
test-st7735.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006158  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002988  08006214  08006214  00016214  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008b9c  08008b9c  00020030  2**0
                  CONTENTS
  4 .ARM          00000000  08008b9c  08008b9c  00020030  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008b9c  08008b9c  00020030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008b9c  08008b9c  00018b9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008ba0  08008ba0  00018ba0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000030  20000000  08008ba4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f4  20000030  08008bd4  00020030  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000124  08008bd4  00020124  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020058  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000834e  00000000  00000000  0002009b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001c14  00000000  00000000  000283e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000890  00000000  00000000  0002a000  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000066f  00000000  00000000  0002a890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001124f  00000000  00000000  0002aeff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000b827  00000000  00000000  0003c14e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00064962  00000000  00000000  00047975  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002014  00000000  00000000  000ac2d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000ae2ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000030 	.word	0x20000030
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080061fc 	.word	0x080061fc

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000034 	.word	0x20000034
 8000100:	080061fc 	.word	0x080061fc

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	; 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	; 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			; (mov r8, r8)

080003f0 <__aeabi_cfrcmple>:
 80003f0:	4684      	mov	ip, r0
 80003f2:	0008      	movs	r0, r1
 80003f4:	4661      	mov	r1, ip
 80003f6:	e7ff      	b.n	80003f8 <__aeabi_cfcmpeq>

080003f8 <__aeabi_cfcmpeq>:
 80003f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80003fa:	f000 fb71 	bl	8000ae0 <__lesf2>
 80003fe:	2800      	cmp	r0, #0
 8000400:	d401      	bmi.n	8000406 <__aeabi_cfcmpeq+0xe>
 8000402:	2100      	movs	r1, #0
 8000404:	42c8      	cmn	r0, r1
 8000406:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000408 <__aeabi_fcmpeq>:
 8000408:	b510      	push	{r4, lr}
 800040a:	f000 fafd 	bl	8000a08 <__eqsf2>
 800040e:	4240      	negs	r0, r0
 8000410:	3001      	adds	r0, #1
 8000412:	bd10      	pop	{r4, pc}

08000414 <__aeabi_fcmplt>:
 8000414:	b510      	push	{r4, lr}
 8000416:	f000 fb63 	bl	8000ae0 <__lesf2>
 800041a:	2800      	cmp	r0, #0
 800041c:	db01      	blt.n	8000422 <__aeabi_fcmplt+0xe>
 800041e:	2000      	movs	r0, #0
 8000420:	bd10      	pop	{r4, pc}
 8000422:	2001      	movs	r0, #1
 8000424:	bd10      	pop	{r4, pc}
 8000426:	46c0      	nop			; (mov r8, r8)

08000428 <__aeabi_fcmple>:
 8000428:	b510      	push	{r4, lr}
 800042a:	f000 fb59 	bl	8000ae0 <__lesf2>
 800042e:	2800      	cmp	r0, #0
 8000430:	dd01      	ble.n	8000436 <__aeabi_fcmple+0xe>
 8000432:	2000      	movs	r0, #0
 8000434:	bd10      	pop	{r4, pc}
 8000436:	2001      	movs	r0, #1
 8000438:	bd10      	pop	{r4, pc}
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_fcmpgt>:
 800043c:	b510      	push	{r4, lr}
 800043e:	f000 fb09 	bl	8000a54 <__gesf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	dc01      	bgt.n	800044a <__aeabi_fcmpgt+0xe>
 8000446:	2000      	movs	r0, #0
 8000448:	bd10      	pop	{r4, pc}
 800044a:	2001      	movs	r0, #1
 800044c:	bd10      	pop	{r4, pc}
 800044e:	46c0      	nop			; (mov r8, r8)

08000450 <__aeabi_fcmpge>:
 8000450:	b510      	push	{r4, lr}
 8000452:	f000 faff 	bl	8000a54 <__gesf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	da01      	bge.n	800045e <__aeabi_fcmpge+0xe>
 800045a:	2000      	movs	r0, #0
 800045c:	bd10      	pop	{r4, pc}
 800045e:	2001      	movs	r0, #1
 8000460:	bd10      	pop	{r4, pc}
 8000462:	46c0      	nop			; (mov r8, r8)

08000464 <__aeabi_f2uiz>:
 8000464:	219e      	movs	r1, #158	; 0x9e
 8000466:	b510      	push	{r4, lr}
 8000468:	05c9      	lsls	r1, r1, #23
 800046a:	1c04      	adds	r4, r0, #0
 800046c:	f7ff fff0 	bl	8000450 <__aeabi_fcmpge>
 8000470:	2800      	cmp	r0, #0
 8000472:	d103      	bne.n	800047c <__aeabi_f2uiz+0x18>
 8000474:	1c20      	adds	r0, r4, #0
 8000476:	f000 fe65 	bl	8001144 <__aeabi_f2iz>
 800047a:	bd10      	pop	{r4, pc}
 800047c:	219e      	movs	r1, #158	; 0x9e
 800047e:	1c20      	adds	r0, r4, #0
 8000480:	05c9      	lsls	r1, r1, #23
 8000482:	f000 fcbf 	bl	8000e04 <__aeabi_fsub>
 8000486:	f000 fe5d 	bl	8001144 <__aeabi_f2iz>
 800048a:	2380      	movs	r3, #128	; 0x80
 800048c:	061b      	lsls	r3, r3, #24
 800048e:	469c      	mov	ip, r3
 8000490:	4460      	add	r0, ip
 8000492:	e7f2      	b.n	800047a <__aeabi_f2uiz+0x16>

08000494 <__aeabi_fadd>:
 8000494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000496:	4647      	mov	r7, r8
 8000498:	46ce      	mov	lr, r9
 800049a:	024a      	lsls	r2, r1, #9
 800049c:	0243      	lsls	r3, r0, #9
 800049e:	0045      	lsls	r5, r0, #1
 80004a0:	0fc4      	lsrs	r4, r0, #31
 80004a2:	0a50      	lsrs	r0, r2, #9
 80004a4:	4680      	mov	r8, r0
 80004a6:	0048      	lsls	r0, r1, #1
 80004a8:	0a5b      	lsrs	r3, r3, #9
 80004aa:	0e00      	lsrs	r0, r0, #24
 80004ac:	0992      	lsrs	r2, r2, #6
 80004ae:	4694      	mov	ip, r2
 80004b0:	b580      	push	{r7, lr}
 80004b2:	001e      	movs	r6, r3
 80004b4:	4681      	mov	r9, r0
 80004b6:	0002      	movs	r2, r0
 80004b8:	0e2d      	lsrs	r5, r5, #24
 80004ba:	00df      	lsls	r7, r3, #3
 80004bc:	0fc9      	lsrs	r1, r1, #31
 80004be:	428c      	cmp	r4, r1
 80004c0:	d024      	beq.n	800050c <__aeabi_fadd+0x78>
 80004c2:	1a28      	subs	r0, r5, r0
 80004c4:	2800      	cmp	r0, #0
 80004c6:	dd0e      	ble.n	80004e6 <__aeabi_fadd+0x52>
 80004c8:	2a00      	cmp	r2, #0
 80004ca:	d13e      	bne.n	800054a <__aeabi_fadd+0xb6>
 80004cc:	4662      	mov	r2, ip
 80004ce:	2a00      	cmp	r2, #0
 80004d0:	d100      	bne.n	80004d4 <__aeabi_fadd+0x40>
 80004d2:	e0fd      	b.n	80006d0 <__aeabi_fadd+0x23c>
 80004d4:	1e42      	subs	r2, r0, #1
 80004d6:	2801      	cmp	r0, #1
 80004d8:	d100      	bne.n	80004dc <__aeabi_fadd+0x48>
 80004da:	e137      	b.n	800074c <__aeabi_fadd+0x2b8>
 80004dc:	28ff      	cmp	r0, #255	; 0xff
 80004de:	d100      	bne.n	80004e2 <__aeabi_fadd+0x4e>
 80004e0:	e0a9      	b.n	8000636 <__aeabi_fadd+0x1a2>
 80004e2:	0010      	movs	r0, r2
 80004e4:	e039      	b.n	800055a <__aeabi_fadd+0xc6>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	d063      	beq.n	80005b2 <__aeabi_fadd+0x11e>
 80004ea:	464b      	mov	r3, r9
 80004ec:	1b52      	subs	r2, r2, r5
 80004ee:	2d00      	cmp	r5, #0
 80004f0:	d000      	beq.n	80004f4 <__aeabi_fadd+0x60>
 80004f2:	e0e0      	b.n	80006b6 <__aeabi_fadd+0x222>
 80004f4:	2f00      	cmp	r7, #0
 80004f6:	d100      	bne.n	80004fa <__aeabi_fadd+0x66>
 80004f8:	e0ce      	b.n	8000698 <__aeabi_fadd+0x204>
 80004fa:	1e53      	subs	r3, r2, #1
 80004fc:	2a01      	cmp	r2, #1
 80004fe:	d100      	bne.n	8000502 <__aeabi_fadd+0x6e>
 8000500:	e155      	b.n	80007ae <__aeabi_fadd+0x31a>
 8000502:	2aff      	cmp	r2, #255	; 0xff
 8000504:	d100      	bne.n	8000508 <__aeabi_fadd+0x74>
 8000506:	e094      	b.n	8000632 <__aeabi_fadd+0x19e>
 8000508:	001a      	movs	r2, r3
 800050a:	e0d9      	b.n	80006c0 <__aeabi_fadd+0x22c>
 800050c:	1a2a      	subs	r2, r5, r0
 800050e:	2a00      	cmp	r2, #0
 8000510:	dc00      	bgt.n	8000514 <__aeabi_fadd+0x80>
 8000512:	e099      	b.n	8000648 <__aeabi_fadd+0x1b4>
 8000514:	2800      	cmp	r0, #0
 8000516:	d062      	beq.n	80005de <__aeabi_fadd+0x14a>
 8000518:	2dff      	cmp	r5, #255	; 0xff
 800051a:	d100      	bne.n	800051e <__aeabi_fadd+0x8a>
 800051c:	e08b      	b.n	8000636 <__aeabi_fadd+0x1a2>
 800051e:	2380      	movs	r3, #128	; 0x80
 8000520:	4661      	mov	r1, ip
 8000522:	04db      	lsls	r3, r3, #19
 8000524:	4319      	orrs	r1, r3
 8000526:	468c      	mov	ip, r1
 8000528:	2a1b      	cmp	r2, #27
 800052a:	dc00      	bgt.n	800052e <__aeabi_fadd+0x9a>
 800052c:	e0d2      	b.n	80006d4 <__aeabi_fadd+0x240>
 800052e:	2301      	movs	r3, #1
 8000530:	19db      	adds	r3, r3, r7
 8000532:	015a      	lsls	r2, r3, #5
 8000534:	d56a      	bpl.n	800060c <__aeabi_fadd+0x178>
 8000536:	3501      	adds	r5, #1
 8000538:	2dff      	cmp	r5, #255	; 0xff
 800053a:	d05b      	beq.n	80005f4 <__aeabi_fadd+0x160>
 800053c:	2201      	movs	r2, #1
 800053e:	49a3      	ldr	r1, [pc, #652]	; (80007cc <__aeabi_fadd+0x338>)
 8000540:	401a      	ands	r2, r3
 8000542:	085b      	lsrs	r3, r3, #1
 8000544:	400b      	ands	r3, r1
 8000546:	4313      	orrs	r3, r2
 8000548:	e01c      	b.n	8000584 <__aeabi_fadd+0xf0>
 800054a:	2dff      	cmp	r5, #255	; 0xff
 800054c:	d100      	bne.n	8000550 <__aeabi_fadd+0xbc>
 800054e:	e072      	b.n	8000636 <__aeabi_fadd+0x1a2>
 8000550:	2380      	movs	r3, #128	; 0x80
 8000552:	4662      	mov	r2, ip
 8000554:	04db      	lsls	r3, r3, #19
 8000556:	431a      	orrs	r2, r3
 8000558:	4694      	mov	ip, r2
 800055a:	281b      	cmp	r0, #27
 800055c:	dc00      	bgt.n	8000560 <__aeabi_fadd+0xcc>
 800055e:	e090      	b.n	8000682 <__aeabi_fadd+0x1ee>
 8000560:	2301      	movs	r3, #1
 8000562:	1afb      	subs	r3, r7, r3
 8000564:	015a      	lsls	r2, r3, #5
 8000566:	d551      	bpl.n	800060c <__aeabi_fadd+0x178>
 8000568:	019b      	lsls	r3, r3, #6
 800056a:	099e      	lsrs	r6, r3, #6
 800056c:	0030      	movs	r0, r6
 800056e:	f002 f8a1 	bl	80026b4 <__clzsi2>
 8000572:	0033      	movs	r3, r6
 8000574:	3805      	subs	r0, #5
 8000576:	4083      	lsls	r3, r0
 8000578:	4285      	cmp	r5, r0
 800057a:	dc00      	bgt.n	800057e <__aeabi_fadd+0xea>
 800057c:	e075      	b.n	800066a <__aeabi_fadd+0x1d6>
 800057e:	4a94      	ldr	r2, [pc, #592]	; (80007d0 <__aeabi_fadd+0x33c>)
 8000580:	1a2d      	subs	r5, r5, r0
 8000582:	4013      	ands	r3, r2
 8000584:	075a      	lsls	r2, r3, #29
 8000586:	d004      	beq.n	8000592 <__aeabi_fadd+0xfe>
 8000588:	220f      	movs	r2, #15
 800058a:	401a      	ands	r2, r3
 800058c:	2a04      	cmp	r2, #4
 800058e:	d000      	beq.n	8000592 <__aeabi_fadd+0xfe>
 8000590:	3304      	adds	r3, #4
 8000592:	015a      	lsls	r2, r3, #5
 8000594:	d53c      	bpl.n	8000610 <__aeabi_fadd+0x17c>
 8000596:	1c68      	adds	r0, r5, #1
 8000598:	2dfe      	cmp	r5, #254	; 0xfe
 800059a:	d02b      	beq.n	80005f4 <__aeabi_fadd+0x160>
 800059c:	019b      	lsls	r3, r3, #6
 800059e:	0a5e      	lsrs	r6, r3, #9
 80005a0:	b2c0      	uxtb	r0, r0
 80005a2:	05c0      	lsls	r0, r0, #23
 80005a4:	4330      	orrs	r0, r6
 80005a6:	07e4      	lsls	r4, r4, #31
 80005a8:	4320      	orrs	r0, r4
 80005aa:	bcc0      	pop	{r6, r7}
 80005ac:	46b9      	mov	r9, r7
 80005ae:	46b0      	mov	r8, r6
 80005b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80005b2:	20fe      	movs	r0, #254	; 0xfe
 80005b4:	1c6a      	adds	r2, r5, #1
 80005b6:	4210      	tst	r0, r2
 80005b8:	d172      	bne.n	80006a0 <__aeabi_fadd+0x20c>
 80005ba:	2d00      	cmp	r5, #0
 80005bc:	d000      	beq.n	80005c0 <__aeabi_fadd+0x12c>
 80005be:	e0ae      	b.n	800071e <__aeabi_fadd+0x28a>
 80005c0:	2f00      	cmp	r7, #0
 80005c2:	d100      	bne.n	80005c6 <__aeabi_fadd+0x132>
 80005c4:	e0ec      	b.n	80007a0 <__aeabi_fadd+0x30c>
 80005c6:	4663      	mov	r3, ip
 80005c8:	2000      	movs	r0, #0
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d0e9      	beq.n	80005a2 <__aeabi_fadd+0x10e>
 80005ce:	1afb      	subs	r3, r7, r3
 80005d0:	015a      	lsls	r2, r3, #5
 80005d2:	d400      	bmi.n	80005d6 <__aeabi_fadd+0x142>
 80005d4:	e0f3      	b.n	80007be <__aeabi_fadd+0x32a>
 80005d6:	4663      	mov	r3, ip
 80005d8:	000c      	movs	r4, r1
 80005da:	1bdb      	subs	r3, r3, r7
 80005dc:	e7d2      	b.n	8000584 <__aeabi_fadd+0xf0>
 80005de:	4661      	mov	r1, ip
 80005e0:	2900      	cmp	r1, #0
 80005e2:	d05b      	beq.n	800069c <__aeabi_fadd+0x208>
 80005e4:	1e51      	subs	r1, r2, #1
 80005e6:	2a01      	cmp	r2, #1
 80005e8:	d100      	bne.n	80005ec <__aeabi_fadd+0x158>
 80005ea:	e0a7      	b.n	800073c <__aeabi_fadd+0x2a8>
 80005ec:	2aff      	cmp	r2, #255	; 0xff
 80005ee:	d022      	beq.n	8000636 <__aeabi_fadd+0x1a2>
 80005f0:	000a      	movs	r2, r1
 80005f2:	e799      	b.n	8000528 <__aeabi_fadd+0x94>
 80005f4:	20ff      	movs	r0, #255	; 0xff
 80005f6:	2600      	movs	r6, #0
 80005f8:	e7d3      	b.n	80005a2 <__aeabi_fadd+0x10e>
 80005fa:	21fe      	movs	r1, #254	; 0xfe
 80005fc:	1c6a      	adds	r2, r5, #1
 80005fe:	4211      	tst	r1, r2
 8000600:	d073      	beq.n	80006ea <__aeabi_fadd+0x256>
 8000602:	2aff      	cmp	r2, #255	; 0xff
 8000604:	d0f6      	beq.n	80005f4 <__aeabi_fadd+0x160>
 8000606:	0015      	movs	r5, r2
 8000608:	4467      	add	r7, ip
 800060a:	087b      	lsrs	r3, r7, #1
 800060c:	075a      	lsls	r2, r3, #29
 800060e:	d1bb      	bne.n	8000588 <__aeabi_fadd+0xf4>
 8000610:	08db      	lsrs	r3, r3, #3
 8000612:	2dff      	cmp	r5, #255	; 0xff
 8000614:	d00f      	beq.n	8000636 <__aeabi_fadd+0x1a2>
 8000616:	025b      	lsls	r3, r3, #9
 8000618:	0a5e      	lsrs	r6, r3, #9
 800061a:	b2e8      	uxtb	r0, r5
 800061c:	e7c1      	b.n	80005a2 <__aeabi_fadd+0x10e>
 800061e:	4662      	mov	r2, ip
 8000620:	2a00      	cmp	r2, #0
 8000622:	d008      	beq.n	8000636 <__aeabi_fadd+0x1a2>
 8000624:	2280      	movs	r2, #128	; 0x80
 8000626:	03d2      	lsls	r2, r2, #15
 8000628:	4213      	tst	r3, r2
 800062a:	d004      	beq.n	8000636 <__aeabi_fadd+0x1a2>
 800062c:	4640      	mov	r0, r8
 800062e:	4210      	tst	r0, r2
 8000630:	d101      	bne.n	8000636 <__aeabi_fadd+0x1a2>
 8000632:	000c      	movs	r4, r1
 8000634:	4643      	mov	r3, r8
 8000636:	2b00      	cmp	r3, #0
 8000638:	d0dc      	beq.n	80005f4 <__aeabi_fadd+0x160>
 800063a:	2680      	movs	r6, #128	; 0x80
 800063c:	03f6      	lsls	r6, r6, #15
 800063e:	431e      	orrs	r6, r3
 8000640:	0276      	lsls	r6, r6, #9
 8000642:	20ff      	movs	r0, #255	; 0xff
 8000644:	0a76      	lsrs	r6, r6, #9
 8000646:	e7ac      	b.n	80005a2 <__aeabi_fadd+0x10e>
 8000648:	2a00      	cmp	r2, #0
 800064a:	d0d6      	beq.n	80005fa <__aeabi_fadd+0x166>
 800064c:	1b42      	subs	r2, r0, r5
 800064e:	2d00      	cmp	r5, #0
 8000650:	d05c      	beq.n	800070c <__aeabi_fadd+0x278>
 8000652:	28ff      	cmp	r0, #255	; 0xff
 8000654:	d0ee      	beq.n	8000634 <__aeabi_fadd+0x1a0>
 8000656:	2380      	movs	r3, #128	; 0x80
 8000658:	04db      	lsls	r3, r3, #19
 800065a:	431f      	orrs	r7, r3
 800065c:	2a1b      	cmp	r2, #27
 800065e:	dc00      	bgt.n	8000662 <__aeabi_fadd+0x1ce>
 8000660:	e082      	b.n	8000768 <__aeabi_fadd+0x2d4>
 8000662:	2301      	movs	r3, #1
 8000664:	464d      	mov	r5, r9
 8000666:	4463      	add	r3, ip
 8000668:	e763      	b.n	8000532 <__aeabi_fadd+0x9e>
 800066a:	2220      	movs	r2, #32
 800066c:	1b40      	subs	r0, r0, r5
 800066e:	3001      	adds	r0, #1
 8000670:	1a12      	subs	r2, r2, r0
 8000672:	0019      	movs	r1, r3
 8000674:	4093      	lsls	r3, r2
 8000676:	40c1      	lsrs	r1, r0
 8000678:	1e5a      	subs	r2, r3, #1
 800067a:	4193      	sbcs	r3, r2
 800067c:	2500      	movs	r5, #0
 800067e:	430b      	orrs	r3, r1
 8000680:	e780      	b.n	8000584 <__aeabi_fadd+0xf0>
 8000682:	2320      	movs	r3, #32
 8000684:	4661      	mov	r1, ip
 8000686:	1a1b      	subs	r3, r3, r0
 8000688:	4099      	lsls	r1, r3
 800068a:	4662      	mov	r2, ip
 800068c:	000b      	movs	r3, r1
 800068e:	40c2      	lsrs	r2, r0
 8000690:	1e59      	subs	r1, r3, #1
 8000692:	418b      	sbcs	r3, r1
 8000694:	4313      	orrs	r3, r2
 8000696:	e764      	b.n	8000562 <__aeabi_fadd+0xce>
 8000698:	000c      	movs	r4, r1
 800069a:	4643      	mov	r3, r8
 800069c:	0015      	movs	r5, r2
 800069e:	e7b8      	b.n	8000612 <__aeabi_fadd+0x17e>
 80006a0:	4663      	mov	r3, ip
 80006a2:	1afe      	subs	r6, r7, r3
 80006a4:	0173      	lsls	r3, r6, #5
 80006a6:	d445      	bmi.n	8000734 <__aeabi_fadd+0x2a0>
 80006a8:	2e00      	cmp	r6, #0
 80006aa:	d000      	beq.n	80006ae <__aeabi_fadd+0x21a>
 80006ac:	e75e      	b.n	800056c <__aeabi_fadd+0xd8>
 80006ae:	2400      	movs	r4, #0
 80006b0:	2000      	movs	r0, #0
 80006b2:	2600      	movs	r6, #0
 80006b4:	e775      	b.n	80005a2 <__aeabi_fadd+0x10e>
 80006b6:	2bff      	cmp	r3, #255	; 0xff
 80006b8:	d0bb      	beq.n	8000632 <__aeabi_fadd+0x19e>
 80006ba:	2380      	movs	r3, #128	; 0x80
 80006bc:	04db      	lsls	r3, r3, #19
 80006be:	431f      	orrs	r7, r3
 80006c0:	2a1b      	cmp	r2, #27
 80006c2:	dd47      	ble.n	8000754 <__aeabi_fadd+0x2c0>
 80006c4:	2301      	movs	r3, #1
 80006c6:	4662      	mov	r2, ip
 80006c8:	000c      	movs	r4, r1
 80006ca:	464d      	mov	r5, r9
 80006cc:	1ad3      	subs	r3, r2, r3
 80006ce:	e749      	b.n	8000564 <__aeabi_fadd+0xd0>
 80006d0:	0005      	movs	r5, r0
 80006d2:	e79e      	b.n	8000612 <__aeabi_fadd+0x17e>
 80006d4:	4661      	mov	r1, ip
 80006d6:	2320      	movs	r3, #32
 80006d8:	40d1      	lsrs	r1, r2
 80006da:	1a9b      	subs	r3, r3, r2
 80006dc:	4662      	mov	r2, ip
 80006de:	409a      	lsls	r2, r3
 80006e0:	0013      	movs	r3, r2
 80006e2:	1e5a      	subs	r2, r3, #1
 80006e4:	4193      	sbcs	r3, r2
 80006e6:	430b      	orrs	r3, r1
 80006e8:	e722      	b.n	8000530 <__aeabi_fadd+0x9c>
 80006ea:	2d00      	cmp	r5, #0
 80006ec:	d146      	bne.n	800077c <__aeabi_fadd+0x2e8>
 80006ee:	2f00      	cmp	r7, #0
 80006f0:	d062      	beq.n	80007b8 <__aeabi_fadd+0x324>
 80006f2:	4663      	mov	r3, ip
 80006f4:	2000      	movs	r0, #0
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d100      	bne.n	80006fc <__aeabi_fadd+0x268>
 80006fa:	e752      	b.n	80005a2 <__aeabi_fadd+0x10e>
 80006fc:	003b      	movs	r3, r7
 80006fe:	4463      	add	r3, ip
 8000700:	015a      	lsls	r2, r3, #5
 8000702:	d583      	bpl.n	800060c <__aeabi_fadd+0x178>
 8000704:	4a32      	ldr	r2, [pc, #200]	; (80007d0 <__aeabi_fadd+0x33c>)
 8000706:	3501      	adds	r5, #1
 8000708:	4013      	ands	r3, r2
 800070a:	e77f      	b.n	800060c <__aeabi_fadd+0x178>
 800070c:	2f00      	cmp	r7, #0
 800070e:	d0c4      	beq.n	800069a <__aeabi_fadd+0x206>
 8000710:	1e53      	subs	r3, r2, #1
 8000712:	2a01      	cmp	r2, #1
 8000714:	d012      	beq.n	800073c <__aeabi_fadd+0x2a8>
 8000716:	2aff      	cmp	r2, #255	; 0xff
 8000718:	d08c      	beq.n	8000634 <__aeabi_fadd+0x1a0>
 800071a:	001a      	movs	r2, r3
 800071c:	e79e      	b.n	800065c <__aeabi_fadd+0x1c8>
 800071e:	2f00      	cmp	r7, #0
 8000720:	d000      	beq.n	8000724 <__aeabi_fadd+0x290>
 8000722:	e77c      	b.n	800061e <__aeabi_fadd+0x18a>
 8000724:	4663      	mov	r3, ip
 8000726:	2b00      	cmp	r3, #0
 8000728:	d183      	bne.n	8000632 <__aeabi_fadd+0x19e>
 800072a:	2680      	movs	r6, #128	; 0x80
 800072c:	2400      	movs	r4, #0
 800072e:	20ff      	movs	r0, #255	; 0xff
 8000730:	03f6      	lsls	r6, r6, #15
 8000732:	e736      	b.n	80005a2 <__aeabi_fadd+0x10e>
 8000734:	4663      	mov	r3, ip
 8000736:	000c      	movs	r4, r1
 8000738:	1bde      	subs	r6, r3, r7
 800073a:	e717      	b.n	800056c <__aeabi_fadd+0xd8>
 800073c:	003b      	movs	r3, r7
 800073e:	4463      	add	r3, ip
 8000740:	2501      	movs	r5, #1
 8000742:	015a      	lsls	r2, r3, #5
 8000744:	d400      	bmi.n	8000748 <__aeabi_fadd+0x2b4>
 8000746:	e761      	b.n	800060c <__aeabi_fadd+0x178>
 8000748:	2502      	movs	r5, #2
 800074a:	e6f7      	b.n	800053c <__aeabi_fadd+0xa8>
 800074c:	4663      	mov	r3, ip
 800074e:	2501      	movs	r5, #1
 8000750:	1afb      	subs	r3, r7, r3
 8000752:	e707      	b.n	8000564 <__aeabi_fadd+0xd0>
 8000754:	2320      	movs	r3, #32
 8000756:	1a9b      	subs	r3, r3, r2
 8000758:	0038      	movs	r0, r7
 800075a:	409f      	lsls	r7, r3
 800075c:	003b      	movs	r3, r7
 800075e:	40d0      	lsrs	r0, r2
 8000760:	1e5a      	subs	r2, r3, #1
 8000762:	4193      	sbcs	r3, r2
 8000764:	4303      	orrs	r3, r0
 8000766:	e7ae      	b.n	80006c6 <__aeabi_fadd+0x232>
 8000768:	2320      	movs	r3, #32
 800076a:	1a9b      	subs	r3, r3, r2
 800076c:	0039      	movs	r1, r7
 800076e:	409f      	lsls	r7, r3
 8000770:	003b      	movs	r3, r7
 8000772:	40d1      	lsrs	r1, r2
 8000774:	1e5a      	subs	r2, r3, #1
 8000776:	4193      	sbcs	r3, r2
 8000778:	430b      	orrs	r3, r1
 800077a:	e773      	b.n	8000664 <__aeabi_fadd+0x1d0>
 800077c:	2f00      	cmp	r7, #0
 800077e:	d100      	bne.n	8000782 <__aeabi_fadd+0x2ee>
 8000780:	e758      	b.n	8000634 <__aeabi_fadd+0x1a0>
 8000782:	4662      	mov	r2, ip
 8000784:	2a00      	cmp	r2, #0
 8000786:	d100      	bne.n	800078a <__aeabi_fadd+0x2f6>
 8000788:	e755      	b.n	8000636 <__aeabi_fadd+0x1a2>
 800078a:	2280      	movs	r2, #128	; 0x80
 800078c:	03d2      	lsls	r2, r2, #15
 800078e:	4213      	tst	r3, r2
 8000790:	d100      	bne.n	8000794 <__aeabi_fadd+0x300>
 8000792:	e750      	b.n	8000636 <__aeabi_fadd+0x1a2>
 8000794:	4641      	mov	r1, r8
 8000796:	4211      	tst	r1, r2
 8000798:	d000      	beq.n	800079c <__aeabi_fadd+0x308>
 800079a:	e74c      	b.n	8000636 <__aeabi_fadd+0x1a2>
 800079c:	4643      	mov	r3, r8
 800079e:	e74a      	b.n	8000636 <__aeabi_fadd+0x1a2>
 80007a0:	4663      	mov	r3, ip
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d083      	beq.n	80006ae <__aeabi_fadd+0x21a>
 80007a6:	000c      	movs	r4, r1
 80007a8:	4646      	mov	r6, r8
 80007aa:	2000      	movs	r0, #0
 80007ac:	e6f9      	b.n	80005a2 <__aeabi_fadd+0x10e>
 80007ae:	4663      	mov	r3, ip
 80007b0:	000c      	movs	r4, r1
 80007b2:	1bdb      	subs	r3, r3, r7
 80007b4:	3501      	adds	r5, #1
 80007b6:	e6d5      	b.n	8000564 <__aeabi_fadd+0xd0>
 80007b8:	4646      	mov	r6, r8
 80007ba:	2000      	movs	r0, #0
 80007bc:	e6f1      	b.n	80005a2 <__aeabi_fadd+0x10e>
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d000      	beq.n	80007c4 <__aeabi_fadd+0x330>
 80007c2:	e723      	b.n	800060c <__aeabi_fadd+0x178>
 80007c4:	2400      	movs	r4, #0
 80007c6:	2600      	movs	r6, #0
 80007c8:	e6eb      	b.n	80005a2 <__aeabi_fadd+0x10e>
 80007ca:	46c0      	nop			; (mov r8, r8)
 80007cc:	7dffffff 	.word	0x7dffffff
 80007d0:	fbffffff 	.word	0xfbffffff

080007d4 <__aeabi_fdiv>:
 80007d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007d6:	464f      	mov	r7, r9
 80007d8:	4646      	mov	r6, r8
 80007da:	46d6      	mov	lr, sl
 80007dc:	0245      	lsls	r5, r0, #9
 80007de:	b5c0      	push	{r6, r7, lr}
 80007e0:	0047      	lsls	r7, r0, #1
 80007e2:	1c0c      	adds	r4, r1, #0
 80007e4:	0a6d      	lsrs	r5, r5, #9
 80007e6:	0e3f      	lsrs	r7, r7, #24
 80007e8:	0fc6      	lsrs	r6, r0, #31
 80007ea:	2f00      	cmp	r7, #0
 80007ec:	d100      	bne.n	80007f0 <__aeabi_fdiv+0x1c>
 80007ee:	e06f      	b.n	80008d0 <__aeabi_fdiv+0xfc>
 80007f0:	2fff      	cmp	r7, #255	; 0xff
 80007f2:	d100      	bne.n	80007f6 <__aeabi_fdiv+0x22>
 80007f4:	e074      	b.n	80008e0 <__aeabi_fdiv+0x10c>
 80007f6:	2300      	movs	r3, #0
 80007f8:	2280      	movs	r2, #128	; 0x80
 80007fa:	4699      	mov	r9, r3
 80007fc:	469a      	mov	sl, r3
 80007fe:	00ed      	lsls	r5, r5, #3
 8000800:	04d2      	lsls	r2, r2, #19
 8000802:	4315      	orrs	r5, r2
 8000804:	3f7f      	subs	r7, #127	; 0x7f
 8000806:	0263      	lsls	r3, r4, #9
 8000808:	0a5b      	lsrs	r3, r3, #9
 800080a:	4698      	mov	r8, r3
 800080c:	0063      	lsls	r3, r4, #1
 800080e:	0e1b      	lsrs	r3, r3, #24
 8000810:	0fe4      	lsrs	r4, r4, #31
 8000812:	2b00      	cmp	r3, #0
 8000814:	d04d      	beq.n	80008b2 <__aeabi_fdiv+0xde>
 8000816:	2bff      	cmp	r3, #255	; 0xff
 8000818:	d045      	beq.n	80008a6 <__aeabi_fdiv+0xd2>
 800081a:	4642      	mov	r2, r8
 800081c:	2180      	movs	r1, #128	; 0x80
 800081e:	00d2      	lsls	r2, r2, #3
 8000820:	04c9      	lsls	r1, r1, #19
 8000822:	4311      	orrs	r1, r2
 8000824:	4688      	mov	r8, r1
 8000826:	2200      	movs	r2, #0
 8000828:	3b7f      	subs	r3, #127	; 0x7f
 800082a:	0031      	movs	r1, r6
 800082c:	1aff      	subs	r7, r7, r3
 800082e:	464b      	mov	r3, r9
 8000830:	4061      	eors	r1, r4
 8000832:	b2c9      	uxtb	r1, r1
 8000834:	2b0f      	cmp	r3, #15
 8000836:	d900      	bls.n	800083a <__aeabi_fdiv+0x66>
 8000838:	e0b8      	b.n	80009ac <__aeabi_fdiv+0x1d8>
 800083a:	4870      	ldr	r0, [pc, #448]	; (80009fc <__aeabi_fdiv+0x228>)
 800083c:	009b      	lsls	r3, r3, #2
 800083e:	58c3      	ldr	r3, [r0, r3]
 8000840:	469f      	mov	pc, r3
 8000842:	2300      	movs	r3, #0
 8000844:	4698      	mov	r8, r3
 8000846:	0026      	movs	r6, r4
 8000848:	4645      	mov	r5, r8
 800084a:	4692      	mov	sl, r2
 800084c:	4653      	mov	r3, sl
 800084e:	2b02      	cmp	r3, #2
 8000850:	d100      	bne.n	8000854 <__aeabi_fdiv+0x80>
 8000852:	e08d      	b.n	8000970 <__aeabi_fdiv+0x19c>
 8000854:	2b03      	cmp	r3, #3
 8000856:	d100      	bne.n	800085a <__aeabi_fdiv+0x86>
 8000858:	e0a1      	b.n	800099e <__aeabi_fdiv+0x1ca>
 800085a:	2b01      	cmp	r3, #1
 800085c:	d018      	beq.n	8000890 <__aeabi_fdiv+0xbc>
 800085e:	003b      	movs	r3, r7
 8000860:	337f      	adds	r3, #127	; 0x7f
 8000862:	2b00      	cmp	r3, #0
 8000864:	dd6d      	ble.n	8000942 <__aeabi_fdiv+0x16e>
 8000866:	076a      	lsls	r2, r5, #29
 8000868:	d004      	beq.n	8000874 <__aeabi_fdiv+0xa0>
 800086a:	220f      	movs	r2, #15
 800086c:	402a      	ands	r2, r5
 800086e:	2a04      	cmp	r2, #4
 8000870:	d000      	beq.n	8000874 <__aeabi_fdiv+0xa0>
 8000872:	3504      	adds	r5, #4
 8000874:	012a      	lsls	r2, r5, #4
 8000876:	d503      	bpl.n	8000880 <__aeabi_fdiv+0xac>
 8000878:	4b61      	ldr	r3, [pc, #388]	; (8000a00 <__aeabi_fdiv+0x22c>)
 800087a:	401d      	ands	r5, r3
 800087c:	003b      	movs	r3, r7
 800087e:	3380      	adds	r3, #128	; 0x80
 8000880:	2bfe      	cmp	r3, #254	; 0xfe
 8000882:	dd00      	ble.n	8000886 <__aeabi_fdiv+0xb2>
 8000884:	e074      	b.n	8000970 <__aeabi_fdiv+0x19c>
 8000886:	01aa      	lsls	r2, r5, #6
 8000888:	0a52      	lsrs	r2, r2, #9
 800088a:	b2d8      	uxtb	r0, r3
 800088c:	e002      	b.n	8000894 <__aeabi_fdiv+0xc0>
 800088e:	000e      	movs	r6, r1
 8000890:	2000      	movs	r0, #0
 8000892:	2200      	movs	r2, #0
 8000894:	05c0      	lsls	r0, r0, #23
 8000896:	07f6      	lsls	r6, r6, #31
 8000898:	4310      	orrs	r0, r2
 800089a:	4330      	orrs	r0, r6
 800089c:	bce0      	pop	{r5, r6, r7}
 800089e:	46ba      	mov	sl, r7
 80008a0:	46b1      	mov	r9, r6
 80008a2:	46a8      	mov	r8, r5
 80008a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008a6:	4643      	mov	r3, r8
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d13f      	bne.n	800092c <__aeabi_fdiv+0x158>
 80008ac:	2202      	movs	r2, #2
 80008ae:	3fff      	subs	r7, #255	; 0xff
 80008b0:	e003      	b.n	80008ba <__aeabi_fdiv+0xe6>
 80008b2:	4643      	mov	r3, r8
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d12d      	bne.n	8000914 <__aeabi_fdiv+0x140>
 80008b8:	2201      	movs	r2, #1
 80008ba:	0031      	movs	r1, r6
 80008bc:	464b      	mov	r3, r9
 80008be:	4061      	eors	r1, r4
 80008c0:	b2c9      	uxtb	r1, r1
 80008c2:	4313      	orrs	r3, r2
 80008c4:	2b0f      	cmp	r3, #15
 80008c6:	d838      	bhi.n	800093a <__aeabi_fdiv+0x166>
 80008c8:	484e      	ldr	r0, [pc, #312]	; (8000a04 <__aeabi_fdiv+0x230>)
 80008ca:	009b      	lsls	r3, r3, #2
 80008cc:	58c3      	ldr	r3, [r0, r3]
 80008ce:	469f      	mov	pc, r3
 80008d0:	2d00      	cmp	r5, #0
 80008d2:	d113      	bne.n	80008fc <__aeabi_fdiv+0x128>
 80008d4:	2304      	movs	r3, #4
 80008d6:	4699      	mov	r9, r3
 80008d8:	3b03      	subs	r3, #3
 80008da:	2700      	movs	r7, #0
 80008dc:	469a      	mov	sl, r3
 80008de:	e792      	b.n	8000806 <__aeabi_fdiv+0x32>
 80008e0:	2d00      	cmp	r5, #0
 80008e2:	d105      	bne.n	80008f0 <__aeabi_fdiv+0x11c>
 80008e4:	2308      	movs	r3, #8
 80008e6:	4699      	mov	r9, r3
 80008e8:	3b06      	subs	r3, #6
 80008ea:	27ff      	movs	r7, #255	; 0xff
 80008ec:	469a      	mov	sl, r3
 80008ee:	e78a      	b.n	8000806 <__aeabi_fdiv+0x32>
 80008f0:	230c      	movs	r3, #12
 80008f2:	4699      	mov	r9, r3
 80008f4:	3b09      	subs	r3, #9
 80008f6:	27ff      	movs	r7, #255	; 0xff
 80008f8:	469a      	mov	sl, r3
 80008fa:	e784      	b.n	8000806 <__aeabi_fdiv+0x32>
 80008fc:	0028      	movs	r0, r5
 80008fe:	f001 fed9 	bl	80026b4 <__clzsi2>
 8000902:	2776      	movs	r7, #118	; 0x76
 8000904:	1f43      	subs	r3, r0, #5
 8000906:	409d      	lsls	r5, r3
 8000908:	2300      	movs	r3, #0
 800090a:	427f      	negs	r7, r7
 800090c:	4699      	mov	r9, r3
 800090e:	469a      	mov	sl, r3
 8000910:	1a3f      	subs	r7, r7, r0
 8000912:	e778      	b.n	8000806 <__aeabi_fdiv+0x32>
 8000914:	4640      	mov	r0, r8
 8000916:	f001 fecd 	bl	80026b4 <__clzsi2>
 800091a:	4642      	mov	r2, r8
 800091c:	1f43      	subs	r3, r0, #5
 800091e:	409a      	lsls	r2, r3
 8000920:	2376      	movs	r3, #118	; 0x76
 8000922:	425b      	negs	r3, r3
 8000924:	4690      	mov	r8, r2
 8000926:	1a1b      	subs	r3, r3, r0
 8000928:	2200      	movs	r2, #0
 800092a:	e77e      	b.n	800082a <__aeabi_fdiv+0x56>
 800092c:	2303      	movs	r3, #3
 800092e:	464a      	mov	r2, r9
 8000930:	431a      	orrs	r2, r3
 8000932:	4691      	mov	r9, r2
 8000934:	33fc      	adds	r3, #252	; 0xfc
 8000936:	2203      	movs	r2, #3
 8000938:	e777      	b.n	800082a <__aeabi_fdiv+0x56>
 800093a:	000e      	movs	r6, r1
 800093c:	20ff      	movs	r0, #255	; 0xff
 800093e:	2200      	movs	r2, #0
 8000940:	e7a8      	b.n	8000894 <__aeabi_fdiv+0xc0>
 8000942:	2201      	movs	r2, #1
 8000944:	1ad3      	subs	r3, r2, r3
 8000946:	2b1b      	cmp	r3, #27
 8000948:	dca2      	bgt.n	8000890 <__aeabi_fdiv+0xbc>
 800094a:	379e      	adds	r7, #158	; 0x9e
 800094c:	002a      	movs	r2, r5
 800094e:	40bd      	lsls	r5, r7
 8000950:	40da      	lsrs	r2, r3
 8000952:	1e6b      	subs	r3, r5, #1
 8000954:	419d      	sbcs	r5, r3
 8000956:	4315      	orrs	r5, r2
 8000958:	076a      	lsls	r2, r5, #29
 800095a:	d004      	beq.n	8000966 <__aeabi_fdiv+0x192>
 800095c:	220f      	movs	r2, #15
 800095e:	402a      	ands	r2, r5
 8000960:	2a04      	cmp	r2, #4
 8000962:	d000      	beq.n	8000966 <__aeabi_fdiv+0x192>
 8000964:	3504      	adds	r5, #4
 8000966:	016a      	lsls	r2, r5, #5
 8000968:	d544      	bpl.n	80009f4 <__aeabi_fdiv+0x220>
 800096a:	2001      	movs	r0, #1
 800096c:	2200      	movs	r2, #0
 800096e:	e791      	b.n	8000894 <__aeabi_fdiv+0xc0>
 8000970:	20ff      	movs	r0, #255	; 0xff
 8000972:	2200      	movs	r2, #0
 8000974:	e78e      	b.n	8000894 <__aeabi_fdiv+0xc0>
 8000976:	2280      	movs	r2, #128	; 0x80
 8000978:	2600      	movs	r6, #0
 800097a:	20ff      	movs	r0, #255	; 0xff
 800097c:	03d2      	lsls	r2, r2, #15
 800097e:	e789      	b.n	8000894 <__aeabi_fdiv+0xc0>
 8000980:	2300      	movs	r3, #0
 8000982:	4698      	mov	r8, r3
 8000984:	2280      	movs	r2, #128	; 0x80
 8000986:	03d2      	lsls	r2, r2, #15
 8000988:	4215      	tst	r5, r2
 800098a:	d008      	beq.n	800099e <__aeabi_fdiv+0x1ca>
 800098c:	4643      	mov	r3, r8
 800098e:	4213      	tst	r3, r2
 8000990:	d105      	bne.n	800099e <__aeabi_fdiv+0x1ca>
 8000992:	431a      	orrs	r2, r3
 8000994:	0252      	lsls	r2, r2, #9
 8000996:	0026      	movs	r6, r4
 8000998:	20ff      	movs	r0, #255	; 0xff
 800099a:	0a52      	lsrs	r2, r2, #9
 800099c:	e77a      	b.n	8000894 <__aeabi_fdiv+0xc0>
 800099e:	2280      	movs	r2, #128	; 0x80
 80009a0:	03d2      	lsls	r2, r2, #15
 80009a2:	432a      	orrs	r2, r5
 80009a4:	0252      	lsls	r2, r2, #9
 80009a6:	20ff      	movs	r0, #255	; 0xff
 80009a8:	0a52      	lsrs	r2, r2, #9
 80009aa:	e773      	b.n	8000894 <__aeabi_fdiv+0xc0>
 80009ac:	4642      	mov	r2, r8
 80009ae:	016b      	lsls	r3, r5, #5
 80009b0:	0155      	lsls	r5, r2, #5
 80009b2:	42ab      	cmp	r3, r5
 80009b4:	d21a      	bcs.n	80009ec <__aeabi_fdiv+0x218>
 80009b6:	201b      	movs	r0, #27
 80009b8:	2200      	movs	r2, #0
 80009ba:	3f01      	subs	r7, #1
 80009bc:	2601      	movs	r6, #1
 80009be:	001c      	movs	r4, r3
 80009c0:	0052      	lsls	r2, r2, #1
 80009c2:	005b      	lsls	r3, r3, #1
 80009c4:	2c00      	cmp	r4, #0
 80009c6:	db01      	blt.n	80009cc <__aeabi_fdiv+0x1f8>
 80009c8:	429d      	cmp	r5, r3
 80009ca:	d801      	bhi.n	80009d0 <__aeabi_fdiv+0x1fc>
 80009cc:	1b5b      	subs	r3, r3, r5
 80009ce:	4332      	orrs	r2, r6
 80009d0:	3801      	subs	r0, #1
 80009d2:	2800      	cmp	r0, #0
 80009d4:	d1f3      	bne.n	80009be <__aeabi_fdiv+0x1ea>
 80009d6:	1e58      	subs	r0, r3, #1
 80009d8:	4183      	sbcs	r3, r0
 80009da:	4313      	orrs	r3, r2
 80009dc:	001d      	movs	r5, r3
 80009de:	003b      	movs	r3, r7
 80009e0:	337f      	adds	r3, #127	; 0x7f
 80009e2:	000e      	movs	r6, r1
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	dd00      	ble.n	80009ea <__aeabi_fdiv+0x216>
 80009e8:	e73d      	b.n	8000866 <__aeabi_fdiv+0x92>
 80009ea:	e7aa      	b.n	8000942 <__aeabi_fdiv+0x16e>
 80009ec:	201a      	movs	r0, #26
 80009ee:	2201      	movs	r2, #1
 80009f0:	1b5b      	subs	r3, r3, r5
 80009f2:	e7e3      	b.n	80009bc <__aeabi_fdiv+0x1e8>
 80009f4:	01aa      	lsls	r2, r5, #6
 80009f6:	2000      	movs	r0, #0
 80009f8:	0a52      	lsrs	r2, r2, #9
 80009fa:	e74b      	b.n	8000894 <__aeabi_fdiv+0xc0>
 80009fc:	08006264 	.word	0x08006264
 8000a00:	f7ffffff 	.word	0xf7ffffff
 8000a04:	080062a4 	.word	0x080062a4

08000a08 <__eqsf2>:
 8000a08:	b570      	push	{r4, r5, r6, lr}
 8000a0a:	0042      	lsls	r2, r0, #1
 8000a0c:	0245      	lsls	r5, r0, #9
 8000a0e:	024e      	lsls	r6, r1, #9
 8000a10:	004c      	lsls	r4, r1, #1
 8000a12:	0fc3      	lsrs	r3, r0, #31
 8000a14:	0a6d      	lsrs	r5, r5, #9
 8000a16:	2001      	movs	r0, #1
 8000a18:	0e12      	lsrs	r2, r2, #24
 8000a1a:	0a76      	lsrs	r6, r6, #9
 8000a1c:	0e24      	lsrs	r4, r4, #24
 8000a1e:	0fc9      	lsrs	r1, r1, #31
 8000a20:	2aff      	cmp	r2, #255	; 0xff
 8000a22:	d006      	beq.n	8000a32 <__eqsf2+0x2a>
 8000a24:	2cff      	cmp	r4, #255	; 0xff
 8000a26:	d003      	beq.n	8000a30 <__eqsf2+0x28>
 8000a28:	42a2      	cmp	r2, r4
 8000a2a:	d101      	bne.n	8000a30 <__eqsf2+0x28>
 8000a2c:	42b5      	cmp	r5, r6
 8000a2e:	d006      	beq.n	8000a3e <__eqsf2+0x36>
 8000a30:	bd70      	pop	{r4, r5, r6, pc}
 8000a32:	2d00      	cmp	r5, #0
 8000a34:	d1fc      	bne.n	8000a30 <__eqsf2+0x28>
 8000a36:	2cff      	cmp	r4, #255	; 0xff
 8000a38:	d1fa      	bne.n	8000a30 <__eqsf2+0x28>
 8000a3a:	2e00      	cmp	r6, #0
 8000a3c:	d1f8      	bne.n	8000a30 <__eqsf2+0x28>
 8000a3e:	428b      	cmp	r3, r1
 8000a40:	d006      	beq.n	8000a50 <__eqsf2+0x48>
 8000a42:	2001      	movs	r0, #1
 8000a44:	2a00      	cmp	r2, #0
 8000a46:	d1f3      	bne.n	8000a30 <__eqsf2+0x28>
 8000a48:	0028      	movs	r0, r5
 8000a4a:	1e43      	subs	r3, r0, #1
 8000a4c:	4198      	sbcs	r0, r3
 8000a4e:	e7ef      	b.n	8000a30 <__eqsf2+0x28>
 8000a50:	2000      	movs	r0, #0
 8000a52:	e7ed      	b.n	8000a30 <__eqsf2+0x28>

08000a54 <__gesf2>:
 8000a54:	b570      	push	{r4, r5, r6, lr}
 8000a56:	0042      	lsls	r2, r0, #1
 8000a58:	0245      	lsls	r5, r0, #9
 8000a5a:	024e      	lsls	r6, r1, #9
 8000a5c:	004c      	lsls	r4, r1, #1
 8000a5e:	0fc3      	lsrs	r3, r0, #31
 8000a60:	0a6d      	lsrs	r5, r5, #9
 8000a62:	0e12      	lsrs	r2, r2, #24
 8000a64:	0a76      	lsrs	r6, r6, #9
 8000a66:	0e24      	lsrs	r4, r4, #24
 8000a68:	0fc8      	lsrs	r0, r1, #31
 8000a6a:	2aff      	cmp	r2, #255	; 0xff
 8000a6c:	d01b      	beq.n	8000aa6 <__gesf2+0x52>
 8000a6e:	2cff      	cmp	r4, #255	; 0xff
 8000a70:	d00e      	beq.n	8000a90 <__gesf2+0x3c>
 8000a72:	2a00      	cmp	r2, #0
 8000a74:	d11b      	bne.n	8000aae <__gesf2+0x5a>
 8000a76:	2c00      	cmp	r4, #0
 8000a78:	d101      	bne.n	8000a7e <__gesf2+0x2a>
 8000a7a:	2e00      	cmp	r6, #0
 8000a7c:	d01c      	beq.n	8000ab8 <__gesf2+0x64>
 8000a7e:	2d00      	cmp	r5, #0
 8000a80:	d00c      	beq.n	8000a9c <__gesf2+0x48>
 8000a82:	4283      	cmp	r3, r0
 8000a84:	d01c      	beq.n	8000ac0 <__gesf2+0x6c>
 8000a86:	2102      	movs	r1, #2
 8000a88:	1e58      	subs	r0, r3, #1
 8000a8a:	4008      	ands	r0, r1
 8000a8c:	3801      	subs	r0, #1
 8000a8e:	bd70      	pop	{r4, r5, r6, pc}
 8000a90:	2e00      	cmp	r6, #0
 8000a92:	d122      	bne.n	8000ada <__gesf2+0x86>
 8000a94:	2a00      	cmp	r2, #0
 8000a96:	d1f4      	bne.n	8000a82 <__gesf2+0x2e>
 8000a98:	2d00      	cmp	r5, #0
 8000a9a:	d1f2      	bne.n	8000a82 <__gesf2+0x2e>
 8000a9c:	2800      	cmp	r0, #0
 8000a9e:	d1f6      	bne.n	8000a8e <__gesf2+0x3a>
 8000aa0:	2001      	movs	r0, #1
 8000aa2:	4240      	negs	r0, r0
 8000aa4:	e7f3      	b.n	8000a8e <__gesf2+0x3a>
 8000aa6:	2d00      	cmp	r5, #0
 8000aa8:	d117      	bne.n	8000ada <__gesf2+0x86>
 8000aaa:	2cff      	cmp	r4, #255	; 0xff
 8000aac:	d0f0      	beq.n	8000a90 <__gesf2+0x3c>
 8000aae:	2c00      	cmp	r4, #0
 8000ab0:	d1e7      	bne.n	8000a82 <__gesf2+0x2e>
 8000ab2:	2e00      	cmp	r6, #0
 8000ab4:	d1e5      	bne.n	8000a82 <__gesf2+0x2e>
 8000ab6:	e7e6      	b.n	8000a86 <__gesf2+0x32>
 8000ab8:	2000      	movs	r0, #0
 8000aba:	2d00      	cmp	r5, #0
 8000abc:	d0e7      	beq.n	8000a8e <__gesf2+0x3a>
 8000abe:	e7e2      	b.n	8000a86 <__gesf2+0x32>
 8000ac0:	42a2      	cmp	r2, r4
 8000ac2:	dc05      	bgt.n	8000ad0 <__gesf2+0x7c>
 8000ac4:	dbea      	blt.n	8000a9c <__gesf2+0x48>
 8000ac6:	42b5      	cmp	r5, r6
 8000ac8:	d802      	bhi.n	8000ad0 <__gesf2+0x7c>
 8000aca:	d3e7      	bcc.n	8000a9c <__gesf2+0x48>
 8000acc:	2000      	movs	r0, #0
 8000ace:	e7de      	b.n	8000a8e <__gesf2+0x3a>
 8000ad0:	4243      	negs	r3, r0
 8000ad2:	4158      	adcs	r0, r3
 8000ad4:	0040      	lsls	r0, r0, #1
 8000ad6:	3801      	subs	r0, #1
 8000ad8:	e7d9      	b.n	8000a8e <__gesf2+0x3a>
 8000ada:	2002      	movs	r0, #2
 8000adc:	4240      	negs	r0, r0
 8000ade:	e7d6      	b.n	8000a8e <__gesf2+0x3a>

08000ae0 <__lesf2>:
 8000ae0:	b570      	push	{r4, r5, r6, lr}
 8000ae2:	0042      	lsls	r2, r0, #1
 8000ae4:	0245      	lsls	r5, r0, #9
 8000ae6:	024e      	lsls	r6, r1, #9
 8000ae8:	004c      	lsls	r4, r1, #1
 8000aea:	0fc3      	lsrs	r3, r0, #31
 8000aec:	0a6d      	lsrs	r5, r5, #9
 8000aee:	0e12      	lsrs	r2, r2, #24
 8000af0:	0a76      	lsrs	r6, r6, #9
 8000af2:	0e24      	lsrs	r4, r4, #24
 8000af4:	0fc8      	lsrs	r0, r1, #31
 8000af6:	2aff      	cmp	r2, #255	; 0xff
 8000af8:	d00b      	beq.n	8000b12 <__lesf2+0x32>
 8000afa:	2cff      	cmp	r4, #255	; 0xff
 8000afc:	d00d      	beq.n	8000b1a <__lesf2+0x3a>
 8000afe:	2a00      	cmp	r2, #0
 8000b00:	d11f      	bne.n	8000b42 <__lesf2+0x62>
 8000b02:	2c00      	cmp	r4, #0
 8000b04:	d116      	bne.n	8000b34 <__lesf2+0x54>
 8000b06:	2e00      	cmp	r6, #0
 8000b08:	d114      	bne.n	8000b34 <__lesf2+0x54>
 8000b0a:	2000      	movs	r0, #0
 8000b0c:	2d00      	cmp	r5, #0
 8000b0e:	d010      	beq.n	8000b32 <__lesf2+0x52>
 8000b10:	e009      	b.n	8000b26 <__lesf2+0x46>
 8000b12:	2d00      	cmp	r5, #0
 8000b14:	d10c      	bne.n	8000b30 <__lesf2+0x50>
 8000b16:	2cff      	cmp	r4, #255	; 0xff
 8000b18:	d113      	bne.n	8000b42 <__lesf2+0x62>
 8000b1a:	2e00      	cmp	r6, #0
 8000b1c:	d108      	bne.n	8000b30 <__lesf2+0x50>
 8000b1e:	2a00      	cmp	r2, #0
 8000b20:	d008      	beq.n	8000b34 <__lesf2+0x54>
 8000b22:	4283      	cmp	r3, r0
 8000b24:	d012      	beq.n	8000b4c <__lesf2+0x6c>
 8000b26:	2102      	movs	r1, #2
 8000b28:	1e58      	subs	r0, r3, #1
 8000b2a:	4008      	ands	r0, r1
 8000b2c:	3801      	subs	r0, #1
 8000b2e:	e000      	b.n	8000b32 <__lesf2+0x52>
 8000b30:	2002      	movs	r0, #2
 8000b32:	bd70      	pop	{r4, r5, r6, pc}
 8000b34:	2d00      	cmp	r5, #0
 8000b36:	d1f4      	bne.n	8000b22 <__lesf2+0x42>
 8000b38:	2800      	cmp	r0, #0
 8000b3a:	d1fa      	bne.n	8000b32 <__lesf2+0x52>
 8000b3c:	2001      	movs	r0, #1
 8000b3e:	4240      	negs	r0, r0
 8000b40:	e7f7      	b.n	8000b32 <__lesf2+0x52>
 8000b42:	2c00      	cmp	r4, #0
 8000b44:	d1ed      	bne.n	8000b22 <__lesf2+0x42>
 8000b46:	2e00      	cmp	r6, #0
 8000b48:	d1eb      	bne.n	8000b22 <__lesf2+0x42>
 8000b4a:	e7ec      	b.n	8000b26 <__lesf2+0x46>
 8000b4c:	42a2      	cmp	r2, r4
 8000b4e:	dc05      	bgt.n	8000b5c <__lesf2+0x7c>
 8000b50:	dbf2      	blt.n	8000b38 <__lesf2+0x58>
 8000b52:	42b5      	cmp	r5, r6
 8000b54:	d802      	bhi.n	8000b5c <__lesf2+0x7c>
 8000b56:	d3ef      	bcc.n	8000b38 <__lesf2+0x58>
 8000b58:	2000      	movs	r0, #0
 8000b5a:	e7ea      	b.n	8000b32 <__lesf2+0x52>
 8000b5c:	4243      	negs	r3, r0
 8000b5e:	4158      	adcs	r0, r3
 8000b60:	0040      	lsls	r0, r0, #1
 8000b62:	3801      	subs	r0, #1
 8000b64:	e7e5      	b.n	8000b32 <__lesf2+0x52>
 8000b66:	46c0      	nop			; (mov r8, r8)

08000b68 <__aeabi_fmul>:
 8000b68:	0243      	lsls	r3, r0, #9
 8000b6a:	0a5b      	lsrs	r3, r3, #9
 8000b6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b6e:	464f      	mov	r7, r9
 8000b70:	4646      	mov	r6, r8
 8000b72:	4699      	mov	r9, r3
 8000b74:	46d6      	mov	lr, sl
 8000b76:	0fc3      	lsrs	r3, r0, #31
 8000b78:	0045      	lsls	r5, r0, #1
 8000b7a:	4698      	mov	r8, r3
 8000b7c:	b5c0      	push	{r6, r7, lr}
 8000b7e:	464b      	mov	r3, r9
 8000b80:	1c0f      	adds	r7, r1, #0
 8000b82:	0e2d      	lsrs	r5, r5, #24
 8000b84:	d100      	bne.n	8000b88 <__aeabi_fmul+0x20>
 8000b86:	e0cb      	b.n	8000d20 <__aeabi_fmul+0x1b8>
 8000b88:	2dff      	cmp	r5, #255	; 0xff
 8000b8a:	d100      	bne.n	8000b8e <__aeabi_fmul+0x26>
 8000b8c:	e0cf      	b.n	8000d2e <__aeabi_fmul+0x1c6>
 8000b8e:	2280      	movs	r2, #128	; 0x80
 8000b90:	00db      	lsls	r3, r3, #3
 8000b92:	04d2      	lsls	r2, r2, #19
 8000b94:	431a      	orrs	r2, r3
 8000b96:	2300      	movs	r3, #0
 8000b98:	4691      	mov	r9, r2
 8000b9a:	2600      	movs	r6, #0
 8000b9c:	469a      	mov	sl, r3
 8000b9e:	3d7f      	subs	r5, #127	; 0x7f
 8000ba0:	027c      	lsls	r4, r7, #9
 8000ba2:	007b      	lsls	r3, r7, #1
 8000ba4:	0a64      	lsrs	r4, r4, #9
 8000ba6:	0e1b      	lsrs	r3, r3, #24
 8000ba8:	0fff      	lsrs	r7, r7, #31
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d100      	bne.n	8000bb0 <__aeabi_fmul+0x48>
 8000bae:	e0a9      	b.n	8000d04 <__aeabi_fmul+0x19c>
 8000bb0:	2bff      	cmp	r3, #255	; 0xff
 8000bb2:	d011      	beq.n	8000bd8 <__aeabi_fmul+0x70>
 8000bb4:	2280      	movs	r2, #128	; 0x80
 8000bb6:	00e4      	lsls	r4, r4, #3
 8000bb8:	04d2      	lsls	r2, r2, #19
 8000bba:	4314      	orrs	r4, r2
 8000bbc:	4642      	mov	r2, r8
 8000bbe:	3b7f      	subs	r3, #127	; 0x7f
 8000bc0:	195b      	adds	r3, r3, r5
 8000bc2:	407a      	eors	r2, r7
 8000bc4:	2000      	movs	r0, #0
 8000bc6:	b2d2      	uxtb	r2, r2
 8000bc8:	1c5d      	adds	r5, r3, #1
 8000bca:	2e0a      	cmp	r6, #10
 8000bcc:	dd13      	ble.n	8000bf6 <__aeabi_fmul+0x8e>
 8000bce:	003a      	movs	r2, r7
 8000bd0:	2e0b      	cmp	r6, #11
 8000bd2:	d047      	beq.n	8000c64 <__aeabi_fmul+0xfc>
 8000bd4:	4647      	mov	r7, r8
 8000bd6:	e03f      	b.n	8000c58 <__aeabi_fmul+0xf0>
 8000bd8:	002b      	movs	r3, r5
 8000bda:	33ff      	adds	r3, #255	; 0xff
 8000bdc:	2c00      	cmp	r4, #0
 8000bde:	d11e      	bne.n	8000c1e <__aeabi_fmul+0xb6>
 8000be0:	2202      	movs	r2, #2
 8000be2:	4316      	orrs	r6, r2
 8000be4:	4642      	mov	r2, r8
 8000be6:	3501      	adds	r5, #1
 8000be8:	407a      	eors	r2, r7
 8000bea:	b2d2      	uxtb	r2, r2
 8000bec:	35ff      	adds	r5, #255	; 0xff
 8000bee:	2e0a      	cmp	r6, #10
 8000bf0:	dd00      	ble.n	8000bf4 <__aeabi_fmul+0x8c>
 8000bf2:	e0e4      	b.n	8000dbe <__aeabi_fmul+0x256>
 8000bf4:	2002      	movs	r0, #2
 8000bf6:	2e02      	cmp	r6, #2
 8000bf8:	dc1c      	bgt.n	8000c34 <__aeabi_fmul+0xcc>
 8000bfa:	3e01      	subs	r6, #1
 8000bfc:	2e01      	cmp	r6, #1
 8000bfe:	d842      	bhi.n	8000c86 <__aeabi_fmul+0x11e>
 8000c00:	2802      	cmp	r0, #2
 8000c02:	d03d      	beq.n	8000c80 <__aeabi_fmul+0x118>
 8000c04:	2801      	cmp	r0, #1
 8000c06:	d166      	bne.n	8000cd6 <__aeabi_fmul+0x16e>
 8000c08:	2000      	movs	r0, #0
 8000c0a:	2100      	movs	r1, #0
 8000c0c:	05c0      	lsls	r0, r0, #23
 8000c0e:	4308      	orrs	r0, r1
 8000c10:	07d2      	lsls	r2, r2, #31
 8000c12:	4310      	orrs	r0, r2
 8000c14:	bce0      	pop	{r5, r6, r7}
 8000c16:	46ba      	mov	sl, r7
 8000c18:	46b1      	mov	r9, r6
 8000c1a:	46a8      	mov	r8, r5
 8000c1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c1e:	2203      	movs	r2, #3
 8000c20:	4316      	orrs	r6, r2
 8000c22:	4642      	mov	r2, r8
 8000c24:	3501      	adds	r5, #1
 8000c26:	407a      	eors	r2, r7
 8000c28:	b2d2      	uxtb	r2, r2
 8000c2a:	35ff      	adds	r5, #255	; 0xff
 8000c2c:	2e0a      	cmp	r6, #10
 8000c2e:	dd00      	ble.n	8000c32 <__aeabi_fmul+0xca>
 8000c30:	e0e4      	b.n	8000dfc <__aeabi_fmul+0x294>
 8000c32:	2003      	movs	r0, #3
 8000c34:	2101      	movs	r1, #1
 8000c36:	40b1      	lsls	r1, r6
 8000c38:	26a6      	movs	r6, #166	; 0xa6
 8000c3a:	00f6      	lsls	r6, r6, #3
 8000c3c:	4231      	tst	r1, r6
 8000c3e:	d10a      	bne.n	8000c56 <__aeabi_fmul+0xee>
 8000c40:	2690      	movs	r6, #144	; 0x90
 8000c42:	00b6      	lsls	r6, r6, #2
 8000c44:	4231      	tst	r1, r6
 8000c46:	d116      	bne.n	8000c76 <__aeabi_fmul+0x10e>
 8000c48:	3eb9      	subs	r6, #185	; 0xb9
 8000c4a:	3eff      	subs	r6, #255	; 0xff
 8000c4c:	420e      	tst	r6, r1
 8000c4e:	d01a      	beq.n	8000c86 <__aeabi_fmul+0x11e>
 8000c50:	46a1      	mov	r9, r4
 8000c52:	4682      	mov	sl, r0
 8000c54:	e000      	b.n	8000c58 <__aeabi_fmul+0xf0>
 8000c56:	0017      	movs	r7, r2
 8000c58:	4653      	mov	r3, sl
 8000c5a:	003a      	movs	r2, r7
 8000c5c:	2b02      	cmp	r3, #2
 8000c5e:	d00f      	beq.n	8000c80 <__aeabi_fmul+0x118>
 8000c60:	464c      	mov	r4, r9
 8000c62:	4650      	mov	r0, sl
 8000c64:	2803      	cmp	r0, #3
 8000c66:	d1cd      	bne.n	8000c04 <__aeabi_fmul+0x9c>
 8000c68:	2180      	movs	r1, #128	; 0x80
 8000c6a:	03c9      	lsls	r1, r1, #15
 8000c6c:	4321      	orrs	r1, r4
 8000c6e:	0249      	lsls	r1, r1, #9
 8000c70:	20ff      	movs	r0, #255	; 0xff
 8000c72:	0a49      	lsrs	r1, r1, #9
 8000c74:	e7ca      	b.n	8000c0c <__aeabi_fmul+0xa4>
 8000c76:	2180      	movs	r1, #128	; 0x80
 8000c78:	2200      	movs	r2, #0
 8000c7a:	20ff      	movs	r0, #255	; 0xff
 8000c7c:	03c9      	lsls	r1, r1, #15
 8000c7e:	e7c5      	b.n	8000c0c <__aeabi_fmul+0xa4>
 8000c80:	20ff      	movs	r0, #255	; 0xff
 8000c82:	2100      	movs	r1, #0
 8000c84:	e7c2      	b.n	8000c0c <__aeabi_fmul+0xa4>
 8000c86:	0c20      	lsrs	r0, r4, #16
 8000c88:	4649      	mov	r1, r9
 8000c8a:	0424      	lsls	r4, r4, #16
 8000c8c:	0c24      	lsrs	r4, r4, #16
 8000c8e:	0027      	movs	r7, r4
 8000c90:	0c0e      	lsrs	r6, r1, #16
 8000c92:	0409      	lsls	r1, r1, #16
 8000c94:	0c09      	lsrs	r1, r1, #16
 8000c96:	4374      	muls	r4, r6
 8000c98:	434f      	muls	r7, r1
 8000c9a:	4346      	muls	r6, r0
 8000c9c:	4348      	muls	r0, r1
 8000c9e:	0c39      	lsrs	r1, r7, #16
 8000ca0:	1900      	adds	r0, r0, r4
 8000ca2:	1809      	adds	r1, r1, r0
 8000ca4:	428c      	cmp	r4, r1
 8000ca6:	d903      	bls.n	8000cb0 <__aeabi_fmul+0x148>
 8000ca8:	2080      	movs	r0, #128	; 0x80
 8000caa:	0240      	lsls	r0, r0, #9
 8000cac:	4684      	mov	ip, r0
 8000cae:	4466      	add	r6, ip
 8000cb0:	043f      	lsls	r7, r7, #16
 8000cb2:	0408      	lsls	r0, r1, #16
 8000cb4:	0c3f      	lsrs	r7, r7, #16
 8000cb6:	19c0      	adds	r0, r0, r7
 8000cb8:	0184      	lsls	r4, r0, #6
 8000cba:	1e67      	subs	r7, r4, #1
 8000cbc:	41bc      	sbcs	r4, r7
 8000cbe:	0c09      	lsrs	r1, r1, #16
 8000cc0:	0e80      	lsrs	r0, r0, #26
 8000cc2:	1989      	adds	r1, r1, r6
 8000cc4:	4304      	orrs	r4, r0
 8000cc6:	0189      	lsls	r1, r1, #6
 8000cc8:	430c      	orrs	r4, r1
 8000cca:	0109      	lsls	r1, r1, #4
 8000ccc:	d571      	bpl.n	8000db2 <__aeabi_fmul+0x24a>
 8000cce:	2301      	movs	r3, #1
 8000cd0:	0861      	lsrs	r1, r4, #1
 8000cd2:	401c      	ands	r4, r3
 8000cd4:	430c      	orrs	r4, r1
 8000cd6:	002b      	movs	r3, r5
 8000cd8:	337f      	adds	r3, #127	; 0x7f
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	dd51      	ble.n	8000d82 <__aeabi_fmul+0x21a>
 8000cde:	0761      	lsls	r1, r4, #29
 8000ce0:	d004      	beq.n	8000cec <__aeabi_fmul+0x184>
 8000ce2:	210f      	movs	r1, #15
 8000ce4:	4021      	ands	r1, r4
 8000ce6:	2904      	cmp	r1, #4
 8000ce8:	d000      	beq.n	8000cec <__aeabi_fmul+0x184>
 8000cea:	3404      	adds	r4, #4
 8000cec:	0121      	lsls	r1, r4, #4
 8000cee:	d503      	bpl.n	8000cf8 <__aeabi_fmul+0x190>
 8000cf0:	4b43      	ldr	r3, [pc, #268]	; (8000e00 <__aeabi_fmul+0x298>)
 8000cf2:	401c      	ands	r4, r3
 8000cf4:	002b      	movs	r3, r5
 8000cf6:	3380      	adds	r3, #128	; 0x80
 8000cf8:	2bfe      	cmp	r3, #254	; 0xfe
 8000cfa:	dcc1      	bgt.n	8000c80 <__aeabi_fmul+0x118>
 8000cfc:	01a1      	lsls	r1, r4, #6
 8000cfe:	0a49      	lsrs	r1, r1, #9
 8000d00:	b2d8      	uxtb	r0, r3
 8000d02:	e783      	b.n	8000c0c <__aeabi_fmul+0xa4>
 8000d04:	2c00      	cmp	r4, #0
 8000d06:	d12c      	bne.n	8000d62 <__aeabi_fmul+0x1fa>
 8000d08:	2301      	movs	r3, #1
 8000d0a:	4642      	mov	r2, r8
 8000d0c:	431e      	orrs	r6, r3
 8000d0e:	002b      	movs	r3, r5
 8000d10:	407a      	eors	r2, r7
 8000d12:	2001      	movs	r0, #1
 8000d14:	b2d2      	uxtb	r2, r2
 8000d16:	1c5d      	adds	r5, r3, #1
 8000d18:	2e0a      	cmp	r6, #10
 8000d1a:	dd00      	ble.n	8000d1e <__aeabi_fmul+0x1b6>
 8000d1c:	e757      	b.n	8000bce <__aeabi_fmul+0x66>
 8000d1e:	e76a      	b.n	8000bf6 <__aeabi_fmul+0x8e>
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d110      	bne.n	8000d46 <__aeabi_fmul+0x1de>
 8000d24:	2301      	movs	r3, #1
 8000d26:	2604      	movs	r6, #4
 8000d28:	2500      	movs	r5, #0
 8000d2a:	469a      	mov	sl, r3
 8000d2c:	e738      	b.n	8000ba0 <__aeabi_fmul+0x38>
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d104      	bne.n	8000d3c <__aeabi_fmul+0x1d4>
 8000d32:	2302      	movs	r3, #2
 8000d34:	2608      	movs	r6, #8
 8000d36:	25ff      	movs	r5, #255	; 0xff
 8000d38:	469a      	mov	sl, r3
 8000d3a:	e731      	b.n	8000ba0 <__aeabi_fmul+0x38>
 8000d3c:	2303      	movs	r3, #3
 8000d3e:	260c      	movs	r6, #12
 8000d40:	25ff      	movs	r5, #255	; 0xff
 8000d42:	469a      	mov	sl, r3
 8000d44:	e72c      	b.n	8000ba0 <__aeabi_fmul+0x38>
 8000d46:	4648      	mov	r0, r9
 8000d48:	f001 fcb4 	bl	80026b4 <__clzsi2>
 8000d4c:	464a      	mov	r2, r9
 8000d4e:	1f43      	subs	r3, r0, #5
 8000d50:	2576      	movs	r5, #118	; 0x76
 8000d52:	409a      	lsls	r2, r3
 8000d54:	2300      	movs	r3, #0
 8000d56:	426d      	negs	r5, r5
 8000d58:	4691      	mov	r9, r2
 8000d5a:	2600      	movs	r6, #0
 8000d5c:	469a      	mov	sl, r3
 8000d5e:	1a2d      	subs	r5, r5, r0
 8000d60:	e71e      	b.n	8000ba0 <__aeabi_fmul+0x38>
 8000d62:	0020      	movs	r0, r4
 8000d64:	f001 fca6 	bl	80026b4 <__clzsi2>
 8000d68:	4642      	mov	r2, r8
 8000d6a:	1f43      	subs	r3, r0, #5
 8000d6c:	409c      	lsls	r4, r3
 8000d6e:	1a2b      	subs	r3, r5, r0
 8000d70:	3b76      	subs	r3, #118	; 0x76
 8000d72:	407a      	eors	r2, r7
 8000d74:	2000      	movs	r0, #0
 8000d76:	b2d2      	uxtb	r2, r2
 8000d78:	1c5d      	adds	r5, r3, #1
 8000d7a:	2e0a      	cmp	r6, #10
 8000d7c:	dd00      	ble.n	8000d80 <__aeabi_fmul+0x218>
 8000d7e:	e726      	b.n	8000bce <__aeabi_fmul+0x66>
 8000d80:	e739      	b.n	8000bf6 <__aeabi_fmul+0x8e>
 8000d82:	2101      	movs	r1, #1
 8000d84:	1acb      	subs	r3, r1, r3
 8000d86:	2b1b      	cmp	r3, #27
 8000d88:	dd00      	ble.n	8000d8c <__aeabi_fmul+0x224>
 8000d8a:	e73d      	b.n	8000c08 <__aeabi_fmul+0xa0>
 8000d8c:	359e      	adds	r5, #158	; 0x9e
 8000d8e:	0021      	movs	r1, r4
 8000d90:	40ac      	lsls	r4, r5
 8000d92:	40d9      	lsrs	r1, r3
 8000d94:	1e63      	subs	r3, r4, #1
 8000d96:	419c      	sbcs	r4, r3
 8000d98:	4321      	orrs	r1, r4
 8000d9a:	074b      	lsls	r3, r1, #29
 8000d9c:	d004      	beq.n	8000da8 <__aeabi_fmul+0x240>
 8000d9e:	230f      	movs	r3, #15
 8000da0:	400b      	ands	r3, r1
 8000da2:	2b04      	cmp	r3, #4
 8000da4:	d000      	beq.n	8000da8 <__aeabi_fmul+0x240>
 8000da6:	3104      	adds	r1, #4
 8000da8:	014b      	lsls	r3, r1, #5
 8000daa:	d504      	bpl.n	8000db6 <__aeabi_fmul+0x24e>
 8000dac:	2001      	movs	r0, #1
 8000dae:	2100      	movs	r1, #0
 8000db0:	e72c      	b.n	8000c0c <__aeabi_fmul+0xa4>
 8000db2:	001d      	movs	r5, r3
 8000db4:	e78f      	b.n	8000cd6 <__aeabi_fmul+0x16e>
 8000db6:	0189      	lsls	r1, r1, #6
 8000db8:	2000      	movs	r0, #0
 8000dba:	0a49      	lsrs	r1, r1, #9
 8000dbc:	e726      	b.n	8000c0c <__aeabi_fmul+0xa4>
 8000dbe:	2302      	movs	r3, #2
 8000dc0:	2e0f      	cmp	r6, #15
 8000dc2:	d10c      	bne.n	8000dde <__aeabi_fmul+0x276>
 8000dc4:	2180      	movs	r1, #128	; 0x80
 8000dc6:	464b      	mov	r3, r9
 8000dc8:	03c9      	lsls	r1, r1, #15
 8000dca:	420b      	tst	r3, r1
 8000dcc:	d00d      	beq.n	8000dea <__aeabi_fmul+0x282>
 8000dce:	420c      	tst	r4, r1
 8000dd0:	d10b      	bne.n	8000dea <__aeabi_fmul+0x282>
 8000dd2:	4321      	orrs	r1, r4
 8000dd4:	0249      	lsls	r1, r1, #9
 8000dd6:	003a      	movs	r2, r7
 8000dd8:	20ff      	movs	r0, #255	; 0xff
 8000dda:	0a49      	lsrs	r1, r1, #9
 8000ddc:	e716      	b.n	8000c0c <__aeabi_fmul+0xa4>
 8000dde:	2e0b      	cmp	r6, #11
 8000de0:	d000      	beq.n	8000de4 <__aeabi_fmul+0x27c>
 8000de2:	e6f7      	b.n	8000bd4 <__aeabi_fmul+0x6c>
 8000de4:	46a1      	mov	r9, r4
 8000de6:	469a      	mov	sl, r3
 8000de8:	e736      	b.n	8000c58 <__aeabi_fmul+0xf0>
 8000dea:	2180      	movs	r1, #128	; 0x80
 8000dec:	464b      	mov	r3, r9
 8000dee:	03c9      	lsls	r1, r1, #15
 8000df0:	4319      	orrs	r1, r3
 8000df2:	0249      	lsls	r1, r1, #9
 8000df4:	4642      	mov	r2, r8
 8000df6:	20ff      	movs	r0, #255	; 0xff
 8000df8:	0a49      	lsrs	r1, r1, #9
 8000dfa:	e707      	b.n	8000c0c <__aeabi_fmul+0xa4>
 8000dfc:	2303      	movs	r3, #3
 8000dfe:	e7df      	b.n	8000dc0 <__aeabi_fmul+0x258>
 8000e00:	f7ffffff 	.word	0xf7ffffff

08000e04 <__aeabi_fsub>:
 8000e04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e06:	46c6      	mov	lr, r8
 8000e08:	0243      	lsls	r3, r0, #9
 8000e0a:	0a5b      	lsrs	r3, r3, #9
 8000e0c:	0045      	lsls	r5, r0, #1
 8000e0e:	00da      	lsls	r2, r3, #3
 8000e10:	0fc4      	lsrs	r4, r0, #31
 8000e12:	0248      	lsls	r0, r1, #9
 8000e14:	004f      	lsls	r7, r1, #1
 8000e16:	4694      	mov	ip, r2
 8000e18:	0a42      	lsrs	r2, r0, #9
 8000e1a:	001e      	movs	r6, r3
 8000e1c:	4690      	mov	r8, r2
 8000e1e:	b500      	push	{lr}
 8000e20:	0e2d      	lsrs	r5, r5, #24
 8000e22:	0e3f      	lsrs	r7, r7, #24
 8000e24:	0fc9      	lsrs	r1, r1, #31
 8000e26:	0980      	lsrs	r0, r0, #6
 8000e28:	2fff      	cmp	r7, #255	; 0xff
 8000e2a:	d059      	beq.n	8000ee0 <__aeabi_fsub+0xdc>
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	4051      	eors	r1, r2
 8000e30:	428c      	cmp	r4, r1
 8000e32:	d039      	beq.n	8000ea8 <__aeabi_fsub+0xa4>
 8000e34:	1bea      	subs	r2, r5, r7
 8000e36:	2a00      	cmp	r2, #0
 8000e38:	dd58      	ble.n	8000eec <__aeabi_fsub+0xe8>
 8000e3a:	2f00      	cmp	r7, #0
 8000e3c:	d068      	beq.n	8000f10 <__aeabi_fsub+0x10c>
 8000e3e:	2dff      	cmp	r5, #255	; 0xff
 8000e40:	d100      	bne.n	8000e44 <__aeabi_fsub+0x40>
 8000e42:	e0d1      	b.n	8000fe8 <__aeabi_fsub+0x1e4>
 8000e44:	2380      	movs	r3, #128	; 0x80
 8000e46:	04db      	lsls	r3, r3, #19
 8000e48:	4318      	orrs	r0, r3
 8000e4a:	2a1b      	cmp	r2, #27
 8000e4c:	dc00      	bgt.n	8000e50 <__aeabi_fsub+0x4c>
 8000e4e:	e0e3      	b.n	8001018 <__aeabi_fsub+0x214>
 8000e50:	2301      	movs	r3, #1
 8000e52:	4662      	mov	r2, ip
 8000e54:	1ad3      	subs	r3, r2, r3
 8000e56:	015a      	lsls	r2, r3, #5
 8000e58:	d400      	bmi.n	8000e5c <__aeabi_fsub+0x58>
 8000e5a:	e0ac      	b.n	8000fb6 <__aeabi_fsub+0x1b2>
 8000e5c:	019b      	lsls	r3, r3, #6
 8000e5e:	099e      	lsrs	r6, r3, #6
 8000e60:	0030      	movs	r0, r6
 8000e62:	f001 fc27 	bl	80026b4 <__clzsi2>
 8000e66:	0033      	movs	r3, r6
 8000e68:	3805      	subs	r0, #5
 8000e6a:	4083      	lsls	r3, r0
 8000e6c:	4285      	cmp	r5, r0
 8000e6e:	dc00      	bgt.n	8000e72 <__aeabi_fsub+0x6e>
 8000e70:	e0c6      	b.n	8001000 <__aeabi_fsub+0x1fc>
 8000e72:	4ab2      	ldr	r2, [pc, #712]	; (800113c <__aeabi_fsub+0x338>)
 8000e74:	1a2d      	subs	r5, r5, r0
 8000e76:	4013      	ands	r3, r2
 8000e78:	075a      	lsls	r2, r3, #29
 8000e7a:	d004      	beq.n	8000e86 <__aeabi_fsub+0x82>
 8000e7c:	220f      	movs	r2, #15
 8000e7e:	401a      	ands	r2, r3
 8000e80:	2a04      	cmp	r2, #4
 8000e82:	d000      	beq.n	8000e86 <__aeabi_fsub+0x82>
 8000e84:	3304      	adds	r3, #4
 8000e86:	015a      	lsls	r2, r3, #5
 8000e88:	d400      	bmi.n	8000e8c <__aeabi_fsub+0x88>
 8000e8a:	e097      	b.n	8000fbc <__aeabi_fsub+0x1b8>
 8000e8c:	1c6a      	adds	r2, r5, #1
 8000e8e:	2dfe      	cmp	r5, #254	; 0xfe
 8000e90:	d100      	bne.n	8000e94 <__aeabi_fsub+0x90>
 8000e92:	e084      	b.n	8000f9e <__aeabi_fsub+0x19a>
 8000e94:	019b      	lsls	r3, r3, #6
 8000e96:	0a5e      	lsrs	r6, r3, #9
 8000e98:	b2d2      	uxtb	r2, r2
 8000e9a:	05d0      	lsls	r0, r2, #23
 8000e9c:	4330      	orrs	r0, r6
 8000e9e:	07e4      	lsls	r4, r4, #31
 8000ea0:	4320      	orrs	r0, r4
 8000ea2:	bc80      	pop	{r7}
 8000ea4:	46b8      	mov	r8, r7
 8000ea6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ea8:	1bea      	subs	r2, r5, r7
 8000eaa:	2a00      	cmp	r2, #0
 8000eac:	dd41      	ble.n	8000f32 <__aeabi_fsub+0x12e>
 8000eae:	2f00      	cmp	r7, #0
 8000eb0:	d06b      	beq.n	8000f8a <__aeabi_fsub+0x186>
 8000eb2:	2dff      	cmp	r5, #255	; 0xff
 8000eb4:	d100      	bne.n	8000eb8 <__aeabi_fsub+0xb4>
 8000eb6:	e097      	b.n	8000fe8 <__aeabi_fsub+0x1e4>
 8000eb8:	2380      	movs	r3, #128	; 0x80
 8000eba:	04db      	lsls	r3, r3, #19
 8000ebc:	4318      	orrs	r0, r3
 8000ebe:	2a1b      	cmp	r2, #27
 8000ec0:	dc00      	bgt.n	8000ec4 <__aeabi_fsub+0xc0>
 8000ec2:	e0cc      	b.n	800105e <__aeabi_fsub+0x25a>
 8000ec4:	2301      	movs	r3, #1
 8000ec6:	4463      	add	r3, ip
 8000ec8:	015a      	lsls	r2, r3, #5
 8000eca:	d574      	bpl.n	8000fb6 <__aeabi_fsub+0x1b2>
 8000ecc:	3501      	adds	r5, #1
 8000ece:	2dff      	cmp	r5, #255	; 0xff
 8000ed0:	d065      	beq.n	8000f9e <__aeabi_fsub+0x19a>
 8000ed2:	2201      	movs	r2, #1
 8000ed4:	499a      	ldr	r1, [pc, #616]	; (8001140 <__aeabi_fsub+0x33c>)
 8000ed6:	401a      	ands	r2, r3
 8000ed8:	085b      	lsrs	r3, r3, #1
 8000eda:	400b      	ands	r3, r1
 8000edc:	4313      	orrs	r3, r2
 8000ede:	e7cb      	b.n	8000e78 <__aeabi_fsub+0x74>
 8000ee0:	2800      	cmp	r0, #0
 8000ee2:	d01f      	beq.n	8000f24 <__aeabi_fsub+0x120>
 8000ee4:	428c      	cmp	r4, r1
 8000ee6:	d022      	beq.n	8000f2e <__aeabi_fsub+0x12a>
 8000ee8:	002a      	movs	r2, r5
 8000eea:	3aff      	subs	r2, #255	; 0xff
 8000eec:	2a00      	cmp	r2, #0
 8000eee:	d035      	beq.n	8000f5c <__aeabi_fsub+0x158>
 8000ef0:	1b7a      	subs	r2, r7, r5
 8000ef2:	2d00      	cmp	r5, #0
 8000ef4:	d000      	beq.n	8000ef8 <__aeabi_fsub+0xf4>
 8000ef6:	e099      	b.n	800102c <__aeabi_fsub+0x228>
 8000ef8:	4663      	mov	r3, ip
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d100      	bne.n	8000f00 <__aeabi_fsub+0xfc>
 8000efe:	e0dd      	b.n	80010bc <__aeabi_fsub+0x2b8>
 8000f00:	1e53      	subs	r3, r2, #1
 8000f02:	2a01      	cmp	r2, #1
 8000f04:	d100      	bne.n	8000f08 <__aeabi_fsub+0x104>
 8000f06:	e105      	b.n	8001114 <__aeabi_fsub+0x310>
 8000f08:	2aff      	cmp	r2, #255	; 0xff
 8000f0a:	d06b      	beq.n	8000fe4 <__aeabi_fsub+0x1e0>
 8000f0c:	001a      	movs	r2, r3
 8000f0e:	e094      	b.n	800103a <__aeabi_fsub+0x236>
 8000f10:	2800      	cmp	r0, #0
 8000f12:	d073      	beq.n	8000ffc <__aeabi_fsub+0x1f8>
 8000f14:	1e51      	subs	r1, r2, #1
 8000f16:	2a01      	cmp	r2, #1
 8000f18:	d100      	bne.n	8000f1c <__aeabi_fsub+0x118>
 8000f1a:	e0df      	b.n	80010dc <__aeabi_fsub+0x2d8>
 8000f1c:	2aff      	cmp	r2, #255	; 0xff
 8000f1e:	d063      	beq.n	8000fe8 <__aeabi_fsub+0x1e4>
 8000f20:	000a      	movs	r2, r1
 8000f22:	e792      	b.n	8000e4a <__aeabi_fsub+0x46>
 8000f24:	2201      	movs	r2, #1
 8000f26:	4051      	eors	r1, r2
 8000f28:	42a1      	cmp	r1, r4
 8000f2a:	d000      	beq.n	8000f2e <__aeabi_fsub+0x12a>
 8000f2c:	e782      	b.n	8000e34 <__aeabi_fsub+0x30>
 8000f2e:	002a      	movs	r2, r5
 8000f30:	3aff      	subs	r2, #255	; 0xff
 8000f32:	2a00      	cmp	r2, #0
 8000f34:	d036      	beq.n	8000fa4 <__aeabi_fsub+0x1a0>
 8000f36:	1b7a      	subs	r2, r7, r5
 8000f38:	2d00      	cmp	r5, #0
 8000f3a:	d100      	bne.n	8000f3e <__aeabi_fsub+0x13a>
 8000f3c:	e0aa      	b.n	8001094 <__aeabi_fsub+0x290>
 8000f3e:	2fff      	cmp	r7, #255	; 0xff
 8000f40:	d100      	bne.n	8000f44 <__aeabi_fsub+0x140>
 8000f42:	e0da      	b.n	80010fa <__aeabi_fsub+0x2f6>
 8000f44:	2380      	movs	r3, #128	; 0x80
 8000f46:	4661      	mov	r1, ip
 8000f48:	04db      	lsls	r3, r3, #19
 8000f4a:	4319      	orrs	r1, r3
 8000f4c:	468c      	mov	ip, r1
 8000f4e:	2a1b      	cmp	r2, #27
 8000f50:	dc00      	bgt.n	8000f54 <__aeabi_fsub+0x150>
 8000f52:	e0d4      	b.n	80010fe <__aeabi_fsub+0x2fa>
 8000f54:	2301      	movs	r3, #1
 8000f56:	003d      	movs	r5, r7
 8000f58:	181b      	adds	r3, r3, r0
 8000f5a:	e7b5      	b.n	8000ec8 <__aeabi_fsub+0xc4>
 8000f5c:	27fe      	movs	r7, #254	; 0xfe
 8000f5e:	1c6a      	adds	r2, r5, #1
 8000f60:	4217      	tst	r7, r2
 8000f62:	d171      	bne.n	8001048 <__aeabi_fsub+0x244>
 8000f64:	2d00      	cmp	r5, #0
 8000f66:	d000      	beq.n	8000f6a <__aeabi_fsub+0x166>
 8000f68:	e09e      	b.n	80010a8 <__aeabi_fsub+0x2a4>
 8000f6a:	4663      	mov	r3, ip
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d100      	bne.n	8000f72 <__aeabi_fsub+0x16e>
 8000f70:	e0d5      	b.n	800111e <__aeabi_fsub+0x31a>
 8000f72:	2200      	movs	r2, #0
 8000f74:	2800      	cmp	r0, #0
 8000f76:	d100      	bne.n	8000f7a <__aeabi_fsub+0x176>
 8000f78:	e78f      	b.n	8000e9a <__aeabi_fsub+0x96>
 8000f7a:	1a1b      	subs	r3, r3, r0
 8000f7c:	015e      	lsls	r6, r3, #5
 8000f7e:	d400      	bmi.n	8000f82 <__aeabi_fsub+0x17e>
 8000f80:	e0d6      	b.n	8001130 <__aeabi_fsub+0x32c>
 8000f82:	4663      	mov	r3, ip
 8000f84:	000c      	movs	r4, r1
 8000f86:	1ac3      	subs	r3, r0, r3
 8000f88:	e776      	b.n	8000e78 <__aeabi_fsub+0x74>
 8000f8a:	2800      	cmp	r0, #0
 8000f8c:	d036      	beq.n	8000ffc <__aeabi_fsub+0x1f8>
 8000f8e:	1e51      	subs	r1, r2, #1
 8000f90:	2a01      	cmp	r2, #1
 8000f92:	d100      	bne.n	8000f96 <__aeabi_fsub+0x192>
 8000f94:	e09a      	b.n	80010cc <__aeabi_fsub+0x2c8>
 8000f96:	2aff      	cmp	r2, #255	; 0xff
 8000f98:	d026      	beq.n	8000fe8 <__aeabi_fsub+0x1e4>
 8000f9a:	000a      	movs	r2, r1
 8000f9c:	e78f      	b.n	8000ebe <__aeabi_fsub+0xba>
 8000f9e:	22ff      	movs	r2, #255	; 0xff
 8000fa0:	2600      	movs	r6, #0
 8000fa2:	e77a      	b.n	8000e9a <__aeabi_fsub+0x96>
 8000fa4:	27fe      	movs	r7, #254	; 0xfe
 8000fa6:	1c6a      	adds	r2, r5, #1
 8000fa8:	4217      	tst	r7, r2
 8000faa:	d062      	beq.n	8001072 <__aeabi_fsub+0x26e>
 8000fac:	2aff      	cmp	r2, #255	; 0xff
 8000fae:	d0f6      	beq.n	8000f9e <__aeabi_fsub+0x19a>
 8000fb0:	0015      	movs	r5, r2
 8000fb2:	4460      	add	r0, ip
 8000fb4:	0843      	lsrs	r3, r0, #1
 8000fb6:	075a      	lsls	r2, r3, #29
 8000fb8:	d000      	beq.n	8000fbc <__aeabi_fsub+0x1b8>
 8000fba:	e75f      	b.n	8000e7c <__aeabi_fsub+0x78>
 8000fbc:	08db      	lsrs	r3, r3, #3
 8000fbe:	2dff      	cmp	r5, #255	; 0xff
 8000fc0:	d012      	beq.n	8000fe8 <__aeabi_fsub+0x1e4>
 8000fc2:	025b      	lsls	r3, r3, #9
 8000fc4:	0a5e      	lsrs	r6, r3, #9
 8000fc6:	b2ea      	uxtb	r2, r5
 8000fc8:	e767      	b.n	8000e9a <__aeabi_fsub+0x96>
 8000fca:	4662      	mov	r2, ip
 8000fcc:	2a00      	cmp	r2, #0
 8000fce:	d100      	bne.n	8000fd2 <__aeabi_fsub+0x1ce>
 8000fd0:	e093      	b.n	80010fa <__aeabi_fsub+0x2f6>
 8000fd2:	2800      	cmp	r0, #0
 8000fd4:	d008      	beq.n	8000fe8 <__aeabi_fsub+0x1e4>
 8000fd6:	2280      	movs	r2, #128	; 0x80
 8000fd8:	03d2      	lsls	r2, r2, #15
 8000fda:	4213      	tst	r3, r2
 8000fdc:	d004      	beq.n	8000fe8 <__aeabi_fsub+0x1e4>
 8000fde:	4640      	mov	r0, r8
 8000fe0:	4210      	tst	r0, r2
 8000fe2:	d101      	bne.n	8000fe8 <__aeabi_fsub+0x1e4>
 8000fe4:	000c      	movs	r4, r1
 8000fe6:	4643      	mov	r3, r8
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d0d8      	beq.n	8000f9e <__aeabi_fsub+0x19a>
 8000fec:	2680      	movs	r6, #128	; 0x80
 8000fee:	03f6      	lsls	r6, r6, #15
 8000ff0:	431e      	orrs	r6, r3
 8000ff2:	0276      	lsls	r6, r6, #9
 8000ff4:	22ff      	movs	r2, #255	; 0xff
 8000ff6:	0a76      	lsrs	r6, r6, #9
 8000ff8:	e74f      	b.n	8000e9a <__aeabi_fsub+0x96>
 8000ffa:	4643      	mov	r3, r8
 8000ffc:	0015      	movs	r5, r2
 8000ffe:	e7de      	b.n	8000fbe <__aeabi_fsub+0x1ba>
 8001000:	2220      	movs	r2, #32
 8001002:	1b40      	subs	r0, r0, r5
 8001004:	3001      	adds	r0, #1
 8001006:	1a12      	subs	r2, r2, r0
 8001008:	0019      	movs	r1, r3
 800100a:	4093      	lsls	r3, r2
 800100c:	40c1      	lsrs	r1, r0
 800100e:	1e5a      	subs	r2, r3, #1
 8001010:	4193      	sbcs	r3, r2
 8001012:	2500      	movs	r5, #0
 8001014:	430b      	orrs	r3, r1
 8001016:	e72f      	b.n	8000e78 <__aeabi_fsub+0x74>
 8001018:	2320      	movs	r3, #32
 800101a:	1a9b      	subs	r3, r3, r2
 800101c:	0001      	movs	r1, r0
 800101e:	4098      	lsls	r0, r3
 8001020:	0003      	movs	r3, r0
 8001022:	40d1      	lsrs	r1, r2
 8001024:	1e5a      	subs	r2, r3, #1
 8001026:	4193      	sbcs	r3, r2
 8001028:	430b      	orrs	r3, r1
 800102a:	e712      	b.n	8000e52 <__aeabi_fsub+0x4e>
 800102c:	2fff      	cmp	r7, #255	; 0xff
 800102e:	d0d9      	beq.n	8000fe4 <__aeabi_fsub+0x1e0>
 8001030:	2380      	movs	r3, #128	; 0x80
 8001032:	4664      	mov	r4, ip
 8001034:	04db      	lsls	r3, r3, #19
 8001036:	431c      	orrs	r4, r3
 8001038:	46a4      	mov	ip, r4
 800103a:	2a1b      	cmp	r2, #27
 800103c:	dd52      	ble.n	80010e4 <__aeabi_fsub+0x2e0>
 800103e:	2301      	movs	r3, #1
 8001040:	000c      	movs	r4, r1
 8001042:	003d      	movs	r5, r7
 8001044:	1ac3      	subs	r3, r0, r3
 8001046:	e706      	b.n	8000e56 <__aeabi_fsub+0x52>
 8001048:	4663      	mov	r3, ip
 800104a:	1a1e      	subs	r6, r3, r0
 800104c:	0173      	lsls	r3, r6, #5
 800104e:	d439      	bmi.n	80010c4 <__aeabi_fsub+0x2c0>
 8001050:	2e00      	cmp	r6, #0
 8001052:	d000      	beq.n	8001056 <__aeabi_fsub+0x252>
 8001054:	e704      	b.n	8000e60 <__aeabi_fsub+0x5c>
 8001056:	2400      	movs	r4, #0
 8001058:	2200      	movs	r2, #0
 800105a:	2600      	movs	r6, #0
 800105c:	e71d      	b.n	8000e9a <__aeabi_fsub+0x96>
 800105e:	2320      	movs	r3, #32
 8001060:	1a9b      	subs	r3, r3, r2
 8001062:	0001      	movs	r1, r0
 8001064:	4098      	lsls	r0, r3
 8001066:	0003      	movs	r3, r0
 8001068:	40d1      	lsrs	r1, r2
 800106a:	1e5a      	subs	r2, r3, #1
 800106c:	4193      	sbcs	r3, r2
 800106e:	430b      	orrs	r3, r1
 8001070:	e729      	b.n	8000ec6 <__aeabi_fsub+0xc2>
 8001072:	2d00      	cmp	r5, #0
 8001074:	d1a9      	bne.n	8000fca <__aeabi_fsub+0x1c6>
 8001076:	4663      	mov	r3, ip
 8001078:	2b00      	cmp	r3, #0
 800107a:	d056      	beq.n	800112a <__aeabi_fsub+0x326>
 800107c:	2200      	movs	r2, #0
 800107e:	2800      	cmp	r0, #0
 8001080:	d100      	bne.n	8001084 <__aeabi_fsub+0x280>
 8001082:	e70a      	b.n	8000e9a <__aeabi_fsub+0x96>
 8001084:	0003      	movs	r3, r0
 8001086:	4463      	add	r3, ip
 8001088:	015a      	lsls	r2, r3, #5
 800108a:	d594      	bpl.n	8000fb6 <__aeabi_fsub+0x1b2>
 800108c:	4a2b      	ldr	r2, [pc, #172]	; (800113c <__aeabi_fsub+0x338>)
 800108e:	3501      	adds	r5, #1
 8001090:	4013      	ands	r3, r2
 8001092:	e790      	b.n	8000fb6 <__aeabi_fsub+0x1b2>
 8001094:	4663      	mov	r3, ip
 8001096:	2b00      	cmp	r3, #0
 8001098:	d0af      	beq.n	8000ffa <__aeabi_fsub+0x1f6>
 800109a:	1e53      	subs	r3, r2, #1
 800109c:	2a01      	cmp	r2, #1
 800109e:	d015      	beq.n	80010cc <__aeabi_fsub+0x2c8>
 80010a0:	2aff      	cmp	r2, #255	; 0xff
 80010a2:	d02a      	beq.n	80010fa <__aeabi_fsub+0x2f6>
 80010a4:	001a      	movs	r2, r3
 80010a6:	e752      	b.n	8000f4e <__aeabi_fsub+0x14a>
 80010a8:	4662      	mov	r2, ip
 80010aa:	2a00      	cmp	r2, #0
 80010ac:	d191      	bne.n	8000fd2 <__aeabi_fsub+0x1ce>
 80010ae:	2800      	cmp	r0, #0
 80010b0:	d198      	bne.n	8000fe4 <__aeabi_fsub+0x1e0>
 80010b2:	2680      	movs	r6, #128	; 0x80
 80010b4:	2400      	movs	r4, #0
 80010b6:	22ff      	movs	r2, #255	; 0xff
 80010b8:	03f6      	lsls	r6, r6, #15
 80010ba:	e6ee      	b.n	8000e9a <__aeabi_fsub+0x96>
 80010bc:	000c      	movs	r4, r1
 80010be:	4643      	mov	r3, r8
 80010c0:	0015      	movs	r5, r2
 80010c2:	e77c      	b.n	8000fbe <__aeabi_fsub+0x1ba>
 80010c4:	4663      	mov	r3, ip
 80010c6:	000c      	movs	r4, r1
 80010c8:	1ac6      	subs	r6, r0, r3
 80010ca:	e6c9      	b.n	8000e60 <__aeabi_fsub+0x5c>
 80010cc:	0003      	movs	r3, r0
 80010ce:	4463      	add	r3, ip
 80010d0:	2501      	movs	r5, #1
 80010d2:	015a      	lsls	r2, r3, #5
 80010d4:	d400      	bmi.n	80010d8 <__aeabi_fsub+0x2d4>
 80010d6:	e76e      	b.n	8000fb6 <__aeabi_fsub+0x1b2>
 80010d8:	2502      	movs	r5, #2
 80010da:	e6fa      	b.n	8000ed2 <__aeabi_fsub+0xce>
 80010dc:	4663      	mov	r3, ip
 80010de:	2501      	movs	r5, #1
 80010e0:	1a1b      	subs	r3, r3, r0
 80010e2:	e6b8      	b.n	8000e56 <__aeabi_fsub+0x52>
 80010e4:	4664      	mov	r4, ip
 80010e6:	2320      	movs	r3, #32
 80010e8:	40d4      	lsrs	r4, r2
 80010ea:	1a9b      	subs	r3, r3, r2
 80010ec:	4662      	mov	r2, ip
 80010ee:	409a      	lsls	r2, r3
 80010f0:	0013      	movs	r3, r2
 80010f2:	1e5a      	subs	r2, r3, #1
 80010f4:	4193      	sbcs	r3, r2
 80010f6:	4323      	orrs	r3, r4
 80010f8:	e7a2      	b.n	8001040 <__aeabi_fsub+0x23c>
 80010fa:	4643      	mov	r3, r8
 80010fc:	e774      	b.n	8000fe8 <__aeabi_fsub+0x1e4>
 80010fe:	4661      	mov	r1, ip
 8001100:	2320      	movs	r3, #32
 8001102:	40d1      	lsrs	r1, r2
 8001104:	1a9b      	subs	r3, r3, r2
 8001106:	4662      	mov	r2, ip
 8001108:	409a      	lsls	r2, r3
 800110a:	0013      	movs	r3, r2
 800110c:	1e5a      	subs	r2, r3, #1
 800110e:	4193      	sbcs	r3, r2
 8001110:	430b      	orrs	r3, r1
 8001112:	e720      	b.n	8000f56 <__aeabi_fsub+0x152>
 8001114:	4663      	mov	r3, ip
 8001116:	000c      	movs	r4, r1
 8001118:	2501      	movs	r5, #1
 800111a:	1ac3      	subs	r3, r0, r3
 800111c:	e69b      	b.n	8000e56 <__aeabi_fsub+0x52>
 800111e:	2800      	cmp	r0, #0
 8001120:	d099      	beq.n	8001056 <__aeabi_fsub+0x252>
 8001122:	000c      	movs	r4, r1
 8001124:	4646      	mov	r6, r8
 8001126:	2200      	movs	r2, #0
 8001128:	e6b7      	b.n	8000e9a <__aeabi_fsub+0x96>
 800112a:	4646      	mov	r6, r8
 800112c:	2200      	movs	r2, #0
 800112e:	e6b4      	b.n	8000e9a <__aeabi_fsub+0x96>
 8001130:	2b00      	cmp	r3, #0
 8001132:	d000      	beq.n	8001136 <__aeabi_fsub+0x332>
 8001134:	e73f      	b.n	8000fb6 <__aeabi_fsub+0x1b2>
 8001136:	2400      	movs	r4, #0
 8001138:	2600      	movs	r6, #0
 800113a:	e6ae      	b.n	8000e9a <__aeabi_fsub+0x96>
 800113c:	fbffffff 	.word	0xfbffffff
 8001140:	7dffffff 	.word	0x7dffffff

08001144 <__aeabi_f2iz>:
 8001144:	0241      	lsls	r1, r0, #9
 8001146:	0042      	lsls	r2, r0, #1
 8001148:	0fc3      	lsrs	r3, r0, #31
 800114a:	0a49      	lsrs	r1, r1, #9
 800114c:	2000      	movs	r0, #0
 800114e:	0e12      	lsrs	r2, r2, #24
 8001150:	2a7e      	cmp	r2, #126	; 0x7e
 8001152:	dd03      	ble.n	800115c <__aeabi_f2iz+0x18>
 8001154:	2a9d      	cmp	r2, #157	; 0x9d
 8001156:	dd02      	ble.n	800115e <__aeabi_f2iz+0x1a>
 8001158:	4a09      	ldr	r2, [pc, #36]	; (8001180 <__aeabi_f2iz+0x3c>)
 800115a:	1898      	adds	r0, r3, r2
 800115c:	4770      	bx	lr
 800115e:	2080      	movs	r0, #128	; 0x80
 8001160:	0400      	lsls	r0, r0, #16
 8001162:	4301      	orrs	r1, r0
 8001164:	2a95      	cmp	r2, #149	; 0x95
 8001166:	dc07      	bgt.n	8001178 <__aeabi_f2iz+0x34>
 8001168:	2096      	movs	r0, #150	; 0x96
 800116a:	1a82      	subs	r2, r0, r2
 800116c:	40d1      	lsrs	r1, r2
 800116e:	4248      	negs	r0, r1
 8001170:	2b00      	cmp	r3, #0
 8001172:	d1f3      	bne.n	800115c <__aeabi_f2iz+0x18>
 8001174:	0008      	movs	r0, r1
 8001176:	e7f1      	b.n	800115c <__aeabi_f2iz+0x18>
 8001178:	3a96      	subs	r2, #150	; 0x96
 800117a:	4091      	lsls	r1, r2
 800117c:	e7f7      	b.n	800116e <__aeabi_f2iz+0x2a>
 800117e:	46c0      	nop			; (mov r8, r8)
 8001180:	7fffffff 	.word	0x7fffffff

08001184 <__aeabi_dadd>:
 8001184:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001186:	464f      	mov	r7, r9
 8001188:	4646      	mov	r6, r8
 800118a:	46d6      	mov	lr, sl
 800118c:	0004      	movs	r4, r0
 800118e:	b5c0      	push	{r6, r7, lr}
 8001190:	001f      	movs	r7, r3
 8001192:	030b      	lsls	r3, r1, #12
 8001194:	0010      	movs	r0, r2
 8001196:	004e      	lsls	r6, r1, #1
 8001198:	0a5b      	lsrs	r3, r3, #9
 800119a:	0fcd      	lsrs	r5, r1, #31
 800119c:	0f61      	lsrs	r1, r4, #29
 800119e:	007a      	lsls	r2, r7, #1
 80011a0:	4319      	orrs	r1, r3
 80011a2:	00e3      	lsls	r3, r4, #3
 80011a4:	033c      	lsls	r4, r7, #12
 80011a6:	0fff      	lsrs	r7, r7, #31
 80011a8:	46bc      	mov	ip, r7
 80011aa:	0a64      	lsrs	r4, r4, #9
 80011ac:	0f47      	lsrs	r7, r0, #29
 80011ae:	4327      	orrs	r7, r4
 80011b0:	0d76      	lsrs	r6, r6, #21
 80011b2:	0d52      	lsrs	r2, r2, #21
 80011b4:	00c0      	lsls	r0, r0, #3
 80011b6:	46b9      	mov	r9, r7
 80011b8:	4680      	mov	r8, r0
 80011ba:	1ab7      	subs	r7, r6, r2
 80011bc:	4565      	cmp	r5, ip
 80011be:	d100      	bne.n	80011c2 <__aeabi_dadd+0x3e>
 80011c0:	e09b      	b.n	80012fa <__aeabi_dadd+0x176>
 80011c2:	2f00      	cmp	r7, #0
 80011c4:	dc00      	bgt.n	80011c8 <__aeabi_dadd+0x44>
 80011c6:	e084      	b.n	80012d2 <__aeabi_dadd+0x14e>
 80011c8:	2a00      	cmp	r2, #0
 80011ca:	d100      	bne.n	80011ce <__aeabi_dadd+0x4a>
 80011cc:	e0be      	b.n	800134c <__aeabi_dadd+0x1c8>
 80011ce:	4ac8      	ldr	r2, [pc, #800]	; (80014f0 <__aeabi_dadd+0x36c>)
 80011d0:	4296      	cmp	r6, r2
 80011d2:	d100      	bne.n	80011d6 <__aeabi_dadd+0x52>
 80011d4:	e124      	b.n	8001420 <__aeabi_dadd+0x29c>
 80011d6:	2280      	movs	r2, #128	; 0x80
 80011d8:	464c      	mov	r4, r9
 80011da:	0412      	lsls	r2, r2, #16
 80011dc:	4314      	orrs	r4, r2
 80011de:	46a1      	mov	r9, r4
 80011e0:	2f38      	cmp	r7, #56	; 0x38
 80011e2:	dd00      	ble.n	80011e6 <__aeabi_dadd+0x62>
 80011e4:	e167      	b.n	80014b6 <__aeabi_dadd+0x332>
 80011e6:	2f1f      	cmp	r7, #31
 80011e8:	dd00      	ble.n	80011ec <__aeabi_dadd+0x68>
 80011ea:	e1d6      	b.n	800159a <__aeabi_dadd+0x416>
 80011ec:	2220      	movs	r2, #32
 80011ee:	464c      	mov	r4, r9
 80011f0:	1bd2      	subs	r2, r2, r7
 80011f2:	4094      	lsls	r4, r2
 80011f4:	46a2      	mov	sl, r4
 80011f6:	4644      	mov	r4, r8
 80011f8:	40fc      	lsrs	r4, r7
 80011fa:	0020      	movs	r0, r4
 80011fc:	4654      	mov	r4, sl
 80011fe:	4304      	orrs	r4, r0
 8001200:	4640      	mov	r0, r8
 8001202:	4090      	lsls	r0, r2
 8001204:	1e42      	subs	r2, r0, #1
 8001206:	4190      	sbcs	r0, r2
 8001208:	464a      	mov	r2, r9
 800120a:	40fa      	lsrs	r2, r7
 800120c:	4304      	orrs	r4, r0
 800120e:	1a89      	subs	r1, r1, r2
 8001210:	1b1c      	subs	r4, r3, r4
 8001212:	42a3      	cmp	r3, r4
 8001214:	4192      	sbcs	r2, r2
 8001216:	4252      	negs	r2, r2
 8001218:	1a8b      	subs	r3, r1, r2
 800121a:	469a      	mov	sl, r3
 800121c:	4653      	mov	r3, sl
 800121e:	021b      	lsls	r3, r3, #8
 8001220:	d400      	bmi.n	8001224 <__aeabi_dadd+0xa0>
 8001222:	e0d4      	b.n	80013ce <__aeabi_dadd+0x24a>
 8001224:	4653      	mov	r3, sl
 8001226:	025a      	lsls	r2, r3, #9
 8001228:	0a53      	lsrs	r3, r2, #9
 800122a:	469a      	mov	sl, r3
 800122c:	4653      	mov	r3, sl
 800122e:	2b00      	cmp	r3, #0
 8001230:	d100      	bne.n	8001234 <__aeabi_dadd+0xb0>
 8001232:	e104      	b.n	800143e <__aeabi_dadd+0x2ba>
 8001234:	4650      	mov	r0, sl
 8001236:	f001 fa3d 	bl	80026b4 <__clzsi2>
 800123a:	0003      	movs	r3, r0
 800123c:	3b08      	subs	r3, #8
 800123e:	2220      	movs	r2, #32
 8001240:	0020      	movs	r0, r4
 8001242:	1ad2      	subs	r2, r2, r3
 8001244:	4651      	mov	r1, sl
 8001246:	40d0      	lsrs	r0, r2
 8001248:	4099      	lsls	r1, r3
 800124a:	0002      	movs	r2, r0
 800124c:	409c      	lsls	r4, r3
 800124e:	430a      	orrs	r2, r1
 8001250:	42b3      	cmp	r3, r6
 8001252:	da00      	bge.n	8001256 <__aeabi_dadd+0xd2>
 8001254:	e102      	b.n	800145c <__aeabi_dadd+0x2d8>
 8001256:	1b9b      	subs	r3, r3, r6
 8001258:	1c59      	adds	r1, r3, #1
 800125a:	291f      	cmp	r1, #31
 800125c:	dd00      	ble.n	8001260 <__aeabi_dadd+0xdc>
 800125e:	e0a7      	b.n	80013b0 <__aeabi_dadd+0x22c>
 8001260:	2320      	movs	r3, #32
 8001262:	0010      	movs	r0, r2
 8001264:	0026      	movs	r6, r4
 8001266:	1a5b      	subs	r3, r3, r1
 8001268:	409c      	lsls	r4, r3
 800126a:	4098      	lsls	r0, r3
 800126c:	40ce      	lsrs	r6, r1
 800126e:	40ca      	lsrs	r2, r1
 8001270:	1e63      	subs	r3, r4, #1
 8001272:	419c      	sbcs	r4, r3
 8001274:	4330      	orrs	r0, r6
 8001276:	4692      	mov	sl, r2
 8001278:	2600      	movs	r6, #0
 800127a:	4304      	orrs	r4, r0
 800127c:	0763      	lsls	r3, r4, #29
 800127e:	d009      	beq.n	8001294 <__aeabi_dadd+0x110>
 8001280:	230f      	movs	r3, #15
 8001282:	4023      	ands	r3, r4
 8001284:	2b04      	cmp	r3, #4
 8001286:	d005      	beq.n	8001294 <__aeabi_dadd+0x110>
 8001288:	1d23      	adds	r3, r4, #4
 800128a:	42a3      	cmp	r3, r4
 800128c:	41a4      	sbcs	r4, r4
 800128e:	4264      	negs	r4, r4
 8001290:	44a2      	add	sl, r4
 8001292:	001c      	movs	r4, r3
 8001294:	4653      	mov	r3, sl
 8001296:	021b      	lsls	r3, r3, #8
 8001298:	d400      	bmi.n	800129c <__aeabi_dadd+0x118>
 800129a:	e09b      	b.n	80013d4 <__aeabi_dadd+0x250>
 800129c:	4b94      	ldr	r3, [pc, #592]	; (80014f0 <__aeabi_dadd+0x36c>)
 800129e:	3601      	adds	r6, #1
 80012a0:	429e      	cmp	r6, r3
 80012a2:	d100      	bne.n	80012a6 <__aeabi_dadd+0x122>
 80012a4:	e0b8      	b.n	8001418 <__aeabi_dadd+0x294>
 80012a6:	4653      	mov	r3, sl
 80012a8:	4992      	ldr	r1, [pc, #584]	; (80014f4 <__aeabi_dadd+0x370>)
 80012aa:	08e4      	lsrs	r4, r4, #3
 80012ac:	400b      	ands	r3, r1
 80012ae:	0019      	movs	r1, r3
 80012b0:	075b      	lsls	r3, r3, #29
 80012b2:	4323      	orrs	r3, r4
 80012b4:	0572      	lsls	r2, r6, #21
 80012b6:	024c      	lsls	r4, r1, #9
 80012b8:	0b24      	lsrs	r4, r4, #12
 80012ba:	0d52      	lsrs	r2, r2, #21
 80012bc:	0512      	lsls	r2, r2, #20
 80012be:	07ed      	lsls	r5, r5, #31
 80012c0:	4322      	orrs	r2, r4
 80012c2:	432a      	orrs	r2, r5
 80012c4:	0018      	movs	r0, r3
 80012c6:	0011      	movs	r1, r2
 80012c8:	bce0      	pop	{r5, r6, r7}
 80012ca:	46ba      	mov	sl, r7
 80012cc:	46b1      	mov	r9, r6
 80012ce:	46a8      	mov	r8, r5
 80012d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012d2:	2f00      	cmp	r7, #0
 80012d4:	d048      	beq.n	8001368 <__aeabi_dadd+0x1e4>
 80012d6:	1b97      	subs	r7, r2, r6
 80012d8:	2e00      	cmp	r6, #0
 80012da:	d000      	beq.n	80012de <__aeabi_dadd+0x15a>
 80012dc:	e10e      	b.n	80014fc <__aeabi_dadd+0x378>
 80012de:	000c      	movs	r4, r1
 80012e0:	431c      	orrs	r4, r3
 80012e2:	d100      	bne.n	80012e6 <__aeabi_dadd+0x162>
 80012e4:	e1b7      	b.n	8001656 <__aeabi_dadd+0x4d2>
 80012e6:	1e7c      	subs	r4, r7, #1
 80012e8:	2f01      	cmp	r7, #1
 80012ea:	d100      	bne.n	80012ee <__aeabi_dadd+0x16a>
 80012ec:	e226      	b.n	800173c <__aeabi_dadd+0x5b8>
 80012ee:	4d80      	ldr	r5, [pc, #512]	; (80014f0 <__aeabi_dadd+0x36c>)
 80012f0:	42af      	cmp	r7, r5
 80012f2:	d100      	bne.n	80012f6 <__aeabi_dadd+0x172>
 80012f4:	e1d5      	b.n	80016a2 <__aeabi_dadd+0x51e>
 80012f6:	0027      	movs	r7, r4
 80012f8:	e107      	b.n	800150a <__aeabi_dadd+0x386>
 80012fa:	2f00      	cmp	r7, #0
 80012fc:	dc00      	bgt.n	8001300 <__aeabi_dadd+0x17c>
 80012fe:	e0b2      	b.n	8001466 <__aeabi_dadd+0x2e2>
 8001300:	2a00      	cmp	r2, #0
 8001302:	d047      	beq.n	8001394 <__aeabi_dadd+0x210>
 8001304:	4a7a      	ldr	r2, [pc, #488]	; (80014f0 <__aeabi_dadd+0x36c>)
 8001306:	4296      	cmp	r6, r2
 8001308:	d100      	bne.n	800130c <__aeabi_dadd+0x188>
 800130a:	e089      	b.n	8001420 <__aeabi_dadd+0x29c>
 800130c:	2280      	movs	r2, #128	; 0x80
 800130e:	464c      	mov	r4, r9
 8001310:	0412      	lsls	r2, r2, #16
 8001312:	4314      	orrs	r4, r2
 8001314:	46a1      	mov	r9, r4
 8001316:	2f38      	cmp	r7, #56	; 0x38
 8001318:	dc6b      	bgt.n	80013f2 <__aeabi_dadd+0x26e>
 800131a:	2f1f      	cmp	r7, #31
 800131c:	dc00      	bgt.n	8001320 <__aeabi_dadd+0x19c>
 800131e:	e16e      	b.n	80015fe <__aeabi_dadd+0x47a>
 8001320:	003a      	movs	r2, r7
 8001322:	4648      	mov	r0, r9
 8001324:	3a20      	subs	r2, #32
 8001326:	40d0      	lsrs	r0, r2
 8001328:	4684      	mov	ip, r0
 800132a:	2f20      	cmp	r7, #32
 800132c:	d007      	beq.n	800133e <__aeabi_dadd+0x1ba>
 800132e:	2240      	movs	r2, #64	; 0x40
 8001330:	4648      	mov	r0, r9
 8001332:	1bd2      	subs	r2, r2, r7
 8001334:	4090      	lsls	r0, r2
 8001336:	0002      	movs	r2, r0
 8001338:	4640      	mov	r0, r8
 800133a:	4310      	orrs	r0, r2
 800133c:	4680      	mov	r8, r0
 800133e:	4640      	mov	r0, r8
 8001340:	1e42      	subs	r2, r0, #1
 8001342:	4190      	sbcs	r0, r2
 8001344:	4662      	mov	r2, ip
 8001346:	0004      	movs	r4, r0
 8001348:	4314      	orrs	r4, r2
 800134a:	e057      	b.n	80013fc <__aeabi_dadd+0x278>
 800134c:	464a      	mov	r2, r9
 800134e:	4302      	orrs	r2, r0
 8001350:	d100      	bne.n	8001354 <__aeabi_dadd+0x1d0>
 8001352:	e103      	b.n	800155c <__aeabi_dadd+0x3d8>
 8001354:	1e7a      	subs	r2, r7, #1
 8001356:	2f01      	cmp	r7, #1
 8001358:	d100      	bne.n	800135c <__aeabi_dadd+0x1d8>
 800135a:	e193      	b.n	8001684 <__aeabi_dadd+0x500>
 800135c:	4c64      	ldr	r4, [pc, #400]	; (80014f0 <__aeabi_dadd+0x36c>)
 800135e:	42a7      	cmp	r7, r4
 8001360:	d100      	bne.n	8001364 <__aeabi_dadd+0x1e0>
 8001362:	e18a      	b.n	800167a <__aeabi_dadd+0x4f6>
 8001364:	0017      	movs	r7, r2
 8001366:	e73b      	b.n	80011e0 <__aeabi_dadd+0x5c>
 8001368:	4c63      	ldr	r4, [pc, #396]	; (80014f8 <__aeabi_dadd+0x374>)
 800136a:	1c72      	adds	r2, r6, #1
 800136c:	4222      	tst	r2, r4
 800136e:	d000      	beq.n	8001372 <__aeabi_dadd+0x1ee>
 8001370:	e0e0      	b.n	8001534 <__aeabi_dadd+0x3b0>
 8001372:	000a      	movs	r2, r1
 8001374:	431a      	orrs	r2, r3
 8001376:	2e00      	cmp	r6, #0
 8001378:	d000      	beq.n	800137c <__aeabi_dadd+0x1f8>
 800137a:	e174      	b.n	8001666 <__aeabi_dadd+0x4e2>
 800137c:	2a00      	cmp	r2, #0
 800137e:	d100      	bne.n	8001382 <__aeabi_dadd+0x1fe>
 8001380:	e1d0      	b.n	8001724 <__aeabi_dadd+0x5a0>
 8001382:	464a      	mov	r2, r9
 8001384:	4302      	orrs	r2, r0
 8001386:	d000      	beq.n	800138a <__aeabi_dadd+0x206>
 8001388:	e1e3      	b.n	8001752 <__aeabi_dadd+0x5ce>
 800138a:	074a      	lsls	r2, r1, #29
 800138c:	08db      	lsrs	r3, r3, #3
 800138e:	4313      	orrs	r3, r2
 8001390:	08c9      	lsrs	r1, r1, #3
 8001392:	e029      	b.n	80013e8 <__aeabi_dadd+0x264>
 8001394:	464a      	mov	r2, r9
 8001396:	4302      	orrs	r2, r0
 8001398:	d100      	bne.n	800139c <__aeabi_dadd+0x218>
 800139a:	e17d      	b.n	8001698 <__aeabi_dadd+0x514>
 800139c:	1e7a      	subs	r2, r7, #1
 800139e:	2f01      	cmp	r7, #1
 80013a0:	d100      	bne.n	80013a4 <__aeabi_dadd+0x220>
 80013a2:	e0e0      	b.n	8001566 <__aeabi_dadd+0x3e2>
 80013a4:	4c52      	ldr	r4, [pc, #328]	; (80014f0 <__aeabi_dadd+0x36c>)
 80013a6:	42a7      	cmp	r7, r4
 80013a8:	d100      	bne.n	80013ac <__aeabi_dadd+0x228>
 80013aa:	e166      	b.n	800167a <__aeabi_dadd+0x4f6>
 80013ac:	0017      	movs	r7, r2
 80013ae:	e7b2      	b.n	8001316 <__aeabi_dadd+0x192>
 80013b0:	0010      	movs	r0, r2
 80013b2:	3b1f      	subs	r3, #31
 80013b4:	40d8      	lsrs	r0, r3
 80013b6:	2920      	cmp	r1, #32
 80013b8:	d003      	beq.n	80013c2 <__aeabi_dadd+0x23e>
 80013ba:	2340      	movs	r3, #64	; 0x40
 80013bc:	1a5b      	subs	r3, r3, r1
 80013be:	409a      	lsls	r2, r3
 80013c0:	4314      	orrs	r4, r2
 80013c2:	1e63      	subs	r3, r4, #1
 80013c4:	419c      	sbcs	r4, r3
 80013c6:	2300      	movs	r3, #0
 80013c8:	2600      	movs	r6, #0
 80013ca:	469a      	mov	sl, r3
 80013cc:	4304      	orrs	r4, r0
 80013ce:	0763      	lsls	r3, r4, #29
 80013d0:	d000      	beq.n	80013d4 <__aeabi_dadd+0x250>
 80013d2:	e755      	b.n	8001280 <__aeabi_dadd+0xfc>
 80013d4:	4652      	mov	r2, sl
 80013d6:	08e3      	lsrs	r3, r4, #3
 80013d8:	0752      	lsls	r2, r2, #29
 80013da:	4313      	orrs	r3, r2
 80013dc:	4652      	mov	r2, sl
 80013de:	0037      	movs	r7, r6
 80013e0:	08d1      	lsrs	r1, r2, #3
 80013e2:	4a43      	ldr	r2, [pc, #268]	; (80014f0 <__aeabi_dadd+0x36c>)
 80013e4:	4297      	cmp	r7, r2
 80013e6:	d01f      	beq.n	8001428 <__aeabi_dadd+0x2a4>
 80013e8:	0309      	lsls	r1, r1, #12
 80013ea:	057a      	lsls	r2, r7, #21
 80013ec:	0b0c      	lsrs	r4, r1, #12
 80013ee:	0d52      	lsrs	r2, r2, #21
 80013f0:	e764      	b.n	80012bc <__aeabi_dadd+0x138>
 80013f2:	4642      	mov	r2, r8
 80013f4:	464c      	mov	r4, r9
 80013f6:	4314      	orrs	r4, r2
 80013f8:	1e62      	subs	r2, r4, #1
 80013fa:	4194      	sbcs	r4, r2
 80013fc:	18e4      	adds	r4, r4, r3
 80013fe:	429c      	cmp	r4, r3
 8001400:	4192      	sbcs	r2, r2
 8001402:	4252      	negs	r2, r2
 8001404:	4692      	mov	sl, r2
 8001406:	448a      	add	sl, r1
 8001408:	4653      	mov	r3, sl
 800140a:	021b      	lsls	r3, r3, #8
 800140c:	d5df      	bpl.n	80013ce <__aeabi_dadd+0x24a>
 800140e:	4b38      	ldr	r3, [pc, #224]	; (80014f0 <__aeabi_dadd+0x36c>)
 8001410:	3601      	adds	r6, #1
 8001412:	429e      	cmp	r6, r3
 8001414:	d000      	beq.n	8001418 <__aeabi_dadd+0x294>
 8001416:	e0b3      	b.n	8001580 <__aeabi_dadd+0x3fc>
 8001418:	0032      	movs	r2, r6
 800141a:	2400      	movs	r4, #0
 800141c:	2300      	movs	r3, #0
 800141e:	e74d      	b.n	80012bc <__aeabi_dadd+0x138>
 8001420:	074a      	lsls	r2, r1, #29
 8001422:	08db      	lsrs	r3, r3, #3
 8001424:	4313      	orrs	r3, r2
 8001426:	08c9      	lsrs	r1, r1, #3
 8001428:	001a      	movs	r2, r3
 800142a:	430a      	orrs	r2, r1
 800142c:	d100      	bne.n	8001430 <__aeabi_dadd+0x2ac>
 800142e:	e200      	b.n	8001832 <__aeabi_dadd+0x6ae>
 8001430:	2480      	movs	r4, #128	; 0x80
 8001432:	0324      	lsls	r4, r4, #12
 8001434:	430c      	orrs	r4, r1
 8001436:	0324      	lsls	r4, r4, #12
 8001438:	4a2d      	ldr	r2, [pc, #180]	; (80014f0 <__aeabi_dadd+0x36c>)
 800143a:	0b24      	lsrs	r4, r4, #12
 800143c:	e73e      	b.n	80012bc <__aeabi_dadd+0x138>
 800143e:	0020      	movs	r0, r4
 8001440:	f001 f938 	bl	80026b4 <__clzsi2>
 8001444:	0003      	movs	r3, r0
 8001446:	3318      	adds	r3, #24
 8001448:	2b1f      	cmp	r3, #31
 800144a:	dc00      	bgt.n	800144e <__aeabi_dadd+0x2ca>
 800144c:	e6f7      	b.n	800123e <__aeabi_dadd+0xba>
 800144e:	0022      	movs	r2, r4
 8001450:	3808      	subs	r0, #8
 8001452:	4082      	lsls	r2, r0
 8001454:	2400      	movs	r4, #0
 8001456:	42b3      	cmp	r3, r6
 8001458:	db00      	blt.n	800145c <__aeabi_dadd+0x2d8>
 800145a:	e6fc      	b.n	8001256 <__aeabi_dadd+0xd2>
 800145c:	1af6      	subs	r6, r6, r3
 800145e:	4b25      	ldr	r3, [pc, #148]	; (80014f4 <__aeabi_dadd+0x370>)
 8001460:	401a      	ands	r2, r3
 8001462:	4692      	mov	sl, r2
 8001464:	e70a      	b.n	800127c <__aeabi_dadd+0xf8>
 8001466:	2f00      	cmp	r7, #0
 8001468:	d02b      	beq.n	80014c2 <__aeabi_dadd+0x33e>
 800146a:	1b97      	subs	r7, r2, r6
 800146c:	2e00      	cmp	r6, #0
 800146e:	d100      	bne.n	8001472 <__aeabi_dadd+0x2ee>
 8001470:	e0b8      	b.n	80015e4 <__aeabi_dadd+0x460>
 8001472:	4c1f      	ldr	r4, [pc, #124]	; (80014f0 <__aeabi_dadd+0x36c>)
 8001474:	42a2      	cmp	r2, r4
 8001476:	d100      	bne.n	800147a <__aeabi_dadd+0x2f6>
 8001478:	e11c      	b.n	80016b4 <__aeabi_dadd+0x530>
 800147a:	2480      	movs	r4, #128	; 0x80
 800147c:	0424      	lsls	r4, r4, #16
 800147e:	4321      	orrs	r1, r4
 8001480:	2f38      	cmp	r7, #56	; 0x38
 8001482:	dd00      	ble.n	8001486 <__aeabi_dadd+0x302>
 8001484:	e11e      	b.n	80016c4 <__aeabi_dadd+0x540>
 8001486:	2f1f      	cmp	r7, #31
 8001488:	dd00      	ble.n	800148c <__aeabi_dadd+0x308>
 800148a:	e19e      	b.n	80017ca <__aeabi_dadd+0x646>
 800148c:	2620      	movs	r6, #32
 800148e:	000c      	movs	r4, r1
 8001490:	1bf6      	subs	r6, r6, r7
 8001492:	0018      	movs	r0, r3
 8001494:	40b3      	lsls	r3, r6
 8001496:	40b4      	lsls	r4, r6
 8001498:	40f8      	lsrs	r0, r7
 800149a:	1e5e      	subs	r6, r3, #1
 800149c:	41b3      	sbcs	r3, r6
 800149e:	40f9      	lsrs	r1, r7
 80014a0:	4304      	orrs	r4, r0
 80014a2:	431c      	orrs	r4, r3
 80014a4:	4489      	add	r9, r1
 80014a6:	4444      	add	r4, r8
 80014a8:	4544      	cmp	r4, r8
 80014aa:	419b      	sbcs	r3, r3
 80014ac:	425b      	negs	r3, r3
 80014ae:	444b      	add	r3, r9
 80014b0:	469a      	mov	sl, r3
 80014b2:	0016      	movs	r6, r2
 80014b4:	e7a8      	b.n	8001408 <__aeabi_dadd+0x284>
 80014b6:	4642      	mov	r2, r8
 80014b8:	464c      	mov	r4, r9
 80014ba:	4314      	orrs	r4, r2
 80014bc:	1e62      	subs	r2, r4, #1
 80014be:	4194      	sbcs	r4, r2
 80014c0:	e6a6      	b.n	8001210 <__aeabi_dadd+0x8c>
 80014c2:	4c0d      	ldr	r4, [pc, #52]	; (80014f8 <__aeabi_dadd+0x374>)
 80014c4:	1c72      	adds	r2, r6, #1
 80014c6:	4222      	tst	r2, r4
 80014c8:	d000      	beq.n	80014cc <__aeabi_dadd+0x348>
 80014ca:	e0a8      	b.n	800161e <__aeabi_dadd+0x49a>
 80014cc:	000a      	movs	r2, r1
 80014ce:	431a      	orrs	r2, r3
 80014d0:	2e00      	cmp	r6, #0
 80014d2:	d000      	beq.n	80014d6 <__aeabi_dadd+0x352>
 80014d4:	e10a      	b.n	80016ec <__aeabi_dadd+0x568>
 80014d6:	2a00      	cmp	r2, #0
 80014d8:	d100      	bne.n	80014dc <__aeabi_dadd+0x358>
 80014da:	e15e      	b.n	800179a <__aeabi_dadd+0x616>
 80014dc:	464a      	mov	r2, r9
 80014de:	4302      	orrs	r2, r0
 80014e0:	d000      	beq.n	80014e4 <__aeabi_dadd+0x360>
 80014e2:	e161      	b.n	80017a8 <__aeabi_dadd+0x624>
 80014e4:	074a      	lsls	r2, r1, #29
 80014e6:	08db      	lsrs	r3, r3, #3
 80014e8:	4313      	orrs	r3, r2
 80014ea:	08c9      	lsrs	r1, r1, #3
 80014ec:	e77c      	b.n	80013e8 <__aeabi_dadd+0x264>
 80014ee:	46c0      	nop			; (mov r8, r8)
 80014f0:	000007ff 	.word	0x000007ff
 80014f4:	ff7fffff 	.word	0xff7fffff
 80014f8:	000007fe 	.word	0x000007fe
 80014fc:	4ccf      	ldr	r4, [pc, #828]	; (800183c <__aeabi_dadd+0x6b8>)
 80014fe:	42a2      	cmp	r2, r4
 8001500:	d100      	bne.n	8001504 <__aeabi_dadd+0x380>
 8001502:	e0ce      	b.n	80016a2 <__aeabi_dadd+0x51e>
 8001504:	2480      	movs	r4, #128	; 0x80
 8001506:	0424      	lsls	r4, r4, #16
 8001508:	4321      	orrs	r1, r4
 800150a:	2f38      	cmp	r7, #56	; 0x38
 800150c:	dc5b      	bgt.n	80015c6 <__aeabi_dadd+0x442>
 800150e:	2f1f      	cmp	r7, #31
 8001510:	dd00      	ble.n	8001514 <__aeabi_dadd+0x390>
 8001512:	e0dc      	b.n	80016ce <__aeabi_dadd+0x54a>
 8001514:	2520      	movs	r5, #32
 8001516:	000c      	movs	r4, r1
 8001518:	1bed      	subs	r5, r5, r7
 800151a:	001e      	movs	r6, r3
 800151c:	40ab      	lsls	r3, r5
 800151e:	40ac      	lsls	r4, r5
 8001520:	40fe      	lsrs	r6, r7
 8001522:	1e5d      	subs	r5, r3, #1
 8001524:	41ab      	sbcs	r3, r5
 8001526:	4334      	orrs	r4, r6
 8001528:	40f9      	lsrs	r1, r7
 800152a:	431c      	orrs	r4, r3
 800152c:	464b      	mov	r3, r9
 800152e:	1a5b      	subs	r3, r3, r1
 8001530:	4699      	mov	r9, r3
 8001532:	e04c      	b.n	80015ce <__aeabi_dadd+0x44a>
 8001534:	464a      	mov	r2, r9
 8001536:	1a1c      	subs	r4, r3, r0
 8001538:	1a88      	subs	r0, r1, r2
 800153a:	42a3      	cmp	r3, r4
 800153c:	4192      	sbcs	r2, r2
 800153e:	4252      	negs	r2, r2
 8001540:	4692      	mov	sl, r2
 8001542:	0002      	movs	r2, r0
 8001544:	4650      	mov	r0, sl
 8001546:	1a12      	subs	r2, r2, r0
 8001548:	4692      	mov	sl, r2
 800154a:	0212      	lsls	r2, r2, #8
 800154c:	d478      	bmi.n	8001640 <__aeabi_dadd+0x4bc>
 800154e:	4653      	mov	r3, sl
 8001550:	4323      	orrs	r3, r4
 8001552:	d000      	beq.n	8001556 <__aeabi_dadd+0x3d2>
 8001554:	e66a      	b.n	800122c <__aeabi_dadd+0xa8>
 8001556:	2100      	movs	r1, #0
 8001558:	2500      	movs	r5, #0
 800155a:	e745      	b.n	80013e8 <__aeabi_dadd+0x264>
 800155c:	074a      	lsls	r2, r1, #29
 800155e:	08db      	lsrs	r3, r3, #3
 8001560:	4313      	orrs	r3, r2
 8001562:	08c9      	lsrs	r1, r1, #3
 8001564:	e73d      	b.n	80013e2 <__aeabi_dadd+0x25e>
 8001566:	181c      	adds	r4, r3, r0
 8001568:	429c      	cmp	r4, r3
 800156a:	419b      	sbcs	r3, r3
 800156c:	4449      	add	r1, r9
 800156e:	468a      	mov	sl, r1
 8001570:	425b      	negs	r3, r3
 8001572:	449a      	add	sl, r3
 8001574:	4653      	mov	r3, sl
 8001576:	2601      	movs	r6, #1
 8001578:	021b      	lsls	r3, r3, #8
 800157a:	d400      	bmi.n	800157e <__aeabi_dadd+0x3fa>
 800157c:	e727      	b.n	80013ce <__aeabi_dadd+0x24a>
 800157e:	2602      	movs	r6, #2
 8001580:	4652      	mov	r2, sl
 8001582:	4baf      	ldr	r3, [pc, #700]	; (8001840 <__aeabi_dadd+0x6bc>)
 8001584:	2101      	movs	r1, #1
 8001586:	401a      	ands	r2, r3
 8001588:	0013      	movs	r3, r2
 800158a:	4021      	ands	r1, r4
 800158c:	0862      	lsrs	r2, r4, #1
 800158e:	430a      	orrs	r2, r1
 8001590:	07dc      	lsls	r4, r3, #31
 8001592:	085b      	lsrs	r3, r3, #1
 8001594:	469a      	mov	sl, r3
 8001596:	4314      	orrs	r4, r2
 8001598:	e670      	b.n	800127c <__aeabi_dadd+0xf8>
 800159a:	003a      	movs	r2, r7
 800159c:	464c      	mov	r4, r9
 800159e:	3a20      	subs	r2, #32
 80015a0:	40d4      	lsrs	r4, r2
 80015a2:	46a4      	mov	ip, r4
 80015a4:	2f20      	cmp	r7, #32
 80015a6:	d007      	beq.n	80015b8 <__aeabi_dadd+0x434>
 80015a8:	2240      	movs	r2, #64	; 0x40
 80015aa:	4648      	mov	r0, r9
 80015ac:	1bd2      	subs	r2, r2, r7
 80015ae:	4090      	lsls	r0, r2
 80015b0:	0002      	movs	r2, r0
 80015b2:	4640      	mov	r0, r8
 80015b4:	4310      	orrs	r0, r2
 80015b6:	4680      	mov	r8, r0
 80015b8:	4640      	mov	r0, r8
 80015ba:	1e42      	subs	r2, r0, #1
 80015bc:	4190      	sbcs	r0, r2
 80015be:	4662      	mov	r2, ip
 80015c0:	0004      	movs	r4, r0
 80015c2:	4314      	orrs	r4, r2
 80015c4:	e624      	b.n	8001210 <__aeabi_dadd+0x8c>
 80015c6:	4319      	orrs	r1, r3
 80015c8:	000c      	movs	r4, r1
 80015ca:	1e63      	subs	r3, r4, #1
 80015cc:	419c      	sbcs	r4, r3
 80015ce:	4643      	mov	r3, r8
 80015d0:	1b1c      	subs	r4, r3, r4
 80015d2:	45a0      	cmp	r8, r4
 80015d4:	419b      	sbcs	r3, r3
 80015d6:	4649      	mov	r1, r9
 80015d8:	425b      	negs	r3, r3
 80015da:	1acb      	subs	r3, r1, r3
 80015dc:	469a      	mov	sl, r3
 80015de:	4665      	mov	r5, ip
 80015e0:	0016      	movs	r6, r2
 80015e2:	e61b      	b.n	800121c <__aeabi_dadd+0x98>
 80015e4:	000c      	movs	r4, r1
 80015e6:	431c      	orrs	r4, r3
 80015e8:	d100      	bne.n	80015ec <__aeabi_dadd+0x468>
 80015ea:	e0c7      	b.n	800177c <__aeabi_dadd+0x5f8>
 80015ec:	1e7c      	subs	r4, r7, #1
 80015ee:	2f01      	cmp	r7, #1
 80015f0:	d100      	bne.n	80015f4 <__aeabi_dadd+0x470>
 80015f2:	e0f9      	b.n	80017e8 <__aeabi_dadd+0x664>
 80015f4:	4e91      	ldr	r6, [pc, #580]	; (800183c <__aeabi_dadd+0x6b8>)
 80015f6:	42b7      	cmp	r7, r6
 80015f8:	d05c      	beq.n	80016b4 <__aeabi_dadd+0x530>
 80015fa:	0027      	movs	r7, r4
 80015fc:	e740      	b.n	8001480 <__aeabi_dadd+0x2fc>
 80015fe:	2220      	movs	r2, #32
 8001600:	464c      	mov	r4, r9
 8001602:	4640      	mov	r0, r8
 8001604:	1bd2      	subs	r2, r2, r7
 8001606:	4094      	lsls	r4, r2
 8001608:	40f8      	lsrs	r0, r7
 800160a:	4304      	orrs	r4, r0
 800160c:	4640      	mov	r0, r8
 800160e:	4090      	lsls	r0, r2
 8001610:	1e42      	subs	r2, r0, #1
 8001612:	4190      	sbcs	r0, r2
 8001614:	464a      	mov	r2, r9
 8001616:	40fa      	lsrs	r2, r7
 8001618:	4304      	orrs	r4, r0
 800161a:	1889      	adds	r1, r1, r2
 800161c:	e6ee      	b.n	80013fc <__aeabi_dadd+0x278>
 800161e:	4c87      	ldr	r4, [pc, #540]	; (800183c <__aeabi_dadd+0x6b8>)
 8001620:	42a2      	cmp	r2, r4
 8001622:	d100      	bne.n	8001626 <__aeabi_dadd+0x4a2>
 8001624:	e6f9      	b.n	800141a <__aeabi_dadd+0x296>
 8001626:	1818      	adds	r0, r3, r0
 8001628:	4298      	cmp	r0, r3
 800162a:	419b      	sbcs	r3, r3
 800162c:	4449      	add	r1, r9
 800162e:	425b      	negs	r3, r3
 8001630:	18cb      	adds	r3, r1, r3
 8001632:	07dc      	lsls	r4, r3, #31
 8001634:	0840      	lsrs	r0, r0, #1
 8001636:	085b      	lsrs	r3, r3, #1
 8001638:	469a      	mov	sl, r3
 800163a:	0016      	movs	r6, r2
 800163c:	4304      	orrs	r4, r0
 800163e:	e6c6      	b.n	80013ce <__aeabi_dadd+0x24a>
 8001640:	4642      	mov	r2, r8
 8001642:	1ad4      	subs	r4, r2, r3
 8001644:	45a0      	cmp	r8, r4
 8001646:	4180      	sbcs	r0, r0
 8001648:	464b      	mov	r3, r9
 800164a:	4240      	negs	r0, r0
 800164c:	1a59      	subs	r1, r3, r1
 800164e:	1a0b      	subs	r3, r1, r0
 8001650:	469a      	mov	sl, r3
 8001652:	4665      	mov	r5, ip
 8001654:	e5ea      	b.n	800122c <__aeabi_dadd+0xa8>
 8001656:	464b      	mov	r3, r9
 8001658:	464a      	mov	r2, r9
 800165a:	08c0      	lsrs	r0, r0, #3
 800165c:	075b      	lsls	r3, r3, #29
 800165e:	4665      	mov	r5, ip
 8001660:	4303      	orrs	r3, r0
 8001662:	08d1      	lsrs	r1, r2, #3
 8001664:	e6bd      	b.n	80013e2 <__aeabi_dadd+0x25e>
 8001666:	2a00      	cmp	r2, #0
 8001668:	d000      	beq.n	800166c <__aeabi_dadd+0x4e8>
 800166a:	e08e      	b.n	800178a <__aeabi_dadd+0x606>
 800166c:	464b      	mov	r3, r9
 800166e:	4303      	orrs	r3, r0
 8001670:	d117      	bne.n	80016a2 <__aeabi_dadd+0x51e>
 8001672:	2180      	movs	r1, #128	; 0x80
 8001674:	2500      	movs	r5, #0
 8001676:	0309      	lsls	r1, r1, #12
 8001678:	e6da      	b.n	8001430 <__aeabi_dadd+0x2ac>
 800167a:	074a      	lsls	r2, r1, #29
 800167c:	08db      	lsrs	r3, r3, #3
 800167e:	4313      	orrs	r3, r2
 8001680:	08c9      	lsrs	r1, r1, #3
 8001682:	e6d1      	b.n	8001428 <__aeabi_dadd+0x2a4>
 8001684:	1a1c      	subs	r4, r3, r0
 8001686:	464a      	mov	r2, r9
 8001688:	42a3      	cmp	r3, r4
 800168a:	419b      	sbcs	r3, r3
 800168c:	1a89      	subs	r1, r1, r2
 800168e:	425b      	negs	r3, r3
 8001690:	1acb      	subs	r3, r1, r3
 8001692:	469a      	mov	sl, r3
 8001694:	2601      	movs	r6, #1
 8001696:	e5c1      	b.n	800121c <__aeabi_dadd+0x98>
 8001698:	074a      	lsls	r2, r1, #29
 800169a:	08db      	lsrs	r3, r3, #3
 800169c:	4313      	orrs	r3, r2
 800169e:	08c9      	lsrs	r1, r1, #3
 80016a0:	e69f      	b.n	80013e2 <__aeabi_dadd+0x25e>
 80016a2:	4643      	mov	r3, r8
 80016a4:	08d8      	lsrs	r0, r3, #3
 80016a6:	464b      	mov	r3, r9
 80016a8:	464a      	mov	r2, r9
 80016aa:	075b      	lsls	r3, r3, #29
 80016ac:	4665      	mov	r5, ip
 80016ae:	4303      	orrs	r3, r0
 80016b0:	08d1      	lsrs	r1, r2, #3
 80016b2:	e6b9      	b.n	8001428 <__aeabi_dadd+0x2a4>
 80016b4:	4643      	mov	r3, r8
 80016b6:	08d8      	lsrs	r0, r3, #3
 80016b8:	464b      	mov	r3, r9
 80016ba:	464a      	mov	r2, r9
 80016bc:	075b      	lsls	r3, r3, #29
 80016be:	4303      	orrs	r3, r0
 80016c0:	08d1      	lsrs	r1, r2, #3
 80016c2:	e6b1      	b.n	8001428 <__aeabi_dadd+0x2a4>
 80016c4:	4319      	orrs	r1, r3
 80016c6:	000c      	movs	r4, r1
 80016c8:	1e63      	subs	r3, r4, #1
 80016ca:	419c      	sbcs	r4, r3
 80016cc:	e6eb      	b.n	80014a6 <__aeabi_dadd+0x322>
 80016ce:	003c      	movs	r4, r7
 80016d0:	000d      	movs	r5, r1
 80016d2:	3c20      	subs	r4, #32
 80016d4:	40e5      	lsrs	r5, r4
 80016d6:	2f20      	cmp	r7, #32
 80016d8:	d003      	beq.n	80016e2 <__aeabi_dadd+0x55e>
 80016da:	2440      	movs	r4, #64	; 0x40
 80016dc:	1be4      	subs	r4, r4, r7
 80016de:	40a1      	lsls	r1, r4
 80016e0:	430b      	orrs	r3, r1
 80016e2:	001c      	movs	r4, r3
 80016e4:	1e63      	subs	r3, r4, #1
 80016e6:	419c      	sbcs	r4, r3
 80016e8:	432c      	orrs	r4, r5
 80016ea:	e770      	b.n	80015ce <__aeabi_dadd+0x44a>
 80016ec:	2a00      	cmp	r2, #0
 80016ee:	d0e1      	beq.n	80016b4 <__aeabi_dadd+0x530>
 80016f0:	464a      	mov	r2, r9
 80016f2:	4302      	orrs	r2, r0
 80016f4:	d0c1      	beq.n	800167a <__aeabi_dadd+0x4f6>
 80016f6:	074a      	lsls	r2, r1, #29
 80016f8:	08db      	lsrs	r3, r3, #3
 80016fa:	4313      	orrs	r3, r2
 80016fc:	2280      	movs	r2, #128	; 0x80
 80016fe:	08c9      	lsrs	r1, r1, #3
 8001700:	0312      	lsls	r2, r2, #12
 8001702:	4211      	tst	r1, r2
 8001704:	d008      	beq.n	8001718 <__aeabi_dadd+0x594>
 8001706:	4648      	mov	r0, r9
 8001708:	08c4      	lsrs	r4, r0, #3
 800170a:	4214      	tst	r4, r2
 800170c:	d104      	bne.n	8001718 <__aeabi_dadd+0x594>
 800170e:	4643      	mov	r3, r8
 8001710:	0021      	movs	r1, r4
 8001712:	08db      	lsrs	r3, r3, #3
 8001714:	0742      	lsls	r2, r0, #29
 8001716:	4313      	orrs	r3, r2
 8001718:	0f5a      	lsrs	r2, r3, #29
 800171a:	00db      	lsls	r3, r3, #3
 800171c:	0752      	lsls	r2, r2, #29
 800171e:	08db      	lsrs	r3, r3, #3
 8001720:	4313      	orrs	r3, r2
 8001722:	e681      	b.n	8001428 <__aeabi_dadd+0x2a4>
 8001724:	464b      	mov	r3, r9
 8001726:	4303      	orrs	r3, r0
 8001728:	d100      	bne.n	800172c <__aeabi_dadd+0x5a8>
 800172a:	e714      	b.n	8001556 <__aeabi_dadd+0x3d2>
 800172c:	464b      	mov	r3, r9
 800172e:	464a      	mov	r2, r9
 8001730:	08c0      	lsrs	r0, r0, #3
 8001732:	075b      	lsls	r3, r3, #29
 8001734:	4665      	mov	r5, ip
 8001736:	4303      	orrs	r3, r0
 8001738:	08d1      	lsrs	r1, r2, #3
 800173a:	e655      	b.n	80013e8 <__aeabi_dadd+0x264>
 800173c:	1ac4      	subs	r4, r0, r3
 800173e:	45a0      	cmp	r8, r4
 8001740:	4180      	sbcs	r0, r0
 8001742:	464b      	mov	r3, r9
 8001744:	4240      	negs	r0, r0
 8001746:	1a59      	subs	r1, r3, r1
 8001748:	1a0b      	subs	r3, r1, r0
 800174a:	469a      	mov	sl, r3
 800174c:	4665      	mov	r5, ip
 800174e:	2601      	movs	r6, #1
 8001750:	e564      	b.n	800121c <__aeabi_dadd+0x98>
 8001752:	1a1c      	subs	r4, r3, r0
 8001754:	464a      	mov	r2, r9
 8001756:	42a3      	cmp	r3, r4
 8001758:	4180      	sbcs	r0, r0
 800175a:	1a8a      	subs	r2, r1, r2
 800175c:	4240      	negs	r0, r0
 800175e:	1a12      	subs	r2, r2, r0
 8001760:	4692      	mov	sl, r2
 8001762:	0212      	lsls	r2, r2, #8
 8001764:	d549      	bpl.n	80017fa <__aeabi_dadd+0x676>
 8001766:	4642      	mov	r2, r8
 8001768:	1ad4      	subs	r4, r2, r3
 800176a:	45a0      	cmp	r8, r4
 800176c:	4180      	sbcs	r0, r0
 800176e:	464b      	mov	r3, r9
 8001770:	4240      	negs	r0, r0
 8001772:	1a59      	subs	r1, r3, r1
 8001774:	1a0b      	subs	r3, r1, r0
 8001776:	469a      	mov	sl, r3
 8001778:	4665      	mov	r5, ip
 800177a:	e57f      	b.n	800127c <__aeabi_dadd+0xf8>
 800177c:	464b      	mov	r3, r9
 800177e:	464a      	mov	r2, r9
 8001780:	08c0      	lsrs	r0, r0, #3
 8001782:	075b      	lsls	r3, r3, #29
 8001784:	4303      	orrs	r3, r0
 8001786:	08d1      	lsrs	r1, r2, #3
 8001788:	e62b      	b.n	80013e2 <__aeabi_dadd+0x25e>
 800178a:	464a      	mov	r2, r9
 800178c:	08db      	lsrs	r3, r3, #3
 800178e:	4302      	orrs	r2, r0
 8001790:	d138      	bne.n	8001804 <__aeabi_dadd+0x680>
 8001792:	074a      	lsls	r2, r1, #29
 8001794:	4313      	orrs	r3, r2
 8001796:	08c9      	lsrs	r1, r1, #3
 8001798:	e646      	b.n	8001428 <__aeabi_dadd+0x2a4>
 800179a:	464b      	mov	r3, r9
 800179c:	464a      	mov	r2, r9
 800179e:	08c0      	lsrs	r0, r0, #3
 80017a0:	075b      	lsls	r3, r3, #29
 80017a2:	4303      	orrs	r3, r0
 80017a4:	08d1      	lsrs	r1, r2, #3
 80017a6:	e61f      	b.n	80013e8 <__aeabi_dadd+0x264>
 80017a8:	181c      	adds	r4, r3, r0
 80017aa:	429c      	cmp	r4, r3
 80017ac:	419b      	sbcs	r3, r3
 80017ae:	4449      	add	r1, r9
 80017b0:	468a      	mov	sl, r1
 80017b2:	425b      	negs	r3, r3
 80017b4:	449a      	add	sl, r3
 80017b6:	4653      	mov	r3, sl
 80017b8:	021b      	lsls	r3, r3, #8
 80017ba:	d400      	bmi.n	80017be <__aeabi_dadd+0x63a>
 80017bc:	e607      	b.n	80013ce <__aeabi_dadd+0x24a>
 80017be:	4652      	mov	r2, sl
 80017c0:	4b1f      	ldr	r3, [pc, #124]	; (8001840 <__aeabi_dadd+0x6bc>)
 80017c2:	2601      	movs	r6, #1
 80017c4:	401a      	ands	r2, r3
 80017c6:	4692      	mov	sl, r2
 80017c8:	e601      	b.n	80013ce <__aeabi_dadd+0x24a>
 80017ca:	003c      	movs	r4, r7
 80017cc:	000e      	movs	r6, r1
 80017ce:	3c20      	subs	r4, #32
 80017d0:	40e6      	lsrs	r6, r4
 80017d2:	2f20      	cmp	r7, #32
 80017d4:	d003      	beq.n	80017de <__aeabi_dadd+0x65a>
 80017d6:	2440      	movs	r4, #64	; 0x40
 80017d8:	1be4      	subs	r4, r4, r7
 80017da:	40a1      	lsls	r1, r4
 80017dc:	430b      	orrs	r3, r1
 80017de:	001c      	movs	r4, r3
 80017e0:	1e63      	subs	r3, r4, #1
 80017e2:	419c      	sbcs	r4, r3
 80017e4:	4334      	orrs	r4, r6
 80017e6:	e65e      	b.n	80014a6 <__aeabi_dadd+0x322>
 80017e8:	4443      	add	r3, r8
 80017ea:	4283      	cmp	r3, r0
 80017ec:	4180      	sbcs	r0, r0
 80017ee:	4449      	add	r1, r9
 80017f0:	468a      	mov	sl, r1
 80017f2:	4240      	negs	r0, r0
 80017f4:	001c      	movs	r4, r3
 80017f6:	4482      	add	sl, r0
 80017f8:	e6bc      	b.n	8001574 <__aeabi_dadd+0x3f0>
 80017fa:	4653      	mov	r3, sl
 80017fc:	4323      	orrs	r3, r4
 80017fe:	d100      	bne.n	8001802 <__aeabi_dadd+0x67e>
 8001800:	e6a9      	b.n	8001556 <__aeabi_dadd+0x3d2>
 8001802:	e5e4      	b.n	80013ce <__aeabi_dadd+0x24a>
 8001804:	074a      	lsls	r2, r1, #29
 8001806:	4313      	orrs	r3, r2
 8001808:	2280      	movs	r2, #128	; 0x80
 800180a:	08c9      	lsrs	r1, r1, #3
 800180c:	0312      	lsls	r2, r2, #12
 800180e:	4211      	tst	r1, r2
 8001810:	d009      	beq.n	8001826 <__aeabi_dadd+0x6a2>
 8001812:	4648      	mov	r0, r9
 8001814:	08c4      	lsrs	r4, r0, #3
 8001816:	4214      	tst	r4, r2
 8001818:	d105      	bne.n	8001826 <__aeabi_dadd+0x6a2>
 800181a:	4643      	mov	r3, r8
 800181c:	4665      	mov	r5, ip
 800181e:	0021      	movs	r1, r4
 8001820:	08db      	lsrs	r3, r3, #3
 8001822:	0742      	lsls	r2, r0, #29
 8001824:	4313      	orrs	r3, r2
 8001826:	0f5a      	lsrs	r2, r3, #29
 8001828:	00db      	lsls	r3, r3, #3
 800182a:	08db      	lsrs	r3, r3, #3
 800182c:	0752      	lsls	r2, r2, #29
 800182e:	4313      	orrs	r3, r2
 8001830:	e5fa      	b.n	8001428 <__aeabi_dadd+0x2a4>
 8001832:	2300      	movs	r3, #0
 8001834:	4a01      	ldr	r2, [pc, #4]	; (800183c <__aeabi_dadd+0x6b8>)
 8001836:	001c      	movs	r4, r3
 8001838:	e540      	b.n	80012bc <__aeabi_dadd+0x138>
 800183a:	46c0      	nop			; (mov r8, r8)
 800183c:	000007ff 	.word	0x000007ff
 8001840:	ff7fffff 	.word	0xff7fffff

08001844 <__aeabi_dmul>:
 8001844:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001846:	4645      	mov	r5, r8
 8001848:	46de      	mov	lr, fp
 800184a:	4657      	mov	r7, sl
 800184c:	464e      	mov	r6, r9
 800184e:	b5e0      	push	{r5, r6, r7, lr}
 8001850:	001f      	movs	r7, r3
 8001852:	030b      	lsls	r3, r1, #12
 8001854:	0b1b      	lsrs	r3, r3, #12
 8001856:	469b      	mov	fp, r3
 8001858:	004d      	lsls	r5, r1, #1
 800185a:	0fcb      	lsrs	r3, r1, #31
 800185c:	0004      	movs	r4, r0
 800185e:	4691      	mov	r9, r2
 8001860:	4698      	mov	r8, r3
 8001862:	b087      	sub	sp, #28
 8001864:	0d6d      	lsrs	r5, r5, #21
 8001866:	d100      	bne.n	800186a <__aeabi_dmul+0x26>
 8001868:	e1cd      	b.n	8001c06 <__aeabi_dmul+0x3c2>
 800186a:	4bce      	ldr	r3, [pc, #824]	; (8001ba4 <__aeabi_dmul+0x360>)
 800186c:	429d      	cmp	r5, r3
 800186e:	d100      	bne.n	8001872 <__aeabi_dmul+0x2e>
 8001870:	e1e9      	b.n	8001c46 <__aeabi_dmul+0x402>
 8001872:	465a      	mov	r2, fp
 8001874:	0f43      	lsrs	r3, r0, #29
 8001876:	00d2      	lsls	r2, r2, #3
 8001878:	4313      	orrs	r3, r2
 800187a:	2280      	movs	r2, #128	; 0x80
 800187c:	0412      	lsls	r2, r2, #16
 800187e:	431a      	orrs	r2, r3
 8001880:	00c3      	lsls	r3, r0, #3
 8001882:	469a      	mov	sl, r3
 8001884:	4bc8      	ldr	r3, [pc, #800]	; (8001ba8 <__aeabi_dmul+0x364>)
 8001886:	4693      	mov	fp, r2
 8001888:	469c      	mov	ip, r3
 800188a:	2300      	movs	r3, #0
 800188c:	2600      	movs	r6, #0
 800188e:	4465      	add	r5, ip
 8001890:	9300      	str	r3, [sp, #0]
 8001892:	033c      	lsls	r4, r7, #12
 8001894:	007b      	lsls	r3, r7, #1
 8001896:	4648      	mov	r0, r9
 8001898:	0b24      	lsrs	r4, r4, #12
 800189a:	0d5b      	lsrs	r3, r3, #21
 800189c:	0fff      	lsrs	r7, r7, #31
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d100      	bne.n	80018a4 <__aeabi_dmul+0x60>
 80018a2:	e189      	b.n	8001bb8 <__aeabi_dmul+0x374>
 80018a4:	4abf      	ldr	r2, [pc, #764]	; (8001ba4 <__aeabi_dmul+0x360>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d019      	beq.n	80018de <__aeabi_dmul+0x9a>
 80018aa:	0f42      	lsrs	r2, r0, #29
 80018ac:	00e4      	lsls	r4, r4, #3
 80018ae:	4322      	orrs	r2, r4
 80018b0:	2480      	movs	r4, #128	; 0x80
 80018b2:	0424      	lsls	r4, r4, #16
 80018b4:	4314      	orrs	r4, r2
 80018b6:	4abc      	ldr	r2, [pc, #752]	; (8001ba8 <__aeabi_dmul+0x364>)
 80018b8:	2100      	movs	r1, #0
 80018ba:	4694      	mov	ip, r2
 80018bc:	4642      	mov	r2, r8
 80018be:	4463      	add	r3, ip
 80018c0:	195b      	adds	r3, r3, r5
 80018c2:	9301      	str	r3, [sp, #4]
 80018c4:	9b01      	ldr	r3, [sp, #4]
 80018c6:	407a      	eors	r2, r7
 80018c8:	3301      	adds	r3, #1
 80018ca:	00c0      	lsls	r0, r0, #3
 80018cc:	b2d2      	uxtb	r2, r2
 80018ce:	9302      	str	r3, [sp, #8]
 80018d0:	2e0a      	cmp	r6, #10
 80018d2:	dd1c      	ble.n	800190e <__aeabi_dmul+0xca>
 80018d4:	003a      	movs	r2, r7
 80018d6:	2e0b      	cmp	r6, #11
 80018d8:	d05e      	beq.n	8001998 <__aeabi_dmul+0x154>
 80018da:	4647      	mov	r7, r8
 80018dc:	e056      	b.n	800198c <__aeabi_dmul+0x148>
 80018de:	4649      	mov	r1, r9
 80018e0:	4bb0      	ldr	r3, [pc, #704]	; (8001ba4 <__aeabi_dmul+0x360>)
 80018e2:	4321      	orrs	r1, r4
 80018e4:	18eb      	adds	r3, r5, r3
 80018e6:	9301      	str	r3, [sp, #4]
 80018e8:	2900      	cmp	r1, #0
 80018ea:	d12a      	bne.n	8001942 <__aeabi_dmul+0xfe>
 80018ec:	2080      	movs	r0, #128	; 0x80
 80018ee:	2202      	movs	r2, #2
 80018f0:	0100      	lsls	r0, r0, #4
 80018f2:	002b      	movs	r3, r5
 80018f4:	4684      	mov	ip, r0
 80018f6:	4316      	orrs	r6, r2
 80018f8:	4642      	mov	r2, r8
 80018fa:	4463      	add	r3, ip
 80018fc:	407a      	eors	r2, r7
 80018fe:	b2d2      	uxtb	r2, r2
 8001900:	9302      	str	r3, [sp, #8]
 8001902:	2e0a      	cmp	r6, #10
 8001904:	dd00      	ble.n	8001908 <__aeabi_dmul+0xc4>
 8001906:	e231      	b.n	8001d6c <__aeabi_dmul+0x528>
 8001908:	2000      	movs	r0, #0
 800190a:	2400      	movs	r4, #0
 800190c:	2102      	movs	r1, #2
 800190e:	2e02      	cmp	r6, #2
 8001910:	dc26      	bgt.n	8001960 <__aeabi_dmul+0x11c>
 8001912:	3e01      	subs	r6, #1
 8001914:	2e01      	cmp	r6, #1
 8001916:	d852      	bhi.n	80019be <__aeabi_dmul+0x17a>
 8001918:	2902      	cmp	r1, #2
 800191a:	d04c      	beq.n	80019b6 <__aeabi_dmul+0x172>
 800191c:	2901      	cmp	r1, #1
 800191e:	d000      	beq.n	8001922 <__aeabi_dmul+0xde>
 8001920:	e118      	b.n	8001b54 <__aeabi_dmul+0x310>
 8001922:	2300      	movs	r3, #0
 8001924:	2400      	movs	r4, #0
 8001926:	2500      	movs	r5, #0
 8001928:	051b      	lsls	r3, r3, #20
 800192a:	4323      	orrs	r3, r4
 800192c:	07d2      	lsls	r2, r2, #31
 800192e:	4313      	orrs	r3, r2
 8001930:	0028      	movs	r0, r5
 8001932:	0019      	movs	r1, r3
 8001934:	b007      	add	sp, #28
 8001936:	bcf0      	pop	{r4, r5, r6, r7}
 8001938:	46bb      	mov	fp, r7
 800193a:	46b2      	mov	sl, r6
 800193c:	46a9      	mov	r9, r5
 800193e:	46a0      	mov	r8, r4
 8001940:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001942:	2180      	movs	r1, #128	; 0x80
 8001944:	2203      	movs	r2, #3
 8001946:	0109      	lsls	r1, r1, #4
 8001948:	002b      	movs	r3, r5
 800194a:	468c      	mov	ip, r1
 800194c:	4316      	orrs	r6, r2
 800194e:	4642      	mov	r2, r8
 8001950:	4463      	add	r3, ip
 8001952:	407a      	eors	r2, r7
 8001954:	b2d2      	uxtb	r2, r2
 8001956:	9302      	str	r3, [sp, #8]
 8001958:	2e0a      	cmp	r6, #10
 800195a:	dd00      	ble.n	800195e <__aeabi_dmul+0x11a>
 800195c:	e228      	b.n	8001db0 <__aeabi_dmul+0x56c>
 800195e:	2103      	movs	r1, #3
 8001960:	2501      	movs	r5, #1
 8001962:	40b5      	lsls	r5, r6
 8001964:	46ac      	mov	ip, r5
 8001966:	26a6      	movs	r6, #166	; 0xa6
 8001968:	4663      	mov	r3, ip
 800196a:	00f6      	lsls	r6, r6, #3
 800196c:	4035      	ands	r5, r6
 800196e:	4233      	tst	r3, r6
 8001970:	d10b      	bne.n	800198a <__aeabi_dmul+0x146>
 8001972:	2690      	movs	r6, #144	; 0x90
 8001974:	00b6      	lsls	r6, r6, #2
 8001976:	4233      	tst	r3, r6
 8001978:	d118      	bne.n	80019ac <__aeabi_dmul+0x168>
 800197a:	3eb9      	subs	r6, #185	; 0xb9
 800197c:	3eff      	subs	r6, #255	; 0xff
 800197e:	421e      	tst	r6, r3
 8001980:	d01d      	beq.n	80019be <__aeabi_dmul+0x17a>
 8001982:	46a3      	mov	fp, r4
 8001984:	4682      	mov	sl, r0
 8001986:	9100      	str	r1, [sp, #0]
 8001988:	e000      	b.n	800198c <__aeabi_dmul+0x148>
 800198a:	0017      	movs	r7, r2
 800198c:	9900      	ldr	r1, [sp, #0]
 800198e:	003a      	movs	r2, r7
 8001990:	2902      	cmp	r1, #2
 8001992:	d010      	beq.n	80019b6 <__aeabi_dmul+0x172>
 8001994:	465c      	mov	r4, fp
 8001996:	4650      	mov	r0, sl
 8001998:	2903      	cmp	r1, #3
 800199a:	d1bf      	bne.n	800191c <__aeabi_dmul+0xd8>
 800199c:	2380      	movs	r3, #128	; 0x80
 800199e:	031b      	lsls	r3, r3, #12
 80019a0:	431c      	orrs	r4, r3
 80019a2:	0324      	lsls	r4, r4, #12
 80019a4:	0005      	movs	r5, r0
 80019a6:	4b7f      	ldr	r3, [pc, #508]	; (8001ba4 <__aeabi_dmul+0x360>)
 80019a8:	0b24      	lsrs	r4, r4, #12
 80019aa:	e7bd      	b.n	8001928 <__aeabi_dmul+0xe4>
 80019ac:	2480      	movs	r4, #128	; 0x80
 80019ae:	2200      	movs	r2, #0
 80019b0:	4b7c      	ldr	r3, [pc, #496]	; (8001ba4 <__aeabi_dmul+0x360>)
 80019b2:	0324      	lsls	r4, r4, #12
 80019b4:	e7b8      	b.n	8001928 <__aeabi_dmul+0xe4>
 80019b6:	2400      	movs	r4, #0
 80019b8:	2500      	movs	r5, #0
 80019ba:	4b7a      	ldr	r3, [pc, #488]	; (8001ba4 <__aeabi_dmul+0x360>)
 80019bc:	e7b4      	b.n	8001928 <__aeabi_dmul+0xe4>
 80019be:	4653      	mov	r3, sl
 80019c0:	041e      	lsls	r6, r3, #16
 80019c2:	0c36      	lsrs	r6, r6, #16
 80019c4:	0c1f      	lsrs	r7, r3, #16
 80019c6:	0033      	movs	r3, r6
 80019c8:	0c01      	lsrs	r1, r0, #16
 80019ca:	0400      	lsls	r0, r0, #16
 80019cc:	0c00      	lsrs	r0, r0, #16
 80019ce:	4343      	muls	r3, r0
 80019d0:	4698      	mov	r8, r3
 80019d2:	0003      	movs	r3, r0
 80019d4:	437b      	muls	r3, r7
 80019d6:	4699      	mov	r9, r3
 80019d8:	0033      	movs	r3, r6
 80019da:	434b      	muls	r3, r1
 80019dc:	469c      	mov	ip, r3
 80019de:	4643      	mov	r3, r8
 80019e0:	000d      	movs	r5, r1
 80019e2:	0c1b      	lsrs	r3, r3, #16
 80019e4:	469a      	mov	sl, r3
 80019e6:	437d      	muls	r5, r7
 80019e8:	44cc      	add	ip, r9
 80019ea:	44d4      	add	ip, sl
 80019ec:	9500      	str	r5, [sp, #0]
 80019ee:	45e1      	cmp	r9, ip
 80019f0:	d904      	bls.n	80019fc <__aeabi_dmul+0x1b8>
 80019f2:	2380      	movs	r3, #128	; 0x80
 80019f4:	025b      	lsls	r3, r3, #9
 80019f6:	4699      	mov	r9, r3
 80019f8:	444d      	add	r5, r9
 80019fa:	9500      	str	r5, [sp, #0]
 80019fc:	4663      	mov	r3, ip
 80019fe:	0c1b      	lsrs	r3, r3, #16
 8001a00:	001d      	movs	r5, r3
 8001a02:	4663      	mov	r3, ip
 8001a04:	041b      	lsls	r3, r3, #16
 8001a06:	469c      	mov	ip, r3
 8001a08:	4643      	mov	r3, r8
 8001a0a:	041b      	lsls	r3, r3, #16
 8001a0c:	0c1b      	lsrs	r3, r3, #16
 8001a0e:	4698      	mov	r8, r3
 8001a10:	4663      	mov	r3, ip
 8001a12:	4443      	add	r3, r8
 8001a14:	9303      	str	r3, [sp, #12]
 8001a16:	0c23      	lsrs	r3, r4, #16
 8001a18:	4698      	mov	r8, r3
 8001a1a:	0033      	movs	r3, r6
 8001a1c:	0424      	lsls	r4, r4, #16
 8001a1e:	0c24      	lsrs	r4, r4, #16
 8001a20:	4363      	muls	r3, r4
 8001a22:	469c      	mov	ip, r3
 8001a24:	0023      	movs	r3, r4
 8001a26:	437b      	muls	r3, r7
 8001a28:	4699      	mov	r9, r3
 8001a2a:	4643      	mov	r3, r8
 8001a2c:	435e      	muls	r6, r3
 8001a2e:	435f      	muls	r7, r3
 8001a30:	444e      	add	r6, r9
 8001a32:	4663      	mov	r3, ip
 8001a34:	46b2      	mov	sl, r6
 8001a36:	0c1e      	lsrs	r6, r3, #16
 8001a38:	4456      	add	r6, sl
 8001a3a:	45b1      	cmp	r9, r6
 8001a3c:	d903      	bls.n	8001a46 <__aeabi_dmul+0x202>
 8001a3e:	2380      	movs	r3, #128	; 0x80
 8001a40:	025b      	lsls	r3, r3, #9
 8001a42:	4699      	mov	r9, r3
 8001a44:	444f      	add	r7, r9
 8001a46:	0c33      	lsrs	r3, r6, #16
 8001a48:	4699      	mov	r9, r3
 8001a4a:	003b      	movs	r3, r7
 8001a4c:	444b      	add	r3, r9
 8001a4e:	9305      	str	r3, [sp, #20]
 8001a50:	4663      	mov	r3, ip
 8001a52:	46ac      	mov	ip, r5
 8001a54:	041f      	lsls	r7, r3, #16
 8001a56:	0c3f      	lsrs	r7, r7, #16
 8001a58:	0436      	lsls	r6, r6, #16
 8001a5a:	19f6      	adds	r6, r6, r7
 8001a5c:	44b4      	add	ip, r6
 8001a5e:	4663      	mov	r3, ip
 8001a60:	9304      	str	r3, [sp, #16]
 8001a62:	465b      	mov	r3, fp
 8001a64:	0c1b      	lsrs	r3, r3, #16
 8001a66:	469c      	mov	ip, r3
 8001a68:	465b      	mov	r3, fp
 8001a6a:	041f      	lsls	r7, r3, #16
 8001a6c:	0c3f      	lsrs	r7, r7, #16
 8001a6e:	003b      	movs	r3, r7
 8001a70:	4343      	muls	r3, r0
 8001a72:	4699      	mov	r9, r3
 8001a74:	4663      	mov	r3, ip
 8001a76:	4343      	muls	r3, r0
 8001a78:	469a      	mov	sl, r3
 8001a7a:	464b      	mov	r3, r9
 8001a7c:	4660      	mov	r0, ip
 8001a7e:	0c1b      	lsrs	r3, r3, #16
 8001a80:	469b      	mov	fp, r3
 8001a82:	4348      	muls	r0, r1
 8001a84:	4379      	muls	r1, r7
 8001a86:	4451      	add	r1, sl
 8001a88:	4459      	add	r1, fp
 8001a8a:	458a      	cmp	sl, r1
 8001a8c:	d903      	bls.n	8001a96 <__aeabi_dmul+0x252>
 8001a8e:	2380      	movs	r3, #128	; 0x80
 8001a90:	025b      	lsls	r3, r3, #9
 8001a92:	469a      	mov	sl, r3
 8001a94:	4450      	add	r0, sl
 8001a96:	0c0b      	lsrs	r3, r1, #16
 8001a98:	469a      	mov	sl, r3
 8001a9a:	464b      	mov	r3, r9
 8001a9c:	041b      	lsls	r3, r3, #16
 8001a9e:	0c1b      	lsrs	r3, r3, #16
 8001aa0:	4699      	mov	r9, r3
 8001aa2:	003b      	movs	r3, r7
 8001aa4:	4363      	muls	r3, r4
 8001aa6:	0409      	lsls	r1, r1, #16
 8001aa8:	4645      	mov	r5, r8
 8001aaa:	4449      	add	r1, r9
 8001aac:	4699      	mov	r9, r3
 8001aae:	4663      	mov	r3, ip
 8001ab0:	435c      	muls	r4, r3
 8001ab2:	436b      	muls	r3, r5
 8001ab4:	469c      	mov	ip, r3
 8001ab6:	464b      	mov	r3, r9
 8001ab8:	0c1b      	lsrs	r3, r3, #16
 8001aba:	4698      	mov	r8, r3
 8001abc:	436f      	muls	r7, r5
 8001abe:	193f      	adds	r7, r7, r4
 8001ac0:	4447      	add	r7, r8
 8001ac2:	4450      	add	r0, sl
 8001ac4:	42bc      	cmp	r4, r7
 8001ac6:	d903      	bls.n	8001ad0 <__aeabi_dmul+0x28c>
 8001ac8:	2380      	movs	r3, #128	; 0x80
 8001aca:	025b      	lsls	r3, r3, #9
 8001acc:	4698      	mov	r8, r3
 8001ace:	44c4      	add	ip, r8
 8001ad0:	9b04      	ldr	r3, [sp, #16]
 8001ad2:	9d00      	ldr	r5, [sp, #0]
 8001ad4:	4698      	mov	r8, r3
 8001ad6:	4445      	add	r5, r8
 8001ad8:	42b5      	cmp	r5, r6
 8001ada:	41b6      	sbcs	r6, r6
 8001adc:	4273      	negs	r3, r6
 8001ade:	4698      	mov	r8, r3
 8001ae0:	464b      	mov	r3, r9
 8001ae2:	041e      	lsls	r6, r3, #16
 8001ae4:	9b05      	ldr	r3, [sp, #20]
 8001ae6:	043c      	lsls	r4, r7, #16
 8001ae8:	4699      	mov	r9, r3
 8001aea:	0c36      	lsrs	r6, r6, #16
 8001aec:	19a4      	adds	r4, r4, r6
 8001aee:	444c      	add	r4, r9
 8001af0:	46a1      	mov	r9, r4
 8001af2:	4683      	mov	fp, r0
 8001af4:	186e      	adds	r6, r5, r1
 8001af6:	44c1      	add	r9, r8
 8001af8:	428e      	cmp	r6, r1
 8001afa:	4189      	sbcs	r1, r1
 8001afc:	44cb      	add	fp, r9
 8001afe:	465d      	mov	r5, fp
 8001b00:	4249      	negs	r1, r1
 8001b02:	186d      	adds	r5, r5, r1
 8001b04:	429c      	cmp	r4, r3
 8001b06:	41a4      	sbcs	r4, r4
 8001b08:	45c1      	cmp	r9, r8
 8001b0a:	419b      	sbcs	r3, r3
 8001b0c:	4583      	cmp	fp, r0
 8001b0e:	4180      	sbcs	r0, r0
 8001b10:	428d      	cmp	r5, r1
 8001b12:	4189      	sbcs	r1, r1
 8001b14:	425b      	negs	r3, r3
 8001b16:	4264      	negs	r4, r4
 8001b18:	431c      	orrs	r4, r3
 8001b1a:	4240      	negs	r0, r0
 8001b1c:	9b03      	ldr	r3, [sp, #12]
 8001b1e:	4249      	negs	r1, r1
 8001b20:	4301      	orrs	r1, r0
 8001b22:	0270      	lsls	r0, r6, #9
 8001b24:	0c3f      	lsrs	r7, r7, #16
 8001b26:	4318      	orrs	r0, r3
 8001b28:	19e4      	adds	r4, r4, r7
 8001b2a:	1e47      	subs	r7, r0, #1
 8001b2c:	41b8      	sbcs	r0, r7
 8001b2e:	1864      	adds	r4, r4, r1
 8001b30:	4464      	add	r4, ip
 8001b32:	0df6      	lsrs	r6, r6, #23
 8001b34:	0261      	lsls	r1, r4, #9
 8001b36:	4330      	orrs	r0, r6
 8001b38:	0dec      	lsrs	r4, r5, #23
 8001b3a:	026e      	lsls	r6, r5, #9
 8001b3c:	430c      	orrs	r4, r1
 8001b3e:	4330      	orrs	r0, r6
 8001b40:	01c9      	lsls	r1, r1, #7
 8001b42:	d400      	bmi.n	8001b46 <__aeabi_dmul+0x302>
 8001b44:	e0f1      	b.n	8001d2a <__aeabi_dmul+0x4e6>
 8001b46:	2101      	movs	r1, #1
 8001b48:	0843      	lsrs	r3, r0, #1
 8001b4a:	4001      	ands	r1, r0
 8001b4c:	430b      	orrs	r3, r1
 8001b4e:	07e0      	lsls	r0, r4, #31
 8001b50:	4318      	orrs	r0, r3
 8001b52:	0864      	lsrs	r4, r4, #1
 8001b54:	4915      	ldr	r1, [pc, #84]	; (8001bac <__aeabi_dmul+0x368>)
 8001b56:	9b02      	ldr	r3, [sp, #8]
 8001b58:	468c      	mov	ip, r1
 8001b5a:	4463      	add	r3, ip
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	dc00      	bgt.n	8001b62 <__aeabi_dmul+0x31e>
 8001b60:	e097      	b.n	8001c92 <__aeabi_dmul+0x44e>
 8001b62:	0741      	lsls	r1, r0, #29
 8001b64:	d009      	beq.n	8001b7a <__aeabi_dmul+0x336>
 8001b66:	210f      	movs	r1, #15
 8001b68:	4001      	ands	r1, r0
 8001b6a:	2904      	cmp	r1, #4
 8001b6c:	d005      	beq.n	8001b7a <__aeabi_dmul+0x336>
 8001b6e:	1d01      	adds	r1, r0, #4
 8001b70:	4281      	cmp	r1, r0
 8001b72:	4180      	sbcs	r0, r0
 8001b74:	4240      	negs	r0, r0
 8001b76:	1824      	adds	r4, r4, r0
 8001b78:	0008      	movs	r0, r1
 8001b7a:	01e1      	lsls	r1, r4, #7
 8001b7c:	d506      	bpl.n	8001b8c <__aeabi_dmul+0x348>
 8001b7e:	2180      	movs	r1, #128	; 0x80
 8001b80:	00c9      	lsls	r1, r1, #3
 8001b82:	468c      	mov	ip, r1
 8001b84:	4b0a      	ldr	r3, [pc, #40]	; (8001bb0 <__aeabi_dmul+0x36c>)
 8001b86:	401c      	ands	r4, r3
 8001b88:	9b02      	ldr	r3, [sp, #8]
 8001b8a:	4463      	add	r3, ip
 8001b8c:	4909      	ldr	r1, [pc, #36]	; (8001bb4 <__aeabi_dmul+0x370>)
 8001b8e:	428b      	cmp	r3, r1
 8001b90:	dd00      	ble.n	8001b94 <__aeabi_dmul+0x350>
 8001b92:	e710      	b.n	80019b6 <__aeabi_dmul+0x172>
 8001b94:	0761      	lsls	r1, r4, #29
 8001b96:	08c5      	lsrs	r5, r0, #3
 8001b98:	0264      	lsls	r4, r4, #9
 8001b9a:	055b      	lsls	r3, r3, #21
 8001b9c:	430d      	orrs	r5, r1
 8001b9e:	0b24      	lsrs	r4, r4, #12
 8001ba0:	0d5b      	lsrs	r3, r3, #21
 8001ba2:	e6c1      	b.n	8001928 <__aeabi_dmul+0xe4>
 8001ba4:	000007ff 	.word	0x000007ff
 8001ba8:	fffffc01 	.word	0xfffffc01
 8001bac:	000003ff 	.word	0x000003ff
 8001bb0:	feffffff 	.word	0xfeffffff
 8001bb4:	000007fe 	.word	0x000007fe
 8001bb8:	464b      	mov	r3, r9
 8001bba:	4323      	orrs	r3, r4
 8001bbc:	d059      	beq.n	8001c72 <__aeabi_dmul+0x42e>
 8001bbe:	2c00      	cmp	r4, #0
 8001bc0:	d100      	bne.n	8001bc4 <__aeabi_dmul+0x380>
 8001bc2:	e0a3      	b.n	8001d0c <__aeabi_dmul+0x4c8>
 8001bc4:	0020      	movs	r0, r4
 8001bc6:	f000 fd75 	bl	80026b4 <__clzsi2>
 8001bca:	0001      	movs	r1, r0
 8001bcc:	0003      	movs	r3, r0
 8001bce:	390b      	subs	r1, #11
 8001bd0:	221d      	movs	r2, #29
 8001bd2:	1a52      	subs	r2, r2, r1
 8001bd4:	4649      	mov	r1, r9
 8001bd6:	0018      	movs	r0, r3
 8001bd8:	40d1      	lsrs	r1, r2
 8001bda:	464a      	mov	r2, r9
 8001bdc:	3808      	subs	r0, #8
 8001bde:	4082      	lsls	r2, r0
 8001be0:	4084      	lsls	r4, r0
 8001be2:	0010      	movs	r0, r2
 8001be4:	430c      	orrs	r4, r1
 8001be6:	4a74      	ldr	r2, [pc, #464]	; (8001db8 <__aeabi_dmul+0x574>)
 8001be8:	1aeb      	subs	r3, r5, r3
 8001bea:	4694      	mov	ip, r2
 8001bec:	4642      	mov	r2, r8
 8001bee:	4463      	add	r3, ip
 8001bf0:	9301      	str	r3, [sp, #4]
 8001bf2:	9b01      	ldr	r3, [sp, #4]
 8001bf4:	407a      	eors	r2, r7
 8001bf6:	3301      	adds	r3, #1
 8001bf8:	2100      	movs	r1, #0
 8001bfa:	b2d2      	uxtb	r2, r2
 8001bfc:	9302      	str	r3, [sp, #8]
 8001bfe:	2e0a      	cmp	r6, #10
 8001c00:	dd00      	ble.n	8001c04 <__aeabi_dmul+0x3c0>
 8001c02:	e667      	b.n	80018d4 <__aeabi_dmul+0x90>
 8001c04:	e683      	b.n	800190e <__aeabi_dmul+0xca>
 8001c06:	465b      	mov	r3, fp
 8001c08:	4303      	orrs	r3, r0
 8001c0a:	469a      	mov	sl, r3
 8001c0c:	d02a      	beq.n	8001c64 <__aeabi_dmul+0x420>
 8001c0e:	465b      	mov	r3, fp
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d06d      	beq.n	8001cf0 <__aeabi_dmul+0x4ac>
 8001c14:	4658      	mov	r0, fp
 8001c16:	f000 fd4d 	bl	80026b4 <__clzsi2>
 8001c1a:	0001      	movs	r1, r0
 8001c1c:	0003      	movs	r3, r0
 8001c1e:	390b      	subs	r1, #11
 8001c20:	221d      	movs	r2, #29
 8001c22:	1a52      	subs	r2, r2, r1
 8001c24:	0021      	movs	r1, r4
 8001c26:	0018      	movs	r0, r3
 8001c28:	465d      	mov	r5, fp
 8001c2a:	40d1      	lsrs	r1, r2
 8001c2c:	3808      	subs	r0, #8
 8001c2e:	4085      	lsls	r5, r0
 8001c30:	000a      	movs	r2, r1
 8001c32:	4084      	lsls	r4, r0
 8001c34:	432a      	orrs	r2, r5
 8001c36:	4693      	mov	fp, r2
 8001c38:	46a2      	mov	sl, r4
 8001c3a:	4d5f      	ldr	r5, [pc, #380]	; (8001db8 <__aeabi_dmul+0x574>)
 8001c3c:	2600      	movs	r6, #0
 8001c3e:	1aed      	subs	r5, r5, r3
 8001c40:	2300      	movs	r3, #0
 8001c42:	9300      	str	r3, [sp, #0]
 8001c44:	e625      	b.n	8001892 <__aeabi_dmul+0x4e>
 8001c46:	465b      	mov	r3, fp
 8001c48:	4303      	orrs	r3, r0
 8001c4a:	469a      	mov	sl, r3
 8001c4c:	d105      	bne.n	8001c5a <__aeabi_dmul+0x416>
 8001c4e:	2300      	movs	r3, #0
 8001c50:	469b      	mov	fp, r3
 8001c52:	3302      	adds	r3, #2
 8001c54:	2608      	movs	r6, #8
 8001c56:	9300      	str	r3, [sp, #0]
 8001c58:	e61b      	b.n	8001892 <__aeabi_dmul+0x4e>
 8001c5a:	2303      	movs	r3, #3
 8001c5c:	4682      	mov	sl, r0
 8001c5e:	260c      	movs	r6, #12
 8001c60:	9300      	str	r3, [sp, #0]
 8001c62:	e616      	b.n	8001892 <__aeabi_dmul+0x4e>
 8001c64:	2300      	movs	r3, #0
 8001c66:	469b      	mov	fp, r3
 8001c68:	3301      	adds	r3, #1
 8001c6a:	2604      	movs	r6, #4
 8001c6c:	2500      	movs	r5, #0
 8001c6e:	9300      	str	r3, [sp, #0]
 8001c70:	e60f      	b.n	8001892 <__aeabi_dmul+0x4e>
 8001c72:	4642      	mov	r2, r8
 8001c74:	3301      	adds	r3, #1
 8001c76:	9501      	str	r5, [sp, #4]
 8001c78:	431e      	orrs	r6, r3
 8001c7a:	9b01      	ldr	r3, [sp, #4]
 8001c7c:	407a      	eors	r2, r7
 8001c7e:	3301      	adds	r3, #1
 8001c80:	2400      	movs	r4, #0
 8001c82:	2000      	movs	r0, #0
 8001c84:	2101      	movs	r1, #1
 8001c86:	b2d2      	uxtb	r2, r2
 8001c88:	9302      	str	r3, [sp, #8]
 8001c8a:	2e0a      	cmp	r6, #10
 8001c8c:	dd00      	ble.n	8001c90 <__aeabi_dmul+0x44c>
 8001c8e:	e621      	b.n	80018d4 <__aeabi_dmul+0x90>
 8001c90:	e63d      	b.n	800190e <__aeabi_dmul+0xca>
 8001c92:	2101      	movs	r1, #1
 8001c94:	1ac9      	subs	r1, r1, r3
 8001c96:	2938      	cmp	r1, #56	; 0x38
 8001c98:	dd00      	ble.n	8001c9c <__aeabi_dmul+0x458>
 8001c9a:	e642      	b.n	8001922 <__aeabi_dmul+0xde>
 8001c9c:	291f      	cmp	r1, #31
 8001c9e:	dd47      	ble.n	8001d30 <__aeabi_dmul+0x4ec>
 8001ca0:	261f      	movs	r6, #31
 8001ca2:	0025      	movs	r5, r4
 8001ca4:	4276      	negs	r6, r6
 8001ca6:	1af3      	subs	r3, r6, r3
 8001ca8:	40dd      	lsrs	r5, r3
 8001caa:	002b      	movs	r3, r5
 8001cac:	2920      	cmp	r1, #32
 8001cae:	d005      	beq.n	8001cbc <__aeabi_dmul+0x478>
 8001cb0:	4942      	ldr	r1, [pc, #264]	; (8001dbc <__aeabi_dmul+0x578>)
 8001cb2:	9d02      	ldr	r5, [sp, #8]
 8001cb4:	468c      	mov	ip, r1
 8001cb6:	4465      	add	r5, ip
 8001cb8:	40ac      	lsls	r4, r5
 8001cba:	4320      	orrs	r0, r4
 8001cbc:	1e41      	subs	r1, r0, #1
 8001cbe:	4188      	sbcs	r0, r1
 8001cc0:	4318      	orrs	r0, r3
 8001cc2:	2307      	movs	r3, #7
 8001cc4:	001d      	movs	r5, r3
 8001cc6:	2400      	movs	r4, #0
 8001cc8:	4005      	ands	r5, r0
 8001cca:	4203      	tst	r3, r0
 8001ccc:	d04a      	beq.n	8001d64 <__aeabi_dmul+0x520>
 8001cce:	230f      	movs	r3, #15
 8001cd0:	2400      	movs	r4, #0
 8001cd2:	4003      	ands	r3, r0
 8001cd4:	2b04      	cmp	r3, #4
 8001cd6:	d042      	beq.n	8001d5e <__aeabi_dmul+0x51a>
 8001cd8:	1d03      	adds	r3, r0, #4
 8001cda:	4283      	cmp	r3, r0
 8001cdc:	4180      	sbcs	r0, r0
 8001cde:	4240      	negs	r0, r0
 8001ce0:	1824      	adds	r4, r4, r0
 8001ce2:	0018      	movs	r0, r3
 8001ce4:	0223      	lsls	r3, r4, #8
 8001ce6:	d53a      	bpl.n	8001d5e <__aeabi_dmul+0x51a>
 8001ce8:	2301      	movs	r3, #1
 8001cea:	2400      	movs	r4, #0
 8001cec:	2500      	movs	r5, #0
 8001cee:	e61b      	b.n	8001928 <__aeabi_dmul+0xe4>
 8001cf0:	f000 fce0 	bl	80026b4 <__clzsi2>
 8001cf4:	0001      	movs	r1, r0
 8001cf6:	0003      	movs	r3, r0
 8001cf8:	3115      	adds	r1, #21
 8001cfa:	3320      	adds	r3, #32
 8001cfc:	291c      	cmp	r1, #28
 8001cfe:	dd8f      	ble.n	8001c20 <__aeabi_dmul+0x3dc>
 8001d00:	3808      	subs	r0, #8
 8001d02:	2200      	movs	r2, #0
 8001d04:	4084      	lsls	r4, r0
 8001d06:	4692      	mov	sl, r2
 8001d08:	46a3      	mov	fp, r4
 8001d0a:	e796      	b.n	8001c3a <__aeabi_dmul+0x3f6>
 8001d0c:	f000 fcd2 	bl	80026b4 <__clzsi2>
 8001d10:	0001      	movs	r1, r0
 8001d12:	0003      	movs	r3, r0
 8001d14:	3115      	adds	r1, #21
 8001d16:	3320      	adds	r3, #32
 8001d18:	291c      	cmp	r1, #28
 8001d1a:	dc00      	bgt.n	8001d1e <__aeabi_dmul+0x4da>
 8001d1c:	e758      	b.n	8001bd0 <__aeabi_dmul+0x38c>
 8001d1e:	0002      	movs	r2, r0
 8001d20:	464c      	mov	r4, r9
 8001d22:	3a08      	subs	r2, #8
 8001d24:	2000      	movs	r0, #0
 8001d26:	4094      	lsls	r4, r2
 8001d28:	e75d      	b.n	8001be6 <__aeabi_dmul+0x3a2>
 8001d2a:	9b01      	ldr	r3, [sp, #4]
 8001d2c:	9302      	str	r3, [sp, #8]
 8001d2e:	e711      	b.n	8001b54 <__aeabi_dmul+0x310>
 8001d30:	4b23      	ldr	r3, [pc, #140]	; (8001dc0 <__aeabi_dmul+0x57c>)
 8001d32:	0026      	movs	r6, r4
 8001d34:	469c      	mov	ip, r3
 8001d36:	0003      	movs	r3, r0
 8001d38:	9d02      	ldr	r5, [sp, #8]
 8001d3a:	40cb      	lsrs	r3, r1
 8001d3c:	4465      	add	r5, ip
 8001d3e:	40ae      	lsls	r6, r5
 8001d40:	431e      	orrs	r6, r3
 8001d42:	0003      	movs	r3, r0
 8001d44:	40ab      	lsls	r3, r5
 8001d46:	1e58      	subs	r0, r3, #1
 8001d48:	4183      	sbcs	r3, r0
 8001d4a:	0030      	movs	r0, r6
 8001d4c:	4318      	orrs	r0, r3
 8001d4e:	40cc      	lsrs	r4, r1
 8001d50:	0743      	lsls	r3, r0, #29
 8001d52:	d0c7      	beq.n	8001ce4 <__aeabi_dmul+0x4a0>
 8001d54:	230f      	movs	r3, #15
 8001d56:	4003      	ands	r3, r0
 8001d58:	2b04      	cmp	r3, #4
 8001d5a:	d1bd      	bne.n	8001cd8 <__aeabi_dmul+0x494>
 8001d5c:	e7c2      	b.n	8001ce4 <__aeabi_dmul+0x4a0>
 8001d5e:	0765      	lsls	r5, r4, #29
 8001d60:	0264      	lsls	r4, r4, #9
 8001d62:	0b24      	lsrs	r4, r4, #12
 8001d64:	08c0      	lsrs	r0, r0, #3
 8001d66:	2300      	movs	r3, #0
 8001d68:	4305      	orrs	r5, r0
 8001d6a:	e5dd      	b.n	8001928 <__aeabi_dmul+0xe4>
 8001d6c:	2500      	movs	r5, #0
 8001d6e:	2302      	movs	r3, #2
 8001d70:	2e0f      	cmp	r6, #15
 8001d72:	d10c      	bne.n	8001d8e <__aeabi_dmul+0x54a>
 8001d74:	2480      	movs	r4, #128	; 0x80
 8001d76:	465b      	mov	r3, fp
 8001d78:	0324      	lsls	r4, r4, #12
 8001d7a:	4223      	tst	r3, r4
 8001d7c:	d00e      	beq.n	8001d9c <__aeabi_dmul+0x558>
 8001d7e:	4221      	tst	r1, r4
 8001d80:	d10c      	bne.n	8001d9c <__aeabi_dmul+0x558>
 8001d82:	430c      	orrs	r4, r1
 8001d84:	0324      	lsls	r4, r4, #12
 8001d86:	003a      	movs	r2, r7
 8001d88:	4b0e      	ldr	r3, [pc, #56]	; (8001dc4 <__aeabi_dmul+0x580>)
 8001d8a:	0b24      	lsrs	r4, r4, #12
 8001d8c:	e5cc      	b.n	8001928 <__aeabi_dmul+0xe4>
 8001d8e:	2e0b      	cmp	r6, #11
 8001d90:	d000      	beq.n	8001d94 <__aeabi_dmul+0x550>
 8001d92:	e5a2      	b.n	80018da <__aeabi_dmul+0x96>
 8001d94:	468b      	mov	fp, r1
 8001d96:	46aa      	mov	sl, r5
 8001d98:	9300      	str	r3, [sp, #0]
 8001d9a:	e5f7      	b.n	800198c <__aeabi_dmul+0x148>
 8001d9c:	2480      	movs	r4, #128	; 0x80
 8001d9e:	465b      	mov	r3, fp
 8001da0:	0324      	lsls	r4, r4, #12
 8001da2:	431c      	orrs	r4, r3
 8001da4:	0324      	lsls	r4, r4, #12
 8001da6:	4642      	mov	r2, r8
 8001da8:	4655      	mov	r5, sl
 8001daa:	4b06      	ldr	r3, [pc, #24]	; (8001dc4 <__aeabi_dmul+0x580>)
 8001dac:	0b24      	lsrs	r4, r4, #12
 8001dae:	e5bb      	b.n	8001928 <__aeabi_dmul+0xe4>
 8001db0:	464d      	mov	r5, r9
 8001db2:	0021      	movs	r1, r4
 8001db4:	2303      	movs	r3, #3
 8001db6:	e7db      	b.n	8001d70 <__aeabi_dmul+0x52c>
 8001db8:	fffffc0d 	.word	0xfffffc0d
 8001dbc:	0000043e 	.word	0x0000043e
 8001dc0:	0000041e 	.word	0x0000041e
 8001dc4:	000007ff 	.word	0x000007ff

08001dc8 <__aeabi_dsub>:
 8001dc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001dca:	4657      	mov	r7, sl
 8001dcc:	464e      	mov	r6, r9
 8001dce:	4645      	mov	r5, r8
 8001dd0:	46de      	mov	lr, fp
 8001dd2:	b5e0      	push	{r5, r6, r7, lr}
 8001dd4:	000d      	movs	r5, r1
 8001dd6:	0004      	movs	r4, r0
 8001dd8:	0019      	movs	r1, r3
 8001dda:	0010      	movs	r0, r2
 8001ddc:	032b      	lsls	r3, r5, #12
 8001dde:	0a5b      	lsrs	r3, r3, #9
 8001de0:	0f62      	lsrs	r2, r4, #29
 8001de2:	431a      	orrs	r2, r3
 8001de4:	00e3      	lsls	r3, r4, #3
 8001de6:	030c      	lsls	r4, r1, #12
 8001de8:	0a64      	lsrs	r4, r4, #9
 8001dea:	0f47      	lsrs	r7, r0, #29
 8001dec:	4327      	orrs	r7, r4
 8001dee:	4cd0      	ldr	r4, [pc, #832]	; (8002130 <__aeabi_dsub+0x368>)
 8001df0:	006e      	lsls	r6, r5, #1
 8001df2:	4691      	mov	r9, r2
 8001df4:	b083      	sub	sp, #12
 8001df6:	004a      	lsls	r2, r1, #1
 8001df8:	00c0      	lsls	r0, r0, #3
 8001dfa:	4698      	mov	r8, r3
 8001dfc:	46a2      	mov	sl, r4
 8001dfe:	0d76      	lsrs	r6, r6, #21
 8001e00:	0fed      	lsrs	r5, r5, #31
 8001e02:	0d52      	lsrs	r2, r2, #21
 8001e04:	0fc9      	lsrs	r1, r1, #31
 8001e06:	9001      	str	r0, [sp, #4]
 8001e08:	42a2      	cmp	r2, r4
 8001e0a:	d100      	bne.n	8001e0e <__aeabi_dsub+0x46>
 8001e0c:	e0b9      	b.n	8001f82 <__aeabi_dsub+0x1ba>
 8001e0e:	2401      	movs	r4, #1
 8001e10:	4061      	eors	r1, r4
 8001e12:	468b      	mov	fp, r1
 8001e14:	428d      	cmp	r5, r1
 8001e16:	d100      	bne.n	8001e1a <__aeabi_dsub+0x52>
 8001e18:	e08d      	b.n	8001f36 <__aeabi_dsub+0x16e>
 8001e1a:	1ab4      	subs	r4, r6, r2
 8001e1c:	46a4      	mov	ip, r4
 8001e1e:	2c00      	cmp	r4, #0
 8001e20:	dc00      	bgt.n	8001e24 <__aeabi_dsub+0x5c>
 8001e22:	e0b7      	b.n	8001f94 <__aeabi_dsub+0x1cc>
 8001e24:	2a00      	cmp	r2, #0
 8001e26:	d100      	bne.n	8001e2a <__aeabi_dsub+0x62>
 8001e28:	e0cb      	b.n	8001fc2 <__aeabi_dsub+0x1fa>
 8001e2a:	4ac1      	ldr	r2, [pc, #772]	; (8002130 <__aeabi_dsub+0x368>)
 8001e2c:	4296      	cmp	r6, r2
 8001e2e:	d100      	bne.n	8001e32 <__aeabi_dsub+0x6a>
 8001e30:	e186      	b.n	8002140 <__aeabi_dsub+0x378>
 8001e32:	2280      	movs	r2, #128	; 0x80
 8001e34:	0412      	lsls	r2, r2, #16
 8001e36:	4317      	orrs	r7, r2
 8001e38:	4662      	mov	r2, ip
 8001e3a:	2a38      	cmp	r2, #56	; 0x38
 8001e3c:	dd00      	ble.n	8001e40 <__aeabi_dsub+0x78>
 8001e3e:	e1a4      	b.n	800218a <__aeabi_dsub+0x3c2>
 8001e40:	2a1f      	cmp	r2, #31
 8001e42:	dd00      	ble.n	8001e46 <__aeabi_dsub+0x7e>
 8001e44:	e21d      	b.n	8002282 <__aeabi_dsub+0x4ba>
 8001e46:	4661      	mov	r1, ip
 8001e48:	2220      	movs	r2, #32
 8001e4a:	003c      	movs	r4, r7
 8001e4c:	1a52      	subs	r2, r2, r1
 8001e4e:	0001      	movs	r1, r0
 8001e50:	4090      	lsls	r0, r2
 8001e52:	4094      	lsls	r4, r2
 8001e54:	1e42      	subs	r2, r0, #1
 8001e56:	4190      	sbcs	r0, r2
 8001e58:	4662      	mov	r2, ip
 8001e5a:	46a0      	mov	r8, r4
 8001e5c:	4664      	mov	r4, ip
 8001e5e:	40d7      	lsrs	r7, r2
 8001e60:	464a      	mov	r2, r9
 8001e62:	40e1      	lsrs	r1, r4
 8001e64:	4644      	mov	r4, r8
 8001e66:	1bd2      	subs	r2, r2, r7
 8001e68:	4691      	mov	r9, r2
 8001e6a:	430c      	orrs	r4, r1
 8001e6c:	4304      	orrs	r4, r0
 8001e6e:	1b1c      	subs	r4, r3, r4
 8001e70:	42a3      	cmp	r3, r4
 8001e72:	4192      	sbcs	r2, r2
 8001e74:	464b      	mov	r3, r9
 8001e76:	4252      	negs	r2, r2
 8001e78:	1a9b      	subs	r3, r3, r2
 8001e7a:	469a      	mov	sl, r3
 8001e7c:	4653      	mov	r3, sl
 8001e7e:	021b      	lsls	r3, r3, #8
 8001e80:	d400      	bmi.n	8001e84 <__aeabi_dsub+0xbc>
 8001e82:	e12b      	b.n	80020dc <__aeabi_dsub+0x314>
 8001e84:	4653      	mov	r3, sl
 8001e86:	025a      	lsls	r2, r3, #9
 8001e88:	0a53      	lsrs	r3, r2, #9
 8001e8a:	469a      	mov	sl, r3
 8001e8c:	4653      	mov	r3, sl
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d100      	bne.n	8001e94 <__aeabi_dsub+0xcc>
 8001e92:	e166      	b.n	8002162 <__aeabi_dsub+0x39a>
 8001e94:	4650      	mov	r0, sl
 8001e96:	f000 fc0d 	bl	80026b4 <__clzsi2>
 8001e9a:	0003      	movs	r3, r0
 8001e9c:	3b08      	subs	r3, #8
 8001e9e:	2220      	movs	r2, #32
 8001ea0:	0020      	movs	r0, r4
 8001ea2:	1ad2      	subs	r2, r2, r3
 8001ea4:	4651      	mov	r1, sl
 8001ea6:	40d0      	lsrs	r0, r2
 8001ea8:	4099      	lsls	r1, r3
 8001eaa:	0002      	movs	r2, r0
 8001eac:	409c      	lsls	r4, r3
 8001eae:	430a      	orrs	r2, r1
 8001eb0:	429e      	cmp	r6, r3
 8001eb2:	dd00      	ble.n	8001eb6 <__aeabi_dsub+0xee>
 8001eb4:	e164      	b.n	8002180 <__aeabi_dsub+0x3b8>
 8001eb6:	1b9b      	subs	r3, r3, r6
 8001eb8:	1c59      	adds	r1, r3, #1
 8001eba:	291f      	cmp	r1, #31
 8001ebc:	dd00      	ble.n	8001ec0 <__aeabi_dsub+0xf8>
 8001ebe:	e0fe      	b.n	80020be <__aeabi_dsub+0x2f6>
 8001ec0:	2320      	movs	r3, #32
 8001ec2:	0010      	movs	r0, r2
 8001ec4:	0026      	movs	r6, r4
 8001ec6:	1a5b      	subs	r3, r3, r1
 8001ec8:	409c      	lsls	r4, r3
 8001eca:	4098      	lsls	r0, r3
 8001ecc:	40ce      	lsrs	r6, r1
 8001ece:	40ca      	lsrs	r2, r1
 8001ed0:	1e63      	subs	r3, r4, #1
 8001ed2:	419c      	sbcs	r4, r3
 8001ed4:	4330      	orrs	r0, r6
 8001ed6:	4692      	mov	sl, r2
 8001ed8:	2600      	movs	r6, #0
 8001eda:	4304      	orrs	r4, r0
 8001edc:	0763      	lsls	r3, r4, #29
 8001ede:	d009      	beq.n	8001ef4 <__aeabi_dsub+0x12c>
 8001ee0:	230f      	movs	r3, #15
 8001ee2:	4023      	ands	r3, r4
 8001ee4:	2b04      	cmp	r3, #4
 8001ee6:	d005      	beq.n	8001ef4 <__aeabi_dsub+0x12c>
 8001ee8:	1d23      	adds	r3, r4, #4
 8001eea:	42a3      	cmp	r3, r4
 8001eec:	41a4      	sbcs	r4, r4
 8001eee:	4264      	negs	r4, r4
 8001ef0:	44a2      	add	sl, r4
 8001ef2:	001c      	movs	r4, r3
 8001ef4:	4653      	mov	r3, sl
 8001ef6:	021b      	lsls	r3, r3, #8
 8001ef8:	d400      	bmi.n	8001efc <__aeabi_dsub+0x134>
 8001efa:	e0f2      	b.n	80020e2 <__aeabi_dsub+0x31a>
 8001efc:	4b8c      	ldr	r3, [pc, #560]	; (8002130 <__aeabi_dsub+0x368>)
 8001efe:	3601      	adds	r6, #1
 8001f00:	429e      	cmp	r6, r3
 8001f02:	d100      	bne.n	8001f06 <__aeabi_dsub+0x13e>
 8001f04:	e10f      	b.n	8002126 <__aeabi_dsub+0x35e>
 8001f06:	4653      	mov	r3, sl
 8001f08:	498a      	ldr	r1, [pc, #552]	; (8002134 <__aeabi_dsub+0x36c>)
 8001f0a:	08e4      	lsrs	r4, r4, #3
 8001f0c:	400b      	ands	r3, r1
 8001f0e:	0019      	movs	r1, r3
 8001f10:	075b      	lsls	r3, r3, #29
 8001f12:	4323      	orrs	r3, r4
 8001f14:	0572      	lsls	r2, r6, #21
 8001f16:	024c      	lsls	r4, r1, #9
 8001f18:	0b24      	lsrs	r4, r4, #12
 8001f1a:	0d52      	lsrs	r2, r2, #21
 8001f1c:	0512      	lsls	r2, r2, #20
 8001f1e:	4322      	orrs	r2, r4
 8001f20:	07ed      	lsls	r5, r5, #31
 8001f22:	432a      	orrs	r2, r5
 8001f24:	0018      	movs	r0, r3
 8001f26:	0011      	movs	r1, r2
 8001f28:	b003      	add	sp, #12
 8001f2a:	bcf0      	pop	{r4, r5, r6, r7}
 8001f2c:	46bb      	mov	fp, r7
 8001f2e:	46b2      	mov	sl, r6
 8001f30:	46a9      	mov	r9, r5
 8001f32:	46a0      	mov	r8, r4
 8001f34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f36:	1ab4      	subs	r4, r6, r2
 8001f38:	46a4      	mov	ip, r4
 8001f3a:	2c00      	cmp	r4, #0
 8001f3c:	dd59      	ble.n	8001ff2 <__aeabi_dsub+0x22a>
 8001f3e:	2a00      	cmp	r2, #0
 8001f40:	d100      	bne.n	8001f44 <__aeabi_dsub+0x17c>
 8001f42:	e0b0      	b.n	80020a6 <__aeabi_dsub+0x2de>
 8001f44:	4556      	cmp	r6, sl
 8001f46:	d100      	bne.n	8001f4a <__aeabi_dsub+0x182>
 8001f48:	e0fa      	b.n	8002140 <__aeabi_dsub+0x378>
 8001f4a:	2280      	movs	r2, #128	; 0x80
 8001f4c:	0412      	lsls	r2, r2, #16
 8001f4e:	4317      	orrs	r7, r2
 8001f50:	4662      	mov	r2, ip
 8001f52:	2a38      	cmp	r2, #56	; 0x38
 8001f54:	dd00      	ble.n	8001f58 <__aeabi_dsub+0x190>
 8001f56:	e0d4      	b.n	8002102 <__aeabi_dsub+0x33a>
 8001f58:	2a1f      	cmp	r2, #31
 8001f5a:	dc00      	bgt.n	8001f5e <__aeabi_dsub+0x196>
 8001f5c:	e1c0      	b.n	80022e0 <__aeabi_dsub+0x518>
 8001f5e:	0039      	movs	r1, r7
 8001f60:	3a20      	subs	r2, #32
 8001f62:	40d1      	lsrs	r1, r2
 8001f64:	4662      	mov	r2, ip
 8001f66:	2a20      	cmp	r2, #32
 8001f68:	d006      	beq.n	8001f78 <__aeabi_dsub+0x1b0>
 8001f6a:	4664      	mov	r4, ip
 8001f6c:	2240      	movs	r2, #64	; 0x40
 8001f6e:	1b12      	subs	r2, r2, r4
 8001f70:	003c      	movs	r4, r7
 8001f72:	4094      	lsls	r4, r2
 8001f74:	4304      	orrs	r4, r0
 8001f76:	9401      	str	r4, [sp, #4]
 8001f78:	9c01      	ldr	r4, [sp, #4]
 8001f7a:	1e62      	subs	r2, r4, #1
 8001f7c:	4194      	sbcs	r4, r2
 8001f7e:	430c      	orrs	r4, r1
 8001f80:	e0c3      	b.n	800210a <__aeabi_dsub+0x342>
 8001f82:	003c      	movs	r4, r7
 8001f84:	4304      	orrs	r4, r0
 8001f86:	d02b      	beq.n	8001fe0 <__aeabi_dsub+0x218>
 8001f88:	468b      	mov	fp, r1
 8001f8a:	428d      	cmp	r5, r1
 8001f8c:	d02e      	beq.n	8001fec <__aeabi_dsub+0x224>
 8001f8e:	4c6a      	ldr	r4, [pc, #424]	; (8002138 <__aeabi_dsub+0x370>)
 8001f90:	46a4      	mov	ip, r4
 8001f92:	44b4      	add	ip, r6
 8001f94:	4664      	mov	r4, ip
 8001f96:	2c00      	cmp	r4, #0
 8001f98:	d05f      	beq.n	800205a <__aeabi_dsub+0x292>
 8001f9a:	1b94      	subs	r4, r2, r6
 8001f9c:	46a4      	mov	ip, r4
 8001f9e:	2e00      	cmp	r6, #0
 8001fa0:	d000      	beq.n	8001fa4 <__aeabi_dsub+0x1dc>
 8001fa2:	e120      	b.n	80021e6 <__aeabi_dsub+0x41e>
 8001fa4:	464c      	mov	r4, r9
 8001fa6:	431c      	orrs	r4, r3
 8001fa8:	d100      	bne.n	8001fac <__aeabi_dsub+0x1e4>
 8001faa:	e1c7      	b.n	800233c <__aeabi_dsub+0x574>
 8001fac:	4661      	mov	r1, ip
 8001fae:	1e4c      	subs	r4, r1, #1
 8001fb0:	2901      	cmp	r1, #1
 8001fb2:	d100      	bne.n	8001fb6 <__aeabi_dsub+0x1ee>
 8001fb4:	e223      	b.n	80023fe <__aeabi_dsub+0x636>
 8001fb6:	4d5e      	ldr	r5, [pc, #376]	; (8002130 <__aeabi_dsub+0x368>)
 8001fb8:	45ac      	cmp	ip, r5
 8001fba:	d100      	bne.n	8001fbe <__aeabi_dsub+0x1f6>
 8001fbc:	e1d8      	b.n	8002370 <__aeabi_dsub+0x5a8>
 8001fbe:	46a4      	mov	ip, r4
 8001fc0:	e11a      	b.n	80021f8 <__aeabi_dsub+0x430>
 8001fc2:	003a      	movs	r2, r7
 8001fc4:	4302      	orrs	r2, r0
 8001fc6:	d100      	bne.n	8001fca <__aeabi_dsub+0x202>
 8001fc8:	e0e4      	b.n	8002194 <__aeabi_dsub+0x3cc>
 8001fca:	0022      	movs	r2, r4
 8001fcc:	3a01      	subs	r2, #1
 8001fce:	2c01      	cmp	r4, #1
 8001fd0:	d100      	bne.n	8001fd4 <__aeabi_dsub+0x20c>
 8001fd2:	e1c3      	b.n	800235c <__aeabi_dsub+0x594>
 8001fd4:	4956      	ldr	r1, [pc, #344]	; (8002130 <__aeabi_dsub+0x368>)
 8001fd6:	428c      	cmp	r4, r1
 8001fd8:	d100      	bne.n	8001fdc <__aeabi_dsub+0x214>
 8001fda:	e0b1      	b.n	8002140 <__aeabi_dsub+0x378>
 8001fdc:	4694      	mov	ip, r2
 8001fde:	e72b      	b.n	8001e38 <__aeabi_dsub+0x70>
 8001fe0:	2401      	movs	r4, #1
 8001fe2:	4061      	eors	r1, r4
 8001fe4:	468b      	mov	fp, r1
 8001fe6:	428d      	cmp	r5, r1
 8001fe8:	d000      	beq.n	8001fec <__aeabi_dsub+0x224>
 8001fea:	e716      	b.n	8001e1a <__aeabi_dsub+0x52>
 8001fec:	4952      	ldr	r1, [pc, #328]	; (8002138 <__aeabi_dsub+0x370>)
 8001fee:	468c      	mov	ip, r1
 8001ff0:	44b4      	add	ip, r6
 8001ff2:	4664      	mov	r4, ip
 8001ff4:	2c00      	cmp	r4, #0
 8001ff6:	d100      	bne.n	8001ffa <__aeabi_dsub+0x232>
 8001ff8:	e0d3      	b.n	80021a2 <__aeabi_dsub+0x3da>
 8001ffa:	1b91      	subs	r1, r2, r6
 8001ffc:	468c      	mov	ip, r1
 8001ffe:	2e00      	cmp	r6, #0
 8002000:	d100      	bne.n	8002004 <__aeabi_dsub+0x23c>
 8002002:	e15e      	b.n	80022c2 <__aeabi_dsub+0x4fa>
 8002004:	494a      	ldr	r1, [pc, #296]	; (8002130 <__aeabi_dsub+0x368>)
 8002006:	428a      	cmp	r2, r1
 8002008:	d100      	bne.n	800200c <__aeabi_dsub+0x244>
 800200a:	e1be      	b.n	800238a <__aeabi_dsub+0x5c2>
 800200c:	2180      	movs	r1, #128	; 0x80
 800200e:	464c      	mov	r4, r9
 8002010:	0409      	lsls	r1, r1, #16
 8002012:	430c      	orrs	r4, r1
 8002014:	46a1      	mov	r9, r4
 8002016:	4661      	mov	r1, ip
 8002018:	2938      	cmp	r1, #56	; 0x38
 800201a:	dd00      	ble.n	800201e <__aeabi_dsub+0x256>
 800201c:	e1ba      	b.n	8002394 <__aeabi_dsub+0x5cc>
 800201e:	291f      	cmp	r1, #31
 8002020:	dd00      	ble.n	8002024 <__aeabi_dsub+0x25c>
 8002022:	e227      	b.n	8002474 <__aeabi_dsub+0x6ac>
 8002024:	2420      	movs	r4, #32
 8002026:	1a64      	subs	r4, r4, r1
 8002028:	4649      	mov	r1, r9
 800202a:	40a1      	lsls	r1, r4
 800202c:	001e      	movs	r6, r3
 800202e:	4688      	mov	r8, r1
 8002030:	4661      	mov	r1, ip
 8002032:	40a3      	lsls	r3, r4
 8002034:	40ce      	lsrs	r6, r1
 8002036:	4641      	mov	r1, r8
 8002038:	1e5c      	subs	r4, r3, #1
 800203a:	41a3      	sbcs	r3, r4
 800203c:	4331      	orrs	r1, r6
 800203e:	4319      	orrs	r1, r3
 8002040:	000c      	movs	r4, r1
 8002042:	4663      	mov	r3, ip
 8002044:	4649      	mov	r1, r9
 8002046:	40d9      	lsrs	r1, r3
 8002048:	187f      	adds	r7, r7, r1
 800204a:	1824      	adds	r4, r4, r0
 800204c:	4284      	cmp	r4, r0
 800204e:	419b      	sbcs	r3, r3
 8002050:	425b      	negs	r3, r3
 8002052:	469a      	mov	sl, r3
 8002054:	0016      	movs	r6, r2
 8002056:	44ba      	add	sl, r7
 8002058:	e05d      	b.n	8002116 <__aeabi_dsub+0x34e>
 800205a:	4c38      	ldr	r4, [pc, #224]	; (800213c <__aeabi_dsub+0x374>)
 800205c:	1c72      	adds	r2, r6, #1
 800205e:	4222      	tst	r2, r4
 8002060:	d000      	beq.n	8002064 <__aeabi_dsub+0x29c>
 8002062:	e0df      	b.n	8002224 <__aeabi_dsub+0x45c>
 8002064:	464a      	mov	r2, r9
 8002066:	431a      	orrs	r2, r3
 8002068:	2e00      	cmp	r6, #0
 800206a:	d000      	beq.n	800206e <__aeabi_dsub+0x2a6>
 800206c:	e15c      	b.n	8002328 <__aeabi_dsub+0x560>
 800206e:	2a00      	cmp	r2, #0
 8002070:	d100      	bne.n	8002074 <__aeabi_dsub+0x2ac>
 8002072:	e1cf      	b.n	8002414 <__aeabi_dsub+0x64c>
 8002074:	003a      	movs	r2, r7
 8002076:	4302      	orrs	r2, r0
 8002078:	d100      	bne.n	800207c <__aeabi_dsub+0x2b4>
 800207a:	e17f      	b.n	800237c <__aeabi_dsub+0x5b4>
 800207c:	1a1c      	subs	r4, r3, r0
 800207e:	464a      	mov	r2, r9
 8002080:	42a3      	cmp	r3, r4
 8002082:	4189      	sbcs	r1, r1
 8002084:	1bd2      	subs	r2, r2, r7
 8002086:	4249      	negs	r1, r1
 8002088:	1a52      	subs	r2, r2, r1
 800208a:	4692      	mov	sl, r2
 800208c:	0212      	lsls	r2, r2, #8
 800208e:	d400      	bmi.n	8002092 <__aeabi_dsub+0x2ca>
 8002090:	e20a      	b.n	80024a8 <__aeabi_dsub+0x6e0>
 8002092:	1ac4      	subs	r4, r0, r3
 8002094:	42a0      	cmp	r0, r4
 8002096:	4180      	sbcs	r0, r0
 8002098:	464b      	mov	r3, r9
 800209a:	4240      	negs	r0, r0
 800209c:	1aff      	subs	r7, r7, r3
 800209e:	1a3b      	subs	r3, r7, r0
 80020a0:	469a      	mov	sl, r3
 80020a2:	465d      	mov	r5, fp
 80020a4:	e71a      	b.n	8001edc <__aeabi_dsub+0x114>
 80020a6:	003a      	movs	r2, r7
 80020a8:	4302      	orrs	r2, r0
 80020aa:	d073      	beq.n	8002194 <__aeabi_dsub+0x3cc>
 80020ac:	0022      	movs	r2, r4
 80020ae:	3a01      	subs	r2, #1
 80020b0:	2c01      	cmp	r4, #1
 80020b2:	d100      	bne.n	80020b6 <__aeabi_dsub+0x2ee>
 80020b4:	e0cb      	b.n	800224e <__aeabi_dsub+0x486>
 80020b6:	4554      	cmp	r4, sl
 80020b8:	d042      	beq.n	8002140 <__aeabi_dsub+0x378>
 80020ba:	4694      	mov	ip, r2
 80020bc:	e748      	b.n	8001f50 <__aeabi_dsub+0x188>
 80020be:	0010      	movs	r0, r2
 80020c0:	3b1f      	subs	r3, #31
 80020c2:	40d8      	lsrs	r0, r3
 80020c4:	2920      	cmp	r1, #32
 80020c6:	d003      	beq.n	80020d0 <__aeabi_dsub+0x308>
 80020c8:	2340      	movs	r3, #64	; 0x40
 80020ca:	1a5b      	subs	r3, r3, r1
 80020cc:	409a      	lsls	r2, r3
 80020ce:	4314      	orrs	r4, r2
 80020d0:	1e63      	subs	r3, r4, #1
 80020d2:	419c      	sbcs	r4, r3
 80020d4:	2300      	movs	r3, #0
 80020d6:	2600      	movs	r6, #0
 80020d8:	469a      	mov	sl, r3
 80020da:	4304      	orrs	r4, r0
 80020dc:	0763      	lsls	r3, r4, #29
 80020de:	d000      	beq.n	80020e2 <__aeabi_dsub+0x31a>
 80020e0:	e6fe      	b.n	8001ee0 <__aeabi_dsub+0x118>
 80020e2:	4652      	mov	r2, sl
 80020e4:	08e3      	lsrs	r3, r4, #3
 80020e6:	0752      	lsls	r2, r2, #29
 80020e8:	4313      	orrs	r3, r2
 80020ea:	4652      	mov	r2, sl
 80020ec:	46b4      	mov	ip, r6
 80020ee:	08d2      	lsrs	r2, r2, #3
 80020f0:	490f      	ldr	r1, [pc, #60]	; (8002130 <__aeabi_dsub+0x368>)
 80020f2:	458c      	cmp	ip, r1
 80020f4:	d02a      	beq.n	800214c <__aeabi_dsub+0x384>
 80020f6:	0312      	lsls	r2, r2, #12
 80020f8:	0b14      	lsrs	r4, r2, #12
 80020fa:	4662      	mov	r2, ip
 80020fc:	0552      	lsls	r2, r2, #21
 80020fe:	0d52      	lsrs	r2, r2, #21
 8002100:	e70c      	b.n	8001f1c <__aeabi_dsub+0x154>
 8002102:	003c      	movs	r4, r7
 8002104:	4304      	orrs	r4, r0
 8002106:	1e62      	subs	r2, r4, #1
 8002108:	4194      	sbcs	r4, r2
 800210a:	18e4      	adds	r4, r4, r3
 800210c:	429c      	cmp	r4, r3
 800210e:	4192      	sbcs	r2, r2
 8002110:	4252      	negs	r2, r2
 8002112:	444a      	add	r2, r9
 8002114:	4692      	mov	sl, r2
 8002116:	4653      	mov	r3, sl
 8002118:	021b      	lsls	r3, r3, #8
 800211a:	d5df      	bpl.n	80020dc <__aeabi_dsub+0x314>
 800211c:	4b04      	ldr	r3, [pc, #16]	; (8002130 <__aeabi_dsub+0x368>)
 800211e:	3601      	adds	r6, #1
 8002120:	429e      	cmp	r6, r3
 8002122:	d000      	beq.n	8002126 <__aeabi_dsub+0x35e>
 8002124:	e0a0      	b.n	8002268 <__aeabi_dsub+0x4a0>
 8002126:	0032      	movs	r2, r6
 8002128:	2400      	movs	r4, #0
 800212a:	2300      	movs	r3, #0
 800212c:	e6f6      	b.n	8001f1c <__aeabi_dsub+0x154>
 800212e:	46c0      	nop			; (mov r8, r8)
 8002130:	000007ff 	.word	0x000007ff
 8002134:	ff7fffff 	.word	0xff7fffff
 8002138:	fffff801 	.word	0xfffff801
 800213c:	000007fe 	.word	0x000007fe
 8002140:	08db      	lsrs	r3, r3, #3
 8002142:	464a      	mov	r2, r9
 8002144:	0752      	lsls	r2, r2, #29
 8002146:	4313      	orrs	r3, r2
 8002148:	464a      	mov	r2, r9
 800214a:	08d2      	lsrs	r2, r2, #3
 800214c:	0019      	movs	r1, r3
 800214e:	4311      	orrs	r1, r2
 8002150:	d100      	bne.n	8002154 <__aeabi_dsub+0x38c>
 8002152:	e1b5      	b.n	80024c0 <__aeabi_dsub+0x6f8>
 8002154:	2480      	movs	r4, #128	; 0x80
 8002156:	0324      	lsls	r4, r4, #12
 8002158:	4314      	orrs	r4, r2
 800215a:	0324      	lsls	r4, r4, #12
 800215c:	4ad5      	ldr	r2, [pc, #852]	; (80024b4 <__aeabi_dsub+0x6ec>)
 800215e:	0b24      	lsrs	r4, r4, #12
 8002160:	e6dc      	b.n	8001f1c <__aeabi_dsub+0x154>
 8002162:	0020      	movs	r0, r4
 8002164:	f000 faa6 	bl	80026b4 <__clzsi2>
 8002168:	0003      	movs	r3, r0
 800216a:	3318      	adds	r3, #24
 800216c:	2b1f      	cmp	r3, #31
 800216e:	dc00      	bgt.n	8002172 <__aeabi_dsub+0x3aa>
 8002170:	e695      	b.n	8001e9e <__aeabi_dsub+0xd6>
 8002172:	0022      	movs	r2, r4
 8002174:	3808      	subs	r0, #8
 8002176:	4082      	lsls	r2, r0
 8002178:	2400      	movs	r4, #0
 800217a:	429e      	cmp	r6, r3
 800217c:	dc00      	bgt.n	8002180 <__aeabi_dsub+0x3b8>
 800217e:	e69a      	b.n	8001eb6 <__aeabi_dsub+0xee>
 8002180:	1af6      	subs	r6, r6, r3
 8002182:	4bcd      	ldr	r3, [pc, #820]	; (80024b8 <__aeabi_dsub+0x6f0>)
 8002184:	401a      	ands	r2, r3
 8002186:	4692      	mov	sl, r2
 8002188:	e6a8      	b.n	8001edc <__aeabi_dsub+0x114>
 800218a:	003c      	movs	r4, r7
 800218c:	4304      	orrs	r4, r0
 800218e:	1e62      	subs	r2, r4, #1
 8002190:	4194      	sbcs	r4, r2
 8002192:	e66c      	b.n	8001e6e <__aeabi_dsub+0xa6>
 8002194:	464a      	mov	r2, r9
 8002196:	08db      	lsrs	r3, r3, #3
 8002198:	0752      	lsls	r2, r2, #29
 800219a:	4313      	orrs	r3, r2
 800219c:	464a      	mov	r2, r9
 800219e:	08d2      	lsrs	r2, r2, #3
 80021a0:	e7a6      	b.n	80020f0 <__aeabi_dsub+0x328>
 80021a2:	4cc6      	ldr	r4, [pc, #792]	; (80024bc <__aeabi_dsub+0x6f4>)
 80021a4:	1c72      	adds	r2, r6, #1
 80021a6:	4222      	tst	r2, r4
 80021a8:	d000      	beq.n	80021ac <__aeabi_dsub+0x3e4>
 80021aa:	e0ac      	b.n	8002306 <__aeabi_dsub+0x53e>
 80021ac:	464a      	mov	r2, r9
 80021ae:	431a      	orrs	r2, r3
 80021b0:	2e00      	cmp	r6, #0
 80021b2:	d000      	beq.n	80021b6 <__aeabi_dsub+0x3ee>
 80021b4:	e105      	b.n	80023c2 <__aeabi_dsub+0x5fa>
 80021b6:	2a00      	cmp	r2, #0
 80021b8:	d100      	bne.n	80021bc <__aeabi_dsub+0x3f4>
 80021ba:	e156      	b.n	800246a <__aeabi_dsub+0x6a2>
 80021bc:	003a      	movs	r2, r7
 80021be:	4302      	orrs	r2, r0
 80021c0:	d100      	bne.n	80021c4 <__aeabi_dsub+0x3fc>
 80021c2:	e0db      	b.n	800237c <__aeabi_dsub+0x5b4>
 80021c4:	181c      	adds	r4, r3, r0
 80021c6:	429c      	cmp	r4, r3
 80021c8:	419b      	sbcs	r3, r3
 80021ca:	444f      	add	r7, r9
 80021cc:	46ba      	mov	sl, r7
 80021ce:	425b      	negs	r3, r3
 80021d0:	449a      	add	sl, r3
 80021d2:	4653      	mov	r3, sl
 80021d4:	021b      	lsls	r3, r3, #8
 80021d6:	d400      	bmi.n	80021da <__aeabi_dsub+0x412>
 80021d8:	e780      	b.n	80020dc <__aeabi_dsub+0x314>
 80021da:	4652      	mov	r2, sl
 80021dc:	4bb6      	ldr	r3, [pc, #728]	; (80024b8 <__aeabi_dsub+0x6f0>)
 80021de:	2601      	movs	r6, #1
 80021e0:	401a      	ands	r2, r3
 80021e2:	4692      	mov	sl, r2
 80021e4:	e77a      	b.n	80020dc <__aeabi_dsub+0x314>
 80021e6:	4cb3      	ldr	r4, [pc, #716]	; (80024b4 <__aeabi_dsub+0x6ec>)
 80021e8:	42a2      	cmp	r2, r4
 80021ea:	d100      	bne.n	80021ee <__aeabi_dsub+0x426>
 80021ec:	e0c0      	b.n	8002370 <__aeabi_dsub+0x5a8>
 80021ee:	2480      	movs	r4, #128	; 0x80
 80021f0:	464d      	mov	r5, r9
 80021f2:	0424      	lsls	r4, r4, #16
 80021f4:	4325      	orrs	r5, r4
 80021f6:	46a9      	mov	r9, r5
 80021f8:	4664      	mov	r4, ip
 80021fa:	2c38      	cmp	r4, #56	; 0x38
 80021fc:	dc53      	bgt.n	80022a6 <__aeabi_dsub+0x4de>
 80021fe:	4661      	mov	r1, ip
 8002200:	2c1f      	cmp	r4, #31
 8002202:	dd00      	ble.n	8002206 <__aeabi_dsub+0x43e>
 8002204:	e0cd      	b.n	80023a2 <__aeabi_dsub+0x5da>
 8002206:	2520      	movs	r5, #32
 8002208:	001e      	movs	r6, r3
 800220a:	1b2d      	subs	r5, r5, r4
 800220c:	464c      	mov	r4, r9
 800220e:	40ab      	lsls	r3, r5
 8002210:	40ac      	lsls	r4, r5
 8002212:	40ce      	lsrs	r6, r1
 8002214:	1e5d      	subs	r5, r3, #1
 8002216:	41ab      	sbcs	r3, r5
 8002218:	4334      	orrs	r4, r6
 800221a:	4323      	orrs	r3, r4
 800221c:	464c      	mov	r4, r9
 800221e:	40cc      	lsrs	r4, r1
 8002220:	1b3f      	subs	r7, r7, r4
 8002222:	e045      	b.n	80022b0 <__aeabi_dsub+0x4e8>
 8002224:	464a      	mov	r2, r9
 8002226:	1a1c      	subs	r4, r3, r0
 8002228:	1bd1      	subs	r1, r2, r7
 800222a:	42a3      	cmp	r3, r4
 800222c:	4192      	sbcs	r2, r2
 800222e:	4252      	negs	r2, r2
 8002230:	4692      	mov	sl, r2
 8002232:	000a      	movs	r2, r1
 8002234:	4651      	mov	r1, sl
 8002236:	1a52      	subs	r2, r2, r1
 8002238:	4692      	mov	sl, r2
 800223a:	0212      	lsls	r2, r2, #8
 800223c:	d500      	bpl.n	8002240 <__aeabi_dsub+0x478>
 800223e:	e083      	b.n	8002348 <__aeabi_dsub+0x580>
 8002240:	4653      	mov	r3, sl
 8002242:	4323      	orrs	r3, r4
 8002244:	d000      	beq.n	8002248 <__aeabi_dsub+0x480>
 8002246:	e621      	b.n	8001e8c <__aeabi_dsub+0xc4>
 8002248:	2200      	movs	r2, #0
 800224a:	2500      	movs	r5, #0
 800224c:	e753      	b.n	80020f6 <__aeabi_dsub+0x32e>
 800224e:	181c      	adds	r4, r3, r0
 8002250:	429c      	cmp	r4, r3
 8002252:	419b      	sbcs	r3, r3
 8002254:	444f      	add	r7, r9
 8002256:	46ba      	mov	sl, r7
 8002258:	425b      	negs	r3, r3
 800225a:	449a      	add	sl, r3
 800225c:	4653      	mov	r3, sl
 800225e:	2601      	movs	r6, #1
 8002260:	021b      	lsls	r3, r3, #8
 8002262:	d400      	bmi.n	8002266 <__aeabi_dsub+0x49e>
 8002264:	e73a      	b.n	80020dc <__aeabi_dsub+0x314>
 8002266:	2602      	movs	r6, #2
 8002268:	4652      	mov	r2, sl
 800226a:	4b93      	ldr	r3, [pc, #588]	; (80024b8 <__aeabi_dsub+0x6f0>)
 800226c:	2101      	movs	r1, #1
 800226e:	401a      	ands	r2, r3
 8002270:	0013      	movs	r3, r2
 8002272:	4021      	ands	r1, r4
 8002274:	0862      	lsrs	r2, r4, #1
 8002276:	430a      	orrs	r2, r1
 8002278:	07dc      	lsls	r4, r3, #31
 800227a:	085b      	lsrs	r3, r3, #1
 800227c:	469a      	mov	sl, r3
 800227e:	4314      	orrs	r4, r2
 8002280:	e62c      	b.n	8001edc <__aeabi_dsub+0x114>
 8002282:	0039      	movs	r1, r7
 8002284:	3a20      	subs	r2, #32
 8002286:	40d1      	lsrs	r1, r2
 8002288:	4662      	mov	r2, ip
 800228a:	2a20      	cmp	r2, #32
 800228c:	d006      	beq.n	800229c <__aeabi_dsub+0x4d4>
 800228e:	4664      	mov	r4, ip
 8002290:	2240      	movs	r2, #64	; 0x40
 8002292:	1b12      	subs	r2, r2, r4
 8002294:	003c      	movs	r4, r7
 8002296:	4094      	lsls	r4, r2
 8002298:	4304      	orrs	r4, r0
 800229a:	9401      	str	r4, [sp, #4]
 800229c:	9c01      	ldr	r4, [sp, #4]
 800229e:	1e62      	subs	r2, r4, #1
 80022a0:	4194      	sbcs	r4, r2
 80022a2:	430c      	orrs	r4, r1
 80022a4:	e5e3      	b.n	8001e6e <__aeabi_dsub+0xa6>
 80022a6:	4649      	mov	r1, r9
 80022a8:	4319      	orrs	r1, r3
 80022aa:	000b      	movs	r3, r1
 80022ac:	1e5c      	subs	r4, r3, #1
 80022ae:	41a3      	sbcs	r3, r4
 80022b0:	1ac4      	subs	r4, r0, r3
 80022b2:	42a0      	cmp	r0, r4
 80022b4:	419b      	sbcs	r3, r3
 80022b6:	425b      	negs	r3, r3
 80022b8:	1afb      	subs	r3, r7, r3
 80022ba:	469a      	mov	sl, r3
 80022bc:	465d      	mov	r5, fp
 80022be:	0016      	movs	r6, r2
 80022c0:	e5dc      	b.n	8001e7c <__aeabi_dsub+0xb4>
 80022c2:	4649      	mov	r1, r9
 80022c4:	4319      	orrs	r1, r3
 80022c6:	d100      	bne.n	80022ca <__aeabi_dsub+0x502>
 80022c8:	e0ae      	b.n	8002428 <__aeabi_dsub+0x660>
 80022ca:	4661      	mov	r1, ip
 80022cc:	4664      	mov	r4, ip
 80022ce:	3901      	subs	r1, #1
 80022d0:	2c01      	cmp	r4, #1
 80022d2:	d100      	bne.n	80022d6 <__aeabi_dsub+0x50e>
 80022d4:	e0e0      	b.n	8002498 <__aeabi_dsub+0x6d0>
 80022d6:	4c77      	ldr	r4, [pc, #476]	; (80024b4 <__aeabi_dsub+0x6ec>)
 80022d8:	45a4      	cmp	ip, r4
 80022da:	d056      	beq.n	800238a <__aeabi_dsub+0x5c2>
 80022dc:	468c      	mov	ip, r1
 80022de:	e69a      	b.n	8002016 <__aeabi_dsub+0x24e>
 80022e0:	4661      	mov	r1, ip
 80022e2:	2220      	movs	r2, #32
 80022e4:	003c      	movs	r4, r7
 80022e6:	1a52      	subs	r2, r2, r1
 80022e8:	4094      	lsls	r4, r2
 80022ea:	0001      	movs	r1, r0
 80022ec:	4090      	lsls	r0, r2
 80022ee:	46a0      	mov	r8, r4
 80022f0:	4664      	mov	r4, ip
 80022f2:	1e42      	subs	r2, r0, #1
 80022f4:	4190      	sbcs	r0, r2
 80022f6:	4662      	mov	r2, ip
 80022f8:	40e1      	lsrs	r1, r4
 80022fa:	4644      	mov	r4, r8
 80022fc:	40d7      	lsrs	r7, r2
 80022fe:	430c      	orrs	r4, r1
 8002300:	4304      	orrs	r4, r0
 8002302:	44b9      	add	r9, r7
 8002304:	e701      	b.n	800210a <__aeabi_dsub+0x342>
 8002306:	496b      	ldr	r1, [pc, #428]	; (80024b4 <__aeabi_dsub+0x6ec>)
 8002308:	428a      	cmp	r2, r1
 800230a:	d100      	bne.n	800230e <__aeabi_dsub+0x546>
 800230c:	e70c      	b.n	8002128 <__aeabi_dsub+0x360>
 800230e:	1818      	adds	r0, r3, r0
 8002310:	4298      	cmp	r0, r3
 8002312:	419b      	sbcs	r3, r3
 8002314:	444f      	add	r7, r9
 8002316:	425b      	negs	r3, r3
 8002318:	18fb      	adds	r3, r7, r3
 800231a:	07dc      	lsls	r4, r3, #31
 800231c:	0840      	lsrs	r0, r0, #1
 800231e:	085b      	lsrs	r3, r3, #1
 8002320:	469a      	mov	sl, r3
 8002322:	0016      	movs	r6, r2
 8002324:	4304      	orrs	r4, r0
 8002326:	e6d9      	b.n	80020dc <__aeabi_dsub+0x314>
 8002328:	2a00      	cmp	r2, #0
 800232a:	d000      	beq.n	800232e <__aeabi_dsub+0x566>
 800232c:	e081      	b.n	8002432 <__aeabi_dsub+0x66a>
 800232e:	003b      	movs	r3, r7
 8002330:	4303      	orrs	r3, r0
 8002332:	d11d      	bne.n	8002370 <__aeabi_dsub+0x5a8>
 8002334:	2280      	movs	r2, #128	; 0x80
 8002336:	2500      	movs	r5, #0
 8002338:	0312      	lsls	r2, r2, #12
 800233a:	e70b      	b.n	8002154 <__aeabi_dsub+0x38c>
 800233c:	08c0      	lsrs	r0, r0, #3
 800233e:	077b      	lsls	r3, r7, #29
 8002340:	465d      	mov	r5, fp
 8002342:	4303      	orrs	r3, r0
 8002344:	08fa      	lsrs	r2, r7, #3
 8002346:	e6d3      	b.n	80020f0 <__aeabi_dsub+0x328>
 8002348:	1ac4      	subs	r4, r0, r3
 800234a:	42a0      	cmp	r0, r4
 800234c:	4180      	sbcs	r0, r0
 800234e:	464b      	mov	r3, r9
 8002350:	4240      	negs	r0, r0
 8002352:	1aff      	subs	r7, r7, r3
 8002354:	1a3b      	subs	r3, r7, r0
 8002356:	469a      	mov	sl, r3
 8002358:	465d      	mov	r5, fp
 800235a:	e597      	b.n	8001e8c <__aeabi_dsub+0xc4>
 800235c:	1a1c      	subs	r4, r3, r0
 800235e:	464a      	mov	r2, r9
 8002360:	42a3      	cmp	r3, r4
 8002362:	419b      	sbcs	r3, r3
 8002364:	1bd7      	subs	r7, r2, r7
 8002366:	425b      	negs	r3, r3
 8002368:	1afb      	subs	r3, r7, r3
 800236a:	469a      	mov	sl, r3
 800236c:	2601      	movs	r6, #1
 800236e:	e585      	b.n	8001e7c <__aeabi_dsub+0xb4>
 8002370:	08c0      	lsrs	r0, r0, #3
 8002372:	077b      	lsls	r3, r7, #29
 8002374:	465d      	mov	r5, fp
 8002376:	4303      	orrs	r3, r0
 8002378:	08fa      	lsrs	r2, r7, #3
 800237a:	e6e7      	b.n	800214c <__aeabi_dsub+0x384>
 800237c:	464a      	mov	r2, r9
 800237e:	08db      	lsrs	r3, r3, #3
 8002380:	0752      	lsls	r2, r2, #29
 8002382:	4313      	orrs	r3, r2
 8002384:	464a      	mov	r2, r9
 8002386:	08d2      	lsrs	r2, r2, #3
 8002388:	e6b5      	b.n	80020f6 <__aeabi_dsub+0x32e>
 800238a:	08c0      	lsrs	r0, r0, #3
 800238c:	077b      	lsls	r3, r7, #29
 800238e:	4303      	orrs	r3, r0
 8002390:	08fa      	lsrs	r2, r7, #3
 8002392:	e6db      	b.n	800214c <__aeabi_dsub+0x384>
 8002394:	4649      	mov	r1, r9
 8002396:	4319      	orrs	r1, r3
 8002398:	000b      	movs	r3, r1
 800239a:	1e59      	subs	r1, r3, #1
 800239c:	418b      	sbcs	r3, r1
 800239e:	001c      	movs	r4, r3
 80023a0:	e653      	b.n	800204a <__aeabi_dsub+0x282>
 80023a2:	464d      	mov	r5, r9
 80023a4:	3c20      	subs	r4, #32
 80023a6:	40e5      	lsrs	r5, r4
 80023a8:	2920      	cmp	r1, #32
 80023aa:	d005      	beq.n	80023b8 <__aeabi_dsub+0x5f0>
 80023ac:	2440      	movs	r4, #64	; 0x40
 80023ae:	1a64      	subs	r4, r4, r1
 80023b0:	4649      	mov	r1, r9
 80023b2:	40a1      	lsls	r1, r4
 80023b4:	430b      	orrs	r3, r1
 80023b6:	4698      	mov	r8, r3
 80023b8:	4643      	mov	r3, r8
 80023ba:	1e5c      	subs	r4, r3, #1
 80023bc:	41a3      	sbcs	r3, r4
 80023be:	432b      	orrs	r3, r5
 80023c0:	e776      	b.n	80022b0 <__aeabi_dsub+0x4e8>
 80023c2:	2a00      	cmp	r2, #0
 80023c4:	d0e1      	beq.n	800238a <__aeabi_dsub+0x5c2>
 80023c6:	003a      	movs	r2, r7
 80023c8:	08db      	lsrs	r3, r3, #3
 80023ca:	4302      	orrs	r2, r0
 80023cc:	d100      	bne.n	80023d0 <__aeabi_dsub+0x608>
 80023ce:	e6b8      	b.n	8002142 <__aeabi_dsub+0x37a>
 80023d0:	464a      	mov	r2, r9
 80023d2:	0752      	lsls	r2, r2, #29
 80023d4:	2480      	movs	r4, #128	; 0x80
 80023d6:	4313      	orrs	r3, r2
 80023d8:	464a      	mov	r2, r9
 80023da:	0324      	lsls	r4, r4, #12
 80023dc:	08d2      	lsrs	r2, r2, #3
 80023de:	4222      	tst	r2, r4
 80023e0:	d007      	beq.n	80023f2 <__aeabi_dsub+0x62a>
 80023e2:	08fe      	lsrs	r6, r7, #3
 80023e4:	4226      	tst	r6, r4
 80023e6:	d104      	bne.n	80023f2 <__aeabi_dsub+0x62a>
 80023e8:	465d      	mov	r5, fp
 80023ea:	0032      	movs	r2, r6
 80023ec:	08c3      	lsrs	r3, r0, #3
 80023ee:	077f      	lsls	r7, r7, #29
 80023f0:	433b      	orrs	r3, r7
 80023f2:	0f59      	lsrs	r1, r3, #29
 80023f4:	00db      	lsls	r3, r3, #3
 80023f6:	0749      	lsls	r1, r1, #29
 80023f8:	08db      	lsrs	r3, r3, #3
 80023fa:	430b      	orrs	r3, r1
 80023fc:	e6a6      	b.n	800214c <__aeabi_dsub+0x384>
 80023fe:	1ac4      	subs	r4, r0, r3
 8002400:	42a0      	cmp	r0, r4
 8002402:	4180      	sbcs	r0, r0
 8002404:	464b      	mov	r3, r9
 8002406:	4240      	negs	r0, r0
 8002408:	1aff      	subs	r7, r7, r3
 800240a:	1a3b      	subs	r3, r7, r0
 800240c:	469a      	mov	sl, r3
 800240e:	465d      	mov	r5, fp
 8002410:	2601      	movs	r6, #1
 8002412:	e533      	b.n	8001e7c <__aeabi_dsub+0xb4>
 8002414:	003b      	movs	r3, r7
 8002416:	4303      	orrs	r3, r0
 8002418:	d100      	bne.n	800241c <__aeabi_dsub+0x654>
 800241a:	e715      	b.n	8002248 <__aeabi_dsub+0x480>
 800241c:	08c0      	lsrs	r0, r0, #3
 800241e:	077b      	lsls	r3, r7, #29
 8002420:	465d      	mov	r5, fp
 8002422:	4303      	orrs	r3, r0
 8002424:	08fa      	lsrs	r2, r7, #3
 8002426:	e666      	b.n	80020f6 <__aeabi_dsub+0x32e>
 8002428:	08c0      	lsrs	r0, r0, #3
 800242a:	077b      	lsls	r3, r7, #29
 800242c:	4303      	orrs	r3, r0
 800242e:	08fa      	lsrs	r2, r7, #3
 8002430:	e65e      	b.n	80020f0 <__aeabi_dsub+0x328>
 8002432:	003a      	movs	r2, r7
 8002434:	08db      	lsrs	r3, r3, #3
 8002436:	4302      	orrs	r2, r0
 8002438:	d100      	bne.n	800243c <__aeabi_dsub+0x674>
 800243a:	e682      	b.n	8002142 <__aeabi_dsub+0x37a>
 800243c:	464a      	mov	r2, r9
 800243e:	0752      	lsls	r2, r2, #29
 8002440:	2480      	movs	r4, #128	; 0x80
 8002442:	4313      	orrs	r3, r2
 8002444:	464a      	mov	r2, r9
 8002446:	0324      	lsls	r4, r4, #12
 8002448:	08d2      	lsrs	r2, r2, #3
 800244a:	4222      	tst	r2, r4
 800244c:	d007      	beq.n	800245e <__aeabi_dsub+0x696>
 800244e:	08fe      	lsrs	r6, r7, #3
 8002450:	4226      	tst	r6, r4
 8002452:	d104      	bne.n	800245e <__aeabi_dsub+0x696>
 8002454:	465d      	mov	r5, fp
 8002456:	0032      	movs	r2, r6
 8002458:	08c3      	lsrs	r3, r0, #3
 800245a:	077f      	lsls	r7, r7, #29
 800245c:	433b      	orrs	r3, r7
 800245e:	0f59      	lsrs	r1, r3, #29
 8002460:	00db      	lsls	r3, r3, #3
 8002462:	08db      	lsrs	r3, r3, #3
 8002464:	0749      	lsls	r1, r1, #29
 8002466:	430b      	orrs	r3, r1
 8002468:	e670      	b.n	800214c <__aeabi_dsub+0x384>
 800246a:	08c0      	lsrs	r0, r0, #3
 800246c:	077b      	lsls	r3, r7, #29
 800246e:	4303      	orrs	r3, r0
 8002470:	08fa      	lsrs	r2, r7, #3
 8002472:	e640      	b.n	80020f6 <__aeabi_dsub+0x32e>
 8002474:	464c      	mov	r4, r9
 8002476:	3920      	subs	r1, #32
 8002478:	40cc      	lsrs	r4, r1
 800247a:	4661      	mov	r1, ip
 800247c:	2920      	cmp	r1, #32
 800247e:	d006      	beq.n	800248e <__aeabi_dsub+0x6c6>
 8002480:	4666      	mov	r6, ip
 8002482:	2140      	movs	r1, #64	; 0x40
 8002484:	1b89      	subs	r1, r1, r6
 8002486:	464e      	mov	r6, r9
 8002488:	408e      	lsls	r6, r1
 800248a:	4333      	orrs	r3, r6
 800248c:	4698      	mov	r8, r3
 800248e:	4643      	mov	r3, r8
 8002490:	1e59      	subs	r1, r3, #1
 8002492:	418b      	sbcs	r3, r1
 8002494:	431c      	orrs	r4, r3
 8002496:	e5d8      	b.n	800204a <__aeabi_dsub+0x282>
 8002498:	181c      	adds	r4, r3, r0
 800249a:	4284      	cmp	r4, r0
 800249c:	4180      	sbcs	r0, r0
 800249e:	444f      	add	r7, r9
 80024a0:	46ba      	mov	sl, r7
 80024a2:	4240      	negs	r0, r0
 80024a4:	4482      	add	sl, r0
 80024a6:	e6d9      	b.n	800225c <__aeabi_dsub+0x494>
 80024a8:	4653      	mov	r3, sl
 80024aa:	4323      	orrs	r3, r4
 80024ac:	d100      	bne.n	80024b0 <__aeabi_dsub+0x6e8>
 80024ae:	e6cb      	b.n	8002248 <__aeabi_dsub+0x480>
 80024b0:	e614      	b.n	80020dc <__aeabi_dsub+0x314>
 80024b2:	46c0      	nop			; (mov r8, r8)
 80024b4:	000007ff 	.word	0x000007ff
 80024b8:	ff7fffff 	.word	0xff7fffff
 80024bc:	000007fe 	.word	0x000007fe
 80024c0:	2300      	movs	r3, #0
 80024c2:	4a01      	ldr	r2, [pc, #4]	; (80024c8 <__aeabi_dsub+0x700>)
 80024c4:	001c      	movs	r4, r3
 80024c6:	e529      	b.n	8001f1c <__aeabi_dsub+0x154>
 80024c8:	000007ff 	.word	0x000007ff

080024cc <__aeabi_ui2d>:
 80024cc:	b510      	push	{r4, lr}
 80024ce:	1e04      	subs	r4, r0, #0
 80024d0:	d010      	beq.n	80024f4 <__aeabi_ui2d+0x28>
 80024d2:	f000 f8ef 	bl	80026b4 <__clzsi2>
 80024d6:	4b0f      	ldr	r3, [pc, #60]	; (8002514 <__aeabi_ui2d+0x48>)
 80024d8:	1a1b      	subs	r3, r3, r0
 80024da:	280a      	cmp	r0, #10
 80024dc:	dc11      	bgt.n	8002502 <__aeabi_ui2d+0x36>
 80024de:	220b      	movs	r2, #11
 80024e0:	0021      	movs	r1, r4
 80024e2:	1a12      	subs	r2, r2, r0
 80024e4:	40d1      	lsrs	r1, r2
 80024e6:	3015      	adds	r0, #21
 80024e8:	030a      	lsls	r2, r1, #12
 80024ea:	055b      	lsls	r3, r3, #21
 80024ec:	4084      	lsls	r4, r0
 80024ee:	0b12      	lsrs	r2, r2, #12
 80024f0:	0d5b      	lsrs	r3, r3, #21
 80024f2:	e001      	b.n	80024f8 <__aeabi_ui2d+0x2c>
 80024f4:	2300      	movs	r3, #0
 80024f6:	2200      	movs	r2, #0
 80024f8:	051b      	lsls	r3, r3, #20
 80024fa:	4313      	orrs	r3, r2
 80024fc:	0020      	movs	r0, r4
 80024fe:	0019      	movs	r1, r3
 8002500:	bd10      	pop	{r4, pc}
 8002502:	0022      	movs	r2, r4
 8002504:	380b      	subs	r0, #11
 8002506:	4082      	lsls	r2, r0
 8002508:	055b      	lsls	r3, r3, #21
 800250a:	0312      	lsls	r2, r2, #12
 800250c:	2400      	movs	r4, #0
 800250e:	0b12      	lsrs	r2, r2, #12
 8002510:	0d5b      	lsrs	r3, r3, #21
 8002512:	e7f1      	b.n	80024f8 <__aeabi_ui2d+0x2c>
 8002514:	0000041e 	.word	0x0000041e

08002518 <__aeabi_f2d>:
 8002518:	b570      	push	{r4, r5, r6, lr}
 800251a:	0242      	lsls	r2, r0, #9
 800251c:	0043      	lsls	r3, r0, #1
 800251e:	0fc4      	lsrs	r4, r0, #31
 8002520:	20fe      	movs	r0, #254	; 0xfe
 8002522:	0e1b      	lsrs	r3, r3, #24
 8002524:	1c59      	adds	r1, r3, #1
 8002526:	0a55      	lsrs	r5, r2, #9
 8002528:	4208      	tst	r0, r1
 800252a:	d00c      	beq.n	8002546 <__aeabi_f2d+0x2e>
 800252c:	21e0      	movs	r1, #224	; 0xe0
 800252e:	0089      	lsls	r1, r1, #2
 8002530:	468c      	mov	ip, r1
 8002532:	076d      	lsls	r5, r5, #29
 8002534:	0b12      	lsrs	r2, r2, #12
 8002536:	4463      	add	r3, ip
 8002538:	051b      	lsls	r3, r3, #20
 800253a:	4313      	orrs	r3, r2
 800253c:	07e4      	lsls	r4, r4, #31
 800253e:	4323      	orrs	r3, r4
 8002540:	0028      	movs	r0, r5
 8002542:	0019      	movs	r1, r3
 8002544:	bd70      	pop	{r4, r5, r6, pc}
 8002546:	2b00      	cmp	r3, #0
 8002548:	d114      	bne.n	8002574 <__aeabi_f2d+0x5c>
 800254a:	2d00      	cmp	r5, #0
 800254c:	d01b      	beq.n	8002586 <__aeabi_f2d+0x6e>
 800254e:	0028      	movs	r0, r5
 8002550:	f000 f8b0 	bl	80026b4 <__clzsi2>
 8002554:	280a      	cmp	r0, #10
 8002556:	dc1c      	bgt.n	8002592 <__aeabi_f2d+0x7a>
 8002558:	230b      	movs	r3, #11
 800255a:	002a      	movs	r2, r5
 800255c:	1a1b      	subs	r3, r3, r0
 800255e:	40da      	lsrs	r2, r3
 8002560:	0003      	movs	r3, r0
 8002562:	3315      	adds	r3, #21
 8002564:	409d      	lsls	r5, r3
 8002566:	4b0e      	ldr	r3, [pc, #56]	; (80025a0 <__aeabi_f2d+0x88>)
 8002568:	0312      	lsls	r2, r2, #12
 800256a:	1a1b      	subs	r3, r3, r0
 800256c:	055b      	lsls	r3, r3, #21
 800256e:	0b12      	lsrs	r2, r2, #12
 8002570:	0d5b      	lsrs	r3, r3, #21
 8002572:	e7e1      	b.n	8002538 <__aeabi_f2d+0x20>
 8002574:	2d00      	cmp	r5, #0
 8002576:	d009      	beq.n	800258c <__aeabi_f2d+0x74>
 8002578:	0b13      	lsrs	r3, r2, #12
 800257a:	2280      	movs	r2, #128	; 0x80
 800257c:	0312      	lsls	r2, r2, #12
 800257e:	431a      	orrs	r2, r3
 8002580:	076d      	lsls	r5, r5, #29
 8002582:	4b08      	ldr	r3, [pc, #32]	; (80025a4 <__aeabi_f2d+0x8c>)
 8002584:	e7d8      	b.n	8002538 <__aeabi_f2d+0x20>
 8002586:	2300      	movs	r3, #0
 8002588:	2200      	movs	r2, #0
 800258a:	e7d5      	b.n	8002538 <__aeabi_f2d+0x20>
 800258c:	2200      	movs	r2, #0
 800258e:	4b05      	ldr	r3, [pc, #20]	; (80025a4 <__aeabi_f2d+0x8c>)
 8002590:	e7d2      	b.n	8002538 <__aeabi_f2d+0x20>
 8002592:	0003      	movs	r3, r0
 8002594:	002a      	movs	r2, r5
 8002596:	3b0b      	subs	r3, #11
 8002598:	409a      	lsls	r2, r3
 800259a:	2500      	movs	r5, #0
 800259c:	e7e3      	b.n	8002566 <__aeabi_f2d+0x4e>
 800259e:	46c0      	nop			; (mov r8, r8)
 80025a0:	00000389 	.word	0x00000389
 80025a4:	000007ff 	.word	0x000007ff

080025a8 <__aeabi_d2f>:
 80025a8:	0002      	movs	r2, r0
 80025aa:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025ac:	004b      	lsls	r3, r1, #1
 80025ae:	030d      	lsls	r5, r1, #12
 80025b0:	0f40      	lsrs	r0, r0, #29
 80025b2:	0d5b      	lsrs	r3, r3, #21
 80025b4:	0fcc      	lsrs	r4, r1, #31
 80025b6:	0a6d      	lsrs	r5, r5, #9
 80025b8:	493a      	ldr	r1, [pc, #232]	; (80026a4 <__aeabi_d2f+0xfc>)
 80025ba:	4305      	orrs	r5, r0
 80025bc:	1c58      	adds	r0, r3, #1
 80025be:	00d7      	lsls	r7, r2, #3
 80025c0:	4208      	tst	r0, r1
 80025c2:	d00a      	beq.n	80025da <__aeabi_d2f+0x32>
 80025c4:	4938      	ldr	r1, [pc, #224]	; (80026a8 <__aeabi_d2f+0x100>)
 80025c6:	1859      	adds	r1, r3, r1
 80025c8:	29fe      	cmp	r1, #254	; 0xfe
 80025ca:	dd16      	ble.n	80025fa <__aeabi_d2f+0x52>
 80025cc:	20ff      	movs	r0, #255	; 0xff
 80025ce:	2200      	movs	r2, #0
 80025d0:	05c0      	lsls	r0, r0, #23
 80025d2:	4310      	orrs	r0, r2
 80025d4:	07e4      	lsls	r4, r4, #31
 80025d6:	4320      	orrs	r0, r4
 80025d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d106      	bne.n	80025ec <__aeabi_d2f+0x44>
 80025de:	433d      	orrs	r5, r7
 80025e0:	d026      	beq.n	8002630 <__aeabi_d2f+0x88>
 80025e2:	2205      	movs	r2, #5
 80025e4:	0192      	lsls	r2, r2, #6
 80025e6:	0a52      	lsrs	r2, r2, #9
 80025e8:	b2d8      	uxtb	r0, r3
 80025ea:	e7f1      	b.n	80025d0 <__aeabi_d2f+0x28>
 80025ec:	432f      	orrs	r7, r5
 80025ee:	d0ed      	beq.n	80025cc <__aeabi_d2f+0x24>
 80025f0:	2280      	movs	r2, #128	; 0x80
 80025f2:	03d2      	lsls	r2, r2, #15
 80025f4:	20ff      	movs	r0, #255	; 0xff
 80025f6:	432a      	orrs	r2, r5
 80025f8:	e7ea      	b.n	80025d0 <__aeabi_d2f+0x28>
 80025fa:	2900      	cmp	r1, #0
 80025fc:	dd1b      	ble.n	8002636 <__aeabi_d2f+0x8e>
 80025fe:	0192      	lsls	r2, r2, #6
 8002600:	1e50      	subs	r0, r2, #1
 8002602:	4182      	sbcs	r2, r0
 8002604:	00ed      	lsls	r5, r5, #3
 8002606:	0f7f      	lsrs	r7, r7, #29
 8002608:	432a      	orrs	r2, r5
 800260a:	433a      	orrs	r2, r7
 800260c:	0753      	lsls	r3, r2, #29
 800260e:	d047      	beq.n	80026a0 <__aeabi_d2f+0xf8>
 8002610:	230f      	movs	r3, #15
 8002612:	4013      	ands	r3, r2
 8002614:	2b04      	cmp	r3, #4
 8002616:	d000      	beq.n	800261a <__aeabi_d2f+0x72>
 8002618:	3204      	adds	r2, #4
 800261a:	2380      	movs	r3, #128	; 0x80
 800261c:	04db      	lsls	r3, r3, #19
 800261e:	4013      	ands	r3, r2
 8002620:	d03e      	beq.n	80026a0 <__aeabi_d2f+0xf8>
 8002622:	1c48      	adds	r0, r1, #1
 8002624:	29fe      	cmp	r1, #254	; 0xfe
 8002626:	d0d1      	beq.n	80025cc <__aeabi_d2f+0x24>
 8002628:	0192      	lsls	r2, r2, #6
 800262a:	0a52      	lsrs	r2, r2, #9
 800262c:	b2c0      	uxtb	r0, r0
 800262e:	e7cf      	b.n	80025d0 <__aeabi_d2f+0x28>
 8002630:	2000      	movs	r0, #0
 8002632:	2200      	movs	r2, #0
 8002634:	e7cc      	b.n	80025d0 <__aeabi_d2f+0x28>
 8002636:	000a      	movs	r2, r1
 8002638:	3217      	adds	r2, #23
 800263a:	db2f      	blt.n	800269c <__aeabi_d2f+0xf4>
 800263c:	2680      	movs	r6, #128	; 0x80
 800263e:	0436      	lsls	r6, r6, #16
 8002640:	432e      	orrs	r6, r5
 8002642:	251e      	movs	r5, #30
 8002644:	1a6d      	subs	r5, r5, r1
 8002646:	2d1f      	cmp	r5, #31
 8002648:	dd11      	ble.n	800266e <__aeabi_d2f+0xc6>
 800264a:	2202      	movs	r2, #2
 800264c:	4252      	negs	r2, r2
 800264e:	1a52      	subs	r2, r2, r1
 8002650:	0031      	movs	r1, r6
 8002652:	40d1      	lsrs	r1, r2
 8002654:	2d20      	cmp	r5, #32
 8002656:	d004      	beq.n	8002662 <__aeabi_d2f+0xba>
 8002658:	4a14      	ldr	r2, [pc, #80]	; (80026ac <__aeabi_d2f+0x104>)
 800265a:	4694      	mov	ip, r2
 800265c:	4463      	add	r3, ip
 800265e:	409e      	lsls	r6, r3
 8002660:	4337      	orrs	r7, r6
 8002662:	003a      	movs	r2, r7
 8002664:	1e53      	subs	r3, r2, #1
 8002666:	419a      	sbcs	r2, r3
 8002668:	430a      	orrs	r2, r1
 800266a:	2100      	movs	r1, #0
 800266c:	e7ce      	b.n	800260c <__aeabi_d2f+0x64>
 800266e:	4a10      	ldr	r2, [pc, #64]	; (80026b0 <__aeabi_d2f+0x108>)
 8002670:	0038      	movs	r0, r7
 8002672:	4694      	mov	ip, r2
 8002674:	4463      	add	r3, ip
 8002676:	4098      	lsls	r0, r3
 8002678:	003a      	movs	r2, r7
 800267a:	1e41      	subs	r1, r0, #1
 800267c:	4188      	sbcs	r0, r1
 800267e:	409e      	lsls	r6, r3
 8002680:	40ea      	lsrs	r2, r5
 8002682:	4330      	orrs	r0, r6
 8002684:	4302      	orrs	r2, r0
 8002686:	2100      	movs	r1, #0
 8002688:	0753      	lsls	r3, r2, #29
 800268a:	d1c1      	bne.n	8002610 <__aeabi_d2f+0x68>
 800268c:	2180      	movs	r1, #128	; 0x80
 800268e:	0013      	movs	r3, r2
 8002690:	04c9      	lsls	r1, r1, #19
 8002692:	2001      	movs	r0, #1
 8002694:	400b      	ands	r3, r1
 8002696:	420a      	tst	r2, r1
 8002698:	d1c6      	bne.n	8002628 <__aeabi_d2f+0x80>
 800269a:	e7a3      	b.n	80025e4 <__aeabi_d2f+0x3c>
 800269c:	2300      	movs	r3, #0
 800269e:	e7a0      	b.n	80025e2 <__aeabi_d2f+0x3a>
 80026a0:	000b      	movs	r3, r1
 80026a2:	e79f      	b.n	80025e4 <__aeabi_d2f+0x3c>
 80026a4:	000007fe 	.word	0x000007fe
 80026a8:	fffffc80 	.word	0xfffffc80
 80026ac:	fffffca2 	.word	0xfffffca2
 80026b0:	fffffc82 	.word	0xfffffc82

080026b4 <__clzsi2>:
 80026b4:	211c      	movs	r1, #28
 80026b6:	2301      	movs	r3, #1
 80026b8:	041b      	lsls	r3, r3, #16
 80026ba:	4298      	cmp	r0, r3
 80026bc:	d301      	bcc.n	80026c2 <__clzsi2+0xe>
 80026be:	0c00      	lsrs	r0, r0, #16
 80026c0:	3910      	subs	r1, #16
 80026c2:	0a1b      	lsrs	r3, r3, #8
 80026c4:	4298      	cmp	r0, r3
 80026c6:	d301      	bcc.n	80026cc <__clzsi2+0x18>
 80026c8:	0a00      	lsrs	r0, r0, #8
 80026ca:	3908      	subs	r1, #8
 80026cc:	091b      	lsrs	r3, r3, #4
 80026ce:	4298      	cmp	r0, r3
 80026d0:	d301      	bcc.n	80026d6 <__clzsi2+0x22>
 80026d2:	0900      	lsrs	r0, r0, #4
 80026d4:	3904      	subs	r1, #4
 80026d6:	a202      	add	r2, pc, #8	; (adr r2, 80026e0 <__clzsi2+0x2c>)
 80026d8:	5c10      	ldrb	r0, [r2, r0]
 80026da:	1840      	adds	r0, r0, r1
 80026dc:	4770      	bx	lr
 80026de:	46c0      	nop			; (mov r8, r8)
 80026e0:	02020304 	.word	0x02020304
 80026e4:	01010101 	.word	0x01010101
	...

080026f0 <drawPixel>:
extern uint8_t _rowstart;       ///< Some displays need this changed to offset
extern uint8_t _xstart;
extern uint8_t _ystart;

void drawPixel(int16_t x, int16_t y, uint16_t color)
{
 80026f0:	b590      	push	{r4, r7, lr}
 80026f2:	b083      	sub	sp, #12
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	0004      	movs	r4, r0
 80026f8:	0008      	movs	r0, r1
 80026fa:	0011      	movs	r1, r2
 80026fc:	1dbb      	adds	r3, r7, #6
 80026fe:	1c22      	adds	r2, r4, #0
 8002700:	801a      	strh	r2, [r3, #0]
 8002702:	1d3b      	adds	r3, r7, #4
 8002704:	1c02      	adds	r2, r0, #0
 8002706:	801a      	strh	r2, [r3, #0]
 8002708:	1cbb      	adds	r3, r7, #2
 800270a:	1c0a      	adds	r2, r1, #0
 800270c:	801a      	strh	r2, [r3, #0]
	ST7735_DrawPixel(x, y, color);
 800270e:	1dbb      	adds	r3, r7, #6
 8002710:	8818      	ldrh	r0, [r3, #0]
 8002712:	1d3b      	adds	r3, r7, #4
 8002714:	8819      	ldrh	r1, [r3, #0]
 8002716:	1cbb      	adds	r3, r7, #2
 8002718:	881b      	ldrh	r3, [r3, #0]
 800271a:	001a      	movs	r2, r3
 800271c:	f000 fe2c 	bl	8003378 <ST7735_DrawPixel>
}
 8002720:	46c0      	nop			; (mov r8, r8)
 8002722:	46bd      	mov	sp, r7
 8002724:	b003      	add	sp, #12
 8002726:	bd90      	pop	{r4, r7, pc}

08002728 <fillRect>:

void fillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 8002728:	b5b0      	push	{r4, r5, r7, lr}
 800272a:	b084      	sub	sp, #16
 800272c:	af02      	add	r7, sp, #8
 800272e:	0005      	movs	r5, r0
 8002730:	000c      	movs	r4, r1
 8002732:	0010      	movs	r0, r2
 8002734:	0019      	movs	r1, r3
 8002736:	1dbb      	adds	r3, r7, #6
 8002738:	1c2a      	adds	r2, r5, #0
 800273a:	801a      	strh	r2, [r3, #0]
 800273c:	1d3b      	adds	r3, r7, #4
 800273e:	1c22      	adds	r2, r4, #0
 8002740:	801a      	strh	r2, [r3, #0]
 8002742:	1cbb      	adds	r3, r7, #2
 8002744:	1c02      	adds	r2, r0, #0
 8002746:	801a      	strh	r2, [r3, #0]
 8002748:	003b      	movs	r3, r7
 800274a:	1c0a      	adds	r2, r1, #0
 800274c:	801a      	strh	r2, [r3, #0]
	ST7735_FillRectangle(x, y, w, h, color);
 800274e:	1dbb      	adds	r3, r7, #6
 8002750:	8818      	ldrh	r0, [r3, #0]
 8002752:	1d3b      	adds	r3, r7, #4
 8002754:	8819      	ldrh	r1, [r3, #0]
 8002756:	1cbb      	adds	r3, r7, #2
 8002758:	881a      	ldrh	r2, [r3, #0]
 800275a:	003b      	movs	r3, r7
 800275c:	881c      	ldrh	r4, [r3, #0]
 800275e:	2318      	movs	r3, #24
 8002760:	18fb      	adds	r3, r7, r3
 8002762:	881b      	ldrh	r3, [r3, #0]
 8002764:	9300      	str	r3, [sp, #0]
 8002766:	0023      	movs	r3, r4
 8002768:	f000 ff82 	bl	8003670 <ST7735_FillRectangle>
}
 800276c:	46c0      	nop			; (mov r8, r8)
 800276e:	46bd      	mov	sp, r7
 8002770:	b002      	add	sp, #8
 8002772:	bdb0      	pop	{r4, r5, r7, pc}

08002774 <writePixel>:

#define min(a, b) (((a) < (b)) ? (a) : (b))


void writePixel(int16_t x, int16_t y, uint16_t color)
{
 8002774:	b590      	push	{r4, r7, lr}
 8002776:	b083      	sub	sp, #12
 8002778:	af00      	add	r7, sp, #0
 800277a:	0004      	movs	r4, r0
 800277c:	0008      	movs	r0, r1
 800277e:	0011      	movs	r1, r2
 8002780:	1dbb      	adds	r3, r7, #6
 8002782:	1c22      	adds	r2, r4, #0
 8002784:	801a      	strh	r2, [r3, #0]
 8002786:	1d3b      	adds	r3, r7, #4
 8002788:	1c02      	adds	r2, r0, #0
 800278a:	801a      	strh	r2, [r3, #0]
 800278c:	1cbb      	adds	r3, r7, #2
 800278e:	1c0a      	adds	r2, r1, #0
 8002790:	801a      	strh	r2, [r3, #0]
    drawPixel(x, y, color);
 8002792:	1cbb      	adds	r3, r7, #2
 8002794:	881a      	ldrh	r2, [r3, #0]
 8002796:	1d3b      	adds	r3, r7, #4
 8002798:	2100      	movs	r1, #0
 800279a:	5e59      	ldrsh	r1, [r3, r1]
 800279c:	1dbb      	adds	r3, r7, #6
 800279e:	2000      	movs	r0, #0
 80027a0:	5e1b      	ldrsh	r3, [r3, r0]
 80027a2:	0018      	movs	r0, r3
 80027a4:	f7ff ffa4 	bl	80026f0 <drawPixel>
}
 80027a8:	46c0      	nop			; (mov r8, r8)
 80027aa:	46bd      	mov	sp, r7
 80027ac:	b003      	add	sp, #12
 80027ae:	bd90      	pop	{r4, r7, pc}

080027b0 <writeLine>:

void writeLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color)
{
 80027b0:	b5b0      	push	{r4, r5, r7, lr}
 80027b2:	b088      	sub	sp, #32
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	0005      	movs	r5, r0
 80027b8:	000c      	movs	r4, r1
 80027ba:	0010      	movs	r0, r2
 80027bc:	0019      	movs	r1, r3
 80027be:	1dbb      	adds	r3, r7, #6
 80027c0:	1c2a      	adds	r2, r5, #0
 80027c2:	801a      	strh	r2, [r3, #0]
 80027c4:	1d3b      	adds	r3, r7, #4
 80027c6:	1c22      	adds	r2, r4, #0
 80027c8:	801a      	strh	r2, [r3, #0]
 80027ca:	1cbb      	adds	r3, r7, #2
 80027cc:	1c02      	adds	r2, r0, #0
 80027ce:	801a      	strh	r2, [r3, #0]
 80027d0:	003b      	movs	r3, r7
 80027d2:	1c0a      	adds	r2, r1, #0
 80027d4:	801a      	strh	r2, [r3, #0]
    int16_t steep = abs(y1 - y0) > abs(x1 - x0);
 80027d6:	003b      	movs	r3, r7
 80027d8:	2200      	movs	r2, #0
 80027da:	5e9a      	ldrsh	r2, [r3, r2]
 80027dc:	1d3b      	adds	r3, r7, #4
 80027de:	2100      	movs	r1, #0
 80027e0:	5e5b      	ldrsh	r3, [r3, r1]
 80027e2:	1ad3      	subs	r3, r2, r3
 80027e4:	17d9      	asrs	r1, r3, #31
 80027e6:	185a      	adds	r2, r3, r1
 80027e8:	404a      	eors	r2, r1
 80027ea:	1cbb      	adds	r3, r7, #2
 80027ec:	2100      	movs	r1, #0
 80027ee:	5e59      	ldrsh	r1, [r3, r1]
 80027f0:	1dbb      	adds	r3, r7, #6
 80027f2:	2000      	movs	r0, #0
 80027f4:	5e1b      	ldrsh	r3, [r3, r0]
 80027f6:	1acb      	subs	r3, r1, r3
 80027f8:	17d9      	asrs	r1, r3, #31
 80027fa:	185b      	adds	r3, r3, r1
 80027fc:	404b      	eors	r3, r1
 80027fe:	2101      	movs	r1, #1
 8002800:	429a      	cmp	r2, r3
 8002802:	dc01      	bgt.n	8002808 <writeLine+0x58>
 8002804:	2300      	movs	r3, #0
 8002806:	1c19      	adds	r1, r3, #0
 8002808:	b2ca      	uxtb	r2, r1
 800280a:	211a      	movs	r1, #26
 800280c:	187b      	adds	r3, r7, r1
 800280e:	801a      	strh	r2, [r3, #0]
    if (steep) {
 8002810:	187b      	adds	r3, r7, r1
 8002812:	2200      	movs	r2, #0
 8002814:	5e9b      	ldrsh	r3, [r3, r2]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d019      	beq.n	800284e <writeLine+0x9e>
        _swap_int16_t(x0, y0);
 800281a:	2118      	movs	r1, #24
 800281c:	187b      	adds	r3, r7, r1
 800281e:	1dba      	adds	r2, r7, #6
 8002820:	8812      	ldrh	r2, [r2, #0]
 8002822:	801a      	strh	r2, [r3, #0]
 8002824:	1dbb      	adds	r3, r7, #6
 8002826:	1d3a      	adds	r2, r7, #4
 8002828:	8812      	ldrh	r2, [r2, #0]
 800282a:	801a      	strh	r2, [r3, #0]
 800282c:	1d3b      	adds	r3, r7, #4
 800282e:	187a      	adds	r2, r7, r1
 8002830:	8812      	ldrh	r2, [r2, #0]
 8002832:	801a      	strh	r2, [r3, #0]
        _swap_int16_t(x1, y1);
 8002834:	2116      	movs	r1, #22
 8002836:	187b      	adds	r3, r7, r1
 8002838:	1cba      	adds	r2, r7, #2
 800283a:	8812      	ldrh	r2, [r2, #0]
 800283c:	801a      	strh	r2, [r3, #0]
 800283e:	1cbb      	adds	r3, r7, #2
 8002840:	003a      	movs	r2, r7
 8002842:	8812      	ldrh	r2, [r2, #0]
 8002844:	801a      	strh	r2, [r3, #0]
 8002846:	003b      	movs	r3, r7
 8002848:	187a      	adds	r2, r7, r1
 800284a:	8812      	ldrh	r2, [r2, #0]
 800284c:	801a      	strh	r2, [r3, #0]
    }

    if (x0 > x1) {
 800284e:	1dba      	adds	r2, r7, #6
 8002850:	1cbb      	adds	r3, r7, #2
 8002852:	2100      	movs	r1, #0
 8002854:	5e52      	ldrsh	r2, [r2, r1]
 8002856:	2100      	movs	r1, #0
 8002858:	5e5b      	ldrsh	r3, [r3, r1]
 800285a:	429a      	cmp	r2, r3
 800285c:	dd19      	ble.n	8002892 <writeLine+0xe2>
        _swap_int16_t(x0, x1);
 800285e:	2114      	movs	r1, #20
 8002860:	187b      	adds	r3, r7, r1
 8002862:	1dba      	adds	r2, r7, #6
 8002864:	8812      	ldrh	r2, [r2, #0]
 8002866:	801a      	strh	r2, [r3, #0]
 8002868:	1dbb      	adds	r3, r7, #6
 800286a:	1cba      	adds	r2, r7, #2
 800286c:	8812      	ldrh	r2, [r2, #0]
 800286e:	801a      	strh	r2, [r3, #0]
 8002870:	1cbb      	adds	r3, r7, #2
 8002872:	187a      	adds	r2, r7, r1
 8002874:	8812      	ldrh	r2, [r2, #0]
 8002876:	801a      	strh	r2, [r3, #0]
        _swap_int16_t(y0, y1);
 8002878:	2112      	movs	r1, #18
 800287a:	187b      	adds	r3, r7, r1
 800287c:	1d3a      	adds	r2, r7, #4
 800287e:	8812      	ldrh	r2, [r2, #0]
 8002880:	801a      	strh	r2, [r3, #0]
 8002882:	1d3b      	adds	r3, r7, #4
 8002884:	003a      	movs	r2, r7
 8002886:	8812      	ldrh	r2, [r2, #0]
 8002888:	801a      	strh	r2, [r3, #0]
 800288a:	003b      	movs	r3, r7
 800288c:	187a      	adds	r2, r7, r1
 800288e:	8812      	ldrh	r2, [r2, #0]
 8002890:	801a      	strh	r2, [r3, #0]
    }

    int16_t dx, dy;
    dx = x1 - x0;
 8002892:	1cbb      	adds	r3, r7, #2
 8002894:	881a      	ldrh	r2, [r3, #0]
 8002896:	1dbb      	adds	r3, r7, #6
 8002898:	881b      	ldrh	r3, [r3, #0]
 800289a:	1ad3      	subs	r3, r2, r3
 800289c:	b29a      	uxth	r2, r3
 800289e:	2010      	movs	r0, #16
 80028a0:	183b      	adds	r3, r7, r0
 80028a2:	801a      	strh	r2, [r3, #0]
    dy = abs(y1 - y0);
 80028a4:	003b      	movs	r3, r7
 80028a6:	2200      	movs	r2, #0
 80028a8:	5e9a      	ldrsh	r2, [r3, r2]
 80028aa:	1d3b      	adds	r3, r7, #4
 80028ac:	2100      	movs	r1, #0
 80028ae:	5e5b      	ldrsh	r3, [r3, r1]
 80028b0:	1ad3      	subs	r3, r2, r3
 80028b2:	17d9      	asrs	r1, r3, #31
 80028b4:	185a      	adds	r2, r3, r1
 80028b6:	404a      	eors	r2, r1
 80028b8:	230e      	movs	r3, #14
 80028ba:	18fb      	adds	r3, r7, r3
 80028bc:	801a      	strh	r2, [r3, #0]

    int16_t err = dx / 2;
 80028be:	231e      	movs	r3, #30
 80028c0:	18fa      	adds	r2, r7, r3
 80028c2:	183b      	adds	r3, r7, r0
 80028c4:	2100      	movs	r1, #0
 80028c6:	5e5b      	ldrsh	r3, [r3, r1]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	da00      	bge.n	80028ce <writeLine+0x11e>
 80028cc:	3301      	adds	r3, #1
 80028ce:	105b      	asrs	r3, r3, #1
 80028d0:	8013      	strh	r3, [r2, #0]
    int16_t ystep;

    if (y0 < y1) {
 80028d2:	1d3a      	adds	r2, r7, #4
 80028d4:	003b      	movs	r3, r7
 80028d6:	2100      	movs	r1, #0
 80028d8:	5e52      	ldrsh	r2, [r2, r1]
 80028da:	2100      	movs	r1, #0
 80028dc:	5e5b      	ldrsh	r3, [r3, r1]
 80028de:	429a      	cmp	r2, r3
 80028e0:	da04      	bge.n	80028ec <writeLine+0x13c>
        ystep = 1;
 80028e2:	231c      	movs	r3, #28
 80028e4:	18fb      	adds	r3, r7, r3
 80028e6:	2201      	movs	r2, #1
 80028e8:	801a      	strh	r2, [r3, #0]
 80028ea:	e04d      	b.n	8002988 <writeLine+0x1d8>
    } else {
        ystep = -1;
 80028ec:	231c      	movs	r3, #28
 80028ee:	18fb      	adds	r3, r7, r3
 80028f0:	2201      	movs	r2, #1
 80028f2:	4252      	negs	r2, r2
 80028f4:	801a      	strh	r2, [r3, #0]
    }

    for (; x0<=x1; x0++) {
 80028f6:	e047      	b.n	8002988 <writeLine+0x1d8>
        if (steep) {
 80028f8:	231a      	movs	r3, #26
 80028fa:	18fb      	adds	r3, r7, r3
 80028fc:	2200      	movs	r2, #0
 80028fe:	5e9b      	ldrsh	r3, [r3, r2]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d00c      	beq.n	800291e <writeLine+0x16e>
            writePixel(y0, x0, color);
 8002904:	2330      	movs	r3, #48	; 0x30
 8002906:	18fb      	adds	r3, r7, r3
 8002908:	881a      	ldrh	r2, [r3, #0]
 800290a:	1dbb      	adds	r3, r7, #6
 800290c:	2100      	movs	r1, #0
 800290e:	5e59      	ldrsh	r1, [r3, r1]
 8002910:	1d3b      	adds	r3, r7, #4
 8002912:	2000      	movs	r0, #0
 8002914:	5e1b      	ldrsh	r3, [r3, r0]
 8002916:	0018      	movs	r0, r3
 8002918:	f7ff ff2c 	bl	8002774 <writePixel>
 800291c:	e00b      	b.n	8002936 <writeLine+0x186>
        } else {
            writePixel(x0, y0, color);
 800291e:	2330      	movs	r3, #48	; 0x30
 8002920:	18fb      	adds	r3, r7, r3
 8002922:	881a      	ldrh	r2, [r3, #0]
 8002924:	1d3b      	adds	r3, r7, #4
 8002926:	2100      	movs	r1, #0
 8002928:	5e59      	ldrsh	r1, [r3, r1]
 800292a:	1dbb      	adds	r3, r7, #6
 800292c:	2000      	movs	r0, #0
 800292e:	5e1b      	ldrsh	r3, [r3, r0]
 8002930:	0018      	movs	r0, r3
 8002932:	f7ff ff1f 	bl	8002774 <writePixel>
        }
        err -= dy;
 8002936:	211e      	movs	r1, #30
 8002938:	187b      	adds	r3, r7, r1
 800293a:	881a      	ldrh	r2, [r3, #0]
 800293c:	230e      	movs	r3, #14
 800293e:	18fb      	adds	r3, r7, r3
 8002940:	881b      	ldrh	r3, [r3, #0]
 8002942:	1ad3      	subs	r3, r2, r3
 8002944:	b29a      	uxth	r2, r3
 8002946:	187b      	adds	r3, r7, r1
 8002948:	801a      	strh	r2, [r3, #0]
        if (err < 0) {
 800294a:	187b      	adds	r3, r7, r1
 800294c:	2200      	movs	r2, #0
 800294e:	5e9b      	ldrsh	r3, [r3, r2]
 8002950:	2b00      	cmp	r3, #0
 8002952:	da11      	bge.n	8002978 <writeLine+0x1c8>
            y0 += ystep;
 8002954:	1d3b      	adds	r3, r7, #4
 8002956:	881a      	ldrh	r2, [r3, #0]
 8002958:	231c      	movs	r3, #28
 800295a:	18fb      	adds	r3, r7, r3
 800295c:	881b      	ldrh	r3, [r3, #0]
 800295e:	18d3      	adds	r3, r2, r3
 8002960:	b29a      	uxth	r2, r3
 8002962:	1d3b      	adds	r3, r7, #4
 8002964:	801a      	strh	r2, [r3, #0]
            err += dx;
 8002966:	187b      	adds	r3, r7, r1
 8002968:	881a      	ldrh	r2, [r3, #0]
 800296a:	2310      	movs	r3, #16
 800296c:	18fb      	adds	r3, r7, r3
 800296e:	881b      	ldrh	r3, [r3, #0]
 8002970:	18d3      	adds	r3, r2, r3
 8002972:	b29a      	uxth	r2, r3
 8002974:	187b      	adds	r3, r7, r1
 8002976:	801a      	strh	r2, [r3, #0]
    for (; x0<=x1; x0++) {
 8002978:	1dbb      	adds	r3, r7, #6
 800297a:	2200      	movs	r2, #0
 800297c:	5e9b      	ldrsh	r3, [r3, r2]
 800297e:	b29b      	uxth	r3, r3
 8002980:	3301      	adds	r3, #1
 8002982:	b29a      	uxth	r2, r3
 8002984:	1dbb      	adds	r3, r7, #6
 8002986:	801a      	strh	r2, [r3, #0]
 8002988:	1dba      	adds	r2, r7, #6
 800298a:	1cbb      	adds	r3, r7, #2
 800298c:	2100      	movs	r1, #0
 800298e:	5e52      	ldrsh	r2, [r2, r1]
 8002990:	2100      	movs	r1, #0
 8002992:	5e5b      	ldrsh	r3, [r3, r1]
 8002994:	429a      	cmp	r2, r3
 8002996:	ddaf      	ble.n	80028f8 <writeLine+0x148>
        }
    }
}
 8002998:	46c0      	nop			; (mov r8, r8)
 800299a:	46c0      	nop			; (mov r8, r8)
 800299c:	46bd      	mov	sp, r7
 800299e:	b008      	add	sp, #32
 80029a0:	bdb0      	pop	{r4, r5, r7, pc}

080029a2 <drawFastVLine>:

void  drawFastVLine(int16_t x, int16_t y, int16_t h, uint16_t color)
{
 80029a2:	b5b0      	push	{r4, r5, r7, lr}
 80029a4:	b084      	sub	sp, #16
 80029a6:	af02      	add	r7, sp, #8
 80029a8:	0005      	movs	r5, r0
 80029aa:	000c      	movs	r4, r1
 80029ac:	0010      	movs	r0, r2
 80029ae:	0019      	movs	r1, r3
 80029b0:	1dbb      	adds	r3, r7, #6
 80029b2:	1c2a      	adds	r2, r5, #0
 80029b4:	801a      	strh	r2, [r3, #0]
 80029b6:	1d3b      	adds	r3, r7, #4
 80029b8:	1c22      	adds	r2, r4, #0
 80029ba:	801a      	strh	r2, [r3, #0]
 80029bc:	1cbb      	adds	r3, r7, #2
 80029be:	1c02      	adds	r2, r0, #0
 80029c0:	801a      	strh	r2, [r3, #0]
 80029c2:	003b      	movs	r3, r7
 80029c4:	1c0a      	adds	r2, r1, #0
 80029c6:	801a      	strh	r2, [r3, #0]
	writeLine(x, y, x, y + h - 1, color);
 80029c8:	1d3b      	adds	r3, r7, #4
 80029ca:	881a      	ldrh	r2, [r3, #0]
 80029cc:	1cbb      	adds	r3, r7, #2
 80029ce:	881b      	ldrh	r3, [r3, #0]
 80029d0:	18d3      	adds	r3, r2, r3
 80029d2:	b29b      	uxth	r3, r3
 80029d4:	3b01      	subs	r3, #1
 80029d6:	b29b      	uxth	r3, r3
 80029d8:	b21c      	sxth	r4, r3
 80029da:	1dbb      	adds	r3, r7, #6
 80029dc:	2200      	movs	r2, #0
 80029de:	5e9a      	ldrsh	r2, [r3, r2]
 80029e0:	1d3b      	adds	r3, r7, #4
 80029e2:	2100      	movs	r1, #0
 80029e4:	5e59      	ldrsh	r1, [r3, r1]
 80029e6:	1dbb      	adds	r3, r7, #6
 80029e8:	2000      	movs	r0, #0
 80029ea:	5e18      	ldrsh	r0, [r3, r0]
 80029ec:	003b      	movs	r3, r7
 80029ee:	881b      	ldrh	r3, [r3, #0]
 80029f0:	9300      	str	r3, [sp, #0]
 80029f2:	0023      	movs	r3, r4
 80029f4:	f7ff fedc 	bl	80027b0 <writeLine>
}
 80029f8:	46c0      	nop			; (mov r8, r8)
 80029fa:	46bd      	mov	sp, r7
 80029fc:	b002      	add	sp, #8
 80029fe:	bdb0      	pop	{r4, r5, r7, pc}

08002a00 <drawFastHLine>:
void  drawFastHLine(int16_t x, int16_t y, int16_t w, uint16_t color)
{
 8002a00:	b5b0      	push	{r4, r5, r7, lr}
 8002a02:	b084      	sub	sp, #16
 8002a04:	af02      	add	r7, sp, #8
 8002a06:	0005      	movs	r5, r0
 8002a08:	000c      	movs	r4, r1
 8002a0a:	0010      	movs	r0, r2
 8002a0c:	0019      	movs	r1, r3
 8002a0e:	1dbb      	adds	r3, r7, #6
 8002a10:	1c2a      	adds	r2, r5, #0
 8002a12:	801a      	strh	r2, [r3, #0]
 8002a14:	1d3b      	adds	r3, r7, #4
 8002a16:	1c22      	adds	r2, r4, #0
 8002a18:	801a      	strh	r2, [r3, #0]
 8002a1a:	1cbb      	adds	r3, r7, #2
 8002a1c:	1c02      	adds	r2, r0, #0
 8002a1e:	801a      	strh	r2, [r3, #0]
 8002a20:	003b      	movs	r3, r7
 8002a22:	1c0a      	adds	r2, r1, #0
 8002a24:	801a      	strh	r2, [r3, #0]
	writeLine(x, y, x + w - 1, y, color);
 8002a26:	1dbb      	adds	r3, r7, #6
 8002a28:	881a      	ldrh	r2, [r3, #0]
 8002a2a:	1cbb      	adds	r3, r7, #2
 8002a2c:	881b      	ldrh	r3, [r3, #0]
 8002a2e:	18d3      	adds	r3, r2, r3
 8002a30:	b29b      	uxth	r3, r3
 8002a32:	3b01      	subs	r3, #1
 8002a34:	b29b      	uxth	r3, r3
 8002a36:	b21a      	sxth	r2, r3
 8002a38:	1d3b      	adds	r3, r7, #4
 8002a3a:	2400      	movs	r4, #0
 8002a3c:	5f1c      	ldrsh	r4, [r3, r4]
 8002a3e:	1d3b      	adds	r3, r7, #4
 8002a40:	2100      	movs	r1, #0
 8002a42:	5e59      	ldrsh	r1, [r3, r1]
 8002a44:	1dbb      	adds	r3, r7, #6
 8002a46:	2000      	movs	r0, #0
 8002a48:	5e18      	ldrsh	r0, [r3, r0]
 8002a4a:	003b      	movs	r3, r7
 8002a4c:	881b      	ldrh	r3, [r3, #0]
 8002a4e:	9300      	str	r3, [sp, #0]
 8002a50:	0023      	movs	r3, r4
 8002a52:	f7ff fead 	bl	80027b0 <writeLine>
}
 8002a56:	46c0      	nop			; (mov r8, r8)
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	b002      	add	sp, #8
 8002a5c:	bdb0      	pop	{r4, r5, r7, pc}

08002a5e <drawRect>:
}



void drawRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 8002a5e:	b5b0      	push	{r4, r5, r7, lr}
 8002a60:	b082      	sub	sp, #8
 8002a62:	af00      	add	r7, sp, #0
 8002a64:	0005      	movs	r5, r0
 8002a66:	000c      	movs	r4, r1
 8002a68:	0010      	movs	r0, r2
 8002a6a:	0019      	movs	r1, r3
 8002a6c:	1dbb      	adds	r3, r7, #6
 8002a6e:	1c2a      	adds	r2, r5, #0
 8002a70:	801a      	strh	r2, [r3, #0]
 8002a72:	1d3b      	adds	r3, r7, #4
 8002a74:	1c22      	adds	r2, r4, #0
 8002a76:	801a      	strh	r2, [r3, #0]
 8002a78:	1cbb      	adds	r3, r7, #2
 8002a7a:	1c02      	adds	r2, r0, #0
 8002a7c:	801a      	strh	r2, [r3, #0]
 8002a7e:	003b      	movs	r3, r7
 8002a80:	1c0a      	adds	r2, r1, #0
 8002a82:	801a      	strh	r2, [r3, #0]
    drawFastHLine(x, y, w, color);
 8002a84:	2518      	movs	r5, #24
 8002a86:	197b      	adds	r3, r7, r5
 8002a88:	881c      	ldrh	r4, [r3, #0]
 8002a8a:	1cbb      	adds	r3, r7, #2
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	5e9a      	ldrsh	r2, [r3, r2]
 8002a90:	1d3b      	adds	r3, r7, #4
 8002a92:	2100      	movs	r1, #0
 8002a94:	5e59      	ldrsh	r1, [r3, r1]
 8002a96:	1dbb      	adds	r3, r7, #6
 8002a98:	2000      	movs	r0, #0
 8002a9a:	5e18      	ldrsh	r0, [r3, r0]
 8002a9c:	0023      	movs	r3, r4
 8002a9e:	f7ff ffaf 	bl	8002a00 <drawFastHLine>
    drawFastHLine(x, y+h-1, w, color);
 8002aa2:	1d3b      	adds	r3, r7, #4
 8002aa4:	881a      	ldrh	r2, [r3, #0]
 8002aa6:	003b      	movs	r3, r7
 8002aa8:	881b      	ldrh	r3, [r3, #0]
 8002aaa:	18d3      	adds	r3, r2, r3
 8002aac:	b29b      	uxth	r3, r3
 8002aae:	3b01      	subs	r3, #1
 8002ab0:	b29b      	uxth	r3, r3
 8002ab2:	b219      	sxth	r1, r3
 8002ab4:	197b      	adds	r3, r7, r5
 8002ab6:	881c      	ldrh	r4, [r3, #0]
 8002ab8:	1cbb      	adds	r3, r7, #2
 8002aba:	2200      	movs	r2, #0
 8002abc:	5e9a      	ldrsh	r2, [r3, r2]
 8002abe:	1dbb      	adds	r3, r7, #6
 8002ac0:	2000      	movs	r0, #0
 8002ac2:	5e18      	ldrsh	r0, [r3, r0]
 8002ac4:	0023      	movs	r3, r4
 8002ac6:	f7ff ff9b 	bl	8002a00 <drawFastHLine>
    drawFastVLine(x, y, h, color);
 8002aca:	197b      	adds	r3, r7, r5
 8002acc:	881c      	ldrh	r4, [r3, #0]
 8002ace:	003b      	movs	r3, r7
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	5e9a      	ldrsh	r2, [r3, r2]
 8002ad4:	1d3b      	adds	r3, r7, #4
 8002ad6:	2100      	movs	r1, #0
 8002ad8:	5e59      	ldrsh	r1, [r3, r1]
 8002ada:	1dbb      	adds	r3, r7, #6
 8002adc:	2000      	movs	r0, #0
 8002ade:	5e18      	ldrsh	r0, [r3, r0]
 8002ae0:	0023      	movs	r3, r4
 8002ae2:	f7ff ff5e 	bl	80029a2 <drawFastVLine>
    drawFastVLine(x+w-1, y, h, color);
 8002ae6:	1dbb      	adds	r3, r7, #6
 8002ae8:	881a      	ldrh	r2, [r3, #0]
 8002aea:	1cbb      	adds	r3, r7, #2
 8002aec:	881b      	ldrh	r3, [r3, #0]
 8002aee:	18d3      	adds	r3, r2, r3
 8002af0:	b29b      	uxth	r3, r3
 8002af2:	3b01      	subs	r3, #1
 8002af4:	b29b      	uxth	r3, r3
 8002af6:	b218      	sxth	r0, r3
 8002af8:	197b      	adds	r3, r7, r5
 8002afa:	881c      	ldrh	r4, [r3, #0]
 8002afc:	003b      	movs	r3, r7
 8002afe:	2200      	movs	r2, #0
 8002b00:	5e9a      	ldrsh	r2, [r3, r2]
 8002b02:	1d3b      	adds	r3, r7, #4
 8002b04:	2100      	movs	r1, #0
 8002b06:	5e59      	ldrsh	r1, [r3, r1]
 8002b08:	0023      	movs	r3, r4
 8002b0a:	f7ff ff4a 	bl	80029a2 <drawFastVLine>
}
 8002b0e:	46c0      	nop			; (mov r8, r8)
 8002b10:	46bd      	mov	sp, r7
 8002b12:	b002      	add	sp, #8
 8002b14:	bdb0      	pop	{r4, r5, r7, pc}

08002b16 <fillTriangle>:
    drawLine(x2, y2, x0, y0, color);
}


void fillTriangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, int16_t x2, int16_t y2, uint16_t color)
{
 8002b16:	b5b0      	push	{r4, r5, r7, lr}
 8002b18:	b08e      	sub	sp, #56	; 0x38
 8002b1a:	af00      	add	r7, sp, #0
 8002b1c:	0005      	movs	r5, r0
 8002b1e:	000c      	movs	r4, r1
 8002b20:	0010      	movs	r0, r2
 8002b22:	0019      	movs	r1, r3
 8002b24:	1dbb      	adds	r3, r7, #6
 8002b26:	1c2a      	adds	r2, r5, #0
 8002b28:	801a      	strh	r2, [r3, #0]
 8002b2a:	1d3b      	adds	r3, r7, #4
 8002b2c:	1c22      	adds	r2, r4, #0
 8002b2e:	801a      	strh	r2, [r3, #0]
 8002b30:	1cbb      	adds	r3, r7, #2
 8002b32:	1c02      	adds	r2, r0, #0
 8002b34:	801a      	strh	r2, [r3, #0]
 8002b36:	003b      	movs	r3, r7
 8002b38:	1c0a      	adds	r2, r1, #0
 8002b3a:	801a      	strh	r2, [r3, #0]

    int16_t a, b, y, last;

    // Sort coordinates by Y order (y2 >= y1 >= y0)
    if (y0 > y1) {
 8002b3c:	1d3a      	adds	r2, r7, #4
 8002b3e:	003b      	movs	r3, r7
 8002b40:	2100      	movs	r1, #0
 8002b42:	5e52      	ldrsh	r2, [r2, r1]
 8002b44:	2100      	movs	r1, #0
 8002b46:	5e5b      	ldrsh	r3, [r3, r1]
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	dd19      	ble.n	8002b80 <fillTriangle+0x6a>
        _swap_int16_t(y0, y1); _swap_int16_t(x0, x1);
 8002b4c:	2126      	movs	r1, #38	; 0x26
 8002b4e:	187b      	adds	r3, r7, r1
 8002b50:	1d3a      	adds	r2, r7, #4
 8002b52:	8812      	ldrh	r2, [r2, #0]
 8002b54:	801a      	strh	r2, [r3, #0]
 8002b56:	1d3b      	adds	r3, r7, #4
 8002b58:	003a      	movs	r2, r7
 8002b5a:	8812      	ldrh	r2, [r2, #0]
 8002b5c:	801a      	strh	r2, [r3, #0]
 8002b5e:	003b      	movs	r3, r7
 8002b60:	187a      	adds	r2, r7, r1
 8002b62:	8812      	ldrh	r2, [r2, #0]
 8002b64:	801a      	strh	r2, [r3, #0]
 8002b66:	2124      	movs	r1, #36	; 0x24
 8002b68:	187b      	adds	r3, r7, r1
 8002b6a:	1dba      	adds	r2, r7, #6
 8002b6c:	8812      	ldrh	r2, [r2, #0]
 8002b6e:	801a      	strh	r2, [r3, #0]
 8002b70:	1dbb      	adds	r3, r7, #6
 8002b72:	1cba      	adds	r2, r7, #2
 8002b74:	8812      	ldrh	r2, [r2, #0]
 8002b76:	801a      	strh	r2, [r3, #0]
 8002b78:	1cbb      	adds	r3, r7, #2
 8002b7a:	187a      	adds	r2, r7, r1
 8002b7c:	8812      	ldrh	r2, [r2, #0]
 8002b7e:	801a      	strh	r2, [r3, #0]
    }
    if (y1 > y2) {
 8002b80:	003a      	movs	r2, r7
 8002b82:	214c      	movs	r1, #76	; 0x4c
 8002b84:	187b      	adds	r3, r7, r1
 8002b86:	2000      	movs	r0, #0
 8002b88:	5e12      	ldrsh	r2, [r2, r0]
 8002b8a:	2000      	movs	r0, #0
 8002b8c:	5e1b      	ldrsh	r3, [r3, r0]
 8002b8e:	429a      	cmp	r2, r3
 8002b90:	dd1a      	ble.n	8002bc8 <fillTriangle+0xb2>
        _swap_int16_t(y2, y1); _swap_int16_t(x2, x1);
 8002b92:	2022      	movs	r0, #34	; 0x22
 8002b94:	183b      	adds	r3, r7, r0
 8002b96:	187a      	adds	r2, r7, r1
 8002b98:	8812      	ldrh	r2, [r2, #0]
 8002b9a:	801a      	strh	r2, [r3, #0]
 8002b9c:	187b      	adds	r3, r7, r1
 8002b9e:	003a      	movs	r2, r7
 8002ba0:	8812      	ldrh	r2, [r2, #0]
 8002ba2:	801a      	strh	r2, [r3, #0]
 8002ba4:	003b      	movs	r3, r7
 8002ba6:	183a      	adds	r2, r7, r0
 8002ba8:	8812      	ldrh	r2, [r2, #0]
 8002baa:	801a      	strh	r2, [r3, #0]
 8002bac:	2120      	movs	r1, #32
 8002bae:	187a      	adds	r2, r7, r1
 8002bb0:	2048      	movs	r0, #72	; 0x48
 8002bb2:	183b      	adds	r3, r7, r0
 8002bb4:	881b      	ldrh	r3, [r3, #0]
 8002bb6:	8013      	strh	r3, [r2, #0]
 8002bb8:	183b      	adds	r3, r7, r0
 8002bba:	1cba      	adds	r2, r7, #2
 8002bbc:	8812      	ldrh	r2, [r2, #0]
 8002bbe:	801a      	strh	r2, [r3, #0]
 8002bc0:	1cbb      	adds	r3, r7, #2
 8002bc2:	187a      	adds	r2, r7, r1
 8002bc4:	8812      	ldrh	r2, [r2, #0]
 8002bc6:	801a      	strh	r2, [r3, #0]
    }
    if (y0 > y1) {
 8002bc8:	1d3a      	adds	r2, r7, #4
 8002bca:	003b      	movs	r3, r7
 8002bcc:	2100      	movs	r1, #0
 8002bce:	5e52      	ldrsh	r2, [r2, r1]
 8002bd0:	2100      	movs	r1, #0
 8002bd2:	5e5b      	ldrsh	r3, [r3, r1]
 8002bd4:	429a      	cmp	r2, r3
 8002bd6:	dd19      	ble.n	8002c0c <fillTriangle+0xf6>
        _swap_int16_t(y0, y1); _swap_int16_t(x0, x1);
 8002bd8:	211e      	movs	r1, #30
 8002bda:	187b      	adds	r3, r7, r1
 8002bdc:	1d3a      	adds	r2, r7, #4
 8002bde:	8812      	ldrh	r2, [r2, #0]
 8002be0:	801a      	strh	r2, [r3, #0]
 8002be2:	1d3b      	adds	r3, r7, #4
 8002be4:	003a      	movs	r2, r7
 8002be6:	8812      	ldrh	r2, [r2, #0]
 8002be8:	801a      	strh	r2, [r3, #0]
 8002bea:	003b      	movs	r3, r7
 8002bec:	187a      	adds	r2, r7, r1
 8002bee:	8812      	ldrh	r2, [r2, #0]
 8002bf0:	801a      	strh	r2, [r3, #0]
 8002bf2:	211c      	movs	r1, #28
 8002bf4:	187b      	adds	r3, r7, r1
 8002bf6:	1dba      	adds	r2, r7, #6
 8002bf8:	8812      	ldrh	r2, [r2, #0]
 8002bfa:	801a      	strh	r2, [r3, #0]
 8002bfc:	1dbb      	adds	r3, r7, #6
 8002bfe:	1cba      	adds	r2, r7, #2
 8002c00:	8812      	ldrh	r2, [r2, #0]
 8002c02:	801a      	strh	r2, [r3, #0]
 8002c04:	1cbb      	adds	r3, r7, #2
 8002c06:	187a      	adds	r2, r7, r1
 8002c08:	8812      	ldrh	r2, [r2, #0]
 8002c0a:	801a      	strh	r2, [r3, #0]
    }

    if(y0 == y2) { // Handle awkward all-on-same-line case as its own thing
 8002c0c:	1d3a      	adds	r2, r7, #4
 8002c0e:	234c      	movs	r3, #76	; 0x4c
 8002c10:	18fb      	adds	r3, r7, r3
 8002c12:	2100      	movs	r1, #0
 8002c14:	5e52      	ldrsh	r2, [r2, r1]
 8002c16:	2100      	movs	r1, #0
 8002c18:	5e5b      	ldrsh	r3, [r3, r1]
 8002c1a:	429a      	cmp	r2, r3
 8002c1c:	d158      	bne.n	8002cd0 <fillTriangle+0x1ba>
        a = b = x0;
 8002c1e:	2034      	movs	r0, #52	; 0x34
 8002c20:	183b      	adds	r3, r7, r0
 8002c22:	1dba      	adds	r2, r7, #6
 8002c24:	8812      	ldrh	r2, [r2, #0]
 8002c26:	801a      	strh	r2, [r3, #0]
 8002c28:	2136      	movs	r1, #54	; 0x36
 8002c2a:	187b      	adds	r3, r7, r1
 8002c2c:	183a      	adds	r2, r7, r0
 8002c2e:	8812      	ldrh	r2, [r2, #0]
 8002c30:	801a      	strh	r2, [r3, #0]
        if(x1 < a)      a = x1;
 8002c32:	1cba      	adds	r2, r7, #2
 8002c34:	187b      	adds	r3, r7, r1
 8002c36:	2000      	movs	r0, #0
 8002c38:	5e12      	ldrsh	r2, [r2, r0]
 8002c3a:	2000      	movs	r0, #0
 8002c3c:	5e1b      	ldrsh	r3, [r3, r0]
 8002c3e:	429a      	cmp	r2, r3
 8002c40:	da04      	bge.n	8002c4c <fillTriangle+0x136>
 8002c42:	187b      	adds	r3, r7, r1
 8002c44:	1cba      	adds	r2, r7, #2
 8002c46:	8812      	ldrh	r2, [r2, #0]
 8002c48:	801a      	strh	r2, [r3, #0]
 8002c4a:	e00c      	b.n	8002c66 <fillTriangle+0x150>
        else if(x1 > b) b = x1;
 8002c4c:	1cba      	adds	r2, r7, #2
 8002c4e:	2134      	movs	r1, #52	; 0x34
 8002c50:	187b      	adds	r3, r7, r1
 8002c52:	2000      	movs	r0, #0
 8002c54:	5e12      	ldrsh	r2, [r2, r0]
 8002c56:	2000      	movs	r0, #0
 8002c58:	5e1b      	ldrsh	r3, [r3, r0]
 8002c5a:	429a      	cmp	r2, r3
 8002c5c:	dd03      	ble.n	8002c66 <fillTriangle+0x150>
 8002c5e:	187b      	adds	r3, r7, r1
 8002c60:	1cba      	adds	r2, r7, #2
 8002c62:	8812      	ldrh	r2, [r2, #0]
 8002c64:	801a      	strh	r2, [r3, #0]
        if(x2 < a)      a = x2;
 8002c66:	2048      	movs	r0, #72	; 0x48
 8002c68:	183b      	adds	r3, r7, r0
 8002c6a:	2436      	movs	r4, #54	; 0x36
 8002c6c:	1939      	adds	r1, r7, r4
 8002c6e:	2200      	movs	r2, #0
 8002c70:	5e9a      	ldrsh	r2, [r3, r2]
 8002c72:	2300      	movs	r3, #0
 8002c74:	5ecb      	ldrsh	r3, [r1, r3]
 8002c76:	429a      	cmp	r2, r3
 8002c78:	da04      	bge.n	8002c84 <fillTriangle+0x16e>
 8002c7a:	193a      	adds	r2, r7, r4
 8002c7c:	183b      	adds	r3, r7, r0
 8002c7e:	881b      	ldrh	r3, [r3, #0]
 8002c80:	8013      	strh	r3, [r2, #0]
 8002c82:	e00d      	b.n	8002ca0 <fillTriangle+0x18a>
        else if(x2 > b) b = x2;
 8002c84:	2048      	movs	r0, #72	; 0x48
 8002c86:	183b      	adds	r3, r7, r0
 8002c88:	2434      	movs	r4, #52	; 0x34
 8002c8a:	1939      	adds	r1, r7, r4
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	5e9a      	ldrsh	r2, [r3, r2]
 8002c90:	2300      	movs	r3, #0
 8002c92:	5ecb      	ldrsh	r3, [r1, r3]
 8002c94:	429a      	cmp	r2, r3
 8002c96:	dd03      	ble.n	8002ca0 <fillTriangle+0x18a>
 8002c98:	193a      	adds	r2, r7, r4
 8002c9a:	183b      	adds	r3, r7, r0
 8002c9c:	881b      	ldrh	r3, [r3, #0]
 8002c9e:	8013      	strh	r3, [r2, #0]
        drawFastHLine(a, y0, b-a+1, color);
 8002ca0:	2334      	movs	r3, #52	; 0x34
 8002ca2:	18fb      	adds	r3, r7, r3
 8002ca4:	881a      	ldrh	r2, [r3, #0]
 8002ca6:	2036      	movs	r0, #54	; 0x36
 8002ca8:	183b      	adds	r3, r7, r0
 8002caa:	881b      	ldrh	r3, [r3, #0]
 8002cac:	1ad3      	subs	r3, r2, r3
 8002cae:	b29b      	uxth	r3, r3
 8002cb0:	3301      	adds	r3, #1
 8002cb2:	b29b      	uxth	r3, r3
 8002cb4:	b21a      	sxth	r2, r3
 8002cb6:	2350      	movs	r3, #80	; 0x50
 8002cb8:	18fb      	adds	r3, r7, r3
 8002cba:	881c      	ldrh	r4, [r3, #0]
 8002cbc:	1d3b      	adds	r3, r7, #4
 8002cbe:	2100      	movs	r1, #0
 8002cc0:	5e59      	ldrsh	r1, [r3, r1]
 8002cc2:	183b      	adds	r3, r7, r0
 8002cc4:	2000      	movs	r0, #0
 8002cc6:	5e18      	ldrsh	r0, [r3, r0]
 8002cc8:	0023      	movs	r3, r4
 8002cca:	f7ff fe99 	bl	8002a00 <drawFastHLine>
        return;
 8002cce:	e151      	b.n	8002f74 <fillTriangle+0x45e>
    }

    int16_t
    dx01 = x1 - x0,
 8002cd0:	1cbb      	adds	r3, r7, #2
 8002cd2:	881a      	ldrh	r2, [r3, #0]
 8002cd4:	1dbb      	adds	r3, r7, #6
 8002cd6:	881b      	ldrh	r3, [r3, #0]
 8002cd8:	1ad3      	subs	r3, r2, r3
 8002cda:	b29a      	uxth	r2, r3
 8002cdc:	231a      	movs	r3, #26
 8002cde:	18fb      	adds	r3, r7, r3
 8002ce0:	801a      	strh	r2, [r3, #0]
    dy01 = y1 - y0,
 8002ce2:	003b      	movs	r3, r7
 8002ce4:	881a      	ldrh	r2, [r3, #0]
 8002ce6:	1d3b      	adds	r3, r7, #4
 8002ce8:	881b      	ldrh	r3, [r3, #0]
 8002cea:	1ad3      	subs	r3, r2, r3
 8002cec:	b29a      	uxth	r2, r3
 8002cee:	2318      	movs	r3, #24
 8002cf0:	18fb      	adds	r3, r7, r3
 8002cf2:	801a      	strh	r2, [r3, #0]
    dx02 = x2 - x0,
 8002cf4:	2048      	movs	r0, #72	; 0x48
 8002cf6:	183b      	adds	r3, r7, r0
 8002cf8:	881a      	ldrh	r2, [r3, #0]
 8002cfa:	1dbb      	adds	r3, r7, #6
 8002cfc:	881b      	ldrh	r3, [r3, #0]
 8002cfe:	1ad3      	subs	r3, r2, r3
 8002d00:	b29a      	uxth	r2, r3
 8002d02:	2316      	movs	r3, #22
 8002d04:	18fb      	adds	r3, r7, r3
 8002d06:	801a      	strh	r2, [r3, #0]
    dy02 = y2 - y0,
 8002d08:	214c      	movs	r1, #76	; 0x4c
 8002d0a:	187b      	adds	r3, r7, r1
 8002d0c:	881a      	ldrh	r2, [r3, #0]
 8002d0e:	1d3b      	adds	r3, r7, #4
 8002d10:	881b      	ldrh	r3, [r3, #0]
 8002d12:	1ad3      	subs	r3, r2, r3
 8002d14:	b29a      	uxth	r2, r3
 8002d16:	2314      	movs	r3, #20
 8002d18:	18fb      	adds	r3, r7, r3
 8002d1a:	801a      	strh	r2, [r3, #0]
    dx12 = x2 - x1,
 8002d1c:	183b      	adds	r3, r7, r0
 8002d1e:	881a      	ldrh	r2, [r3, #0]
 8002d20:	1cbb      	adds	r3, r7, #2
 8002d22:	881b      	ldrh	r3, [r3, #0]
 8002d24:	1ad3      	subs	r3, r2, r3
 8002d26:	b29a      	uxth	r2, r3
 8002d28:	2312      	movs	r3, #18
 8002d2a:	18fb      	adds	r3, r7, r3
 8002d2c:	801a      	strh	r2, [r3, #0]
    dy12 = y2 - y1;
 8002d2e:	187b      	adds	r3, r7, r1
 8002d30:	881a      	ldrh	r2, [r3, #0]
 8002d32:	003b      	movs	r3, r7
 8002d34:	881b      	ldrh	r3, [r3, #0]
 8002d36:	1ad3      	subs	r3, r2, r3
 8002d38:	b29a      	uxth	r2, r3
 8002d3a:	2310      	movs	r3, #16
 8002d3c:	18fb      	adds	r3, r7, r3
 8002d3e:	801a      	strh	r2, [r3, #0]
    int32_t
    sa   = 0,
 8002d40:	2300      	movs	r3, #0
 8002d42:	62fb      	str	r3, [r7, #44]	; 0x2c
    sb   = 0;
 8002d44:	2300      	movs	r3, #0
 8002d46:	62bb      	str	r3, [r7, #40]	; 0x28
    // 0-1 and 0-2.  If y1=y2 (flat-bottomed triangle), the scanline y1
    // is included here (and second loop will be skipped, avoiding a /0
    // error there), otherwise scanline y1 is skipped here and handled
    // in the second loop...which also avoids a /0 error here if y0=y1
    // (flat-topped triangle).
    if(y1 == y2) last = y1;   // Include y1 scanline
 8002d48:	003a      	movs	r2, r7
 8002d4a:	187b      	adds	r3, r7, r1
 8002d4c:	2100      	movs	r1, #0
 8002d4e:	5e52      	ldrsh	r2, [r2, r1]
 8002d50:	2100      	movs	r1, #0
 8002d52:	5e5b      	ldrsh	r3, [r3, r1]
 8002d54:	429a      	cmp	r2, r3
 8002d56:	d105      	bne.n	8002d64 <fillTriangle+0x24e>
 8002d58:	2330      	movs	r3, #48	; 0x30
 8002d5a:	18fb      	adds	r3, r7, r3
 8002d5c:	003a      	movs	r2, r7
 8002d5e:	8812      	ldrh	r2, [r2, #0]
 8002d60:	801a      	strh	r2, [r3, #0]
 8002d62:	e006      	b.n	8002d72 <fillTriangle+0x25c>
    else         last = y1-1; // Skip it
 8002d64:	003b      	movs	r3, r7
 8002d66:	881b      	ldrh	r3, [r3, #0]
 8002d68:	3b01      	subs	r3, #1
 8002d6a:	b29a      	uxth	r2, r3
 8002d6c:	2330      	movs	r3, #48	; 0x30
 8002d6e:	18fb      	adds	r3, r7, r3
 8002d70:	801a      	strh	r2, [r3, #0]

    for(y=y0; y<=last; y++) {
 8002d72:	2332      	movs	r3, #50	; 0x32
 8002d74:	18fb      	adds	r3, r7, r3
 8002d76:	1d3a      	adds	r2, r7, #4
 8002d78:	8812      	ldrh	r2, [r2, #0]
 8002d7a:	801a      	strh	r2, [r3, #0]
 8002d7c:	e065      	b.n	8002e4a <fillTriangle+0x334>
        a   = x0 + sa / dy01;
 8002d7e:	2318      	movs	r3, #24
 8002d80:	18fb      	adds	r3, r7, r3
 8002d82:	2200      	movs	r2, #0
 8002d84:	5e9b      	ldrsh	r3, [r3, r2]
 8002d86:	0019      	movs	r1, r3
 8002d88:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002d8a:	f7fd fa45 	bl	8000218 <__divsi3>
 8002d8e:	0003      	movs	r3, r0
 8002d90:	b29a      	uxth	r2, r3
 8002d92:	1dbb      	adds	r3, r7, #6
 8002d94:	881b      	ldrh	r3, [r3, #0]
 8002d96:	18d3      	adds	r3, r2, r3
 8002d98:	b29a      	uxth	r2, r3
 8002d9a:	2436      	movs	r4, #54	; 0x36
 8002d9c:	193b      	adds	r3, r7, r4
 8002d9e:	801a      	strh	r2, [r3, #0]
        b   = x0 + sb / dy02;
 8002da0:	2314      	movs	r3, #20
 8002da2:	18fb      	adds	r3, r7, r3
 8002da4:	2200      	movs	r2, #0
 8002da6:	5e9b      	ldrsh	r3, [r3, r2]
 8002da8:	0019      	movs	r1, r3
 8002daa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002dac:	f7fd fa34 	bl	8000218 <__divsi3>
 8002db0:	0003      	movs	r3, r0
 8002db2:	b29a      	uxth	r2, r3
 8002db4:	1dbb      	adds	r3, r7, #6
 8002db6:	881b      	ldrh	r3, [r3, #0]
 8002db8:	18d3      	adds	r3, r2, r3
 8002dba:	b29a      	uxth	r2, r3
 8002dbc:	2134      	movs	r1, #52	; 0x34
 8002dbe:	187b      	adds	r3, r7, r1
 8002dc0:	801a      	strh	r2, [r3, #0]
        sa += dx01;
 8002dc2:	231a      	movs	r3, #26
 8002dc4:	18fb      	adds	r3, r7, r3
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	5e9b      	ldrsh	r3, [r3, r2]
 8002dca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002dcc:	18d3      	adds	r3, r2, r3
 8002dce:	62fb      	str	r3, [r7, #44]	; 0x2c
        sb += dx02;
 8002dd0:	2316      	movs	r3, #22
 8002dd2:	18fb      	adds	r3, r7, r3
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	5e9b      	ldrsh	r3, [r3, r2]
 8002dd8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002dda:	18d3      	adds	r3, r2, r3
 8002ddc:	62bb      	str	r3, [r7, #40]	; 0x28
        /* longhand:
        a = x0 + (x1 - x0) * (y - y0) / (y1 - y0);
        b = x0 + (x2 - x0) * (y - y0) / (y2 - y0);
        */
        if(a > b) _swap_int16_t(a,b);
 8002dde:	193a      	adds	r2, r7, r4
 8002de0:	187b      	adds	r3, r7, r1
 8002de2:	2000      	movs	r0, #0
 8002de4:	5e12      	ldrsh	r2, [r2, r0]
 8002de6:	2000      	movs	r0, #0
 8002de8:	5e1b      	ldrsh	r3, [r3, r0]
 8002dea:	429a      	cmp	r2, r3
 8002dec:	dd0c      	ble.n	8002e08 <fillTriangle+0x2f2>
 8002dee:	200c      	movs	r0, #12
 8002df0:	183b      	adds	r3, r7, r0
 8002df2:	193a      	adds	r2, r7, r4
 8002df4:	8812      	ldrh	r2, [r2, #0]
 8002df6:	801a      	strh	r2, [r3, #0]
 8002df8:	193b      	adds	r3, r7, r4
 8002dfa:	187a      	adds	r2, r7, r1
 8002dfc:	8812      	ldrh	r2, [r2, #0]
 8002dfe:	801a      	strh	r2, [r3, #0]
 8002e00:	187b      	adds	r3, r7, r1
 8002e02:	183a      	adds	r2, r7, r0
 8002e04:	8812      	ldrh	r2, [r2, #0]
 8002e06:	801a      	strh	r2, [r3, #0]
        drawFastHLine(a, y, b-a+1, color);
 8002e08:	2334      	movs	r3, #52	; 0x34
 8002e0a:	18fb      	adds	r3, r7, r3
 8002e0c:	881a      	ldrh	r2, [r3, #0]
 8002e0e:	2036      	movs	r0, #54	; 0x36
 8002e10:	183b      	adds	r3, r7, r0
 8002e12:	881b      	ldrh	r3, [r3, #0]
 8002e14:	1ad3      	subs	r3, r2, r3
 8002e16:	b29b      	uxth	r3, r3
 8002e18:	3301      	adds	r3, #1
 8002e1a:	b29b      	uxth	r3, r3
 8002e1c:	b21a      	sxth	r2, r3
 8002e1e:	2350      	movs	r3, #80	; 0x50
 8002e20:	18fb      	adds	r3, r7, r3
 8002e22:	881c      	ldrh	r4, [r3, #0]
 8002e24:	2532      	movs	r5, #50	; 0x32
 8002e26:	197b      	adds	r3, r7, r5
 8002e28:	2100      	movs	r1, #0
 8002e2a:	5e59      	ldrsh	r1, [r3, r1]
 8002e2c:	183b      	adds	r3, r7, r0
 8002e2e:	2000      	movs	r0, #0
 8002e30:	5e18      	ldrsh	r0, [r3, r0]
 8002e32:	0023      	movs	r3, r4
 8002e34:	f7ff fde4 	bl	8002a00 <drawFastHLine>
    for(y=y0; y<=last; y++) {
 8002e38:	0029      	movs	r1, r5
 8002e3a:	187b      	adds	r3, r7, r1
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	5e9b      	ldrsh	r3, [r3, r2]
 8002e40:	b29b      	uxth	r3, r3
 8002e42:	3301      	adds	r3, #1
 8002e44:	b29a      	uxth	r2, r3
 8002e46:	187b      	adds	r3, r7, r1
 8002e48:	801a      	strh	r2, [r3, #0]
 8002e4a:	2032      	movs	r0, #50	; 0x32
 8002e4c:	183a      	adds	r2, r7, r0
 8002e4e:	2330      	movs	r3, #48	; 0x30
 8002e50:	18fb      	adds	r3, r7, r3
 8002e52:	2100      	movs	r1, #0
 8002e54:	5e52      	ldrsh	r2, [r2, r1]
 8002e56:	2100      	movs	r1, #0
 8002e58:	5e5b      	ldrsh	r3, [r3, r1]
 8002e5a:	429a      	cmp	r2, r3
 8002e5c:	dd8f      	ble.n	8002d7e <fillTriangle+0x268>
    }

    // For lower part of triangle, find scanline crossings for segments
    // 0-2 and 1-2.  This loop is skipped if y1=y2.
    sa = (int32_t)dx12 * (y - y1);
 8002e5e:	2312      	movs	r3, #18
 8002e60:	18fb      	adds	r3, r7, r3
 8002e62:	2200      	movs	r2, #0
 8002e64:	5e9b      	ldrsh	r3, [r3, r2]
 8002e66:	183a      	adds	r2, r7, r0
 8002e68:	2100      	movs	r1, #0
 8002e6a:	5e51      	ldrsh	r1, [r2, r1]
 8002e6c:	003a      	movs	r2, r7
 8002e6e:	2400      	movs	r4, #0
 8002e70:	5f12      	ldrsh	r2, [r2, r4]
 8002e72:	1a8a      	subs	r2, r1, r2
 8002e74:	4353      	muls	r3, r2
 8002e76:	62fb      	str	r3, [r7, #44]	; 0x2c
    sb = (int32_t)dx02 * (y - y0);
 8002e78:	2316      	movs	r3, #22
 8002e7a:	18fb      	adds	r3, r7, r3
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	5e9b      	ldrsh	r3, [r3, r2]
 8002e80:	183a      	adds	r2, r7, r0
 8002e82:	2100      	movs	r1, #0
 8002e84:	5e51      	ldrsh	r1, [r2, r1]
 8002e86:	1d3a      	adds	r2, r7, #4
 8002e88:	2000      	movs	r0, #0
 8002e8a:	5e12      	ldrsh	r2, [r2, r0]
 8002e8c:	1a8a      	subs	r2, r1, r2
 8002e8e:	4353      	muls	r3, r2
 8002e90:	62bb      	str	r3, [r7, #40]	; 0x28
    for(; y<=y2; y++) {
 8002e92:	e065      	b.n	8002f60 <fillTriangle+0x44a>
        a   = x1 + sa / dy12;
 8002e94:	2310      	movs	r3, #16
 8002e96:	18fb      	adds	r3, r7, r3
 8002e98:	2200      	movs	r2, #0
 8002e9a:	5e9b      	ldrsh	r3, [r3, r2]
 8002e9c:	0019      	movs	r1, r3
 8002e9e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002ea0:	f7fd f9ba 	bl	8000218 <__divsi3>
 8002ea4:	0003      	movs	r3, r0
 8002ea6:	b29a      	uxth	r2, r3
 8002ea8:	1cbb      	adds	r3, r7, #2
 8002eaa:	881b      	ldrh	r3, [r3, #0]
 8002eac:	18d3      	adds	r3, r2, r3
 8002eae:	b29a      	uxth	r2, r3
 8002eb0:	2436      	movs	r4, #54	; 0x36
 8002eb2:	193b      	adds	r3, r7, r4
 8002eb4:	801a      	strh	r2, [r3, #0]
        b   = x0 + sb / dy02;
 8002eb6:	2314      	movs	r3, #20
 8002eb8:	18fb      	adds	r3, r7, r3
 8002eba:	2200      	movs	r2, #0
 8002ebc:	5e9b      	ldrsh	r3, [r3, r2]
 8002ebe:	0019      	movs	r1, r3
 8002ec0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002ec2:	f7fd f9a9 	bl	8000218 <__divsi3>
 8002ec6:	0003      	movs	r3, r0
 8002ec8:	b29a      	uxth	r2, r3
 8002eca:	1dbb      	adds	r3, r7, #6
 8002ecc:	881b      	ldrh	r3, [r3, #0]
 8002ece:	18d3      	adds	r3, r2, r3
 8002ed0:	b29a      	uxth	r2, r3
 8002ed2:	2134      	movs	r1, #52	; 0x34
 8002ed4:	187b      	adds	r3, r7, r1
 8002ed6:	801a      	strh	r2, [r3, #0]
        sa += dx12;
 8002ed8:	2312      	movs	r3, #18
 8002eda:	18fb      	adds	r3, r7, r3
 8002edc:	2200      	movs	r2, #0
 8002ede:	5e9b      	ldrsh	r3, [r3, r2]
 8002ee0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002ee2:	18d3      	adds	r3, r2, r3
 8002ee4:	62fb      	str	r3, [r7, #44]	; 0x2c
        sb += dx02;
 8002ee6:	2316      	movs	r3, #22
 8002ee8:	18fb      	adds	r3, r7, r3
 8002eea:	2200      	movs	r2, #0
 8002eec:	5e9b      	ldrsh	r3, [r3, r2]
 8002eee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002ef0:	18d3      	adds	r3, r2, r3
 8002ef2:	62bb      	str	r3, [r7, #40]	; 0x28
        /* longhand:
        a = x1 + (x2 - x1) * (y - y1) / (y2 - y1);
        b = x0 + (x2 - x0) * (y - y0) / (y2 - y0);
        */
        if(a > b) _swap_int16_t(a,b);
 8002ef4:	193a      	adds	r2, r7, r4
 8002ef6:	187b      	adds	r3, r7, r1
 8002ef8:	2000      	movs	r0, #0
 8002efa:	5e12      	ldrsh	r2, [r2, r0]
 8002efc:	2000      	movs	r0, #0
 8002efe:	5e1b      	ldrsh	r3, [r3, r0]
 8002f00:	429a      	cmp	r2, r3
 8002f02:	dd0c      	ble.n	8002f1e <fillTriangle+0x408>
 8002f04:	200e      	movs	r0, #14
 8002f06:	183b      	adds	r3, r7, r0
 8002f08:	193a      	adds	r2, r7, r4
 8002f0a:	8812      	ldrh	r2, [r2, #0]
 8002f0c:	801a      	strh	r2, [r3, #0]
 8002f0e:	193b      	adds	r3, r7, r4
 8002f10:	187a      	adds	r2, r7, r1
 8002f12:	8812      	ldrh	r2, [r2, #0]
 8002f14:	801a      	strh	r2, [r3, #0]
 8002f16:	187b      	adds	r3, r7, r1
 8002f18:	183a      	adds	r2, r7, r0
 8002f1a:	8812      	ldrh	r2, [r2, #0]
 8002f1c:	801a      	strh	r2, [r3, #0]
        drawFastHLine(a, y, b-a+1, color);
 8002f1e:	2334      	movs	r3, #52	; 0x34
 8002f20:	18fb      	adds	r3, r7, r3
 8002f22:	881a      	ldrh	r2, [r3, #0]
 8002f24:	2036      	movs	r0, #54	; 0x36
 8002f26:	183b      	adds	r3, r7, r0
 8002f28:	881b      	ldrh	r3, [r3, #0]
 8002f2a:	1ad3      	subs	r3, r2, r3
 8002f2c:	b29b      	uxth	r3, r3
 8002f2e:	3301      	adds	r3, #1
 8002f30:	b29b      	uxth	r3, r3
 8002f32:	b21a      	sxth	r2, r3
 8002f34:	2350      	movs	r3, #80	; 0x50
 8002f36:	18fb      	adds	r3, r7, r3
 8002f38:	881c      	ldrh	r4, [r3, #0]
 8002f3a:	2532      	movs	r5, #50	; 0x32
 8002f3c:	197b      	adds	r3, r7, r5
 8002f3e:	2100      	movs	r1, #0
 8002f40:	5e59      	ldrsh	r1, [r3, r1]
 8002f42:	183b      	adds	r3, r7, r0
 8002f44:	2000      	movs	r0, #0
 8002f46:	5e18      	ldrsh	r0, [r3, r0]
 8002f48:	0023      	movs	r3, r4
 8002f4a:	f7ff fd59 	bl	8002a00 <drawFastHLine>
    for(; y<=y2; y++) {
 8002f4e:	0029      	movs	r1, r5
 8002f50:	187b      	adds	r3, r7, r1
 8002f52:	2200      	movs	r2, #0
 8002f54:	5e9b      	ldrsh	r3, [r3, r2]
 8002f56:	b29b      	uxth	r3, r3
 8002f58:	3301      	adds	r3, #1
 8002f5a:	b29a      	uxth	r2, r3
 8002f5c:	187b      	adds	r3, r7, r1
 8002f5e:	801a      	strh	r2, [r3, #0]
 8002f60:	2332      	movs	r3, #50	; 0x32
 8002f62:	18fa      	adds	r2, r7, r3
 8002f64:	234c      	movs	r3, #76	; 0x4c
 8002f66:	18fb      	adds	r3, r7, r3
 8002f68:	2100      	movs	r1, #0
 8002f6a:	5e52      	ldrsh	r2, [r2, r1]
 8002f6c:	2100      	movs	r1, #0
 8002f6e:	5e5b      	ldrsh	r3, [r3, r1]
 8002f70:	429a      	cmp	r2, r3
 8002f72:	dd8f      	ble.n	8002e94 <fillTriangle+0x37e>
    }
}
 8002f74:	46bd      	mov	sp, r7
 8002f76:	b00e      	add	sp, #56	; 0x38
 8002f78:	bdb0      	pop	{r4, r5, r7, pc}
	...

08002f7c <fillScreen>:

void fillScreen(uint16_t color) {
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b084      	sub	sp, #16
 8002f80:	af02      	add	r7, sp, #8
 8002f82:	0002      	movs	r2, r0
 8002f84:	1dbb      	adds	r3, r7, #6
 8002f86:	801a      	strh	r2, [r3, #0]
    fillRect(0, 0, _width, _height, color);
 8002f88:	4b08      	ldr	r3, [pc, #32]	; (8002fac <fillScreen+0x30>)
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	5e9a      	ldrsh	r2, [r3, r2]
 8002f8e:	4b08      	ldr	r3, [pc, #32]	; (8002fb0 <fillScreen+0x34>)
 8002f90:	2100      	movs	r1, #0
 8002f92:	5e59      	ldrsh	r1, [r3, r1]
 8002f94:	1dbb      	adds	r3, r7, #6
 8002f96:	881b      	ldrh	r3, [r3, #0]
 8002f98:	9300      	str	r3, [sp, #0]
 8002f9a:	000b      	movs	r3, r1
 8002f9c:	2100      	movs	r1, #0
 8002f9e:	2000      	movs	r0, #0
 8002fa0:	f7ff fbc2 	bl	8002728 <fillRect>
}
 8002fa4:	46c0      	nop			; (mov r8, r8)
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	b002      	add	sp, #8
 8002faa:	bd80      	pop	{r7, pc}
 8002fac:	2000004c 	.word	0x2000004c
 8002fb0:	2000004e 	.word	0x2000004e

08002fb4 <ST7735_Select>:
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

void ST7735_Select()
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);
 8002fb8:	2380      	movs	r3, #128	; 0x80
 8002fba:	00db      	lsls	r3, r3, #3
 8002fbc:	4803      	ldr	r0, [pc, #12]	; (8002fcc <ST7735_Select+0x18>)
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	0019      	movs	r1, r3
 8002fc2:	f002 f900 	bl	80051c6 <HAL_GPIO_WritePin>
}
 8002fc6:	46c0      	nop			; (mov r8, r8)
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}
 8002fcc:	48000400 	.word	0x48000400

08002fd0 <ST7735_Unselect>:

void ST7735_Unselect()
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);
 8002fd4:	2380      	movs	r3, #128	; 0x80
 8002fd6:	00db      	lsls	r3, r3, #3
 8002fd8:	4803      	ldr	r0, [pc, #12]	; (8002fe8 <ST7735_Unselect+0x18>)
 8002fda:	2201      	movs	r2, #1
 8002fdc:	0019      	movs	r1, r3
 8002fde:	f002 f8f2 	bl	80051c6 <HAL_GPIO_WritePin>
}
 8002fe2:	46c0      	nop			; (mov r8, r8)
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	bd80      	pop	{r7, pc}
 8002fe8:	48000400 	.word	0x48000400

08002fec <ST7735_Reset>:

void ST7735_Reset()
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_RESET);
 8002ff0:	4b08      	ldr	r3, [pc, #32]	; (8003014 <ST7735_Reset+0x28>)
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	2104      	movs	r1, #4
 8002ff6:	0018      	movs	r0, r3
 8002ff8:	f002 f8e5 	bl	80051c6 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8002ffc:	2005      	movs	r0, #5
 8002ffe:	f001 fb63 	bl	80046c8 <HAL_Delay>
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_SET);
 8003002:	4b04      	ldr	r3, [pc, #16]	; (8003014 <ST7735_Reset+0x28>)
 8003004:	2201      	movs	r2, #1
 8003006:	2104      	movs	r1, #4
 8003008:	0018      	movs	r0, r3
 800300a:	f002 f8dc 	bl	80051c6 <HAL_GPIO_WritePin>
}
 800300e:	46c0      	nop			; (mov r8, r8)
 8003010:	46bd      	mov	sp, r7
 8003012:	bd80      	pop	{r7, pc}
 8003014:	48000400 	.word	0x48000400

08003018 <ST7735_WriteCommand>:

  void ST7735_WriteCommand(uint8_t cmd)
  {
 8003018:	b580      	push	{r7, lr}
 800301a:	b082      	sub	sp, #8
 800301c:	af00      	add	r7, sp, #0
 800301e:	0002      	movs	r2, r0
 8003020:	1dfb      	adds	r3, r7, #7
 8003022:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(AD_PORT, AD_PIN, GPIO_PIN_RESET);
 8003024:	4b08      	ldr	r3, [pc, #32]	; (8003048 <ST7735_WriteCommand+0x30>)
 8003026:	2200      	movs	r2, #0
 8003028:	2102      	movs	r1, #2
 800302a:	0018      	movs	r0, r3
 800302c:	f002 f8cb 	bl	80051c6 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8003030:	2301      	movs	r3, #1
 8003032:	425b      	negs	r3, r3
 8003034:	1df9      	adds	r1, r7, #7
 8003036:	4805      	ldr	r0, [pc, #20]	; (800304c <ST7735_WriteCommand+0x34>)
 8003038:	2201      	movs	r2, #1
 800303a:	f002 fddd 	bl	8005bf8 <HAL_SPI_Transmit>
}
 800303e:	46c0      	nop			; (mov r8, r8)
 8003040:	46bd      	mov	sp, r7
 8003042:	b002      	add	sp, #8
 8003044:	bd80      	pop	{r7, pc}
 8003046:	46c0      	nop			; (mov r8, r8)
 8003048:	48000400 	.word	0x48000400
 800304c:	20000098 	.word	0x20000098

08003050 <ST7735_WriteData>:

void ST7735_WriteData(uint8_t* buff, size_t buff_size)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b082      	sub	sp, #8
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
 8003058:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(AD_PORT, AD_PIN, GPIO_PIN_SET);
 800305a:	4b09      	ldr	r3, [pc, #36]	; (8003080 <ST7735_WriteData+0x30>)
 800305c:	2201      	movs	r2, #1
 800305e:	2102      	movs	r1, #2
 8003060:	0018      	movs	r0, r3
 8003062:	f002 f8b0 	bl	80051c6 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	b29a      	uxth	r2, r3
 800306a:	2301      	movs	r3, #1
 800306c:	425b      	negs	r3, r3
 800306e:	6879      	ldr	r1, [r7, #4]
 8003070:	4804      	ldr	r0, [pc, #16]	; (8003084 <ST7735_WriteData+0x34>)
 8003072:	f002 fdc1 	bl	8005bf8 <HAL_SPI_Transmit>
}
 8003076:	46c0      	nop			; (mov r8, r8)
 8003078:	46bd      	mov	sp, r7
 800307a:	b002      	add	sp, #8
 800307c:	bd80      	pop	{r7, pc}
 800307e:	46c0      	nop			; (mov r8, r8)
 8003080:	48000400 	.word	0x48000400
 8003084:	20000098 	.word	0x20000098

08003088 <DisplayInit>:

void DisplayInit(const uint8_t *addr)
{
 8003088:	b590      	push	{r4, r7, lr}
 800308a:	b085      	sub	sp, #20
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	1c5a      	adds	r2, r3, #1
 8003094:	607a      	str	r2, [r7, #4]
 8003096:	220f      	movs	r2, #15
 8003098:	18ba      	adds	r2, r7, r2
 800309a:	781b      	ldrb	r3, [r3, #0]
 800309c:	7013      	strb	r3, [r2, #0]
    while(numCommands--) {
 800309e:	e04a      	b.n	8003136 <DisplayInit+0xae>
        uint8_t cmd = *addr++;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	1c5a      	adds	r2, r3, #1
 80030a4:	607a      	str	r2, [r7, #4]
 80030a6:	210b      	movs	r1, #11
 80030a8:	187a      	adds	r2, r7, r1
 80030aa:	781b      	ldrb	r3, [r3, #0]
 80030ac:	7013      	strb	r3, [r2, #0]
        ST7735_WriteCommand(cmd);
 80030ae:	187b      	adds	r3, r7, r1
 80030b0:	781b      	ldrb	r3, [r3, #0]
 80030b2:	0018      	movs	r0, r3
 80030b4:	f7ff ffb0 	bl	8003018 <ST7735_WriteCommand>

        numArgs = *addr++;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	1c5a      	adds	r2, r3, #1
 80030bc:	607a      	str	r2, [r7, #4]
 80030be:	200a      	movs	r0, #10
 80030c0:	183a      	adds	r2, r7, r0
 80030c2:	781b      	ldrb	r3, [r3, #0]
 80030c4:	7013      	strb	r3, [r2, #0]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 80030c6:	183b      	adds	r3, r7, r0
 80030c8:	781b      	ldrb	r3, [r3, #0]
 80030ca:	b29a      	uxth	r2, r3
 80030cc:	230c      	movs	r3, #12
 80030ce:	18fb      	adds	r3, r7, r3
 80030d0:	2180      	movs	r1, #128	; 0x80
 80030d2:	400a      	ands	r2, r1
 80030d4:	801a      	strh	r2, [r3, #0]
        numArgs &= ~DELAY;
 80030d6:	183b      	adds	r3, r7, r0
 80030d8:	183a      	adds	r2, r7, r0
 80030da:	7812      	ldrb	r2, [r2, #0]
 80030dc:	217f      	movs	r1, #127	; 0x7f
 80030de:	400a      	ands	r2, r1
 80030e0:	701a      	strb	r2, [r3, #0]
        if(numArgs) {
 80030e2:	183b      	adds	r3, r7, r0
 80030e4:	781b      	ldrb	r3, [r3, #0]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d00c      	beq.n	8003104 <DisplayInit+0x7c>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 80030ea:	0004      	movs	r4, r0
 80030ec:	183b      	adds	r3, r7, r0
 80030ee:	781a      	ldrb	r2, [r3, #0]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	0011      	movs	r1, r2
 80030f4:	0018      	movs	r0, r3
 80030f6:	f7ff ffab 	bl	8003050 <ST7735_WriteData>
            addr += numArgs;
 80030fa:	193b      	adds	r3, r7, r4
 80030fc:	781b      	ldrb	r3, [r3, #0]
 80030fe:	687a      	ldr	r2, [r7, #4]
 8003100:	18d3      	adds	r3, r2, r3
 8003102:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 8003104:	210c      	movs	r1, #12
 8003106:	187b      	adds	r3, r7, r1
 8003108:	881b      	ldrh	r3, [r3, #0]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d013      	beq.n	8003136 <DisplayInit+0xae>
            ms = *addr++;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	1c5a      	adds	r2, r3, #1
 8003112:	607a      	str	r2, [r7, #4]
 8003114:	781a      	ldrb	r2, [r3, #0]
 8003116:	187b      	adds	r3, r7, r1
 8003118:	801a      	strh	r2, [r3, #0]
            if(ms == 255) ms = 500;
 800311a:	187b      	adds	r3, r7, r1
 800311c:	881b      	ldrh	r3, [r3, #0]
 800311e:	2bff      	cmp	r3, #255	; 0xff
 8003120:	d103      	bne.n	800312a <DisplayInit+0xa2>
 8003122:	187b      	adds	r3, r7, r1
 8003124:	22fa      	movs	r2, #250	; 0xfa
 8003126:	0052      	lsls	r2, r2, #1
 8003128:	801a      	strh	r2, [r3, #0]
            HAL_Delay(ms);
 800312a:	230c      	movs	r3, #12
 800312c:	18fb      	adds	r3, r7, r3
 800312e:	881b      	ldrh	r3, [r3, #0]
 8003130:	0018      	movs	r0, r3
 8003132:	f001 fac9 	bl	80046c8 <HAL_Delay>
    while(numCommands--) {
 8003136:	220f      	movs	r2, #15
 8003138:	18bb      	adds	r3, r7, r2
 800313a:	781b      	ldrb	r3, [r3, #0]
 800313c:	18ba      	adds	r2, r7, r2
 800313e:	1e59      	subs	r1, r3, #1
 8003140:	7011      	strb	r1, [r2, #0]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d1ac      	bne.n	80030a0 <DisplayInit+0x18>
        }
    }
}
 8003146:	46c0      	nop			; (mov r8, r8)
 8003148:	46c0      	nop			; (mov r8, r8)
 800314a:	46bd      	mov	sp, r7
 800314c:	b005      	add	sp, #20
 800314e:	bd90      	pop	{r4, r7, pc}

08003150 <ST7735_SetAddressWindow>:

void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1)
{
 8003150:	b5b0      	push	{r4, r5, r7, lr}
 8003152:	b084      	sub	sp, #16
 8003154:	af00      	add	r7, sp, #0
 8003156:	0005      	movs	r5, r0
 8003158:	000c      	movs	r4, r1
 800315a:	0010      	movs	r0, r2
 800315c:	0019      	movs	r1, r3
 800315e:	1dfb      	adds	r3, r7, #7
 8003160:	1c2a      	adds	r2, r5, #0
 8003162:	701a      	strb	r2, [r3, #0]
 8003164:	1dbb      	adds	r3, r7, #6
 8003166:	1c22      	adds	r2, r4, #0
 8003168:	701a      	strb	r2, [r3, #0]
 800316a:	1d7b      	adds	r3, r7, #5
 800316c:	1c02      	adds	r2, r0, #0
 800316e:	701a      	strb	r2, [r3, #0]
 8003170:	1d3b      	adds	r3, r7, #4
 8003172:	1c0a      	adds	r2, r1, #0
 8003174:	701a      	strb	r2, [r3, #0]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 8003176:	202a      	movs	r0, #42	; 0x2a
 8003178:	f7ff ff4e 	bl	8003018 <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + _xstart, 0x00, x1 + _xstart };
 800317c:	210c      	movs	r1, #12
 800317e:	187b      	adds	r3, r7, r1
 8003180:	2200      	movs	r2, #0
 8003182:	701a      	strb	r2, [r3, #0]
 8003184:	4b1c      	ldr	r3, [pc, #112]	; (80031f8 <ST7735_SetAddressWindow+0xa8>)
 8003186:	781a      	ldrb	r2, [r3, #0]
 8003188:	1dfb      	adds	r3, r7, #7
 800318a:	781b      	ldrb	r3, [r3, #0]
 800318c:	18d3      	adds	r3, r2, r3
 800318e:	b2da      	uxtb	r2, r3
 8003190:	187b      	adds	r3, r7, r1
 8003192:	705a      	strb	r2, [r3, #1]
 8003194:	187b      	adds	r3, r7, r1
 8003196:	2200      	movs	r2, #0
 8003198:	709a      	strb	r2, [r3, #2]
 800319a:	4b17      	ldr	r3, [pc, #92]	; (80031f8 <ST7735_SetAddressWindow+0xa8>)
 800319c:	781a      	ldrb	r2, [r3, #0]
 800319e:	1d7b      	adds	r3, r7, #5
 80031a0:	781b      	ldrb	r3, [r3, #0]
 80031a2:	18d3      	adds	r3, r2, r3
 80031a4:	b2da      	uxtb	r2, r3
 80031a6:	187b      	adds	r3, r7, r1
 80031a8:	70da      	strb	r2, [r3, #3]
    ST7735_WriteData(data, sizeof(data));
 80031aa:	000c      	movs	r4, r1
 80031ac:	187b      	adds	r3, r7, r1
 80031ae:	2104      	movs	r1, #4
 80031b0:	0018      	movs	r0, r3
 80031b2:	f7ff ff4d 	bl	8003050 <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 80031b6:	202b      	movs	r0, #43	; 0x2b
 80031b8:	f7ff ff2e 	bl	8003018 <ST7735_WriteCommand>
    data[1] = y0 + _ystart;
 80031bc:	4b0f      	ldr	r3, [pc, #60]	; (80031fc <ST7735_SetAddressWindow+0xac>)
 80031be:	781a      	ldrb	r2, [r3, #0]
 80031c0:	1dbb      	adds	r3, r7, #6
 80031c2:	781b      	ldrb	r3, [r3, #0]
 80031c4:	18d3      	adds	r3, r2, r3
 80031c6:	b2da      	uxtb	r2, r3
 80031c8:	0021      	movs	r1, r4
 80031ca:	187b      	adds	r3, r7, r1
 80031cc:	705a      	strb	r2, [r3, #1]
    data[3] = y1 + _ystart;
 80031ce:	4b0b      	ldr	r3, [pc, #44]	; (80031fc <ST7735_SetAddressWindow+0xac>)
 80031d0:	781a      	ldrb	r2, [r3, #0]
 80031d2:	1d3b      	adds	r3, r7, #4
 80031d4:	781b      	ldrb	r3, [r3, #0]
 80031d6:	18d3      	adds	r3, r2, r3
 80031d8:	b2da      	uxtb	r2, r3
 80031da:	187b      	adds	r3, r7, r1
 80031dc:	70da      	strb	r2, [r3, #3]
    ST7735_WriteData(data, sizeof(data));
 80031de:	187b      	adds	r3, r7, r1
 80031e0:	2104      	movs	r1, #4
 80031e2:	0018      	movs	r0, r3
 80031e4:	f7ff ff34 	bl	8003050 <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 80031e8:	202c      	movs	r0, #44	; 0x2c
 80031ea:	f7ff ff15 	bl	8003018 <ST7735_WriteCommand>
}
 80031ee:	46c0      	nop			; (mov r8, r8)
 80031f0:	46bd      	mov	sp, r7
 80031f2:	b004      	add	sp, #16
 80031f4:	bdb0      	pop	{r4, r5, r7, pc}
 80031f6:	46c0      	nop			; (mov r8, r8)
 80031f8:	20000053 	.word	0x20000053
 80031fc:	20000054 	.word	0x20000054

08003200 <ST7735_Init>:

void ST7735_Init(uint8_t rotation)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b082      	sub	sp, #8
 8003204:	af00      	add	r7, sp, #0
 8003206:	0002      	movs	r2, r0
 8003208:	1dfb      	adds	r3, r7, #7
 800320a:	701a      	strb	r2, [r3, #0]
    ST7735_Select();
 800320c:	f7ff fed2 	bl	8002fb4 <ST7735_Select>
    ST7735_Reset();
 8003210:	f7ff feec 	bl	8002fec <ST7735_Reset>
    DisplayInit(init_cmds1);
 8003214:	4b0e      	ldr	r3, [pc, #56]	; (8003250 <ST7735_Init+0x50>)
 8003216:	0018      	movs	r0, r3
 8003218:	f7ff ff36 	bl	8003088 <DisplayInit>
    DisplayInit(init_cmds2);
 800321c:	4b0d      	ldr	r3, [pc, #52]	; (8003254 <ST7735_Init+0x54>)
 800321e:	0018      	movs	r0, r3
 8003220:	f7ff ff32 	bl	8003088 <DisplayInit>
    DisplayInit(init_cmds3);
 8003224:	4b0c      	ldr	r3, [pc, #48]	; (8003258 <ST7735_Init+0x58>)
 8003226:	0018      	movs	r0, r3
 8003228:	f7ff ff2e 	bl	8003088 <DisplayInit>

#elif ST7735_IS_128X128
    _colstart = 2;
    _rowstart = 3;
#else
    _colstart = 0;
 800322c:	4b0b      	ldr	r3, [pc, #44]	; (800325c <ST7735_Init+0x5c>)
 800322e:	2200      	movs	r2, #0
 8003230:	701a      	strb	r2, [r3, #0]
    _rowstart = 0;
 8003232:	4b0b      	ldr	r3, [pc, #44]	; (8003260 <ST7735_Init+0x60>)
 8003234:	2200      	movs	r2, #0
 8003236:	701a      	strb	r2, [r3, #0]
#endif
    ST7735_SetRotation (rotation);
 8003238:	1dfb      	adds	r3, r7, #7
 800323a:	781b      	ldrb	r3, [r3, #0]
 800323c:	0018      	movs	r0, r3
 800323e:	f000 f811 	bl	8003264 <ST7735_SetRotation>
    ST7735_Unselect();
 8003242:	f7ff fec5 	bl	8002fd0 <ST7735_Unselect>

}
 8003246:	46c0      	nop			; (mov r8, r8)
 8003248:	46bd      	mov	sp, r7
 800324a:	b002      	add	sp, #8
 800324c:	bd80      	pop	{r7, pc}
 800324e:	46c0      	nop			; (mov r8, r8)
 8003250:	080062e4 	.word	0x080062e4
 8003254:	0800631c 	.word	0x0800631c
 8003258:	0800632c 	.word	0x0800632c
 800325c:	20000051 	.word	0x20000051
 8003260:	20000052 	.word	0x20000052

08003264 <ST7735_SetRotation>:

void ST7735_SetRotation(uint8_t m)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b084      	sub	sp, #16
 8003268:	af00      	add	r7, sp, #0
 800326a:	0002      	movs	r2, r0
 800326c:	1dfb      	adds	r3, r7, #7
 800326e:	701a      	strb	r2, [r3, #0]

  uint8_t madctl = 0;
 8003270:	230f      	movs	r3, #15
 8003272:	18fb      	adds	r3, r7, r3
 8003274:	2200      	movs	r2, #0
 8003276:	701a      	strb	r2, [r3, #0]

  rotation = m % 4; // can't be higher than 3
 8003278:	1dfb      	adds	r3, r7, #7
 800327a:	781b      	ldrb	r3, [r3, #0]
 800327c:	2203      	movs	r2, #3
 800327e:	4013      	ands	r3, r2
 8003280:	b2da      	uxtb	r2, r3
 8003282:	4b36      	ldr	r3, [pc, #216]	; (800335c <ST7735_SetRotation+0xf8>)
 8003284:	701a      	strb	r2, [r3, #0]

  switch (rotation)
 8003286:	4b35      	ldr	r3, [pc, #212]	; (800335c <ST7735_SetRotation+0xf8>)
 8003288:	781b      	ldrb	r3, [r3, #0]
 800328a:	2b03      	cmp	r3, #3
 800328c:	d041      	beq.n	8003312 <ST7735_SetRotation+0xae>
 800328e:	dc53      	bgt.n	8003338 <ST7735_SetRotation+0xd4>
 8003290:	2b02      	cmp	r3, #2
 8003292:	d02b      	beq.n	80032ec <ST7735_SetRotation+0x88>
 8003294:	dc50      	bgt.n	8003338 <ST7735_SetRotation+0xd4>
 8003296:	2b00      	cmp	r3, #0
 8003298:	d002      	beq.n	80032a0 <ST7735_SetRotation+0x3c>
 800329a:	2b01      	cmp	r3, #1
 800329c:	d013      	beq.n	80032c6 <ST7735_SetRotation+0x62>
 800329e:	e04b      	b.n	8003338 <ST7735_SetRotation+0xd4>
  {
  case 0:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_RGB;
 80032a0:	230f      	movs	r3, #15
 80032a2:	18fb      	adds	r3, r7, r3
 80032a4:	22c0      	movs	r2, #192	; 0xc0
 80032a6:	701a      	strb	r2, [r3, #0]
      _height = ST7735_HEIGHT;
 80032a8:	4b2d      	ldr	r3, [pc, #180]	; (8003360 <ST7735_SetRotation+0xfc>)
 80032aa:	22a0      	movs	r2, #160	; 0xa0
 80032ac:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 80032ae:	4b2d      	ldr	r3, [pc, #180]	; (8003364 <ST7735_SetRotation+0x100>)
 80032b0:	2280      	movs	r2, #128	; 0x80
 80032b2:	801a      	strh	r2, [r3, #0]
      _xstart = _colstart;
 80032b4:	4b2c      	ldr	r3, [pc, #176]	; (8003368 <ST7735_SetRotation+0x104>)
 80032b6:	781a      	ldrb	r2, [r3, #0]
 80032b8:	4b2c      	ldr	r3, [pc, #176]	; (800336c <ST7735_SetRotation+0x108>)
 80032ba:	701a      	strb	r2, [r3, #0]
      _ystart = _rowstart;
 80032bc:	4b2c      	ldr	r3, [pc, #176]	; (8003370 <ST7735_SetRotation+0x10c>)
 80032be:	781a      	ldrb	r2, [r3, #0]
 80032c0:	4b2c      	ldr	r3, [pc, #176]	; (8003374 <ST7735_SetRotation+0x110>)
 80032c2:	701a      	strb	r2, [r3, #0]
#endif
    break;
 80032c4:	e038      	b.n	8003338 <ST7735_SetRotation+0xd4>
  case 1:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 80032c6:	230f      	movs	r3, #15
 80032c8:	18fb      	adds	r3, r7, r3
 80032ca:	22a0      	movs	r2, #160	; 0xa0
 80032cc:	701a      	strb	r2, [r3, #0]
      _width = ST7735_HEIGHT;
 80032ce:	4b25      	ldr	r3, [pc, #148]	; (8003364 <ST7735_SetRotation+0x100>)
 80032d0:	22a0      	movs	r2, #160	; 0xa0
 80032d2:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 80032d4:	4b22      	ldr	r3, [pc, #136]	; (8003360 <ST7735_SetRotation+0xfc>)
 80032d6:	2280      	movs	r2, #128	; 0x80
 80032d8:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 80032da:	4b23      	ldr	r3, [pc, #140]	; (8003368 <ST7735_SetRotation+0x104>)
 80032dc:	781a      	ldrb	r2, [r3, #0]
 80032de:	4b25      	ldr	r3, [pc, #148]	; (8003374 <ST7735_SetRotation+0x110>)
 80032e0:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 80032e2:	4b23      	ldr	r3, [pc, #140]	; (8003370 <ST7735_SetRotation+0x10c>)
 80032e4:	781a      	ldrb	r2, [r3, #0]
 80032e6:	4b21      	ldr	r3, [pc, #132]	; (800336c <ST7735_SetRotation+0x108>)
 80032e8:	701a      	strb	r2, [r3, #0]
#endif
    break;
 80032ea:	e025      	b.n	8003338 <ST7735_SetRotation+0xd4>
  case 2:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_RGB;
 80032ec:	230f      	movs	r3, #15
 80032ee:	18fb      	adds	r3, r7, r3
 80032f0:	2200      	movs	r2, #0
 80032f2:	701a      	strb	r2, [r3, #0]
      _height = ST7735_HEIGHT;
 80032f4:	4b1a      	ldr	r3, [pc, #104]	; (8003360 <ST7735_SetRotation+0xfc>)
 80032f6:	22a0      	movs	r2, #160	; 0xa0
 80032f8:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 80032fa:	4b1a      	ldr	r3, [pc, #104]	; (8003364 <ST7735_SetRotation+0x100>)
 80032fc:	2280      	movs	r2, #128	; 0x80
 80032fe:	801a      	strh	r2, [r3, #0]
    _xstart = _colstart;
 8003300:	4b19      	ldr	r3, [pc, #100]	; (8003368 <ST7735_SetRotation+0x104>)
 8003302:	781a      	ldrb	r2, [r3, #0]
 8003304:	4b19      	ldr	r3, [pc, #100]	; (800336c <ST7735_SetRotation+0x108>)
 8003306:	701a      	strb	r2, [r3, #0]
    _ystart = _rowstart;
 8003308:	4b19      	ldr	r3, [pc, #100]	; (8003370 <ST7735_SetRotation+0x10c>)
 800330a:	781a      	ldrb	r2, [r3, #0]
 800330c:	4b19      	ldr	r3, [pc, #100]	; (8003374 <ST7735_SetRotation+0x110>)
 800330e:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8003310:	e012      	b.n	8003338 <ST7735_SetRotation+0xd4>
  case 3:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 8003312:	230f      	movs	r3, #15
 8003314:	18fb      	adds	r3, r7, r3
 8003316:	2260      	movs	r2, #96	; 0x60
 8003318:	701a      	strb	r2, [r3, #0]
      _width = ST7735_HEIGHT;
 800331a:	4b12      	ldr	r3, [pc, #72]	; (8003364 <ST7735_SetRotation+0x100>)
 800331c:	22a0      	movs	r2, #160	; 0xa0
 800331e:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 8003320:	4b0f      	ldr	r3, [pc, #60]	; (8003360 <ST7735_SetRotation+0xfc>)
 8003322:	2280      	movs	r2, #128	; 0x80
 8003324:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 8003326:	4b10      	ldr	r3, [pc, #64]	; (8003368 <ST7735_SetRotation+0x104>)
 8003328:	781a      	ldrb	r2, [r3, #0]
 800332a:	4b12      	ldr	r3, [pc, #72]	; (8003374 <ST7735_SetRotation+0x110>)
 800332c:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 800332e:	4b10      	ldr	r3, [pc, #64]	; (8003370 <ST7735_SetRotation+0x10c>)
 8003330:	781a      	ldrb	r2, [r3, #0]
 8003332:	4b0e      	ldr	r3, [pc, #56]	; (800336c <ST7735_SetRotation+0x108>)
 8003334:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8003336:	46c0      	nop			; (mov r8, r8)
  }
  ST7735_Select();
 8003338:	f7ff fe3c 	bl	8002fb4 <ST7735_Select>
  ST7735_WriteCommand(ST7735_MADCTL);
 800333c:	2036      	movs	r0, #54	; 0x36
 800333e:	f7ff fe6b 	bl	8003018 <ST7735_WriteCommand>
  ST7735_WriteData(&madctl,1);
 8003342:	230f      	movs	r3, #15
 8003344:	18fb      	adds	r3, r7, r3
 8003346:	2101      	movs	r1, #1
 8003348:	0018      	movs	r0, r3
 800334a:	f7ff fe81 	bl	8003050 <ST7735_WriteData>
  ST7735_Unselect();
 800334e:	f7ff fe3f 	bl	8002fd0 <ST7735_Unselect>
}
 8003352:	46c0      	nop			; (mov r8, r8)
 8003354:	46bd      	mov	sp, r7
 8003356:	b004      	add	sp, #16
 8003358:	bd80      	pop	{r7, pc}
 800335a:	46c0      	nop			; (mov r8, r8)
 800335c:	20000050 	.word	0x20000050
 8003360:	2000004e 	.word	0x2000004e
 8003364:	2000004c 	.word	0x2000004c
 8003368:	20000051 	.word	0x20000051
 800336c:	20000053 	.word	0x20000053
 8003370:	20000052 	.word	0x20000052
 8003374:	20000054 	.word	0x20000054

08003378 <ST7735_DrawPixel>:

void ST7735_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8003378:	b590      	push	{r4, r7, lr}
 800337a:	b085      	sub	sp, #20
 800337c:	af00      	add	r7, sp, #0
 800337e:	0004      	movs	r4, r0
 8003380:	0008      	movs	r0, r1
 8003382:	0011      	movs	r1, r2
 8003384:	1dbb      	adds	r3, r7, #6
 8003386:	1c22      	adds	r2, r4, #0
 8003388:	801a      	strh	r2, [r3, #0]
 800338a:	1d3b      	adds	r3, r7, #4
 800338c:	1c02      	adds	r2, r0, #0
 800338e:	801a      	strh	r2, [r3, #0]
 8003390:	1cbb      	adds	r3, r7, #2
 8003392:	1c0a      	adds	r2, r1, #0
 8003394:	801a      	strh	r2, [r3, #0]
    if((x >= _width) || (y >= _height))
 8003396:	1dbb      	adds	r3, r7, #6
 8003398:	881b      	ldrh	r3, [r3, #0]
 800339a:	4a1c      	ldr	r2, [pc, #112]	; (800340c <ST7735_DrawPixel+0x94>)
 800339c:	2100      	movs	r1, #0
 800339e:	5e52      	ldrsh	r2, [r2, r1]
 80033a0:	4293      	cmp	r3, r2
 80033a2:	da2f      	bge.n	8003404 <ST7735_DrawPixel+0x8c>
 80033a4:	1d3b      	adds	r3, r7, #4
 80033a6:	881b      	ldrh	r3, [r3, #0]
 80033a8:	4a19      	ldr	r2, [pc, #100]	; (8003410 <ST7735_DrawPixel+0x98>)
 80033aa:	2100      	movs	r1, #0
 80033ac:	5e52      	ldrsh	r2, [r2, r1]
 80033ae:	4293      	cmp	r3, r2
 80033b0:	da28      	bge.n	8003404 <ST7735_DrawPixel+0x8c>
        return;

    ST7735_Select();
 80033b2:	f7ff fdff 	bl	8002fb4 <ST7735_Select>

    ST7735_SetAddressWindow(x, y, x+1, y+1);
 80033b6:	1dbb      	adds	r3, r7, #6
 80033b8:	881b      	ldrh	r3, [r3, #0]
 80033ba:	b2d8      	uxtb	r0, r3
 80033bc:	1d3b      	adds	r3, r7, #4
 80033be:	881b      	ldrh	r3, [r3, #0]
 80033c0:	b2d9      	uxtb	r1, r3
 80033c2:	1dbb      	adds	r3, r7, #6
 80033c4:	881b      	ldrh	r3, [r3, #0]
 80033c6:	b2db      	uxtb	r3, r3
 80033c8:	3301      	adds	r3, #1
 80033ca:	b2da      	uxtb	r2, r3
 80033cc:	1d3b      	adds	r3, r7, #4
 80033ce:	881b      	ldrh	r3, [r3, #0]
 80033d0:	b2db      	uxtb	r3, r3
 80033d2:	3301      	adds	r3, #1
 80033d4:	b2db      	uxtb	r3, r3
 80033d6:	f7ff febb 	bl	8003150 <ST7735_SetAddressWindow>
    uint8_t data[] = { color >> 8, color & 0xFF };
 80033da:	1cbb      	adds	r3, r7, #2
 80033dc:	881b      	ldrh	r3, [r3, #0]
 80033de:	0a1b      	lsrs	r3, r3, #8
 80033e0:	b29b      	uxth	r3, r3
 80033e2:	b2da      	uxtb	r2, r3
 80033e4:	210c      	movs	r1, #12
 80033e6:	187b      	adds	r3, r7, r1
 80033e8:	701a      	strb	r2, [r3, #0]
 80033ea:	1cbb      	adds	r3, r7, #2
 80033ec:	881b      	ldrh	r3, [r3, #0]
 80033ee:	b2da      	uxtb	r2, r3
 80033f0:	187b      	adds	r3, r7, r1
 80033f2:	705a      	strb	r2, [r3, #1]
    ST7735_WriteData(data, sizeof(data));
 80033f4:	187b      	adds	r3, r7, r1
 80033f6:	2102      	movs	r1, #2
 80033f8:	0018      	movs	r0, r3
 80033fa:	f7ff fe29 	bl	8003050 <ST7735_WriteData>

    ST7735_Unselect();
 80033fe:	f7ff fde7 	bl	8002fd0 <ST7735_Unselect>
 8003402:	e000      	b.n	8003406 <ST7735_DrawPixel+0x8e>
        return;
 8003404:	46c0      	nop			; (mov r8, r8)
}
 8003406:	46bd      	mov	sp, r7
 8003408:	b005      	add	sp, #20
 800340a:	bd90      	pop	{r4, r7, pc}
 800340c:	2000004c 	.word	0x2000004c
 8003410:	2000004e 	.word	0x2000004e

08003414 <ST7735_WriteChar>:

void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 8003414:	b082      	sub	sp, #8
 8003416:	b5b0      	push	{r4, r5, r7, lr}
 8003418:	b088      	sub	sp, #32
 800341a:	af00      	add	r7, sp, #0
 800341c:	0004      	movs	r4, r0
 800341e:	0008      	movs	r0, r1
 8003420:	0011      	movs	r1, r2
 8003422:	2204      	movs	r2, #4
 8003424:	2530      	movs	r5, #48	; 0x30
 8003426:	1952      	adds	r2, r2, r5
 8003428:	19d2      	adds	r2, r2, r7
 800342a:	6013      	str	r3, [r2, #0]
 800342c:	1dbb      	adds	r3, r7, #6
 800342e:	1c22      	adds	r2, r4, #0
 8003430:	801a      	strh	r2, [r3, #0]
 8003432:	1d3b      	adds	r3, r7, #4
 8003434:	1c02      	adds	r2, r0, #0
 8003436:	801a      	strh	r2, [r3, #0]
 8003438:	1cfb      	adds	r3, r7, #3
 800343a:	1c0a      	adds	r2, r1, #0
 800343c:	701a      	strb	r2, [r3, #0]
    uint32_t i, b, j;

    ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 800343e:	1dbb      	adds	r3, r7, #6
 8003440:	881b      	ldrh	r3, [r3, #0]
 8003442:	b2d8      	uxtb	r0, r3
 8003444:	1d3b      	adds	r3, r7, #4
 8003446:	881b      	ldrh	r3, [r3, #0]
 8003448:	b2d9      	uxtb	r1, r3
 800344a:	1dbb      	adds	r3, r7, #6
 800344c:	881b      	ldrh	r3, [r3, #0]
 800344e:	b2da      	uxtb	r2, r3
 8003450:	2304      	movs	r3, #4
 8003452:	195b      	adds	r3, r3, r5
 8003454:	19db      	adds	r3, r3, r7
 8003456:	781b      	ldrb	r3, [r3, #0]
 8003458:	18d3      	adds	r3, r2, r3
 800345a:	b2db      	uxtb	r3, r3
 800345c:	3b01      	subs	r3, #1
 800345e:	b2dc      	uxtb	r4, r3
 8003460:	1d3b      	adds	r3, r7, #4
 8003462:	881b      	ldrh	r3, [r3, #0]
 8003464:	b2da      	uxtb	r2, r3
 8003466:	2304      	movs	r3, #4
 8003468:	195b      	adds	r3, r3, r5
 800346a:	19db      	adds	r3, r3, r7
 800346c:	785b      	ldrb	r3, [r3, #1]
 800346e:	18d3      	adds	r3, r2, r3
 8003470:	b2db      	uxtb	r3, r3
 8003472:	3b01      	subs	r3, #1
 8003474:	b2db      	uxtb	r3, r3
 8003476:	0022      	movs	r2, r4
 8003478:	f7ff fe6a 	bl	8003150 <ST7735_SetAddressWindow>

    for(i = 0; i < font.height; i++) {
 800347c:	2300      	movs	r3, #0
 800347e:	61fb      	str	r3, [r7, #28]
 8003480:	e053      	b.n	800352a <ST7735_WriteChar+0x116>
        b = font.data[(ch - 32) * font.height + i];
 8003482:	2304      	movs	r3, #4
 8003484:	2030      	movs	r0, #48	; 0x30
 8003486:	181b      	adds	r3, r3, r0
 8003488:	19db      	adds	r3, r3, r7
 800348a:	685a      	ldr	r2, [r3, #4]
 800348c:	1cfb      	adds	r3, r7, #3
 800348e:	781b      	ldrb	r3, [r3, #0]
 8003490:	3b20      	subs	r3, #32
 8003492:	2104      	movs	r1, #4
 8003494:	1809      	adds	r1, r1, r0
 8003496:	19c9      	adds	r1, r1, r7
 8003498:	7849      	ldrb	r1, [r1, #1]
 800349a:	434b      	muls	r3, r1
 800349c:	0019      	movs	r1, r3
 800349e:	69fb      	ldr	r3, [r7, #28]
 80034a0:	18cb      	adds	r3, r1, r3
 80034a2:	005b      	lsls	r3, r3, #1
 80034a4:	18d3      	adds	r3, r2, r3
 80034a6:	881b      	ldrh	r3, [r3, #0]
 80034a8:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 80034aa:	2300      	movs	r3, #0
 80034ac:	61bb      	str	r3, [r7, #24]
 80034ae:	e030      	b.n	8003512 <ST7735_WriteChar+0xfe>
            if((b << j) & 0x8000)  {
 80034b0:	697a      	ldr	r2, [r7, #20]
 80034b2:	69bb      	ldr	r3, [r7, #24]
 80034b4:	409a      	lsls	r2, r3
 80034b6:	2380      	movs	r3, #128	; 0x80
 80034b8:	021b      	lsls	r3, r3, #8
 80034ba:	4013      	ands	r3, r2
 80034bc:	d013      	beq.n	80034e6 <ST7735_WriteChar+0xd2>
                uint8_t data[] = { color >> 8, color & 0xFF };
 80034be:	203c      	movs	r0, #60	; 0x3c
 80034c0:	183b      	adds	r3, r7, r0
 80034c2:	881b      	ldrh	r3, [r3, #0]
 80034c4:	0a1b      	lsrs	r3, r3, #8
 80034c6:	b29b      	uxth	r3, r3
 80034c8:	b2da      	uxtb	r2, r3
 80034ca:	2110      	movs	r1, #16
 80034cc:	187b      	adds	r3, r7, r1
 80034ce:	701a      	strb	r2, [r3, #0]
 80034d0:	183b      	adds	r3, r7, r0
 80034d2:	881b      	ldrh	r3, [r3, #0]
 80034d4:	b2da      	uxtb	r2, r3
 80034d6:	187b      	adds	r3, r7, r1
 80034d8:	705a      	strb	r2, [r3, #1]
                ST7735_WriteData(data, sizeof(data));
 80034da:	187b      	adds	r3, r7, r1
 80034dc:	2102      	movs	r1, #2
 80034de:	0018      	movs	r0, r3
 80034e0:	f7ff fdb6 	bl	8003050 <ST7735_WriteData>
 80034e4:	e012      	b.n	800350c <ST7735_WriteChar+0xf8>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 80034e6:	2040      	movs	r0, #64	; 0x40
 80034e8:	183b      	adds	r3, r7, r0
 80034ea:	881b      	ldrh	r3, [r3, #0]
 80034ec:	0a1b      	lsrs	r3, r3, #8
 80034ee:	b29b      	uxth	r3, r3
 80034f0:	b2da      	uxtb	r2, r3
 80034f2:	210c      	movs	r1, #12
 80034f4:	187b      	adds	r3, r7, r1
 80034f6:	701a      	strb	r2, [r3, #0]
 80034f8:	183b      	adds	r3, r7, r0
 80034fa:	881b      	ldrh	r3, [r3, #0]
 80034fc:	b2da      	uxtb	r2, r3
 80034fe:	187b      	adds	r3, r7, r1
 8003500:	705a      	strb	r2, [r3, #1]
                ST7735_WriteData(data, sizeof(data));
 8003502:	187b      	adds	r3, r7, r1
 8003504:	2102      	movs	r1, #2
 8003506:	0018      	movs	r0, r3
 8003508:	f7ff fda2 	bl	8003050 <ST7735_WriteData>
        for(j = 0; j < font.width; j++) {
 800350c:	69bb      	ldr	r3, [r7, #24]
 800350e:	3301      	adds	r3, #1
 8003510:	61bb      	str	r3, [r7, #24]
 8003512:	2304      	movs	r3, #4
 8003514:	2230      	movs	r2, #48	; 0x30
 8003516:	189b      	adds	r3, r3, r2
 8003518:	19db      	adds	r3, r3, r7
 800351a:	781b      	ldrb	r3, [r3, #0]
 800351c:	001a      	movs	r2, r3
 800351e:	69bb      	ldr	r3, [r7, #24]
 8003520:	4293      	cmp	r3, r2
 8003522:	d3c5      	bcc.n	80034b0 <ST7735_WriteChar+0x9c>
    for(i = 0; i < font.height; i++) {
 8003524:	69fb      	ldr	r3, [r7, #28]
 8003526:	3301      	adds	r3, #1
 8003528:	61fb      	str	r3, [r7, #28]
 800352a:	2304      	movs	r3, #4
 800352c:	2230      	movs	r2, #48	; 0x30
 800352e:	189b      	adds	r3, r3, r2
 8003530:	19db      	adds	r3, r3, r7
 8003532:	785b      	ldrb	r3, [r3, #1]
 8003534:	001a      	movs	r2, r3
 8003536:	69fb      	ldr	r3, [r7, #28]
 8003538:	4293      	cmp	r3, r2
 800353a:	d3a2      	bcc.n	8003482 <ST7735_WriteChar+0x6e>
            }
        }
    }
}
 800353c:	46c0      	nop			; (mov r8, r8)
 800353e:	46c0      	nop			; (mov r8, r8)
 8003540:	46bd      	mov	sp, r7
 8003542:	b008      	add	sp, #32
 8003544:	bcb0      	pop	{r4, r5, r7}
 8003546:	bc08      	pop	{r3}
 8003548:	b002      	add	sp, #8
 800354a:	4718      	bx	r3

0800354c <ST7735_WriteString>:

void ST7735_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 800354c:	b082      	sub	sp, #8
 800354e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003550:	b087      	sub	sp, #28
 8003552:	af04      	add	r7, sp, #16
 8003554:	603a      	str	r2, [r7, #0]
 8003556:	2204      	movs	r2, #4
 8003558:	2418      	movs	r4, #24
 800355a:	1912      	adds	r2, r2, r4
 800355c:	2408      	movs	r4, #8
 800355e:	46a4      	mov	ip, r4
 8003560:	44bc      	add	ip, r7
 8003562:	4462      	add	r2, ip
 8003564:	6013      	str	r3, [r2, #0]
 8003566:	1dbb      	adds	r3, r7, #6
 8003568:	1c02      	adds	r2, r0, #0
 800356a:	801a      	strh	r2, [r3, #0]
 800356c:	1d3b      	adds	r3, r7, #4
 800356e:	1c0a      	adds	r2, r1, #0
 8003570:	801a      	strh	r2, [r3, #0]
    ST7735_Select();
 8003572:	f7ff fd1f 	bl	8002fb4 <ST7735_Select>

    while(*str) {
 8003576:	e067      	b.n	8003648 <ST7735_WriteString+0xfc>
        if(x + font.width >= _width) {
 8003578:	1dbb      	adds	r3, r7, #6
 800357a:	881b      	ldrh	r3, [r3, #0]
 800357c:	2204      	movs	r2, #4
 800357e:	2118      	movs	r1, #24
 8003580:	1852      	adds	r2, r2, r1
 8003582:	2008      	movs	r0, #8
 8003584:	4684      	mov	ip, r0
 8003586:	44bc      	add	ip, r7
 8003588:	4462      	add	r2, ip
 800358a:	7812      	ldrb	r2, [r2, #0]
 800358c:	189b      	adds	r3, r3, r2
 800358e:	4a36      	ldr	r2, [pc, #216]	; (8003668 <ST7735_WriteString+0x11c>)
 8003590:	2000      	movs	r0, #0
 8003592:	5e12      	ldrsh	r2, [r2, r0]
 8003594:	4293      	cmp	r3, r2
 8003596:	db27      	blt.n	80035e8 <ST7735_WriteString+0x9c>
            x = 0;
 8003598:	1dbb      	adds	r3, r7, #6
 800359a:	2200      	movs	r2, #0
 800359c:	801a      	strh	r2, [r3, #0]
            y += font.height;
 800359e:	2304      	movs	r3, #4
 80035a0:	0008      	movs	r0, r1
 80035a2:	185b      	adds	r3, r3, r1
 80035a4:	2208      	movs	r2, #8
 80035a6:	4694      	mov	ip, r2
 80035a8:	44bc      	add	ip, r7
 80035aa:	4463      	add	r3, ip
 80035ac:	785b      	ldrb	r3, [r3, #1]
 80035ae:	b299      	uxth	r1, r3
 80035b0:	1d3b      	adds	r3, r7, #4
 80035b2:	1d3a      	adds	r2, r7, #4
 80035b4:	8812      	ldrh	r2, [r2, #0]
 80035b6:	188a      	adds	r2, r1, r2
 80035b8:	801a      	strh	r2, [r3, #0]
            if(y + font.height >= _height) {
 80035ba:	1d3b      	adds	r3, r7, #4
 80035bc:	881b      	ldrh	r3, [r3, #0]
 80035be:	2204      	movs	r2, #4
 80035c0:	1812      	adds	r2, r2, r0
 80035c2:	2108      	movs	r1, #8
 80035c4:	468c      	mov	ip, r1
 80035c6:	44bc      	add	ip, r7
 80035c8:	4462      	add	r2, ip
 80035ca:	7852      	ldrb	r2, [r2, #1]
 80035cc:	189b      	adds	r3, r3, r2
 80035ce:	4a27      	ldr	r2, [pc, #156]	; (800366c <ST7735_WriteString+0x120>)
 80035d0:	2100      	movs	r1, #0
 80035d2:	5e52      	ldrsh	r2, [r2, r1]
 80035d4:	4293      	cmp	r3, r2
 80035d6:	da3c      	bge.n	8003652 <ST7735_WriteString+0x106>
                break;
            }

            if(*str == ' ') {
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	781b      	ldrb	r3, [r3, #0]
 80035dc:	2b20      	cmp	r3, #32
 80035de:	d103      	bne.n	80035e8 <ST7735_WriteString+0x9c>
                // skip spaces in the beginning of the new line
                str++;
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	3301      	adds	r3, #1
 80035e4:	603b      	str	r3, [r7, #0]
                continue;
 80035e6:	e02f      	b.n	8003648 <ST7735_WriteString+0xfc>
            }
        }

        ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	781d      	ldrb	r5, [r3, #0]
 80035ec:	2304      	movs	r3, #4
 80035ee:	2618      	movs	r6, #24
 80035f0:	199b      	adds	r3, r3, r6
 80035f2:	2208      	movs	r2, #8
 80035f4:	4694      	mov	ip, r2
 80035f6:	44bc      	add	ip, r7
 80035f8:	4463      	add	r3, ip
 80035fa:	1d3a      	adds	r2, r7, #4
 80035fc:	8814      	ldrh	r4, [r2, #0]
 80035fe:	1dba      	adds	r2, r7, #6
 8003600:	8810      	ldrh	r0, [r2, #0]
 8003602:	2228      	movs	r2, #40	; 0x28
 8003604:	2108      	movs	r1, #8
 8003606:	1852      	adds	r2, r2, r1
 8003608:	19d2      	adds	r2, r2, r7
 800360a:	8812      	ldrh	r2, [r2, #0]
 800360c:	9202      	str	r2, [sp, #8]
 800360e:	2224      	movs	r2, #36	; 0x24
 8003610:	1852      	adds	r2, r2, r1
 8003612:	19d2      	adds	r2, r2, r7
 8003614:	8812      	ldrh	r2, [r2, #0]
 8003616:	9201      	str	r2, [sp, #4]
 8003618:	466a      	mov	r2, sp
 800361a:	6859      	ldr	r1, [r3, #4]
 800361c:	6011      	str	r1, [r2, #0]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	002a      	movs	r2, r5
 8003622:	0021      	movs	r1, r4
 8003624:	f7ff fef6 	bl	8003414 <ST7735_WriteChar>
        x += font.width;
 8003628:	2304      	movs	r3, #4
 800362a:	199b      	adds	r3, r3, r6
 800362c:	2208      	movs	r2, #8
 800362e:	4694      	mov	ip, r2
 8003630:	44bc      	add	ip, r7
 8003632:	4463      	add	r3, ip
 8003634:	781b      	ldrb	r3, [r3, #0]
 8003636:	b299      	uxth	r1, r3
 8003638:	1dbb      	adds	r3, r7, #6
 800363a:	1dba      	adds	r2, r7, #6
 800363c:	8812      	ldrh	r2, [r2, #0]
 800363e:	188a      	adds	r2, r1, r2
 8003640:	801a      	strh	r2, [r3, #0]
        str++;
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	3301      	adds	r3, #1
 8003646:	603b      	str	r3, [r7, #0]
    while(*str) {
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	781b      	ldrb	r3, [r3, #0]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d193      	bne.n	8003578 <ST7735_WriteString+0x2c>
 8003650:	e000      	b.n	8003654 <ST7735_WriteString+0x108>
                break;
 8003652:	46c0      	nop			; (mov r8, r8)
    }

    ST7735_Unselect();
 8003654:	f7ff fcbc 	bl	8002fd0 <ST7735_Unselect>
}
 8003658:	46c0      	nop			; (mov r8, r8)
 800365a:	46bd      	mov	sp, r7
 800365c:	b003      	add	sp, #12
 800365e:	bcf0      	pop	{r4, r5, r6, r7}
 8003660:	bc08      	pop	{r3}
 8003662:	b002      	add	sp, #8
 8003664:	4718      	bx	r3
 8003666:	46c0      	nop			; (mov r8, r8)
 8003668:	2000004c 	.word	0x2000004c
 800366c:	2000004e 	.word	0x2000004e

08003670 <ST7735_FillRectangle>:

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color)
{
 8003670:	b5b0      	push	{r4, r5, r7, lr}
 8003672:	b084      	sub	sp, #16
 8003674:	af00      	add	r7, sp, #0
 8003676:	0005      	movs	r5, r0
 8003678:	000c      	movs	r4, r1
 800367a:	0010      	movs	r0, r2
 800367c:	0019      	movs	r1, r3
 800367e:	1dbb      	adds	r3, r7, #6
 8003680:	1c2a      	adds	r2, r5, #0
 8003682:	801a      	strh	r2, [r3, #0]
 8003684:	1d3b      	adds	r3, r7, #4
 8003686:	1c22      	adds	r2, r4, #0
 8003688:	801a      	strh	r2, [r3, #0]
 800368a:	1cbb      	adds	r3, r7, #2
 800368c:	1c02      	adds	r2, r0, #0
 800368e:	801a      	strh	r2, [r3, #0]
 8003690:	003b      	movs	r3, r7
 8003692:	1c0a      	adds	r2, r1, #0
 8003694:	801a      	strh	r2, [r3, #0]
    if((x >= _width) || (y >= _height)) return;
 8003696:	1dbb      	adds	r3, r7, #6
 8003698:	881b      	ldrh	r3, [r3, #0]
 800369a:	4a49      	ldr	r2, [pc, #292]	; (80037c0 <ST7735_FillRectangle+0x150>)
 800369c:	2100      	movs	r1, #0
 800369e:	5e52      	ldrsh	r2, [r2, r1]
 80036a0:	4293      	cmp	r3, r2
 80036a2:	db00      	blt.n	80036a6 <ST7735_FillRectangle+0x36>
 80036a4:	e087      	b.n	80037b6 <ST7735_FillRectangle+0x146>
 80036a6:	1d3b      	adds	r3, r7, #4
 80036a8:	881b      	ldrh	r3, [r3, #0]
 80036aa:	4a46      	ldr	r2, [pc, #280]	; (80037c4 <ST7735_FillRectangle+0x154>)
 80036ac:	2100      	movs	r1, #0
 80036ae:	5e52      	ldrsh	r2, [r2, r1]
 80036b0:	4293      	cmp	r3, r2
 80036b2:	db00      	blt.n	80036b6 <ST7735_FillRectangle+0x46>
 80036b4:	e07f      	b.n	80037b6 <ST7735_FillRectangle+0x146>
    if((x + w - 1) >= _width) w = _width - x;
 80036b6:	1dbb      	adds	r3, r7, #6
 80036b8:	881a      	ldrh	r2, [r3, #0]
 80036ba:	1cbb      	adds	r3, r7, #2
 80036bc:	881b      	ldrh	r3, [r3, #0]
 80036be:	18d3      	adds	r3, r2, r3
 80036c0:	4a3f      	ldr	r2, [pc, #252]	; (80037c0 <ST7735_FillRectangle+0x150>)
 80036c2:	2100      	movs	r1, #0
 80036c4:	5e52      	ldrsh	r2, [r2, r1]
 80036c6:	4293      	cmp	r3, r2
 80036c8:	dd08      	ble.n	80036dc <ST7735_FillRectangle+0x6c>
 80036ca:	4b3d      	ldr	r3, [pc, #244]	; (80037c0 <ST7735_FillRectangle+0x150>)
 80036cc:	2200      	movs	r2, #0
 80036ce:	5e9b      	ldrsh	r3, [r3, r2]
 80036d0:	b299      	uxth	r1, r3
 80036d2:	1cbb      	adds	r3, r7, #2
 80036d4:	1dba      	adds	r2, r7, #6
 80036d6:	8812      	ldrh	r2, [r2, #0]
 80036d8:	1a8a      	subs	r2, r1, r2
 80036da:	801a      	strh	r2, [r3, #0]
    if((y + h - 1) >= _height) h = _height - y;
 80036dc:	1d3b      	adds	r3, r7, #4
 80036de:	881a      	ldrh	r2, [r3, #0]
 80036e0:	003b      	movs	r3, r7
 80036e2:	881b      	ldrh	r3, [r3, #0]
 80036e4:	18d3      	adds	r3, r2, r3
 80036e6:	4a37      	ldr	r2, [pc, #220]	; (80037c4 <ST7735_FillRectangle+0x154>)
 80036e8:	2100      	movs	r1, #0
 80036ea:	5e52      	ldrsh	r2, [r2, r1]
 80036ec:	4293      	cmp	r3, r2
 80036ee:	dd08      	ble.n	8003702 <ST7735_FillRectangle+0x92>
 80036f0:	4b34      	ldr	r3, [pc, #208]	; (80037c4 <ST7735_FillRectangle+0x154>)
 80036f2:	2200      	movs	r2, #0
 80036f4:	5e9b      	ldrsh	r3, [r3, r2]
 80036f6:	b299      	uxth	r1, r3
 80036f8:	003b      	movs	r3, r7
 80036fa:	1d3a      	adds	r2, r7, #4
 80036fc:	8812      	ldrh	r2, [r2, #0]
 80036fe:	1a8a      	subs	r2, r1, r2
 8003700:	801a      	strh	r2, [r3, #0]

    ST7735_Select();
 8003702:	f7ff fc57 	bl	8002fb4 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 8003706:	1dbb      	adds	r3, r7, #6
 8003708:	881b      	ldrh	r3, [r3, #0]
 800370a:	b2d8      	uxtb	r0, r3
 800370c:	1d3b      	adds	r3, r7, #4
 800370e:	881b      	ldrh	r3, [r3, #0]
 8003710:	b2d9      	uxtb	r1, r3
 8003712:	1dbb      	adds	r3, r7, #6
 8003714:	881b      	ldrh	r3, [r3, #0]
 8003716:	b2da      	uxtb	r2, r3
 8003718:	1cbb      	adds	r3, r7, #2
 800371a:	881b      	ldrh	r3, [r3, #0]
 800371c:	b2db      	uxtb	r3, r3
 800371e:	18d3      	adds	r3, r2, r3
 8003720:	b2db      	uxtb	r3, r3
 8003722:	3b01      	subs	r3, #1
 8003724:	b2dc      	uxtb	r4, r3
 8003726:	1d3b      	adds	r3, r7, #4
 8003728:	881b      	ldrh	r3, [r3, #0]
 800372a:	b2da      	uxtb	r2, r3
 800372c:	003b      	movs	r3, r7
 800372e:	881b      	ldrh	r3, [r3, #0]
 8003730:	b2db      	uxtb	r3, r3
 8003732:	18d3      	adds	r3, r2, r3
 8003734:	b2db      	uxtb	r3, r3
 8003736:	3b01      	subs	r3, #1
 8003738:	b2db      	uxtb	r3, r3
 800373a:	0022      	movs	r2, r4
 800373c:	f7ff fd08 	bl	8003150 <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 8003740:	2120      	movs	r1, #32
 8003742:	187b      	adds	r3, r7, r1
 8003744:	881b      	ldrh	r3, [r3, #0]
 8003746:	0a1b      	lsrs	r3, r3, #8
 8003748:	b29b      	uxth	r3, r3
 800374a:	b2da      	uxtb	r2, r3
 800374c:	200c      	movs	r0, #12
 800374e:	183b      	adds	r3, r7, r0
 8003750:	701a      	strb	r2, [r3, #0]
 8003752:	187b      	adds	r3, r7, r1
 8003754:	881b      	ldrh	r3, [r3, #0]
 8003756:	b2da      	uxtb	r2, r3
 8003758:	183b      	adds	r3, r7, r0
 800375a:	705a      	strb	r2, [r3, #1]
    HAL_GPIO_WritePin(AD_PORT, AD_PIN, GPIO_PIN_SET);
 800375c:	4b1a      	ldr	r3, [pc, #104]	; (80037c8 <ST7735_FillRectangle+0x158>)
 800375e:	2201      	movs	r2, #1
 8003760:	2102      	movs	r1, #2
 8003762:	0018      	movs	r0, r3
 8003764:	f001 fd2f 	bl	80051c6 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 8003768:	1d3b      	adds	r3, r7, #4
 800376a:	003a      	movs	r2, r7
 800376c:	8812      	ldrh	r2, [r2, #0]
 800376e:	801a      	strh	r2, [r3, #0]
 8003770:	e01a      	b.n	80037a8 <ST7735_FillRectangle+0x138>
        for(x = w; x > 0; x--) {
 8003772:	1dbb      	adds	r3, r7, #6
 8003774:	1cba      	adds	r2, r7, #2
 8003776:	8812      	ldrh	r2, [r2, #0]
 8003778:	801a      	strh	r2, [r3, #0]
 800377a:	e00c      	b.n	8003796 <ST7735_FillRectangle+0x126>
            HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 800377c:	2301      	movs	r3, #1
 800377e:	425b      	negs	r3, r3
 8003780:	220c      	movs	r2, #12
 8003782:	18b9      	adds	r1, r7, r2
 8003784:	4811      	ldr	r0, [pc, #68]	; (80037cc <ST7735_FillRectangle+0x15c>)
 8003786:	2202      	movs	r2, #2
 8003788:	f002 fa36 	bl	8005bf8 <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 800378c:	1dbb      	adds	r3, r7, #6
 800378e:	881a      	ldrh	r2, [r3, #0]
 8003790:	1dbb      	adds	r3, r7, #6
 8003792:	3a01      	subs	r2, #1
 8003794:	801a      	strh	r2, [r3, #0]
 8003796:	1dbb      	adds	r3, r7, #6
 8003798:	881b      	ldrh	r3, [r3, #0]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d1ee      	bne.n	800377c <ST7735_FillRectangle+0x10c>
    for(y = h; y > 0; y--) {
 800379e:	1d3b      	adds	r3, r7, #4
 80037a0:	881a      	ldrh	r2, [r3, #0]
 80037a2:	1d3b      	adds	r3, r7, #4
 80037a4:	3a01      	subs	r2, #1
 80037a6:	801a      	strh	r2, [r3, #0]
 80037a8:	1d3b      	adds	r3, r7, #4
 80037aa:	881b      	ldrh	r3, [r3, #0]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d1e0      	bne.n	8003772 <ST7735_FillRectangle+0x102>
        }
    }

    ST7735_Unselect();
 80037b0:	f7ff fc0e 	bl	8002fd0 <ST7735_Unselect>
 80037b4:	e000      	b.n	80037b8 <ST7735_FillRectangle+0x148>
    if((x >= _width) || (y >= _height)) return;
 80037b6:	46c0      	nop			; (mov r8, r8)
}
 80037b8:	46bd      	mov	sp, r7
 80037ba:	b004      	add	sp, #16
 80037bc:	bdb0      	pop	{r4, r5, r7, pc}
 80037be:	46c0      	nop			; (mov r8, r8)
 80037c0:	2000004c 	.word	0x2000004c
 80037c4:	2000004e 	.word	0x2000004e
 80037c8:	48000400 	.word	0x48000400
 80037cc:	20000098 	.word	0x20000098

080037d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80037d4:	f000 ff0a 	bl	80045ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80037d8:	f000 f81a 	bl	8003810 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80037dc:	f000 f904 	bl	80039e8 <MX_GPIO_Init>
  MX_ADC_Init();
 80037e0:	f000 f868 	bl	80038b4 <MX_ADC_Init>
  MX_SPI1_Init();
 80037e4:	f000 f8c2 	bl	800396c <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  HAL_ADC_Start(&hadc);
 80037e8:	4b08      	ldr	r3, [pc, #32]	; (800380c <main+0x3c>)
 80037ea:	0018      	movs	r0, r3
 80037ec:	f001 f8d0 	bl	8004990 <HAL_ADC_Start>

  ST7735_Init(0);
 80037f0:	2000      	movs	r0, #0
 80037f2:	f7ff fd05 	bl	8003200 <ST7735_Init>
  fillScreen(BLACK);
 80037f6:	2000      	movs	r0, #0
 80037f8:	f7ff fbc0 	bl	8002f7c <fillScreen>
  HAL_Delay(500);
 80037fc:	23fa      	movs	r3, #250	; 0xfa
 80037fe:	005b      	lsls	r3, r3, #1
 8003800:	0018      	movs	r0, r3
 8003802:	f000 ff61 	bl	80046c8 <HAL_Delay>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

	pHMeter_process();
 8003806:	f000 f98d 	bl	8003b24 <pHMeter_process>
 800380a:	e7fc      	b.n	8003806 <main+0x36>
 800380c:	20000058 	.word	0x20000058

08003810 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003810:	b590      	push	{r4, r7, lr}
 8003812:	b091      	sub	sp, #68	; 0x44
 8003814:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003816:	2410      	movs	r4, #16
 8003818:	193b      	adds	r3, r7, r4
 800381a:	0018      	movs	r0, r3
 800381c:	2330      	movs	r3, #48	; 0x30
 800381e:	001a      	movs	r2, r3
 8003820:	2100      	movs	r1, #0
 8003822:	f002 fcbf 	bl	80061a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003826:	003b      	movs	r3, r7
 8003828:	0018      	movs	r0, r3
 800382a:	2310      	movs	r3, #16
 800382c:	001a      	movs	r2, r3
 800382e:	2100      	movs	r1, #0
 8003830:	f002 fcb8 	bl	80061a4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8003834:	0021      	movs	r1, r4
 8003836:	187b      	adds	r3, r7, r1
 8003838:	2212      	movs	r2, #18
 800383a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800383c:	187b      	adds	r3, r7, r1
 800383e:	2201      	movs	r2, #1
 8003840:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8003842:	187b      	adds	r3, r7, r1
 8003844:	2201      	movs	r2, #1
 8003846:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003848:	187b      	adds	r3, r7, r1
 800384a:	2210      	movs	r2, #16
 800384c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 800384e:	187b      	adds	r3, r7, r1
 8003850:	2210      	movs	r2, #16
 8003852:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003854:	187b      	adds	r3, r7, r1
 8003856:	2202      	movs	r2, #2
 8003858:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800385a:	187b      	adds	r3, r7, r1
 800385c:	2280      	movs	r2, #128	; 0x80
 800385e:	0212      	lsls	r2, r2, #8
 8003860:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL5;
 8003862:	187b      	adds	r3, r7, r1
 8003864:	22c0      	movs	r2, #192	; 0xc0
 8003866:	0312      	lsls	r2, r2, #12
 8003868:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800386a:	187b      	adds	r3, r7, r1
 800386c:	2200      	movs	r2, #0
 800386e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003870:	187b      	adds	r3, r7, r1
 8003872:	0018      	movs	r0, r3
 8003874:	f001 fcc4 	bl	8005200 <HAL_RCC_OscConfig>
 8003878:	1e03      	subs	r3, r0, #0
 800387a:	d001      	beq.n	8003880 <SystemClock_Config+0x70>
  {
    Error_Handler();
 800387c:	f000 f94c 	bl	8003b18 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003880:	003b      	movs	r3, r7
 8003882:	2207      	movs	r2, #7
 8003884:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003886:	003b      	movs	r3, r7
 8003888:	2202      	movs	r2, #2
 800388a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800388c:	003b      	movs	r3, r7
 800388e:	2280      	movs	r2, #128	; 0x80
 8003890:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003892:	003b      	movs	r3, r7
 8003894:	2200      	movs	r2, #0
 8003896:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003898:	003b      	movs	r3, r7
 800389a:	2101      	movs	r1, #1
 800389c:	0018      	movs	r0, r3
 800389e:	f001 ffcd 	bl	800583c <HAL_RCC_ClockConfig>
 80038a2:	1e03      	subs	r3, r0, #0
 80038a4:	d001      	beq.n	80038aa <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80038a6:	f000 f937 	bl	8003b18 <Error_Handler>
  }
}
 80038aa:	46c0      	nop			; (mov r8, r8)
 80038ac:	46bd      	mov	sp, r7
 80038ae:	b011      	add	sp, #68	; 0x44
 80038b0:	bd90      	pop	{r4, r7, pc}
	...

080038b4 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b084      	sub	sp, #16
 80038b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80038ba:	1d3b      	adds	r3, r7, #4
 80038bc:	0018      	movs	r0, r3
 80038be:	230c      	movs	r3, #12
 80038c0:	001a      	movs	r2, r3
 80038c2:	2100      	movs	r1, #0
 80038c4:	f002 fc6e 	bl	80061a4 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80038c8:	4b26      	ldr	r3, [pc, #152]	; (8003964 <MX_ADC_Init+0xb0>)
 80038ca:	4a27      	ldr	r2, [pc, #156]	; (8003968 <MX_ADC_Init+0xb4>)
 80038cc:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80038ce:	4b25      	ldr	r3, [pc, #148]	; (8003964 <MX_ADC_Init+0xb0>)
 80038d0:	2200      	movs	r2, #0
 80038d2:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80038d4:	4b23      	ldr	r3, [pc, #140]	; (8003964 <MX_ADC_Init+0xb0>)
 80038d6:	2200      	movs	r2, #0
 80038d8:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80038da:	4b22      	ldr	r3, [pc, #136]	; (8003964 <MX_ADC_Init+0xb0>)
 80038dc:	2200      	movs	r2, #0
 80038de:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80038e0:	4b20      	ldr	r3, [pc, #128]	; (8003964 <MX_ADC_Init+0xb0>)
 80038e2:	2201      	movs	r2, #1
 80038e4:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80038e6:	4b1f      	ldr	r3, [pc, #124]	; (8003964 <MX_ADC_Init+0xb0>)
 80038e8:	2204      	movs	r2, #4
 80038ea:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 80038ec:	4b1d      	ldr	r3, [pc, #116]	; (8003964 <MX_ADC_Init+0xb0>)
 80038ee:	2200      	movs	r2, #0
 80038f0:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80038f2:	4b1c      	ldr	r3, [pc, #112]	; (8003964 <MX_ADC_Init+0xb0>)
 80038f4:	2200      	movs	r2, #0
 80038f6:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 80038f8:	4b1a      	ldr	r3, [pc, #104]	; (8003964 <MX_ADC_Init+0xb0>)
 80038fa:	2200      	movs	r2, #0
 80038fc:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80038fe:	4b19      	ldr	r3, [pc, #100]	; (8003964 <MX_ADC_Init+0xb0>)
 8003900:	2200      	movs	r2, #0
 8003902:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003904:	4b17      	ldr	r3, [pc, #92]	; (8003964 <MX_ADC_Init+0xb0>)
 8003906:	22c2      	movs	r2, #194	; 0xc2
 8003908:	32ff      	adds	r2, #255	; 0xff
 800390a:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800390c:	4b15      	ldr	r3, [pc, #84]	; (8003964 <MX_ADC_Init+0xb0>)
 800390e:	2200      	movs	r2, #0
 8003910:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8003912:	4b14      	ldr	r3, [pc, #80]	; (8003964 <MX_ADC_Init+0xb0>)
 8003914:	2224      	movs	r2, #36	; 0x24
 8003916:	2100      	movs	r1, #0
 8003918:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800391a:	4b12      	ldr	r3, [pc, #72]	; (8003964 <MX_ADC_Init+0xb0>)
 800391c:	2201      	movs	r2, #1
 800391e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8003920:	4b10      	ldr	r3, [pc, #64]	; (8003964 <MX_ADC_Init+0xb0>)
 8003922:	0018      	movs	r0, r3
 8003924:	f000 fef4 	bl	8004710 <HAL_ADC_Init>
 8003928:	1e03      	subs	r3, r0, #0
 800392a:	d001      	beq.n	8003930 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 800392c:	f000 f8f4 	bl	8003b18 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8003930:	1d3b      	adds	r3, r7, #4
 8003932:	2208      	movs	r2, #8
 8003934:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8003936:	1d3b      	adds	r3, r7, #4
 8003938:	2280      	movs	r2, #128	; 0x80
 800393a:	0152      	lsls	r2, r2, #5
 800393c:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800393e:	1d3b      	adds	r3, r7, #4
 8003940:	2280      	movs	r2, #128	; 0x80
 8003942:	0552      	lsls	r2, r2, #21
 8003944:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003946:	1d3a      	adds	r2, r7, #4
 8003948:	4b06      	ldr	r3, [pc, #24]	; (8003964 <MX_ADC_Init+0xb0>)
 800394a:	0011      	movs	r1, r2
 800394c:	0018      	movs	r0, r3
 800394e:	f001 f87f 	bl	8004a50 <HAL_ADC_ConfigChannel>
 8003952:	1e03      	subs	r3, r0, #0
 8003954:	d001      	beq.n	800395a <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 8003956:	f000 f8df 	bl	8003b18 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 800395a:	46c0      	nop			; (mov r8, r8)
 800395c:	46bd      	mov	sp, r7
 800395e:	b004      	add	sp, #16
 8003960:	bd80      	pop	{r7, pc}
 8003962:	46c0      	nop			; (mov r8, r8)
 8003964:	20000058 	.word	0x20000058
 8003968:	40012400 	.word	0x40012400

0800396c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003970:	4b1b      	ldr	r3, [pc, #108]	; (80039e0 <MX_SPI1_Init+0x74>)
 8003972:	4a1c      	ldr	r2, [pc, #112]	; (80039e4 <MX_SPI1_Init+0x78>)
 8003974:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003976:	4b1a      	ldr	r3, [pc, #104]	; (80039e0 <MX_SPI1_Init+0x74>)
 8003978:	2282      	movs	r2, #130	; 0x82
 800397a:	0052      	lsls	r2, r2, #1
 800397c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800397e:	4b18      	ldr	r3, [pc, #96]	; (80039e0 <MX_SPI1_Init+0x74>)
 8003980:	2200      	movs	r2, #0
 8003982:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003984:	4b16      	ldr	r3, [pc, #88]	; (80039e0 <MX_SPI1_Init+0x74>)
 8003986:	22e0      	movs	r2, #224	; 0xe0
 8003988:	00d2      	lsls	r2, r2, #3
 800398a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800398c:	4b14      	ldr	r3, [pc, #80]	; (80039e0 <MX_SPI1_Init+0x74>)
 800398e:	2200      	movs	r2, #0
 8003990:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003992:	4b13      	ldr	r3, [pc, #76]	; (80039e0 <MX_SPI1_Init+0x74>)
 8003994:	2200      	movs	r2, #0
 8003996:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003998:	4b11      	ldr	r3, [pc, #68]	; (80039e0 <MX_SPI1_Init+0x74>)
 800399a:	2280      	movs	r2, #128	; 0x80
 800399c:	0092      	lsls	r2, r2, #2
 800399e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80039a0:	4b0f      	ldr	r3, [pc, #60]	; (80039e0 <MX_SPI1_Init+0x74>)
 80039a2:	2208      	movs	r2, #8
 80039a4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80039a6:	4b0e      	ldr	r3, [pc, #56]	; (80039e0 <MX_SPI1_Init+0x74>)
 80039a8:	2200      	movs	r2, #0
 80039aa:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80039ac:	4b0c      	ldr	r3, [pc, #48]	; (80039e0 <MX_SPI1_Init+0x74>)
 80039ae:	2200      	movs	r2, #0
 80039b0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80039b2:	4b0b      	ldr	r3, [pc, #44]	; (80039e0 <MX_SPI1_Init+0x74>)
 80039b4:	2200      	movs	r2, #0
 80039b6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80039b8:	4b09      	ldr	r3, [pc, #36]	; (80039e0 <MX_SPI1_Init+0x74>)
 80039ba:	2207      	movs	r2, #7
 80039bc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80039be:	4b08      	ldr	r3, [pc, #32]	; (80039e0 <MX_SPI1_Init+0x74>)
 80039c0:	2200      	movs	r2, #0
 80039c2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80039c4:	4b06      	ldr	r3, [pc, #24]	; (80039e0 <MX_SPI1_Init+0x74>)
 80039c6:	2208      	movs	r2, #8
 80039c8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80039ca:	4b05      	ldr	r3, [pc, #20]	; (80039e0 <MX_SPI1_Init+0x74>)
 80039cc:	0018      	movs	r0, r3
 80039ce:	f002 f85b 	bl	8005a88 <HAL_SPI_Init>
 80039d2:	1e03      	subs	r3, r0, #0
 80039d4:	d001      	beq.n	80039da <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80039d6:	f000 f89f 	bl	8003b18 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80039da:	46c0      	nop			; (mov r8, r8)
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}
 80039e0:	20000098 	.word	0x20000098
 80039e4:	40013000 	.word	0x40013000

080039e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80039e8:	b590      	push	{r4, r7, lr}
 80039ea:	b08b      	sub	sp, #44	; 0x2c
 80039ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039ee:	2414      	movs	r4, #20
 80039f0:	193b      	adds	r3, r7, r4
 80039f2:	0018      	movs	r0, r3
 80039f4:	2314      	movs	r3, #20
 80039f6:	001a      	movs	r2, r3
 80039f8:	2100      	movs	r1, #0
 80039fa:	f002 fbd3 	bl	80061a4 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80039fe:	4b42      	ldr	r3, [pc, #264]	; (8003b08 <MX_GPIO_Init+0x120>)
 8003a00:	695a      	ldr	r2, [r3, #20]
 8003a02:	4b41      	ldr	r3, [pc, #260]	; (8003b08 <MX_GPIO_Init+0x120>)
 8003a04:	2180      	movs	r1, #128	; 0x80
 8003a06:	0309      	lsls	r1, r1, #12
 8003a08:	430a      	orrs	r2, r1
 8003a0a:	615a      	str	r2, [r3, #20]
 8003a0c:	4b3e      	ldr	r3, [pc, #248]	; (8003b08 <MX_GPIO_Init+0x120>)
 8003a0e:	695a      	ldr	r2, [r3, #20]
 8003a10:	2380      	movs	r3, #128	; 0x80
 8003a12:	031b      	lsls	r3, r3, #12
 8003a14:	4013      	ands	r3, r2
 8003a16:	613b      	str	r3, [r7, #16]
 8003a18:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003a1a:	4b3b      	ldr	r3, [pc, #236]	; (8003b08 <MX_GPIO_Init+0x120>)
 8003a1c:	695a      	ldr	r2, [r3, #20]
 8003a1e:	4b3a      	ldr	r3, [pc, #232]	; (8003b08 <MX_GPIO_Init+0x120>)
 8003a20:	2180      	movs	r1, #128	; 0x80
 8003a22:	03c9      	lsls	r1, r1, #15
 8003a24:	430a      	orrs	r2, r1
 8003a26:	615a      	str	r2, [r3, #20]
 8003a28:	4b37      	ldr	r3, [pc, #220]	; (8003b08 <MX_GPIO_Init+0x120>)
 8003a2a:	695a      	ldr	r2, [r3, #20]
 8003a2c:	2380      	movs	r3, #128	; 0x80
 8003a2e:	03db      	lsls	r3, r3, #15
 8003a30:	4013      	ands	r3, r2
 8003a32:	60fb      	str	r3, [r7, #12]
 8003a34:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a36:	4b34      	ldr	r3, [pc, #208]	; (8003b08 <MX_GPIO_Init+0x120>)
 8003a38:	695a      	ldr	r2, [r3, #20]
 8003a3a:	4b33      	ldr	r3, [pc, #204]	; (8003b08 <MX_GPIO_Init+0x120>)
 8003a3c:	2180      	movs	r1, #128	; 0x80
 8003a3e:	0289      	lsls	r1, r1, #10
 8003a40:	430a      	orrs	r2, r1
 8003a42:	615a      	str	r2, [r3, #20]
 8003a44:	4b30      	ldr	r3, [pc, #192]	; (8003b08 <MX_GPIO_Init+0x120>)
 8003a46:	695a      	ldr	r2, [r3, #20]
 8003a48:	2380      	movs	r3, #128	; 0x80
 8003a4a:	029b      	lsls	r3, r3, #10
 8003a4c:	4013      	ands	r3, r2
 8003a4e:	60bb      	str	r3, [r7, #8]
 8003a50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a52:	4b2d      	ldr	r3, [pc, #180]	; (8003b08 <MX_GPIO_Init+0x120>)
 8003a54:	695a      	ldr	r2, [r3, #20]
 8003a56:	4b2c      	ldr	r3, [pc, #176]	; (8003b08 <MX_GPIO_Init+0x120>)
 8003a58:	2180      	movs	r1, #128	; 0x80
 8003a5a:	02c9      	lsls	r1, r1, #11
 8003a5c:	430a      	orrs	r2, r1
 8003a5e:	615a      	str	r2, [r3, #20]
 8003a60:	4b29      	ldr	r3, [pc, #164]	; (8003b08 <MX_GPIO_Init+0x120>)
 8003a62:	695a      	ldr	r2, [r3, #20]
 8003a64:	2380      	movs	r3, #128	; 0x80
 8003a66:	02db      	lsls	r3, r3, #11
 8003a68:	4013      	ands	r3, r2
 8003a6a:	607b      	str	r3, [r7, #4]
 8003a6c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ST7735_AD_Pin|ST7735_RESET_Pin|ST7735_CS_Pin, GPIO_PIN_RESET);
 8003a6e:	4927      	ldr	r1, [pc, #156]	; (8003b0c <MX_GPIO_Init+0x124>)
 8003a70:	4b27      	ldr	r3, [pc, #156]	; (8003b10 <MX_GPIO_Init+0x128>)
 8003a72:	2200      	movs	r2, #0
 8003a74:	0018      	movs	r0, r3
 8003a76:	f001 fba6 	bl	80051c6 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : UP_Pin DOWN_Pin SEL_Pin */
  GPIO_InitStruct.Pin = UP_Pin|DOWN_Pin|SEL_Pin;
 8003a7a:	193b      	adds	r3, r7, r4
 8003a7c:	22e0      	movs	r2, #224	; 0xe0
 8003a7e:	0212      	lsls	r2, r2, #8
 8003a80:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003a82:	193b      	adds	r3, r7, r4
 8003a84:	2200      	movs	r2, #0
 8003a86:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a88:	193b      	adds	r3, r7, r4
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a8e:	193b      	adds	r3, r7, r4
 8003a90:	4a20      	ldr	r2, [pc, #128]	; (8003b14 <MX_GPIO_Init+0x12c>)
 8003a92:	0019      	movs	r1, r3
 8003a94:	0010      	movs	r0, r2
 8003a96:	f001 fa09 	bl	8004eac <HAL_GPIO_Init>

  /*Configure GPIO pins : LEFT_Pin RIGHT_Pin */
  GPIO_InitStruct.Pin = LEFT_Pin|RIGHT_Pin;
 8003a9a:	193b      	adds	r3, r7, r4
 8003a9c:	2203      	movs	r2, #3
 8003a9e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003aa0:	193b      	adds	r3, r7, r4
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003aa6:	193b      	adds	r3, r7, r4
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003aac:	193a      	adds	r2, r7, r4
 8003aae:	2390      	movs	r3, #144	; 0x90
 8003ab0:	05db      	lsls	r3, r3, #23
 8003ab2:	0011      	movs	r1, r2
 8003ab4:	0018      	movs	r0, r3
 8003ab6:	f001 f9f9 	bl	8004eac <HAL_GPIO_Init>

  /*Configure GPIO pins : ST7735_AD_Pin ST7735_RESET_Pin ST7735_CS_Pin */
  GPIO_InitStruct.Pin = ST7735_AD_Pin|ST7735_RESET_Pin|ST7735_CS_Pin;
 8003aba:	193b      	adds	r3, r7, r4
 8003abc:	4a13      	ldr	r2, [pc, #76]	; (8003b0c <MX_GPIO_Init+0x124>)
 8003abe:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ac0:	193b      	adds	r3, r7, r4
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ac6:	193b      	adds	r3, r7, r4
 8003ac8:	2200      	movs	r2, #0
 8003aca:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003acc:	193b      	adds	r3, r7, r4
 8003ace:	2200      	movs	r2, #0
 8003ad0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ad2:	193b      	adds	r3, r7, r4
 8003ad4:	4a0e      	ldr	r2, [pc, #56]	; (8003b10 <MX_GPIO_Init+0x128>)
 8003ad6:	0019      	movs	r1, r3
 8003ad8:	0010      	movs	r0, r2
 8003ada:	f001 f9e7 	bl	8004eac <HAL_GPIO_Init>

  /*Configure GPIO pin : OPAMP_CALIB_Pin */
  GPIO_InitStruct.Pin = OPAMP_CALIB_Pin;
 8003ade:	0021      	movs	r1, r4
 8003ae0:	187b      	adds	r3, r7, r1
 8003ae2:	2280      	movs	r2, #128	; 0x80
 8003ae4:	0152      	lsls	r2, r2, #5
 8003ae6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003ae8:	187b      	adds	r3, r7, r1
 8003aea:	2200      	movs	r2, #0
 8003aec:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003aee:	187b      	adds	r3, r7, r1
 8003af0:	2201      	movs	r2, #1
 8003af2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(OPAMP_CALIB_GPIO_Port, &GPIO_InitStruct);
 8003af4:	187b      	adds	r3, r7, r1
 8003af6:	4a06      	ldr	r2, [pc, #24]	; (8003b10 <MX_GPIO_Init+0x128>)
 8003af8:	0019      	movs	r1, r3
 8003afa:	0010      	movs	r0, r2
 8003afc:	f001 f9d6 	bl	8004eac <HAL_GPIO_Init>

}
 8003b00:	46c0      	nop			; (mov r8, r8)
 8003b02:	46bd      	mov	sp, r7
 8003b04:	b00b      	add	sp, #44	; 0x2c
 8003b06:	bd90      	pop	{r4, r7, pc}
 8003b08:	40021000 	.word	0x40021000
 8003b0c:	00000406 	.word	0x00000406
 8003b10:	48000400 	.word	0x48000400
 8003b14:	48000800 	.word	0x48000800

08003b18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003b1c:	b672      	cpsid	i
}
 8003b1e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003b20:	e7fe      	b.n	8003b20 <Error_Handler+0x8>
	...

08003b24 <pHMeter_process>:
/*
 *  @ Function; pHMeter_process()
 *  @ Description; handles the screen views
 */
void pHMeter_process(void)
{
 8003b24:	b590      	push	{r4, r7, lr}
 8003b26:	b083      	sub	sp, #12
 8003b28:	af00      	add	r7, sp, #0

	uint8_t pageChanged = 0;
 8003b2a:	1dfb      	adds	r3, r7, #7
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	701a      	strb	r2, [r3, #0]

	if(first)
 8003b30:	4b13      	ldr	r3, [pc, #76]	; (8003b80 <pHMeter_process+0x5c>)
 8003b32:	781b      	ldrb	r3, [r3, #0]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d001      	beq.n	8003b3c <pHMeter_process+0x18>
		idlePage();
 8003b38:	f000 f8c6 	bl	8003cc8 <idlePage>

	// Get a new pH value
	pH_read();
 8003b3c:	f000 f824 	bl	8003b88 <pH_read>

    // New pH status evaluation
	pHStatus_update();
 8003b40:	f000 f9fc 	bl	8003f3c <pHStatus_update>

	// New process status evaluation
	pageChanged = processStatus_update();
 8003b44:	1dfc      	adds	r4, r7, #7
 8003b46:	f000 f9cd 	bl	8003ee4 <processStatus_update>
 8003b4a:	0003      	movs	r3, r0
 8003b4c:	7023      	strb	r3, [r4, #0]

	switch(process_status)
 8003b4e:	4b0d      	ldr	r3, [pc, #52]	; (8003b84 <pHMeter_process+0x60>)
 8003b50:	781b      	ldrb	r3, [r3, #0]
 8003b52:	2b02      	cmp	r3, #2
 8003b54:	d005      	beq.n	8003b62 <pHMeter_process+0x3e>
	{

		default:
		case MAIN_PROCESS:

			mainPage(pageChanged);
 8003b56:	1dfb      	adds	r3, r7, #7
 8003b58:	781b      	ldrb	r3, [r3, #0]
 8003b5a:	0018      	movs	r0, r3
 8003b5c:	f000 f92c 	bl	8003db8 <mainPage>

			break;
 8003b60:	e002      	b.n	8003b68 <pHMeter_process+0x44>

		case CIRCUIT_CALIBRATION:

			circuitCalibPage();
 8003b62:	f000 f9b7 	bl	8003ed4 <circuitCalibPage>

			break;
 8003b66:	46c0      	nop			; (mov r8, r8)

	}


	if(first == 1)
 8003b68:	4b05      	ldr	r3, [pc, #20]	; (8003b80 <pHMeter_process+0x5c>)
 8003b6a:	781b      	ldrb	r3, [r3, #0]
 8003b6c:	2b01      	cmp	r3, #1
 8003b6e:	d102      	bne.n	8003b76 <pHMeter_process+0x52>
		first = 0;
 8003b70:	4b03      	ldr	r3, [pc, #12]	; (8003b80 <pHMeter_process+0x5c>)
 8003b72:	2200      	movs	r2, #0
 8003b74:	701a      	strb	r2, [r3, #0]

}
 8003b76:	46c0      	nop			; (mov r8, r8)
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	b003      	add	sp, #12
 8003b7c:	bd90      	pop	{r4, r7, pc}
 8003b7e:	46c0      	nop			; (mov r8, r8)
 8003b80:	20000018 	.word	0x20000018
 8003b84:	20000020 	.word	0x20000020

08003b88 <pH_read>:
 *  @ Function; pH_read()
 *  @ Description; read a new pH value from the probe
 *  @ every PH_PROCESS_DELAY seconds
 */
void pH_read(void)
{
 8003b88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b8a:	b085      	sub	sp, #20
 8003b8c:	af00      	add	r7, sp, #0

	uint32_t rawAdcData;
	float rawAdcmV;
	float pHValue = 0.0;
 8003b8e:	2300      	movs	r3, #0
 8003b90:	60fb      	str	r3, [r7, #12]

	static float buff[6] = {0};
	static uint32_t count = 0;

	if(getDelayMs(pHTimeStamp) < PH_PROCESS_DELAY)
 8003b92:	4b42      	ldr	r3, [pc, #264]	; (8003c9c <pH_read+0x114>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	0018      	movs	r0, r3
 8003b98:	f000 fc08 	bl	80043ac <getDelayMs>
 8003b9c:	0002      	movs	r2, r0
 8003b9e:	23fa      	movs	r3, #250	; 0xfa
 8003ba0:	009b      	lsls	r3, r3, #2
 8003ba2:	429a      	cmp	r2, r3
 8003ba4:	d376      	bcc.n	8003c94 <pH_read+0x10c>
		return;

	pHTimeStamp = getTimeMs();
 8003ba6:	f000 fbf5 	bl	8004394 <getTimeMs>
 8003baa:	0002      	movs	r2, r0
 8003bac:	4b3b      	ldr	r3, [pc, #236]	; (8003c9c <pH_read+0x114>)
 8003bae:	601a      	str	r2, [r3, #0]

	rawAdcData = HAL_ADC_GetValue(&hadc);
 8003bb0:	4b3b      	ldr	r3, [pc, #236]	; (8003ca0 <pH_read+0x118>)
 8003bb2:	0018      	movs	r0, r3
 8003bb4:	f000 ff40 	bl	8004a38 <HAL_ADC_GetValue>
 8003bb8:	0003      	movs	r3, r0
 8003bba:	607b      	str	r3, [r7, #4]

	rawAdcmV = ( rawAdcData * ( 3.3 / 4096.0 ) );
 8003bbc:	6878      	ldr	r0, [r7, #4]
 8003bbe:	f7fe fc85 	bl	80024cc <__aeabi_ui2d>
 8003bc2:	4a38      	ldr	r2, [pc, #224]	; (8003ca4 <pH_read+0x11c>)
 8003bc4:	4b38      	ldr	r3, [pc, #224]	; (8003ca8 <pH_read+0x120>)
 8003bc6:	f7fd fe3d 	bl	8001844 <__aeabi_dmul>
 8003bca:	0002      	movs	r2, r0
 8003bcc:	000b      	movs	r3, r1
 8003bce:	0010      	movs	r0, r2
 8003bd0:	0019      	movs	r1, r3
 8003bd2:	f7fe fce9 	bl	80025a8 <__aeabi_d2f>
 8003bd6:	1c03      	adds	r3, r0, #0
 8003bd8:	603b      	str	r3, [r7, #0]

	buff[count%10] = ( ( PH_V_SLOPE * ( rawAdcmV - V_OFFSET ) ) + PH_OFFSET );
 8003bda:	6838      	ldr	r0, [r7, #0]
 8003bdc:	f7fe fc9c 	bl	8002518 <__aeabi_f2d>
 8003be0:	2200      	movs	r2, #0
 8003be2:	4b32      	ldr	r3, [pc, #200]	; (8003cac <pH_read+0x124>)
 8003be4:	f7fe f8f0 	bl	8001dc8 <__aeabi_dsub>
 8003be8:	0002      	movs	r2, r0
 8003bea:	000b      	movs	r3, r1
 8003bec:	0010      	movs	r0, r2
 8003bee:	0019      	movs	r1, r3
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	4b2f      	ldr	r3, [pc, #188]	; (8003cb0 <pH_read+0x128>)
 8003bf4:	f7fd fe26 	bl	8001844 <__aeabi_dmul>
 8003bf8:	0002      	movs	r2, r0
 8003bfa:	000b      	movs	r3, r1
 8003bfc:	0010      	movs	r0, r2
 8003bfe:	0019      	movs	r1, r3
 8003c00:	2200      	movs	r2, #0
 8003c02:	4b2c      	ldr	r3, [pc, #176]	; (8003cb4 <pH_read+0x12c>)
 8003c04:	f7fd fabe 	bl	8001184 <__aeabi_dadd>
 8003c08:	0002      	movs	r2, r0
 8003c0a:	000b      	movs	r3, r1
 8003c0c:	0014      	movs	r4, r2
 8003c0e:	001d      	movs	r5, r3
 8003c10:	4b29      	ldr	r3, [pc, #164]	; (8003cb8 <pH_read+0x130>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	210a      	movs	r1, #10
 8003c16:	0018      	movs	r0, r3
 8003c18:	f7fc fafa 	bl	8000210 <__aeabi_uidivmod>
 8003c1c:	000b      	movs	r3, r1
 8003c1e:	001e      	movs	r6, r3
 8003c20:	0020      	movs	r0, r4
 8003c22:	0029      	movs	r1, r5
 8003c24:	f7fe fcc0 	bl	80025a8 <__aeabi_d2f>
 8003c28:	1c01      	adds	r1, r0, #0
 8003c2a:	4b24      	ldr	r3, [pc, #144]	; (8003cbc <pH_read+0x134>)
 8003c2c:	00b2      	lsls	r2, r6, #2
 8003c2e:	50d1      	str	r1, [r2, r3]

	pHValue = buff[count];
 8003c30:	4b21      	ldr	r3, [pc, #132]	; (8003cb8 <pH_read+0x130>)
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	4b21      	ldr	r3, [pc, #132]	; (8003cbc <pH_read+0x134>)
 8003c36:	0092      	lsls	r2, r2, #2
 8003c38:	58d3      	ldr	r3, [r2, r3]
 8003c3a:	60fb      	str	r3, [r7, #12]

	count++;
 8003c3c:	4b1e      	ldr	r3, [pc, #120]	; (8003cb8 <pH_read+0x130>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	1c5a      	adds	r2, r3, #1
 8003c42:	4b1d      	ldr	r3, [pc, #116]	; (8003cb8 <pH_read+0x130>)
 8003c44:	601a      	str	r2, [r3, #0]

	if(count > 9)
 8003c46:	4b1c      	ldr	r3, [pc, #112]	; (8003cb8 <pH_read+0x130>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	2b09      	cmp	r3, #9
 8003c4c:	d91a      	bls.n	8003c84 <pH_read+0xfc>
	{

		pHValue = 0.0;
 8003c4e:	2300      	movs	r3, #0
 8003c50:	60fb      	str	r3, [r7, #12]
		for(int i = 0 ; i < 10 ; i++)
 8003c52:	2300      	movs	r3, #0
 8003c54:	60bb      	str	r3, [r7, #8]
 8003c56:	e00c      	b.n	8003c72 <pH_read+0xea>
			pHValue += buff[i];
 8003c58:	4b18      	ldr	r3, [pc, #96]	; (8003cbc <pH_read+0x134>)
 8003c5a:	68ba      	ldr	r2, [r7, #8]
 8003c5c:	0092      	lsls	r2, r2, #2
 8003c5e:	58d3      	ldr	r3, [r2, r3]
 8003c60:	1c19      	adds	r1, r3, #0
 8003c62:	68f8      	ldr	r0, [r7, #12]
 8003c64:	f7fc fc16 	bl	8000494 <__aeabi_fadd>
 8003c68:	1c03      	adds	r3, r0, #0
 8003c6a:	60fb      	str	r3, [r7, #12]
		for(int i = 0 ; i < 10 ; i++)
 8003c6c:	68bb      	ldr	r3, [r7, #8]
 8003c6e:	3301      	adds	r3, #1
 8003c70:	60bb      	str	r3, [r7, #8]
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	2b09      	cmp	r3, #9
 8003c76:	ddef      	ble.n	8003c58 <pH_read+0xd0>

		pHValue = ( pHValue / 10 );
 8003c78:	4911      	ldr	r1, [pc, #68]	; (8003cc0 <pH_read+0x138>)
 8003c7a:	68f8      	ldr	r0, [r7, #12]
 8003c7c:	f7fc fdaa 	bl	80007d4 <__aeabi_fdiv>
 8003c80:	1c03      	adds	r3, r0, #0
 8003c82:	60fb      	str	r3, [r7, #12]

	}

	pH_current = pHValue;
 8003c84:	4b0f      	ldr	r3, [pc, #60]	; (8003cc4 <pH_read+0x13c>)
 8003c86:	68fa      	ldr	r2, [r7, #12]
 8003c88:	601a      	str	r2, [r3, #0]

	HAL_ADC_Start(&hadc);
 8003c8a:	4b05      	ldr	r3, [pc, #20]	; (8003ca0 <pH_read+0x118>)
 8003c8c:	0018      	movs	r0, r3
 8003c8e:	f000 fe7f 	bl	8004990 <HAL_ADC_Start>
 8003c92:	e000      	b.n	8003c96 <pH_read+0x10e>
		return;
 8003c94:	46c0      	nop			; (mov r8, r8)

}
 8003c96:	46bd      	mov	sp, r7
 8003c98:	b005      	add	sp, #20
 8003c9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c9c:	200000fc 	.word	0x200000fc
 8003ca0:	20000058 	.word	0x20000058
 8003ca4:	66666666 	.word	0x66666666
 8003ca8:	3f4a6666 	.word	0x3f4a6666
 8003cac:	3ff40000 	.word	0x3ff40000
 8003cb0:	c02e0000 	.word	0xc02e0000
 8003cb4:	401c0000 	.word	0x401c0000
 8003cb8:	20000100 	.word	0x20000100
 8003cbc:	20000104 	.word	0x20000104
 8003cc0:	41200000 	.word	0x41200000
 8003cc4:	2000001c 	.word	0x2000001c

08003cc8 <idlePage>:
/*
 * 	@ Function: st7735_hallScreen
 * 	@ Description: Presentation screen
 */
void idlePage(void)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b084      	sub	sp, #16
 8003ccc:	af04      	add	r7, sp, #16

	  ST7735_SetRotation(1);
 8003cce:	2001      	movs	r0, #1
 8003cd0:	f7ff fac8 	bl	8003264 <ST7735_SetRotation>
	  ST7735_WriteString(0, 0, "UnNatural presents", Font_7x10, WHITE,BLACK);
 8003cd4:	4b31      	ldr	r3, [pc, #196]	; (8003d9c <idlePage+0xd4>)
 8003cd6:	4832      	ldr	r0, [pc, #200]	; (8003da0 <idlePage+0xd8>)
 8003cd8:	2200      	movs	r2, #0
 8003cda:	9202      	str	r2, [sp, #8]
 8003cdc:	4a31      	ldr	r2, [pc, #196]	; (8003da4 <idlePage+0xdc>)
 8003cde:	9201      	str	r2, [sp, #4]
 8003ce0:	466a      	mov	r2, sp
 8003ce2:	6859      	ldr	r1, [r3, #4]
 8003ce4:	6011      	str	r1, [r2, #0]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	0002      	movs	r2, r0
 8003cea:	2100      	movs	r1, #0
 8003cec:	2000      	movs	r0, #0
 8003cee:	f7ff fc2d 	bl	800354c <ST7735_WriteString>
	  HAL_Delay(1000);
 8003cf2:	23fa      	movs	r3, #250	; 0xfa
 8003cf4:	009b      	lsls	r3, r3, #2
 8003cf6:	0018      	movs	r0, r3
 8003cf8:	f000 fce6 	bl	80046c8 <HAL_Delay>
	  fillScreen(BLACK);
 8003cfc:	2000      	movs	r0, #0
 8003cfe:	f7ff f93d 	bl	8002f7c <fillScreen>

	  ST7735_SetRotation(1);
 8003d02:	2001      	movs	r0, #1
 8003d04:	f7ff faae 	bl	8003264 <ST7735_SetRotation>
	  ST7735_WriteString(20, 50, "pH-METER V0", Font_11x18, GREEN,BLACK);
 8003d08:	4b27      	ldr	r3, [pc, #156]	; (8003da8 <idlePage+0xe0>)
 8003d0a:	4828      	ldr	r0, [pc, #160]	; (8003dac <idlePage+0xe4>)
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	9202      	str	r2, [sp, #8]
 8003d10:	22fc      	movs	r2, #252	; 0xfc
 8003d12:	00d2      	lsls	r2, r2, #3
 8003d14:	9201      	str	r2, [sp, #4]
 8003d16:	466a      	mov	r2, sp
 8003d18:	6859      	ldr	r1, [r3, #4]
 8003d1a:	6011      	str	r1, [r2, #0]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	0002      	movs	r2, r0
 8003d20:	2132      	movs	r1, #50	; 0x32
 8003d22:	2014      	movs	r0, #20
 8003d24:	f7ff fc12 	bl	800354c <ST7735_WriteString>
	  HAL_Delay(1000);
 8003d28:	23fa      	movs	r3, #250	; 0xfa
 8003d2a:	009b      	lsls	r3, r3, #2
 8003d2c:	0018      	movs	r0, r3
 8003d2e:	f000 fccb 	bl	80046c8 <HAL_Delay>
	  fillScreen(BLACK);
 8003d32:	2000      	movs	r0, #0
 8003d34:	f7ff f922 	bl	8002f7c <fillScreen>

	  ST7735_SetRotation(1);
 8003d38:	2001      	movs	r0, #1
 8003d3a:	f7ff fa93 	bl	8003264 <ST7735_SetRotation>
	  ST7735_WriteString(0, 0, "A product developed by", Font_7x10, WHITE,BLACK);
 8003d3e:	4b17      	ldr	r3, [pc, #92]	; (8003d9c <idlePage+0xd4>)
 8003d40:	481b      	ldr	r0, [pc, #108]	; (8003db0 <idlePage+0xe8>)
 8003d42:	2200      	movs	r2, #0
 8003d44:	9202      	str	r2, [sp, #8]
 8003d46:	4a17      	ldr	r2, [pc, #92]	; (8003da4 <idlePage+0xdc>)
 8003d48:	9201      	str	r2, [sp, #4]
 8003d4a:	466a      	mov	r2, sp
 8003d4c:	6859      	ldr	r1, [r3, #4]
 8003d4e:	6011      	str	r1, [r2, #0]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	0002      	movs	r2, r0
 8003d54:	2100      	movs	r1, #0
 8003d56:	2000      	movs	r0, #0
 8003d58:	f7ff fbf8 	bl	800354c <ST7735_WriteString>
	  HAL_Delay(1000);
 8003d5c:	23fa      	movs	r3, #250	; 0xfa
 8003d5e:	009b      	lsls	r3, r3, #2
 8003d60:	0018      	movs	r0, r3
 8003d62:	f000 fcb1 	bl	80046c8 <HAL_Delay>
	  ST7735_WriteString(20, 50, "Eng. Andrea", Font_11x18, GREEN,BLACK);
 8003d66:	4b10      	ldr	r3, [pc, #64]	; (8003da8 <idlePage+0xe0>)
 8003d68:	4812      	ldr	r0, [pc, #72]	; (8003db4 <idlePage+0xec>)
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	9202      	str	r2, [sp, #8]
 8003d6e:	22fc      	movs	r2, #252	; 0xfc
 8003d70:	00d2      	lsls	r2, r2, #3
 8003d72:	9201      	str	r2, [sp, #4]
 8003d74:	466a      	mov	r2, sp
 8003d76:	6859      	ldr	r1, [r3, #4]
 8003d78:	6011      	str	r1, [r2, #0]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	0002      	movs	r2, r0
 8003d7e:	2132      	movs	r1, #50	; 0x32
 8003d80:	2014      	movs	r0, #20
 8003d82:	f7ff fbe3 	bl	800354c <ST7735_WriteString>
	  HAL_Delay(1000);
 8003d86:	23fa      	movs	r3, #250	; 0xfa
 8003d88:	009b      	lsls	r3, r3, #2
 8003d8a:	0018      	movs	r0, r3
 8003d8c:	f000 fc9c 	bl	80046c8 <HAL_Delay>
	  fillScreen(BLACK);
 8003d90:	2000      	movs	r0, #0
 8003d92:	f7ff f8f3 	bl	8002f7c <fillScreen>

}
 8003d96:	46c0      	nop			; (mov r8, r8)
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	bd80      	pop	{r7, pc}
 8003d9c:	20000000 	.word	0x20000000
 8003da0:	08006214 	.word	0x08006214
 8003da4:	0000ffff 	.word	0x0000ffff
 8003da8:	20000008 	.word	0x20000008
 8003dac:	08006228 	.word	0x08006228
 8003db0:	08006234 	.word	0x08006234
 8003db4:	0800624c 	.word	0x0800624c

08003db8 <mainPage>:


void mainPage(uint8_t updatePage)
{
 8003db8:	b590      	push	{r4, r7, lr}
 8003dba:	b089      	sub	sp, #36	; 0x24
 8003dbc:	af04      	add	r7, sp, #16
 8003dbe:	0002      	movs	r2, r0
 8003dc0:	1dfb      	adds	r3, r7, #7
 8003dc2:	701a      	strb	r2, [r3, #0]

	static PH_STATUS main_pH_status = IDLE;
	static uint16_t mainColor = GREEN;


	if( ( updatePage == 1 ) || ( pH_status != main_pH_status ) )
 8003dc4:	1dfb      	adds	r3, r7, #7
 8003dc6:	781b      	ldrb	r3, [r3, #0]
 8003dc8:	2b01      	cmp	r3, #1
 8003dca:	d005      	beq.n	8003dd8 <mainPage+0x20>
 8003dcc:	4b39      	ldr	r3, [pc, #228]	; (8003eb4 <mainPage+0xfc>)
 8003dce:	781a      	ldrb	r2, [r3, #0]
 8003dd0:	4b39      	ldr	r3, [pc, #228]	; (8003eb8 <mainPage+0x100>)
 8003dd2:	781b      	ldrb	r3, [r3, #0]
 8003dd4:	429a      	cmp	r2, r3
 8003dd6:	d04e      	beq.n	8003e76 <mainPage+0xbe>
	{

		switch(pH_status)
 8003dd8:	4b36      	ldr	r3, [pc, #216]	; (8003eb4 <mainPage+0xfc>)
 8003dda:	781b      	ldrb	r3, [r3, #0]
 8003ddc:	2b05      	cmp	r3, #5
 8003dde:	d016      	beq.n	8003e0e <mainPage+0x56>
 8003de0:	dc06      	bgt.n	8003df0 <mainPage+0x38>
 8003de2:	2b04      	cmp	r3, #4
 8003de4:	d021      	beq.n	8003e2a <mainPage+0x72>
 8003de6:	dc03      	bgt.n	8003df0 <mainPage+0x38>
 8003de8:	2b01      	cmp	r3, #1
 8003dea:	d038      	beq.n	8003e5e <mainPage+0xa6>
 8003dec:	2b02      	cmp	r3, #2
 8003dee:	d02a      	beq.n	8003e46 <mainPage+0x8e>
		{

			default:
			case NEUTRAL:

				main_pH_status = NEUTRAL;
 8003df0:	4b31      	ldr	r3, [pc, #196]	; (8003eb8 <mainPage+0x100>)
 8003df2:	2203      	movs	r2, #3
 8003df4:	701a      	strb	r2, [r3, #0]

				fillScreen(GREEN);
 8003df6:	23fc      	movs	r3, #252	; 0xfc
 8003df8:	00db      	lsls	r3, r3, #3
 8003dfa:	0018      	movs	r0, r3
 8003dfc:	f7ff f8be 	bl	8002f7c <fillScreen>
				mainPage_graphics();
 8003e00:	f000 f8f2 	bl	8003fe8 <mainPage_graphics>

				mainColor = GREEN;
 8003e04:	4b2d      	ldr	r3, [pc, #180]	; (8003ebc <mainPage+0x104>)
 8003e06:	22fc      	movs	r2, #252	; 0xfc
 8003e08:	00d2      	lsls	r2, r2, #3
 8003e0a:	801a      	strh	r2, [r3, #0]

				break;
 8003e0c:	e033      	b.n	8003e76 <mainPage+0xbe>

			case STRONG_ACID:

				main_pH_status = STRONG_ACID;
 8003e0e:	4b2a      	ldr	r3, [pc, #168]	; (8003eb8 <mainPage+0x100>)
 8003e10:	2205      	movs	r2, #5
 8003e12:	701a      	strb	r2, [r3, #0]

				fillScreen(RED);
 8003e14:	23f8      	movs	r3, #248	; 0xf8
 8003e16:	021b      	lsls	r3, r3, #8
 8003e18:	0018      	movs	r0, r3
 8003e1a:	f7ff f8af 	bl	8002f7c <fillScreen>
				mainPage_graphics();
 8003e1e:	f000 f8e3 	bl	8003fe8 <mainPage_graphics>

				mainColor = RED;
 8003e22:	4b26      	ldr	r3, [pc, #152]	; (8003ebc <mainPage+0x104>)
 8003e24:	4a26      	ldr	r2, [pc, #152]	; (8003ec0 <mainPage+0x108>)
 8003e26:	801a      	strh	r2, [r3, #0]

				break;
 8003e28:	e025      	b.n	8003e76 <mainPage+0xbe>

			case ACID:

				main_pH_status = ACID;
 8003e2a:	4b23      	ldr	r3, [pc, #140]	; (8003eb8 <mainPage+0x100>)
 8003e2c:	2204      	movs	r2, #4
 8003e2e:	701a      	strb	r2, [r3, #0]

				fillScreen(YELLOW);
 8003e30:	4b24      	ldr	r3, [pc, #144]	; (8003ec4 <mainPage+0x10c>)
 8003e32:	0018      	movs	r0, r3
 8003e34:	f7ff f8a2 	bl	8002f7c <fillScreen>
				mainPage_graphics();
 8003e38:	f000 f8d6 	bl	8003fe8 <mainPage_graphics>

				mainColor = YELLOW;
 8003e3c:	4b1f      	ldr	r3, [pc, #124]	; (8003ebc <mainPage+0x104>)
 8003e3e:	2220      	movs	r2, #32
 8003e40:	4252      	negs	r2, r2
 8003e42:	801a      	strh	r2, [r3, #0]

				break;
 8003e44:	e017      	b.n	8003e76 <mainPage+0xbe>

			case BASE:

				main_pH_status = BASE;
 8003e46:	4b1c      	ldr	r3, [pc, #112]	; (8003eb8 <mainPage+0x100>)
 8003e48:	2202      	movs	r2, #2
 8003e4a:	701a      	strb	r2, [r3, #0]

				fillScreen(BLUE);
 8003e4c:	20ff      	movs	r0, #255	; 0xff
 8003e4e:	f7ff f895 	bl	8002f7c <fillScreen>
				mainPage_graphics();
 8003e52:	f000 f8c9 	bl	8003fe8 <mainPage_graphics>

				mainColor = BLUE;
 8003e56:	4b19      	ldr	r3, [pc, #100]	; (8003ebc <mainPage+0x104>)
 8003e58:	22ff      	movs	r2, #255	; 0xff
 8003e5a:	801a      	strh	r2, [r3, #0]

				break;
 8003e5c:	e00b      	b.n	8003e76 <mainPage+0xbe>

			case STRONG_BASE:

				main_pH_status = STRONG_BASE;
 8003e5e:	4b16      	ldr	r3, [pc, #88]	; (8003eb8 <mainPage+0x100>)
 8003e60:	2201      	movs	r2, #1
 8003e62:	701a      	strb	r2, [r3, #0]

				fillScreen(DARK_BLUE);
 8003e64:	201f      	movs	r0, #31
 8003e66:	f7ff f889 	bl	8002f7c <fillScreen>
				mainPage_graphics();
 8003e6a:	f000 f8bd 	bl	8003fe8 <mainPage_graphics>

				mainColor = DARK_BLUE;
 8003e6e:	4b13      	ldr	r3, [pc, #76]	; (8003ebc <mainPage+0x104>)
 8003e70:	221f      	movs	r2, #31
 8003e72:	801a      	strh	r2, [r3, #0]

				break;
 8003e74:	46c0      	nop			; (mov r8, r8)

	}

	char pHstring[6];

	floatToString(pH_current, pHstring);
 8003e76:	4b14      	ldr	r3, [pc, #80]	; (8003ec8 <mainPage+0x110>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	2408      	movs	r4, #8
 8003e7c:	193a      	adds	r2, r7, r4
 8003e7e:	0011      	movs	r1, r2
 8003e80:	1c18      	adds	r0, r3, #0
 8003e82:	f000 fab1 	bl	80043e8 <floatToString>

	ST7735_SetRotation(1);
 8003e86:	2001      	movs	r0, #1
 8003e88:	f7ff f9ec 	bl	8003264 <ST7735_SetRotation>
	ST7735_WriteString(40, 50, pHstring, Font_16x26, WHITE, mainColor);
 8003e8c:	4b0b      	ldr	r3, [pc, #44]	; (8003ebc <mainPage+0x104>)
 8003e8e:	881a      	ldrh	r2, [r3, #0]
 8003e90:	4b0e      	ldr	r3, [pc, #56]	; (8003ecc <mainPage+0x114>)
 8003e92:	1938      	adds	r0, r7, r4
 8003e94:	9202      	str	r2, [sp, #8]
 8003e96:	4a0e      	ldr	r2, [pc, #56]	; (8003ed0 <mainPage+0x118>)
 8003e98:	9201      	str	r2, [sp, #4]
 8003e9a:	466a      	mov	r2, sp
 8003e9c:	6859      	ldr	r1, [r3, #4]
 8003e9e:	6011      	str	r1, [r2, #0]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	0002      	movs	r2, r0
 8003ea4:	2132      	movs	r1, #50	; 0x32
 8003ea6:	2028      	movs	r0, #40	; 0x28
 8003ea8:	f7ff fb50 	bl	800354c <ST7735_WriteString>

}
 8003eac:	46c0      	nop			; (mov r8, r8)
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	b005      	add	sp, #20
 8003eb2:	bd90      	pop	{r4, r7, pc}
 8003eb4:	20000021 	.word	0x20000021
 8003eb8:	2000011c 	.word	0x2000011c
 8003ebc:	20000022 	.word	0x20000022
 8003ec0:	fffff800 	.word	0xfffff800
 8003ec4:	0000ffe0 	.word	0x0000ffe0
 8003ec8:	2000001c 	.word	0x2000001c
 8003ecc:	20000010 	.word	0x20000010
 8003ed0:	0000ffff 	.word	0x0000ffff

08003ed4 <circuitCalibPage>:


void circuitCalibPage(void)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	af00      	add	r7, sp, #0

	fillScreen(BLACK);
 8003ed8:	2000      	movs	r0, #0
 8003eda:	f7ff f84f 	bl	8002f7c <fillScreen>


}
 8003ede:	46c0      	nop			; (mov r8, r8)
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	bd80      	pop	{r7, pc}

08003ee4 <processStatus_update>:


/**************** PRIVATE FUNCTIONS ******************/

static uint8_t processStatus_update(void)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	af00      	add	r7, sp, #0

	static PROCESS_STATUS local_process_status = IDLE_PROCESS;


	if(HAL_GPIO_ReadPin(OPAMP_CALIB_GPIO_Port, OPAMP_CALIB_Pin) == 0)
 8003ee8:	2380      	movs	r3, #128	; 0x80
 8003eea:	015b      	lsls	r3, r3, #5
 8003eec:	4a10      	ldr	r2, [pc, #64]	; (8003f30 <processStatus_update+0x4c>)
 8003eee:	0019      	movs	r1, r3
 8003ef0:	0010      	movs	r0, r2
 8003ef2:	f001 f94b 	bl	800518c <HAL_GPIO_ReadPin>
 8003ef6:	1e03      	subs	r3, r0, #0
 8003ef8:	d103      	bne.n	8003f02 <processStatus_update+0x1e>
		process_status = CIRCUIT_CALIBRATION;
 8003efa:	4b0e      	ldr	r3, [pc, #56]	; (8003f34 <processStatus_update+0x50>)
 8003efc:	2202      	movs	r2, #2
 8003efe:	701a      	strb	r2, [r3, #0]
 8003f00:	e002      	b.n	8003f08 <processStatus_update+0x24>
	else
		process_status = MAIN_PROCESS;
 8003f02:	4b0c      	ldr	r3, [pc, #48]	; (8003f34 <processStatus_update+0x50>)
 8003f04:	2201      	movs	r2, #1
 8003f06:	701a      	strb	r2, [r3, #0]

	if(local_process_status != process_status)
 8003f08:	4b0b      	ldr	r3, [pc, #44]	; (8003f38 <processStatus_update+0x54>)
 8003f0a:	781a      	ldrb	r2, [r3, #0]
 8003f0c:	4b09      	ldr	r3, [pc, #36]	; (8003f34 <processStatus_update+0x50>)
 8003f0e:	781b      	ldrb	r3, [r3, #0]
 8003f10:	429a      	cmp	r2, r3
 8003f12:	d005      	beq.n	8003f20 <processStatus_update+0x3c>
	{

		local_process_status = process_status;
 8003f14:	4b07      	ldr	r3, [pc, #28]	; (8003f34 <processStatus_update+0x50>)
 8003f16:	781a      	ldrb	r2, [r3, #0]
 8003f18:	4b07      	ldr	r3, [pc, #28]	; (8003f38 <processStatus_update+0x54>)
 8003f1a:	701a      	strb	r2, [r3, #0]
		return 1;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	e004      	b.n	8003f2a <processStatus_update+0x46>

	}
	else
	{

		local_process_status = process_status;
 8003f20:	4b04      	ldr	r3, [pc, #16]	; (8003f34 <processStatus_update+0x50>)
 8003f22:	781a      	ldrb	r2, [r3, #0]
 8003f24:	4b04      	ldr	r3, [pc, #16]	; (8003f38 <processStatus_update+0x54>)
 8003f26:	701a      	strb	r2, [r3, #0]
		return 0;
 8003f28:	2300      	movs	r3, #0

	}

}
 8003f2a:	0018      	movs	r0, r3
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	bd80      	pop	{r7, pc}
 8003f30:	48000400 	.word	0x48000400
 8003f34:	20000020 	.word	0x20000020
 8003f38:	2000011d 	.word	0x2000011d

08003f3c <pHStatus_update>:


static void pHStatus_update(void)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	af00      	add	r7, sp, #0

	if(pH_current >= 10.5)
 8003f40:	4b23      	ldr	r3, [pc, #140]	; (8003fd0 <pHStatus_update+0x94>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4923      	ldr	r1, [pc, #140]	; (8003fd4 <pHStatus_update+0x98>)
 8003f46:	1c18      	adds	r0, r3, #0
 8003f48:	f7fc fa82 	bl	8000450 <__aeabi_fcmpge>
 8003f4c:	1e03      	subs	r3, r0, #0
 8003f4e:	d003      	beq.n	8003f58 <pHStatus_update+0x1c>
		pH_status = STRONG_BASE;
 8003f50:	4b21      	ldr	r3, [pc, #132]	; (8003fd8 <pHStatus_update+0x9c>)
 8003f52:	2201      	movs	r2, #1
 8003f54:	701a      	strb	r2, [r3, #0]
	else if(pH_current <= 3.5)
		pH_status = STRONG_ACID;
	else
		pH_status = NEUTRAL;

}
 8003f56:	e037      	b.n	8003fc8 <pHStatus_update+0x8c>
	else if(( pH_current > 8.5 ) && ( pH_current < 10.5 ))
 8003f58:	4b1d      	ldr	r3, [pc, #116]	; (8003fd0 <pHStatus_update+0x94>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	491f      	ldr	r1, [pc, #124]	; (8003fdc <pHStatus_update+0xa0>)
 8003f5e:	1c18      	adds	r0, r3, #0
 8003f60:	f7fc fa6c 	bl	800043c <__aeabi_fcmpgt>
 8003f64:	1e03      	subs	r3, r0, #0
 8003f66:	d00b      	beq.n	8003f80 <pHStatus_update+0x44>
 8003f68:	4b19      	ldr	r3, [pc, #100]	; (8003fd0 <pHStatus_update+0x94>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4919      	ldr	r1, [pc, #100]	; (8003fd4 <pHStatus_update+0x98>)
 8003f6e:	1c18      	adds	r0, r3, #0
 8003f70:	f7fc fa50 	bl	8000414 <__aeabi_fcmplt>
 8003f74:	1e03      	subs	r3, r0, #0
 8003f76:	d003      	beq.n	8003f80 <pHStatus_update+0x44>
		pH_status = BASE;
 8003f78:	4b17      	ldr	r3, [pc, #92]	; (8003fd8 <pHStatus_update+0x9c>)
 8003f7a:	2202      	movs	r2, #2
 8003f7c:	701a      	strb	r2, [r3, #0]
 8003f7e:	e023      	b.n	8003fc8 <pHStatus_update+0x8c>
	else if(( pH_current > 3.5 ) && ( pH_current < 5.5 ))
 8003f80:	4b13      	ldr	r3, [pc, #76]	; (8003fd0 <pHStatus_update+0x94>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	4916      	ldr	r1, [pc, #88]	; (8003fe0 <pHStatus_update+0xa4>)
 8003f86:	1c18      	adds	r0, r3, #0
 8003f88:	f7fc fa58 	bl	800043c <__aeabi_fcmpgt>
 8003f8c:	1e03      	subs	r3, r0, #0
 8003f8e:	d00b      	beq.n	8003fa8 <pHStatus_update+0x6c>
 8003f90:	4b0f      	ldr	r3, [pc, #60]	; (8003fd0 <pHStatus_update+0x94>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4913      	ldr	r1, [pc, #76]	; (8003fe4 <pHStatus_update+0xa8>)
 8003f96:	1c18      	adds	r0, r3, #0
 8003f98:	f7fc fa3c 	bl	8000414 <__aeabi_fcmplt>
 8003f9c:	1e03      	subs	r3, r0, #0
 8003f9e:	d003      	beq.n	8003fa8 <pHStatus_update+0x6c>
		pH_status = ACID;
 8003fa0:	4b0d      	ldr	r3, [pc, #52]	; (8003fd8 <pHStatus_update+0x9c>)
 8003fa2:	2204      	movs	r2, #4
 8003fa4:	701a      	strb	r2, [r3, #0]
 8003fa6:	e00f      	b.n	8003fc8 <pHStatus_update+0x8c>
	else if(pH_current <= 3.5)
 8003fa8:	4b09      	ldr	r3, [pc, #36]	; (8003fd0 <pHStatus_update+0x94>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	490c      	ldr	r1, [pc, #48]	; (8003fe0 <pHStatus_update+0xa4>)
 8003fae:	1c18      	adds	r0, r3, #0
 8003fb0:	f7fc fa3a 	bl	8000428 <__aeabi_fcmple>
 8003fb4:	1e03      	subs	r3, r0, #0
 8003fb6:	d003      	beq.n	8003fc0 <pHStatus_update+0x84>
		pH_status = STRONG_ACID;
 8003fb8:	4b07      	ldr	r3, [pc, #28]	; (8003fd8 <pHStatus_update+0x9c>)
 8003fba:	2205      	movs	r2, #5
 8003fbc:	701a      	strb	r2, [r3, #0]
}
 8003fbe:	e003      	b.n	8003fc8 <pHStatus_update+0x8c>
		pH_status = NEUTRAL;
 8003fc0:	4b05      	ldr	r3, [pc, #20]	; (8003fd8 <pHStatus_update+0x9c>)
 8003fc2:	2203      	movs	r2, #3
 8003fc4:	701a      	strb	r2, [r3, #0]
}
 8003fc6:	e7ff      	b.n	8003fc8 <pHStatus_update+0x8c>
 8003fc8:	46c0      	nop			; (mov r8, r8)
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}
 8003fce:	46c0      	nop			; (mov r8, r8)
 8003fd0:	2000001c 	.word	0x2000001c
 8003fd4:	41280000 	.word	0x41280000
 8003fd8:	20000021 	.word	0x20000021
 8003fdc:	41080000 	.word	0x41080000
 8003fe0:	40600000 	.word	0x40600000
 8003fe4:	40b00000 	.word	0x40b00000

08003fe8 <mainPage_graphics>:


static void mainPage_graphics(void)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	af00      	add	r7, sp, #0

	// 1. Title
	pageTitle_graphics("Current pH");
 8003fec:	4b04      	ldr	r3, [pc, #16]	; (8004000 <mainPage_graphics+0x18>)
 8003fee:	0018      	movs	r0, r3
 8003ff0:	f000 f808 	bl	8004004 <pageTitle_graphics>

	// 2. Color scale
	colorBar_graphics();
 8003ff4:	f000 f848 	bl	8004088 <colorBar_graphics>

}
 8003ff8:	46c0      	nop			; (mov r8, r8)
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}
 8003ffe:	46c0      	nop			; (mov r8, r8)
 8004000:	08006258 	.word	0x08006258

08004004 <pageTitle_graphics>:


static void pageTitle_graphics(const char *title)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b086      	sub	sp, #24
 8004008:	af04      	add	r7, sp, #16
 800400a:	6078      	str	r0, [r7, #4]
	 *  \---------------------------/
	 *   \						   /
	 *	  \-----------------------/
	 */

	ST7735_SetRotation(1);
 800400c:	2001      	movs	r0, #1
 800400e:	f7ff f929 	bl	8003264 <ST7735_SetRotation>

	fillTriangle(30, 0, 50, 0, 50, 20, MAIN_COLOR);
 8004012:	23c3      	movs	r3, #195	; 0xc3
 8004014:	011b      	lsls	r3, r3, #4
 8004016:	9302      	str	r3, [sp, #8]
 8004018:	2314      	movs	r3, #20
 800401a:	9301      	str	r3, [sp, #4]
 800401c:	2332      	movs	r3, #50	; 0x32
 800401e:	9300      	str	r3, [sp, #0]
 8004020:	2300      	movs	r3, #0
 8004022:	2232      	movs	r2, #50	; 0x32
 8004024:	2100      	movs	r1, #0
 8004026:	201e      	movs	r0, #30
 8004028:	f7fe fd75 	bl	8002b16 <fillTriangle>
	fillTriangle(110, 0, 130, 0, 110, 20, MAIN_COLOR);
 800402c:	23c3      	movs	r3, #195	; 0xc3
 800402e:	011b      	lsls	r3, r3, #4
 8004030:	9302      	str	r3, [sp, #8]
 8004032:	2314      	movs	r3, #20
 8004034:	9301      	str	r3, [sp, #4]
 8004036:	236e      	movs	r3, #110	; 0x6e
 8004038:	9300      	str	r3, [sp, #0]
 800403a:	2300      	movs	r3, #0
 800403c:	2282      	movs	r2, #130	; 0x82
 800403e:	2100      	movs	r1, #0
 8004040:	206e      	movs	r0, #110	; 0x6e
 8004042:	f7fe fd68 	bl	8002b16 <fillTriangle>
    fillRect(50, 0, 60, 21, MAIN_COLOR);
 8004046:	23c3      	movs	r3, #195	; 0xc3
 8004048:	011b      	lsls	r3, r3, #4
 800404a:	9300      	str	r3, [sp, #0]
 800404c:	2315      	movs	r3, #21
 800404e:	223c      	movs	r2, #60	; 0x3c
 8004050:	2100      	movs	r1, #0
 8004052:	2032      	movs	r0, #50	; 0x32
 8004054:	f7fe fb68 	bl	8002728 <fillRect>

    ST7735_WriteString(45, 3, title, Font_7x10, WHITE, MAIN_COLOR);
 8004058:	4b09      	ldr	r3, [pc, #36]	; (8004080 <pageTitle_graphics+0x7c>)
 800405a:	6878      	ldr	r0, [r7, #4]
 800405c:	22c3      	movs	r2, #195	; 0xc3
 800405e:	0112      	lsls	r2, r2, #4
 8004060:	9202      	str	r2, [sp, #8]
 8004062:	4a08      	ldr	r2, [pc, #32]	; (8004084 <pageTitle_graphics+0x80>)
 8004064:	9201      	str	r2, [sp, #4]
 8004066:	466a      	mov	r2, sp
 8004068:	6859      	ldr	r1, [r3, #4]
 800406a:	6011      	str	r1, [r2, #0]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	0002      	movs	r2, r0
 8004070:	2103      	movs	r1, #3
 8004072:	202d      	movs	r0, #45	; 0x2d
 8004074:	f7ff fa6a 	bl	800354c <ST7735_WriteString>

}
 8004078:	46c0      	nop			; (mov r8, r8)
 800407a:	46bd      	mov	sp, r7
 800407c:	b002      	add	sp, #8
 800407e:	bd80      	pop	{r7, pc}
 8004080:	20000000 	.word	0x20000000
 8004084:	0000ffff 	.word	0x0000ffff

08004088 <colorBar_graphics>:

static void colorBar_graphics(void)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b084      	sub	sp, #16
 800408c:	af02      	add	r7, sp, #8
	 * |________|
	 * |________|	0
	 *
	 */

	ST7735_SetRotation(1);
 800408e:	2001      	movs	r0, #1
 8004090:	f7ff f8e8 	bl	8003264 <ST7735_SetRotation>

	uint8_t x = 120;
 8004094:	1dfb      	adds	r3, r7, #7
 8004096:	2278      	movs	r2, #120	; 0x78
 8004098:	701a      	strb	r2, [r3, #0]
	uint8_t y = 100;
 800409a:	1dbb      	adds	r3, r7, #6
 800409c:	2264      	movs	r2, #100	; 0x64
 800409e:	701a      	strb	r2, [r3, #0]

	drawRect(x, y-80, 40, 20, BLACK);
 80040a0:	1dfb      	adds	r3, r7, #7
 80040a2:	781b      	ldrb	r3, [r3, #0]
 80040a4:	b218      	sxth	r0, r3
 80040a6:	1dbb      	adds	r3, r7, #6
 80040a8:	781b      	ldrb	r3, [r3, #0]
 80040aa:	b29b      	uxth	r3, r3
 80040ac:	3b50      	subs	r3, #80	; 0x50
 80040ae:	b29b      	uxth	r3, r3
 80040b0:	b219      	sxth	r1, r3
 80040b2:	2300      	movs	r3, #0
 80040b4:	9300      	str	r3, [sp, #0]
 80040b6:	2314      	movs	r3, #20
 80040b8:	2228      	movs	r2, #40	; 0x28
 80040ba:	f7fe fcd0 	bl	8002a5e <drawRect>
	drawRect(x, y-60, 40, 20, BLACK);
 80040be:	1dfb      	adds	r3, r7, #7
 80040c0:	781b      	ldrb	r3, [r3, #0]
 80040c2:	b218      	sxth	r0, r3
 80040c4:	1dbb      	adds	r3, r7, #6
 80040c6:	781b      	ldrb	r3, [r3, #0]
 80040c8:	b29b      	uxth	r3, r3
 80040ca:	3b3c      	subs	r3, #60	; 0x3c
 80040cc:	b29b      	uxth	r3, r3
 80040ce:	b219      	sxth	r1, r3
 80040d0:	2300      	movs	r3, #0
 80040d2:	9300      	str	r3, [sp, #0]
 80040d4:	2314      	movs	r3, #20
 80040d6:	2228      	movs	r2, #40	; 0x28
 80040d8:	f7fe fcc1 	bl	8002a5e <drawRect>
	drawRect(x, y-40, 40, 20, BLACK);
 80040dc:	1dfb      	adds	r3, r7, #7
 80040de:	781b      	ldrb	r3, [r3, #0]
 80040e0:	b218      	sxth	r0, r3
 80040e2:	1dbb      	adds	r3, r7, #6
 80040e4:	781b      	ldrb	r3, [r3, #0]
 80040e6:	b29b      	uxth	r3, r3
 80040e8:	3b28      	subs	r3, #40	; 0x28
 80040ea:	b29b      	uxth	r3, r3
 80040ec:	b219      	sxth	r1, r3
 80040ee:	2300      	movs	r3, #0
 80040f0:	9300      	str	r3, [sp, #0]
 80040f2:	2314      	movs	r3, #20
 80040f4:	2228      	movs	r2, #40	; 0x28
 80040f6:	f7fe fcb2 	bl	8002a5e <drawRect>
	drawRect(x, y-20, 40, 20, BLACK);
 80040fa:	1dfb      	adds	r3, r7, #7
 80040fc:	781b      	ldrb	r3, [r3, #0]
 80040fe:	b218      	sxth	r0, r3
 8004100:	1dbb      	adds	r3, r7, #6
 8004102:	781b      	ldrb	r3, [r3, #0]
 8004104:	b29b      	uxth	r3, r3
 8004106:	3b14      	subs	r3, #20
 8004108:	b29b      	uxth	r3, r3
 800410a:	b219      	sxth	r1, r3
 800410c:	2300      	movs	r3, #0
 800410e:	9300      	str	r3, [sp, #0]
 8004110:	2314      	movs	r3, #20
 8004112:	2228      	movs	r2, #40	; 0x28
 8004114:	f7fe fca3 	bl	8002a5e <drawRect>
	drawRect(x, y, 40, 20, BLACK);
 8004118:	1dfb      	adds	r3, r7, #7
 800411a:	781b      	ldrb	r3, [r3, #0]
 800411c:	b218      	sxth	r0, r3
 800411e:	1dbb      	adds	r3, r7, #6
 8004120:	781b      	ldrb	r3, [r3, #0]
 8004122:	b219      	sxth	r1, r3
 8004124:	2300      	movs	r3, #0
 8004126:	9300      	str	r3, [sp, #0]
 8004128:	2314      	movs	r3, #20
 800412a:	2228      	movs	r2, #40	; 0x28
 800412c:	f7fe fc97 	bl	8002a5e <drawRect>

	fillRect(x+1, y-80, 39, 19, DARK_BLUE);
 8004130:	1dfb      	adds	r3, r7, #7
 8004132:	781b      	ldrb	r3, [r3, #0]
 8004134:	b29b      	uxth	r3, r3
 8004136:	3301      	adds	r3, #1
 8004138:	b29b      	uxth	r3, r3
 800413a:	b218      	sxth	r0, r3
 800413c:	1dbb      	adds	r3, r7, #6
 800413e:	781b      	ldrb	r3, [r3, #0]
 8004140:	b29b      	uxth	r3, r3
 8004142:	3b50      	subs	r3, #80	; 0x50
 8004144:	b29b      	uxth	r3, r3
 8004146:	b219      	sxth	r1, r3
 8004148:	231f      	movs	r3, #31
 800414a:	9300      	str	r3, [sp, #0]
 800414c:	2313      	movs	r3, #19
 800414e:	2227      	movs	r2, #39	; 0x27
 8004150:	f7fe faea 	bl	8002728 <fillRect>
	fillRect(x+1, y-60, 39, 19, BLUE);
 8004154:	1dfb      	adds	r3, r7, #7
 8004156:	781b      	ldrb	r3, [r3, #0]
 8004158:	b29b      	uxth	r3, r3
 800415a:	3301      	adds	r3, #1
 800415c:	b29b      	uxth	r3, r3
 800415e:	b218      	sxth	r0, r3
 8004160:	1dbb      	adds	r3, r7, #6
 8004162:	781b      	ldrb	r3, [r3, #0]
 8004164:	b29b      	uxth	r3, r3
 8004166:	3b3c      	subs	r3, #60	; 0x3c
 8004168:	b29b      	uxth	r3, r3
 800416a:	b219      	sxth	r1, r3
 800416c:	23ff      	movs	r3, #255	; 0xff
 800416e:	9300      	str	r3, [sp, #0]
 8004170:	2313      	movs	r3, #19
 8004172:	2227      	movs	r2, #39	; 0x27
 8004174:	f7fe fad8 	bl	8002728 <fillRect>
	fillRect(x+1, y-40, 39, 19, GREEN);
 8004178:	1dfb      	adds	r3, r7, #7
 800417a:	781b      	ldrb	r3, [r3, #0]
 800417c:	b29b      	uxth	r3, r3
 800417e:	3301      	adds	r3, #1
 8004180:	b29b      	uxth	r3, r3
 8004182:	b218      	sxth	r0, r3
 8004184:	1dbb      	adds	r3, r7, #6
 8004186:	781b      	ldrb	r3, [r3, #0]
 8004188:	b29b      	uxth	r3, r3
 800418a:	3b28      	subs	r3, #40	; 0x28
 800418c:	b29b      	uxth	r3, r3
 800418e:	b219      	sxth	r1, r3
 8004190:	23fc      	movs	r3, #252	; 0xfc
 8004192:	00db      	lsls	r3, r3, #3
 8004194:	9300      	str	r3, [sp, #0]
 8004196:	2313      	movs	r3, #19
 8004198:	2227      	movs	r2, #39	; 0x27
 800419a:	f7fe fac5 	bl	8002728 <fillRect>
	fillRect(x+1, y-20, 39, 19, YELLOW);
 800419e:	1dfb      	adds	r3, r7, #7
 80041a0:	781b      	ldrb	r3, [r3, #0]
 80041a2:	b29b      	uxth	r3, r3
 80041a4:	3301      	adds	r3, #1
 80041a6:	b29b      	uxth	r3, r3
 80041a8:	b218      	sxth	r0, r3
 80041aa:	1dbb      	adds	r3, r7, #6
 80041ac:	781b      	ldrb	r3, [r3, #0]
 80041ae:	b29b      	uxth	r3, r3
 80041b0:	3b14      	subs	r3, #20
 80041b2:	b29b      	uxth	r3, r3
 80041b4:	b219      	sxth	r1, r3
 80041b6:	4b0d      	ldr	r3, [pc, #52]	; (80041ec <colorBar_graphics+0x164>)
 80041b8:	9300      	str	r3, [sp, #0]
 80041ba:	2313      	movs	r3, #19
 80041bc:	2227      	movs	r2, #39	; 0x27
 80041be:	f7fe fab3 	bl	8002728 <fillRect>
	fillRect(x+1, y, 39, 19, RED);
 80041c2:	1dfb      	adds	r3, r7, #7
 80041c4:	781b      	ldrb	r3, [r3, #0]
 80041c6:	b29b      	uxth	r3, r3
 80041c8:	3301      	adds	r3, #1
 80041ca:	b29b      	uxth	r3, r3
 80041cc:	b218      	sxth	r0, r3
 80041ce:	1dbb      	adds	r3, r7, #6
 80041d0:	781b      	ldrb	r3, [r3, #0]
 80041d2:	b219      	sxth	r1, r3
 80041d4:	23f8      	movs	r3, #248	; 0xf8
 80041d6:	021b      	lsls	r3, r3, #8
 80041d8:	9300      	str	r3, [sp, #0]
 80041da:	2313      	movs	r3, #19
 80041dc:	2227      	movs	r2, #39	; 0x27
 80041de:	f7fe faa3 	bl	8002728 <fillRect>

}
 80041e2:	46c0      	nop			; (mov r8, r8)
 80041e4:	46bd      	mov	sp, r7
 80041e6:	b002      	add	sp, #8
 80041e8:	bd80      	pop	{r7, pc}
 80041ea:	46c0      	nop			; (mov r8, r8)
 80041ec:	0000ffe0 	.word	0x0000ffe0

080041f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b082      	sub	sp, #8
 80041f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80041f6:	4b0f      	ldr	r3, [pc, #60]	; (8004234 <HAL_MspInit+0x44>)
 80041f8:	699a      	ldr	r2, [r3, #24]
 80041fa:	4b0e      	ldr	r3, [pc, #56]	; (8004234 <HAL_MspInit+0x44>)
 80041fc:	2101      	movs	r1, #1
 80041fe:	430a      	orrs	r2, r1
 8004200:	619a      	str	r2, [r3, #24]
 8004202:	4b0c      	ldr	r3, [pc, #48]	; (8004234 <HAL_MspInit+0x44>)
 8004204:	699b      	ldr	r3, [r3, #24]
 8004206:	2201      	movs	r2, #1
 8004208:	4013      	ands	r3, r2
 800420a:	607b      	str	r3, [r7, #4]
 800420c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800420e:	4b09      	ldr	r3, [pc, #36]	; (8004234 <HAL_MspInit+0x44>)
 8004210:	69da      	ldr	r2, [r3, #28]
 8004212:	4b08      	ldr	r3, [pc, #32]	; (8004234 <HAL_MspInit+0x44>)
 8004214:	2180      	movs	r1, #128	; 0x80
 8004216:	0549      	lsls	r1, r1, #21
 8004218:	430a      	orrs	r2, r1
 800421a:	61da      	str	r2, [r3, #28]
 800421c:	4b05      	ldr	r3, [pc, #20]	; (8004234 <HAL_MspInit+0x44>)
 800421e:	69da      	ldr	r2, [r3, #28]
 8004220:	2380      	movs	r3, #128	; 0x80
 8004222:	055b      	lsls	r3, r3, #21
 8004224:	4013      	ands	r3, r2
 8004226:	603b      	str	r3, [r7, #0]
 8004228:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800422a:	46c0      	nop			; (mov r8, r8)
 800422c:	46bd      	mov	sp, r7
 800422e:	b002      	add	sp, #8
 8004230:	bd80      	pop	{r7, pc}
 8004232:	46c0      	nop			; (mov r8, r8)
 8004234:	40021000 	.word	0x40021000

08004238 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004238:	b590      	push	{r4, r7, lr}
 800423a:	b08b      	sub	sp, #44	; 0x2c
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004240:	2414      	movs	r4, #20
 8004242:	193b      	adds	r3, r7, r4
 8004244:	0018      	movs	r0, r3
 8004246:	2314      	movs	r3, #20
 8004248:	001a      	movs	r2, r3
 800424a:	2100      	movs	r1, #0
 800424c:	f001 ffaa 	bl	80061a4 <memset>
  if(hadc->Instance==ADC1)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a18      	ldr	r2, [pc, #96]	; (80042b8 <HAL_ADC_MspInit+0x80>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d12a      	bne.n	80042b0 <HAL_ADC_MspInit+0x78>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800425a:	4b18      	ldr	r3, [pc, #96]	; (80042bc <HAL_ADC_MspInit+0x84>)
 800425c:	699a      	ldr	r2, [r3, #24]
 800425e:	4b17      	ldr	r3, [pc, #92]	; (80042bc <HAL_ADC_MspInit+0x84>)
 8004260:	2180      	movs	r1, #128	; 0x80
 8004262:	0089      	lsls	r1, r1, #2
 8004264:	430a      	orrs	r2, r1
 8004266:	619a      	str	r2, [r3, #24]
 8004268:	4b14      	ldr	r3, [pc, #80]	; (80042bc <HAL_ADC_MspInit+0x84>)
 800426a:	699a      	ldr	r2, [r3, #24]
 800426c:	2380      	movs	r3, #128	; 0x80
 800426e:	009b      	lsls	r3, r3, #2
 8004270:	4013      	ands	r3, r2
 8004272:	613b      	str	r3, [r7, #16]
 8004274:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004276:	4b11      	ldr	r3, [pc, #68]	; (80042bc <HAL_ADC_MspInit+0x84>)
 8004278:	695a      	ldr	r2, [r3, #20]
 800427a:	4b10      	ldr	r3, [pc, #64]	; (80042bc <HAL_ADC_MspInit+0x84>)
 800427c:	2180      	movs	r1, #128	; 0x80
 800427e:	02c9      	lsls	r1, r1, #11
 8004280:	430a      	orrs	r2, r1
 8004282:	615a      	str	r2, [r3, #20]
 8004284:	4b0d      	ldr	r3, [pc, #52]	; (80042bc <HAL_ADC_MspInit+0x84>)
 8004286:	695a      	ldr	r2, [r3, #20]
 8004288:	2380      	movs	r3, #128	; 0x80
 800428a:	02db      	lsls	r3, r3, #11
 800428c:	4013      	ands	r3, r2
 800428e:	60fb      	str	r3, [r7, #12]
 8004290:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PB0     ------> ADC_IN8
    */
    GPIO_InitStruct.Pin = ADC1_IN8_Pin;
 8004292:	193b      	adds	r3, r7, r4
 8004294:	2201      	movs	r2, #1
 8004296:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004298:	193b      	adds	r3, r7, r4
 800429a:	2203      	movs	r2, #3
 800429c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800429e:	193b      	adds	r3, r7, r4
 80042a0:	2200      	movs	r2, #0
 80042a2:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(ADC1_IN8_GPIO_Port, &GPIO_InitStruct);
 80042a4:	193b      	adds	r3, r7, r4
 80042a6:	4a06      	ldr	r2, [pc, #24]	; (80042c0 <HAL_ADC_MspInit+0x88>)
 80042a8:	0019      	movs	r1, r3
 80042aa:	0010      	movs	r0, r2
 80042ac:	f000 fdfe 	bl	8004eac <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80042b0:	46c0      	nop			; (mov r8, r8)
 80042b2:	46bd      	mov	sp, r7
 80042b4:	b00b      	add	sp, #44	; 0x2c
 80042b6:	bd90      	pop	{r4, r7, pc}
 80042b8:	40012400 	.word	0x40012400
 80042bc:	40021000 	.word	0x40021000
 80042c0:	48000400 	.word	0x48000400

080042c4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80042c4:	b590      	push	{r4, r7, lr}
 80042c6:	b08b      	sub	sp, #44	; 0x2c
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042cc:	2414      	movs	r4, #20
 80042ce:	193b      	adds	r3, r7, r4
 80042d0:	0018      	movs	r0, r3
 80042d2:	2314      	movs	r3, #20
 80042d4:	001a      	movs	r2, r3
 80042d6:	2100      	movs	r1, #0
 80042d8:	f001 ff64 	bl	80061a4 <memset>
  if(hspi->Instance==SPI1)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4a1c      	ldr	r2, [pc, #112]	; (8004354 <HAL_SPI_MspInit+0x90>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d132      	bne.n	800434c <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80042e6:	4b1c      	ldr	r3, [pc, #112]	; (8004358 <HAL_SPI_MspInit+0x94>)
 80042e8:	699a      	ldr	r2, [r3, #24]
 80042ea:	4b1b      	ldr	r3, [pc, #108]	; (8004358 <HAL_SPI_MspInit+0x94>)
 80042ec:	2180      	movs	r1, #128	; 0x80
 80042ee:	0149      	lsls	r1, r1, #5
 80042f0:	430a      	orrs	r2, r1
 80042f2:	619a      	str	r2, [r3, #24]
 80042f4:	4b18      	ldr	r3, [pc, #96]	; (8004358 <HAL_SPI_MspInit+0x94>)
 80042f6:	699a      	ldr	r2, [r3, #24]
 80042f8:	2380      	movs	r3, #128	; 0x80
 80042fa:	015b      	lsls	r3, r3, #5
 80042fc:	4013      	ands	r3, r2
 80042fe:	613b      	str	r3, [r7, #16]
 8004300:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004302:	4b15      	ldr	r3, [pc, #84]	; (8004358 <HAL_SPI_MspInit+0x94>)
 8004304:	695a      	ldr	r2, [r3, #20]
 8004306:	4b14      	ldr	r3, [pc, #80]	; (8004358 <HAL_SPI_MspInit+0x94>)
 8004308:	2180      	movs	r1, #128	; 0x80
 800430a:	0289      	lsls	r1, r1, #10
 800430c:	430a      	orrs	r2, r1
 800430e:	615a      	str	r2, [r3, #20]
 8004310:	4b11      	ldr	r3, [pc, #68]	; (8004358 <HAL_SPI_MspInit+0x94>)
 8004312:	695a      	ldr	r2, [r3, #20]
 8004314:	2380      	movs	r3, #128	; 0x80
 8004316:	029b      	lsls	r3, r3, #10
 8004318:	4013      	ands	r3, r2
 800431a:	60fb      	str	r3, [r7, #12]
 800431c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800431e:	0021      	movs	r1, r4
 8004320:	187b      	adds	r3, r7, r1
 8004322:	22e0      	movs	r2, #224	; 0xe0
 8004324:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004326:	187b      	adds	r3, r7, r1
 8004328:	2202      	movs	r2, #2
 800432a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800432c:	187b      	adds	r3, r7, r1
 800432e:	2200      	movs	r2, #0
 8004330:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004332:	187b      	adds	r3, r7, r1
 8004334:	2203      	movs	r2, #3
 8004336:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8004338:	187b      	adds	r3, r7, r1
 800433a:	2200      	movs	r2, #0
 800433c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800433e:	187a      	adds	r2, r7, r1
 8004340:	2390      	movs	r3, #144	; 0x90
 8004342:	05db      	lsls	r3, r3, #23
 8004344:	0011      	movs	r1, r2
 8004346:	0018      	movs	r0, r3
 8004348:	f000 fdb0 	bl	8004eac <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800434c:	46c0      	nop			; (mov r8, r8)
 800434e:	46bd      	mov	sp, r7
 8004350:	b00b      	add	sp, #44	; 0x2c
 8004352:	bd90      	pop	{r4, r7, pc}
 8004354:	40013000 	.word	0x40013000
 8004358:	40021000 	.word	0x40021000

0800435c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004360:	e7fe      	b.n	8004360 <NMI_Handler+0x4>

08004362 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004362:	b580      	push	{r7, lr}
 8004364:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004366:	e7fe      	b.n	8004366 <HardFault_Handler+0x4>

08004368 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800436c:	46c0      	nop			; (mov r8, r8)
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}

08004372 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004372:	b580      	push	{r7, lr}
 8004374:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004376:	46c0      	nop			; (mov r8, r8)
 8004378:	46bd      	mov	sp, r7
 800437a:	bd80      	pop	{r7, pc}

0800437c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004380:	f000 f97c 	bl	800467c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004384:	46c0      	nop			; (mov r8, r8)
 8004386:	46bd      	mov	sp, r7
 8004388:	bd80      	pop	{r7, pc}

0800438a <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800438a:	b580      	push	{r7, lr}
 800438c:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800438e:	46c0      	nop			; (mov r8, r8)
 8004390:	46bd      	mov	sp, r7
 8004392:	bd80      	pop	{r7, pc}

08004394 <getTimeMs>:
/*
 *	@ Function; getDelayms
 *  @ Return; uint32_t -> current time in ms
 */
uint32_t getTimeMs(void)
{
 8004394:	b5b0      	push	{r4, r5, r7, lr}
 8004396:	af00      	add	r7, sp, #0

	// Tick frequency is by default 1kHz (1ms period)
	return ( HAL_GetTick() * HAL_GetTickFreq() );
 8004398:	f000 f982 	bl	80046a0 <HAL_GetTick>
 800439c:	0004      	movs	r4, r0
 800439e:	f000 f989 	bl	80046b4 <HAL_GetTickFreq>
 80043a2:	0003      	movs	r3, r0
 80043a4:	4363      	muls	r3, r4

}
 80043a6:	0018      	movs	r0, r3
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bdb0      	pop	{r4, r5, r7, pc}

080043ac <getDelayMs>:
 *	@ Function; getDelayms
 * 	@ Par1; uint32_t timeStamp -> captured time
 *  @ Return; uint32_t tDiff -> time elapsed since timeStamp in ms
 */
uint32_t getDelayMs(uint32_t timeStamp)
{
 80043ac:	b590      	push	{r4, r7, lr}
 80043ae:	b085      	sub	sp, #20
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]

	uint32_t tDiff;
	uint32_t currentTime;

	currentTime = ( getTimeMs() * HAL_GetTickFreq() );
 80043b4:	f7ff ffee 	bl	8004394 <getTimeMs>
 80043b8:	0004      	movs	r4, r0
 80043ba:	f000 f97b 	bl	80046b4 <HAL_GetTickFreq>
 80043be:	0003      	movs	r3, r0
 80043c0:	4363      	muls	r3, r4
 80043c2:	60bb      	str	r3, [r7, #8]

	if(currentTime >= timeStamp)
 80043c4:	68ba      	ldr	r2, [r7, #8]
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	429a      	cmp	r2, r3
 80043ca:	d304      	bcc.n	80043d6 <getDelayMs+0x2a>
		tDiff = currentTime - timeStamp;
 80043cc:	68ba      	ldr	r2, [r7, #8]
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	1ad3      	subs	r3, r2, r3
 80043d2:	60fb      	str	r3, [r7, #12]
 80043d4:	e003      	b.n	80043de <getDelayMs+0x32>
	else
		tDiff = timeStamp - currentTime;
 80043d6:	687a      	ldr	r2, [r7, #4]
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	1ad3      	subs	r3, r2, r3
 80043dc:	60fb      	str	r3, [r7, #12]

	return tDiff;
 80043de:	68fb      	ldr	r3, [r7, #12]

}
 80043e0:	0018      	movs	r0, r3
 80043e2:	46bd      	mov	sp, r7
 80043e4:	b005      	add	sp, #20
 80043e6:	bd90      	pop	{r4, r7, pc}

080043e8 <floatToString>:
 *	@ Description; converts a float number into a string
 * 	@ Par1; float f -> float number
 * 	@ Par2; char *s -> string
 */
void floatToString(float f, char *s)
{
 80043e8:	b5b0      	push	{r4, r5, r7, lr}
 80043ea:	b084      	sub	sp, #16
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
 80043f0:	6039      	str	r1, [r7, #0]

	uint16_t ui16Temp = (uint16_t)( f * 100 );
 80043f2:	4968      	ldr	r1, [pc, #416]	; (8004594 <floatToString+0x1ac>)
 80043f4:	6878      	ldr	r0, [r7, #4]
 80043f6:	f7fc fbb7 	bl	8000b68 <__aeabi_fmul>
 80043fa:	1c03      	adds	r3, r0, #0
 80043fc:	250e      	movs	r5, #14
 80043fe:	197c      	adds	r4, r7, r5
 8004400:	1c18      	adds	r0, r3, #0
 8004402:	f7fc f82f 	bl	8000464 <__aeabi_f2uiz>
 8004406:	0003      	movs	r3, r0
 8004408:	8023      	strh	r3, [r4, #0]

	if(ui16Temp >= 1000)
 800440a:	197b      	adds	r3, r7, r5
 800440c:	881a      	ldrh	r2, [r3, #0]
 800440e:	23fa      	movs	r3, #250	; 0xfa
 8004410:	009b      	lsls	r3, r3, #2
 8004412:	429a      	cmp	r2, r3
 8004414:	d36d      	bcc.n	80044f2 <floatToString+0x10a>
	{

		s[5] = 0;
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	3305      	adds	r3, #5
 800441a:	2200      	movs	r2, #0
 800441c:	701a      	strb	r2, [r3, #0]

		s[0] = (uint8_t)( ui16Temp / 1000 ) + 0x30;
 800441e:	197b      	adds	r3, r7, r5
 8004420:	881b      	ldrh	r3, [r3, #0]
 8004422:	22fa      	movs	r2, #250	; 0xfa
 8004424:	0091      	lsls	r1, r2, #2
 8004426:	0018      	movs	r0, r3
 8004428:	f7fb fe6c 	bl	8000104 <__udivsi3>
 800442c:	0003      	movs	r3, r0
 800442e:	b29b      	uxth	r3, r3
 8004430:	b2db      	uxtb	r3, r3
 8004432:	3330      	adds	r3, #48	; 0x30
 8004434:	b2da      	uxtb	r2, r3
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	701a      	strb	r2, [r3, #0]
		s[1] = (uint8_t)( ( ui16Temp - ( ( ui16Temp / 1000 ) * 1000 ) ) / 100 ) + 0x30;
 800443a:	197b      	adds	r3, r7, r5
 800443c:	881c      	ldrh	r4, [r3, #0]
 800443e:	197b      	adds	r3, r7, r5
 8004440:	881b      	ldrh	r3, [r3, #0]
 8004442:	22fa      	movs	r2, #250	; 0xfa
 8004444:	0091      	lsls	r1, r2, #2
 8004446:	0018      	movs	r0, r3
 8004448:	f7fb fe5c 	bl	8000104 <__udivsi3>
 800444c:	0003      	movs	r3, r0
 800444e:	b29b      	uxth	r3, r3
 8004450:	001a      	movs	r2, r3
 8004452:	0013      	movs	r3, r2
 8004454:	059b      	lsls	r3, r3, #22
 8004456:	1a9b      	subs	r3, r3, r2
 8004458:	019b      	lsls	r3, r3, #6
 800445a:	189b      	adds	r3, r3, r2
 800445c:	005b      	lsls	r3, r3, #1
 800445e:	189b      	adds	r3, r3, r2
 8004460:	00db      	lsls	r3, r3, #3
 8004462:	18e3      	adds	r3, r4, r3
 8004464:	2164      	movs	r1, #100	; 0x64
 8004466:	0018      	movs	r0, r3
 8004468:	f7fb fed6 	bl	8000218 <__divsi3>
 800446c:	0003      	movs	r3, r0
 800446e:	b2da      	uxtb	r2, r3
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	3301      	adds	r3, #1
 8004474:	3230      	adds	r2, #48	; 0x30
 8004476:	b2d2      	uxtb	r2, r2
 8004478:	701a      	strb	r2, [r3, #0]
		s[2] = '.';
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	3302      	adds	r3, #2
 800447e:	222e      	movs	r2, #46	; 0x2e
 8004480:	701a      	strb	r2, [r3, #0]
		s[3] = (uint8_t)( ( ui16Temp - ( ( ui16Temp / 100 ) * 100 ) ) / 10 ) + 0x30;
 8004482:	197b      	adds	r3, r7, r5
 8004484:	881c      	ldrh	r4, [r3, #0]
 8004486:	197b      	adds	r3, r7, r5
 8004488:	881b      	ldrh	r3, [r3, #0]
 800448a:	2164      	movs	r1, #100	; 0x64
 800448c:	0018      	movs	r0, r3
 800448e:	f7fb fe39 	bl	8000104 <__udivsi3>
 8004492:	0003      	movs	r3, r0
 8004494:	b29b      	uxth	r3, r3
 8004496:	001a      	movs	r2, r3
 8004498:	0013      	movs	r3, r2
 800449a:	065b      	lsls	r3, r3, #25
 800449c:	1a9b      	subs	r3, r3, r2
 800449e:	009b      	lsls	r3, r3, #2
 80044a0:	189b      	adds	r3, r3, r2
 80044a2:	00db      	lsls	r3, r3, #3
 80044a4:	1a9b      	subs	r3, r3, r2
 80044a6:	009b      	lsls	r3, r3, #2
 80044a8:	18e3      	adds	r3, r4, r3
 80044aa:	210a      	movs	r1, #10
 80044ac:	0018      	movs	r0, r3
 80044ae:	f7fb feb3 	bl	8000218 <__divsi3>
 80044b2:	0003      	movs	r3, r0
 80044b4:	b2da      	uxtb	r2, r3
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	3303      	adds	r3, #3
 80044ba:	3230      	adds	r2, #48	; 0x30
 80044bc:	b2d2      	uxtb	r2, r2
 80044be:	701a      	strb	r2, [r3, #0]
		s[4] = (uint8_t)( ui16Temp - ( ( ui16Temp / 10 ) * 10 ) ) + 0x30;
 80044c0:	197b      	adds	r3, r7, r5
 80044c2:	881b      	ldrh	r3, [r3, #0]
 80044c4:	b2dc      	uxtb	r4, r3
 80044c6:	197b      	adds	r3, r7, r5
 80044c8:	881b      	ldrh	r3, [r3, #0]
 80044ca:	210a      	movs	r1, #10
 80044cc:	0018      	movs	r0, r3
 80044ce:	f7fb fe19 	bl	8000104 <__udivsi3>
 80044d2:	0003      	movs	r3, r0
 80044d4:	b29b      	uxth	r3, r3
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	1c1a      	adds	r2, r3, #0
 80044da:	0092      	lsls	r2, r2, #2
 80044dc:	18d3      	adds	r3, r2, r3
 80044de:	18db      	adds	r3, r3, r3
 80044e0:	b2db      	uxtb	r3, r3
 80044e2:	1ae3      	subs	r3, r4, r3
 80044e4:	b2da      	uxtb	r2, r3
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	3304      	adds	r3, #4
 80044ea:	3230      	adds	r2, #48	; 0x30
 80044ec:	b2d2      	uxtb	r2, r2
 80044ee:	701a      	strb	r2, [r3, #0]
		s[2] = (uint8_t)( ( ui16Temp - ( ( ui16Temp / 100 ) * 100 ) ) / 10 ) + 0x30;
		s[3] = (uint8_t)( ui16Temp - ( ( ui16Temp / 10 ) * 10 ) ) + 0x30;

	}

}
 80044f0:	e04c      	b.n	800458c <floatToString+0x1a4>
		s[4] = 0;
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	3304      	adds	r3, #4
 80044f6:	2200      	movs	r2, #0
 80044f8:	701a      	strb	r2, [r3, #0]
		s[0] = (uint8_t)( ui16Temp / 100 ) + 0x30;
 80044fa:	250e      	movs	r5, #14
 80044fc:	197b      	adds	r3, r7, r5
 80044fe:	881b      	ldrh	r3, [r3, #0]
 8004500:	2164      	movs	r1, #100	; 0x64
 8004502:	0018      	movs	r0, r3
 8004504:	f7fb fdfe 	bl	8000104 <__udivsi3>
 8004508:	0003      	movs	r3, r0
 800450a:	b29b      	uxth	r3, r3
 800450c:	b2db      	uxtb	r3, r3
 800450e:	3330      	adds	r3, #48	; 0x30
 8004510:	b2da      	uxtb	r2, r3
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	701a      	strb	r2, [r3, #0]
		s[1] = '.';
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	3301      	adds	r3, #1
 800451a:	222e      	movs	r2, #46	; 0x2e
 800451c:	701a      	strb	r2, [r3, #0]
		s[2] = (uint8_t)( ( ui16Temp - ( ( ui16Temp / 100 ) * 100 ) ) / 10 ) + 0x30;
 800451e:	197b      	adds	r3, r7, r5
 8004520:	881c      	ldrh	r4, [r3, #0]
 8004522:	197b      	adds	r3, r7, r5
 8004524:	881b      	ldrh	r3, [r3, #0]
 8004526:	2164      	movs	r1, #100	; 0x64
 8004528:	0018      	movs	r0, r3
 800452a:	f7fb fdeb 	bl	8000104 <__udivsi3>
 800452e:	0003      	movs	r3, r0
 8004530:	b29b      	uxth	r3, r3
 8004532:	001a      	movs	r2, r3
 8004534:	0013      	movs	r3, r2
 8004536:	065b      	lsls	r3, r3, #25
 8004538:	1a9b      	subs	r3, r3, r2
 800453a:	009b      	lsls	r3, r3, #2
 800453c:	189b      	adds	r3, r3, r2
 800453e:	00db      	lsls	r3, r3, #3
 8004540:	1a9b      	subs	r3, r3, r2
 8004542:	009b      	lsls	r3, r3, #2
 8004544:	18e3      	adds	r3, r4, r3
 8004546:	210a      	movs	r1, #10
 8004548:	0018      	movs	r0, r3
 800454a:	f7fb fe65 	bl	8000218 <__divsi3>
 800454e:	0003      	movs	r3, r0
 8004550:	b2da      	uxtb	r2, r3
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	3302      	adds	r3, #2
 8004556:	3230      	adds	r2, #48	; 0x30
 8004558:	b2d2      	uxtb	r2, r2
 800455a:	701a      	strb	r2, [r3, #0]
		s[3] = (uint8_t)( ui16Temp - ( ( ui16Temp / 10 ) * 10 ) ) + 0x30;
 800455c:	197b      	adds	r3, r7, r5
 800455e:	881b      	ldrh	r3, [r3, #0]
 8004560:	b2dc      	uxtb	r4, r3
 8004562:	197b      	adds	r3, r7, r5
 8004564:	881b      	ldrh	r3, [r3, #0]
 8004566:	210a      	movs	r1, #10
 8004568:	0018      	movs	r0, r3
 800456a:	f7fb fdcb 	bl	8000104 <__udivsi3>
 800456e:	0003      	movs	r3, r0
 8004570:	b29b      	uxth	r3, r3
 8004572:	b2db      	uxtb	r3, r3
 8004574:	1c1a      	adds	r2, r3, #0
 8004576:	0092      	lsls	r2, r2, #2
 8004578:	18d3      	adds	r3, r2, r3
 800457a:	18db      	adds	r3, r3, r3
 800457c:	b2db      	uxtb	r3, r3
 800457e:	1ae3      	subs	r3, r4, r3
 8004580:	b2da      	uxtb	r2, r3
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	3303      	adds	r3, #3
 8004586:	3230      	adds	r2, #48	; 0x30
 8004588:	b2d2      	uxtb	r2, r2
 800458a:	701a      	strb	r2, [r3, #0]
}
 800458c:	46c0      	nop			; (mov r8, r8)
 800458e:	46bd      	mov	sp, r7
 8004590:	b004      	add	sp, #16
 8004592:	bdb0      	pop	{r4, r5, r7, pc}
 8004594:	42c80000 	.word	0x42c80000

08004598 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004598:	480d      	ldr	r0, [pc, #52]	; (80045d0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800459a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 800459c:	f7ff fef5 	bl	800438a <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80045a0:	480c      	ldr	r0, [pc, #48]	; (80045d4 <LoopForever+0x6>)
  ldr r1, =_edata
 80045a2:	490d      	ldr	r1, [pc, #52]	; (80045d8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80045a4:	4a0d      	ldr	r2, [pc, #52]	; (80045dc <LoopForever+0xe>)
  movs r3, #0
 80045a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80045a8:	e002      	b.n	80045b0 <LoopCopyDataInit>

080045aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80045aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80045ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80045ae:	3304      	adds	r3, #4

080045b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80045b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80045b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80045b4:	d3f9      	bcc.n	80045aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80045b6:	4a0a      	ldr	r2, [pc, #40]	; (80045e0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80045b8:	4c0a      	ldr	r4, [pc, #40]	; (80045e4 <LoopForever+0x16>)
  movs r3, #0
 80045ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80045bc:	e001      	b.n	80045c2 <LoopFillZerobss>

080045be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80045be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80045c0:	3204      	adds	r2, #4

080045c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80045c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80045c4:	d3fb      	bcc.n	80045be <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80045c6:	f001 fdf5 	bl	80061b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80045ca:	f7ff f901 	bl	80037d0 <main>

080045ce <LoopForever>:

LoopForever:
    b LoopForever
 80045ce:	e7fe      	b.n	80045ce <LoopForever>
  ldr   r0, =_estack
 80045d0:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80045d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80045d8:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 80045dc:	08008ba4 	.word	0x08008ba4
  ldr r2, =_sbss
 80045e0:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 80045e4:	20000124 	.word	0x20000124

080045e8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80045e8:	e7fe      	b.n	80045e8 <ADC1_IRQHandler>
	...

080045ec <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80045f0:	4b07      	ldr	r3, [pc, #28]	; (8004610 <HAL_Init+0x24>)
 80045f2:	681a      	ldr	r2, [r3, #0]
 80045f4:	4b06      	ldr	r3, [pc, #24]	; (8004610 <HAL_Init+0x24>)
 80045f6:	2110      	movs	r1, #16
 80045f8:	430a      	orrs	r2, r1
 80045fa:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80045fc:	2003      	movs	r0, #3
 80045fe:	f000 f809 	bl	8004614 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004602:	f7ff fdf5 	bl	80041f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004606:	2300      	movs	r3, #0
}
 8004608:	0018      	movs	r0, r3
 800460a:	46bd      	mov	sp, r7
 800460c:	bd80      	pop	{r7, pc}
 800460e:	46c0      	nop			; (mov r8, r8)
 8004610:	40022000 	.word	0x40022000

08004614 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004614:	b590      	push	{r4, r7, lr}
 8004616:	b083      	sub	sp, #12
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800461c:	4b14      	ldr	r3, [pc, #80]	; (8004670 <HAL_InitTick+0x5c>)
 800461e:	681c      	ldr	r4, [r3, #0]
 8004620:	4b14      	ldr	r3, [pc, #80]	; (8004674 <HAL_InitTick+0x60>)
 8004622:	781b      	ldrb	r3, [r3, #0]
 8004624:	0019      	movs	r1, r3
 8004626:	23fa      	movs	r3, #250	; 0xfa
 8004628:	0098      	lsls	r0, r3, #2
 800462a:	f7fb fd6b 	bl	8000104 <__udivsi3>
 800462e:	0003      	movs	r3, r0
 8004630:	0019      	movs	r1, r3
 8004632:	0020      	movs	r0, r4
 8004634:	f7fb fd66 	bl	8000104 <__udivsi3>
 8004638:	0003      	movs	r3, r0
 800463a:	0018      	movs	r0, r3
 800463c:	f000 fc29 	bl	8004e92 <HAL_SYSTICK_Config>
 8004640:	1e03      	subs	r3, r0, #0
 8004642:	d001      	beq.n	8004648 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8004644:	2301      	movs	r3, #1
 8004646:	e00f      	b.n	8004668 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2b03      	cmp	r3, #3
 800464c:	d80b      	bhi.n	8004666 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800464e:	6879      	ldr	r1, [r7, #4]
 8004650:	2301      	movs	r3, #1
 8004652:	425b      	negs	r3, r3
 8004654:	2200      	movs	r2, #0
 8004656:	0018      	movs	r0, r3
 8004658:	f000 fc06 	bl	8004e68 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800465c:	4b06      	ldr	r3, [pc, #24]	; (8004678 <HAL_InitTick+0x64>)
 800465e:	687a      	ldr	r2, [r7, #4]
 8004660:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8004662:	2300      	movs	r3, #0
 8004664:	e000      	b.n	8004668 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8004666:	2301      	movs	r3, #1
}
 8004668:	0018      	movs	r0, r3
 800466a:	46bd      	mov	sp, r7
 800466c:	b003      	add	sp, #12
 800466e:	bd90      	pop	{r4, r7, pc}
 8004670:	20000024 	.word	0x20000024
 8004674:	2000002c 	.word	0x2000002c
 8004678:	20000028 	.word	0x20000028

0800467c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004680:	4b05      	ldr	r3, [pc, #20]	; (8004698 <HAL_IncTick+0x1c>)
 8004682:	781b      	ldrb	r3, [r3, #0]
 8004684:	001a      	movs	r2, r3
 8004686:	4b05      	ldr	r3, [pc, #20]	; (800469c <HAL_IncTick+0x20>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	18d2      	adds	r2, r2, r3
 800468c:	4b03      	ldr	r3, [pc, #12]	; (800469c <HAL_IncTick+0x20>)
 800468e:	601a      	str	r2, [r3, #0]
}
 8004690:	46c0      	nop			; (mov r8, r8)
 8004692:	46bd      	mov	sp, r7
 8004694:	bd80      	pop	{r7, pc}
 8004696:	46c0      	nop			; (mov r8, r8)
 8004698:	2000002c 	.word	0x2000002c
 800469c:	20000120 	.word	0x20000120

080046a0 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	af00      	add	r7, sp, #0
  return uwTick;
 80046a4:	4b02      	ldr	r3, [pc, #8]	; (80046b0 <HAL_GetTick+0x10>)
 80046a6:	681b      	ldr	r3, [r3, #0]
}
 80046a8:	0018      	movs	r0, r3
 80046aa:	46bd      	mov	sp, r7
 80046ac:	bd80      	pop	{r7, pc}
 80046ae:	46c0      	nop			; (mov r8, r8)
 80046b0:	20000120 	.word	0x20000120

080046b4 <HAL_GetTickFreq>:
  * @brief return tick frequency.
  * @retval Tick frequency.
  *         Value of @ref HAL_TickFreqTypeDef.
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	af00      	add	r7, sp, #0
  return uwTickFreq;
 80046b8:	4b02      	ldr	r3, [pc, #8]	; (80046c4 <HAL_GetTickFreq+0x10>)
 80046ba:	781b      	ldrb	r3, [r3, #0]
}
 80046bc:	0018      	movs	r0, r3
 80046be:	46bd      	mov	sp, r7
 80046c0:	bd80      	pop	{r7, pc}
 80046c2:	46c0      	nop			; (mov r8, r8)
 80046c4:	2000002c 	.word	0x2000002c

080046c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b084      	sub	sp, #16
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80046d0:	f7ff ffe6 	bl	80046a0 <HAL_GetTick>
 80046d4:	0003      	movs	r3, r0
 80046d6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	3301      	adds	r3, #1
 80046e0:	d005      	beq.n	80046ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80046e2:	4b0a      	ldr	r3, [pc, #40]	; (800470c <HAL_Delay+0x44>)
 80046e4:	781b      	ldrb	r3, [r3, #0]
 80046e6:	001a      	movs	r2, r3
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	189b      	adds	r3, r3, r2
 80046ec:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80046ee:	46c0      	nop			; (mov r8, r8)
 80046f0:	f7ff ffd6 	bl	80046a0 <HAL_GetTick>
 80046f4:	0002      	movs	r2, r0
 80046f6:	68bb      	ldr	r3, [r7, #8]
 80046f8:	1ad3      	subs	r3, r2, r3
 80046fa:	68fa      	ldr	r2, [r7, #12]
 80046fc:	429a      	cmp	r2, r3
 80046fe:	d8f7      	bhi.n	80046f0 <HAL_Delay+0x28>
  {
  }
}
 8004700:	46c0      	nop			; (mov r8, r8)
 8004702:	46c0      	nop			; (mov r8, r8)
 8004704:	46bd      	mov	sp, r7
 8004706:	b004      	add	sp, #16
 8004708:	bd80      	pop	{r7, pc}
 800470a:	46c0      	nop			; (mov r8, r8)
 800470c:	2000002c 	.word	0x2000002c

08004710 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b084      	sub	sp, #16
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004718:	230f      	movs	r3, #15
 800471a:	18fb      	adds	r3, r7, r3
 800471c:	2200      	movs	r2, #0
 800471e:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8004720:	2300      	movs	r3, #0
 8004722:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d101      	bne.n	800472e <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 800472a:	2301      	movs	r3, #1
 800472c:	e125      	b.n	800497a <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004732:	2b00      	cmp	r3, #0
 8004734:	d10a      	bne.n	800474c <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2200      	movs	r2, #0
 800473a:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2234      	movs	r2, #52	; 0x34
 8004740:	2100      	movs	r1, #0
 8004742:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	0018      	movs	r0, r3
 8004748:	f7ff fd76 	bl	8004238 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004750:	2210      	movs	r2, #16
 8004752:	4013      	ands	r3, r2
 8004754:	d000      	beq.n	8004758 <HAL_ADC_Init+0x48>
 8004756:	e103      	b.n	8004960 <HAL_ADC_Init+0x250>
 8004758:	230f      	movs	r3, #15
 800475a:	18fb      	adds	r3, r7, r3
 800475c:	781b      	ldrb	r3, [r3, #0]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d000      	beq.n	8004764 <HAL_ADC_Init+0x54>
 8004762:	e0fd      	b.n	8004960 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	689b      	ldr	r3, [r3, #8]
 800476a:	2204      	movs	r2, #4
 800476c:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 800476e:	d000      	beq.n	8004772 <HAL_ADC_Init+0x62>
 8004770:	e0f6      	b.n	8004960 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004776:	4a83      	ldr	r2, [pc, #524]	; (8004984 <HAL_ADC_Init+0x274>)
 8004778:	4013      	ands	r3, r2
 800477a:	2202      	movs	r2, #2
 800477c:	431a      	orrs	r2, r3
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	689b      	ldr	r3, [r3, #8]
 8004788:	2203      	movs	r2, #3
 800478a:	4013      	ands	r3, r2
 800478c:	2b01      	cmp	r3, #1
 800478e:	d112      	bne.n	80047b6 <HAL_ADC_Init+0xa6>
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	2201      	movs	r2, #1
 8004798:	4013      	ands	r3, r2
 800479a:	2b01      	cmp	r3, #1
 800479c:	d009      	beq.n	80047b2 <HAL_ADC_Init+0xa2>
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	68da      	ldr	r2, [r3, #12]
 80047a4:	2380      	movs	r3, #128	; 0x80
 80047a6:	021b      	lsls	r3, r3, #8
 80047a8:	401a      	ands	r2, r3
 80047aa:	2380      	movs	r3, #128	; 0x80
 80047ac:	021b      	lsls	r3, r3, #8
 80047ae:	429a      	cmp	r2, r3
 80047b0:	d101      	bne.n	80047b6 <HAL_ADC_Init+0xa6>
 80047b2:	2301      	movs	r3, #1
 80047b4:	e000      	b.n	80047b8 <HAL_ADC_Init+0xa8>
 80047b6:	2300      	movs	r3, #0
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d116      	bne.n	80047ea <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	68db      	ldr	r3, [r3, #12]
 80047c2:	2218      	movs	r2, #24
 80047c4:	4393      	bics	r3, r2
 80047c6:	0019      	movs	r1, r3
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	689a      	ldr	r2, [r3, #8]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	430a      	orrs	r2, r1
 80047d2:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	691b      	ldr	r3, [r3, #16]
 80047da:	009b      	lsls	r3, r3, #2
 80047dc:	0899      	lsrs	r1, r3, #2
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	685a      	ldr	r2, [r3, #4]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	430a      	orrs	r2, r1
 80047e8:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	68da      	ldr	r2, [r3, #12]
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4964      	ldr	r1, [pc, #400]	; (8004988 <HAL_ADC_Init+0x278>)
 80047f6:	400a      	ands	r2, r1
 80047f8:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	7e1b      	ldrb	r3, [r3, #24]
 80047fe:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	7e5b      	ldrb	r3, [r3, #25]
 8004804:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004806:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	7e9b      	ldrb	r3, [r3, #26]
 800480c:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 800480e:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004814:	2b01      	cmp	r3, #1
 8004816:	d002      	beq.n	800481e <HAL_ADC_Init+0x10e>
 8004818:	2380      	movs	r3, #128	; 0x80
 800481a:	015b      	lsls	r3, r3, #5
 800481c:	e000      	b.n	8004820 <HAL_ADC_Init+0x110>
 800481e:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8004820:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8004826:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	691b      	ldr	r3, [r3, #16]
 800482c:	2b02      	cmp	r3, #2
 800482e:	d101      	bne.n	8004834 <HAL_ADC_Init+0x124>
 8004830:	2304      	movs	r3, #4
 8004832:	e000      	b.n	8004836 <HAL_ADC_Init+0x126>
 8004834:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8004836:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2124      	movs	r1, #36	; 0x24
 800483c:	5c5b      	ldrb	r3, [r3, r1]
 800483e:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8004840:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004842:	68ba      	ldr	r2, [r7, #8]
 8004844:	4313      	orrs	r3, r2
 8004846:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	7edb      	ldrb	r3, [r3, #27]
 800484c:	2b01      	cmp	r3, #1
 800484e:	d115      	bne.n	800487c <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	7e9b      	ldrb	r3, [r3, #26]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d105      	bne.n	8004864 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8004858:	68bb      	ldr	r3, [r7, #8]
 800485a:	2280      	movs	r2, #128	; 0x80
 800485c:	0252      	lsls	r2, r2, #9
 800485e:	4313      	orrs	r3, r2
 8004860:	60bb      	str	r3, [r7, #8]
 8004862:	e00b      	b.n	800487c <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004868:	2220      	movs	r2, #32
 800486a:	431a      	orrs	r2, r3
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004874:	2201      	movs	r2, #1
 8004876:	431a      	orrs	r2, r3
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	69da      	ldr	r2, [r3, #28]
 8004880:	23c2      	movs	r3, #194	; 0xc2
 8004882:	33ff      	adds	r3, #255	; 0xff
 8004884:	429a      	cmp	r2, r3
 8004886:	d007      	beq.n	8004898 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8004890:	4313      	orrs	r3, r2
 8004892:	68ba      	ldr	r2, [r7, #8]
 8004894:	4313      	orrs	r3, r2
 8004896:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	68d9      	ldr	r1, [r3, #12]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	68ba      	ldr	r2, [r7, #8]
 80048a4:	430a      	orrs	r2, r1
 80048a6:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048ac:	2380      	movs	r3, #128	; 0x80
 80048ae:	055b      	lsls	r3, r3, #21
 80048b0:	429a      	cmp	r2, r3
 80048b2:	d01b      	beq.n	80048ec <HAL_ADC_Init+0x1dc>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048b8:	2b01      	cmp	r3, #1
 80048ba:	d017      	beq.n	80048ec <HAL_ADC_Init+0x1dc>
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048c0:	2b02      	cmp	r3, #2
 80048c2:	d013      	beq.n	80048ec <HAL_ADC_Init+0x1dc>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048c8:	2b03      	cmp	r3, #3
 80048ca:	d00f      	beq.n	80048ec <HAL_ADC_Init+0x1dc>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048d0:	2b04      	cmp	r3, #4
 80048d2:	d00b      	beq.n	80048ec <HAL_ADC_Init+0x1dc>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048d8:	2b05      	cmp	r3, #5
 80048da:	d007      	beq.n	80048ec <HAL_ADC_Init+0x1dc>
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048e0:	2b06      	cmp	r3, #6
 80048e2:	d003      	beq.n	80048ec <HAL_ADC_Init+0x1dc>
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048e8:	2b07      	cmp	r3, #7
 80048ea:	d112      	bne.n	8004912 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	695a      	ldr	r2, [r3, #20]
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	2107      	movs	r1, #7
 80048f8:	438a      	bics	r2, r1
 80048fa:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	6959      	ldr	r1, [r3, #20]
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004906:	2207      	movs	r2, #7
 8004908:	401a      	ands	r2, r3
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	430a      	orrs	r2, r1
 8004910:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	68db      	ldr	r3, [r3, #12]
 8004918:	4a1c      	ldr	r2, [pc, #112]	; (800498c <HAL_ADC_Init+0x27c>)
 800491a:	4013      	ands	r3, r2
 800491c:	68ba      	ldr	r2, [r7, #8]
 800491e:	429a      	cmp	r2, r3
 8004920:	d10b      	bne.n	800493a <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2200      	movs	r2, #0
 8004926:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800492c:	2203      	movs	r2, #3
 800492e:	4393      	bics	r3, r2
 8004930:	2201      	movs	r2, #1
 8004932:	431a      	orrs	r2, r3
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8004938:	e01c      	b.n	8004974 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800493e:	2212      	movs	r2, #18
 8004940:	4393      	bics	r3, r2
 8004942:	2210      	movs	r2, #16
 8004944:	431a      	orrs	r2, r3
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800494e:	2201      	movs	r2, #1
 8004950:	431a      	orrs	r2, r3
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8004956:	230f      	movs	r3, #15
 8004958:	18fb      	adds	r3, r7, r3
 800495a:	2201      	movs	r2, #1
 800495c:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800495e:	e009      	b.n	8004974 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004964:	2210      	movs	r2, #16
 8004966:	431a      	orrs	r2, r3
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 800496c:	230f      	movs	r3, #15
 800496e:	18fb      	adds	r3, r7, r3
 8004970:	2201      	movs	r2, #1
 8004972:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8004974:	230f      	movs	r3, #15
 8004976:	18fb      	adds	r3, r7, r3
 8004978:	781b      	ldrb	r3, [r3, #0]
}
 800497a:	0018      	movs	r0, r3
 800497c:	46bd      	mov	sp, r7
 800497e:	b004      	add	sp, #16
 8004980:	bd80      	pop	{r7, pc}
 8004982:	46c0      	nop			; (mov r8, r8)
 8004984:	fffffefd 	.word	0xfffffefd
 8004988:	fffe0219 	.word	0xfffe0219
 800498c:	833fffe7 	.word	0x833fffe7

08004990 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8004990:	b590      	push	{r4, r7, lr}
 8004992:	b085      	sub	sp, #20
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004998:	230f      	movs	r3, #15
 800499a:	18fb      	adds	r3, r7, r3
 800499c:	2200      	movs	r2, #0
 800499e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	689b      	ldr	r3, [r3, #8]
 80049a6:	2204      	movs	r2, #4
 80049a8:	4013      	ands	r3, r2
 80049aa:	d138      	bne.n	8004a1e <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2234      	movs	r2, #52	; 0x34
 80049b0:	5c9b      	ldrb	r3, [r3, r2]
 80049b2:	2b01      	cmp	r3, #1
 80049b4:	d101      	bne.n	80049ba <HAL_ADC_Start+0x2a>
 80049b6:	2302      	movs	r3, #2
 80049b8:	e038      	b.n	8004a2c <HAL_ADC_Start+0x9c>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	2234      	movs	r2, #52	; 0x34
 80049be:	2101      	movs	r1, #1
 80049c0:	5499      	strb	r1, [r3, r2]
      
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	7e5b      	ldrb	r3, [r3, #25]
 80049c6:	2b01      	cmp	r3, #1
 80049c8:	d007      	beq.n	80049da <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 80049ca:	230f      	movs	r3, #15
 80049cc:	18fc      	adds	r4, r7, r3
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	0018      	movs	r0, r3
 80049d2:	f000 f933 	bl	8004c3c <ADC_Enable>
 80049d6:	0003      	movs	r3, r0
 80049d8:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80049da:	230f      	movs	r3, #15
 80049dc:	18fb      	adds	r3, r7, r3
 80049de:	781b      	ldrb	r3, [r3, #0]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d120      	bne.n	8004a26 <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049e8:	4a12      	ldr	r2, [pc, #72]	; (8004a34 <HAL_ADC_Start+0xa4>)
 80049ea:	4013      	ands	r3, r2
 80049ec:	2280      	movs	r2, #128	; 0x80
 80049ee:	0052      	lsls	r2, r2, #1
 80049f0:	431a      	orrs	r2, r3
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2200      	movs	r2, #0
 80049fa:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2234      	movs	r2, #52	; 0x34
 8004a00:	2100      	movs	r1, #0
 8004a02:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	221c      	movs	r2, #28
 8004a0a:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	689a      	ldr	r2, [r3, #8]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	2104      	movs	r1, #4
 8004a18:	430a      	orrs	r2, r1
 8004a1a:	609a      	str	r2, [r3, #8]
 8004a1c:	e003      	b.n	8004a26 <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004a1e:	230f      	movs	r3, #15
 8004a20:	18fb      	adds	r3, r7, r3
 8004a22:	2202      	movs	r2, #2
 8004a24:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8004a26:	230f      	movs	r3, #15
 8004a28:	18fb      	adds	r3, r7, r3
 8004a2a:	781b      	ldrb	r3, [r3, #0]
}
 8004a2c:	0018      	movs	r0, r3
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	b005      	add	sp, #20
 8004a32:	bd90      	pop	{r4, r7, pc}
 8004a34:	fffff0fe 	.word	0xfffff0fe

08004a38 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b082      	sub	sp, #8
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8004a46:	0018      	movs	r0, r3
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	b002      	add	sp, #8
 8004a4c:	bd80      	pop	{r7, pc}
	...

08004a50 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b084      	sub	sp, #16
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
 8004a58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004a5a:	230f      	movs	r3, #15
 8004a5c:	18fb      	adds	r3, r7, r3
 8004a5e:	2200      	movs	r2, #0
 8004a60:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8004a62:	2300      	movs	r3, #0
 8004a64:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a6a:	2380      	movs	r3, #128	; 0x80
 8004a6c:	055b      	lsls	r3, r3, #21
 8004a6e:	429a      	cmp	r2, r3
 8004a70:	d011      	beq.n	8004a96 <HAL_ADC_ConfigChannel+0x46>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a76:	2b01      	cmp	r3, #1
 8004a78:	d00d      	beq.n	8004a96 <HAL_ADC_ConfigChannel+0x46>
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a7e:	2b02      	cmp	r3, #2
 8004a80:	d009      	beq.n	8004a96 <HAL_ADC_ConfigChannel+0x46>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a86:	2b03      	cmp	r3, #3
 8004a88:	d005      	beq.n	8004a96 <HAL_ADC_ConfigChannel+0x46>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a8e:	2b04      	cmp	r3, #4
 8004a90:	d001      	beq.n	8004a96 <HAL_ADC_ConfigChannel+0x46>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2234      	movs	r2, #52	; 0x34
 8004a9a:	5c9b      	ldrb	r3, [r3, r2]
 8004a9c:	2b01      	cmp	r3, #1
 8004a9e:	d101      	bne.n	8004aa4 <HAL_ADC_ConfigChannel+0x54>
 8004aa0:	2302      	movs	r3, #2
 8004aa2:	e0bb      	b.n	8004c1c <HAL_ADC_ConfigChannel+0x1cc>
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2234      	movs	r2, #52	; 0x34
 8004aa8:	2101      	movs	r1, #1
 8004aaa:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	689b      	ldr	r3, [r3, #8]
 8004ab2:	2204      	movs	r2, #4
 8004ab4:	4013      	ands	r3, r2
 8004ab6:	d000      	beq.n	8004aba <HAL_ADC_ConfigChannel+0x6a>
 8004ab8:	e09f      	b.n	8004bfa <HAL_ADC_ConfigChannel+0x1aa>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	685b      	ldr	r3, [r3, #4]
 8004abe:	4a59      	ldr	r2, [pc, #356]	; (8004c24 <HAL_ADC_ConfigChannel+0x1d4>)
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d100      	bne.n	8004ac6 <HAL_ADC_ConfigChannel+0x76>
 8004ac4:	e077      	b.n	8004bb6 <HAL_ADC_ConfigChannel+0x166>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	2201      	movs	r2, #1
 8004ad2:	409a      	lsls	r2, r3
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	430a      	orrs	r2, r1
 8004ada:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ae0:	2380      	movs	r3, #128	; 0x80
 8004ae2:	055b      	lsls	r3, r3, #21
 8004ae4:	429a      	cmp	r2, r3
 8004ae6:	d037      	beq.n	8004b58 <HAL_ADC_ConfigChannel+0x108>
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aec:	2b01      	cmp	r3, #1
 8004aee:	d033      	beq.n	8004b58 <HAL_ADC_ConfigChannel+0x108>
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004af4:	2b02      	cmp	r3, #2
 8004af6:	d02f      	beq.n	8004b58 <HAL_ADC_ConfigChannel+0x108>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004afc:	2b03      	cmp	r3, #3
 8004afe:	d02b      	beq.n	8004b58 <HAL_ADC_ConfigChannel+0x108>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b04:	2b04      	cmp	r3, #4
 8004b06:	d027      	beq.n	8004b58 <HAL_ADC_ConfigChannel+0x108>
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b0c:	2b05      	cmp	r3, #5
 8004b0e:	d023      	beq.n	8004b58 <HAL_ADC_ConfigChannel+0x108>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b14:	2b06      	cmp	r3, #6
 8004b16:	d01f      	beq.n	8004b58 <HAL_ADC_ConfigChannel+0x108>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b1c:	2b07      	cmp	r3, #7
 8004b1e:	d01b      	beq.n	8004b58 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of recurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	689a      	ldr	r2, [r3, #8]
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	695b      	ldr	r3, [r3, #20]
 8004b2a:	2107      	movs	r1, #7
 8004b2c:	400b      	ands	r3, r1
 8004b2e:	429a      	cmp	r2, r3
 8004b30:	d012      	beq.n	8004b58 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	695a      	ldr	r2, [r3, #20]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	2107      	movs	r1, #7
 8004b3e:	438a      	bics	r2, r1
 8004b40:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	6959      	ldr	r1, [r3, #20]
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	689b      	ldr	r3, [r3, #8]
 8004b4c:	2207      	movs	r2, #7
 8004b4e:	401a      	ands	r2, r3
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	430a      	orrs	r2, r1
 8004b56:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	2b10      	cmp	r3, #16
 8004b5e:	d003      	beq.n	8004b68 <HAL_ADC_ConfigChannel+0x118>
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	2b11      	cmp	r3, #17
 8004b66:	d152      	bne.n	8004c0e <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8004b68:	4b2f      	ldr	r3, [pc, #188]	; (8004c28 <HAL_ADC_ConfigChannel+0x1d8>)
 8004b6a:	6819      	ldr	r1, [r3, #0]
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	2b10      	cmp	r3, #16
 8004b72:	d102      	bne.n	8004b7a <HAL_ADC_ConfigChannel+0x12a>
 8004b74:	2380      	movs	r3, #128	; 0x80
 8004b76:	041b      	lsls	r3, r3, #16
 8004b78:	e001      	b.n	8004b7e <HAL_ADC_ConfigChannel+0x12e>
 8004b7a:	2380      	movs	r3, #128	; 0x80
 8004b7c:	03db      	lsls	r3, r3, #15
 8004b7e:	4a2a      	ldr	r2, [pc, #168]	; (8004c28 <HAL_ADC_ConfigChannel+0x1d8>)
 8004b80:	430b      	orrs	r3, r1
 8004b82:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	2b10      	cmp	r3, #16
 8004b8a:	d140      	bne.n	8004c0e <HAL_ADC_ConfigChannel+0x1be>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004b8c:	4b27      	ldr	r3, [pc, #156]	; (8004c2c <HAL_ADC_ConfigChannel+0x1dc>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4927      	ldr	r1, [pc, #156]	; (8004c30 <HAL_ADC_ConfigChannel+0x1e0>)
 8004b92:	0018      	movs	r0, r3
 8004b94:	f7fb fab6 	bl	8000104 <__udivsi3>
 8004b98:	0003      	movs	r3, r0
 8004b9a:	001a      	movs	r2, r3
 8004b9c:	0013      	movs	r3, r2
 8004b9e:	009b      	lsls	r3, r3, #2
 8004ba0:	189b      	adds	r3, r3, r2
 8004ba2:	005b      	lsls	r3, r3, #1
 8004ba4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004ba6:	e002      	b.n	8004bae <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8004ba8:	68bb      	ldr	r3, [r7, #8]
 8004baa:	3b01      	subs	r3, #1
 8004bac:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004bae:	68bb      	ldr	r3, [r7, #8]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d1f9      	bne.n	8004ba8 <HAL_ADC_ConfigChannel+0x158>
 8004bb4:	e02b      	b.n	8004c0e <HAL_ADC_ConfigChannel+0x1be>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	2101      	movs	r1, #1
 8004bc2:	4099      	lsls	r1, r3
 8004bc4:	000b      	movs	r3, r1
 8004bc6:	43d9      	mvns	r1, r3
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	400a      	ands	r2, r1
 8004bce:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	2b10      	cmp	r3, #16
 8004bd6:	d003      	beq.n	8004be0 <HAL_ADC_ConfigChannel+0x190>
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	2b11      	cmp	r3, #17
 8004bde:	d116      	bne.n	8004c0e <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8004be0:	4b11      	ldr	r3, [pc, #68]	; (8004c28 <HAL_ADC_ConfigChannel+0x1d8>)
 8004be2:	6819      	ldr	r1, [r3, #0]
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	2b10      	cmp	r3, #16
 8004bea:	d101      	bne.n	8004bf0 <HAL_ADC_ConfigChannel+0x1a0>
 8004bec:	4a11      	ldr	r2, [pc, #68]	; (8004c34 <HAL_ADC_ConfigChannel+0x1e4>)
 8004bee:	e000      	b.n	8004bf2 <HAL_ADC_ConfigChannel+0x1a2>
 8004bf0:	4a11      	ldr	r2, [pc, #68]	; (8004c38 <HAL_ADC_ConfigChannel+0x1e8>)
 8004bf2:	4b0d      	ldr	r3, [pc, #52]	; (8004c28 <HAL_ADC_ConfigChannel+0x1d8>)
 8004bf4:	400a      	ands	r2, r1
 8004bf6:	601a      	str	r2, [r3, #0]
 8004bf8:	e009      	b.n	8004c0e <HAL_ADC_ConfigChannel+0x1be>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bfe:	2220      	movs	r2, #32
 8004c00:	431a      	orrs	r2, r3
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8004c06:	230f      	movs	r3, #15
 8004c08:	18fb      	adds	r3, r7, r3
 8004c0a:	2201      	movs	r2, #1
 8004c0c:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2234      	movs	r2, #52	; 0x34
 8004c12:	2100      	movs	r1, #0
 8004c14:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8004c16:	230f      	movs	r3, #15
 8004c18:	18fb      	adds	r3, r7, r3
 8004c1a:	781b      	ldrb	r3, [r3, #0]
}
 8004c1c:	0018      	movs	r0, r3
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	b004      	add	sp, #16
 8004c22:	bd80      	pop	{r7, pc}
 8004c24:	00001001 	.word	0x00001001
 8004c28:	40012708 	.word	0x40012708
 8004c2c:	20000024 	.word	0x20000024
 8004c30:	000f4240 	.word	0x000f4240
 8004c34:	ff7fffff 	.word	0xff7fffff
 8004c38:	ffbfffff 	.word	0xffbfffff

08004c3c <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b084      	sub	sp, #16
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004c44:	2300      	movs	r3, #0
 8004c46:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8004c48:	2300      	movs	r3, #0
 8004c4a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	689b      	ldr	r3, [r3, #8]
 8004c52:	2203      	movs	r2, #3
 8004c54:	4013      	ands	r3, r2
 8004c56:	2b01      	cmp	r3, #1
 8004c58:	d112      	bne.n	8004c80 <ADC_Enable+0x44>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	2201      	movs	r2, #1
 8004c62:	4013      	ands	r3, r2
 8004c64:	2b01      	cmp	r3, #1
 8004c66:	d009      	beq.n	8004c7c <ADC_Enable+0x40>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	68da      	ldr	r2, [r3, #12]
 8004c6e:	2380      	movs	r3, #128	; 0x80
 8004c70:	021b      	lsls	r3, r3, #8
 8004c72:	401a      	ands	r2, r3
 8004c74:	2380      	movs	r3, #128	; 0x80
 8004c76:	021b      	lsls	r3, r3, #8
 8004c78:	429a      	cmp	r2, r3
 8004c7a:	d101      	bne.n	8004c80 <ADC_Enable+0x44>
 8004c7c:	2301      	movs	r3, #1
 8004c7e:	e000      	b.n	8004c82 <ADC_Enable+0x46>
 8004c80:	2300      	movs	r3, #0
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d152      	bne.n	8004d2c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	689b      	ldr	r3, [r3, #8]
 8004c8c:	4a2a      	ldr	r2, [pc, #168]	; (8004d38 <ADC_Enable+0xfc>)
 8004c8e:	4013      	ands	r3, r2
 8004c90:	d00d      	beq.n	8004cae <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c96:	2210      	movs	r2, #16
 8004c98:	431a      	orrs	r2, r3
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ca2:	2201      	movs	r2, #1
 8004ca4:	431a      	orrs	r2, r3
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 8004caa:	2301      	movs	r3, #1
 8004cac:	e03f      	b.n	8004d2e <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	689a      	ldr	r2, [r3, #8]
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	2101      	movs	r1, #1
 8004cba:	430a      	orrs	r2, r1
 8004cbc:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004cbe:	4b1f      	ldr	r3, [pc, #124]	; (8004d3c <ADC_Enable+0x100>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	491f      	ldr	r1, [pc, #124]	; (8004d40 <ADC_Enable+0x104>)
 8004cc4:	0018      	movs	r0, r3
 8004cc6:	f7fb fa1d 	bl	8000104 <__udivsi3>
 8004cca:	0003      	movs	r3, r0
 8004ccc:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8004cce:	e002      	b.n	8004cd6 <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8004cd0:	68bb      	ldr	r3, [r7, #8]
 8004cd2:	3b01      	subs	r3, #1
 8004cd4:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8004cd6:	68bb      	ldr	r3, [r7, #8]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d1f9      	bne.n	8004cd0 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8004cdc:	f7ff fce0 	bl	80046a0 <HAL_GetTick>
 8004ce0:	0003      	movs	r3, r0
 8004ce2:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004ce4:	e01b      	b.n	8004d1e <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004ce6:	f7ff fcdb 	bl	80046a0 <HAL_GetTick>
 8004cea:	0002      	movs	r2, r0
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	1ad3      	subs	r3, r2, r3
 8004cf0:	2b02      	cmp	r3, #2
 8004cf2:	d914      	bls.n	8004d1e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	2201      	movs	r2, #1
 8004cfc:	4013      	ands	r3, r2
 8004cfe:	2b01      	cmp	r3, #1
 8004d00:	d00d      	beq.n	8004d1e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d06:	2210      	movs	r2, #16
 8004d08:	431a      	orrs	r2, r3
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d12:	2201      	movs	r2, #1
 8004d14:	431a      	orrs	r2, r3
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	e007      	b.n	8004d2e <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	2201      	movs	r2, #1
 8004d26:	4013      	ands	r3, r2
 8004d28:	2b01      	cmp	r3, #1
 8004d2a:	d1dc      	bne.n	8004ce6 <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8004d2c:	2300      	movs	r3, #0
}
 8004d2e:	0018      	movs	r0, r3
 8004d30:	46bd      	mov	sp, r7
 8004d32:	b004      	add	sp, #16
 8004d34:	bd80      	pop	{r7, pc}
 8004d36:	46c0      	nop			; (mov r8, r8)
 8004d38:	80000017 	.word	0x80000017
 8004d3c:	20000024 	.word	0x20000024
 8004d40:	000f4240 	.word	0x000f4240

08004d44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004d44:	b590      	push	{r4, r7, lr}
 8004d46:	b083      	sub	sp, #12
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	0002      	movs	r2, r0
 8004d4c:	6039      	str	r1, [r7, #0]
 8004d4e:	1dfb      	adds	r3, r7, #7
 8004d50:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004d52:	1dfb      	adds	r3, r7, #7
 8004d54:	781b      	ldrb	r3, [r3, #0]
 8004d56:	2b7f      	cmp	r3, #127	; 0x7f
 8004d58:	d828      	bhi.n	8004dac <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004d5a:	4a2f      	ldr	r2, [pc, #188]	; (8004e18 <__NVIC_SetPriority+0xd4>)
 8004d5c:	1dfb      	adds	r3, r7, #7
 8004d5e:	781b      	ldrb	r3, [r3, #0]
 8004d60:	b25b      	sxtb	r3, r3
 8004d62:	089b      	lsrs	r3, r3, #2
 8004d64:	33c0      	adds	r3, #192	; 0xc0
 8004d66:	009b      	lsls	r3, r3, #2
 8004d68:	589b      	ldr	r3, [r3, r2]
 8004d6a:	1dfa      	adds	r2, r7, #7
 8004d6c:	7812      	ldrb	r2, [r2, #0]
 8004d6e:	0011      	movs	r1, r2
 8004d70:	2203      	movs	r2, #3
 8004d72:	400a      	ands	r2, r1
 8004d74:	00d2      	lsls	r2, r2, #3
 8004d76:	21ff      	movs	r1, #255	; 0xff
 8004d78:	4091      	lsls	r1, r2
 8004d7a:	000a      	movs	r2, r1
 8004d7c:	43d2      	mvns	r2, r2
 8004d7e:	401a      	ands	r2, r3
 8004d80:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	019b      	lsls	r3, r3, #6
 8004d86:	22ff      	movs	r2, #255	; 0xff
 8004d88:	401a      	ands	r2, r3
 8004d8a:	1dfb      	adds	r3, r7, #7
 8004d8c:	781b      	ldrb	r3, [r3, #0]
 8004d8e:	0018      	movs	r0, r3
 8004d90:	2303      	movs	r3, #3
 8004d92:	4003      	ands	r3, r0
 8004d94:	00db      	lsls	r3, r3, #3
 8004d96:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004d98:	481f      	ldr	r0, [pc, #124]	; (8004e18 <__NVIC_SetPriority+0xd4>)
 8004d9a:	1dfb      	adds	r3, r7, #7
 8004d9c:	781b      	ldrb	r3, [r3, #0]
 8004d9e:	b25b      	sxtb	r3, r3
 8004da0:	089b      	lsrs	r3, r3, #2
 8004da2:	430a      	orrs	r2, r1
 8004da4:	33c0      	adds	r3, #192	; 0xc0
 8004da6:	009b      	lsls	r3, r3, #2
 8004da8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8004daa:	e031      	b.n	8004e10 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004dac:	4a1b      	ldr	r2, [pc, #108]	; (8004e1c <__NVIC_SetPriority+0xd8>)
 8004dae:	1dfb      	adds	r3, r7, #7
 8004db0:	781b      	ldrb	r3, [r3, #0]
 8004db2:	0019      	movs	r1, r3
 8004db4:	230f      	movs	r3, #15
 8004db6:	400b      	ands	r3, r1
 8004db8:	3b08      	subs	r3, #8
 8004dba:	089b      	lsrs	r3, r3, #2
 8004dbc:	3306      	adds	r3, #6
 8004dbe:	009b      	lsls	r3, r3, #2
 8004dc0:	18d3      	adds	r3, r2, r3
 8004dc2:	3304      	adds	r3, #4
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	1dfa      	adds	r2, r7, #7
 8004dc8:	7812      	ldrb	r2, [r2, #0]
 8004dca:	0011      	movs	r1, r2
 8004dcc:	2203      	movs	r2, #3
 8004dce:	400a      	ands	r2, r1
 8004dd0:	00d2      	lsls	r2, r2, #3
 8004dd2:	21ff      	movs	r1, #255	; 0xff
 8004dd4:	4091      	lsls	r1, r2
 8004dd6:	000a      	movs	r2, r1
 8004dd8:	43d2      	mvns	r2, r2
 8004dda:	401a      	ands	r2, r3
 8004ddc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	019b      	lsls	r3, r3, #6
 8004de2:	22ff      	movs	r2, #255	; 0xff
 8004de4:	401a      	ands	r2, r3
 8004de6:	1dfb      	adds	r3, r7, #7
 8004de8:	781b      	ldrb	r3, [r3, #0]
 8004dea:	0018      	movs	r0, r3
 8004dec:	2303      	movs	r3, #3
 8004dee:	4003      	ands	r3, r0
 8004df0:	00db      	lsls	r3, r3, #3
 8004df2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004df4:	4809      	ldr	r0, [pc, #36]	; (8004e1c <__NVIC_SetPriority+0xd8>)
 8004df6:	1dfb      	adds	r3, r7, #7
 8004df8:	781b      	ldrb	r3, [r3, #0]
 8004dfa:	001c      	movs	r4, r3
 8004dfc:	230f      	movs	r3, #15
 8004dfe:	4023      	ands	r3, r4
 8004e00:	3b08      	subs	r3, #8
 8004e02:	089b      	lsrs	r3, r3, #2
 8004e04:	430a      	orrs	r2, r1
 8004e06:	3306      	adds	r3, #6
 8004e08:	009b      	lsls	r3, r3, #2
 8004e0a:	18c3      	adds	r3, r0, r3
 8004e0c:	3304      	adds	r3, #4
 8004e0e:	601a      	str	r2, [r3, #0]
}
 8004e10:	46c0      	nop			; (mov r8, r8)
 8004e12:	46bd      	mov	sp, r7
 8004e14:	b003      	add	sp, #12
 8004e16:	bd90      	pop	{r4, r7, pc}
 8004e18:	e000e100 	.word	0xe000e100
 8004e1c:	e000ed00 	.word	0xe000ed00

08004e20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b082      	sub	sp, #8
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	1e5a      	subs	r2, r3, #1
 8004e2c:	2380      	movs	r3, #128	; 0x80
 8004e2e:	045b      	lsls	r3, r3, #17
 8004e30:	429a      	cmp	r2, r3
 8004e32:	d301      	bcc.n	8004e38 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004e34:	2301      	movs	r3, #1
 8004e36:	e010      	b.n	8004e5a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004e38:	4b0a      	ldr	r3, [pc, #40]	; (8004e64 <SysTick_Config+0x44>)
 8004e3a:	687a      	ldr	r2, [r7, #4]
 8004e3c:	3a01      	subs	r2, #1
 8004e3e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004e40:	2301      	movs	r3, #1
 8004e42:	425b      	negs	r3, r3
 8004e44:	2103      	movs	r1, #3
 8004e46:	0018      	movs	r0, r3
 8004e48:	f7ff ff7c 	bl	8004d44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004e4c:	4b05      	ldr	r3, [pc, #20]	; (8004e64 <SysTick_Config+0x44>)
 8004e4e:	2200      	movs	r2, #0
 8004e50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004e52:	4b04      	ldr	r3, [pc, #16]	; (8004e64 <SysTick_Config+0x44>)
 8004e54:	2207      	movs	r2, #7
 8004e56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004e58:	2300      	movs	r3, #0
}
 8004e5a:	0018      	movs	r0, r3
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	b002      	add	sp, #8
 8004e60:	bd80      	pop	{r7, pc}
 8004e62:	46c0      	nop			; (mov r8, r8)
 8004e64:	e000e010 	.word	0xe000e010

08004e68 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b084      	sub	sp, #16
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	60b9      	str	r1, [r7, #8]
 8004e70:	607a      	str	r2, [r7, #4]
 8004e72:	210f      	movs	r1, #15
 8004e74:	187b      	adds	r3, r7, r1
 8004e76:	1c02      	adds	r2, r0, #0
 8004e78:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8004e7a:	68ba      	ldr	r2, [r7, #8]
 8004e7c:	187b      	adds	r3, r7, r1
 8004e7e:	781b      	ldrb	r3, [r3, #0]
 8004e80:	b25b      	sxtb	r3, r3
 8004e82:	0011      	movs	r1, r2
 8004e84:	0018      	movs	r0, r3
 8004e86:	f7ff ff5d 	bl	8004d44 <__NVIC_SetPriority>
}
 8004e8a:	46c0      	nop			; (mov r8, r8)
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	b004      	add	sp, #16
 8004e90:	bd80      	pop	{r7, pc}

08004e92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004e92:	b580      	push	{r7, lr}
 8004e94:	b082      	sub	sp, #8
 8004e96:	af00      	add	r7, sp, #0
 8004e98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	0018      	movs	r0, r3
 8004e9e:	f7ff ffbf 	bl	8004e20 <SysTick_Config>
 8004ea2:	0003      	movs	r3, r0
}
 8004ea4:	0018      	movs	r0, r3
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	b002      	add	sp, #8
 8004eaa:	bd80      	pop	{r7, pc}

08004eac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b086      	sub	sp, #24
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
 8004eb4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004eba:	e14f      	b.n	800515c <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	2101      	movs	r1, #1
 8004ec2:	697a      	ldr	r2, [r7, #20]
 8004ec4:	4091      	lsls	r1, r2
 8004ec6:	000a      	movs	r2, r1
 8004ec8:	4013      	ands	r3, r2
 8004eca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d100      	bne.n	8004ed4 <HAL_GPIO_Init+0x28>
 8004ed2:	e140      	b.n	8005156 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	685b      	ldr	r3, [r3, #4]
 8004ed8:	2203      	movs	r2, #3
 8004eda:	4013      	ands	r3, r2
 8004edc:	2b01      	cmp	r3, #1
 8004ede:	d005      	beq.n	8004eec <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	685b      	ldr	r3, [r3, #4]
 8004ee4:	2203      	movs	r2, #3
 8004ee6:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004ee8:	2b02      	cmp	r3, #2
 8004eea:	d130      	bne.n	8004f4e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	689b      	ldr	r3, [r3, #8]
 8004ef0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8004ef2:	697b      	ldr	r3, [r7, #20]
 8004ef4:	005b      	lsls	r3, r3, #1
 8004ef6:	2203      	movs	r2, #3
 8004ef8:	409a      	lsls	r2, r3
 8004efa:	0013      	movs	r3, r2
 8004efc:	43da      	mvns	r2, r3
 8004efe:	693b      	ldr	r3, [r7, #16]
 8004f00:	4013      	ands	r3, r2
 8004f02:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	68da      	ldr	r2, [r3, #12]
 8004f08:	697b      	ldr	r3, [r7, #20]
 8004f0a:	005b      	lsls	r3, r3, #1
 8004f0c:	409a      	lsls	r2, r3
 8004f0e:	0013      	movs	r3, r2
 8004f10:	693a      	ldr	r2, [r7, #16]
 8004f12:	4313      	orrs	r3, r2
 8004f14:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	693a      	ldr	r2, [r7, #16]
 8004f1a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	685b      	ldr	r3, [r3, #4]
 8004f20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004f22:	2201      	movs	r2, #1
 8004f24:	697b      	ldr	r3, [r7, #20]
 8004f26:	409a      	lsls	r2, r3
 8004f28:	0013      	movs	r3, r2
 8004f2a:	43da      	mvns	r2, r3
 8004f2c:	693b      	ldr	r3, [r7, #16]
 8004f2e:	4013      	ands	r3, r2
 8004f30:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	685b      	ldr	r3, [r3, #4]
 8004f36:	091b      	lsrs	r3, r3, #4
 8004f38:	2201      	movs	r2, #1
 8004f3a:	401a      	ands	r2, r3
 8004f3c:	697b      	ldr	r3, [r7, #20]
 8004f3e:	409a      	lsls	r2, r3
 8004f40:	0013      	movs	r3, r2
 8004f42:	693a      	ldr	r2, [r7, #16]
 8004f44:	4313      	orrs	r3, r2
 8004f46:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	693a      	ldr	r2, [r7, #16]
 8004f4c:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	685b      	ldr	r3, [r3, #4]
 8004f52:	2203      	movs	r2, #3
 8004f54:	4013      	ands	r3, r2
 8004f56:	2b03      	cmp	r3, #3
 8004f58:	d017      	beq.n	8004f8a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	68db      	ldr	r3, [r3, #12]
 8004f5e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004f60:	697b      	ldr	r3, [r7, #20]
 8004f62:	005b      	lsls	r3, r3, #1
 8004f64:	2203      	movs	r2, #3
 8004f66:	409a      	lsls	r2, r3
 8004f68:	0013      	movs	r3, r2
 8004f6a:	43da      	mvns	r2, r3
 8004f6c:	693b      	ldr	r3, [r7, #16]
 8004f6e:	4013      	ands	r3, r2
 8004f70:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	689a      	ldr	r2, [r3, #8]
 8004f76:	697b      	ldr	r3, [r7, #20]
 8004f78:	005b      	lsls	r3, r3, #1
 8004f7a:	409a      	lsls	r2, r3
 8004f7c:	0013      	movs	r3, r2
 8004f7e:	693a      	ldr	r2, [r7, #16]
 8004f80:	4313      	orrs	r3, r2
 8004f82:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	693a      	ldr	r2, [r7, #16]
 8004f88:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	685b      	ldr	r3, [r3, #4]
 8004f8e:	2203      	movs	r2, #3
 8004f90:	4013      	ands	r3, r2
 8004f92:	2b02      	cmp	r3, #2
 8004f94:	d123      	bne.n	8004fde <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004f96:	697b      	ldr	r3, [r7, #20]
 8004f98:	08da      	lsrs	r2, r3, #3
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	3208      	adds	r2, #8
 8004f9e:	0092      	lsls	r2, r2, #2
 8004fa0:	58d3      	ldr	r3, [r2, r3]
 8004fa2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004fa4:	697b      	ldr	r3, [r7, #20]
 8004fa6:	2207      	movs	r2, #7
 8004fa8:	4013      	ands	r3, r2
 8004faa:	009b      	lsls	r3, r3, #2
 8004fac:	220f      	movs	r2, #15
 8004fae:	409a      	lsls	r2, r3
 8004fb0:	0013      	movs	r3, r2
 8004fb2:	43da      	mvns	r2, r3
 8004fb4:	693b      	ldr	r3, [r7, #16]
 8004fb6:	4013      	ands	r3, r2
 8004fb8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	691a      	ldr	r2, [r3, #16]
 8004fbe:	697b      	ldr	r3, [r7, #20]
 8004fc0:	2107      	movs	r1, #7
 8004fc2:	400b      	ands	r3, r1
 8004fc4:	009b      	lsls	r3, r3, #2
 8004fc6:	409a      	lsls	r2, r3
 8004fc8:	0013      	movs	r3, r2
 8004fca:	693a      	ldr	r2, [r7, #16]
 8004fcc:	4313      	orrs	r3, r2
 8004fce:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	08da      	lsrs	r2, r3, #3
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	3208      	adds	r2, #8
 8004fd8:	0092      	lsls	r2, r2, #2
 8004fda:	6939      	ldr	r1, [r7, #16]
 8004fdc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8004fe4:	697b      	ldr	r3, [r7, #20]
 8004fe6:	005b      	lsls	r3, r3, #1
 8004fe8:	2203      	movs	r2, #3
 8004fea:	409a      	lsls	r2, r3
 8004fec:	0013      	movs	r3, r2
 8004fee:	43da      	mvns	r2, r3
 8004ff0:	693b      	ldr	r3, [r7, #16]
 8004ff2:	4013      	ands	r3, r2
 8004ff4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	685b      	ldr	r3, [r3, #4]
 8004ffa:	2203      	movs	r2, #3
 8004ffc:	401a      	ands	r2, r3
 8004ffe:	697b      	ldr	r3, [r7, #20]
 8005000:	005b      	lsls	r3, r3, #1
 8005002:	409a      	lsls	r2, r3
 8005004:	0013      	movs	r3, r2
 8005006:	693a      	ldr	r2, [r7, #16]
 8005008:	4313      	orrs	r3, r2
 800500a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	693a      	ldr	r2, [r7, #16]
 8005010:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	685a      	ldr	r2, [r3, #4]
 8005016:	23c0      	movs	r3, #192	; 0xc0
 8005018:	029b      	lsls	r3, r3, #10
 800501a:	4013      	ands	r3, r2
 800501c:	d100      	bne.n	8005020 <HAL_GPIO_Init+0x174>
 800501e:	e09a      	b.n	8005156 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005020:	4b54      	ldr	r3, [pc, #336]	; (8005174 <HAL_GPIO_Init+0x2c8>)
 8005022:	699a      	ldr	r2, [r3, #24]
 8005024:	4b53      	ldr	r3, [pc, #332]	; (8005174 <HAL_GPIO_Init+0x2c8>)
 8005026:	2101      	movs	r1, #1
 8005028:	430a      	orrs	r2, r1
 800502a:	619a      	str	r2, [r3, #24]
 800502c:	4b51      	ldr	r3, [pc, #324]	; (8005174 <HAL_GPIO_Init+0x2c8>)
 800502e:	699b      	ldr	r3, [r3, #24]
 8005030:	2201      	movs	r2, #1
 8005032:	4013      	ands	r3, r2
 8005034:	60bb      	str	r3, [r7, #8]
 8005036:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005038:	4a4f      	ldr	r2, [pc, #316]	; (8005178 <HAL_GPIO_Init+0x2cc>)
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	089b      	lsrs	r3, r3, #2
 800503e:	3302      	adds	r3, #2
 8005040:	009b      	lsls	r3, r3, #2
 8005042:	589b      	ldr	r3, [r3, r2]
 8005044:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005046:	697b      	ldr	r3, [r7, #20]
 8005048:	2203      	movs	r2, #3
 800504a:	4013      	ands	r3, r2
 800504c:	009b      	lsls	r3, r3, #2
 800504e:	220f      	movs	r2, #15
 8005050:	409a      	lsls	r2, r3
 8005052:	0013      	movs	r3, r2
 8005054:	43da      	mvns	r2, r3
 8005056:	693b      	ldr	r3, [r7, #16]
 8005058:	4013      	ands	r3, r2
 800505a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800505c:	687a      	ldr	r2, [r7, #4]
 800505e:	2390      	movs	r3, #144	; 0x90
 8005060:	05db      	lsls	r3, r3, #23
 8005062:	429a      	cmp	r2, r3
 8005064:	d013      	beq.n	800508e <HAL_GPIO_Init+0x1e2>
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	4a44      	ldr	r2, [pc, #272]	; (800517c <HAL_GPIO_Init+0x2d0>)
 800506a:	4293      	cmp	r3, r2
 800506c:	d00d      	beq.n	800508a <HAL_GPIO_Init+0x1de>
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	4a43      	ldr	r2, [pc, #268]	; (8005180 <HAL_GPIO_Init+0x2d4>)
 8005072:	4293      	cmp	r3, r2
 8005074:	d007      	beq.n	8005086 <HAL_GPIO_Init+0x1da>
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	4a42      	ldr	r2, [pc, #264]	; (8005184 <HAL_GPIO_Init+0x2d8>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d101      	bne.n	8005082 <HAL_GPIO_Init+0x1d6>
 800507e:	2303      	movs	r3, #3
 8005080:	e006      	b.n	8005090 <HAL_GPIO_Init+0x1e4>
 8005082:	2305      	movs	r3, #5
 8005084:	e004      	b.n	8005090 <HAL_GPIO_Init+0x1e4>
 8005086:	2302      	movs	r3, #2
 8005088:	e002      	b.n	8005090 <HAL_GPIO_Init+0x1e4>
 800508a:	2301      	movs	r3, #1
 800508c:	e000      	b.n	8005090 <HAL_GPIO_Init+0x1e4>
 800508e:	2300      	movs	r3, #0
 8005090:	697a      	ldr	r2, [r7, #20]
 8005092:	2103      	movs	r1, #3
 8005094:	400a      	ands	r2, r1
 8005096:	0092      	lsls	r2, r2, #2
 8005098:	4093      	lsls	r3, r2
 800509a:	693a      	ldr	r2, [r7, #16]
 800509c:	4313      	orrs	r3, r2
 800509e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80050a0:	4935      	ldr	r1, [pc, #212]	; (8005178 <HAL_GPIO_Init+0x2cc>)
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	089b      	lsrs	r3, r3, #2
 80050a6:	3302      	adds	r3, #2
 80050a8:	009b      	lsls	r3, r3, #2
 80050aa:	693a      	ldr	r2, [r7, #16]
 80050ac:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80050ae:	4b36      	ldr	r3, [pc, #216]	; (8005188 <HAL_GPIO_Init+0x2dc>)
 80050b0:	689b      	ldr	r3, [r3, #8]
 80050b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	43da      	mvns	r2, r3
 80050b8:	693b      	ldr	r3, [r7, #16]
 80050ba:	4013      	ands	r3, r2
 80050bc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	685a      	ldr	r2, [r3, #4]
 80050c2:	2380      	movs	r3, #128	; 0x80
 80050c4:	035b      	lsls	r3, r3, #13
 80050c6:	4013      	ands	r3, r2
 80050c8:	d003      	beq.n	80050d2 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 80050ca:	693a      	ldr	r2, [r7, #16]
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	4313      	orrs	r3, r2
 80050d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80050d2:	4b2d      	ldr	r3, [pc, #180]	; (8005188 <HAL_GPIO_Init+0x2dc>)
 80050d4:	693a      	ldr	r2, [r7, #16]
 80050d6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80050d8:	4b2b      	ldr	r3, [pc, #172]	; (8005188 <HAL_GPIO_Init+0x2dc>)
 80050da:	68db      	ldr	r3, [r3, #12]
 80050dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	43da      	mvns	r2, r3
 80050e2:	693b      	ldr	r3, [r7, #16]
 80050e4:	4013      	ands	r3, r2
 80050e6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	685a      	ldr	r2, [r3, #4]
 80050ec:	2380      	movs	r3, #128	; 0x80
 80050ee:	039b      	lsls	r3, r3, #14
 80050f0:	4013      	ands	r3, r2
 80050f2:	d003      	beq.n	80050fc <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 80050f4:	693a      	ldr	r2, [r7, #16]
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	4313      	orrs	r3, r2
 80050fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80050fc:	4b22      	ldr	r3, [pc, #136]	; (8005188 <HAL_GPIO_Init+0x2dc>)
 80050fe:	693a      	ldr	r2, [r7, #16]
 8005100:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8005102:	4b21      	ldr	r3, [pc, #132]	; (8005188 <HAL_GPIO_Init+0x2dc>)
 8005104:	685b      	ldr	r3, [r3, #4]
 8005106:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	43da      	mvns	r2, r3
 800510c:	693b      	ldr	r3, [r7, #16]
 800510e:	4013      	ands	r3, r2
 8005110:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	685a      	ldr	r2, [r3, #4]
 8005116:	2380      	movs	r3, #128	; 0x80
 8005118:	029b      	lsls	r3, r3, #10
 800511a:	4013      	ands	r3, r2
 800511c:	d003      	beq.n	8005126 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 800511e:	693a      	ldr	r2, [r7, #16]
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	4313      	orrs	r3, r2
 8005124:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8005126:	4b18      	ldr	r3, [pc, #96]	; (8005188 <HAL_GPIO_Init+0x2dc>)
 8005128:	693a      	ldr	r2, [r7, #16]
 800512a:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 800512c:	4b16      	ldr	r3, [pc, #88]	; (8005188 <HAL_GPIO_Init+0x2dc>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	43da      	mvns	r2, r3
 8005136:	693b      	ldr	r3, [r7, #16]
 8005138:	4013      	ands	r3, r2
 800513a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	685a      	ldr	r2, [r3, #4]
 8005140:	2380      	movs	r3, #128	; 0x80
 8005142:	025b      	lsls	r3, r3, #9
 8005144:	4013      	ands	r3, r2
 8005146:	d003      	beq.n	8005150 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8005148:	693a      	ldr	r2, [r7, #16]
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	4313      	orrs	r3, r2
 800514e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8005150:	4b0d      	ldr	r3, [pc, #52]	; (8005188 <HAL_GPIO_Init+0x2dc>)
 8005152:	693a      	ldr	r2, [r7, #16]
 8005154:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8005156:	697b      	ldr	r3, [r7, #20]
 8005158:	3301      	adds	r3, #1
 800515a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	681a      	ldr	r2, [r3, #0]
 8005160:	697b      	ldr	r3, [r7, #20]
 8005162:	40da      	lsrs	r2, r3
 8005164:	1e13      	subs	r3, r2, #0
 8005166:	d000      	beq.n	800516a <HAL_GPIO_Init+0x2be>
 8005168:	e6a8      	b.n	8004ebc <HAL_GPIO_Init+0x10>
  } 
}
 800516a:	46c0      	nop			; (mov r8, r8)
 800516c:	46c0      	nop			; (mov r8, r8)
 800516e:	46bd      	mov	sp, r7
 8005170:	b006      	add	sp, #24
 8005172:	bd80      	pop	{r7, pc}
 8005174:	40021000 	.word	0x40021000
 8005178:	40010000 	.word	0x40010000
 800517c:	48000400 	.word	0x48000400
 8005180:	48000800 	.word	0x48000800
 8005184:	48000c00 	.word	0x48000c00
 8005188:	40010400 	.word	0x40010400

0800518c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b084      	sub	sp, #16
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
 8005194:	000a      	movs	r2, r1
 8005196:	1cbb      	adds	r3, r7, #2
 8005198:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	691b      	ldr	r3, [r3, #16]
 800519e:	1cba      	adds	r2, r7, #2
 80051a0:	8812      	ldrh	r2, [r2, #0]
 80051a2:	4013      	ands	r3, r2
 80051a4:	d004      	beq.n	80051b0 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80051a6:	230f      	movs	r3, #15
 80051a8:	18fb      	adds	r3, r7, r3
 80051aa:	2201      	movs	r2, #1
 80051ac:	701a      	strb	r2, [r3, #0]
 80051ae:	e003      	b.n	80051b8 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80051b0:	230f      	movs	r3, #15
 80051b2:	18fb      	adds	r3, r7, r3
 80051b4:	2200      	movs	r2, #0
 80051b6:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80051b8:	230f      	movs	r3, #15
 80051ba:	18fb      	adds	r3, r7, r3
 80051bc:	781b      	ldrb	r3, [r3, #0]
  }
 80051be:	0018      	movs	r0, r3
 80051c0:	46bd      	mov	sp, r7
 80051c2:	b004      	add	sp, #16
 80051c4:	bd80      	pop	{r7, pc}

080051c6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80051c6:	b580      	push	{r7, lr}
 80051c8:	b082      	sub	sp, #8
 80051ca:	af00      	add	r7, sp, #0
 80051cc:	6078      	str	r0, [r7, #4]
 80051ce:	0008      	movs	r0, r1
 80051d0:	0011      	movs	r1, r2
 80051d2:	1cbb      	adds	r3, r7, #2
 80051d4:	1c02      	adds	r2, r0, #0
 80051d6:	801a      	strh	r2, [r3, #0]
 80051d8:	1c7b      	adds	r3, r7, #1
 80051da:	1c0a      	adds	r2, r1, #0
 80051dc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80051de:	1c7b      	adds	r3, r7, #1
 80051e0:	781b      	ldrb	r3, [r3, #0]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d004      	beq.n	80051f0 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80051e6:	1cbb      	adds	r3, r7, #2
 80051e8:	881a      	ldrh	r2, [r3, #0]
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80051ee:	e003      	b.n	80051f8 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80051f0:	1cbb      	adds	r3, r7, #2
 80051f2:	881a      	ldrh	r2, [r3, #0]
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80051f8:	46c0      	nop			; (mov r8, r8)
 80051fa:	46bd      	mov	sp, r7
 80051fc:	b002      	add	sp, #8
 80051fe:	bd80      	pop	{r7, pc}

08005200 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b088      	sub	sp, #32
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d101      	bne.n	8005212 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800520e:	2301      	movs	r3, #1
 8005210:	e305      	b.n	800581e <HAL_RCC_OscConfig+0x61e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	2201      	movs	r2, #1
 8005218:	4013      	ands	r3, r2
 800521a:	d100      	bne.n	800521e <HAL_RCC_OscConfig+0x1e>
 800521c:	e08d      	b.n	800533a <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800521e:	4bc5      	ldr	r3, [pc, #788]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	220c      	movs	r2, #12
 8005224:	4013      	ands	r3, r2
 8005226:	2b04      	cmp	r3, #4
 8005228:	d00e      	beq.n	8005248 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800522a:	4bc2      	ldr	r3, [pc, #776]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 800522c:	685b      	ldr	r3, [r3, #4]
 800522e:	220c      	movs	r2, #12
 8005230:	4013      	ands	r3, r2
 8005232:	2b08      	cmp	r3, #8
 8005234:	d116      	bne.n	8005264 <HAL_RCC_OscConfig+0x64>
 8005236:	4bbf      	ldr	r3, [pc, #764]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 8005238:	685a      	ldr	r2, [r3, #4]
 800523a:	23c0      	movs	r3, #192	; 0xc0
 800523c:	025b      	lsls	r3, r3, #9
 800523e:	401a      	ands	r2, r3
 8005240:	2380      	movs	r3, #128	; 0x80
 8005242:	025b      	lsls	r3, r3, #9
 8005244:	429a      	cmp	r2, r3
 8005246:	d10d      	bne.n	8005264 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005248:	4bba      	ldr	r3, [pc, #744]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 800524a:	681a      	ldr	r2, [r3, #0]
 800524c:	2380      	movs	r3, #128	; 0x80
 800524e:	029b      	lsls	r3, r3, #10
 8005250:	4013      	ands	r3, r2
 8005252:	d100      	bne.n	8005256 <HAL_RCC_OscConfig+0x56>
 8005254:	e070      	b.n	8005338 <HAL_RCC_OscConfig+0x138>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	685b      	ldr	r3, [r3, #4]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d000      	beq.n	8005260 <HAL_RCC_OscConfig+0x60>
 800525e:	e06b      	b.n	8005338 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8005260:	2301      	movs	r3, #1
 8005262:	e2dc      	b.n	800581e <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	685b      	ldr	r3, [r3, #4]
 8005268:	2b01      	cmp	r3, #1
 800526a:	d107      	bne.n	800527c <HAL_RCC_OscConfig+0x7c>
 800526c:	4bb1      	ldr	r3, [pc, #708]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 800526e:	681a      	ldr	r2, [r3, #0]
 8005270:	4bb0      	ldr	r3, [pc, #704]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 8005272:	2180      	movs	r1, #128	; 0x80
 8005274:	0249      	lsls	r1, r1, #9
 8005276:	430a      	orrs	r2, r1
 8005278:	601a      	str	r2, [r3, #0]
 800527a:	e02f      	b.n	80052dc <HAL_RCC_OscConfig+0xdc>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	685b      	ldr	r3, [r3, #4]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d10c      	bne.n	800529e <HAL_RCC_OscConfig+0x9e>
 8005284:	4bab      	ldr	r3, [pc, #684]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 8005286:	681a      	ldr	r2, [r3, #0]
 8005288:	4baa      	ldr	r3, [pc, #680]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 800528a:	49ab      	ldr	r1, [pc, #684]	; (8005538 <HAL_RCC_OscConfig+0x338>)
 800528c:	400a      	ands	r2, r1
 800528e:	601a      	str	r2, [r3, #0]
 8005290:	4ba8      	ldr	r3, [pc, #672]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 8005292:	681a      	ldr	r2, [r3, #0]
 8005294:	4ba7      	ldr	r3, [pc, #668]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 8005296:	49a9      	ldr	r1, [pc, #676]	; (800553c <HAL_RCC_OscConfig+0x33c>)
 8005298:	400a      	ands	r2, r1
 800529a:	601a      	str	r2, [r3, #0]
 800529c:	e01e      	b.n	80052dc <HAL_RCC_OscConfig+0xdc>
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	685b      	ldr	r3, [r3, #4]
 80052a2:	2b05      	cmp	r3, #5
 80052a4:	d10e      	bne.n	80052c4 <HAL_RCC_OscConfig+0xc4>
 80052a6:	4ba3      	ldr	r3, [pc, #652]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 80052a8:	681a      	ldr	r2, [r3, #0]
 80052aa:	4ba2      	ldr	r3, [pc, #648]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 80052ac:	2180      	movs	r1, #128	; 0x80
 80052ae:	02c9      	lsls	r1, r1, #11
 80052b0:	430a      	orrs	r2, r1
 80052b2:	601a      	str	r2, [r3, #0]
 80052b4:	4b9f      	ldr	r3, [pc, #636]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 80052b6:	681a      	ldr	r2, [r3, #0]
 80052b8:	4b9e      	ldr	r3, [pc, #632]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 80052ba:	2180      	movs	r1, #128	; 0x80
 80052bc:	0249      	lsls	r1, r1, #9
 80052be:	430a      	orrs	r2, r1
 80052c0:	601a      	str	r2, [r3, #0]
 80052c2:	e00b      	b.n	80052dc <HAL_RCC_OscConfig+0xdc>
 80052c4:	4b9b      	ldr	r3, [pc, #620]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 80052c6:	681a      	ldr	r2, [r3, #0]
 80052c8:	4b9a      	ldr	r3, [pc, #616]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 80052ca:	499b      	ldr	r1, [pc, #620]	; (8005538 <HAL_RCC_OscConfig+0x338>)
 80052cc:	400a      	ands	r2, r1
 80052ce:	601a      	str	r2, [r3, #0]
 80052d0:	4b98      	ldr	r3, [pc, #608]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 80052d2:	681a      	ldr	r2, [r3, #0]
 80052d4:	4b97      	ldr	r3, [pc, #604]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 80052d6:	4999      	ldr	r1, [pc, #612]	; (800553c <HAL_RCC_OscConfig+0x33c>)
 80052d8:	400a      	ands	r2, r1
 80052da:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d014      	beq.n	800530e <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052e4:	f7ff f9dc 	bl	80046a0 <HAL_GetTick>
 80052e8:	0003      	movs	r3, r0
 80052ea:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052ec:	e008      	b.n	8005300 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80052ee:	f7ff f9d7 	bl	80046a0 <HAL_GetTick>
 80052f2:	0002      	movs	r2, r0
 80052f4:	69bb      	ldr	r3, [r7, #24]
 80052f6:	1ad3      	subs	r3, r2, r3
 80052f8:	2b64      	cmp	r3, #100	; 0x64
 80052fa:	d901      	bls.n	8005300 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 80052fc:	2303      	movs	r3, #3
 80052fe:	e28e      	b.n	800581e <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005300:	4b8c      	ldr	r3, [pc, #560]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 8005302:	681a      	ldr	r2, [r3, #0]
 8005304:	2380      	movs	r3, #128	; 0x80
 8005306:	029b      	lsls	r3, r3, #10
 8005308:	4013      	ands	r3, r2
 800530a:	d0f0      	beq.n	80052ee <HAL_RCC_OscConfig+0xee>
 800530c:	e015      	b.n	800533a <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800530e:	f7ff f9c7 	bl	80046a0 <HAL_GetTick>
 8005312:	0003      	movs	r3, r0
 8005314:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005316:	e008      	b.n	800532a <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005318:	f7ff f9c2 	bl	80046a0 <HAL_GetTick>
 800531c:	0002      	movs	r2, r0
 800531e:	69bb      	ldr	r3, [r7, #24]
 8005320:	1ad3      	subs	r3, r2, r3
 8005322:	2b64      	cmp	r3, #100	; 0x64
 8005324:	d901      	bls.n	800532a <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8005326:	2303      	movs	r3, #3
 8005328:	e279      	b.n	800581e <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800532a:	4b82      	ldr	r3, [pc, #520]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 800532c:	681a      	ldr	r2, [r3, #0]
 800532e:	2380      	movs	r3, #128	; 0x80
 8005330:	029b      	lsls	r3, r3, #10
 8005332:	4013      	ands	r3, r2
 8005334:	d1f0      	bne.n	8005318 <HAL_RCC_OscConfig+0x118>
 8005336:	e000      	b.n	800533a <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005338:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	2202      	movs	r2, #2
 8005340:	4013      	ands	r3, r2
 8005342:	d100      	bne.n	8005346 <HAL_RCC_OscConfig+0x146>
 8005344:	e06c      	b.n	8005420 <HAL_RCC_OscConfig+0x220>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8005346:	4b7b      	ldr	r3, [pc, #492]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	220c      	movs	r2, #12
 800534c:	4013      	ands	r3, r2
 800534e:	d00e      	beq.n	800536e <HAL_RCC_OscConfig+0x16e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005350:	4b78      	ldr	r3, [pc, #480]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	220c      	movs	r2, #12
 8005356:	4013      	ands	r3, r2
 8005358:	2b08      	cmp	r3, #8
 800535a:	d11f      	bne.n	800539c <HAL_RCC_OscConfig+0x19c>
 800535c:	4b75      	ldr	r3, [pc, #468]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 800535e:	685a      	ldr	r2, [r3, #4]
 8005360:	23c0      	movs	r3, #192	; 0xc0
 8005362:	025b      	lsls	r3, r3, #9
 8005364:	401a      	ands	r2, r3
 8005366:	2380      	movs	r3, #128	; 0x80
 8005368:	021b      	lsls	r3, r3, #8
 800536a:	429a      	cmp	r2, r3
 800536c:	d116      	bne.n	800539c <HAL_RCC_OscConfig+0x19c>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800536e:	4b71      	ldr	r3, [pc, #452]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	2202      	movs	r2, #2
 8005374:	4013      	ands	r3, r2
 8005376:	d005      	beq.n	8005384 <HAL_RCC_OscConfig+0x184>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	68db      	ldr	r3, [r3, #12]
 800537c:	2b01      	cmp	r3, #1
 800537e:	d001      	beq.n	8005384 <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
 8005380:	2301      	movs	r3, #1
 8005382:	e24c      	b.n	800581e <HAL_RCC_OscConfig+0x61e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005384:	4b6b      	ldr	r3, [pc, #428]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	22f8      	movs	r2, #248	; 0xf8
 800538a:	4393      	bics	r3, r2
 800538c:	0019      	movs	r1, r3
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	691b      	ldr	r3, [r3, #16]
 8005392:	00da      	lsls	r2, r3, #3
 8005394:	4b67      	ldr	r3, [pc, #412]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 8005396:	430a      	orrs	r2, r1
 8005398:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800539a:	e041      	b.n	8005420 <HAL_RCC_OscConfig+0x220>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	68db      	ldr	r3, [r3, #12]
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d024      	beq.n	80053ee <HAL_RCC_OscConfig+0x1ee>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80053a4:	4b63      	ldr	r3, [pc, #396]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 80053a6:	681a      	ldr	r2, [r3, #0]
 80053a8:	4b62      	ldr	r3, [pc, #392]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 80053aa:	2101      	movs	r1, #1
 80053ac:	430a      	orrs	r2, r1
 80053ae:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053b0:	f7ff f976 	bl	80046a0 <HAL_GetTick>
 80053b4:	0003      	movs	r3, r0
 80053b6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053b8:	e008      	b.n	80053cc <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80053ba:	f7ff f971 	bl	80046a0 <HAL_GetTick>
 80053be:	0002      	movs	r2, r0
 80053c0:	69bb      	ldr	r3, [r7, #24]
 80053c2:	1ad3      	subs	r3, r2, r3
 80053c4:	2b02      	cmp	r3, #2
 80053c6:	d901      	bls.n	80053cc <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80053c8:	2303      	movs	r3, #3
 80053ca:	e228      	b.n	800581e <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053cc:	4b59      	ldr	r3, [pc, #356]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	2202      	movs	r2, #2
 80053d2:	4013      	ands	r3, r2
 80053d4:	d0f1      	beq.n	80053ba <HAL_RCC_OscConfig+0x1ba>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053d6:	4b57      	ldr	r3, [pc, #348]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	22f8      	movs	r2, #248	; 0xf8
 80053dc:	4393      	bics	r3, r2
 80053de:	0019      	movs	r1, r3
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	691b      	ldr	r3, [r3, #16]
 80053e4:	00da      	lsls	r2, r3, #3
 80053e6:	4b53      	ldr	r3, [pc, #332]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 80053e8:	430a      	orrs	r2, r1
 80053ea:	601a      	str	r2, [r3, #0]
 80053ec:	e018      	b.n	8005420 <HAL_RCC_OscConfig+0x220>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80053ee:	4b51      	ldr	r3, [pc, #324]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 80053f0:	681a      	ldr	r2, [r3, #0]
 80053f2:	4b50      	ldr	r3, [pc, #320]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 80053f4:	2101      	movs	r1, #1
 80053f6:	438a      	bics	r2, r1
 80053f8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053fa:	f7ff f951 	bl	80046a0 <HAL_GetTick>
 80053fe:	0003      	movs	r3, r0
 8005400:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005402:	e008      	b.n	8005416 <HAL_RCC_OscConfig+0x216>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005404:	f7ff f94c 	bl	80046a0 <HAL_GetTick>
 8005408:	0002      	movs	r2, r0
 800540a:	69bb      	ldr	r3, [r7, #24]
 800540c:	1ad3      	subs	r3, r2, r3
 800540e:	2b02      	cmp	r3, #2
 8005410:	d901      	bls.n	8005416 <HAL_RCC_OscConfig+0x216>
          {
            return HAL_TIMEOUT;
 8005412:	2303      	movs	r3, #3
 8005414:	e203      	b.n	800581e <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005416:	4b47      	ldr	r3, [pc, #284]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	2202      	movs	r2, #2
 800541c:	4013      	ands	r3, r2
 800541e:	d1f1      	bne.n	8005404 <HAL_RCC_OscConfig+0x204>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	2208      	movs	r2, #8
 8005426:	4013      	ands	r3, r2
 8005428:	d036      	beq.n	8005498 <HAL_RCC_OscConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	69db      	ldr	r3, [r3, #28]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d019      	beq.n	8005466 <HAL_RCC_OscConfig+0x266>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005432:	4b40      	ldr	r3, [pc, #256]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 8005434:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005436:	4b3f      	ldr	r3, [pc, #252]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 8005438:	2101      	movs	r1, #1
 800543a:	430a      	orrs	r2, r1
 800543c:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800543e:	f7ff f92f 	bl	80046a0 <HAL_GetTick>
 8005442:	0003      	movs	r3, r0
 8005444:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005446:	e008      	b.n	800545a <HAL_RCC_OscConfig+0x25a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005448:	f7ff f92a 	bl	80046a0 <HAL_GetTick>
 800544c:	0002      	movs	r2, r0
 800544e:	69bb      	ldr	r3, [r7, #24]
 8005450:	1ad3      	subs	r3, r2, r3
 8005452:	2b02      	cmp	r3, #2
 8005454:	d901      	bls.n	800545a <HAL_RCC_OscConfig+0x25a>
        {
          return HAL_TIMEOUT;
 8005456:	2303      	movs	r3, #3
 8005458:	e1e1      	b.n	800581e <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800545a:	4b36      	ldr	r3, [pc, #216]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 800545c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800545e:	2202      	movs	r2, #2
 8005460:	4013      	ands	r3, r2
 8005462:	d0f1      	beq.n	8005448 <HAL_RCC_OscConfig+0x248>
 8005464:	e018      	b.n	8005498 <HAL_RCC_OscConfig+0x298>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005466:	4b33      	ldr	r3, [pc, #204]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 8005468:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800546a:	4b32      	ldr	r3, [pc, #200]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 800546c:	2101      	movs	r1, #1
 800546e:	438a      	bics	r2, r1
 8005470:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005472:	f7ff f915 	bl	80046a0 <HAL_GetTick>
 8005476:	0003      	movs	r3, r0
 8005478:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800547a:	e008      	b.n	800548e <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800547c:	f7ff f910 	bl	80046a0 <HAL_GetTick>
 8005480:	0002      	movs	r2, r0
 8005482:	69bb      	ldr	r3, [r7, #24]
 8005484:	1ad3      	subs	r3, r2, r3
 8005486:	2b02      	cmp	r3, #2
 8005488:	d901      	bls.n	800548e <HAL_RCC_OscConfig+0x28e>
        {
          return HAL_TIMEOUT;
 800548a:	2303      	movs	r3, #3
 800548c:	e1c7      	b.n	800581e <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800548e:	4b29      	ldr	r3, [pc, #164]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 8005490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005492:	2202      	movs	r2, #2
 8005494:	4013      	ands	r3, r2
 8005496:	d1f1      	bne.n	800547c <HAL_RCC_OscConfig+0x27c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	2204      	movs	r2, #4
 800549e:	4013      	ands	r3, r2
 80054a0:	d100      	bne.n	80054a4 <HAL_RCC_OscConfig+0x2a4>
 80054a2:	e0b5      	b.n	8005610 <HAL_RCC_OscConfig+0x410>
  {
    FlagStatus       pwrclkchanged = RESET;
 80054a4:	201f      	movs	r0, #31
 80054a6:	183b      	adds	r3, r7, r0
 80054a8:	2200      	movs	r2, #0
 80054aa:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80054ac:	4b21      	ldr	r3, [pc, #132]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 80054ae:	69da      	ldr	r2, [r3, #28]
 80054b0:	2380      	movs	r3, #128	; 0x80
 80054b2:	055b      	lsls	r3, r3, #21
 80054b4:	4013      	ands	r3, r2
 80054b6:	d110      	bne.n	80054da <HAL_RCC_OscConfig+0x2da>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80054b8:	4b1e      	ldr	r3, [pc, #120]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 80054ba:	69da      	ldr	r2, [r3, #28]
 80054bc:	4b1d      	ldr	r3, [pc, #116]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 80054be:	2180      	movs	r1, #128	; 0x80
 80054c0:	0549      	lsls	r1, r1, #21
 80054c2:	430a      	orrs	r2, r1
 80054c4:	61da      	str	r2, [r3, #28]
 80054c6:	4b1b      	ldr	r3, [pc, #108]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 80054c8:	69da      	ldr	r2, [r3, #28]
 80054ca:	2380      	movs	r3, #128	; 0x80
 80054cc:	055b      	lsls	r3, r3, #21
 80054ce:	4013      	ands	r3, r2
 80054d0:	60fb      	str	r3, [r7, #12]
 80054d2:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80054d4:	183b      	adds	r3, r7, r0
 80054d6:	2201      	movs	r2, #1
 80054d8:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054da:	4b19      	ldr	r3, [pc, #100]	; (8005540 <HAL_RCC_OscConfig+0x340>)
 80054dc:	681a      	ldr	r2, [r3, #0]
 80054de:	2380      	movs	r3, #128	; 0x80
 80054e0:	005b      	lsls	r3, r3, #1
 80054e2:	4013      	ands	r3, r2
 80054e4:	d11a      	bne.n	800551c <HAL_RCC_OscConfig+0x31c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80054e6:	4b16      	ldr	r3, [pc, #88]	; (8005540 <HAL_RCC_OscConfig+0x340>)
 80054e8:	681a      	ldr	r2, [r3, #0]
 80054ea:	4b15      	ldr	r3, [pc, #84]	; (8005540 <HAL_RCC_OscConfig+0x340>)
 80054ec:	2180      	movs	r1, #128	; 0x80
 80054ee:	0049      	lsls	r1, r1, #1
 80054f0:	430a      	orrs	r2, r1
 80054f2:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80054f4:	f7ff f8d4 	bl	80046a0 <HAL_GetTick>
 80054f8:	0003      	movs	r3, r0
 80054fa:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054fc:	e008      	b.n	8005510 <HAL_RCC_OscConfig+0x310>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80054fe:	f7ff f8cf 	bl	80046a0 <HAL_GetTick>
 8005502:	0002      	movs	r2, r0
 8005504:	69bb      	ldr	r3, [r7, #24]
 8005506:	1ad3      	subs	r3, r2, r3
 8005508:	2b64      	cmp	r3, #100	; 0x64
 800550a:	d901      	bls.n	8005510 <HAL_RCC_OscConfig+0x310>
        {
          return HAL_TIMEOUT;
 800550c:	2303      	movs	r3, #3
 800550e:	e186      	b.n	800581e <HAL_RCC_OscConfig+0x61e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005510:	4b0b      	ldr	r3, [pc, #44]	; (8005540 <HAL_RCC_OscConfig+0x340>)
 8005512:	681a      	ldr	r2, [r3, #0]
 8005514:	2380      	movs	r3, #128	; 0x80
 8005516:	005b      	lsls	r3, r3, #1
 8005518:	4013      	ands	r3, r2
 800551a:	d0f0      	beq.n	80054fe <HAL_RCC_OscConfig+0x2fe>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	689b      	ldr	r3, [r3, #8]
 8005520:	2b01      	cmp	r3, #1
 8005522:	d10f      	bne.n	8005544 <HAL_RCC_OscConfig+0x344>
 8005524:	4b03      	ldr	r3, [pc, #12]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 8005526:	6a1a      	ldr	r2, [r3, #32]
 8005528:	4b02      	ldr	r3, [pc, #8]	; (8005534 <HAL_RCC_OscConfig+0x334>)
 800552a:	2101      	movs	r1, #1
 800552c:	430a      	orrs	r2, r1
 800552e:	621a      	str	r2, [r3, #32]
 8005530:	e036      	b.n	80055a0 <HAL_RCC_OscConfig+0x3a0>
 8005532:	46c0      	nop			; (mov r8, r8)
 8005534:	40021000 	.word	0x40021000
 8005538:	fffeffff 	.word	0xfffeffff
 800553c:	fffbffff 	.word	0xfffbffff
 8005540:	40007000 	.word	0x40007000
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	689b      	ldr	r3, [r3, #8]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d10c      	bne.n	8005566 <HAL_RCC_OscConfig+0x366>
 800554c:	4bb6      	ldr	r3, [pc, #728]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 800554e:	6a1a      	ldr	r2, [r3, #32]
 8005550:	4bb5      	ldr	r3, [pc, #724]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 8005552:	2101      	movs	r1, #1
 8005554:	438a      	bics	r2, r1
 8005556:	621a      	str	r2, [r3, #32]
 8005558:	4bb3      	ldr	r3, [pc, #716]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 800555a:	6a1a      	ldr	r2, [r3, #32]
 800555c:	4bb2      	ldr	r3, [pc, #712]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 800555e:	2104      	movs	r1, #4
 8005560:	438a      	bics	r2, r1
 8005562:	621a      	str	r2, [r3, #32]
 8005564:	e01c      	b.n	80055a0 <HAL_RCC_OscConfig+0x3a0>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	689b      	ldr	r3, [r3, #8]
 800556a:	2b05      	cmp	r3, #5
 800556c:	d10c      	bne.n	8005588 <HAL_RCC_OscConfig+0x388>
 800556e:	4bae      	ldr	r3, [pc, #696]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 8005570:	6a1a      	ldr	r2, [r3, #32]
 8005572:	4bad      	ldr	r3, [pc, #692]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 8005574:	2104      	movs	r1, #4
 8005576:	430a      	orrs	r2, r1
 8005578:	621a      	str	r2, [r3, #32]
 800557a:	4bab      	ldr	r3, [pc, #684]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 800557c:	6a1a      	ldr	r2, [r3, #32]
 800557e:	4baa      	ldr	r3, [pc, #680]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 8005580:	2101      	movs	r1, #1
 8005582:	430a      	orrs	r2, r1
 8005584:	621a      	str	r2, [r3, #32]
 8005586:	e00b      	b.n	80055a0 <HAL_RCC_OscConfig+0x3a0>
 8005588:	4ba7      	ldr	r3, [pc, #668]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 800558a:	6a1a      	ldr	r2, [r3, #32]
 800558c:	4ba6      	ldr	r3, [pc, #664]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 800558e:	2101      	movs	r1, #1
 8005590:	438a      	bics	r2, r1
 8005592:	621a      	str	r2, [r3, #32]
 8005594:	4ba4      	ldr	r3, [pc, #656]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 8005596:	6a1a      	ldr	r2, [r3, #32]
 8005598:	4ba3      	ldr	r3, [pc, #652]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 800559a:	2104      	movs	r1, #4
 800559c:	438a      	bics	r2, r1
 800559e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	689b      	ldr	r3, [r3, #8]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d014      	beq.n	80055d2 <HAL_RCC_OscConfig+0x3d2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80055a8:	f7ff f87a 	bl	80046a0 <HAL_GetTick>
 80055ac:	0003      	movs	r3, r0
 80055ae:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055b0:	e009      	b.n	80055c6 <HAL_RCC_OscConfig+0x3c6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80055b2:	f7ff f875 	bl	80046a0 <HAL_GetTick>
 80055b6:	0002      	movs	r2, r0
 80055b8:	69bb      	ldr	r3, [r7, #24]
 80055ba:	1ad3      	subs	r3, r2, r3
 80055bc:	4a9b      	ldr	r2, [pc, #620]	; (800582c <HAL_RCC_OscConfig+0x62c>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d901      	bls.n	80055c6 <HAL_RCC_OscConfig+0x3c6>
        {
          return HAL_TIMEOUT;
 80055c2:	2303      	movs	r3, #3
 80055c4:	e12b      	b.n	800581e <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055c6:	4b98      	ldr	r3, [pc, #608]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 80055c8:	6a1b      	ldr	r3, [r3, #32]
 80055ca:	2202      	movs	r2, #2
 80055cc:	4013      	ands	r3, r2
 80055ce:	d0f0      	beq.n	80055b2 <HAL_RCC_OscConfig+0x3b2>
 80055d0:	e013      	b.n	80055fa <HAL_RCC_OscConfig+0x3fa>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80055d2:	f7ff f865 	bl	80046a0 <HAL_GetTick>
 80055d6:	0003      	movs	r3, r0
 80055d8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80055da:	e009      	b.n	80055f0 <HAL_RCC_OscConfig+0x3f0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80055dc:	f7ff f860 	bl	80046a0 <HAL_GetTick>
 80055e0:	0002      	movs	r2, r0
 80055e2:	69bb      	ldr	r3, [r7, #24]
 80055e4:	1ad3      	subs	r3, r2, r3
 80055e6:	4a91      	ldr	r2, [pc, #580]	; (800582c <HAL_RCC_OscConfig+0x62c>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d901      	bls.n	80055f0 <HAL_RCC_OscConfig+0x3f0>
        {
          return HAL_TIMEOUT;
 80055ec:	2303      	movs	r3, #3
 80055ee:	e116      	b.n	800581e <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80055f0:	4b8d      	ldr	r3, [pc, #564]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 80055f2:	6a1b      	ldr	r3, [r3, #32]
 80055f4:	2202      	movs	r2, #2
 80055f6:	4013      	ands	r3, r2
 80055f8:	d1f0      	bne.n	80055dc <HAL_RCC_OscConfig+0x3dc>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80055fa:	231f      	movs	r3, #31
 80055fc:	18fb      	adds	r3, r7, r3
 80055fe:	781b      	ldrb	r3, [r3, #0]
 8005600:	2b01      	cmp	r3, #1
 8005602:	d105      	bne.n	8005610 <HAL_RCC_OscConfig+0x410>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005604:	4b88      	ldr	r3, [pc, #544]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 8005606:	69da      	ldr	r2, [r3, #28]
 8005608:	4b87      	ldr	r3, [pc, #540]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 800560a:	4989      	ldr	r1, [pc, #548]	; (8005830 <HAL_RCC_OscConfig+0x630>)
 800560c:	400a      	ands	r2, r1
 800560e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	2210      	movs	r2, #16
 8005616:	4013      	ands	r3, r2
 8005618:	d063      	beq.n	80056e2 <HAL_RCC_OscConfig+0x4e2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	695b      	ldr	r3, [r3, #20]
 800561e:	2b01      	cmp	r3, #1
 8005620:	d12a      	bne.n	8005678 <HAL_RCC_OscConfig+0x478>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8005622:	4b81      	ldr	r3, [pc, #516]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 8005624:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005626:	4b80      	ldr	r3, [pc, #512]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 8005628:	2104      	movs	r1, #4
 800562a:	430a      	orrs	r2, r1
 800562c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800562e:	4b7e      	ldr	r3, [pc, #504]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 8005630:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005632:	4b7d      	ldr	r3, [pc, #500]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 8005634:	2101      	movs	r1, #1
 8005636:	430a      	orrs	r2, r1
 8005638:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800563a:	f7ff f831 	bl	80046a0 <HAL_GetTick>
 800563e:	0003      	movs	r3, r0
 8005640:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8005642:	e008      	b.n	8005656 <HAL_RCC_OscConfig+0x456>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8005644:	f7ff f82c 	bl	80046a0 <HAL_GetTick>
 8005648:	0002      	movs	r2, r0
 800564a:	69bb      	ldr	r3, [r7, #24]
 800564c:	1ad3      	subs	r3, r2, r3
 800564e:	2b02      	cmp	r3, #2
 8005650:	d901      	bls.n	8005656 <HAL_RCC_OscConfig+0x456>
        {
          return HAL_TIMEOUT;
 8005652:	2303      	movs	r3, #3
 8005654:	e0e3      	b.n	800581e <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8005656:	4b74      	ldr	r3, [pc, #464]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 8005658:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800565a:	2202      	movs	r2, #2
 800565c:	4013      	ands	r3, r2
 800565e:	d0f1      	beq.n	8005644 <HAL_RCC_OscConfig+0x444>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8005660:	4b71      	ldr	r3, [pc, #452]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 8005662:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005664:	22f8      	movs	r2, #248	; 0xf8
 8005666:	4393      	bics	r3, r2
 8005668:	0019      	movs	r1, r3
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	699b      	ldr	r3, [r3, #24]
 800566e:	00da      	lsls	r2, r3, #3
 8005670:	4b6d      	ldr	r3, [pc, #436]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 8005672:	430a      	orrs	r2, r1
 8005674:	635a      	str	r2, [r3, #52]	; 0x34
 8005676:	e034      	b.n	80056e2 <HAL_RCC_OscConfig+0x4e2>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	695b      	ldr	r3, [r3, #20]
 800567c:	3305      	adds	r3, #5
 800567e:	d111      	bne.n	80056a4 <HAL_RCC_OscConfig+0x4a4>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8005680:	4b69      	ldr	r3, [pc, #420]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 8005682:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005684:	4b68      	ldr	r3, [pc, #416]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 8005686:	2104      	movs	r1, #4
 8005688:	438a      	bics	r2, r1
 800568a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800568c:	4b66      	ldr	r3, [pc, #408]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 800568e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005690:	22f8      	movs	r2, #248	; 0xf8
 8005692:	4393      	bics	r3, r2
 8005694:	0019      	movs	r1, r3
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	699b      	ldr	r3, [r3, #24]
 800569a:	00da      	lsls	r2, r3, #3
 800569c:	4b62      	ldr	r3, [pc, #392]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 800569e:	430a      	orrs	r2, r1
 80056a0:	635a      	str	r2, [r3, #52]	; 0x34
 80056a2:	e01e      	b.n	80056e2 <HAL_RCC_OscConfig+0x4e2>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80056a4:	4b60      	ldr	r3, [pc, #384]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 80056a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80056a8:	4b5f      	ldr	r3, [pc, #380]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 80056aa:	2104      	movs	r1, #4
 80056ac:	430a      	orrs	r2, r1
 80056ae:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80056b0:	4b5d      	ldr	r3, [pc, #372]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 80056b2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80056b4:	4b5c      	ldr	r3, [pc, #368]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 80056b6:	2101      	movs	r1, #1
 80056b8:	438a      	bics	r2, r1
 80056ba:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80056bc:	f7fe fff0 	bl	80046a0 <HAL_GetTick>
 80056c0:	0003      	movs	r3, r0
 80056c2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80056c4:	e008      	b.n	80056d8 <HAL_RCC_OscConfig+0x4d8>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80056c6:	f7fe ffeb 	bl	80046a0 <HAL_GetTick>
 80056ca:	0002      	movs	r2, r0
 80056cc:	69bb      	ldr	r3, [r7, #24]
 80056ce:	1ad3      	subs	r3, r2, r3
 80056d0:	2b02      	cmp	r3, #2
 80056d2:	d901      	bls.n	80056d8 <HAL_RCC_OscConfig+0x4d8>
        {
          return HAL_TIMEOUT;
 80056d4:	2303      	movs	r3, #3
 80056d6:	e0a2      	b.n	800581e <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80056d8:	4b53      	ldr	r3, [pc, #332]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 80056da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056dc:	2202      	movs	r2, #2
 80056de:	4013      	ands	r3, r2
 80056e0:	d1f1      	bne.n	80056c6 <HAL_RCC_OscConfig+0x4c6>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6a1b      	ldr	r3, [r3, #32]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d100      	bne.n	80056ec <HAL_RCC_OscConfig+0x4ec>
 80056ea:	e097      	b.n	800581c <HAL_RCC_OscConfig+0x61c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80056ec:	4b4e      	ldr	r3, [pc, #312]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 80056ee:	685b      	ldr	r3, [r3, #4]
 80056f0:	220c      	movs	r2, #12
 80056f2:	4013      	ands	r3, r2
 80056f4:	2b08      	cmp	r3, #8
 80056f6:	d100      	bne.n	80056fa <HAL_RCC_OscConfig+0x4fa>
 80056f8:	e06b      	b.n	80057d2 <HAL_RCC_OscConfig+0x5d2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6a1b      	ldr	r3, [r3, #32]
 80056fe:	2b02      	cmp	r3, #2
 8005700:	d14c      	bne.n	800579c <HAL_RCC_OscConfig+0x59c>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005702:	4b49      	ldr	r3, [pc, #292]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 8005704:	681a      	ldr	r2, [r3, #0]
 8005706:	4b48      	ldr	r3, [pc, #288]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 8005708:	494a      	ldr	r1, [pc, #296]	; (8005834 <HAL_RCC_OscConfig+0x634>)
 800570a:	400a      	ands	r2, r1
 800570c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800570e:	f7fe ffc7 	bl	80046a0 <HAL_GetTick>
 8005712:	0003      	movs	r3, r0
 8005714:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005716:	e008      	b.n	800572a <HAL_RCC_OscConfig+0x52a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005718:	f7fe ffc2 	bl	80046a0 <HAL_GetTick>
 800571c:	0002      	movs	r2, r0
 800571e:	69bb      	ldr	r3, [r7, #24]
 8005720:	1ad3      	subs	r3, r2, r3
 8005722:	2b02      	cmp	r3, #2
 8005724:	d901      	bls.n	800572a <HAL_RCC_OscConfig+0x52a>
          {
            return HAL_TIMEOUT;
 8005726:	2303      	movs	r3, #3
 8005728:	e079      	b.n	800581e <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800572a:	4b3f      	ldr	r3, [pc, #252]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 800572c:	681a      	ldr	r2, [r3, #0]
 800572e:	2380      	movs	r3, #128	; 0x80
 8005730:	049b      	lsls	r3, r3, #18
 8005732:	4013      	ands	r3, r2
 8005734:	d1f0      	bne.n	8005718 <HAL_RCC_OscConfig+0x518>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005736:	4b3c      	ldr	r3, [pc, #240]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 8005738:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800573a:	220f      	movs	r2, #15
 800573c:	4393      	bics	r3, r2
 800573e:	0019      	movs	r1, r3
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005744:	4b38      	ldr	r3, [pc, #224]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 8005746:	430a      	orrs	r2, r1
 8005748:	62da      	str	r2, [r3, #44]	; 0x2c
 800574a:	4b37      	ldr	r3, [pc, #220]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	4a3a      	ldr	r2, [pc, #232]	; (8005838 <HAL_RCC_OscConfig+0x638>)
 8005750:	4013      	ands	r3, r2
 8005752:	0019      	movs	r1, r3
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800575c:	431a      	orrs	r2, r3
 800575e:	4b32      	ldr	r3, [pc, #200]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 8005760:	430a      	orrs	r2, r1
 8005762:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005764:	4b30      	ldr	r3, [pc, #192]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 8005766:	681a      	ldr	r2, [r3, #0]
 8005768:	4b2f      	ldr	r3, [pc, #188]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 800576a:	2180      	movs	r1, #128	; 0x80
 800576c:	0449      	lsls	r1, r1, #17
 800576e:	430a      	orrs	r2, r1
 8005770:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005772:	f7fe ff95 	bl	80046a0 <HAL_GetTick>
 8005776:	0003      	movs	r3, r0
 8005778:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800577a:	e008      	b.n	800578e <HAL_RCC_OscConfig+0x58e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800577c:	f7fe ff90 	bl	80046a0 <HAL_GetTick>
 8005780:	0002      	movs	r2, r0
 8005782:	69bb      	ldr	r3, [r7, #24]
 8005784:	1ad3      	subs	r3, r2, r3
 8005786:	2b02      	cmp	r3, #2
 8005788:	d901      	bls.n	800578e <HAL_RCC_OscConfig+0x58e>
          {
            return HAL_TIMEOUT;
 800578a:	2303      	movs	r3, #3
 800578c:	e047      	b.n	800581e <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800578e:	4b26      	ldr	r3, [pc, #152]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 8005790:	681a      	ldr	r2, [r3, #0]
 8005792:	2380      	movs	r3, #128	; 0x80
 8005794:	049b      	lsls	r3, r3, #18
 8005796:	4013      	ands	r3, r2
 8005798:	d0f0      	beq.n	800577c <HAL_RCC_OscConfig+0x57c>
 800579a:	e03f      	b.n	800581c <HAL_RCC_OscConfig+0x61c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800579c:	4b22      	ldr	r3, [pc, #136]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 800579e:	681a      	ldr	r2, [r3, #0]
 80057a0:	4b21      	ldr	r3, [pc, #132]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 80057a2:	4924      	ldr	r1, [pc, #144]	; (8005834 <HAL_RCC_OscConfig+0x634>)
 80057a4:	400a      	ands	r2, r1
 80057a6:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057a8:	f7fe ff7a 	bl	80046a0 <HAL_GetTick>
 80057ac:	0003      	movs	r3, r0
 80057ae:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80057b0:	e008      	b.n	80057c4 <HAL_RCC_OscConfig+0x5c4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80057b2:	f7fe ff75 	bl	80046a0 <HAL_GetTick>
 80057b6:	0002      	movs	r2, r0
 80057b8:	69bb      	ldr	r3, [r7, #24]
 80057ba:	1ad3      	subs	r3, r2, r3
 80057bc:	2b02      	cmp	r3, #2
 80057be:	d901      	bls.n	80057c4 <HAL_RCC_OscConfig+0x5c4>
          {
            return HAL_TIMEOUT;
 80057c0:	2303      	movs	r3, #3
 80057c2:	e02c      	b.n	800581e <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80057c4:	4b18      	ldr	r3, [pc, #96]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 80057c6:	681a      	ldr	r2, [r3, #0]
 80057c8:	2380      	movs	r3, #128	; 0x80
 80057ca:	049b      	lsls	r3, r3, #18
 80057cc:	4013      	ands	r3, r2
 80057ce:	d1f0      	bne.n	80057b2 <HAL_RCC_OscConfig+0x5b2>
 80057d0:	e024      	b.n	800581c <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6a1b      	ldr	r3, [r3, #32]
 80057d6:	2b01      	cmp	r3, #1
 80057d8:	d101      	bne.n	80057de <HAL_RCC_OscConfig+0x5de>
      {
        return HAL_ERROR;
 80057da:	2301      	movs	r3, #1
 80057dc:	e01f      	b.n	800581e <HAL_RCC_OscConfig+0x61e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80057de:	4b12      	ldr	r3, [pc, #72]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 80057e0:	685b      	ldr	r3, [r3, #4]
 80057e2:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80057e4:	4b10      	ldr	r3, [pc, #64]	; (8005828 <HAL_RCC_OscConfig+0x628>)
 80057e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057e8:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80057ea:	697a      	ldr	r2, [r7, #20]
 80057ec:	23c0      	movs	r3, #192	; 0xc0
 80057ee:	025b      	lsls	r3, r3, #9
 80057f0:	401a      	ands	r2, r3
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057f6:	429a      	cmp	r2, r3
 80057f8:	d10e      	bne.n	8005818 <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80057fa:	693b      	ldr	r3, [r7, #16]
 80057fc:	220f      	movs	r2, #15
 80057fe:	401a      	ands	r2, r3
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005804:	429a      	cmp	r2, r3
 8005806:	d107      	bne.n	8005818 <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8005808:	697a      	ldr	r2, [r7, #20]
 800580a:	23f0      	movs	r3, #240	; 0xf0
 800580c:	039b      	lsls	r3, r3, #14
 800580e:	401a      	ands	r2, r3
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8005814:	429a      	cmp	r2, r3
 8005816:	d001      	beq.n	800581c <HAL_RCC_OscConfig+0x61c>
        {
          return HAL_ERROR;
 8005818:	2301      	movs	r3, #1
 800581a:	e000      	b.n	800581e <HAL_RCC_OscConfig+0x61e>
        }
      }
    }
  }

  return HAL_OK;
 800581c:	2300      	movs	r3, #0
}
 800581e:	0018      	movs	r0, r3
 8005820:	46bd      	mov	sp, r7
 8005822:	b008      	add	sp, #32
 8005824:	bd80      	pop	{r7, pc}
 8005826:	46c0      	nop			; (mov r8, r8)
 8005828:	40021000 	.word	0x40021000
 800582c:	00001388 	.word	0x00001388
 8005830:	efffffff 	.word	0xefffffff
 8005834:	feffffff 	.word	0xfeffffff
 8005838:	ffc27fff 	.word	0xffc27fff

0800583c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b084      	sub	sp, #16
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
 8005844:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d101      	bne.n	8005850 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800584c:	2301      	movs	r3, #1
 800584e:	e0b3      	b.n	80059b8 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005850:	4b5b      	ldr	r3, [pc, #364]	; (80059c0 <HAL_RCC_ClockConfig+0x184>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	2201      	movs	r2, #1
 8005856:	4013      	ands	r3, r2
 8005858:	683a      	ldr	r2, [r7, #0]
 800585a:	429a      	cmp	r2, r3
 800585c:	d911      	bls.n	8005882 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800585e:	4b58      	ldr	r3, [pc, #352]	; (80059c0 <HAL_RCC_ClockConfig+0x184>)
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	2201      	movs	r2, #1
 8005864:	4393      	bics	r3, r2
 8005866:	0019      	movs	r1, r3
 8005868:	4b55      	ldr	r3, [pc, #340]	; (80059c0 <HAL_RCC_ClockConfig+0x184>)
 800586a:	683a      	ldr	r2, [r7, #0]
 800586c:	430a      	orrs	r2, r1
 800586e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005870:	4b53      	ldr	r3, [pc, #332]	; (80059c0 <HAL_RCC_ClockConfig+0x184>)
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	2201      	movs	r2, #1
 8005876:	4013      	ands	r3, r2
 8005878:	683a      	ldr	r2, [r7, #0]
 800587a:	429a      	cmp	r2, r3
 800587c:	d001      	beq.n	8005882 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800587e:	2301      	movs	r3, #1
 8005880:	e09a      	b.n	80059b8 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	2202      	movs	r2, #2
 8005888:	4013      	ands	r3, r2
 800588a:	d015      	beq.n	80058b8 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	2204      	movs	r2, #4
 8005892:	4013      	ands	r3, r2
 8005894:	d006      	beq.n	80058a4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005896:	4b4b      	ldr	r3, [pc, #300]	; (80059c4 <HAL_RCC_ClockConfig+0x188>)
 8005898:	685a      	ldr	r2, [r3, #4]
 800589a:	4b4a      	ldr	r3, [pc, #296]	; (80059c4 <HAL_RCC_ClockConfig+0x188>)
 800589c:	21e0      	movs	r1, #224	; 0xe0
 800589e:	00c9      	lsls	r1, r1, #3
 80058a0:	430a      	orrs	r2, r1
 80058a2:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80058a4:	4b47      	ldr	r3, [pc, #284]	; (80059c4 <HAL_RCC_ClockConfig+0x188>)
 80058a6:	685b      	ldr	r3, [r3, #4]
 80058a8:	22f0      	movs	r2, #240	; 0xf0
 80058aa:	4393      	bics	r3, r2
 80058ac:	0019      	movs	r1, r3
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	689a      	ldr	r2, [r3, #8]
 80058b2:	4b44      	ldr	r3, [pc, #272]	; (80059c4 <HAL_RCC_ClockConfig+0x188>)
 80058b4:	430a      	orrs	r2, r1
 80058b6:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	2201      	movs	r2, #1
 80058be:	4013      	ands	r3, r2
 80058c0:	d040      	beq.n	8005944 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	685b      	ldr	r3, [r3, #4]
 80058c6:	2b01      	cmp	r3, #1
 80058c8:	d107      	bne.n	80058da <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058ca:	4b3e      	ldr	r3, [pc, #248]	; (80059c4 <HAL_RCC_ClockConfig+0x188>)
 80058cc:	681a      	ldr	r2, [r3, #0]
 80058ce:	2380      	movs	r3, #128	; 0x80
 80058d0:	029b      	lsls	r3, r3, #10
 80058d2:	4013      	ands	r3, r2
 80058d4:	d114      	bne.n	8005900 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80058d6:	2301      	movs	r3, #1
 80058d8:	e06e      	b.n	80059b8 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	685b      	ldr	r3, [r3, #4]
 80058de:	2b02      	cmp	r3, #2
 80058e0:	d107      	bne.n	80058f2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80058e2:	4b38      	ldr	r3, [pc, #224]	; (80059c4 <HAL_RCC_ClockConfig+0x188>)
 80058e4:	681a      	ldr	r2, [r3, #0]
 80058e6:	2380      	movs	r3, #128	; 0x80
 80058e8:	049b      	lsls	r3, r3, #18
 80058ea:	4013      	ands	r3, r2
 80058ec:	d108      	bne.n	8005900 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80058ee:	2301      	movs	r3, #1
 80058f0:	e062      	b.n	80059b8 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80058f2:	4b34      	ldr	r3, [pc, #208]	; (80059c4 <HAL_RCC_ClockConfig+0x188>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	2202      	movs	r2, #2
 80058f8:	4013      	ands	r3, r2
 80058fa:	d101      	bne.n	8005900 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80058fc:	2301      	movs	r3, #1
 80058fe:	e05b      	b.n	80059b8 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005900:	4b30      	ldr	r3, [pc, #192]	; (80059c4 <HAL_RCC_ClockConfig+0x188>)
 8005902:	685b      	ldr	r3, [r3, #4]
 8005904:	2203      	movs	r2, #3
 8005906:	4393      	bics	r3, r2
 8005908:	0019      	movs	r1, r3
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	685a      	ldr	r2, [r3, #4]
 800590e:	4b2d      	ldr	r3, [pc, #180]	; (80059c4 <HAL_RCC_ClockConfig+0x188>)
 8005910:	430a      	orrs	r2, r1
 8005912:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005914:	f7fe fec4 	bl	80046a0 <HAL_GetTick>
 8005918:	0003      	movs	r3, r0
 800591a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800591c:	e009      	b.n	8005932 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800591e:	f7fe febf 	bl	80046a0 <HAL_GetTick>
 8005922:	0002      	movs	r2, r0
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	1ad3      	subs	r3, r2, r3
 8005928:	4a27      	ldr	r2, [pc, #156]	; (80059c8 <HAL_RCC_ClockConfig+0x18c>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d901      	bls.n	8005932 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800592e:	2303      	movs	r3, #3
 8005930:	e042      	b.n	80059b8 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005932:	4b24      	ldr	r3, [pc, #144]	; (80059c4 <HAL_RCC_ClockConfig+0x188>)
 8005934:	685b      	ldr	r3, [r3, #4]
 8005936:	220c      	movs	r2, #12
 8005938:	401a      	ands	r2, r3
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	009b      	lsls	r3, r3, #2
 8005940:	429a      	cmp	r2, r3
 8005942:	d1ec      	bne.n	800591e <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005944:	4b1e      	ldr	r3, [pc, #120]	; (80059c0 <HAL_RCC_ClockConfig+0x184>)
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	2201      	movs	r2, #1
 800594a:	4013      	ands	r3, r2
 800594c:	683a      	ldr	r2, [r7, #0]
 800594e:	429a      	cmp	r2, r3
 8005950:	d211      	bcs.n	8005976 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005952:	4b1b      	ldr	r3, [pc, #108]	; (80059c0 <HAL_RCC_ClockConfig+0x184>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	2201      	movs	r2, #1
 8005958:	4393      	bics	r3, r2
 800595a:	0019      	movs	r1, r3
 800595c:	4b18      	ldr	r3, [pc, #96]	; (80059c0 <HAL_RCC_ClockConfig+0x184>)
 800595e:	683a      	ldr	r2, [r7, #0]
 8005960:	430a      	orrs	r2, r1
 8005962:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005964:	4b16      	ldr	r3, [pc, #88]	; (80059c0 <HAL_RCC_ClockConfig+0x184>)
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	2201      	movs	r2, #1
 800596a:	4013      	ands	r3, r2
 800596c:	683a      	ldr	r2, [r7, #0]
 800596e:	429a      	cmp	r2, r3
 8005970:	d001      	beq.n	8005976 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8005972:	2301      	movs	r3, #1
 8005974:	e020      	b.n	80059b8 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	2204      	movs	r2, #4
 800597c:	4013      	ands	r3, r2
 800597e:	d009      	beq.n	8005994 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005980:	4b10      	ldr	r3, [pc, #64]	; (80059c4 <HAL_RCC_ClockConfig+0x188>)
 8005982:	685b      	ldr	r3, [r3, #4]
 8005984:	4a11      	ldr	r2, [pc, #68]	; (80059cc <HAL_RCC_ClockConfig+0x190>)
 8005986:	4013      	ands	r3, r2
 8005988:	0019      	movs	r1, r3
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	68da      	ldr	r2, [r3, #12]
 800598e:	4b0d      	ldr	r3, [pc, #52]	; (80059c4 <HAL_RCC_ClockConfig+0x188>)
 8005990:	430a      	orrs	r2, r1
 8005992:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005994:	f000 f820 	bl	80059d8 <HAL_RCC_GetSysClockFreq>
 8005998:	0001      	movs	r1, r0
 800599a:	4b0a      	ldr	r3, [pc, #40]	; (80059c4 <HAL_RCC_ClockConfig+0x188>)
 800599c:	685b      	ldr	r3, [r3, #4]
 800599e:	091b      	lsrs	r3, r3, #4
 80059a0:	220f      	movs	r2, #15
 80059a2:	4013      	ands	r3, r2
 80059a4:	4a0a      	ldr	r2, [pc, #40]	; (80059d0 <HAL_RCC_ClockConfig+0x194>)
 80059a6:	5cd3      	ldrb	r3, [r2, r3]
 80059a8:	000a      	movs	r2, r1
 80059aa:	40da      	lsrs	r2, r3
 80059ac:	4b09      	ldr	r3, [pc, #36]	; (80059d4 <HAL_RCC_ClockConfig+0x198>)
 80059ae:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80059b0:	2003      	movs	r0, #3
 80059b2:	f7fe fe2f 	bl	8004614 <HAL_InitTick>
  
  return HAL_OK;
 80059b6:	2300      	movs	r3, #0
}
 80059b8:	0018      	movs	r0, r3
 80059ba:	46bd      	mov	sp, r7
 80059bc:	b004      	add	sp, #16
 80059be:	bd80      	pop	{r7, pc}
 80059c0:	40022000 	.word	0x40022000
 80059c4:	40021000 	.word	0x40021000
 80059c8:	00001388 	.word	0x00001388
 80059cc:	fffff8ff 	.word	0xfffff8ff
 80059d0:	08008b6c 	.word	0x08008b6c
 80059d4:	20000024 	.word	0x20000024

080059d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b086      	sub	sp, #24
 80059dc:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80059de:	2300      	movs	r3, #0
 80059e0:	60fb      	str	r3, [r7, #12]
 80059e2:	2300      	movs	r3, #0
 80059e4:	60bb      	str	r3, [r7, #8]
 80059e6:	2300      	movs	r3, #0
 80059e8:	617b      	str	r3, [r7, #20]
 80059ea:	2300      	movs	r3, #0
 80059ec:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80059ee:	2300      	movs	r3, #0
 80059f0:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80059f2:	4b21      	ldr	r3, [pc, #132]	; (8005a78 <HAL_RCC_GetSysClockFreq+0xa0>)
 80059f4:	685b      	ldr	r3, [r3, #4]
 80059f6:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	220c      	movs	r2, #12
 80059fc:	4013      	ands	r3, r2
 80059fe:	2b04      	cmp	r3, #4
 8005a00:	d002      	beq.n	8005a08 <HAL_RCC_GetSysClockFreq+0x30>
 8005a02:	2b08      	cmp	r3, #8
 8005a04:	d003      	beq.n	8005a0e <HAL_RCC_GetSysClockFreq+0x36>
 8005a06:	e02e      	b.n	8005a66 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005a08:	4b1c      	ldr	r3, [pc, #112]	; (8005a7c <HAL_RCC_GetSysClockFreq+0xa4>)
 8005a0a:	613b      	str	r3, [r7, #16]
      break;
 8005a0c:	e02e      	b.n	8005a6c <HAL_RCC_GetSysClockFreq+0x94>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	0c9b      	lsrs	r3, r3, #18
 8005a12:	220f      	movs	r2, #15
 8005a14:	4013      	ands	r3, r2
 8005a16:	4a1a      	ldr	r2, [pc, #104]	; (8005a80 <HAL_RCC_GetSysClockFreq+0xa8>)
 8005a18:	5cd3      	ldrb	r3, [r2, r3]
 8005a1a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8005a1c:	4b16      	ldr	r3, [pc, #88]	; (8005a78 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005a1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a20:	220f      	movs	r2, #15
 8005a22:	4013      	ands	r3, r2
 8005a24:	4a17      	ldr	r2, [pc, #92]	; (8005a84 <HAL_RCC_GetSysClockFreq+0xac>)
 8005a26:	5cd3      	ldrb	r3, [r2, r3]
 8005a28:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005a2a:	68fa      	ldr	r2, [r7, #12]
 8005a2c:	23c0      	movs	r3, #192	; 0xc0
 8005a2e:	025b      	lsls	r3, r3, #9
 8005a30:	401a      	ands	r2, r3
 8005a32:	2380      	movs	r3, #128	; 0x80
 8005a34:	025b      	lsls	r3, r3, #9
 8005a36:	429a      	cmp	r2, r3
 8005a38:	d109      	bne.n	8005a4e <HAL_RCC_GetSysClockFreq+0x76>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005a3a:	68b9      	ldr	r1, [r7, #8]
 8005a3c:	480f      	ldr	r0, [pc, #60]	; (8005a7c <HAL_RCC_GetSysClockFreq+0xa4>)
 8005a3e:	f7fa fb61 	bl	8000104 <__udivsi3>
 8005a42:	0003      	movs	r3, r0
 8005a44:	001a      	movs	r2, r3
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	4353      	muls	r3, r2
 8005a4a:	617b      	str	r3, [r7, #20]
 8005a4c:	e008      	b.n	8005a60 <HAL_RCC_GetSysClockFreq+0x88>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005a4e:	68b9      	ldr	r1, [r7, #8]
 8005a50:	480a      	ldr	r0, [pc, #40]	; (8005a7c <HAL_RCC_GetSysClockFreq+0xa4>)
 8005a52:	f7fa fb57 	bl	8000104 <__udivsi3>
 8005a56:	0003      	movs	r3, r0
 8005a58:	001a      	movs	r2, r3
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	4353      	muls	r3, r2
 8005a5e:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8005a60:	697b      	ldr	r3, [r7, #20]
 8005a62:	613b      	str	r3, [r7, #16]
      break;
 8005a64:	e002      	b.n	8005a6c <HAL_RCC_GetSysClockFreq+0x94>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005a66:	4b05      	ldr	r3, [pc, #20]	; (8005a7c <HAL_RCC_GetSysClockFreq+0xa4>)
 8005a68:	613b      	str	r3, [r7, #16]
      break;
 8005a6a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8005a6c:	693b      	ldr	r3, [r7, #16]
}
 8005a6e:	0018      	movs	r0, r3
 8005a70:	46bd      	mov	sp, r7
 8005a72:	b006      	add	sp, #24
 8005a74:	bd80      	pop	{r7, pc}
 8005a76:	46c0      	nop			; (mov r8, r8)
 8005a78:	40021000 	.word	0x40021000
 8005a7c:	007a1200 	.word	0x007a1200
 8005a80:	08008b7c 	.word	0x08008b7c
 8005a84:	08008b8c 	.word	0x08008b8c

08005a88 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b084      	sub	sp, #16
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d101      	bne.n	8005a9a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005a96:	2301      	movs	r3, #1
 8005a98:	e0a8      	b.n	8005bec <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d109      	bne.n	8005ab6 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	685a      	ldr	r2, [r3, #4]
 8005aa6:	2382      	movs	r3, #130	; 0x82
 8005aa8:	005b      	lsls	r3, r3, #1
 8005aaa:	429a      	cmp	r2, r3
 8005aac:	d009      	beq.n	8005ac2 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	61da      	str	r2, [r3, #28]
 8005ab4:	e005      	b.n	8005ac2 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2200      	movs	r2, #0
 8005ac0:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	225d      	movs	r2, #93	; 0x5d
 8005acc:	5c9b      	ldrb	r3, [r3, r2]
 8005ace:	b2db      	uxtb	r3, r3
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d107      	bne.n	8005ae4 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	225c      	movs	r2, #92	; 0x5c
 8005ad8:	2100      	movs	r1, #0
 8005ada:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	0018      	movs	r0, r3
 8005ae0:	f7fe fbf0 	bl	80042c4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	225d      	movs	r2, #93	; 0x5d
 8005ae8:	2102      	movs	r1, #2
 8005aea:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	681a      	ldr	r2, [r3, #0]
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	2140      	movs	r1, #64	; 0x40
 8005af8:	438a      	bics	r2, r1
 8005afa:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	68da      	ldr	r2, [r3, #12]
 8005b00:	23e0      	movs	r3, #224	; 0xe0
 8005b02:	00db      	lsls	r3, r3, #3
 8005b04:	429a      	cmp	r2, r3
 8005b06:	d902      	bls.n	8005b0e <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005b08:	2300      	movs	r3, #0
 8005b0a:	60fb      	str	r3, [r7, #12]
 8005b0c:	e002      	b.n	8005b14 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005b0e:	2380      	movs	r3, #128	; 0x80
 8005b10:	015b      	lsls	r3, r3, #5
 8005b12:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	68da      	ldr	r2, [r3, #12]
 8005b18:	23f0      	movs	r3, #240	; 0xf0
 8005b1a:	011b      	lsls	r3, r3, #4
 8005b1c:	429a      	cmp	r2, r3
 8005b1e:	d008      	beq.n	8005b32 <HAL_SPI_Init+0xaa>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	68da      	ldr	r2, [r3, #12]
 8005b24:	23e0      	movs	r3, #224	; 0xe0
 8005b26:	00db      	lsls	r3, r3, #3
 8005b28:	429a      	cmp	r2, r3
 8005b2a:	d002      	beq.n	8005b32 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	685a      	ldr	r2, [r3, #4]
 8005b36:	2382      	movs	r3, #130	; 0x82
 8005b38:	005b      	lsls	r3, r3, #1
 8005b3a:	401a      	ands	r2, r3
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6899      	ldr	r1, [r3, #8]
 8005b40:	2384      	movs	r3, #132	; 0x84
 8005b42:	021b      	lsls	r3, r3, #8
 8005b44:	400b      	ands	r3, r1
 8005b46:	431a      	orrs	r2, r3
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	691b      	ldr	r3, [r3, #16]
 8005b4c:	2102      	movs	r1, #2
 8005b4e:	400b      	ands	r3, r1
 8005b50:	431a      	orrs	r2, r3
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	695b      	ldr	r3, [r3, #20]
 8005b56:	2101      	movs	r1, #1
 8005b58:	400b      	ands	r3, r1
 8005b5a:	431a      	orrs	r2, r3
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6999      	ldr	r1, [r3, #24]
 8005b60:	2380      	movs	r3, #128	; 0x80
 8005b62:	009b      	lsls	r3, r3, #2
 8005b64:	400b      	ands	r3, r1
 8005b66:	431a      	orrs	r2, r3
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	69db      	ldr	r3, [r3, #28]
 8005b6c:	2138      	movs	r1, #56	; 0x38
 8005b6e:	400b      	ands	r3, r1
 8005b70:	431a      	orrs	r2, r3
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	6a1b      	ldr	r3, [r3, #32]
 8005b76:	2180      	movs	r1, #128	; 0x80
 8005b78:	400b      	ands	r3, r1
 8005b7a:	431a      	orrs	r2, r3
 8005b7c:	0011      	movs	r1, r2
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005b82:	2380      	movs	r3, #128	; 0x80
 8005b84:	019b      	lsls	r3, r3, #6
 8005b86:	401a      	ands	r2, r3
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	430a      	orrs	r2, r1
 8005b8e:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	699b      	ldr	r3, [r3, #24]
 8005b94:	0c1b      	lsrs	r3, r3, #16
 8005b96:	2204      	movs	r2, #4
 8005b98:	401a      	ands	r2, r3
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b9e:	2110      	movs	r1, #16
 8005ba0:	400b      	ands	r3, r1
 8005ba2:	431a      	orrs	r2, r3
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ba8:	2108      	movs	r1, #8
 8005baa:	400b      	ands	r3, r1
 8005bac:	431a      	orrs	r2, r3
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	68d9      	ldr	r1, [r3, #12]
 8005bb2:	23f0      	movs	r3, #240	; 0xf0
 8005bb4:	011b      	lsls	r3, r3, #4
 8005bb6:	400b      	ands	r3, r1
 8005bb8:	431a      	orrs	r2, r3
 8005bba:	0011      	movs	r1, r2
 8005bbc:	68fa      	ldr	r2, [r7, #12]
 8005bbe:	2380      	movs	r3, #128	; 0x80
 8005bc0:	015b      	lsls	r3, r3, #5
 8005bc2:	401a      	ands	r2, r3
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	430a      	orrs	r2, r1
 8005bca:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	69da      	ldr	r2, [r3, #28]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	4907      	ldr	r1, [pc, #28]	; (8005bf4 <HAL_SPI_Init+0x16c>)
 8005bd8:	400a      	ands	r2, r1
 8005bda:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2200      	movs	r2, #0
 8005be0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	225d      	movs	r2, #93	; 0x5d
 8005be6:	2101      	movs	r1, #1
 8005be8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005bea:	2300      	movs	r3, #0
}
 8005bec:	0018      	movs	r0, r3
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	b004      	add	sp, #16
 8005bf2:	bd80      	pop	{r7, pc}
 8005bf4:	fffff7ff 	.word	0xfffff7ff

08005bf8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b088      	sub	sp, #32
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	60f8      	str	r0, [r7, #12]
 8005c00:	60b9      	str	r1, [r7, #8]
 8005c02:	603b      	str	r3, [r7, #0]
 8005c04:	1dbb      	adds	r3, r7, #6
 8005c06:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005c08:	231f      	movs	r3, #31
 8005c0a:	18fb      	adds	r3, r7, r3
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	225c      	movs	r2, #92	; 0x5c
 8005c14:	5c9b      	ldrb	r3, [r3, r2]
 8005c16:	2b01      	cmp	r3, #1
 8005c18:	d101      	bne.n	8005c1e <HAL_SPI_Transmit+0x26>
 8005c1a:	2302      	movs	r3, #2
 8005c1c:	e147      	b.n	8005eae <HAL_SPI_Transmit+0x2b6>
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	225c      	movs	r2, #92	; 0x5c
 8005c22:	2101      	movs	r1, #1
 8005c24:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005c26:	f7fe fd3b 	bl	80046a0 <HAL_GetTick>
 8005c2a:	0003      	movs	r3, r0
 8005c2c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005c2e:	2316      	movs	r3, #22
 8005c30:	18fb      	adds	r3, r7, r3
 8005c32:	1dba      	adds	r2, r7, #6
 8005c34:	8812      	ldrh	r2, [r2, #0]
 8005c36:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	225d      	movs	r2, #93	; 0x5d
 8005c3c:	5c9b      	ldrb	r3, [r3, r2]
 8005c3e:	b2db      	uxtb	r3, r3
 8005c40:	2b01      	cmp	r3, #1
 8005c42:	d004      	beq.n	8005c4e <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8005c44:	231f      	movs	r3, #31
 8005c46:	18fb      	adds	r3, r7, r3
 8005c48:	2202      	movs	r2, #2
 8005c4a:	701a      	strb	r2, [r3, #0]
    goto error;
 8005c4c:	e128      	b.n	8005ea0 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 8005c4e:	68bb      	ldr	r3, [r7, #8]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d003      	beq.n	8005c5c <HAL_SPI_Transmit+0x64>
 8005c54:	1dbb      	adds	r3, r7, #6
 8005c56:	881b      	ldrh	r3, [r3, #0]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d104      	bne.n	8005c66 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8005c5c:	231f      	movs	r3, #31
 8005c5e:	18fb      	adds	r3, r7, r3
 8005c60:	2201      	movs	r2, #1
 8005c62:	701a      	strb	r2, [r3, #0]
    goto error;
 8005c64:	e11c      	b.n	8005ea0 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	225d      	movs	r2, #93	; 0x5d
 8005c6a:	2103      	movs	r1, #3
 8005c6c:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	2200      	movs	r2, #0
 8005c72:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	68ba      	ldr	r2, [r7, #8]
 8005c78:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	1dba      	adds	r2, r7, #6
 8005c7e:	8812      	ldrh	r2, [r2, #0]
 8005c80:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	1dba      	adds	r2, r7, #6
 8005c86:	8812      	ldrh	r2, [r2, #0]
 8005c88:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	2244      	movs	r2, #68	; 0x44
 8005c94:	2100      	movs	r1, #0
 8005c96:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	2246      	movs	r2, #70	; 0x46
 8005c9c:	2100      	movs	r1, #0
 8005c9e:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	2200      	movs	r2, #0
 8005caa:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	689a      	ldr	r2, [r3, #8]
 8005cb0:	2380      	movs	r3, #128	; 0x80
 8005cb2:	021b      	lsls	r3, r3, #8
 8005cb4:	429a      	cmp	r2, r3
 8005cb6:	d110      	bne.n	8005cda <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	681a      	ldr	r2, [r3, #0]
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	2140      	movs	r1, #64	; 0x40
 8005cc4:	438a      	bics	r2, r1
 8005cc6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	681a      	ldr	r2, [r3, #0]
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	2180      	movs	r1, #128	; 0x80
 8005cd4:	01c9      	lsls	r1, r1, #7
 8005cd6:	430a      	orrs	r2, r1
 8005cd8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	2240      	movs	r2, #64	; 0x40
 8005ce2:	4013      	ands	r3, r2
 8005ce4:	2b40      	cmp	r3, #64	; 0x40
 8005ce6:	d007      	beq.n	8005cf8 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	681a      	ldr	r2, [r3, #0]
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	2140      	movs	r1, #64	; 0x40
 8005cf4:	430a      	orrs	r2, r1
 8005cf6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	68da      	ldr	r2, [r3, #12]
 8005cfc:	23e0      	movs	r3, #224	; 0xe0
 8005cfe:	00db      	lsls	r3, r3, #3
 8005d00:	429a      	cmp	r2, r3
 8005d02:	d952      	bls.n	8005daa <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	685b      	ldr	r3, [r3, #4]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d004      	beq.n	8005d16 <HAL_SPI_Transmit+0x11e>
 8005d0c:	2316      	movs	r3, #22
 8005d0e:	18fb      	adds	r3, r7, r3
 8005d10:	881b      	ldrh	r3, [r3, #0]
 8005d12:	2b01      	cmp	r3, #1
 8005d14:	d143      	bne.n	8005d9e <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d1a:	881a      	ldrh	r2, [r3, #0]
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d26:	1c9a      	adds	r2, r3, #2
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d30:	b29b      	uxth	r3, r3
 8005d32:	3b01      	subs	r3, #1
 8005d34:	b29a      	uxth	r2, r3
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005d3a:	e030      	b.n	8005d9e <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	689b      	ldr	r3, [r3, #8]
 8005d42:	2202      	movs	r2, #2
 8005d44:	4013      	ands	r3, r2
 8005d46:	2b02      	cmp	r3, #2
 8005d48:	d112      	bne.n	8005d70 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d4e:	881a      	ldrh	r2, [r3, #0]
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d5a:	1c9a      	adds	r2, r3, #2
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d64:	b29b      	uxth	r3, r3
 8005d66:	3b01      	subs	r3, #1
 8005d68:	b29a      	uxth	r2, r3
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005d6e:	e016      	b.n	8005d9e <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005d70:	f7fe fc96 	bl	80046a0 <HAL_GetTick>
 8005d74:	0002      	movs	r2, r0
 8005d76:	69bb      	ldr	r3, [r7, #24]
 8005d78:	1ad3      	subs	r3, r2, r3
 8005d7a:	683a      	ldr	r2, [r7, #0]
 8005d7c:	429a      	cmp	r2, r3
 8005d7e:	d802      	bhi.n	8005d86 <HAL_SPI_Transmit+0x18e>
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	3301      	adds	r3, #1
 8005d84:	d102      	bne.n	8005d8c <HAL_SPI_Transmit+0x194>
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d108      	bne.n	8005d9e <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 8005d8c:	231f      	movs	r3, #31
 8005d8e:	18fb      	adds	r3, r7, r3
 8005d90:	2203      	movs	r2, #3
 8005d92:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	225d      	movs	r2, #93	; 0x5d
 8005d98:	2101      	movs	r1, #1
 8005d9a:	5499      	strb	r1, [r3, r2]
          goto error;
 8005d9c:	e080      	b.n	8005ea0 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005da2:	b29b      	uxth	r3, r3
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d1c9      	bne.n	8005d3c <HAL_SPI_Transmit+0x144>
 8005da8:	e053      	b.n	8005e52 <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	685b      	ldr	r3, [r3, #4]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d004      	beq.n	8005dbc <HAL_SPI_Transmit+0x1c4>
 8005db2:	2316      	movs	r3, #22
 8005db4:	18fb      	adds	r3, r7, r3
 8005db6:	881b      	ldrh	r3, [r3, #0]
 8005db8:	2b01      	cmp	r3, #1
 8005dba:	d145      	bne.n	8005e48 <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	330c      	adds	r3, #12
 8005dc6:	7812      	ldrb	r2, [r2, #0]
 8005dc8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dce:	1c5a      	adds	r2, r3, #1
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005dd8:	b29b      	uxth	r3, r3
 8005dda:	3b01      	subs	r3, #1
 8005ddc:	b29a      	uxth	r2, r3
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 8005de2:	e031      	b.n	8005e48 <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	689b      	ldr	r3, [r3, #8]
 8005dea:	2202      	movs	r2, #2
 8005dec:	4013      	ands	r3, r2
 8005dee:	2b02      	cmp	r3, #2
 8005df0:	d113      	bne.n	8005e1a <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	330c      	adds	r3, #12
 8005dfc:	7812      	ldrb	r2, [r2, #0]
 8005dfe:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e04:	1c5a      	adds	r2, r3, #1
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e0e:	b29b      	uxth	r3, r3
 8005e10:	3b01      	subs	r3, #1
 8005e12:	b29a      	uxth	r2, r3
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005e18:	e016      	b.n	8005e48 <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005e1a:	f7fe fc41 	bl	80046a0 <HAL_GetTick>
 8005e1e:	0002      	movs	r2, r0
 8005e20:	69bb      	ldr	r3, [r7, #24]
 8005e22:	1ad3      	subs	r3, r2, r3
 8005e24:	683a      	ldr	r2, [r7, #0]
 8005e26:	429a      	cmp	r2, r3
 8005e28:	d802      	bhi.n	8005e30 <HAL_SPI_Transmit+0x238>
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	3301      	adds	r3, #1
 8005e2e:	d102      	bne.n	8005e36 <HAL_SPI_Transmit+0x23e>
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d108      	bne.n	8005e48 <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 8005e36:	231f      	movs	r3, #31
 8005e38:	18fb      	adds	r3, r7, r3
 8005e3a:	2203      	movs	r2, #3
 8005e3c:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	225d      	movs	r2, #93	; 0x5d
 8005e42:	2101      	movs	r1, #1
 8005e44:	5499      	strb	r1, [r3, r2]
          goto error;
 8005e46:	e02b      	b.n	8005ea0 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e4c:	b29b      	uxth	r3, r3
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d1c8      	bne.n	8005de4 <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005e52:	69ba      	ldr	r2, [r7, #24]
 8005e54:	6839      	ldr	r1, [r7, #0]
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	0018      	movs	r0, r3
 8005e5a:	f000 f95d 	bl	8006118 <SPI_EndRxTxTransaction>
 8005e5e:	1e03      	subs	r3, r0, #0
 8005e60:	d002      	beq.n	8005e68 <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	2220      	movs	r2, #32
 8005e66:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	689b      	ldr	r3, [r3, #8]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d10a      	bne.n	8005e86 <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005e70:	2300      	movs	r3, #0
 8005e72:	613b      	str	r3, [r7, #16]
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	68db      	ldr	r3, [r3, #12]
 8005e7a:	613b      	str	r3, [r7, #16]
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	689b      	ldr	r3, [r3, #8]
 8005e82:	613b      	str	r3, [r7, #16]
 8005e84:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d004      	beq.n	8005e98 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 8005e8e:	231f      	movs	r3, #31
 8005e90:	18fb      	adds	r3, r7, r3
 8005e92:	2201      	movs	r2, #1
 8005e94:	701a      	strb	r2, [r3, #0]
 8005e96:	e003      	b.n	8005ea0 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	225d      	movs	r2, #93	; 0x5d
 8005e9c:	2101      	movs	r1, #1
 8005e9e:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	225c      	movs	r2, #92	; 0x5c
 8005ea4:	2100      	movs	r1, #0
 8005ea6:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8005ea8:	231f      	movs	r3, #31
 8005eaa:	18fb      	adds	r3, r7, r3
 8005eac:	781b      	ldrb	r3, [r3, #0]
}
 8005eae:	0018      	movs	r0, r3
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	b008      	add	sp, #32
 8005eb4:	bd80      	pop	{r7, pc}
	...

08005eb8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b088      	sub	sp, #32
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	60f8      	str	r0, [r7, #12]
 8005ec0:	60b9      	str	r1, [r7, #8]
 8005ec2:	603b      	str	r3, [r7, #0]
 8005ec4:	1dfb      	adds	r3, r7, #7
 8005ec6:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005ec8:	f7fe fbea 	bl	80046a0 <HAL_GetTick>
 8005ecc:	0002      	movs	r2, r0
 8005ece:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ed0:	1a9b      	subs	r3, r3, r2
 8005ed2:	683a      	ldr	r2, [r7, #0]
 8005ed4:	18d3      	adds	r3, r2, r3
 8005ed6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005ed8:	f7fe fbe2 	bl	80046a0 <HAL_GetTick>
 8005edc:	0003      	movs	r3, r0
 8005ede:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005ee0:	4b3a      	ldr	r3, [pc, #232]	; (8005fcc <SPI_WaitFlagStateUntilTimeout+0x114>)
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	015b      	lsls	r3, r3, #5
 8005ee6:	0d1b      	lsrs	r3, r3, #20
 8005ee8:	69fa      	ldr	r2, [r7, #28]
 8005eea:	4353      	muls	r3, r2
 8005eec:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005eee:	e058      	b.n	8005fa2 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	3301      	adds	r3, #1
 8005ef4:	d055      	beq.n	8005fa2 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005ef6:	f7fe fbd3 	bl	80046a0 <HAL_GetTick>
 8005efa:	0002      	movs	r2, r0
 8005efc:	69bb      	ldr	r3, [r7, #24]
 8005efe:	1ad3      	subs	r3, r2, r3
 8005f00:	69fa      	ldr	r2, [r7, #28]
 8005f02:	429a      	cmp	r2, r3
 8005f04:	d902      	bls.n	8005f0c <SPI_WaitFlagStateUntilTimeout+0x54>
 8005f06:	69fb      	ldr	r3, [r7, #28]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d142      	bne.n	8005f92 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	685a      	ldr	r2, [r3, #4]
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	21e0      	movs	r1, #224	; 0xe0
 8005f18:	438a      	bics	r2, r1
 8005f1a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	685a      	ldr	r2, [r3, #4]
 8005f20:	2382      	movs	r3, #130	; 0x82
 8005f22:	005b      	lsls	r3, r3, #1
 8005f24:	429a      	cmp	r2, r3
 8005f26:	d113      	bne.n	8005f50 <SPI_WaitFlagStateUntilTimeout+0x98>
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	689a      	ldr	r2, [r3, #8]
 8005f2c:	2380      	movs	r3, #128	; 0x80
 8005f2e:	021b      	lsls	r3, r3, #8
 8005f30:	429a      	cmp	r2, r3
 8005f32:	d005      	beq.n	8005f40 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	689a      	ldr	r2, [r3, #8]
 8005f38:	2380      	movs	r3, #128	; 0x80
 8005f3a:	00db      	lsls	r3, r3, #3
 8005f3c:	429a      	cmp	r2, r3
 8005f3e:	d107      	bne.n	8005f50 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	681a      	ldr	r2, [r3, #0]
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	2140      	movs	r1, #64	; 0x40
 8005f4c:	438a      	bics	r2, r1
 8005f4e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005f54:	2380      	movs	r3, #128	; 0x80
 8005f56:	019b      	lsls	r3, r3, #6
 8005f58:	429a      	cmp	r2, r3
 8005f5a:	d110      	bne.n	8005f7e <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	681a      	ldr	r2, [r3, #0]
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	491a      	ldr	r1, [pc, #104]	; (8005fd0 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8005f68:	400a      	ands	r2, r1
 8005f6a:	601a      	str	r2, [r3, #0]
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	681a      	ldr	r2, [r3, #0]
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	2180      	movs	r1, #128	; 0x80
 8005f78:	0189      	lsls	r1, r1, #6
 8005f7a:	430a      	orrs	r2, r1
 8005f7c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	225d      	movs	r2, #93	; 0x5d
 8005f82:	2101      	movs	r1, #1
 8005f84:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	225c      	movs	r2, #92	; 0x5c
 8005f8a:	2100      	movs	r1, #0
 8005f8c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005f8e:	2303      	movs	r3, #3
 8005f90:	e017      	b.n	8005fc2 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005f92:	697b      	ldr	r3, [r7, #20]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d101      	bne.n	8005f9c <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8005f98:	2300      	movs	r3, #0
 8005f9a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005f9c:	697b      	ldr	r3, [r7, #20]
 8005f9e:	3b01      	subs	r3, #1
 8005fa0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	689b      	ldr	r3, [r3, #8]
 8005fa8:	68ba      	ldr	r2, [r7, #8]
 8005faa:	4013      	ands	r3, r2
 8005fac:	68ba      	ldr	r2, [r7, #8]
 8005fae:	1ad3      	subs	r3, r2, r3
 8005fb0:	425a      	negs	r2, r3
 8005fb2:	4153      	adcs	r3, r2
 8005fb4:	b2db      	uxtb	r3, r3
 8005fb6:	001a      	movs	r2, r3
 8005fb8:	1dfb      	adds	r3, r7, #7
 8005fba:	781b      	ldrb	r3, [r3, #0]
 8005fbc:	429a      	cmp	r2, r3
 8005fbe:	d197      	bne.n	8005ef0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005fc0:	2300      	movs	r3, #0
}
 8005fc2:	0018      	movs	r0, r3
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	b008      	add	sp, #32
 8005fc8:	bd80      	pop	{r7, pc}
 8005fca:	46c0      	nop			; (mov r8, r8)
 8005fcc:	20000024 	.word	0x20000024
 8005fd0:	ffffdfff 	.word	0xffffdfff

08005fd4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b08a      	sub	sp, #40	; 0x28
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	60f8      	str	r0, [r7, #12]
 8005fdc:	60b9      	str	r1, [r7, #8]
 8005fde:	607a      	str	r2, [r7, #4]
 8005fe0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005fe2:	2317      	movs	r3, #23
 8005fe4:	18fb      	adds	r3, r7, r3
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005fea:	f7fe fb59 	bl	80046a0 <HAL_GetTick>
 8005fee:	0002      	movs	r2, r0
 8005ff0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ff2:	1a9b      	subs	r3, r3, r2
 8005ff4:	683a      	ldr	r2, [r7, #0]
 8005ff6:	18d3      	adds	r3, r2, r3
 8005ff8:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8005ffa:	f7fe fb51 	bl	80046a0 <HAL_GetTick>
 8005ffe:	0003      	movs	r3, r0
 8006000:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	330c      	adds	r3, #12
 8006008:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800600a:	4b41      	ldr	r3, [pc, #260]	; (8006110 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 800600c:	681a      	ldr	r2, [r3, #0]
 800600e:	0013      	movs	r3, r2
 8006010:	009b      	lsls	r3, r3, #2
 8006012:	189b      	adds	r3, r3, r2
 8006014:	00da      	lsls	r2, r3, #3
 8006016:	1ad3      	subs	r3, r2, r3
 8006018:	0d1b      	lsrs	r3, r3, #20
 800601a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800601c:	4353      	muls	r3, r2
 800601e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006020:	e068      	b.n	80060f4 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006022:	68ba      	ldr	r2, [r7, #8]
 8006024:	23c0      	movs	r3, #192	; 0xc0
 8006026:	00db      	lsls	r3, r3, #3
 8006028:	429a      	cmp	r2, r3
 800602a:	d10a      	bne.n	8006042 <SPI_WaitFifoStateUntilTimeout+0x6e>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d107      	bne.n	8006042 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006032:	69fb      	ldr	r3, [r7, #28]
 8006034:	781b      	ldrb	r3, [r3, #0]
 8006036:	b2da      	uxtb	r2, r3
 8006038:	2117      	movs	r1, #23
 800603a:	187b      	adds	r3, r7, r1
 800603c:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800603e:	187b      	adds	r3, r7, r1
 8006040:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	3301      	adds	r3, #1
 8006046:	d055      	beq.n	80060f4 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006048:	f7fe fb2a 	bl	80046a0 <HAL_GetTick>
 800604c:	0002      	movs	r2, r0
 800604e:	6a3b      	ldr	r3, [r7, #32]
 8006050:	1ad3      	subs	r3, r2, r3
 8006052:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006054:	429a      	cmp	r2, r3
 8006056:	d902      	bls.n	800605e <SPI_WaitFifoStateUntilTimeout+0x8a>
 8006058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800605a:	2b00      	cmp	r3, #0
 800605c:	d142      	bne.n	80060e4 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	685a      	ldr	r2, [r3, #4]
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	21e0      	movs	r1, #224	; 0xe0
 800606a:	438a      	bics	r2, r1
 800606c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	685a      	ldr	r2, [r3, #4]
 8006072:	2382      	movs	r3, #130	; 0x82
 8006074:	005b      	lsls	r3, r3, #1
 8006076:	429a      	cmp	r2, r3
 8006078:	d113      	bne.n	80060a2 <SPI_WaitFifoStateUntilTimeout+0xce>
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	689a      	ldr	r2, [r3, #8]
 800607e:	2380      	movs	r3, #128	; 0x80
 8006080:	021b      	lsls	r3, r3, #8
 8006082:	429a      	cmp	r2, r3
 8006084:	d005      	beq.n	8006092 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	689a      	ldr	r2, [r3, #8]
 800608a:	2380      	movs	r3, #128	; 0x80
 800608c:	00db      	lsls	r3, r3, #3
 800608e:	429a      	cmp	r2, r3
 8006090:	d107      	bne.n	80060a2 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	681a      	ldr	r2, [r3, #0]
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	2140      	movs	r1, #64	; 0x40
 800609e:	438a      	bics	r2, r1
 80060a0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80060a6:	2380      	movs	r3, #128	; 0x80
 80060a8:	019b      	lsls	r3, r3, #6
 80060aa:	429a      	cmp	r2, r3
 80060ac:	d110      	bne.n	80060d0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	681a      	ldr	r2, [r3, #0]
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4916      	ldr	r1, [pc, #88]	; (8006114 <SPI_WaitFifoStateUntilTimeout+0x140>)
 80060ba:	400a      	ands	r2, r1
 80060bc:	601a      	str	r2, [r3, #0]
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	681a      	ldr	r2, [r3, #0]
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	2180      	movs	r1, #128	; 0x80
 80060ca:	0189      	lsls	r1, r1, #6
 80060cc:	430a      	orrs	r2, r1
 80060ce:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	225d      	movs	r2, #93	; 0x5d
 80060d4:	2101      	movs	r1, #1
 80060d6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	225c      	movs	r2, #92	; 0x5c
 80060dc:	2100      	movs	r1, #0
 80060de:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80060e0:	2303      	movs	r3, #3
 80060e2:	e010      	b.n	8006106 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80060e4:	69bb      	ldr	r3, [r7, #24]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d101      	bne.n	80060ee <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 80060ea:	2300      	movs	r3, #0
 80060ec:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80060ee:	69bb      	ldr	r3, [r7, #24]
 80060f0:	3b01      	subs	r3, #1
 80060f2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	689b      	ldr	r3, [r3, #8]
 80060fa:	68ba      	ldr	r2, [r7, #8]
 80060fc:	4013      	ands	r3, r2
 80060fe:	687a      	ldr	r2, [r7, #4]
 8006100:	429a      	cmp	r2, r3
 8006102:	d18e      	bne.n	8006022 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8006104:	2300      	movs	r3, #0
}
 8006106:	0018      	movs	r0, r3
 8006108:	46bd      	mov	sp, r7
 800610a:	b00a      	add	sp, #40	; 0x28
 800610c:	bd80      	pop	{r7, pc}
 800610e:	46c0      	nop			; (mov r8, r8)
 8006110:	20000024 	.word	0x20000024
 8006114:	ffffdfff 	.word	0xffffdfff

08006118 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b086      	sub	sp, #24
 800611c:	af02      	add	r7, sp, #8
 800611e:	60f8      	str	r0, [r7, #12]
 8006120:	60b9      	str	r1, [r7, #8]
 8006122:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006124:	68ba      	ldr	r2, [r7, #8]
 8006126:	23c0      	movs	r3, #192	; 0xc0
 8006128:	0159      	lsls	r1, r3, #5
 800612a:	68f8      	ldr	r0, [r7, #12]
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	9300      	str	r3, [sp, #0]
 8006130:	0013      	movs	r3, r2
 8006132:	2200      	movs	r2, #0
 8006134:	f7ff ff4e 	bl	8005fd4 <SPI_WaitFifoStateUntilTimeout>
 8006138:	1e03      	subs	r3, r0, #0
 800613a:	d007      	beq.n	800614c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006140:	2220      	movs	r2, #32
 8006142:	431a      	orrs	r2, r3
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006148:	2303      	movs	r3, #3
 800614a:	e027      	b.n	800619c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800614c:	68ba      	ldr	r2, [r7, #8]
 800614e:	68f8      	ldr	r0, [r7, #12]
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	9300      	str	r3, [sp, #0]
 8006154:	0013      	movs	r3, r2
 8006156:	2200      	movs	r2, #0
 8006158:	2180      	movs	r1, #128	; 0x80
 800615a:	f7ff fead 	bl	8005eb8 <SPI_WaitFlagStateUntilTimeout>
 800615e:	1e03      	subs	r3, r0, #0
 8006160:	d007      	beq.n	8006172 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006166:	2220      	movs	r2, #32
 8006168:	431a      	orrs	r2, r3
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800616e:	2303      	movs	r3, #3
 8006170:	e014      	b.n	800619c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006172:	68ba      	ldr	r2, [r7, #8]
 8006174:	23c0      	movs	r3, #192	; 0xc0
 8006176:	00d9      	lsls	r1, r3, #3
 8006178:	68f8      	ldr	r0, [r7, #12]
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	9300      	str	r3, [sp, #0]
 800617e:	0013      	movs	r3, r2
 8006180:	2200      	movs	r2, #0
 8006182:	f7ff ff27 	bl	8005fd4 <SPI_WaitFifoStateUntilTimeout>
 8006186:	1e03      	subs	r3, r0, #0
 8006188:	d007      	beq.n	800619a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800618e:	2220      	movs	r2, #32
 8006190:	431a      	orrs	r2, r3
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006196:	2303      	movs	r3, #3
 8006198:	e000      	b.n	800619c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800619a:	2300      	movs	r3, #0
}
 800619c:	0018      	movs	r0, r3
 800619e:	46bd      	mov	sp, r7
 80061a0:	b004      	add	sp, #16
 80061a2:	bd80      	pop	{r7, pc}

080061a4 <memset>:
 80061a4:	0003      	movs	r3, r0
 80061a6:	1882      	adds	r2, r0, r2
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d100      	bne.n	80061ae <memset+0xa>
 80061ac:	4770      	bx	lr
 80061ae:	7019      	strb	r1, [r3, #0]
 80061b0:	3301      	adds	r3, #1
 80061b2:	e7f9      	b.n	80061a8 <memset+0x4>

080061b4 <__libc_init_array>:
 80061b4:	b570      	push	{r4, r5, r6, lr}
 80061b6:	2600      	movs	r6, #0
 80061b8:	4c0c      	ldr	r4, [pc, #48]	; (80061ec <__libc_init_array+0x38>)
 80061ba:	4d0d      	ldr	r5, [pc, #52]	; (80061f0 <__libc_init_array+0x3c>)
 80061bc:	1b64      	subs	r4, r4, r5
 80061be:	10a4      	asrs	r4, r4, #2
 80061c0:	42a6      	cmp	r6, r4
 80061c2:	d109      	bne.n	80061d8 <__libc_init_array+0x24>
 80061c4:	2600      	movs	r6, #0
 80061c6:	f000 f819 	bl	80061fc <_init>
 80061ca:	4c0a      	ldr	r4, [pc, #40]	; (80061f4 <__libc_init_array+0x40>)
 80061cc:	4d0a      	ldr	r5, [pc, #40]	; (80061f8 <__libc_init_array+0x44>)
 80061ce:	1b64      	subs	r4, r4, r5
 80061d0:	10a4      	asrs	r4, r4, #2
 80061d2:	42a6      	cmp	r6, r4
 80061d4:	d105      	bne.n	80061e2 <__libc_init_array+0x2e>
 80061d6:	bd70      	pop	{r4, r5, r6, pc}
 80061d8:	00b3      	lsls	r3, r6, #2
 80061da:	58eb      	ldr	r3, [r5, r3]
 80061dc:	4798      	blx	r3
 80061de:	3601      	adds	r6, #1
 80061e0:	e7ee      	b.n	80061c0 <__libc_init_array+0xc>
 80061e2:	00b3      	lsls	r3, r6, #2
 80061e4:	58eb      	ldr	r3, [r5, r3]
 80061e6:	4798      	blx	r3
 80061e8:	3601      	adds	r6, #1
 80061ea:	e7f2      	b.n	80061d2 <__libc_init_array+0x1e>
 80061ec:	08008b9c 	.word	0x08008b9c
 80061f0:	08008b9c 	.word	0x08008b9c
 80061f4:	08008ba0 	.word	0x08008ba0
 80061f8:	08008b9c 	.word	0x08008b9c

080061fc <_init>:
 80061fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061fe:	46c0      	nop			; (mov r8, r8)
 8006200:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006202:	bc08      	pop	{r3}
 8006204:	469e      	mov	lr, r3
 8006206:	4770      	bx	lr

08006208 <_fini>:
 8006208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800620a:	46c0      	nop			; (mov r8, r8)
 800620c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800620e:	bc08      	pop	{r3}
 8006210:	469e      	mov	lr, r3
 8006212:	4770      	bx	lr
