{
  "version": 2.0,
  "questions": [
    {
      "question": "Determine the output frequency for a frequency division circuit that contains 12 flip-flops with an input clock frequency of 20.48 MHz.",
      "answers": {
        "a": "10.24 kHz",
        "b": "30.24 kHz",
        "c": "5 kHz",
        "d": "15 kHz"
      },
      "explanations": {
        "a": "Explanation 1  <a href='www.google.com'>here</a>",
        "b": "Explanation 2",
        "c": "Explanation 2",
        "d": "Explanation 2"
      },
      "correctAnswer": "c",
      "difficulty": "beginner"
    },
    {
      "question": "Which statement BEST describes the operation of a negative-edge-triggered D flip-flop?",
      "answers": {
        "a": "The logic level at the D input is transferred to Q on NGT of CLK",
        "b": "The Q output is ALWAYS identical to the CLK input if the D input is HIGH.",
        "c": "The Q output is ALWAYS identical to the D input when CLK = PGT.",
        "d": "The Q output is ALWAYS identical to the D input."
       
      },
      "explanations": {
        "a": "Explanation 1  <a href='www.google.com'>here</a>",
        "b": "Explanation 2",
        "c": "Explanation 2",
        "d": "Explanation 2"
      },
      "correctAnswer": "a",
      "difficulty": "beginner"
    }
  ]
}
