// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "04/14/2024 19:11:16"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ALU (
	clk,
	instruction,
	num1,
	num2,
	result,
	flags);
input 	clk;
input 	[3:0] instruction;
input 	[31:0] num1;
input 	[31:0] num2;
output 	[31:0] result;
output 	[3:0] flags;

// Design Ports Information
// result[0]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[1]	=>  Location: PIN_W5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[2]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[3]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[4]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[5]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[6]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[7]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[8]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[9]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[10]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[11]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[12]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[13]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[14]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[15]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[16]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[17]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[18]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[19]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[20]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[21]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[22]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[23]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[24]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[25]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[26]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[27]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[28]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[29]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[30]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[31]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// flags[0]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// flags[1]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// flags[2]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// flags[3]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[0]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num1[0]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num2[0]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[2]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[3]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[1]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num1[1]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num2[1]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num1[2]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num2[2]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num1[3]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num2[3]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num1[4]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num2[4]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num1[5]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num2[5]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num1[6]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num2[6]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num1[7]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num2[7]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num1[8]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num2[8]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num1[9]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num2[9]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num1[10]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num2[10]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num1[11]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num2[11]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num1[12]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num2[12]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num1[13]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num2[13]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num1[14]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num2[14]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num1[15]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num2[15]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num1[16]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num2[16]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num1[17]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num2[17]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num1[18]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num2[18]	=>  Location: PIN_W12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num1[19]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num2[19]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num1[20]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num2[20]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num1[21]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num2[21]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num1[22]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num2[22]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num1[23]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num2[23]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num1[24]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num2[24]	=>  Location: PIN_P13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num1[25]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num2[25]	=>  Location: PIN_AA11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num1[26]	=>  Location: PIN_W11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num2[26]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num1[27]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num2[27]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num1[28]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num2[28]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num1[29]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num2[29]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num1[30]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num2[30]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num1[31]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num2[31]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \result[0]~output_o ;
wire \result[1]~output_o ;
wire \result[2]~output_o ;
wire \result[3]~output_o ;
wire \result[4]~output_o ;
wire \result[5]~output_o ;
wire \result[6]~output_o ;
wire \result[7]~output_o ;
wire \result[8]~output_o ;
wire \result[9]~output_o ;
wire \result[10]~output_o ;
wire \result[11]~output_o ;
wire \result[12]~output_o ;
wire \result[13]~output_o ;
wire \result[14]~output_o ;
wire \result[15]~output_o ;
wire \result[16]~output_o ;
wire \result[17]~output_o ;
wire \result[18]~output_o ;
wire \result[19]~output_o ;
wire \result[20]~output_o ;
wire \result[21]~output_o ;
wire \result[22]~output_o ;
wire \result[23]~output_o ;
wire \result[24]~output_o ;
wire \result[25]~output_o ;
wire \result[26]~output_o ;
wire \result[27]~output_o ;
wire \result[28]~output_o ;
wire \result[29]~output_o ;
wire \result[30]~output_o ;
wire \result[31]~output_o ;
wire \flags[0]~output_o ;
wire \flags[1]~output_o ;
wire \flags[2]~output_o ;
wire \flags[3]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \instruction[1]~input_o ;
wire \instruction[3]~input_o ;
wire \result[2]~0_combout ;
wire \instruction[0]~input_o ;
wire \num2[0]~input_o ;
wire \instruction[2]~input_o ;
wire \num1[0]~input_o ;
wire \Mux31~1_combout ;
wire \num1[31]~input_o ;
wire \Mux32~22_combout ;
wire \num2[31]~input_o ;
wire \num2[30]~input_o ;
wire \num1[29]~input_o ;
wire \num2[29]~input_o ;
wire \num1[28]~input_o ;
wire \num1[27]~input_o ;
wire \num2[27]~input_o ;
wire \num1[25]~input_o ;
wire \num2[25]~input_o ;
wire \num1[23]~input_o ;
wire \num2[23]~input_o ;
wire \num2[22]~input_o ;
wire \num1[21]~input_o ;
wire \num2[21]~input_o ;
wire \num2[20]~input_o ;
wire \num1[20]~input_o ;
wire \num2[19]~input_o ;
wire \num1[18]~input_o ;
wire \num2[18]~input_o ;
wire \num1[16]~input_o ;
wire \num2[16]~input_o ;
wire \num1[15]~input_o ;
wire \num2[14]~input_o ;
wire \num1[14]~input_o ;
wire \num1[13]~input_o ;
wire \num2[13]~input_o ;
wire \num2[12]~input_o ;
wire \num1[12]~input_o ;
wire \num2[11]~input_o ;
wire \num1[11]~input_o ;
wire \num2[10]~input_o ;
wire \num1[10]~input_o ;
wire \num1[9]~input_o ;
wire \num1[8]~input_o ;
wire \num2[8]~input_o ;
wire \num2[7]~input_o ;
wire \num1[7]~input_o ;
wire \num2[6]~input_o ;
wire \num2[4]~input_o ;
wire \num1[4]~input_o ;
wire \SubCarry|full_adder_generate[4].FullAdd|Adder1|c_out~combout ;
wire \num1[2]~input_o ;
wire \num2[2]~input_o ;
wire \num1[1]~input_o ;
wire \num2[1]~input_o ;
wire \SubCarry|full_adder_generate[1].FullAdd|c_out~combout ;
wire \SubCarry|full_adder_generate[2].FullAdd|c_out~combout ;
wire \SubCarry|full_adder_generate[4].FullAdd|Adder1|s~0_combout ;
wire \num2[3]~input_o ;
wire \num1[3]~input_o ;
wire \SubCarry|full_adder_generate[4].FullAdd|Adder2|c_out~combout ;
wire \num1[5]~input_o ;
wire \num2[5]~input_o ;
wire \SubCarry|full_adder_generate[5].FullAdd|c_out~combout ;
wire \num1[6]~input_o ;
wire \SubCarry|full_adder_generate[6].FullAdd|c_out~combout ;
wire \SubCarry|full_adder_generate[7].FullAdd|c_out~combout ;
wire \SubCarry|full_adder_generate[8].FullAdd|c_out~combout ;
wire \num2[9]~input_o ;
wire \SubCarry|full_adder_generate[9].FullAdd|c_out~combout ;
wire \SubCarry|full_adder_generate[10].FullAdd|c_out~combout ;
wire \SubCarry|full_adder_generate[11].FullAdd|c_out~combout ;
wire \SubCarry|full_adder_generate[12].FullAdd|c_out~combout ;
wire \SubCarry|full_adder_generate[13].FullAdd|c_out~combout ;
wire \SubCarry|full_adder_generate[14].FullAdd|c_out~combout ;
wire \num2[15]~input_o ;
wire \SubCarry|full_adder_generate[15].FullAdd|c_out~combout ;
wire \SubCarry|full_adder_generate[16].FullAdd|c_out~combout ;
wire \num1[17]~input_o ;
wire \num2[17]~input_o ;
wire \SubCarry|full_adder_generate[17].FullAdd|c_out~combout ;
wire \SubCarry|full_adder_generate[18].FullAdd|c_out~combout ;
wire \num1[19]~input_o ;
wire \SubCarry|full_adder_generate[19].FullAdd|c_out~combout ;
wire \SubCarry|full_adder_generate[20].FullAdd|c_out~combout ;
wire \SubCarry|full_adder_generate[21].FullAdd|c_out~combout ;
wire \num1[22]~input_o ;
wire \SubCarry|full_adder_generate[22].FullAdd|c_out~combout ;
wire \SubCarry|full_adder_generate[23].FullAdd|c_out~combout ;
wire \num1[24]~input_o ;
wire \num2[24]~input_o ;
wire \SubCarry|full_adder_generate[24].FullAdd|c_out~combout ;
wire \SubCarry|full_adder_generate[25].FullAdd|c_out~combout ;
wire \num2[26]~input_o ;
wire \num1[26]~input_o ;
wire \SubCarry|full_adder_generate[26].FullAdd|c_out~combout ;
wire \SubCarry|full_adder_generate[27].FullAdd|c_out~combout ;
wire \num2[28]~input_o ;
wire \SubCarry|full_adder_generate[28].FullAdd|c_out~combout ;
wire \SubCarry|full_adder_generate[29].FullAdd|c_out~combout ;
wire \num1[30]~input_o ;
wire \Mux32~0_combout ;
wire \Mux32~1_combout ;
wire \Mux32~2_combout ;
wire \Mux32~3_combout ;
wire \result[2]~1_combout ;
wire \Mux32~4_combout ;
wire \CarryAdder|full_adder_gen[27].FullAdders|c_out~0_combout ;
wire \CarryAdder|full_adder_gen[27].FullAdders|c_out~1_combout ;
wire \NormalAdder|full_adder_gen[24].FullAdders|c_out~0_combout ;
wire \CarryAdder|full_adder_gen[24].FullAdders|c_out~0_combout ;
wire \CarryAdder|full_adder_gen[21].FullAdders|c_out~0_combout ;
wire \CarryAdder|full_adder_gen[21].FullAdders|c_out~1_combout ;
wire \NormalAdder|full_adder_gen[18].FullAdders|c_out~0_combout ;
wire \CarryAdder|full_adder_gen[18].FullAdders|c_out~0_combout ;
wire \NormalAdder|full_adder_gen[15].FullAdders|c_out~0_combout ;
wire \CarryAdder|full_adder_gen[15].FullAdders|c_out~0_combout ;
wire \Mux32~8_combout ;
wire \Mux32~5_combout ;
wire \NormalAdder|full_adder_gen[1].FullAdders|c_out~0_combout ;
wire \NormalAdder|full_adder_gen[2].FullAdders|c_out~0_combout ;
wire \NormalAdder|full_adder_gen[4].FullAdders|c_out~0_combout ;
wire \NormalAdder|full_adder_gen[4].FullAdders|c_out~1_combout ;
wire \NormalAdder|full_adder_gen[5].FullAdders|c_out~0_combout ;
wire \NormalAdder|full_adder_gen[6].FullAdders|c_out~0_combout ;
wire \NormalAdder|full_adder_gen[7].FullAdders|c_out~1_combout ;
wire \NormalAdder|full_adder_gen[8].FullAdders|c_out~0_combout ;
wire \NormalAdder|full_adder_gen[9].FullAdders|c_out~0_combout ;
wire \NormalAdder|full_adder_gen[7].FullAdders|c_out~0_combout ;
wire \CarryAdder|full_adder_gen[7].FullAdders|c_out~0_combout ;
wire \CarryAdder|full_adder_gen[4].FullAdders|c_out~0_combout ;
wire \CarryAdder|full_adder_gen[0].FullAdders|c_out~0_combout ;
wire \CarryAdder|full_adder_gen[1].FullAdders|c_out~0_combout ;
wire \CarryAdder|full_adder_gen[2].FullAdders|c_out~0_combout ;
wire \CarryAdder|full_adder_gen[4].FullAdders|c_out~1_combout ;
wire \CarryAdder|full_adder_gen[4].FullAdders|c_out~2_combout ;
wire \CarryAdder|full_adder_gen[5].FullAdders|c_out~0_combout ;
wire \CarryAdder|full_adder_gen[7].FullAdders|c_out~1_combout ;
wire \CarryAdder|full_adder_gen[8].FullAdders|c_out~0_combout ;
wire \CarryAdder|full_adder_gen[9].FullAdders|c_out~0_combout ;
wire \Mux32~6_combout ;
wire \Mux32~7_combout ;
wire \Mux32~9_combout ;
wire \Mux32~10_combout ;
wire \Mux32~11_combout ;
wire \Mux32~12_combout ;
wire \Mux32~13_combout ;
wire \Mux32~14_combout ;
wire \Mux32~15_combout ;
wire \Mux32~16_combout ;
wire \Mux32~17_combout ;
wire \Mux32~18_combout ;
wire \Mux32~19_combout ;
wire \Mux32~20_combout ;
wire \Mux32~21_combout ;
wire \Mux32~23_combout ;
wire \flags[2]~reg0_q ;
wire \cadder_cin~q ;
wire \Mux31~0_combout ;
wire \Mux31~2_combout ;
wire \result[0]~reg0_q ;
wire \result[2]~3_combout ;
wire \NormalAdder|full_adder_gen[1].FullAdders|Adder2|s~combout ;
wire \result[2]~2_combout ;
wire \CarryAdder|full_adder_gen[1].FullAdders|Adder2|s~combout ;
wire \Mux30~0_combout ;
wire \SubCarry|full_adder_generate[1].FullAdd|Adder2|s~combout ;
wire \Mux30~1_combout ;
wire \Mux30~2_combout ;
wire \result[1]~reg0_q ;
wire \SubCarry|full_adder_generate[2].FullAdd|Adder1|s~0_combout ;
wire \CarryAdder|full_adder_gen[2].FullAdders|Adder2|s~combout ;
wire \Mux29~0_combout ;
wire \NormalAdder|full_adder_gen[2].FullAdders|Adder2|s~combout ;
wire \SubCarry|full_adder_generate[2].FullAdd|Adder2|s~combout ;
wire \Mux29~1_combout ;
wire \Mux29~2_combout ;
wire \result[2]~reg0_q ;
wire \SubCarry|full_adder_generate[3].FullAdd|Adder1|s~0_combout ;
wire \CarryAdder|full_adder_gen[3].FullAdders|Adder2|s~combout ;
wire \Mux28~0_combout ;
wire \NormalAdder|full_adder_gen[3].FullAdders|Adder2|s~combout ;
wire \SubCarry|full_adder_generate[3].FullAdd|Adder2|s~combout ;
wire \Mux28~1_combout ;
wire \Mux28~2_combout ;
wire \result[3]~reg0_q ;
wire \CarryAdder|full_adder_gen[4].FullAdders|Adder2|s~combout ;
wire \Mux27~0_combout ;
wire \SubCarry|full_adder_generate[4].FullAdd|Adder2|s~combout ;
wire \NormalAdder|full_adder_gen[4].FullAdders|Adder2|s~combout ;
wire \Mux27~1_combout ;
wire \Mux27~2_combout ;
wire \result[4]~reg0_q ;
wire \CarryAdder|full_adder_gen[5].FullAdders|Adder2|s~combout ;
wire \Mux26~0_combout ;
wire \SubCarry|full_adder_generate[5].FullAdd|Adder2|s~combout ;
wire \NormalAdder|full_adder_gen[5].FullAdders|Adder2|s~combout ;
wire \Mux26~1_combout ;
wire \Mux26~2_combout ;
wire \result[5]~reg0_q ;
wire \CarryAdder|full_adder_gen[6].FullAdders|Adder2|s~combout ;
wire \Mux25~0_combout ;
wire \NormalAdder|full_adder_gen[6].FullAdders|Adder2|s~combout ;
wire \SubCarry|full_adder_generate[6].FullAdd|Adder2|s~combout ;
wire \Mux25~1_combout ;
wire \Mux25~2_combout ;
wire \result[6]~reg0_q ;
wire \SubCarry|full_adder_generate[7].FullAdd|Adder1|s~0_combout ;
wire \SubCarry|full_adder_generate[7].FullAdd|Adder2|s~combout ;
wire \NormalAdder|full_adder_gen[7].FullAdders|Adder2|s~combout ;
wire \CarryAdder|full_adder_gen[7].FullAdders|Adder2|s~combout ;
wire \Mux24~0_combout ;
wire \Mux24~1_combout ;
wire \Mux24~2_combout ;
wire \result[7]~reg0_q ;
wire \CarryAdder|full_adder_gen[8].FullAdders|Adder2|s~combout ;
wire \Mux23~0_combout ;
wire \NormalAdder|full_adder_gen[8].FullAdders|Adder2|s~combout ;
wire \SubCarry|full_adder_generate[8].FullAdd|Adder2|s~combout ;
wire \Mux23~1_combout ;
wire \Mux23~2_combout ;
wire \result[8]~reg0_q ;
wire \CarryAdder|full_adder_gen[9].FullAdders|Adder2|s~combout ;
wire \Mux22~0_combout ;
wire \SubCarry|full_adder_generate[9].FullAdd|Adder2|s~combout ;
wire \NormalAdder|full_adder_gen[9].FullAdders|Adder2|s~combout ;
wire \Mux22~1_combout ;
wire \Mux22~2_combout ;
wire \result[9]~reg0_q ;
wire \SubCarry|full_adder_generate[10].FullAdd|Adder2|s~combout ;
wire \NormalAdder|full_adder_gen[10].FullAdders|Adder2|s~combout ;
wire \CarryAdder|full_adder_gen[10].FullAdders|Adder2|s~combout ;
wire \Mux21~0_combout ;
wire \Mux21~1_combout ;
wire \Mux21~2_combout ;
wire \result[10]~reg0_q ;
wire \CarryAdder|full_adder_gen[10].FullAdders|c_out~0_combout ;
wire \CarryAdder|full_adder_gen[11].FullAdders|Adder2|s~combout ;
wire \SubCarry|full_adder_generate[11].FullAdd|Adder2|s~combout ;
wire \Mux20~0_combout ;
wire \NormalAdder|full_adder_gen[10].FullAdders|c_out~0_combout ;
wire \NormalAdder|full_adder_gen[11].FullAdders|Adder2|s~combout ;
wire \Mux20~1_combout ;
wire \Mux20~2_combout ;
wire \result[11]~reg0_q ;
wire \SubCarry|full_adder_generate[12].FullAdd|Adder1|s~0_combout ;
wire \NormalAdder|full_adder_gen[12].FullAdders|Adder2|s~combout ;
wire \SubCarry|full_adder_generate[12].FullAdd|Adder2|s~combout ;
wire \CarryAdder|full_adder_gen[12].FullAdders|Adder2|s~combout ;
wire \Mux19~0_combout ;
wire \Mux19~1_combout ;
wire \Mux19~2_combout ;
wire \result[12]~reg0_q ;
wire \SubCarry|full_adder_generate[13].FullAdd|Adder2|s~combout ;
wire \Mux18~0_combout ;
wire \NormalAdder|full_adder_gen[11].FullAdders|c_out~0_combout ;
wire \NormalAdder|full_adder_gen[12].FullAdders|c_out~1_combout ;
wire \NormalAdder|full_adder_gen[13].FullAdders|Adder2|s~combout ;
wire \CarryAdder|full_adder_gen[12].FullAdders|c_out~0_combout ;
wire \CarryAdder|full_adder_gen[12].FullAdders|c_out~1_combout ;
wire \NormalAdder|full_adder_gen[12].FullAdders|c_out~0_combout ;
wire \CarryAdder|full_adder_gen[13].FullAdders|Adder2|s~combout ;
wire \Mux18~1_combout ;
wire \Mux18~2_combout ;
wire \result[13]~reg0_q ;
wire \NormalAdder|full_adder_gen[13].FullAdders|c_out~0_combout ;
wire \NormalAdder|full_adder_gen[14].FullAdders|Adder2|s~combout ;
wire \SubCarry|full_adder_generate[14].FullAdd|Adder2|s~combout ;
wire \CarryAdder|full_adder_gen[13].FullAdders|c_out~0_combout ;
wire \CarryAdder|full_adder_gen[14].FullAdders|Adder2|s~combout ;
wire \Mux17~0_combout ;
wire \Mux17~1_combout ;
wire \Mux17~2_combout ;
wire \result[14]~reg0_q ;
wire \SubCarry|full_adder_generate[15].FullAdd|Adder1|s~0_combout ;
wire \CarryAdder|full_adder_gen[15].FullAdders|Adder2|s~combout ;
wire \SubCarry|full_adder_generate[15].FullAdd|Adder2|s~combout ;
wire \Mux16~0_combout ;
wire \NormalAdder|full_adder_gen[15].FullAdders|Adder2|s~combout ;
wire \Mux16~1_combout ;
wire \Mux16~2_combout ;
wire \result[15]~reg0_q ;
wire \SubCarry|full_adder_generate[16].FullAdd|Adder2|s~combout ;
wire \NormalAdder|full_adder_gen[14].FullAdders|c_out~0_combout ;
wire \NormalAdder|full_adder_gen[15].FullAdders|c_out~1_combout ;
wire \NormalAdder|full_adder_gen[16].FullAdders|Adder2|s~combout ;
wire \CarryAdder|full_adder_gen[15].FullAdders|c_out~1_combout ;
wire \CarryAdder|full_adder_gen[16].FullAdders|Adder2|s~combout ;
wire \Mux15~0_combout ;
wire \Mux15~1_combout ;
wire \Mux15~2_combout ;
wire \result[16]~reg0_q ;
wire \CarryAdder|full_adder_gen[16].FullAdders|c_out~0_combout ;
wire \CarryAdder|full_adder_gen[17].FullAdders|Adder2|s~combout ;
wire \SubCarry|full_adder_generate[17].FullAdd|Adder2|s~combout ;
wire \Mux14~0_combout ;
wire \NormalAdder|full_adder_gen[16].FullAdders|c_out~0_combout ;
wire \NormalAdder|full_adder_gen[17].FullAdders|Adder2|s~combout ;
wire \Mux14~1_combout ;
wire \Mux14~2_combout ;
wire \result[17]~reg0_q ;
wire \SubCarry|full_adder_generate[18].FullAdd|Adder1|s~0_combout ;
wire \SubCarry|full_adder_generate[18].FullAdd|Adder2|s~combout ;
wire \NormalAdder|full_adder_gen[18].FullAdders|Adder2|s~combout ;
wire \CarryAdder|full_adder_gen[18].FullAdders|Adder2|s~combout ;
wire \Mux13~0_combout ;
wire \Mux13~1_combout ;
wire \Mux13~2_combout ;
wire \result[18]~reg0_q ;
wire \SubCarry|full_adder_generate[19].FullAdd|Adder2|s~combout ;
wire \Mux12~0_combout ;
wire \NormalAdder|full_adder_gen[17].FullAdders|c_out~0_combout ;
wire \NormalAdder|full_adder_gen[18].FullAdders|c_out~1_combout ;
wire \NormalAdder|full_adder_gen[19].FullAdders|Adder2|s~combout ;
wire \CarryAdder|full_adder_gen[18].FullAdders|c_out~1_combout ;
wire \CarryAdder|full_adder_gen[19].FullAdders|Adder2|s~combout ;
wire \Mux12~1_combout ;
wire \Mux12~2_combout ;
wire \result[19]~reg0_q ;
wire \NormalAdder|full_adder_gen[19].FullAdders|c_out~0_combout ;
wire \NormalAdder|full_adder_gen[20].FullAdders|Adder2|s~combout ;
wire \SubCarry|full_adder_generate[20].FullAdd|Adder2|s~combout ;
wire \CarryAdder|full_adder_gen[19].FullAdders|c_out~0_combout ;
wire \CarryAdder|full_adder_gen[20].FullAdders|Adder2|s~combout ;
wire \Mux11~0_combout ;
wire \Mux11~1_combout ;
wire \Mux11~2_combout ;
wire \result[20]~reg0_q ;
wire \SubCarry|full_adder_generate[21].FullAdd|Adder1|s~0_combout ;
wire \NormalAdder|full_adder_gen[21].FullAdders|Adder2|s~combout ;
wire \SubCarry|full_adder_generate[21].FullAdd|Adder2|s~combout ;
wire \Mux10~0_combout ;
wire \CarryAdder|full_adder_gen[21].FullAdders|Adder2|s~combout ;
wire \Mux10~1_combout ;
wire \Mux10~2_combout ;
wire \result[21]~reg0_q ;
wire \NormalAdder|full_adder_gen[20].FullAdders|c_out~0_combout ;
wire \NormalAdder|full_adder_gen[21].FullAdders|c_out~0_combout ;
wire \NormalAdder|full_adder_gen[22].FullAdders|Adder2|s~combout ;
wire \SubCarry|full_adder_generate[22].FullAdd|Adder2|s~combout ;
wire \CarryAdder|full_adder_gen[21].FullAdders|c_out~2_combout ;
wire \CarryAdder|full_adder_gen[22].FullAdders|Adder2|s~combout ;
wire \Mux9~0_combout ;
wire \Mux9~1_combout ;
wire \Mux9~2_combout ;
wire \result[22]~reg0_q ;
wire \SubCarry|full_adder_generate[23].FullAdd|Adder2|s~combout ;
wire \Mux8~0_combout ;
wire \NormalAdder|full_adder_gen[22].FullAdders|c_out~0_combout ;
wire \NormalAdder|full_adder_gen[23].FullAdders|Adder2|s~combout ;
wire \CarryAdder|full_adder_gen[22].FullAdders|c_out~0_combout ;
wire \CarryAdder|full_adder_gen[23].FullAdders|Adder2|s~combout ;
wire \Mux8~1_combout ;
wire \Mux8~2_combout ;
wire \result[23]~reg0_q ;
wire \SubCarry|full_adder_generate[24].FullAdd|Adder1|s~0_combout ;
wire \NormalAdder|full_adder_gen[24].FullAdders|Adder2|s~combout ;
wire \SubCarry|full_adder_generate[24].FullAdd|Adder2|s~combout ;
wire \CarryAdder|full_adder_gen[24].FullAdders|Adder2|s~combout ;
wire \Mux7~0_combout ;
wire \Mux7~1_combout ;
wire \Mux7~2_combout ;
wire \result[24]~reg0_q ;
wire \NormalAdder|full_adder_gen[23].FullAdders|c_out~0_combout ;
wire \NormalAdder|full_adder_gen[24].FullAdders|c_out~1_combout ;
wire \NormalAdder|full_adder_gen[25].FullAdders|Adder2|s~combout ;
wire \SubCarry|full_adder_generate[25].FullAdd|Adder2|s~combout ;
wire \Mux6~0_combout ;
wire \CarryAdder|full_adder_gen[24].FullAdders|c_out~1_combout ;
wire \CarryAdder|full_adder_gen[25].FullAdders|Adder2|s~combout ;
wire \Mux6~1_combout ;
wire \Mux6~2_combout ;
wire \result[25]~reg0_q ;
wire \SubCarry|full_adder_generate[26].FullAdd|Adder2|s~combout ;
wire \NormalAdder|full_adder_gen[25].FullAdders|c_out~0_combout ;
wire \NormalAdder|full_adder_gen[26].FullAdders|Adder2|s~combout ;
wire \CarryAdder|full_adder_gen[25].FullAdders|c_out~0_combout ;
wire \CarryAdder|full_adder_gen[26].FullAdders|Adder2|s~combout ;
wire \Mux5~0_combout ;
wire \Mux5~1_combout ;
wire \Mux5~2_combout ;
wire \result[26]~reg0_q ;
wire \SubCarry|full_adder_generate[27].FullAdd|Adder1|s~0_combout ;
wire \SubCarry|full_adder_generate[27].FullAdd|Adder2|s~combout ;
wire \Mux4~0_combout ;
wire \NormalAdder|full_adder_gen[27].FullAdders|Adder2|s~combout ;
wire \CarryAdder|full_adder_gen[27].FullAdders|Adder2|s~combout ;
wire \Mux4~1_combout ;
wire \Mux4~2_combout ;
wire \result[27]~reg0_q ;
wire \SubCarry|full_adder_generate[28].FullAdd|Adder2|s~combout ;
wire \NormalAdder|full_adder_gen[26].FullAdders|c_out~0_combout ;
wire \NormalAdder|full_adder_gen[27].FullAdders|c_out~8_combout ;
wire \NormalAdder|full_adder_gen[28].FullAdders|Adder2|s~combout ;
wire \CarryAdder|full_adder_gen[27].FullAdders|c_out~2_combout ;
wire \CarryAdder|full_adder_gen[28].FullAdders|Adder2|s~combout ;
wire \Mux3~0_combout ;
wire \Mux3~1_combout ;
wire \Mux3~2_combout ;
wire \result[28]~reg0_q ;
wire \SubCarry|full_adder_generate[29].FullAdd|Adder2|s~combout ;
wire \NormalAdder|full_adder_gen[28].FullAdders|c_out~0_combout ;
wire \NormalAdder|full_adder_gen[29].FullAdders|Adder2|s~combout ;
wire \CarryAdder|full_adder_gen[28].FullAdders|c_out~0_combout ;
wire \Mux2~0_combout ;
wire \Mux2~1_combout ;
wire \Mux2~2_combout ;
wire \result[29]~reg0_q ;
wire \SubCarry|full_adder_generate[30].FullAdd|Adder1|s~0_combout ;
wire \SubCarry|full_adder_generate[30].FullAdd|Adder2|s~combout ;
wire \NormalAdder|full_adder_gen[30].FullAdders|Adder2|s~combout ;
wire \CarryAdder|full_adder_gen[30].FullAdders|Adder2|s~combout ;
wire \Mux1~0_combout ;
wire \Mux1~1_combout ;
wire \Mux1~2_combout ;
wire \result[30]~reg0_q ;
wire \SubCarry|full_adder_generate[31].FullAdd|Adder1|s~0_combout ;
wire \SubCarry|full_adder_generate[31].FullAdd|Adder2|s~combout ;
wire \Mux0~3_combout ;
wire \NormalAdder|full_adder_gen[29].FullAdders|c_out~0_combout ;
wire \NormalAdder|full_adder_gen[31].FullAdders|Adder2|s~combout ;
wire \CarryAdder|full_adder_gen[29].FullAdders|c_out~0_combout ;
wire \CarryAdder|full_adder_gen[31].FullAdders|Adder2|s~combout ;
wire \Mux0~2_combout ;
wire \Mux0~4_combout ;
wire \result[31]~reg0_q ;
wire \Mux34~0_combout ;
wire \Mux34~1_combout ;
wire \flags[0]~reg0_q ;
wire \Mux33~49_combout ;
wire \Mux33~26_combout ;
wire \Mux33~27_combout ;
wire \Mux33~28_combout ;
wire \Mux33~29_combout ;
wire \Mux33~30_combout ;
wire \Mux33~31_combout ;
wire \Mux33~32_combout ;
wire \Mux33~33_combout ;
wire \Mux33~34_combout ;
wire \Mux33~35_combout ;
wire \Mux33~41_combout ;
wire \Mux33~43_combout ;
wire \Mux33~42_combout ;
wire \Mux33~44_combout ;
wire \Mux33~45_combout ;
wire \Mux33~39_combout ;
wire \Mux33~37_combout ;
wire \Mux33~36_combout ;
wire \Mux33~38_combout ;
wire \Mux33~40_combout ;
wire \Mux33~46_combout ;
wire \Mux33~47_combout ;
wire \Mux33~14_combout ;
wire \Mux33~15_combout ;
wire \Mux33~16_combout ;
wire \Mux33~17_combout ;
wire \Mux33~18_combout ;
wire \Mux33~19_combout ;
wire \Mux33~20_combout ;
wire \Mux33~21_combout ;
wire \Mux33~22_combout ;
wire \Mux33~23_combout ;
wire \Mux33~24_combout ;
wire \Mux33~12_combout ;
wire \NormalAdder|full_adder_gen[0].FullAdders|Adder1|s~0_combout ;
wire \Mux33~2_combout ;
wire \Mux33~3_combout ;
wire \Mux33~4_combout ;
wire \Mux33~5_combout ;
wire \Mux33~6_combout ;
wire \Mux33~7_combout ;
wire \Mux33~8_combout ;
wire \Mux33~9_combout ;
wire \Mux33~10_combout ;
wire \Mux33~11_combout ;
wire \Mux33~13_combout ;
wire \Mux33~25_combout ;
wire \Mux33~48_combout ;
wire \flags[1]~reg0_q ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y48_N20
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N16
fiftyfivenm_io_obuf \result[0]~output (
	.i(\result[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[0]~output .bus_hold = "false";
defparam \result[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
fiftyfivenm_io_obuf \result[1]~output (
	.i(\result[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[1]~output .bus_hold = "false";
defparam \result[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N9
fiftyfivenm_io_obuf \result[2]~output (
	.i(\result[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[2]~output .bus_hold = "false";
defparam \result[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N16
fiftyfivenm_io_obuf \result[3]~output (
	.i(\result[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[3]~output .bus_hold = "false";
defparam \result[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
fiftyfivenm_io_obuf \result[4]~output (
	.i(\result[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[4]~output .bus_hold = "false";
defparam \result[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
fiftyfivenm_io_obuf \result[5]~output (
	.i(\result[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[5]~output .bus_hold = "false";
defparam \result[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N9
fiftyfivenm_io_obuf \result[6]~output (
	.i(\result[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[6]~output .bus_hold = "false";
defparam \result[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
fiftyfivenm_io_obuf \result[7]~output (
	.i(\result[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[7]~output .bus_hold = "false";
defparam \result[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N16
fiftyfivenm_io_obuf \result[8]~output (
	.i(\result[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[8]~output .bus_hold = "false";
defparam \result[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N30
fiftyfivenm_io_obuf \result[9]~output (
	.i(\result[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[9]~output .bus_hold = "false";
defparam \result[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N30
fiftyfivenm_io_obuf \result[10]~output (
	.i(\result[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[10]~output .bus_hold = "false";
defparam \result[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N2
fiftyfivenm_io_obuf \result[11]~output (
	.i(\result[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[11]~output .bus_hold = "false";
defparam \result[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
fiftyfivenm_io_obuf \result[12]~output (
	.i(\result[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[12]~output .bus_hold = "false";
defparam \result[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
fiftyfivenm_io_obuf \result[13]~output (
	.i(\result[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[13]~output .bus_hold = "false";
defparam \result[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N23
fiftyfivenm_io_obuf \result[14]~output (
	.i(\result[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[14]~output .bus_hold = "false";
defparam \result[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N9
fiftyfivenm_io_obuf \result[15]~output (
	.i(\result[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[15]~output .bus_hold = "false";
defparam \result[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N16
fiftyfivenm_io_obuf \result[16]~output (
	.i(\result[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[16]~output .bus_hold = "false";
defparam \result[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
fiftyfivenm_io_obuf \result[17]~output (
	.i(\result[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[17]~output .bus_hold = "false";
defparam \result[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N23
fiftyfivenm_io_obuf \result[18]~output (
	.i(\result[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[18]~output .bus_hold = "false";
defparam \result[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N16
fiftyfivenm_io_obuf \result[19]~output (
	.i(\result[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[19]~output .bus_hold = "false";
defparam \result[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N30
fiftyfivenm_io_obuf \result[20]~output (
	.i(\result[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[20]~output .bus_hold = "false";
defparam \result[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
fiftyfivenm_io_obuf \result[21]~output (
	.i(\result[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[21]~output .bus_hold = "false";
defparam \result[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
fiftyfivenm_io_obuf \result[22]~output (
	.i(\result[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[22]~output .bus_hold = "false";
defparam \result[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
fiftyfivenm_io_obuf \result[23]~output (
	.i(\result[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[23]~output .bus_hold = "false";
defparam \result[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
fiftyfivenm_io_obuf \result[24]~output (
	.i(\result[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[24]~output .bus_hold = "false";
defparam \result[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
fiftyfivenm_io_obuf \result[25]~output (
	.i(\result[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[25]~output .bus_hold = "false";
defparam \result[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
fiftyfivenm_io_obuf \result[26]~output (
	.i(\result[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[26]~output .bus_hold = "false";
defparam \result[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
fiftyfivenm_io_obuf \result[27]~output (
	.i(\result[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[27]~output .bus_hold = "false";
defparam \result[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N30
fiftyfivenm_io_obuf \result[28]~output (
	.i(\result[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[28]~output .bus_hold = "false";
defparam \result[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N30
fiftyfivenm_io_obuf \result[29]~output (
	.i(\result[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[29]~output .bus_hold = "false";
defparam \result[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
fiftyfivenm_io_obuf \result[30]~output (
	.i(\result[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[30]~output .bus_hold = "false";
defparam \result[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N30
fiftyfivenm_io_obuf \result[31]~output (
	.i(\result[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[31]~output .bus_hold = "false";
defparam \result[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N30
fiftyfivenm_io_obuf \flags[0]~output (
	.i(\flags[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\flags[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \flags[0]~output .bus_hold = "false";
defparam \flags[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
fiftyfivenm_io_obuf \flags[1]~output (
	.i(\flags[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\flags[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \flags[1]~output .bus_hold = "false";
defparam \flags[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N30
fiftyfivenm_io_obuf \flags[2]~output (
	.i(\flags[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\flags[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \flags[2]~output .bus_hold = "false";
defparam \flags[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y39_N16
fiftyfivenm_io_obuf \flags[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\flags[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \flags[3]~output .bus_hold = "false";
defparam \flags[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
fiftyfivenm_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .listen_to_nsleep_signal = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
fiftyfivenm_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N8
fiftyfivenm_io_ibuf \instruction[1]~input (
	.i(instruction[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\instruction[1]~input_o ));
// synopsys translate_off
defparam \instruction[1]~input .bus_hold = "false";
defparam \instruction[1]~input .listen_to_nsleep_signal = "false";
defparam \instruction[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N8
fiftyfivenm_io_ibuf \instruction[3]~input (
	.i(instruction[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\instruction[3]~input_o ));
// synopsys translate_off
defparam \instruction[3]~input .bus_hold = "false";
defparam \instruction[3]~input .listen_to_nsleep_signal = "false";
defparam \instruction[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N6
fiftyfivenm_lcell_comb \result[2]~0 (
// Equation(s):
// \result[2]~0_combout  = (!\instruction[1]~input_o  & \instruction[3]~input_o )

	.dataa(gnd),
	.datab(\instruction[1]~input_o ),
	.datac(gnd),
	.datad(\instruction[3]~input_o ),
	.cin(gnd),
	.combout(\result[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \result[2]~0 .lut_mask = 16'h3300;
defparam \result[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N22
fiftyfivenm_io_ibuf \instruction[0]~input (
	.i(instruction[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\instruction[0]~input_o ));
// synopsys translate_off
defparam \instruction[0]~input .bus_hold = "false";
defparam \instruction[0]~input .listen_to_nsleep_signal = "false";
defparam \instruction[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N15
fiftyfivenm_io_ibuf \num2[0]~input (
	.i(num2[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num2[0]~input_o ));
// synopsys translate_off
defparam \num2[0]~input .bus_hold = "false";
defparam \num2[0]~input .listen_to_nsleep_signal = "false";
defparam \num2[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N15
fiftyfivenm_io_ibuf \instruction[2]~input (
	.i(instruction[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\instruction[2]~input_o ));
// synopsys translate_off
defparam \instruction[2]~input .bus_hold = "false";
defparam \instruction[2]~input .listen_to_nsleep_signal = "false";
defparam \instruction[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
fiftyfivenm_io_ibuf \num1[0]~input (
	.i(num1[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num1[0]~input_o ));
// synopsys translate_off
defparam \num1[0]~input .bus_hold = "false";
defparam \num1[0]~input .listen_to_nsleep_signal = "false";
defparam \num1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N28
fiftyfivenm_lcell_comb \Mux31~1 (
// Equation(s):
// \Mux31~1_combout  = (\instruction[2]~input_o  & ((\num2[0]~input_o  $ (\num1[0]~input_o )))) # (!\instruction[2]~input_o  & (\instruction[0]~input_o  & ((!\num1[0]~input_o ))))

	.dataa(\instruction[0]~input_o ),
	.datab(\num2[0]~input_o ),
	.datac(\instruction[2]~input_o ),
	.datad(\num1[0]~input_o ),
	.cin(gnd),
	.combout(\Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~1 .lut_mask = 16'h30CA;
defparam \Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N29
fiftyfivenm_io_ibuf \num1[31]~input (
	.i(num1[31]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num1[31]~input_o ));
// synopsys translate_off
defparam \num1[31]~input .bus_hold = "false";
defparam \num1[31]~input .listen_to_nsleep_signal = "false";
defparam \num1[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N2
fiftyfivenm_lcell_comb \Mux32~22 (
// Equation(s):
// \Mux32~22_combout  = (\num1[31]~input_o  & (\instruction[1]~input_o  & (\instruction[2]~input_o  & !\instruction[3]~input_o )))

	.dataa(\num1[31]~input_o ),
	.datab(\instruction[1]~input_o ),
	.datac(\instruction[2]~input_o ),
	.datad(\instruction[3]~input_o ),
	.cin(gnd),
	.combout(\Mux32~22_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~22 .lut_mask = 16'h0080;
defparam \Mux32~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N8
fiftyfivenm_io_ibuf \num2[31]~input (
	.i(num2[31]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num2[31]~input_o ));
// synopsys translate_off
defparam \num2[31]~input .bus_hold = "false";
defparam \num2[31]~input .listen_to_nsleep_signal = "false";
defparam \num2[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N15
fiftyfivenm_io_ibuf \num2[30]~input (
	.i(num2[30]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num2[30]~input_o ));
// synopsys translate_off
defparam \num2[30]~input .bus_hold = "false";
defparam \num2[30]~input .listen_to_nsleep_signal = "false";
defparam \num2[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \num1[29]~input (
	.i(num1[29]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num1[29]~input_o ));
// synopsys translate_off
defparam \num1[29]~input .bus_hold = "false";
defparam \num1[29]~input .listen_to_nsleep_signal = "false";
defparam \num1[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N22
fiftyfivenm_io_ibuf \num2[29]~input (
	.i(num2[29]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num2[29]~input_o ));
// synopsys translate_off
defparam \num2[29]~input .bus_hold = "false";
defparam \num2[29]~input .listen_to_nsleep_signal = "false";
defparam \num2[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N15
fiftyfivenm_io_ibuf \num1[28]~input (
	.i(num1[28]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num1[28]~input_o ));
// synopsys translate_off
defparam \num1[28]~input .bus_hold = "false";
defparam \num1[28]~input .listen_to_nsleep_signal = "false";
defparam \num1[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N8
fiftyfivenm_io_ibuf \num1[27]~input (
	.i(num1[27]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num1[27]~input_o ));
// synopsys translate_off
defparam \num1[27]~input .bus_hold = "false";
defparam \num1[27]~input .listen_to_nsleep_signal = "false";
defparam \num1[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N15
fiftyfivenm_io_ibuf \num2[27]~input (
	.i(num2[27]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num2[27]~input_o ));
// synopsys translate_off
defparam \num2[27]~input .bus_hold = "false";
defparam \num2[27]~input .listen_to_nsleep_signal = "false";
defparam \num2[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N8
fiftyfivenm_io_ibuf \num1[25]~input (
	.i(num1[25]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num1[25]~input_o ));
// synopsys translate_off
defparam \num1[25]~input .bus_hold = "false";
defparam \num1[25]~input .listen_to_nsleep_signal = "false";
defparam \num1[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N8
fiftyfivenm_io_ibuf \num2[25]~input (
	.i(num2[25]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num2[25]~input_o ));
// synopsys translate_off
defparam \num2[25]~input .bus_hold = "false";
defparam \num2[25]~input .listen_to_nsleep_signal = "false";
defparam \num2[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N8
fiftyfivenm_io_ibuf \num1[23]~input (
	.i(num1[23]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num1[23]~input_o ));
// synopsys translate_off
defparam \num1[23]~input .bus_hold = "false";
defparam \num1[23]~input .listen_to_nsleep_signal = "false";
defparam \num1[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
fiftyfivenm_io_ibuf \num2[23]~input (
	.i(num2[23]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num2[23]~input_o ));
// synopsys translate_off
defparam \num2[23]~input .bus_hold = "false";
defparam \num2[23]~input .listen_to_nsleep_signal = "false";
defparam \num2[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N1
fiftyfivenm_io_ibuf \num2[22]~input (
	.i(num2[22]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num2[22]~input_o ));
// synopsys translate_off
defparam \num2[22]~input .bus_hold = "false";
defparam \num2[22]~input .listen_to_nsleep_signal = "false";
defparam \num2[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
fiftyfivenm_io_ibuf \num1[21]~input (
	.i(num1[21]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num1[21]~input_o ));
// synopsys translate_off
defparam \num1[21]~input .bus_hold = "false";
defparam \num1[21]~input .listen_to_nsleep_signal = "false";
defparam \num1[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N1
fiftyfivenm_io_ibuf \num2[21]~input (
	.i(num2[21]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num2[21]~input_o ));
// synopsys translate_off
defparam \num2[21]~input .bus_hold = "false";
defparam \num2[21]~input .listen_to_nsleep_signal = "false";
defparam \num2[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N1
fiftyfivenm_io_ibuf \num2[20]~input (
	.i(num2[20]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num2[20]~input_o ));
// synopsys translate_off
defparam \num2[20]~input .bus_hold = "false";
defparam \num2[20]~input .listen_to_nsleep_signal = "false";
defparam \num2[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y39_N22
fiftyfivenm_io_ibuf \num1[20]~input (
	.i(num1[20]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num1[20]~input_o ));
// synopsys translate_off
defparam \num1[20]~input .bus_hold = "false";
defparam \num1[20]~input .listen_to_nsleep_signal = "false";
defparam \num1[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N15
fiftyfivenm_io_ibuf \num2[19]~input (
	.i(num2[19]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num2[19]~input_o ));
// synopsys translate_off
defparam \num2[19]~input .bus_hold = "false";
defparam \num2[19]~input .listen_to_nsleep_signal = "false";
defparam \num2[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N8
fiftyfivenm_io_ibuf \num1[18]~input (
	.i(num1[18]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num1[18]~input_o ));
// synopsys translate_off
defparam \num1[18]~input .bus_hold = "false";
defparam \num1[18]~input .listen_to_nsleep_signal = "false";
defparam \num1[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N8
fiftyfivenm_io_ibuf \num2[18]~input (
	.i(num2[18]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num2[18]~input_o ));
// synopsys translate_off
defparam \num2[18]~input .bus_hold = "false";
defparam \num2[18]~input .listen_to_nsleep_signal = "false";
defparam \num2[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N22
fiftyfivenm_io_ibuf \num1[16]~input (
	.i(num1[16]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num1[16]~input_o ));
// synopsys translate_off
defparam \num1[16]~input .bus_hold = "false";
defparam \num1[16]~input .listen_to_nsleep_signal = "false";
defparam \num1[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
fiftyfivenm_io_ibuf \num2[16]~input (
	.i(num2[16]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num2[16]~input_o ));
// synopsys translate_off
defparam \num2[16]~input .bus_hold = "false";
defparam \num2[16]~input .listen_to_nsleep_signal = "false";
defparam \num2[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N22
fiftyfivenm_io_ibuf \num1[15]~input (
	.i(num1[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num1[15]~input_o ));
// synopsys translate_off
defparam \num1[15]~input .bus_hold = "false";
defparam \num1[15]~input .listen_to_nsleep_signal = "false";
defparam \num1[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y39_N15
fiftyfivenm_io_ibuf \num2[14]~input (
	.i(num2[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num2[14]~input_o ));
// synopsys translate_off
defparam \num2[14]~input .bus_hold = "false";
defparam \num2[14]~input .listen_to_nsleep_signal = "false";
defparam \num2[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N29
fiftyfivenm_io_ibuf \num1[14]~input (
	.i(num1[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num1[14]~input_o ));
// synopsys translate_off
defparam \num1[14]~input .bus_hold = "false";
defparam \num1[14]~input .listen_to_nsleep_signal = "false";
defparam \num1[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y39_N8
fiftyfivenm_io_ibuf \num1[13]~input (
	.i(num1[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num1[13]~input_o ));
// synopsys translate_off
defparam \num1[13]~input .bus_hold = "false";
defparam \num1[13]~input .listen_to_nsleep_signal = "false";
defparam \num1[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y39_N1
fiftyfivenm_io_ibuf \num2[13]~input (
	.i(num2[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num2[13]~input_o ));
// synopsys translate_off
defparam \num2[13]~input .bus_hold = "false";
defparam \num2[13]~input .listen_to_nsleep_signal = "false";
defparam \num2[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N8
fiftyfivenm_io_ibuf \num2[12]~input (
	.i(num2[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num2[12]~input_o ));
// synopsys translate_off
defparam \num2[12]~input .bus_hold = "false";
defparam \num2[12]~input .listen_to_nsleep_signal = "false";
defparam \num2[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
fiftyfivenm_io_ibuf \num1[12]~input (
	.i(num1[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num1[12]~input_o ));
// synopsys translate_off
defparam \num1[12]~input .bus_hold = "false";
defparam \num1[12]~input .listen_to_nsleep_signal = "false";
defparam \num1[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N29
fiftyfivenm_io_ibuf \num2[11]~input (
	.i(num2[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num2[11]~input_o ));
// synopsys translate_off
defparam \num2[11]~input .bus_hold = "false";
defparam \num2[11]~input .listen_to_nsleep_signal = "false";
defparam \num2[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y39_N22
fiftyfivenm_io_ibuf \num1[11]~input (
	.i(num1[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num1[11]~input_o ));
// synopsys translate_off
defparam \num1[11]~input .bus_hold = "false";
defparam \num1[11]~input .listen_to_nsleep_signal = "false";
defparam \num1[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N8
fiftyfivenm_io_ibuf \num2[10]~input (
	.i(num2[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num2[10]~input_o ));
// synopsys translate_off
defparam \num2[10]~input .bus_hold = "false";
defparam \num2[10]~input .listen_to_nsleep_signal = "false";
defparam \num2[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N29
fiftyfivenm_io_ibuf \num1[10]~input (
	.i(num1[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num1[10]~input_o ));
// synopsys translate_off
defparam \num1[10]~input .bus_hold = "false";
defparam \num1[10]~input .listen_to_nsleep_signal = "false";
defparam \num1[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N29
fiftyfivenm_io_ibuf \num1[9]~input (
	.i(num1[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num1[9]~input_o ));
// synopsys translate_off
defparam \num1[9]~input .bus_hold = "false";
defparam \num1[9]~input .listen_to_nsleep_signal = "false";
defparam \num1[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
fiftyfivenm_io_ibuf \num1[8]~input (
	.i(num1[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num1[8]~input_o ));
// synopsys translate_off
defparam \num1[8]~input .bus_hold = "false";
defparam \num1[8]~input .listen_to_nsleep_signal = "false";
defparam \num1[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N29
fiftyfivenm_io_ibuf \num2[8]~input (
	.i(num2[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num2[8]~input_o ));
// synopsys translate_off
defparam \num2[8]~input .bus_hold = "false";
defparam \num2[8]~input .listen_to_nsleep_signal = "false";
defparam \num2[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y39_N29
fiftyfivenm_io_ibuf \num2[7]~input (
	.i(num2[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num2[7]~input_o ));
// synopsys translate_off
defparam \num2[7]~input .bus_hold = "false";
defparam \num2[7]~input .listen_to_nsleep_signal = "false";
defparam \num2[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
fiftyfivenm_io_ibuf \num1[7]~input (
	.i(num1[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num1[7]~input_o ));
// synopsys translate_off
defparam \num1[7]~input .bus_hold = "false";
defparam \num1[7]~input .listen_to_nsleep_signal = "false";
defparam \num1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y39_N22
fiftyfivenm_io_ibuf \num2[6]~input (
	.i(num2[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num2[6]~input_o ));
// synopsys translate_off
defparam \num2[6]~input .bus_hold = "false";
defparam \num2[6]~input .listen_to_nsleep_signal = "false";
defparam \num2[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
fiftyfivenm_io_ibuf \num2[4]~input (
	.i(num2[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num2[4]~input_o ));
// synopsys translate_off
defparam \num2[4]~input .bus_hold = "false";
defparam \num2[4]~input .listen_to_nsleep_signal = "false";
defparam \num2[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N22
fiftyfivenm_io_ibuf \num1[4]~input (
	.i(num1[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num1[4]~input_o ));
// synopsys translate_off
defparam \num1[4]~input .bus_hold = "false";
defparam \num1[4]~input .listen_to_nsleep_signal = "false";
defparam \num1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N6
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[4].FullAdd|Adder1|c_out (
// Equation(s):
// \SubCarry|full_adder_generate[4].FullAdd|Adder1|c_out~combout  = (!\num2[4]~input_o  & \num1[4]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\num2[4]~input_o ),
	.datad(\num1[4]~input_o ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[4].FullAdd|Adder1|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[4].FullAdd|Adder1|c_out .lut_mask = 16'h0F00;
defparam \SubCarry|full_adder_generate[4].FullAdd|Adder1|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
fiftyfivenm_io_ibuf \num1[2]~input (
	.i(num1[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num1[2]~input_o ));
// synopsys translate_off
defparam \num1[2]~input .bus_hold = "false";
defparam \num1[2]~input .listen_to_nsleep_signal = "false";
defparam \num1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y39_N15
fiftyfivenm_io_ibuf \num2[2]~input (
	.i(num2[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num2[2]~input_o ));
// synopsys translate_off
defparam \num2[2]~input .bus_hold = "false";
defparam \num2[2]~input .listen_to_nsleep_signal = "false";
defparam \num2[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N8
fiftyfivenm_io_ibuf \num1[1]~input (
	.i(num1[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num1[1]~input_o ));
// synopsys translate_off
defparam \num1[1]~input .bus_hold = "false";
defparam \num1[1]~input .listen_to_nsleep_signal = "false";
defparam \num1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
fiftyfivenm_io_ibuf \num2[1]~input (
	.i(num2[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num2[1]~input_o ));
// synopsys translate_off
defparam \num2[1]~input .bus_hold = "false";
defparam \num2[1]~input .listen_to_nsleep_signal = "false";
defparam \num2[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N28
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[1].FullAdd|c_out (
// Equation(s):
// \SubCarry|full_adder_generate[1].FullAdd|c_out~combout  = (\num1[1]~input_o  & ((\num1[0]~input_o ) # ((!\num2[1]~input_o ) # (!\num2[0]~input_o )))) # (!\num1[1]~input_o  & (!\num2[1]~input_o  & ((\num1[0]~input_o ) # (!\num2[0]~input_o ))))

	.dataa(\num1[0]~input_o ),
	.datab(\num2[0]~input_o ),
	.datac(\num1[1]~input_o ),
	.datad(\num2[1]~input_o ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[1].FullAdd|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[1].FullAdd|c_out .lut_mask = 16'hB0FB;
defparam \SubCarry|full_adder_generate[1].FullAdd|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N24
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[2].FullAdd|c_out (
// Equation(s):
// \SubCarry|full_adder_generate[2].FullAdd|c_out~combout  = (\num1[2]~input_o  & ((\SubCarry|full_adder_generate[1].FullAdd|c_out~combout ) # (!\num2[2]~input_o ))) # (!\num1[2]~input_o  & (!\num2[2]~input_o  & 
// \SubCarry|full_adder_generate[1].FullAdd|c_out~combout ))

	.dataa(gnd),
	.datab(\num1[2]~input_o ),
	.datac(\num2[2]~input_o ),
	.datad(\SubCarry|full_adder_generate[1].FullAdd|c_out~combout ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[2].FullAdd|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[2].FullAdd|c_out .lut_mask = 16'hCF0C;
defparam \SubCarry|full_adder_generate[2].FullAdd|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N14
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[4].FullAdd|Adder1|s~0 (
// Equation(s):
// \SubCarry|full_adder_generate[4].FullAdd|Adder1|s~0_combout  = \num2[4]~input_o  $ (\num1[4]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\num2[4]~input_o ),
	.datad(\num1[4]~input_o ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[4].FullAdd|Adder1|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[4].FullAdd|Adder1|s~0 .lut_mask = 16'h0FF0;
defparam \SubCarry|full_adder_generate[4].FullAdd|Adder1|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N15
fiftyfivenm_io_ibuf \num2[3]~input (
	.i(num2[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num2[3]~input_o ));
// synopsys translate_off
defparam \num2[3]~input .bus_hold = "false";
defparam \num2[3]~input .listen_to_nsleep_signal = "false";
defparam \num2[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y39_N8
fiftyfivenm_io_ibuf \num1[3]~input (
	.i(num1[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num1[3]~input_o ));
// synopsys translate_off
defparam \num1[3]~input .bus_hold = "false";
defparam \num1[3]~input .listen_to_nsleep_signal = "false";
defparam \num1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N24
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[4].FullAdd|Adder2|c_out (
// Equation(s):
// \SubCarry|full_adder_generate[4].FullAdd|Adder2|c_out~combout  = (!\SubCarry|full_adder_generate[4].FullAdd|Adder1|s~0_combout  & ((\SubCarry|full_adder_generate[2].FullAdd|c_out~combout  & ((\num1[3]~input_o ) # (!\num2[3]~input_o ))) # 
// (!\SubCarry|full_adder_generate[2].FullAdd|c_out~combout  & (!\num2[3]~input_o  & \num1[3]~input_o ))))

	.dataa(\SubCarry|full_adder_generate[2].FullAdd|c_out~combout ),
	.datab(\SubCarry|full_adder_generate[4].FullAdd|Adder1|s~0_combout ),
	.datac(\num2[3]~input_o ),
	.datad(\num1[3]~input_o ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[4].FullAdd|Adder2|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[4].FullAdd|Adder2|c_out .lut_mask = 16'h2302;
defparam \SubCarry|full_adder_generate[4].FullAdd|Adder2|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
fiftyfivenm_io_ibuf \num1[5]~input (
	.i(num1[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num1[5]~input_o ));
// synopsys translate_off
defparam \num1[5]~input .bus_hold = "false";
defparam \num1[5]~input .listen_to_nsleep_signal = "false";
defparam \num1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
fiftyfivenm_io_ibuf \num2[5]~input (
	.i(num2[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num2[5]~input_o ));
// synopsys translate_off
defparam \num2[5]~input .bus_hold = "false";
defparam \num2[5]~input .listen_to_nsleep_signal = "false";
defparam \num2[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N8
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[5].FullAdd|c_out (
// Equation(s):
// \SubCarry|full_adder_generate[5].FullAdd|c_out~combout  = (\num1[5]~input_o  & ((\SubCarry|full_adder_generate[4].FullAdd|Adder1|c_out~combout ) # ((\SubCarry|full_adder_generate[4].FullAdd|Adder2|c_out~combout ) # (!\num2[5]~input_o )))) # 
// (!\num1[5]~input_o  & (!\num2[5]~input_o  & ((\SubCarry|full_adder_generate[4].FullAdd|Adder1|c_out~combout ) # (\SubCarry|full_adder_generate[4].FullAdd|Adder2|c_out~combout ))))

	.dataa(\SubCarry|full_adder_generate[4].FullAdd|Adder1|c_out~combout ),
	.datab(\SubCarry|full_adder_generate[4].FullAdd|Adder2|c_out~combout ),
	.datac(\num1[5]~input_o ),
	.datad(\num2[5]~input_o ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[5].FullAdd|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[5].FullAdd|c_out .lut_mask = 16'hE0FE;
defparam \SubCarry|full_adder_generate[5].FullAdd|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N15
fiftyfivenm_io_ibuf \num1[6]~input (
	.i(num1[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num1[6]~input_o ));
// synopsys translate_off
defparam \num1[6]~input .bus_hold = "false";
defparam \num1[6]~input .listen_to_nsleep_signal = "false";
defparam \num1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N28
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[6].FullAdd|c_out (
// Equation(s):
// \SubCarry|full_adder_generate[6].FullAdd|c_out~combout  = (\num2[6]~input_o  & (\SubCarry|full_adder_generate[5].FullAdd|c_out~combout  & \num1[6]~input_o )) # (!\num2[6]~input_o  & ((\SubCarry|full_adder_generate[5].FullAdd|c_out~combout ) # 
// (\num1[6]~input_o )))

	.dataa(\num2[6]~input_o ),
	.datab(\SubCarry|full_adder_generate[5].FullAdd|c_out~combout ),
	.datac(\num1[6]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[6].FullAdd|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[6].FullAdd|c_out .lut_mask = 16'hD4D4;
defparam \SubCarry|full_adder_generate[6].FullAdd|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N14
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[7].FullAdd|c_out (
// Equation(s):
// \SubCarry|full_adder_generate[7].FullAdd|c_out~combout  = (\num2[7]~input_o  & (\num1[7]~input_o  & \SubCarry|full_adder_generate[6].FullAdd|c_out~combout )) # (!\num2[7]~input_o  & ((\num1[7]~input_o ) # 
// (\SubCarry|full_adder_generate[6].FullAdd|c_out~combout )))

	.dataa(\num2[7]~input_o ),
	.datab(gnd),
	.datac(\num1[7]~input_o ),
	.datad(\SubCarry|full_adder_generate[6].FullAdd|c_out~combout ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[7].FullAdd|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[7].FullAdd|c_out .lut_mask = 16'hF550;
defparam \SubCarry|full_adder_generate[7].FullAdd|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N8
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[8].FullAdd|c_out (
// Equation(s):
// \SubCarry|full_adder_generate[8].FullAdd|c_out~combout  = (\num1[8]~input_o  & ((\SubCarry|full_adder_generate[7].FullAdd|c_out~combout ) # (!\num2[8]~input_o ))) # (!\num1[8]~input_o  & (!\num2[8]~input_o  & 
// \SubCarry|full_adder_generate[7].FullAdd|c_out~combout ))

	.dataa(\num1[8]~input_o ),
	.datab(\num2[8]~input_o ),
	.datac(gnd),
	.datad(\SubCarry|full_adder_generate[7].FullAdd|c_out~combout ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[8].FullAdd|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[8].FullAdd|c_out .lut_mask = 16'hBB22;
defparam \SubCarry|full_adder_generate[8].FullAdd|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y39_N1
fiftyfivenm_io_ibuf \num2[9]~input (
	.i(num2[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num2[9]~input_o ));
// synopsys translate_off
defparam \num2[9]~input .bus_hold = "false";
defparam \num2[9]~input .listen_to_nsleep_signal = "false";
defparam \num2[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N0
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[9].FullAdd|c_out (
// Equation(s):
// \SubCarry|full_adder_generate[9].FullAdd|c_out~combout  = (\num1[9]~input_o  & ((\SubCarry|full_adder_generate[8].FullAdd|c_out~combout ) # (!\num2[9]~input_o ))) # (!\num1[9]~input_o  & (\SubCarry|full_adder_generate[8].FullAdd|c_out~combout  & 
// !\num2[9]~input_o ))

	.dataa(gnd),
	.datab(\num1[9]~input_o ),
	.datac(\SubCarry|full_adder_generate[8].FullAdd|c_out~combout ),
	.datad(\num2[9]~input_o ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[9].FullAdd|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[9].FullAdd|c_out .lut_mask = 16'hC0FC;
defparam \SubCarry|full_adder_generate[9].FullAdd|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N6
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[10].FullAdd|c_out (
// Equation(s):
// \SubCarry|full_adder_generate[10].FullAdd|c_out~combout  = (\num2[10]~input_o  & (\num1[10]~input_o  & \SubCarry|full_adder_generate[9].FullAdd|c_out~combout )) # (!\num2[10]~input_o  & ((\num1[10]~input_o ) # 
// (\SubCarry|full_adder_generate[9].FullAdd|c_out~combout )))

	.dataa(\num2[10]~input_o ),
	.datab(\num1[10]~input_o ),
	.datac(gnd),
	.datad(\SubCarry|full_adder_generate[9].FullAdd|c_out~combout ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[10].FullAdd|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[10].FullAdd|c_out .lut_mask = 16'hDD44;
defparam \SubCarry|full_adder_generate[10].FullAdd|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N2
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[11].FullAdd|c_out (
// Equation(s):
// \SubCarry|full_adder_generate[11].FullAdd|c_out~combout  = (\num2[11]~input_o  & (\num1[11]~input_o  & \SubCarry|full_adder_generate[10].FullAdd|c_out~combout )) # (!\num2[11]~input_o  & ((\num1[11]~input_o ) # 
// (\SubCarry|full_adder_generate[10].FullAdd|c_out~combout )))

	.dataa(\num2[11]~input_o ),
	.datab(gnd),
	.datac(\num1[11]~input_o ),
	.datad(\SubCarry|full_adder_generate[10].FullAdd|c_out~combout ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[11].FullAdd|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[11].FullAdd|c_out .lut_mask = 16'hF550;
defparam \SubCarry|full_adder_generate[11].FullAdd|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N4
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[12].FullAdd|c_out (
// Equation(s):
// \SubCarry|full_adder_generate[12].FullAdd|c_out~combout  = (\num2[12]~input_o  & (\num1[12]~input_o  & \SubCarry|full_adder_generate[11].FullAdd|c_out~combout )) # (!\num2[12]~input_o  & ((\num1[12]~input_o ) # 
// (\SubCarry|full_adder_generate[11].FullAdd|c_out~combout )))

	.dataa(gnd),
	.datab(\num2[12]~input_o ),
	.datac(\num1[12]~input_o ),
	.datad(\SubCarry|full_adder_generate[11].FullAdd|c_out~combout ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[12].FullAdd|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[12].FullAdd|c_out .lut_mask = 16'hF330;
defparam \SubCarry|full_adder_generate[12].FullAdd|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N8
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[13].FullAdd|c_out (
// Equation(s):
// \SubCarry|full_adder_generate[13].FullAdd|c_out~combout  = (\num1[13]~input_o  & ((\SubCarry|full_adder_generate[12].FullAdd|c_out~combout ) # (!\num2[13]~input_o ))) # (!\num1[13]~input_o  & (!\num2[13]~input_o  & 
// \SubCarry|full_adder_generate[12].FullAdd|c_out~combout ))

	.dataa(gnd),
	.datab(\num1[13]~input_o ),
	.datac(\num2[13]~input_o ),
	.datad(\SubCarry|full_adder_generate[12].FullAdd|c_out~combout ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[13].FullAdd|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[13].FullAdd|c_out .lut_mask = 16'hCF0C;
defparam \SubCarry|full_adder_generate[13].FullAdd|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N8
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[14].FullAdd|c_out (
// Equation(s):
// \SubCarry|full_adder_generate[14].FullAdd|c_out~combout  = (\num2[14]~input_o  & (\num1[14]~input_o  & \SubCarry|full_adder_generate[13].FullAdd|c_out~combout )) # (!\num2[14]~input_o  & ((\num1[14]~input_o ) # 
// (\SubCarry|full_adder_generate[13].FullAdd|c_out~combout )))

	.dataa(\num2[14]~input_o ),
	.datab(gnd),
	.datac(\num1[14]~input_o ),
	.datad(\SubCarry|full_adder_generate[13].FullAdd|c_out~combout ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[14].FullAdd|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[14].FullAdd|c_out .lut_mask = 16'hF550;
defparam \SubCarry|full_adder_generate[14].FullAdd|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N22
fiftyfivenm_io_ibuf \num2[15]~input (
	.i(num2[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num2[15]~input_o ));
// synopsys translate_off
defparam \num2[15]~input .bus_hold = "false";
defparam \num2[15]~input .listen_to_nsleep_signal = "false";
defparam \num2[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N10
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[15].FullAdd|c_out (
// Equation(s):
// \SubCarry|full_adder_generate[15].FullAdd|c_out~combout  = (\num1[15]~input_o  & ((\SubCarry|full_adder_generate[14].FullAdd|c_out~combout ) # (!\num2[15]~input_o ))) # (!\num1[15]~input_o  & (\SubCarry|full_adder_generate[14].FullAdd|c_out~combout  & 
// !\num2[15]~input_o ))

	.dataa(gnd),
	.datab(\num1[15]~input_o ),
	.datac(\SubCarry|full_adder_generate[14].FullAdd|c_out~combout ),
	.datad(\num2[15]~input_o ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[15].FullAdd|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[15].FullAdd|c_out .lut_mask = 16'hC0FC;
defparam \SubCarry|full_adder_generate[15].FullAdd|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N26
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[16].FullAdd|c_out (
// Equation(s):
// \SubCarry|full_adder_generate[16].FullAdd|c_out~combout  = (\num1[16]~input_o  & ((\SubCarry|full_adder_generate[15].FullAdd|c_out~combout ) # (!\num2[16]~input_o ))) # (!\num1[16]~input_o  & (!\num2[16]~input_o  & 
// \SubCarry|full_adder_generate[15].FullAdd|c_out~combout ))

	.dataa(gnd),
	.datab(\num1[16]~input_o ),
	.datac(\num2[16]~input_o ),
	.datad(\SubCarry|full_adder_generate[15].FullAdd|c_out~combout ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[16].FullAdd|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[16].FullAdd|c_out .lut_mask = 16'hCF0C;
defparam \SubCarry|full_adder_generate[16].FullAdd|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N8
fiftyfivenm_io_ibuf \num1[17]~input (
	.i(num1[17]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num1[17]~input_o ));
// synopsys translate_off
defparam \num1[17]~input .bus_hold = "false";
defparam \num1[17]~input .listen_to_nsleep_signal = "false";
defparam \num1[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N22
fiftyfivenm_io_ibuf \num2[17]~input (
	.i(num2[17]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num2[17]~input_o ));
// synopsys translate_off
defparam \num2[17]~input .bus_hold = "false";
defparam \num2[17]~input .listen_to_nsleep_signal = "false";
defparam \num2[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N22
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[17].FullAdd|c_out (
// Equation(s):
// \SubCarry|full_adder_generate[17].FullAdd|c_out~combout  = (\SubCarry|full_adder_generate[16].FullAdd|c_out~combout  & ((\num1[17]~input_o ) # (!\num2[17]~input_o ))) # (!\SubCarry|full_adder_generate[16].FullAdd|c_out~combout  & (\num1[17]~input_o  & 
// !\num2[17]~input_o ))

	.dataa(\SubCarry|full_adder_generate[16].FullAdd|c_out~combout ),
	.datab(\num1[17]~input_o ),
	.datac(\num2[17]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[17].FullAdd|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[17].FullAdd|c_out .lut_mask = 16'h8E8E;
defparam \SubCarry|full_adder_generate[17].FullAdd|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N14
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[18].FullAdd|c_out (
// Equation(s):
// \SubCarry|full_adder_generate[18].FullAdd|c_out~combout  = (\num1[18]~input_o  & ((\SubCarry|full_adder_generate[17].FullAdd|c_out~combout ) # (!\num2[18]~input_o ))) # (!\num1[18]~input_o  & (!\num2[18]~input_o  & 
// \SubCarry|full_adder_generate[17].FullAdd|c_out~combout ))

	.dataa(gnd),
	.datab(\num1[18]~input_o ),
	.datac(\num2[18]~input_o ),
	.datad(\SubCarry|full_adder_generate[17].FullAdd|c_out~combout ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[18].FullAdd|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[18].FullAdd|c_out .lut_mask = 16'hCF0C;
defparam \SubCarry|full_adder_generate[18].FullAdd|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y16_N15
fiftyfivenm_io_ibuf \num1[19]~input (
	.i(num1[19]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num1[19]~input_o ));
// synopsys translate_off
defparam \num1[19]~input .bus_hold = "false";
defparam \num1[19]~input .listen_to_nsleep_signal = "false";
defparam \num1[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N22
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[19].FullAdd|c_out (
// Equation(s):
// \SubCarry|full_adder_generate[19].FullAdd|c_out~combout  = (\num2[19]~input_o  & (\SubCarry|full_adder_generate[18].FullAdd|c_out~combout  & \num1[19]~input_o )) # (!\num2[19]~input_o  & ((\SubCarry|full_adder_generate[18].FullAdd|c_out~combout ) # 
// (\num1[19]~input_o )))

	.dataa(gnd),
	.datab(\num2[19]~input_o ),
	.datac(\SubCarry|full_adder_generate[18].FullAdd|c_out~combout ),
	.datad(\num1[19]~input_o ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[19].FullAdd|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[19].FullAdd|c_out .lut_mask = 16'hF330;
defparam \SubCarry|full_adder_generate[19].FullAdd|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N6
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[20].FullAdd|c_out (
// Equation(s):
// \SubCarry|full_adder_generate[20].FullAdd|c_out~combout  = (\num2[20]~input_o  & (\num1[20]~input_o  & \SubCarry|full_adder_generate[19].FullAdd|c_out~combout )) # (!\num2[20]~input_o  & ((\num1[20]~input_o ) # 
// (\SubCarry|full_adder_generate[19].FullAdd|c_out~combout )))

	.dataa(\num2[20]~input_o ),
	.datab(gnd),
	.datac(\num1[20]~input_o ),
	.datad(\SubCarry|full_adder_generate[19].FullAdd|c_out~combout ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[20].FullAdd|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[20].FullAdd|c_out .lut_mask = 16'hF550;
defparam \SubCarry|full_adder_generate[20].FullAdd|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N20
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[21].FullAdd|c_out (
// Equation(s):
// \SubCarry|full_adder_generate[21].FullAdd|c_out~combout  = (\num1[21]~input_o  & ((\SubCarry|full_adder_generate[20].FullAdd|c_out~combout ) # (!\num2[21]~input_o ))) # (!\num1[21]~input_o  & (!\num2[21]~input_o  & 
// \SubCarry|full_adder_generate[20].FullAdd|c_out~combout ))

	.dataa(\num1[21]~input_o ),
	.datab(gnd),
	.datac(\num2[21]~input_o ),
	.datad(\SubCarry|full_adder_generate[20].FullAdd|c_out~combout ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[21].FullAdd|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[21].FullAdd|c_out .lut_mask = 16'hAF0A;
defparam \SubCarry|full_adder_generate[21].FullAdd|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N1
fiftyfivenm_io_ibuf \num1[22]~input (
	.i(num1[22]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num1[22]~input_o ));
// synopsys translate_off
defparam \num1[22]~input .bus_hold = "false";
defparam \num1[22]~input .listen_to_nsleep_signal = "false";
defparam \num1[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N22
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[22].FullAdd|c_out (
// Equation(s):
// \SubCarry|full_adder_generate[22].FullAdd|c_out~combout  = (\num2[22]~input_o  & (\SubCarry|full_adder_generate[21].FullAdd|c_out~combout  & \num1[22]~input_o )) # (!\num2[22]~input_o  & ((\SubCarry|full_adder_generate[21].FullAdd|c_out~combout ) # 
// (\num1[22]~input_o )))

	.dataa(gnd),
	.datab(\num2[22]~input_o ),
	.datac(\SubCarry|full_adder_generate[21].FullAdd|c_out~combout ),
	.datad(\num1[22]~input_o ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[22].FullAdd|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[22].FullAdd|c_out .lut_mask = 16'hF330;
defparam \SubCarry|full_adder_generate[22].FullAdd|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N26
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[23].FullAdd|c_out (
// Equation(s):
// \SubCarry|full_adder_generate[23].FullAdd|c_out~combout  = (\num1[23]~input_o  & ((\SubCarry|full_adder_generate[22].FullAdd|c_out~combout ) # (!\num2[23]~input_o ))) # (!\num1[23]~input_o  & (!\num2[23]~input_o  & 
// \SubCarry|full_adder_generate[22].FullAdd|c_out~combout ))

	.dataa(\num1[23]~input_o ),
	.datab(gnd),
	.datac(\num2[23]~input_o ),
	.datad(\SubCarry|full_adder_generate[22].FullAdd|c_out~combout ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[23].FullAdd|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[23].FullAdd|c_out .lut_mask = 16'hAF0A;
defparam \SubCarry|full_adder_generate[23].FullAdd|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
fiftyfivenm_io_ibuf \num1[24]~input (
	.i(num1[24]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num1[24]~input_o ));
// synopsys translate_off
defparam \num1[24]~input .bus_hold = "false";
defparam \num1[24]~input .listen_to_nsleep_signal = "false";
defparam \num1[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N29
fiftyfivenm_io_ibuf \num2[24]~input (
	.i(num2[24]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num2[24]~input_o ));
// synopsys translate_off
defparam \num2[24]~input .bus_hold = "false";
defparam \num2[24]~input .listen_to_nsleep_signal = "false";
defparam \num2[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N28
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[24].FullAdd|c_out (
// Equation(s):
// \SubCarry|full_adder_generate[24].FullAdd|c_out~combout  = (\SubCarry|full_adder_generate[23].FullAdd|c_out~combout  & ((\num1[24]~input_o ) # (!\num2[24]~input_o ))) # (!\SubCarry|full_adder_generate[23].FullAdd|c_out~combout  & (\num1[24]~input_o  & 
// !\num2[24]~input_o ))

	.dataa(gnd),
	.datab(\SubCarry|full_adder_generate[23].FullAdd|c_out~combout ),
	.datac(\num1[24]~input_o ),
	.datad(\num2[24]~input_o ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[24].FullAdd|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[24].FullAdd|c_out .lut_mask = 16'hC0FC;
defparam \SubCarry|full_adder_generate[24].FullAdd|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N20
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[25].FullAdd|c_out (
// Equation(s):
// \SubCarry|full_adder_generate[25].FullAdd|c_out~combout  = (\num1[25]~input_o  & ((\SubCarry|full_adder_generate[24].FullAdd|c_out~combout ) # (!\num2[25]~input_o ))) # (!\num1[25]~input_o  & (!\num2[25]~input_o  & 
// \SubCarry|full_adder_generate[24].FullAdd|c_out~combout ))

	.dataa(gnd),
	.datab(\num1[25]~input_o ),
	.datac(\num2[25]~input_o ),
	.datad(\SubCarry|full_adder_generate[24].FullAdd|c_out~combout ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[25].FullAdd|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[25].FullAdd|c_out .lut_mask = 16'hCF0C;
defparam \SubCarry|full_adder_generate[25].FullAdd|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N22
fiftyfivenm_io_ibuf \num2[26]~input (
	.i(num2[26]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num2[26]~input_o ));
// synopsys translate_off
defparam \num2[26]~input .bus_hold = "false";
defparam \num2[26]~input .listen_to_nsleep_signal = "false";
defparam \num2[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N8
fiftyfivenm_io_ibuf \num1[26]~input (
	.i(num1[26]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num1[26]~input_o ));
// synopsys translate_off
defparam \num1[26]~input .bus_hold = "false";
defparam \num1[26]~input .listen_to_nsleep_signal = "false";
defparam \num1[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N14
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[26].FullAdd|c_out (
// Equation(s):
// \SubCarry|full_adder_generate[26].FullAdd|c_out~combout  = (\SubCarry|full_adder_generate[25].FullAdd|c_out~combout  & ((\num1[26]~input_o ) # (!\num2[26]~input_o ))) # (!\SubCarry|full_adder_generate[25].FullAdd|c_out~combout  & (!\num2[26]~input_o  & 
// \num1[26]~input_o ))

	.dataa(gnd),
	.datab(\SubCarry|full_adder_generate[25].FullAdd|c_out~combout ),
	.datac(\num2[26]~input_o ),
	.datad(\num1[26]~input_o ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[26].FullAdd|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[26].FullAdd|c_out .lut_mask = 16'hCF0C;
defparam \SubCarry|full_adder_generate[26].FullAdd|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N18
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[27].FullAdd|c_out (
// Equation(s):
// \SubCarry|full_adder_generate[27].FullAdd|c_out~combout  = (\num1[27]~input_o  & ((\SubCarry|full_adder_generate[26].FullAdd|c_out~combout ) # (!\num2[27]~input_o ))) # (!\num1[27]~input_o  & (!\num2[27]~input_o  & 
// \SubCarry|full_adder_generate[26].FullAdd|c_out~combout ))

	.dataa(gnd),
	.datab(\num1[27]~input_o ),
	.datac(\num2[27]~input_o ),
	.datad(\SubCarry|full_adder_generate[26].FullAdd|c_out~combout ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[27].FullAdd|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[27].FullAdd|c_out .lut_mask = 16'hCF0C;
defparam \SubCarry|full_adder_generate[27].FullAdd|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N15
fiftyfivenm_io_ibuf \num2[28]~input (
	.i(num2[28]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num2[28]~input_o ));
// synopsys translate_off
defparam \num2[28]~input .bus_hold = "false";
defparam \num2[28]~input .listen_to_nsleep_signal = "false";
defparam \num2[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N16
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[28].FullAdd|c_out (
// Equation(s):
// \SubCarry|full_adder_generate[28].FullAdd|c_out~combout  = (\num1[28]~input_o  & ((\SubCarry|full_adder_generate[27].FullAdd|c_out~combout ) # (!\num2[28]~input_o ))) # (!\num1[28]~input_o  & (\SubCarry|full_adder_generate[27].FullAdd|c_out~combout  & 
// !\num2[28]~input_o ))

	.dataa(\num1[28]~input_o ),
	.datab(\SubCarry|full_adder_generate[27].FullAdd|c_out~combout ),
	.datac(\num2[28]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[28].FullAdd|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[28].FullAdd|c_out .lut_mask = 16'h8E8E;
defparam \SubCarry|full_adder_generate[28].FullAdd|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N28
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[29].FullAdd|c_out (
// Equation(s):
// \SubCarry|full_adder_generate[29].FullAdd|c_out~combout  = (\num1[29]~input_o  & ((\SubCarry|full_adder_generate[28].FullAdd|c_out~combout ) # (!\num2[29]~input_o ))) # (!\num1[29]~input_o  & (!\num2[29]~input_o  & 
// \SubCarry|full_adder_generate[28].FullAdd|c_out~combout ))

	.dataa(gnd),
	.datab(\num1[29]~input_o ),
	.datac(\num2[29]~input_o ),
	.datad(\SubCarry|full_adder_generate[28].FullAdd|c_out~combout ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[29].FullAdd|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[29].FullAdd|c_out .lut_mask = 16'hCF0C;
defparam \SubCarry|full_adder_generate[29].FullAdd|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
fiftyfivenm_io_ibuf \num1[30]~input (
	.i(num1[30]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\num1[30]~input_o ));
// synopsys translate_off
defparam \num1[30]~input .bus_hold = "false";
defparam \num1[30]~input .listen_to_nsleep_signal = "false";
defparam \num1[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N24
fiftyfivenm_lcell_comb \Mux32~0 (
// Equation(s):
// \Mux32~0_combout  = (\num2[30]~input_o  & (\SubCarry|full_adder_generate[29].FullAdd|c_out~combout  & \num1[30]~input_o )) # (!\num2[30]~input_o  & ((\SubCarry|full_adder_generate[29].FullAdd|c_out~combout ) # (\num1[30]~input_o )))

	.dataa(\num2[30]~input_o ),
	.datab(\SubCarry|full_adder_generate[29].FullAdd|c_out~combout ),
	.datac(\num1[30]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~0 .lut_mask = 16'hD4D4;
defparam \Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N24
fiftyfivenm_lcell_comb \Mux32~1 (
// Equation(s):
// \Mux32~1_combout  = (\num2[31]~input_o  & (\num1[31]~input_o  & \Mux32~0_combout )) # (!\num2[31]~input_o  & ((\num1[31]~input_o ) # (\Mux32~0_combout )))

	.dataa(\num2[31]~input_o ),
	.datab(gnd),
	.datac(\num1[31]~input_o ),
	.datad(\Mux32~0_combout ),
	.cin(gnd),
	.combout(\Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~1 .lut_mask = 16'hF550;
defparam \Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N18
fiftyfivenm_lcell_comb \Mux32~2 (
// Equation(s):
// \Mux32~2_combout  = (\instruction[0]~input_o  & ((\flags[2]~reg0_q ))) # (!\instruction[0]~input_o  & (\instruction[2]~input_o ))

	.dataa(\instruction[0]~input_o ),
	.datab(\instruction[2]~input_o ),
	.datac(\flags[2]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~2 .lut_mask = 16'hE4E4;
defparam \Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N8
fiftyfivenm_lcell_comb \Mux32~3 (
// Equation(s):
// \Mux32~3_combout  = (\result[2]~0_combout  & (\Mux32~2_combout  & ((\Mux32~1_combout ) # (\flags[2]~reg0_q ))))

	.dataa(\result[2]~0_combout ),
	.datab(\Mux32~1_combout ),
	.datac(\flags[2]~reg0_q ),
	.datad(\Mux32~2_combout ),
	.cin(gnd),
	.combout(\Mux32~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~3 .lut_mask = 16'hA800;
defparam \Mux32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N0
fiftyfivenm_lcell_comb \result[2]~1 (
// Equation(s):
// \result[2]~1_combout  = (\instruction[1]~input_o  & (\instruction[2]~input_o  & !\instruction[3]~input_o ))

	.dataa(gnd),
	.datab(\instruction[1]~input_o ),
	.datac(\instruction[2]~input_o ),
	.datad(\instruction[3]~input_o ),
	.cin(gnd),
	.combout(\result[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \result[2]~1 .lut_mask = 16'h00C0;
defparam \result[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N14
fiftyfivenm_lcell_comb \Mux32~4 (
// Equation(s):
// \Mux32~4_combout  = (\result[2]~1_combout  & ((\num2[31]~input_o ) # (\num1[31]~input_o )))

	.dataa(gnd),
	.datab(\num2[31]~input_o ),
	.datac(\num1[31]~input_o ),
	.datad(\result[2]~1_combout ),
	.cin(gnd),
	.combout(\Mux32~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~4 .lut_mask = 16'hFC00;
defparam \Mux32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N22
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[27].FullAdders|c_out~0 (
// Equation(s):
// \CarryAdder|full_adder_gen[27].FullAdders|c_out~0_combout  = (\num1[27]~input_o  & \num2[27]~input_o )

	.dataa(gnd),
	.datab(\num1[27]~input_o ),
	.datac(\num2[27]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[27].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[27].FullAdders|c_out~0 .lut_mask = 16'hC0C0;
defparam \CarryAdder|full_adder_gen[27].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N20
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[27].FullAdders|c_out~1 (
// Equation(s):
// \CarryAdder|full_adder_gen[27].FullAdders|c_out~1_combout  = (\num1[27]~input_o ) # (\num2[27]~input_o )

	.dataa(gnd),
	.datab(\num1[27]~input_o ),
	.datac(\num2[27]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[27].FullAdders|c_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[27].FullAdders|c_out~1 .lut_mask = 16'hFCFC;
defparam \CarryAdder|full_adder_gen[27].FullAdders|c_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N18
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[24].FullAdders|c_out~0 (
// Equation(s):
// \NormalAdder|full_adder_gen[24].FullAdders|c_out~0_combout  = (\num1[24]~input_o  & \num2[24]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\num1[24]~input_o ),
	.datad(\num2[24]~input_o ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[24].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[24].FullAdders|c_out~0 .lut_mask = 16'hF000;
defparam \NormalAdder|full_adder_gen[24].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N10
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[24].FullAdders|c_out~0 (
// Equation(s):
// \CarryAdder|full_adder_gen[24].FullAdders|c_out~0_combout  = (\num1[24]~input_o ) # (\num2[24]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\num1[24]~input_o ),
	.datad(\num2[24]~input_o ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[24].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[24].FullAdders|c_out~0 .lut_mask = 16'hFFF0;
defparam \CarryAdder|full_adder_gen[24].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N26
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[21].FullAdders|c_out~0 (
// Equation(s):
// \CarryAdder|full_adder_gen[21].FullAdders|c_out~0_combout  = (\num1[21]~input_o  & \num2[21]~input_o )

	.dataa(gnd),
	.datab(\num1[21]~input_o ),
	.datac(\num2[21]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[21].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[21].FullAdders|c_out~0 .lut_mask = 16'hC0C0;
defparam \CarryAdder|full_adder_gen[21].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N20
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[21].FullAdders|c_out~1 (
// Equation(s):
// \CarryAdder|full_adder_gen[21].FullAdders|c_out~1_combout  = (\num1[21]~input_o ) # (\num2[21]~input_o )

	.dataa(gnd),
	.datab(\num1[21]~input_o ),
	.datac(\num2[21]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[21].FullAdders|c_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[21].FullAdders|c_out~1 .lut_mask = 16'hFCFC;
defparam \CarryAdder|full_adder_gen[21].FullAdders|c_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N26
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[18].FullAdders|c_out~0 (
// Equation(s):
// \NormalAdder|full_adder_gen[18].FullAdders|c_out~0_combout  = (\num1[18]~input_o  & \num2[18]~input_o )

	.dataa(gnd),
	.datab(\num1[18]~input_o ),
	.datac(\num2[18]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[18].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[18].FullAdders|c_out~0 .lut_mask = 16'hC0C0;
defparam \NormalAdder|full_adder_gen[18].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N12
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[18].FullAdders|c_out~0 (
// Equation(s):
// \CarryAdder|full_adder_gen[18].FullAdders|c_out~0_combout  = (\num1[18]~input_o ) # (\num2[18]~input_o )

	.dataa(gnd),
	.datab(\num1[18]~input_o ),
	.datac(\num2[18]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[18].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[18].FullAdders|c_out~0 .lut_mask = 16'hFCFC;
defparam \CarryAdder|full_adder_gen[18].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N20
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[15].FullAdders|c_out~0 (
// Equation(s):
// \NormalAdder|full_adder_gen[15].FullAdders|c_out~0_combout  = (\num1[15]~input_o  & \num2[15]~input_o )

	.dataa(gnd),
	.datab(\num1[15]~input_o ),
	.datac(\num2[15]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[15].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[15].FullAdders|c_out~0 .lut_mask = 16'hC0C0;
defparam \NormalAdder|full_adder_gen[15].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N2
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[15].FullAdders|c_out~0 (
// Equation(s):
// \CarryAdder|full_adder_gen[15].FullAdders|c_out~0_combout  = (\num1[15]~input_o ) # (\num2[15]~input_o )

	.dataa(gnd),
	.datab(\num1[15]~input_o ),
	.datac(\num2[15]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[15].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[15].FullAdders|c_out~0 .lut_mask = 16'hFCFC;
defparam \CarryAdder|full_adder_gen[15].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N18
fiftyfivenm_lcell_comb \Mux32~8 (
// Equation(s):
// \Mux32~8_combout  = (\num1[12]~input_o  & ((\num2[12]~input_o ) # ((\num1[11]~input_o  & \num2[11]~input_o )))) # (!\num1[12]~input_o  & (\num1[11]~input_o  & (\num2[11]~input_o  & \num2[12]~input_o )))

	.dataa(\num1[12]~input_o ),
	.datab(\num1[11]~input_o ),
	.datac(\num2[11]~input_o ),
	.datad(\num2[12]~input_o ),
	.cin(gnd),
	.combout(\Mux32~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~8 .lut_mask = 16'hEA80;
defparam \Mux32~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N8
fiftyfivenm_lcell_comb \Mux32~5 (
// Equation(s):
// \Mux32~5_combout  = (\num1[12]~input_o  & ((\num1[11]~input_o ) # ((\num2[11]~input_o )))) # (!\num1[12]~input_o  & (\num2[12]~input_o  & ((\num1[11]~input_o ) # (\num2[11]~input_o ))))

	.dataa(\num1[12]~input_o ),
	.datab(\num1[11]~input_o ),
	.datac(\num2[11]~input_o ),
	.datad(\num2[12]~input_o ),
	.cin(gnd),
	.combout(\Mux32~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~5 .lut_mask = 16'hFCA8;
defparam \Mux32~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N24
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[1].FullAdders|c_out~0 (
// Equation(s):
// \NormalAdder|full_adder_gen[1].FullAdders|c_out~0_combout  = (\num1[1]~input_o  & ((\num2[1]~input_o ) # ((\num1[0]~input_o  & \num2[0]~input_o )))) # (!\num1[1]~input_o  & (\num1[0]~input_o  & (\num2[0]~input_o  & \num2[1]~input_o )))

	.dataa(\num1[0]~input_o ),
	.datab(\num2[0]~input_o ),
	.datac(\num1[1]~input_o ),
	.datad(\num2[1]~input_o ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[1].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[1].FullAdders|c_out~0 .lut_mask = 16'hF880;
defparam \NormalAdder|full_adder_gen[1].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N18
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[2].FullAdders|c_out~0 (
// Equation(s):
// \NormalAdder|full_adder_gen[2].FullAdders|c_out~0_combout  = (\num1[2]~input_o  & ((\num2[2]~input_o ) # (\NormalAdder|full_adder_gen[1].FullAdders|c_out~0_combout ))) # (!\num1[2]~input_o  & (\num2[2]~input_o  & 
// \NormalAdder|full_adder_gen[1].FullAdders|c_out~0_combout ))

	.dataa(gnd),
	.datab(\num1[2]~input_o ),
	.datac(\num2[2]~input_o ),
	.datad(\NormalAdder|full_adder_gen[1].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[2].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[2].FullAdders|c_out~0 .lut_mask = 16'hFCC0;
defparam \NormalAdder|full_adder_gen[2].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N30
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[4].FullAdders|c_out~0 (
// Equation(s):
// \NormalAdder|full_adder_gen[4].FullAdders|c_out~0_combout  = (\num1[3]~input_o  & ((\num2[3]~input_o ) # (\NormalAdder|full_adder_gen[2].FullAdders|c_out~0_combout ))) # (!\num1[3]~input_o  & (\num2[3]~input_o  & 
// \NormalAdder|full_adder_gen[2].FullAdders|c_out~0_combout ))

	.dataa(\num1[3]~input_o ),
	.datab(gnd),
	.datac(\num2[3]~input_o ),
	.datad(\NormalAdder|full_adder_gen[2].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[4].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[4].FullAdders|c_out~0 .lut_mask = 16'hFAA0;
defparam \NormalAdder|full_adder_gen[4].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N0
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[4].FullAdders|c_out~1 (
// Equation(s):
// \NormalAdder|full_adder_gen[4].FullAdders|c_out~1_combout  = (\NormalAdder|full_adder_gen[4].FullAdders|c_out~0_combout  & ((\num1[4]~input_o ) # (\num2[4]~input_o ))) # (!\NormalAdder|full_adder_gen[4].FullAdders|c_out~0_combout  & (\num1[4]~input_o  & 
// \num2[4]~input_o ))

	.dataa(\NormalAdder|full_adder_gen[4].FullAdders|c_out~0_combout ),
	.datab(\num1[4]~input_o ),
	.datac(\num2[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[4].FullAdders|c_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[4].FullAdders|c_out~1 .lut_mask = 16'hE8E8;
defparam \NormalAdder|full_adder_gen[4].FullAdders|c_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N10
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[5].FullAdders|c_out~0 (
// Equation(s):
// \NormalAdder|full_adder_gen[5].FullAdders|c_out~0_combout  = (\num2[5]~input_o  & ((\num1[5]~input_o ) # (\NormalAdder|full_adder_gen[4].FullAdders|c_out~1_combout ))) # (!\num2[5]~input_o  & (\num1[5]~input_o  & 
// \NormalAdder|full_adder_gen[4].FullAdders|c_out~1_combout ))

	.dataa(gnd),
	.datab(\num2[5]~input_o ),
	.datac(\num1[5]~input_o ),
	.datad(\NormalAdder|full_adder_gen[4].FullAdders|c_out~1_combout ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[5].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[5].FullAdders|c_out~0 .lut_mask = 16'hFCC0;
defparam \NormalAdder|full_adder_gen[5].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N16
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[6].FullAdders|c_out~0 (
// Equation(s):
// \NormalAdder|full_adder_gen[6].FullAdders|c_out~0_combout  = (\num2[6]~input_o  & ((\NormalAdder|full_adder_gen[5].FullAdders|c_out~0_combout ) # (\num1[6]~input_o ))) # (!\num2[6]~input_o  & (\NormalAdder|full_adder_gen[5].FullAdders|c_out~0_combout  & 
// \num1[6]~input_o ))

	.dataa(\num2[6]~input_o ),
	.datab(\NormalAdder|full_adder_gen[5].FullAdders|c_out~0_combout ),
	.datac(\num1[6]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[6].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[6].FullAdders|c_out~0 .lut_mask = 16'hE8E8;
defparam \NormalAdder|full_adder_gen[6].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N2
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[7].FullAdders|c_out~1 (
// Equation(s):
// \NormalAdder|full_adder_gen[7].FullAdders|c_out~1_combout  = (\num2[7]~input_o  & ((\num1[7]~input_o ) # (\NormalAdder|full_adder_gen[6].FullAdders|c_out~0_combout ))) # (!\num2[7]~input_o  & (\num1[7]~input_o  & 
// \NormalAdder|full_adder_gen[6].FullAdders|c_out~0_combout ))

	.dataa(\num2[7]~input_o ),
	.datab(gnd),
	.datac(\num1[7]~input_o ),
	.datad(\NormalAdder|full_adder_gen[6].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[7].FullAdders|c_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[7].FullAdders|c_out~1 .lut_mask = 16'hFAA0;
defparam \NormalAdder|full_adder_gen[7].FullAdders|c_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N26
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[8].FullAdders|c_out~0 (
// Equation(s):
// \NormalAdder|full_adder_gen[8].FullAdders|c_out~0_combout  = (\num1[8]~input_o  & ((\num2[8]~input_o ) # (\NormalAdder|full_adder_gen[7].FullAdders|c_out~1_combout ))) # (!\num1[8]~input_o  & (\num2[8]~input_o  & 
// \NormalAdder|full_adder_gen[7].FullAdders|c_out~1_combout ))

	.dataa(\num1[8]~input_o ),
	.datab(\num2[8]~input_o ),
	.datac(gnd),
	.datad(\NormalAdder|full_adder_gen[7].FullAdders|c_out~1_combout ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[8].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[8].FullAdders|c_out~0 .lut_mask = 16'hEE88;
defparam \NormalAdder|full_adder_gen[8].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N0
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[9].FullAdders|c_out~0 (
// Equation(s):
// \NormalAdder|full_adder_gen[9].FullAdders|c_out~0_combout  = (\NormalAdder|full_adder_gen[8].FullAdders|c_out~0_combout  & ((\num2[9]~input_o ) # (\num1[9]~input_o ))) # (!\NormalAdder|full_adder_gen[8].FullAdders|c_out~0_combout  & (\num2[9]~input_o  & 
// \num1[9]~input_o ))

	.dataa(\NormalAdder|full_adder_gen[8].FullAdders|c_out~0_combout ),
	.datab(\num2[9]~input_o ),
	.datac(\num1[9]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[9].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[9].FullAdders|c_out~0 .lut_mask = 16'hE8E8;
defparam \NormalAdder|full_adder_gen[9].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N12
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[7].FullAdders|c_out~0 (
// Equation(s):
// \NormalAdder|full_adder_gen[7].FullAdders|c_out~0_combout  = (\num2[7]~input_o  & \num1[7]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\num2[7]~input_o ),
	.datad(\num1[7]~input_o ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[7].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[7].FullAdders|c_out~0 .lut_mask = 16'hF000;
defparam \NormalAdder|full_adder_gen[7].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N6
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[7].FullAdders|c_out~0 (
// Equation(s):
// \CarryAdder|full_adder_gen[7].FullAdders|c_out~0_combout  = (\num2[7]~input_o ) # (\num1[7]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\num2[7]~input_o ),
	.datad(\num1[7]~input_o ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[7].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[7].FullAdders|c_out~0 .lut_mask = 16'hFFF0;
defparam \CarryAdder|full_adder_gen[7].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N4
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[4].FullAdders|c_out~0 (
// Equation(s):
// \CarryAdder|full_adder_gen[4].FullAdders|c_out~0_combout  = (\num2[4]~input_o  & \num1[4]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\num2[4]~input_o ),
	.datad(\num1[4]~input_o ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[4].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[4].FullAdders|c_out~0 .lut_mask = 16'hF000;
defparam \CarryAdder|full_adder_gen[4].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N8
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[0].FullAdders|c_out~0 (
// Equation(s):
// \CarryAdder|full_adder_gen[0].FullAdders|c_out~0_combout  = (\num1[0]~input_o  & ((\cadder_cin~q ) # (\num2[0]~input_o ))) # (!\num1[0]~input_o  & (\cadder_cin~q  & \num2[0]~input_o ))

	.dataa(gnd),
	.datab(\num1[0]~input_o ),
	.datac(\cadder_cin~q ),
	.datad(\num2[0]~input_o ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[0].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[0].FullAdders|c_out~0 .lut_mask = 16'hFCC0;
defparam \CarryAdder|full_adder_gen[0].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N6
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[1].FullAdders|c_out~0 (
// Equation(s):
// \CarryAdder|full_adder_gen[1].FullAdders|c_out~0_combout  = (\num1[1]~input_o  & ((\num2[1]~input_o ) # (\CarryAdder|full_adder_gen[0].FullAdders|c_out~0_combout ))) # (!\num1[1]~input_o  & (\num2[1]~input_o  & 
// \CarryAdder|full_adder_gen[0].FullAdders|c_out~0_combout ))

	.dataa(\num1[1]~input_o ),
	.datab(\num2[1]~input_o ),
	.datac(\CarryAdder|full_adder_gen[0].FullAdders|c_out~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[1].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[1].FullAdders|c_out~0 .lut_mask = 16'hE8E8;
defparam \CarryAdder|full_adder_gen[1].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N20
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[2].FullAdders|c_out~0 (
// Equation(s):
// \CarryAdder|full_adder_gen[2].FullAdders|c_out~0_combout  = (\num2[2]~input_o  & ((\num1[2]~input_o ) # (\CarryAdder|full_adder_gen[1].FullAdders|c_out~0_combout ))) # (!\num2[2]~input_o  & (\num1[2]~input_o  & 
// \CarryAdder|full_adder_gen[1].FullAdders|c_out~0_combout ))

	.dataa(gnd),
	.datab(\num2[2]~input_o ),
	.datac(\num1[2]~input_o ),
	.datad(\CarryAdder|full_adder_gen[1].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[2].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[2].FullAdders|c_out~0 .lut_mask = 16'hFCC0;
defparam \CarryAdder|full_adder_gen[2].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N22
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[4].FullAdders|c_out~1 (
// Equation(s):
// \CarryAdder|full_adder_gen[4].FullAdders|c_out~1_combout  = (\num2[3]~input_o  & ((\num1[3]~input_o ) # (\CarryAdder|full_adder_gen[2].FullAdders|c_out~0_combout ))) # (!\num2[3]~input_o  & (\num1[3]~input_o  & 
// \CarryAdder|full_adder_gen[2].FullAdders|c_out~0_combout ))

	.dataa(\num2[3]~input_o ),
	.datab(\num1[3]~input_o ),
	.datac(gnd),
	.datad(\CarryAdder|full_adder_gen[2].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[4].FullAdders|c_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[4].FullAdders|c_out~1 .lut_mask = 16'hEE88;
defparam \CarryAdder|full_adder_gen[4].FullAdders|c_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N24
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[4].FullAdders|c_out~2 (
// Equation(s):
// \CarryAdder|full_adder_gen[4].FullAdders|c_out~2_combout  = (\CarryAdder|full_adder_gen[4].FullAdders|c_out~1_combout  & ((\num1[4]~input_o ) # (\num2[4]~input_o )))

	.dataa(\num1[4]~input_o ),
	.datab(\num2[4]~input_o ),
	.datac(\CarryAdder|full_adder_gen[4].FullAdders|c_out~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[4].FullAdders|c_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[4].FullAdders|c_out~2 .lut_mask = 16'hE0E0;
defparam \CarryAdder|full_adder_gen[4].FullAdders|c_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N0
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[5].FullAdders|c_out~0 (
// Equation(s):
// \CarryAdder|full_adder_gen[5].FullAdders|c_out~0_combout  = (\num2[5]~input_o  & ((\CarryAdder|full_adder_gen[4].FullAdders|c_out~0_combout ) # ((\num1[5]~input_o ) # (\CarryAdder|full_adder_gen[4].FullAdders|c_out~2_combout )))) # (!\num2[5]~input_o  & 
// (\num1[5]~input_o  & ((\CarryAdder|full_adder_gen[4].FullAdders|c_out~0_combout ) # (\CarryAdder|full_adder_gen[4].FullAdders|c_out~2_combout ))))

	.dataa(\CarryAdder|full_adder_gen[4].FullAdders|c_out~0_combout ),
	.datab(\num2[5]~input_o ),
	.datac(\num1[5]~input_o ),
	.datad(\CarryAdder|full_adder_gen[4].FullAdders|c_out~2_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[5].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[5].FullAdders|c_out~0 .lut_mask = 16'hFCE8;
defparam \CarryAdder|full_adder_gen[5].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N10
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[7].FullAdders|c_out~1 (
// Equation(s):
// \CarryAdder|full_adder_gen[7].FullAdders|c_out~1_combout  = (\CarryAdder|full_adder_gen[7].FullAdders|c_out~0_combout  & ((\num1[6]~input_o  & ((\num2[6]~input_o ) # (\CarryAdder|full_adder_gen[5].FullAdders|c_out~0_combout ))) # (!\num1[6]~input_o  & 
// (\num2[6]~input_o  & \CarryAdder|full_adder_gen[5].FullAdders|c_out~0_combout ))))

	.dataa(\CarryAdder|full_adder_gen[7].FullAdders|c_out~0_combout ),
	.datab(\num1[6]~input_o ),
	.datac(\num2[6]~input_o ),
	.datad(\CarryAdder|full_adder_gen[5].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[7].FullAdders|c_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[7].FullAdders|c_out~1 .lut_mask = 16'hA880;
defparam \CarryAdder|full_adder_gen[7].FullAdders|c_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N26
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[8].FullAdders|c_out~0 (
// Equation(s):
// \CarryAdder|full_adder_gen[8].FullAdders|c_out~0_combout  = (\num2[8]~input_o  & ((\NormalAdder|full_adder_gen[7].FullAdders|c_out~0_combout ) # ((\num1[8]~input_o ) # (\CarryAdder|full_adder_gen[7].FullAdders|c_out~1_combout )))) # (!\num2[8]~input_o  & 
// (\num1[8]~input_o  & ((\NormalAdder|full_adder_gen[7].FullAdders|c_out~0_combout ) # (\CarryAdder|full_adder_gen[7].FullAdders|c_out~1_combout ))))

	.dataa(\NormalAdder|full_adder_gen[7].FullAdders|c_out~0_combout ),
	.datab(\num2[8]~input_o ),
	.datac(\num1[8]~input_o ),
	.datad(\CarryAdder|full_adder_gen[7].FullAdders|c_out~1_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[8].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[8].FullAdders|c_out~0 .lut_mask = 16'hFCE8;
defparam \CarryAdder|full_adder_gen[8].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N28
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[9].FullAdders|c_out~0 (
// Equation(s):
// \CarryAdder|full_adder_gen[9].FullAdders|c_out~0_combout  = (\num2[9]~input_o  & ((\num1[9]~input_o ) # (\CarryAdder|full_adder_gen[8].FullAdders|c_out~0_combout ))) # (!\num2[9]~input_o  & (\num1[9]~input_o  & 
// \CarryAdder|full_adder_gen[8].FullAdders|c_out~0_combout ))

	.dataa(\num2[9]~input_o ),
	.datab(\num1[9]~input_o ),
	.datac(\CarryAdder|full_adder_gen[8].FullAdders|c_out~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[9].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[9].FullAdders|c_out~0 .lut_mask = 16'hE8E8;
defparam \CarryAdder|full_adder_gen[9].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N2
fiftyfivenm_lcell_comb \Mux32~6 (
// Equation(s):
// \Mux32~6_combout  = (\instruction[0]~input_o  & (\NormalAdder|full_adder_gen[9].FullAdders|c_out~0_combout )) # (!\instruction[0]~input_o  & ((\CarryAdder|full_adder_gen[9].FullAdders|c_out~0_combout )))

	.dataa(\instruction[0]~input_o ),
	.datab(\NormalAdder|full_adder_gen[9].FullAdders|c_out~0_combout ),
	.datac(gnd),
	.datad(\CarryAdder|full_adder_gen[9].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\Mux32~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~6 .lut_mask = 16'hDD88;
defparam \Mux32~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N28
fiftyfivenm_lcell_comb \Mux32~7 (
// Equation(s):
// \Mux32~7_combout  = (\Mux32~5_combout  & ((\num2[10]~input_o  & ((\num1[10]~input_o ) # (\Mux32~6_combout ))) # (!\num2[10]~input_o  & (\num1[10]~input_o  & \Mux32~6_combout ))))

	.dataa(\num2[10]~input_o ),
	.datab(\num1[10]~input_o ),
	.datac(\Mux32~5_combout ),
	.datad(\Mux32~6_combout ),
	.cin(gnd),
	.combout(\Mux32~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~7 .lut_mask = 16'hE080;
defparam \Mux32~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N12
fiftyfivenm_lcell_comb \Mux32~9 (
// Equation(s):
// \Mux32~9_combout  = (\num2[13]~input_o  & ((\Mux32~8_combout ) # ((\num1[13]~input_o ) # (\Mux32~7_combout )))) # (!\num2[13]~input_o  & (\num1[13]~input_o  & ((\Mux32~8_combout ) # (\Mux32~7_combout ))))

	.dataa(\num2[13]~input_o ),
	.datab(\Mux32~8_combout ),
	.datac(\num1[13]~input_o ),
	.datad(\Mux32~7_combout ),
	.cin(gnd),
	.combout(\Mux32~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~9 .lut_mask = 16'hFAE8;
defparam \Mux32~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N26
fiftyfivenm_lcell_comb \Mux32~10 (
// Equation(s):
// \Mux32~10_combout  = (\CarryAdder|full_adder_gen[15].FullAdders|c_out~0_combout  & ((\num2[14]~input_o  & ((\num1[14]~input_o ) # (\Mux32~9_combout ))) # (!\num2[14]~input_o  & (\num1[14]~input_o  & \Mux32~9_combout ))))

	.dataa(\num2[14]~input_o ),
	.datab(\CarryAdder|full_adder_gen[15].FullAdders|c_out~0_combout ),
	.datac(\num1[14]~input_o ),
	.datad(\Mux32~9_combout ),
	.cin(gnd),
	.combout(\Mux32~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~10 .lut_mask = 16'hC880;
defparam \Mux32~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N2
fiftyfivenm_lcell_comb \Mux32~11 (
// Equation(s):
// \Mux32~11_combout  = (\num1[16]~input_o  & ((\NormalAdder|full_adder_gen[15].FullAdders|c_out~0_combout ) # ((\num2[16]~input_o ) # (\Mux32~10_combout )))) # (!\num1[16]~input_o  & (\num2[16]~input_o  & 
// ((\NormalAdder|full_adder_gen[15].FullAdders|c_out~0_combout ) # (\Mux32~10_combout ))))

	.dataa(\num1[16]~input_o ),
	.datab(\NormalAdder|full_adder_gen[15].FullAdders|c_out~0_combout ),
	.datac(\num2[16]~input_o ),
	.datad(\Mux32~10_combout ),
	.cin(gnd),
	.combout(\Mux32~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~11 .lut_mask = 16'hFAE8;
defparam \Mux32~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N20
fiftyfivenm_lcell_comb \Mux32~12 (
// Equation(s):
// \Mux32~12_combout  = (\CarryAdder|full_adder_gen[18].FullAdders|c_out~0_combout  & ((\num1[17]~input_o  & ((\num2[17]~input_o ) # (\Mux32~11_combout ))) # (!\num1[17]~input_o  & (\num2[17]~input_o  & \Mux32~11_combout ))))

	.dataa(\num1[17]~input_o ),
	.datab(\CarryAdder|full_adder_gen[18].FullAdders|c_out~0_combout ),
	.datac(\num2[17]~input_o ),
	.datad(\Mux32~11_combout ),
	.cin(gnd),
	.combout(\Mux32~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~12 .lut_mask = 16'hC880;
defparam \Mux32~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N18
fiftyfivenm_lcell_comb \Mux32~13 (
// Equation(s):
// \Mux32~13_combout  = (\num1[19]~input_o  & ((\num2[19]~input_o ) # ((\NormalAdder|full_adder_gen[18].FullAdders|c_out~0_combout ) # (\Mux32~12_combout )))) # (!\num1[19]~input_o  & (\num2[19]~input_o  & 
// ((\NormalAdder|full_adder_gen[18].FullAdders|c_out~0_combout ) # (\Mux32~12_combout ))))

	.dataa(\num1[19]~input_o ),
	.datab(\num2[19]~input_o ),
	.datac(\NormalAdder|full_adder_gen[18].FullAdders|c_out~0_combout ),
	.datad(\Mux32~12_combout ),
	.cin(gnd),
	.combout(\Mux32~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~13 .lut_mask = 16'hEEE8;
defparam \Mux32~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N28
fiftyfivenm_lcell_comb \Mux32~14 (
// Equation(s):
// \Mux32~14_combout  = (\CarryAdder|full_adder_gen[21].FullAdders|c_out~1_combout  & ((\num1[20]~input_o  & ((\num2[20]~input_o ) # (\Mux32~13_combout ))) # (!\num1[20]~input_o  & (\num2[20]~input_o  & \Mux32~13_combout ))))

	.dataa(\num1[20]~input_o ),
	.datab(\num2[20]~input_o ),
	.datac(\CarryAdder|full_adder_gen[21].FullAdders|c_out~1_combout ),
	.datad(\Mux32~13_combout ),
	.cin(gnd),
	.combout(\Mux32~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~14 .lut_mask = 16'hE080;
defparam \Mux32~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N6
fiftyfivenm_lcell_comb \Mux32~15 (
// Equation(s):
// \Mux32~15_combout  = (\num1[22]~input_o  & ((\CarryAdder|full_adder_gen[21].FullAdders|c_out~0_combout ) # ((\num2[22]~input_o ) # (\Mux32~14_combout )))) # (!\num1[22]~input_o  & (\num2[22]~input_o  & 
// ((\CarryAdder|full_adder_gen[21].FullAdders|c_out~0_combout ) # (\Mux32~14_combout ))))

	.dataa(\CarryAdder|full_adder_gen[21].FullAdders|c_out~0_combout ),
	.datab(\num1[22]~input_o ),
	.datac(\num2[22]~input_o ),
	.datad(\Mux32~14_combout ),
	.cin(gnd),
	.combout(\Mux32~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~15 .lut_mask = 16'hFCE8;
defparam \Mux32~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N0
fiftyfivenm_lcell_comb \Mux32~16 (
// Equation(s):
// \Mux32~16_combout  = (\CarryAdder|full_adder_gen[24].FullAdders|c_out~0_combout  & ((\num1[23]~input_o  & ((\num2[23]~input_o ) # (\Mux32~15_combout ))) # (!\num1[23]~input_o  & (\num2[23]~input_o  & \Mux32~15_combout ))))

	.dataa(\CarryAdder|full_adder_gen[24].FullAdders|c_out~0_combout ),
	.datab(\num1[23]~input_o ),
	.datac(\num2[23]~input_o ),
	.datad(\Mux32~15_combout ),
	.cin(gnd),
	.combout(\Mux32~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~16 .lut_mask = 16'hA880;
defparam \Mux32~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N2
fiftyfivenm_lcell_comb \Mux32~17 (
// Equation(s):
// \Mux32~17_combout  = (\num1[25]~input_o  & ((\NormalAdder|full_adder_gen[24].FullAdders|c_out~0_combout ) # ((\num2[25]~input_o ) # (\Mux32~16_combout )))) # (!\num1[25]~input_o  & (\num2[25]~input_o  & 
// ((\NormalAdder|full_adder_gen[24].FullAdders|c_out~0_combout ) # (\Mux32~16_combout ))))

	.dataa(\NormalAdder|full_adder_gen[24].FullAdders|c_out~0_combout ),
	.datab(\num1[25]~input_o ),
	.datac(\num2[25]~input_o ),
	.datad(\Mux32~16_combout ),
	.cin(gnd),
	.combout(\Mux32~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~17 .lut_mask = 16'hFCE8;
defparam \Mux32~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N16
fiftyfivenm_lcell_comb \Mux32~18 (
// Equation(s):
// \Mux32~18_combout  = (\CarryAdder|full_adder_gen[27].FullAdders|c_out~1_combout  & ((\num1[26]~input_o  & ((\num2[26]~input_o ) # (\Mux32~17_combout ))) # (!\num1[26]~input_o  & (\num2[26]~input_o  & \Mux32~17_combout ))))

	.dataa(\CarryAdder|full_adder_gen[27].FullAdders|c_out~1_combout ),
	.datab(\num1[26]~input_o ),
	.datac(\num2[26]~input_o ),
	.datad(\Mux32~17_combout ),
	.cin(gnd),
	.combout(\Mux32~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~18 .lut_mask = 16'hA880;
defparam \Mux32~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N6
fiftyfivenm_lcell_comb \Mux32~19 (
// Equation(s):
// \Mux32~19_combout  = (\num1[28]~input_o  & ((\num2[28]~input_o ) # ((\CarryAdder|full_adder_gen[27].FullAdders|c_out~0_combout ) # (\Mux32~18_combout )))) # (!\num1[28]~input_o  & (\num2[28]~input_o  & 
// ((\CarryAdder|full_adder_gen[27].FullAdders|c_out~0_combout ) # (\Mux32~18_combout ))))

	.dataa(\num1[28]~input_o ),
	.datab(\num2[28]~input_o ),
	.datac(\CarryAdder|full_adder_gen[27].FullAdders|c_out~0_combout ),
	.datad(\Mux32~18_combout ),
	.cin(gnd),
	.combout(\Mux32~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~19 .lut_mask = 16'hEEE8;
defparam \Mux32~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N12
fiftyfivenm_lcell_comb \Mux32~20 (
// Equation(s):
// \Mux32~20_combout  = (\num1[29]~input_o  & ((\num2[29]~input_o ) # (\Mux32~19_combout ))) # (!\num1[29]~input_o  & (\num2[29]~input_o  & \Mux32~19_combout ))

	.dataa(gnd),
	.datab(\num1[29]~input_o ),
	.datac(\num2[29]~input_o ),
	.datad(\Mux32~19_combout ),
	.cin(gnd),
	.combout(\Mux32~20_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~20 .lut_mask = 16'hFCC0;
defparam \Mux32~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N18
fiftyfivenm_lcell_comb \Mux32~21 (
// Equation(s):
// \Mux32~21_combout  = (\Mux32~4_combout  & ((\num1[30]~input_o  & ((\num2[30]~input_o ) # (\Mux32~20_combout ))) # (!\num1[30]~input_o  & (\num2[30]~input_o  & \Mux32~20_combout ))))

	.dataa(\num1[30]~input_o ),
	.datab(\Mux32~4_combout ),
	.datac(\num2[30]~input_o ),
	.datad(\Mux32~20_combout ),
	.cin(gnd),
	.combout(\Mux32~21_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~21 .lut_mask = 16'hC880;
defparam \Mux32~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N4
fiftyfivenm_lcell_comb \Mux32~23 (
// Equation(s):
// \Mux32~23_combout  = (\Mux32~3_combout ) # ((\Mux32~21_combout ) # ((\Mux32~22_combout  & \num2[31]~input_o )))

	.dataa(\Mux32~22_combout ),
	.datab(\num2[31]~input_o ),
	.datac(\Mux32~3_combout ),
	.datad(\Mux32~21_combout ),
	.cin(gnd),
	.combout(\Mux32~23_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~23 .lut_mask = 16'hFFF8;
defparam \Mux32~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N5
dffeas \flags[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux32~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flags[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flags[2]~reg0 .is_wysiwyg = "true";
defparam \flags[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N9
dffeas cadder_cin(
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\flags[2]~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cadder_cin~q ),
	.prn(vcc));
// synopsys translate_off
defparam cadder_cin.is_wysiwyg = "true";
defparam cadder_cin.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N26
fiftyfivenm_lcell_comb \Mux31~0 (
// Equation(s):
// \Mux31~0_combout  = \num1[0]~input_o  $ (\num2[0]~input_o  $ (((!\instruction[0]~input_o  & \cadder_cin~q ))))

	.dataa(\instruction[0]~input_o ),
	.datab(\num1[0]~input_o ),
	.datac(\cadder_cin~q ),
	.datad(\num2[0]~input_o ),
	.cin(gnd),
	.combout(\Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~0 .lut_mask = 16'h639C;
defparam \Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N16
fiftyfivenm_lcell_comb \Mux31~2 (
// Equation(s):
// \Mux31~2_combout  = (\result[2]~0_combout  & ((\Mux31~1_combout ) # ((\Mux31~0_combout  & \result[2]~1_combout )))) # (!\result[2]~0_combout  & (((\Mux31~0_combout  & \result[2]~1_combout ))))

	.dataa(\result[2]~0_combout ),
	.datab(\Mux31~1_combout ),
	.datac(\Mux31~0_combout ),
	.datad(\result[2]~1_combout ),
	.cin(gnd),
	.combout(\Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~2 .lut_mask = 16'hF888;
defparam \Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N17
dffeas \result[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux31~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\result[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \result[0]~reg0 .is_wysiwyg = "true";
defparam \result[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N10
fiftyfivenm_lcell_comb \result[2]~3 (
// Equation(s):
// \result[2]~3_combout  = (\instruction[1]~input_o  & (((\instruction[2]~input_o  & !\instruction[3]~input_o )))) # (!\instruction[1]~input_o  & (\instruction[3]~input_o  & ((\instruction[0]~input_o ) # (\instruction[2]~input_o ))))

	.dataa(\instruction[0]~input_o ),
	.datab(\instruction[1]~input_o ),
	.datac(\instruction[2]~input_o ),
	.datad(\instruction[3]~input_o ),
	.cin(gnd),
	.combout(\result[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \result[2]~3 .lut_mask = 16'h32C0;
defparam \result[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N12
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[1].FullAdders|Adder2|s (
// Equation(s):
// \NormalAdder|full_adder_gen[1].FullAdders|Adder2|s~combout  = \num1[1]~input_o  $ (\num2[1]~input_o  $ (((\num1[0]~input_o  & \num2[0]~input_o ))))

	.dataa(\num1[0]~input_o ),
	.datab(\num2[0]~input_o ),
	.datac(\num1[1]~input_o ),
	.datad(\num2[1]~input_o ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[1].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[1].FullAdders|Adder2|s .lut_mask = 16'h8778;
defparam \NormalAdder|full_adder_gen[1].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N14
fiftyfivenm_lcell_comb \result[2]~2 (
// Equation(s):
// \result[2]~2_combout  = (\instruction[1]~input_o  & ((\instruction[0]~input_o ))) # (!\instruction[1]~input_o  & (\instruction[2]~input_o ))

	.dataa(gnd),
	.datab(\instruction[2]~input_o ),
	.datac(\instruction[0]~input_o ),
	.datad(\instruction[1]~input_o ),
	.cin(gnd),
	.combout(\result[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \result[2]~2 .lut_mask = 16'hF0CC;
defparam \result[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N20
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[1].FullAdders|Adder2|s (
// Equation(s):
// \CarryAdder|full_adder_gen[1].FullAdders|Adder2|s~combout  = \num1[1]~input_o  $ (\num2[1]~input_o  $ (\CarryAdder|full_adder_gen[0].FullAdders|c_out~0_combout ))

	.dataa(\num1[1]~input_o ),
	.datab(\num2[1]~input_o ),
	.datac(gnd),
	.datad(\CarryAdder|full_adder_gen[0].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[1].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[1].FullAdders|Adder2|s .lut_mask = 16'h9966;
defparam \CarryAdder|full_adder_gen[1].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N26
fiftyfivenm_lcell_comb \Mux30~0 (
// Equation(s):
// \Mux30~0_combout  = (\instruction[1]~input_o  & ((\result[2]~2_combout ) # ((\CarryAdder|full_adder_gen[1].FullAdders|Adder2|s~combout )))) # (!\instruction[1]~input_o  & (!\result[2]~2_combout  & (!\num1[1]~input_o )))

	.dataa(\instruction[1]~input_o ),
	.datab(\result[2]~2_combout ),
	.datac(\num1[1]~input_o ),
	.datad(\CarryAdder|full_adder_gen[1].FullAdders|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~0 .lut_mask = 16'hAB89;
defparam \Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N2
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[1].FullAdd|Adder2|s (
// Equation(s):
// \SubCarry|full_adder_generate[1].FullAdd|Adder2|s~combout  = \num1[1]~input_o  $ (\num2[1]~input_o  $ (((\num1[0]~input_o ) # (!\num2[0]~input_o ))))

	.dataa(\num1[0]~input_o ),
	.datab(\num2[0]~input_o ),
	.datac(\num1[1]~input_o ),
	.datad(\num2[1]~input_o ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[1].FullAdd|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[1].FullAdd|Adder2|s .lut_mask = 16'hB44B;
defparam \SubCarry|full_adder_generate[1].FullAdd|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N18
fiftyfivenm_lcell_comb \Mux30~1 (
// Equation(s):
// \Mux30~1_combout  = (\result[2]~2_combout  & ((\Mux30~0_combout  & (\NormalAdder|full_adder_gen[1].FullAdders|Adder2|s~combout )) # (!\Mux30~0_combout  & ((!\SubCarry|full_adder_generate[1].FullAdd|Adder2|s~combout ))))) # (!\result[2]~2_combout  & 
// (((\Mux30~0_combout ))))

	.dataa(\NormalAdder|full_adder_gen[1].FullAdders|Adder2|s~combout ),
	.datab(\result[2]~2_combout ),
	.datac(\Mux30~0_combout ),
	.datad(\SubCarry|full_adder_generate[1].FullAdd|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~1 .lut_mask = 16'hB0BC;
defparam \Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N4
fiftyfivenm_lcell_comb \Mux30~2 (
// Equation(s):
// \Mux30~2_combout  = (\result[2]~3_combout  & \Mux30~1_combout )

	.dataa(\result[2]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux30~1_combout ),
	.cin(gnd),
	.combout(\Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~2 .lut_mask = 16'hAA00;
defparam \Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N5
dffeas \result[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux30~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\result[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \result[1]~reg0 .is_wysiwyg = "true";
defparam \result[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N6
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[2].FullAdd|Adder1|s~0 (
// Equation(s):
// \SubCarry|full_adder_generate[2].FullAdd|Adder1|s~0_combout  = \num1[2]~input_o  $ (\num2[2]~input_o )

	.dataa(gnd),
	.datab(\num1[2]~input_o ),
	.datac(\num2[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[2].FullAdd|Adder1|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[2].FullAdd|Adder1|s~0 .lut_mask = 16'h3C3C;
defparam \SubCarry|full_adder_generate[2].FullAdd|Adder1|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N6
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[2].FullAdders|Adder2|s (
// Equation(s):
// \CarryAdder|full_adder_gen[2].FullAdders|Adder2|s~combout  = \SubCarry|full_adder_generate[2].FullAdd|Adder1|s~0_combout  $ (((\num1[1]~input_o  & ((\num2[1]~input_o ) # (\CarryAdder|full_adder_gen[0].FullAdders|c_out~0_combout ))) # (!\num1[1]~input_o  & 
// (\num2[1]~input_o  & \CarryAdder|full_adder_gen[0].FullAdders|c_out~0_combout ))))

	.dataa(\num1[1]~input_o ),
	.datab(\num2[1]~input_o ),
	.datac(\CarryAdder|full_adder_gen[0].FullAdders|c_out~0_combout ),
	.datad(\SubCarry|full_adder_generate[2].FullAdd|Adder1|s~0_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[2].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[2].FullAdders|Adder2|s .lut_mask = 16'h17E8;
defparam \CarryAdder|full_adder_gen[2].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N12
fiftyfivenm_lcell_comb \Mux29~0 (
// Equation(s):
// \Mux29~0_combout  = (\instruction[1]~input_o  & ((\CarryAdder|full_adder_gen[2].FullAdders|Adder2|s~combout ) # ((\result[2]~2_combout )))) # (!\instruction[1]~input_o  & (((!\result[2]~2_combout  & !\num1[2]~input_o ))))

	.dataa(\instruction[1]~input_o ),
	.datab(\CarryAdder|full_adder_gen[2].FullAdders|Adder2|s~combout ),
	.datac(\result[2]~2_combout ),
	.datad(\num1[2]~input_o ),
	.cin(gnd),
	.combout(\Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~0 .lut_mask = 16'hA8AD;
defparam \Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N4
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[2].FullAdders|Adder2|s (
// Equation(s):
// \NormalAdder|full_adder_gen[2].FullAdders|Adder2|s~combout  = \num1[2]~input_o  $ (\num2[2]~input_o  $ (\NormalAdder|full_adder_gen[1].FullAdders|c_out~0_combout ))

	.dataa(gnd),
	.datab(\num1[2]~input_o ),
	.datac(\num2[2]~input_o ),
	.datad(\NormalAdder|full_adder_gen[1].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[2].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[2].FullAdders|Adder2|s .lut_mask = 16'hC33C;
defparam \NormalAdder|full_adder_gen[2].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N30
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[2].FullAdd|Adder2|s (
// Equation(s):
// \SubCarry|full_adder_generate[2].FullAdd|Adder2|s~combout  = \num1[2]~input_o  $ (\num2[2]~input_o  $ (\SubCarry|full_adder_generate[1].FullAdd|c_out~combout ))

	.dataa(gnd),
	.datab(\num1[2]~input_o ),
	.datac(\num2[2]~input_o ),
	.datad(\SubCarry|full_adder_generate[1].FullAdd|c_out~combout ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[2].FullAdd|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[2].FullAdd|Adder2|s .lut_mask = 16'hC33C;
defparam \SubCarry|full_adder_generate[2].FullAdd|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N16
fiftyfivenm_lcell_comb \Mux29~1 (
// Equation(s):
// \Mux29~1_combout  = (\Mux29~0_combout  & (((\NormalAdder|full_adder_gen[2].FullAdders|Adder2|s~combout )) # (!\result[2]~2_combout ))) # (!\Mux29~0_combout  & (\result[2]~2_combout  & ((!\SubCarry|full_adder_generate[2].FullAdd|Adder2|s~combout ))))

	.dataa(\Mux29~0_combout ),
	.datab(\result[2]~2_combout ),
	.datac(\NormalAdder|full_adder_gen[2].FullAdders|Adder2|s~combout ),
	.datad(\SubCarry|full_adder_generate[2].FullAdd|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~1 .lut_mask = 16'hA2E6;
defparam \Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N8
fiftyfivenm_lcell_comb \Mux29~2 (
// Equation(s):
// \Mux29~2_combout  = (\result[2]~3_combout  & \Mux29~1_combout )

	.dataa(\result[2]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux29~1_combout ),
	.cin(gnd),
	.combout(\Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~2 .lut_mask = 16'hAA00;
defparam \Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N9
dffeas \result[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux29~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\result[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \result[2]~reg0 .is_wysiwyg = "true";
defparam \result[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N28
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[3].FullAdd|Adder1|s~0 (
// Equation(s):
// \SubCarry|full_adder_generate[3].FullAdd|Adder1|s~0_combout  = \num1[3]~input_o  $ (\num2[3]~input_o )

	.dataa(\num1[3]~input_o ),
	.datab(gnd),
	.datac(\num2[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[3].FullAdd|Adder1|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[3].FullAdd|Adder1|s~0 .lut_mask = 16'h5A5A;
defparam \SubCarry|full_adder_generate[3].FullAdd|Adder1|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N28
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[3].FullAdders|Adder2|s (
// Equation(s):
// \CarryAdder|full_adder_gen[3].FullAdders|Adder2|s~combout  = \SubCarry|full_adder_generate[3].FullAdd|Adder1|s~0_combout  $ (((\num2[2]~input_o  & ((\CarryAdder|full_adder_gen[1].FullAdders|c_out~0_combout ) # (\num1[2]~input_o ))) # (!\num2[2]~input_o  & 
// (\CarryAdder|full_adder_gen[1].FullAdders|c_out~0_combout  & \num1[2]~input_o ))))

	.dataa(\SubCarry|full_adder_generate[3].FullAdd|Adder1|s~0_combout ),
	.datab(\num2[2]~input_o ),
	.datac(\CarryAdder|full_adder_gen[1].FullAdders|c_out~0_combout ),
	.datad(\num1[2]~input_o ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[3].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[3].FullAdders|Adder2|s .lut_mask = 16'h566A;
defparam \CarryAdder|full_adder_gen[3].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N22
fiftyfivenm_lcell_comb \Mux28~0 (
// Equation(s):
// \Mux28~0_combout  = (\result[2]~2_combout  & (((\instruction[1]~input_o )))) # (!\result[2]~2_combout  & ((\instruction[1]~input_o  & ((\CarryAdder|full_adder_gen[3].FullAdders|Adder2|s~combout ))) # (!\instruction[1]~input_o  & (!\num1[3]~input_o ))))

	.dataa(\num1[3]~input_o ),
	.datab(\result[2]~2_combout ),
	.datac(\instruction[1]~input_o ),
	.datad(\CarryAdder|full_adder_gen[3].FullAdders|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~0 .lut_mask = 16'hF1C1;
defparam \Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N20
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[3].FullAdders|Adder2|s (
// Equation(s):
// \NormalAdder|full_adder_gen[3].FullAdders|Adder2|s~combout  = \SubCarry|full_adder_generate[3].FullAdd|Adder1|s~0_combout  $ (((\num1[2]~input_o  & ((\num2[2]~input_o ) # (\NormalAdder|full_adder_gen[1].FullAdders|c_out~0_combout ))) # (!\num1[2]~input_o  
// & (\num2[2]~input_o  & \NormalAdder|full_adder_gen[1].FullAdders|c_out~0_combout ))))

	.dataa(\SubCarry|full_adder_generate[3].FullAdd|Adder1|s~0_combout ),
	.datab(\num1[2]~input_o ),
	.datac(\num2[2]~input_o ),
	.datad(\NormalAdder|full_adder_gen[1].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[3].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[3].FullAdders|Adder2|s .lut_mask = 16'h566A;
defparam \NormalAdder|full_adder_gen[3].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N2
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[3].FullAdd|Adder2|s (
// Equation(s):
// \SubCarry|full_adder_generate[3].FullAdd|Adder2|s~combout  = \SubCarry|full_adder_generate[3].FullAdd|Adder1|s~0_combout  $ (((\num1[2]~input_o  & ((\SubCarry|full_adder_generate[1].FullAdd|c_out~combout ) # (!\num2[2]~input_o ))) # (!\num1[2]~input_o  & 
// (!\num2[2]~input_o  & \SubCarry|full_adder_generate[1].FullAdd|c_out~combout ))))

	.dataa(\SubCarry|full_adder_generate[3].FullAdd|Adder1|s~0_combout ),
	.datab(\num1[2]~input_o ),
	.datac(\num2[2]~input_o ),
	.datad(\SubCarry|full_adder_generate[1].FullAdd|c_out~combout ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[3].FullAdd|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[3].FullAdd|Adder2|s .lut_mask = 16'h65A6;
defparam \SubCarry|full_adder_generate[3].FullAdd|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N10
fiftyfivenm_lcell_comb \Mux28~1 (
// Equation(s):
// \Mux28~1_combout  = (\Mux28~0_combout  & ((\NormalAdder|full_adder_gen[3].FullAdders|Adder2|s~combout ) # ((!\result[2]~2_combout )))) # (!\Mux28~0_combout  & (((\result[2]~2_combout  & !\SubCarry|full_adder_generate[3].FullAdd|Adder2|s~combout ))))

	.dataa(\Mux28~0_combout ),
	.datab(\NormalAdder|full_adder_gen[3].FullAdders|Adder2|s~combout ),
	.datac(\result[2]~2_combout ),
	.datad(\SubCarry|full_adder_generate[3].FullAdd|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~1 .lut_mask = 16'h8ADA;
defparam \Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N8
fiftyfivenm_lcell_comb \Mux28~2 (
// Equation(s):
// \Mux28~2_combout  = (\result[2]~3_combout  & \Mux28~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\result[2]~3_combout ),
	.datad(\Mux28~1_combout ),
	.cin(gnd),
	.combout(\Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~2 .lut_mask = 16'hF000;
defparam \Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y13_N9
dffeas \result[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux28~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\result[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \result[3]~reg0 .is_wysiwyg = "true";
defparam \result[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N2
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[4].FullAdders|Adder2|s (
// Equation(s):
// \CarryAdder|full_adder_gen[4].FullAdders|Adder2|s~combout  = \SubCarry|full_adder_generate[4].FullAdd|Adder1|s~0_combout  $ (((\num1[3]~input_o  & ((\num2[3]~input_o ) # (\CarryAdder|full_adder_gen[2].FullAdders|c_out~0_combout ))) # (!\num1[3]~input_o  & 
// (\num2[3]~input_o  & \CarryAdder|full_adder_gen[2].FullAdders|c_out~0_combout ))))

	.dataa(\num1[3]~input_o ),
	.datab(\num2[3]~input_o ),
	.datac(\SubCarry|full_adder_generate[4].FullAdd|Adder1|s~0_combout ),
	.datad(\CarryAdder|full_adder_gen[2].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[4].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[4].FullAdders|Adder2|s .lut_mask = 16'h1E78;
defparam \CarryAdder|full_adder_gen[4].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N10
fiftyfivenm_lcell_comb \Mux27~0 (
// Equation(s):
// \Mux27~0_combout  = (\result[2]~2_combout  & (((\instruction[1]~input_o )))) # (!\result[2]~2_combout  & ((\instruction[1]~input_o  & ((\CarryAdder|full_adder_gen[4].FullAdders|Adder2|s~combout ))) # (!\instruction[1]~input_o  & (!\num1[4]~input_o ))))

	.dataa(\num1[4]~input_o ),
	.datab(\result[2]~2_combout ),
	.datac(\CarryAdder|full_adder_gen[4].FullAdders|Adder2|s~combout ),
	.datad(\instruction[1]~input_o ),
	.cin(gnd),
	.combout(\Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~0 .lut_mask = 16'hFC11;
defparam \Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N12
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[4].FullAdd|Adder2|s (
// Equation(s):
// \SubCarry|full_adder_generate[4].FullAdd|Adder2|s~combout  = \SubCarry|full_adder_generate[4].FullAdd|Adder1|s~0_combout  $ (((\SubCarry|full_adder_generate[2].FullAdd|c_out~combout  & ((\num1[3]~input_o ) # (!\num2[3]~input_o ))) # 
// (!\SubCarry|full_adder_generate[2].FullAdd|c_out~combout  & (!\num2[3]~input_o  & \num1[3]~input_o ))))

	.dataa(\SubCarry|full_adder_generate[2].FullAdd|c_out~combout ),
	.datab(\SubCarry|full_adder_generate[4].FullAdd|Adder1|s~0_combout ),
	.datac(\num2[3]~input_o ),
	.datad(\num1[3]~input_o ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[4].FullAdd|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[4].FullAdd|Adder2|s .lut_mask = 16'h63C6;
defparam \SubCarry|full_adder_generate[4].FullAdd|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N16
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[4].FullAdders|Adder2|s (
// Equation(s):
// \NormalAdder|full_adder_gen[4].FullAdders|Adder2|s~combout  = \SubCarry|full_adder_generate[4].FullAdd|Adder1|s~0_combout  $ (((\num1[3]~input_o  & ((\num2[3]~input_o ) # (\NormalAdder|full_adder_gen[2].FullAdders|c_out~0_combout ))) # (!\num1[3]~input_o  
// & (\num2[3]~input_o  & \NormalAdder|full_adder_gen[2].FullAdders|c_out~0_combout ))))

	.dataa(\num1[3]~input_o ),
	.datab(\SubCarry|full_adder_generate[4].FullAdd|Adder1|s~0_combout ),
	.datac(\num2[3]~input_o ),
	.datad(\NormalAdder|full_adder_gen[2].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[4].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[4].FullAdders|Adder2|s .lut_mask = 16'h366C;
defparam \NormalAdder|full_adder_gen[4].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N20
fiftyfivenm_lcell_comb \Mux27~1 (
// Equation(s):
// \Mux27~1_combout  = (\Mux27~0_combout  & (((\NormalAdder|full_adder_gen[4].FullAdders|Adder2|s~combout )) # (!\result[2]~2_combout ))) # (!\Mux27~0_combout  & (\result[2]~2_combout  & (!\SubCarry|full_adder_generate[4].FullAdd|Adder2|s~combout )))

	.dataa(\Mux27~0_combout ),
	.datab(\result[2]~2_combout ),
	.datac(\SubCarry|full_adder_generate[4].FullAdd|Adder2|s~combout ),
	.datad(\NormalAdder|full_adder_gen[4].FullAdders|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~1 .lut_mask = 16'hAE26;
defparam \Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N18
fiftyfivenm_lcell_comb \Mux27~2 (
// Equation(s):
// \Mux27~2_combout  = (\result[2]~3_combout  & \Mux27~1_combout )

	.dataa(\result[2]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux27~1_combout ),
	.cin(gnd),
	.combout(\Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~2 .lut_mask = 16'hAA00;
defparam \Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N19
dffeas \result[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux27~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\result[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \result[4]~reg0 .is_wysiwyg = "true";
defparam \result[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N30
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[5].FullAdders|Adder2|s (
// Equation(s):
// \CarryAdder|full_adder_gen[5].FullAdders|Adder2|s~combout  = \num2[5]~input_o  $ (\num1[5]~input_o  $ (((\CarryAdder|full_adder_gen[4].FullAdders|c_out~0_combout ) # (\CarryAdder|full_adder_gen[4].FullAdders|c_out~2_combout ))))

	.dataa(\CarryAdder|full_adder_gen[4].FullAdders|c_out~0_combout ),
	.datab(\num2[5]~input_o ),
	.datac(\num1[5]~input_o ),
	.datad(\CarryAdder|full_adder_gen[4].FullAdders|c_out~2_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[5].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[5].FullAdders|Adder2|s .lut_mask = 16'hC396;
defparam \CarryAdder|full_adder_gen[5].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N30
fiftyfivenm_lcell_comb \Mux26~0 (
// Equation(s):
// \Mux26~0_combout  = (\result[2]~2_combout  & (((\instruction[1]~input_o )))) # (!\result[2]~2_combout  & ((\instruction[1]~input_o  & (\CarryAdder|full_adder_gen[5].FullAdders|Adder2|s~combout )) # (!\instruction[1]~input_o  & ((!\num1[5]~input_o )))))

	.dataa(\CarryAdder|full_adder_gen[5].FullAdders|Adder2|s~combout ),
	.datab(\result[2]~2_combout ),
	.datac(\num1[5]~input_o ),
	.datad(\instruction[1]~input_o ),
	.cin(gnd),
	.combout(\Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~0 .lut_mask = 16'hEE03;
defparam \Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N22
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[5].FullAdd|Adder2|s (
// Equation(s):
// \SubCarry|full_adder_generate[5].FullAdd|Adder2|s~combout  = \num1[5]~input_o  $ (\num2[5]~input_o  $ (((\SubCarry|full_adder_generate[4].FullAdd|Adder1|c_out~combout ) # (\SubCarry|full_adder_generate[4].FullAdd|Adder2|c_out~combout ))))

	.dataa(\SubCarry|full_adder_generate[4].FullAdd|Adder1|c_out~combout ),
	.datab(\SubCarry|full_adder_generate[4].FullAdd|Adder2|c_out~combout ),
	.datac(\num1[5]~input_o ),
	.datad(\num2[5]~input_o ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[5].FullAdd|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[5].FullAdd|Adder2|s .lut_mask = 16'hE11E;
defparam \SubCarry|full_adder_generate[5].FullAdd|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N26
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[5].FullAdders|Adder2|s (
// Equation(s):
// \NormalAdder|full_adder_gen[5].FullAdders|Adder2|s~combout  = \num2[5]~input_o  $ (\num1[5]~input_o  $ (\NormalAdder|full_adder_gen[4].FullAdders|c_out~1_combout ))

	.dataa(gnd),
	.datab(\num2[5]~input_o ),
	.datac(\num1[5]~input_o ),
	.datad(\NormalAdder|full_adder_gen[4].FullAdders|c_out~1_combout ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[5].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[5].FullAdders|Adder2|s .lut_mask = 16'hC33C;
defparam \NormalAdder|full_adder_gen[5].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N24
fiftyfivenm_lcell_comb \Mux26~1 (
// Equation(s):
// \Mux26~1_combout  = (\Mux26~0_combout  & (((\NormalAdder|full_adder_gen[5].FullAdders|Adder2|s~combout ) # (!\result[2]~2_combout )))) # (!\Mux26~0_combout  & (!\SubCarry|full_adder_generate[5].FullAdd|Adder2|s~combout  & (\result[2]~2_combout )))

	.dataa(\Mux26~0_combout ),
	.datab(\SubCarry|full_adder_generate[5].FullAdd|Adder2|s~combout ),
	.datac(\result[2]~2_combout ),
	.datad(\NormalAdder|full_adder_gen[5].FullAdders|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~1 .lut_mask = 16'hBA1A;
defparam \Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N28
fiftyfivenm_lcell_comb \Mux26~2 (
// Equation(s):
// \Mux26~2_combout  = (\result[2]~3_combout  & \Mux26~1_combout )

	.dataa(\result[2]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux26~1_combout ),
	.cin(gnd),
	.combout(\Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~2 .lut_mask = 16'hAA00;
defparam \Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N29
dffeas \result[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux26~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\result[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \result[5]~reg0 .is_wysiwyg = "true";
defparam \result[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N2
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[6].FullAdders|Adder2|s (
// Equation(s):
// \CarryAdder|full_adder_gen[6].FullAdders|Adder2|s~combout  = \num1[6]~input_o  $ (\num2[6]~input_o  $ (\CarryAdder|full_adder_gen[5].FullAdders|c_out~0_combout ))

	.dataa(\num1[6]~input_o ),
	.datab(\num2[6]~input_o ),
	.datac(gnd),
	.datad(\CarryAdder|full_adder_gen[5].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[6].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[6].FullAdders|Adder2|s .lut_mask = 16'h9966;
defparam \CarryAdder|full_adder_gen[6].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N10
fiftyfivenm_lcell_comb \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = (\result[2]~2_combout  & (((\instruction[1]~input_o )))) # (!\result[2]~2_combout  & ((\instruction[1]~input_o  & ((\CarryAdder|full_adder_gen[6].FullAdders|Adder2|s~combout ))) # (!\instruction[1]~input_o  & (!\num1[6]~input_o ))))

	.dataa(\num1[6]~input_o ),
	.datab(\result[2]~2_combout ),
	.datac(\CarryAdder|full_adder_gen[6].FullAdders|Adder2|s~combout ),
	.datad(\instruction[1]~input_o ),
	.cin(gnd),
	.combout(\Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~0 .lut_mask = 16'hFC11;
defparam \Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N20
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[6].FullAdders|Adder2|s (
// Equation(s):
// \NormalAdder|full_adder_gen[6].FullAdders|Adder2|s~combout  = \num2[6]~input_o  $ (\NormalAdder|full_adder_gen[5].FullAdders|c_out~0_combout  $ (\num1[6]~input_o ))

	.dataa(\num2[6]~input_o ),
	.datab(\NormalAdder|full_adder_gen[5].FullAdders|c_out~0_combout ),
	.datac(\num1[6]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[6].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[6].FullAdders|Adder2|s .lut_mask = 16'h9696;
defparam \NormalAdder|full_adder_gen[6].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N4
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[6].FullAdd|Adder2|s (
// Equation(s):
// \SubCarry|full_adder_generate[6].FullAdd|Adder2|s~combout  = \num2[6]~input_o  $ (\SubCarry|full_adder_generate[5].FullAdd|c_out~combout  $ (\num1[6]~input_o ))

	.dataa(\num2[6]~input_o ),
	.datab(\SubCarry|full_adder_generate[5].FullAdd|c_out~combout ),
	.datac(\num1[6]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[6].FullAdd|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[6].FullAdd|Adder2|s .lut_mask = 16'h9696;
defparam \SubCarry|full_adder_generate[6].FullAdd|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N6
fiftyfivenm_lcell_comb \Mux25~1 (
// Equation(s):
// \Mux25~1_combout  = (\Mux25~0_combout  & ((\NormalAdder|full_adder_gen[6].FullAdders|Adder2|s~combout ) # ((!\result[2]~2_combout )))) # (!\Mux25~0_combout  & (((!\SubCarry|full_adder_generate[6].FullAdd|Adder2|s~combout  & \result[2]~2_combout ))))

	.dataa(\Mux25~0_combout ),
	.datab(\NormalAdder|full_adder_gen[6].FullAdders|Adder2|s~combout ),
	.datac(\SubCarry|full_adder_generate[6].FullAdd|Adder2|s~combout ),
	.datad(\result[2]~2_combout ),
	.cin(gnd),
	.combout(\Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~1 .lut_mask = 16'h8DAA;
defparam \Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N8
fiftyfivenm_lcell_comb \Mux25~2 (
// Equation(s):
// \Mux25~2_combout  = (\Mux25~1_combout  & \result[2]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mux25~1_combout ),
	.datad(\result[2]~3_combout ),
	.cin(gnd),
	.combout(\Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~2 .lut_mask = 16'hF000;
defparam \Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N9
dffeas \result[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux25~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\result[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \result[6]~reg0 .is_wysiwyg = "true";
defparam \result[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N12
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[7].FullAdd|Adder1|s~0 (
// Equation(s):
// \SubCarry|full_adder_generate[7].FullAdd|Adder1|s~0_combout  = \num1[7]~input_o  $ (\num2[7]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\num1[7]~input_o ),
	.datad(\num2[7]~input_o ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[7].FullAdd|Adder1|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[7].FullAdd|Adder1|s~0 .lut_mask = 16'h0FF0;
defparam \SubCarry|full_adder_generate[7].FullAdd|Adder1|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N26
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[7].FullAdd|Adder2|s (
// Equation(s):
// \SubCarry|full_adder_generate[7].FullAdd|Adder2|s~combout  = \SubCarry|full_adder_generate[7].FullAdd|Adder1|s~0_combout  $ (((\num2[6]~input_o  & (\SubCarry|full_adder_generate[5].FullAdd|c_out~combout  & \num1[6]~input_o )) # (!\num2[6]~input_o  & 
// ((\SubCarry|full_adder_generate[5].FullAdd|c_out~combout ) # (\num1[6]~input_o )))))

	.dataa(\num2[6]~input_o ),
	.datab(\SubCarry|full_adder_generate[5].FullAdd|c_out~combout ),
	.datac(\num1[6]~input_o ),
	.datad(\SubCarry|full_adder_generate[7].FullAdd|Adder1|s~0_combout ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[7].FullAdd|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[7].FullAdd|Adder2|s .lut_mask = 16'h2BD4;
defparam \SubCarry|full_adder_generate[7].FullAdd|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N18
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[7].FullAdders|Adder2|s (
// Equation(s):
// \NormalAdder|full_adder_gen[7].FullAdders|Adder2|s~combout  = \SubCarry|full_adder_generate[7].FullAdd|Adder1|s~0_combout  $ (((\num2[6]~input_o  & ((\NormalAdder|full_adder_gen[5].FullAdders|c_out~0_combout ) # (\num1[6]~input_o ))) # (!\num2[6]~input_o  
// & (\NormalAdder|full_adder_gen[5].FullAdders|c_out~0_combout  & \num1[6]~input_o ))))

	.dataa(\num2[6]~input_o ),
	.datab(\NormalAdder|full_adder_gen[5].FullAdders|c_out~0_combout ),
	.datac(\num1[6]~input_o ),
	.datad(\SubCarry|full_adder_generate[7].FullAdd|Adder1|s~0_combout ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[7].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[7].FullAdders|Adder2|s .lut_mask = 16'h17E8;
defparam \NormalAdder|full_adder_gen[7].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N4
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[7].FullAdders|Adder2|s (
// Equation(s):
// \CarryAdder|full_adder_gen[7].FullAdders|Adder2|s~combout  = \SubCarry|full_adder_generate[7].FullAdd|Adder1|s~0_combout  $ (((\num1[6]~input_o  & ((\num2[6]~input_o ) # (\CarryAdder|full_adder_gen[5].FullAdders|c_out~0_combout ))) # (!\num1[6]~input_o  & 
// (\num2[6]~input_o  & \CarryAdder|full_adder_gen[5].FullAdders|c_out~0_combout ))))

	.dataa(\num1[6]~input_o ),
	.datab(\num2[6]~input_o ),
	.datac(\SubCarry|full_adder_generate[7].FullAdd|Adder1|s~0_combout ),
	.datad(\CarryAdder|full_adder_gen[5].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[7].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[7].FullAdders|Adder2|s .lut_mask = 16'h1E78;
defparam \CarryAdder|full_adder_gen[7].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N24
fiftyfivenm_lcell_comb \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = (\instruction[1]~input_o  & ((\result[2]~2_combout ) # ((\CarryAdder|full_adder_gen[7].FullAdders|Adder2|s~combout )))) # (!\instruction[1]~input_o  & (!\result[2]~2_combout  & (!\num1[7]~input_o )))

	.dataa(\instruction[1]~input_o ),
	.datab(\result[2]~2_combout ),
	.datac(\num1[7]~input_o ),
	.datad(\CarryAdder|full_adder_gen[7].FullAdders|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~0 .lut_mask = 16'hAB89;
defparam \Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N10
fiftyfivenm_lcell_comb \Mux24~1 (
// Equation(s):
// \Mux24~1_combout  = (\result[2]~2_combout  & ((\Mux24~0_combout  & ((\NormalAdder|full_adder_gen[7].FullAdders|Adder2|s~combout ))) # (!\Mux24~0_combout  & (!\SubCarry|full_adder_generate[7].FullAdd|Adder2|s~combout )))) # (!\result[2]~2_combout  & 
// (((\Mux24~0_combout ))))

	.dataa(\SubCarry|full_adder_generate[7].FullAdd|Adder2|s~combout ),
	.datab(\NormalAdder|full_adder_gen[7].FullAdders|Adder2|s~combout ),
	.datac(\result[2]~2_combout ),
	.datad(\Mux24~0_combout ),
	.cin(gnd),
	.combout(\Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~1 .lut_mask = 16'hCF50;
defparam \Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N8
fiftyfivenm_lcell_comb \Mux24~2 (
// Equation(s):
// \Mux24~2_combout  = (\result[2]~3_combout  & \Mux24~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\result[2]~3_combout ),
	.datad(\Mux24~1_combout ),
	.cin(gnd),
	.combout(\Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~2 .lut_mask = 16'hF000;
defparam \Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N9
dffeas \result[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux24~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\result[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \result[7]~reg0 .is_wysiwyg = "true";
defparam \result[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N4
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[8].FullAdders|Adder2|s (
// Equation(s):
// \CarryAdder|full_adder_gen[8].FullAdders|Adder2|s~combout  = \num2[8]~input_o  $ (\num1[8]~input_o  $ (((\NormalAdder|full_adder_gen[7].FullAdders|c_out~0_combout ) # (\CarryAdder|full_adder_gen[7].FullAdders|c_out~1_combout ))))

	.dataa(\NormalAdder|full_adder_gen[7].FullAdders|c_out~0_combout ),
	.datab(\num2[8]~input_o ),
	.datac(\num1[8]~input_o ),
	.datad(\CarryAdder|full_adder_gen[7].FullAdders|c_out~1_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[8].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[8].FullAdders|Adder2|s .lut_mask = 16'hC396;
defparam \CarryAdder|full_adder_gen[8].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N6
fiftyfivenm_lcell_comb \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = (\result[2]~2_combout  & (\instruction[1]~input_o )) # (!\result[2]~2_combout  & ((\instruction[1]~input_o  & (\CarryAdder|full_adder_gen[8].FullAdders|Adder2|s~combout )) # (!\instruction[1]~input_o  & ((!\num1[8]~input_o )))))

	.dataa(\result[2]~2_combout ),
	.datab(\instruction[1]~input_o ),
	.datac(\CarryAdder|full_adder_gen[8].FullAdders|Adder2|s~combout ),
	.datad(\num1[8]~input_o ),
	.cin(gnd),
	.combout(\Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~0 .lut_mask = 16'hC8D9;
defparam \Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N24
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[8].FullAdders|Adder2|s (
// Equation(s):
// \NormalAdder|full_adder_gen[8].FullAdders|Adder2|s~combout  = \num1[8]~input_o  $ (\num2[8]~input_o  $ (\NormalAdder|full_adder_gen[7].FullAdders|c_out~1_combout ))

	.dataa(\num1[8]~input_o ),
	.datab(\num2[8]~input_o ),
	.datac(gnd),
	.datad(\NormalAdder|full_adder_gen[7].FullAdders|c_out~1_combout ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[8].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[8].FullAdders|Adder2|s .lut_mask = 16'h9966;
defparam \NormalAdder|full_adder_gen[8].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N16
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[8].FullAdd|Adder2|s (
// Equation(s):
// \SubCarry|full_adder_generate[8].FullAdd|Adder2|s~combout  = \num1[8]~input_o  $ (\num2[8]~input_o  $ (\SubCarry|full_adder_generate[7].FullAdd|c_out~combout ))

	.dataa(\num1[8]~input_o ),
	.datab(\num2[8]~input_o ),
	.datac(gnd),
	.datad(\SubCarry|full_adder_generate[7].FullAdd|c_out~combout ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[8].FullAdd|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[8].FullAdd|Adder2|s .lut_mask = 16'h9966;
defparam \SubCarry|full_adder_generate[8].FullAdd|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N30
fiftyfivenm_lcell_comb \Mux23~1 (
// Equation(s):
// \Mux23~1_combout  = (\Mux23~0_combout  & ((\NormalAdder|full_adder_gen[8].FullAdders|Adder2|s~combout ) # ((!\result[2]~2_combout )))) # (!\Mux23~0_combout  & (((\result[2]~2_combout  & !\SubCarry|full_adder_generate[8].FullAdd|Adder2|s~combout ))))

	.dataa(\Mux23~0_combout ),
	.datab(\NormalAdder|full_adder_gen[8].FullAdders|Adder2|s~combout ),
	.datac(\result[2]~2_combout ),
	.datad(\SubCarry|full_adder_generate[8].FullAdd|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~1 .lut_mask = 16'h8ADA;
defparam \Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N14
fiftyfivenm_lcell_comb \Mux23~2 (
// Equation(s):
// \Mux23~2_combout  = (\result[2]~3_combout  & \Mux23~1_combout )

	.dataa(\result[2]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux23~1_combout ),
	.cin(gnd),
	.combout(\Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~2 .lut_mask = 16'hAA00;
defparam \Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N15
dffeas \result[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux23~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\result[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \result[8]~reg0 .is_wysiwyg = "true";
defparam \result[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N10
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[9].FullAdders|Adder2|s (
// Equation(s):
// \CarryAdder|full_adder_gen[9].FullAdders|Adder2|s~combout  = \num2[9]~input_o  $ (\num1[9]~input_o  $ (\CarryAdder|full_adder_gen[8].FullAdders|c_out~0_combout ))

	.dataa(gnd),
	.datab(\num2[9]~input_o ),
	.datac(\num1[9]~input_o ),
	.datad(\CarryAdder|full_adder_gen[8].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[9].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[9].FullAdders|Adder2|s .lut_mask = 16'hC33C;
defparam \CarryAdder|full_adder_gen[9].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N12
fiftyfivenm_lcell_comb \Mux22~0 (
// Equation(s):
// \Mux22~0_combout  = (\result[2]~2_combout  & (((\instruction[1]~input_o )))) # (!\result[2]~2_combout  & ((\instruction[1]~input_o  & ((\CarryAdder|full_adder_gen[9].FullAdders|Adder2|s~combout ))) # (!\instruction[1]~input_o  & (!\num1[9]~input_o ))))

	.dataa(\result[2]~2_combout ),
	.datab(\num1[9]~input_o ),
	.datac(\instruction[1]~input_o ),
	.datad(\CarryAdder|full_adder_gen[9].FullAdders|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~0 .lut_mask = 16'hF1A1;
defparam \Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N18
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[9].FullAdd|Adder2|s (
// Equation(s):
// \SubCarry|full_adder_generate[9].FullAdd|Adder2|s~combout  = \num2[9]~input_o  $ (\num1[9]~input_o  $ (\SubCarry|full_adder_generate[8].FullAdd|c_out~combout ))

	.dataa(gnd),
	.datab(\num2[9]~input_o ),
	.datac(\num1[9]~input_o ),
	.datad(\SubCarry|full_adder_generate[8].FullAdd|c_out~combout ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[9].FullAdd|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[9].FullAdd|Adder2|s .lut_mask = 16'hC33C;
defparam \SubCarry|full_adder_generate[9].FullAdd|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N28
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[9].FullAdders|Adder2|s (
// Equation(s):
// \NormalAdder|full_adder_gen[9].FullAdders|Adder2|s~combout  = \NormalAdder|full_adder_gen[8].FullAdders|c_out~0_combout  $ (\num2[9]~input_o  $ (\num1[9]~input_o ))

	.dataa(\NormalAdder|full_adder_gen[8].FullAdders|c_out~0_combout ),
	.datab(\num2[9]~input_o ),
	.datac(\num1[9]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[9].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[9].FullAdders|Adder2|s .lut_mask = 16'h9696;
defparam \NormalAdder|full_adder_gen[9].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N14
fiftyfivenm_lcell_comb \Mux22~1 (
// Equation(s):
// \Mux22~1_combout  = (\Mux22~0_combout  & (((\NormalAdder|full_adder_gen[9].FullAdders|Adder2|s~combout ) # (!\result[2]~2_combout )))) # (!\Mux22~0_combout  & (!\SubCarry|full_adder_generate[9].FullAdd|Adder2|s~combout  & (\result[2]~2_combout )))

	.dataa(\Mux22~0_combout ),
	.datab(\SubCarry|full_adder_generate[9].FullAdd|Adder2|s~combout ),
	.datac(\result[2]~2_combout ),
	.datad(\NormalAdder|full_adder_gen[9].FullAdders|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~1 .lut_mask = 16'hBA1A;
defparam \Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N20
fiftyfivenm_lcell_comb \Mux22~2 (
// Equation(s):
// \Mux22~2_combout  = (\Mux22~1_combout  & \result[2]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mux22~1_combout ),
	.datad(\result[2]~3_combout ),
	.cin(gnd),
	.combout(\Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~2 .lut_mask = 16'hF000;
defparam \Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N21
dffeas \result[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux22~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\result[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \result[9]~reg0 .is_wysiwyg = "true";
defparam \result[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N20
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[10].FullAdd|Adder2|s (
// Equation(s):
// \SubCarry|full_adder_generate[10].FullAdd|Adder2|s~combout  = \num2[10]~input_o  $ (\num1[10]~input_o  $ (\SubCarry|full_adder_generate[9].FullAdd|c_out~combout ))

	.dataa(\num2[10]~input_o ),
	.datab(\num1[10]~input_o ),
	.datac(gnd),
	.datad(\SubCarry|full_adder_generate[9].FullAdd|c_out~combout ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[10].FullAdd|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[10].FullAdd|Adder2|s .lut_mask = 16'h9966;
defparam \SubCarry|full_adder_generate[10].FullAdd|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N30
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[10].FullAdders|Adder2|s (
// Equation(s):
// \NormalAdder|full_adder_gen[10].FullAdders|Adder2|s~combout  = \num2[10]~input_o  $ (\num1[10]~input_o  $ (\NormalAdder|full_adder_gen[9].FullAdders|c_out~0_combout ))

	.dataa(\num2[10]~input_o ),
	.datab(\num1[10]~input_o ),
	.datac(gnd),
	.datad(\NormalAdder|full_adder_gen[9].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[10].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[10].FullAdders|Adder2|s .lut_mask = 16'h9966;
defparam \NormalAdder|full_adder_gen[10].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N14
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[10].FullAdders|Adder2|s (
// Equation(s):
// \CarryAdder|full_adder_gen[10].FullAdders|Adder2|s~combout  = \num2[10]~input_o  $ (\num1[10]~input_o  $ (\CarryAdder|full_adder_gen[9].FullAdders|c_out~0_combout ))

	.dataa(\num2[10]~input_o ),
	.datab(\num1[10]~input_o ),
	.datac(gnd),
	.datad(\CarryAdder|full_adder_gen[9].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[10].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[10].FullAdders|Adder2|s .lut_mask = 16'h9966;
defparam \CarryAdder|full_adder_gen[10].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N0
fiftyfivenm_lcell_comb \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = (\result[2]~2_combout  & (((\instruction[1]~input_o )))) # (!\result[2]~2_combout  & ((\instruction[1]~input_o  & ((\CarryAdder|full_adder_gen[10].FullAdders|Adder2|s~combout ))) # (!\instruction[1]~input_o  & (!\num1[10]~input_o ))))

	.dataa(\result[2]~2_combout ),
	.datab(\num1[10]~input_o ),
	.datac(\instruction[1]~input_o ),
	.datad(\CarryAdder|full_adder_gen[10].FullAdders|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~0 .lut_mask = 16'hF1A1;
defparam \Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N16
fiftyfivenm_lcell_comb \Mux21~1 (
// Equation(s):
// \Mux21~1_combout  = (\result[2]~2_combout  & ((\Mux21~0_combout  & ((\NormalAdder|full_adder_gen[10].FullAdders|Adder2|s~combout ))) # (!\Mux21~0_combout  & (!\SubCarry|full_adder_generate[10].FullAdd|Adder2|s~combout )))) # (!\result[2]~2_combout  & 
// (((\Mux21~0_combout ))))

	.dataa(\result[2]~2_combout ),
	.datab(\SubCarry|full_adder_generate[10].FullAdd|Adder2|s~combout ),
	.datac(\NormalAdder|full_adder_gen[10].FullAdders|Adder2|s~combout ),
	.datad(\Mux21~0_combout ),
	.cin(gnd),
	.combout(\Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~1 .lut_mask = 16'hF522;
defparam \Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N16
fiftyfivenm_lcell_comb \Mux21~2 (
// Equation(s):
// \Mux21~2_combout  = (\result[2]~3_combout  & \Mux21~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\result[2]~3_combout ),
	.datad(\Mux21~1_combout ),
	.cin(gnd),
	.combout(\Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~2 .lut_mask = 16'hF000;
defparam \Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y12_N17
dffeas \result[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux21~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\result[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \result[10]~reg0 .is_wysiwyg = "true";
defparam \result[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N18
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[10].FullAdders|c_out~0 (
// Equation(s):
// \CarryAdder|full_adder_gen[10].FullAdders|c_out~0_combout  = (\num1[10]~input_o  & ((\num2[10]~input_o ) # (\CarryAdder|full_adder_gen[9].FullAdders|c_out~0_combout ))) # (!\num1[10]~input_o  & (\num2[10]~input_o  & 
// \CarryAdder|full_adder_gen[9].FullAdders|c_out~0_combout ))

	.dataa(gnd),
	.datab(\num1[10]~input_o ),
	.datac(\num2[10]~input_o ),
	.datad(\CarryAdder|full_adder_gen[9].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[10].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[10].FullAdders|c_out~0 .lut_mask = 16'hFCC0;
defparam \CarryAdder|full_adder_gen[10].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N26
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[11].FullAdders|Adder2|s (
// Equation(s):
// \CarryAdder|full_adder_gen[11].FullAdders|Adder2|s~combout  = \num2[11]~input_o  $ (\num1[11]~input_o  $ (\CarryAdder|full_adder_gen[10].FullAdders|c_out~0_combout ))

	.dataa(\num2[11]~input_o ),
	.datab(gnd),
	.datac(\num1[11]~input_o ),
	.datad(\CarryAdder|full_adder_gen[10].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[11].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[11].FullAdders|Adder2|s .lut_mask = 16'hA55A;
defparam \CarryAdder|full_adder_gen[11].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N12
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[11].FullAdd|Adder2|s (
// Equation(s):
// \SubCarry|full_adder_generate[11].FullAdd|Adder2|s~combout  = \num2[11]~input_o  $ (\num1[11]~input_o  $ (\SubCarry|full_adder_generate[10].FullAdd|c_out~combout ))

	.dataa(\num2[11]~input_o ),
	.datab(gnd),
	.datac(\num1[11]~input_o ),
	.datad(\SubCarry|full_adder_generate[10].FullAdd|c_out~combout ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[11].FullAdd|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[11].FullAdd|Adder2|s .lut_mask = 16'hA55A;
defparam \SubCarry|full_adder_generate[11].FullAdd|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N14
fiftyfivenm_lcell_comb \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = (\instruction[1]~input_o  & (((\result[2]~2_combout )))) # (!\instruction[1]~input_o  & ((\result[2]~2_combout  & (!\SubCarry|full_adder_generate[11].FullAdd|Adder2|s~combout )) # (!\result[2]~2_combout  & ((!\num1[11]~input_o )))))

	.dataa(\SubCarry|full_adder_generate[11].FullAdd|Adder2|s~combout ),
	.datab(\instruction[1]~input_o ),
	.datac(\num1[11]~input_o ),
	.datad(\result[2]~2_combout ),
	.cin(gnd),
	.combout(\Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~0 .lut_mask = 16'hDD03;
defparam \Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N24
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[10].FullAdders|c_out~0 (
// Equation(s):
// \NormalAdder|full_adder_gen[10].FullAdders|c_out~0_combout  = (\num2[10]~input_o  & ((\num1[10]~input_o ) # (\NormalAdder|full_adder_gen[9].FullAdders|c_out~0_combout ))) # (!\num2[10]~input_o  & (\num1[10]~input_o  & 
// \NormalAdder|full_adder_gen[9].FullAdders|c_out~0_combout ))

	.dataa(\num2[10]~input_o ),
	.datab(\num1[10]~input_o ),
	.datac(gnd),
	.datad(\NormalAdder|full_adder_gen[9].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[10].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[10].FullAdders|c_out~0 .lut_mask = 16'hEE88;
defparam \NormalAdder|full_adder_gen[10].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N24
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[11].FullAdders|Adder2|s (
// Equation(s):
// \NormalAdder|full_adder_gen[11].FullAdders|Adder2|s~combout  = \NormalAdder|full_adder_gen[10].FullAdders|c_out~0_combout  $ (\num1[11]~input_o  $ (\num2[11]~input_o ))

	.dataa(\NormalAdder|full_adder_gen[10].FullAdders|c_out~0_combout ),
	.datab(gnd),
	.datac(\num1[11]~input_o ),
	.datad(\num2[11]~input_o ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[11].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[11].FullAdders|Adder2|s .lut_mask = 16'hA55A;
defparam \NormalAdder|full_adder_gen[11].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N10
fiftyfivenm_lcell_comb \Mux20~1 (
// Equation(s):
// \Mux20~1_combout  = (\Mux20~0_combout  & (((\NormalAdder|full_adder_gen[11].FullAdders|Adder2|s~combout ) # (!\instruction[1]~input_o )))) # (!\Mux20~0_combout  & (\CarryAdder|full_adder_gen[11].FullAdders|Adder2|s~combout  & (\instruction[1]~input_o )))

	.dataa(\CarryAdder|full_adder_gen[11].FullAdders|Adder2|s~combout ),
	.datab(\Mux20~0_combout ),
	.datac(\instruction[1]~input_o ),
	.datad(\NormalAdder|full_adder_gen[11].FullAdders|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~1 .lut_mask = 16'hEC2C;
defparam \Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N8
fiftyfivenm_lcell_comb \Mux20~2 (
// Equation(s):
// \Mux20~2_combout  = (\result[2]~3_combout  & \Mux20~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\result[2]~3_combout ),
	.datad(\Mux20~1_combout ),
	.cin(gnd),
	.combout(\Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~2 .lut_mask = 16'hF000;
defparam \Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N9
dffeas \result[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux20~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\result[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \result[11]~reg0 .is_wysiwyg = "true";
defparam \result[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N20
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[12].FullAdd|Adder1|s~0 (
// Equation(s):
// \SubCarry|full_adder_generate[12].FullAdd|Adder1|s~0_combout  = \num2[12]~input_o  $ (\num1[12]~input_o )

	.dataa(gnd),
	.datab(\num2[12]~input_o ),
	.datac(\num1[12]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[12].FullAdd|Adder1|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[12].FullAdd|Adder1|s~0 .lut_mask = 16'h3C3C;
defparam \SubCarry|full_adder_generate[12].FullAdd|Adder1|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N0
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[12].FullAdders|Adder2|s (
// Equation(s):
// \NormalAdder|full_adder_gen[12].FullAdders|Adder2|s~combout  = \SubCarry|full_adder_generate[12].FullAdd|Adder1|s~0_combout  $ (((\NormalAdder|full_adder_gen[10].FullAdders|c_out~0_combout  & ((\num1[11]~input_o ) # (\num2[11]~input_o ))) # 
// (!\NormalAdder|full_adder_gen[10].FullAdders|c_out~0_combout  & (\num1[11]~input_o  & \num2[11]~input_o ))))

	.dataa(\NormalAdder|full_adder_gen[10].FullAdders|c_out~0_combout ),
	.datab(\SubCarry|full_adder_generate[12].FullAdd|Adder1|s~0_combout ),
	.datac(\num1[11]~input_o ),
	.datad(\num2[11]~input_o ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[12].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[12].FullAdders|Adder2|s .lut_mask = 16'h366C;
defparam \NormalAdder|full_adder_gen[12].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N30
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[12].FullAdd|Adder2|s (
// Equation(s):
// \SubCarry|full_adder_generate[12].FullAdd|Adder2|s~combout  = \SubCarry|full_adder_generate[12].FullAdd|Adder1|s~0_combout  $ (((\num2[11]~input_o  & (\num1[11]~input_o  & \SubCarry|full_adder_generate[10].FullAdd|c_out~combout )) # (!\num2[11]~input_o  & 
// ((\num1[11]~input_o ) # (\SubCarry|full_adder_generate[10].FullAdd|c_out~combout )))))

	.dataa(\num2[11]~input_o ),
	.datab(\SubCarry|full_adder_generate[12].FullAdd|Adder1|s~0_combout ),
	.datac(\num1[11]~input_o ),
	.datad(\SubCarry|full_adder_generate[10].FullAdd|c_out~combout ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[12].FullAdd|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[12].FullAdd|Adder2|s .lut_mask = 16'h399C;
defparam \SubCarry|full_adder_generate[12].FullAdd|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N16
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[12].FullAdders|Adder2|s (
// Equation(s):
// \CarryAdder|full_adder_gen[12].FullAdders|Adder2|s~combout  = \SubCarry|full_adder_generate[12].FullAdd|Adder1|s~0_combout  $ (((\num2[11]~input_o  & ((\num1[11]~input_o ) # (\CarryAdder|full_adder_gen[10].FullAdders|c_out~0_combout ))) # 
// (!\num2[11]~input_o  & (\num1[11]~input_o  & \CarryAdder|full_adder_gen[10].FullAdders|c_out~0_combout ))))

	.dataa(\num2[11]~input_o ),
	.datab(\SubCarry|full_adder_generate[12].FullAdd|Adder1|s~0_combout ),
	.datac(\num1[11]~input_o ),
	.datad(\CarryAdder|full_adder_gen[10].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[12].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[12].FullAdders|Adder2|s .lut_mask = 16'h366C;
defparam \CarryAdder|full_adder_gen[12].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N18
fiftyfivenm_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = (\result[2]~2_combout  & (((\instruction[1]~input_o )))) # (!\result[2]~2_combout  & ((\instruction[1]~input_o  & ((\CarryAdder|full_adder_gen[12].FullAdders|Adder2|s~combout ))) # (!\instruction[1]~input_o  & (!\num1[12]~input_o ))))

	.dataa(\num1[12]~input_o ),
	.datab(\result[2]~2_combout ),
	.datac(\instruction[1]~input_o ),
	.datad(\CarryAdder|full_adder_gen[12].FullAdders|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~0 .lut_mask = 16'hF1C1;
defparam \Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N18
fiftyfivenm_lcell_comb \Mux19~1 (
// Equation(s):
// \Mux19~1_combout  = (\result[2]~2_combout  & ((\Mux19~0_combout  & (\NormalAdder|full_adder_gen[12].FullAdders|Adder2|s~combout )) # (!\Mux19~0_combout  & ((!\SubCarry|full_adder_generate[12].FullAdd|Adder2|s~combout ))))) # (!\result[2]~2_combout  & 
// (((\Mux19~0_combout ))))

	.dataa(\result[2]~2_combout ),
	.datab(\NormalAdder|full_adder_gen[12].FullAdders|Adder2|s~combout ),
	.datac(\SubCarry|full_adder_generate[12].FullAdd|Adder2|s~combout ),
	.datad(\Mux19~0_combout ),
	.cin(gnd),
	.combout(\Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~1 .lut_mask = 16'hDD0A;
defparam \Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N30
fiftyfivenm_lcell_comb \Mux19~2 (
// Equation(s):
// \Mux19~2_combout  = (\result[2]~3_combout  & \Mux19~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\result[2]~3_combout ),
	.datad(\Mux19~1_combout ),
	.cin(gnd),
	.combout(\Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~2 .lut_mask = 16'hF000;
defparam \Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N31
dffeas \result[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux19~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\result[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \result[12]~reg0 .is_wysiwyg = "true";
defparam \result[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N2
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[13].FullAdd|Adder2|s (
// Equation(s):
// \SubCarry|full_adder_generate[13].FullAdd|Adder2|s~combout  = \num2[13]~input_o  $ (\SubCarry|full_adder_generate[12].FullAdd|c_out~combout  $ (\num1[13]~input_o ))

	.dataa(\num2[13]~input_o ),
	.datab(\SubCarry|full_adder_generate[12].FullAdd|c_out~combout ),
	.datac(\num1[13]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[13].FullAdd|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[13].FullAdd|Adder2|s .lut_mask = 16'h9696;
defparam \SubCarry|full_adder_generate[13].FullAdd|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N22
fiftyfivenm_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = (\result[2]~2_combout  & (((\instruction[1]~input_o ) # (!\SubCarry|full_adder_generate[13].FullAdd|Adder2|s~combout )))) # (!\result[2]~2_combout  & (!\num1[13]~input_o  & (!\instruction[1]~input_o )))

	.dataa(\result[2]~2_combout ),
	.datab(\num1[13]~input_o ),
	.datac(\instruction[1]~input_o ),
	.datad(\SubCarry|full_adder_generate[13].FullAdd|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~0 .lut_mask = 16'hA1AB;
defparam \Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N22
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[11].FullAdders|c_out~0 (
// Equation(s):
// \NormalAdder|full_adder_gen[11].FullAdders|c_out~0_combout  = (\NormalAdder|full_adder_gen[10].FullAdders|c_out~0_combout  & ((\num1[11]~input_o ) # (\num2[11]~input_o ))) # (!\NormalAdder|full_adder_gen[10].FullAdders|c_out~0_combout  & 
// (\num1[11]~input_o  & \num2[11]~input_o ))

	.dataa(\NormalAdder|full_adder_gen[10].FullAdders|c_out~0_combout ),
	.datab(gnd),
	.datac(\num1[11]~input_o ),
	.datad(\num2[11]~input_o ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[11].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[11].FullAdders|c_out~0 .lut_mask = 16'hFAA0;
defparam \NormalAdder|full_adder_gen[11].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N28
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[12].FullAdders|c_out~1 (
// Equation(s):
// \NormalAdder|full_adder_gen[12].FullAdders|c_out~1_combout  = (\NormalAdder|full_adder_gen[11].FullAdders|c_out~0_combout  & ((\num2[12]~input_o ) # (\num1[12]~input_o ))) # (!\NormalAdder|full_adder_gen[11].FullAdders|c_out~0_combout  & 
// (\num2[12]~input_o  & \num1[12]~input_o ))

	.dataa(\NormalAdder|full_adder_gen[11].FullAdders|c_out~0_combout ),
	.datab(\num2[12]~input_o ),
	.datac(\num1[12]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[12].FullAdders|c_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[12].FullAdders|c_out~1 .lut_mask = 16'hE8E8;
defparam \NormalAdder|full_adder_gen[12].FullAdders|c_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N16
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[13].FullAdders|Adder2|s (
// Equation(s):
// \NormalAdder|full_adder_gen[13].FullAdders|Adder2|s~combout  = \num2[13]~input_o  $ (\NormalAdder|full_adder_gen[12].FullAdders|c_out~1_combout  $ (\num1[13]~input_o ))

	.dataa(\num2[13]~input_o ),
	.datab(\NormalAdder|full_adder_gen[12].FullAdders|c_out~1_combout ),
	.datac(gnd),
	.datad(\num1[13]~input_o ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[13].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[13].FullAdders|Adder2|s .lut_mask = 16'h9966;
defparam \NormalAdder|full_adder_gen[13].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N10
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[12].FullAdders|c_out~0 (
// Equation(s):
// \CarryAdder|full_adder_gen[12].FullAdders|c_out~0_combout  = (\num1[12]~input_o ) # (\num2[12]~input_o )

	.dataa(gnd),
	.datab(\num1[12]~input_o ),
	.datac(gnd),
	.datad(\num2[12]~input_o ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[12].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[12].FullAdders|c_out~0 .lut_mask = 16'hFFCC;
defparam \CarryAdder|full_adder_gen[12].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N16
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[12].FullAdders|c_out~1 (
// Equation(s):
// \CarryAdder|full_adder_gen[12].FullAdders|c_out~1_combout  = (\CarryAdder|full_adder_gen[12].FullAdders|c_out~0_combout  & ((\num2[11]~input_o  & ((\num1[11]~input_o ) # (\CarryAdder|full_adder_gen[10].FullAdders|c_out~0_combout ))) # (!\num2[11]~input_o  
// & (\num1[11]~input_o  & \CarryAdder|full_adder_gen[10].FullAdders|c_out~0_combout ))))

	.dataa(\num2[11]~input_o ),
	.datab(\num1[11]~input_o ),
	.datac(\CarryAdder|full_adder_gen[12].FullAdders|c_out~0_combout ),
	.datad(\CarryAdder|full_adder_gen[10].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[12].FullAdders|c_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[12].FullAdders|c_out~1 .lut_mask = 16'hE080;
defparam \CarryAdder|full_adder_gen[12].FullAdders|c_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N4
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[12].FullAdders|c_out~0 (
// Equation(s):
// \NormalAdder|full_adder_gen[12].FullAdders|c_out~0_combout  = (\num1[12]~input_o  & \num2[12]~input_o )

	.dataa(gnd),
	.datab(\num1[12]~input_o ),
	.datac(gnd),
	.datad(\num2[12]~input_o ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[12].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[12].FullAdders|c_out~0 .lut_mask = 16'hCC00;
defparam \NormalAdder|full_adder_gen[12].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N24
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[13].FullAdders|Adder2|s (
// Equation(s):
// \CarryAdder|full_adder_gen[13].FullAdders|Adder2|s~combout  = \num2[13]~input_o  $ (\num1[13]~input_o  $ (((\CarryAdder|full_adder_gen[12].FullAdders|c_out~1_combout ) # (\NormalAdder|full_adder_gen[12].FullAdders|c_out~0_combout ))))

	.dataa(\num2[13]~input_o ),
	.datab(\num1[13]~input_o ),
	.datac(\CarryAdder|full_adder_gen[12].FullAdders|c_out~1_combout ),
	.datad(\NormalAdder|full_adder_gen[12].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[13].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[13].FullAdders|Adder2|s .lut_mask = 16'h9996;
defparam \CarryAdder|full_adder_gen[13].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N26
fiftyfivenm_lcell_comb \Mux18~1 (
// Equation(s):
// \Mux18~1_combout  = (\Mux18~0_combout  & ((\NormalAdder|full_adder_gen[13].FullAdders|Adder2|s~combout ) # ((!\instruction[1]~input_o )))) # (!\Mux18~0_combout  & (((\instruction[1]~input_o  & \CarryAdder|full_adder_gen[13].FullAdders|Adder2|s~combout 
// ))))

	.dataa(\Mux18~0_combout ),
	.datab(\NormalAdder|full_adder_gen[13].FullAdders|Adder2|s~combout ),
	.datac(\instruction[1]~input_o ),
	.datad(\CarryAdder|full_adder_gen[13].FullAdders|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~1 .lut_mask = 16'hDA8A;
defparam \Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N28
fiftyfivenm_lcell_comb \Mux18~2 (
// Equation(s):
// \Mux18~2_combout  = (\Mux18~1_combout  & \result[2]~3_combout )

	.dataa(\Mux18~1_combout ),
	.datab(gnd),
	.datac(\result[2]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~2 .lut_mask = 16'hA0A0;
defparam \Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N29
dffeas \result[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux18~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\result[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \result[13]~reg0 .is_wysiwyg = "true";
defparam \result[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N4
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[13].FullAdders|c_out~0 (
// Equation(s):
// \NormalAdder|full_adder_gen[13].FullAdders|c_out~0_combout  = (\num2[13]~input_o  & ((\num1[13]~input_o ) # (\NormalAdder|full_adder_gen[12].FullAdders|c_out~1_combout ))) # (!\num2[13]~input_o  & (\num1[13]~input_o  & 
// \NormalAdder|full_adder_gen[12].FullAdders|c_out~1_combout ))

	.dataa(\num2[13]~input_o ),
	.datab(gnd),
	.datac(\num1[13]~input_o ),
	.datad(\NormalAdder|full_adder_gen[12].FullAdders|c_out~1_combout ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[13].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[13].FullAdders|c_out~0 .lut_mask = 16'hFAA0;
defparam \NormalAdder|full_adder_gen[13].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N30
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[14].FullAdders|Adder2|s (
// Equation(s):
// \NormalAdder|full_adder_gen[14].FullAdders|Adder2|s~combout  = \num2[14]~input_o  $ (\num1[14]~input_o  $ (\NormalAdder|full_adder_gen[13].FullAdders|c_out~0_combout ))

	.dataa(\num2[14]~input_o ),
	.datab(gnd),
	.datac(\num1[14]~input_o ),
	.datad(\NormalAdder|full_adder_gen[13].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[14].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[14].FullAdders|Adder2|s .lut_mask = 16'hA55A;
defparam \NormalAdder|full_adder_gen[14].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N28
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[14].FullAdd|Adder2|s (
// Equation(s):
// \SubCarry|full_adder_generate[14].FullAdd|Adder2|s~combout  = \num2[14]~input_o  $ (\num1[14]~input_o  $ (\SubCarry|full_adder_generate[13].FullAdd|c_out~combout ))

	.dataa(\num2[14]~input_o ),
	.datab(gnd),
	.datac(\num1[14]~input_o ),
	.datad(\SubCarry|full_adder_generate[13].FullAdd|c_out~combout ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[14].FullAdd|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[14].FullAdd|Adder2|s .lut_mask = 16'hA55A;
defparam \SubCarry|full_adder_generate[14].FullAdd|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N2
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[13].FullAdders|c_out~0 (
// Equation(s):
// \CarryAdder|full_adder_gen[13].FullAdders|c_out~0_combout  = (\num1[13]~input_o  & ((\num2[13]~input_o ) # ((\NormalAdder|full_adder_gen[12].FullAdders|c_out~0_combout ) # (\CarryAdder|full_adder_gen[12].FullAdders|c_out~1_combout )))) # 
// (!\num1[13]~input_o  & (\num2[13]~input_o  & ((\NormalAdder|full_adder_gen[12].FullAdders|c_out~0_combout ) # (\CarryAdder|full_adder_gen[12].FullAdders|c_out~1_combout ))))

	.dataa(\num1[13]~input_o ),
	.datab(\num2[13]~input_o ),
	.datac(\NormalAdder|full_adder_gen[12].FullAdders|c_out~0_combout ),
	.datad(\CarryAdder|full_adder_gen[12].FullAdders|c_out~1_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[13].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[13].FullAdders|c_out~0 .lut_mask = 16'hEEE8;
defparam \CarryAdder|full_adder_gen[13].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N2
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[14].FullAdders|Adder2|s (
// Equation(s):
// \CarryAdder|full_adder_gen[14].FullAdders|Adder2|s~combout  = \num2[14]~input_o  $ (\num1[14]~input_o  $ (\CarryAdder|full_adder_gen[13].FullAdders|c_out~0_combout ))

	.dataa(\num2[14]~input_o ),
	.datab(gnd),
	.datac(\num1[14]~input_o ),
	.datad(\CarryAdder|full_adder_gen[13].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[14].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[14].FullAdders|Adder2|s .lut_mask = 16'hA55A;
defparam \CarryAdder|full_adder_gen[14].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N16
fiftyfivenm_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = (\instruction[1]~input_o  & ((\result[2]~2_combout ) # ((\CarryAdder|full_adder_gen[14].FullAdders|Adder2|s~combout )))) # (!\instruction[1]~input_o  & (!\result[2]~2_combout  & (!\num1[14]~input_o )))

	.dataa(\instruction[1]~input_o ),
	.datab(\result[2]~2_combout ),
	.datac(\num1[14]~input_o ),
	.datad(\CarryAdder|full_adder_gen[14].FullAdders|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~0 .lut_mask = 16'hAB89;
defparam \Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N12
fiftyfivenm_lcell_comb \Mux17~1 (
// Equation(s):
// \Mux17~1_combout  = (\result[2]~2_combout  & ((\Mux17~0_combout  & (\NormalAdder|full_adder_gen[14].FullAdders|Adder2|s~combout )) # (!\Mux17~0_combout  & ((!\SubCarry|full_adder_generate[14].FullAdd|Adder2|s~combout ))))) # (!\result[2]~2_combout  & 
// (((\Mux17~0_combout ))))

	.dataa(\NormalAdder|full_adder_gen[14].FullAdders|Adder2|s~combout ),
	.datab(\SubCarry|full_adder_generate[14].FullAdd|Adder2|s~combout ),
	.datac(\result[2]~2_combout ),
	.datad(\Mux17~0_combout ),
	.cin(gnd),
	.combout(\Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~1 .lut_mask = 16'hAF30;
defparam \Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N20
fiftyfivenm_lcell_comb \Mux17~2 (
// Equation(s):
// \Mux17~2_combout  = (\result[2]~3_combout  & \Mux17~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\result[2]~3_combout ),
	.datad(\Mux17~1_combout ),
	.cin(gnd),
	.combout(\Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~2 .lut_mask = 16'hF000;
defparam \Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N21
dffeas \result[14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux17~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\result[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \result[14]~reg0 .is_wysiwyg = "true";
defparam \result[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N24
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[15].FullAdd|Adder1|s~0 (
// Equation(s):
// \SubCarry|full_adder_generate[15].FullAdd|Adder1|s~0_combout  = \num1[15]~input_o  $ (\num2[15]~input_o )

	.dataa(gnd),
	.datab(\num1[15]~input_o ),
	.datac(\num2[15]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[15].FullAdd|Adder1|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[15].FullAdd|Adder1|s~0 .lut_mask = 16'h3C3C;
defparam \SubCarry|full_adder_generate[15].FullAdd|Adder1|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N22
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[15].FullAdders|Adder2|s (
// Equation(s):
// \CarryAdder|full_adder_gen[15].FullAdders|Adder2|s~combout  = \SubCarry|full_adder_generate[15].FullAdd|Adder1|s~0_combout  $ (((\num2[14]~input_o  & ((\num1[14]~input_o ) # (\CarryAdder|full_adder_gen[13].FullAdders|c_out~0_combout ))) # 
// (!\num2[14]~input_o  & (\num1[14]~input_o  & \CarryAdder|full_adder_gen[13].FullAdders|c_out~0_combout ))))

	.dataa(\num2[14]~input_o ),
	.datab(\SubCarry|full_adder_generate[15].FullAdd|Adder1|s~0_combout ),
	.datac(\num1[14]~input_o ),
	.datad(\CarryAdder|full_adder_gen[13].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[15].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[15].FullAdders|Adder2|s .lut_mask = 16'h366C;
defparam \CarryAdder|full_adder_gen[15].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N4
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[15].FullAdd|Adder2|s (
// Equation(s):
// \SubCarry|full_adder_generate[15].FullAdd|Adder2|s~combout  = \SubCarry|full_adder_generate[15].FullAdd|Adder1|s~0_combout  $ (((\num2[14]~input_o  & (\num1[14]~input_o  & \SubCarry|full_adder_generate[13].FullAdd|c_out~combout )) # (!\num2[14]~input_o  & 
// ((\num1[14]~input_o ) # (\SubCarry|full_adder_generate[13].FullAdd|c_out~combout )))))

	.dataa(\num2[14]~input_o ),
	.datab(\SubCarry|full_adder_generate[15].FullAdd|Adder1|s~0_combout ),
	.datac(\num1[14]~input_o ),
	.datad(\SubCarry|full_adder_generate[13].FullAdd|c_out~combout ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[15].FullAdd|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[15].FullAdd|Adder2|s .lut_mask = 16'h399C;
defparam \SubCarry|full_adder_generate[15].FullAdd|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N14
fiftyfivenm_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = (\instruction[1]~input_o  & (\result[2]~2_combout )) # (!\instruction[1]~input_o  & ((\result[2]~2_combout  & (!\SubCarry|full_adder_generate[15].FullAdd|Adder2|s~combout )) # (!\result[2]~2_combout  & ((!\num1[15]~input_o )))))

	.dataa(\instruction[1]~input_o ),
	.datab(\result[2]~2_combout ),
	.datac(\SubCarry|full_adder_generate[15].FullAdd|Adder2|s~combout ),
	.datad(\num1[15]~input_o ),
	.cin(gnd),
	.combout(\Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~0 .lut_mask = 16'h8C9D;
defparam \Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N24
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[15].FullAdders|Adder2|s (
// Equation(s):
// \NormalAdder|full_adder_gen[15].FullAdders|Adder2|s~combout  = \SubCarry|full_adder_generate[15].FullAdd|Adder1|s~0_combout  $ (((\num2[14]~input_o  & ((\num1[14]~input_o ) # (\NormalAdder|full_adder_gen[13].FullAdders|c_out~0_combout ))) # 
// (!\num2[14]~input_o  & (\num1[14]~input_o  & \NormalAdder|full_adder_gen[13].FullAdders|c_out~0_combout ))))

	.dataa(\num2[14]~input_o ),
	.datab(\SubCarry|full_adder_generate[15].FullAdd|Adder1|s~0_combout ),
	.datac(\num1[14]~input_o ),
	.datad(\NormalAdder|full_adder_gen[13].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[15].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[15].FullAdders|Adder2|s .lut_mask = 16'h366C;
defparam \NormalAdder|full_adder_gen[15].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N18
fiftyfivenm_lcell_comb \Mux16~1 (
// Equation(s):
// \Mux16~1_combout  = (\Mux16~0_combout  & (((\NormalAdder|full_adder_gen[15].FullAdders|Adder2|s~combout ) # (!\instruction[1]~input_o )))) # (!\Mux16~0_combout  & (\CarryAdder|full_adder_gen[15].FullAdders|Adder2|s~combout  & (\instruction[1]~input_o )))

	.dataa(\CarryAdder|full_adder_gen[15].FullAdders|Adder2|s~combout ),
	.datab(\Mux16~0_combout ),
	.datac(\instruction[1]~input_o ),
	.datad(\NormalAdder|full_adder_gen[15].FullAdders|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~1 .lut_mask = 16'hEC2C;
defparam \Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N26
fiftyfivenm_lcell_comb \Mux16~2 (
// Equation(s):
// \Mux16~2_combout  = (\result[2]~3_combout  & \Mux16~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\result[2]~3_combout ),
	.datad(\Mux16~1_combout ),
	.cin(gnd),
	.combout(\Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~2 .lut_mask = 16'hF000;
defparam \Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N27
dffeas \result[15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux16~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\result[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \result[15]~reg0 .is_wysiwyg = "true";
defparam \result[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N24
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[16].FullAdd|Adder2|s (
// Equation(s):
// \SubCarry|full_adder_generate[16].FullAdd|Adder2|s~combout  = \num1[16]~input_o  $ (\num2[16]~input_o  $ (\SubCarry|full_adder_generate[15].FullAdd|c_out~combout ))

	.dataa(gnd),
	.datab(\num1[16]~input_o ),
	.datac(\num2[16]~input_o ),
	.datad(\SubCarry|full_adder_generate[15].FullAdd|c_out~combout ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[16].FullAdd|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[16].FullAdd|Adder2|s .lut_mask = 16'hC33C;
defparam \SubCarry|full_adder_generate[16].FullAdd|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N6
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[14].FullAdders|c_out~0 (
// Equation(s):
// \NormalAdder|full_adder_gen[14].FullAdders|c_out~0_combout  = (\num2[14]~input_o  & ((\num1[14]~input_o ) # (\NormalAdder|full_adder_gen[13].FullAdders|c_out~0_combout ))) # (!\num2[14]~input_o  & (\num1[14]~input_o  & 
// \NormalAdder|full_adder_gen[13].FullAdders|c_out~0_combout ))

	.dataa(\num2[14]~input_o ),
	.datab(gnd),
	.datac(\num1[14]~input_o ),
	.datad(\NormalAdder|full_adder_gen[13].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[14].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[14].FullAdders|c_out~0 .lut_mask = 16'hFAA0;
defparam \NormalAdder|full_adder_gen[14].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N12
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[15].FullAdders|c_out~1 (
// Equation(s):
// \NormalAdder|full_adder_gen[15].FullAdders|c_out~1_combout  = (\num1[15]~input_o  & ((\num2[15]~input_o ) # (\NormalAdder|full_adder_gen[14].FullAdders|c_out~0_combout ))) # (!\num1[15]~input_o  & (\num2[15]~input_o  & 
// \NormalAdder|full_adder_gen[14].FullAdders|c_out~0_combout ))

	.dataa(gnd),
	.datab(\num1[15]~input_o ),
	.datac(\num2[15]~input_o ),
	.datad(\NormalAdder|full_adder_gen[14].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[15].FullAdders|c_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[15].FullAdders|c_out~1 .lut_mask = 16'hFCC0;
defparam \NormalAdder|full_adder_gen[15].FullAdders|c_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N30
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[16].FullAdders|Adder2|s (
// Equation(s):
// \NormalAdder|full_adder_gen[16].FullAdders|Adder2|s~combout  = \num1[16]~input_o  $ (\num2[16]~input_o  $ (\NormalAdder|full_adder_gen[15].FullAdders|c_out~1_combout ))

	.dataa(gnd),
	.datab(\num1[16]~input_o ),
	.datac(\num2[16]~input_o ),
	.datad(\NormalAdder|full_adder_gen[15].FullAdders|c_out~1_combout ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[16].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[16].FullAdders|Adder2|s .lut_mask = 16'hC33C;
defparam \NormalAdder|full_adder_gen[16].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N12
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[15].FullAdders|c_out~1 (
// Equation(s):
// \CarryAdder|full_adder_gen[15].FullAdders|c_out~1_combout  = (\CarryAdder|full_adder_gen[15].FullAdders|c_out~0_combout  & ((\num2[14]~input_o  & ((\num1[14]~input_o ) # (\CarryAdder|full_adder_gen[13].FullAdders|c_out~0_combout ))) # (!\num2[14]~input_o  
// & (\num1[14]~input_o  & \CarryAdder|full_adder_gen[13].FullAdders|c_out~0_combout ))))

	.dataa(\CarryAdder|full_adder_gen[15].FullAdders|c_out~0_combout ),
	.datab(\num2[14]~input_o ),
	.datac(\num1[14]~input_o ),
	.datad(\CarryAdder|full_adder_gen[13].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[15].FullAdders|c_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[15].FullAdders|c_out~1 .lut_mask = 16'hA880;
defparam \CarryAdder|full_adder_gen[15].FullAdders|c_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N2
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[16].FullAdders|Adder2|s (
// Equation(s):
// \CarryAdder|full_adder_gen[16].FullAdders|Adder2|s~combout  = \num1[16]~input_o  $ (\num2[16]~input_o  $ (((\NormalAdder|full_adder_gen[15].FullAdders|c_out~0_combout ) # (\CarryAdder|full_adder_gen[15].FullAdders|c_out~1_combout ))))

	.dataa(\NormalAdder|full_adder_gen[15].FullAdders|c_out~0_combout ),
	.datab(\num1[16]~input_o ),
	.datac(\num2[16]~input_o ),
	.datad(\CarryAdder|full_adder_gen[15].FullAdders|c_out~1_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[16].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[16].FullAdders|Adder2|s .lut_mask = 16'hC396;
defparam \CarryAdder|full_adder_gen[16].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N28
fiftyfivenm_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = (\result[2]~2_combout  & (\instruction[1]~input_o )) # (!\result[2]~2_combout  & ((\instruction[1]~input_o  & ((\CarryAdder|full_adder_gen[16].FullAdders|Adder2|s~combout ))) # (!\instruction[1]~input_o  & (!\num1[16]~input_o ))))

	.dataa(\result[2]~2_combout ),
	.datab(\instruction[1]~input_o ),
	.datac(\num1[16]~input_o ),
	.datad(\CarryAdder|full_adder_gen[16].FullAdders|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~0 .lut_mask = 16'hCD89;
defparam \Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N20
fiftyfivenm_lcell_comb \Mux15~1 (
// Equation(s):
// \Mux15~1_combout  = (\result[2]~2_combout  & ((\Mux15~0_combout  & ((\NormalAdder|full_adder_gen[16].FullAdders|Adder2|s~combout ))) # (!\Mux15~0_combout  & (!\SubCarry|full_adder_generate[16].FullAdd|Adder2|s~combout )))) # (!\result[2]~2_combout  & 
// (((\Mux15~0_combout ))))

	.dataa(\result[2]~2_combout ),
	.datab(\SubCarry|full_adder_generate[16].FullAdd|Adder2|s~combout ),
	.datac(\NormalAdder|full_adder_gen[16].FullAdders|Adder2|s~combout ),
	.datad(\Mux15~0_combout ),
	.cin(gnd),
	.combout(\Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~1 .lut_mask = 16'hF522;
defparam \Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N20
fiftyfivenm_lcell_comb \Mux15~2 (
// Equation(s):
// \Mux15~2_combout  = (\result[2]~3_combout  & \Mux15~1_combout )

	.dataa(\result[2]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux15~1_combout ),
	.cin(gnd),
	.combout(\Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~2 .lut_mask = 16'hAA00;
defparam \Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N21
dffeas \result[16]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux15~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\result[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \result[16]~reg0 .is_wysiwyg = "true";
defparam \result[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N14
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[16].FullAdders|c_out~0 (
// Equation(s):
// \CarryAdder|full_adder_gen[16].FullAdders|c_out~0_combout  = (\num1[16]~input_o  & ((\NormalAdder|full_adder_gen[15].FullAdders|c_out~0_combout ) # ((\num2[16]~input_o ) # (\CarryAdder|full_adder_gen[15].FullAdders|c_out~1_combout )))) # 
// (!\num1[16]~input_o  & (\num2[16]~input_o  & ((\NormalAdder|full_adder_gen[15].FullAdders|c_out~0_combout ) # (\CarryAdder|full_adder_gen[15].FullAdders|c_out~1_combout ))))

	.dataa(\num1[16]~input_o ),
	.datab(\NormalAdder|full_adder_gen[15].FullAdders|c_out~0_combout ),
	.datac(\num2[16]~input_o ),
	.datad(\CarryAdder|full_adder_gen[15].FullAdders|c_out~1_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[16].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[16].FullAdders|c_out~0 .lut_mask = 16'hFAE8;
defparam \CarryAdder|full_adder_gen[16].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N4
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[17].FullAdders|Adder2|s (
// Equation(s):
// \CarryAdder|full_adder_gen[17].FullAdders|Adder2|s~combout  = \num1[17]~input_o  $ (\num2[17]~input_o  $ (\CarryAdder|full_adder_gen[16].FullAdders|c_out~0_combout ))

	.dataa(\num1[17]~input_o ),
	.datab(gnd),
	.datac(\num2[17]~input_o ),
	.datad(\CarryAdder|full_adder_gen[16].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[17].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[17].FullAdders|Adder2|s .lut_mask = 16'hA55A;
defparam \CarryAdder|full_adder_gen[17].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N4
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[17].FullAdd|Adder2|s (
// Equation(s):
// \SubCarry|full_adder_generate[17].FullAdd|Adder2|s~combout  = \SubCarry|full_adder_generate[16].FullAdd|c_out~combout  $ (\num1[17]~input_o  $ (\num2[17]~input_o ))

	.dataa(\SubCarry|full_adder_generate[16].FullAdd|c_out~combout ),
	.datab(\num1[17]~input_o ),
	.datac(\num2[17]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[17].FullAdd|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[17].FullAdd|Adder2|s .lut_mask = 16'h9696;
defparam \SubCarry|full_adder_generate[17].FullAdd|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N14
fiftyfivenm_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = (\result[2]~2_combout  & (((\instruction[1]~input_o ) # (!\SubCarry|full_adder_generate[17].FullAdd|Adder2|s~combout )))) # (!\result[2]~2_combout  & (!\num1[17]~input_o  & ((!\instruction[1]~input_o ))))

	.dataa(\result[2]~2_combout ),
	.datab(\num1[17]~input_o ),
	.datac(\SubCarry|full_adder_generate[17].FullAdd|Adder2|s~combout ),
	.datad(\instruction[1]~input_o ),
	.cin(gnd),
	.combout(\Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = 16'hAA1B;
defparam \Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N0
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[16].FullAdders|c_out~0 (
// Equation(s):
// \NormalAdder|full_adder_gen[16].FullAdders|c_out~0_combout  = (\num1[16]~input_o  & ((\num2[16]~input_o ) # (\NormalAdder|full_adder_gen[15].FullAdders|c_out~1_combout ))) # (!\num1[16]~input_o  & (\num2[16]~input_o  & 
// \NormalAdder|full_adder_gen[15].FullAdders|c_out~1_combout ))

	.dataa(gnd),
	.datab(\num1[16]~input_o ),
	.datac(\num2[16]~input_o ),
	.datad(\NormalAdder|full_adder_gen[15].FullAdders|c_out~1_combout ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[16].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[16].FullAdders|c_out~0 .lut_mask = 16'hFCC0;
defparam \NormalAdder|full_adder_gen[16].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N18
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[17].FullAdders|Adder2|s (
// Equation(s):
// \NormalAdder|full_adder_gen[17].FullAdders|Adder2|s~combout  = \num2[17]~input_o  $ (\num1[17]~input_o  $ (\NormalAdder|full_adder_gen[16].FullAdders|c_out~0_combout ))

	.dataa(\num2[17]~input_o ),
	.datab(gnd),
	.datac(\num1[17]~input_o ),
	.datad(\NormalAdder|full_adder_gen[16].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[17].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[17].FullAdders|Adder2|s .lut_mask = 16'hA55A;
defparam \NormalAdder|full_adder_gen[17].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N12
fiftyfivenm_lcell_comb \Mux14~1 (
// Equation(s):
// \Mux14~1_combout  = (\instruction[1]~input_o  & ((\Mux14~0_combout  & ((\NormalAdder|full_adder_gen[17].FullAdders|Adder2|s~combout ))) # (!\Mux14~0_combout  & (\CarryAdder|full_adder_gen[17].FullAdders|Adder2|s~combout )))) # (!\instruction[1]~input_o  & 
// (((\Mux14~0_combout ))))

	.dataa(\CarryAdder|full_adder_gen[17].FullAdders|Adder2|s~combout ),
	.datab(\instruction[1]~input_o ),
	.datac(\Mux14~0_combout ),
	.datad(\NormalAdder|full_adder_gen[17].FullAdders|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~1 .lut_mask = 16'hF838;
defparam \Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N6
fiftyfivenm_lcell_comb \Mux14~2 (
// Equation(s):
// \Mux14~2_combout  = (\result[2]~3_combout  & \Mux14~1_combout )

	.dataa(\result[2]~3_combout ),
	.datab(gnd),
	.datac(\Mux14~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~2 .lut_mask = 16'hA0A0;
defparam \Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N7
dffeas \result[17]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux14~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\result[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \result[17]~reg0 .is_wysiwyg = "true";
defparam \result[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N4
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[18].FullAdd|Adder1|s~0 (
// Equation(s):
// \SubCarry|full_adder_generate[18].FullAdd|Adder1|s~0_combout  = \num1[18]~input_o  $ (\num2[18]~input_o )

	.dataa(gnd),
	.datab(\num1[18]~input_o ),
	.datac(\num2[18]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[18].FullAdd|Adder1|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[18].FullAdd|Adder1|s~0 .lut_mask = 16'h3C3C;
defparam \SubCarry|full_adder_generate[18].FullAdd|Adder1|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N6
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[18].FullAdd|Adder2|s (
// Equation(s):
// \SubCarry|full_adder_generate[18].FullAdd|Adder2|s~combout  = \SubCarry|full_adder_generate[18].FullAdd|Adder1|s~0_combout  $ (((\SubCarry|full_adder_generate[16].FullAdd|c_out~combout  & ((\num1[17]~input_o ) # (!\num2[17]~input_o ))) # 
// (!\SubCarry|full_adder_generate[16].FullAdd|c_out~combout  & (\num1[17]~input_o  & !\num2[17]~input_o ))))

	.dataa(\SubCarry|full_adder_generate[16].FullAdd|c_out~combout ),
	.datab(\num1[17]~input_o ),
	.datac(\num2[17]~input_o ),
	.datad(\SubCarry|full_adder_generate[18].FullAdd|Adder1|s~0_combout ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[18].FullAdd|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[18].FullAdd|Adder2|s .lut_mask = 16'h718E;
defparam \SubCarry|full_adder_generate[18].FullAdd|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N16
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[18].FullAdders|Adder2|s (
// Equation(s):
// \NormalAdder|full_adder_gen[18].FullAdders|Adder2|s~combout  = \SubCarry|full_adder_generate[18].FullAdd|Adder1|s~0_combout  $ (((\num2[17]~input_o  & ((\NormalAdder|full_adder_gen[16].FullAdders|c_out~0_combout ) # (\num1[17]~input_o ))) # 
// (!\num2[17]~input_o  & (\NormalAdder|full_adder_gen[16].FullAdders|c_out~0_combout  & \num1[17]~input_o ))))

	.dataa(\num2[17]~input_o ),
	.datab(\NormalAdder|full_adder_gen[16].FullAdders|c_out~0_combout ),
	.datac(\num1[17]~input_o ),
	.datad(\SubCarry|full_adder_generate[18].FullAdd|Adder1|s~0_combout ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[18].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[18].FullAdders|Adder2|s .lut_mask = 16'h17E8;
defparam \NormalAdder|full_adder_gen[18].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N10
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[18].FullAdders|Adder2|s (
// Equation(s):
// \CarryAdder|full_adder_gen[18].FullAdders|Adder2|s~combout  = \SubCarry|full_adder_generate[18].FullAdd|Adder1|s~0_combout  $ (((\num1[17]~input_o  & ((\num2[17]~input_o ) # (\CarryAdder|full_adder_gen[16].FullAdders|c_out~0_combout ))) # 
// (!\num1[17]~input_o  & (\num2[17]~input_o  & \CarryAdder|full_adder_gen[16].FullAdders|c_out~0_combout ))))

	.dataa(\num1[17]~input_o ),
	.datab(\num2[17]~input_o ),
	.datac(\SubCarry|full_adder_generate[18].FullAdd|Adder1|s~0_combout ),
	.datad(\CarryAdder|full_adder_gen[16].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[18].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[18].FullAdders|Adder2|s .lut_mask = 16'h1E78;
defparam \CarryAdder|full_adder_gen[18].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N2
fiftyfivenm_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = (\instruction[1]~input_o  & ((\result[2]~2_combout ) # ((\CarryAdder|full_adder_gen[18].FullAdders|Adder2|s~combout )))) # (!\instruction[1]~input_o  & (!\result[2]~2_combout  & (!\num1[18]~input_o )))

	.dataa(\instruction[1]~input_o ),
	.datab(\result[2]~2_combout ),
	.datac(\num1[18]~input_o ),
	.datad(\CarryAdder|full_adder_gen[18].FullAdders|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~0 .lut_mask = 16'hAB89;
defparam \Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N16
fiftyfivenm_lcell_comb \Mux13~1 (
// Equation(s):
// \Mux13~1_combout  = (\result[2]~2_combout  & ((\Mux13~0_combout  & ((\NormalAdder|full_adder_gen[18].FullAdders|Adder2|s~combout ))) # (!\Mux13~0_combout  & (!\SubCarry|full_adder_generate[18].FullAdd|Adder2|s~combout )))) # (!\result[2]~2_combout  & 
// (((\Mux13~0_combout ))))

	.dataa(\SubCarry|full_adder_generate[18].FullAdd|Adder2|s~combout ),
	.datab(\NormalAdder|full_adder_gen[18].FullAdders|Adder2|s~combout ),
	.datac(\result[2]~2_combout ),
	.datad(\Mux13~0_combout ),
	.cin(gnd),
	.combout(\Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~1 .lut_mask = 16'hCF50;
defparam \Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N28
fiftyfivenm_lcell_comb \Mux13~2 (
// Equation(s):
// \Mux13~2_combout  = (\result[2]~3_combout  & \Mux13~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\result[2]~3_combout ),
	.datad(\Mux13~1_combout ),
	.cin(gnd),
	.combout(\Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~2 .lut_mask = 16'hF000;
defparam \Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N29
dffeas \result[18]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux13~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\result[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \result[18]~reg0 .is_wysiwyg = "true";
defparam \result[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N20
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[19].FullAdd|Adder2|s (
// Equation(s):
// \SubCarry|full_adder_generate[19].FullAdd|Adder2|s~combout  = \num2[19]~input_o  $ (\SubCarry|full_adder_generate[18].FullAdd|c_out~combout  $ (\num1[19]~input_o ))

	.dataa(gnd),
	.datab(\num2[19]~input_o ),
	.datac(\SubCarry|full_adder_generate[18].FullAdd|c_out~combout ),
	.datad(\num1[19]~input_o ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[19].FullAdd|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[19].FullAdd|Adder2|s .lut_mask = 16'hC33C;
defparam \SubCarry|full_adder_generate[19].FullAdd|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N10
fiftyfivenm_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = (\instruction[1]~input_o  & (((\result[2]~2_combout )))) # (!\instruction[1]~input_o  & ((\result[2]~2_combout  & (!\SubCarry|full_adder_generate[19].FullAdd|Adder2|s~combout )) # (!\result[2]~2_combout  & ((!\num1[19]~input_o )))))

	.dataa(\instruction[1]~input_o ),
	.datab(\SubCarry|full_adder_generate[19].FullAdd|Adder2|s~combout ),
	.datac(\result[2]~2_combout ),
	.datad(\num1[19]~input_o ),
	.cin(gnd),
	.combout(\Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~0 .lut_mask = 16'hB0B5;
defparam \Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N8
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[17].FullAdders|c_out~0 (
// Equation(s):
// \NormalAdder|full_adder_gen[17].FullAdders|c_out~0_combout  = (\num2[17]~input_o  & ((\num1[17]~input_o ) # (\NormalAdder|full_adder_gen[16].FullAdders|c_out~0_combout ))) # (!\num2[17]~input_o  & (\num1[17]~input_o  & 
// \NormalAdder|full_adder_gen[16].FullAdders|c_out~0_combout ))

	.dataa(\num2[17]~input_o ),
	.datab(gnd),
	.datac(\num1[17]~input_o ),
	.datad(\NormalAdder|full_adder_gen[16].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[17].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[17].FullAdders|c_out~0 .lut_mask = 16'hFAA0;
defparam \NormalAdder|full_adder_gen[17].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N8
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[18].FullAdders|c_out~1 (
// Equation(s):
// \NormalAdder|full_adder_gen[18].FullAdders|c_out~1_combout  = (\num2[18]~input_o  & ((\num1[18]~input_o ) # (\NormalAdder|full_adder_gen[17].FullAdders|c_out~0_combout ))) # (!\num2[18]~input_o  & (\num1[18]~input_o  & 
// \NormalAdder|full_adder_gen[17].FullAdders|c_out~0_combout ))

	.dataa(\num2[18]~input_o ),
	.datab(\num1[18]~input_o ),
	.datac(gnd),
	.datad(\NormalAdder|full_adder_gen[17].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[18].FullAdders|c_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[18].FullAdders|c_out~1 .lut_mask = 16'hEE88;
defparam \NormalAdder|full_adder_gen[18].FullAdders|c_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N18
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[19].FullAdders|Adder2|s (
// Equation(s):
// \NormalAdder|full_adder_gen[19].FullAdders|Adder2|s~combout  = \num2[19]~input_o  $ (\NormalAdder|full_adder_gen[18].FullAdders|c_out~1_combout  $ (\num1[19]~input_o ))

	.dataa(gnd),
	.datab(\num2[19]~input_o ),
	.datac(\NormalAdder|full_adder_gen[18].FullAdders|c_out~1_combout ),
	.datad(\num1[19]~input_o ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[19].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[19].FullAdders|Adder2|s .lut_mask = 16'hC33C;
defparam \NormalAdder|full_adder_gen[19].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N24
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[18].FullAdders|c_out~1 (
// Equation(s):
// \CarryAdder|full_adder_gen[18].FullAdders|c_out~1_combout  = (\CarryAdder|full_adder_gen[18].FullAdders|c_out~0_combout  & ((\num1[17]~input_o  & ((\num2[17]~input_o ) # (\CarryAdder|full_adder_gen[16].FullAdders|c_out~0_combout ))) # (!\num1[17]~input_o  
// & (\num2[17]~input_o  & \CarryAdder|full_adder_gen[16].FullAdders|c_out~0_combout ))))

	.dataa(\num1[17]~input_o ),
	.datab(\CarryAdder|full_adder_gen[18].FullAdders|c_out~0_combout ),
	.datac(\num2[17]~input_o ),
	.datad(\CarryAdder|full_adder_gen[16].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[18].FullAdders|c_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[18].FullAdders|c_out~1 .lut_mask = 16'hC880;
defparam \CarryAdder|full_adder_gen[18].FullAdders|c_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N14
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[19].FullAdders|Adder2|s (
// Equation(s):
// \CarryAdder|full_adder_gen[19].FullAdders|Adder2|s~combout  = \num1[19]~input_o  $ (\num2[19]~input_o  $ (((\NormalAdder|full_adder_gen[18].FullAdders|c_out~0_combout ) # (\CarryAdder|full_adder_gen[18].FullAdders|c_out~1_combout ))))

	.dataa(\num1[19]~input_o ),
	.datab(\num2[19]~input_o ),
	.datac(\NormalAdder|full_adder_gen[18].FullAdders|c_out~0_combout ),
	.datad(\CarryAdder|full_adder_gen[18].FullAdders|c_out~1_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[19].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[19].FullAdders|Adder2|s .lut_mask = 16'h9996;
defparam \CarryAdder|full_adder_gen[19].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N0
fiftyfivenm_lcell_comb \Mux12~1 (
// Equation(s):
// \Mux12~1_combout  = (\Mux12~0_combout  & ((\NormalAdder|full_adder_gen[19].FullAdders|Adder2|s~combout ) # ((!\instruction[1]~input_o )))) # (!\Mux12~0_combout  & (((\instruction[1]~input_o  & \CarryAdder|full_adder_gen[19].FullAdders|Adder2|s~combout 
// ))))

	.dataa(\Mux12~0_combout ),
	.datab(\NormalAdder|full_adder_gen[19].FullAdders|Adder2|s~combout ),
	.datac(\instruction[1]~input_o ),
	.datad(\CarryAdder|full_adder_gen[19].FullAdders|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~1 .lut_mask = 16'hDA8A;
defparam \Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N6
fiftyfivenm_lcell_comb \Mux12~2 (
// Equation(s):
// \Mux12~2_combout  = (\result[2]~3_combout  & \Mux12~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\result[2]~3_combout ),
	.datad(\Mux12~1_combout ),
	.cin(gnd),
	.combout(\Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~2 .lut_mask = 16'hF000;
defparam \Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N7
dffeas \result[19]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux12~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\result[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \result[19]~reg0 .is_wysiwyg = "true";
defparam \result[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N24
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[19].FullAdders|c_out~0 (
// Equation(s):
// \NormalAdder|full_adder_gen[19].FullAdders|c_out~0_combout  = (\num2[19]~input_o  & ((\NormalAdder|full_adder_gen[18].FullAdders|c_out~1_combout ) # (\num1[19]~input_o ))) # (!\num2[19]~input_o  & 
// (\NormalAdder|full_adder_gen[18].FullAdders|c_out~1_combout  & \num1[19]~input_o ))

	.dataa(gnd),
	.datab(\num2[19]~input_o ),
	.datac(\NormalAdder|full_adder_gen[18].FullAdders|c_out~1_combout ),
	.datad(\num1[19]~input_o ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[19].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[19].FullAdders|c_out~0 .lut_mask = 16'hFCC0;
defparam \NormalAdder|full_adder_gen[19].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N30
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[20].FullAdders|Adder2|s (
// Equation(s):
// \NormalAdder|full_adder_gen[20].FullAdders|Adder2|s~combout  = \num2[20]~input_o  $ (\num1[20]~input_o  $ (\NormalAdder|full_adder_gen[19].FullAdders|c_out~0_combout ))

	.dataa(\num2[20]~input_o ),
	.datab(gnd),
	.datac(\num1[20]~input_o ),
	.datad(\NormalAdder|full_adder_gen[19].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[20].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[20].FullAdders|Adder2|s .lut_mask = 16'hA55A;
defparam \NormalAdder|full_adder_gen[20].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N2
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[20].FullAdd|Adder2|s (
// Equation(s):
// \SubCarry|full_adder_generate[20].FullAdd|Adder2|s~combout  = \num2[20]~input_o  $ (\num1[20]~input_o  $ (\SubCarry|full_adder_generate[19].FullAdd|c_out~combout ))

	.dataa(\num2[20]~input_o ),
	.datab(gnd),
	.datac(\num1[20]~input_o ),
	.datad(\SubCarry|full_adder_generate[19].FullAdd|c_out~combout ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[20].FullAdd|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[20].FullAdd|Adder2|s .lut_mask = 16'hA55A;
defparam \SubCarry|full_adder_generate[20].FullAdd|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N0
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[19].FullAdders|c_out~0 (
// Equation(s):
// \CarryAdder|full_adder_gen[19].FullAdders|c_out~0_combout  = (\num1[19]~input_o  & ((\num2[19]~input_o ) # ((\NormalAdder|full_adder_gen[18].FullAdders|c_out~0_combout ) # (\CarryAdder|full_adder_gen[18].FullAdders|c_out~1_combout )))) # 
// (!\num1[19]~input_o  & (\num2[19]~input_o  & ((\NormalAdder|full_adder_gen[18].FullAdders|c_out~0_combout ) # (\CarryAdder|full_adder_gen[18].FullAdders|c_out~1_combout ))))

	.dataa(\num1[19]~input_o ),
	.datab(\num2[19]~input_o ),
	.datac(\NormalAdder|full_adder_gen[18].FullAdders|c_out~0_combout ),
	.datad(\CarryAdder|full_adder_gen[18].FullAdders|c_out~1_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[19].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[19].FullAdders|c_out~0 .lut_mask = 16'hEEE8;
defparam \CarryAdder|full_adder_gen[19].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N26
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[20].FullAdders|Adder2|s (
// Equation(s):
// \CarryAdder|full_adder_gen[20].FullAdders|Adder2|s~combout  = \num1[20]~input_o  $ (\num2[20]~input_o  $ (\CarryAdder|full_adder_gen[19].FullAdders|c_out~0_combout ))

	.dataa(\num1[20]~input_o ),
	.datab(\num2[20]~input_o ),
	.datac(gnd),
	.datad(\CarryAdder|full_adder_gen[19].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[20].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[20].FullAdders|Adder2|s .lut_mask = 16'h9966;
defparam \CarryAdder|full_adder_gen[20].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N0
fiftyfivenm_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = (\instruction[1]~input_o  & ((\result[2]~2_combout ) # ((\CarryAdder|full_adder_gen[20].FullAdders|Adder2|s~combout )))) # (!\instruction[1]~input_o  & (!\result[2]~2_combout  & (!\num1[20]~input_o )))

	.dataa(\instruction[1]~input_o ),
	.datab(\result[2]~2_combout ),
	.datac(\num1[20]~input_o ),
	.datad(\CarryAdder|full_adder_gen[20].FullAdders|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~0 .lut_mask = 16'hAB89;
defparam \Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N28
fiftyfivenm_lcell_comb \Mux11~1 (
// Equation(s):
// \Mux11~1_combout  = (\result[2]~2_combout  & ((\Mux11~0_combout  & (\NormalAdder|full_adder_gen[20].FullAdders|Adder2|s~combout )) # (!\Mux11~0_combout  & ((!\SubCarry|full_adder_generate[20].FullAdd|Adder2|s~combout ))))) # (!\result[2]~2_combout  & 
// (((\Mux11~0_combout ))))

	.dataa(\NormalAdder|full_adder_gen[20].FullAdders|Adder2|s~combout ),
	.datab(\SubCarry|full_adder_generate[20].FullAdd|Adder2|s~combout ),
	.datac(\result[2]~2_combout ),
	.datad(\Mux11~0_combout ),
	.cin(gnd),
	.combout(\Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~1 .lut_mask = 16'hAF30;
defparam \Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N24
fiftyfivenm_lcell_comb \Mux11~2 (
// Equation(s):
// \Mux11~2_combout  = (\result[2]~3_combout  & \Mux11~1_combout )

	.dataa(\result[2]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux11~1_combout ),
	.cin(gnd),
	.combout(\Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~2 .lut_mask = 16'hAA00;
defparam \Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y16_N25
dffeas \result[20]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux11~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\result[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \result[20]~reg0 .is_wysiwyg = "true";
defparam \result[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N14
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[21].FullAdd|Adder1|s~0 (
// Equation(s):
// \SubCarry|full_adder_generate[21].FullAdd|Adder1|s~0_combout  = \num2[21]~input_o  $ (\num1[21]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\num2[21]~input_o ),
	.datad(\num1[21]~input_o ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[21].FullAdd|Adder1|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[21].FullAdd|Adder1|s~0 .lut_mask = 16'h0FF0;
defparam \SubCarry|full_adder_generate[21].FullAdd|Adder1|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N8
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[21].FullAdders|Adder2|s (
// Equation(s):
// \NormalAdder|full_adder_gen[21].FullAdders|Adder2|s~combout  = \SubCarry|full_adder_generate[21].FullAdd|Adder1|s~0_combout  $ (((\num2[20]~input_o  & ((\num1[20]~input_o ) # (\NormalAdder|full_adder_gen[19].FullAdders|c_out~0_combout ))) # 
// (!\num2[20]~input_o  & (\num1[20]~input_o  & \NormalAdder|full_adder_gen[19].FullAdders|c_out~0_combout ))))

	.dataa(\num2[20]~input_o ),
	.datab(\SubCarry|full_adder_generate[21].FullAdd|Adder1|s~0_combout ),
	.datac(\num1[20]~input_o ),
	.datad(\NormalAdder|full_adder_gen[19].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[21].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[21].FullAdders|Adder2|s .lut_mask = 16'h366C;
defparam \NormalAdder|full_adder_gen[21].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N12
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[21].FullAdd|Adder2|s (
// Equation(s):
// \SubCarry|full_adder_generate[21].FullAdd|Adder2|s~combout  = \SubCarry|full_adder_generate[21].FullAdd|Adder1|s~0_combout  $ (((\num2[20]~input_o  & (\num1[20]~input_o  & \SubCarry|full_adder_generate[19].FullAdd|c_out~combout )) # (!\num2[20]~input_o  & 
// ((\num1[20]~input_o ) # (\SubCarry|full_adder_generate[19].FullAdd|c_out~combout )))))

	.dataa(\num2[20]~input_o ),
	.datab(\SubCarry|full_adder_generate[21].FullAdd|Adder1|s~0_combout ),
	.datac(\num1[20]~input_o ),
	.datad(\SubCarry|full_adder_generate[19].FullAdd|c_out~combout ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[21].FullAdd|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[21].FullAdd|Adder2|s .lut_mask = 16'h399C;
defparam \SubCarry|full_adder_generate[21].FullAdd|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N22
fiftyfivenm_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = (\result[2]~2_combout  & (((\instruction[1]~input_o )) # (!\SubCarry|full_adder_generate[21].FullAdd|Adder2|s~combout ))) # (!\result[2]~2_combout  & (((!\instruction[1]~input_o  & !\num1[21]~input_o ))))

	.dataa(\SubCarry|full_adder_generate[21].FullAdd|Adder2|s~combout ),
	.datab(\result[2]~2_combout ),
	.datac(\instruction[1]~input_o ),
	.datad(\num1[21]~input_o ),
	.cin(gnd),
	.combout(\Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~0 .lut_mask = 16'hC4C7;
defparam \Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N12
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[21].FullAdders|Adder2|s (
// Equation(s):
// \CarryAdder|full_adder_gen[21].FullAdders|Adder2|s~combout  = \SubCarry|full_adder_generate[21].FullAdd|Adder1|s~0_combout  $ (((\num1[20]~input_o  & ((\num2[20]~input_o ) # (\CarryAdder|full_adder_gen[19].FullAdders|c_out~0_combout ))) # 
// (!\num1[20]~input_o  & (\num2[20]~input_o  & \CarryAdder|full_adder_gen[19].FullAdders|c_out~0_combout ))))

	.dataa(\num1[20]~input_o ),
	.datab(\num2[20]~input_o ),
	.datac(\SubCarry|full_adder_generate[21].FullAdd|Adder1|s~0_combout ),
	.datad(\CarryAdder|full_adder_gen[19].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[21].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[21].FullAdders|Adder2|s .lut_mask = 16'h1E78;
defparam \CarryAdder|full_adder_gen[21].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N10
fiftyfivenm_lcell_comb \Mux10~1 (
// Equation(s):
// \Mux10~1_combout  = (\instruction[1]~input_o  & ((\Mux10~0_combout  & (\NormalAdder|full_adder_gen[21].FullAdders|Adder2|s~combout )) # (!\Mux10~0_combout  & ((\CarryAdder|full_adder_gen[21].FullAdders|Adder2|s~combout ))))) # (!\instruction[1]~input_o  & 
// (((\Mux10~0_combout ))))

	.dataa(\NormalAdder|full_adder_gen[21].FullAdders|Adder2|s~combout ),
	.datab(\instruction[1]~input_o ),
	.datac(\Mux10~0_combout ),
	.datad(\CarryAdder|full_adder_gen[21].FullAdders|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~1 .lut_mask = 16'hBCB0;
defparam \Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N12
fiftyfivenm_lcell_comb \Mux10~2 (
// Equation(s):
// \Mux10~2_combout  = (\result[2]~3_combout  & \Mux10~1_combout )

	.dataa(\result[2]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux10~1_combout ),
	.cin(gnd),
	.combout(\Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~2 .lut_mask = 16'hAA00;
defparam \Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N13
dffeas \result[21]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux10~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\result[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \result[21]~reg0 .is_wysiwyg = "true";
defparam \result[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N16
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[20].FullAdders|c_out~0 (
// Equation(s):
// \NormalAdder|full_adder_gen[20].FullAdders|c_out~0_combout  = (\num2[20]~input_o  & ((\num1[20]~input_o ) # (\NormalAdder|full_adder_gen[19].FullAdders|c_out~0_combout ))) # (!\num2[20]~input_o  & (\num1[20]~input_o  & 
// \NormalAdder|full_adder_gen[19].FullAdders|c_out~0_combout ))

	.dataa(\num2[20]~input_o ),
	.datab(gnd),
	.datac(\num1[20]~input_o ),
	.datad(\NormalAdder|full_adder_gen[19].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[20].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[20].FullAdders|c_out~0 .lut_mask = 16'hFAA0;
defparam \NormalAdder|full_adder_gen[20].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N10
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[21].FullAdders|c_out~0 (
// Equation(s):
// \NormalAdder|full_adder_gen[21].FullAdders|c_out~0_combout  = (\num2[21]~input_o  & ((\num1[21]~input_o ) # (\NormalAdder|full_adder_gen[20].FullAdders|c_out~0_combout ))) # (!\num2[21]~input_o  & (\num1[21]~input_o  & 
// \NormalAdder|full_adder_gen[20].FullAdders|c_out~0_combout ))

	.dataa(gnd),
	.datab(\num2[21]~input_o ),
	.datac(\num1[21]~input_o ),
	.datad(\NormalAdder|full_adder_gen[20].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[21].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[21].FullAdders|c_out~0 .lut_mask = 16'hFCC0;
defparam \NormalAdder|full_adder_gen[21].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N0
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[22].FullAdders|Adder2|s (
// Equation(s):
// \NormalAdder|full_adder_gen[22].FullAdders|Adder2|s~combout  = \num1[22]~input_o  $ (\NormalAdder|full_adder_gen[21].FullAdders|c_out~0_combout  $ (\num2[22]~input_o ))

	.dataa(\num1[22]~input_o ),
	.datab(\NormalAdder|full_adder_gen[21].FullAdders|c_out~0_combout ),
	.datac(\num2[22]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[22].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[22].FullAdders|Adder2|s .lut_mask = 16'h9696;
defparam \NormalAdder|full_adder_gen[22].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N18
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[22].FullAdd|Adder2|s (
// Equation(s):
// \SubCarry|full_adder_generate[22].FullAdd|Adder2|s~combout  = \SubCarry|full_adder_generate[21].FullAdd|c_out~combout  $ (\num1[22]~input_o  $ (\num2[22]~input_o ))

	.dataa(gnd),
	.datab(\SubCarry|full_adder_generate[21].FullAdd|c_out~combout ),
	.datac(\num1[22]~input_o ),
	.datad(\num2[22]~input_o ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[22].FullAdd|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[22].FullAdd|Adder2|s .lut_mask = 16'hC33C;
defparam \SubCarry|full_adder_generate[22].FullAdd|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N30
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[21].FullAdders|c_out~2 (
// Equation(s):
// \CarryAdder|full_adder_gen[21].FullAdders|c_out~2_combout  = (\CarryAdder|full_adder_gen[21].FullAdders|c_out~1_combout  & ((\num1[20]~input_o  & ((\num2[20]~input_o ) # (\CarryAdder|full_adder_gen[19].FullAdders|c_out~0_combout ))) # (!\num1[20]~input_o  
// & (\num2[20]~input_o  & \CarryAdder|full_adder_gen[19].FullAdders|c_out~0_combout ))))

	.dataa(\num1[20]~input_o ),
	.datab(\num2[20]~input_o ),
	.datac(\CarryAdder|full_adder_gen[21].FullAdders|c_out~1_combout ),
	.datad(\CarryAdder|full_adder_gen[19].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[21].FullAdders|c_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[21].FullAdders|c_out~2 .lut_mask = 16'hE080;
defparam \CarryAdder|full_adder_gen[21].FullAdders|c_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N30
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[22].FullAdders|Adder2|s (
// Equation(s):
// \CarryAdder|full_adder_gen[22].FullAdders|Adder2|s~combout  = \num1[22]~input_o  $ (\num2[22]~input_o  $ (((\CarryAdder|full_adder_gen[21].FullAdders|c_out~0_combout ) # (\CarryAdder|full_adder_gen[21].FullAdders|c_out~2_combout ))))

	.dataa(\num1[22]~input_o ),
	.datab(\num2[22]~input_o ),
	.datac(\CarryAdder|full_adder_gen[21].FullAdders|c_out~0_combout ),
	.datad(\CarryAdder|full_adder_gen[21].FullAdders|c_out~2_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[22].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[22].FullAdders|Adder2|s .lut_mask = 16'h9996;
defparam \CarryAdder|full_adder_gen[22].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N12
fiftyfivenm_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = (\result[2]~2_combout  & (((\instruction[1]~input_o )))) # (!\result[2]~2_combout  & ((\instruction[1]~input_o  & ((\CarryAdder|full_adder_gen[22].FullAdders|Adder2|s~combout ))) # (!\instruction[1]~input_o  & (!\num1[22]~input_o ))))

	.dataa(\result[2]~2_combout ),
	.datab(\num1[22]~input_o ),
	.datac(\CarryAdder|full_adder_gen[22].FullAdders|Adder2|s~combout ),
	.datad(\instruction[1]~input_o ),
	.cin(gnd),
	.combout(\Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~0 .lut_mask = 16'hFA11;
defparam \Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N24
fiftyfivenm_lcell_comb \Mux9~1 (
// Equation(s):
// \Mux9~1_combout  = (\result[2]~2_combout  & ((\Mux9~0_combout  & (\NormalAdder|full_adder_gen[22].FullAdders|Adder2|s~combout )) # (!\Mux9~0_combout  & ((!\SubCarry|full_adder_generate[22].FullAdd|Adder2|s~combout ))))) # (!\result[2]~2_combout  & 
// (((\Mux9~0_combout ))))

	.dataa(\result[2]~2_combout ),
	.datab(\NormalAdder|full_adder_gen[22].FullAdders|Adder2|s~combout ),
	.datac(\SubCarry|full_adder_generate[22].FullAdd|Adder2|s~combout ),
	.datad(\Mux9~0_combout ),
	.cin(gnd),
	.combout(\Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~1 .lut_mask = 16'hDD0A;
defparam \Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N28
fiftyfivenm_lcell_comb \Mux9~2 (
// Equation(s):
// \Mux9~2_combout  = (\result[2]~3_combout  & \Mux9~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\result[2]~3_combout ),
	.datad(\Mux9~1_combout ),
	.cin(gnd),
	.combout(\Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~2 .lut_mask = 16'hF000;
defparam \Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N29
dffeas \result[22]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux9~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\result[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \result[22]~reg0 .is_wysiwyg = "true";
defparam \result[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N14
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[23].FullAdd|Adder2|s (
// Equation(s):
// \SubCarry|full_adder_generate[23].FullAdd|Adder2|s~combout  = \num1[23]~input_o  $ (\num2[23]~input_o  $ (\SubCarry|full_adder_generate[22].FullAdd|c_out~combout ))

	.dataa(\num1[23]~input_o ),
	.datab(gnd),
	.datac(\num2[23]~input_o ),
	.datad(\SubCarry|full_adder_generate[22].FullAdd|c_out~combout ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[23].FullAdd|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[23].FullAdd|Adder2|s .lut_mask = 16'hA55A;
defparam \SubCarry|full_adder_generate[23].FullAdd|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N12
fiftyfivenm_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (\instruction[1]~input_o  & (((\result[2]~2_combout )))) # (!\instruction[1]~input_o  & ((\result[2]~2_combout  & ((!\SubCarry|full_adder_generate[23].FullAdd|Adder2|s~combout ))) # (!\result[2]~2_combout  & (!\num1[23]~input_o ))))

	.dataa(\num1[23]~input_o ),
	.datab(\instruction[1]~input_o ),
	.datac(\SubCarry|full_adder_generate[23].FullAdd|Adder2|s~combout ),
	.datad(\result[2]~2_combout ),
	.cin(gnd),
	.combout(\Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = 16'hCF11;
defparam \Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N4
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[22].FullAdders|c_out~0 (
// Equation(s):
// \NormalAdder|full_adder_gen[22].FullAdders|c_out~0_combout  = (\num1[22]~input_o  & ((\NormalAdder|full_adder_gen[21].FullAdders|c_out~0_combout ) # (\num2[22]~input_o ))) # (!\num1[22]~input_o  & 
// (\NormalAdder|full_adder_gen[21].FullAdders|c_out~0_combout  & \num2[22]~input_o ))

	.dataa(\num1[22]~input_o ),
	.datab(\NormalAdder|full_adder_gen[21].FullAdders|c_out~0_combout ),
	.datac(\num2[22]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[22].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[22].FullAdders|c_out~0 .lut_mask = 16'hE8E8;
defparam \NormalAdder|full_adder_gen[22].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N18
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[23].FullAdders|Adder2|s (
// Equation(s):
// \NormalAdder|full_adder_gen[23].FullAdders|Adder2|s~combout  = \num1[23]~input_o  $ (\num2[23]~input_o  $ (\NormalAdder|full_adder_gen[22].FullAdders|c_out~0_combout ))

	.dataa(\num1[23]~input_o ),
	.datab(gnd),
	.datac(\num2[23]~input_o ),
	.datad(\NormalAdder|full_adder_gen[22].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[23].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[23].FullAdders|Adder2|s .lut_mask = 16'hA55A;
defparam \NormalAdder|full_adder_gen[23].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N6
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[22].FullAdders|c_out~0 (
// Equation(s):
// \CarryAdder|full_adder_gen[22].FullAdders|c_out~0_combout  = (\num1[22]~input_o  & ((\CarryAdder|full_adder_gen[21].FullAdders|c_out~0_combout ) # ((\num2[22]~input_o ) # (\CarryAdder|full_adder_gen[21].FullAdders|c_out~2_combout )))) # 
// (!\num1[22]~input_o  & (\num2[22]~input_o  & ((\CarryAdder|full_adder_gen[21].FullAdders|c_out~0_combout ) # (\CarryAdder|full_adder_gen[21].FullAdders|c_out~2_combout ))))

	.dataa(\num1[22]~input_o ),
	.datab(\CarryAdder|full_adder_gen[21].FullAdders|c_out~0_combout ),
	.datac(\num2[22]~input_o ),
	.datad(\CarryAdder|full_adder_gen[21].FullAdders|c_out~2_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[22].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[22].FullAdders|c_out~0 .lut_mask = 16'hFAE8;
defparam \CarryAdder|full_adder_gen[22].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N24
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[23].FullAdders|Adder2|s (
// Equation(s):
// \CarryAdder|full_adder_gen[23].FullAdders|Adder2|s~combout  = \num1[23]~input_o  $ (\num2[23]~input_o  $ (\CarryAdder|full_adder_gen[22].FullAdders|c_out~0_combout ))

	.dataa(\num1[23]~input_o ),
	.datab(\num2[23]~input_o ),
	.datac(\CarryAdder|full_adder_gen[22].FullAdders|c_out~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[23].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[23].FullAdders|Adder2|s .lut_mask = 16'h9696;
defparam \CarryAdder|full_adder_gen[23].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N0
fiftyfivenm_lcell_comb \Mux8~1 (
// Equation(s):
// \Mux8~1_combout  = (\Mux8~0_combout  & (((\NormalAdder|full_adder_gen[23].FullAdders|Adder2|s~combout )) # (!\instruction[1]~input_o ))) # (!\Mux8~0_combout  & (\instruction[1]~input_o  & ((\CarryAdder|full_adder_gen[23].FullAdders|Adder2|s~combout ))))

	.dataa(\Mux8~0_combout ),
	.datab(\instruction[1]~input_o ),
	.datac(\NormalAdder|full_adder_gen[23].FullAdders|Adder2|s~combout ),
	.datad(\CarryAdder|full_adder_gen[23].FullAdders|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~1 .lut_mask = 16'hE6A2;
defparam \Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N8
fiftyfivenm_lcell_comb \Mux8~2 (
// Equation(s):
// \Mux8~2_combout  = (\result[2]~3_combout  & \Mux8~1_combout )

	.dataa(\result[2]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux8~1_combout ),
	.cin(gnd),
	.combout(\Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~2 .lut_mask = 16'hAA00;
defparam \Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y12_N9
dffeas \result[23]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux8~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\result[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \result[23]~reg0 .is_wysiwyg = "true";
defparam \result[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N4
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[24].FullAdd|Adder1|s~0 (
// Equation(s):
// \SubCarry|full_adder_generate[24].FullAdd|Adder1|s~0_combout  = \num1[24]~input_o  $ (\num2[24]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\num1[24]~input_o ),
	.datad(\num2[24]~input_o ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[24].FullAdd|Adder1|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[24].FullAdd|Adder1|s~0 .lut_mask = 16'h0FF0;
defparam \SubCarry|full_adder_generate[24].FullAdd|Adder1|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N4
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[24].FullAdders|Adder2|s (
// Equation(s):
// \NormalAdder|full_adder_gen[24].FullAdders|Adder2|s~combout  = \SubCarry|full_adder_generate[24].FullAdd|Adder1|s~0_combout  $ (((\num2[23]~input_o  & ((\num1[23]~input_o ) # (\NormalAdder|full_adder_gen[22].FullAdders|c_out~0_combout ))) # 
// (!\num2[23]~input_o  & (\num1[23]~input_o  & \NormalAdder|full_adder_gen[22].FullAdders|c_out~0_combout ))))

	.dataa(\SubCarry|full_adder_generate[24].FullAdd|Adder1|s~0_combout ),
	.datab(\num2[23]~input_o ),
	.datac(\num1[23]~input_o ),
	.datad(\NormalAdder|full_adder_gen[22].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[24].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[24].FullAdders|Adder2|s .lut_mask = 16'h566A;
defparam \NormalAdder|full_adder_gen[24].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N22
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[24].FullAdd|Adder2|s (
// Equation(s):
// \SubCarry|full_adder_generate[24].FullAdd|Adder2|s~combout  = \SubCarry|full_adder_generate[24].FullAdd|Adder1|s~0_combout  $ (((\num1[23]~input_o  & ((\SubCarry|full_adder_generate[22].FullAdd|c_out~combout ) # (!\num2[23]~input_o ))) # 
// (!\num1[23]~input_o  & (\SubCarry|full_adder_generate[22].FullAdd|c_out~combout  & !\num2[23]~input_o ))))

	.dataa(\num1[23]~input_o ),
	.datab(\SubCarry|full_adder_generate[22].FullAdd|c_out~combout ),
	.datac(\num2[23]~input_o ),
	.datad(\SubCarry|full_adder_generate[24].FullAdd|Adder1|s~0_combout ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[24].FullAdd|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[24].FullAdd|Adder2|s .lut_mask = 16'h718E;
defparam \SubCarry|full_adder_generate[24].FullAdd|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N22
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[24].FullAdders|Adder2|s (
// Equation(s):
// \CarryAdder|full_adder_gen[24].FullAdders|Adder2|s~combout  = \SubCarry|full_adder_generate[24].FullAdd|Adder1|s~0_combout  $ (((\num2[23]~input_o  & ((\num1[23]~input_o ) # (\CarryAdder|full_adder_gen[22].FullAdders|c_out~0_combout ))) # 
// (!\num2[23]~input_o  & (\num1[23]~input_o  & \CarryAdder|full_adder_gen[22].FullAdders|c_out~0_combout ))))

	.dataa(\num2[23]~input_o ),
	.datab(\num1[23]~input_o ),
	.datac(\SubCarry|full_adder_generate[24].FullAdd|Adder1|s~0_combout ),
	.datad(\CarryAdder|full_adder_gen[22].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[24].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[24].FullAdders|Adder2|s .lut_mask = 16'h1E78;
defparam \CarryAdder|full_adder_gen[24].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N12
fiftyfivenm_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (\result[2]~2_combout  & (\instruction[1]~input_o )) # (!\result[2]~2_combout  & ((\instruction[1]~input_o  & (\CarryAdder|full_adder_gen[24].FullAdders|Adder2|s~combout )) # (!\instruction[1]~input_o  & ((!\num1[24]~input_o )))))

	.dataa(\result[2]~2_combout ),
	.datab(\instruction[1]~input_o ),
	.datac(\CarryAdder|full_adder_gen[24].FullAdders|Adder2|s~combout ),
	.datad(\num1[24]~input_o ),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'hC8D9;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N2
fiftyfivenm_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = (\result[2]~2_combout  & ((\Mux7~0_combout  & (\NormalAdder|full_adder_gen[24].FullAdders|Adder2|s~combout )) # (!\Mux7~0_combout  & ((!\SubCarry|full_adder_generate[24].FullAdd|Adder2|s~combout ))))) # (!\result[2]~2_combout  & 
// (((\Mux7~0_combout ))))

	.dataa(\result[2]~2_combout ),
	.datab(\NormalAdder|full_adder_gen[24].FullAdders|Adder2|s~combout ),
	.datac(\SubCarry|full_adder_generate[24].FullAdd|Adder2|s~combout ),
	.datad(\Mux7~0_combout ),
	.cin(gnd),
	.combout(\Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~1 .lut_mask = 16'hDD0A;
defparam \Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N8
fiftyfivenm_lcell_comb \Mux7~2 (
// Equation(s):
// \Mux7~2_combout  = (\result[2]~3_combout  & \Mux7~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\result[2]~3_combout ),
	.datad(\Mux7~1_combout ),
	.cin(gnd),
	.combout(\Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~2 .lut_mask = 16'hF000;
defparam \Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y12_N9
dffeas \result[24]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux7~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\result[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \result[24]~reg0 .is_wysiwyg = "true";
defparam \result[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N20
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[23].FullAdders|c_out~0 (
// Equation(s):
// \NormalAdder|full_adder_gen[23].FullAdders|c_out~0_combout  = (\num1[23]~input_o  & ((\num2[23]~input_o ) # (\NormalAdder|full_adder_gen[22].FullAdders|c_out~0_combout ))) # (!\num1[23]~input_o  & (\num2[23]~input_o  & 
// \NormalAdder|full_adder_gen[22].FullAdders|c_out~0_combout ))

	.dataa(\num1[23]~input_o ),
	.datab(gnd),
	.datac(\num2[23]~input_o ),
	.datad(\NormalAdder|full_adder_gen[22].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[23].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[23].FullAdders|c_out~0 .lut_mask = 16'hFAA0;
defparam \NormalAdder|full_adder_gen[23].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N20
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[24].FullAdders|c_out~1 (
// Equation(s):
// \NormalAdder|full_adder_gen[24].FullAdders|c_out~1_combout  = (\NormalAdder|full_adder_gen[23].FullAdders|c_out~0_combout  & ((\num1[24]~input_o ) # (\num2[24]~input_o ))) # (!\NormalAdder|full_adder_gen[23].FullAdders|c_out~0_combout  & 
// (\num1[24]~input_o  & \num2[24]~input_o ))

	.dataa(gnd),
	.datab(\NormalAdder|full_adder_gen[23].FullAdders|c_out~0_combout ),
	.datac(\num1[24]~input_o ),
	.datad(\num2[24]~input_o ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[24].FullAdders|c_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[24].FullAdders|c_out~1 .lut_mask = 16'hFCC0;
defparam \NormalAdder|full_adder_gen[24].FullAdders|c_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N16
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[25].FullAdders|Adder2|s (
// Equation(s):
// \NormalAdder|full_adder_gen[25].FullAdders|Adder2|s~combout  = \num1[25]~input_o  $ (\num2[25]~input_o  $ (\NormalAdder|full_adder_gen[24].FullAdders|c_out~1_combout ))

	.dataa(gnd),
	.datab(\num1[25]~input_o ),
	.datac(\num2[25]~input_o ),
	.datad(\NormalAdder|full_adder_gen[24].FullAdders|c_out~1_combout ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[25].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[25].FullAdders|Adder2|s .lut_mask = 16'hC33C;
defparam \NormalAdder|full_adder_gen[25].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N4
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[25].FullAdd|Adder2|s (
// Equation(s):
// \SubCarry|full_adder_generate[25].FullAdd|Adder2|s~combout  = \num1[25]~input_o  $ (\num2[25]~input_o  $ (\SubCarry|full_adder_generate[24].FullAdd|c_out~combout ))

	.dataa(gnd),
	.datab(\num1[25]~input_o ),
	.datac(\num2[25]~input_o ),
	.datad(\SubCarry|full_adder_generate[24].FullAdd|c_out~combout ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[25].FullAdd|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[25].FullAdd|Adder2|s .lut_mask = 16'hC33C;
defparam \SubCarry|full_adder_generate[25].FullAdd|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N14
fiftyfivenm_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (\result[2]~2_combout  & (((\instruction[1]~input_o )) # (!\SubCarry|full_adder_generate[25].FullAdd|Adder2|s~combout ))) # (!\result[2]~2_combout  & (((!\num1[25]~input_o  & !\instruction[1]~input_o ))))

	.dataa(\result[2]~2_combout ),
	.datab(\SubCarry|full_adder_generate[25].FullAdd|Adder2|s~combout ),
	.datac(\num1[25]~input_o ),
	.datad(\instruction[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'hAA27;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N20
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[24].FullAdders|c_out~1 (
// Equation(s):
// \CarryAdder|full_adder_gen[24].FullAdders|c_out~1_combout  = (\CarryAdder|full_adder_gen[24].FullAdders|c_out~0_combout  & ((\num2[23]~input_o  & ((\num1[23]~input_o ) # (\CarryAdder|full_adder_gen[22].FullAdders|c_out~0_combout ))) # (!\num2[23]~input_o  
// & (\num1[23]~input_o  & \CarryAdder|full_adder_gen[22].FullAdders|c_out~0_combout ))))

	.dataa(\num2[23]~input_o ),
	.datab(\CarryAdder|full_adder_gen[24].FullAdders|c_out~0_combout ),
	.datac(\num1[23]~input_o ),
	.datad(\CarryAdder|full_adder_gen[22].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[24].FullAdders|c_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[24].FullAdders|c_out~1 .lut_mask = 16'hC880;
defparam \CarryAdder|full_adder_gen[24].FullAdders|c_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N26
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[25].FullAdders|Adder2|s (
// Equation(s):
// \CarryAdder|full_adder_gen[25].FullAdders|Adder2|s~combout  = \num1[25]~input_o  $ (\num2[25]~input_o  $ (((\NormalAdder|full_adder_gen[24].FullAdders|c_out~0_combout ) # (\CarryAdder|full_adder_gen[24].FullAdders|c_out~1_combout ))))

	.dataa(\NormalAdder|full_adder_gen[24].FullAdders|c_out~0_combout ),
	.datab(\num1[25]~input_o ),
	.datac(\num2[25]~input_o ),
	.datad(\CarryAdder|full_adder_gen[24].FullAdders|c_out~1_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[25].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[25].FullAdders|Adder2|s .lut_mask = 16'hC396;
defparam \CarryAdder|full_adder_gen[25].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N10
fiftyfivenm_lcell_comb \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = (\instruction[1]~input_o  & ((\Mux6~0_combout  & (\NormalAdder|full_adder_gen[25].FullAdders|Adder2|s~combout )) # (!\Mux6~0_combout  & ((\CarryAdder|full_adder_gen[25].FullAdders|Adder2|s~combout ))))) # (!\instruction[1]~input_o  & 
// (((\Mux6~0_combout ))))

	.dataa(\NormalAdder|full_adder_gen[25].FullAdders|Adder2|s~combout ),
	.datab(\instruction[1]~input_o ),
	.datac(\Mux6~0_combout ),
	.datad(\CarryAdder|full_adder_gen[25].FullAdders|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~1 .lut_mask = 16'hBCB0;
defparam \Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N6
fiftyfivenm_lcell_comb \Mux6~2 (
// Equation(s):
// \Mux6~2_combout  = (\result[2]~3_combout  & \Mux6~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\result[2]~3_combout ),
	.datad(\Mux6~1_combout ),
	.cin(gnd),
	.combout(\Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~2 .lut_mask = 16'hF000;
defparam \Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y12_N7
dffeas \result[25]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux6~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\result[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \result[25]~reg0 .is_wysiwyg = "true";
defparam \result[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N0
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[26].FullAdd|Adder2|s (
// Equation(s):
// \SubCarry|full_adder_generate[26].FullAdd|Adder2|s~combout  = \SubCarry|full_adder_generate[25].FullAdd|c_out~combout  $ (\num2[26]~input_o  $ (\num1[26]~input_o ))

	.dataa(gnd),
	.datab(\SubCarry|full_adder_generate[25].FullAdd|c_out~combout ),
	.datac(\num2[26]~input_o ),
	.datad(\num1[26]~input_o ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[26].FullAdd|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[26].FullAdd|Adder2|s .lut_mask = 16'hC33C;
defparam \SubCarry|full_adder_generate[26].FullAdd|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N24
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[25].FullAdders|c_out~0 (
// Equation(s):
// \NormalAdder|full_adder_gen[25].FullAdders|c_out~0_combout  = (\num1[25]~input_o  & ((\num2[25]~input_o ) # (\NormalAdder|full_adder_gen[24].FullAdders|c_out~1_combout ))) # (!\num1[25]~input_o  & (\num2[25]~input_o  & 
// \NormalAdder|full_adder_gen[24].FullAdders|c_out~1_combout ))

	.dataa(gnd),
	.datab(\num1[25]~input_o ),
	.datac(\num2[25]~input_o ),
	.datad(\NormalAdder|full_adder_gen[24].FullAdders|c_out~1_combout ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[25].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[25].FullAdders|c_out~0 .lut_mask = 16'hFCC0;
defparam \NormalAdder|full_adder_gen[25].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N4
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[26].FullAdders|Adder2|s (
// Equation(s):
// \NormalAdder|full_adder_gen[26].FullAdders|Adder2|s~combout  = \num2[26]~input_o  $ (\NormalAdder|full_adder_gen[25].FullAdders|c_out~0_combout  $ (\num1[26]~input_o ))

	.dataa(gnd),
	.datab(\num2[26]~input_o ),
	.datac(\NormalAdder|full_adder_gen[25].FullAdders|c_out~0_combout ),
	.datad(\num1[26]~input_o ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[26].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[26].FullAdders|Adder2|s .lut_mask = 16'hC33C;
defparam \NormalAdder|full_adder_gen[26].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N0
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[25].FullAdders|c_out~0 (
// Equation(s):
// \CarryAdder|full_adder_gen[25].FullAdders|c_out~0_combout  = (\num1[25]~input_o  & ((\NormalAdder|full_adder_gen[24].FullAdders|c_out~0_combout ) # ((\num2[25]~input_o ) # (\CarryAdder|full_adder_gen[24].FullAdders|c_out~1_combout )))) # 
// (!\num1[25]~input_o  & (\num2[25]~input_o  & ((\NormalAdder|full_adder_gen[24].FullAdders|c_out~0_combout ) # (\CarryAdder|full_adder_gen[24].FullAdders|c_out~1_combout ))))

	.dataa(\NormalAdder|full_adder_gen[24].FullAdders|c_out~0_combout ),
	.datab(\num1[25]~input_o ),
	.datac(\num2[25]~input_o ),
	.datad(\CarryAdder|full_adder_gen[24].FullAdders|c_out~1_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[25].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[25].FullAdders|c_out~0 .lut_mask = 16'hFCE8;
defparam \CarryAdder|full_adder_gen[25].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N10
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[26].FullAdders|Adder2|s (
// Equation(s):
// \CarryAdder|full_adder_gen[26].FullAdders|Adder2|s~combout  = \num2[26]~input_o  $ (\num1[26]~input_o  $ (\CarryAdder|full_adder_gen[25].FullAdders|c_out~0_combout ))

	.dataa(\num2[26]~input_o ),
	.datab(gnd),
	.datac(\num1[26]~input_o ),
	.datad(\CarryAdder|full_adder_gen[25].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[26].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[26].FullAdders|Adder2|s .lut_mask = 16'hA55A;
defparam \CarryAdder|full_adder_gen[26].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N6
fiftyfivenm_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (\result[2]~2_combout  & (((\instruction[1]~input_o )))) # (!\result[2]~2_combout  & ((\instruction[1]~input_o  & ((\CarryAdder|full_adder_gen[26].FullAdders|Adder2|s~combout ))) # (!\instruction[1]~input_o  & (!\num1[26]~input_o ))))

	.dataa(\result[2]~2_combout ),
	.datab(\num1[26]~input_o ),
	.datac(\CarryAdder|full_adder_gen[26].FullAdders|Adder2|s~combout ),
	.datad(\instruction[1]~input_o ),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'hFA11;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N18
fiftyfivenm_lcell_comb \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = (\result[2]~2_combout  & ((\Mux5~0_combout  & ((\NormalAdder|full_adder_gen[26].FullAdders|Adder2|s~combout ))) # (!\Mux5~0_combout  & (!\SubCarry|full_adder_generate[26].FullAdd|Adder2|s~combout )))) # (!\result[2]~2_combout  & 
// (((\Mux5~0_combout ))))

	.dataa(\result[2]~2_combout ),
	.datab(\SubCarry|full_adder_generate[26].FullAdd|Adder2|s~combout ),
	.datac(\NormalAdder|full_adder_gen[26].FullAdders|Adder2|s~combout ),
	.datad(\Mux5~0_combout ),
	.cin(gnd),
	.combout(\Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~1 .lut_mask = 16'hF522;
defparam \Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N28
fiftyfivenm_lcell_comb \Mux5~2 (
// Equation(s):
// \Mux5~2_combout  = (\result[2]~3_combout  & \Mux5~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\result[2]~3_combout ),
	.datad(\Mux5~1_combout ),
	.cin(gnd),
	.combout(\Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~2 .lut_mask = 16'hF000;
defparam \Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y11_N29
dffeas \result[26]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\result[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \result[26]~reg0 .is_wysiwyg = "true";
defparam \result[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N0
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[27].FullAdd|Adder1|s~0 (
// Equation(s):
// \SubCarry|full_adder_generate[27].FullAdd|Adder1|s~0_combout  = \num1[27]~input_o  $ (\num2[27]~input_o )

	.dataa(gnd),
	.datab(\num1[27]~input_o ),
	.datac(\num2[27]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[27].FullAdd|Adder1|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[27].FullAdd|Adder1|s~0 .lut_mask = 16'h3C3C;
defparam \SubCarry|full_adder_generate[27].FullAdd|Adder1|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N12
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[27].FullAdd|Adder2|s (
// Equation(s):
// \SubCarry|full_adder_generate[27].FullAdd|Adder2|s~combout  = \SubCarry|full_adder_generate[27].FullAdd|Adder1|s~0_combout  $ (((\num2[26]~input_o  & (\num1[26]~input_o  & \SubCarry|full_adder_generate[25].FullAdd|c_out~combout )) # (!\num2[26]~input_o  & 
// ((\num1[26]~input_o ) # (\SubCarry|full_adder_generate[25].FullAdd|c_out~combout )))))

	.dataa(\num2[26]~input_o ),
	.datab(\num1[26]~input_o ),
	.datac(\SubCarry|full_adder_generate[27].FullAdd|Adder1|s~0_combout ),
	.datad(\SubCarry|full_adder_generate[25].FullAdd|c_out~combout ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[27].FullAdd|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[27].FullAdd|Adder2|s .lut_mask = 16'h2DB4;
defparam \SubCarry|full_adder_generate[27].FullAdd|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N30
fiftyfivenm_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (\result[2]~2_combout  & (((\instruction[1]~input_o )) # (!\SubCarry|full_adder_generate[27].FullAdd|Adder2|s~combout ))) # (!\result[2]~2_combout  & (((!\num1[27]~input_o  & !\instruction[1]~input_o ))))

	.dataa(\result[2]~2_combout ),
	.datab(\SubCarry|full_adder_generate[27].FullAdd|Adder2|s~combout ),
	.datac(\num1[27]~input_o ),
	.datad(\instruction[1]~input_o ),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'hAA27;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N24
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[27].FullAdders|Adder2|s (
// Equation(s):
// \NormalAdder|full_adder_gen[27].FullAdders|Adder2|s~combout  = \SubCarry|full_adder_generate[27].FullAdd|Adder1|s~0_combout  $ (((\NormalAdder|full_adder_gen[25].FullAdders|c_out~0_combout  & ((\num1[26]~input_o ) # (\num2[26]~input_o ))) # 
// (!\NormalAdder|full_adder_gen[25].FullAdders|c_out~0_combout  & (\num1[26]~input_o  & \num2[26]~input_o ))))

	.dataa(\NormalAdder|full_adder_gen[25].FullAdders|c_out~0_combout ),
	.datab(\num1[26]~input_o ),
	.datac(\SubCarry|full_adder_generate[27].FullAdd|Adder1|s~0_combout ),
	.datad(\num2[26]~input_o ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[27].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[27].FullAdders|Adder2|s .lut_mask = 16'h1E78;
defparam \NormalAdder|full_adder_gen[27].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N18
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[27].FullAdders|Adder2|s (
// Equation(s):
// \CarryAdder|full_adder_gen[27].FullAdders|Adder2|s~combout  = \SubCarry|full_adder_generate[27].FullAdd|Adder1|s~0_combout  $ (((\num1[26]~input_o  & ((\num2[26]~input_o ) # (\CarryAdder|full_adder_gen[25].FullAdders|c_out~0_combout ))) # 
// (!\num1[26]~input_o  & (\num2[26]~input_o  & \CarryAdder|full_adder_gen[25].FullAdders|c_out~0_combout ))))

	.dataa(\num1[26]~input_o ),
	.datab(\num2[26]~input_o ),
	.datac(\CarryAdder|full_adder_gen[25].FullAdders|c_out~0_combout ),
	.datad(\SubCarry|full_adder_generate[27].FullAdd|Adder1|s~0_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[27].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[27].FullAdders|Adder2|s .lut_mask = 16'h17E8;
defparam \CarryAdder|full_adder_gen[27].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N28
fiftyfivenm_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = (\Mux4~0_combout  & (((\NormalAdder|full_adder_gen[27].FullAdders|Adder2|s~combout )) # (!\instruction[1]~input_o ))) # (!\Mux4~0_combout  & (\instruction[1]~input_o  & ((\CarryAdder|full_adder_gen[27].FullAdders|Adder2|s~combout ))))

	.dataa(\Mux4~0_combout ),
	.datab(\instruction[1]~input_o ),
	.datac(\NormalAdder|full_adder_gen[27].FullAdders|Adder2|s~combout ),
	.datad(\CarryAdder|full_adder_gen[27].FullAdders|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~1 .lut_mask = 16'hE6A2;
defparam \Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N0
fiftyfivenm_lcell_comb \Mux4~2 (
// Equation(s):
// \Mux4~2_combout  = (\result[2]~3_combout  & \Mux4~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\result[2]~3_combout ),
	.datad(\Mux4~1_combout ),
	.cin(gnd),
	.combout(\Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~2 .lut_mask = 16'hF000;
defparam \Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y12_N1
dffeas \result[27]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\result[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \result[27]~reg0 .is_wysiwyg = "true";
defparam \result[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N24
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[28].FullAdd|Adder2|s (
// Equation(s):
// \SubCarry|full_adder_generate[28].FullAdd|Adder2|s~combout  = \num1[28]~input_o  $ (\SubCarry|full_adder_generate[27].FullAdd|c_out~combout  $ (\num2[28]~input_o ))

	.dataa(\num1[28]~input_o ),
	.datab(\SubCarry|full_adder_generate[27].FullAdd|c_out~combout ),
	.datac(\num2[28]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[28].FullAdd|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[28].FullAdd|Adder2|s .lut_mask = 16'h9696;
defparam \SubCarry|full_adder_generate[28].FullAdd|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N22
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[26].FullAdders|c_out~0 (
// Equation(s):
// \NormalAdder|full_adder_gen[26].FullAdders|c_out~0_combout  = (\num2[26]~input_o  & ((\NormalAdder|full_adder_gen[25].FullAdders|c_out~0_combout ) # (\num1[26]~input_o ))) # (!\num2[26]~input_o  & 
// (\NormalAdder|full_adder_gen[25].FullAdders|c_out~0_combout  & \num1[26]~input_o ))

	.dataa(gnd),
	.datab(\num2[26]~input_o ),
	.datac(\NormalAdder|full_adder_gen[25].FullAdders|c_out~0_combout ),
	.datad(\num1[26]~input_o ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[26].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[26].FullAdders|c_out~0 .lut_mask = 16'hFCC0;
defparam \NormalAdder|full_adder_gen[26].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N2
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[27].FullAdders|c_out~8 (
// Equation(s):
// \NormalAdder|full_adder_gen[27].FullAdders|c_out~8_combout  = (\num2[27]~input_o  & ((\num1[27]~input_o ) # (\NormalAdder|full_adder_gen[26].FullAdders|c_out~0_combout ))) # (!\num2[27]~input_o  & (\num1[27]~input_o  & 
// \NormalAdder|full_adder_gen[26].FullAdders|c_out~0_combout ))

	.dataa(\num2[27]~input_o ),
	.datab(\num1[27]~input_o ),
	.datac(gnd),
	.datad(\NormalAdder|full_adder_gen[26].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[27].FullAdders|c_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[27].FullAdders|c_out~8 .lut_mask = 16'hEE88;
defparam \NormalAdder|full_adder_gen[27].FullAdders|c_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N30
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[28].FullAdders|Adder2|s (
// Equation(s):
// \NormalAdder|full_adder_gen[28].FullAdders|Adder2|s~combout  = \num2[28]~input_o  $ (\num1[28]~input_o  $ (\NormalAdder|full_adder_gen[27].FullAdders|c_out~8_combout ))

	.dataa(\num2[28]~input_o ),
	.datab(gnd),
	.datac(\num1[28]~input_o ),
	.datad(\NormalAdder|full_adder_gen[27].FullAdders|c_out~8_combout ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[28].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[28].FullAdders|Adder2|s .lut_mask = 16'hA55A;
defparam \NormalAdder|full_adder_gen[28].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N24
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[27].FullAdders|c_out~2 (
// Equation(s):
// \CarryAdder|full_adder_gen[27].FullAdders|c_out~2_combout  = (\CarryAdder|full_adder_gen[27].FullAdders|c_out~1_combout  & ((\num2[26]~input_o  & ((\num1[26]~input_o ) # (\CarryAdder|full_adder_gen[25].FullAdders|c_out~0_combout ))) # (!\num2[26]~input_o  
// & (\num1[26]~input_o  & \CarryAdder|full_adder_gen[25].FullAdders|c_out~0_combout ))))

	.dataa(\num2[26]~input_o ),
	.datab(\num1[26]~input_o ),
	.datac(\CarryAdder|full_adder_gen[27].FullAdders|c_out~1_combout ),
	.datad(\CarryAdder|full_adder_gen[25].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[27].FullAdders|c_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[27].FullAdders|c_out~2 .lut_mask = 16'hE080;
defparam \CarryAdder|full_adder_gen[27].FullAdders|c_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N30
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[28].FullAdders|Adder2|s (
// Equation(s):
// \CarryAdder|full_adder_gen[28].FullAdders|Adder2|s~combout  = \num1[28]~input_o  $ (\num2[28]~input_o  $ (((\CarryAdder|full_adder_gen[27].FullAdders|c_out~0_combout ) # (\CarryAdder|full_adder_gen[27].FullAdders|c_out~2_combout ))))

	.dataa(\num1[28]~input_o ),
	.datab(\num2[28]~input_o ),
	.datac(\CarryAdder|full_adder_gen[27].FullAdders|c_out~0_combout ),
	.datad(\CarryAdder|full_adder_gen[27].FullAdders|c_out~2_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[28].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[28].FullAdders|Adder2|s .lut_mask = 16'h9996;
defparam \CarryAdder|full_adder_gen[28].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N20
fiftyfivenm_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (\instruction[1]~input_o  & (((\CarryAdder|full_adder_gen[28].FullAdders|Adder2|s~combout ) # (\result[2]~2_combout )))) # (!\instruction[1]~input_o  & (!\num1[28]~input_o  & ((!\result[2]~2_combout ))))

	.dataa(\instruction[1]~input_o ),
	.datab(\num1[28]~input_o ),
	.datac(\CarryAdder|full_adder_gen[28].FullAdders|Adder2|s~combout ),
	.datad(\result[2]~2_combout ),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'hAAB1;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N16
fiftyfivenm_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = (\result[2]~2_combout  & ((\Mux3~0_combout  & ((\NormalAdder|full_adder_gen[28].FullAdders|Adder2|s~combout ))) # (!\Mux3~0_combout  & (!\SubCarry|full_adder_generate[28].FullAdd|Adder2|s~combout )))) # (!\result[2]~2_combout  & 
// (((\Mux3~0_combout ))))

	.dataa(\result[2]~2_combout ),
	.datab(\SubCarry|full_adder_generate[28].FullAdd|Adder2|s~combout ),
	.datac(\NormalAdder|full_adder_gen[28].FullAdders|Adder2|s~combout ),
	.datad(\Mux3~0_combout ),
	.cin(gnd),
	.combout(\Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~1 .lut_mask = 16'hF522;
defparam \Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N10
fiftyfivenm_lcell_comb \Mux3~2 (
// Equation(s):
// \Mux3~2_combout  = (\result[2]~3_combout  & \Mux3~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\result[2]~3_combout ),
	.datad(\Mux3~1_combout ),
	.cin(gnd),
	.combout(\Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~2 .lut_mask = 16'hF000;
defparam \Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y11_N11
dffeas \result[28]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\result[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \result[28]~reg0 .is_wysiwyg = "true";
defparam \result[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N26
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[29].FullAdd|Adder2|s (
// Equation(s):
// \SubCarry|full_adder_generate[29].FullAdd|Adder2|s~combout  = \num1[29]~input_o  $ (\num2[29]~input_o  $ (\SubCarry|full_adder_generate[28].FullAdd|c_out~combout ))

	.dataa(gnd),
	.datab(\num1[29]~input_o ),
	.datac(\num2[29]~input_o ),
	.datad(\SubCarry|full_adder_generate[28].FullAdd|c_out~combout ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[29].FullAdd|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[29].FullAdd|Adder2|s .lut_mask = 16'hC33C;
defparam \SubCarry|full_adder_generate[29].FullAdd|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N26
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[28].FullAdders|c_out~0 (
// Equation(s):
// \NormalAdder|full_adder_gen[28].FullAdders|c_out~0_combout  = (\num2[28]~input_o  & ((\num1[28]~input_o ) # (\NormalAdder|full_adder_gen[27].FullAdders|c_out~8_combout ))) # (!\num2[28]~input_o  & (\num1[28]~input_o  & 
// \NormalAdder|full_adder_gen[27].FullAdders|c_out~8_combout ))

	.dataa(\num2[28]~input_o ),
	.datab(gnd),
	.datac(\num1[28]~input_o ),
	.datad(\NormalAdder|full_adder_gen[27].FullAdders|c_out~8_combout ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[28].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[28].FullAdders|c_out~0 .lut_mask = 16'hFAA0;
defparam \NormalAdder|full_adder_gen[28].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N8
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[29].FullAdders|Adder2|s (
// Equation(s):
// \NormalAdder|full_adder_gen[29].FullAdders|Adder2|s~combout  = \num1[29]~input_o  $ (\num2[29]~input_o  $ (\NormalAdder|full_adder_gen[28].FullAdders|c_out~0_combout ))

	.dataa(gnd),
	.datab(\num1[29]~input_o ),
	.datac(\num2[29]~input_o ),
	.datad(\NormalAdder|full_adder_gen[28].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[29].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[29].FullAdders|Adder2|s .lut_mask = 16'hC33C;
defparam \NormalAdder|full_adder_gen[29].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N28
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[28].FullAdders|c_out~0 (
// Equation(s):
// \CarryAdder|full_adder_gen[28].FullAdders|c_out~0_combout  = (\num1[28]~input_o  & ((\num2[28]~input_o ) # ((\CarryAdder|full_adder_gen[27].FullAdders|c_out~0_combout ) # (\CarryAdder|full_adder_gen[27].FullAdders|c_out~2_combout )))) # 
// (!\num1[28]~input_o  & (\num2[28]~input_o  & ((\CarryAdder|full_adder_gen[27].FullAdders|c_out~0_combout ) # (\CarryAdder|full_adder_gen[27].FullAdders|c_out~2_combout ))))

	.dataa(\num1[28]~input_o ),
	.datab(\num2[28]~input_o ),
	.datac(\CarryAdder|full_adder_gen[27].FullAdders|c_out~0_combout ),
	.datad(\CarryAdder|full_adder_gen[27].FullAdders|c_out~2_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[28].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[28].FullAdders|c_out~0 .lut_mask = 16'hEEE8;
defparam \CarryAdder|full_adder_gen[28].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N2
fiftyfivenm_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (\instruction[1]~input_o  & ((\result[2]~2_combout ) # (\num2[29]~input_o  $ (!\CarryAdder|full_adder_gen[28].FullAdders|c_out~0_combout ))))

	.dataa(\result[2]~2_combout ),
	.datab(\instruction[1]~input_o ),
	.datac(\num2[29]~input_o ),
	.datad(\CarryAdder|full_adder_gen[28].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'hC88C;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N28
fiftyfivenm_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = (\result[2]~2_combout  & ((\Mux2~0_combout  & ((!\NormalAdder|full_adder_gen[29].FullAdders|Adder2|s~combout ))) # (!\Mux2~0_combout  & (\SubCarry|full_adder_generate[29].FullAdd|Adder2|s~combout )))) # (!\result[2]~2_combout  & 
// (((\Mux2~0_combout ))))

	.dataa(\result[2]~2_combout ),
	.datab(\SubCarry|full_adder_generate[29].FullAdd|Adder2|s~combout ),
	.datac(\NormalAdder|full_adder_gen[29].FullAdders|Adder2|s~combout ),
	.datad(\Mux2~0_combout ),
	.cin(gnd),
	.combout(\Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~1 .lut_mask = 16'h5F88;
defparam \Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N6
fiftyfivenm_lcell_comb \Mux2~2 (
// Equation(s):
// \Mux2~2_combout  = (\result[2]~3_combout  & (\Mux2~1_combout  $ (((\result[2]~2_combout ) # (!\num1[29]~input_o )))))

	.dataa(\result[2]~2_combout ),
	.datab(\num1[29]~input_o ),
	.datac(\result[2]~3_combout ),
	.datad(\Mux2~1_combout ),
	.cin(gnd),
	.combout(\Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~2 .lut_mask = 16'h40B0;
defparam \Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y12_N7
dffeas \result[29]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\result[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \result[29]~reg0 .is_wysiwyg = "true";
defparam \result[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N22
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[30].FullAdd|Adder1|s~0 (
// Equation(s):
// \SubCarry|full_adder_generate[30].FullAdd|Adder1|s~0_combout  = \num2[30]~input_o  $ (\num1[30]~input_o )

	.dataa(\num2[30]~input_o ),
	.datab(gnd),
	.datac(\num1[30]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[30].FullAdd|Adder1|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[30].FullAdd|Adder1|s~0 .lut_mask = 16'h5A5A;
defparam \SubCarry|full_adder_generate[30].FullAdd|Adder1|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N30
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[30].FullAdd|Adder2|s (
// Equation(s):
// \SubCarry|full_adder_generate[30].FullAdd|Adder2|s~combout  = \SubCarry|full_adder_generate[30].FullAdd|Adder1|s~0_combout  $ (((\SubCarry|full_adder_generate[28].FullAdd|c_out~combout  & ((\num1[29]~input_o ) # (!\num2[29]~input_o ))) # 
// (!\SubCarry|full_adder_generate[28].FullAdd|c_out~combout  & (\num1[29]~input_o  & !\num2[29]~input_o ))))

	.dataa(\SubCarry|full_adder_generate[28].FullAdd|c_out~combout ),
	.datab(\num1[29]~input_o ),
	.datac(\num2[29]~input_o ),
	.datad(\SubCarry|full_adder_generate[30].FullAdd|Adder1|s~0_combout ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[30].FullAdd|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[30].FullAdd|Adder2|s .lut_mask = 16'h718E;
defparam \SubCarry|full_adder_generate[30].FullAdd|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N24
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[30].FullAdders|Adder2|s (
// Equation(s):
// \NormalAdder|full_adder_gen[30].FullAdders|Adder2|s~combout  = \SubCarry|full_adder_generate[30].FullAdd|Adder1|s~0_combout  $ (((\NormalAdder|full_adder_gen[28].FullAdders|c_out~0_combout  & ((\num1[29]~input_o ) # (\num2[29]~input_o ))) # 
// (!\NormalAdder|full_adder_gen[28].FullAdders|c_out~0_combout  & (\num1[29]~input_o  & \num2[29]~input_o ))))

	.dataa(\NormalAdder|full_adder_gen[28].FullAdders|c_out~0_combout ),
	.datab(\num1[29]~input_o ),
	.datac(\num2[29]~input_o ),
	.datad(\SubCarry|full_adder_generate[30].FullAdd|Adder1|s~0_combout ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[30].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[30].FullAdders|Adder2|s .lut_mask = 16'h17E8;
defparam \NormalAdder|full_adder_gen[30].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N12
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[30].FullAdders|Adder2|s (
// Equation(s):
// \CarryAdder|full_adder_gen[30].FullAdders|Adder2|s~combout  = \SubCarry|full_adder_generate[30].FullAdd|Adder1|s~0_combout  $ (((\num1[29]~input_o  & ((\num2[29]~input_o ) # (\CarryAdder|full_adder_gen[28].FullAdders|c_out~0_combout ))) # 
// (!\num1[29]~input_o  & (\num2[29]~input_o  & \CarryAdder|full_adder_gen[28].FullAdders|c_out~0_combout ))))

	.dataa(\num1[29]~input_o ),
	.datab(\SubCarry|full_adder_generate[30].FullAdd|Adder1|s~0_combout ),
	.datac(\num2[29]~input_o ),
	.datad(\CarryAdder|full_adder_gen[28].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[30].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[30].FullAdders|Adder2|s .lut_mask = 16'h366C;
defparam \CarryAdder|full_adder_gen[30].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N2
fiftyfivenm_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (\instruction[1]~input_o  & (((\result[2]~2_combout ) # (\CarryAdder|full_adder_gen[30].FullAdders|Adder2|s~combout )))) # (!\instruction[1]~input_o  & (!\num1[30]~input_o  & (!\result[2]~2_combout )))

	.dataa(\num1[30]~input_o ),
	.datab(\instruction[1]~input_o ),
	.datac(\result[2]~2_combout ),
	.datad(\CarryAdder|full_adder_gen[30].FullAdders|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'hCDC1;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N6
fiftyfivenm_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = (\result[2]~2_combout  & ((\Mux1~0_combout  & ((\NormalAdder|full_adder_gen[30].FullAdders|Adder2|s~combout ))) # (!\Mux1~0_combout  & (!\SubCarry|full_adder_generate[30].FullAdd|Adder2|s~combout )))) # (!\result[2]~2_combout  & 
// (((\Mux1~0_combout ))))

	.dataa(\SubCarry|full_adder_generate[30].FullAdd|Adder2|s~combout ),
	.datab(\NormalAdder|full_adder_gen[30].FullAdders|Adder2|s~combout ),
	.datac(\result[2]~2_combout ),
	.datad(\Mux1~0_combout ),
	.cin(gnd),
	.combout(\Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~1 .lut_mask = 16'hCF50;
defparam \Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N14
fiftyfivenm_lcell_comb \Mux1~2 (
// Equation(s):
// \Mux1~2_combout  = (\result[2]~3_combout  & \Mux1~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\result[2]~3_combout ),
	.datad(\Mux1~1_combout ),
	.cin(gnd),
	.combout(\Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~2 .lut_mask = 16'hF000;
defparam \Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y12_N15
dffeas \result[30]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\result[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \result[30]~reg0 .is_wysiwyg = "true";
defparam \result[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N28
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[31].FullAdd|Adder1|s~0 (
// Equation(s):
// \SubCarry|full_adder_generate[31].FullAdd|Adder1|s~0_combout  = \num1[31]~input_o  $ (\num2[31]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\num1[31]~input_o ),
	.datad(\num2[31]~input_o ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[31].FullAdd|Adder1|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[31].FullAdd|Adder1|s~0 .lut_mask = 16'h0FF0;
defparam \SubCarry|full_adder_generate[31].FullAdd|Adder1|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N30
fiftyfivenm_lcell_comb \SubCarry|full_adder_generate[31].FullAdd|Adder2|s (
// Equation(s):
// \SubCarry|full_adder_generate[31].FullAdd|Adder2|s~combout  = \SubCarry|full_adder_generate[31].FullAdd|Adder1|s~0_combout  $ (((\num2[30]~input_o  & (\num1[30]~input_o  & \SubCarry|full_adder_generate[29].FullAdd|c_out~combout )) # (!\num2[30]~input_o  & 
// ((\num1[30]~input_o ) # (\SubCarry|full_adder_generate[29].FullAdd|c_out~combout )))))

	.dataa(\num2[30]~input_o ),
	.datab(\SubCarry|full_adder_generate[31].FullAdd|Adder1|s~0_combout ),
	.datac(\num1[30]~input_o ),
	.datad(\SubCarry|full_adder_generate[29].FullAdd|c_out~combout ),
	.cin(gnd),
	.combout(\SubCarry|full_adder_generate[31].FullAdd|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \SubCarry|full_adder_generate[31].FullAdd|Adder2|s .lut_mask = 16'h399C;
defparam \SubCarry|full_adder_generate[31].FullAdd|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N30
fiftyfivenm_lcell_comb \Mux0~3 (
// Equation(s):
// \Mux0~3_combout  = (\instruction[2]~input_o  & (((\SubCarry|full_adder_generate[31].FullAdd|Adder2|s~combout )))) # (!\instruction[2]~input_o  & (((\num1[31]~input_o )) # (!\instruction[0]~input_o )))

	.dataa(\instruction[0]~input_o ),
	.datab(\instruction[2]~input_o ),
	.datac(\SubCarry|full_adder_generate[31].FullAdd|Adder2|s~combout ),
	.datad(\num1[31]~input_o ),
	.cin(gnd),
	.combout(\Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~3 .lut_mask = 16'hF3D1;
defparam \Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N10
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[29].FullAdders|c_out~0 (
// Equation(s):
// \NormalAdder|full_adder_gen[29].FullAdders|c_out~0_combout  = (\num2[29]~input_o  & ((\num1[29]~input_o ) # (\NormalAdder|full_adder_gen[28].FullAdders|c_out~0_combout ))) # (!\num2[29]~input_o  & (\num1[29]~input_o  & 
// \NormalAdder|full_adder_gen[28].FullAdders|c_out~0_combout ))

	.dataa(\num2[29]~input_o ),
	.datab(\num1[29]~input_o ),
	.datac(\NormalAdder|full_adder_gen[28].FullAdders|c_out~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[29].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[29].FullAdders|c_out~0 .lut_mask = 16'hE8E8;
defparam \NormalAdder|full_adder_gen[29].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N30
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[31].FullAdders|Adder2|s (
// Equation(s):
// \NormalAdder|full_adder_gen[31].FullAdders|Adder2|s~combout  = \SubCarry|full_adder_generate[31].FullAdd|Adder1|s~0_combout  $ (((\num2[30]~input_o  & ((\num1[30]~input_o ) # (\NormalAdder|full_adder_gen[29].FullAdders|c_out~0_combout ))) # 
// (!\num2[30]~input_o  & (\num1[30]~input_o  & \NormalAdder|full_adder_gen[29].FullAdders|c_out~0_combout ))))

	.dataa(\num2[30]~input_o ),
	.datab(\num1[30]~input_o ),
	.datac(\NormalAdder|full_adder_gen[29].FullAdders|c_out~0_combout ),
	.datad(\SubCarry|full_adder_generate[31].FullAdd|Adder1|s~0_combout ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[31].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[31].FullAdders|Adder2|s .lut_mask = 16'h17E8;
defparam \NormalAdder|full_adder_gen[31].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N18
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[29].FullAdders|c_out~0 (
// Equation(s):
// \CarryAdder|full_adder_gen[29].FullAdders|c_out~0_combout  = (\num2[29]~input_o  & ((\num1[29]~input_o ) # (\CarryAdder|full_adder_gen[28].FullAdders|c_out~0_combout ))) # (!\num2[29]~input_o  & (\num1[29]~input_o  & 
// \CarryAdder|full_adder_gen[28].FullAdders|c_out~0_combout ))

	.dataa(\num2[29]~input_o ),
	.datab(\num1[29]~input_o ),
	.datac(gnd),
	.datad(\CarryAdder|full_adder_gen[28].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[29].FullAdders|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[29].FullAdders|c_out~0 .lut_mask = 16'hEE88;
defparam \CarryAdder|full_adder_gen[29].FullAdders|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N8
fiftyfivenm_lcell_comb \CarryAdder|full_adder_gen[31].FullAdders|Adder2|s (
// Equation(s):
// \CarryAdder|full_adder_gen[31].FullAdders|Adder2|s~combout  = \SubCarry|full_adder_generate[31].FullAdd|Adder1|s~0_combout  $ (((\num2[30]~input_o  & ((\num1[30]~input_o ) # (\CarryAdder|full_adder_gen[29].FullAdders|c_out~0_combout ))) # 
// (!\num2[30]~input_o  & (\num1[30]~input_o  & \CarryAdder|full_adder_gen[29].FullAdders|c_out~0_combout ))))

	.dataa(\num2[30]~input_o ),
	.datab(\num1[30]~input_o ),
	.datac(\SubCarry|full_adder_generate[31].FullAdd|Adder1|s~0_combout ),
	.datad(\CarryAdder|full_adder_gen[29].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\CarryAdder|full_adder_gen[31].FullAdders|Adder2|s~combout ),
	.cout());
// synopsys translate_off
defparam \CarryAdder|full_adder_gen[31].FullAdders|Adder2|s .lut_mask = 16'h1E78;
defparam \CarryAdder|full_adder_gen[31].FullAdders|Adder2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N12
fiftyfivenm_lcell_comb \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = (\result[2]~1_combout  & ((\instruction[0]~input_o  & (\NormalAdder|full_adder_gen[31].FullAdders|Adder2|s~combout )) # (!\instruction[0]~input_o  & ((\CarryAdder|full_adder_gen[31].FullAdders|Adder2|s~combout )))))

	.dataa(\NormalAdder|full_adder_gen[31].FullAdders|Adder2|s~combout ),
	.datab(\result[2]~1_combout ),
	.datac(\instruction[0]~input_o ),
	.datad(\CarryAdder|full_adder_gen[31].FullAdders|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~2 .lut_mask = 16'h8C80;
defparam \Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N22
fiftyfivenm_lcell_comb \Mux0~4 (
// Equation(s):
// \Mux0~4_combout  = (\Mux0~2_combout ) # ((\instruction[3]~input_o  & (!\instruction[1]~input_o  & !\Mux0~3_combout )))

	.dataa(\instruction[3]~input_o ),
	.datab(\instruction[1]~input_o ),
	.datac(\Mux0~3_combout ),
	.datad(\Mux0~2_combout ),
	.cin(gnd),
	.combout(\Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~4 .lut_mask = 16'hFF02;
defparam \Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N23
dffeas \result[31]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\result[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \result[31]~reg0 .is_wysiwyg = "true";
defparam \result[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N20
fiftyfivenm_lcell_comb \Mux34~0 (
// Equation(s):
// \Mux34~0_combout  = (\flags[0]~reg0_q  & ((\instruction[0]~input_o ) # (\instruction[2]~input_o )))

	.dataa(\instruction[0]~input_o ),
	.datab(\instruction[2]~input_o ),
	.datac(\flags[0]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~0 .lut_mask = 16'hE0E0;
defparam \Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N4
fiftyfivenm_lcell_comb \Mux34~1 (
// Equation(s):
// \Mux34~1_combout  = (\Mux0~2_combout ) # ((\result[2]~0_combout  & ((\Mux34~0_combout ) # (!\Mux0~3_combout ))))

	.dataa(\result[2]~0_combout ),
	.datab(\Mux34~0_combout ),
	.datac(\Mux0~3_combout ),
	.datad(\Mux0~2_combout ),
	.cin(gnd),
	.combout(\Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~1 .lut_mask = 16'hFF8A;
defparam \Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N5
dffeas \flags[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux34~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flags[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flags[0]~reg0 .is_wysiwyg = "true";
defparam \flags[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N22
fiftyfivenm_lcell_comb \Mux33~49 (
// Equation(s):
// \Mux33~49_combout  = (\instruction[2]~input_o  & (\SubCarry|full_adder_generate[1].FullAdd|Adder2|s~combout  & (\num1[0]~input_o  $ (!\num2[0]~input_o ))))

	.dataa(\num1[0]~input_o ),
	.datab(\num2[0]~input_o ),
	.datac(\instruction[2]~input_o ),
	.datad(\SubCarry|full_adder_generate[1].FullAdd|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux33~49_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~49 .lut_mask = 16'h9000;
defparam \Mux33~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N22
fiftyfivenm_lcell_comb \Mux33~26 (
// Equation(s):
// \Mux33~26_combout  = (\Mux33~49_combout  & (\SubCarry|full_adder_generate[2].FullAdd|Adder2|s~combout  & (\SubCarry|full_adder_generate[4].FullAdd|Adder2|s~combout  & \SubCarry|full_adder_generate[3].FullAdd|Adder2|s~combout )))

	.dataa(\Mux33~49_combout ),
	.datab(\SubCarry|full_adder_generate[2].FullAdd|Adder2|s~combout ),
	.datac(\SubCarry|full_adder_generate[4].FullAdd|Adder2|s~combout ),
	.datad(\SubCarry|full_adder_generate[3].FullAdd|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux33~26_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~26 .lut_mask = 16'h8000;
defparam \Mux33~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N0
fiftyfivenm_lcell_comb \Mux33~27 (
// Equation(s):
// \Mux33~27_combout  = (\Mux33~26_combout  & (\SubCarry|full_adder_generate[7].FullAdd|Adder2|s~combout  & (\SubCarry|full_adder_generate[6].FullAdd|Adder2|s~combout  & \SubCarry|full_adder_generate[5].FullAdd|Adder2|s~combout )))

	.dataa(\Mux33~26_combout ),
	.datab(\SubCarry|full_adder_generate[7].FullAdd|Adder2|s~combout ),
	.datac(\SubCarry|full_adder_generate[6].FullAdd|Adder2|s~combout ),
	.datad(\SubCarry|full_adder_generate[5].FullAdd|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux33~27_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~27 .lut_mask = 16'h8000;
defparam \Mux33~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N22
fiftyfivenm_lcell_comb \Mux33~28 (
// Equation(s):
// \Mux33~28_combout  = (\SubCarry|full_adder_generate[10].FullAdd|Adder2|s~combout  & (\SubCarry|full_adder_generate[8].FullAdd|Adder2|s~combout  & (\Mux33~27_combout  & \SubCarry|full_adder_generate[9].FullAdd|Adder2|s~combout )))

	.dataa(\SubCarry|full_adder_generate[10].FullAdd|Adder2|s~combout ),
	.datab(\SubCarry|full_adder_generate[8].FullAdd|Adder2|s~combout ),
	.datac(\Mux33~27_combout ),
	.datad(\SubCarry|full_adder_generate[9].FullAdd|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux33~28_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~28 .lut_mask = 16'h8000;
defparam \Mux33~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N0
fiftyfivenm_lcell_comb \Mux33~29 (
// Equation(s):
// \Mux33~29_combout  = (\SubCarry|full_adder_generate[12].FullAdd|Adder2|s~combout  & (\Mux33~28_combout  & (\SubCarry|full_adder_generate[11].FullAdd|Adder2|s~combout  & \SubCarry|full_adder_generate[13].FullAdd|Adder2|s~combout )))

	.dataa(\SubCarry|full_adder_generate[12].FullAdd|Adder2|s~combout ),
	.datab(\Mux33~28_combout ),
	.datac(\SubCarry|full_adder_generate[11].FullAdd|Adder2|s~combout ),
	.datad(\SubCarry|full_adder_generate[13].FullAdd|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux33~29_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~29 .lut_mask = 16'h8000;
defparam \Mux33~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N0
fiftyfivenm_lcell_comb \Mux33~30 (
// Equation(s):
// \Mux33~30_combout  = (\Mux33~29_combout  & (\SubCarry|full_adder_generate[14].FullAdd|Adder2|s~combout  & (\SubCarry|full_adder_generate[15].FullAdd|Adder2|s~combout  & \SubCarry|full_adder_generate[16].FullAdd|Adder2|s~combout )))

	.dataa(\Mux33~29_combout ),
	.datab(\SubCarry|full_adder_generate[14].FullAdd|Adder2|s~combout ),
	.datac(\SubCarry|full_adder_generate[15].FullAdd|Adder2|s~combout ),
	.datad(\SubCarry|full_adder_generate[16].FullAdd|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux33~30_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~30 .lut_mask = 16'h8000;
defparam \Mux33~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N30
fiftyfivenm_lcell_comb \Mux33~31 (
// Equation(s):
// \Mux33~31_combout  = (\SubCarry|full_adder_generate[17].FullAdd|Adder2|s~combout  & (\SubCarry|full_adder_generate[19].FullAdd|Adder2|s~combout  & (\Mux33~30_combout  & \SubCarry|full_adder_generate[18].FullAdd|Adder2|s~combout )))

	.dataa(\SubCarry|full_adder_generate[17].FullAdd|Adder2|s~combout ),
	.datab(\SubCarry|full_adder_generate[19].FullAdd|Adder2|s~combout ),
	.datac(\Mux33~30_combout ),
	.datad(\SubCarry|full_adder_generate[18].FullAdd|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux33~31_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~31 .lut_mask = 16'h8000;
defparam \Mux33~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N4
fiftyfivenm_lcell_comb \Mux33~32 (
// Equation(s):
// \Mux33~32_combout  = (\SubCarry|full_adder_generate[21].FullAdd|Adder2|s~combout  & (\SubCarry|full_adder_generate[22].FullAdd|Adder2|s~combout  & (\Mux33~31_combout  & \SubCarry|full_adder_generate[20].FullAdd|Adder2|s~combout )))

	.dataa(\SubCarry|full_adder_generate[21].FullAdd|Adder2|s~combout ),
	.datab(\SubCarry|full_adder_generate[22].FullAdd|Adder2|s~combout ),
	.datac(\Mux33~31_combout ),
	.datad(\SubCarry|full_adder_generate[20].FullAdd|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux33~32_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~32 .lut_mask = 16'h8000;
defparam \Mux33~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N24
fiftyfivenm_lcell_comb \Mux33~33 (
// Equation(s):
// \Mux33~33_combout  = (\SubCarry|full_adder_generate[24].FullAdd|Adder2|s~combout  & (\SubCarry|full_adder_generate[25].FullAdd|Adder2|s~combout  & (\SubCarry|full_adder_generate[23].FullAdd|Adder2|s~combout  & \Mux33~32_combout )))

	.dataa(\SubCarry|full_adder_generate[24].FullAdd|Adder2|s~combout ),
	.datab(\SubCarry|full_adder_generate[25].FullAdd|Adder2|s~combout ),
	.datac(\SubCarry|full_adder_generate[23].FullAdd|Adder2|s~combout ),
	.datad(\Mux33~32_combout ),
	.cin(gnd),
	.combout(\Mux33~33_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~33 .lut_mask = 16'h8000;
defparam \Mux33~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N8
fiftyfivenm_lcell_comb \Mux33~34 (
// Equation(s):
// \Mux33~34_combout  = (\SubCarry|full_adder_generate[27].FullAdd|Adder2|s~combout  & (\SubCarry|full_adder_generate[26].FullAdd|Adder2|s~combout  & (\Mux33~33_combout  & \SubCarry|full_adder_generate[28].FullAdd|Adder2|s~combout )))

	.dataa(\SubCarry|full_adder_generate[27].FullAdd|Adder2|s~combout ),
	.datab(\SubCarry|full_adder_generate[26].FullAdd|Adder2|s~combout ),
	.datac(\Mux33~33_combout ),
	.datad(\SubCarry|full_adder_generate[28].FullAdd|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux33~34_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~34 .lut_mask = 16'h8000;
defparam \Mux33~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N10
fiftyfivenm_lcell_comb \Mux33~35 (
// Equation(s):
// \Mux33~35_combout  = (\SubCarry|full_adder_generate[30].FullAdd|Adder2|s~combout  & (\Mux33~34_combout  & (\SubCarry|full_adder_generate[31].FullAdd|Adder2|s~combout  & \SubCarry|full_adder_generate[29].FullAdd|Adder2|s~combout )))

	.dataa(\SubCarry|full_adder_generate[30].FullAdd|Adder2|s~combout ),
	.datab(\Mux33~34_combout ),
	.datac(\SubCarry|full_adder_generate[31].FullAdd|Adder2|s~combout ),
	.datad(\SubCarry|full_adder_generate[29].FullAdd|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux33~35_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~35 .lut_mask = 16'h8000;
defparam \Mux33~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N26
fiftyfivenm_lcell_comb \Mux33~41 (
// Equation(s):
// \Mux33~41_combout  = (\num1[17]~input_o  & (\num1[14]~input_o  & (\num1[16]~input_o  & \num1[15]~input_o )))

	.dataa(\num1[17]~input_o ),
	.datab(\num1[14]~input_o ),
	.datac(\num1[16]~input_o ),
	.datad(\num1[15]~input_o ),
	.cin(gnd),
	.combout(\Mux33~41_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~41 .lut_mask = 16'h8000;
defparam \Mux33~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N26
fiftyfivenm_lcell_comb \Mux33~43 (
// Equation(s):
// \Mux33~43_combout  = (\num1[24]~input_o  & (\num1[25]~input_o  & (\num1[22]~input_o  & \num1[23]~input_o )))

	.dataa(\num1[24]~input_o ),
	.datab(\num1[25]~input_o ),
	.datac(\num1[22]~input_o ),
	.datad(\num1[23]~input_o ),
	.cin(gnd),
	.combout(\Mux33~43_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~43 .lut_mask = 16'h8000;
defparam \Mux33~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N26
fiftyfivenm_lcell_comb \Mux33~42 (
// Equation(s):
// \Mux33~42_combout  = (\num1[21]~input_o  & (\num1[18]~input_o  & (\num1[20]~input_o  & \num1[19]~input_o )))

	.dataa(\num1[21]~input_o ),
	.datab(\num1[18]~input_o ),
	.datac(\num1[20]~input_o ),
	.datad(\num1[19]~input_o ),
	.cin(gnd),
	.combout(\Mux33~42_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~42 .lut_mask = 16'h8000;
defparam \Mux33~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N4
fiftyfivenm_lcell_comb \Mux33~44 (
// Equation(s):
// \Mux33~44_combout  = (\num1[26]~input_o  & (\num1[27]~input_o  & (\num1[28]~input_o  & \num1[29]~input_o )))

	.dataa(\num1[26]~input_o ),
	.datab(\num1[27]~input_o ),
	.datac(\num1[28]~input_o ),
	.datad(\num1[29]~input_o ),
	.cin(gnd),
	.combout(\Mux33~44_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~44 .lut_mask = 16'h8000;
defparam \Mux33~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N8
fiftyfivenm_lcell_comb \Mux33~45 (
// Equation(s):
// \Mux33~45_combout  = (\Mux33~41_combout  & (\Mux33~43_combout  & (\Mux33~42_combout  & \Mux33~44_combout )))

	.dataa(\Mux33~41_combout ),
	.datab(\Mux33~43_combout ),
	.datac(\Mux33~42_combout ),
	.datad(\Mux33~44_combout ),
	.cin(gnd),
	.combout(\Mux33~45_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~45 .lut_mask = 16'h8000;
defparam \Mux33~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N22
fiftyfivenm_lcell_comb \Mux33~39 (
// Equation(s):
// \Mux33~39_combout  = (\num1[12]~input_o  & (\num1[11]~input_o  & (\num1[13]~input_o  & \num1[10]~input_o )))

	.dataa(\num1[12]~input_o ),
	.datab(\num1[11]~input_o ),
	.datac(\num1[13]~input_o ),
	.datad(\num1[10]~input_o ),
	.cin(gnd),
	.combout(\Mux33~39_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~39 .lut_mask = 16'h8000;
defparam \Mux33~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N20
fiftyfivenm_lcell_comb \Mux33~37 (
// Equation(s):
// \Mux33~37_combout  = (\num1[2]~input_o  & (\num1[5]~input_o  & (\num1[3]~input_o  & \num1[4]~input_o )))

	.dataa(\num1[2]~input_o ),
	.datab(\num1[5]~input_o ),
	.datac(\num1[3]~input_o ),
	.datad(\num1[4]~input_o ),
	.cin(gnd),
	.combout(\Mux33~37_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~37 .lut_mask = 16'h8000;
defparam \Mux33~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N14
fiftyfivenm_lcell_comb \Mux33~36 (
// Equation(s):
// \Mux33~36_combout  = (\num1[1]~input_o  & (!\instruction[2]~input_o  & (\instruction[0]~input_o  & \num1[0]~input_o )))

	.dataa(\num1[1]~input_o ),
	.datab(\instruction[2]~input_o ),
	.datac(\instruction[0]~input_o ),
	.datad(\num1[0]~input_o ),
	.cin(gnd),
	.combout(\Mux33~36_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~36 .lut_mask = 16'h2000;
defparam \Mux33~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N8
fiftyfivenm_lcell_comb \Mux33~38 (
// Equation(s):
// \Mux33~38_combout  = (\num1[9]~input_o  & (\num1[6]~input_o  & (\num1[8]~input_o  & \num1[7]~input_o )))

	.dataa(\num1[9]~input_o ),
	.datab(\num1[6]~input_o ),
	.datac(\num1[8]~input_o ),
	.datad(\num1[7]~input_o ),
	.cin(gnd),
	.combout(\Mux33~38_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~38 .lut_mask = 16'h8000;
defparam \Mux33~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N20
fiftyfivenm_lcell_comb \Mux33~40 (
// Equation(s):
// \Mux33~40_combout  = (\Mux33~39_combout  & (\Mux33~37_combout  & (\Mux33~36_combout  & \Mux33~38_combout )))

	.dataa(\Mux33~39_combout ),
	.datab(\Mux33~37_combout ),
	.datac(\Mux33~36_combout ),
	.datad(\Mux33~38_combout ),
	.cin(gnd),
	.combout(\Mux33~40_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~40 .lut_mask = 16'h8000;
defparam \Mux33~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N10
fiftyfivenm_lcell_comb \Mux33~46 (
// Equation(s):
// \Mux33~46_combout  = (\num1[30]~input_o  & (\Mux33~45_combout  & (\num1[31]~input_o  & \Mux33~40_combout )))

	.dataa(\num1[30]~input_o ),
	.datab(\Mux33~45_combout ),
	.datac(\num1[31]~input_o ),
	.datad(\Mux33~40_combout ),
	.cin(gnd),
	.combout(\Mux33~46_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~46 .lut_mask = 16'h8000;
defparam \Mux33~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N16
fiftyfivenm_lcell_comb \Mux33~47 (
// Equation(s):
// \Mux33~47_combout  = (\Mux33~46_combout ) # ((\flags[1]~reg0_q  & ((\instruction[2]~input_o ) # (\instruction[0]~input_o ))))

	.dataa(\Mux33~46_combout ),
	.datab(\instruction[2]~input_o ),
	.datac(\instruction[0]~input_o ),
	.datad(\flags[1]~reg0_q ),
	.cin(gnd),
	.combout(\Mux33~47_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~47 .lut_mask = 16'hFEAA;
defparam \Mux33~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N16
fiftyfivenm_lcell_comb \Mux33~14 (
// Equation(s):
// \Mux33~14_combout  = (\num1[0]~input_o  & (\num2[0]~input_o  & (\num1[1]~input_o  $ (\num2[1]~input_o )))) # (!\num1[0]~input_o  & (!\num2[0]~input_o  & (\num1[1]~input_o  $ (!\num2[1]~input_o ))))

	.dataa(\num1[0]~input_o ),
	.datab(\num2[0]~input_o ),
	.datac(\num1[1]~input_o ),
	.datad(\num2[1]~input_o ),
	.cin(gnd),
	.combout(\Mux33~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~14 .lut_mask = 16'h1881;
defparam \Mux33~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N26
fiftyfivenm_lcell_comb \Mux33~15 (
// Equation(s):
// \Mux33~15_combout  = (\result[2]~1_combout  & (\instruction[0]~input_o  & (!\NormalAdder|full_adder_gen[2].FullAdders|Adder2|s~combout  & \Mux33~14_combout )))

	.dataa(\result[2]~1_combout ),
	.datab(\instruction[0]~input_o ),
	.datac(\NormalAdder|full_adder_gen[2].FullAdders|Adder2|s~combout ),
	.datad(\Mux33~14_combout ),
	.cin(gnd),
	.combout(\Mux33~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~15 .lut_mask = 16'h0800;
defparam \Mux33~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N12
fiftyfivenm_lcell_comb \Mux33~16 (
// Equation(s):
// \Mux33~16_combout  = (!\NormalAdder|full_adder_gen[3].FullAdders|Adder2|s~combout  & (!\NormalAdder|full_adder_gen[5].FullAdders|Adder2|s~combout  & (\Mux33~15_combout  & !\NormalAdder|full_adder_gen[4].FullAdders|Adder2|s~combout )))

	.dataa(\NormalAdder|full_adder_gen[3].FullAdders|Adder2|s~combout ),
	.datab(\NormalAdder|full_adder_gen[5].FullAdders|Adder2|s~combout ),
	.datac(\Mux33~15_combout ),
	.datad(\NormalAdder|full_adder_gen[4].FullAdders|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux33~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~16 .lut_mask = 16'h0010;
defparam \Mux33~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N22
fiftyfivenm_lcell_comb \Mux33~17 (
// Equation(s):
// \Mux33~17_combout  = (!\NormalAdder|full_adder_gen[7].FullAdders|Adder2|s~combout  & (!\NormalAdder|full_adder_gen[6].FullAdders|Adder2|s~combout  & (\Mux33~16_combout  & !\NormalAdder|full_adder_gen[8].FullAdders|Adder2|s~combout )))

	.dataa(\NormalAdder|full_adder_gen[7].FullAdders|Adder2|s~combout ),
	.datab(\NormalAdder|full_adder_gen[6].FullAdders|Adder2|s~combout ),
	.datac(\Mux33~16_combout ),
	.datad(\NormalAdder|full_adder_gen[8].FullAdders|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux33~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~17 .lut_mask = 16'h0010;
defparam \Mux33~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N12
fiftyfivenm_lcell_comb \Mux33~18 (
// Equation(s):
// \Mux33~18_combout  = (!\NormalAdder|full_adder_gen[10].FullAdders|Adder2|s~combout  & (!\NormalAdder|full_adder_gen[11].FullAdders|Adder2|s~combout  & (\Mux33~17_combout  & !\NormalAdder|full_adder_gen[9].FullAdders|Adder2|s~combout )))

	.dataa(\NormalAdder|full_adder_gen[10].FullAdders|Adder2|s~combout ),
	.datab(\NormalAdder|full_adder_gen[11].FullAdders|Adder2|s~combout ),
	.datac(\Mux33~17_combout ),
	.datad(\NormalAdder|full_adder_gen[9].FullAdders|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux33~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~18 .lut_mask = 16'h0010;
defparam \Mux33~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N14
fiftyfivenm_lcell_comb \Mux33~19 (
// Equation(s):
// \Mux33~19_combout  = (\Mux33~18_combout  & (!\NormalAdder|full_adder_gen[13].FullAdders|Adder2|s~combout  & (!\NormalAdder|full_adder_gen[12].FullAdders|Adder2|s~combout  & !\NormalAdder|full_adder_gen[14].FullAdders|Adder2|s~combout )))

	.dataa(\Mux33~18_combout ),
	.datab(\NormalAdder|full_adder_gen[13].FullAdders|Adder2|s~combout ),
	.datac(\NormalAdder|full_adder_gen[12].FullAdders|Adder2|s~combout ),
	.datad(\NormalAdder|full_adder_gen[14].FullAdders|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux33~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~19 .lut_mask = 16'h0002;
defparam \Mux33~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N10
fiftyfivenm_lcell_comb \Mux33~20 (
// Equation(s):
// \Mux33~20_combout  = (!\NormalAdder|full_adder_gen[16].FullAdders|Adder2|s~combout  & (!\NormalAdder|full_adder_gen[15].FullAdders|Adder2|s~combout  & (\Mux33~19_combout  & !\NormalAdder|full_adder_gen[17].FullAdders|Adder2|s~combout )))

	.dataa(\NormalAdder|full_adder_gen[16].FullAdders|Adder2|s~combout ),
	.datab(\NormalAdder|full_adder_gen[15].FullAdders|Adder2|s~combout ),
	.datac(\Mux33~19_combout ),
	.datad(\NormalAdder|full_adder_gen[17].FullAdders|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux33~20_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~20 .lut_mask = 16'h0010;
defparam \Mux33~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N10
fiftyfivenm_lcell_comb \Mux33~21 (
// Equation(s):
// \Mux33~21_combout  = (\Mux33~20_combout  & (!\NormalAdder|full_adder_gen[18].FullAdders|Adder2|s~combout  & (!\NormalAdder|full_adder_gen[20].FullAdders|Adder2|s~combout  & !\NormalAdder|full_adder_gen[19].FullAdders|Adder2|s~combout )))

	.dataa(\Mux33~20_combout ),
	.datab(\NormalAdder|full_adder_gen[18].FullAdders|Adder2|s~combout ),
	.datac(\NormalAdder|full_adder_gen[20].FullAdders|Adder2|s~combout ),
	.datad(\NormalAdder|full_adder_gen[19].FullAdders|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux33~21_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~21 .lut_mask = 16'h0002;
defparam \Mux33~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N16
fiftyfivenm_lcell_comb \Mux33~22 (
// Equation(s):
// \Mux33~22_combout  = (!\NormalAdder|full_adder_gen[21].FullAdders|Adder2|s~combout  & (!\NormalAdder|full_adder_gen[22].FullAdders|Adder2|s~combout  & (\Mux33~21_combout  & !\NormalAdder|full_adder_gen[23].FullAdders|Adder2|s~combout )))

	.dataa(\NormalAdder|full_adder_gen[21].FullAdders|Adder2|s~combout ),
	.datab(\NormalAdder|full_adder_gen[22].FullAdders|Adder2|s~combout ),
	.datac(\Mux33~21_combout ),
	.datad(\NormalAdder|full_adder_gen[23].FullAdders|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux33~22_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~22 .lut_mask = 16'h0010;
defparam \Mux33~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N30
fiftyfivenm_lcell_comb \Mux33~23 (
// Equation(s):
// \Mux33~23_combout  = (!\NormalAdder|full_adder_gen[26].FullAdders|Adder2|s~combout  & (!\NormalAdder|full_adder_gen[25].FullAdders|Adder2|s~combout  & (!\NormalAdder|full_adder_gen[24].FullAdders|Adder2|s~combout  & \Mux33~22_combout )))

	.dataa(\NormalAdder|full_adder_gen[26].FullAdders|Adder2|s~combout ),
	.datab(\NormalAdder|full_adder_gen[25].FullAdders|Adder2|s~combout ),
	.datac(\NormalAdder|full_adder_gen[24].FullAdders|Adder2|s~combout ),
	.datad(\Mux33~22_combout ),
	.cin(gnd),
	.combout(\Mux33~23_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~23 .lut_mask = 16'h0100;
defparam \Mux33~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N26
fiftyfivenm_lcell_comb \Mux33~24 (
// Equation(s):
// \Mux33~24_combout  = (!\NormalAdder|full_adder_gen[28].FullAdders|Adder2|s~combout  & (!\NormalAdder|full_adder_gen[27].FullAdders|Adder2|s~combout  & (!\NormalAdder|full_adder_gen[29].FullAdders|Adder2|s~combout  & \Mux33~23_combout )))

	.dataa(\NormalAdder|full_adder_gen[28].FullAdders|Adder2|s~combout ),
	.datab(\NormalAdder|full_adder_gen[27].FullAdders|Adder2|s~combout ),
	.datac(\NormalAdder|full_adder_gen[29].FullAdders|Adder2|s~combout ),
	.datad(\Mux33~23_combout ),
	.cin(gnd),
	.combout(\Mux33~24_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~24 .lut_mask = 16'h0100;
defparam \Mux33~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N14
fiftyfivenm_lcell_comb \Mux33~12 (
// Equation(s):
// \Mux33~12_combout  = (\num2[29]~input_o  & (\SubCarry|full_adder_generate[30].FullAdd|Adder1|s~0_combout  & (\num1[29]~input_o  $ (\CarryAdder|full_adder_gen[28].FullAdders|c_out~0_combout )))) # (!\num2[29]~input_o  & 
// ((\SubCarry|full_adder_generate[30].FullAdd|Adder1|s~0_combout  & (\num1[29]~input_o  & \CarryAdder|full_adder_gen[28].FullAdders|c_out~0_combout )) # (!\SubCarry|full_adder_generate[30].FullAdd|Adder1|s~0_combout  & (!\num1[29]~input_o  & 
// !\CarryAdder|full_adder_gen[28].FullAdders|c_out~0_combout ))))

	.dataa(\num2[29]~input_o ),
	.datab(\SubCarry|full_adder_generate[30].FullAdd|Adder1|s~0_combout ),
	.datac(\num1[29]~input_o ),
	.datad(\CarryAdder|full_adder_gen[28].FullAdders|c_out~0_combout ),
	.cin(gnd),
	.combout(\Mux33~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~12 .lut_mask = 16'h4881;
defparam \Mux33~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N30
fiftyfivenm_lcell_comb \NormalAdder|full_adder_gen[0].FullAdders|Adder1|s~0 (
// Equation(s):
// \NormalAdder|full_adder_gen[0].FullAdders|Adder1|s~0_combout  = \num2[0]~input_o  $ (\num1[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\num2[0]~input_o ),
	.datad(\num1[0]~input_o ),
	.cin(gnd),
	.combout(\NormalAdder|full_adder_gen[0].FullAdders|Adder1|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \NormalAdder|full_adder_gen[0].FullAdders|Adder1|s~0 .lut_mask = 16'h0FF0;
defparam \NormalAdder|full_adder_gen[0].FullAdders|Adder1|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N8
fiftyfivenm_lcell_comb \Mux33~2 (
// Equation(s):
// \Mux33~2_combout  = (\result[2]~1_combout  & (!\instruction[0]~input_o  & (\cadder_cin~q  $ (!\NormalAdder|full_adder_gen[0].FullAdders|Adder1|s~0_combout ))))

	.dataa(\result[2]~1_combout ),
	.datab(\cadder_cin~q ),
	.datac(\NormalAdder|full_adder_gen[0].FullAdders|Adder1|s~0_combout ),
	.datad(\instruction[0]~input_o ),
	.cin(gnd),
	.combout(\Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~2 .lut_mask = 16'h0082;
defparam \Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N10
fiftyfivenm_lcell_comb \Mux33~3 (
// Equation(s):
// \Mux33~3_combout  = (!\CarryAdder|full_adder_gen[2].FullAdders|Adder2|s~combout  & (!\CarryAdder|full_adder_gen[1].FullAdders|Adder2|s~combout  & (\Mux33~2_combout  & !\CarryAdder|full_adder_gen[3].FullAdders|Adder2|s~combout )))

	.dataa(\CarryAdder|full_adder_gen[2].FullAdders|Adder2|s~combout ),
	.datab(\CarryAdder|full_adder_gen[1].FullAdders|Adder2|s~combout ),
	.datac(\Mux33~2_combout ),
	.datad(\CarryAdder|full_adder_gen[3].FullAdders|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux33~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~3 .lut_mask = 16'h0010;
defparam \Mux33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N20
fiftyfivenm_lcell_comb \Mux33~4 (
// Equation(s):
// \Mux33~4_combout  = (!\CarryAdder|full_adder_gen[5].FullAdders|Adder2|s~combout  & (!\CarryAdder|full_adder_gen[4].FullAdders|Adder2|s~combout  & (\Mux33~3_combout  & !\CarryAdder|full_adder_gen[6].FullAdders|Adder2|s~combout )))

	.dataa(\CarryAdder|full_adder_gen[5].FullAdders|Adder2|s~combout ),
	.datab(\CarryAdder|full_adder_gen[4].FullAdders|Adder2|s~combout ),
	.datac(\Mux33~3_combout ),
	.datad(\CarryAdder|full_adder_gen[6].FullAdders|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux33~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~4 .lut_mask = 16'h0010;
defparam \Mux33~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N6
fiftyfivenm_lcell_comb \Mux33~5 (
// Equation(s):
// \Mux33~5_combout  = (!\CarryAdder|full_adder_gen[9].FullAdders|Adder2|s~combout  & (!\CarryAdder|full_adder_gen[7].FullAdders|Adder2|s~combout  & (!\CarryAdder|full_adder_gen[8].FullAdders|Adder2|s~combout  & \Mux33~4_combout )))

	.dataa(\CarryAdder|full_adder_gen[9].FullAdders|Adder2|s~combout ),
	.datab(\CarryAdder|full_adder_gen[7].FullAdders|Adder2|s~combout ),
	.datac(\CarryAdder|full_adder_gen[8].FullAdders|Adder2|s~combout ),
	.datad(\Mux33~4_combout ),
	.cin(gnd),
	.combout(\Mux33~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~5 .lut_mask = 16'h0100;
defparam \Mux33~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N6
fiftyfivenm_lcell_comb \Mux33~6 (
// Equation(s):
// \Mux33~6_combout  = (!\CarryAdder|full_adder_gen[10].FullAdders|Adder2|s~combout  & (\Mux33~5_combout  & (!\CarryAdder|full_adder_gen[11].FullAdders|Adder2|s~combout  & !\CarryAdder|full_adder_gen[12].FullAdders|Adder2|s~combout )))

	.dataa(\CarryAdder|full_adder_gen[10].FullAdders|Adder2|s~combout ),
	.datab(\Mux33~5_combout ),
	.datac(\CarryAdder|full_adder_gen[11].FullAdders|Adder2|s~combout ),
	.datad(\CarryAdder|full_adder_gen[12].FullAdders|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux33~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~6 .lut_mask = 16'h0004;
defparam \Mux33~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N8
fiftyfivenm_lcell_comb \Mux33~7 (
// Equation(s):
// \Mux33~7_combout  = (!\CarryAdder|full_adder_gen[15].FullAdders|Adder2|s~combout  & (\Mux33~6_combout  & (!\CarryAdder|full_adder_gen[14].FullAdders|Adder2|s~combout  & !\CarryAdder|full_adder_gen[13].FullAdders|Adder2|s~combout )))

	.dataa(\CarryAdder|full_adder_gen[15].FullAdders|Adder2|s~combout ),
	.datab(\Mux33~6_combout ),
	.datac(\CarryAdder|full_adder_gen[14].FullAdders|Adder2|s~combout ),
	.datad(\CarryAdder|full_adder_gen[13].FullAdders|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux33~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~7 .lut_mask = 16'h0004;
defparam \Mux33~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N22
fiftyfivenm_lcell_comb \Mux33~8 (
// Equation(s):
// \Mux33~8_combout  = (!\CarryAdder|full_adder_gen[18].FullAdders|Adder2|s~combout  & (!\CarryAdder|full_adder_gen[16].FullAdders|Adder2|s~combout  & (\Mux33~7_combout  & !\CarryAdder|full_adder_gen[17].FullAdders|Adder2|s~combout )))

	.dataa(\CarryAdder|full_adder_gen[18].FullAdders|Adder2|s~combout ),
	.datab(\CarryAdder|full_adder_gen[16].FullAdders|Adder2|s~combout ),
	.datac(\Mux33~7_combout ),
	.datad(\CarryAdder|full_adder_gen[17].FullAdders|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux33~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~8 .lut_mask = 16'h0010;
defparam \Mux33~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N16
fiftyfivenm_lcell_comb \Mux33~9 (
// Equation(s):
// \Mux33~9_combout  = (!\CarryAdder|full_adder_gen[20].FullAdders|Adder2|s~combout  & (!\CarryAdder|full_adder_gen[19].FullAdders|Adder2|s~combout  & (\Mux33~8_combout  & !\CarryAdder|full_adder_gen[21].FullAdders|Adder2|s~combout )))

	.dataa(\CarryAdder|full_adder_gen[20].FullAdders|Adder2|s~combout ),
	.datab(\CarryAdder|full_adder_gen[19].FullAdders|Adder2|s~combout ),
	.datac(\Mux33~8_combout ),
	.datad(\CarryAdder|full_adder_gen[21].FullAdders|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux33~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~9 .lut_mask = 16'h0010;
defparam \Mux33~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N22
fiftyfivenm_lcell_comb \Mux33~10 (
// Equation(s):
// \Mux33~10_combout  = (!\CarryAdder|full_adder_gen[22].FullAdders|Adder2|s~combout  & (!\CarryAdder|full_adder_gen[24].FullAdders|Adder2|s~combout  & (\Mux33~9_combout  & !\CarryAdder|full_adder_gen[23].FullAdders|Adder2|s~combout )))

	.dataa(\CarryAdder|full_adder_gen[22].FullAdders|Adder2|s~combout ),
	.datab(\CarryAdder|full_adder_gen[24].FullAdders|Adder2|s~combout ),
	.datac(\Mux33~9_combout ),
	.datad(\CarryAdder|full_adder_gen[23].FullAdders|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux33~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~10 .lut_mask = 16'h0010;
defparam \Mux33~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N12
fiftyfivenm_lcell_comb \Mux33~11 (
// Equation(s):
// \Mux33~11_combout  = (!\CarryAdder|full_adder_gen[26].FullAdders|Adder2|s~combout  & (!\CarryAdder|full_adder_gen[25].FullAdders|Adder2|s~combout  & (\Mux33~10_combout  & !\CarryAdder|full_adder_gen[27].FullAdders|Adder2|s~combout )))

	.dataa(\CarryAdder|full_adder_gen[26].FullAdders|Adder2|s~combout ),
	.datab(\CarryAdder|full_adder_gen[25].FullAdders|Adder2|s~combout ),
	.datac(\Mux33~10_combout ),
	.datad(\CarryAdder|full_adder_gen[27].FullAdders|Adder2|s~combout ),
	.cin(gnd),
	.combout(\Mux33~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~11 .lut_mask = 16'h0010;
defparam \Mux33~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N16
fiftyfivenm_lcell_comb \Mux33~13 (
// Equation(s):
// \Mux33~13_combout  = (!\CarryAdder|full_adder_gen[28].FullAdders|Adder2|s~combout  & (\Mux33~12_combout  & (!\CarryAdder|full_adder_gen[31].FullAdders|Adder2|s~combout  & \Mux33~11_combout )))

	.dataa(\CarryAdder|full_adder_gen[28].FullAdders|Adder2|s~combout ),
	.datab(\Mux33~12_combout ),
	.datac(\CarryAdder|full_adder_gen[31].FullAdders|Adder2|s~combout ),
	.datad(\Mux33~11_combout ),
	.cin(gnd),
	.combout(\Mux33~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~13 .lut_mask = 16'h0400;
defparam \Mux33~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N2
fiftyfivenm_lcell_comb \Mux33~25 (
// Equation(s):
// \Mux33~25_combout  = (\Mux33~13_combout ) # ((!\NormalAdder|full_adder_gen[30].FullAdders|Adder2|s~combout  & (!\NormalAdder|full_adder_gen[31].FullAdders|Adder2|s~combout  & \Mux33~24_combout )))

	.dataa(\NormalAdder|full_adder_gen[30].FullAdders|Adder2|s~combout ),
	.datab(\NormalAdder|full_adder_gen[31].FullAdders|Adder2|s~combout ),
	.datac(\Mux33~24_combout ),
	.datad(\Mux33~13_combout ),
	.cin(gnd),
	.combout(\Mux33~25_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~25 .lut_mask = 16'hFF10;
defparam \Mux33~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N4
fiftyfivenm_lcell_comb \Mux33~48 (
// Equation(s):
// \Mux33~48_combout  = (\Mux33~25_combout ) # ((\result[2]~0_combout  & ((\Mux33~35_combout ) # (\Mux33~47_combout ))))

	.dataa(\Mux33~35_combout ),
	.datab(\Mux33~47_combout ),
	.datac(\result[2]~0_combout ),
	.datad(\Mux33~25_combout ),
	.cin(gnd),
	.combout(\Mux33~48_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~48 .lut_mask = 16'hFFE0;
defparam \Mux33~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y12_N5
dffeas \flags[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux33~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flags[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flags[1]~reg0 .is_wysiwyg = "true";
defparam \flags[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign result[0] = \result[0]~output_o ;

assign result[1] = \result[1]~output_o ;

assign result[2] = \result[2]~output_o ;

assign result[3] = \result[3]~output_o ;

assign result[4] = \result[4]~output_o ;

assign result[5] = \result[5]~output_o ;

assign result[6] = \result[6]~output_o ;

assign result[7] = \result[7]~output_o ;

assign result[8] = \result[8]~output_o ;

assign result[9] = \result[9]~output_o ;

assign result[10] = \result[10]~output_o ;

assign result[11] = \result[11]~output_o ;

assign result[12] = \result[12]~output_o ;

assign result[13] = \result[13]~output_o ;

assign result[14] = \result[14]~output_o ;

assign result[15] = \result[15]~output_o ;

assign result[16] = \result[16]~output_o ;

assign result[17] = \result[17]~output_o ;

assign result[18] = \result[18]~output_o ;

assign result[19] = \result[19]~output_o ;

assign result[20] = \result[20]~output_o ;

assign result[21] = \result[21]~output_o ;

assign result[22] = \result[22]~output_o ;

assign result[23] = \result[23]~output_o ;

assign result[24] = \result[24]~output_o ;

assign result[25] = \result[25]~output_o ;

assign result[26] = \result[26]~output_o ;

assign result[27] = \result[27]~output_o ;

assign result[28] = \result[28]~output_o ;

assign result[29] = \result[29]~output_o ;

assign result[30] = \result[30]~output_o ;

assign result[31] = \result[31]~output_o ;

assign flags[0] = \flags[0]~output_o ;

assign flags[1] = \flags[1]~output_o ;

assign flags[2] = \flags[2]~output_o ;

assign flags[3] = \flags[3]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
