// Seed: 1031368622
module module_0;
  assign id_1 = id_1;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    input tri1 id_2,
    output supply0 id_3,
    input wire id_4,
    input wor id_5
);
  wire id_7;
  supply0 id_8;
  module_0 modCall_1 ();
  assign id_8 = id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  function id_5(input reg id_6, input id_7);
    id_6 <= {1{id_1}} - 1;
  endfunction
  or primCall (id_1, id_2, id_4, id_5, id_6, id_7, id_8);
  id_8(
      .id_0(1), .id_1(), .id_2(1)
  );
  module_0 modCall_1 ();
endmodule
