Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Sep 26 18:14:52 2023
| Host         : DESKTOP-GDBJFI1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file binary_to_BCD_converter_timing_summary_routed.rpt -pb binary_to_BCD_converter_timing_summary_routed.pb -rpx binary_to_BCD_converter_timing_summary_routed.rpx -warn_on_violation
| Design       : binary_to_BCD_converter
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin[2]
                            (input port)
  Destination:            bcd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.190ns  (logic 5.224ns (56.847%)  route 3.966ns (43.153%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB4                                               0.000     0.000 r  bin[2] (IN)
                         net (fo=0)                   0.000     0.000    bin[2]
    AB4                  IBUF (Prop_ibuf_I_O)         1.512     1.512 r  bin_IBUF[2]_inst/O
                         net (fo=4, routed)           1.854     3.366    bin_IBUF[2]
    SLICE_X85Y79         LUT3 (Prop_lut3_I1_O)        0.124     3.490 r  bcd_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.112     5.602    bcd_OBUF[4]
    V5                   OBUF (Prop_obuf_I_O)         3.589     9.190 r  bcd_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.190    bcd[4]
    V5                                                                r  bcd[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin[2]
                            (input port)
  Destination:            bcd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.155ns  (logic 5.434ns (59.360%)  route 3.721ns (40.640%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB4                                               0.000     0.000 f  bin[2] (IN)
                         net (fo=0)                   0.000     0.000    bin[2]
    AB4                  IBUF (Prop_ibuf_I_O)         1.512     1.512 f  bin_IBUF[2]_inst/O
                         net (fo=4, routed)           1.855     3.367    bin_IBUF[2]
    SLICE_X85Y79         LUT3 (Prop_lut3_I2_O)        0.152     3.519 r  bcd_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.865     5.384    bcd_OBUF[3]
    W1                   OBUF (Prop_obuf_I_O)         3.771     9.155 r  bcd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.155    bcd[3]
    W1                                                                r  bcd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin[2]
                            (input port)
  Destination:            bcd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.961ns  (logic 5.441ns (60.712%)  route 3.521ns (39.288%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB4                                               0.000     0.000 r  bin[2] (IN)
                         net (fo=0)                   0.000     0.000    bin[2]
    AB4                  IBUF (Prop_ibuf_I_O)         1.512     1.512 r  bin_IBUF[2]_inst/O
                         net (fo=4, routed)           1.854     3.366    bin_IBUF[2]
    SLICE_X85Y79         LUT3 (Prop_lut3_I0_O)        0.152     3.518 r  bcd_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.667     5.184    bcd_OBUF[1]
    W3                   OBUF (Prop_obuf_I_O)         3.777     8.961 r  bcd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.961    bcd[1]
    W3                                                                r  bcd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin[2]
                            (input port)
  Destination:            bcd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.922ns  (logic 5.212ns (58.420%)  route 3.710ns (41.580%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB4                                               0.000     0.000 r  bin[2] (IN)
                         net (fo=0)                   0.000     0.000    bin[2]
    AB4                  IBUF (Prop_ibuf_I_O)         1.512     1.512 r  bin_IBUF[2]_inst/O
                         net (fo=4, routed)           1.855     3.367    bin_IBUF[2]
    SLICE_X85Y79         LUT3 (Prop_lut3_I2_O)        0.124     3.491 r  bcd_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.855     5.346    bcd_OBUF[2]
    W2                   OBUF (Prop_obuf_I_O)         3.577     8.922 r  bcd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.922    bcd[2]
    W2                                                                r  bcd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin[0]
                            (input port)
  Destination:            bcd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.461ns  (logic 5.101ns (68.376%)  route 2.359ns (31.624%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y5                                                0.000     0.000 r  bin[0] (IN)
                         net (fo=0)                   0.000     0.000    bin[0]
    Y5                   IBUF (Prop_ibuf_I_O)         1.523     1.523 r  bin_IBUF[0]_inst/O
                         net (fo=1, routed)           2.359     3.882    bcd_OBUF[0]
    Y1                   OBUF (Prop_obuf_I_O)         3.579     7.461 r  bcd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.461    bcd[0]
    Y1                                                                r  bcd[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin[0]
                            (input port)
  Destination:            bcd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.133ns  (logic 1.569ns (73.581%)  route 0.563ns (26.419%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y5                                                0.000     0.000 r  bin[0] (IN)
                         net (fo=0)                   0.000     0.000    bin[0]
    Y5                   IBUF (Prop_ibuf_I_O)         0.290     0.290 r  bin_IBUF[0]_inst/O
                         net (fo=1, routed)           0.563     0.853    bcd_OBUF[0]
    Y1                   OBUF (Prop_obuf_I_O)         1.279     2.133 r  bcd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.133    bcd[0]
    Y1                                                                r  bcd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin[1]
                            (input port)
  Destination:            bcd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.565ns  (logic 1.660ns (64.707%)  route 0.905ns (35.293%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  bin[1] (IN)
                         net (fo=0)                   0.000     0.000    bin[1]
    Y4                   IBUF (Prop_ibuf_I_O)         0.278     0.278 r  bin_IBUF[1]_inst/O
                         net (fo=4, routed)           0.571     0.849    bin_IBUF[1]
    SLICE_X85Y79         LUT3 (Prop_lut3_I2_O)        0.045     0.894 r  bcd_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.335     1.228    bcd_OBUF[1]
    W3                   OBUF (Prop_obuf_I_O)         1.336     2.565 r  bcd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.565    bcd[1]
    W3                                                                r  bcd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin[1]
                            (input port)
  Destination:            bcd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.588ns  (logic 1.600ns (61.844%)  route 0.987ns (38.156%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  bin[1] (IN)
                         net (fo=0)                   0.000     0.000    bin[1]
    Y4                   IBUF (Prop_ibuf_I_O)         0.278     0.278 r  bin_IBUF[1]_inst/O
                         net (fo=4, routed)           0.571     0.849    bin_IBUF[1]
    SLICE_X85Y79         LUT3 (Prop_lut3_I1_O)        0.045     0.894 r  bcd_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.417     1.311    bcd_OBUF[2]
    W2                   OBUF (Prop_obuf_I_O)         1.277     2.588 r  bcd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.588    bcd[2]
    W2                                                                r  bcd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin[1]
                            (input port)
  Destination:            bcd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.646ns  (logic 1.655ns (62.553%)  route 0.991ns (37.447%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 f  bin[1] (IN)
                         net (fo=0)                   0.000     0.000    bin[1]
    Y4                   IBUF (Prop_ibuf_I_O)         0.278     0.278 f  bin_IBUF[1]_inst/O
                         net (fo=4, routed)           0.571     0.849    bin_IBUF[1]
    SLICE_X85Y79         LUT3 (Prop_lut3_I1_O)        0.046     0.895 r  bcd_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.420     1.315    bcd_OBUF[3]
    W1                   OBUF (Prop_obuf_I_O)         1.331     2.646 r  bcd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.646    bcd[3]
    W1                                                                r  bcd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin[1]
                            (input port)
  Destination:            bcd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.697ns  (logic 1.612ns (59.790%)  route 1.084ns (40.210%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  bin[1] (IN)
                         net (fo=0)                   0.000     0.000    bin[1]
    Y4                   IBUF (Prop_ibuf_I_O)         0.278     0.278 r  bin_IBUF[1]_inst/O
                         net (fo=4, routed)           0.571     0.849    bin_IBUF[1]
    SLICE_X85Y79         LUT3 (Prop_lut3_I0_O)        0.045     0.894 r  bcd_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.514     1.408    bcd_OBUF[4]
    V5                   OBUF (Prop_obuf_I_O)         1.289     2.697 r  bcd_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.697    bcd[4]
    V5                                                                r  bcd[4] (OUT)
  -------------------------------------------------------------------    -------------------





