Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot sdram_controller_tb_behav xil_defaultlib.sdram_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'sdram_cmd' might have multiple concurrent drivers [F:/FPGA_Repos/sdram_controller/sdram_controller.srcs/sources_1/new/sdram_controller.sv:221]
WARNING: [VRFC 10-3823] variable 'read_data' might have multiple concurrent drivers [F:/FPGA_Repos/sdram_controller/sdram_controller.srcs/sources_1/new/sdram_controller.sv:237]
WARNING: [VRFC 10-3823] variable 'read_valid' might have multiple concurrent drivers [F:/FPGA_Repos/sdram_controller/sdram_controller.srcs/sources_1/new/sdram_controller.sv:238]
WARNING: [VRFC 10-3823] variable 'a10_ap' might have multiple concurrent drivers [F:/FPGA_Repos/sdram_controller/sdram_controller.srcs/sources_1/new/sdram_cmd_sequencer.sv:132]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sdram_cmd_sequencer
Compiling module xil_defaultlib.sdram_data_io
Compiling module xil_defaultlib.sdram_controller
Compiling module xil_defaultlib.sdram_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sdram_controller_tb_behav
