#ifndef AFSK_H
#define AFSK_H

#include <Arduino.h>
#include <stdint.h>
#include <stdbool.h>
#include <stdio.h>
#include <pgmspace.h>
#include "FIFO.h"
#include "HDLC.h"
#include "AX25.h"
#include "fir_filter.h"

#define SIN_LEN 512
static const uint8_t sin_table[] =
    {
        128,
        129,
        131,
        132,
        134,
        135,
        137,
        138,
        140,
        142,
        143,
        145,
        146,
        148,
        149,
        151,
        152,
        154,
        155,
        157,
        158,
        160,
        162,
        163,
        165,
        166,
        167,
        169,
        170,
        172,
        173,
        175,
        176,
        178,
        179,
        181,
        182,
        183,
        185,
        186,
        188,
        189,
        190,
        192,
        193,
        194,
        196,
        197,
        198,
        200,
        201,
        202,
        203,
        205,
        206,
        207,
        208,
        210,
        211,
        212,
        213,
        214,
        215,
        217,
        218,
        219,
        220,
        221,
        222,
        223,
        224,
        225,
        226,
        227,
        228,
        229,
        230,
        231,
        232,
        233,
        234,
        234,
        235,
        236,
        237,
        238,
        238,
        239,
        240,
        241,
        241,
        242,
        243,
        243,
        244,
        245,
        245,
        246,
        246,
        247,
        248,
        248,
        249,
        249,
        250,
        250,
        250,
        251,
        251,
        252,
        252,
        252,
        253,
        253,
        253,
        253,
        254,
        254,
        254,
        254,
        254,
        255,
        255,
        255,
        255,
        255,
        255,
        255,
};

inline static uint8_t sinSample(uint16_t i)
{
    uint16_t newI = i % (SIN_LEN / 2);
    newI = (newI >= (SIN_LEN / 4)) ? (SIN_LEN / 2 - newI - 1) : newI;
    uint8_t sine = pgm_read_byte(&sin_table[newI]);
    return (i >= (SIN_LEN / 2)) ? (255 - sine) : sine;
}

#define SWITCH_TONE(inc) (((inc) == MARK_INC) ? SPACE_INC : MARK_INC)
#define BITS_DIFFER(bits1, bits2) (((bits1) ^ (bits2)) & 0x01)
#define DUAL_XOR(bits1, bits2) ((((bits1) ^ (bits2)) & 0x03) == 0x03)
#define SIGNAL_TRANSITIONED(bits) DUAL_XOR((bits), (bits) >> 2)
#define TRANSITION_FOUND(bits) BITS_DIFFER((bits), (bits) >> 1)

#define CPU_FREQ F_CPU

#define CONFIG_AFSK_RX_BUFLEN 1
#define CONFIG_AFSK_TX_BUFLEN 700
#define CONFIG_AFSK_RXTIMEOUT 0
#define CONFIG_AFSK_PREAMBLE_LEN 350UL
#define CONFIG_AFSK_TRAILER_LEN 50UL
#define CONFIG_AFSK_DAC_SAMPLERATE 38400
// #if defined(CONFIG_IDF_TARGET_ESP32C3) || defined(CONFIG_IDF_TARGET_ESP32C6)
// //#define USE_RESAMPLE 1
// #else
// #define USE_RESAMPLE 1
// #endif

// #if defined(CONFIG_IDF_TARGET_ESP32) || defined(CONFIG_IDF_TARGET_ESP32S3)
// #define SAMPLERATE 38400
// #else
// #ifdef USE_RESAMPLE
// #define SAMPLERATE 38400
// #else
// #define SAMPLERATE 9600
// #endif
// #endif

// #define BITRATE 1200
// #define SAMPLESPERBIT (CONFIG_AFSK_DAC_SAMPLERATE / BITRATE)
// #define BIT_STUFF_LEN 5
// #define MARK_FREQ 1200
// #define SPACE_FREQ 2200
// #define PHASE_BITS 8                                    // 8 How much to increment phase counter each sample
// #define PHASE_INC 1                                     // 1 Nudge by an eigth of a sample each adjustment
// #define PHASE_MAX ((SAMPLERATE / BITRATE) * PHASE_BITS) // Resolution of our phase counter = 64
// #define PHASE_THRESHOLD (PHASE_MAX / 2)                 // Target transition point of our phase window


// #define SAMPLESPERBIT (SAMPLERATE / BITRATE)
// #define BIT_STUFF_LEN 5
// #define MARK_FREQ 1200
// #define SPACE_FREQ 2200
// #define PHASE_BITS 32                           // How much to increment phase counter each sample PHASE_BITS=SAMPLERATE/BITRATE
// #define PHASE_INC 4                            // Nudge by an eigth of a sample each adjustment PHASE_BITS/8
// #define BITRATE 300
// #define SAMPLESPERBIT (SAMPLERATE / BITRATE)
// #define BIT_STUFF_LEN 5
// #define MARK_FREQ 1600
// #define SPACE_FREQ 1800
// #define PHASE_BITS 128                           // How much to increment phase counter each sample PHASE_BITS=SAMPLERATE/BITRATE
// #define PHASE_INC 16                            // Nudge by an eigth of a sample each adjustment PHASE_BITS/8
// #define PHASE_MAX (SAMPLESPERBIT * PHASE_BITS) // Resolution of our phase counter = 64
// #define PHASE_THRESHOLD (PHASE_MAX / 2)        // Target transition point of our phase window

//#define I2S_INTERNAL
//#define SQL

#define SPK_PIN ADC1_CHANNEL_0 // Read ADC1_0 From PIN 36(VP)
#define MIC_PIN 26             // Out wave to PIN 26
// #define RSSI_PIN 33
// #define PTT_PIN 32
#define LED_RX_PIN 2
#define LED_TX_PIN 4


#ifdef I2S_INTERNAL
#include "driver/i2s.h"
#include "driver/dac.h"

#define SAMPLE_RATE SAMPLERATE
#define PIN_I2S_BCLK 26
#define PIN_I2S_LRC 27
#define PIN_I2S_DIN 35
#define PIN_I2S_DOUT 25
typedef enum
{
    LEFTCHANNEL = 0,
    RIGHTCHANNEL = 1
} SampleIndex;
/// @parameter MODE : I2S_MODE_RX or I2S_MODE_TX
/// @parameter BPS : I2S_BITS_PER_SAMPLE_16BIT or I2S_BITS_PER_SAMPLE_32BIT
void I2S_Init(i2s_mode_t MODE, i2s_bits_per_sample_t BPS);
#else

#endif

// typedef struct Afsk
// {
//     // Stream access to modem
//     FILE fd;

//     // General values
//     Hdlc hdlc;               // We need a link control structure
//     uint16_t preambleLength; // Length of sync preamble
//     uint16_t tailLength;     // Length of transmission tail

//     // Modulation values
//     uint8_t sampleIndex;       // Current sample index for outgoing bit
//     uint8_t currentOutputByte; // Current byte to be modulated
//     uint8_t txBit;             // Mask of current modulated bit
//     bool bitStuff;             // Whether bitstuffing is allowed

//     uint8_t bitstuffCount; // Counter for bit-stuffing

//     uint16_t phaseAcc; // Phase accumulator
//     uint16_t phaseInc; // Phase increment per sample

//     /** Delay line used to delay samples by (SAMPLEPERBIT / 2) */
// 	FIFOBuffer delay_fifo;
//     /**
// 	 * Buffer for delay FIFO.
// 	 * The 1 is added because the FIFO macros need
// 	 * 1 byte more to handle a buffer (SAMPLEPERBIT / 2) bytes long.
// 	 */
//     int8_t delay_buf[8 / 2 + 1];

//     FIFOBuffer txFifo;                    // FIFO for transmit data
//     unsigned char txBuf[CONFIG_AFSK_TX_BUFLEN]; // Actial data storage for said FIFO

//     volatile bool sending; // Set when modem is sending

//     FIFOBuffer rxFifo;                    // FIFO for received data
//     unsigned char rxBuf[CONFIG_AFSK_RX_BUFLEN]; // Actual data storage for said FIFO

//     int iirX[2]; // IIR Filter X cells
//     int iirY[2]; // IIR Filter Y cells

//     uint16_t sampledBits; // Bits sampled by the demodulator (at ADC speed)
//     int16_t currentPhase;  // Current phase of the demodulator
//     uint8_t actualBits;   // Actual found bits at correct bitrate

//     volatile int status; // Status of the modem, 0 means OK

// } Afsk;

#define DIV_ROUND(dividend, divisor) (((dividend) + (divisor) / 2) / (divisor))
// #define MARK_INC (uint16_t)(DIV_ROUND(SIN_LEN * (uint32_t)mark_freq, CONFIG_AFSK_DAC_SAMPLERATE))
// #define SPACE_INC (uint16_t)(DIV_ROUND(SIN_LEN * (uint32_t)space_freq, CONFIG_AFSK_DAC_SAMPLERATE))

#define AFSK_DAC_IRQ_START()         \
    do                               \
    {                                \
        extern volatile bool hw_afsk_dac_isr; \
        hw_afsk_dac_isr = true;      \
        digitalWrite(LED_TX_PIN,HIGH);\
    } while (0)
#define AFSK_DAC_IRQ_STOP()          \
    do                               \
    {                                \
        extern volatile bool hw_afsk_dac_isr; \
        hw_afsk_dac_isr = false;     \
        digitalWrite(LED_TX_PIN,LOW);\
    } while (0)
//#define AFSK_DAC_INIT()        do { DAC_DDR |= (DAC_PINS) ; PTT_DDR = 0b01000000;} while (0)

// Here's some macros for controlling the RX/TX LEDs
// THE _INIT() functions writes to the DDRB register
// to configure the pins as output pins, and the _ON()
// and _OFF() functions writes to the PORT registers
// to turn the pins on or off.

#define LED_RX_ON() digitalWrite(LED_PIN, HIGH);
#define LED_RX_OFF() digitalWrite(LED_PIN, LOW);

#define DECODE_DELAY 4.458981479161393e-4 // sample delay
#define DELAY_DIVIDEND 325
#define DELAY_DIVISOR 728866
#define DELAYED_N ((DELAY_DIVIDEND * SAMPLERATE + DELAY_DIVISOR/2) / DELAY_DIVISOR)

#define FIR_BPF_N (8 * 4 - 1)
#define FIR_LPF_N (8 * 4 - 1) // must be multiple of 4 minus 1

#define AX25_FLAG 0x7e
#define DATA_LEN 500
#define FX25_DATA_LEN 255

#define TCB_QUEUE_LENGTH (1024 * 2)
#define TCB_QUEUE_ITEM_SIZE sizeof(uint16_t)

#ifdef FX25_ENABLE
typedef struct FX25TAG fx25tag_t;
#endif

typedef struct TCB { // TNC Control Block
    //QueueHandle_t queue; // send data to modem
    //RingbufHandle_t queue; // send data to modem
    //RingbufHandle_t input_rb; // receive data from uart/tcp, ringbuffer nosplit
    TaskHandle_t task;
    
    uint8_t port; // port NO. 0 - 5
    uint16_t pkts;

    uint8_t state;
    uint8_t flag;
    uint8_t kiss_type; // indicate port number in upper nibble
    //uint8_t data[DATA_LEN];
    int data_cnt;
    uint8_t data_byte;
    uint8_t data_bit_cnt;

    // decode bit
    uint8_t pval;
    uint8_t nrzi;
    int adjust;

    // audio signal processing
    uint16_t avg;
    int avg_sum;

#define TCB_AVG_N 125 //23

    uint16_t avg_buf[TCB_AVG_N];
    uint8_t avg_idx;
    int cdt_lvl;
    uint8_t cdt;
    int8_t cdt_led_pin;
    uint8_t cdt_led_on;
    SemaphoreHandle_t cdt_sem;

    // FSK decode
    uint8_t bit;

    // transmitter control
    // uint8_t ptt;
    // int8_t ptt_pin;
    //QueueHandle_t mqueue; // modem queue

#ifdef FX25TNCR2 // only rev.2 has STA LED
    uint8_t sta_led_pin;
#endif

    // kiss parameter
    uint8_t SlotTime; // 10ms uint
    uint8_t TXDELAY; // 10ms uint
    uint8_t persistence_P; // P = p * 256 - 1
    uint8_t fullDuplex;

    // // bell202 demodulator
    // int delayed[DELAYED_N];
    // int delay_idx;
    // int x[FIR_LPF_N];
    // int x_idx;

    // // filter
    // filter_t *bpf;
    // filter_t *lpf;
    // filter_t *avgf;

    // // PLL
    // int32_t pll_clock;

#ifdef ENABLE_TCM3105
    int pll_adj;
    uint32_t prev_ts;
    uint8_t enable_tcm3105; // enable TCM3105 for the port if true
    uint8_t cdt_off_timer;
#endif
} tcb_t;

//extern bool input_HPF;
//extern bool input_BPF;
extern int offset;

void AFSK_init(int8_t adc_pin, int8_t dac_pin, int8_t ptt_pin, int8_t sql_pin, int8_t pwr_pin, int8_t led_tx_pin, int8_t led_rx_pin, int8_t led_strip_pin,bool ptt_act,bool sql_act,bool pwr_act);
void AFSK_deinit();
void AFSK_Poll(bool SA818,bool RFPower);
void AFSK_TimerEnable(bool sts);
void AFSK_SetTxInhibit(bool inhibit);
bool AFSK_GetTxInhibit(void);
void DAC_TimerEnable(bool sts);
void afskSetHPF(bool val);
void afskSetBPF(bool val);
void afskSetADCAtten(uint8_t val);
void afskSetRxLog(bool enable);
void afskSetPTT(int8_t val, bool act);
void afskSetPWR(int8_t val, bool act);
void afskSetSQL(int8_t val, bool act);
bool getTransmit();
void setTransmit(bool val);
bool getReceive();
void afskSetModem(uint8_t val, bool bpf,uint16_t timeSlot,uint16_t preamble,uint8_t fx25Mode);
void setPtt(bool state);
void IRAM_ATTR LED_Status2(uint8_t red, uint8_t green, uint8_t blue);


#endif