/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [12:0] _00_;
  wire celloutsig_0_10z;
  wire [12:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [15:0] celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire [15:0] celloutsig_0_15z;
  wire [16:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_19z;
  wire [13:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire [27:0] celloutsig_0_22z;
  wire [15:0] celloutsig_0_24z;
  wire [9:0] celloutsig_0_29z;
  wire [14:0] celloutsig_0_2z;
  wire [13:0] celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [8:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [15:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = celloutsig_1_12z ? celloutsig_1_11z[7] : celloutsig_1_7z;
  assign celloutsig_1_18z = celloutsig_1_14z ^ celloutsig_1_5z[6];
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 13'h0000;
    else _00_ <= in_data[55:43];
  assign celloutsig_1_2z = { celloutsig_1_0z[1:0], celloutsig_1_1z } & { in_data[138:137], celloutsig_1_1z };
  assign celloutsig_1_3z = { in_data[186:178], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } & { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_11z = { in_data[142:139], celloutsig_1_0z } & { celloutsig_1_5z[10:5], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_6z = _00_[10:5] & in_data[59:54];
  assign celloutsig_0_9z = { celloutsig_0_6z[4:1], celloutsig_0_7z, celloutsig_0_5z } & in_data[34:26];
  assign celloutsig_0_14z = celloutsig_0_2z[11:2] & { celloutsig_0_11z[12:4], celloutsig_0_5z };
  assign celloutsig_0_16z = in_data[24:8] & { celloutsig_0_13z, celloutsig_0_3z };
  assign celloutsig_0_1z = { in_data[90], _00_ } & { _00_[8], _00_ };
  assign celloutsig_0_24z = { celloutsig_0_22z[19:9], celloutsig_0_19z, celloutsig_0_12z } & { celloutsig_0_16z[14:0], celloutsig_0_20z };
  assign celloutsig_0_2z = { celloutsig_0_1z[11:10], _00_ } & in_data[86:72];
  assign celloutsig_0_15z = { celloutsig_0_2z, celloutsig_0_12z } / { 1'h1, celloutsig_0_1z[3:0], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_29z = { celloutsig_0_11z[11:7], celloutsig_0_19z, celloutsig_0_20z } / { 1'h1, celloutsig_0_15z[7], celloutsig_0_21z };
  assign celloutsig_0_10z = celloutsig_0_6z[4:0] === { celloutsig_0_2z[3:1], celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_1_4z = { celloutsig_1_2z[1], celloutsig_1_3z, celloutsig_1_1z } >= in_data[187:170];
  assign celloutsig_1_8z = { celloutsig_1_3z[9:0], celloutsig_1_2z, celloutsig_1_5z } >= { in_data[172:155], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_5z = celloutsig_0_2z[12:7] >= { celloutsig_0_1z[9:7], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_1z = in_data[119:117] > in_data[114:112];
  assign celloutsig_1_12z = in_data[166:163] > celloutsig_1_5z[3:0];
  assign celloutsig_1_19z = { celloutsig_1_5z[9:0], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_12z } > { celloutsig_1_11z[3:0], celloutsig_1_5z };
  assign celloutsig_0_20z = { celloutsig_0_11z[6:2], celloutsig_0_7z } > celloutsig_0_15z[12:4];
  assign celloutsig_0_3z = celloutsig_0_2z[11] & ~(celloutsig_0_2z[6]);
  assign celloutsig_0_4z = celloutsig_0_1z[1] & ~(celloutsig_0_1z[12]);
  assign celloutsig_1_5z = ~ celloutsig_1_3z[12:2];
  assign celloutsig_0_11z = ~ { celloutsig_0_1z[12:2], celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_0_13z = ~ { in_data[4], celloutsig_0_2z };
  assign celloutsig_0_19z = ~ celloutsig_0_16z[14:11];
  assign celloutsig_0_21z = ~ celloutsig_0_2z[8:1];
  assign celloutsig_1_0z = ~ in_data[136:132];
  assign celloutsig_0_7z = celloutsig_0_1z[4:1] >>> celloutsig_0_1z[13:10];
  assign celloutsig_0_22z = { celloutsig_0_1z[12:7], _00_, celloutsig_0_21z, celloutsig_0_10z } >>> { celloutsig_0_13z[7:5], celloutsig_0_15z, celloutsig_0_9z };
  assign celloutsig_0_30z = { celloutsig_0_24z[14:11], celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_5z } >>> { celloutsig_0_7z, celloutsig_0_14z };
  assign celloutsig_1_7z = ~((in_data[119] & celloutsig_1_0z[3]) | (celloutsig_1_3z[7] & celloutsig_1_4z));
  assign celloutsig_0_12z = ~((in_data[9] & celloutsig_0_4z) | (celloutsig_0_5z & celloutsig_0_1z[9]));
  assign { out_data[128], out_data[96], out_data[41:32], out_data[13:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
