-- VHDL for IBM SMS ALD page 45.50.03.1
-- Title: CONS PRINTER SOL DRIVER STROBE
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 11/1/2020 2:19:50 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_45_50_03_1_CONS_PRINTER_SOL_DRIVER_STROBE is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_CONS_CLOCK_4_POS:	 in STD_LOGIC;
		PS_CONS_PRINTER_SHIFT_COMPLETE:	 in STD_LOGIC;
		PS_CONS_CLOCK_1_POS:	 in STD_LOGIC;
		PS_PRTR_LOCKED_CND_PROCEED:	 in STD_LOGIC;
		MS_TAKE_CONSOLE_PRINTER_CYCLE:	 in STD_LOGIC;
		PS_CONS_CHAR_CONTROL:	 in STD_LOGIC;
		MS_KEYBOARD_UNLOCK:	 in STD_LOGIC;
		MS_PROGRAM_RESET_4:	 in STD_LOGIC;
		MS_CONS_FN_CONTROL:	 in STD_LOGIC;
		PS_CONS_CLOCK_3_POS_1:	 in STD_LOGIC;
		MS_CONS_WM_CONTROL:	 in STD_LOGIC;
		MS_CONS_ERROR_CONTROL:	 in STD_LOGIC;
		PS_CND_RES_CONS_PRTR_NOT_BUSY:	 in STD_LOGIC;
		MS_CONSOLE_CHECK_STROBE:	 in STD_LOGIC;
		MS_CONS_BACK_SPACE_CONTROL:	 in STD_LOGIC;
		MS_CONS_PRINTER_END_OF_LINE:	 in STD_LOGIC;
		MS_RESET_CONS_PRTR_NOT_BUSY:	 out STD_LOGIC;
		PS_SOLENOID_DRIVER_STROBE:	 out STD_LOGIC);
end ALD_45_50_03_1_CONS_PRINTER_SOL_DRIVER_STROBE;

architecture behavioral of ALD_45_50_03_1_CONS_PRINTER_SOL_DRIVER_STROBE is 

	signal OUT_1A_C: STD_LOGIC;
	signal OUT_2B_NoPin: STD_LOGIC;
	signal OUT_2B_NoPin_Latch: STD_LOGIC;
	signal OUT_1B_D: STD_LOGIC;
	signal OUT_1B_D_Latch: STD_LOGIC;
	signal OUT_5C_E: STD_LOGIC;
	signal OUT_4C_G: STD_LOGIC;
	signal OUT_3C_P: STD_LOGIC;
	signal OUT_3C_P_Latch: STD_LOGIC;
	signal OUT_1C_NoPin: STD_LOGIC;
	signal OUT_1C_NoPin_Latch: STD_LOGIC;
	signal OUT_4D_G: STD_LOGIC;
	signal OUT_3D_K: STD_LOGIC;
	signal OUT_4E_P: STD_LOGIC;
	signal OUT_2E_E: STD_LOGIC;
	signal OUT_2E_E_Latch: STD_LOGIC;
	signal OUT_1E_D: STD_LOGIC;
	signal OUT_1E_D_Latch: STD_LOGIC;
	signal OUT_1F_K: STD_LOGIC;
	signal OUT_DOT_4C: STD_LOGIC;
	signal OUT_DOT_3C: STD_LOGIC;

begin

	OUT_1A_C <= NOT(PS_CONS_CLOCK_4_POS AND OUT_1B_D );
	OUT_2B_NoPin_Latch <= NOT(MS_PROGRAM_RESET_4 AND OUT_1B_D AND MS_CONSOLE_CHECK_STROBE );
	OUT_1B_D_Latch <= NOT(OUT_2B_NoPin AND OUT_DOT_3C );
	OUT_5C_E <= NOT(PS_PRTR_LOCKED_CND_PROCEED AND PS_CONS_CHAR_CONTROL AND MS_KEYBOARD_UNLOCK );
	OUT_4C_G <= NOT(OUT_5C_E AND MS_TAKE_CONSOLE_PRINTER_CYCLE AND MS_CONS_FN_CONTROL );
	OUT_3C_P_Latch <= NOT(OUT_DOT_4C AND OUT_2E_E );
	OUT_1C_NoPin_Latch <= NOT(OUT_1B_D AND PS_CONS_PRINTER_SHIFT_COMPLETE AND PS_CONS_CLOCK_1_POS );
	OUT_4D_G <= NOT(MS_CONS_WM_CONTROL AND MS_CONS_ERROR_CONTROL );
	OUT_3D_K <= NOT(PS_CONS_CLOCK_3_POS_1 AND PS_CND_RES_CONS_PRTR_NOT_BUSY );
	OUT_4E_P <= NOT(MS_CONS_BACK_SPACE_CONTROL AND MS_CONS_PRINTER_END_OF_LINE );
	OUT_2E_E_Latch <= NOT(OUT_1E_D AND MS_PROGRAM_RESET_4 AND MS_CONSOLE_CHECK_STROBE );
	OUT_1E_D_Latch <= NOT(OUT_1C_NoPin AND OUT_2E_E );
	OUT_1F_K <= OUT_1E_D;
	OUT_DOT_4C <= OUT_4C_G OR OUT_4D_G OR OUT_4E_P;
	OUT_DOT_3C <= OUT_3C_P OR OUT_3D_K;

	MS_RESET_CONS_PRTR_NOT_BUSY <= OUT_1A_C;
	PS_SOLENOID_DRIVER_STROBE <= OUT_1F_K;

	Latch_2B: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2B_NoPin_Latch,
		Q => OUT_2B_NoPin,
		QBar => OPEN );

	Latch_1B: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_1B_D_Latch,
		Q => OUT_1B_D,
		QBar => OPEN );

	Latch_3C: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3C_P_Latch,
		Q => OUT_3C_P,
		QBar => OPEN );

	Latch_1C: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_1C_NoPin_Latch,
		Q => OUT_1C_NoPin,
		QBar => OPEN );

	Latch_2E: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2E_E_Latch,
		Q => OUT_2E_E,
		QBar => OPEN );

	Latch_1E: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_1E_D_Latch,
		Q => OUT_1E_D,
		QBar => OPEN );


end;
