{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 16 23:44:21 2019 " "Info: Processing started: Sat Mar 16 23:44:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_eight_adc -c final_eight_adc " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final_eight_adc -c final_eight_adc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "final_eight_adc.v(168) " "Warning (10268): Verilog HDL information at final_eight_adc.v(168): always construct contains both blocking and non-blocking assignments" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 168 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "final_eight_adc.v(291) " "Warning (10268): Verilog HDL information at final_eight_adc.v(291): always construct contains both blocking and non-blocking assignments" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 291 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "final_eight_adc.v(341) " "Warning (10268): Verilog HDL information at final_eight_adc.v(341): always construct contains both blocking and non-blocking assignments" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 341 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_eight_adc.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file final_eight_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_eight_adc " "Info: Found entity 1: final_eight_adc" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 BaudTickGen " "Info: Found entity 2: BaudTickGen" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 508 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/8 adc/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Info: Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen BaudTickGen:inst " "Info: Elaborating entity \"BaudTickGen\" for hierarchy \"BaudTickGen:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "C:/Users/PRAGYA/Desktop/8 adc/Block1.bdf" { { 160 752 848 256 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_eight_adc final_eight_adc:inst1 " "Info: Elaborating entity \"final_eight_adc\" for hierarchy \"final_eight_adc:inst1\"" {  } { { "Block1.bdf" "inst1" { Schematic "C:/Users/PRAGYA/Desktop/8 adc/Block1.bdf" { { 32 208 344 512 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data2 final_eight_adc.v(50) " "Warning (10036): Verilog HDL or VHDL warning at final_eight_adc.v(50): object \"data2\" assigned a value but never read" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data3 final_eight_adc.v(51) " "Warning (10036): Verilog HDL or VHDL warning at final_eight_adc.v(51): object \"data3\" assigned a value but never read" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data4 final_eight_adc.v(52) " "Warning (10036): Verilog HDL or VHDL warning at final_eight_adc.v(52): object \"data4\" assigned a value but never read" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data5 final_eight_adc.v(53) " "Warning (10036): Verilog HDL or VHDL warning at final_eight_adc.v(53): object \"data5\" assigned a value but never read" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data6 final_eight_adc.v(54) " "Warning (10036): Verilog HDL or VHDL warning at final_eight_adc.v(54): object \"data6\" assigned a value but never read" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data7 final_eight_adc.v(55) " "Warning (10036): Verilog HDL or VHDL warning at final_eight_adc.v(55): object \"data7\" assigned a value but never read" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter final_eight_adc.v(61) " "Warning (10036): Verilog HDL or VHDL warning at final_eight_adc.v(61): object \"counter\" assigned a value but never read" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "k final_eight_adc.v(71) " "Warning (10036): Verilog HDL or VHDL warning at final_eight_adc.v(71): object \"k\" assigned a value but never read" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j final_eight_adc.v(72) " "Warning (10036): Verilog HDL or VHDL warning at final_eight_adc.v(72): object \"j\" assigned a value but never read" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count4 final_eight_adc.v(74) " "Warning (10036): Verilog HDL or VHDL warning at final_eight_adc.v(74): object \"count4\" assigned a value but never read" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z final_eight_adc.v(97) " "Warning (10036): Verilog HDL or VHDL warning at final_eight_adc.v(97): object \"z\" assigned a value but never read" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y final_eight_adc.v(98) " "Warning (10036): Verilog HDL or VHDL warning at final_eight_adc.v(98): object \"y\" assigned a value but never read" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "kk final_eight_adc.v(99) " "Warning (10036): Verilog HDL or VHDL warning at final_eight_adc.v(99): object \"kk\" assigned a value but never read" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 final_eight_adc.v(157) " "Warning (10230): Verilog HDL assignment warning at final_eight_adc.v(157): truncated value with size 32 to match size of target (3)" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 final_eight_adc.v(303) " "Warning (10230): Verilog HDL assignment warning at final_eight_adc.v(303): truncated value with size 32 to match size of target (8)" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "194 8 final_eight_adc.v(361) " "Warning (10230): Verilog HDL assignment warning at final_eight_adc.v(361): truncated value with size 194 to match size of target (8)" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "194 8 final_eight_adc.v(372) " "Warning (10230): Verilog HDL assignment warning at final_eight_adc.v(372): truncated value with size 194 to match size of target (8)" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "194 8 final_eight_adc.v(384) " "Warning (10230): Verilog HDL assignment warning at final_eight_adc.v(384): truncated value with size 194 to match size of target (8)" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "194 8 final_eight_adc.v(396) " "Warning (10230): Verilog HDL assignment warning at final_eight_adc.v(396): truncated value with size 194 to match size of target (8)" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "194 8 final_eight_adc.v(408) " "Warning (10230): Verilog HDL assignment warning at final_eight_adc.v(408): truncated value with size 194 to match size of target (8)" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "194 8 final_eight_adc.v(420) " "Warning (10230): Verilog HDL assignment warning at final_eight_adc.v(420): truncated value with size 194 to match size of target (8)" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "194 8 final_eight_adc.v(432) " "Warning (10230): Verilog HDL assignment warning at final_eight_adc.v(432): truncated value with size 194 to match size of target (8)" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "194 8 final_eight_adc.v(444) " "Warning (10230): Verilog HDL assignment warning at final_eight_adc.v(444): truncated value with size 194 to match size of target (8)" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 final_eight_adc.v(496) " "Warning (10230): Verilog HDL assignment warning at final_eight_adc.v(496): truncated value with size 32 to match size of target (20)" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen final_eight_adc:inst1\|BaudTickGen:tickgen " "Info: Elaborating entity \"BaudTickGen\" for hierarchy \"final_eight_adc:inst1\|BaudTickGen:tickgen\"" {  } { { "final_eight_adc.v" "tickgen" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 113 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.map.smsg " "Info: Generated suppressed messages file C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1274 " "Info: Implemented 1274 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Info: Implemented 26 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1239 " "Info: Implemented 1239 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 16 23:44:29 2019 " "Info: Processing ended: Sat Mar 16 23:44:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
