LIBRARY ieee;
USE ieee.std_logic_1164.all;

entity OutputBuffer is
	port(
		clk : in std_logic;
		reset : in std_logic;
		D : in std_logic_vector(3 downto 0);
		loud : in std_logic;
		ACK : in std_logic;
		Q : out std_logic_vector(3 downto 0);
		OBfree : out std_logic;
		Dval : out std_logic
);		
end OutputBuffer;
architecture of OutputBuffer is
component OutputRegister is
