VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN DFFRF_2R1W ;
UNITS DISTANCE MICRONS 1000 ;
DIEAREA ( 0 0 ) ( 358800 176800 ) ;
ROW ROW_0 unithd 2760 2720 N DO 768 BY 1 STEP 460 0 ;
ROW ROW_1 unithd 2760 5440 FS DO 768 BY 1 STEP 460 0 ;
ROW ROW_2 unithd 2760 8160 N DO 768 BY 1 STEP 460 0 ;
ROW ROW_3 unithd 2760 10880 FS DO 768 BY 1 STEP 460 0 ;
ROW ROW_4 unithd 2760 13600 N DO 768 BY 1 STEP 460 0 ;
ROW ROW_5 unithd 2760 16320 FS DO 768 BY 1 STEP 460 0 ;
ROW ROW_6 unithd 2760 19040 N DO 768 BY 1 STEP 460 0 ;
ROW ROW_7 unithd 2760 21760 FS DO 768 BY 1 STEP 460 0 ;
ROW ROW_8 unithd 2760 24480 N DO 768 BY 1 STEP 460 0 ;
ROW ROW_9 unithd 2760 27200 FS DO 768 BY 1 STEP 460 0 ;
ROW ROW_10 unithd 2760 29920 N DO 768 BY 1 STEP 460 0 ;
ROW ROW_11 unithd 2760 32640 FS DO 768 BY 1 STEP 460 0 ;
ROW ROW_12 unithd 2760 35360 N DO 768 BY 1 STEP 460 0 ;
ROW ROW_13 unithd 2760 38080 FS DO 768 BY 1 STEP 460 0 ;
ROW ROW_14 unithd 2760 40800 N DO 768 BY 1 STEP 460 0 ;
ROW ROW_15 unithd 2760 43520 FS DO 768 BY 1 STEP 460 0 ;
ROW ROW_16 unithd 2760 46240 N DO 768 BY 1 STEP 460 0 ;
ROW ROW_17 unithd 2760 48960 FS DO 768 BY 1 STEP 460 0 ;
ROW ROW_18 unithd 2760 51680 N DO 768 BY 1 STEP 460 0 ;
ROW ROW_19 unithd 2760 54400 FS DO 768 BY 1 STEP 460 0 ;
ROW ROW_20 unithd 2760 57120 N DO 768 BY 1 STEP 460 0 ;
ROW ROW_21 unithd 2760 59840 FS DO 768 BY 1 STEP 460 0 ;
ROW ROW_22 unithd 2760 62560 N DO 768 BY 1 STEP 460 0 ;
ROW ROW_23 unithd 2760 65280 FS DO 768 BY 1 STEP 460 0 ;
ROW ROW_24 unithd 2760 68000 N DO 768 BY 1 STEP 460 0 ;
ROW ROW_25 unithd 2760 70720 FS DO 768 BY 1 STEP 460 0 ;
ROW ROW_26 unithd 2760 73440 N DO 768 BY 1 STEP 460 0 ;
ROW ROW_27 unithd 2760 76160 FS DO 768 BY 1 STEP 460 0 ;
ROW ROW_28 unithd 2760 78880 N DO 768 BY 1 STEP 460 0 ;
ROW ROW_29 unithd 2760 81600 FS DO 768 BY 1 STEP 460 0 ;
ROW ROW_30 unithd 2760 84320 N DO 768 BY 1 STEP 460 0 ;
ROW ROW_31 unithd 2760 87040 FS DO 768 BY 1 STEP 460 0 ;
ROW ROW_32 unithd 2760 89760 N DO 768 BY 1 STEP 460 0 ;
ROW ROW_33 unithd 2760 92480 FS DO 768 BY 1 STEP 460 0 ;
ROW ROW_34 unithd 2760 95200 N DO 768 BY 1 STEP 460 0 ;
ROW ROW_35 unithd 2760 97920 FS DO 768 BY 1 STEP 460 0 ;
ROW ROW_36 unithd 2760 100640 N DO 768 BY 1 STEP 460 0 ;
ROW ROW_37 unithd 2760 103360 FS DO 768 BY 1 STEP 460 0 ;
ROW ROW_38 unithd 2760 106080 N DO 768 BY 1 STEP 460 0 ;
ROW ROW_39 unithd 2760 108800 FS DO 768 BY 1 STEP 460 0 ;
ROW ROW_40 unithd 2760 111520 N DO 768 BY 1 STEP 460 0 ;
ROW ROW_41 unithd 2760 114240 FS DO 768 BY 1 STEP 460 0 ;
ROW ROW_42 unithd 2760 116960 N DO 768 BY 1 STEP 460 0 ;
ROW ROW_43 unithd 2760 119680 FS DO 768 BY 1 STEP 460 0 ;
ROW ROW_44 unithd 2760 122400 N DO 768 BY 1 STEP 460 0 ;
ROW ROW_45 unithd 2760 125120 FS DO 768 BY 1 STEP 460 0 ;
ROW ROW_46 unithd 2760 127840 N DO 768 BY 1 STEP 460 0 ;
ROW ROW_47 unithd 2760 130560 FS DO 768 BY 1 STEP 460 0 ;
ROW ROW_48 unithd 2760 133280 N DO 768 BY 1 STEP 460 0 ;
ROW ROW_49 unithd 2760 136000 FS DO 768 BY 1 STEP 460 0 ;
ROW ROW_50 unithd 2760 138720 N DO 768 BY 1 STEP 460 0 ;
ROW ROW_51 unithd 2760 141440 FS DO 768 BY 1 STEP 460 0 ;
ROW ROW_52 unithd 2760 144160 N DO 768 BY 1 STEP 460 0 ;
ROW ROW_53 unithd 2760 146880 FS DO 768 BY 1 STEP 460 0 ;
ROW ROW_54 unithd 2760 149600 N DO 768 BY 1 STEP 460 0 ;
ROW ROW_55 unithd 2760 152320 FS DO 768 BY 1 STEP 460 0 ;
ROW ROW_56 unithd 2760 155040 N DO 768 BY 1 STEP 460 0 ;
ROW ROW_57 unithd 2760 157760 FS DO 768 BY 1 STEP 460 0 ;
ROW ROW_58 unithd 2760 160480 N DO 768 BY 1 STEP 460 0 ;
ROW ROW_59 unithd 2760 163200 FS DO 768 BY 1 STEP 460 0 ;
ROW ROW_60 unithd 2760 165920 N DO 768 BY 1 STEP 460 0 ;
ROW ROW_61 unithd 2760 168640 FS DO 768 BY 1 STEP 460 0 ;
ROW ROW_62 unithd 2760 171360 N DO 768 BY 1 STEP 460 0 ;
TRACKS X 230 DO 780 STEP 460 LAYER li1 ;
TRACKS Y 170 DO 520 STEP 340 LAYER li1 ;
TRACKS X 170 DO 1055 STEP 340 LAYER met1 ;
TRACKS Y 170 DO 520 STEP 340 LAYER met1 ;
TRACKS X 230 DO 780 STEP 460 LAYER met2 ;
TRACKS Y 230 DO 384 STEP 460 LAYER met2 ;
TRACKS X 340 DO 528 STEP 680 LAYER met3 ;
TRACKS Y 340 DO 260 STEP 680 LAYER met3 ;
TRACKS X 460 DO 390 STEP 920 LAYER met4 ;
TRACKS Y 460 DO 192 STEP 920 LAYER met4 ;
TRACKS X 1700 DO 106 STEP 3400 LAYER met5 ;
TRACKS Y 1700 DO 52 STEP 3400 LAYER met5 ;
COMPONENTS 7471 ;
    - DEC0.D.AND0 sky130_fd_sc_hd__nor3b_4 + PLACED ( 342700 13600 ) N ;
    - DEC0.D.AND1 sky130_fd_sc_hd__and3b_4 + PLACED ( 341780 16320 ) FS ;
    - DEC0.D.AND2 sky130_fd_sc_hd__and3b_4 + PLACED ( 342240 19040 ) N ;
    - DEC0.D.AND3 sky130_fd_sc_hd__and3_4 + PLACED ( 341320 21760 ) FS ;
    - DEC0.D0.ABUF\[0\] sky130_fd_sc_hd__clkbuf_2 + PLACED ( 345000 2720 ) N ;
    - DEC0.D0.ABUF\[1\] sky130_fd_sc_hd__clkbuf_2 + PLACED ( 342240 5440 ) FS ;
    - DEC0.D0.ABUF\[2\] sky130_fd_sc_hd__clkbuf_2 + PLACED ( 342240 8160 ) N ;
    - DEC0.D0.AND0 sky130_fd_sc_hd__nor4b_2 + PLACED ( 339480 2720 ) N ;
    - DEC0.D0.AND1 sky130_fd_sc_hd__and4bb_2 + PLACED ( 337640 5440 ) FS ;
    - DEC0.D0.AND2 sky130_fd_sc_hd__and4bb_2 + PLACED ( 337640 8160 ) N ;
    - DEC0.D0.AND3 sky130_fd_sc_hd__and4b_2 + PLACED ( 337640 10880 ) FS ;
    - DEC0.D0.AND4 sky130_fd_sc_hd__and4bb_2 + PLACED ( 337640 13600 ) N ;
    - DEC0.D0.AND5 sky130_fd_sc_hd__and4b_2 + PLACED ( 337640 16320 ) FS ;
    - DEC0.D0.AND6 sky130_fd_sc_hd__and4b_2 + PLACED ( 337640 19040 ) N ;
    - DEC0.D0.AND7 sky130_fd_sc_hd__and4_2 + PLACED ( 337640 21760 ) FS ;
    - DEC0.D0.ENBUF sky130_fd_sc_hd__clkbuf_2 + PLACED ( 341780 10880 ) FS ;
    - DEC0.D1.ABUF\[0\] sky130_fd_sc_hd__clkbuf_2 + PLACED ( 343620 24480 ) N ;
    - DEC0.D1.ABUF\[1\] sky130_fd_sc_hd__clkbuf_2 + PLACED ( 342240 27200 ) FS ;
    - DEC0.D1.ABUF\[2\] sky130_fd_sc_hd__clkbuf_2 + PLACED ( 342240 29920 ) N ;
    - DEC0.D1.AND0 sky130_fd_sc_hd__nor4b_2 + PLACED ( 337640 24480 ) N ;
    - DEC0.D1.AND1 sky130_fd_sc_hd__and4bb_2 + PLACED ( 337640 27200 ) FS ;
    - DEC0.D1.AND2 sky130_fd_sc_hd__and4bb_2 + PLACED ( 337640 29920 ) N ;
    - DEC0.D1.AND3 sky130_fd_sc_hd__and4b_2 + PLACED ( 337640 32640 ) FS ;
    - DEC0.D1.AND4 sky130_fd_sc_hd__and4bb_2 + PLACED ( 337640 35360 ) N ;
    - DEC0.D1.AND5 sky130_fd_sc_hd__and4b_2 + PLACED ( 337640 38080 ) FS ;
    - DEC0.D1.AND6 sky130_fd_sc_hd__and4b_2 + PLACED ( 337640 40800 ) N ;
    - DEC0.D1.AND7 sky130_fd_sc_hd__and4_2 + PLACED ( 337640 43520 ) FS ;
    - DEC0.D1.ENBUF sky130_fd_sc_hd__clkbuf_2 + PLACED ( 341780 32640 ) FS ;
    - DEC0.D2.ABUF\[0\] sky130_fd_sc_hd__clkbuf_2 + PLACED ( 343620 46240 ) N ;
    - DEC0.D2.ABUF\[1\] sky130_fd_sc_hd__clkbuf_2 + PLACED ( 342240 48960 ) FS ;
    - DEC0.D2.ABUF\[2\] sky130_fd_sc_hd__clkbuf_2 + PLACED ( 342240 51680 ) N ;
    - DEC0.D2.AND0 sky130_fd_sc_hd__nor4b_2 + PLACED ( 337640 46240 ) N ;
    - DEC0.D2.AND1 sky130_fd_sc_hd__and4bb_2 + PLACED ( 337640 48960 ) FS ;
    - DEC0.D2.AND2 sky130_fd_sc_hd__and4bb_2 + PLACED ( 337640 51680 ) N ;
    - DEC0.D2.AND3 sky130_fd_sc_hd__and4b_2 + PLACED ( 337640 54400 ) FS ;
    - DEC0.D2.AND4 sky130_fd_sc_hd__and4bb_2 + PLACED ( 337640 57120 ) N ;
    - DEC0.D2.AND5 sky130_fd_sc_hd__and4b_2 + PLACED ( 337640 59840 ) FS ;
    - DEC0.D2.AND6 sky130_fd_sc_hd__and4b_2 + PLACED ( 337640 62560 ) N ;
    - DEC0.D2.AND7 sky130_fd_sc_hd__and4_2 + PLACED ( 337640 65280 ) FS ;
    - DEC0.D2.ENBUF sky130_fd_sc_hd__clkbuf_2 + PLACED ( 341780 54400 ) FS ;
    - DEC0.D3.ABUF\[0\] sky130_fd_sc_hd__clkbuf_2 + PLACED ( 343620 68000 ) N ;
    - DEC0.D3.ABUF\[1\] sky130_fd_sc_hd__clkbuf_2 + PLACED ( 342240 70720 ) FS ;
    - DEC0.D3.ABUF\[2\] sky130_fd_sc_hd__clkbuf_2 + PLACED ( 342240 73440 ) N ;
    - DEC0.D3.AND0 sky130_fd_sc_hd__nor4b_2 + PLACED ( 337640 68000 ) N ;
    - DEC0.D3.AND1 sky130_fd_sc_hd__and4bb_2 + PLACED ( 337640 70720 ) FS ;
    - DEC0.D3.AND2 sky130_fd_sc_hd__and4bb_2 + PLACED ( 337640 73440 ) N ;
    - DEC0.D3.AND3 sky130_fd_sc_hd__and4b_2 + PLACED ( 337640 76160 ) FS ;
    - DEC0.D3.AND4 sky130_fd_sc_hd__and4bb_2 + PLACED ( 337640 78880 ) N ;
    - DEC0.D3.AND5 sky130_fd_sc_hd__and4b_2 + PLACED ( 337640 81600 ) FS ;
    - DEC0.D3.AND6 sky130_fd_sc_hd__and4b_2 + PLACED ( 337640 84320 ) N ;
    - DEC0.D3.AND7 sky130_fd_sc_hd__and4_2 + PLACED ( 337640 87040 ) FS ;
    - DEC0.D3.ENBUF sky130_fd_sc_hd__clkbuf_2 + PLACED ( 341780 76160 ) FS ;
    - DEC0.TIE sky130_fd_sc_hd__conb_1 + PLACED ( 337640 2720 ) N ;
    - DEC1.D.AND0 sky130_fd_sc_hd__nor3b_4 + PLACED ( 347300 57120 ) N ;
    - DEC1.D.AND1 sky130_fd_sc_hd__and3b_4 + PLACED ( 345920 59840 ) FS ;
    - DEC1.D.AND2 sky130_fd_sc_hd__and3b_4 + PLACED ( 346380 62560 ) N ;
    - DEC1.D.AND3 sky130_fd_sc_hd__and3_4 + PLACED ( 345000 65280 ) FS ;
    - DEC1.D0.ABUF\[0\] sky130_fd_sc_hd__clkbuf_2 + PLACED ( 354200 2720 ) N ;
    - DEC1.D0.ABUF\[1\] sky130_fd_sc_hd__clkbuf_2 + PLACED ( 348680 5440 ) FS ;
    - DEC1.D0.ABUF\[2\] sky130_fd_sc_hd__clkbuf_2 + PLACED ( 349140 8160 ) N ;
    - DEC1.D0.AND0 sky130_fd_sc_hd__nor4b_2 + PLACED ( 348220 2720 ) N ;
    - DEC1.D0.AND1 sky130_fd_sc_hd__and4bb_2 + PLACED ( 344080 5440 ) FS ;
    - DEC1.D0.AND2 sky130_fd_sc_hd__and4bb_2 + PLACED ( 344540 8160 ) N ;
    - DEC1.D0.AND3 sky130_fd_sc_hd__and4b_2 + PLACED ( 343620 10880 ) FS ;
    - DEC1.D0.AND4 sky130_fd_sc_hd__and4bb_2 + PLACED ( 349600 13600 ) N ;
    - DEC1.D0.AND5 sky130_fd_sc_hd__and4b_2 + PLACED ( 346380 16320 ) FS ;
    - DEC1.D0.AND6 sky130_fd_sc_hd__and4b_2 + PLACED ( 346840 19040 ) N ;
    - DEC1.D0.AND7 sky130_fd_sc_hd__and4_2 + PLACED ( 345460 21760 ) FS ;
    - DEC1.D0.ENBUF sky130_fd_sc_hd__clkbuf_2 + PLACED ( 347760 10880 ) FS ;
    - DEC1.D1.ABUF\[0\] sky130_fd_sc_hd__clkbuf_2 + PLACED ( 350980 24480 ) N ;
    - DEC1.D1.ABUF\[1\] sky130_fd_sc_hd__clkbuf_2 + PLACED ( 348680 27200 ) FS ;
    - DEC1.D1.ABUF\[2\] sky130_fd_sc_hd__clkbuf_2 + PLACED ( 349140 29920 ) N ;
    - DEC1.D1.AND0 sky130_fd_sc_hd__nor4b_2 + PLACED ( 345460 24480 ) N ;
    - DEC1.D1.AND1 sky130_fd_sc_hd__and4bb_2 + PLACED ( 344080 27200 ) FS ;
    - DEC1.D1.AND2 sky130_fd_sc_hd__and4bb_2 + PLACED ( 344540 29920 ) N ;
    - DEC1.D1.AND3 sky130_fd_sc_hd__and4b_2 + PLACED ( 343620 32640 ) FS ;
    - DEC1.D1.AND4 sky130_fd_sc_hd__and4bb_2 + PLACED ( 342700 35360 ) N ;
    - DEC1.D1.AND5 sky130_fd_sc_hd__and4b_2 + PLACED ( 341780 38080 ) FS ;
    - DEC1.D1.AND6 sky130_fd_sc_hd__and4b_2 + PLACED ( 342240 40800 ) N ;
    - DEC1.D1.AND7 sky130_fd_sc_hd__and4_2 + PLACED ( 341320 43520 ) FS ;
    - DEC1.D1.ENBUF sky130_fd_sc_hd__clkbuf_2 + PLACED ( 347760 32640 ) FS ;
    - DEC1.D2.ABUF\[0\] sky130_fd_sc_hd__clkbuf_2 + PLACED ( 350980 46240 ) N ;
    - DEC1.D2.ABUF\[1\] sky130_fd_sc_hd__clkbuf_2 + PLACED ( 348680 48960 ) FS ;
    - DEC1.D2.ABUF\[2\] sky130_fd_sc_hd__clkbuf_2 + PLACED ( 349140 51680 ) N ;
    - DEC1.D2.AND0 sky130_fd_sc_hd__nor4b_2 + PLACED ( 345460 46240 ) N ;
    - DEC1.D2.AND1 sky130_fd_sc_hd__and4bb_2 + PLACED ( 344080 48960 ) FS ;
    - DEC1.D2.AND2 sky130_fd_sc_hd__and4bb_2 + PLACED ( 344540 51680 ) N ;
    - DEC1.D2.AND3 sky130_fd_sc_hd__and4b_2 + PLACED ( 343620 54400 ) FS ;
    - DEC1.D2.AND4 sky130_fd_sc_hd__and4bb_2 + PLACED ( 342700 57120 ) N ;
    - DEC1.D2.AND5 sky130_fd_sc_hd__and4b_2 + PLACED ( 341780 59840 ) FS ;
    - DEC1.D2.AND6 sky130_fd_sc_hd__and4b_2 + PLACED ( 342240 62560 ) N ;
    - DEC1.D2.AND7 sky130_fd_sc_hd__and4_2 + PLACED ( 341320 65280 ) FS ;
    - DEC1.D2.ENBUF sky130_fd_sc_hd__clkbuf_2 + PLACED ( 347760 54400 ) FS ;
    - DEC1.D3.ABUF\[0\] sky130_fd_sc_hd__clkbuf_2 + PLACED ( 350980 68000 ) N ;
    - DEC1.D3.ABUF\[1\] sky130_fd_sc_hd__clkbuf_2 + PLACED ( 348680 70720 ) FS ;
    - DEC1.D3.ABUF\[2\] sky130_fd_sc_hd__clkbuf_2 + PLACED ( 349140 73440 ) N ;
    - DEC1.D3.AND0 sky130_fd_sc_hd__nor4b_2 + PLACED ( 345460 68000 ) N ;
    - DEC1.D3.AND1 sky130_fd_sc_hd__and4bb_2 + PLACED ( 344080 70720 ) FS ;
    - DEC1.D3.AND2 sky130_fd_sc_hd__and4bb_2 + PLACED ( 344540 73440 ) N ;
    - DEC1.D3.AND3 sky130_fd_sc_hd__and4b_2 + PLACED ( 343620 76160 ) FS ;
    - DEC1.D3.AND4 sky130_fd_sc_hd__and4bb_2 + PLACED ( 342700 78880 ) N ;
    - DEC1.D3.AND5 sky130_fd_sc_hd__and4b_2 + PLACED ( 341780 81600 ) FS ;
    - DEC1.D3.AND6 sky130_fd_sc_hd__and4b_2 + PLACED ( 342240 84320 ) N ;
    - DEC1.D3.AND7 sky130_fd_sc_hd__and4_2 + PLACED ( 341320 87040 ) FS ;
    - DEC1.D3.ENBUF sky130_fd_sc_hd__clkbuf_2 + PLACED ( 347760 76160 ) FS ;
    - DEC1.TIE sky130_fd_sc_hd__conb_1 + PLACED ( 346840 2720 ) N ;
    - DEC2.D.AND0 sky130_fd_sc_hd__nor3b_4 + PLACED ( 2760 40800 ) N ;
    - DEC2.D.AND1 sky130_fd_sc_hd__and3b_4 + PLACED ( 3220 43520 ) FS ;
    - DEC2.D.AND2 sky130_fd_sc_hd__and3b_4 + PLACED ( 2760 46240 ) N ;
    - DEC2.D.AND3 sky130_fd_sc_hd__and3_4 + PLACED ( 3220 48960 ) FS ;
    - DEC2.D0.ABUF\[0\] sky130_fd_sc_hd__clkbuf_2 + PLACED ( 9660 2720 ) N ;
    - DEC2.D0.ABUF\[1\] sky130_fd_sc_hd__clkbuf_2 + PLACED ( 7820 5440 ) FS ;
    - DEC2.D0.ABUF\[2\] sky130_fd_sc_hd__clkbuf_2 + PLACED ( 7360 8160 ) N ;
    - DEC2.D0.AND0 sky130_fd_sc_hd__nor4b_2 + PLACED ( 4140 2720 ) N ;
    - DEC2.D0.AND1 sky130_fd_sc_hd__and4bb_2 + PLACED ( 3220 5440 ) FS ;
    - DEC2.D0.AND2 sky130_fd_sc_hd__and4bb_2 + PLACED ( 2760 8160 ) N ;
    - DEC2.D0.AND3 sky130_fd_sc_hd__and4b_2 + PLACED ( 3220 10880 ) FS ;
    - DEC2.D0.AND4 sky130_fd_sc_hd__and4bb_2 + PLACED ( 2760 13600 ) N ;
    - DEC2.D0.AND5 sky130_fd_sc_hd__and4b_2 + PLACED ( 3220 16320 ) FS ;
    - DEC2.D0.AND6 sky130_fd_sc_hd__and4b_2 + PLACED ( 2760 19040 ) N ;
    - DEC2.D0.AND7 sky130_fd_sc_hd__and4_2 + PLACED ( 3220 21760 ) FS ;
    - DEC2.D0.ENBUF sky130_fd_sc_hd__clkbuf_2 + PLACED ( 7360 10880 ) FS ;
    - DEC2.D1.ABUF\[0\] sky130_fd_sc_hd__clkbuf_2 + PLACED ( 8280 24480 ) N ;
    - DEC2.D1.ABUF\[1\] sky130_fd_sc_hd__clkbuf_2 + PLACED ( 7820 27200 ) FS ;
    - DEC2.D1.ABUF\[2\] sky130_fd_sc_hd__clkbuf_2 + PLACED ( 7360 29920 ) N ;
    - DEC2.D1.AND0 sky130_fd_sc_hd__nor4b_2 + PLACED ( 2760 24480 ) N ;
    - DEC2.D1.AND1 sky130_fd_sc_hd__and4bb_2 + PLACED ( 3220 27200 ) FS ;
    - DEC2.D1.AND2 sky130_fd_sc_hd__and4bb_2 + PLACED ( 2760 29920 ) N ;
    - DEC2.D1.AND3 sky130_fd_sc_hd__and4b_2 + PLACED ( 3220 32640 ) FS ;
    - DEC2.D1.AND4 sky130_fd_sc_hd__and4bb_2 + PLACED ( 2760 35360 ) N ;
    - DEC2.D1.AND5 sky130_fd_sc_hd__and4b_2 + PLACED ( 3220 38080 ) FS ;
    - DEC2.D1.AND6 sky130_fd_sc_hd__and4b_2 + PLACED ( 9660 40800 ) N ;
    - DEC2.D1.AND7 sky130_fd_sc_hd__and4_2 + PLACED ( 7820 43520 ) FS ;
    - DEC2.D1.ENBUF sky130_fd_sc_hd__clkbuf_2 + PLACED ( 7360 32640 ) FS ;
    - DEC2.D2.ABUF\[0\] sky130_fd_sc_hd__clkbuf_2 + PLACED ( 12880 46240 ) N ;
    - DEC2.D2.ABUF\[1\] sky130_fd_sc_hd__clkbuf_2 + PLACED ( 11960 48960 ) FS ;
    - DEC2.D2.ABUF\[2\] sky130_fd_sc_hd__clkbuf_2 + PLACED ( 7360 51680 ) N ;
    - DEC2.D2.AND0 sky130_fd_sc_hd__nor4b_2 + PLACED ( 7360 46240 ) N ;
    - DEC2.D2.AND1 sky130_fd_sc_hd__and4bb_2 + PLACED ( 7360 48960 ) FS ;
    - DEC2.D2.AND2 sky130_fd_sc_hd__and4bb_2 + PLACED ( 2760 51680 ) N ;
    - DEC2.D2.AND3 sky130_fd_sc_hd__and4b_2 + PLACED ( 3220 54400 ) FS ;
    - DEC2.D2.AND4 sky130_fd_sc_hd__and4bb_2 + PLACED ( 2760 57120 ) N ;
    - DEC2.D2.AND5 sky130_fd_sc_hd__and4b_2 + PLACED ( 3220 59840 ) FS ;
    - DEC2.D2.AND6 sky130_fd_sc_hd__and4b_2 + PLACED ( 2760 62560 ) N ;
    - DEC2.D2.AND7 sky130_fd_sc_hd__and4_2 + PLACED ( 3220 65280 ) FS ;
    - DEC2.D2.ENBUF sky130_fd_sc_hd__clkbuf_2 + PLACED ( 7360 54400 ) FS ;
    - DEC2.D3.ABUF\[0\] sky130_fd_sc_hd__clkbuf_2 + PLACED ( 8280 68000 ) N ;
    - DEC2.D3.ABUF\[1\] sky130_fd_sc_hd__clkbuf_2 + PLACED ( 7820 70720 ) FS ;
    - DEC2.D3.ABUF\[2\] sky130_fd_sc_hd__clkbuf_2 + PLACED ( 7360 73440 ) N ;
    - DEC2.D3.AND0 sky130_fd_sc_hd__nor4b_2 + PLACED ( 2760 68000 ) N ;
    - DEC2.D3.AND1 sky130_fd_sc_hd__and4bb_2 + PLACED ( 3220 70720 ) FS ;
    - DEC2.D3.AND2 sky130_fd_sc_hd__and4bb_2 + PLACED ( 2760 73440 ) N ;
    - DEC2.D3.AND3 sky130_fd_sc_hd__and4b_2 + PLACED ( 3220 76160 ) FS ;
    - DEC2.D3.AND4 sky130_fd_sc_hd__and4bb_2 + PLACED ( 2760 78880 ) N ;
    - DEC2.D3.AND5 sky130_fd_sc_hd__and4b_2 + PLACED ( 3220 81600 ) FS ;
    - DEC2.D3.AND6 sky130_fd_sc_hd__and4b_2 + PLACED ( 2760 84320 ) N ;
    - DEC2.D3.AND7 sky130_fd_sc_hd__and4_2 + PLACED ( 3220 87040 ) FS ;
    - DEC2.D3.ENBUF sky130_fd_sc_hd__clkbuf_2 + PLACED ( 7360 76160 ) FS ;
    - DEC2.TIE sky130_fd_sc_hd__conb_1 + PLACED ( 2760 2720 ) N ;
    - REGF\[10\].RFW.BIT\[0\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 26220 10880 ) FS ;
    - REGF\[10\].RFW.BIT\[0\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 14720 13600 ) N ;
    - REGF\[10\].RFW.BIT\[0\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 19320 13600 ) N ;
    - REGF\[10\].RFW.BIT\[10\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 42320 10880 ) FS ;
    - REGF\[10\].RFW.BIT\[10\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 42320 13600 ) N ;
    - REGF\[10\].RFW.BIT\[10\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 46460 13600 ) N ;
    - REGF\[10\].RFW.BIT\[11\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 50600 10880 ) FS ;
    - REGF\[10\].RFW.BIT\[11\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 50600 13600 ) N ;
    - REGF\[10\].RFW.BIT\[11\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 55200 13600 ) N ;
    - REGF\[10\].RFW.BIT\[12\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 59340 10880 ) FS ;
    - REGF\[10\].RFW.BIT\[12\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 59340 13600 ) N ;
    - REGF\[10\].RFW.BIT\[12\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 63480 13600 ) N ;
    - REGF\[10\].RFW.BIT\[13\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 69000 10880 ) FS ;
    - REGF\[10\].RFW.BIT\[13\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 69000 13600 ) N ;
    - REGF\[10\].RFW.BIT\[13\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 73140 13600 ) N ;
    - REGF\[10\].RFW.BIT\[14\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 77740 10880 ) FS ;
    - REGF\[10\].RFW.BIT\[14\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 77740 13600 ) N ;
    - REGF\[10\].RFW.BIT\[14\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 81880 13600 ) N ;
    - REGF\[10\].RFW.BIT\[15\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 86480 10880 ) FS ;
    - REGF\[10\].RFW.BIT\[15\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 86480 13600 ) N ;
    - REGF\[10\].RFW.BIT\[15\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 90620 13600 ) N ;
    - REGF\[10\].RFW.BIT\[16\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 106260 10880 ) FS ;
    - REGF\[10\].RFW.BIT\[16\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 94760 13600 ) N ;
    - REGF\[10\].RFW.BIT\[16\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 99360 13600 ) N ;
    - REGF\[10\].RFW.BIT\[17\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 113620 10880 ) FS ;
    - REGF\[10\].RFW.BIT\[17\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 113620 13600 ) N ;
    - REGF\[10\].RFW.BIT\[17\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 117760 13600 ) N ;
    - REGF\[10\].RFW.BIT\[18\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 121900 10880 ) FS ;
    - REGF\[10\].RFW.BIT\[18\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 121900 13600 ) N ;
    - REGF\[10\].RFW.BIT\[18\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 126500 13600 ) N ;
    - REGF\[10\].RFW.BIT\[19\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 130640 10880 ) FS ;
    - REGF\[10\].RFW.BIT\[19\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 130640 13600 ) N ;
    - REGF\[10\].RFW.BIT\[19\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 134780 13600 ) N ;
    - REGF\[10\].RFW.BIT\[1\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 34040 10880 ) FS ;
    - REGF\[10\].RFW.BIT\[1\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 33580 13600 ) N ;
    - REGF\[10\].RFW.BIT\[1\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 37720 13600 ) N ;
    - REGF\[10\].RFW.BIT\[20\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 149040 10880 ) FS ;
    - REGF\[10\].RFW.BIT\[20\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 149040 13600 ) N ;
    - REGF\[10\].RFW.BIT\[20\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 153180 13600 ) N ;
    - REGF\[10\].RFW.BIT\[21\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 157780 10880 ) FS ;
    - REGF\[10\].RFW.BIT\[21\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 157780 13600 ) N ;
    - REGF\[10\].RFW.BIT\[21\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 161920 13600 ) N ;
    - REGF\[10\].RFW.BIT\[22\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 166520 10880 ) FS ;
    - REGF\[10\].RFW.BIT\[22\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 166520 13600 ) N ;
    - REGF\[10\].RFW.BIT\[22\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 170660 13600 ) N ;
    - REGF\[10\].RFW.BIT\[23\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 188600 10880 ) FS ;
    - REGF\[10\].RFW.BIT\[23\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 174800 13600 ) N ;
    - REGF\[10\].RFW.BIT\[23\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 179400 13600 ) N ;
    - REGF\[10\].RFW.BIT\[24\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 195960 10880 ) FS ;
    - REGF\[10\].RFW.BIT\[24\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 196420 13600 ) N ;
    - REGF\[10\].RFW.BIT\[24\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 200560 13600 ) N ;
    - REGF\[10\].RFW.BIT\[25\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 204700 10880 ) FS ;
    - REGF\[10\].RFW.BIT\[25\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 204700 13600 ) N ;
    - REGF\[10\].RFW.BIT\[25\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 209300 13600 ) N ;
    - REGF\[10\].RFW.BIT\[26\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 213440 10880 ) FS ;
    - REGF\[10\].RFW.BIT\[26\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 213440 13600 ) N ;
    - REGF\[10\].RFW.BIT\[26\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 217580 13600 ) N ;
    - REGF\[10\].RFW.BIT\[27\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 221720 10880 ) FS ;
    - REGF\[10\].RFW.BIT\[27\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 222180 13600 ) N ;
    - REGF\[10\].RFW.BIT\[27\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 226320 13600 ) N ;
    - REGF\[10\].RFW.BIT\[28\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 231840 10880 ) FS ;
    - REGF\[10\].RFW.BIT\[28\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 231840 13600 ) N ;
    - REGF\[10\].RFW.BIT\[28\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 235980 13600 ) N ;
    - REGF\[10\].RFW.BIT\[29\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 240120 10880 ) FS ;
    - REGF\[10\].RFW.BIT\[29\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 240120 13600 ) N ;
    - REGF\[10\].RFW.BIT\[29\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 244720 13600 ) N ;
    - REGF\[10\].RFW.BIT\[2\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 139380 10880 ) FS ;
    - REGF\[10\].RFW.BIT\[2\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 139380 13600 ) N ;
    - REGF\[10\].RFW.BIT\[2\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 143520 13600 ) N ;
    - REGF\[10\].RFW.BIT\[30\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 269100 10880 ) FS ;
    - REGF\[10\].RFW.BIT\[30\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 257600 13600 ) N ;
    - REGF\[10\].RFW.BIT\[30\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 261740 13600 ) N ;
    - REGF\[10\].RFW.BIT\[31\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 276460 10880 ) FS ;
    - REGF\[10\].RFW.BIT\[31\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 276460 13600 ) N ;
    - REGF\[10\].RFW.BIT\[31\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 281060 13600 ) N ;
    - REGF\[10\].RFW.BIT\[3\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 248860 10880 ) FS ;
    - REGF\[10\].RFW.BIT\[3\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 248860 13600 ) N ;
    - REGF\[10\].RFW.BIT\[3\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 253000 13600 ) N ;
    - REGF\[10\].RFW.BIT\[4\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 285200 10880 ) FS ;
    - REGF\[10\].RFW.BIT\[4\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 285200 13600 ) N ;
    - REGF\[10\].RFW.BIT\[4\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 289340 13600 ) N ;
    - REGF\[10\].RFW.BIT\[5\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 293480 10880 ) FS ;
    - REGF\[10\].RFW.BIT\[5\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 293940 13600 ) N ;
    - REGF\[10\].RFW.BIT\[5\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 298080 13600 ) N ;
    - REGF\[10\].RFW.BIT\[6\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 302220 10880 ) FS ;
    - REGF\[10\].RFW.BIT\[6\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 302220 13600 ) N ;
    - REGF\[10\].RFW.BIT\[6\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 306820 13600 ) N ;
    - REGF\[10\].RFW.BIT\[7\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 311880 10880 ) FS ;
    - REGF\[10\].RFW.BIT\[7\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 311880 13600 ) N ;
    - REGF\[10\].RFW.BIT\[7\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 316020 13600 ) N ;
    - REGF\[10\].RFW.BIT\[8\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 320620 10880 ) FS ;
    - REGF\[10\].RFW.BIT\[8\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 320620 13600 ) N ;
    - REGF\[10\].RFW.BIT\[8\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 324760 13600 ) N ;
    - REGF\[10\].RFW.BIT\[9\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 329360 10880 ) FS ;
    - REGF\[10\].RFW.BIT\[9\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 329360 13600 ) N ;
    - REGF\[10\].RFW.BIT\[9\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 333500 13600 ) N ;
    - REGF\[10\].RFW.CGAND sky130_fd_sc_hd__and2_1 + PLACED ( 185840 10880 ) FS ;
    - REGF\[10\].RFW.CG\[0\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 19780 10880 ) FS ;
    - REGF\[10\].RFW.CG\[1\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 99360 10880 ) FS ;
    - REGF\[10\].RFW.CG\[2\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 179400 10880 ) FS ;
    - REGF\[10\].RFW.CG\[3\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 262200 10880 ) FS ;
    - REGF\[10\].RFW.INV1\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 14720 10880 ) FS ;
    - REGF\[10\].RFW.INV1\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 94760 10880 ) FS ;
    - REGF\[10\].RFW.INV1\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 174800 10880 ) FS ;
    - REGF\[10\].RFW.INV1\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 257600 10880 ) FS ;
    - REGF\[10\].RFW.INV2\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 17020 10880 ) FS ;
    - REGF\[10\].RFW.INV2\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 97060 10880 ) FS ;
    - REGF\[10\].RFW.INV2\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 177100 10880 ) FS ;
    - REGF\[10\].RFW.INV2\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 259900 10880 ) FS ;
    - REGF\[11\].RFW.BIT\[0\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 26220 16320 ) FS ;
    - REGF\[11\].RFW.BIT\[0\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 14720 19040 ) N ;
    - REGF\[11\].RFW.BIT\[0\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 19320 19040 ) N ;
    - REGF\[11\].RFW.BIT\[10\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 42320 16320 ) FS ;
    - REGF\[11\].RFW.BIT\[10\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 42320 19040 ) N ;
    - REGF\[11\].RFW.BIT\[10\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 46460 19040 ) N ;
    - REGF\[11\].RFW.BIT\[11\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 50600 16320 ) FS ;
    - REGF\[11\].RFW.BIT\[11\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 50600 19040 ) N ;
    - REGF\[11\].RFW.BIT\[11\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 55200 19040 ) N ;
    - REGF\[11\].RFW.BIT\[12\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 59340 16320 ) FS ;
    - REGF\[11\].RFW.BIT\[12\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 59340 19040 ) N ;
    - REGF\[11\].RFW.BIT\[12\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 63480 19040 ) N ;
    - REGF\[11\].RFW.BIT\[13\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 69000 16320 ) FS ;
    - REGF\[11\].RFW.BIT\[13\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 69000 19040 ) N ;
    - REGF\[11\].RFW.BIT\[13\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 73140 19040 ) N ;
    - REGF\[11\].RFW.BIT\[14\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 77740 16320 ) FS ;
    - REGF\[11\].RFW.BIT\[14\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 77740 19040 ) N ;
    - REGF\[11\].RFW.BIT\[14\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 81880 19040 ) N ;
    - REGF\[11\].RFW.BIT\[15\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 86480 16320 ) FS ;
    - REGF\[11\].RFW.BIT\[15\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 86480 19040 ) N ;
    - REGF\[11\].RFW.BIT\[15\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 90620 19040 ) N ;
    - REGF\[11\].RFW.BIT\[16\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 106260 16320 ) FS ;
    - REGF\[11\].RFW.BIT\[16\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 94760 19040 ) N ;
    - REGF\[11\].RFW.BIT\[16\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 99360 19040 ) N ;
    - REGF\[11\].RFW.BIT\[17\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 113620 16320 ) FS ;
    - REGF\[11\].RFW.BIT\[17\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 113620 19040 ) N ;
    - REGF\[11\].RFW.BIT\[17\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 117760 19040 ) N ;
    - REGF\[11\].RFW.BIT\[18\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 121900 16320 ) FS ;
    - REGF\[11\].RFW.BIT\[18\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 121900 19040 ) N ;
    - REGF\[11\].RFW.BIT\[18\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 126500 19040 ) N ;
    - REGF\[11\].RFW.BIT\[19\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 130640 16320 ) FS ;
    - REGF\[11\].RFW.BIT\[19\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 130640 19040 ) N ;
    - REGF\[11\].RFW.BIT\[19\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 134780 19040 ) N ;
    - REGF\[11\].RFW.BIT\[1\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 34040 16320 ) FS ;
    - REGF\[11\].RFW.BIT\[1\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 33580 19040 ) N ;
    - REGF\[11\].RFW.BIT\[1\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 37720 19040 ) N ;
    - REGF\[11\].RFW.BIT\[20\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 149040 16320 ) FS ;
    - REGF\[11\].RFW.BIT\[20\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 149040 19040 ) N ;
    - REGF\[11\].RFW.BIT\[20\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 153180 19040 ) N ;
    - REGF\[11\].RFW.BIT\[21\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 157780 16320 ) FS ;
    - REGF\[11\].RFW.BIT\[21\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 157780 19040 ) N ;
    - REGF\[11\].RFW.BIT\[21\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 161920 19040 ) N ;
    - REGF\[11\].RFW.BIT\[22\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 166520 16320 ) FS ;
    - REGF\[11\].RFW.BIT\[22\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 166520 19040 ) N ;
    - REGF\[11\].RFW.BIT\[22\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 170660 19040 ) N ;
    - REGF\[11\].RFW.BIT\[23\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 188600 16320 ) FS ;
    - REGF\[11\].RFW.BIT\[23\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 174800 19040 ) N ;
    - REGF\[11\].RFW.BIT\[23\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 179400 19040 ) N ;
    - REGF\[11\].RFW.BIT\[24\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 195960 16320 ) FS ;
    - REGF\[11\].RFW.BIT\[24\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 196420 19040 ) N ;
    - REGF\[11\].RFW.BIT\[24\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 200560 19040 ) N ;
    - REGF\[11\].RFW.BIT\[25\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 204700 16320 ) FS ;
    - REGF\[11\].RFW.BIT\[25\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 204700 19040 ) N ;
    - REGF\[11\].RFW.BIT\[25\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 209300 19040 ) N ;
    - REGF\[11\].RFW.BIT\[26\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 213440 16320 ) FS ;
    - REGF\[11\].RFW.BIT\[26\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 213440 19040 ) N ;
    - REGF\[11\].RFW.BIT\[26\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 217580 19040 ) N ;
    - REGF\[11\].RFW.BIT\[27\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 221720 16320 ) FS ;
    - REGF\[11\].RFW.BIT\[27\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 222180 19040 ) N ;
    - REGF\[11\].RFW.BIT\[27\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 226320 19040 ) N ;
    - REGF\[11\].RFW.BIT\[28\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 231840 16320 ) FS ;
    - REGF\[11\].RFW.BIT\[28\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 231840 19040 ) N ;
    - REGF\[11\].RFW.BIT\[28\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 235980 19040 ) N ;
    - REGF\[11\].RFW.BIT\[29\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 240120 16320 ) FS ;
    - REGF\[11\].RFW.BIT\[29\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 240120 19040 ) N ;
    - REGF\[11\].RFW.BIT\[29\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 244720 19040 ) N ;
    - REGF\[11\].RFW.BIT\[2\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 139380 16320 ) FS ;
    - REGF\[11\].RFW.BIT\[2\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 139380 19040 ) N ;
    - REGF\[11\].RFW.BIT\[2\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 143520 19040 ) N ;
    - REGF\[11\].RFW.BIT\[30\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 269100 16320 ) FS ;
    - REGF\[11\].RFW.BIT\[30\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 257600 19040 ) N ;
    - REGF\[11\].RFW.BIT\[30\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 261740 19040 ) N ;
    - REGF\[11\].RFW.BIT\[31\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 276460 16320 ) FS ;
    - REGF\[11\].RFW.BIT\[31\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 276460 19040 ) N ;
    - REGF\[11\].RFW.BIT\[31\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 281060 19040 ) N ;
    - REGF\[11\].RFW.BIT\[3\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 248860 16320 ) FS ;
    - REGF\[11\].RFW.BIT\[3\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 248860 19040 ) N ;
    - REGF\[11\].RFW.BIT\[3\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 253000 19040 ) N ;
    - REGF\[11\].RFW.BIT\[4\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 285200 16320 ) FS ;
    - REGF\[11\].RFW.BIT\[4\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 285200 19040 ) N ;
    - REGF\[11\].RFW.BIT\[4\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 289340 19040 ) N ;
    - REGF\[11\].RFW.BIT\[5\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 293480 16320 ) FS ;
    - REGF\[11\].RFW.BIT\[5\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 293940 19040 ) N ;
    - REGF\[11\].RFW.BIT\[5\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 298080 19040 ) N ;
    - REGF\[11\].RFW.BIT\[6\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 302220 16320 ) FS ;
    - REGF\[11\].RFW.BIT\[6\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 302220 19040 ) N ;
    - REGF\[11\].RFW.BIT\[6\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 306820 19040 ) N ;
    - REGF\[11\].RFW.BIT\[7\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 311880 16320 ) FS ;
    - REGF\[11\].RFW.BIT\[7\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 311880 19040 ) N ;
    - REGF\[11\].RFW.BIT\[7\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 316020 19040 ) N ;
    - REGF\[11\].RFW.BIT\[8\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 320620 16320 ) FS ;
    - REGF\[11\].RFW.BIT\[8\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 320620 19040 ) N ;
    - REGF\[11\].RFW.BIT\[8\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 324760 19040 ) N ;
    - REGF\[11\].RFW.BIT\[9\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 329360 16320 ) FS ;
    - REGF\[11\].RFW.BIT\[9\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 329360 19040 ) N ;
    - REGF\[11\].RFW.BIT\[9\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 333500 19040 ) N ;
    - REGF\[11\].RFW.CGAND sky130_fd_sc_hd__and2_1 + PLACED ( 185840 16320 ) FS ;
    - REGF\[11\].RFW.CG\[0\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 19780 16320 ) FS ;
    - REGF\[11\].RFW.CG\[1\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 99360 16320 ) FS ;
    - REGF\[11\].RFW.CG\[2\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 179400 16320 ) FS ;
    - REGF\[11\].RFW.CG\[3\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 262200 16320 ) FS ;
    - REGF\[11\].RFW.INV1\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 14720 16320 ) FS ;
    - REGF\[11\].RFW.INV1\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 94760 16320 ) FS ;
    - REGF\[11\].RFW.INV1\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 174800 16320 ) FS ;
    - REGF\[11\].RFW.INV1\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 257600 16320 ) FS ;
    - REGF\[11\].RFW.INV2\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 17020 16320 ) FS ;
    - REGF\[11\].RFW.INV2\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 97060 16320 ) FS ;
    - REGF\[11\].RFW.INV2\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 177100 16320 ) FS ;
    - REGF\[11\].RFW.INV2\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 259900 16320 ) FS ;
    - REGF\[12\].RFW.BIT\[0\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 26220 21760 ) FS ;
    - REGF\[12\].RFW.BIT\[0\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 14720 24480 ) N ;
    - REGF\[12\].RFW.BIT\[0\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 18860 24480 ) N ;
    - REGF\[12\].RFW.BIT\[10\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 42320 21760 ) FS ;
    - REGF\[12\].RFW.BIT\[10\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 42320 24480 ) N ;
    - REGF\[12\].RFW.BIT\[10\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 46460 24480 ) N ;
    - REGF\[12\].RFW.BIT\[11\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 50600 21760 ) FS ;
    - REGF\[12\].RFW.BIT\[11\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 51060 24480 ) N ;
    - REGF\[12\].RFW.BIT\[11\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 55200 24480 ) N ;
    - REGF\[12\].RFW.BIT\[12\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 59340 21760 ) FS ;
    - REGF\[12\].RFW.BIT\[12\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 59340 24480 ) N ;
    - REGF\[12\].RFW.BIT\[12\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 63940 24480 ) N ;
    - REGF\[12\].RFW.BIT\[13\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 69000 21760 ) FS ;
    - REGF\[12\].RFW.BIT\[13\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 69000 24480 ) N ;
    - REGF\[12\].RFW.BIT\[13\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 73140 24480 ) N ;
    - REGF\[12\].RFW.BIT\[14\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 77740 21760 ) FS ;
    - REGF\[12\].RFW.BIT\[14\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 77740 24480 ) N ;
    - REGF\[12\].RFW.BIT\[14\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 81880 24480 ) N ;
    - REGF\[12\].RFW.BIT\[15\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 86480 21760 ) FS ;
    - REGF\[12\].RFW.BIT\[15\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 86480 24480 ) N ;
    - REGF\[12\].RFW.BIT\[15\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 90620 24480 ) N ;
    - REGF\[12\].RFW.BIT\[16\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 106260 21760 ) FS ;
    - REGF\[12\].RFW.BIT\[16\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 94760 24480 ) N ;
    - REGF\[12\].RFW.BIT\[16\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 99360 24480 ) N ;
    - REGF\[12\].RFW.BIT\[17\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 113620 21760 ) FS ;
    - REGF\[12\].RFW.BIT\[17\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 113620 24480 ) N ;
    - REGF\[12\].RFW.BIT\[17\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 117760 24480 ) N ;
    - REGF\[12\].RFW.BIT\[18\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 121900 21760 ) FS ;
    - REGF\[12\].RFW.BIT\[18\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 121900 24480 ) N ;
    - REGF\[12\].RFW.BIT\[18\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 126500 24480 ) N ;
    - REGF\[12\].RFW.BIT\[19\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 130640 21760 ) FS ;
    - REGF\[12\].RFW.BIT\[19\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 130640 24480 ) N ;
    - REGF\[12\].RFW.BIT\[19\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 134780 24480 ) N ;
    - REGF\[12\].RFW.BIT\[1\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 34040 21760 ) FS ;
    - REGF\[12\].RFW.BIT\[1\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 33580 24480 ) N ;
    - REGF\[12\].RFW.BIT\[1\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 38180 24480 ) N ;
    - REGF\[12\].RFW.BIT\[20\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 149040 21760 ) FS ;
    - REGF\[12\].RFW.BIT\[20\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 149040 24480 ) N ;
    - REGF\[12\].RFW.BIT\[20\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 153180 24480 ) N ;
    - REGF\[12\].RFW.BIT\[21\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 157780 21760 ) FS ;
    - REGF\[12\].RFW.BIT\[21\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 157780 24480 ) N ;
    - REGF\[12\].RFW.BIT\[21\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 161920 24480 ) N ;
    - REGF\[12\].RFW.BIT\[22\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 166520 21760 ) FS ;
    - REGF\[12\].RFW.BIT\[22\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 166520 24480 ) N ;
    - REGF\[12\].RFW.BIT\[22\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 170660 24480 ) N ;
    - REGF\[12\].RFW.BIT\[23\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 188600 21760 ) FS ;
    - REGF\[12\].RFW.BIT\[23\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 174800 24480 ) N ;
    - REGF\[12\].RFW.BIT\[23\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 179400 24480 ) N ;
    - REGF\[12\].RFW.BIT\[24\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 195960 21760 ) FS ;
    - REGF\[12\].RFW.BIT\[24\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 196420 24480 ) N ;
    - REGF\[12\].RFW.BIT\[24\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 200560 24480 ) N ;
    - REGF\[12\].RFW.BIT\[25\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 204700 21760 ) FS ;
    - REGF\[12\].RFW.BIT\[25\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 204700 24480 ) N ;
    - REGF\[12\].RFW.BIT\[25\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 209300 24480 ) N ;
    - REGF\[12\].RFW.BIT\[26\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 213440 21760 ) FS ;
    - REGF\[12\].RFW.BIT\[26\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 213440 24480 ) N ;
    - REGF\[12\].RFW.BIT\[26\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 217580 24480 ) N ;
    - REGF\[12\].RFW.BIT\[27\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 221720 21760 ) FS ;
    - REGF\[12\].RFW.BIT\[27\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 222180 24480 ) N ;
    - REGF\[12\].RFW.BIT\[27\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 226320 24480 ) N ;
    - REGF\[12\].RFW.BIT\[28\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 231840 21760 ) FS ;
    - REGF\[12\].RFW.BIT\[28\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 231840 24480 ) N ;
    - REGF\[12\].RFW.BIT\[28\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 235980 24480 ) N ;
    - REGF\[12\].RFW.BIT\[29\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 240120 21760 ) FS ;
    - REGF\[12\].RFW.BIT\[29\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 240120 24480 ) N ;
    - REGF\[12\].RFW.BIT\[29\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 244720 24480 ) N ;
    - REGF\[12\].RFW.BIT\[2\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 139380 21760 ) FS ;
    - REGF\[12\].RFW.BIT\[2\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 139380 24480 ) N ;
    - REGF\[12\].RFW.BIT\[2\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 143520 24480 ) N ;
    - REGF\[12\].RFW.BIT\[30\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 269100 21760 ) FS ;
    - REGF\[12\].RFW.BIT\[30\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 257600 24480 ) N ;
    - REGF\[12\].RFW.BIT\[30\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 261740 24480 ) N ;
    - REGF\[12\].RFW.BIT\[31\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 276460 21760 ) FS ;
    - REGF\[12\].RFW.BIT\[31\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 276460 24480 ) N ;
    - REGF\[12\].RFW.BIT\[31\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 281060 24480 ) N ;
    - REGF\[12\].RFW.BIT\[3\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 248860 21760 ) FS ;
    - REGF\[12\].RFW.BIT\[3\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 248860 24480 ) N ;
    - REGF\[12\].RFW.BIT\[3\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 253000 24480 ) N ;
    - REGF\[12\].RFW.BIT\[4\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 285200 21760 ) FS ;
    - REGF\[12\].RFW.BIT\[4\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 285200 24480 ) N ;
    - REGF\[12\].RFW.BIT\[4\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 289340 24480 ) N ;
    - REGF\[12\].RFW.BIT\[5\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 293480 21760 ) FS ;
    - REGF\[12\].RFW.BIT\[5\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 293940 24480 ) N ;
    - REGF\[12\].RFW.BIT\[5\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 298080 24480 ) N ;
    - REGF\[12\].RFW.BIT\[6\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 302220 21760 ) FS ;
    - REGF\[12\].RFW.BIT\[6\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 302220 24480 ) N ;
    - REGF\[12\].RFW.BIT\[6\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 306820 24480 ) N ;
    - REGF\[12\].RFW.BIT\[7\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 311880 21760 ) FS ;
    - REGF\[12\].RFW.BIT\[7\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 311880 24480 ) N ;
    - REGF\[12\].RFW.BIT\[7\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 316020 24480 ) N ;
    - REGF\[12\].RFW.BIT\[8\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 320620 21760 ) FS ;
    - REGF\[12\].RFW.BIT\[8\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 320620 24480 ) N ;
    - REGF\[12\].RFW.BIT\[8\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 324760 24480 ) N ;
    - REGF\[12\].RFW.BIT\[9\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 329360 21760 ) FS ;
    - REGF\[12\].RFW.BIT\[9\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 329360 24480 ) N ;
    - REGF\[12\].RFW.BIT\[9\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 333500 24480 ) N ;
    - REGF\[12\].RFW.CGAND sky130_fd_sc_hd__and2_1 + PLACED ( 185840 21760 ) FS ;
    - REGF\[12\].RFW.CG\[0\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 19780 21760 ) FS ;
    - REGF\[12\].RFW.CG\[1\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 99360 21760 ) FS ;
    - REGF\[12\].RFW.CG\[2\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 179400 21760 ) FS ;
    - REGF\[12\].RFW.CG\[3\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 262200 21760 ) FS ;
    - REGF\[12\].RFW.INV1\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 14720 21760 ) FS ;
    - REGF\[12\].RFW.INV1\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 94760 21760 ) FS ;
    - REGF\[12\].RFW.INV1\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 174800 21760 ) FS ;
    - REGF\[12\].RFW.INV1\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 257600 21760 ) FS ;
    - REGF\[12\].RFW.INV2\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 17020 21760 ) FS ;
    - REGF\[12\].RFW.INV2\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 97060 21760 ) FS ;
    - REGF\[12\].RFW.INV2\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 177100 21760 ) FS ;
    - REGF\[12\].RFW.INV2\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 259900 21760 ) FS ;
    - REGF\[13\].RFW.BIT\[0\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 26220 27200 ) FS ;
    - REGF\[13\].RFW.BIT\[0\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 14720 29920 ) N ;
    - REGF\[13\].RFW.BIT\[0\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 18860 29920 ) N ;
    - REGF\[13\].RFW.BIT\[10\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 42320 27200 ) FS ;
    - REGF\[13\].RFW.BIT\[10\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 42320 29920 ) N ;
    - REGF\[13\].RFW.BIT\[10\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 46460 29920 ) N ;
    - REGF\[13\].RFW.BIT\[11\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 50600 27200 ) FS ;
    - REGF\[13\].RFW.BIT\[11\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 51060 29920 ) N ;
    - REGF\[13\].RFW.BIT\[11\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 55200 29920 ) N ;
    - REGF\[13\].RFW.BIT\[12\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 59340 27200 ) FS ;
    - REGF\[13\].RFW.BIT\[12\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 59340 29920 ) N ;
    - REGF\[13\].RFW.BIT\[12\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 63940 29920 ) N ;
    - REGF\[13\].RFW.BIT\[13\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 69000 27200 ) FS ;
    - REGF\[13\].RFW.BIT\[13\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 69000 29920 ) N ;
    - REGF\[13\].RFW.BIT\[13\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 73140 29920 ) N ;
    - REGF\[13\].RFW.BIT\[14\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 77740 27200 ) FS ;
    - REGF\[13\].RFW.BIT\[14\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 77740 29920 ) N ;
    - REGF\[13\].RFW.BIT\[14\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 81880 29920 ) N ;
    - REGF\[13\].RFW.BIT\[15\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 86480 27200 ) FS ;
    - REGF\[13\].RFW.BIT\[15\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 86480 29920 ) N ;
    - REGF\[13\].RFW.BIT\[15\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 90620 29920 ) N ;
    - REGF\[13\].RFW.BIT\[16\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 106260 27200 ) FS ;
    - REGF\[13\].RFW.BIT\[16\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 94760 29920 ) N ;
    - REGF\[13\].RFW.BIT\[16\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 99360 29920 ) N ;
    - REGF\[13\].RFW.BIT\[17\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 113620 27200 ) FS ;
    - REGF\[13\].RFW.BIT\[17\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 113620 29920 ) N ;
    - REGF\[13\].RFW.BIT\[17\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 117760 29920 ) N ;
    - REGF\[13\].RFW.BIT\[18\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 121900 27200 ) FS ;
    - REGF\[13\].RFW.BIT\[18\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 121900 29920 ) N ;
    - REGF\[13\].RFW.BIT\[18\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 126500 29920 ) N ;
    - REGF\[13\].RFW.BIT\[19\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 130640 27200 ) FS ;
    - REGF\[13\].RFW.BIT\[19\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 130640 29920 ) N ;
    - REGF\[13\].RFW.BIT\[19\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 134780 29920 ) N ;
    - REGF\[13\].RFW.BIT\[1\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 34040 27200 ) FS ;
    - REGF\[13\].RFW.BIT\[1\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 33580 29920 ) N ;
    - REGF\[13\].RFW.BIT\[1\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 38180 29920 ) N ;
    - REGF\[13\].RFW.BIT\[20\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 149040 27200 ) FS ;
    - REGF\[13\].RFW.BIT\[20\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 149040 29920 ) N ;
    - REGF\[13\].RFW.BIT\[20\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 153180 29920 ) N ;
    - REGF\[13\].RFW.BIT\[21\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 157780 27200 ) FS ;
    - REGF\[13\].RFW.BIT\[21\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 157780 29920 ) N ;
    - REGF\[13\].RFW.BIT\[21\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 161920 29920 ) N ;
    - REGF\[13\].RFW.BIT\[22\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 166520 27200 ) FS ;
    - REGF\[13\].RFW.BIT\[22\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 166520 29920 ) N ;
    - REGF\[13\].RFW.BIT\[22\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 170660 29920 ) N ;
    - REGF\[13\].RFW.BIT\[23\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 188600 27200 ) FS ;
    - REGF\[13\].RFW.BIT\[23\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 174800 29920 ) N ;
    - REGF\[13\].RFW.BIT\[23\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 179400 29920 ) N ;
    - REGF\[13\].RFW.BIT\[24\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 195960 27200 ) FS ;
    - REGF\[13\].RFW.BIT\[24\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 196420 29920 ) N ;
    - REGF\[13\].RFW.BIT\[24\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 200560 29920 ) N ;
    - REGF\[13\].RFW.BIT\[25\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 204700 27200 ) FS ;
    - REGF\[13\].RFW.BIT\[25\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 204700 29920 ) N ;
    - REGF\[13\].RFW.BIT\[25\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 209300 29920 ) N ;
    - REGF\[13\].RFW.BIT\[26\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 213440 27200 ) FS ;
    - REGF\[13\].RFW.BIT\[26\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 213440 29920 ) N ;
    - REGF\[13\].RFW.BIT\[26\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 217580 29920 ) N ;
    - REGF\[13\].RFW.BIT\[27\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 221720 27200 ) FS ;
    - REGF\[13\].RFW.BIT\[27\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 222180 29920 ) N ;
    - REGF\[13\].RFW.BIT\[27\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 226320 29920 ) N ;
    - REGF\[13\].RFW.BIT\[28\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 231840 27200 ) FS ;
    - REGF\[13\].RFW.BIT\[28\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 231840 29920 ) N ;
    - REGF\[13\].RFW.BIT\[28\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 235980 29920 ) N ;
    - REGF\[13\].RFW.BIT\[29\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 240120 27200 ) FS ;
    - REGF\[13\].RFW.BIT\[29\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 240120 29920 ) N ;
    - REGF\[13\].RFW.BIT\[29\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 244720 29920 ) N ;
    - REGF\[13\].RFW.BIT\[2\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 139380 27200 ) FS ;
    - REGF\[13\].RFW.BIT\[2\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 139380 29920 ) N ;
    - REGF\[13\].RFW.BIT\[2\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 143520 29920 ) N ;
    - REGF\[13\].RFW.BIT\[30\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 269100 27200 ) FS ;
    - REGF\[13\].RFW.BIT\[30\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 257600 29920 ) N ;
    - REGF\[13\].RFW.BIT\[30\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 261740 29920 ) N ;
    - REGF\[13\].RFW.BIT\[31\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 276460 27200 ) FS ;
    - REGF\[13\].RFW.BIT\[31\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 276460 29920 ) N ;
    - REGF\[13\].RFW.BIT\[31\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 281060 29920 ) N ;
    - REGF\[13\].RFW.BIT\[3\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 248860 27200 ) FS ;
    - REGF\[13\].RFW.BIT\[3\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 248860 29920 ) N ;
    - REGF\[13\].RFW.BIT\[3\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 253000 29920 ) N ;
    - REGF\[13\].RFW.BIT\[4\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 285200 27200 ) FS ;
    - REGF\[13\].RFW.BIT\[4\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 285200 29920 ) N ;
    - REGF\[13\].RFW.BIT\[4\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 289340 29920 ) N ;
    - REGF\[13\].RFW.BIT\[5\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 293480 27200 ) FS ;
    - REGF\[13\].RFW.BIT\[5\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 293940 29920 ) N ;
    - REGF\[13\].RFW.BIT\[5\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 298080 29920 ) N ;
    - REGF\[13\].RFW.BIT\[6\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 302220 27200 ) FS ;
    - REGF\[13\].RFW.BIT\[6\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 302220 29920 ) N ;
    - REGF\[13\].RFW.BIT\[6\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 306820 29920 ) N ;
    - REGF\[13\].RFW.BIT\[7\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 311880 27200 ) FS ;
    - REGF\[13\].RFW.BIT\[7\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 311880 29920 ) N ;
    - REGF\[13\].RFW.BIT\[7\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 316020 29920 ) N ;
    - REGF\[13\].RFW.BIT\[8\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 320620 27200 ) FS ;
    - REGF\[13\].RFW.BIT\[8\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 320620 29920 ) N ;
    - REGF\[13\].RFW.BIT\[8\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 324760 29920 ) N ;
    - REGF\[13\].RFW.BIT\[9\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 329360 27200 ) FS ;
    - REGF\[13\].RFW.BIT\[9\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 329360 29920 ) N ;
    - REGF\[13\].RFW.BIT\[9\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 333500 29920 ) N ;
    - REGF\[13\].RFW.CGAND sky130_fd_sc_hd__and2_1 + PLACED ( 185840 27200 ) FS ;
    - REGF\[13\].RFW.CG\[0\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 19780 27200 ) FS ;
    - REGF\[13\].RFW.CG\[1\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 99360 27200 ) FS ;
    - REGF\[13\].RFW.CG\[2\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 179400 27200 ) FS ;
    - REGF\[13\].RFW.CG\[3\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 262200 27200 ) FS ;
    - REGF\[13\].RFW.INV1\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 14720 27200 ) FS ;
    - REGF\[13\].RFW.INV1\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 94760 27200 ) FS ;
    - REGF\[13\].RFW.INV1\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 174800 27200 ) FS ;
    - REGF\[13\].RFW.INV1\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 257600 27200 ) FS ;
    - REGF\[13\].RFW.INV2\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 17020 27200 ) FS ;
    - REGF\[13\].RFW.INV2\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 97060 27200 ) FS ;
    - REGF\[13\].RFW.INV2\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 177100 27200 ) FS ;
    - REGF\[13\].RFW.INV2\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 259900 27200 ) FS ;
    - REGF\[14\].RFW.BIT\[0\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 26220 32640 ) FS ;
    - REGF\[14\].RFW.BIT\[0\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 14720 35360 ) N ;
    - REGF\[14\].RFW.BIT\[0\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 19320 35360 ) N ;
    - REGF\[14\].RFW.BIT\[10\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 42320 32640 ) FS ;
    - REGF\[14\].RFW.BIT\[10\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 42320 35360 ) N ;
    - REGF\[14\].RFW.BIT\[10\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 46460 35360 ) N ;
    - REGF\[14\].RFW.BIT\[11\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 50600 32640 ) FS ;
    - REGF\[14\].RFW.BIT\[11\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 50600 35360 ) N ;
    - REGF\[14\].RFW.BIT\[11\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 55200 35360 ) N ;
    - REGF\[14\].RFW.BIT\[12\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 59340 32640 ) FS ;
    - REGF\[14\].RFW.BIT\[12\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 59340 35360 ) N ;
    - REGF\[14\].RFW.BIT\[12\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 63480 35360 ) N ;
    - REGF\[14\].RFW.BIT\[13\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 69000 32640 ) FS ;
    - REGF\[14\].RFW.BIT\[13\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 69000 35360 ) N ;
    - REGF\[14\].RFW.BIT\[13\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 73140 35360 ) N ;
    - REGF\[14\].RFW.BIT\[14\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 77740 32640 ) FS ;
    - REGF\[14\].RFW.BIT\[14\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 77740 35360 ) N ;
    - REGF\[14\].RFW.BIT\[14\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 81880 35360 ) N ;
    - REGF\[14\].RFW.BIT\[15\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 86480 32640 ) FS ;
    - REGF\[14\].RFW.BIT\[15\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 86480 35360 ) N ;
    - REGF\[14\].RFW.BIT\[15\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 90620 35360 ) N ;
    - REGF\[14\].RFW.BIT\[16\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 106260 32640 ) FS ;
    - REGF\[14\].RFW.BIT\[16\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 94760 35360 ) N ;
    - REGF\[14\].RFW.BIT\[16\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 99360 35360 ) N ;
    - REGF\[14\].RFW.BIT\[17\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 113620 32640 ) FS ;
    - REGF\[14\].RFW.BIT\[17\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 113620 35360 ) N ;
    - REGF\[14\].RFW.BIT\[17\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 117760 35360 ) N ;
    - REGF\[14\].RFW.BIT\[18\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 121900 32640 ) FS ;
    - REGF\[14\].RFW.BIT\[18\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 121900 35360 ) N ;
    - REGF\[14\].RFW.BIT\[18\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 126500 35360 ) N ;
    - REGF\[14\].RFW.BIT\[19\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 130640 32640 ) FS ;
    - REGF\[14\].RFW.BIT\[19\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 130640 35360 ) N ;
    - REGF\[14\].RFW.BIT\[19\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 134780 35360 ) N ;
    - REGF\[14\].RFW.BIT\[1\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 34040 32640 ) FS ;
    - REGF\[14\].RFW.BIT\[1\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 33580 35360 ) N ;
    - REGF\[14\].RFW.BIT\[1\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 37720 35360 ) N ;
    - REGF\[14\].RFW.BIT\[20\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 149040 32640 ) FS ;
    - REGF\[14\].RFW.BIT\[20\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 149040 35360 ) N ;
    - REGF\[14\].RFW.BIT\[20\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 153180 35360 ) N ;
    - REGF\[14\].RFW.BIT\[21\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 157780 32640 ) FS ;
    - REGF\[14\].RFW.BIT\[21\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 157780 35360 ) N ;
    - REGF\[14\].RFW.BIT\[21\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 161920 35360 ) N ;
    - REGF\[14\].RFW.BIT\[22\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 166520 32640 ) FS ;
    - REGF\[14\].RFW.BIT\[22\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 166520 35360 ) N ;
    - REGF\[14\].RFW.BIT\[22\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 170660 35360 ) N ;
    - REGF\[14\].RFW.BIT\[23\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 188600 32640 ) FS ;
    - REGF\[14\].RFW.BIT\[23\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 174800 35360 ) N ;
    - REGF\[14\].RFW.BIT\[23\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 179400 35360 ) N ;
    - REGF\[14\].RFW.BIT\[24\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 195960 32640 ) FS ;
    - REGF\[14\].RFW.BIT\[24\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 196420 35360 ) N ;
    - REGF\[14\].RFW.BIT\[24\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 200560 35360 ) N ;
    - REGF\[14\].RFW.BIT\[25\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 204700 32640 ) FS ;
    - REGF\[14\].RFW.BIT\[25\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 204700 35360 ) N ;
    - REGF\[14\].RFW.BIT\[25\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 209300 35360 ) N ;
    - REGF\[14\].RFW.BIT\[26\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 213440 32640 ) FS ;
    - REGF\[14\].RFW.BIT\[26\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 213440 35360 ) N ;
    - REGF\[14\].RFW.BIT\[26\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 217580 35360 ) N ;
    - REGF\[14\].RFW.BIT\[27\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 221720 32640 ) FS ;
    - REGF\[14\].RFW.BIT\[27\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 222180 35360 ) N ;
    - REGF\[14\].RFW.BIT\[27\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 226320 35360 ) N ;
    - REGF\[14\].RFW.BIT\[28\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 231840 32640 ) FS ;
    - REGF\[14\].RFW.BIT\[28\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 231840 35360 ) N ;
    - REGF\[14\].RFW.BIT\[28\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 235980 35360 ) N ;
    - REGF\[14\].RFW.BIT\[29\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 240120 32640 ) FS ;
    - REGF\[14\].RFW.BIT\[29\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 240120 35360 ) N ;
    - REGF\[14\].RFW.BIT\[29\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 244720 35360 ) N ;
    - REGF\[14\].RFW.BIT\[2\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 139380 32640 ) FS ;
    - REGF\[14\].RFW.BIT\[2\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 139380 35360 ) N ;
    - REGF\[14\].RFW.BIT\[2\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 143520 35360 ) N ;
    - REGF\[14\].RFW.BIT\[30\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 269100 32640 ) FS ;
    - REGF\[14\].RFW.BIT\[30\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 257600 35360 ) N ;
    - REGF\[14\].RFW.BIT\[30\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 261740 35360 ) N ;
    - REGF\[14\].RFW.BIT\[31\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 276460 32640 ) FS ;
    - REGF\[14\].RFW.BIT\[31\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 276460 35360 ) N ;
    - REGF\[14\].RFW.BIT\[31\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 281060 35360 ) N ;
    - REGF\[14\].RFW.BIT\[3\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 248860 32640 ) FS ;
    - REGF\[14\].RFW.BIT\[3\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 248860 35360 ) N ;
    - REGF\[14\].RFW.BIT\[3\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 253000 35360 ) N ;
    - REGF\[14\].RFW.BIT\[4\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 285200 32640 ) FS ;
    - REGF\[14\].RFW.BIT\[4\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 285200 35360 ) N ;
    - REGF\[14\].RFW.BIT\[4\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 289340 35360 ) N ;
    - REGF\[14\].RFW.BIT\[5\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 293480 32640 ) FS ;
    - REGF\[14\].RFW.BIT\[5\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 293940 35360 ) N ;
    - REGF\[14\].RFW.BIT\[5\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 298080 35360 ) N ;
    - REGF\[14\].RFW.BIT\[6\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 302220 32640 ) FS ;
    - REGF\[14\].RFW.BIT\[6\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 302220 35360 ) N ;
    - REGF\[14\].RFW.BIT\[6\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 306820 35360 ) N ;
    - REGF\[14\].RFW.BIT\[7\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 311880 32640 ) FS ;
    - REGF\[14\].RFW.BIT\[7\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 311880 35360 ) N ;
    - REGF\[14\].RFW.BIT\[7\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 316020 35360 ) N ;
    - REGF\[14\].RFW.BIT\[8\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 320620 32640 ) FS ;
    - REGF\[14\].RFW.BIT\[8\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 320620 35360 ) N ;
    - REGF\[14\].RFW.BIT\[8\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 324760 35360 ) N ;
    - REGF\[14\].RFW.BIT\[9\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 329360 32640 ) FS ;
    - REGF\[14\].RFW.BIT\[9\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 329360 35360 ) N ;
    - REGF\[14\].RFW.BIT\[9\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 333500 35360 ) N ;
    - REGF\[14\].RFW.CGAND sky130_fd_sc_hd__and2_1 + PLACED ( 185840 32640 ) FS ;
    - REGF\[14\].RFW.CG\[0\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 19780 32640 ) FS ;
    - REGF\[14\].RFW.CG\[1\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 99360 32640 ) FS ;
    - REGF\[14\].RFW.CG\[2\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 179400 32640 ) FS ;
    - REGF\[14\].RFW.CG\[3\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 262200 32640 ) FS ;
    - REGF\[14\].RFW.INV1\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 14720 32640 ) FS ;
    - REGF\[14\].RFW.INV1\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 94760 32640 ) FS ;
    - REGF\[14\].RFW.INV1\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 174800 32640 ) FS ;
    - REGF\[14\].RFW.INV1\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 257600 32640 ) FS ;
    - REGF\[14\].RFW.INV2\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 17020 32640 ) FS ;
    - REGF\[14\].RFW.INV2\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 97060 32640 ) FS ;
    - REGF\[14\].RFW.INV2\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 177100 32640 ) FS ;
    - REGF\[14\].RFW.INV2\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 259900 32640 ) FS ;
    - REGF\[15\].RFW.BIT\[0\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 26220 38080 ) FS ;
    - REGF\[15\].RFW.BIT\[0\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 14720 40800 ) N ;
    - REGF\[15\].RFW.BIT\[0\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 18860 40800 ) N ;
    - REGF\[15\].RFW.BIT\[10\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 42320 38080 ) FS ;
    - REGF\[15\].RFW.BIT\[10\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 42320 40800 ) N ;
    - REGF\[15\].RFW.BIT\[10\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 46460 40800 ) N ;
    - REGF\[15\].RFW.BIT\[11\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 50600 38080 ) FS ;
    - REGF\[15\].RFW.BIT\[11\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 51060 40800 ) N ;
    - REGF\[15\].RFW.BIT\[11\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 55200 40800 ) N ;
    - REGF\[15\].RFW.BIT\[12\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 59340 38080 ) FS ;
    - REGF\[15\].RFW.BIT\[12\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 59340 40800 ) N ;
    - REGF\[15\].RFW.BIT\[12\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 63940 40800 ) N ;
    - REGF\[15\].RFW.BIT\[13\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 69000 38080 ) FS ;
    - REGF\[15\].RFW.BIT\[13\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 69000 40800 ) N ;
    - REGF\[15\].RFW.BIT\[13\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 73140 40800 ) N ;
    - REGF\[15\].RFW.BIT\[14\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 77740 38080 ) FS ;
    - REGF\[15\].RFW.BIT\[14\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 77740 40800 ) N ;
    - REGF\[15\].RFW.BIT\[14\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 81880 40800 ) N ;
    - REGF\[15\].RFW.BIT\[15\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 86480 38080 ) FS ;
    - REGF\[15\].RFW.BIT\[15\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 86480 40800 ) N ;
    - REGF\[15\].RFW.BIT\[15\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 90620 40800 ) N ;
    - REGF\[15\].RFW.BIT\[16\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 106260 38080 ) FS ;
    - REGF\[15\].RFW.BIT\[16\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 94760 40800 ) N ;
    - REGF\[15\].RFW.BIT\[16\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 99360 40800 ) N ;
    - REGF\[15\].RFW.BIT\[17\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 113620 38080 ) FS ;
    - REGF\[15\].RFW.BIT\[17\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 113620 40800 ) N ;
    - REGF\[15\].RFW.BIT\[17\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 117760 40800 ) N ;
    - REGF\[15\].RFW.BIT\[18\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 121900 38080 ) FS ;
    - REGF\[15\].RFW.BIT\[18\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 121900 40800 ) N ;
    - REGF\[15\].RFW.BIT\[18\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 126500 40800 ) N ;
    - REGF\[15\].RFW.BIT\[19\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 130640 38080 ) FS ;
    - REGF\[15\].RFW.BIT\[19\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 130640 40800 ) N ;
    - REGF\[15\].RFW.BIT\[19\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 134780 40800 ) N ;
    - REGF\[15\].RFW.BIT\[1\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 34040 38080 ) FS ;
    - REGF\[15\].RFW.BIT\[1\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 33580 40800 ) N ;
    - REGF\[15\].RFW.BIT\[1\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 38180 40800 ) N ;
    - REGF\[15\].RFW.BIT\[20\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 149040 38080 ) FS ;
    - REGF\[15\].RFW.BIT\[20\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 149040 40800 ) N ;
    - REGF\[15\].RFW.BIT\[20\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 153180 40800 ) N ;
    - REGF\[15\].RFW.BIT\[21\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 157780 38080 ) FS ;
    - REGF\[15\].RFW.BIT\[21\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 157780 40800 ) N ;
    - REGF\[15\].RFW.BIT\[21\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 161920 40800 ) N ;
    - REGF\[15\].RFW.BIT\[22\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 166520 38080 ) FS ;
    - REGF\[15\].RFW.BIT\[22\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 166520 40800 ) N ;
    - REGF\[15\].RFW.BIT\[22\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 170660 40800 ) N ;
    - REGF\[15\].RFW.BIT\[23\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 188600 38080 ) FS ;
    - REGF\[15\].RFW.BIT\[23\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 174800 40800 ) N ;
    - REGF\[15\].RFW.BIT\[23\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 179400 40800 ) N ;
    - REGF\[15\].RFW.BIT\[24\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 195960 38080 ) FS ;
    - REGF\[15\].RFW.BIT\[24\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 196420 40800 ) N ;
    - REGF\[15\].RFW.BIT\[24\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 200560 40800 ) N ;
    - REGF\[15\].RFW.BIT\[25\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 204700 38080 ) FS ;
    - REGF\[15\].RFW.BIT\[25\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 204700 40800 ) N ;
    - REGF\[15\].RFW.BIT\[25\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 209300 40800 ) N ;
    - REGF\[15\].RFW.BIT\[26\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 213440 38080 ) FS ;
    - REGF\[15\].RFW.BIT\[26\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 213440 40800 ) N ;
    - REGF\[15\].RFW.BIT\[26\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 217580 40800 ) N ;
    - REGF\[15\].RFW.BIT\[27\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 221720 38080 ) FS ;
    - REGF\[15\].RFW.BIT\[27\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 222180 40800 ) N ;
    - REGF\[15\].RFW.BIT\[27\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 226320 40800 ) N ;
    - REGF\[15\].RFW.BIT\[28\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 231840 38080 ) FS ;
    - REGF\[15\].RFW.BIT\[28\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 231840 40800 ) N ;
    - REGF\[15\].RFW.BIT\[28\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 235980 40800 ) N ;
    - REGF\[15\].RFW.BIT\[29\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 240120 38080 ) FS ;
    - REGF\[15\].RFW.BIT\[29\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 240120 40800 ) N ;
    - REGF\[15\].RFW.BIT\[29\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 244720 40800 ) N ;
    - REGF\[15\].RFW.BIT\[2\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 139380 38080 ) FS ;
    - REGF\[15\].RFW.BIT\[2\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 139380 40800 ) N ;
    - REGF\[15\].RFW.BIT\[2\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 143520 40800 ) N ;
    - REGF\[15\].RFW.BIT\[30\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 269100 38080 ) FS ;
    - REGF\[15\].RFW.BIT\[30\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 257600 40800 ) N ;
    - REGF\[15\].RFW.BIT\[30\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 261740 40800 ) N ;
    - REGF\[15\].RFW.BIT\[31\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 276460 38080 ) FS ;
    - REGF\[15\].RFW.BIT\[31\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 276460 40800 ) N ;
    - REGF\[15\].RFW.BIT\[31\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 281060 40800 ) N ;
    - REGF\[15\].RFW.BIT\[3\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 248860 38080 ) FS ;
    - REGF\[15\].RFW.BIT\[3\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 248860 40800 ) N ;
    - REGF\[15\].RFW.BIT\[3\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 253000 40800 ) N ;
    - REGF\[15\].RFW.BIT\[4\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 285200 38080 ) FS ;
    - REGF\[15\].RFW.BIT\[4\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 285200 40800 ) N ;
    - REGF\[15\].RFW.BIT\[4\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 289340 40800 ) N ;
    - REGF\[15\].RFW.BIT\[5\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 293480 38080 ) FS ;
    - REGF\[15\].RFW.BIT\[5\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 293940 40800 ) N ;
    - REGF\[15\].RFW.BIT\[5\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 298080 40800 ) N ;
    - REGF\[15\].RFW.BIT\[6\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 302220 38080 ) FS ;
    - REGF\[15\].RFW.BIT\[6\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 302220 40800 ) N ;
    - REGF\[15\].RFW.BIT\[6\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 306820 40800 ) N ;
    - REGF\[15\].RFW.BIT\[7\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 311880 38080 ) FS ;
    - REGF\[15\].RFW.BIT\[7\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 311880 40800 ) N ;
    - REGF\[15\].RFW.BIT\[7\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 316020 40800 ) N ;
    - REGF\[15\].RFW.BIT\[8\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 320620 38080 ) FS ;
    - REGF\[15\].RFW.BIT\[8\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 320620 40800 ) N ;
    - REGF\[15\].RFW.BIT\[8\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 324760 40800 ) N ;
    - REGF\[15\].RFW.BIT\[9\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 329360 38080 ) FS ;
    - REGF\[15\].RFW.BIT\[9\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 329360 40800 ) N ;
    - REGF\[15\].RFW.BIT\[9\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 333500 40800 ) N ;
    - REGF\[15\].RFW.CGAND sky130_fd_sc_hd__and2_1 + PLACED ( 185840 38080 ) FS ;
    - REGF\[15\].RFW.CG\[0\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 19780 38080 ) FS ;
    - REGF\[15\].RFW.CG\[1\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 99360 38080 ) FS ;
    - REGF\[15\].RFW.CG\[2\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 179400 38080 ) FS ;
    - REGF\[15\].RFW.CG\[3\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 262200 38080 ) FS ;
    - REGF\[15\].RFW.INV1\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 14720 38080 ) FS ;
    - REGF\[15\].RFW.INV1\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 94760 38080 ) FS ;
    - REGF\[15\].RFW.INV1\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 174800 38080 ) FS ;
    - REGF\[15\].RFW.INV1\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 257600 38080 ) FS ;
    - REGF\[15\].RFW.INV2\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 17020 38080 ) FS ;
    - REGF\[15\].RFW.INV2\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 97060 38080 ) FS ;
    - REGF\[15\].RFW.INV2\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 177100 38080 ) FS ;
    - REGF\[15\].RFW.INV2\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 259900 38080 ) FS ;
    - REGF\[16\].RFW.BIT\[0\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 26220 43520 ) FS ;
    - REGF\[16\].RFW.BIT\[0\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 15180 46240 ) N ;
    - REGF\[16\].RFW.BIT\[0\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 19320 46240 ) N ;
    - REGF\[16\].RFW.BIT\[10\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 42320 43520 ) FS ;
    - REGF\[16\].RFW.BIT\[10\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 42320 46240 ) N ;
    - REGF\[16\].RFW.BIT\[10\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 46460 46240 ) N ;
    - REGF\[16\].RFW.BIT\[11\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 50600 43520 ) FS ;
    - REGF\[16\].RFW.BIT\[11\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 50600 46240 ) N ;
    - REGF\[16\].RFW.BIT\[11\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 55200 46240 ) N ;
    - REGF\[16\].RFW.BIT\[12\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 59340 43520 ) FS ;
    - REGF\[16\].RFW.BIT\[12\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 59340 46240 ) N ;
    - REGF\[16\].RFW.BIT\[12\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 63480 46240 ) N ;
    - REGF\[16\].RFW.BIT\[13\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 69000 43520 ) FS ;
    - REGF\[16\].RFW.BIT\[13\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 69000 46240 ) N ;
    - REGF\[16\].RFW.BIT\[13\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 73140 46240 ) N ;
    - REGF\[16\].RFW.BIT\[14\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 77740 43520 ) FS ;
    - REGF\[16\].RFW.BIT\[14\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 77740 46240 ) N ;
    - REGF\[16\].RFW.BIT\[14\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 81880 46240 ) N ;
    - REGF\[16\].RFW.BIT\[15\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 86480 43520 ) FS ;
    - REGF\[16\].RFW.BIT\[15\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 86480 46240 ) N ;
    - REGF\[16\].RFW.BIT\[15\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 90620 46240 ) N ;
    - REGF\[16\].RFW.BIT\[16\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 106260 43520 ) FS ;
    - REGF\[16\].RFW.BIT\[16\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 94760 46240 ) N ;
    - REGF\[16\].RFW.BIT\[16\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 99360 46240 ) N ;
    - REGF\[16\].RFW.BIT\[17\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 113620 43520 ) FS ;
    - REGF\[16\].RFW.BIT\[17\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 113620 46240 ) N ;
    - REGF\[16\].RFW.BIT\[17\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 117760 46240 ) N ;
    - REGF\[16\].RFW.BIT\[18\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 121900 43520 ) FS ;
    - REGF\[16\].RFW.BIT\[18\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 121900 46240 ) N ;
    - REGF\[16\].RFW.BIT\[18\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 126500 46240 ) N ;
    - REGF\[16\].RFW.BIT\[19\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 130640 43520 ) FS ;
    - REGF\[16\].RFW.BIT\[19\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 130640 46240 ) N ;
    - REGF\[16\].RFW.BIT\[19\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 134780 46240 ) N ;
    - REGF\[16\].RFW.BIT\[1\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 33580 43520 ) FS ;
    - REGF\[16\].RFW.BIT\[1\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 33580 46240 ) N ;
    - REGF\[16\].RFW.BIT\[1\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 37720 46240 ) N ;
    - REGF\[16\].RFW.BIT\[20\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 149040 43520 ) FS ;
    - REGF\[16\].RFW.BIT\[20\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 149040 46240 ) N ;
    - REGF\[16\].RFW.BIT\[20\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 153180 46240 ) N ;
    - REGF\[16\].RFW.BIT\[21\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 157780 43520 ) FS ;
    - REGF\[16\].RFW.BIT\[21\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 157780 46240 ) N ;
    - REGF\[16\].RFW.BIT\[21\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 161920 46240 ) N ;
    - REGF\[16\].RFW.BIT\[22\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 166520 43520 ) FS ;
    - REGF\[16\].RFW.BIT\[22\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 166520 46240 ) N ;
    - REGF\[16\].RFW.BIT\[22\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 170660 46240 ) N ;
    - REGF\[16\].RFW.BIT\[23\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 188600 43520 ) FS ;
    - REGF\[16\].RFW.BIT\[23\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 174800 46240 ) N ;
    - REGF\[16\].RFW.BIT\[23\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 179400 46240 ) N ;
    - REGF\[16\].RFW.BIT\[24\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 195960 43520 ) FS ;
    - REGF\[16\].RFW.BIT\[24\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 196420 46240 ) N ;
    - REGF\[16\].RFW.BIT\[24\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 200560 46240 ) N ;
    - REGF\[16\].RFW.BIT\[25\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 204700 43520 ) FS ;
    - REGF\[16\].RFW.BIT\[25\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 204700 46240 ) N ;
    - REGF\[16\].RFW.BIT\[25\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 209300 46240 ) N ;
    - REGF\[16\].RFW.BIT\[26\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 213440 43520 ) FS ;
    - REGF\[16\].RFW.BIT\[26\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 213440 46240 ) N ;
    - REGF\[16\].RFW.BIT\[26\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 217580 46240 ) N ;
    - REGF\[16\].RFW.BIT\[27\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 221720 43520 ) FS ;
    - REGF\[16\].RFW.BIT\[27\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 222180 46240 ) N ;
    - REGF\[16\].RFW.BIT\[27\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 226320 46240 ) N ;
    - REGF\[16\].RFW.BIT\[28\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 231840 43520 ) FS ;
    - REGF\[16\].RFW.BIT\[28\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 231840 46240 ) N ;
    - REGF\[16\].RFW.BIT\[28\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 235980 46240 ) N ;
    - REGF\[16\].RFW.BIT\[29\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 240120 43520 ) FS ;
    - REGF\[16\].RFW.BIT\[29\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 240120 46240 ) N ;
    - REGF\[16\].RFW.BIT\[29\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 244720 46240 ) N ;
    - REGF\[16\].RFW.BIT\[2\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 139380 43520 ) FS ;
    - REGF\[16\].RFW.BIT\[2\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 139380 46240 ) N ;
    - REGF\[16\].RFW.BIT\[2\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 143520 46240 ) N ;
    - REGF\[16\].RFW.BIT\[30\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 269100 43520 ) FS ;
    - REGF\[16\].RFW.BIT\[30\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 257600 46240 ) N ;
    - REGF\[16\].RFW.BIT\[30\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 261740 46240 ) N ;
    - REGF\[16\].RFW.BIT\[31\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 276460 43520 ) FS ;
    - REGF\[16\].RFW.BIT\[31\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 276460 46240 ) N ;
    - REGF\[16\].RFW.BIT\[31\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 281060 46240 ) N ;
    - REGF\[16\].RFW.BIT\[3\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 248860 43520 ) FS ;
    - REGF\[16\].RFW.BIT\[3\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 248860 46240 ) N ;
    - REGF\[16\].RFW.BIT\[3\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 253000 46240 ) N ;
    - REGF\[16\].RFW.BIT\[4\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 285200 43520 ) FS ;
    - REGF\[16\].RFW.BIT\[4\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 285200 46240 ) N ;
    - REGF\[16\].RFW.BIT\[4\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 289340 46240 ) N ;
    - REGF\[16\].RFW.BIT\[5\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 293480 43520 ) FS ;
    - REGF\[16\].RFW.BIT\[5\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 293940 46240 ) N ;
    - REGF\[16\].RFW.BIT\[5\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 298080 46240 ) N ;
    - REGF\[16\].RFW.BIT\[6\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 302220 43520 ) FS ;
    - REGF\[16\].RFW.BIT\[6\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 302220 46240 ) N ;
    - REGF\[16\].RFW.BIT\[6\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 306820 46240 ) N ;
    - REGF\[16\].RFW.BIT\[7\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 311880 43520 ) FS ;
    - REGF\[16\].RFW.BIT\[7\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 311880 46240 ) N ;
    - REGF\[16\].RFW.BIT\[7\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 316020 46240 ) N ;
    - REGF\[16\].RFW.BIT\[8\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 320620 43520 ) FS ;
    - REGF\[16\].RFW.BIT\[8\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 320620 46240 ) N ;
    - REGF\[16\].RFW.BIT\[8\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 324760 46240 ) N ;
    - REGF\[16\].RFW.BIT\[9\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 329360 43520 ) FS ;
    - REGF\[16\].RFW.BIT\[9\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 329360 46240 ) N ;
    - REGF\[16\].RFW.BIT\[9\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 333500 46240 ) N ;
    - REGF\[16\].RFW.CGAND sky130_fd_sc_hd__and2_1 + PLACED ( 185840 43520 ) FS ;
    - REGF\[16\].RFW.CG\[0\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 19320 43520 ) FS ;
    - REGF\[16\].RFW.CG\[1\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 99360 43520 ) FS ;
    - REGF\[16\].RFW.CG\[2\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 179400 43520 ) FS ;
    - REGF\[16\].RFW.CG\[3\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 262200 43520 ) FS ;
    - REGF\[16\].RFW.INV1\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 14720 43520 ) FS ;
    - REGF\[16\].RFW.INV1\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 94760 43520 ) FS ;
    - REGF\[16\].RFW.INV1\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 174800 43520 ) FS ;
    - REGF\[16\].RFW.INV1\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 257600 43520 ) FS ;
    - REGF\[16\].RFW.INV2\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 17020 43520 ) FS ;
    - REGF\[16\].RFW.INV2\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 97060 43520 ) FS ;
    - REGF\[16\].RFW.INV2\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 177100 43520 ) FS ;
    - REGF\[16\].RFW.INV2\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 259900 43520 ) FS ;
    - REGF\[17\].RFW.BIT\[0\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 26220 48960 ) FS ;
    - REGF\[17\].RFW.BIT\[0\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 14720 51680 ) N ;
    - REGF\[17\].RFW.BIT\[0\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 18860 51680 ) N ;
    - REGF\[17\].RFW.BIT\[10\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 42320 48960 ) FS ;
    - REGF\[17\].RFW.BIT\[10\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 42320 51680 ) N ;
    - REGF\[17\].RFW.BIT\[10\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 46460 51680 ) N ;
    - REGF\[17\].RFW.BIT\[11\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 50600 48960 ) FS ;
    - REGF\[17\].RFW.BIT\[11\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 51060 51680 ) N ;
    - REGF\[17\].RFW.BIT\[11\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 55200 51680 ) N ;
    - REGF\[17\].RFW.BIT\[12\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 59340 48960 ) FS ;
    - REGF\[17\].RFW.BIT\[12\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 59340 51680 ) N ;
    - REGF\[17\].RFW.BIT\[12\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 63940 51680 ) N ;
    - REGF\[17\].RFW.BIT\[13\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 69000 48960 ) FS ;
    - REGF\[17\].RFW.BIT\[13\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 69000 51680 ) N ;
    - REGF\[17\].RFW.BIT\[13\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 73140 51680 ) N ;
    - REGF\[17\].RFW.BIT\[14\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 77740 48960 ) FS ;
    - REGF\[17\].RFW.BIT\[14\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 77740 51680 ) N ;
    - REGF\[17\].RFW.BIT\[14\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 81880 51680 ) N ;
    - REGF\[17\].RFW.BIT\[15\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 86480 48960 ) FS ;
    - REGF\[17\].RFW.BIT\[15\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 86480 51680 ) N ;
    - REGF\[17\].RFW.BIT\[15\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 90620 51680 ) N ;
    - REGF\[17\].RFW.BIT\[16\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 106260 48960 ) FS ;
    - REGF\[17\].RFW.BIT\[16\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 94760 51680 ) N ;
    - REGF\[17\].RFW.BIT\[16\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 99360 51680 ) N ;
    - REGF\[17\].RFW.BIT\[17\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 113620 48960 ) FS ;
    - REGF\[17\].RFW.BIT\[17\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 113620 51680 ) N ;
    - REGF\[17\].RFW.BIT\[17\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 117760 51680 ) N ;
    - REGF\[17\].RFW.BIT\[18\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 121900 48960 ) FS ;
    - REGF\[17\].RFW.BIT\[18\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 121900 51680 ) N ;
    - REGF\[17\].RFW.BIT\[18\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 126500 51680 ) N ;
    - REGF\[17\].RFW.BIT\[19\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 130640 48960 ) FS ;
    - REGF\[17\].RFW.BIT\[19\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 130640 51680 ) N ;
    - REGF\[17\].RFW.BIT\[19\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 134780 51680 ) N ;
    - REGF\[17\].RFW.BIT\[1\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 33580 48960 ) FS ;
    - REGF\[17\].RFW.BIT\[1\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 33580 51680 ) N ;
    - REGF\[17\].RFW.BIT\[1\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 38180 51680 ) N ;
    - REGF\[17\].RFW.BIT\[20\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 149040 48960 ) FS ;
    - REGF\[17\].RFW.BIT\[20\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 149040 51680 ) N ;
    - REGF\[17\].RFW.BIT\[20\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 153180 51680 ) N ;
    - REGF\[17\].RFW.BIT\[21\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 157780 48960 ) FS ;
    - REGF\[17\].RFW.BIT\[21\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 157780 51680 ) N ;
    - REGF\[17\].RFW.BIT\[21\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 161920 51680 ) N ;
    - REGF\[17\].RFW.BIT\[22\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 166520 48960 ) FS ;
    - REGF\[17\].RFW.BIT\[22\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 166520 51680 ) N ;
    - REGF\[17\].RFW.BIT\[22\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 170660 51680 ) N ;
    - REGF\[17\].RFW.BIT\[23\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 188600 48960 ) FS ;
    - REGF\[17\].RFW.BIT\[23\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 174800 51680 ) N ;
    - REGF\[17\].RFW.BIT\[23\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 179400 51680 ) N ;
    - REGF\[17\].RFW.BIT\[24\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 195960 48960 ) FS ;
    - REGF\[17\].RFW.BIT\[24\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 196420 51680 ) N ;
    - REGF\[17\].RFW.BIT\[24\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 200560 51680 ) N ;
    - REGF\[17\].RFW.BIT\[25\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 204700 48960 ) FS ;
    - REGF\[17\].RFW.BIT\[25\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 204700 51680 ) N ;
    - REGF\[17\].RFW.BIT\[25\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 209300 51680 ) N ;
    - REGF\[17\].RFW.BIT\[26\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 213440 48960 ) FS ;
    - REGF\[17\].RFW.BIT\[26\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 213440 51680 ) N ;
    - REGF\[17\].RFW.BIT\[26\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 217580 51680 ) N ;
    - REGF\[17\].RFW.BIT\[27\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 221720 48960 ) FS ;
    - REGF\[17\].RFW.BIT\[27\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 222180 51680 ) N ;
    - REGF\[17\].RFW.BIT\[27\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 226320 51680 ) N ;
    - REGF\[17\].RFW.BIT\[28\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 231840 48960 ) FS ;
    - REGF\[17\].RFW.BIT\[28\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 231840 51680 ) N ;
    - REGF\[17\].RFW.BIT\[28\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 235980 51680 ) N ;
    - REGF\[17\].RFW.BIT\[29\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 240120 48960 ) FS ;
    - REGF\[17\].RFW.BIT\[29\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 240120 51680 ) N ;
    - REGF\[17\].RFW.BIT\[29\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 244720 51680 ) N ;
    - REGF\[17\].RFW.BIT\[2\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 139380 48960 ) FS ;
    - REGF\[17\].RFW.BIT\[2\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 139380 51680 ) N ;
    - REGF\[17\].RFW.BIT\[2\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 143520 51680 ) N ;
    - REGF\[17\].RFW.BIT\[30\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 269100 48960 ) FS ;
    - REGF\[17\].RFW.BIT\[30\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 257600 51680 ) N ;
    - REGF\[17\].RFW.BIT\[30\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 261740 51680 ) N ;
    - REGF\[17\].RFW.BIT\[31\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 276460 48960 ) FS ;
    - REGF\[17\].RFW.BIT\[31\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 276460 51680 ) N ;
    - REGF\[17\].RFW.BIT\[31\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 281060 51680 ) N ;
    - REGF\[17\].RFW.BIT\[3\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 248860 48960 ) FS ;
    - REGF\[17\].RFW.BIT\[3\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 248860 51680 ) N ;
    - REGF\[17\].RFW.BIT\[3\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 253000 51680 ) N ;
    - REGF\[17\].RFW.BIT\[4\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 285200 48960 ) FS ;
    - REGF\[17\].RFW.BIT\[4\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 285200 51680 ) N ;
    - REGF\[17\].RFW.BIT\[4\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 289340 51680 ) N ;
    - REGF\[17\].RFW.BIT\[5\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 293480 48960 ) FS ;
    - REGF\[17\].RFW.BIT\[5\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 293940 51680 ) N ;
    - REGF\[17\].RFW.BIT\[5\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 298080 51680 ) N ;
    - REGF\[17\].RFW.BIT\[6\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 302220 48960 ) FS ;
    - REGF\[17\].RFW.BIT\[6\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 302220 51680 ) N ;
    - REGF\[17\].RFW.BIT\[6\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 306820 51680 ) N ;
    - REGF\[17\].RFW.BIT\[7\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 311880 48960 ) FS ;
    - REGF\[17\].RFW.BIT\[7\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 311880 51680 ) N ;
    - REGF\[17\].RFW.BIT\[7\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 316020 51680 ) N ;
    - REGF\[17\].RFW.BIT\[8\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 320620 48960 ) FS ;
    - REGF\[17\].RFW.BIT\[8\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 320620 51680 ) N ;
    - REGF\[17\].RFW.BIT\[8\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 324760 51680 ) N ;
    - REGF\[17\].RFW.BIT\[9\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 329360 48960 ) FS ;
    - REGF\[17\].RFW.BIT\[9\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 329360 51680 ) N ;
    - REGF\[17\].RFW.BIT\[9\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 333500 51680 ) N ;
    - REGF\[17\].RFW.CGAND sky130_fd_sc_hd__and2_1 + PLACED ( 185840 48960 ) FS ;
    - REGF\[17\].RFW.CG\[0\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 19320 48960 ) FS ;
    - REGF\[17\].RFW.CG\[1\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 99360 48960 ) FS ;
    - REGF\[17\].RFW.CG\[2\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 179400 48960 ) FS ;
    - REGF\[17\].RFW.CG\[3\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 262200 48960 ) FS ;
    - REGF\[17\].RFW.INV1\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 14720 48960 ) FS ;
    - REGF\[17\].RFW.INV1\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 94760 48960 ) FS ;
    - REGF\[17\].RFW.INV1\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 174800 48960 ) FS ;
    - REGF\[17\].RFW.INV1\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 257600 48960 ) FS ;
    - REGF\[17\].RFW.INV2\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 17020 48960 ) FS ;
    - REGF\[17\].RFW.INV2\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 97060 48960 ) FS ;
    - REGF\[17\].RFW.INV2\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 177100 48960 ) FS ;
    - REGF\[17\].RFW.INV2\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 259900 48960 ) FS ;
    - REGF\[18\].RFW.BIT\[0\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 26220 54400 ) FS ;
    - REGF\[18\].RFW.BIT\[0\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 14720 57120 ) N ;
    - REGF\[18\].RFW.BIT\[0\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 19320 57120 ) N ;
    - REGF\[18\].RFW.BIT\[10\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 42320 54400 ) FS ;
    - REGF\[18\].RFW.BIT\[10\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 42320 57120 ) N ;
    - REGF\[18\].RFW.BIT\[10\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 46460 57120 ) N ;
    - REGF\[18\].RFW.BIT\[11\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 50600 54400 ) FS ;
    - REGF\[18\].RFW.BIT\[11\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 50600 57120 ) N ;
    - REGF\[18\].RFW.BIT\[11\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 55200 57120 ) N ;
    - REGF\[18\].RFW.BIT\[12\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 59340 54400 ) FS ;
    - REGF\[18\].RFW.BIT\[12\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 59340 57120 ) N ;
    - REGF\[18\].RFW.BIT\[12\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 63480 57120 ) N ;
    - REGF\[18\].RFW.BIT\[13\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 69000 54400 ) FS ;
    - REGF\[18\].RFW.BIT\[13\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 69000 57120 ) N ;
    - REGF\[18\].RFW.BIT\[13\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 73140 57120 ) N ;
    - REGF\[18\].RFW.BIT\[14\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 77740 54400 ) FS ;
    - REGF\[18\].RFW.BIT\[14\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 77740 57120 ) N ;
    - REGF\[18\].RFW.BIT\[14\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 81880 57120 ) N ;
    - REGF\[18\].RFW.BIT\[15\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 86480 54400 ) FS ;
    - REGF\[18\].RFW.BIT\[15\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 86480 57120 ) N ;
    - REGF\[18\].RFW.BIT\[15\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 90620 57120 ) N ;
    - REGF\[18\].RFW.BIT\[16\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 106260 54400 ) FS ;
    - REGF\[18\].RFW.BIT\[16\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 94760 57120 ) N ;
    - REGF\[18\].RFW.BIT\[16\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 99360 57120 ) N ;
    - REGF\[18\].RFW.BIT\[17\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 113620 54400 ) FS ;
    - REGF\[18\].RFW.BIT\[17\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 113620 57120 ) N ;
    - REGF\[18\].RFW.BIT\[17\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 117760 57120 ) N ;
    - REGF\[18\].RFW.BIT\[18\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 121900 54400 ) FS ;
    - REGF\[18\].RFW.BIT\[18\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 121900 57120 ) N ;
    - REGF\[18\].RFW.BIT\[18\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 126500 57120 ) N ;
    - REGF\[18\].RFW.BIT\[19\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 130640 54400 ) FS ;
    - REGF\[18\].RFW.BIT\[19\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 130640 57120 ) N ;
    - REGF\[18\].RFW.BIT\[19\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 134780 57120 ) N ;
    - REGF\[18\].RFW.BIT\[1\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 34040 54400 ) FS ;
    - REGF\[18\].RFW.BIT\[1\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 33580 57120 ) N ;
    - REGF\[18\].RFW.BIT\[1\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 37720 57120 ) N ;
    - REGF\[18\].RFW.BIT\[20\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 149040 54400 ) FS ;
    - REGF\[18\].RFW.BIT\[20\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 149040 57120 ) N ;
    - REGF\[18\].RFW.BIT\[20\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 153180 57120 ) N ;
    - REGF\[18\].RFW.BIT\[21\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 157780 54400 ) FS ;
    - REGF\[18\].RFW.BIT\[21\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 157780 57120 ) N ;
    - REGF\[18\].RFW.BIT\[21\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 161920 57120 ) N ;
    - REGF\[18\].RFW.BIT\[22\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 166520 54400 ) FS ;
    - REGF\[18\].RFW.BIT\[22\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 166520 57120 ) N ;
    - REGF\[18\].RFW.BIT\[22\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 170660 57120 ) N ;
    - REGF\[18\].RFW.BIT\[23\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 188600 54400 ) FS ;
    - REGF\[18\].RFW.BIT\[23\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 174800 57120 ) N ;
    - REGF\[18\].RFW.BIT\[23\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 179400 57120 ) N ;
    - REGF\[18\].RFW.BIT\[24\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 195960 54400 ) FS ;
    - REGF\[18\].RFW.BIT\[24\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 196420 57120 ) N ;
    - REGF\[18\].RFW.BIT\[24\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 200560 57120 ) N ;
    - REGF\[18\].RFW.BIT\[25\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 204700 54400 ) FS ;
    - REGF\[18\].RFW.BIT\[25\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 204700 57120 ) N ;
    - REGF\[18\].RFW.BIT\[25\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 209300 57120 ) N ;
    - REGF\[18\].RFW.BIT\[26\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 213440 54400 ) FS ;
    - REGF\[18\].RFW.BIT\[26\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 213440 57120 ) N ;
    - REGF\[18\].RFW.BIT\[26\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 217580 57120 ) N ;
    - REGF\[18\].RFW.BIT\[27\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 221720 54400 ) FS ;
    - REGF\[18\].RFW.BIT\[27\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 222180 57120 ) N ;
    - REGF\[18\].RFW.BIT\[27\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 226320 57120 ) N ;
    - REGF\[18\].RFW.BIT\[28\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 231840 54400 ) FS ;
    - REGF\[18\].RFW.BIT\[28\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 231840 57120 ) N ;
    - REGF\[18\].RFW.BIT\[28\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 235980 57120 ) N ;
    - REGF\[18\].RFW.BIT\[29\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 240120 54400 ) FS ;
    - REGF\[18\].RFW.BIT\[29\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 240120 57120 ) N ;
    - REGF\[18\].RFW.BIT\[29\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 244720 57120 ) N ;
    - REGF\[18\].RFW.BIT\[2\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 139380 54400 ) FS ;
    - REGF\[18\].RFW.BIT\[2\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 139380 57120 ) N ;
    - REGF\[18\].RFW.BIT\[2\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 143520 57120 ) N ;
    - REGF\[18\].RFW.BIT\[30\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 269100 54400 ) FS ;
    - REGF\[18\].RFW.BIT\[30\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 257600 57120 ) N ;
    - REGF\[18\].RFW.BIT\[30\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 261740 57120 ) N ;
    - REGF\[18\].RFW.BIT\[31\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 276460 54400 ) FS ;
    - REGF\[18\].RFW.BIT\[31\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 276460 57120 ) N ;
    - REGF\[18\].RFW.BIT\[31\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 281060 57120 ) N ;
    - REGF\[18\].RFW.BIT\[3\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 248860 54400 ) FS ;
    - REGF\[18\].RFW.BIT\[3\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 248860 57120 ) N ;
    - REGF\[18\].RFW.BIT\[3\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 253000 57120 ) N ;
    - REGF\[18\].RFW.BIT\[4\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 285200 54400 ) FS ;
    - REGF\[18\].RFW.BIT\[4\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 285200 57120 ) N ;
    - REGF\[18\].RFW.BIT\[4\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 289340 57120 ) N ;
    - REGF\[18\].RFW.BIT\[5\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 293480 54400 ) FS ;
    - REGF\[18\].RFW.BIT\[5\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 293940 57120 ) N ;
    - REGF\[18\].RFW.BIT\[5\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 298080 57120 ) N ;
    - REGF\[18\].RFW.BIT\[6\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 302220 54400 ) FS ;
    - REGF\[18\].RFW.BIT\[6\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 302220 57120 ) N ;
    - REGF\[18\].RFW.BIT\[6\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 306820 57120 ) N ;
    - REGF\[18\].RFW.BIT\[7\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 311880 54400 ) FS ;
    - REGF\[18\].RFW.BIT\[7\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 311880 57120 ) N ;
    - REGF\[18\].RFW.BIT\[7\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 316020 57120 ) N ;
    - REGF\[18\].RFW.BIT\[8\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 320620 54400 ) FS ;
    - REGF\[18\].RFW.BIT\[8\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 320620 57120 ) N ;
    - REGF\[18\].RFW.BIT\[8\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 324760 57120 ) N ;
    - REGF\[18\].RFW.BIT\[9\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 329360 54400 ) FS ;
    - REGF\[18\].RFW.BIT\[9\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 329360 57120 ) N ;
    - REGF\[18\].RFW.BIT\[9\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 333500 57120 ) N ;
    - REGF\[18\].RFW.CGAND sky130_fd_sc_hd__and2_1 + PLACED ( 185840 54400 ) FS ;
    - REGF\[18\].RFW.CG\[0\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 19780 54400 ) FS ;
    - REGF\[18\].RFW.CG\[1\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 99360 54400 ) FS ;
    - REGF\[18\].RFW.CG\[2\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 179400 54400 ) FS ;
    - REGF\[18\].RFW.CG\[3\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 262200 54400 ) FS ;
    - REGF\[18\].RFW.INV1\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 14720 54400 ) FS ;
    - REGF\[18\].RFW.INV1\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 94760 54400 ) FS ;
    - REGF\[18\].RFW.INV1\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 174800 54400 ) FS ;
    - REGF\[18\].RFW.INV1\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 257600 54400 ) FS ;
    - REGF\[18\].RFW.INV2\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 17020 54400 ) FS ;
    - REGF\[18\].RFW.INV2\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 97060 54400 ) FS ;
    - REGF\[18\].RFW.INV2\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 177100 54400 ) FS ;
    - REGF\[18\].RFW.INV2\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 259900 54400 ) FS ;
    - REGF\[19\].RFW.BIT\[0\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 26220 59840 ) FS ;
    - REGF\[19\].RFW.BIT\[0\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 14720 62560 ) N ;
    - REGF\[19\].RFW.BIT\[0\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 19320 62560 ) N ;
    - REGF\[19\].RFW.BIT\[10\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 42320 59840 ) FS ;
    - REGF\[19\].RFW.BIT\[10\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 42320 62560 ) N ;
    - REGF\[19\].RFW.BIT\[10\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 46460 62560 ) N ;
    - REGF\[19\].RFW.BIT\[11\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 50600 59840 ) FS ;
    - REGF\[19\].RFW.BIT\[11\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 50600 62560 ) N ;
    - REGF\[19\].RFW.BIT\[11\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 55200 62560 ) N ;
    - REGF\[19\].RFW.BIT\[12\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 59340 59840 ) FS ;
    - REGF\[19\].RFW.BIT\[12\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 59340 62560 ) N ;
    - REGF\[19\].RFW.BIT\[12\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 63480 62560 ) N ;
    - REGF\[19\].RFW.BIT\[13\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 69000 59840 ) FS ;
    - REGF\[19\].RFW.BIT\[13\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 69000 62560 ) N ;
    - REGF\[19\].RFW.BIT\[13\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 73140 62560 ) N ;
    - REGF\[19\].RFW.BIT\[14\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 77740 59840 ) FS ;
    - REGF\[19\].RFW.BIT\[14\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 77740 62560 ) N ;
    - REGF\[19\].RFW.BIT\[14\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 81880 62560 ) N ;
    - REGF\[19\].RFW.BIT\[15\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 86480 59840 ) FS ;
    - REGF\[19\].RFW.BIT\[15\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 86480 62560 ) N ;
    - REGF\[19\].RFW.BIT\[15\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 90620 62560 ) N ;
    - REGF\[19\].RFW.BIT\[16\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 106260 59840 ) FS ;
    - REGF\[19\].RFW.BIT\[16\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 94760 62560 ) N ;
    - REGF\[19\].RFW.BIT\[16\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 99360 62560 ) N ;
    - REGF\[19\].RFW.BIT\[17\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 113620 59840 ) FS ;
    - REGF\[19\].RFW.BIT\[17\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 113620 62560 ) N ;
    - REGF\[19\].RFW.BIT\[17\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 117760 62560 ) N ;
    - REGF\[19\].RFW.BIT\[18\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 121900 59840 ) FS ;
    - REGF\[19\].RFW.BIT\[18\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 121900 62560 ) N ;
    - REGF\[19\].RFW.BIT\[18\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 126500 62560 ) N ;
    - REGF\[19\].RFW.BIT\[19\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 130640 59840 ) FS ;
    - REGF\[19\].RFW.BIT\[19\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 130640 62560 ) N ;
    - REGF\[19\].RFW.BIT\[19\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 134780 62560 ) N ;
    - REGF\[19\].RFW.BIT\[1\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 34040 59840 ) FS ;
    - REGF\[19\].RFW.BIT\[1\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 33580 62560 ) N ;
    - REGF\[19\].RFW.BIT\[1\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 37720 62560 ) N ;
    - REGF\[19\].RFW.BIT\[20\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 149040 59840 ) FS ;
    - REGF\[19\].RFW.BIT\[20\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 149040 62560 ) N ;
    - REGF\[19\].RFW.BIT\[20\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 153180 62560 ) N ;
    - REGF\[19\].RFW.BIT\[21\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 157780 59840 ) FS ;
    - REGF\[19\].RFW.BIT\[21\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 157780 62560 ) N ;
    - REGF\[19\].RFW.BIT\[21\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 161920 62560 ) N ;
    - REGF\[19\].RFW.BIT\[22\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 166520 59840 ) FS ;
    - REGF\[19\].RFW.BIT\[22\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 166520 62560 ) N ;
    - REGF\[19\].RFW.BIT\[22\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 170660 62560 ) N ;
    - REGF\[19\].RFW.BIT\[23\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 188600 59840 ) FS ;
    - REGF\[19\].RFW.BIT\[23\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 174800 62560 ) N ;
    - REGF\[19\].RFW.BIT\[23\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 179400 62560 ) N ;
    - REGF\[19\].RFW.BIT\[24\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 195960 59840 ) FS ;
    - REGF\[19\].RFW.BIT\[24\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 196420 62560 ) N ;
    - REGF\[19\].RFW.BIT\[24\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 200560 62560 ) N ;
    - REGF\[19\].RFW.BIT\[25\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 204700 59840 ) FS ;
    - REGF\[19\].RFW.BIT\[25\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 204700 62560 ) N ;
    - REGF\[19\].RFW.BIT\[25\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 209300 62560 ) N ;
    - REGF\[19\].RFW.BIT\[26\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 213440 59840 ) FS ;
    - REGF\[19\].RFW.BIT\[26\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 213440 62560 ) N ;
    - REGF\[19\].RFW.BIT\[26\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 217580 62560 ) N ;
    - REGF\[19\].RFW.BIT\[27\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 221720 59840 ) FS ;
    - REGF\[19\].RFW.BIT\[27\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 222180 62560 ) N ;
    - REGF\[19\].RFW.BIT\[27\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 226320 62560 ) N ;
    - REGF\[19\].RFW.BIT\[28\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 231840 59840 ) FS ;
    - REGF\[19\].RFW.BIT\[28\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 231840 62560 ) N ;
    - REGF\[19\].RFW.BIT\[28\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 235980 62560 ) N ;
    - REGF\[19\].RFW.BIT\[29\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 240120 59840 ) FS ;
    - REGF\[19\].RFW.BIT\[29\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 240120 62560 ) N ;
    - REGF\[19\].RFW.BIT\[29\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 244720 62560 ) N ;
    - REGF\[19\].RFW.BIT\[2\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 139380 59840 ) FS ;
    - REGF\[19\].RFW.BIT\[2\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 139380 62560 ) N ;
    - REGF\[19\].RFW.BIT\[2\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 143520 62560 ) N ;
    - REGF\[19\].RFW.BIT\[30\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 269100 59840 ) FS ;
    - REGF\[19\].RFW.BIT\[30\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 257600 62560 ) N ;
    - REGF\[19\].RFW.BIT\[30\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 261740 62560 ) N ;
    - REGF\[19\].RFW.BIT\[31\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 276460 59840 ) FS ;
    - REGF\[19\].RFW.BIT\[31\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 276460 62560 ) N ;
    - REGF\[19\].RFW.BIT\[31\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 281060 62560 ) N ;
    - REGF\[19\].RFW.BIT\[3\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 248860 59840 ) FS ;
    - REGF\[19\].RFW.BIT\[3\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 248860 62560 ) N ;
    - REGF\[19\].RFW.BIT\[3\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 253000 62560 ) N ;
    - REGF\[19\].RFW.BIT\[4\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 285200 59840 ) FS ;
    - REGF\[19\].RFW.BIT\[4\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 285200 62560 ) N ;
    - REGF\[19\].RFW.BIT\[4\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 289340 62560 ) N ;
    - REGF\[19\].RFW.BIT\[5\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 293480 59840 ) FS ;
    - REGF\[19\].RFW.BIT\[5\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 293940 62560 ) N ;
    - REGF\[19\].RFW.BIT\[5\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 298080 62560 ) N ;
    - REGF\[19\].RFW.BIT\[6\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 302220 59840 ) FS ;
    - REGF\[19\].RFW.BIT\[6\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 302220 62560 ) N ;
    - REGF\[19\].RFW.BIT\[6\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 306820 62560 ) N ;
    - REGF\[19\].RFW.BIT\[7\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 311880 59840 ) FS ;
    - REGF\[19\].RFW.BIT\[7\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 311880 62560 ) N ;
    - REGF\[19\].RFW.BIT\[7\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 316020 62560 ) N ;
    - REGF\[19\].RFW.BIT\[8\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 320620 59840 ) FS ;
    - REGF\[19\].RFW.BIT\[8\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 320620 62560 ) N ;
    - REGF\[19\].RFW.BIT\[8\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 324760 62560 ) N ;
    - REGF\[19\].RFW.BIT\[9\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 329360 59840 ) FS ;
    - REGF\[19\].RFW.BIT\[9\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 329360 62560 ) N ;
    - REGF\[19\].RFW.BIT\[9\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 333500 62560 ) N ;
    - REGF\[19\].RFW.CGAND sky130_fd_sc_hd__and2_1 + PLACED ( 185840 59840 ) FS ;
    - REGF\[19\].RFW.CG\[0\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 19780 59840 ) FS ;
    - REGF\[19\].RFW.CG\[1\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 99360 59840 ) FS ;
    - REGF\[19\].RFW.CG\[2\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 179400 59840 ) FS ;
    - REGF\[19\].RFW.CG\[3\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 262200 59840 ) FS ;
    - REGF\[19\].RFW.INV1\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 14720 59840 ) FS ;
    - REGF\[19\].RFW.INV1\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 94760 59840 ) FS ;
    - REGF\[19\].RFW.INV1\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 174800 59840 ) FS ;
    - REGF\[19\].RFW.INV1\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 257600 59840 ) FS ;
    - REGF\[19\].RFW.INV2\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 17020 59840 ) FS ;
    - REGF\[19\].RFW.INV2\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 97060 59840 ) FS ;
    - REGF\[19\].RFW.INV2\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 177100 59840 ) FS ;
    - REGF\[19\].RFW.INV2\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 259900 59840 ) FS ;
    - REGF\[1\].RFW.BIT\[0\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 26220 5440 ) FS ;
    - REGF\[1\].RFW.BIT\[0\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 14720 8160 ) N ;
    - REGF\[1\].RFW.BIT\[0\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 18860 8160 ) N ;
    - REGF\[1\].RFW.BIT\[10\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 42320 5440 ) FS ;
    - REGF\[1\].RFW.BIT\[10\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 42320 8160 ) N ;
    - REGF\[1\].RFW.BIT\[10\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 46460 8160 ) N ;
    - REGF\[1\].RFW.BIT\[11\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 50600 5440 ) FS ;
    - REGF\[1\].RFW.BIT\[11\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 51060 8160 ) N ;
    - REGF\[1\].RFW.BIT\[11\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 55200 8160 ) N ;
    - REGF\[1\].RFW.BIT\[12\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 59340 5440 ) FS ;
    - REGF\[1\].RFW.BIT\[12\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 59340 8160 ) N ;
    - REGF\[1\].RFW.BIT\[12\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 63940 8160 ) N ;
    - REGF\[1\].RFW.BIT\[13\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 69000 5440 ) FS ;
    - REGF\[1\].RFW.BIT\[13\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 69000 8160 ) N ;
    - REGF\[1\].RFW.BIT\[13\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 73140 8160 ) N ;
    - REGF\[1\].RFW.BIT\[14\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 77740 5440 ) FS ;
    - REGF\[1\].RFW.BIT\[14\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 77740 8160 ) N ;
    - REGF\[1\].RFW.BIT\[14\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 81880 8160 ) N ;
    - REGF\[1\].RFW.BIT\[15\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 86480 5440 ) FS ;
    - REGF\[1\].RFW.BIT\[15\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 86480 8160 ) N ;
    - REGF\[1\].RFW.BIT\[15\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 90620 8160 ) N ;
    - REGF\[1\].RFW.BIT\[16\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 106260 5440 ) FS ;
    - REGF\[1\].RFW.BIT\[16\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 94760 8160 ) N ;
    - REGF\[1\].RFW.BIT\[16\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 99360 8160 ) N ;
    - REGF\[1\].RFW.BIT\[17\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 113620 5440 ) FS ;
    - REGF\[1\].RFW.BIT\[17\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 113620 8160 ) N ;
    - REGF\[1\].RFW.BIT\[17\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 117760 8160 ) N ;
    - REGF\[1\].RFW.BIT\[18\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 121900 5440 ) FS ;
    - REGF\[1\].RFW.BIT\[18\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 121900 8160 ) N ;
    - REGF\[1\].RFW.BIT\[18\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 126500 8160 ) N ;
    - REGF\[1\].RFW.BIT\[19\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 130640 5440 ) FS ;
    - REGF\[1\].RFW.BIT\[19\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 130640 8160 ) N ;
    - REGF\[1\].RFW.BIT\[19\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 134780 8160 ) N ;
    - REGF\[1\].RFW.BIT\[1\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 34040 5440 ) FS ;
    - REGF\[1\].RFW.BIT\[1\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 33580 8160 ) N ;
    - REGF\[1\].RFW.BIT\[1\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 38180 8160 ) N ;
    - REGF\[1\].RFW.BIT\[20\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 149040 5440 ) FS ;
    - REGF\[1\].RFW.BIT\[20\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 149040 8160 ) N ;
    - REGF\[1\].RFW.BIT\[20\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 153180 8160 ) N ;
    - REGF\[1\].RFW.BIT\[21\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 157780 5440 ) FS ;
    - REGF\[1\].RFW.BIT\[21\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 157780 8160 ) N ;
    - REGF\[1\].RFW.BIT\[21\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 161920 8160 ) N ;
    - REGF\[1\].RFW.BIT\[22\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 166520 5440 ) FS ;
    - REGF\[1\].RFW.BIT\[22\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 166520 8160 ) N ;
    - REGF\[1\].RFW.BIT\[22\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 170660 8160 ) N ;
    - REGF\[1\].RFW.BIT\[23\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 188600 5440 ) FS ;
    - REGF\[1\].RFW.BIT\[23\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 174800 8160 ) N ;
    - REGF\[1\].RFW.BIT\[23\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 179400 8160 ) N ;
    - REGF\[1\].RFW.BIT\[24\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 195960 5440 ) FS ;
    - REGF\[1\].RFW.BIT\[24\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 196420 8160 ) N ;
    - REGF\[1\].RFW.BIT\[24\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 200560 8160 ) N ;
    - REGF\[1\].RFW.BIT\[25\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 204700 5440 ) FS ;
    - REGF\[1\].RFW.BIT\[25\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 204700 8160 ) N ;
    - REGF\[1\].RFW.BIT\[25\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 209300 8160 ) N ;
    - REGF\[1\].RFW.BIT\[26\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 213440 5440 ) FS ;
    - REGF\[1\].RFW.BIT\[26\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 213440 8160 ) N ;
    - REGF\[1\].RFW.BIT\[26\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 217580 8160 ) N ;
    - REGF\[1\].RFW.BIT\[27\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 221720 5440 ) FS ;
    - REGF\[1\].RFW.BIT\[27\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 222180 8160 ) N ;
    - REGF\[1\].RFW.BIT\[27\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 226320 8160 ) N ;
    - REGF\[1\].RFW.BIT\[28\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 231840 5440 ) FS ;
    - REGF\[1\].RFW.BIT\[28\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 231840 8160 ) N ;
    - REGF\[1\].RFW.BIT\[28\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 235980 8160 ) N ;
    - REGF\[1\].RFW.BIT\[29\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 240120 5440 ) FS ;
    - REGF\[1\].RFW.BIT\[29\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 240120 8160 ) N ;
    - REGF\[1\].RFW.BIT\[29\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 244720 8160 ) N ;
    - REGF\[1\].RFW.BIT\[2\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 139380 5440 ) FS ;
    - REGF\[1\].RFW.BIT\[2\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 139380 8160 ) N ;
    - REGF\[1\].RFW.BIT\[2\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 143520 8160 ) N ;
    - REGF\[1\].RFW.BIT\[30\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 269100 5440 ) FS ;
    - REGF\[1\].RFW.BIT\[30\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 257600 8160 ) N ;
    - REGF\[1\].RFW.BIT\[30\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 261740 8160 ) N ;
    - REGF\[1\].RFW.BIT\[31\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 276460 5440 ) FS ;
    - REGF\[1\].RFW.BIT\[31\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 276460 8160 ) N ;
    - REGF\[1\].RFW.BIT\[31\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 281060 8160 ) N ;
    - REGF\[1\].RFW.BIT\[3\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 248860 5440 ) FS ;
    - REGF\[1\].RFW.BIT\[3\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 248860 8160 ) N ;
    - REGF\[1\].RFW.BIT\[3\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 253000 8160 ) N ;
    - REGF\[1\].RFW.BIT\[4\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 285200 5440 ) FS ;
    - REGF\[1\].RFW.BIT\[4\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 285200 8160 ) N ;
    - REGF\[1\].RFW.BIT\[4\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 289340 8160 ) N ;
    - REGF\[1\].RFW.BIT\[5\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 293480 5440 ) FS ;
    - REGF\[1\].RFW.BIT\[5\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 293940 8160 ) N ;
    - REGF\[1\].RFW.BIT\[5\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 298080 8160 ) N ;
    - REGF\[1\].RFW.BIT\[6\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 302220 5440 ) FS ;
    - REGF\[1\].RFW.BIT\[6\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 302220 8160 ) N ;
    - REGF\[1\].RFW.BIT\[6\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 306820 8160 ) N ;
    - REGF\[1\].RFW.BIT\[7\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 311880 5440 ) FS ;
    - REGF\[1\].RFW.BIT\[7\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 311880 8160 ) N ;
    - REGF\[1\].RFW.BIT\[7\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 316020 8160 ) N ;
    - REGF\[1\].RFW.BIT\[8\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 320620 5440 ) FS ;
    - REGF\[1\].RFW.BIT\[8\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 320620 8160 ) N ;
    - REGF\[1\].RFW.BIT\[8\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 324760 8160 ) N ;
    - REGF\[1\].RFW.BIT\[9\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 329360 5440 ) FS ;
    - REGF\[1\].RFW.BIT\[9\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 329360 8160 ) N ;
    - REGF\[1\].RFW.BIT\[9\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 333500 8160 ) N ;
    - REGF\[1\].RFW.CGAND sky130_fd_sc_hd__and2_1 + PLACED ( 185840 5440 ) FS ;
    - REGF\[1\].RFW.CG\[0\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 19780 5440 ) FS ;
    - REGF\[1\].RFW.CG\[1\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 99360 5440 ) FS ;
    - REGF\[1\].RFW.CG\[2\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 179400 5440 ) FS ;
    - REGF\[1\].RFW.CG\[3\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 262200 5440 ) FS ;
    - REGF\[1\].RFW.INV1\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 14720 5440 ) FS ;
    - REGF\[1\].RFW.INV1\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 94760 5440 ) FS ;
    - REGF\[1\].RFW.INV1\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 174800 5440 ) FS ;
    - REGF\[1\].RFW.INV1\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 257600 5440 ) FS ;
    - REGF\[1\].RFW.INV2\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 17020 5440 ) FS ;
    - REGF\[1\].RFW.INV2\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 97060 5440 ) FS ;
    - REGF\[1\].RFW.INV2\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 177100 5440 ) FS ;
    - REGF\[1\].RFW.INV2\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 259900 5440 ) FS ;
    - REGF\[20\].RFW.BIT\[0\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 26220 70720 ) FS ;
    - REGF\[20\].RFW.BIT\[0\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 14720 73440 ) N ;
    - REGF\[20\].RFW.BIT\[0\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 18860 73440 ) N ;
    - REGF\[20\].RFW.BIT\[10\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 42320 70720 ) FS ;
    - REGF\[20\].RFW.BIT\[10\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 42320 73440 ) N ;
    - REGF\[20\].RFW.BIT\[10\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 46460 73440 ) N ;
    - REGF\[20\].RFW.BIT\[11\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 50600 70720 ) FS ;
    - REGF\[20\].RFW.BIT\[11\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 51060 73440 ) N ;
    - REGF\[20\].RFW.BIT\[11\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 55200 73440 ) N ;
    - REGF\[20\].RFW.BIT\[12\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 59340 70720 ) FS ;
    - REGF\[20\].RFW.BIT\[12\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 59340 73440 ) N ;
    - REGF\[20\].RFW.BIT\[12\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 63940 73440 ) N ;
    - REGF\[20\].RFW.BIT\[13\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 69000 70720 ) FS ;
    - REGF\[20\].RFW.BIT\[13\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 69000 73440 ) N ;
    - REGF\[20\].RFW.BIT\[13\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 73140 73440 ) N ;
    - REGF\[20\].RFW.BIT\[14\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 77740 70720 ) FS ;
    - REGF\[20\].RFW.BIT\[14\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 77740 73440 ) N ;
    - REGF\[20\].RFW.BIT\[14\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 81880 73440 ) N ;
    - REGF\[20\].RFW.BIT\[15\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 86480 70720 ) FS ;
    - REGF\[20\].RFW.BIT\[15\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 86480 73440 ) N ;
    - REGF\[20\].RFW.BIT\[15\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 90620 73440 ) N ;
    - REGF\[20\].RFW.BIT\[16\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 106260 70720 ) FS ;
    - REGF\[20\].RFW.BIT\[16\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 94760 73440 ) N ;
    - REGF\[20\].RFW.BIT\[16\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 99360 73440 ) N ;
    - REGF\[20\].RFW.BIT\[17\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 113620 70720 ) FS ;
    - REGF\[20\].RFW.BIT\[17\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 113620 73440 ) N ;
    - REGF\[20\].RFW.BIT\[17\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 117760 73440 ) N ;
    - REGF\[20\].RFW.BIT\[18\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 121900 70720 ) FS ;
    - REGF\[20\].RFW.BIT\[18\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 121900 73440 ) N ;
    - REGF\[20\].RFW.BIT\[18\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 126500 73440 ) N ;
    - REGF\[20\].RFW.BIT\[19\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 130640 70720 ) FS ;
    - REGF\[20\].RFW.BIT\[19\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 130640 73440 ) N ;
    - REGF\[20\].RFW.BIT\[19\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 134780 73440 ) N ;
    - REGF\[20\].RFW.BIT\[1\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 34040 70720 ) FS ;
    - REGF\[20\].RFW.BIT\[1\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 33580 73440 ) N ;
    - REGF\[20\].RFW.BIT\[1\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 38180 73440 ) N ;
    - REGF\[20\].RFW.BIT\[20\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 149040 70720 ) FS ;
    - REGF\[20\].RFW.BIT\[20\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 149040 73440 ) N ;
    - REGF\[20\].RFW.BIT\[20\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 153180 73440 ) N ;
    - REGF\[20\].RFW.BIT\[21\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 157780 70720 ) FS ;
    - REGF\[20\].RFW.BIT\[21\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 157780 73440 ) N ;
    - REGF\[20\].RFW.BIT\[21\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 161920 73440 ) N ;
    - REGF\[20\].RFW.BIT\[22\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 166520 70720 ) FS ;
    - REGF\[20\].RFW.BIT\[22\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 166520 73440 ) N ;
    - REGF\[20\].RFW.BIT\[22\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 170660 73440 ) N ;
    - REGF\[20\].RFW.BIT\[23\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 188600 70720 ) FS ;
    - REGF\[20\].RFW.BIT\[23\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 174800 73440 ) N ;
    - REGF\[20\].RFW.BIT\[23\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 179400 73440 ) N ;
    - REGF\[20\].RFW.BIT\[24\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 195960 70720 ) FS ;
    - REGF\[20\].RFW.BIT\[24\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 196420 73440 ) N ;
    - REGF\[20\].RFW.BIT\[24\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 200560 73440 ) N ;
    - REGF\[20\].RFW.BIT\[25\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 204700 70720 ) FS ;
    - REGF\[20\].RFW.BIT\[25\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 204700 73440 ) N ;
    - REGF\[20\].RFW.BIT\[25\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 209300 73440 ) N ;
    - REGF\[20\].RFW.BIT\[26\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 213440 70720 ) FS ;
    - REGF\[20\].RFW.BIT\[26\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 213440 73440 ) N ;
    - REGF\[20\].RFW.BIT\[26\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 217580 73440 ) N ;
    - REGF\[20\].RFW.BIT\[27\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 221720 70720 ) FS ;
    - REGF\[20\].RFW.BIT\[27\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 222180 73440 ) N ;
    - REGF\[20\].RFW.BIT\[27\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 226320 73440 ) N ;
    - REGF\[20\].RFW.BIT\[28\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 231840 70720 ) FS ;
    - REGF\[20\].RFW.BIT\[28\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 231840 73440 ) N ;
    - REGF\[20\].RFW.BIT\[28\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 235980 73440 ) N ;
    - REGF\[20\].RFW.BIT\[29\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 240120 70720 ) FS ;
    - REGF\[20\].RFW.BIT\[29\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 240120 73440 ) N ;
    - REGF\[20\].RFW.BIT\[29\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 244720 73440 ) N ;
    - REGF\[20\].RFW.BIT\[2\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 139380 70720 ) FS ;
    - REGF\[20\].RFW.BIT\[2\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 139380 73440 ) N ;
    - REGF\[20\].RFW.BIT\[2\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 143520 73440 ) N ;
    - REGF\[20\].RFW.BIT\[30\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 269100 70720 ) FS ;
    - REGF\[20\].RFW.BIT\[30\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 257600 73440 ) N ;
    - REGF\[20\].RFW.BIT\[30\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 261740 73440 ) N ;
    - REGF\[20\].RFW.BIT\[31\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 276460 70720 ) FS ;
    - REGF\[20\].RFW.BIT\[31\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 276460 73440 ) N ;
    - REGF\[20\].RFW.BIT\[31\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 281060 73440 ) N ;
    - REGF\[20\].RFW.BIT\[3\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 248860 70720 ) FS ;
    - REGF\[20\].RFW.BIT\[3\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 248860 73440 ) N ;
    - REGF\[20\].RFW.BIT\[3\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 253000 73440 ) N ;
    - REGF\[20\].RFW.BIT\[4\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 285200 70720 ) FS ;
    - REGF\[20\].RFW.BIT\[4\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 285200 73440 ) N ;
    - REGF\[20\].RFW.BIT\[4\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 289340 73440 ) N ;
    - REGF\[20\].RFW.BIT\[5\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 293480 70720 ) FS ;
    - REGF\[20\].RFW.BIT\[5\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 293940 73440 ) N ;
    - REGF\[20\].RFW.BIT\[5\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 298080 73440 ) N ;
    - REGF\[20\].RFW.BIT\[6\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 302220 70720 ) FS ;
    - REGF\[20\].RFW.BIT\[6\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 302220 73440 ) N ;
    - REGF\[20\].RFW.BIT\[6\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 306820 73440 ) N ;
    - REGF\[20\].RFW.BIT\[7\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 311880 70720 ) FS ;
    - REGF\[20\].RFW.BIT\[7\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 311880 73440 ) N ;
    - REGF\[20\].RFW.BIT\[7\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 316020 73440 ) N ;
    - REGF\[20\].RFW.BIT\[8\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 320620 70720 ) FS ;
    - REGF\[20\].RFW.BIT\[8\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 320620 73440 ) N ;
    - REGF\[20\].RFW.BIT\[8\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 324760 73440 ) N ;
    - REGF\[20\].RFW.BIT\[9\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 329360 70720 ) FS ;
    - REGF\[20\].RFW.BIT\[9\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 329360 73440 ) N ;
    - REGF\[20\].RFW.BIT\[9\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 333500 73440 ) N ;
    - REGF\[20\].RFW.CGAND sky130_fd_sc_hd__and2_1 + PLACED ( 185840 70720 ) FS ;
    - REGF\[20\].RFW.CG\[0\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 19780 70720 ) FS ;
    - REGF\[20\].RFW.CG\[1\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 99360 70720 ) FS ;
    - REGF\[20\].RFW.CG\[2\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 179400 70720 ) FS ;
    - REGF\[20\].RFW.CG\[3\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 262200 70720 ) FS ;
    - REGF\[20\].RFW.INV1\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 14720 70720 ) FS ;
    - REGF\[20\].RFW.INV1\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 94760 70720 ) FS ;
    - REGF\[20\].RFW.INV1\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 174800 70720 ) FS ;
    - REGF\[20\].RFW.INV1\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 257600 70720 ) FS ;
    - REGF\[20\].RFW.INV2\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 17020 70720 ) FS ;
    - REGF\[20\].RFW.INV2\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 97060 70720 ) FS ;
    - REGF\[20\].RFW.INV2\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 177100 70720 ) FS ;
    - REGF\[20\].RFW.INV2\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 259900 70720 ) FS ;
    - REGF\[21\].RFW.BIT\[0\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 26220 76160 ) FS ;
    - REGF\[21\].RFW.BIT\[0\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 14720 78880 ) N ;
    - REGF\[21\].RFW.BIT\[0\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 19320 78880 ) N ;
    - REGF\[21\].RFW.BIT\[10\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 42320 76160 ) FS ;
    - REGF\[21\].RFW.BIT\[10\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 42320 78880 ) N ;
    - REGF\[21\].RFW.BIT\[10\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 46460 78880 ) N ;
    - REGF\[21\].RFW.BIT\[11\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 50600 76160 ) FS ;
    - REGF\[21\].RFW.BIT\[11\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 50600 78880 ) N ;
    - REGF\[21\].RFW.BIT\[11\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 55200 78880 ) N ;
    - REGF\[21\].RFW.BIT\[12\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 59340 76160 ) FS ;
    - REGF\[21\].RFW.BIT\[12\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 59340 78880 ) N ;
    - REGF\[21\].RFW.BIT\[12\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 63480 78880 ) N ;
    - REGF\[21\].RFW.BIT\[13\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 69000 76160 ) FS ;
    - REGF\[21\].RFW.BIT\[13\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 69000 78880 ) N ;
    - REGF\[21\].RFW.BIT\[13\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 73140 78880 ) N ;
    - REGF\[21\].RFW.BIT\[14\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 77740 76160 ) FS ;
    - REGF\[21\].RFW.BIT\[14\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 77740 78880 ) N ;
    - REGF\[21\].RFW.BIT\[14\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 81880 78880 ) N ;
    - REGF\[21\].RFW.BIT\[15\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 86480 76160 ) FS ;
    - REGF\[21\].RFW.BIT\[15\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 86480 78880 ) N ;
    - REGF\[21\].RFW.BIT\[15\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 90620 78880 ) N ;
    - REGF\[21\].RFW.BIT\[16\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 106260 76160 ) FS ;
    - REGF\[21\].RFW.BIT\[16\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 94760 78880 ) N ;
    - REGF\[21\].RFW.BIT\[16\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 99360 78880 ) N ;
    - REGF\[21\].RFW.BIT\[17\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 113620 76160 ) FS ;
    - REGF\[21\].RFW.BIT\[17\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 113620 78880 ) N ;
    - REGF\[21\].RFW.BIT\[17\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 117760 78880 ) N ;
    - REGF\[21\].RFW.BIT\[18\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 121900 76160 ) FS ;
    - REGF\[21\].RFW.BIT\[18\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 121900 78880 ) N ;
    - REGF\[21\].RFW.BIT\[18\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 126500 78880 ) N ;
    - REGF\[21\].RFW.BIT\[19\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 130640 76160 ) FS ;
    - REGF\[21\].RFW.BIT\[19\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 130640 78880 ) N ;
    - REGF\[21\].RFW.BIT\[19\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 134780 78880 ) N ;
    - REGF\[21\].RFW.BIT\[1\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 34040 76160 ) FS ;
    - REGF\[21\].RFW.BIT\[1\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 33580 78880 ) N ;
    - REGF\[21\].RFW.BIT\[1\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 37720 78880 ) N ;
    - REGF\[21\].RFW.BIT\[20\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 149040 76160 ) FS ;
    - REGF\[21\].RFW.BIT\[20\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 149040 78880 ) N ;
    - REGF\[21\].RFW.BIT\[20\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 153180 78880 ) N ;
    - REGF\[21\].RFW.BIT\[21\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 157780 76160 ) FS ;
    - REGF\[21\].RFW.BIT\[21\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 157780 78880 ) N ;
    - REGF\[21\].RFW.BIT\[21\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 161920 78880 ) N ;
    - REGF\[21\].RFW.BIT\[22\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 166520 76160 ) FS ;
    - REGF\[21\].RFW.BIT\[22\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 166520 78880 ) N ;
    - REGF\[21\].RFW.BIT\[22\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 170660 78880 ) N ;
    - REGF\[21\].RFW.BIT\[23\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 188600 76160 ) FS ;
    - REGF\[21\].RFW.BIT\[23\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 174800 78880 ) N ;
    - REGF\[21\].RFW.BIT\[23\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 179400 78880 ) N ;
    - REGF\[21\].RFW.BIT\[24\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 195960 76160 ) FS ;
    - REGF\[21\].RFW.BIT\[24\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 196420 78880 ) N ;
    - REGF\[21\].RFW.BIT\[24\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 200560 78880 ) N ;
    - REGF\[21\].RFW.BIT\[25\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 204700 76160 ) FS ;
    - REGF\[21\].RFW.BIT\[25\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 204700 78880 ) N ;
    - REGF\[21\].RFW.BIT\[25\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 209300 78880 ) N ;
    - REGF\[21\].RFW.BIT\[26\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 213440 76160 ) FS ;
    - REGF\[21\].RFW.BIT\[26\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 213440 78880 ) N ;
    - REGF\[21\].RFW.BIT\[26\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 217580 78880 ) N ;
    - REGF\[21\].RFW.BIT\[27\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 221720 76160 ) FS ;
    - REGF\[21\].RFW.BIT\[27\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 222180 78880 ) N ;
    - REGF\[21\].RFW.BIT\[27\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 226320 78880 ) N ;
    - REGF\[21\].RFW.BIT\[28\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 231840 76160 ) FS ;
    - REGF\[21\].RFW.BIT\[28\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 231840 78880 ) N ;
    - REGF\[21\].RFW.BIT\[28\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 235980 78880 ) N ;
    - REGF\[21\].RFW.BIT\[29\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 240120 76160 ) FS ;
    - REGF\[21\].RFW.BIT\[29\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 240120 78880 ) N ;
    - REGF\[21\].RFW.BIT\[29\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 244720 78880 ) N ;
    - REGF\[21\].RFW.BIT\[2\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 139380 76160 ) FS ;
    - REGF\[21\].RFW.BIT\[2\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 139380 78880 ) N ;
    - REGF\[21\].RFW.BIT\[2\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 143520 78880 ) N ;
    - REGF\[21\].RFW.BIT\[30\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 269100 76160 ) FS ;
    - REGF\[21\].RFW.BIT\[30\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 257600 78880 ) N ;
    - REGF\[21\].RFW.BIT\[30\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 261740 78880 ) N ;
    - REGF\[21\].RFW.BIT\[31\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 276460 76160 ) FS ;
    - REGF\[21\].RFW.BIT\[31\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 276460 78880 ) N ;
    - REGF\[21\].RFW.BIT\[31\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 281060 78880 ) N ;
    - REGF\[21\].RFW.BIT\[3\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 248860 76160 ) FS ;
    - REGF\[21\].RFW.BIT\[3\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 248860 78880 ) N ;
    - REGF\[21\].RFW.BIT\[3\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 253000 78880 ) N ;
    - REGF\[21\].RFW.BIT\[4\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 285200 76160 ) FS ;
    - REGF\[21\].RFW.BIT\[4\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 285200 78880 ) N ;
    - REGF\[21\].RFW.BIT\[4\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 289340 78880 ) N ;
    - REGF\[21\].RFW.BIT\[5\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 293480 76160 ) FS ;
    - REGF\[21\].RFW.BIT\[5\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 293940 78880 ) N ;
    - REGF\[21\].RFW.BIT\[5\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 298080 78880 ) N ;
    - REGF\[21\].RFW.BIT\[6\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 302220 76160 ) FS ;
    - REGF\[21\].RFW.BIT\[6\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 302220 78880 ) N ;
    - REGF\[21\].RFW.BIT\[6\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 306820 78880 ) N ;
    - REGF\[21\].RFW.BIT\[7\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 311880 76160 ) FS ;
    - REGF\[21\].RFW.BIT\[7\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 311880 78880 ) N ;
    - REGF\[21\].RFW.BIT\[7\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 316020 78880 ) N ;
    - REGF\[21\].RFW.BIT\[8\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 320620 76160 ) FS ;
    - REGF\[21\].RFW.BIT\[8\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 320620 78880 ) N ;
    - REGF\[21\].RFW.BIT\[8\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 324760 78880 ) N ;
    - REGF\[21\].RFW.BIT\[9\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 329360 76160 ) FS ;
    - REGF\[21\].RFW.BIT\[9\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 329360 78880 ) N ;
    - REGF\[21\].RFW.BIT\[9\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 333500 78880 ) N ;
    - REGF\[21\].RFW.CGAND sky130_fd_sc_hd__and2_1 + PLACED ( 185840 76160 ) FS ;
    - REGF\[21\].RFW.CG\[0\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 19780 76160 ) FS ;
    - REGF\[21\].RFW.CG\[1\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 99360 76160 ) FS ;
    - REGF\[21\].RFW.CG\[2\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 179400 76160 ) FS ;
    - REGF\[21\].RFW.CG\[3\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 262200 76160 ) FS ;
    - REGF\[21\].RFW.INV1\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 14720 76160 ) FS ;
    - REGF\[21\].RFW.INV1\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 94760 76160 ) FS ;
    - REGF\[21\].RFW.INV1\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 174800 76160 ) FS ;
    - REGF\[21\].RFW.INV1\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 257600 76160 ) FS ;
    - REGF\[21\].RFW.INV2\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 17020 76160 ) FS ;
    - REGF\[21\].RFW.INV2\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 97060 76160 ) FS ;
    - REGF\[21\].RFW.INV2\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 177100 76160 ) FS ;
    - REGF\[21\].RFW.INV2\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 259900 76160 ) FS ;
    - REGF\[22\].RFW.BIT\[0\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 26220 81600 ) FS ;
    - REGF\[22\].RFW.BIT\[0\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 14720 84320 ) N ;
    - REGF\[22\].RFW.BIT\[0\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 19320 84320 ) N ;
    - REGF\[22\].RFW.BIT\[10\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 42320 81600 ) FS ;
    - REGF\[22\].RFW.BIT\[10\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 42320 84320 ) N ;
    - REGF\[22\].RFW.BIT\[10\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 46460 84320 ) N ;
    - REGF\[22\].RFW.BIT\[11\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 50600 81600 ) FS ;
    - REGF\[22\].RFW.BIT\[11\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 50600 84320 ) N ;
    - REGF\[22\].RFW.BIT\[11\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 55200 84320 ) N ;
    - REGF\[22\].RFW.BIT\[12\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 59340 81600 ) FS ;
    - REGF\[22\].RFW.BIT\[12\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 59340 84320 ) N ;
    - REGF\[22\].RFW.BIT\[12\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 63480 84320 ) N ;
    - REGF\[22\].RFW.BIT\[13\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 69000 81600 ) FS ;
    - REGF\[22\].RFW.BIT\[13\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 69000 84320 ) N ;
    - REGF\[22\].RFW.BIT\[13\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 73140 84320 ) N ;
    - REGF\[22\].RFW.BIT\[14\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 77740 81600 ) FS ;
    - REGF\[22\].RFW.BIT\[14\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 77740 84320 ) N ;
    - REGF\[22\].RFW.BIT\[14\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 81880 84320 ) N ;
    - REGF\[22\].RFW.BIT\[15\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 86480 81600 ) FS ;
    - REGF\[22\].RFW.BIT\[15\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 86480 84320 ) N ;
    - REGF\[22\].RFW.BIT\[15\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 90620 84320 ) N ;
    - REGF\[22\].RFW.BIT\[16\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 106260 81600 ) FS ;
    - REGF\[22\].RFW.BIT\[16\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 94760 84320 ) N ;
    - REGF\[22\].RFW.BIT\[16\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 99360 84320 ) N ;
    - REGF\[22\].RFW.BIT\[17\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 113620 81600 ) FS ;
    - REGF\[22\].RFW.BIT\[17\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 113620 84320 ) N ;
    - REGF\[22\].RFW.BIT\[17\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 117760 84320 ) N ;
    - REGF\[22\].RFW.BIT\[18\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 121900 81600 ) FS ;
    - REGF\[22\].RFW.BIT\[18\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 121900 84320 ) N ;
    - REGF\[22\].RFW.BIT\[18\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 126500 84320 ) N ;
    - REGF\[22\].RFW.BIT\[19\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 130640 81600 ) FS ;
    - REGF\[22\].RFW.BIT\[19\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 130640 84320 ) N ;
    - REGF\[22\].RFW.BIT\[19\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 134780 84320 ) N ;
    - REGF\[22\].RFW.BIT\[1\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 34040 81600 ) FS ;
    - REGF\[22\].RFW.BIT\[1\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 33580 84320 ) N ;
    - REGF\[22\].RFW.BIT\[1\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 37720 84320 ) N ;
    - REGF\[22\].RFW.BIT\[20\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 149040 81600 ) FS ;
    - REGF\[22\].RFW.BIT\[20\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 149040 84320 ) N ;
    - REGF\[22\].RFW.BIT\[20\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 153180 84320 ) N ;
    - REGF\[22\].RFW.BIT\[21\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 157780 81600 ) FS ;
    - REGF\[22\].RFW.BIT\[21\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 157780 84320 ) N ;
    - REGF\[22\].RFW.BIT\[21\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 161920 84320 ) N ;
    - REGF\[22\].RFW.BIT\[22\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 166520 81600 ) FS ;
    - REGF\[22\].RFW.BIT\[22\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 166520 84320 ) N ;
    - REGF\[22\].RFW.BIT\[22\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 170660 84320 ) N ;
    - REGF\[22\].RFW.BIT\[23\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 188600 81600 ) FS ;
    - REGF\[22\].RFW.BIT\[23\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 174800 84320 ) N ;
    - REGF\[22\].RFW.BIT\[23\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 179400 84320 ) N ;
    - REGF\[22\].RFW.BIT\[24\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 195960 81600 ) FS ;
    - REGF\[22\].RFW.BIT\[24\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 196420 84320 ) N ;
    - REGF\[22\].RFW.BIT\[24\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 200560 84320 ) N ;
    - REGF\[22\].RFW.BIT\[25\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 204700 81600 ) FS ;
    - REGF\[22\].RFW.BIT\[25\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 204700 84320 ) N ;
    - REGF\[22\].RFW.BIT\[25\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 209300 84320 ) N ;
    - REGF\[22\].RFW.BIT\[26\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 213440 81600 ) FS ;
    - REGF\[22\].RFW.BIT\[26\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 213440 84320 ) N ;
    - REGF\[22\].RFW.BIT\[26\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 217580 84320 ) N ;
    - REGF\[22\].RFW.BIT\[27\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 221720 81600 ) FS ;
    - REGF\[22\].RFW.BIT\[27\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 222180 84320 ) N ;
    - REGF\[22\].RFW.BIT\[27\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 226320 84320 ) N ;
    - REGF\[22\].RFW.BIT\[28\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 231840 81600 ) FS ;
    - REGF\[22\].RFW.BIT\[28\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 231840 84320 ) N ;
    - REGF\[22\].RFW.BIT\[28\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 235980 84320 ) N ;
    - REGF\[22\].RFW.BIT\[29\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 240120 81600 ) FS ;
    - REGF\[22\].RFW.BIT\[29\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 240120 84320 ) N ;
    - REGF\[22\].RFW.BIT\[29\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 244720 84320 ) N ;
    - REGF\[22\].RFW.BIT\[2\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 139380 81600 ) FS ;
    - REGF\[22\].RFW.BIT\[2\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 139380 84320 ) N ;
    - REGF\[22\].RFW.BIT\[2\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 143520 84320 ) N ;
    - REGF\[22\].RFW.BIT\[30\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 269100 81600 ) FS ;
    - REGF\[22\].RFW.BIT\[30\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 257600 84320 ) N ;
    - REGF\[22\].RFW.BIT\[30\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 261740 84320 ) N ;
    - REGF\[22\].RFW.BIT\[31\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 276460 81600 ) FS ;
    - REGF\[22\].RFW.BIT\[31\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 276460 84320 ) N ;
    - REGF\[22\].RFW.BIT\[31\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 281060 84320 ) N ;
    - REGF\[22\].RFW.BIT\[3\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 248860 81600 ) FS ;
    - REGF\[22\].RFW.BIT\[3\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 248860 84320 ) N ;
    - REGF\[22\].RFW.BIT\[3\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 253000 84320 ) N ;
    - REGF\[22\].RFW.BIT\[4\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 285200 81600 ) FS ;
    - REGF\[22\].RFW.BIT\[4\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 285200 84320 ) N ;
    - REGF\[22\].RFW.BIT\[4\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 289340 84320 ) N ;
    - REGF\[22\].RFW.BIT\[5\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 293480 81600 ) FS ;
    - REGF\[22\].RFW.BIT\[5\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 293940 84320 ) N ;
    - REGF\[22\].RFW.BIT\[5\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 298080 84320 ) N ;
    - REGF\[22\].RFW.BIT\[6\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 302220 81600 ) FS ;
    - REGF\[22\].RFW.BIT\[6\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 302220 84320 ) N ;
    - REGF\[22\].RFW.BIT\[6\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 306820 84320 ) N ;
    - REGF\[22\].RFW.BIT\[7\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 311880 81600 ) FS ;
    - REGF\[22\].RFW.BIT\[7\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 311880 84320 ) N ;
    - REGF\[22\].RFW.BIT\[7\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 316020 84320 ) N ;
    - REGF\[22\].RFW.BIT\[8\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 320620 81600 ) FS ;
    - REGF\[22\].RFW.BIT\[8\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 320620 84320 ) N ;
    - REGF\[22\].RFW.BIT\[8\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 324760 84320 ) N ;
    - REGF\[22\].RFW.BIT\[9\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 329360 81600 ) FS ;
    - REGF\[22\].RFW.BIT\[9\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 329360 84320 ) N ;
    - REGF\[22\].RFW.BIT\[9\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 333500 84320 ) N ;
    - REGF\[22\].RFW.CGAND sky130_fd_sc_hd__and2_1 + PLACED ( 185840 81600 ) FS ;
    - REGF\[22\].RFW.CG\[0\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 19780 81600 ) FS ;
    - REGF\[22\].RFW.CG\[1\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 99360 81600 ) FS ;
    - REGF\[22\].RFW.CG\[2\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 179400 81600 ) FS ;
    - REGF\[22\].RFW.CG\[3\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 262200 81600 ) FS ;
    - REGF\[22\].RFW.INV1\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 14720 81600 ) FS ;
    - REGF\[22\].RFW.INV1\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 94760 81600 ) FS ;
    - REGF\[22\].RFW.INV1\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 174800 81600 ) FS ;
    - REGF\[22\].RFW.INV1\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 257600 81600 ) FS ;
    - REGF\[22\].RFW.INV2\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 17020 81600 ) FS ;
    - REGF\[22\].RFW.INV2\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 97060 81600 ) FS ;
    - REGF\[22\].RFW.INV2\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 177100 81600 ) FS ;
    - REGF\[22\].RFW.INV2\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 259900 81600 ) FS ;
    - REGF\[23\].RFW.BIT\[0\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 26220 87040 ) FS ;
    - REGF\[23\].RFW.BIT\[0\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 14720 89760 ) N ;
    - REGF\[23\].RFW.BIT\[0\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 18860 89760 ) N ;
    - REGF\[23\].RFW.BIT\[10\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 42320 87040 ) FS ;
    - REGF\[23\].RFW.BIT\[10\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 42320 89760 ) N ;
    - REGF\[23\].RFW.BIT\[10\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 46460 89760 ) N ;
    - REGF\[23\].RFW.BIT\[11\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 50600 87040 ) FS ;
    - REGF\[23\].RFW.BIT\[11\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 51060 89760 ) N ;
    - REGF\[23\].RFW.BIT\[11\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 55200 89760 ) N ;
    - REGF\[23\].RFW.BIT\[12\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 59340 87040 ) FS ;
    - REGF\[23\].RFW.BIT\[12\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 59340 89760 ) N ;
    - REGF\[23\].RFW.BIT\[12\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 63940 89760 ) N ;
    - REGF\[23\].RFW.BIT\[13\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 69000 87040 ) FS ;
    - REGF\[23\].RFW.BIT\[13\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 69000 89760 ) N ;
    - REGF\[23\].RFW.BIT\[13\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 73140 89760 ) N ;
    - REGF\[23\].RFW.BIT\[14\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 77740 87040 ) FS ;
    - REGF\[23\].RFW.BIT\[14\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 77740 89760 ) N ;
    - REGF\[23\].RFW.BIT\[14\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 81880 89760 ) N ;
    - REGF\[23\].RFW.BIT\[15\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 86480 87040 ) FS ;
    - REGF\[23\].RFW.BIT\[15\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 86480 89760 ) N ;
    - REGF\[23\].RFW.BIT\[15\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 90620 89760 ) N ;
    - REGF\[23\].RFW.BIT\[16\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 106260 87040 ) FS ;
    - REGF\[23\].RFW.BIT\[16\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 94760 89760 ) N ;
    - REGF\[23\].RFW.BIT\[16\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 99360 89760 ) N ;
    - REGF\[23\].RFW.BIT\[17\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 113620 87040 ) FS ;
    - REGF\[23\].RFW.BIT\[17\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 113620 89760 ) N ;
    - REGF\[23\].RFW.BIT\[17\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 117760 89760 ) N ;
    - REGF\[23\].RFW.BIT\[18\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 121900 87040 ) FS ;
    - REGF\[23\].RFW.BIT\[18\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 121900 89760 ) N ;
    - REGF\[23\].RFW.BIT\[18\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 126500 89760 ) N ;
    - REGF\[23\].RFW.BIT\[19\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 130640 87040 ) FS ;
    - REGF\[23\].RFW.BIT\[19\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 130640 89760 ) N ;
    - REGF\[23\].RFW.BIT\[19\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 134780 89760 ) N ;
    - REGF\[23\].RFW.BIT\[1\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 34040 87040 ) FS ;
    - REGF\[23\].RFW.BIT\[1\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 33580 89760 ) N ;
    - REGF\[23\].RFW.BIT\[1\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 38180 89760 ) N ;
    - REGF\[23\].RFW.BIT\[20\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 149040 87040 ) FS ;
    - REGF\[23\].RFW.BIT\[20\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 149040 89760 ) N ;
    - REGF\[23\].RFW.BIT\[20\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 153180 89760 ) N ;
    - REGF\[23\].RFW.BIT\[21\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 157780 87040 ) FS ;
    - REGF\[23\].RFW.BIT\[21\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 157780 89760 ) N ;
    - REGF\[23\].RFW.BIT\[21\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 161920 89760 ) N ;
    - REGF\[23\].RFW.BIT\[22\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 166520 87040 ) FS ;
    - REGF\[23\].RFW.BIT\[22\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 166520 89760 ) N ;
    - REGF\[23\].RFW.BIT\[22\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 170660 89760 ) N ;
    - REGF\[23\].RFW.BIT\[23\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 188600 87040 ) FS ;
    - REGF\[23\].RFW.BIT\[23\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 174800 89760 ) N ;
    - REGF\[23\].RFW.BIT\[23\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 179400 89760 ) N ;
    - REGF\[23\].RFW.BIT\[24\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 195960 87040 ) FS ;
    - REGF\[23\].RFW.BIT\[24\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 196420 89760 ) N ;
    - REGF\[23\].RFW.BIT\[24\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 200560 89760 ) N ;
    - REGF\[23\].RFW.BIT\[25\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 204700 87040 ) FS ;
    - REGF\[23\].RFW.BIT\[25\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 204700 89760 ) N ;
    - REGF\[23\].RFW.BIT\[25\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 209300 89760 ) N ;
    - REGF\[23\].RFW.BIT\[26\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 213440 87040 ) FS ;
    - REGF\[23\].RFW.BIT\[26\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 213440 89760 ) N ;
    - REGF\[23\].RFW.BIT\[26\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 217580 89760 ) N ;
    - REGF\[23\].RFW.BIT\[27\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 221720 87040 ) FS ;
    - REGF\[23\].RFW.BIT\[27\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 222180 89760 ) N ;
    - REGF\[23\].RFW.BIT\[27\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 226320 89760 ) N ;
    - REGF\[23\].RFW.BIT\[28\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 231840 87040 ) FS ;
    - REGF\[23\].RFW.BIT\[28\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 231840 89760 ) N ;
    - REGF\[23\].RFW.BIT\[28\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 235980 89760 ) N ;
    - REGF\[23\].RFW.BIT\[29\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 240120 87040 ) FS ;
    - REGF\[23\].RFW.BIT\[29\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 240120 89760 ) N ;
    - REGF\[23\].RFW.BIT\[29\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 244720 89760 ) N ;
    - REGF\[23\].RFW.BIT\[2\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 139380 87040 ) FS ;
    - REGF\[23\].RFW.BIT\[2\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 139380 89760 ) N ;
    - REGF\[23\].RFW.BIT\[2\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 143520 89760 ) N ;
    - REGF\[23\].RFW.BIT\[30\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 269100 87040 ) FS ;
    - REGF\[23\].RFW.BIT\[30\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 257600 89760 ) N ;
    - REGF\[23\].RFW.BIT\[30\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 261740 89760 ) N ;
    - REGF\[23\].RFW.BIT\[31\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 276460 87040 ) FS ;
    - REGF\[23\].RFW.BIT\[31\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 276460 89760 ) N ;
    - REGF\[23\].RFW.BIT\[31\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 281060 89760 ) N ;
    - REGF\[23\].RFW.BIT\[3\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 248860 87040 ) FS ;
    - REGF\[23\].RFW.BIT\[3\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 248860 89760 ) N ;
    - REGF\[23\].RFW.BIT\[3\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 253000 89760 ) N ;
    - REGF\[23\].RFW.BIT\[4\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 285200 87040 ) FS ;
    - REGF\[23\].RFW.BIT\[4\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 285200 89760 ) N ;
    - REGF\[23\].RFW.BIT\[4\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 289340 89760 ) N ;
    - REGF\[23\].RFW.BIT\[5\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 293480 87040 ) FS ;
    - REGF\[23\].RFW.BIT\[5\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 293940 89760 ) N ;
    - REGF\[23\].RFW.BIT\[5\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 298080 89760 ) N ;
    - REGF\[23\].RFW.BIT\[6\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 302220 87040 ) FS ;
    - REGF\[23\].RFW.BIT\[6\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 302220 89760 ) N ;
    - REGF\[23\].RFW.BIT\[6\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 306820 89760 ) N ;
    - REGF\[23\].RFW.BIT\[7\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 311880 87040 ) FS ;
    - REGF\[23\].RFW.BIT\[7\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 311880 89760 ) N ;
    - REGF\[23\].RFW.BIT\[7\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 316020 89760 ) N ;
    - REGF\[23\].RFW.BIT\[8\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 320620 87040 ) FS ;
    - REGF\[23\].RFW.BIT\[8\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 320620 89760 ) N ;
    - REGF\[23\].RFW.BIT\[8\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 324760 89760 ) N ;
    - REGF\[23\].RFW.BIT\[9\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 329360 87040 ) FS ;
    - REGF\[23\].RFW.BIT\[9\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 329360 89760 ) N ;
    - REGF\[23\].RFW.BIT\[9\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 333500 89760 ) N ;
    - REGF\[23\].RFW.CGAND sky130_fd_sc_hd__and2_1 + PLACED ( 185840 87040 ) FS ;
    - REGF\[23\].RFW.CG\[0\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 19780 87040 ) FS ;
    - REGF\[23\].RFW.CG\[1\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 99360 87040 ) FS ;
    - REGF\[23\].RFW.CG\[2\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 179400 87040 ) FS ;
    - REGF\[23\].RFW.CG\[3\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 262200 87040 ) FS ;
    - REGF\[23\].RFW.INV1\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 14720 87040 ) FS ;
    - REGF\[23\].RFW.INV1\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 94760 87040 ) FS ;
    - REGF\[23\].RFW.INV1\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 174800 87040 ) FS ;
    - REGF\[23\].RFW.INV1\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 257600 87040 ) FS ;
    - REGF\[23\].RFW.INV2\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 17020 87040 ) FS ;
    - REGF\[23\].RFW.INV2\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 97060 87040 ) FS ;
    - REGF\[23\].RFW.INV2\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 177100 87040 ) FS ;
    - REGF\[23\].RFW.INV2\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 259900 87040 ) FS ;
    - REGF\[24\].RFW.BIT\[0\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 26220 92480 ) FS ;
    - REGF\[24\].RFW.BIT\[0\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 14720 95200 ) N ;
    - REGF\[24\].RFW.BIT\[0\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 18860 95200 ) N ;
    - REGF\[24\].RFW.BIT\[10\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 42320 92480 ) FS ;
    - REGF\[24\].RFW.BIT\[10\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 42320 95200 ) N ;
    - REGF\[24\].RFW.BIT\[10\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 46460 95200 ) N ;
    - REGF\[24\].RFW.BIT\[11\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 50600 92480 ) FS ;
    - REGF\[24\].RFW.BIT\[11\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 51060 95200 ) N ;
    - REGF\[24\].RFW.BIT\[11\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 55200 95200 ) N ;
    - REGF\[24\].RFW.BIT\[12\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 59340 92480 ) FS ;
    - REGF\[24\].RFW.BIT\[12\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 59340 95200 ) N ;
    - REGF\[24\].RFW.BIT\[12\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 63940 95200 ) N ;
    - REGF\[24\].RFW.BIT\[13\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 69000 92480 ) FS ;
    - REGF\[24\].RFW.BIT\[13\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 69000 95200 ) N ;
    - REGF\[24\].RFW.BIT\[13\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 73140 95200 ) N ;
    - REGF\[24\].RFW.BIT\[14\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 77740 92480 ) FS ;
    - REGF\[24\].RFW.BIT\[14\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 77740 95200 ) N ;
    - REGF\[24\].RFW.BIT\[14\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 81880 95200 ) N ;
    - REGF\[24\].RFW.BIT\[15\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 86480 92480 ) FS ;
    - REGF\[24\].RFW.BIT\[15\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 86480 95200 ) N ;
    - REGF\[24\].RFW.BIT\[15\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 90620 95200 ) N ;
    - REGF\[24\].RFW.BIT\[16\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 106260 92480 ) FS ;
    - REGF\[24\].RFW.BIT\[16\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 94760 95200 ) N ;
    - REGF\[24\].RFW.BIT\[16\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 99360 95200 ) N ;
    - REGF\[24\].RFW.BIT\[17\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 113620 92480 ) FS ;
    - REGF\[24\].RFW.BIT\[17\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 113620 95200 ) N ;
    - REGF\[24\].RFW.BIT\[17\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 117760 95200 ) N ;
    - REGF\[24\].RFW.BIT\[18\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 121900 92480 ) FS ;
    - REGF\[24\].RFW.BIT\[18\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 121900 95200 ) N ;
    - REGF\[24\].RFW.BIT\[18\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 126500 95200 ) N ;
    - REGF\[24\].RFW.BIT\[19\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 130640 92480 ) FS ;
    - REGF\[24\].RFW.BIT\[19\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 130640 95200 ) N ;
    - REGF\[24\].RFW.BIT\[19\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 134780 95200 ) N ;
    - REGF\[24\].RFW.BIT\[1\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 33580 92480 ) FS ;
    - REGF\[24\].RFW.BIT\[1\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 33580 95200 ) N ;
    - REGF\[24\].RFW.BIT\[1\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 38180 95200 ) N ;
    - REGF\[24\].RFW.BIT\[20\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 149040 92480 ) FS ;
    - REGF\[24\].RFW.BIT\[20\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 149040 95200 ) N ;
    - REGF\[24\].RFW.BIT\[20\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 153180 95200 ) N ;
    - REGF\[24\].RFW.BIT\[21\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 157780 92480 ) FS ;
    - REGF\[24\].RFW.BIT\[21\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 157780 95200 ) N ;
    - REGF\[24\].RFW.BIT\[21\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 161920 95200 ) N ;
    - REGF\[24\].RFW.BIT\[22\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 166520 92480 ) FS ;
    - REGF\[24\].RFW.BIT\[22\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 166520 95200 ) N ;
    - REGF\[24\].RFW.BIT\[22\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 170660 95200 ) N ;
    - REGF\[24\].RFW.BIT\[23\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 188600 92480 ) FS ;
    - REGF\[24\].RFW.BIT\[23\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 174800 95200 ) N ;
    - REGF\[24\].RFW.BIT\[23\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 179400 95200 ) N ;
    - REGF\[24\].RFW.BIT\[24\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 195960 92480 ) FS ;
    - REGF\[24\].RFW.BIT\[24\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 196420 95200 ) N ;
    - REGF\[24\].RFW.BIT\[24\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 200560 95200 ) N ;
    - REGF\[24\].RFW.BIT\[25\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 204700 92480 ) FS ;
    - REGF\[24\].RFW.BIT\[25\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 204700 95200 ) N ;
    - REGF\[24\].RFW.BIT\[25\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 209300 95200 ) N ;
    - REGF\[24\].RFW.BIT\[26\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 213440 92480 ) FS ;
    - REGF\[24\].RFW.BIT\[26\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 213440 95200 ) N ;
    - REGF\[24\].RFW.BIT\[26\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 217580 95200 ) N ;
    - REGF\[24\].RFW.BIT\[27\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 221720 92480 ) FS ;
    - REGF\[24\].RFW.BIT\[27\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 222180 95200 ) N ;
    - REGF\[24\].RFW.BIT\[27\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 226320 95200 ) N ;
    - REGF\[24\].RFW.BIT\[28\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 231840 92480 ) FS ;
    - REGF\[24\].RFW.BIT\[28\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 231840 95200 ) N ;
    - REGF\[24\].RFW.BIT\[28\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 235980 95200 ) N ;
    - REGF\[24\].RFW.BIT\[29\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 240120 92480 ) FS ;
    - REGF\[24\].RFW.BIT\[29\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 240120 95200 ) N ;
    - REGF\[24\].RFW.BIT\[29\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 244720 95200 ) N ;
    - REGF\[24\].RFW.BIT\[2\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 139380 92480 ) FS ;
    - REGF\[24\].RFW.BIT\[2\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 139380 95200 ) N ;
    - REGF\[24\].RFW.BIT\[2\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 143520 95200 ) N ;
    - REGF\[24\].RFW.BIT\[30\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 269100 92480 ) FS ;
    - REGF\[24\].RFW.BIT\[30\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 257600 95200 ) N ;
    - REGF\[24\].RFW.BIT\[30\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 261740 95200 ) N ;
    - REGF\[24\].RFW.BIT\[31\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 276460 92480 ) FS ;
    - REGF\[24\].RFW.BIT\[31\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 276460 95200 ) N ;
    - REGF\[24\].RFW.BIT\[31\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 281060 95200 ) N ;
    - REGF\[24\].RFW.BIT\[3\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 248860 92480 ) FS ;
    - REGF\[24\].RFW.BIT\[3\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 248860 95200 ) N ;
    - REGF\[24\].RFW.BIT\[3\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 253000 95200 ) N ;
    - REGF\[24\].RFW.BIT\[4\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 285200 92480 ) FS ;
    - REGF\[24\].RFW.BIT\[4\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 285200 95200 ) N ;
    - REGF\[24\].RFW.BIT\[4\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 289340 95200 ) N ;
    - REGF\[24\].RFW.BIT\[5\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 293480 92480 ) FS ;
    - REGF\[24\].RFW.BIT\[5\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 293940 95200 ) N ;
    - REGF\[24\].RFW.BIT\[5\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 298080 95200 ) N ;
    - REGF\[24\].RFW.BIT\[6\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 302220 92480 ) FS ;
    - REGF\[24\].RFW.BIT\[6\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 302220 95200 ) N ;
    - REGF\[24\].RFW.BIT\[6\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 306820 95200 ) N ;
    - REGF\[24\].RFW.BIT\[7\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 311880 92480 ) FS ;
    - REGF\[24\].RFW.BIT\[7\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 311880 95200 ) N ;
    - REGF\[24\].RFW.BIT\[7\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 316020 95200 ) N ;
    - REGF\[24\].RFW.BIT\[8\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 320620 92480 ) FS ;
    - REGF\[24\].RFW.BIT\[8\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 320620 95200 ) N ;
    - REGF\[24\].RFW.BIT\[8\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 324760 95200 ) N ;
    - REGF\[24\].RFW.BIT\[9\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 329360 92480 ) FS ;
    - REGF\[24\].RFW.BIT\[9\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 329360 95200 ) N ;
    - REGF\[24\].RFW.BIT\[9\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 333500 95200 ) N ;
    - REGF\[24\].RFW.CGAND sky130_fd_sc_hd__and2_1 + PLACED ( 185840 92480 ) FS ;
    - REGF\[24\].RFW.CG\[0\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 19320 92480 ) FS ;
    - REGF\[24\].RFW.CG\[1\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 99360 92480 ) FS ;
    - REGF\[24\].RFW.CG\[2\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 179400 92480 ) FS ;
    - REGF\[24\].RFW.CG\[3\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 262200 92480 ) FS ;
    - REGF\[24\].RFW.INV1\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 14720 92480 ) FS ;
    - REGF\[24\].RFW.INV1\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 94760 92480 ) FS ;
    - REGF\[24\].RFW.INV1\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 174800 92480 ) FS ;
    - REGF\[24\].RFW.INV1\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 257600 92480 ) FS ;
    - REGF\[24\].RFW.INV2\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 17020 92480 ) FS ;
    - REGF\[24\].RFW.INV2\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 97060 92480 ) FS ;
    - REGF\[24\].RFW.INV2\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 177100 92480 ) FS ;
    - REGF\[24\].RFW.INV2\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 259900 92480 ) FS ;
    - REGF\[25\].RFW.BIT\[0\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 26220 97920 ) FS ;
    - REGF\[25\].RFW.BIT\[0\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 14720 100640 ) N ;
    - REGF\[25\].RFW.BIT\[0\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 18860 100640 ) N ;
    - REGF\[25\].RFW.BIT\[10\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 42320 97920 ) FS ;
    - REGF\[25\].RFW.BIT\[10\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 42320 100640 ) N ;
    - REGF\[25\].RFW.BIT\[10\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 46460 100640 ) N ;
    - REGF\[25\].RFW.BIT\[11\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 50600 97920 ) FS ;
    - REGF\[25\].RFW.BIT\[11\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 51060 100640 ) N ;
    - REGF\[25\].RFW.BIT\[11\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 55200 100640 ) N ;
    - REGF\[25\].RFW.BIT\[12\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 59340 97920 ) FS ;
    - REGF\[25\].RFW.BIT\[12\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 59340 100640 ) N ;
    - REGF\[25\].RFW.BIT\[12\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 63940 100640 ) N ;
    - REGF\[25\].RFW.BIT\[13\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 69000 97920 ) FS ;
    - REGF\[25\].RFW.BIT\[13\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 69000 100640 ) N ;
    - REGF\[25\].RFW.BIT\[13\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 73140 100640 ) N ;
    - REGF\[25\].RFW.BIT\[14\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 77740 97920 ) FS ;
    - REGF\[25\].RFW.BIT\[14\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 77740 100640 ) N ;
    - REGF\[25\].RFW.BIT\[14\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 81880 100640 ) N ;
    - REGF\[25\].RFW.BIT\[15\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 86480 97920 ) FS ;
    - REGF\[25\].RFW.BIT\[15\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 86480 100640 ) N ;
    - REGF\[25\].RFW.BIT\[15\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 90620 100640 ) N ;
    - REGF\[25\].RFW.BIT\[16\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 106260 97920 ) FS ;
    - REGF\[25\].RFW.BIT\[16\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 94760 100640 ) N ;
    - REGF\[25\].RFW.BIT\[16\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 99360 100640 ) N ;
    - REGF\[25\].RFW.BIT\[17\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 113620 97920 ) FS ;
    - REGF\[25\].RFW.BIT\[17\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 113620 100640 ) N ;
    - REGF\[25\].RFW.BIT\[17\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 117760 100640 ) N ;
    - REGF\[25\].RFW.BIT\[18\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 121900 97920 ) FS ;
    - REGF\[25\].RFW.BIT\[18\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 121900 100640 ) N ;
    - REGF\[25\].RFW.BIT\[18\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 126500 100640 ) N ;
    - REGF\[25\].RFW.BIT\[19\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 130640 97920 ) FS ;
    - REGF\[25\].RFW.BIT\[19\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 130640 100640 ) N ;
    - REGF\[25\].RFW.BIT\[19\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 134780 100640 ) N ;
    - REGF\[25\].RFW.BIT\[1\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 33580 97920 ) FS ;
    - REGF\[25\].RFW.BIT\[1\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 33580 100640 ) N ;
    - REGF\[25\].RFW.BIT\[1\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 38180 100640 ) N ;
    - REGF\[25\].RFW.BIT\[20\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 149040 97920 ) FS ;
    - REGF\[25\].RFW.BIT\[20\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 149040 100640 ) N ;
    - REGF\[25\].RFW.BIT\[20\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 153180 100640 ) N ;
    - REGF\[25\].RFW.BIT\[21\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 157780 97920 ) FS ;
    - REGF\[25\].RFW.BIT\[21\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 157780 100640 ) N ;
    - REGF\[25\].RFW.BIT\[21\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 161920 100640 ) N ;
    - REGF\[25\].RFW.BIT\[22\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 166520 97920 ) FS ;
    - REGF\[25\].RFW.BIT\[22\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 166520 100640 ) N ;
    - REGF\[25\].RFW.BIT\[22\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 170660 100640 ) N ;
    - REGF\[25\].RFW.BIT\[23\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 188600 97920 ) FS ;
    - REGF\[25\].RFW.BIT\[23\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 174800 100640 ) N ;
    - REGF\[25\].RFW.BIT\[23\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 179400 100640 ) N ;
    - REGF\[25\].RFW.BIT\[24\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 195960 97920 ) FS ;
    - REGF\[25\].RFW.BIT\[24\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 196420 100640 ) N ;
    - REGF\[25\].RFW.BIT\[24\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 200560 100640 ) N ;
    - REGF\[25\].RFW.BIT\[25\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 204700 97920 ) FS ;
    - REGF\[25\].RFW.BIT\[25\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 204700 100640 ) N ;
    - REGF\[25\].RFW.BIT\[25\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 209300 100640 ) N ;
    - REGF\[25\].RFW.BIT\[26\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 213440 97920 ) FS ;
    - REGF\[25\].RFW.BIT\[26\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 213440 100640 ) N ;
    - REGF\[25\].RFW.BIT\[26\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 217580 100640 ) N ;
    - REGF\[25\].RFW.BIT\[27\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 221720 97920 ) FS ;
    - REGF\[25\].RFW.BIT\[27\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 222180 100640 ) N ;
    - REGF\[25\].RFW.BIT\[27\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 226320 100640 ) N ;
    - REGF\[25\].RFW.BIT\[28\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 231840 97920 ) FS ;
    - REGF\[25\].RFW.BIT\[28\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 231840 100640 ) N ;
    - REGF\[25\].RFW.BIT\[28\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 235980 100640 ) N ;
    - REGF\[25\].RFW.BIT\[29\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 240120 97920 ) FS ;
    - REGF\[25\].RFW.BIT\[29\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 240120 100640 ) N ;
    - REGF\[25\].RFW.BIT\[29\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 244720 100640 ) N ;
    - REGF\[25\].RFW.BIT\[2\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 139380 97920 ) FS ;
    - REGF\[25\].RFW.BIT\[2\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 139380 100640 ) N ;
    - REGF\[25\].RFW.BIT\[2\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 143520 100640 ) N ;
    - REGF\[25\].RFW.BIT\[30\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 269100 97920 ) FS ;
    - REGF\[25\].RFW.BIT\[30\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 257600 100640 ) N ;
    - REGF\[25\].RFW.BIT\[30\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 261740 100640 ) N ;
    - REGF\[25\].RFW.BIT\[31\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 276460 97920 ) FS ;
    - REGF\[25\].RFW.BIT\[31\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 276460 100640 ) N ;
    - REGF\[25\].RFW.BIT\[31\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 281060 100640 ) N ;
    - REGF\[25\].RFW.BIT\[3\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 248860 97920 ) FS ;
    - REGF\[25\].RFW.BIT\[3\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 248860 100640 ) N ;
    - REGF\[25\].RFW.BIT\[3\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 253000 100640 ) N ;
    - REGF\[25\].RFW.BIT\[4\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 285200 97920 ) FS ;
    - REGF\[25\].RFW.BIT\[4\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 285200 100640 ) N ;
    - REGF\[25\].RFW.BIT\[4\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 289340 100640 ) N ;
    - REGF\[25\].RFW.BIT\[5\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 293480 97920 ) FS ;
    - REGF\[25\].RFW.BIT\[5\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 293940 100640 ) N ;
    - REGF\[25\].RFW.BIT\[5\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 298080 100640 ) N ;
    - REGF\[25\].RFW.BIT\[6\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 302220 97920 ) FS ;
    - REGF\[25\].RFW.BIT\[6\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 302220 100640 ) N ;
    - REGF\[25\].RFW.BIT\[6\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 306820 100640 ) N ;
    - REGF\[25\].RFW.BIT\[7\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 311880 97920 ) FS ;
    - REGF\[25\].RFW.BIT\[7\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 311880 100640 ) N ;
    - REGF\[25\].RFW.BIT\[7\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 316020 100640 ) N ;
    - REGF\[25\].RFW.BIT\[8\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 320620 97920 ) FS ;
    - REGF\[25\].RFW.BIT\[8\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 320620 100640 ) N ;
    - REGF\[25\].RFW.BIT\[8\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 324760 100640 ) N ;
    - REGF\[25\].RFW.BIT\[9\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 329360 97920 ) FS ;
    - REGF\[25\].RFW.BIT\[9\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 329360 100640 ) N ;
    - REGF\[25\].RFW.BIT\[9\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 333500 100640 ) N ;
    - REGF\[25\].RFW.CGAND sky130_fd_sc_hd__and2_1 + PLACED ( 185840 97920 ) FS ;
    - REGF\[25\].RFW.CG\[0\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 19320 97920 ) FS ;
    - REGF\[25\].RFW.CG\[1\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 99360 97920 ) FS ;
    - REGF\[25\].RFW.CG\[2\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 179400 97920 ) FS ;
    - REGF\[25\].RFW.CG\[3\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 262200 97920 ) FS ;
    - REGF\[25\].RFW.INV1\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 14720 97920 ) FS ;
    - REGF\[25\].RFW.INV1\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 94760 97920 ) FS ;
    - REGF\[25\].RFW.INV1\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 174800 97920 ) FS ;
    - REGF\[25\].RFW.INV1\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 257600 97920 ) FS ;
    - REGF\[25\].RFW.INV2\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 17020 97920 ) FS ;
    - REGF\[25\].RFW.INV2\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 97060 97920 ) FS ;
    - REGF\[25\].RFW.INV2\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 177100 97920 ) FS ;
    - REGF\[25\].RFW.INV2\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 259900 97920 ) FS ;
    - REGF\[26\].RFW.BIT\[0\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 26220 103360 ) FS ;
    - REGF\[26\].RFW.BIT\[0\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 14720 106080 ) N ;
    - REGF\[26\].RFW.BIT\[0\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 18860 106080 ) N ;
    - REGF\[26\].RFW.BIT\[10\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 42320 103360 ) FS ;
    - REGF\[26\].RFW.BIT\[10\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 42320 106080 ) N ;
    - REGF\[26\].RFW.BIT\[10\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 46460 106080 ) N ;
    - REGF\[26\].RFW.BIT\[11\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 50600 103360 ) FS ;
    - REGF\[26\].RFW.BIT\[11\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 51060 106080 ) N ;
    - REGF\[26\].RFW.BIT\[11\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 55200 106080 ) N ;
    - REGF\[26\].RFW.BIT\[12\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 59340 103360 ) FS ;
    - REGF\[26\].RFW.BIT\[12\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 59340 106080 ) N ;
    - REGF\[26\].RFW.BIT\[12\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 63940 106080 ) N ;
    - REGF\[26\].RFW.BIT\[13\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 69000 103360 ) FS ;
    - REGF\[26\].RFW.BIT\[13\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 69000 106080 ) N ;
    - REGF\[26\].RFW.BIT\[13\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 73140 106080 ) N ;
    - REGF\[26\].RFW.BIT\[14\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 77740 103360 ) FS ;
    - REGF\[26\].RFW.BIT\[14\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 77740 106080 ) N ;
    - REGF\[26\].RFW.BIT\[14\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 81880 106080 ) N ;
    - REGF\[26\].RFW.BIT\[15\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 86480 103360 ) FS ;
    - REGF\[26\].RFW.BIT\[15\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 86480 106080 ) N ;
    - REGF\[26\].RFW.BIT\[15\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 90620 106080 ) N ;
    - REGF\[26\].RFW.BIT\[16\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 106260 103360 ) FS ;
    - REGF\[26\].RFW.BIT\[16\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 94760 106080 ) N ;
    - REGF\[26\].RFW.BIT\[16\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 99360 106080 ) N ;
    - REGF\[26\].RFW.BIT\[17\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 113620 103360 ) FS ;
    - REGF\[26\].RFW.BIT\[17\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 113620 106080 ) N ;
    - REGF\[26\].RFW.BIT\[17\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 117760 106080 ) N ;
    - REGF\[26\].RFW.BIT\[18\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 121900 103360 ) FS ;
    - REGF\[26\].RFW.BIT\[18\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 121900 106080 ) N ;
    - REGF\[26\].RFW.BIT\[18\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 126500 106080 ) N ;
    - REGF\[26\].RFW.BIT\[19\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 130640 103360 ) FS ;
    - REGF\[26\].RFW.BIT\[19\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 130640 106080 ) N ;
    - REGF\[26\].RFW.BIT\[19\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 134780 106080 ) N ;
    - REGF\[26\].RFW.BIT\[1\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 33580 103360 ) FS ;
    - REGF\[26\].RFW.BIT\[1\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 33580 106080 ) N ;
    - REGF\[26\].RFW.BIT\[1\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 38180 106080 ) N ;
    - REGF\[26\].RFW.BIT\[20\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 149040 103360 ) FS ;
    - REGF\[26\].RFW.BIT\[20\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 149040 106080 ) N ;
    - REGF\[26\].RFW.BIT\[20\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 153180 106080 ) N ;
    - REGF\[26\].RFW.BIT\[21\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 157780 103360 ) FS ;
    - REGF\[26\].RFW.BIT\[21\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 157780 106080 ) N ;
    - REGF\[26\].RFW.BIT\[21\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 161920 106080 ) N ;
    - REGF\[26\].RFW.BIT\[22\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 166520 103360 ) FS ;
    - REGF\[26\].RFW.BIT\[22\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 166520 106080 ) N ;
    - REGF\[26\].RFW.BIT\[22\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 170660 106080 ) N ;
    - REGF\[26\].RFW.BIT\[23\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 188600 103360 ) FS ;
    - REGF\[26\].RFW.BIT\[23\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 174800 106080 ) N ;
    - REGF\[26\].RFW.BIT\[23\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 179400 106080 ) N ;
    - REGF\[26\].RFW.BIT\[24\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 195960 103360 ) FS ;
    - REGF\[26\].RFW.BIT\[24\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 196420 106080 ) N ;
    - REGF\[26\].RFW.BIT\[24\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 200560 106080 ) N ;
    - REGF\[26\].RFW.BIT\[25\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 204700 103360 ) FS ;
    - REGF\[26\].RFW.BIT\[25\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 204700 106080 ) N ;
    - REGF\[26\].RFW.BIT\[25\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 209300 106080 ) N ;
    - REGF\[26\].RFW.BIT\[26\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 213440 103360 ) FS ;
    - REGF\[26\].RFW.BIT\[26\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 213440 106080 ) N ;
    - REGF\[26\].RFW.BIT\[26\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 217580 106080 ) N ;
    - REGF\[26\].RFW.BIT\[27\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 221720 103360 ) FS ;
    - REGF\[26\].RFW.BIT\[27\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 222180 106080 ) N ;
    - REGF\[26\].RFW.BIT\[27\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 226320 106080 ) N ;
    - REGF\[26\].RFW.BIT\[28\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 231840 103360 ) FS ;
    - REGF\[26\].RFW.BIT\[28\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 231840 106080 ) N ;
    - REGF\[26\].RFW.BIT\[28\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 235980 106080 ) N ;
    - REGF\[26\].RFW.BIT\[29\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 240120 103360 ) FS ;
    - REGF\[26\].RFW.BIT\[29\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 240120 106080 ) N ;
    - REGF\[26\].RFW.BIT\[29\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 244720 106080 ) N ;
    - REGF\[26\].RFW.BIT\[2\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 139380 103360 ) FS ;
    - REGF\[26\].RFW.BIT\[2\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 139380 106080 ) N ;
    - REGF\[26\].RFW.BIT\[2\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 143520 106080 ) N ;
    - REGF\[26\].RFW.BIT\[30\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 269100 103360 ) FS ;
    - REGF\[26\].RFW.BIT\[30\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 257600 106080 ) N ;
    - REGF\[26\].RFW.BIT\[30\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 261740 106080 ) N ;
    - REGF\[26\].RFW.BIT\[31\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 276460 103360 ) FS ;
    - REGF\[26\].RFW.BIT\[31\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 276460 106080 ) N ;
    - REGF\[26\].RFW.BIT\[31\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 281060 106080 ) N ;
    - REGF\[26\].RFW.BIT\[3\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 248860 103360 ) FS ;
    - REGF\[26\].RFW.BIT\[3\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 248860 106080 ) N ;
    - REGF\[26\].RFW.BIT\[3\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 253000 106080 ) N ;
    - REGF\[26\].RFW.BIT\[4\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 285200 103360 ) FS ;
    - REGF\[26\].RFW.BIT\[4\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 285200 106080 ) N ;
    - REGF\[26\].RFW.BIT\[4\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 289340 106080 ) N ;
    - REGF\[26\].RFW.BIT\[5\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 293480 103360 ) FS ;
    - REGF\[26\].RFW.BIT\[5\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 293940 106080 ) N ;
    - REGF\[26\].RFW.BIT\[5\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 298080 106080 ) N ;
    - REGF\[26\].RFW.BIT\[6\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 302220 103360 ) FS ;
    - REGF\[26\].RFW.BIT\[6\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 302220 106080 ) N ;
    - REGF\[26\].RFW.BIT\[6\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 306820 106080 ) N ;
    - REGF\[26\].RFW.BIT\[7\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 311880 103360 ) FS ;
    - REGF\[26\].RFW.BIT\[7\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 311880 106080 ) N ;
    - REGF\[26\].RFW.BIT\[7\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 316020 106080 ) N ;
    - REGF\[26\].RFW.BIT\[8\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 320620 103360 ) FS ;
    - REGF\[26\].RFW.BIT\[8\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 320620 106080 ) N ;
    - REGF\[26\].RFW.BIT\[8\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 324760 106080 ) N ;
    - REGF\[26\].RFW.BIT\[9\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 329360 103360 ) FS ;
    - REGF\[26\].RFW.BIT\[9\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 329360 106080 ) N ;
    - REGF\[26\].RFW.BIT\[9\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 333500 106080 ) N ;
    - REGF\[26\].RFW.CGAND sky130_fd_sc_hd__and2_1 + PLACED ( 185840 103360 ) FS ;
    - REGF\[26\].RFW.CG\[0\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 19320 103360 ) FS ;
    - REGF\[26\].RFW.CG\[1\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 99360 103360 ) FS ;
    - REGF\[26\].RFW.CG\[2\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 179400 103360 ) FS ;
    - REGF\[26\].RFW.CG\[3\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 262200 103360 ) FS ;
    - REGF\[26\].RFW.INV1\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 14720 103360 ) FS ;
    - REGF\[26\].RFW.INV1\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 94760 103360 ) FS ;
    - REGF\[26\].RFW.INV1\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 174800 103360 ) FS ;
    - REGF\[26\].RFW.INV1\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 257600 103360 ) FS ;
    - REGF\[26\].RFW.INV2\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 17020 103360 ) FS ;
    - REGF\[26\].RFW.INV2\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 97060 103360 ) FS ;
    - REGF\[26\].RFW.INV2\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 177100 103360 ) FS ;
    - REGF\[26\].RFW.INV2\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 259900 103360 ) FS ;
    - REGF\[27\].RFW.BIT\[0\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 26220 108800 ) FS ;
    - REGF\[27\].RFW.BIT\[0\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 14720 111520 ) N ;
    - REGF\[27\].RFW.BIT\[0\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 18860 111520 ) N ;
    - REGF\[27\].RFW.BIT\[10\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 42320 108800 ) FS ;
    - REGF\[27\].RFW.BIT\[10\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 42320 111520 ) N ;
    - REGF\[27\].RFW.BIT\[10\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 46460 111520 ) N ;
    - REGF\[27\].RFW.BIT\[11\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 50600 108800 ) FS ;
    - REGF\[27\].RFW.BIT\[11\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 51060 111520 ) N ;
    - REGF\[27\].RFW.BIT\[11\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 55200 111520 ) N ;
    - REGF\[27\].RFW.BIT\[12\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 59340 108800 ) FS ;
    - REGF\[27\].RFW.BIT\[12\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 59340 111520 ) N ;
    - REGF\[27\].RFW.BIT\[12\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 63940 111520 ) N ;
    - REGF\[27\].RFW.BIT\[13\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 69000 108800 ) FS ;
    - REGF\[27\].RFW.BIT\[13\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 69000 111520 ) N ;
    - REGF\[27\].RFW.BIT\[13\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 73140 111520 ) N ;
    - REGF\[27\].RFW.BIT\[14\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 77740 108800 ) FS ;
    - REGF\[27\].RFW.BIT\[14\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 77740 111520 ) N ;
    - REGF\[27\].RFW.BIT\[14\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 81880 111520 ) N ;
    - REGF\[27\].RFW.BIT\[15\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 86480 108800 ) FS ;
    - REGF\[27\].RFW.BIT\[15\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 86480 111520 ) N ;
    - REGF\[27\].RFW.BIT\[15\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 90620 111520 ) N ;
    - REGF\[27\].RFW.BIT\[16\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 106260 108800 ) FS ;
    - REGF\[27\].RFW.BIT\[16\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 94760 111520 ) N ;
    - REGF\[27\].RFW.BIT\[16\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 99360 111520 ) N ;
    - REGF\[27\].RFW.BIT\[17\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 113620 108800 ) FS ;
    - REGF\[27\].RFW.BIT\[17\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 113620 111520 ) N ;
    - REGF\[27\].RFW.BIT\[17\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 117760 111520 ) N ;
    - REGF\[27\].RFW.BIT\[18\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 121900 108800 ) FS ;
    - REGF\[27\].RFW.BIT\[18\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 121900 111520 ) N ;
    - REGF\[27\].RFW.BIT\[18\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 126500 111520 ) N ;
    - REGF\[27\].RFW.BIT\[19\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 130640 108800 ) FS ;
    - REGF\[27\].RFW.BIT\[19\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 130640 111520 ) N ;
    - REGF\[27\].RFW.BIT\[19\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 134780 111520 ) N ;
    - REGF\[27\].RFW.BIT\[1\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 33580 108800 ) FS ;
    - REGF\[27\].RFW.BIT\[1\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 33580 111520 ) N ;
    - REGF\[27\].RFW.BIT\[1\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 38180 111520 ) N ;
    - REGF\[27\].RFW.BIT\[20\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 149040 108800 ) FS ;
    - REGF\[27\].RFW.BIT\[20\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 149040 111520 ) N ;
    - REGF\[27\].RFW.BIT\[20\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 153180 111520 ) N ;
    - REGF\[27\].RFW.BIT\[21\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 157780 108800 ) FS ;
    - REGF\[27\].RFW.BIT\[21\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 157780 111520 ) N ;
    - REGF\[27\].RFW.BIT\[21\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 161920 111520 ) N ;
    - REGF\[27\].RFW.BIT\[22\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 166520 108800 ) FS ;
    - REGF\[27\].RFW.BIT\[22\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 166520 111520 ) N ;
    - REGF\[27\].RFW.BIT\[22\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 170660 111520 ) N ;
    - REGF\[27\].RFW.BIT\[23\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 188600 108800 ) FS ;
    - REGF\[27\].RFW.BIT\[23\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 174800 111520 ) N ;
    - REGF\[27\].RFW.BIT\[23\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 179400 111520 ) N ;
    - REGF\[27\].RFW.BIT\[24\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 195960 108800 ) FS ;
    - REGF\[27\].RFW.BIT\[24\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 196420 111520 ) N ;
    - REGF\[27\].RFW.BIT\[24\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 200560 111520 ) N ;
    - REGF\[27\].RFW.BIT\[25\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 204700 108800 ) FS ;
    - REGF\[27\].RFW.BIT\[25\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 204700 111520 ) N ;
    - REGF\[27\].RFW.BIT\[25\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 209300 111520 ) N ;
    - REGF\[27\].RFW.BIT\[26\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 213440 108800 ) FS ;
    - REGF\[27\].RFW.BIT\[26\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 213440 111520 ) N ;
    - REGF\[27\].RFW.BIT\[26\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 217580 111520 ) N ;
    - REGF\[27\].RFW.BIT\[27\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 221720 108800 ) FS ;
    - REGF\[27\].RFW.BIT\[27\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 222180 111520 ) N ;
    - REGF\[27\].RFW.BIT\[27\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 226320 111520 ) N ;
    - REGF\[27\].RFW.BIT\[28\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 231840 108800 ) FS ;
    - REGF\[27\].RFW.BIT\[28\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 231840 111520 ) N ;
    - REGF\[27\].RFW.BIT\[28\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 235980 111520 ) N ;
    - REGF\[27\].RFW.BIT\[29\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 240120 108800 ) FS ;
    - REGF\[27\].RFW.BIT\[29\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 240120 111520 ) N ;
    - REGF\[27\].RFW.BIT\[29\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 244720 111520 ) N ;
    - REGF\[27\].RFW.BIT\[2\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 139380 108800 ) FS ;
    - REGF\[27\].RFW.BIT\[2\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 139380 111520 ) N ;
    - REGF\[27\].RFW.BIT\[2\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 143520 111520 ) N ;
    - REGF\[27\].RFW.BIT\[30\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 269100 108800 ) FS ;
    - REGF\[27\].RFW.BIT\[30\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 257600 111520 ) N ;
    - REGF\[27\].RFW.BIT\[30\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 261740 111520 ) N ;
    - REGF\[27\].RFW.BIT\[31\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 276460 108800 ) FS ;
    - REGF\[27\].RFW.BIT\[31\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 276460 111520 ) N ;
    - REGF\[27\].RFW.BIT\[31\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 281060 111520 ) N ;
    - REGF\[27\].RFW.BIT\[3\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 248860 108800 ) FS ;
    - REGF\[27\].RFW.BIT\[3\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 248860 111520 ) N ;
    - REGF\[27\].RFW.BIT\[3\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 253000 111520 ) N ;
    - REGF\[27\].RFW.BIT\[4\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 285200 108800 ) FS ;
    - REGF\[27\].RFW.BIT\[4\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 285200 111520 ) N ;
    - REGF\[27\].RFW.BIT\[4\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 289340 111520 ) N ;
    - REGF\[27\].RFW.BIT\[5\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 293480 108800 ) FS ;
    - REGF\[27\].RFW.BIT\[5\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 293940 111520 ) N ;
    - REGF\[27\].RFW.BIT\[5\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 298080 111520 ) N ;
    - REGF\[27\].RFW.BIT\[6\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 302220 108800 ) FS ;
    - REGF\[27\].RFW.BIT\[6\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 302220 111520 ) N ;
    - REGF\[27\].RFW.BIT\[6\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 306820 111520 ) N ;
    - REGF\[27\].RFW.BIT\[7\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 311880 108800 ) FS ;
    - REGF\[27\].RFW.BIT\[7\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 311880 111520 ) N ;
    - REGF\[27\].RFW.BIT\[7\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 316020 111520 ) N ;
    - REGF\[27\].RFW.BIT\[8\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 320620 108800 ) FS ;
    - REGF\[27\].RFW.BIT\[8\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 320620 111520 ) N ;
    - REGF\[27\].RFW.BIT\[8\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 324760 111520 ) N ;
    - REGF\[27\].RFW.BIT\[9\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 329360 108800 ) FS ;
    - REGF\[27\].RFW.BIT\[9\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 329360 111520 ) N ;
    - REGF\[27\].RFW.BIT\[9\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 333500 111520 ) N ;
    - REGF\[27\].RFW.CGAND sky130_fd_sc_hd__and2_1 + PLACED ( 185840 108800 ) FS ;
    - REGF\[27\].RFW.CG\[0\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 19320 108800 ) FS ;
    - REGF\[27\].RFW.CG\[1\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 99360 108800 ) FS ;
    - REGF\[27\].RFW.CG\[2\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 179400 108800 ) FS ;
    - REGF\[27\].RFW.CG\[3\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 262200 108800 ) FS ;
    - REGF\[27\].RFW.INV1\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 14720 108800 ) FS ;
    - REGF\[27\].RFW.INV1\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 94760 108800 ) FS ;
    - REGF\[27\].RFW.INV1\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 174800 108800 ) FS ;
    - REGF\[27\].RFW.INV1\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 257600 108800 ) FS ;
    - REGF\[27\].RFW.INV2\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 17020 108800 ) FS ;
    - REGF\[27\].RFW.INV2\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 97060 108800 ) FS ;
    - REGF\[27\].RFW.INV2\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 177100 108800 ) FS ;
    - REGF\[27\].RFW.INV2\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 259900 108800 ) FS ;
    - REGF\[28\].RFW.BIT\[0\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 26220 114240 ) FS ;
    - REGF\[28\].RFW.BIT\[0\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 14720 116960 ) N ;
    - REGF\[28\].RFW.BIT\[0\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 18860 116960 ) N ;
    - REGF\[28\].RFW.BIT\[10\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 42320 114240 ) FS ;
    - REGF\[28\].RFW.BIT\[10\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 42320 116960 ) N ;
    - REGF\[28\].RFW.BIT\[10\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 46460 116960 ) N ;
    - REGF\[28\].RFW.BIT\[11\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 50600 114240 ) FS ;
    - REGF\[28\].RFW.BIT\[11\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 51060 116960 ) N ;
    - REGF\[28\].RFW.BIT\[11\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 55200 116960 ) N ;
    - REGF\[28\].RFW.BIT\[12\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 59340 114240 ) FS ;
    - REGF\[28\].RFW.BIT\[12\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 59340 116960 ) N ;
    - REGF\[28\].RFW.BIT\[12\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 63940 116960 ) N ;
    - REGF\[28\].RFW.BIT\[13\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 69000 114240 ) FS ;
    - REGF\[28\].RFW.BIT\[13\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 69000 116960 ) N ;
    - REGF\[28\].RFW.BIT\[13\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 73140 116960 ) N ;
    - REGF\[28\].RFW.BIT\[14\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 77740 114240 ) FS ;
    - REGF\[28\].RFW.BIT\[14\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 77740 116960 ) N ;
    - REGF\[28\].RFW.BIT\[14\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 81880 116960 ) N ;
    - REGF\[28\].RFW.BIT\[15\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 86480 114240 ) FS ;
    - REGF\[28\].RFW.BIT\[15\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 86480 116960 ) N ;
    - REGF\[28\].RFW.BIT\[15\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 90620 116960 ) N ;
    - REGF\[28\].RFW.BIT\[16\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 106260 114240 ) FS ;
    - REGF\[28\].RFW.BIT\[16\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 94760 116960 ) N ;
    - REGF\[28\].RFW.BIT\[16\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 99360 116960 ) N ;
    - REGF\[28\].RFW.BIT\[17\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 113620 114240 ) FS ;
    - REGF\[28\].RFW.BIT\[17\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 113620 116960 ) N ;
    - REGF\[28\].RFW.BIT\[17\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 117760 116960 ) N ;
    - REGF\[28\].RFW.BIT\[18\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 121900 114240 ) FS ;
    - REGF\[28\].RFW.BIT\[18\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 121900 116960 ) N ;
    - REGF\[28\].RFW.BIT\[18\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 126500 116960 ) N ;
    - REGF\[28\].RFW.BIT\[19\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 130640 114240 ) FS ;
    - REGF\[28\].RFW.BIT\[19\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 130640 116960 ) N ;
    - REGF\[28\].RFW.BIT\[19\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 134780 116960 ) N ;
    - REGF\[28\].RFW.BIT\[1\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 33580 114240 ) FS ;
    - REGF\[28\].RFW.BIT\[1\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 33580 116960 ) N ;
    - REGF\[28\].RFW.BIT\[1\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 38180 116960 ) N ;
    - REGF\[28\].RFW.BIT\[20\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 149040 114240 ) FS ;
    - REGF\[28\].RFW.BIT\[20\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 149040 116960 ) N ;
    - REGF\[28\].RFW.BIT\[20\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 153180 116960 ) N ;
    - REGF\[28\].RFW.BIT\[21\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 157780 114240 ) FS ;
    - REGF\[28\].RFW.BIT\[21\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 157780 116960 ) N ;
    - REGF\[28\].RFW.BIT\[21\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 161920 116960 ) N ;
    - REGF\[28\].RFW.BIT\[22\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 166520 114240 ) FS ;
    - REGF\[28\].RFW.BIT\[22\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 166520 116960 ) N ;
    - REGF\[28\].RFW.BIT\[22\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 170660 116960 ) N ;
    - REGF\[28\].RFW.BIT\[23\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 188600 114240 ) FS ;
    - REGF\[28\].RFW.BIT\[23\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 174800 116960 ) N ;
    - REGF\[28\].RFW.BIT\[23\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 179400 116960 ) N ;
    - REGF\[28\].RFW.BIT\[24\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 195960 114240 ) FS ;
    - REGF\[28\].RFW.BIT\[24\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 196420 116960 ) N ;
    - REGF\[28\].RFW.BIT\[24\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 200560 116960 ) N ;
    - REGF\[28\].RFW.BIT\[25\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 204700 114240 ) FS ;
    - REGF\[28\].RFW.BIT\[25\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 204700 116960 ) N ;
    - REGF\[28\].RFW.BIT\[25\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 209300 116960 ) N ;
    - REGF\[28\].RFW.BIT\[26\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 213440 114240 ) FS ;
    - REGF\[28\].RFW.BIT\[26\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 213440 116960 ) N ;
    - REGF\[28\].RFW.BIT\[26\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 217580 116960 ) N ;
    - REGF\[28\].RFW.BIT\[27\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 221720 114240 ) FS ;
    - REGF\[28\].RFW.BIT\[27\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 222180 116960 ) N ;
    - REGF\[28\].RFW.BIT\[27\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 226320 116960 ) N ;
    - REGF\[28\].RFW.BIT\[28\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 231840 114240 ) FS ;
    - REGF\[28\].RFW.BIT\[28\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 231840 116960 ) N ;
    - REGF\[28\].RFW.BIT\[28\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 235980 116960 ) N ;
    - REGF\[28\].RFW.BIT\[29\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 240120 114240 ) FS ;
    - REGF\[28\].RFW.BIT\[29\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 240120 116960 ) N ;
    - REGF\[28\].RFW.BIT\[29\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 244720 116960 ) N ;
    - REGF\[28\].RFW.BIT\[2\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 139380 114240 ) FS ;
    - REGF\[28\].RFW.BIT\[2\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 139380 116960 ) N ;
    - REGF\[28\].RFW.BIT\[2\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 143520 116960 ) N ;
    - REGF\[28\].RFW.BIT\[30\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 269100 114240 ) FS ;
    - REGF\[28\].RFW.BIT\[30\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 257600 116960 ) N ;
    - REGF\[28\].RFW.BIT\[30\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 261740 116960 ) N ;
    - REGF\[28\].RFW.BIT\[31\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 276460 114240 ) FS ;
    - REGF\[28\].RFW.BIT\[31\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 276460 116960 ) N ;
    - REGF\[28\].RFW.BIT\[31\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 281060 116960 ) N ;
    - REGF\[28\].RFW.BIT\[3\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 248860 114240 ) FS ;
    - REGF\[28\].RFW.BIT\[3\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 248860 116960 ) N ;
    - REGF\[28\].RFW.BIT\[3\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 253000 116960 ) N ;
    - REGF\[28\].RFW.BIT\[4\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 285200 114240 ) FS ;
    - REGF\[28\].RFW.BIT\[4\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 285200 116960 ) N ;
    - REGF\[28\].RFW.BIT\[4\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 289340 116960 ) N ;
    - REGF\[28\].RFW.BIT\[5\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 293480 114240 ) FS ;
    - REGF\[28\].RFW.BIT\[5\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 293940 116960 ) N ;
    - REGF\[28\].RFW.BIT\[5\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 298080 116960 ) N ;
    - REGF\[28\].RFW.BIT\[6\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 302220 114240 ) FS ;
    - REGF\[28\].RFW.BIT\[6\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 302220 116960 ) N ;
    - REGF\[28\].RFW.BIT\[6\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 306820 116960 ) N ;
    - REGF\[28\].RFW.BIT\[7\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 311880 114240 ) FS ;
    - REGF\[28\].RFW.BIT\[7\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 311880 116960 ) N ;
    - REGF\[28\].RFW.BIT\[7\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 316020 116960 ) N ;
    - REGF\[28\].RFW.BIT\[8\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 320620 114240 ) FS ;
    - REGF\[28\].RFW.BIT\[8\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 320620 116960 ) N ;
    - REGF\[28\].RFW.BIT\[8\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 324760 116960 ) N ;
    - REGF\[28\].RFW.BIT\[9\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 329360 114240 ) FS ;
    - REGF\[28\].RFW.BIT\[9\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 329360 116960 ) N ;
    - REGF\[28\].RFW.BIT\[9\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 333500 116960 ) N ;
    - REGF\[28\].RFW.CGAND sky130_fd_sc_hd__and2_1 + PLACED ( 185840 114240 ) FS ;
    - REGF\[28\].RFW.CG\[0\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 19320 114240 ) FS ;
    - REGF\[28\].RFW.CG\[1\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 99360 114240 ) FS ;
    - REGF\[28\].RFW.CG\[2\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 179400 114240 ) FS ;
    - REGF\[28\].RFW.CG\[3\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 262200 114240 ) FS ;
    - REGF\[28\].RFW.INV1\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 14720 114240 ) FS ;
    - REGF\[28\].RFW.INV1\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 94760 114240 ) FS ;
    - REGF\[28\].RFW.INV1\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 174800 114240 ) FS ;
    - REGF\[28\].RFW.INV1\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 257600 114240 ) FS ;
    - REGF\[28\].RFW.INV2\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 17020 114240 ) FS ;
    - REGF\[28\].RFW.INV2\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 97060 114240 ) FS ;
    - REGF\[28\].RFW.INV2\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 177100 114240 ) FS ;
    - REGF\[28\].RFW.INV2\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 259900 114240 ) FS ;
    - REGF\[29\].RFW.BIT\[0\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 26220 119680 ) FS ;
    - REGF\[29\].RFW.BIT\[0\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 14720 122400 ) N ;
    - REGF\[29\].RFW.BIT\[0\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 18860 122400 ) N ;
    - REGF\[29\].RFW.BIT\[10\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 42320 119680 ) FS ;
    - REGF\[29\].RFW.BIT\[10\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 42320 122400 ) N ;
    - REGF\[29\].RFW.BIT\[10\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 46460 122400 ) N ;
    - REGF\[29\].RFW.BIT\[11\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 50600 119680 ) FS ;
    - REGF\[29\].RFW.BIT\[11\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 51060 122400 ) N ;
    - REGF\[29\].RFW.BIT\[11\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 55200 122400 ) N ;
    - REGF\[29\].RFW.BIT\[12\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 59340 119680 ) FS ;
    - REGF\[29\].RFW.BIT\[12\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 59340 122400 ) N ;
    - REGF\[29\].RFW.BIT\[12\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 63940 122400 ) N ;
    - REGF\[29\].RFW.BIT\[13\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 69000 119680 ) FS ;
    - REGF\[29\].RFW.BIT\[13\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 69000 122400 ) N ;
    - REGF\[29\].RFW.BIT\[13\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 73140 122400 ) N ;
    - REGF\[29\].RFW.BIT\[14\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 77740 119680 ) FS ;
    - REGF\[29\].RFW.BIT\[14\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 77740 122400 ) N ;
    - REGF\[29\].RFW.BIT\[14\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 81880 122400 ) N ;
    - REGF\[29\].RFW.BIT\[15\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 86480 119680 ) FS ;
    - REGF\[29\].RFW.BIT\[15\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 86480 122400 ) N ;
    - REGF\[29\].RFW.BIT\[15\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 90620 122400 ) N ;
    - REGF\[29\].RFW.BIT\[16\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 106260 119680 ) FS ;
    - REGF\[29\].RFW.BIT\[16\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 94760 122400 ) N ;
    - REGF\[29\].RFW.BIT\[16\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 99360 122400 ) N ;
    - REGF\[29\].RFW.BIT\[17\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 113620 119680 ) FS ;
    - REGF\[29\].RFW.BIT\[17\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 113620 122400 ) N ;
    - REGF\[29\].RFW.BIT\[17\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 117760 122400 ) N ;
    - REGF\[29\].RFW.BIT\[18\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 121900 119680 ) FS ;
    - REGF\[29\].RFW.BIT\[18\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 121900 122400 ) N ;
    - REGF\[29\].RFW.BIT\[18\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 126500 122400 ) N ;
    - REGF\[29\].RFW.BIT\[19\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 130640 119680 ) FS ;
    - REGF\[29\].RFW.BIT\[19\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 130640 122400 ) N ;
    - REGF\[29\].RFW.BIT\[19\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 134780 122400 ) N ;
    - REGF\[29\].RFW.BIT\[1\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 33580 119680 ) FS ;
    - REGF\[29\].RFW.BIT\[1\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 33580 122400 ) N ;
    - REGF\[29\].RFW.BIT\[1\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 38180 122400 ) N ;
    - REGF\[29\].RFW.BIT\[20\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 149040 119680 ) FS ;
    - REGF\[29\].RFW.BIT\[20\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 149040 122400 ) N ;
    - REGF\[29\].RFW.BIT\[20\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 153180 122400 ) N ;
    - REGF\[29\].RFW.BIT\[21\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 157780 119680 ) FS ;
    - REGF\[29\].RFW.BIT\[21\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 157780 122400 ) N ;
    - REGF\[29\].RFW.BIT\[21\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 161920 122400 ) N ;
    - REGF\[29\].RFW.BIT\[22\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 166520 119680 ) FS ;
    - REGF\[29\].RFW.BIT\[22\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 166520 122400 ) N ;
    - REGF\[29\].RFW.BIT\[22\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 170660 122400 ) N ;
    - REGF\[29\].RFW.BIT\[23\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 188600 119680 ) FS ;
    - REGF\[29\].RFW.BIT\[23\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 174800 122400 ) N ;
    - REGF\[29\].RFW.BIT\[23\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 179400 122400 ) N ;
    - REGF\[29\].RFW.BIT\[24\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 195960 119680 ) FS ;
    - REGF\[29\].RFW.BIT\[24\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 196420 122400 ) N ;
    - REGF\[29\].RFW.BIT\[24\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 200560 122400 ) N ;
    - REGF\[29\].RFW.BIT\[25\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 204700 119680 ) FS ;
    - REGF\[29\].RFW.BIT\[25\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 204700 122400 ) N ;
    - REGF\[29\].RFW.BIT\[25\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 209300 122400 ) N ;
    - REGF\[29\].RFW.BIT\[26\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 213440 119680 ) FS ;
    - REGF\[29\].RFW.BIT\[26\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 213440 122400 ) N ;
    - REGF\[29\].RFW.BIT\[26\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 217580 122400 ) N ;
    - REGF\[29\].RFW.BIT\[27\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 221720 119680 ) FS ;
    - REGF\[29\].RFW.BIT\[27\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 222180 122400 ) N ;
    - REGF\[29\].RFW.BIT\[27\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 226320 122400 ) N ;
    - REGF\[29\].RFW.BIT\[28\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 231840 119680 ) FS ;
    - REGF\[29\].RFW.BIT\[28\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 231840 122400 ) N ;
    - REGF\[29\].RFW.BIT\[28\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 235980 122400 ) N ;
    - REGF\[29\].RFW.BIT\[29\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 240120 119680 ) FS ;
    - REGF\[29\].RFW.BIT\[29\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 240120 122400 ) N ;
    - REGF\[29\].RFW.BIT\[29\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 244720 122400 ) N ;
    - REGF\[29\].RFW.BIT\[2\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 139380 119680 ) FS ;
    - REGF\[29\].RFW.BIT\[2\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 139380 122400 ) N ;
    - REGF\[29\].RFW.BIT\[2\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 143520 122400 ) N ;
    - REGF\[29\].RFW.BIT\[30\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 269100 119680 ) FS ;
    - REGF\[29\].RFW.BIT\[30\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 257600 122400 ) N ;
    - REGF\[29\].RFW.BIT\[30\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 261740 122400 ) N ;
    - REGF\[29\].RFW.BIT\[31\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 276460 119680 ) FS ;
    - REGF\[29\].RFW.BIT\[31\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 276460 122400 ) N ;
    - REGF\[29\].RFW.BIT\[31\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 281060 122400 ) N ;
    - REGF\[29\].RFW.BIT\[3\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 248860 119680 ) FS ;
    - REGF\[29\].RFW.BIT\[3\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 248860 122400 ) N ;
    - REGF\[29\].RFW.BIT\[3\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 253000 122400 ) N ;
    - REGF\[29\].RFW.BIT\[4\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 285200 119680 ) FS ;
    - REGF\[29\].RFW.BIT\[4\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 285200 122400 ) N ;
    - REGF\[29\].RFW.BIT\[4\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 289340 122400 ) N ;
    - REGF\[29\].RFW.BIT\[5\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 293480 119680 ) FS ;
    - REGF\[29\].RFW.BIT\[5\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 293940 122400 ) N ;
    - REGF\[29\].RFW.BIT\[5\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 298080 122400 ) N ;
    - REGF\[29\].RFW.BIT\[6\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 302220 119680 ) FS ;
    - REGF\[29\].RFW.BIT\[6\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 302220 122400 ) N ;
    - REGF\[29\].RFW.BIT\[6\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 306820 122400 ) N ;
    - REGF\[29\].RFW.BIT\[7\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 311880 119680 ) FS ;
    - REGF\[29\].RFW.BIT\[7\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 311880 122400 ) N ;
    - REGF\[29\].RFW.BIT\[7\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 316020 122400 ) N ;
    - REGF\[29\].RFW.BIT\[8\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 320620 119680 ) FS ;
    - REGF\[29\].RFW.BIT\[8\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 320620 122400 ) N ;
    - REGF\[29\].RFW.BIT\[8\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 324760 122400 ) N ;
    - REGF\[29\].RFW.BIT\[9\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 329360 119680 ) FS ;
    - REGF\[29\].RFW.BIT\[9\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 329360 122400 ) N ;
    - REGF\[29\].RFW.BIT\[9\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 333500 122400 ) N ;
    - REGF\[29\].RFW.CGAND sky130_fd_sc_hd__and2_1 + PLACED ( 185840 119680 ) FS ;
    - REGF\[29\].RFW.CG\[0\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 19320 119680 ) FS ;
    - REGF\[29\].RFW.CG\[1\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 99360 119680 ) FS ;
    - REGF\[29\].RFW.CG\[2\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 179400 119680 ) FS ;
    - REGF\[29\].RFW.CG\[3\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 262200 119680 ) FS ;
    - REGF\[29\].RFW.INV1\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 14720 119680 ) FS ;
    - REGF\[29\].RFW.INV1\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 94760 119680 ) FS ;
    - REGF\[29\].RFW.INV1\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 174800 119680 ) FS ;
    - REGF\[29\].RFW.INV1\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 257600 119680 ) FS ;
    - REGF\[29\].RFW.INV2\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 17020 119680 ) FS ;
    - REGF\[29\].RFW.INV2\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 97060 119680 ) FS ;
    - REGF\[29\].RFW.INV2\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 177100 119680 ) FS ;
    - REGF\[29\].RFW.INV2\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 259900 119680 ) FS ;
    - REGF\[2\].RFW.BIT\[0\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 26220 65280 ) FS ;
    - REGF\[2\].RFW.BIT\[0\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 14720 68000 ) N ;
    - REGF\[2\].RFW.BIT\[0\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 18860 68000 ) N ;
    - REGF\[2\].RFW.BIT\[10\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 42320 65280 ) FS ;
    - REGF\[2\].RFW.BIT\[10\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 42320 68000 ) N ;
    - REGF\[2\].RFW.BIT\[10\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 46460 68000 ) N ;
    - REGF\[2\].RFW.BIT\[11\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 50600 65280 ) FS ;
    - REGF\[2\].RFW.BIT\[11\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 51060 68000 ) N ;
    - REGF\[2\].RFW.BIT\[11\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 55200 68000 ) N ;
    - REGF\[2\].RFW.BIT\[12\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 59340 65280 ) FS ;
    - REGF\[2\].RFW.BIT\[12\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 59340 68000 ) N ;
    - REGF\[2\].RFW.BIT\[12\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 63940 68000 ) N ;
    - REGF\[2\].RFW.BIT\[13\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 69000 65280 ) FS ;
    - REGF\[2\].RFW.BIT\[13\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 69000 68000 ) N ;
    - REGF\[2\].RFW.BIT\[13\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 73140 68000 ) N ;
    - REGF\[2\].RFW.BIT\[14\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 77740 65280 ) FS ;
    - REGF\[2\].RFW.BIT\[14\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 77740 68000 ) N ;
    - REGF\[2\].RFW.BIT\[14\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 81880 68000 ) N ;
    - REGF\[2\].RFW.BIT\[15\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 86480 65280 ) FS ;
    - REGF\[2\].RFW.BIT\[15\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 86480 68000 ) N ;
    - REGF\[2\].RFW.BIT\[15\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 90620 68000 ) N ;
    - REGF\[2\].RFW.BIT\[16\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 106260 65280 ) FS ;
    - REGF\[2\].RFW.BIT\[16\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 94760 68000 ) N ;
    - REGF\[2\].RFW.BIT\[16\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 99360 68000 ) N ;
    - REGF\[2\].RFW.BIT\[17\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 113620 65280 ) FS ;
    - REGF\[2\].RFW.BIT\[17\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 113620 68000 ) N ;
    - REGF\[2\].RFW.BIT\[17\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 117760 68000 ) N ;
    - REGF\[2\].RFW.BIT\[18\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 121900 65280 ) FS ;
    - REGF\[2\].RFW.BIT\[18\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 121900 68000 ) N ;
    - REGF\[2\].RFW.BIT\[18\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 126500 68000 ) N ;
    - REGF\[2\].RFW.BIT\[19\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 130640 65280 ) FS ;
    - REGF\[2\].RFW.BIT\[19\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 130640 68000 ) N ;
    - REGF\[2\].RFW.BIT\[19\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 134780 68000 ) N ;
    - REGF\[2\].RFW.BIT\[1\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 34040 65280 ) FS ;
    - REGF\[2\].RFW.BIT\[1\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 33580 68000 ) N ;
    - REGF\[2\].RFW.BIT\[1\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 38180 68000 ) N ;
    - REGF\[2\].RFW.BIT\[20\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 149040 65280 ) FS ;
    - REGF\[2\].RFW.BIT\[20\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 149040 68000 ) N ;
    - REGF\[2\].RFW.BIT\[20\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 153180 68000 ) N ;
    - REGF\[2\].RFW.BIT\[21\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 157780 65280 ) FS ;
    - REGF\[2\].RFW.BIT\[21\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 157780 68000 ) N ;
    - REGF\[2\].RFW.BIT\[21\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 161920 68000 ) N ;
    - REGF\[2\].RFW.BIT\[22\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 166520 65280 ) FS ;
    - REGF\[2\].RFW.BIT\[22\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 166520 68000 ) N ;
    - REGF\[2\].RFW.BIT\[22\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 170660 68000 ) N ;
    - REGF\[2\].RFW.BIT\[23\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 188600 65280 ) FS ;
    - REGF\[2\].RFW.BIT\[23\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 174800 68000 ) N ;
    - REGF\[2\].RFW.BIT\[23\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 179400 68000 ) N ;
    - REGF\[2\].RFW.BIT\[24\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 195960 65280 ) FS ;
    - REGF\[2\].RFW.BIT\[24\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 196420 68000 ) N ;
    - REGF\[2\].RFW.BIT\[24\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 200560 68000 ) N ;
    - REGF\[2\].RFW.BIT\[25\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 204700 65280 ) FS ;
    - REGF\[2\].RFW.BIT\[25\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 204700 68000 ) N ;
    - REGF\[2\].RFW.BIT\[25\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 209300 68000 ) N ;
    - REGF\[2\].RFW.BIT\[26\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 213440 65280 ) FS ;
    - REGF\[2\].RFW.BIT\[26\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 213440 68000 ) N ;
    - REGF\[2\].RFW.BIT\[26\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 217580 68000 ) N ;
    - REGF\[2\].RFW.BIT\[27\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 221720 65280 ) FS ;
    - REGF\[2\].RFW.BIT\[27\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 222180 68000 ) N ;
    - REGF\[2\].RFW.BIT\[27\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 226320 68000 ) N ;
    - REGF\[2\].RFW.BIT\[28\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 231840 65280 ) FS ;
    - REGF\[2\].RFW.BIT\[28\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 231840 68000 ) N ;
    - REGF\[2\].RFW.BIT\[28\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 235980 68000 ) N ;
    - REGF\[2\].RFW.BIT\[29\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 240120 65280 ) FS ;
    - REGF\[2\].RFW.BIT\[29\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 240120 68000 ) N ;
    - REGF\[2\].RFW.BIT\[29\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 244720 68000 ) N ;
    - REGF\[2\].RFW.BIT\[2\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 139380 65280 ) FS ;
    - REGF\[2\].RFW.BIT\[2\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 139380 68000 ) N ;
    - REGF\[2\].RFW.BIT\[2\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 143520 68000 ) N ;
    - REGF\[2\].RFW.BIT\[30\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 269100 65280 ) FS ;
    - REGF\[2\].RFW.BIT\[30\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 257600 68000 ) N ;
    - REGF\[2\].RFW.BIT\[30\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 261740 68000 ) N ;
    - REGF\[2\].RFW.BIT\[31\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 276460 65280 ) FS ;
    - REGF\[2\].RFW.BIT\[31\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 276460 68000 ) N ;
    - REGF\[2\].RFW.BIT\[31\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 281060 68000 ) N ;
    - REGF\[2\].RFW.BIT\[3\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 248860 65280 ) FS ;
    - REGF\[2\].RFW.BIT\[3\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 248860 68000 ) N ;
    - REGF\[2\].RFW.BIT\[3\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 253000 68000 ) N ;
    - REGF\[2\].RFW.BIT\[4\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 285200 65280 ) FS ;
    - REGF\[2\].RFW.BIT\[4\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 285200 68000 ) N ;
    - REGF\[2\].RFW.BIT\[4\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 289340 68000 ) N ;
    - REGF\[2\].RFW.BIT\[5\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 293480 65280 ) FS ;
    - REGF\[2\].RFW.BIT\[5\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 293940 68000 ) N ;
    - REGF\[2\].RFW.BIT\[5\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 298080 68000 ) N ;
    - REGF\[2\].RFW.BIT\[6\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 302220 65280 ) FS ;
    - REGF\[2\].RFW.BIT\[6\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 302220 68000 ) N ;
    - REGF\[2\].RFW.BIT\[6\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 306820 68000 ) N ;
    - REGF\[2\].RFW.BIT\[7\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 311880 65280 ) FS ;
    - REGF\[2\].RFW.BIT\[7\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 311880 68000 ) N ;
    - REGF\[2\].RFW.BIT\[7\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 316020 68000 ) N ;
    - REGF\[2\].RFW.BIT\[8\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 320620 65280 ) FS ;
    - REGF\[2\].RFW.BIT\[8\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 320620 68000 ) N ;
    - REGF\[2\].RFW.BIT\[8\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 324760 68000 ) N ;
    - REGF\[2\].RFW.BIT\[9\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 329360 65280 ) FS ;
    - REGF\[2\].RFW.BIT\[9\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 329360 68000 ) N ;
    - REGF\[2\].RFW.BIT\[9\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 333500 68000 ) N ;
    - REGF\[2\].RFW.CGAND sky130_fd_sc_hd__and2_1 + PLACED ( 185840 65280 ) FS ;
    - REGF\[2\].RFW.CG\[0\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 19780 65280 ) FS ;
    - REGF\[2\].RFW.CG\[1\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 99360 65280 ) FS ;
    - REGF\[2\].RFW.CG\[2\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 179400 65280 ) FS ;
    - REGF\[2\].RFW.CG\[3\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 262200 65280 ) FS ;
    - REGF\[2\].RFW.INV1\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 14720 65280 ) FS ;
    - REGF\[2\].RFW.INV1\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 94760 65280 ) FS ;
    - REGF\[2\].RFW.INV1\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 174800 65280 ) FS ;
    - REGF\[2\].RFW.INV1\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 257600 65280 ) FS ;
    - REGF\[2\].RFW.INV2\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 17020 65280 ) FS ;
    - REGF\[2\].RFW.INV2\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 97060 65280 ) FS ;
    - REGF\[2\].RFW.INV2\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 177100 65280 ) FS ;
    - REGF\[2\].RFW.INV2\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 259900 65280 ) FS ;
    - REGF\[30\].RFW.BIT\[0\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 26220 130560 ) FS ;
    - REGF\[30\].RFW.BIT\[0\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 14720 133280 ) N ;
    - REGF\[30\].RFW.BIT\[0\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 18860 133280 ) N ;
    - REGF\[30\].RFW.BIT\[10\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 42320 130560 ) FS ;
    - REGF\[30\].RFW.BIT\[10\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 42320 133280 ) N ;
    - REGF\[30\].RFW.BIT\[10\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 46460 133280 ) N ;
    - REGF\[30\].RFW.BIT\[11\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 50600 130560 ) FS ;
    - REGF\[30\].RFW.BIT\[11\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 51060 133280 ) N ;
    - REGF\[30\].RFW.BIT\[11\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 55200 133280 ) N ;
    - REGF\[30\].RFW.BIT\[12\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 59340 130560 ) FS ;
    - REGF\[30\].RFW.BIT\[12\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 59340 133280 ) N ;
    - REGF\[30\].RFW.BIT\[12\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 63940 133280 ) N ;
    - REGF\[30\].RFW.BIT\[13\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 69000 130560 ) FS ;
    - REGF\[30\].RFW.BIT\[13\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 69000 133280 ) N ;
    - REGF\[30\].RFW.BIT\[13\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 73140 133280 ) N ;
    - REGF\[30\].RFW.BIT\[14\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 77740 130560 ) FS ;
    - REGF\[30\].RFW.BIT\[14\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 77740 133280 ) N ;
    - REGF\[30\].RFW.BIT\[14\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 81880 133280 ) N ;
    - REGF\[30\].RFW.BIT\[15\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 86480 130560 ) FS ;
    - REGF\[30\].RFW.BIT\[15\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 86480 133280 ) N ;
    - REGF\[30\].RFW.BIT\[15\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 90620 133280 ) N ;
    - REGF\[30\].RFW.BIT\[16\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 106260 130560 ) FS ;
    - REGF\[30\].RFW.BIT\[16\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 94760 133280 ) N ;
    - REGF\[30\].RFW.BIT\[16\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 99360 133280 ) N ;
    - REGF\[30\].RFW.BIT\[17\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 113620 130560 ) FS ;
    - REGF\[30\].RFW.BIT\[17\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 113620 133280 ) N ;
    - REGF\[30\].RFW.BIT\[17\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 117760 133280 ) N ;
    - REGF\[30\].RFW.BIT\[18\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 121900 130560 ) FS ;
    - REGF\[30\].RFW.BIT\[18\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 121900 133280 ) N ;
    - REGF\[30\].RFW.BIT\[18\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 126500 133280 ) N ;
    - REGF\[30\].RFW.BIT\[19\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 130640 130560 ) FS ;
    - REGF\[30\].RFW.BIT\[19\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 130640 133280 ) N ;
    - REGF\[30\].RFW.BIT\[19\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 134780 133280 ) N ;
    - REGF\[30\].RFW.BIT\[1\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 33580 130560 ) FS ;
    - REGF\[30\].RFW.BIT\[1\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 33580 133280 ) N ;
    - REGF\[30\].RFW.BIT\[1\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 38180 133280 ) N ;
    - REGF\[30\].RFW.BIT\[20\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 149040 130560 ) FS ;
    - REGF\[30\].RFW.BIT\[20\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 149040 133280 ) N ;
    - REGF\[30\].RFW.BIT\[20\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 153180 133280 ) N ;
    - REGF\[30\].RFW.BIT\[21\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 157780 130560 ) FS ;
    - REGF\[30\].RFW.BIT\[21\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 157780 133280 ) N ;
    - REGF\[30\].RFW.BIT\[21\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 161920 133280 ) N ;
    - REGF\[30\].RFW.BIT\[22\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 166520 130560 ) FS ;
    - REGF\[30\].RFW.BIT\[22\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 166520 133280 ) N ;
    - REGF\[30\].RFW.BIT\[22\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 170660 133280 ) N ;
    - REGF\[30\].RFW.BIT\[23\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 188600 130560 ) FS ;
    - REGF\[30\].RFW.BIT\[23\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 174800 133280 ) N ;
    - REGF\[30\].RFW.BIT\[23\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 179400 133280 ) N ;
    - REGF\[30\].RFW.BIT\[24\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 195960 130560 ) FS ;
    - REGF\[30\].RFW.BIT\[24\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 196420 133280 ) N ;
    - REGF\[30\].RFW.BIT\[24\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 200560 133280 ) N ;
    - REGF\[30\].RFW.BIT\[25\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 204700 130560 ) FS ;
    - REGF\[30\].RFW.BIT\[25\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 204700 133280 ) N ;
    - REGF\[30\].RFW.BIT\[25\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 209300 133280 ) N ;
    - REGF\[30\].RFW.BIT\[26\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 213440 130560 ) FS ;
    - REGF\[30\].RFW.BIT\[26\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 213440 133280 ) N ;
    - REGF\[30\].RFW.BIT\[26\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 217580 133280 ) N ;
    - REGF\[30\].RFW.BIT\[27\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 221720 130560 ) FS ;
    - REGF\[30\].RFW.BIT\[27\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 222180 133280 ) N ;
    - REGF\[30\].RFW.BIT\[27\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 226320 133280 ) N ;
    - REGF\[30\].RFW.BIT\[28\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 231840 130560 ) FS ;
    - REGF\[30\].RFW.BIT\[28\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 231840 133280 ) N ;
    - REGF\[30\].RFW.BIT\[28\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 235980 133280 ) N ;
    - REGF\[30\].RFW.BIT\[29\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 240120 130560 ) FS ;
    - REGF\[30\].RFW.BIT\[29\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 240120 133280 ) N ;
    - REGF\[30\].RFW.BIT\[29\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 244720 133280 ) N ;
    - REGF\[30\].RFW.BIT\[2\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 139380 130560 ) FS ;
    - REGF\[30\].RFW.BIT\[2\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 139380 133280 ) N ;
    - REGF\[30\].RFW.BIT\[2\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 143520 133280 ) N ;
    - REGF\[30\].RFW.BIT\[30\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 269100 130560 ) FS ;
    - REGF\[30\].RFW.BIT\[30\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 257600 133280 ) N ;
    - REGF\[30\].RFW.BIT\[30\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 261740 133280 ) N ;
    - REGF\[30\].RFW.BIT\[31\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 276460 130560 ) FS ;
    - REGF\[30\].RFW.BIT\[31\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 276460 133280 ) N ;
    - REGF\[30\].RFW.BIT\[31\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 281060 133280 ) N ;
    - REGF\[30\].RFW.BIT\[3\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 248860 130560 ) FS ;
    - REGF\[30\].RFW.BIT\[3\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 248860 133280 ) N ;
    - REGF\[30\].RFW.BIT\[3\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 253000 133280 ) N ;
    - REGF\[30\].RFW.BIT\[4\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 285200 130560 ) FS ;
    - REGF\[30\].RFW.BIT\[4\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 285200 133280 ) N ;
    - REGF\[30\].RFW.BIT\[4\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 289340 133280 ) N ;
    - REGF\[30\].RFW.BIT\[5\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 293480 130560 ) FS ;
    - REGF\[30\].RFW.BIT\[5\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 293940 133280 ) N ;
    - REGF\[30\].RFW.BIT\[5\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 298080 133280 ) N ;
    - REGF\[30\].RFW.BIT\[6\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 302220 130560 ) FS ;
    - REGF\[30\].RFW.BIT\[6\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 302220 133280 ) N ;
    - REGF\[30\].RFW.BIT\[6\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 306820 133280 ) N ;
    - REGF\[30\].RFW.BIT\[7\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 311880 130560 ) FS ;
    - REGF\[30\].RFW.BIT\[7\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 311880 133280 ) N ;
    - REGF\[30\].RFW.BIT\[7\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 316020 133280 ) N ;
    - REGF\[30\].RFW.BIT\[8\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 320620 130560 ) FS ;
    - REGF\[30\].RFW.BIT\[8\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 320620 133280 ) N ;
    - REGF\[30\].RFW.BIT\[8\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 324760 133280 ) N ;
    - REGF\[30\].RFW.BIT\[9\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 329360 130560 ) FS ;
    - REGF\[30\].RFW.BIT\[9\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 329360 133280 ) N ;
    - REGF\[30\].RFW.BIT\[9\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 333500 133280 ) N ;
    - REGF\[30\].RFW.CGAND sky130_fd_sc_hd__and2_1 + PLACED ( 185840 130560 ) FS ;
    - REGF\[30\].RFW.CG\[0\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 19320 130560 ) FS ;
    - REGF\[30\].RFW.CG\[1\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 99360 130560 ) FS ;
    - REGF\[30\].RFW.CG\[2\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 179400 130560 ) FS ;
    - REGF\[30\].RFW.CG\[3\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 262200 130560 ) FS ;
    - REGF\[30\].RFW.INV1\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 14720 130560 ) FS ;
    - REGF\[30\].RFW.INV1\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 94760 130560 ) FS ;
    - REGF\[30\].RFW.INV1\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 174800 130560 ) FS ;
    - REGF\[30\].RFW.INV1\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 257600 130560 ) FS ;
    - REGF\[30\].RFW.INV2\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 17020 130560 ) FS ;
    - REGF\[30\].RFW.INV2\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 97060 130560 ) FS ;
    - REGF\[30\].RFW.INV2\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 177100 130560 ) FS ;
    - REGF\[30\].RFW.INV2\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 259900 130560 ) FS ;
    - REGF\[31\].RFW.BIT\[0\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 26220 136000 ) FS ;
    - REGF\[31\].RFW.BIT\[0\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 14720 138720 ) N ;
    - REGF\[31\].RFW.BIT\[0\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 18860 138720 ) N ;
    - REGF\[31\].RFW.BIT\[10\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 42320 136000 ) FS ;
    - REGF\[31\].RFW.BIT\[10\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 42320 138720 ) N ;
    - REGF\[31\].RFW.BIT\[10\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 46460 138720 ) N ;
    - REGF\[31\].RFW.BIT\[11\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 50600 136000 ) FS ;
    - REGF\[31\].RFW.BIT\[11\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 51060 138720 ) N ;
    - REGF\[31\].RFW.BIT\[11\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 55200 138720 ) N ;
    - REGF\[31\].RFW.BIT\[12\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 59340 136000 ) FS ;
    - REGF\[31\].RFW.BIT\[12\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 59340 138720 ) N ;
    - REGF\[31\].RFW.BIT\[12\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 63940 138720 ) N ;
    - REGF\[31\].RFW.BIT\[13\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 69000 136000 ) FS ;
    - REGF\[31\].RFW.BIT\[13\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 69000 138720 ) N ;
    - REGF\[31\].RFW.BIT\[13\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 73140 138720 ) N ;
    - REGF\[31\].RFW.BIT\[14\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 77740 136000 ) FS ;
    - REGF\[31\].RFW.BIT\[14\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 77740 138720 ) N ;
    - REGF\[31\].RFW.BIT\[14\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 81880 138720 ) N ;
    - REGF\[31\].RFW.BIT\[15\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 86480 136000 ) FS ;
    - REGF\[31\].RFW.BIT\[15\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 86480 138720 ) N ;
    - REGF\[31\].RFW.BIT\[15\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 90620 138720 ) N ;
    - REGF\[31\].RFW.BIT\[16\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 106260 136000 ) FS ;
    - REGF\[31\].RFW.BIT\[16\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 94760 138720 ) N ;
    - REGF\[31\].RFW.BIT\[16\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 99360 138720 ) N ;
    - REGF\[31\].RFW.BIT\[17\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 113620 136000 ) FS ;
    - REGF\[31\].RFW.BIT\[17\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 113620 138720 ) N ;
    - REGF\[31\].RFW.BIT\[17\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 117760 138720 ) N ;
    - REGF\[31\].RFW.BIT\[18\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 121900 136000 ) FS ;
    - REGF\[31\].RFW.BIT\[18\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 121900 138720 ) N ;
    - REGF\[31\].RFW.BIT\[18\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 126500 138720 ) N ;
    - REGF\[31\].RFW.BIT\[19\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 130640 136000 ) FS ;
    - REGF\[31\].RFW.BIT\[19\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 130640 138720 ) N ;
    - REGF\[31\].RFW.BIT\[19\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 134780 138720 ) N ;
    - REGF\[31\].RFW.BIT\[1\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 33580 136000 ) FS ;
    - REGF\[31\].RFW.BIT\[1\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 33580 138720 ) N ;
    - REGF\[31\].RFW.BIT\[1\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 38180 138720 ) N ;
    - REGF\[31\].RFW.BIT\[20\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 149040 136000 ) FS ;
    - REGF\[31\].RFW.BIT\[20\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 149040 138720 ) N ;
    - REGF\[31\].RFW.BIT\[20\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 153180 138720 ) N ;
    - REGF\[31\].RFW.BIT\[21\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 157780 136000 ) FS ;
    - REGF\[31\].RFW.BIT\[21\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 157780 138720 ) N ;
    - REGF\[31\].RFW.BIT\[21\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 161920 138720 ) N ;
    - REGF\[31\].RFW.BIT\[22\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 166520 136000 ) FS ;
    - REGF\[31\].RFW.BIT\[22\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 166520 138720 ) N ;
    - REGF\[31\].RFW.BIT\[22\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 170660 138720 ) N ;
    - REGF\[31\].RFW.BIT\[23\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 188600 136000 ) FS ;
    - REGF\[31\].RFW.BIT\[23\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 174800 138720 ) N ;
    - REGF\[31\].RFW.BIT\[23\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 179400 138720 ) N ;
    - REGF\[31\].RFW.BIT\[24\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 195960 136000 ) FS ;
    - REGF\[31\].RFW.BIT\[24\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 196420 138720 ) N ;
    - REGF\[31\].RFW.BIT\[24\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 200560 138720 ) N ;
    - REGF\[31\].RFW.BIT\[25\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 204700 136000 ) FS ;
    - REGF\[31\].RFW.BIT\[25\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 204700 138720 ) N ;
    - REGF\[31\].RFW.BIT\[25\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 209300 138720 ) N ;
    - REGF\[31\].RFW.BIT\[26\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 213440 136000 ) FS ;
    - REGF\[31\].RFW.BIT\[26\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 213440 138720 ) N ;
    - REGF\[31\].RFW.BIT\[26\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 217580 138720 ) N ;
    - REGF\[31\].RFW.BIT\[27\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 221720 136000 ) FS ;
    - REGF\[31\].RFW.BIT\[27\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 222180 138720 ) N ;
    - REGF\[31\].RFW.BIT\[27\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 226320 138720 ) N ;
    - REGF\[31\].RFW.BIT\[28\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 231840 136000 ) FS ;
    - REGF\[31\].RFW.BIT\[28\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 231840 138720 ) N ;
    - REGF\[31\].RFW.BIT\[28\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 235980 138720 ) N ;
    - REGF\[31\].RFW.BIT\[29\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 240120 136000 ) FS ;
    - REGF\[31\].RFW.BIT\[29\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 240120 138720 ) N ;
    - REGF\[31\].RFW.BIT\[29\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 244720 138720 ) N ;
    - REGF\[31\].RFW.BIT\[2\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 139380 136000 ) FS ;
    - REGF\[31\].RFW.BIT\[2\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 139380 138720 ) N ;
    - REGF\[31\].RFW.BIT\[2\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 143520 138720 ) N ;
    - REGF\[31\].RFW.BIT\[30\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 269100 136000 ) FS ;
    - REGF\[31\].RFW.BIT\[30\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 257600 138720 ) N ;
    - REGF\[31\].RFW.BIT\[30\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 261740 138720 ) N ;
    - REGF\[31\].RFW.BIT\[31\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 276460 136000 ) FS ;
    - REGF\[31\].RFW.BIT\[31\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 276460 138720 ) N ;
    - REGF\[31\].RFW.BIT\[31\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 281060 138720 ) N ;
    - REGF\[31\].RFW.BIT\[3\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 248860 136000 ) FS ;
    - REGF\[31\].RFW.BIT\[3\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 248860 138720 ) N ;
    - REGF\[31\].RFW.BIT\[3\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 253000 138720 ) N ;
    - REGF\[31\].RFW.BIT\[4\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 285200 136000 ) FS ;
    - REGF\[31\].RFW.BIT\[4\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 285200 138720 ) N ;
    - REGF\[31\].RFW.BIT\[4\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 289340 138720 ) N ;
    - REGF\[31\].RFW.BIT\[5\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 293480 136000 ) FS ;
    - REGF\[31\].RFW.BIT\[5\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 293940 138720 ) N ;
    - REGF\[31\].RFW.BIT\[5\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 298080 138720 ) N ;
    - REGF\[31\].RFW.BIT\[6\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 302220 136000 ) FS ;
    - REGF\[31\].RFW.BIT\[6\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 302220 138720 ) N ;
    - REGF\[31\].RFW.BIT\[6\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 306820 138720 ) N ;
    - REGF\[31\].RFW.BIT\[7\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 311880 136000 ) FS ;
    - REGF\[31\].RFW.BIT\[7\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 311880 138720 ) N ;
    - REGF\[31\].RFW.BIT\[7\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 316020 138720 ) N ;
    - REGF\[31\].RFW.BIT\[8\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 320620 136000 ) FS ;
    - REGF\[31\].RFW.BIT\[8\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 320620 138720 ) N ;
    - REGF\[31\].RFW.BIT\[8\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 324760 138720 ) N ;
    - REGF\[31\].RFW.BIT\[9\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 329360 136000 ) FS ;
    - REGF\[31\].RFW.BIT\[9\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 329360 138720 ) N ;
    - REGF\[31\].RFW.BIT\[9\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 333500 138720 ) N ;
    - REGF\[31\].RFW.CGAND sky130_fd_sc_hd__and2_1 + PLACED ( 185840 136000 ) FS ;
    - REGF\[31\].RFW.CG\[0\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 19320 136000 ) FS ;
    - REGF\[31\].RFW.CG\[1\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 99360 136000 ) FS ;
    - REGF\[31\].RFW.CG\[2\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 179400 136000 ) FS ;
    - REGF\[31\].RFW.CG\[3\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 262200 136000 ) FS ;
    - REGF\[31\].RFW.INV1\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 14720 136000 ) FS ;
    - REGF\[31\].RFW.INV1\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 94760 136000 ) FS ;
    - REGF\[31\].RFW.INV1\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 174800 136000 ) FS ;
    - REGF\[31\].RFW.INV1\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 257600 136000 ) FS ;
    - REGF\[31\].RFW.INV2\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 17020 136000 ) FS ;
    - REGF\[31\].RFW.INV2\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 97060 136000 ) FS ;
    - REGF\[31\].RFW.INV2\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 177100 136000 ) FS ;
    - REGF\[31\].RFW.INV2\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 259900 136000 ) FS ;
    - REGF\[3\].RFW.BIT\[0\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 26220 125120 ) FS ;
    - REGF\[3\].RFW.BIT\[0\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 14720 127840 ) N ;
    - REGF\[3\].RFW.BIT\[0\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 18860 127840 ) N ;
    - REGF\[3\].RFW.BIT\[10\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 42320 125120 ) FS ;
    - REGF\[3\].RFW.BIT\[10\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 42320 127840 ) N ;
    - REGF\[3\].RFW.BIT\[10\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 46460 127840 ) N ;
    - REGF\[3\].RFW.BIT\[11\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 50600 125120 ) FS ;
    - REGF\[3\].RFW.BIT\[11\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 51060 127840 ) N ;
    - REGF\[3\].RFW.BIT\[11\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 55200 127840 ) N ;
    - REGF\[3\].RFW.BIT\[12\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 59340 125120 ) FS ;
    - REGF\[3\].RFW.BIT\[12\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 59340 127840 ) N ;
    - REGF\[3\].RFW.BIT\[12\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 63940 127840 ) N ;
    - REGF\[3\].RFW.BIT\[13\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 69000 125120 ) FS ;
    - REGF\[3\].RFW.BIT\[13\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 69000 127840 ) N ;
    - REGF\[3\].RFW.BIT\[13\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 73140 127840 ) N ;
    - REGF\[3\].RFW.BIT\[14\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 77740 125120 ) FS ;
    - REGF\[3\].RFW.BIT\[14\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 77740 127840 ) N ;
    - REGF\[3\].RFW.BIT\[14\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 81880 127840 ) N ;
    - REGF\[3\].RFW.BIT\[15\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 86480 125120 ) FS ;
    - REGF\[3\].RFW.BIT\[15\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 86480 127840 ) N ;
    - REGF\[3\].RFW.BIT\[15\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 90620 127840 ) N ;
    - REGF\[3\].RFW.BIT\[16\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 106260 125120 ) FS ;
    - REGF\[3\].RFW.BIT\[16\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 94760 127840 ) N ;
    - REGF\[3\].RFW.BIT\[16\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 99360 127840 ) N ;
    - REGF\[3\].RFW.BIT\[17\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 113620 125120 ) FS ;
    - REGF\[3\].RFW.BIT\[17\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 113620 127840 ) N ;
    - REGF\[3\].RFW.BIT\[17\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 117760 127840 ) N ;
    - REGF\[3\].RFW.BIT\[18\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 121900 125120 ) FS ;
    - REGF\[3\].RFW.BIT\[18\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 121900 127840 ) N ;
    - REGF\[3\].RFW.BIT\[18\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 126500 127840 ) N ;
    - REGF\[3\].RFW.BIT\[19\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 130640 125120 ) FS ;
    - REGF\[3\].RFW.BIT\[19\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 130640 127840 ) N ;
    - REGF\[3\].RFW.BIT\[19\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 134780 127840 ) N ;
    - REGF\[3\].RFW.BIT\[1\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 33580 125120 ) FS ;
    - REGF\[3\].RFW.BIT\[1\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 33580 127840 ) N ;
    - REGF\[3\].RFW.BIT\[1\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 38180 127840 ) N ;
    - REGF\[3\].RFW.BIT\[20\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 149040 125120 ) FS ;
    - REGF\[3\].RFW.BIT\[20\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 149040 127840 ) N ;
    - REGF\[3\].RFW.BIT\[20\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 153180 127840 ) N ;
    - REGF\[3\].RFW.BIT\[21\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 157780 125120 ) FS ;
    - REGF\[3\].RFW.BIT\[21\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 157780 127840 ) N ;
    - REGF\[3\].RFW.BIT\[21\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 161920 127840 ) N ;
    - REGF\[3\].RFW.BIT\[22\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 166520 125120 ) FS ;
    - REGF\[3\].RFW.BIT\[22\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 166520 127840 ) N ;
    - REGF\[3\].RFW.BIT\[22\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 170660 127840 ) N ;
    - REGF\[3\].RFW.BIT\[23\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 188600 125120 ) FS ;
    - REGF\[3\].RFW.BIT\[23\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 174800 127840 ) N ;
    - REGF\[3\].RFW.BIT\[23\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 179400 127840 ) N ;
    - REGF\[3\].RFW.BIT\[24\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 195960 125120 ) FS ;
    - REGF\[3\].RFW.BIT\[24\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 196420 127840 ) N ;
    - REGF\[3\].RFW.BIT\[24\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 200560 127840 ) N ;
    - REGF\[3\].RFW.BIT\[25\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 204700 125120 ) FS ;
    - REGF\[3\].RFW.BIT\[25\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 204700 127840 ) N ;
    - REGF\[3\].RFW.BIT\[25\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 209300 127840 ) N ;
    - REGF\[3\].RFW.BIT\[26\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 213440 125120 ) FS ;
    - REGF\[3\].RFW.BIT\[26\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 213440 127840 ) N ;
    - REGF\[3\].RFW.BIT\[26\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 217580 127840 ) N ;
    - REGF\[3\].RFW.BIT\[27\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 221720 125120 ) FS ;
    - REGF\[3\].RFW.BIT\[27\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 222180 127840 ) N ;
    - REGF\[3\].RFW.BIT\[27\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 226320 127840 ) N ;
    - REGF\[3\].RFW.BIT\[28\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 231840 125120 ) FS ;
    - REGF\[3\].RFW.BIT\[28\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 231840 127840 ) N ;
    - REGF\[3\].RFW.BIT\[28\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 235980 127840 ) N ;
    - REGF\[3\].RFW.BIT\[29\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 240120 125120 ) FS ;
    - REGF\[3\].RFW.BIT\[29\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 240120 127840 ) N ;
    - REGF\[3\].RFW.BIT\[29\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 244720 127840 ) N ;
    - REGF\[3\].RFW.BIT\[2\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 139380 125120 ) FS ;
    - REGF\[3\].RFW.BIT\[2\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 139380 127840 ) N ;
    - REGF\[3\].RFW.BIT\[2\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 143520 127840 ) N ;
    - REGF\[3\].RFW.BIT\[30\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 269100 125120 ) FS ;
    - REGF\[3\].RFW.BIT\[30\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 257600 127840 ) N ;
    - REGF\[3\].RFW.BIT\[30\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 261740 127840 ) N ;
    - REGF\[3\].RFW.BIT\[31\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 276460 125120 ) FS ;
    - REGF\[3\].RFW.BIT\[31\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 276460 127840 ) N ;
    - REGF\[3\].RFW.BIT\[31\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 281060 127840 ) N ;
    - REGF\[3\].RFW.BIT\[3\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 248860 125120 ) FS ;
    - REGF\[3\].RFW.BIT\[3\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 248860 127840 ) N ;
    - REGF\[3\].RFW.BIT\[3\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 253000 127840 ) N ;
    - REGF\[3\].RFW.BIT\[4\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 285200 125120 ) FS ;
    - REGF\[3\].RFW.BIT\[4\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 285200 127840 ) N ;
    - REGF\[3\].RFW.BIT\[4\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 289340 127840 ) N ;
    - REGF\[3\].RFW.BIT\[5\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 293480 125120 ) FS ;
    - REGF\[3\].RFW.BIT\[5\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 293940 127840 ) N ;
    - REGF\[3\].RFW.BIT\[5\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 298080 127840 ) N ;
    - REGF\[3\].RFW.BIT\[6\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 302220 125120 ) FS ;
    - REGF\[3\].RFW.BIT\[6\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 302220 127840 ) N ;
    - REGF\[3\].RFW.BIT\[6\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 306820 127840 ) N ;
    - REGF\[3\].RFW.BIT\[7\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 311880 125120 ) FS ;
    - REGF\[3\].RFW.BIT\[7\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 311880 127840 ) N ;
    - REGF\[3\].RFW.BIT\[7\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 316020 127840 ) N ;
    - REGF\[3\].RFW.BIT\[8\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 320620 125120 ) FS ;
    - REGF\[3\].RFW.BIT\[8\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 320620 127840 ) N ;
    - REGF\[3\].RFW.BIT\[8\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 324760 127840 ) N ;
    - REGF\[3\].RFW.BIT\[9\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 329360 125120 ) FS ;
    - REGF\[3\].RFW.BIT\[9\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 329360 127840 ) N ;
    - REGF\[3\].RFW.BIT\[9\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 333500 127840 ) N ;
    - REGF\[3\].RFW.CGAND sky130_fd_sc_hd__and2_1 + PLACED ( 185840 125120 ) FS ;
    - REGF\[3\].RFW.CG\[0\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 19320 125120 ) FS ;
    - REGF\[3\].RFW.CG\[1\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 99360 125120 ) FS ;
    - REGF\[3\].RFW.CG\[2\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 179400 125120 ) FS ;
    - REGF\[3\].RFW.CG\[3\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 262200 125120 ) FS ;
    - REGF\[3\].RFW.INV1\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 14720 125120 ) FS ;
    - REGF\[3\].RFW.INV1\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 94760 125120 ) FS ;
    - REGF\[3\].RFW.INV1\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 174800 125120 ) FS ;
    - REGF\[3\].RFW.INV1\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 257600 125120 ) FS ;
    - REGF\[3\].RFW.INV2\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 17020 125120 ) FS ;
    - REGF\[3\].RFW.INV2\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 97060 125120 ) FS ;
    - REGF\[3\].RFW.INV2\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 177100 125120 ) FS ;
    - REGF\[3\].RFW.INV2\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 259900 125120 ) FS ;
    - REGF\[4\].RFW.BIT\[0\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 26220 141440 ) FS ;
    - REGF\[4\].RFW.BIT\[0\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 14720 144160 ) N ;
    - REGF\[4\].RFW.BIT\[0\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 18860 144160 ) N ;
    - REGF\[4\].RFW.BIT\[10\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 42320 141440 ) FS ;
    - REGF\[4\].RFW.BIT\[10\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 42320 144160 ) N ;
    - REGF\[4\].RFW.BIT\[10\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 46460 144160 ) N ;
    - REGF\[4\].RFW.BIT\[11\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 50600 141440 ) FS ;
    - REGF\[4\].RFW.BIT\[11\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 51060 144160 ) N ;
    - REGF\[4\].RFW.BIT\[11\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 55200 144160 ) N ;
    - REGF\[4\].RFW.BIT\[12\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 59340 141440 ) FS ;
    - REGF\[4\].RFW.BIT\[12\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 59340 144160 ) N ;
    - REGF\[4\].RFW.BIT\[12\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 63940 144160 ) N ;
    - REGF\[4\].RFW.BIT\[13\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 69000 141440 ) FS ;
    - REGF\[4\].RFW.BIT\[13\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 69000 144160 ) N ;
    - REGF\[4\].RFW.BIT\[13\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 73140 144160 ) N ;
    - REGF\[4\].RFW.BIT\[14\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 77740 141440 ) FS ;
    - REGF\[4\].RFW.BIT\[14\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 77740 144160 ) N ;
    - REGF\[4\].RFW.BIT\[14\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 81880 144160 ) N ;
    - REGF\[4\].RFW.BIT\[15\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 86480 141440 ) FS ;
    - REGF\[4\].RFW.BIT\[15\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 86480 144160 ) N ;
    - REGF\[4\].RFW.BIT\[15\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 90620 144160 ) N ;
    - REGF\[4\].RFW.BIT\[16\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 106260 141440 ) FS ;
    - REGF\[4\].RFW.BIT\[16\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 94760 144160 ) N ;
    - REGF\[4\].RFW.BIT\[16\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 99360 144160 ) N ;
    - REGF\[4\].RFW.BIT\[17\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 113620 141440 ) FS ;
    - REGF\[4\].RFW.BIT\[17\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 113620 144160 ) N ;
    - REGF\[4\].RFW.BIT\[17\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 117760 144160 ) N ;
    - REGF\[4\].RFW.BIT\[18\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 121900 141440 ) FS ;
    - REGF\[4\].RFW.BIT\[18\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 121900 144160 ) N ;
    - REGF\[4\].RFW.BIT\[18\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 126500 144160 ) N ;
    - REGF\[4\].RFW.BIT\[19\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 130640 141440 ) FS ;
    - REGF\[4\].RFW.BIT\[19\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 130640 144160 ) N ;
    - REGF\[4\].RFW.BIT\[19\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 134780 144160 ) N ;
    - REGF\[4\].RFW.BIT\[1\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 33580 141440 ) FS ;
    - REGF\[4\].RFW.BIT\[1\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 33580 144160 ) N ;
    - REGF\[4\].RFW.BIT\[1\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 38180 144160 ) N ;
    - REGF\[4\].RFW.BIT\[20\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 149040 141440 ) FS ;
    - REGF\[4\].RFW.BIT\[20\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 149040 144160 ) N ;
    - REGF\[4\].RFW.BIT\[20\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 153180 144160 ) N ;
    - REGF\[4\].RFW.BIT\[21\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 157780 141440 ) FS ;
    - REGF\[4\].RFW.BIT\[21\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 157780 144160 ) N ;
    - REGF\[4\].RFW.BIT\[21\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 161920 144160 ) N ;
    - REGF\[4\].RFW.BIT\[22\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 166520 141440 ) FS ;
    - REGF\[4\].RFW.BIT\[22\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 166520 144160 ) N ;
    - REGF\[4\].RFW.BIT\[22\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 170660 144160 ) N ;
    - REGF\[4\].RFW.BIT\[23\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 188600 141440 ) FS ;
    - REGF\[4\].RFW.BIT\[23\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 174800 144160 ) N ;
    - REGF\[4\].RFW.BIT\[23\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 179400 144160 ) N ;
    - REGF\[4\].RFW.BIT\[24\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 195960 141440 ) FS ;
    - REGF\[4\].RFW.BIT\[24\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 196420 144160 ) N ;
    - REGF\[4\].RFW.BIT\[24\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 200560 144160 ) N ;
    - REGF\[4\].RFW.BIT\[25\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 204700 141440 ) FS ;
    - REGF\[4\].RFW.BIT\[25\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 204700 144160 ) N ;
    - REGF\[4\].RFW.BIT\[25\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 209300 144160 ) N ;
    - REGF\[4\].RFW.BIT\[26\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 213440 141440 ) FS ;
    - REGF\[4\].RFW.BIT\[26\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 213440 144160 ) N ;
    - REGF\[4\].RFW.BIT\[26\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 217580 144160 ) N ;
    - REGF\[4\].RFW.BIT\[27\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 221720 141440 ) FS ;
    - REGF\[4\].RFW.BIT\[27\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 222180 144160 ) N ;
    - REGF\[4\].RFW.BIT\[27\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 226320 144160 ) N ;
    - REGF\[4\].RFW.BIT\[28\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 231840 141440 ) FS ;
    - REGF\[4\].RFW.BIT\[28\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 231840 144160 ) N ;
    - REGF\[4\].RFW.BIT\[28\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 235980 144160 ) N ;
    - REGF\[4\].RFW.BIT\[29\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 240120 141440 ) FS ;
    - REGF\[4\].RFW.BIT\[29\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 240120 144160 ) N ;
    - REGF\[4\].RFW.BIT\[29\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 244720 144160 ) N ;
    - REGF\[4\].RFW.BIT\[2\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 139380 141440 ) FS ;
    - REGF\[4\].RFW.BIT\[2\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 139380 144160 ) N ;
    - REGF\[4\].RFW.BIT\[2\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 143520 144160 ) N ;
    - REGF\[4\].RFW.BIT\[30\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 269100 141440 ) FS ;
    - REGF\[4\].RFW.BIT\[30\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 257600 144160 ) N ;
    - REGF\[4\].RFW.BIT\[30\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 261740 144160 ) N ;
    - REGF\[4\].RFW.BIT\[31\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 276460 141440 ) FS ;
    - REGF\[4\].RFW.BIT\[31\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 276460 144160 ) N ;
    - REGF\[4\].RFW.BIT\[31\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 281060 144160 ) N ;
    - REGF\[4\].RFW.BIT\[3\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 248860 141440 ) FS ;
    - REGF\[4\].RFW.BIT\[3\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 248860 144160 ) N ;
    - REGF\[4\].RFW.BIT\[3\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 253000 144160 ) N ;
    - REGF\[4\].RFW.BIT\[4\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 285200 141440 ) FS ;
    - REGF\[4\].RFW.BIT\[4\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 285200 144160 ) N ;
    - REGF\[4\].RFW.BIT\[4\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 289340 144160 ) N ;
    - REGF\[4\].RFW.BIT\[5\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 293480 141440 ) FS ;
    - REGF\[4\].RFW.BIT\[5\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 293940 144160 ) N ;
    - REGF\[4\].RFW.BIT\[5\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 298080 144160 ) N ;
    - REGF\[4\].RFW.BIT\[6\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 302220 141440 ) FS ;
    - REGF\[4\].RFW.BIT\[6\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 302220 144160 ) N ;
    - REGF\[4\].RFW.BIT\[6\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 306820 144160 ) N ;
    - REGF\[4\].RFW.BIT\[7\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 311880 141440 ) FS ;
    - REGF\[4\].RFW.BIT\[7\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 311880 144160 ) N ;
    - REGF\[4\].RFW.BIT\[7\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 316020 144160 ) N ;
    - REGF\[4\].RFW.BIT\[8\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 320620 141440 ) FS ;
    - REGF\[4\].RFW.BIT\[8\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 320620 144160 ) N ;
    - REGF\[4\].RFW.BIT\[8\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 324760 144160 ) N ;
    - REGF\[4\].RFW.BIT\[9\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 329360 141440 ) FS ;
    - REGF\[4\].RFW.BIT\[9\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 329360 144160 ) N ;
    - REGF\[4\].RFW.BIT\[9\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 333500 144160 ) N ;
    - REGF\[4\].RFW.CGAND sky130_fd_sc_hd__and2_1 + PLACED ( 185840 141440 ) FS ;
    - REGF\[4\].RFW.CG\[0\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 19320 141440 ) FS ;
    - REGF\[4\].RFW.CG\[1\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 99360 141440 ) FS ;
    - REGF\[4\].RFW.CG\[2\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 179400 141440 ) FS ;
    - REGF\[4\].RFW.CG\[3\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 262200 141440 ) FS ;
    - REGF\[4\].RFW.INV1\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 14720 141440 ) FS ;
    - REGF\[4\].RFW.INV1\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 94760 141440 ) FS ;
    - REGF\[4\].RFW.INV1\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 174800 141440 ) FS ;
    - REGF\[4\].RFW.INV1\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 257600 141440 ) FS ;
    - REGF\[4\].RFW.INV2\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 17020 141440 ) FS ;
    - REGF\[4\].RFW.INV2\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 97060 141440 ) FS ;
    - REGF\[4\].RFW.INV2\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 177100 141440 ) FS ;
    - REGF\[4\].RFW.INV2\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 259900 141440 ) FS ;
    - REGF\[5\].RFW.BIT\[0\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 26220 146880 ) FS ;
    - REGF\[5\].RFW.BIT\[0\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 14720 149600 ) N ;
    - REGF\[5\].RFW.BIT\[0\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 18860 149600 ) N ;
    - REGF\[5\].RFW.BIT\[10\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 42320 146880 ) FS ;
    - REGF\[5\].RFW.BIT\[10\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 42320 149600 ) N ;
    - REGF\[5\].RFW.BIT\[10\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 46460 149600 ) N ;
    - REGF\[5\].RFW.BIT\[11\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 50600 146880 ) FS ;
    - REGF\[5\].RFW.BIT\[11\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 51060 149600 ) N ;
    - REGF\[5\].RFW.BIT\[11\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 55200 149600 ) N ;
    - REGF\[5\].RFW.BIT\[12\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 59340 146880 ) FS ;
    - REGF\[5\].RFW.BIT\[12\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 59340 149600 ) N ;
    - REGF\[5\].RFW.BIT\[12\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 63940 149600 ) N ;
    - REGF\[5\].RFW.BIT\[13\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 69000 146880 ) FS ;
    - REGF\[5\].RFW.BIT\[13\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 69000 149600 ) N ;
    - REGF\[5\].RFW.BIT\[13\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 73140 149600 ) N ;
    - REGF\[5\].RFW.BIT\[14\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 77740 146880 ) FS ;
    - REGF\[5\].RFW.BIT\[14\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 77740 149600 ) N ;
    - REGF\[5\].RFW.BIT\[14\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 81880 149600 ) N ;
    - REGF\[5\].RFW.BIT\[15\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 86480 146880 ) FS ;
    - REGF\[5\].RFW.BIT\[15\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 86480 149600 ) N ;
    - REGF\[5\].RFW.BIT\[15\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 90620 149600 ) N ;
    - REGF\[5\].RFW.BIT\[16\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 106260 146880 ) FS ;
    - REGF\[5\].RFW.BIT\[16\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 94760 149600 ) N ;
    - REGF\[5\].RFW.BIT\[16\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 99360 149600 ) N ;
    - REGF\[5\].RFW.BIT\[17\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 113620 146880 ) FS ;
    - REGF\[5\].RFW.BIT\[17\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 113620 149600 ) N ;
    - REGF\[5\].RFW.BIT\[17\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 117760 149600 ) N ;
    - REGF\[5\].RFW.BIT\[18\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 121900 146880 ) FS ;
    - REGF\[5\].RFW.BIT\[18\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 121900 149600 ) N ;
    - REGF\[5\].RFW.BIT\[18\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 126500 149600 ) N ;
    - REGF\[5\].RFW.BIT\[19\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 130640 146880 ) FS ;
    - REGF\[5\].RFW.BIT\[19\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 130640 149600 ) N ;
    - REGF\[5\].RFW.BIT\[19\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 134780 149600 ) N ;
    - REGF\[5\].RFW.BIT\[1\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 33580 146880 ) FS ;
    - REGF\[5\].RFW.BIT\[1\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 33580 149600 ) N ;
    - REGF\[5\].RFW.BIT\[1\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 38180 149600 ) N ;
    - REGF\[5\].RFW.BIT\[20\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 149040 146880 ) FS ;
    - REGF\[5\].RFW.BIT\[20\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 149040 149600 ) N ;
    - REGF\[5\].RFW.BIT\[20\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 153180 149600 ) N ;
    - REGF\[5\].RFW.BIT\[21\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 157780 146880 ) FS ;
    - REGF\[5\].RFW.BIT\[21\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 157780 149600 ) N ;
    - REGF\[5\].RFW.BIT\[21\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 161920 149600 ) N ;
    - REGF\[5\].RFW.BIT\[22\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 166520 146880 ) FS ;
    - REGF\[5\].RFW.BIT\[22\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 166520 149600 ) N ;
    - REGF\[5\].RFW.BIT\[22\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 170660 149600 ) N ;
    - REGF\[5\].RFW.BIT\[23\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 188600 146880 ) FS ;
    - REGF\[5\].RFW.BIT\[23\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 174800 149600 ) N ;
    - REGF\[5\].RFW.BIT\[23\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 179400 149600 ) N ;
    - REGF\[5\].RFW.BIT\[24\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 195960 146880 ) FS ;
    - REGF\[5\].RFW.BIT\[24\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 196420 149600 ) N ;
    - REGF\[5\].RFW.BIT\[24\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 200560 149600 ) N ;
    - REGF\[5\].RFW.BIT\[25\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 204700 146880 ) FS ;
    - REGF\[5\].RFW.BIT\[25\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 204700 149600 ) N ;
    - REGF\[5\].RFW.BIT\[25\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 209300 149600 ) N ;
    - REGF\[5\].RFW.BIT\[26\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 213440 146880 ) FS ;
    - REGF\[5\].RFW.BIT\[26\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 213440 149600 ) N ;
    - REGF\[5\].RFW.BIT\[26\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 217580 149600 ) N ;
    - REGF\[5\].RFW.BIT\[27\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 221720 146880 ) FS ;
    - REGF\[5\].RFW.BIT\[27\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 222180 149600 ) N ;
    - REGF\[5\].RFW.BIT\[27\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 226320 149600 ) N ;
    - REGF\[5\].RFW.BIT\[28\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 231840 146880 ) FS ;
    - REGF\[5\].RFW.BIT\[28\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 231840 149600 ) N ;
    - REGF\[5\].RFW.BIT\[28\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 235980 149600 ) N ;
    - REGF\[5\].RFW.BIT\[29\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 240120 146880 ) FS ;
    - REGF\[5\].RFW.BIT\[29\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 240120 149600 ) N ;
    - REGF\[5\].RFW.BIT\[29\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 244720 149600 ) N ;
    - REGF\[5\].RFW.BIT\[2\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 139380 146880 ) FS ;
    - REGF\[5\].RFW.BIT\[2\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 139380 149600 ) N ;
    - REGF\[5\].RFW.BIT\[2\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 143520 149600 ) N ;
    - REGF\[5\].RFW.BIT\[30\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 269100 146880 ) FS ;
    - REGF\[5\].RFW.BIT\[30\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 257600 149600 ) N ;
    - REGF\[5\].RFW.BIT\[30\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 261740 149600 ) N ;
    - REGF\[5\].RFW.BIT\[31\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 276460 146880 ) FS ;
    - REGF\[5\].RFW.BIT\[31\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 276460 149600 ) N ;
    - REGF\[5\].RFW.BIT\[31\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 281060 149600 ) N ;
    - REGF\[5\].RFW.BIT\[3\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 248860 146880 ) FS ;
    - REGF\[5\].RFW.BIT\[3\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 248860 149600 ) N ;
    - REGF\[5\].RFW.BIT\[3\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 253000 149600 ) N ;
    - REGF\[5\].RFW.BIT\[4\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 285200 146880 ) FS ;
    - REGF\[5\].RFW.BIT\[4\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 285200 149600 ) N ;
    - REGF\[5\].RFW.BIT\[4\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 289340 149600 ) N ;
    - REGF\[5\].RFW.BIT\[5\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 293480 146880 ) FS ;
    - REGF\[5\].RFW.BIT\[5\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 293940 149600 ) N ;
    - REGF\[5\].RFW.BIT\[5\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 298080 149600 ) N ;
    - REGF\[5\].RFW.BIT\[6\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 302220 146880 ) FS ;
    - REGF\[5\].RFW.BIT\[6\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 302220 149600 ) N ;
    - REGF\[5\].RFW.BIT\[6\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 306820 149600 ) N ;
    - REGF\[5\].RFW.BIT\[7\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 311880 146880 ) FS ;
    - REGF\[5\].RFW.BIT\[7\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 311880 149600 ) N ;
    - REGF\[5\].RFW.BIT\[7\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 316020 149600 ) N ;
    - REGF\[5\].RFW.BIT\[8\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 320620 146880 ) FS ;
    - REGF\[5\].RFW.BIT\[8\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 320620 149600 ) N ;
    - REGF\[5\].RFW.BIT\[8\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 324760 149600 ) N ;
    - REGF\[5\].RFW.BIT\[9\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 329360 146880 ) FS ;
    - REGF\[5\].RFW.BIT\[9\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 329360 149600 ) N ;
    - REGF\[5\].RFW.BIT\[9\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 333500 149600 ) N ;
    - REGF\[5\].RFW.CGAND sky130_fd_sc_hd__and2_1 + PLACED ( 185840 146880 ) FS ;
    - REGF\[5\].RFW.CG\[0\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 19320 146880 ) FS ;
    - REGF\[5\].RFW.CG\[1\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 99360 146880 ) FS ;
    - REGF\[5\].RFW.CG\[2\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 179400 146880 ) FS ;
    - REGF\[5\].RFW.CG\[3\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 262200 146880 ) FS ;
    - REGF\[5\].RFW.INV1\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 14720 146880 ) FS ;
    - REGF\[5\].RFW.INV1\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 94760 146880 ) FS ;
    - REGF\[5\].RFW.INV1\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 174800 146880 ) FS ;
    - REGF\[5\].RFW.INV1\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 257600 146880 ) FS ;
    - REGF\[5\].RFW.INV2\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 17020 146880 ) FS ;
    - REGF\[5\].RFW.INV2\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 97060 146880 ) FS ;
    - REGF\[5\].RFW.INV2\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 177100 146880 ) FS ;
    - REGF\[5\].RFW.INV2\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 259900 146880 ) FS ;
    - REGF\[6\].RFW.BIT\[0\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 26220 152320 ) FS ;
    - REGF\[6\].RFW.BIT\[0\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 14720 155040 ) N ;
    - REGF\[6\].RFW.BIT\[0\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 18860 155040 ) N ;
    - REGF\[6\].RFW.BIT\[10\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 42320 152320 ) FS ;
    - REGF\[6\].RFW.BIT\[10\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 42320 155040 ) N ;
    - REGF\[6\].RFW.BIT\[10\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 46460 155040 ) N ;
    - REGF\[6\].RFW.BIT\[11\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 50600 152320 ) FS ;
    - REGF\[6\].RFW.BIT\[11\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 51060 155040 ) N ;
    - REGF\[6\].RFW.BIT\[11\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 55200 155040 ) N ;
    - REGF\[6\].RFW.BIT\[12\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 59340 152320 ) FS ;
    - REGF\[6\].RFW.BIT\[12\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 59340 155040 ) N ;
    - REGF\[6\].RFW.BIT\[12\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 63940 155040 ) N ;
    - REGF\[6\].RFW.BIT\[13\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 69000 152320 ) FS ;
    - REGF\[6\].RFW.BIT\[13\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 69000 155040 ) N ;
    - REGF\[6\].RFW.BIT\[13\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 73140 155040 ) N ;
    - REGF\[6\].RFW.BIT\[14\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 77740 152320 ) FS ;
    - REGF\[6\].RFW.BIT\[14\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 77740 155040 ) N ;
    - REGF\[6\].RFW.BIT\[14\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 81880 155040 ) N ;
    - REGF\[6\].RFW.BIT\[15\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 86480 152320 ) FS ;
    - REGF\[6\].RFW.BIT\[15\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 86480 155040 ) N ;
    - REGF\[6\].RFW.BIT\[15\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 90620 155040 ) N ;
    - REGF\[6\].RFW.BIT\[16\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 106260 152320 ) FS ;
    - REGF\[6\].RFW.BIT\[16\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 94760 155040 ) N ;
    - REGF\[6\].RFW.BIT\[16\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 99360 155040 ) N ;
    - REGF\[6\].RFW.BIT\[17\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 113620 152320 ) FS ;
    - REGF\[6\].RFW.BIT\[17\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 113620 155040 ) N ;
    - REGF\[6\].RFW.BIT\[17\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 117760 155040 ) N ;
    - REGF\[6\].RFW.BIT\[18\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 121900 152320 ) FS ;
    - REGF\[6\].RFW.BIT\[18\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 121900 155040 ) N ;
    - REGF\[6\].RFW.BIT\[18\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 126500 155040 ) N ;
    - REGF\[6\].RFW.BIT\[19\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 130640 152320 ) FS ;
    - REGF\[6\].RFW.BIT\[19\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 130640 155040 ) N ;
    - REGF\[6\].RFW.BIT\[19\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 134780 155040 ) N ;
    - REGF\[6\].RFW.BIT\[1\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 33580 152320 ) FS ;
    - REGF\[6\].RFW.BIT\[1\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 33580 155040 ) N ;
    - REGF\[6\].RFW.BIT\[1\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 38180 155040 ) N ;
    - REGF\[6\].RFW.BIT\[20\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 149040 152320 ) FS ;
    - REGF\[6\].RFW.BIT\[20\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 149040 155040 ) N ;
    - REGF\[6\].RFW.BIT\[20\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 153180 155040 ) N ;
    - REGF\[6\].RFW.BIT\[21\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 157780 152320 ) FS ;
    - REGF\[6\].RFW.BIT\[21\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 157780 155040 ) N ;
    - REGF\[6\].RFW.BIT\[21\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 161920 155040 ) N ;
    - REGF\[6\].RFW.BIT\[22\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 166520 152320 ) FS ;
    - REGF\[6\].RFW.BIT\[22\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 166520 155040 ) N ;
    - REGF\[6\].RFW.BIT\[22\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 170660 155040 ) N ;
    - REGF\[6\].RFW.BIT\[23\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 188600 152320 ) FS ;
    - REGF\[6\].RFW.BIT\[23\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 174800 155040 ) N ;
    - REGF\[6\].RFW.BIT\[23\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 179400 155040 ) N ;
    - REGF\[6\].RFW.BIT\[24\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 195960 152320 ) FS ;
    - REGF\[6\].RFW.BIT\[24\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 196420 155040 ) N ;
    - REGF\[6\].RFW.BIT\[24\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 200560 155040 ) N ;
    - REGF\[6\].RFW.BIT\[25\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 204700 152320 ) FS ;
    - REGF\[6\].RFW.BIT\[25\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 204700 155040 ) N ;
    - REGF\[6\].RFW.BIT\[25\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 209300 155040 ) N ;
    - REGF\[6\].RFW.BIT\[26\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 213440 152320 ) FS ;
    - REGF\[6\].RFW.BIT\[26\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 213440 155040 ) N ;
    - REGF\[6\].RFW.BIT\[26\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 217580 155040 ) N ;
    - REGF\[6\].RFW.BIT\[27\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 221720 152320 ) FS ;
    - REGF\[6\].RFW.BIT\[27\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 222180 155040 ) N ;
    - REGF\[6\].RFW.BIT\[27\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 226320 155040 ) N ;
    - REGF\[6\].RFW.BIT\[28\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 231840 152320 ) FS ;
    - REGF\[6\].RFW.BIT\[28\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 231840 155040 ) N ;
    - REGF\[6\].RFW.BIT\[28\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 235980 155040 ) N ;
    - REGF\[6\].RFW.BIT\[29\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 240120 152320 ) FS ;
    - REGF\[6\].RFW.BIT\[29\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 240120 155040 ) N ;
    - REGF\[6\].RFW.BIT\[29\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 244720 155040 ) N ;
    - REGF\[6\].RFW.BIT\[2\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 139380 152320 ) FS ;
    - REGF\[6\].RFW.BIT\[2\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 139380 155040 ) N ;
    - REGF\[6\].RFW.BIT\[2\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 143520 155040 ) N ;
    - REGF\[6\].RFW.BIT\[30\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 269100 152320 ) FS ;
    - REGF\[6\].RFW.BIT\[30\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 257600 155040 ) N ;
    - REGF\[6\].RFW.BIT\[30\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 261740 155040 ) N ;
    - REGF\[6\].RFW.BIT\[31\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 276460 152320 ) FS ;
    - REGF\[6\].RFW.BIT\[31\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 276460 155040 ) N ;
    - REGF\[6\].RFW.BIT\[31\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 281060 155040 ) N ;
    - REGF\[6\].RFW.BIT\[3\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 248860 152320 ) FS ;
    - REGF\[6\].RFW.BIT\[3\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 248860 155040 ) N ;
    - REGF\[6\].RFW.BIT\[3\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 253000 155040 ) N ;
    - REGF\[6\].RFW.BIT\[4\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 285200 152320 ) FS ;
    - REGF\[6\].RFW.BIT\[4\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 285200 155040 ) N ;
    - REGF\[6\].RFW.BIT\[4\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 289340 155040 ) N ;
    - REGF\[6\].RFW.BIT\[5\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 293480 152320 ) FS ;
    - REGF\[6\].RFW.BIT\[5\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 293940 155040 ) N ;
    - REGF\[6\].RFW.BIT\[5\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 298080 155040 ) N ;
    - REGF\[6\].RFW.BIT\[6\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 302220 152320 ) FS ;
    - REGF\[6\].RFW.BIT\[6\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 302220 155040 ) N ;
    - REGF\[6\].RFW.BIT\[6\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 306820 155040 ) N ;
    - REGF\[6\].RFW.BIT\[7\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 311880 152320 ) FS ;
    - REGF\[6\].RFW.BIT\[7\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 311880 155040 ) N ;
    - REGF\[6\].RFW.BIT\[7\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 316020 155040 ) N ;
    - REGF\[6\].RFW.BIT\[8\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 320620 152320 ) FS ;
    - REGF\[6\].RFW.BIT\[8\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 320620 155040 ) N ;
    - REGF\[6\].RFW.BIT\[8\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 324760 155040 ) N ;
    - REGF\[6\].RFW.BIT\[9\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 329360 152320 ) FS ;
    - REGF\[6\].RFW.BIT\[9\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 329360 155040 ) N ;
    - REGF\[6\].RFW.BIT\[9\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 333500 155040 ) N ;
    - REGF\[6\].RFW.CGAND sky130_fd_sc_hd__and2_1 + PLACED ( 185840 152320 ) FS ;
    - REGF\[6\].RFW.CG\[0\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 19320 152320 ) FS ;
    - REGF\[6\].RFW.CG\[1\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 99360 152320 ) FS ;
    - REGF\[6\].RFW.CG\[2\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 179400 152320 ) FS ;
    - REGF\[6\].RFW.CG\[3\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 262200 152320 ) FS ;
    - REGF\[6\].RFW.INV1\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 14720 152320 ) FS ;
    - REGF\[6\].RFW.INV1\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 94760 152320 ) FS ;
    - REGF\[6\].RFW.INV1\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 174800 152320 ) FS ;
    - REGF\[6\].RFW.INV1\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 257600 152320 ) FS ;
    - REGF\[6\].RFW.INV2\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 17020 152320 ) FS ;
    - REGF\[6\].RFW.INV2\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 97060 152320 ) FS ;
    - REGF\[6\].RFW.INV2\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 177100 152320 ) FS ;
    - REGF\[6\].RFW.INV2\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 259900 152320 ) FS ;
    - REGF\[7\].RFW.BIT\[0\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 26220 157760 ) FS ;
    - REGF\[7\].RFW.BIT\[0\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 14720 160480 ) N ;
    - REGF\[7\].RFW.BIT\[0\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 18860 160480 ) N ;
    - REGF\[7\].RFW.BIT\[10\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 42320 157760 ) FS ;
    - REGF\[7\].RFW.BIT\[10\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 42320 160480 ) N ;
    - REGF\[7\].RFW.BIT\[10\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 46460 160480 ) N ;
    - REGF\[7\].RFW.BIT\[11\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 50600 157760 ) FS ;
    - REGF\[7\].RFW.BIT\[11\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 51060 160480 ) N ;
    - REGF\[7\].RFW.BIT\[11\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 55200 160480 ) N ;
    - REGF\[7\].RFW.BIT\[12\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 59340 157760 ) FS ;
    - REGF\[7\].RFW.BIT\[12\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 59340 160480 ) N ;
    - REGF\[7\].RFW.BIT\[12\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 63940 160480 ) N ;
    - REGF\[7\].RFW.BIT\[13\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 69000 157760 ) FS ;
    - REGF\[7\].RFW.BIT\[13\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 69000 160480 ) N ;
    - REGF\[7\].RFW.BIT\[13\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 73140 160480 ) N ;
    - REGF\[7\].RFW.BIT\[14\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 77740 157760 ) FS ;
    - REGF\[7\].RFW.BIT\[14\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 77740 160480 ) N ;
    - REGF\[7\].RFW.BIT\[14\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 81880 160480 ) N ;
    - REGF\[7\].RFW.BIT\[15\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 86480 157760 ) FS ;
    - REGF\[7\].RFW.BIT\[15\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 86480 160480 ) N ;
    - REGF\[7\].RFW.BIT\[15\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 90620 160480 ) N ;
    - REGF\[7\].RFW.BIT\[16\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 106260 157760 ) FS ;
    - REGF\[7\].RFW.BIT\[16\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 94760 160480 ) N ;
    - REGF\[7\].RFW.BIT\[16\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 99360 160480 ) N ;
    - REGF\[7\].RFW.BIT\[17\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 113620 157760 ) FS ;
    - REGF\[7\].RFW.BIT\[17\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 113620 160480 ) N ;
    - REGF\[7\].RFW.BIT\[17\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 117760 160480 ) N ;
    - REGF\[7\].RFW.BIT\[18\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 121900 157760 ) FS ;
    - REGF\[7\].RFW.BIT\[18\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 121900 160480 ) N ;
    - REGF\[7\].RFW.BIT\[18\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 126500 160480 ) N ;
    - REGF\[7\].RFW.BIT\[19\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 130640 157760 ) FS ;
    - REGF\[7\].RFW.BIT\[19\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 130640 160480 ) N ;
    - REGF\[7\].RFW.BIT\[19\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 134780 160480 ) N ;
    - REGF\[7\].RFW.BIT\[1\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 33580 157760 ) FS ;
    - REGF\[7\].RFW.BIT\[1\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 33580 160480 ) N ;
    - REGF\[7\].RFW.BIT\[1\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 38180 160480 ) N ;
    - REGF\[7\].RFW.BIT\[20\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 149040 157760 ) FS ;
    - REGF\[7\].RFW.BIT\[20\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 149040 160480 ) N ;
    - REGF\[7\].RFW.BIT\[20\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 153180 160480 ) N ;
    - REGF\[7\].RFW.BIT\[21\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 157780 157760 ) FS ;
    - REGF\[7\].RFW.BIT\[21\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 157780 160480 ) N ;
    - REGF\[7\].RFW.BIT\[21\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 161920 160480 ) N ;
    - REGF\[7\].RFW.BIT\[22\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 166520 157760 ) FS ;
    - REGF\[7\].RFW.BIT\[22\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 166520 160480 ) N ;
    - REGF\[7\].RFW.BIT\[22\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 170660 160480 ) N ;
    - REGF\[7\].RFW.BIT\[23\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 188600 157760 ) FS ;
    - REGF\[7\].RFW.BIT\[23\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 174800 160480 ) N ;
    - REGF\[7\].RFW.BIT\[23\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 179400 160480 ) N ;
    - REGF\[7\].RFW.BIT\[24\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 195960 157760 ) FS ;
    - REGF\[7\].RFW.BIT\[24\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 196420 160480 ) N ;
    - REGF\[7\].RFW.BIT\[24\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 200560 160480 ) N ;
    - REGF\[7\].RFW.BIT\[25\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 204700 157760 ) FS ;
    - REGF\[7\].RFW.BIT\[25\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 204700 160480 ) N ;
    - REGF\[7\].RFW.BIT\[25\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 209300 160480 ) N ;
    - REGF\[7\].RFW.BIT\[26\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 213440 157760 ) FS ;
    - REGF\[7\].RFW.BIT\[26\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 213440 160480 ) N ;
    - REGF\[7\].RFW.BIT\[26\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 217580 160480 ) N ;
    - REGF\[7\].RFW.BIT\[27\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 221720 157760 ) FS ;
    - REGF\[7\].RFW.BIT\[27\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 222180 160480 ) N ;
    - REGF\[7\].RFW.BIT\[27\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 226320 160480 ) N ;
    - REGF\[7\].RFW.BIT\[28\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 231840 157760 ) FS ;
    - REGF\[7\].RFW.BIT\[28\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 231840 160480 ) N ;
    - REGF\[7\].RFW.BIT\[28\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 235980 160480 ) N ;
    - REGF\[7\].RFW.BIT\[29\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 240120 157760 ) FS ;
    - REGF\[7\].RFW.BIT\[29\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 240120 160480 ) N ;
    - REGF\[7\].RFW.BIT\[29\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 244720 160480 ) N ;
    - REGF\[7\].RFW.BIT\[2\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 139380 157760 ) FS ;
    - REGF\[7\].RFW.BIT\[2\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 139380 160480 ) N ;
    - REGF\[7\].RFW.BIT\[2\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 143520 160480 ) N ;
    - REGF\[7\].RFW.BIT\[30\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 269100 157760 ) FS ;
    - REGF\[7\].RFW.BIT\[30\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 257600 160480 ) N ;
    - REGF\[7\].RFW.BIT\[30\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 261740 160480 ) N ;
    - REGF\[7\].RFW.BIT\[31\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 276460 157760 ) FS ;
    - REGF\[7\].RFW.BIT\[31\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 276460 160480 ) N ;
    - REGF\[7\].RFW.BIT\[31\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 281060 160480 ) N ;
    - REGF\[7\].RFW.BIT\[3\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 248860 157760 ) FS ;
    - REGF\[7\].RFW.BIT\[3\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 248860 160480 ) N ;
    - REGF\[7\].RFW.BIT\[3\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 253000 160480 ) N ;
    - REGF\[7\].RFW.BIT\[4\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 285200 157760 ) FS ;
    - REGF\[7\].RFW.BIT\[4\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 285200 160480 ) N ;
    - REGF\[7\].RFW.BIT\[4\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 289340 160480 ) N ;
    - REGF\[7\].RFW.BIT\[5\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 293480 157760 ) FS ;
    - REGF\[7\].RFW.BIT\[5\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 293940 160480 ) N ;
    - REGF\[7\].RFW.BIT\[5\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 298080 160480 ) N ;
    - REGF\[7\].RFW.BIT\[6\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 302220 157760 ) FS ;
    - REGF\[7\].RFW.BIT\[6\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 302220 160480 ) N ;
    - REGF\[7\].RFW.BIT\[6\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 306820 160480 ) N ;
    - REGF\[7\].RFW.BIT\[7\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 311880 157760 ) FS ;
    - REGF\[7\].RFW.BIT\[7\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 311880 160480 ) N ;
    - REGF\[7\].RFW.BIT\[7\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 316020 160480 ) N ;
    - REGF\[7\].RFW.BIT\[8\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 320620 157760 ) FS ;
    - REGF\[7\].RFW.BIT\[8\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 320620 160480 ) N ;
    - REGF\[7\].RFW.BIT\[8\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 324760 160480 ) N ;
    - REGF\[7\].RFW.BIT\[9\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 329360 157760 ) FS ;
    - REGF\[7\].RFW.BIT\[9\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 329360 160480 ) N ;
    - REGF\[7\].RFW.BIT\[9\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 333500 160480 ) N ;
    - REGF\[7\].RFW.CGAND sky130_fd_sc_hd__and2_1 + PLACED ( 185840 157760 ) FS ;
    - REGF\[7\].RFW.CG\[0\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 19320 157760 ) FS ;
    - REGF\[7\].RFW.CG\[1\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 99360 157760 ) FS ;
    - REGF\[7\].RFW.CG\[2\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 179400 157760 ) FS ;
    - REGF\[7\].RFW.CG\[3\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 262200 157760 ) FS ;
    - REGF\[7\].RFW.INV1\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 14720 157760 ) FS ;
    - REGF\[7\].RFW.INV1\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 94760 157760 ) FS ;
    - REGF\[7\].RFW.INV1\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 174800 157760 ) FS ;
    - REGF\[7\].RFW.INV1\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 257600 157760 ) FS ;
    - REGF\[7\].RFW.INV2\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 17020 157760 ) FS ;
    - REGF\[7\].RFW.INV2\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 97060 157760 ) FS ;
    - REGF\[7\].RFW.INV2\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 177100 157760 ) FS ;
    - REGF\[7\].RFW.INV2\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 259900 157760 ) FS ;
    - REGF\[8\].RFW.BIT\[0\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 26220 163200 ) FS ;
    - REGF\[8\].RFW.BIT\[0\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 14720 165920 ) N ;
    - REGF\[8\].RFW.BIT\[0\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 18860 165920 ) N ;
    - REGF\[8\].RFW.BIT\[10\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 42320 163200 ) FS ;
    - REGF\[8\].RFW.BIT\[10\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 42320 165920 ) N ;
    - REGF\[8\].RFW.BIT\[10\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 46460 165920 ) N ;
    - REGF\[8\].RFW.BIT\[11\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 50600 163200 ) FS ;
    - REGF\[8\].RFW.BIT\[11\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 51060 165920 ) N ;
    - REGF\[8\].RFW.BIT\[11\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 55200 165920 ) N ;
    - REGF\[8\].RFW.BIT\[12\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 59340 163200 ) FS ;
    - REGF\[8\].RFW.BIT\[12\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 59340 165920 ) N ;
    - REGF\[8\].RFW.BIT\[12\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 63940 165920 ) N ;
    - REGF\[8\].RFW.BIT\[13\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 69000 163200 ) FS ;
    - REGF\[8\].RFW.BIT\[13\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 69000 165920 ) N ;
    - REGF\[8\].RFW.BIT\[13\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 73140 165920 ) N ;
    - REGF\[8\].RFW.BIT\[14\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 77740 163200 ) FS ;
    - REGF\[8\].RFW.BIT\[14\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 77740 165920 ) N ;
    - REGF\[8\].RFW.BIT\[14\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 81880 165920 ) N ;
    - REGF\[8\].RFW.BIT\[15\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 86480 163200 ) FS ;
    - REGF\[8\].RFW.BIT\[15\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 86480 165920 ) N ;
    - REGF\[8\].RFW.BIT\[15\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 90620 165920 ) N ;
    - REGF\[8\].RFW.BIT\[16\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 106260 163200 ) FS ;
    - REGF\[8\].RFW.BIT\[16\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 94760 165920 ) N ;
    - REGF\[8\].RFW.BIT\[16\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 99360 165920 ) N ;
    - REGF\[8\].RFW.BIT\[17\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 113620 163200 ) FS ;
    - REGF\[8\].RFW.BIT\[17\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 113620 165920 ) N ;
    - REGF\[8\].RFW.BIT\[17\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 117760 165920 ) N ;
    - REGF\[8\].RFW.BIT\[18\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 121900 163200 ) FS ;
    - REGF\[8\].RFW.BIT\[18\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 121900 165920 ) N ;
    - REGF\[8\].RFW.BIT\[18\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 126500 165920 ) N ;
    - REGF\[8\].RFW.BIT\[19\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 130640 163200 ) FS ;
    - REGF\[8\].RFW.BIT\[19\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 130640 165920 ) N ;
    - REGF\[8\].RFW.BIT\[19\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 134780 165920 ) N ;
    - REGF\[8\].RFW.BIT\[1\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 33580 163200 ) FS ;
    - REGF\[8\].RFW.BIT\[1\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 33580 165920 ) N ;
    - REGF\[8\].RFW.BIT\[1\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 38180 165920 ) N ;
    - REGF\[8\].RFW.BIT\[20\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 149040 163200 ) FS ;
    - REGF\[8\].RFW.BIT\[20\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 149040 165920 ) N ;
    - REGF\[8\].RFW.BIT\[20\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 153180 165920 ) N ;
    - REGF\[8\].RFW.BIT\[21\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 157780 163200 ) FS ;
    - REGF\[8\].RFW.BIT\[21\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 157780 165920 ) N ;
    - REGF\[8\].RFW.BIT\[21\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 161920 165920 ) N ;
    - REGF\[8\].RFW.BIT\[22\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 166520 163200 ) FS ;
    - REGF\[8\].RFW.BIT\[22\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 166520 165920 ) N ;
    - REGF\[8\].RFW.BIT\[22\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 170660 165920 ) N ;
    - REGF\[8\].RFW.BIT\[23\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 188600 163200 ) FS ;
    - REGF\[8\].RFW.BIT\[23\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 174800 165920 ) N ;
    - REGF\[8\].RFW.BIT\[23\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 179400 165920 ) N ;
    - REGF\[8\].RFW.BIT\[24\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 195960 163200 ) FS ;
    - REGF\[8\].RFW.BIT\[24\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 196420 165920 ) N ;
    - REGF\[8\].RFW.BIT\[24\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 200560 165920 ) N ;
    - REGF\[8\].RFW.BIT\[25\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 204700 163200 ) FS ;
    - REGF\[8\].RFW.BIT\[25\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 204700 165920 ) N ;
    - REGF\[8\].RFW.BIT\[25\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 209300 165920 ) N ;
    - REGF\[8\].RFW.BIT\[26\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 213440 163200 ) FS ;
    - REGF\[8\].RFW.BIT\[26\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 213440 165920 ) N ;
    - REGF\[8\].RFW.BIT\[26\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 217580 165920 ) N ;
    - REGF\[8\].RFW.BIT\[27\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 221720 163200 ) FS ;
    - REGF\[8\].RFW.BIT\[27\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 222180 165920 ) N ;
    - REGF\[8\].RFW.BIT\[27\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 226320 165920 ) N ;
    - REGF\[8\].RFW.BIT\[28\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 231840 163200 ) FS ;
    - REGF\[8\].RFW.BIT\[28\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 231840 165920 ) N ;
    - REGF\[8\].RFW.BIT\[28\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 235980 165920 ) N ;
    - REGF\[8\].RFW.BIT\[29\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 240120 163200 ) FS ;
    - REGF\[8\].RFW.BIT\[29\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 240120 165920 ) N ;
    - REGF\[8\].RFW.BIT\[29\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 244720 165920 ) N ;
    - REGF\[8\].RFW.BIT\[2\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 139380 163200 ) FS ;
    - REGF\[8\].RFW.BIT\[2\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 139380 165920 ) N ;
    - REGF\[8\].RFW.BIT\[2\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 143520 165920 ) N ;
    - REGF\[8\].RFW.BIT\[30\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 269100 163200 ) FS ;
    - REGF\[8\].RFW.BIT\[30\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 257600 165920 ) N ;
    - REGF\[8\].RFW.BIT\[30\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 261740 165920 ) N ;
    - REGF\[8\].RFW.BIT\[31\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 276460 163200 ) FS ;
    - REGF\[8\].RFW.BIT\[31\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 276460 165920 ) N ;
    - REGF\[8\].RFW.BIT\[31\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 281060 165920 ) N ;
    - REGF\[8\].RFW.BIT\[3\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 248860 163200 ) FS ;
    - REGF\[8\].RFW.BIT\[3\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 248860 165920 ) N ;
    - REGF\[8\].RFW.BIT\[3\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 253000 165920 ) N ;
    - REGF\[8\].RFW.BIT\[4\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 285200 163200 ) FS ;
    - REGF\[8\].RFW.BIT\[4\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 285200 165920 ) N ;
    - REGF\[8\].RFW.BIT\[4\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 289340 165920 ) N ;
    - REGF\[8\].RFW.BIT\[5\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 293480 163200 ) FS ;
    - REGF\[8\].RFW.BIT\[5\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 293940 165920 ) N ;
    - REGF\[8\].RFW.BIT\[5\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 298080 165920 ) N ;
    - REGF\[8\].RFW.BIT\[6\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 302220 163200 ) FS ;
    - REGF\[8\].RFW.BIT\[6\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 302220 165920 ) N ;
    - REGF\[8\].RFW.BIT\[6\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 306820 165920 ) N ;
    - REGF\[8\].RFW.BIT\[7\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 311880 163200 ) FS ;
    - REGF\[8\].RFW.BIT\[7\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 311880 165920 ) N ;
    - REGF\[8\].RFW.BIT\[7\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 316020 165920 ) N ;
    - REGF\[8\].RFW.BIT\[8\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 320620 163200 ) FS ;
    - REGF\[8\].RFW.BIT\[8\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 320620 165920 ) N ;
    - REGF\[8\].RFW.BIT\[8\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 324760 165920 ) N ;
    - REGF\[8\].RFW.BIT\[9\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 329360 163200 ) FS ;
    - REGF\[8\].RFW.BIT\[9\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 329360 165920 ) N ;
    - REGF\[8\].RFW.BIT\[9\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 333500 165920 ) N ;
    - REGF\[8\].RFW.CGAND sky130_fd_sc_hd__and2_1 + PLACED ( 185840 163200 ) FS ;
    - REGF\[8\].RFW.CG\[0\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 19320 163200 ) FS ;
    - REGF\[8\].RFW.CG\[1\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 99360 163200 ) FS ;
    - REGF\[8\].RFW.CG\[2\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 179400 163200 ) FS ;
    - REGF\[8\].RFW.CG\[3\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 262200 163200 ) FS ;
    - REGF\[8\].RFW.INV1\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 14720 163200 ) FS ;
    - REGF\[8\].RFW.INV1\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 94760 163200 ) FS ;
    - REGF\[8\].RFW.INV1\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 174800 163200 ) FS ;
    - REGF\[8\].RFW.INV1\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 257600 163200 ) FS ;
    - REGF\[8\].RFW.INV2\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 17020 163200 ) FS ;
    - REGF\[8\].RFW.INV2\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 97060 163200 ) FS ;
    - REGF\[8\].RFW.INV2\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 177100 163200 ) FS ;
    - REGF\[8\].RFW.INV2\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 259900 163200 ) FS ;
    - REGF\[9\].RFW.BIT\[0\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 26220 168640 ) FS ;
    - REGF\[9\].RFW.BIT\[0\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 2760 171360 ) N ;
    - REGF\[9\].RFW.BIT\[0\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 6900 171360 ) N ;
    - REGF\[9\].RFW.BIT\[10\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 42320 168640 ) FS ;
    - REGF\[9\].RFW.BIT\[10\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 42320 171360 ) N ;
    - REGF\[9\].RFW.BIT\[10\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 46460 171360 ) N ;
    - REGF\[9\].RFW.BIT\[11\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 50600 168640 ) FS ;
    - REGF\[9\].RFW.BIT\[11\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 51060 171360 ) N ;
    - REGF\[9\].RFW.BIT\[11\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 55200 171360 ) N ;
    - REGF\[9\].RFW.BIT\[12\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 59340 168640 ) FS ;
    - REGF\[9\].RFW.BIT\[12\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 59340 171360 ) N ;
    - REGF\[9\].RFW.BIT\[12\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 63940 171360 ) N ;
    - REGF\[9\].RFW.BIT\[13\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 69000 168640 ) FS ;
    - REGF\[9\].RFW.BIT\[13\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 69000 171360 ) N ;
    - REGF\[9\].RFW.BIT\[13\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 73140 171360 ) N ;
    - REGF\[9\].RFW.BIT\[14\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 77740 168640 ) FS ;
    - REGF\[9\].RFW.BIT\[14\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 77740 171360 ) N ;
    - REGF\[9\].RFW.BIT\[14\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 81880 171360 ) N ;
    - REGF\[9\].RFW.BIT\[15\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 86480 168640 ) FS ;
    - REGF\[9\].RFW.BIT\[15\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 86480 171360 ) N ;
    - REGF\[9\].RFW.BIT\[15\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 90620 171360 ) N ;
    - REGF\[9\].RFW.BIT\[16\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 106260 168640 ) FS ;
    - REGF\[9\].RFW.BIT\[16\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 94760 171360 ) N ;
    - REGF\[9\].RFW.BIT\[16\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 99360 171360 ) N ;
    - REGF\[9\].RFW.BIT\[17\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 113620 168640 ) FS ;
    - REGF\[9\].RFW.BIT\[17\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 113620 171360 ) N ;
    - REGF\[9\].RFW.BIT\[17\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 117760 171360 ) N ;
    - REGF\[9\].RFW.BIT\[18\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 121900 168640 ) FS ;
    - REGF\[9\].RFW.BIT\[18\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 121900 171360 ) N ;
    - REGF\[9\].RFW.BIT\[18\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 126500 171360 ) N ;
    - REGF\[9\].RFW.BIT\[19\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 130640 168640 ) FS ;
    - REGF\[9\].RFW.BIT\[19\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 130640 171360 ) N ;
    - REGF\[9\].RFW.BIT\[19\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 134780 171360 ) N ;
    - REGF\[9\].RFW.BIT\[1\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 33580 168640 ) FS ;
    - REGF\[9\].RFW.BIT\[1\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 33580 171360 ) N ;
    - REGF\[9\].RFW.BIT\[1\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 38180 171360 ) N ;
    - REGF\[9\].RFW.BIT\[20\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 149040 168640 ) FS ;
    - REGF\[9\].RFW.BIT\[20\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 149040 171360 ) N ;
    - REGF\[9\].RFW.BIT\[20\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 153180 171360 ) N ;
    - REGF\[9\].RFW.BIT\[21\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 157780 168640 ) FS ;
    - REGF\[9\].RFW.BIT\[21\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 157780 171360 ) N ;
    - REGF\[9\].RFW.BIT\[21\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 161920 171360 ) N ;
    - REGF\[9\].RFW.BIT\[22\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 166520 168640 ) FS ;
    - REGF\[9\].RFW.BIT\[22\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 166520 171360 ) N ;
    - REGF\[9\].RFW.BIT\[22\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 170660 171360 ) N ;
    - REGF\[9\].RFW.BIT\[23\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 188600 168640 ) FS ;
    - REGF\[9\].RFW.BIT\[23\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 174800 171360 ) N ;
    - REGF\[9\].RFW.BIT\[23\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 179400 171360 ) N ;
    - REGF\[9\].RFW.BIT\[24\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 195960 168640 ) FS ;
    - REGF\[9\].RFW.BIT\[24\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 196420 171360 ) N ;
    - REGF\[9\].RFW.BIT\[24\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 200560 171360 ) N ;
    - REGF\[9\].RFW.BIT\[25\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 204700 168640 ) FS ;
    - REGF\[9\].RFW.BIT\[25\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 204700 171360 ) N ;
    - REGF\[9\].RFW.BIT\[25\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 209300 171360 ) N ;
    - REGF\[9\].RFW.BIT\[26\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 213440 168640 ) FS ;
    - REGF\[9\].RFW.BIT\[26\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 213440 171360 ) N ;
    - REGF\[9\].RFW.BIT\[26\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 217580 171360 ) N ;
    - REGF\[9\].RFW.BIT\[27\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 221720 168640 ) FS ;
    - REGF\[9\].RFW.BIT\[27\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 222180 171360 ) N ;
    - REGF\[9\].RFW.BIT\[27\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 226320 171360 ) N ;
    - REGF\[9\].RFW.BIT\[28\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 231840 168640 ) FS ;
    - REGF\[9\].RFW.BIT\[28\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 231840 171360 ) N ;
    - REGF\[9\].RFW.BIT\[28\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 235980 171360 ) N ;
    - REGF\[9\].RFW.BIT\[29\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 240120 168640 ) FS ;
    - REGF\[9\].RFW.BIT\[29\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 240120 171360 ) N ;
    - REGF\[9\].RFW.BIT\[29\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 244720 171360 ) N ;
    - REGF\[9\].RFW.BIT\[2\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 139380 168640 ) FS ;
    - REGF\[9\].RFW.BIT\[2\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 139380 171360 ) N ;
    - REGF\[9\].RFW.BIT\[2\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 143520 171360 ) N ;
    - REGF\[9\].RFW.BIT\[30\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 269100 168640 ) FS ;
    - REGF\[9\].RFW.BIT\[30\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 257600 171360 ) N ;
    - REGF\[9\].RFW.BIT\[30\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 261740 171360 ) N ;
    - REGF\[9\].RFW.BIT\[31\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 276460 168640 ) FS ;
    - REGF\[9\].RFW.BIT\[31\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 276460 171360 ) N ;
    - REGF\[9\].RFW.BIT\[31\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 281060 171360 ) N ;
    - REGF\[9\].RFW.BIT\[3\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 248860 168640 ) FS ;
    - REGF\[9\].RFW.BIT\[3\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 248860 171360 ) N ;
    - REGF\[9\].RFW.BIT\[3\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 253000 171360 ) N ;
    - REGF\[9\].RFW.BIT\[4\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 285200 168640 ) FS ;
    - REGF\[9\].RFW.BIT\[4\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 285200 171360 ) N ;
    - REGF\[9\].RFW.BIT\[4\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 289340 171360 ) N ;
    - REGF\[9\].RFW.BIT\[5\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 293480 168640 ) FS ;
    - REGF\[9\].RFW.BIT\[5\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 293940 171360 ) N ;
    - REGF\[9\].RFW.BIT\[5\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 298080 171360 ) N ;
    - REGF\[9\].RFW.BIT\[6\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 302220 168640 ) FS ;
    - REGF\[9\].RFW.BIT\[6\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 302220 171360 ) N ;
    - REGF\[9\].RFW.BIT\[6\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 306820 171360 ) N ;
    - REGF\[9\].RFW.BIT\[7\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 311880 168640 ) FS ;
    - REGF\[9\].RFW.BIT\[7\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 311880 171360 ) N ;
    - REGF\[9\].RFW.BIT\[7\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 316020 171360 ) N ;
    - REGF\[9\].RFW.BIT\[8\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 320620 168640 ) FS ;
    - REGF\[9\].RFW.BIT\[8\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 320620 171360 ) N ;
    - REGF\[9\].RFW.BIT\[8\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 324760 171360 ) N ;
    - REGF\[9\].RFW.BIT\[9\].FF sky130_fd_sc_hd__dfxtp_1 + PLACED ( 329360 168640 ) FS ;
    - REGF\[9\].RFW.BIT\[9\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 329360 171360 ) N ;
    - REGF\[9\].RFW.BIT\[9\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 333500 171360 ) N ;
    - REGF\[9\].RFW.CGAND sky130_fd_sc_hd__and2_1 + PLACED ( 185840 168640 ) FS ;
    - REGF\[9\].RFW.CG\[0\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 19320 168640 ) FS ;
    - REGF\[9\].RFW.CG\[1\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 99360 168640 ) FS ;
    - REGF\[9\].RFW.CG\[2\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 179400 168640 ) FS ;
    - REGF\[9\].RFW.CG\[3\] sky130_fd_sc_hd__dlclkp_1 + PLACED ( 262200 168640 ) FS ;
    - REGF\[9\].RFW.INV1\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 14720 168640 ) FS ;
    - REGF\[9\].RFW.INV1\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 94760 168640 ) FS ;
    - REGF\[9\].RFW.INV1\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 174800 168640 ) FS ;
    - REGF\[9\].RFW.INV1\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 257600 168640 ) FS ;
    - REGF\[9\].RFW.INV2\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 17020 168640 ) FS ;
    - REGF\[9\].RFW.INV2\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 97060 168640 ) FS ;
    - REGF\[9\].RFW.INV2\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 177100 168640 ) FS ;
    - REGF\[9\].RFW.INV2\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 259900 168640 ) FS ;
    - fill_0_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 11500 2720 ) N ;
    - fill_0_1 sky130_fd_sc_hd__decap_6 + PLACED ( 11960 2720 ) N ;
    - fill_0_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 204240 2720 ) N ;
    - fill_0_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 212980 2720 ) N ;
    - fill_0_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 272320 2720 ) N ;
    - fill_0_13 sky130_fd_sc_hd__decap_8 + PLACED ( 272780 2720 ) N ;
    - fill_0_14 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 284740 2720 ) N ;
    - fill_0_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 29440 2720 ) N ;
    - fill_0_3 sky130_fd_sc_hd__decap_8 + PLACED ( 29900 2720 ) N ;
    - fill_0_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 41860 2720 ) N ;
    - fill_0_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 109480 2720 ) N ;
    - fill_0_6 sky130_fd_sc_hd__decap_8 + PLACED ( 109940 2720 ) N ;
    - fill_0_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 189520 2720 ) N ;
    - fill_0_8 sky130_fd_sc_hd__decap_12 + PLACED ( 189980 2720 ) N ;
    - fill_0_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 195500 2720 ) N ;
    - fill_10_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 9200 29920 ) N ;
    - fill_10_1 sky130_fd_sc_hd__decap_8 + PLACED ( 9660 29920 ) N ;
    - fill_10_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 86020 29920 ) N ;
    - fill_10_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 103500 29920 ) N ;
    - fill_10_12 sky130_fd_sc_hd__decap_12 + PLACED ( 103960 29920 ) N ;
    - fill_10_13 sky130_fd_sc_hd__decap_8 + PLACED ( 109480 29920 ) N ;
    - fill_10_14 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 113160 29920 ) N ;
    - fill_10_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138920 29920 ) N ;
    - fill_10_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 147660 29920 ) N ;
    - fill_10_17 sky130_fd_sc_hd__fill_2 + PLACED ( 148120 29920 ) N ;
    - fill_10_18 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 157320 29920 ) N ;
    - fill_10_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 166060 29920 ) N ;
    - fill_10_2 sky130_fd_sc_hd__decap_3 + PLACED ( 13340 29920 ) N ;
    - fill_10_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 183540 29920 ) N ;
    - fill_10_21 sky130_fd_sc_hd__decap_12 + PLACED ( 184000 29920 ) N ;
    - fill_10_22 sky130_fd_sc_hd__decap_12 + PLACED ( 189520 29920 ) N ;
    - fill_10_23 sky130_fd_sc_hd__fill_2 + PLACED ( 195040 29920 ) N ;
    - fill_10_24 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 230460 29920 ) N ;
    - fill_10_25 sky130_fd_sc_hd__fill_2 + PLACED ( 230920 29920 ) N ;
    - fill_10_26 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 257140 29920 ) N ;
    - fill_10_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 265880 29920 ) N ;
    - fill_10_28 sky130_fd_sc_hd__decap_12 + PLACED ( 266340 29920 ) N ;
    - fill_10_29 sky130_fd_sc_hd__decap_8 + PLACED ( 271860 29920 ) N ;
    - fill_10_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 23000 29920 ) N ;
    - fill_10_30 sky130_fd_sc_hd__fill_2 + PLACED ( 275540 29920 ) N ;
    - fill_10_31 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 310960 29920 ) N ;
    - fill_10_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 311420 29920 ) N ;
    - fill_10_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 320160 29920 ) N ;
    - fill_10_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 328900 29920 ) N ;
    - fill_10_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 350980 29920 ) N ;
    - fill_10_36 sky130_fd_sc_hd__decap_8 + PLACED ( 351440 29920 ) N ;
    - fill_10_37 sky130_fd_sc_hd__fill_2 + PLACED ( 355120 29920 ) N ;
    - fill_10_4 sky130_fd_sc_hd__decap_12 + PLACED ( 23460 29920 ) N ;
    - fill_10_5 sky130_fd_sc_hd__decap_8 + PLACED ( 28980 29920 ) N ;
    - fill_10_6 sky130_fd_sc_hd__fill_2 + PLACED ( 32660 29920 ) N ;
    - fill_10_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68080 29920 ) N ;
    - fill_10_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68540 29920 ) N ;
    - fill_10_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 77280 29920 ) N ;
    - fill_11_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 9200 32640 ) FS ;
    - fill_11_1 sky130_fd_sc_hd__decap_8 + PLACED ( 9660 32640 ) FS ;
    - fill_11_10 sky130_fd_sc_hd__decap_4 + PLACED ( 67160 32640 ) FS ;
    - fill_11_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 76360 32640 ) FS ;
    - fill_11_12 sky130_fd_sc_hd__fill_2 + PLACED ( 76820 32640 ) FS ;
    - fill_11_13 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 85100 32640 ) FS ;
    - fill_11_14 sky130_fd_sc_hd__fill_2 + PLACED ( 85560 32640 ) FS ;
    - fill_11_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 93840 32640 ) FS ;
    - fill_11_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 94300 32640 ) FS ;
    - fill_11_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 120980 32640 ) FS ;
    - fill_11_18 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 121440 32640 ) FS ;
    - fill_11_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 129260 32640 ) FS ;
    - fill_11_2 sky130_fd_sc_hd__decap_3 + PLACED ( 13340 32640 ) FS ;
    - fill_11_20 sky130_fd_sc_hd__fill_2 + PLACED ( 129720 32640 ) FS ;
    - fill_11_21 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138000 32640 ) FS ;
    - fill_11_22 sky130_fd_sc_hd__fill_2 + PLACED ( 138460 32640 ) FS ;
    - fill_11_23 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 146740 32640 ) FS ;
    - fill_11_24 sky130_fd_sc_hd__decap_4 + PLACED ( 147200 32640 ) FS ;
    - fill_11_25 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 156400 32640 ) FS ;
    - fill_11_26 sky130_fd_sc_hd__fill_2 + PLACED ( 156860 32640 ) FS ;
    - fill_11_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 165140 32640 ) FS ;
    - fill_11_28 sky130_fd_sc_hd__fill_2 + PLACED ( 165600 32640 ) FS ;
    - fill_11_29 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 173880 32640 ) FS ;
    - fill_11_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 41400 32640 ) FS ;
    - fill_11_30 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 174340 32640 ) FS ;
    - fill_11_31 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 203320 32640 ) FS ;
    - fill_11_32 sky130_fd_sc_hd__fill_2 + PLACED ( 203780 32640 ) FS ;
    - fill_11_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 212060 32640 ) FS ;
    - fill_11_34 sky130_fd_sc_hd__fill_2 + PLACED ( 212520 32640 ) FS ;
    - fill_11_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 220800 32640 ) FS ;
    - fill_11_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221260 32640 ) FS ;
    - fill_11_37 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 229080 32640 ) FS ;
    - fill_11_38 sky130_fd_sc_hd__decap_4 + PLACED ( 229540 32640 ) FS ;
    - fill_11_39 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 231380 32640 ) FS ;
    - fill_11_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 41860 32640 ) FS ;
    - fill_11_40 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239200 32640 ) FS ;
    - fill_11_41 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239660 32640 ) FS ;
    - fill_11_42 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 247480 32640 ) FS ;
    - fill_11_43 sky130_fd_sc_hd__fill_2 + PLACED ( 247940 32640 ) FS ;
    - fill_11_44 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 256220 32640 ) FS ;
    - fill_11_45 sky130_fd_sc_hd__fill_2 + PLACED ( 256680 32640 ) FS ;
    - fill_11_46 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 283820 32640 ) FS ;
    - fill_11_47 sky130_fd_sc_hd__fill_2 + PLACED ( 284280 32640 ) FS ;
    - fill_11_48 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 292560 32640 ) FS ;
    - fill_11_49 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293020 32640 ) FS ;
    - fill_11_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 49680 32640 ) FS ;
    - fill_11_50 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 300840 32640 ) FS ;
    - fill_11_51 sky130_fd_sc_hd__fill_2 + PLACED ( 301300 32640 ) FS ;
    - fill_11_52 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 309580 32640 ) FS ;
    - fill_11_53 sky130_fd_sc_hd__decap_4 + PLACED ( 310040 32640 ) FS ;
    - fill_11_54 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 319240 32640 ) FS ;
    - fill_11_55 sky130_fd_sc_hd__fill_2 + PLACED ( 319700 32640 ) FS ;
    - fill_11_56 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 327980 32640 ) FS ;
    - fill_11_57 sky130_fd_sc_hd__fill_2 + PLACED ( 328440 32640 ) FS ;
    - fill_11_58 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 336720 32640 ) FS ;
    - fill_11_59 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337180 32640 ) FS ;
    - fill_11_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50140 32640 ) FS ;
    - fill_11_60 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 349600 32640 ) FS ;
    - fill_11_61 sky130_fd_sc_hd__decap_12 + PLACED ( 350060 32640 ) FS ;
    - fill_11_62 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 355580 32640 ) FS ;
    - fill_11_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 57960 32640 ) FS ;
    - fill_11_8 sky130_fd_sc_hd__fill_2 + PLACED ( 58420 32640 ) FS ;
    - fill_11_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 66700 32640 ) FS ;
    - fill_12_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 7360 35360 ) N ;
    - fill_12_1 sky130_fd_sc_hd__decap_12 + PLACED ( 7820 35360 ) N ;
    - fill_12_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 77280 35360 ) N ;
    - fill_12_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 86020 35360 ) N ;
    - fill_12_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 103500 35360 ) N ;
    - fill_12_13 sky130_fd_sc_hd__decap_12 + PLACED ( 103960 35360 ) N ;
    - fill_12_14 sky130_fd_sc_hd__decap_8 + PLACED ( 109480 35360 ) N ;
    - fill_12_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 113160 35360 ) N ;
    - fill_12_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138920 35360 ) N ;
    - fill_12_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 147660 35360 ) N ;
    - fill_12_18 sky130_fd_sc_hd__fill_2 + PLACED ( 148120 35360 ) N ;
    - fill_12_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 157320 35360 ) N ;
    - fill_12_2 sky130_fd_sc_hd__decap_3 + PLACED ( 13340 35360 ) N ;
    - fill_12_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 166060 35360 ) N ;
    - fill_12_21 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 183540 35360 ) N ;
    - fill_12_22 sky130_fd_sc_hd__decap_12 + PLACED ( 184000 35360 ) N ;
    - fill_12_23 sky130_fd_sc_hd__decap_12 + PLACED ( 189520 35360 ) N ;
    - fill_12_24 sky130_fd_sc_hd__fill_2 + PLACED ( 195040 35360 ) N ;
    - fill_12_25 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 230460 35360 ) N ;
    - fill_12_26 sky130_fd_sc_hd__fill_2 + PLACED ( 230920 35360 ) N ;
    - fill_12_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 257140 35360 ) N ;
    - fill_12_28 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 265880 35360 ) N ;
    - fill_12_29 sky130_fd_sc_hd__decap_12 + PLACED ( 266340 35360 ) N ;
    - fill_12_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 23460 35360 ) N ;
    - fill_12_30 sky130_fd_sc_hd__decap_8 + PLACED ( 271860 35360 ) N ;
    - fill_12_31 sky130_fd_sc_hd__fill_2 + PLACED ( 275540 35360 ) N ;
    - fill_12_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 310960 35360 ) N ;
    - fill_12_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 311420 35360 ) N ;
    - fill_12_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 320160 35360 ) N ;
    - fill_12_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 328900 35360 ) N ;
    - fill_12_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 347300 35360 ) N ;
    - fill_12_37 sky130_fd_sc_hd__decap_12 + PLACED ( 347760 35360 ) N ;
    - fill_12_38 sky130_fd_sc_hd__decap_6 + PLACED ( 353280 35360 ) N ;
    - fill_12_4 sky130_fd_sc_hd__decap_12 + PLACED ( 23920 35360 ) N ;
    - fill_12_5 sky130_fd_sc_hd__decap_8 + PLACED ( 29440 35360 ) N ;
    - fill_12_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 33120 35360 ) N ;
    - fill_12_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 41860 35360 ) N ;
    - fill_12_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 67620 35360 ) N ;
    - fill_12_9 sky130_fd_sc_hd__fill_2 + PLACED ( 68080 35360 ) N ;
    - fill_13_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 7360 38080 ) FS ;
    - fill_13_1 sky130_fd_sc_hd__decap_12 + PLACED ( 7820 38080 ) FS ;
    - fill_13_10 sky130_fd_sc_hd__decap_4 + PLACED ( 67160 38080 ) FS ;
    - fill_13_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 76360 38080 ) FS ;
    - fill_13_12 sky130_fd_sc_hd__fill_2 + PLACED ( 76820 38080 ) FS ;
    - fill_13_13 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 85100 38080 ) FS ;
    - fill_13_14 sky130_fd_sc_hd__fill_2 + PLACED ( 85560 38080 ) FS ;
    - fill_13_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 93840 38080 ) FS ;
    - fill_13_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 94300 38080 ) FS ;
    - fill_13_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 120980 38080 ) FS ;
    - fill_13_18 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 121440 38080 ) FS ;
    - fill_13_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 129260 38080 ) FS ;
    - fill_13_2 sky130_fd_sc_hd__decap_3 + PLACED ( 13340 38080 ) FS ;
    - fill_13_20 sky130_fd_sc_hd__fill_2 + PLACED ( 129720 38080 ) FS ;
    - fill_13_21 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138000 38080 ) FS ;
    - fill_13_22 sky130_fd_sc_hd__fill_2 + PLACED ( 138460 38080 ) FS ;
    - fill_13_23 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 146740 38080 ) FS ;
    - fill_13_24 sky130_fd_sc_hd__decap_4 + PLACED ( 147200 38080 ) FS ;
    - fill_13_25 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 156400 38080 ) FS ;
    - fill_13_26 sky130_fd_sc_hd__fill_2 + PLACED ( 156860 38080 ) FS ;
    - fill_13_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 165140 38080 ) FS ;
    - fill_13_28 sky130_fd_sc_hd__fill_2 + PLACED ( 165600 38080 ) FS ;
    - fill_13_29 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 173880 38080 ) FS ;
    - fill_13_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 41400 38080 ) FS ;
    - fill_13_30 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 174340 38080 ) FS ;
    - fill_13_31 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 203320 38080 ) FS ;
    - fill_13_32 sky130_fd_sc_hd__fill_2 + PLACED ( 203780 38080 ) FS ;
    - fill_13_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 212060 38080 ) FS ;
    - fill_13_34 sky130_fd_sc_hd__fill_2 + PLACED ( 212520 38080 ) FS ;
    - fill_13_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 220800 38080 ) FS ;
    - fill_13_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221260 38080 ) FS ;
    - fill_13_37 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 229080 38080 ) FS ;
    - fill_13_38 sky130_fd_sc_hd__decap_4 + PLACED ( 229540 38080 ) FS ;
    - fill_13_39 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 231380 38080 ) FS ;
    - fill_13_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 41860 38080 ) FS ;
    - fill_13_40 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239200 38080 ) FS ;
    - fill_13_41 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239660 38080 ) FS ;
    - fill_13_42 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 247480 38080 ) FS ;
    - fill_13_43 sky130_fd_sc_hd__fill_2 + PLACED ( 247940 38080 ) FS ;
    - fill_13_44 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 256220 38080 ) FS ;
    - fill_13_45 sky130_fd_sc_hd__fill_2 + PLACED ( 256680 38080 ) FS ;
    - fill_13_46 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 283820 38080 ) FS ;
    - fill_13_47 sky130_fd_sc_hd__fill_2 + PLACED ( 284280 38080 ) FS ;
    - fill_13_48 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 292560 38080 ) FS ;
    - fill_13_49 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293020 38080 ) FS ;
    - fill_13_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 49680 38080 ) FS ;
    - fill_13_50 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 300840 38080 ) FS ;
    - fill_13_51 sky130_fd_sc_hd__fill_2 + PLACED ( 301300 38080 ) FS ;
    - fill_13_52 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 309580 38080 ) FS ;
    - fill_13_53 sky130_fd_sc_hd__decap_4 + PLACED ( 310040 38080 ) FS ;
    - fill_13_54 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 319240 38080 ) FS ;
    - fill_13_55 sky130_fd_sc_hd__fill_2 + PLACED ( 319700 38080 ) FS ;
    - fill_13_56 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 327980 38080 ) FS ;
    - fill_13_57 sky130_fd_sc_hd__fill_2 + PLACED ( 328440 38080 ) FS ;
    - fill_13_58 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 336720 38080 ) FS ;
    - fill_13_59 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337180 38080 ) FS ;
    - fill_13_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50140 38080 ) FS ;
    - fill_13_60 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 345920 38080 ) FS ;
    - fill_13_61 sky130_fd_sc_hd__decap_12 + PLACED ( 346380 38080 ) FS ;
    - fill_13_62 sky130_fd_sc_hd__decap_8 + PLACED ( 351900 38080 ) FS ;
    - fill_13_63 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 355580 38080 ) FS ;
    - fill_13_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 57960 38080 ) FS ;
    - fill_13_8 sky130_fd_sc_hd__fill_2 + PLACED ( 58420 38080 ) FS ;
    - fill_13_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 66700 38080 ) FS ;
    - fill_14_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 13800 40800 ) N ;
    - fill_14_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 14260 40800 ) N ;
    - fill_14_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 103500 40800 ) N ;
    - fill_14_11 sky130_fd_sc_hd__decap_12 + PLACED ( 103960 40800 ) N ;
    - fill_14_12 sky130_fd_sc_hd__decap_8 + PLACED ( 109480 40800 ) N ;
    - fill_14_13 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 113160 40800 ) N ;
    - fill_14_14 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138920 40800 ) N ;
    - fill_14_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 147660 40800 ) N ;
    - fill_14_16 sky130_fd_sc_hd__fill_2 + PLACED ( 148120 40800 ) N ;
    - fill_14_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 157320 40800 ) N ;
    - fill_14_18 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 166060 40800 ) N ;
    - fill_14_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 183540 40800 ) N ;
    - fill_14_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 23000 40800 ) N ;
    - fill_14_20 sky130_fd_sc_hd__decap_12 + PLACED ( 184000 40800 ) N ;
    - fill_14_21 sky130_fd_sc_hd__decap_12 + PLACED ( 189520 40800 ) N ;
    - fill_14_22 sky130_fd_sc_hd__fill_2 + PLACED ( 195040 40800 ) N ;
    - fill_14_23 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 230460 40800 ) N ;
    - fill_14_24 sky130_fd_sc_hd__fill_2 + PLACED ( 230920 40800 ) N ;
    - fill_14_25 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 257140 40800 ) N ;
    - fill_14_26 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 265880 40800 ) N ;
    - fill_14_27 sky130_fd_sc_hd__decap_12 + PLACED ( 266340 40800 ) N ;
    - fill_14_28 sky130_fd_sc_hd__decap_8 + PLACED ( 271860 40800 ) N ;
    - fill_14_29 sky130_fd_sc_hd__fill_2 + PLACED ( 275540 40800 ) N ;
    - fill_14_3 sky130_fd_sc_hd__decap_12 + PLACED ( 23460 40800 ) N ;
    - fill_14_30 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 310960 40800 ) N ;
    - fill_14_31 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 311420 40800 ) N ;
    - fill_14_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 320160 40800 ) N ;
    - fill_14_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 328900 40800 ) N ;
    - fill_14_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 346380 40800 ) N ;
    - fill_14_35 sky130_fd_sc_hd__decap_12 + PLACED ( 346840 40800 ) N ;
    - fill_14_36 sky130_fd_sc_hd__decap_8 + PLACED ( 352360 40800 ) N ;
    - fill_14_4 sky130_fd_sc_hd__decap_8 + PLACED ( 28980 40800 ) N ;
    - fill_14_5 sky130_fd_sc_hd__fill_2 + PLACED ( 32660 40800 ) N ;
    - fill_14_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68080 40800 ) N ;
    - fill_14_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68540 40800 ) N ;
    - fill_14_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 77280 40800 ) N ;
    - fill_14_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 86020 40800 ) N ;
    - fill_15_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 11500 43520 ) FS ;
    - fill_15_1 sky130_fd_sc_hd__decap_6 + PLACED ( 11960 43520 ) FS ;
    - fill_15_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 76360 43520 ) FS ;
    - fill_15_11 sky130_fd_sc_hd__fill_2 + PLACED ( 76820 43520 ) FS ;
    - fill_15_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 85100 43520 ) FS ;
    - fill_15_13 sky130_fd_sc_hd__fill_2 + PLACED ( 85560 43520 ) FS ;
    - fill_15_14 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 93840 43520 ) FS ;
    - fill_15_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 94300 43520 ) FS ;
    - fill_15_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 120980 43520 ) FS ;
    - fill_15_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 121440 43520 ) FS ;
    - fill_15_18 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 129260 43520 ) FS ;
    - fill_15_19 sky130_fd_sc_hd__fill_2 + PLACED ( 129720 43520 ) FS ;
    - fill_15_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 40940 43520 ) FS ;
    - fill_15_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138000 43520 ) FS ;
    - fill_15_21 sky130_fd_sc_hd__fill_2 + PLACED ( 138460 43520 ) FS ;
    - fill_15_22 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 146740 43520 ) FS ;
    - fill_15_23 sky130_fd_sc_hd__decap_4 + PLACED ( 147200 43520 ) FS ;
    - fill_15_24 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 156400 43520 ) FS ;
    - fill_15_25 sky130_fd_sc_hd__fill_2 + PLACED ( 156860 43520 ) FS ;
    - fill_15_26 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 165140 43520 ) FS ;
    - fill_15_27 sky130_fd_sc_hd__fill_2 + PLACED ( 165600 43520 ) FS ;
    - fill_15_28 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 173880 43520 ) FS ;
    - fill_15_29 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 174340 43520 ) FS ;
    - fill_15_3 sky130_fd_sc_hd__fill_2 + PLACED ( 41400 43520 ) FS ;
    - fill_15_30 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 203320 43520 ) FS ;
    - fill_15_31 sky130_fd_sc_hd__fill_2 + PLACED ( 203780 43520 ) FS ;
    - fill_15_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 212060 43520 ) FS ;
    - fill_15_33 sky130_fd_sc_hd__fill_2 + PLACED ( 212520 43520 ) FS ;
    - fill_15_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 220800 43520 ) FS ;
    - fill_15_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221260 43520 ) FS ;
    - fill_15_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 229080 43520 ) FS ;
    - fill_15_37 sky130_fd_sc_hd__decap_4 + PLACED ( 229540 43520 ) FS ;
    - fill_15_38 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 231380 43520 ) FS ;
    - fill_15_39 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239200 43520 ) FS ;
    - fill_15_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 49680 43520 ) FS ;
    - fill_15_40 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239660 43520 ) FS ;
    - fill_15_41 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 247480 43520 ) FS ;
    - fill_15_42 sky130_fd_sc_hd__fill_2 + PLACED ( 247940 43520 ) FS ;
    - fill_15_43 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 256220 43520 ) FS ;
    - fill_15_44 sky130_fd_sc_hd__fill_2 + PLACED ( 256680 43520 ) FS ;
    - fill_15_45 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 283820 43520 ) FS ;
    - fill_15_46 sky130_fd_sc_hd__fill_2 + PLACED ( 284280 43520 ) FS ;
    - fill_15_47 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 292560 43520 ) FS ;
    - fill_15_48 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293020 43520 ) FS ;
    - fill_15_49 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 300840 43520 ) FS ;
    - fill_15_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50140 43520 ) FS ;
    - fill_15_50 sky130_fd_sc_hd__fill_2 + PLACED ( 301300 43520 ) FS ;
    - fill_15_51 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 309580 43520 ) FS ;
    - fill_15_52 sky130_fd_sc_hd__decap_4 + PLACED ( 310040 43520 ) FS ;
    - fill_15_53 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 319240 43520 ) FS ;
    - fill_15_54 sky130_fd_sc_hd__fill_2 + PLACED ( 319700 43520 ) FS ;
    - fill_15_55 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 327980 43520 ) FS ;
    - fill_15_56 sky130_fd_sc_hd__fill_2 + PLACED ( 328440 43520 ) FS ;
    - fill_15_57 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 336720 43520 ) FS ;
    - fill_15_58 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337180 43520 ) FS ;
    - fill_15_59 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 345000 43520 ) FS ;
    - fill_15_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 57960 43520 ) FS ;
    - fill_15_60 sky130_fd_sc_hd__decap_12 + PLACED ( 345460 43520 ) FS ;
    - fill_15_61 sky130_fd_sc_hd__decap_8 + PLACED ( 350980 43520 ) FS ;
    - fill_15_62 sky130_fd_sc_hd__decap_3 + PLACED ( 354660 43520 ) FS ;
    - fill_15_7 sky130_fd_sc_hd__fill_2 + PLACED ( 58420 43520 ) FS ;
    - fill_15_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 66700 43520 ) FS ;
    - fill_15_9 sky130_fd_sc_hd__decap_4 + PLACED ( 67160 43520 ) FS ;
    - fill_16_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 23460 46240 ) N ;
    - fill_16_1 sky130_fd_sc_hd__decap_12 + PLACED ( 23920 46240 ) N ;
    - fill_16_10 sky130_fd_sc_hd__decap_12 + PLACED ( 103960 46240 ) N ;
    - fill_16_11 sky130_fd_sc_hd__decap_8 + PLACED ( 109480 46240 ) N ;
    - fill_16_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 113160 46240 ) N ;
    - fill_16_13 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138920 46240 ) N ;
    - fill_16_14 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 147660 46240 ) N ;
    - fill_16_15 sky130_fd_sc_hd__fill_2 + PLACED ( 148120 46240 ) N ;
    - fill_16_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 157320 46240 ) N ;
    - fill_16_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 166060 46240 ) N ;
    - fill_16_18 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 183540 46240 ) N ;
    - fill_16_19 sky130_fd_sc_hd__decap_12 + PLACED ( 184000 46240 ) N ;
    - fill_16_2 sky130_fd_sc_hd__decap_8 + PLACED ( 29440 46240 ) N ;
    - fill_16_20 sky130_fd_sc_hd__decap_12 + PLACED ( 189520 46240 ) N ;
    - fill_16_21 sky130_fd_sc_hd__fill_2 + PLACED ( 195040 46240 ) N ;
    - fill_16_22 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 230460 46240 ) N ;
    - fill_16_23 sky130_fd_sc_hd__fill_2 + PLACED ( 230920 46240 ) N ;
    - fill_16_24 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 257140 46240 ) N ;
    - fill_16_25 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 265880 46240 ) N ;
    - fill_16_26 sky130_fd_sc_hd__decap_12 + PLACED ( 266340 46240 ) N ;
    - fill_16_27 sky130_fd_sc_hd__decap_8 + PLACED ( 271860 46240 ) N ;
    - fill_16_28 sky130_fd_sc_hd__fill_2 + PLACED ( 275540 46240 ) N ;
    - fill_16_29 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 310960 46240 ) N ;
    - fill_16_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 33120 46240 ) N ;
    - fill_16_30 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 311420 46240 ) N ;
    - fill_16_31 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 320160 46240 ) N ;
    - fill_16_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 328900 46240 ) N ;
    - fill_16_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 352820 46240 ) N ;
    - fill_16_34 sky130_fd_sc_hd__decap_6 + PLACED ( 353280 46240 ) N ;
    - fill_16_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 41860 46240 ) N ;
    - fill_16_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 67620 46240 ) N ;
    - fill_16_6 sky130_fd_sc_hd__fill_2 + PLACED ( 68080 46240 ) N ;
    - fill_16_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 77280 46240 ) N ;
    - fill_16_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 86020 46240 ) N ;
    - fill_16_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 103500 46240 ) N ;
    - fill_17_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 13800 48960 ) FS ;
    - fill_17_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 14260 48960 ) FS ;
    - fill_17_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 76360 48960 ) FS ;
    - fill_17_11 sky130_fd_sc_hd__fill_2 + PLACED ( 76820 48960 ) FS ;
    - fill_17_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 85100 48960 ) FS ;
    - fill_17_13 sky130_fd_sc_hd__fill_2 + PLACED ( 85560 48960 ) FS ;
    - fill_17_14 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 93840 48960 ) FS ;
    - fill_17_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 94300 48960 ) FS ;
    - fill_17_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 120980 48960 ) FS ;
    - fill_17_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 121440 48960 ) FS ;
    - fill_17_18 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 129260 48960 ) FS ;
    - fill_17_19 sky130_fd_sc_hd__fill_2 + PLACED ( 129720 48960 ) FS ;
    - fill_17_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 40940 48960 ) FS ;
    - fill_17_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138000 48960 ) FS ;
    - fill_17_21 sky130_fd_sc_hd__fill_2 + PLACED ( 138460 48960 ) FS ;
    - fill_17_22 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 146740 48960 ) FS ;
    - fill_17_23 sky130_fd_sc_hd__decap_4 + PLACED ( 147200 48960 ) FS ;
    - fill_17_24 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 156400 48960 ) FS ;
    - fill_17_25 sky130_fd_sc_hd__fill_2 + PLACED ( 156860 48960 ) FS ;
    - fill_17_26 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 165140 48960 ) FS ;
    - fill_17_27 sky130_fd_sc_hd__fill_2 + PLACED ( 165600 48960 ) FS ;
    - fill_17_28 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 173880 48960 ) FS ;
    - fill_17_29 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 174340 48960 ) FS ;
    - fill_17_3 sky130_fd_sc_hd__fill_2 + PLACED ( 41400 48960 ) FS ;
    - fill_17_30 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 203320 48960 ) FS ;
    - fill_17_31 sky130_fd_sc_hd__fill_2 + PLACED ( 203780 48960 ) FS ;
    - fill_17_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 212060 48960 ) FS ;
    - fill_17_33 sky130_fd_sc_hd__fill_2 + PLACED ( 212520 48960 ) FS ;
    - fill_17_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 220800 48960 ) FS ;
    - fill_17_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221260 48960 ) FS ;
    - fill_17_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 229080 48960 ) FS ;
    - fill_17_37 sky130_fd_sc_hd__decap_4 + PLACED ( 229540 48960 ) FS ;
    - fill_17_38 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 231380 48960 ) FS ;
    - fill_17_39 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239200 48960 ) FS ;
    - fill_17_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 49680 48960 ) FS ;
    - fill_17_40 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239660 48960 ) FS ;
    - fill_17_41 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 247480 48960 ) FS ;
    - fill_17_42 sky130_fd_sc_hd__fill_2 + PLACED ( 247940 48960 ) FS ;
    - fill_17_43 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 256220 48960 ) FS ;
    - fill_17_44 sky130_fd_sc_hd__fill_2 + PLACED ( 256680 48960 ) FS ;
    - fill_17_45 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 283820 48960 ) FS ;
    - fill_17_46 sky130_fd_sc_hd__fill_2 + PLACED ( 284280 48960 ) FS ;
    - fill_17_47 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 292560 48960 ) FS ;
    - fill_17_48 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293020 48960 ) FS ;
    - fill_17_49 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 300840 48960 ) FS ;
    - fill_17_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50140 48960 ) FS ;
    - fill_17_50 sky130_fd_sc_hd__fill_2 + PLACED ( 301300 48960 ) FS ;
    - fill_17_51 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 309580 48960 ) FS ;
    - fill_17_52 sky130_fd_sc_hd__decap_4 + PLACED ( 310040 48960 ) FS ;
    - fill_17_53 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 319240 48960 ) FS ;
    - fill_17_54 sky130_fd_sc_hd__fill_2 + PLACED ( 319700 48960 ) FS ;
    - fill_17_55 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 327980 48960 ) FS ;
    - fill_17_56 sky130_fd_sc_hd__fill_2 + PLACED ( 328440 48960 ) FS ;
    - fill_17_57 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 336720 48960 ) FS ;
    - fill_17_58 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337180 48960 ) FS ;
    - fill_17_59 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 350520 48960 ) FS ;
    - fill_17_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 57960 48960 ) FS ;
    - fill_17_60 sky130_fd_sc_hd__decap_8 + PLACED ( 350980 48960 ) FS ;
    - fill_17_61 sky130_fd_sc_hd__decap_3 + PLACED ( 354660 48960 ) FS ;
    - fill_17_7 sky130_fd_sc_hd__fill_2 + PLACED ( 58420 48960 ) FS ;
    - fill_17_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 66700 48960 ) FS ;
    - fill_17_9 sky130_fd_sc_hd__decap_4 + PLACED ( 67160 48960 ) FS ;
    - fill_18_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 9200 51680 ) N ;
    - fill_18_1 sky130_fd_sc_hd__decap_8 + PLACED ( 9660 51680 ) N ;
    - fill_18_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 86020 51680 ) N ;
    - fill_18_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 103500 51680 ) N ;
    - fill_18_12 sky130_fd_sc_hd__decap_12 + PLACED ( 103960 51680 ) N ;
    - fill_18_13 sky130_fd_sc_hd__decap_8 + PLACED ( 109480 51680 ) N ;
    - fill_18_14 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 113160 51680 ) N ;
    - fill_18_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138920 51680 ) N ;
    - fill_18_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 147660 51680 ) N ;
    - fill_18_17 sky130_fd_sc_hd__fill_2 + PLACED ( 148120 51680 ) N ;
    - fill_18_18 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 157320 51680 ) N ;
    - fill_18_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 166060 51680 ) N ;
    - fill_18_2 sky130_fd_sc_hd__decap_3 + PLACED ( 13340 51680 ) N ;
    - fill_18_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 183540 51680 ) N ;
    - fill_18_21 sky130_fd_sc_hd__decap_12 + PLACED ( 184000 51680 ) N ;
    - fill_18_22 sky130_fd_sc_hd__decap_12 + PLACED ( 189520 51680 ) N ;
    - fill_18_23 sky130_fd_sc_hd__fill_2 + PLACED ( 195040 51680 ) N ;
    - fill_18_24 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 230460 51680 ) N ;
    - fill_18_25 sky130_fd_sc_hd__fill_2 + PLACED ( 230920 51680 ) N ;
    - fill_18_26 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 257140 51680 ) N ;
    - fill_18_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 265880 51680 ) N ;
    - fill_18_28 sky130_fd_sc_hd__decap_12 + PLACED ( 266340 51680 ) N ;
    - fill_18_29 sky130_fd_sc_hd__decap_8 + PLACED ( 271860 51680 ) N ;
    - fill_18_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 23000 51680 ) N ;
    - fill_18_30 sky130_fd_sc_hd__fill_2 + PLACED ( 275540 51680 ) N ;
    - fill_18_31 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 310960 51680 ) N ;
    - fill_18_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 311420 51680 ) N ;
    - fill_18_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 320160 51680 ) N ;
    - fill_18_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 328900 51680 ) N ;
    - fill_18_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 350980 51680 ) N ;
    - fill_18_36 sky130_fd_sc_hd__decap_8 + PLACED ( 351440 51680 ) N ;
    - fill_18_37 sky130_fd_sc_hd__fill_2 + PLACED ( 355120 51680 ) N ;
    - fill_18_4 sky130_fd_sc_hd__decap_12 + PLACED ( 23460 51680 ) N ;
    - fill_18_5 sky130_fd_sc_hd__decap_8 + PLACED ( 28980 51680 ) N ;
    - fill_18_6 sky130_fd_sc_hd__fill_2 + PLACED ( 32660 51680 ) N ;
    - fill_18_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68080 51680 ) N ;
    - fill_18_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68540 51680 ) N ;
    - fill_18_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 77280 51680 ) N ;
    - fill_19_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 9200 54400 ) FS ;
    - fill_19_1 sky130_fd_sc_hd__decap_8 + PLACED ( 9660 54400 ) FS ;
    - fill_19_10 sky130_fd_sc_hd__decap_4 + PLACED ( 67160 54400 ) FS ;
    - fill_19_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 76360 54400 ) FS ;
    - fill_19_12 sky130_fd_sc_hd__fill_2 + PLACED ( 76820 54400 ) FS ;
    - fill_19_13 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 85100 54400 ) FS ;
    - fill_19_14 sky130_fd_sc_hd__fill_2 + PLACED ( 85560 54400 ) FS ;
    - fill_19_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 93840 54400 ) FS ;
    - fill_19_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 94300 54400 ) FS ;
    - fill_19_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 120980 54400 ) FS ;
    - fill_19_18 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 121440 54400 ) FS ;
    - fill_19_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 129260 54400 ) FS ;
    - fill_19_2 sky130_fd_sc_hd__decap_3 + PLACED ( 13340 54400 ) FS ;
    - fill_19_20 sky130_fd_sc_hd__fill_2 + PLACED ( 129720 54400 ) FS ;
    - fill_19_21 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138000 54400 ) FS ;
    - fill_19_22 sky130_fd_sc_hd__fill_2 + PLACED ( 138460 54400 ) FS ;
    - fill_19_23 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 146740 54400 ) FS ;
    - fill_19_24 sky130_fd_sc_hd__decap_4 + PLACED ( 147200 54400 ) FS ;
    - fill_19_25 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 156400 54400 ) FS ;
    - fill_19_26 sky130_fd_sc_hd__fill_2 + PLACED ( 156860 54400 ) FS ;
    - fill_19_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 165140 54400 ) FS ;
    - fill_19_28 sky130_fd_sc_hd__fill_2 + PLACED ( 165600 54400 ) FS ;
    - fill_19_29 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 173880 54400 ) FS ;
    - fill_19_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 41400 54400 ) FS ;
    - fill_19_30 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 174340 54400 ) FS ;
    - fill_19_31 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 203320 54400 ) FS ;
    - fill_19_32 sky130_fd_sc_hd__fill_2 + PLACED ( 203780 54400 ) FS ;
    - fill_19_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 212060 54400 ) FS ;
    - fill_19_34 sky130_fd_sc_hd__fill_2 + PLACED ( 212520 54400 ) FS ;
    - fill_19_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 220800 54400 ) FS ;
    - fill_19_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221260 54400 ) FS ;
    - fill_19_37 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 229080 54400 ) FS ;
    - fill_19_38 sky130_fd_sc_hd__decap_4 + PLACED ( 229540 54400 ) FS ;
    - fill_19_39 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 231380 54400 ) FS ;
    - fill_19_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 41860 54400 ) FS ;
    - fill_19_40 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239200 54400 ) FS ;
    - fill_19_41 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239660 54400 ) FS ;
    - fill_19_42 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 247480 54400 ) FS ;
    - fill_19_43 sky130_fd_sc_hd__fill_2 + PLACED ( 247940 54400 ) FS ;
    - fill_19_44 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 256220 54400 ) FS ;
    - fill_19_45 sky130_fd_sc_hd__fill_2 + PLACED ( 256680 54400 ) FS ;
    - fill_19_46 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 283820 54400 ) FS ;
    - fill_19_47 sky130_fd_sc_hd__fill_2 + PLACED ( 284280 54400 ) FS ;
    - fill_19_48 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 292560 54400 ) FS ;
    - fill_19_49 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293020 54400 ) FS ;
    - fill_19_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 49680 54400 ) FS ;
    - fill_19_50 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 300840 54400 ) FS ;
    - fill_19_51 sky130_fd_sc_hd__fill_2 + PLACED ( 301300 54400 ) FS ;
    - fill_19_52 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 309580 54400 ) FS ;
    - fill_19_53 sky130_fd_sc_hd__decap_4 + PLACED ( 310040 54400 ) FS ;
    - fill_19_54 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 319240 54400 ) FS ;
    - fill_19_55 sky130_fd_sc_hd__fill_2 + PLACED ( 319700 54400 ) FS ;
    - fill_19_56 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 327980 54400 ) FS ;
    - fill_19_57 sky130_fd_sc_hd__fill_2 + PLACED ( 328440 54400 ) FS ;
    - fill_19_58 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 336720 54400 ) FS ;
    - fill_19_59 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337180 54400 ) FS ;
    - fill_19_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50140 54400 ) FS ;
    - fill_19_60 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 349600 54400 ) FS ;
    - fill_19_61 sky130_fd_sc_hd__decap_12 + PLACED ( 350060 54400 ) FS ;
    - fill_19_62 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 355580 54400 ) FS ;
    - fill_19_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 57960 54400 ) FS ;
    - fill_19_8 sky130_fd_sc_hd__fill_2 + PLACED ( 58420 54400 ) FS ;
    - fill_19_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 66700 54400 ) FS ;
    - fill_1_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 9660 5440 ) FS ;
    - fill_1_1 sky130_fd_sc_hd__decap_8 + PLACED ( 10120 5440 ) FS ;
    - fill_1_10 sky130_fd_sc_hd__decap_4 + PLACED ( 67160 5440 ) FS ;
    - fill_1_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 76360 5440 ) FS ;
    - fill_1_12 sky130_fd_sc_hd__fill_2 + PLACED ( 76820 5440 ) FS ;
    - fill_1_13 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 85100 5440 ) FS ;
    - fill_1_14 sky130_fd_sc_hd__fill_2 + PLACED ( 85560 5440 ) FS ;
    - fill_1_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 93840 5440 ) FS ;
    - fill_1_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 94300 5440 ) FS ;
    - fill_1_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 120980 5440 ) FS ;
    - fill_1_18 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 121440 5440 ) FS ;
    - fill_1_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 129260 5440 ) FS ;
    - fill_1_2 sky130_fd_sc_hd__fill_2 + PLACED ( 13800 5440 ) FS ;
    - fill_1_20 sky130_fd_sc_hd__fill_2 + PLACED ( 129720 5440 ) FS ;
    - fill_1_21 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138000 5440 ) FS ;
    - fill_1_22 sky130_fd_sc_hd__fill_2 + PLACED ( 138460 5440 ) FS ;
    - fill_1_23 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 146740 5440 ) FS ;
    - fill_1_24 sky130_fd_sc_hd__decap_4 + PLACED ( 147200 5440 ) FS ;
    - fill_1_25 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 156400 5440 ) FS ;
    - fill_1_26 sky130_fd_sc_hd__fill_2 + PLACED ( 156860 5440 ) FS ;
    - fill_1_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 165140 5440 ) FS ;
    - fill_1_28 sky130_fd_sc_hd__fill_2 + PLACED ( 165600 5440 ) FS ;
    - fill_1_29 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 173880 5440 ) FS ;
    - fill_1_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 41400 5440 ) FS ;
    - fill_1_30 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 174340 5440 ) FS ;
    - fill_1_31 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 203320 5440 ) FS ;
    - fill_1_32 sky130_fd_sc_hd__fill_2 + PLACED ( 203780 5440 ) FS ;
    - fill_1_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 212060 5440 ) FS ;
    - fill_1_34 sky130_fd_sc_hd__fill_2 + PLACED ( 212520 5440 ) FS ;
    - fill_1_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 220800 5440 ) FS ;
    - fill_1_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221260 5440 ) FS ;
    - fill_1_37 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 229080 5440 ) FS ;
    - fill_1_38 sky130_fd_sc_hd__decap_4 + PLACED ( 229540 5440 ) FS ;
    - fill_1_39 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 231380 5440 ) FS ;
    - fill_1_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 41860 5440 ) FS ;
    - fill_1_40 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239200 5440 ) FS ;
    - fill_1_41 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239660 5440 ) FS ;
    - fill_1_42 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 247480 5440 ) FS ;
    - fill_1_43 sky130_fd_sc_hd__fill_2 + PLACED ( 247940 5440 ) FS ;
    - fill_1_44 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 256220 5440 ) FS ;
    - fill_1_45 sky130_fd_sc_hd__fill_2 + PLACED ( 256680 5440 ) FS ;
    - fill_1_46 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 283820 5440 ) FS ;
    - fill_1_47 sky130_fd_sc_hd__fill_2 + PLACED ( 284280 5440 ) FS ;
    - fill_1_48 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 292560 5440 ) FS ;
    - fill_1_49 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293020 5440 ) FS ;
    - fill_1_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 49680 5440 ) FS ;
    - fill_1_50 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 300840 5440 ) FS ;
    - fill_1_51 sky130_fd_sc_hd__fill_2 + PLACED ( 301300 5440 ) FS ;
    - fill_1_52 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 309580 5440 ) FS ;
    - fill_1_53 sky130_fd_sc_hd__decap_4 + PLACED ( 310040 5440 ) FS ;
    - fill_1_54 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 319240 5440 ) FS ;
    - fill_1_55 sky130_fd_sc_hd__fill_2 + PLACED ( 319700 5440 ) FS ;
    - fill_1_56 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 327980 5440 ) FS ;
    - fill_1_57 sky130_fd_sc_hd__fill_2 + PLACED ( 328440 5440 ) FS ;
    - fill_1_58 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 336720 5440 ) FS ;
    - fill_1_59 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337180 5440 ) FS ;
    - fill_1_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50140 5440 ) FS ;
    - fill_1_60 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 350520 5440 ) FS ;
    - fill_1_61 sky130_fd_sc_hd__decap_8 + PLACED ( 350980 5440 ) FS ;
    - fill_1_62 sky130_fd_sc_hd__decap_3 + PLACED ( 354660 5440 ) FS ;
    - fill_1_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 57960 5440 ) FS ;
    - fill_1_8 sky130_fd_sc_hd__fill_2 + PLACED ( 58420 5440 ) FS ;
    - fill_1_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 66700 5440 ) FS ;
    - fill_20_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 7360 57120 ) N ;
    - fill_20_1 sky130_fd_sc_hd__decap_12 + PLACED ( 7820 57120 ) N ;
    - fill_20_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 77280 57120 ) N ;
    - fill_20_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 86020 57120 ) N ;
    - fill_20_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 103500 57120 ) N ;
    - fill_20_13 sky130_fd_sc_hd__decap_12 + PLACED ( 103960 57120 ) N ;
    - fill_20_14 sky130_fd_sc_hd__decap_8 + PLACED ( 109480 57120 ) N ;
    - fill_20_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 113160 57120 ) N ;
    - fill_20_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138920 57120 ) N ;
    - fill_20_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 147660 57120 ) N ;
    - fill_20_18 sky130_fd_sc_hd__fill_2 + PLACED ( 148120 57120 ) N ;
    - fill_20_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 157320 57120 ) N ;
    - fill_20_2 sky130_fd_sc_hd__decap_3 + PLACED ( 13340 57120 ) N ;
    - fill_20_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 166060 57120 ) N ;
    - fill_20_21 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 183540 57120 ) N ;
    - fill_20_22 sky130_fd_sc_hd__decap_12 + PLACED ( 184000 57120 ) N ;
    - fill_20_23 sky130_fd_sc_hd__decap_12 + PLACED ( 189520 57120 ) N ;
    - fill_20_24 sky130_fd_sc_hd__fill_2 + PLACED ( 195040 57120 ) N ;
    - fill_20_25 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 230460 57120 ) N ;
    - fill_20_26 sky130_fd_sc_hd__fill_2 + PLACED ( 230920 57120 ) N ;
    - fill_20_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 257140 57120 ) N ;
    - fill_20_28 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 265880 57120 ) N ;
    - fill_20_29 sky130_fd_sc_hd__decap_12 + PLACED ( 266340 57120 ) N ;
    - fill_20_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 23460 57120 ) N ;
    - fill_20_30 sky130_fd_sc_hd__decap_8 + PLACED ( 271860 57120 ) N ;
    - fill_20_31 sky130_fd_sc_hd__fill_2 + PLACED ( 275540 57120 ) N ;
    - fill_20_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 310960 57120 ) N ;
    - fill_20_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 311420 57120 ) N ;
    - fill_20_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 320160 57120 ) N ;
    - fill_20_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 328900 57120 ) N ;
    - fill_20_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 354200 57120 ) N ;
    - fill_20_37 sky130_fd_sc_hd__decap_3 + PLACED ( 354660 57120 ) N ;
    - fill_20_4 sky130_fd_sc_hd__decap_12 + PLACED ( 23920 57120 ) N ;
    - fill_20_5 sky130_fd_sc_hd__decap_8 + PLACED ( 29440 57120 ) N ;
    - fill_20_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 33120 57120 ) N ;
    - fill_20_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 41860 57120 ) N ;
    - fill_20_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 67620 57120 ) N ;
    - fill_20_9 sky130_fd_sc_hd__fill_2 + PLACED ( 68080 57120 ) N ;
    - fill_21_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 7360 59840 ) FS ;
    - fill_21_1 sky130_fd_sc_hd__decap_12 + PLACED ( 7820 59840 ) FS ;
    - fill_21_10 sky130_fd_sc_hd__decap_4 + PLACED ( 67160 59840 ) FS ;
    - fill_21_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 76360 59840 ) FS ;
    - fill_21_12 sky130_fd_sc_hd__fill_2 + PLACED ( 76820 59840 ) FS ;
    - fill_21_13 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 85100 59840 ) FS ;
    - fill_21_14 sky130_fd_sc_hd__fill_2 + PLACED ( 85560 59840 ) FS ;
    - fill_21_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 93840 59840 ) FS ;
    - fill_21_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 94300 59840 ) FS ;
    - fill_21_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 120980 59840 ) FS ;
    - fill_21_18 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 121440 59840 ) FS ;
    - fill_21_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 129260 59840 ) FS ;
    - fill_21_2 sky130_fd_sc_hd__decap_3 + PLACED ( 13340 59840 ) FS ;
    - fill_21_20 sky130_fd_sc_hd__fill_2 + PLACED ( 129720 59840 ) FS ;
    - fill_21_21 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138000 59840 ) FS ;
    - fill_21_22 sky130_fd_sc_hd__fill_2 + PLACED ( 138460 59840 ) FS ;
    - fill_21_23 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 146740 59840 ) FS ;
    - fill_21_24 sky130_fd_sc_hd__decap_4 + PLACED ( 147200 59840 ) FS ;
    - fill_21_25 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 156400 59840 ) FS ;
    - fill_21_26 sky130_fd_sc_hd__fill_2 + PLACED ( 156860 59840 ) FS ;
    - fill_21_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 165140 59840 ) FS ;
    - fill_21_28 sky130_fd_sc_hd__fill_2 + PLACED ( 165600 59840 ) FS ;
    - fill_21_29 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 173880 59840 ) FS ;
    - fill_21_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 41400 59840 ) FS ;
    - fill_21_30 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 174340 59840 ) FS ;
    - fill_21_31 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 203320 59840 ) FS ;
    - fill_21_32 sky130_fd_sc_hd__fill_2 + PLACED ( 203780 59840 ) FS ;
    - fill_21_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 212060 59840 ) FS ;
    - fill_21_34 sky130_fd_sc_hd__fill_2 + PLACED ( 212520 59840 ) FS ;
    - fill_21_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 220800 59840 ) FS ;
    - fill_21_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221260 59840 ) FS ;
    - fill_21_37 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 229080 59840 ) FS ;
    - fill_21_38 sky130_fd_sc_hd__decap_4 + PLACED ( 229540 59840 ) FS ;
    - fill_21_39 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 231380 59840 ) FS ;
    - fill_21_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 41860 59840 ) FS ;
    - fill_21_40 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239200 59840 ) FS ;
    - fill_21_41 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239660 59840 ) FS ;
    - fill_21_42 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 247480 59840 ) FS ;
    - fill_21_43 sky130_fd_sc_hd__fill_2 + PLACED ( 247940 59840 ) FS ;
    - fill_21_44 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 256220 59840 ) FS ;
    - fill_21_45 sky130_fd_sc_hd__fill_2 + PLACED ( 256680 59840 ) FS ;
    - fill_21_46 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 283820 59840 ) FS ;
    - fill_21_47 sky130_fd_sc_hd__fill_2 + PLACED ( 284280 59840 ) FS ;
    - fill_21_48 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 292560 59840 ) FS ;
    - fill_21_49 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293020 59840 ) FS ;
    - fill_21_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 49680 59840 ) FS ;
    - fill_21_50 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 300840 59840 ) FS ;
    - fill_21_51 sky130_fd_sc_hd__fill_2 + PLACED ( 301300 59840 ) FS ;
    - fill_21_52 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 309580 59840 ) FS ;
    - fill_21_53 sky130_fd_sc_hd__decap_4 + PLACED ( 310040 59840 ) FS ;
    - fill_21_54 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 319240 59840 ) FS ;
    - fill_21_55 sky130_fd_sc_hd__fill_2 + PLACED ( 319700 59840 ) FS ;
    - fill_21_56 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 327980 59840 ) FS ;
    - fill_21_57 sky130_fd_sc_hd__fill_2 + PLACED ( 328440 59840 ) FS ;
    - fill_21_58 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 336720 59840 ) FS ;
    - fill_21_59 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337180 59840 ) FS ;
    - fill_21_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50140 59840 ) FS ;
    - fill_21_60 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 350520 59840 ) FS ;
    - fill_21_61 sky130_fd_sc_hd__decap_8 + PLACED ( 350980 59840 ) FS ;
    - fill_21_62 sky130_fd_sc_hd__decap_3 + PLACED ( 354660 59840 ) FS ;
    - fill_21_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 57960 59840 ) FS ;
    - fill_21_8 sky130_fd_sc_hd__fill_2 + PLACED ( 58420 59840 ) FS ;
    - fill_21_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 66700 59840 ) FS ;
    - fill_22_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 6900 62560 ) N ;
    - fill_22_1 sky130_fd_sc_hd__decap_12 + PLACED ( 7360 62560 ) N ;
    - fill_22_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 77280 62560 ) N ;
    - fill_22_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 86020 62560 ) N ;
    - fill_22_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 103500 62560 ) N ;
    - fill_22_13 sky130_fd_sc_hd__decap_12 + PLACED ( 103960 62560 ) N ;
    - fill_22_14 sky130_fd_sc_hd__decap_8 + PLACED ( 109480 62560 ) N ;
    - fill_22_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 113160 62560 ) N ;
    - fill_22_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138920 62560 ) N ;
    - fill_22_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 147660 62560 ) N ;
    - fill_22_18 sky130_fd_sc_hd__fill_2 + PLACED ( 148120 62560 ) N ;
    - fill_22_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 157320 62560 ) N ;
    - fill_22_2 sky130_fd_sc_hd__decap_4 + PLACED ( 12880 62560 ) N ;
    - fill_22_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 166060 62560 ) N ;
    - fill_22_21 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 183540 62560 ) N ;
    - fill_22_22 sky130_fd_sc_hd__decap_12 + PLACED ( 184000 62560 ) N ;
    - fill_22_23 sky130_fd_sc_hd__decap_12 + PLACED ( 189520 62560 ) N ;
    - fill_22_24 sky130_fd_sc_hd__fill_2 + PLACED ( 195040 62560 ) N ;
    - fill_22_25 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 230460 62560 ) N ;
    - fill_22_26 sky130_fd_sc_hd__fill_2 + PLACED ( 230920 62560 ) N ;
    - fill_22_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 257140 62560 ) N ;
    - fill_22_28 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 265880 62560 ) N ;
    - fill_22_29 sky130_fd_sc_hd__decap_12 + PLACED ( 266340 62560 ) N ;
    - fill_22_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 23460 62560 ) N ;
    - fill_22_30 sky130_fd_sc_hd__decap_8 + PLACED ( 271860 62560 ) N ;
    - fill_22_31 sky130_fd_sc_hd__fill_2 + PLACED ( 275540 62560 ) N ;
    - fill_22_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 310960 62560 ) N ;
    - fill_22_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 311420 62560 ) N ;
    - fill_22_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 320160 62560 ) N ;
    - fill_22_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 328900 62560 ) N ;
    - fill_22_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 350980 62560 ) N ;
    - fill_22_37 sky130_fd_sc_hd__decap_8 + PLACED ( 351440 62560 ) N ;
    - fill_22_38 sky130_fd_sc_hd__fill_2 + PLACED ( 355120 62560 ) N ;
    - fill_22_4 sky130_fd_sc_hd__decap_12 + PLACED ( 23920 62560 ) N ;
    - fill_22_5 sky130_fd_sc_hd__decap_8 + PLACED ( 29440 62560 ) N ;
    - fill_22_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 33120 62560 ) N ;
    - fill_22_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 41860 62560 ) N ;
    - fill_22_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 67620 62560 ) N ;
    - fill_22_9 sky130_fd_sc_hd__fill_2 + PLACED ( 68080 62560 ) N ;
    - fill_23_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 6900 65280 ) FS ;
    - fill_23_1 sky130_fd_sc_hd__decap_12 + PLACED ( 7360 65280 ) FS ;
    - fill_23_10 sky130_fd_sc_hd__decap_4 + PLACED ( 67160 65280 ) FS ;
    - fill_23_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 76360 65280 ) FS ;
    - fill_23_12 sky130_fd_sc_hd__fill_2 + PLACED ( 76820 65280 ) FS ;
    - fill_23_13 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 85100 65280 ) FS ;
    - fill_23_14 sky130_fd_sc_hd__fill_2 + PLACED ( 85560 65280 ) FS ;
    - fill_23_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 93840 65280 ) FS ;
    - fill_23_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 94300 65280 ) FS ;
    - fill_23_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 120980 65280 ) FS ;
    - fill_23_18 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 121440 65280 ) FS ;
    - fill_23_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 129260 65280 ) FS ;
    - fill_23_2 sky130_fd_sc_hd__decap_4 + PLACED ( 12880 65280 ) FS ;
    - fill_23_20 sky130_fd_sc_hd__fill_2 + PLACED ( 129720 65280 ) FS ;
    - fill_23_21 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138000 65280 ) FS ;
    - fill_23_22 sky130_fd_sc_hd__fill_2 + PLACED ( 138460 65280 ) FS ;
    - fill_23_23 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 146740 65280 ) FS ;
    - fill_23_24 sky130_fd_sc_hd__decap_4 + PLACED ( 147200 65280 ) FS ;
    - fill_23_25 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 156400 65280 ) FS ;
    - fill_23_26 sky130_fd_sc_hd__fill_2 + PLACED ( 156860 65280 ) FS ;
    - fill_23_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 165140 65280 ) FS ;
    - fill_23_28 sky130_fd_sc_hd__fill_2 + PLACED ( 165600 65280 ) FS ;
    - fill_23_29 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 173880 65280 ) FS ;
    - fill_23_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 41400 65280 ) FS ;
    - fill_23_30 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 174340 65280 ) FS ;
    - fill_23_31 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 203320 65280 ) FS ;
    - fill_23_32 sky130_fd_sc_hd__fill_2 + PLACED ( 203780 65280 ) FS ;
    - fill_23_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 212060 65280 ) FS ;
    - fill_23_34 sky130_fd_sc_hd__fill_2 + PLACED ( 212520 65280 ) FS ;
    - fill_23_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 220800 65280 ) FS ;
    - fill_23_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221260 65280 ) FS ;
    - fill_23_37 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 229080 65280 ) FS ;
    - fill_23_38 sky130_fd_sc_hd__decap_4 + PLACED ( 229540 65280 ) FS ;
    - fill_23_39 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 231380 65280 ) FS ;
    - fill_23_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 41860 65280 ) FS ;
    - fill_23_40 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239200 65280 ) FS ;
    - fill_23_41 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239660 65280 ) FS ;
    - fill_23_42 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 247480 65280 ) FS ;
    - fill_23_43 sky130_fd_sc_hd__fill_2 + PLACED ( 247940 65280 ) FS ;
    - fill_23_44 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 256220 65280 ) FS ;
    - fill_23_45 sky130_fd_sc_hd__fill_2 + PLACED ( 256680 65280 ) FS ;
    - fill_23_46 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 283820 65280 ) FS ;
    - fill_23_47 sky130_fd_sc_hd__fill_2 + PLACED ( 284280 65280 ) FS ;
    - fill_23_48 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 292560 65280 ) FS ;
    - fill_23_49 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293020 65280 ) FS ;
    - fill_23_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 49680 65280 ) FS ;
    - fill_23_50 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 300840 65280 ) FS ;
    - fill_23_51 sky130_fd_sc_hd__fill_2 + PLACED ( 301300 65280 ) FS ;
    - fill_23_52 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 309580 65280 ) FS ;
    - fill_23_53 sky130_fd_sc_hd__decap_4 + PLACED ( 310040 65280 ) FS ;
    - fill_23_54 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 319240 65280 ) FS ;
    - fill_23_55 sky130_fd_sc_hd__fill_2 + PLACED ( 319700 65280 ) FS ;
    - fill_23_56 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 327980 65280 ) FS ;
    - fill_23_57 sky130_fd_sc_hd__fill_2 + PLACED ( 328440 65280 ) FS ;
    - fill_23_58 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 336720 65280 ) FS ;
    - fill_23_59 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337180 65280 ) FS ;
    - fill_23_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50140 65280 ) FS ;
    - fill_23_60 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 349140 65280 ) FS ;
    - fill_23_61 sky130_fd_sc_hd__decap_12 + PLACED ( 349600 65280 ) FS ;
    - fill_23_62 sky130_fd_sc_hd__fill_2 + PLACED ( 355120 65280 ) FS ;
    - fill_23_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 57960 65280 ) FS ;
    - fill_23_8 sky130_fd_sc_hd__fill_2 + PLACED ( 58420 65280 ) FS ;
    - fill_23_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 66700 65280 ) FS ;
    - fill_24_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 10120 68000 ) N ;
    - fill_24_1 sky130_fd_sc_hd__decap_8 + PLACED ( 10580 68000 ) N ;
    - fill_24_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 86020 68000 ) N ;
    - fill_24_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 103500 68000 ) N ;
    - fill_24_12 sky130_fd_sc_hd__decap_12 + PLACED ( 103960 68000 ) N ;
    - fill_24_13 sky130_fd_sc_hd__decap_8 + PLACED ( 109480 68000 ) N ;
    - fill_24_14 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 113160 68000 ) N ;
    - fill_24_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138920 68000 ) N ;
    - fill_24_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 147660 68000 ) N ;
    - fill_24_17 sky130_fd_sc_hd__fill_2 + PLACED ( 148120 68000 ) N ;
    - fill_24_18 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 157320 68000 ) N ;
    - fill_24_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 166060 68000 ) N ;
    - fill_24_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 14260 68000 ) N ;
    - fill_24_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 183540 68000 ) N ;
    - fill_24_21 sky130_fd_sc_hd__decap_12 + PLACED ( 184000 68000 ) N ;
    - fill_24_22 sky130_fd_sc_hd__decap_12 + PLACED ( 189520 68000 ) N ;
    - fill_24_23 sky130_fd_sc_hd__fill_2 + PLACED ( 195040 68000 ) N ;
    - fill_24_24 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 230460 68000 ) N ;
    - fill_24_25 sky130_fd_sc_hd__fill_2 + PLACED ( 230920 68000 ) N ;
    - fill_24_26 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 257140 68000 ) N ;
    - fill_24_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 265880 68000 ) N ;
    - fill_24_28 sky130_fd_sc_hd__decap_12 + PLACED ( 266340 68000 ) N ;
    - fill_24_29 sky130_fd_sc_hd__decap_8 + PLACED ( 271860 68000 ) N ;
    - fill_24_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 23000 68000 ) N ;
    - fill_24_30 sky130_fd_sc_hd__fill_2 + PLACED ( 275540 68000 ) N ;
    - fill_24_31 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 310960 68000 ) N ;
    - fill_24_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 311420 68000 ) N ;
    - fill_24_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 320160 68000 ) N ;
    - fill_24_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 328900 68000 ) N ;
    - fill_24_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 352820 68000 ) N ;
    - fill_24_36 sky130_fd_sc_hd__decap_6 + PLACED ( 353280 68000 ) N ;
    - fill_24_4 sky130_fd_sc_hd__decap_12 + PLACED ( 23460 68000 ) N ;
    - fill_24_5 sky130_fd_sc_hd__decap_8 + PLACED ( 28980 68000 ) N ;
    - fill_24_6 sky130_fd_sc_hd__fill_2 + PLACED ( 32660 68000 ) N ;
    - fill_24_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68080 68000 ) N ;
    - fill_24_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68540 68000 ) N ;
    - fill_24_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 77280 68000 ) N ;
    - fill_25_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 9660 70720 ) FS ;
    - fill_25_1 sky130_fd_sc_hd__decap_8 + PLACED ( 10120 70720 ) FS ;
    - fill_25_10 sky130_fd_sc_hd__decap_4 + PLACED ( 67160 70720 ) FS ;
    - fill_25_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 76360 70720 ) FS ;
    - fill_25_12 sky130_fd_sc_hd__fill_2 + PLACED ( 76820 70720 ) FS ;
    - fill_25_13 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 85100 70720 ) FS ;
    - fill_25_14 sky130_fd_sc_hd__fill_2 + PLACED ( 85560 70720 ) FS ;
    - fill_25_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 93840 70720 ) FS ;
    - fill_25_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 94300 70720 ) FS ;
    - fill_25_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 120980 70720 ) FS ;
    - fill_25_18 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 121440 70720 ) FS ;
    - fill_25_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 129260 70720 ) FS ;
    - fill_25_2 sky130_fd_sc_hd__fill_2 + PLACED ( 13800 70720 ) FS ;
    - fill_25_20 sky130_fd_sc_hd__fill_2 + PLACED ( 129720 70720 ) FS ;
    - fill_25_21 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138000 70720 ) FS ;
    - fill_25_22 sky130_fd_sc_hd__fill_2 + PLACED ( 138460 70720 ) FS ;
    - fill_25_23 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 146740 70720 ) FS ;
    - fill_25_24 sky130_fd_sc_hd__decap_4 + PLACED ( 147200 70720 ) FS ;
    - fill_25_25 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 156400 70720 ) FS ;
    - fill_25_26 sky130_fd_sc_hd__fill_2 + PLACED ( 156860 70720 ) FS ;
    - fill_25_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 165140 70720 ) FS ;
    - fill_25_28 sky130_fd_sc_hd__fill_2 + PLACED ( 165600 70720 ) FS ;
    - fill_25_29 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 173880 70720 ) FS ;
    - fill_25_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 41400 70720 ) FS ;
    - fill_25_30 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 174340 70720 ) FS ;
    - fill_25_31 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 203320 70720 ) FS ;
    - fill_25_32 sky130_fd_sc_hd__fill_2 + PLACED ( 203780 70720 ) FS ;
    - fill_25_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 212060 70720 ) FS ;
    - fill_25_34 sky130_fd_sc_hd__fill_2 + PLACED ( 212520 70720 ) FS ;
    - fill_25_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 220800 70720 ) FS ;
    - fill_25_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221260 70720 ) FS ;
    - fill_25_37 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 229080 70720 ) FS ;
    - fill_25_38 sky130_fd_sc_hd__decap_4 + PLACED ( 229540 70720 ) FS ;
    - fill_25_39 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 231380 70720 ) FS ;
    - fill_25_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 41860 70720 ) FS ;
    - fill_25_40 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239200 70720 ) FS ;
    - fill_25_41 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239660 70720 ) FS ;
    - fill_25_42 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 247480 70720 ) FS ;
    - fill_25_43 sky130_fd_sc_hd__fill_2 + PLACED ( 247940 70720 ) FS ;
    - fill_25_44 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 256220 70720 ) FS ;
    - fill_25_45 sky130_fd_sc_hd__fill_2 + PLACED ( 256680 70720 ) FS ;
    - fill_25_46 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 283820 70720 ) FS ;
    - fill_25_47 sky130_fd_sc_hd__fill_2 + PLACED ( 284280 70720 ) FS ;
    - fill_25_48 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 292560 70720 ) FS ;
    - fill_25_49 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293020 70720 ) FS ;
    - fill_25_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 49680 70720 ) FS ;
    - fill_25_50 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 300840 70720 ) FS ;
    - fill_25_51 sky130_fd_sc_hd__fill_2 + PLACED ( 301300 70720 ) FS ;
    - fill_25_52 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 309580 70720 ) FS ;
    - fill_25_53 sky130_fd_sc_hd__decap_4 + PLACED ( 310040 70720 ) FS ;
    - fill_25_54 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 319240 70720 ) FS ;
    - fill_25_55 sky130_fd_sc_hd__fill_2 + PLACED ( 319700 70720 ) FS ;
    - fill_25_56 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 327980 70720 ) FS ;
    - fill_25_57 sky130_fd_sc_hd__fill_2 + PLACED ( 328440 70720 ) FS ;
    - fill_25_58 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 336720 70720 ) FS ;
    - fill_25_59 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337180 70720 ) FS ;
    - fill_25_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50140 70720 ) FS ;
    - fill_25_60 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 350520 70720 ) FS ;
    - fill_25_61 sky130_fd_sc_hd__decap_8 + PLACED ( 350980 70720 ) FS ;
    - fill_25_62 sky130_fd_sc_hd__decap_3 + PLACED ( 354660 70720 ) FS ;
    - fill_25_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 57960 70720 ) FS ;
    - fill_25_8 sky130_fd_sc_hd__fill_2 + PLACED ( 58420 70720 ) FS ;
    - fill_25_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 66700 70720 ) FS ;
    - fill_26_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 9200 73440 ) N ;
    - fill_26_1 sky130_fd_sc_hd__decap_8 + PLACED ( 9660 73440 ) N ;
    - fill_26_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 86020 73440 ) N ;
    - fill_26_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 103500 73440 ) N ;
    - fill_26_12 sky130_fd_sc_hd__decap_12 + PLACED ( 103960 73440 ) N ;
    - fill_26_13 sky130_fd_sc_hd__decap_8 + PLACED ( 109480 73440 ) N ;
    - fill_26_14 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 113160 73440 ) N ;
    - fill_26_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138920 73440 ) N ;
    - fill_26_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 147660 73440 ) N ;
    - fill_26_17 sky130_fd_sc_hd__fill_2 + PLACED ( 148120 73440 ) N ;
    - fill_26_18 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 157320 73440 ) N ;
    - fill_26_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 166060 73440 ) N ;
    - fill_26_2 sky130_fd_sc_hd__decap_3 + PLACED ( 13340 73440 ) N ;
    - fill_26_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 183540 73440 ) N ;
    - fill_26_21 sky130_fd_sc_hd__decap_12 + PLACED ( 184000 73440 ) N ;
    - fill_26_22 sky130_fd_sc_hd__decap_12 + PLACED ( 189520 73440 ) N ;
    - fill_26_23 sky130_fd_sc_hd__fill_2 + PLACED ( 195040 73440 ) N ;
    - fill_26_24 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 230460 73440 ) N ;
    - fill_26_25 sky130_fd_sc_hd__fill_2 + PLACED ( 230920 73440 ) N ;
    - fill_26_26 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 257140 73440 ) N ;
    - fill_26_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 265880 73440 ) N ;
    - fill_26_28 sky130_fd_sc_hd__decap_12 + PLACED ( 266340 73440 ) N ;
    - fill_26_29 sky130_fd_sc_hd__decap_8 + PLACED ( 271860 73440 ) N ;
    - fill_26_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 23000 73440 ) N ;
    - fill_26_30 sky130_fd_sc_hd__fill_2 + PLACED ( 275540 73440 ) N ;
    - fill_26_31 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 310960 73440 ) N ;
    - fill_26_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 311420 73440 ) N ;
    - fill_26_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 320160 73440 ) N ;
    - fill_26_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 328900 73440 ) N ;
    - fill_26_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 350980 73440 ) N ;
    - fill_26_36 sky130_fd_sc_hd__decap_8 + PLACED ( 351440 73440 ) N ;
    - fill_26_37 sky130_fd_sc_hd__fill_2 + PLACED ( 355120 73440 ) N ;
    - fill_26_4 sky130_fd_sc_hd__decap_12 + PLACED ( 23460 73440 ) N ;
    - fill_26_5 sky130_fd_sc_hd__decap_8 + PLACED ( 28980 73440 ) N ;
    - fill_26_6 sky130_fd_sc_hd__fill_2 + PLACED ( 32660 73440 ) N ;
    - fill_26_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68080 73440 ) N ;
    - fill_26_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68540 73440 ) N ;
    - fill_26_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 77280 73440 ) N ;
    - fill_27_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 9200 76160 ) FS ;
    - fill_27_1 sky130_fd_sc_hd__decap_8 + PLACED ( 9660 76160 ) FS ;
    - fill_27_10 sky130_fd_sc_hd__decap_4 + PLACED ( 67160 76160 ) FS ;
    - fill_27_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 76360 76160 ) FS ;
    - fill_27_12 sky130_fd_sc_hd__fill_2 + PLACED ( 76820 76160 ) FS ;
    - fill_27_13 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 85100 76160 ) FS ;
    - fill_27_14 sky130_fd_sc_hd__fill_2 + PLACED ( 85560 76160 ) FS ;
    - fill_27_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 93840 76160 ) FS ;
    - fill_27_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 94300 76160 ) FS ;
    - fill_27_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 120980 76160 ) FS ;
    - fill_27_18 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 121440 76160 ) FS ;
    - fill_27_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 129260 76160 ) FS ;
    - fill_27_2 sky130_fd_sc_hd__decap_3 + PLACED ( 13340 76160 ) FS ;
    - fill_27_20 sky130_fd_sc_hd__fill_2 + PLACED ( 129720 76160 ) FS ;
    - fill_27_21 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138000 76160 ) FS ;
    - fill_27_22 sky130_fd_sc_hd__fill_2 + PLACED ( 138460 76160 ) FS ;
    - fill_27_23 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 146740 76160 ) FS ;
    - fill_27_24 sky130_fd_sc_hd__decap_4 + PLACED ( 147200 76160 ) FS ;
    - fill_27_25 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 156400 76160 ) FS ;
    - fill_27_26 sky130_fd_sc_hd__fill_2 + PLACED ( 156860 76160 ) FS ;
    - fill_27_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 165140 76160 ) FS ;
    - fill_27_28 sky130_fd_sc_hd__fill_2 + PLACED ( 165600 76160 ) FS ;
    - fill_27_29 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 173880 76160 ) FS ;
    - fill_27_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 41400 76160 ) FS ;
    - fill_27_30 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 174340 76160 ) FS ;
    - fill_27_31 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 203320 76160 ) FS ;
    - fill_27_32 sky130_fd_sc_hd__fill_2 + PLACED ( 203780 76160 ) FS ;
    - fill_27_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 212060 76160 ) FS ;
    - fill_27_34 sky130_fd_sc_hd__fill_2 + PLACED ( 212520 76160 ) FS ;
    - fill_27_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 220800 76160 ) FS ;
    - fill_27_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221260 76160 ) FS ;
    - fill_27_37 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 229080 76160 ) FS ;
    - fill_27_38 sky130_fd_sc_hd__decap_4 + PLACED ( 229540 76160 ) FS ;
    - fill_27_39 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 231380 76160 ) FS ;
    - fill_27_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 41860 76160 ) FS ;
    - fill_27_40 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239200 76160 ) FS ;
    - fill_27_41 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239660 76160 ) FS ;
    - fill_27_42 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 247480 76160 ) FS ;
    - fill_27_43 sky130_fd_sc_hd__fill_2 + PLACED ( 247940 76160 ) FS ;
    - fill_27_44 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 256220 76160 ) FS ;
    - fill_27_45 sky130_fd_sc_hd__fill_2 + PLACED ( 256680 76160 ) FS ;
    - fill_27_46 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 283820 76160 ) FS ;
    - fill_27_47 sky130_fd_sc_hd__fill_2 + PLACED ( 284280 76160 ) FS ;
    - fill_27_48 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 292560 76160 ) FS ;
    - fill_27_49 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293020 76160 ) FS ;
    - fill_27_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 49680 76160 ) FS ;
    - fill_27_50 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 300840 76160 ) FS ;
    - fill_27_51 sky130_fd_sc_hd__fill_2 + PLACED ( 301300 76160 ) FS ;
    - fill_27_52 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 309580 76160 ) FS ;
    - fill_27_53 sky130_fd_sc_hd__decap_4 + PLACED ( 310040 76160 ) FS ;
    - fill_27_54 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 319240 76160 ) FS ;
    - fill_27_55 sky130_fd_sc_hd__fill_2 + PLACED ( 319700 76160 ) FS ;
    - fill_27_56 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 327980 76160 ) FS ;
    - fill_27_57 sky130_fd_sc_hd__fill_2 + PLACED ( 328440 76160 ) FS ;
    - fill_27_58 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 336720 76160 ) FS ;
    - fill_27_59 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337180 76160 ) FS ;
    - fill_27_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50140 76160 ) FS ;
    - fill_27_60 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 349600 76160 ) FS ;
    - fill_27_61 sky130_fd_sc_hd__decap_12 + PLACED ( 350060 76160 ) FS ;
    - fill_27_62 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 355580 76160 ) FS ;
    - fill_27_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 57960 76160 ) FS ;
    - fill_27_8 sky130_fd_sc_hd__fill_2 + PLACED ( 58420 76160 ) FS ;
    - fill_27_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 66700 76160 ) FS ;
    - fill_28_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 7360 78880 ) N ;
    - fill_28_1 sky130_fd_sc_hd__decap_12 + PLACED ( 7820 78880 ) N ;
    - fill_28_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 77280 78880 ) N ;
    - fill_28_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 86020 78880 ) N ;
    - fill_28_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 103500 78880 ) N ;
    - fill_28_13 sky130_fd_sc_hd__decap_12 + PLACED ( 103960 78880 ) N ;
    - fill_28_14 sky130_fd_sc_hd__decap_8 + PLACED ( 109480 78880 ) N ;
    - fill_28_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 113160 78880 ) N ;
    - fill_28_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138920 78880 ) N ;
    - fill_28_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 147660 78880 ) N ;
    - fill_28_18 sky130_fd_sc_hd__fill_2 + PLACED ( 148120 78880 ) N ;
    - fill_28_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 157320 78880 ) N ;
    - fill_28_2 sky130_fd_sc_hd__decap_3 + PLACED ( 13340 78880 ) N ;
    - fill_28_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 166060 78880 ) N ;
    - fill_28_21 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 183540 78880 ) N ;
    - fill_28_22 sky130_fd_sc_hd__decap_12 + PLACED ( 184000 78880 ) N ;
    - fill_28_23 sky130_fd_sc_hd__decap_12 + PLACED ( 189520 78880 ) N ;
    - fill_28_24 sky130_fd_sc_hd__fill_2 + PLACED ( 195040 78880 ) N ;
    - fill_28_25 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 230460 78880 ) N ;
    - fill_28_26 sky130_fd_sc_hd__fill_2 + PLACED ( 230920 78880 ) N ;
    - fill_28_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 257140 78880 ) N ;
    - fill_28_28 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 265880 78880 ) N ;
    - fill_28_29 sky130_fd_sc_hd__decap_12 + PLACED ( 266340 78880 ) N ;
    - fill_28_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 23460 78880 ) N ;
    - fill_28_30 sky130_fd_sc_hd__decap_8 + PLACED ( 271860 78880 ) N ;
    - fill_28_31 sky130_fd_sc_hd__fill_2 + PLACED ( 275540 78880 ) N ;
    - fill_28_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 310960 78880 ) N ;
    - fill_28_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 311420 78880 ) N ;
    - fill_28_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 320160 78880 ) N ;
    - fill_28_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 328900 78880 ) N ;
    - fill_28_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 347300 78880 ) N ;
    - fill_28_37 sky130_fd_sc_hd__decap_12 + PLACED ( 347760 78880 ) N ;
    - fill_28_38 sky130_fd_sc_hd__decap_6 + PLACED ( 353280 78880 ) N ;
    - fill_28_4 sky130_fd_sc_hd__decap_12 + PLACED ( 23920 78880 ) N ;
    - fill_28_5 sky130_fd_sc_hd__decap_8 + PLACED ( 29440 78880 ) N ;
    - fill_28_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 33120 78880 ) N ;
    - fill_28_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 41860 78880 ) N ;
    - fill_28_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 67620 78880 ) N ;
    - fill_28_9 sky130_fd_sc_hd__fill_2 + PLACED ( 68080 78880 ) N ;
    - fill_29_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 7360 81600 ) FS ;
    - fill_29_1 sky130_fd_sc_hd__decap_12 + PLACED ( 7820 81600 ) FS ;
    - fill_29_10 sky130_fd_sc_hd__decap_4 + PLACED ( 67160 81600 ) FS ;
    - fill_29_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 76360 81600 ) FS ;
    - fill_29_12 sky130_fd_sc_hd__fill_2 + PLACED ( 76820 81600 ) FS ;
    - fill_29_13 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 85100 81600 ) FS ;
    - fill_29_14 sky130_fd_sc_hd__fill_2 + PLACED ( 85560 81600 ) FS ;
    - fill_29_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 93840 81600 ) FS ;
    - fill_29_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 94300 81600 ) FS ;
    - fill_29_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 120980 81600 ) FS ;
    - fill_29_18 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 121440 81600 ) FS ;
    - fill_29_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 129260 81600 ) FS ;
    - fill_29_2 sky130_fd_sc_hd__decap_3 + PLACED ( 13340 81600 ) FS ;
    - fill_29_20 sky130_fd_sc_hd__fill_2 + PLACED ( 129720 81600 ) FS ;
    - fill_29_21 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138000 81600 ) FS ;
    - fill_29_22 sky130_fd_sc_hd__fill_2 + PLACED ( 138460 81600 ) FS ;
    - fill_29_23 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 146740 81600 ) FS ;
    - fill_29_24 sky130_fd_sc_hd__decap_4 + PLACED ( 147200 81600 ) FS ;
    - fill_29_25 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 156400 81600 ) FS ;
    - fill_29_26 sky130_fd_sc_hd__fill_2 + PLACED ( 156860 81600 ) FS ;
    - fill_29_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 165140 81600 ) FS ;
    - fill_29_28 sky130_fd_sc_hd__fill_2 + PLACED ( 165600 81600 ) FS ;
    - fill_29_29 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 173880 81600 ) FS ;
    - fill_29_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 41400 81600 ) FS ;
    - fill_29_30 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 174340 81600 ) FS ;
    - fill_29_31 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 203320 81600 ) FS ;
    - fill_29_32 sky130_fd_sc_hd__fill_2 + PLACED ( 203780 81600 ) FS ;
    - fill_29_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 212060 81600 ) FS ;
    - fill_29_34 sky130_fd_sc_hd__fill_2 + PLACED ( 212520 81600 ) FS ;
    - fill_29_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 220800 81600 ) FS ;
    - fill_29_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221260 81600 ) FS ;
    - fill_29_37 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 229080 81600 ) FS ;
    - fill_29_38 sky130_fd_sc_hd__decap_4 + PLACED ( 229540 81600 ) FS ;
    - fill_29_39 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 231380 81600 ) FS ;
    - fill_29_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 41860 81600 ) FS ;
    - fill_29_40 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239200 81600 ) FS ;
    - fill_29_41 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239660 81600 ) FS ;
    - fill_29_42 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 247480 81600 ) FS ;
    - fill_29_43 sky130_fd_sc_hd__fill_2 + PLACED ( 247940 81600 ) FS ;
    - fill_29_44 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 256220 81600 ) FS ;
    - fill_29_45 sky130_fd_sc_hd__fill_2 + PLACED ( 256680 81600 ) FS ;
    - fill_29_46 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 283820 81600 ) FS ;
    - fill_29_47 sky130_fd_sc_hd__fill_2 + PLACED ( 284280 81600 ) FS ;
    - fill_29_48 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 292560 81600 ) FS ;
    - fill_29_49 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293020 81600 ) FS ;
    - fill_29_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 49680 81600 ) FS ;
    - fill_29_50 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 300840 81600 ) FS ;
    - fill_29_51 sky130_fd_sc_hd__fill_2 + PLACED ( 301300 81600 ) FS ;
    - fill_29_52 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 309580 81600 ) FS ;
    - fill_29_53 sky130_fd_sc_hd__decap_4 + PLACED ( 310040 81600 ) FS ;
    - fill_29_54 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 319240 81600 ) FS ;
    - fill_29_55 sky130_fd_sc_hd__fill_2 + PLACED ( 319700 81600 ) FS ;
    - fill_29_56 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 327980 81600 ) FS ;
    - fill_29_57 sky130_fd_sc_hd__fill_2 + PLACED ( 328440 81600 ) FS ;
    - fill_29_58 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 336720 81600 ) FS ;
    - fill_29_59 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337180 81600 ) FS ;
    - fill_29_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50140 81600 ) FS ;
    - fill_29_60 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 345920 81600 ) FS ;
    - fill_29_61 sky130_fd_sc_hd__decap_12 + PLACED ( 346380 81600 ) FS ;
    - fill_29_62 sky130_fd_sc_hd__decap_8 + PLACED ( 351900 81600 ) FS ;
    - fill_29_63 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 355580 81600 ) FS ;
    - fill_29_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 57960 81600 ) FS ;
    - fill_29_8 sky130_fd_sc_hd__fill_2 + PLACED ( 58420 81600 ) FS ;
    - fill_29_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 66700 81600 ) FS ;
    - fill_2_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 9200 8160 ) N ;
    - fill_2_1 sky130_fd_sc_hd__decap_8 + PLACED ( 9660 8160 ) N ;
    - fill_2_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 86020 8160 ) N ;
    - fill_2_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 103500 8160 ) N ;
    - fill_2_12 sky130_fd_sc_hd__decap_12 + PLACED ( 103960 8160 ) N ;
    - fill_2_13 sky130_fd_sc_hd__decap_8 + PLACED ( 109480 8160 ) N ;
    - fill_2_14 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 113160 8160 ) N ;
    - fill_2_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138920 8160 ) N ;
    - fill_2_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 147660 8160 ) N ;
    - fill_2_17 sky130_fd_sc_hd__fill_2 + PLACED ( 148120 8160 ) N ;
    - fill_2_18 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 157320 8160 ) N ;
    - fill_2_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 166060 8160 ) N ;
    - fill_2_2 sky130_fd_sc_hd__decap_3 + PLACED ( 13340 8160 ) N ;
    - fill_2_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 183540 8160 ) N ;
    - fill_2_21 sky130_fd_sc_hd__decap_12 + PLACED ( 184000 8160 ) N ;
    - fill_2_22 sky130_fd_sc_hd__decap_12 + PLACED ( 189520 8160 ) N ;
    - fill_2_23 sky130_fd_sc_hd__fill_2 + PLACED ( 195040 8160 ) N ;
    - fill_2_24 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 230460 8160 ) N ;
    - fill_2_25 sky130_fd_sc_hd__fill_2 + PLACED ( 230920 8160 ) N ;
    - fill_2_26 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 257140 8160 ) N ;
    - fill_2_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 265880 8160 ) N ;
    - fill_2_28 sky130_fd_sc_hd__decap_12 + PLACED ( 266340 8160 ) N ;
    - fill_2_29 sky130_fd_sc_hd__decap_8 + PLACED ( 271860 8160 ) N ;
    - fill_2_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 23000 8160 ) N ;
    - fill_2_30 sky130_fd_sc_hd__fill_2 + PLACED ( 275540 8160 ) N ;
    - fill_2_31 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 310960 8160 ) N ;
    - fill_2_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 311420 8160 ) N ;
    - fill_2_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 320160 8160 ) N ;
    - fill_2_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 328900 8160 ) N ;
    - fill_2_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 350980 8160 ) N ;
    - fill_2_36 sky130_fd_sc_hd__decap_8 + PLACED ( 351440 8160 ) N ;
    - fill_2_37 sky130_fd_sc_hd__fill_2 + PLACED ( 355120 8160 ) N ;
    - fill_2_4 sky130_fd_sc_hd__decap_12 + PLACED ( 23460 8160 ) N ;
    - fill_2_5 sky130_fd_sc_hd__decap_8 + PLACED ( 28980 8160 ) N ;
    - fill_2_6 sky130_fd_sc_hd__fill_2 + PLACED ( 32660 8160 ) N ;
    - fill_2_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68080 8160 ) N ;
    - fill_2_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68540 8160 ) N ;
    - fill_2_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 77280 8160 ) N ;
    - fill_30_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 6900 84320 ) N ;
    - fill_30_1 sky130_fd_sc_hd__decap_12 + PLACED ( 7360 84320 ) N ;
    - fill_30_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 77280 84320 ) N ;
    - fill_30_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 86020 84320 ) N ;
    - fill_30_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 103500 84320 ) N ;
    - fill_30_13 sky130_fd_sc_hd__decap_12 + PLACED ( 103960 84320 ) N ;
    - fill_30_14 sky130_fd_sc_hd__decap_8 + PLACED ( 109480 84320 ) N ;
    - fill_30_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 113160 84320 ) N ;
    - fill_30_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138920 84320 ) N ;
    - fill_30_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 147660 84320 ) N ;
    - fill_30_18 sky130_fd_sc_hd__fill_2 + PLACED ( 148120 84320 ) N ;
    - fill_30_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 157320 84320 ) N ;
    - fill_30_2 sky130_fd_sc_hd__decap_4 + PLACED ( 12880 84320 ) N ;
    - fill_30_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 166060 84320 ) N ;
    - fill_30_21 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 183540 84320 ) N ;
    - fill_30_22 sky130_fd_sc_hd__decap_12 + PLACED ( 184000 84320 ) N ;
    - fill_30_23 sky130_fd_sc_hd__decap_12 + PLACED ( 189520 84320 ) N ;
    - fill_30_24 sky130_fd_sc_hd__fill_2 + PLACED ( 195040 84320 ) N ;
    - fill_30_25 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 230460 84320 ) N ;
    - fill_30_26 sky130_fd_sc_hd__fill_2 + PLACED ( 230920 84320 ) N ;
    - fill_30_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 257140 84320 ) N ;
    - fill_30_28 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 265880 84320 ) N ;
    - fill_30_29 sky130_fd_sc_hd__decap_12 + PLACED ( 266340 84320 ) N ;
    - fill_30_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 23460 84320 ) N ;
    - fill_30_30 sky130_fd_sc_hd__decap_8 + PLACED ( 271860 84320 ) N ;
    - fill_30_31 sky130_fd_sc_hd__fill_2 + PLACED ( 275540 84320 ) N ;
    - fill_30_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 310960 84320 ) N ;
    - fill_30_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 311420 84320 ) N ;
    - fill_30_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 320160 84320 ) N ;
    - fill_30_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 328900 84320 ) N ;
    - fill_30_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 346380 84320 ) N ;
    - fill_30_37 sky130_fd_sc_hd__decap_12 + PLACED ( 346840 84320 ) N ;
    - fill_30_38 sky130_fd_sc_hd__decap_8 + PLACED ( 352360 84320 ) N ;
    - fill_30_4 sky130_fd_sc_hd__decap_12 + PLACED ( 23920 84320 ) N ;
    - fill_30_5 sky130_fd_sc_hd__decap_8 + PLACED ( 29440 84320 ) N ;
    - fill_30_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 33120 84320 ) N ;
    - fill_30_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 41860 84320 ) N ;
    - fill_30_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 67620 84320 ) N ;
    - fill_30_9 sky130_fd_sc_hd__fill_2 + PLACED ( 68080 84320 ) N ;
    - fill_31_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 6900 87040 ) FS ;
    - fill_31_1 sky130_fd_sc_hd__decap_12 + PLACED ( 7360 87040 ) FS ;
    - fill_31_10 sky130_fd_sc_hd__decap_4 + PLACED ( 67160 87040 ) FS ;
    - fill_31_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 76360 87040 ) FS ;
    - fill_31_12 sky130_fd_sc_hd__fill_2 + PLACED ( 76820 87040 ) FS ;
    - fill_31_13 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 85100 87040 ) FS ;
    - fill_31_14 sky130_fd_sc_hd__fill_2 + PLACED ( 85560 87040 ) FS ;
    - fill_31_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 93840 87040 ) FS ;
    - fill_31_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 94300 87040 ) FS ;
    - fill_31_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 120980 87040 ) FS ;
    - fill_31_18 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 121440 87040 ) FS ;
    - fill_31_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 129260 87040 ) FS ;
    - fill_31_2 sky130_fd_sc_hd__decap_4 + PLACED ( 12880 87040 ) FS ;
    - fill_31_20 sky130_fd_sc_hd__fill_2 + PLACED ( 129720 87040 ) FS ;
    - fill_31_21 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138000 87040 ) FS ;
    - fill_31_22 sky130_fd_sc_hd__fill_2 + PLACED ( 138460 87040 ) FS ;
    - fill_31_23 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 146740 87040 ) FS ;
    - fill_31_24 sky130_fd_sc_hd__decap_4 + PLACED ( 147200 87040 ) FS ;
    - fill_31_25 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 156400 87040 ) FS ;
    - fill_31_26 sky130_fd_sc_hd__fill_2 + PLACED ( 156860 87040 ) FS ;
    - fill_31_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 165140 87040 ) FS ;
    - fill_31_28 sky130_fd_sc_hd__fill_2 + PLACED ( 165600 87040 ) FS ;
    - fill_31_29 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 173880 87040 ) FS ;
    - fill_31_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 41400 87040 ) FS ;
    - fill_31_30 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 174340 87040 ) FS ;
    - fill_31_31 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 203320 87040 ) FS ;
    - fill_31_32 sky130_fd_sc_hd__fill_2 + PLACED ( 203780 87040 ) FS ;
    - fill_31_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 212060 87040 ) FS ;
    - fill_31_34 sky130_fd_sc_hd__fill_2 + PLACED ( 212520 87040 ) FS ;
    - fill_31_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 220800 87040 ) FS ;
    - fill_31_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221260 87040 ) FS ;
    - fill_31_37 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 229080 87040 ) FS ;
    - fill_31_38 sky130_fd_sc_hd__decap_4 + PLACED ( 229540 87040 ) FS ;
    - fill_31_39 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 231380 87040 ) FS ;
    - fill_31_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 41860 87040 ) FS ;
    - fill_31_40 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239200 87040 ) FS ;
    - fill_31_41 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239660 87040 ) FS ;
    - fill_31_42 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 247480 87040 ) FS ;
    - fill_31_43 sky130_fd_sc_hd__fill_2 + PLACED ( 247940 87040 ) FS ;
    - fill_31_44 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 256220 87040 ) FS ;
    - fill_31_45 sky130_fd_sc_hd__fill_2 + PLACED ( 256680 87040 ) FS ;
    - fill_31_46 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 283820 87040 ) FS ;
    - fill_31_47 sky130_fd_sc_hd__fill_2 + PLACED ( 284280 87040 ) FS ;
    - fill_31_48 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 292560 87040 ) FS ;
    - fill_31_49 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293020 87040 ) FS ;
    - fill_31_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 49680 87040 ) FS ;
    - fill_31_50 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 300840 87040 ) FS ;
    - fill_31_51 sky130_fd_sc_hd__fill_2 + PLACED ( 301300 87040 ) FS ;
    - fill_31_52 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 309580 87040 ) FS ;
    - fill_31_53 sky130_fd_sc_hd__decap_4 + PLACED ( 310040 87040 ) FS ;
    - fill_31_54 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 319240 87040 ) FS ;
    - fill_31_55 sky130_fd_sc_hd__fill_2 + PLACED ( 319700 87040 ) FS ;
    - fill_31_56 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 327980 87040 ) FS ;
    - fill_31_57 sky130_fd_sc_hd__fill_2 + PLACED ( 328440 87040 ) FS ;
    - fill_31_58 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 336720 87040 ) FS ;
    - fill_31_59 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337180 87040 ) FS ;
    - fill_31_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50140 87040 ) FS ;
    - fill_31_60 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 345000 87040 ) FS ;
    - fill_31_61 sky130_fd_sc_hd__decap_12 + PLACED ( 345460 87040 ) FS ;
    - fill_31_62 sky130_fd_sc_hd__decap_8 + PLACED ( 350980 87040 ) FS ;
    - fill_31_63 sky130_fd_sc_hd__decap_3 + PLACED ( 354660 87040 ) FS ;
    - fill_31_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 57960 87040 ) FS ;
    - fill_31_8 sky130_fd_sc_hd__fill_2 + PLACED ( 58420 87040 ) FS ;
    - fill_31_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 66700 87040 ) FS ;
    - fill_32_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 89760 ) N ;
    - fill_32_1 sky130_fd_sc_hd__decap_12 + PLACED ( 3220 89760 ) N ;
    - fill_32_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 77280 89760 ) N ;
    - fill_32_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 86020 89760 ) N ;
    - fill_32_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 103500 89760 ) N ;
    - fill_32_13 sky130_fd_sc_hd__decap_12 + PLACED ( 103960 89760 ) N ;
    - fill_32_14 sky130_fd_sc_hd__decap_8 + PLACED ( 109480 89760 ) N ;
    - fill_32_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 113160 89760 ) N ;
    - fill_32_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138920 89760 ) N ;
    - fill_32_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 147660 89760 ) N ;
    - fill_32_18 sky130_fd_sc_hd__fill_2 + PLACED ( 148120 89760 ) N ;
    - fill_32_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 157320 89760 ) N ;
    - fill_32_2 sky130_fd_sc_hd__decap_12 + PLACED ( 8740 89760 ) N ;
    - fill_32_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 166060 89760 ) N ;
    - fill_32_21 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 183540 89760 ) N ;
    - fill_32_22 sky130_fd_sc_hd__decap_12 + PLACED ( 184000 89760 ) N ;
    - fill_32_23 sky130_fd_sc_hd__decap_12 + PLACED ( 189520 89760 ) N ;
    - fill_32_24 sky130_fd_sc_hd__fill_2 + PLACED ( 195040 89760 ) N ;
    - fill_32_25 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 230460 89760 ) N ;
    - fill_32_26 sky130_fd_sc_hd__fill_2 + PLACED ( 230920 89760 ) N ;
    - fill_32_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 257140 89760 ) N ;
    - fill_32_28 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 265880 89760 ) N ;
    - fill_32_29 sky130_fd_sc_hd__decap_12 + PLACED ( 266340 89760 ) N ;
    - fill_32_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 14260 89760 ) N ;
    - fill_32_30 sky130_fd_sc_hd__decap_8 + PLACED ( 271860 89760 ) N ;
    - fill_32_31 sky130_fd_sc_hd__fill_2 + PLACED ( 275540 89760 ) N ;
    - fill_32_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 310960 89760 ) N ;
    - fill_32_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 311420 89760 ) N ;
    - fill_32_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 320160 89760 ) N ;
    - fill_32_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 328900 89760 ) N ;
    - fill_32_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337640 89760 ) N ;
    - fill_32_37 sky130_fd_sc_hd__decap_12 + PLACED ( 338100 89760 ) N ;
    - fill_32_38 sky130_fd_sc_hd__decap_12 + PLACED ( 343620 89760 ) N ;
    - fill_32_39 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 349140 89760 ) N ;
    - fill_32_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 23000 89760 ) N ;
    - fill_32_40 sky130_fd_sc_hd__decap_12 + PLACED ( 349600 89760 ) N ;
    - fill_32_41 sky130_fd_sc_hd__fill_2 + PLACED ( 355120 89760 ) N ;
    - fill_32_5 sky130_fd_sc_hd__decap_12 + PLACED ( 23460 89760 ) N ;
    - fill_32_6 sky130_fd_sc_hd__decap_8 + PLACED ( 28980 89760 ) N ;
    - fill_32_7 sky130_fd_sc_hd__fill_2 + PLACED ( 32660 89760 ) N ;
    - fill_32_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68080 89760 ) N ;
    - fill_32_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68540 89760 ) N ;
    - fill_33_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 92480 ) FS ;
    - fill_33_1 sky130_fd_sc_hd__decap_12 + PLACED ( 3220 92480 ) FS ;
    - fill_33_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 66700 92480 ) FS ;
    - fill_33_11 sky130_fd_sc_hd__decap_4 + PLACED ( 67160 92480 ) FS ;
    - fill_33_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 76360 92480 ) FS ;
    - fill_33_13 sky130_fd_sc_hd__fill_2 + PLACED ( 76820 92480 ) FS ;
    - fill_33_14 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 85100 92480 ) FS ;
    - fill_33_15 sky130_fd_sc_hd__fill_2 + PLACED ( 85560 92480 ) FS ;
    - fill_33_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 93840 92480 ) FS ;
    - fill_33_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 94300 92480 ) FS ;
    - fill_33_18 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 120980 92480 ) FS ;
    - fill_33_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 121440 92480 ) FS ;
    - fill_33_2 sky130_fd_sc_hd__decap_12 + PLACED ( 8740 92480 ) FS ;
    - fill_33_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 129260 92480 ) FS ;
    - fill_33_21 sky130_fd_sc_hd__fill_2 + PLACED ( 129720 92480 ) FS ;
    - fill_33_22 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138000 92480 ) FS ;
    - fill_33_23 sky130_fd_sc_hd__fill_2 + PLACED ( 138460 92480 ) FS ;
    - fill_33_24 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 146740 92480 ) FS ;
    - fill_33_25 sky130_fd_sc_hd__decap_4 + PLACED ( 147200 92480 ) FS ;
    - fill_33_26 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 156400 92480 ) FS ;
    - fill_33_27 sky130_fd_sc_hd__fill_2 + PLACED ( 156860 92480 ) FS ;
    - fill_33_28 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 165140 92480 ) FS ;
    - fill_33_29 sky130_fd_sc_hd__fill_2 + PLACED ( 165600 92480 ) FS ;
    - fill_33_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 14260 92480 ) FS ;
    - fill_33_30 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 173880 92480 ) FS ;
    - fill_33_31 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 174340 92480 ) FS ;
    - fill_33_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 203320 92480 ) FS ;
    - fill_33_33 sky130_fd_sc_hd__fill_2 + PLACED ( 203780 92480 ) FS ;
    - fill_33_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 212060 92480 ) FS ;
    - fill_33_35 sky130_fd_sc_hd__fill_2 + PLACED ( 212520 92480 ) FS ;
    - fill_33_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 220800 92480 ) FS ;
    - fill_33_37 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221260 92480 ) FS ;
    - fill_33_38 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 229080 92480 ) FS ;
    - fill_33_39 sky130_fd_sc_hd__decap_4 + PLACED ( 229540 92480 ) FS ;
    - fill_33_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 40940 92480 ) FS ;
    - fill_33_40 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 231380 92480 ) FS ;
    - fill_33_41 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239200 92480 ) FS ;
    - fill_33_42 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239660 92480 ) FS ;
    - fill_33_43 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 247480 92480 ) FS ;
    - fill_33_44 sky130_fd_sc_hd__fill_2 + PLACED ( 247940 92480 ) FS ;
    - fill_33_45 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 256220 92480 ) FS ;
    - fill_33_46 sky130_fd_sc_hd__fill_2 + PLACED ( 256680 92480 ) FS ;
    - fill_33_47 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 283820 92480 ) FS ;
    - fill_33_48 sky130_fd_sc_hd__fill_2 + PLACED ( 284280 92480 ) FS ;
    - fill_33_49 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 292560 92480 ) FS ;
    - fill_33_5 sky130_fd_sc_hd__fill_2 + PLACED ( 41400 92480 ) FS ;
    - fill_33_50 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293020 92480 ) FS ;
    - fill_33_51 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 300840 92480 ) FS ;
    - fill_33_52 sky130_fd_sc_hd__fill_2 + PLACED ( 301300 92480 ) FS ;
    - fill_33_53 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 309580 92480 ) FS ;
    - fill_33_54 sky130_fd_sc_hd__decap_4 + PLACED ( 310040 92480 ) FS ;
    - fill_33_55 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 319240 92480 ) FS ;
    - fill_33_56 sky130_fd_sc_hd__fill_2 + PLACED ( 319700 92480 ) FS ;
    - fill_33_57 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 327980 92480 ) FS ;
    - fill_33_58 sky130_fd_sc_hd__fill_2 + PLACED ( 328440 92480 ) FS ;
    - fill_33_59 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 336720 92480 ) FS ;
    - fill_33_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 49680 92480 ) FS ;
    - fill_33_60 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337180 92480 ) FS ;
    - fill_33_61 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337640 92480 ) FS ;
    - fill_33_62 sky130_fd_sc_hd__decap_12 + PLACED ( 338100 92480 ) FS ;
    - fill_33_63 sky130_fd_sc_hd__decap_12 + PLACED ( 343620 92480 ) FS ;
    - fill_33_64 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 349140 92480 ) FS ;
    - fill_33_65 sky130_fd_sc_hd__decap_12 + PLACED ( 349600 92480 ) FS ;
    - fill_33_66 sky130_fd_sc_hd__fill_2 + PLACED ( 355120 92480 ) FS ;
    - fill_33_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50140 92480 ) FS ;
    - fill_33_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 57960 92480 ) FS ;
    - fill_33_9 sky130_fd_sc_hd__fill_2 + PLACED ( 58420 92480 ) FS ;
    - fill_34_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 95200 ) N ;
    - fill_34_1 sky130_fd_sc_hd__decap_12 + PLACED ( 3220 95200 ) N ;
    - fill_34_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 77280 95200 ) N ;
    - fill_34_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 86020 95200 ) N ;
    - fill_34_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 103500 95200 ) N ;
    - fill_34_13 sky130_fd_sc_hd__decap_12 + PLACED ( 103960 95200 ) N ;
    - fill_34_14 sky130_fd_sc_hd__decap_8 + PLACED ( 109480 95200 ) N ;
    - fill_34_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 113160 95200 ) N ;
    - fill_34_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138920 95200 ) N ;
    - fill_34_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 147660 95200 ) N ;
    - fill_34_18 sky130_fd_sc_hd__fill_2 + PLACED ( 148120 95200 ) N ;
    - fill_34_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 157320 95200 ) N ;
    - fill_34_2 sky130_fd_sc_hd__decap_12 + PLACED ( 8740 95200 ) N ;
    - fill_34_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 166060 95200 ) N ;
    - fill_34_21 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 183540 95200 ) N ;
    - fill_34_22 sky130_fd_sc_hd__decap_12 + PLACED ( 184000 95200 ) N ;
    - fill_34_23 sky130_fd_sc_hd__decap_12 + PLACED ( 189520 95200 ) N ;
    - fill_34_24 sky130_fd_sc_hd__fill_2 + PLACED ( 195040 95200 ) N ;
    - fill_34_25 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 230460 95200 ) N ;
    - fill_34_26 sky130_fd_sc_hd__fill_2 + PLACED ( 230920 95200 ) N ;
    - fill_34_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 257140 95200 ) N ;
    - fill_34_28 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 265880 95200 ) N ;
    - fill_34_29 sky130_fd_sc_hd__decap_12 + PLACED ( 266340 95200 ) N ;
    - fill_34_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 14260 95200 ) N ;
    - fill_34_30 sky130_fd_sc_hd__decap_8 + PLACED ( 271860 95200 ) N ;
    - fill_34_31 sky130_fd_sc_hd__fill_2 + PLACED ( 275540 95200 ) N ;
    - fill_34_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 310960 95200 ) N ;
    - fill_34_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 311420 95200 ) N ;
    - fill_34_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 320160 95200 ) N ;
    - fill_34_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 328900 95200 ) N ;
    - fill_34_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337640 95200 ) N ;
    - fill_34_37 sky130_fd_sc_hd__decap_12 + PLACED ( 338100 95200 ) N ;
    - fill_34_38 sky130_fd_sc_hd__decap_12 + PLACED ( 343620 95200 ) N ;
    - fill_34_39 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 349140 95200 ) N ;
    - fill_34_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 23000 95200 ) N ;
    - fill_34_40 sky130_fd_sc_hd__decap_12 + PLACED ( 349600 95200 ) N ;
    - fill_34_41 sky130_fd_sc_hd__fill_2 + PLACED ( 355120 95200 ) N ;
    - fill_34_5 sky130_fd_sc_hd__decap_12 + PLACED ( 23460 95200 ) N ;
    - fill_34_6 sky130_fd_sc_hd__decap_8 + PLACED ( 28980 95200 ) N ;
    - fill_34_7 sky130_fd_sc_hd__fill_2 + PLACED ( 32660 95200 ) N ;
    - fill_34_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68080 95200 ) N ;
    - fill_34_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68540 95200 ) N ;
    - fill_35_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 97920 ) FS ;
    - fill_35_1 sky130_fd_sc_hd__decap_12 + PLACED ( 3220 97920 ) FS ;
    - fill_35_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 66700 97920 ) FS ;
    - fill_35_11 sky130_fd_sc_hd__decap_4 + PLACED ( 67160 97920 ) FS ;
    - fill_35_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 76360 97920 ) FS ;
    - fill_35_13 sky130_fd_sc_hd__fill_2 + PLACED ( 76820 97920 ) FS ;
    - fill_35_14 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 85100 97920 ) FS ;
    - fill_35_15 sky130_fd_sc_hd__fill_2 + PLACED ( 85560 97920 ) FS ;
    - fill_35_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 93840 97920 ) FS ;
    - fill_35_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 94300 97920 ) FS ;
    - fill_35_18 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 120980 97920 ) FS ;
    - fill_35_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 121440 97920 ) FS ;
    - fill_35_2 sky130_fd_sc_hd__decap_12 + PLACED ( 8740 97920 ) FS ;
    - fill_35_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 129260 97920 ) FS ;
    - fill_35_21 sky130_fd_sc_hd__fill_2 + PLACED ( 129720 97920 ) FS ;
    - fill_35_22 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138000 97920 ) FS ;
    - fill_35_23 sky130_fd_sc_hd__fill_2 + PLACED ( 138460 97920 ) FS ;
    - fill_35_24 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 146740 97920 ) FS ;
    - fill_35_25 sky130_fd_sc_hd__decap_4 + PLACED ( 147200 97920 ) FS ;
    - fill_35_26 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 156400 97920 ) FS ;
    - fill_35_27 sky130_fd_sc_hd__fill_2 + PLACED ( 156860 97920 ) FS ;
    - fill_35_28 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 165140 97920 ) FS ;
    - fill_35_29 sky130_fd_sc_hd__fill_2 + PLACED ( 165600 97920 ) FS ;
    - fill_35_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 14260 97920 ) FS ;
    - fill_35_30 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 173880 97920 ) FS ;
    - fill_35_31 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 174340 97920 ) FS ;
    - fill_35_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 203320 97920 ) FS ;
    - fill_35_33 sky130_fd_sc_hd__fill_2 + PLACED ( 203780 97920 ) FS ;
    - fill_35_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 212060 97920 ) FS ;
    - fill_35_35 sky130_fd_sc_hd__fill_2 + PLACED ( 212520 97920 ) FS ;
    - fill_35_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 220800 97920 ) FS ;
    - fill_35_37 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221260 97920 ) FS ;
    - fill_35_38 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 229080 97920 ) FS ;
    - fill_35_39 sky130_fd_sc_hd__decap_4 + PLACED ( 229540 97920 ) FS ;
    - fill_35_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 40940 97920 ) FS ;
    - fill_35_40 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 231380 97920 ) FS ;
    - fill_35_41 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239200 97920 ) FS ;
    - fill_35_42 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239660 97920 ) FS ;
    - fill_35_43 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 247480 97920 ) FS ;
    - fill_35_44 sky130_fd_sc_hd__fill_2 + PLACED ( 247940 97920 ) FS ;
    - fill_35_45 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 256220 97920 ) FS ;
    - fill_35_46 sky130_fd_sc_hd__fill_2 + PLACED ( 256680 97920 ) FS ;
    - fill_35_47 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 283820 97920 ) FS ;
    - fill_35_48 sky130_fd_sc_hd__fill_2 + PLACED ( 284280 97920 ) FS ;
    - fill_35_49 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 292560 97920 ) FS ;
    - fill_35_5 sky130_fd_sc_hd__fill_2 + PLACED ( 41400 97920 ) FS ;
    - fill_35_50 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293020 97920 ) FS ;
    - fill_35_51 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 300840 97920 ) FS ;
    - fill_35_52 sky130_fd_sc_hd__fill_2 + PLACED ( 301300 97920 ) FS ;
    - fill_35_53 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 309580 97920 ) FS ;
    - fill_35_54 sky130_fd_sc_hd__decap_4 + PLACED ( 310040 97920 ) FS ;
    - fill_35_55 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 319240 97920 ) FS ;
    - fill_35_56 sky130_fd_sc_hd__fill_2 + PLACED ( 319700 97920 ) FS ;
    - fill_35_57 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 327980 97920 ) FS ;
    - fill_35_58 sky130_fd_sc_hd__fill_2 + PLACED ( 328440 97920 ) FS ;
    - fill_35_59 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 336720 97920 ) FS ;
    - fill_35_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 49680 97920 ) FS ;
    - fill_35_60 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337180 97920 ) FS ;
    - fill_35_61 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337640 97920 ) FS ;
    - fill_35_62 sky130_fd_sc_hd__decap_12 + PLACED ( 338100 97920 ) FS ;
    - fill_35_63 sky130_fd_sc_hd__decap_12 + PLACED ( 343620 97920 ) FS ;
    - fill_35_64 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 349140 97920 ) FS ;
    - fill_35_65 sky130_fd_sc_hd__decap_12 + PLACED ( 349600 97920 ) FS ;
    - fill_35_66 sky130_fd_sc_hd__fill_2 + PLACED ( 355120 97920 ) FS ;
    - fill_35_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50140 97920 ) FS ;
    - fill_35_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 57960 97920 ) FS ;
    - fill_35_9 sky130_fd_sc_hd__fill_2 + PLACED ( 58420 97920 ) FS ;
    - fill_36_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 100640 ) N ;
    - fill_36_1 sky130_fd_sc_hd__decap_12 + PLACED ( 3220 100640 ) N ;
    - fill_36_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 77280 100640 ) N ;
    - fill_36_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 86020 100640 ) N ;
    - fill_36_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 103500 100640 ) N ;
    - fill_36_13 sky130_fd_sc_hd__decap_12 + PLACED ( 103960 100640 ) N ;
    - fill_36_14 sky130_fd_sc_hd__decap_8 + PLACED ( 109480 100640 ) N ;
    - fill_36_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 113160 100640 ) N ;
    - fill_36_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138920 100640 ) N ;
    - fill_36_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 147660 100640 ) N ;
    - fill_36_18 sky130_fd_sc_hd__fill_2 + PLACED ( 148120 100640 ) N ;
    - fill_36_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 157320 100640 ) N ;
    - fill_36_2 sky130_fd_sc_hd__decap_12 + PLACED ( 8740 100640 ) N ;
    - fill_36_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 166060 100640 ) N ;
    - fill_36_21 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 183540 100640 ) N ;
    - fill_36_22 sky130_fd_sc_hd__decap_12 + PLACED ( 184000 100640 ) N ;
    - fill_36_23 sky130_fd_sc_hd__decap_12 + PLACED ( 189520 100640 ) N ;
    - fill_36_24 sky130_fd_sc_hd__fill_2 + PLACED ( 195040 100640 ) N ;
    - fill_36_25 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 230460 100640 ) N ;
    - fill_36_26 sky130_fd_sc_hd__fill_2 + PLACED ( 230920 100640 ) N ;
    - fill_36_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 257140 100640 ) N ;
    - fill_36_28 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 265880 100640 ) N ;
    - fill_36_29 sky130_fd_sc_hd__decap_12 + PLACED ( 266340 100640 ) N ;
    - fill_36_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 14260 100640 ) N ;
    - fill_36_30 sky130_fd_sc_hd__decap_8 + PLACED ( 271860 100640 ) N ;
    - fill_36_31 sky130_fd_sc_hd__fill_2 + PLACED ( 275540 100640 ) N ;
    - fill_36_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 310960 100640 ) N ;
    - fill_36_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 311420 100640 ) N ;
    - fill_36_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 320160 100640 ) N ;
    - fill_36_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 328900 100640 ) N ;
    - fill_36_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337640 100640 ) N ;
    - fill_36_37 sky130_fd_sc_hd__decap_12 + PLACED ( 338100 100640 ) N ;
    - fill_36_38 sky130_fd_sc_hd__decap_12 + PLACED ( 343620 100640 ) N ;
    - fill_36_39 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 349140 100640 ) N ;
    - fill_36_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 23000 100640 ) N ;
    - fill_36_40 sky130_fd_sc_hd__decap_12 + PLACED ( 349600 100640 ) N ;
    - fill_36_41 sky130_fd_sc_hd__fill_2 + PLACED ( 355120 100640 ) N ;
    - fill_36_5 sky130_fd_sc_hd__decap_12 + PLACED ( 23460 100640 ) N ;
    - fill_36_6 sky130_fd_sc_hd__decap_8 + PLACED ( 28980 100640 ) N ;
    - fill_36_7 sky130_fd_sc_hd__fill_2 + PLACED ( 32660 100640 ) N ;
    - fill_36_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68080 100640 ) N ;
    - fill_36_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68540 100640 ) N ;
    - fill_37_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 103360 ) FS ;
    - fill_37_1 sky130_fd_sc_hd__decap_12 + PLACED ( 3220 103360 ) FS ;
    - fill_37_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 66700 103360 ) FS ;
    - fill_37_11 sky130_fd_sc_hd__decap_4 + PLACED ( 67160 103360 ) FS ;
    - fill_37_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 76360 103360 ) FS ;
    - fill_37_13 sky130_fd_sc_hd__fill_2 + PLACED ( 76820 103360 ) FS ;
    - fill_37_14 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 85100 103360 ) FS ;
    - fill_37_15 sky130_fd_sc_hd__fill_2 + PLACED ( 85560 103360 ) FS ;
    - fill_37_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 93840 103360 ) FS ;
    - fill_37_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 94300 103360 ) FS ;
    - fill_37_18 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 120980 103360 ) FS ;
    - fill_37_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 121440 103360 ) FS ;
    - fill_37_2 sky130_fd_sc_hd__decap_12 + PLACED ( 8740 103360 ) FS ;
    - fill_37_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 129260 103360 ) FS ;
    - fill_37_21 sky130_fd_sc_hd__fill_2 + PLACED ( 129720 103360 ) FS ;
    - fill_37_22 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138000 103360 ) FS ;
    - fill_37_23 sky130_fd_sc_hd__fill_2 + PLACED ( 138460 103360 ) FS ;
    - fill_37_24 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 146740 103360 ) FS ;
    - fill_37_25 sky130_fd_sc_hd__decap_4 + PLACED ( 147200 103360 ) FS ;
    - fill_37_26 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 156400 103360 ) FS ;
    - fill_37_27 sky130_fd_sc_hd__fill_2 + PLACED ( 156860 103360 ) FS ;
    - fill_37_28 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 165140 103360 ) FS ;
    - fill_37_29 sky130_fd_sc_hd__fill_2 + PLACED ( 165600 103360 ) FS ;
    - fill_37_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 14260 103360 ) FS ;
    - fill_37_30 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 173880 103360 ) FS ;
    - fill_37_31 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 174340 103360 ) FS ;
    - fill_37_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 203320 103360 ) FS ;
    - fill_37_33 sky130_fd_sc_hd__fill_2 + PLACED ( 203780 103360 ) FS ;
    - fill_37_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 212060 103360 ) FS ;
    - fill_37_35 sky130_fd_sc_hd__fill_2 + PLACED ( 212520 103360 ) FS ;
    - fill_37_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 220800 103360 ) FS ;
    - fill_37_37 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221260 103360 ) FS ;
    - fill_37_38 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 229080 103360 ) FS ;
    - fill_37_39 sky130_fd_sc_hd__decap_4 + PLACED ( 229540 103360 ) FS ;
    - fill_37_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 40940 103360 ) FS ;
    - fill_37_40 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 231380 103360 ) FS ;
    - fill_37_41 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239200 103360 ) FS ;
    - fill_37_42 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239660 103360 ) FS ;
    - fill_37_43 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 247480 103360 ) FS ;
    - fill_37_44 sky130_fd_sc_hd__fill_2 + PLACED ( 247940 103360 ) FS ;
    - fill_37_45 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 256220 103360 ) FS ;
    - fill_37_46 sky130_fd_sc_hd__fill_2 + PLACED ( 256680 103360 ) FS ;
    - fill_37_47 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 283820 103360 ) FS ;
    - fill_37_48 sky130_fd_sc_hd__fill_2 + PLACED ( 284280 103360 ) FS ;
    - fill_37_49 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 292560 103360 ) FS ;
    - fill_37_5 sky130_fd_sc_hd__fill_2 + PLACED ( 41400 103360 ) FS ;
    - fill_37_50 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293020 103360 ) FS ;
    - fill_37_51 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 300840 103360 ) FS ;
    - fill_37_52 sky130_fd_sc_hd__fill_2 + PLACED ( 301300 103360 ) FS ;
    - fill_37_53 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 309580 103360 ) FS ;
    - fill_37_54 sky130_fd_sc_hd__decap_4 + PLACED ( 310040 103360 ) FS ;
    - fill_37_55 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 319240 103360 ) FS ;
    - fill_37_56 sky130_fd_sc_hd__fill_2 + PLACED ( 319700 103360 ) FS ;
    - fill_37_57 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 327980 103360 ) FS ;
    - fill_37_58 sky130_fd_sc_hd__fill_2 + PLACED ( 328440 103360 ) FS ;
    - fill_37_59 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 336720 103360 ) FS ;
    - fill_37_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 49680 103360 ) FS ;
    - fill_37_60 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337180 103360 ) FS ;
    - fill_37_61 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337640 103360 ) FS ;
    - fill_37_62 sky130_fd_sc_hd__decap_12 + PLACED ( 338100 103360 ) FS ;
    - fill_37_63 sky130_fd_sc_hd__decap_12 + PLACED ( 343620 103360 ) FS ;
    - fill_37_64 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 349140 103360 ) FS ;
    - fill_37_65 sky130_fd_sc_hd__decap_12 + PLACED ( 349600 103360 ) FS ;
    - fill_37_66 sky130_fd_sc_hd__fill_2 + PLACED ( 355120 103360 ) FS ;
    - fill_37_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50140 103360 ) FS ;
    - fill_37_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 57960 103360 ) FS ;
    - fill_37_9 sky130_fd_sc_hd__fill_2 + PLACED ( 58420 103360 ) FS ;
    - fill_38_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 106080 ) N ;
    - fill_38_1 sky130_fd_sc_hd__decap_12 + PLACED ( 3220 106080 ) N ;
    - fill_38_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 77280 106080 ) N ;
    - fill_38_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 86020 106080 ) N ;
    - fill_38_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 103500 106080 ) N ;
    - fill_38_13 sky130_fd_sc_hd__decap_12 + PLACED ( 103960 106080 ) N ;
    - fill_38_14 sky130_fd_sc_hd__decap_8 + PLACED ( 109480 106080 ) N ;
    - fill_38_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 113160 106080 ) N ;
    - fill_38_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138920 106080 ) N ;
    - fill_38_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 147660 106080 ) N ;
    - fill_38_18 sky130_fd_sc_hd__fill_2 + PLACED ( 148120 106080 ) N ;
    - fill_38_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 157320 106080 ) N ;
    - fill_38_2 sky130_fd_sc_hd__decap_12 + PLACED ( 8740 106080 ) N ;
    - fill_38_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 166060 106080 ) N ;
    - fill_38_21 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 183540 106080 ) N ;
    - fill_38_22 sky130_fd_sc_hd__decap_12 + PLACED ( 184000 106080 ) N ;
    - fill_38_23 sky130_fd_sc_hd__decap_12 + PLACED ( 189520 106080 ) N ;
    - fill_38_24 sky130_fd_sc_hd__fill_2 + PLACED ( 195040 106080 ) N ;
    - fill_38_25 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 230460 106080 ) N ;
    - fill_38_26 sky130_fd_sc_hd__fill_2 + PLACED ( 230920 106080 ) N ;
    - fill_38_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 257140 106080 ) N ;
    - fill_38_28 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 265880 106080 ) N ;
    - fill_38_29 sky130_fd_sc_hd__decap_12 + PLACED ( 266340 106080 ) N ;
    - fill_38_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 14260 106080 ) N ;
    - fill_38_30 sky130_fd_sc_hd__decap_8 + PLACED ( 271860 106080 ) N ;
    - fill_38_31 sky130_fd_sc_hd__fill_2 + PLACED ( 275540 106080 ) N ;
    - fill_38_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 310960 106080 ) N ;
    - fill_38_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 311420 106080 ) N ;
    - fill_38_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 320160 106080 ) N ;
    - fill_38_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 328900 106080 ) N ;
    - fill_38_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337640 106080 ) N ;
    - fill_38_37 sky130_fd_sc_hd__decap_12 + PLACED ( 338100 106080 ) N ;
    - fill_38_38 sky130_fd_sc_hd__decap_12 + PLACED ( 343620 106080 ) N ;
    - fill_38_39 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 349140 106080 ) N ;
    - fill_38_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 23000 106080 ) N ;
    - fill_38_40 sky130_fd_sc_hd__decap_12 + PLACED ( 349600 106080 ) N ;
    - fill_38_41 sky130_fd_sc_hd__fill_2 + PLACED ( 355120 106080 ) N ;
    - fill_38_5 sky130_fd_sc_hd__decap_12 + PLACED ( 23460 106080 ) N ;
    - fill_38_6 sky130_fd_sc_hd__decap_8 + PLACED ( 28980 106080 ) N ;
    - fill_38_7 sky130_fd_sc_hd__fill_2 + PLACED ( 32660 106080 ) N ;
    - fill_38_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68080 106080 ) N ;
    - fill_38_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68540 106080 ) N ;
    - fill_39_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 108800 ) FS ;
    - fill_39_1 sky130_fd_sc_hd__decap_12 + PLACED ( 3220 108800 ) FS ;
    - fill_39_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 66700 108800 ) FS ;
    - fill_39_11 sky130_fd_sc_hd__decap_4 + PLACED ( 67160 108800 ) FS ;
    - fill_39_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 76360 108800 ) FS ;
    - fill_39_13 sky130_fd_sc_hd__fill_2 + PLACED ( 76820 108800 ) FS ;
    - fill_39_14 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 85100 108800 ) FS ;
    - fill_39_15 sky130_fd_sc_hd__fill_2 + PLACED ( 85560 108800 ) FS ;
    - fill_39_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 93840 108800 ) FS ;
    - fill_39_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 94300 108800 ) FS ;
    - fill_39_18 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 120980 108800 ) FS ;
    - fill_39_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 121440 108800 ) FS ;
    - fill_39_2 sky130_fd_sc_hd__decap_12 + PLACED ( 8740 108800 ) FS ;
    - fill_39_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 129260 108800 ) FS ;
    - fill_39_21 sky130_fd_sc_hd__fill_2 + PLACED ( 129720 108800 ) FS ;
    - fill_39_22 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138000 108800 ) FS ;
    - fill_39_23 sky130_fd_sc_hd__fill_2 + PLACED ( 138460 108800 ) FS ;
    - fill_39_24 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 146740 108800 ) FS ;
    - fill_39_25 sky130_fd_sc_hd__decap_4 + PLACED ( 147200 108800 ) FS ;
    - fill_39_26 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 156400 108800 ) FS ;
    - fill_39_27 sky130_fd_sc_hd__fill_2 + PLACED ( 156860 108800 ) FS ;
    - fill_39_28 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 165140 108800 ) FS ;
    - fill_39_29 sky130_fd_sc_hd__fill_2 + PLACED ( 165600 108800 ) FS ;
    - fill_39_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 14260 108800 ) FS ;
    - fill_39_30 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 173880 108800 ) FS ;
    - fill_39_31 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 174340 108800 ) FS ;
    - fill_39_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 203320 108800 ) FS ;
    - fill_39_33 sky130_fd_sc_hd__fill_2 + PLACED ( 203780 108800 ) FS ;
    - fill_39_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 212060 108800 ) FS ;
    - fill_39_35 sky130_fd_sc_hd__fill_2 + PLACED ( 212520 108800 ) FS ;
    - fill_39_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 220800 108800 ) FS ;
    - fill_39_37 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221260 108800 ) FS ;
    - fill_39_38 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 229080 108800 ) FS ;
    - fill_39_39 sky130_fd_sc_hd__decap_4 + PLACED ( 229540 108800 ) FS ;
    - fill_39_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 40940 108800 ) FS ;
    - fill_39_40 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 231380 108800 ) FS ;
    - fill_39_41 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239200 108800 ) FS ;
    - fill_39_42 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239660 108800 ) FS ;
    - fill_39_43 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 247480 108800 ) FS ;
    - fill_39_44 sky130_fd_sc_hd__fill_2 + PLACED ( 247940 108800 ) FS ;
    - fill_39_45 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 256220 108800 ) FS ;
    - fill_39_46 sky130_fd_sc_hd__fill_2 + PLACED ( 256680 108800 ) FS ;
    - fill_39_47 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 283820 108800 ) FS ;
    - fill_39_48 sky130_fd_sc_hd__fill_2 + PLACED ( 284280 108800 ) FS ;
    - fill_39_49 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 292560 108800 ) FS ;
    - fill_39_5 sky130_fd_sc_hd__fill_2 + PLACED ( 41400 108800 ) FS ;
    - fill_39_50 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293020 108800 ) FS ;
    - fill_39_51 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 300840 108800 ) FS ;
    - fill_39_52 sky130_fd_sc_hd__fill_2 + PLACED ( 301300 108800 ) FS ;
    - fill_39_53 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 309580 108800 ) FS ;
    - fill_39_54 sky130_fd_sc_hd__decap_4 + PLACED ( 310040 108800 ) FS ;
    - fill_39_55 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 319240 108800 ) FS ;
    - fill_39_56 sky130_fd_sc_hd__fill_2 + PLACED ( 319700 108800 ) FS ;
    - fill_39_57 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 327980 108800 ) FS ;
    - fill_39_58 sky130_fd_sc_hd__fill_2 + PLACED ( 328440 108800 ) FS ;
    - fill_39_59 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 336720 108800 ) FS ;
    - fill_39_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 49680 108800 ) FS ;
    - fill_39_60 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337180 108800 ) FS ;
    - fill_39_61 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337640 108800 ) FS ;
    - fill_39_62 sky130_fd_sc_hd__decap_12 + PLACED ( 338100 108800 ) FS ;
    - fill_39_63 sky130_fd_sc_hd__decap_12 + PLACED ( 343620 108800 ) FS ;
    - fill_39_64 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 349140 108800 ) FS ;
    - fill_39_65 sky130_fd_sc_hd__decap_12 + PLACED ( 349600 108800 ) FS ;
    - fill_39_66 sky130_fd_sc_hd__fill_2 + PLACED ( 355120 108800 ) FS ;
    - fill_39_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50140 108800 ) FS ;
    - fill_39_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 57960 108800 ) FS ;
    - fill_39_9 sky130_fd_sc_hd__fill_2 + PLACED ( 58420 108800 ) FS ;
    - fill_3_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 9200 10880 ) FS ;
    - fill_3_1 sky130_fd_sc_hd__decap_8 + PLACED ( 9660 10880 ) FS ;
    - fill_3_10 sky130_fd_sc_hd__decap_4 + PLACED ( 67160 10880 ) FS ;
    - fill_3_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 76360 10880 ) FS ;
    - fill_3_12 sky130_fd_sc_hd__fill_2 + PLACED ( 76820 10880 ) FS ;
    - fill_3_13 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 85100 10880 ) FS ;
    - fill_3_14 sky130_fd_sc_hd__fill_2 + PLACED ( 85560 10880 ) FS ;
    - fill_3_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 93840 10880 ) FS ;
    - fill_3_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 94300 10880 ) FS ;
    - fill_3_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 120980 10880 ) FS ;
    - fill_3_18 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 121440 10880 ) FS ;
    - fill_3_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 129260 10880 ) FS ;
    - fill_3_2 sky130_fd_sc_hd__decap_3 + PLACED ( 13340 10880 ) FS ;
    - fill_3_20 sky130_fd_sc_hd__fill_2 + PLACED ( 129720 10880 ) FS ;
    - fill_3_21 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138000 10880 ) FS ;
    - fill_3_22 sky130_fd_sc_hd__fill_2 + PLACED ( 138460 10880 ) FS ;
    - fill_3_23 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 146740 10880 ) FS ;
    - fill_3_24 sky130_fd_sc_hd__decap_4 + PLACED ( 147200 10880 ) FS ;
    - fill_3_25 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 156400 10880 ) FS ;
    - fill_3_26 sky130_fd_sc_hd__fill_2 + PLACED ( 156860 10880 ) FS ;
    - fill_3_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 165140 10880 ) FS ;
    - fill_3_28 sky130_fd_sc_hd__fill_2 + PLACED ( 165600 10880 ) FS ;
    - fill_3_29 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 173880 10880 ) FS ;
    - fill_3_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 41400 10880 ) FS ;
    - fill_3_30 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 174340 10880 ) FS ;
    - fill_3_31 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 203320 10880 ) FS ;
    - fill_3_32 sky130_fd_sc_hd__fill_2 + PLACED ( 203780 10880 ) FS ;
    - fill_3_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 212060 10880 ) FS ;
    - fill_3_34 sky130_fd_sc_hd__fill_2 + PLACED ( 212520 10880 ) FS ;
    - fill_3_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 220800 10880 ) FS ;
    - fill_3_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221260 10880 ) FS ;
    - fill_3_37 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 229080 10880 ) FS ;
    - fill_3_38 sky130_fd_sc_hd__decap_4 + PLACED ( 229540 10880 ) FS ;
    - fill_3_39 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 231380 10880 ) FS ;
    - fill_3_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 41860 10880 ) FS ;
    - fill_3_40 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239200 10880 ) FS ;
    - fill_3_41 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239660 10880 ) FS ;
    - fill_3_42 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 247480 10880 ) FS ;
    - fill_3_43 sky130_fd_sc_hd__fill_2 + PLACED ( 247940 10880 ) FS ;
    - fill_3_44 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 256220 10880 ) FS ;
    - fill_3_45 sky130_fd_sc_hd__fill_2 + PLACED ( 256680 10880 ) FS ;
    - fill_3_46 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 283820 10880 ) FS ;
    - fill_3_47 sky130_fd_sc_hd__fill_2 + PLACED ( 284280 10880 ) FS ;
    - fill_3_48 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 292560 10880 ) FS ;
    - fill_3_49 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293020 10880 ) FS ;
    - fill_3_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 49680 10880 ) FS ;
    - fill_3_50 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 300840 10880 ) FS ;
    - fill_3_51 sky130_fd_sc_hd__fill_2 + PLACED ( 301300 10880 ) FS ;
    - fill_3_52 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 309580 10880 ) FS ;
    - fill_3_53 sky130_fd_sc_hd__decap_4 + PLACED ( 310040 10880 ) FS ;
    - fill_3_54 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 319240 10880 ) FS ;
    - fill_3_55 sky130_fd_sc_hd__fill_2 + PLACED ( 319700 10880 ) FS ;
    - fill_3_56 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 327980 10880 ) FS ;
    - fill_3_57 sky130_fd_sc_hd__fill_2 + PLACED ( 328440 10880 ) FS ;
    - fill_3_58 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 336720 10880 ) FS ;
    - fill_3_59 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337180 10880 ) FS ;
    - fill_3_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50140 10880 ) FS ;
    - fill_3_60 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 349600 10880 ) FS ;
    - fill_3_61 sky130_fd_sc_hd__decap_12 + PLACED ( 350060 10880 ) FS ;
    - fill_3_62 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 355580 10880 ) FS ;
    - fill_3_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 57960 10880 ) FS ;
    - fill_3_8 sky130_fd_sc_hd__fill_2 + PLACED ( 58420 10880 ) FS ;
    - fill_3_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 66700 10880 ) FS ;
    - fill_40_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 111520 ) N ;
    - fill_40_1 sky130_fd_sc_hd__decap_12 + PLACED ( 3220 111520 ) N ;
    - fill_40_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 77280 111520 ) N ;
    - fill_40_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 86020 111520 ) N ;
    - fill_40_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 103500 111520 ) N ;
    - fill_40_13 sky130_fd_sc_hd__decap_12 + PLACED ( 103960 111520 ) N ;
    - fill_40_14 sky130_fd_sc_hd__decap_8 + PLACED ( 109480 111520 ) N ;
    - fill_40_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 113160 111520 ) N ;
    - fill_40_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138920 111520 ) N ;
    - fill_40_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 147660 111520 ) N ;
    - fill_40_18 sky130_fd_sc_hd__fill_2 + PLACED ( 148120 111520 ) N ;
    - fill_40_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 157320 111520 ) N ;
    - fill_40_2 sky130_fd_sc_hd__decap_12 + PLACED ( 8740 111520 ) N ;
    - fill_40_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 166060 111520 ) N ;
    - fill_40_21 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 183540 111520 ) N ;
    - fill_40_22 sky130_fd_sc_hd__decap_12 + PLACED ( 184000 111520 ) N ;
    - fill_40_23 sky130_fd_sc_hd__decap_12 + PLACED ( 189520 111520 ) N ;
    - fill_40_24 sky130_fd_sc_hd__fill_2 + PLACED ( 195040 111520 ) N ;
    - fill_40_25 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 230460 111520 ) N ;
    - fill_40_26 sky130_fd_sc_hd__fill_2 + PLACED ( 230920 111520 ) N ;
    - fill_40_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 257140 111520 ) N ;
    - fill_40_28 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 265880 111520 ) N ;
    - fill_40_29 sky130_fd_sc_hd__decap_12 + PLACED ( 266340 111520 ) N ;
    - fill_40_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 14260 111520 ) N ;
    - fill_40_30 sky130_fd_sc_hd__decap_8 + PLACED ( 271860 111520 ) N ;
    - fill_40_31 sky130_fd_sc_hd__fill_2 + PLACED ( 275540 111520 ) N ;
    - fill_40_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 310960 111520 ) N ;
    - fill_40_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 311420 111520 ) N ;
    - fill_40_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 320160 111520 ) N ;
    - fill_40_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 328900 111520 ) N ;
    - fill_40_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337640 111520 ) N ;
    - fill_40_37 sky130_fd_sc_hd__decap_12 + PLACED ( 338100 111520 ) N ;
    - fill_40_38 sky130_fd_sc_hd__decap_12 + PLACED ( 343620 111520 ) N ;
    - fill_40_39 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 349140 111520 ) N ;
    - fill_40_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 23000 111520 ) N ;
    - fill_40_40 sky130_fd_sc_hd__decap_12 + PLACED ( 349600 111520 ) N ;
    - fill_40_41 sky130_fd_sc_hd__fill_2 + PLACED ( 355120 111520 ) N ;
    - fill_40_5 sky130_fd_sc_hd__decap_12 + PLACED ( 23460 111520 ) N ;
    - fill_40_6 sky130_fd_sc_hd__decap_8 + PLACED ( 28980 111520 ) N ;
    - fill_40_7 sky130_fd_sc_hd__fill_2 + PLACED ( 32660 111520 ) N ;
    - fill_40_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68080 111520 ) N ;
    - fill_40_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68540 111520 ) N ;
    - fill_41_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 114240 ) FS ;
    - fill_41_1 sky130_fd_sc_hd__decap_12 + PLACED ( 3220 114240 ) FS ;
    - fill_41_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 66700 114240 ) FS ;
    - fill_41_11 sky130_fd_sc_hd__decap_4 + PLACED ( 67160 114240 ) FS ;
    - fill_41_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 76360 114240 ) FS ;
    - fill_41_13 sky130_fd_sc_hd__fill_2 + PLACED ( 76820 114240 ) FS ;
    - fill_41_14 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 85100 114240 ) FS ;
    - fill_41_15 sky130_fd_sc_hd__fill_2 + PLACED ( 85560 114240 ) FS ;
    - fill_41_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 93840 114240 ) FS ;
    - fill_41_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 94300 114240 ) FS ;
    - fill_41_18 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 120980 114240 ) FS ;
    - fill_41_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 121440 114240 ) FS ;
    - fill_41_2 sky130_fd_sc_hd__decap_12 + PLACED ( 8740 114240 ) FS ;
    - fill_41_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 129260 114240 ) FS ;
    - fill_41_21 sky130_fd_sc_hd__fill_2 + PLACED ( 129720 114240 ) FS ;
    - fill_41_22 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138000 114240 ) FS ;
    - fill_41_23 sky130_fd_sc_hd__fill_2 + PLACED ( 138460 114240 ) FS ;
    - fill_41_24 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 146740 114240 ) FS ;
    - fill_41_25 sky130_fd_sc_hd__decap_4 + PLACED ( 147200 114240 ) FS ;
    - fill_41_26 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 156400 114240 ) FS ;
    - fill_41_27 sky130_fd_sc_hd__fill_2 + PLACED ( 156860 114240 ) FS ;
    - fill_41_28 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 165140 114240 ) FS ;
    - fill_41_29 sky130_fd_sc_hd__fill_2 + PLACED ( 165600 114240 ) FS ;
    - fill_41_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 14260 114240 ) FS ;
    - fill_41_30 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 173880 114240 ) FS ;
    - fill_41_31 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 174340 114240 ) FS ;
    - fill_41_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 203320 114240 ) FS ;
    - fill_41_33 sky130_fd_sc_hd__fill_2 + PLACED ( 203780 114240 ) FS ;
    - fill_41_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 212060 114240 ) FS ;
    - fill_41_35 sky130_fd_sc_hd__fill_2 + PLACED ( 212520 114240 ) FS ;
    - fill_41_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 220800 114240 ) FS ;
    - fill_41_37 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221260 114240 ) FS ;
    - fill_41_38 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 229080 114240 ) FS ;
    - fill_41_39 sky130_fd_sc_hd__decap_4 + PLACED ( 229540 114240 ) FS ;
    - fill_41_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 40940 114240 ) FS ;
    - fill_41_40 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 231380 114240 ) FS ;
    - fill_41_41 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239200 114240 ) FS ;
    - fill_41_42 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239660 114240 ) FS ;
    - fill_41_43 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 247480 114240 ) FS ;
    - fill_41_44 sky130_fd_sc_hd__fill_2 + PLACED ( 247940 114240 ) FS ;
    - fill_41_45 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 256220 114240 ) FS ;
    - fill_41_46 sky130_fd_sc_hd__fill_2 + PLACED ( 256680 114240 ) FS ;
    - fill_41_47 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 283820 114240 ) FS ;
    - fill_41_48 sky130_fd_sc_hd__fill_2 + PLACED ( 284280 114240 ) FS ;
    - fill_41_49 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 292560 114240 ) FS ;
    - fill_41_5 sky130_fd_sc_hd__fill_2 + PLACED ( 41400 114240 ) FS ;
    - fill_41_50 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293020 114240 ) FS ;
    - fill_41_51 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 300840 114240 ) FS ;
    - fill_41_52 sky130_fd_sc_hd__fill_2 + PLACED ( 301300 114240 ) FS ;
    - fill_41_53 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 309580 114240 ) FS ;
    - fill_41_54 sky130_fd_sc_hd__decap_4 + PLACED ( 310040 114240 ) FS ;
    - fill_41_55 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 319240 114240 ) FS ;
    - fill_41_56 sky130_fd_sc_hd__fill_2 + PLACED ( 319700 114240 ) FS ;
    - fill_41_57 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 327980 114240 ) FS ;
    - fill_41_58 sky130_fd_sc_hd__fill_2 + PLACED ( 328440 114240 ) FS ;
    - fill_41_59 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 336720 114240 ) FS ;
    - fill_41_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 49680 114240 ) FS ;
    - fill_41_60 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337180 114240 ) FS ;
    - fill_41_61 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337640 114240 ) FS ;
    - fill_41_62 sky130_fd_sc_hd__decap_12 + PLACED ( 338100 114240 ) FS ;
    - fill_41_63 sky130_fd_sc_hd__decap_12 + PLACED ( 343620 114240 ) FS ;
    - fill_41_64 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 349140 114240 ) FS ;
    - fill_41_65 sky130_fd_sc_hd__decap_12 + PLACED ( 349600 114240 ) FS ;
    - fill_41_66 sky130_fd_sc_hd__fill_2 + PLACED ( 355120 114240 ) FS ;
    - fill_41_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50140 114240 ) FS ;
    - fill_41_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 57960 114240 ) FS ;
    - fill_41_9 sky130_fd_sc_hd__fill_2 + PLACED ( 58420 114240 ) FS ;
    - fill_42_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 116960 ) N ;
    - fill_42_1 sky130_fd_sc_hd__decap_12 + PLACED ( 3220 116960 ) N ;
    - fill_42_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 77280 116960 ) N ;
    - fill_42_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 86020 116960 ) N ;
    - fill_42_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 103500 116960 ) N ;
    - fill_42_13 sky130_fd_sc_hd__decap_12 + PLACED ( 103960 116960 ) N ;
    - fill_42_14 sky130_fd_sc_hd__decap_8 + PLACED ( 109480 116960 ) N ;
    - fill_42_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 113160 116960 ) N ;
    - fill_42_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138920 116960 ) N ;
    - fill_42_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 147660 116960 ) N ;
    - fill_42_18 sky130_fd_sc_hd__fill_2 + PLACED ( 148120 116960 ) N ;
    - fill_42_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 157320 116960 ) N ;
    - fill_42_2 sky130_fd_sc_hd__decap_12 + PLACED ( 8740 116960 ) N ;
    - fill_42_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 166060 116960 ) N ;
    - fill_42_21 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 183540 116960 ) N ;
    - fill_42_22 sky130_fd_sc_hd__decap_12 + PLACED ( 184000 116960 ) N ;
    - fill_42_23 sky130_fd_sc_hd__decap_12 + PLACED ( 189520 116960 ) N ;
    - fill_42_24 sky130_fd_sc_hd__fill_2 + PLACED ( 195040 116960 ) N ;
    - fill_42_25 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 230460 116960 ) N ;
    - fill_42_26 sky130_fd_sc_hd__fill_2 + PLACED ( 230920 116960 ) N ;
    - fill_42_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 257140 116960 ) N ;
    - fill_42_28 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 265880 116960 ) N ;
    - fill_42_29 sky130_fd_sc_hd__decap_12 + PLACED ( 266340 116960 ) N ;
    - fill_42_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 14260 116960 ) N ;
    - fill_42_30 sky130_fd_sc_hd__decap_8 + PLACED ( 271860 116960 ) N ;
    - fill_42_31 sky130_fd_sc_hd__fill_2 + PLACED ( 275540 116960 ) N ;
    - fill_42_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 310960 116960 ) N ;
    - fill_42_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 311420 116960 ) N ;
    - fill_42_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 320160 116960 ) N ;
    - fill_42_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 328900 116960 ) N ;
    - fill_42_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337640 116960 ) N ;
    - fill_42_37 sky130_fd_sc_hd__decap_12 + PLACED ( 338100 116960 ) N ;
    - fill_42_38 sky130_fd_sc_hd__decap_12 + PLACED ( 343620 116960 ) N ;
    - fill_42_39 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 349140 116960 ) N ;
    - fill_42_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 23000 116960 ) N ;
    - fill_42_40 sky130_fd_sc_hd__decap_12 + PLACED ( 349600 116960 ) N ;
    - fill_42_41 sky130_fd_sc_hd__fill_2 + PLACED ( 355120 116960 ) N ;
    - fill_42_5 sky130_fd_sc_hd__decap_12 + PLACED ( 23460 116960 ) N ;
    - fill_42_6 sky130_fd_sc_hd__decap_8 + PLACED ( 28980 116960 ) N ;
    - fill_42_7 sky130_fd_sc_hd__fill_2 + PLACED ( 32660 116960 ) N ;
    - fill_42_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68080 116960 ) N ;
    - fill_42_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68540 116960 ) N ;
    - fill_43_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 119680 ) FS ;
    - fill_43_1 sky130_fd_sc_hd__decap_12 + PLACED ( 3220 119680 ) FS ;
    - fill_43_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 66700 119680 ) FS ;
    - fill_43_11 sky130_fd_sc_hd__decap_4 + PLACED ( 67160 119680 ) FS ;
    - fill_43_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 76360 119680 ) FS ;
    - fill_43_13 sky130_fd_sc_hd__fill_2 + PLACED ( 76820 119680 ) FS ;
    - fill_43_14 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 85100 119680 ) FS ;
    - fill_43_15 sky130_fd_sc_hd__fill_2 + PLACED ( 85560 119680 ) FS ;
    - fill_43_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 93840 119680 ) FS ;
    - fill_43_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 94300 119680 ) FS ;
    - fill_43_18 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 120980 119680 ) FS ;
    - fill_43_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 121440 119680 ) FS ;
    - fill_43_2 sky130_fd_sc_hd__decap_12 + PLACED ( 8740 119680 ) FS ;
    - fill_43_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 129260 119680 ) FS ;
    - fill_43_21 sky130_fd_sc_hd__fill_2 + PLACED ( 129720 119680 ) FS ;
    - fill_43_22 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138000 119680 ) FS ;
    - fill_43_23 sky130_fd_sc_hd__fill_2 + PLACED ( 138460 119680 ) FS ;
    - fill_43_24 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 146740 119680 ) FS ;
    - fill_43_25 sky130_fd_sc_hd__decap_4 + PLACED ( 147200 119680 ) FS ;
    - fill_43_26 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 156400 119680 ) FS ;
    - fill_43_27 sky130_fd_sc_hd__fill_2 + PLACED ( 156860 119680 ) FS ;
    - fill_43_28 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 165140 119680 ) FS ;
    - fill_43_29 sky130_fd_sc_hd__fill_2 + PLACED ( 165600 119680 ) FS ;
    - fill_43_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 14260 119680 ) FS ;
    - fill_43_30 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 173880 119680 ) FS ;
    - fill_43_31 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 174340 119680 ) FS ;
    - fill_43_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 203320 119680 ) FS ;
    - fill_43_33 sky130_fd_sc_hd__fill_2 + PLACED ( 203780 119680 ) FS ;
    - fill_43_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 212060 119680 ) FS ;
    - fill_43_35 sky130_fd_sc_hd__fill_2 + PLACED ( 212520 119680 ) FS ;
    - fill_43_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 220800 119680 ) FS ;
    - fill_43_37 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221260 119680 ) FS ;
    - fill_43_38 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 229080 119680 ) FS ;
    - fill_43_39 sky130_fd_sc_hd__decap_4 + PLACED ( 229540 119680 ) FS ;
    - fill_43_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 40940 119680 ) FS ;
    - fill_43_40 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 231380 119680 ) FS ;
    - fill_43_41 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239200 119680 ) FS ;
    - fill_43_42 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239660 119680 ) FS ;
    - fill_43_43 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 247480 119680 ) FS ;
    - fill_43_44 sky130_fd_sc_hd__fill_2 + PLACED ( 247940 119680 ) FS ;
    - fill_43_45 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 256220 119680 ) FS ;
    - fill_43_46 sky130_fd_sc_hd__fill_2 + PLACED ( 256680 119680 ) FS ;
    - fill_43_47 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 283820 119680 ) FS ;
    - fill_43_48 sky130_fd_sc_hd__fill_2 + PLACED ( 284280 119680 ) FS ;
    - fill_43_49 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 292560 119680 ) FS ;
    - fill_43_5 sky130_fd_sc_hd__fill_2 + PLACED ( 41400 119680 ) FS ;
    - fill_43_50 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293020 119680 ) FS ;
    - fill_43_51 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 300840 119680 ) FS ;
    - fill_43_52 sky130_fd_sc_hd__fill_2 + PLACED ( 301300 119680 ) FS ;
    - fill_43_53 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 309580 119680 ) FS ;
    - fill_43_54 sky130_fd_sc_hd__decap_4 + PLACED ( 310040 119680 ) FS ;
    - fill_43_55 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 319240 119680 ) FS ;
    - fill_43_56 sky130_fd_sc_hd__fill_2 + PLACED ( 319700 119680 ) FS ;
    - fill_43_57 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 327980 119680 ) FS ;
    - fill_43_58 sky130_fd_sc_hd__fill_2 + PLACED ( 328440 119680 ) FS ;
    - fill_43_59 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 336720 119680 ) FS ;
    - fill_43_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 49680 119680 ) FS ;
    - fill_43_60 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337180 119680 ) FS ;
    - fill_43_61 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337640 119680 ) FS ;
    - fill_43_62 sky130_fd_sc_hd__decap_12 + PLACED ( 338100 119680 ) FS ;
    - fill_43_63 sky130_fd_sc_hd__decap_12 + PLACED ( 343620 119680 ) FS ;
    - fill_43_64 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 349140 119680 ) FS ;
    - fill_43_65 sky130_fd_sc_hd__decap_12 + PLACED ( 349600 119680 ) FS ;
    - fill_43_66 sky130_fd_sc_hd__fill_2 + PLACED ( 355120 119680 ) FS ;
    - fill_43_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50140 119680 ) FS ;
    - fill_43_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 57960 119680 ) FS ;
    - fill_43_9 sky130_fd_sc_hd__fill_2 + PLACED ( 58420 119680 ) FS ;
    - fill_44_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 122400 ) N ;
    - fill_44_1 sky130_fd_sc_hd__decap_12 + PLACED ( 3220 122400 ) N ;
    - fill_44_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 77280 122400 ) N ;
    - fill_44_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 86020 122400 ) N ;
    - fill_44_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 103500 122400 ) N ;
    - fill_44_13 sky130_fd_sc_hd__decap_12 + PLACED ( 103960 122400 ) N ;
    - fill_44_14 sky130_fd_sc_hd__decap_8 + PLACED ( 109480 122400 ) N ;
    - fill_44_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 113160 122400 ) N ;
    - fill_44_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138920 122400 ) N ;
    - fill_44_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 147660 122400 ) N ;
    - fill_44_18 sky130_fd_sc_hd__fill_2 + PLACED ( 148120 122400 ) N ;
    - fill_44_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 157320 122400 ) N ;
    - fill_44_2 sky130_fd_sc_hd__decap_12 + PLACED ( 8740 122400 ) N ;
    - fill_44_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 166060 122400 ) N ;
    - fill_44_21 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 183540 122400 ) N ;
    - fill_44_22 sky130_fd_sc_hd__decap_12 + PLACED ( 184000 122400 ) N ;
    - fill_44_23 sky130_fd_sc_hd__decap_12 + PLACED ( 189520 122400 ) N ;
    - fill_44_24 sky130_fd_sc_hd__fill_2 + PLACED ( 195040 122400 ) N ;
    - fill_44_25 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 230460 122400 ) N ;
    - fill_44_26 sky130_fd_sc_hd__fill_2 + PLACED ( 230920 122400 ) N ;
    - fill_44_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 257140 122400 ) N ;
    - fill_44_28 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 265880 122400 ) N ;
    - fill_44_29 sky130_fd_sc_hd__decap_12 + PLACED ( 266340 122400 ) N ;
    - fill_44_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 14260 122400 ) N ;
    - fill_44_30 sky130_fd_sc_hd__decap_8 + PLACED ( 271860 122400 ) N ;
    - fill_44_31 sky130_fd_sc_hd__fill_2 + PLACED ( 275540 122400 ) N ;
    - fill_44_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 310960 122400 ) N ;
    - fill_44_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 311420 122400 ) N ;
    - fill_44_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 320160 122400 ) N ;
    - fill_44_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 328900 122400 ) N ;
    - fill_44_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337640 122400 ) N ;
    - fill_44_37 sky130_fd_sc_hd__decap_12 + PLACED ( 338100 122400 ) N ;
    - fill_44_38 sky130_fd_sc_hd__decap_12 + PLACED ( 343620 122400 ) N ;
    - fill_44_39 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 349140 122400 ) N ;
    - fill_44_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 23000 122400 ) N ;
    - fill_44_40 sky130_fd_sc_hd__decap_12 + PLACED ( 349600 122400 ) N ;
    - fill_44_41 sky130_fd_sc_hd__fill_2 + PLACED ( 355120 122400 ) N ;
    - fill_44_5 sky130_fd_sc_hd__decap_12 + PLACED ( 23460 122400 ) N ;
    - fill_44_6 sky130_fd_sc_hd__decap_8 + PLACED ( 28980 122400 ) N ;
    - fill_44_7 sky130_fd_sc_hd__fill_2 + PLACED ( 32660 122400 ) N ;
    - fill_44_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68080 122400 ) N ;
    - fill_44_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68540 122400 ) N ;
    - fill_45_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 125120 ) FS ;
    - fill_45_1 sky130_fd_sc_hd__decap_12 + PLACED ( 3220 125120 ) FS ;
    - fill_45_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 66700 125120 ) FS ;
    - fill_45_11 sky130_fd_sc_hd__decap_4 + PLACED ( 67160 125120 ) FS ;
    - fill_45_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 76360 125120 ) FS ;
    - fill_45_13 sky130_fd_sc_hd__fill_2 + PLACED ( 76820 125120 ) FS ;
    - fill_45_14 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 85100 125120 ) FS ;
    - fill_45_15 sky130_fd_sc_hd__fill_2 + PLACED ( 85560 125120 ) FS ;
    - fill_45_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 93840 125120 ) FS ;
    - fill_45_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 94300 125120 ) FS ;
    - fill_45_18 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 120980 125120 ) FS ;
    - fill_45_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 121440 125120 ) FS ;
    - fill_45_2 sky130_fd_sc_hd__decap_12 + PLACED ( 8740 125120 ) FS ;
    - fill_45_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 129260 125120 ) FS ;
    - fill_45_21 sky130_fd_sc_hd__fill_2 + PLACED ( 129720 125120 ) FS ;
    - fill_45_22 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138000 125120 ) FS ;
    - fill_45_23 sky130_fd_sc_hd__fill_2 + PLACED ( 138460 125120 ) FS ;
    - fill_45_24 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 146740 125120 ) FS ;
    - fill_45_25 sky130_fd_sc_hd__decap_4 + PLACED ( 147200 125120 ) FS ;
    - fill_45_26 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 156400 125120 ) FS ;
    - fill_45_27 sky130_fd_sc_hd__fill_2 + PLACED ( 156860 125120 ) FS ;
    - fill_45_28 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 165140 125120 ) FS ;
    - fill_45_29 sky130_fd_sc_hd__fill_2 + PLACED ( 165600 125120 ) FS ;
    - fill_45_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 14260 125120 ) FS ;
    - fill_45_30 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 173880 125120 ) FS ;
    - fill_45_31 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 174340 125120 ) FS ;
    - fill_45_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 203320 125120 ) FS ;
    - fill_45_33 sky130_fd_sc_hd__fill_2 + PLACED ( 203780 125120 ) FS ;
    - fill_45_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 212060 125120 ) FS ;
    - fill_45_35 sky130_fd_sc_hd__fill_2 + PLACED ( 212520 125120 ) FS ;
    - fill_45_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 220800 125120 ) FS ;
    - fill_45_37 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221260 125120 ) FS ;
    - fill_45_38 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 229080 125120 ) FS ;
    - fill_45_39 sky130_fd_sc_hd__decap_4 + PLACED ( 229540 125120 ) FS ;
    - fill_45_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 40940 125120 ) FS ;
    - fill_45_40 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 231380 125120 ) FS ;
    - fill_45_41 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239200 125120 ) FS ;
    - fill_45_42 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239660 125120 ) FS ;
    - fill_45_43 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 247480 125120 ) FS ;
    - fill_45_44 sky130_fd_sc_hd__fill_2 + PLACED ( 247940 125120 ) FS ;
    - fill_45_45 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 256220 125120 ) FS ;
    - fill_45_46 sky130_fd_sc_hd__fill_2 + PLACED ( 256680 125120 ) FS ;
    - fill_45_47 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 283820 125120 ) FS ;
    - fill_45_48 sky130_fd_sc_hd__fill_2 + PLACED ( 284280 125120 ) FS ;
    - fill_45_49 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 292560 125120 ) FS ;
    - fill_45_5 sky130_fd_sc_hd__fill_2 + PLACED ( 41400 125120 ) FS ;
    - fill_45_50 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293020 125120 ) FS ;
    - fill_45_51 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 300840 125120 ) FS ;
    - fill_45_52 sky130_fd_sc_hd__fill_2 + PLACED ( 301300 125120 ) FS ;
    - fill_45_53 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 309580 125120 ) FS ;
    - fill_45_54 sky130_fd_sc_hd__decap_4 + PLACED ( 310040 125120 ) FS ;
    - fill_45_55 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 319240 125120 ) FS ;
    - fill_45_56 sky130_fd_sc_hd__fill_2 + PLACED ( 319700 125120 ) FS ;
    - fill_45_57 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 327980 125120 ) FS ;
    - fill_45_58 sky130_fd_sc_hd__fill_2 + PLACED ( 328440 125120 ) FS ;
    - fill_45_59 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 336720 125120 ) FS ;
    - fill_45_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 49680 125120 ) FS ;
    - fill_45_60 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337180 125120 ) FS ;
    - fill_45_61 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337640 125120 ) FS ;
    - fill_45_62 sky130_fd_sc_hd__decap_12 + PLACED ( 338100 125120 ) FS ;
    - fill_45_63 sky130_fd_sc_hd__decap_12 + PLACED ( 343620 125120 ) FS ;
    - fill_45_64 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 349140 125120 ) FS ;
    - fill_45_65 sky130_fd_sc_hd__decap_12 + PLACED ( 349600 125120 ) FS ;
    - fill_45_66 sky130_fd_sc_hd__fill_2 + PLACED ( 355120 125120 ) FS ;
    - fill_45_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50140 125120 ) FS ;
    - fill_45_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 57960 125120 ) FS ;
    - fill_45_9 sky130_fd_sc_hd__fill_2 + PLACED ( 58420 125120 ) FS ;
    - fill_46_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 127840 ) N ;
    - fill_46_1 sky130_fd_sc_hd__decap_12 + PLACED ( 3220 127840 ) N ;
    - fill_46_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 77280 127840 ) N ;
    - fill_46_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 86020 127840 ) N ;
    - fill_46_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 103500 127840 ) N ;
    - fill_46_13 sky130_fd_sc_hd__decap_12 + PLACED ( 103960 127840 ) N ;
    - fill_46_14 sky130_fd_sc_hd__decap_8 + PLACED ( 109480 127840 ) N ;
    - fill_46_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 113160 127840 ) N ;
    - fill_46_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138920 127840 ) N ;
    - fill_46_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 147660 127840 ) N ;
    - fill_46_18 sky130_fd_sc_hd__fill_2 + PLACED ( 148120 127840 ) N ;
    - fill_46_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 157320 127840 ) N ;
    - fill_46_2 sky130_fd_sc_hd__decap_12 + PLACED ( 8740 127840 ) N ;
    - fill_46_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 166060 127840 ) N ;
    - fill_46_21 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 183540 127840 ) N ;
    - fill_46_22 sky130_fd_sc_hd__decap_12 + PLACED ( 184000 127840 ) N ;
    - fill_46_23 sky130_fd_sc_hd__decap_12 + PLACED ( 189520 127840 ) N ;
    - fill_46_24 sky130_fd_sc_hd__fill_2 + PLACED ( 195040 127840 ) N ;
    - fill_46_25 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 230460 127840 ) N ;
    - fill_46_26 sky130_fd_sc_hd__fill_2 + PLACED ( 230920 127840 ) N ;
    - fill_46_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 257140 127840 ) N ;
    - fill_46_28 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 265880 127840 ) N ;
    - fill_46_29 sky130_fd_sc_hd__decap_12 + PLACED ( 266340 127840 ) N ;
    - fill_46_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 14260 127840 ) N ;
    - fill_46_30 sky130_fd_sc_hd__decap_8 + PLACED ( 271860 127840 ) N ;
    - fill_46_31 sky130_fd_sc_hd__fill_2 + PLACED ( 275540 127840 ) N ;
    - fill_46_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 310960 127840 ) N ;
    - fill_46_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 311420 127840 ) N ;
    - fill_46_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 320160 127840 ) N ;
    - fill_46_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 328900 127840 ) N ;
    - fill_46_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337640 127840 ) N ;
    - fill_46_37 sky130_fd_sc_hd__decap_12 + PLACED ( 338100 127840 ) N ;
    - fill_46_38 sky130_fd_sc_hd__decap_12 + PLACED ( 343620 127840 ) N ;
    - fill_46_39 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 349140 127840 ) N ;
    - fill_46_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 23000 127840 ) N ;
    - fill_46_40 sky130_fd_sc_hd__decap_12 + PLACED ( 349600 127840 ) N ;
    - fill_46_41 sky130_fd_sc_hd__fill_2 + PLACED ( 355120 127840 ) N ;
    - fill_46_5 sky130_fd_sc_hd__decap_12 + PLACED ( 23460 127840 ) N ;
    - fill_46_6 sky130_fd_sc_hd__decap_8 + PLACED ( 28980 127840 ) N ;
    - fill_46_7 sky130_fd_sc_hd__fill_2 + PLACED ( 32660 127840 ) N ;
    - fill_46_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68080 127840 ) N ;
    - fill_46_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68540 127840 ) N ;
    - fill_47_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 130560 ) FS ;
    - fill_47_1 sky130_fd_sc_hd__decap_12 + PLACED ( 3220 130560 ) FS ;
    - fill_47_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 66700 130560 ) FS ;
    - fill_47_11 sky130_fd_sc_hd__decap_4 + PLACED ( 67160 130560 ) FS ;
    - fill_47_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 76360 130560 ) FS ;
    - fill_47_13 sky130_fd_sc_hd__fill_2 + PLACED ( 76820 130560 ) FS ;
    - fill_47_14 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 85100 130560 ) FS ;
    - fill_47_15 sky130_fd_sc_hd__fill_2 + PLACED ( 85560 130560 ) FS ;
    - fill_47_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 93840 130560 ) FS ;
    - fill_47_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 94300 130560 ) FS ;
    - fill_47_18 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 120980 130560 ) FS ;
    - fill_47_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 121440 130560 ) FS ;
    - fill_47_2 sky130_fd_sc_hd__decap_12 + PLACED ( 8740 130560 ) FS ;
    - fill_47_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 129260 130560 ) FS ;
    - fill_47_21 sky130_fd_sc_hd__fill_2 + PLACED ( 129720 130560 ) FS ;
    - fill_47_22 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138000 130560 ) FS ;
    - fill_47_23 sky130_fd_sc_hd__fill_2 + PLACED ( 138460 130560 ) FS ;
    - fill_47_24 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 146740 130560 ) FS ;
    - fill_47_25 sky130_fd_sc_hd__decap_4 + PLACED ( 147200 130560 ) FS ;
    - fill_47_26 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 156400 130560 ) FS ;
    - fill_47_27 sky130_fd_sc_hd__fill_2 + PLACED ( 156860 130560 ) FS ;
    - fill_47_28 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 165140 130560 ) FS ;
    - fill_47_29 sky130_fd_sc_hd__fill_2 + PLACED ( 165600 130560 ) FS ;
    - fill_47_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 14260 130560 ) FS ;
    - fill_47_30 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 173880 130560 ) FS ;
    - fill_47_31 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 174340 130560 ) FS ;
    - fill_47_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 203320 130560 ) FS ;
    - fill_47_33 sky130_fd_sc_hd__fill_2 + PLACED ( 203780 130560 ) FS ;
    - fill_47_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 212060 130560 ) FS ;
    - fill_47_35 sky130_fd_sc_hd__fill_2 + PLACED ( 212520 130560 ) FS ;
    - fill_47_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 220800 130560 ) FS ;
    - fill_47_37 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221260 130560 ) FS ;
    - fill_47_38 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 229080 130560 ) FS ;
    - fill_47_39 sky130_fd_sc_hd__decap_4 + PLACED ( 229540 130560 ) FS ;
    - fill_47_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 40940 130560 ) FS ;
    - fill_47_40 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 231380 130560 ) FS ;
    - fill_47_41 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239200 130560 ) FS ;
    - fill_47_42 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239660 130560 ) FS ;
    - fill_47_43 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 247480 130560 ) FS ;
    - fill_47_44 sky130_fd_sc_hd__fill_2 + PLACED ( 247940 130560 ) FS ;
    - fill_47_45 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 256220 130560 ) FS ;
    - fill_47_46 sky130_fd_sc_hd__fill_2 + PLACED ( 256680 130560 ) FS ;
    - fill_47_47 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 283820 130560 ) FS ;
    - fill_47_48 sky130_fd_sc_hd__fill_2 + PLACED ( 284280 130560 ) FS ;
    - fill_47_49 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 292560 130560 ) FS ;
    - fill_47_5 sky130_fd_sc_hd__fill_2 + PLACED ( 41400 130560 ) FS ;
    - fill_47_50 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293020 130560 ) FS ;
    - fill_47_51 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 300840 130560 ) FS ;
    - fill_47_52 sky130_fd_sc_hd__fill_2 + PLACED ( 301300 130560 ) FS ;
    - fill_47_53 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 309580 130560 ) FS ;
    - fill_47_54 sky130_fd_sc_hd__decap_4 + PLACED ( 310040 130560 ) FS ;
    - fill_47_55 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 319240 130560 ) FS ;
    - fill_47_56 sky130_fd_sc_hd__fill_2 + PLACED ( 319700 130560 ) FS ;
    - fill_47_57 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 327980 130560 ) FS ;
    - fill_47_58 sky130_fd_sc_hd__fill_2 + PLACED ( 328440 130560 ) FS ;
    - fill_47_59 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 336720 130560 ) FS ;
    - fill_47_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 49680 130560 ) FS ;
    - fill_47_60 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337180 130560 ) FS ;
    - fill_47_61 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337640 130560 ) FS ;
    - fill_47_62 sky130_fd_sc_hd__decap_12 + PLACED ( 338100 130560 ) FS ;
    - fill_47_63 sky130_fd_sc_hd__decap_12 + PLACED ( 343620 130560 ) FS ;
    - fill_47_64 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 349140 130560 ) FS ;
    - fill_47_65 sky130_fd_sc_hd__decap_12 + PLACED ( 349600 130560 ) FS ;
    - fill_47_66 sky130_fd_sc_hd__fill_2 + PLACED ( 355120 130560 ) FS ;
    - fill_47_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50140 130560 ) FS ;
    - fill_47_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 57960 130560 ) FS ;
    - fill_47_9 sky130_fd_sc_hd__fill_2 + PLACED ( 58420 130560 ) FS ;
    - fill_48_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 133280 ) N ;
    - fill_48_1 sky130_fd_sc_hd__decap_12 + PLACED ( 3220 133280 ) N ;
    - fill_48_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 77280 133280 ) N ;
    - fill_48_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 86020 133280 ) N ;
    - fill_48_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 103500 133280 ) N ;
    - fill_48_13 sky130_fd_sc_hd__decap_12 + PLACED ( 103960 133280 ) N ;
    - fill_48_14 sky130_fd_sc_hd__decap_8 + PLACED ( 109480 133280 ) N ;
    - fill_48_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 113160 133280 ) N ;
    - fill_48_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138920 133280 ) N ;
    - fill_48_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 147660 133280 ) N ;
    - fill_48_18 sky130_fd_sc_hd__fill_2 + PLACED ( 148120 133280 ) N ;
    - fill_48_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 157320 133280 ) N ;
    - fill_48_2 sky130_fd_sc_hd__decap_12 + PLACED ( 8740 133280 ) N ;
    - fill_48_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 166060 133280 ) N ;
    - fill_48_21 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 183540 133280 ) N ;
    - fill_48_22 sky130_fd_sc_hd__decap_12 + PLACED ( 184000 133280 ) N ;
    - fill_48_23 sky130_fd_sc_hd__decap_12 + PLACED ( 189520 133280 ) N ;
    - fill_48_24 sky130_fd_sc_hd__fill_2 + PLACED ( 195040 133280 ) N ;
    - fill_48_25 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 230460 133280 ) N ;
    - fill_48_26 sky130_fd_sc_hd__fill_2 + PLACED ( 230920 133280 ) N ;
    - fill_48_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 257140 133280 ) N ;
    - fill_48_28 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 265880 133280 ) N ;
    - fill_48_29 sky130_fd_sc_hd__decap_12 + PLACED ( 266340 133280 ) N ;
    - fill_48_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 14260 133280 ) N ;
    - fill_48_30 sky130_fd_sc_hd__decap_8 + PLACED ( 271860 133280 ) N ;
    - fill_48_31 sky130_fd_sc_hd__fill_2 + PLACED ( 275540 133280 ) N ;
    - fill_48_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 310960 133280 ) N ;
    - fill_48_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 311420 133280 ) N ;
    - fill_48_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 320160 133280 ) N ;
    - fill_48_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 328900 133280 ) N ;
    - fill_48_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337640 133280 ) N ;
    - fill_48_37 sky130_fd_sc_hd__decap_12 + PLACED ( 338100 133280 ) N ;
    - fill_48_38 sky130_fd_sc_hd__decap_12 + PLACED ( 343620 133280 ) N ;
    - fill_48_39 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 349140 133280 ) N ;
    - fill_48_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 23000 133280 ) N ;
    - fill_48_40 sky130_fd_sc_hd__decap_12 + PLACED ( 349600 133280 ) N ;
    - fill_48_41 sky130_fd_sc_hd__fill_2 + PLACED ( 355120 133280 ) N ;
    - fill_48_5 sky130_fd_sc_hd__decap_12 + PLACED ( 23460 133280 ) N ;
    - fill_48_6 sky130_fd_sc_hd__decap_8 + PLACED ( 28980 133280 ) N ;
    - fill_48_7 sky130_fd_sc_hd__fill_2 + PLACED ( 32660 133280 ) N ;
    - fill_48_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68080 133280 ) N ;
    - fill_48_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68540 133280 ) N ;
    - fill_49_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 136000 ) FS ;
    - fill_49_1 sky130_fd_sc_hd__decap_12 + PLACED ( 3220 136000 ) FS ;
    - fill_49_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 66700 136000 ) FS ;
    - fill_49_11 sky130_fd_sc_hd__decap_4 + PLACED ( 67160 136000 ) FS ;
    - fill_49_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 76360 136000 ) FS ;
    - fill_49_13 sky130_fd_sc_hd__fill_2 + PLACED ( 76820 136000 ) FS ;
    - fill_49_14 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 85100 136000 ) FS ;
    - fill_49_15 sky130_fd_sc_hd__fill_2 + PLACED ( 85560 136000 ) FS ;
    - fill_49_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 93840 136000 ) FS ;
    - fill_49_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 94300 136000 ) FS ;
    - fill_49_18 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 120980 136000 ) FS ;
    - fill_49_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 121440 136000 ) FS ;
    - fill_49_2 sky130_fd_sc_hd__decap_12 + PLACED ( 8740 136000 ) FS ;
    - fill_49_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 129260 136000 ) FS ;
    - fill_49_21 sky130_fd_sc_hd__fill_2 + PLACED ( 129720 136000 ) FS ;
    - fill_49_22 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138000 136000 ) FS ;
    - fill_49_23 sky130_fd_sc_hd__fill_2 + PLACED ( 138460 136000 ) FS ;
    - fill_49_24 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 146740 136000 ) FS ;
    - fill_49_25 sky130_fd_sc_hd__decap_4 + PLACED ( 147200 136000 ) FS ;
    - fill_49_26 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 156400 136000 ) FS ;
    - fill_49_27 sky130_fd_sc_hd__fill_2 + PLACED ( 156860 136000 ) FS ;
    - fill_49_28 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 165140 136000 ) FS ;
    - fill_49_29 sky130_fd_sc_hd__fill_2 + PLACED ( 165600 136000 ) FS ;
    - fill_49_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 14260 136000 ) FS ;
    - fill_49_30 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 173880 136000 ) FS ;
    - fill_49_31 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 174340 136000 ) FS ;
    - fill_49_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 203320 136000 ) FS ;
    - fill_49_33 sky130_fd_sc_hd__fill_2 + PLACED ( 203780 136000 ) FS ;
    - fill_49_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 212060 136000 ) FS ;
    - fill_49_35 sky130_fd_sc_hd__fill_2 + PLACED ( 212520 136000 ) FS ;
    - fill_49_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 220800 136000 ) FS ;
    - fill_49_37 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221260 136000 ) FS ;
    - fill_49_38 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 229080 136000 ) FS ;
    - fill_49_39 sky130_fd_sc_hd__decap_4 + PLACED ( 229540 136000 ) FS ;
    - fill_49_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 40940 136000 ) FS ;
    - fill_49_40 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 231380 136000 ) FS ;
    - fill_49_41 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239200 136000 ) FS ;
    - fill_49_42 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239660 136000 ) FS ;
    - fill_49_43 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 247480 136000 ) FS ;
    - fill_49_44 sky130_fd_sc_hd__fill_2 + PLACED ( 247940 136000 ) FS ;
    - fill_49_45 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 256220 136000 ) FS ;
    - fill_49_46 sky130_fd_sc_hd__fill_2 + PLACED ( 256680 136000 ) FS ;
    - fill_49_47 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 283820 136000 ) FS ;
    - fill_49_48 sky130_fd_sc_hd__fill_2 + PLACED ( 284280 136000 ) FS ;
    - fill_49_49 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 292560 136000 ) FS ;
    - fill_49_5 sky130_fd_sc_hd__fill_2 + PLACED ( 41400 136000 ) FS ;
    - fill_49_50 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293020 136000 ) FS ;
    - fill_49_51 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 300840 136000 ) FS ;
    - fill_49_52 sky130_fd_sc_hd__fill_2 + PLACED ( 301300 136000 ) FS ;
    - fill_49_53 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 309580 136000 ) FS ;
    - fill_49_54 sky130_fd_sc_hd__decap_4 + PLACED ( 310040 136000 ) FS ;
    - fill_49_55 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 319240 136000 ) FS ;
    - fill_49_56 sky130_fd_sc_hd__fill_2 + PLACED ( 319700 136000 ) FS ;
    - fill_49_57 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 327980 136000 ) FS ;
    - fill_49_58 sky130_fd_sc_hd__fill_2 + PLACED ( 328440 136000 ) FS ;
    - fill_49_59 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 336720 136000 ) FS ;
    - fill_49_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 49680 136000 ) FS ;
    - fill_49_60 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337180 136000 ) FS ;
    - fill_49_61 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337640 136000 ) FS ;
    - fill_49_62 sky130_fd_sc_hd__decap_12 + PLACED ( 338100 136000 ) FS ;
    - fill_49_63 sky130_fd_sc_hd__decap_12 + PLACED ( 343620 136000 ) FS ;
    - fill_49_64 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 349140 136000 ) FS ;
    - fill_49_65 sky130_fd_sc_hd__decap_12 + PLACED ( 349600 136000 ) FS ;
    - fill_49_66 sky130_fd_sc_hd__fill_2 + PLACED ( 355120 136000 ) FS ;
    - fill_49_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50140 136000 ) FS ;
    - fill_49_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 57960 136000 ) FS ;
    - fill_49_9 sky130_fd_sc_hd__fill_2 + PLACED ( 58420 136000 ) FS ;
    - fill_4_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 7360 13600 ) N ;
    - fill_4_1 sky130_fd_sc_hd__decap_12 + PLACED ( 7820 13600 ) N ;
    - fill_4_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 77280 13600 ) N ;
    - fill_4_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 86020 13600 ) N ;
    - fill_4_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 103500 13600 ) N ;
    - fill_4_13 sky130_fd_sc_hd__decap_12 + PLACED ( 103960 13600 ) N ;
    - fill_4_14 sky130_fd_sc_hd__decap_8 + PLACED ( 109480 13600 ) N ;
    - fill_4_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 113160 13600 ) N ;
    - fill_4_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138920 13600 ) N ;
    - fill_4_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 147660 13600 ) N ;
    - fill_4_18 sky130_fd_sc_hd__fill_2 + PLACED ( 148120 13600 ) N ;
    - fill_4_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 157320 13600 ) N ;
    - fill_4_2 sky130_fd_sc_hd__decap_3 + PLACED ( 13340 13600 ) N ;
    - fill_4_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 166060 13600 ) N ;
    - fill_4_21 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 183540 13600 ) N ;
    - fill_4_22 sky130_fd_sc_hd__decap_12 + PLACED ( 184000 13600 ) N ;
    - fill_4_23 sky130_fd_sc_hd__decap_12 + PLACED ( 189520 13600 ) N ;
    - fill_4_24 sky130_fd_sc_hd__fill_2 + PLACED ( 195040 13600 ) N ;
    - fill_4_25 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 230460 13600 ) N ;
    - fill_4_26 sky130_fd_sc_hd__fill_2 + PLACED ( 230920 13600 ) N ;
    - fill_4_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 257140 13600 ) N ;
    - fill_4_28 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 265880 13600 ) N ;
    - fill_4_29 sky130_fd_sc_hd__decap_12 + PLACED ( 266340 13600 ) N ;
    - fill_4_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 23460 13600 ) N ;
    - fill_4_30 sky130_fd_sc_hd__decap_8 + PLACED ( 271860 13600 ) N ;
    - fill_4_31 sky130_fd_sc_hd__fill_2 + PLACED ( 275540 13600 ) N ;
    - fill_4_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 310960 13600 ) N ;
    - fill_4_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 311420 13600 ) N ;
    - fill_4_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 320160 13600 ) N ;
    - fill_4_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 328900 13600 ) N ;
    - fill_4_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 354200 13600 ) N ;
    - fill_4_37 sky130_fd_sc_hd__decap_3 + PLACED ( 354660 13600 ) N ;
    - fill_4_4 sky130_fd_sc_hd__decap_12 + PLACED ( 23920 13600 ) N ;
    - fill_4_5 sky130_fd_sc_hd__decap_8 + PLACED ( 29440 13600 ) N ;
    - fill_4_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 33120 13600 ) N ;
    - fill_4_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 41860 13600 ) N ;
    - fill_4_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 67620 13600 ) N ;
    - fill_4_9 sky130_fd_sc_hd__fill_2 + PLACED ( 68080 13600 ) N ;
    - fill_50_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 138720 ) N ;
    - fill_50_1 sky130_fd_sc_hd__decap_12 + PLACED ( 3220 138720 ) N ;
    - fill_50_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 77280 138720 ) N ;
    - fill_50_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 86020 138720 ) N ;
    - fill_50_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 103500 138720 ) N ;
    - fill_50_13 sky130_fd_sc_hd__decap_12 + PLACED ( 103960 138720 ) N ;
    - fill_50_14 sky130_fd_sc_hd__decap_8 + PLACED ( 109480 138720 ) N ;
    - fill_50_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 113160 138720 ) N ;
    - fill_50_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138920 138720 ) N ;
    - fill_50_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 147660 138720 ) N ;
    - fill_50_18 sky130_fd_sc_hd__fill_2 + PLACED ( 148120 138720 ) N ;
    - fill_50_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 157320 138720 ) N ;
    - fill_50_2 sky130_fd_sc_hd__decap_12 + PLACED ( 8740 138720 ) N ;
    - fill_50_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 166060 138720 ) N ;
    - fill_50_21 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 183540 138720 ) N ;
    - fill_50_22 sky130_fd_sc_hd__decap_12 + PLACED ( 184000 138720 ) N ;
    - fill_50_23 sky130_fd_sc_hd__decap_12 + PLACED ( 189520 138720 ) N ;
    - fill_50_24 sky130_fd_sc_hd__fill_2 + PLACED ( 195040 138720 ) N ;
    - fill_50_25 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 230460 138720 ) N ;
    - fill_50_26 sky130_fd_sc_hd__fill_2 + PLACED ( 230920 138720 ) N ;
    - fill_50_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 257140 138720 ) N ;
    - fill_50_28 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 265880 138720 ) N ;
    - fill_50_29 sky130_fd_sc_hd__decap_12 + PLACED ( 266340 138720 ) N ;
    - fill_50_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 14260 138720 ) N ;
    - fill_50_30 sky130_fd_sc_hd__decap_8 + PLACED ( 271860 138720 ) N ;
    - fill_50_31 sky130_fd_sc_hd__fill_2 + PLACED ( 275540 138720 ) N ;
    - fill_50_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 310960 138720 ) N ;
    - fill_50_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 311420 138720 ) N ;
    - fill_50_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 320160 138720 ) N ;
    - fill_50_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 328900 138720 ) N ;
    - fill_50_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337640 138720 ) N ;
    - fill_50_37 sky130_fd_sc_hd__decap_12 + PLACED ( 338100 138720 ) N ;
    - fill_50_38 sky130_fd_sc_hd__decap_12 + PLACED ( 343620 138720 ) N ;
    - fill_50_39 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 349140 138720 ) N ;
    - fill_50_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 23000 138720 ) N ;
    - fill_50_40 sky130_fd_sc_hd__decap_12 + PLACED ( 349600 138720 ) N ;
    - fill_50_41 sky130_fd_sc_hd__fill_2 + PLACED ( 355120 138720 ) N ;
    - fill_50_5 sky130_fd_sc_hd__decap_12 + PLACED ( 23460 138720 ) N ;
    - fill_50_6 sky130_fd_sc_hd__decap_8 + PLACED ( 28980 138720 ) N ;
    - fill_50_7 sky130_fd_sc_hd__fill_2 + PLACED ( 32660 138720 ) N ;
    - fill_50_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68080 138720 ) N ;
    - fill_50_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68540 138720 ) N ;
    - fill_51_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 141440 ) FS ;
    - fill_51_1 sky130_fd_sc_hd__decap_12 + PLACED ( 3220 141440 ) FS ;
    - fill_51_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 66700 141440 ) FS ;
    - fill_51_11 sky130_fd_sc_hd__decap_4 + PLACED ( 67160 141440 ) FS ;
    - fill_51_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 76360 141440 ) FS ;
    - fill_51_13 sky130_fd_sc_hd__fill_2 + PLACED ( 76820 141440 ) FS ;
    - fill_51_14 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 85100 141440 ) FS ;
    - fill_51_15 sky130_fd_sc_hd__fill_2 + PLACED ( 85560 141440 ) FS ;
    - fill_51_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 93840 141440 ) FS ;
    - fill_51_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 94300 141440 ) FS ;
    - fill_51_18 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 120980 141440 ) FS ;
    - fill_51_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 121440 141440 ) FS ;
    - fill_51_2 sky130_fd_sc_hd__decap_12 + PLACED ( 8740 141440 ) FS ;
    - fill_51_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 129260 141440 ) FS ;
    - fill_51_21 sky130_fd_sc_hd__fill_2 + PLACED ( 129720 141440 ) FS ;
    - fill_51_22 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138000 141440 ) FS ;
    - fill_51_23 sky130_fd_sc_hd__fill_2 + PLACED ( 138460 141440 ) FS ;
    - fill_51_24 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 146740 141440 ) FS ;
    - fill_51_25 sky130_fd_sc_hd__decap_4 + PLACED ( 147200 141440 ) FS ;
    - fill_51_26 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 156400 141440 ) FS ;
    - fill_51_27 sky130_fd_sc_hd__fill_2 + PLACED ( 156860 141440 ) FS ;
    - fill_51_28 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 165140 141440 ) FS ;
    - fill_51_29 sky130_fd_sc_hd__fill_2 + PLACED ( 165600 141440 ) FS ;
    - fill_51_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 14260 141440 ) FS ;
    - fill_51_30 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 173880 141440 ) FS ;
    - fill_51_31 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 174340 141440 ) FS ;
    - fill_51_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 203320 141440 ) FS ;
    - fill_51_33 sky130_fd_sc_hd__fill_2 + PLACED ( 203780 141440 ) FS ;
    - fill_51_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 212060 141440 ) FS ;
    - fill_51_35 sky130_fd_sc_hd__fill_2 + PLACED ( 212520 141440 ) FS ;
    - fill_51_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 220800 141440 ) FS ;
    - fill_51_37 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221260 141440 ) FS ;
    - fill_51_38 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 229080 141440 ) FS ;
    - fill_51_39 sky130_fd_sc_hd__decap_4 + PLACED ( 229540 141440 ) FS ;
    - fill_51_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 40940 141440 ) FS ;
    - fill_51_40 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 231380 141440 ) FS ;
    - fill_51_41 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239200 141440 ) FS ;
    - fill_51_42 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239660 141440 ) FS ;
    - fill_51_43 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 247480 141440 ) FS ;
    - fill_51_44 sky130_fd_sc_hd__fill_2 + PLACED ( 247940 141440 ) FS ;
    - fill_51_45 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 256220 141440 ) FS ;
    - fill_51_46 sky130_fd_sc_hd__fill_2 + PLACED ( 256680 141440 ) FS ;
    - fill_51_47 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 283820 141440 ) FS ;
    - fill_51_48 sky130_fd_sc_hd__fill_2 + PLACED ( 284280 141440 ) FS ;
    - fill_51_49 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 292560 141440 ) FS ;
    - fill_51_5 sky130_fd_sc_hd__fill_2 + PLACED ( 41400 141440 ) FS ;
    - fill_51_50 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293020 141440 ) FS ;
    - fill_51_51 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 300840 141440 ) FS ;
    - fill_51_52 sky130_fd_sc_hd__fill_2 + PLACED ( 301300 141440 ) FS ;
    - fill_51_53 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 309580 141440 ) FS ;
    - fill_51_54 sky130_fd_sc_hd__decap_4 + PLACED ( 310040 141440 ) FS ;
    - fill_51_55 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 319240 141440 ) FS ;
    - fill_51_56 sky130_fd_sc_hd__fill_2 + PLACED ( 319700 141440 ) FS ;
    - fill_51_57 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 327980 141440 ) FS ;
    - fill_51_58 sky130_fd_sc_hd__fill_2 + PLACED ( 328440 141440 ) FS ;
    - fill_51_59 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 336720 141440 ) FS ;
    - fill_51_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 49680 141440 ) FS ;
    - fill_51_60 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337180 141440 ) FS ;
    - fill_51_61 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337640 141440 ) FS ;
    - fill_51_62 sky130_fd_sc_hd__decap_12 + PLACED ( 338100 141440 ) FS ;
    - fill_51_63 sky130_fd_sc_hd__decap_12 + PLACED ( 343620 141440 ) FS ;
    - fill_51_64 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 349140 141440 ) FS ;
    - fill_51_65 sky130_fd_sc_hd__decap_12 + PLACED ( 349600 141440 ) FS ;
    - fill_51_66 sky130_fd_sc_hd__fill_2 + PLACED ( 355120 141440 ) FS ;
    - fill_51_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50140 141440 ) FS ;
    - fill_51_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 57960 141440 ) FS ;
    - fill_51_9 sky130_fd_sc_hd__fill_2 + PLACED ( 58420 141440 ) FS ;
    - fill_52_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 144160 ) N ;
    - fill_52_1 sky130_fd_sc_hd__decap_12 + PLACED ( 3220 144160 ) N ;
    - fill_52_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 77280 144160 ) N ;
    - fill_52_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 86020 144160 ) N ;
    - fill_52_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 103500 144160 ) N ;
    - fill_52_13 sky130_fd_sc_hd__decap_12 + PLACED ( 103960 144160 ) N ;
    - fill_52_14 sky130_fd_sc_hd__decap_8 + PLACED ( 109480 144160 ) N ;
    - fill_52_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 113160 144160 ) N ;
    - fill_52_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138920 144160 ) N ;
    - fill_52_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 147660 144160 ) N ;
    - fill_52_18 sky130_fd_sc_hd__fill_2 + PLACED ( 148120 144160 ) N ;
    - fill_52_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 157320 144160 ) N ;
    - fill_52_2 sky130_fd_sc_hd__decap_12 + PLACED ( 8740 144160 ) N ;
    - fill_52_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 166060 144160 ) N ;
    - fill_52_21 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 183540 144160 ) N ;
    - fill_52_22 sky130_fd_sc_hd__decap_12 + PLACED ( 184000 144160 ) N ;
    - fill_52_23 sky130_fd_sc_hd__decap_12 + PLACED ( 189520 144160 ) N ;
    - fill_52_24 sky130_fd_sc_hd__fill_2 + PLACED ( 195040 144160 ) N ;
    - fill_52_25 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 230460 144160 ) N ;
    - fill_52_26 sky130_fd_sc_hd__fill_2 + PLACED ( 230920 144160 ) N ;
    - fill_52_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 257140 144160 ) N ;
    - fill_52_28 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 265880 144160 ) N ;
    - fill_52_29 sky130_fd_sc_hd__decap_12 + PLACED ( 266340 144160 ) N ;
    - fill_52_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 14260 144160 ) N ;
    - fill_52_30 sky130_fd_sc_hd__decap_8 + PLACED ( 271860 144160 ) N ;
    - fill_52_31 sky130_fd_sc_hd__fill_2 + PLACED ( 275540 144160 ) N ;
    - fill_52_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 310960 144160 ) N ;
    - fill_52_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 311420 144160 ) N ;
    - fill_52_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 320160 144160 ) N ;
    - fill_52_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 328900 144160 ) N ;
    - fill_52_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337640 144160 ) N ;
    - fill_52_37 sky130_fd_sc_hd__decap_12 + PLACED ( 338100 144160 ) N ;
    - fill_52_38 sky130_fd_sc_hd__decap_12 + PLACED ( 343620 144160 ) N ;
    - fill_52_39 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 349140 144160 ) N ;
    - fill_52_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 23000 144160 ) N ;
    - fill_52_40 sky130_fd_sc_hd__decap_12 + PLACED ( 349600 144160 ) N ;
    - fill_52_41 sky130_fd_sc_hd__fill_2 + PLACED ( 355120 144160 ) N ;
    - fill_52_5 sky130_fd_sc_hd__decap_12 + PLACED ( 23460 144160 ) N ;
    - fill_52_6 sky130_fd_sc_hd__decap_8 + PLACED ( 28980 144160 ) N ;
    - fill_52_7 sky130_fd_sc_hd__fill_2 + PLACED ( 32660 144160 ) N ;
    - fill_52_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68080 144160 ) N ;
    - fill_52_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68540 144160 ) N ;
    - fill_53_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 146880 ) FS ;
    - fill_53_1 sky130_fd_sc_hd__decap_12 + PLACED ( 3220 146880 ) FS ;
    - fill_53_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 66700 146880 ) FS ;
    - fill_53_11 sky130_fd_sc_hd__decap_4 + PLACED ( 67160 146880 ) FS ;
    - fill_53_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 76360 146880 ) FS ;
    - fill_53_13 sky130_fd_sc_hd__fill_2 + PLACED ( 76820 146880 ) FS ;
    - fill_53_14 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 85100 146880 ) FS ;
    - fill_53_15 sky130_fd_sc_hd__fill_2 + PLACED ( 85560 146880 ) FS ;
    - fill_53_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 93840 146880 ) FS ;
    - fill_53_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 94300 146880 ) FS ;
    - fill_53_18 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 120980 146880 ) FS ;
    - fill_53_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 121440 146880 ) FS ;
    - fill_53_2 sky130_fd_sc_hd__decap_12 + PLACED ( 8740 146880 ) FS ;
    - fill_53_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 129260 146880 ) FS ;
    - fill_53_21 sky130_fd_sc_hd__fill_2 + PLACED ( 129720 146880 ) FS ;
    - fill_53_22 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138000 146880 ) FS ;
    - fill_53_23 sky130_fd_sc_hd__fill_2 + PLACED ( 138460 146880 ) FS ;
    - fill_53_24 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 146740 146880 ) FS ;
    - fill_53_25 sky130_fd_sc_hd__decap_4 + PLACED ( 147200 146880 ) FS ;
    - fill_53_26 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 156400 146880 ) FS ;
    - fill_53_27 sky130_fd_sc_hd__fill_2 + PLACED ( 156860 146880 ) FS ;
    - fill_53_28 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 165140 146880 ) FS ;
    - fill_53_29 sky130_fd_sc_hd__fill_2 + PLACED ( 165600 146880 ) FS ;
    - fill_53_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 14260 146880 ) FS ;
    - fill_53_30 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 173880 146880 ) FS ;
    - fill_53_31 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 174340 146880 ) FS ;
    - fill_53_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 203320 146880 ) FS ;
    - fill_53_33 sky130_fd_sc_hd__fill_2 + PLACED ( 203780 146880 ) FS ;
    - fill_53_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 212060 146880 ) FS ;
    - fill_53_35 sky130_fd_sc_hd__fill_2 + PLACED ( 212520 146880 ) FS ;
    - fill_53_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 220800 146880 ) FS ;
    - fill_53_37 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221260 146880 ) FS ;
    - fill_53_38 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 229080 146880 ) FS ;
    - fill_53_39 sky130_fd_sc_hd__decap_4 + PLACED ( 229540 146880 ) FS ;
    - fill_53_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 40940 146880 ) FS ;
    - fill_53_40 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 231380 146880 ) FS ;
    - fill_53_41 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239200 146880 ) FS ;
    - fill_53_42 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239660 146880 ) FS ;
    - fill_53_43 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 247480 146880 ) FS ;
    - fill_53_44 sky130_fd_sc_hd__fill_2 + PLACED ( 247940 146880 ) FS ;
    - fill_53_45 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 256220 146880 ) FS ;
    - fill_53_46 sky130_fd_sc_hd__fill_2 + PLACED ( 256680 146880 ) FS ;
    - fill_53_47 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 283820 146880 ) FS ;
    - fill_53_48 sky130_fd_sc_hd__fill_2 + PLACED ( 284280 146880 ) FS ;
    - fill_53_49 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 292560 146880 ) FS ;
    - fill_53_5 sky130_fd_sc_hd__fill_2 + PLACED ( 41400 146880 ) FS ;
    - fill_53_50 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293020 146880 ) FS ;
    - fill_53_51 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 300840 146880 ) FS ;
    - fill_53_52 sky130_fd_sc_hd__fill_2 + PLACED ( 301300 146880 ) FS ;
    - fill_53_53 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 309580 146880 ) FS ;
    - fill_53_54 sky130_fd_sc_hd__decap_4 + PLACED ( 310040 146880 ) FS ;
    - fill_53_55 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 319240 146880 ) FS ;
    - fill_53_56 sky130_fd_sc_hd__fill_2 + PLACED ( 319700 146880 ) FS ;
    - fill_53_57 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 327980 146880 ) FS ;
    - fill_53_58 sky130_fd_sc_hd__fill_2 + PLACED ( 328440 146880 ) FS ;
    - fill_53_59 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 336720 146880 ) FS ;
    - fill_53_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 49680 146880 ) FS ;
    - fill_53_60 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337180 146880 ) FS ;
    - fill_53_61 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337640 146880 ) FS ;
    - fill_53_62 sky130_fd_sc_hd__decap_12 + PLACED ( 338100 146880 ) FS ;
    - fill_53_63 sky130_fd_sc_hd__decap_12 + PLACED ( 343620 146880 ) FS ;
    - fill_53_64 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 349140 146880 ) FS ;
    - fill_53_65 sky130_fd_sc_hd__decap_12 + PLACED ( 349600 146880 ) FS ;
    - fill_53_66 sky130_fd_sc_hd__fill_2 + PLACED ( 355120 146880 ) FS ;
    - fill_53_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50140 146880 ) FS ;
    - fill_53_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 57960 146880 ) FS ;
    - fill_53_9 sky130_fd_sc_hd__fill_2 + PLACED ( 58420 146880 ) FS ;
    - fill_54_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 149600 ) N ;
    - fill_54_1 sky130_fd_sc_hd__decap_12 + PLACED ( 3220 149600 ) N ;
    - fill_54_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 77280 149600 ) N ;
    - fill_54_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 86020 149600 ) N ;
    - fill_54_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 103500 149600 ) N ;
    - fill_54_13 sky130_fd_sc_hd__decap_12 + PLACED ( 103960 149600 ) N ;
    - fill_54_14 sky130_fd_sc_hd__decap_8 + PLACED ( 109480 149600 ) N ;
    - fill_54_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 113160 149600 ) N ;
    - fill_54_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138920 149600 ) N ;
    - fill_54_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 147660 149600 ) N ;
    - fill_54_18 sky130_fd_sc_hd__fill_2 + PLACED ( 148120 149600 ) N ;
    - fill_54_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 157320 149600 ) N ;
    - fill_54_2 sky130_fd_sc_hd__decap_12 + PLACED ( 8740 149600 ) N ;
    - fill_54_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 166060 149600 ) N ;
    - fill_54_21 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 183540 149600 ) N ;
    - fill_54_22 sky130_fd_sc_hd__decap_12 + PLACED ( 184000 149600 ) N ;
    - fill_54_23 sky130_fd_sc_hd__decap_12 + PLACED ( 189520 149600 ) N ;
    - fill_54_24 sky130_fd_sc_hd__fill_2 + PLACED ( 195040 149600 ) N ;
    - fill_54_25 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 230460 149600 ) N ;
    - fill_54_26 sky130_fd_sc_hd__fill_2 + PLACED ( 230920 149600 ) N ;
    - fill_54_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 257140 149600 ) N ;
    - fill_54_28 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 265880 149600 ) N ;
    - fill_54_29 sky130_fd_sc_hd__decap_12 + PLACED ( 266340 149600 ) N ;
    - fill_54_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 14260 149600 ) N ;
    - fill_54_30 sky130_fd_sc_hd__decap_8 + PLACED ( 271860 149600 ) N ;
    - fill_54_31 sky130_fd_sc_hd__fill_2 + PLACED ( 275540 149600 ) N ;
    - fill_54_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 310960 149600 ) N ;
    - fill_54_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 311420 149600 ) N ;
    - fill_54_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 320160 149600 ) N ;
    - fill_54_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 328900 149600 ) N ;
    - fill_54_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337640 149600 ) N ;
    - fill_54_37 sky130_fd_sc_hd__decap_12 + PLACED ( 338100 149600 ) N ;
    - fill_54_38 sky130_fd_sc_hd__decap_12 + PLACED ( 343620 149600 ) N ;
    - fill_54_39 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 349140 149600 ) N ;
    - fill_54_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 23000 149600 ) N ;
    - fill_54_40 sky130_fd_sc_hd__decap_12 + PLACED ( 349600 149600 ) N ;
    - fill_54_41 sky130_fd_sc_hd__fill_2 + PLACED ( 355120 149600 ) N ;
    - fill_54_5 sky130_fd_sc_hd__decap_12 + PLACED ( 23460 149600 ) N ;
    - fill_54_6 sky130_fd_sc_hd__decap_8 + PLACED ( 28980 149600 ) N ;
    - fill_54_7 sky130_fd_sc_hd__fill_2 + PLACED ( 32660 149600 ) N ;
    - fill_54_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68080 149600 ) N ;
    - fill_54_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68540 149600 ) N ;
    - fill_55_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 152320 ) FS ;
    - fill_55_1 sky130_fd_sc_hd__decap_12 + PLACED ( 3220 152320 ) FS ;
    - fill_55_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 66700 152320 ) FS ;
    - fill_55_11 sky130_fd_sc_hd__decap_4 + PLACED ( 67160 152320 ) FS ;
    - fill_55_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 76360 152320 ) FS ;
    - fill_55_13 sky130_fd_sc_hd__fill_2 + PLACED ( 76820 152320 ) FS ;
    - fill_55_14 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 85100 152320 ) FS ;
    - fill_55_15 sky130_fd_sc_hd__fill_2 + PLACED ( 85560 152320 ) FS ;
    - fill_55_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 93840 152320 ) FS ;
    - fill_55_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 94300 152320 ) FS ;
    - fill_55_18 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 120980 152320 ) FS ;
    - fill_55_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 121440 152320 ) FS ;
    - fill_55_2 sky130_fd_sc_hd__decap_12 + PLACED ( 8740 152320 ) FS ;
    - fill_55_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 129260 152320 ) FS ;
    - fill_55_21 sky130_fd_sc_hd__fill_2 + PLACED ( 129720 152320 ) FS ;
    - fill_55_22 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138000 152320 ) FS ;
    - fill_55_23 sky130_fd_sc_hd__fill_2 + PLACED ( 138460 152320 ) FS ;
    - fill_55_24 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 146740 152320 ) FS ;
    - fill_55_25 sky130_fd_sc_hd__decap_4 + PLACED ( 147200 152320 ) FS ;
    - fill_55_26 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 156400 152320 ) FS ;
    - fill_55_27 sky130_fd_sc_hd__fill_2 + PLACED ( 156860 152320 ) FS ;
    - fill_55_28 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 165140 152320 ) FS ;
    - fill_55_29 sky130_fd_sc_hd__fill_2 + PLACED ( 165600 152320 ) FS ;
    - fill_55_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 14260 152320 ) FS ;
    - fill_55_30 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 173880 152320 ) FS ;
    - fill_55_31 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 174340 152320 ) FS ;
    - fill_55_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 203320 152320 ) FS ;
    - fill_55_33 sky130_fd_sc_hd__fill_2 + PLACED ( 203780 152320 ) FS ;
    - fill_55_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 212060 152320 ) FS ;
    - fill_55_35 sky130_fd_sc_hd__fill_2 + PLACED ( 212520 152320 ) FS ;
    - fill_55_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 220800 152320 ) FS ;
    - fill_55_37 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221260 152320 ) FS ;
    - fill_55_38 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 229080 152320 ) FS ;
    - fill_55_39 sky130_fd_sc_hd__decap_4 + PLACED ( 229540 152320 ) FS ;
    - fill_55_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 40940 152320 ) FS ;
    - fill_55_40 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 231380 152320 ) FS ;
    - fill_55_41 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239200 152320 ) FS ;
    - fill_55_42 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239660 152320 ) FS ;
    - fill_55_43 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 247480 152320 ) FS ;
    - fill_55_44 sky130_fd_sc_hd__fill_2 + PLACED ( 247940 152320 ) FS ;
    - fill_55_45 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 256220 152320 ) FS ;
    - fill_55_46 sky130_fd_sc_hd__fill_2 + PLACED ( 256680 152320 ) FS ;
    - fill_55_47 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 283820 152320 ) FS ;
    - fill_55_48 sky130_fd_sc_hd__fill_2 + PLACED ( 284280 152320 ) FS ;
    - fill_55_49 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 292560 152320 ) FS ;
    - fill_55_5 sky130_fd_sc_hd__fill_2 + PLACED ( 41400 152320 ) FS ;
    - fill_55_50 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293020 152320 ) FS ;
    - fill_55_51 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 300840 152320 ) FS ;
    - fill_55_52 sky130_fd_sc_hd__fill_2 + PLACED ( 301300 152320 ) FS ;
    - fill_55_53 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 309580 152320 ) FS ;
    - fill_55_54 sky130_fd_sc_hd__decap_4 + PLACED ( 310040 152320 ) FS ;
    - fill_55_55 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 319240 152320 ) FS ;
    - fill_55_56 sky130_fd_sc_hd__fill_2 + PLACED ( 319700 152320 ) FS ;
    - fill_55_57 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 327980 152320 ) FS ;
    - fill_55_58 sky130_fd_sc_hd__fill_2 + PLACED ( 328440 152320 ) FS ;
    - fill_55_59 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 336720 152320 ) FS ;
    - fill_55_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 49680 152320 ) FS ;
    - fill_55_60 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337180 152320 ) FS ;
    - fill_55_61 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337640 152320 ) FS ;
    - fill_55_62 sky130_fd_sc_hd__decap_12 + PLACED ( 338100 152320 ) FS ;
    - fill_55_63 sky130_fd_sc_hd__decap_12 + PLACED ( 343620 152320 ) FS ;
    - fill_55_64 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 349140 152320 ) FS ;
    - fill_55_65 sky130_fd_sc_hd__decap_12 + PLACED ( 349600 152320 ) FS ;
    - fill_55_66 sky130_fd_sc_hd__fill_2 + PLACED ( 355120 152320 ) FS ;
    - fill_55_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50140 152320 ) FS ;
    - fill_55_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 57960 152320 ) FS ;
    - fill_55_9 sky130_fd_sc_hd__fill_2 + PLACED ( 58420 152320 ) FS ;
    - fill_56_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 155040 ) N ;
    - fill_56_1 sky130_fd_sc_hd__decap_12 + PLACED ( 3220 155040 ) N ;
    - fill_56_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 77280 155040 ) N ;
    - fill_56_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 86020 155040 ) N ;
    - fill_56_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 103500 155040 ) N ;
    - fill_56_13 sky130_fd_sc_hd__decap_12 + PLACED ( 103960 155040 ) N ;
    - fill_56_14 sky130_fd_sc_hd__decap_8 + PLACED ( 109480 155040 ) N ;
    - fill_56_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 113160 155040 ) N ;
    - fill_56_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138920 155040 ) N ;
    - fill_56_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 147660 155040 ) N ;
    - fill_56_18 sky130_fd_sc_hd__fill_2 + PLACED ( 148120 155040 ) N ;
    - fill_56_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 157320 155040 ) N ;
    - fill_56_2 sky130_fd_sc_hd__decap_12 + PLACED ( 8740 155040 ) N ;
    - fill_56_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 166060 155040 ) N ;
    - fill_56_21 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 183540 155040 ) N ;
    - fill_56_22 sky130_fd_sc_hd__decap_12 + PLACED ( 184000 155040 ) N ;
    - fill_56_23 sky130_fd_sc_hd__decap_12 + PLACED ( 189520 155040 ) N ;
    - fill_56_24 sky130_fd_sc_hd__fill_2 + PLACED ( 195040 155040 ) N ;
    - fill_56_25 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 230460 155040 ) N ;
    - fill_56_26 sky130_fd_sc_hd__fill_2 + PLACED ( 230920 155040 ) N ;
    - fill_56_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 257140 155040 ) N ;
    - fill_56_28 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 265880 155040 ) N ;
    - fill_56_29 sky130_fd_sc_hd__decap_12 + PLACED ( 266340 155040 ) N ;
    - fill_56_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 14260 155040 ) N ;
    - fill_56_30 sky130_fd_sc_hd__decap_8 + PLACED ( 271860 155040 ) N ;
    - fill_56_31 sky130_fd_sc_hd__fill_2 + PLACED ( 275540 155040 ) N ;
    - fill_56_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 310960 155040 ) N ;
    - fill_56_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 311420 155040 ) N ;
    - fill_56_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 320160 155040 ) N ;
    - fill_56_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 328900 155040 ) N ;
    - fill_56_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337640 155040 ) N ;
    - fill_56_37 sky130_fd_sc_hd__decap_12 + PLACED ( 338100 155040 ) N ;
    - fill_56_38 sky130_fd_sc_hd__decap_12 + PLACED ( 343620 155040 ) N ;
    - fill_56_39 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 349140 155040 ) N ;
    - fill_56_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 23000 155040 ) N ;
    - fill_56_40 sky130_fd_sc_hd__decap_12 + PLACED ( 349600 155040 ) N ;
    - fill_56_41 sky130_fd_sc_hd__fill_2 + PLACED ( 355120 155040 ) N ;
    - fill_56_5 sky130_fd_sc_hd__decap_12 + PLACED ( 23460 155040 ) N ;
    - fill_56_6 sky130_fd_sc_hd__decap_8 + PLACED ( 28980 155040 ) N ;
    - fill_56_7 sky130_fd_sc_hd__fill_2 + PLACED ( 32660 155040 ) N ;
    - fill_56_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68080 155040 ) N ;
    - fill_56_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68540 155040 ) N ;
    - fill_57_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 157760 ) FS ;
    - fill_57_1 sky130_fd_sc_hd__decap_12 + PLACED ( 3220 157760 ) FS ;
    - fill_57_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 66700 157760 ) FS ;
    - fill_57_11 sky130_fd_sc_hd__decap_4 + PLACED ( 67160 157760 ) FS ;
    - fill_57_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 76360 157760 ) FS ;
    - fill_57_13 sky130_fd_sc_hd__fill_2 + PLACED ( 76820 157760 ) FS ;
    - fill_57_14 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 85100 157760 ) FS ;
    - fill_57_15 sky130_fd_sc_hd__fill_2 + PLACED ( 85560 157760 ) FS ;
    - fill_57_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 93840 157760 ) FS ;
    - fill_57_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 94300 157760 ) FS ;
    - fill_57_18 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 120980 157760 ) FS ;
    - fill_57_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 121440 157760 ) FS ;
    - fill_57_2 sky130_fd_sc_hd__decap_12 + PLACED ( 8740 157760 ) FS ;
    - fill_57_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 129260 157760 ) FS ;
    - fill_57_21 sky130_fd_sc_hd__fill_2 + PLACED ( 129720 157760 ) FS ;
    - fill_57_22 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138000 157760 ) FS ;
    - fill_57_23 sky130_fd_sc_hd__fill_2 + PLACED ( 138460 157760 ) FS ;
    - fill_57_24 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 146740 157760 ) FS ;
    - fill_57_25 sky130_fd_sc_hd__decap_4 + PLACED ( 147200 157760 ) FS ;
    - fill_57_26 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 156400 157760 ) FS ;
    - fill_57_27 sky130_fd_sc_hd__fill_2 + PLACED ( 156860 157760 ) FS ;
    - fill_57_28 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 165140 157760 ) FS ;
    - fill_57_29 sky130_fd_sc_hd__fill_2 + PLACED ( 165600 157760 ) FS ;
    - fill_57_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 14260 157760 ) FS ;
    - fill_57_30 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 173880 157760 ) FS ;
    - fill_57_31 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 174340 157760 ) FS ;
    - fill_57_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 203320 157760 ) FS ;
    - fill_57_33 sky130_fd_sc_hd__fill_2 + PLACED ( 203780 157760 ) FS ;
    - fill_57_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 212060 157760 ) FS ;
    - fill_57_35 sky130_fd_sc_hd__fill_2 + PLACED ( 212520 157760 ) FS ;
    - fill_57_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 220800 157760 ) FS ;
    - fill_57_37 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221260 157760 ) FS ;
    - fill_57_38 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 229080 157760 ) FS ;
    - fill_57_39 sky130_fd_sc_hd__decap_4 + PLACED ( 229540 157760 ) FS ;
    - fill_57_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 40940 157760 ) FS ;
    - fill_57_40 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 231380 157760 ) FS ;
    - fill_57_41 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239200 157760 ) FS ;
    - fill_57_42 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239660 157760 ) FS ;
    - fill_57_43 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 247480 157760 ) FS ;
    - fill_57_44 sky130_fd_sc_hd__fill_2 + PLACED ( 247940 157760 ) FS ;
    - fill_57_45 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 256220 157760 ) FS ;
    - fill_57_46 sky130_fd_sc_hd__fill_2 + PLACED ( 256680 157760 ) FS ;
    - fill_57_47 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 283820 157760 ) FS ;
    - fill_57_48 sky130_fd_sc_hd__fill_2 + PLACED ( 284280 157760 ) FS ;
    - fill_57_49 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 292560 157760 ) FS ;
    - fill_57_5 sky130_fd_sc_hd__fill_2 + PLACED ( 41400 157760 ) FS ;
    - fill_57_50 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293020 157760 ) FS ;
    - fill_57_51 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 300840 157760 ) FS ;
    - fill_57_52 sky130_fd_sc_hd__fill_2 + PLACED ( 301300 157760 ) FS ;
    - fill_57_53 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 309580 157760 ) FS ;
    - fill_57_54 sky130_fd_sc_hd__decap_4 + PLACED ( 310040 157760 ) FS ;
    - fill_57_55 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 319240 157760 ) FS ;
    - fill_57_56 sky130_fd_sc_hd__fill_2 + PLACED ( 319700 157760 ) FS ;
    - fill_57_57 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 327980 157760 ) FS ;
    - fill_57_58 sky130_fd_sc_hd__fill_2 + PLACED ( 328440 157760 ) FS ;
    - fill_57_59 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 336720 157760 ) FS ;
    - fill_57_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 49680 157760 ) FS ;
    - fill_57_60 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337180 157760 ) FS ;
    - fill_57_61 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337640 157760 ) FS ;
    - fill_57_62 sky130_fd_sc_hd__decap_12 + PLACED ( 338100 157760 ) FS ;
    - fill_57_63 sky130_fd_sc_hd__decap_12 + PLACED ( 343620 157760 ) FS ;
    - fill_57_64 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 349140 157760 ) FS ;
    - fill_57_65 sky130_fd_sc_hd__decap_12 + PLACED ( 349600 157760 ) FS ;
    - fill_57_66 sky130_fd_sc_hd__fill_2 + PLACED ( 355120 157760 ) FS ;
    - fill_57_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50140 157760 ) FS ;
    - fill_57_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 57960 157760 ) FS ;
    - fill_57_9 sky130_fd_sc_hd__fill_2 + PLACED ( 58420 157760 ) FS ;
    - fill_58_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 160480 ) N ;
    - fill_58_1 sky130_fd_sc_hd__decap_12 + PLACED ( 3220 160480 ) N ;
    - fill_58_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 77280 160480 ) N ;
    - fill_58_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 86020 160480 ) N ;
    - fill_58_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 103500 160480 ) N ;
    - fill_58_13 sky130_fd_sc_hd__decap_12 + PLACED ( 103960 160480 ) N ;
    - fill_58_14 sky130_fd_sc_hd__decap_8 + PLACED ( 109480 160480 ) N ;
    - fill_58_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 113160 160480 ) N ;
    - fill_58_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138920 160480 ) N ;
    - fill_58_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 147660 160480 ) N ;
    - fill_58_18 sky130_fd_sc_hd__fill_2 + PLACED ( 148120 160480 ) N ;
    - fill_58_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 157320 160480 ) N ;
    - fill_58_2 sky130_fd_sc_hd__decap_12 + PLACED ( 8740 160480 ) N ;
    - fill_58_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 166060 160480 ) N ;
    - fill_58_21 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 183540 160480 ) N ;
    - fill_58_22 sky130_fd_sc_hd__decap_12 + PLACED ( 184000 160480 ) N ;
    - fill_58_23 sky130_fd_sc_hd__decap_12 + PLACED ( 189520 160480 ) N ;
    - fill_58_24 sky130_fd_sc_hd__fill_2 + PLACED ( 195040 160480 ) N ;
    - fill_58_25 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 230460 160480 ) N ;
    - fill_58_26 sky130_fd_sc_hd__fill_2 + PLACED ( 230920 160480 ) N ;
    - fill_58_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 257140 160480 ) N ;
    - fill_58_28 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 265880 160480 ) N ;
    - fill_58_29 sky130_fd_sc_hd__decap_12 + PLACED ( 266340 160480 ) N ;
    - fill_58_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 14260 160480 ) N ;
    - fill_58_30 sky130_fd_sc_hd__decap_8 + PLACED ( 271860 160480 ) N ;
    - fill_58_31 sky130_fd_sc_hd__fill_2 + PLACED ( 275540 160480 ) N ;
    - fill_58_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 310960 160480 ) N ;
    - fill_58_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 311420 160480 ) N ;
    - fill_58_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 320160 160480 ) N ;
    - fill_58_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 328900 160480 ) N ;
    - fill_58_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337640 160480 ) N ;
    - fill_58_37 sky130_fd_sc_hd__decap_12 + PLACED ( 338100 160480 ) N ;
    - fill_58_38 sky130_fd_sc_hd__decap_12 + PLACED ( 343620 160480 ) N ;
    - fill_58_39 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 349140 160480 ) N ;
    - fill_58_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 23000 160480 ) N ;
    - fill_58_40 sky130_fd_sc_hd__decap_12 + PLACED ( 349600 160480 ) N ;
    - fill_58_41 sky130_fd_sc_hd__fill_2 + PLACED ( 355120 160480 ) N ;
    - fill_58_5 sky130_fd_sc_hd__decap_12 + PLACED ( 23460 160480 ) N ;
    - fill_58_6 sky130_fd_sc_hd__decap_8 + PLACED ( 28980 160480 ) N ;
    - fill_58_7 sky130_fd_sc_hd__fill_2 + PLACED ( 32660 160480 ) N ;
    - fill_58_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68080 160480 ) N ;
    - fill_58_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68540 160480 ) N ;
    - fill_59_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 163200 ) FS ;
    - fill_59_1 sky130_fd_sc_hd__decap_12 + PLACED ( 3220 163200 ) FS ;
    - fill_59_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 66700 163200 ) FS ;
    - fill_59_11 sky130_fd_sc_hd__decap_4 + PLACED ( 67160 163200 ) FS ;
    - fill_59_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 76360 163200 ) FS ;
    - fill_59_13 sky130_fd_sc_hd__fill_2 + PLACED ( 76820 163200 ) FS ;
    - fill_59_14 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 85100 163200 ) FS ;
    - fill_59_15 sky130_fd_sc_hd__fill_2 + PLACED ( 85560 163200 ) FS ;
    - fill_59_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 93840 163200 ) FS ;
    - fill_59_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 94300 163200 ) FS ;
    - fill_59_18 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 120980 163200 ) FS ;
    - fill_59_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 121440 163200 ) FS ;
    - fill_59_2 sky130_fd_sc_hd__decap_12 + PLACED ( 8740 163200 ) FS ;
    - fill_59_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 129260 163200 ) FS ;
    - fill_59_21 sky130_fd_sc_hd__fill_2 + PLACED ( 129720 163200 ) FS ;
    - fill_59_22 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138000 163200 ) FS ;
    - fill_59_23 sky130_fd_sc_hd__fill_2 + PLACED ( 138460 163200 ) FS ;
    - fill_59_24 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 146740 163200 ) FS ;
    - fill_59_25 sky130_fd_sc_hd__decap_4 + PLACED ( 147200 163200 ) FS ;
    - fill_59_26 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 156400 163200 ) FS ;
    - fill_59_27 sky130_fd_sc_hd__fill_2 + PLACED ( 156860 163200 ) FS ;
    - fill_59_28 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 165140 163200 ) FS ;
    - fill_59_29 sky130_fd_sc_hd__fill_2 + PLACED ( 165600 163200 ) FS ;
    - fill_59_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 14260 163200 ) FS ;
    - fill_59_30 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 173880 163200 ) FS ;
    - fill_59_31 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 174340 163200 ) FS ;
    - fill_59_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 203320 163200 ) FS ;
    - fill_59_33 sky130_fd_sc_hd__fill_2 + PLACED ( 203780 163200 ) FS ;
    - fill_59_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 212060 163200 ) FS ;
    - fill_59_35 sky130_fd_sc_hd__fill_2 + PLACED ( 212520 163200 ) FS ;
    - fill_59_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 220800 163200 ) FS ;
    - fill_59_37 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221260 163200 ) FS ;
    - fill_59_38 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 229080 163200 ) FS ;
    - fill_59_39 sky130_fd_sc_hd__decap_4 + PLACED ( 229540 163200 ) FS ;
    - fill_59_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 40940 163200 ) FS ;
    - fill_59_40 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 231380 163200 ) FS ;
    - fill_59_41 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239200 163200 ) FS ;
    - fill_59_42 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239660 163200 ) FS ;
    - fill_59_43 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 247480 163200 ) FS ;
    - fill_59_44 sky130_fd_sc_hd__fill_2 + PLACED ( 247940 163200 ) FS ;
    - fill_59_45 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 256220 163200 ) FS ;
    - fill_59_46 sky130_fd_sc_hd__fill_2 + PLACED ( 256680 163200 ) FS ;
    - fill_59_47 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 283820 163200 ) FS ;
    - fill_59_48 sky130_fd_sc_hd__fill_2 + PLACED ( 284280 163200 ) FS ;
    - fill_59_49 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 292560 163200 ) FS ;
    - fill_59_5 sky130_fd_sc_hd__fill_2 + PLACED ( 41400 163200 ) FS ;
    - fill_59_50 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293020 163200 ) FS ;
    - fill_59_51 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 300840 163200 ) FS ;
    - fill_59_52 sky130_fd_sc_hd__fill_2 + PLACED ( 301300 163200 ) FS ;
    - fill_59_53 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 309580 163200 ) FS ;
    - fill_59_54 sky130_fd_sc_hd__decap_4 + PLACED ( 310040 163200 ) FS ;
    - fill_59_55 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 319240 163200 ) FS ;
    - fill_59_56 sky130_fd_sc_hd__fill_2 + PLACED ( 319700 163200 ) FS ;
    - fill_59_57 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 327980 163200 ) FS ;
    - fill_59_58 sky130_fd_sc_hd__fill_2 + PLACED ( 328440 163200 ) FS ;
    - fill_59_59 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 336720 163200 ) FS ;
    - fill_59_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 49680 163200 ) FS ;
    - fill_59_60 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337180 163200 ) FS ;
    - fill_59_61 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337640 163200 ) FS ;
    - fill_59_62 sky130_fd_sc_hd__decap_12 + PLACED ( 338100 163200 ) FS ;
    - fill_59_63 sky130_fd_sc_hd__decap_12 + PLACED ( 343620 163200 ) FS ;
    - fill_59_64 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 349140 163200 ) FS ;
    - fill_59_65 sky130_fd_sc_hd__decap_12 + PLACED ( 349600 163200 ) FS ;
    - fill_59_66 sky130_fd_sc_hd__fill_2 + PLACED ( 355120 163200 ) FS ;
    - fill_59_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50140 163200 ) FS ;
    - fill_59_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 57960 163200 ) FS ;
    - fill_59_9 sky130_fd_sc_hd__fill_2 + PLACED ( 58420 163200 ) FS ;
    - fill_5_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 7360 16320 ) FS ;
    - fill_5_1 sky130_fd_sc_hd__decap_12 + PLACED ( 7820 16320 ) FS ;
    - fill_5_10 sky130_fd_sc_hd__decap_4 + PLACED ( 67160 16320 ) FS ;
    - fill_5_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 76360 16320 ) FS ;
    - fill_5_12 sky130_fd_sc_hd__fill_2 + PLACED ( 76820 16320 ) FS ;
    - fill_5_13 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 85100 16320 ) FS ;
    - fill_5_14 sky130_fd_sc_hd__fill_2 + PLACED ( 85560 16320 ) FS ;
    - fill_5_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 93840 16320 ) FS ;
    - fill_5_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 94300 16320 ) FS ;
    - fill_5_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 120980 16320 ) FS ;
    - fill_5_18 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 121440 16320 ) FS ;
    - fill_5_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 129260 16320 ) FS ;
    - fill_5_2 sky130_fd_sc_hd__decap_3 + PLACED ( 13340 16320 ) FS ;
    - fill_5_20 sky130_fd_sc_hd__fill_2 + PLACED ( 129720 16320 ) FS ;
    - fill_5_21 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138000 16320 ) FS ;
    - fill_5_22 sky130_fd_sc_hd__fill_2 + PLACED ( 138460 16320 ) FS ;
    - fill_5_23 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 146740 16320 ) FS ;
    - fill_5_24 sky130_fd_sc_hd__decap_4 + PLACED ( 147200 16320 ) FS ;
    - fill_5_25 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 156400 16320 ) FS ;
    - fill_5_26 sky130_fd_sc_hd__fill_2 + PLACED ( 156860 16320 ) FS ;
    - fill_5_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 165140 16320 ) FS ;
    - fill_5_28 sky130_fd_sc_hd__fill_2 + PLACED ( 165600 16320 ) FS ;
    - fill_5_29 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 173880 16320 ) FS ;
    - fill_5_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 41400 16320 ) FS ;
    - fill_5_30 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 174340 16320 ) FS ;
    - fill_5_31 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 203320 16320 ) FS ;
    - fill_5_32 sky130_fd_sc_hd__fill_2 + PLACED ( 203780 16320 ) FS ;
    - fill_5_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 212060 16320 ) FS ;
    - fill_5_34 sky130_fd_sc_hd__fill_2 + PLACED ( 212520 16320 ) FS ;
    - fill_5_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 220800 16320 ) FS ;
    - fill_5_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221260 16320 ) FS ;
    - fill_5_37 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 229080 16320 ) FS ;
    - fill_5_38 sky130_fd_sc_hd__decap_4 + PLACED ( 229540 16320 ) FS ;
    - fill_5_39 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 231380 16320 ) FS ;
    - fill_5_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 41860 16320 ) FS ;
    - fill_5_40 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239200 16320 ) FS ;
    - fill_5_41 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239660 16320 ) FS ;
    - fill_5_42 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 247480 16320 ) FS ;
    - fill_5_43 sky130_fd_sc_hd__fill_2 + PLACED ( 247940 16320 ) FS ;
    - fill_5_44 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 256220 16320 ) FS ;
    - fill_5_45 sky130_fd_sc_hd__fill_2 + PLACED ( 256680 16320 ) FS ;
    - fill_5_46 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 283820 16320 ) FS ;
    - fill_5_47 sky130_fd_sc_hd__fill_2 + PLACED ( 284280 16320 ) FS ;
    - fill_5_48 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 292560 16320 ) FS ;
    - fill_5_49 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293020 16320 ) FS ;
    - fill_5_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 49680 16320 ) FS ;
    - fill_5_50 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 300840 16320 ) FS ;
    - fill_5_51 sky130_fd_sc_hd__fill_2 + PLACED ( 301300 16320 ) FS ;
    - fill_5_52 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 309580 16320 ) FS ;
    - fill_5_53 sky130_fd_sc_hd__decap_4 + PLACED ( 310040 16320 ) FS ;
    - fill_5_54 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 319240 16320 ) FS ;
    - fill_5_55 sky130_fd_sc_hd__fill_2 + PLACED ( 319700 16320 ) FS ;
    - fill_5_56 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 327980 16320 ) FS ;
    - fill_5_57 sky130_fd_sc_hd__fill_2 + PLACED ( 328440 16320 ) FS ;
    - fill_5_58 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 336720 16320 ) FS ;
    - fill_5_59 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337180 16320 ) FS ;
    - fill_5_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50140 16320 ) FS ;
    - fill_5_60 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 350520 16320 ) FS ;
    - fill_5_61 sky130_fd_sc_hd__decap_8 + PLACED ( 350980 16320 ) FS ;
    - fill_5_62 sky130_fd_sc_hd__decap_3 + PLACED ( 354660 16320 ) FS ;
    - fill_5_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 57960 16320 ) FS ;
    - fill_5_8 sky130_fd_sc_hd__fill_2 + PLACED ( 58420 16320 ) FS ;
    - fill_5_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 66700 16320 ) FS ;
    - fill_60_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 165920 ) N ;
    - fill_60_1 sky130_fd_sc_hd__decap_12 + PLACED ( 3220 165920 ) N ;
    - fill_60_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 77280 165920 ) N ;
    - fill_60_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 86020 165920 ) N ;
    - fill_60_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 103500 165920 ) N ;
    - fill_60_13 sky130_fd_sc_hd__decap_12 + PLACED ( 103960 165920 ) N ;
    - fill_60_14 sky130_fd_sc_hd__decap_8 + PLACED ( 109480 165920 ) N ;
    - fill_60_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 113160 165920 ) N ;
    - fill_60_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138920 165920 ) N ;
    - fill_60_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 147660 165920 ) N ;
    - fill_60_18 sky130_fd_sc_hd__fill_2 + PLACED ( 148120 165920 ) N ;
    - fill_60_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 157320 165920 ) N ;
    - fill_60_2 sky130_fd_sc_hd__decap_12 + PLACED ( 8740 165920 ) N ;
    - fill_60_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 166060 165920 ) N ;
    - fill_60_21 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 183540 165920 ) N ;
    - fill_60_22 sky130_fd_sc_hd__decap_12 + PLACED ( 184000 165920 ) N ;
    - fill_60_23 sky130_fd_sc_hd__decap_12 + PLACED ( 189520 165920 ) N ;
    - fill_60_24 sky130_fd_sc_hd__fill_2 + PLACED ( 195040 165920 ) N ;
    - fill_60_25 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 230460 165920 ) N ;
    - fill_60_26 sky130_fd_sc_hd__fill_2 + PLACED ( 230920 165920 ) N ;
    - fill_60_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 257140 165920 ) N ;
    - fill_60_28 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 265880 165920 ) N ;
    - fill_60_29 sky130_fd_sc_hd__decap_12 + PLACED ( 266340 165920 ) N ;
    - fill_60_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 14260 165920 ) N ;
    - fill_60_30 sky130_fd_sc_hd__decap_8 + PLACED ( 271860 165920 ) N ;
    - fill_60_31 sky130_fd_sc_hd__fill_2 + PLACED ( 275540 165920 ) N ;
    - fill_60_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 310960 165920 ) N ;
    - fill_60_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 311420 165920 ) N ;
    - fill_60_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 320160 165920 ) N ;
    - fill_60_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 328900 165920 ) N ;
    - fill_60_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337640 165920 ) N ;
    - fill_60_37 sky130_fd_sc_hd__decap_12 + PLACED ( 338100 165920 ) N ;
    - fill_60_38 sky130_fd_sc_hd__decap_12 + PLACED ( 343620 165920 ) N ;
    - fill_60_39 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 349140 165920 ) N ;
    - fill_60_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 23000 165920 ) N ;
    - fill_60_40 sky130_fd_sc_hd__decap_12 + PLACED ( 349600 165920 ) N ;
    - fill_60_41 sky130_fd_sc_hd__fill_2 + PLACED ( 355120 165920 ) N ;
    - fill_60_5 sky130_fd_sc_hd__decap_12 + PLACED ( 23460 165920 ) N ;
    - fill_60_6 sky130_fd_sc_hd__decap_8 + PLACED ( 28980 165920 ) N ;
    - fill_60_7 sky130_fd_sc_hd__fill_2 + PLACED ( 32660 165920 ) N ;
    - fill_60_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68080 165920 ) N ;
    - fill_60_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68540 165920 ) N ;
    - fill_61_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 168640 ) FS ;
    - fill_61_1 sky130_fd_sc_hd__decap_12 + PLACED ( 3220 168640 ) FS ;
    - fill_61_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 66700 168640 ) FS ;
    - fill_61_11 sky130_fd_sc_hd__decap_4 + PLACED ( 67160 168640 ) FS ;
    - fill_61_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 76360 168640 ) FS ;
    - fill_61_13 sky130_fd_sc_hd__fill_2 + PLACED ( 76820 168640 ) FS ;
    - fill_61_14 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 85100 168640 ) FS ;
    - fill_61_15 sky130_fd_sc_hd__fill_2 + PLACED ( 85560 168640 ) FS ;
    - fill_61_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 93840 168640 ) FS ;
    - fill_61_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 94300 168640 ) FS ;
    - fill_61_18 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 120980 168640 ) FS ;
    - fill_61_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 121440 168640 ) FS ;
    - fill_61_2 sky130_fd_sc_hd__decap_12 + PLACED ( 8740 168640 ) FS ;
    - fill_61_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 129260 168640 ) FS ;
    - fill_61_21 sky130_fd_sc_hd__fill_2 + PLACED ( 129720 168640 ) FS ;
    - fill_61_22 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138000 168640 ) FS ;
    - fill_61_23 sky130_fd_sc_hd__fill_2 + PLACED ( 138460 168640 ) FS ;
    - fill_61_24 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 146740 168640 ) FS ;
    - fill_61_25 sky130_fd_sc_hd__decap_4 + PLACED ( 147200 168640 ) FS ;
    - fill_61_26 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 156400 168640 ) FS ;
    - fill_61_27 sky130_fd_sc_hd__fill_2 + PLACED ( 156860 168640 ) FS ;
    - fill_61_28 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 165140 168640 ) FS ;
    - fill_61_29 sky130_fd_sc_hd__fill_2 + PLACED ( 165600 168640 ) FS ;
    - fill_61_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 14260 168640 ) FS ;
    - fill_61_30 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 173880 168640 ) FS ;
    - fill_61_31 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 174340 168640 ) FS ;
    - fill_61_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 203320 168640 ) FS ;
    - fill_61_33 sky130_fd_sc_hd__fill_2 + PLACED ( 203780 168640 ) FS ;
    - fill_61_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 212060 168640 ) FS ;
    - fill_61_35 sky130_fd_sc_hd__fill_2 + PLACED ( 212520 168640 ) FS ;
    - fill_61_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 220800 168640 ) FS ;
    - fill_61_37 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221260 168640 ) FS ;
    - fill_61_38 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 229080 168640 ) FS ;
    - fill_61_39 sky130_fd_sc_hd__decap_4 + PLACED ( 229540 168640 ) FS ;
    - fill_61_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 40940 168640 ) FS ;
    - fill_61_40 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 231380 168640 ) FS ;
    - fill_61_41 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239200 168640 ) FS ;
    - fill_61_42 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239660 168640 ) FS ;
    - fill_61_43 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 247480 168640 ) FS ;
    - fill_61_44 sky130_fd_sc_hd__fill_2 + PLACED ( 247940 168640 ) FS ;
    - fill_61_45 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 256220 168640 ) FS ;
    - fill_61_46 sky130_fd_sc_hd__fill_2 + PLACED ( 256680 168640 ) FS ;
    - fill_61_47 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 283820 168640 ) FS ;
    - fill_61_48 sky130_fd_sc_hd__fill_2 + PLACED ( 284280 168640 ) FS ;
    - fill_61_49 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 292560 168640 ) FS ;
    - fill_61_5 sky130_fd_sc_hd__fill_2 + PLACED ( 41400 168640 ) FS ;
    - fill_61_50 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293020 168640 ) FS ;
    - fill_61_51 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 300840 168640 ) FS ;
    - fill_61_52 sky130_fd_sc_hd__fill_2 + PLACED ( 301300 168640 ) FS ;
    - fill_61_53 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 309580 168640 ) FS ;
    - fill_61_54 sky130_fd_sc_hd__decap_4 + PLACED ( 310040 168640 ) FS ;
    - fill_61_55 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 319240 168640 ) FS ;
    - fill_61_56 sky130_fd_sc_hd__fill_2 + PLACED ( 319700 168640 ) FS ;
    - fill_61_57 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 327980 168640 ) FS ;
    - fill_61_58 sky130_fd_sc_hd__fill_2 + PLACED ( 328440 168640 ) FS ;
    - fill_61_59 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 336720 168640 ) FS ;
    - fill_61_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 49680 168640 ) FS ;
    - fill_61_60 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337180 168640 ) FS ;
    - fill_61_61 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337640 168640 ) FS ;
    - fill_61_62 sky130_fd_sc_hd__decap_12 + PLACED ( 338100 168640 ) FS ;
    - fill_61_63 sky130_fd_sc_hd__decap_12 + PLACED ( 343620 168640 ) FS ;
    - fill_61_64 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 349140 168640 ) FS ;
    - fill_61_65 sky130_fd_sc_hd__decap_12 + PLACED ( 349600 168640 ) FS ;
    - fill_61_66 sky130_fd_sc_hd__fill_2 + PLACED ( 355120 168640 ) FS ;
    - fill_61_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50140 168640 ) FS ;
    - fill_61_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 57960 168640 ) FS ;
    - fill_61_9 sky130_fd_sc_hd__fill_2 + PLACED ( 58420 168640 ) FS ;
    - fill_62_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 11040 171360 ) N ;
    - fill_62_1 sky130_fd_sc_hd__decap_12 + PLACED ( 11500 171360 ) N ;
    - fill_62_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 86020 171360 ) N ;
    - fill_62_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 103500 171360 ) N ;
    - fill_62_12 sky130_fd_sc_hd__decap_12 + PLACED ( 103960 171360 ) N ;
    - fill_62_13 sky130_fd_sc_hd__decap_8 + PLACED ( 109480 171360 ) N ;
    - fill_62_14 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 113160 171360 ) N ;
    - fill_62_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138920 171360 ) N ;
    - fill_62_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 147660 171360 ) N ;
    - fill_62_17 sky130_fd_sc_hd__fill_2 + PLACED ( 148120 171360 ) N ;
    - fill_62_18 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 157320 171360 ) N ;
    - fill_62_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 166060 171360 ) N ;
    - fill_62_2 sky130_fd_sc_hd__decap_12 + PLACED ( 17020 171360 ) N ;
    - fill_62_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 183540 171360 ) N ;
    - fill_62_21 sky130_fd_sc_hd__decap_12 + PLACED ( 184000 171360 ) N ;
    - fill_62_22 sky130_fd_sc_hd__decap_12 + PLACED ( 189520 171360 ) N ;
    - fill_62_23 sky130_fd_sc_hd__fill_2 + PLACED ( 195040 171360 ) N ;
    - fill_62_24 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 230460 171360 ) N ;
    - fill_62_25 sky130_fd_sc_hd__fill_2 + PLACED ( 230920 171360 ) N ;
    - fill_62_26 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 257140 171360 ) N ;
    - fill_62_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 265880 171360 ) N ;
    - fill_62_28 sky130_fd_sc_hd__decap_12 + PLACED ( 266340 171360 ) N ;
    - fill_62_29 sky130_fd_sc_hd__decap_8 + PLACED ( 271860 171360 ) N ;
    - fill_62_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 22540 171360 ) N ;
    - fill_62_30 sky130_fd_sc_hd__fill_2 + PLACED ( 275540 171360 ) N ;
    - fill_62_31 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 310960 171360 ) N ;
    - fill_62_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 311420 171360 ) N ;
    - fill_62_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 320160 171360 ) N ;
    - fill_62_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 328900 171360 ) N ;
    - fill_62_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337640 171360 ) N ;
    - fill_62_36 sky130_fd_sc_hd__decap_12 + PLACED ( 338100 171360 ) N ;
    - fill_62_37 sky130_fd_sc_hd__decap_12 + PLACED ( 343620 171360 ) N ;
    - fill_62_38 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 349140 171360 ) N ;
    - fill_62_39 sky130_fd_sc_hd__decap_12 + PLACED ( 349600 171360 ) N ;
    - fill_62_4 sky130_fd_sc_hd__decap_12 + PLACED ( 23000 171360 ) N ;
    - fill_62_40 sky130_fd_sc_hd__fill_2 + PLACED ( 355120 171360 ) N ;
    - fill_62_5 sky130_fd_sc_hd__decap_8 + PLACED ( 28520 171360 ) N ;
    - fill_62_6 sky130_fd_sc_hd__decap_3 + PLACED ( 32200 171360 ) N ;
    - fill_62_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68080 171360 ) N ;
    - fill_62_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68540 171360 ) N ;
    - fill_62_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 77280 171360 ) N ;
    - fill_6_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 6900 19040 ) N ;
    - fill_6_1 sky130_fd_sc_hd__decap_12 + PLACED ( 7360 19040 ) N ;
    - fill_6_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 77280 19040 ) N ;
    - fill_6_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 86020 19040 ) N ;
    - fill_6_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 103500 19040 ) N ;
    - fill_6_13 sky130_fd_sc_hd__decap_12 + PLACED ( 103960 19040 ) N ;
    - fill_6_14 sky130_fd_sc_hd__decap_8 + PLACED ( 109480 19040 ) N ;
    - fill_6_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 113160 19040 ) N ;
    - fill_6_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138920 19040 ) N ;
    - fill_6_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 147660 19040 ) N ;
    - fill_6_18 sky130_fd_sc_hd__fill_2 + PLACED ( 148120 19040 ) N ;
    - fill_6_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 157320 19040 ) N ;
    - fill_6_2 sky130_fd_sc_hd__decap_4 + PLACED ( 12880 19040 ) N ;
    - fill_6_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 166060 19040 ) N ;
    - fill_6_21 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 183540 19040 ) N ;
    - fill_6_22 sky130_fd_sc_hd__decap_12 + PLACED ( 184000 19040 ) N ;
    - fill_6_23 sky130_fd_sc_hd__decap_12 + PLACED ( 189520 19040 ) N ;
    - fill_6_24 sky130_fd_sc_hd__fill_2 + PLACED ( 195040 19040 ) N ;
    - fill_6_25 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 230460 19040 ) N ;
    - fill_6_26 sky130_fd_sc_hd__fill_2 + PLACED ( 230920 19040 ) N ;
    - fill_6_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 257140 19040 ) N ;
    - fill_6_28 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 265880 19040 ) N ;
    - fill_6_29 sky130_fd_sc_hd__decap_12 + PLACED ( 266340 19040 ) N ;
    - fill_6_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 23460 19040 ) N ;
    - fill_6_30 sky130_fd_sc_hd__decap_8 + PLACED ( 271860 19040 ) N ;
    - fill_6_31 sky130_fd_sc_hd__fill_2 + PLACED ( 275540 19040 ) N ;
    - fill_6_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 310960 19040 ) N ;
    - fill_6_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 311420 19040 ) N ;
    - fill_6_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 320160 19040 ) N ;
    - fill_6_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 328900 19040 ) N ;
    - fill_6_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 350980 19040 ) N ;
    - fill_6_37 sky130_fd_sc_hd__decap_8 + PLACED ( 351440 19040 ) N ;
    - fill_6_38 sky130_fd_sc_hd__fill_2 + PLACED ( 355120 19040 ) N ;
    - fill_6_4 sky130_fd_sc_hd__decap_12 + PLACED ( 23920 19040 ) N ;
    - fill_6_5 sky130_fd_sc_hd__decap_8 + PLACED ( 29440 19040 ) N ;
    - fill_6_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 33120 19040 ) N ;
    - fill_6_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 41860 19040 ) N ;
    - fill_6_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 67620 19040 ) N ;
    - fill_6_9 sky130_fd_sc_hd__fill_2 + PLACED ( 68080 19040 ) N ;
    - fill_7_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 6900 21760 ) FS ;
    - fill_7_1 sky130_fd_sc_hd__decap_12 + PLACED ( 7360 21760 ) FS ;
    - fill_7_10 sky130_fd_sc_hd__decap_4 + PLACED ( 67160 21760 ) FS ;
    - fill_7_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 76360 21760 ) FS ;
    - fill_7_12 sky130_fd_sc_hd__fill_2 + PLACED ( 76820 21760 ) FS ;
    - fill_7_13 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 85100 21760 ) FS ;
    - fill_7_14 sky130_fd_sc_hd__fill_2 + PLACED ( 85560 21760 ) FS ;
    - fill_7_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 93840 21760 ) FS ;
    - fill_7_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 94300 21760 ) FS ;
    - fill_7_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 120980 21760 ) FS ;
    - fill_7_18 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 121440 21760 ) FS ;
    - fill_7_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 129260 21760 ) FS ;
    - fill_7_2 sky130_fd_sc_hd__decap_4 + PLACED ( 12880 21760 ) FS ;
    - fill_7_20 sky130_fd_sc_hd__fill_2 + PLACED ( 129720 21760 ) FS ;
    - fill_7_21 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138000 21760 ) FS ;
    - fill_7_22 sky130_fd_sc_hd__fill_2 + PLACED ( 138460 21760 ) FS ;
    - fill_7_23 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 146740 21760 ) FS ;
    - fill_7_24 sky130_fd_sc_hd__decap_4 + PLACED ( 147200 21760 ) FS ;
    - fill_7_25 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 156400 21760 ) FS ;
    - fill_7_26 sky130_fd_sc_hd__fill_2 + PLACED ( 156860 21760 ) FS ;
    - fill_7_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 165140 21760 ) FS ;
    - fill_7_28 sky130_fd_sc_hd__fill_2 + PLACED ( 165600 21760 ) FS ;
    - fill_7_29 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 173880 21760 ) FS ;
    - fill_7_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 41400 21760 ) FS ;
    - fill_7_30 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 174340 21760 ) FS ;
    - fill_7_31 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 203320 21760 ) FS ;
    - fill_7_32 sky130_fd_sc_hd__fill_2 + PLACED ( 203780 21760 ) FS ;
    - fill_7_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 212060 21760 ) FS ;
    - fill_7_34 sky130_fd_sc_hd__fill_2 + PLACED ( 212520 21760 ) FS ;
    - fill_7_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 220800 21760 ) FS ;
    - fill_7_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221260 21760 ) FS ;
    - fill_7_37 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 229080 21760 ) FS ;
    - fill_7_38 sky130_fd_sc_hd__decap_4 + PLACED ( 229540 21760 ) FS ;
    - fill_7_39 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 231380 21760 ) FS ;
    - fill_7_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 41860 21760 ) FS ;
    - fill_7_40 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239200 21760 ) FS ;
    - fill_7_41 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239660 21760 ) FS ;
    - fill_7_42 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 247480 21760 ) FS ;
    - fill_7_43 sky130_fd_sc_hd__fill_2 + PLACED ( 247940 21760 ) FS ;
    - fill_7_44 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 256220 21760 ) FS ;
    - fill_7_45 sky130_fd_sc_hd__fill_2 + PLACED ( 256680 21760 ) FS ;
    - fill_7_46 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 283820 21760 ) FS ;
    - fill_7_47 sky130_fd_sc_hd__fill_2 + PLACED ( 284280 21760 ) FS ;
    - fill_7_48 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 292560 21760 ) FS ;
    - fill_7_49 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293020 21760 ) FS ;
    - fill_7_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 49680 21760 ) FS ;
    - fill_7_50 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 300840 21760 ) FS ;
    - fill_7_51 sky130_fd_sc_hd__fill_2 + PLACED ( 301300 21760 ) FS ;
    - fill_7_52 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 309580 21760 ) FS ;
    - fill_7_53 sky130_fd_sc_hd__decap_4 + PLACED ( 310040 21760 ) FS ;
    - fill_7_54 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 319240 21760 ) FS ;
    - fill_7_55 sky130_fd_sc_hd__fill_2 + PLACED ( 319700 21760 ) FS ;
    - fill_7_56 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 327980 21760 ) FS ;
    - fill_7_57 sky130_fd_sc_hd__fill_2 + PLACED ( 328440 21760 ) FS ;
    - fill_7_58 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 336720 21760 ) FS ;
    - fill_7_59 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337180 21760 ) FS ;
    - fill_7_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50140 21760 ) FS ;
    - fill_7_60 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 349140 21760 ) FS ;
    - fill_7_61 sky130_fd_sc_hd__decap_12 + PLACED ( 349600 21760 ) FS ;
    - fill_7_62 sky130_fd_sc_hd__fill_2 + PLACED ( 355120 21760 ) FS ;
    - fill_7_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 57960 21760 ) FS ;
    - fill_7_8 sky130_fd_sc_hd__fill_2 + PLACED ( 58420 21760 ) FS ;
    - fill_7_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 66700 21760 ) FS ;
    - fill_8_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 10120 24480 ) N ;
    - fill_8_1 sky130_fd_sc_hd__decap_8 + PLACED ( 10580 24480 ) N ;
    - fill_8_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 86020 24480 ) N ;
    - fill_8_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 103500 24480 ) N ;
    - fill_8_12 sky130_fd_sc_hd__decap_12 + PLACED ( 103960 24480 ) N ;
    - fill_8_13 sky130_fd_sc_hd__decap_8 + PLACED ( 109480 24480 ) N ;
    - fill_8_14 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 113160 24480 ) N ;
    - fill_8_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138920 24480 ) N ;
    - fill_8_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 147660 24480 ) N ;
    - fill_8_17 sky130_fd_sc_hd__fill_2 + PLACED ( 148120 24480 ) N ;
    - fill_8_18 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 157320 24480 ) N ;
    - fill_8_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 166060 24480 ) N ;
    - fill_8_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 14260 24480 ) N ;
    - fill_8_20 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 183540 24480 ) N ;
    - fill_8_21 sky130_fd_sc_hd__decap_12 + PLACED ( 184000 24480 ) N ;
    - fill_8_22 sky130_fd_sc_hd__decap_12 + PLACED ( 189520 24480 ) N ;
    - fill_8_23 sky130_fd_sc_hd__fill_2 + PLACED ( 195040 24480 ) N ;
    - fill_8_24 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 230460 24480 ) N ;
    - fill_8_25 sky130_fd_sc_hd__fill_2 + PLACED ( 230920 24480 ) N ;
    - fill_8_26 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 257140 24480 ) N ;
    - fill_8_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 265880 24480 ) N ;
    - fill_8_28 sky130_fd_sc_hd__decap_12 + PLACED ( 266340 24480 ) N ;
    - fill_8_29 sky130_fd_sc_hd__decap_8 + PLACED ( 271860 24480 ) N ;
    - fill_8_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 23000 24480 ) N ;
    - fill_8_30 sky130_fd_sc_hd__fill_2 + PLACED ( 275540 24480 ) N ;
    - fill_8_31 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 310960 24480 ) N ;
    - fill_8_32 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 311420 24480 ) N ;
    - fill_8_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 320160 24480 ) N ;
    - fill_8_34 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 328900 24480 ) N ;
    - fill_8_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 352820 24480 ) N ;
    - fill_8_36 sky130_fd_sc_hd__decap_6 + PLACED ( 353280 24480 ) N ;
    - fill_8_4 sky130_fd_sc_hd__decap_12 + PLACED ( 23460 24480 ) N ;
    - fill_8_5 sky130_fd_sc_hd__decap_8 + PLACED ( 28980 24480 ) N ;
    - fill_8_6 sky130_fd_sc_hd__fill_2 + PLACED ( 32660 24480 ) N ;
    - fill_8_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68080 24480 ) N ;
    - fill_8_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 68540 24480 ) N ;
    - fill_8_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 77280 24480 ) N ;
    - fill_9_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 9660 27200 ) FS ;
    - fill_9_1 sky130_fd_sc_hd__decap_8 + PLACED ( 10120 27200 ) FS ;
    - fill_9_10 sky130_fd_sc_hd__decap_4 + PLACED ( 67160 27200 ) FS ;
    - fill_9_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 76360 27200 ) FS ;
    - fill_9_12 sky130_fd_sc_hd__fill_2 + PLACED ( 76820 27200 ) FS ;
    - fill_9_13 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 85100 27200 ) FS ;
    - fill_9_14 sky130_fd_sc_hd__fill_2 + PLACED ( 85560 27200 ) FS ;
    - fill_9_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 93840 27200 ) FS ;
    - fill_9_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 94300 27200 ) FS ;
    - fill_9_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 120980 27200 ) FS ;
    - fill_9_18 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 121440 27200 ) FS ;
    - fill_9_19 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 129260 27200 ) FS ;
    - fill_9_2 sky130_fd_sc_hd__fill_2 + PLACED ( 13800 27200 ) FS ;
    - fill_9_20 sky130_fd_sc_hd__fill_2 + PLACED ( 129720 27200 ) FS ;
    - fill_9_21 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 138000 27200 ) FS ;
    - fill_9_22 sky130_fd_sc_hd__fill_2 + PLACED ( 138460 27200 ) FS ;
    - fill_9_23 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 146740 27200 ) FS ;
    - fill_9_24 sky130_fd_sc_hd__decap_4 + PLACED ( 147200 27200 ) FS ;
    - fill_9_25 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 156400 27200 ) FS ;
    - fill_9_26 sky130_fd_sc_hd__fill_2 + PLACED ( 156860 27200 ) FS ;
    - fill_9_27 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 165140 27200 ) FS ;
    - fill_9_28 sky130_fd_sc_hd__fill_2 + PLACED ( 165600 27200 ) FS ;
    - fill_9_29 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 173880 27200 ) FS ;
    - fill_9_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 41400 27200 ) FS ;
    - fill_9_30 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 174340 27200 ) FS ;
    - fill_9_31 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 203320 27200 ) FS ;
    - fill_9_32 sky130_fd_sc_hd__fill_2 + PLACED ( 203780 27200 ) FS ;
    - fill_9_33 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 212060 27200 ) FS ;
    - fill_9_34 sky130_fd_sc_hd__fill_2 + PLACED ( 212520 27200 ) FS ;
    - fill_9_35 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 220800 27200 ) FS ;
    - fill_9_36 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221260 27200 ) FS ;
    - fill_9_37 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 229080 27200 ) FS ;
    - fill_9_38 sky130_fd_sc_hd__decap_4 + PLACED ( 229540 27200 ) FS ;
    - fill_9_39 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 231380 27200 ) FS ;
    - fill_9_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 41860 27200 ) FS ;
    - fill_9_40 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239200 27200 ) FS ;
    - fill_9_41 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 239660 27200 ) FS ;
    - fill_9_42 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 247480 27200 ) FS ;
    - fill_9_43 sky130_fd_sc_hd__fill_2 + PLACED ( 247940 27200 ) FS ;
    - fill_9_44 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 256220 27200 ) FS ;
    - fill_9_45 sky130_fd_sc_hd__fill_2 + PLACED ( 256680 27200 ) FS ;
    - fill_9_46 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 283820 27200 ) FS ;
    - fill_9_47 sky130_fd_sc_hd__fill_2 + PLACED ( 284280 27200 ) FS ;
    - fill_9_48 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 292560 27200 ) FS ;
    - fill_9_49 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293020 27200 ) FS ;
    - fill_9_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 49680 27200 ) FS ;
    - fill_9_50 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 300840 27200 ) FS ;
    - fill_9_51 sky130_fd_sc_hd__fill_2 + PLACED ( 301300 27200 ) FS ;
    - fill_9_52 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 309580 27200 ) FS ;
    - fill_9_53 sky130_fd_sc_hd__decap_4 + PLACED ( 310040 27200 ) FS ;
    - fill_9_54 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 319240 27200 ) FS ;
    - fill_9_55 sky130_fd_sc_hd__fill_2 + PLACED ( 319700 27200 ) FS ;
    - fill_9_56 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 327980 27200 ) FS ;
    - fill_9_57 sky130_fd_sc_hd__fill_2 + PLACED ( 328440 27200 ) FS ;
    - fill_9_58 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 336720 27200 ) FS ;
    - fill_9_59 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 337180 27200 ) FS ;
    - fill_9_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50140 27200 ) FS ;
    - fill_9_60 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 350520 27200 ) FS ;
    - fill_9_61 sky130_fd_sc_hd__decap_8 + PLACED ( 350980 27200 ) FS ;
    - fill_9_62 sky130_fd_sc_hd__decap_3 + PLACED ( 354660 27200 ) FS ;
    - fill_9_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 57960 27200 ) FS ;
    - fill_9_8 sky130_fd_sc_hd__fill_2 + PLACED ( 58420 27200 ) FS ;
    - fill_9_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 66700 27200 ) FS ;
    - genblk1.RFW0.BIT\[0\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 20700 2720 ) N ;
    - genblk1.RFW0.BIT\[0\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 25300 2720 ) N ;
    - genblk1.RFW0.BIT\[10\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 42320 2720 ) N ;
    - genblk1.RFW0.BIT\[10\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 46460 2720 ) N ;
    - genblk1.RFW0.BIT\[11\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 50600 2720 ) N ;
    - genblk1.RFW0.BIT\[11\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 55200 2720 ) N ;
    - genblk1.RFW0.BIT\[12\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 60720 2720 ) N ;
    - genblk1.RFW0.BIT\[12\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 64860 2720 ) N ;
    - genblk1.RFW0.BIT\[13\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 69460 2720 ) N ;
    - genblk1.RFW0.BIT\[13\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 73600 2720 ) N ;
    - genblk1.RFW0.BIT\[14\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 77740 2720 ) N ;
    - genblk1.RFW0.BIT\[14\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 82340 2720 ) N ;
    - genblk1.RFW0.BIT\[15\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 86480 2720 ) N ;
    - genblk1.RFW0.BIT\[15\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 90620 2720 ) N ;
    - genblk1.RFW0.BIT\[16\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 101200 2720 ) N ;
    - genblk1.RFW0.BIT\[16\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 105340 2720 ) N ;
    - genblk1.RFW0.BIT\[17\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 113620 2720 ) N ;
    - genblk1.RFW0.BIT\[17\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 117760 2720 ) N ;
    - genblk1.RFW0.BIT\[18\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 122360 2720 ) N ;
    - genblk1.RFW0.BIT\[18\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 126500 2720 ) N ;
    - genblk1.RFW0.BIT\[19\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 130640 2720 ) N ;
    - genblk1.RFW0.BIT\[19\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 135240 2720 ) N ;
    - genblk1.RFW0.BIT\[1\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 33580 2720 ) N ;
    - genblk1.RFW0.BIT\[1\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 37720 2720 ) N ;
    - genblk1.RFW0.BIT\[20\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 149500 2720 ) N ;
    - genblk1.RFW0.BIT\[20\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 153640 2720 ) N ;
    - genblk1.RFW0.BIT\[21\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 157780 2720 ) N ;
    - genblk1.RFW0.BIT\[21\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 162380 2720 ) N ;
    - genblk1.RFW0.BIT\[22\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 166520 2720 ) N ;
    - genblk1.RFW0.BIT\[22\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 170660 2720 ) N ;
    - genblk1.RFW0.BIT\[23\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 181240 2720 ) N ;
    - genblk1.RFW0.BIT\[23\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 185380 2720 ) N ;
    - genblk1.RFW0.BIT\[24\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 195960 2720 ) N ;
    - genblk1.RFW0.BIT\[24\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 200100 2720 ) N ;
    - genblk1.RFW0.BIT\[25\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 204700 2720 ) N ;
    - genblk1.RFW0.BIT\[25\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 208840 2720 ) N ;
    - genblk1.RFW0.BIT\[26\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 213440 2720 ) N ;
    - genblk1.RFW0.BIT\[26\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 217580 2720 ) N ;
    - genblk1.RFW0.BIT\[27\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 223100 2720 ) N ;
    - genblk1.RFW0.BIT\[27\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 227700 2720 ) N ;
    - genblk1.RFW0.BIT\[28\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 231840 2720 ) N ;
    - genblk1.RFW0.BIT\[28\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 235980 2720 ) N ;
    - genblk1.RFW0.BIT\[29\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 240580 2720 ) N ;
    - genblk1.RFW0.BIT\[29\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 244720 2720 ) N ;
    - genblk1.RFW0.BIT\[2\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 140760 2720 ) N ;
    - genblk1.RFW0.BIT\[2\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 144900 2720 ) N ;
    - genblk1.RFW0.BIT\[30\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 263580 2720 ) N ;
    - genblk1.RFW0.BIT\[30\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 268180 2720 ) N ;
    - genblk1.RFW0.BIT\[31\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 276460 2720 ) N ;
    - genblk1.RFW0.BIT\[31\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 280600 2720 ) N ;
    - genblk1.RFW0.BIT\[3\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 248860 2720 ) N ;
    - genblk1.RFW0.BIT\[3\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 253460 2720 ) N ;
    - genblk1.RFW0.BIT\[4\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 285200 2720 ) N ;
    - genblk1.RFW0.BIT\[4\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 289340 2720 ) N ;
    - genblk1.RFW0.BIT\[5\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 293480 2720 ) N ;
    - genblk1.RFW0.BIT\[5\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 298080 2720 ) N ;
    - genblk1.RFW0.BIT\[6\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 303600 2720 ) N ;
    - genblk1.RFW0.BIT\[6\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 307740 2720 ) N ;
    - genblk1.RFW0.BIT\[7\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 312340 2720 ) N ;
    - genblk1.RFW0.BIT\[7\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 316480 2720 ) N ;
    - genblk1.RFW0.BIT\[8\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 320620 2720 ) N ;
    - genblk1.RFW0.BIT\[8\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 325220 2720 ) N ;
    - genblk1.RFW0.BIT\[9\].OBUF1 sky130_fd_sc_hd__ebufn_2 + PLACED ( 329360 2720 ) N ;
    - genblk1.RFW0.BIT\[9\].OBUF2 sky130_fd_sc_hd__ebufn_2 + PLACED ( 333500 2720 ) N ;
    - genblk1.RFW0.INV1\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 14720 2720 ) N ;
    - genblk1.RFW0.INV1\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 94760 2720 ) N ;
    - genblk1.RFW0.INV1\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 174800 2720 ) N ;
    - genblk1.RFW0.INV1\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 257600 2720 ) N ;
    - genblk1.RFW0.INV2\[0\] sky130_fd_sc_hd__inv_4 + PLACED ( 17020 2720 ) N ;
    - genblk1.RFW0.INV2\[1\] sky130_fd_sc_hd__inv_4 + PLACED ( 97520 2720 ) N ;
    - genblk1.RFW0.INV2\[2\] sky130_fd_sc_hd__inv_4 + PLACED ( 177560 2720 ) N ;
    - genblk1.RFW0.INV2\[3\] sky130_fd_sc_hd__inv_4 + PLACED ( 259900 2720 ) N ;
    - genblk1.RFW0.TIE\[0\] sky130_fd_sc_hd__conb_1 + PLACED ( 19320 2720 ) N ;
    - genblk1.RFW0.TIE\[1\] sky130_fd_sc_hd__conb_1 + PLACED ( 59340 2720 ) N ;
    - genblk1.RFW0.TIE\[2\] sky130_fd_sc_hd__conb_1 + PLACED ( 99820 2720 ) N ;
    - genblk1.RFW0.TIE\[3\] sky130_fd_sc_hd__conb_1 + PLACED ( 139380 2720 ) N ;
    - genblk1.RFW0.TIE\[4\] sky130_fd_sc_hd__conb_1 + PLACED ( 179860 2720 ) N ;
    - genblk1.RFW0.TIE\[5\] sky130_fd_sc_hd__conb_1 + PLACED ( 221720 2720 ) N ;
    - genblk1.RFW0.TIE\[6\] sky130_fd_sc_hd__conb_1 + PLACED ( 262200 2720 ) N ;
    - genblk1.RFW0.TIE\[7\] sky130_fd_sc_hd__conb_1 + PLACED ( 302220 2720 ) N ;
    - tap_0_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 24840 2720 ) N ;
    - tap_0_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 54740 2720 ) N ;
    - tap_0_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 227240 2720 ) N ;
    - tap_0_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 240120 2720 ) N ;
    - tap_0_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 253000 2720 ) N ;
    - tap_0_13 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 267720 2720 ) N ;
    - tap_0_14 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 297620 2720 ) N ;
    - tap_0_15 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 311880 2720 ) N ;
    - tap_0_16 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 324760 2720 ) N ;
    - tap_0_17 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 339020 2720 ) N ;
    - tap_0_18 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 353740 2720 ) N ;
    - tap_0_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 69000 2720 ) N ;
    - tap_0_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 81880 2720 ) N ;
    - tap_0_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 97060 2720 ) N ;
    - tap_0_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 121900 2720 ) N ;
    - tap_0_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 134780 2720 ) N ;
    - tap_0_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 149040 2720 ) N ;
    - tap_0_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 161920 2720 ) N ;
    - tap_0_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 177100 2720 ) N ;
    - tap_10_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 37720 29920 ) N ;
    - tap_10_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50600 29920 ) N ;
    - tap_10_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 280600 29920 ) N ;
    - tap_10_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293480 29920 ) N ;
    - tap_10_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 306360 29920 ) N ;
    - tap_10_13 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 344080 29920 ) N ;
    - tap_10_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 63480 29920 ) N ;
    - tap_10_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 98900 29920 ) N ;
    - tap_10_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 126040 29920 ) N ;
    - tap_10_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 178940 29920 ) N ;
    - tap_10_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 195960 29920 ) N ;
    - tap_10_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 208840 29920 ) N ;
    - tap_10_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221720 29920 ) N ;
    - tap_10_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 244260 29920 ) N ;
    - tap_11_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 32640 ) FS ;
    - tap_11_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 19320 32640 ) FS ;
    - tap_11_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 33580 32640 ) FS ;
    - tap_11_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 105800 32640 ) FS ;
    - tap_11_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 188140 32640 ) FS ;
    - tap_11_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 268640 32640 ) FS ;
    - tap_12_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 18860 35360 ) N ;
    - tap_12_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 54740 35360 ) N ;
    - tap_12_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293480 35360 ) N ;
    - tap_12_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 306360 35360 ) N ;
    - tap_12_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 342240 35360 ) N ;
    - tap_12_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 98900 35360 ) N ;
    - tap_12_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 126040 35360 ) N ;
    - tap_12_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 178940 35360 ) N ;
    - tap_12_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 195960 35360 ) N ;
    - tap_12_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 208840 35360 ) N ;
    - tap_12_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221720 35360 ) N ;
    - tap_12_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 244260 35360 ) N ;
    - tap_12_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 280600 35360 ) N ;
    - tap_13_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 38080 ) FS ;
    - tap_13_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 19320 38080 ) FS ;
    - tap_13_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 33580 38080 ) FS ;
    - tap_13_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 105800 38080 ) FS ;
    - tap_13_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 188140 38080 ) FS ;
    - tap_13_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 268640 38080 ) FS ;
    - tap_14_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 37720 40800 ) N ;
    - tap_14_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50600 40800 ) N ;
    - tap_14_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 280600 40800 ) N ;
    - tap_14_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293480 40800 ) N ;
    - tap_14_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 306360 40800 ) N ;
    - tap_14_13 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 341780 40800 ) N ;
    - tap_14_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 63480 40800 ) N ;
    - tap_14_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 98900 40800 ) N ;
    - tap_14_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 126040 40800 ) N ;
    - tap_14_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 178940 40800 ) N ;
    - tap_14_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 195960 40800 ) N ;
    - tap_14_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 208840 40800 ) N ;
    - tap_14_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221720 40800 ) N ;
    - tap_14_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 244260 40800 ) N ;
    - tap_15_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 43520 ) FS ;
    - tap_15_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 25760 43520 ) FS ;
    - tap_15_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 105800 43520 ) FS ;
    - tap_15_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 188140 43520 ) FS ;
    - tap_15_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 268640 43520 ) FS ;
    - tap_16_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 14720 46240 ) N ;
    - tap_16_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 54740 46240 ) N ;
    - tap_16_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293480 46240 ) N ;
    - tap_16_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 306360 46240 ) N ;
    - tap_16_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 343160 46240 ) N ;
    - tap_16_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 98900 46240 ) N ;
    - tap_16_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 126040 46240 ) N ;
    - tap_16_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 178940 46240 ) N ;
    - tap_16_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 195960 46240 ) N ;
    - tap_16_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 208840 46240 ) N ;
    - tap_16_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221720 46240 ) N ;
    - tap_16_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 244260 46240 ) N ;
    - tap_16_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 280600 46240 ) N ;
    - tap_17_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 48960 ) FS ;
    - tap_17_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 25760 48960 ) FS ;
    - tap_17_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 105800 48960 ) FS ;
    - tap_17_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 188140 48960 ) FS ;
    - tap_17_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 268640 48960 ) FS ;
    - tap_18_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 37720 51680 ) N ;
    - tap_18_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50600 51680 ) N ;
    - tap_18_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 280600 51680 ) N ;
    - tap_18_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293480 51680 ) N ;
    - tap_18_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 306360 51680 ) N ;
    - tap_18_13 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 344080 51680 ) N ;
    - tap_18_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 63480 51680 ) N ;
    - tap_18_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 98900 51680 ) N ;
    - tap_18_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 126040 51680 ) N ;
    - tap_18_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 178940 51680 ) N ;
    - tap_18_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 195960 51680 ) N ;
    - tap_18_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 208840 51680 ) N ;
    - tap_18_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221720 51680 ) N ;
    - tap_18_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 244260 51680 ) N ;
    - tap_19_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 54400 ) FS ;
    - tap_19_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 19320 54400 ) FS ;
    - tap_19_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 33580 54400 ) FS ;
    - tap_19_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 105800 54400 ) FS ;
    - tap_19_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 188140 54400 ) FS ;
    - tap_19_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 268640 54400 ) FS ;
    - tap_1_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 5440 ) FS ;
    - tap_1_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 19320 5440 ) FS ;
    - tap_1_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 33580 5440 ) FS ;
    - tap_1_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 105800 5440 ) FS ;
    - tap_1_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 188140 5440 ) FS ;
    - tap_1_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 268640 5440 ) FS ;
    - tap_20_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 18860 57120 ) N ;
    - tap_20_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 54740 57120 ) N ;
    - tap_20_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293480 57120 ) N ;
    - tap_20_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 306360 57120 ) N ;
    - tap_20_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 342240 57120 ) N ;
    - tap_20_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 98900 57120 ) N ;
    - tap_20_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 126040 57120 ) N ;
    - tap_20_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 178940 57120 ) N ;
    - tap_20_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 195960 57120 ) N ;
    - tap_20_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 208840 57120 ) N ;
    - tap_20_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221720 57120 ) N ;
    - tap_20_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 244260 57120 ) N ;
    - tap_20_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 280600 57120 ) N ;
    - tap_21_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 59840 ) FS ;
    - tap_21_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 19320 59840 ) FS ;
    - tap_21_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 33580 59840 ) FS ;
    - tap_21_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 105800 59840 ) FS ;
    - tap_21_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 188140 59840 ) FS ;
    - tap_21_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 268640 59840 ) FS ;
    - tap_22_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 18860 62560 ) N ;
    - tap_22_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 54740 62560 ) N ;
    - tap_22_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293480 62560 ) N ;
    - tap_22_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 306360 62560 ) N ;
    - tap_22_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 341780 62560 ) N ;
    - tap_22_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 98900 62560 ) N ;
    - tap_22_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 126040 62560 ) N ;
    - tap_22_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 178940 62560 ) N ;
    - tap_22_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 195960 62560 ) N ;
    - tap_22_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 208840 62560 ) N ;
    - tap_22_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221720 62560 ) N ;
    - tap_22_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 244260 62560 ) N ;
    - tap_22_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 280600 62560 ) N ;
    - tap_23_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 65280 ) FS ;
    - tap_23_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 19320 65280 ) FS ;
    - tap_23_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 33580 65280 ) FS ;
    - tap_23_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 105800 65280 ) FS ;
    - tap_23_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 188140 65280 ) FS ;
    - tap_23_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 268640 65280 ) FS ;
    - tap_24_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 37720 68000 ) N ;
    - tap_24_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50600 68000 ) N ;
    - tap_24_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 280600 68000 ) N ;
    - tap_24_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293480 68000 ) N ;
    - tap_24_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 306360 68000 ) N ;
    - tap_24_13 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 343160 68000 ) N ;
    - tap_24_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 63480 68000 ) N ;
    - tap_24_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 98900 68000 ) N ;
    - tap_24_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 126040 68000 ) N ;
    - tap_24_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 178940 68000 ) N ;
    - tap_24_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 195960 68000 ) N ;
    - tap_24_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 208840 68000 ) N ;
    - tap_24_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221720 68000 ) N ;
    - tap_24_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 244260 68000 ) N ;
    - tap_25_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 70720 ) FS ;
    - tap_25_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 19320 70720 ) FS ;
    - tap_25_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 33580 70720 ) FS ;
    - tap_25_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 105800 70720 ) FS ;
    - tap_25_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 188140 70720 ) FS ;
    - tap_25_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 268640 70720 ) FS ;
    - tap_26_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 37720 73440 ) N ;
    - tap_26_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50600 73440 ) N ;
    - tap_26_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 280600 73440 ) N ;
    - tap_26_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293480 73440 ) N ;
    - tap_26_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 306360 73440 ) N ;
    - tap_26_13 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 344080 73440 ) N ;
    - tap_26_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 63480 73440 ) N ;
    - tap_26_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 98900 73440 ) N ;
    - tap_26_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 126040 73440 ) N ;
    - tap_26_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 178940 73440 ) N ;
    - tap_26_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 195960 73440 ) N ;
    - tap_26_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 208840 73440 ) N ;
    - tap_26_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221720 73440 ) N ;
    - tap_26_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 244260 73440 ) N ;
    - tap_27_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 76160 ) FS ;
    - tap_27_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 19320 76160 ) FS ;
    - tap_27_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 33580 76160 ) FS ;
    - tap_27_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 105800 76160 ) FS ;
    - tap_27_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 188140 76160 ) FS ;
    - tap_27_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 268640 76160 ) FS ;
    - tap_28_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 18860 78880 ) N ;
    - tap_28_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 54740 78880 ) N ;
    - tap_28_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293480 78880 ) N ;
    - tap_28_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 306360 78880 ) N ;
    - tap_28_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 342240 78880 ) N ;
    - tap_28_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 98900 78880 ) N ;
    - tap_28_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 126040 78880 ) N ;
    - tap_28_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 178940 78880 ) N ;
    - tap_28_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 195960 78880 ) N ;
    - tap_28_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 208840 78880 ) N ;
    - tap_28_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221720 78880 ) N ;
    - tap_28_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 244260 78880 ) N ;
    - tap_28_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 280600 78880 ) N ;
    - tap_29_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 81600 ) FS ;
    - tap_29_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 19320 81600 ) FS ;
    - tap_29_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 33580 81600 ) FS ;
    - tap_29_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 105800 81600 ) FS ;
    - tap_29_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 188140 81600 ) FS ;
    - tap_29_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 268640 81600 ) FS ;
    - tap_2_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 37720 8160 ) N ;
    - tap_2_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50600 8160 ) N ;
    - tap_2_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 280600 8160 ) N ;
    - tap_2_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293480 8160 ) N ;
    - tap_2_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 306360 8160 ) N ;
    - tap_2_13 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 344080 8160 ) N ;
    - tap_2_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 63480 8160 ) N ;
    - tap_2_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 98900 8160 ) N ;
    - tap_2_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 126040 8160 ) N ;
    - tap_2_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 178940 8160 ) N ;
    - tap_2_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 195960 8160 ) N ;
    - tap_2_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 208840 8160 ) N ;
    - tap_2_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221720 8160 ) N ;
    - tap_2_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 244260 8160 ) N ;
    - tap_30_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 18860 84320 ) N ;
    - tap_30_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 54740 84320 ) N ;
    - tap_30_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293480 84320 ) N ;
    - tap_30_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 306360 84320 ) N ;
    - tap_30_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 341780 84320 ) N ;
    - tap_30_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 98900 84320 ) N ;
    - tap_30_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 126040 84320 ) N ;
    - tap_30_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 178940 84320 ) N ;
    - tap_30_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 195960 84320 ) N ;
    - tap_30_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 208840 84320 ) N ;
    - tap_30_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221720 84320 ) N ;
    - tap_30_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 244260 84320 ) N ;
    - tap_30_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 280600 84320 ) N ;
    - tap_31_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 87040 ) FS ;
    - tap_31_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 19320 87040 ) FS ;
    - tap_31_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 33580 87040 ) FS ;
    - tap_31_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 105800 87040 ) FS ;
    - tap_31_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 188140 87040 ) FS ;
    - tap_31_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 268640 87040 ) FS ;
    - tap_32_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 37720 89760 ) N ;
    - tap_32_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50600 89760 ) N ;
    - tap_32_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 280600 89760 ) N ;
    - tap_32_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293480 89760 ) N ;
    - tap_32_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 306360 89760 ) N ;
    - tap_32_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 63480 89760 ) N ;
    - tap_32_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 98900 89760 ) N ;
    - tap_32_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 126040 89760 ) N ;
    - tap_32_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 178940 89760 ) N ;
    - tap_32_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 195960 89760 ) N ;
    - tap_32_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 208840 89760 ) N ;
    - tap_32_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221720 89760 ) N ;
    - tap_32_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 244260 89760 ) N ;
    - tap_33_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 25760 92480 ) FS ;
    - tap_33_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 105800 92480 ) FS ;
    - tap_33_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 188140 92480 ) FS ;
    - tap_33_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 268640 92480 ) FS ;
    - tap_34_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 37720 95200 ) N ;
    - tap_34_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50600 95200 ) N ;
    - tap_34_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 280600 95200 ) N ;
    - tap_34_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293480 95200 ) N ;
    - tap_34_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 306360 95200 ) N ;
    - tap_34_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 63480 95200 ) N ;
    - tap_34_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 98900 95200 ) N ;
    - tap_34_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 126040 95200 ) N ;
    - tap_34_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 178940 95200 ) N ;
    - tap_34_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 195960 95200 ) N ;
    - tap_34_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 208840 95200 ) N ;
    - tap_34_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221720 95200 ) N ;
    - tap_34_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 244260 95200 ) N ;
    - tap_35_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 25760 97920 ) FS ;
    - tap_35_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 105800 97920 ) FS ;
    - tap_35_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 188140 97920 ) FS ;
    - tap_35_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 268640 97920 ) FS ;
    - tap_36_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 37720 100640 ) N ;
    - tap_36_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50600 100640 ) N ;
    - tap_36_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 280600 100640 ) N ;
    - tap_36_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293480 100640 ) N ;
    - tap_36_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 306360 100640 ) N ;
    - tap_36_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 63480 100640 ) N ;
    - tap_36_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 98900 100640 ) N ;
    - tap_36_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 126040 100640 ) N ;
    - tap_36_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 178940 100640 ) N ;
    - tap_36_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 195960 100640 ) N ;
    - tap_36_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 208840 100640 ) N ;
    - tap_36_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221720 100640 ) N ;
    - tap_36_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 244260 100640 ) N ;
    - tap_37_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 25760 103360 ) FS ;
    - tap_37_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 105800 103360 ) FS ;
    - tap_37_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 188140 103360 ) FS ;
    - tap_37_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 268640 103360 ) FS ;
    - tap_38_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 37720 106080 ) N ;
    - tap_38_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50600 106080 ) N ;
    - tap_38_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 280600 106080 ) N ;
    - tap_38_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293480 106080 ) N ;
    - tap_38_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 306360 106080 ) N ;
    - tap_38_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 63480 106080 ) N ;
    - tap_38_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 98900 106080 ) N ;
    - tap_38_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 126040 106080 ) N ;
    - tap_38_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 178940 106080 ) N ;
    - tap_38_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 195960 106080 ) N ;
    - tap_38_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 208840 106080 ) N ;
    - tap_38_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221720 106080 ) N ;
    - tap_38_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 244260 106080 ) N ;
    - tap_39_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 25760 108800 ) FS ;
    - tap_39_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 105800 108800 ) FS ;
    - tap_39_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 188140 108800 ) FS ;
    - tap_39_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 268640 108800 ) FS ;
    - tap_3_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 10880 ) FS ;
    - tap_3_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 19320 10880 ) FS ;
    - tap_3_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 33580 10880 ) FS ;
    - tap_3_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 105800 10880 ) FS ;
    - tap_3_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 188140 10880 ) FS ;
    - tap_3_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 268640 10880 ) FS ;
    - tap_40_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 37720 111520 ) N ;
    - tap_40_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50600 111520 ) N ;
    - tap_40_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 280600 111520 ) N ;
    - tap_40_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293480 111520 ) N ;
    - tap_40_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 306360 111520 ) N ;
    - tap_40_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 63480 111520 ) N ;
    - tap_40_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 98900 111520 ) N ;
    - tap_40_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 126040 111520 ) N ;
    - tap_40_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 178940 111520 ) N ;
    - tap_40_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 195960 111520 ) N ;
    - tap_40_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 208840 111520 ) N ;
    - tap_40_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221720 111520 ) N ;
    - tap_40_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 244260 111520 ) N ;
    - tap_41_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 25760 114240 ) FS ;
    - tap_41_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 105800 114240 ) FS ;
    - tap_41_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 188140 114240 ) FS ;
    - tap_41_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 268640 114240 ) FS ;
    - tap_42_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 37720 116960 ) N ;
    - tap_42_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50600 116960 ) N ;
    - tap_42_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 280600 116960 ) N ;
    - tap_42_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293480 116960 ) N ;
    - tap_42_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 306360 116960 ) N ;
    - tap_42_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 63480 116960 ) N ;
    - tap_42_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 98900 116960 ) N ;
    - tap_42_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 126040 116960 ) N ;
    - tap_42_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 178940 116960 ) N ;
    - tap_42_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 195960 116960 ) N ;
    - tap_42_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 208840 116960 ) N ;
    - tap_42_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221720 116960 ) N ;
    - tap_42_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 244260 116960 ) N ;
    - tap_43_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 25760 119680 ) FS ;
    - tap_43_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 105800 119680 ) FS ;
    - tap_43_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 188140 119680 ) FS ;
    - tap_43_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 268640 119680 ) FS ;
    - tap_44_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 37720 122400 ) N ;
    - tap_44_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50600 122400 ) N ;
    - tap_44_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 280600 122400 ) N ;
    - tap_44_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293480 122400 ) N ;
    - tap_44_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 306360 122400 ) N ;
    - tap_44_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 63480 122400 ) N ;
    - tap_44_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 98900 122400 ) N ;
    - tap_44_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 126040 122400 ) N ;
    - tap_44_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 178940 122400 ) N ;
    - tap_44_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 195960 122400 ) N ;
    - tap_44_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 208840 122400 ) N ;
    - tap_44_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221720 122400 ) N ;
    - tap_44_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 244260 122400 ) N ;
    - tap_45_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 25760 125120 ) FS ;
    - tap_45_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 105800 125120 ) FS ;
    - tap_45_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 188140 125120 ) FS ;
    - tap_45_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 268640 125120 ) FS ;
    - tap_46_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 37720 127840 ) N ;
    - tap_46_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50600 127840 ) N ;
    - tap_46_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 280600 127840 ) N ;
    - tap_46_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293480 127840 ) N ;
    - tap_46_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 306360 127840 ) N ;
    - tap_46_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 63480 127840 ) N ;
    - tap_46_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 98900 127840 ) N ;
    - tap_46_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 126040 127840 ) N ;
    - tap_46_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 178940 127840 ) N ;
    - tap_46_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 195960 127840 ) N ;
    - tap_46_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 208840 127840 ) N ;
    - tap_46_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221720 127840 ) N ;
    - tap_46_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 244260 127840 ) N ;
    - tap_47_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 25760 130560 ) FS ;
    - tap_47_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 105800 130560 ) FS ;
    - tap_47_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 188140 130560 ) FS ;
    - tap_47_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 268640 130560 ) FS ;
    - tap_48_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 37720 133280 ) N ;
    - tap_48_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50600 133280 ) N ;
    - tap_48_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 280600 133280 ) N ;
    - tap_48_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293480 133280 ) N ;
    - tap_48_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 306360 133280 ) N ;
    - tap_48_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 63480 133280 ) N ;
    - tap_48_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 98900 133280 ) N ;
    - tap_48_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 126040 133280 ) N ;
    - tap_48_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 178940 133280 ) N ;
    - tap_48_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 195960 133280 ) N ;
    - tap_48_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 208840 133280 ) N ;
    - tap_48_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221720 133280 ) N ;
    - tap_48_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 244260 133280 ) N ;
    - tap_49_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 25760 136000 ) FS ;
    - tap_49_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 105800 136000 ) FS ;
    - tap_49_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 188140 136000 ) FS ;
    - tap_49_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 268640 136000 ) FS ;
    - tap_4_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 18860 13600 ) N ;
    - tap_4_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 54740 13600 ) N ;
    - tap_4_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293480 13600 ) N ;
    - tap_4_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 306360 13600 ) N ;
    - tap_4_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 342240 13600 ) N ;
    - tap_4_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 98900 13600 ) N ;
    - tap_4_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 126040 13600 ) N ;
    - tap_4_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 178940 13600 ) N ;
    - tap_4_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 195960 13600 ) N ;
    - tap_4_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 208840 13600 ) N ;
    - tap_4_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221720 13600 ) N ;
    - tap_4_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 244260 13600 ) N ;
    - tap_4_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 280600 13600 ) N ;
    - tap_50_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 37720 138720 ) N ;
    - tap_50_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50600 138720 ) N ;
    - tap_50_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 280600 138720 ) N ;
    - tap_50_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293480 138720 ) N ;
    - tap_50_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 306360 138720 ) N ;
    - tap_50_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 63480 138720 ) N ;
    - tap_50_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 98900 138720 ) N ;
    - tap_50_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 126040 138720 ) N ;
    - tap_50_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 178940 138720 ) N ;
    - tap_50_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 195960 138720 ) N ;
    - tap_50_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 208840 138720 ) N ;
    - tap_50_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221720 138720 ) N ;
    - tap_50_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 244260 138720 ) N ;
    - tap_51_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 25760 141440 ) FS ;
    - tap_51_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 105800 141440 ) FS ;
    - tap_51_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 188140 141440 ) FS ;
    - tap_51_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 268640 141440 ) FS ;
    - tap_52_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 37720 144160 ) N ;
    - tap_52_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50600 144160 ) N ;
    - tap_52_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 280600 144160 ) N ;
    - tap_52_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293480 144160 ) N ;
    - tap_52_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 306360 144160 ) N ;
    - tap_52_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 63480 144160 ) N ;
    - tap_52_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 98900 144160 ) N ;
    - tap_52_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 126040 144160 ) N ;
    - tap_52_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 178940 144160 ) N ;
    - tap_52_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 195960 144160 ) N ;
    - tap_52_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 208840 144160 ) N ;
    - tap_52_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221720 144160 ) N ;
    - tap_52_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 244260 144160 ) N ;
    - tap_53_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 25760 146880 ) FS ;
    - tap_53_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 105800 146880 ) FS ;
    - tap_53_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 188140 146880 ) FS ;
    - tap_53_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 268640 146880 ) FS ;
    - tap_54_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 37720 149600 ) N ;
    - tap_54_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50600 149600 ) N ;
    - tap_54_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 280600 149600 ) N ;
    - tap_54_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293480 149600 ) N ;
    - tap_54_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 306360 149600 ) N ;
    - tap_54_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 63480 149600 ) N ;
    - tap_54_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 98900 149600 ) N ;
    - tap_54_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 126040 149600 ) N ;
    - tap_54_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 178940 149600 ) N ;
    - tap_54_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 195960 149600 ) N ;
    - tap_54_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 208840 149600 ) N ;
    - tap_54_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221720 149600 ) N ;
    - tap_54_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 244260 149600 ) N ;
    - tap_55_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 25760 152320 ) FS ;
    - tap_55_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 105800 152320 ) FS ;
    - tap_55_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 188140 152320 ) FS ;
    - tap_55_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 268640 152320 ) FS ;
    - tap_56_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 37720 155040 ) N ;
    - tap_56_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50600 155040 ) N ;
    - tap_56_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 280600 155040 ) N ;
    - tap_56_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293480 155040 ) N ;
    - tap_56_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 306360 155040 ) N ;
    - tap_56_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 63480 155040 ) N ;
    - tap_56_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 98900 155040 ) N ;
    - tap_56_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 126040 155040 ) N ;
    - tap_56_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 178940 155040 ) N ;
    - tap_56_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 195960 155040 ) N ;
    - tap_56_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 208840 155040 ) N ;
    - tap_56_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221720 155040 ) N ;
    - tap_56_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 244260 155040 ) N ;
    - tap_57_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 25760 157760 ) FS ;
    - tap_57_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 105800 157760 ) FS ;
    - tap_57_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 188140 157760 ) FS ;
    - tap_57_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 268640 157760 ) FS ;
    - tap_58_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 37720 160480 ) N ;
    - tap_58_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50600 160480 ) N ;
    - tap_58_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 280600 160480 ) N ;
    - tap_58_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293480 160480 ) N ;
    - tap_58_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 306360 160480 ) N ;
    - tap_58_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 63480 160480 ) N ;
    - tap_58_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 98900 160480 ) N ;
    - tap_58_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 126040 160480 ) N ;
    - tap_58_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 178940 160480 ) N ;
    - tap_58_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 195960 160480 ) N ;
    - tap_58_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 208840 160480 ) N ;
    - tap_58_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221720 160480 ) N ;
    - tap_58_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 244260 160480 ) N ;
    - tap_59_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 25760 163200 ) FS ;
    - tap_59_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 105800 163200 ) FS ;
    - tap_59_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 188140 163200 ) FS ;
    - tap_59_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 268640 163200 ) FS ;
    - tap_5_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 16320 ) FS ;
    - tap_5_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 19320 16320 ) FS ;
    - tap_5_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 33580 16320 ) FS ;
    - tap_5_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 105800 16320 ) FS ;
    - tap_5_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 188140 16320 ) FS ;
    - tap_5_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 268640 16320 ) FS ;
    - tap_60_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 37720 165920 ) N ;
    - tap_60_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50600 165920 ) N ;
    - tap_60_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 280600 165920 ) N ;
    - tap_60_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293480 165920 ) N ;
    - tap_60_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 306360 165920 ) N ;
    - tap_60_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 63480 165920 ) N ;
    - tap_60_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 98900 165920 ) N ;
    - tap_60_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 126040 165920 ) N ;
    - tap_60_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 178940 165920 ) N ;
    - tap_60_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 195960 165920 ) N ;
    - tap_60_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 208840 165920 ) N ;
    - tap_60_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221720 165920 ) N ;
    - tap_60_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 244260 165920 ) N ;
    - tap_61_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 25760 168640 ) FS ;
    - tap_61_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 105800 168640 ) FS ;
    - tap_61_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 188140 168640 ) FS ;
    - tap_61_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 268640 168640 ) FS ;
    - tap_62_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 37720 171360 ) N ;
    - tap_62_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50600 171360 ) N ;
    - tap_62_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 280600 171360 ) N ;
    - tap_62_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293480 171360 ) N ;
    - tap_62_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 306360 171360 ) N ;
    - tap_62_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 63480 171360 ) N ;
    - tap_62_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 98900 171360 ) N ;
    - tap_62_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 126040 171360 ) N ;
    - tap_62_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 178940 171360 ) N ;
    - tap_62_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 195960 171360 ) N ;
    - tap_62_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 208840 171360 ) N ;
    - tap_62_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221720 171360 ) N ;
    - tap_62_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 244260 171360 ) N ;
    - tap_6_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 18860 19040 ) N ;
    - tap_6_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 54740 19040 ) N ;
    - tap_6_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293480 19040 ) N ;
    - tap_6_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 306360 19040 ) N ;
    - tap_6_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 341780 19040 ) N ;
    - tap_6_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 98900 19040 ) N ;
    - tap_6_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 126040 19040 ) N ;
    - tap_6_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 178940 19040 ) N ;
    - tap_6_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 195960 19040 ) N ;
    - tap_6_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 208840 19040 ) N ;
    - tap_6_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221720 19040 ) N ;
    - tap_6_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 244260 19040 ) N ;
    - tap_6_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 280600 19040 ) N ;
    - tap_7_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 21760 ) FS ;
    - tap_7_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 19320 21760 ) FS ;
    - tap_7_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 33580 21760 ) FS ;
    - tap_7_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 105800 21760 ) FS ;
    - tap_7_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 188140 21760 ) FS ;
    - tap_7_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 268640 21760 ) FS ;
    - tap_8_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 37720 24480 ) N ;
    - tap_8_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 50600 24480 ) N ;
    - tap_8_10 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 280600 24480 ) N ;
    - tap_8_11 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 293480 24480 ) N ;
    - tap_8_12 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 306360 24480 ) N ;
    - tap_8_13 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 343160 24480 ) N ;
    - tap_8_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 63480 24480 ) N ;
    - tap_8_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 98900 24480 ) N ;
    - tap_8_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 126040 24480 ) N ;
    - tap_8_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 178940 24480 ) N ;
    - tap_8_6 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 195960 24480 ) N ;
    - tap_8_7 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 208840 24480 ) N ;
    - tap_8_8 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 221720 24480 ) N ;
    - tap_8_9 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 244260 24480 ) N ;
    - tap_9_0 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 2760 27200 ) FS ;
    - tap_9_1 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 19320 27200 ) FS ;
    - tap_9_2 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 33580 27200 ) FS ;
    - tap_9_3 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 105800 27200 ) FS ;
    - tap_9_4 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 188140 27200 ) FS ;
    - tap_9_5 sky130_fd_sc_hd__tapvpwrvgnd_1 + PLACED ( 268640 27200 ) FS ;
END COMPONENTS
PINS 113 ;
    - CLK + NET CLK + DIRECTION INPUT + USE SIGNAL ;
    - DA[0] + NET DA[0] + DIRECTION OUTPUT + USE SIGNAL ;
    - DA[10] + NET DA[10] + DIRECTION OUTPUT + USE SIGNAL ;
    - DA[11] + NET DA[11] + DIRECTION OUTPUT + USE SIGNAL ;
    - DA[12] + NET DA[12] + DIRECTION OUTPUT + USE SIGNAL ;
    - DA[13] + NET DA[13] + DIRECTION OUTPUT + USE SIGNAL ;
    - DA[14] + NET DA[14] + DIRECTION OUTPUT + USE SIGNAL ;
    - DA[15] + NET DA[15] + DIRECTION OUTPUT + USE SIGNAL ;
    - DA[16] + NET DA[16] + DIRECTION OUTPUT + USE SIGNAL ;
    - DA[17] + NET DA[17] + DIRECTION OUTPUT + USE SIGNAL ;
    - DA[18] + NET DA[18] + DIRECTION OUTPUT + USE SIGNAL ;
    - DA[19] + NET DA[19] + DIRECTION OUTPUT + USE SIGNAL ;
    - DA[1] + NET DA[1] + DIRECTION OUTPUT + USE SIGNAL ;
    - DA[20] + NET DA[20] + DIRECTION OUTPUT + USE SIGNAL ;
    - DA[21] + NET DA[21] + DIRECTION OUTPUT + USE SIGNAL ;
    - DA[22] + NET DA[22] + DIRECTION OUTPUT + USE SIGNAL ;
    - DA[23] + NET DA[23] + DIRECTION OUTPUT + USE SIGNAL ;
    - DA[24] + NET DA[24] + DIRECTION OUTPUT + USE SIGNAL ;
    - DA[25] + NET DA[25] + DIRECTION OUTPUT + USE SIGNAL ;
    - DA[26] + NET DA[26] + DIRECTION OUTPUT + USE SIGNAL ;
    - DA[27] + NET DA[27] + DIRECTION OUTPUT + USE SIGNAL ;
    - DA[28] + NET DA[28] + DIRECTION OUTPUT + USE SIGNAL ;
    - DA[29] + NET DA[29] + DIRECTION OUTPUT + USE SIGNAL ;
    - DA[2] + NET DA[2] + DIRECTION OUTPUT + USE SIGNAL ;
    - DA[30] + NET DA[30] + DIRECTION OUTPUT + USE SIGNAL ;
    - DA[31] + NET DA[31] + DIRECTION OUTPUT + USE SIGNAL ;
    - DA[3] + NET DA[3] + DIRECTION OUTPUT + USE SIGNAL ;
    - DA[4] + NET DA[4] + DIRECTION OUTPUT + USE SIGNAL ;
    - DA[5] + NET DA[5] + DIRECTION OUTPUT + USE SIGNAL ;
    - DA[6] + NET DA[6] + DIRECTION OUTPUT + USE SIGNAL ;
    - DA[7] + NET DA[7] + DIRECTION OUTPUT + USE SIGNAL ;
    - DA[8] + NET DA[8] + DIRECTION OUTPUT + USE SIGNAL ;
    - DA[9] + NET DA[9] + DIRECTION OUTPUT + USE SIGNAL ;
    - DB[0] + NET DB[0] + DIRECTION OUTPUT + USE SIGNAL ;
    - DB[10] + NET DB[10] + DIRECTION OUTPUT + USE SIGNAL ;
    - DB[11] + NET DB[11] + DIRECTION OUTPUT + USE SIGNAL ;
    - DB[12] + NET DB[12] + DIRECTION OUTPUT + USE SIGNAL ;
    - DB[13] + NET DB[13] + DIRECTION OUTPUT + USE SIGNAL ;
    - DB[14] + NET DB[14] + DIRECTION OUTPUT + USE SIGNAL ;
    - DB[15] + NET DB[15] + DIRECTION OUTPUT + USE SIGNAL ;
    - DB[16] + NET DB[16] + DIRECTION OUTPUT + USE SIGNAL ;
    - DB[17] + NET DB[17] + DIRECTION OUTPUT + USE SIGNAL ;
    - DB[18] + NET DB[18] + DIRECTION OUTPUT + USE SIGNAL ;
    - DB[19] + NET DB[19] + DIRECTION OUTPUT + USE SIGNAL ;
    - DB[1] + NET DB[1] + DIRECTION OUTPUT + USE SIGNAL ;
    - DB[20] + NET DB[20] + DIRECTION OUTPUT + USE SIGNAL ;
    - DB[21] + NET DB[21] + DIRECTION OUTPUT + USE SIGNAL ;
    - DB[22] + NET DB[22] + DIRECTION OUTPUT + USE SIGNAL ;
    - DB[23] + NET DB[23] + DIRECTION OUTPUT + USE SIGNAL ;
    - DB[24] + NET DB[24] + DIRECTION OUTPUT + USE SIGNAL ;
    - DB[25] + NET DB[25] + DIRECTION OUTPUT + USE SIGNAL ;
    - DB[26] + NET DB[26] + DIRECTION OUTPUT + USE SIGNAL ;
    - DB[27] + NET DB[27] + DIRECTION OUTPUT + USE SIGNAL ;
    - DB[28] + NET DB[28] + DIRECTION OUTPUT + USE SIGNAL ;
    - DB[29] + NET DB[29] + DIRECTION OUTPUT + USE SIGNAL ;
    - DB[2] + NET DB[2] + DIRECTION OUTPUT + USE SIGNAL ;
    - DB[30] + NET DB[30] + DIRECTION OUTPUT + USE SIGNAL ;
    - DB[31] + NET DB[31] + DIRECTION OUTPUT + USE SIGNAL ;
    - DB[3] + NET DB[3] + DIRECTION OUTPUT + USE SIGNAL ;
    - DB[4] + NET DB[4] + DIRECTION OUTPUT + USE SIGNAL ;
    - DB[5] + NET DB[5] + DIRECTION OUTPUT + USE SIGNAL ;
    - DB[6] + NET DB[6] + DIRECTION OUTPUT + USE SIGNAL ;
    - DB[7] + NET DB[7] + DIRECTION OUTPUT + USE SIGNAL ;
    - DB[8] + NET DB[8] + DIRECTION OUTPUT + USE SIGNAL ;
    - DB[9] + NET DB[9] + DIRECTION OUTPUT + USE SIGNAL ;
    - DW[0] + NET DW[0] + DIRECTION INPUT + USE SIGNAL ;
    - DW[10] + NET DW[10] + DIRECTION INPUT + USE SIGNAL ;
    - DW[11] + NET DW[11] + DIRECTION INPUT + USE SIGNAL ;
    - DW[12] + NET DW[12] + DIRECTION INPUT + USE SIGNAL ;
    - DW[13] + NET DW[13] + DIRECTION INPUT + USE SIGNAL ;
    - DW[14] + NET DW[14] + DIRECTION INPUT + USE SIGNAL ;
    - DW[15] + NET DW[15] + DIRECTION INPUT + USE SIGNAL ;
    - DW[16] + NET DW[16] + DIRECTION INPUT + USE SIGNAL ;
    - DW[17] + NET DW[17] + DIRECTION INPUT + USE SIGNAL ;
    - DW[18] + NET DW[18] + DIRECTION INPUT + USE SIGNAL ;
    - DW[19] + NET DW[19] + DIRECTION INPUT + USE SIGNAL ;
    - DW[1] + NET DW[1] + DIRECTION INPUT + USE SIGNAL ;
    - DW[20] + NET DW[20] + DIRECTION INPUT + USE SIGNAL ;
    - DW[21] + NET DW[21] + DIRECTION INPUT + USE SIGNAL ;
    - DW[22] + NET DW[22] + DIRECTION INPUT + USE SIGNAL ;
    - DW[23] + NET DW[23] + DIRECTION INPUT + USE SIGNAL ;
    - DW[24] + NET DW[24] + DIRECTION INPUT + USE SIGNAL ;
    - DW[25] + NET DW[25] + DIRECTION INPUT + USE SIGNAL ;
    - DW[26] + NET DW[26] + DIRECTION INPUT + USE SIGNAL ;
    - DW[27] + NET DW[27] + DIRECTION INPUT + USE SIGNAL ;
    - DW[28] + NET DW[28] + DIRECTION INPUT + USE SIGNAL ;
    - DW[29] + NET DW[29] + DIRECTION INPUT + USE SIGNAL ;
    - DW[2] + NET DW[2] + DIRECTION INPUT + USE SIGNAL ;
    - DW[30] + NET DW[30] + DIRECTION INPUT + USE SIGNAL ;
    - DW[31] + NET DW[31] + DIRECTION INPUT + USE SIGNAL ;
    - DW[3] + NET DW[3] + DIRECTION INPUT + USE SIGNAL ;
    - DW[4] + NET DW[4] + DIRECTION INPUT + USE SIGNAL ;
    - DW[5] + NET DW[5] + DIRECTION INPUT + USE SIGNAL ;
    - DW[6] + NET DW[6] + DIRECTION INPUT + USE SIGNAL ;
    - DW[7] + NET DW[7] + DIRECTION INPUT + USE SIGNAL ;
    - DW[8] + NET DW[8] + DIRECTION INPUT + USE SIGNAL ;
    - DW[9] + NET DW[9] + DIRECTION INPUT + USE SIGNAL ;
    - RA[0] + NET RA[0] + DIRECTION INPUT + USE SIGNAL ;
    - RA[1] + NET RA[1] + DIRECTION INPUT + USE SIGNAL ;
    - RA[2] + NET RA[2] + DIRECTION INPUT + USE SIGNAL ;
    - RA[3] + NET RA[3] + DIRECTION INPUT + USE SIGNAL ;
    - RA[4] + NET RA[4] + DIRECTION INPUT + USE SIGNAL ;
    - RB[0] + NET RB[0] + DIRECTION INPUT + USE SIGNAL ;
    - RB[1] + NET RB[1] + DIRECTION INPUT + USE SIGNAL ;
    - RB[2] + NET RB[2] + DIRECTION INPUT + USE SIGNAL ;
    - RB[3] + NET RB[3] + DIRECTION INPUT + USE SIGNAL ;
    - RB[4] + NET RB[4] + DIRECTION INPUT + USE SIGNAL ;
    - RW[0] + NET RW[0] + DIRECTION INPUT + USE SIGNAL ;
    - RW[1] + NET RW[1] + DIRECTION INPUT + USE SIGNAL ;
    - RW[2] + NET RW[2] + DIRECTION INPUT + USE SIGNAL ;
    - RW[3] + NET RW[3] + DIRECTION INPUT + USE SIGNAL ;
    - RW[4] + NET RW[4] + DIRECTION INPUT + USE SIGNAL ;
    - WE + NET WE + DIRECTION INPUT + USE SIGNAL ;
END PINS
NETS 1683 ;
    - CLK ( PIN CLK ) ( REGF\[9\].RFW.CG\[3\] CLK ) ( REGF\[9\].RFW.CG\[2\] CLK ) ( REGF\[9\].RFW.CG\[1\] CLK ) ( REGF\[9\].RFW.CG\[0\] CLK ) ( REGF\[8\].RFW.CG\[3\] CLK ) ( REGF\[8\].RFW.CG\[2\] CLK )
      ( REGF\[8\].RFW.CG\[1\] CLK ) ( REGF\[8\].RFW.CG\[0\] CLK ) ( REGF\[7\].RFW.CG\[3\] CLK ) ( REGF\[7\].RFW.CG\[2\] CLK ) ( REGF\[7\].RFW.CG\[1\] CLK ) ( REGF\[7\].RFW.CG\[0\] CLK ) ( REGF\[6\].RFW.CG\[3\] CLK ) ( REGF\[6\].RFW.CG\[2\] CLK )
      ( REGF\[6\].RFW.CG\[1\] CLK ) ( REGF\[6\].RFW.CG\[0\] CLK ) ( REGF\[5\].RFW.CG\[3\] CLK ) ( REGF\[5\].RFW.CG\[2\] CLK ) ( REGF\[5\].RFW.CG\[1\] CLK ) ( REGF\[5\].RFW.CG\[0\] CLK ) ( REGF\[4\].RFW.CG\[3\] CLK ) ( REGF\[4\].RFW.CG\[2\] CLK )
      ( REGF\[4\].RFW.CG\[1\] CLK ) ( REGF\[4\].RFW.CG\[0\] CLK ) ( REGF\[3\].RFW.CG\[3\] CLK ) ( REGF\[3\].RFW.CG\[2\] CLK ) ( REGF\[3\].RFW.CG\[1\] CLK ) ( REGF\[3\].RFW.CG\[0\] CLK ) ( REGF\[31\].RFW.CG\[3\] CLK ) ( REGF\[31\].RFW.CG\[2\] CLK )
      ( REGF\[31\].RFW.CG\[1\] CLK ) ( REGF\[31\].RFW.CG\[0\] CLK ) ( REGF\[30\].RFW.CG\[3\] CLK ) ( REGF\[30\].RFW.CG\[2\] CLK ) ( REGF\[30\].RFW.CG\[1\] CLK ) ( REGF\[30\].RFW.CG\[0\] CLK ) ( REGF\[2\].RFW.CG\[3\] CLK ) ( REGF\[2\].RFW.CG\[2\] CLK )
      ( REGF\[2\].RFW.CG\[1\] CLK ) ( REGF\[2\].RFW.CG\[0\] CLK ) ( REGF\[29\].RFW.CG\[3\] CLK ) ( REGF\[29\].RFW.CG\[2\] CLK ) ( REGF\[29\].RFW.CG\[1\] CLK ) ( REGF\[29\].RFW.CG\[0\] CLK ) ( REGF\[28\].RFW.CG\[3\] CLK ) ( REGF\[28\].RFW.CG\[2\] CLK )
      ( REGF\[28\].RFW.CG\[1\] CLK ) ( REGF\[28\].RFW.CG\[0\] CLK ) ( REGF\[27\].RFW.CG\[3\] CLK ) ( REGF\[27\].RFW.CG\[2\] CLK ) ( REGF\[27\].RFW.CG\[1\] CLK ) ( REGF\[27\].RFW.CG\[0\] CLK ) ( REGF\[26\].RFW.CG\[3\] CLK ) ( REGF\[26\].RFW.CG\[2\] CLK )
      ( REGF\[26\].RFW.CG\[1\] CLK ) ( REGF\[26\].RFW.CG\[0\] CLK ) ( REGF\[25\].RFW.CG\[3\] CLK ) ( REGF\[25\].RFW.CG\[2\] CLK ) ( REGF\[25\].RFW.CG\[1\] CLK ) ( REGF\[25\].RFW.CG\[0\] CLK ) ( REGF\[24\].RFW.CG\[3\] CLK ) ( REGF\[24\].RFW.CG\[2\] CLK )
      ( REGF\[24\].RFW.CG\[1\] CLK ) ( REGF\[24\].RFW.CG\[0\] CLK ) ( REGF\[23\].RFW.CG\[3\] CLK ) ( REGF\[23\].RFW.CG\[2\] CLK ) ( REGF\[23\].RFW.CG\[1\] CLK ) ( REGF\[23\].RFW.CG\[0\] CLK ) ( REGF\[22\].RFW.CG\[3\] CLK ) ( REGF\[22\].RFW.CG\[2\] CLK )
      ( REGF\[22\].RFW.CG\[1\] CLK ) ( REGF\[22\].RFW.CG\[0\] CLK ) ( REGF\[21\].RFW.CG\[3\] CLK ) ( REGF\[21\].RFW.CG\[2\] CLK ) ( REGF\[21\].RFW.CG\[1\] CLK ) ( REGF\[21\].RFW.CG\[0\] CLK ) ( REGF\[20\].RFW.CG\[3\] CLK ) ( REGF\[20\].RFW.CG\[2\] CLK )
      ( REGF\[20\].RFW.CG\[1\] CLK ) ( REGF\[20\].RFW.CG\[0\] CLK ) ( REGF\[1\].RFW.CG\[3\] CLK ) ( REGF\[1\].RFW.CG\[2\] CLK ) ( REGF\[1\].RFW.CG\[1\] CLK ) ( REGF\[1\].RFW.CG\[0\] CLK ) ( REGF\[19\].RFW.CG\[3\] CLK ) ( REGF\[19\].RFW.CG\[2\] CLK )
      ( REGF\[19\].RFW.CG\[1\] CLK ) ( REGF\[19\].RFW.CG\[0\] CLK ) ( REGF\[18\].RFW.CG\[3\] CLK ) ( REGF\[18\].RFW.CG\[2\] CLK ) ( REGF\[18\].RFW.CG\[1\] CLK ) ( REGF\[18\].RFW.CG\[0\] CLK ) ( REGF\[17\].RFW.CG\[3\] CLK ) ( REGF\[17\].RFW.CG\[2\] CLK )
      ( REGF\[17\].RFW.CG\[1\] CLK ) ( REGF\[17\].RFW.CG\[0\] CLK ) ( REGF\[16\].RFW.CG\[3\] CLK ) ( REGF\[16\].RFW.CG\[2\] CLK ) ( REGF\[16\].RFW.CG\[1\] CLK ) ( REGF\[16\].RFW.CG\[0\] CLK ) ( REGF\[15\].RFW.CG\[3\] CLK ) ( REGF\[15\].RFW.CG\[2\] CLK )
      ( REGF\[15\].RFW.CG\[1\] CLK ) ( REGF\[15\].RFW.CG\[0\] CLK ) ( REGF\[14\].RFW.CG\[3\] CLK ) ( REGF\[14\].RFW.CG\[2\] CLK ) ( REGF\[14\].RFW.CG\[1\] CLK ) ( REGF\[14\].RFW.CG\[0\] CLK ) ( REGF\[13\].RFW.CG\[3\] CLK ) ( REGF\[13\].RFW.CG\[2\] CLK )
      ( REGF\[13\].RFW.CG\[1\] CLK ) ( REGF\[13\].RFW.CG\[0\] CLK ) ( REGF\[12\].RFW.CG\[3\] CLK ) ( REGF\[12\].RFW.CG\[2\] CLK ) ( REGF\[12\].RFW.CG\[1\] CLK ) ( REGF\[12\].RFW.CG\[0\] CLK ) ( REGF\[11\].RFW.CG\[3\] CLK ) ( REGF\[11\].RFW.CG\[2\] CLK )
      ( REGF\[11\].RFW.CG\[1\] CLK ) ( REGF\[11\].RFW.CG\[0\] CLK ) ( REGF\[10\].RFW.CG\[3\] CLK ) ( REGF\[10\].RFW.CG\[2\] CLK ) ( REGF\[10\].RFW.CG\[1\] CLK ) ( REGF\[10\].RFW.CG\[0\] CLK ) + USE SIGNAL ;
    - DA[0] ( PIN DA[0] ) ( genblk1.RFW0.BIT\[0\].OBUF1 Z ) ( REGF\[9\].RFW.BIT\[0\].OBUF1 Z ) ( REGF\[8\].RFW.BIT\[0\].OBUF1 Z ) ( REGF\[7\].RFW.BIT\[0\].OBUF1 Z ) ( REGF\[6\].RFW.BIT\[0\].OBUF1 Z ) ( REGF\[5\].RFW.BIT\[0\].OBUF1 Z )
      ( REGF\[4\].RFW.BIT\[0\].OBUF1 Z ) ( REGF\[3\].RFW.BIT\[0\].OBUF1 Z ) ( REGF\[31\].RFW.BIT\[0\].OBUF1 Z ) ( REGF\[30\].RFW.BIT\[0\].OBUF1 Z ) ( REGF\[2\].RFW.BIT\[0\].OBUF1 Z ) ( REGF\[29\].RFW.BIT\[0\].OBUF1 Z ) ( REGF\[28\].RFW.BIT\[0\].OBUF1 Z ) ( REGF\[27\].RFW.BIT\[0\].OBUF1 Z )
      ( REGF\[26\].RFW.BIT\[0\].OBUF1 Z ) ( REGF\[25\].RFW.BIT\[0\].OBUF1 Z ) ( REGF\[24\].RFW.BIT\[0\].OBUF1 Z ) ( REGF\[23\].RFW.BIT\[0\].OBUF1 Z ) ( REGF\[22\].RFW.BIT\[0\].OBUF1 Z ) ( REGF\[21\].RFW.BIT\[0\].OBUF1 Z ) ( REGF\[20\].RFW.BIT\[0\].OBUF1 Z ) ( REGF\[1\].RFW.BIT\[0\].OBUF1 Z )
      ( REGF\[19\].RFW.BIT\[0\].OBUF1 Z ) ( REGF\[18\].RFW.BIT\[0\].OBUF1 Z ) ( REGF\[17\].RFW.BIT\[0\].OBUF1 Z ) ( REGF\[16\].RFW.BIT\[0\].OBUF1 Z ) ( REGF\[15\].RFW.BIT\[0\].OBUF1 Z ) ( REGF\[14\].RFW.BIT\[0\].OBUF1 Z ) ( REGF\[13\].RFW.BIT\[0\].OBUF1 Z ) ( REGF\[12\].RFW.BIT\[0\].OBUF1 Z )
      ( REGF\[11\].RFW.BIT\[0\].OBUF1 Z ) ( REGF\[10\].RFW.BIT\[0\].OBUF1 Z ) + USE SIGNAL ;
    - DA[10] ( PIN DA[10] ) ( genblk1.RFW0.BIT\[10\].OBUF1 Z ) ( REGF\[9\].RFW.BIT\[10\].OBUF1 Z ) ( REGF\[8\].RFW.BIT\[10\].OBUF1 Z ) ( REGF\[7\].RFW.BIT\[10\].OBUF1 Z ) ( REGF\[6\].RFW.BIT\[10\].OBUF1 Z ) ( REGF\[5\].RFW.BIT\[10\].OBUF1 Z )
      ( REGF\[4\].RFW.BIT\[10\].OBUF1 Z ) ( REGF\[3\].RFW.BIT\[10\].OBUF1 Z ) ( REGF\[31\].RFW.BIT\[10\].OBUF1 Z ) ( REGF\[30\].RFW.BIT\[10\].OBUF1 Z ) ( REGF\[2\].RFW.BIT\[10\].OBUF1 Z ) ( REGF\[29\].RFW.BIT\[10\].OBUF1 Z ) ( REGF\[28\].RFW.BIT\[10\].OBUF1 Z ) ( REGF\[27\].RFW.BIT\[10\].OBUF1 Z )
      ( REGF\[26\].RFW.BIT\[10\].OBUF1 Z ) ( REGF\[25\].RFW.BIT\[10\].OBUF1 Z ) ( REGF\[24\].RFW.BIT\[10\].OBUF1 Z ) ( REGF\[23\].RFW.BIT\[10\].OBUF1 Z ) ( REGF\[22\].RFW.BIT\[10\].OBUF1 Z ) ( REGF\[21\].RFW.BIT\[10\].OBUF1 Z ) ( REGF\[20\].RFW.BIT\[10\].OBUF1 Z ) ( REGF\[1\].RFW.BIT\[10\].OBUF1 Z )
      ( REGF\[19\].RFW.BIT\[10\].OBUF1 Z ) ( REGF\[18\].RFW.BIT\[10\].OBUF1 Z ) ( REGF\[17\].RFW.BIT\[10\].OBUF1 Z ) ( REGF\[16\].RFW.BIT\[10\].OBUF1 Z ) ( REGF\[15\].RFW.BIT\[10\].OBUF1 Z ) ( REGF\[14\].RFW.BIT\[10\].OBUF1 Z ) ( REGF\[13\].RFW.BIT\[10\].OBUF1 Z ) ( REGF\[12\].RFW.BIT\[10\].OBUF1 Z )
      ( REGF\[11\].RFW.BIT\[10\].OBUF1 Z ) ( REGF\[10\].RFW.BIT\[10\].OBUF1 Z ) + USE SIGNAL ;
    - DA[11] ( PIN DA[11] ) ( genblk1.RFW0.BIT\[11\].OBUF1 Z ) ( REGF\[9\].RFW.BIT\[11\].OBUF1 Z ) ( REGF\[8\].RFW.BIT\[11\].OBUF1 Z ) ( REGF\[7\].RFW.BIT\[11\].OBUF1 Z ) ( REGF\[6\].RFW.BIT\[11\].OBUF1 Z ) ( REGF\[5\].RFW.BIT\[11\].OBUF1 Z )
      ( REGF\[4\].RFW.BIT\[11\].OBUF1 Z ) ( REGF\[3\].RFW.BIT\[11\].OBUF1 Z ) ( REGF\[31\].RFW.BIT\[11\].OBUF1 Z ) ( REGF\[30\].RFW.BIT\[11\].OBUF1 Z ) ( REGF\[2\].RFW.BIT\[11\].OBUF1 Z ) ( REGF\[29\].RFW.BIT\[11\].OBUF1 Z ) ( REGF\[28\].RFW.BIT\[11\].OBUF1 Z ) ( REGF\[27\].RFW.BIT\[11\].OBUF1 Z )
      ( REGF\[26\].RFW.BIT\[11\].OBUF1 Z ) ( REGF\[25\].RFW.BIT\[11\].OBUF1 Z ) ( REGF\[24\].RFW.BIT\[11\].OBUF1 Z ) ( REGF\[23\].RFW.BIT\[11\].OBUF1 Z ) ( REGF\[22\].RFW.BIT\[11\].OBUF1 Z ) ( REGF\[21\].RFW.BIT\[11\].OBUF1 Z ) ( REGF\[20\].RFW.BIT\[11\].OBUF1 Z ) ( REGF\[1\].RFW.BIT\[11\].OBUF1 Z )
      ( REGF\[19\].RFW.BIT\[11\].OBUF1 Z ) ( REGF\[18\].RFW.BIT\[11\].OBUF1 Z ) ( REGF\[17\].RFW.BIT\[11\].OBUF1 Z ) ( REGF\[16\].RFW.BIT\[11\].OBUF1 Z ) ( REGF\[15\].RFW.BIT\[11\].OBUF1 Z ) ( REGF\[14\].RFW.BIT\[11\].OBUF1 Z ) ( REGF\[13\].RFW.BIT\[11\].OBUF1 Z ) ( REGF\[12\].RFW.BIT\[11\].OBUF1 Z )
      ( REGF\[11\].RFW.BIT\[11\].OBUF1 Z ) ( REGF\[10\].RFW.BIT\[11\].OBUF1 Z ) + USE SIGNAL ;
    - DA[12] ( PIN DA[12] ) ( genblk1.RFW0.BIT\[12\].OBUF1 Z ) ( REGF\[9\].RFW.BIT\[12\].OBUF1 Z ) ( REGF\[8\].RFW.BIT\[12\].OBUF1 Z ) ( REGF\[7\].RFW.BIT\[12\].OBUF1 Z ) ( REGF\[6\].RFW.BIT\[12\].OBUF1 Z ) ( REGF\[5\].RFW.BIT\[12\].OBUF1 Z )
      ( REGF\[4\].RFW.BIT\[12\].OBUF1 Z ) ( REGF\[3\].RFW.BIT\[12\].OBUF1 Z ) ( REGF\[31\].RFW.BIT\[12\].OBUF1 Z ) ( REGF\[30\].RFW.BIT\[12\].OBUF1 Z ) ( REGF\[2\].RFW.BIT\[12\].OBUF1 Z ) ( REGF\[29\].RFW.BIT\[12\].OBUF1 Z ) ( REGF\[28\].RFW.BIT\[12\].OBUF1 Z ) ( REGF\[27\].RFW.BIT\[12\].OBUF1 Z )
      ( REGF\[26\].RFW.BIT\[12\].OBUF1 Z ) ( REGF\[25\].RFW.BIT\[12\].OBUF1 Z ) ( REGF\[24\].RFW.BIT\[12\].OBUF1 Z ) ( REGF\[23\].RFW.BIT\[12\].OBUF1 Z ) ( REGF\[22\].RFW.BIT\[12\].OBUF1 Z ) ( REGF\[21\].RFW.BIT\[12\].OBUF1 Z ) ( REGF\[20\].RFW.BIT\[12\].OBUF1 Z ) ( REGF\[1\].RFW.BIT\[12\].OBUF1 Z )
      ( REGF\[19\].RFW.BIT\[12\].OBUF1 Z ) ( REGF\[18\].RFW.BIT\[12\].OBUF1 Z ) ( REGF\[17\].RFW.BIT\[12\].OBUF1 Z ) ( REGF\[16\].RFW.BIT\[12\].OBUF1 Z ) ( REGF\[15\].RFW.BIT\[12\].OBUF1 Z ) ( REGF\[14\].RFW.BIT\[12\].OBUF1 Z ) ( REGF\[13\].RFW.BIT\[12\].OBUF1 Z ) ( REGF\[12\].RFW.BIT\[12\].OBUF1 Z )
      ( REGF\[11\].RFW.BIT\[12\].OBUF1 Z ) ( REGF\[10\].RFW.BIT\[12\].OBUF1 Z ) + USE SIGNAL ;
    - DA[13] ( PIN DA[13] ) ( genblk1.RFW0.BIT\[13\].OBUF1 Z ) ( REGF\[9\].RFW.BIT\[13\].OBUF1 Z ) ( REGF\[8\].RFW.BIT\[13\].OBUF1 Z ) ( REGF\[7\].RFW.BIT\[13\].OBUF1 Z ) ( REGF\[6\].RFW.BIT\[13\].OBUF1 Z ) ( REGF\[5\].RFW.BIT\[13\].OBUF1 Z )
      ( REGF\[4\].RFW.BIT\[13\].OBUF1 Z ) ( REGF\[3\].RFW.BIT\[13\].OBUF1 Z ) ( REGF\[31\].RFW.BIT\[13\].OBUF1 Z ) ( REGF\[30\].RFW.BIT\[13\].OBUF1 Z ) ( REGF\[2\].RFW.BIT\[13\].OBUF1 Z ) ( REGF\[29\].RFW.BIT\[13\].OBUF1 Z ) ( REGF\[28\].RFW.BIT\[13\].OBUF1 Z ) ( REGF\[27\].RFW.BIT\[13\].OBUF1 Z )
      ( REGF\[26\].RFW.BIT\[13\].OBUF1 Z ) ( REGF\[25\].RFW.BIT\[13\].OBUF1 Z ) ( REGF\[24\].RFW.BIT\[13\].OBUF1 Z ) ( REGF\[23\].RFW.BIT\[13\].OBUF1 Z ) ( REGF\[22\].RFW.BIT\[13\].OBUF1 Z ) ( REGF\[21\].RFW.BIT\[13\].OBUF1 Z ) ( REGF\[20\].RFW.BIT\[13\].OBUF1 Z ) ( REGF\[1\].RFW.BIT\[13\].OBUF1 Z )
      ( REGF\[19\].RFW.BIT\[13\].OBUF1 Z ) ( REGF\[18\].RFW.BIT\[13\].OBUF1 Z ) ( REGF\[17\].RFW.BIT\[13\].OBUF1 Z ) ( REGF\[16\].RFW.BIT\[13\].OBUF1 Z ) ( REGF\[15\].RFW.BIT\[13\].OBUF1 Z ) ( REGF\[14\].RFW.BIT\[13\].OBUF1 Z ) ( REGF\[13\].RFW.BIT\[13\].OBUF1 Z ) ( REGF\[12\].RFW.BIT\[13\].OBUF1 Z )
      ( REGF\[11\].RFW.BIT\[13\].OBUF1 Z ) ( REGF\[10\].RFW.BIT\[13\].OBUF1 Z ) + USE SIGNAL ;
    - DA[14] ( PIN DA[14] ) ( genblk1.RFW0.BIT\[14\].OBUF1 Z ) ( REGF\[9\].RFW.BIT\[14\].OBUF1 Z ) ( REGF\[8\].RFW.BIT\[14\].OBUF1 Z ) ( REGF\[7\].RFW.BIT\[14\].OBUF1 Z ) ( REGF\[6\].RFW.BIT\[14\].OBUF1 Z ) ( REGF\[5\].RFW.BIT\[14\].OBUF1 Z )
      ( REGF\[4\].RFW.BIT\[14\].OBUF1 Z ) ( REGF\[3\].RFW.BIT\[14\].OBUF1 Z ) ( REGF\[31\].RFW.BIT\[14\].OBUF1 Z ) ( REGF\[30\].RFW.BIT\[14\].OBUF1 Z ) ( REGF\[2\].RFW.BIT\[14\].OBUF1 Z ) ( REGF\[29\].RFW.BIT\[14\].OBUF1 Z ) ( REGF\[28\].RFW.BIT\[14\].OBUF1 Z ) ( REGF\[27\].RFW.BIT\[14\].OBUF1 Z )
      ( REGF\[26\].RFW.BIT\[14\].OBUF1 Z ) ( REGF\[25\].RFW.BIT\[14\].OBUF1 Z ) ( REGF\[24\].RFW.BIT\[14\].OBUF1 Z ) ( REGF\[23\].RFW.BIT\[14\].OBUF1 Z ) ( REGF\[22\].RFW.BIT\[14\].OBUF1 Z ) ( REGF\[21\].RFW.BIT\[14\].OBUF1 Z ) ( REGF\[20\].RFW.BIT\[14\].OBUF1 Z ) ( REGF\[1\].RFW.BIT\[14\].OBUF1 Z )
      ( REGF\[19\].RFW.BIT\[14\].OBUF1 Z ) ( REGF\[18\].RFW.BIT\[14\].OBUF1 Z ) ( REGF\[17\].RFW.BIT\[14\].OBUF1 Z ) ( REGF\[16\].RFW.BIT\[14\].OBUF1 Z ) ( REGF\[15\].RFW.BIT\[14\].OBUF1 Z ) ( REGF\[14\].RFW.BIT\[14\].OBUF1 Z ) ( REGF\[13\].RFW.BIT\[14\].OBUF1 Z ) ( REGF\[12\].RFW.BIT\[14\].OBUF1 Z )
      ( REGF\[11\].RFW.BIT\[14\].OBUF1 Z ) ( REGF\[10\].RFW.BIT\[14\].OBUF1 Z ) + USE SIGNAL ;
    - DA[15] ( PIN DA[15] ) ( genblk1.RFW0.BIT\[15\].OBUF1 Z ) ( REGF\[9\].RFW.BIT\[15\].OBUF1 Z ) ( REGF\[8\].RFW.BIT\[15\].OBUF1 Z ) ( REGF\[7\].RFW.BIT\[15\].OBUF1 Z ) ( REGF\[6\].RFW.BIT\[15\].OBUF1 Z ) ( REGF\[5\].RFW.BIT\[15\].OBUF1 Z )
      ( REGF\[4\].RFW.BIT\[15\].OBUF1 Z ) ( REGF\[3\].RFW.BIT\[15\].OBUF1 Z ) ( REGF\[31\].RFW.BIT\[15\].OBUF1 Z ) ( REGF\[30\].RFW.BIT\[15\].OBUF1 Z ) ( REGF\[2\].RFW.BIT\[15\].OBUF1 Z ) ( REGF\[29\].RFW.BIT\[15\].OBUF1 Z ) ( REGF\[28\].RFW.BIT\[15\].OBUF1 Z ) ( REGF\[27\].RFW.BIT\[15\].OBUF1 Z )
      ( REGF\[26\].RFW.BIT\[15\].OBUF1 Z ) ( REGF\[25\].RFW.BIT\[15\].OBUF1 Z ) ( REGF\[24\].RFW.BIT\[15\].OBUF1 Z ) ( REGF\[23\].RFW.BIT\[15\].OBUF1 Z ) ( REGF\[22\].RFW.BIT\[15\].OBUF1 Z ) ( REGF\[21\].RFW.BIT\[15\].OBUF1 Z ) ( REGF\[20\].RFW.BIT\[15\].OBUF1 Z ) ( REGF\[1\].RFW.BIT\[15\].OBUF1 Z )
      ( REGF\[19\].RFW.BIT\[15\].OBUF1 Z ) ( REGF\[18\].RFW.BIT\[15\].OBUF1 Z ) ( REGF\[17\].RFW.BIT\[15\].OBUF1 Z ) ( REGF\[16\].RFW.BIT\[15\].OBUF1 Z ) ( REGF\[15\].RFW.BIT\[15\].OBUF1 Z ) ( REGF\[14\].RFW.BIT\[15\].OBUF1 Z ) ( REGF\[13\].RFW.BIT\[15\].OBUF1 Z ) ( REGF\[12\].RFW.BIT\[15\].OBUF1 Z )
      ( REGF\[11\].RFW.BIT\[15\].OBUF1 Z ) ( REGF\[10\].RFW.BIT\[15\].OBUF1 Z ) + USE SIGNAL ;
    - DA[16] ( PIN DA[16] ) ( genblk1.RFW0.BIT\[16\].OBUF1 Z ) ( REGF\[9\].RFW.BIT\[16\].OBUF1 Z ) ( REGF\[8\].RFW.BIT\[16\].OBUF1 Z ) ( REGF\[7\].RFW.BIT\[16\].OBUF1 Z ) ( REGF\[6\].RFW.BIT\[16\].OBUF1 Z ) ( REGF\[5\].RFW.BIT\[16\].OBUF1 Z )
      ( REGF\[4\].RFW.BIT\[16\].OBUF1 Z ) ( REGF\[3\].RFW.BIT\[16\].OBUF1 Z ) ( REGF\[31\].RFW.BIT\[16\].OBUF1 Z ) ( REGF\[30\].RFW.BIT\[16\].OBUF1 Z ) ( REGF\[2\].RFW.BIT\[16\].OBUF1 Z ) ( REGF\[29\].RFW.BIT\[16\].OBUF1 Z ) ( REGF\[28\].RFW.BIT\[16\].OBUF1 Z ) ( REGF\[27\].RFW.BIT\[16\].OBUF1 Z )
      ( REGF\[26\].RFW.BIT\[16\].OBUF1 Z ) ( REGF\[25\].RFW.BIT\[16\].OBUF1 Z ) ( REGF\[24\].RFW.BIT\[16\].OBUF1 Z ) ( REGF\[23\].RFW.BIT\[16\].OBUF1 Z ) ( REGF\[22\].RFW.BIT\[16\].OBUF1 Z ) ( REGF\[21\].RFW.BIT\[16\].OBUF1 Z ) ( REGF\[20\].RFW.BIT\[16\].OBUF1 Z ) ( REGF\[1\].RFW.BIT\[16\].OBUF1 Z )
      ( REGF\[19\].RFW.BIT\[16\].OBUF1 Z ) ( REGF\[18\].RFW.BIT\[16\].OBUF1 Z ) ( REGF\[17\].RFW.BIT\[16\].OBUF1 Z ) ( REGF\[16\].RFW.BIT\[16\].OBUF1 Z ) ( REGF\[15\].RFW.BIT\[16\].OBUF1 Z ) ( REGF\[14\].RFW.BIT\[16\].OBUF1 Z ) ( REGF\[13\].RFW.BIT\[16\].OBUF1 Z ) ( REGF\[12\].RFW.BIT\[16\].OBUF1 Z )
      ( REGF\[11\].RFW.BIT\[16\].OBUF1 Z ) ( REGF\[10\].RFW.BIT\[16\].OBUF1 Z ) + USE SIGNAL ;
    - DA[17] ( PIN DA[17] ) ( genblk1.RFW0.BIT\[17\].OBUF1 Z ) ( REGF\[9\].RFW.BIT\[17\].OBUF1 Z ) ( REGF\[8\].RFW.BIT\[17\].OBUF1 Z ) ( REGF\[7\].RFW.BIT\[17\].OBUF1 Z ) ( REGF\[6\].RFW.BIT\[17\].OBUF1 Z ) ( REGF\[5\].RFW.BIT\[17\].OBUF1 Z )
      ( REGF\[4\].RFW.BIT\[17\].OBUF1 Z ) ( REGF\[3\].RFW.BIT\[17\].OBUF1 Z ) ( REGF\[31\].RFW.BIT\[17\].OBUF1 Z ) ( REGF\[30\].RFW.BIT\[17\].OBUF1 Z ) ( REGF\[2\].RFW.BIT\[17\].OBUF1 Z ) ( REGF\[29\].RFW.BIT\[17\].OBUF1 Z ) ( REGF\[28\].RFW.BIT\[17\].OBUF1 Z ) ( REGF\[27\].RFW.BIT\[17\].OBUF1 Z )
      ( REGF\[26\].RFW.BIT\[17\].OBUF1 Z ) ( REGF\[25\].RFW.BIT\[17\].OBUF1 Z ) ( REGF\[24\].RFW.BIT\[17\].OBUF1 Z ) ( REGF\[23\].RFW.BIT\[17\].OBUF1 Z ) ( REGF\[22\].RFW.BIT\[17\].OBUF1 Z ) ( REGF\[21\].RFW.BIT\[17\].OBUF1 Z ) ( REGF\[20\].RFW.BIT\[17\].OBUF1 Z ) ( REGF\[1\].RFW.BIT\[17\].OBUF1 Z )
      ( REGF\[19\].RFW.BIT\[17\].OBUF1 Z ) ( REGF\[18\].RFW.BIT\[17\].OBUF1 Z ) ( REGF\[17\].RFW.BIT\[17\].OBUF1 Z ) ( REGF\[16\].RFW.BIT\[17\].OBUF1 Z ) ( REGF\[15\].RFW.BIT\[17\].OBUF1 Z ) ( REGF\[14\].RFW.BIT\[17\].OBUF1 Z ) ( REGF\[13\].RFW.BIT\[17\].OBUF1 Z ) ( REGF\[12\].RFW.BIT\[17\].OBUF1 Z )
      ( REGF\[11\].RFW.BIT\[17\].OBUF1 Z ) ( REGF\[10\].RFW.BIT\[17\].OBUF1 Z ) + USE SIGNAL ;
    - DA[18] ( PIN DA[18] ) ( genblk1.RFW0.BIT\[18\].OBUF1 Z ) ( REGF\[9\].RFW.BIT\[18\].OBUF1 Z ) ( REGF\[8\].RFW.BIT\[18\].OBUF1 Z ) ( REGF\[7\].RFW.BIT\[18\].OBUF1 Z ) ( REGF\[6\].RFW.BIT\[18\].OBUF1 Z ) ( REGF\[5\].RFW.BIT\[18\].OBUF1 Z )
      ( REGF\[4\].RFW.BIT\[18\].OBUF1 Z ) ( REGF\[3\].RFW.BIT\[18\].OBUF1 Z ) ( REGF\[31\].RFW.BIT\[18\].OBUF1 Z ) ( REGF\[30\].RFW.BIT\[18\].OBUF1 Z ) ( REGF\[2\].RFW.BIT\[18\].OBUF1 Z ) ( REGF\[29\].RFW.BIT\[18\].OBUF1 Z ) ( REGF\[28\].RFW.BIT\[18\].OBUF1 Z ) ( REGF\[27\].RFW.BIT\[18\].OBUF1 Z )
      ( REGF\[26\].RFW.BIT\[18\].OBUF1 Z ) ( REGF\[25\].RFW.BIT\[18\].OBUF1 Z ) ( REGF\[24\].RFW.BIT\[18\].OBUF1 Z ) ( REGF\[23\].RFW.BIT\[18\].OBUF1 Z ) ( REGF\[22\].RFW.BIT\[18\].OBUF1 Z ) ( REGF\[21\].RFW.BIT\[18\].OBUF1 Z ) ( REGF\[20\].RFW.BIT\[18\].OBUF1 Z ) ( REGF\[1\].RFW.BIT\[18\].OBUF1 Z )
      ( REGF\[19\].RFW.BIT\[18\].OBUF1 Z ) ( REGF\[18\].RFW.BIT\[18\].OBUF1 Z ) ( REGF\[17\].RFW.BIT\[18\].OBUF1 Z ) ( REGF\[16\].RFW.BIT\[18\].OBUF1 Z ) ( REGF\[15\].RFW.BIT\[18\].OBUF1 Z ) ( REGF\[14\].RFW.BIT\[18\].OBUF1 Z ) ( REGF\[13\].RFW.BIT\[18\].OBUF1 Z ) ( REGF\[12\].RFW.BIT\[18\].OBUF1 Z )
      ( REGF\[11\].RFW.BIT\[18\].OBUF1 Z ) ( REGF\[10\].RFW.BIT\[18\].OBUF1 Z ) + USE SIGNAL ;
    - DA[19] ( PIN DA[19] ) ( genblk1.RFW0.BIT\[19\].OBUF1 Z ) ( REGF\[9\].RFW.BIT\[19\].OBUF1 Z ) ( REGF\[8\].RFW.BIT\[19\].OBUF1 Z ) ( REGF\[7\].RFW.BIT\[19\].OBUF1 Z ) ( REGF\[6\].RFW.BIT\[19\].OBUF1 Z ) ( REGF\[5\].RFW.BIT\[19\].OBUF1 Z )
      ( REGF\[4\].RFW.BIT\[19\].OBUF1 Z ) ( REGF\[3\].RFW.BIT\[19\].OBUF1 Z ) ( REGF\[31\].RFW.BIT\[19\].OBUF1 Z ) ( REGF\[30\].RFW.BIT\[19\].OBUF1 Z ) ( REGF\[2\].RFW.BIT\[19\].OBUF1 Z ) ( REGF\[29\].RFW.BIT\[19\].OBUF1 Z ) ( REGF\[28\].RFW.BIT\[19\].OBUF1 Z ) ( REGF\[27\].RFW.BIT\[19\].OBUF1 Z )
      ( REGF\[26\].RFW.BIT\[19\].OBUF1 Z ) ( REGF\[25\].RFW.BIT\[19\].OBUF1 Z ) ( REGF\[24\].RFW.BIT\[19\].OBUF1 Z ) ( REGF\[23\].RFW.BIT\[19\].OBUF1 Z ) ( REGF\[22\].RFW.BIT\[19\].OBUF1 Z ) ( REGF\[21\].RFW.BIT\[19\].OBUF1 Z ) ( REGF\[20\].RFW.BIT\[19\].OBUF1 Z ) ( REGF\[1\].RFW.BIT\[19\].OBUF1 Z )
      ( REGF\[19\].RFW.BIT\[19\].OBUF1 Z ) ( REGF\[18\].RFW.BIT\[19\].OBUF1 Z ) ( REGF\[17\].RFW.BIT\[19\].OBUF1 Z ) ( REGF\[16\].RFW.BIT\[19\].OBUF1 Z ) ( REGF\[15\].RFW.BIT\[19\].OBUF1 Z ) ( REGF\[14\].RFW.BIT\[19\].OBUF1 Z ) ( REGF\[13\].RFW.BIT\[19\].OBUF1 Z ) ( REGF\[12\].RFW.BIT\[19\].OBUF1 Z )
      ( REGF\[11\].RFW.BIT\[19\].OBUF1 Z ) ( REGF\[10\].RFW.BIT\[19\].OBUF1 Z ) + USE SIGNAL ;
    - DA[1] ( PIN DA[1] ) ( genblk1.RFW0.BIT\[1\].OBUF1 Z ) ( REGF\[9\].RFW.BIT\[1\].OBUF1 Z ) ( REGF\[8\].RFW.BIT\[1\].OBUF1 Z ) ( REGF\[7\].RFW.BIT\[1\].OBUF1 Z ) ( REGF\[6\].RFW.BIT\[1\].OBUF1 Z ) ( REGF\[5\].RFW.BIT\[1\].OBUF1 Z )
      ( REGF\[4\].RFW.BIT\[1\].OBUF1 Z ) ( REGF\[3\].RFW.BIT\[1\].OBUF1 Z ) ( REGF\[31\].RFW.BIT\[1\].OBUF1 Z ) ( REGF\[30\].RFW.BIT\[1\].OBUF1 Z ) ( REGF\[2\].RFW.BIT\[1\].OBUF1 Z ) ( REGF\[29\].RFW.BIT\[1\].OBUF1 Z ) ( REGF\[28\].RFW.BIT\[1\].OBUF1 Z ) ( REGF\[27\].RFW.BIT\[1\].OBUF1 Z )
      ( REGF\[26\].RFW.BIT\[1\].OBUF1 Z ) ( REGF\[25\].RFW.BIT\[1\].OBUF1 Z ) ( REGF\[24\].RFW.BIT\[1\].OBUF1 Z ) ( REGF\[23\].RFW.BIT\[1\].OBUF1 Z ) ( REGF\[22\].RFW.BIT\[1\].OBUF1 Z ) ( REGF\[21\].RFW.BIT\[1\].OBUF1 Z ) ( REGF\[20\].RFW.BIT\[1\].OBUF1 Z ) ( REGF\[1\].RFW.BIT\[1\].OBUF1 Z )
      ( REGF\[19\].RFW.BIT\[1\].OBUF1 Z ) ( REGF\[18\].RFW.BIT\[1\].OBUF1 Z ) ( REGF\[17\].RFW.BIT\[1\].OBUF1 Z ) ( REGF\[16\].RFW.BIT\[1\].OBUF1 Z ) ( REGF\[15\].RFW.BIT\[1\].OBUF1 Z ) ( REGF\[14\].RFW.BIT\[1\].OBUF1 Z ) ( REGF\[13\].RFW.BIT\[1\].OBUF1 Z ) ( REGF\[12\].RFW.BIT\[1\].OBUF1 Z )
      ( REGF\[11\].RFW.BIT\[1\].OBUF1 Z ) ( REGF\[10\].RFW.BIT\[1\].OBUF1 Z ) + USE SIGNAL ;
    - DA[20] ( PIN DA[20] ) ( genblk1.RFW0.BIT\[20\].OBUF1 Z ) ( REGF\[9\].RFW.BIT\[20\].OBUF1 Z ) ( REGF\[8\].RFW.BIT\[20\].OBUF1 Z ) ( REGF\[7\].RFW.BIT\[20\].OBUF1 Z ) ( REGF\[6\].RFW.BIT\[20\].OBUF1 Z ) ( REGF\[5\].RFW.BIT\[20\].OBUF1 Z )
      ( REGF\[4\].RFW.BIT\[20\].OBUF1 Z ) ( REGF\[3\].RFW.BIT\[20\].OBUF1 Z ) ( REGF\[31\].RFW.BIT\[20\].OBUF1 Z ) ( REGF\[30\].RFW.BIT\[20\].OBUF1 Z ) ( REGF\[2\].RFW.BIT\[20\].OBUF1 Z ) ( REGF\[29\].RFW.BIT\[20\].OBUF1 Z ) ( REGF\[28\].RFW.BIT\[20\].OBUF1 Z ) ( REGF\[27\].RFW.BIT\[20\].OBUF1 Z )
      ( REGF\[26\].RFW.BIT\[20\].OBUF1 Z ) ( REGF\[25\].RFW.BIT\[20\].OBUF1 Z ) ( REGF\[24\].RFW.BIT\[20\].OBUF1 Z ) ( REGF\[23\].RFW.BIT\[20\].OBUF1 Z ) ( REGF\[22\].RFW.BIT\[20\].OBUF1 Z ) ( REGF\[21\].RFW.BIT\[20\].OBUF1 Z ) ( REGF\[20\].RFW.BIT\[20\].OBUF1 Z ) ( REGF\[1\].RFW.BIT\[20\].OBUF1 Z )
      ( REGF\[19\].RFW.BIT\[20\].OBUF1 Z ) ( REGF\[18\].RFW.BIT\[20\].OBUF1 Z ) ( REGF\[17\].RFW.BIT\[20\].OBUF1 Z ) ( REGF\[16\].RFW.BIT\[20\].OBUF1 Z ) ( REGF\[15\].RFW.BIT\[20\].OBUF1 Z ) ( REGF\[14\].RFW.BIT\[20\].OBUF1 Z ) ( REGF\[13\].RFW.BIT\[20\].OBUF1 Z ) ( REGF\[12\].RFW.BIT\[20\].OBUF1 Z )
      ( REGF\[11\].RFW.BIT\[20\].OBUF1 Z ) ( REGF\[10\].RFW.BIT\[20\].OBUF1 Z ) + USE SIGNAL ;
    - DA[21] ( PIN DA[21] ) ( genblk1.RFW0.BIT\[21\].OBUF1 Z ) ( REGF\[9\].RFW.BIT\[21\].OBUF1 Z ) ( REGF\[8\].RFW.BIT\[21\].OBUF1 Z ) ( REGF\[7\].RFW.BIT\[21\].OBUF1 Z ) ( REGF\[6\].RFW.BIT\[21\].OBUF1 Z ) ( REGF\[5\].RFW.BIT\[21\].OBUF1 Z )
      ( REGF\[4\].RFW.BIT\[21\].OBUF1 Z ) ( REGF\[3\].RFW.BIT\[21\].OBUF1 Z ) ( REGF\[31\].RFW.BIT\[21\].OBUF1 Z ) ( REGF\[30\].RFW.BIT\[21\].OBUF1 Z ) ( REGF\[2\].RFW.BIT\[21\].OBUF1 Z ) ( REGF\[29\].RFW.BIT\[21\].OBUF1 Z ) ( REGF\[28\].RFW.BIT\[21\].OBUF1 Z ) ( REGF\[27\].RFW.BIT\[21\].OBUF1 Z )
      ( REGF\[26\].RFW.BIT\[21\].OBUF1 Z ) ( REGF\[25\].RFW.BIT\[21\].OBUF1 Z ) ( REGF\[24\].RFW.BIT\[21\].OBUF1 Z ) ( REGF\[23\].RFW.BIT\[21\].OBUF1 Z ) ( REGF\[22\].RFW.BIT\[21\].OBUF1 Z ) ( REGF\[21\].RFW.BIT\[21\].OBUF1 Z ) ( REGF\[20\].RFW.BIT\[21\].OBUF1 Z ) ( REGF\[1\].RFW.BIT\[21\].OBUF1 Z )
      ( REGF\[19\].RFW.BIT\[21\].OBUF1 Z ) ( REGF\[18\].RFW.BIT\[21\].OBUF1 Z ) ( REGF\[17\].RFW.BIT\[21\].OBUF1 Z ) ( REGF\[16\].RFW.BIT\[21\].OBUF1 Z ) ( REGF\[15\].RFW.BIT\[21\].OBUF1 Z ) ( REGF\[14\].RFW.BIT\[21\].OBUF1 Z ) ( REGF\[13\].RFW.BIT\[21\].OBUF1 Z ) ( REGF\[12\].RFW.BIT\[21\].OBUF1 Z )
      ( REGF\[11\].RFW.BIT\[21\].OBUF1 Z ) ( REGF\[10\].RFW.BIT\[21\].OBUF1 Z ) + USE SIGNAL ;
    - DA[22] ( PIN DA[22] ) ( genblk1.RFW0.BIT\[22\].OBUF1 Z ) ( REGF\[9\].RFW.BIT\[22\].OBUF1 Z ) ( REGF\[8\].RFW.BIT\[22\].OBUF1 Z ) ( REGF\[7\].RFW.BIT\[22\].OBUF1 Z ) ( REGF\[6\].RFW.BIT\[22\].OBUF1 Z ) ( REGF\[5\].RFW.BIT\[22\].OBUF1 Z )
      ( REGF\[4\].RFW.BIT\[22\].OBUF1 Z ) ( REGF\[3\].RFW.BIT\[22\].OBUF1 Z ) ( REGF\[31\].RFW.BIT\[22\].OBUF1 Z ) ( REGF\[30\].RFW.BIT\[22\].OBUF1 Z ) ( REGF\[2\].RFW.BIT\[22\].OBUF1 Z ) ( REGF\[29\].RFW.BIT\[22\].OBUF1 Z ) ( REGF\[28\].RFW.BIT\[22\].OBUF1 Z ) ( REGF\[27\].RFW.BIT\[22\].OBUF1 Z )
      ( REGF\[26\].RFW.BIT\[22\].OBUF1 Z ) ( REGF\[25\].RFW.BIT\[22\].OBUF1 Z ) ( REGF\[24\].RFW.BIT\[22\].OBUF1 Z ) ( REGF\[23\].RFW.BIT\[22\].OBUF1 Z ) ( REGF\[22\].RFW.BIT\[22\].OBUF1 Z ) ( REGF\[21\].RFW.BIT\[22\].OBUF1 Z ) ( REGF\[20\].RFW.BIT\[22\].OBUF1 Z ) ( REGF\[1\].RFW.BIT\[22\].OBUF1 Z )
      ( REGF\[19\].RFW.BIT\[22\].OBUF1 Z ) ( REGF\[18\].RFW.BIT\[22\].OBUF1 Z ) ( REGF\[17\].RFW.BIT\[22\].OBUF1 Z ) ( REGF\[16\].RFW.BIT\[22\].OBUF1 Z ) ( REGF\[15\].RFW.BIT\[22\].OBUF1 Z ) ( REGF\[14\].RFW.BIT\[22\].OBUF1 Z ) ( REGF\[13\].RFW.BIT\[22\].OBUF1 Z ) ( REGF\[12\].RFW.BIT\[22\].OBUF1 Z )
      ( REGF\[11\].RFW.BIT\[22\].OBUF1 Z ) ( REGF\[10\].RFW.BIT\[22\].OBUF1 Z ) + USE SIGNAL ;
    - DA[23] ( PIN DA[23] ) ( genblk1.RFW0.BIT\[23\].OBUF1 Z ) ( REGF\[9\].RFW.BIT\[23\].OBUF1 Z ) ( REGF\[8\].RFW.BIT\[23\].OBUF1 Z ) ( REGF\[7\].RFW.BIT\[23\].OBUF1 Z ) ( REGF\[6\].RFW.BIT\[23\].OBUF1 Z ) ( REGF\[5\].RFW.BIT\[23\].OBUF1 Z )
      ( REGF\[4\].RFW.BIT\[23\].OBUF1 Z ) ( REGF\[3\].RFW.BIT\[23\].OBUF1 Z ) ( REGF\[31\].RFW.BIT\[23\].OBUF1 Z ) ( REGF\[30\].RFW.BIT\[23\].OBUF1 Z ) ( REGF\[2\].RFW.BIT\[23\].OBUF1 Z ) ( REGF\[29\].RFW.BIT\[23\].OBUF1 Z ) ( REGF\[28\].RFW.BIT\[23\].OBUF1 Z ) ( REGF\[27\].RFW.BIT\[23\].OBUF1 Z )
      ( REGF\[26\].RFW.BIT\[23\].OBUF1 Z ) ( REGF\[25\].RFW.BIT\[23\].OBUF1 Z ) ( REGF\[24\].RFW.BIT\[23\].OBUF1 Z ) ( REGF\[23\].RFW.BIT\[23\].OBUF1 Z ) ( REGF\[22\].RFW.BIT\[23\].OBUF1 Z ) ( REGF\[21\].RFW.BIT\[23\].OBUF1 Z ) ( REGF\[20\].RFW.BIT\[23\].OBUF1 Z ) ( REGF\[1\].RFW.BIT\[23\].OBUF1 Z )
      ( REGF\[19\].RFW.BIT\[23\].OBUF1 Z ) ( REGF\[18\].RFW.BIT\[23\].OBUF1 Z ) ( REGF\[17\].RFW.BIT\[23\].OBUF1 Z ) ( REGF\[16\].RFW.BIT\[23\].OBUF1 Z ) ( REGF\[15\].RFW.BIT\[23\].OBUF1 Z ) ( REGF\[14\].RFW.BIT\[23\].OBUF1 Z ) ( REGF\[13\].RFW.BIT\[23\].OBUF1 Z ) ( REGF\[12\].RFW.BIT\[23\].OBUF1 Z )
      ( REGF\[11\].RFW.BIT\[23\].OBUF1 Z ) ( REGF\[10\].RFW.BIT\[23\].OBUF1 Z ) + USE SIGNAL ;
    - DA[24] ( PIN DA[24] ) ( genblk1.RFW0.BIT\[24\].OBUF1 Z ) ( REGF\[9\].RFW.BIT\[24\].OBUF1 Z ) ( REGF\[8\].RFW.BIT\[24\].OBUF1 Z ) ( REGF\[7\].RFW.BIT\[24\].OBUF1 Z ) ( REGF\[6\].RFW.BIT\[24\].OBUF1 Z ) ( REGF\[5\].RFW.BIT\[24\].OBUF1 Z )
      ( REGF\[4\].RFW.BIT\[24\].OBUF1 Z ) ( REGF\[3\].RFW.BIT\[24\].OBUF1 Z ) ( REGF\[31\].RFW.BIT\[24\].OBUF1 Z ) ( REGF\[30\].RFW.BIT\[24\].OBUF1 Z ) ( REGF\[2\].RFW.BIT\[24\].OBUF1 Z ) ( REGF\[29\].RFW.BIT\[24\].OBUF1 Z ) ( REGF\[28\].RFW.BIT\[24\].OBUF1 Z ) ( REGF\[27\].RFW.BIT\[24\].OBUF1 Z )
      ( REGF\[26\].RFW.BIT\[24\].OBUF1 Z ) ( REGF\[25\].RFW.BIT\[24\].OBUF1 Z ) ( REGF\[24\].RFW.BIT\[24\].OBUF1 Z ) ( REGF\[23\].RFW.BIT\[24\].OBUF1 Z ) ( REGF\[22\].RFW.BIT\[24\].OBUF1 Z ) ( REGF\[21\].RFW.BIT\[24\].OBUF1 Z ) ( REGF\[20\].RFW.BIT\[24\].OBUF1 Z ) ( REGF\[1\].RFW.BIT\[24\].OBUF1 Z )
      ( REGF\[19\].RFW.BIT\[24\].OBUF1 Z ) ( REGF\[18\].RFW.BIT\[24\].OBUF1 Z ) ( REGF\[17\].RFW.BIT\[24\].OBUF1 Z ) ( REGF\[16\].RFW.BIT\[24\].OBUF1 Z ) ( REGF\[15\].RFW.BIT\[24\].OBUF1 Z ) ( REGF\[14\].RFW.BIT\[24\].OBUF1 Z ) ( REGF\[13\].RFW.BIT\[24\].OBUF1 Z ) ( REGF\[12\].RFW.BIT\[24\].OBUF1 Z )
      ( REGF\[11\].RFW.BIT\[24\].OBUF1 Z ) ( REGF\[10\].RFW.BIT\[24\].OBUF1 Z ) + USE SIGNAL ;
    - DA[25] ( PIN DA[25] ) ( genblk1.RFW0.BIT\[25\].OBUF1 Z ) ( REGF\[9\].RFW.BIT\[25\].OBUF1 Z ) ( REGF\[8\].RFW.BIT\[25\].OBUF1 Z ) ( REGF\[7\].RFW.BIT\[25\].OBUF1 Z ) ( REGF\[6\].RFW.BIT\[25\].OBUF1 Z ) ( REGF\[5\].RFW.BIT\[25\].OBUF1 Z )
      ( REGF\[4\].RFW.BIT\[25\].OBUF1 Z ) ( REGF\[3\].RFW.BIT\[25\].OBUF1 Z ) ( REGF\[31\].RFW.BIT\[25\].OBUF1 Z ) ( REGF\[30\].RFW.BIT\[25\].OBUF1 Z ) ( REGF\[2\].RFW.BIT\[25\].OBUF1 Z ) ( REGF\[29\].RFW.BIT\[25\].OBUF1 Z ) ( REGF\[28\].RFW.BIT\[25\].OBUF1 Z ) ( REGF\[27\].RFW.BIT\[25\].OBUF1 Z )
      ( REGF\[26\].RFW.BIT\[25\].OBUF1 Z ) ( REGF\[25\].RFW.BIT\[25\].OBUF1 Z ) ( REGF\[24\].RFW.BIT\[25\].OBUF1 Z ) ( REGF\[23\].RFW.BIT\[25\].OBUF1 Z ) ( REGF\[22\].RFW.BIT\[25\].OBUF1 Z ) ( REGF\[21\].RFW.BIT\[25\].OBUF1 Z ) ( REGF\[20\].RFW.BIT\[25\].OBUF1 Z ) ( REGF\[1\].RFW.BIT\[25\].OBUF1 Z )
      ( REGF\[19\].RFW.BIT\[25\].OBUF1 Z ) ( REGF\[18\].RFW.BIT\[25\].OBUF1 Z ) ( REGF\[17\].RFW.BIT\[25\].OBUF1 Z ) ( REGF\[16\].RFW.BIT\[25\].OBUF1 Z ) ( REGF\[15\].RFW.BIT\[25\].OBUF1 Z ) ( REGF\[14\].RFW.BIT\[25\].OBUF1 Z ) ( REGF\[13\].RFW.BIT\[25\].OBUF1 Z ) ( REGF\[12\].RFW.BIT\[25\].OBUF1 Z )
      ( REGF\[11\].RFW.BIT\[25\].OBUF1 Z ) ( REGF\[10\].RFW.BIT\[25\].OBUF1 Z ) + USE SIGNAL ;
    - DA[26] ( PIN DA[26] ) ( genblk1.RFW0.BIT\[26\].OBUF1 Z ) ( REGF\[9\].RFW.BIT\[26\].OBUF1 Z ) ( REGF\[8\].RFW.BIT\[26\].OBUF1 Z ) ( REGF\[7\].RFW.BIT\[26\].OBUF1 Z ) ( REGF\[6\].RFW.BIT\[26\].OBUF1 Z ) ( REGF\[5\].RFW.BIT\[26\].OBUF1 Z )
      ( REGF\[4\].RFW.BIT\[26\].OBUF1 Z ) ( REGF\[3\].RFW.BIT\[26\].OBUF1 Z ) ( REGF\[31\].RFW.BIT\[26\].OBUF1 Z ) ( REGF\[30\].RFW.BIT\[26\].OBUF1 Z ) ( REGF\[2\].RFW.BIT\[26\].OBUF1 Z ) ( REGF\[29\].RFW.BIT\[26\].OBUF1 Z ) ( REGF\[28\].RFW.BIT\[26\].OBUF1 Z ) ( REGF\[27\].RFW.BIT\[26\].OBUF1 Z )
      ( REGF\[26\].RFW.BIT\[26\].OBUF1 Z ) ( REGF\[25\].RFW.BIT\[26\].OBUF1 Z ) ( REGF\[24\].RFW.BIT\[26\].OBUF1 Z ) ( REGF\[23\].RFW.BIT\[26\].OBUF1 Z ) ( REGF\[22\].RFW.BIT\[26\].OBUF1 Z ) ( REGF\[21\].RFW.BIT\[26\].OBUF1 Z ) ( REGF\[20\].RFW.BIT\[26\].OBUF1 Z ) ( REGF\[1\].RFW.BIT\[26\].OBUF1 Z )
      ( REGF\[19\].RFW.BIT\[26\].OBUF1 Z ) ( REGF\[18\].RFW.BIT\[26\].OBUF1 Z ) ( REGF\[17\].RFW.BIT\[26\].OBUF1 Z ) ( REGF\[16\].RFW.BIT\[26\].OBUF1 Z ) ( REGF\[15\].RFW.BIT\[26\].OBUF1 Z ) ( REGF\[14\].RFW.BIT\[26\].OBUF1 Z ) ( REGF\[13\].RFW.BIT\[26\].OBUF1 Z ) ( REGF\[12\].RFW.BIT\[26\].OBUF1 Z )
      ( REGF\[11\].RFW.BIT\[26\].OBUF1 Z ) ( REGF\[10\].RFW.BIT\[26\].OBUF1 Z ) + USE SIGNAL ;
    - DA[27] ( PIN DA[27] ) ( genblk1.RFW0.BIT\[27\].OBUF1 Z ) ( REGF\[9\].RFW.BIT\[27\].OBUF1 Z ) ( REGF\[8\].RFW.BIT\[27\].OBUF1 Z ) ( REGF\[7\].RFW.BIT\[27\].OBUF1 Z ) ( REGF\[6\].RFW.BIT\[27\].OBUF1 Z ) ( REGF\[5\].RFW.BIT\[27\].OBUF1 Z )
      ( REGF\[4\].RFW.BIT\[27\].OBUF1 Z ) ( REGF\[3\].RFW.BIT\[27\].OBUF1 Z ) ( REGF\[31\].RFW.BIT\[27\].OBUF1 Z ) ( REGF\[30\].RFW.BIT\[27\].OBUF1 Z ) ( REGF\[2\].RFW.BIT\[27\].OBUF1 Z ) ( REGF\[29\].RFW.BIT\[27\].OBUF1 Z ) ( REGF\[28\].RFW.BIT\[27\].OBUF1 Z ) ( REGF\[27\].RFW.BIT\[27\].OBUF1 Z )
      ( REGF\[26\].RFW.BIT\[27\].OBUF1 Z ) ( REGF\[25\].RFW.BIT\[27\].OBUF1 Z ) ( REGF\[24\].RFW.BIT\[27\].OBUF1 Z ) ( REGF\[23\].RFW.BIT\[27\].OBUF1 Z ) ( REGF\[22\].RFW.BIT\[27\].OBUF1 Z ) ( REGF\[21\].RFW.BIT\[27\].OBUF1 Z ) ( REGF\[20\].RFW.BIT\[27\].OBUF1 Z ) ( REGF\[1\].RFW.BIT\[27\].OBUF1 Z )
      ( REGF\[19\].RFW.BIT\[27\].OBUF1 Z ) ( REGF\[18\].RFW.BIT\[27\].OBUF1 Z ) ( REGF\[17\].RFW.BIT\[27\].OBUF1 Z ) ( REGF\[16\].RFW.BIT\[27\].OBUF1 Z ) ( REGF\[15\].RFW.BIT\[27\].OBUF1 Z ) ( REGF\[14\].RFW.BIT\[27\].OBUF1 Z ) ( REGF\[13\].RFW.BIT\[27\].OBUF1 Z ) ( REGF\[12\].RFW.BIT\[27\].OBUF1 Z )
      ( REGF\[11\].RFW.BIT\[27\].OBUF1 Z ) ( REGF\[10\].RFW.BIT\[27\].OBUF1 Z ) + USE SIGNAL ;
    - DA[28] ( PIN DA[28] ) ( genblk1.RFW0.BIT\[28\].OBUF1 Z ) ( REGF\[9\].RFW.BIT\[28\].OBUF1 Z ) ( REGF\[8\].RFW.BIT\[28\].OBUF1 Z ) ( REGF\[7\].RFW.BIT\[28\].OBUF1 Z ) ( REGF\[6\].RFW.BIT\[28\].OBUF1 Z ) ( REGF\[5\].RFW.BIT\[28\].OBUF1 Z )
      ( REGF\[4\].RFW.BIT\[28\].OBUF1 Z ) ( REGF\[3\].RFW.BIT\[28\].OBUF1 Z ) ( REGF\[31\].RFW.BIT\[28\].OBUF1 Z ) ( REGF\[30\].RFW.BIT\[28\].OBUF1 Z ) ( REGF\[2\].RFW.BIT\[28\].OBUF1 Z ) ( REGF\[29\].RFW.BIT\[28\].OBUF1 Z ) ( REGF\[28\].RFW.BIT\[28\].OBUF1 Z ) ( REGF\[27\].RFW.BIT\[28\].OBUF1 Z )
      ( REGF\[26\].RFW.BIT\[28\].OBUF1 Z ) ( REGF\[25\].RFW.BIT\[28\].OBUF1 Z ) ( REGF\[24\].RFW.BIT\[28\].OBUF1 Z ) ( REGF\[23\].RFW.BIT\[28\].OBUF1 Z ) ( REGF\[22\].RFW.BIT\[28\].OBUF1 Z ) ( REGF\[21\].RFW.BIT\[28\].OBUF1 Z ) ( REGF\[20\].RFW.BIT\[28\].OBUF1 Z ) ( REGF\[1\].RFW.BIT\[28\].OBUF1 Z )
      ( REGF\[19\].RFW.BIT\[28\].OBUF1 Z ) ( REGF\[18\].RFW.BIT\[28\].OBUF1 Z ) ( REGF\[17\].RFW.BIT\[28\].OBUF1 Z ) ( REGF\[16\].RFW.BIT\[28\].OBUF1 Z ) ( REGF\[15\].RFW.BIT\[28\].OBUF1 Z ) ( REGF\[14\].RFW.BIT\[28\].OBUF1 Z ) ( REGF\[13\].RFW.BIT\[28\].OBUF1 Z ) ( REGF\[12\].RFW.BIT\[28\].OBUF1 Z )
      ( REGF\[11\].RFW.BIT\[28\].OBUF1 Z ) ( REGF\[10\].RFW.BIT\[28\].OBUF1 Z ) + USE SIGNAL ;
    - DA[29] ( PIN DA[29] ) ( genblk1.RFW0.BIT\[29\].OBUF1 Z ) ( REGF\[9\].RFW.BIT\[29\].OBUF1 Z ) ( REGF\[8\].RFW.BIT\[29\].OBUF1 Z ) ( REGF\[7\].RFW.BIT\[29\].OBUF1 Z ) ( REGF\[6\].RFW.BIT\[29\].OBUF1 Z ) ( REGF\[5\].RFW.BIT\[29\].OBUF1 Z )
      ( REGF\[4\].RFW.BIT\[29\].OBUF1 Z ) ( REGF\[3\].RFW.BIT\[29\].OBUF1 Z ) ( REGF\[31\].RFW.BIT\[29\].OBUF1 Z ) ( REGF\[30\].RFW.BIT\[29\].OBUF1 Z ) ( REGF\[2\].RFW.BIT\[29\].OBUF1 Z ) ( REGF\[29\].RFW.BIT\[29\].OBUF1 Z ) ( REGF\[28\].RFW.BIT\[29\].OBUF1 Z ) ( REGF\[27\].RFW.BIT\[29\].OBUF1 Z )
      ( REGF\[26\].RFW.BIT\[29\].OBUF1 Z ) ( REGF\[25\].RFW.BIT\[29\].OBUF1 Z ) ( REGF\[24\].RFW.BIT\[29\].OBUF1 Z ) ( REGF\[23\].RFW.BIT\[29\].OBUF1 Z ) ( REGF\[22\].RFW.BIT\[29\].OBUF1 Z ) ( REGF\[21\].RFW.BIT\[29\].OBUF1 Z ) ( REGF\[20\].RFW.BIT\[29\].OBUF1 Z ) ( REGF\[1\].RFW.BIT\[29\].OBUF1 Z )
      ( REGF\[19\].RFW.BIT\[29\].OBUF1 Z ) ( REGF\[18\].RFW.BIT\[29\].OBUF1 Z ) ( REGF\[17\].RFW.BIT\[29\].OBUF1 Z ) ( REGF\[16\].RFW.BIT\[29\].OBUF1 Z ) ( REGF\[15\].RFW.BIT\[29\].OBUF1 Z ) ( REGF\[14\].RFW.BIT\[29\].OBUF1 Z ) ( REGF\[13\].RFW.BIT\[29\].OBUF1 Z ) ( REGF\[12\].RFW.BIT\[29\].OBUF1 Z )
      ( REGF\[11\].RFW.BIT\[29\].OBUF1 Z ) ( REGF\[10\].RFW.BIT\[29\].OBUF1 Z ) + USE SIGNAL ;
    - DA[2] ( PIN DA[2] ) ( genblk1.RFW0.BIT\[2\].OBUF1 Z ) ( REGF\[9\].RFW.BIT\[2\].OBUF1 Z ) ( REGF\[8\].RFW.BIT\[2\].OBUF1 Z ) ( REGF\[7\].RFW.BIT\[2\].OBUF1 Z ) ( REGF\[6\].RFW.BIT\[2\].OBUF1 Z ) ( REGF\[5\].RFW.BIT\[2\].OBUF1 Z )
      ( REGF\[4\].RFW.BIT\[2\].OBUF1 Z ) ( REGF\[3\].RFW.BIT\[2\].OBUF1 Z ) ( REGF\[31\].RFW.BIT\[2\].OBUF1 Z ) ( REGF\[30\].RFW.BIT\[2\].OBUF1 Z ) ( REGF\[2\].RFW.BIT\[2\].OBUF1 Z ) ( REGF\[29\].RFW.BIT\[2\].OBUF1 Z ) ( REGF\[28\].RFW.BIT\[2\].OBUF1 Z ) ( REGF\[27\].RFW.BIT\[2\].OBUF1 Z )
      ( REGF\[26\].RFW.BIT\[2\].OBUF1 Z ) ( REGF\[25\].RFW.BIT\[2\].OBUF1 Z ) ( REGF\[24\].RFW.BIT\[2\].OBUF1 Z ) ( REGF\[23\].RFW.BIT\[2\].OBUF1 Z ) ( REGF\[22\].RFW.BIT\[2\].OBUF1 Z ) ( REGF\[21\].RFW.BIT\[2\].OBUF1 Z ) ( REGF\[20\].RFW.BIT\[2\].OBUF1 Z ) ( REGF\[1\].RFW.BIT\[2\].OBUF1 Z )
      ( REGF\[19\].RFW.BIT\[2\].OBUF1 Z ) ( REGF\[18\].RFW.BIT\[2\].OBUF1 Z ) ( REGF\[17\].RFW.BIT\[2\].OBUF1 Z ) ( REGF\[16\].RFW.BIT\[2\].OBUF1 Z ) ( REGF\[15\].RFW.BIT\[2\].OBUF1 Z ) ( REGF\[14\].RFW.BIT\[2\].OBUF1 Z ) ( REGF\[13\].RFW.BIT\[2\].OBUF1 Z ) ( REGF\[12\].RFW.BIT\[2\].OBUF1 Z )
      ( REGF\[11\].RFW.BIT\[2\].OBUF1 Z ) ( REGF\[10\].RFW.BIT\[2\].OBUF1 Z ) + USE SIGNAL ;
    - DA[30] ( PIN DA[30] ) ( genblk1.RFW0.BIT\[30\].OBUF1 Z ) ( REGF\[9\].RFW.BIT\[30\].OBUF1 Z ) ( REGF\[8\].RFW.BIT\[30\].OBUF1 Z ) ( REGF\[7\].RFW.BIT\[30\].OBUF1 Z ) ( REGF\[6\].RFW.BIT\[30\].OBUF1 Z ) ( REGF\[5\].RFW.BIT\[30\].OBUF1 Z )
      ( REGF\[4\].RFW.BIT\[30\].OBUF1 Z ) ( REGF\[3\].RFW.BIT\[30\].OBUF1 Z ) ( REGF\[31\].RFW.BIT\[30\].OBUF1 Z ) ( REGF\[30\].RFW.BIT\[30\].OBUF1 Z ) ( REGF\[2\].RFW.BIT\[30\].OBUF1 Z ) ( REGF\[29\].RFW.BIT\[30\].OBUF1 Z ) ( REGF\[28\].RFW.BIT\[30\].OBUF1 Z ) ( REGF\[27\].RFW.BIT\[30\].OBUF1 Z )
      ( REGF\[26\].RFW.BIT\[30\].OBUF1 Z ) ( REGF\[25\].RFW.BIT\[30\].OBUF1 Z ) ( REGF\[24\].RFW.BIT\[30\].OBUF1 Z ) ( REGF\[23\].RFW.BIT\[30\].OBUF1 Z ) ( REGF\[22\].RFW.BIT\[30\].OBUF1 Z ) ( REGF\[21\].RFW.BIT\[30\].OBUF1 Z ) ( REGF\[20\].RFW.BIT\[30\].OBUF1 Z ) ( REGF\[1\].RFW.BIT\[30\].OBUF1 Z )
      ( REGF\[19\].RFW.BIT\[30\].OBUF1 Z ) ( REGF\[18\].RFW.BIT\[30\].OBUF1 Z ) ( REGF\[17\].RFW.BIT\[30\].OBUF1 Z ) ( REGF\[16\].RFW.BIT\[30\].OBUF1 Z ) ( REGF\[15\].RFW.BIT\[30\].OBUF1 Z ) ( REGF\[14\].RFW.BIT\[30\].OBUF1 Z ) ( REGF\[13\].RFW.BIT\[30\].OBUF1 Z ) ( REGF\[12\].RFW.BIT\[30\].OBUF1 Z )
      ( REGF\[11\].RFW.BIT\[30\].OBUF1 Z ) ( REGF\[10\].RFW.BIT\[30\].OBUF1 Z ) + USE SIGNAL ;
    - DA[31] ( PIN DA[31] ) ( genblk1.RFW0.BIT\[31\].OBUF1 Z ) ( REGF\[9\].RFW.BIT\[31\].OBUF1 Z ) ( REGF\[8\].RFW.BIT\[31\].OBUF1 Z ) ( REGF\[7\].RFW.BIT\[31\].OBUF1 Z ) ( REGF\[6\].RFW.BIT\[31\].OBUF1 Z ) ( REGF\[5\].RFW.BIT\[31\].OBUF1 Z )
      ( REGF\[4\].RFW.BIT\[31\].OBUF1 Z ) ( REGF\[3\].RFW.BIT\[31\].OBUF1 Z ) ( REGF\[31\].RFW.BIT\[31\].OBUF1 Z ) ( REGF\[30\].RFW.BIT\[31\].OBUF1 Z ) ( REGF\[2\].RFW.BIT\[31\].OBUF1 Z ) ( REGF\[29\].RFW.BIT\[31\].OBUF1 Z ) ( REGF\[28\].RFW.BIT\[31\].OBUF1 Z ) ( REGF\[27\].RFW.BIT\[31\].OBUF1 Z )
      ( REGF\[26\].RFW.BIT\[31\].OBUF1 Z ) ( REGF\[25\].RFW.BIT\[31\].OBUF1 Z ) ( REGF\[24\].RFW.BIT\[31\].OBUF1 Z ) ( REGF\[23\].RFW.BIT\[31\].OBUF1 Z ) ( REGF\[22\].RFW.BIT\[31\].OBUF1 Z ) ( REGF\[21\].RFW.BIT\[31\].OBUF1 Z ) ( REGF\[20\].RFW.BIT\[31\].OBUF1 Z ) ( REGF\[1\].RFW.BIT\[31\].OBUF1 Z )
      ( REGF\[19\].RFW.BIT\[31\].OBUF1 Z ) ( REGF\[18\].RFW.BIT\[31\].OBUF1 Z ) ( REGF\[17\].RFW.BIT\[31\].OBUF1 Z ) ( REGF\[16\].RFW.BIT\[31\].OBUF1 Z ) ( REGF\[15\].RFW.BIT\[31\].OBUF1 Z ) ( REGF\[14\].RFW.BIT\[31\].OBUF1 Z ) ( REGF\[13\].RFW.BIT\[31\].OBUF1 Z ) ( REGF\[12\].RFW.BIT\[31\].OBUF1 Z )
      ( REGF\[11\].RFW.BIT\[31\].OBUF1 Z ) ( REGF\[10\].RFW.BIT\[31\].OBUF1 Z ) + USE SIGNAL ;
    - DA[3] ( PIN DA[3] ) ( genblk1.RFW0.BIT\[3\].OBUF1 Z ) ( REGF\[9\].RFW.BIT\[3\].OBUF1 Z ) ( REGF\[8\].RFW.BIT\[3\].OBUF1 Z ) ( REGF\[7\].RFW.BIT\[3\].OBUF1 Z ) ( REGF\[6\].RFW.BIT\[3\].OBUF1 Z ) ( REGF\[5\].RFW.BIT\[3\].OBUF1 Z )
      ( REGF\[4\].RFW.BIT\[3\].OBUF1 Z ) ( REGF\[3\].RFW.BIT\[3\].OBUF1 Z ) ( REGF\[31\].RFW.BIT\[3\].OBUF1 Z ) ( REGF\[30\].RFW.BIT\[3\].OBUF1 Z ) ( REGF\[2\].RFW.BIT\[3\].OBUF1 Z ) ( REGF\[29\].RFW.BIT\[3\].OBUF1 Z ) ( REGF\[28\].RFW.BIT\[3\].OBUF1 Z ) ( REGF\[27\].RFW.BIT\[3\].OBUF1 Z )
      ( REGF\[26\].RFW.BIT\[3\].OBUF1 Z ) ( REGF\[25\].RFW.BIT\[3\].OBUF1 Z ) ( REGF\[24\].RFW.BIT\[3\].OBUF1 Z ) ( REGF\[23\].RFW.BIT\[3\].OBUF1 Z ) ( REGF\[22\].RFW.BIT\[3\].OBUF1 Z ) ( REGF\[21\].RFW.BIT\[3\].OBUF1 Z ) ( REGF\[20\].RFW.BIT\[3\].OBUF1 Z ) ( REGF\[1\].RFW.BIT\[3\].OBUF1 Z )
      ( REGF\[19\].RFW.BIT\[3\].OBUF1 Z ) ( REGF\[18\].RFW.BIT\[3\].OBUF1 Z ) ( REGF\[17\].RFW.BIT\[3\].OBUF1 Z ) ( REGF\[16\].RFW.BIT\[3\].OBUF1 Z ) ( REGF\[15\].RFW.BIT\[3\].OBUF1 Z ) ( REGF\[14\].RFW.BIT\[3\].OBUF1 Z ) ( REGF\[13\].RFW.BIT\[3\].OBUF1 Z ) ( REGF\[12\].RFW.BIT\[3\].OBUF1 Z )
      ( REGF\[11\].RFW.BIT\[3\].OBUF1 Z ) ( REGF\[10\].RFW.BIT\[3\].OBUF1 Z ) + USE SIGNAL ;
    - DA[4] ( PIN DA[4] ) ( genblk1.RFW0.BIT\[4\].OBUF1 Z ) ( REGF\[9\].RFW.BIT\[4\].OBUF1 Z ) ( REGF\[8\].RFW.BIT\[4\].OBUF1 Z ) ( REGF\[7\].RFW.BIT\[4\].OBUF1 Z ) ( REGF\[6\].RFW.BIT\[4\].OBUF1 Z ) ( REGF\[5\].RFW.BIT\[4\].OBUF1 Z )
      ( REGF\[4\].RFW.BIT\[4\].OBUF1 Z ) ( REGF\[3\].RFW.BIT\[4\].OBUF1 Z ) ( REGF\[31\].RFW.BIT\[4\].OBUF1 Z ) ( REGF\[30\].RFW.BIT\[4\].OBUF1 Z ) ( REGF\[2\].RFW.BIT\[4\].OBUF1 Z ) ( REGF\[29\].RFW.BIT\[4\].OBUF1 Z ) ( REGF\[28\].RFW.BIT\[4\].OBUF1 Z ) ( REGF\[27\].RFW.BIT\[4\].OBUF1 Z )
      ( REGF\[26\].RFW.BIT\[4\].OBUF1 Z ) ( REGF\[25\].RFW.BIT\[4\].OBUF1 Z ) ( REGF\[24\].RFW.BIT\[4\].OBUF1 Z ) ( REGF\[23\].RFW.BIT\[4\].OBUF1 Z ) ( REGF\[22\].RFW.BIT\[4\].OBUF1 Z ) ( REGF\[21\].RFW.BIT\[4\].OBUF1 Z ) ( REGF\[20\].RFW.BIT\[4\].OBUF1 Z ) ( REGF\[1\].RFW.BIT\[4\].OBUF1 Z )
      ( REGF\[19\].RFW.BIT\[4\].OBUF1 Z ) ( REGF\[18\].RFW.BIT\[4\].OBUF1 Z ) ( REGF\[17\].RFW.BIT\[4\].OBUF1 Z ) ( REGF\[16\].RFW.BIT\[4\].OBUF1 Z ) ( REGF\[15\].RFW.BIT\[4\].OBUF1 Z ) ( REGF\[14\].RFW.BIT\[4\].OBUF1 Z ) ( REGF\[13\].RFW.BIT\[4\].OBUF1 Z ) ( REGF\[12\].RFW.BIT\[4\].OBUF1 Z )
      ( REGF\[11\].RFW.BIT\[4\].OBUF1 Z ) ( REGF\[10\].RFW.BIT\[4\].OBUF1 Z ) + USE SIGNAL ;
    - DA[5] ( PIN DA[5] ) ( genblk1.RFW0.BIT\[5\].OBUF1 Z ) ( REGF\[9\].RFW.BIT\[5\].OBUF1 Z ) ( REGF\[8\].RFW.BIT\[5\].OBUF1 Z ) ( REGF\[7\].RFW.BIT\[5\].OBUF1 Z ) ( REGF\[6\].RFW.BIT\[5\].OBUF1 Z ) ( REGF\[5\].RFW.BIT\[5\].OBUF1 Z )
      ( REGF\[4\].RFW.BIT\[5\].OBUF1 Z ) ( REGF\[3\].RFW.BIT\[5\].OBUF1 Z ) ( REGF\[31\].RFW.BIT\[5\].OBUF1 Z ) ( REGF\[30\].RFW.BIT\[5\].OBUF1 Z ) ( REGF\[2\].RFW.BIT\[5\].OBUF1 Z ) ( REGF\[29\].RFW.BIT\[5\].OBUF1 Z ) ( REGF\[28\].RFW.BIT\[5\].OBUF1 Z ) ( REGF\[27\].RFW.BIT\[5\].OBUF1 Z )
      ( REGF\[26\].RFW.BIT\[5\].OBUF1 Z ) ( REGF\[25\].RFW.BIT\[5\].OBUF1 Z ) ( REGF\[24\].RFW.BIT\[5\].OBUF1 Z ) ( REGF\[23\].RFW.BIT\[5\].OBUF1 Z ) ( REGF\[22\].RFW.BIT\[5\].OBUF1 Z ) ( REGF\[21\].RFW.BIT\[5\].OBUF1 Z ) ( REGF\[20\].RFW.BIT\[5\].OBUF1 Z ) ( REGF\[1\].RFW.BIT\[5\].OBUF1 Z )
      ( REGF\[19\].RFW.BIT\[5\].OBUF1 Z ) ( REGF\[18\].RFW.BIT\[5\].OBUF1 Z ) ( REGF\[17\].RFW.BIT\[5\].OBUF1 Z ) ( REGF\[16\].RFW.BIT\[5\].OBUF1 Z ) ( REGF\[15\].RFW.BIT\[5\].OBUF1 Z ) ( REGF\[14\].RFW.BIT\[5\].OBUF1 Z ) ( REGF\[13\].RFW.BIT\[5\].OBUF1 Z ) ( REGF\[12\].RFW.BIT\[5\].OBUF1 Z )
      ( REGF\[11\].RFW.BIT\[5\].OBUF1 Z ) ( REGF\[10\].RFW.BIT\[5\].OBUF1 Z ) + USE SIGNAL ;
    - DA[6] ( PIN DA[6] ) ( genblk1.RFW0.BIT\[6\].OBUF1 Z ) ( REGF\[9\].RFW.BIT\[6\].OBUF1 Z ) ( REGF\[8\].RFW.BIT\[6\].OBUF1 Z ) ( REGF\[7\].RFW.BIT\[6\].OBUF1 Z ) ( REGF\[6\].RFW.BIT\[6\].OBUF1 Z ) ( REGF\[5\].RFW.BIT\[6\].OBUF1 Z )
      ( REGF\[4\].RFW.BIT\[6\].OBUF1 Z ) ( REGF\[3\].RFW.BIT\[6\].OBUF1 Z ) ( REGF\[31\].RFW.BIT\[6\].OBUF1 Z ) ( REGF\[30\].RFW.BIT\[6\].OBUF1 Z ) ( REGF\[2\].RFW.BIT\[6\].OBUF1 Z ) ( REGF\[29\].RFW.BIT\[6\].OBUF1 Z ) ( REGF\[28\].RFW.BIT\[6\].OBUF1 Z ) ( REGF\[27\].RFW.BIT\[6\].OBUF1 Z )
      ( REGF\[26\].RFW.BIT\[6\].OBUF1 Z ) ( REGF\[25\].RFW.BIT\[6\].OBUF1 Z ) ( REGF\[24\].RFW.BIT\[6\].OBUF1 Z ) ( REGF\[23\].RFW.BIT\[6\].OBUF1 Z ) ( REGF\[22\].RFW.BIT\[6\].OBUF1 Z ) ( REGF\[21\].RFW.BIT\[6\].OBUF1 Z ) ( REGF\[20\].RFW.BIT\[6\].OBUF1 Z ) ( REGF\[1\].RFW.BIT\[6\].OBUF1 Z )
      ( REGF\[19\].RFW.BIT\[6\].OBUF1 Z ) ( REGF\[18\].RFW.BIT\[6\].OBUF1 Z ) ( REGF\[17\].RFW.BIT\[6\].OBUF1 Z ) ( REGF\[16\].RFW.BIT\[6\].OBUF1 Z ) ( REGF\[15\].RFW.BIT\[6\].OBUF1 Z ) ( REGF\[14\].RFW.BIT\[6\].OBUF1 Z ) ( REGF\[13\].RFW.BIT\[6\].OBUF1 Z ) ( REGF\[12\].RFW.BIT\[6\].OBUF1 Z )
      ( REGF\[11\].RFW.BIT\[6\].OBUF1 Z ) ( REGF\[10\].RFW.BIT\[6\].OBUF1 Z ) + USE SIGNAL ;
    - DA[7] ( PIN DA[7] ) ( genblk1.RFW0.BIT\[7\].OBUF1 Z ) ( REGF\[9\].RFW.BIT\[7\].OBUF1 Z ) ( REGF\[8\].RFW.BIT\[7\].OBUF1 Z ) ( REGF\[7\].RFW.BIT\[7\].OBUF1 Z ) ( REGF\[6\].RFW.BIT\[7\].OBUF1 Z ) ( REGF\[5\].RFW.BIT\[7\].OBUF1 Z )
      ( REGF\[4\].RFW.BIT\[7\].OBUF1 Z ) ( REGF\[3\].RFW.BIT\[7\].OBUF1 Z ) ( REGF\[31\].RFW.BIT\[7\].OBUF1 Z ) ( REGF\[30\].RFW.BIT\[7\].OBUF1 Z ) ( REGF\[2\].RFW.BIT\[7\].OBUF1 Z ) ( REGF\[29\].RFW.BIT\[7\].OBUF1 Z ) ( REGF\[28\].RFW.BIT\[7\].OBUF1 Z ) ( REGF\[27\].RFW.BIT\[7\].OBUF1 Z )
      ( REGF\[26\].RFW.BIT\[7\].OBUF1 Z ) ( REGF\[25\].RFW.BIT\[7\].OBUF1 Z ) ( REGF\[24\].RFW.BIT\[7\].OBUF1 Z ) ( REGF\[23\].RFW.BIT\[7\].OBUF1 Z ) ( REGF\[22\].RFW.BIT\[7\].OBUF1 Z ) ( REGF\[21\].RFW.BIT\[7\].OBUF1 Z ) ( REGF\[20\].RFW.BIT\[7\].OBUF1 Z ) ( REGF\[1\].RFW.BIT\[7\].OBUF1 Z )
      ( REGF\[19\].RFW.BIT\[7\].OBUF1 Z ) ( REGF\[18\].RFW.BIT\[7\].OBUF1 Z ) ( REGF\[17\].RFW.BIT\[7\].OBUF1 Z ) ( REGF\[16\].RFW.BIT\[7\].OBUF1 Z ) ( REGF\[15\].RFW.BIT\[7\].OBUF1 Z ) ( REGF\[14\].RFW.BIT\[7\].OBUF1 Z ) ( REGF\[13\].RFW.BIT\[7\].OBUF1 Z ) ( REGF\[12\].RFW.BIT\[7\].OBUF1 Z )
      ( REGF\[11\].RFW.BIT\[7\].OBUF1 Z ) ( REGF\[10\].RFW.BIT\[7\].OBUF1 Z ) + USE SIGNAL ;
    - DA[8] ( PIN DA[8] ) ( genblk1.RFW0.BIT\[8\].OBUF1 Z ) ( REGF\[9\].RFW.BIT\[8\].OBUF1 Z ) ( REGF\[8\].RFW.BIT\[8\].OBUF1 Z ) ( REGF\[7\].RFW.BIT\[8\].OBUF1 Z ) ( REGF\[6\].RFW.BIT\[8\].OBUF1 Z ) ( REGF\[5\].RFW.BIT\[8\].OBUF1 Z )
      ( REGF\[4\].RFW.BIT\[8\].OBUF1 Z ) ( REGF\[3\].RFW.BIT\[8\].OBUF1 Z ) ( REGF\[31\].RFW.BIT\[8\].OBUF1 Z ) ( REGF\[30\].RFW.BIT\[8\].OBUF1 Z ) ( REGF\[2\].RFW.BIT\[8\].OBUF1 Z ) ( REGF\[29\].RFW.BIT\[8\].OBUF1 Z ) ( REGF\[28\].RFW.BIT\[8\].OBUF1 Z ) ( REGF\[27\].RFW.BIT\[8\].OBUF1 Z )
      ( REGF\[26\].RFW.BIT\[8\].OBUF1 Z ) ( REGF\[25\].RFW.BIT\[8\].OBUF1 Z ) ( REGF\[24\].RFW.BIT\[8\].OBUF1 Z ) ( REGF\[23\].RFW.BIT\[8\].OBUF1 Z ) ( REGF\[22\].RFW.BIT\[8\].OBUF1 Z ) ( REGF\[21\].RFW.BIT\[8\].OBUF1 Z ) ( REGF\[20\].RFW.BIT\[8\].OBUF1 Z ) ( REGF\[1\].RFW.BIT\[8\].OBUF1 Z )
      ( REGF\[19\].RFW.BIT\[8\].OBUF1 Z ) ( REGF\[18\].RFW.BIT\[8\].OBUF1 Z ) ( REGF\[17\].RFW.BIT\[8\].OBUF1 Z ) ( REGF\[16\].RFW.BIT\[8\].OBUF1 Z ) ( REGF\[15\].RFW.BIT\[8\].OBUF1 Z ) ( REGF\[14\].RFW.BIT\[8\].OBUF1 Z ) ( REGF\[13\].RFW.BIT\[8\].OBUF1 Z ) ( REGF\[12\].RFW.BIT\[8\].OBUF1 Z )
      ( REGF\[11\].RFW.BIT\[8\].OBUF1 Z ) ( REGF\[10\].RFW.BIT\[8\].OBUF1 Z ) + USE SIGNAL ;
    - DA[9] ( PIN DA[9] ) ( genblk1.RFW0.BIT\[9\].OBUF1 Z ) ( REGF\[9\].RFW.BIT\[9\].OBUF1 Z ) ( REGF\[8\].RFW.BIT\[9\].OBUF1 Z ) ( REGF\[7\].RFW.BIT\[9\].OBUF1 Z ) ( REGF\[6\].RFW.BIT\[9\].OBUF1 Z ) ( REGF\[5\].RFW.BIT\[9\].OBUF1 Z )
      ( REGF\[4\].RFW.BIT\[9\].OBUF1 Z ) ( REGF\[3\].RFW.BIT\[9\].OBUF1 Z ) ( REGF\[31\].RFW.BIT\[9\].OBUF1 Z ) ( REGF\[30\].RFW.BIT\[9\].OBUF1 Z ) ( REGF\[2\].RFW.BIT\[9\].OBUF1 Z ) ( REGF\[29\].RFW.BIT\[9\].OBUF1 Z ) ( REGF\[28\].RFW.BIT\[9\].OBUF1 Z ) ( REGF\[27\].RFW.BIT\[9\].OBUF1 Z )
      ( REGF\[26\].RFW.BIT\[9\].OBUF1 Z ) ( REGF\[25\].RFW.BIT\[9\].OBUF1 Z ) ( REGF\[24\].RFW.BIT\[9\].OBUF1 Z ) ( REGF\[23\].RFW.BIT\[9\].OBUF1 Z ) ( REGF\[22\].RFW.BIT\[9\].OBUF1 Z ) ( REGF\[21\].RFW.BIT\[9\].OBUF1 Z ) ( REGF\[20\].RFW.BIT\[9\].OBUF1 Z ) ( REGF\[1\].RFW.BIT\[9\].OBUF1 Z )
      ( REGF\[19\].RFW.BIT\[9\].OBUF1 Z ) ( REGF\[18\].RFW.BIT\[9\].OBUF1 Z ) ( REGF\[17\].RFW.BIT\[9\].OBUF1 Z ) ( REGF\[16\].RFW.BIT\[9\].OBUF1 Z ) ( REGF\[15\].RFW.BIT\[9\].OBUF1 Z ) ( REGF\[14\].RFW.BIT\[9\].OBUF1 Z ) ( REGF\[13\].RFW.BIT\[9\].OBUF1 Z ) ( REGF\[12\].RFW.BIT\[9\].OBUF1 Z )
      ( REGF\[11\].RFW.BIT\[9\].OBUF1 Z ) ( REGF\[10\].RFW.BIT\[9\].OBUF1 Z ) + USE SIGNAL ;
    - DB[0] ( PIN DB[0] ) ( genblk1.RFW0.BIT\[0\].OBUF2 Z ) ( REGF\[9\].RFW.BIT\[0\].OBUF2 Z ) ( REGF\[8\].RFW.BIT\[0\].OBUF2 Z ) ( REGF\[7\].RFW.BIT\[0\].OBUF2 Z ) ( REGF\[6\].RFW.BIT\[0\].OBUF2 Z ) ( REGF\[5\].RFW.BIT\[0\].OBUF2 Z )
      ( REGF\[4\].RFW.BIT\[0\].OBUF2 Z ) ( REGF\[3\].RFW.BIT\[0\].OBUF2 Z ) ( REGF\[31\].RFW.BIT\[0\].OBUF2 Z ) ( REGF\[30\].RFW.BIT\[0\].OBUF2 Z ) ( REGF\[2\].RFW.BIT\[0\].OBUF2 Z ) ( REGF\[29\].RFW.BIT\[0\].OBUF2 Z ) ( REGF\[28\].RFW.BIT\[0\].OBUF2 Z ) ( REGF\[27\].RFW.BIT\[0\].OBUF2 Z )
      ( REGF\[26\].RFW.BIT\[0\].OBUF2 Z ) ( REGF\[25\].RFW.BIT\[0\].OBUF2 Z ) ( REGF\[24\].RFW.BIT\[0\].OBUF2 Z ) ( REGF\[23\].RFW.BIT\[0\].OBUF2 Z ) ( REGF\[22\].RFW.BIT\[0\].OBUF2 Z ) ( REGF\[21\].RFW.BIT\[0\].OBUF2 Z ) ( REGF\[20\].RFW.BIT\[0\].OBUF2 Z ) ( REGF\[1\].RFW.BIT\[0\].OBUF2 Z )
      ( REGF\[19\].RFW.BIT\[0\].OBUF2 Z ) ( REGF\[18\].RFW.BIT\[0\].OBUF2 Z ) ( REGF\[17\].RFW.BIT\[0\].OBUF2 Z ) ( REGF\[16\].RFW.BIT\[0\].OBUF2 Z ) ( REGF\[15\].RFW.BIT\[0\].OBUF2 Z ) ( REGF\[14\].RFW.BIT\[0\].OBUF2 Z ) ( REGF\[13\].RFW.BIT\[0\].OBUF2 Z ) ( REGF\[12\].RFW.BIT\[0\].OBUF2 Z )
      ( REGF\[11\].RFW.BIT\[0\].OBUF2 Z ) ( REGF\[10\].RFW.BIT\[0\].OBUF2 Z ) + USE SIGNAL ;
    - DB[10] ( PIN DB[10] ) ( genblk1.RFW0.BIT\[10\].OBUF2 Z ) ( REGF\[9\].RFW.BIT\[10\].OBUF2 Z ) ( REGF\[8\].RFW.BIT\[10\].OBUF2 Z ) ( REGF\[7\].RFW.BIT\[10\].OBUF2 Z ) ( REGF\[6\].RFW.BIT\[10\].OBUF2 Z ) ( REGF\[5\].RFW.BIT\[10\].OBUF2 Z )
      ( REGF\[4\].RFW.BIT\[10\].OBUF2 Z ) ( REGF\[3\].RFW.BIT\[10\].OBUF2 Z ) ( REGF\[31\].RFW.BIT\[10\].OBUF2 Z ) ( REGF\[30\].RFW.BIT\[10\].OBUF2 Z ) ( REGF\[2\].RFW.BIT\[10\].OBUF2 Z ) ( REGF\[29\].RFW.BIT\[10\].OBUF2 Z ) ( REGF\[28\].RFW.BIT\[10\].OBUF2 Z ) ( REGF\[27\].RFW.BIT\[10\].OBUF2 Z )
      ( REGF\[26\].RFW.BIT\[10\].OBUF2 Z ) ( REGF\[25\].RFW.BIT\[10\].OBUF2 Z ) ( REGF\[24\].RFW.BIT\[10\].OBUF2 Z ) ( REGF\[23\].RFW.BIT\[10\].OBUF2 Z ) ( REGF\[22\].RFW.BIT\[10\].OBUF2 Z ) ( REGF\[21\].RFW.BIT\[10\].OBUF2 Z ) ( REGF\[20\].RFW.BIT\[10\].OBUF2 Z ) ( REGF\[1\].RFW.BIT\[10\].OBUF2 Z )
      ( REGF\[19\].RFW.BIT\[10\].OBUF2 Z ) ( REGF\[18\].RFW.BIT\[10\].OBUF2 Z ) ( REGF\[17\].RFW.BIT\[10\].OBUF2 Z ) ( REGF\[16\].RFW.BIT\[10\].OBUF2 Z ) ( REGF\[15\].RFW.BIT\[10\].OBUF2 Z ) ( REGF\[14\].RFW.BIT\[10\].OBUF2 Z ) ( REGF\[13\].RFW.BIT\[10\].OBUF2 Z ) ( REGF\[12\].RFW.BIT\[10\].OBUF2 Z )
      ( REGF\[11\].RFW.BIT\[10\].OBUF2 Z ) ( REGF\[10\].RFW.BIT\[10\].OBUF2 Z ) + USE SIGNAL ;
    - DB[11] ( PIN DB[11] ) ( genblk1.RFW0.BIT\[11\].OBUF2 Z ) ( REGF\[9\].RFW.BIT\[11\].OBUF2 Z ) ( REGF\[8\].RFW.BIT\[11\].OBUF2 Z ) ( REGF\[7\].RFW.BIT\[11\].OBUF2 Z ) ( REGF\[6\].RFW.BIT\[11\].OBUF2 Z ) ( REGF\[5\].RFW.BIT\[11\].OBUF2 Z )
      ( REGF\[4\].RFW.BIT\[11\].OBUF2 Z ) ( REGF\[3\].RFW.BIT\[11\].OBUF2 Z ) ( REGF\[31\].RFW.BIT\[11\].OBUF2 Z ) ( REGF\[30\].RFW.BIT\[11\].OBUF2 Z ) ( REGF\[2\].RFW.BIT\[11\].OBUF2 Z ) ( REGF\[29\].RFW.BIT\[11\].OBUF2 Z ) ( REGF\[28\].RFW.BIT\[11\].OBUF2 Z ) ( REGF\[27\].RFW.BIT\[11\].OBUF2 Z )
      ( REGF\[26\].RFW.BIT\[11\].OBUF2 Z ) ( REGF\[25\].RFW.BIT\[11\].OBUF2 Z ) ( REGF\[24\].RFW.BIT\[11\].OBUF2 Z ) ( REGF\[23\].RFW.BIT\[11\].OBUF2 Z ) ( REGF\[22\].RFW.BIT\[11\].OBUF2 Z ) ( REGF\[21\].RFW.BIT\[11\].OBUF2 Z ) ( REGF\[20\].RFW.BIT\[11\].OBUF2 Z ) ( REGF\[1\].RFW.BIT\[11\].OBUF2 Z )
      ( REGF\[19\].RFW.BIT\[11\].OBUF2 Z ) ( REGF\[18\].RFW.BIT\[11\].OBUF2 Z ) ( REGF\[17\].RFW.BIT\[11\].OBUF2 Z ) ( REGF\[16\].RFW.BIT\[11\].OBUF2 Z ) ( REGF\[15\].RFW.BIT\[11\].OBUF2 Z ) ( REGF\[14\].RFW.BIT\[11\].OBUF2 Z ) ( REGF\[13\].RFW.BIT\[11\].OBUF2 Z ) ( REGF\[12\].RFW.BIT\[11\].OBUF2 Z )
      ( REGF\[11\].RFW.BIT\[11\].OBUF2 Z ) ( REGF\[10\].RFW.BIT\[11\].OBUF2 Z ) + USE SIGNAL ;
    - DB[12] ( PIN DB[12] ) ( genblk1.RFW0.BIT\[12\].OBUF2 Z ) ( REGF\[9\].RFW.BIT\[12\].OBUF2 Z ) ( REGF\[8\].RFW.BIT\[12\].OBUF2 Z ) ( REGF\[7\].RFW.BIT\[12\].OBUF2 Z ) ( REGF\[6\].RFW.BIT\[12\].OBUF2 Z ) ( REGF\[5\].RFW.BIT\[12\].OBUF2 Z )
      ( REGF\[4\].RFW.BIT\[12\].OBUF2 Z ) ( REGF\[3\].RFW.BIT\[12\].OBUF2 Z ) ( REGF\[31\].RFW.BIT\[12\].OBUF2 Z ) ( REGF\[30\].RFW.BIT\[12\].OBUF2 Z ) ( REGF\[2\].RFW.BIT\[12\].OBUF2 Z ) ( REGF\[29\].RFW.BIT\[12\].OBUF2 Z ) ( REGF\[28\].RFW.BIT\[12\].OBUF2 Z ) ( REGF\[27\].RFW.BIT\[12\].OBUF2 Z )
      ( REGF\[26\].RFW.BIT\[12\].OBUF2 Z ) ( REGF\[25\].RFW.BIT\[12\].OBUF2 Z ) ( REGF\[24\].RFW.BIT\[12\].OBUF2 Z ) ( REGF\[23\].RFW.BIT\[12\].OBUF2 Z ) ( REGF\[22\].RFW.BIT\[12\].OBUF2 Z ) ( REGF\[21\].RFW.BIT\[12\].OBUF2 Z ) ( REGF\[20\].RFW.BIT\[12\].OBUF2 Z ) ( REGF\[1\].RFW.BIT\[12\].OBUF2 Z )
      ( REGF\[19\].RFW.BIT\[12\].OBUF2 Z ) ( REGF\[18\].RFW.BIT\[12\].OBUF2 Z ) ( REGF\[17\].RFW.BIT\[12\].OBUF2 Z ) ( REGF\[16\].RFW.BIT\[12\].OBUF2 Z ) ( REGF\[15\].RFW.BIT\[12\].OBUF2 Z ) ( REGF\[14\].RFW.BIT\[12\].OBUF2 Z ) ( REGF\[13\].RFW.BIT\[12\].OBUF2 Z ) ( REGF\[12\].RFW.BIT\[12\].OBUF2 Z )
      ( REGF\[11\].RFW.BIT\[12\].OBUF2 Z ) ( REGF\[10\].RFW.BIT\[12\].OBUF2 Z ) + USE SIGNAL ;
    - DB[13] ( PIN DB[13] ) ( genblk1.RFW0.BIT\[13\].OBUF2 Z ) ( REGF\[9\].RFW.BIT\[13\].OBUF2 Z ) ( REGF\[8\].RFW.BIT\[13\].OBUF2 Z ) ( REGF\[7\].RFW.BIT\[13\].OBUF2 Z ) ( REGF\[6\].RFW.BIT\[13\].OBUF2 Z ) ( REGF\[5\].RFW.BIT\[13\].OBUF2 Z )
      ( REGF\[4\].RFW.BIT\[13\].OBUF2 Z ) ( REGF\[3\].RFW.BIT\[13\].OBUF2 Z ) ( REGF\[31\].RFW.BIT\[13\].OBUF2 Z ) ( REGF\[30\].RFW.BIT\[13\].OBUF2 Z ) ( REGF\[2\].RFW.BIT\[13\].OBUF2 Z ) ( REGF\[29\].RFW.BIT\[13\].OBUF2 Z ) ( REGF\[28\].RFW.BIT\[13\].OBUF2 Z ) ( REGF\[27\].RFW.BIT\[13\].OBUF2 Z )
      ( REGF\[26\].RFW.BIT\[13\].OBUF2 Z ) ( REGF\[25\].RFW.BIT\[13\].OBUF2 Z ) ( REGF\[24\].RFW.BIT\[13\].OBUF2 Z ) ( REGF\[23\].RFW.BIT\[13\].OBUF2 Z ) ( REGF\[22\].RFW.BIT\[13\].OBUF2 Z ) ( REGF\[21\].RFW.BIT\[13\].OBUF2 Z ) ( REGF\[20\].RFW.BIT\[13\].OBUF2 Z ) ( REGF\[1\].RFW.BIT\[13\].OBUF2 Z )
      ( REGF\[19\].RFW.BIT\[13\].OBUF2 Z ) ( REGF\[18\].RFW.BIT\[13\].OBUF2 Z ) ( REGF\[17\].RFW.BIT\[13\].OBUF2 Z ) ( REGF\[16\].RFW.BIT\[13\].OBUF2 Z ) ( REGF\[15\].RFW.BIT\[13\].OBUF2 Z ) ( REGF\[14\].RFW.BIT\[13\].OBUF2 Z ) ( REGF\[13\].RFW.BIT\[13\].OBUF2 Z ) ( REGF\[12\].RFW.BIT\[13\].OBUF2 Z )
      ( REGF\[11\].RFW.BIT\[13\].OBUF2 Z ) ( REGF\[10\].RFW.BIT\[13\].OBUF2 Z ) + USE SIGNAL ;
    - DB[14] ( PIN DB[14] ) ( genblk1.RFW0.BIT\[14\].OBUF2 Z ) ( REGF\[9\].RFW.BIT\[14\].OBUF2 Z ) ( REGF\[8\].RFW.BIT\[14\].OBUF2 Z ) ( REGF\[7\].RFW.BIT\[14\].OBUF2 Z ) ( REGF\[6\].RFW.BIT\[14\].OBUF2 Z ) ( REGF\[5\].RFW.BIT\[14\].OBUF2 Z )
      ( REGF\[4\].RFW.BIT\[14\].OBUF2 Z ) ( REGF\[3\].RFW.BIT\[14\].OBUF2 Z ) ( REGF\[31\].RFW.BIT\[14\].OBUF2 Z ) ( REGF\[30\].RFW.BIT\[14\].OBUF2 Z ) ( REGF\[2\].RFW.BIT\[14\].OBUF2 Z ) ( REGF\[29\].RFW.BIT\[14\].OBUF2 Z ) ( REGF\[28\].RFW.BIT\[14\].OBUF2 Z ) ( REGF\[27\].RFW.BIT\[14\].OBUF2 Z )
      ( REGF\[26\].RFW.BIT\[14\].OBUF2 Z ) ( REGF\[25\].RFW.BIT\[14\].OBUF2 Z ) ( REGF\[24\].RFW.BIT\[14\].OBUF2 Z ) ( REGF\[23\].RFW.BIT\[14\].OBUF2 Z ) ( REGF\[22\].RFW.BIT\[14\].OBUF2 Z ) ( REGF\[21\].RFW.BIT\[14\].OBUF2 Z ) ( REGF\[20\].RFW.BIT\[14\].OBUF2 Z ) ( REGF\[1\].RFW.BIT\[14\].OBUF2 Z )
      ( REGF\[19\].RFW.BIT\[14\].OBUF2 Z ) ( REGF\[18\].RFW.BIT\[14\].OBUF2 Z ) ( REGF\[17\].RFW.BIT\[14\].OBUF2 Z ) ( REGF\[16\].RFW.BIT\[14\].OBUF2 Z ) ( REGF\[15\].RFW.BIT\[14\].OBUF2 Z ) ( REGF\[14\].RFW.BIT\[14\].OBUF2 Z ) ( REGF\[13\].RFW.BIT\[14\].OBUF2 Z ) ( REGF\[12\].RFW.BIT\[14\].OBUF2 Z )
      ( REGF\[11\].RFW.BIT\[14\].OBUF2 Z ) ( REGF\[10\].RFW.BIT\[14\].OBUF2 Z ) + USE SIGNAL ;
    - DB[15] ( PIN DB[15] ) ( genblk1.RFW0.BIT\[15\].OBUF2 Z ) ( REGF\[9\].RFW.BIT\[15\].OBUF2 Z ) ( REGF\[8\].RFW.BIT\[15\].OBUF2 Z ) ( REGF\[7\].RFW.BIT\[15\].OBUF2 Z ) ( REGF\[6\].RFW.BIT\[15\].OBUF2 Z ) ( REGF\[5\].RFW.BIT\[15\].OBUF2 Z )
      ( REGF\[4\].RFW.BIT\[15\].OBUF2 Z ) ( REGF\[3\].RFW.BIT\[15\].OBUF2 Z ) ( REGF\[31\].RFW.BIT\[15\].OBUF2 Z ) ( REGF\[30\].RFW.BIT\[15\].OBUF2 Z ) ( REGF\[2\].RFW.BIT\[15\].OBUF2 Z ) ( REGF\[29\].RFW.BIT\[15\].OBUF2 Z ) ( REGF\[28\].RFW.BIT\[15\].OBUF2 Z ) ( REGF\[27\].RFW.BIT\[15\].OBUF2 Z )
      ( REGF\[26\].RFW.BIT\[15\].OBUF2 Z ) ( REGF\[25\].RFW.BIT\[15\].OBUF2 Z ) ( REGF\[24\].RFW.BIT\[15\].OBUF2 Z ) ( REGF\[23\].RFW.BIT\[15\].OBUF2 Z ) ( REGF\[22\].RFW.BIT\[15\].OBUF2 Z ) ( REGF\[21\].RFW.BIT\[15\].OBUF2 Z ) ( REGF\[20\].RFW.BIT\[15\].OBUF2 Z ) ( REGF\[1\].RFW.BIT\[15\].OBUF2 Z )
      ( REGF\[19\].RFW.BIT\[15\].OBUF2 Z ) ( REGF\[18\].RFW.BIT\[15\].OBUF2 Z ) ( REGF\[17\].RFW.BIT\[15\].OBUF2 Z ) ( REGF\[16\].RFW.BIT\[15\].OBUF2 Z ) ( REGF\[15\].RFW.BIT\[15\].OBUF2 Z ) ( REGF\[14\].RFW.BIT\[15\].OBUF2 Z ) ( REGF\[13\].RFW.BIT\[15\].OBUF2 Z ) ( REGF\[12\].RFW.BIT\[15\].OBUF2 Z )
      ( REGF\[11\].RFW.BIT\[15\].OBUF2 Z ) ( REGF\[10\].RFW.BIT\[15\].OBUF2 Z ) + USE SIGNAL ;
    - DB[16] ( PIN DB[16] ) ( genblk1.RFW0.BIT\[16\].OBUF2 Z ) ( REGF\[9\].RFW.BIT\[16\].OBUF2 Z ) ( REGF\[8\].RFW.BIT\[16\].OBUF2 Z ) ( REGF\[7\].RFW.BIT\[16\].OBUF2 Z ) ( REGF\[6\].RFW.BIT\[16\].OBUF2 Z ) ( REGF\[5\].RFW.BIT\[16\].OBUF2 Z )
      ( REGF\[4\].RFW.BIT\[16\].OBUF2 Z ) ( REGF\[3\].RFW.BIT\[16\].OBUF2 Z ) ( REGF\[31\].RFW.BIT\[16\].OBUF2 Z ) ( REGF\[30\].RFW.BIT\[16\].OBUF2 Z ) ( REGF\[2\].RFW.BIT\[16\].OBUF2 Z ) ( REGF\[29\].RFW.BIT\[16\].OBUF2 Z ) ( REGF\[28\].RFW.BIT\[16\].OBUF2 Z ) ( REGF\[27\].RFW.BIT\[16\].OBUF2 Z )
      ( REGF\[26\].RFW.BIT\[16\].OBUF2 Z ) ( REGF\[25\].RFW.BIT\[16\].OBUF2 Z ) ( REGF\[24\].RFW.BIT\[16\].OBUF2 Z ) ( REGF\[23\].RFW.BIT\[16\].OBUF2 Z ) ( REGF\[22\].RFW.BIT\[16\].OBUF2 Z ) ( REGF\[21\].RFW.BIT\[16\].OBUF2 Z ) ( REGF\[20\].RFW.BIT\[16\].OBUF2 Z ) ( REGF\[1\].RFW.BIT\[16\].OBUF2 Z )
      ( REGF\[19\].RFW.BIT\[16\].OBUF2 Z ) ( REGF\[18\].RFW.BIT\[16\].OBUF2 Z ) ( REGF\[17\].RFW.BIT\[16\].OBUF2 Z ) ( REGF\[16\].RFW.BIT\[16\].OBUF2 Z ) ( REGF\[15\].RFW.BIT\[16\].OBUF2 Z ) ( REGF\[14\].RFW.BIT\[16\].OBUF2 Z ) ( REGF\[13\].RFW.BIT\[16\].OBUF2 Z ) ( REGF\[12\].RFW.BIT\[16\].OBUF2 Z )
      ( REGF\[11\].RFW.BIT\[16\].OBUF2 Z ) ( REGF\[10\].RFW.BIT\[16\].OBUF2 Z ) + USE SIGNAL ;
    - DB[17] ( PIN DB[17] ) ( genblk1.RFW0.BIT\[17\].OBUF2 Z ) ( REGF\[9\].RFW.BIT\[17\].OBUF2 Z ) ( REGF\[8\].RFW.BIT\[17\].OBUF2 Z ) ( REGF\[7\].RFW.BIT\[17\].OBUF2 Z ) ( REGF\[6\].RFW.BIT\[17\].OBUF2 Z ) ( REGF\[5\].RFW.BIT\[17\].OBUF2 Z )
      ( REGF\[4\].RFW.BIT\[17\].OBUF2 Z ) ( REGF\[3\].RFW.BIT\[17\].OBUF2 Z ) ( REGF\[31\].RFW.BIT\[17\].OBUF2 Z ) ( REGF\[30\].RFW.BIT\[17\].OBUF2 Z ) ( REGF\[2\].RFW.BIT\[17\].OBUF2 Z ) ( REGF\[29\].RFW.BIT\[17\].OBUF2 Z ) ( REGF\[28\].RFW.BIT\[17\].OBUF2 Z ) ( REGF\[27\].RFW.BIT\[17\].OBUF2 Z )
      ( REGF\[26\].RFW.BIT\[17\].OBUF2 Z ) ( REGF\[25\].RFW.BIT\[17\].OBUF2 Z ) ( REGF\[24\].RFW.BIT\[17\].OBUF2 Z ) ( REGF\[23\].RFW.BIT\[17\].OBUF2 Z ) ( REGF\[22\].RFW.BIT\[17\].OBUF2 Z ) ( REGF\[21\].RFW.BIT\[17\].OBUF2 Z ) ( REGF\[20\].RFW.BIT\[17\].OBUF2 Z ) ( REGF\[1\].RFW.BIT\[17\].OBUF2 Z )
      ( REGF\[19\].RFW.BIT\[17\].OBUF2 Z ) ( REGF\[18\].RFW.BIT\[17\].OBUF2 Z ) ( REGF\[17\].RFW.BIT\[17\].OBUF2 Z ) ( REGF\[16\].RFW.BIT\[17\].OBUF2 Z ) ( REGF\[15\].RFW.BIT\[17\].OBUF2 Z ) ( REGF\[14\].RFW.BIT\[17\].OBUF2 Z ) ( REGF\[13\].RFW.BIT\[17\].OBUF2 Z ) ( REGF\[12\].RFW.BIT\[17\].OBUF2 Z )
      ( REGF\[11\].RFW.BIT\[17\].OBUF2 Z ) ( REGF\[10\].RFW.BIT\[17\].OBUF2 Z ) + USE SIGNAL ;
    - DB[18] ( PIN DB[18] ) ( genblk1.RFW0.BIT\[18\].OBUF2 Z ) ( REGF\[9\].RFW.BIT\[18\].OBUF2 Z ) ( REGF\[8\].RFW.BIT\[18\].OBUF2 Z ) ( REGF\[7\].RFW.BIT\[18\].OBUF2 Z ) ( REGF\[6\].RFW.BIT\[18\].OBUF2 Z ) ( REGF\[5\].RFW.BIT\[18\].OBUF2 Z )
      ( REGF\[4\].RFW.BIT\[18\].OBUF2 Z ) ( REGF\[3\].RFW.BIT\[18\].OBUF2 Z ) ( REGF\[31\].RFW.BIT\[18\].OBUF2 Z ) ( REGF\[30\].RFW.BIT\[18\].OBUF2 Z ) ( REGF\[2\].RFW.BIT\[18\].OBUF2 Z ) ( REGF\[29\].RFW.BIT\[18\].OBUF2 Z ) ( REGF\[28\].RFW.BIT\[18\].OBUF2 Z ) ( REGF\[27\].RFW.BIT\[18\].OBUF2 Z )
      ( REGF\[26\].RFW.BIT\[18\].OBUF2 Z ) ( REGF\[25\].RFW.BIT\[18\].OBUF2 Z ) ( REGF\[24\].RFW.BIT\[18\].OBUF2 Z ) ( REGF\[23\].RFW.BIT\[18\].OBUF2 Z ) ( REGF\[22\].RFW.BIT\[18\].OBUF2 Z ) ( REGF\[21\].RFW.BIT\[18\].OBUF2 Z ) ( REGF\[20\].RFW.BIT\[18\].OBUF2 Z ) ( REGF\[1\].RFW.BIT\[18\].OBUF2 Z )
      ( REGF\[19\].RFW.BIT\[18\].OBUF2 Z ) ( REGF\[18\].RFW.BIT\[18\].OBUF2 Z ) ( REGF\[17\].RFW.BIT\[18\].OBUF2 Z ) ( REGF\[16\].RFW.BIT\[18\].OBUF2 Z ) ( REGF\[15\].RFW.BIT\[18\].OBUF2 Z ) ( REGF\[14\].RFW.BIT\[18\].OBUF2 Z ) ( REGF\[13\].RFW.BIT\[18\].OBUF2 Z ) ( REGF\[12\].RFW.BIT\[18\].OBUF2 Z )
      ( REGF\[11\].RFW.BIT\[18\].OBUF2 Z ) ( REGF\[10\].RFW.BIT\[18\].OBUF2 Z ) + USE SIGNAL ;
    - DB[19] ( PIN DB[19] ) ( genblk1.RFW0.BIT\[19\].OBUF2 Z ) ( REGF\[9\].RFW.BIT\[19\].OBUF2 Z ) ( REGF\[8\].RFW.BIT\[19\].OBUF2 Z ) ( REGF\[7\].RFW.BIT\[19\].OBUF2 Z ) ( REGF\[6\].RFW.BIT\[19\].OBUF2 Z ) ( REGF\[5\].RFW.BIT\[19\].OBUF2 Z )
      ( REGF\[4\].RFW.BIT\[19\].OBUF2 Z ) ( REGF\[3\].RFW.BIT\[19\].OBUF2 Z ) ( REGF\[31\].RFW.BIT\[19\].OBUF2 Z ) ( REGF\[30\].RFW.BIT\[19\].OBUF2 Z ) ( REGF\[2\].RFW.BIT\[19\].OBUF2 Z ) ( REGF\[29\].RFW.BIT\[19\].OBUF2 Z ) ( REGF\[28\].RFW.BIT\[19\].OBUF2 Z ) ( REGF\[27\].RFW.BIT\[19\].OBUF2 Z )
      ( REGF\[26\].RFW.BIT\[19\].OBUF2 Z ) ( REGF\[25\].RFW.BIT\[19\].OBUF2 Z ) ( REGF\[24\].RFW.BIT\[19\].OBUF2 Z ) ( REGF\[23\].RFW.BIT\[19\].OBUF2 Z ) ( REGF\[22\].RFW.BIT\[19\].OBUF2 Z ) ( REGF\[21\].RFW.BIT\[19\].OBUF2 Z ) ( REGF\[20\].RFW.BIT\[19\].OBUF2 Z ) ( REGF\[1\].RFW.BIT\[19\].OBUF2 Z )
      ( REGF\[19\].RFW.BIT\[19\].OBUF2 Z ) ( REGF\[18\].RFW.BIT\[19\].OBUF2 Z ) ( REGF\[17\].RFW.BIT\[19\].OBUF2 Z ) ( REGF\[16\].RFW.BIT\[19\].OBUF2 Z ) ( REGF\[15\].RFW.BIT\[19\].OBUF2 Z ) ( REGF\[14\].RFW.BIT\[19\].OBUF2 Z ) ( REGF\[13\].RFW.BIT\[19\].OBUF2 Z ) ( REGF\[12\].RFW.BIT\[19\].OBUF2 Z )
      ( REGF\[11\].RFW.BIT\[19\].OBUF2 Z ) ( REGF\[10\].RFW.BIT\[19\].OBUF2 Z ) + USE SIGNAL ;
    - DB[1] ( PIN DB[1] ) ( genblk1.RFW0.BIT\[1\].OBUF2 Z ) ( REGF\[9\].RFW.BIT\[1\].OBUF2 Z ) ( REGF\[8\].RFW.BIT\[1\].OBUF2 Z ) ( REGF\[7\].RFW.BIT\[1\].OBUF2 Z ) ( REGF\[6\].RFW.BIT\[1\].OBUF2 Z ) ( REGF\[5\].RFW.BIT\[1\].OBUF2 Z )
      ( REGF\[4\].RFW.BIT\[1\].OBUF2 Z ) ( REGF\[3\].RFW.BIT\[1\].OBUF2 Z ) ( REGF\[31\].RFW.BIT\[1\].OBUF2 Z ) ( REGF\[30\].RFW.BIT\[1\].OBUF2 Z ) ( REGF\[2\].RFW.BIT\[1\].OBUF2 Z ) ( REGF\[29\].RFW.BIT\[1\].OBUF2 Z ) ( REGF\[28\].RFW.BIT\[1\].OBUF2 Z ) ( REGF\[27\].RFW.BIT\[1\].OBUF2 Z )
      ( REGF\[26\].RFW.BIT\[1\].OBUF2 Z ) ( REGF\[25\].RFW.BIT\[1\].OBUF2 Z ) ( REGF\[24\].RFW.BIT\[1\].OBUF2 Z ) ( REGF\[23\].RFW.BIT\[1\].OBUF2 Z ) ( REGF\[22\].RFW.BIT\[1\].OBUF2 Z ) ( REGF\[21\].RFW.BIT\[1\].OBUF2 Z ) ( REGF\[20\].RFW.BIT\[1\].OBUF2 Z ) ( REGF\[1\].RFW.BIT\[1\].OBUF2 Z )
      ( REGF\[19\].RFW.BIT\[1\].OBUF2 Z ) ( REGF\[18\].RFW.BIT\[1\].OBUF2 Z ) ( REGF\[17\].RFW.BIT\[1\].OBUF2 Z ) ( REGF\[16\].RFW.BIT\[1\].OBUF2 Z ) ( REGF\[15\].RFW.BIT\[1\].OBUF2 Z ) ( REGF\[14\].RFW.BIT\[1\].OBUF2 Z ) ( REGF\[13\].RFW.BIT\[1\].OBUF2 Z ) ( REGF\[12\].RFW.BIT\[1\].OBUF2 Z )
      ( REGF\[11\].RFW.BIT\[1\].OBUF2 Z ) ( REGF\[10\].RFW.BIT\[1\].OBUF2 Z ) + USE SIGNAL ;
    - DB[20] ( PIN DB[20] ) ( genblk1.RFW0.BIT\[20\].OBUF2 Z ) ( REGF\[9\].RFW.BIT\[20\].OBUF2 Z ) ( REGF\[8\].RFW.BIT\[20\].OBUF2 Z ) ( REGF\[7\].RFW.BIT\[20\].OBUF2 Z ) ( REGF\[6\].RFW.BIT\[20\].OBUF2 Z ) ( REGF\[5\].RFW.BIT\[20\].OBUF2 Z )
      ( REGF\[4\].RFW.BIT\[20\].OBUF2 Z ) ( REGF\[3\].RFW.BIT\[20\].OBUF2 Z ) ( REGF\[31\].RFW.BIT\[20\].OBUF2 Z ) ( REGF\[30\].RFW.BIT\[20\].OBUF2 Z ) ( REGF\[2\].RFW.BIT\[20\].OBUF2 Z ) ( REGF\[29\].RFW.BIT\[20\].OBUF2 Z ) ( REGF\[28\].RFW.BIT\[20\].OBUF2 Z ) ( REGF\[27\].RFW.BIT\[20\].OBUF2 Z )
      ( REGF\[26\].RFW.BIT\[20\].OBUF2 Z ) ( REGF\[25\].RFW.BIT\[20\].OBUF2 Z ) ( REGF\[24\].RFW.BIT\[20\].OBUF2 Z ) ( REGF\[23\].RFW.BIT\[20\].OBUF2 Z ) ( REGF\[22\].RFW.BIT\[20\].OBUF2 Z ) ( REGF\[21\].RFW.BIT\[20\].OBUF2 Z ) ( REGF\[20\].RFW.BIT\[20\].OBUF2 Z ) ( REGF\[1\].RFW.BIT\[20\].OBUF2 Z )
      ( REGF\[19\].RFW.BIT\[20\].OBUF2 Z ) ( REGF\[18\].RFW.BIT\[20\].OBUF2 Z ) ( REGF\[17\].RFW.BIT\[20\].OBUF2 Z ) ( REGF\[16\].RFW.BIT\[20\].OBUF2 Z ) ( REGF\[15\].RFW.BIT\[20\].OBUF2 Z ) ( REGF\[14\].RFW.BIT\[20\].OBUF2 Z ) ( REGF\[13\].RFW.BIT\[20\].OBUF2 Z ) ( REGF\[12\].RFW.BIT\[20\].OBUF2 Z )
      ( REGF\[11\].RFW.BIT\[20\].OBUF2 Z ) ( REGF\[10\].RFW.BIT\[20\].OBUF2 Z ) + USE SIGNAL ;
    - DB[21] ( PIN DB[21] ) ( genblk1.RFW0.BIT\[21\].OBUF2 Z ) ( REGF\[9\].RFW.BIT\[21\].OBUF2 Z ) ( REGF\[8\].RFW.BIT\[21\].OBUF2 Z ) ( REGF\[7\].RFW.BIT\[21\].OBUF2 Z ) ( REGF\[6\].RFW.BIT\[21\].OBUF2 Z ) ( REGF\[5\].RFW.BIT\[21\].OBUF2 Z )
      ( REGF\[4\].RFW.BIT\[21\].OBUF2 Z ) ( REGF\[3\].RFW.BIT\[21\].OBUF2 Z ) ( REGF\[31\].RFW.BIT\[21\].OBUF2 Z ) ( REGF\[30\].RFW.BIT\[21\].OBUF2 Z ) ( REGF\[2\].RFW.BIT\[21\].OBUF2 Z ) ( REGF\[29\].RFW.BIT\[21\].OBUF2 Z ) ( REGF\[28\].RFW.BIT\[21\].OBUF2 Z ) ( REGF\[27\].RFW.BIT\[21\].OBUF2 Z )
      ( REGF\[26\].RFW.BIT\[21\].OBUF2 Z ) ( REGF\[25\].RFW.BIT\[21\].OBUF2 Z ) ( REGF\[24\].RFW.BIT\[21\].OBUF2 Z ) ( REGF\[23\].RFW.BIT\[21\].OBUF2 Z ) ( REGF\[22\].RFW.BIT\[21\].OBUF2 Z ) ( REGF\[21\].RFW.BIT\[21\].OBUF2 Z ) ( REGF\[20\].RFW.BIT\[21\].OBUF2 Z ) ( REGF\[1\].RFW.BIT\[21\].OBUF2 Z )
      ( REGF\[19\].RFW.BIT\[21\].OBUF2 Z ) ( REGF\[18\].RFW.BIT\[21\].OBUF2 Z ) ( REGF\[17\].RFW.BIT\[21\].OBUF2 Z ) ( REGF\[16\].RFW.BIT\[21\].OBUF2 Z ) ( REGF\[15\].RFW.BIT\[21\].OBUF2 Z ) ( REGF\[14\].RFW.BIT\[21\].OBUF2 Z ) ( REGF\[13\].RFW.BIT\[21\].OBUF2 Z ) ( REGF\[12\].RFW.BIT\[21\].OBUF2 Z )
      ( REGF\[11\].RFW.BIT\[21\].OBUF2 Z ) ( REGF\[10\].RFW.BIT\[21\].OBUF2 Z ) + USE SIGNAL ;
    - DB[22] ( PIN DB[22] ) ( genblk1.RFW0.BIT\[22\].OBUF2 Z ) ( REGF\[9\].RFW.BIT\[22\].OBUF2 Z ) ( REGF\[8\].RFW.BIT\[22\].OBUF2 Z ) ( REGF\[7\].RFW.BIT\[22\].OBUF2 Z ) ( REGF\[6\].RFW.BIT\[22\].OBUF2 Z ) ( REGF\[5\].RFW.BIT\[22\].OBUF2 Z )
      ( REGF\[4\].RFW.BIT\[22\].OBUF2 Z ) ( REGF\[3\].RFW.BIT\[22\].OBUF2 Z ) ( REGF\[31\].RFW.BIT\[22\].OBUF2 Z ) ( REGF\[30\].RFW.BIT\[22\].OBUF2 Z ) ( REGF\[2\].RFW.BIT\[22\].OBUF2 Z ) ( REGF\[29\].RFW.BIT\[22\].OBUF2 Z ) ( REGF\[28\].RFW.BIT\[22\].OBUF2 Z ) ( REGF\[27\].RFW.BIT\[22\].OBUF2 Z )
      ( REGF\[26\].RFW.BIT\[22\].OBUF2 Z ) ( REGF\[25\].RFW.BIT\[22\].OBUF2 Z ) ( REGF\[24\].RFW.BIT\[22\].OBUF2 Z ) ( REGF\[23\].RFW.BIT\[22\].OBUF2 Z ) ( REGF\[22\].RFW.BIT\[22\].OBUF2 Z ) ( REGF\[21\].RFW.BIT\[22\].OBUF2 Z ) ( REGF\[20\].RFW.BIT\[22\].OBUF2 Z ) ( REGF\[1\].RFW.BIT\[22\].OBUF2 Z )
      ( REGF\[19\].RFW.BIT\[22\].OBUF2 Z ) ( REGF\[18\].RFW.BIT\[22\].OBUF2 Z ) ( REGF\[17\].RFW.BIT\[22\].OBUF2 Z ) ( REGF\[16\].RFW.BIT\[22\].OBUF2 Z ) ( REGF\[15\].RFW.BIT\[22\].OBUF2 Z ) ( REGF\[14\].RFW.BIT\[22\].OBUF2 Z ) ( REGF\[13\].RFW.BIT\[22\].OBUF2 Z ) ( REGF\[12\].RFW.BIT\[22\].OBUF2 Z )
      ( REGF\[11\].RFW.BIT\[22\].OBUF2 Z ) ( REGF\[10\].RFW.BIT\[22\].OBUF2 Z ) + USE SIGNAL ;
    - DB[23] ( PIN DB[23] ) ( genblk1.RFW0.BIT\[23\].OBUF2 Z ) ( REGF\[9\].RFW.BIT\[23\].OBUF2 Z ) ( REGF\[8\].RFW.BIT\[23\].OBUF2 Z ) ( REGF\[7\].RFW.BIT\[23\].OBUF2 Z ) ( REGF\[6\].RFW.BIT\[23\].OBUF2 Z ) ( REGF\[5\].RFW.BIT\[23\].OBUF2 Z )
      ( REGF\[4\].RFW.BIT\[23\].OBUF2 Z ) ( REGF\[3\].RFW.BIT\[23\].OBUF2 Z ) ( REGF\[31\].RFW.BIT\[23\].OBUF2 Z ) ( REGF\[30\].RFW.BIT\[23\].OBUF2 Z ) ( REGF\[2\].RFW.BIT\[23\].OBUF2 Z ) ( REGF\[29\].RFW.BIT\[23\].OBUF2 Z ) ( REGF\[28\].RFW.BIT\[23\].OBUF2 Z ) ( REGF\[27\].RFW.BIT\[23\].OBUF2 Z )
      ( REGF\[26\].RFW.BIT\[23\].OBUF2 Z ) ( REGF\[25\].RFW.BIT\[23\].OBUF2 Z ) ( REGF\[24\].RFW.BIT\[23\].OBUF2 Z ) ( REGF\[23\].RFW.BIT\[23\].OBUF2 Z ) ( REGF\[22\].RFW.BIT\[23\].OBUF2 Z ) ( REGF\[21\].RFW.BIT\[23\].OBUF2 Z ) ( REGF\[20\].RFW.BIT\[23\].OBUF2 Z ) ( REGF\[1\].RFW.BIT\[23\].OBUF2 Z )
      ( REGF\[19\].RFW.BIT\[23\].OBUF2 Z ) ( REGF\[18\].RFW.BIT\[23\].OBUF2 Z ) ( REGF\[17\].RFW.BIT\[23\].OBUF2 Z ) ( REGF\[16\].RFW.BIT\[23\].OBUF2 Z ) ( REGF\[15\].RFW.BIT\[23\].OBUF2 Z ) ( REGF\[14\].RFW.BIT\[23\].OBUF2 Z ) ( REGF\[13\].RFW.BIT\[23\].OBUF2 Z ) ( REGF\[12\].RFW.BIT\[23\].OBUF2 Z )
      ( REGF\[11\].RFW.BIT\[23\].OBUF2 Z ) ( REGF\[10\].RFW.BIT\[23\].OBUF2 Z ) + USE SIGNAL ;
    - DB[24] ( PIN DB[24] ) ( genblk1.RFW0.BIT\[24\].OBUF2 Z ) ( REGF\[9\].RFW.BIT\[24\].OBUF2 Z ) ( REGF\[8\].RFW.BIT\[24\].OBUF2 Z ) ( REGF\[7\].RFW.BIT\[24\].OBUF2 Z ) ( REGF\[6\].RFW.BIT\[24\].OBUF2 Z ) ( REGF\[5\].RFW.BIT\[24\].OBUF2 Z )
      ( REGF\[4\].RFW.BIT\[24\].OBUF2 Z ) ( REGF\[3\].RFW.BIT\[24\].OBUF2 Z ) ( REGF\[31\].RFW.BIT\[24\].OBUF2 Z ) ( REGF\[30\].RFW.BIT\[24\].OBUF2 Z ) ( REGF\[2\].RFW.BIT\[24\].OBUF2 Z ) ( REGF\[29\].RFW.BIT\[24\].OBUF2 Z ) ( REGF\[28\].RFW.BIT\[24\].OBUF2 Z ) ( REGF\[27\].RFW.BIT\[24\].OBUF2 Z )
      ( REGF\[26\].RFW.BIT\[24\].OBUF2 Z ) ( REGF\[25\].RFW.BIT\[24\].OBUF2 Z ) ( REGF\[24\].RFW.BIT\[24\].OBUF2 Z ) ( REGF\[23\].RFW.BIT\[24\].OBUF2 Z ) ( REGF\[22\].RFW.BIT\[24\].OBUF2 Z ) ( REGF\[21\].RFW.BIT\[24\].OBUF2 Z ) ( REGF\[20\].RFW.BIT\[24\].OBUF2 Z ) ( REGF\[1\].RFW.BIT\[24\].OBUF2 Z )
      ( REGF\[19\].RFW.BIT\[24\].OBUF2 Z ) ( REGF\[18\].RFW.BIT\[24\].OBUF2 Z ) ( REGF\[17\].RFW.BIT\[24\].OBUF2 Z ) ( REGF\[16\].RFW.BIT\[24\].OBUF2 Z ) ( REGF\[15\].RFW.BIT\[24\].OBUF2 Z ) ( REGF\[14\].RFW.BIT\[24\].OBUF2 Z ) ( REGF\[13\].RFW.BIT\[24\].OBUF2 Z ) ( REGF\[12\].RFW.BIT\[24\].OBUF2 Z )
      ( REGF\[11\].RFW.BIT\[24\].OBUF2 Z ) ( REGF\[10\].RFW.BIT\[24\].OBUF2 Z ) + USE SIGNAL ;
    - DB[25] ( PIN DB[25] ) ( genblk1.RFW0.BIT\[25\].OBUF2 Z ) ( REGF\[9\].RFW.BIT\[25\].OBUF2 Z ) ( REGF\[8\].RFW.BIT\[25\].OBUF2 Z ) ( REGF\[7\].RFW.BIT\[25\].OBUF2 Z ) ( REGF\[6\].RFW.BIT\[25\].OBUF2 Z ) ( REGF\[5\].RFW.BIT\[25\].OBUF2 Z )
      ( REGF\[4\].RFW.BIT\[25\].OBUF2 Z ) ( REGF\[3\].RFW.BIT\[25\].OBUF2 Z ) ( REGF\[31\].RFW.BIT\[25\].OBUF2 Z ) ( REGF\[30\].RFW.BIT\[25\].OBUF2 Z ) ( REGF\[2\].RFW.BIT\[25\].OBUF2 Z ) ( REGF\[29\].RFW.BIT\[25\].OBUF2 Z ) ( REGF\[28\].RFW.BIT\[25\].OBUF2 Z ) ( REGF\[27\].RFW.BIT\[25\].OBUF2 Z )
      ( REGF\[26\].RFW.BIT\[25\].OBUF2 Z ) ( REGF\[25\].RFW.BIT\[25\].OBUF2 Z ) ( REGF\[24\].RFW.BIT\[25\].OBUF2 Z ) ( REGF\[23\].RFW.BIT\[25\].OBUF2 Z ) ( REGF\[22\].RFW.BIT\[25\].OBUF2 Z ) ( REGF\[21\].RFW.BIT\[25\].OBUF2 Z ) ( REGF\[20\].RFW.BIT\[25\].OBUF2 Z ) ( REGF\[1\].RFW.BIT\[25\].OBUF2 Z )
      ( REGF\[19\].RFW.BIT\[25\].OBUF2 Z ) ( REGF\[18\].RFW.BIT\[25\].OBUF2 Z ) ( REGF\[17\].RFW.BIT\[25\].OBUF2 Z ) ( REGF\[16\].RFW.BIT\[25\].OBUF2 Z ) ( REGF\[15\].RFW.BIT\[25\].OBUF2 Z ) ( REGF\[14\].RFW.BIT\[25\].OBUF2 Z ) ( REGF\[13\].RFW.BIT\[25\].OBUF2 Z ) ( REGF\[12\].RFW.BIT\[25\].OBUF2 Z )
      ( REGF\[11\].RFW.BIT\[25\].OBUF2 Z ) ( REGF\[10\].RFW.BIT\[25\].OBUF2 Z ) + USE SIGNAL ;
    - DB[26] ( PIN DB[26] ) ( genblk1.RFW0.BIT\[26\].OBUF2 Z ) ( REGF\[9\].RFW.BIT\[26\].OBUF2 Z ) ( REGF\[8\].RFW.BIT\[26\].OBUF2 Z ) ( REGF\[7\].RFW.BIT\[26\].OBUF2 Z ) ( REGF\[6\].RFW.BIT\[26\].OBUF2 Z ) ( REGF\[5\].RFW.BIT\[26\].OBUF2 Z )
      ( REGF\[4\].RFW.BIT\[26\].OBUF2 Z ) ( REGF\[3\].RFW.BIT\[26\].OBUF2 Z ) ( REGF\[31\].RFW.BIT\[26\].OBUF2 Z ) ( REGF\[30\].RFW.BIT\[26\].OBUF2 Z ) ( REGF\[2\].RFW.BIT\[26\].OBUF2 Z ) ( REGF\[29\].RFW.BIT\[26\].OBUF2 Z ) ( REGF\[28\].RFW.BIT\[26\].OBUF2 Z ) ( REGF\[27\].RFW.BIT\[26\].OBUF2 Z )
      ( REGF\[26\].RFW.BIT\[26\].OBUF2 Z ) ( REGF\[25\].RFW.BIT\[26\].OBUF2 Z ) ( REGF\[24\].RFW.BIT\[26\].OBUF2 Z ) ( REGF\[23\].RFW.BIT\[26\].OBUF2 Z ) ( REGF\[22\].RFW.BIT\[26\].OBUF2 Z ) ( REGF\[21\].RFW.BIT\[26\].OBUF2 Z ) ( REGF\[20\].RFW.BIT\[26\].OBUF2 Z ) ( REGF\[1\].RFW.BIT\[26\].OBUF2 Z )
      ( REGF\[19\].RFW.BIT\[26\].OBUF2 Z ) ( REGF\[18\].RFW.BIT\[26\].OBUF2 Z ) ( REGF\[17\].RFW.BIT\[26\].OBUF2 Z ) ( REGF\[16\].RFW.BIT\[26\].OBUF2 Z ) ( REGF\[15\].RFW.BIT\[26\].OBUF2 Z ) ( REGF\[14\].RFW.BIT\[26\].OBUF2 Z ) ( REGF\[13\].RFW.BIT\[26\].OBUF2 Z ) ( REGF\[12\].RFW.BIT\[26\].OBUF2 Z )
      ( REGF\[11\].RFW.BIT\[26\].OBUF2 Z ) ( REGF\[10\].RFW.BIT\[26\].OBUF2 Z ) + USE SIGNAL ;
    - DB[27] ( PIN DB[27] ) ( genblk1.RFW0.BIT\[27\].OBUF2 Z ) ( REGF\[9\].RFW.BIT\[27\].OBUF2 Z ) ( REGF\[8\].RFW.BIT\[27\].OBUF2 Z ) ( REGF\[7\].RFW.BIT\[27\].OBUF2 Z ) ( REGF\[6\].RFW.BIT\[27\].OBUF2 Z ) ( REGF\[5\].RFW.BIT\[27\].OBUF2 Z )
      ( REGF\[4\].RFW.BIT\[27\].OBUF2 Z ) ( REGF\[3\].RFW.BIT\[27\].OBUF2 Z ) ( REGF\[31\].RFW.BIT\[27\].OBUF2 Z ) ( REGF\[30\].RFW.BIT\[27\].OBUF2 Z ) ( REGF\[2\].RFW.BIT\[27\].OBUF2 Z ) ( REGF\[29\].RFW.BIT\[27\].OBUF2 Z ) ( REGF\[28\].RFW.BIT\[27\].OBUF2 Z ) ( REGF\[27\].RFW.BIT\[27\].OBUF2 Z )
      ( REGF\[26\].RFW.BIT\[27\].OBUF2 Z ) ( REGF\[25\].RFW.BIT\[27\].OBUF2 Z ) ( REGF\[24\].RFW.BIT\[27\].OBUF2 Z ) ( REGF\[23\].RFW.BIT\[27\].OBUF2 Z ) ( REGF\[22\].RFW.BIT\[27\].OBUF2 Z ) ( REGF\[21\].RFW.BIT\[27\].OBUF2 Z ) ( REGF\[20\].RFW.BIT\[27\].OBUF2 Z ) ( REGF\[1\].RFW.BIT\[27\].OBUF2 Z )
      ( REGF\[19\].RFW.BIT\[27\].OBUF2 Z ) ( REGF\[18\].RFW.BIT\[27\].OBUF2 Z ) ( REGF\[17\].RFW.BIT\[27\].OBUF2 Z ) ( REGF\[16\].RFW.BIT\[27\].OBUF2 Z ) ( REGF\[15\].RFW.BIT\[27\].OBUF2 Z ) ( REGF\[14\].RFW.BIT\[27\].OBUF2 Z ) ( REGF\[13\].RFW.BIT\[27\].OBUF2 Z ) ( REGF\[12\].RFW.BIT\[27\].OBUF2 Z )
      ( REGF\[11\].RFW.BIT\[27\].OBUF2 Z ) ( REGF\[10\].RFW.BIT\[27\].OBUF2 Z ) + USE SIGNAL ;
    - DB[28] ( PIN DB[28] ) ( genblk1.RFW0.BIT\[28\].OBUF2 Z ) ( REGF\[9\].RFW.BIT\[28\].OBUF2 Z ) ( REGF\[8\].RFW.BIT\[28\].OBUF2 Z ) ( REGF\[7\].RFW.BIT\[28\].OBUF2 Z ) ( REGF\[6\].RFW.BIT\[28\].OBUF2 Z ) ( REGF\[5\].RFW.BIT\[28\].OBUF2 Z )
      ( REGF\[4\].RFW.BIT\[28\].OBUF2 Z ) ( REGF\[3\].RFW.BIT\[28\].OBUF2 Z ) ( REGF\[31\].RFW.BIT\[28\].OBUF2 Z ) ( REGF\[30\].RFW.BIT\[28\].OBUF2 Z ) ( REGF\[2\].RFW.BIT\[28\].OBUF2 Z ) ( REGF\[29\].RFW.BIT\[28\].OBUF2 Z ) ( REGF\[28\].RFW.BIT\[28\].OBUF2 Z ) ( REGF\[27\].RFW.BIT\[28\].OBUF2 Z )
      ( REGF\[26\].RFW.BIT\[28\].OBUF2 Z ) ( REGF\[25\].RFW.BIT\[28\].OBUF2 Z ) ( REGF\[24\].RFW.BIT\[28\].OBUF2 Z ) ( REGF\[23\].RFW.BIT\[28\].OBUF2 Z ) ( REGF\[22\].RFW.BIT\[28\].OBUF2 Z ) ( REGF\[21\].RFW.BIT\[28\].OBUF2 Z ) ( REGF\[20\].RFW.BIT\[28\].OBUF2 Z ) ( REGF\[1\].RFW.BIT\[28\].OBUF2 Z )
      ( REGF\[19\].RFW.BIT\[28\].OBUF2 Z ) ( REGF\[18\].RFW.BIT\[28\].OBUF2 Z ) ( REGF\[17\].RFW.BIT\[28\].OBUF2 Z ) ( REGF\[16\].RFW.BIT\[28\].OBUF2 Z ) ( REGF\[15\].RFW.BIT\[28\].OBUF2 Z ) ( REGF\[14\].RFW.BIT\[28\].OBUF2 Z ) ( REGF\[13\].RFW.BIT\[28\].OBUF2 Z ) ( REGF\[12\].RFW.BIT\[28\].OBUF2 Z )
      ( REGF\[11\].RFW.BIT\[28\].OBUF2 Z ) ( REGF\[10\].RFW.BIT\[28\].OBUF2 Z ) + USE SIGNAL ;
    - DB[29] ( PIN DB[29] ) ( genblk1.RFW0.BIT\[29\].OBUF2 Z ) ( REGF\[9\].RFW.BIT\[29\].OBUF2 Z ) ( REGF\[8\].RFW.BIT\[29\].OBUF2 Z ) ( REGF\[7\].RFW.BIT\[29\].OBUF2 Z ) ( REGF\[6\].RFW.BIT\[29\].OBUF2 Z ) ( REGF\[5\].RFW.BIT\[29\].OBUF2 Z )
      ( REGF\[4\].RFW.BIT\[29\].OBUF2 Z ) ( REGF\[3\].RFW.BIT\[29\].OBUF2 Z ) ( REGF\[31\].RFW.BIT\[29\].OBUF2 Z ) ( REGF\[30\].RFW.BIT\[29\].OBUF2 Z ) ( REGF\[2\].RFW.BIT\[29\].OBUF2 Z ) ( REGF\[29\].RFW.BIT\[29\].OBUF2 Z ) ( REGF\[28\].RFW.BIT\[29\].OBUF2 Z ) ( REGF\[27\].RFW.BIT\[29\].OBUF2 Z )
      ( REGF\[26\].RFW.BIT\[29\].OBUF2 Z ) ( REGF\[25\].RFW.BIT\[29\].OBUF2 Z ) ( REGF\[24\].RFW.BIT\[29\].OBUF2 Z ) ( REGF\[23\].RFW.BIT\[29\].OBUF2 Z ) ( REGF\[22\].RFW.BIT\[29\].OBUF2 Z ) ( REGF\[21\].RFW.BIT\[29\].OBUF2 Z ) ( REGF\[20\].RFW.BIT\[29\].OBUF2 Z ) ( REGF\[1\].RFW.BIT\[29\].OBUF2 Z )
      ( REGF\[19\].RFW.BIT\[29\].OBUF2 Z ) ( REGF\[18\].RFW.BIT\[29\].OBUF2 Z ) ( REGF\[17\].RFW.BIT\[29\].OBUF2 Z ) ( REGF\[16\].RFW.BIT\[29\].OBUF2 Z ) ( REGF\[15\].RFW.BIT\[29\].OBUF2 Z ) ( REGF\[14\].RFW.BIT\[29\].OBUF2 Z ) ( REGF\[13\].RFW.BIT\[29\].OBUF2 Z ) ( REGF\[12\].RFW.BIT\[29\].OBUF2 Z )
      ( REGF\[11\].RFW.BIT\[29\].OBUF2 Z ) ( REGF\[10\].RFW.BIT\[29\].OBUF2 Z ) + USE SIGNAL ;
    - DB[2] ( PIN DB[2] ) ( genblk1.RFW0.BIT\[2\].OBUF2 Z ) ( REGF\[9\].RFW.BIT\[2\].OBUF2 Z ) ( REGF\[8\].RFW.BIT\[2\].OBUF2 Z ) ( REGF\[7\].RFW.BIT\[2\].OBUF2 Z ) ( REGF\[6\].RFW.BIT\[2\].OBUF2 Z ) ( REGF\[5\].RFW.BIT\[2\].OBUF2 Z )
      ( REGF\[4\].RFW.BIT\[2\].OBUF2 Z ) ( REGF\[3\].RFW.BIT\[2\].OBUF2 Z ) ( REGF\[31\].RFW.BIT\[2\].OBUF2 Z ) ( REGF\[30\].RFW.BIT\[2\].OBUF2 Z ) ( REGF\[2\].RFW.BIT\[2\].OBUF2 Z ) ( REGF\[29\].RFW.BIT\[2\].OBUF2 Z ) ( REGF\[28\].RFW.BIT\[2\].OBUF2 Z ) ( REGF\[27\].RFW.BIT\[2\].OBUF2 Z )
      ( REGF\[26\].RFW.BIT\[2\].OBUF2 Z ) ( REGF\[25\].RFW.BIT\[2\].OBUF2 Z ) ( REGF\[24\].RFW.BIT\[2\].OBUF2 Z ) ( REGF\[23\].RFW.BIT\[2\].OBUF2 Z ) ( REGF\[22\].RFW.BIT\[2\].OBUF2 Z ) ( REGF\[21\].RFW.BIT\[2\].OBUF2 Z ) ( REGF\[20\].RFW.BIT\[2\].OBUF2 Z ) ( REGF\[1\].RFW.BIT\[2\].OBUF2 Z )
      ( REGF\[19\].RFW.BIT\[2\].OBUF2 Z ) ( REGF\[18\].RFW.BIT\[2\].OBUF2 Z ) ( REGF\[17\].RFW.BIT\[2\].OBUF2 Z ) ( REGF\[16\].RFW.BIT\[2\].OBUF2 Z ) ( REGF\[15\].RFW.BIT\[2\].OBUF2 Z ) ( REGF\[14\].RFW.BIT\[2\].OBUF2 Z ) ( REGF\[13\].RFW.BIT\[2\].OBUF2 Z ) ( REGF\[12\].RFW.BIT\[2\].OBUF2 Z )
      ( REGF\[11\].RFW.BIT\[2\].OBUF2 Z ) ( REGF\[10\].RFW.BIT\[2\].OBUF2 Z ) + USE SIGNAL ;
    - DB[30] ( PIN DB[30] ) ( genblk1.RFW0.BIT\[30\].OBUF2 Z ) ( REGF\[9\].RFW.BIT\[30\].OBUF2 Z ) ( REGF\[8\].RFW.BIT\[30\].OBUF2 Z ) ( REGF\[7\].RFW.BIT\[30\].OBUF2 Z ) ( REGF\[6\].RFW.BIT\[30\].OBUF2 Z ) ( REGF\[5\].RFW.BIT\[30\].OBUF2 Z )
      ( REGF\[4\].RFW.BIT\[30\].OBUF2 Z ) ( REGF\[3\].RFW.BIT\[30\].OBUF2 Z ) ( REGF\[31\].RFW.BIT\[30\].OBUF2 Z ) ( REGF\[30\].RFW.BIT\[30\].OBUF2 Z ) ( REGF\[2\].RFW.BIT\[30\].OBUF2 Z ) ( REGF\[29\].RFW.BIT\[30\].OBUF2 Z ) ( REGF\[28\].RFW.BIT\[30\].OBUF2 Z ) ( REGF\[27\].RFW.BIT\[30\].OBUF2 Z )
      ( REGF\[26\].RFW.BIT\[30\].OBUF2 Z ) ( REGF\[25\].RFW.BIT\[30\].OBUF2 Z ) ( REGF\[24\].RFW.BIT\[30\].OBUF2 Z ) ( REGF\[23\].RFW.BIT\[30\].OBUF2 Z ) ( REGF\[22\].RFW.BIT\[30\].OBUF2 Z ) ( REGF\[21\].RFW.BIT\[30\].OBUF2 Z ) ( REGF\[20\].RFW.BIT\[30\].OBUF2 Z ) ( REGF\[1\].RFW.BIT\[30\].OBUF2 Z )
      ( REGF\[19\].RFW.BIT\[30\].OBUF2 Z ) ( REGF\[18\].RFW.BIT\[30\].OBUF2 Z ) ( REGF\[17\].RFW.BIT\[30\].OBUF2 Z ) ( REGF\[16\].RFW.BIT\[30\].OBUF2 Z ) ( REGF\[15\].RFW.BIT\[30\].OBUF2 Z ) ( REGF\[14\].RFW.BIT\[30\].OBUF2 Z ) ( REGF\[13\].RFW.BIT\[30\].OBUF2 Z ) ( REGF\[12\].RFW.BIT\[30\].OBUF2 Z )
      ( REGF\[11\].RFW.BIT\[30\].OBUF2 Z ) ( REGF\[10\].RFW.BIT\[30\].OBUF2 Z ) + USE SIGNAL ;
    - DB[31] ( PIN DB[31] ) ( genblk1.RFW0.BIT\[31\].OBUF2 Z ) ( REGF\[9\].RFW.BIT\[31\].OBUF2 Z ) ( REGF\[8\].RFW.BIT\[31\].OBUF2 Z ) ( REGF\[7\].RFW.BIT\[31\].OBUF2 Z ) ( REGF\[6\].RFW.BIT\[31\].OBUF2 Z ) ( REGF\[5\].RFW.BIT\[31\].OBUF2 Z )
      ( REGF\[4\].RFW.BIT\[31\].OBUF2 Z ) ( REGF\[3\].RFW.BIT\[31\].OBUF2 Z ) ( REGF\[31\].RFW.BIT\[31\].OBUF2 Z ) ( REGF\[30\].RFW.BIT\[31\].OBUF2 Z ) ( REGF\[2\].RFW.BIT\[31\].OBUF2 Z ) ( REGF\[29\].RFW.BIT\[31\].OBUF2 Z ) ( REGF\[28\].RFW.BIT\[31\].OBUF2 Z ) ( REGF\[27\].RFW.BIT\[31\].OBUF2 Z )
      ( REGF\[26\].RFW.BIT\[31\].OBUF2 Z ) ( REGF\[25\].RFW.BIT\[31\].OBUF2 Z ) ( REGF\[24\].RFW.BIT\[31\].OBUF2 Z ) ( REGF\[23\].RFW.BIT\[31\].OBUF2 Z ) ( REGF\[22\].RFW.BIT\[31\].OBUF2 Z ) ( REGF\[21\].RFW.BIT\[31\].OBUF2 Z ) ( REGF\[20\].RFW.BIT\[31\].OBUF2 Z ) ( REGF\[1\].RFW.BIT\[31\].OBUF2 Z )
      ( REGF\[19\].RFW.BIT\[31\].OBUF2 Z ) ( REGF\[18\].RFW.BIT\[31\].OBUF2 Z ) ( REGF\[17\].RFW.BIT\[31\].OBUF2 Z ) ( REGF\[16\].RFW.BIT\[31\].OBUF2 Z ) ( REGF\[15\].RFW.BIT\[31\].OBUF2 Z ) ( REGF\[14\].RFW.BIT\[31\].OBUF2 Z ) ( REGF\[13\].RFW.BIT\[31\].OBUF2 Z ) ( REGF\[12\].RFW.BIT\[31\].OBUF2 Z )
      ( REGF\[11\].RFW.BIT\[31\].OBUF2 Z ) ( REGF\[10\].RFW.BIT\[31\].OBUF2 Z ) + USE SIGNAL ;
    - DB[3] ( PIN DB[3] ) ( genblk1.RFW0.BIT\[3\].OBUF2 Z ) ( REGF\[9\].RFW.BIT\[3\].OBUF2 Z ) ( REGF\[8\].RFW.BIT\[3\].OBUF2 Z ) ( REGF\[7\].RFW.BIT\[3\].OBUF2 Z ) ( REGF\[6\].RFW.BIT\[3\].OBUF2 Z ) ( REGF\[5\].RFW.BIT\[3\].OBUF2 Z )
      ( REGF\[4\].RFW.BIT\[3\].OBUF2 Z ) ( REGF\[3\].RFW.BIT\[3\].OBUF2 Z ) ( REGF\[31\].RFW.BIT\[3\].OBUF2 Z ) ( REGF\[30\].RFW.BIT\[3\].OBUF2 Z ) ( REGF\[2\].RFW.BIT\[3\].OBUF2 Z ) ( REGF\[29\].RFW.BIT\[3\].OBUF2 Z ) ( REGF\[28\].RFW.BIT\[3\].OBUF2 Z ) ( REGF\[27\].RFW.BIT\[3\].OBUF2 Z )
      ( REGF\[26\].RFW.BIT\[3\].OBUF2 Z ) ( REGF\[25\].RFW.BIT\[3\].OBUF2 Z ) ( REGF\[24\].RFW.BIT\[3\].OBUF2 Z ) ( REGF\[23\].RFW.BIT\[3\].OBUF2 Z ) ( REGF\[22\].RFW.BIT\[3\].OBUF2 Z ) ( REGF\[21\].RFW.BIT\[3\].OBUF2 Z ) ( REGF\[20\].RFW.BIT\[3\].OBUF2 Z ) ( REGF\[1\].RFW.BIT\[3\].OBUF2 Z )
      ( REGF\[19\].RFW.BIT\[3\].OBUF2 Z ) ( REGF\[18\].RFW.BIT\[3\].OBUF2 Z ) ( REGF\[17\].RFW.BIT\[3\].OBUF2 Z ) ( REGF\[16\].RFW.BIT\[3\].OBUF2 Z ) ( REGF\[15\].RFW.BIT\[3\].OBUF2 Z ) ( REGF\[14\].RFW.BIT\[3\].OBUF2 Z ) ( REGF\[13\].RFW.BIT\[3\].OBUF2 Z ) ( REGF\[12\].RFW.BIT\[3\].OBUF2 Z )
      ( REGF\[11\].RFW.BIT\[3\].OBUF2 Z ) ( REGF\[10\].RFW.BIT\[3\].OBUF2 Z ) + USE SIGNAL ;
    - DB[4] ( PIN DB[4] ) ( genblk1.RFW0.BIT\[4\].OBUF2 Z ) ( REGF\[9\].RFW.BIT\[4\].OBUF2 Z ) ( REGF\[8\].RFW.BIT\[4\].OBUF2 Z ) ( REGF\[7\].RFW.BIT\[4\].OBUF2 Z ) ( REGF\[6\].RFW.BIT\[4\].OBUF2 Z ) ( REGF\[5\].RFW.BIT\[4\].OBUF2 Z )
      ( REGF\[4\].RFW.BIT\[4\].OBUF2 Z ) ( REGF\[3\].RFW.BIT\[4\].OBUF2 Z ) ( REGF\[31\].RFW.BIT\[4\].OBUF2 Z ) ( REGF\[30\].RFW.BIT\[4\].OBUF2 Z ) ( REGF\[2\].RFW.BIT\[4\].OBUF2 Z ) ( REGF\[29\].RFW.BIT\[4\].OBUF2 Z ) ( REGF\[28\].RFW.BIT\[4\].OBUF2 Z ) ( REGF\[27\].RFW.BIT\[4\].OBUF2 Z )
      ( REGF\[26\].RFW.BIT\[4\].OBUF2 Z ) ( REGF\[25\].RFW.BIT\[4\].OBUF2 Z ) ( REGF\[24\].RFW.BIT\[4\].OBUF2 Z ) ( REGF\[23\].RFW.BIT\[4\].OBUF2 Z ) ( REGF\[22\].RFW.BIT\[4\].OBUF2 Z ) ( REGF\[21\].RFW.BIT\[4\].OBUF2 Z ) ( REGF\[20\].RFW.BIT\[4\].OBUF2 Z ) ( REGF\[1\].RFW.BIT\[4\].OBUF2 Z )
      ( REGF\[19\].RFW.BIT\[4\].OBUF2 Z ) ( REGF\[18\].RFW.BIT\[4\].OBUF2 Z ) ( REGF\[17\].RFW.BIT\[4\].OBUF2 Z ) ( REGF\[16\].RFW.BIT\[4\].OBUF2 Z ) ( REGF\[15\].RFW.BIT\[4\].OBUF2 Z ) ( REGF\[14\].RFW.BIT\[4\].OBUF2 Z ) ( REGF\[13\].RFW.BIT\[4\].OBUF2 Z ) ( REGF\[12\].RFW.BIT\[4\].OBUF2 Z )
      ( REGF\[11\].RFW.BIT\[4\].OBUF2 Z ) ( REGF\[10\].RFW.BIT\[4\].OBUF2 Z ) + USE SIGNAL ;
    - DB[5] ( PIN DB[5] ) ( genblk1.RFW0.BIT\[5\].OBUF2 Z ) ( REGF\[9\].RFW.BIT\[5\].OBUF2 Z ) ( REGF\[8\].RFW.BIT\[5\].OBUF2 Z ) ( REGF\[7\].RFW.BIT\[5\].OBUF2 Z ) ( REGF\[6\].RFW.BIT\[5\].OBUF2 Z ) ( REGF\[5\].RFW.BIT\[5\].OBUF2 Z )
      ( REGF\[4\].RFW.BIT\[5\].OBUF2 Z ) ( REGF\[3\].RFW.BIT\[5\].OBUF2 Z ) ( REGF\[31\].RFW.BIT\[5\].OBUF2 Z ) ( REGF\[30\].RFW.BIT\[5\].OBUF2 Z ) ( REGF\[2\].RFW.BIT\[5\].OBUF2 Z ) ( REGF\[29\].RFW.BIT\[5\].OBUF2 Z ) ( REGF\[28\].RFW.BIT\[5\].OBUF2 Z ) ( REGF\[27\].RFW.BIT\[5\].OBUF2 Z )
      ( REGF\[26\].RFW.BIT\[5\].OBUF2 Z ) ( REGF\[25\].RFW.BIT\[5\].OBUF2 Z ) ( REGF\[24\].RFW.BIT\[5\].OBUF2 Z ) ( REGF\[23\].RFW.BIT\[5\].OBUF2 Z ) ( REGF\[22\].RFW.BIT\[5\].OBUF2 Z ) ( REGF\[21\].RFW.BIT\[5\].OBUF2 Z ) ( REGF\[20\].RFW.BIT\[5\].OBUF2 Z ) ( REGF\[1\].RFW.BIT\[5\].OBUF2 Z )
      ( REGF\[19\].RFW.BIT\[5\].OBUF2 Z ) ( REGF\[18\].RFW.BIT\[5\].OBUF2 Z ) ( REGF\[17\].RFW.BIT\[5\].OBUF2 Z ) ( REGF\[16\].RFW.BIT\[5\].OBUF2 Z ) ( REGF\[15\].RFW.BIT\[5\].OBUF2 Z ) ( REGF\[14\].RFW.BIT\[5\].OBUF2 Z ) ( REGF\[13\].RFW.BIT\[5\].OBUF2 Z ) ( REGF\[12\].RFW.BIT\[5\].OBUF2 Z )
      ( REGF\[11\].RFW.BIT\[5\].OBUF2 Z ) ( REGF\[10\].RFW.BIT\[5\].OBUF2 Z ) + USE SIGNAL ;
    - DB[6] ( PIN DB[6] ) ( genblk1.RFW0.BIT\[6\].OBUF2 Z ) ( REGF\[9\].RFW.BIT\[6\].OBUF2 Z ) ( REGF\[8\].RFW.BIT\[6\].OBUF2 Z ) ( REGF\[7\].RFW.BIT\[6\].OBUF2 Z ) ( REGF\[6\].RFW.BIT\[6\].OBUF2 Z ) ( REGF\[5\].RFW.BIT\[6\].OBUF2 Z )
      ( REGF\[4\].RFW.BIT\[6\].OBUF2 Z ) ( REGF\[3\].RFW.BIT\[6\].OBUF2 Z ) ( REGF\[31\].RFW.BIT\[6\].OBUF2 Z ) ( REGF\[30\].RFW.BIT\[6\].OBUF2 Z ) ( REGF\[2\].RFW.BIT\[6\].OBUF2 Z ) ( REGF\[29\].RFW.BIT\[6\].OBUF2 Z ) ( REGF\[28\].RFW.BIT\[6\].OBUF2 Z ) ( REGF\[27\].RFW.BIT\[6\].OBUF2 Z )
      ( REGF\[26\].RFW.BIT\[6\].OBUF2 Z ) ( REGF\[25\].RFW.BIT\[6\].OBUF2 Z ) ( REGF\[24\].RFW.BIT\[6\].OBUF2 Z ) ( REGF\[23\].RFW.BIT\[6\].OBUF2 Z ) ( REGF\[22\].RFW.BIT\[6\].OBUF2 Z ) ( REGF\[21\].RFW.BIT\[6\].OBUF2 Z ) ( REGF\[20\].RFW.BIT\[6\].OBUF2 Z ) ( REGF\[1\].RFW.BIT\[6\].OBUF2 Z )
      ( REGF\[19\].RFW.BIT\[6\].OBUF2 Z ) ( REGF\[18\].RFW.BIT\[6\].OBUF2 Z ) ( REGF\[17\].RFW.BIT\[6\].OBUF2 Z ) ( REGF\[16\].RFW.BIT\[6\].OBUF2 Z ) ( REGF\[15\].RFW.BIT\[6\].OBUF2 Z ) ( REGF\[14\].RFW.BIT\[6\].OBUF2 Z ) ( REGF\[13\].RFW.BIT\[6\].OBUF2 Z ) ( REGF\[12\].RFW.BIT\[6\].OBUF2 Z )
      ( REGF\[11\].RFW.BIT\[6\].OBUF2 Z ) ( REGF\[10\].RFW.BIT\[6\].OBUF2 Z ) + USE SIGNAL ;
    - DB[7] ( PIN DB[7] ) ( genblk1.RFW0.BIT\[7\].OBUF2 Z ) ( REGF\[9\].RFW.BIT\[7\].OBUF2 Z ) ( REGF\[8\].RFW.BIT\[7\].OBUF2 Z ) ( REGF\[7\].RFW.BIT\[7\].OBUF2 Z ) ( REGF\[6\].RFW.BIT\[7\].OBUF2 Z ) ( REGF\[5\].RFW.BIT\[7\].OBUF2 Z )
      ( REGF\[4\].RFW.BIT\[7\].OBUF2 Z ) ( REGF\[3\].RFW.BIT\[7\].OBUF2 Z ) ( REGF\[31\].RFW.BIT\[7\].OBUF2 Z ) ( REGF\[30\].RFW.BIT\[7\].OBUF2 Z ) ( REGF\[2\].RFW.BIT\[7\].OBUF2 Z ) ( REGF\[29\].RFW.BIT\[7\].OBUF2 Z ) ( REGF\[28\].RFW.BIT\[7\].OBUF2 Z ) ( REGF\[27\].RFW.BIT\[7\].OBUF2 Z )
      ( REGF\[26\].RFW.BIT\[7\].OBUF2 Z ) ( REGF\[25\].RFW.BIT\[7\].OBUF2 Z ) ( REGF\[24\].RFW.BIT\[7\].OBUF2 Z ) ( REGF\[23\].RFW.BIT\[7\].OBUF2 Z ) ( REGF\[22\].RFW.BIT\[7\].OBUF2 Z ) ( REGF\[21\].RFW.BIT\[7\].OBUF2 Z ) ( REGF\[20\].RFW.BIT\[7\].OBUF2 Z ) ( REGF\[1\].RFW.BIT\[7\].OBUF2 Z )
      ( REGF\[19\].RFW.BIT\[7\].OBUF2 Z ) ( REGF\[18\].RFW.BIT\[7\].OBUF2 Z ) ( REGF\[17\].RFW.BIT\[7\].OBUF2 Z ) ( REGF\[16\].RFW.BIT\[7\].OBUF2 Z ) ( REGF\[15\].RFW.BIT\[7\].OBUF2 Z ) ( REGF\[14\].RFW.BIT\[7\].OBUF2 Z ) ( REGF\[13\].RFW.BIT\[7\].OBUF2 Z ) ( REGF\[12\].RFW.BIT\[7\].OBUF2 Z )
      ( REGF\[11\].RFW.BIT\[7\].OBUF2 Z ) ( REGF\[10\].RFW.BIT\[7\].OBUF2 Z ) + USE SIGNAL ;
    - DB[8] ( PIN DB[8] ) ( genblk1.RFW0.BIT\[8\].OBUF2 Z ) ( REGF\[9\].RFW.BIT\[8\].OBUF2 Z ) ( REGF\[8\].RFW.BIT\[8\].OBUF2 Z ) ( REGF\[7\].RFW.BIT\[8\].OBUF2 Z ) ( REGF\[6\].RFW.BIT\[8\].OBUF2 Z ) ( REGF\[5\].RFW.BIT\[8\].OBUF2 Z )
      ( REGF\[4\].RFW.BIT\[8\].OBUF2 Z ) ( REGF\[3\].RFW.BIT\[8\].OBUF2 Z ) ( REGF\[31\].RFW.BIT\[8\].OBUF2 Z ) ( REGF\[30\].RFW.BIT\[8\].OBUF2 Z ) ( REGF\[2\].RFW.BIT\[8\].OBUF2 Z ) ( REGF\[29\].RFW.BIT\[8\].OBUF2 Z ) ( REGF\[28\].RFW.BIT\[8\].OBUF2 Z ) ( REGF\[27\].RFW.BIT\[8\].OBUF2 Z )
      ( REGF\[26\].RFW.BIT\[8\].OBUF2 Z ) ( REGF\[25\].RFW.BIT\[8\].OBUF2 Z ) ( REGF\[24\].RFW.BIT\[8\].OBUF2 Z ) ( REGF\[23\].RFW.BIT\[8\].OBUF2 Z ) ( REGF\[22\].RFW.BIT\[8\].OBUF2 Z ) ( REGF\[21\].RFW.BIT\[8\].OBUF2 Z ) ( REGF\[20\].RFW.BIT\[8\].OBUF2 Z ) ( REGF\[1\].RFW.BIT\[8\].OBUF2 Z )
      ( REGF\[19\].RFW.BIT\[8\].OBUF2 Z ) ( REGF\[18\].RFW.BIT\[8\].OBUF2 Z ) ( REGF\[17\].RFW.BIT\[8\].OBUF2 Z ) ( REGF\[16\].RFW.BIT\[8\].OBUF2 Z ) ( REGF\[15\].RFW.BIT\[8\].OBUF2 Z ) ( REGF\[14\].RFW.BIT\[8\].OBUF2 Z ) ( REGF\[13\].RFW.BIT\[8\].OBUF2 Z ) ( REGF\[12\].RFW.BIT\[8\].OBUF2 Z )
      ( REGF\[11\].RFW.BIT\[8\].OBUF2 Z ) ( REGF\[10\].RFW.BIT\[8\].OBUF2 Z ) + USE SIGNAL ;
    - DB[9] ( PIN DB[9] ) ( genblk1.RFW0.BIT\[9\].OBUF2 Z ) ( REGF\[9\].RFW.BIT\[9\].OBUF2 Z ) ( REGF\[8\].RFW.BIT\[9\].OBUF2 Z ) ( REGF\[7\].RFW.BIT\[9\].OBUF2 Z ) ( REGF\[6\].RFW.BIT\[9\].OBUF2 Z ) ( REGF\[5\].RFW.BIT\[9\].OBUF2 Z )
      ( REGF\[4\].RFW.BIT\[9\].OBUF2 Z ) ( REGF\[3\].RFW.BIT\[9\].OBUF2 Z ) ( REGF\[31\].RFW.BIT\[9\].OBUF2 Z ) ( REGF\[30\].RFW.BIT\[9\].OBUF2 Z ) ( REGF\[2\].RFW.BIT\[9\].OBUF2 Z ) ( REGF\[29\].RFW.BIT\[9\].OBUF2 Z ) ( REGF\[28\].RFW.BIT\[9\].OBUF2 Z ) ( REGF\[27\].RFW.BIT\[9\].OBUF2 Z )
      ( REGF\[26\].RFW.BIT\[9\].OBUF2 Z ) ( REGF\[25\].RFW.BIT\[9\].OBUF2 Z ) ( REGF\[24\].RFW.BIT\[9\].OBUF2 Z ) ( REGF\[23\].RFW.BIT\[9\].OBUF2 Z ) ( REGF\[22\].RFW.BIT\[9\].OBUF2 Z ) ( REGF\[21\].RFW.BIT\[9\].OBUF2 Z ) ( REGF\[20\].RFW.BIT\[9\].OBUF2 Z ) ( REGF\[1\].RFW.BIT\[9\].OBUF2 Z )
      ( REGF\[19\].RFW.BIT\[9\].OBUF2 Z ) ( REGF\[18\].RFW.BIT\[9\].OBUF2 Z ) ( REGF\[17\].RFW.BIT\[9\].OBUF2 Z ) ( REGF\[16\].RFW.BIT\[9\].OBUF2 Z ) ( REGF\[15\].RFW.BIT\[9\].OBUF2 Z ) ( REGF\[14\].RFW.BIT\[9\].OBUF2 Z ) ( REGF\[13\].RFW.BIT\[9\].OBUF2 Z ) ( REGF\[12\].RFW.BIT\[9\].OBUF2 Z )
      ( REGF\[11\].RFW.BIT\[9\].OBUF2 Z ) ( REGF\[10\].RFW.BIT\[9\].OBUF2 Z ) + USE SIGNAL ;
    - DEC0.D.EN ( DEC0.TIE HI ) ( DEC0.D.AND3 C ) ( DEC0.D.AND2 C ) ( DEC0.D.AND1 C ) ( DEC0.D.AND0 C_N ) + USE SIGNAL ;
    - DEC0.D0.A_buf\[0\] ( DEC0.D0.AND7 A ) ( DEC0.D0.AND6 A_N ) ( DEC0.D0.AND5 B ) ( DEC0.D0.AND4 A_N ) ( DEC0.D0.AND3 C ) ( DEC0.D0.AND2 B_N ) ( DEC0.D0.AND1 C )
      ( DEC0.D0.AND0 A ) ( DEC0.D0.ABUF\[0\] X ) + USE SIGNAL ;
    - DEC0.D0.A_buf\[1\] ( DEC0.D0.AND7 B ) ( DEC0.D0.AND6 B ) ( DEC0.D0.AND5 A_N ) ( DEC0.D0.AND4 B_N ) ( DEC0.D0.AND3 B ) ( DEC0.D0.AND2 C ) ( DEC0.D0.AND1 B_N )
      ( DEC0.D0.AND0 B ) ( DEC0.D0.ABUF\[1\] X ) + USE SIGNAL ;
    - DEC0.D0.A_buf\[2\] ( DEC0.D0.AND7 C ) ( DEC0.D0.AND6 C ) ( DEC0.D0.AND5 C ) ( DEC0.D0.AND4 C ) ( DEC0.D0.AND3 A_N ) ( DEC0.D0.AND2 A_N ) ( DEC0.D0.AND1 A_N )
      ( DEC0.D0.AND0 C ) ( DEC0.D0.ABUF\[2\] X ) + USE SIGNAL ;
    - DEC0.D0.EN ( DEC0.D0.ENBUF A ) ( DEC0.D.AND0 Y ) + USE SIGNAL ;
    - DEC0.D0.EN_buf ( DEC0.D0.ENBUF X ) ( DEC0.D0.AND7 D ) ( DEC0.D0.AND6 D ) ( DEC0.D0.AND5 D ) ( DEC0.D0.AND4 D ) ( DEC0.D0.AND3 D ) ( DEC0.D0.AND2 D )
      ( DEC0.D0.AND1 D ) ( DEC0.D0.AND0 D_N ) + USE SIGNAL ;
    - DEC0.D1.A_buf\[0\] ( DEC0.D1.AND7 A ) ( DEC0.D1.AND6 A_N ) ( DEC0.D1.AND5 B ) ( DEC0.D1.AND4 A_N ) ( DEC0.D1.AND3 C ) ( DEC0.D1.AND2 B_N ) ( DEC0.D1.AND1 C )
      ( DEC0.D1.AND0 A ) ( DEC0.D1.ABUF\[0\] X ) + USE SIGNAL ;
    - DEC0.D1.A_buf\[1\] ( DEC0.D1.AND7 B ) ( DEC0.D1.AND6 B ) ( DEC0.D1.AND5 A_N ) ( DEC0.D1.AND4 B_N ) ( DEC0.D1.AND3 B ) ( DEC0.D1.AND2 C ) ( DEC0.D1.AND1 B_N )
      ( DEC0.D1.AND0 B ) ( DEC0.D1.ABUF\[1\] X ) + USE SIGNAL ;
    - DEC0.D1.A_buf\[2\] ( DEC0.D1.AND7 C ) ( DEC0.D1.AND6 C ) ( DEC0.D1.AND5 C ) ( DEC0.D1.AND4 C ) ( DEC0.D1.AND3 A_N ) ( DEC0.D1.AND2 A_N ) ( DEC0.D1.AND1 A_N )
      ( DEC0.D1.AND0 C ) ( DEC0.D1.ABUF\[2\] X ) + USE SIGNAL ;
    - DEC0.D1.EN ( DEC0.D1.ENBUF A ) ( DEC0.D.AND1 X ) + USE SIGNAL ;
    - DEC0.D1.EN_buf ( DEC0.D1.ENBUF X ) ( DEC0.D1.AND7 D ) ( DEC0.D1.AND6 D ) ( DEC0.D1.AND5 D ) ( DEC0.D1.AND4 D ) ( DEC0.D1.AND3 D ) ( DEC0.D1.AND2 D )
      ( DEC0.D1.AND1 D ) ( DEC0.D1.AND0 D_N ) + USE SIGNAL ;
    - DEC0.D2.A_buf\[0\] ( DEC0.D2.AND7 A ) ( DEC0.D2.AND6 A_N ) ( DEC0.D2.AND5 B ) ( DEC0.D2.AND4 A_N ) ( DEC0.D2.AND3 C ) ( DEC0.D2.AND2 B_N ) ( DEC0.D2.AND1 C )
      ( DEC0.D2.AND0 A ) ( DEC0.D2.ABUF\[0\] X ) + USE SIGNAL ;
    - DEC0.D2.A_buf\[1\] ( DEC0.D2.AND7 B ) ( DEC0.D2.AND6 B ) ( DEC0.D2.AND5 A_N ) ( DEC0.D2.AND4 B_N ) ( DEC0.D2.AND3 B ) ( DEC0.D2.AND2 C ) ( DEC0.D2.AND1 B_N )
      ( DEC0.D2.AND0 B ) ( DEC0.D2.ABUF\[1\] X ) + USE SIGNAL ;
    - DEC0.D2.A_buf\[2\] ( DEC0.D2.AND7 C ) ( DEC0.D2.AND6 C ) ( DEC0.D2.AND5 C ) ( DEC0.D2.AND4 C ) ( DEC0.D2.AND3 A_N ) ( DEC0.D2.AND2 A_N ) ( DEC0.D2.AND1 A_N )
      ( DEC0.D2.AND0 C ) ( DEC0.D2.ABUF\[2\] X ) + USE SIGNAL ;
    - DEC0.D2.EN ( DEC0.D2.ENBUF A ) ( DEC0.D.AND2 X ) + USE SIGNAL ;
    - DEC0.D2.EN_buf ( DEC0.D2.ENBUF X ) ( DEC0.D2.AND7 D ) ( DEC0.D2.AND6 D ) ( DEC0.D2.AND5 D ) ( DEC0.D2.AND4 D ) ( DEC0.D2.AND3 D ) ( DEC0.D2.AND2 D )
      ( DEC0.D2.AND1 D ) ( DEC0.D2.AND0 D_N ) + USE SIGNAL ;
    - DEC0.D3.A_buf\[0\] ( DEC0.D3.AND7 A ) ( DEC0.D3.AND6 A_N ) ( DEC0.D3.AND5 B ) ( DEC0.D3.AND4 A_N ) ( DEC0.D3.AND3 C ) ( DEC0.D3.AND2 B_N ) ( DEC0.D3.AND1 C )
      ( DEC0.D3.AND0 A ) ( DEC0.D3.ABUF\[0\] X ) + USE SIGNAL ;
    - DEC0.D3.A_buf\[1\] ( DEC0.D3.AND7 B ) ( DEC0.D3.AND6 B ) ( DEC0.D3.AND5 A_N ) ( DEC0.D3.AND4 B_N ) ( DEC0.D3.AND3 B ) ( DEC0.D3.AND2 C ) ( DEC0.D3.AND1 B_N )
      ( DEC0.D3.AND0 B ) ( DEC0.D3.ABUF\[1\] X ) + USE SIGNAL ;
    - DEC0.D3.A_buf\[2\] ( DEC0.D3.AND7 C ) ( DEC0.D3.AND6 C ) ( DEC0.D3.AND5 C ) ( DEC0.D3.AND4 C ) ( DEC0.D3.AND3 A_N ) ( DEC0.D3.AND2 A_N ) ( DEC0.D3.AND1 A_N )
      ( DEC0.D3.AND0 C ) ( DEC0.D3.ABUF\[2\] X ) + USE SIGNAL ;
    - DEC0.D3.EN ( DEC0.D3.ENBUF A ) ( DEC0.D.AND3 X ) + USE SIGNAL ;
    - DEC0.D3.EN_buf ( DEC0.D3.ENBUF X ) ( DEC0.D3.AND7 D ) ( DEC0.D3.AND6 D ) ( DEC0.D3.AND5 D ) ( DEC0.D3.AND4 D ) ( DEC0.D3.AND3 D ) ( DEC0.D3.AND2 D )
      ( DEC0.D3.AND1 D ) ( DEC0.D3.AND0 D_N ) + USE SIGNAL ;
    - DEC1.D.EN ( DEC1.TIE HI ) ( DEC1.D.AND3 C ) ( DEC1.D.AND2 C ) ( DEC1.D.AND1 C ) ( DEC1.D.AND0 C_N ) + USE SIGNAL ;
    - DEC1.D0.A_buf\[0\] ( DEC1.D0.AND7 A ) ( DEC1.D0.AND6 A_N ) ( DEC1.D0.AND5 B ) ( DEC1.D0.AND4 A_N ) ( DEC1.D0.AND3 C ) ( DEC1.D0.AND2 B_N ) ( DEC1.D0.AND1 C )
      ( DEC1.D0.AND0 A ) ( DEC1.D0.ABUF\[0\] X ) + USE SIGNAL ;
    - DEC1.D0.A_buf\[1\] ( DEC1.D0.AND7 B ) ( DEC1.D0.AND6 B ) ( DEC1.D0.AND5 A_N ) ( DEC1.D0.AND4 B_N ) ( DEC1.D0.AND3 B ) ( DEC1.D0.AND2 C ) ( DEC1.D0.AND1 B_N )
      ( DEC1.D0.AND0 B ) ( DEC1.D0.ABUF\[1\] X ) + USE SIGNAL ;
    - DEC1.D0.A_buf\[2\] ( DEC1.D0.AND7 C ) ( DEC1.D0.AND6 C ) ( DEC1.D0.AND5 C ) ( DEC1.D0.AND4 C ) ( DEC1.D0.AND3 A_N ) ( DEC1.D0.AND2 A_N ) ( DEC1.D0.AND1 A_N )
      ( DEC1.D0.AND0 C ) ( DEC1.D0.ABUF\[2\] X ) + USE SIGNAL ;
    - DEC1.D0.EN ( DEC1.D0.ENBUF A ) ( DEC1.D.AND0 Y ) + USE SIGNAL ;
    - DEC1.D0.EN_buf ( DEC1.D0.ENBUF X ) ( DEC1.D0.AND7 D ) ( DEC1.D0.AND6 D ) ( DEC1.D0.AND5 D ) ( DEC1.D0.AND4 D ) ( DEC1.D0.AND3 D ) ( DEC1.D0.AND2 D )
      ( DEC1.D0.AND1 D ) ( DEC1.D0.AND0 D_N ) + USE SIGNAL ;
    - DEC1.D1.A_buf\[0\] ( DEC1.D1.AND7 A ) ( DEC1.D1.AND6 A_N ) ( DEC1.D1.AND5 B ) ( DEC1.D1.AND4 A_N ) ( DEC1.D1.AND3 C ) ( DEC1.D1.AND2 B_N ) ( DEC1.D1.AND1 C )
      ( DEC1.D1.AND0 A ) ( DEC1.D1.ABUF\[0\] X ) + USE SIGNAL ;
    - DEC1.D1.A_buf\[1\] ( DEC1.D1.AND7 B ) ( DEC1.D1.AND6 B ) ( DEC1.D1.AND5 A_N ) ( DEC1.D1.AND4 B_N ) ( DEC1.D1.AND3 B ) ( DEC1.D1.AND2 C ) ( DEC1.D1.AND1 B_N )
      ( DEC1.D1.AND0 B ) ( DEC1.D1.ABUF\[1\] X ) + USE SIGNAL ;
    - DEC1.D1.A_buf\[2\] ( DEC1.D1.AND7 C ) ( DEC1.D1.AND6 C ) ( DEC1.D1.AND5 C ) ( DEC1.D1.AND4 C ) ( DEC1.D1.AND3 A_N ) ( DEC1.D1.AND2 A_N ) ( DEC1.D1.AND1 A_N )
      ( DEC1.D1.AND0 C ) ( DEC1.D1.ABUF\[2\] X ) + USE SIGNAL ;
    - DEC1.D1.EN ( DEC1.D1.ENBUF A ) ( DEC1.D.AND1 X ) + USE SIGNAL ;
    - DEC1.D1.EN_buf ( DEC1.D1.ENBUF X ) ( DEC1.D1.AND7 D ) ( DEC1.D1.AND6 D ) ( DEC1.D1.AND5 D ) ( DEC1.D1.AND4 D ) ( DEC1.D1.AND3 D ) ( DEC1.D1.AND2 D )
      ( DEC1.D1.AND1 D ) ( DEC1.D1.AND0 D_N ) + USE SIGNAL ;
    - DEC1.D2.A_buf\[0\] ( DEC1.D2.AND7 A ) ( DEC1.D2.AND6 A_N ) ( DEC1.D2.AND5 B ) ( DEC1.D2.AND4 A_N ) ( DEC1.D2.AND3 C ) ( DEC1.D2.AND2 B_N ) ( DEC1.D2.AND1 C )
      ( DEC1.D2.AND0 A ) ( DEC1.D2.ABUF\[0\] X ) + USE SIGNAL ;
    - DEC1.D2.A_buf\[1\] ( DEC1.D2.AND7 B ) ( DEC1.D2.AND6 B ) ( DEC1.D2.AND5 A_N ) ( DEC1.D2.AND4 B_N ) ( DEC1.D2.AND3 B ) ( DEC1.D2.AND2 C ) ( DEC1.D2.AND1 B_N )
      ( DEC1.D2.AND0 B ) ( DEC1.D2.ABUF\[1\] X ) + USE SIGNAL ;
    - DEC1.D2.A_buf\[2\] ( DEC1.D2.AND7 C ) ( DEC1.D2.AND6 C ) ( DEC1.D2.AND5 C ) ( DEC1.D2.AND4 C ) ( DEC1.D2.AND3 A_N ) ( DEC1.D2.AND2 A_N ) ( DEC1.D2.AND1 A_N )
      ( DEC1.D2.AND0 C ) ( DEC1.D2.ABUF\[2\] X ) + USE SIGNAL ;
    - DEC1.D2.EN ( DEC1.D2.ENBUF A ) ( DEC1.D.AND2 X ) + USE SIGNAL ;
    - DEC1.D2.EN_buf ( DEC1.D2.ENBUF X ) ( DEC1.D2.AND7 D ) ( DEC1.D2.AND6 D ) ( DEC1.D2.AND5 D ) ( DEC1.D2.AND4 D ) ( DEC1.D2.AND3 D ) ( DEC1.D2.AND2 D )
      ( DEC1.D2.AND1 D ) ( DEC1.D2.AND0 D_N ) + USE SIGNAL ;
    - DEC1.D3.A_buf\[0\] ( DEC1.D3.AND7 A ) ( DEC1.D3.AND6 A_N ) ( DEC1.D3.AND5 B ) ( DEC1.D3.AND4 A_N ) ( DEC1.D3.AND3 C ) ( DEC1.D3.AND2 B_N ) ( DEC1.D3.AND1 C )
      ( DEC1.D3.AND0 A ) ( DEC1.D3.ABUF\[0\] X ) + USE SIGNAL ;
    - DEC1.D3.A_buf\[1\] ( DEC1.D3.AND7 B ) ( DEC1.D3.AND6 B ) ( DEC1.D3.AND5 A_N ) ( DEC1.D3.AND4 B_N ) ( DEC1.D3.AND3 B ) ( DEC1.D3.AND2 C ) ( DEC1.D3.AND1 B_N )
      ( DEC1.D3.AND0 B ) ( DEC1.D3.ABUF\[1\] X ) + USE SIGNAL ;
    - DEC1.D3.A_buf\[2\] ( DEC1.D3.AND7 C ) ( DEC1.D3.AND6 C ) ( DEC1.D3.AND5 C ) ( DEC1.D3.AND4 C ) ( DEC1.D3.AND3 A_N ) ( DEC1.D3.AND2 A_N ) ( DEC1.D3.AND1 A_N )
      ( DEC1.D3.AND0 C ) ( DEC1.D3.ABUF\[2\] X ) + USE SIGNAL ;
    - DEC1.D3.EN ( DEC1.D3.ENBUF A ) ( DEC1.D.AND3 X ) + USE SIGNAL ;
    - DEC1.D3.EN_buf ( DEC1.D3.ENBUF X ) ( DEC1.D3.AND7 D ) ( DEC1.D3.AND6 D ) ( DEC1.D3.AND5 D ) ( DEC1.D3.AND4 D ) ( DEC1.D3.AND3 D ) ( DEC1.D3.AND2 D )
      ( DEC1.D3.AND1 D ) ( DEC1.D3.AND0 D_N ) + USE SIGNAL ;
    - DEC2.D.EN ( DEC2.TIE HI ) ( DEC2.D.AND3 C ) ( DEC2.D.AND2 C ) ( DEC2.D.AND1 C ) ( DEC2.D.AND0 C_N ) + USE SIGNAL ;
    - DEC2.D0.A_buf\[0\] ( DEC2.D0.AND7 A ) ( DEC2.D0.AND6 A_N ) ( DEC2.D0.AND5 B ) ( DEC2.D0.AND4 A_N ) ( DEC2.D0.AND3 C ) ( DEC2.D0.AND2 B_N ) ( DEC2.D0.AND1 C )
      ( DEC2.D0.AND0 A ) ( DEC2.D0.ABUF\[0\] X ) + USE SIGNAL ;
    - DEC2.D0.A_buf\[1\] ( DEC2.D0.AND7 B ) ( DEC2.D0.AND6 B ) ( DEC2.D0.AND5 A_N ) ( DEC2.D0.AND4 B_N ) ( DEC2.D0.AND3 B ) ( DEC2.D0.AND2 C ) ( DEC2.D0.AND1 B_N )
      ( DEC2.D0.AND0 B ) ( DEC2.D0.ABUF\[1\] X ) + USE SIGNAL ;
    - DEC2.D0.A_buf\[2\] ( DEC2.D0.AND7 C ) ( DEC2.D0.AND6 C ) ( DEC2.D0.AND5 C ) ( DEC2.D0.AND4 C ) ( DEC2.D0.AND3 A_N ) ( DEC2.D0.AND2 A_N ) ( DEC2.D0.AND1 A_N )
      ( DEC2.D0.AND0 C ) ( DEC2.D0.ABUF\[2\] X ) + USE SIGNAL ;
    - DEC2.D0.EN ( DEC2.D0.ENBUF A ) ( DEC2.D.AND0 Y ) + USE SIGNAL ;
    - DEC2.D0.EN_buf ( DEC2.D0.ENBUF X ) ( DEC2.D0.AND7 D ) ( DEC2.D0.AND6 D ) ( DEC2.D0.AND5 D ) ( DEC2.D0.AND4 D ) ( DEC2.D0.AND3 D ) ( DEC2.D0.AND2 D )
      ( DEC2.D0.AND1 D ) ( DEC2.D0.AND0 D_N ) + USE SIGNAL ;
    - DEC2.D1.A_buf\[0\] ( DEC2.D1.AND7 A ) ( DEC2.D1.AND6 A_N ) ( DEC2.D1.AND5 B ) ( DEC2.D1.AND4 A_N ) ( DEC2.D1.AND3 C ) ( DEC2.D1.AND2 B_N ) ( DEC2.D1.AND1 C )
      ( DEC2.D1.AND0 A ) ( DEC2.D1.ABUF\[0\] X ) + USE SIGNAL ;
    - DEC2.D1.A_buf\[1\] ( DEC2.D1.AND7 B ) ( DEC2.D1.AND6 B ) ( DEC2.D1.AND5 A_N ) ( DEC2.D1.AND4 B_N ) ( DEC2.D1.AND3 B ) ( DEC2.D1.AND2 C ) ( DEC2.D1.AND1 B_N )
      ( DEC2.D1.AND0 B ) ( DEC2.D1.ABUF\[1\] X ) + USE SIGNAL ;
    - DEC2.D1.A_buf\[2\] ( DEC2.D1.AND7 C ) ( DEC2.D1.AND6 C ) ( DEC2.D1.AND5 C ) ( DEC2.D1.AND4 C ) ( DEC2.D1.AND3 A_N ) ( DEC2.D1.AND2 A_N ) ( DEC2.D1.AND1 A_N )
      ( DEC2.D1.AND0 C ) ( DEC2.D1.ABUF\[2\] X ) + USE SIGNAL ;
    - DEC2.D1.EN ( DEC2.D1.ENBUF A ) ( DEC2.D.AND1 X ) + USE SIGNAL ;
    - DEC2.D1.EN_buf ( DEC2.D1.ENBUF X ) ( DEC2.D1.AND7 D ) ( DEC2.D1.AND6 D ) ( DEC2.D1.AND5 D ) ( DEC2.D1.AND4 D ) ( DEC2.D1.AND3 D ) ( DEC2.D1.AND2 D )
      ( DEC2.D1.AND1 D ) ( DEC2.D1.AND0 D_N ) + USE SIGNAL ;
    - DEC2.D2.A_buf\[0\] ( DEC2.D2.AND7 A ) ( DEC2.D2.AND6 A_N ) ( DEC2.D2.AND5 B ) ( DEC2.D2.AND4 A_N ) ( DEC2.D2.AND3 C ) ( DEC2.D2.AND2 B_N ) ( DEC2.D2.AND1 C )
      ( DEC2.D2.AND0 A ) ( DEC2.D2.ABUF\[0\] X ) + USE SIGNAL ;
    - DEC2.D2.A_buf\[1\] ( DEC2.D2.AND7 B ) ( DEC2.D2.AND6 B ) ( DEC2.D2.AND5 A_N ) ( DEC2.D2.AND4 B_N ) ( DEC2.D2.AND3 B ) ( DEC2.D2.AND2 C ) ( DEC2.D2.AND1 B_N )
      ( DEC2.D2.AND0 B ) ( DEC2.D2.ABUF\[1\] X ) + USE SIGNAL ;
    - DEC2.D2.A_buf\[2\] ( DEC2.D2.AND7 C ) ( DEC2.D2.AND6 C ) ( DEC2.D2.AND5 C ) ( DEC2.D2.AND4 C ) ( DEC2.D2.AND3 A_N ) ( DEC2.D2.AND2 A_N ) ( DEC2.D2.AND1 A_N )
      ( DEC2.D2.AND0 C ) ( DEC2.D2.ABUF\[2\] X ) + USE SIGNAL ;
    - DEC2.D2.EN ( DEC2.D2.ENBUF A ) ( DEC2.D.AND2 X ) + USE SIGNAL ;
    - DEC2.D2.EN_buf ( DEC2.D2.ENBUF X ) ( DEC2.D2.AND7 D ) ( DEC2.D2.AND6 D ) ( DEC2.D2.AND5 D ) ( DEC2.D2.AND4 D ) ( DEC2.D2.AND3 D ) ( DEC2.D2.AND2 D )
      ( DEC2.D2.AND1 D ) ( DEC2.D2.AND0 D_N ) + USE SIGNAL ;
    - DEC2.D3.A_buf\[0\] ( DEC2.D3.AND7 A ) ( DEC2.D3.AND6 A_N ) ( DEC2.D3.AND5 B ) ( DEC2.D3.AND4 A_N ) ( DEC2.D3.AND3 C ) ( DEC2.D3.AND2 B_N ) ( DEC2.D3.AND1 C )
      ( DEC2.D3.AND0 A ) ( DEC2.D3.ABUF\[0\] X ) + USE SIGNAL ;
    - DEC2.D3.A_buf\[1\] ( DEC2.D3.AND7 B ) ( DEC2.D3.AND6 B ) ( DEC2.D3.AND5 A_N ) ( DEC2.D3.AND4 B_N ) ( DEC2.D3.AND3 B ) ( DEC2.D3.AND2 C ) ( DEC2.D3.AND1 B_N )
      ( DEC2.D3.AND0 B ) ( DEC2.D3.ABUF\[1\] X ) + USE SIGNAL ;
    - DEC2.D3.A_buf\[2\] ( DEC2.D3.AND7 C ) ( DEC2.D3.AND6 C ) ( DEC2.D3.AND5 C ) ( DEC2.D3.AND4 C ) ( DEC2.D3.AND3 A_N ) ( DEC2.D3.AND2 A_N ) ( DEC2.D3.AND1 A_N )
      ( DEC2.D3.AND0 C ) ( DEC2.D3.ABUF\[2\] X ) + USE SIGNAL ;
    - DEC2.D3.EN ( DEC2.D3.ENBUF A ) ( DEC2.D.AND3 X ) + USE SIGNAL ;
    - DEC2.D3.EN_buf ( DEC2.D3.ENBUF X ) ( DEC2.D3.AND7 D ) ( DEC2.D3.AND6 D ) ( DEC2.D3.AND5 D ) ( DEC2.D3.AND4 D ) ( DEC2.D3.AND3 D ) ( DEC2.D3.AND2 D )
      ( DEC2.D3.AND1 D ) ( DEC2.D3.AND0 D_N ) + USE SIGNAL ;
    - DW[0] ( PIN DW[0] ) ( REGF\[9\].RFW.BIT\[0\].FF D ) ( REGF\[8\].RFW.BIT\[0\].FF D ) ( REGF\[7\].RFW.BIT\[0\].FF D ) ( REGF\[6\].RFW.BIT\[0\].FF D ) ( REGF\[5\].RFW.BIT\[0\].FF D ) ( REGF\[4\].RFW.BIT\[0\].FF D )
      ( REGF\[3\].RFW.BIT\[0\].FF D ) ( REGF\[31\].RFW.BIT\[0\].FF D ) ( REGF\[30\].RFW.BIT\[0\].FF D ) ( REGF\[2\].RFW.BIT\[0\].FF D ) ( REGF\[29\].RFW.BIT\[0\].FF D ) ( REGF\[28\].RFW.BIT\[0\].FF D ) ( REGF\[27\].RFW.BIT\[0\].FF D ) ( REGF\[26\].RFW.BIT\[0\].FF D )
      ( REGF\[25\].RFW.BIT\[0\].FF D ) ( REGF\[24\].RFW.BIT\[0\].FF D ) ( REGF\[23\].RFW.BIT\[0\].FF D ) ( REGF\[22\].RFW.BIT\[0\].FF D ) ( REGF\[21\].RFW.BIT\[0\].FF D ) ( REGF\[20\].RFW.BIT\[0\].FF D ) ( REGF\[1\].RFW.BIT\[0\].FF D ) ( REGF\[19\].RFW.BIT\[0\].FF D )
      ( REGF\[18\].RFW.BIT\[0\].FF D ) ( REGF\[17\].RFW.BIT\[0\].FF D ) ( REGF\[16\].RFW.BIT\[0\].FF D ) ( REGF\[15\].RFW.BIT\[0\].FF D ) ( REGF\[14\].RFW.BIT\[0\].FF D ) ( REGF\[13\].RFW.BIT\[0\].FF D ) ( REGF\[12\].RFW.BIT\[0\].FF D ) ( REGF\[11\].RFW.BIT\[0\].FF D )
      ( REGF\[10\].RFW.BIT\[0\].FF D ) + USE SIGNAL ;
    - DW[10] ( PIN DW[10] ) ( REGF\[9\].RFW.BIT\[10\].FF D ) ( REGF\[8\].RFW.BIT\[10\].FF D ) ( REGF\[7\].RFW.BIT\[10\].FF D ) ( REGF\[6\].RFW.BIT\[10\].FF D ) ( REGF\[5\].RFW.BIT\[10\].FF D ) ( REGF\[4\].RFW.BIT\[10\].FF D )
      ( REGF\[3\].RFW.BIT\[10\].FF D ) ( REGF\[31\].RFW.BIT\[10\].FF D ) ( REGF\[30\].RFW.BIT\[10\].FF D ) ( REGF\[2\].RFW.BIT\[10\].FF D ) ( REGF\[29\].RFW.BIT\[10\].FF D ) ( REGF\[28\].RFW.BIT\[10\].FF D ) ( REGF\[27\].RFW.BIT\[10\].FF D ) ( REGF\[26\].RFW.BIT\[10\].FF D )
      ( REGF\[25\].RFW.BIT\[10\].FF D ) ( REGF\[24\].RFW.BIT\[10\].FF D ) ( REGF\[23\].RFW.BIT\[10\].FF D ) ( REGF\[22\].RFW.BIT\[10\].FF D ) ( REGF\[21\].RFW.BIT\[10\].FF D ) ( REGF\[20\].RFW.BIT\[10\].FF D ) ( REGF\[1\].RFW.BIT\[10\].FF D ) ( REGF\[19\].RFW.BIT\[10\].FF D )
      ( REGF\[18\].RFW.BIT\[10\].FF D ) ( REGF\[17\].RFW.BIT\[10\].FF D ) ( REGF\[16\].RFW.BIT\[10\].FF D ) ( REGF\[15\].RFW.BIT\[10\].FF D ) ( REGF\[14\].RFW.BIT\[10\].FF D ) ( REGF\[13\].RFW.BIT\[10\].FF D ) ( REGF\[12\].RFW.BIT\[10\].FF D ) ( REGF\[11\].RFW.BIT\[10\].FF D )
      ( REGF\[10\].RFW.BIT\[10\].FF D ) + USE SIGNAL ;
    - DW[11] ( PIN DW[11] ) ( REGF\[9\].RFW.BIT\[11\].FF D ) ( REGF\[8\].RFW.BIT\[11\].FF D ) ( REGF\[7\].RFW.BIT\[11\].FF D ) ( REGF\[6\].RFW.BIT\[11\].FF D ) ( REGF\[5\].RFW.BIT\[11\].FF D ) ( REGF\[4\].RFW.BIT\[11\].FF D )
      ( REGF\[3\].RFW.BIT\[11\].FF D ) ( REGF\[31\].RFW.BIT\[11\].FF D ) ( REGF\[30\].RFW.BIT\[11\].FF D ) ( REGF\[2\].RFW.BIT\[11\].FF D ) ( REGF\[29\].RFW.BIT\[11\].FF D ) ( REGF\[28\].RFW.BIT\[11\].FF D ) ( REGF\[27\].RFW.BIT\[11\].FF D ) ( REGF\[26\].RFW.BIT\[11\].FF D )
      ( REGF\[25\].RFW.BIT\[11\].FF D ) ( REGF\[24\].RFW.BIT\[11\].FF D ) ( REGF\[23\].RFW.BIT\[11\].FF D ) ( REGF\[22\].RFW.BIT\[11\].FF D ) ( REGF\[21\].RFW.BIT\[11\].FF D ) ( REGF\[20\].RFW.BIT\[11\].FF D ) ( REGF\[1\].RFW.BIT\[11\].FF D ) ( REGF\[19\].RFW.BIT\[11\].FF D )
      ( REGF\[18\].RFW.BIT\[11\].FF D ) ( REGF\[17\].RFW.BIT\[11\].FF D ) ( REGF\[16\].RFW.BIT\[11\].FF D ) ( REGF\[15\].RFW.BIT\[11\].FF D ) ( REGF\[14\].RFW.BIT\[11\].FF D ) ( REGF\[13\].RFW.BIT\[11\].FF D ) ( REGF\[12\].RFW.BIT\[11\].FF D ) ( REGF\[11\].RFW.BIT\[11\].FF D )
      ( REGF\[10\].RFW.BIT\[11\].FF D ) + USE SIGNAL ;
    - DW[12] ( PIN DW[12] ) ( REGF\[9\].RFW.BIT\[12\].FF D ) ( REGF\[8\].RFW.BIT\[12\].FF D ) ( REGF\[7\].RFW.BIT\[12\].FF D ) ( REGF\[6\].RFW.BIT\[12\].FF D ) ( REGF\[5\].RFW.BIT\[12\].FF D ) ( REGF\[4\].RFW.BIT\[12\].FF D )
      ( REGF\[3\].RFW.BIT\[12\].FF D ) ( REGF\[31\].RFW.BIT\[12\].FF D ) ( REGF\[30\].RFW.BIT\[12\].FF D ) ( REGF\[2\].RFW.BIT\[12\].FF D ) ( REGF\[29\].RFW.BIT\[12\].FF D ) ( REGF\[28\].RFW.BIT\[12\].FF D ) ( REGF\[27\].RFW.BIT\[12\].FF D ) ( REGF\[26\].RFW.BIT\[12\].FF D )
      ( REGF\[25\].RFW.BIT\[12\].FF D ) ( REGF\[24\].RFW.BIT\[12\].FF D ) ( REGF\[23\].RFW.BIT\[12\].FF D ) ( REGF\[22\].RFW.BIT\[12\].FF D ) ( REGF\[21\].RFW.BIT\[12\].FF D ) ( REGF\[20\].RFW.BIT\[12\].FF D ) ( REGF\[1\].RFW.BIT\[12\].FF D ) ( REGF\[19\].RFW.BIT\[12\].FF D )
      ( REGF\[18\].RFW.BIT\[12\].FF D ) ( REGF\[17\].RFW.BIT\[12\].FF D ) ( REGF\[16\].RFW.BIT\[12\].FF D ) ( REGF\[15\].RFW.BIT\[12\].FF D ) ( REGF\[14\].RFW.BIT\[12\].FF D ) ( REGF\[13\].RFW.BIT\[12\].FF D ) ( REGF\[12\].RFW.BIT\[12\].FF D ) ( REGF\[11\].RFW.BIT\[12\].FF D )
      ( REGF\[10\].RFW.BIT\[12\].FF D ) + USE SIGNAL ;
    - DW[13] ( PIN DW[13] ) ( REGF\[9\].RFW.BIT\[13\].FF D ) ( REGF\[8\].RFW.BIT\[13\].FF D ) ( REGF\[7\].RFW.BIT\[13\].FF D ) ( REGF\[6\].RFW.BIT\[13\].FF D ) ( REGF\[5\].RFW.BIT\[13\].FF D ) ( REGF\[4\].RFW.BIT\[13\].FF D )
      ( REGF\[3\].RFW.BIT\[13\].FF D ) ( REGF\[31\].RFW.BIT\[13\].FF D ) ( REGF\[30\].RFW.BIT\[13\].FF D ) ( REGF\[2\].RFW.BIT\[13\].FF D ) ( REGF\[29\].RFW.BIT\[13\].FF D ) ( REGF\[28\].RFW.BIT\[13\].FF D ) ( REGF\[27\].RFW.BIT\[13\].FF D ) ( REGF\[26\].RFW.BIT\[13\].FF D )
      ( REGF\[25\].RFW.BIT\[13\].FF D ) ( REGF\[24\].RFW.BIT\[13\].FF D ) ( REGF\[23\].RFW.BIT\[13\].FF D ) ( REGF\[22\].RFW.BIT\[13\].FF D ) ( REGF\[21\].RFW.BIT\[13\].FF D ) ( REGF\[20\].RFW.BIT\[13\].FF D ) ( REGF\[1\].RFW.BIT\[13\].FF D ) ( REGF\[19\].RFW.BIT\[13\].FF D )
      ( REGF\[18\].RFW.BIT\[13\].FF D ) ( REGF\[17\].RFW.BIT\[13\].FF D ) ( REGF\[16\].RFW.BIT\[13\].FF D ) ( REGF\[15\].RFW.BIT\[13\].FF D ) ( REGF\[14\].RFW.BIT\[13\].FF D ) ( REGF\[13\].RFW.BIT\[13\].FF D ) ( REGF\[12\].RFW.BIT\[13\].FF D ) ( REGF\[11\].RFW.BIT\[13\].FF D )
      ( REGF\[10\].RFW.BIT\[13\].FF D ) + USE SIGNAL ;
    - DW[14] ( PIN DW[14] ) ( REGF\[9\].RFW.BIT\[14\].FF D ) ( REGF\[8\].RFW.BIT\[14\].FF D ) ( REGF\[7\].RFW.BIT\[14\].FF D ) ( REGF\[6\].RFW.BIT\[14\].FF D ) ( REGF\[5\].RFW.BIT\[14\].FF D ) ( REGF\[4\].RFW.BIT\[14\].FF D )
      ( REGF\[3\].RFW.BIT\[14\].FF D ) ( REGF\[31\].RFW.BIT\[14\].FF D ) ( REGF\[30\].RFW.BIT\[14\].FF D ) ( REGF\[2\].RFW.BIT\[14\].FF D ) ( REGF\[29\].RFW.BIT\[14\].FF D ) ( REGF\[28\].RFW.BIT\[14\].FF D ) ( REGF\[27\].RFW.BIT\[14\].FF D ) ( REGF\[26\].RFW.BIT\[14\].FF D )
      ( REGF\[25\].RFW.BIT\[14\].FF D ) ( REGF\[24\].RFW.BIT\[14\].FF D ) ( REGF\[23\].RFW.BIT\[14\].FF D ) ( REGF\[22\].RFW.BIT\[14\].FF D ) ( REGF\[21\].RFW.BIT\[14\].FF D ) ( REGF\[20\].RFW.BIT\[14\].FF D ) ( REGF\[1\].RFW.BIT\[14\].FF D ) ( REGF\[19\].RFW.BIT\[14\].FF D )
      ( REGF\[18\].RFW.BIT\[14\].FF D ) ( REGF\[17\].RFW.BIT\[14\].FF D ) ( REGF\[16\].RFW.BIT\[14\].FF D ) ( REGF\[15\].RFW.BIT\[14\].FF D ) ( REGF\[14\].RFW.BIT\[14\].FF D ) ( REGF\[13\].RFW.BIT\[14\].FF D ) ( REGF\[12\].RFW.BIT\[14\].FF D ) ( REGF\[11\].RFW.BIT\[14\].FF D )
      ( REGF\[10\].RFW.BIT\[14\].FF D ) + USE SIGNAL ;
    - DW[15] ( PIN DW[15] ) ( REGF\[9\].RFW.BIT\[15\].FF D ) ( REGF\[8\].RFW.BIT\[15\].FF D ) ( REGF\[7\].RFW.BIT\[15\].FF D ) ( REGF\[6\].RFW.BIT\[15\].FF D ) ( REGF\[5\].RFW.BIT\[15\].FF D ) ( REGF\[4\].RFW.BIT\[15\].FF D )
      ( REGF\[3\].RFW.BIT\[15\].FF D ) ( REGF\[31\].RFW.BIT\[15\].FF D ) ( REGF\[30\].RFW.BIT\[15\].FF D ) ( REGF\[2\].RFW.BIT\[15\].FF D ) ( REGF\[29\].RFW.BIT\[15\].FF D ) ( REGF\[28\].RFW.BIT\[15\].FF D ) ( REGF\[27\].RFW.BIT\[15\].FF D ) ( REGF\[26\].RFW.BIT\[15\].FF D )
      ( REGF\[25\].RFW.BIT\[15\].FF D ) ( REGF\[24\].RFW.BIT\[15\].FF D ) ( REGF\[23\].RFW.BIT\[15\].FF D ) ( REGF\[22\].RFW.BIT\[15\].FF D ) ( REGF\[21\].RFW.BIT\[15\].FF D ) ( REGF\[20\].RFW.BIT\[15\].FF D ) ( REGF\[1\].RFW.BIT\[15\].FF D ) ( REGF\[19\].RFW.BIT\[15\].FF D )
      ( REGF\[18\].RFW.BIT\[15\].FF D ) ( REGF\[17\].RFW.BIT\[15\].FF D ) ( REGF\[16\].RFW.BIT\[15\].FF D ) ( REGF\[15\].RFW.BIT\[15\].FF D ) ( REGF\[14\].RFW.BIT\[15\].FF D ) ( REGF\[13\].RFW.BIT\[15\].FF D ) ( REGF\[12\].RFW.BIT\[15\].FF D ) ( REGF\[11\].RFW.BIT\[15\].FF D )
      ( REGF\[10\].RFW.BIT\[15\].FF D ) + USE SIGNAL ;
    - DW[16] ( PIN DW[16] ) ( REGF\[9\].RFW.BIT\[16\].FF D ) ( REGF\[8\].RFW.BIT\[16\].FF D ) ( REGF\[7\].RFW.BIT\[16\].FF D ) ( REGF\[6\].RFW.BIT\[16\].FF D ) ( REGF\[5\].RFW.BIT\[16\].FF D ) ( REGF\[4\].RFW.BIT\[16\].FF D )
      ( REGF\[3\].RFW.BIT\[16\].FF D ) ( REGF\[31\].RFW.BIT\[16\].FF D ) ( REGF\[30\].RFW.BIT\[16\].FF D ) ( REGF\[2\].RFW.BIT\[16\].FF D ) ( REGF\[29\].RFW.BIT\[16\].FF D ) ( REGF\[28\].RFW.BIT\[16\].FF D ) ( REGF\[27\].RFW.BIT\[16\].FF D ) ( REGF\[26\].RFW.BIT\[16\].FF D )
      ( REGF\[25\].RFW.BIT\[16\].FF D ) ( REGF\[24\].RFW.BIT\[16\].FF D ) ( REGF\[23\].RFW.BIT\[16\].FF D ) ( REGF\[22\].RFW.BIT\[16\].FF D ) ( REGF\[21\].RFW.BIT\[16\].FF D ) ( REGF\[20\].RFW.BIT\[16\].FF D ) ( REGF\[1\].RFW.BIT\[16\].FF D ) ( REGF\[19\].RFW.BIT\[16\].FF D )
      ( REGF\[18\].RFW.BIT\[16\].FF D ) ( REGF\[17\].RFW.BIT\[16\].FF D ) ( REGF\[16\].RFW.BIT\[16\].FF D ) ( REGF\[15\].RFW.BIT\[16\].FF D ) ( REGF\[14\].RFW.BIT\[16\].FF D ) ( REGF\[13\].RFW.BIT\[16\].FF D ) ( REGF\[12\].RFW.BIT\[16\].FF D ) ( REGF\[11\].RFW.BIT\[16\].FF D )
      ( REGF\[10\].RFW.BIT\[16\].FF D ) + USE SIGNAL ;
    - DW[17] ( PIN DW[17] ) ( REGF\[9\].RFW.BIT\[17\].FF D ) ( REGF\[8\].RFW.BIT\[17\].FF D ) ( REGF\[7\].RFW.BIT\[17\].FF D ) ( REGF\[6\].RFW.BIT\[17\].FF D ) ( REGF\[5\].RFW.BIT\[17\].FF D ) ( REGF\[4\].RFW.BIT\[17\].FF D )
      ( REGF\[3\].RFW.BIT\[17\].FF D ) ( REGF\[31\].RFW.BIT\[17\].FF D ) ( REGF\[30\].RFW.BIT\[17\].FF D ) ( REGF\[2\].RFW.BIT\[17\].FF D ) ( REGF\[29\].RFW.BIT\[17\].FF D ) ( REGF\[28\].RFW.BIT\[17\].FF D ) ( REGF\[27\].RFW.BIT\[17\].FF D ) ( REGF\[26\].RFW.BIT\[17\].FF D )
      ( REGF\[25\].RFW.BIT\[17\].FF D ) ( REGF\[24\].RFW.BIT\[17\].FF D ) ( REGF\[23\].RFW.BIT\[17\].FF D ) ( REGF\[22\].RFW.BIT\[17\].FF D ) ( REGF\[21\].RFW.BIT\[17\].FF D ) ( REGF\[20\].RFW.BIT\[17\].FF D ) ( REGF\[1\].RFW.BIT\[17\].FF D ) ( REGF\[19\].RFW.BIT\[17\].FF D )
      ( REGF\[18\].RFW.BIT\[17\].FF D ) ( REGF\[17\].RFW.BIT\[17\].FF D ) ( REGF\[16\].RFW.BIT\[17\].FF D ) ( REGF\[15\].RFW.BIT\[17\].FF D ) ( REGF\[14\].RFW.BIT\[17\].FF D ) ( REGF\[13\].RFW.BIT\[17\].FF D ) ( REGF\[12\].RFW.BIT\[17\].FF D ) ( REGF\[11\].RFW.BIT\[17\].FF D )
      ( REGF\[10\].RFW.BIT\[17\].FF D ) + USE SIGNAL ;
    - DW[18] ( PIN DW[18] ) ( REGF\[9\].RFW.BIT\[18\].FF D ) ( REGF\[8\].RFW.BIT\[18\].FF D ) ( REGF\[7\].RFW.BIT\[18\].FF D ) ( REGF\[6\].RFW.BIT\[18\].FF D ) ( REGF\[5\].RFW.BIT\[18\].FF D ) ( REGF\[4\].RFW.BIT\[18\].FF D )
      ( REGF\[3\].RFW.BIT\[18\].FF D ) ( REGF\[31\].RFW.BIT\[18\].FF D ) ( REGF\[30\].RFW.BIT\[18\].FF D ) ( REGF\[2\].RFW.BIT\[18\].FF D ) ( REGF\[29\].RFW.BIT\[18\].FF D ) ( REGF\[28\].RFW.BIT\[18\].FF D ) ( REGF\[27\].RFW.BIT\[18\].FF D ) ( REGF\[26\].RFW.BIT\[18\].FF D )
      ( REGF\[25\].RFW.BIT\[18\].FF D ) ( REGF\[24\].RFW.BIT\[18\].FF D ) ( REGF\[23\].RFW.BIT\[18\].FF D ) ( REGF\[22\].RFW.BIT\[18\].FF D ) ( REGF\[21\].RFW.BIT\[18\].FF D ) ( REGF\[20\].RFW.BIT\[18\].FF D ) ( REGF\[1\].RFW.BIT\[18\].FF D ) ( REGF\[19\].RFW.BIT\[18\].FF D )
      ( REGF\[18\].RFW.BIT\[18\].FF D ) ( REGF\[17\].RFW.BIT\[18\].FF D ) ( REGF\[16\].RFW.BIT\[18\].FF D ) ( REGF\[15\].RFW.BIT\[18\].FF D ) ( REGF\[14\].RFW.BIT\[18\].FF D ) ( REGF\[13\].RFW.BIT\[18\].FF D ) ( REGF\[12\].RFW.BIT\[18\].FF D ) ( REGF\[11\].RFW.BIT\[18\].FF D )
      ( REGF\[10\].RFW.BIT\[18\].FF D ) + USE SIGNAL ;
    - DW[19] ( PIN DW[19] ) ( REGF\[9\].RFW.BIT\[19\].FF D ) ( REGF\[8\].RFW.BIT\[19\].FF D ) ( REGF\[7\].RFW.BIT\[19\].FF D ) ( REGF\[6\].RFW.BIT\[19\].FF D ) ( REGF\[5\].RFW.BIT\[19\].FF D ) ( REGF\[4\].RFW.BIT\[19\].FF D )
      ( REGF\[3\].RFW.BIT\[19\].FF D ) ( REGF\[31\].RFW.BIT\[19\].FF D ) ( REGF\[30\].RFW.BIT\[19\].FF D ) ( REGF\[2\].RFW.BIT\[19\].FF D ) ( REGF\[29\].RFW.BIT\[19\].FF D ) ( REGF\[28\].RFW.BIT\[19\].FF D ) ( REGF\[27\].RFW.BIT\[19\].FF D ) ( REGF\[26\].RFW.BIT\[19\].FF D )
      ( REGF\[25\].RFW.BIT\[19\].FF D ) ( REGF\[24\].RFW.BIT\[19\].FF D ) ( REGF\[23\].RFW.BIT\[19\].FF D ) ( REGF\[22\].RFW.BIT\[19\].FF D ) ( REGF\[21\].RFW.BIT\[19\].FF D ) ( REGF\[20\].RFW.BIT\[19\].FF D ) ( REGF\[1\].RFW.BIT\[19\].FF D ) ( REGF\[19\].RFW.BIT\[19\].FF D )
      ( REGF\[18\].RFW.BIT\[19\].FF D ) ( REGF\[17\].RFW.BIT\[19\].FF D ) ( REGF\[16\].RFW.BIT\[19\].FF D ) ( REGF\[15\].RFW.BIT\[19\].FF D ) ( REGF\[14\].RFW.BIT\[19\].FF D ) ( REGF\[13\].RFW.BIT\[19\].FF D ) ( REGF\[12\].RFW.BIT\[19\].FF D ) ( REGF\[11\].RFW.BIT\[19\].FF D )
      ( REGF\[10\].RFW.BIT\[19\].FF D ) + USE SIGNAL ;
    - DW[1] ( PIN DW[1] ) ( REGF\[9\].RFW.BIT\[1\].FF D ) ( REGF\[8\].RFW.BIT\[1\].FF D ) ( REGF\[7\].RFW.BIT\[1\].FF D ) ( REGF\[6\].RFW.BIT\[1\].FF D ) ( REGF\[5\].RFW.BIT\[1\].FF D ) ( REGF\[4\].RFW.BIT\[1\].FF D )
      ( REGF\[3\].RFW.BIT\[1\].FF D ) ( REGF\[31\].RFW.BIT\[1\].FF D ) ( REGF\[30\].RFW.BIT\[1\].FF D ) ( REGF\[2\].RFW.BIT\[1\].FF D ) ( REGF\[29\].RFW.BIT\[1\].FF D ) ( REGF\[28\].RFW.BIT\[1\].FF D ) ( REGF\[27\].RFW.BIT\[1\].FF D ) ( REGF\[26\].RFW.BIT\[1\].FF D )
      ( REGF\[25\].RFW.BIT\[1\].FF D ) ( REGF\[24\].RFW.BIT\[1\].FF D ) ( REGF\[23\].RFW.BIT\[1\].FF D ) ( REGF\[22\].RFW.BIT\[1\].FF D ) ( REGF\[21\].RFW.BIT\[1\].FF D ) ( REGF\[20\].RFW.BIT\[1\].FF D ) ( REGF\[1\].RFW.BIT\[1\].FF D ) ( REGF\[19\].RFW.BIT\[1\].FF D )
      ( REGF\[18\].RFW.BIT\[1\].FF D ) ( REGF\[17\].RFW.BIT\[1\].FF D ) ( REGF\[16\].RFW.BIT\[1\].FF D ) ( REGF\[15\].RFW.BIT\[1\].FF D ) ( REGF\[14\].RFW.BIT\[1\].FF D ) ( REGF\[13\].RFW.BIT\[1\].FF D ) ( REGF\[12\].RFW.BIT\[1\].FF D ) ( REGF\[11\].RFW.BIT\[1\].FF D )
      ( REGF\[10\].RFW.BIT\[1\].FF D ) + USE SIGNAL ;
    - DW[20] ( PIN DW[20] ) ( REGF\[9\].RFW.BIT\[20\].FF D ) ( REGF\[8\].RFW.BIT\[20\].FF D ) ( REGF\[7\].RFW.BIT\[20\].FF D ) ( REGF\[6\].RFW.BIT\[20\].FF D ) ( REGF\[5\].RFW.BIT\[20\].FF D ) ( REGF\[4\].RFW.BIT\[20\].FF D )
      ( REGF\[3\].RFW.BIT\[20\].FF D ) ( REGF\[31\].RFW.BIT\[20\].FF D ) ( REGF\[30\].RFW.BIT\[20\].FF D ) ( REGF\[2\].RFW.BIT\[20\].FF D ) ( REGF\[29\].RFW.BIT\[20\].FF D ) ( REGF\[28\].RFW.BIT\[20\].FF D ) ( REGF\[27\].RFW.BIT\[20\].FF D ) ( REGF\[26\].RFW.BIT\[20\].FF D )
      ( REGF\[25\].RFW.BIT\[20\].FF D ) ( REGF\[24\].RFW.BIT\[20\].FF D ) ( REGF\[23\].RFW.BIT\[20\].FF D ) ( REGF\[22\].RFW.BIT\[20\].FF D ) ( REGF\[21\].RFW.BIT\[20\].FF D ) ( REGF\[20\].RFW.BIT\[20\].FF D ) ( REGF\[1\].RFW.BIT\[20\].FF D ) ( REGF\[19\].RFW.BIT\[20\].FF D )
      ( REGF\[18\].RFW.BIT\[20\].FF D ) ( REGF\[17\].RFW.BIT\[20\].FF D ) ( REGF\[16\].RFW.BIT\[20\].FF D ) ( REGF\[15\].RFW.BIT\[20\].FF D ) ( REGF\[14\].RFW.BIT\[20\].FF D ) ( REGF\[13\].RFW.BIT\[20\].FF D ) ( REGF\[12\].RFW.BIT\[20\].FF D ) ( REGF\[11\].RFW.BIT\[20\].FF D )
      ( REGF\[10\].RFW.BIT\[20\].FF D ) + USE SIGNAL ;
    - DW[21] ( PIN DW[21] ) ( REGF\[9\].RFW.BIT\[21\].FF D ) ( REGF\[8\].RFW.BIT\[21\].FF D ) ( REGF\[7\].RFW.BIT\[21\].FF D ) ( REGF\[6\].RFW.BIT\[21\].FF D ) ( REGF\[5\].RFW.BIT\[21\].FF D ) ( REGF\[4\].RFW.BIT\[21\].FF D )
      ( REGF\[3\].RFW.BIT\[21\].FF D ) ( REGF\[31\].RFW.BIT\[21\].FF D ) ( REGF\[30\].RFW.BIT\[21\].FF D ) ( REGF\[2\].RFW.BIT\[21\].FF D ) ( REGF\[29\].RFW.BIT\[21\].FF D ) ( REGF\[28\].RFW.BIT\[21\].FF D ) ( REGF\[27\].RFW.BIT\[21\].FF D ) ( REGF\[26\].RFW.BIT\[21\].FF D )
      ( REGF\[25\].RFW.BIT\[21\].FF D ) ( REGF\[24\].RFW.BIT\[21\].FF D ) ( REGF\[23\].RFW.BIT\[21\].FF D ) ( REGF\[22\].RFW.BIT\[21\].FF D ) ( REGF\[21\].RFW.BIT\[21\].FF D ) ( REGF\[20\].RFW.BIT\[21\].FF D ) ( REGF\[1\].RFW.BIT\[21\].FF D ) ( REGF\[19\].RFW.BIT\[21\].FF D )
      ( REGF\[18\].RFW.BIT\[21\].FF D ) ( REGF\[17\].RFW.BIT\[21\].FF D ) ( REGF\[16\].RFW.BIT\[21\].FF D ) ( REGF\[15\].RFW.BIT\[21\].FF D ) ( REGF\[14\].RFW.BIT\[21\].FF D ) ( REGF\[13\].RFW.BIT\[21\].FF D ) ( REGF\[12\].RFW.BIT\[21\].FF D ) ( REGF\[11\].RFW.BIT\[21\].FF D )
      ( REGF\[10\].RFW.BIT\[21\].FF D ) + USE SIGNAL ;
    - DW[22] ( PIN DW[22] ) ( REGF\[9\].RFW.BIT\[22\].FF D ) ( REGF\[8\].RFW.BIT\[22\].FF D ) ( REGF\[7\].RFW.BIT\[22\].FF D ) ( REGF\[6\].RFW.BIT\[22\].FF D ) ( REGF\[5\].RFW.BIT\[22\].FF D ) ( REGF\[4\].RFW.BIT\[22\].FF D )
      ( REGF\[3\].RFW.BIT\[22\].FF D ) ( REGF\[31\].RFW.BIT\[22\].FF D ) ( REGF\[30\].RFW.BIT\[22\].FF D ) ( REGF\[2\].RFW.BIT\[22\].FF D ) ( REGF\[29\].RFW.BIT\[22\].FF D ) ( REGF\[28\].RFW.BIT\[22\].FF D ) ( REGF\[27\].RFW.BIT\[22\].FF D ) ( REGF\[26\].RFW.BIT\[22\].FF D )
      ( REGF\[25\].RFW.BIT\[22\].FF D ) ( REGF\[24\].RFW.BIT\[22\].FF D ) ( REGF\[23\].RFW.BIT\[22\].FF D ) ( REGF\[22\].RFW.BIT\[22\].FF D ) ( REGF\[21\].RFW.BIT\[22\].FF D ) ( REGF\[20\].RFW.BIT\[22\].FF D ) ( REGF\[1\].RFW.BIT\[22\].FF D ) ( REGF\[19\].RFW.BIT\[22\].FF D )
      ( REGF\[18\].RFW.BIT\[22\].FF D ) ( REGF\[17\].RFW.BIT\[22\].FF D ) ( REGF\[16\].RFW.BIT\[22\].FF D ) ( REGF\[15\].RFW.BIT\[22\].FF D ) ( REGF\[14\].RFW.BIT\[22\].FF D ) ( REGF\[13\].RFW.BIT\[22\].FF D ) ( REGF\[12\].RFW.BIT\[22\].FF D ) ( REGF\[11\].RFW.BIT\[22\].FF D )
      ( REGF\[10\].RFW.BIT\[22\].FF D ) + USE SIGNAL ;
    - DW[23] ( PIN DW[23] ) ( REGF\[9\].RFW.BIT\[23\].FF D ) ( REGF\[8\].RFW.BIT\[23\].FF D ) ( REGF\[7\].RFW.BIT\[23\].FF D ) ( REGF\[6\].RFW.BIT\[23\].FF D ) ( REGF\[5\].RFW.BIT\[23\].FF D ) ( REGF\[4\].RFW.BIT\[23\].FF D )
      ( REGF\[3\].RFW.BIT\[23\].FF D ) ( REGF\[31\].RFW.BIT\[23\].FF D ) ( REGF\[30\].RFW.BIT\[23\].FF D ) ( REGF\[2\].RFW.BIT\[23\].FF D ) ( REGF\[29\].RFW.BIT\[23\].FF D ) ( REGF\[28\].RFW.BIT\[23\].FF D ) ( REGF\[27\].RFW.BIT\[23\].FF D ) ( REGF\[26\].RFW.BIT\[23\].FF D )
      ( REGF\[25\].RFW.BIT\[23\].FF D ) ( REGF\[24\].RFW.BIT\[23\].FF D ) ( REGF\[23\].RFW.BIT\[23\].FF D ) ( REGF\[22\].RFW.BIT\[23\].FF D ) ( REGF\[21\].RFW.BIT\[23\].FF D ) ( REGF\[20\].RFW.BIT\[23\].FF D ) ( REGF\[1\].RFW.BIT\[23\].FF D ) ( REGF\[19\].RFW.BIT\[23\].FF D )
      ( REGF\[18\].RFW.BIT\[23\].FF D ) ( REGF\[17\].RFW.BIT\[23\].FF D ) ( REGF\[16\].RFW.BIT\[23\].FF D ) ( REGF\[15\].RFW.BIT\[23\].FF D ) ( REGF\[14\].RFW.BIT\[23\].FF D ) ( REGF\[13\].RFW.BIT\[23\].FF D ) ( REGF\[12\].RFW.BIT\[23\].FF D ) ( REGF\[11\].RFW.BIT\[23\].FF D )
      ( REGF\[10\].RFW.BIT\[23\].FF D ) + USE SIGNAL ;
    - DW[24] ( PIN DW[24] ) ( REGF\[9\].RFW.BIT\[24\].FF D ) ( REGF\[8\].RFW.BIT\[24\].FF D ) ( REGF\[7\].RFW.BIT\[24\].FF D ) ( REGF\[6\].RFW.BIT\[24\].FF D ) ( REGF\[5\].RFW.BIT\[24\].FF D ) ( REGF\[4\].RFW.BIT\[24\].FF D )
      ( REGF\[3\].RFW.BIT\[24\].FF D ) ( REGF\[31\].RFW.BIT\[24\].FF D ) ( REGF\[30\].RFW.BIT\[24\].FF D ) ( REGF\[2\].RFW.BIT\[24\].FF D ) ( REGF\[29\].RFW.BIT\[24\].FF D ) ( REGF\[28\].RFW.BIT\[24\].FF D ) ( REGF\[27\].RFW.BIT\[24\].FF D ) ( REGF\[26\].RFW.BIT\[24\].FF D )
      ( REGF\[25\].RFW.BIT\[24\].FF D ) ( REGF\[24\].RFW.BIT\[24\].FF D ) ( REGF\[23\].RFW.BIT\[24\].FF D ) ( REGF\[22\].RFW.BIT\[24\].FF D ) ( REGF\[21\].RFW.BIT\[24\].FF D ) ( REGF\[20\].RFW.BIT\[24\].FF D ) ( REGF\[1\].RFW.BIT\[24\].FF D ) ( REGF\[19\].RFW.BIT\[24\].FF D )
      ( REGF\[18\].RFW.BIT\[24\].FF D ) ( REGF\[17\].RFW.BIT\[24\].FF D ) ( REGF\[16\].RFW.BIT\[24\].FF D ) ( REGF\[15\].RFW.BIT\[24\].FF D ) ( REGF\[14\].RFW.BIT\[24\].FF D ) ( REGF\[13\].RFW.BIT\[24\].FF D ) ( REGF\[12\].RFW.BIT\[24\].FF D ) ( REGF\[11\].RFW.BIT\[24\].FF D )
      ( REGF\[10\].RFW.BIT\[24\].FF D ) + USE SIGNAL ;
    - DW[25] ( PIN DW[25] ) ( REGF\[9\].RFW.BIT\[25\].FF D ) ( REGF\[8\].RFW.BIT\[25\].FF D ) ( REGF\[7\].RFW.BIT\[25\].FF D ) ( REGF\[6\].RFW.BIT\[25\].FF D ) ( REGF\[5\].RFW.BIT\[25\].FF D ) ( REGF\[4\].RFW.BIT\[25\].FF D )
      ( REGF\[3\].RFW.BIT\[25\].FF D ) ( REGF\[31\].RFW.BIT\[25\].FF D ) ( REGF\[30\].RFW.BIT\[25\].FF D ) ( REGF\[2\].RFW.BIT\[25\].FF D ) ( REGF\[29\].RFW.BIT\[25\].FF D ) ( REGF\[28\].RFW.BIT\[25\].FF D ) ( REGF\[27\].RFW.BIT\[25\].FF D ) ( REGF\[26\].RFW.BIT\[25\].FF D )
      ( REGF\[25\].RFW.BIT\[25\].FF D ) ( REGF\[24\].RFW.BIT\[25\].FF D ) ( REGF\[23\].RFW.BIT\[25\].FF D ) ( REGF\[22\].RFW.BIT\[25\].FF D ) ( REGF\[21\].RFW.BIT\[25\].FF D ) ( REGF\[20\].RFW.BIT\[25\].FF D ) ( REGF\[1\].RFW.BIT\[25\].FF D ) ( REGF\[19\].RFW.BIT\[25\].FF D )
      ( REGF\[18\].RFW.BIT\[25\].FF D ) ( REGF\[17\].RFW.BIT\[25\].FF D ) ( REGF\[16\].RFW.BIT\[25\].FF D ) ( REGF\[15\].RFW.BIT\[25\].FF D ) ( REGF\[14\].RFW.BIT\[25\].FF D ) ( REGF\[13\].RFW.BIT\[25\].FF D ) ( REGF\[12\].RFW.BIT\[25\].FF D ) ( REGF\[11\].RFW.BIT\[25\].FF D )
      ( REGF\[10\].RFW.BIT\[25\].FF D ) + USE SIGNAL ;
    - DW[26] ( PIN DW[26] ) ( REGF\[9\].RFW.BIT\[26\].FF D ) ( REGF\[8\].RFW.BIT\[26\].FF D ) ( REGF\[7\].RFW.BIT\[26\].FF D ) ( REGF\[6\].RFW.BIT\[26\].FF D ) ( REGF\[5\].RFW.BIT\[26\].FF D ) ( REGF\[4\].RFW.BIT\[26\].FF D )
      ( REGF\[3\].RFW.BIT\[26\].FF D ) ( REGF\[31\].RFW.BIT\[26\].FF D ) ( REGF\[30\].RFW.BIT\[26\].FF D ) ( REGF\[2\].RFW.BIT\[26\].FF D ) ( REGF\[29\].RFW.BIT\[26\].FF D ) ( REGF\[28\].RFW.BIT\[26\].FF D ) ( REGF\[27\].RFW.BIT\[26\].FF D ) ( REGF\[26\].RFW.BIT\[26\].FF D )
      ( REGF\[25\].RFW.BIT\[26\].FF D ) ( REGF\[24\].RFW.BIT\[26\].FF D ) ( REGF\[23\].RFW.BIT\[26\].FF D ) ( REGF\[22\].RFW.BIT\[26\].FF D ) ( REGF\[21\].RFW.BIT\[26\].FF D ) ( REGF\[20\].RFW.BIT\[26\].FF D ) ( REGF\[1\].RFW.BIT\[26\].FF D ) ( REGF\[19\].RFW.BIT\[26\].FF D )
      ( REGF\[18\].RFW.BIT\[26\].FF D ) ( REGF\[17\].RFW.BIT\[26\].FF D ) ( REGF\[16\].RFW.BIT\[26\].FF D ) ( REGF\[15\].RFW.BIT\[26\].FF D ) ( REGF\[14\].RFW.BIT\[26\].FF D ) ( REGF\[13\].RFW.BIT\[26\].FF D ) ( REGF\[12\].RFW.BIT\[26\].FF D ) ( REGF\[11\].RFW.BIT\[26\].FF D )
      ( REGF\[10\].RFW.BIT\[26\].FF D ) + USE SIGNAL ;
    - DW[27] ( PIN DW[27] ) ( REGF\[9\].RFW.BIT\[27\].FF D ) ( REGF\[8\].RFW.BIT\[27\].FF D ) ( REGF\[7\].RFW.BIT\[27\].FF D ) ( REGF\[6\].RFW.BIT\[27\].FF D ) ( REGF\[5\].RFW.BIT\[27\].FF D ) ( REGF\[4\].RFW.BIT\[27\].FF D )
      ( REGF\[3\].RFW.BIT\[27\].FF D ) ( REGF\[31\].RFW.BIT\[27\].FF D ) ( REGF\[30\].RFW.BIT\[27\].FF D ) ( REGF\[2\].RFW.BIT\[27\].FF D ) ( REGF\[29\].RFW.BIT\[27\].FF D ) ( REGF\[28\].RFW.BIT\[27\].FF D ) ( REGF\[27\].RFW.BIT\[27\].FF D ) ( REGF\[26\].RFW.BIT\[27\].FF D )
      ( REGF\[25\].RFW.BIT\[27\].FF D ) ( REGF\[24\].RFW.BIT\[27\].FF D ) ( REGF\[23\].RFW.BIT\[27\].FF D ) ( REGF\[22\].RFW.BIT\[27\].FF D ) ( REGF\[21\].RFW.BIT\[27\].FF D ) ( REGF\[20\].RFW.BIT\[27\].FF D ) ( REGF\[1\].RFW.BIT\[27\].FF D ) ( REGF\[19\].RFW.BIT\[27\].FF D )
      ( REGF\[18\].RFW.BIT\[27\].FF D ) ( REGF\[17\].RFW.BIT\[27\].FF D ) ( REGF\[16\].RFW.BIT\[27\].FF D ) ( REGF\[15\].RFW.BIT\[27\].FF D ) ( REGF\[14\].RFW.BIT\[27\].FF D ) ( REGF\[13\].RFW.BIT\[27\].FF D ) ( REGF\[12\].RFW.BIT\[27\].FF D ) ( REGF\[11\].RFW.BIT\[27\].FF D )
      ( REGF\[10\].RFW.BIT\[27\].FF D ) + USE SIGNAL ;
    - DW[28] ( PIN DW[28] ) ( REGF\[9\].RFW.BIT\[28\].FF D ) ( REGF\[8\].RFW.BIT\[28\].FF D ) ( REGF\[7\].RFW.BIT\[28\].FF D ) ( REGF\[6\].RFW.BIT\[28\].FF D ) ( REGF\[5\].RFW.BIT\[28\].FF D ) ( REGF\[4\].RFW.BIT\[28\].FF D )
      ( REGF\[3\].RFW.BIT\[28\].FF D ) ( REGF\[31\].RFW.BIT\[28\].FF D ) ( REGF\[30\].RFW.BIT\[28\].FF D ) ( REGF\[2\].RFW.BIT\[28\].FF D ) ( REGF\[29\].RFW.BIT\[28\].FF D ) ( REGF\[28\].RFW.BIT\[28\].FF D ) ( REGF\[27\].RFW.BIT\[28\].FF D ) ( REGF\[26\].RFW.BIT\[28\].FF D )
      ( REGF\[25\].RFW.BIT\[28\].FF D ) ( REGF\[24\].RFW.BIT\[28\].FF D ) ( REGF\[23\].RFW.BIT\[28\].FF D ) ( REGF\[22\].RFW.BIT\[28\].FF D ) ( REGF\[21\].RFW.BIT\[28\].FF D ) ( REGF\[20\].RFW.BIT\[28\].FF D ) ( REGF\[1\].RFW.BIT\[28\].FF D ) ( REGF\[19\].RFW.BIT\[28\].FF D )
      ( REGF\[18\].RFW.BIT\[28\].FF D ) ( REGF\[17\].RFW.BIT\[28\].FF D ) ( REGF\[16\].RFW.BIT\[28\].FF D ) ( REGF\[15\].RFW.BIT\[28\].FF D ) ( REGF\[14\].RFW.BIT\[28\].FF D ) ( REGF\[13\].RFW.BIT\[28\].FF D ) ( REGF\[12\].RFW.BIT\[28\].FF D ) ( REGF\[11\].RFW.BIT\[28\].FF D )
      ( REGF\[10\].RFW.BIT\[28\].FF D ) + USE SIGNAL ;
    - DW[29] ( PIN DW[29] ) ( REGF\[9\].RFW.BIT\[29\].FF D ) ( REGF\[8\].RFW.BIT\[29\].FF D ) ( REGF\[7\].RFW.BIT\[29\].FF D ) ( REGF\[6\].RFW.BIT\[29\].FF D ) ( REGF\[5\].RFW.BIT\[29\].FF D ) ( REGF\[4\].RFW.BIT\[29\].FF D )
      ( REGF\[3\].RFW.BIT\[29\].FF D ) ( REGF\[31\].RFW.BIT\[29\].FF D ) ( REGF\[30\].RFW.BIT\[29\].FF D ) ( REGF\[2\].RFW.BIT\[29\].FF D ) ( REGF\[29\].RFW.BIT\[29\].FF D ) ( REGF\[28\].RFW.BIT\[29\].FF D ) ( REGF\[27\].RFW.BIT\[29\].FF D ) ( REGF\[26\].RFW.BIT\[29\].FF D )
      ( REGF\[25\].RFW.BIT\[29\].FF D ) ( REGF\[24\].RFW.BIT\[29\].FF D ) ( REGF\[23\].RFW.BIT\[29\].FF D ) ( REGF\[22\].RFW.BIT\[29\].FF D ) ( REGF\[21\].RFW.BIT\[29\].FF D ) ( REGF\[20\].RFW.BIT\[29\].FF D ) ( REGF\[1\].RFW.BIT\[29\].FF D ) ( REGF\[19\].RFW.BIT\[29\].FF D )
      ( REGF\[18\].RFW.BIT\[29\].FF D ) ( REGF\[17\].RFW.BIT\[29\].FF D ) ( REGF\[16\].RFW.BIT\[29\].FF D ) ( REGF\[15\].RFW.BIT\[29\].FF D ) ( REGF\[14\].RFW.BIT\[29\].FF D ) ( REGF\[13\].RFW.BIT\[29\].FF D ) ( REGF\[12\].RFW.BIT\[29\].FF D ) ( REGF\[11\].RFW.BIT\[29\].FF D )
      ( REGF\[10\].RFW.BIT\[29\].FF D ) + USE SIGNAL ;
    - DW[2] ( PIN DW[2] ) ( REGF\[9\].RFW.BIT\[2\].FF D ) ( REGF\[8\].RFW.BIT\[2\].FF D ) ( REGF\[7\].RFW.BIT\[2\].FF D ) ( REGF\[6\].RFW.BIT\[2\].FF D ) ( REGF\[5\].RFW.BIT\[2\].FF D ) ( REGF\[4\].RFW.BIT\[2\].FF D )
      ( REGF\[3\].RFW.BIT\[2\].FF D ) ( REGF\[31\].RFW.BIT\[2\].FF D ) ( REGF\[30\].RFW.BIT\[2\].FF D ) ( REGF\[2\].RFW.BIT\[2\].FF D ) ( REGF\[29\].RFW.BIT\[2\].FF D ) ( REGF\[28\].RFW.BIT\[2\].FF D ) ( REGF\[27\].RFW.BIT\[2\].FF D ) ( REGF\[26\].RFW.BIT\[2\].FF D )
      ( REGF\[25\].RFW.BIT\[2\].FF D ) ( REGF\[24\].RFW.BIT\[2\].FF D ) ( REGF\[23\].RFW.BIT\[2\].FF D ) ( REGF\[22\].RFW.BIT\[2\].FF D ) ( REGF\[21\].RFW.BIT\[2\].FF D ) ( REGF\[20\].RFW.BIT\[2\].FF D ) ( REGF\[1\].RFW.BIT\[2\].FF D ) ( REGF\[19\].RFW.BIT\[2\].FF D )
      ( REGF\[18\].RFW.BIT\[2\].FF D ) ( REGF\[17\].RFW.BIT\[2\].FF D ) ( REGF\[16\].RFW.BIT\[2\].FF D ) ( REGF\[15\].RFW.BIT\[2\].FF D ) ( REGF\[14\].RFW.BIT\[2\].FF D ) ( REGF\[13\].RFW.BIT\[2\].FF D ) ( REGF\[12\].RFW.BIT\[2\].FF D ) ( REGF\[11\].RFW.BIT\[2\].FF D )
      ( REGF\[10\].RFW.BIT\[2\].FF D ) + USE SIGNAL ;
    - DW[30] ( PIN DW[30] ) ( REGF\[9\].RFW.BIT\[30\].FF D ) ( REGF\[8\].RFW.BIT\[30\].FF D ) ( REGF\[7\].RFW.BIT\[30\].FF D ) ( REGF\[6\].RFW.BIT\[30\].FF D ) ( REGF\[5\].RFW.BIT\[30\].FF D ) ( REGF\[4\].RFW.BIT\[30\].FF D )
      ( REGF\[3\].RFW.BIT\[30\].FF D ) ( REGF\[31\].RFW.BIT\[30\].FF D ) ( REGF\[30\].RFW.BIT\[30\].FF D ) ( REGF\[2\].RFW.BIT\[30\].FF D ) ( REGF\[29\].RFW.BIT\[30\].FF D ) ( REGF\[28\].RFW.BIT\[30\].FF D ) ( REGF\[27\].RFW.BIT\[30\].FF D ) ( REGF\[26\].RFW.BIT\[30\].FF D )
      ( REGF\[25\].RFW.BIT\[30\].FF D ) ( REGF\[24\].RFW.BIT\[30\].FF D ) ( REGF\[23\].RFW.BIT\[30\].FF D ) ( REGF\[22\].RFW.BIT\[30\].FF D ) ( REGF\[21\].RFW.BIT\[30\].FF D ) ( REGF\[20\].RFW.BIT\[30\].FF D ) ( REGF\[1\].RFW.BIT\[30\].FF D ) ( REGF\[19\].RFW.BIT\[30\].FF D )
      ( REGF\[18\].RFW.BIT\[30\].FF D ) ( REGF\[17\].RFW.BIT\[30\].FF D ) ( REGF\[16\].RFW.BIT\[30\].FF D ) ( REGF\[15\].RFW.BIT\[30\].FF D ) ( REGF\[14\].RFW.BIT\[30\].FF D ) ( REGF\[13\].RFW.BIT\[30\].FF D ) ( REGF\[12\].RFW.BIT\[30\].FF D ) ( REGF\[11\].RFW.BIT\[30\].FF D )
      ( REGF\[10\].RFW.BIT\[30\].FF D ) + USE SIGNAL ;
    - DW[31] ( PIN DW[31] ) ( REGF\[9\].RFW.BIT\[31\].FF D ) ( REGF\[8\].RFW.BIT\[31\].FF D ) ( REGF\[7\].RFW.BIT\[31\].FF D ) ( REGF\[6\].RFW.BIT\[31\].FF D ) ( REGF\[5\].RFW.BIT\[31\].FF D ) ( REGF\[4\].RFW.BIT\[31\].FF D )
      ( REGF\[3\].RFW.BIT\[31\].FF D ) ( REGF\[31\].RFW.BIT\[31\].FF D ) ( REGF\[30\].RFW.BIT\[31\].FF D ) ( REGF\[2\].RFW.BIT\[31\].FF D ) ( REGF\[29\].RFW.BIT\[31\].FF D ) ( REGF\[28\].RFW.BIT\[31\].FF D ) ( REGF\[27\].RFW.BIT\[31\].FF D ) ( REGF\[26\].RFW.BIT\[31\].FF D )
      ( REGF\[25\].RFW.BIT\[31\].FF D ) ( REGF\[24\].RFW.BIT\[31\].FF D ) ( REGF\[23\].RFW.BIT\[31\].FF D ) ( REGF\[22\].RFW.BIT\[31\].FF D ) ( REGF\[21\].RFW.BIT\[31\].FF D ) ( REGF\[20\].RFW.BIT\[31\].FF D ) ( REGF\[1\].RFW.BIT\[31\].FF D ) ( REGF\[19\].RFW.BIT\[31\].FF D )
      ( REGF\[18\].RFW.BIT\[31\].FF D ) ( REGF\[17\].RFW.BIT\[31\].FF D ) ( REGF\[16\].RFW.BIT\[31\].FF D ) ( REGF\[15\].RFW.BIT\[31\].FF D ) ( REGF\[14\].RFW.BIT\[31\].FF D ) ( REGF\[13\].RFW.BIT\[31\].FF D ) ( REGF\[12\].RFW.BIT\[31\].FF D ) ( REGF\[11\].RFW.BIT\[31\].FF D )
      ( REGF\[10\].RFW.BIT\[31\].FF D ) + USE SIGNAL ;
    - DW[3] ( PIN DW[3] ) ( REGF\[9\].RFW.BIT\[3\].FF D ) ( REGF\[8\].RFW.BIT\[3\].FF D ) ( REGF\[7\].RFW.BIT\[3\].FF D ) ( REGF\[6\].RFW.BIT\[3\].FF D ) ( REGF\[5\].RFW.BIT\[3\].FF D ) ( REGF\[4\].RFW.BIT\[3\].FF D )
      ( REGF\[3\].RFW.BIT\[3\].FF D ) ( REGF\[31\].RFW.BIT\[3\].FF D ) ( REGF\[30\].RFW.BIT\[3\].FF D ) ( REGF\[2\].RFW.BIT\[3\].FF D ) ( REGF\[29\].RFW.BIT\[3\].FF D ) ( REGF\[28\].RFW.BIT\[3\].FF D ) ( REGF\[27\].RFW.BIT\[3\].FF D ) ( REGF\[26\].RFW.BIT\[3\].FF D )
      ( REGF\[25\].RFW.BIT\[3\].FF D ) ( REGF\[24\].RFW.BIT\[3\].FF D ) ( REGF\[23\].RFW.BIT\[3\].FF D ) ( REGF\[22\].RFW.BIT\[3\].FF D ) ( REGF\[21\].RFW.BIT\[3\].FF D ) ( REGF\[20\].RFW.BIT\[3\].FF D ) ( REGF\[1\].RFW.BIT\[3\].FF D ) ( REGF\[19\].RFW.BIT\[3\].FF D )
      ( REGF\[18\].RFW.BIT\[3\].FF D ) ( REGF\[17\].RFW.BIT\[3\].FF D ) ( REGF\[16\].RFW.BIT\[3\].FF D ) ( REGF\[15\].RFW.BIT\[3\].FF D ) ( REGF\[14\].RFW.BIT\[3\].FF D ) ( REGF\[13\].RFW.BIT\[3\].FF D ) ( REGF\[12\].RFW.BIT\[3\].FF D ) ( REGF\[11\].RFW.BIT\[3\].FF D )
      ( REGF\[10\].RFW.BIT\[3\].FF D ) + USE SIGNAL ;
    - DW[4] ( PIN DW[4] ) ( REGF\[9\].RFW.BIT\[4\].FF D ) ( REGF\[8\].RFW.BIT\[4\].FF D ) ( REGF\[7\].RFW.BIT\[4\].FF D ) ( REGF\[6\].RFW.BIT\[4\].FF D ) ( REGF\[5\].RFW.BIT\[4\].FF D ) ( REGF\[4\].RFW.BIT\[4\].FF D )
      ( REGF\[3\].RFW.BIT\[4\].FF D ) ( REGF\[31\].RFW.BIT\[4\].FF D ) ( REGF\[30\].RFW.BIT\[4\].FF D ) ( REGF\[2\].RFW.BIT\[4\].FF D ) ( REGF\[29\].RFW.BIT\[4\].FF D ) ( REGF\[28\].RFW.BIT\[4\].FF D ) ( REGF\[27\].RFW.BIT\[4\].FF D ) ( REGF\[26\].RFW.BIT\[4\].FF D )
      ( REGF\[25\].RFW.BIT\[4\].FF D ) ( REGF\[24\].RFW.BIT\[4\].FF D ) ( REGF\[23\].RFW.BIT\[4\].FF D ) ( REGF\[22\].RFW.BIT\[4\].FF D ) ( REGF\[21\].RFW.BIT\[4\].FF D ) ( REGF\[20\].RFW.BIT\[4\].FF D ) ( REGF\[1\].RFW.BIT\[4\].FF D ) ( REGF\[19\].RFW.BIT\[4\].FF D )
      ( REGF\[18\].RFW.BIT\[4\].FF D ) ( REGF\[17\].RFW.BIT\[4\].FF D ) ( REGF\[16\].RFW.BIT\[4\].FF D ) ( REGF\[15\].RFW.BIT\[4\].FF D ) ( REGF\[14\].RFW.BIT\[4\].FF D ) ( REGF\[13\].RFW.BIT\[4\].FF D ) ( REGF\[12\].RFW.BIT\[4\].FF D ) ( REGF\[11\].RFW.BIT\[4\].FF D )
      ( REGF\[10\].RFW.BIT\[4\].FF D ) + USE SIGNAL ;
    - DW[5] ( PIN DW[5] ) ( REGF\[9\].RFW.BIT\[5\].FF D ) ( REGF\[8\].RFW.BIT\[5\].FF D ) ( REGF\[7\].RFW.BIT\[5\].FF D ) ( REGF\[6\].RFW.BIT\[5\].FF D ) ( REGF\[5\].RFW.BIT\[5\].FF D ) ( REGF\[4\].RFW.BIT\[5\].FF D )
      ( REGF\[3\].RFW.BIT\[5\].FF D ) ( REGF\[31\].RFW.BIT\[5\].FF D ) ( REGF\[30\].RFW.BIT\[5\].FF D ) ( REGF\[2\].RFW.BIT\[5\].FF D ) ( REGF\[29\].RFW.BIT\[5\].FF D ) ( REGF\[28\].RFW.BIT\[5\].FF D ) ( REGF\[27\].RFW.BIT\[5\].FF D ) ( REGF\[26\].RFW.BIT\[5\].FF D )
      ( REGF\[25\].RFW.BIT\[5\].FF D ) ( REGF\[24\].RFW.BIT\[5\].FF D ) ( REGF\[23\].RFW.BIT\[5\].FF D ) ( REGF\[22\].RFW.BIT\[5\].FF D ) ( REGF\[21\].RFW.BIT\[5\].FF D ) ( REGF\[20\].RFW.BIT\[5\].FF D ) ( REGF\[1\].RFW.BIT\[5\].FF D ) ( REGF\[19\].RFW.BIT\[5\].FF D )
      ( REGF\[18\].RFW.BIT\[5\].FF D ) ( REGF\[17\].RFW.BIT\[5\].FF D ) ( REGF\[16\].RFW.BIT\[5\].FF D ) ( REGF\[15\].RFW.BIT\[5\].FF D ) ( REGF\[14\].RFW.BIT\[5\].FF D ) ( REGF\[13\].RFW.BIT\[5\].FF D ) ( REGF\[12\].RFW.BIT\[5\].FF D ) ( REGF\[11\].RFW.BIT\[5\].FF D )
      ( REGF\[10\].RFW.BIT\[5\].FF D ) + USE SIGNAL ;
    - DW[6] ( PIN DW[6] ) ( REGF\[9\].RFW.BIT\[6\].FF D ) ( REGF\[8\].RFW.BIT\[6\].FF D ) ( REGF\[7\].RFW.BIT\[6\].FF D ) ( REGF\[6\].RFW.BIT\[6\].FF D ) ( REGF\[5\].RFW.BIT\[6\].FF D ) ( REGF\[4\].RFW.BIT\[6\].FF D )
      ( REGF\[3\].RFW.BIT\[6\].FF D ) ( REGF\[31\].RFW.BIT\[6\].FF D ) ( REGF\[30\].RFW.BIT\[6\].FF D ) ( REGF\[2\].RFW.BIT\[6\].FF D ) ( REGF\[29\].RFW.BIT\[6\].FF D ) ( REGF\[28\].RFW.BIT\[6\].FF D ) ( REGF\[27\].RFW.BIT\[6\].FF D ) ( REGF\[26\].RFW.BIT\[6\].FF D )
      ( REGF\[25\].RFW.BIT\[6\].FF D ) ( REGF\[24\].RFW.BIT\[6\].FF D ) ( REGF\[23\].RFW.BIT\[6\].FF D ) ( REGF\[22\].RFW.BIT\[6\].FF D ) ( REGF\[21\].RFW.BIT\[6\].FF D ) ( REGF\[20\].RFW.BIT\[6\].FF D ) ( REGF\[1\].RFW.BIT\[6\].FF D ) ( REGF\[19\].RFW.BIT\[6\].FF D )
      ( REGF\[18\].RFW.BIT\[6\].FF D ) ( REGF\[17\].RFW.BIT\[6\].FF D ) ( REGF\[16\].RFW.BIT\[6\].FF D ) ( REGF\[15\].RFW.BIT\[6\].FF D ) ( REGF\[14\].RFW.BIT\[6\].FF D ) ( REGF\[13\].RFW.BIT\[6\].FF D ) ( REGF\[12\].RFW.BIT\[6\].FF D ) ( REGF\[11\].RFW.BIT\[6\].FF D )
      ( REGF\[10\].RFW.BIT\[6\].FF D ) + USE SIGNAL ;
    - DW[7] ( PIN DW[7] ) ( REGF\[9\].RFW.BIT\[7\].FF D ) ( REGF\[8\].RFW.BIT\[7\].FF D ) ( REGF\[7\].RFW.BIT\[7\].FF D ) ( REGF\[6\].RFW.BIT\[7\].FF D ) ( REGF\[5\].RFW.BIT\[7\].FF D ) ( REGF\[4\].RFW.BIT\[7\].FF D )
      ( REGF\[3\].RFW.BIT\[7\].FF D ) ( REGF\[31\].RFW.BIT\[7\].FF D ) ( REGF\[30\].RFW.BIT\[7\].FF D ) ( REGF\[2\].RFW.BIT\[7\].FF D ) ( REGF\[29\].RFW.BIT\[7\].FF D ) ( REGF\[28\].RFW.BIT\[7\].FF D ) ( REGF\[27\].RFW.BIT\[7\].FF D ) ( REGF\[26\].RFW.BIT\[7\].FF D )
      ( REGF\[25\].RFW.BIT\[7\].FF D ) ( REGF\[24\].RFW.BIT\[7\].FF D ) ( REGF\[23\].RFW.BIT\[7\].FF D ) ( REGF\[22\].RFW.BIT\[7\].FF D ) ( REGF\[21\].RFW.BIT\[7\].FF D ) ( REGF\[20\].RFW.BIT\[7\].FF D ) ( REGF\[1\].RFW.BIT\[7\].FF D ) ( REGF\[19\].RFW.BIT\[7\].FF D )
      ( REGF\[18\].RFW.BIT\[7\].FF D ) ( REGF\[17\].RFW.BIT\[7\].FF D ) ( REGF\[16\].RFW.BIT\[7\].FF D ) ( REGF\[15\].RFW.BIT\[7\].FF D ) ( REGF\[14\].RFW.BIT\[7\].FF D ) ( REGF\[13\].RFW.BIT\[7\].FF D ) ( REGF\[12\].RFW.BIT\[7\].FF D ) ( REGF\[11\].RFW.BIT\[7\].FF D )
      ( REGF\[10\].RFW.BIT\[7\].FF D ) + USE SIGNAL ;
    - DW[8] ( PIN DW[8] ) ( REGF\[9\].RFW.BIT\[8\].FF D ) ( REGF\[8\].RFW.BIT\[8\].FF D ) ( REGF\[7\].RFW.BIT\[8\].FF D ) ( REGF\[6\].RFW.BIT\[8\].FF D ) ( REGF\[5\].RFW.BIT\[8\].FF D ) ( REGF\[4\].RFW.BIT\[8\].FF D )
      ( REGF\[3\].RFW.BIT\[8\].FF D ) ( REGF\[31\].RFW.BIT\[8\].FF D ) ( REGF\[30\].RFW.BIT\[8\].FF D ) ( REGF\[2\].RFW.BIT\[8\].FF D ) ( REGF\[29\].RFW.BIT\[8\].FF D ) ( REGF\[28\].RFW.BIT\[8\].FF D ) ( REGF\[27\].RFW.BIT\[8\].FF D ) ( REGF\[26\].RFW.BIT\[8\].FF D )
      ( REGF\[25\].RFW.BIT\[8\].FF D ) ( REGF\[24\].RFW.BIT\[8\].FF D ) ( REGF\[23\].RFW.BIT\[8\].FF D ) ( REGF\[22\].RFW.BIT\[8\].FF D ) ( REGF\[21\].RFW.BIT\[8\].FF D ) ( REGF\[20\].RFW.BIT\[8\].FF D ) ( REGF\[1\].RFW.BIT\[8\].FF D ) ( REGF\[19\].RFW.BIT\[8\].FF D )
      ( REGF\[18\].RFW.BIT\[8\].FF D ) ( REGF\[17\].RFW.BIT\[8\].FF D ) ( REGF\[16\].RFW.BIT\[8\].FF D ) ( REGF\[15\].RFW.BIT\[8\].FF D ) ( REGF\[14\].RFW.BIT\[8\].FF D ) ( REGF\[13\].RFW.BIT\[8\].FF D ) ( REGF\[12\].RFW.BIT\[8\].FF D ) ( REGF\[11\].RFW.BIT\[8\].FF D )
      ( REGF\[10\].RFW.BIT\[8\].FF D ) + USE SIGNAL ;
    - DW[9] ( PIN DW[9] ) ( REGF\[9\].RFW.BIT\[9\].FF D ) ( REGF\[8\].RFW.BIT\[9\].FF D ) ( REGF\[7\].RFW.BIT\[9\].FF D ) ( REGF\[6\].RFW.BIT\[9\].FF D ) ( REGF\[5\].RFW.BIT\[9\].FF D ) ( REGF\[4\].RFW.BIT\[9\].FF D )
      ( REGF\[3\].RFW.BIT\[9\].FF D ) ( REGF\[31\].RFW.BIT\[9\].FF D ) ( REGF\[30\].RFW.BIT\[9\].FF D ) ( REGF\[2\].RFW.BIT\[9\].FF D ) ( REGF\[29\].RFW.BIT\[9\].FF D ) ( REGF\[28\].RFW.BIT\[9\].FF D ) ( REGF\[27\].RFW.BIT\[9\].FF D ) ( REGF\[26\].RFW.BIT\[9\].FF D )
      ( REGF\[25\].RFW.BIT\[9\].FF D ) ( REGF\[24\].RFW.BIT\[9\].FF D ) ( REGF\[23\].RFW.BIT\[9\].FF D ) ( REGF\[22\].RFW.BIT\[9\].FF D ) ( REGF\[21\].RFW.BIT\[9\].FF D ) ( REGF\[20\].RFW.BIT\[9\].FF D ) ( REGF\[1\].RFW.BIT\[9\].FF D ) ( REGF\[19\].RFW.BIT\[9\].FF D )
      ( REGF\[18\].RFW.BIT\[9\].FF D ) ( REGF\[17\].RFW.BIT\[9\].FF D ) ( REGF\[16\].RFW.BIT\[9\].FF D ) ( REGF\[15\].RFW.BIT\[9\].FF D ) ( REGF\[14\].RFW.BIT\[9\].FF D ) ( REGF\[13\].RFW.BIT\[9\].FF D ) ( REGF\[12\].RFW.BIT\[9\].FF D ) ( REGF\[11\].RFW.BIT\[9\].FF D )
      ( REGF\[10\].RFW.BIT\[9\].FF D ) + USE SIGNAL ;
    - RA[0] ( PIN RA[0] ) ( DEC0.D3.ABUF\[0\] A ) ( DEC0.D2.ABUF\[0\] A ) ( DEC0.D1.ABUF\[0\] A ) ( DEC0.D0.ABUF\[0\] A ) + USE SIGNAL ;
    - RA[1] ( PIN RA[1] ) ( DEC0.D3.ABUF\[1\] A ) ( DEC0.D2.ABUF\[1\] A ) ( DEC0.D1.ABUF\[1\] A ) ( DEC0.D0.ABUF\[1\] A ) + USE SIGNAL ;
    - RA[2] ( PIN RA[2] ) ( DEC0.D3.ABUF\[2\] A ) ( DEC0.D2.ABUF\[2\] A ) ( DEC0.D1.ABUF\[2\] A ) ( DEC0.D0.ABUF\[2\] A ) + USE SIGNAL ;
    - RA[3] ( PIN RA[3] ) ( DEC0.D.AND3 B ) ( DEC0.D.AND2 A_N ) ( DEC0.D.AND1 B ) ( DEC0.D.AND0 A ) + USE SIGNAL ;
    - RA[4] ( PIN RA[4] ) ( DEC0.D.AND3 A ) ( DEC0.D.AND2 B ) ( DEC0.D.AND1 A_N ) ( DEC0.D.AND0 B ) + USE SIGNAL ;
    - RB[0] ( PIN RB[0] ) ( DEC1.D3.ABUF\[0\] A ) ( DEC1.D2.ABUF\[0\] A ) ( DEC1.D1.ABUF\[0\] A ) ( DEC1.D0.ABUF\[0\] A ) + USE SIGNAL ;
    - RB[1] ( PIN RB[1] ) ( DEC1.D3.ABUF\[1\] A ) ( DEC1.D2.ABUF\[1\] A ) ( DEC1.D1.ABUF\[1\] A ) ( DEC1.D0.ABUF\[1\] A ) + USE SIGNAL ;
    - RB[2] ( PIN RB[2] ) ( DEC1.D3.ABUF\[2\] A ) ( DEC1.D2.ABUF\[2\] A ) ( DEC1.D1.ABUF\[2\] A ) ( DEC1.D0.ABUF\[2\] A ) + USE SIGNAL ;
    - RB[3] ( PIN RB[3] ) ( DEC1.D.AND3 B ) ( DEC1.D.AND2 A_N ) ( DEC1.D.AND1 B ) ( DEC1.D.AND0 A ) + USE SIGNAL ;
    - RB[4] ( PIN RB[4] ) ( DEC1.D.AND3 A ) ( DEC1.D.AND2 B ) ( DEC1.D.AND1 A_N ) ( DEC1.D.AND0 B ) + USE SIGNAL ;
    - REGF\[10\].RFW.GCLK\[0\] ( REGF\[10\].RFW.CG\[0\] GCLK ) ( REGF\[10\].RFW.BIT\[7\].FF CLK ) ( REGF\[10\].RFW.BIT\[6\].FF CLK ) ( REGF\[10\].RFW.BIT\[5\].FF CLK ) ( REGF\[10\].RFW.BIT\[4\].FF CLK ) ( REGF\[10\].RFW.BIT\[3\].FF CLK ) ( REGF\[10\].RFW.BIT\[2\].FF CLK )
      ( REGF\[10\].RFW.BIT\[1\].FF CLK ) ( REGF\[10\].RFW.BIT\[0\].FF CLK ) + USE SIGNAL ;
    - REGF\[10\].RFW.GCLK\[1\] ( REGF\[10\].RFW.CG\[1\] GCLK ) ( REGF\[10\].RFW.BIT\[9\].FF CLK ) ( REGF\[10\].RFW.BIT\[8\].FF CLK ) ( REGF\[10\].RFW.BIT\[15\].FF CLK ) ( REGF\[10\].RFW.BIT\[14\].FF CLK ) ( REGF\[10\].RFW.BIT\[13\].FF CLK ) ( REGF\[10\].RFW.BIT\[12\].FF CLK )
      ( REGF\[10\].RFW.BIT\[11\].FF CLK ) ( REGF\[10\].RFW.BIT\[10\].FF CLK ) + USE SIGNAL ;
    - REGF\[10\].RFW.GCLK\[2\] ( REGF\[10\].RFW.CG\[2\] GCLK ) ( REGF\[10\].RFW.BIT\[23\].FF CLK ) ( REGF\[10\].RFW.BIT\[22\].FF CLK ) ( REGF\[10\].RFW.BIT\[21\].FF CLK ) ( REGF\[10\].RFW.BIT\[20\].FF CLK ) ( REGF\[10\].RFW.BIT\[19\].FF CLK ) ( REGF\[10\].RFW.BIT\[18\].FF CLK )
      ( REGF\[10\].RFW.BIT\[17\].FF CLK ) ( REGF\[10\].RFW.BIT\[16\].FF CLK ) + USE SIGNAL ;
    - REGF\[10\].RFW.GCLK\[3\] ( REGF\[10\].RFW.CG\[3\] GCLK ) ( REGF\[10\].RFW.BIT\[31\].FF CLK ) ( REGF\[10\].RFW.BIT\[30\].FF CLK ) ( REGF\[10\].RFW.BIT\[29\].FF CLK ) ( REGF\[10\].RFW.BIT\[28\].FF CLK ) ( REGF\[10\].RFW.BIT\[27\].FF CLK ) ( REGF\[10\].RFW.BIT\[26\].FF CLK )
      ( REGF\[10\].RFW.BIT\[25\].FF CLK ) ( REGF\[10\].RFW.BIT\[24\].FF CLK ) + USE SIGNAL ;
    - REGF\[10\].RFW.SEL1 ( REGF\[10\].RFW.INV1\[3\] A ) ( REGF\[10\].RFW.INV1\[2\] A ) ( REGF\[10\].RFW.INV1\[1\] A ) ( REGF\[10\].RFW.INV1\[0\] A ) ( DEC0.D1.AND2 X ) + USE SIGNAL ;
    - REGF\[10\].RFW.SEL1_B\[0\] ( REGF\[10\].RFW.INV1\[0\] Y ) ( REGF\[10\].RFW.BIT\[7\].OBUF1 TE_B ) ( REGF\[10\].RFW.BIT\[6\].OBUF1 TE_B ) ( REGF\[10\].RFW.BIT\[5\].OBUF1 TE_B ) ( REGF\[10\].RFW.BIT\[4\].OBUF1 TE_B ) ( REGF\[10\].RFW.BIT\[3\].OBUF1 TE_B ) ( REGF\[10\].RFW.BIT\[2\].OBUF1 TE_B )
      ( REGF\[10\].RFW.BIT\[1\].OBUF1 TE_B ) ( REGF\[10\].RFW.BIT\[0\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[10\].RFW.SEL1_B\[1\] ( REGF\[10\].RFW.INV1\[1\] Y ) ( REGF\[10\].RFW.BIT\[9\].OBUF1 TE_B ) ( REGF\[10\].RFW.BIT\[8\].OBUF1 TE_B ) ( REGF\[10\].RFW.BIT\[15\].OBUF1 TE_B ) ( REGF\[10\].RFW.BIT\[14\].OBUF1 TE_B ) ( REGF\[10\].RFW.BIT\[13\].OBUF1 TE_B ) ( REGF\[10\].RFW.BIT\[12\].OBUF1 TE_B )
      ( REGF\[10\].RFW.BIT\[11\].OBUF1 TE_B ) ( REGF\[10\].RFW.BIT\[10\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[10\].RFW.SEL1_B\[2\] ( REGF\[10\].RFW.INV1\[2\] Y ) ( REGF\[10\].RFW.BIT\[23\].OBUF1 TE_B ) ( REGF\[10\].RFW.BIT\[22\].OBUF1 TE_B ) ( REGF\[10\].RFW.BIT\[21\].OBUF1 TE_B ) ( REGF\[10\].RFW.BIT\[20\].OBUF1 TE_B ) ( REGF\[10\].RFW.BIT\[19\].OBUF1 TE_B ) ( REGF\[10\].RFW.BIT\[18\].OBUF1 TE_B )
      ( REGF\[10\].RFW.BIT\[17\].OBUF1 TE_B ) ( REGF\[10\].RFW.BIT\[16\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[10\].RFW.SEL1_B\[3\] ( REGF\[10\].RFW.INV1\[3\] Y ) ( REGF\[10\].RFW.BIT\[31\].OBUF1 TE_B ) ( REGF\[10\].RFW.BIT\[30\].OBUF1 TE_B ) ( REGF\[10\].RFW.BIT\[29\].OBUF1 TE_B ) ( REGF\[10\].RFW.BIT\[28\].OBUF1 TE_B ) ( REGF\[10\].RFW.BIT\[27\].OBUF1 TE_B ) ( REGF\[10\].RFW.BIT\[26\].OBUF1 TE_B )
      ( REGF\[10\].RFW.BIT\[25\].OBUF1 TE_B ) ( REGF\[10\].RFW.BIT\[24\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[10\].RFW.SEL2 ( REGF\[10\].RFW.INV2\[3\] A ) ( REGF\[10\].RFW.INV2\[2\] A ) ( REGF\[10\].RFW.INV2\[1\] A ) ( REGF\[10\].RFW.INV2\[0\] A ) ( DEC1.D1.AND2 X ) + USE SIGNAL ;
    - REGF\[10\].RFW.SEL2_B\[0\] ( REGF\[10\].RFW.INV2\[0\] Y ) ( REGF\[10\].RFW.BIT\[7\].OBUF2 TE_B ) ( REGF\[10\].RFW.BIT\[6\].OBUF2 TE_B ) ( REGF\[10\].RFW.BIT\[5\].OBUF2 TE_B ) ( REGF\[10\].RFW.BIT\[4\].OBUF2 TE_B ) ( REGF\[10\].RFW.BIT\[3\].OBUF2 TE_B ) ( REGF\[10\].RFW.BIT\[2\].OBUF2 TE_B )
      ( REGF\[10\].RFW.BIT\[1\].OBUF2 TE_B ) ( REGF\[10\].RFW.BIT\[0\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[10\].RFW.SEL2_B\[1\] ( REGF\[10\].RFW.INV2\[1\] Y ) ( REGF\[10\].RFW.BIT\[9\].OBUF2 TE_B ) ( REGF\[10\].RFW.BIT\[8\].OBUF2 TE_B ) ( REGF\[10\].RFW.BIT\[15\].OBUF2 TE_B ) ( REGF\[10\].RFW.BIT\[14\].OBUF2 TE_B ) ( REGF\[10\].RFW.BIT\[13\].OBUF2 TE_B ) ( REGF\[10\].RFW.BIT\[12\].OBUF2 TE_B )
      ( REGF\[10\].RFW.BIT\[11\].OBUF2 TE_B ) ( REGF\[10\].RFW.BIT\[10\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[10\].RFW.SEL2_B\[2\] ( REGF\[10\].RFW.INV2\[2\] Y ) ( REGF\[10\].RFW.BIT\[23\].OBUF2 TE_B ) ( REGF\[10\].RFW.BIT\[22\].OBUF2 TE_B ) ( REGF\[10\].RFW.BIT\[21\].OBUF2 TE_B ) ( REGF\[10\].RFW.BIT\[20\].OBUF2 TE_B ) ( REGF\[10\].RFW.BIT\[19\].OBUF2 TE_B ) ( REGF\[10\].RFW.BIT\[18\].OBUF2 TE_B )
      ( REGF\[10\].RFW.BIT\[17\].OBUF2 TE_B ) ( REGF\[10\].RFW.BIT\[16\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[10\].RFW.SEL2_B\[3\] ( REGF\[10\].RFW.INV2\[3\] Y ) ( REGF\[10\].RFW.BIT\[31\].OBUF2 TE_B ) ( REGF\[10\].RFW.BIT\[30\].OBUF2 TE_B ) ( REGF\[10\].RFW.BIT\[29\].OBUF2 TE_B ) ( REGF\[10\].RFW.BIT\[28\].OBUF2 TE_B ) ( REGF\[10\].RFW.BIT\[27\].OBUF2 TE_B ) ( REGF\[10\].RFW.BIT\[26\].OBUF2 TE_B )
      ( REGF\[10\].RFW.BIT\[25\].OBUF2 TE_B ) ( REGF\[10\].RFW.BIT\[24\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[10\].RFW.SELW ( REGF\[10\].RFW.CGAND A ) ( DEC2.D1.AND2 X ) + USE SIGNAL ;
    - REGF\[10\].RFW.q_wire\[0\] ( REGF\[10\].RFW.BIT\[0\].OBUF2 A ) ( REGF\[10\].RFW.BIT\[0\].OBUF1 A ) ( REGF\[10\].RFW.BIT\[0\].FF Q ) + USE SIGNAL ;
    - REGF\[10\].RFW.q_wire\[10\] ( REGF\[10\].RFW.BIT\[10\].OBUF2 A ) ( REGF\[10\].RFW.BIT\[10\].OBUF1 A ) ( REGF\[10\].RFW.BIT\[10\].FF Q ) + USE SIGNAL ;
    - REGF\[10\].RFW.q_wire\[11\] ( REGF\[10\].RFW.BIT\[11\].OBUF2 A ) ( REGF\[10\].RFW.BIT\[11\].OBUF1 A ) ( REGF\[10\].RFW.BIT\[11\].FF Q ) + USE SIGNAL ;
    - REGF\[10\].RFW.q_wire\[12\] ( REGF\[10\].RFW.BIT\[12\].OBUF2 A ) ( REGF\[10\].RFW.BIT\[12\].OBUF1 A ) ( REGF\[10\].RFW.BIT\[12\].FF Q ) + USE SIGNAL ;
    - REGF\[10\].RFW.q_wire\[13\] ( REGF\[10\].RFW.BIT\[13\].OBUF2 A ) ( REGF\[10\].RFW.BIT\[13\].OBUF1 A ) ( REGF\[10\].RFW.BIT\[13\].FF Q ) + USE SIGNAL ;
    - REGF\[10\].RFW.q_wire\[14\] ( REGF\[10\].RFW.BIT\[14\].OBUF2 A ) ( REGF\[10\].RFW.BIT\[14\].OBUF1 A ) ( REGF\[10\].RFW.BIT\[14\].FF Q ) + USE SIGNAL ;
    - REGF\[10\].RFW.q_wire\[15\] ( REGF\[10\].RFW.BIT\[15\].OBUF2 A ) ( REGF\[10\].RFW.BIT\[15\].OBUF1 A ) ( REGF\[10\].RFW.BIT\[15\].FF Q ) + USE SIGNAL ;
    - REGF\[10\].RFW.q_wire\[16\] ( REGF\[10\].RFW.BIT\[16\].OBUF2 A ) ( REGF\[10\].RFW.BIT\[16\].OBUF1 A ) ( REGF\[10\].RFW.BIT\[16\].FF Q ) + USE SIGNAL ;
    - REGF\[10\].RFW.q_wire\[17\] ( REGF\[10\].RFW.BIT\[17\].OBUF2 A ) ( REGF\[10\].RFW.BIT\[17\].OBUF1 A ) ( REGF\[10\].RFW.BIT\[17\].FF Q ) + USE SIGNAL ;
    - REGF\[10\].RFW.q_wire\[18\] ( REGF\[10\].RFW.BIT\[18\].OBUF2 A ) ( REGF\[10\].RFW.BIT\[18\].OBUF1 A ) ( REGF\[10\].RFW.BIT\[18\].FF Q ) + USE SIGNAL ;
    - REGF\[10\].RFW.q_wire\[19\] ( REGF\[10\].RFW.BIT\[19\].OBUF2 A ) ( REGF\[10\].RFW.BIT\[19\].OBUF1 A ) ( REGF\[10\].RFW.BIT\[19\].FF Q ) + USE SIGNAL ;
    - REGF\[10\].RFW.q_wire\[1\] ( REGF\[10\].RFW.BIT\[1\].OBUF2 A ) ( REGF\[10\].RFW.BIT\[1\].OBUF1 A ) ( REGF\[10\].RFW.BIT\[1\].FF Q ) + USE SIGNAL ;
    - REGF\[10\].RFW.q_wire\[20\] ( REGF\[10\].RFW.BIT\[20\].OBUF2 A ) ( REGF\[10\].RFW.BIT\[20\].OBUF1 A ) ( REGF\[10\].RFW.BIT\[20\].FF Q ) + USE SIGNAL ;
    - REGF\[10\].RFW.q_wire\[21\] ( REGF\[10\].RFW.BIT\[21\].OBUF2 A ) ( REGF\[10\].RFW.BIT\[21\].OBUF1 A ) ( REGF\[10\].RFW.BIT\[21\].FF Q ) + USE SIGNAL ;
    - REGF\[10\].RFW.q_wire\[22\] ( REGF\[10\].RFW.BIT\[22\].OBUF2 A ) ( REGF\[10\].RFW.BIT\[22\].OBUF1 A ) ( REGF\[10\].RFW.BIT\[22\].FF Q ) + USE SIGNAL ;
    - REGF\[10\].RFW.q_wire\[23\] ( REGF\[10\].RFW.BIT\[23\].OBUF2 A ) ( REGF\[10\].RFW.BIT\[23\].OBUF1 A ) ( REGF\[10\].RFW.BIT\[23\].FF Q ) + USE SIGNAL ;
    - REGF\[10\].RFW.q_wire\[24\] ( REGF\[10\].RFW.BIT\[24\].OBUF2 A ) ( REGF\[10\].RFW.BIT\[24\].OBUF1 A ) ( REGF\[10\].RFW.BIT\[24\].FF Q ) + USE SIGNAL ;
    - REGF\[10\].RFW.q_wire\[25\] ( REGF\[10\].RFW.BIT\[25\].OBUF2 A ) ( REGF\[10\].RFW.BIT\[25\].OBUF1 A ) ( REGF\[10\].RFW.BIT\[25\].FF Q ) + USE SIGNAL ;
    - REGF\[10\].RFW.q_wire\[26\] ( REGF\[10\].RFW.BIT\[26\].OBUF2 A ) ( REGF\[10\].RFW.BIT\[26\].OBUF1 A ) ( REGF\[10\].RFW.BIT\[26\].FF Q ) + USE SIGNAL ;
    - REGF\[10\].RFW.q_wire\[27\] ( REGF\[10\].RFW.BIT\[27\].OBUF2 A ) ( REGF\[10\].RFW.BIT\[27\].OBUF1 A ) ( REGF\[10\].RFW.BIT\[27\].FF Q ) + USE SIGNAL ;
    - REGF\[10\].RFW.q_wire\[28\] ( REGF\[10\].RFW.BIT\[28\].OBUF2 A ) ( REGF\[10\].RFW.BIT\[28\].OBUF1 A ) ( REGF\[10\].RFW.BIT\[28\].FF Q ) + USE SIGNAL ;
    - REGF\[10\].RFW.q_wire\[29\] ( REGF\[10\].RFW.BIT\[29\].OBUF2 A ) ( REGF\[10\].RFW.BIT\[29\].OBUF1 A ) ( REGF\[10\].RFW.BIT\[29\].FF Q ) + USE SIGNAL ;
    - REGF\[10\].RFW.q_wire\[2\] ( REGF\[10\].RFW.BIT\[2\].OBUF2 A ) ( REGF\[10\].RFW.BIT\[2\].OBUF1 A ) ( REGF\[10\].RFW.BIT\[2\].FF Q ) + USE SIGNAL ;
    - REGF\[10\].RFW.q_wire\[30\] ( REGF\[10\].RFW.BIT\[30\].OBUF2 A ) ( REGF\[10\].RFW.BIT\[30\].OBUF1 A ) ( REGF\[10\].RFW.BIT\[30\].FF Q ) + USE SIGNAL ;
    - REGF\[10\].RFW.q_wire\[31\] ( REGF\[10\].RFW.BIT\[31\].OBUF2 A ) ( REGF\[10\].RFW.BIT\[31\].OBUF1 A ) ( REGF\[10\].RFW.BIT\[31\].FF Q ) + USE SIGNAL ;
    - REGF\[10\].RFW.q_wire\[3\] ( REGF\[10\].RFW.BIT\[3\].OBUF2 A ) ( REGF\[10\].RFW.BIT\[3\].OBUF1 A ) ( REGF\[10\].RFW.BIT\[3\].FF Q ) + USE SIGNAL ;
    - REGF\[10\].RFW.q_wire\[4\] ( REGF\[10\].RFW.BIT\[4\].OBUF2 A ) ( REGF\[10\].RFW.BIT\[4\].OBUF1 A ) ( REGF\[10\].RFW.BIT\[4\].FF Q ) + USE SIGNAL ;
    - REGF\[10\].RFW.q_wire\[5\] ( REGF\[10\].RFW.BIT\[5\].OBUF2 A ) ( REGF\[10\].RFW.BIT\[5\].OBUF1 A ) ( REGF\[10\].RFW.BIT\[5\].FF Q ) + USE SIGNAL ;
    - REGF\[10\].RFW.q_wire\[6\] ( REGF\[10\].RFW.BIT\[6\].OBUF2 A ) ( REGF\[10\].RFW.BIT\[6\].OBUF1 A ) ( REGF\[10\].RFW.BIT\[6\].FF Q ) + USE SIGNAL ;
    - REGF\[10\].RFW.q_wire\[7\] ( REGF\[10\].RFW.BIT\[7\].OBUF2 A ) ( REGF\[10\].RFW.BIT\[7\].OBUF1 A ) ( REGF\[10\].RFW.BIT\[7\].FF Q ) + USE SIGNAL ;
    - REGF\[10\].RFW.q_wire\[8\] ( REGF\[10\].RFW.BIT\[8\].OBUF2 A ) ( REGF\[10\].RFW.BIT\[8\].OBUF1 A ) ( REGF\[10\].RFW.BIT\[8\].FF Q ) + USE SIGNAL ;
    - REGF\[10\].RFW.q_wire\[9\] ( REGF\[10\].RFW.BIT\[9\].OBUF2 A ) ( REGF\[10\].RFW.BIT\[9\].OBUF1 A ) ( REGF\[10\].RFW.BIT\[9\].FF Q ) + USE SIGNAL ;
    - REGF\[10\].RFW.we_wire ( REGF\[10\].RFW.CG\[3\] GATE ) ( REGF\[10\].RFW.CG\[2\] GATE ) ( REGF\[10\].RFW.CG\[1\] GATE ) ( REGF\[10\].RFW.CG\[0\] GATE ) ( REGF\[10\].RFW.CGAND X ) + USE SIGNAL ;
    - REGF\[11\].RFW.GCLK\[0\] ( REGF\[11\].RFW.CG\[0\] GCLK ) ( REGF\[11\].RFW.BIT\[7\].FF CLK ) ( REGF\[11\].RFW.BIT\[6\].FF CLK ) ( REGF\[11\].RFW.BIT\[5\].FF CLK ) ( REGF\[11\].RFW.BIT\[4\].FF CLK ) ( REGF\[11\].RFW.BIT\[3\].FF CLK ) ( REGF\[11\].RFW.BIT\[2\].FF CLK )
      ( REGF\[11\].RFW.BIT\[1\].FF CLK ) ( REGF\[11\].RFW.BIT\[0\].FF CLK ) + USE SIGNAL ;
    - REGF\[11\].RFW.GCLK\[1\] ( REGF\[11\].RFW.CG\[1\] GCLK ) ( REGF\[11\].RFW.BIT\[9\].FF CLK ) ( REGF\[11\].RFW.BIT\[8\].FF CLK ) ( REGF\[11\].RFW.BIT\[15\].FF CLK ) ( REGF\[11\].RFW.BIT\[14\].FF CLK ) ( REGF\[11\].RFW.BIT\[13\].FF CLK ) ( REGF\[11\].RFW.BIT\[12\].FF CLK )
      ( REGF\[11\].RFW.BIT\[11\].FF CLK ) ( REGF\[11\].RFW.BIT\[10\].FF CLK ) + USE SIGNAL ;
    - REGF\[11\].RFW.GCLK\[2\] ( REGF\[11\].RFW.CG\[2\] GCLK ) ( REGF\[11\].RFW.BIT\[23\].FF CLK ) ( REGF\[11\].RFW.BIT\[22\].FF CLK ) ( REGF\[11\].RFW.BIT\[21\].FF CLK ) ( REGF\[11\].RFW.BIT\[20\].FF CLK ) ( REGF\[11\].RFW.BIT\[19\].FF CLK ) ( REGF\[11\].RFW.BIT\[18\].FF CLK )
      ( REGF\[11\].RFW.BIT\[17\].FF CLK ) ( REGF\[11\].RFW.BIT\[16\].FF CLK ) + USE SIGNAL ;
    - REGF\[11\].RFW.GCLK\[3\] ( REGF\[11\].RFW.CG\[3\] GCLK ) ( REGF\[11\].RFW.BIT\[31\].FF CLK ) ( REGF\[11\].RFW.BIT\[30\].FF CLK ) ( REGF\[11\].RFW.BIT\[29\].FF CLK ) ( REGF\[11\].RFW.BIT\[28\].FF CLK ) ( REGF\[11\].RFW.BIT\[27\].FF CLK ) ( REGF\[11\].RFW.BIT\[26\].FF CLK )
      ( REGF\[11\].RFW.BIT\[25\].FF CLK ) ( REGF\[11\].RFW.BIT\[24\].FF CLK ) + USE SIGNAL ;
    - REGF\[11\].RFW.SEL1 ( REGF\[11\].RFW.INV1\[3\] A ) ( REGF\[11\].RFW.INV1\[2\] A ) ( REGF\[11\].RFW.INV1\[1\] A ) ( REGF\[11\].RFW.INV1\[0\] A ) ( DEC0.D1.AND3 X ) + USE SIGNAL ;
    - REGF\[11\].RFW.SEL1_B\[0\] ( REGF\[11\].RFW.INV1\[0\] Y ) ( REGF\[11\].RFW.BIT\[7\].OBUF1 TE_B ) ( REGF\[11\].RFW.BIT\[6\].OBUF1 TE_B ) ( REGF\[11\].RFW.BIT\[5\].OBUF1 TE_B ) ( REGF\[11\].RFW.BIT\[4\].OBUF1 TE_B ) ( REGF\[11\].RFW.BIT\[3\].OBUF1 TE_B ) ( REGF\[11\].RFW.BIT\[2\].OBUF1 TE_B )
      ( REGF\[11\].RFW.BIT\[1\].OBUF1 TE_B ) ( REGF\[11\].RFW.BIT\[0\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[11\].RFW.SEL1_B\[1\] ( REGF\[11\].RFW.INV1\[1\] Y ) ( REGF\[11\].RFW.BIT\[9\].OBUF1 TE_B ) ( REGF\[11\].RFW.BIT\[8\].OBUF1 TE_B ) ( REGF\[11\].RFW.BIT\[15\].OBUF1 TE_B ) ( REGF\[11\].RFW.BIT\[14\].OBUF1 TE_B ) ( REGF\[11\].RFW.BIT\[13\].OBUF1 TE_B ) ( REGF\[11\].RFW.BIT\[12\].OBUF1 TE_B )
      ( REGF\[11\].RFW.BIT\[11\].OBUF1 TE_B ) ( REGF\[11\].RFW.BIT\[10\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[11\].RFW.SEL1_B\[2\] ( REGF\[11\].RFW.INV1\[2\] Y ) ( REGF\[11\].RFW.BIT\[23\].OBUF1 TE_B ) ( REGF\[11\].RFW.BIT\[22\].OBUF1 TE_B ) ( REGF\[11\].RFW.BIT\[21\].OBUF1 TE_B ) ( REGF\[11\].RFW.BIT\[20\].OBUF1 TE_B ) ( REGF\[11\].RFW.BIT\[19\].OBUF1 TE_B ) ( REGF\[11\].RFW.BIT\[18\].OBUF1 TE_B )
      ( REGF\[11\].RFW.BIT\[17\].OBUF1 TE_B ) ( REGF\[11\].RFW.BIT\[16\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[11\].RFW.SEL1_B\[3\] ( REGF\[11\].RFW.INV1\[3\] Y ) ( REGF\[11\].RFW.BIT\[31\].OBUF1 TE_B ) ( REGF\[11\].RFW.BIT\[30\].OBUF1 TE_B ) ( REGF\[11\].RFW.BIT\[29\].OBUF1 TE_B ) ( REGF\[11\].RFW.BIT\[28\].OBUF1 TE_B ) ( REGF\[11\].RFW.BIT\[27\].OBUF1 TE_B ) ( REGF\[11\].RFW.BIT\[26\].OBUF1 TE_B )
      ( REGF\[11\].RFW.BIT\[25\].OBUF1 TE_B ) ( REGF\[11\].RFW.BIT\[24\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[11\].RFW.SEL2 ( REGF\[11\].RFW.INV2\[3\] A ) ( REGF\[11\].RFW.INV2\[2\] A ) ( REGF\[11\].RFW.INV2\[1\] A ) ( REGF\[11\].RFW.INV2\[0\] A ) ( DEC1.D1.AND3 X ) + USE SIGNAL ;
    - REGF\[11\].RFW.SEL2_B\[0\] ( REGF\[11\].RFW.INV2\[0\] Y ) ( REGF\[11\].RFW.BIT\[7\].OBUF2 TE_B ) ( REGF\[11\].RFW.BIT\[6\].OBUF2 TE_B ) ( REGF\[11\].RFW.BIT\[5\].OBUF2 TE_B ) ( REGF\[11\].RFW.BIT\[4\].OBUF2 TE_B ) ( REGF\[11\].RFW.BIT\[3\].OBUF2 TE_B ) ( REGF\[11\].RFW.BIT\[2\].OBUF2 TE_B )
      ( REGF\[11\].RFW.BIT\[1\].OBUF2 TE_B ) ( REGF\[11\].RFW.BIT\[0\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[11\].RFW.SEL2_B\[1\] ( REGF\[11\].RFW.INV2\[1\] Y ) ( REGF\[11\].RFW.BIT\[9\].OBUF2 TE_B ) ( REGF\[11\].RFW.BIT\[8\].OBUF2 TE_B ) ( REGF\[11\].RFW.BIT\[15\].OBUF2 TE_B ) ( REGF\[11\].RFW.BIT\[14\].OBUF2 TE_B ) ( REGF\[11\].RFW.BIT\[13\].OBUF2 TE_B ) ( REGF\[11\].RFW.BIT\[12\].OBUF2 TE_B )
      ( REGF\[11\].RFW.BIT\[11\].OBUF2 TE_B ) ( REGF\[11\].RFW.BIT\[10\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[11\].RFW.SEL2_B\[2\] ( REGF\[11\].RFW.INV2\[2\] Y ) ( REGF\[11\].RFW.BIT\[23\].OBUF2 TE_B ) ( REGF\[11\].RFW.BIT\[22\].OBUF2 TE_B ) ( REGF\[11\].RFW.BIT\[21\].OBUF2 TE_B ) ( REGF\[11\].RFW.BIT\[20\].OBUF2 TE_B ) ( REGF\[11\].RFW.BIT\[19\].OBUF2 TE_B ) ( REGF\[11\].RFW.BIT\[18\].OBUF2 TE_B )
      ( REGF\[11\].RFW.BIT\[17\].OBUF2 TE_B ) ( REGF\[11\].RFW.BIT\[16\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[11\].RFW.SEL2_B\[3\] ( REGF\[11\].RFW.INV2\[3\] Y ) ( REGF\[11\].RFW.BIT\[31\].OBUF2 TE_B ) ( REGF\[11\].RFW.BIT\[30\].OBUF2 TE_B ) ( REGF\[11\].RFW.BIT\[29\].OBUF2 TE_B ) ( REGF\[11\].RFW.BIT\[28\].OBUF2 TE_B ) ( REGF\[11\].RFW.BIT\[27\].OBUF2 TE_B ) ( REGF\[11\].RFW.BIT\[26\].OBUF2 TE_B )
      ( REGF\[11\].RFW.BIT\[25\].OBUF2 TE_B ) ( REGF\[11\].RFW.BIT\[24\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[11\].RFW.SELW ( REGF\[11\].RFW.CGAND A ) ( DEC2.D1.AND3 X ) + USE SIGNAL ;
    - REGF\[11\].RFW.q_wire\[0\] ( REGF\[11\].RFW.BIT\[0\].OBUF2 A ) ( REGF\[11\].RFW.BIT\[0\].OBUF1 A ) ( REGF\[11\].RFW.BIT\[0\].FF Q ) + USE SIGNAL ;
    - REGF\[11\].RFW.q_wire\[10\] ( REGF\[11\].RFW.BIT\[10\].OBUF2 A ) ( REGF\[11\].RFW.BIT\[10\].OBUF1 A ) ( REGF\[11\].RFW.BIT\[10\].FF Q ) + USE SIGNAL ;
    - REGF\[11\].RFW.q_wire\[11\] ( REGF\[11\].RFW.BIT\[11\].OBUF2 A ) ( REGF\[11\].RFW.BIT\[11\].OBUF1 A ) ( REGF\[11\].RFW.BIT\[11\].FF Q ) + USE SIGNAL ;
    - REGF\[11\].RFW.q_wire\[12\] ( REGF\[11\].RFW.BIT\[12\].OBUF2 A ) ( REGF\[11\].RFW.BIT\[12\].OBUF1 A ) ( REGF\[11\].RFW.BIT\[12\].FF Q ) + USE SIGNAL ;
    - REGF\[11\].RFW.q_wire\[13\] ( REGF\[11\].RFW.BIT\[13\].OBUF2 A ) ( REGF\[11\].RFW.BIT\[13\].OBUF1 A ) ( REGF\[11\].RFW.BIT\[13\].FF Q ) + USE SIGNAL ;
    - REGF\[11\].RFW.q_wire\[14\] ( REGF\[11\].RFW.BIT\[14\].OBUF2 A ) ( REGF\[11\].RFW.BIT\[14\].OBUF1 A ) ( REGF\[11\].RFW.BIT\[14\].FF Q ) + USE SIGNAL ;
    - REGF\[11\].RFW.q_wire\[15\] ( REGF\[11\].RFW.BIT\[15\].OBUF2 A ) ( REGF\[11\].RFW.BIT\[15\].OBUF1 A ) ( REGF\[11\].RFW.BIT\[15\].FF Q ) + USE SIGNAL ;
    - REGF\[11\].RFW.q_wire\[16\] ( REGF\[11\].RFW.BIT\[16\].OBUF2 A ) ( REGF\[11\].RFW.BIT\[16\].OBUF1 A ) ( REGF\[11\].RFW.BIT\[16\].FF Q ) + USE SIGNAL ;
    - REGF\[11\].RFW.q_wire\[17\] ( REGF\[11\].RFW.BIT\[17\].OBUF2 A ) ( REGF\[11\].RFW.BIT\[17\].OBUF1 A ) ( REGF\[11\].RFW.BIT\[17\].FF Q ) + USE SIGNAL ;
    - REGF\[11\].RFW.q_wire\[18\] ( REGF\[11\].RFW.BIT\[18\].OBUF2 A ) ( REGF\[11\].RFW.BIT\[18\].OBUF1 A ) ( REGF\[11\].RFW.BIT\[18\].FF Q ) + USE SIGNAL ;
    - REGF\[11\].RFW.q_wire\[19\] ( REGF\[11\].RFW.BIT\[19\].OBUF2 A ) ( REGF\[11\].RFW.BIT\[19\].OBUF1 A ) ( REGF\[11\].RFW.BIT\[19\].FF Q ) + USE SIGNAL ;
    - REGF\[11\].RFW.q_wire\[1\] ( REGF\[11\].RFW.BIT\[1\].OBUF2 A ) ( REGF\[11\].RFW.BIT\[1\].OBUF1 A ) ( REGF\[11\].RFW.BIT\[1\].FF Q ) + USE SIGNAL ;
    - REGF\[11\].RFW.q_wire\[20\] ( REGF\[11\].RFW.BIT\[20\].OBUF2 A ) ( REGF\[11\].RFW.BIT\[20\].OBUF1 A ) ( REGF\[11\].RFW.BIT\[20\].FF Q ) + USE SIGNAL ;
    - REGF\[11\].RFW.q_wire\[21\] ( REGF\[11\].RFW.BIT\[21\].OBUF2 A ) ( REGF\[11\].RFW.BIT\[21\].OBUF1 A ) ( REGF\[11\].RFW.BIT\[21\].FF Q ) + USE SIGNAL ;
    - REGF\[11\].RFW.q_wire\[22\] ( REGF\[11\].RFW.BIT\[22\].OBUF2 A ) ( REGF\[11\].RFW.BIT\[22\].OBUF1 A ) ( REGF\[11\].RFW.BIT\[22\].FF Q ) + USE SIGNAL ;
    - REGF\[11\].RFW.q_wire\[23\] ( REGF\[11\].RFW.BIT\[23\].OBUF2 A ) ( REGF\[11\].RFW.BIT\[23\].OBUF1 A ) ( REGF\[11\].RFW.BIT\[23\].FF Q ) + USE SIGNAL ;
    - REGF\[11\].RFW.q_wire\[24\] ( REGF\[11\].RFW.BIT\[24\].OBUF2 A ) ( REGF\[11\].RFW.BIT\[24\].OBUF1 A ) ( REGF\[11\].RFW.BIT\[24\].FF Q ) + USE SIGNAL ;
    - REGF\[11\].RFW.q_wire\[25\] ( REGF\[11\].RFW.BIT\[25\].OBUF2 A ) ( REGF\[11\].RFW.BIT\[25\].OBUF1 A ) ( REGF\[11\].RFW.BIT\[25\].FF Q ) + USE SIGNAL ;
    - REGF\[11\].RFW.q_wire\[26\] ( REGF\[11\].RFW.BIT\[26\].OBUF2 A ) ( REGF\[11\].RFW.BIT\[26\].OBUF1 A ) ( REGF\[11\].RFW.BIT\[26\].FF Q ) + USE SIGNAL ;
    - REGF\[11\].RFW.q_wire\[27\] ( REGF\[11\].RFW.BIT\[27\].OBUF2 A ) ( REGF\[11\].RFW.BIT\[27\].OBUF1 A ) ( REGF\[11\].RFW.BIT\[27\].FF Q ) + USE SIGNAL ;
    - REGF\[11\].RFW.q_wire\[28\] ( REGF\[11\].RFW.BIT\[28\].OBUF2 A ) ( REGF\[11\].RFW.BIT\[28\].OBUF1 A ) ( REGF\[11\].RFW.BIT\[28\].FF Q ) + USE SIGNAL ;
    - REGF\[11\].RFW.q_wire\[29\] ( REGF\[11\].RFW.BIT\[29\].OBUF2 A ) ( REGF\[11\].RFW.BIT\[29\].OBUF1 A ) ( REGF\[11\].RFW.BIT\[29\].FF Q ) + USE SIGNAL ;
    - REGF\[11\].RFW.q_wire\[2\] ( REGF\[11\].RFW.BIT\[2\].OBUF2 A ) ( REGF\[11\].RFW.BIT\[2\].OBUF1 A ) ( REGF\[11\].RFW.BIT\[2\].FF Q ) + USE SIGNAL ;
    - REGF\[11\].RFW.q_wire\[30\] ( REGF\[11\].RFW.BIT\[30\].OBUF2 A ) ( REGF\[11\].RFW.BIT\[30\].OBUF1 A ) ( REGF\[11\].RFW.BIT\[30\].FF Q ) + USE SIGNAL ;
    - REGF\[11\].RFW.q_wire\[31\] ( REGF\[11\].RFW.BIT\[31\].OBUF2 A ) ( REGF\[11\].RFW.BIT\[31\].OBUF1 A ) ( REGF\[11\].RFW.BIT\[31\].FF Q ) + USE SIGNAL ;
    - REGF\[11\].RFW.q_wire\[3\] ( REGF\[11\].RFW.BIT\[3\].OBUF2 A ) ( REGF\[11\].RFW.BIT\[3\].OBUF1 A ) ( REGF\[11\].RFW.BIT\[3\].FF Q ) + USE SIGNAL ;
    - REGF\[11\].RFW.q_wire\[4\] ( REGF\[11\].RFW.BIT\[4\].OBUF2 A ) ( REGF\[11\].RFW.BIT\[4\].OBUF1 A ) ( REGF\[11\].RFW.BIT\[4\].FF Q ) + USE SIGNAL ;
    - REGF\[11\].RFW.q_wire\[5\] ( REGF\[11\].RFW.BIT\[5\].OBUF2 A ) ( REGF\[11\].RFW.BIT\[5\].OBUF1 A ) ( REGF\[11\].RFW.BIT\[5\].FF Q ) + USE SIGNAL ;
    - REGF\[11\].RFW.q_wire\[6\] ( REGF\[11\].RFW.BIT\[6\].OBUF2 A ) ( REGF\[11\].RFW.BIT\[6\].OBUF1 A ) ( REGF\[11\].RFW.BIT\[6\].FF Q ) + USE SIGNAL ;
    - REGF\[11\].RFW.q_wire\[7\] ( REGF\[11\].RFW.BIT\[7\].OBUF2 A ) ( REGF\[11\].RFW.BIT\[7\].OBUF1 A ) ( REGF\[11\].RFW.BIT\[7\].FF Q ) + USE SIGNAL ;
    - REGF\[11\].RFW.q_wire\[8\] ( REGF\[11\].RFW.BIT\[8\].OBUF2 A ) ( REGF\[11\].RFW.BIT\[8\].OBUF1 A ) ( REGF\[11\].RFW.BIT\[8\].FF Q ) + USE SIGNAL ;
    - REGF\[11\].RFW.q_wire\[9\] ( REGF\[11\].RFW.BIT\[9\].OBUF2 A ) ( REGF\[11\].RFW.BIT\[9\].OBUF1 A ) ( REGF\[11\].RFW.BIT\[9\].FF Q ) + USE SIGNAL ;
    - REGF\[11\].RFW.we_wire ( REGF\[11\].RFW.CG\[3\] GATE ) ( REGF\[11\].RFW.CG\[2\] GATE ) ( REGF\[11\].RFW.CG\[1\] GATE ) ( REGF\[11\].RFW.CG\[0\] GATE ) ( REGF\[11\].RFW.CGAND X ) + USE SIGNAL ;
    - REGF\[12\].RFW.GCLK\[0\] ( REGF\[12\].RFW.CG\[0\] GCLK ) ( REGF\[12\].RFW.BIT\[7\].FF CLK ) ( REGF\[12\].RFW.BIT\[6\].FF CLK ) ( REGF\[12\].RFW.BIT\[5\].FF CLK ) ( REGF\[12\].RFW.BIT\[4\].FF CLK ) ( REGF\[12\].RFW.BIT\[3\].FF CLK ) ( REGF\[12\].RFW.BIT\[2\].FF CLK )
      ( REGF\[12\].RFW.BIT\[1\].FF CLK ) ( REGF\[12\].RFW.BIT\[0\].FF CLK ) + USE SIGNAL ;
    - REGF\[12\].RFW.GCLK\[1\] ( REGF\[12\].RFW.CG\[1\] GCLK ) ( REGF\[12\].RFW.BIT\[9\].FF CLK ) ( REGF\[12\].RFW.BIT\[8\].FF CLK ) ( REGF\[12\].RFW.BIT\[15\].FF CLK ) ( REGF\[12\].RFW.BIT\[14\].FF CLK ) ( REGF\[12\].RFW.BIT\[13\].FF CLK ) ( REGF\[12\].RFW.BIT\[12\].FF CLK )
      ( REGF\[12\].RFW.BIT\[11\].FF CLK ) ( REGF\[12\].RFW.BIT\[10\].FF CLK ) + USE SIGNAL ;
    - REGF\[12\].RFW.GCLK\[2\] ( REGF\[12\].RFW.CG\[2\] GCLK ) ( REGF\[12\].RFW.BIT\[23\].FF CLK ) ( REGF\[12\].RFW.BIT\[22\].FF CLK ) ( REGF\[12\].RFW.BIT\[21\].FF CLK ) ( REGF\[12\].RFW.BIT\[20\].FF CLK ) ( REGF\[12\].RFW.BIT\[19\].FF CLK ) ( REGF\[12\].RFW.BIT\[18\].FF CLK )
      ( REGF\[12\].RFW.BIT\[17\].FF CLK ) ( REGF\[12\].RFW.BIT\[16\].FF CLK ) + USE SIGNAL ;
    - REGF\[12\].RFW.GCLK\[3\] ( REGF\[12\].RFW.CG\[3\] GCLK ) ( REGF\[12\].RFW.BIT\[31\].FF CLK ) ( REGF\[12\].RFW.BIT\[30\].FF CLK ) ( REGF\[12\].RFW.BIT\[29\].FF CLK ) ( REGF\[12\].RFW.BIT\[28\].FF CLK ) ( REGF\[12\].RFW.BIT\[27\].FF CLK ) ( REGF\[12\].RFW.BIT\[26\].FF CLK )
      ( REGF\[12\].RFW.BIT\[25\].FF CLK ) ( REGF\[12\].RFW.BIT\[24\].FF CLK ) + USE SIGNAL ;
    - REGF\[12\].RFW.SEL1 ( REGF\[12\].RFW.INV1\[3\] A ) ( REGF\[12\].RFW.INV1\[2\] A ) ( REGF\[12\].RFW.INV1\[1\] A ) ( REGF\[12\].RFW.INV1\[0\] A ) ( DEC0.D1.AND4 X ) + USE SIGNAL ;
    - REGF\[12\].RFW.SEL1_B\[0\] ( REGF\[12\].RFW.INV1\[0\] Y ) ( REGF\[12\].RFW.BIT\[7\].OBUF1 TE_B ) ( REGF\[12\].RFW.BIT\[6\].OBUF1 TE_B ) ( REGF\[12\].RFW.BIT\[5\].OBUF1 TE_B ) ( REGF\[12\].RFW.BIT\[4\].OBUF1 TE_B ) ( REGF\[12\].RFW.BIT\[3\].OBUF1 TE_B ) ( REGF\[12\].RFW.BIT\[2\].OBUF1 TE_B )
      ( REGF\[12\].RFW.BIT\[1\].OBUF1 TE_B ) ( REGF\[12\].RFW.BIT\[0\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[12\].RFW.SEL1_B\[1\] ( REGF\[12\].RFW.INV1\[1\] Y ) ( REGF\[12\].RFW.BIT\[9\].OBUF1 TE_B ) ( REGF\[12\].RFW.BIT\[8\].OBUF1 TE_B ) ( REGF\[12\].RFW.BIT\[15\].OBUF1 TE_B ) ( REGF\[12\].RFW.BIT\[14\].OBUF1 TE_B ) ( REGF\[12\].RFW.BIT\[13\].OBUF1 TE_B ) ( REGF\[12\].RFW.BIT\[12\].OBUF1 TE_B )
      ( REGF\[12\].RFW.BIT\[11\].OBUF1 TE_B ) ( REGF\[12\].RFW.BIT\[10\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[12\].RFW.SEL1_B\[2\] ( REGF\[12\].RFW.INV1\[2\] Y ) ( REGF\[12\].RFW.BIT\[23\].OBUF1 TE_B ) ( REGF\[12\].RFW.BIT\[22\].OBUF1 TE_B ) ( REGF\[12\].RFW.BIT\[21\].OBUF1 TE_B ) ( REGF\[12\].RFW.BIT\[20\].OBUF1 TE_B ) ( REGF\[12\].RFW.BIT\[19\].OBUF1 TE_B ) ( REGF\[12\].RFW.BIT\[18\].OBUF1 TE_B )
      ( REGF\[12\].RFW.BIT\[17\].OBUF1 TE_B ) ( REGF\[12\].RFW.BIT\[16\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[12\].RFW.SEL1_B\[3\] ( REGF\[12\].RFW.INV1\[3\] Y ) ( REGF\[12\].RFW.BIT\[31\].OBUF1 TE_B ) ( REGF\[12\].RFW.BIT\[30\].OBUF1 TE_B ) ( REGF\[12\].RFW.BIT\[29\].OBUF1 TE_B ) ( REGF\[12\].RFW.BIT\[28\].OBUF1 TE_B ) ( REGF\[12\].RFW.BIT\[27\].OBUF1 TE_B ) ( REGF\[12\].RFW.BIT\[26\].OBUF1 TE_B )
      ( REGF\[12\].RFW.BIT\[25\].OBUF1 TE_B ) ( REGF\[12\].RFW.BIT\[24\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[12\].RFW.SEL2 ( REGF\[12\].RFW.INV2\[3\] A ) ( REGF\[12\].RFW.INV2\[2\] A ) ( REGF\[12\].RFW.INV2\[1\] A ) ( REGF\[12\].RFW.INV2\[0\] A ) ( DEC1.D1.AND4 X ) + USE SIGNAL ;
    - REGF\[12\].RFW.SEL2_B\[0\] ( REGF\[12\].RFW.INV2\[0\] Y ) ( REGF\[12\].RFW.BIT\[7\].OBUF2 TE_B ) ( REGF\[12\].RFW.BIT\[6\].OBUF2 TE_B ) ( REGF\[12\].RFW.BIT\[5\].OBUF2 TE_B ) ( REGF\[12\].RFW.BIT\[4\].OBUF2 TE_B ) ( REGF\[12\].RFW.BIT\[3\].OBUF2 TE_B ) ( REGF\[12\].RFW.BIT\[2\].OBUF2 TE_B )
      ( REGF\[12\].RFW.BIT\[1\].OBUF2 TE_B ) ( REGF\[12\].RFW.BIT\[0\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[12\].RFW.SEL2_B\[1\] ( REGF\[12\].RFW.INV2\[1\] Y ) ( REGF\[12\].RFW.BIT\[9\].OBUF2 TE_B ) ( REGF\[12\].RFW.BIT\[8\].OBUF2 TE_B ) ( REGF\[12\].RFW.BIT\[15\].OBUF2 TE_B ) ( REGF\[12\].RFW.BIT\[14\].OBUF2 TE_B ) ( REGF\[12\].RFW.BIT\[13\].OBUF2 TE_B ) ( REGF\[12\].RFW.BIT\[12\].OBUF2 TE_B )
      ( REGF\[12\].RFW.BIT\[11\].OBUF2 TE_B ) ( REGF\[12\].RFW.BIT\[10\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[12\].RFW.SEL2_B\[2\] ( REGF\[12\].RFW.INV2\[2\] Y ) ( REGF\[12\].RFW.BIT\[23\].OBUF2 TE_B ) ( REGF\[12\].RFW.BIT\[22\].OBUF2 TE_B ) ( REGF\[12\].RFW.BIT\[21\].OBUF2 TE_B ) ( REGF\[12\].RFW.BIT\[20\].OBUF2 TE_B ) ( REGF\[12\].RFW.BIT\[19\].OBUF2 TE_B ) ( REGF\[12\].RFW.BIT\[18\].OBUF2 TE_B )
      ( REGF\[12\].RFW.BIT\[17\].OBUF2 TE_B ) ( REGF\[12\].RFW.BIT\[16\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[12\].RFW.SEL2_B\[3\] ( REGF\[12\].RFW.INV2\[3\] Y ) ( REGF\[12\].RFW.BIT\[31\].OBUF2 TE_B ) ( REGF\[12\].RFW.BIT\[30\].OBUF2 TE_B ) ( REGF\[12\].RFW.BIT\[29\].OBUF2 TE_B ) ( REGF\[12\].RFW.BIT\[28\].OBUF2 TE_B ) ( REGF\[12\].RFW.BIT\[27\].OBUF2 TE_B ) ( REGF\[12\].RFW.BIT\[26\].OBUF2 TE_B )
      ( REGF\[12\].RFW.BIT\[25\].OBUF2 TE_B ) ( REGF\[12\].RFW.BIT\[24\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[12\].RFW.SELW ( REGF\[12\].RFW.CGAND A ) ( DEC2.D1.AND4 X ) + USE SIGNAL ;
    - REGF\[12\].RFW.q_wire\[0\] ( REGF\[12\].RFW.BIT\[0\].OBUF2 A ) ( REGF\[12\].RFW.BIT\[0\].OBUF1 A ) ( REGF\[12\].RFW.BIT\[0\].FF Q ) + USE SIGNAL ;
    - REGF\[12\].RFW.q_wire\[10\] ( REGF\[12\].RFW.BIT\[10\].OBUF2 A ) ( REGF\[12\].RFW.BIT\[10\].OBUF1 A ) ( REGF\[12\].RFW.BIT\[10\].FF Q ) + USE SIGNAL ;
    - REGF\[12\].RFW.q_wire\[11\] ( REGF\[12\].RFW.BIT\[11\].OBUF2 A ) ( REGF\[12\].RFW.BIT\[11\].OBUF1 A ) ( REGF\[12\].RFW.BIT\[11\].FF Q ) + USE SIGNAL ;
    - REGF\[12\].RFW.q_wire\[12\] ( REGF\[12\].RFW.BIT\[12\].OBUF2 A ) ( REGF\[12\].RFW.BIT\[12\].OBUF1 A ) ( REGF\[12\].RFW.BIT\[12\].FF Q ) + USE SIGNAL ;
    - REGF\[12\].RFW.q_wire\[13\] ( REGF\[12\].RFW.BIT\[13\].OBUF2 A ) ( REGF\[12\].RFW.BIT\[13\].OBUF1 A ) ( REGF\[12\].RFW.BIT\[13\].FF Q ) + USE SIGNAL ;
    - REGF\[12\].RFW.q_wire\[14\] ( REGF\[12\].RFW.BIT\[14\].OBUF2 A ) ( REGF\[12\].RFW.BIT\[14\].OBUF1 A ) ( REGF\[12\].RFW.BIT\[14\].FF Q ) + USE SIGNAL ;
    - REGF\[12\].RFW.q_wire\[15\] ( REGF\[12\].RFW.BIT\[15\].OBUF2 A ) ( REGF\[12\].RFW.BIT\[15\].OBUF1 A ) ( REGF\[12\].RFW.BIT\[15\].FF Q ) + USE SIGNAL ;
    - REGF\[12\].RFW.q_wire\[16\] ( REGF\[12\].RFW.BIT\[16\].OBUF2 A ) ( REGF\[12\].RFW.BIT\[16\].OBUF1 A ) ( REGF\[12\].RFW.BIT\[16\].FF Q ) + USE SIGNAL ;
    - REGF\[12\].RFW.q_wire\[17\] ( REGF\[12\].RFW.BIT\[17\].OBUF2 A ) ( REGF\[12\].RFW.BIT\[17\].OBUF1 A ) ( REGF\[12\].RFW.BIT\[17\].FF Q ) + USE SIGNAL ;
    - REGF\[12\].RFW.q_wire\[18\] ( REGF\[12\].RFW.BIT\[18\].OBUF2 A ) ( REGF\[12\].RFW.BIT\[18\].OBUF1 A ) ( REGF\[12\].RFW.BIT\[18\].FF Q ) + USE SIGNAL ;
    - REGF\[12\].RFW.q_wire\[19\] ( REGF\[12\].RFW.BIT\[19\].OBUF2 A ) ( REGF\[12\].RFW.BIT\[19\].OBUF1 A ) ( REGF\[12\].RFW.BIT\[19\].FF Q ) + USE SIGNAL ;
    - REGF\[12\].RFW.q_wire\[1\] ( REGF\[12\].RFW.BIT\[1\].OBUF2 A ) ( REGF\[12\].RFW.BIT\[1\].OBUF1 A ) ( REGF\[12\].RFW.BIT\[1\].FF Q ) + USE SIGNAL ;
    - REGF\[12\].RFW.q_wire\[20\] ( REGF\[12\].RFW.BIT\[20\].OBUF2 A ) ( REGF\[12\].RFW.BIT\[20\].OBUF1 A ) ( REGF\[12\].RFW.BIT\[20\].FF Q ) + USE SIGNAL ;
    - REGF\[12\].RFW.q_wire\[21\] ( REGF\[12\].RFW.BIT\[21\].OBUF2 A ) ( REGF\[12\].RFW.BIT\[21\].OBUF1 A ) ( REGF\[12\].RFW.BIT\[21\].FF Q ) + USE SIGNAL ;
    - REGF\[12\].RFW.q_wire\[22\] ( REGF\[12\].RFW.BIT\[22\].OBUF2 A ) ( REGF\[12\].RFW.BIT\[22\].OBUF1 A ) ( REGF\[12\].RFW.BIT\[22\].FF Q ) + USE SIGNAL ;
    - REGF\[12\].RFW.q_wire\[23\] ( REGF\[12\].RFW.BIT\[23\].OBUF2 A ) ( REGF\[12\].RFW.BIT\[23\].OBUF1 A ) ( REGF\[12\].RFW.BIT\[23\].FF Q ) + USE SIGNAL ;
    - REGF\[12\].RFW.q_wire\[24\] ( REGF\[12\].RFW.BIT\[24\].OBUF2 A ) ( REGF\[12\].RFW.BIT\[24\].OBUF1 A ) ( REGF\[12\].RFW.BIT\[24\].FF Q ) + USE SIGNAL ;
    - REGF\[12\].RFW.q_wire\[25\] ( REGF\[12\].RFW.BIT\[25\].OBUF2 A ) ( REGF\[12\].RFW.BIT\[25\].OBUF1 A ) ( REGF\[12\].RFW.BIT\[25\].FF Q ) + USE SIGNAL ;
    - REGF\[12\].RFW.q_wire\[26\] ( REGF\[12\].RFW.BIT\[26\].OBUF2 A ) ( REGF\[12\].RFW.BIT\[26\].OBUF1 A ) ( REGF\[12\].RFW.BIT\[26\].FF Q ) + USE SIGNAL ;
    - REGF\[12\].RFW.q_wire\[27\] ( REGF\[12\].RFW.BIT\[27\].OBUF2 A ) ( REGF\[12\].RFW.BIT\[27\].OBUF1 A ) ( REGF\[12\].RFW.BIT\[27\].FF Q ) + USE SIGNAL ;
    - REGF\[12\].RFW.q_wire\[28\] ( REGF\[12\].RFW.BIT\[28\].OBUF2 A ) ( REGF\[12\].RFW.BIT\[28\].OBUF1 A ) ( REGF\[12\].RFW.BIT\[28\].FF Q ) + USE SIGNAL ;
    - REGF\[12\].RFW.q_wire\[29\] ( REGF\[12\].RFW.BIT\[29\].OBUF2 A ) ( REGF\[12\].RFW.BIT\[29\].OBUF1 A ) ( REGF\[12\].RFW.BIT\[29\].FF Q ) + USE SIGNAL ;
    - REGF\[12\].RFW.q_wire\[2\] ( REGF\[12\].RFW.BIT\[2\].OBUF2 A ) ( REGF\[12\].RFW.BIT\[2\].OBUF1 A ) ( REGF\[12\].RFW.BIT\[2\].FF Q ) + USE SIGNAL ;
    - REGF\[12\].RFW.q_wire\[30\] ( REGF\[12\].RFW.BIT\[30\].OBUF2 A ) ( REGF\[12\].RFW.BIT\[30\].OBUF1 A ) ( REGF\[12\].RFW.BIT\[30\].FF Q ) + USE SIGNAL ;
    - REGF\[12\].RFW.q_wire\[31\] ( REGF\[12\].RFW.BIT\[31\].OBUF2 A ) ( REGF\[12\].RFW.BIT\[31\].OBUF1 A ) ( REGF\[12\].RFW.BIT\[31\].FF Q ) + USE SIGNAL ;
    - REGF\[12\].RFW.q_wire\[3\] ( REGF\[12\].RFW.BIT\[3\].OBUF2 A ) ( REGF\[12\].RFW.BIT\[3\].OBUF1 A ) ( REGF\[12\].RFW.BIT\[3\].FF Q ) + USE SIGNAL ;
    - REGF\[12\].RFW.q_wire\[4\] ( REGF\[12\].RFW.BIT\[4\].OBUF2 A ) ( REGF\[12\].RFW.BIT\[4\].OBUF1 A ) ( REGF\[12\].RFW.BIT\[4\].FF Q ) + USE SIGNAL ;
    - REGF\[12\].RFW.q_wire\[5\] ( REGF\[12\].RFW.BIT\[5\].OBUF2 A ) ( REGF\[12\].RFW.BIT\[5\].OBUF1 A ) ( REGF\[12\].RFW.BIT\[5\].FF Q ) + USE SIGNAL ;
    - REGF\[12\].RFW.q_wire\[6\] ( REGF\[12\].RFW.BIT\[6\].OBUF2 A ) ( REGF\[12\].RFW.BIT\[6\].OBUF1 A ) ( REGF\[12\].RFW.BIT\[6\].FF Q ) + USE SIGNAL ;
    - REGF\[12\].RFW.q_wire\[7\] ( REGF\[12\].RFW.BIT\[7\].OBUF2 A ) ( REGF\[12\].RFW.BIT\[7\].OBUF1 A ) ( REGF\[12\].RFW.BIT\[7\].FF Q ) + USE SIGNAL ;
    - REGF\[12\].RFW.q_wire\[8\] ( REGF\[12\].RFW.BIT\[8\].OBUF2 A ) ( REGF\[12\].RFW.BIT\[8\].OBUF1 A ) ( REGF\[12\].RFW.BIT\[8\].FF Q ) + USE SIGNAL ;
    - REGF\[12\].RFW.q_wire\[9\] ( REGF\[12\].RFW.BIT\[9\].OBUF2 A ) ( REGF\[12\].RFW.BIT\[9\].OBUF1 A ) ( REGF\[12\].RFW.BIT\[9\].FF Q ) + USE SIGNAL ;
    - REGF\[12\].RFW.we_wire ( REGF\[12\].RFW.CG\[3\] GATE ) ( REGF\[12\].RFW.CG\[2\] GATE ) ( REGF\[12\].RFW.CG\[1\] GATE ) ( REGF\[12\].RFW.CG\[0\] GATE ) ( REGF\[12\].RFW.CGAND X ) + USE SIGNAL ;
    - REGF\[13\].RFW.GCLK\[0\] ( REGF\[13\].RFW.CG\[0\] GCLK ) ( REGF\[13\].RFW.BIT\[7\].FF CLK ) ( REGF\[13\].RFW.BIT\[6\].FF CLK ) ( REGF\[13\].RFW.BIT\[5\].FF CLK ) ( REGF\[13\].RFW.BIT\[4\].FF CLK ) ( REGF\[13\].RFW.BIT\[3\].FF CLK ) ( REGF\[13\].RFW.BIT\[2\].FF CLK )
      ( REGF\[13\].RFW.BIT\[1\].FF CLK ) ( REGF\[13\].RFW.BIT\[0\].FF CLK ) + USE SIGNAL ;
    - REGF\[13\].RFW.GCLK\[1\] ( REGF\[13\].RFW.CG\[1\] GCLK ) ( REGF\[13\].RFW.BIT\[9\].FF CLK ) ( REGF\[13\].RFW.BIT\[8\].FF CLK ) ( REGF\[13\].RFW.BIT\[15\].FF CLK ) ( REGF\[13\].RFW.BIT\[14\].FF CLK ) ( REGF\[13\].RFW.BIT\[13\].FF CLK ) ( REGF\[13\].RFW.BIT\[12\].FF CLK )
      ( REGF\[13\].RFW.BIT\[11\].FF CLK ) ( REGF\[13\].RFW.BIT\[10\].FF CLK ) + USE SIGNAL ;
    - REGF\[13\].RFW.GCLK\[2\] ( REGF\[13\].RFW.CG\[2\] GCLK ) ( REGF\[13\].RFW.BIT\[23\].FF CLK ) ( REGF\[13\].RFW.BIT\[22\].FF CLK ) ( REGF\[13\].RFW.BIT\[21\].FF CLK ) ( REGF\[13\].RFW.BIT\[20\].FF CLK ) ( REGF\[13\].RFW.BIT\[19\].FF CLK ) ( REGF\[13\].RFW.BIT\[18\].FF CLK )
      ( REGF\[13\].RFW.BIT\[17\].FF CLK ) ( REGF\[13\].RFW.BIT\[16\].FF CLK ) + USE SIGNAL ;
    - REGF\[13\].RFW.GCLK\[3\] ( REGF\[13\].RFW.CG\[3\] GCLK ) ( REGF\[13\].RFW.BIT\[31\].FF CLK ) ( REGF\[13\].RFW.BIT\[30\].FF CLK ) ( REGF\[13\].RFW.BIT\[29\].FF CLK ) ( REGF\[13\].RFW.BIT\[28\].FF CLK ) ( REGF\[13\].RFW.BIT\[27\].FF CLK ) ( REGF\[13\].RFW.BIT\[26\].FF CLK )
      ( REGF\[13\].RFW.BIT\[25\].FF CLK ) ( REGF\[13\].RFW.BIT\[24\].FF CLK ) + USE SIGNAL ;
    - REGF\[13\].RFW.SEL1 ( REGF\[13\].RFW.INV1\[3\] A ) ( REGF\[13\].RFW.INV1\[2\] A ) ( REGF\[13\].RFW.INV1\[1\] A ) ( REGF\[13\].RFW.INV1\[0\] A ) ( DEC0.D1.AND5 X ) + USE SIGNAL ;
    - REGF\[13\].RFW.SEL1_B\[0\] ( REGF\[13\].RFW.INV1\[0\] Y ) ( REGF\[13\].RFW.BIT\[7\].OBUF1 TE_B ) ( REGF\[13\].RFW.BIT\[6\].OBUF1 TE_B ) ( REGF\[13\].RFW.BIT\[5\].OBUF1 TE_B ) ( REGF\[13\].RFW.BIT\[4\].OBUF1 TE_B ) ( REGF\[13\].RFW.BIT\[3\].OBUF1 TE_B ) ( REGF\[13\].RFW.BIT\[2\].OBUF1 TE_B )
      ( REGF\[13\].RFW.BIT\[1\].OBUF1 TE_B ) ( REGF\[13\].RFW.BIT\[0\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[13\].RFW.SEL1_B\[1\] ( REGF\[13\].RFW.INV1\[1\] Y ) ( REGF\[13\].RFW.BIT\[9\].OBUF1 TE_B ) ( REGF\[13\].RFW.BIT\[8\].OBUF1 TE_B ) ( REGF\[13\].RFW.BIT\[15\].OBUF1 TE_B ) ( REGF\[13\].RFW.BIT\[14\].OBUF1 TE_B ) ( REGF\[13\].RFW.BIT\[13\].OBUF1 TE_B ) ( REGF\[13\].RFW.BIT\[12\].OBUF1 TE_B )
      ( REGF\[13\].RFW.BIT\[11\].OBUF1 TE_B ) ( REGF\[13\].RFW.BIT\[10\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[13\].RFW.SEL1_B\[2\] ( REGF\[13\].RFW.INV1\[2\] Y ) ( REGF\[13\].RFW.BIT\[23\].OBUF1 TE_B ) ( REGF\[13\].RFW.BIT\[22\].OBUF1 TE_B ) ( REGF\[13\].RFW.BIT\[21\].OBUF1 TE_B ) ( REGF\[13\].RFW.BIT\[20\].OBUF1 TE_B ) ( REGF\[13\].RFW.BIT\[19\].OBUF1 TE_B ) ( REGF\[13\].RFW.BIT\[18\].OBUF1 TE_B )
      ( REGF\[13\].RFW.BIT\[17\].OBUF1 TE_B ) ( REGF\[13\].RFW.BIT\[16\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[13\].RFW.SEL1_B\[3\] ( REGF\[13\].RFW.INV1\[3\] Y ) ( REGF\[13\].RFW.BIT\[31\].OBUF1 TE_B ) ( REGF\[13\].RFW.BIT\[30\].OBUF1 TE_B ) ( REGF\[13\].RFW.BIT\[29\].OBUF1 TE_B ) ( REGF\[13\].RFW.BIT\[28\].OBUF1 TE_B ) ( REGF\[13\].RFW.BIT\[27\].OBUF1 TE_B ) ( REGF\[13\].RFW.BIT\[26\].OBUF1 TE_B )
      ( REGF\[13\].RFW.BIT\[25\].OBUF1 TE_B ) ( REGF\[13\].RFW.BIT\[24\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[13\].RFW.SEL2 ( REGF\[13\].RFW.INV2\[3\] A ) ( REGF\[13\].RFW.INV2\[2\] A ) ( REGF\[13\].RFW.INV2\[1\] A ) ( REGF\[13\].RFW.INV2\[0\] A ) ( DEC1.D1.AND5 X ) + USE SIGNAL ;
    - REGF\[13\].RFW.SEL2_B\[0\] ( REGF\[13\].RFW.INV2\[0\] Y ) ( REGF\[13\].RFW.BIT\[7\].OBUF2 TE_B ) ( REGF\[13\].RFW.BIT\[6\].OBUF2 TE_B ) ( REGF\[13\].RFW.BIT\[5\].OBUF2 TE_B ) ( REGF\[13\].RFW.BIT\[4\].OBUF2 TE_B ) ( REGF\[13\].RFW.BIT\[3\].OBUF2 TE_B ) ( REGF\[13\].RFW.BIT\[2\].OBUF2 TE_B )
      ( REGF\[13\].RFW.BIT\[1\].OBUF2 TE_B ) ( REGF\[13\].RFW.BIT\[0\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[13\].RFW.SEL2_B\[1\] ( REGF\[13\].RFW.INV2\[1\] Y ) ( REGF\[13\].RFW.BIT\[9\].OBUF2 TE_B ) ( REGF\[13\].RFW.BIT\[8\].OBUF2 TE_B ) ( REGF\[13\].RFW.BIT\[15\].OBUF2 TE_B ) ( REGF\[13\].RFW.BIT\[14\].OBUF2 TE_B ) ( REGF\[13\].RFW.BIT\[13\].OBUF2 TE_B ) ( REGF\[13\].RFW.BIT\[12\].OBUF2 TE_B )
      ( REGF\[13\].RFW.BIT\[11\].OBUF2 TE_B ) ( REGF\[13\].RFW.BIT\[10\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[13\].RFW.SEL2_B\[2\] ( REGF\[13\].RFW.INV2\[2\] Y ) ( REGF\[13\].RFW.BIT\[23\].OBUF2 TE_B ) ( REGF\[13\].RFW.BIT\[22\].OBUF2 TE_B ) ( REGF\[13\].RFW.BIT\[21\].OBUF2 TE_B ) ( REGF\[13\].RFW.BIT\[20\].OBUF2 TE_B ) ( REGF\[13\].RFW.BIT\[19\].OBUF2 TE_B ) ( REGF\[13\].RFW.BIT\[18\].OBUF2 TE_B )
      ( REGF\[13\].RFW.BIT\[17\].OBUF2 TE_B ) ( REGF\[13\].RFW.BIT\[16\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[13\].RFW.SEL2_B\[3\] ( REGF\[13\].RFW.INV2\[3\] Y ) ( REGF\[13\].RFW.BIT\[31\].OBUF2 TE_B ) ( REGF\[13\].RFW.BIT\[30\].OBUF2 TE_B ) ( REGF\[13\].RFW.BIT\[29\].OBUF2 TE_B ) ( REGF\[13\].RFW.BIT\[28\].OBUF2 TE_B ) ( REGF\[13\].RFW.BIT\[27\].OBUF2 TE_B ) ( REGF\[13\].RFW.BIT\[26\].OBUF2 TE_B )
      ( REGF\[13\].RFW.BIT\[25\].OBUF2 TE_B ) ( REGF\[13\].RFW.BIT\[24\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[13\].RFW.SELW ( REGF\[13\].RFW.CGAND A ) ( DEC2.D1.AND5 X ) + USE SIGNAL ;
    - REGF\[13\].RFW.q_wire\[0\] ( REGF\[13\].RFW.BIT\[0\].OBUF2 A ) ( REGF\[13\].RFW.BIT\[0\].OBUF1 A ) ( REGF\[13\].RFW.BIT\[0\].FF Q ) + USE SIGNAL ;
    - REGF\[13\].RFW.q_wire\[10\] ( REGF\[13\].RFW.BIT\[10\].OBUF2 A ) ( REGF\[13\].RFW.BIT\[10\].OBUF1 A ) ( REGF\[13\].RFW.BIT\[10\].FF Q ) + USE SIGNAL ;
    - REGF\[13\].RFW.q_wire\[11\] ( REGF\[13\].RFW.BIT\[11\].OBUF2 A ) ( REGF\[13\].RFW.BIT\[11\].OBUF1 A ) ( REGF\[13\].RFW.BIT\[11\].FF Q ) + USE SIGNAL ;
    - REGF\[13\].RFW.q_wire\[12\] ( REGF\[13\].RFW.BIT\[12\].OBUF2 A ) ( REGF\[13\].RFW.BIT\[12\].OBUF1 A ) ( REGF\[13\].RFW.BIT\[12\].FF Q ) + USE SIGNAL ;
    - REGF\[13\].RFW.q_wire\[13\] ( REGF\[13\].RFW.BIT\[13\].OBUF2 A ) ( REGF\[13\].RFW.BIT\[13\].OBUF1 A ) ( REGF\[13\].RFW.BIT\[13\].FF Q ) + USE SIGNAL ;
    - REGF\[13\].RFW.q_wire\[14\] ( REGF\[13\].RFW.BIT\[14\].OBUF2 A ) ( REGF\[13\].RFW.BIT\[14\].OBUF1 A ) ( REGF\[13\].RFW.BIT\[14\].FF Q ) + USE SIGNAL ;
    - REGF\[13\].RFW.q_wire\[15\] ( REGF\[13\].RFW.BIT\[15\].OBUF2 A ) ( REGF\[13\].RFW.BIT\[15\].OBUF1 A ) ( REGF\[13\].RFW.BIT\[15\].FF Q ) + USE SIGNAL ;
    - REGF\[13\].RFW.q_wire\[16\] ( REGF\[13\].RFW.BIT\[16\].OBUF2 A ) ( REGF\[13\].RFW.BIT\[16\].OBUF1 A ) ( REGF\[13\].RFW.BIT\[16\].FF Q ) + USE SIGNAL ;
    - REGF\[13\].RFW.q_wire\[17\] ( REGF\[13\].RFW.BIT\[17\].OBUF2 A ) ( REGF\[13\].RFW.BIT\[17\].OBUF1 A ) ( REGF\[13\].RFW.BIT\[17\].FF Q ) + USE SIGNAL ;
    - REGF\[13\].RFW.q_wire\[18\] ( REGF\[13\].RFW.BIT\[18\].OBUF2 A ) ( REGF\[13\].RFW.BIT\[18\].OBUF1 A ) ( REGF\[13\].RFW.BIT\[18\].FF Q ) + USE SIGNAL ;
    - REGF\[13\].RFW.q_wire\[19\] ( REGF\[13\].RFW.BIT\[19\].OBUF2 A ) ( REGF\[13\].RFW.BIT\[19\].OBUF1 A ) ( REGF\[13\].RFW.BIT\[19\].FF Q ) + USE SIGNAL ;
    - REGF\[13\].RFW.q_wire\[1\] ( REGF\[13\].RFW.BIT\[1\].OBUF2 A ) ( REGF\[13\].RFW.BIT\[1\].OBUF1 A ) ( REGF\[13\].RFW.BIT\[1\].FF Q ) + USE SIGNAL ;
    - REGF\[13\].RFW.q_wire\[20\] ( REGF\[13\].RFW.BIT\[20\].OBUF2 A ) ( REGF\[13\].RFW.BIT\[20\].OBUF1 A ) ( REGF\[13\].RFW.BIT\[20\].FF Q ) + USE SIGNAL ;
    - REGF\[13\].RFW.q_wire\[21\] ( REGF\[13\].RFW.BIT\[21\].OBUF2 A ) ( REGF\[13\].RFW.BIT\[21\].OBUF1 A ) ( REGF\[13\].RFW.BIT\[21\].FF Q ) + USE SIGNAL ;
    - REGF\[13\].RFW.q_wire\[22\] ( REGF\[13\].RFW.BIT\[22\].OBUF2 A ) ( REGF\[13\].RFW.BIT\[22\].OBUF1 A ) ( REGF\[13\].RFW.BIT\[22\].FF Q ) + USE SIGNAL ;
    - REGF\[13\].RFW.q_wire\[23\] ( REGF\[13\].RFW.BIT\[23\].OBUF2 A ) ( REGF\[13\].RFW.BIT\[23\].OBUF1 A ) ( REGF\[13\].RFW.BIT\[23\].FF Q ) + USE SIGNAL ;
    - REGF\[13\].RFW.q_wire\[24\] ( REGF\[13\].RFW.BIT\[24\].OBUF2 A ) ( REGF\[13\].RFW.BIT\[24\].OBUF1 A ) ( REGF\[13\].RFW.BIT\[24\].FF Q ) + USE SIGNAL ;
    - REGF\[13\].RFW.q_wire\[25\] ( REGF\[13\].RFW.BIT\[25\].OBUF2 A ) ( REGF\[13\].RFW.BIT\[25\].OBUF1 A ) ( REGF\[13\].RFW.BIT\[25\].FF Q ) + USE SIGNAL ;
    - REGF\[13\].RFW.q_wire\[26\] ( REGF\[13\].RFW.BIT\[26\].OBUF2 A ) ( REGF\[13\].RFW.BIT\[26\].OBUF1 A ) ( REGF\[13\].RFW.BIT\[26\].FF Q ) + USE SIGNAL ;
    - REGF\[13\].RFW.q_wire\[27\] ( REGF\[13\].RFW.BIT\[27\].OBUF2 A ) ( REGF\[13\].RFW.BIT\[27\].OBUF1 A ) ( REGF\[13\].RFW.BIT\[27\].FF Q ) + USE SIGNAL ;
    - REGF\[13\].RFW.q_wire\[28\] ( REGF\[13\].RFW.BIT\[28\].OBUF2 A ) ( REGF\[13\].RFW.BIT\[28\].OBUF1 A ) ( REGF\[13\].RFW.BIT\[28\].FF Q ) + USE SIGNAL ;
    - REGF\[13\].RFW.q_wire\[29\] ( REGF\[13\].RFW.BIT\[29\].OBUF2 A ) ( REGF\[13\].RFW.BIT\[29\].OBUF1 A ) ( REGF\[13\].RFW.BIT\[29\].FF Q ) + USE SIGNAL ;
    - REGF\[13\].RFW.q_wire\[2\] ( REGF\[13\].RFW.BIT\[2\].OBUF2 A ) ( REGF\[13\].RFW.BIT\[2\].OBUF1 A ) ( REGF\[13\].RFW.BIT\[2\].FF Q ) + USE SIGNAL ;
    - REGF\[13\].RFW.q_wire\[30\] ( REGF\[13\].RFW.BIT\[30\].OBUF2 A ) ( REGF\[13\].RFW.BIT\[30\].OBUF1 A ) ( REGF\[13\].RFW.BIT\[30\].FF Q ) + USE SIGNAL ;
    - REGF\[13\].RFW.q_wire\[31\] ( REGF\[13\].RFW.BIT\[31\].OBUF2 A ) ( REGF\[13\].RFW.BIT\[31\].OBUF1 A ) ( REGF\[13\].RFW.BIT\[31\].FF Q ) + USE SIGNAL ;
    - REGF\[13\].RFW.q_wire\[3\] ( REGF\[13\].RFW.BIT\[3\].OBUF2 A ) ( REGF\[13\].RFW.BIT\[3\].OBUF1 A ) ( REGF\[13\].RFW.BIT\[3\].FF Q ) + USE SIGNAL ;
    - REGF\[13\].RFW.q_wire\[4\] ( REGF\[13\].RFW.BIT\[4\].OBUF2 A ) ( REGF\[13\].RFW.BIT\[4\].OBUF1 A ) ( REGF\[13\].RFW.BIT\[4\].FF Q ) + USE SIGNAL ;
    - REGF\[13\].RFW.q_wire\[5\] ( REGF\[13\].RFW.BIT\[5\].OBUF2 A ) ( REGF\[13\].RFW.BIT\[5\].OBUF1 A ) ( REGF\[13\].RFW.BIT\[5\].FF Q ) + USE SIGNAL ;
    - REGF\[13\].RFW.q_wire\[6\] ( REGF\[13\].RFW.BIT\[6\].OBUF2 A ) ( REGF\[13\].RFW.BIT\[6\].OBUF1 A ) ( REGF\[13\].RFW.BIT\[6\].FF Q ) + USE SIGNAL ;
    - REGF\[13\].RFW.q_wire\[7\] ( REGF\[13\].RFW.BIT\[7\].OBUF2 A ) ( REGF\[13\].RFW.BIT\[7\].OBUF1 A ) ( REGF\[13\].RFW.BIT\[7\].FF Q ) + USE SIGNAL ;
    - REGF\[13\].RFW.q_wire\[8\] ( REGF\[13\].RFW.BIT\[8\].OBUF2 A ) ( REGF\[13\].RFW.BIT\[8\].OBUF1 A ) ( REGF\[13\].RFW.BIT\[8\].FF Q ) + USE SIGNAL ;
    - REGF\[13\].RFW.q_wire\[9\] ( REGF\[13\].RFW.BIT\[9\].OBUF2 A ) ( REGF\[13\].RFW.BIT\[9\].OBUF1 A ) ( REGF\[13\].RFW.BIT\[9\].FF Q ) + USE SIGNAL ;
    - REGF\[13\].RFW.we_wire ( REGF\[13\].RFW.CG\[3\] GATE ) ( REGF\[13\].RFW.CG\[2\] GATE ) ( REGF\[13\].RFW.CG\[1\] GATE ) ( REGF\[13\].RFW.CG\[0\] GATE ) ( REGF\[13\].RFW.CGAND X ) + USE SIGNAL ;
    - REGF\[14\].RFW.GCLK\[0\] ( REGF\[14\].RFW.CG\[0\] GCLK ) ( REGF\[14\].RFW.BIT\[7\].FF CLK ) ( REGF\[14\].RFW.BIT\[6\].FF CLK ) ( REGF\[14\].RFW.BIT\[5\].FF CLK ) ( REGF\[14\].RFW.BIT\[4\].FF CLK ) ( REGF\[14\].RFW.BIT\[3\].FF CLK ) ( REGF\[14\].RFW.BIT\[2\].FF CLK )
      ( REGF\[14\].RFW.BIT\[1\].FF CLK ) ( REGF\[14\].RFW.BIT\[0\].FF CLK ) + USE SIGNAL ;
    - REGF\[14\].RFW.GCLK\[1\] ( REGF\[14\].RFW.CG\[1\] GCLK ) ( REGF\[14\].RFW.BIT\[9\].FF CLK ) ( REGF\[14\].RFW.BIT\[8\].FF CLK ) ( REGF\[14\].RFW.BIT\[15\].FF CLK ) ( REGF\[14\].RFW.BIT\[14\].FF CLK ) ( REGF\[14\].RFW.BIT\[13\].FF CLK ) ( REGF\[14\].RFW.BIT\[12\].FF CLK )
      ( REGF\[14\].RFW.BIT\[11\].FF CLK ) ( REGF\[14\].RFW.BIT\[10\].FF CLK ) + USE SIGNAL ;
    - REGF\[14\].RFW.GCLK\[2\] ( REGF\[14\].RFW.CG\[2\] GCLK ) ( REGF\[14\].RFW.BIT\[23\].FF CLK ) ( REGF\[14\].RFW.BIT\[22\].FF CLK ) ( REGF\[14\].RFW.BIT\[21\].FF CLK ) ( REGF\[14\].RFW.BIT\[20\].FF CLK ) ( REGF\[14\].RFW.BIT\[19\].FF CLK ) ( REGF\[14\].RFW.BIT\[18\].FF CLK )
      ( REGF\[14\].RFW.BIT\[17\].FF CLK ) ( REGF\[14\].RFW.BIT\[16\].FF CLK ) + USE SIGNAL ;
    - REGF\[14\].RFW.GCLK\[3\] ( REGF\[14\].RFW.CG\[3\] GCLK ) ( REGF\[14\].RFW.BIT\[31\].FF CLK ) ( REGF\[14\].RFW.BIT\[30\].FF CLK ) ( REGF\[14\].RFW.BIT\[29\].FF CLK ) ( REGF\[14\].RFW.BIT\[28\].FF CLK ) ( REGF\[14\].RFW.BIT\[27\].FF CLK ) ( REGF\[14\].RFW.BIT\[26\].FF CLK )
      ( REGF\[14\].RFW.BIT\[25\].FF CLK ) ( REGF\[14\].RFW.BIT\[24\].FF CLK ) + USE SIGNAL ;
    - REGF\[14\].RFW.SEL1 ( REGF\[14\].RFW.INV1\[3\] A ) ( REGF\[14\].RFW.INV1\[2\] A ) ( REGF\[14\].RFW.INV1\[1\] A ) ( REGF\[14\].RFW.INV1\[0\] A ) ( DEC0.D1.AND6 X ) + USE SIGNAL ;
    - REGF\[14\].RFW.SEL1_B\[0\] ( REGF\[14\].RFW.INV1\[0\] Y ) ( REGF\[14\].RFW.BIT\[7\].OBUF1 TE_B ) ( REGF\[14\].RFW.BIT\[6\].OBUF1 TE_B ) ( REGF\[14\].RFW.BIT\[5\].OBUF1 TE_B ) ( REGF\[14\].RFW.BIT\[4\].OBUF1 TE_B ) ( REGF\[14\].RFW.BIT\[3\].OBUF1 TE_B ) ( REGF\[14\].RFW.BIT\[2\].OBUF1 TE_B )
      ( REGF\[14\].RFW.BIT\[1\].OBUF1 TE_B ) ( REGF\[14\].RFW.BIT\[0\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[14\].RFW.SEL1_B\[1\] ( REGF\[14\].RFW.INV1\[1\] Y ) ( REGF\[14\].RFW.BIT\[9\].OBUF1 TE_B ) ( REGF\[14\].RFW.BIT\[8\].OBUF1 TE_B ) ( REGF\[14\].RFW.BIT\[15\].OBUF1 TE_B ) ( REGF\[14\].RFW.BIT\[14\].OBUF1 TE_B ) ( REGF\[14\].RFW.BIT\[13\].OBUF1 TE_B ) ( REGF\[14\].RFW.BIT\[12\].OBUF1 TE_B )
      ( REGF\[14\].RFW.BIT\[11\].OBUF1 TE_B ) ( REGF\[14\].RFW.BIT\[10\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[14\].RFW.SEL1_B\[2\] ( REGF\[14\].RFW.INV1\[2\] Y ) ( REGF\[14\].RFW.BIT\[23\].OBUF1 TE_B ) ( REGF\[14\].RFW.BIT\[22\].OBUF1 TE_B ) ( REGF\[14\].RFW.BIT\[21\].OBUF1 TE_B ) ( REGF\[14\].RFW.BIT\[20\].OBUF1 TE_B ) ( REGF\[14\].RFW.BIT\[19\].OBUF1 TE_B ) ( REGF\[14\].RFW.BIT\[18\].OBUF1 TE_B )
      ( REGF\[14\].RFW.BIT\[17\].OBUF1 TE_B ) ( REGF\[14\].RFW.BIT\[16\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[14\].RFW.SEL1_B\[3\] ( REGF\[14\].RFW.INV1\[3\] Y ) ( REGF\[14\].RFW.BIT\[31\].OBUF1 TE_B ) ( REGF\[14\].RFW.BIT\[30\].OBUF1 TE_B ) ( REGF\[14\].RFW.BIT\[29\].OBUF1 TE_B ) ( REGF\[14\].RFW.BIT\[28\].OBUF1 TE_B ) ( REGF\[14\].RFW.BIT\[27\].OBUF1 TE_B ) ( REGF\[14\].RFW.BIT\[26\].OBUF1 TE_B )
      ( REGF\[14\].RFW.BIT\[25\].OBUF1 TE_B ) ( REGF\[14\].RFW.BIT\[24\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[14\].RFW.SEL2 ( REGF\[14\].RFW.INV2\[3\] A ) ( REGF\[14\].RFW.INV2\[2\] A ) ( REGF\[14\].RFW.INV2\[1\] A ) ( REGF\[14\].RFW.INV2\[0\] A ) ( DEC1.D1.AND6 X ) + USE SIGNAL ;
    - REGF\[14\].RFW.SEL2_B\[0\] ( REGF\[14\].RFW.INV2\[0\] Y ) ( REGF\[14\].RFW.BIT\[7\].OBUF2 TE_B ) ( REGF\[14\].RFW.BIT\[6\].OBUF2 TE_B ) ( REGF\[14\].RFW.BIT\[5\].OBUF2 TE_B ) ( REGF\[14\].RFW.BIT\[4\].OBUF2 TE_B ) ( REGF\[14\].RFW.BIT\[3\].OBUF2 TE_B ) ( REGF\[14\].RFW.BIT\[2\].OBUF2 TE_B )
      ( REGF\[14\].RFW.BIT\[1\].OBUF2 TE_B ) ( REGF\[14\].RFW.BIT\[0\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[14\].RFW.SEL2_B\[1\] ( REGF\[14\].RFW.INV2\[1\] Y ) ( REGF\[14\].RFW.BIT\[9\].OBUF2 TE_B ) ( REGF\[14\].RFW.BIT\[8\].OBUF2 TE_B ) ( REGF\[14\].RFW.BIT\[15\].OBUF2 TE_B ) ( REGF\[14\].RFW.BIT\[14\].OBUF2 TE_B ) ( REGF\[14\].RFW.BIT\[13\].OBUF2 TE_B ) ( REGF\[14\].RFW.BIT\[12\].OBUF2 TE_B )
      ( REGF\[14\].RFW.BIT\[11\].OBUF2 TE_B ) ( REGF\[14\].RFW.BIT\[10\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[14\].RFW.SEL2_B\[2\] ( REGF\[14\].RFW.INV2\[2\] Y ) ( REGF\[14\].RFW.BIT\[23\].OBUF2 TE_B ) ( REGF\[14\].RFW.BIT\[22\].OBUF2 TE_B ) ( REGF\[14\].RFW.BIT\[21\].OBUF2 TE_B ) ( REGF\[14\].RFW.BIT\[20\].OBUF2 TE_B ) ( REGF\[14\].RFW.BIT\[19\].OBUF2 TE_B ) ( REGF\[14\].RFW.BIT\[18\].OBUF2 TE_B )
      ( REGF\[14\].RFW.BIT\[17\].OBUF2 TE_B ) ( REGF\[14\].RFW.BIT\[16\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[14\].RFW.SEL2_B\[3\] ( REGF\[14\].RFW.INV2\[3\] Y ) ( REGF\[14\].RFW.BIT\[31\].OBUF2 TE_B ) ( REGF\[14\].RFW.BIT\[30\].OBUF2 TE_B ) ( REGF\[14\].RFW.BIT\[29\].OBUF2 TE_B ) ( REGF\[14\].RFW.BIT\[28\].OBUF2 TE_B ) ( REGF\[14\].RFW.BIT\[27\].OBUF2 TE_B ) ( REGF\[14\].RFW.BIT\[26\].OBUF2 TE_B )
      ( REGF\[14\].RFW.BIT\[25\].OBUF2 TE_B ) ( REGF\[14\].RFW.BIT\[24\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[14\].RFW.SELW ( REGF\[14\].RFW.CGAND A ) ( DEC2.D1.AND6 X ) + USE SIGNAL ;
    - REGF\[14\].RFW.q_wire\[0\] ( REGF\[14\].RFW.BIT\[0\].OBUF2 A ) ( REGF\[14\].RFW.BIT\[0\].OBUF1 A ) ( REGF\[14\].RFW.BIT\[0\].FF Q ) + USE SIGNAL ;
    - REGF\[14\].RFW.q_wire\[10\] ( REGF\[14\].RFW.BIT\[10\].OBUF2 A ) ( REGF\[14\].RFW.BIT\[10\].OBUF1 A ) ( REGF\[14\].RFW.BIT\[10\].FF Q ) + USE SIGNAL ;
    - REGF\[14\].RFW.q_wire\[11\] ( REGF\[14\].RFW.BIT\[11\].OBUF2 A ) ( REGF\[14\].RFW.BIT\[11\].OBUF1 A ) ( REGF\[14\].RFW.BIT\[11\].FF Q ) + USE SIGNAL ;
    - REGF\[14\].RFW.q_wire\[12\] ( REGF\[14\].RFW.BIT\[12\].OBUF2 A ) ( REGF\[14\].RFW.BIT\[12\].OBUF1 A ) ( REGF\[14\].RFW.BIT\[12\].FF Q ) + USE SIGNAL ;
    - REGF\[14\].RFW.q_wire\[13\] ( REGF\[14\].RFW.BIT\[13\].OBUF2 A ) ( REGF\[14\].RFW.BIT\[13\].OBUF1 A ) ( REGF\[14\].RFW.BIT\[13\].FF Q ) + USE SIGNAL ;
    - REGF\[14\].RFW.q_wire\[14\] ( REGF\[14\].RFW.BIT\[14\].OBUF2 A ) ( REGF\[14\].RFW.BIT\[14\].OBUF1 A ) ( REGF\[14\].RFW.BIT\[14\].FF Q ) + USE SIGNAL ;
    - REGF\[14\].RFW.q_wire\[15\] ( REGF\[14\].RFW.BIT\[15\].OBUF2 A ) ( REGF\[14\].RFW.BIT\[15\].OBUF1 A ) ( REGF\[14\].RFW.BIT\[15\].FF Q ) + USE SIGNAL ;
    - REGF\[14\].RFW.q_wire\[16\] ( REGF\[14\].RFW.BIT\[16\].OBUF2 A ) ( REGF\[14\].RFW.BIT\[16\].OBUF1 A ) ( REGF\[14\].RFW.BIT\[16\].FF Q ) + USE SIGNAL ;
    - REGF\[14\].RFW.q_wire\[17\] ( REGF\[14\].RFW.BIT\[17\].OBUF2 A ) ( REGF\[14\].RFW.BIT\[17\].OBUF1 A ) ( REGF\[14\].RFW.BIT\[17\].FF Q ) + USE SIGNAL ;
    - REGF\[14\].RFW.q_wire\[18\] ( REGF\[14\].RFW.BIT\[18\].OBUF2 A ) ( REGF\[14\].RFW.BIT\[18\].OBUF1 A ) ( REGF\[14\].RFW.BIT\[18\].FF Q ) + USE SIGNAL ;
    - REGF\[14\].RFW.q_wire\[19\] ( REGF\[14\].RFW.BIT\[19\].OBUF2 A ) ( REGF\[14\].RFW.BIT\[19\].OBUF1 A ) ( REGF\[14\].RFW.BIT\[19\].FF Q ) + USE SIGNAL ;
    - REGF\[14\].RFW.q_wire\[1\] ( REGF\[14\].RFW.BIT\[1\].OBUF2 A ) ( REGF\[14\].RFW.BIT\[1\].OBUF1 A ) ( REGF\[14\].RFW.BIT\[1\].FF Q ) + USE SIGNAL ;
    - REGF\[14\].RFW.q_wire\[20\] ( REGF\[14\].RFW.BIT\[20\].OBUF2 A ) ( REGF\[14\].RFW.BIT\[20\].OBUF1 A ) ( REGF\[14\].RFW.BIT\[20\].FF Q ) + USE SIGNAL ;
    - REGF\[14\].RFW.q_wire\[21\] ( REGF\[14\].RFW.BIT\[21\].OBUF2 A ) ( REGF\[14\].RFW.BIT\[21\].OBUF1 A ) ( REGF\[14\].RFW.BIT\[21\].FF Q ) + USE SIGNAL ;
    - REGF\[14\].RFW.q_wire\[22\] ( REGF\[14\].RFW.BIT\[22\].OBUF2 A ) ( REGF\[14\].RFW.BIT\[22\].OBUF1 A ) ( REGF\[14\].RFW.BIT\[22\].FF Q ) + USE SIGNAL ;
    - REGF\[14\].RFW.q_wire\[23\] ( REGF\[14\].RFW.BIT\[23\].OBUF2 A ) ( REGF\[14\].RFW.BIT\[23\].OBUF1 A ) ( REGF\[14\].RFW.BIT\[23\].FF Q ) + USE SIGNAL ;
    - REGF\[14\].RFW.q_wire\[24\] ( REGF\[14\].RFW.BIT\[24\].OBUF2 A ) ( REGF\[14\].RFW.BIT\[24\].OBUF1 A ) ( REGF\[14\].RFW.BIT\[24\].FF Q ) + USE SIGNAL ;
    - REGF\[14\].RFW.q_wire\[25\] ( REGF\[14\].RFW.BIT\[25\].OBUF2 A ) ( REGF\[14\].RFW.BIT\[25\].OBUF1 A ) ( REGF\[14\].RFW.BIT\[25\].FF Q ) + USE SIGNAL ;
    - REGF\[14\].RFW.q_wire\[26\] ( REGF\[14\].RFW.BIT\[26\].OBUF2 A ) ( REGF\[14\].RFW.BIT\[26\].OBUF1 A ) ( REGF\[14\].RFW.BIT\[26\].FF Q ) + USE SIGNAL ;
    - REGF\[14\].RFW.q_wire\[27\] ( REGF\[14\].RFW.BIT\[27\].OBUF2 A ) ( REGF\[14\].RFW.BIT\[27\].OBUF1 A ) ( REGF\[14\].RFW.BIT\[27\].FF Q ) + USE SIGNAL ;
    - REGF\[14\].RFW.q_wire\[28\] ( REGF\[14\].RFW.BIT\[28\].OBUF2 A ) ( REGF\[14\].RFW.BIT\[28\].OBUF1 A ) ( REGF\[14\].RFW.BIT\[28\].FF Q ) + USE SIGNAL ;
    - REGF\[14\].RFW.q_wire\[29\] ( REGF\[14\].RFW.BIT\[29\].OBUF2 A ) ( REGF\[14\].RFW.BIT\[29\].OBUF1 A ) ( REGF\[14\].RFW.BIT\[29\].FF Q ) + USE SIGNAL ;
    - REGF\[14\].RFW.q_wire\[2\] ( REGF\[14\].RFW.BIT\[2\].OBUF2 A ) ( REGF\[14\].RFW.BIT\[2\].OBUF1 A ) ( REGF\[14\].RFW.BIT\[2\].FF Q ) + USE SIGNAL ;
    - REGF\[14\].RFW.q_wire\[30\] ( REGF\[14\].RFW.BIT\[30\].OBUF2 A ) ( REGF\[14\].RFW.BIT\[30\].OBUF1 A ) ( REGF\[14\].RFW.BIT\[30\].FF Q ) + USE SIGNAL ;
    - REGF\[14\].RFW.q_wire\[31\] ( REGF\[14\].RFW.BIT\[31\].OBUF2 A ) ( REGF\[14\].RFW.BIT\[31\].OBUF1 A ) ( REGF\[14\].RFW.BIT\[31\].FF Q ) + USE SIGNAL ;
    - REGF\[14\].RFW.q_wire\[3\] ( REGF\[14\].RFW.BIT\[3\].OBUF2 A ) ( REGF\[14\].RFW.BIT\[3\].OBUF1 A ) ( REGF\[14\].RFW.BIT\[3\].FF Q ) + USE SIGNAL ;
    - REGF\[14\].RFW.q_wire\[4\] ( REGF\[14\].RFW.BIT\[4\].OBUF2 A ) ( REGF\[14\].RFW.BIT\[4\].OBUF1 A ) ( REGF\[14\].RFW.BIT\[4\].FF Q ) + USE SIGNAL ;
    - REGF\[14\].RFW.q_wire\[5\] ( REGF\[14\].RFW.BIT\[5\].OBUF2 A ) ( REGF\[14\].RFW.BIT\[5\].OBUF1 A ) ( REGF\[14\].RFW.BIT\[5\].FF Q ) + USE SIGNAL ;
    - REGF\[14\].RFW.q_wire\[6\] ( REGF\[14\].RFW.BIT\[6\].OBUF2 A ) ( REGF\[14\].RFW.BIT\[6\].OBUF1 A ) ( REGF\[14\].RFW.BIT\[6\].FF Q ) + USE SIGNAL ;
    - REGF\[14\].RFW.q_wire\[7\] ( REGF\[14\].RFW.BIT\[7\].OBUF2 A ) ( REGF\[14\].RFW.BIT\[7\].OBUF1 A ) ( REGF\[14\].RFW.BIT\[7\].FF Q ) + USE SIGNAL ;
    - REGF\[14\].RFW.q_wire\[8\] ( REGF\[14\].RFW.BIT\[8\].OBUF2 A ) ( REGF\[14\].RFW.BIT\[8\].OBUF1 A ) ( REGF\[14\].RFW.BIT\[8\].FF Q ) + USE SIGNAL ;
    - REGF\[14\].RFW.q_wire\[9\] ( REGF\[14\].RFW.BIT\[9\].OBUF2 A ) ( REGF\[14\].RFW.BIT\[9\].OBUF1 A ) ( REGF\[14\].RFW.BIT\[9\].FF Q ) + USE SIGNAL ;
    - REGF\[14\].RFW.we_wire ( REGF\[14\].RFW.CG\[3\] GATE ) ( REGF\[14\].RFW.CG\[2\] GATE ) ( REGF\[14\].RFW.CG\[1\] GATE ) ( REGF\[14\].RFW.CG\[0\] GATE ) ( REGF\[14\].RFW.CGAND X ) + USE SIGNAL ;
    - REGF\[15\].RFW.GCLK\[0\] ( REGF\[15\].RFW.CG\[0\] GCLK ) ( REGF\[15\].RFW.BIT\[7\].FF CLK ) ( REGF\[15\].RFW.BIT\[6\].FF CLK ) ( REGF\[15\].RFW.BIT\[5\].FF CLK ) ( REGF\[15\].RFW.BIT\[4\].FF CLK ) ( REGF\[15\].RFW.BIT\[3\].FF CLK ) ( REGF\[15\].RFW.BIT\[2\].FF CLK )
      ( REGF\[15\].RFW.BIT\[1\].FF CLK ) ( REGF\[15\].RFW.BIT\[0\].FF CLK ) + USE SIGNAL ;
    - REGF\[15\].RFW.GCLK\[1\] ( REGF\[15\].RFW.CG\[1\] GCLK ) ( REGF\[15\].RFW.BIT\[9\].FF CLK ) ( REGF\[15\].RFW.BIT\[8\].FF CLK ) ( REGF\[15\].RFW.BIT\[15\].FF CLK ) ( REGF\[15\].RFW.BIT\[14\].FF CLK ) ( REGF\[15\].RFW.BIT\[13\].FF CLK ) ( REGF\[15\].RFW.BIT\[12\].FF CLK )
      ( REGF\[15\].RFW.BIT\[11\].FF CLK ) ( REGF\[15\].RFW.BIT\[10\].FF CLK ) + USE SIGNAL ;
    - REGF\[15\].RFW.GCLK\[2\] ( REGF\[15\].RFW.CG\[2\] GCLK ) ( REGF\[15\].RFW.BIT\[23\].FF CLK ) ( REGF\[15\].RFW.BIT\[22\].FF CLK ) ( REGF\[15\].RFW.BIT\[21\].FF CLK ) ( REGF\[15\].RFW.BIT\[20\].FF CLK ) ( REGF\[15\].RFW.BIT\[19\].FF CLK ) ( REGF\[15\].RFW.BIT\[18\].FF CLK )
      ( REGF\[15\].RFW.BIT\[17\].FF CLK ) ( REGF\[15\].RFW.BIT\[16\].FF CLK ) + USE SIGNAL ;
    - REGF\[15\].RFW.GCLK\[3\] ( REGF\[15\].RFW.CG\[3\] GCLK ) ( REGF\[15\].RFW.BIT\[31\].FF CLK ) ( REGF\[15\].RFW.BIT\[30\].FF CLK ) ( REGF\[15\].RFW.BIT\[29\].FF CLK ) ( REGF\[15\].RFW.BIT\[28\].FF CLK ) ( REGF\[15\].RFW.BIT\[27\].FF CLK ) ( REGF\[15\].RFW.BIT\[26\].FF CLK )
      ( REGF\[15\].RFW.BIT\[25\].FF CLK ) ( REGF\[15\].RFW.BIT\[24\].FF CLK ) + USE SIGNAL ;
    - REGF\[15\].RFW.SEL1 ( REGF\[15\].RFW.INV1\[3\] A ) ( REGF\[15\].RFW.INV1\[2\] A ) ( REGF\[15\].RFW.INV1\[1\] A ) ( REGF\[15\].RFW.INV1\[0\] A ) ( DEC0.D1.AND7 X ) + USE SIGNAL ;
    - REGF\[15\].RFW.SEL1_B\[0\] ( REGF\[15\].RFW.INV1\[0\] Y ) ( REGF\[15\].RFW.BIT\[7\].OBUF1 TE_B ) ( REGF\[15\].RFW.BIT\[6\].OBUF1 TE_B ) ( REGF\[15\].RFW.BIT\[5\].OBUF1 TE_B ) ( REGF\[15\].RFW.BIT\[4\].OBUF1 TE_B ) ( REGF\[15\].RFW.BIT\[3\].OBUF1 TE_B ) ( REGF\[15\].RFW.BIT\[2\].OBUF1 TE_B )
      ( REGF\[15\].RFW.BIT\[1\].OBUF1 TE_B ) ( REGF\[15\].RFW.BIT\[0\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[15\].RFW.SEL1_B\[1\] ( REGF\[15\].RFW.INV1\[1\] Y ) ( REGF\[15\].RFW.BIT\[9\].OBUF1 TE_B ) ( REGF\[15\].RFW.BIT\[8\].OBUF1 TE_B ) ( REGF\[15\].RFW.BIT\[15\].OBUF1 TE_B ) ( REGF\[15\].RFW.BIT\[14\].OBUF1 TE_B ) ( REGF\[15\].RFW.BIT\[13\].OBUF1 TE_B ) ( REGF\[15\].RFW.BIT\[12\].OBUF1 TE_B )
      ( REGF\[15\].RFW.BIT\[11\].OBUF1 TE_B ) ( REGF\[15\].RFW.BIT\[10\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[15\].RFW.SEL1_B\[2\] ( REGF\[15\].RFW.INV1\[2\] Y ) ( REGF\[15\].RFW.BIT\[23\].OBUF1 TE_B ) ( REGF\[15\].RFW.BIT\[22\].OBUF1 TE_B ) ( REGF\[15\].RFW.BIT\[21\].OBUF1 TE_B ) ( REGF\[15\].RFW.BIT\[20\].OBUF1 TE_B ) ( REGF\[15\].RFW.BIT\[19\].OBUF1 TE_B ) ( REGF\[15\].RFW.BIT\[18\].OBUF1 TE_B )
      ( REGF\[15\].RFW.BIT\[17\].OBUF1 TE_B ) ( REGF\[15\].RFW.BIT\[16\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[15\].RFW.SEL1_B\[3\] ( REGF\[15\].RFW.INV1\[3\] Y ) ( REGF\[15\].RFW.BIT\[31\].OBUF1 TE_B ) ( REGF\[15\].RFW.BIT\[30\].OBUF1 TE_B ) ( REGF\[15\].RFW.BIT\[29\].OBUF1 TE_B ) ( REGF\[15\].RFW.BIT\[28\].OBUF1 TE_B ) ( REGF\[15\].RFW.BIT\[27\].OBUF1 TE_B ) ( REGF\[15\].RFW.BIT\[26\].OBUF1 TE_B )
      ( REGF\[15\].RFW.BIT\[25\].OBUF1 TE_B ) ( REGF\[15\].RFW.BIT\[24\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[15\].RFW.SEL2 ( REGF\[15\].RFW.INV2\[3\] A ) ( REGF\[15\].RFW.INV2\[2\] A ) ( REGF\[15\].RFW.INV2\[1\] A ) ( REGF\[15\].RFW.INV2\[0\] A ) ( DEC1.D1.AND7 X ) + USE SIGNAL ;
    - REGF\[15\].RFW.SEL2_B\[0\] ( REGF\[15\].RFW.INV2\[0\] Y ) ( REGF\[15\].RFW.BIT\[7\].OBUF2 TE_B ) ( REGF\[15\].RFW.BIT\[6\].OBUF2 TE_B ) ( REGF\[15\].RFW.BIT\[5\].OBUF2 TE_B ) ( REGF\[15\].RFW.BIT\[4\].OBUF2 TE_B ) ( REGF\[15\].RFW.BIT\[3\].OBUF2 TE_B ) ( REGF\[15\].RFW.BIT\[2\].OBUF2 TE_B )
      ( REGF\[15\].RFW.BIT\[1\].OBUF2 TE_B ) ( REGF\[15\].RFW.BIT\[0\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[15\].RFW.SEL2_B\[1\] ( REGF\[15\].RFW.INV2\[1\] Y ) ( REGF\[15\].RFW.BIT\[9\].OBUF2 TE_B ) ( REGF\[15\].RFW.BIT\[8\].OBUF2 TE_B ) ( REGF\[15\].RFW.BIT\[15\].OBUF2 TE_B ) ( REGF\[15\].RFW.BIT\[14\].OBUF2 TE_B ) ( REGF\[15\].RFW.BIT\[13\].OBUF2 TE_B ) ( REGF\[15\].RFW.BIT\[12\].OBUF2 TE_B )
      ( REGF\[15\].RFW.BIT\[11\].OBUF2 TE_B ) ( REGF\[15\].RFW.BIT\[10\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[15\].RFW.SEL2_B\[2\] ( REGF\[15\].RFW.INV2\[2\] Y ) ( REGF\[15\].RFW.BIT\[23\].OBUF2 TE_B ) ( REGF\[15\].RFW.BIT\[22\].OBUF2 TE_B ) ( REGF\[15\].RFW.BIT\[21\].OBUF2 TE_B ) ( REGF\[15\].RFW.BIT\[20\].OBUF2 TE_B ) ( REGF\[15\].RFW.BIT\[19\].OBUF2 TE_B ) ( REGF\[15\].RFW.BIT\[18\].OBUF2 TE_B )
      ( REGF\[15\].RFW.BIT\[17\].OBUF2 TE_B ) ( REGF\[15\].RFW.BIT\[16\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[15\].RFW.SEL2_B\[3\] ( REGF\[15\].RFW.INV2\[3\] Y ) ( REGF\[15\].RFW.BIT\[31\].OBUF2 TE_B ) ( REGF\[15\].RFW.BIT\[30\].OBUF2 TE_B ) ( REGF\[15\].RFW.BIT\[29\].OBUF2 TE_B ) ( REGF\[15\].RFW.BIT\[28\].OBUF2 TE_B ) ( REGF\[15\].RFW.BIT\[27\].OBUF2 TE_B ) ( REGF\[15\].RFW.BIT\[26\].OBUF2 TE_B )
      ( REGF\[15\].RFW.BIT\[25\].OBUF2 TE_B ) ( REGF\[15\].RFW.BIT\[24\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[15\].RFW.SELW ( REGF\[15\].RFW.CGAND A ) ( DEC2.D1.AND7 X ) + USE SIGNAL ;
    - REGF\[15\].RFW.q_wire\[0\] ( REGF\[15\].RFW.BIT\[0\].OBUF2 A ) ( REGF\[15\].RFW.BIT\[0\].OBUF1 A ) ( REGF\[15\].RFW.BIT\[0\].FF Q ) + USE SIGNAL ;
    - REGF\[15\].RFW.q_wire\[10\] ( REGF\[15\].RFW.BIT\[10\].OBUF2 A ) ( REGF\[15\].RFW.BIT\[10\].OBUF1 A ) ( REGF\[15\].RFW.BIT\[10\].FF Q ) + USE SIGNAL ;
    - REGF\[15\].RFW.q_wire\[11\] ( REGF\[15\].RFW.BIT\[11\].OBUF2 A ) ( REGF\[15\].RFW.BIT\[11\].OBUF1 A ) ( REGF\[15\].RFW.BIT\[11\].FF Q ) + USE SIGNAL ;
    - REGF\[15\].RFW.q_wire\[12\] ( REGF\[15\].RFW.BIT\[12\].OBUF2 A ) ( REGF\[15\].RFW.BIT\[12\].OBUF1 A ) ( REGF\[15\].RFW.BIT\[12\].FF Q ) + USE SIGNAL ;
    - REGF\[15\].RFW.q_wire\[13\] ( REGF\[15\].RFW.BIT\[13\].OBUF2 A ) ( REGF\[15\].RFW.BIT\[13\].OBUF1 A ) ( REGF\[15\].RFW.BIT\[13\].FF Q ) + USE SIGNAL ;
    - REGF\[15\].RFW.q_wire\[14\] ( REGF\[15\].RFW.BIT\[14\].OBUF2 A ) ( REGF\[15\].RFW.BIT\[14\].OBUF1 A ) ( REGF\[15\].RFW.BIT\[14\].FF Q ) + USE SIGNAL ;
    - REGF\[15\].RFW.q_wire\[15\] ( REGF\[15\].RFW.BIT\[15\].OBUF2 A ) ( REGF\[15\].RFW.BIT\[15\].OBUF1 A ) ( REGF\[15\].RFW.BIT\[15\].FF Q ) + USE SIGNAL ;
    - REGF\[15\].RFW.q_wire\[16\] ( REGF\[15\].RFW.BIT\[16\].OBUF2 A ) ( REGF\[15\].RFW.BIT\[16\].OBUF1 A ) ( REGF\[15\].RFW.BIT\[16\].FF Q ) + USE SIGNAL ;
    - REGF\[15\].RFW.q_wire\[17\] ( REGF\[15\].RFW.BIT\[17\].OBUF2 A ) ( REGF\[15\].RFW.BIT\[17\].OBUF1 A ) ( REGF\[15\].RFW.BIT\[17\].FF Q ) + USE SIGNAL ;
    - REGF\[15\].RFW.q_wire\[18\] ( REGF\[15\].RFW.BIT\[18\].OBUF2 A ) ( REGF\[15\].RFW.BIT\[18\].OBUF1 A ) ( REGF\[15\].RFW.BIT\[18\].FF Q ) + USE SIGNAL ;
    - REGF\[15\].RFW.q_wire\[19\] ( REGF\[15\].RFW.BIT\[19\].OBUF2 A ) ( REGF\[15\].RFW.BIT\[19\].OBUF1 A ) ( REGF\[15\].RFW.BIT\[19\].FF Q ) + USE SIGNAL ;
    - REGF\[15\].RFW.q_wire\[1\] ( REGF\[15\].RFW.BIT\[1\].OBUF2 A ) ( REGF\[15\].RFW.BIT\[1\].OBUF1 A ) ( REGF\[15\].RFW.BIT\[1\].FF Q ) + USE SIGNAL ;
    - REGF\[15\].RFW.q_wire\[20\] ( REGF\[15\].RFW.BIT\[20\].OBUF2 A ) ( REGF\[15\].RFW.BIT\[20\].OBUF1 A ) ( REGF\[15\].RFW.BIT\[20\].FF Q ) + USE SIGNAL ;
    - REGF\[15\].RFW.q_wire\[21\] ( REGF\[15\].RFW.BIT\[21\].OBUF2 A ) ( REGF\[15\].RFW.BIT\[21\].OBUF1 A ) ( REGF\[15\].RFW.BIT\[21\].FF Q ) + USE SIGNAL ;
    - REGF\[15\].RFW.q_wire\[22\] ( REGF\[15\].RFW.BIT\[22\].OBUF2 A ) ( REGF\[15\].RFW.BIT\[22\].OBUF1 A ) ( REGF\[15\].RFW.BIT\[22\].FF Q ) + USE SIGNAL ;
    - REGF\[15\].RFW.q_wire\[23\] ( REGF\[15\].RFW.BIT\[23\].OBUF2 A ) ( REGF\[15\].RFW.BIT\[23\].OBUF1 A ) ( REGF\[15\].RFW.BIT\[23\].FF Q ) + USE SIGNAL ;
    - REGF\[15\].RFW.q_wire\[24\] ( REGF\[15\].RFW.BIT\[24\].OBUF2 A ) ( REGF\[15\].RFW.BIT\[24\].OBUF1 A ) ( REGF\[15\].RFW.BIT\[24\].FF Q ) + USE SIGNAL ;
    - REGF\[15\].RFW.q_wire\[25\] ( REGF\[15\].RFW.BIT\[25\].OBUF2 A ) ( REGF\[15\].RFW.BIT\[25\].OBUF1 A ) ( REGF\[15\].RFW.BIT\[25\].FF Q ) + USE SIGNAL ;
    - REGF\[15\].RFW.q_wire\[26\] ( REGF\[15\].RFW.BIT\[26\].OBUF2 A ) ( REGF\[15\].RFW.BIT\[26\].OBUF1 A ) ( REGF\[15\].RFW.BIT\[26\].FF Q ) + USE SIGNAL ;
    - REGF\[15\].RFW.q_wire\[27\] ( REGF\[15\].RFW.BIT\[27\].OBUF2 A ) ( REGF\[15\].RFW.BIT\[27\].OBUF1 A ) ( REGF\[15\].RFW.BIT\[27\].FF Q ) + USE SIGNAL ;
    - REGF\[15\].RFW.q_wire\[28\] ( REGF\[15\].RFW.BIT\[28\].OBUF2 A ) ( REGF\[15\].RFW.BIT\[28\].OBUF1 A ) ( REGF\[15\].RFW.BIT\[28\].FF Q ) + USE SIGNAL ;
    - REGF\[15\].RFW.q_wire\[29\] ( REGF\[15\].RFW.BIT\[29\].OBUF2 A ) ( REGF\[15\].RFW.BIT\[29\].OBUF1 A ) ( REGF\[15\].RFW.BIT\[29\].FF Q ) + USE SIGNAL ;
    - REGF\[15\].RFW.q_wire\[2\] ( REGF\[15\].RFW.BIT\[2\].OBUF2 A ) ( REGF\[15\].RFW.BIT\[2\].OBUF1 A ) ( REGF\[15\].RFW.BIT\[2\].FF Q ) + USE SIGNAL ;
    - REGF\[15\].RFW.q_wire\[30\] ( REGF\[15\].RFW.BIT\[30\].OBUF2 A ) ( REGF\[15\].RFW.BIT\[30\].OBUF1 A ) ( REGF\[15\].RFW.BIT\[30\].FF Q ) + USE SIGNAL ;
    - REGF\[15\].RFW.q_wire\[31\] ( REGF\[15\].RFW.BIT\[31\].OBUF2 A ) ( REGF\[15\].RFW.BIT\[31\].OBUF1 A ) ( REGF\[15\].RFW.BIT\[31\].FF Q ) + USE SIGNAL ;
    - REGF\[15\].RFW.q_wire\[3\] ( REGF\[15\].RFW.BIT\[3\].OBUF2 A ) ( REGF\[15\].RFW.BIT\[3\].OBUF1 A ) ( REGF\[15\].RFW.BIT\[3\].FF Q ) + USE SIGNAL ;
    - REGF\[15\].RFW.q_wire\[4\] ( REGF\[15\].RFW.BIT\[4\].OBUF2 A ) ( REGF\[15\].RFW.BIT\[4\].OBUF1 A ) ( REGF\[15\].RFW.BIT\[4\].FF Q ) + USE SIGNAL ;
    - REGF\[15\].RFW.q_wire\[5\] ( REGF\[15\].RFW.BIT\[5\].OBUF2 A ) ( REGF\[15\].RFW.BIT\[5\].OBUF1 A ) ( REGF\[15\].RFW.BIT\[5\].FF Q ) + USE SIGNAL ;
    - REGF\[15\].RFW.q_wire\[6\] ( REGF\[15\].RFW.BIT\[6\].OBUF2 A ) ( REGF\[15\].RFW.BIT\[6\].OBUF1 A ) ( REGF\[15\].RFW.BIT\[6\].FF Q ) + USE SIGNAL ;
    - REGF\[15\].RFW.q_wire\[7\] ( REGF\[15\].RFW.BIT\[7\].OBUF2 A ) ( REGF\[15\].RFW.BIT\[7\].OBUF1 A ) ( REGF\[15\].RFW.BIT\[7\].FF Q ) + USE SIGNAL ;
    - REGF\[15\].RFW.q_wire\[8\] ( REGF\[15\].RFW.BIT\[8\].OBUF2 A ) ( REGF\[15\].RFW.BIT\[8\].OBUF1 A ) ( REGF\[15\].RFW.BIT\[8\].FF Q ) + USE SIGNAL ;
    - REGF\[15\].RFW.q_wire\[9\] ( REGF\[15\].RFW.BIT\[9\].OBUF2 A ) ( REGF\[15\].RFW.BIT\[9\].OBUF1 A ) ( REGF\[15\].RFW.BIT\[9\].FF Q ) + USE SIGNAL ;
    - REGF\[15\].RFW.we_wire ( REGF\[15\].RFW.CG\[3\] GATE ) ( REGF\[15\].RFW.CG\[2\] GATE ) ( REGF\[15\].RFW.CG\[1\] GATE ) ( REGF\[15\].RFW.CG\[0\] GATE ) ( REGF\[15\].RFW.CGAND X ) + USE SIGNAL ;
    - REGF\[16\].RFW.GCLK\[0\] ( REGF\[16\].RFW.CG\[0\] GCLK ) ( REGF\[16\].RFW.BIT\[7\].FF CLK ) ( REGF\[16\].RFW.BIT\[6\].FF CLK ) ( REGF\[16\].RFW.BIT\[5\].FF CLK ) ( REGF\[16\].RFW.BIT\[4\].FF CLK ) ( REGF\[16\].RFW.BIT\[3\].FF CLK ) ( REGF\[16\].RFW.BIT\[2\].FF CLK )
      ( REGF\[16\].RFW.BIT\[1\].FF CLK ) ( REGF\[16\].RFW.BIT\[0\].FF CLK ) + USE SIGNAL ;
    - REGF\[16\].RFW.GCLK\[1\] ( REGF\[16\].RFW.CG\[1\] GCLK ) ( REGF\[16\].RFW.BIT\[9\].FF CLK ) ( REGF\[16\].RFW.BIT\[8\].FF CLK ) ( REGF\[16\].RFW.BIT\[15\].FF CLK ) ( REGF\[16\].RFW.BIT\[14\].FF CLK ) ( REGF\[16\].RFW.BIT\[13\].FF CLK ) ( REGF\[16\].RFW.BIT\[12\].FF CLK )
      ( REGF\[16\].RFW.BIT\[11\].FF CLK ) ( REGF\[16\].RFW.BIT\[10\].FF CLK ) + USE SIGNAL ;
    - REGF\[16\].RFW.GCLK\[2\] ( REGF\[16\].RFW.CG\[2\] GCLK ) ( REGF\[16\].RFW.BIT\[23\].FF CLK ) ( REGF\[16\].RFW.BIT\[22\].FF CLK ) ( REGF\[16\].RFW.BIT\[21\].FF CLK ) ( REGF\[16\].RFW.BIT\[20\].FF CLK ) ( REGF\[16\].RFW.BIT\[19\].FF CLK ) ( REGF\[16\].RFW.BIT\[18\].FF CLK )
      ( REGF\[16\].RFW.BIT\[17\].FF CLK ) ( REGF\[16\].RFW.BIT\[16\].FF CLK ) + USE SIGNAL ;
    - REGF\[16\].RFW.GCLK\[3\] ( REGF\[16\].RFW.CG\[3\] GCLK ) ( REGF\[16\].RFW.BIT\[31\].FF CLK ) ( REGF\[16\].RFW.BIT\[30\].FF CLK ) ( REGF\[16\].RFW.BIT\[29\].FF CLK ) ( REGF\[16\].RFW.BIT\[28\].FF CLK ) ( REGF\[16\].RFW.BIT\[27\].FF CLK ) ( REGF\[16\].RFW.BIT\[26\].FF CLK )
      ( REGF\[16\].RFW.BIT\[25\].FF CLK ) ( REGF\[16\].RFW.BIT\[24\].FF CLK ) + USE SIGNAL ;
    - REGF\[16\].RFW.SEL1 ( REGF\[16\].RFW.INV1\[3\] A ) ( REGF\[16\].RFW.INV1\[2\] A ) ( REGF\[16\].RFW.INV1\[1\] A ) ( REGF\[16\].RFW.INV1\[0\] A ) ( DEC0.D2.AND0 Y ) + USE SIGNAL ;
    - REGF\[16\].RFW.SEL1_B\[0\] ( REGF\[16\].RFW.INV1\[0\] Y ) ( REGF\[16\].RFW.BIT\[7\].OBUF1 TE_B ) ( REGF\[16\].RFW.BIT\[6\].OBUF1 TE_B ) ( REGF\[16\].RFW.BIT\[5\].OBUF1 TE_B ) ( REGF\[16\].RFW.BIT\[4\].OBUF1 TE_B ) ( REGF\[16\].RFW.BIT\[3\].OBUF1 TE_B ) ( REGF\[16\].RFW.BIT\[2\].OBUF1 TE_B )
      ( REGF\[16\].RFW.BIT\[1\].OBUF1 TE_B ) ( REGF\[16\].RFW.BIT\[0\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[16\].RFW.SEL1_B\[1\] ( REGF\[16\].RFW.INV1\[1\] Y ) ( REGF\[16\].RFW.BIT\[9\].OBUF1 TE_B ) ( REGF\[16\].RFW.BIT\[8\].OBUF1 TE_B ) ( REGF\[16\].RFW.BIT\[15\].OBUF1 TE_B ) ( REGF\[16\].RFW.BIT\[14\].OBUF1 TE_B ) ( REGF\[16\].RFW.BIT\[13\].OBUF1 TE_B ) ( REGF\[16\].RFW.BIT\[12\].OBUF1 TE_B )
      ( REGF\[16\].RFW.BIT\[11\].OBUF1 TE_B ) ( REGF\[16\].RFW.BIT\[10\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[16\].RFW.SEL1_B\[2\] ( REGF\[16\].RFW.INV1\[2\] Y ) ( REGF\[16\].RFW.BIT\[23\].OBUF1 TE_B ) ( REGF\[16\].RFW.BIT\[22\].OBUF1 TE_B ) ( REGF\[16\].RFW.BIT\[21\].OBUF1 TE_B ) ( REGF\[16\].RFW.BIT\[20\].OBUF1 TE_B ) ( REGF\[16\].RFW.BIT\[19\].OBUF1 TE_B ) ( REGF\[16\].RFW.BIT\[18\].OBUF1 TE_B )
      ( REGF\[16\].RFW.BIT\[17\].OBUF1 TE_B ) ( REGF\[16\].RFW.BIT\[16\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[16\].RFW.SEL1_B\[3\] ( REGF\[16\].RFW.INV1\[3\] Y ) ( REGF\[16\].RFW.BIT\[31\].OBUF1 TE_B ) ( REGF\[16\].RFW.BIT\[30\].OBUF1 TE_B ) ( REGF\[16\].RFW.BIT\[29\].OBUF1 TE_B ) ( REGF\[16\].RFW.BIT\[28\].OBUF1 TE_B ) ( REGF\[16\].RFW.BIT\[27\].OBUF1 TE_B ) ( REGF\[16\].RFW.BIT\[26\].OBUF1 TE_B )
      ( REGF\[16\].RFW.BIT\[25\].OBUF1 TE_B ) ( REGF\[16\].RFW.BIT\[24\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[16\].RFW.SEL2 ( REGF\[16\].RFW.INV2\[3\] A ) ( REGF\[16\].RFW.INV2\[2\] A ) ( REGF\[16\].RFW.INV2\[1\] A ) ( REGF\[16\].RFW.INV2\[0\] A ) ( DEC1.D2.AND0 Y ) + USE SIGNAL ;
    - REGF\[16\].RFW.SEL2_B\[0\] ( REGF\[16\].RFW.INV2\[0\] Y ) ( REGF\[16\].RFW.BIT\[7\].OBUF2 TE_B ) ( REGF\[16\].RFW.BIT\[6\].OBUF2 TE_B ) ( REGF\[16\].RFW.BIT\[5\].OBUF2 TE_B ) ( REGF\[16\].RFW.BIT\[4\].OBUF2 TE_B ) ( REGF\[16\].RFW.BIT\[3\].OBUF2 TE_B ) ( REGF\[16\].RFW.BIT\[2\].OBUF2 TE_B )
      ( REGF\[16\].RFW.BIT\[1\].OBUF2 TE_B ) ( REGF\[16\].RFW.BIT\[0\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[16\].RFW.SEL2_B\[1\] ( REGF\[16\].RFW.INV2\[1\] Y ) ( REGF\[16\].RFW.BIT\[9\].OBUF2 TE_B ) ( REGF\[16\].RFW.BIT\[8\].OBUF2 TE_B ) ( REGF\[16\].RFW.BIT\[15\].OBUF2 TE_B ) ( REGF\[16\].RFW.BIT\[14\].OBUF2 TE_B ) ( REGF\[16\].RFW.BIT\[13\].OBUF2 TE_B ) ( REGF\[16\].RFW.BIT\[12\].OBUF2 TE_B )
      ( REGF\[16\].RFW.BIT\[11\].OBUF2 TE_B ) ( REGF\[16\].RFW.BIT\[10\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[16\].RFW.SEL2_B\[2\] ( REGF\[16\].RFW.INV2\[2\] Y ) ( REGF\[16\].RFW.BIT\[23\].OBUF2 TE_B ) ( REGF\[16\].RFW.BIT\[22\].OBUF2 TE_B ) ( REGF\[16\].RFW.BIT\[21\].OBUF2 TE_B ) ( REGF\[16\].RFW.BIT\[20\].OBUF2 TE_B ) ( REGF\[16\].RFW.BIT\[19\].OBUF2 TE_B ) ( REGF\[16\].RFW.BIT\[18\].OBUF2 TE_B )
      ( REGF\[16\].RFW.BIT\[17\].OBUF2 TE_B ) ( REGF\[16\].RFW.BIT\[16\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[16\].RFW.SEL2_B\[3\] ( REGF\[16\].RFW.INV2\[3\] Y ) ( REGF\[16\].RFW.BIT\[31\].OBUF2 TE_B ) ( REGF\[16\].RFW.BIT\[30\].OBUF2 TE_B ) ( REGF\[16\].RFW.BIT\[29\].OBUF2 TE_B ) ( REGF\[16\].RFW.BIT\[28\].OBUF2 TE_B ) ( REGF\[16\].RFW.BIT\[27\].OBUF2 TE_B ) ( REGF\[16\].RFW.BIT\[26\].OBUF2 TE_B )
      ( REGF\[16\].RFW.BIT\[25\].OBUF2 TE_B ) ( REGF\[16\].RFW.BIT\[24\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[16\].RFW.SELW ( REGF\[16\].RFW.CGAND A ) ( DEC2.D2.AND0 Y ) + USE SIGNAL ;
    - REGF\[16\].RFW.q_wire\[0\] ( REGF\[16\].RFW.BIT\[0\].OBUF2 A ) ( REGF\[16\].RFW.BIT\[0\].OBUF1 A ) ( REGF\[16\].RFW.BIT\[0\].FF Q ) + USE SIGNAL ;
    - REGF\[16\].RFW.q_wire\[10\] ( REGF\[16\].RFW.BIT\[10\].OBUF2 A ) ( REGF\[16\].RFW.BIT\[10\].OBUF1 A ) ( REGF\[16\].RFW.BIT\[10\].FF Q ) + USE SIGNAL ;
    - REGF\[16\].RFW.q_wire\[11\] ( REGF\[16\].RFW.BIT\[11\].OBUF2 A ) ( REGF\[16\].RFW.BIT\[11\].OBUF1 A ) ( REGF\[16\].RFW.BIT\[11\].FF Q ) + USE SIGNAL ;
    - REGF\[16\].RFW.q_wire\[12\] ( REGF\[16\].RFW.BIT\[12\].OBUF2 A ) ( REGF\[16\].RFW.BIT\[12\].OBUF1 A ) ( REGF\[16\].RFW.BIT\[12\].FF Q ) + USE SIGNAL ;
    - REGF\[16\].RFW.q_wire\[13\] ( REGF\[16\].RFW.BIT\[13\].OBUF2 A ) ( REGF\[16\].RFW.BIT\[13\].OBUF1 A ) ( REGF\[16\].RFW.BIT\[13\].FF Q ) + USE SIGNAL ;
    - REGF\[16\].RFW.q_wire\[14\] ( REGF\[16\].RFW.BIT\[14\].OBUF2 A ) ( REGF\[16\].RFW.BIT\[14\].OBUF1 A ) ( REGF\[16\].RFW.BIT\[14\].FF Q ) + USE SIGNAL ;
    - REGF\[16\].RFW.q_wire\[15\] ( REGF\[16\].RFW.BIT\[15\].OBUF2 A ) ( REGF\[16\].RFW.BIT\[15\].OBUF1 A ) ( REGF\[16\].RFW.BIT\[15\].FF Q ) + USE SIGNAL ;
    - REGF\[16\].RFW.q_wire\[16\] ( REGF\[16\].RFW.BIT\[16\].OBUF2 A ) ( REGF\[16\].RFW.BIT\[16\].OBUF1 A ) ( REGF\[16\].RFW.BIT\[16\].FF Q ) + USE SIGNAL ;
    - REGF\[16\].RFW.q_wire\[17\] ( REGF\[16\].RFW.BIT\[17\].OBUF2 A ) ( REGF\[16\].RFW.BIT\[17\].OBUF1 A ) ( REGF\[16\].RFW.BIT\[17\].FF Q ) + USE SIGNAL ;
    - REGF\[16\].RFW.q_wire\[18\] ( REGF\[16\].RFW.BIT\[18\].OBUF2 A ) ( REGF\[16\].RFW.BIT\[18\].OBUF1 A ) ( REGF\[16\].RFW.BIT\[18\].FF Q ) + USE SIGNAL ;
    - REGF\[16\].RFW.q_wire\[19\] ( REGF\[16\].RFW.BIT\[19\].OBUF2 A ) ( REGF\[16\].RFW.BIT\[19\].OBUF1 A ) ( REGF\[16\].RFW.BIT\[19\].FF Q ) + USE SIGNAL ;
    - REGF\[16\].RFW.q_wire\[1\] ( REGF\[16\].RFW.BIT\[1\].OBUF2 A ) ( REGF\[16\].RFW.BIT\[1\].OBUF1 A ) ( REGF\[16\].RFW.BIT\[1\].FF Q ) + USE SIGNAL ;
    - REGF\[16\].RFW.q_wire\[20\] ( REGF\[16\].RFW.BIT\[20\].OBUF2 A ) ( REGF\[16\].RFW.BIT\[20\].OBUF1 A ) ( REGF\[16\].RFW.BIT\[20\].FF Q ) + USE SIGNAL ;
    - REGF\[16\].RFW.q_wire\[21\] ( REGF\[16\].RFW.BIT\[21\].OBUF2 A ) ( REGF\[16\].RFW.BIT\[21\].OBUF1 A ) ( REGF\[16\].RFW.BIT\[21\].FF Q ) + USE SIGNAL ;
    - REGF\[16\].RFW.q_wire\[22\] ( REGF\[16\].RFW.BIT\[22\].OBUF2 A ) ( REGF\[16\].RFW.BIT\[22\].OBUF1 A ) ( REGF\[16\].RFW.BIT\[22\].FF Q ) + USE SIGNAL ;
    - REGF\[16\].RFW.q_wire\[23\] ( REGF\[16\].RFW.BIT\[23\].OBUF2 A ) ( REGF\[16\].RFW.BIT\[23\].OBUF1 A ) ( REGF\[16\].RFW.BIT\[23\].FF Q ) + USE SIGNAL ;
    - REGF\[16\].RFW.q_wire\[24\] ( REGF\[16\].RFW.BIT\[24\].OBUF2 A ) ( REGF\[16\].RFW.BIT\[24\].OBUF1 A ) ( REGF\[16\].RFW.BIT\[24\].FF Q ) + USE SIGNAL ;
    - REGF\[16\].RFW.q_wire\[25\] ( REGF\[16\].RFW.BIT\[25\].OBUF2 A ) ( REGF\[16\].RFW.BIT\[25\].OBUF1 A ) ( REGF\[16\].RFW.BIT\[25\].FF Q ) + USE SIGNAL ;
    - REGF\[16\].RFW.q_wire\[26\] ( REGF\[16\].RFW.BIT\[26\].OBUF2 A ) ( REGF\[16\].RFW.BIT\[26\].OBUF1 A ) ( REGF\[16\].RFW.BIT\[26\].FF Q ) + USE SIGNAL ;
    - REGF\[16\].RFW.q_wire\[27\] ( REGF\[16\].RFW.BIT\[27\].OBUF2 A ) ( REGF\[16\].RFW.BIT\[27\].OBUF1 A ) ( REGF\[16\].RFW.BIT\[27\].FF Q ) + USE SIGNAL ;
    - REGF\[16\].RFW.q_wire\[28\] ( REGF\[16\].RFW.BIT\[28\].OBUF2 A ) ( REGF\[16\].RFW.BIT\[28\].OBUF1 A ) ( REGF\[16\].RFW.BIT\[28\].FF Q ) + USE SIGNAL ;
    - REGF\[16\].RFW.q_wire\[29\] ( REGF\[16\].RFW.BIT\[29\].OBUF2 A ) ( REGF\[16\].RFW.BIT\[29\].OBUF1 A ) ( REGF\[16\].RFW.BIT\[29\].FF Q ) + USE SIGNAL ;
    - REGF\[16\].RFW.q_wire\[2\] ( REGF\[16\].RFW.BIT\[2\].OBUF2 A ) ( REGF\[16\].RFW.BIT\[2\].OBUF1 A ) ( REGF\[16\].RFW.BIT\[2\].FF Q ) + USE SIGNAL ;
    - REGF\[16\].RFW.q_wire\[30\] ( REGF\[16\].RFW.BIT\[30\].OBUF2 A ) ( REGF\[16\].RFW.BIT\[30\].OBUF1 A ) ( REGF\[16\].RFW.BIT\[30\].FF Q ) + USE SIGNAL ;
    - REGF\[16\].RFW.q_wire\[31\] ( REGF\[16\].RFW.BIT\[31\].OBUF2 A ) ( REGF\[16\].RFW.BIT\[31\].OBUF1 A ) ( REGF\[16\].RFW.BIT\[31\].FF Q ) + USE SIGNAL ;
    - REGF\[16\].RFW.q_wire\[3\] ( REGF\[16\].RFW.BIT\[3\].OBUF2 A ) ( REGF\[16\].RFW.BIT\[3\].OBUF1 A ) ( REGF\[16\].RFW.BIT\[3\].FF Q ) + USE SIGNAL ;
    - REGF\[16\].RFW.q_wire\[4\] ( REGF\[16\].RFW.BIT\[4\].OBUF2 A ) ( REGF\[16\].RFW.BIT\[4\].OBUF1 A ) ( REGF\[16\].RFW.BIT\[4\].FF Q ) + USE SIGNAL ;
    - REGF\[16\].RFW.q_wire\[5\] ( REGF\[16\].RFW.BIT\[5\].OBUF2 A ) ( REGF\[16\].RFW.BIT\[5\].OBUF1 A ) ( REGF\[16\].RFW.BIT\[5\].FF Q ) + USE SIGNAL ;
    - REGF\[16\].RFW.q_wire\[6\] ( REGF\[16\].RFW.BIT\[6\].OBUF2 A ) ( REGF\[16\].RFW.BIT\[6\].OBUF1 A ) ( REGF\[16\].RFW.BIT\[6\].FF Q ) + USE SIGNAL ;
    - REGF\[16\].RFW.q_wire\[7\] ( REGF\[16\].RFW.BIT\[7\].OBUF2 A ) ( REGF\[16\].RFW.BIT\[7\].OBUF1 A ) ( REGF\[16\].RFW.BIT\[7\].FF Q ) + USE SIGNAL ;
    - REGF\[16\].RFW.q_wire\[8\] ( REGF\[16\].RFW.BIT\[8\].OBUF2 A ) ( REGF\[16\].RFW.BIT\[8\].OBUF1 A ) ( REGF\[16\].RFW.BIT\[8\].FF Q ) + USE SIGNAL ;
    - REGF\[16\].RFW.q_wire\[9\] ( REGF\[16\].RFW.BIT\[9\].OBUF2 A ) ( REGF\[16\].RFW.BIT\[9\].OBUF1 A ) ( REGF\[16\].RFW.BIT\[9\].FF Q ) + USE SIGNAL ;
    - REGF\[16\].RFW.we_wire ( REGF\[16\].RFW.CG\[3\] GATE ) ( REGF\[16\].RFW.CG\[2\] GATE ) ( REGF\[16\].RFW.CG\[1\] GATE ) ( REGF\[16\].RFW.CG\[0\] GATE ) ( REGF\[16\].RFW.CGAND X ) + USE SIGNAL ;
    - REGF\[17\].RFW.GCLK\[0\] ( REGF\[17\].RFW.CG\[0\] GCLK ) ( REGF\[17\].RFW.BIT\[7\].FF CLK ) ( REGF\[17\].RFW.BIT\[6\].FF CLK ) ( REGF\[17\].RFW.BIT\[5\].FF CLK ) ( REGF\[17\].RFW.BIT\[4\].FF CLK ) ( REGF\[17\].RFW.BIT\[3\].FF CLK ) ( REGF\[17\].RFW.BIT\[2\].FF CLK )
      ( REGF\[17\].RFW.BIT\[1\].FF CLK ) ( REGF\[17\].RFW.BIT\[0\].FF CLK ) + USE SIGNAL ;
    - REGF\[17\].RFW.GCLK\[1\] ( REGF\[17\].RFW.CG\[1\] GCLK ) ( REGF\[17\].RFW.BIT\[9\].FF CLK ) ( REGF\[17\].RFW.BIT\[8\].FF CLK ) ( REGF\[17\].RFW.BIT\[15\].FF CLK ) ( REGF\[17\].RFW.BIT\[14\].FF CLK ) ( REGF\[17\].RFW.BIT\[13\].FF CLK ) ( REGF\[17\].RFW.BIT\[12\].FF CLK )
      ( REGF\[17\].RFW.BIT\[11\].FF CLK ) ( REGF\[17\].RFW.BIT\[10\].FF CLK ) + USE SIGNAL ;
    - REGF\[17\].RFW.GCLK\[2\] ( REGF\[17\].RFW.CG\[2\] GCLK ) ( REGF\[17\].RFW.BIT\[23\].FF CLK ) ( REGF\[17\].RFW.BIT\[22\].FF CLK ) ( REGF\[17\].RFW.BIT\[21\].FF CLK ) ( REGF\[17\].RFW.BIT\[20\].FF CLK ) ( REGF\[17\].RFW.BIT\[19\].FF CLK ) ( REGF\[17\].RFW.BIT\[18\].FF CLK )
      ( REGF\[17\].RFW.BIT\[17\].FF CLK ) ( REGF\[17\].RFW.BIT\[16\].FF CLK ) + USE SIGNAL ;
    - REGF\[17\].RFW.GCLK\[3\] ( REGF\[17\].RFW.CG\[3\] GCLK ) ( REGF\[17\].RFW.BIT\[31\].FF CLK ) ( REGF\[17\].RFW.BIT\[30\].FF CLK ) ( REGF\[17\].RFW.BIT\[29\].FF CLK ) ( REGF\[17\].RFW.BIT\[28\].FF CLK ) ( REGF\[17\].RFW.BIT\[27\].FF CLK ) ( REGF\[17\].RFW.BIT\[26\].FF CLK )
      ( REGF\[17\].RFW.BIT\[25\].FF CLK ) ( REGF\[17\].RFW.BIT\[24\].FF CLK ) + USE SIGNAL ;
    - REGF\[17\].RFW.SEL1 ( REGF\[17\].RFW.INV1\[3\] A ) ( REGF\[17\].RFW.INV1\[2\] A ) ( REGF\[17\].RFW.INV1\[1\] A ) ( REGF\[17\].RFW.INV1\[0\] A ) ( DEC0.D2.AND1 X ) + USE SIGNAL ;
    - REGF\[17\].RFW.SEL1_B\[0\] ( REGF\[17\].RFW.INV1\[0\] Y ) ( REGF\[17\].RFW.BIT\[7\].OBUF1 TE_B ) ( REGF\[17\].RFW.BIT\[6\].OBUF1 TE_B ) ( REGF\[17\].RFW.BIT\[5\].OBUF1 TE_B ) ( REGF\[17\].RFW.BIT\[4\].OBUF1 TE_B ) ( REGF\[17\].RFW.BIT\[3\].OBUF1 TE_B ) ( REGF\[17\].RFW.BIT\[2\].OBUF1 TE_B )
      ( REGF\[17\].RFW.BIT\[1\].OBUF1 TE_B ) ( REGF\[17\].RFW.BIT\[0\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[17\].RFW.SEL1_B\[1\] ( REGF\[17\].RFW.INV1\[1\] Y ) ( REGF\[17\].RFW.BIT\[9\].OBUF1 TE_B ) ( REGF\[17\].RFW.BIT\[8\].OBUF1 TE_B ) ( REGF\[17\].RFW.BIT\[15\].OBUF1 TE_B ) ( REGF\[17\].RFW.BIT\[14\].OBUF1 TE_B ) ( REGF\[17\].RFW.BIT\[13\].OBUF1 TE_B ) ( REGF\[17\].RFW.BIT\[12\].OBUF1 TE_B )
      ( REGF\[17\].RFW.BIT\[11\].OBUF1 TE_B ) ( REGF\[17\].RFW.BIT\[10\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[17\].RFW.SEL1_B\[2\] ( REGF\[17\].RFW.INV1\[2\] Y ) ( REGF\[17\].RFW.BIT\[23\].OBUF1 TE_B ) ( REGF\[17\].RFW.BIT\[22\].OBUF1 TE_B ) ( REGF\[17\].RFW.BIT\[21\].OBUF1 TE_B ) ( REGF\[17\].RFW.BIT\[20\].OBUF1 TE_B ) ( REGF\[17\].RFW.BIT\[19\].OBUF1 TE_B ) ( REGF\[17\].RFW.BIT\[18\].OBUF1 TE_B )
      ( REGF\[17\].RFW.BIT\[17\].OBUF1 TE_B ) ( REGF\[17\].RFW.BIT\[16\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[17\].RFW.SEL1_B\[3\] ( REGF\[17\].RFW.INV1\[3\] Y ) ( REGF\[17\].RFW.BIT\[31\].OBUF1 TE_B ) ( REGF\[17\].RFW.BIT\[30\].OBUF1 TE_B ) ( REGF\[17\].RFW.BIT\[29\].OBUF1 TE_B ) ( REGF\[17\].RFW.BIT\[28\].OBUF1 TE_B ) ( REGF\[17\].RFW.BIT\[27\].OBUF1 TE_B ) ( REGF\[17\].RFW.BIT\[26\].OBUF1 TE_B )
      ( REGF\[17\].RFW.BIT\[25\].OBUF1 TE_B ) ( REGF\[17\].RFW.BIT\[24\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[17\].RFW.SEL2 ( REGF\[17\].RFW.INV2\[3\] A ) ( REGF\[17\].RFW.INV2\[2\] A ) ( REGF\[17\].RFW.INV2\[1\] A ) ( REGF\[17\].RFW.INV2\[0\] A ) ( DEC1.D2.AND1 X ) + USE SIGNAL ;
    - REGF\[17\].RFW.SEL2_B\[0\] ( REGF\[17\].RFW.INV2\[0\] Y ) ( REGF\[17\].RFW.BIT\[7\].OBUF2 TE_B ) ( REGF\[17\].RFW.BIT\[6\].OBUF2 TE_B ) ( REGF\[17\].RFW.BIT\[5\].OBUF2 TE_B ) ( REGF\[17\].RFW.BIT\[4\].OBUF2 TE_B ) ( REGF\[17\].RFW.BIT\[3\].OBUF2 TE_B ) ( REGF\[17\].RFW.BIT\[2\].OBUF2 TE_B )
      ( REGF\[17\].RFW.BIT\[1\].OBUF2 TE_B ) ( REGF\[17\].RFW.BIT\[0\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[17\].RFW.SEL2_B\[1\] ( REGF\[17\].RFW.INV2\[1\] Y ) ( REGF\[17\].RFW.BIT\[9\].OBUF2 TE_B ) ( REGF\[17\].RFW.BIT\[8\].OBUF2 TE_B ) ( REGF\[17\].RFW.BIT\[15\].OBUF2 TE_B ) ( REGF\[17\].RFW.BIT\[14\].OBUF2 TE_B ) ( REGF\[17\].RFW.BIT\[13\].OBUF2 TE_B ) ( REGF\[17\].RFW.BIT\[12\].OBUF2 TE_B )
      ( REGF\[17\].RFW.BIT\[11\].OBUF2 TE_B ) ( REGF\[17\].RFW.BIT\[10\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[17\].RFW.SEL2_B\[2\] ( REGF\[17\].RFW.INV2\[2\] Y ) ( REGF\[17\].RFW.BIT\[23\].OBUF2 TE_B ) ( REGF\[17\].RFW.BIT\[22\].OBUF2 TE_B ) ( REGF\[17\].RFW.BIT\[21\].OBUF2 TE_B ) ( REGF\[17\].RFW.BIT\[20\].OBUF2 TE_B ) ( REGF\[17\].RFW.BIT\[19\].OBUF2 TE_B ) ( REGF\[17\].RFW.BIT\[18\].OBUF2 TE_B )
      ( REGF\[17\].RFW.BIT\[17\].OBUF2 TE_B ) ( REGF\[17\].RFW.BIT\[16\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[17\].RFW.SEL2_B\[3\] ( REGF\[17\].RFW.INV2\[3\] Y ) ( REGF\[17\].RFW.BIT\[31\].OBUF2 TE_B ) ( REGF\[17\].RFW.BIT\[30\].OBUF2 TE_B ) ( REGF\[17\].RFW.BIT\[29\].OBUF2 TE_B ) ( REGF\[17\].RFW.BIT\[28\].OBUF2 TE_B ) ( REGF\[17\].RFW.BIT\[27\].OBUF2 TE_B ) ( REGF\[17\].RFW.BIT\[26\].OBUF2 TE_B )
      ( REGF\[17\].RFW.BIT\[25\].OBUF2 TE_B ) ( REGF\[17\].RFW.BIT\[24\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[17\].RFW.SELW ( REGF\[17\].RFW.CGAND A ) ( DEC2.D2.AND1 X ) + USE SIGNAL ;
    - REGF\[17\].RFW.q_wire\[0\] ( REGF\[17\].RFW.BIT\[0\].OBUF2 A ) ( REGF\[17\].RFW.BIT\[0\].OBUF1 A ) ( REGF\[17\].RFW.BIT\[0\].FF Q ) + USE SIGNAL ;
    - REGF\[17\].RFW.q_wire\[10\] ( REGF\[17\].RFW.BIT\[10\].OBUF2 A ) ( REGF\[17\].RFW.BIT\[10\].OBUF1 A ) ( REGF\[17\].RFW.BIT\[10\].FF Q ) + USE SIGNAL ;
    - REGF\[17\].RFW.q_wire\[11\] ( REGF\[17\].RFW.BIT\[11\].OBUF2 A ) ( REGF\[17\].RFW.BIT\[11\].OBUF1 A ) ( REGF\[17\].RFW.BIT\[11\].FF Q ) + USE SIGNAL ;
    - REGF\[17\].RFW.q_wire\[12\] ( REGF\[17\].RFW.BIT\[12\].OBUF2 A ) ( REGF\[17\].RFW.BIT\[12\].OBUF1 A ) ( REGF\[17\].RFW.BIT\[12\].FF Q ) + USE SIGNAL ;
    - REGF\[17\].RFW.q_wire\[13\] ( REGF\[17\].RFW.BIT\[13\].OBUF2 A ) ( REGF\[17\].RFW.BIT\[13\].OBUF1 A ) ( REGF\[17\].RFW.BIT\[13\].FF Q ) + USE SIGNAL ;
    - REGF\[17\].RFW.q_wire\[14\] ( REGF\[17\].RFW.BIT\[14\].OBUF2 A ) ( REGF\[17\].RFW.BIT\[14\].OBUF1 A ) ( REGF\[17\].RFW.BIT\[14\].FF Q ) + USE SIGNAL ;
    - REGF\[17\].RFW.q_wire\[15\] ( REGF\[17\].RFW.BIT\[15\].OBUF2 A ) ( REGF\[17\].RFW.BIT\[15\].OBUF1 A ) ( REGF\[17\].RFW.BIT\[15\].FF Q ) + USE SIGNAL ;
    - REGF\[17\].RFW.q_wire\[16\] ( REGF\[17\].RFW.BIT\[16\].OBUF2 A ) ( REGF\[17\].RFW.BIT\[16\].OBUF1 A ) ( REGF\[17\].RFW.BIT\[16\].FF Q ) + USE SIGNAL ;
    - REGF\[17\].RFW.q_wire\[17\] ( REGF\[17\].RFW.BIT\[17\].OBUF2 A ) ( REGF\[17\].RFW.BIT\[17\].OBUF1 A ) ( REGF\[17\].RFW.BIT\[17\].FF Q ) + USE SIGNAL ;
    - REGF\[17\].RFW.q_wire\[18\] ( REGF\[17\].RFW.BIT\[18\].OBUF2 A ) ( REGF\[17\].RFW.BIT\[18\].OBUF1 A ) ( REGF\[17\].RFW.BIT\[18\].FF Q ) + USE SIGNAL ;
    - REGF\[17\].RFW.q_wire\[19\] ( REGF\[17\].RFW.BIT\[19\].OBUF2 A ) ( REGF\[17\].RFW.BIT\[19\].OBUF1 A ) ( REGF\[17\].RFW.BIT\[19\].FF Q ) + USE SIGNAL ;
    - REGF\[17\].RFW.q_wire\[1\] ( REGF\[17\].RFW.BIT\[1\].OBUF2 A ) ( REGF\[17\].RFW.BIT\[1\].OBUF1 A ) ( REGF\[17\].RFW.BIT\[1\].FF Q ) + USE SIGNAL ;
    - REGF\[17\].RFW.q_wire\[20\] ( REGF\[17\].RFW.BIT\[20\].OBUF2 A ) ( REGF\[17\].RFW.BIT\[20\].OBUF1 A ) ( REGF\[17\].RFW.BIT\[20\].FF Q ) + USE SIGNAL ;
    - REGF\[17\].RFW.q_wire\[21\] ( REGF\[17\].RFW.BIT\[21\].OBUF2 A ) ( REGF\[17\].RFW.BIT\[21\].OBUF1 A ) ( REGF\[17\].RFW.BIT\[21\].FF Q ) + USE SIGNAL ;
    - REGF\[17\].RFW.q_wire\[22\] ( REGF\[17\].RFW.BIT\[22\].OBUF2 A ) ( REGF\[17\].RFW.BIT\[22\].OBUF1 A ) ( REGF\[17\].RFW.BIT\[22\].FF Q ) + USE SIGNAL ;
    - REGF\[17\].RFW.q_wire\[23\] ( REGF\[17\].RFW.BIT\[23\].OBUF2 A ) ( REGF\[17\].RFW.BIT\[23\].OBUF1 A ) ( REGF\[17\].RFW.BIT\[23\].FF Q ) + USE SIGNAL ;
    - REGF\[17\].RFW.q_wire\[24\] ( REGF\[17\].RFW.BIT\[24\].OBUF2 A ) ( REGF\[17\].RFW.BIT\[24\].OBUF1 A ) ( REGF\[17\].RFW.BIT\[24\].FF Q ) + USE SIGNAL ;
    - REGF\[17\].RFW.q_wire\[25\] ( REGF\[17\].RFW.BIT\[25\].OBUF2 A ) ( REGF\[17\].RFW.BIT\[25\].OBUF1 A ) ( REGF\[17\].RFW.BIT\[25\].FF Q ) + USE SIGNAL ;
    - REGF\[17\].RFW.q_wire\[26\] ( REGF\[17\].RFW.BIT\[26\].OBUF2 A ) ( REGF\[17\].RFW.BIT\[26\].OBUF1 A ) ( REGF\[17\].RFW.BIT\[26\].FF Q ) + USE SIGNAL ;
    - REGF\[17\].RFW.q_wire\[27\] ( REGF\[17\].RFW.BIT\[27\].OBUF2 A ) ( REGF\[17\].RFW.BIT\[27\].OBUF1 A ) ( REGF\[17\].RFW.BIT\[27\].FF Q ) + USE SIGNAL ;
    - REGF\[17\].RFW.q_wire\[28\] ( REGF\[17\].RFW.BIT\[28\].OBUF2 A ) ( REGF\[17\].RFW.BIT\[28\].OBUF1 A ) ( REGF\[17\].RFW.BIT\[28\].FF Q ) + USE SIGNAL ;
    - REGF\[17\].RFW.q_wire\[29\] ( REGF\[17\].RFW.BIT\[29\].OBUF2 A ) ( REGF\[17\].RFW.BIT\[29\].OBUF1 A ) ( REGF\[17\].RFW.BIT\[29\].FF Q ) + USE SIGNAL ;
    - REGF\[17\].RFW.q_wire\[2\] ( REGF\[17\].RFW.BIT\[2\].OBUF2 A ) ( REGF\[17\].RFW.BIT\[2\].OBUF1 A ) ( REGF\[17\].RFW.BIT\[2\].FF Q ) + USE SIGNAL ;
    - REGF\[17\].RFW.q_wire\[30\] ( REGF\[17\].RFW.BIT\[30\].OBUF2 A ) ( REGF\[17\].RFW.BIT\[30\].OBUF1 A ) ( REGF\[17\].RFW.BIT\[30\].FF Q ) + USE SIGNAL ;
    - REGF\[17\].RFW.q_wire\[31\] ( REGF\[17\].RFW.BIT\[31\].OBUF2 A ) ( REGF\[17\].RFW.BIT\[31\].OBUF1 A ) ( REGF\[17\].RFW.BIT\[31\].FF Q ) + USE SIGNAL ;
    - REGF\[17\].RFW.q_wire\[3\] ( REGF\[17\].RFW.BIT\[3\].OBUF2 A ) ( REGF\[17\].RFW.BIT\[3\].OBUF1 A ) ( REGF\[17\].RFW.BIT\[3\].FF Q ) + USE SIGNAL ;
    - REGF\[17\].RFW.q_wire\[4\] ( REGF\[17\].RFW.BIT\[4\].OBUF2 A ) ( REGF\[17\].RFW.BIT\[4\].OBUF1 A ) ( REGF\[17\].RFW.BIT\[4\].FF Q ) + USE SIGNAL ;
    - REGF\[17\].RFW.q_wire\[5\] ( REGF\[17\].RFW.BIT\[5\].OBUF2 A ) ( REGF\[17\].RFW.BIT\[5\].OBUF1 A ) ( REGF\[17\].RFW.BIT\[5\].FF Q ) + USE SIGNAL ;
    - REGF\[17\].RFW.q_wire\[6\] ( REGF\[17\].RFW.BIT\[6\].OBUF2 A ) ( REGF\[17\].RFW.BIT\[6\].OBUF1 A ) ( REGF\[17\].RFW.BIT\[6\].FF Q ) + USE SIGNAL ;
    - REGF\[17\].RFW.q_wire\[7\] ( REGF\[17\].RFW.BIT\[7\].OBUF2 A ) ( REGF\[17\].RFW.BIT\[7\].OBUF1 A ) ( REGF\[17\].RFW.BIT\[7\].FF Q ) + USE SIGNAL ;
    - REGF\[17\].RFW.q_wire\[8\] ( REGF\[17\].RFW.BIT\[8\].OBUF2 A ) ( REGF\[17\].RFW.BIT\[8\].OBUF1 A ) ( REGF\[17\].RFW.BIT\[8\].FF Q ) + USE SIGNAL ;
    - REGF\[17\].RFW.q_wire\[9\] ( REGF\[17\].RFW.BIT\[9\].OBUF2 A ) ( REGF\[17\].RFW.BIT\[9\].OBUF1 A ) ( REGF\[17\].RFW.BIT\[9\].FF Q ) + USE SIGNAL ;
    - REGF\[17\].RFW.we_wire ( REGF\[17\].RFW.CG\[3\] GATE ) ( REGF\[17\].RFW.CG\[2\] GATE ) ( REGF\[17\].RFW.CG\[1\] GATE ) ( REGF\[17\].RFW.CG\[0\] GATE ) ( REGF\[17\].RFW.CGAND X ) + USE SIGNAL ;
    - REGF\[18\].RFW.GCLK\[0\] ( REGF\[18\].RFW.CG\[0\] GCLK ) ( REGF\[18\].RFW.BIT\[7\].FF CLK ) ( REGF\[18\].RFW.BIT\[6\].FF CLK ) ( REGF\[18\].RFW.BIT\[5\].FF CLK ) ( REGF\[18\].RFW.BIT\[4\].FF CLK ) ( REGF\[18\].RFW.BIT\[3\].FF CLK ) ( REGF\[18\].RFW.BIT\[2\].FF CLK )
      ( REGF\[18\].RFW.BIT\[1\].FF CLK ) ( REGF\[18\].RFW.BIT\[0\].FF CLK ) + USE SIGNAL ;
    - REGF\[18\].RFW.GCLK\[1\] ( REGF\[18\].RFW.CG\[1\] GCLK ) ( REGF\[18\].RFW.BIT\[9\].FF CLK ) ( REGF\[18\].RFW.BIT\[8\].FF CLK ) ( REGF\[18\].RFW.BIT\[15\].FF CLK ) ( REGF\[18\].RFW.BIT\[14\].FF CLK ) ( REGF\[18\].RFW.BIT\[13\].FF CLK ) ( REGF\[18\].RFW.BIT\[12\].FF CLK )
      ( REGF\[18\].RFW.BIT\[11\].FF CLK ) ( REGF\[18\].RFW.BIT\[10\].FF CLK ) + USE SIGNAL ;
    - REGF\[18\].RFW.GCLK\[2\] ( REGF\[18\].RFW.CG\[2\] GCLK ) ( REGF\[18\].RFW.BIT\[23\].FF CLK ) ( REGF\[18\].RFW.BIT\[22\].FF CLK ) ( REGF\[18\].RFW.BIT\[21\].FF CLK ) ( REGF\[18\].RFW.BIT\[20\].FF CLK ) ( REGF\[18\].RFW.BIT\[19\].FF CLK ) ( REGF\[18\].RFW.BIT\[18\].FF CLK )
      ( REGF\[18\].RFW.BIT\[17\].FF CLK ) ( REGF\[18\].RFW.BIT\[16\].FF CLK ) + USE SIGNAL ;
    - REGF\[18\].RFW.GCLK\[3\] ( REGF\[18\].RFW.CG\[3\] GCLK ) ( REGF\[18\].RFW.BIT\[31\].FF CLK ) ( REGF\[18\].RFW.BIT\[30\].FF CLK ) ( REGF\[18\].RFW.BIT\[29\].FF CLK ) ( REGF\[18\].RFW.BIT\[28\].FF CLK ) ( REGF\[18\].RFW.BIT\[27\].FF CLK ) ( REGF\[18\].RFW.BIT\[26\].FF CLK )
      ( REGF\[18\].RFW.BIT\[25\].FF CLK ) ( REGF\[18\].RFW.BIT\[24\].FF CLK ) + USE SIGNAL ;
    - REGF\[18\].RFW.SEL1 ( REGF\[18\].RFW.INV1\[3\] A ) ( REGF\[18\].RFW.INV1\[2\] A ) ( REGF\[18\].RFW.INV1\[1\] A ) ( REGF\[18\].RFW.INV1\[0\] A ) ( DEC0.D2.AND2 X ) + USE SIGNAL ;
    - REGF\[18\].RFW.SEL1_B\[0\] ( REGF\[18\].RFW.INV1\[0\] Y ) ( REGF\[18\].RFW.BIT\[7\].OBUF1 TE_B ) ( REGF\[18\].RFW.BIT\[6\].OBUF1 TE_B ) ( REGF\[18\].RFW.BIT\[5\].OBUF1 TE_B ) ( REGF\[18\].RFW.BIT\[4\].OBUF1 TE_B ) ( REGF\[18\].RFW.BIT\[3\].OBUF1 TE_B ) ( REGF\[18\].RFW.BIT\[2\].OBUF1 TE_B )
      ( REGF\[18\].RFW.BIT\[1\].OBUF1 TE_B ) ( REGF\[18\].RFW.BIT\[0\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[18\].RFW.SEL1_B\[1\] ( REGF\[18\].RFW.INV1\[1\] Y ) ( REGF\[18\].RFW.BIT\[9\].OBUF1 TE_B ) ( REGF\[18\].RFW.BIT\[8\].OBUF1 TE_B ) ( REGF\[18\].RFW.BIT\[15\].OBUF1 TE_B ) ( REGF\[18\].RFW.BIT\[14\].OBUF1 TE_B ) ( REGF\[18\].RFW.BIT\[13\].OBUF1 TE_B ) ( REGF\[18\].RFW.BIT\[12\].OBUF1 TE_B )
      ( REGF\[18\].RFW.BIT\[11\].OBUF1 TE_B ) ( REGF\[18\].RFW.BIT\[10\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[18\].RFW.SEL1_B\[2\] ( REGF\[18\].RFW.INV1\[2\] Y ) ( REGF\[18\].RFW.BIT\[23\].OBUF1 TE_B ) ( REGF\[18\].RFW.BIT\[22\].OBUF1 TE_B ) ( REGF\[18\].RFW.BIT\[21\].OBUF1 TE_B ) ( REGF\[18\].RFW.BIT\[20\].OBUF1 TE_B ) ( REGF\[18\].RFW.BIT\[19\].OBUF1 TE_B ) ( REGF\[18\].RFW.BIT\[18\].OBUF1 TE_B )
      ( REGF\[18\].RFW.BIT\[17\].OBUF1 TE_B ) ( REGF\[18\].RFW.BIT\[16\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[18\].RFW.SEL1_B\[3\] ( REGF\[18\].RFW.INV1\[3\] Y ) ( REGF\[18\].RFW.BIT\[31\].OBUF1 TE_B ) ( REGF\[18\].RFW.BIT\[30\].OBUF1 TE_B ) ( REGF\[18\].RFW.BIT\[29\].OBUF1 TE_B ) ( REGF\[18\].RFW.BIT\[28\].OBUF1 TE_B ) ( REGF\[18\].RFW.BIT\[27\].OBUF1 TE_B ) ( REGF\[18\].RFW.BIT\[26\].OBUF1 TE_B )
      ( REGF\[18\].RFW.BIT\[25\].OBUF1 TE_B ) ( REGF\[18\].RFW.BIT\[24\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[18\].RFW.SEL2 ( REGF\[18\].RFW.INV2\[3\] A ) ( REGF\[18\].RFW.INV2\[2\] A ) ( REGF\[18\].RFW.INV2\[1\] A ) ( REGF\[18\].RFW.INV2\[0\] A ) ( DEC1.D2.AND2 X ) + USE SIGNAL ;
    - REGF\[18\].RFW.SEL2_B\[0\] ( REGF\[18\].RFW.INV2\[0\] Y ) ( REGF\[18\].RFW.BIT\[7\].OBUF2 TE_B ) ( REGF\[18\].RFW.BIT\[6\].OBUF2 TE_B ) ( REGF\[18\].RFW.BIT\[5\].OBUF2 TE_B ) ( REGF\[18\].RFW.BIT\[4\].OBUF2 TE_B ) ( REGF\[18\].RFW.BIT\[3\].OBUF2 TE_B ) ( REGF\[18\].RFW.BIT\[2\].OBUF2 TE_B )
      ( REGF\[18\].RFW.BIT\[1\].OBUF2 TE_B ) ( REGF\[18\].RFW.BIT\[0\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[18\].RFW.SEL2_B\[1\] ( REGF\[18\].RFW.INV2\[1\] Y ) ( REGF\[18\].RFW.BIT\[9\].OBUF2 TE_B ) ( REGF\[18\].RFW.BIT\[8\].OBUF2 TE_B ) ( REGF\[18\].RFW.BIT\[15\].OBUF2 TE_B ) ( REGF\[18\].RFW.BIT\[14\].OBUF2 TE_B ) ( REGF\[18\].RFW.BIT\[13\].OBUF2 TE_B ) ( REGF\[18\].RFW.BIT\[12\].OBUF2 TE_B )
      ( REGF\[18\].RFW.BIT\[11\].OBUF2 TE_B ) ( REGF\[18\].RFW.BIT\[10\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[18\].RFW.SEL2_B\[2\] ( REGF\[18\].RFW.INV2\[2\] Y ) ( REGF\[18\].RFW.BIT\[23\].OBUF2 TE_B ) ( REGF\[18\].RFW.BIT\[22\].OBUF2 TE_B ) ( REGF\[18\].RFW.BIT\[21\].OBUF2 TE_B ) ( REGF\[18\].RFW.BIT\[20\].OBUF2 TE_B ) ( REGF\[18\].RFW.BIT\[19\].OBUF2 TE_B ) ( REGF\[18\].RFW.BIT\[18\].OBUF2 TE_B )
      ( REGF\[18\].RFW.BIT\[17\].OBUF2 TE_B ) ( REGF\[18\].RFW.BIT\[16\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[18\].RFW.SEL2_B\[3\] ( REGF\[18\].RFW.INV2\[3\] Y ) ( REGF\[18\].RFW.BIT\[31\].OBUF2 TE_B ) ( REGF\[18\].RFW.BIT\[30\].OBUF2 TE_B ) ( REGF\[18\].RFW.BIT\[29\].OBUF2 TE_B ) ( REGF\[18\].RFW.BIT\[28\].OBUF2 TE_B ) ( REGF\[18\].RFW.BIT\[27\].OBUF2 TE_B ) ( REGF\[18\].RFW.BIT\[26\].OBUF2 TE_B )
      ( REGF\[18\].RFW.BIT\[25\].OBUF2 TE_B ) ( REGF\[18\].RFW.BIT\[24\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[18\].RFW.SELW ( REGF\[18\].RFW.CGAND A ) ( DEC2.D2.AND2 X ) + USE SIGNAL ;
    - REGF\[18\].RFW.q_wire\[0\] ( REGF\[18\].RFW.BIT\[0\].OBUF2 A ) ( REGF\[18\].RFW.BIT\[0\].OBUF1 A ) ( REGF\[18\].RFW.BIT\[0\].FF Q ) + USE SIGNAL ;
    - REGF\[18\].RFW.q_wire\[10\] ( REGF\[18\].RFW.BIT\[10\].OBUF2 A ) ( REGF\[18\].RFW.BIT\[10\].OBUF1 A ) ( REGF\[18\].RFW.BIT\[10\].FF Q ) + USE SIGNAL ;
    - REGF\[18\].RFW.q_wire\[11\] ( REGF\[18\].RFW.BIT\[11\].OBUF2 A ) ( REGF\[18\].RFW.BIT\[11\].OBUF1 A ) ( REGF\[18\].RFW.BIT\[11\].FF Q ) + USE SIGNAL ;
    - REGF\[18\].RFW.q_wire\[12\] ( REGF\[18\].RFW.BIT\[12\].OBUF2 A ) ( REGF\[18\].RFW.BIT\[12\].OBUF1 A ) ( REGF\[18\].RFW.BIT\[12\].FF Q ) + USE SIGNAL ;
    - REGF\[18\].RFW.q_wire\[13\] ( REGF\[18\].RFW.BIT\[13\].OBUF2 A ) ( REGF\[18\].RFW.BIT\[13\].OBUF1 A ) ( REGF\[18\].RFW.BIT\[13\].FF Q ) + USE SIGNAL ;
    - REGF\[18\].RFW.q_wire\[14\] ( REGF\[18\].RFW.BIT\[14\].OBUF2 A ) ( REGF\[18\].RFW.BIT\[14\].OBUF1 A ) ( REGF\[18\].RFW.BIT\[14\].FF Q ) + USE SIGNAL ;
    - REGF\[18\].RFW.q_wire\[15\] ( REGF\[18\].RFW.BIT\[15\].OBUF2 A ) ( REGF\[18\].RFW.BIT\[15\].OBUF1 A ) ( REGF\[18\].RFW.BIT\[15\].FF Q ) + USE SIGNAL ;
    - REGF\[18\].RFW.q_wire\[16\] ( REGF\[18\].RFW.BIT\[16\].OBUF2 A ) ( REGF\[18\].RFW.BIT\[16\].OBUF1 A ) ( REGF\[18\].RFW.BIT\[16\].FF Q ) + USE SIGNAL ;
    - REGF\[18\].RFW.q_wire\[17\] ( REGF\[18\].RFW.BIT\[17\].OBUF2 A ) ( REGF\[18\].RFW.BIT\[17\].OBUF1 A ) ( REGF\[18\].RFW.BIT\[17\].FF Q ) + USE SIGNAL ;
    - REGF\[18\].RFW.q_wire\[18\] ( REGF\[18\].RFW.BIT\[18\].OBUF2 A ) ( REGF\[18\].RFW.BIT\[18\].OBUF1 A ) ( REGF\[18\].RFW.BIT\[18\].FF Q ) + USE SIGNAL ;
    - REGF\[18\].RFW.q_wire\[19\] ( REGF\[18\].RFW.BIT\[19\].OBUF2 A ) ( REGF\[18\].RFW.BIT\[19\].OBUF1 A ) ( REGF\[18\].RFW.BIT\[19\].FF Q ) + USE SIGNAL ;
    - REGF\[18\].RFW.q_wire\[1\] ( REGF\[18\].RFW.BIT\[1\].OBUF2 A ) ( REGF\[18\].RFW.BIT\[1\].OBUF1 A ) ( REGF\[18\].RFW.BIT\[1\].FF Q ) + USE SIGNAL ;
    - REGF\[18\].RFW.q_wire\[20\] ( REGF\[18\].RFW.BIT\[20\].OBUF2 A ) ( REGF\[18\].RFW.BIT\[20\].OBUF1 A ) ( REGF\[18\].RFW.BIT\[20\].FF Q ) + USE SIGNAL ;
    - REGF\[18\].RFW.q_wire\[21\] ( REGF\[18\].RFW.BIT\[21\].OBUF2 A ) ( REGF\[18\].RFW.BIT\[21\].OBUF1 A ) ( REGF\[18\].RFW.BIT\[21\].FF Q ) + USE SIGNAL ;
    - REGF\[18\].RFW.q_wire\[22\] ( REGF\[18\].RFW.BIT\[22\].OBUF2 A ) ( REGF\[18\].RFW.BIT\[22\].OBUF1 A ) ( REGF\[18\].RFW.BIT\[22\].FF Q ) + USE SIGNAL ;
    - REGF\[18\].RFW.q_wire\[23\] ( REGF\[18\].RFW.BIT\[23\].OBUF2 A ) ( REGF\[18\].RFW.BIT\[23\].OBUF1 A ) ( REGF\[18\].RFW.BIT\[23\].FF Q ) + USE SIGNAL ;
    - REGF\[18\].RFW.q_wire\[24\] ( REGF\[18\].RFW.BIT\[24\].OBUF2 A ) ( REGF\[18\].RFW.BIT\[24\].OBUF1 A ) ( REGF\[18\].RFW.BIT\[24\].FF Q ) + USE SIGNAL ;
    - REGF\[18\].RFW.q_wire\[25\] ( REGF\[18\].RFW.BIT\[25\].OBUF2 A ) ( REGF\[18\].RFW.BIT\[25\].OBUF1 A ) ( REGF\[18\].RFW.BIT\[25\].FF Q ) + USE SIGNAL ;
    - REGF\[18\].RFW.q_wire\[26\] ( REGF\[18\].RFW.BIT\[26\].OBUF2 A ) ( REGF\[18\].RFW.BIT\[26\].OBUF1 A ) ( REGF\[18\].RFW.BIT\[26\].FF Q ) + USE SIGNAL ;
    - REGF\[18\].RFW.q_wire\[27\] ( REGF\[18\].RFW.BIT\[27\].OBUF2 A ) ( REGF\[18\].RFW.BIT\[27\].OBUF1 A ) ( REGF\[18\].RFW.BIT\[27\].FF Q ) + USE SIGNAL ;
    - REGF\[18\].RFW.q_wire\[28\] ( REGF\[18\].RFW.BIT\[28\].OBUF2 A ) ( REGF\[18\].RFW.BIT\[28\].OBUF1 A ) ( REGF\[18\].RFW.BIT\[28\].FF Q ) + USE SIGNAL ;
    - REGF\[18\].RFW.q_wire\[29\] ( REGF\[18\].RFW.BIT\[29\].OBUF2 A ) ( REGF\[18\].RFW.BIT\[29\].OBUF1 A ) ( REGF\[18\].RFW.BIT\[29\].FF Q ) + USE SIGNAL ;
    - REGF\[18\].RFW.q_wire\[2\] ( REGF\[18\].RFW.BIT\[2\].OBUF2 A ) ( REGF\[18\].RFW.BIT\[2\].OBUF1 A ) ( REGF\[18\].RFW.BIT\[2\].FF Q ) + USE SIGNAL ;
    - REGF\[18\].RFW.q_wire\[30\] ( REGF\[18\].RFW.BIT\[30\].OBUF2 A ) ( REGF\[18\].RFW.BIT\[30\].OBUF1 A ) ( REGF\[18\].RFW.BIT\[30\].FF Q ) + USE SIGNAL ;
    - REGF\[18\].RFW.q_wire\[31\] ( REGF\[18\].RFW.BIT\[31\].OBUF2 A ) ( REGF\[18\].RFW.BIT\[31\].OBUF1 A ) ( REGF\[18\].RFW.BIT\[31\].FF Q ) + USE SIGNAL ;
    - REGF\[18\].RFW.q_wire\[3\] ( REGF\[18\].RFW.BIT\[3\].OBUF2 A ) ( REGF\[18\].RFW.BIT\[3\].OBUF1 A ) ( REGF\[18\].RFW.BIT\[3\].FF Q ) + USE SIGNAL ;
    - REGF\[18\].RFW.q_wire\[4\] ( REGF\[18\].RFW.BIT\[4\].OBUF2 A ) ( REGF\[18\].RFW.BIT\[4\].OBUF1 A ) ( REGF\[18\].RFW.BIT\[4\].FF Q ) + USE SIGNAL ;
    - REGF\[18\].RFW.q_wire\[5\] ( REGF\[18\].RFW.BIT\[5\].OBUF2 A ) ( REGF\[18\].RFW.BIT\[5\].OBUF1 A ) ( REGF\[18\].RFW.BIT\[5\].FF Q ) + USE SIGNAL ;
    - REGF\[18\].RFW.q_wire\[6\] ( REGF\[18\].RFW.BIT\[6\].OBUF2 A ) ( REGF\[18\].RFW.BIT\[6\].OBUF1 A ) ( REGF\[18\].RFW.BIT\[6\].FF Q ) + USE SIGNAL ;
    - REGF\[18\].RFW.q_wire\[7\] ( REGF\[18\].RFW.BIT\[7\].OBUF2 A ) ( REGF\[18\].RFW.BIT\[7\].OBUF1 A ) ( REGF\[18\].RFW.BIT\[7\].FF Q ) + USE SIGNAL ;
    - REGF\[18\].RFW.q_wire\[8\] ( REGF\[18\].RFW.BIT\[8\].OBUF2 A ) ( REGF\[18\].RFW.BIT\[8\].OBUF1 A ) ( REGF\[18\].RFW.BIT\[8\].FF Q ) + USE SIGNAL ;
    - REGF\[18\].RFW.q_wire\[9\] ( REGF\[18\].RFW.BIT\[9\].OBUF2 A ) ( REGF\[18\].RFW.BIT\[9\].OBUF1 A ) ( REGF\[18\].RFW.BIT\[9\].FF Q ) + USE SIGNAL ;
    - REGF\[18\].RFW.we_wire ( REGF\[18\].RFW.CG\[3\] GATE ) ( REGF\[18\].RFW.CG\[2\] GATE ) ( REGF\[18\].RFW.CG\[1\] GATE ) ( REGF\[18\].RFW.CG\[0\] GATE ) ( REGF\[18\].RFW.CGAND X ) + USE SIGNAL ;
    - REGF\[19\].RFW.GCLK\[0\] ( REGF\[19\].RFW.CG\[0\] GCLK ) ( REGF\[19\].RFW.BIT\[7\].FF CLK ) ( REGF\[19\].RFW.BIT\[6\].FF CLK ) ( REGF\[19\].RFW.BIT\[5\].FF CLK ) ( REGF\[19\].RFW.BIT\[4\].FF CLK ) ( REGF\[19\].RFW.BIT\[3\].FF CLK ) ( REGF\[19\].RFW.BIT\[2\].FF CLK )
      ( REGF\[19\].RFW.BIT\[1\].FF CLK ) ( REGF\[19\].RFW.BIT\[0\].FF CLK ) + USE SIGNAL ;
    - REGF\[19\].RFW.GCLK\[1\] ( REGF\[19\].RFW.CG\[1\] GCLK ) ( REGF\[19\].RFW.BIT\[9\].FF CLK ) ( REGF\[19\].RFW.BIT\[8\].FF CLK ) ( REGF\[19\].RFW.BIT\[15\].FF CLK ) ( REGF\[19\].RFW.BIT\[14\].FF CLK ) ( REGF\[19\].RFW.BIT\[13\].FF CLK ) ( REGF\[19\].RFW.BIT\[12\].FF CLK )
      ( REGF\[19\].RFW.BIT\[11\].FF CLK ) ( REGF\[19\].RFW.BIT\[10\].FF CLK ) + USE SIGNAL ;
    - REGF\[19\].RFW.GCLK\[2\] ( REGF\[19\].RFW.CG\[2\] GCLK ) ( REGF\[19\].RFW.BIT\[23\].FF CLK ) ( REGF\[19\].RFW.BIT\[22\].FF CLK ) ( REGF\[19\].RFW.BIT\[21\].FF CLK ) ( REGF\[19\].RFW.BIT\[20\].FF CLK ) ( REGF\[19\].RFW.BIT\[19\].FF CLK ) ( REGF\[19\].RFW.BIT\[18\].FF CLK )
      ( REGF\[19\].RFW.BIT\[17\].FF CLK ) ( REGF\[19\].RFW.BIT\[16\].FF CLK ) + USE SIGNAL ;
    - REGF\[19\].RFW.GCLK\[3\] ( REGF\[19\].RFW.CG\[3\] GCLK ) ( REGF\[19\].RFW.BIT\[31\].FF CLK ) ( REGF\[19\].RFW.BIT\[30\].FF CLK ) ( REGF\[19\].RFW.BIT\[29\].FF CLK ) ( REGF\[19\].RFW.BIT\[28\].FF CLK ) ( REGF\[19\].RFW.BIT\[27\].FF CLK ) ( REGF\[19\].RFW.BIT\[26\].FF CLK )
      ( REGF\[19\].RFW.BIT\[25\].FF CLK ) ( REGF\[19\].RFW.BIT\[24\].FF CLK ) + USE SIGNAL ;
    - REGF\[19\].RFW.SEL1 ( REGF\[19\].RFW.INV1\[3\] A ) ( REGF\[19\].RFW.INV1\[2\] A ) ( REGF\[19\].RFW.INV1\[1\] A ) ( REGF\[19\].RFW.INV1\[0\] A ) ( DEC0.D2.AND3 X ) + USE SIGNAL ;
    - REGF\[19\].RFW.SEL1_B\[0\] ( REGF\[19\].RFW.INV1\[0\] Y ) ( REGF\[19\].RFW.BIT\[7\].OBUF1 TE_B ) ( REGF\[19\].RFW.BIT\[6\].OBUF1 TE_B ) ( REGF\[19\].RFW.BIT\[5\].OBUF1 TE_B ) ( REGF\[19\].RFW.BIT\[4\].OBUF1 TE_B ) ( REGF\[19\].RFW.BIT\[3\].OBUF1 TE_B ) ( REGF\[19\].RFW.BIT\[2\].OBUF1 TE_B )
      ( REGF\[19\].RFW.BIT\[1\].OBUF1 TE_B ) ( REGF\[19\].RFW.BIT\[0\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[19\].RFW.SEL1_B\[1\] ( REGF\[19\].RFW.INV1\[1\] Y ) ( REGF\[19\].RFW.BIT\[9\].OBUF1 TE_B ) ( REGF\[19\].RFW.BIT\[8\].OBUF1 TE_B ) ( REGF\[19\].RFW.BIT\[15\].OBUF1 TE_B ) ( REGF\[19\].RFW.BIT\[14\].OBUF1 TE_B ) ( REGF\[19\].RFW.BIT\[13\].OBUF1 TE_B ) ( REGF\[19\].RFW.BIT\[12\].OBUF1 TE_B )
      ( REGF\[19\].RFW.BIT\[11\].OBUF1 TE_B ) ( REGF\[19\].RFW.BIT\[10\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[19\].RFW.SEL1_B\[2\] ( REGF\[19\].RFW.INV1\[2\] Y ) ( REGF\[19\].RFW.BIT\[23\].OBUF1 TE_B ) ( REGF\[19\].RFW.BIT\[22\].OBUF1 TE_B ) ( REGF\[19\].RFW.BIT\[21\].OBUF1 TE_B ) ( REGF\[19\].RFW.BIT\[20\].OBUF1 TE_B ) ( REGF\[19\].RFW.BIT\[19\].OBUF1 TE_B ) ( REGF\[19\].RFW.BIT\[18\].OBUF1 TE_B )
      ( REGF\[19\].RFW.BIT\[17\].OBUF1 TE_B ) ( REGF\[19\].RFW.BIT\[16\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[19\].RFW.SEL1_B\[3\] ( REGF\[19\].RFW.INV1\[3\] Y ) ( REGF\[19\].RFW.BIT\[31\].OBUF1 TE_B ) ( REGF\[19\].RFW.BIT\[30\].OBUF1 TE_B ) ( REGF\[19\].RFW.BIT\[29\].OBUF1 TE_B ) ( REGF\[19\].RFW.BIT\[28\].OBUF1 TE_B ) ( REGF\[19\].RFW.BIT\[27\].OBUF1 TE_B ) ( REGF\[19\].RFW.BIT\[26\].OBUF1 TE_B )
      ( REGF\[19\].RFW.BIT\[25\].OBUF1 TE_B ) ( REGF\[19\].RFW.BIT\[24\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[19\].RFW.SEL2 ( REGF\[19\].RFW.INV2\[3\] A ) ( REGF\[19\].RFW.INV2\[2\] A ) ( REGF\[19\].RFW.INV2\[1\] A ) ( REGF\[19\].RFW.INV2\[0\] A ) ( DEC1.D2.AND3 X ) + USE SIGNAL ;
    - REGF\[19\].RFW.SEL2_B\[0\] ( REGF\[19\].RFW.INV2\[0\] Y ) ( REGF\[19\].RFW.BIT\[7\].OBUF2 TE_B ) ( REGF\[19\].RFW.BIT\[6\].OBUF2 TE_B ) ( REGF\[19\].RFW.BIT\[5\].OBUF2 TE_B ) ( REGF\[19\].RFW.BIT\[4\].OBUF2 TE_B ) ( REGF\[19\].RFW.BIT\[3\].OBUF2 TE_B ) ( REGF\[19\].RFW.BIT\[2\].OBUF2 TE_B )
      ( REGF\[19\].RFW.BIT\[1\].OBUF2 TE_B ) ( REGF\[19\].RFW.BIT\[0\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[19\].RFW.SEL2_B\[1\] ( REGF\[19\].RFW.INV2\[1\] Y ) ( REGF\[19\].RFW.BIT\[9\].OBUF2 TE_B ) ( REGF\[19\].RFW.BIT\[8\].OBUF2 TE_B ) ( REGF\[19\].RFW.BIT\[15\].OBUF2 TE_B ) ( REGF\[19\].RFW.BIT\[14\].OBUF2 TE_B ) ( REGF\[19\].RFW.BIT\[13\].OBUF2 TE_B ) ( REGF\[19\].RFW.BIT\[12\].OBUF2 TE_B )
      ( REGF\[19\].RFW.BIT\[11\].OBUF2 TE_B ) ( REGF\[19\].RFW.BIT\[10\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[19\].RFW.SEL2_B\[2\] ( REGF\[19\].RFW.INV2\[2\] Y ) ( REGF\[19\].RFW.BIT\[23\].OBUF2 TE_B ) ( REGF\[19\].RFW.BIT\[22\].OBUF2 TE_B ) ( REGF\[19\].RFW.BIT\[21\].OBUF2 TE_B ) ( REGF\[19\].RFW.BIT\[20\].OBUF2 TE_B ) ( REGF\[19\].RFW.BIT\[19\].OBUF2 TE_B ) ( REGF\[19\].RFW.BIT\[18\].OBUF2 TE_B )
      ( REGF\[19\].RFW.BIT\[17\].OBUF2 TE_B ) ( REGF\[19\].RFW.BIT\[16\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[19\].RFW.SEL2_B\[3\] ( REGF\[19\].RFW.INV2\[3\] Y ) ( REGF\[19\].RFW.BIT\[31\].OBUF2 TE_B ) ( REGF\[19\].RFW.BIT\[30\].OBUF2 TE_B ) ( REGF\[19\].RFW.BIT\[29\].OBUF2 TE_B ) ( REGF\[19\].RFW.BIT\[28\].OBUF2 TE_B ) ( REGF\[19\].RFW.BIT\[27\].OBUF2 TE_B ) ( REGF\[19\].RFW.BIT\[26\].OBUF2 TE_B )
      ( REGF\[19\].RFW.BIT\[25\].OBUF2 TE_B ) ( REGF\[19\].RFW.BIT\[24\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[19\].RFW.SELW ( REGF\[19\].RFW.CGAND A ) ( DEC2.D2.AND3 X ) + USE SIGNAL ;
    - REGF\[19\].RFW.q_wire\[0\] ( REGF\[19\].RFW.BIT\[0\].OBUF2 A ) ( REGF\[19\].RFW.BIT\[0\].OBUF1 A ) ( REGF\[19\].RFW.BIT\[0\].FF Q ) + USE SIGNAL ;
    - REGF\[19\].RFW.q_wire\[10\] ( REGF\[19\].RFW.BIT\[10\].OBUF2 A ) ( REGF\[19\].RFW.BIT\[10\].OBUF1 A ) ( REGF\[19\].RFW.BIT\[10\].FF Q ) + USE SIGNAL ;
    - REGF\[19\].RFW.q_wire\[11\] ( REGF\[19\].RFW.BIT\[11\].OBUF2 A ) ( REGF\[19\].RFW.BIT\[11\].OBUF1 A ) ( REGF\[19\].RFW.BIT\[11\].FF Q ) + USE SIGNAL ;
    - REGF\[19\].RFW.q_wire\[12\] ( REGF\[19\].RFW.BIT\[12\].OBUF2 A ) ( REGF\[19\].RFW.BIT\[12\].OBUF1 A ) ( REGF\[19\].RFW.BIT\[12\].FF Q ) + USE SIGNAL ;
    - REGF\[19\].RFW.q_wire\[13\] ( REGF\[19\].RFW.BIT\[13\].OBUF2 A ) ( REGF\[19\].RFW.BIT\[13\].OBUF1 A ) ( REGF\[19\].RFW.BIT\[13\].FF Q ) + USE SIGNAL ;
    - REGF\[19\].RFW.q_wire\[14\] ( REGF\[19\].RFW.BIT\[14\].OBUF2 A ) ( REGF\[19\].RFW.BIT\[14\].OBUF1 A ) ( REGF\[19\].RFW.BIT\[14\].FF Q ) + USE SIGNAL ;
    - REGF\[19\].RFW.q_wire\[15\] ( REGF\[19\].RFW.BIT\[15\].OBUF2 A ) ( REGF\[19\].RFW.BIT\[15\].OBUF1 A ) ( REGF\[19\].RFW.BIT\[15\].FF Q ) + USE SIGNAL ;
    - REGF\[19\].RFW.q_wire\[16\] ( REGF\[19\].RFW.BIT\[16\].OBUF2 A ) ( REGF\[19\].RFW.BIT\[16\].OBUF1 A ) ( REGF\[19\].RFW.BIT\[16\].FF Q ) + USE SIGNAL ;
    - REGF\[19\].RFW.q_wire\[17\] ( REGF\[19\].RFW.BIT\[17\].OBUF2 A ) ( REGF\[19\].RFW.BIT\[17\].OBUF1 A ) ( REGF\[19\].RFW.BIT\[17\].FF Q ) + USE SIGNAL ;
    - REGF\[19\].RFW.q_wire\[18\] ( REGF\[19\].RFW.BIT\[18\].OBUF2 A ) ( REGF\[19\].RFW.BIT\[18\].OBUF1 A ) ( REGF\[19\].RFW.BIT\[18\].FF Q ) + USE SIGNAL ;
    - REGF\[19\].RFW.q_wire\[19\] ( REGF\[19\].RFW.BIT\[19\].OBUF2 A ) ( REGF\[19\].RFW.BIT\[19\].OBUF1 A ) ( REGF\[19\].RFW.BIT\[19\].FF Q ) + USE SIGNAL ;
    - REGF\[19\].RFW.q_wire\[1\] ( REGF\[19\].RFW.BIT\[1\].OBUF2 A ) ( REGF\[19\].RFW.BIT\[1\].OBUF1 A ) ( REGF\[19\].RFW.BIT\[1\].FF Q ) + USE SIGNAL ;
    - REGF\[19\].RFW.q_wire\[20\] ( REGF\[19\].RFW.BIT\[20\].OBUF2 A ) ( REGF\[19\].RFW.BIT\[20\].OBUF1 A ) ( REGF\[19\].RFW.BIT\[20\].FF Q ) + USE SIGNAL ;
    - REGF\[19\].RFW.q_wire\[21\] ( REGF\[19\].RFW.BIT\[21\].OBUF2 A ) ( REGF\[19\].RFW.BIT\[21\].OBUF1 A ) ( REGF\[19\].RFW.BIT\[21\].FF Q ) + USE SIGNAL ;
    - REGF\[19\].RFW.q_wire\[22\] ( REGF\[19\].RFW.BIT\[22\].OBUF2 A ) ( REGF\[19\].RFW.BIT\[22\].OBUF1 A ) ( REGF\[19\].RFW.BIT\[22\].FF Q ) + USE SIGNAL ;
    - REGF\[19\].RFW.q_wire\[23\] ( REGF\[19\].RFW.BIT\[23\].OBUF2 A ) ( REGF\[19\].RFW.BIT\[23\].OBUF1 A ) ( REGF\[19\].RFW.BIT\[23\].FF Q ) + USE SIGNAL ;
    - REGF\[19\].RFW.q_wire\[24\] ( REGF\[19\].RFW.BIT\[24\].OBUF2 A ) ( REGF\[19\].RFW.BIT\[24\].OBUF1 A ) ( REGF\[19\].RFW.BIT\[24\].FF Q ) + USE SIGNAL ;
    - REGF\[19\].RFW.q_wire\[25\] ( REGF\[19\].RFW.BIT\[25\].OBUF2 A ) ( REGF\[19\].RFW.BIT\[25\].OBUF1 A ) ( REGF\[19\].RFW.BIT\[25\].FF Q ) + USE SIGNAL ;
    - REGF\[19\].RFW.q_wire\[26\] ( REGF\[19\].RFW.BIT\[26\].OBUF2 A ) ( REGF\[19\].RFW.BIT\[26\].OBUF1 A ) ( REGF\[19\].RFW.BIT\[26\].FF Q ) + USE SIGNAL ;
    - REGF\[19\].RFW.q_wire\[27\] ( REGF\[19\].RFW.BIT\[27\].OBUF2 A ) ( REGF\[19\].RFW.BIT\[27\].OBUF1 A ) ( REGF\[19\].RFW.BIT\[27\].FF Q ) + USE SIGNAL ;
    - REGF\[19\].RFW.q_wire\[28\] ( REGF\[19\].RFW.BIT\[28\].OBUF2 A ) ( REGF\[19\].RFW.BIT\[28\].OBUF1 A ) ( REGF\[19\].RFW.BIT\[28\].FF Q ) + USE SIGNAL ;
    - REGF\[19\].RFW.q_wire\[29\] ( REGF\[19\].RFW.BIT\[29\].OBUF2 A ) ( REGF\[19\].RFW.BIT\[29\].OBUF1 A ) ( REGF\[19\].RFW.BIT\[29\].FF Q ) + USE SIGNAL ;
    - REGF\[19\].RFW.q_wire\[2\] ( REGF\[19\].RFW.BIT\[2\].OBUF2 A ) ( REGF\[19\].RFW.BIT\[2\].OBUF1 A ) ( REGF\[19\].RFW.BIT\[2\].FF Q ) + USE SIGNAL ;
    - REGF\[19\].RFW.q_wire\[30\] ( REGF\[19\].RFW.BIT\[30\].OBUF2 A ) ( REGF\[19\].RFW.BIT\[30\].OBUF1 A ) ( REGF\[19\].RFW.BIT\[30\].FF Q ) + USE SIGNAL ;
    - REGF\[19\].RFW.q_wire\[31\] ( REGF\[19\].RFW.BIT\[31\].OBUF2 A ) ( REGF\[19\].RFW.BIT\[31\].OBUF1 A ) ( REGF\[19\].RFW.BIT\[31\].FF Q ) + USE SIGNAL ;
    - REGF\[19\].RFW.q_wire\[3\] ( REGF\[19\].RFW.BIT\[3\].OBUF2 A ) ( REGF\[19\].RFW.BIT\[3\].OBUF1 A ) ( REGF\[19\].RFW.BIT\[3\].FF Q ) + USE SIGNAL ;
    - REGF\[19\].RFW.q_wire\[4\] ( REGF\[19\].RFW.BIT\[4\].OBUF2 A ) ( REGF\[19\].RFW.BIT\[4\].OBUF1 A ) ( REGF\[19\].RFW.BIT\[4\].FF Q ) + USE SIGNAL ;
    - REGF\[19\].RFW.q_wire\[5\] ( REGF\[19\].RFW.BIT\[5\].OBUF2 A ) ( REGF\[19\].RFW.BIT\[5\].OBUF1 A ) ( REGF\[19\].RFW.BIT\[5\].FF Q ) + USE SIGNAL ;
    - REGF\[19\].RFW.q_wire\[6\] ( REGF\[19\].RFW.BIT\[6\].OBUF2 A ) ( REGF\[19\].RFW.BIT\[6\].OBUF1 A ) ( REGF\[19\].RFW.BIT\[6\].FF Q ) + USE SIGNAL ;
    - REGF\[19\].RFW.q_wire\[7\] ( REGF\[19\].RFW.BIT\[7\].OBUF2 A ) ( REGF\[19\].RFW.BIT\[7\].OBUF1 A ) ( REGF\[19\].RFW.BIT\[7\].FF Q ) + USE SIGNAL ;
    - REGF\[19\].RFW.q_wire\[8\] ( REGF\[19\].RFW.BIT\[8\].OBUF2 A ) ( REGF\[19\].RFW.BIT\[8\].OBUF1 A ) ( REGF\[19\].RFW.BIT\[8\].FF Q ) + USE SIGNAL ;
    - REGF\[19\].RFW.q_wire\[9\] ( REGF\[19\].RFW.BIT\[9\].OBUF2 A ) ( REGF\[19\].RFW.BIT\[9\].OBUF1 A ) ( REGF\[19\].RFW.BIT\[9\].FF Q ) + USE SIGNAL ;
    - REGF\[19\].RFW.we_wire ( REGF\[19\].RFW.CG\[3\] GATE ) ( REGF\[19\].RFW.CG\[2\] GATE ) ( REGF\[19\].RFW.CG\[1\] GATE ) ( REGF\[19\].RFW.CG\[0\] GATE ) ( REGF\[19\].RFW.CGAND X ) + USE SIGNAL ;
    - REGF\[1\].RFW.GCLK\[0\] ( REGF\[1\].RFW.CG\[0\] GCLK ) ( REGF\[1\].RFW.BIT\[7\].FF CLK ) ( REGF\[1\].RFW.BIT\[6\].FF CLK ) ( REGF\[1\].RFW.BIT\[5\].FF CLK ) ( REGF\[1\].RFW.BIT\[4\].FF CLK ) ( REGF\[1\].RFW.BIT\[3\].FF CLK ) ( REGF\[1\].RFW.BIT\[2\].FF CLK )
      ( REGF\[1\].RFW.BIT\[1\].FF CLK ) ( REGF\[1\].RFW.BIT\[0\].FF CLK ) + USE SIGNAL ;
    - REGF\[1\].RFW.GCLK\[1\] ( REGF\[1\].RFW.CG\[1\] GCLK ) ( REGF\[1\].RFW.BIT\[9\].FF CLK ) ( REGF\[1\].RFW.BIT\[8\].FF CLK ) ( REGF\[1\].RFW.BIT\[15\].FF CLK ) ( REGF\[1\].RFW.BIT\[14\].FF CLK ) ( REGF\[1\].RFW.BIT\[13\].FF CLK ) ( REGF\[1\].RFW.BIT\[12\].FF CLK )
      ( REGF\[1\].RFW.BIT\[11\].FF CLK ) ( REGF\[1\].RFW.BIT\[10\].FF CLK ) + USE SIGNAL ;
    - REGF\[1\].RFW.GCLK\[2\] ( REGF\[1\].RFW.CG\[2\] GCLK ) ( REGF\[1\].RFW.BIT\[23\].FF CLK ) ( REGF\[1\].RFW.BIT\[22\].FF CLK ) ( REGF\[1\].RFW.BIT\[21\].FF CLK ) ( REGF\[1\].RFW.BIT\[20\].FF CLK ) ( REGF\[1\].RFW.BIT\[19\].FF CLK ) ( REGF\[1\].RFW.BIT\[18\].FF CLK )
      ( REGF\[1\].RFW.BIT\[17\].FF CLK ) ( REGF\[1\].RFW.BIT\[16\].FF CLK ) + USE SIGNAL ;
    - REGF\[1\].RFW.GCLK\[3\] ( REGF\[1\].RFW.CG\[3\] GCLK ) ( REGF\[1\].RFW.BIT\[31\].FF CLK ) ( REGF\[1\].RFW.BIT\[30\].FF CLK ) ( REGF\[1\].RFW.BIT\[29\].FF CLK ) ( REGF\[1\].RFW.BIT\[28\].FF CLK ) ( REGF\[1\].RFW.BIT\[27\].FF CLK ) ( REGF\[1\].RFW.BIT\[26\].FF CLK )
      ( REGF\[1\].RFW.BIT\[25\].FF CLK ) ( REGF\[1\].RFW.BIT\[24\].FF CLK ) + USE SIGNAL ;
    - REGF\[1\].RFW.SEL1 ( REGF\[1\].RFW.INV1\[3\] A ) ( REGF\[1\].RFW.INV1\[2\] A ) ( REGF\[1\].RFW.INV1\[1\] A ) ( REGF\[1\].RFW.INV1\[0\] A ) ( DEC0.D0.AND1 X ) + USE SIGNAL ;
    - REGF\[1\].RFW.SEL1_B\[0\] ( REGF\[1\].RFW.INV1\[0\] Y ) ( REGF\[1\].RFW.BIT\[7\].OBUF1 TE_B ) ( REGF\[1\].RFW.BIT\[6\].OBUF1 TE_B ) ( REGF\[1\].RFW.BIT\[5\].OBUF1 TE_B ) ( REGF\[1\].RFW.BIT\[4\].OBUF1 TE_B ) ( REGF\[1\].RFW.BIT\[3\].OBUF1 TE_B ) ( REGF\[1\].RFW.BIT\[2\].OBUF1 TE_B )
      ( REGF\[1\].RFW.BIT\[1\].OBUF1 TE_B ) ( REGF\[1\].RFW.BIT\[0\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[1\].RFW.SEL1_B\[1\] ( REGF\[1\].RFW.INV1\[1\] Y ) ( REGF\[1\].RFW.BIT\[9\].OBUF1 TE_B ) ( REGF\[1\].RFW.BIT\[8\].OBUF1 TE_B ) ( REGF\[1\].RFW.BIT\[15\].OBUF1 TE_B ) ( REGF\[1\].RFW.BIT\[14\].OBUF1 TE_B ) ( REGF\[1\].RFW.BIT\[13\].OBUF1 TE_B ) ( REGF\[1\].RFW.BIT\[12\].OBUF1 TE_B )
      ( REGF\[1\].RFW.BIT\[11\].OBUF1 TE_B ) ( REGF\[1\].RFW.BIT\[10\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[1\].RFW.SEL1_B\[2\] ( REGF\[1\].RFW.INV1\[2\] Y ) ( REGF\[1\].RFW.BIT\[23\].OBUF1 TE_B ) ( REGF\[1\].RFW.BIT\[22\].OBUF1 TE_B ) ( REGF\[1\].RFW.BIT\[21\].OBUF1 TE_B ) ( REGF\[1\].RFW.BIT\[20\].OBUF1 TE_B ) ( REGF\[1\].RFW.BIT\[19\].OBUF1 TE_B ) ( REGF\[1\].RFW.BIT\[18\].OBUF1 TE_B )
      ( REGF\[1\].RFW.BIT\[17\].OBUF1 TE_B ) ( REGF\[1\].RFW.BIT\[16\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[1\].RFW.SEL1_B\[3\] ( REGF\[1\].RFW.INV1\[3\] Y ) ( REGF\[1\].RFW.BIT\[31\].OBUF1 TE_B ) ( REGF\[1\].RFW.BIT\[30\].OBUF1 TE_B ) ( REGF\[1\].RFW.BIT\[29\].OBUF1 TE_B ) ( REGF\[1\].RFW.BIT\[28\].OBUF1 TE_B ) ( REGF\[1\].RFW.BIT\[27\].OBUF1 TE_B ) ( REGF\[1\].RFW.BIT\[26\].OBUF1 TE_B )
      ( REGF\[1\].RFW.BIT\[25\].OBUF1 TE_B ) ( REGF\[1\].RFW.BIT\[24\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[1\].RFW.SEL2 ( REGF\[1\].RFW.INV2\[3\] A ) ( REGF\[1\].RFW.INV2\[2\] A ) ( REGF\[1\].RFW.INV2\[1\] A ) ( REGF\[1\].RFW.INV2\[0\] A ) ( DEC1.D0.AND1 X ) + USE SIGNAL ;
    - REGF\[1\].RFW.SEL2_B\[0\] ( REGF\[1\].RFW.INV2\[0\] Y ) ( REGF\[1\].RFW.BIT\[7\].OBUF2 TE_B ) ( REGF\[1\].RFW.BIT\[6\].OBUF2 TE_B ) ( REGF\[1\].RFW.BIT\[5\].OBUF2 TE_B ) ( REGF\[1\].RFW.BIT\[4\].OBUF2 TE_B ) ( REGF\[1\].RFW.BIT\[3\].OBUF2 TE_B ) ( REGF\[1\].RFW.BIT\[2\].OBUF2 TE_B )
      ( REGF\[1\].RFW.BIT\[1\].OBUF2 TE_B ) ( REGF\[1\].RFW.BIT\[0\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[1\].RFW.SEL2_B\[1\] ( REGF\[1\].RFW.INV2\[1\] Y ) ( REGF\[1\].RFW.BIT\[9\].OBUF2 TE_B ) ( REGF\[1\].RFW.BIT\[8\].OBUF2 TE_B ) ( REGF\[1\].RFW.BIT\[15\].OBUF2 TE_B ) ( REGF\[1\].RFW.BIT\[14\].OBUF2 TE_B ) ( REGF\[1\].RFW.BIT\[13\].OBUF2 TE_B ) ( REGF\[1\].RFW.BIT\[12\].OBUF2 TE_B )
      ( REGF\[1\].RFW.BIT\[11\].OBUF2 TE_B ) ( REGF\[1\].RFW.BIT\[10\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[1\].RFW.SEL2_B\[2\] ( REGF\[1\].RFW.INV2\[2\] Y ) ( REGF\[1\].RFW.BIT\[23\].OBUF2 TE_B ) ( REGF\[1\].RFW.BIT\[22\].OBUF2 TE_B ) ( REGF\[1\].RFW.BIT\[21\].OBUF2 TE_B ) ( REGF\[1\].RFW.BIT\[20\].OBUF2 TE_B ) ( REGF\[1\].RFW.BIT\[19\].OBUF2 TE_B ) ( REGF\[1\].RFW.BIT\[18\].OBUF2 TE_B )
      ( REGF\[1\].RFW.BIT\[17\].OBUF2 TE_B ) ( REGF\[1\].RFW.BIT\[16\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[1\].RFW.SEL2_B\[3\] ( REGF\[1\].RFW.INV2\[3\] Y ) ( REGF\[1\].RFW.BIT\[31\].OBUF2 TE_B ) ( REGF\[1\].RFW.BIT\[30\].OBUF2 TE_B ) ( REGF\[1\].RFW.BIT\[29\].OBUF2 TE_B ) ( REGF\[1\].RFW.BIT\[28\].OBUF2 TE_B ) ( REGF\[1\].RFW.BIT\[27\].OBUF2 TE_B ) ( REGF\[1\].RFW.BIT\[26\].OBUF2 TE_B )
      ( REGF\[1\].RFW.BIT\[25\].OBUF2 TE_B ) ( REGF\[1\].RFW.BIT\[24\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[1\].RFW.SELW ( REGF\[1\].RFW.CGAND A ) ( DEC2.D0.AND1 X ) + USE SIGNAL ;
    - REGF\[1\].RFW.q_wire\[0\] ( REGF\[1\].RFW.BIT\[0\].OBUF2 A ) ( REGF\[1\].RFW.BIT\[0\].OBUF1 A ) ( REGF\[1\].RFW.BIT\[0\].FF Q ) + USE SIGNAL ;
    - REGF\[1\].RFW.q_wire\[10\] ( REGF\[1\].RFW.BIT\[10\].OBUF2 A ) ( REGF\[1\].RFW.BIT\[10\].OBUF1 A ) ( REGF\[1\].RFW.BIT\[10\].FF Q ) + USE SIGNAL ;
    - REGF\[1\].RFW.q_wire\[11\] ( REGF\[1\].RFW.BIT\[11\].OBUF2 A ) ( REGF\[1\].RFW.BIT\[11\].OBUF1 A ) ( REGF\[1\].RFW.BIT\[11\].FF Q ) + USE SIGNAL ;
    - REGF\[1\].RFW.q_wire\[12\] ( REGF\[1\].RFW.BIT\[12\].OBUF2 A ) ( REGF\[1\].RFW.BIT\[12\].OBUF1 A ) ( REGF\[1\].RFW.BIT\[12\].FF Q ) + USE SIGNAL ;
    - REGF\[1\].RFW.q_wire\[13\] ( REGF\[1\].RFW.BIT\[13\].OBUF2 A ) ( REGF\[1\].RFW.BIT\[13\].OBUF1 A ) ( REGF\[1\].RFW.BIT\[13\].FF Q ) + USE SIGNAL ;
    - REGF\[1\].RFW.q_wire\[14\] ( REGF\[1\].RFW.BIT\[14\].OBUF2 A ) ( REGF\[1\].RFW.BIT\[14\].OBUF1 A ) ( REGF\[1\].RFW.BIT\[14\].FF Q ) + USE SIGNAL ;
    - REGF\[1\].RFW.q_wire\[15\] ( REGF\[1\].RFW.BIT\[15\].OBUF2 A ) ( REGF\[1\].RFW.BIT\[15\].OBUF1 A ) ( REGF\[1\].RFW.BIT\[15\].FF Q ) + USE SIGNAL ;
    - REGF\[1\].RFW.q_wire\[16\] ( REGF\[1\].RFW.BIT\[16\].OBUF2 A ) ( REGF\[1\].RFW.BIT\[16\].OBUF1 A ) ( REGF\[1\].RFW.BIT\[16\].FF Q ) + USE SIGNAL ;
    - REGF\[1\].RFW.q_wire\[17\] ( REGF\[1\].RFW.BIT\[17\].OBUF2 A ) ( REGF\[1\].RFW.BIT\[17\].OBUF1 A ) ( REGF\[1\].RFW.BIT\[17\].FF Q ) + USE SIGNAL ;
    - REGF\[1\].RFW.q_wire\[18\] ( REGF\[1\].RFW.BIT\[18\].OBUF2 A ) ( REGF\[1\].RFW.BIT\[18\].OBUF1 A ) ( REGF\[1\].RFW.BIT\[18\].FF Q ) + USE SIGNAL ;
    - REGF\[1\].RFW.q_wire\[19\] ( REGF\[1\].RFW.BIT\[19\].OBUF2 A ) ( REGF\[1\].RFW.BIT\[19\].OBUF1 A ) ( REGF\[1\].RFW.BIT\[19\].FF Q ) + USE SIGNAL ;
    - REGF\[1\].RFW.q_wire\[1\] ( REGF\[1\].RFW.BIT\[1\].OBUF2 A ) ( REGF\[1\].RFW.BIT\[1\].OBUF1 A ) ( REGF\[1\].RFW.BIT\[1\].FF Q ) + USE SIGNAL ;
    - REGF\[1\].RFW.q_wire\[20\] ( REGF\[1\].RFW.BIT\[20\].OBUF2 A ) ( REGF\[1\].RFW.BIT\[20\].OBUF1 A ) ( REGF\[1\].RFW.BIT\[20\].FF Q ) + USE SIGNAL ;
    - REGF\[1\].RFW.q_wire\[21\] ( REGF\[1\].RFW.BIT\[21\].OBUF2 A ) ( REGF\[1\].RFW.BIT\[21\].OBUF1 A ) ( REGF\[1\].RFW.BIT\[21\].FF Q ) + USE SIGNAL ;
    - REGF\[1\].RFW.q_wire\[22\] ( REGF\[1\].RFW.BIT\[22\].OBUF2 A ) ( REGF\[1\].RFW.BIT\[22\].OBUF1 A ) ( REGF\[1\].RFW.BIT\[22\].FF Q ) + USE SIGNAL ;
    - REGF\[1\].RFW.q_wire\[23\] ( REGF\[1\].RFW.BIT\[23\].OBUF2 A ) ( REGF\[1\].RFW.BIT\[23\].OBUF1 A ) ( REGF\[1\].RFW.BIT\[23\].FF Q ) + USE SIGNAL ;
    - REGF\[1\].RFW.q_wire\[24\] ( REGF\[1\].RFW.BIT\[24\].OBUF2 A ) ( REGF\[1\].RFW.BIT\[24\].OBUF1 A ) ( REGF\[1\].RFW.BIT\[24\].FF Q ) + USE SIGNAL ;
    - REGF\[1\].RFW.q_wire\[25\] ( REGF\[1\].RFW.BIT\[25\].OBUF2 A ) ( REGF\[1\].RFW.BIT\[25\].OBUF1 A ) ( REGF\[1\].RFW.BIT\[25\].FF Q ) + USE SIGNAL ;
    - REGF\[1\].RFW.q_wire\[26\] ( REGF\[1\].RFW.BIT\[26\].OBUF2 A ) ( REGF\[1\].RFW.BIT\[26\].OBUF1 A ) ( REGF\[1\].RFW.BIT\[26\].FF Q ) + USE SIGNAL ;
    - REGF\[1\].RFW.q_wire\[27\] ( REGF\[1\].RFW.BIT\[27\].OBUF2 A ) ( REGF\[1\].RFW.BIT\[27\].OBUF1 A ) ( REGF\[1\].RFW.BIT\[27\].FF Q ) + USE SIGNAL ;
    - REGF\[1\].RFW.q_wire\[28\] ( REGF\[1\].RFW.BIT\[28\].OBUF2 A ) ( REGF\[1\].RFW.BIT\[28\].OBUF1 A ) ( REGF\[1\].RFW.BIT\[28\].FF Q ) + USE SIGNAL ;
    - REGF\[1\].RFW.q_wire\[29\] ( REGF\[1\].RFW.BIT\[29\].OBUF2 A ) ( REGF\[1\].RFW.BIT\[29\].OBUF1 A ) ( REGF\[1\].RFW.BIT\[29\].FF Q ) + USE SIGNAL ;
    - REGF\[1\].RFW.q_wire\[2\] ( REGF\[1\].RFW.BIT\[2\].OBUF2 A ) ( REGF\[1\].RFW.BIT\[2\].OBUF1 A ) ( REGF\[1\].RFW.BIT\[2\].FF Q ) + USE SIGNAL ;
    - REGF\[1\].RFW.q_wire\[30\] ( REGF\[1\].RFW.BIT\[30\].OBUF2 A ) ( REGF\[1\].RFW.BIT\[30\].OBUF1 A ) ( REGF\[1\].RFW.BIT\[30\].FF Q ) + USE SIGNAL ;
    - REGF\[1\].RFW.q_wire\[31\] ( REGF\[1\].RFW.BIT\[31\].OBUF2 A ) ( REGF\[1\].RFW.BIT\[31\].OBUF1 A ) ( REGF\[1\].RFW.BIT\[31\].FF Q ) + USE SIGNAL ;
    - REGF\[1\].RFW.q_wire\[3\] ( REGF\[1\].RFW.BIT\[3\].OBUF2 A ) ( REGF\[1\].RFW.BIT\[3\].OBUF1 A ) ( REGF\[1\].RFW.BIT\[3\].FF Q ) + USE SIGNAL ;
    - REGF\[1\].RFW.q_wire\[4\] ( REGF\[1\].RFW.BIT\[4\].OBUF2 A ) ( REGF\[1\].RFW.BIT\[4\].OBUF1 A ) ( REGF\[1\].RFW.BIT\[4\].FF Q ) + USE SIGNAL ;
    - REGF\[1\].RFW.q_wire\[5\] ( REGF\[1\].RFW.BIT\[5\].OBUF2 A ) ( REGF\[1\].RFW.BIT\[5\].OBUF1 A ) ( REGF\[1\].RFW.BIT\[5\].FF Q ) + USE SIGNAL ;
    - REGF\[1\].RFW.q_wire\[6\] ( REGF\[1\].RFW.BIT\[6\].OBUF2 A ) ( REGF\[1\].RFW.BIT\[6\].OBUF1 A ) ( REGF\[1\].RFW.BIT\[6\].FF Q ) + USE SIGNAL ;
    - REGF\[1\].RFW.q_wire\[7\] ( REGF\[1\].RFW.BIT\[7\].OBUF2 A ) ( REGF\[1\].RFW.BIT\[7\].OBUF1 A ) ( REGF\[1\].RFW.BIT\[7\].FF Q ) + USE SIGNAL ;
    - REGF\[1\].RFW.q_wire\[8\] ( REGF\[1\].RFW.BIT\[8\].OBUF2 A ) ( REGF\[1\].RFW.BIT\[8\].OBUF1 A ) ( REGF\[1\].RFW.BIT\[8\].FF Q ) + USE SIGNAL ;
    - REGF\[1\].RFW.q_wire\[9\] ( REGF\[1\].RFW.BIT\[9\].OBUF2 A ) ( REGF\[1\].RFW.BIT\[9\].OBUF1 A ) ( REGF\[1\].RFW.BIT\[9\].FF Q ) + USE SIGNAL ;
    - REGF\[1\].RFW.we_wire ( REGF\[1\].RFW.CG\[3\] GATE ) ( REGF\[1\].RFW.CG\[2\] GATE ) ( REGF\[1\].RFW.CG\[1\] GATE ) ( REGF\[1\].RFW.CG\[0\] GATE ) ( REGF\[1\].RFW.CGAND X ) + USE SIGNAL ;
    - REGF\[20\].RFW.GCLK\[0\] ( REGF\[20\].RFW.CG\[0\] GCLK ) ( REGF\[20\].RFW.BIT\[7\].FF CLK ) ( REGF\[20\].RFW.BIT\[6\].FF CLK ) ( REGF\[20\].RFW.BIT\[5\].FF CLK ) ( REGF\[20\].RFW.BIT\[4\].FF CLK ) ( REGF\[20\].RFW.BIT\[3\].FF CLK ) ( REGF\[20\].RFW.BIT\[2\].FF CLK )
      ( REGF\[20\].RFW.BIT\[1\].FF CLK ) ( REGF\[20\].RFW.BIT\[0\].FF CLK ) + USE SIGNAL ;
    - REGF\[20\].RFW.GCLK\[1\] ( REGF\[20\].RFW.CG\[1\] GCLK ) ( REGF\[20\].RFW.BIT\[9\].FF CLK ) ( REGF\[20\].RFW.BIT\[8\].FF CLK ) ( REGF\[20\].RFW.BIT\[15\].FF CLK ) ( REGF\[20\].RFW.BIT\[14\].FF CLK ) ( REGF\[20\].RFW.BIT\[13\].FF CLK ) ( REGF\[20\].RFW.BIT\[12\].FF CLK )
      ( REGF\[20\].RFW.BIT\[11\].FF CLK ) ( REGF\[20\].RFW.BIT\[10\].FF CLK ) + USE SIGNAL ;
    - REGF\[20\].RFW.GCLK\[2\] ( REGF\[20\].RFW.CG\[2\] GCLK ) ( REGF\[20\].RFW.BIT\[23\].FF CLK ) ( REGF\[20\].RFW.BIT\[22\].FF CLK ) ( REGF\[20\].RFW.BIT\[21\].FF CLK ) ( REGF\[20\].RFW.BIT\[20\].FF CLK ) ( REGF\[20\].RFW.BIT\[19\].FF CLK ) ( REGF\[20\].RFW.BIT\[18\].FF CLK )
      ( REGF\[20\].RFW.BIT\[17\].FF CLK ) ( REGF\[20\].RFW.BIT\[16\].FF CLK ) + USE SIGNAL ;
    - REGF\[20\].RFW.GCLK\[3\] ( REGF\[20\].RFW.CG\[3\] GCLK ) ( REGF\[20\].RFW.BIT\[31\].FF CLK ) ( REGF\[20\].RFW.BIT\[30\].FF CLK ) ( REGF\[20\].RFW.BIT\[29\].FF CLK ) ( REGF\[20\].RFW.BIT\[28\].FF CLK ) ( REGF\[20\].RFW.BIT\[27\].FF CLK ) ( REGF\[20\].RFW.BIT\[26\].FF CLK )
      ( REGF\[20\].RFW.BIT\[25\].FF CLK ) ( REGF\[20\].RFW.BIT\[24\].FF CLK ) + USE SIGNAL ;
    - REGF\[20\].RFW.SEL1 ( REGF\[20\].RFW.INV1\[3\] A ) ( REGF\[20\].RFW.INV1\[2\] A ) ( REGF\[20\].RFW.INV1\[1\] A ) ( REGF\[20\].RFW.INV1\[0\] A ) ( DEC0.D2.AND4 X ) + USE SIGNAL ;
    - REGF\[20\].RFW.SEL1_B\[0\] ( REGF\[20\].RFW.INV1\[0\] Y ) ( REGF\[20\].RFW.BIT\[7\].OBUF1 TE_B ) ( REGF\[20\].RFW.BIT\[6\].OBUF1 TE_B ) ( REGF\[20\].RFW.BIT\[5\].OBUF1 TE_B ) ( REGF\[20\].RFW.BIT\[4\].OBUF1 TE_B ) ( REGF\[20\].RFW.BIT\[3\].OBUF1 TE_B ) ( REGF\[20\].RFW.BIT\[2\].OBUF1 TE_B )
      ( REGF\[20\].RFW.BIT\[1\].OBUF1 TE_B ) ( REGF\[20\].RFW.BIT\[0\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[20\].RFW.SEL1_B\[1\] ( REGF\[20\].RFW.INV1\[1\] Y ) ( REGF\[20\].RFW.BIT\[9\].OBUF1 TE_B ) ( REGF\[20\].RFW.BIT\[8\].OBUF1 TE_B ) ( REGF\[20\].RFW.BIT\[15\].OBUF1 TE_B ) ( REGF\[20\].RFW.BIT\[14\].OBUF1 TE_B ) ( REGF\[20\].RFW.BIT\[13\].OBUF1 TE_B ) ( REGF\[20\].RFW.BIT\[12\].OBUF1 TE_B )
      ( REGF\[20\].RFW.BIT\[11\].OBUF1 TE_B ) ( REGF\[20\].RFW.BIT\[10\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[20\].RFW.SEL1_B\[2\] ( REGF\[20\].RFW.INV1\[2\] Y ) ( REGF\[20\].RFW.BIT\[23\].OBUF1 TE_B ) ( REGF\[20\].RFW.BIT\[22\].OBUF1 TE_B ) ( REGF\[20\].RFW.BIT\[21\].OBUF1 TE_B ) ( REGF\[20\].RFW.BIT\[20\].OBUF1 TE_B ) ( REGF\[20\].RFW.BIT\[19\].OBUF1 TE_B ) ( REGF\[20\].RFW.BIT\[18\].OBUF1 TE_B )
      ( REGF\[20\].RFW.BIT\[17\].OBUF1 TE_B ) ( REGF\[20\].RFW.BIT\[16\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[20\].RFW.SEL1_B\[3\] ( REGF\[20\].RFW.INV1\[3\] Y ) ( REGF\[20\].RFW.BIT\[31\].OBUF1 TE_B ) ( REGF\[20\].RFW.BIT\[30\].OBUF1 TE_B ) ( REGF\[20\].RFW.BIT\[29\].OBUF1 TE_B ) ( REGF\[20\].RFW.BIT\[28\].OBUF1 TE_B ) ( REGF\[20\].RFW.BIT\[27\].OBUF1 TE_B ) ( REGF\[20\].RFW.BIT\[26\].OBUF1 TE_B )
      ( REGF\[20\].RFW.BIT\[25\].OBUF1 TE_B ) ( REGF\[20\].RFW.BIT\[24\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[20\].RFW.SEL2 ( REGF\[20\].RFW.INV2\[3\] A ) ( REGF\[20\].RFW.INV2\[2\] A ) ( REGF\[20\].RFW.INV2\[1\] A ) ( REGF\[20\].RFW.INV2\[0\] A ) ( DEC1.D2.AND4 X ) + USE SIGNAL ;
    - REGF\[20\].RFW.SEL2_B\[0\] ( REGF\[20\].RFW.INV2\[0\] Y ) ( REGF\[20\].RFW.BIT\[7\].OBUF2 TE_B ) ( REGF\[20\].RFW.BIT\[6\].OBUF2 TE_B ) ( REGF\[20\].RFW.BIT\[5\].OBUF2 TE_B ) ( REGF\[20\].RFW.BIT\[4\].OBUF2 TE_B ) ( REGF\[20\].RFW.BIT\[3\].OBUF2 TE_B ) ( REGF\[20\].RFW.BIT\[2\].OBUF2 TE_B )
      ( REGF\[20\].RFW.BIT\[1\].OBUF2 TE_B ) ( REGF\[20\].RFW.BIT\[0\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[20\].RFW.SEL2_B\[1\] ( REGF\[20\].RFW.INV2\[1\] Y ) ( REGF\[20\].RFW.BIT\[9\].OBUF2 TE_B ) ( REGF\[20\].RFW.BIT\[8\].OBUF2 TE_B ) ( REGF\[20\].RFW.BIT\[15\].OBUF2 TE_B ) ( REGF\[20\].RFW.BIT\[14\].OBUF2 TE_B ) ( REGF\[20\].RFW.BIT\[13\].OBUF2 TE_B ) ( REGF\[20\].RFW.BIT\[12\].OBUF2 TE_B )
      ( REGF\[20\].RFW.BIT\[11\].OBUF2 TE_B ) ( REGF\[20\].RFW.BIT\[10\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[20\].RFW.SEL2_B\[2\] ( REGF\[20\].RFW.INV2\[2\] Y ) ( REGF\[20\].RFW.BIT\[23\].OBUF2 TE_B ) ( REGF\[20\].RFW.BIT\[22\].OBUF2 TE_B ) ( REGF\[20\].RFW.BIT\[21\].OBUF2 TE_B ) ( REGF\[20\].RFW.BIT\[20\].OBUF2 TE_B ) ( REGF\[20\].RFW.BIT\[19\].OBUF2 TE_B ) ( REGF\[20\].RFW.BIT\[18\].OBUF2 TE_B )
      ( REGF\[20\].RFW.BIT\[17\].OBUF2 TE_B ) ( REGF\[20\].RFW.BIT\[16\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[20\].RFW.SEL2_B\[3\] ( REGF\[20\].RFW.INV2\[3\] Y ) ( REGF\[20\].RFW.BIT\[31\].OBUF2 TE_B ) ( REGF\[20\].RFW.BIT\[30\].OBUF2 TE_B ) ( REGF\[20\].RFW.BIT\[29\].OBUF2 TE_B ) ( REGF\[20\].RFW.BIT\[28\].OBUF2 TE_B ) ( REGF\[20\].RFW.BIT\[27\].OBUF2 TE_B ) ( REGF\[20\].RFW.BIT\[26\].OBUF2 TE_B )
      ( REGF\[20\].RFW.BIT\[25\].OBUF2 TE_B ) ( REGF\[20\].RFW.BIT\[24\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[20\].RFW.SELW ( REGF\[20\].RFW.CGAND A ) ( DEC2.D2.AND4 X ) + USE SIGNAL ;
    - REGF\[20\].RFW.q_wire\[0\] ( REGF\[20\].RFW.BIT\[0\].OBUF2 A ) ( REGF\[20\].RFW.BIT\[0\].OBUF1 A ) ( REGF\[20\].RFW.BIT\[0\].FF Q ) + USE SIGNAL ;
    - REGF\[20\].RFW.q_wire\[10\] ( REGF\[20\].RFW.BIT\[10\].OBUF2 A ) ( REGF\[20\].RFW.BIT\[10\].OBUF1 A ) ( REGF\[20\].RFW.BIT\[10\].FF Q ) + USE SIGNAL ;
    - REGF\[20\].RFW.q_wire\[11\] ( REGF\[20\].RFW.BIT\[11\].OBUF2 A ) ( REGF\[20\].RFW.BIT\[11\].OBUF1 A ) ( REGF\[20\].RFW.BIT\[11\].FF Q ) + USE SIGNAL ;
    - REGF\[20\].RFW.q_wire\[12\] ( REGF\[20\].RFW.BIT\[12\].OBUF2 A ) ( REGF\[20\].RFW.BIT\[12\].OBUF1 A ) ( REGF\[20\].RFW.BIT\[12\].FF Q ) + USE SIGNAL ;
    - REGF\[20\].RFW.q_wire\[13\] ( REGF\[20\].RFW.BIT\[13\].OBUF2 A ) ( REGF\[20\].RFW.BIT\[13\].OBUF1 A ) ( REGF\[20\].RFW.BIT\[13\].FF Q ) + USE SIGNAL ;
    - REGF\[20\].RFW.q_wire\[14\] ( REGF\[20\].RFW.BIT\[14\].OBUF2 A ) ( REGF\[20\].RFW.BIT\[14\].OBUF1 A ) ( REGF\[20\].RFW.BIT\[14\].FF Q ) + USE SIGNAL ;
    - REGF\[20\].RFW.q_wire\[15\] ( REGF\[20\].RFW.BIT\[15\].OBUF2 A ) ( REGF\[20\].RFW.BIT\[15\].OBUF1 A ) ( REGF\[20\].RFW.BIT\[15\].FF Q ) + USE SIGNAL ;
    - REGF\[20\].RFW.q_wire\[16\] ( REGF\[20\].RFW.BIT\[16\].OBUF2 A ) ( REGF\[20\].RFW.BIT\[16\].OBUF1 A ) ( REGF\[20\].RFW.BIT\[16\].FF Q ) + USE SIGNAL ;
    - REGF\[20\].RFW.q_wire\[17\] ( REGF\[20\].RFW.BIT\[17\].OBUF2 A ) ( REGF\[20\].RFW.BIT\[17\].OBUF1 A ) ( REGF\[20\].RFW.BIT\[17\].FF Q ) + USE SIGNAL ;
    - REGF\[20\].RFW.q_wire\[18\] ( REGF\[20\].RFW.BIT\[18\].OBUF2 A ) ( REGF\[20\].RFW.BIT\[18\].OBUF1 A ) ( REGF\[20\].RFW.BIT\[18\].FF Q ) + USE SIGNAL ;
    - REGF\[20\].RFW.q_wire\[19\] ( REGF\[20\].RFW.BIT\[19\].OBUF2 A ) ( REGF\[20\].RFW.BIT\[19\].OBUF1 A ) ( REGF\[20\].RFW.BIT\[19\].FF Q ) + USE SIGNAL ;
    - REGF\[20\].RFW.q_wire\[1\] ( REGF\[20\].RFW.BIT\[1\].OBUF2 A ) ( REGF\[20\].RFW.BIT\[1\].OBUF1 A ) ( REGF\[20\].RFW.BIT\[1\].FF Q ) + USE SIGNAL ;
    - REGF\[20\].RFW.q_wire\[20\] ( REGF\[20\].RFW.BIT\[20\].OBUF2 A ) ( REGF\[20\].RFW.BIT\[20\].OBUF1 A ) ( REGF\[20\].RFW.BIT\[20\].FF Q ) + USE SIGNAL ;
    - REGF\[20\].RFW.q_wire\[21\] ( REGF\[20\].RFW.BIT\[21\].OBUF2 A ) ( REGF\[20\].RFW.BIT\[21\].OBUF1 A ) ( REGF\[20\].RFW.BIT\[21\].FF Q ) + USE SIGNAL ;
    - REGF\[20\].RFW.q_wire\[22\] ( REGF\[20\].RFW.BIT\[22\].OBUF2 A ) ( REGF\[20\].RFW.BIT\[22\].OBUF1 A ) ( REGF\[20\].RFW.BIT\[22\].FF Q ) + USE SIGNAL ;
    - REGF\[20\].RFW.q_wire\[23\] ( REGF\[20\].RFW.BIT\[23\].OBUF2 A ) ( REGF\[20\].RFW.BIT\[23\].OBUF1 A ) ( REGF\[20\].RFW.BIT\[23\].FF Q ) + USE SIGNAL ;
    - REGF\[20\].RFW.q_wire\[24\] ( REGF\[20\].RFW.BIT\[24\].OBUF2 A ) ( REGF\[20\].RFW.BIT\[24\].OBUF1 A ) ( REGF\[20\].RFW.BIT\[24\].FF Q ) + USE SIGNAL ;
    - REGF\[20\].RFW.q_wire\[25\] ( REGF\[20\].RFW.BIT\[25\].OBUF2 A ) ( REGF\[20\].RFW.BIT\[25\].OBUF1 A ) ( REGF\[20\].RFW.BIT\[25\].FF Q ) + USE SIGNAL ;
    - REGF\[20\].RFW.q_wire\[26\] ( REGF\[20\].RFW.BIT\[26\].OBUF2 A ) ( REGF\[20\].RFW.BIT\[26\].OBUF1 A ) ( REGF\[20\].RFW.BIT\[26\].FF Q ) + USE SIGNAL ;
    - REGF\[20\].RFW.q_wire\[27\] ( REGF\[20\].RFW.BIT\[27\].OBUF2 A ) ( REGF\[20\].RFW.BIT\[27\].OBUF1 A ) ( REGF\[20\].RFW.BIT\[27\].FF Q ) + USE SIGNAL ;
    - REGF\[20\].RFW.q_wire\[28\] ( REGF\[20\].RFW.BIT\[28\].OBUF2 A ) ( REGF\[20\].RFW.BIT\[28\].OBUF1 A ) ( REGF\[20\].RFW.BIT\[28\].FF Q ) + USE SIGNAL ;
    - REGF\[20\].RFW.q_wire\[29\] ( REGF\[20\].RFW.BIT\[29\].OBUF2 A ) ( REGF\[20\].RFW.BIT\[29\].OBUF1 A ) ( REGF\[20\].RFW.BIT\[29\].FF Q ) + USE SIGNAL ;
    - REGF\[20\].RFW.q_wire\[2\] ( REGF\[20\].RFW.BIT\[2\].OBUF2 A ) ( REGF\[20\].RFW.BIT\[2\].OBUF1 A ) ( REGF\[20\].RFW.BIT\[2\].FF Q ) + USE SIGNAL ;
    - REGF\[20\].RFW.q_wire\[30\] ( REGF\[20\].RFW.BIT\[30\].OBUF2 A ) ( REGF\[20\].RFW.BIT\[30\].OBUF1 A ) ( REGF\[20\].RFW.BIT\[30\].FF Q ) + USE SIGNAL ;
    - REGF\[20\].RFW.q_wire\[31\] ( REGF\[20\].RFW.BIT\[31\].OBUF2 A ) ( REGF\[20\].RFW.BIT\[31\].OBUF1 A ) ( REGF\[20\].RFW.BIT\[31\].FF Q ) + USE SIGNAL ;
    - REGF\[20\].RFW.q_wire\[3\] ( REGF\[20\].RFW.BIT\[3\].OBUF2 A ) ( REGF\[20\].RFW.BIT\[3\].OBUF1 A ) ( REGF\[20\].RFW.BIT\[3\].FF Q ) + USE SIGNAL ;
    - REGF\[20\].RFW.q_wire\[4\] ( REGF\[20\].RFW.BIT\[4\].OBUF2 A ) ( REGF\[20\].RFW.BIT\[4\].OBUF1 A ) ( REGF\[20\].RFW.BIT\[4\].FF Q ) + USE SIGNAL ;
    - REGF\[20\].RFW.q_wire\[5\] ( REGF\[20\].RFW.BIT\[5\].OBUF2 A ) ( REGF\[20\].RFW.BIT\[5\].OBUF1 A ) ( REGF\[20\].RFW.BIT\[5\].FF Q ) + USE SIGNAL ;
    - REGF\[20\].RFW.q_wire\[6\] ( REGF\[20\].RFW.BIT\[6\].OBUF2 A ) ( REGF\[20\].RFW.BIT\[6\].OBUF1 A ) ( REGF\[20\].RFW.BIT\[6\].FF Q ) + USE SIGNAL ;
    - REGF\[20\].RFW.q_wire\[7\] ( REGF\[20\].RFW.BIT\[7\].OBUF2 A ) ( REGF\[20\].RFW.BIT\[7\].OBUF1 A ) ( REGF\[20\].RFW.BIT\[7\].FF Q ) + USE SIGNAL ;
    - REGF\[20\].RFW.q_wire\[8\] ( REGF\[20\].RFW.BIT\[8\].OBUF2 A ) ( REGF\[20\].RFW.BIT\[8\].OBUF1 A ) ( REGF\[20\].RFW.BIT\[8\].FF Q ) + USE SIGNAL ;
    - REGF\[20\].RFW.q_wire\[9\] ( REGF\[20\].RFW.BIT\[9\].OBUF2 A ) ( REGF\[20\].RFW.BIT\[9\].OBUF1 A ) ( REGF\[20\].RFW.BIT\[9\].FF Q ) + USE SIGNAL ;
    - REGF\[20\].RFW.we_wire ( REGF\[20\].RFW.CG\[3\] GATE ) ( REGF\[20\].RFW.CG\[2\] GATE ) ( REGF\[20\].RFW.CG\[1\] GATE ) ( REGF\[20\].RFW.CG\[0\] GATE ) ( REGF\[20\].RFW.CGAND X ) + USE SIGNAL ;
    - REGF\[21\].RFW.GCLK\[0\] ( REGF\[21\].RFW.CG\[0\] GCLK ) ( REGF\[21\].RFW.BIT\[7\].FF CLK ) ( REGF\[21\].RFW.BIT\[6\].FF CLK ) ( REGF\[21\].RFW.BIT\[5\].FF CLK ) ( REGF\[21\].RFW.BIT\[4\].FF CLK ) ( REGF\[21\].RFW.BIT\[3\].FF CLK ) ( REGF\[21\].RFW.BIT\[2\].FF CLK )
      ( REGF\[21\].RFW.BIT\[1\].FF CLK ) ( REGF\[21\].RFW.BIT\[0\].FF CLK ) + USE SIGNAL ;
    - REGF\[21\].RFW.GCLK\[1\] ( REGF\[21\].RFW.CG\[1\] GCLK ) ( REGF\[21\].RFW.BIT\[9\].FF CLK ) ( REGF\[21\].RFW.BIT\[8\].FF CLK ) ( REGF\[21\].RFW.BIT\[15\].FF CLK ) ( REGF\[21\].RFW.BIT\[14\].FF CLK ) ( REGF\[21\].RFW.BIT\[13\].FF CLK ) ( REGF\[21\].RFW.BIT\[12\].FF CLK )
      ( REGF\[21\].RFW.BIT\[11\].FF CLK ) ( REGF\[21\].RFW.BIT\[10\].FF CLK ) + USE SIGNAL ;
    - REGF\[21\].RFW.GCLK\[2\] ( REGF\[21\].RFW.CG\[2\] GCLK ) ( REGF\[21\].RFW.BIT\[23\].FF CLK ) ( REGF\[21\].RFW.BIT\[22\].FF CLK ) ( REGF\[21\].RFW.BIT\[21\].FF CLK ) ( REGF\[21\].RFW.BIT\[20\].FF CLK ) ( REGF\[21\].RFW.BIT\[19\].FF CLK ) ( REGF\[21\].RFW.BIT\[18\].FF CLK )
      ( REGF\[21\].RFW.BIT\[17\].FF CLK ) ( REGF\[21\].RFW.BIT\[16\].FF CLK ) + USE SIGNAL ;
    - REGF\[21\].RFW.GCLK\[3\] ( REGF\[21\].RFW.CG\[3\] GCLK ) ( REGF\[21\].RFW.BIT\[31\].FF CLK ) ( REGF\[21\].RFW.BIT\[30\].FF CLK ) ( REGF\[21\].RFW.BIT\[29\].FF CLK ) ( REGF\[21\].RFW.BIT\[28\].FF CLK ) ( REGF\[21\].RFW.BIT\[27\].FF CLK ) ( REGF\[21\].RFW.BIT\[26\].FF CLK )
      ( REGF\[21\].RFW.BIT\[25\].FF CLK ) ( REGF\[21\].RFW.BIT\[24\].FF CLK ) + USE SIGNAL ;
    - REGF\[21\].RFW.SEL1 ( REGF\[21\].RFW.INV1\[3\] A ) ( REGF\[21\].RFW.INV1\[2\] A ) ( REGF\[21\].RFW.INV1\[1\] A ) ( REGF\[21\].RFW.INV1\[0\] A ) ( DEC0.D2.AND5 X ) + USE SIGNAL ;
    - REGF\[21\].RFW.SEL1_B\[0\] ( REGF\[21\].RFW.INV1\[0\] Y ) ( REGF\[21\].RFW.BIT\[7\].OBUF1 TE_B ) ( REGF\[21\].RFW.BIT\[6\].OBUF1 TE_B ) ( REGF\[21\].RFW.BIT\[5\].OBUF1 TE_B ) ( REGF\[21\].RFW.BIT\[4\].OBUF1 TE_B ) ( REGF\[21\].RFW.BIT\[3\].OBUF1 TE_B ) ( REGF\[21\].RFW.BIT\[2\].OBUF1 TE_B )
      ( REGF\[21\].RFW.BIT\[1\].OBUF1 TE_B ) ( REGF\[21\].RFW.BIT\[0\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[21\].RFW.SEL1_B\[1\] ( REGF\[21\].RFW.INV1\[1\] Y ) ( REGF\[21\].RFW.BIT\[9\].OBUF1 TE_B ) ( REGF\[21\].RFW.BIT\[8\].OBUF1 TE_B ) ( REGF\[21\].RFW.BIT\[15\].OBUF1 TE_B ) ( REGF\[21\].RFW.BIT\[14\].OBUF1 TE_B ) ( REGF\[21\].RFW.BIT\[13\].OBUF1 TE_B ) ( REGF\[21\].RFW.BIT\[12\].OBUF1 TE_B )
      ( REGF\[21\].RFW.BIT\[11\].OBUF1 TE_B ) ( REGF\[21\].RFW.BIT\[10\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[21\].RFW.SEL1_B\[2\] ( REGF\[21\].RFW.INV1\[2\] Y ) ( REGF\[21\].RFW.BIT\[23\].OBUF1 TE_B ) ( REGF\[21\].RFW.BIT\[22\].OBUF1 TE_B ) ( REGF\[21\].RFW.BIT\[21\].OBUF1 TE_B ) ( REGF\[21\].RFW.BIT\[20\].OBUF1 TE_B ) ( REGF\[21\].RFW.BIT\[19\].OBUF1 TE_B ) ( REGF\[21\].RFW.BIT\[18\].OBUF1 TE_B )
      ( REGF\[21\].RFW.BIT\[17\].OBUF1 TE_B ) ( REGF\[21\].RFW.BIT\[16\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[21\].RFW.SEL1_B\[3\] ( REGF\[21\].RFW.INV1\[3\] Y ) ( REGF\[21\].RFW.BIT\[31\].OBUF1 TE_B ) ( REGF\[21\].RFW.BIT\[30\].OBUF1 TE_B ) ( REGF\[21\].RFW.BIT\[29\].OBUF1 TE_B ) ( REGF\[21\].RFW.BIT\[28\].OBUF1 TE_B ) ( REGF\[21\].RFW.BIT\[27\].OBUF1 TE_B ) ( REGF\[21\].RFW.BIT\[26\].OBUF1 TE_B )
      ( REGF\[21\].RFW.BIT\[25\].OBUF1 TE_B ) ( REGF\[21\].RFW.BIT\[24\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[21\].RFW.SEL2 ( REGF\[21\].RFW.INV2\[3\] A ) ( REGF\[21\].RFW.INV2\[2\] A ) ( REGF\[21\].RFW.INV2\[1\] A ) ( REGF\[21\].RFW.INV2\[0\] A ) ( DEC1.D2.AND5 X ) + USE SIGNAL ;
    - REGF\[21\].RFW.SEL2_B\[0\] ( REGF\[21\].RFW.INV2\[0\] Y ) ( REGF\[21\].RFW.BIT\[7\].OBUF2 TE_B ) ( REGF\[21\].RFW.BIT\[6\].OBUF2 TE_B ) ( REGF\[21\].RFW.BIT\[5\].OBUF2 TE_B ) ( REGF\[21\].RFW.BIT\[4\].OBUF2 TE_B ) ( REGF\[21\].RFW.BIT\[3\].OBUF2 TE_B ) ( REGF\[21\].RFW.BIT\[2\].OBUF2 TE_B )
      ( REGF\[21\].RFW.BIT\[1\].OBUF2 TE_B ) ( REGF\[21\].RFW.BIT\[0\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[21\].RFW.SEL2_B\[1\] ( REGF\[21\].RFW.INV2\[1\] Y ) ( REGF\[21\].RFW.BIT\[9\].OBUF2 TE_B ) ( REGF\[21\].RFW.BIT\[8\].OBUF2 TE_B ) ( REGF\[21\].RFW.BIT\[15\].OBUF2 TE_B ) ( REGF\[21\].RFW.BIT\[14\].OBUF2 TE_B ) ( REGF\[21\].RFW.BIT\[13\].OBUF2 TE_B ) ( REGF\[21\].RFW.BIT\[12\].OBUF2 TE_B )
      ( REGF\[21\].RFW.BIT\[11\].OBUF2 TE_B ) ( REGF\[21\].RFW.BIT\[10\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[21\].RFW.SEL2_B\[2\] ( REGF\[21\].RFW.INV2\[2\] Y ) ( REGF\[21\].RFW.BIT\[23\].OBUF2 TE_B ) ( REGF\[21\].RFW.BIT\[22\].OBUF2 TE_B ) ( REGF\[21\].RFW.BIT\[21\].OBUF2 TE_B ) ( REGF\[21\].RFW.BIT\[20\].OBUF2 TE_B ) ( REGF\[21\].RFW.BIT\[19\].OBUF2 TE_B ) ( REGF\[21\].RFW.BIT\[18\].OBUF2 TE_B )
      ( REGF\[21\].RFW.BIT\[17\].OBUF2 TE_B ) ( REGF\[21\].RFW.BIT\[16\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[21\].RFW.SEL2_B\[3\] ( REGF\[21\].RFW.INV2\[3\] Y ) ( REGF\[21\].RFW.BIT\[31\].OBUF2 TE_B ) ( REGF\[21\].RFW.BIT\[30\].OBUF2 TE_B ) ( REGF\[21\].RFW.BIT\[29\].OBUF2 TE_B ) ( REGF\[21\].RFW.BIT\[28\].OBUF2 TE_B ) ( REGF\[21\].RFW.BIT\[27\].OBUF2 TE_B ) ( REGF\[21\].RFW.BIT\[26\].OBUF2 TE_B )
      ( REGF\[21\].RFW.BIT\[25\].OBUF2 TE_B ) ( REGF\[21\].RFW.BIT\[24\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[21\].RFW.SELW ( REGF\[21\].RFW.CGAND A ) ( DEC2.D2.AND5 X ) + USE SIGNAL ;
    - REGF\[21\].RFW.q_wire\[0\] ( REGF\[21\].RFW.BIT\[0\].OBUF2 A ) ( REGF\[21\].RFW.BIT\[0\].OBUF1 A ) ( REGF\[21\].RFW.BIT\[0\].FF Q ) + USE SIGNAL ;
    - REGF\[21\].RFW.q_wire\[10\] ( REGF\[21\].RFW.BIT\[10\].OBUF2 A ) ( REGF\[21\].RFW.BIT\[10\].OBUF1 A ) ( REGF\[21\].RFW.BIT\[10\].FF Q ) + USE SIGNAL ;
    - REGF\[21\].RFW.q_wire\[11\] ( REGF\[21\].RFW.BIT\[11\].OBUF2 A ) ( REGF\[21\].RFW.BIT\[11\].OBUF1 A ) ( REGF\[21\].RFW.BIT\[11\].FF Q ) + USE SIGNAL ;
    - REGF\[21\].RFW.q_wire\[12\] ( REGF\[21\].RFW.BIT\[12\].OBUF2 A ) ( REGF\[21\].RFW.BIT\[12\].OBUF1 A ) ( REGF\[21\].RFW.BIT\[12\].FF Q ) + USE SIGNAL ;
    - REGF\[21\].RFW.q_wire\[13\] ( REGF\[21\].RFW.BIT\[13\].OBUF2 A ) ( REGF\[21\].RFW.BIT\[13\].OBUF1 A ) ( REGF\[21\].RFW.BIT\[13\].FF Q ) + USE SIGNAL ;
    - REGF\[21\].RFW.q_wire\[14\] ( REGF\[21\].RFW.BIT\[14\].OBUF2 A ) ( REGF\[21\].RFW.BIT\[14\].OBUF1 A ) ( REGF\[21\].RFW.BIT\[14\].FF Q ) + USE SIGNAL ;
    - REGF\[21\].RFW.q_wire\[15\] ( REGF\[21\].RFW.BIT\[15\].OBUF2 A ) ( REGF\[21\].RFW.BIT\[15\].OBUF1 A ) ( REGF\[21\].RFW.BIT\[15\].FF Q ) + USE SIGNAL ;
    - REGF\[21\].RFW.q_wire\[16\] ( REGF\[21\].RFW.BIT\[16\].OBUF2 A ) ( REGF\[21\].RFW.BIT\[16\].OBUF1 A ) ( REGF\[21\].RFW.BIT\[16\].FF Q ) + USE SIGNAL ;
    - REGF\[21\].RFW.q_wire\[17\] ( REGF\[21\].RFW.BIT\[17\].OBUF2 A ) ( REGF\[21\].RFW.BIT\[17\].OBUF1 A ) ( REGF\[21\].RFW.BIT\[17\].FF Q ) + USE SIGNAL ;
    - REGF\[21\].RFW.q_wire\[18\] ( REGF\[21\].RFW.BIT\[18\].OBUF2 A ) ( REGF\[21\].RFW.BIT\[18\].OBUF1 A ) ( REGF\[21\].RFW.BIT\[18\].FF Q ) + USE SIGNAL ;
    - REGF\[21\].RFW.q_wire\[19\] ( REGF\[21\].RFW.BIT\[19\].OBUF2 A ) ( REGF\[21\].RFW.BIT\[19\].OBUF1 A ) ( REGF\[21\].RFW.BIT\[19\].FF Q ) + USE SIGNAL ;
    - REGF\[21\].RFW.q_wire\[1\] ( REGF\[21\].RFW.BIT\[1\].OBUF2 A ) ( REGF\[21\].RFW.BIT\[1\].OBUF1 A ) ( REGF\[21\].RFW.BIT\[1\].FF Q ) + USE SIGNAL ;
    - REGF\[21\].RFW.q_wire\[20\] ( REGF\[21\].RFW.BIT\[20\].OBUF2 A ) ( REGF\[21\].RFW.BIT\[20\].OBUF1 A ) ( REGF\[21\].RFW.BIT\[20\].FF Q ) + USE SIGNAL ;
    - REGF\[21\].RFW.q_wire\[21\] ( REGF\[21\].RFW.BIT\[21\].OBUF2 A ) ( REGF\[21\].RFW.BIT\[21\].OBUF1 A ) ( REGF\[21\].RFW.BIT\[21\].FF Q ) + USE SIGNAL ;
    - REGF\[21\].RFW.q_wire\[22\] ( REGF\[21\].RFW.BIT\[22\].OBUF2 A ) ( REGF\[21\].RFW.BIT\[22\].OBUF1 A ) ( REGF\[21\].RFW.BIT\[22\].FF Q ) + USE SIGNAL ;
    - REGF\[21\].RFW.q_wire\[23\] ( REGF\[21\].RFW.BIT\[23\].OBUF2 A ) ( REGF\[21\].RFW.BIT\[23\].OBUF1 A ) ( REGF\[21\].RFW.BIT\[23\].FF Q ) + USE SIGNAL ;
    - REGF\[21\].RFW.q_wire\[24\] ( REGF\[21\].RFW.BIT\[24\].OBUF2 A ) ( REGF\[21\].RFW.BIT\[24\].OBUF1 A ) ( REGF\[21\].RFW.BIT\[24\].FF Q ) + USE SIGNAL ;
    - REGF\[21\].RFW.q_wire\[25\] ( REGF\[21\].RFW.BIT\[25\].OBUF2 A ) ( REGF\[21\].RFW.BIT\[25\].OBUF1 A ) ( REGF\[21\].RFW.BIT\[25\].FF Q ) + USE SIGNAL ;
    - REGF\[21\].RFW.q_wire\[26\] ( REGF\[21\].RFW.BIT\[26\].OBUF2 A ) ( REGF\[21\].RFW.BIT\[26\].OBUF1 A ) ( REGF\[21\].RFW.BIT\[26\].FF Q ) + USE SIGNAL ;
    - REGF\[21\].RFW.q_wire\[27\] ( REGF\[21\].RFW.BIT\[27\].OBUF2 A ) ( REGF\[21\].RFW.BIT\[27\].OBUF1 A ) ( REGF\[21\].RFW.BIT\[27\].FF Q ) + USE SIGNAL ;
    - REGF\[21\].RFW.q_wire\[28\] ( REGF\[21\].RFW.BIT\[28\].OBUF2 A ) ( REGF\[21\].RFW.BIT\[28\].OBUF1 A ) ( REGF\[21\].RFW.BIT\[28\].FF Q ) + USE SIGNAL ;
    - REGF\[21\].RFW.q_wire\[29\] ( REGF\[21\].RFW.BIT\[29\].OBUF2 A ) ( REGF\[21\].RFW.BIT\[29\].OBUF1 A ) ( REGF\[21\].RFW.BIT\[29\].FF Q ) + USE SIGNAL ;
    - REGF\[21\].RFW.q_wire\[2\] ( REGF\[21\].RFW.BIT\[2\].OBUF2 A ) ( REGF\[21\].RFW.BIT\[2\].OBUF1 A ) ( REGF\[21\].RFW.BIT\[2\].FF Q ) + USE SIGNAL ;
    - REGF\[21\].RFW.q_wire\[30\] ( REGF\[21\].RFW.BIT\[30\].OBUF2 A ) ( REGF\[21\].RFW.BIT\[30\].OBUF1 A ) ( REGF\[21\].RFW.BIT\[30\].FF Q ) + USE SIGNAL ;
    - REGF\[21\].RFW.q_wire\[31\] ( REGF\[21\].RFW.BIT\[31\].OBUF2 A ) ( REGF\[21\].RFW.BIT\[31\].OBUF1 A ) ( REGF\[21\].RFW.BIT\[31\].FF Q ) + USE SIGNAL ;
    - REGF\[21\].RFW.q_wire\[3\] ( REGF\[21\].RFW.BIT\[3\].OBUF2 A ) ( REGF\[21\].RFW.BIT\[3\].OBUF1 A ) ( REGF\[21\].RFW.BIT\[3\].FF Q ) + USE SIGNAL ;
    - REGF\[21\].RFW.q_wire\[4\] ( REGF\[21\].RFW.BIT\[4\].OBUF2 A ) ( REGF\[21\].RFW.BIT\[4\].OBUF1 A ) ( REGF\[21\].RFW.BIT\[4\].FF Q ) + USE SIGNAL ;
    - REGF\[21\].RFW.q_wire\[5\] ( REGF\[21\].RFW.BIT\[5\].OBUF2 A ) ( REGF\[21\].RFW.BIT\[5\].OBUF1 A ) ( REGF\[21\].RFW.BIT\[5\].FF Q ) + USE SIGNAL ;
    - REGF\[21\].RFW.q_wire\[6\] ( REGF\[21\].RFW.BIT\[6\].OBUF2 A ) ( REGF\[21\].RFW.BIT\[6\].OBUF1 A ) ( REGF\[21\].RFW.BIT\[6\].FF Q ) + USE SIGNAL ;
    - REGF\[21\].RFW.q_wire\[7\] ( REGF\[21\].RFW.BIT\[7\].OBUF2 A ) ( REGF\[21\].RFW.BIT\[7\].OBUF1 A ) ( REGF\[21\].RFW.BIT\[7\].FF Q ) + USE SIGNAL ;
    - REGF\[21\].RFW.q_wire\[8\] ( REGF\[21\].RFW.BIT\[8\].OBUF2 A ) ( REGF\[21\].RFW.BIT\[8\].OBUF1 A ) ( REGF\[21\].RFW.BIT\[8\].FF Q ) + USE SIGNAL ;
    - REGF\[21\].RFW.q_wire\[9\] ( REGF\[21\].RFW.BIT\[9\].OBUF2 A ) ( REGF\[21\].RFW.BIT\[9\].OBUF1 A ) ( REGF\[21\].RFW.BIT\[9\].FF Q ) + USE SIGNAL ;
    - REGF\[21\].RFW.we_wire ( REGF\[21\].RFW.CG\[3\] GATE ) ( REGF\[21\].RFW.CG\[2\] GATE ) ( REGF\[21\].RFW.CG\[1\] GATE ) ( REGF\[21\].RFW.CG\[0\] GATE ) ( REGF\[21\].RFW.CGAND X ) + USE SIGNAL ;
    - REGF\[22\].RFW.GCLK\[0\] ( REGF\[22\].RFW.CG\[0\] GCLK ) ( REGF\[22\].RFW.BIT\[7\].FF CLK ) ( REGF\[22\].RFW.BIT\[6\].FF CLK ) ( REGF\[22\].RFW.BIT\[5\].FF CLK ) ( REGF\[22\].RFW.BIT\[4\].FF CLK ) ( REGF\[22\].RFW.BIT\[3\].FF CLK ) ( REGF\[22\].RFW.BIT\[2\].FF CLK )
      ( REGF\[22\].RFW.BIT\[1\].FF CLK ) ( REGF\[22\].RFW.BIT\[0\].FF CLK ) + USE SIGNAL ;
    - REGF\[22\].RFW.GCLK\[1\] ( REGF\[22\].RFW.CG\[1\] GCLK ) ( REGF\[22\].RFW.BIT\[9\].FF CLK ) ( REGF\[22\].RFW.BIT\[8\].FF CLK ) ( REGF\[22\].RFW.BIT\[15\].FF CLK ) ( REGF\[22\].RFW.BIT\[14\].FF CLK ) ( REGF\[22\].RFW.BIT\[13\].FF CLK ) ( REGF\[22\].RFW.BIT\[12\].FF CLK )
      ( REGF\[22\].RFW.BIT\[11\].FF CLK ) ( REGF\[22\].RFW.BIT\[10\].FF CLK ) + USE SIGNAL ;
    - REGF\[22\].RFW.GCLK\[2\] ( REGF\[22\].RFW.CG\[2\] GCLK ) ( REGF\[22\].RFW.BIT\[23\].FF CLK ) ( REGF\[22\].RFW.BIT\[22\].FF CLK ) ( REGF\[22\].RFW.BIT\[21\].FF CLK ) ( REGF\[22\].RFW.BIT\[20\].FF CLK ) ( REGF\[22\].RFW.BIT\[19\].FF CLK ) ( REGF\[22\].RFW.BIT\[18\].FF CLK )
      ( REGF\[22\].RFW.BIT\[17\].FF CLK ) ( REGF\[22\].RFW.BIT\[16\].FF CLK ) + USE SIGNAL ;
    - REGF\[22\].RFW.GCLK\[3\] ( REGF\[22\].RFW.CG\[3\] GCLK ) ( REGF\[22\].RFW.BIT\[31\].FF CLK ) ( REGF\[22\].RFW.BIT\[30\].FF CLK ) ( REGF\[22\].RFW.BIT\[29\].FF CLK ) ( REGF\[22\].RFW.BIT\[28\].FF CLK ) ( REGF\[22\].RFW.BIT\[27\].FF CLK ) ( REGF\[22\].RFW.BIT\[26\].FF CLK )
      ( REGF\[22\].RFW.BIT\[25\].FF CLK ) ( REGF\[22\].RFW.BIT\[24\].FF CLK ) + USE SIGNAL ;
    - REGF\[22\].RFW.SEL1 ( REGF\[22\].RFW.INV1\[3\] A ) ( REGF\[22\].RFW.INV1\[2\] A ) ( REGF\[22\].RFW.INV1\[1\] A ) ( REGF\[22\].RFW.INV1\[0\] A ) ( DEC0.D2.AND6 X ) + USE SIGNAL ;
    - REGF\[22\].RFW.SEL1_B\[0\] ( REGF\[22\].RFW.INV1\[0\] Y ) ( REGF\[22\].RFW.BIT\[7\].OBUF1 TE_B ) ( REGF\[22\].RFW.BIT\[6\].OBUF1 TE_B ) ( REGF\[22\].RFW.BIT\[5\].OBUF1 TE_B ) ( REGF\[22\].RFW.BIT\[4\].OBUF1 TE_B ) ( REGF\[22\].RFW.BIT\[3\].OBUF1 TE_B ) ( REGF\[22\].RFW.BIT\[2\].OBUF1 TE_B )
      ( REGF\[22\].RFW.BIT\[1\].OBUF1 TE_B ) ( REGF\[22\].RFW.BIT\[0\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[22\].RFW.SEL1_B\[1\] ( REGF\[22\].RFW.INV1\[1\] Y ) ( REGF\[22\].RFW.BIT\[9\].OBUF1 TE_B ) ( REGF\[22\].RFW.BIT\[8\].OBUF1 TE_B ) ( REGF\[22\].RFW.BIT\[15\].OBUF1 TE_B ) ( REGF\[22\].RFW.BIT\[14\].OBUF1 TE_B ) ( REGF\[22\].RFW.BIT\[13\].OBUF1 TE_B ) ( REGF\[22\].RFW.BIT\[12\].OBUF1 TE_B )
      ( REGF\[22\].RFW.BIT\[11\].OBUF1 TE_B ) ( REGF\[22\].RFW.BIT\[10\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[22\].RFW.SEL1_B\[2\] ( REGF\[22\].RFW.INV1\[2\] Y ) ( REGF\[22\].RFW.BIT\[23\].OBUF1 TE_B ) ( REGF\[22\].RFW.BIT\[22\].OBUF1 TE_B ) ( REGF\[22\].RFW.BIT\[21\].OBUF1 TE_B ) ( REGF\[22\].RFW.BIT\[20\].OBUF1 TE_B ) ( REGF\[22\].RFW.BIT\[19\].OBUF1 TE_B ) ( REGF\[22\].RFW.BIT\[18\].OBUF1 TE_B )
      ( REGF\[22\].RFW.BIT\[17\].OBUF1 TE_B ) ( REGF\[22\].RFW.BIT\[16\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[22\].RFW.SEL1_B\[3\] ( REGF\[22\].RFW.INV1\[3\] Y ) ( REGF\[22\].RFW.BIT\[31\].OBUF1 TE_B ) ( REGF\[22\].RFW.BIT\[30\].OBUF1 TE_B ) ( REGF\[22\].RFW.BIT\[29\].OBUF1 TE_B ) ( REGF\[22\].RFW.BIT\[28\].OBUF1 TE_B ) ( REGF\[22\].RFW.BIT\[27\].OBUF1 TE_B ) ( REGF\[22\].RFW.BIT\[26\].OBUF1 TE_B )
      ( REGF\[22\].RFW.BIT\[25\].OBUF1 TE_B ) ( REGF\[22\].RFW.BIT\[24\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[22\].RFW.SEL2 ( REGF\[22\].RFW.INV2\[3\] A ) ( REGF\[22\].RFW.INV2\[2\] A ) ( REGF\[22\].RFW.INV2\[1\] A ) ( REGF\[22\].RFW.INV2\[0\] A ) ( DEC1.D2.AND6 X ) + USE SIGNAL ;
    - REGF\[22\].RFW.SEL2_B\[0\] ( REGF\[22\].RFW.INV2\[0\] Y ) ( REGF\[22\].RFW.BIT\[7\].OBUF2 TE_B ) ( REGF\[22\].RFW.BIT\[6\].OBUF2 TE_B ) ( REGF\[22\].RFW.BIT\[5\].OBUF2 TE_B ) ( REGF\[22\].RFW.BIT\[4\].OBUF2 TE_B ) ( REGF\[22\].RFW.BIT\[3\].OBUF2 TE_B ) ( REGF\[22\].RFW.BIT\[2\].OBUF2 TE_B )
      ( REGF\[22\].RFW.BIT\[1\].OBUF2 TE_B ) ( REGF\[22\].RFW.BIT\[0\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[22\].RFW.SEL2_B\[1\] ( REGF\[22\].RFW.INV2\[1\] Y ) ( REGF\[22\].RFW.BIT\[9\].OBUF2 TE_B ) ( REGF\[22\].RFW.BIT\[8\].OBUF2 TE_B ) ( REGF\[22\].RFW.BIT\[15\].OBUF2 TE_B ) ( REGF\[22\].RFW.BIT\[14\].OBUF2 TE_B ) ( REGF\[22\].RFW.BIT\[13\].OBUF2 TE_B ) ( REGF\[22\].RFW.BIT\[12\].OBUF2 TE_B )
      ( REGF\[22\].RFW.BIT\[11\].OBUF2 TE_B ) ( REGF\[22\].RFW.BIT\[10\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[22\].RFW.SEL2_B\[2\] ( REGF\[22\].RFW.INV2\[2\] Y ) ( REGF\[22\].RFW.BIT\[23\].OBUF2 TE_B ) ( REGF\[22\].RFW.BIT\[22\].OBUF2 TE_B ) ( REGF\[22\].RFW.BIT\[21\].OBUF2 TE_B ) ( REGF\[22\].RFW.BIT\[20\].OBUF2 TE_B ) ( REGF\[22\].RFW.BIT\[19\].OBUF2 TE_B ) ( REGF\[22\].RFW.BIT\[18\].OBUF2 TE_B )
      ( REGF\[22\].RFW.BIT\[17\].OBUF2 TE_B ) ( REGF\[22\].RFW.BIT\[16\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[22\].RFW.SEL2_B\[3\] ( REGF\[22\].RFW.INV2\[3\] Y ) ( REGF\[22\].RFW.BIT\[31\].OBUF2 TE_B ) ( REGF\[22\].RFW.BIT\[30\].OBUF2 TE_B ) ( REGF\[22\].RFW.BIT\[29\].OBUF2 TE_B ) ( REGF\[22\].RFW.BIT\[28\].OBUF2 TE_B ) ( REGF\[22\].RFW.BIT\[27\].OBUF2 TE_B ) ( REGF\[22\].RFW.BIT\[26\].OBUF2 TE_B )
      ( REGF\[22\].RFW.BIT\[25\].OBUF2 TE_B ) ( REGF\[22\].RFW.BIT\[24\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[22\].RFW.SELW ( REGF\[22\].RFW.CGAND A ) ( DEC2.D2.AND6 X ) + USE SIGNAL ;
    - REGF\[22\].RFW.q_wire\[0\] ( REGF\[22\].RFW.BIT\[0\].OBUF2 A ) ( REGF\[22\].RFW.BIT\[0\].OBUF1 A ) ( REGF\[22\].RFW.BIT\[0\].FF Q ) + USE SIGNAL ;
    - REGF\[22\].RFW.q_wire\[10\] ( REGF\[22\].RFW.BIT\[10\].OBUF2 A ) ( REGF\[22\].RFW.BIT\[10\].OBUF1 A ) ( REGF\[22\].RFW.BIT\[10\].FF Q ) + USE SIGNAL ;
    - REGF\[22\].RFW.q_wire\[11\] ( REGF\[22\].RFW.BIT\[11\].OBUF2 A ) ( REGF\[22\].RFW.BIT\[11\].OBUF1 A ) ( REGF\[22\].RFW.BIT\[11\].FF Q ) + USE SIGNAL ;
    - REGF\[22\].RFW.q_wire\[12\] ( REGF\[22\].RFW.BIT\[12\].OBUF2 A ) ( REGF\[22\].RFW.BIT\[12\].OBUF1 A ) ( REGF\[22\].RFW.BIT\[12\].FF Q ) + USE SIGNAL ;
    - REGF\[22\].RFW.q_wire\[13\] ( REGF\[22\].RFW.BIT\[13\].OBUF2 A ) ( REGF\[22\].RFW.BIT\[13\].OBUF1 A ) ( REGF\[22\].RFW.BIT\[13\].FF Q ) + USE SIGNAL ;
    - REGF\[22\].RFW.q_wire\[14\] ( REGF\[22\].RFW.BIT\[14\].OBUF2 A ) ( REGF\[22\].RFW.BIT\[14\].OBUF1 A ) ( REGF\[22\].RFW.BIT\[14\].FF Q ) + USE SIGNAL ;
    - REGF\[22\].RFW.q_wire\[15\] ( REGF\[22\].RFW.BIT\[15\].OBUF2 A ) ( REGF\[22\].RFW.BIT\[15\].OBUF1 A ) ( REGF\[22\].RFW.BIT\[15\].FF Q ) + USE SIGNAL ;
    - REGF\[22\].RFW.q_wire\[16\] ( REGF\[22\].RFW.BIT\[16\].OBUF2 A ) ( REGF\[22\].RFW.BIT\[16\].OBUF1 A ) ( REGF\[22\].RFW.BIT\[16\].FF Q ) + USE SIGNAL ;
    - REGF\[22\].RFW.q_wire\[17\] ( REGF\[22\].RFW.BIT\[17\].OBUF2 A ) ( REGF\[22\].RFW.BIT\[17\].OBUF1 A ) ( REGF\[22\].RFW.BIT\[17\].FF Q ) + USE SIGNAL ;
    - REGF\[22\].RFW.q_wire\[18\] ( REGF\[22\].RFW.BIT\[18\].OBUF2 A ) ( REGF\[22\].RFW.BIT\[18\].OBUF1 A ) ( REGF\[22\].RFW.BIT\[18\].FF Q ) + USE SIGNAL ;
    - REGF\[22\].RFW.q_wire\[19\] ( REGF\[22\].RFW.BIT\[19\].OBUF2 A ) ( REGF\[22\].RFW.BIT\[19\].OBUF1 A ) ( REGF\[22\].RFW.BIT\[19\].FF Q ) + USE SIGNAL ;
    - REGF\[22\].RFW.q_wire\[1\] ( REGF\[22\].RFW.BIT\[1\].OBUF2 A ) ( REGF\[22\].RFW.BIT\[1\].OBUF1 A ) ( REGF\[22\].RFW.BIT\[1\].FF Q ) + USE SIGNAL ;
    - REGF\[22\].RFW.q_wire\[20\] ( REGF\[22\].RFW.BIT\[20\].OBUF2 A ) ( REGF\[22\].RFW.BIT\[20\].OBUF1 A ) ( REGF\[22\].RFW.BIT\[20\].FF Q ) + USE SIGNAL ;
    - REGF\[22\].RFW.q_wire\[21\] ( REGF\[22\].RFW.BIT\[21\].OBUF2 A ) ( REGF\[22\].RFW.BIT\[21\].OBUF1 A ) ( REGF\[22\].RFW.BIT\[21\].FF Q ) + USE SIGNAL ;
    - REGF\[22\].RFW.q_wire\[22\] ( REGF\[22\].RFW.BIT\[22\].OBUF2 A ) ( REGF\[22\].RFW.BIT\[22\].OBUF1 A ) ( REGF\[22\].RFW.BIT\[22\].FF Q ) + USE SIGNAL ;
    - REGF\[22\].RFW.q_wire\[23\] ( REGF\[22\].RFW.BIT\[23\].OBUF2 A ) ( REGF\[22\].RFW.BIT\[23\].OBUF1 A ) ( REGF\[22\].RFW.BIT\[23\].FF Q ) + USE SIGNAL ;
    - REGF\[22\].RFW.q_wire\[24\] ( REGF\[22\].RFW.BIT\[24\].OBUF2 A ) ( REGF\[22\].RFW.BIT\[24\].OBUF1 A ) ( REGF\[22\].RFW.BIT\[24\].FF Q ) + USE SIGNAL ;
    - REGF\[22\].RFW.q_wire\[25\] ( REGF\[22\].RFW.BIT\[25\].OBUF2 A ) ( REGF\[22\].RFW.BIT\[25\].OBUF1 A ) ( REGF\[22\].RFW.BIT\[25\].FF Q ) + USE SIGNAL ;
    - REGF\[22\].RFW.q_wire\[26\] ( REGF\[22\].RFW.BIT\[26\].OBUF2 A ) ( REGF\[22\].RFW.BIT\[26\].OBUF1 A ) ( REGF\[22\].RFW.BIT\[26\].FF Q ) + USE SIGNAL ;
    - REGF\[22\].RFW.q_wire\[27\] ( REGF\[22\].RFW.BIT\[27\].OBUF2 A ) ( REGF\[22\].RFW.BIT\[27\].OBUF1 A ) ( REGF\[22\].RFW.BIT\[27\].FF Q ) + USE SIGNAL ;
    - REGF\[22\].RFW.q_wire\[28\] ( REGF\[22\].RFW.BIT\[28\].OBUF2 A ) ( REGF\[22\].RFW.BIT\[28\].OBUF1 A ) ( REGF\[22\].RFW.BIT\[28\].FF Q ) + USE SIGNAL ;
    - REGF\[22\].RFW.q_wire\[29\] ( REGF\[22\].RFW.BIT\[29\].OBUF2 A ) ( REGF\[22\].RFW.BIT\[29\].OBUF1 A ) ( REGF\[22\].RFW.BIT\[29\].FF Q ) + USE SIGNAL ;
    - REGF\[22\].RFW.q_wire\[2\] ( REGF\[22\].RFW.BIT\[2\].OBUF2 A ) ( REGF\[22\].RFW.BIT\[2\].OBUF1 A ) ( REGF\[22\].RFW.BIT\[2\].FF Q ) + USE SIGNAL ;
    - REGF\[22\].RFW.q_wire\[30\] ( REGF\[22\].RFW.BIT\[30\].OBUF2 A ) ( REGF\[22\].RFW.BIT\[30\].OBUF1 A ) ( REGF\[22\].RFW.BIT\[30\].FF Q ) + USE SIGNAL ;
    - REGF\[22\].RFW.q_wire\[31\] ( REGF\[22\].RFW.BIT\[31\].OBUF2 A ) ( REGF\[22\].RFW.BIT\[31\].OBUF1 A ) ( REGF\[22\].RFW.BIT\[31\].FF Q ) + USE SIGNAL ;
    - REGF\[22\].RFW.q_wire\[3\] ( REGF\[22\].RFW.BIT\[3\].OBUF2 A ) ( REGF\[22\].RFW.BIT\[3\].OBUF1 A ) ( REGF\[22\].RFW.BIT\[3\].FF Q ) + USE SIGNAL ;
    - REGF\[22\].RFW.q_wire\[4\] ( REGF\[22\].RFW.BIT\[4\].OBUF2 A ) ( REGF\[22\].RFW.BIT\[4\].OBUF1 A ) ( REGF\[22\].RFW.BIT\[4\].FF Q ) + USE SIGNAL ;
    - REGF\[22\].RFW.q_wire\[5\] ( REGF\[22\].RFW.BIT\[5\].OBUF2 A ) ( REGF\[22\].RFW.BIT\[5\].OBUF1 A ) ( REGF\[22\].RFW.BIT\[5\].FF Q ) + USE SIGNAL ;
    - REGF\[22\].RFW.q_wire\[6\] ( REGF\[22\].RFW.BIT\[6\].OBUF2 A ) ( REGF\[22\].RFW.BIT\[6\].OBUF1 A ) ( REGF\[22\].RFW.BIT\[6\].FF Q ) + USE SIGNAL ;
    - REGF\[22\].RFW.q_wire\[7\] ( REGF\[22\].RFW.BIT\[7\].OBUF2 A ) ( REGF\[22\].RFW.BIT\[7\].OBUF1 A ) ( REGF\[22\].RFW.BIT\[7\].FF Q ) + USE SIGNAL ;
    - REGF\[22\].RFW.q_wire\[8\] ( REGF\[22\].RFW.BIT\[8\].OBUF2 A ) ( REGF\[22\].RFW.BIT\[8\].OBUF1 A ) ( REGF\[22\].RFW.BIT\[8\].FF Q ) + USE SIGNAL ;
    - REGF\[22\].RFW.q_wire\[9\] ( REGF\[22\].RFW.BIT\[9\].OBUF2 A ) ( REGF\[22\].RFW.BIT\[9\].OBUF1 A ) ( REGF\[22\].RFW.BIT\[9\].FF Q ) + USE SIGNAL ;
    - REGF\[22\].RFW.we_wire ( REGF\[22\].RFW.CG\[3\] GATE ) ( REGF\[22\].RFW.CG\[2\] GATE ) ( REGF\[22\].RFW.CG\[1\] GATE ) ( REGF\[22\].RFW.CG\[0\] GATE ) ( REGF\[22\].RFW.CGAND X ) + USE SIGNAL ;
    - REGF\[23\].RFW.GCLK\[0\] ( REGF\[23\].RFW.CG\[0\] GCLK ) ( REGF\[23\].RFW.BIT\[7\].FF CLK ) ( REGF\[23\].RFW.BIT\[6\].FF CLK ) ( REGF\[23\].RFW.BIT\[5\].FF CLK ) ( REGF\[23\].RFW.BIT\[4\].FF CLK ) ( REGF\[23\].RFW.BIT\[3\].FF CLK ) ( REGF\[23\].RFW.BIT\[2\].FF CLK )
      ( REGF\[23\].RFW.BIT\[1\].FF CLK ) ( REGF\[23\].RFW.BIT\[0\].FF CLK ) + USE SIGNAL ;
    - REGF\[23\].RFW.GCLK\[1\] ( REGF\[23\].RFW.CG\[1\] GCLK ) ( REGF\[23\].RFW.BIT\[9\].FF CLK ) ( REGF\[23\].RFW.BIT\[8\].FF CLK ) ( REGF\[23\].RFW.BIT\[15\].FF CLK ) ( REGF\[23\].RFW.BIT\[14\].FF CLK ) ( REGF\[23\].RFW.BIT\[13\].FF CLK ) ( REGF\[23\].RFW.BIT\[12\].FF CLK )
      ( REGF\[23\].RFW.BIT\[11\].FF CLK ) ( REGF\[23\].RFW.BIT\[10\].FF CLK ) + USE SIGNAL ;
    - REGF\[23\].RFW.GCLK\[2\] ( REGF\[23\].RFW.CG\[2\] GCLK ) ( REGF\[23\].RFW.BIT\[23\].FF CLK ) ( REGF\[23\].RFW.BIT\[22\].FF CLK ) ( REGF\[23\].RFW.BIT\[21\].FF CLK ) ( REGF\[23\].RFW.BIT\[20\].FF CLK ) ( REGF\[23\].RFW.BIT\[19\].FF CLK ) ( REGF\[23\].RFW.BIT\[18\].FF CLK )
      ( REGF\[23\].RFW.BIT\[17\].FF CLK ) ( REGF\[23\].RFW.BIT\[16\].FF CLK ) + USE SIGNAL ;
    - REGF\[23\].RFW.GCLK\[3\] ( REGF\[23\].RFW.CG\[3\] GCLK ) ( REGF\[23\].RFW.BIT\[31\].FF CLK ) ( REGF\[23\].RFW.BIT\[30\].FF CLK ) ( REGF\[23\].RFW.BIT\[29\].FF CLK ) ( REGF\[23\].RFW.BIT\[28\].FF CLK ) ( REGF\[23\].RFW.BIT\[27\].FF CLK ) ( REGF\[23\].RFW.BIT\[26\].FF CLK )
      ( REGF\[23\].RFW.BIT\[25\].FF CLK ) ( REGF\[23\].RFW.BIT\[24\].FF CLK ) + USE SIGNAL ;
    - REGF\[23\].RFW.SEL1 ( REGF\[23\].RFW.INV1\[3\] A ) ( REGF\[23\].RFW.INV1\[2\] A ) ( REGF\[23\].RFW.INV1\[1\] A ) ( REGF\[23\].RFW.INV1\[0\] A ) ( DEC0.D2.AND7 X ) + USE SIGNAL ;
    - REGF\[23\].RFW.SEL1_B\[0\] ( REGF\[23\].RFW.INV1\[0\] Y ) ( REGF\[23\].RFW.BIT\[7\].OBUF1 TE_B ) ( REGF\[23\].RFW.BIT\[6\].OBUF1 TE_B ) ( REGF\[23\].RFW.BIT\[5\].OBUF1 TE_B ) ( REGF\[23\].RFW.BIT\[4\].OBUF1 TE_B ) ( REGF\[23\].RFW.BIT\[3\].OBUF1 TE_B ) ( REGF\[23\].RFW.BIT\[2\].OBUF1 TE_B )
      ( REGF\[23\].RFW.BIT\[1\].OBUF1 TE_B ) ( REGF\[23\].RFW.BIT\[0\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[23\].RFW.SEL1_B\[1\] ( REGF\[23\].RFW.INV1\[1\] Y ) ( REGF\[23\].RFW.BIT\[9\].OBUF1 TE_B ) ( REGF\[23\].RFW.BIT\[8\].OBUF1 TE_B ) ( REGF\[23\].RFW.BIT\[15\].OBUF1 TE_B ) ( REGF\[23\].RFW.BIT\[14\].OBUF1 TE_B ) ( REGF\[23\].RFW.BIT\[13\].OBUF1 TE_B ) ( REGF\[23\].RFW.BIT\[12\].OBUF1 TE_B )
      ( REGF\[23\].RFW.BIT\[11\].OBUF1 TE_B ) ( REGF\[23\].RFW.BIT\[10\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[23\].RFW.SEL1_B\[2\] ( REGF\[23\].RFW.INV1\[2\] Y ) ( REGF\[23\].RFW.BIT\[23\].OBUF1 TE_B ) ( REGF\[23\].RFW.BIT\[22\].OBUF1 TE_B ) ( REGF\[23\].RFW.BIT\[21\].OBUF1 TE_B ) ( REGF\[23\].RFW.BIT\[20\].OBUF1 TE_B ) ( REGF\[23\].RFW.BIT\[19\].OBUF1 TE_B ) ( REGF\[23\].RFW.BIT\[18\].OBUF1 TE_B )
      ( REGF\[23\].RFW.BIT\[17\].OBUF1 TE_B ) ( REGF\[23\].RFW.BIT\[16\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[23\].RFW.SEL1_B\[3\] ( REGF\[23\].RFW.INV1\[3\] Y ) ( REGF\[23\].RFW.BIT\[31\].OBUF1 TE_B ) ( REGF\[23\].RFW.BIT\[30\].OBUF1 TE_B ) ( REGF\[23\].RFW.BIT\[29\].OBUF1 TE_B ) ( REGF\[23\].RFW.BIT\[28\].OBUF1 TE_B ) ( REGF\[23\].RFW.BIT\[27\].OBUF1 TE_B ) ( REGF\[23\].RFW.BIT\[26\].OBUF1 TE_B )
      ( REGF\[23\].RFW.BIT\[25\].OBUF1 TE_B ) ( REGF\[23\].RFW.BIT\[24\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[23\].RFW.SEL2 ( REGF\[23\].RFW.INV2\[3\] A ) ( REGF\[23\].RFW.INV2\[2\] A ) ( REGF\[23\].RFW.INV2\[1\] A ) ( REGF\[23\].RFW.INV2\[0\] A ) ( DEC1.D2.AND7 X ) + USE SIGNAL ;
    - REGF\[23\].RFW.SEL2_B\[0\] ( REGF\[23\].RFW.INV2\[0\] Y ) ( REGF\[23\].RFW.BIT\[7\].OBUF2 TE_B ) ( REGF\[23\].RFW.BIT\[6\].OBUF2 TE_B ) ( REGF\[23\].RFW.BIT\[5\].OBUF2 TE_B ) ( REGF\[23\].RFW.BIT\[4\].OBUF2 TE_B ) ( REGF\[23\].RFW.BIT\[3\].OBUF2 TE_B ) ( REGF\[23\].RFW.BIT\[2\].OBUF2 TE_B )
      ( REGF\[23\].RFW.BIT\[1\].OBUF2 TE_B ) ( REGF\[23\].RFW.BIT\[0\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[23\].RFW.SEL2_B\[1\] ( REGF\[23\].RFW.INV2\[1\] Y ) ( REGF\[23\].RFW.BIT\[9\].OBUF2 TE_B ) ( REGF\[23\].RFW.BIT\[8\].OBUF2 TE_B ) ( REGF\[23\].RFW.BIT\[15\].OBUF2 TE_B ) ( REGF\[23\].RFW.BIT\[14\].OBUF2 TE_B ) ( REGF\[23\].RFW.BIT\[13\].OBUF2 TE_B ) ( REGF\[23\].RFW.BIT\[12\].OBUF2 TE_B )
      ( REGF\[23\].RFW.BIT\[11\].OBUF2 TE_B ) ( REGF\[23\].RFW.BIT\[10\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[23\].RFW.SEL2_B\[2\] ( REGF\[23\].RFW.INV2\[2\] Y ) ( REGF\[23\].RFW.BIT\[23\].OBUF2 TE_B ) ( REGF\[23\].RFW.BIT\[22\].OBUF2 TE_B ) ( REGF\[23\].RFW.BIT\[21\].OBUF2 TE_B ) ( REGF\[23\].RFW.BIT\[20\].OBUF2 TE_B ) ( REGF\[23\].RFW.BIT\[19\].OBUF2 TE_B ) ( REGF\[23\].RFW.BIT\[18\].OBUF2 TE_B )
      ( REGF\[23\].RFW.BIT\[17\].OBUF2 TE_B ) ( REGF\[23\].RFW.BIT\[16\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[23\].RFW.SEL2_B\[3\] ( REGF\[23\].RFW.INV2\[3\] Y ) ( REGF\[23\].RFW.BIT\[31\].OBUF2 TE_B ) ( REGF\[23\].RFW.BIT\[30\].OBUF2 TE_B ) ( REGF\[23\].RFW.BIT\[29\].OBUF2 TE_B ) ( REGF\[23\].RFW.BIT\[28\].OBUF2 TE_B ) ( REGF\[23\].RFW.BIT\[27\].OBUF2 TE_B ) ( REGF\[23\].RFW.BIT\[26\].OBUF2 TE_B )
      ( REGF\[23\].RFW.BIT\[25\].OBUF2 TE_B ) ( REGF\[23\].RFW.BIT\[24\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[23\].RFW.SELW ( REGF\[23\].RFW.CGAND A ) ( DEC2.D2.AND7 X ) + USE SIGNAL ;
    - REGF\[23\].RFW.q_wire\[0\] ( REGF\[23\].RFW.BIT\[0\].OBUF2 A ) ( REGF\[23\].RFW.BIT\[0\].OBUF1 A ) ( REGF\[23\].RFW.BIT\[0\].FF Q ) + USE SIGNAL ;
    - REGF\[23\].RFW.q_wire\[10\] ( REGF\[23\].RFW.BIT\[10\].OBUF2 A ) ( REGF\[23\].RFW.BIT\[10\].OBUF1 A ) ( REGF\[23\].RFW.BIT\[10\].FF Q ) + USE SIGNAL ;
    - REGF\[23\].RFW.q_wire\[11\] ( REGF\[23\].RFW.BIT\[11\].OBUF2 A ) ( REGF\[23\].RFW.BIT\[11\].OBUF1 A ) ( REGF\[23\].RFW.BIT\[11\].FF Q ) + USE SIGNAL ;
    - REGF\[23\].RFW.q_wire\[12\] ( REGF\[23\].RFW.BIT\[12\].OBUF2 A ) ( REGF\[23\].RFW.BIT\[12\].OBUF1 A ) ( REGF\[23\].RFW.BIT\[12\].FF Q ) + USE SIGNAL ;
    - REGF\[23\].RFW.q_wire\[13\] ( REGF\[23\].RFW.BIT\[13\].OBUF2 A ) ( REGF\[23\].RFW.BIT\[13\].OBUF1 A ) ( REGF\[23\].RFW.BIT\[13\].FF Q ) + USE SIGNAL ;
    - REGF\[23\].RFW.q_wire\[14\] ( REGF\[23\].RFW.BIT\[14\].OBUF2 A ) ( REGF\[23\].RFW.BIT\[14\].OBUF1 A ) ( REGF\[23\].RFW.BIT\[14\].FF Q ) + USE SIGNAL ;
    - REGF\[23\].RFW.q_wire\[15\] ( REGF\[23\].RFW.BIT\[15\].OBUF2 A ) ( REGF\[23\].RFW.BIT\[15\].OBUF1 A ) ( REGF\[23\].RFW.BIT\[15\].FF Q ) + USE SIGNAL ;
    - REGF\[23\].RFW.q_wire\[16\] ( REGF\[23\].RFW.BIT\[16\].OBUF2 A ) ( REGF\[23\].RFW.BIT\[16\].OBUF1 A ) ( REGF\[23\].RFW.BIT\[16\].FF Q ) + USE SIGNAL ;
    - REGF\[23\].RFW.q_wire\[17\] ( REGF\[23\].RFW.BIT\[17\].OBUF2 A ) ( REGF\[23\].RFW.BIT\[17\].OBUF1 A ) ( REGF\[23\].RFW.BIT\[17\].FF Q ) + USE SIGNAL ;
    - REGF\[23\].RFW.q_wire\[18\] ( REGF\[23\].RFW.BIT\[18\].OBUF2 A ) ( REGF\[23\].RFW.BIT\[18\].OBUF1 A ) ( REGF\[23\].RFW.BIT\[18\].FF Q ) + USE SIGNAL ;
    - REGF\[23\].RFW.q_wire\[19\] ( REGF\[23\].RFW.BIT\[19\].OBUF2 A ) ( REGF\[23\].RFW.BIT\[19\].OBUF1 A ) ( REGF\[23\].RFW.BIT\[19\].FF Q ) + USE SIGNAL ;
    - REGF\[23\].RFW.q_wire\[1\] ( REGF\[23\].RFW.BIT\[1\].OBUF2 A ) ( REGF\[23\].RFW.BIT\[1\].OBUF1 A ) ( REGF\[23\].RFW.BIT\[1\].FF Q ) + USE SIGNAL ;
    - REGF\[23\].RFW.q_wire\[20\] ( REGF\[23\].RFW.BIT\[20\].OBUF2 A ) ( REGF\[23\].RFW.BIT\[20\].OBUF1 A ) ( REGF\[23\].RFW.BIT\[20\].FF Q ) + USE SIGNAL ;
    - REGF\[23\].RFW.q_wire\[21\] ( REGF\[23\].RFW.BIT\[21\].OBUF2 A ) ( REGF\[23\].RFW.BIT\[21\].OBUF1 A ) ( REGF\[23\].RFW.BIT\[21\].FF Q ) + USE SIGNAL ;
    - REGF\[23\].RFW.q_wire\[22\] ( REGF\[23\].RFW.BIT\[22\].OBUF2 A ) ( REGF\[23\].RFW.BIT\[22\].OBUF1 A ) ( REGF\[23\].RFW.BIT\[22\].FF Q ) + USE SIGNAL ;
    - REGF\[23\].RFW.q_wire\[23\] ( REGF\[23\].RFW.BIT\[23\].OBUF2 A ) ( REGF\[23\].RFW.BIT\[23\].OBUF1 A ) ( REGF\[23\].RFW.BIT\[23\].FF Q ) + USE SIGNAL ;
    - REGF\[23\].RFW.q_wire\[24\] ( REGF\[23\].RFW.BIT\[24\].OBUF2 A ) ( REGF\[23\].RFW.BIT\[24\].OBUF1 A ) ( REGF\[23\].RFW.BIT\[24\].FF Q ) + USE SIGNAL ;
    - REGF\[23\].RFW.q_wire\[25\] ( REGF\[23\].RFW.BIT\[25\].OBUF2 A ) ( REGF\[23\].RFW.BIT\[25\].OBUF1 A ) ( REGF\[23\].RFW.BIT\[25\].FF Q ) + USE SIGNAL ;
    - REGF\[23\].RFW.q_wire\[26\] ( REGF\[23\].RFW.BIT\[26\].OBUF2 A ) ( REGF\[23\].RFW.BIT\[26\].OBUF1 A ) ( REGF\[23\].RFW.BIT\[26\].FF Q ) + USE SIGNAL ;
    - REGF\[23\].RFW.q_wire\[27\] ( REGF\[23\].RFW.BIT\[27\].OBUF2 A ) ( REGF\[23\].RFW.BIT\[27\].OBUF1 A ) ( REGF\[23\].RFW.BIT\[27\].FF Q ) + USE SIGNAL ;
    - REGF\[23\].RFW.q_wire\[28\] ( REGF\[23\].RFW.BIT\[28\].OBUF2 A ) ( REGF\[23\].RFW.BIT\[28\].OBUF1 A ) ( REGF\[23\].RFW.BIT\[28\].FF Q ) + USE SIGNAL ;
    - REGF\[23\].RFW.q_wire\[29\] ( REGF\[23\].RFW.BIT\[29\].OBUF2 A ) ( REGF\[23\].RFW.BIT\[29\].OBUF1 A ) ( REGF\[23\].RFW.BIT\[29\].FF Q ) + USE SIGNAL ;
    - REGF\[23\].RFW.q_wire\[2\] ( REGF\[23\].RFW.BIT\[2\].OBUF2 A ) ( REGF\[23\].RFW.BIT\[2\].OBUF1 A ) ( REGF\[23\].RFW.BIT\[2\].FF Q ) + USE SIGNAL ;
    - REGF\[23\].RFW.q_wire\[30\] ( REGF\[23\].RFW.BIT\[30\].OBUF2 A ) ( REGF\[23\].RFW.BIT\[30\].OBUF1 A ) ( REGF\[23\].RFW.BIT\[30\].FF Q ) + USE SIGNAL ;
    - REGF\[23\].RFW.q_wire\[31\] ( REGF\[23\].RFW.BIT\[31\].OBUF2 A ) ( REGF\[23\].RFW.BIT\[31\].OBUF1 A ) ( REGF\[23\].RFW.BIT\[31\].FF Q ) + USE SIGNAL ;
    - REGF\[23\].RFW.q_wire\[3\] ( REGF\[23\].RFW.BIT\[3\].OBUF2 A ) ( REGF\[23\].RFW.BIT\[3\].OBUF1 A ) ( REGF\[23\].RFW.BIT\[3\].FF Q ) + USE SIGNAL ;
    - REGF\[23\].RFW.q_wire\[4\] ( REGF\[23\].RFW.BIT\[4\].OBUF2 A ) ( REGF\[23\].RFW.BIT\[4\].OBUF1 A ) ( REGF\[23\].RFW.BIT\[4\].FF Q ) + USE SIGNAL ;
    - REGF\[23\].RFW.q_wire\[5\] ( REGF\[23\].RFW.BIT\[5\].OBUF2 A ) ( REGF\[23\].RFW.BIT\[5\].OBUF1 A ) ( REGF\[23\].RFW.BIT\[5\].FF Q ) + USE SIGNAL ;
    - REGF\[23\].RFW.q_wire\[6\] ( REGF\[23\].RFW.BIT\[6\].OBUF2 A ) ( REGF\[23\].RFW.BIT\[6\].OBUF1 A ) ( REGF\[23\].RFW.BIT\[6\].FF Q ) + USE SIGNAL ;
    - REGF\[23\].RFW.q_wire\[7\] ( REGF\[23\].RFW.BIT\[7\].OBUF2 A ) ( REGF\[23\].RFW.BIT\[7\].OBUF1 A ) ( REGF\[23\].RFW.BIT\[7\].FF Q ) + USE SIGNAL ;
    - REGF\[23\].RFW.q_wire\[8\] ( REGF\[23\].RFW.BIT\[8\].OBUF2 A ) ( REGF\[23\].RFW.BIT\[8\].OBUF1 A ) ( REGF\[23\].RFW.BIT\[8\].FF Q ) + USE SIGNAL ;
    - REGF\[23\].RFW.q_wire\[9\] ( REGF\[23\].RFW.BIT\[9\].OBUF2 A ) ( REGF\[23\].RFW.BIT\[9\].OBUF1 A ) ( REGF\[23\].RFW.BIT\[9\].FF Q ) + USE SIGNAL ;
    - REGF\[23\].RFW.we_wire ( REGF\[23\].RFW.CG\[3\] GATE ) ( REGF\[23\].RFW.CG\[2\] GATE ) ( REGF\[23\].RFW.CG\[1\] GATE ) ( REGF\[23\].RFW.CG\[0\] GATE ) ( REGF\[23\].RFW.CGAND X ) + USE SIGNAL ;
    - REGF\[24\].RFW.GCLK\[0\] ( REGF\[24\].RFW.CG\[0\] GCLK ) ( REGF\[24\].RFW.BIT\[7\].FF CLK ) ( REGF\[24\].RFW.BIT\[6\].FF CLK ) ( REGF\[24\].RFW.BIT\[5\].FF CLK ) ( REGF\[24\].RFW.BIT\[4\].FF CLK ) ( REGF\[24\].RFW.BIT\[3\].FF CLK ) ( REGF\[24\].RFW.BIT\[2\].FF CLK )
      ( REGF\[24\].RFW.BIT\[1\].FF CLK ) ( REGF\[24\].RFW.BIT\[0\].FF CLK ) + USE SIGNAL ;
    - REGF\[24\].RFW.GCLK\[1\] ( REGF\[24\].RFW.CG\[1\] GCLK ) ( REGF\[24\].RFW.BIT\[9\].FF CLK ) ( REGF\[24\].RFW.BIT\[8\].FF CLK ) ( REGF\[24\].RFW.BIT\[15\].FF CLK ) ( REGF\[24\].RFW.BIT\[14\].FF CLK ) ( REGF\[24\].RFW.BIT\[13\].FF CLK ) ( REGF\[24\].RFW.BIT\[12\].FF CLK )
      ( REGF\[24\].RFW.BIT\[11\].FF CLK ) ( REGF\[24\].RFW.BIT\[10\].FF CLK ) + USE SIGNAL ;
    - REGF\[24\].RFW.GCLK\[2\] ( REGF\[24\].RFW.CG\[2\] GCLK ) ( REGF\[24\].RFW.BIT\[23\].FF CLK ) ( REGF\[24\].RFW.BIT\[22\].FF CLK ) ( REGF\[24\].RFW.BIT\[21\].FF CLK ) ( REGF\[24\].RFW.BIT\[20\].FF CLK ) ( REGF\[24\].RFW.BIT\[19\].FF CLK ) ( REGF\[24\].RFW.BIT\[18\].FF CLK )
      ( REGF\[24\].RFW.BIT\[17\].FF CLK ) ( REGF\[24\].RFW.BIT\[16\].FF CLK ) + USE SIGNAL ;
    - REGF\[24\].RFW.GCLK\[3\] ( REGF\[24\].RFW.CG\[3\] GCLK ) ( REGF\[24\].RFW.BIT\[31\].FF CLK ) ( REGF\[24\].RFW.BIT\[30\].FF CLK ) ( REGF\[24\].RFW.BIT\[29\].FF CLK ) ( REGF\[24\].RFW.BIT\[28\].FF CLK ) ( REGF\[24\].RFW.BIT\[27\].FF CLK ) ( REGF\[24\].RFW.BIT\[26\].FF CLK )
      ( REGF\[24\].RFW.BIT\[25\].FF CLK ) ( REGF\[24\].RFW.BIT\[24\].FF CLK ) + USE SIGNAL ;
    - REGF\[24\].RFW.SEL1 ( REGF\[24\].RFW.INV1\[3\] A ) ( REGF\[24\].RFW.INV1\[2\] A ) ( REGF\[24\].RFW.INV1\[1\] A ) ( REGF\[24\].RFW.INV1\[0\] A ) ( DEC0.D3.AND0 Y ) + USE SIGNAL ;
    - REGF\[24\].RFW.SEL1_B\[0\] ( REGF\[24\].RFW.INV1\[0\] Y ) ( REGF\[24\].RFW.BIT\[7\].OBUF1 TE_B ) ( REGF\[24\].RFW.BIT\[6\].OBUF1 TE_B ) ( REGF\[24\].RFW.BIT\[5\].OBUF1 TE_B ) ( REGF\[24\].RFW.BIT\[4\].OBUF1 TE_B ) ( REGF\[24\].RFW.BIT\[3\].OBUF1 TE_B ) ( REGF\[24\].RFW.BIT\[2\].OBUF1 TE_B )
      ( REGF\[24\].RFW.BIT\[1\].OBUF1 TE_B ) ( REGF\[24\].RFW.BIT\[0\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[24\].RFW.SEL1_B\[1\] ( REGF\[24\].RFW.INV1\[1\] Y ) ( REGF\[24\].RFW.BIT\[9\].OBUF1 TE_B ) ( REGF\[24\].RFW.BIT\[8\].OBUF1 TE_B ) ( REGF\[24\].RFW.BIT\[15\].OBUF1 TE_B ) ( REGF\[24\].RFW.BIT\[14\].OBUF1 TE_B ) ( REGF\[24\].RFW.BIT\[13\].OBUF1 TE_B ) ( REGF\[24\].RFW.BIT\[12\].OBUF1 TE_B )
      ( REGF\[24\].RFW.BIT\[11\].OBUF1 TE_B ) ( REGF\[24\].RFW.BIT\[10\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[24\].RFW.SEL1_B\[2\] ( REGF\[24\].RFW.INV1\[2\] Y ) ( REGF\[24\].RFW.BIT\[23\].OBUF1 TE_B ) ( REGF\[24\].RFW.BIT\[22\].OBUF1 TE_B ) ( REGF\[24\].RFW.BIT\[21\].OBUF1 TE_B ) ( REGF\[24\].RFW.BIT\[20\].OBUF1 TE_B ) ( REGF\[24\].RFW.BIT\[19\].OBUF1 TE_B ) ( REGF\[24\].RFW.BIT\[18\].OBUF1 TE_B )
      ( REGF\[24\].RFW.BIT\[17\].OBUF1 TE_B ) ( REGF\[24\].RFW.BIT\[16\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[24\].RFW.SEL1_B\[3\] ( REGF\[24\].RFW.INV1\[3\] Y ) ( REGF\[24\].RFW.BIT\[31\].OBUF1 TE_B ) ( REGF\[24\].RFW.BIT\[30\].OBUF1 TE_B ) ( REGF\[24\].RFW.BIT\[29\].OBUF1 TE_B ) ( REGF\[24\].RFW.BIT\[28\].OBUF1 TE_B ) ( REGF\[24\].RFW.BIT\[27\].OBUF1 TE_B ) ( REGF\[24\].RFW.BIT\[26\].OBUF1 TE_B )
      ( REGF\[24\].RFW.BIT\[25\].OBUF1 TE_B ) ( REGF\[24\].RFW.BIT\[24\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[24\].RFW.SEL2 ( REGF\[24\].RFW.INV2\[3\] A ) ( REGF\[24\].RFW.INV2\[2\] A ) ( REGF\[24\].RFW.INV2\[1\] A ) ( REGF\[24\].RFW.INV2\[0\] A ) ( DEC1.D3.AND0 Y ) + USE SIGNAL ;
    - REGF\[24\].RFW.SEL2_B\[0\] ( REGF\[24\].RFW.INV2\[0\] Y ) ( REGF\[24\].RFW.BIT\[7\].OBUF2 TE_B ) ( REGF\[24\].RFW.BIT\[6\].OBUF2 TE_B ) ( REGF\[24\].RFW.BIT\[5\].OBUF2 TE_B ) ( REGF\[24\].RFW.BIT\[4\].OBUF2 TE_B ) ( REGF\[24\].RFW.BIT\[3\].OBUF2 TE_B ) ( REGF\[24\].RFW.BIT\[2\].OBUF2 TE_B )
      ( REGF\[24\].RFW.BIT\[1\].OBUF2 TE_B ) ( REGF\[24\].RFW.BIT\[0\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[24\].RFW.SEL2_B\[1\] ( REGF\[24\].RFW.INV2\[1\] Y ) ( REGF\[24\].RFW.BIT\[9\].OBUF2 TE_B ) ( REGF\[24\].RFW.BIT\[8\].OBUF2 TE_B ) ( REGF\[24\].RFW.BIT\[15\].OBUF2 TE_B ) ( REGF\[24\].RFW.BIT\[14\].OBUF2 TE_B ) ( REGF\[24\].RFW.BIT\[13\].OBUF2 TE_B ) ( REGF\[24\].RFW.BIT\[12\].OBUF2 TE_B )
      ( REGF\[24\].RFW.BIT\[11\].OBUF2 TE_B ) ( REGF\[24\].RFW.BIT\[10\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[24\].RFW.SEL2_B\[2\] ( REGF\[24\].RFW.INV2\[2\] Y ) ( REGF\[24\].RFW.BIT\[23\].OBUF2 TE_B ) ( REGF\[24\].RFW.BIT\[22\].OBUF2 TE_B ) ( REGF\[24\].RFW.BIT\[21\].OBUF2 TE_B ) ( REGF\[24\].RFW.BIT\[20\].OBUF2 TE_B ) ( REGF\[24\].RFW.BIT\[19\].OBUF2 TE_B ) ( REGF\[24\].RFW.BIT\[18\].OBUF2 TE_B )
      ( REGF\[24\].RFW.BIT\[17\].OBUF2 TE_B ) ( REGF\[24\].RFW.BIT\[16\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[24\].RFW.SEL2_B\[3\] ( REGF\[24\].RFW.INV2\[3\] Y ) ( REGF\[24\].RFW.BIT\[31\].OBUF2 TE_B ) ( REGF\[24\].RFW.BIT\[30\].OBUF2 TE_B ) ( REGF\[24\].RFW.BIT\[29\].OBUF2 TE_B ) ( REGF\[24\].RFW.BIT\[28\].OBUF2 TE_B ) ( REGF\[24\].RFW.BIT\[27\].OBUF2 TE_B ) ( REGF\[24\].RFW.BIT\[26\].OBUF2 TE_B )
      ( REGF\[24\].RFW.BIT\[25\].OBUF2 TE_B ) ( REGF\[24\].RFW.BIT\[24\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[24\].RFW.SELW ( REGF\[24\].RFW.CGAND A ) ( DEC2.D3.AND0 Y ) + USE SIGNAL ;
    - REGF\[24\].RFW.q_wire\[0\] ( REGF\[24\].RFW.BIT\[0\].OBUF2 A ) ( REGF\[24\].RFW.BIT\[0\].OBUF1 A ) ( REGF\[24\].RFW.BIT\[0\].FF Q ) + USE SIGNAL ;
    - REGF\[24\].RFW.q_wire\[10\] ( REGF\[24\].RFW.BIT\[10\].OBUF2 A ) ( REGF\[24\].RFW.BIT\[10\].OBUF1 A ) ( REGF\[24\].RFW.BIT\[10\].FF Q ) + USE SIGNAL ;
    - REGF\[24\].RFW.q_wire\[11\] ( REGF\[24\].RFW.BIT\[11\].OBUF2 A ) ( REGF\[24\].RFW.BIT\[11\].OBUF1 A ) ( REGF\[24\].RFW.BIT\[11\].FF Q ) + USE SIGNAL ;
    - REGF\[24\].RFW.q_wire\[12\] ( REGF\[24\].RFW.BIT\[12\].OBUF2 A ) ( REGF\[24\].RFW.BIT\[12\].OBUF1 A ) ( REGF\[24\].RFW.BIT\[12\].FF Q ) + USE SIGNAL ;
    - REGF\[24\].RFW.q_wire\[13\] ( REGF\[24\].RFW.BIT\[13\].OBUF2 A ) ( REGF\[24\].RFW.BIT\[13\].OBUF1 A ) ( REGF\[24\].RFW.BIT\[13\].FF Q ) + USE SIGNAL ;
    - REGF\[24\].RFW.q_wire\[14\] ( REGF\[24\].RFW.BIT\[14\].OBUF2 A ) ( REGF\[24\].RFW.BIT\[14\].OBUF1 A ) ( REGF\[24\].RFW.BIT\[14\].FF Q ) + USE SIGNAL ;
    - REGF\[24\].RFW.q_wire\[15\] ( REGF\[24\].RFW.BIT\[15\].OBUF2 A ) ( REGF\[24\].RFW.BIT\[15\].OBUF1 A ) ( REGF\[24\].RFW.BIT\[15\].FF Q ) + USE SIGNAL ;
    - REGF\[24\].RFW.q_wire\[16\] ( REGF\[24\].RFW.BIT\[16\].OBUF2 A ) ( REGF\[24\].RFW.BIT\[16\].OBUF1 A ) ( REGF\[24\].RFW.BIT\[16\].FF Q ) + USE SIGNAL ;
    - REGF\[24\].RFW.q_wire\[17\] ( REGF\[24\].RFW.BIT\[17\].OBUF2 A ) ( REGF\[24\].RFW.BIT\[17\].OBUF1 A ) ( REGF\[24\].RFW.BIT\[17\].FF Q ) + USE SIGNAL ;
    - REGF\[24\].RFW.q_wire\[18\] ( REGF\[24\].RFW.BIT\[18\].OBUF2 A ) ( REGF\[24\].RFW.BIT\[18\].OBUF1 A ) ( REGF\[24\].RFW.BIT\[18\].FF Q ) + USE SIGNAL ;
    - REGF\[24\].RFW.q_wire\[19\] ( REGF\[24\].RFW.BIT\[19\].OBUF2 A ) ( REGF\[24\].RFW.BIT\[19\].OBUF1 A ) ( REGF\[24\].RFW.BIT\[19\].FF Q ) + USE SIGNAL ;
    - REGF\[24\].RFW.q_wire\[1\] ( REGF\[24\].RFW.BIT\[1\].OBUF2 A ) ( REGF\[24\].RFW.BIT\[1\].OBUF1 A ) ( REGF\[24\].RFW.BIT\[1\].FF Q ) + USE SIGNAL ;
    - REGF\[24\].RFW.q_wire\[20\] ( REGF\[24\].RFW.BIT\[20\].OBUF2 A ) ( REGF\[24\].RFW.BIT\[20\].OBUF1 A ) ( REGF\[24\].RFW.BIT\[20\].FF Q ) + USE SIGNAL ;
    - REGF\[24\].RFW.q_wire\[21\] ( REGF\[24\].RFW.BIT\[21\].OBUF2 A ) ( REGF\[24\].RFW.BIT\[21\].OBUF1 A ) ( REGF\[24\].RFW.BIT\[21\].FF Q ) + USE SIGNAL ;
    - REGF\[24\].RFW.q_wire\[22\] ( REGF\[24\].RFW.BIT\[22\].OBUF2 A ) ( REGF\[24\].RFW.BIT\[22\].OBUF1 A ) ( REGF\[24\].RFW.BIT\[22\].FF Q ) + USE SIGNAL ;
    - REGF\[24\].RFW.q_wire\[23\] ( REGF\[24\].RFW.BIT\[23\].OBUF2 A ) ( REGF\[24\].RFW.BIT\[23\].OBUF1 A ) ( REGF\[24\].RFW.BIT\[23\].FF Q ) + USE SIGNAL ;
    - REGF\[24\].RFW.q_wire\[24\] ( REGF\[24\].RFW.BIT\[24\].OBUF2 A ) ( REGF\[24\].RFW.BIT\[24\].OBUF1 A ) ( REGF\[24\].RFW.BIT\[24\].FF Q ) + USE SIGNAL ;
    - REGF\[24\].RFW.q_wire\[25\] ( REGF\[24\].RFW.BIT\[25\].OBUF2 A ) ( REGF\[24\].RFW.BIT\[25\].OBUF1 A ) ( REGF\[24\].RFW.BIT\[25\].FF Q ) + USE SIGNAL ;
    - REGF\[24\].RFW.q_wire\[26\] ( REGF\[24\].RFW.BIT\[26\].OBUF2 A ) ( REGF\[24\].RFW.BIT\[26\].OBUF1 A ) ( REGF\[24\].RFW.BIT\[26\].FF Q ) + USE SIGNAL ;
    - REGF\[24\].RFW.q_wire\[27\] ( REGF\[24\].RFW.BIT\[27\].OBUF2 A ) ( REGF\[24\].RFW.BIT\[27\].OBUF1 A ) ( REGF\[24\].RFW.BIT\[27\].FF Q ) + USE SIGNAL ;
    - REGF\[24\].RFW.q_wire\[28\] ( REGF\[24\].RFW.BIT\[28\].OBUF2 A ) ( REGF\[24\].RFW.BIT\[28\].OBUF1 A ) ( REGF\[24\].RFW.BIT\[28\].FF Q ) + USE SIGNAL ;
    - REGF\[24\].RFW.q_wire\[29\] ( REGF\[24\].RFW.BIT\[29\].OBUF2 A ) ( REGF\[24\].RFW.BIT\[29\].OBUF1 A ) ( REGF\[24\].RFW.BIT\[29\].FF Q ) + USE SIGNAL ;
    - REGF\[24\].RFW.q_wire\[2\] ( REGF\[24\].RFW.BIT\[2\].OBUF2 A ) ( REGF\[24\].RFW.BIT\[2\].OBUF1 A ) ( REGF\[24\].RFW.BIT\[2\].FF Q ) + USE SIGNAL ;
    - REGF\[24\].RFW.q_wire\[30\] ( REGF\[24\].RFW.BIT\[30\].OBUF2 A ) ( REGF\[24\].RFW.BIT\[30\].OBUF1 A ) ( REGF\[24\].RFW.BIT\[30\].FF Q ) + USE SIGNAL ;
    - REGF\[24\].RFW.q_wire\[31\] ( REGF\[24\].RFW.BIT\[31\].OBUF2 A ) ( REGF\[24\].RFW.BIT\[31\].OBUF1 A ) ( REGF\[24\].RFW.BIT\[31\].FF Q ) + USE SIGNAL ;
    - REGF\[24\].RFW.q_wire\[3\] ( REGF\[24\].RFW.BIT\[3\].OBUF2 A ) ( REGF\[24\].RFW.BIT\[3\].OBUF1 A ) ( REGF\[24\].RFW.BIT\[3\].FF Q ) + USE SIGNAL ;
    - REGF\[24\].RFW.q_wire\[4\] ( REGF\[24\].RFW.BIT\[4\].OBUF2 A ) ( REGF\[24\].RFW.BIT\[4\].OBUF1 A ) ( REGF\[24\].RFW.BIT\[4\].FF Q ) + USE SIGNAL ;
    - REGF\[24\].RFW.q_wire\[5\] ( REGF\[24\].RFW.BIT\[5\].OBUF2 A ) ( REGF\[24\].RFW.BIT\[5\].OBUF1 A ) ( REGF\[24\].RFW.BIT\[5\].FF Q ) + USE SIGNAL ;
    - REGF\[24\].RFW.q_wire\[6\] ( REGF\[24\].RFW.BIT\[6\].OBUF2 A ) ( REGF\[24\].RFW.BIT\[6\].OBUF1 A ) ( REGF\[24\].RFW.BIT\[6\].FF Q ) + USE SIGNAL ;
    - REGF\[24\].RFW.q_wire\[7\] ( REGF\[24\].RFW.BIT\[7\].OBUF2 A ) ( REGF\[24\].RFW.BIT\[7\].OBUF1 A ) ( REGF\[24\].RFW.BIT\[7\].FF Q ) + USE SIGNAL ;
    - REGF\[24\].RFW.q_wire\[8\] ( REGF\[24\].RFW.BIT\[8\].OBUF2 A ) ( REGF\[24\].RFW.BIT\[8\].OBUF1 A ) ( REGF\[24\].RFW.BIT\[8\].FF Q ) + USE SIGNAL ;
    - REGF\[24\].RFW.q_wire\[9\] ( REGF\[24\].RFW.BIT\[9\].OBUF2 A ) ( REGF\[24\].RFW.BIT\[9\].OBUF1 A ) ( REGF\[24\].RFW.BIT\[9\].FF Q ) + USE SIGNAL ;
    - REGF\[24\].RFW.we_wire ( REGF\[24\].RFW.CG\[3\] GATE ) ( REGF\[24\].RFW.CG\[2\] GATE ) ( REGF\[24\].RFW.CG\[1\] GATE ) ( REGF\[24\].RFW.CG\[0\] GATE ) ( REGF\[24\].RFW.CGAND X ) + USE SIGNAL ;
    - REGF\[25\].RFW.GCLK\[0\] ( REGF\[25\].RFW.CG\[0\] GCLK ) ( REGF\[25\].RFW.BIT\[7\].FF CLK ) ( REGF\[25\].RFW.BIT\[6\].FF CLK ) ( REGF\[25\].RFW.BIT\[5\].FF CLK ) ( REGF\[25\].RFW.BIT\[4\].FF CLK ) ( REGF\[25\].RFW.BIT\[3\].FF CLK ) ( REGF\[25\].RFW.BIT\[2\].FF CLK )
      ( REGF\[25\].RFW.BIT\[1\].FF CLK ) ( REGF\[25\].RFW.BIT\[0\].FF CLK ) + USE SIGNAL ;
    - REGF\[25\].RFW.GCLK\[1\] ( REGF\[25\].RFW.CG\[1\] GCLK ) ( REGF\[25\].RFW.BIT\[9\].FF CLK ) ( REGF\[25\].RFW.BIT\[8\].FF CLK ) ( REGF\[25\].RFW.BIT\[15\].FF CLK ) ( REGF\[25\].RFW.BIT\[14\].FF CLK ) ( REGF\[25\].RFW.BIT\[13\].FF CLK ) ( REGF\[25\].RFW.BIT\[12\].FF CLK )
      ( REGF\[25\].RFW.BIT\[11\].FF CLK ) ( REGF\[25\].RFW.BIT\[10\].FF CLK ) + USE SIGNAL ;
    - REGF\[25\].RFW.GCLK\[2\] ( REGF\[25\].RFW.CG\[2\] GCLK ) ( REGF\[25\].RFW.BIT\[23\].FF CLK ) ( REGF\[25\].RFW.BIT\[22\].FF CLK ) ( REGF\[25\].RFW.BIT\[21\].FF CLK ) ( REGF\[25\].RFW.BIT\[20\].FF CLK ) ( REGF\[25\].RFW.BIT\[19\].FF CLK ) ( REGF\[25\].RFW.BIT\[18\].FF CLK )
      ( REGF\[25\].RFW.BIT\[17\].FF CLK ) ( REGF\[25\].RFW.BIT\[16\].FF CLK ) + USE SIGNAL ;
    - REGF\[25\].RFW.GCLK\[3\] ( REGF\[25\].RFW.CG\[3\] GCLK ) ( REGF\[25\].RFW.BIT\[31\].FF CLK ) ( REGF\[25\].RFW.BIT\[30\].FF CLK ) ( REGF\[25\].RFW.BIT\[29\].FF CLK ) ( REGF\[25\].RFW.BIT\[28\].FF CLK ) ( REGF\[25\].RFW.BIT\[27\].FF CLK ) ( REGF\[25\].RFW.BIT\[26\].FF CLK )
      ( REGF\[25\].RFW.BIT\[25\].FF CLK ) ( REGF\[25\].RFW.BIT\[24\].FF CLK ) + USE SIGNAL ;
    - REGF\[25\].RFW.SEL1 ( REGF\[25\].RFW.INV1\[3\] A ) ( REGF\[25\].RFW.INV1\[2\] A ) ( REGF\[25\].RFW.INV1\[1\] A ) ( REGF\[25\].RFW.INV1\[0\] A ) ( DEC0.D3.AND1 X ) + USE SIGNAL ;
    - REGF\[25\].RFW.SEL1_B\[0\] ( REGF\[25\].RFW.INV1\[0\] Y ) ( REGF\[25\].RFW.BIT\[7\].OBUF1 TE_B ) ( REGF\[25\].RFW.BIT\[6\].OBUF1 TE_B ) ( REGF\[25\].RFW.BIT\[5\].OBUF1 TE_B ) ( REGF\[25\].RFW.BIT\[4\].OBUF1 TE_B ) ( REGF\[25\].RFW.BIT\[3\].OBUF1 TE_B ) ( REGF\[25\].RFW.BIT\[2\].OBUF1 TE_B )
      ( REGF\[25\].RFW.BIT\[1\].OBUF1 TE_B ) ( REGF\[25\].RFW.BIT\[0\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[25\].RFW.SEL1_B\[1\] ( REGF\[25\].RFW.INV1\[1\] Y ) ( REGF\[25\].RFW.BIT\[9\].OBUF1 TE_B ) ( REGF\[25\].RFW.BIT\[8\].OBUF1 TE_B ) ( REGF\[25\].RFW.BIT\[15\].OBUF1 TE_B ) ( REGF\[25\].RFW.BIT\[14\].OBUF1 TE_B ) ( REGF\[25\].RFW.BIT\[13\].OBUF1 TE_B ) ( REGF\[25\].RFW.BIT\[12\].OBUF1 TE_B )
      ( REGF\[25\].RFW.BIT\[11\].OBUF1 TE_B ) ( REGF\[25\].RFW.BIT\[10\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[25\].RFW.SEL1_B\[2\] ( REGF\[25\].RFW.INV1\[2\] Y ) ( REGF\[25\].RFW.BIT\[23\].OBUF1 TE_B ) ( REGF\[25\].RFW.BIT\[22\].OBUF1 TE_B ) ( REGF\[25\].RFW.BIT\[21\].OBUF1 TE_B ) ( REGF\[25\].RFW.BIT\[20\].OBUF1 TE_B ) ( REGF\[25\].RFW.BIT\[19\].OBUF1 TE_B ) ( REGF\[25\].RFW.BIT\[18\].OBUF1 TE_B )
      ( REGF\[25\].RFW.BIT\[17\].OBUF1 TE_B ) ( REGF\[25\].RFW.BIT\[16\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[25\].RFW.SEL1_B\[3\] ( REGF\[25\].RFW.INV1\[3\] Y ) ( REGF\[25\].RFW.BIT\[31\].OBUF1 TE_B ) ( REGF\[25\].RFW.BIT\[30\].OBUF1 TE_B ) ( REGF\[25\].RFW.BIT\[29\].OBUF1 TE_B ) ( REGF\[25\].RFW.BIT\[28\].OBUF1 TE_B ) ( REGF\[25\].RFW.BIT\[27\].OBUF1 TE_B ) ( REGF\[25\].RFW.BIT\[26\].OBUF1 TE_B )
      ( REGF\[25\].RFW.BIT\[25\].OBUF1 TE_B ) ( REGF\[25\].RFW.BIT\[24\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[25\].RFW.SEL2 ( REGF\[25\].RFW.INV2\[3\] A ) ( REGF\[25\].RFW.INV2\[2\] A ) ( REGF\[25\].RFW.INV2\[1\] A ) ( REGF\[25\].RFW.INV2\[0\] A ) ( DEC1.D3.AND1 X ) + USE SIGNAL ;
    - REGF\[25\].RFW.SEL2_B\[0\] ( REGF\[25\].RFW.INV2\[0\] Y ) ( REGF\[25\].RFW.BIT\[7\].OBUF2 TE_B ) ( REGF\[25\].RFW.BIT\[6\].OBUF2 TE_B ) ( REGF\[25\].RFW.BIT\[5\].OBUF2 TE_B ) ( REGF\[25\].RFW.BIT\[4\].OBUF2 TE_B ) ( REGF\[25\].RFW.BIT\[3\].OBUF2 TE_B ) ( REGF\[25\].RFW.BIT\[2\].OBUF2 TE_B )
      ( REGF\[25\].RFW.BIT\[1\].OBUF2 TE_B ) ( REGF\[25\].RFW.BIT\[0\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[25\].RFW.SEL2_B\[1\] ( REGF\[25\].RFW.INV2\[1\] Y ) ( REGF\[25\].RFW.BIT\[9\].OBUF2 TE_B ) ( REGF\[25\].RFW.BIT\[8\].OBUF2 TE_B ) ( REGF\[25\].RFW.BIT\[15\].OBUF2 TE_B ) ( REGF\[25\].RFW.BIT\[14\].OBUF2 TE_B ) ( REGF\[25\].RFW.BIT\[13\].OBUF2 TE_B ) ( REGF\[25\].RFW.BIT\[12\].OBUF2 TE_B )
      ( REGF\[25\].RFW.BIT\[11\].OBUF2 TE_B ) ( REGF\[25\].RFW.BIT\[10\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[25\].RFW.SEL2_B\[2\] ( REGF\[25\].RFW.INV2\[2\] Y ) ( REGF\[25\].RFW.BIT\[23\].OBUF2 TE_B ) ( REGF\[25\].RFW.BIT\[22\].OBUF2 TE_B ) ( REGF\[25\].RFW.BIT\[21\].OBUF2 TE_B ) ( REGF\[25\].RFW.BIT\[20\].OBUF2 TE_B ) ( REGF\[25\].RFW.BIT\[19\].OBUF2 TE_B ) ( REGF\[25\].RFW.BIT\[18\].OBUF2 TE_B )
      ( REGF\[25\].RFW.BIT\[17\].OBUF2 TE_B ) ( REGF\[25\].RFW.BIT\[16\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[25\].RFW.SEL2_B\[3\] ( REGF\[25\].RFW.INV2\[3\] Y ) ( REGF\[25\].RFW.BIT\[31\].OBUF2 TE_B ) ( REGF\[25\].RFW.BIT\[30\].OBUF2 TE_B ) ( REGF\[25\].RFW.BIT\[29\].OBUF2 TE_B ) ( REGF\[25\].RFW.BIT\[28\].OBUF2 TE_B ) ( REGF\[25\].RFW.BIT\[27\].OBUF2 TE_B ) ( REGF\[25\].RFW.BIT\[26\].OBUF2 TE_B )
      ( REGF\[25\].RFW.BIT\[25\].OBUF2 TE_B ) ( REGF\[25\].RFW.BIT\[24\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[25\].RFW.SELW ( REGF\[25\].RFW.CGAND A ) ( DEC2.D3.AND1 X ) + USE SIGNAL ;
    - REGF\[25\].RFW.q_wire\[0\] ( REGF\[25\].RFW.BIT\[0\].OBUF2 A ) ( REGF\[25\].RFW.BIT\[0\].OBUF1 A ) ( REGF\[25\].RFW.BIT\[0\].FF Q ) + USE SIGNAL ;
    - REGF\[25\].RFW.q_wire\[10\] ( REGF\[25\].RFW.BIT\[10\].OBUF2 A ) ( REGF\[25\].RFW.BIT\[10\].OBUF1 A ) ( REGF\[25\].RFW.BIT\[10\].FF Q ) + USE SIGNAL ;
    - REGF\[25\].RFW.q_wire\[11\] ( REGF\[25\].RFW.BIT\[11\].OBUF2 A ) ( REGF\[25\].RFW.BIT\[11\].OBUF1 A ) ( REGF\[25\].RFW.BIT\[11\].FF Q ) + USE SIGNAL ;
    - REGF\[25\].RFW.q_wire\[12\] ( REGF\[25\].RFW.BIT\[12\].OBUF2 A ) ( REGF\[25\].RFW.BIT\[12\].OBUF1 A ) ( REGF\[25\].RFW.BIT\[12\].FF Q ) + USE SIGNAL ;
    - REGF\[25\].RFW.q_wire\[13\] ( REGF\[25\].RFW.BIT\[13\].OBUF2 A ) ( REGF\[25\].RFW.BIT\[13\].OBUF1 A ) ( REGF\[25\].RFW.BIT\[13\].FF Q ) + USE SIGNAL ;
    - REGF\[25\].RFW.q_wire\[14\] ( REGF\[25\].RFW.BIT\[14\].OBUF2 A ) ( REGF\[25\].RFW.BIT\[14\].OBUF1 A ) ( REGF\[25\].RFW.BIT\[14\].FF Q ) + USE SIGNAL ;
    - REGF\[25\].RFW.q_wire\[15\] ( REGF\[25\].RFW.BIT\[15\].OBUF2 A ) ( REGF\[25\].RFW.BIT\[15\].OBUF1 A ) ( REGF\[25\].RFW.BIT\[15\].FF Q ) + USE SIGNAL ;
    - REGF\[25\].RFW.q_wire\[16\] ( REGF\[25\].RFW.BIT\[16\].OBUF2 A ) ( REGF\[25\].RFW.BIT\[16\].OBUF1 A ) ( REGF\[25\].RFW.BIT\[16\].FF Q ) + USE SIGNAL ;
    - REGF\[25\].RFW.q_wire\[17\] ( REGF\[25\].RFW.BIT\[17\].OBUF2 A ) ( REGF\[25\].RFW.BIT\[17\].OBUF1 A ) ( REGF\[25\].RFW.BIT\[17\].FF Q ) + USE SIGNAL ;
    - REGF\[25\].RFW.q_wire\[18\] ( REGF\[25\].RFW.BIT\[18\].OBUF2 A ) ( REGF\[25\].RFW.BIT\[18\].OBUF1 A ) ( REGF\[25\].RFW.BIT\[18\].FF Q ) + USE SIGNAL ;
    - REGF\[25\].RFW.q_wire\[19\] ( REGF\[25\].RFW.BIT\[19\].OBUF2 A ) ( REGF\[25\].RFW.BIT\[19\].OBUF1 A ) ( REGF\[25\].RFW.BIT\[19\].FF Q ) + USE SIGNAL ;
    - REGF\[25\].RFW.q_wire\[1\] ( REGF\[25\].RFW.BIT\[1\].OBUF2 A ) ( REGF\[25\].RFW.BIT\[1\].OBUF1 A ) ( REGF\[25\].RFW.BIT\[1\].FF Q ) + USE SIGNAL ;
    - REGF\[25\].RFW.q_wire\[20\] ( REGF\[25\].RFW.BIT\[20\].OBUF2 A ) ( REGF\[25\].RFW.BIT\[20\].OBUF1 A ) ( REGF\[25\].RFW.BIT\[20\].FF Q ) + USE SIGNAL ;
    - REGF\[25\].RFW.q_wire\[21\] ( REGF\[25\].RFW.BIT\[21\].OBUF2 A ) ( REGF\[25\].RFW.BIT\[21\].OBUF1 A ) ( REGF\[25\].RFW.BIT\[21\].FF Q ) + USE SIGNAL ;
    - REGF\[25\].RFW.q_wire\[22\] ( REGF\[25\].RFW.BIT\[22\].OBUF2 A ) ( REGF\[25\].RFW.BIT\[22\].OBUF1 A ) ( REGF\[25\].RFW.BIT\[22\].FF Q ) + USE SIGNAL ;
    - REGF\[25\].RFW.q_wire\[23\] ( REGF\[25\].RFW.BIT\[23\].OBUF2 A ) ( REGF\[25\].RFW.BIT\[23\].OBUF1 A ) ( REGF\[25\].RFW.BIT\[23\].FF Q ) + USE SIGNAL ;
    - REGF\[25\].RFW.q_wire\[24\] ( REGF\[25\].RFW.BIT\[24\].OBUF2 A ) ( REGF\[25\].RFW.BIT\[24\].OBUF1 A ) ( REGF\[25\].RFW.BIT\[24\].FF Q ) + USE SIGNAL ;
    - REGF\[25\].RFW.q_wire\[25\] ( REGF\[25\].RFW.BIT\[25\].OBUF2 A ) ( REGF\[25\].RFW.BIT\[25\].OBUF1 A ) ( REGF\[25\].RFW.BIT\[25\].FF Q ) + USE SIGNAL ;
    - REGF\[25\].RFW.q_wire\[26\] ( REGF\[25\].RFW.BIT\[26\].OBUF2 A ) ( REGF\[25\].RFW.BIT\[26\].OBUF1 A ) ( REGF\[25\].RFW.BIT\[26\].FF Q ) + USE SIGNAL ;
    - REGF\[25\].RFW.q_wire\[27\] ( REGF\[25\].RFW.BIT\[27\].OBUF2 A ) ( REGF\[25\].RFW.BIT\[27\].OBUF1 A ) ( REGF\[25\].RFW.BIT\[27\].FF Q ) + USE SIGNAL ;
    - REGF\[25\].RFW.q_wire\[28\] ( REGF\[25\].RFW.BIT\[28\].OBUF2 A ) ( REGF\[25\].RFW.BIT\[28\].OBUF1 A ) ( REGF\[25\].RFW.BIT\[28\].FF Q ) + USE SIGNAL ;
    - REGF\[25\].RFW.q_wire\[29\] ( REGF\[25\].RFW.BIT\[29\].OBUF2 A ) ( REGF\[25\].RFW.BIT\[29\].OBUF1 A ) ( REGF\[25\].RFW.BIT\[29\].FF Q ) + USE SIGNAL ;
    - REGF\[25\].RFW.q_wire\[2\] ( REGF\[25\].RFW.BIT\[2\].OBUF2 A ) ( REGF\[25\].RFW.BIT\[2\].OBUF1 A ) ( REGF\[25\].RFW.BIT\[2\].FF Q ) + USE SIGNAL ;
    - REGF\[25\].RFW.q_wire\[30\] ( REGF\[25\].RFW.BIT\[30\].OBUF2 A ) ( REGF\[25\].RFW.BIT\[30\].OBUF1 A ) ( REGF\[25\].RFW.BIT\[30\].FF Q ) + USE SIGNAL ;
    - REGF\[25\].RFW.q_wire\[31\] ( REGF\[25\].RFW.BIT\[31\].OBUF2 A ) ( REGF\[25\].RFW.BIT\[31\].OBUF1 A ) ( REGF\[25\].RFW.BIT\[31\].FF Q ) + USE SIGNAL ;
    - REGF\[25\].RFW.q_wire\[3\] ( REGF\[25\].RFW.BIT\[3\].OBUF2 A ) ( REGF\[25\].RFW.BIT\[3\].OBUF1 A ) ( REGF\[25\].RFW.BIT\[3\].FF Q ) + USE SIGNAL ;
    - REGF\[25\].RFW.q_wire\[4\] ( REGF\[25\].RFW.BIT\[4\].OBUF2 A ) ( REGF\[25\].RFW.BIT\[4\].OBUF1 A ) ( REGF\[25\].RFW.BIT\[4\].FF Q ) + USE SIGNAL ;
    - REGF\[25\].RFW.q_wire\[5\] ( REGF\[25\].RFW.BIT\[5\].OBUF2 A ) ( REGF\[25\].RFW.BIT\[5\].OBUF1 A ) ( REGF\[25\].RFW.BIT\[5\].FF Q ) + USE SIGNAL ;
    - REGF\[25\].RFW.q_wire\[6\] ( REGF\[25\].RFW.BIT\[6\].OBUF2 A ) ( REGF\[25\].RFW.BIT\[6\].OBUF1 A ) ( REGF\[25\].RFW.BIT\[6\].FF Q ) + USE SIGNAL ;
    - REGF\[25\].RFW.q_wire\[7\] ( REGF\[25\].RFW.BIT\[7\].OBUF2 A ) ( REGF\[25\].RFW.BIT\[7\].OBUF1 A ) ( REGF\[25\].RFW.BIT\[7\].FF Q ) + USE SIGNAL ;
    - REGF\[25\].RFW.q_wire\[8\] ( REGF\[25\].RFW.BIT\[8\].OBUF2 A ) ( REGF\[25\].RFW.BIT\[8\].OBUF1 A ) ( REGF\[25\].RFW.BIT\[8\].FF Q ) + USE SIGNAL ;
    - REGF\[25\].RFW.q_wire\[9\] ( REGF\[25\].RFW.BIT\[9\].OBUF2 A ) ( REGF\[25\].RFW.BIT\[9\].OBUF1 A ) ( REGF\[25\].RFW.BIT\[9\].FF Q ) + USE SIGNAL ;
    - REGF\[25\].RFW.we_wire ( REGF\[25\].RFW.CG\[3\] GATE ) ( REGF\[25\].RFW.CG\[2\] GATE ) ( REGF\[25\].RFW.CG\[1\] GATE ) ( REGF\[25\].RFW.CG\[0\] GATE ) ( REGF\[25\].RFW.CGAND X ) + USE SIGNAL ;
    - REGF\[26\].RFW.GCLK\[0\] ( REGF\[26\].RFW.CG\[0\] GCLK ) ( REGF\[26\].RFW.BIT\[7\].FF CLK ) ( REGF\[26\].RFW.BIT\[6\].FF CLK ) ( REGF\[26\].RFW.BIT\[5\].FF CLK ) ( REGF\[26\].RFW.BIT\[4\].FF CLK ) ( REGF\[26\].RFW.BIT\[3\].FF CLK ) ( REGF\[26\].RFW.BIT\[2\].FF CLK )
      ( REGF\[26\].RFW.BIT\[1\].FF CLK ) ( REGF\[26\].RFW.BIT\[0\].FF CLK ) + USE SIGNAL ;
    - REGF\[26\].RFW.GCLK\[1\] ( REGF\[26\].RFW.CG\[1\] GCLK ) ( REGF\[26\].RFW.BIT\[9\].FF CLK ) ( REGF\[26\].RFW.BIT\[8\].FF CLK ) ( REGF\[26\].RFW.BIT\[15\].FF CLK ) ( REGF\[26\].RFW.BIT\[14\].FF CLK ) ( REGF\[26\].RFW.BIT\[13\].FF CLK ) ( REGF\[26\].RFW.BIT\[12\].FF CLK )
      ( REGF\[26\].RFW.BIT\[11\].FF CLK ) ( REGF\[26\].RFW.BIT\[10\].FF CLK ) + USE SIGNAL ;
    - REGF\[26\].RFW.GCLK\[2\] ( REGF\[26\].RFW.CG\[2\] GCLK ) ( REGF\[26\].RFW.BIT\[23\].FF CLK ) ( REGF\[26\].RFW.BIT\[22\].FF CLK ) ( REGF\[26\].RFW.BIT\[21\].FF CLK ) ( REGF\[26\].RFW.BIT\[20\].FF CLK ) ( REGF\[26\].RFW.BIT\[19\].FF CLK ) ( REGF\[26\].RFW.BIT\[18\].FF CLK )
      ( REGF\[26\].RFW.BIT\[17\].FF CLK ) ( REGF\[26\].RFW.BIT\[16\].FF CLK ) + USE SIGNAL ;
    - REGF\[26\].RFW.GCLK\[3\] ( REGF\[26\].RFW.CG\[3\] GCLK ) ( REGF\[26\].RFW.BIT\[31\].FF CLK ) ( REGF\[26\].RFW.BIT\[30\].FF CLK ) ( REGF\[26\].RFW.BIT\[29\].FF CLK ) ( REGF\[26\].RFW.BIT\[28\].FF CLK ) ( REGF\[26\].RFW.BIT\[27\].FF CLK ) ( REGF\[26\].RFW.BIT\[26\].FF CLK )
      ( REGF\[26\].RFW.BIT\[25\].FF CLK ) ( REGF\[26\].RFW.BIT\[24\].FF CLK ) + USE SIGNAL ;
    - REGF\[26\].RFW.SEL1 ( REGF\[26\].RFW.INV1\[3\] A ) ( REGF\[26\].RFW.INV1\[2\] A ) ( REGF\[26\].RFW.INV1\[1\] A ) ( REGF\[26\].RFW.INV1\[0\] A ) ( DEC0.D3.AND2 X ) + USE SIGNAL ;
    - REGF\[26\].RFW.SEL1_B\[0\] ( REGF\[26\].RFW.INV1\[0\] Y ) ( REGF\[26\].RFW.BIT\[7\].OBUF1 TE_B ) ( REGF\[26\].RFW.BIT\[6\].OBUF1 TE_B ) ( REGF\[26\].RFW.BIT\[5\].OBUF1 TE_B ) ( REGF\[26\].RFW.BIT\[4\].OBUF1 TE_B ) ( REGF\[26\].RFW.BIT\[3\].OBUF1 TE_B ) ( REGF\[26\].RFW.BIT\[2\].OBUF1 TE_B )
      ( REGF\[26\].RFW.BIT\[1\].OBUF1 TE_B ) ( REGF\[26\].RFW.BIT\[0\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[26\].RFW.SEL1_B\[1\] ( REGF\[26\].RFW.INV1\[1\] Y ) ( REGF\[26\].RFW.BIT\[9\].OBUF1 TE_B ) ( REGF\[26\].RFW.BIT\[8\].OBUF1 TE_B ) ( REGF\[26\].RFW.BIT\[15\].OBUF1 TE_B ) ( REGF\[26\].RFW.BIT\[14\].OBUF1 TE_B ) ( REGF\[26\].RFW.BIT\[13\].OBUF1 TE_B ) ( REGF\[26\].RFW.BIT\[12\].OBUF1 TE_B )
      ( REGF\[26\].RFW.BIT\[11\].OBUF1 TE_B ) ( REGF\[26\].RFW.BIT\[10\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[26\].RFW.SEL1_B\[2\] ( REGF\[26\].RFW.INV1\[2\] Y ) ( REGF\[26\].RFW.BIT\[23\].OBUF1 TE_B ) ( REGF\[26\].RFW.BIT\[22\].OBUF1 TE_B ) ( REGF\[26\].RFW.BIT\[21\].OBUF1 TE_B ) ( REGF\[26\].RFW.BIT\[20\].OBUF1 TE_B ) ( REGF\[26\].RFW.BIT\[19\].OBUF1 TE_B ) ( REGF\[26\].RFW.BIT\[18\].OBUF1 TE_B )
      ( REGF\[26\].RFW.BIT\[17\].OBUF1 TE_B ) ( REGF\[26\].RFW.BIT\[16\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[26\].RFW.SEL1_B\[3\] ( REGF\[26\].RFW.INV1\[3\] Y ) ( REGF\[26\].RFW.BIT\[31\].OBUF1 TE_B ) ( REGF\[26\].RFW.BIT\[30\].OBUF1 TE_B ) ( REGF\[26\].RFW.BIT\[29\].OBUF1 TE_B ) ( REGF\[26\].RFW.BIT\[28\].OBUF1 TE_B ) ( REGF\[26\].RFW.BIT\[27\].OBUF1 TE_B ) ( REGF\[26\].RFW.BIT\[26\].OBUF1 TE_B )
      ( REGF\[26\].RFW.BIT\[25\].OBUF1 TE_B ) ( REGF\[26\].RFW.BIT\[24\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[26\].RFW.SEL2 ( REGF\[26\].RFW.INV2\[3\] A ) ( REGF\[26\].RFW.INV2\[2\] A ) ( REGF\[26\].RFW.INV2\[1\] A ) ( REGF\[26\].RFW.INV2\[0\] A ) ( DEC1.D3.AND2 X ) + USE SIGNAL ;
    - REGF\[26\].RFW.SEL2_B\[0\] ( REGF\[26\].RFW.INV2\[0\] Y ) ( REGF\[26\].RFW.BIT\[7\].OBUF2 TE_B ) ( REGF\[26\].RFW.BIT\[6\].OBUF2 TE_B ) ( REGF\[26\].RFW.BIT\[5\].OBUF2 TE_B ) ( REGF\[26\].RFW.BIT\[4\].OBUF2 TE_B ) ( REGF\[26\].RFW.BIT\[3\].OBUF2 TE_B ) ( REGF\[26\].RFW.BIT\[2\].OBUF2 TE_B )
      ( REGF\[26\].RFW.BIT\[1\].OBUF2 TE_B ) ( REGF\[26\].RFW.BIT\[0\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[26\].RFW.SEL2_B\[1\] ( REGF\[26\].RFW.INV2\[1\] Y ) ( REGF\[26\].RFW.BIT\[9\].OBUF2 TE_B ) ( REGF\[26\].RFW.BIT\[8\].OBUF2 TE_B ) ( REGF\[26\].RFW.BIT\[15\].OBUF2 TE_B ) ( REGF\[26\].RFW.BIT\[14\].OBUF2 TE_B ) ( REGF\[26\].RFW.BIT\[13\].OBUF2 TE_B ) ( REGF\[26\].RFW.BIT\[12\].OBUF2 TE_B )
      ( REGF\[26\].RFW.BIT\[11\].OBUF2 TE_B ) ( REGF\[26\].RFW.BIT\[10\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[26\].RFW.SEL2_B\[2\] ( REGF\[26\].RFW.INV2\[2\] Y ) ( REGF\[26\].RFW.BIT\[23\].OBUF2 TE_B ) ( REGF\[26\].RFW.BIT\[22\].OBUF2 TE_B ) ( REGF\[26\].RFW.BIT\[21\].OBUF2 TE_B ) ( REGF\[26\].RFW.BIT\[20\].OBUF2 TE_B ) ( REGF\[26\].RFW.BIT\[19\].OBUF2 TE_B ) ( REGF\[26\].RFW.BIT\[18\].OBUF2 TE_B )
      ( REGF\[26\].RFW.BIT\[17\].OBUF2 TE_B ) ( REGF\[26\].RFW.BIT\[16\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[26\].RFW.SEL2_B\[3\] ( REGF\[26\].RFW.INV2\[3\] Y ) ( REGF\[26\].RFW.BIT\[31\].OBUF2 TE_B ) ( REGF\[26\].RFW.BIT\[30\].OBUF2 TE_B ) ( REGF\[26\].RFW.BIT\[29\].OBUF2 TE_B ) ( REGF\[26\].RFW.BIT\[28\].OBUF2 TE_B ) ( REGF\[26\].RFW.BIT\[27\].OBUF2 TE_B ) ( REGF\[26\].RFW.BIT\[26\].OBUF2 TE_B )
      ( REGF\[26\].RFW.BIT\[25\].OBUF2 TE_B ) ( REGF\[26\].RFW.BIT\[24\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[26\].RFW.SELW ( REGF\[26\].RFW.CGAND A ) ( DEC2.D3.AND2 X ) + USE SIGNAL ;
    - REGF\[26\].RFW.q_wire\[0\] ( REGF\[26\].RFW.BIT\[0\].OBUF2 A ) ( REGF\[26\].RFW.BIT\[0\].OBUF1 A ) ( REGF\[26\].RFW.BIT\[0\].FF Q ) + USE SIGNAL ;
    - REGF\[26\].RFW.q_wire\[10\] ( REGF\[26\].RFW.BIT\[10\].OBUF2 A ) ( REGF\[26\].RFW.BIT\[10\].OBUF1 A ) ( REGF\[26\].RFW.BIT\[10\].FF Q ) + USE SIGNAL ;
    - REGF\[26\].RFW.q_wire\[11\] ( REGF\[26\].RFW.BIT\[11\].OBUF2 A ) ( REGF\[26\].RFW.BIT\[11\].OBUF1 A ) ( REGF\[26\].RFW.BIT\[11\].FF Q ) + USE SIGNAL ;
    - REGF\[26\].RFW.q_wire\[12\] ( REGF\[26\].RFW.BIT\[12\].OBUF2 A ) ( REGF\[26\].RFW.BIT\[12\].OBUF1 A ) ( REGF\[26\].RFW.BIT\[12\].FF Q ) + USE SIGNAL ;
    - REGF\[26\].RFW.q_wire\[13\] ( REGF\[26\].RFW.BIT\[13\].OBUF2 A ) ( REGF\[26\].RFW.BIT\[13\].OBUF1 A ) ( REGF\[26\].RFW.BIT\[13\].FF Q ) + USE SIGNAL ;
    - REGF\[26\].RFW.q_wire\[14\] ( REGF\[26\].RFW.BIT\[14\].OBUF2 A ) ( REGF\[26\].RFW.BIT\[14\].OBUF1 A ) ( REGF\[26\].RFW.BIT\[14\].FF Q ) + USE SIGNAL ;
    - REGF\[26\].RFW.q_wire\[15\] ( REGF\[26\].RFW.BIT\[15\].OBUF2 A ) ( REGF\[26\].RFW.BIT\[15\].OBUF1 A ) ( REGF\[26\].RFW.BIT\[15\].FF Q ) + USE SIGNAL ;
    - REGF\[26\].RFW.q_wire\[16\] ( REGF\[26\].RFW.BIT\[16\].OBUF2 A ) ( REGF\[26\].RFW.BIT\[16\].OBUF1 A ) ( REGF\[26\].RFW.BIT\[16\].FF Q ) + USE SIGNAL ;
    - REGF\[26\].RFW.q_wire\[17\] ( REGF\[26\].RFW.BIT\[17\].OBUF2 A ) ( REGF\[26\].RFW.BIT\[17\].OBUF1 A ) ( REGF\[26\].RFW.BIT\[17\].FF Q ) + USE SIGNAL ;
    - REGF\[26\].RFW.q_wire\[18\] ( REGF\[26\].RFW.BIT\[18\].OBUF2 A ) ( REGF\[26\].RFW.BIT\[18\].OBUF1 A ) ( REGF\[26\].RFW.BIT\[18\].FF Q ) + USE SIGNAL ;
    - REGF\[26\].RFW.q_wire\[19\] ( REGF\[26\].RFW.BIT\[19\].OBUF2 A ) ( REGF\[26\].RFW.BIT\[19\].OBUF1 A ) ( REGF\[26\].RFW.BIT\[19\].FF Q ) + USE SIGNAL ;
    - REGF\[26\].RFW.q_wire\[1\] ( REGF\[26\].RFW.BIT\[1\].OBUF2 A ) ( REGF\[26\].RFW.BIT\[1\].OBUF1 A ) ( REGF\[26\].RFW.BIT\[1\].FF Q ) + USE SIGNAL ;
    - REGF\[26\].RFW.q_wire\[20\] ( REGF\[26\].RFW.BIT\[20\].OBUF2 A ) ( REGF\[26\].RFW.BIT\[20\].OBUF1 A ) ( REGF\[26\].RFW.BIT\[20\].FF Q ) + USE SIGNAL ;
    - REGF\[26\].RFW.q_wire\[21\] ( REGF\[26\].RFW.BIT\[21\].OBUF2 A ) ( REGF\[26\].RFW.BIT\[21\].OBUF1 A ) ( REGF\[26\].RFW.BIT\[21\].FF Q ) + USE SIGNAL ;
    - REGF\[26\].RFW.q_wire\[22\] ( REGF\[26\].RFW.BIT\[22\].OBUF2 A ) ( REGF\[26\].RFW.BIT\[22\].OBUF1 A ) ( REGF\[26\].RFW.BIT\[22\].FF Q ) + USE SIGNAL ;
    - REGF\[26\].RFW.q_wire\[23\] ( REGF\[26\].RFW.BIT\[23\].OBUF2 A ) ( REGF\[26\].RFW.BIT\[23\].OBUF1 A ) ( REGF\[26\].RFW.BIT\[23\].FF Q ) + USE SIGNAL ;
    - REGF\[26\].RFW.q_wire\[24\] ( REGF\[26\].RFW.BIT\[24\].OBUF2 A ) ( REGF\[26\].RFW.BIT\[24\].OBUF1 A ) ( REGF\[26\].RFW.BIT\[24\].FF Q ) + USE SIGNAL ;
    - REGF\[26\].RFW.q_wire\[25\] ( REGF\[26\].RFW.BIT\[25\].OBUF2 A ) ( REGF\[26\].RFW.BIT\[25\].OBUF1 A ) ( REGF\[26\].RFW.BIT\[25\].FF Q ) + USE SIGNAL ;
    - REGF\[26\].RFW.q_wire\[26\] ( REGF\[26\].RFW.BIT\[26\].OBUF2 A ) ( REGF\[26\].RFW.BIT\[26\].OBUF1 A ) ( REGF\[26\].RFW.BIT\[26\].FF Q ) + USE SIGNAL ;
    - REGF\[26\].RFW.q_wire\[27\] ( REGF\[26\].RFW.BIT\[27\].OBUF2 A ) ( REGF\[26\].RFW.BIT\[27\].OBUF1 A ) ( REGF\[26\].RFW.BIT\[27\].FF Q ) + USE SIGNAL ;
    - REGF\[26\].RFW.q_wire\[28\] ( REGF\[26\].RFW.BIT\[28\].OBUF2 A ) ( REGF\[26\].RFW.BIT\[28\].OBUF1 A ) ( REGF\[26\].RFW.BIT\[28\].FF Q ) + USE SIGNAL ;
    - REGF\[26\].RFW.q_wire\[29\] ( REGF\[26\].RFW.BIT\[29\].OBUF2 A ) ( REGF\[26\].RFW.BIT\[29\].OBUF1 A ) ( REGF\[26\].RFW.BIT\[29\].FF Q ) + USE SIGNAL ;
    - REGF\[26\].RFW.q_wire\[2\] ( REGF\[26\].RFW.BIT\[2\].OBUF2 A ) ( REGF\[26\].RFW.BIT\[2\].OBUF1 A ) ( REGF\[26\].RFW.BIT\[2\].FF Q ) + USE SIGNAL ;
    - REGF\[26\].RFW.q_wire\[30\] ( REGF\[26\].RFW.BIT\[30\].OBUF2 A ) ( REGF\[26\].RFW.BIT\[30\].OBUF1 A ) ( REGF\[26\].RFW.BIT\[30\].FF Q ) + USE SIGNAL ;
    - REGF\[26\].RFW.q_wire\[31\] ( REGF\[26\].RFW.BIT\[31\].OBUF2 A ) ( REGF\[26\].RFW.BIT\[31\].OBUF1 A ) ( REGF\[26\].RFW.BIT\[31\].FF Q ) + USE SIGNAL ;
    - REGF\[26\].RFW.q_wire\[3\] ( REGF\[26\].RFW.BIT\[3\].OBUF2 A ) ( REGF\[26\].RFW.BIT\[3\].OBUF1 A ) ( REGF\[26\].RFW.BIT\[3\].FF Q ) + USE SIGNAL ;
    - REGF\[26\].RFW.q_wire\[4\] ( REGF\[26\].RFW.BIT\[4\].OBUF2 A ) ( REGF\[26\].RFW.BIT\[4\].OBUF1 A ) ( REGF\[26\].RFW.BIT\[4\].FF Q ) + USE SIGNAL ;
    - REGF\[26\].RFW.q_wire\[5\] ( REGF\[26\].RFW.BIT\[5\].OBUF2 A ) ( REGF\[26\].RFW.BIT\[5\].OBUF1 A ) ( REGF\[26\].RFW.BIT\[5\].FF Q ) + USE SIGNAL ;
    - REGF\[26\].RFW.q_wire\[6\] ( REGF\[26\].RFW.BIT\[6\].OBUF2 A ) ( REGF\[26\].RFW.BIT\[6\].OBUF1 A ) ( REGF\[26\].RFW.BIT\[6\].FF Q ) + USE SIGNAL ;
    - REGF\[26\].RFW.q_wire\[7\] ( REGF\[26\].RFW.BIT\[7\].OBUF2 A ) ( REGF\[26\].RFW.BIT\[7\].OBUF1 A ) ( REGF\[26\].RFW.BIT\[7\].FF Q ) + USE SIGNAL ;
    - REGF\[26\].RFW.q_wire\[8\] ( REGF\[26\].RFW.BIT\[8\].OBUF2 A ) ( REGF\[26\].RFW.BIT\[8\].OBUF1 A ) ( REGF\[26\].RFW.BIT\[8\].FF Q ) + USE SIGNAL ;
    - REGF\[26\].RFW.q_wire\[9\] ( REGF\[26\].RFW.BIT\[9\].OBUF2 A ) ( REGF\[26\].RFW.BIT\[9\].OBUF1 A ) ( REGF\[26\].RFW.BIT\[9\].FF Q ) + USE SIGNAL ;
    - REGF\[26\].RFW.we_wire ( REGF\[26\].RFW.CG\[3\] GATE ) ( REGF\[26\].RFW.CG\[2\] GATE ) ( REGF\[26\].RFW.CG\[1\] GATE ) ( REGF\[26\].RFW.CG\[0\] GATE ) ( REGF\[26\].RFW.CGAND X ) + USE SIGNAL ;
    - REGF\[27\].RFW.GCLK\[0\] ( REGF\[27\].RFW.CG\[0\] GCLK ) ( REGF\[27\].RFW.BIT\[7\].FF CLK ) ( REGF\[27\].RFW.BIT\[6\].FF CLK ) ( REGF\[27\].RFW.BIT\[5\].FF CLK ) ( REGF\[27\].RFW.BIT\[4\].FF CLK ) ( REGF\[27\].RFW.BIT\[3\].FF CLK ) ( REGF\[27\].RFW.BIT\[2\].FF CLK )
      ( REGF\[27\].RFW.BIT\[1\].FF CLK ) ( REGF\[27\].RFW.BIT\[0\].FF CLK ) + USE SIGNAL ;
    - REGF\[27\].RFW.GCLK\[1\] ( REGF\[27\].RFW.CG\[1\] GCLK ) ( REGF\[27\].RFW.BIT\[9\].FF CLK ) ( REGF\[27\].RFW.BIT\[8\].FF CLK ) ( REGF\[27\].RFW.BIT\[15\].FF CLK ) ( REGF\[27\].RFW.BIT\[14\].FF CLK ) ( REGF\[27\].RFW.BIT\[13\].FF CLK ) ( REGF\[27\].RFW.BIT\[12\].FF CLK )
      ( REGF\[27\].RFW.BIT\[11\].FF CLK ) ( REGF\[27\].RFW.BIT\[10\].FF CLK ) + USE SIGNAL ;
    - REGF\[27\].RFW.GCLK\[2\] ( REGF\[27\].RFW.CG\[2\] GCLK ) ( REGF\[27\].RFW.BIT\[23\].FF CLK ) ( REGF\[27\].RFW.BIT\[22\].FF CLK ) ( REGF\[27\].RFW.BIT\[21\].FF CLK ) ( REGF\[27\].RFW.BIT\[20\].FF CLK ) ( REGF\[27\].RFW.BIT\[19\].FF CLK ) ( REGF\[27\].RFW.BIT\[18\].FF CLK )
      ( REGF\[27\].RFW.BIT\[17\].FF CLK ) ( REGF\[27\].RFW.BIT\[16\].FF CLK ) + USE SIGNAL ;
    - REGF\[27\].RFW.GCLK\[3\] ( REGF\[27\].RFW.CG\[3\] GCLK ) ( REGF\[27\].RFW.BIT\[31\].FF CLK ) ( REGF\[27\].RFW.BIT\[30\].FF CLK ) ( REGF\[27\].RFW.BIT\[29\].FF CLK ) ( REGF\[27\].RFW.BIT\[28\].FF CLK ) ( REGF\[27\].RFW.BIT\[27\].FF CLK ) ( REGF\[27\].RFW.BIT\[26\].FF CLK )
      ( REGF\[27\].RFW.BIT\[25\].FF CLK ) ( REGF\[27\].RFW.BIT\[24\].FF CLK ) + USE SIGNAL ;
    - REGF\[27\].RFW.SEL1 ( REGF\[27\].RFW.INV1\[3\] A ) ( REGF\[27\].RFW.INV1\[2\] A ) ( REGF\[27\].RFW.INV1\[1\] A ) ( REGF\[27\].RFW.INV1\[0\] A ) ( DEC0.D3.AND3 X ) + USE SIGNAL ;
    - REGF\[27\].RFW.SEL1_B\[0\] ( REGF\[27\].RFW.INV1\[0\] Y ) ( REGF\[27\].RFW.BIT\[7\].OBUF1 TE_B ) ( REGF\[27\].RFW.BIT\[6\].OBUF1 TE_B ) ( REGF\[27\].RFW.BIT\[5\].OBUF1 TE_B ) ( REGF\[27\].RFW.BIT\[4\].OBUF1 TE_B ) ( REGF\[27\].RFW.BIT\[3\].OBUF1 TE_B ) ( REGF\[27\].RFW.BIT\[2\].OBUF1 TE_B )
      ( REGF\[27\].RFW.BIT\[1\].OBUF1 TE_B ) ( REGF\[27\].RFW.BIT\[0\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[27\].RFW.SEL1_B\[1\] ( REGF\[27\].RFW.INV1\[1\] Y ) ( REGF\[27\].RFW.BIT\[9\].OBUF1 TE_B ) ( REGF\[27\].RFW.BIT\[8\].OBUF1 TE_B ) ( REGF\[27\].RFW.BIT\[15\].OBUF1 TE_B ) ( REGF\[27\].RFW.BIT\[14\].OBUF1 TE_B ) ( REGF\[27\].RFW.BIT\[13\].OBUF1 TE_B ) ( REGF\[27\].RFW.BIT\[12\].OBUF1 TE_B )
      ( REGF\[27\].RFW.BIT\[11\].OBUF1 TE_B ) ( REGF\[27\].RFW.BIT\[10\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[27\].RFW.SEL1_B\[2\] ( REGF\[27\].RFW.INV1\[2\] Y ) ( REGF\[27\].RFW.BIT\[23\].OBUF1 TE_B ) ( REGF\[27\].RFW.BIT\[22\].OBUF1 TE_B ) ( REGF\[27\].RFW.BIT\[21\].OBUF1 TE_B ) ( REGF\[27\].RFW.BIT\[20\].OBUF1 TE_B ) ( REGF\[27\].RFW.BIT\[19\].OBUF1 TE_B ) ( REGF\[27\].RFW.BIT\[18\].OBUF1 TE_B )
      ( REGF\[27\].RFW.BIT\[17\].OBUF1 TE_B ) ( REGF\[27\].RFW.BIT\[16\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[27\].RFW.SEL1_B\[3\] ( REGF\[27\].RFW.INV1\[3\] Y ) ( REGF\[27\].RFW.BIT\[31\].OBUF1 TE_B ) ( REGF\[27\].RFW.BIT\[30\].OBUF1 TE_B ) ( REGF\[27\].RFW.BIT\[29\].OBUF1 TE_B ) ( REGF\[27\].RFW.BIT\[28\].OBUF1 TE_B ) ( REGF\[27\].RFW.BIT\[27\].OBUF1 TE_B ) ( REGF\[27\].RFW.BIT\[26\].OBUF1 TE_B )
      ( REGF\[27\].RFW.BIT\[25\].OBUF1 TE_B ) ( REGF\[27\].RFW.BIT\[24\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[27\].RFW.SEL2 ( REGF\[27\].RFW.INV2\[3\] A ) ( REGF\[27\].RFW.INV2\[2\] A ) ( REGF\[27\].RFW.INV2\[1\] A ) ( REGF\[27\].RFW.INV2\[0\] A ) ( DEC1.D3.AND3 X ) + USE SIGNAL ;
    - REGF\[27\].RFW.SEL2_B\[0\] ( REGF\[27\].RFW.INV2\[0\] Y ) ( REGF\[27\].RFW.BIT\[7\].OBUF2 TE_B ) ( REGF\[27\].RFW.BIT\[6\].OBUF2 TE_B ) ( REGF\[27\].RFW.BIT\[5\].OBUF2 TE_B ) ( REGF\[27\].RFW.BIT\[4\].OBUF2 TE_B ) ( REGF\[27\].RFW.BIT\[3\].OBUF2 TE_B ) ( REGF\[27\].RFW.BIT\[2\].OBUF2 TE_B )
      ( REGF\[27\].RFW.BIT\[1\].OBUF2 TE_B ) ( REGF\[27\].RFW.BIT\[0\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[27\].RFW.SEL2_B\[1\] ( REGF\[27\].RFW.INV2\[1\] Y ) ( REGF\[27\].RFW.BIT\[9\].OBUF2 TE_B ) ( REGF\[27\].RFW.BIT\[8\].OBUF2 TE_B ) ( REGF\[27\].RFW.BIT\[15\].OBUF2 TE_B ) ( REGF\[27\].RFW.BIT\[14\].OBUF2 TE_B ) ( REGF\[27\].RFW.BIT\[13\].OBUF2 TE_B ) ( REGF\[27\].RFW.BIT\[12\].OBUF2 TE_B )
      ( REGF\[27\].RFW.BIT\[11\].OBUF2 TE_B ) ( REGF\[27\].RFW.BIT\[10\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[27\].RFW.SEL2_B\[2\] ( REGF\[27\].RFW.INV2\[2\] Y ) ( REGF\[27\].RFW.BIT\[23\].OBUF2 TE_B ) ( REGF\[27\].RFW.BIT\[22\].OBUF2 TE_B ) ( REGF\[27\].RFW.BIT\[21\].OBUF2 TE_B ) ( REGF\[27\].RFW.BIT\[20\].OBUF2 TE_B ) ( REGF\[27\].RFW.BIT\[19\].OBUF2 TE_B ) ( REGF\[27\].RFW.BIT\[18\].OBUF2 TE_B )
      ( REGF\[27\].RFW.BIT\[17\].OBUF2 TE_B ) ( REGF\[27\].RFW.BIT\[16\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[27\].RFW.SEL2_B\[3\] ( REGF\[27\].RFW.INV2\[3\] Y ) ( REGF\[27\].RFW.BIT\[31\].OBUF2 TE_B ) ( REGF\[27\].RFW.BIT\[30\].OBUF2 TE_B ) ( REGF\[27\].RFW.BIT\[29\].OBUF2 TE_B ) ( REGF\[27\].RFW.BIT\[28\].OBUF2 TE_B ) ( REGF\[27\].RFW.BIT\[27\].OBUF2 TE_B ) ( REGF\[27\].RFW.BIT\[26\].OBUF2 TE_B )
      ( REGF\[27\].RFW.BIT\[25\].OBUF2 TE_B ) ( REGF\[27\].RFW.BIT\[24\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[27\].RFW.SELW ( REGF\[27\].RFW.CGAND A ) ( DEC2.D3.AND3 X ) + USE SIGNAL ;
    - REGF\[27\].RFW.q_wire\[0\] ( REGF\[27\].RFW.BIT\[0\].OBUF2 A ) ( REGF\[27\].RFW.BIT\[0\].OBUF1 A ) ( REGF\[27\].RFW.BIT\[0\].FF Q ) + USE SIGNAL ;
    - REGF\[27\].RFW.q_wire\[10\] ( REGF\[27\].RFW.BIT\[10\].OBUF2 A ) ( REGF\[27\].RFW.BIT\[10\].OBUF1 A ) ( REGF\[27\].RFW.BIT\[10\].FF Q ) + USE SIGNAL ;
    - REGF\[27\].RFW.q_wire\[11\] ( REGF\[27\].RFW.BIT\[11\].OBUF2 A ) ( REGF\[27\].RFW.BIT\[11\].OBUF1 A ) ( REGF\[27\].RFW.BIT\[11\].FF Q ) + USE SIGNAL ;
    - REGF\[27\].RFW.q_wire\[12\] ( REGF\[27\].RFW.BIT\[12\].OBUF2 A ) ( REGF\[27\].RFW.BIT\[12\].OBUF1 A ) ( REGF\[27\].RFW.BIT\[12\].FF Q ) + USE SIGNAL ;
    - REGF\[27\].RFW.q_wire\[13\] ( REGF\[27\].RFW.BIT\[13\].OBUF2 A ) ( REGF\[27\].RFW.BIT\[13\].OBUF1 A ) ( REGF\[27\].RFW.BIT\[13\].FF Q ) + USE SIGNAL ;
    - REGF\[27\].RFW.q_wire\[14\] ( REGF\[27\].RFW.BIT\[14\].OBUF2 A ) ( REGF\[27\].RFW.BIT\[14\].OBUF1 A ) ( REGF\[27\].RFW.BIT\[14\].FF Q ) + USE SIGNAL ;
    - REGF\[27\].RFW.q_wire\[15\] ( REGF\[27\].RFW.BIT\[15\].OBUF2 A ) ( REGF\[27\].RFW.BIT\[15\].OBUF1 A ) ( REGF\[27\].RFW.BIT\[15\].FF Q ) + USE SIGNAL ;
    - REGF\[27\].RFW.q_wire\[16\] ( REGF\[27\].RFW.BIT\[16\].OBUF2 A ) ( REGF\[27\].RFW.BIT\[16\].OBUF1 A ) ( REGF\[27\].RFW.BIT\[16\].FF Q ) + USE SIGNAL ;
    - REGF\[27\].RFW.q_wire\[17\] ( REGF\[27\].RFW.BIT\[17\].OBUF2 A ) ( REGF\[27\].RFW.BIT\[17\].OBUF1 A ) ( REGF\[27\].RFW.BIT\[17\].FF Q ) + USE SIGNAL ;
    - REGF\[27\].RFW.q_wire\[18\] ( REGF\[27\].RFW.BIT\[18\].OBUF2 A ) ( REGF\[27\].RFW.BIT\[18\].OBUF1 A ) ( REGF\[27\].RFW.BIT\[18\].FF Q ) + USE SIGNAL ;
    - REGF\[27\].RFW.q_wire\[19\] ( REGF\[27\].RFW.BIT\[19\].OBUF2 A ) ( REGF\[27\].RFW.BIT\[19\].OBUF1 A ) ( REGF\[27\].RFW.BIT\[19\].FF Q ) + USE SIGNAL ;
    - REGF\[27\].RFW.q_wire\[1\] ( REGF\[27\].RFW.BIT\[1\].OBUF2 A ) ( REGF\[27\].RFW.BIT\[1\].OBUF1 A ) ( REGF\[27\].RFW.BIT\[1\].FF Q ) + USE SIGNAL ;
    - REGF\[27\].RFW.q_wire\[20\] ( REGF\[27\].RFW.BIT\[20\].OBUF2 A ) ( REGF\[27\].RFW.BIT\[20\].OBUF1 A ) ( REGF\[27\].RFW.BIT\[20\].FF Q ) + USE SIGNAL ;
    - REGF\[27\].RFW.q_wire\[21\] ( REGF\[27\].RFW.BIT\[21\].OBUF2 A ) ( REGF\[27\].RFW.BIT\[21\].OBUF1 A ) ( REGF\[27\].RFW.BIT\[21\].FF Q ) + USE SIGNAL ;
    - REGF\[27\].RFW.q_wire\[22\] ( REGF\[27\].RFW.BIT\[22\].OBUF2 A ) ( REGF\[27\].RFW.BIT\[22\].OBUF1 A ) ( REGF\[27\].RFW.BIT\[22\].FF Q ) + USE SIGNAL ;
    - REGF\[27\].RFW.q_wire\[23\] ( REGF\[27\].RFW.BIT\[23\].OBUF2 A ) ( REGF\[27\].RFW.BIT\[23\].OBUF1 A ) ( REGF\[27\].RFW.BIT\[23\].FF Q ) + USE SIGNAL ;
    - REGF\[27\].RFW.q_wire\[24\] ( REGF\[27\].RFW.BIT\[24\].OBUF2 A ) ( REGF\[27\].RFW.BIT\[24\].OBUF1 A ) ( REGF\[27\].RFW.BIT\[24\].FF Q ) + USE SIGNAL ;
    - REGF\[27\].RFW.q_wire\[25\] ( REGF\[27\].RFW.BIT\[25\].OBUF2 A ) ( REGF\[27\].RFW.BIT\[25\].OBUF1 A ) ( REGF\[27\].RFW.BIT\[25\].FF Q ) + USE SIGNAL ;
    - REGF\[27\].RFW.q_wire\[26\] ( REGF\[27\].RFW.BIT\[26\].OBUF2 A ) ( REGF\[27\].RFW.BIT\[26\].OBUF1 A ) ( REGF\[27\].RFW.BIT\[26\].FF Q ) + USE SIGNAL ;
    - REGF\[27\].RFW.q_wire\[27\] ( REGF\[27\].RFW.BIT\[27\].OBUF2 A ) ( REGF\[27\].RFW.BIT\[27\].OBUF1 A ) ( REGF\[27\].RFW.BIT\[27\].FF Q ) + USE SIGNAL ;
    - REGF\[27\].RFW.q_wire\[28\] ( REGF\[27\].RFW.BIT\[28\].OBUF2 A ) ( REGF\[27\].RFW.BIT\[28\].OBUF1 A ) ( REGF\[27\].RFW.BIT\[28\].FF Q ) + USE SIGNAL ;
    - REGF\[27\].RFW.q_wire\[29\] ( REGF\[27\].RFW.BIT\[29\].OBUF2 A ) ( REGF\[27\].RFW.BIT\[29\].OBUF1 A ) ( REGF\[27\].RFW.BIT\[29\].FF Q ) + USE SIGNAL ;
    - REGF\[27\].RFW.q_wire\[2\] ( REGF\[27\].RFW.BIT\[2\].OBUF2 A ) ( REGF\[27\].RFW.BIT\[2\].OBUF1 A ) ( REGF\[27\].RFW.BIT\[2\].FF Q ) + USE SIGNAL ;
    - REGF\[27\].RFW.q_wire\[30\] ( REGF\[27\].RFW.BIT\[30\].OBUF2 A ) ( REGF\[27\].RFW.BIT\[30\].OBUF1 A ) ( REGF\[27\].RFW.BIT\[30\].FF Q ) + USE SIGNAL ;
    - REGF\[27\].RFW.q_wire\[31\] ( REGF\[27\].RFW.BIT\[31\].OBUF2 A ) ( REGF\[27\].RFW.BIT\[31\].OBUF1 A ) ( REGF\[27\].RFW.BIT\[31\].FF Q ) + USE SIGNAL ;
    - REGF\[27\].RFW.q_wire\[3\] ( REGF\[27\].RFW.BIT\[3\].OBUF2 A ) ( REGF\[27\].RFW.BIT\[3\].OBUF1 A ) ( REGF\[27\].RFW.BIT\[3\].FF Q ) + USE SIGNAL ;
    - REGF\[27\].RFW.q_wire\[4\] ( REGF\[27\].RFW.BIT\[4\].OBUF2 A ) ( REGF\[27\].RFW.BIT\[4\].OBUF1 A ) ( REGF\[27\].RFW.BIT\[4\].FF Q ) + USE SIGNAL ;
    - REGF\[27\].RFW.q_wire\[5\] ( REGF\[27\].RFW.BIT\[5\].OBUF2 A ) ( REGF\[27\].RFW.BIT\[5\].OBUF1 A ) ( REGF\[27\].RFW.BIT\[5\].FF Q ) + USE SIGNAL ;
    - REGF\[27\].RFW.q_wire\[6\] ( REGF\[27\].RFW.BIT\[6\].OBUF2 A ) ( REGF\[27\].RFW.BIT\[6\].OBUF1 A ) ( REGF\[27\].RFW.BIT\[6\].FF Q ) + USE SIGNAL ;
    - REGF\[27\].RFW.q_wire\[7\] ( REGF\[27\].RFW.BIT\[7\].OBUF2 A ) ( REGF\[27\].RFW.BIT\[7\].OBUF1 A ) ( REGF\[27\].RFW.BIT\[7\].FF Q ) + USE SIGNAL ;
    - REGF\[27\].RFW.q_wire\[8\] ( REGF\[27\].RFW.BIT\[8\].OBUF2 A ) ( REGF\[27\].RFW.BIT\[8\].OBUF1 A ) ( REGF\[27\].RFW.BIT\[8\].FF Q ) + USE SIGNAL ;
    - REGF\[27\].RFW.q_wire\[9\] ( REGF\[27\].RFW.BIT\[9\].OBUF2 A ) ( REGF\[27\].RFW.BIT\[9\].OBUF1 A ) ( REGF\[27\].RFW.BIT\[9\].FF Q ) + USE SIGNAL ;
    - REGF\[27\].RFW.we_wire ( REGF\[27\].RFW.CG\[3\] GATE ) ( REGF\[27\].RFW.CG\[2\] GATE ) ( REGF\[27\].RFW.CG\[1\] GATE ) ( REGF\[27\].RFW.CG\[0\] GATE ) ( REGF\[27\].RFW.CGAND X ) + USE SIGNAL ;
    - REGF\[28\].RFW.GCLK\[0\] ( REGF\[28\].RFW.CG\[0\] GCLK ) ( REGF\[28\].RFW.BIT\[7\].FF CLK ) ( REGF\[28\].RFW.BIT\[6\].FF CLK ) ( REGF\[28\].RFW.BIT\[5\].FF CLK ) ( REGF\[28\].RFW.BIT\[4\].FF CLK ) ( REGF\[28\].RFW.BIT\[3\].FF CLK ) ( REGF\[28\].RFW.BIT\[2\].FF CLK )
      ( REGF\[28\].RFW.BIT\[1\].FF CLK ) ( REGF\[28\].RFW.BIT\[0\].FF CLK ) + USE SIGNAL ;
    - REGF\[28\].RFW.GCLK\[1\] ( REGF\[28\].RFW.CG\[1\] GCLK ) ( REGF\[28\].RFW.BIT\[9\].FF CLK ) ( REGF\[28\].RFW.BIT\[8\].FF CLK ) ( REGF\[28\].RFW.BIT\[15\].FF CLK ) ( REGF\[28\].RFW.BIT\[14\].FF CLK ) ( REGF\[28\].RFW.BIT\[13\].FF CLK ) ( REGF\[28\].RFW.BIT\[12\].FF CLK )
      ( REGF\[28\].RFW.BIT\[11\].FF CLK ) ( REGF\[28\].RFW.BIT\[10\].FF CLK ) + USE SIGNAL ;
    - REGF\[28\].RFW.GCLK\[2\] ( REGF\[28\].RFW.CG\[2\] GCLK ) ( REGF\[28\].RFW.BIT\[23\].FF CLK ) ( REGF\[28\].RFW.BIT\[22\].FF CLK ) ( REGF\[28\].RFW.BIT\[21\].FF CLK ) ( REGF\[28\].RFW.BIT\[20\].FF CLK ) ( REGF\[28\].RFW.BIT\[19\].FF CLK ) ( REGF\[28\].RFW.BIT\[18\].FF CLK )
      ( REGF\[28\].RFW.BIT\[17\].FF CLK ) ( REGF\[28\].RFW.BIT\[16\].FF CLK ) + USE SIGNAL ;
    - REGF\[28\].RFW.GCLK\[3\] ( REGF\[28\].RFW.CG\[3\] GCLK ) ( REGF\[28\].RFW.BIT\[31\].FF CLK ) ( REGF\[28\].RFW.BIT\[30\].FF CLK ) ( REGF\[28\].RFW.BIT\[29\].FF CLK ) ( REGF\[28\].RFW.BIT\[28\].FF CLK ) ( REGF\[28\].RFW.BIT\[27\].FF CLK ) ( REGF\[28\].RFW.BIT\[26\].FF CLK )
      ( REGF\[28\].RFW.BIT\[25\].FF CLK ) ( REGF\[28\].RFW.BIT\[24\].FF CLK ) + USE SIGNAL ;
    - REGF\[28\].RFW.SEL1 ( REGF\[28\].RFW.INV1\[3\] A ) ( REGF\[28\].RFW.INV1\[2\] A ) ( REGF\[28\].RFW.INV1\[1\] A ) ( REGF\[28\].RFW.INV1\[0\] A ) ( DEC0.D3.AND4 X ) + USE SIGNAL ;
    - REGF\[28\].RFW.SEL1_B\[0\] ( REGF\[28\].RFW.INV1\[0\] Y ) ( REGF\[28\].RFW.BIT\[7\].OBUF1 TE_B ) ( REGF\[28\].RFW.BIT\[6\].OBUF1 TE_B ) ( REGF\[28\].RFW.BIT\[5\].OBUF1 TE_B ) ( REGF\[28\].RFW.BIT\[4\].OBUF1 TE_B ) ( REGF\[28\].RFW.BIT\[3\].OBUF1 TE_B ) ( REGF\[28\].RFW.BIT\[2\].OBUF1 TE_B )
      ( REGF\[28\].RFW.BIT\[1\].OBUF1 TE_B ) ( REGF\[28\].RFW.BIT\[0\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[28\].RFW.SEL1_B\[1\] ( REGF\[28\].RFW.INV1\[1\] Y ) ( REGF\[28\].RFW.BIT\[9\].OBUF1 TE_B ) ( REGF\[28\].RFW.BIT\[8\].OBUF1 TE_B ) ( REGF\[28\].RFW.BIT\[15\].OBUF1 TE_B ) ( REGF\[28\].RFW.BIT\[14\].OBUF1 TE_B ) ( REGF\[28\].RFW.BIT\[13\].OBUF1 TE_B ) ( REGF\[28\].RFW.BIT\[12\].OBUF1 TE_B )
      ( REGF\[28\].RFW.BIT\[11\].OBUF1 TE_B ) ( REGF\[28\].RFW.BIT\[10\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[28\].RFW.SEL1_B\[2\] ( REGF\[28\].RFW.INV1\[2\] Y ) ( REGF\[28\].RFW.BIT\[23\].OBUF1 TE_B ) ( REGF\[28\].RFW.BIT\[22\].OBUF1 TE_B ) ( REGF\[28\].RFW.BIT\[21\].OBUF1 TE_B ) ( REGF\[28\].RFW.BIT\[20\].OBUF1 TE_B ) ( REGF\[28\].RFW.BIT\[19\].OBUF1 TE_B ) ( REGF\[28\].RFW.BIT\[18\].OBUF1 TE_B )
      ( REGF\[28\].RFW.BIT\[17\].OBUF1 TE_B ) ( REGF\[28\].RFW.BIT\[16\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[28\].RFW.SEL1_B\[3\] ( REGF\[28\].RFW.INV1\[3\] Y ) ( REGF\[28\].RFW.BIT\[31\].OBUF1 TE_B ) ( REGF\[28\].RFW.BIT\[30\].OBUF1 TE_B ) ( REGF\[28\].RFW.BIT\[29\].OBUF1 TE_B ) ( REGF\[28\].RFW.BIT\[28\].OBUF1 TE_B ) ( REGF\[28\].RFW.BIT\[27\].OBUF1 TE_B ) ( REGF\[28\].RFW.BIT\[26\].OBUF1 TE_B )
      ( REGF\[28\].RFW.BIT\[25\].OBUF1 TE_B ) ( REGF\[28\].RFW.BIT\[24\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[28\].RFW.SEL2 ( REGF\[28\].RFW.INV2\[3\] A ) ( REGF\[28\].RFW.INV2\[2\] A ) ( REGF\[28\].RFW.INV2\[1\] A ) ( REGF\[28\].RFW.INV2\[0\] A ) ( DEC1.D3.AND4 X ) + USE SIGNAL ;
    - REGF\[28\].RFW.SEL2_B\[0\] ( REGF\[28\].RFW.INV2\[0\] Y ) ( REGF\[28\].RFW.BIT\[7\].OBUF2 TE_B ) ( REGF\[28\].RFW.BIT\[6\].OBUF2 TE_B ) ( REGF\[28\].RFW.BIT\[5\].OBUF2 TE_B ) ( REGF\[28\].RFW.BIT\[4\].OBUF2 TE_B ) ( REGF\[28\].RFW.BIT\[3\].OBUF2 TE_B ) ( REGF\[28\].RFW.BIT\[2\].OBUF2 TE_B )
      ( REGF\[28\].RFW.BIT\[1\].OBUF2 TE_B ) ( REGF\[28\].RFW.BIT\[0\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[28\].RFW.SEL2_B\[1\] ( REGF\[28\].RFW.INV2\[1\] Y ) ( REGF\[28\].RFW.BIT\[9\].OBUF2 TE_B ) ( REGF\[28\].RFW.BIT\[8\].OBUF2 TE_B ) ( REGF\[28\].RFW.BIT\[15\].OBUF2 TE_B ) ( REGF\[28\].RFW.BIT\[14\].OBUF2 TE_B ) ( REGF\[28\].RFW.BIT\[13\].OBUF2 TE_B ) ( REGF\[28\].RFW.BIT\[12\].OBUF2 TE_B )
      ( REGF\[28\].RFW.BIT\[11\].OBUF2 TE_B ) ( REGF\[28\].RFW.BIT\[10\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[28\].RFW.SEL2_B\[2\] ( REGF\[28\].RFW.INV2\[2\] Y ) ( REGF\[28\].RFW.BIT\[23\].OBUF2 TE_B ) ( REGF\[28\].RFW.BIT\[22\].OBUF2 TE_B ) ( REGF\[28\].RFW.BIT\[21\].OBUF2 TE_B ) ( REGF\[28\].RFW.BIT\[20\].OBUF2 TE_B ) ( REGF\[28\].RFW.BIT\[19\].OBUF2 TE_B ) ( REGF\[28\].RFW.BIT\[18\].OBUF2 TE_B )
      ( REGF\[28\].RFW.BIT\[17\].OBUF2 TE_B ) ( REGF\[28\].RFW.BIT\[16\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[28\].RFW.SEL2_B\[3\] ( REGF\[28\].RFW.INV2\[3\] Y ) ( REGF\[28\].RFW.BIT\[31\].OBUF2 TE_B ) ( REGF\[28\].RFW.BIT\[30\].OBUF2 TE_B ) ( REGF\[28\].RFW.BIT\[29\].OBUF2 TE_B ) ( REGF\[28\].RFW.BIT\[28\].OBUF2 TE_B ) ( REGF\[28\].RFW.BIT\[27\].OBUF2 TE_B ) ( REGF\[28\].RFW.BIT\[26\].OBUF2 TE_B )
      ( REGF\[28\].RFW.BIT\[25\].OBUF2 TE_B ) ( REGF\[28\].RFW.BIT\[24\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[28\].RFW.SELW ( REGF\[28\].RFW.CGAND A ) ( DEC2.D3.AND4 X ) + USE SIGNAL ;
    - REGF\[28\].RFW.q_wire\[0\] ( REGF\[28\].RFW.BIT\[0\].OBUF2 A ) ( REGF\[28\].RFW.BIT\[0\].OBUF1 A ) ( REGF\[28\].RFW.BIT\[0\].FF Q ) + USE SIGNAL ;
    - REGF\[28\].RFW.q_wire\[10\] ( REGF\[28\].RFW.BIT\[10\].OBUF2 A ) ( REGF\[28\].RFW.BIT\[10\].OBUF1 A ) ( REGF\[28\].RFW.BIT\[10\].FF Q ) + USE SIGNAL ;
    - REGF\[28\].RFW.q_wire\[11\] ( REGF\[28\].RFW.BIT\[11\].OBUF2 A ) ( REGF\[28\].RFW.BIT\[11\].OBUF1 A ) ( REGF\[28\].RFW.BIT\[11\].FF Q ) + USE SIGNAL ;
    - REGF\[28\].RFW.q_wire\[12\] ( REGF\[28\].RFW.BIT\[12\].OBUF2 A ) ( REGF\[28\].RFW.BIT\[12\].OBUF1 A ) ( REGF\[28\].RFW.BIT\[12\].FF Q ) + USE SIGNAL ;
    - REGF\[28\].RFW.q_wire\[13\] ( REGF\[28\].RFW.BIT\[13\].OBUF2 A ) ( REGF\[28\].RFW.BIT\[13\].OBUF1 A ) ( REGF\[28\].RFW.BIT\[13\].FF Q ) + USE SIGNAL ;
    - REGF\[28\].RFW.q_wire\[14\] ( REGF\[28\].RFW.BIT\[14\].OBUF2 A ) ( REGF\[28\].RFW.BIT\[14\].OBUF1 A ) ( REGF\[28\].RFW.BIT\[14\].FF Q ) + USE SIGNAL ;
    - REGF\[28\].RFW.q_wire\[15\] ( REGF\[28\].RFW.BIT\[15\].OBUF2 A ) ( REGF\[28\].RFW.BIT\[15\].OBUF1 A ) ( REGF\[28\].RFW.BIT\[15\].FF Q ) + USE SIGNAL ;
    - REGF\[28\].RFW.q_wire\[16\] ( REGF\[28\].RFW.BIT\[16\].OBUF2 A ) ( REGF\[28\].RFW.BIT\[16\].OBUF1 A ) ( REGF\[28\].RFW.BIT\[16\].FF Q ) + USE SIGNAL ;
    - REGF\[28\].RFW.q_wire\[17\] ( REGF\[28\].RFW.BIT\[17\].OBUF2 A ) ( REGF\[28\].RFW.BIT\[17\].OBUF1 A ) ( REGF\[28\].RFW.BIT\[17\].FF Q ) + USE SIGNAL ;
    - REGF\[28\].RFW.q_wire\[18\] ( REGF\[28\].RFW.BIT\[18\].OBUF2 A ) ( REGF\[28\].RFW.BIT\[18\].OBUF1 A ) ( REGF\[28\].RFW.BIT\[18\].FF Q ) + USE SIGNAL ;
    - REGF\[28\].RFW.q_wire\[19\] ( REGF\[28\].RFW.BIT\[19\].OBUF2 A ) ( REGF\[28\].RFW.BIT\[19\].OBUF1 A ) ( REGF\[28\].RFW.BIT\[19\].FF Q ) + USE SIGNAL ;
    - REGF\[28\].RFW.q_wire\[1\] ( REGF\[28\].RFW.BIT\[1\].OBUF2 A ) ( REGF\[28\].RFW.BIT\[1\].OBUF1 A ) ( REGF\[28\].RFW.BIT\[1\].FF Q ) + USE SIGNAL ;
    - REGF\[28\].RFW.q_wire\[20\] ( REGF\[28\].RFW.BIT\[20\].OBUF2 A ) ( REGF\[28\].RFW.BIT\[20\].OBUF1 A ) ( REGF\[28\].RFW.BIT\[20\].FF Q ) + USE SIGNAL ;
    - REGF\[28\].RFW.q_wire\[21\] ( REGF\[28\].RFW.BIT\[21\].OBUF2 A ) ( REGF\[28\].RFW.BIT\[21\].OBUF1 A ) ( REGF\[28\].RFW.BIT\[21\].FF Q ) + USE SIGNAL ;
    - REGF\[28\].RFW.q_wire\[22\] ( REGF\[28\].RFW.BIT\[22\].OBUF2 A ) ( REGF\[28\].RFW.BIT\[22\].OBUF1 A ) ( REGF\[28\].RFW.BIT\[22\].FF Q ) + USE SIGNAL ;
    - REGF\[28\].RFW.q_wire\[23\] ( REGF\[28\].RFW.BIT\[23\].OBUF2 A ) ( REGF\[28\].RFW.BIT\[23\].OBUF1 A ) ( REGF\[28\].RFW.BIT\[23\].FF Q ) + USE SIGNAL ;
    - REGF\[28\].RFW.q_wire\[24\] ( REGF\[28\].RFW.BIT\[24\].OBUF2 A ) ( REGF\[28\].RFW.BIT\[24\].OBUF1 A ) ( REGF\[28\].RFW.BIT\[24\].FF Q ) + USE SIGNAL ;
    - REGF\[28\].RFW.q_wire\[25\] ( REGF\[28\].RFW.BIT\[25\].OBUF2 A ) ( REGF\[28\].RFW.BIT\[25\].OBUF1 A ) ( REGF\[28\].RFW.BIT\[25\].FF Q ) + USE SIGNAL ;
    - REGF\[28\].RFW.q_wire\[26\] ( REGF\[28\].RFW.BIT\[26\].OBUF2 A ) ( REGF\[28\].RFW.BIT\[26\].OBUF1 A ) ( REGF\[28\].RFW.BIT\[26\].FF Q ) + USE SIGNAL ;
    - REGF\[28\].RFW.q_wire\[27\] ( REGF\[28\].RFW.BIT\[27\].OBUF2 A ) ( REGF\[28\].RFW.BIT\[27\].OBUF1 A ) ( REGF\[28\].RFW.BIT\[27\].FF Q ) + USE SIGNAL ;
    - REGF\[28\].RFW.q_wire\[28\] ( REGF\[28\].RFW.BIT\[28\].OBUF2 A ) ( REGF\[28\].RFW.BIT\[28\].OBUF1 A ) ( REGF\[28\].RFW.BIT\[28\].FF Q ) + USE SIGNAL ;
    - REGF\[28\].RFW.q_wire\[29\] ( REGF\[28\].RFW.BIT\[29\].OBUF2 A ) ( REGF\[28\].RFW.BIT\[29\].OBUF1 A ) ( REGF\[28\].RFW.BIT\[29\].FF Q ) + USE SIGNAL ;
    - REGF\[28\].RFW.q_wire\[2\] ( REGF\[28\].RFW.BIT\[2\].OBUF2 A ) ( REGF\[28\].RFW.BIT\[2\].OBUF1 A ) ( REGF\[28\].RFW.BIT\[2\].FF Q ) + USE SIGNAL ;
    - REGF\[28\].RFW.q_wire\[30\] ( REGF\[28\].RFW.BIT\[30\].OBUF2 A ) ( REGF\[28\].RFW.BIT\[30\].OBUF1 A ) ( REGF\[28\].RFW.BIT\[30\].FF Q ) + USE SIGNAL ;
    - REGF\[28\].RFW.q_wire\[31\] ( REGF\[28\].RFW.BIT\[31\].OBUF2 A ) ( REGF\[28\].RFW.BIT\[31\].OBUF1 A ) ( REGF\[28\].RFW.BIT\[31\].FF Q ) + USE SIGNAL ;
    - REGF\[28\].RFW.q_wire\[3\] ( REGF\[28\].RFW.BIT\[3\].OBUF2 A ) ( REGF\[28\].RFW.BIT\[3\].OBUF1 A ) ( REGF\[28\].RFW.BIT\[3\].FF Q ) + USE SIGNAL ;
    - REGF\[28\].RFW.q_wire\[4\] ( REGF\[28\].RFW.BIT\[4\].OBUF2 A ) ( REGF\[28\].RFW.BIT\[4\].OBUF1 A ) ( REGF\[28\].RFW.BIT\[4\].FF Q ) + USE SIGNAL ;
    - REGF\[28\].RFW.q_wire\[5\] ( REGF\[28\].RFW.BIT\[5\].OBUF2 A ) ( REGF\[28\].RFW.BIT\[5\].OBUF1 A ) ( REGF\[28\].RFW.BIT\[5\].FF Q ) + USE SIGNAL ;
    - REGF\[28\].RFW.q_wire\[6\] ( REGF\[28\].RFW.BIT\[6\].OBUF2 A ) ( REGF\[28\].RFW.BIT\[6\].OBUF1 A ) ( REGF\[28\].RFW.BIT\[6\].FF Q ) + USE SIGNAL ;
    - REGF\[28\].RFW.q_wire\[7\] ( REGF\[28\].RFW.BIT\[7\].OBUF2 A ) ( REGF\[28\].RFW.BIT\[7\].OBUF1 A ) ( REGF\[28\].RFW.BIT\[7\].FF Q ) + USE SIGNAL ;
    - REGF\[28\].RFW.q_wire\[8\] ( REGF\[28\].RFW.BIT\[8\].OBUF2 A ) ( REGF\[28\].RFW.BIT\[8\].OBUF1 A ) ( REGF\[28\].RFW.BIT\[8\].FF Q ) + USE SIGNAL ;
    - REGF\[28\].RFW.q_wire\[9\] ( REGF\[28\].RFW.BIT\[9\].OBUF2 A ) ( REGF\[28\].RFW.BIT\[9\].OBUF1 A ) ( REGF\[28\].RFW.BIT\[9\].FF Q ) + USE SIGNAL ;
    - REGF\[28\].RFW.we_wire ( REGF\[28\].RFW.CG\[3\] GATE ) ( REGF\[28\].RFW.CG\[2\] GATE ) ( REGF\[28\].RFW.CG\[1\] GATE ) ( REGF\[28\].RFW.CG\[0\] GATE ) ( REGF\[28\].RFW.CGAND X ) + USE SIGNAL ;
    - REGF\[29\].RFW.GCLK\[0\] ( REGF\[29\].RFW.CG\[0\] GCLK ) ( REGF\[29\].RFW.BIT\[7\].FF CLK ) ( REGF\[29\].RFW.BIT\[6\].FF CLK ) ( REGF\[29\].RFW.BIT\[5\].FF CLK ) ( REGF\[29\].RFW.BIT\[4\].FF CLK ) ( REGF\[29\].RFW.BIT\[3\].FF CLK ) ( REGF\[29\].RFW.BIT\[2\].FF CLK )
      ( REGF\[29\].RFW.BIT\[1\].FF CLK ) ( REGF\[29\].RFW.BIT\[0\].FF CLK ) + USE SIGNAL ;
    - REGF\[29\].RFW.GCLK\[1\] ( REGF\[29\].RFW.CG\[1\] GCLK ) ( REGF\[29\].RFW.BIT\[9\].FF CLK ) ( REGF\[29\].RFW.BIT\[8\].FF CLK ) ( REGF\[29\].RFW.BIT\[15\].FF CLK ) ( REGF\[29\].RFW.BIT\[14\].FF CLK ) ( REGF\[29\].RFW.BIT\[13\].FF CLK ) ( REGF\[29\].RFW.BIT\[12\].FF CLK )
      ( REGF\[29\].RFW.BIT\[11\].FF CLK ) ( REGF\[29\].RFW.BIT\[10\].FF CLK ) + USE SIGNAL ;
    - REGF\[29\].RFW.GCLK\[2\] ( REGF\[29\].RFW.CG\[2\] GCLK ) ( REGF\[29\].RFW.BIT\[23\].FF CLK ) ( REGF\[29\].RFW.BIT\[22\].FF CLK ) ( REGF\[29\].RFW.BIT\[21\].FF CLK ) ( REGF\[29\].RFW.BIT\[20\].FF CLK ) ( REGF\[29\].RFW.BIT\[19\].FF CLK ) ( REGF\[29\].RFW.BIT\[18\].FF CLK )
      ( REGF\[29\].RFW.BIT\[17\].FF CLK ) ( REGF\[29\].RFW.BIT\[16\].FF CLK ) + USE SIGNAL ;
    - REGF\[29\].RFW.GCLK\[3\] ( REGF\[29\].RFW.CG\[3\] GCLK ) ( REGF\[29\].RFW.BIT\[31\].FF CLK ) ( REGF\[29\].RFW.BIT\[30\].FF CLK ) ( REGF\[29\].RFW.BIT\[29\].FF CLK ) ( REGF\[29\].RFW.BIT\[28\].FF CLK ) ( REGF\[29\].RFW.BIT\[27\].FF CLK ) ( REGF\[29\].RFW.BIT\[26\].FF CLK )
      ( REGF\[29\].RFW.BIT\[25\].FF CLK ) ( REGF\[29\].RFW.BIT\[24\].FF CLK ) + USE SIGNAL ;
    - REGF\[29\].RFW.SEL1 ( REGF\[29\].RFW.INV1\[3\] A ) ( REGF\[29\].RFW.INV1\[2\] A ) ( REGF\[29\].RFW.INV1\[1\] A ) ( REGF\[29\].RFW.INV1\[0\] A ) ( DEC0.D3.AND5 X ) + USE SIGNAL ;
    - REGF\[29\].RFW.SEL1_B\[0\] ( REGF\[29\].RFW.INV1\[0\] Y ) ( REGF\[29\].RFW.BIT\[7\].OBUF1 TE_B ) ( REGF\[29\].RFW.BIT\[6\].OBUF1 TE_B ) ( REGF\[29\].RFW.BIT\[5\].OBUF1 TE_B ) ( REGF\[29\].RFW.BIT\[4\].OBUF1 TE_B ) ( REGF\[29\].RFW.BIT\[3\].OBUF1 TE_B ) ( REGF\[29\].RFW.BIT\[2\].OBUF1 TE_B )
      ( REGF\[29\].RFW.BIT\[1\].OBUF1 TE_B ) ( REGF\[29\].RFW.BIT\[0\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[29\].RFW.SEL1_B\[1\] ( REGF\[29\].RFW.INV1\[1\] Y ) ( REGF\[29\].RFW.BIT\[9\].OBUF1 TE_B ) ( REGF\[29\].RFW.BIT\[8\].OBUF1 TE_B ) ( REGF\[29\].RFW.BIT\[15\].OBUF1 TE_B ) ( REGF\[29\].RFW.BIT\[14\].OBUF1 TE_B ) ( REGF\[29\].RFW.BIT\[13\].OBUF1 TE_B ) ( REGF\[29\].RFW.BIT\[12\].OBUF1 TE_B )
      ( REGF\[29\].RFW.BIT\[11\].OBUF1 TE_B ) ( REGF\[29\].RFW.BIT\[10\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[29\].RFW.SEL1_B\[2\] ( REGF\[29\].RFW.INV1\[2\] Y ) ( REGF\[29\].RFW.BIT\[23\].OBUF1 TE_B ) ( REGF\[29\].RFW.BIT\[22\].OBUF1 TE_B ) ( REGF\[29\].RFW.BIT\[21\].OBUF1 TE_B ) ( REGF\[29\].RFW.BIT\[20\].OBUF1 TE_B ) ( REGF\[29\].RFW.BIT\[19\].OBUF1 TE_B ) ( REGF\[29\].RFW.BIT\[18\].OBUF1 TE_B )
      ( REGF\[29\].RFW.BIT\[17\].OBUF1 TE_B ) ( REGF\[29\].RFW.BIT\[16\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[29\].RFW.SEL1_B\[3\] ( REGF\[29\].RFW.INV1\[3\] Y ) ( REGF\[29\].RFW.BIT\[31\].OBUF1 TE_B ) ( REGF\[29\].RFW.BIT\[30\].OBUF1 TE_B ) ( REGF\[29\].RFW.BIT\[29\].OBUF1 TE_B ) ( REGF\[29\].RFW.BIT\[28\].OBUF1 TE_B ) ( REGF\[29\].RFW.BIT\[27\].OBUF1 TE_B ) ( REGF\[29\].RFW.BIT\[26\].OBUF1 TE_B )
      ( REGF\[29\].RFW.BIT\[25\].OBUF1 TE_B ) ( REGF\[29\].RFW.BIT\[24\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[29\].RFW.SEL2 ( REGF\[29\].RFW.INV2\[3\] A ) ( REGF\[29\].RFW.INV2\[2\] A ) ( REGF\[29\].RFW.INV2\[1\] A ) ( REGF\[29\].RFW.INV2\[0\] A ) ( DEC1.D3.AND5 X ) + USE SIGNAL ;
    - REGF\[29\].RFW.SEL2_B\[0\] ( REGF\[29\].RFW.INV2\[0\] Y ) ( REGF\[29\].RFW.BIT\[7\].OBUF2 TE_B ) ( REGF\[29\].RFW.BIT\[6\].OBUF2 TE_B ) ( REGF\[29\].RFW.BIT\[5\].OBUF2 TE_B ) ( REGF\[29\].RFW.BIT\[4\].OBUF2 TE_B ) ( REGF\[29\].RFW.BIT\[3\].OBUF2 TE_B ) ( REGF\[29\].RFW.BIT\[2\].OBUF2 TE_B )
      ( REGF\[29\].RFW.BIT\[1\].OBUF2 TE_B ) ( REGF\[29\].RFW.BIT\[0\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[29\].RFW.SEL2_B\[1\] ( REGF\[29\].RFW.INV2\[1\] Y ) ( REGF\[29\].RFW.BIT\[9\].OBUF2 TE_B ) ( REGF\[29\].RFW.BIT\[8\].OBUF2 TE_B ) ( REGF\[29\].RFW.BIT\[15\].OBUF2 TE_B ) ( REGF\[29\].RFW.BIT\[14\].OBUF2 TE_B ) ( REGF\[29\].RFW.BIT\[13\].OBUF2 TE_B ) ( REGF\[29\].RFW.BIT\[12\].OBUF2 TE_B )
      ( REGF\[29\].RFW.BIT\[11\].OBUF2 TE_B ) ( REGF\[29\].RFW.BIT\[10\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[29\].RFW.SEL2_B\[2\] ( REGF\[29\].RFW.INV2\[2\] Y ) ( REGF\[29\].RFW.BIT\[23\].OBUF2 TE_B ) ( REGF\[29\].RFW.BIT\[22\].OBUF2 TE_B ) ( REGF\[29\].RFW.BIT\[21\].OBUF2 TE_B ) ( REGF\[29\].RFW.BIT\[20\].OBUF2 TE_B ) ( REGF\[29\].RFW.BIT\[19\].OBUF2 TE_B ) ( REGF\[29\].RFW.BIT\[18\].OBUF2 TE_B )
      ( REGF\[29\].RFW.BIT\[17\].OBUF2 TE_B ) ( REGF\[29\].RFW.BIT\[16\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[29\].RFW.SEL2_B\[3\] ( REGF\[29\].RFW.INV2\[3\] Y ) ( REGF\[29\].RFW.BIT\[31\].OBUF2 TE_B ) ( REGF\[29\].RFW.BIT\[30\].OBUF2 TE_B ) ( REGF\[29\].RFW.BIT\[29\].OBUF2 TE_B ) ( REGF\[29\].RFW.BIT\[28\].OBUF2 TE_B ) ( REGF\[29\].RFW.BIT\[27\].OBUF2 TE_B ) ( REGF\[29\].RFW.BIT\[26\].OBUF2 TE_B )
      ( REGF\[29\].RFW.BIT\[25\].OBUF2 TE_B ) ( REGF\[29\].RFW.BIT\[24\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[29\].RFW.SELW ( REGF\[29\].RFW.CGAND A ) ( DEC2.D3.AND5 X ) + USE SIGNAL ;
    - REGF\[29\].RFW.q_wire\[0\] ( REGF\[29\].RFW.BIT\[0\].OBUF2 A ) ( REGF\[29\].RFW.BIT\[0\].OBUF1 A ) ( REGF\[29\].RFW.BIT\[0\].FF Q ) + USE SIGNAL ;
    - REGF\[29\].RFW.q_wire\[10\] ( REGF\[29\].RFW.BIT\[10\].OBUF2 A ) ( REGF\[29\].RFW.BIT\[10\].OBUF1 A ) ( REGF\[29\].RFW.BIT\[10\].FF Q ) + USE SIGNAL ;
    - REGF\[29\].RFW.q_wire\[11\] ( REGF\[29\].RFW.BIT\[11\].OBUF2 A ) ( REGF\[29\].RFW.BIT\[11\].OBUF1 A ) ( REGF\[29\].RFW.BIT\[11\].FF Q ) + USE SIGNAL ;
    - REGF\[29\].RFW.q_wire\[12\] ( REGF\[29\].RFW.BIT\[12\].OBUF2 A ) ( REGF\[29\].RFW.BIT\[12\].OBUF1 A ) ( REGF\[29\].RFW.BIT\[12\].FF Q ) + USE SIGNAL ;
    - REGF\[29\].RFW.q_wire\[13\] ( REGF\[29\].RFW.BIT\[13\].OBUF2 A ) ( REGF\[29\].RFW.BIT\[13\].OBUF1 A ) ( REGF\[29\].RFW.BIT\[13\].FF Q ) + USE SIGNAL ;
    - REGF\[29\].RFW.q_wire\[14\] ( REGF\[29\].RFW.BIT\[14\].OBUF2 A ) ( REGF\[29\].RFW.BIT\[14\].OBUF1 A ) ( REGF\[29\].RFW.BIT\[14\].FF Q ) + USE SIGNAL ;
    - REGF\[29\].RFW.q_wire\[15\] ( REGF\[29\].RFW.BIT\[15\].OBUF2 A ) ( REGF\[29\].RFW.BIT\[15\].OBUF1 A ) ( REGF\[29\].RFW.BIT\[15\].FF Q ) + USE SIGNAL ;
    - REGF\[29\].RFW.q_wire\[16\] ( REGF\[29\].RFW.BIT\[16\].OBUF2 A ) ( REGF\[29\].RFW.BIT\[16\].OBUF1 A ) ( REGF\[29\].RFW.BIT\[16\].FF Q ) + USE SIGNAL ;
    - REGF\[29\].RFW.q_wire\[17\] ( REGF\[29\].RFW.BIT\[17\].OBUF2 A ) ( REGF\[29\].RFW.BIT\[17\].OBUF1 A ) ( REGF\[29\].RFW.BIT\[17\].FF Q ) + USE SIGNAL ;
    - REGF\[29\].RFW.q_wire\[18\] ( REGF\[29\].RFW.BIT\[18\].OBUF2 A ) ( REGF\[29\].RFW.BIT\[18\].OBUF1 A ) ( REGF\[29\].RFW.BIT\[18\].FF Q ) + USE SIGNAL ;
    - REGF\[29\].RFW.q_wire\[19\] ( REGF\[29\].RFW.BIT\[19\].OBUF2 A ) ( REGF\[29\].RFW.BIT\[19\].OBUF1 A ) ( REGF\[29\].RFW.BIT\[19\].FF Q ) + USE SIGNAL ;
    - REGF\[29\].RFW.q_wire\[1\] ( REGF\[29\].RFW.BIT\[1\].OBUF2 A ) ( REGF\[29\].RFW.BIT\[1\].OBUF1 A ) ( REGF\[29\].RFW.BIT\[1\].FF Q ) + USE SIGNAL ;
    - REGF\[29\].RFW.q_wire\[20\] ( REGF\[29\].RFW.BIT\[20\].OBUF2 A ) ( REGF\[29\].RFW.BIT\[20\].OBUF1 A ) ( REGF\[29\].RFW.BIT\[20\].FF Q ) + USE SIGNAL ;
    - REGF\[29\].RFW.q_wire\[21\] ( REGF\[29\].RFW.BIT\[21\].OBUF2 A ) ( REGF\[29\].RFW.BIT\[21\].OBUF1 A ) ( REGF\[29\].RFW.BIT\[21\].FF Q ) + USE SIGNAL ;
    - REGF\[29\].RFW.q_wire\[22\] ( REGF\[29\].RFW.BIT\[22\].OBUF2 A ) ( REGF\[29\].RFW.BIT\[22\].OBUF1 A ) ( REGF\[29\].RFW.BIT\[22\].FF Q ) + USE SIGNAL ;
    - REGF\[29\].RFW.q_wire\[23\] ( REGF\[29\].RFW.BIT\[23\].OBUF2 A ) ( REGF\[29\].RFW.BIT\[23\].OBUF1 A ) ( REGF\[29\].RFW.BIT\[23\].FF Q ) + USE SIGNAL ;
    - REGF\[29\].RFW.q_wire\[24\] ( REGF\[29\].RFW.BIT\[24\].OBUF2 A ) ( REGF\[29\].RFW.BIT\[24\].OBUF1 A ) ( REGF\[29\].RFW.BIT\[24\].FF Q ) + USE SIGNAL ;
    - REGF\[29\].RFW.q_wire\[25\] ( REGF\[29\].RFW.BIT\[25\].OBUF2 A ) ( REGF\[29\].RFW.BIT\[25\].OBUF1 A ) ( REGF\[29\].RFW.BIT\[25\].FF Q ) + USE SIGNAL ;
    - REGF\[29\].RFW.q_wire\[26\] ( REGF\[29\].RFW.BIT\[26\].OBUF2 A ) ( REGF\[29\].RFW.BIT\[26\].OBUF1 A ) ( REGF\[29\].RFW.BIT\[26\].FF Q ) + USE SIGNAL ;
    - REGF\[29\].RFW.q_wire\[27\] ( REGF\[29\].RFW.BIT\[27\].OBUF2 A ) ( REGF\[29\].RFW.BIT\[27\].OBUF1 A ) ( REGF\[29\].RFW.BIT\[27\].FF Q ) + USE SIGNAL ;
    - REGF\[29\].RFW.q_wire\[28\] ( REGF\[29\].RFW.BIT\[28\].OBUF2 A ) ( REGF\[29\].RFW.BIT\[28\].OBUF1 A ) ( REGF\[29\].RFW.BIT\[28\].FF Q ) + USE SIGNAL ;
    - REGF\[29\].RFW.q_wire\[29\] ( REGF\[29\].RFW.BIT\[29\].OBUF2 A ) ( REGF\[29\].RFW.BIT\[29\].OBUF1 A ) ( REGF\[29\].RFW.BIT\[29\].FF Q ) + USE SIGNAL ;
    - REGF\[29\].RFW.q_wire\[2\] ( REGF\[29\].RFW.BIT\[2\].OBUF2 A ) ( REGF\[29\].RFW.BIT\[2\].OBUF1 A ) ( REGF\[29\].RFW.BIT\[2\].FF Q ) + USE SIGNAL ;
    - REGF\[29\].RFW.q_wire\[30\] ( REGF\[29\].RFW.BIT\[30\].OBUF2 A ) ( REGF\[29\].RFW.BIT\[30\].OBUF1 A ) ( REGF\[29\].RFW.BIT\[30\].FF Q ) + USE SIGNAL ;
    - REGF\[29\].RFW.q_wire\[31\] ( REGF\[29\].RFW.BIT\[31\].OBUF2 A ) ( REGF\[29\].RFW.BIT\[31\].OBUF1 A ) ( REGF\[29\].RFW.BIT\[31\].FF Q ) + USE SIGNAL ;
    - REGF\[29\].RFW.q_wire\[3\] ( REGF\[29\].RFW.BIT\[3\].OBUF2 A ) ( REGF\[29\].RFW.BIT\[3\].OBUF1 A ) ( REGF\[29\].RFW.BIT\[3\].FF Q ) + USE SIGNAL ;
    - REGF\[29\].RFW.q_wire\[4\] ( REGF\[29\].RFW.BIT\[4\].OBUF2 A ) ( REGF\[29\].RFW.BIT\[4\].OBUF1 A ) ( REGF\[29\].RFW.BIT\[4\].FF Q ) + USE SIGNAL ;
    - REGF\[29\].RFW.q_wire\[5\] ( REGF\[29\].RFW.BIT\[5\].OBUF2 A ) ( REGF\[29\].RFW.BIT\[5\].OBUF1 A ) ( REGF\[29\].RFW.BIT\[5\].FF Q ) + USE SIGNAL ;
    - REGF\[29\].RFW.q_wire\[6\] ( REGF\[29\].RFW.BIT\[6\].OBUF2 A ) ( REGF\[29\].RFW.BIT\[6\].OBUF1 A ) ( REGF\[29\].RFW.BIT\[6\].FF Q ) + USE SIGNAL ;
    - REGF\[29\].RFW.q_wire\[7\] ( REGF\[29\].RFW.BIT\[7\].OBUF2 A ) ( REGF\[29\].RFW.BIT\[7\].OBUF1 A ) ( REGF\[29\].RFW.BIT\[7\].FF Q ) + USE SIGNAL ;
    - REGF\[29\].RFW.q_wire\[8\] ( REGF\[29\].RFW.BIT\[8\].OBUF2 A ) ( REGF\[29\].RFW.BIT\[8\].OBUF1 A ) ( REGF\[29\].RFW.BIT\[8\].FF Q ) + USE SIGNAL ;
    - REGF\[29\].RFW.q_wire\[9\] ( REGF\[29\].RFW.BIT\[9\].OBUF2 A ) ( REGF\[29\].RFW.BIT\[9\].OBUF1 A ) ( REGF\[29\].RFW.BIT\[9\].FF Q ) + USE SIGNAL ;
    - REGF\[29\].RFW.we_wire ( REGF\[29\].RFW.CG\[3\] GATE ) ( REGF\[29\].RFW.CG\[2\] GATE ) ( REGF\[29\].RFW.CG\[1\] GATE ) ( REGF\[29\].RFW.CG\[0\] GATE ) ( REGF\[29\].RFW.CGAND X ) + USE SIGNAL ;
    - REGF\[2\].RFW.GCLK\[0\] ( REGF\[2\].RFW.CG\[0\] GCLK ) ( REGF\[2\].RFW.BIT\[7\].FF CLK ) ( REGF\[2\].RFW.BIT\[6\].FF CLK ) ( REGF\[2\].RFW.BIT\[5\].FF CLK ) ( REGF\[2\].RFW.BIT\[4\].FF CLK ) ( REGF\[2\].RFW.BIT\[3\].FF CLK ) ( REGF\[2\].RFW.BIT\[2\].FF CLK )
      ( REGF\[2\].RFW.BIT\[1\].FF CLK ) ( REGF\[2\].RFW.BIT\[0\].FF CLK ) + USE SIGNAL ;
    - REGF\[2\].RFW.GCLK\[1\] ( REGF\[2\].RFW.CG\[1\] GCLK ) ( REGF\[2\].RFW.BIT\[9\].FF CLK ) ( REGF\[2\].RFW.BIT\[8\].FF CLK ) ( REGF\[2\].RFW.BIT\[15\].FF CLK ) ( REGF\[2\].RFW.BIT\[14\].FF CLK ) ( REGF\[2\].RFW.BIT\[13\].FF CLK ) ( REGF\[2\].RFW.BIT\[12\].FF CLK )
      ( REGF\[2\].RFW.BIT\[11\].FF CLK ) ( REGF\[2\].RFW.BIT\[10\].FF CLK ) + USE SIGNAL ;
    - REGF\[2\].RFW.GCLK\[2\] ( REGF\[2\].RFW.CG\[2\] GCLK ) ( REGF\[2\].RFW.BIT\[23\].FF CLK ) ( REGF\[2\].RFW.BIT\[22\].FF CLK ) ( REGF\[2\].RFW.BIT\[21\].FF CLK ) ( REGF\[2\].RFW.BIT\[20\].FF CLK ) ( REGF\[2\].RFW.BIT\[19\].FF CLK ) ( REGF\[2\].RFW.BIT\[18\].FF CLK )
      ( REGF\[2\].RFW.BIT\[17\].FF CLK ) ( REGF\[2\].RFW.BIT\[16\].FF CLK ) + USE SIGNAL ;
    - REGF\[2\].RFW.GCLK\[3\] ( REGF\[2\].RFW.CG\[3\] GCLK ) ( REGF\[2\].RFW.BIT\[31\].FF CLK ) ( REGF\[2\].RFW.BIT\[30\].FF CLK ) ( REGF\[2\].RFW.BIT\[29\].FF CLK ) ( REGF\[2\].RFW.BIT\[28\].FF CLK ) ( REGF\[2\].RFW.BIT\[27\].FF CLK ) ( REGF\[2\].RFW.BIT\[26\].FF CLK )
      ( REGF\[2\].RFW.BIT\[25\].FF CLK ) ( REGF\[2\].RFW.BIT\[24\].FF CLK ) + USE SIGNAL ;
    - REGF\[2\].RFW.SEL1 ( REGF\[2\].RFW.INV1\[3\] A ) ( REGF\[2\].RFW.INV1\[2\] A ) ( REGF\[2\].RFW.INV1\[1\] A ) ( REGF\[2\].RFW.INV1\[0\] A ) ( DEC0.D0.AND2 X ) + USE SIGNAL ;
    - REGF\[2\].RFW.SEL1_B\[0\] ( REGF\[2\].RFW.INV1\[0\] Y ) ( REGF\[2\].RFW.BIT\[7\].OBUF1 TE_B ) ( REGF\[2\].RFW.BIT\[6\].OBUF1 TE_B ) ( REGF\[2\].RFW.BIT\[5\].OBUF1 TE_B ) ( REGF\[2\].RFW.BIT\[4\].OBUF1 TE_B ) ( REGF\[2\].RFW.BIT\[3\].OBUF1 TE_B ) ( REGF\[2\].RFW.BIT\[2\].OBUF1 TE_B )
      ( REGF\[2\].RFW.BIT\[1\].OBUF1 TE_B ) ( REGF\[2\].RFW.BIT\[0\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[2\].RFW.SEL1_B\[1\] ( REGF\[2\].RFW.INV1\[1\] Y ) ( REGF\[2\].RFW.BIT\[9\].OBUF1 TE_B ) ( REGF\[2\].RFW.BIT\[8\].OBUF1 TE_B ) ( REGF\[2\].RFW.BIT\[15\].OBUF1 TE_B ) ( REGF\[2\].RFW.BIT\[14\].OBUF1 TE_B ) ( REGF\[2\].RFW.BIT\[13\].OBUF1 TE_B ) ( REGF\[2\].RFW.BIT\[12\].OBUF1 TE_B )
      ( REGF\[2\].RFW.BIT\[11\].OBUF1 TE_B ) ( REGF\[2\].RFW.BIT\[10\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[2\].RFW.SEL1_B\[2\] ( REGF\[2\].RFW.INV1\[2\] Y ) ( REGF\[2\].RFW.BIT\[23\].OBUF1 TE_B ) ( REGF\[2\].RFW.BIT\[22\].OBUF1 TE_B ) ( REGF\[2\].RFW.BIT\[21\].OBUF1 TE_B ) ( REGF\[2\].RFW.BIT\[20\].OBUF1 TE_B ) ( REGF\[2\].RFW.BIT\[19\].OBUF1 TE_B ) ( REGF\[2\].RFW.BIT\[18\].OBUF1 TE_B )
      ( REGF\[2\].RFW.BIT\[17\].OBUF1 TE_B ) ( REGF\[2\].RFW.BIT\[16\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[2\].RFW.SEL1_B\[3\] ( REGF\[2\].RFW.INV1\[3\] Y ) ( REGF\[2\].RFW.BIT\[31\].OBUF1 TE_B ) ( REGF\[2\].RFW.BIT\[30\].OBUF1 TE_B ) ( REGF\[2\].RFW.BIT\[29\].OBUF1 TE_B ) ( REGF\[2\].RFW.BIT\[28\].OBUF1 TE_B ) ( REGF\[2\].RFW.BIT\[27\].OBUF1 TE_B ) ( REGF\[2\].RFW.BIT\[26\].OBUF1 TE_B )
      ( REGF\[2\].RFW.BIT\[25\].OBUF1 TE_B ) ( REGF\[2\].RFW.BIT\[24\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[2\].RFW.SEL2 ( REGF\[2\].RFW.INV2\[3\] A ) ( REGF\[2\].RFW.INV2\[2\] A ) ( REGF\[2\].RFW.INV2\[1\] A ) ( REGF\[2\].RFW.INV2\[0\] A ) ( DEC1.D0.AND2 X ) + USE SIGNAL ;
    - REGF\[2\].RFW.SEL2_B\[0\] ( REGF\[2\].RFW.INV2\[0\] Y ) ( REGF\[2\].RFW.BIT\[7\].OBUF2 TE_B ) ( REGF\[2\].RFW.BIT\[6\].OBUF2 TE_B ) ( REGF\[2\].RFW.BIT\[5\].OBUF2 TE_B ) ( REGF\[2\].RFW.BIT\[4\].OBUF2 TE_B ) ( REGF\[2\].RFW.BIT\[3\].OBUF2 TE_B ) ( REGF\[2\].RFW.BIT\[2\].OBUF2 TE_B )
      ( REGF\[2\].RFW.BIT\[1\].OBUF2 TE_B ) ( REGF\[2\].RFW.BIT\[0\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[2\].RFW.SEL2_B\[1\] ( REGF\[2\].RFW.INV2\[1\] Y ) ( REGF\[2\].RFW.BIT\[9\].OBUF2 TE_B ) ( REGF\[2\].RFW.BIT\[8\].OBUF2 TE_B ) ( REGF\[2\].RFW.BIT\[15\].OBUF2 TE_B ) ( REGF\[2\].RFW.BIT\[14\].OBUF2 TE_B ) ( REGF\[2\].RFW.BIT\[13\].OBUF2 TE_B ) ( REGF\[2\].RFW.BIT\[12\].OBUF2 TE_B )
      ( REGF\[2\].RFW.BIT\[11\].OBUF2 TE_B ) ( REGF\[2\].RFW.BIT\[10\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[2\].RFW.SEL2_B\[2\] ( REGF\[2\].RFW.INV2\[2\] Y ) ( REGF\[2\].RFW.BIT\[23\].OBUF2 TE_B ) ( REGF\[2\].RFW.BIT\[22\].OBUF2 TE_B ) ( REGF\[2\].RFW.BIT\[21\].OBUF2 TE_B ) ( REGF\[2\].RFW.BIT\[20\].OBUF2 TE_B ) ( REGF\[2\].RFW.BIT\[19\].OBUF2 TE_B ) ( REGF\[2\].RFW.BIT\[18\].OBUF2 TE_B )
      ( REGF\[2\].RFW.BIT\[17\].OBUF2 TE_B ) ( REGF\[2\].RFW.BIT\[16\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[2\].RFW.SEL2_B\[3\] ( REGF\[2\].RFW.INV2\[3\] Y ) ( REGF\[2\].RFW.BIT\[31\].OBUF2 TE_B ) ( REGF\[2\].RFW.BIT\[30\].OBUF2 TE_B ) ( REGF\[2\].RFW.BIT\[29\].OBUF2 TE_B ) ( REGF\[2\].RFW.BIT\[28\].OBUF2 TE_B ) ( REGF\[2\].RFW.BIT\[27\].OBUF2 TE_B ) ( REGF\[2\].RFW.BIT\[26\].OBUF2 TE_B )
      ( REGF\[2\].RFW.BIT\[25\].OBUF2 TE_B ) ( REGF\[2\].RFW.BIT\[24\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[2\].RFW.SELW ( REGF\[2\].RFW.CGAND A ) ( DEC2.D0.AND2 X ) + USE SIGNAL ;
    - REGF\[2\].RFW.q_wire\[0\] ( REGF\[2\].RFW.BIT\[0\].OBUF2 A ) ( REGF\[2\].RFW.BIT\[0\].OBUF1 A ) ( REGF\[2\].RFW.BIT\[0\].FF Q ) + USE SIGNAL ;
    - REGF\[2\].RFW.q_wire\[10\] ( REGF\[2\].RFW.BIT\[10\].OBUF2 A ) ( REGF\[2\].RFW.BIT\[10\].OBUF1 A ) ( REGF\[2\].RFW.BIT\[10\].FF Q ) + USE SIGNAL ;
    - REGF\[2\].RFW.q_wire\[11\] ( REGF\[2\].RFW.BIT\[11\].OBUF2 A ) ( REGF\[2\].RFW.BIT\[11\].OBUF1 A ) ( REGF\[2\].RFW.BIT\[11\].FF Q ) + USE SIGNAL ;
    - REGF\[2\].RFW.q_wire\[12\] ( REGF\[2\].RFW.BIT\[12\].OBUF2 A ) ( REGF\[2\].RFW.BIT\[12\].OBUF1 A ) ( REGF\[2\].RFW.BIT\[12\].FF Q ) + USE SIGNAL ;
    - REGF\[2\].RFW.q_wire\[13\] ( REGF\[2\].RFW.BIT\[13\].OBUF2 A ) ( REGF\[2\].RFW.BIT\[13\].OBUF1 A ) ( REGF\[2\].RFW.BIT\[13\].FF Q ) + USE SIGNAL ;
    - REGF\[2\].RFW.q_wire\[14\] ( REGF\[2\].RFW.BIT\[14\].OBUF2 A ) ( REGF\[2\].RFW.BIT\[14\].OBUF1 A ) ( REGF\[2\].RFW.BIT\[14\].FF Q ) + USE SIGNAL ;
    - REGF\[2\].RFW.q_wire\[15\] ( REGF\[2\].RFW.BIT\[15\].OBUF2 A ) ( REGF\[2\].RFW.BIT\[15\].OBUF1 A ) ( REGF\[2\].RFW.BIT\[15\].FF Q ) + USE SIGNAL ;
    - REGF\[2\].RFW.q_wire\[16\] ( REGF\[2\].RFW.BIT\[16\].OBUF2 A ) ( REGF\[2\].RFW.BIT\[16\].OBUF1 A ) ( REGF\[2\].RFW.BIT\[16\].FF Q ) + USE SIGNAL ;
    - REGF\[2\].RFW.q_wire\[17\] ( REGF\[2\].RFW.BIT\[17\].OBUF2 A ) ( REGF\[2\].RFW.BIT\[17\].OBUF1 A ) ( REGF\[2\].RFW.BIT\[17\].FF Q ) + USE SIGNAL ;
    - REGF\[2\].RFW.q_wire\[18\] ( REGF\[2\].RFW.BIT\[18\].OBUF2 A ) ( REGF\[2\].RFW.BIT\[18\].OBUF1 A ) ( REGF\[2\].RFW.BIT\[18\].FF Q ) + USE SIGNAL ;
    - REGF\[2\].RFW.q_wire\[19\] ( REGF\[2\].RFW.BIT\[19\].OBUF2 A ) ( REGF\[2\].RFW.BIT\[19\].OBUF1 A ) ( REGF\[2\].RFW.BIT\[19\].FF Q ) + USE SIGNAL ;
    - REGF\[2\].RFW.q_wire\[1\] ( REGF\[2\].RFW.BIT\[1\].OBUF2 A ) ( REGF\[2\].RFW.BIT\[1\].OBUF1 A ) ( REGF\[2\].RFW.BIT\[1\].FF Q ) + USE SIGNAL ;
    - REGF\[2\].RFW.q_wire\[20\] ( REGF\[2\].RFW.BIT\[20\].OBUF2 A ) ( REGF\[2\].RFW.BIT\[20\].OBUF1 A ) ( REGF\[2\].RFW.BIT\[20\].FF Q ) + USE SIGNAL ;
    - REGF\[2\].RFW.q_wire\[21\] ( REGF\[2\].RFW.BIT\[21\].OBUF2 A ) ( REGF\[2\].RFW.BIT\[21\].OBUF1 A ) ( REGF\[2\].RFW.BIT\[21\].FF Q ) + USE SIGNAL ;
    - REGF\[2\].RFW.q_wire\[22\] ( REGF\[2\].RFW.BIT\[22\].OBUF2 A ) ( REGF\[2\].RFW.BIT\[22\].OBUF1 A ) ( REGF\[2\].RFW.BIT\[22\].FF Q ) + USE SIGNAL ;
    - REGF\[2\].RFW.q_wire\[23\] ( REGF\[2\].RFW.BIT\[23\].OBUF2 A ) ( REGF\[2\].RFW.BIT\[23\].OBUF1 A ) ( REGF\[2\].RFW.BIT\[23\].FF Q ) + USE SIGNAL ;
    - REGF\[2\].RFW.q_wire\[24\] ( REGF\[2\].RFW.BIT\[24\].OBUF2 A ) ( REGF\[2\].RFW.BIT\[24\].OBUF1 A ) ( REGF\[2\].RFW.BIT\[24\].FF Q ) + USE SIGNAL ;
    - REGF\[2\].RFW.q_wire\[25\] ( REGF\[2\].RFW.BIT\[25\].OBUF2 A ) ( REGF\[2\].RFW.BIT\[25\].OBUF1 A ) ( REGF\[2\].RFW.BIT\[25\].FF Q ) + USE SIGNAL ;
    - REGF\[2\].RFW.q_wire\[26\] ( REGF\[2\].RFW.BIT\[26\].OBUF2 A ) ( REGF\[2\].RFW.BIT\[26\].OBUF1 A ) ( REGF\[2\].RFW.BIT\[26\].FF Q ) + USE SIGNAL ;
    - REGF\[2\].RFW.q_wire\[27\] ( REGF\[2\].RFW.BIT\[27\].OBUF2 A ) ( REGF\[2\].RFW.BIT\[27\].OBUF1 A ) ( REGF\[2\].RFW.BIT\[27\].FF Q ) + USE SIGNAL ;
    - REGF\[2\].RFW.q_wire\[28\] ( REGF\[2\].RFW.BIT\[28\].OBUF2 A ) ( REGF\[2\].RFW.BIT\[28\].OBUF1 A ) ( REGF\[2\].RFW.BIT\[28\].FF Q ) + USE SIGNAL ;
    - REGF\[2\].RFW.q_wire\[29\] ( REGF\[2\].RFW.BIT\[29\].OBUF2 A ) ( REGF\[2\].RFW.BIT\[29\].OBUF1 A ) ( REGF\[2\].RFW.BIT\[29\].FF Q ) + USE SIGNAL ;
    - REGF\[2\].RFW.q_wire\[2\] ( REGF\[2\].RFW.BIT\[2\].OBUF2 A ) ( REGF\[2\].RFW.BIT\[2\].OBUF1 A ) ( REGF\[2\].RFW.BIT\[2\].FF Q ) + USE SIGNAL ;
    - REGF\[2\].RFW.q_wire\[30\] ( REGF\[2\].RFW.BIT\[30\].OBUF2 A ) ( REGF\[2\].RFW.BIT\[30\].OBUF1 A ) ( REGF\[2\].RFW.BIT\[30\].FF Q ) + USE SIGNAL ;
    - REGF\[2\].RFW.q_wire\[31\] ( REGF\[2\].RFW.BIT\[31\].OBUF2 A ) ( REGF\[2\].RFW.BIT\[31\].OBUF1 A ) ( REGF\[2\].RFW.BIT\[31\].FF Q ) + USE SIGNAL ;
    - REGF\[2\].RFW.q_wire\[3\] ( REGF\[2\].RFW.BIT\[3\].OBUF2 A ) ( REGF\[2\].RFW.BIT\[3\].OBUF1 A ) ( REGF\[2\].RFW.BIT\[3\].FF Q ) + USE SIGNAL ;
    - REGF\[2\].RFW.q_wire\[4\] ( REGF\[2\].RFW.BIT\[4\].OBUF2 A ) ( REGF\[2\].RFW.BIT\[4\].OBUF1 A ) ( REGF\[2\].RFW.BIT\[4\].FF Q ) + USE SIGNAL ;
    - REGF\[2\].RFW.q_wire\[5\] ( REGF\[2\].RFW.BIT\[5\].OBUF2 A ) ( REGF\[2\].RFW.BIT\[5\].OBUF1 A ) ( REGF\[2\].RFW.BIT\[5\].FF Q ) + USE SIGNAL ;
    - REGF\[2\].RFW.q_wire\[6\] ( REGF\[2\].RFW.BIT\[6\].OBUF2 A ) ( REGF\[2\].RFW.BIT\[6\].OBUF1 A ) ( REGF\[2\].RFW.BIT\[6\].FF Q ) + USE SIGNAL ;
    - REGF\[2\].RFW.q_wire\[7\] ( REGF\[2\].RFW.BIT\[7\].OBUF2 A ) ( REGF\[2\].RFW.BIT\[7\].OBUF1 A ) ( REGF\[2\].RFW.BIT\[7\].FF Q ) + USE SIGNAL ;
    - REGF\[2\].RFW.q_wire\[8\] ( REGF\[2\].RFW.BIT\[8\].OBUF2 A ) ( REGF\[2\].RFW.BIT\[8\].OBUF1 A ) ( REGF\[2\].RFW.BIT\[8\].FF Q ) + USE SIGNAL ;
    - REGF\[2\].RFW.q_wire\[9\] ( REGF\[2\].RFW.BIT\[9\].OBUF2 A ) ( REGF\[2\].RFW.BIT\[9\].OBUF1 A ) ( REGF\[2\].RFW.BIT\[9\].FF Q ) + USE SIGNAL ;
    - REGF\[2\].RFW.we_wire ( REGF\[2\].RFW.CG\[3\] GATE ) ( REGF\[2\].RFW.CG\[2\] GATE ) ( REGF\[2\].RFW.CG\[1\] GATE ) ( REGF\[2\].RFW.CG\[0\] GATE ) ( REGF\[2\].RFW.CGAND X ) + USE SIGNAL ;
    - REGF\[30\].RFW.GCLK\[0\] ( REGF\[30\].RFW.CG\[0\] GCLK ) ( REGF\[30\].RFW.BIT\[7\].FF CLK ) ( REGF\[30\].RFW.BIT\[6\].FF CLK ) ( REGF\[30\].RFW.BIT\[5\].FF CLK ) ( REGF\[30\].RFW.BIT\[4\].FF CLK ) ( REGF\[30\].RFW.BIT\[3\].FF CLK ) ( REGF\[30\].RFW.BIT\[2\].FF CLK )
      ( REGF\[30\].RFW.BIT\[1\].FF CLK ) ( REGF\[30\].RFW.BIT\[0\].FF CLK ) + USE SIGNAL ;
    - REGF\[30\].RFW.GCLK\[1\] ( REGF\[30\].RFW.CG\[1\] GCLK ) ( REGF\[30\].RFW.BIT\[9\].FF CLK ) ( REGF\[30\].RFW.BIT\[8\].FF CLK ) ( REGF\[30\].RFW.BIT\[15\].FF CLK ) ( REGF\[30\].RFW.BIT\[14\].FF CLK ) ( REGF\[30\].RFW.BIT\[13\].FF CLK ) ( REGF\[30\].RFW.BIT\[12\].FF CLK )
      ( REGF\[30\].RFW.BIT\[11\].FF CLK ) ( REGF\[30\].RFW.BIT\[10\].FF CLK ) + USE SIGNAL ;
    - REGF\[30\].RFW.GCLK\[2\] ( REGF\[30\].RFW.CG\[2\] GCLK ) ( REGF\[30\].RFW.BIT\[23\].FF CLK ) ( REGF\[30\].RFW.BIT\[22\].FF CLK ) ( REGF\[30\].RFW.BIT\[21\].FF CLK ) ( REGF\[30\].RFW.BIT\[20\].FF CLK ) ( REGF\[30\].RFW.BIT\[19\].FF CLK ) ( REGF\[30\].RFW.BIT\[18\].FF CLK )
      ( REGF\[30\].RFW.BIT\[17\].FF CLK ) ( REGF\[30\].RFW.BIT\[16\].FF CLK ) + USE SIGNAL ;
    - REGF\[30\].RFW.GCLK\[3\] ( REGF\[30\].RFW.CG\[3\] GCLK ) ( REGF\[30\].RFW.BIT\[31\].FF CLK ) ( REGF\[30\].RFW.BIT\[30\].FF CLK ) ( REGF\[30\].RFW.BIT\[29\].FF CLK ) ( REGF\[30\].RFW.BIT\[28\].FF CLK ) ( REGF\[30\].RFW.BIT\[27\].FF CLK ) ( REGF\[30\].RFW.BIT\[26\].FF CLK )
      ( REGF\[30\].RFW.BIT\[25\].FF CLK ) ( REGF\[30\].RFW.BIT\[24\].FF CLK ) + USE SIGNAL ;
    - REGF\[30\].RFW.SEL1 ( REGF\[30\].RFW.INV1\[3\] A ) ( REGF\[30\].RFW.INV1\[2\] A ) ( REGF\[30\].RFW.INV1\[1\] A ) ( REGF\[30\].RFW.INV1\[0\] A ) ( DEC0.D3.AND6 X ) + USE SIGNAL ;
    - REGF\[30\].RFW.SEL1_B\[0\] ( REGF\[30\].RFW.INV1\[0\] Y ) ( REGF\[30\].RFW.BIT\[7\].OBUF1 TE_B ) ( REGF\[30\].RFW.BIT\[6\].OBUF1 TE_B ) ( REGF\[30\].RFW.BIT\[5\].OBUF1 TE_B ) ( REGF\[30\].RFW.BIT\[4\].OBUF1 TE_B ) ( REGF\[30\].RFW.BIT\[3\].OBUF1 TE_B ) ( REGF\[30\].RFW.BIT\[2\].OBUF1 TE_B )
      ( REGF\[30\].RFW.BIT\[1\].OBUF1 TE_B ) ( REGF\[30\].RFW.BIT\[0\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[30\].RFW.SEL1_B\[1\] ( REGF\[30\].RFW.INV1\[1\] Y ) ( REGF\[30\].RFW.BIT\[9\].OBUF1 TE_B ) ( REGF\[30\].RFW.BIT\[8\].OBUF1 TE_B ) ( REGF\[30\].RFW.BIT\[15\].OBUF1 TE_B ) ( REGF\[30\].RFW.BIT\[14\].OBUF1 TE_B ) ( REGF\[30\].RFW.BIT\[13\].OBUF1 TE_B ) ( REGF\[30\].RFW.BIT\[12\].OBUF1 TE_B )
      ( REGF\[30\].RFW.BIT\[11\].OBUF1 TE_B ) ( REGF\[30\].RFW.BIT\[10\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[30\].RFW.SEL1_B\[2\] ( REGF\[30\].RFW.INV1\[2\] Y ) ( REGF\[30\].RFW.BIT\[23\].OBUF1 TE_B ) ( REGF\[30\].RFW.BIT\[22\].OBUF1 TE_B ) ( REGF\[30\].RFW.BIT\[21\].OBUF1 TE_B ) ( REGF\[30\].RFW.BIT\[20\].OBUF1 TE_B ) ( REGF\[30\].RFW.BIT\[19\].OBUF1 TE_B ) ( REGF\[30\].RFW.BIT\[18\].OBUF1 TE_B )
      ( REGF\[30\].RFW.BIT\[17\].OBUF1 TE_B ) ( REGF\[30\].RFW.BIT\[16\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[30\].RFW.SEL1_B\[3\] ( REGF\[30\].RFW.INV1\[3\] Y ) ( REGF\[30\].RFW.BIT\[31\].OBUF1 TE_B ) ( REGF\[30\].RFW.BIT\[30\].OBUF1 TE_B ) ( REGF\[30\].RFW.BIT\[29\].OBUF1 TE_B ) ( REGF\[30\].RFW.BIT\[28\].OBUF1 TE_B ) ( REGF\[30\].RFW.BIT\[27\].OBUF1 TE_B ) ( REGF\[30\].RFW.BIT\[26\].OBUF1 TE_B )
      ( REGF\[30\].RFW.BIT\[25\].OBUF1 TE_B ) ( REGF\[30\].RFW.BIT\[24\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[30\].RFW.SEL2 ( REGF\[30\].RFW.INV2\[3\] A ) ( REGF\[30\].RFW.INV2\[2\] A ) ( REGF\[30\].RFW.INV2\[1\] A ) ( REGF\[30\].RFW.INV2\[0\] A ) ( DEC1.D3.AND6 X ) + USE SIGNAL ;
    - REGF\[30\].RFW.SEL2_B\[0\] ( REGF\[30\].RFW.INV2\[0\] Y ) ( REGF\[30\].RFW.BIT\[7\].OBUF2 TE_B ) ( REGF\[30\].RFW.BIT\[6\].OBUF2 TE_B ) ( REGF\[30\].RFW.BIT\[5\].OBUF2 TE_B ) ( REGF\[30\].RFW.BIT\[4\].OBUF2 TE_B ) ( REGF\[30\].RFW.BIT\[3\].OBUF2 TE_B ) ( REGF\[30\].RFW.BIT\[2\].OBUF2 TE_B )
      ( REGF\[30\].RFW.BIT\[1\].OBUF2 TE_B ) ( REGF\[30\].RFW.BIT\[0\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[30\].RFW.SEL2_B\[1\] ( REGF\[30\].RFW.INV2\[1\] Y ) ( REGF\[30\].RFW.BIT\[9\].OBUF2 TE_B ) ( REGF\[30\].RFW.BIT\[8\].OBUF2 TE_B ) ( REGF\[30\].RFW.BIT\[15\].OBUF2 TE_B ) ( REGF\[30\].RFW.BIT\[14\].OBUF2 TE_B ) ( REGF\[30\].RFW.BIT\[13\].OBUF2 TE_B ) ( REGF\[30\].RFW.BIT\[12\].OBUF2 TE_B )
      ( REGF\[30\].RFW.BIT\[11\].OBUF2 TE_B ) ( REGF\[30\].RFW.BIT\[10\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[30\].RFW.SEL2_B\[2\] ( REGF\[30\].RFW.INV2\[2\] Y ) ( REGF\[30\].RFW.BIT\[23\].OBUF2 TE_B ) ( REGF\[30\].RFW.BIT\[22\].OBUF2 TE_B ) ( REGF\[30\].RFW.BIT\[21\].OBUF2 TE_B ) ( REGF\[30\].RFW.BIT\[20\].OBUF2 TE_B ) ( REGF\[30\].RFW.BIT\[19\].OBUF2 TE_B ) ( REGF\[30\].RFW.BIT\[18\].OBUF2 TE_B )
      ( REGF\[30\].RFW.BIT\[17\].OBUF2 TE_B ) ( REGF\[30\].RFW.BIT\[16\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[30\].RFW.SEL2_B\[3\] ( REGF\[30\].RFW.INV2\[3\] Y ) ( REGF\[30\].RFW.BIT\[31\].OBUF2 TE_B ) ( REGF\[30\].RFW.BIT\[30\].OBUF2 TE_B ) ( REGF\[30\].RFW.BIT\[29\].OBUF2 TE_B ) ( REGF\[30\].RFW.BIT\[28\].OBUF2 TE_B ) ( REGF\[30\].RFW.BIT\[27\].OBUF2 TE_B ) ( REGF\[30\].RFW.BIT\[26\].OBUF2 TE_B )
      ( REGF\[30\].RFW.BIT\[25\].OBUF2 TE_B ) ( REGF\[30\].RFW.BIT\[24\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[30\].RFW.SELW ( REGF\[30\].RFW.CGAND A ) ( DEC2.D3.AND6 X ) + USE SIGNAL ;
    - REGF\[30\].RFW.q_wire\[0\] ( REGF\[30\].RFW.BIT\[0\].OBUF2 A ) ( REGF\[30\].RFW.BIT\[0\].OBUF1 A ) ( REGF\[30\].RFW.BIT\[0\].FF Q ) + USE SIGNAL ;
    - REGF\[30\].RFW.q_wire\[10\] ( REGF\[30\].RFW.BIT\[10\].OBUF2 A ) ( REGF\[30\].RFW.BIT\[10\].OBUF1 A ) ( REGF\[30\].RFW.BIT\[10\].FF Q ) + USE SIGNAL ;
    - REGF\[30\].RFW.q_wire\[11\] ( REGF\[30\].RFW.BIT\[11\].OBUF2 A ) ( REGF\[30\].RFW.BIT\[11\].OBUF1 A ) ( REGF\[30\].RFW.BIT\[11\].FF Q ) + USE SIGNAL ;
    - REGF\[30\].RFW.q_wire\[12\] ( REGF\[30\].RFW.BIT\[12\].OBUF2 A ) ( REGF\[30\].RFW.BIT\[12\].OBUF1 A ) ( REGF\[30\].RFW.BIT\[12\].FF Q ) + USE SIGNAL ;
    - REGF\[30\].RFW.q_wire\[13\] ( REGF\[30\].RFW.BIT\[13\].OBUF2 A ) ( REGF\[30\].RFW.BIT\[13\].OBUF1 A ) ( REGF\[30\].RFW.BIT\[13\].FF Q ) + USE SIGNAL ;
    - REGF\[30\].RFW.q_wire\[14\] ( REGF\[30\].RFW.BIT\[14\].OBUF2 A ) ( REGF\[30\].RFW.BIT\[14\].OBUF1 A ) ( REGF\[30\].RFW.BIT\[14\].FF Q ) + USE SIGNAL ;
    - REGF\[30\].RFW.q_wire\[15\] ( REGF\[30\].RFW.BIT\[15\].OBUF2 A ) ( REGF\[30\].RFW.BIT\[15\].OBUF1 A ) ( REGF\[30\].RFW.BIT\[15\].FF Q ) + USE SIGNAL ;
    - REGF\[30\].RFW.q_wire\[16\] ( REGF\[30\].RFW.BIT\[16\].OBUF2 A ) ( REGF\[30\].RFW.BIT\[16\].OBUF1 A ) ( REGF\[30\].RFW.BIT\[16\].FF Q ) + USE SIGNAL ;
    - REGF\[30\].RFW.q_wire\[17\] ( REGF\[30\].RFW.BIT\[17\].OBUF2 A ) ( REGF\[30\].RFW.BIT\[17\].OBUF1 A ) ( REGF\[30\].RFW.BIT\[17\].FF Q ) + USE SIGNAL ;
    - REGF\[30\].RFW.q_wire\[18\] ( REGF\[30\].RFW.BIT\[18\].OBUF2 A ) ( REGF\[30\].RFW.BIT\[18\].OBUF1 A ) ( REGF\[30\].RFW.BIT\[18\].FF Q ) + USE SIGNAL ;
    - REGF\[30\].RFW.q_wire\[19\] ( REGF\[30\].RFW.BIT\[19\].OBUF2 A ) ( REGF\[30\].RFW.BIT\[19\].OBUF1 A ) ( REGF\[30\].RFW.BIT\[19\].FF Q ) + USE SIGNAL ;
    - REGF\[30\].RFW.q_wire\[1\] ( REGF\[30\].RFW.BIT\[1\].OBUF2 A ) ( REGF\[30\].RFW.BIT\[1\].OBUF1 A ) ( REGF\[30\].RFW.BIT\[1\].FF Q ) + USE SIGNAL ;
    - REGF\[30\].RFW.q_wire\[20\] ( REGF\[30\].RFW.BIT\[20\].OBUF2 A ) ( REGF\[30\].RFW.BIT\[20\].OBUF1 A ) ( REGF\[30\].RFW.BIT\[20\].FF Q ) + USE SIGNAL ;
    - REGF\[30\].RFW.q_wire\[21\] ( REGF\[30\].RFW.BIT\[21\].OBUF2 A ) ( REGF\[30\].RFW.BIT\[21\].OBUF1 A ) ( REGF\[30\].RFW.BIT\[21\].FF Q ) + USE SIGNAL ;
    - REGF\[30\].RFW.q_wire\[22\] ( REGF\[30\].RFW.BIT\[22\].OBUF2 A ) ( REGF\[30\].RFW.BIT\[22\].OBUF1 A ) ( REGF\[30\].RFW.BIT\[22\].FF Q ) + USE SIGNAL ;
    - REGF\[30\].RFW.q_wire\[23\] ( REGF\[30\].RFW.BIT\[23\].OBUF2 A ) ( REGF\[30\].RFW.BIT\[23\].OBUF1 A ) ( REGF\[30\].RFW.BIT\[23\].FF Q ) + USE SIGNAL ;
    - REGF\[30\].RFW.q_wire\[24\] ( REGF\[30\].RFW.BIT\[24\].OBUF2 A ) ( REGF\[30\].RFW.BIT\[24\].OBUF1 A ) ( REGF\[30\].RFW.BIT\[24\].FF Q ) + USE SIGNAL ;
    - REGF\[30\].RFW.q_wire\[25\] ( REGF\[30\].RFW.BIT\[25\].OBUF2 A ) ( REGF\[30\].RFW.BIT\[25\].OBUF1 A ) ( REGF\[30\].RFW.BIT\[25\].FF Q ) + USE SIGNAL ;
    - REGF\[30\].RFW.q_wire\[26\] ( REGF\[30\].RFW.BIT\[26\].OBUF2 A ) ( REGF\[30\].RFW.BIT\[26\].OBUF1 A ) ( REGF\[30\].RFW.BIT\[26\].FF Q ) + USE SIGNAL ;
    - REGF\[30\].RFW.q_wire\[27\] ( REGF\[30\].RFW.BIT\[27\].OBUF2 A ) ( REGF\[30\].RFW.BIT\[27\].OBUF1 A ) ( REGF\[30\].RFW.BIT\[27\].FF Q ) + USE SIGNAL ;
    - REGF\[30\].RFW.q_wire\[28\] ( REGF\[30\].RFW.BIT\[28\].OBUF2 A ) ( REGF\[30\].RFW.BIT\[28\].OBUF1 A ) ( REGF\[30\].RFW.BIT\[28\].FF Q ) + USE SIGNAL ;
    - REGF\[30\].RFW.q_wire\[29\] ( REGF\[30\].RFW.BIT\[29\].OBUF2 A ) ( REGF\[30\].RFW.BIT\[29\].OBUF1 A ) ( REGF\[30\].RFW.BIT\[29\].FF Q ) + USE SIGNAL ;
    - REGF\[30\].RFW.q_wire\[2\] ( REGF\[30\].RFW.BIT\[2\].OBUF2 A ) ( REGF\[30\].RFW.BIT\[2\].OBUF1 A ) ( REGF\[30\].RFW.BIT\[2\].FF Q ) + USE SIGNAL ;
    - REGF\[30\].RFW.q_wire\[30\] ( REGF\[30\].RFW.BIT\[30\].OBUF2 A ) ( REGF\[30\].RFW.BIT\[30\].OBUF1 A ) ( REGF\[30\].RFW.BIT\[30\].FF Q ) + USE SIGNAL ;
    - REGF\[30\].RFW.q_wire\[31\] ( REGF\[30\].RFW.BIT\[31\].OBUF2 A ) ( REGF\[30\].RFW.BIT\[31\].OBUF1 A ) ( REGF\[30\].RFW.BIT\[31\].FF Q ) + USE SIGNAL ;
    - REGF\[30\].RFW.q_wire\[3\] ( REGF\[30\].RFW.BIT\[3\].OBUF2 A ) ( REGF\[30\].RFW.BIT\[3\].OBUF1 A ) ( REGF\[30\].RFW.BIT\[3\].FF Q ) + USE SIGNAL ;
    - REGF\[30\].RFW.q_wire\[4\] ( REGF\[30\].RFW.BIT\[4\].OBUF2 A ) ( REGF\[30\].RFW.BIT\[4\].OBUF1 A ) ( REGF\[30\].RFW.BIT\[4\].FF Q ) + USE SIGNAL ;
    - REGF\[30\].RFW.q_wire\[5\] ( REGF\[30\].RFW.BIT\[5\].OBUF2 A ) ( REGF\[30\].RFW.BIT\[5\].OBUF1 A ) ( REGF\[30\].RFW.BIT\[5\].FF Q ) + USE SIGNAL ;
    - REGF\[30\].RFW.q_wire\[6\] ( REGF\[30\].RFW.BIT\[6\].OBUF2 A ) ( REGF\[30\].RFW.BIT\[6\].OBUF1 A ) ( REGF\[30\].RFW.BIT\[6\].FF Q ) + USE SIGNAL ;
    - REGF\[30\].RFW.q_wire\[7\] ( REGF\[30\].RFW.BIT\[7\].OBUF2 A ) ( REGF\[30\].RFW.BIT\[7\].OBUF1 A ) ( REGF\[30\].RFW.BIT\[7\].FF Q ) + USE SIGNAL ;
    - REGF\[30\].RFW.q_wire\[8\] ( REGF\[30\].RFW.BIT\[8\].OBUF2 A ) ( REGF\[30\].RFW.BIT\[8\].OBUF1 A ) ( REGF\[30\].RFW.BIT\[8\].FF Q ) + USE SIGNAL ;
    - REGF\[30\].RFW.q_wire\[9\] ( REGF\[30\].RFW.BIT\[9\].OBUF2 A ) ( REGF\[30\].RFW.BIT\[9\].OBUF1 A ) ( REGF\[30\].RFW.BIT\[9\].FF Q ) + USE SIGNAL ;
    - REGF\[30\].RFW.we_wire ( REGF\[30\].RFW.CG\[3\] GATE ) ( REGF\[30\].RFW.CG\[2\] GATE ) ( REGF\[30\].RFW.CG\[1\] GATE ) ( REGF\[30\].RFW.CG\[0\] GATE ) ( REGF\[30\].RFW.CGAND X ) + USE SIGNAL ;
    - REGF\[31\].RFW.GCLK\[0\] ( REGF\[31\].RFW.CG\[0\] GCLK ) ( REGF\[31\].RFW.BIT\[7\].FF CLK ) ( REGF\[31\].RFW.BIT\[6\].FF CLK ) ( REGF\[31\].RFW.BIT\[5\].FF CLK ) ( REGF\[31\].RFW.BIT\[4\].FF CLK ) ( REGF\[31\].RFW.BIT\[3\].FF CLK ) ( REGF\[31\].RFW.BIT\[2\].FF CLK )
      ( REGF\[31\].RFW.BIT\[1\].FF CLK ) ( REGF\[31\].RFW.BIT\[0\].FF CLK ) + USE SIGNAL ;
    - REGF\[31\].RFW.GCLK\[1\] ( REGF\[31\].RFW.CG\[1\] GCLK ) ( REGF\[31\].RFW.BIT\[9\].FF CLK ) ( REGF\[31\].RFW.BIT\[8\].FF CLK ) ( REGF\[31\].RFW.BIT\[15\].FF CLK ) ( REGF\[31\].RFW.BIT\[14\].FF CLK ) ( REGF\[31\].RFW.BIT\[13\].FF CLK ) ( REGF\[31\].RFW.BIT\[12\].FF CLK )
      ( REGF\[31\].RFW.BIT\[11\].FF CLK ) ( REGF\[31\].RFW.BIT\[10\].FF CLK ) + USE SIGNAL ;
    - REGF\[31\].RFW.GCLK\[2\] ( REGF\[31\].RFW.CG\[2\] GCLK ) ( REGF\[31\].RFW.BIT\[23\].FF CLK ) ( REGF\[31\].RFW.BIT\[22\].FF CLK ) ( REGF\[31\].RFW.BIT\[21\].FF CLK ) ( REGF\[31\].RFW.BIT\[20\].FF CLK ) ( REGF\[31\].RFW.BIT\[19\].FF CLK ) ( REGF\[31\].RFW.BIT\[18\].FF CLK )
      ( REGF\[31\].RFW.BIT\[17\].FF CLK ) ( REGF\[31\].RFW.BIT\[16\].FF CLK ) + USE SIGNAL ;
    - REGF\[31\].RFW.GCLK\[3\] ( REGF\[31\].RFW.CG\[3\] GCLK ) ( REGF\[31\].RFW.BIT\[31\].FF CLK ) ( REGF\[31\].RFW.BIT\[30\].FF CLK ) ( REGF\[31\].RFW.BIT\[29\].FF CLK ) ( REGF\[31\].RFW.BIT\[28\].FF CLK ) ( REGF\[31\].RFW.BIT\[27\].FF CLK ) ( REGF\[31\].RFW.BIT\[26\].FF CLK )
      ( REGF\[31\].RFW.BIT\[25\].FF CLK ) ( REGF\[31\].RFW.BIT\[24\].FF CLK ) + USE SIGNAL ;
    - REGF\[31\].RFW.SEL1 ( REGF\[31\].RFW.INV1\[3\] A ) ( REGF\[31\].RFW.INV1\[2\] A ) ( REGF\[31\].RFW.INV1\[1\] A ) ( REGF\[31\].RFW.INV1\[0\] A ) ( DEC0.D3.AND7 X ) + USE SIGNAL ;
    - REGF\[31\].RFW.SEL1_B\[0\] ( REGF\[31\].RFW.INV1\[0\] Y ) ( REGF\[31\].RFW.BIT\[7\].OBUF1 TE_B ) ( REGF\[31\].RFW.BIT\[6\].OBUF1 TE_B ) ( REGF\[31\].RFW.BIT\[5\].OBUF1 TE_B ) ( REGF\[31\].RFW.BIT\[4\].OBUF1 TE_B ) ( REGF\[31\].RFW.BIT\[3\].OBUF1 TE_B ) ( REGF\[31\].RFW.BIT\[2\].OBUF1 TE_B )
      ( REGF\[31\].RFW.BIT\[1\].OBUF1 TE_B ) ( REGF\[31\].RFW.BIT\[0\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[31\].RFW.SEL1_B\[1\] ( REGF\[31\].RFW.INV1\[1\] Y ) ( REGF\[31\].RFW.BIT\[9\].OBUF1 TE_B ) ( REGF\[31\].RFW.BIT\[8\].OBUF1 TE_B ) ( REGF\[31\].RFW.BIT\[15\].OBUF1 TE_B ) ( REGF\[31\].RFW.BIT\[14\].OBUF1 TE_B ) ( REGF\[31\].RFW.BIT\[13\].OBUF1 TE_B ) ( REGF\[31\].RFW.BIT\[12\].OBUF1 TE_B )
      ( REGF\[31\].RFW.BIT\[11\].OBUF1 TE_B ) ( REGF\[31\].RFW.BIT\[10\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[31\].RFW.SEL1_B\[2\] ( REGF\[31\].RFW.INV1\[2\] Y ) ( REGF\[31\].RFW.BIT\[23\].OBUF1 TE_B ) ( REGF\[31\].RFW.BIT\[22\].OBUF1 TE_B ) ( REGF\[31\].RFW.BIT\[21\].OBUF1 TE_B ) ( REGF\[31\].RFW.BIT\[20\].OBUF1 TE_B ) ( REGF\[31\].RFW.BIT\[19\].OBUF1 TE_B ) ( REGF\[31\].RFW.BIT\[18\].OBUF1 TE_B )
      ( REGF\[31\].RFW.BIT\[17\].OBUF1 TE_B ) ( REGF\[31\].RFW.BIT\[16\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[31\].RFW.SEL1_B\[3\] ( REGF\[31\].RFW.INV1\[3\] Y ) ( REGF\[31\].RFW.BIT\[31\].OBUF1 TE_B ) ( REGF\[31\].RFW.BIT\[30\].OBUF1 TE_B ) ( REGF\[31\].RFW.BIT\[29\].OBUF1 TE_B ) ( REGF\[31\].RFW.BIT\[28\].OBUF1 TE_B ) ( REGF\[31\].RFW.BIT\[27\].OBUF1 TE_B ) ( REGF\[31\].RFW.BIT\[26\].OBUF1 TE_B )
      ( REGF\[31\].RFW.BIT\[25\].OBUF1 TE_B ) ( REGF\[31\].RFW.BIT\[24\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[31\].RFW.SEL2 ( REGF\[31\].RFW.INV2\[3\] A ) ( REGF\[31\].RFW.INV2\[2\] A ) ( REGF\[31\].RFW.INV2\[1\] A ) ( REGF\[31\].RFW.INV2\[0\] A ) ( DEC1.D3.AND7 X ) + USE SIGNAL ;
    - REGF\[31\].RFW.SEL2_B\[0\] ( REGF\[31\].RFW.INV2\[0\] Y ) ( REGF\[31\].RFW.BIT\[7\].OBUF2 TE_B ) ( REGF\[31\].RFW.BIT\[6\].OBUF2 TE_B ) ( REGF\[31\].RFW.BIT\[5\].OBUF2 TE_B ) ( REGF\[31\].RFW.BIT\[4\].OBUF2 TE_B ) ( REGF\[31\].RFW.BIT\[3\].OBUF2 TE_B ) ( REGF\[31\].RFW.BIT\[2\].OBUF2 TE_B )
      ( REGF\[31\].RFW.BIT\[1\].OBUF2 TE_B ) ( REGF\[31\].RFW.BIT\[0\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[31\].RFW.SEL2_B\[1\] ( REGF\[31\].RFW.INV2\[1\] Y ) ( REGF\[31\].RFW.BIT\[9\].OBUF2 TE_B ) ( REGF\[31\].RFW.BIT\[8\].OBUF2 TE_B ) ( REGF\[31\].RFW.BIT\[15\].OBUF2 TE_B ) ( REGF\[31\].RFW.BIT\[14\].OBUF2 TE_B ) ( REGF\[31\].RFW.BIT\[13\].OBUF2 TE_B ) ( REGF\[31\].RFW.BIT\[12\].OBUF2 TE_B )
      ( REGF\[31\].RFW.BIT\[11\].OBUF2 TE_B ) ( REGF\[31\].RFW.BIT\[10\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[31\].RFW.SEL2_B\[2\] ( REGF\[31\].RFW.INV2\[2\] Y ) ( REGF\[31\].RFW.BIT\[23\].OBUF2 TE_B ) ( REGF\[31\].RFW.BIT\[22\].OBUF2 TE_B ) ( REGF\[31\].RFW.BIT\[21\].OBUF2 TE_B ) ( REGF\[31\].RFW.BIT\[20\].OBUF2 TE_B ) ( REGF\[31\].RFW.BIT\[19\].OBUF2 TE_B ) ( REGF\[31\].RFW.BIT\[18\].OBUF2 TE_B )
      ( REGF\[31\].RFW.BIT\[17\].OBUF2 TE_B ) ( REGF\[31\].RFW.BIT\[16\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[31\].RFW.SEL2_B\[3\] ( REGF\[31\].RFW.INV2\[3\] Y ) ( REGF\[31\].RFW.BIT\[31\].OBUF2 TE_B ) ( REGF\[31\].RFW.BIT\[30\].OBUF2 TE_B ) ( REGF\[31\].RFW.BIT\[29\].OBUF2 TE_B ) ( REGF\[31\].RFW.BIT\[28\].OBUF2 TE_B ) ( REGF\[31\].RFW.BIT\[27\].OBUF2 TE_B ) ( REGF\[31\].RFW.BIT\[26\].OBUF2 TE_B )
      ( REGF\[31\].RFW.BIT\[25\].OBUF2 TE_B ) ( REGF\[31\].RFW.BIT\[24\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[31\].RFW.SELW ( REGF\[31\].RFW.CGAND A ) ( DEC2.D3.AND7 X ) + USE SIGNAL ;
    - REGF\[31\].RFW.q_wire\[0\] ( REGF\[31\].RFW.BIT\[0\].OBUF2 A ) ( REGF\[31\].RFW.BIT\[0\].OBUF1 A ) ( REGF\[31\].RFW.BIT\[0\].FF Q ) + USE SIGNAL ;
    - REGF\[31\].RFW.q_wire\[10\] ( REGF\[31\].RFW.BIT\[10\].OBUF2 A ) ( REGF\[31\].RFW.BIT\[10\].OBUF1 A ) ( REGF\[31\].RFW.BIT\[10\].FF Q ) + USE SIGNAL ;
    - REGF\[31\].RFW.q_wire\[11\] ( REGF\[31\].RFW.BIT\[11\].OBUF2 A ) ( REGF\[31\].RFW.BIT\[11\].OBUF1 A ) ( REGF\[31\].RFW.BIT\[11\].FF Q ) + USE SIGNAL ;
    - REGF\[31\].RFW.q_wire\[12\] ( REGF\[31\].RFW.BIT\[12\].OBUF2 A ) ( REGF\[31\].RFW.BIT\[12\].OBUF1 A ) ( REGF\[31\].RFW.BIT\[12\].FF Q ) + USE SIGNAL ;
    - REGF\[31\].RFW.q_wire\[13\] ( REGF\[31\].RFW.BIT\[13\].OBUF2 A ) ( REGF\[31\].RFW.BIT\[13\].OBUF1 A ) ( REGF\[31\].RFW.BIT\[13\].FF Q ) + USE SIGNAL ;
    - REGF\[31\].RFW.q_wire\[14\] ( REGF\[31\].RFW.BIT\[14\].OBUF2 A ) ( REGF\[31\].RFW.BIT\[14\].OBUF1 A ) ( REGF\[31\].RFW.BIT\[14\].FF Q ) + USE SIGNAL ;
    - REGF\[31\].RFW.q_wire\[15\] ( REGF\[31\].RFW.BIT\[15\].OBUF2 A ) ( REGF\[31\].RFW.BIT\[15\].OBUF1 A ) ( REGF\[31\].RFW.BIT\[15\].FF Q ) + USE SIGNAL ;
    - REGF\[31\].RFW.q_wire\[16\] ( REGF\[31\].RFW.BIT\[16\].OBUF2 A ) ( REGF\[31\].RFW.BIT\[16\].OBUF1 A ) ( REGF\[31\].RFW.BIT\[16\].FF Q ) + USE SIGNAL ;
    - REGF\[31\].RFW.q_wire\[17\] ( REGF\[31\].RFW.BIT\[17\].OBUF2 A ) ( REGF\[31\].RFW.BIT\[17\].OBUF1 A ) ( REGF\[31\].RFW.BIT\[17\].FF Q ) + USE SIGNAL ;
    - REGF\[31\].RFW.q_wire\[18\] ( REGF\[31\].RFW.BIT\[18\].OBUF2 A ) ( REGF\[31\].RFW.BIT\[18\].OBUF1 A ) ( REGF\[31\].RFW.BIT\[18\].FF Q ) + USE SIGNAL ;
    - REGF\[31\].RFW.q_wire\[19\] ( REGF\[31\].RFW.BIT\[19\].OBUF2 A ) ( REGF\[31\].RFW.BIT\[19\].OBUF1 A ) ( REGF\[31\].RFW.BIT\[19\].FF Q ) + USE SIGNAL ;
    - REGF\[31\].RFW.q_wire\[1\] ( REGF\[31\].RFW.BIT\[1\].OBUF2 A ) ( REGF\[31\].RFW.BIT\[1\].OBUF1 A ) ( REGF\[31\].RFW.BIT\[1\].FF Q ) + USE SIGNAL ;
    - REGF\[31\].RFW.q_wire\[20\] ( REGF\[31\].RFW.BIT\[20\].OBUF2 A ) ( REGF\[31\].RFW.BIT\[20\].OBUF1 A ) ( REGF\[31\].RFW.BIT\[20\].FF Q ) + USE SIGNAL ;
    - REGF\[31\].RFW.q_wire\[21\] ( REGF\[31\].RFW.BIT\[21\].OBUF2 A ) ( REGF\[31\].RFW.BIT\[21\].OBUF1 A ) ( REGF\[31\].RFW.BIT\[21\].FF Q ) + USE SIGNAL ;
    - REGF\[31\].RFW.q_wire\[22\] ( REGF\[31\].RFW.BIT\[22\].OBUF2 A ) ( REGF\[31\].RFW.BIT\[22\].OBUF1 A ) ( REGF\[31\].RFW.BIT\[22\].FF Q ) + USE SIGNAL ;
    - REGF\[31\].RFW.q_wire\[23\] ( REGF\[31\].RFW.BIT\[23\].OBUF2 A ) ( REGF\[31\].RFW.BIT\[23\].OBUF1 A ) ( REGF\[31\].RFW.BIT\[23\].FF Q ) + USE SIGNAL ;
    - REGF\[31\].RFW.q_wire\[24\] ( REGF\[31\].RFW.BIT\[24\].OBUF2 A ) ( REGF\[31\].RFW.BIT\[24\].OBUF1 A ) ( REGF\[31\].RFW.BIT\[24\].FF Q ) + USE SIGNAL ;
    - REGF\[31\].RFW.q_wire\[25\] ( REGF\[31\].RFW.BIT\[25\].OBUF2 A ) ( REGF\[31\].RFW.BIT\[25\].OBUF1 A ) ( REGF\[31\].RFW.BIT\[25\].FF Q ) + USE SIGNAL ;
    - REGF\[31\].RFW.q_wire\[26\] ( REGF\[31\].RFW.BIT\[26\].OBUF2 A ) ( REGF\[31\].RFW.BIT\[26\].OBUF1 A ) ( REGF\[31\].RFW.BIT\[26\].FF Q ) + USE SIGNAL ;
    - REGF\[31\].RFW.q_wire\[27\] ( REGF\[31\].RFW.BIT\[27\].OBUF2 A ) ( REGF\[31\].RFW.BIT\[27\].OBUF1 A ) ( REGF\[31\].RFW.BIT\[27\].FF Q ) + USE SIGNAL ;
    - REGF\[31\].RFW.q_wire\[28\] ( REGF\[31\].RFW.BIT\[28\].OBUF2 A ) ( REGF\[31\].RFW.BIT\[28\].OBUF1 A ) ( REGF\[31\].RFW.BIT\[28\].FF Q ) + USE SIGNAL ;
    - REGF\[31\].RFW.q_wire\[29\] ( REGF\[31\].RFW.BIT\[29\].OBUF2 A ) ( REGF\[31\].RFW.BIT\[29\].OBUF1 A ) ( REGF\[31\].RFW.BIT\[29\].FF Q ) + USE SIGNAL ;
    - REGF\[31\].RFW.q_wire\[2\] ( REGF\[31\].RFW.BIT\[2\].OBUF2 A ) ( REGF\[31\].RFW.BIT\[2\].OBUF1 A ) ( REGF\[31\].RFW.BIT\[2\].FF Q ) + USE SIGNAL ;
    - REGF\[31\].RFW.q_wire\[30\] ( REGF\[31\].RFW.BIT\[30\].OBUF2 A ) ( REGF\[31\].RFW.BIT\[30\].OBUF1 A ) ( REGF\[31\].RFW.BIT\[30\].FF Q ) + USE SIGNAL ;
    - REGF\[31\].RFW.q_wire\[31\] ( REGF\[31\].RFW.BIT\[31\].OBUF2 A ) ( REGF\[31\].RFW.BIT\[31\].OBUF1 A ) ( REGF\[31\].RFW.BIT\[31\].FF Q ) + USE SIGNAL ;
    - REGF\[31\].RFW.q_wire\[3\] ( REGF\[31\].RFW.BIT\[3\].OBUF2 A ) ( REGF\[31\].RFW.BIT\[3\].OBUF1 A ) ( REGF\[31\].RFW.BIT\[3\].FF Q ) + USE SIGNAL ;
    - REGF\[31\].RFW.q_wire\[4\] ( REGF\[31\].RFW.BIT\[4\].OBUF2 A ) ( REGF\[31\].RFW.BIT\[4\].OBUF1 A ) ( REGF\[31\].RFW.BIT\[4\].FF Q ) + USE SIGNAL ;
    - REGF\[31\].RFW.q_wire\[5\] ( REGF\[31\].RFW.BIT\[5\].OBUF2 A ) ( REGF\[31\].RFW.BIT\[5\].OBUF1 A ) ( REGF\[31\].RFW.BIT\[5\].FF Q ) + USE SIGNAL ;
    - REGF\[31\].RFW.q_wire\[6\] ( REGF\[31\].RFW.BIT\[6\].OBUF2 A ) ( REGF\[31\].RFW.BIT\[6\].OBUF1 A ) ( REGF\[31\].RFW.BIT\[6\].FF Q ) + USE SIGNAL ;
    - REGF\[31\].RFW.q_wire\[7\] ( REGF\[31\].RFW.BIT\[7\].OBUF2 A ) ( REGF\[31\].RFW.BIT\[7\].OBUF1 A ) ( REGF\[31\].RFW.BIT\[7\].FF Q ) + USE SIGNAL ;
    - REGF\[31\].RFW.q_wire\[8\] ( REGF\[31\].RFW.BIT\[8\].OBUF2 A ) ( REGF\[31\].RFW.BIT\[8\].OBUF1 A ) ( REGF\[31\].RFW.BIT\[8\].FF Q ) + USE SIGNAL ;
    - REGF\[31\].RFW.q_wire\[9\] ( REGF\[31\].RFW.BIT\[9\].OBUF2 A ) ( REGF\[31\].RFW.BIT\[9\].OBUF1 A ) ( REGF\[31\].RFW.BIT\[9\].FF Q ) + USE SIGNAL ;
    - REGF\[31\].RFW.we_wire ( REGF\[31\].RFW.CG\[3\] GATE ) ( REGF\[31\].RFW.CG\[2\] GATE ) ( REGF\[31\].RFW.CG\[1\] GATE ) ( REGF\[31\].RFW.CG\[0\] GATE ) ( REGF\[31\].RFW.CGAND X ) + USE SIGNAL ;
    - REGF\[3\].RFW.GCLK\[0\] ( REGF\[3\].RFW.CG\[0\] GCLK ) ( REGF\[3\].RFW.BIT\[7\].FF CLK ) ( REGF\[3\].RFW.BIT\[6\].FF CLK ) ( REGF\[3\].RFW.BIT\[5\].FF CLK ) ( REGF\[3\].RFW.BIT\[4\].FF CLK ) ( REGF\[3\].RFW.BIT\[3\].FF CLK ) ( REGF\[3\].RFW.BIT\[2\].FF CLK )
      ( REGF\[3\].RFW.BIT\[1\].FF CLK ) ( REGF\[3\].RFW.BIT\[0\].FF CLK ) + USE SIGNAL ;
    - REGF\[3\].RFW.GCLK\[1\] ( REGF\[3\].RFW.CG\[1\] GCLK ) ( REGF\[3\].RFW.BIT\[9\].FF CLK ) ( REGF\[3\].RFW.BIT\[8\].FF CLK ) ( REGF\[3\].RFW.BIT\[15\].FF CLK ) ( REGF\[3\].RFW.BIT\[14\].FF CLK ) ( REGF\[3\].RFW.BIT\[13\].FF CLK ) ( REGF\[3\].RFW.BIT\[12\].FF CLK )
      ( REGF\[3\].RFW.BIT\[11\].FF CLK ) ( REGF\[3\].RFW.BIT\[10\].FF CLK ) + USE SIGNAL ;
    - REGF\[3\].RFW.GCLK\[2\] ( REGF\[3\].RFW.CG\[2\] GCLK ) ( REGF\[3\].RFW.BIT\[23\].FF CLK ) ( REGF\[3\].RFW.BIT\[22\].FF CLK ) ( REGF\[3\].RFW.BIT\[21\].FF CLK ) ( REGF\[3\].RFW.BIT\[20\].FF CLK ) ( REGF\[3\].RFW.BIT\[19\].FF CLK ) ( REGF\[3\].RFW.BIT\[18\].FF CLK )
      ( REGF\[3\].RFW.BIT\[17\].FF CLK ) ( REGF\[3\].RFW.BIT\[16\].FF CLK ) + USE SIGNAL ;
    - REGF\[3\].RFW.GCLK\[3\] ( REGF\[3\].RFW.CG\[3\] GCLK ) ( REGF\[3\].RFW.BIT\[31\].FF CLK ) ( REGF\[3\].RFW.BIT\[30\].FF CLK ) ( REGF\[3\].RFW.BIT\[29\].FF CLK ) ( REGF\[3\].RFW.BIT\[28\].FF CLK ) ( REGF\[3\].RFW.BIT\[27\].FF CLK ) ( REGF\[3\].RFW.BIT\[26\].FF CLK )
      ( REGF\[3\].RFW.BIT\[25\].FF CLK ) ( REGF\[3\].RFW.BIT\[24\].FF CLK ) + USE SIGNAL ;
    - REGF\[3\].RFW.SEL1 ( REGF\[3\].RFW.INV1\[3\] A ) ( REGF\[3\].RFW.INV1\[2\] A ) ( REGF\[3\].RFW.INV1\[1\] A ) ( REGF\[3\].RFW.INV1\[0\] A ) ( DEC0.D0.AND3 X ) + USE SIGNAL ;
    - REGF\[3\].RFW.SEL1_B\[0\] ( REGF\[3\].RFW.INV1\[0\] Y ) ( REGF\[3\].RFW.BIT\[7\].OBUF1 TE_B ) ( REGF\[3\].RFW.BIT\[6\].OBUF1 TE_B ) ( REGF\[3\].RFW.BIT\[5\].OBUF1 TE_B ) ( REGF\[3\].RFW.BIT\[4\].OBUF1 TE_B ) ( REGF\[3\].RFW.BIT\[3\].OBUF1 TE_B ) ( REGF\[3\].RFW.BIT\[2\].OBUF1 TE_B )
      ( REGF\[3\].RFW.BIT\[1\].OBUF1 TE_B ) ( REGF\[3\].RFW.BIT\[0\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[3\].RFW.SEL1_B\[1\] ( REGF\[3\].RFW.INV1\[1\] Y ) ( REGF\[3\].RFW.BIT\[9\].OBUF1 TE_B ) ( REGF\[3\].RFW.BIT\[8\].OBUF1 TE_B ) ( REGF\[3\].RFW.BIT\[15\].OBUF1 TE_B ) ( REGF\[3\].RFW.BIT\[14\].OBUF1 TE_B ) ( REGF\[3\].RFW.BIT\[13\].OBUF1 TE_B ) ( REGF\[3\].RFW.BIT\[12\].OBUF1 TE_B )
      ( REGF\[3\].RFW.BIT\[11\].OBUF1 TE_B ) ( REGF\[3\].RFW.BIT\[10\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[3\].RFW.SEL1_B\[2\] ( REGF\[3\].RFW.INV1\[2\] Y ) ( REGF\[3\].RFW.BIT\[23\].OBUF1 TE_B ) ( REGF\[3\].RFW.BIT\[22\].OBUF1 TE_B ) ( REGF\[3\].RFW.BIT\[21\].OBUF1 TE_B ) ( REGF\[3\].RFW.BIT\[20\].OBUF1 TE_B ) ( REGF\[3\].RFW.BIT\[19\].OBUF1 TE_B ) ( REGF\[3\].RFW.BIT\[18\].OBUF1 TE_B )
      ( REGF\[3\].RFW.BIT\[17\].OBUF1 TE_B ) ( REGF\[3\].RFW.BIT\[16\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[3\].RFW.SEL1_B\[3\] ( REGF\[3\].RFW.INV1\[3\] Y ) ( REGF\[3\].RFW.BIT\[31\].OBUF1 TE_B ) ( REGF\[3\].RFW.BIT\[30\].OBUF1 TE_B ) ( REGF\[3\].RFW.BIT\[29\].OBUF1 TE_B ) ( REGF\[3\].RFW.BIT\[28\].OBUF1 TE_B ) ( REGF\[3\].RFW.BIT\[27\].OBUF1 TE_B ) ( REGF\[3\].RFW.BIT\[26\].OBUF1 TE_B )
      ( REGF\[3\].RFW.BIT\[25\].OBUF1 TE_B ) ( REGF\[3\].RFW.BIT\[24\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[3\].RFW.SEL2 ( REGF\[3\].RFW.INV2\[3\] A ) ( REGF\[3\].RFW.INV2\[2\] A ) ( REGF\[3\].RFW.INV2\[1\] A ) ( REGF\[3\].RFW.INV2\[0\] A ) ( DEC1.D0.AND3 X ) + USE SIGNAL ;
    - REGF\[3\].RFW.SEL2_B\[0\] ( REGF\[3\].RFW.INV2\[0\] Y ) ( REGF\[3\].RFW.BIT\[7\].OBUF2 TE_B ) ( REGF\[3\].RFW.BIT\[6\].OBUF2 TE_B ) ( REGF\[3\].RFW.BIT\[5\].OBUF2 TE_B ) ( REGF\[3\].RFW.BIT\[4\].OBUF2 TE_B ) ( REGF\[3\].RFW.BIT\[3\].OBUF2 TE_B ) ( REGF\[3\].RFW.BIT\[2\].OBUF2 TE_B )
      ( REGF\[3\].RFW.BIT\[1\].OBUF2 TE_B ) ( REGF\[3\].RFW.BIT\[0\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[3\].RFW.SEL2_B\[1\] ( REGF\[3\].RFW.INV2\[1\] Y ) ( REGF\[3\].RFW.BIT\[9\].OBUF2 TE_B ) ( REGF\[3\].RFW.BIT\[8\].OBUF2 TE_B ) ( REGF\[3\].RFW.BIT\[15\].OBUF2 TE_B ) ( REGF\[3\].RFW.BIT\[14\].OBUF2 TE_B ) ( REGF\[3\].RFW.BIT\[13\].OBUF2 TE_B ) ( REGF\[3\].RFW.BIT\[12\].OBUF2 TE_B )
      ( REGF\[3\].RFW.BIT\[11\].OBUF2 TE_B ) ( REGF\[3\].RFW.BIT\[10\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[3\].RFW.SEL2_B\[2\] ( REGF\[3\].RFW.INV2\[2\] Y ) ( REGF\[3\].RFW.BIT\[23\].OBUF2 TE_B ) ( REGF\[3\].RFW.BIT\[22\].OBUF2 TE_B ) ( REGF\[3\].RFW.BIT\[21\].OBUF2 TE_B ) ( REGF\[3\].RFW.BIT\[20\].OBUF2 TE_B ) ( REGF\[3\].RFW.BIT\[19\].OBUF2 TE_B ) ( REGF\[3\].RFW.BIT\[18\].OBUF2 TE_B )
      ( REGF\[3\].RFW.BIT\[17\].OBUF2 TE_B ) ( REGF\[3\].RFW.BIT\[16\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[3\].RFW.SEL2_B\[3\] ( REGF\[3\].RFW.INV2\[3\] Y ) ( REGF\[3\].RFW.BIT\[31\].OBUF2 TE_B ) ( REGF\[3\].RFW.BIT\[30\].OBUF2 TE_B ) ( REGF\[3\].RFW.BIT\[29\].OBUF2 TE_B ) ( REGF\[3\].RFW.BIT\[28\].OBUF2 TE_B ) ( REGF\[3\].RFW.BIT\[27\].OBUF2 TE_B ) ( REGF\[3\].RFW.BIT\[26\].OBUF2 TE_B )
      ( REGF\[3\].RFW.BIT\[25\].OBUF2 TE_B ) ( REGF\[3\].RFW.BIT\[24\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[3\].RFW.SELW ( REGF\[3\].RFW.CGAND A ) ( DEC2.D0.AND3 X ) + USE SIGNAL ;
    - REGF\[3\].RFW.q_wire\[0\] ( REGF\[3\].RFW.BIT\[0\].OBUF2 A ) ( REGF\[3\].RFW.BIT\[0\].OBUF1 A ) ( REGF\[3\].RFW.BIT\[0\].FF Q ) + USE SIGNAL ;
    - REGF\[3\].RFW.q_wire\[10\] ( REGF\[3\].RFW.BIT\[10\].OBUF2 A ) ( REGF\[3\].RFW.BIT\[10\].OBUF1 A ) ( REGF\[3\].RFW.BIT\[10\].FF Q ) + USE SIGNAL ;
    - REGF\[3\].RFW.q_wire\[11\] ( REGF\[3\].RFW.BIT\[11\].OBUF2 A ) ( REGF\[3\].RFW.BIT\[11\].OBUF1 A ) ( REGF\[3\].RFW.BIT\[11\].FF Q ) + USE SIGNAL ;
    - REGF\[3\].RFW.q_wire\[12\] ( REGF\[3\].RFW.BIT\[12\].OBUF2 A ) ( REGF\[3\].RFW.BIT\[12\].OBUF1 A ) ( REGF\[3\].RFW.BIT\[12\].FF Q ) + USE SIGNAL ;
    - REGF\[3\].RFW.q_wire\[13\] ( REGF\[3\].RFW.BIT\[13\].OBUF2 A ) ( REGF\[3\].RFW.BIT\[13\].OBUF1 A ) ( REGF\[3\].RFW.BIT\[13\].FF Q ) + USE SIGNAL ;
    - REGF\[3\].RFW.q_wire\[14\] ( REGF\[3\].RFW.BIT\[14\].OBUF2 A ) ( REGF\[3\].RFW.BIT\[14\].OBUF1 A ) ( REGF\[3\].RFW.BIT\[14\].FF Q ) + USE SIGNAL ;
    - REGF\[3\].RFW.q_wire\[15\] ( REGF\[3\].RFW.BIT\[15\].OBUF2 A ) ( REGF\[3\].RFW.BIT\[15\].OBUF1 A ) ( REGF\[3\].RFW.BIT\[15\].FF Q ) + USE SIGNAL ;
    - REGF\[3\].RFW.q_wire\[16\] ( REGF\[3\].RFW.BIT\[16\].OBUF2 A ) ( REGF\[3\].RFW.BIT\[16\].OBUF1 A ) ( REGF\[3\].RFW.BIT\[16\].FF Q ) + USE SIGNAL ;
    - REGF\[3\].RFW.q_wire\[17\] ( REGF\[3\].RFW.BIT\[17\].OBUF2 A ) ( REGF\[3\].RFW.BIT\[17\].OBUF1 A ) ( REGF\[3\].RFW.BIT\[17\].FF Q ) + USE SIGNAL ;
    - REGF\[3\].RFW.q_wire\[18\] ( REGF\[3\].RFW.BIT\[18\].OBUF2 A ) ( REGF\[3\].RFW.BIT\[18\].OBUF1 A ) ( REGF\[3\].RFW.BIT\[18\].FF Q ) + USE SIGNAL ;
    - REGF\[3\].RFW.q_wire\[19\] ( REGF\[3\].RFW.BIT\[19\].OBUF2 A ) ( REGF\[3\].RFW.BIT\[19\].OBUF1 A ) ( REGF\[3\].RFW.BIT\[19\].FF Q ) + USE SIGNAL ;
    - REGF\[3\].RFW.q_wire\[1\] ( REGF\[3\].RFW.BIT\[1\].OBUF2 A ) ( REGF\[3\].RFW.BIT\[1\].OBUF1 A ) ( REGF\[3\].RFW.BIT\[1\].FF Q ) + USE SIGNAL ;
    - REGF\[3\].RFW.q_wire\[20\] ( REGF\[3\].RFW.BIT\[20\].OBUF2 A ) ( REGF\[3\].RFW.BIT\[20\].OBUF1 A ) ( REGF\[3\].RFW.BIT\[20\].FF Q ) + USE SIGNAL ;
    - REGF\[3\].RFW.q_wire\[21\] ( REGF\[3\].RFW.BIT\[21\].OBUF2 A ) ( REGF\[3\].RFW.BIT\[21\].OBUF1 A ) ( REGF\[3\].RFW.BIT\[21\].FF Q ) + USE SIGNAL ;
    - REGF\[3\].RFW.q_wire\[22\] ( REGF\[3\].RFW.BIT\[22\].OBUF2 A ) ( REGF\[3\].RFW.BIT\[22\].OBUF1 A ) ( REGF\[3\].RFW.BIT\[22\].FF Q ) + USE SIGNAL ;
    - REGF\[3\].RFW.q_wire\[23\] ( REGF\[3\].RFW.BIT\[23\].OBUF2 A ) ( REGF\[3\].RFW.BIT\[23\].OBUF1 A ) ( REGF\[3\].RFW.BIT\[23\].FF Q ) + USE SIGNAL ;
    - REGF\[3\].RFW.q_wire\[24\] ( REGF\[3\].RFW.BIT\[24\].OBUF2 A ) ( REGF\[3\].RFW.BIT\[24\].OBUF1 A ) ( REGF\[3\].RFW.BIT\[24\].FF Q ) + USE SIGNAL ;
    - REGF\[3\].RFW.q_wire\[25\] ( REGF\[3\].RFW.BIT\[25\].OBUF2 A ) ( REGF\[3\].RFW.BIT\[25\].OBUF1 A ) ( REGF\[3\].RFW.BIT\[25\].FF Q ) + USE SIGNAL ;
    - REGF\[3\].RFW.q_wire\[26\] ( REGF\[3\].RFW.BIT\[26\].OBUF2 A ) ( REGF\[3\].RFW.BIT\[26\].OBUF1 A ) ( REGF\[3\].RFW.BIT\[26\].FF Q ) + USE SIGNAL ;
    - REGF\[3\].RFW.q_wire\[27\] ( REGF\[3\].RFW.BIT\[27\].OBUF2 A ) ( REGF\[3\].RFW.BIT\[27\].OBUF1 A ) ( REGF\[3\].RFW.BIT\[27\].FF Q ) + USE SIGNAL ;
    - REGF\[3\].RFW.q_wire\[28\] ( REGF\[3\].RFW.BIT\[28\].OBUF2 A ) ( REGF\[3\].RFW.BIT\[28\].OBUF1 A ) ( REGF\[3\].RFW.BIT\[28\].FF Q ) + USE SIGNAL ;
    - REGF\[3\].RFW.q_wire\[29\] ( REGF\[3\].RFW.BIT\[29\].OBUF2 A ) ( REGF\[3\].RFW.BIT\[29\].OBUF1 A ) ( REGF\[3\].RFW.BIT\[29\].FF Q ) + USE SIGNAL ;
    - REGF\[3\].RFW.q_wire\[2\] ( REGF\[3\].RFW.BIT\[2\].OBUF2 A ) ( REGF\[3\].RFW.BIT\[2\].OBUF1 A ) ( REGF\[3\].RFW.BIT\[2\].FF Q ) + USE SIGNAL ;
    - REGF\[3\].RFW.q_wire\[30\] ( REGF\[3\].RFW.BIT\[30\].OBUF2 A ) ( REGF\[3\].RFW.BIT\[30\].OBUF1 A ) ( REGF\[3\].RFW.BIT\[30\].FF Q ) + USE SIGNAL ;
    - REGF\[3\].RFW.q_wire\[31\] ( REGF\[3\].RFW.BIT\[31\].OBUF2 A ) ( REGF\[3\].RFW.BIT\[31\].OBUF1 A ) ( REGF\[3\].RFW.BIT\[31\].FF Q ) + USE SIGNAL ;
    - REGF\[3\].RFW.q_wire\[3\] ( REGF\[3\].RFW.BIT\[3\].OBUF2 A ) ( REGF\[3\].RFW.BIT\[3\].OBUF1 A ) ( REGF\[3\].RFW.BIT\[3\].FF Q ) + USE SIGNAL ;
    - REGF\[3\].RFW.q_wire\[4\] ( REGF\[3\].RFW.BIT\[4\].OBUF2 A ) ( REGF\[3\].RFW.BIT\[4\].OBUF1 A ) ( REGF\[3\].RFW.BIT\[4\].FF Q ) + USE SIGNAL ;
    - REGF\[3\].RFW.q_wire\[5\] ( REGF\[3\].RFW.BIT\[5\].OBUF2 A ) ( REGF\[3\].RFW.BIT\[5\].OBUF1 A ) ( REGF\[3\].RFW.BIT\[5\].FF Q ) + USE SIGNAL ;
    - REGF\[3\].RFW.q_wire\[6\] ( REGF\[3\].RFW.BIT\[6\].OBUF2 A ) ( REGF\[3\].RFW.BIT\[6\].OBUF1 A ) ( REGF\[3\].RFW.BIT\[6\].FF Q ) + USE SIGNAL ;
    - REGF\[3\].RFW.q_wire\[7\] ( REGF\[3\].RFW.BIT\[7\].OBUF2 A ) ( REGF\[3\].RFW.BIT\[7\].OBUF1 A ) ( REGF\[3\].RFW.BIT\[7\].FF Q ) + USE SIGNAL ;
    - REGF\[3\].RFW.q_wire\[8\] ( REGF\[3\].RFW.BIT\[8\].OBUF2 A ) ( REGF\[3\].RFW.BIT\[8\].OBUF1 A ) ( REGF\[3\].RFW.BIT\[8\].FF Q ) + USE SIGNAL ;
    - REGF\[3\].RFW.q_wire\[9\] ( REGF\[3\].RFW.BIT\[9\].OBUF2 A ) ( REGF\[3\].RFW.BIT\[9\].OBUF1 A ) ( REGF\[3\].RFW.BIT\[9\].FF Q ) + USE SIGNAL ;
    - REGF\[3\].RFW.we_wire ( REGF\[3\].RFW.CG\[3\] GATE ) ( REGF\[3\].RFW.CG\[2\] GATE ) ( REGF\[3\].RFW.CG\[1\] GATE ) ( REGF\[3\].RFW.CG\[0\] GATE ) ( REGF\[3\].RFW.CGAND X ) + USE SIGNAL ;
    - REGF\[4\].RFW.GCLK\[0\] ( REGF\[4\].RFW.CG\[0\] GCLK ) ( REGF\[4\].RFW.BIT\[7\].FF CLK ) ( REGF\[4\].RFW.BIT\[6\].FF CLK ) ( REGF\[4\].RFW.BIT\[5\].FF CLK ) ( REGF\[4\].RFW.BIT\[4\].FF CLK ) ( REGF\[4\].RFW.BIT\[3\].FF CLK ) ( REGF\[4\].RFW.BIT\[2\].FF CLK )
      ( REGF\[4\].RFW.BIT\[1\].FF CLK ) ( REGF\[4\].RFW.BIT\[0\].FF CLK ) + USE SIGNAL ;
    - REGF\[4\].RFW.GCLK\[1\] ( REGF\[4\].RFW.CG\[1\] GCLK ) ( REGF\[4\].RFW.BIT\[9\].FF CLK ) ( REGF\[4\].RFW.BIT\[8\].FF CLK ) ( REGF\[4\].RFW.BIT\[15\].FF CLK ) ( REGF\[4\].RFW.BIT\[14\].FF CLK ) ( REGF\[4\].RFW.BIT\[13\].FF CLK ) ( REGF\[4\].RFW.BIT\[12\].FF CLK )
      ( REGF\[4\].RFW.BIT\[11\].FF CLK ) ( REGF\[4\].RFW.BIT\[10\].FF CLK ) + USE SIGNAL ;
    - REGF\[4\].RFW.GCLK\[2\] ( REGF\[4\].RFW.CG\[2\] GCLK ) ( REGF\[4\].RFW.BIT\[23\].FF CLK ) ( REGF\[4\].RFW.BIT\[22\].FF CLK ) ( REGF\[4\].RFW.BIT\[21\].FF CLK ) ( REGF\[4\].RFW.BIT\[20\].FF CLK ) ( REGF\[4\].RFW.BIT\[19\].FF CLK ) ( REGF\[4\].RFW.BIT\[18\].FF CLK )
      ( REGF\[4\].RFW.BIT\[17\].FF CLK ) ( REGF\[4\].RFW.BIT\[16\].FF CLK ) + USE SIGNAL ;
    - REGF\[4\].RFW.GCLK\[3\] ( REGF\[4\].RFW.CG\[3\] GCLK ) ( REGF\[4\].RFW.BIT\[31\].FF CLK ) ( REGF\[4\].RFW.BIT\[30\].FF CLK ) ( REGF\[4\].RFW.BIT\[29\].FF CLK ) ( REGF\[4\].RFW.BIT\[28\].FF CLK ) ( REGF\[4\].RFW.BIT\[27\].FF CLK ) ( REGF\[4\].RFW.BIT\[26\].FF CLK )
      ( REGF\[4\].RFW.BIT\[25\].FF CLK ) ( REGF\[4\].RFW.BIT\[24\].FF CLK ) + USE SIGNAL ;
    - REGF\[4\].RFW.SEL1 ( REGF\[4\].RFW.INV1\[3\] A ) ( REGF\[4\].RFW.INV1\[2\] A ) ( REGF\[4\].RFW.INV1\[1\] A ) ( REGF\[4\].RFW.INV1\[0\] A ) ( DEC0.D0.AND4 X ) + USE SIGNAL ;
    - REGF\[4\].RFW.SEL1_B\[0\] ( REGF\[4\].RFW.INV1\[0\] Y ) ( REGF\[4\].RFW.BIT\[7\].OBUF1 TE_B ) ( REGF\[4\].RFW.BIT\[6\].OBUF1 TE_B ) ( REGF\[4\].RFW.BIT\[5\].OBUF1 TE_B ) ( REGF\[4\].RFW.BIT\[4\].OBUF1 TE_B ) ( REGF\[4\].RFW.BIT\[3\].OBUF1 TE_B ) ( REGF\[4\].RFW.BIT\[2\].OBUF1 TE_B )
      ( REGF\[4\].RFW.BIT\[1\].OBUF1 TE_B ) ( REGF\[4\].RFW.BIT\[0\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[4\].RFW.SEL1_B\[1\] ( REGF\[4\].RFW.INV1\[1\] Y ) ( REGF\[4\].RFW.BIT\[9\].OBUF1 TE_B ) ( REGF\[4\].RFW.BIT\[8\].OBUF1 TE_B ) ( REGF\[4\].RFW.BIT\[15\].OBUF1 TE_B ) ( REGF\[4\].RFW.BIT\[14\].OBUF1 TE_B ) ( REGF\[4\].RFW.BIT\[13\].OBUF1 TE_B ) ( REGF\[4\].RFW.BIT\[12\].OBUF1 TE_B )
      ( REGF\[4\].RFW.BIT\[11\].OBUF1 TE_B ) ( REGF\[4\].RFW.BIT\[10\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[4\].RFW.SEL1_B\[2\] ( REGF\[4\].RFW.INV1\[2\] Y ) ( REGF\[4\].RFW.BIT\[23\].OBUF1 TE_B ) ( REGF\[4\].RFW.BIT\[22\].OBUF1 TE_B ) ( REGF\[4\].RFW.BIT\[21\].OBUF1 TE_B ) ( REGF\[4\].RFW.BIT\[20\].OBUF1 TE_B ) ( REGF\[4\].RFW.BIT\[19\].OBUF1 TE_B ) ( REGF\[4\].RFW.BIT\[18\].OBUF1 TE_B )
      ( REGF\[4\].RFW.BIT\[17\].OBUF1 TE_B ) ( REGF\[4\].RFW.BIT\[16\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[4\].RFW.SEL1_B\[3\] ( REGF\[4\].RFW.INV1\[3\] Y ) ( REGF\[4\].RFW.BIT\[31\].OBUF1 TE_B ) ( REGF\[4\].RFW.BIT\[30\].OBUF1 TE_B ) ( REGF\[4\].RFW.BIT\[29\].OBUF1 TE_B ) ( REGF\[4\].RFW.BIT\[28\].OBUF1 TE_B ) ( REGF\[4\].RFW.BIT\[27\].OBUF1 TE_B ) ( REGF\[4\].RFW.BIT\[26\].OBUF1 TE_B )
      ( REGF\[4\].RFW.BIT\[25\].OBUF1 TE_B ) ( REGF\[4\].RFW.BIT\[24\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[4\].RFW.SEL2 ( REGF\[4\].RFW.INV2\[3\] A ) ( REGF\[4\].RFW.INV2\[2\] A ) ( REGF\[4\].RFW.INV2\[1\] A ) ( REGF\[4\].RFW.INV2\[0\] A ) ( DEC1.D0.AND4 X ) + USE SIGNAL ;
    - REGF\[4\].RFW.SEL2_B\[0\] ( REGF\[4\].RFW.INV2\[0\] Y ) ( REGF\[4\].RFW.BIT\[7\].OBUF2 TE_B ) ( REGF\[4\].RFW.BIT\[6\].OBUF2 TE_B ) ( REGF\[4\].RFW.BIT\[5\].OBUF2 TE_B ) ( REGF\[4\].RFW.BIT\[4\].OBUF2 TE_B ) ( REGF\[4\].RFW.BIT\[3\].OBUF2 TE_B ) ( REGF\[4\].RFW.BIT\[2\].OBUF2 TE_B )
      ( REGF\[4\].RFW.BIT\[1\].OBUF2 TE_B ) ( REGF\[4\].RFW.BIT\[0\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[4\].RFW.SEL2_B\[1\] ( REGF\[4\].RFW.INV2\[1\] Y ) ( REGF\[4\].RFW.BIT\[9\].OBUF2 TE_B ) ( REGF\[4\].RFW.BIT\[8\].OBUF2 TE_B ) ( REGF\[4\].RFW.BIT\[15\].OBUF2 TE_B ) ( REGF\[4\].RFW.BIT\[14\].OBUF2 TE_B ) ( REGF\[4\].RFW.BIT\[13\].OBUF2 TE_B ) ( REGF\[4\].RFW.BIT\[12\].OBUF2 TE_B )
      ( REGF\[4\].RFW.BIT\[11\].OBUF2 TE_B ) ( REGF\[4\].RFW.BIT\[10\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[4\].RFW.SEL2_B\[2\] ( REGF\[4\].RFW.INV2\[2\] Y ) ( REGF\[4\].RFW.BIT\[23\].OBUF2 TE_B ) ( REGF\[4\].RFW.BIT\[22\].OBUF2 TE_B ) ( REGF\[4\].RFW.BIT\[21\].OBUF2 TE_B ) ( REGF\[4\].RFW.BIT\[20\].OBUF2 TE_B ) ( REGF\[4\].RFW.BIT\[19\].OBUF2 TE_B ) ( REGF\[4\].RFW.BIT\[18\].OBUF2 TE_B )
      ( REGF\[4\].RFW.BIT\[17\].OBUF2 TE_B ) ( REGF\[4\].RFW.BIT\[16\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[4\].RFW.SEL2_B\[3\] ( REGF\[4\].RFW.INV2\[3\] Y ) ( REGF\[4\].RFW.BIT\[31\].OBUF2 TE_B ) ( REGF\[4\].RFW.BIT\[30\].OBUF2 TE_B ) ( REGF\[4\].RFW.BIT\[29\].OBUF2 TE_B ) ( REGF\[4\].RFW.BIT\[28\].OBUF2 TE_B ) ( REGF\[4\].RFW.BIT\[27\].OBUF2 TE_B ) ( REGF\[4\].RFW.BIT\[26\].OBUF2 TE_B )
      ( REGF\[4\].RFW.BIT\[25\].OBUF2 TE_B ) ( REGF\[4\].RFW.BIT\[24\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[4\].RFW.SELW ( REGF\[4\].RFW.CGAND A ) ( DEC2.D0.AND4 X ) + USE SIGNAL ;
    - REGF\[4\].RFW.q_wire\[0\] ( REGF\[4\].RFW.BIT\[0\].OBUF2 A ) ( REGF\[4\].RFW.BIT\[0\].OBUF1 A ) ( REGF\[4\].RFW.BIT\[0\].FF Q ) + USE SIGNAL ;
    - REGF\[4\].RFW.q_wire\[10\] ( REGF\[4\].RFW.BIT\[10\].OBUF2 A ) ( REGF\[4\].RFW.BIT\[10\].OBUF1 A ) ( REGF\[4\].RFW.BIT\[10\].FF Q ) + USE SIGNAL ;
    - REGF\[4\].RFW.q_wire\[11\] ( REGF\[4\].RFW.BIT\[11\].OBUF2 A ) ( REGF\[4\].RFW.BIT\[11\].OBUF1 A ) ( REGF\[4\].RFW.BIT\[11\].FF Q ) + USE SIGNAL ;
    - REGF\[4\].RFW.q_wire\[12\] ( REGF\[4\].RFW.BIT\[12\].OBUF2 A ) ( REGF\[4\].RFW.BIT\[12\].OBUF1 A ) ( REGF\[4\].RFW.BIT\[12\].FF Q ) + USE SIGNAL ;
    - REGF\[4\].RFW.q_wire\[13\] ( REGF\[4\].RFW.BIT\[13\].OBUF2 A ) ( REGF\[4\].RFW.BIT\[13\].OBUF1 A ) ( REGF\[4\].RFW.BIT\[13\].FF Q ) + USE SIGNAL ;
    - REGF\[4\].RFW.q_wire\[14\] ( REGF\[4\].RFW.BIT\[14\].OBUF2 A ) ( REGF\[4\].RFW.BIT\[14\].OBUF1 A ) ( REGF\[4\].RFW.BIT\[14\].FF Q ) + USE SIGNAL ;
    - REGF\[4\].RFW.q_wire\[15\] ( REGF\[4\].RFW.BIT\[15\].OBUF2 A ) ( REGF\[4\].RFW.BIT\[15\].OBUF1 A ) ( REGF\[4\].RFW.BIT\[15\].FF Q ) + USE SIGNAL ;
    - REGF\[4\].RFW.q_wire\[16\] ( REGF\[4\].RFW.BIT\[16\].OBUF2 A ) ( REGF\[4\].RFW.BIT\[16\].OBUF1 A ) ( REGF\[4\].RFW.BIT\[16\].FF Q ) + USE SIGNAL ;
    - REGF\[4\].RFW.q_wire\[17\] ( REGF\[4\].RFW.BIT\[17\].OBUF2 A ) ( REGF\[4\].RFW.BIT\[17\].OBUF1 A ) ( REGF\[4\].RFW.BIT\[17\].FF Q ) + USE SIGNAL ;
    - REGF\[4\].RFW.q_wire\[18\] ( REGF\[4\].RFW.BIT\[18\].OBUF2 A ) ( REGF\[4\].RFW.BIT\[18\].OBUF1 A ) ( REGF\[4\].RFW.BIT\[18\].FF Q ) + USE SIGNAL ;
    - REGF\[4\].RFW.q_wire\[19\] ( REGF\[4\].RFW.BIT\[19\].OBUF2 A ) ( REGF\[4\].RFW.BIT\[19\].OBUF1 A ) ( REGF\[4\].RFW.BIT\[19\].FF Q ) + USE SIGNAL ;
    - REGF\[4\].RFW.q_wire\[1\] ( REGF\[4\].RFW.BIT\[1\].OBUF2 A ) ( REGF\[4\].RFW.BIT\[1\].OBUF1 A ) ( REGF\[4\].RFW.BIT\[1\].FF Q ) + USE SIGNAL ;
    - REGF\[4\].RFW.q_wire\[20\] ( REGF\[4\].RFW.BIT\[20\].OBUF2 A ) ( REGF\[4\].RFW.BIT\[20\].OBUF1 A ) ( REGF\[4\].RFW.BIT\[20\].FF Q ) + USE SIGNAL ;
    - REGF\[4\].RFW.q_wire\[21\] ( REGF\[4\].RFW.BIT\[21\].OBUF2 A ) ( REGF\[4\].RFW.BIT\[21\].OBUF1 A ) ( REGF\[4\].RFW.BIT\[21\].FF Q ) + USE SIGNAL ;
    - REGF\[4\].RFW.q_wire\[22\] ( REGF\[4\].RFW.BIT\[22\].OBUF2 A ) ( REGF\[4\].RFW.BIT\[22\].OBUF1 A ) ( REGF\[4\].RFW.BIT\[22\].FF Q ) + USE SIGNAL ;
    - REGF\[4\].RFW.q_wire\[23\] ( REGF\[4\].RFW.BIT\[23\].OBUF2 A ) ( REGF\[4\].RFW.BIT\[23\].OBUF1 A ) ( REGF\[4\].RFW.BIT\[23\].FF Q ) + USE SIGNAL ;
    - REGF\[4\].RFW.q_wire\[24\] ( REGF\[4\].RFW.BIT\[24\].OBUF2 A ) ( REGF\[4\].RFW.BIT\[24\].OBUF1 A ) ( REGF\[4\].RFW.BIT\[24\].FF Q ) + USE SIGNAL ;
    - REGF\[4\].RFW.q_wire\[25\] ( REGF\[4\].RFW.BIT\[25\].OBUF2 A ) ( REGF\[4\].RFW.BIT\[25\].OBUF1 A ) ( REGF\[4\].RFW.BIT\[25\].FF Q ) + USE SIGNAL ;
    - REGF\[4\].RFW.q_wire\[26\] ( REGF\[4\].RFW.BIT\[26\].OBUF2 A ) ( REGF\[4\].RFW.BIT\[26\].OBUF1 A ) ( REGF\[4\].RFW.BIT\[26\].FF Q ) + USE SIGNAL ;
    - REGF\[4\].RFW.q_wire\[27\] ( REGF\[4\].RFW.BIT\[27\].OBUF2 A ) ( REGF\[4\].RFW.BIT\[27\].OBUF1 A ) ( REGF\[4\].RFW.BIT\[27\].FF Q ) + USE SIGNAL ;
    - REGF\[4\].RFW.q_wire\[28\] ( REGF\[4\].RFW.BIT\[28\].OBUF2 A ) ( REGF\[4\].RFW.BIT\[28\].OBUF1 A ) ( REGF\[4\].RFW.BIT\[28\].FF Q ) + USE SIGNAL ;
    - REGF\[4\].RFW.q_wire\[29\] ( REGF\[4\].RFW.BIT\[29\].OBUF2 A ) ( REGF\[4\].RFW.BIT\[29\].OBUF1 A ) ( REGF\[4\].RFW.BIT\[29\].FF Q ) + USE SIGNAL ;
    - REGF\[4\].RFW.q_wire\[2\] ( REGF\[4\].RFW.BIT\[2\].OBUF2 A ) ( REGF\[4\].RFW.BIT\[2\].OBUF1 A ) ( REGF\[4\].RFW.BIT\[2\].FF Q ) + USE SIGNAL ;
    - REGF\[4\].RFW.q_wire\[30\] ( REGF\[4\].RFW.BIT\[30\].OBUF2 A ) ( REGF\[4\].RFW.BIT\[30\].OBUF1 A ) ( REGF\[4\].RFW.BIT\[30\].FF Q ) + USE SIGNAL ;
    - REGF\[4\].RFW.q_wire\[31\] ( REGF\[4\].RFW.BIT\[31\].OBUF2 A ) ( REGF\[4\].RFW.BIT\[31\].OBUF1 A ) ( REGF\[4\].RFW.BIT\[31\].FF Q ) + USE SIGNAL ;
    - REGF\[4\].RFW.q_wire\[3\] ( REGF\[4\].RFW.BIT\[3\].OBUF2 A ) ( REGF\[4\].RFW.BIT\[3\].OBUF1 A ) ( REGF\[4\].RFW.BIT\[3\].FF Q ) + USE SIGNAL ;
    - REGF\[4\].RFW.q_wire\[4\] ( REGF\[4\].RFW.BIT\[4\].OBUF2 A ) ( REGF\[4\].RFW.BIT\[4\].OBUF1 A ) ( REGF\[4\].RFW.BIT\[4\].FF Q ) + USE SIGNAL ;
    - REGF\[4\].RFW.q_wire\[5\] ( REGF\[4\].RFW.BIT\[5\].OBUF2 A ) ( REGF\[4\].RFW.BIT\[5\].OBUF1 A ) ( REGF\[4\].RFW.BIT\[5\].FF Q ) + USE SIGNAL ;
    - REGF\[4\].RFW.q_wire\[6\] ( REGF\[4\].RFW.BIT\[6\].OBUF2 A ) ( REGF\[4\].RFW.BIT\[6\].OBUF1 A ) ( REGF\[4\].RFW.BIT\[6\].FF Q ) + USE SIGNAL ;
    - REGF\[4\].RFW.q_wire\[7\] ( REGF\[4\].RFW.BIT\[7\].OBUF2 A ) ( REGF\[4\].RFW.BIT\[7\].OBUF1 A ) ( REGF\[4\].RFW.BIT\[7\].FF Q ) + USE SIGNAL ;
    - REGF\[4\].RFW.q_wire\[8\] ( REGF\[4\].RFW.BIT\[8\].OBUF2 A ) ( REGF\[4\].RFW.BIT\[8\].OBUF1 A ) ( REGF\[4\].RFW.BIT\[8\].FF Q ) + USE SIGNAL ;
    - REGF\[4\].RFW.q_wire\[9\] ( REGF\[4\].RFW.BIT\[9\].OBUF2 A ) ( REGF\[4\].RFW.BIT\[9\].OBUF1 A ) ( REGF\[4\].RFW.BIT\[9\].FF Q ) + USE SIGNAL ;
    - REGF\[4\].RFW.we_wire ( REGF\[4\].RFW.CG\[3\] GATE ) ( REGF\[4\].RFW.CG\[2\] GATE ) ( REGF\[4\].RFW.CG\[1\] GATE ) ( REGF\[4\].RFW.CG\[0\] GATE ) ( REGF\[4\].RFW.CGAND X ) + USE SIGNAL ;
    - REGF\[5\].RFW.GCLK\[0\] ( REGF\[5\].RFW.CG\[0\] GCLK ) ( REGF\[5\].RFW.BIT\[7\].FF CLK ) ( REGF\[5\].RFW.BIT\[6\].FF CLK ) ( REGF\[5\].RFW.BIT\[5\].FF CLK ) ( REGF\[5\].RFW.BIT\[4\].FF CLK ) ( REGF\[5\].RFW.BIT\[3\].FF CLK ) ( REGF\[5\].RFW.BIT\[2\].FF CLK )
      ( REGF\[5\].RFW.BIT\[1\].FF CLK ) ( REGF\[5\].RFW.BIT\[0\].FF CLK ) + USE SIGNAL ;
    - REGF\[5\].RFW.GCLK\[1\] ( REGF\[5\].RFW.CG\[1\] GCLK ) ( REGF\[5\].RFW.BIT\[9\].FF CLK ) ( REGF\[5\].RFW.BIT\[8\].FF CLK ) ( REGF\[5\].RFW.BIT\[15\].FF CLK ) ( REGF\[5\].RFW.BIT\[14\].FF CLK ) ( REGF\[5\].RFW.BIT\[13\].FF CLK ) ( REGF\[5\].RFW.BIT\[12\].FF CLK )
      ( REGF\[5\].RFW.BIT\[11\].FF CLK ) ( REGF\[5\].RFW.BIT\[10\].FF CLK ) + USE SIGNAL ;
    - REGF\[5\].RFW.GCLK\[2\] ( REGF\[5\].RFW.CG\[2\] GCLK ) ( REGF\[5\].RFW.BIT\[23\].FF CLK ) ( REGF\[5\].RFW.BIT\[22\].FF CLK ) ( REGF\[5\].RFW.BIT\[21\].FF CLK ) ( REGF\[5\].RFW.BIT\[20\].FF CLK ) ( REGF\[5\].RFW.BIT\[19\].FF CLK ) ( REGF\[5\].RFW.BIT\[18\].FF CLK )
      ( REGF\[5\].RFW.BIT\[17\].FF CLK ) ( REGF\[5\].RFW.BIT\[16\].FF CLK ) + USE SIGNAL ;
    - REGF\[5\].RFW.GCLK\[3\] ( REGF\[5\].RFW.CG\[3\] GCLK ) ( REGF\[5\].RFW.BIT\[31\].FF CLK ) ( REGF\[5\].RFW.BIT\[30\].FF CLK ) ( REGF\[5\].RFW.BIT\[29\].FF CLK ) ( REGF\[5\].RFW.BIT\[28\].FF CLK ) ( REGF\[5\].RFW.BIT\[27\].FF CLK ) ( REGF\[5\].RFW.BIT\[26\].FF CLK )
      ( REGF\[5\].RFW.BIT\[25\].FF CLK ) ( REGF\[5\].RFW.BIT\[24\].FF CLK ) + USE SIGNAL ;
    - REGF\[5\].RFW.SEL1 ( REGF\[5\].RFW.INV1\[3\] A ) ( REGF\[5\].RFW.INV1\[2\] A ) ( REGF\[5\].RFW.INV1\[1\] A ) ( REGF\[5\].RFW.INV1\[0\] A ) ( DEC0.D0.AND5 X ) + USE SIGNAL ;
    - REGF\[5\].RFW.SEL1_B\[0\] ( REGF\[5\].RFW.INV1\[0\] Y ) ( REGF\[5\].RFW.BIT\[7\].OBUF1 TE_B ) ( REGF\[5\].RFW.BIT\[6\].OBUF1 TE_B ) ( REGF\[5\].RFW.BIT\[5\].OBUF1 TE_B ) ( REGF\[5\].RFW.BIT\[4\].OBUF1 TE_B ) ( REGF\[5\].RFW.BIT\[3\].OBUF1 TE_B ) ( REGF\[5\].RFW.BIT\[2\].OBUF1 TE_B )
      ( REGF\[5\].RFW.BIT\[1\].OBUF1 TE_B ) ( REGF\[5\].RFW.BIT\[0\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[5\].RFW.SEL1_B\[1\] ( REGF\[5\].RFW.INV1\[1\] Y ) ( REGF\[5\].RFW.BIT\[9\].OBUF1 TE_B ) ( REGF\[5\].RFW.BIT\[8\].OBUF1 TE_B ) ( REGF\[5\].RFW.BIT\[15\].OBUF1 TE_B ) ( REGF\[5\].RFW.BIT\[14\].OBUF1 TE_B ) ( REGF\[5\].RFW.BIT\[13\].OBUF1 TE_B ) ( REGF\[5\].RFW.BIT\[12\].OBUF1 TE_B )
      ( REGF\[5\].RFW.BIT\[11\].OBUF1 TE_B ) ( REGF\[5\].RFW.BIT\[10\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[5\].RFW.SEL1_B\[2\] ( REGF\[5\].RFW.INV1\[2\] Y ) ( REGF\[5\].RFW.BIT\[23\].OBUF1 TE_B ) ( REGF\[5\].RFW.BIT\[22\].OBUF1 TE_B ) ( REGF\[5\].RFW.BIT\[21\].OBUF1 TE_B ) ( REGF\[5\].RFW.BIT\[20\].OBUF1 TE_B ) ( REGF\[5\].RFW.BIT\[19\].OBUF1 TE_B ) ( REGF\[5\].RFW.BIT\[18\].OBUF1 TE_B )
      ( REGF\[5\].RFW.BIT\[17\].OBUF1 TE_B ) ( REGF\[5\].RFW.BIT\[16\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[5\].RFW.SEL1_B\[3\] ( REGF\[5\].RFW.INV1\[3\] Y ) ( REGF\[5\].RFW.BIT\[31\].OBUF1 TE_B ) ( REGF\[5\].RFW.BIT\[30\].OBUF1 TE_B ) ( REGF\[5\].RFW.BIT\[29\].OBUF1 TE_B ) ( REGF\[5\].RFW.BIT\[28\].OBUF1 TE_B ) ( REGF\[5\].RFW.BIT\[27\].OBUF1 TE_B ) ( REGF\[5\].RFW.BIT\[26\].OBUF1 TE_B )
      ( REGF\[5\].RFW.BIT\[25\].OBUF1 TE_B ) ( REGF\[5\].RFW.BIT\[24\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[5\].RFW.SEL2 ( REGF\[5\].RFW.INV2\[3\] A ) ( REGF\[5\].RFW.INV2\[2\] A ) ( REGF\[5\].RFW.INV2\[1\] A ) ( REGF\[5\].RFW.INV2\[0\] A ) ( DEC1.D0.AND5 X ) + USE SIGNAL ;
    - REGF\[5\].RFW.SEL2_B\[0\] ( REGF\[5\].RFW.INV2\[0\] Y ) ( REGF\[5\].RFW.BIT\[7\].OBUF2 TE_B ) ( REGF\[5\].RFW.BIT\[6\].OBUF2 TE_B ) ( REGF\[5\].RFW.BIT\[5\].OBUF2 TE_B ) ( REGF\[5\].RFW.BIT\[4\].OBUF2 TE_B ) ( REGF\[5\].RFW.BIT\[3\].OBUF2 TE_B ) ( REGF\[5\].RFW.BIT\[2\].OBUF2 TE_B )
      ( REGF\[5\].RFW.BIT\[1\].OBUF2 TE_B ) ( REGF\[5\].RFW.BIT\[0\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[5\].RFW.SEL2_B\[1\] ( REGF\[5\].RFW.INV2\[1\] Y ) ( REGF\[5\].RFW.BIT\[9\].OBUF2 TE_B ) ( REGF\[5\].RFW.BIT\[8\].OBUF2 TE_B ) ( REGF\[5\].RFW.BIT\[15\].OBUF2 TE_B ) ( REGF\[5\].RFW.BIT\[14\].OBUF2 TE_B ) ( REGF\[5\].RFW.BIT\[13\].OBUF2 TE_B ) ( REGF\[5\].RFW.BIT\[12\].OBUF2 TE_B )
      ( REGF\[5\].RFW.BIT\[11\].OBUF2 TE_B ) ( REGF\[5\].RFW.BIT\[10\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[5\].RFW.SEL2_B\[2\] ( REGF\[5\].RFW.INV2\[2\] Y ) ( REGF\[5\].RFW.BIT\[23\].OBUF2 TE_B ) ( REGF\[5\].RFW.BIT\[22\].OBUF2 TE_B ) ( REGF\[5\].RFW.BIT\[21\].OBUF2 TE_B ) ( REGF\[5\].RFW.BIT\[20\].OBUF2 TE_B ) ( REGF\[5\].RFW.BIT\[19\].OBUF2 TE_B ) ( REGF\[5\].RFW.BIT\[18\].OBUF2 TE_B )
      ( REGF\[5\].RFW.BIT\[17\].OBUF2 TE_B ) ( REGF\[5\].RFW.BIT\[16\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[5\].RFW.SEL2_B\[3\] ( REGF\[5\].RFW.INV2\[3\] Y ) ( REGF\[5\].RFW.BIT\[31\].OBUF2 TE_B ) ( REGF\[5\].RFW.BIT\[30\].OBUF2 TE_B ) ( REGF\[5\].RFW.BIT\[29\].OBUF2 TE_B ) ( REGF\[5\].RFW.BIT\[28\].OBUF2 TE_B ) ( REGF\[5\].RFW.BIT\[27\].OBUF2 TE_B ) ( REGF\[5\].RFW.BIT\[26\].OBUF2 TE_B )
      ( REGF\[5\].RFW.BIT\[25\].OBUF2 TE_B ) ( REGF\[5\].RFW.BIT\[24\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[5\].RFW.SELW ( REGF\[5\].RFW.CGAND A ) ( DEC2.D0.AND5 X ) + USE SIGNAL ;
    - REGF\[5\].RFW.q_wire\[0\] ( REGF\[5\].RFW.BIT\[0\].OBUF2 A ) ( REGF\[5\].RFW.BIT\[0\].OBUF1 A ) ( REGF\[5\].RFW.BIT\[0\].FF Q ) + USE SIGNAL ;
    - REGF\[5\].RFW.q_wire\[10\] ( REGF\[5\].RFW.BIT\[10\].OBUF2 A ) ( REGF\[5\].RFW.BIT\[10\].OBUF1 A ) ( REGF\[5\].RFW.BIT\[10\].FF Q ) + USE SIGNAL ;
    - REGF\[5\].RFW.q_wire\[11\] ( REGF\[5\].RFW.BIT\[11\].OBUF2 A ) ( REGF\[5\].RFW.BIT\[11\].OBUF1 A ) ( REGF\[5\].RFW.BIT\[11\].FF Q ) + USE SIGNAL ;
    - REGF\[5\].RFW.q_wire\[12\] ( REGF\[5\].RFW.BIT\[12\].OBUF2 A ) ( REGF\[5\].RFW.BIT\[12\].OBUF1 A ) ( REGF\[5\].RFW.BIT\[12\].FF Q ) + USE SIGNAL ;
    - REGF\[5\].RFW.q_wire\[13\] ( REGF\[5\].RFW.BIT\[13\].OBUF2 A ) ( REGF\[5\].RFW.BIT\[13\].OBUF1 A ) ( REGF\[5\].RFW.BIT\[13\].FF Q ) + USE SIGNAL ;
    - REGF\[5\].RFW.q_wire\[14\] ( REGF\[5\].RFW.BIT\[14\].OBUF2 A ) ( REGF\[5\].RFW.BIT\[14\].OBUF1 A ) ( REGF\[5\].RFW.BIT\[14\].FF Q ) + USE SIGNAL ;
    - REGF\[5\].RFW.q_wire\[15\] ( REGF\[5\].RFW.BIT\[15\].OBUF2 A ) ( REGF\[5\].RFW.BIT\[15\].OBUF1 A ) ( REGF\[5\].RFW.BIT\[15\].FF Q ) + USE SIGNAL ;
    - REGF\[5\].RFW.q_wire\[16\] ( REGF\[5\].RFW.BIT\[16\].OBUF2 A ) ( REGF\[5\].RFW.BIT\[16\].OBUF1 A ) ( REGF\[5\].RFW.BIT\[16\].FF Q ) + USE SIGNAL ;
    - REGF\[5\].RFW.q_wire\[17\] ( REGF\[5\].RFW.BIT\[17\].OBUF2 A ) ( REGF\[5\].RFW.BIT\[17\].OBUF1 A ) ( REGF\[5\].RFW.BIT\[17\].FF Q ) + USE SIGNAL ;
    - REGF\[5\].RFW.q_wire\[18\] ( REGF\[5\].RFW.BIT\[18\].OBUF2 A ) ( REGF\[5\].RFW.BIT\[18\].OBUF1 A ) ( REGF\[5\].RFW.BIT\[18\].FF Q ) + USE SIGNAL ;
    - REGF\[5\].RFW.q_wire\[19\] ( REGF\[5\].RFW.BIT\[19\].OBUF2 A ) ( REGF\[5\].RFW.BIT\[19\].OBUF1 A ) ( REGF\[5\].RFW.BIT\[19\].FF Q ) + USE SIGNAL ;
    - REGF\[5\].RFW.q_wire\[1\] ( REGF\[5\].RFW.BIT\[1\].OBUF2 A ) ( REGF\[5\].RFW.BIT\[1\].OBUF1 A ) ( REGF\[5\].RFW.BIT\[1\].FF Q ) + USE SIGNAL ;
    - REGF\[5\].RFW.q_wire\[20\] ( REGF\[5\].RFW.BIT\[20\].OBUF2 A ) ( REGF\[5\].RFW.BIT\[20\].OBUF1 A ) ( REGF\[5\].RFW.BIT\[20\].FF Q ) + USE SIGNAL ;
    - REGF\[5\].RFW.q_wire\[21\] ( REGF\[5\].RFW.BIT\[21\].OBUF2 A ) ( REGF\[5\].RFW.BIT\[21\].OBUF1 A ) ( REGF\[5\].RFW.BIT\[21\].FF Q ) + USE SIGNAL ;
    - REGF\[5\].RFW.q_wire\[22\] ( REGF\[5\].RFW.BIT\[22\].OBUF2 A ) ( REGF\[5\].RFW.BIT\[22\].OBUF1 A ) ( REGF\[5\].RFW.BIT\[22\].FF Q ) + USE SIGNAL ;
    - REGF\[5\].RFW.q_wire\[23\] ( REGF\[5\].RFW.BIT\[23\].OBUF2 A ) ( REGF\[5\].RFW.BIT\[23\].OBUF1 A ) ( REGF\[5\].RFW.BIT\[23\].FF Q ) + USE SIGNAL ;
    - REGF\[5\].RFW.q_wire\[24\] ( REGF\[5\].RFW.BIT\[24\].OBUF2 A ) ( REGF\[5\].RFW.BIT\[24\].OBUF1 A ) ( REGF\[5\].RFW.BIT\[24\].FF Q ) + USE SIGNAL ;
    - REGF\[5\].RFW.q_wire\[25\] ( REGF\[5\].RFW.BIT\[25\].OBUF2 A ) ( REGF\[5\].RFW.BIT\[25\].OBUF1 A ) ( REGF\[5\].RFW.BIT\[25\].FF Q ) + USE SIGNAL ;
    - REGF\[5\].RFW.q_wire\[26\] ( REGF\[5\].RFW.BIT\[26\].OBUF2 A ) ( REGF\[5\].RFW.BIT\[26\].OBUF1 A ) ( REGF\[5\].RFW.BIT\[26\].FF Q ) + USE SIGNAL ;
    - REGF\[5\].RFW.q_wire\[27\] ( REGF\[5\].RFW.BIT\[27\].OBUF2 A ) ( REGF\[5\].RFW.BIT\[27\].OBUF1 A ) ( REGF\[5\].RFW.BIT\[27\].FF Q ) + USE SIGNAL ;
    - REGF\[5\].RFW.q_wire\[28\] ( REGF\[5\].RFW.BIT\[28\].OBUF2 A ) ( REGF\[5\].RFW.BIT\[28\].OBUF1 A ) ( REGF\[5\].RFW.BIT\[28\].FF Q ) + USE SIGNAL ;
    - REGF\[5\].RFW.q_wire\[29\] ( REGF\[5\].RFW.BIT\[29\].OBUF2 A ) ( REGF\[5\].RFW.BIT\[29\].OBUF1 A ) ( REGF\[5\].RFW.BIT\[29\].FF Q ) + USE SIGNAL ;
    - REGF\[5\].RFW.q_wire\[2\] ( REGF\[5\].RFW.BIT\[2\].OBUF2 A ) ( REGF\[5\].RFW.BIT\[2\].OBUF1 A ) ( REGF\[5\].RFW.BIT\[2\].FF Q ) + USE SIGNAL ;
    - REGF\[5\].RFW.q_wire\[30\] ( REGF\[5\].RFW.BIT\[30\].OBUF2 A ) ( REGF\[5\].RFW.BIT\[30\].OBUF1 A ) ( REGF\[5\].RFW.BIT\[30\].FF Q ) + USE SIGNAL ;
    - REGF\[5\].RFW.q_wire\[31\] ( REGF\[5\].RFW.BIT\[31\].OBUF2 A ) ( REGF\[5\].RFW.BIT\[31\].OBUF1 A ) ( REGF\[5\].RFW.BIT\[31\].FF Q ) + USE SIGNAL ;
    - REGF\[5\].RFW.q_wire\[3\] ( REGF\[5\].RFW.BIT\[3\].OBUF2 A ) ( REGF\[5\].RFW.BIT\[3\].OBUF1 A ) ( REGF\[5\].RFW.BIT\[3\].FF Q ) + USE SIGNAL ;
    - REGF\[5\].RFW.q_wire\[4\] ( REGF\[5\].RFW.BIT\[4\].OBUF2 A ) ( REGF\[5\].RFW.BIT\[4\].OBUF1 A ) ( REGF\[5\].RFW.BIT\[4\].FF Q ) + USE SIGNAL ;
    - REGF\[5\].RFW.q_wire\[5\] ( REGF\[5\].RFW.BIT\[5\].OBUF2 A ) ( REGF\[5\].RFW.BIT\[5\].OBUF1 A ) ( REGF\[5\].RFW.BIT\[5\].FF Q ) + USE SIGNAL ;
    - REGF\[5\].RFW.q_wire\[6\] ( REGF\[5\].RFW.BIT\[6\].OBUF2 A ) ( REGF\[5\].RFW.BIT\[6\].OBUF1 A ) ( REGF\[5\].RFW.BIT\[6\].FF Q ) + USE SIGNAL ;
    - REGF\[5\].RFW.q_wire\[7\] ( REGF\[5\].RFW.BIT\[7\].OBUF2 A ) ( REGF\[5\].RFW.BIT\[7\].OBUF1 A ) ( REGF\[5\].RFW.BIT\[7\].FF Q ) + USE SIGNAL ;
    - REGF\[5\].RFW.q_wire\[8\] ( REGF\[5\].RFW.BIT\[8\].OBUF2 A ) ( REGF\[5\].RFW.BIT\[8\].OBUF1 A ) ( REGF\[5\].RFW.BIT\[8\].FF Q ) + USE SIGNAL ;
    - REGF\[5\].RFW.q_wire\[9\] ( REGF\[5\].RFW.BIT\[9\].OBUF2 A ) ( REGF\[5\].RFW.BIT\[9\].OBUF1 A ) ( REGF\[5\].RFW.BIT\[9\].FF Q ) + USE SIGNAL ;
    - REGF\[5\].RFW.we_wire ( REGF\[5\].RFW.CG\[3\] GATE ) ( REGF\[5\].RFW.CG\[2\] GATE ) ( REGF\[5\].RFW.CG\[1\] GATE ) ( REGF\[5\].RFW.CG\[0\] GATE ) ( REGF\[5\].RFW.CGAND X ) + USE SIGNAL ;
    - REGF\[6\].RFW.GCLK\[0\] ( REGF\[6\].RFW.CG\[0\] GCLK ) ( REGF\[6\].RFW.BIT\[7\].FF CLK ) ( REGF\[6\].RFW.BIT\[6\].FF CLK ) ( REGF\[6\].RFW.BIT\[5\].FF CLK ) ( REGF\[6\].RFW.BIT\[4\].FF CLK ) ( REGF\[6\].RFW.BIT\[3\].FF CLK ) ( REGF\[6\].RFW.BIT\[2\].FF CLK )
      ( REGF\[6\].RFW.BIT\[1\].FF CLK ) ( REGF\[6\].RFW.BIT\[0\].FF CLK ) + USE SIGNAL ;
    - REGF\[6\].RFW.GCLK\[1\] ( REGF\[6\].RFW.CG\[1\] GCLK ) ( REGF\[6\].RFW.BIT\[9\].FF CLK ) ( REGF\[6\].RFW.BIT\[8\].FF CLK ) ( REGF\[6\].RFW.BIT\[15\].FF CLK ) ( REGF\[6\].RFW.BIT\[14\].FF CLK ) ( REGF\[6\].RFW.BIT\[13\].FF CLK ) ( REGF\[6\].RFW.BIT\[12\].FF CLK )
      ( REGF\[6\].RFW.BIT\[11\].FF CLK ) ( REGF\[6\].RFW.BIT\[10\].FF CLK ) + USE SIGNAL ;
    - REGF\[6\].RFW.GCLK\[2\] ( REGF\[6\].RFW.CG\[2\] GCLK ) ( REGF\[6\].RFW.BIT\[23\].FF CLK ) ( REGF\[6\].RFW.BIT\[22\].FF CLK ) ( REGF\[6\].RFW.BIT\[21\].FF CLK ) ( REGF\[6\].RFW.BIT\[20\].FF CLK ) ( REGF\[6\].RFW.BIT\[19\].FF CLK ) ( REGF\[6\].RFW.BIT\[18\].FF CLK )
      ( REGF\[6\].RFW.BIT\[17\].FF CLK ) ( REGF\[6\].RFW.BIT\[16\].FF CLK ) + USE SIGNAL ;
    - REGF\[6\].RFW.GCLK\[3\] ( REGF\[6\].RFW.CG\[3\] GCLK ) ( REGF\[6\].RFW.BIT\[31\].FF CLK ) ( REGF\[6\].RFW.BIT\[30\].FF CLK ) ( REGF\[6\].RFW.BIT\[29\].FF CLK ) ( REGF\[6\].RFW.BIT\[28\].FF CLK ) ( REGF\[6\].RFW.BIT\[27\].FF CLK ) ( REGF\[6\].RFW.BIT\[26\].FF CLK )
      ( REGF\[6\].RFW.BIT\[25\].FF CLK ) ( REGF\[6\].RFW.BIT\[24\].FF CLK ) + USE SIGNAL ;
    - REGF\[6\].RFW.SEL1 ( REGF\[6\].RFW.INV1\[3\] A ) ( REGF\[6\].RFW.INV1\[2\] A ) ( REGF\[6\].RFW.INV1\[1\] A ) ( REGF\[6\].RFW.INV1\[0\] A ) ( DEC0.D0.AND6 X ) + USE SIGNAL ;
    - REGF\[6\].RFW.SEL1_B\[0\] ( REGF\[6\].RFW.INV1\[0\] Y ) ( REGF\[6\].RFW.BIT\[7\].OBUF1 TE_B ) ( REGF\[6\].RFW.BIT\[6\].OBUF1 TE_B ) ( REGF\[6\].RFW.BIT\[5\].OBUF1 TE_B ) ( REGF\[6\].RFW.BIT\[4\].OBUF1 TE_B ) ( REGF\[6\].RFW.BIT\[3\].OBUF1 TE_B ) ( REGF\[6\].RFW.BIT\[2\].OBUF1 TE_B )
      ( REGF\[6\].RFW.BIT\[1\].OBUF1 TE_B ) ( REGF\[6\].RFW.BIT\[0\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[6\].RFW.SEL1_B\[1\] ( REGF\[6\].RFW.INV1\[1\] Y ) ( REGF\[6\].RFW.BIT\[9\].OBUF1 TE_B ) ( REGF\[6\].RFW.BIT\[8\].OBUF1 TE_B ) ( REGF\[6\].RFW.BIT\[15\].OBUF1 TE_B ) ( REGF\[6\].RFW.BIT\[14\].OBUF1 TE_B ) ( REGF\[6\].RFW.BIT\[13\].OBUF1 TE_B ) ( REGF\[6\].RFW.BIT\[12\].OBUF1 TE_B )
      ( REGF\[6\].RFW.BIT\[11\].OBUF1 TE_B ) ( REGF\[6\].RFW.BIT\[10\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[6\].RFW.SEL1_B\[2\] ( REGF\[6\].RFW.INV1\[2\] Y ) ( REGF\[6\].RFW.BIT\[23\].OBUF1 TE_B ) ( REGF\[6\].RFW.BIT\[22\].OBUF1 TE_B ) ( REGF\[6\].RFW.BIT\[21\].OBUF1 TE_B ) ( REGF\[6\].RFW.BIT\[20\].OBUF1 TE_B ) ( REGF\[6\].RFW.BIT\[19\].OBUF1 TE_B ) ( REGF\[6\].RFW.BIT\[18\].OBUF1 TE_B )
      ( REGF\[6\].RFW.BIT\[17\].OBUF1 TE_B ) ( REGF\[6\].RFW.BIT\[16\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[6\].RFW.SEL1_B\[3\] ( REGF\[6\].RFW.INV1\[3\] Y ) ( REGF\[6\].RFW.BIT\[31\].OBUF1 TE_B ) ( REGF\[6\].RFW.BIT\[30\].OBUF1 TE_B ) ( REGF\[6\].RFW.BIT\[29\].OBUF1 TE_B ) ( REGF\[6\].RFW.BIT\[28\].OBUF1 TE_B ) ( REGF\[6\].RFW.BIT\[27\].OBUF1 TE_B ) ( REGF\[6\].RFW.BIT\[26\].OBUF1 TE_B )
      ( REGF\[6\].RFW.BIT\[25\].OBUF1 TE_B ) ( REGF\[6\].RFW.BIT\[24\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[6\].RFW.SEL2 ( REGF\[6\].RFW.INV2\[3\] A ) ( REGF\[6\].RFW.INV2\[2\] A ) ( REGF\[6\].RFW.INV2\[1\] A ) ( REGF\[6\].RFW.INV2\[0\] A ) ( DEC1.D0.AND6 X ) + USE SIGNAL ;
    - REGF\[6\].RFW.SEL2_B\[0\] ( REGF\[6\].RFW.INV2\[0\] Y ) ( REGF\[6\].RFW.BIT\[7\].OBUF2 TE_B ) ( REGF\[6\].RFW.BIT\[6\].OBUF2 TE_B ) ( REGF\[6\].RFW.BIT\[5\].OBUF2 TE_B ) ( REGF\[6\].RFW.BIT\[4\].OBUF2 TE_B ) ( REGF\[6\].RFW.BIT\[3\].OBUF2 TE_B ) ( REGF\[6\].RFW.BIT\[2\].OBUF2 TE_B )
      ( REGF\[6\].RFW.BIT\[1\].OBUF2 TE_B ) ( REGF\[6\].RFW.BIT\[0\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[6\].RFW.SEL2_B\[1\] ( REGF\[6\].RFW.INV2\[1\] Y ) ( REGF\[6\].RFW.BIT\[9\].OBUF2 TE_B ) ( REGF\[6\].RFW.BIT\[8\].OBUF2 TE_B ) ( REGF\[6\].RFW.BIT\[15\].OBUF2 TE_B ) ( REGF\[6\].RFW.BIT\[14\].OBUF2 TE_B ) ( REGF\[6\].RFW.BIT\[13\].OBUF2 TE_B ) ( REGF\[6\].RFW.BIT\[12\].OBUF2 TE_B )
      ( REGF\[6\].RFW.BIT\[11\].OBUF2 TE_B ) ( REGF\[6\].RFW.BIT\[10\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[6\].RFW.SEL2_B\[2\] ( REGF\[6\].RFW.INV2\[2\] Y ) ( REGF\[6\].RFW.BIT\[23\].OBUF2 TE_B ) ( REGF\[6\].RFW.BIT\[22\].OBUF2 TE_B ) ( REGF\[6\].RFW.BIT\[21\].OBUF2 TE_B ) ( REGF\[6\].RFW.BIT\[20\].OBUF2 TE_B ) ( REGF\[6\].RFW.BIT\[19\].OBUF2 TE_B ) ( REGF\[6\].RFW.BIT\[18\].OBUF2 TE_B )
      ( REGF\[6\].RFW.BIT\[17\].OBUF2 TE_B ) ( REGF\[6\].RFW.BIT\[16\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[6\].RFW.SEL2_B\[3\] ( REGF\[6\].RFW.INV2\[3\] Y ) ( REGF\[6\].RFW.BIT\[31\].OBUF2 TE_B ) ( REGF\[6\].RFW.BIT\[30\].OBUF2 TE_B ) ( REGF\[6\].RFW.BIT\[29\].OBUF2 TE_B ) ( REGF\[6\].RFW.BIT\[28\].OBUF2 TE_B ) ( REGF\[6\].RFW.BIT\[27\].OBUF2 TE_B ) ( REGF\[6\].RFW.BIT\[26\].OBUF2 TE_B )
      ( REGF\[6\].RFW.BIT\[25\].OBUF2 TE_B ) ( REGF\[6\].RFW.BIT\[24\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[6\].RFW.SELW ( REGF\[6\].RFW.CGAND A ) ( DEC2.D0.AND6 X ) + USE SIGNAL ;
    - REGF\[6\].RFW.q_wire\[0\] ( REGF\[6\].RFW.BIT\[0\].OBUF2 A ) ( REGF\[6\].RFW.BIT\[0\].OBUF1 A ) ( REGF\[6\].RFW.BIT\[0\].FF Q ) + USE SIGNAL ;
    - REGF\[6\].RFW.q_wire\[10\] ( REGF\[6\].RFW.BIT\[10\].OBUF2 A ) ( REGF\[6\].RFW.BIT\[10\].OBUF1 A ) ( REGF\[6\].RFW.BIT\[10\].FF Q ) + USE SIGNAL ;
    - REGF\[6\].RFW.q_wire\[11\] ( REGF\[6\].RFW.BIT\[11\].OBUF2 A ) ( REGF\[6\].RFW.BIT\[11\].OBUF1 A ) ( REGF\[6\].RFW.BIT\[11\].FF Q ) + USE SIGNAL ;
    - REGF\[6\].RFW.q_wire\[12\] ( REGF\[6\].RFW.BIT\[12\].OBUF2 A ) ( REGF\[6\].RFW.BIT\[12\].OBUF1 A ) ( REGF\[6\].RFW.BIT\[12\].FF Q ) + USE SIGNAL ;
    - REGF\[6\].RFW.q_wire\[13\] ( REGF\[6\].RFW.BIT\[13\].OBUF2 A ) ( REGF\[6\].RFW.BIT\[13\].OBUF1 A ) ( REGF\[6\].RFW.BIT\[13\].FF Q ) + USE SIGNAL ;
    - REGF\[6\].RFW.q_wire\[14\] ( REGF\[6\].RFW.BIT\[14\].OBUF2 A ) ( REGF\[6\].RFW.BIT\[14\].OBUF1 A ) ( REGF\[6\].RFW.BIT\[14\].FF Q ) + USE SIGNAL ;
    - REGF\[6\].RFW.q_wire\[15\] ( REGF\[6\].RFW.BIT\[15\].OBUF2 A ) ( REGF\[6\].RFW.BIT\[15\].OBUF1 A ) ( REGF\[6\].RFW.BIT\[15\].FF Q ) + USE SIGNAL ;
    - REGF\[6\].RFW.q_wire\[16\] ( REGF\[6\].RFW.BIT\[16\].OBUF2 A ) ( REGF\[6\].RFW.BIT\[16\].OBUF1 A ) ( REGF\[6\].RFW.BIT\[16\].FF Q ) + USE SIGNAL ;
    - REGF\[6\].RFW.q_wire\[17\] ( REGF\[6\].RFW.BIT\[17\].OBUF2 A ) ( REGF\[6\].RFW.BIT\[17\].OBUF1 A ) ( REGF\[6\].RFW.BIT\[17\].FF Q ) + USE SIGNAL ;
    - REGF\[6\].RFW.q_wire\[18\] ( REGF\[6\].RFW.BIT\[18\].OBUF2 A ) ( REGF\[6\].RFW.BIT\[18\].OBUF1 A ) ( REGF\[6\].RFW.BIT\[18\].FF Q ) + USE SIGNAL ;
    - REGF\[6\].RFW.q_wire\[19\] ( REGF\[6\].RFW.BIT\[19\].OBUF2 A ) ( REGF\[6\].RFW.BIT\[19\].OBUF1 A ) ( REGF\[6\].RFW.BIT\[19\].FF Q ) + USE SIGNAL ;
    - REGF\[6\].RFW.q_wire\[1\] ( REGF\[6\].RFW.BIT\[1\].OBUF2 A ) ( REGF\[6\].RFW.BIT\[1\].OBUF1 A ) ( REGF\[6\].RFW.BIT\[1\].FF Q ) + USE SIGNAL ;
    - REGF\[6\].RFW.q_wire\[20\] ( REGF\[6\].RFW.BIT\[20\].OBUF2 A ) ( REGF\[6\].RFW.BIT\[20\].OBUF1 A ) ( REGF\[6\].RFW.BIT\[20\].FF Q ) + USE SIGNAL ;
    - REGF\[6\].RFW.q_wire\[21\] ( REGF\[6\].RFW.BIT\[21\].OBUF2 A ) ( REGF\[6\].RFW.BIT\[21\].OBUF1 A ) ( REGF\[6\].RFW.BIT\[21\].FF Q ) + USE SIGNAL ;
    - REGF\[6\].RFW.q_wire\[22\] ( REGF\[6\].RFW.BIT\[22\].OBUF2 A ) ( REGF\[6\].RFW.BIT\[22\].OBUF1 A ) ( REGF\[6\].RFW.BIT\[22\].FF Q ) + USE SIGNAL ;
    - REGF\[6\].RFW.q_wire\[23\] ( REGF\[6\].RFW.BIT\[23\].OBUF2 A ) ( REGF\[6\].RFW.BIT\[23\].OBUF1 A ) ( REGF\[6\].RFW.BIT\[23\].FF Q ) + USE SIGNAL ;
    - REGF\[6\].RFW.q_wire\[24\] ( REGF\[6\].RFW.BIT\[24\].OBUF2 A ) ( REGF\[6\].RFW.BIT\[24\].OBUF1 A ) ( REGF\[6\].RFW.BIT\[24\].FF Q ) + USE SIGNAL ;
    - REGF\[6\].RFW.q_wire\[25\] ( REGF\[6\].RFW.BIT\[25\].OBUF2 A ) ( REGF\[6\].RFW.BIT\[25\].OBUF1 A ) ( REGF\[6\].RFW.BIT\[25\].FF Q ) + USE SIGNAL ;
    - REGF\[6\].RFW.q_wire\[26\] ( REGF\[6\].RFW.BIT\[26\].OBUF2 A ) ( REGF\[6\].RFW.BIT\[26\].OBUF1 A ) ( REGF\[6\].RFW.BIT\[26\].FF Q ) + USE SIGNAL ;
    - REGF\[6\].RFW.q_wire\[27\] ( REGF\[6\].RFW.BIT\[27\].OBUF2 A ) ( REGF\[6\].RFW.BIT\[27\].OBUF1 A ) ( REGF\[6\].RFW.BIT\[27\].FF Q ) + USE SIGNAL ;
    - REGF\[6\].RFW.q_wire\[28\] ( REGF\[6\].RFW.BIT\[28\].OBUF2 A ) ( REGF\[6\].RFW.BIT\[28\].OBUF1 A ) ( REGF\[6\].RFW.BIT\[28\].FF Q ) + USE SIGNAL ;
    - REGF\[6\].RFW.q_wire\[29\] ( REGF\[6\].RFW.BIT\[29\].OBUF2 A ) ( REGF\[6\].RFW.BIT\[29\].OBUF1 A ) ( REGF\[6\].RFW.BIT\[29\].FF Q ) + USE SIGNAL ;
    - REGF\[6\].RFW.q_wire\[2\] ( REGF\[6\].RFW.BIT\[2\].OBUF2 A ) ( REGF\[6\].RFW.BIT\[2\].OBUF1 A ) ( REGF\[6\].RFW.BIT\[2\].FF Q ) + USE SIGNAL ;
    - REGF\[6\].RFW.q_wire\[30\] ( REGF\[6\].RFW.BIT\[30\].OBUF2 A ) ( REGF\[6\].RFW.BIT\[30\].OBUF1 A ) ( REGF\[6\].RFW.BIT\[30\].FF Q ) + USE SIGNAL ;
    - REGF\[6\].RFW.q_wire\[31\] ( REGF\[6\].RFW.BIT\[31\].OBUF2 A ) ( REGF\[6\].RFW.BIT\[31\].OBUF1 A ) ( REGF\[6\].RFW.BIT\[31\].FF Q ) + USE SIGNAL ;
    - REGF\[6\].RFW.q_wire\[3\] ( REGF\[6\].RFW.BIT\[3\].OBUF2 A ) ( REGF\[6\].RFW.BIT\[3\].OBUF1 A ) ( REGF\[6\].RFW.BIT\[3\].FF Q ) + USE SIGNAL ;
    - REGF\[6\].RFW.q_wire\[4\] ( REGF\[6\].RFW.BIT\[4\].OBUF2 A ) ( REGF\[6\].RFW.BIT\[4\].OBUF1 A ) ( REGF\[6\].RFW.BIT\[4\].FF Q ) + USE SIGNAL ;
    - REGF\[6\].RFW.q_wire\[5\] ( REGF\[6\].RFW.BIT\[5\].OBUF2 A ) ( REGF\[6\].RFW.BIT\[5\].OBUF1 A ) ( REGF\[6\].RFW.BIT\[5\].FF Q ) + USE SIGNAL ;
    - REGF\[6\].RFW.q_wire\[6\] ( REGF\[6\].RFW.BIT\[6\].OBUF2 A ) ( REGF\[6\].RFW.BIT\[6\].OBUF1 A ) ( REGF\[6\].RFW.BIT\[6\].FF Q ) + USE SIGNAL ;
    - REGF\[6\].RFW.q_wire\[7\] ( REGF\[6\].RFW.BIT\[7\].OBUF2 A ) ( REGF\[6\].RFW.BIT\[7\].OBUF1 A ) ( REGF\[6\].RFW.BIT\[7\].FF Q ) + USE SIGNAL ;
    - REGF\[6\].RFW.q_wire\[8\] ( REGF\[6\].RFW.BIT\[8\].OBUF2 A ) ( REGF\[6\].RFW.BIT\[8\].OBUF1 A ) ( REGF\[6\].RFW.BIT\[8\].FF Q ) + USE SIGNAL ;
    - REGF\[6\].RFW.q_wire\[9\] ( REGF\[6\].RFW.BIT\[9\].OBUF2 A ) ( REGF\[6\].RFW.BIT\[9\].OBUF1 A ) ( REGF\[6\].RFW.BIT\[9\].FF Q ) + USE SIGNAL ;
    - REGF\[6\].RFW.we_wire ( REGF\[6\].RFW.CG\[3\] GATE ) ( REGF\[6\].RFW.CG\[2\] GATE ) ( REGF\[6\].RFW.CG\[1\] GATE ) ( REGF\[6\].RFW.CG\[0\] GATE ) ( REGF\[6\].RFW.CGAND X ) + USE SIGNAL ;
    - REGF\[7\].RFW.GCLK\[0\] ( REGF\[7\].RFW.CG\[0\] GCLK ) ( REGF\[7\].RFW.BIT\[7\].FF CLK ) ( REGF\[7\].RFW.BIT\[6\].FF CLK ) ( REGF\[7\].RFW.BIT\[5\].FF CLK ) ( REGF\[7\].RFW.BIT\[4\].FF CLK ) ( REGF\[7\].RFW.BIT\[3\].FF CLK ) ( REGF\[7\].RFW.BIT\[2\].FF CLK )
      ( REGF\[7\].RFW.BIT\[1\].FF CLK ) ( REGF\[7\].RFW.BIT\[0\].FF CLK ) + USE SIGNAL ;
    - REGF\[7\].RFW.GCLK\[1\] ( REGF\[7\].RFW.CG\[1\] GCLK ) ( REGF\[7\].RFW.BIT\[9\].FF CLK ) ( REGF\[7\].RFW.BIT\[8\].FF CLK ) ( REGF\[7\].RFW.BIT\[15\].FF CLK ) ( REGF\[7\].RFW.BIT\[14\].FF CLK ) ( REGF\[7\].RFW.BIT\[13\].FF CLK ) ( REGF\[7\].RFW.BIT\[12\].FF CLK )
      ( REGF\[7\].RFW.BIT\[11\].FF CLK ) ( REGF\[7\].RFW.BIT\[10\].FF CLK ) + USE SIGNAL ;
    - REGF\[7\].RFW.GCLK\[2\] ( REGF\[7\].RFW.CG\[2\] GCLK ) ( REGF\[7\].RFW.BIT\[23\].FF CLK ) ( REGF\[7\].RFW.BIT\[22\].FF CLK ) ( REGF\[7\].RFW.BIT\[21\].FF CLK ) ( REGF\[7\].RFW.BIT\[20\].FF CLK ) ( REGF\[7\].RFW.BIT\[19\].FF CLK ) ( REGF\[7\].RFW.BIT\[18\].FF CLK )
      ( REGF\[7\].RFW.BIT\[17\].FF CLK ) ( REGF\[7\].RFW.BIT\[16\].FF CLK ) + USE SIGNAL ;
    - REGF\[7\].RFW.GCLK\[3\] ( REGF\[7\].RFW.CG\[3\] GCLK ) ( REGF\[7\].RFW.BIT\[31\].FF CLK ) ( REGF\[7\].RFW.BIT\[30\].FF CLK ) ( REGF\[7\].RFW.BIT\[29\].FF CLK ) ( REGF\[7\].RFW.BIT\[28\].FF CLK ) ( REGF\[7\].RFW.BIT\[27\].FF CLK ) ( REGF\[7\].RFW.BIT\[26\].FF CLK )
      ( REGF\[7\].RFW.BIT\[25\].FF CLK ) ( REGF\[7\].RFW.BIT\[24\].FF CLK ) + USE SIGNAL ;
    - REGF\[7\].RFW.SEL1 ( REGF\[7\].RFW.INV1\[3\] A ) ( REGF\[7\].RFW.INV1\[2\] A ) ( REGF\[7\].RFW.INV1\[1\] A ) ( REGF\[7\].RFW.INV1\[0\] A ) ( DEC0.D0.AND7 X ) + USE SIGNAL ;
    - REGF\[7\].RFW.SEL1_B\[0\] ( REGF\[7\].RFW.INV1\[0\] Y ) ( REGF\[7\].RFW.BIT\[7\].OBUF1 TE_B ) ( REGF\[7\].RFW.BIT\[6\].OBUF1 TE_B ) ( REGF\[7\].RFW.BIT\[5\].OBUF1 TE_B ) ( REGF\[7\].RFW.BIT\[4\].OBUF1 TE_B ) ( REGF\[7\].RFW.BIT\[3\].OBUF1 TE_B ) ( REGF\[7\].RFW.BIT\[2\].OBUF1 TE_B )
      ( REGF\[7\].RFW.BIT\[1\].OBUF1 TE_B ) ( REGF\[7\].RFW.BIT\[0\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[7\].RFW.SEL1_B\[1\] ( REGF\[7\].RFW.INV1\[1\] Y ) ( REGF\[7\].RFW.BIT\[9\].OBUF1 TE_B ) ( REGF\[7\].RFW.BIT\[8\].OBUF1 TE_B ) ( REGF\[7\].RFW.BIT\[15\].OBUF1 TE_B ) ( REGF\[7\].RFW.BIT\[14\].OBUF1 TE_B ) ( REGF\[7\].RFW.BIT\[13\].OBUF1 TE_B ) ( REGF\[7\].RFW.BIT\[12\].OBUF1 TE_B )
      ( REGF\[7\].RFW.BIT\[11\].OBUF1 TE_B ) ( REGF\[7\].RFW.BIT\[10\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[7\].RFW.SEL1_B\[2\] ( REGF\[7\].RFW.INV1\[2\] Y ) ( REGF\[7\].RFW.BIT\[23\].OBUF1 TE_B ) ( REGF\[7\].RFW.BIT\[22\].OBUF1 TE_B ) ( REGF\[7\].RFW.BIT\[21\].OBUF1 TE_B ) ( REGF\[7\].RFW.BIT\[20\].OBUF1 TE_B ) ( REGF\[7\].RFW.BIT\[19\].OBUF1 TE_B ) ( REGF\[7\].RFW.BIT\[18\].OBUF1 TE_B )
      ( REGF\[7\].RFW.BIT\[17\].OBUF1 TE_B ) ( REGF\[7\].RFW.BIT\[16\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[7\].RFW.SEL1_B\[3\] ( REGF\[7\].RFW.INV1\[3\] Y ) ( REGF\[7\].RFW.BIT\[31\].OBUF1 TE_B ) ( REGF\[7\].RFW.BIT\[30\].OBUF1 TE_B ) ( REGF\[7\].RFW.BIT\[29\].OBUF1 TE_B ) ( REGF\[7\].RFW.BIT\[28\].OBUF1 TE_B ) ( REGF\[7\].RFW.BIT\[27\].OBUF1 TE_B ) ( REGF\[7\].RFW.BIT\[26\].OBUF1 TE_B )
      ( REGF\[7\].RFW.BIT\[25\].OBUF1 TE_B ) ( REGF\[7\].RFW.BIT\[24\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[7\].RFW.SEL2 ( REGF\[7\].RFW.INV2\[3\] A ) ( REGF\[7\].RFW.INV2\[2\] A ) ( REGF\[7\].RFW.INV2\[1\] A ) ( REGF\[7\].RFW.INV2\[0\] A ) ( DEC1.D0.AND7 X ) + USE SIGNAL ;
    - REGF\[7\].RFW.SEL2_B\[0\] ( REGF\[7\].RFW.INV2\[0\] Y ) ( REGF\[7\].RFW.BIT\[7\].OBUF2 TE_B ) ( REGF\[7\].RFW.BIT\[6\].OBUF2 TE_B ) ( REGF\[7\].RFW.BIT\[5\].OBUF2 TE_B ) ( REGF\[7\].RFW.BIT\[4\].OBUF2 TE_B ) ( REGF\[7\].RFW.BIT\[3\].OBUF2 TE_B ) ( REGF\[7\].RFW.BIT\[2\].OBUF2 TE_B )
      ( REGF\[7\].RFW.BIT\[1\].OBUF2 TE_B ) ( REGF\[7\].RFW.BIT\[0\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[7\].RFW.SEL2_B\[1\] ( REGF\[7\].RFW.INV2\[1\] Y ) ( REGF\[7\].RFW.BIT\[9\].OBUF2 TE_B ) ( REGF\[7\].RFW.BIT\[8\].OBUF2 TE_B ) ( REGF\[7\].RFW.BIT\[15\].OBUF2 TE_B ) ( REGF\[7\].RFW.BIT\[14\].OBUF2 TE_B ) ( REGF\[7\].RFW.BIT\[13\].OBUF2 TE_B ) ( REGF\[7\].RFW.BIT\[12\].OBUF2 TE_B )
      ( REGF\[7\].RFW.BIT\[11\].OBUF2 TE_B ) ( REGF\[7\].RFW.BIT\[10\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[7\].RFW.SEL2_B\[2\] ( REGF\[7\].RFW.INV2\[2\] Y ) ( REGF\[7\].RFW.BIT\[23\].OBUF2 TE_B ) ( REGF\[7\].RFW.BIT\[22\].OBUF2 TE_B ) ( REGF\[7\].RFW.BIT\[21\].OBUF2 TE_B ) ( REGF\[7\].RFW.BIT\[20\].OBUF2 TE_B ) ( REGF\[7\].RFW.BIT\[19\].OBUF2 TE_B ) ( REGF\[7\].RFW.BIT\[18\].OBUF2 TE_B )
      ( REGF\[7\].RFW.BIT\[17\].OBUF2 TE_B ) ( REGF\[7\].RFW.BIT\[16\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[7\].RFW.SEL2_B\[3\] ( REGF\[7\].RFW.INV2\[3\] Y ) ( REGF\[7\].RFW.BIT\[31\].OBUF2 TE_B ) ( REGF\[7\].RFW.BIT\[30\].OBUF2 TE_B ) ( REGF\[7\].RFW.BIT\[29\].OBUF2 TE_B ) ( REGF\[7\].RFW.BIT\[28\].OBUF2 TE_B ) ( REGF\[7\].RFW.BIT\[27\].OBUF2 TE_B ) ( REGF\[7\].RFW.BIT\[26\].OBUF2 TE_B )
      ( REGF\[7\].RFW.BIT\[25\].OBUF2 TE_B ) ( REGF\[7\].RFW.BIT\[24\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[7\].RFW.SELW ( REGF\[7\].RFW.CGAND A ) ( DEC2.D0.AND7 X ) + USE SIGNAL ;
    - REGF\[7\].RFW.q_wire\[0\] ( REGF\[7\].RFW.BIT\[0\].OBUF2 A ) ( REGF\[7\].RFW.BIT\[0\].OBUF1 A ) ( REGF\[7\].RFW.BIT\[0\].FF Q ) + USE SIGNAL ;
    - REGF\[7\].RFW.q_wire\[10\] ( REGF\[7\].RFW.BIT\[10\].OBUF2 A ) ( REGF\[7\].RFW.BIT\[10\].OBUF1 A ) ( REGF\[7\].RFW.BIT\[10\].FF Q ) + USE SIGNAL ;
    - REGF\[7\].RFW.q_wire\[11\] ( REGF\[7\].RFW.BIT\[11\].OBUF2 A ) ( REGF\[7\].RFW.BIT\[11\].OBUF1 A ) ( REGF\[7\].RFW.BIT\[11\].FF Q ) + USE SIGNAL ;
    - REGF\[7\].RFW.q_wire\[12\] ( REGF\[7\].RFW.BIT\[12\].OBUF2 A ) ( REGF\[7\].RFW.BIT\[12\].OBUF1 A ) ( REGF\[7\].RFW.BIT\[12\].FF Q ) + USE SIGNAL ;
    - REGF\[7\].RFW.q_wire\[13\] ( REGF\[7\].RFW.BIT\[13\].OBUF2 A ) ( REGF\[7\].RFW.BIT\[13\].OBUF1 A ) ( REGF\[7\].RFW.BIT\[13\].FF Q ) + USE SIGNAL ;
    - REGF\[7\].RFW.q_wire\[14\] ( REGF\[7\].RFW.BIT\[14\].OBUF2 A ) ( REGF\[7\].RFW.BIT\[14\].OBUF1 A ) ( REGF\[7\].RFW.BIT\[14\].FF Q ) + USE SIGNAL ;
    - REGF\[7\].RFW.q_wire\[15\] ( REGF\[7\].RFW.BIT\[15\].OBUF2 A ) ( REGF\[7\].RFW.BIT\[15\].OBUF1 A ) ( REGF\[7\].RFW.BIT\[15\].FF Q ) + USE SIGNAL ;
    - REGF\[7\].RFW.q_wire\[16\] ( REGF\[7\].RFW.BIT\[16\].OBUF2 A ) ( REGF\[7\].RFW.BIT\[16\].OBUF1 A ) ( REGF\[7\].RFW.BIT\[16\].FF Q ) + USE SIGNAL ;
    - REGF\[7\].RFW.q_wire\[17\] ( REGF\[7\].RFW.BIT\[17\].OBUF2 A ) ( REGF\[7\].RFW.BIT\[17\].OBUF1 A ) ( REGF\[7\].RFW.BIT\[17\].FF Q ) + USE SIGNAL ;
    - REGF\[7\].RFW.q_wire\[18\] ( REGF\[7\].RFW.BIT\[18\].OBUF2 A ) ( REGF\[7\].RFW.BIT\[18\].OBUF1 A ) ( REGF\[7\].RFW.BIT\[18\].FF Q ) + USE SIGNAL ;
    - REGF\[7\].RFW.q_wire\[19\] ( REGF\[7\].RFW.BIT\[19\].OBUF2 A ) ( REGF\[7\].RFW.BIT\[19\].OBUF1 A ) ( REGF\[7\].RFW.BIT\[19\].FF Q ) + USE SIGNAL ;
    - REGF\[7\].RFW.q_wire\[1\] ( REGF\[7\].RFW.BIT\[1\].OBUF2 A ) ( REGF\[7\].RFW.BIT\[1\].OBUF1 A ) ( REGF\[7\].RFW.BIT\[1\].FF Q ) + USE SIGNAL ;
    - REGF\[7\].RFW.q_wire\[20\] ( REGF\[7\].RFW.BIT\[20\].OBUF2 A ) ( REGF\[7\].RFW.BIT\[20\].OBUF1 A ) ( REGF\[7\].RFW.BIT\[20\].FF Q ) + USE SIGNAL ;
    - REGF\[7\].RFW.q_wire\[21\] ( REGF\[7\].RFW.BIT\[21\].OBUF2 A ) ( REGF\[7\].RFW.BIT\[21\].OBUF1 A ) ( REGF\[7\].RFW.BIT\[21\].FF Q ) + USE SIGNAL ;
    - REGF\[7\].RFW.q_wire\[22\] ( REGF\[7\].RFW.BIT\[22\].OBUF2 A ) ( REGF\[7\].RFW.BIT\[22\].OBUF1 A ) ( REGF\[7\].RFW.BIT\[22\].FF Q ) + USE SIGNAL ;
    - REGF\[7\].RFW.q_wire\[23\] ( REGF\[7\].RFW.BIT\[23\].OBUF2 A ) ( REGF\[7\].RFW.BIT\[23\].OBUF1 A ) ( REGF\[7\].RFW.BIT\[23\].FF Q ) + USE SIGNAL ;
    - REGF\[7\].RFW.q_wire\[24\] ( REGF\[7\].RFW.BIT\[24\].OBUF2 A ) ( REGF\[7\].RFW.BIT\[24\].OBUF1 A ) ( REGF\[7\].RFW.BIT\[24\].FF Q ) + USE SIGNAL ;
    - REGF\[7\].RFW.q_wire\[25\] ( REGF\[7\].RFW.BIT\[25\].OBUF2 A ) ( REGF\[7\].RFW.BIT\[25\].OBUF1 A ) ( REGF\[7\].RFW.BIT\[25\].FF Q ) + USE SIGNAL ;
    - REGF\[7\].RFW.q_wire\[26\] ( REGF\[7\].RFW.BIT\[26\].OBUF2 A ) ( REGF\[7\].RFW.BIT\[26\].OBUF1 A ) ( REGF\[7\].RFW.BIT\[26\].FF Q ) + USE SIGNAL ;
    - REGF\[7\].RFW.q_wire\[27\] ( REGF\[7\].RFW.BIT\[27\].OBUF2 A ) ( REGF\[7\].RFW.BIT\[27\].OBUF1 A ) ( REGF\[7\].RFW.BIT\[27\].FF Q ) + USE SIGNAL ;
    - REGF\[7\].RFW.q_wire\[28\] ( REGF\[7\].RFW.BIT\[28\].OBUF2 A ) ( REGF\[7\].RFW.BIT\[28\].OBUF1 A ) ( REGF\[7\].RFW.BIT\[28\].FF Q ) + USE SIGNAL ;
    - REGF\[7\].RFW.q_wire\[29\] ( REGF\[7\].RFW.BIT\[29\].OBUF2 A ) ( REGF\[7\].RFW.BIT\[29\].OBUF1 A ) ( REGF\[7\].RFW.BIT\[29\].FF Q ) + USE SIGNAL ;
    - REGF\[7\].RFW.q_wire\[2\] ( REGF\[7\].RFW.BIT\[2\].OBUF2 A ) ( REGF\[7\].RFW.BIT\[2\].OBUF1 A ) ( REGF\[7\].RFW.BIT\[2\].FF Q ) + USE SIGNAL ;
    - REGF\[7\].RFW.q_wire\[30\] ( REGF\[7\].RFW.BIT\[30\].OBUF2 A ) ( REGF\[7\].RFW.BIT\[30\].OBUF1 A ) ( REGF\[7\].RFW.BIT\[30\].FF Q ) + USE SIGNAL ;
    - REGF\[7\].RFW.q_wire\[31\] ( REGF\[7\].RFW.BIT\[31\].OBUF2 A ) ( REGF\[7\].RFW.BIT\[31\].OBUF1 A ) ( REGF\[7\].RFW.BIT\[31\].FF Q ) + USE SIGNAL ;
    - REGF\[7\].RFW.q_wire\[3\] ( REGF\[7\].RFW.BIT\[3\].OBUF2 A ) ( REGF\[7\].RFW.BIT\[3\].OBUF1 A ) ( REGF\[7\].RFW.BIT\[3\].FF Q ) + USE SIGNAL ;
    - REGF\[7\].RFW.q_wire\[4\] ( REGF\[7\].RFW.BIT\[4\].OBUF2 A ) ( REGF\[7\].RFW.BIT\[4\].OBUF1 A ) ( REGF\[7\].RFW.BIT\[4\].FF Q ) + USE SIGNAL ;
    - REGF\[7\].RFW.q_wire\[5\] ( REGF\[7\].RFW.BIT\[5\].OBUF2 A ) ( REGF\[7\].RFW.BIT\[5\].OBUF1 A ) ( REGF\[7\].RFW.BIT\[5\].FF Q ) + USE SIGNAL ;
    - REGF\[7\].RFW.q_wire\[6\] ( REGF\[7\].RFW.BIT\[6\].OBUF2 A ) ( REGF\[7\].RFW.BIT\[6\].OBUF1 A ) ( REGF\[7\].RFW.BIT\[6\].FF Q ) + USE SIGNAL ;
    - REGF\[7\].RFW.q_wire\[7\] ( REGF\[7\].RFW.BIT\[7\].OBUF2 A ) ( REGF\[7\].RFW.BIT\[7\].OBUF1 A ) ( REGF\[7\].RFW.BIT\[7\].FF Q ) + USE SIGNAL ;
    - REGF\[7\].RFW.q_wire\[8\] ( REGF\[7\].RFW.BIT\[8\].OBUF2 A ) ( REGF\[7\].RFW.BIT\[8\].OBUF1 A ) ( REGF\[7\].RFW.BIT\[8\].FF Q ) + USE SIGNAL ;
    - REGF\[7\].RFW.q_wire\[9\] ( REGF\[7\].RFW.BIT\[9\].OBUF2 A ) ( REGF\[7\].RFW.BIT\[9\].OBUF1 A ) ( REGF\[7\].RFW.BIT\[9\].FF Q ) + USE SIGNAL ;
    - REGF\[7\].RFW.we_wire ( REGF\[7\].RFW.CG\[3\] GATE ) ( REGF\[7\].RFW.CG\[2\] GATE ) ( REGF\[7\].RFW.CG\[1\] GATE ) ( REGF\[7\].RFW.CG\[0\] GATE ) ( REGF\[7\].RFW.CGAND X ) + USE SIGNAL ;
    - REGF\[8\].RFW.GCLK\[0\] ( REGF\[8\].RFW.CG\[0\] GCLK ) ( REGF\[8\].RFW.BIT\[7\].FF CLK ) ( REGF\[8\].RFW.BIT\[6\].FF CLK ) ( REGF\[8\].RFW.BIT\[5\].FF CLK ) ( REGF\[8\].RFW.BIT\[4\].FF CLK ) ( REGF\[8\].RFW.BIT\[3\].FF CLK ) ( REGF\[8\].RFW.BIT\[2\].FF CLK )
      ( REGF\[8\].RFW.BIT\[1\].FF CLK ) ( REGF\[8\].RFW.BIT\[0\].FF CLK ) + USE SIGNAL ;
    - REGF\[8\].RFW.GCLK\[1\] ( REGF\[8\].RFW.CG\[1\] GCLK ) ( REGF\[8\].RFW.BIT\[9\].FF CLK ) ( REGF\[8\].RFW.BIT\[8\].FF CLK ) ( REGF\[8\].RFW.BIT\[15\].FF CLK ) ( REGF\[8\].RFW.BIT\[14\].FF CLK ) ( REGF\[8\].RFW.BIT\[13\].FF CLK ) ( REGF\[8\].RFW.BIT\[12\].FF CLK )
      ( REGF\[8\].RFW.BIT\[11\].FF CLK ) ( REGF\[8\].RFW.BIT\[10\].FF CLK ) + USE SIGNAL ;
    - REGF\[8\].RFW.GCLK\[2\] ( REGF\[8\].RFW.CG\[2\] GCLK ) ( REGF\[8\].RFW.BIT\[23\].FF CLK ) ( REGF\[8\].RFW.BIT\[22\].FF CLK ) ( REGF\[8\].RFW.BIT\[21\].FF CLK ) ( REGF\[8\].RFW.BIT\[20\].FF CLK ) ( REGF\[8\].RFW.BIT\[19\].FF CLK ) ( REGF\[8\].RFW.BIT\[18\].FF CLK )
      ( REGF\[8\].RFW.BIT\[17\].FF CLK ) ( REGF\[8\].RFW.BIT\[16\].FF CLK ) + USE SIGNAL ;
    - REGF\[8\].RFW.GCLK\[3\] ( REGF\[8\].RFW.CG\[3\] GCLK ) ( REGF\[8\].RFW.BIT\[31\].FF CLK ) ( REGF\[8\].RFW.BIT\[30\].FF CLK ) ( REGF\[8\].RFW.BIT\[29\].FF CLK ) ( REGF\[8\].RFW.BIT\[28\].FF CLK ) ( REGF\[8\].RFW.BIT\[27\].FF CLK ) ( REGF\[8\].RFW.BIT\[26\].FF CLK )
      ( REGF\[8\].RFW.BIT\[25\].FF CLK ) ( REGF\[8\].RFW.BIT\[24\].FF CLK ) + USE SIGNAL ;
    - REGF\[8\].RFW.SEL1 ( REGF\[8\].RFW.INV1\[3\] A ) ( REGF\[8\].RFW.INV1\[2\] A ) ( REGF\[8\].RFW.INV1\[1\] A ) ( REGF\[8\].RFW.INV1\[0\] A ) ( DEC0.D1.AND0 Y ) + USE SIGNAL ;
    - REGF\[8\].RFW.SEL1_B\[0\] ( REGF\[8\].RFW.INV1\[0\] Y ) ( REGF\[8\].RFW.BIT\[7\].OBUF1 TE_B ) ( REGF\[8\].RFW.BIT\[6\].OBUF1 TE_B ) ( REGF\[8\].RFW.BIT\[5\].OBUF1 TE_B ) ( REGF\[8\].RFW.BIT\[4\].OBUF1 TE_B ) ( REGF\[8\].RFW.BIT\[3\].OBUF1 TE_B ) ( REGF\[8\].RFW.BIT\[2\].OBUF1 TE_B )
      ( REGF\[8\].RFW.BIT\[1\].OBUF1 TE_B ) ( REGF\[8\].RFW.BIT\[0\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[8\].RFW.SEL1_B\[1\] ( REGF\[8\].RFW.INV1\[1\] Y ) ( REGF\[8\].RFW.BIT\[9\].OBUF1 TE_B ) ( REGF\[8\].RFW.BIT\[8\].OBUF1 TE_B ) ( REGF\[8\].RFW.BIT\[15\].OBUF1 TE_B ) ( REGF\[8\].RFW.BIT\[14\].OBUF1 TE_B ) ( REGF\[8\].RFW.BIT\[13\].OBUF1 TE_B ) ( REGF\[8\].RFW.BIT\[12\].OBUF1 TE_B )
      ( REGF\[8\].RFW.BIT\[11\].OBUF1 TE_B ) ( REGF\[8\].RFW.BIT\[10\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[8\].RFW.SEL1_B\[2\] ( REGF\[8\].RFW.INV1\[2\] Y ) ( REGF\[8\].RFW.BIT\[23\].OBUF1 TE_B ) ( REGF\[8\].RFW.BIT\[22\].OBUF1 TE_B ) ( REGF\[8\].RFW.BIT\[21\].OBUF1 TE_B ) ( REGF\[8\].RFW.BIT\[20\].OBUF1 TE_B ) ( REGF\[8\].RFW.BIT\[19\].OBUF1 TE_B ) ( REGF\[8\].RFW.BIT\[18\].OBUF1 TE_B )
      ( REGF\[8\].RFW.BIT\[17\].OBUF1 TE_B ) ( REGF\[8\].RFW.BIT\[16\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[8\].RFW.SEL1_B\[3\] ( REGF\[8\].RFW.INV1\[3\] Y ) ( REGF\[8\].RFW.BIT\[31\].OBUF1 TE_B ) ( REGF\[8\].RFW.BIT\[30\].OBUF1 TE_B ) ( REGF\[8\].RFW.BIT\[29\].OBUF1 TE_B ) ( REGF\[8\].RFW.BIT\[28\].OBUF1 TE_B ) ( REGF\[8\].RFW.BIT\[27\].OBUF1 TE_B ) ( REGF\[8\].RFW.BIT\[26\].OBUF1 TE_B )
      ( REGF\[8\].RFW.BIT\[25\].OBUF1 TE_B ) ( REGF\[8\].RFW.BIT\[24\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[8\].RFW.SEL2 ( REGF\[8\].RFW.INV2\[3\] A ) ( REGF\[8\].RFW.INV2\[2\] A ) ( REGF\[8\].RFW.INV2\[1\] A ) ( REGF\[8\].RFW.INV2\[0\] A ) ( DEC1.D1.AND0 Y ) + USE SIGNAL ;
    - REGF\[8\].RFW.SEL2_B\[0\] ( REGF\[8\].RFW.INV2\[0\] Y ) ( REGF\[8\].RFW.BIT\[7\].OBUF2 TE_B ) ( REGF\[8\].RFW.BIT\[6\].OBUF2 TE_B ) ( REGF\[8\].RFW.BIT\[5\].OBUF2 TE_B ) ( REGF\[8\].RFW.BIT\[4\].OBUF2 TE_B ) ( REGF\[8\].RFW.BIT\[3\].OBUF2 TE_B ) ( REGF\[8\].RFW.BIT\[2\].OBUF2 TE_B )
      ( REGF\[8\].RFW.BIT\[1\].OBUF2 TE_B ) ( REGF\[8\].RFW.BIT\[0\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[8\].RFW.SEL2_B\[1\] ( REGF\[8\].RFW.INV2\[1\] Y ) ( REGF\[8\].RFW.BIT\[9\].OBUF2 TE_B ) ( REGF\[8\].RFW.BIT\[8\].OBUF2 TE_B ) ( REGF\[8\].RFW.BIT\[15\].OBUF2 TE_B ) ( REGF\[8\].RFW.BIT\[14\].OBUF2 TE_B ) ( REGF\[8\].RFW.BIT\[13\].OBUF2 TE_B ) ( REGF\[8\].RFW.BIT\[12\].OBUF2 TE_B )
      ( REGF\[8\].RFW.BIT\[11\].OBUF2 TE_B ) ( REGF\[8\].RFW.BIT\[10\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[8\].RFW.SEL2_B\[2\] ( REGF\[8\].RFW.INV2\[2\] Y ) ( REGF\[8\].RFW.BIT\[23\].OBUF2 TE_B ) ( REGF\[8\].RFW.BIT\[22\].OBUF2 TE_B ) ( REGF\[8\].RFW.BIT\[21\].OBUF2 TE_B ) ( REGF\[8\].RFW.BIT\[20\].OBUF2 TE_B ) ( REGF\[8\].RFW.BIT\[19\].OBUF2 TE_B ) ( REGF\[8\].RFW.BIT\[18\].OBUF2 TE_B )
      ( REGF\[8\].RFW.BIT\[17\].OBUF2 TE_B ) ( REGF\[8\].RFW.BIT\[16\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[8\].RFW.SEL2_B\[3\] ( REGF\[8\].RFW.INV2\[3\] Y ) ( REGF\[8\].RFW.BIT\[31\].OBUF2 TE_B ) ( REGF\[8\].RFW.BIT\[30\].OBUF2 TE_B ) ( REGF\[8\].RFW.BIT\[29\].OBUF2 TE_B ) ( REGF\[8\].RFW.BIT\[28\].OBUF2 TE_B ) ( REGF\[8\].RFW.BIT\[27\].OBUF2 TE_B ) ( REGF\[8\].RFW.BIT\[26\].OBUF2 TE_B )
      ( REGF\[8\].RFW.BIT\[25\].OBUF2 TE_B ) ( REGF\[8\].RFW.BIT\[24\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[8\].RFW.SELW ( REGF\[8\].RFW.CGAND A ) ( DEC2.D1.AND0 Y ) + USE SIGNAL ;
    - REGF\[8\].RFW.q_wire\[0\] ( REGF\[8\].RFW.BIT\[0\].OBUF2 A ) ( REGF\[8\].RFW.BIT\[0\].OBUF1 A ) ( REGF\[8\].RFW.BIT\[0\].FF Q ) + USE SIGNAL ;
    - REGF\[8\].RFW.q_wire\[10\] ( REGF\[8\].RFW.BIT\[10\].OBUF2 A ) ( REGF\[8\].RFW.BIT\[10\].OBUF1 A ) ( REGF\[8\].RFW.BIT\[10\].FF Q ) + USE SIGNAL ;
    - REGF\[8\].RFW.q_wire\[11\] ( REGF\[8\].RFW.BIT\[11\].OBUF2 A ) ( REGF\[8\].RFW.BIT\[11\].OBUF1 A ) ( REGF\[8\].RFW.BIT\[11\].FF Q ) + USE SIGNAL ;
    - REGF\[8\].RFW.q_wire\[12\] ( REGF\[8\].RFW.BIT\[12\].OBUF2 A ) ( REGF\[8\].RFW.BIT\[12\].OBUF1 A ) ( REGF\[8\].RFW.BIT\[12\].FF Q ) + USE SIGNAL ;
    - REGF\[8\].RFW.q_wire\[13\] ( REGF\[8\].RFW.BIT\[13\].OBUF2 A ) ( REGF\[8\].RFW.BIT\[13\].OBUF1 A ) ( REGF\[8\].RFW.BIT\[13\].FF Q ) + USE SIGNAL ;
    - REGF\[8\].RFW.q_wire\[14\] ( REGF\[8\].RFW.BIT\[14\].OBUF2 A ) ( REGF\[8\].RFW.BIT\[14\].OBUF1 A ) ( REGF\[8\].RFW.BIT\[14\].FF Q ) + USE SIGNAL ;
    - REGF\[8\].RFW.q_wire\[15\] ( REGF\[8\].RFW.BIT\[15\].OBUF2 A ) ( REGF\[8\].RFW.BIT\[15\].OBUF1 A ) ( REGF\[8\].RFW.BIT\[15\].FF Q ) + USE SIGNAL ;
    - REGF\[8\].RFW.q_wire\[16\] ( REGF\[8\].RFW.BIT\[16\].OBUF2 A ) ( REGF\[8\].RFW.BIT\[16\].OBUF1 A ) ( REGF\[8\].RFW.BIT\[16\].FF Q ) + USE SIGNAL ;
    - REGF\[8\].RFW.q_wire\[17\] ( REGF\[8\].RFW.BIT\[17\].OBUF2 A ) ( REGF\[8\].RFW.BIT\[17\].OBUF1 A ) ( REGF\[8\].RFW.BIT\[17\].FF Q ) + USE SIGNAL ;
    - REGF\[8\].RFW.q_wire\[18\] ( REGF\[8\].RFW.BIT\[18\].OBUF2 A ) ( REGF\[8\].RFW.BIT\[18\].OBUF1 A ) ( REGF\[8\].RFW.BIT\[18\].FF Q ) + USE SIGNAL ;
    - REGF\[8\].RFW.q_wire\[19\] ( REGF\[8\].RFW.BIT\[19\].OBUF2 A ) ( REGF\[8\].RFW.BIT\[19\].OBUF1 A ) ( REGF\[8\].RFW.BIT\[19\].FF Q ) + USE SIGNAL ;
    - REGF\[8\].RFW.q_wire\[1\] ( REGF\[8\].RFW.BIT\[1\].OBUF2 A ) ( REGF\[8\].RFW.BIT\[1\].OBUF1 A ) ( REGF\[8\].RFW.BIT\[1\].FF Q ) + USE SIGNAL ;
    - REGF\[8\].RFW.q_wire\[20\] ( REGF\[8\].RFW.BIT\[20\].OBUF2 A ) ( REGF\[8\].RFW.BIT\[20\].OBUF1 A ) ( REGF\[8\].RFW.BIT\[20\].FF Q ) + USE SIGNAL ;
    - REGF\[8\].RFW.q_wire\[21\] ( REGF\[8\].RFW.BIT\[21\].OBUF2 A ) ( REGF\[8\].RFW.BIT\[21\].OBUF1 A ) ( REGF\[8\].RFW.BIT\[21\].FF Q ) + USE SIGNAL ;
    - REGF\[8\].RFW.q_wire\[22\] ( REGF\[8\].RFW.BIT\[22\].OBUF2 A ) ( REGF\[8\].RFW.BIT\[22\].OBUF1 A ) ( REGF\[8\].RFW.BIT\[22\].FF Q ) + USE SIGNAL ;
    - REGF\[8\].RFW.q_wire\[23\] ( REGF\[8\].RFW.BIT\[23\].OBUF2 A ) ( REGF\[8\].RFW.BIT\[23\].OBUF1 A ) ( REGF\[8\].RFW.BIT\[23\].FF Q ) + USE SIGNAL ;
    - REGF\[8\].RFW.q_wire\[24\] ( REGF\[8\].RFW.BIT\[24\].OBUF2 A ) ( REGF\[8\].RFW.BIT\[24\].OBUF1 A ) ( REGF\[8\].RFW.BIT\[24\].FF Q ) + USE SIGNAL ;
    - REGF\[8\].RFW.q_wire\[25\] ( REGF\[8\].RFW.BIT\[25\].OBUF2 A ) ( REGF\[8\].RFW.BIT\[25\].OBUF1 A ) ( REGF\[8\].RFW.BIT\[25\].FF Q ) + USE SIGNAL ;
    - REGF\[8\].RFW.q_wire\[26\] ( REGF\[8\].RFW.BIT\[26\].OBUF2 A ) ( REGF\[8\].RFW.BIT\[26\].OBUF1 A ) ( REGF\[8\].RFW.BIT\[26\].FF Q ) + USE SIGNAL ;
    - REGF\[8\].RFW.q_wire\[27\] ( REGF\[8\].RFW.BIT\[27\].OBUF2 A ) ( REGF\[8\].RFW.BIT\[27\].OBUF1 A ) ( REGF\[8\].RFW.BIT\[27\].FF Q ) + USE SIGNAL ;
    - REGF\[8\].RFW.q_wire\[28\] ( REGF\[8\].RFW.BIT\[28\].OBUF2 A ) ( REGF\[8\].RFW.BIT\[28\].OBUF1 A ) ( REGF\[8\].RFW.BIT\[28\].FF Q ) + USE SIGNAL ;
    - REGF\[8\].RFW.q_wire\[29\] ( REGF\[8\].RFW.BIT\[29\].OBUF2 A ) ( REGF\[8\].RFW.BIT\[29\].OBUF1 A ) ( REGF\[8\].RFW.BIT\[29\].FF Q ) + USE SIGNAL ;
    - REGF\[8\].RFW.q_wire\[2\] ( REGF\[8\].RFW.BIT\[2\].OBUF2 A ) ( REGF\[8\].RFW.BIT\[2\].OBUF1 A ) ( REGF\[8\].RFW.BIT\[2\].FF Q ) + USE SIGNAL ;
    - REGF\[8\].RFW.q_wire\[30\] ( REGF\[8\].RFW.BIT\[30\].OBUF2 A ) ( REGF\[8\].RFW.BIT\[30\].OBUF1 A ) ( REGF\[8\].RFW.BIT\[30\].FF Q ) + USE SIGNAL ;
    - REGF\[8\].RFW.q_wire\[31\] ( REGF\[8\].RFW.BIT\[31\].OBUF2 A ) ( REGF\[8\].RFW.BIT\[31\].OBUF1 A ) ( REGF\[8\].RFW.BIT\[31\].FF Q ) + USE SIGNAL ;
    - REGF\[8\].RFW.q_wire\[3\] ( REGF\[8\].RFW.BIT\[3\].OBUF2 A ) ( REGF\[8\].RFW.BIT\[3\].OBUF1 A ) ( REGF\[8\].RFW.BIT\[3\].FF Q ) + USE SIGNAL ;
    - REGF\[8\].RFW.q_wire\[4\] ( REGF\[8\].RFW.BIT\[4\].OBUF2 A ) ( REGF\[8\].RFW.BIT\[4\].OBUF1 A ) ( REGF\[8\].RFW.BIT\[4\].FF Q ) + USE SIGNAL ;
    - REGF\[8\].RFW.q_wire\[5\] ( REGF\[8\].RFW.BIT\[5\].OBUF2 A ) ( REGF\[8\].RFW.BIT\[5\].OBUF1 A ) ( REGF\[8\].RFW.BIT\[5\].FF Q ) + USE SIGNAL ;
    - REGF\[8\].RFW.q_wire\[6\] ( REGF\[8\].RFW.BIT\[6\].OBUF2 A ) ( REGF\[8\].RFW.BIT\[6\].OBUF1 A ) ( REGF\[8\].RFW.BIT\[6\].FF Q ) + USE SIGNAL ;
    - REGF\[8\].RFW.q_wire\[7\] ( REGF\[8\].RFW.BIT\[7\].OBUF2 A ) ( REGF\[8\].RFW.BIT\[7\].OBUF1 A ) ( REGF\[8\].RFW.BIT\[7\].FF Q ) + USE SIGNAL ;
    - REGF\[8\].RFW.q_wire\[8\] ( REGF\[8\].RFW.BIT\[8\].OBUF2 A ) ( REGF\[8\].RFW.BIT\[8\].OBUF1 A ) ( REGF\[8\].RFW.BIT\[8\].FF Q ) + USE SIGNAL ;
    - REGF\[8\].RFW.q_wire\[9\] ( REGF\[8\].RFW.BIT\[9\].OBUF2 A ) ( REGF\[8\].RFW.BIT\[9\].OBUF1 A ) ( REGF\[8\].RFW.BIT\[9\].FF Q ) + USE SIGNAL ;
    - REGF\[8\].RFW.we_wire ( REGF\[8\].RFW.CG\[3\] GATE ) ( REGF\[8\].RFW.CG\[2\] GATE ) ( REGF\[8\].RFW.CG\[1\] GATE ) ( REGF\[8\].RFW.CG\[0\] GATE ) ( REGF\[8\].RFW.CGAND X ) + USE SIGNAL ;
    - REGF\[9\].RFW.GCLK\[0\] ( REGF\[9\].RFW.CG\[0\] GCLK ) ( REGF\[9\].RFW.BIT\[7\].FF CLK ) ( REGF\[9\].RFW.BIT\[6\].FF CLK ) ( REGF\[9\].RFW.BIT\[5\].FF CLK ) ( REGF\[9\].RFW.BIT\[4\].FF CLK ) ( REGF\[9\].RFW.BIT\[3\].FF CLK ) ( REGF\[9\].RFW.BIT\[2\].FF CLK )
      ( REGF\[9\].RFW.BIT\[1\].FF CLK ) ( REGF\[9\].RFW.BIT\[0\].FF CLK ) + USE SIGNAL ;
    - REGF\[9\].RFW.GCLK\[1\] ( REGF\[9\].RFW.CG\[1\] GCLK ) ( REGF\[9\].RFW.BIT\[9\].FF CLK ) ( REGF\[9\].RFW.BIT\[8\].FF CLK ) ( REGF\[9\].RFW.BIT\[15\].FF CLK ) ( REGF\[9\].RFW.BIT\[14\].FF CLK ) ( REGF\[9\].RFW.BIT\[13\].FF CLK ) ( REGF\[9\].RFW.BIT\[12\].FF CLK )
      ( REGF\[9\].RFW.BIT\[11\].FF CLK ) ( REGF\[9\].RFW.BIT\[10\].FF CLK ) + USE SIGNAL ;
    - REGF\[9\].RFW.GCLK\[2\] ( REGF\[9\].RFW.CG\[2\] GCLK ) ( REGF\[9\].RFW.BIT\[23\].FF CLK ) ( REGF\[9\].RFW.BIT\[22\].FF CLK ) ( REGF\[9\].RFW.BIT\[21\].FF CLK ) ( REGF\[9\].RFW.BIT\[20\].FF CLK ) ( REGF\[9\].RFW.BIT\[19\].FF CLK ) ( REGF\[9\].RFW.BIT\[18\].FF CLK )
      ( REGF\[9\].RFW.BIT\[17\].FF CLK ) ( REGF\[9\].RFW.BIT\[16\].FF CLK ) + USE SIGNAL ;
    - REGF\[9\].RFW.GCLK\[3\] ( REGF\[9\].RFW.CG\[3\] GCLK ) ( REGF\[9\].RFW.BIT\[31\].FF CLK ) ( REGF\[9\].RFW.BIT\[30\].FF CLK ) ( REGF\[9\].RFW.BIT\[29\].FF CLK ) ( REGF\[9\].RFW.BIT\[28\].FF CLK ) ( REGF\[9\].RFW.BIT\[27\].FF CLK ) ( REGF\[9\].RFW.BIT\[26\].FF CLK )
      ( REGF\[9\].RFW.BIT\[25\].FF CLK ) ( REGF\[9\].RFW.BIT\[24\].FF CLK ) + USE SIGNAL ;
    - REGF\[9\].RFW.SEL1 ( REGF\[9\].RFW.INV1\[3\] A ) ( REGF\[9\].RFW.INV1\[2\] A ) ( REGF\[9\].RFW.INV1\[1\] A ) ( REGF\[9\].RFW.INV1\[0\] A ) ( DEC0.D1.AND1 X ) + USE SIGNAL ;
    - REGF\[9\].RFW.SEL1_B\[0\] ( REGF\[9\].RFW.INV1\[0\] Y ) ( REGF\[9\].RFW.BIT\[7\].OBUF1 TE_B ) ( REGF\[9\].RFW.BIT\[6\].OBUF1 TE_B ) ( REGF\[9\].RFW.BIT\[5\].OBUF1 TE_B ) ( REGF\[9\].RFW.BIT\[4\].OBUF1 TE_B ) ( REGF\[9\].RFW.BIT\[3\].OBUF1 TE_B ) ( REGF\[9\].RFW.BIT\[2\].OBUF1 TE_B )
      ( REGF\[9\].RFW.BIT\[1\].OBUF1 TE_B ) ( REGF\[9\].RFW.BIT\[0\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[9\].RFW.SEL1_B\[1\] ( REGF\[9\].RFW.INV1\[1\] Y ) ( REGF\[9\].RFW.BIT\[9\].OBUF1 TE_B ) ( REGF\[9\].RFW.BIT\[8\].OBUF1 TE_B ) ( REGF\[9\].RFW.BIT\[15\].OBUF1 TE_B ) ( REGF\[9\].RFW.BIT\[14\].OBUF1 TE_B ) ( REGF\[9\].RFW.BIT\[13\].OBUF1 TE_B ) ( REGF\[9\].RFW.BIT\[12\].OBUF1 TE_B )
      ( REGF\[9\].RFW.BIT\[11\].OBUF1 TE_B ) ( REGF\[9\].RFW.BIT\[10\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[9\].RFW.SEL1_B\[2\] ( REGF\[9\].RFW.INV1\[2\] Y ) ( REGF\[9\].RFW.BIT\[23\].OBUF1 TE_B ) ( REGF\[9\].RFW.BIT\[22\].OBUF1 TE_B ) ( REGF\[9\].RFW.BIT\[21\].OBUF1 TE_B ) ( REGF\[9\].RFW.BIT\[20\].OBUF1 TE_B ) ( REGF\[9\].RFW.BIT\[19\].OBUF1 TE_B ) ( REGF\[9\].RFW.BIT\[18\].OBUF1 TE_B )
      ( REGF\[9\].RFW.BIT\[17\].OBUF1 TE_B ) ( REGF\[9\].RFW.BIT\[16\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[9\].RFW.SEL1_B\[3\] ( REGF\[9\].RFW.INV1\[3\] Y ) ( REGF\[9\].RFW.BIT\[31\].OBUF1 TE_B ) ( REGF\[9\].RFW.BIT\[30\].OBUF1 TE_B ) ( REGF\[9\].RFW.BIT\[29\].OBUF1 TE_B ) ( REGF\[9\].RFW.BIT\[28\].OBUF1 TE_B ) ( REGF\[9\].RFW.BIT\[27\].OBUF1 TE_B ) ( REGF\[9\].RFW.BIT\[26\].OBUF1 TE_B )
      ( REGF\[9\].RFW.BIT\[25\].OBUF1 TE_B ) ( REGF\[9\].RFW.BIT\[24\].OBUF1 TE_B ) + USE SIGNAL ;
    - REGF\[9\].RFW.SEL2 ( REGF\[9\].RFW.INV2\[3\] A ) ( REGF\[9\].RFW.INV2\[2\] A ) ( REGF\[9\].RFW.INV2\[1\] A ) ( REGF\[9\].RFW.INV2\[0\] A ) ( DEC1.D1.AND1 X ) + USE SIGNAL ;
    - REGF\[9\].RFW.SEL2_B\[0\] ( REGF\[9\].RFW.INV2\[0\] Y ) ( REGF\[9\].RFW.BIT\[7\].OBUF2 TE_B ) ( REGF\[9\].RFW.BIT\[6\].OBUF2 TE_B ) ( REGF\[9\].RFW.BIT\[5\].OBUF2 TE_B ) ( REGF\[9\].RFW.BIT\[4\].OBUF2 TE_B ) ( REGF\[9\].RFW.BIT\[3\].OBUF2 TE_B ) ( REGF\[9\].RFW.BIT\[2\].OBUF2 TE_B )
      ( REGF\[9\].RFW.BIT\[1\].OBUF2 TE_B ) ( REGF\[9\].RFW.BIT\[0\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[9\].RFW.SEL2_B\[1\] ( REGF\[9\].RFW.INV2\[1\] Y ) ( REGF\[9\].RFW.BIT\[9\].OBUF2 TE_B ) ( REGF\[9\].RFW.BIT\[8\].OBUF2 TE_B ) ( REGF\[9\].RFW.BIT\[15\].OBUF2 TE_B ) ( REGF\[9\].RFW.BIT\[14\].OBUF2 TE_B ) ( REGF\[9\].RFW.BIT\[13\].OBUF2 TE_B ) ( REGF\[9\].RFW.BIT\[12\].OBUF2 TE_B )
      ( REGF\[9\].RFW.BIT\[11\].OBUF2 TE_B ) ( REGF\[9\].RFW.BIT\[10\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[9\].RFW.SEL2_B\[2\] ( REGF\[9\].RFW.INV2\[2\] Y ) ( REGF\[9\].RFW.BIT\[23\].OBUF2 TE_B ) ( REGF\[9\].RFW.BIT\[22\].OBUF2 TE_B ) ( REGF\[9\].RFW.BIT\[21\].OBUF2 TE_B ) ( REGF\[9\].RFW.BIT\[20\].OBUF2 TE_B ) ( REGF\[9\].RFW.BIT\[19\].OBUF2 TE_B ) ( REGF\[9\].RFW.BIT\[18\].OBUF2 TE_B )
      ( REGF\[9\].RFW.BIT\[17\].OBUF2 TE_B ) ( REGF\[9\].RFW.BIT\[16\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[9\].RFW.SEL2_B\[3\] ( REGF\[9\].RFW.INV2\[3\] Y ) ( REGF\[9\].RFW.BIT\[31\].OBUF2 TE_B ) ( REGF\[9\].RFW.BIT\[30\].OBUF2 TE_B ) ( REGF\[9\].RFW.BIT\[29\].OBUF2 TE_B ) ( REGF\[9\].RFW.BIT\[28\].OBUF2 TE_B ) ( REGF\[9\].RFW.BIT\[27\].OBUF2 TE_B ) ( REGF\[9\].RFW.BIT\[26\].OBUF2 TE_B )
      ( REGF\[9\].RFW.BIT\[25\].OBUF2 TE_B ) ( REGF\[9\].RFW.BIT\[24\].OBUF2 TE_B ) + USE SIGNAL ;
    - REGF\[9\].RFW.SELW ( REGF\[9\].RFW.CGAND A ) ( DEC2.D1.AND1 X ) + USE SIGNAL ;
    - REGF\[9\].RFW.q_wire\[0\] ( REGF\[9\].RFW.BIT\[0\].OBUF2 A ) ( REGF\[9\].RFW.BIT\[0\].OBUF1 A ) ( REGF\[9\].RFW.BIT\[0\].FF Q ) + USE SIGNAL ;
    - REGF\[9\].RFW.q_wire\[10\] ( REGF\[9\].RFW.BIT\[10\].OBUF2 A ) ( REGF\[9\].RFW.BIT\[10\].OBUF1 A ) ( REGF\[9\].RFW.BIT\[10\].FF Q ) + USE SIGNAL ;
    - REGF\[9\].RFW.q_wire\[11\] ( REGF\[9\].RFW.BIT\[11\].OBUF2 A ) ( REGF\[9\].RFW.BIT\[11\].OBUF1 A ) ( REGF\[9\].RFW.BIT\[11\].FF Q ) + USE SIGNAL ;
    - REGF\[9\].RFW.q_wire\[12\] ( REGF\[9\].RFW.BIT\[12\].OBUF2 A ) ( REGF\[9\].RFW.BIT\[12\].OBUF1 A ) ( REGF\[9\].RFW.BIT\[12\].FF Q ) + USE SIGNAL ;
    - REGF\[9\].RFW.q_wire\[13\] ( REGF\[9\].RFW.BIT\[13\].OBUF2 A ) ( REGF\[9\].RFW.BIT\[13\].OBUF1 A ) ( REGF\[9\].RFW.BIT\[13\].FF Q ) + USE SIGNAL ;
    - REGF\[9\].RFW.q_wire\[14\] ( REGF\[9\].RFW.BIT\[14\].OBUF2 A ) ( REGF\[9\].RFW.BIT\[14\].OBUF1 A ) ( REGF\[9\].RFW.BIT\[14\].FF Q ) + USE SIGNAL ;
    - REGF\[9\].RFW.q_wire\[15\] ( REGF\[9\].RFW.BIT\[15\].OBUF2 A ) ( REGF\[9\].RFW.BIT\[15\].OBUF1 A ) ( REGF\[9\].RFW.BIT\[15\].FF Q ) + USE SIGNAL ;
    - REGF\[9\].RFW.q_wire\[16\] ( REGF\[9\].RFW.BIT\[16\].OBUF2 A ) ( REGF\[9\].RFW.BIT\[16\].OBUF1 A ) ( REGF\[9\].RFW.BIT\[16\].FF Q ) + USE SIGNAL ;
    - REGF\[9\].RFW.q_wire\[17\] ( REGF\[9\].RFW.BIT\[17\].OBUF2 A ) ( REGF\[9\].RFW.BIT\[17\].OBUF1 A ) ( REGF\[9\].RFW.BIT\[17\].FF Q ) + USE SIGNAL ;
    - REGF\[9\].RFW.q_wire\[18\] ( REGF\[9\].RFW.BIT\[18\].OBUF2 A ) ( REGF\[9\].RFW.BIT\[18\].OBUF1 A ) ( REGF\[9\].RFW.BIT\[18\].FF Q ) + USE SIGNAL ;
    - REGF\[9\].RFW.q_wire\[19\] ( REGF\[9\].RFW.BIT\[19\].OBUF2 A ) ( REGF\[9\].RFW.BIT\[19\].OBUF1 A ) ( REGF\[9\].RFW.BIT\[19\].FF Q ) + USE SIGNAL ;
    - REGF\[9\].RFW.q_wire\[1\] ( REGF\[9\].RFW.BIT\[1\].OBUF2 A ) ( REGF\[9\].RFW.BIT\[1\].OBUF1 A ) ( REGF\[9\].RFW.BIT\[1\].FF Q ) + USE SIGNAL ;
    - REGF\[9\].RFW.q_wire\[20\] ( REGF\[9\].RFW.BIT\[20\].OBUF2 A ) ( REGF\[9\].RFW.BIT\[20\].OBUF1 A ) ( REGF\[9\].RFW.BIT\[20\].FF Q ) + USE SIGNAL ;
    - REGF\[9\].RFW.q_wire\[21\] ( REGF\[9\].RFW.BIT\[21\].OBUF2 A ) ( REGF\[9\].RFW.BIT\[21\].OBUF1 A ) ( REGF\[9\].RFW.BIT\[21\].FF Q ) + USE SIGNAL ;
    - REGF\[9\].RFW.q_wire\[22\] ( REGF\[9\].RFW.BIT\[22\].OBUF2 A ) ( REGF\[9\].RFW.BIT\[22\].OBUF1 A ) ( REGF\[9\].RFW.BIT\[22\].FF Q ) + USE SIGNAL ;
    - REGF\[9\].RFW.q_wire\[23\] ( REGF\[9\].RFW.BIT\[23\].OBUF2 A ) ( REGF\[9\].RFW.BIT\[23\].OBUF1 A ) ( REGF\[9\].RFW.BIT\[23\].FF Q ) + USE SIGNAL ;
    - REGF\[9\].RFW.q_wire\[24\] ( REGF\[9\].RFW.BIT\[24\].OBUF2 A ) ( REGF\[9\].RFW.BIT\[24\].OBUF1 A ) ( REGF\[9\].RFW.BIT\[24\].FF Q ) + USE SIGNAL ;
    - REGF\[9\].RFW.q_wire\[25\] ( REGF\[9\].RFW.BIT\[25\].OBUF2 A ) ( REGF\[9\].RFW.BIT\[25\].OBUF1 A ) ( REGF\[9\].RFW.BIT\[25\].FF Q ) + USE SIGNAL ;
    - REGF\[9\].RFW.q_wire\[26\] ( REGF\[9\].RFW.BIT\[26\].OBUF2 A ) ( REGF\[9\].RFW.BIT\[26\].OBUF1 A ) ( REGF\[9\].RFW.BIT\[26\].FF Q ) + USE SIGNAL ;
    - REGF\[9\].RFW.q_wire\[27\] ( REGF\[9\].RFW.BIT\[27\].OBUF2 A ) ( REGF\[9\].RFW.BIT\[27\].OBUF1 A ) ( REGF\[9\].RFW.BIT\[27\].FF Q ) + USE SIGNAL ;
    - REGF\[9\].RFW.q_wire\[28\] ( REGF\[9\].RFW.BIT\[28\].OBUF2 A ) ( REGF\[9\].RFW.BIT\[28\].OBUF1 A ) ( REGF\[9\].RFW.BIT\[28\].FF Q ) + USE SIGNAL ;
    - REGF\[9\].RFW.q_wire\[29\] ( REGF\[9\].RFW.BIT\[29\].OBUF2 A ) ( REGF\[9\].RFW.BIT\[29\].OBUF1 A ) ( REGF\[9\].RFW.BIT\[29\].FF Q ) + USE SIGNAL ;
    - REGF\[9\].RFW.q_wire\[2\] ( REGF\[9\].RFW.BIT\[2\].OBUF2 A ) ( REGF\[9\].RFW.BIT\[2\].OBUF1 A ) ( REGF\[9\].RFW.BIT\[2\].FF Q ) + USE SIGNAL ;
    - REGF\[9\].RFW.q_wire\[30\] ( REGF\[9\].RFW.BIT\[30\].OBUF2 A ) ( REGF\[9\].RFW.BIT\[30\].OBUF1 A ) ( REGF\[9\].RFW.BIT\[30\].FF Q ) + USE SIGNAL ;
    - REGF\[9\].RFW.q_wire\[31\] ( REGF\[9\].RFW.BIT\[31\].OBUF2 A ) ( REGF\[9\].RFW.BIT\[31\].OBUF1 A ) ( REGF\[9\].RFW.BIT\[31\].FF Q ) + USE SIGNAL ;
    - REGF\[9\].RFW.q_wire\[3\] ( REGF\[9\].RFW.BIT\[3\].OBUF2 A ) ( REGF\[9\].RFW.BIT\[3\].OBUF1 A ) ( REGF\[9\].RFW.BIT\[3\].FF Q ) + USE SIGNAL ;
    - REGF\[9\].RFW.q_wire\[4\] ( REGF\[9\].RFW.BIT\[4\].OBUF2 A ) ( REGF\[9\].RFW.BIT\[4\].OBUF1 A ) ( REGF\[9\].RFW.BIT\[4\].FF Q ) + USE SIGNAL ;
    - REGF\[9\].RFW.q_wire\[5\] ( REGF\[9\].RFW.BIT\[5\].OBUF2 A ) ( REGF\[9\].RFW.BIT\[5\].OBUF1 A ) ( REGF\[9\].RFW.BIT\[5\].FF Q ) + USE SIGNAL ;
    - REGF\[9\].RFW.q_wire\[6\] ( REGF\[9\].RFW.BIT\[6\].OBUF2 A ) ( REGF\[9\].RFW.BIT\[6\].OBUF1 A ) ( REGF\[9\].RFW.BIT\[6\].FF Q ) + USE SIGNAL ;
    - REGF\[9\].RFW.q_wire\[7\] ( REGF\[9\].RFW.BIT\[7\].OBUF2 A ) ( REGF\[9\].RFW.BIT\[7\].OBUF1 A ) ( REGF\[9\].RFW.BIT\[7\].FF Q ) + USE SIGNAL ;
    - REGF\[9\].RFW.q_wire\[8\] ( REGF\[9\].RFW.BIT\[8\].OBUF2 A ) ( REGF\[9\].RFW.BIT\[8\].OBUF1 A ) ( REGF\[9\].RFW.BIT\[8\].FF Q ) + USE SIGNAL ;
    - REGF\[9\].RFW.q_wire\[9\] ( REGF\[9\].RFW.BIT\[9\].OBUF2 A ) ( REGF\[9\].RFW.BIT\[9\].OBUF1 A ) ( REGF\[9\].RFW.BIT\[9\].FF Q ) + USE SIGNAL ;
    - REGF\[9\].RFW.we_wire ( REGF\[9\].RFW.CG\[3\] GATE ) ( REGF\[9\].RFW.CG\[2\] GATE ) ( REGF\[9\].RFW.CG\[1\] GATE ) ( REGF\[9\].RFW.CG\[0\] GATE ) ( REGF\[9\].RFW.CGAND X ) + USE SIGNAL ;
    - RW[0] ( PIN RW[0] ) ( DEC2.D3.ABUF\[0\] A ) ( DEC2.D2.ABUF\[0\] A ) ( DEC2.D1.ABUF\[0\] A ) ( DEC2.D0.ABUF\[0\] A ) + USE SIGNAL ;
    - RW[1] ( PIN RW[1] ) ( DEC2.D3.ABUF\[1\] A ) ( DEC2.D2.ABUF\[1\] A ) ( DEC2.D1.ABUF\[1\] A ) ( DEC2.D0.ABUF\[1\] A ) + USE SIGNAL ;
    - RW[2] ( PIN RW[2] ) ( DEC2.D3.ABUF\[2\] A ) ( DEC2.D2.ABUF\[2\] A ) ( DEC2.D1.ABUF\[2\] A ) ( DEC2.D0.ABUF\[2\] A ) + USE SIGNAL ;
    - RW[3] ( PIN RW[3] ) ( DEC2.D.AND3 B ) ( DEC2.D.AND2 A_N ) ( DEC2.D.AND1 B ) ( DEC2.D.AND0 A ) + USE SIGNAL ;
    - RW[4] ( PIN RW[4] ) ( DEC2.D.AND3 A ) ( DEC2.D.AND2 B ) ( DEC2.D.AND1 A_N ) ( DEC2.D.AND0 B ) + USE SIGNAL ;
    - WE ( PIN WE ) ( REGF\[9\].RFW.CGAND B ) ( REGF\[8\].RFW.CGAND B ) ( REGF\[7\].RFW.CGAND B ) ( REGF\[6\].RFW.CGAND B ) ( REGF\[5\].RFW.CGAND B ) ( REGF\[4\].RFW.CGAND B )
      ( REGF\[3\].RFW.CGAND B ) ( REGF\[31\].RFW.CGAND B ) ( REGF\[30\].RFW.CGAND B ) ( REGF\[2\].RFW.CGAND B ) ( REGF\[29\].RFW.CGAND B ) ( REGF\[28\].RFW.CGAND B ) ( REGF\[27\].RFW.CGAND B ) ( REGF\[26\].RFW.CGAND B )
      ( REGF\[25\].RFW.CGAND B ) ( REGF\[24\].RFW.CGAND B ) ( REGF\[23\].RFW.CGAND B ) ( REGF\[22\].RFW.CGAND B ) ( REGF\[21\].RFW.CGAND B ) ( REGF\[20\].RFW.CGAND B ) ( REGF\[1\].RFW.CGAND B ) ( REGF\[19\].RFW.CGAND B )
      ( REGF\[18\].RFW.CGAND B ) ( REGF\[17\].RFW.CGAND B ) ( REGF\[16\].RFW.CGAND B ) ( REGF\[15\].RFW.CGAND B ) ( REGF\[14\].RFW.CGAND B ) ( REGF\[13\].RFW.CGAND B ) ( REGF\[12\].RFW.CGAND B ) ( REGF\[11\].RFW.CGAND B )
      ( REGF\[10\].RFW.CGAND B ) + USE SIGNAL ;
    - genblk1.RFW0.SEL1 ( genblk1.RFW0.INV1\[3\] A ) ( genblk1.RFW0.INV1\[2\] A ) ( genblk1.RFW0.INV1\[1\] A ) ( genblk1.RFW0.INV1\[0\] A ) ( DEC0.D0.AND0 Y ) + USE SIGNAL ;
    - genblk1.RFW0.SEL1_B\[0\] ( genblk1.RFW0.INV1\[0\] Y ) ( genblk1.RFW0.BIT\[7\].OBUF1 TE_B ) ( genblk1.RFW0.BIT\[6\].OBUF1 TE_B ) ( genblk1.RFW0.BIT\[5\].OBUF1 TE_B ) ( genblk1.RFW0.BIT\[4\].OBUF1 TE_B ) ( genblk1.RFW0.BIT\[3\].OBUF1 TE_B ) ( genblk1.RFW0.BIT\[2\].OBUF1 TE_B )
      ( genblk1.RFW0.BIT\[1\].OBUF1 TE_B ) ( genblk1.RFW0.BIT\[0\].OBUF1 TE_B ) + USE SIGNAL ;
    - genblk1.RFW0.SEL1_B\[1\] ( genblk1.RFW0.INV1\[1\] Y ) ( genblk1.RFW0.BIT\[9\].OBUF1 TE_B ) ( genblk1.RFW0.BIT\[8\].OBUF1 TE_B ) ( genblk1.RFW0.BIT\[15\].OBUF1 TE_B ) ( genblk1.RFW0.BIT\[14\].OBUF1 TE_B ) ( genblk1.RFW0.BIT\[13\].OBUF1 TE_B ) ( genblk1.RFW0.BIT\[12\].OBUF1 TE_B )
      ( genblk1.RFW0.BIT\[11\].OBUF1 TE_B ) ( genblk1.RFW0.BIT\[10\].OBUF1 TE_B ) + USE SIGNAL ;
    - genblk1.RFW0.SEL1_B\[2\] ( genblk1.RFW0.INV1\[2\] Y ) ( genblk1.RFW0.BIT\[23\].OBUF1 TE_B ) ( genblk1.RFW0.BIT\[22\].OBUF1 TE_B ) ( genblk1.RFW0.BIT\[21\].OBUF1 TE_B ) ( genblk1.RFW0.BIT\[20\].OBUF1 TE_B ) ( genblk1.RFW0.BIT\[19\].OBUF1 TE_B ) ( genblk1.RFW0.BIT\[18\].OBUF1 TE_B )
      ( genblk1.RFW0.BIT\[17\].OBUF1 TE_B ) ( genblk1.RFW0.BIT\[16\].OBUF1 TE_B ) + USE SIGNAL ;
    - genblk1.RFW0.SEL1_B\[3\] ( genblk1.RFW0.INV1\[3\] Y ) ( genblk1.RFW0.BIT\[31\].OBUF1 TE_B ) ( genblk1.RFW0.BIT\[30\].OBUF1 TE_B ) ( genblk1.RFW0.BIT\[29\].OBUF1 TE_B ) ( genblk1.RFW0.BIT\[28\].OBUF1 TE_B ) ( genblk1.RFW0.BIT\[27\].OBUF1 TE_B ) ( genblk1.RFW0.BIT\[26\].OBUF1 TE_B )
      ( genblk1.RFW0.BIT\[25\].OBUF1 TE_B ) ( genblk1.RFW0.BIT\[24\].OBUF1 TE_B ) + USE SIGNAL ;
    - genblk1.RFW0.SEL2 ( genblk1.RFW0.INV2\[3\] A ) ( genblk1.RFW0.INV2\[2\] A ) ( genblk1.RFW0.INV2\[1\] A ) ( genblk1.RFW0.INV2\[0\] A ) ( DEC1.D0.AND0 Y ) + USE SIGNAL ;
    - genblk1.RFW0.SEL2_B\[0\] ( genblk1.RFW0.INV2\[0\] Y ) ( genblk1.RFW0.BIT\[7\].OBUF2 TE_B ) ( genblk1.RFW0.BIT\[6\].OBUF2 TE_B ) ( genblk1.RFW0.BIT\[5\].OBUF2 TE_B ) ( genblk1.RFW0.BIT\[4\].OBUF2 TE_B ) ( genblk1.RFW0.BIT\[3\].OBUF2 TE_B ) ( genblk1.RFW0.BIT\[2\].OBUF2 TE_B )
      ( genblk1.RFW0.BIT\[1\].OBUF2 TE_B ) ( genblk1.RFW0.BIT\[0\].OBUF2 TE_B ) + USE SIGNAL ;
    - genblk1.RFW0.SEL2_B\[1\] ( genblk1.RFW0.INV2\[1\] Y ) ( genblk1.RFW0.BIT\[9\].OBUF2 TE_B ) ( genblk1.RFW0.BIT\[8\].OBUF2 TE_B ) ( genblk1.RFW0.BIT\[15\].OBUF2 TE_B ) ( genblk1.RFW0.BIT\[14\].OBUF2 TE_B ) ( genblk1.RFW0.BIT\[13\].OBUF2 TE_B ) ( genblk1.RFW0.BIT\[12\].OBUF2 TE_B )
      ( genblk1.RFW0.BIT\[11\].OBUF2 TE_B ) ( genblk1.RFW0.BIT\[10\].OBUF2 TE_B ) + USE SIGNAL ;
    - genblk1.RFW0.SEL2_B\[2\] ( genblk1.RFW0.INV2\[2\] Y ) ( genblk1.RFW0.BIT\[23\].OBUF2 TE_B ) ( genblk1.RFW0.BIT\[22\].OBUF2 TE_B ) ( genblk1.RFW0.BIT\[21\].OBUF2 TE_B ) ( genblk1.RFW0.BIT\[20\].OBUF2 TE_B ) ( genblk1.RFW0.BIT\[19\].OBUF2 TE_B ) ( genblk1.RFW0.BIT\[18\].OBUF2 TE_B )
      ( genblk1.RFW0.BIT\[17\].OBUF2 TE_B ) ( genblk1.RFW0.BIT\[16\].OBUF2 TE_B ) + USE SIGNAL ;
    - genblk1.RFW0.SEL2_B\[3\] ( genblk1.RFW0.INV2\[3\] Y ) ( genblk1.RFW0.BIT\[31\].OBUF2 TE_B ) ( genblk1.RFW0.BIT\[30\].OBUF2 TE_B ) ( genblk1.RFW0.BIT\[29\].OBUF2 TE_B ) ( genblk1.RFW0.BIT\[28\].OBUF2 TE_B ) ( genblk1.RFW0.BIT\[27\].OBUF2 TE_B ) ( genblk1.RFW0.BIT\[26\].OBUF2 TE_B )
      ( genblk1.RFW0.BIT\[25\].OBUF2 TE_B ) ( genblk1.RFW0.BIT\[24\].OBUF2 TE_B ) + USE SIGNAL ;
    - genblk1.RFW0.SELW ( DEC2.D0.AND0 Y ) + USE SIGNAL ;
    - genblk1.RFW0.lo\[0\] ( genblk1.RFW0.TIE\[0\] LO ) ( genblk1.RFW0.BIT\[7\].OBUF1 A ) ( genblk1.RFW0.BIT\[6\].OBUF1 A ) ( genblk1.RFW0.BIT\[5\].OBUF1 A ) ( genblk1.RFW0.BIT\[4\].OBUF1 A ) ( genblk1.RFW0.BIT\[3\].OBUF1 A ) ( genblk1.RFW0.BIT\[2\].OBUF1 A )
      ( genblk1.RFW0.BIT\[1\].OBUF1 A ) ( genblk1.RFW0.BIT\[0\].OBUF1 A ) + USE SIGNAL ;
    - genblk1.RFW0.lo\[1\] ( genblk1.RFW0.TIE\[1\] LO ) ( genblk1.RFW0.BIT\[9\].OBUF1 A ) ( genblk1.RFW0.BIT\[8\].OBUF1 A ) ( genblk1.RFW0.BIT\[15\].OBUF1 A ) ( genblk1.RFW0.BIT\[14\].OBUF1 A ) ( genblk1.RFW0.BIT\[13\].OBUF1 A ) ( genblk1.RFW0.BIT\[12\].OBUF1 A )
      ( genblk1.RFW0.BIT\[11\].OBUF1 A ) ( genblk1.RFW0.BIT\[10\].OBUF1 A ) + USE SIGNAL ;
    - genblk1.RFW0.lo\[2\] ( genblk1.RFW0.TIE\[2\] LO ) ( genblk1.RFW0.BIT\[23\].OBUF1 A ) ( genblk1.RFW0.BIT\[22\].OBUF1 A ) ( genblk1.RFW0.BIT\[21\].OBUF1 A ) ( genblk1.RFW0.BIT\[20\].OBUF1 A ) ( genblk1.RFW0.BIT\[19\].OBUF1 A ) ( genblk1.RFW0.BIT\[18\].OBUF1 A )
      ( genblk1.RFW0.BIT\[17\].OBUF1 A ) ( genblk1.RFW0.BIT\[16\].OBUF1 A ) + USE SIGNAL ;
    - genblk1.RFW0.lo\[3\] ( genblk1.RFW0.TIE\[3\] LO ) ( genblk1.RFW0.BIT\[31\].OBUF1 A ) ( genblk1.RFW0.BIT\[30\].OBUF1 A ) ( genblk1.RFW0.BIT\[29\].OBUF1 A ) ( genblk1.RFW0.BIT\[28\].OBUF1 A ) ( genblk1.RFW0.BIT\[27\].OBUF1 A ) ( genblk1.RFW0.BIT\[26\].OBUF1 A )
      ( genblk1.RFW0.BIT\[25\].OBUF1 A ) ( genblk1.RFW0.BIT\[24\].OBUF1 A ) + USE SIGNAL ;
    - genblk1.RFW0.lo\[4\] ( genblk1.RFW0.TIE\[4\] LO ) ( genblk1.RFW0.BIT\[7\].OBUF2 A ) ( genblk1.RFW0.BIT\[6\].OBUF2 A ) ( genblk1.RFW0.BIT\[5\].OBUF2 A ) ( genblk1.RFW0.BIT\[4\].OBUF2 A ) ( genblk1.RFW0.BIT\[3\].OBUF2 A ) ( genblk1.RFW0.BIT\[2\].OBUF2 A )
      ( genblk1.RFW0.BIT\[1\].OBUF2 A ) ( genblk1.RFW0.BIT\[0\].OBUF2 A ) + USE SIGNAL ;
    - genblk1.RFW0.lo\[5\] ( genblk1.RFW0.TIE\[5\] LO ) ( genblk1.RFW0.BIT\[9\].OBUF2 A ) ( genblk1.RFW0.BIT\[8\].OBUF2 A ) ( genblk1.RFW0.BIT\[15\].OBUF2 A ) ( genblk1.RFW0.BIT\[14\].OBUF2 A ) ( genblk1.RFW0.BIT\[13\].OBUF2 A ) ( genblk1.RFW0.BIT\[12\].OBUF2 A )
      ( genblk1.RFW0.BIT\[11\].OBUF2 A ) ( genblk1.RFW0.BIT\[10\].OBUF2 A ) + USE SIGNAL ;
    - genblk1.RFW0.lo\[6\] ( genblk1.RFW0.TIE\[6\] LO ) ( genblk1.RFW0.BIT\[23\].OBUF2 A ) ( genblk1.RFW0.BIT\[22\].OBUF2 A ) ( genblk1.RFW0.BIT\[21\].OBUF2 A ) ( genblk1.RFW0.BIT\[20\].OBUF2 A ) ( genblk1.RFW0.BIT\[19\].OBUF2 A ) ( genblk1.RFW0.BIT\[18\].OBUF2 A )
      ( genblk1.RFW0.BIT\[17\].OBUF2 A ) ( genblk1.RFW0.BIT\[16\].OBUF2 A ) + USE SIGNAL ;
    - genblk1.RFW0.lo\[7\] ( genblk1.RFW0.TIE\[7\] LO ) ( genblk1.RFW0.BIT\[31\].OBUF2 A ) ( genblk1.RFW0.BIT\[30\].OBUF2 A ) ( genblk1.RFW0.BIT\[29\].OBUF2 A ) ( genblk1.RFW0.BIT\[28\].OBUF2 A ) ( genblk1.RFW0.BIT\[27\].OBUF2 A ) ( genblk1.RFW0.BIT\[26\].OBUF2 A )
      ( genblk1.RFW0.BIT\[25\].OBUF2 A ) ( genblk1.RFW0.BIT\[24\].OBUF2 A ) + USE SIGNAL ;
END NETS
END DESIGN
