INFO: [VRFC 10-163] Analyzing VHDL file "/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/tb/add_sub_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'add_sub_tb'
