# Reading D:/altera/91sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do mma_top_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\altera\91sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\altera\91sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+E:/myverilog/mma_top1 {E:/myverilog/mma_top1/pingpong_wr.v}
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module pingpong_wr
# 
# Top level modules:
# 	pingpong_wr
# vlog -vlog01compat -work work +incdir+E:/myverilog/mma_top1 {E:/myverilog/mma_top1/pingpong_fifo.v}
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module pingpong_fifo
# 
# Top level modules:
# 	pingpong_fifo
# vlog -vlog01compat -work work +incdir+E:/myverilog/mma_top1 {E:/myverilog/mma_top1/input_sync.v}
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module input_sync
# 
# Top level modules:
# 	input_sync
# vlog -vlog01compat -work work +incdir+E:/myverilog/mma_top1 {E:/myverilog/mma_top1/vga_controler.v}
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module vga_controler
# 
# Top level modules:
# 	vga_controler
# vlog -vlog01compat -work work +incdir+E:/myverilog/mma_top1 {E:/myverilog/mma_top1/mma_top.v}
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module mma_top
# 
# Top level modules:
# 	mma_top
# vlog -vlog01compat -work work +incdir+E:/myverilog/mma_top1 {E:/myverilog/mma_top1/pllnrst.v}
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module pllnrst
# 
# Top level modules:
# 	pllnrst
# vlog -vlog01compat -work work +incdir+E:/myverilog/mma_top1 {E:/myverilog/mma_top1/pll.v}
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# vlog -vlog01compat -work work +incdir+E:/myverilog/mma_top1 {E:/myverilog/mma_top1/fifo1_1.v}
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fifo1_1
# 
# Top level modules:
# 	fifo1_1
# vlog -vlog01compat -work work +incdir+E:/myverilog/mma_top1 {E:/myverilog/mma_top1/fifo1_2.v}
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fifo1_2
# 
# Top level modules:
# 	fifo1_2
# vlog -vlog01compat -work work +incdir+E:/myverilog/mma_top1 {E:/myverilog/mma_top1/fifo2_1.v}
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fifo2_1
# 
# Top level modules:
# 	fifo2_1
# vlog -vlog01compat -work work +incdir+E:/myverilog/mma_top1 {E:/myverilog/mma_top1/fifo2_2.v}
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fifo2_2
# 
# Top level modules:
# 	fifo2_2
# vlog -vlog01compat -work work +incdir+E:/myverilog/mma_top1/db {E:/myverilog/mma_top1/db/pll_altpll.v}
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# 
# vlog -vlog01compat -work work +incdir+E:/myverilog/mma_top1/simulation/modelsim {E:/myverilog/mma_top1/simulation/modelsim/mma_top.vt}
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module mma_top_vlg_tst
# 
# Top level modules:
# 	mma_top_vlg_tst
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneiii_ver -L rtl_work -L work -voptargs="+acc" mma_top_vlg_tst
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps mma_top_vlg_tst 
# Loading work.mma_top_vlg_tst
# Loading work.mma_top
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Chen Sung Ngai  Hostname: CHENSUNGNGAI-PC  ProcessID: 22048
#           Attempting to use alternate WLF file "./wlft21bgkm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft21bgkm
# ** Warning: (vsim-3009) [TSCALE] - Module 'mma_top' does not have a `timescale directive in effect, but previous modules do.
#         Region: /mma_top_vlg_tst/mma_top_tb
# Loading work.pllnrst
# ** Warning: (vsim-3009) [TSCALE] - Module 'pllnrst' does not have a `timescale directive in effect, but previous modules do.
#         Region: /mma_top_vlg_tst/mma_top_tb/pllnrst_inst
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.MF_stratix_pll
# Loading altera_mf_ver.stx_m_cntr
# Loading altera_mf_ver.stx_n_cntr
# Loading altera_mf_ver.stx_scale_cntr
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.dffp
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
# Loading altera_mf_ver.MF_stratixiii_pll
# Loading altera_mf_ver.ttn_m_cntr
# Loading altera_mf_ver.ttn_n_cntr
# Loading altera_mf_ver.ttn_scale_cntr
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_mf_ver.MF_cycloneiiigl_pll
# Loading altera_mf_ver.MF_cycloneiiigl_m_cntr
# Loading altera_mf_ver.MF_cycloneiiigl_n_cntr
# Loading altera_mf_ver.cycloneiiigl_post_divider
# Loading altera_mf_ver.MF_cycloneiiigl_scale_cntr
# Loading altera_mf_ver.pll_iobuf
# Loading work.input_sync
# ** Warning: (vsim-3009) [TSCALE] - Module 'input_sync' does not have a `timescale directive in effect, but previous modules do.
#         Region: /mma_top_vlg_tst/mma_top_tb/input_sync_inst
# Loading work.pingpong_wr
# ** Warning: (vsim-3009) [TSCALE] - Module 'pingpong_wr' does not have a `timescale directive in effect, but previous modules do.
#         Region: /mma_top_vlg_tst/mma_top_tb/pingpong_wr_inst
# Loading work.pingpong_fifo
# ** Warning: (vsim-3009) [TSCALE] - Module 'pingpong_fifo' does not have a `timescale directive in effect, but previous modules do.
#         Region: /mma_top_vlg_tst/mma_top_tb/pingpong_fifo_inst
# Loading work.fifo1_1
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading work.fifo1_2
# Loading work.fifo2_1
# Loading work.fifo2_2
# Loading work.vga_controler
# ** Warning: (vsim-3009) [TSCALE] - Module 'vga_controler' does not have a `timescale directive in effect, but previous modules do.
#         Region: /mma_top_vlg_tst/mma_top_tb/vga_controler_inst
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) E:/myverilog/mma_top1/simulation/modelsim/mma_top.vt(73): [TFMPC] - Too few port connections. Expected 20, found 18.
#         Region: /mma_top_vlg_tst/mma_top_tb
# ** Warning: (vsim-3722) E:/myverilog/mma_top1/simulation/modelsim/mma_top.vt(73): [TFMPC] - Missing connection for port 'led0'.
# ** Warning: (vsim-3722) E:/myverilog/mma_top1/simulation/modelsim/mma_top.vt(73): [TFMPC] - Missing connection for port 'led1'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body
# run -all
#  Note : Cyclone III PLL was reset
# Time: 0  Instance: mma_top_vlg_tst.mma_top_tb.pllnrst_inst.pll_inst.altpll_component.pll3
#  Note : Cyclone III PLL locked to incoming clock
# Time: 1110000  Instance: mma_top_vlg_tst.mma_top_tb.pllnrst_inst.pll_inst.altpll_component.pll3
# Break key hit 
# Break in Module MF_cycloneiii_pll at D:/altera/91sp1/modelsim_ase/win32aloem/../altera/verilog/src/altera_mf.v line 16679
# Simulation Breakpoint: Break in Module MF_cycloneiii_pll at D:/altera/91sp1/modelsim_ase/win32aloem/../altera/verilog/src/altera_mf.v line 16679
# MACRO ./mma_top_run_msim_rtl_verilog.do PAUSED at line 28
do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate -format Logic /mma_top_vlg_tst/clk
# add wave -noupdate -format Logic /mma_top_vlg_tst/rst_n
# add wave -noupdate -format Logic /mma_top_vlg_tst/sysrst_n
# add wave -noupdate -expand -group input -format Logic /mma_top_vlg_tst/oclk
# add wave -noupdate -expand -group input -format Logic /mma_top_vlg_tst/mma_top_tb/input_sync_inst/hsync
# add wave -noupdate -expand -group input -format Logic /mma_top_vlg_tst/mma_top_tb/input_sync_inst/vsync
# add wave -noupdate -expand -group input -format Logic /mma_top_vlg_tst/mma_top_tb/input_sync_inst/de
# add wave -noupdate -expand -group input -format Literal -radix unsigned /mma_top_vlg_tst/mma_top_tb/input_sync_inst/data
# add wave -noupdate -divider {New Divider}
# add wave -noupdate -group {input timing domain} -format Logic /mma_top_vlg_tst/oclk
# add wave -noupdate -group {input timing domain} -format Literal /mma_top_vlg_tst/mma_top_tb/pingpong_wr_inst/cstate
# add wave -noupdate -group {input timing domain} -format Literal -radix unsigned /mma_top_vlg_tst/mma_top_tb/pingpong_fifo_inst/data
# add wave -noupdate -group {input timing domain} -format Logic /mma_top_vlg_tst/mma_top_tb/pingpong_fifo_inst/de1_1
# add wave -noupdate -group {input timing domain} -format Logic /mma_top_vlg_tst/mma_top_tb/pingpong_fifo_inst/de1_2
# add wave -noupdate -group {input timing domain} -format Literal -radix unsigned /mma_top_vlg_tst/mma_top_tb/pingpong_fifo_inst/data1_1
# add wave -noupdate -group {input timing domain} -format Literal -radix unsigned /mma_top_vlg_tst/mma_top_tb/pingpong_fifo_inst/data1_2
# add wave -noupdate -group {input timing domain} -format Logic /mma_top_vlg_tst/mma_top_tb/pingpong_fifo_inst/de2_1
# add wave -noupdate -group {input timing domain} -format Logic /mma_top_vlg_tst/mma_top_tb/pingpong_fifo_inst/de2_2
# add wave -noupdate -group {input timing domain} -format Literal -radix unsigned /mma_top_vlg_tst/mma_top_tb/pingpong_fifo_inst/data2_1
# add wave -noupdate -group {input timing domain} -format Literal -radix unsigned /mma_top_vlg_tst/mma_top_tb/pingpong_fifo_inst/data2_2
# add wave -noupdate -group {input timing domain} -format Logic /mma_top_vlg_tst/mma_top_tb/pingpong_fifo_inst/clr1
# add wave -noupdate -group {input timing domain} -format Logic /mma_top_vlg_tst/mma_top_tb/pingpong_fifo_inst/clr2
# add wave -noupdate -group {output timing domain} -format Literal -radix unsigned /mma_top_vlg_tst/mma_top_tb/pingpong_fifo_inst/q1_1
# add wave -noupdate -group {output timing domain} -format Literal -radix unsigned /mma_top_vlg_tst/mma_top_tb/pingpong_fifo_inst/q1_2
# add wave -noupdate -group {output timing domain} -format Literal -radix unsigned /mma_top_vlg_tst/mma_top_tb/pingpong_fifo_inst/q2_1
# add wave -noupdate -group {output timing domain} -format Literal -radix unsigned /mma_top_vlg_tst/mma_top_tb/pingpong_fifo_inst/q2_2
# add wave -noupdate -group output -format Logic /mma_top_vlg_tst/mma_top_tb/vga_controler_inst/hsync_l
# add wave -noupdate -group output -format Logic /mma_top_vlg_tst/mma_top_tb/vga_controler_inst/vsync_l
# add wave -noupdate -group output -format Logic /mma_top_vlg_tst/mma_top_tb/vga_controler_inst/clkc0_24m
# add wave -noupdate -group output -format Literal -radix unsigned /mma_top_vlg_tst/mma_top_tb/vga_controler_inst/x_cnt
# add wave -noupdate -group output -format Literal -radix unsigned /mma_top_vlg_tst/mma_top_tb/vga_controler_inst/vga_l
# add wave -noupdate -group output -format Literal -radix unsigned /mma_top_vlg_tst/mma_top_tb/vga_controler_inst/vga_r
# add wave -noupdate -group output -format Logic /mma_top_vlg_tst/mma_top_tb/vga_controler_inst/blank_n_l
# add wave -noupdate -group output -format Logic /mma_top_vlg_tst/mma_top_tb/vga_controler_inst/blank_n_r
# add wave -noupdate -format Logic /mma_top_vlg_tst/mma_top_tb/vga_controler_inst/rdreq1
# add wave -noupdate -format Logic /mma_top_vlg_tst/mma_top_tb/vga_controler_inst/rdreq2
# add wave -noupdate -format Logic /mma_top_vlg_tst/mma_top_tb/vga_controler_inst/valid
# add wave -noupdate -format Literal -radix unsigned /mma_top_vlg_tst/mma_top_tb/vga_controler_inst/y_cnt
# add wave -noupdate -format Logic /mma_top_vlg_tst/mma_top_tb/pingpong_wr_inst/wrreq1
# add wave -noupdate -format Logic /mma_top_vlg_tst/mma_top_tb/pingpong_wr_inst/wrreq2
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {614598322 ps} 0}
# configure wave -namecolwidth 217
# configure wave -valuecolwidth 45
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {357901764 ps}
restart
# ** Warning: (vsim-3009) [TSCALE] - Module 'mma_top' does not have a `timescale directive in effect, but previous modules do.
#         Region: /mma_top_vlg_tst/mma_top_tb
# ** Warning: (vsim-3009) [TSCALE] - Module 'pllnrst' does not have a `timescale directive in effect, but previous modules do.
#         Region: /mma_top_vlg_tst/mma_top_tb/pllnrst_inst
# ** Warning: (vsim-3009) [TSCALE] - Module 'input_sync' does not have a `timescale directive in effect, but previous modules do.
#         Region: /mma_top_vlg_tst/mma_top_tb/input_sync_inst
# ** Warning: (vsim-3009) [TSCALE] - Module 'pingpong_wr' does not have a `timescale directive in effect, but previous modules do.
#         Region: /mma_top_vlg_tst/mma_top_tb/pingpong_wr_inst
# ** Warning: (vsim-3009) [TSCALE] - Module 'pingpong_fifo' does not have a `timescale directive in effect, but previous modules do.
#         Region: /mma_top_vlg_tst/mma_top_tb/pingpong_fifo_inst
# ** Warning: (vsim-3009) [TSCALE] - Module 'vga_controler' does not have a `timescale directive in effect, but previous modules do.
#         Region: /mma_top_vlg_tst/mma_top_tb/vga_controler_inst
# ** Warning: (vsim-3017) E:/myverilog/mma_top1/simulation/modelsim/mma_top.vt(73): [TFMPC] - Too few port connections. Expected 20, found 18.
#         Region: /mma_top_vlg_tst/mma_top_tb
# ** Warning: (vsim-3722) E:/myverilog/mma_top1/simulation/modelsim/mma_top.vt(73): [TFMPC] - Missing connection for port 'led0'.
# ** Warning: (vsim-3722) E:/myverilog/mma_top1/simulation/modelsim/mma_top.vt(73): [TFMPC] - Missing connection for port 'led1'.
run -all
#  Note : Cyclone III PLL was reset
# Time: 0  Instance: mma_top_vlg_tst.mma_top_tb.pllnrst_inst.pll_inst.altpll_component.pll3
#  Note : Cyclone III PLL locked to incoming clock
# Time: 1110000  Instance: mma_top_vlg_tst.mma_top_tb.pllnrst_inst.pll_inst.altpll_component.pll3
# Break key hit 
# Simulation stop requested.
restart
# ** Warning: (vsim-3009) [TSCALE] - Module 'mma_top' does not have a `timescale directive in effect, but previous modules do.
#         Region: /mma_top_vlg_tst/mma_top_tb
# ** Warning: (vsim-3009) [TSCALE] - Module 'pllnrst' does not have a `timescale directive in effect, but previous modules do.
#         Region: /mma_top_vlg_tst/mma_top_tb/pllnrst_inst
# ** Warning: (vsim-3009) [TSCALE] - Module 'input_sync' does not have a `timescale directive in effect, but previous modules do.
#         Region: /mma_top_vlg_tst/mma_top_tb/input_sync_inst
# ** Warning: (vsim-3009) [TSCALE] - Module 'pingpong_wr' does not have a `timescale directive in effect, but previous modules do.
#         Region: /mma_top_vlg_tst/mma_top_tb/pingpong_wr_inst
# ** Warning: (vsim-3009) [TSCALE] - Module 'pingpong_fifo' does not have a `timescale directive in effect, but previous modules do.
#         Region: /mma_top_vlg_tst/mma_top_tb/pingpong_fifo_inst
# ** Warning: (vsim-3009) [TSCALE] - Module 'vga_controler' does not have a `timescale directive in effect, but previous modules do.
#         Region: /mma_top_vlg_tst/mma_top_tb/vga_controler_inst
# ** Warning: (vsim-3017) E:/myverilog/mma_top1/simulation/modelsim/mma_top.vt(73): [TFMPC] - Too few port connections. Expected 20, found 18.
#         Region: /mma_top_vlg_tst/mma_top_tb
# ** Warning: (vsim-3722) E:/myverilog/mma_top1/simulation/modelsim/mma_top.vt(73): [TFMPC] - Missing connection for port 'led0'.
# ** Warning: (vsim-3722) E:/myverilog/mma_top1/simulation/modelsim/mma_top.vt(73): [TFMPC] - Missing connection for port 'led1'.
run -all
#  Note : Cyclone III PLL was reset
# Time: 0  Instance: mma_top_vlg_tst.mma_top_tb.pllnrst_inst.pll_inst.altpll_component.pll3
#  Note : Cyclone III PLL locked to incoming clock
# Time: 1110000  Instance: mma_top_vlg_tst.mma_top_tb.pllnrst_inst.pll_inst.altpll_component.pll3
# Break key hit 
# Simulation stop requested.
