\hypertarget{group__RCCEx__I2C1__Clock__Source}{}\doxysection{I2\+C1 Clock Source}
\label{group__RCCEx__I2C1__Clock__Source}\index{I2C1 Clock Source@{I2C1 Clock Source}}
Collaboration diagram for I2\+C1 Clock Source\+:
% FIG 0
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RCCEx__I2C1__Clock__Source_ga2fc90800e3059c5e65977746386f651c}\label{group__RCCEx__I2C1__Clock__Source_ga2fc90800e3059c5e65977746386f651c}} 
\#define {\bfseries RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+PCLK1}~0x00000000U
\item 
\mbox{\Hypertarget{group__RCCEx__I2C1__Clock__Source_ga1a04c52a4f4665188e40cd7f4018ea3f}\label{group__RCCEx__I2C1__Clock__Source_ga1a04c52a4f4665188e40cd7f4018ea3f}} 
\#define {\bfseries RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+SYSCLK}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga80f25be5114707e38b2e8acc9dbb6da7}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+0}}
\item 
\mbox{\Hypertarget{group__RCCEx__I2C1__Clock__Source_ga5645524b292048cfe127da02ba9b3df7}\label{group__RCCEx__I2C1__Clock__Source_ga5645524b292048cfe127da02ba9b3df7}} 
\#define {\bfseries RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+HSI}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93e71b9151729a98fa44ac992f06aeda}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+1}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
