{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583422174159 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583422174162 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 05 15:29:33 2020 " "Processing started: Thu Mar 05 15:29:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583422174162 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583422174162 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sincos_cordic -c sincos_cordic " "Command: quartus_map --read_settings_files=on --write_settings_files=off sincos_cordic -c sincos_cordic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583422174162 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583422175849 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583422175849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincos_cordic.v 1 1 " "Found 1 design units, including 1 entities, in source file sincos_cordic.v" { { "Info" "ISGN_ENTITY_NAME" "1 CORDIC " "Found entity 1: CORDIC" {  } { { "sincos_cordic.v" "" { Text "H:/DSD_Material/ip/cordic/sincos_cordic.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583422187514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583422187514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic_test.v 1 1 " "Found 1 design units, including 1 entities, in source file cordic_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_test " "Found entity 1: cordic_test" {  } { { "cordic_test.v" "" { Text "H:/DSD_Material/ip/cordic/cordic_test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583422187532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583422187532 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Yin sincos_cordic.v(98) " "Verilog HDL error at sincos_cordic.v(98): object \"Yin\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "sincos_cordic.v" "" { Text "H:/DSD_Material/ip/cordic/sincos_cordic.v" 98 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1583422187534 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Xin sincos_cordic.v(99) " "Verilog HDL error at sincos_cordic.v(99): object \"Xin\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "sincos_cordic.v" "" { Text "H:/DSD_Material/ip/cordic/sincos_cordic.v" 99 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1583422187534 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Xin sincos_cordic.v(105) " "Verilog HDL error at sincos_cordic.v(105): object \"Xin\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "sincos_cordic.v" "" { Text "H:/DSD_Material/ip/cordic/sincos_cordic.v" 105 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1583422187536 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Yin sincos_cordic.v(106) " "Verilog HDL error at sincos_cordic.v(106): object \"Yin\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "sincos_cordic.v" "" { Text "H:/DSD_Material/ip/cordic/sincos_cordic.v" 106 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1583422187536 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583422187787 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 05 15:29:47 2020 " "Processing ended: Thu Mar 05 15:29:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583422187787 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583422187787 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583422187787 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583422187787 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583422188814 ""}
