#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Jul  5 14:57:48 2020
# Process ID: 13044
# Current directory: D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.runs/synth_1
# Command line: vivado.exe -log sim2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sim2.tcl
# Log file: D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.runs/synth_1/sim2.vds
# Journal file: D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source sim2.tcl -notrace
Command: synth_design -top sim2 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2808 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 687.402 ; gain = 236.738
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sim2' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/sim2.vhd:13]
INFO: [Synth 8-3491] module 'Procesador' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/procesador.vhd:7' bound to instance 'uut' of component 'Procesador' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/sim2.vhd:50]
INFO: [Synth 8-638] synthesizing module 'Procesador' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/procesador.vhd:17]
INFO: [Synth 8-3491] module 'Componentes' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/Componentes.vhd:5' bound to instance 'control' of component 'Componentes' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/procesador.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Componentes' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/Componentes.vhd:13]
INFO: [Synth 8-3491] module 'Condicion' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/Condicion.vhd:4' bound to instance 'u1' of component 'Condicion' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/Componentes.vhd:25]
INFO: [Synth 8-638] synthesizing module 'Condicion' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/Condicion.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'Condicion' (1#1) [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/Condicion.vhd:9]
INFO: [Synth 8-3491] module 'Control' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/Control.vhd:4' bound to instance 'u2' of component 'Control' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/Componentes.vhd:26]
INFO: [Synth 8-638] synthesizing module 'Control' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/Control.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Control' (2#1) [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/Control.vhd:12]
INFO: [Synth 8-3491] module 'DecoInstruc' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/DecoInstruc.vhd:4' bound to instance 'u3' of component 'DecoInstruc' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/Componentes.vhd:27]
INFO: [Synth 8-638] synthesizing module 'DecoInstruc' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/DecoInstruc.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'DecoInstruc' (3#1) [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/DecoInstruc.vhd:15]
INFO: [Synth 8-3491] module 'DemuxCodOpera' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/DemuxCodOpera.vhd:5' bound to instance 'u4' of component 'DemuxCodOpera' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/Componentes.vhd:28]
INFO: [Synth 8-638] synthesizing module 'DemuxCodOpera' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/DemuxCodOpera.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'DemuxCodOpera' (4#1) [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/DemuxCodOpera.vhd:11]
INFO: [Synth 8-3491] module 'DemuxS' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/DemuxS.vhd:5' bound to instance 'u5' of component 'DemuxS' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/Componentes.vhd:29]
INFO: [Synth 8-638] synthesizing module 'DemuxS' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/DemuxS.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'DemuxS' (5#1) [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/DemuxS.vhd:12]
INFO: [Synth 8-3491] module 'MicrocodFuncion' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/MicrocodFuncion.vhd:6' bound to instance 'u6' of component 'MicrocodFuncion' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/Componentes.vhd:30]
INFO: [Synth 8-638] synthesizing module 'MicrocodFuncion' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/MicrocodFuncion.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'MicrocodFuncion' (6#1) [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/MicrocodFuncion.vhd:11]
INFO: [Synth 8-3491] module 'microcodOperacion' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/MicrocodOperacion.vhd:6' bound to instance 'u7' of component 'microcodOperacion' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/Componentes.vhd:31]
INFO: [Synth 8-638] synthesizing module 'microcodOperacion' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/MicrocodOperacion.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'microcodOperacion' (7#1) [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/MicrocodOperacion.vhd:11]
INFO: [Synth 8-3491] module 'Nivel' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/Nivel.vhd:4' bound to instance 'u8' of component 'Nivel' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/Componentes.vhd:32]
INFO: [Synth 8-638] synthesizing module 'Nivel' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/Nivel.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'Nivel' (8#1) [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/Nivel.vhd:9]
INFO: [Synth 8-3491] module 'RegistroEstado' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/RegistroEstado.vhd:5' bound to instance 'u9' of component 'RegistroEstado' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/Componentes.vhd:33]
INFO: [Synth 8-638] synthesizing module 'RegistroEstado' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/RegistroEstado.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'RegistroEstado' (9#1) [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/RegistroEstado.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Componentes' (10#1) [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/Componentes.vhd:13]
	Parameter n bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'MemProg' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/memoProg.vhd:6' bound to instance 'memoProg' of component 'MemProg' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/procesador.vhd:41]
INFO: [Synth 8-638] synthesizing module 'MemProg' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/memoProg.vhd:16]
	Parameter n bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MemProg' (11#1) [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/memoProg.vhd:16]
INFO: [Synth 8-3491] module 'pila' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/pilax.vhd:6' bound to instance 'pilax' of component 'pila' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/procesador.vhd:42]
INFO: [Synth 8-638] synthesizing module 'pila' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/pilax.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'pila' (12#1) [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/pilax.vhd:18]
INFO: [Synth 8-3491] module 'archivoRegx' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/archivoReg.vhd:5' bound to instance 'archivoReg' of component 'archivoRegx' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/procesador.vhd:43]
INFO: [Synth 8-638] synthesizing module 'archivoRegx' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/archivoReg.vhd:15]
INFO: [Synth 8-3491] module 'registro' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/registro.vhd:4' bound to instance 'aux' of component 'registro' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/archivoReg.vhd:54]
INFO: [Synth 8-638] synthesizing module 'registro' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/registro.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'registro' (13#1) [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/registro.vhd:10]
INFO: [Synth 8-3491] module 'registro' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/registro.vhd:4' bound to instance 'aux' of component 'registro' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/archivoReg.vhd:54]
INFO: [Synth 8-3491] module 'registro' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/registro.vhd:4' bound to instance 'aux' of component 'registro' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/archivoReg.vhd:54]
INFO: [Synth 8-3491] module 'registro' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/registro.vhd:4' bound to instance 'aux' of component 'registro' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/archivoReg.vhd:54]
INFO: [Synth 8-3491] module 'registro' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/registro.vhd:4' bound to instance 'aux' of component 'registro' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/archivoReg.vhd:54]
INFO: [Synth 8-3491] module 'registro' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/registro.vhd:4' bound to instance 'aux' of component 'registro' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/archivoReg.vhd:54]
INFO: [Synth 8-3491] module 'registro' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/registro.vhd:4' bound to instance 'aux' of component 'registro' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/archivoReg.vhd:54]
INFO: [Synth 8-3491] module 'registro' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/registro.vhd:4' bound to instance 'aux' of component 'registro' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/archivoReg.vhd:54]
INFO: [Synth 8-3491] module 'registro' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/registro.vhd:4' bound to instance 'aux' of component 'registro' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/archivoReg.vhd:54]
INFO: [Synth 8-3491] module 'registro' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/registro.vhd:4' bound to instance 'aux' of component 'registro' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/archivoReg.vhd:54]
INFO: [Synth 8-3491] module 'registro' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/registro.vhd:4' bound to instance 'aux' of component 'registro' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/archivoReg.vhd:54]
INFO: [Synth 8-3491] module 'registro' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/registro.vhd:4' bound to instance 'aux' of component 'registro' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/archivoReg.vhd:54]
INFO: [Synth 8-3491] module 'registro' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/registro.vhd:4' bound to instance 'aux' of component 'registro' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/archivoReg.vhd:54]
INFO: [Synth 8-3491] module 'registro' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/registro.vhd:4' bound to instance 'aux' of component 'registro' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/archivoReg.vhd:54]
INFO: [Synth 8-3491] module 'registro' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/registro.vhd:4' bound to instance 'aux' of component 'registro' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/archivoReg.vhd:54]
INFO: [Synth 8-3491] module 'registro' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/registro.vhd:4' bound to instance 'aux' of component 'registro' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/archivoReg.vhd:54]
INFO: [Synth 8-3491] module 'mux2' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/multiplexor2.vhd:5' bound to instance 'multiplexor2' of component 'mux2' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/archivoReg.vhd:67]
INFO: [Synth 8-638] synthesizing module 'mux2' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/multiplexor2.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'mux2' (14#1) [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/multiplexor2.vhd:12]
INFO: [Synth 8-3491] module 'barrelShifter' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/bs.vhd:4' bound to instance 'bs' of component 'barrelShifter' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/archivoReg.vhd:75]
INFO: [Synth 8-638] synthesizing module 'barrelShifter' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/bs.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'barrelShifter' (15#1) [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/bs.vhd:11]
INFO: [Synth 8-3491] module 'demultiplexor' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/demux.vhd:5' bound to instance 'demux' of component 'demultiplexor' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/archivoReg.vhd:83]
INFO: [Synth 8-638] synthesizing module 'demultiplexor' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/demux.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'demultiplexor' (16#1) [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/demux.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'archivoRegx' (17#1) [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/archivoReg.vhd:15]
INFO: [Synth 8-3491] module 'Mux4' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/Mux4.vhd:6' bound to instance 'sr2' of component 'Mux4' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/procesador.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Mux4' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/Mux4.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Mux4' (18#1) [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/Mux4.vhd:12]
INFO: [Synth 8-3491] module 'Mux16' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/Mux16.vhd:5' bound to instance 'swd' of component 'Mux16' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/procesador.vhd:45]
INFO: [Synth 8-638] synthesizing module 'Mux16' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/Mux16.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Mux16' (19#1) [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/Mux16.vhd:11]
INFO: [Synth 8-3491] module 'Mux16' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/Mux16.vhd:5' bound to instance 'sdmp' of component 'Mux16' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/procesador.vhd:46]
INFO: [Synth 8-3491] module 'ExtensorSigno' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/extsig.vhd:4' bound to instance 'extsig' of component 'ExtensorSigno' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/procesador.vhd:47]
INFO: [Synth 8-638] synthesizing module 'ExtensorSigno' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/extsig.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ExtensorSigno' (20#1) [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/extsig.vhd:16]
INFO: [Synth 8-3491] module 'ExtensorDirec' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/extdir.vhd:4' bound to instance 'extdir' of component 'ExtensorDirec' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/procesador.vhd:48]
INFO: [Synth 8-638] synthesizing module 'ExtensorDirec' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/extdir.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ExtensorDirec' (21#1) [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/extdir.vhd:16]
INFO: [Synth 8-3491] module 'Mux16' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/Mux16.vhd:5' bound to instance 'sext' of component 'Mux16' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/procesador.vhd:49]
INFO: [Synth 8-3491] module 'Mux16' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/Mux16.vhd:5' bound to instance 'sop1' of component 'Mux16' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/procesador.vhd:50]
INFO: [Synth 8-3491] module 'Mux16' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/Mux16.vhd:5' bound to instance 'sop2' of component 'Mux16' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/procesador.vhd:51]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alux' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/alu.vhd:4' bound to instance 'alu' of component 'alux' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/procesador.vhd:52]
INFO: [Synth 8-638] synthesizing module 'alux' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/alu.vhd:16]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alux' (22#1) [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/alu.vhd:16]
INFO: [Synth 8-3491] module 'Mux16' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/Mux16.vhd:5' bound to instance 'sdmd' of component 'Mux16' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/procesador.vhd:53]
	Parameter m bound to: 11 - type: integer 
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'MemoriaDatos' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/memdatos.vhd:7' bound to instance 'memdatos' of component 'MemoriaDatos' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/procesador.vhd:54]
INFO: [Synth 8-638] synthesizing module 'MemoriaDatos' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/memdatos.vhd:21]
	Parameter m bound to: 11 - type: integer 
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MemoriaDatos' (23#1) [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/memdatos.vhd:21]
INFO: [Synth 8-3491] module 'Mux16' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/Mux16.vhd:5' bound to instance 'sr' of component 'Mux16' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/procesador.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'Procesador' (24#1) [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/procesador.vhd:17]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/sim2.vhd:64]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/sim2.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'sim2' (25#1) [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/sim2.vhd:13]
WARNING: [Synth 8-3331] design Control has unconnected port clk
WARNING: [Synth 8-3331] design Control has unconnected port clr
WARNING: [Synth 8-3331] design Condicion has unconnected port rbanderas[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 760.055 ; gain = 309.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 760.055 ; gain = 309.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 760.055 ; gain = 309.391
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 760.055 ; gain = 309.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 51    
+---Registers : 
	               16 Bit    Registers := 24    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 20    
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 49    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Condicion 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module DecoInstruc 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      1 Bit        Muxes := 7     
Module DemuxCodOpera 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module DemuxS 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module Nivel 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module RegistroEstado 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pila 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 8     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 49    
Module registro 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module barrelShifter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 9     
Module Mux4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Mux16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module alux 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 49    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 946.324 ; gain = 495.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-------------+---------------+----------------+
|Module Name | RTL Object  | Depth x Width | Implemented As | 
+------------+-------------+---------------+----------------+
|MemProg     | programa[0] | 1024x20       | LUT            | 
|MemProg     | programa[0] | 1024x20       | LUT            | 
+------------+-------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 946.324 ; gain = 495.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 946.324 ; gain = 495.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 946.324 ; gain = 495.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 946.324 ; gain = 495.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 946.324 ; gain = 495.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 946.324 ; gain = 495.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 946.324 ; gain = 495.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 946.324 ; gain = 495.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 946.324 ; gain = 495.660
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 946.324 ; gain = 495.660
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 946.324 ; gain = 495.660
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 946.324 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1044.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
102 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1044.230 ; gain = 618.398
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1044.230 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.runs/synth_1/sim2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sim2_utilization_synth.rpt -pb sim2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jul  5 14:58:23 2020...
