
Stm32f401_ZXSpectrum_Emulator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008924  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000044c4  08008ab8  08008ab8  00009ab8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cf7c  0800cf7c  0000e090  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800cf7c  0800cf7c  0000e090  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800cf7c  0800cf7c  0000e090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cf7c  0800cf7c  0000df7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800cf80  0800cf80  0000df80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000090  20000000  0800cf84  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000d7bc  20000090  0800d014  0000e090  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000d84c  0800d014  0000e84c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e090  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015e0b  00000000  00000000  0000e0c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000044b4  00000000  00000000  00023ecb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011e8  00000000  00000000  00028380  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d9a  00000000  00000000  00029568  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001cbcf  00000000  00000000  0002a302  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000180e6  00000000  00000000  00046ed1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009a7e1  00000000  00000000  0005efb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f9798  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b0c  00000000  00000000  000f97dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008d  00000000  00000000  000fe2e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000090 	.word	0x20000090
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08008aa0 	.word	0x08008aa0

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000094 	.word	0x20000094
 80001d0:	08008aa0 	.word	0x08008aa0

080001d4 <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Direction)
{
 80001d4:	b480      	push	{r7}
 80001d6:	b085      	sub	sp, #20
 80001d8:	af00      	add	r7, sp, #0
 80001da:	60f8      	str	r0, [r7, #12]
 80001dc:	60b9      	str	r1, [r7, #8]
 80001de:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_DIR, Direction);
 80001e0:	4a0d      	ldr	r2, [pc, #52]	@ (8000218 <LL_DMA_SetDataTransferDirection+0x44>)
 80001e2:	68bb      	ldr	r3, [r7, #8]
 80001e4:	4413      	add	r3, r2
 80001e6:	781b      	ldrb	r3, [r3, #0]
 80001e8:	461a      	mov	r2, r3
 80001ea:	68fb      	ldr	r3, [r7, #12]
 80001ec:	4413      	add	r3, r2
 80001ee:	681b      	ldr	r3, [r3, #0]
 80001f0:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80001f4:	4908      	ldr	r1, [pc, #32]	@ (8000218 <LL_DMA_SetDataTransferDirection+0x44>)
 80001f6:	68bb      	ldr	r3, [r7, #8]
 80001f8:	440b      	add	r3, r1
 80001fa:	781b      	ldrb	r3, [r3, #0]
 80001fc:	4619      	mov	r1, r3
 80001fe:	68fb      	ldr	r3, [r7, #12]
 8000200:	440b      	add	r3, r1
 8000202:	4619      	mov	r1, r3
 8000204:	687b      	ldr	r3, [r7, #4]
 8000206:	4313      	orrs	r3, r2
 8000208:	600b      	str	r3, [r1, #0]
}
 800020a:	bf00      	nop
 800020c:	3714      	adds	r7, #20
 800020e:	46bd      	mov	sp, r7
 8000210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000214:	4770      	bx	lr
 8000216:	bf00      	nop
 8000218:	08008abc 	.word	0x08008abc

0800021c <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  *         @arg @ref LL_DMA_MODE_PFCTRL
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Mode)
{
 800021c:	b480      	push	{r7}
 800021e:	b085      	sub	sp, #20
 8000220:	af00      	add	r7, sp, #0
 8000222:	60f8      	str	r0, [r7, #12]
 8000224:	60b9      	str	r1, [r7, #8]
 8000226:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CIRC | DMA_SxCR_PFCTRL, Mode);
 8000228:	4a0d      	ldr	r2, [pc, #52]	@ (8000260 <LL_DMA_SetMode+0x44>)
 800022a:	68bb      	ldr	r3, [r7, #8]
 800022c:	4413      	add	r3, r2
 800022e:	781b      	ldrb	r3, [r3, #0]
 8000230:	461a      	mov	r2, r3
 8000232:	68fb      	ldr	r3, [r7, #12]
 8000234:	4413      	add	r3, r2
 8000236:	681b      	ldr	r3, [r3, #0]
 8000238:	f423 7290 	bic.w	r2, r3, #288	@ 0x120
 800023c:	4908      	ldr	r1, [pc, #32]	@ (8000260 <LL_DMA_SetMode+0x44>)
 800023e:	68bb      	ldr	r3, [r7, #8]
 8000240:	440b      	add	r3, r1
 8000242:	781b      	ldrb	r3, [r3, #0]
 8000244:	4619      	mov	r1, r3
 8000246:	68fb      	ldr	r3, [r7, #12]
 8000248:	440b      	add	r3, r1
 800024a:	4619      	mov	r1, r3
 800024c:	687b      	ldr	r3, [r7, #4]
 800024e:	4313      	orrs	r3, r2
 8000250:	600b      	str	r3, [r1, #0]
}
 8000252:	bf00      	nop
 8000254:	3714      	adds	r7, #20
 8000256:	46bd      	mov	sp, r7
 8000258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800025c:	4770      	bx	lr
 800025e:	bf00      	nop
 8000260:	08008abc 	.word	0x08008abc

08000264 <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t IncrementMode)
{
 8000264:	b480      	push	{r7}
 8000266:	b085      	sub	sp, #20
 8000268:	af00      	add	r7, sp, #0
 800026a:	60f8      	str	r0, [r7, #12]
 800026c:	60b9      	str	r1, [r7, #8]
 800026e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PINC, IncrementMode);
 8000270:	4a0d      	ldr	r2, [pc, #52]	@ (80002a8 <LL_DMA_SetPeriphIncMode+0x44>)
 8000272:	68bb      	ldr	r3, [r7, #8]
 8000274:	4413      	add	r3, r2
 8000276:	781b      	ldrb	r3, [r3, #0]
 8000278:	461a      	mov	r2, r3
 800027a:	68fb      	ldr	r3, [r7, #12]
 800027c:	4413      	add	r3, r2
 800027e:	681b      	ldr	r3, [r3, #0]
 8000280:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8000284:	4908      	ldr	r1, [pc, #32]	@ (80002a8 <LL_DMA_SetPeriphIncMode+0x44>)
 8000286:	68bb      	ldr	r3, [r7, #8]
 8000288:	440b      	add	r3, r1
 800028a:	781b      	ldrb	r3, [r3, #0]
 800028c:	4619      	mov	r1, r3
 800028e:	68fb      	ldr	r3, [r7, #12]
 8000290:	440b      	add	r3, r1
 8000292:	4619      	mov	r1, r3
 8000294:	687b      	ldr	r3, [r7, #4]
 8000296:	4313      	orrs	r3, r2
 8000298:	600b      	str	r3, [r1, #0]
}
 800029a:	bf00      	nop
 800029c:	3714      	adds	r7, #20
 800029e:	46bd      	mov	sp, r7
 80002a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a4:	4770      	bx	lr
 80002a6:	bf00      	nop
 80002a8:	08008abc 	.word	0x08008abc

080002ac <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t IncrementMode)
{
 80002ac:	b480      	push	{r7}
 80002ae:	b085      	sub	sp, #20
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	60f8      	str	r0, [r7, #12]
 80002b4:	60b9      	str	r1, [r7, #8]
 80002b6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MINC, IncrementMode);
 80002b8:	4a0d      	ldr	r2, [pc, #52]	@ (80002f0 <LL_DMA_SetMemoryIncMode+0x44>)
 80002ba:	68bb      	ldr	r3, [r7, #8]
 80002bc:	4413      	add	r3, r2
 80002be:	781b      	ldrb	r3, [r3, #0]
 80002c0:	461a      	mov	r2, r3
 80002c2:	68fb      	ldr	r3, [r7, #12]
 80002c4:	4413      	add	r3, r2
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80002cc:	4908      	ldr	r1, [pc, #32]	@ (80002f0 <LL_DMA_SetMemoryIncMode+0x44>)
 80002ce:	68bb      	ldr	r3, [r7, #8]
 80002d0:	440b      	add	r3, r1
 80002d2:	781b      	ldrb	r3, [r3, #0]
 80002d4:	4619      	mov	r1, r3
 80002d6:	68fb      	ldr	r3, [r7, #12]
 80002d8:	440b      	add	r3, r1
 80002da:	4619      	mov	r1, r3
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	4313      	orrs	r3, r2
 80002e0:	600b      	str	r3, [r1, #0]
}
 80002e2:	bf00      	nop
 80002e4:	3714      	adds	r7, #20
 80002e6:	46bd      	mov	sp, r7
 80002e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop
 80002f0:	08008abc 	.word	0x08008abc

080002f4 <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Size)
{
 80002f4:	b480      	push	{r7}
 80002f6:	b085      	sub	sp, #20
 80002f8:	af00      	add	r7, sp, #0
 80002fa:	60f8      	str	r0, [r7, #12]
 80002fc:	60b9      	str	r1, [r7, #8]
 80002fe:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PSIZE, Size);
 8000300:	4a0d      	ldr	r2, [pc, #52]	@ (8000338 <LL_DMA_SetPeriphSize+0x44>)
 8000302:	68bb      	ldr	r3, [r7, #8]
 8000304:	4413      	add	r3, r2
 8000306:	781b      	ldrb	r3, [r3, #0]
 8000308:	461a      	mov	r2, r3
 800030a:	68fb      	ldr	r3, [r7, #12]
 800030c:	4413      	add	r3, r2
 800030e:	681b      	ldr	r3, [r3, #0]
 8000310:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8000314:	4908      	ldr	r1, [pc, #32]	@ (8000338 <LL_DMA_SetPeriphSize+0x44>)
 8000316:	68bb      	ldr	r3, [r7, #8]
 8000318:	440b      	add	r3, r1
 800031a:	781b      	ldrb	r3, [r3, #0]
 800031c:	4619      	mov	r1, r3
 800031e:	68fb      	ldr	r3, [r7, #12]
 8000320:	440b      	add	r3, r1
 8000322:	4619      	mov	r1, r3
 8000324:	687b      	ldr	r3, [r7, #4]
 8000326:	4313      	orrs	r3, r2
 8000328:	600b      	str	r3, [r1, #0]
}
 800032a:	bf00      	nop
 800032c:	3714      	adds	r7, #20
 800032e:	46bd      	mov	sp, r7
 8000330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000334:	4770      	bx	lr
 8000336:	bf00      	nop
 8000338:	08008abc 	.word	0x08008abc

0800033c <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Size)
{
 800033c:	b480      	push	{r7}
 800033e:	b085      	sub	sp, #20
 8000340:	af00      	add	r7, sp, #0
 8000342:	60f8      	str	r0, [r7, #12]
 8000344:	60b9      	str	r1, [r7, #8]
 8000346:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MSIZE, Size);
 8000348:	4a0d      	ldr	r2, [pc, #52]	@ (8000380 <LL_DMA_SetMemorySize+0x44>)
 800034a:	68bb      	ldr	r3, [r7, #8]
 800034c:	4413      	add	r3, r2
 800034e:	781b      	ldrb	r3, [r3, #0]
 8000350:	461a      	mov	r2, r3
 8000352:	68fb      	ldr	r3, [r7, #12]
 8000354:	4413      	add	r3, r2
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	f423 42c0 	bic.w	r2, r3, #24576	@ 0x6000
 800035c:	4908      	ldr	r1, [pc, #32]	@ (8000380 <LL_DMA_SetMemorySize+0x44>)
 800035e:	68bb      	ldr	r3, [r7, #8]
 8000360:	440b      	add	r3, r1
 8000362:	781b      	ldrb	r3, [r3, #0]
 8000364:	4619      	mov	r1, r3
 8000366:	68fb      	ldr	r3, [r7, #12]
 8000368:	440b      	add	r3, r1
 800036a:	4619      	mov	r1, r3
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	4313      	orrs	r3, r2
 8000370:	600b      	str	r3, [r1, #0]
}
 8000372:	bf00      	nop
 8000374:	3714      	adds	r7, #20
 8000376:	46bd      	mov	sp, r7
 8000378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop
 8000380:	08008abc 	.word	0x08008abc

08000384 <LL_DMA_SetStreamPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetStreamPriorityLevel(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Priority)
{
 8000384:	b480      	push	{r7}
 8000386:	b085      	sub	sp, #20
 8000388:	af00      	add	r7, sp, #0
 800038a:	60f8      	str	r0, [r7, #12]
 800038c:	60b9      	str	r1, [r7, #8]
 800038e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PL, Priority);
 8000390:	4a0d      	ldr	r2, [pc, #52]	@ (80003c8 <LL_DMA_SetStreamPriorityLevel+0x44>)
 8000392:	68bb      	ldr	r3, [r7, #8]
 8000394:	4413      	add	r3, r2
 8000396:	781b      	ldrb	r3, [r3, #0]
 8000398:	461a      	mov	r2, r3
 800039a:	68fb      	ldr	r3, [r7, #12]
 800039c:	4413      	add	r3, r2
 800039e:	681b      	ldr	r3, [r3, #0]
 80003a0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80003a4:	4908      	ldr	r1, [pc, #32]	@ (80003c8 <LL_DMA_SetStreamPriorityLevel+0x44>)
 80003a6:	68bb      	ldr	r3, [r7, #8]
 80003a8:	440b      	add	r3, r1
 80003aa:	781b      	ldrb	r3, [r3, #0]
 80003ac:	4619      	mov	r1, r3
 80003ae:	68fb      	ldr	r3, [r7, #12]
 80003b0:	440b      	add	r3, r1
 80003b2:	4619      	mov	r1, r3
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	4313      	orrs	r3, r2
 80003b8:	600b      	str	r3, [r1, #0]
}
 80003ba:	bf00      	nop
 80003bc:	3714      	adds	r7, #20
 80003be:	46bd      	mov	sp, r7
 80003c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003c4:	4770      	bx	lr
 80003c6:	bf00      	nop
 80003c8:	08008abc 	.word	0x08008abc

080003cc <LL_DMA_SetChannelSelection>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelSelection(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Channel)
{
 80003cc:	b480      	push	{r7}
 80003ce:	b085      	sub	sp, #20
 80003d0:	af00      	add	r7, sp, #0
 80003d2:	60f8      	str	r0, [r7, #12]
 80003d4:	60b9      	str	r1, [r7, #8]
 80003d6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CHSEL, Channel);
 80003d8:	4a0d      	ldr	r2, [pc, #52]	@ (8000410 <LL_DMA_SetChannelSelection+0x44>)
 80003da:	68bb      	ldr	r3, [r7, #8]
 80003dc:	4413      	add	r3, r2
 80003de:	781b      	ldrb	r3, [r3, #0]
 80003e0:	461a      	mov	r2, r3
 80003e2:	68fb      	ldr	r3, [r7, #12]
 80003e4:	4413      	add	r3, r2
 80003e6:	681b      	ldr	r3, [r3, #0]
 80003e8:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 80003ec:	4908      	ldr	r1, [pc, #32]	@ (8000410 <LL_DMA_SetChannelSelection+0x44>)
 80003ee:	68bb      	ldr	r3, [r7, #8]
 80003f0:	440b      	add	r3, r1
 80003f2:	781b      	ldrb	r3, [r3, #0]
 80003f4:	4619      	mov	r1, r3
 80003f6:	68fb      	ldr	r3, [r7, #12]
 80003f8:	440b      	add	r3, r1
 80003fa:	4619      	mov	r1, r3
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	4313      	orrs	r3, r2
 8000400:	600b      	str	r3, [r1, #0]
}
 8000402:	bf00      	nop
 8000404:	3714      	adds	r7, #20
 8000406:	46bd      	mov	sp, r7
 8000408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040c:	4770      	bx	lr
 800040e:	bf00      	nop
 8000410:	08008abc 	.word	0x08008abc

08000414 <LL_DMA_DisableFifoMode>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableFifoMode(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8000414:	b480      	push	{r7}
 8000416:	b083      	sub	sp, #12
 8000418:	af00      	add	r7, sp, #0
 800041a:	6078      	str	r0, [r7, #4]
 800041c:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->FCR, DMA_SxFCR_DMDIS);
 800041e:	4a0c      	ldr	r2, [pc, #48]	@ (8000450 <LL_DMA_DisableFifoMode+0x3c>)
 8000420:	683b      	ldr	r3, [r7, #0]
 8000422:	4413      	add	r3, r2
 8000424:	781b      	ldrb	r3, [r3, #0]
 8000426:	461a      	mov	r2, r3
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	4413      	add	r3, r2
 800042c:	695b      	ldr	r3, [r3, #20]
 800042e:	4908      	ldr	r1, [pc, #32]	@ (8000450 <LL_DMA_DisableFifoMode+0x3c>)
 8000430:	683a      	ldr	r2, [r7, #0]
 8000432:	440a      	add	r2, r1
 8000434:	7812      	ldrb	r2, [r2, #0]
 8000436:	4611      	mov	r1, r2
 8000438:	687a      	ldr	r2, [r7, #4]
 800043a:	440a      	add	r2, r1
 800043c:	f023 0304 	bic.w	r3, r3, #4
 8000440:	6153      	str	r3, [r2, #20]
}
 8000442:	bf00      	nop
 8000444:	370c      	adds	r7, #12
 8000446:	46bd      	mov	sp, r7
 8000448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800044c:	4770      	bx	lr
 800044e:	bf00      	nop
 8000450:	08008abc 	.word	0x08008abc

08000454 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8000454:	b480      	push	{r7}
 8000456:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8000458:	4b05      	ldr	r3, [pc, #20]	@ (8000470 <LL_RCC_HSE_Enable+0x1c>)
 800045a:	681b      	ldr	r3, [r3, #0]
 800045c:	4a04      	ldr	r2, [pc, #16]	@ (8000470 <LL_RCC_HSE_Enable+0x1c>)
 800045e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000462:	6013      	str	r3, [r2, #0]
}
 8000464:	bf00      	nop
 8000466:	46bd      	mov	sp, r7
 8000468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800046c:	4770      	bx	lr
 800046e:	bf00      	nop
 8000470:	40023800 	.word	0x40023800

08000474 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8000474:	b480      	push	{r7}
 8000476:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 8000478:	4b07      	ldr	r3, [pc, #28]	@ (8000498 <LL_RCC_HSE_IsReady+0x24>)
 800047a:	681b      	ldr	r3, [r3, #0]
 800047c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000480:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8000484:	bf0c      	ite	eq
 8000486:	2301      	moveq	r3, #1
 8000488:	2300      	movne	r3, #0
 800048a:	b2db      	uxtb	r3, r3
}
 800048c:	4618      	mov	r0, r3
 800048e:	46bd      	mov	sp, r7
 8000490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000494:	4770      	bx	lr
 8000496:	bf00      	nop
 8000498:	40023800 	.word	0x40023800

0800049c <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 800049c:	b480      	push	{r7}
 800049e:	b083      	sub	sp, #12
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80004a4:	4b06      	ldr	r3, [pc, #24]	@ (80004c0 <LL_RCC_SetSysClkSource+0x24>)
 80004a6:	689b      	ldr	r3, [r3, #8]
 80004a8:	f023 0203 	bic.w	r2, r3, #3
 80004ac:	4904      	ldr	r1, [pc, #16]	@ (80004c0 <LL_RCC_SetSysClkSource+0x24>)
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	4313      	orrs	r3, r2
 80004b2:	608b      	str	r3, [r1, #8]
}
 80004b4:	bf00      	nop
 80004b6:	370c      	adds	r7, #12
 80004b8:	46bd      	mov	sp, r7
 80004ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004be:	4770      	bx	lr
 80004c0:	40023800 	.word	0x40023800

080004c4 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80004c4:	b480      	push	{r7}
 80004c6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80004c8:	4b04      	ldr	r3, [pc, #16]	@ (80004dc <LL_RCC_GetSysClkSource+0x18>)
 80004ca:	689b      	ldr	r3, [r3, #8]
 80004cc:	f003 030c 	and.w	r3, r3, #12
}
 80004d0:	4618      	mov	r0, r3
 80004d2:	46bd      	mov	sp, r7
 80004d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop
 80004dc:	40023800 	.word	0x40023800

080004e0 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80004e0:	b480      	push	{r7}
 80004e2:	b083      	sub	sp, #12
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80004e8:	4b06      	ldr	r3, [pc, #24]	@ (8000504 <LL_RCC_SetAHBPrescaler+0x24>)
 80004ea:	689b      	ldr	r3, [r3, #8]
 80004ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80004f0:	4904      	ldr	r1, [pc, #16]	@ (8000504 <LL_RCC_SetAHBPrescaler+0x24>)
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	4313      	orrs	r3, r2
 80004f6:	608b      	str	r3, [r1, #8]
}
 80004f8:	bf00      	nop
 80004fa:	370c      	adds	r7, #12
 80004fc:	46bd      	mov	sp, r7
 80004fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000502:	4770      	bx	lr
 8000504:	40023800 	.word	0x40023800

08000508 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000508:	b480      	push	{r7}
 800050a:	b083      	sub	sp, #12
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8000510:	4b06      	ldr	r3, [pc, #24]	@ (800052c <LL_RCC_SetAPB1Prescaler+0x24>)
 8000512:	689b      	ldr	r3, [r3, #8]
 8000514:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8000518:	4904      	ldr	r1, [pc, #16]	@ (800052c <LL_RCC_SetAPB1Prescaler+0x24>)
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	4313      	orrs	r3, r2
 800051e:	608b      	str	r3, [r1, #8]
}
 8000520:	bf00      	nop
 8000522:	370c      	adds	r7, #12
 8000524:	46bd      	mov	sp, r7
 8000526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052a:	4770      	bx	lr
 800052c:	40023800 	.word	0x40023800

08000530 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8000530:	b480      	push	{r7}
 8000532:	b083      	sub	sp, #12
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000538:	4b06      	ldr	r3, [pc, #24]	@ (8000554 <LL_RCC_SetAPB2Prescaler+0x24>)
 800053a:	689b      	ldr	r3, [r3, #8]
 800053c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8000540:	4904      	ldr	r1, [pc, #16]	@ (8000554 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	4313      	orrs	r3, r2
 8000546:	608b      	str	r3, [r1, #8]
}
 8000548:	bf00      	nop
 800054a:	370c      	adds	r7, #12
 800054c:	46bd      	mov	sp, r7
 800054e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000552:	4770      	bx	lr
 8000554:	40023800 	.word	0x40023800

08000558 <LL_RCC_SetTIMPrescaler>:
  *         @arg @ref LL_RCC_TIM_PRESCALER_TWICE
  *         @arg @ref LL_RCC_TIM_PRESCALER_FOUR_TIMES
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetTIMPrescaler(uint32_t Prescaler)
{
 8000558:	b480      	push	{r7}
 800055a:	b083      	sub	sp, #12
 800055c:	af00      	add	r7, sp, #0
 800055e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_TIMPRE, Prescaler);
 8000560:	4b07      	ldr	r3, [pc, #28]	@ (8000580 <LL_RCC_SetTIMPrescaler+0x28>)
 8000562:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000566:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800056a:	4905      	ldr	r1, [pc, #20]	@ (8000580 <LL_RCC_SetTIMPrescaler+0x28>)
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	4313      	orrs	r3, r2
 8000570:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
}
 8000574:	bf00      	nop
 8000576:	370c      	adds	r7, #12
 8000578:	46bd      	mov	sp, r7
 800057a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057e:	4770      	bx	lr
 8000580:	40023800 	.word	0x40023800

08000584 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8000584:	b480      	push	{r7}
 8000586:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8000588:	4b05      	ldr	r3, [pc, #20]	@ (80005a0 <LL_RCC_PLL_Enable+0x1c>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	4a04      	ldr	r2, [pc, #16]	@ (80005a0 <LL_RCC_PLL_Enable+0x1c>)
 800058e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000592:	6013      	str	r3, [r2, #0]
}
 8000594:	bf00      	nop
 8000596:	46bd      	mov	sp, r7
 8000598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop
 80005a0:	40023800 	.word	0x40023800

080005a4 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 80005a8:	4b07      	ldr	r3, [pc, #28]	@ (80005c8 <LL_RCC_PLL_IsReady+0x24>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80005b0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80005b4:	bf0c      	ite	eq
 80005b6:	2301      	moveq	r3, #1
 80005b8:	2300      	movne	r3, #0
 80005ba:	b2db      	uxtb	r3, r3
}
 80005bc:	4618      	mov	r0, r3
 80005be:	46bd      	mov	sp, r7
 80005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop
 80005c8:	40023800 	.word	0x40023800

080005cc <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
 80005cc:	b480      	push	{r7}
 80005ce:	b085      	sub	sp, #20
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	60f8      	str	r0, [r7, #12]
 80005d4:	60b9      	str	r1, [r7, #8]
 80005d6:	607a      	str	r2, [r7, #4]
 80005d8:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 80005da:	4b0d      	ldr	r3, [pc, #52]	@ (8000610 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80005dc:	685a      	ldr	r2, [r3, #4]
 80005de:	4b0d      	ldr	r3, [pc, #52]	@ (8000614 <LL_RCC_PLL_ConfigDomain_SYS+0x48>)
 80005e0:	4013      	ands	r3, r2
 80005e2:	68f9      	ldr	r1, [r7, #12]
 80005e4:	68ba      	ldr	r2, [r7, #8]
 80005e6:	4311      	orrs	r1, r2
 80005e8:	687a      	ldr	r2, [r7, #4]
 80005ea:	0192      	lsls	r2, r2, #6
 80005ec:	430a      	orrs	r2, r1
 80005ee:	4908      	ldr	r1, [pc, #32]	@ (8000610 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80005f0:	4313      	orrs	r3, r2
 80005f2:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 80005f4:	4b06      	ldr	r3, [pc, #24]	@ (8000610 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80005f6:	685b      	ldr	r3, [r3, #4]
 80005f8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80005fc:	4904      	ldr	r1, [pc, #16]	@ (8000610 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80005fe:	683b      	ldr	r3, [r7, #0]
 8000600:	4313      	orrs	r3, r2
 8000602:	604b      	str	r3, [r1, #4]
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
#endif /* RCC_PLLR_SYSCLK_SUPPORT */
}
 8000604:	bf00      	nop
 8000606:	3714      	adds	r7, #20
 8000608:	46bd      	mov	sp, r7
 800060a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060e:	4770      	bx	lr
 8000610:	40023800 	.word	0x40023800
 8000614:	ffbf8000 	.word	0xffbf8000

08000618 <LL_RCC_PLL_ConfigDomain_48M>:
  *         @arg @ref LL_RCC_PLLQ_DIV_14
  *         @arg @ref LL_RCC_PLLQ_DIV_15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_48M(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)
{
 8000618:	b480      	push	{r7}
 800061a:	b085      	sub	sp, #20
 800061c:	af00      	add	r7, sp, #0
 800061e:	60f8      	str	r0, [r7, #12]
 8000620:	60b9      	str	r1, [r7, #8]
 8000622:	607a      	str	r2, [r7, #4]
 8000624:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLQ,
 8000626:	4b0a      	ldr	r3, [pc, #40]	@ (8000650 <LL_RCC_PLL_ConfigDomain_48M+0x38>)
 8000628:	685a      	ldr	r2, [r3, #4]
 800062a:	4b0a      	ldr	r3, [pc, #40]	@ (8000654 <LL_RCC_PLL_ConfigDomain_48M+0x3c>)
 800062c:	4013      	ands	r3, r2
 800062e:	68f9      	ldr	r1, [r7, #12]
 8000630:	68ba      	ldr	r2, [r7, #8]
 8000632:	4311      	orrs	r1, r2
 8000634:	687a      	ldr	r2, [r7, #4]
 8000636:	0192      	lsls	r2, r2, #6
 8000638:	4311      	orrs	r1, r2
 800063a:	683a      	ldr	r2, [r7, #0]
 800063c:	430a      	orrs	r2, r1
 800063e:	4904      	ldr	r1, [pc, #16]	@ (8000650 <LL_RCC_PLL_ConfigDomain_48M+0x38>)
 8000640:	4313      	orrs	r3, r2
 8000642:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos | PLLQ);
}
 8000644:	bf00      	nop
 8000646:	3714      	adds	r7, #20
 8000648:	46bd      	mov	sp, r7
 800064a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064e:	4770      	bx	lr
 8000650:	40023800 	.word	0x40023800
 8000654:	f0bf8000 	.word	0xf0bf8000

08000658 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000658:	b480      	push	{r7}
 800065a:	b085      	sub	sp, #20
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000660:	4b08      	ldr	r3, [pc, #32]	@ (8000684 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000662:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000664:	4907      	ldr	r1, [pc, #28]	@ (8000684 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	4313      	orrs	r3, r2
 800066a:	630b      	str	r3, [r1, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800066c:	4b05      	ldr	r3, [pc, #20]	@ (8000684 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800066e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	4013      	ands	r3, r2
 8000674:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000676:	68fb      	ldr	r3, [r7, #12]
}
 8000678:	bf00      	nop
 800067a:	3714      	adds	r7, #20
 800067c:	46bd      	mov	sp, r7
 800067e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000682:	4770      	bx	lr
 8000684:	40023800 	.word	0x40023800

08000688 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000688:	b480      	push	{r7}
 800068a:	b085      	sub	sp, #20
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000690:	4b08      	ldr	r3, [pc, #32]	@ (80006b4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000692:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000694:	4907      	ldr	r1, [pc, #28]	@ (80006b4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	4313      	orrs	r3, r2
 800069a:	640b      	str	r3, [r1, #64]	@ 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800069c:	4b05      	ldr	r3, [pc, #20]	@ (80006b4 <LL_APB1_GRP1_EnableClock+0x2c>)
 800069e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	4013      	ands	r3, r2
 80006a4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80006a6:	68fb      	ldr	r3, [r7, #12]
}
 80006a8:	bf00      	nop
 80006aa:	3714      	adds	r7, #20
 80006ac:	46bd      	mov	sp, r7
 80006ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b2:	4770      	bx	lr
 80006b4:	40023800 	.word	0x40023800

080006b8 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80006b8:	b480      	push	{r7}
 80006ba:	b085      	sub	sp, #20
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80006c0:	4b08      	ldr	r3, [pc, #32]	@ (80006e4 <LL_APB2_GRP1_EnableClock+0x2c>)
 80006c2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80006c4:	4907      	ldr	r1, [pc, #28]	@ (80006e4 <LL_APB2_GRP1_EnableClock+0x2c>)
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	4313      	orrs	r3, r2
 80006ca:	644b      	str	r3, [r1, #68]	@ 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80006cc:	4b05      	ldr	r3, [pc, #20]	@ (80006e4 <LL_APB2_GRP1_EnableClock+0x2c>)
 80006ce:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	4013      	ands	r3, r2
 80006d4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80006d6:	68fb      	ldr	r3, [r7, #12]
}
 80006d8:	bf00      	nop
 80006da:	3714      	adds	r7, #20
 80006dc:	46bd      	mov	sp, r7
 80006de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e2:	4770      	bx	lr
 80006e4:	40023800 	.word	0x40023800

080006e8 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80006e8:	b480      	push	{r7}
 80006ea:	b083      	sub	sp, #12
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80006f0:	4b06      	ldr	r3, [pc, #24]	@ (800070c <LL_FLASH_SetLatency+0x24>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	f023 0207 	bic.w	r2, r3, #7
 80006f8:	4904      	ldr	r1, [pc, #16]	@ (800070c <LL_FLASH_SetLatency+0x24>)
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	4313      	orrs	r3, r2
 80006fe:	600b      	str	r3, [r1, #0]
}
 8000700:	bf00      	nop
 8000702:	370c      	adds	r7, #12
 8000704:	46bd      	mov	sp, r7
 8000706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070a:	4770      	bx	lr
 800070c:	40023c00 	.word	0x40023c00

08000710 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8000710:	b480      	push	{r7}
 8000712:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000714:	4b04      	ldr	r3, [pc, #16]	@ (8000728 <LL_FLASH_GetLatency+0x18>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	f003 0307 	and.w	r3, r3, #7
}
 800071c:	4618      	mov	r0, r3
 800071e:	46bd      	mov	sp, r7
 8000720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000724:	4770      	bx	lr
 8000726:	bf00      	nop
 8000728:	40023c00 	.word	0x40023c00

0800072c <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 800072c:	b480      	push	{r7}
 800072e:	b083      	sub	sp, #12
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 8000734:	4b06      	ldr	r3, [pc, #24]	@ (8000750 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800073c:	4904      	ldr	r1, [pc, #16]	@ (8000750 <LL_PWR_SetRegulVoltageScaling+0x24>)
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	4313      	orrs	r3, r2
 8000742:	600b      	str	r3, [r1, #0]
}
 8000744:	bf00      	nop
 8000746:	370c      	adds	r7, #12
 8000748:	46bd      	mov	sp, r7
 800074a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074e:	4770      	bx	lr
 8000750:	40007000 	.word	0x40007000

08000754 <LL_PWR_IsActiveFlag_VOS>:
  * @brief  Indicate whether the Regulator is ready in the selected voltage range or if its output voltage is still changing to the required voltage level
  * @rmtoll CSR   VOS       LL_PWR_IsActiveFlag_VOS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
{
 8000754:	b480      	push	{r7}
 8000756:	af00      	add	r7, sp, #0
  return (READ_BIT(PWR->CSR, LL_PWR_CSR_VOS) == (LL_PWR_CSR_VOS));
 8000758:	4b07      	ldr	r3, [pc, #28]	@ (8000778 <LL_PWR_IsActiveFlag_VOS+0x24>)
 800075a:	685b      	ldr	r3, [r3, #4]
 800075c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000760:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8000764:	bf0c      	ite	eq
 8000766:	2301      	moveq	r3, #1
 8000768:	2300      	movne	r3, #0
 800076a:	b2db      	uxtb	r3, r3
}
 800076c:	4618      	mov	r0, r3
 800076e:	46bd      	mov	sp, r7
 8000770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000774:	4770      	bx	lr
 8000776:	bf00      	nop
 8000778:	40007000 	.word	0x40007000

0800077c <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 800077c:	b480      	push	{r7}
 800077e:	b083      	sub	sp, #12
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	601a      	str	r2, [r3, #0]
}
 8000790:	bf00      	nop
 8000792:	370c      	adds	r7, #12
 8000794:	46bd      	mov	sp, r7
 8000796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079a:	4770      	bx	lr

0800079c <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 800079c:	b480      	push	{r7}
 800079e:	b083      	sub	sp, #12
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
 80007a4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	685b      	ldr	r3, [r3, #4]
 80007aa:	f023 0210 	bic.w	r2, r3, #16
 80007ae:	683b      	ldr	r3, [r7, #0]
 80007b0:	431a      	orrs	r2, r3
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	605a      	str	r2, [r3, #4]
}
 80007b6:	bf00      	nop
 80007b8:	370c      	adds	r7, #12
 80007ba:	46bd      	mov	sp, r7
 80007bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c0:	4770      	bx	lr

080007c2 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 80007c2:	b480      	push	{r7}
 80007c4:	b083      	sub	sp, #12
 80007c6:	af00      	add	r7, sp, #0
 80007c8:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	f043 0201 	orr.w	r2, r3, #1
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	601a      	str	r2, [r3, #0]
}
 80007d6:	bf00      	nop
 80007d8:	370c      	adds	r7, #12
 80007da:	46bd      	mov	sp, r7
 80007dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e0:	4770      	bx	lr

080007e2 <LL_TIM_SetOnePulseMode>:
  *         @arg @ref LL_TIM_ONEPULSEMODE_SINGLE
  *         @arg @ref LL_TIM_ONEPULSEMODE_REPETITIVE
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetOnePulseMode(TIM_TypeDef *TIMx, uint32_t OnePulseMode)
{
 80007e2:	b480      	push	{r7}
 80007e4:	b083      	sub	sp, #12
 80007e6:	af00      	add	r7, sp, #0
 80007e8:	6078      	str	r0, [r7, #4]
 80007ea:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR1, TIM_CR1_OPM, OnePulseMode);
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	f023 0208 	bic.w	r2, r3, #8
 80007f4:	683b      	ldr	r3, [r7, #0]
 80007f6:	431a      	orrs	r2, r3
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	601a      	str	r2, [r3, #0]
}
 80007fc:	bf00      	nop
 80007fe:	370c      	adds	r7, #12
 8000800:	46bd      	mov	sp, r7
 8000802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000806:	4770      	bx	lr

08000808 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 8000808:	b480      	push	{r7}
 800080a:	b083      	sub	sp, #12
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	601a      	str	r2, [r3, #0]
}
 800081c:	bf00      	nop
 800081e:	370c      	adds	r7, #12
 8000820:	46bd      	mov	sp, r7
 8000822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000826:	4770      	bx	lr

08000828 <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8000828:	b480      	push	{r7}
 800082a:	b083      	sub	sp, #12
 800082c:	af00      	add	r7, sp, #0
 800082e:	6078      	str	r0, [r7, #4]
 8000830:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	6a1a      	ldr	r2, [r3, #32]
 8000836:	683b      	ldr	r3, [r7, #0]
 8000838:	431a      	orrs	r2, r3
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	621a      	str	r2, [r3, #32]
}
 800083e:	bf00      	nop
 8000840:	370c      	adds	r7, #12
 8000842:	46bd      	mov	sp, r7
 8000844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000848:	4770      	bx	lr
	...

0800084c <LL_TIM_OC_DisableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 800084c:	b480      	push	{r7}
 800084e:	b085      	sub	sp, #20
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
 8000854:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000856:	683b      	ldr	r3, [r7, #0]
 8000858:	2b01      	cmp	r3, #1
 800085a:	d01c      	beq.n	8000896 <LL_TIM_OC_DisableFast+0x4a>
 800085c:	683b      	ldr	r3, [r7, #0]
 800085e:	2b04      	cmp	r3, #4
 8000860:	d017      	beq.n	8000892 <LL_TIM_OC_DisableFast+0x46>
 8000862:	683b      	ldr	r3, [r7, #0]
 8000864:	2b10      	cmp	r3, #16
 8000866:	d012      	beq.n	800088e <LL_TIM_OC_DisableFast+0x42>
 8000868:	683b      	ldr	r3, [r7, #0]
 800086a:	2b40      	cmp	r3, #64	@ 0x40
 800086c:	d00d      	beq.n	800088a <LL_TIM_OC_DisableFast+0x3e>
 800086e:	683b      	ldr	r3, [r7, #0]
 8000870:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000874:	d007      	beq.n	8000886 <LL_TIM_OC_DisableFast+0x3a>
 8000876:	683b      	ldr	r3, [r7, #0]
 8000878:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800087c:	d101      	bne.n	8000882 <LL_TIM_OC_DisableFast+0x36>
 800087e:	2305      	movs	r3, #5
 8000880:	e00a      	b.n	8000898 <LL_TIM_OC_DisableFast+0x4c>
 8000882:	2306      	movs	r3, #6
 8000884:	e008      	b.n	8000898 <LL_TIM_OC_DisableFast+0x4c>
 8000886:	2304      	movs	r3, #4
 8000888:	e006      	b.n	8000898 <LL_TIM_OC_DisableFast+0x4c>
 800088a:	2303      	movs	r3, #3
 800088c:	e004      	b.n	8000898 <LL_TIM_OC_DisableFast+0x4c>
 800088e:	2302      	movs	r3, #2
 8000890:	e002      	b.n	8000898 <LL_TIM_OC_DisableFast+0x4c>
 8000892:	2301      	movs	r3, #1
 8000894:	e000      	b.n	8000898 <LL_TIM_OC_DisableFast+0x4c>
 8000896:	2300      	movs	r3, #0
 8000898:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	3318      	adds	r3, #24
 800089e:	4619      	mov	r1, r3
 80008a0:	7bfb      	ldrb	r3, [r7, #15]
 80008a2:	4a0b      	ldr	r2, [pc, #44]	@ (80008d0 <LL_TIM_OC_DisableFast+0x84>)
 80008a4:	5cd3      	ldrb	r3, [r2, r3]
 80008a6:	440b      	add	r3, r1
 80008a8:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 80008aa:	68bb      	ldr	r3, [r7, #8]
 80008ac:	681a      	ldr	r2, [r3, #0]
 80008ae:	7bfb      	ldrb	r3, [r7, #15]
 80008b0:	4908      	ldr	r1, [pc, #32]	@ (80008d4 <LL_TIM_OC_DisableFast+0x88>)
 80008b2:	5ccb      	ldrb	r3, [r1, r3]
 80008b4:	4619      	mov	r1, r3
 80008b6:	2304      	movs	r3, #4
 80008b8:	408b      	lsls	r3, r1
 80008ba:	43db      	mvns	r3, r3
 80008bc:	401a      	ands	r2, r3
 80008be:	68bb      	ldr	r3, [r7, #8]
 80008c0:	601a      	str	r2, [r3, #0]

}
 80008c2:	bf00      	nop
 80008c4:	3714      	adds	r7, #20
 80008c6:	46bd      	mov	sp, r7
 80008c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008cc:	4770      	bx	lr
 80008ce:	bf00      	nop
 80008d0:	08008ac4 	.word	0x08008ac4
 80008d4:	08008acc 	.word	0x08008acc

080008d8 <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 80008d8:	b480      	push	{r7}
 80008da:	b085      	sub	sp, #20
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
 80008e0:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80008e2:	683b      	ldr	r3, [r7, #0]
 80008e4:	2b01      	cmp	r3, #1
 80008e6:	d01c      	beq.n	8000922 <LL_TIM_OC_EnablePreload+0x4a>
 80008e8:	683b      	ldr	r3, [r7, #0]
 80008ea:	2b04      	cmp	r3, #4
 80008ec:	d017      	beq.n	800091e <LL_TIM_OC_EnablePreload+0x46>
 80008ee:	683b      	ldr	r3, [r7, #0]
 80008f0:	2b10      	cmp	r3, #16
 80008f2:	d012      	beq.n	800091a <LL_TIM_OC_EnablePreload+0x42>
 80008f4:	683b      	ldr	r3, [r7, #0]
 80008f6:	2b40      	cmp	r3, #64	@ 0x40
 80008f8:	d00d      	beq.n	8000916 <LL_TIM_OC_EnablePreload+0x3e>
 80008fa:	683b      	ldr	r3, [r7, #0]
 80008fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000900:	d007      	beq.n	8000912 <LL_TIM_OC_EnablePreload+0x3a>
 8000902:	683b      	ldr	r3, [r7, #0]
 8000904:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000908:	d101      	bne.n	800090e <LL_TIM_OC_EnablePreload+0x36>
 800090a:	2305      	movs	r3, #5
 800090c:	e00a      	b.n	8000924 <LL_TIM_OC_EnablePreload+0x4c>
 800090e:	2306      	movs	r3, #6
 8000910:	e008      	b.n	8000924 <LL_TIM_OC_EnablePreload+0x4c>
 8000912:	2304      	movs	r3, #4
 8000914:	e006      	b.n	8000924 <LL_TIM_OC_EnablePreload+0x4c>
 8000916:	2303      	movs	r3, #3
 8000918:	e004      	b.n	8000924 <LL_TIM_OC_EnablePreload+0x4c>
 800091a:	2302      	movs	r3, #2
 800091c:	e002      	b.n	8000924 <LL_TIM_OC_EnablePreload+0x4c>
 800091e:	2301      	movs	r3, #1
 8000920:	e000      	b.n	8000924 <LL_TIM_OC_EnablePreload+0x4c>
 8000922:	2300      	movs	r3, #0
 8000924:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	3318      	adds	r3, #24
 800092a:	4619      	mov	r1, r3
 800092c:	7bfb      	ldrb	r3, [r7, #15]
 800092e:	4a0a      	ldr	r2, [pc, #40]	@ (8000958 <LL_TIM_OC_EnablePreload+0x80>)
 8000930:	5cd3      	ldrb	r3, [r2, r3]
 8000932:	440b      	add	r3, r1
 8000934:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8000936:	68bb      	ldr	r3, [r7, #8]
 8000938:	681a      	ldr	r2, [r3, #0]
 800093a:	7bfb      	ldrb	r3, [r7, #15]
 800093c:	4907      	ldr	r1, [pc, #28]	@ (800095c <LL_TIM_OC_EnablePreload+0x84>)
 800093e:	5ccb      	ldrb	r3, [r1, r3]
 8000940:	4619      	mov	r1, r3
 8000942:	2308      	movs	r3, #8
 8000944:	408b      	lsls	r3, r1
 8000946:	431a      	orrs	r2, r3
 8000948:	68bb      	ldr	r3, [r7, #8]
 800094a:	601a      	str	r2, [r3, #0]
}
 800094c:	bf00      	nop
 800094e:	3714      	adds	r7, #20
 8000950:	46bd      	mov	sp, r7
 8000952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000956:	4770      	bx	lr
 8000958:	08008ac4 	.word	0x08008ac4
 800095c:	08008acc 	.word	0x08008acc

08000960 <LL_TIM_IC_SetFilter>:
  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetFilter(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter)
{
 8000960:	b480      	push	{r7}
 8000962:	b087      	sub	sp, #28
 8000964:	af00      	add	r7, sp, #0
 8000966:	60f8      	str	r0, [r7, #12]
 8000968:	60b9      	str	r1, [r7, #8]
 800096a:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800096c:	68bb      	ldr	r3, [r7, #8]
 800096e:	2b01      	cmp	r3, #1
 8000970:	d01c      	beq.n	80009ac <LL_TIM_IC_SetFilter+0x4c>
 8000972:	68bb      	ldr	r3, [r7, #8]
 8000974:	2b04      	cmp	r3, #4
 8000976:	d017      	beq.n	80009a8 <LL_TIM_IC_SetFilter+0x48>
 8000978:	68bb      	ldr	r3, [r7, #8]
 800097a:	2b10      	cmp	r3, #16
 800097c:	d012      	beq.n	80009a4 <LL_TIM_IC_SetFilter+0x44>
 800097e:	68bb      	ldr	r3, [r7, #8]
 8000980:	2b40      	cmp	r3, #64	@ 0x40
 8000982:	d00d      	beq.n	80009a0 <LL_TIM_IC_SetFilter+0x40>
 8000984:	68bb      	ldr	r3, [r7, #8]
 8000986:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800098a:	d007      	beq.n	800099c <LL_TIM_IC_SetFilter+0x3c>
 800098c:	68bb      	ldr	r3, [r7, #8]
 800098e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000992:	d101      	bne.n	8000998 <LL_TIM_IC_SetFilter+0x38>
 8000994:	2305      	movs	r3, #5
 8000996:	e00a      	b.n	80009ae <LL_TIM_IC_SetFilter+0x4e>
 8000998:	2306      	movs	r3, #6
 800099a:	e008      	b.n	80009ae <LL_TIM_IC_SetFilter+0x4e>
 800099c:	2304      	movs	r3, #4
 800099e:	e006      	b.n	80009ae <LL_TIM_IC_SetFilter+0x4e>
 80009a0:	2303      	movs	r3, #3
 80009a2:	e004      	b.n	80009ae <LL_TIM_IC_SetFilter+0x4e>
 80009a4:	2302      	movs	r3, #2
 80009a6:	e002      	b.n	80009ae <LL_TIM_IC_SetFilter+0x4e>
 80009a8:	2301      	movs	r3, #1
 80009aa:	e000      	b.n	80009ae <LL_TIM_IC_SetFilter+0x4e>
 80009ac:	2300      	movs	r3, #0
 80009ae:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80009b0:	68fb      	ldr	r3, [r7, #12]
 80009b2:	3318      	adds	r3, #24
 80009b4:	4619      	mov	r1, r3
 80009b6:	7dfb      	ldrb	r3, [r7, #23]
 80009b8:	4a0e      	ldr	r2, [pc, #56]	@ (80009f4 <LL_TIM_IC_SetFilter+0x94>)
 80009ba:	5cd3      	ldrb	r3, [r2, r3]
 80009bc:	440b      	add	r3, r1
 80009be:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 80009c0:	693b      	ldr	r3, [r7, #16]
 80009c2:	681a      	ldr	r2, [r3, #0]
 80009c4:	7dfb      	ldrb	r3, [r7, #23]
 80009c6:	490c      	ldr	r1, [pc, #48]	@ (80009f8 <LL_TIM_IC_SetFilter+0x98>)
 80009c8:	5ccb      	ldrb	r3, [r1, r3]
 80009ca:	4619      	mov	r1, r3
 80009cc:	23f0      	movs	r3, #240	@ 0xf0
 80009ce:	408b      	lsls	r3, r1
 80009d0:	43db      	mvns	r3, r3
 80009d2:	401a      	ands	r2, r3
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	0c1b      	lsrs	r3, r3, #16
 80009d8:	7df9      	ldrb	r1, [r7, #23]
 80009da:	4807      	ldr	r0, [pc, #28]	@ (80009f8 <LL_TIM_IC_SetFilter+0x98>)
 80009dc:	5c41      	ldrb	r1, [r0, r1]
 80009de:	408b      	lsls	r3, r1
 80009e0:	431a      	orrs	r2, r3
 80009e2:	693b      	ldr	r3, [r7, #16]
 80009e4:	601a      	str	r2, [r3, #0]
}
 80009e6:	bf00      	nop
 80009e8:	371c      	adds	r7, #28
 80009ea:	46bd      	mov	sp, r7
 80009ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f0:	4770      	bx	lr
 80009f2:	bf00      	nop
 80009f4:	08008ac4 	.word	0x08008ac4
 80009f8:	08008ad4 	.word	0x08008ad4

080009fc <LL_TIM_IC_SetPolarity>:
  *         @arg @ref LL_TIM_IC_POLARITY_FALLING
  *         @arg @ref LL_TIM_IC_POLARITY_BOTHEDGE
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity)
{
 80009fc:	b480      	push	{r7}
 80009fe:	b087      	sub	sp, #28
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	60f8      	str	r0, [r7, #12]
 8000a04:	60b9      	str	r1, [r7, #8]
 8000a06:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000a08:	68bb      	ldr	r3, [r7, #8]
 8000a0a:	2b01      	cmp	r3, #1
 8000a0c:	d01c      	beq.n	8000a48 <LL_TIM_IC_SetPolarity+0x4c>
 8000a0e:	68bb      	ldr	r3, [r7, #8]
 8000a10:	2b04      	cmp	r3, #4
 8000a12:	d017      	beq.n	8000a44 <LL_TIM_IC_SetPolarity+0x48>
 8000a14:	68bb      	ldr	r3, [r7, #8]
 8000a16:	2b10      	cmp	r3, #16
 8000a18:	d012      	beq.n	8000a40 <LL_TIM_IC_SetPolarity+0x44>
 8000a1a:	68bb      	ldr	r3, [r7, #8]
 8000a1c:	2b40      	cmp	r3, #64	@ 0x40
 8000a1e:	d00d      	beq.n	8000a3c <LL_TIM_IC_SetPolarity+0x40>
 8000a20:	68bb      	ldr	r3, [r7, #8]
 8000a22:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000a26:	d007      	beq.n	8000a38 <LL_TIM_IC_SetPolarity+0x3c>
 8000a28:	68bb      	ldr	r3, [r7, #8]
 8000a2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000a2e:	d101      	bne.n	8000a34 <LL_TIM_IC_SetPolarity+0x38>
 8000a30:	2305      	movs	r3, #5
 8000a32:	e00a      	b.n	8000a4a <LL_TIM_IC_SetPolarity+0x4e>
 8000a34:	2306      	movs	r3, #6
 8000a36:	e008      	b.n	8000a4a <LL_TIM_IC_SetPolarity+0x4e>
 8000a38:	2304      	movs	r3, #4
 8000a3a:	e006      	b.n	8000a4a <LL_TIM_IC_SetPolarity+0x4e>
 8000a3c:	2303      	movs	r3, #3
 8000a3e:	e004      	b.n	8000a4a <LL_TIM_IC_SetPolarity+0x4e>
 8000a40:	2302      	movs	r3, #2
 8000a42:	e002      	b.n	8000a4a <LL_TIM_IC_SetPolarity+0x4e>
 8000a44:	2301      	movs	r3, #1
 8000a46:	e000      	b.n	8000a4a <LL_TIM_IC_SetPolarity+0x4e>
 8000a48:	2300      	movs	r3, #0
 8000a4a:	75fb      	strb	r3, [r7, #23]
  MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
 8000a4c:	68fb      	ldr	r3, [r7, #12]
 8000a4e:	6a1a      	ldr	r2, [r3, #32]
 8000a50:	7dfb      	ldrb	r3, [r7, #23]
 8000a52:	490b      	ldr	r1, [pc, #44]	@ (8000a80 <LL_TIM_IC_SetPolarity+0x84>)
 8000a54:	5ccb      	ldrb	r3, [r1, r3]
 8000a56:	4619      	mov	r1, r3
 8000a58:	230a      	movs	r3, #10
 8000a5a:	408b      	lsls	r3, r1
 8000a5c:	43db      	mvns	r3, r3
 8000a5e:	401a      	ands	r2, r3
 8000a60:	7dfb      	ldrb	r3, [r7, #23]
 8000a62:	4907      	ldr	r1, [pc, #28]	@ (8000a80 <LL_TIM_IC_SetPolarity+0x84>)
 8000a64:	5ccb      	ldrb	r3, [r1, r3]
 8000a66:	4619      	mov	r1, r3
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	408b      	lsls	r3, r1
 8000a6c:	431a      	orrs	r2, r3
 8000a6e:	68fb      	ldr	r3, [r7, #12]
 8000a70:	621a      	str	r2, [r3, #32]
             ICPolarity << SHIFT_TAB_CCxP[iChannel]);
}
 8000a72:	bf00      	nop
 8000a74:	371c      	adds	r7, #28
 8000a76:	46bd      	mov	sp, r7
 8000a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop
 8000a80:	08008adc 	.word	0x08008adc

08000a84 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8000a84:	b480      	push	{r7}
 8000a86:	b083      	sub	sp, #12
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
 8000a8c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	689b      	ldr	r3, [r3, #8]
 8000a92:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000a96:	f023 0307 	bic.w	r3, r3, #7
 8000a9a:	683a      	ldr	r2, [r7, #0]
 8000a9c:	431a      	orrs	r2, r3
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	609a      	str	r2, [r3, #8]
}
 8000aa2:	bf00      	nop
 8000aa4:	370c      	adds	r7, #12
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aac:	4770      	bx	lr

08000aae <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8000aae:	b480      	push	{r7}
 8000ab0:	b083      	sub	sp, #12
 8000ab2:	af00      	add	r7, sp, #0
 8000ab4:	6078      	str	r0, [r7, #4]
 8000ab6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	685b      	ldr	r3, [r3, #4]
 8000abc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8000ac0:	683b      	ldr	r3, [r7, #0]
 8000ac2:	431a      	orrs	r2, r3
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	605a      	str	r2, [r3, #4]
}
 8000ac8:	bf00      	nop
 8000aca:	370c      	adds	r7, #12
 8000acc:	46bd      	mov	sp, r7
 8000ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad2:	4770      	bx	lr

08000ad4 <LL_TIM_SetSlaveMode>:
  *         @arg @ref LL_TIM_SLAVEMODE_GATED
  *         @arg @ref LL_TIM_SLAVEMODE_TRIGGER
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetSlaveMode(TIM_TypeDef *TIMx, uint32_t SlaveMode)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	b083      	sub	sp, #12
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
 8000adc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, SlaveMode);
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	689b      	ldr	r3, [r3, #8]
 8000ae2:	f023 0207 	bic.w	r2, r3, #7
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	431a      	orrs	r2, r3
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	609a      	str	r2, [r3, #8]
}
 8000aee:	bf00      	nop
 8000af0:	370c      	adds	r7, #12
 8000af2:	46bd      	mov	sp, r7
 8000af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af8:	4770      	bx	lr

08000afa <LL_TIM_SetTriggerInput>:
  *         @arg @ref LL_TIM_TS_TI2FP2
  *         @arg @ref LL_TIM_TS_ETRF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerInput(TIM_TypeDef *TIMx, uint32_t TriggerInput)
{
 8000afa:	b480      	push	{r7}
 8000afc:	b083      	sub	sp, #12
 8000afe:	af00      	add	r7, sp, #0
 8000b00:	6078      	str	r0, [r7, #4]
 8000b02:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_TS, TriggerInput);
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	689b      	ldr	r3, [r3, #8]
 8000b08:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8000b0c:	683b      	ldr	r3, [r7, #0]
 8000b0e:	431a      	orrs	r2, r3
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	609a      	str	r2, [r3, #8]
}
 8000b14:	bf00      	nop
 8000b16:	370c      	adds	r7, #12
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1e:	4770      	bx	lr

08000b20 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8000b20:	b480      	push	{r7}
 8000b22:	b083      	sub	sp, #12
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	689b      	ldr	r3, [r3, #8]
 8000b2c:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	609a      	str	r2, [r3, #8]
}
 8000b34:	bf00      	nop
 8000b36:	370c      	adds	r7, #12
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3e:	4770      	bx	lr

08000b40 <LL_TIM_EnableAllOutputs>:
  * @rmtoll BDTR         MOE           LL_TIM_EnableAllOutputs
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableAllOutputs(TIM_TypeDef *TIMx)
{
 8000b40:	b480      	push	{r7}
 8000b42:	b083      	sub	sp, #12
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b4c:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	645a      	str	r2, [r3, #68]	@ 0x44
}
 8000b54:	bf00      	nop
 8000b56:	370c      	adds	r7, #12
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5e:	4770      	bx	lr

08000b60 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 8000b60:	b480      	push	{r7}
 8000b62:	b083      	sub	sp, #12
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	68db      	ldr	r3, [r3, #12]
 8000b6c:	f043 0201 	orr.w	r2, r3, #1
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	60da      	str	r2, [r3, #12]
}
 8000b74:	bf00      	nop
 8000b76:	370c      	adds	r7, #12
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7e:	4770      	bx	lr

08000b80 <LL_TIM_DisableIT_TRIG>:
  * @rmtoll DIER         TIE           LL_TIM_DisableIT_TRIG
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableIT_TRIG(TIM_TypeDef *TIMx)
{
 8000b80:	b480      	push	{r7}
 8000b82:	b083      	sub	sp, #12
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_TIE);
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	68db      	ldr	r3, [r3, #12]
 8000b8c:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	60da      	str	r2, [r3, #12]
}
 8000b94:	bf00      	nop
 8000b96:	370c      	adds	r7, #12
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9e:	4770      	bx	lr

08000ba0 <LL_TIM_EnableDMAReq_UPDATE>:
  * @rmtoll DIER         UDE           LL_TIM_EnableDMAReq_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableDMAReq_UPDATE(TIM_TypeDef *TIMx)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b083      	sub	sp, #12
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UDE);
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	68db      	ldr	r3, [r3, #12]
 8000bac:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	60da      	str	r2, [r3, #12]
}
 8000bb4:	bf00      	nop
 8000bb6:	370c      	adds	r7, #12
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbe:	4770      	bx	lr

08000bc0 <LL_TIM_DisableDMAReq_TRIG>:
  * @rmtoll DIER         TDE           LL_TIM_DisableDMAReq_TRIG
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableDMAReq_TRIG(TIM_TypeDef *TIMx)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	b083      	sub	sp, #12
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_TDE);
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	68db      	ldr	r3, [r3, #12]
 8000bcc:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	60da      	str	r2, [r3, #12]
}
 8000bd4:	bf00      	nop
 8000bd6:	370c      	adds	r7, #12
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bde:	4770      	bx	lr

08000be0 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000be0:	b480      	push	{r7}
 8000be2:	b083      	sub	sp, #12
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
 8000be8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	683a      	ldr	r2, [r7, #0]
 8000bee:	619a      	str	r2, [r3, #24]
}
 8000bf0:	bf00      	nop
 8000bf2:	370c      	adds	r7, #12
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfa:	4770      	bx	lr

08000bfc <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	b083      	sub	sp, #12
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
 8000c04:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8000c06:	683b      	ldr	r3, [r7, #0]
 8000c08:	041a      	lsls	r2, r3, #16
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	619a      	str	r2, [r3, #24]
}
 8000c0e:	bf00      	nop
 8000c10:	370c      	adds	r7, #12
 8000c12:	46bd      	mov	sp, r7
 8000c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c18:	4770      	bx	lr

08000c1a <USBH_HID_EventCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void USBH_HID_EventCallback(USBH_HandleTypeDef *phost)
{
 8000c1a:	b580      	push	{r7, lr}
 8000c1c:	b084      	sub	sp, #16
 8000c1e:	af00      	add	r7, sp, #0
 8000c20:	6078      	str	r0, [r7, #4]
				                                Mouse_Info->buttons[0],Mouse_Info->buttons[1], Mouse_Info->buttons[2]);
		HAL_UART_Transmit(&huart2, (uint8_t *)Uart_Buf, len, 1000);

	}
#endif
	if (USBH_HID_GetDeviceType(phost) == HID_KEYBOARD)
 8000c22:	6878      	ldr	r0, [r7, #4]
 8000c24:	f006 fb5d 	bl	80072e2 <USBH_HID_GetDeviceType>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b02      	cmp	r3, #2
 8000c2c:	d10f      	bne.n	8000c4e <USBH_HID_EventCallback+0x34>
	{
		HID_KEYBD_Info_TypeDef *Keyboard_Info;
		Keyboard_Info = USBH_HID_GetKeybdInfo(phost);
 8000c2e:	6878      	ldr	r0, [r7, #4]
 8000c30:	f006 fc8e 	bl	8007550 <USBH_HID_GetKeybdInfo>
 8000c34:	60f8      	str	r0, [r7, #12]
		char key = USBH_HID_GetASCIICode (Keyboard_Info);
 8000c36:	68f8      	ldr	r0, [r7, #12]
 8000c38:	f006 fd32 	bl	80076a0 <USBH_HID_GetASCIICode>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	72fb      	strb	r3, [r7, #11]

		//int len = sprintf (Uart_Buf, "Key Pressed = %c\n", key);
		//HAL_UART_Transmit(&huart2, (uint8_t *)Uart_Buf, len, 1000);
	    if (key != 0) {
 8000c40:	7afb      	ldrb	r3, [r7, #11]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d003      	beq.n	8000c4e <USBH_HID_EventCallback+0x34>
	        Keyboard_HandleKey(key);
 8000c46:	7afb      	ldrb	r3, [r7, #11]
 8000c48:	4618      	mov	r0, r3
 8000c4a:	f000 fd89 	bl	8001760 <Keyboard_HandleKey>
	    }
	}
}
 8000c4e:	bf00      	nop
 8000c50:	3710      	adds	r7, #16
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}
	...

08000c58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c5c:	f001 fd44 	bl	80026e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c60:	f000 f842 	bl	8000ce8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c64:	f000 fcee 	bl	8001644 <MX_GPIO_Init>
  MX_DMA_Init();
 8000c68:	f000 fce4 	bl	8001634 <MX_DMA_Init>
  MX_SPI1_Init();
 8000c6c:	f000 f898 	bl	8000da0 <MX_SPI1_Init>
  MX_SPI2_Init();
 8000c70:	f000 f8ec 	bl	8000e4c <MX_SPI2_Init>
  MX_TIM10_Init();
 8000c74:	f000 fc0a 	bl	800148c <MX_TIM10_Init>
  MX_TIM1_Init();
 8000c78:	f000 f93c 	bl	8000ef4 <MX_TIM1_Init>
  MX_TIM4_Init();
 8000c7c:	f000 fafe 	bl	800127c <MX_TIM4_Init>
  MX_TIM11_Init();
 8000c80:	f000 fc6e 	bl	8001560 <MX_TIM11_Init>
  MX_TIM2_Init();
 8000c84:	f000 f9dc 	bl	8001040 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000c88:	f000 fa6a 	bl	8001160 <MX_TIM3_Init>
  MX_TIM5_Init();
 8000c8c:	f000 fb72 	bl	8001374 <MX_TIM5_Init>
  MX_USB_HOST_Init();
 8000c90:	f007 fb26 	bl	80082e0 <MX_USB_HOST_Init>
  /* USER CODE BEGIN 2 */
  //uint16_t usb_poll_div = 0;
  getTimes();
 8000c94:	f000 ff16 	bl	8001ac4 <getTimes>
  spectrum_init();
 8000c98:	f000 ff4c 	bl	8001b34 <spectrum_init>
  vga_timing_init(); // TIM1/TIM3/TIM4 setup
 8000c9c:	f001 f8b2 	bl	8001e04 <vga_timing_init>
  video_recompute_vertical_window();
 8000ca0:	f001 fab6 	bl	8002210 <video_recompute_vertical_window>

  vga_init(); // DMA + pixel buffer setup
 8000ca4:	f001 f888 	bl	8001db8 <vga_init>

  vga_init_border_line();
 8000ca8:	f001 fa58 	bl	800215c <vga_init_border_line>
      int b = (pix >> 4) & 3;

      flat[i] = VGA_PACK_RGB(r, g, b);
  }
#endif
  vga_timing_start(); // start pixel clock
 8000cac:	f001 f8b2 	bl	8001e14 <vga_timing_start>
  sync_to_vsync();
 8000cb0:	f001 f9f2 	bl	8002098 <sync_to_vsync>
  /* USER CODE BEGIN WHILE */
  while (1)
  {


	  if (t5_cnt + margin >= activeFstart && t5_cnt < TIM5->ARR)
 8000cb4:	4b08      	ldr	r3, [pc, #32]	@ (8000cd8 <main+0x80>)
 8000cb6:	681a      	ldr	r2, [r3, #0]
 8000cb8:	4b08      	ldr	r3, [pc, #32]	@ (8000cdc <main+0x84>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	441a      	add	r2, r3
 8000cbe:	4b08      	ldr	r3, [pc, #32]	@ (8000ce0 <main+0x88>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d3f6      	bcc.n	8000cb4 <main+0x5c>
 8000cc6:	4b07      	ldr	r3, [pc, #28]	@ (8000ce4 <main+0x8c>)
 8000cc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000cca:	4b03      	ldr	r3, [pc, #12]	@ (8000cd8 <main+0x80>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	429a      	cmp	r2, r3
 8000cd0:	d9f0      	bls.n	8000cb4 <main+0x5c>
	  {
	      // We're close enough to active: start servicing lines
	      video_line_step();
 8000cd2:	f001 fac3 	bl	800225c <video_line_step>
	  if (t5_cnt + margin >= activeFstart && t5_cnt < TIM5->ARR)
 8000cd6:	e7ed      	b.n	8000cb4 <main+0x5c>
 8000cd8:	2000ccb0 	.word	0x2000ccb0
 8000cdc:	2000ccc0 	.word	0x2000ccc0
 8000ce0:	2000ccb4 	.word	0x2000ccb4
 8000ce4:	40000c00 	.word	0x40000c00

08000ce8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
 8000cec:	2002      	movs	r0, #2
 8000cee:	f7ff fcfb 	bl	80006e8 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_2)
 8000cf2:	bf00      	nop
 8000cf4:	f7ff fd0c 	bl	8000710 <LL_FLASH_GetLatency>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	2b02      	cmp	r3, #2
 8000cfc:	d1fa      	bne.n	8000cf4 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE2);
 8000cfe:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8000d02:	f7ff fd13 	bl	800072c <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_HSE_Enable();
 8000d06:	f7ff fba5 	bl	8000454 <LL_RCC_HSE_Enable>

   /* Wait till HSE is ready */
  while(LL_RCC_HSE_IsReady() != 1)
 8000d0a:	bf00      	nop
 8000d0c:	f7ff fbb2 	bl	8000474 <LL_RCC_HSE_IsReady>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2b01      	cmp	r3, #1
 8000d14:	d1fa      	bne.n	8000d0c <SystemClock_Config+0x24>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_25, 336, LL_RCC_PLLP_DIV_4);
 8000d16:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000d1a:	f44f 72a8 	mov.w	r2, #336	@ 0x150
 8000d1e:	2119      	movs	r1, #25
 8000d20:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 8000d24:	f7ff fc52 	bl	80005cc <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_ConfigDomain_48M(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_25, 336, LL_RCC_PLLQ_DIV_7);
 8000d28:	f04f 63e0 	mov.w	r3, #117440512	@ 0x7000000
 8000d2c:	f44f 72a8 	mov.w	r2, #336	@ 0x150
 8000d30:	2119      	movs	r1, #25
 8000d32:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 8000d36:	f7ff fc6f 	bl	8000618 <LL_RCC_PLL_ConfigDomain_48M>
  LL_RCC_PLL_Enable();
 8000d3a:	f7ff fc23 	bl	8000584 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8000d3e:	bf00      	nop
 8000d40:	f7ff fc30 	bl	80005a4 <LL_RCC_PLL_IsReady>
 8000d44:	4603      	mov	r3, r0
 8000d46:	2b01      	cmp	r3, #1
 8000d48:	d1fa      	bne.n	8000d40 <SystemClock_Config+0x58>
  {

  }
  while (LL_PWR_IsActiveFlag_VOS() == 0)
 8000d4a:	bf00      	nop
 8000d4c:	f7ff fd02 	bl	8000754 <LL_PWR_IsActiveFlag_VOS>
 8000d50:	4603      	mov	r3, r0
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d0fa      	beq.n	8000d4c <SystemClock_Config+0x64>
  {
  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000d56:	2000      	movs	r0, #0
 8000d58:	f7ff fbc2 	bl	80004e0 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 8000d5c:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8000d60:	f7ff fbd2 	bl	8000508 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8000d64:	2000      	movs	r0, #0
 8000d66:	f7ff fbe3 	bl	8000530 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8000d6a:	2002      	movs	r0, #2
 8000d6c:	f7ff fb96 	bl	800049c <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8000d70:	bf00      	nop
 8000d72:	f7ff fba7 	bl	80004c4 <LL_RCC_GetSysClkSource>
 8000d76:	4603      	mov	r3, r0
 8000d78:	2b08      	cmp	r3, #8
 8000d7a:	d1fa      	bne.n	8000d72 <SystemClock_Config+0x8a>
  {

  }
  LL_SetSystemCoreClock(84000000);
 8000d7c:	4807      	ldr	r0, [pc, #28]	@ (8000d9c <SystemClock_Config+0xb4>)
 8000d7e:	f005 feb1 	bl	8006ae4 <LL_SetSystemCoreClock>

   /* Update the time base */
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 8000d82:	200f      	movs	r0, #15
 8000d84:	f001 fcd2 	bl	800272c <HAL_InitTick>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d001      	beq.n	8000d92 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000d8e:	f000 fecb 	bl	8001b28 <Error_Handler>
  }
  LL_RCC_SetTIMPrescaler(LL_RCC_TIM_PRESCALER_TWICE);
 8000d92:	2000      	movs	r0, #0
 8000d94:	f7ff fbe0 	bl	8000558 <LL_RCC_SetTIMPrescaler>
}
 8000d98:	bf00      	nop
 8000d9a:	bd80      	pop	{r7, pc}
 8000d9c:	0501bd00 	.word	0x0501bd00

08000da0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b090      	sub	sp, #64	@ 0x40
 8000da4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8000da6:	f107 0318 	add.w	r3, r7, #24
 8000daa:	2228      	movs	r2, #40	@ 0x28
 8000dac:	2100      	movs	r1, #0
 8000dae:	4618      	mov	r0, r3
 8000db0:	f007 fde8 	bl	8008984 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000db4:	463b      	mov	r3, r7
 8000db6:	2200      	movs	r2, #0
 8000db8:	601a      	str	r2, [r3, #0]
 8000dba:	605a      	str	r2, [r3, #4]
 8000dbc:	609a      	str	r2, [r3, #8]
 8000dbe:	60da      	str	r2, [r3, #12]
 8000dc0:	611a      	str	r2, [r3, #16]
 8000dc2:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8000dc4:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8000dc8:	f7ff fc76 	bl	80006b8 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8000dcc:	2002      	movs	r0, #2
 8000dce:	f7ff fc43 	bl	8000658 <LL_AHB1_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PB3   ------> SPI1_SCK
  PB4   ------> SPI1_MISO
  PB5   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3|LL_GPIO_PIN_4|LL_GPIO_PIN_5;
 8000dd2:	2338      	movs	r3, #56	@ 0x38
 8000dd4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000dd6:	2302      	movs	r3, #2
 8000dd8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000dda:	2303      	movs	r3, #3
 8000ddc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000dde:	2300      	movs	r3, #0
 8000de0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000de2:	2300      	movs	r3, #0
 8000de4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8000de6:	2305      	movs	r3, #5
 8000de8:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dea:	463b      	mov	r3, r7
 8000dec:	4619      	mov	r1, r3
 8000dee:	4815      	ldr	r0, [pc, #84]	@ (8000e44 <MX_SPI1_Init+0xa4>)
 8000df0:	f004 f9fe 	bl	80051f0 <LL_GPIO_Init>

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8000df4:	2300      	movs	r3, #0
 8000df6:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8000df8:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8000dfc:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 8000e02:	2300      	movs	r3, #0
 8000e04:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 8000e06:	2300      	movs	r3, #0
 8000e08:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8000e0a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV2;
 8000e10:	2300      	movs	r3, #0
 8000e12:	633b      	str	r3, [r7, #48]	@ 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8000e14:	2300      	movs	r3, #0
 8000e16:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 10;
 8000e1c:	230a      	movs	r3, #10
 8000e1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8000e20:	f107 0318 	add.w	r3, r7, #24
 8000e24:	4619      	mov	r1, r3
 8000e26:	4808      	ldr	r0, [pc, #32]	@ (8000e48 <MX_SPI1_Init+0xa8>)
 8000e28:	f004 faa3 	bl	8005372 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8000e2c:	2100      	movs	r1, #0
 8000e2e:	4806      	ldr	r0, [pc, #24]	@ (8000e48 <MX_SPI1_Init+0xa8>)
 8000e30:	f7ff fcb4 	bl	800079c <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI1_Init 2 */
  LL_SPI_Enable(SPI1);
 8000e34:	4804      	ldr	r0, [pc, #16]	@ (8000e48 <MX_SPI1_Init+0xa8>)
 8000e36:	f7ff fca1 	bl	800077c <LL_SPI_Enable>
  /* USER CODE END SPI1_Init 2 */

}
 8000e3a:	bf00      	nop
 8000e3c:	3740      	adds	r7, #64	@ 0x40
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	40020400 	.word	0x40020400
 8000e48:	40013000 	.word	0x40013000

08000e4c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b090      	sub	sp, #64	@ 0x40
 8000e50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8000e52:	f107 0318 	add.w	r3, r7, #24
 8000e56:	2228      	movs	r2, #40	@ 0x28
 8000e58:	2100      	movs	r1, #0
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	f007 fd92 	bl	8008984 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e60:	463b      	mov	r3, r7
 8000e62:	2200      	movs	r2, #0
 8000e64:	601a      	str	r2, [r3, #0]
 8000e66:	605a      	str	r2, [r3, #4]
 8000e68:	609a      	str	r2, [r3, #8]
 8000e6a:	60da      	str	r2, [r3, #12]
 8000e6c:	611a      	str	r2, [r3, #16]
 8000e6e:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8000e70:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8000e74:	f7ff fc08 	bl	8000688 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8000e78:	2002      	movs	r0, #2
 8000e7a:	f7ff fbed 	bl	8000658 <LL_AHB1_GRP1_EnableClock>
  /**SPI2 GPIO Configuration
  PB13   ------> SPI2_SCK
  PB14   ------> SPI2_MISO
  PB15   ------> SPI2_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 8000e7e:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8000e82:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000e84:	2302      	movs	r3, #2
 8000e86:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000e88:	2303      	movs	r3, #3
 8000e8a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000e90:	2300      	movs	r3, #0
 8000e92:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8000e94:	2305      	movs	r3, #5
 8000e96:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e98:	463b      	mov	r3, r7
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	4813      	ldr	r0, [pc, #76]	@ (8000eec <MX_SPI2_Init+0xa0>)
 8000e9e:	f004 f9a7 	bl	80051f0 <LL_GPIO_Init>

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8000ea6:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8000eaa:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8000eac:	2300      	movs	r3, #0
 8000eae:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8000eb8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000ebc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV64;
 8000ebe:	2328      	movs	r3, #40	@ 0x28
 8000ec0:	633b      	str	r3, [r7, #48]	@ 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 10;
 8000eca:	230a      	movs	r3, #10
 8000ecc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8000ece:	f107 0318 	add.w	r3, r7, #24
 8000ed2:	4619      	mov	r1, r3
 8000ed4:	4806      	ldr	r0, [pc, #24]	@ (8000ef0 <MX_SPI2_Init+0xa4>)
 8000ed6:	f004 fa4c 	bl	8005372 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 8000eda:	2100      	movs	r1, #0
 8000edc:	4804      	ldr	r0, [pc, #16]	@ (8000ef0 <MX_SPI2_Init+0xa4>)
 8000ede:	f7ff fc5d 	bl	800079c <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000ee2:	bf00      	nop
 8000ee4:	3740      	adds	r7, #64	@ 0x40
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	40020400 	.word	0x40020400
 8000ef0:	40003800 	.word	0x40003800

08000ef4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b08c      	sub	sp, #48	@ 0x30
 8000ef8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8000efa:	f107 031c 	add.w	r3, r7, #28
 8000efe:	2200      	movs	r2, #0
 8000f00:	601a      	str	r2, [r3, #0]
 8000f02:	605a      	str	r2, [r3, #4]
 8000f04:	609a      	str	r2, [r3, #8]
 8000f06:	60da      	str	r2, [r3, #12]
 8000f08:	611a      	str	r2, [r3, #16]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f0a:	1d3b      	adds	r3, r7, #4
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	601a      	str	r2, [r3, #0]
 8000f10:	605a      	str	r2, [r3, #4]
 8000f12:	609a      	str	r2, [r3, #8]
 8000f14:	60da      	str	r2, [r3, #12]
 8000f16:	611a      	str	r2, [r3, #16]
 8000f18:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1);
 8000f1a:	2001      	movs	r0, #1
 8000f1c:	f7ff fbcc 	bl	80006b8 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000f20:	2001      	movs	r0, #1
 8000f22:	f7ff fb99 	bl	8000658 <LL_AHB1_GRP1_EnableClock>
  /**TIM1 GPIO Configuration
  PA8   ------> TIM1_CH1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 8000f26:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f2a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000f2c:	2302      	movs	r3, #2
 8000f2e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000f30:	2300      	movs	r3, #0
 8000f32:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000f34:	2300      	movs	r3, #0
 8000f36:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8000f3c:	2301      	movs	r3, #1
 8000f3e:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f40:	1d3b      	adds	r3, r7, #4
 8000f42:	4619      	mov	r1, r3
 8000f44:	483b      	ldr	r0, [pc, #236]	@ (8001034 <MX_TIM1_Init+0x140>)
 8000f46:	f004 f953 	bl	80051f0 <LL_GPIO_Init>

  /* TIM1 DMA Init */

  /* TIM1_UP Init */
  LL_DMA_SetChannelSelection(DMA2, LL_DMA_STREAM_5, LL_DMA_CHANNEL_6);
 8000f4a:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 8000f4e:	2105      	movs	r1, #5
 8000f50:	4839      	ldr	r0, [pc, #228]	@ (8001038 <MX_TIM1_Init+0x144>)
 8000f52:	f7ff fa3b 	bl	80003cc <LL_DMA_SetChannelSelection>

  LL_DMA_SetDataTransferDirection(DMA2, LL_DMA_STREAM_5, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8000f56:	2240      	movs	r2, #64	@ 0x40
 8000f58:	2105      	movs	r1, #5
 8000f5a:	4837      	ldr	r0, [pc, #220]	@ (8001038 <MX_TIM1_Init+0x144>)
 8000f5c:	f7ff f93a 	bl	80001d4 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA2, LL_DMA_STREAM_5, LL_DMA_PRIORITY_VERYHIGH);
 8000f60:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000f64:	2105      	movs	r1, #5
 8000f66:	4834      	ldr	r0, [pc, #208]	@ (8001038 <MX_TIM1_Init+0x144>)
 8000f68:	f7ff fa0c 	bl	8000384 <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA2, LL_DMA_STREAM_5, LL_DMA_MODE_NORMAL);
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	2105      	movs	r1, #5
 8000f70:	4831      	ldr	r0, [pc, #196]	@ (8001038 <MX_TIM1_Init+0x144>)
 8000f72:	f7ff f953 	bl	800021c <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA2, LL_DMA_STREAM_5, LL_DMA_PERIPH_NOINCREMENT);
 8000f76:	2200      	movs	r2, #0
 8000f78:	2105      	movs	r1, #5
 8000f7a:	482f      	ldr	r0, [pc, #188]	@ (8001038 <MX_TIM1_Init+0x144>)
 8000f7c:	f7ff f972 	bl	8000264 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA2, LL_DMA_STREAM_5, LL_DMA_MEMORY_INCREMENT);
 8000f80:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f84:	2105      	movs	r1, #5
 8000f86:	482c      	ldr	r0, [pc, #176]	@ (8001038 <MX_TIM1_Init+0x144>)
 8000f88:	f7ff f990 	bl	80002ac <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA2, LL_DMA_STREAM_5, LL_DMA_PDATAALIGN_WORD);
 8000f8c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000f90:	2105      	movs	r1, #5
 8000f92:	4829      	ldr	r0, [pc, #164]	@ (8001038 <MX_TIM1_Init+0x144>)
 8000f94:	f7ff f9ae 	bl	80002f4 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA2, LL_DMA_STREAM_5, LL_DMA_MDATAALIGN_WORD);
 8000f98:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000f9c:	2105      	movs	r1, #5
 8000f9e:	4826      	ldr	r0, [pc, #152]	@ (8001038 <MX_TIM1_Init+0x144>)
 8000fa0:	f7ff f9cc 	bl	800033c <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA2, LL_DMA_STREAM_5);
 8000fa4:	2105      	movs	r1, #5
 8000fa6:	4824      	ldr	r0, [pc, #144]	@ (8001038 <MX_TIM1_Init+0x144>)
 8000fa8:	f7ff fa34 	bl	8000414 <LL_DMA_DisableFifoMode>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 8000fac:	2300      	movs	r3, #0
 8000fae:	83bb      	strh	r3, [r7, #28]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	623b      	str	r3, [r7, #32]
  TIM_InitStruct.Autoreload = 9;
 8000fb4:	2309      	movs	r3, #9
 8000fb6:	627b      	str	r3, [r7, #36]	@ 0x24
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	62bb      	str	r3, [r7, #40]	@ 0x28
  TIM_InitStruct.RepetitionCounter = 0;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 8000fc0:	f107 031c 	add.w	r3, r7, #28
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	481d      	ldr	r0, [pc, #116]	@ (800103c <MX_TIM1_Init+0x148>)
 8000fc8:	f004 fa98 	bl	80054fc <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM1);
 8000fcc:	481b      	ldr	r0, [pc, #108]	@ (800103c <MX_TIM1_Init+0x148>)
 8000fce:	f7ff fc1b 	bl	8000808 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM1, LL_TIM_CLOCKSOURCE_INTERNAL);
 8000fd2:	2100      	movs	r1, #0
 8000fd4:	4819      	ldr	r0, [pc, #100]	@ (800103c <MX_TIM1_Init+0x148>)
 8000fd6:	f7ff fd55 	bl	8000a84 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerInput(TIM1, LL_TIM_TS_TI1FP1);
 8000fda:	2150      	movs	r1, #80	@ 0x50
 8000fdc:	4817      	ldr	r0, [pc, #92]	@ (800103c <MX_TIM1_Init+0x148>)
 8000fde:	f7ff fd8c 	bl	8000afa <LL_TIM_SetTriggerInput>
  LL_TIM_SetSlaveMode(TIM1, LL_TIM_SLAVEMODE_GATED);
 8000fe2:	2105      	movs	r1, #5
 8000fe4:	4815      	ldr	r0, [pc, #84]	@ (800103c <MX_TIM1_Init+0x148>)
 8000fe6:	f7ff fd75 	bl	8000ad4 <LL_TIM_SetSlaveMode>
  LL_TIM_IC_SetFilter(TIM1, LL_TIM_CHANNEL_CH1, LL_TIM_IC_FILTER_FDIV1);
 8000fea:	2200      	movs	r2, #0
 8000fec:	2101      	movs	r1, #1
 8000fee:	4813      	ldr	r0, [pc, #76]	@ (800103c <MX_TIM1_Init+0x148>)
 8000ff0:	f7ff fcb6 	bl	8000960 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM1, LL_TIM_CHANNEL_CH1, LL_TIM_IC_POLARITY_FALLING);
 8000ff4:	2202      	movs	r2, #2
 8000ff6:	2101      	movs	r1, #1
 8000ff8:	4810      	ldr	r0, [pc, #64]	@ (800103c <MX_TIM1_Init+0x148>)
 8000ffa:	f7ff fcff 	bl	80009fc <LL_TIM_IC_SetPolarity>
  LL_TIM_DisableIT_TRIG(TIM1);
 8000ffe:	480f      	ldr	r0, [pc, #60]	@ (800103c <MX_TIM1_Init+0x148>)
 8001000:	f7ff fdbe 	bl	8000b80 <LL_TIM_DisableIT_TRIG>
  LL_TIM_DisableDMAReq_TRIG(TIM1);
 8001004:	480d      	ldr	r0, [pc, #52]	@ (800103c <MX_TIM1_Init+0x148>)
 8001006:	f7ff fddb 	bl	8000bc0 <LL_TIM_DisableDMAReq_TRIG>
  LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_UPDATE);
 800100a:	2120      	movs	r1, #32
 800100c:	480b      	ldr	r0, [pc, #44]	@ (800103c <MX_TIM1_Init+0x148>)
 800100e:	f7ff fd4e 	bl	8000aae <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM1);
 8001012:	480a      	ldr	r0, [pc, #40]	@ (800103c <MX_TIM1_Init+0x148>)
 8001014:	f7ff fd84 	bl	8000b20 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM1_Init 2 */
  LL_TIM_EnableCounter(TIM1);
 8001018:	4808      	ldr	r0, [pc, #32]	@ (800103c <MX_TIM1_Init+0x148>)
 800101a:	f7ff fbd2 	bl	80007c2 <LL_TIM_EnableCounter>
  //LL_TIM_CC_EnableChannel(TIM1, LL_TIM_CHANNEL_CH2);
  LL_TIM_EnableAllOutputs(TIM1);
 800101e:	4807      	ldr	r0, [pc, #28]	@ (800103c <MX_TIM1_Init+0x148>)
 8001020:	f7ff fd8e 	bl	8000b40 <LL_TIM_EnableAllOutputs>
  LL_TIM_EnableDMAReq_UPDATE(TIM1);
 8001024:	4805      	ldr	r0, [pc, #20]	@ (800103c <MX_TIM1_Init+0x148>)
 8001026:	f7ff fdbb 	bl	8000ba0 <LL_TIM_EnableDMAReq_UPDATE>

  /* USER CODE END TIM1_Init 2 */

}
 800102a:	bf00      	nop
 800102c:	3730      	adds	r7, #48	@ 0x30
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	40020000 	.word	0x40020000
 8001038:	40026400 	.word	0x40026400
 800103c:	40010000 	.word	0x40010000

08001040 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b094      	sub	sp, #80	@ 0x50
 8001044:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001046:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800104a:	2200      	movs	r2, #0
 800104c:	601a      	str	r2, [r3, #0]
 800104e:	605a      	str	r2, [r3, #4]
 8001050:	609a      	str	r2, [r3, #8]
 8001052:	60da      	str	r2, [r3, #12]
 8001054:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8001056:	f107 031c 	add.w	r3, r7, #28
 800105a:	2220      	movs	r2, #32
 800105c:	2100      	movs	r1, #0
 800105e:	4618      	mov	r0, r3
 8001060:	f007 fc90 	bl	8008984 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001064:	1d3b      	adds	r3, r7, #4
 8001066:	2200      	movs	r2, #0
 8001068:	601a      	str	r2, [r3, #0]
 800106a:	605a      	str	r2, [r3, #4]
 800106c:	609a      	str	r2, [r3, #8]
 800106e:	60da      	str	r2, [r3, #12]
 8001070:	611a      	str	r2, [r3, #16]
 8001072:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8001074:	2001      	movs	r0, #1
 8001076:	f7ff fb07 	bl	8000688 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 800107a:	2300      	movs	r3, #0
 800107c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800107e:	2300      	movs	r3, #0
 8001080:	643b      	str	r3, [r7, #64]	@ 0x40
  TIM_InitStruct.Autoreload = 524;
 8001082:	f44f 7303 	mov.w	r3, #524	@ 0x20c
 8001086:	647b      	str	r3, [r7, #68]	@ 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001088:	2300      	movs	r3, #0
 800108a:	64bb      	str	r3, [r7, #72]	@ 0x48
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 800108c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001090:	4619      	mov	r1, r3
 8001092:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8001096:	f004 fa31 	bl	80054fc <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM2);
 800109a:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 800109e:	f7ff fbb3 	bl	8000808 <LL_TIM_DisableARRPreload>
  LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH3);
 80010a2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80010a6:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80010aa:	f7ff fc15 	bl	80008d8 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80010ae:	2360      	movs	r3, #96	@ 0x60
 80010b0:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80010b2:	2300      	movs	r3, #0
 80010b4:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80010b6:	2300      	movs	r3, #0
 80010b8:	627b      	str	r3, [r7, #36]	@ 0x24
  TIM_OC_InitStruct.CompareValue = 2;
 80010ba:	2302      	movs	r3, #2
 80010bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_LOW;
 80010be:	2302      	movs	r3, #2
 80010c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 80010c2:	f107 031c 	add.w	r3, r7, #28
 80010c6:	461a      	mov	r2, r3
 80010c8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80010cc:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80010d0:	f004 fa8e 	bl	80055f0 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH3);
 80010d4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80010d8:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80010dc:	f7ff fbb6 	bl	800084c <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerInput(TIM2, LL_TIM_TS_ITR3);
 80010e0:	2130      	movs	r1, #48	@ 0x30
 80010e2:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80010e6:	f7ff fd08 	bl	8000afa <LL_TIM_SetTriggerInput>
  LL_TIM_SetClockSource(TIM2, LL_TIM_CLOCKSOURCE_EXT_MODE1);
 80010ea:	2107      	movs	r1, #7
 80010ec:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80010f0:	f7ff fcc8 	bl	8000a84 <LL_TIM_SetClockSource>
  LL_TIM_DisableIT_TRIG(TIM2);
 80010f4:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80010f8:	f7ff fd42 	bl	8000b80 <LL_TIM_DisableIT_TRIG>
  LL_TIM_DisableDMAReq_TRIG(TIM2);
 80010fc:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8001100:	f7ff fd5e 	bl	8000bc0 <LL_TIM_DisableDMAReq_TRIG>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_UPDATE);
 8001104:	2120      	movs	r1, #32
 8001106:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 800110a:	f7ff fcd0 	bl	8000aae <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 800110e:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8001112:	f7ff fd05 	bl	8000b20 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM2_Init 2 */
  LL_TIM_CC_EnableChannel(TIM2, LL_TIM_CHANNEL_CH3);
 8001116:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800111a:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 800111e:	f7ff fb83 	bl	8000828 <LL_TIM_CC_EnableChannel>
  LL_TIM_EnableCounter(TIM2);
 8001122:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8001126:	f7ff fb4c 	bl	80007c2 <LL_TIM_EnableCounter>


  /* USER CODE END TIM2_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800112a:	2002      	movs	r0, #2
 800112c:	f7ff fa94 	bl	8000658 <LL_AHB1_GRP1_EnableClock>
  /**TIM2 GPIO Configuration
  PB10   ------> TIM2_CH3
  */
  GPIO_InitStruct.Pin = VSYNC_Pin;
 8001130:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001134:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001136:	2302      	movs	r3, #2
 8001138:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800113a:	2300      	movs	r3, #0
 800113c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800113e:	2300      	movs	r3, #0
 8001140:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001142:	2300      	movs	r3, #0
 8001144:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8001146:	2301      	movs	r3, #1
 8001148:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(VSYNC_GPIO_Port, &GPIO_InitStruct);
 800114a:	1d3b      	adds	r3, r7, #4
 800114c:	4619      	mov	r1, r3
 800114e:	4803      	ldr	r0, [pc, #12]	@ (800115c <MX_TIM2_Init+0x11c>)
 8001150:	f004 f84e 	bl	80051f0 <LL_GPIO_Init>

}
 8001154:	bf00      	nop
 8001156:	3750      	adds	r7, #80	@ 0x50
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	40020400 	.word	0x40020400

08001160 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b094      	sub	sp, #80	@ 0x50
 8001164:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001166:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800116a:	2200      	movs	r2, #0
 800116c:	601a      	str	r2, [r3, #0]
 800116e:	605a      	str	r2, [r3, #4]
 8001170:	609a      	str	r2, [r3, #8]
 8001172:	60da      	str	r2, [r3, #12]
 8001174:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8001176:	f107 031c 	add.w	r3, r7, #28
 800117a:	2220      	movs	r2, #32
 800117c:	2100      	movs	r1, #0
 800117e:	4618      	mov	r0, r3
 8001180:	f007 fc00 	bl	8008984 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001184:	1d3b      	adds	r3, r7, #4
 8001186:	2200      	movs	r2, #0
 8001188:	601a      	str	r2, [r3, #0]
 800118a:	605a      	str	r2, [r3, #4]
 800118c:	609a      	str	r2, [r3, #8]
 800118e:	60da      	str	r2, [r3, #12]
 8001190:	611a      	str	r2, [r3, #16]
 8001192:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8001194:	2002      	movs	r0, #2
 8001196:	f7ff fa77 	bl	8000688 <LL_APB1_GRP1_EnableClock>

  //old arr 2580;
  //old ccr 480

  /* USER CODE END TIM3_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 800119a:	2300      	movs	r3, #0
 800119c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800119e:	2300      	movs	r3, #0
 80011a0:	643b      	str	r3, [r7, #64]	@ 0x40
  TIM_InitStruct.Autoreload = 2844;
 80011a2:	f640 331c 	movw	r3, #2844	@ 0xb1c
 80011a6:	647b      	str	r3, [r7, #68]	@ 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80011a8:	2300      	movs	r3, #0
 80011aa:	64bb      	str	r3, [r7, #72]	@ 0x48
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 80011ac:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80011b0:	4619      	mov	r1, r3
 80011b2:	4830      	ldr	r0, [pc, #192]	@ (8001274 <MX_TIM3_Init+0x114>)
 80011b4:	f004 f9a2 	bl	80054fc <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM3);
 80011b8:	482e      	ldr	r0, [pc, #184]	@ (8001274 <MX_TIM3_Init+0x114>)
 80011ba:	f7ff fb25 	bl	8000808 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 80011be:	2100      	movs	r1, #0
 80011c0:	482c      	ldr	r0, [pc, #176]	@ (8001274 <MX_TIM3_Init+0x114>)
 80011c2:	f7ff fc5f 	bl	8000a84 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH4);
 80011c6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80011ca:	482a      	ldr	r0, [pc, #168]	@ (8001274 <MX_TIM3_Init+0x114>)
 80011cc:	f7ff fb84 	bl	80008d8 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80011d0:	2360      	movs	r3, #96	@ 0x60
 80011d2:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80011d4:	2300      	movs	r3, #0
 80011d6:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80011d8:	2300      	movs	r3, #0
 80011da:	627b      	str	r3, [r7, #36]	@ 0x24
  TIM_OC_InitStruct.CompareValue = 262;
 80011dc:	f44f 7383 	mov.w	r3, #262	@ 0x106
 80011e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80011e2:	2300      	movs	r3, #0
 80011e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 80011e6:	f107 031c 	add.w	r3, r7, #28
 80011ea:	461a      	mov	r2, r3
 80011ec:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80011f0:	4820      	ldr	r0, [pc, #128]	@ (8001274 <MX_TIM3_Init+0x114>)
 80011f2:	f004 f9fd 	bl	80055f0 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH4);
 80011f6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80011fa:	481e      	ldr	r0, [pc, #120]	@ (8001274 <MX_TIM3_Init+0x114>)
 80011fc:	f7ff fb26 	bl	800084c <LL_TIM_OC_DisableFast>
  LL_TIM_SetOnePulseMode(TIM3, LL_TIM_ONEPULSEMODE_SINGLE);
 8001200:	2108      	movs	r1, #8
 8001202:	481c      	ldr	r0, [pc, #112]	@ (8001274 <MX_TIM3_Init+0x114>)
 8001204:	f7ff faed 	bl	80007e2 <LL_TIM_SetOnePulseMode>
  LL_TIM_SetTriggerInput(TIM3, LL_TIM_TS_ITR3);
 8001208:	2130      	movs	r1, #48	@ 0x30
 800120a:	481a      	ldr	r0, [pc, #104]	@ (8001274 <MX_TIM3_Init+0x114>)
 800120c:	f7ff fc75 	bl	8000afa <LL_TIM_SetTriggerInput>
  LL_TIM_SetSlaveMode(TIM3, LL_TIM_SLAVEMODE_TRIGGER);
 8001210:	2106      	movs	r1, #6
 8001212:	4818      	ldr	r0, [pc, #96]	@ (8001274 <MX_TIM3_Init+0x114>)
 8001214:	f7ff fc5e 	bl	8000ad4 <LL_TIM_SetSlaveMode>
  LL_TIM_DisableIT_TRIG(TIM3);
 8001218:	4816      	ldr	r0, [pc, #88]	@ (8001274 <MX_TIM3_Init+0x114>)
 800121a:	f7ff fcb1 	bl	8000b80 <LL_TIM_DisableIT_TRIG>
  LL_TIM_DisableDMAReq_TRIG(TIM3);
 800121e:	4815      	ldr	r0, [pc, #84]	@ (8001274 <MX_TIM3_Init+0x114>)
 8001220:	f7ff fcce 	bl	8000bc0 <LL_TIM_DisableDMAReq_TRIG>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8001224:	2100      	movs	r1, #0
 8001226:	4813      	ldr	r0, [pc, #76]	@ (8001274 <MX_TIM3_Init+0x114>)
 8001228:	f7ff fc41 	bl	8000aae <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 800122c:	4811      	ldr	r0, [pc, #68]	@ (8001274 <MX_TIM3_Init+0x114>)
 800122e:	f7ff fc77 	bl	8000b20 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */

  LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8001232:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001236:	480f      	ldr	r0, [pc, #60]	@ (8001274 <MX_TIM3_Init+0x114>)
 8001238:	f7ff faf6 	bl	8000828 <LL_TIM_CC_EnableChannel>
  LL_TIM_EnableCounter(TIM3);
 800123c:	480d      	ldr	r0, [pc, #52]	@ (8001274 <MX_TIM3_Init+0x114>)
 800123e:	f7ff fac0 	bl	80007c2 <LL_TIM_EnableCounter>
  /* USER CODE END TIM3_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001242:	2002      	movs	r0, #2
 8001244:	f7ff fa08 	bl	8000658 <LL_AHB1_GRP1_EnableClock>
  /**TIM3 GPIO Configuration
  PB1   ------> TIM3_CH4
  */
  GPIO_InitStruct.Pin = H_BLANK_Pin;
 8001248:	2302      	movs	r3, #2
 800124a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800124c:	2302      	movs	r3, #2
 800124e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001250:	2300      	movs	r3, #0
 8001252:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001254:	2300      	movs	r3, #0
 8001256:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001258:	2300      	movs	r3, #0
 800125a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 800125c:	2302      	movs	r3, #2
 800125e:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(H_BLANK_GPIO_Port, &GPIO_InitStruct);
 8001260:	1d3b      	adds	r3, r7, #4
 8001262:	4619      	mov	r1, r3
 8001264:	4804      	ldr	r0, [pc, #16]	@ (8001278 <MX_TIM3_Init+0x118>)
 8001266:	f003 ffc3 	bl	80051f0 <LL_GPIO_Init>

}
 800126a:	bf00      	nop
 800126c:	3750      	adds	r7, #80	@ 0x50
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	40000400 	.word	0x40000400
 8001278:	40020400 	.word	0x40020400

0800127c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b094      	sub	sp, #80	@ 0x50
 8001280:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001282:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001286:	2200      	movs	r2, #0
 8001288:	601a      	str	r2, [r3, #0]
 800128a:	605a      	str	r2, [r3, #4]
 800128c:	609a      	str	r2, [r3, #8]
 800128e:	60da      	str	r2, [r3, #12]
 8001290:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8001292:	f107 031c 	add.w	r3, r7, #28
 8001296:	2220      	movs	r2, #32
 8001298:	2100      	movs	r1, #0
 800129a:	4618      	mov	r0, r3
 800129c:	f007 fb72 	bl	8008984 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a0:	1d3b      	adds	r3, r7, #4
 80012a2:	2200      	movs	r2, #0
 80012a4:	601a      	str	r2, [r3, #0]
 80012a6:	605a      	str	r2, [r3, #4]
 80012a8:	609a      	str	r2, [r3, #8]
 80012aa:	60da      	str	r2, [r3, #12]
 80012ac:	611a      	str	r2, [r3, #16]
 80012ae:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 80012b0:	2004      	movs	r0, #4
 80012b2:	f7ff f9e9 	bl	8000688 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 80012b6:	2300      	movs	r3, #0
 80012b8:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80012ba:	2300      	movs	r3, #0
 80012bc:	643b      	str	r3, [r7, #64]	@ 0x40
  TIM_InitStruct.Autoreload = 2666;
 80012be:	f640 236a 	movw	r3, #2666	@ 0xa6a
 80012c2:	647b      	str	r3, [r7, #68]	@ 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80012c4:	2300      	movs	r3, #0
 80012c6:	64bb      	str	r3, [r7, #72]	@ 0x48
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 80012c8:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80012cc:	4619      	mov	r1, r3
 80012ce:	4827      	ldr	r0, [pc, #156]	@ (800136c <MX_TIM4_Init+0xf0>)
 80012d0:	f004 f914 	bl	80054fc <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM4);
 80012d4:	4825      	ldr	r0, [pc, #148]	@ (800136c <MX_TIM4_Init+0xf0>)
 80012d6:	f7ff fa97 	bl	8000808 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM4, LL_TIM_CLOCKSOURCE_INTERNAL);
 80012da:	2100      	movs	r1, #0
 80012dc:	4823      	ldr	r0, [pc, #140]	@ (800136c <MX_TIM4_Init+0xf0>)
 80012de:	f7ff fbd1 	bl	8000a84 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM4, LL_TIM_CHANNEL_CH1);
 80012e2:	2101      	movs	r1, #1
 80012e4:	4821      	ldr	r0, [pc, #132]	@ (800136c <MX_TIM4_Init+0xf0>)
 80012e6:	f7ff faf7 	bl	80008d8 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80012ea:	2360      	movs	r3, #96	@ 0x60
 80012ec:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80012ee:	2300      	movs	r3, #0
 80012f0:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80012f2:	2300      	movs	r3, #0
 80012f4:	627b      	str	r3, [r7, #36]	@ 0x24
  TIM_OC_InitStruct.CompareValue = 160;
 80012f6:	23a0      	movs	r3, #160	@ 0xa0
 80012f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_LOW;
 80012fa:	2302      	movs	r3, #2
 80012fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 80012fe:	f107 031c 	add.w	r3, r7, #28
 8001302:	461a      	mov	r2, r3
 8001304:	2101      	movs	r1, #1
 8001306:	4819      	ldr	r0, [pc, #100]	@ (800136c <MX_TIM4_Init+0xf0>)
 8001308:	f004 f972 	bl	80055f0 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM4, LL_TIM_CHANNEL_CH1);
 800130c:	2101      	movs	r1, #1
 800130e:	4817      	ldr	r0, [pc, #92]	@ (800136c <MX_TIM4_Init+0xf0>)
 8001310:	f7ff fa9c 	bl	800084c <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_UPDATE);
 8001314:	2120      	movs	r1, #32
 8001316:	4815      	ldr	r0, [pc, #84]	@ (800136c <MX_TIM4_Init+0xf0>)
 8001318:	f7ff fbc9 	bl	8000aae <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM4);
 800131c:	4813      	ldr	r0, [pc, #76]	@ (800136c <MX_TIM4_Init+0xf0>)
 800131e:	f7ff fbff 	bl	8000b20 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM4_Init 2 */

  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_ENABLE;
 8001322:	2301      	movs	r3, #1
 8001324:	623b      	str	r3, [r7, #32]
  LL_TIM_EnableCounter(TIM4);
 8001326:	4811      	ldr	r0, [pc, #68]	@ (800136c <MX_TIM4_Init+0xf0>)
 8001328:	f7ff fa4b 	bl	80007c2 <LL_TIM_EnableCounter>
  LL_TIM_CC_EnableChannel(TIM4, LL_TIM_CHANNEL_CH1);
 800132c:	2101      	movs	r1, #1
 800132e:	480f      	ldr	r0, [pc, #60]	@ (800136c <MX_TIM4_Init+0xf0>)
 8001330:	f7ff fa7a 	bl	8000828 <LL_TIM_CC_EnableChannel>
  LL_TIM_EnableIT_UPDATE(TIM4);
 8001334:	480d      	ldr	r0, [pc, #52]	@ (800136c <MX_TIM4_Init+0xf0>)
 8001336:	f7ff fc13 	bl	8000b60 <LL_TIM_EnableIT_UPDATE>

  /* USER CODE END TIM4_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800133a:	2002      	movs	r0, #2
 800133c:	f7ff f98c 	bl	8000658 <LL_AHB1_GRP1_EnableClock>
  /**TIM4 GPIO Configuration
  PB6   ------> TIM4_CH1
  */
  GPIO_InitStruct.Pin = HSYNC_Pin;
 8001340:	2340      	movs	r3, #64	@ 0x40
 8001342:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001344:	2302      	movs	r3, #2
 8001346:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8001348:	2302      	movs	r3, #2
 800134a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800134c:	2300      	movs	r3, #0
 800134e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001350:	2300      	movs	r3, #0
 8001352:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8001354:	2302      	movs	r3, #2
 8001356:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(HSYNC_GPIO_Port, &GPIO_InitStruct);
 8001358:	1d3b      	adds	r3, r7, #4
 800135a:	4619      	mov	r1, r3
 800135c:	4804      	ldr	r0, [pc, #16]	@ (8001370 <MX_TIM4_Init+0xf4>)
 800135e:	f003 ff47 	bl	80051f0 <LL_GPIO_Init>

}
 8001362:	bf00      	nop
 8001364:	3750      	adds	r7, #80	@ 0x50
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	40000800 	.word	0x40000800
 8001370:	40020400 	.word	0x40020400

08001374 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b094      	sub	sp, #80	@ 0x50
 8001378:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800137a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800137e:	2200      	movs	r2, #0
 8001380:	601a      	str	r2, [r3, #0]
 8001382:	605a      	str	r2, [r3, #4]
 8001384:	609a      	str	r2, [r3, #8]
 8001386:	60da      	str	r2, [r3, #12]
 8001388:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 800138a:	f107 031c 	add.w	r3, r7, #28
 800138e:	2220      	movs	r2, #32
 8001390:	2100      	movs	r1, #0
 8001392:	4618      	mov	r0, r3
 8001394:	f007 faf6 	bl	8008984 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001398:	1d3b      	adds	r3, r7, #4
 800139a:	2200      	movs	r2, #0
 800139c:	601a      	str	r2, [r3, #0]
 800139e:	605a      	str	r2, [r3, #4]
 80013a0:	609a      	str	r2, [r3, #8]
 80013a2:	60da      	str	r2, [r3, #12]
 80013a4:	611a      	str	r2, [r3, #16]
 80013a6:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM5);
 80013a8:	2008      	movs	r0, #8
 80013aa:	f7ff f96d 	bl	8000688 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 80013ae:	2300      	movs	r3, #0
 80013b0:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80013b2:	2300      	movs	r3, #0
 80013b4:	643b      	str	r3, [r7, #64]	@ 0x40
  TIM_InitStruct.Autoreload = 1354700;
 80013b6:	4b31      	ldr	r3, [pc, #196]	@ (800147c <MX_TIM5_Init+0x108>)
 80013b8:	647b      	str	r3, [r7, #68]	@ 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80013ba:	2300      	movs	r3, #0
 80013bc:	64bb      	str	r3, [r7, #72]	@ 0x48
  LL_TIM_Init(TIM5, &TIM_InitStruct);
 80013be:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80013c2:	4619      	mov	r1, r3
 80013c4:	482e      	ldr	r0, [pc, #184]	@ (8001480 <MX_TIM5_Init+0x10c>)
 80013c6:	f004 f899 	bl	80054fc <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM5);
 80013ca:	482d      	ldr	r0, [pc, #180]	@ (8001480 <MX_TIM5_Init+0x10c>)
 80013cc:	f7ff fa1c 	bl	8000808 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM5, LL_TIM_CLOCKSOURCE_INTERNAL);
 80013d0:	2100      	movs	r1, #0
 80013d2:	482b      	ldr	r0, [pc, #172]	@ (8001480 <MX_TIM5_Init+0x10c>)
 80013d4:	f7ff fb56 	bl	8000a84 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM5, LL_TIM_CHANNEL_CH1);
 80013d8:	2101      	movs	r1, #1
 80013da:	4829      	ldr	r0, [pc, #164]	@ (8001480 <MX_TIM5_Init+0x10c>)
 80013dc:	f7ff fa7c 	bl	80008d8 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80013e0:	2360      	movs	r3, #96	@ 0x60
 80013e2:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80013e4:	2300      	movs	r3, #0
 80013e6:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80013e8:	2300      	movs	r3, #0
 80013ea:	627b      	str	r3, [r7, #36]	@ 0x24
  TIM_OC_InitStruct.CompareValue = 74700;
 80013ec:	4b25      	ldr	r3, [pc, #148]	@ (8001484 <MX_TIM5_Init+0x110>)
 80013ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80013f0:	2300      	movs	r3, #0
 80013f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LL_TIM_OC_Init(TIM5, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 80013f4:	f107 031c 	add.w	r3, r7, #28
 80013f8:	461a      	mov	r2, r3
 80013fa:	2101      	movs	r1, #1
 80013fc:	4820      	ldr	r0, [pc, #128]	@ (8001480 <MX_TIM5_Init+0x10c>)
 80013fe:	f004 f8f7 	bl	80055f0 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM5, LL_TIM_CHANNEL_CH1);
 8001402:	2101      	movs	r1, #1
 8001404:	481e      	ldr	r0, [pc, #120]	@ (8001480 <MX_TIM5_Init+0x10c>)
 8001406:	f7ff fa21 	bl	800084c <LL_TIM_OC_DisableFast>
  LL_TIM_SetOnePulseMode(TIM5, LL_TIM_ONEPULSEMODE_SINGLE);
 800140a:	2108      	movs	r1, #8
 800140c:	481c      	ldr	r0, [pc, #112]	@ (8001480 <MX_TIM5_Init+0x10c>)
 800140e:	f7ff f9e8 	bl	80007e2 <LL_TIM_SetOnePulseMode>
  LL_TIM_SetTriggerInput(TIM5, LL_TIM_TS_ITR0);
 8001412:	2100      	movs	r1, #0
 8001414:	481a      	ldr	r0, [pc, #104]	@ (8001480 <MX_TIM5_Init+0x10c>)
 8001416:	f7ff fb70 	bl	8000afa <LL_TIM_SetTriggerInput>
  LL_TIM_SetSlaveMode(TIM5, LL_TIM_SLAVEMODE_TRIGGER);
 800141a:	2106      	movs	r1, #6
 800141c:	4818      	ldr	r0, [pc, #96]	@ (8001480 <MX_TIM5_Init+0x10c>)
 800141e:	f7ff fb59 	bl	8000ad4 <LL_TIM_SetSlaveMode>
  LL_TIM_DisableIT_TRIG(TIM5);
 8001422:	4817      	ldr	r0, [pc, #92]	@ (8001480 <MX_TIM5_Init+0x10c>)
 8001424:	f7ff fbac 	bl	8000b80 <LL_TIM_DisableIT_TRIG>
  LL_TIM_DisableDMAReq_TRIG(TIM5);
 8001428:	4815      	ldr	r0, [pc, #84]	@ (8001480 <MX_TIM5_Init+0x10c>)
 800142a:	f7ff fbc9 	bl	8000bc0 <LL_TIM_DisableDMAReq_TRIG>
  LL_TIM_SetTriggerOutput(TIM5, LL_TIM_TRGO_RESET);
 800142e:	2100      	movs	r1, #0
 8001430:	4813      	ldr	r0, [pc, #76]	@ (8001480 <MX_TIM5_Init+0x10c>)
 8001432:	f7ff fb3c 	bl	8000aae <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM5);
 8001436:	4812      	ldr	r0, [pc, #72]	@ (8001480 <MX_TIM5_Init+0x10c>)
 8001438:	f7ff fb72 	bl	8000b20 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM5_Init 2 */

  LL_TIM_CC_EnableChannel(TIM5, LL_TIM_CHANNEL_CH1);
 800143c:	2101      	movs	r1, #1
 800143e:	4810      	ldr	r0, [pc, #64]	@ (8001480 <MX_TIM5_Init+0x10c>)
 8001440:	f7ff f9f2 	bl	8000828 <LL_TIM_CC_EnableChannel>
  LL_TIM_EnableCounter(TIM5);
 8001444:	480e      	ldr	r0, [pc, #56]	@ (8001480 <MX_TIM5_Init+0x10c>)
 8001446:	f7ff f9bc 	bl	80007c2 <LL_TIM_EnableCounter>

  /* USER CODE END TIM5_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800144a:	2001      	movs	r0, #1
 800144c:	f7ff f904 	bl	8000658 <LL_AHB1_GRP1_EnableClock>
  /**TIM5 GPIO Configuration
  PA0-WKUP   ------> TIM5_CH1
  */
  GPIO_InitStruct.Pin = V_BLANK_Pin;
 8001450:	2301      	movs	r3, #1
 8001452:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001454:	2302      	movs	r3, #2
 8001456:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001458:	2300      	movs	r3, #0
 800145a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800145c:	2300      	movs	r3, #0
 800145e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001460:	2300      	movs	r3, #0
 8001462:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8001464:	2302      	movs	r3, #2
 8001466:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(V_BLANK_GPIO_Port, &GPIO_InitStruct);
 8001468:	1d3b      	adds	r3, r7, #4
 800146a:	4619      	mov	r1, r3
 800146c:	4806      	ldr	r0, [pc, #24]	@ (8001488 <MX_TIM5_Init+0x114>)
 800146e:	f003 febf 	bl	80051f0 <LL_GPIO_Init>

}
 8001472:	bf00      	nop
 8001474:	3750      	adds	r7, #80	@ 0x50
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	0014abcc 	.word	0x0014abcc
 8001480:	40000c00 	.word	0x40000c00
 8001484:	000123cc 	.word	0x000123cc
 8001488:	40020000 	.word	0x40020000

0800148c <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b094      	sub	sp, #80	@ 0x50
 8001490:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001492:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001496:	2200      	movs	r2, #0
 8001498:	601a      	str	r2, [r3, #0]
 800149a:	605a      	str	r2, [r3, #4]
 800149c:	609a      	str	r2, [r3, #8]
 800149e:	60da      	str	r2, [r3, #12]
 80014a0:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 80014a2:	f107 031c 	add.w	r3, r7, #28
 80014a6:	2220      	movs	r2, #32
 80014a8:	2100      	movs	r1, #0
 80014aa:	4618      	mov	r0, r3
 80014ac:	f007 fa6a 	bl	8008984 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014b0:	1d3b      	adds	r3, r7, #4
 80014b2:	2200      	movs	r2, #0
 80014b4:	601a      	str	r2, [r3, #0]
 80014b6:	605a      	str	r2, [r3, #4]
 80014b8:	609a      	str	r2, [r3, #8]
 80014ba:	60da      	str	r2, [r3, #12]
 80014bc:	611a      	str	r2, [r3, #16]
 80014be:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM10);
 80014c0:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 80014c4:	f7ff f8f8 	bl	80006b8 <LL_APB2_GRP1_EnableClock>

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  TIM_InitStruct.Prescaler = 83;
 80014c8:	2353      	movs	r3, #83	@ 0x53
 80014ca:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80014cc:	2300      	movs	r3, #0
 80014ce:	643b      	str	r3, [r7, #64]	@ 0x40
  TIM_InitStruct.Autoreload = 16694;
 80014d0:	f244 1336 	movw	r3, #16694	@ 0x4136
 80014d4:	647b      	str	r3, [r7, #68]	@ 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80014d6:	2300      	movs	r3, #0
 80014d8:	64bb      	str	r3, [r7, #72]	@ 0x48
  LL_TIM_Init(TIM10, &TIM_InitStruct);
 80014da:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80014de:	4619      	mov	r1, r3
 80014e0:	481d      	ldr	r0, [pc, #116]	@ (8001558 <MX_TIM10_Init+0xcc>)
 80014e2:	f004 f80b 	bl	80054fc <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM10);
 80014e6:	481c      	ldr	r0, [pc, #112]	@ (8001558 <MX_TIM10_Init+0xcc>)
 80014e8:	f7ff f98e 	bl	8000808 <LL_TIM_DisableARRPreload>
  LL_TIM_OC_EnablePreload(TIM10, LL_TIM_CHANNEL_CH1);
 80014ec:	2101      	movs	r1, #1
 80014ee:	481a      	ldr	r0, [pc, #104]	@ (8001558 <MX_TIM10_Init+0xcc>)
 80014f0:	f7ff f9f2 	bl	80008d8 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80014f4:	2360      	movs	r3, #96	@ 0x60
 80014f6:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80014f8:	2300      	movs	r3, #0
 80014fa:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80014fc:	2300      	movs	r3, #0
 80014fe:	627b      	str	r3, [r7, #36]	@ 0x24
  TIM_OC_InitStruct.CompareValue = 63;
 8001500:	233f      	movs	r3, #63	@ 0x3f
 8001502:	62bb      	str	r3, [r7, #40]	@ 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_LOW;
 8001504:	2302      	movs	r3, #2
 8001506:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LL_TIM_OC_Init(TIM10, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8001508:	f107 031c 	add.w	r3, r7, #28
 800150c:	461a      	mov	r2, r3
 800150e:	2101      	movs	r1, #1
 8001510:	4811      	ldr	r0, [pc, #68]	@ (8001558 <MX_TIM10_Init+0xcc>)
 8001512:	f004 f86d 	bl	80055f0 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM10, LL_TIM_CHANNEL_CH1);
 8001516:	2101      	movs	r1, #1
 8001518:	480f      	ldr	r0, [pc, #60]	@ (8001558 <MX_TIM10_Init+0xcc>)
 800151a:	f7ff f997 	bl	800084c <LL_TIM_OC_DisableFast>
  /* USER CODE BEGIN TIM10_Init 2 */
  LL_TIM_EnableCounter(TIM10);
 800151e:	480e      	ldr	r0, [pc, #56]	@ (8001558 <MX_TIM10_Init+0xcc>)
 8001520:	f7ff f94f 	bl	80007c2 <LL_TIM_EnableCounter>
  /* USER CODE END TIM10_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001524:	2002      	movs	r0, #2
 8001526:	f7ff f897 	bl	8000658 <LL_AHB1_GRP1_EnableClock>
  /**TIM10 GPIO Configuration
  PB8   ------> TIM10_CH1
  */
  GPIO_InitStruct.Pin = VSYNCB8_Pin;
 800152a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800152e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001530:	2302      	movs	r3, #2
 8001532:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_MEDIUM;
 8001534:	2301      	movs	r3, #1
 8001536:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001538:	2300      	movs	r3, #0
 800153a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800153c:	2300      	movs	r3, #0
 800153e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_3;
 8001540:	2303      	movs	r3, #3
 8001542:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(VSYNCB8_GPIO_Port, &GPIO_InitStruct);
 8001544:	1d3b      	adds	r3, r7, #4
 8001546:	4619      	mov	r1, r3
 8001548:	4804      	ldr	r0, [pc, #16]	@ (800155c <MX_TIM10_Init+0xd0>)
 800154a:	f003 fe51 	bl	80051f0 <LL_GPIO_Init>

}
 800154e:	bf00      	nop
 8001550:	3750      	adds	r7, #80	@ 0x50
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	40014400 	.word	0x40014400
 800155c:	40020400 	.word	0x40020400

08001560 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b094      	sub	sp, #80	@ 0x50
 8001564:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001566:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800156a:	2200      	movs	r2, #0
 800156c:	601a      	str	r2, [r3, #0]
 800156e:	605a      	str	r2, [r3, #4]
 8001570:	609a      	str	r2, [r3, #8]
 8001572:	60da      	str	r2, [r3, #12]
 8001574:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8001576:	f107 031c 	add.w	r3, r7, #28
 800157a:	2220      	movs	r2, #32
 800157c:	2100      	movs	r1, #0
 800157e:	4618      	mov	r0, r3
 8001580:	f007 fa00 	bl	8008984 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001584:	1d3b      	adds	r3, r7, #4
 8001586:	2200      	movs	r2, #0
 8001588:	601a      	str	r2, [r3, #0]
 800158a:	605a      	str	r2, [r3, #4]
 800158c:	609a      	str	r2, [r3, #8]
 800158e:	60da      	str	r2, [r3, #12]
 8001590:	611a      	str	r2, [r3, #16]
 8001592:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM11);
 8001594:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8001598:	f7ff f88e 	bl	80006b8 <LL_APB2_GRP1_EnableClock>

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  TIM_InitStruct.Prescaler = 83;
 800159c:	2353      	movs	r3, #83	@ 0x53
 800159e:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80015a0:	2300      	movs	r3, #0
 80015a2:	643b      	str	r3, [r7, #64]	@ 0x40
  TIM_InitStruct.Autoreload = 200-LL_TIM_IC_FILTER_FDIV1_N2;
 80015a4:	4b20      	ldr	r3, [pc, #128]	@ (8001628 <MX_TIM11_Init+0xc8>)
 80015a6:	647b      	str	r3, [r7, #68]	@ 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80015a8:	2300      	movs	r3, #0
 80015aa:	64bb      	str	r3, [r7, #72]	@ 0x48
  LL_TIM_Init(TIM11, &TIM_InitStruct);
 80015ac:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80015b0:	4619      	mov	r1, r3
 80015b2:	481e      	ldr	r0, [pc, #120]	@ (800162c <MX_TIM11_Init+0xcc>)
 80015b4:	f003 ffa2 	bl	80054fc <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM11);
 80015b8:	481c      	ldr	r0, [pc, #112]	@ (800162c <MX_TIM11_Init+0xcc>)
 80015ba:	f7ff f925 	bl	8000808 <LL_TIM_DisableARRPreload>
  LL_TIM_OC_EnablePreload(TIM11, LL_TIM_CHANNEL_CH1);
 80015be:	2101      	movs	r1, #1
 80015c0:	481a      	ldr	r0, [pc, #104]	@ (800162c <MX_TIM11_Init+0xcc>)
 80015c2:	f7ff f989 	bl	80008d8 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80015c6:	2360      	movs	r3, #96	@ 0x60
 80015c8:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80015ca:	2300      	movs	r3, #0
 80015cc:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80015ce:	2300      	movs	r3, #0
 80015d0:	627b      	str	r3, [r7, #36]	@ 0x24
  TIM_OC_InitStruct.CompareValue = 100;
 80015d2:	2364      	movs	r3, #100	@ 0x64
 80015d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80015d6:	2300      	movs	r3, #0
 80015d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LL_TIM_OC_Init(TIM11, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 80015da:	f107 031c 	add.w	r3, r7, #28
 80015de:	461a      	mov	r2, r3
 80015e0:	2101      	movs	r1, #1
 80015e2:	4812      	ldr	r0, [pc, #72]	@ (800162c <MX_TIM11_Init+0xcc>)
 80015e4:	f004 f804 	bl	80055f0 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM11, LL_TIM_CHANNEL_CH1);
 80015e8:	2101      	movs	r1, #1
 80015ea:	4810      	ldr	r0, [pc, #64]	@ (800162c <MX_TIM11_Init+0xcc>)
 80015ec:	f7ff f92e 	bl	800084c <LL_TIM_OC_DisableFast>
  /* USER CODE BEGIN TIM11_Init 2 */
  LL_TIM_EnableCounter(TIM11);
 80015f0:	480e      	ldr	r0, [pc, #56]	@ (800162c <MX_TIM11_Init+0xcc>)
 80015f2:	f7ff f8e6 	bl	80007c2 <LL_TIM_EnableCounter>
  /* USER CODE END TIM11_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80015f6:	2002      	movs	r0, #2
 80015f8:	f7ff f82e 	bl	8000658 <LL_AHB1_GRP1_EnableClock>
  /**TIM11 GPIO Configuration
  PB9   ------> TIM11_CH1
  */
  GPIO_InitStruct.Pin = TIM11_CH1_AUDIO_BCK_Pin;
 80015fc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001600:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001602:	2302      	movs	r3, #2
 8001604:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8001606:	2302      	movs	r3, #2
 8001608:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800160a:	2300      	movs	r3, #0
 800160c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800160e:	2300      	movs	r3, #0
 8001610:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_3;
 8001612:	2303      	movs	r3, #3
 8001614:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(TIM11_CH1_AUDIO_BCK_GPIO_Port, &GPIO_InitStruct);
 8001616:	1d3b      	adds	r3, r7, #4
 8001618:	4619      	mov	r1, r3
 800161a:	4805      	ldr	r0, [pc, #20]	@ (8001630 <MX_TIM11_Init+0xd0>)
 800161c:	f003 fde8 	bl	80051f0 <LL_GPIO_Init>

}
 8001620:	bf00      	nop
 8001622:	3750      	adds	r7, #80	@ 0x50
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}
 8001628:	fff000c8 	.word	0xfff000c8
 800162c:	40014800 	.word	0x40014800
 8001630:	40020400 	.word	0x40020400

08001634 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA2);
 8001638:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 800163c:	f7ff f80c 	bl	8000658 <LL_AHB1_GRP1_EnableClock>

}
 8001640:	bf00      	nop
 8001642:	bd80      	pop	{r7, pc}

08001644 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b086      	sub	sp, #24
 8001648:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800164a:	463b      	mov	r3, r7
 800164c:	2200      	movs	r2, #0
 800164e:	601a      	str	r2, [r3, #0]
 8001650:	605a      	str	r2, [r3, #4]
 8001652:	609a      	str	r2, [r3, #8]
 8001654:	60da      	str	r2, [r3, #12]
 8001656:	611a      	str	r2, [r3, #16]
 8001658:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800165a:	2004      	movs	r0, #4
 800165c:	f7fe fffc 	bl	8000658 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8001660:	2080      	movs	r0, #128	@ 0x80
 8001662:	f7fe fff9 	bl	8000658 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001666:	2001      	movs	r0, #1
 8001668:	f7fe fff6 	bl	8000658 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800166c:	2002      	movs	r0, #2
 800166e:	f7fe fff3 	bl	8000658 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(SD_CS_GPIO_Port, SD_CS_Pin);
 8001672:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001676:	482b      	ldr	r0, [pc, #172]	@ (8001724 <MX_GPIO_Init+0xe0>)
 8001678:	f7ff fac0 	bl	8000bfc <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, RGB_LSB_R_Pin|RGB_MSB_R_Pin|RGB_LSB_G_Pin|RGB_MSB_G_Pin
 800167c:	f240 41fc 	movw	r1, #1276	@ 0x4fc
 8001680:	4829      	ldr	r0, [pc, #164]	@ (8001728 <MX_GPIO_Init+0xe4>)
 8001682:	f7ff fabb 	bl	8000bfc <LL_GPIO_ResetOutputPin>
                          |RGB_LSB_B_Pin|RGB_MSB_B_Pin|GPIO_PA10_Pin);

  /**/
  LL_GPIO_ResetOutputPin(Sound_GPIO_Port, Sound_Pin);
 8001686:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800168a:	4828      	ldr	r0, [pc, #160]	@ (800172c <MX_GPIO_Init+0xe8>)
 800168c:	f7ff fab6 	bl	8000bfc <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(SPI1_CS_GPIO_Port, SPI1_CS_Pin);
 8001690:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001694:	4824      	ldr	r0, [pc, #144]	@ (8001728 <MX_GPIO_Init+0xe4>)
 8001696:	f7ff faa3 	bl	8000be0 <LL_GPIO_SetOutputPin>

  /**/
  GPIO_InitStruct.Pin = SD_CS_Pin;
 800169a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800169e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80016a0:	2301      	movs	r3, #1
 80016a2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80016a4:	2300      	movs	r3, #0
 80016a6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80016a8:	2300      	movs	r3, #0
 80016aa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80016ac:	2300      	movs	r3, #0
 80016ae:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 80016b0:	463b      	mov	r3, r7
 80016b2:	4619      	mov	r1, r3
 80016b4:	481b      	ldr	r0, [pc, #108]	@ (8001724 <MX_GPIO_Init+0xe0>)
 80016b6:	f003 fd9b 	bl	80051f0 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = RGB_LSB_R_Pin|RGB_MSB_R_Pin|RGB_LSB_G_Pin|RGB_MSB_G_Pin
 80016ba:	f248 03fc 	movw	r3, #33020	@ 0x80fc
 80016be:	603b      	str	r3, [r7, #0]
                          |RGB_LSB_B_Pin|RGB_MSB_B_Pin|SPI1_CS_Pin;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80016c0:	2301      	movs	r3, #1
 80016c2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80016c4:	2303      	movs	r3, #3
 80016c6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80016c8:	2300      	movs	r3, #0
 80016ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80016cc:	2300      	movs	r3, #0
 80016ce:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016d0:	463b      	mov	r3, r7
 80016d2:	4619      	mov	r1, r3
 80016d4:	4814      	ldr	r0, [pc, #80]	@ (8001728 <MX_GPIO_Init+0xe4>)
 80016d6:	f003 fd8b 	bl	80051f0 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = Sound_Pin;
 80016da:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016de:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80016e0:	2301      	movs	r3, #1
 80016e2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_MEDIUM;
 80016e4:	2301      	movs	r3, #1
 80016e6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80016e8:	2300      	movs	r3, #0
 80016ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80016ec:	2300      	movs	r3, #0
 80016ee:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(Sound_GPIO_Port, &GPIO_InitStruct);
 80016f0:	463b      	mov	r3, r7
 80016f2:	4619      	mov	r1, r3
 80016f4:	480d      	ldr	r0, [pc, #52]	@ (800172c <MX_GPIO_Init+0xe8>)
 80016f6:	f003 fd7b 	bl	80051f0 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = GPIO_PA10_Pin;
 80016fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80016fe:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001700:	2301      	movs	r3, #1
 8001702:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001704:	2300      	movs	r3, #0
 8001706:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001708:	2300      	movs	r3, #0
 800170a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800170c:	2300      	movs	r3, #0
 800170e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIO_PA10_GPIO_Port, &GPIO_InitStruct);
 8001710:	463b      	mov	r3, r7
 8001712:	4619      	mov	r1, r3
 8001714:	4804      	ldr	r0, [pc, #16]	@ (8001728 <MX_GPIO_Init+0xe4>)
 8001716:	f003 fd6b 	bl	80051f0 <LL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800171a:	bf00      	nop
 800171c:	3718      	adds	r7, #24
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	40020800 	.word	0x40020800
 8001728:	40020000 	.word	0x40020000
 800172c:	40020400 	.word	0x40020400

08001730 <update_sign_led>:

/* USER CODE BEGIN 4 */


static inline void update_sign_led(void)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	af00      	add	r7, sp, #0
    if (sign_positive)
 8001734:	4b08      	ldr	r3, [pc, #32]	@ (8001758 <update_sign_led+0x28>)
 8001736:	781b      	ldrb	r3, [r3, #0]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d005      	beq.n	8001748 <update_sign_led+0x18>
        LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_13);   // LED ON
 800173c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001740:	4806      	ldr	r0, [pc, #24]	@ (800175c <update_sign_led+0x2c>)
 8001742:	f7ff fa5b 	bl	8000bfc <LL_GPIO_ResetOutputPin>
    else
        LL_GPIO_SetOutputPin(GPIOC, LL_GPIO_PIN_13);     // LED OFF
}
 8001746:	e004      	b.n	8001752 <update_sign_led+0x22>
        LL_GPIO_SetOutputPin(GPIOC, LL_GPIO_PIN_13);     // LED OFF
 8001748:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800174c:	4803      	ldr	r0, [pc, #12]	@ (800175c <update_sign_led+0x2c>)
 800174e:	f7ff fa47 	bl	8000be0 <LL_GPIO_SetOutputPin>
}
 8001752:	bf00      	nop
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	20000004 	.word	0x20000004
 800175c:	40020800 	.word	0x40020800

08001760 <Keyboard_HandleKey>:
        Keyboard_HandleKey(key);
    }
}
#endif
void Keyboard_HandleKey(uint8_t key)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b082      	sub	sp, #8
 8001764:	af00      	add	r7, sp, #0
 8001766:	4603      	mov	r3, r0
 8001768:	71fb      	strb	r3, [r7, #7]
    switch (key)
 800176a:	79fb      	ldrb	r3, [r7, #7]
 800176c:	3b09      	subs	r3, #9
 800176e:	2b71      	cmp	r3, #113	@ 0x71
 8001770:	f200 8192 	bhi.w	8001a98 <Keyboard_HandleKey+0x338>
 8001774:	a201      	add	r2, pc, #4	@ (adr r2, 800177c <Keyboard_HandleKey+0x1c>)
 8001776:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800177a:	bf00      	nop
 800177c:	08001a99 	.word	0x08001a99
 8001780:	08001a99 	.word	0x08001a99
 8001784:	08001a99 	.word	0x08001a99
 8001788:	08001a99 	.word	0x08001a99
 800178c:	08001a99 	.word	0x08001a99
 8001790:	08001a99 	.word	0x08001a99
 8001794:	08001a99 	.word	0x08001a99
 8001798:	08001a99 	.word	0x08001a99
 800179c:	08001a99 	.word	0x08001a99
 80017a0:	08001a99 	.word	0x08001a99
 80017a4:	08001a99 	.word	0x08001a99
 80017a8:	08001a99 	.word	0x08001a99
 80017ac:	08001a99 	.word	0x08001a99
 80017b0:	08001a99 	.word	0x08001a99
 80017b4:	08001a99 	.word	0x08001a99
 80017b8:	08001a99 	.word	0x08001a99
 80017bc:	08001a99 	.word	0x08001a99
 80017c0:	08001a99 	.word	0x08001a99
 80017c4:	08001a99 	.word	0x08001a99
 80017c8:	08001a99 	.word	0x08001a99
 80017cc:	08001a99 	.word	0x08001a99
 80017d0:	08001a99 	.word	0x08001a99
 80017d4:	08001a99 	.word	0x08001a99
 80017d8:	08001a99 	.word	0x08001a99
 80017dc:	08001a0d 	.word	0x08001a0d
 80017e0:	08001a99 	.word	0x08001a99
 80017e4:	08001a1d 	.word	0x08001a1d
 80017e8:	08001a25 	.word	0x08001a25
 80017ec:	08001a2f 	.word	0x08001a2f
 80017f0:	08001a99 	.word	0x08001a99
 80017f4:	08001a99 	.word	0x08001a99
 80017f8:	08001a99 	.word	0x08001a99
 80017fc:	08001a99 	.word	0x08001a99
 8001800:	08001a99 	.word	0x08001a99
 8001804:	08001a99 	.word	0x08001a99
 8001808:	08001a99 	.word	0x08001a99
 800180c:	08001a99 	.word	0x08001a99
 8001810:	08001a99 	.word	0x08001a99
 8001814:	08001a99 	.word	0x08001a99
 8001818:	08001a99 	.word	0x08001a99
 800181c:	08001a99 	.word	0x08001a99
 8001820:	08001a99 	.word	0x08001a99
 8001824:	08001a99 	.word	0x08001a99
 8001828:	08001a99 	.word	0x08001a99
 800182c:	08001a99 	.word	0x08001a99
 8001830:	08001a99 	.word	0x08001a99
 8001834:	08001a99 	.word	0x08001a99
 8001838:	08001a99 	.word	0x08001a99
 800183c:	08001a99 	.word	0x08001a99
 8001840:	08001a99 	.word	0x08001a99
 8001844:	08001a99 	.word	0x08001a99
 8001848:	08001a99 	.word	0x08001a99
 800184c:	08001a99 	.word	0x08001a99
 8001850:	08001a99 	.word	0x08001a99
 8001854:	08001a99 	.word	0x08001a99
 8001858:	08001a15 	.word	0x08001a15
 800185c:	08001a99 	.word	0x08001a99
 8001860:	08001a99 	.word	0x08001a99
 8001864:	08001a99 	.word	0x08001a99
 8001868:	08001a99 	.word	0x08001a99
 800186c:	08001a99 	.word	0x08001a99
 8001870:	08001a99 	.word	0x08001a99
 8001874:	08001a99 	.word	0x08001a99
 8001878:	08001a99 	.word	0x08001a99
 800187c:	08001a99 	.word	0x08001a99
 8001880:	08001a99 	.word	0x08001a99
 8001884:	08001a99 	.word	0x08001a99
 8001888:	08001a99 	.word	0x08001a99
 800188c:	08001a99 	.word	0x08001a99
 8001890:	08001a99 	.word	0x08001a99
 8001894:	08001a99 	.word	0x08001a99
 8001898:	08001a99 	.word	0x08001a99
 800189c:	08001a99 	.word	0x08001a99
 80018a0:	08001a99 	.word	0x08001a99
 80018a4:	08001a99 	.word	0x08001a99
 80018a8:	08001a99 	.word	0x08001a99
 80018ac:	08001a99 	.word	0x08001a99
 80018b0:	08001a99 	.word	0x08001a99
 80018b4:	08001a99 	.word	0x08001a99
 80018b8:	08001a99 	.word	0x08001a99
 80018bc:	08001a99 	.word	0x08001a99
 80018c0:	08001a99 	.word	0x08001a99
 80018c4:	08001a99 	.word	0x08001a99
 80018c8:	08001a99 	.word	0x08001a99
 80018cc:	08001a99 	.word	0x08001a99
 80018d0:	08001a99 	.word	0x08001a99
 80018d4:	08001a99 	.word	0x08001a99
 80018d8:	08001a99 	.word	0x08001a99
 80018dc:	08001a99 	.word	0x08001a99
 80018e0:	08001a55 	.word	0x08001a55
 80018e4:	08001987 	.word	0x08001987
 80018e8:	08001a87 	.word	0x08001a87
 80018ec:	08001a99 	.word	0x08001a99
 80018f0:	08001a99 	.word	0x08001a99
 80018f4:	08001a01 	.word	0x08001a01
 80018f8:	08001a65 	.word	0x08001a65
 80018fc:	08001a99 	.word	0x08001a99
 8001900:	08001a99 	.word	0x08001a99
 8001904:	0800199d 	.word	0x0800199d
 8001908:	080019c9 	.word	0x080019c9
 800190c:	08001a39 	.word	0x08001a39
 8001910:	08001a47 	.word	0x08001a47
 8001914:	080019b3 	.word	0x080019b3
 8001918:	080019df 	.word	0x080019df
 800191c:	08001a99 	.word	0x08001a99
 8001920:	08001a75 	.word	0x08001a75
 8001924:	08001a99 	.word	0x08001a99
 8001928:	08001a99 	.word	0x08001a99
 800192c:	08001a99 	.word	0x08001a99
 8001930:	08001971 	.word	0x08001971
 8001934:	08001a99 	.word	0x08001a99
 8001938:	08001945 	.word	0x08001945
 800193c:	080019f5 	.word	0x080019f5
 8001940:	0800195b 	.word	0x0800195b
    {
        // movement keys
        case 'x':
            TIM3->CCR4 += multiplier;
 8001944:	4b57      	ldr	r3, [pc, #348]	@ (8001aa4 <Keyboard_HandleKey+0x344>)
 8001946:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001948:	4a57      	ldr	r2, [pc, #348]	@ (8001aa8 <Keyboard_HandleKey+0x348>)
 800194a:	6812      	ldr	r2, [r2, #0]
 800194c:	4611      	mov	r1, r2
 800194e:	4a55      	ldr	r2, [pc, #340]	@ (8001aa4 <Keyboard_HandleKey+0x344>)
 8001950:	440b      	add	r3, r1
 8001952:	6413      	str	r3, [r2, #64]	@ 0x40
            video_recompute_vertical_window();
 8001954:	f000 fc5c 	bl	8002210 <video_recompute_vertical_window>
            break;
 8001958:	e09f      	b.n	8001a9a <Keyboard_HandleKey+0x33a>

        case 'z':
            TIM3->CCR4 -= multiplier;
 800195a:	4b52      	ldr	r3, [pc, #328]	@ (8001aa4 <Keyboard_HandleKey+0x344>)
 800195c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800195e:	4a52      	ldr	r2, [pc, #328]	@ (8001aa8 <Keyboard_HandleKey+0x348>)
 8001960:	6812      	ldr	r2, [r2, #0]
 8001962:	4611      	mov	r1, r2
 8001964:	4a4f      	ldr	r2, [pc, #316]	@ (8001aa4 <Keyboard_HandleKey+0x344>)
 8001966:	1a5b      	subs	r3, r3, r1
 8001968:	6413      	str	r3, [r2, #64]	@ 0x40
            video_recompute_vertical_window();
 800196a:	f000 fc51 	bl	8002210 <video_recompute_vertical_window>
            break;
 800196e:	e094      	b.n	8001a9a <Keyboard_HandleKey+0x33a>
        case 'v':
            TIM3->ARR += multiplier;
 8001970:	4b4c      	ldr	r3, [pc, #304]	@ (8001aa4 <Keyboard_HandleKey+0x344>)
 8001972:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001974:	4a4c      	ldr	r2, [pc, #304]	@ (8001aa8 <Keyboard_HandleKey+0x348>)
 8001976:	6812      	ldr	r2, [r2, #0]
 8001978:	4611      	mov	r1, r2
 800197a:	4a4a      	ldr	r2, [pc, #296]	@ (8001aa4 <Keyboard_HandleKey+0x344>)
 800197c:	440b      	add	r3, r1
 800197e:	62d3      	str	r3, [r2, #44]	@ 0x2c
            video_recompute_vertical_window();
 8001980:	f000 fc46 	bl	8002210 <video_recompute_vertical_window>
            break;
 8001984:	e089      	b.n	8001a9a <Keyboard_HandleKey+0x33a>

        case 'c':
            TIM3->ARR -= multiplier;
 8001986:	4b47      	ldr	r3, [pc, #284]	@ (8001aa4 <Keyboard_HandleKey+0x344>)
 8001988:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800198a:	4a47      	ldr	r2, [pc, #284]	@ (8001aa8 <Keyboard_HandleKey+0x348>)
 800198c:	6812      	ldr	r2, [r2, #0]
 800198e:	4611      	mov	r1, r2
 8001990:	4a44      	ldr	r2, [pc, #272]	@ (8001aa4 <Keyboard_HandleKey+0x344>)
 8001992:	1a5b      	subs	r3, r3, r1
 8001994:	62d3      	str	r3, [r2, #44]	@ 0x2c
            video_recompute_vertical_window();
 8001996:	f000 fc3b 	bl	8002210 <video_recompute_vertical_window>
            break;
 800199a:	e07e      	b.n	8001a9a <Keyboard_HandleKey+0x33a>
        case 'k':
            TIM5->CCR1 += multiplier;
 800199c:	4b43      	ldr	r3, [pc, #268]	@ (8001aac <Keyboard_HandleKey+0x34c>)
 800199e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019a0:	4a41      	ldr	r2, [pc, #260]	@ (8001aa8 <Keyboard_HandleKey+0x348>)
 80019a2:	6812      	ldr	r2, [r2, #0]
 80019a4:	4611      	mov	r1, r2
 80019a6:	4a41      	ldr	r2, [pc, #260]	@ (8001aac <Keyboard_HandleKey+0x34c>)
 80019a8:	440b      	add	r3, r1
 80019aa:	6353      	str	r3, [r2, #52]	@ 0x34
            video_recompute_vertical_window();
 80019ac:	f000 fc30 	bl	8002210 <video_recompute_vertical_window>
            break;
 80019b0:	e073      	b.n	8001a9a <Keyboard_HandleKey+0x33a>

        case 'o':
            TIM5->CCR1 -= multiplier;
 80019b2:	4b3e      	ldr	r3, [pc, #248]	@ (8001aac <Keyboard_HandleKey+0x34c>)
 80019b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019b6:	4a3c      	ldr	r2, [pc, #240]	@ (8001aa8 <Keyboard_HandleKey+0x348>)
 80019b8:	6812      	ldr	r2, [r2, #0]
 80019ba:	4611      	mov	r1, r2
 80019bc:	4a3b      	ldr	r2, [pc, #236]	@ (8001aac <Keyboard_HandleKey+0x34c>)
 80019be:	1a5b      	subs	r3, r3, r1
 80019c0:	6353      	str	r3, [r2, #52]	@ 0x34
            video_recompute_vertical_window();
 80019c2:	f000 fc25 	bl	8002210 <video_recompute_vertical_window>
            break;
 80019c6:	e068      	b.n	8001a9a <Keyboard_HandleKey+0x33a>
        case 'l':
            TIM5->ARR += multiplier;
 80019c8:	4b38      	ldr	r3, [pc, #224]	@ (8001aac <Keyboard_HandleKey+0x34c>)
 80019ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019cc:	4a36      	ldr	r2, [pc, #216]	@ (8001aa8 <Keyboard_HandleKey+0x348>)
 80019ce:	6812      	ldr	r2, [r2, #0]
 80019d0:	4611      	mov	r1, r2
 80019d2:	4a36      	ldr	r2, [pc, #216]	@ (8001aac <Keyboard_HandleKey+0x34c>)
 80019d4:	440b      	add	r3, r1
 80019d6:	62d3      	str	r3, [r2, #44]	@ 0x2c
            video_recompute_vertical_window();
 80019d8:	f000 fc1a 	bl	8002210 <video_recompute_vertical_window>
            break;
 80019dc:	e05d      	b.n	8001a9a <Keyboard_HandleKey+0x33a>

        case 'p':
            TIM5->ARR -= multiplier;
 80019de:	4b33      	ldr	r3, [pc, #204]	@ (8001aac <Keyboard_HandleKey+0x34c>)
 80019e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019e2:	4a31      	ldr	r2, [pc, #196]	@ (8001aa8 <Keyboard_HandleKey+0x348>)
 80019e4:	6812      	ldr	r2, [r2, #0]
 80019e6:	4611      	mov	r1, r2
 80019e8:	4a30      	ldr	r2, [pc, #192]	@ (8001aac <Keyboard_HandleKey+0x34c>)
 80019ea:	1a5b      	subs	r3, r3, r1
 80019ec:	62d3      	str	r3, [r2, #44]	@ 0x2c
            video_recompute_vertical_window();
 80019ee:	f000 fc0f 	bl	8002210 <video_recompute_vertical_window>
            break;
 80019f2:	e052      	b.n	8001a9a <Keyboard_HandleKey+0x33a>

        // sign keys
        case 'y':
            sign_positive = 1;
 80019f4:	4b2e      	ldr	r3, [pc, #184]	@ (8001ab0 <Keyboard_HandleKey+0x350>)
 80019f6:	2201      	movs	r2, #1
 80019f8:	701a      	strb	r2, [r3, #0]
            update_sign_led();
 80019fa:	f7ff fe99 	bl	8001730 <update_sign_led>
            break;
 80019fe:	e04c      	b.n	8001a9a <Keyboard_HandleKey+0x33a>

        case 'g':
            sign_positive = 0;
 8001a00:	4b2b      	ldr	r3, [pc, #172]	@ (8001ab0 <Keyboard_HandleKey+0x350>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	701a      	strb	r2, [r3, #0]
            update_sign_led();
 8001a06:	f7ff fe93 	bl	8001730 <update_sign_led>
            break;
 8001a0a:	e046      	b.n	8001a9a <Keyboard_HandleKey+0x33a>

        // multiplier keys (Shift+1..4)
        case '!':   // Shift+1
            multiplier = 1;
 8001a0c:	4b26      	ldr	r3, [pc, #152]	@ (8001aa8 <Keyboard_HandleKey+0x348>)
 8001a0e:	2201      	movs	r2, #1
 8001a10:	601a      	str	r2, [r3, #0]
            break;
 8001a12:	e042      	b.n	8001a9a <Keyboard_HandleKey+0x33a>

        case '@':   // Shift+2
            multiplier = 10;
 8001a14:	4b24      	ldr	r3, [pc, #144]	@ (8001aa8 <Keyboard_HandleKey+0x348>)
 8001a16:	220a      	movs	r2, #10
 8001a18:	601a      	str	r2, [r3, #0]
            break;
 8001a1a:	e03e      	b.n	8001a9a <Keyboard_HandleKey+0x33a>

        case '#':   // Shift+3
            multiplier = 100;
 8001a1c:	4b22      	ldr	r3, [pc, #136]	@ (8001aa8 <Keyboard_HandleKey+0x348>)
 8001a1e:	2264      	movs	r2, #100	@ 0x64
 8001a20:	601a      	str	r2, [r3, #0]
            break;
 8001a22:	e03a      	b.n	8001a9a <Keyboard_HandleKey+0x33a>

        case '$':   // Shift+4
            multiplier = 1000;
 8001a24:	4b20      	ldr	r3, [pc, #128]	@ (8001aa8 <Keyboard_HandleKey+0x348>)
 8001a26:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001a2a:	601a      	str	r2, [r3, #0]
            break;
 8001a2c:	e035      	b.n	8001a9a <Keyboard_HandleKey+0x33a>
        case '%':   // shift+5
			multiplier = 10000;
 8001a2e:	4b1e      	ldr	r3, [pc, #120]	@ (8001aa8 <Keyboard_HandleKey+0x348>)
 8001a30:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001a34:	601a      	str	r2, [r3, #0]
        	break;
 8001a36:	e030      	b.n	8001a9a <Keyboard_HandleKey+0x33a>
        case 'm':   // Shift+4
        	line_wait ++;
 8001a38:	4b1e      	ldr	r3, [pc, #120]	@ (8001ab4 <Keyboard_HandleKey+0x354>)
 8001a3a:	781b      	ldrb	r3, [r3, #0]
 8001a3c:	3301      	adds	r3, #1
 8001a3e:	b2da      	uxtb	r2, r3
 8001a40:	4b1c      	ldr	r3, [pc, #112]	@ (8001ab4 <Keyboard_HandleKey+0x354>)
 8001a42:	701a      	strb	r2, [r3, #0]
            break;
 8001a44:	e029      	b.n	8001a9a <Keyboard_HandleKey+0x33a>
        case 'n':   // shift+5
        	line_wait --;
 8001a46:	4b1b      	ldr	r3, [pc, #108]	@ (8001ab4 <Keyboard_HandleKey+0x354>)
 8001a48:	781b      	ldrb	r3, [r3, #0]
 8001a4a:	3b01      	subs	r3, #1
 8001a4c:	b2da      	uxtb	r2, r3
 8001a4e:	4b19      	ldr	r3, [pc, #100]	@ (8001ab4 <Keyboard_HandleKey+0x354>)
 8001a50:	701a      	strb	r2, [r3, #0]
        	break;
 8001a52:	e022      	b.n	8001a9a <Keyboard_HandleKey+0x33a>
        case 'b':   // shift+5
        	render_line ^= 1;
 8001a54:	4b18      	ldr	r3, [pc, #96]	@ (8001ab8 <Keyboard_HandleKey+0x358>)
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	f083 0301 	eor.w	r3, r3, #1
 8001a5c:	b2da      	uxtb	r2, r3
 8001a5e:	4b16      	ldr	r3, [pc, #88]	@ (8001ab8 <Keyboard_HandleKey+0x358>)
 8001a60:	701a      	strb	r2, [r3, #0]
        	break;
 8001a62:	e01a      	b.n	8001a9a <Keyboard_HandleKey+0x33a>
        case 'h':   // shift+5
        	swap_line ^= 1;
 8001a64:	4b15      	ldr	r3, [pc, #84]	@ (8001abc <Keyboard_HandleKey+0x35c>)
 8001a66:	781b      	ldrb	r3, [r3, #0]
 8001a68:	f083 0301 	eor.w	r3, r3, #1
 8001a6c:	b2da      	uxtb	r2, r3
 8001a6e:	4b13      	ldr	r3, [pc, #76]	@ (8001abc <Keyboard_HandleKey+0x35c>)
 8001a70:	701a      	strb	r2, [r3, #0]
        	break;
 8001a72:	e012      	b.n	8001a9a <Keyboard_HandleKey+0x33a>
        case 'r':   // shift+5
        	margin_lines ++;
 8001a74:	4b12      	ldr	r3, [pc, #72]	@ (8001ac0 <Keyboard_HandleKey+0x360>)
 8001a76:	781b      	ldrb	r3, [r3, #0]
 8001a78:	3301      	adds	r3, #1
 8001a7a:	b2da      	uxtb	r2, r3
 8001a7c:	4b10      	ldr	r3, [pc, #64]	@ (8001ac0 <Keyboard_HandleKey+0x360>)
 8001a7e:	701a      	strb	r2, [r3, #0]
        	getTimes();
 8001a80:	f000 f820 	bl	8001ac4 <getTimes>
        	break;
 8001a84:	e009      	b.n	8001a9a <Keyboard_HandleKey+0x33a>
        case 'd':   // shift+5
        	margin_lines --;
 8001a86:	4b0e      	ldr	r3, [pc, #56]	@ (8001ac0 <Keyboard_HandleKey+0x360>)
 8001a88:	781b      	ldrb	r3, [r3, #0]
 8001a8a:	3b01      	subs	r3, #1
 8001a8c:	b2da      	uxtb	r2, r3
 8001a8e:	4b0c      	ldr	r3, [pc, #48]	@ (8001ac0 <Keyboard_HandleKey+0x360>)
 8001a90:	701a      	strb	r2, [r3, #0]
        	getTimes();
 8001a92:	f000 f817 	bl	8001ac4 <getTimes>
        	break;
 8001a96:	e000      	b.n	8001a9a <Keyboard_HandleKey+0x33a>
            //osd_enabled ^= 1;   // toggle
            break;


        default:
            break;
 8001a98:	bf00      	nop
    }
}
 8001a9a:	bf00      	nop
 8001a9c:	3708      	adds	r7, #8
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	40000400 	.word	0x40000400
 8001aa8:	20000000 	.word	0x20000000
 8001aac:	40000c00 	.word	0x40000c00
 8001ab0:	20000004 	.word	0x20000004
 8001ab4:	20000015 	.word	0x20000015
 8001ab8:	2000ccc8 	.word	0x2000ccc8
 8001abc:	20000016 	.word	0x20000016
 8001ac0:	20000014 	.word	0x20000014

08001ac4 <getTimes>:

void getTimes(void)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	af00      	add	r7, sp, #0
	t5_cnt   = TIM5->CNT;
 8001ac8:	4b0f      	ldr	r3, [pc, #60]	@ (8001b08 <getTimes+0x44>)
 8001aca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001acc:	4a0f      	ldr	r2, [pc, #60]	@ (8001b0c <getTimes+0x48>)
 8001ace:	6013      	str	r3, [r2, #0]
	activeFstart  = TIM5->CCR1;     // start of active frame (in TIM5 ticks)
 8001ad0:	4b0d      	ldr	r3, [pc, #52]	@ (8001b08 <getTimes+0x44>)
 8001ad2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ad4:	4a0e      	ldr	r2, [pc, #56]	@ (8001b10 <getTimes+0x4c>)
 8001ad6:	6013      	str	r3, [r2, #0]
	activeFend    = TIM5->ARR;      // end of active frame (in TIM5 ticks)
 8001ad8:	4b0b      	ldr	r3, [pc, #44]	@ (8001b08 <getTimes+0x44>)
 8001ada:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001adc:	4a0d      	ldr	r2, [pc, #52]	@ (8001b14 <getTimes+0x50>)
 8001ade:	6013      	str	r3, [r2, #0]
	one_line = (TIM4->ARR + 1);     // ticks per line
 8001ae0:	4b0d      	ldr	r3, [pc, #52]	@ (8001b18 <getTimes+0x54>)
 8001ae2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ae4:	3301      	adds	r3, #1
 8001ae6:	4a0d      	ldr	r2, [pc, #52]	@ (8001b1c <getTimes+0x58>)
 8001ae8:	6013      	str	r3, [r2, #0]
	margin   = margin_lines * one_line;        // 2 lines before active
 8001aea:	4b0d      	ldr	r3, [pc, #52]	@ (8001b20 <getTimes+0x5c>)
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	461a      	mov	r2, r3
 8001af0:	4b0a      	ldr	r3, [pc, #40]	@ (8001b1c <getTimes+0x58>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	fb02 f303 	mul.w	r3, r2, r3
 8001af8:	4a0a      	ldr	r2, [pc, #40]	@ (8001b24 <getTimes+0x60>)
 8001afa:	6013      	str	r3, [r2, #0]
}
 8001afc:	bf00      	nop
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr
 8001b06:	bf00      	nop
 8001b08:	40000c00 	.word	0x40000c00
 8001b0c:	2000ccb0 	.word	0x2000ccb0
 8001b10:	2000ccb4 	.word	0x2000ccb4
 8001b14:	2000ccb8 	.word	0x2000ccb8
 8001b18:	40000800 	.word	0x40000800
 8001b1c:	2000ccbc 	.word	0x2000ccbc
 8001b20:	20000014 	.word	0x20000014
 8001b24:	2000ccc0 	.word	0x2000ccc0

08001b28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b2c:	b672      	cpsid	i
}
 8001b2e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b30:	bf00      	nop
 8001b32:	e7fd      	b.n	8001b30 <Error_Handler+0x8>

08001b34 <spectrum_init>:

uint8_t spectrum_ram[0xC000];   // 48 KB RAM
extern const uint8_t spectrum_rom_48k[16384];

void spectrum_init(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b082      	sub	sp, #8
 8001b38:	af00      	add	r7, sp, #0
	//LL_GPIO_TogglePin(GPIOC, LL_GPIO_PIN_13);

    // Load ROM (48K model)
    extern const uint8_t spectrum_rom_48k[16384];
    for (int i = 0; i < 16384; i++)
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	607b      	str	r3, [r7, #4]
 8001b3e:	e00b      	b.n	8001b58 <spectrum_init+0x24>
        spectrum_ram[i] = spectrum_rom_48k[i];
 8001b40:	4a0d      	ldr	r2, [pc, #52]	@ (8001b78 <spectrum_init+0x44>)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	4413      	add	r3, r2
 8001b46:	7819      	ldrb	r1, [r3, #0]
 8001b48:	4a0c      	ldr	r2, [pc, #48]	@ (8001b7c <spectrum_init+0x48>)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	4413      	add	r3, r2
 8001b4e:	460a      	mov	r2, r1
 8001b50:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 16384; i++)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	3301      	adds	r3, #1
 8001b56:	607b      	str	r3, [r7, #4]
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001b5e:	dbef      	blt.n	8001b40 <spectrum_init+0xc>

    // Clear RAM
    //for (int i = 0; i < 0xC000; i++)
        //spectrum_ram[i] = 0;
    memset(spectrum_ram, 0, 0xC000);
 8001b60:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8001b64:	2100      	movs	r1, #0
 8001b66:	4805      	ldr	r0, [pc, #20]	@ (8001b7c <spectrum_init+0x48>)
 8001b68:	f006 ff0c 	bl	8008984 <memset>


    spectrum_reset();
 8001b6c:	f000 f808 	bl	8001b80 <spectrum_reset>
}
 8001b70:	bf00      	nop
 8001b72:	3708      	adds	r7, #8
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd80      	pop	{r7, pc}
 8001b78:	08008ae4 	.word	0x08008ae4
 8001b7c:	200000ac 	.word	0x200000ac

08001b80 <spectrum_reset>:

void spectrum_reset(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	af00      	add	r7, sp, #0
    z80_reset();
 8001b84:	f000 fd46 	bl	8002614 <z80_reset>
}
 8001b88:	bf00      	nop
 8001b8a:	bd80      	pop	{r7, pc}

08001b8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b083      	sub	sp, #12
 8001b90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b92:	2300      	movs	r3, #0
 8001b94:	607b      	str	r3, [r7, #4]
 8001b96:	4b10      	ldr	r3, [pc, #64]	@ (8001bd8 <HAL_MspInit+0x4c>)
 8001b98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b9a:	4a0f      	ldr	r2, [pc, #60]	@ (8001bd8 <HAL_MspInit+0x4c>)
 8001b9c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ba0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ba2:	4b0d      	ldr	r3, [pc, #52]	@ (8001bd8 <HAL_MspInit+0x4c>)
 8001ba4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ba6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001baa:	607b      	str	r3, [r7, #4]
 8001bac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bae:	2300      	movs	r3, #0
 8001bb0:	603b      	str	r3, [r7, #0]
 8001bb2:	4b09      	ldr	r3, [pc, #36]	@ (8001bd8 <HAL_MspInit+0x4c>)
 8001bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bb6:	4a08      	ldr	r2, [pc, #32]	@ (8001bd8 <HAL_MspInit+0x4c>)
 8001bb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bbe:	4b06      	ldr	r3, [pc, #24]	@ (8001bd8 <HAL_MspInit+0x4c>)
 8001bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bc6:	603b      	str	r3, [r7, #0]
 8001bc8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bca:	bf00      	nop
 8001bcc:	370c      	adds	r7, #12
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd4:	4770      	bx	lr
 8001bd6:	bf00      	nop
 8001bd8:	40023800 	.word	0x40023800

08001bdc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001be0:	bf00      	nop
 8001be2:	e7fd      	b.n	8001be0 <NMI_Handler+0x4>

08001be4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001be8:	bf00      	nop
 8001bea:	e7fd      	b.n	8001be8 <HardFault_Handler+0x4>

08001bec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bf0:	bf00      	nop
 8001bf2:	e7fd      	b.n	8001bf0 <MemManage_Handler+0x4>

08001bf4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bf8:	bf00      	nop
 8001bfa:	e7fd      	b.n	8001bf8 <BusFault_Handler+0x4>

08001bfc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c00:	bf00      	nop
 8001c02:	e7fd      	b.n	8001c00 <UsageFault_Handler+0x4>

08001c04 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c04:	b480      	push	{r7}
 8001c06:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c08:	bf00      	nop
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c10:	4770      	bx	lr

08001c12 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c12:	b480      	push	{r7}
 8001c14:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c16:	bf00      	nop
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1e:	4770      	bx	lr

08001c20 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c20:	b480      	push	{r7}
 8001c22:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c24:	bf00      	nop
 8001c26:	46bd      	mov	sp, r7
 8001c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2c:	4770      	bx	lr

08001c2e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c2e:	b580      	push	{r7, lr}
 8001c30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c32:	f000 fdab 	bl	800278c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c36:	bf00      	nop
 8001c38:	bd80      	pop	{r7, pc}
	...

08001c3c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001c40:	4802      	ldr	r0, [pc, #8]	@ (8001c4c <OTG_FS_IRQHandler+0x10>)
 8001c42:	f001 fb53 	bl	80032ec <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001c46:	bf00      	nop
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	2000d324 	.word	0x2000d324

08001c50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b086      	sub	sp, #24
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c58:	4a14      	ldr	r2, [pc, #80]	@ (8001cac <_sbrk+0x5c>)
 8001c5a:	4b15      	ldr	r3, [pc, #84]	@ (8001cb0 <_sbrk+0x60>)
 8001c5c:	1ad3      	subs	r3, r2, r3
 8001c5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c60:	697b      	ldr	r3, [r7, #20]
 8001c62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c64:	4b13      	ldr	r3, [pc, #76]	@ (8001cb4 <_sbrk+0x64>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d102      	bne.n	8001c72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c6c:	4b11      	ldr	r3, [pc, #68]	@ (8001cb4 <_sbrk+0x64>)
 8001c6e:	4a12      	ldr	r2, [pc, #72]	@ (8001cb8 <_sbrk+0x68>)
 8001c70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c72:	4b10      	ldr	r3, [pc, #64]	@ (8001cb4 <_sbrk+0x64>)
 8001c74:	681a      	ldr	r2, [r3, #0]
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	4413      	add	r3, r2
 8001c7a:	693a      	ldr	r2, [r7, #16]
 8001c7c:	429a      	cmp	r2, r3
 8001c7e:	d207      	bcs.n	8001c90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c80:	f006 fe98 	bl	80089b4 <__errno>
 8001c84:	4603      	mov	r3, r0
 8001c86:	220c      	movs	r2, #12
 8001c88:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c8a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c8e:	e009      	b.n	8001ca4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c90:	4b08      	ldr	r3, [pc, #32]	@ (8001cb4 <_sbrk+0x64>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c96:	4b07      	ldr	r3, [pc, #28]	@ (8001cb4 <_sbrk+0x64>)
 8001c98:	681a      	ldr	r2, [r3, #0]
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	4413      	add	r3, r2
 8001c9e:	4a05      	ldr	r2, [pc, #20]	@ (8001cb4 <_sbrk+0x64>)
 8001ca0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ca2:	68fb      	ldr	r3, [r7, #12]
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	3718      	adds	r7, #24
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	20010000 	.word	0x20010000
 8001cb0:	00000400 	.word	0x00000400
 8001cb4:	2000c0ac 	.word	0x2000c0ac
 8001cb8:	2000d850 	.word	0x2000d850

08001cbc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001cc0:	4b06      	ldr	r3, [pc, #24]	@ (8001cdc <SystemInit+0x20>)
 8001cc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001cc6:	4a05      	ldr	r2, [pc, #20]	@ (8001cdc <SystemInit+0x20>)
 8001cc8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ccc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cd0:	bf00      	nop
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd8:	4770      	bx	lr
 8001cda:	bf00      	nop
 8001cdc:	e000ed00 	.word	0xe000ed00

08001ce0 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b085      	sub	sp, #20
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001ce8:	4b08      	ldr	r3, [pc, #32]	@ (8001d0c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001cea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001cec:	4907      	ldr	r1, [pc, #28]	@ (8001d0c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	4313      	orrs	r3, r2
 8001cf2:	630b      	str	r3, [r1, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001cf4:	4b05      	ldr	r3, [pc, #20]	@ (8001d0c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001cf6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001cfe:	68fb      	ldr	r3, [r7, #12]
}
 8001d00:	bf00      	nop
 8001d02:	3714      	adds	r7, #20
 8001d04:	46bd      	mov	sp, r7
 8001d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0a:	4770      	bx	lr
 8001d0c:	40023800 	.word	0x40023800

08001d10 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b083      	sub	sp, #12
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f043 0201 	orr.w	r2, r3, #1
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	601a      	str	r2, [r3, #0]
}
 8001d24:	bf00      	nop
 8001d26:	370c      	adds	r7, #12
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2e:	4770      	bx	lr

08001d30 <pack_pixel>:
//   bit3 = G1
//   bit4 = B0
//   bit5 = B1

inline uint32_t pack_pixel(uint8_t pix)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b087      	sub	sp, #28
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	4603      	mov	r3, r0
 8001d38:	71fb      	strb	r3, [r7, #7]
    uint32_t r = (pix >> 0) & 0x03;   // R1:R0
 8001d3a:	79fb      	ldrb	r3, [r7, #7]
 8001d3c:	f003 0303 	and.w	r3, r3, #3
 8001d40:	617b      	str	r3, [r7, #20]
    uint32_t g = (pix >> 2) & 0x03;   // G1:G0
 8001d42:	79fb      	ldrb	r3, [r7, #7]
 8001d44:	089b      	lsrs	r3, r3, #2
 8001d46:	b2db      	uxtb	r3, r3
 8001d48:	f003 0303 	and.w	r3, r3, #3
 8001d4c:	613b      	str	r3, [r7, #16]
    uint32_t b = (pix >> 4) & 0x03;   // B1:B0
 8001d4e:	79fb      	ldrb	r3, [r7, #7]
 8001d50:	091b      	lsrs	r3, r3, #4
 8001d52:	b2db      	uxtb	r3, r3
 8001d54:	f003 0303 	and.w	r3, r3, #3
 8001d58:	60fb      	str	r3, [r7, #12]

    return (r << 0) | (g << 2) | (b << 4);
 8001d5a:	693b      	ldr	r3, [r7, #16]
 8001d5c:	009a      	lsls	r2, r3, #2
 8001d5e:	697b      	ldr	r3, [r7, #20]
 8001d60:	431a      	orrs	r2, r3
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	011b      	lsls	r3, r3, #4
 8001d66:	4313      	orrs	r3, r2
}
 8001d68:	4618      	mov	r0, r3
 8001d6a:	371c      	adds	r7, #28
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d72:	4770      	bx	lr

08001d74 <vga_pack_line_to>:
    for (int i = 0; i < H_VISIBLE_PIX; i++)
        pack_buf[i] = pack_pixel(src[i]) << 2;
}

void vga_pack_line_to(const uint8_t *src, uint32_t *dst)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b084      	sub	sp, #16
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
 8001d7c:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < H_VISIBLE_PIX; i++)
 8001d7e:	2300      	movs	r3, #0
 8001d80:	60fb      	str	r3, [r7, #12]
 8001d82:	e010      	b.n	8001da6 <vga_pack_line_to+0x32>
        dst[i] = pack_pixel(src[i]) << 2;
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	687a      	ldr	r2, [r7, #4]
 8001d88:	4413      	add	r3, r2
 8001d8a:	781b      	ldrb	r3, [r3, #0]
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f7ff ffcf 	bl	8001d30 <pack_pixel>
 8001d92:	4601      	mov	r1, r0
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	009b      	lsls	r3, r3, #2
 8001d98:	683a      	ldr	r2, [r7, #0]
 8001d9a:	4413      	add	r3, r2
 8001d9c:	008a      	lsls	r2, r1, #2
 8001d9e:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < H_VISIBLE_PIX; i++)
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	3301      	adds	r3, #1
 8001da4:	60fb      	str	r3, [r7, #12]
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	2bff      	cmp	r3, #255	@ 0xff
 8001daa:	ddeb      	ble.n	8001d84 <vga_pack_line_to+0x10>
}
 8001dac:	bf00      	nop
 8001dae:	bf00      	nop
 8001db0:	3710      	adds	r7, #16
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
	...

08001db8 <vga_init>:

// ------------------------------------------------------------
// VGA GPIO + DMA + TIM1 pixel clock setup
// ------------------------------------------------------------
void vga_init(void)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b086      	sub	sp, #24
 8001dbc:	af00      	add	r7, sp, #0

    // Enable GPIOA clock
    LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001dbe:	2001      	movs	r0, #1
 8001dc0:	f7ff ff8e 	bl	8001ce0 <LL_AHB1_GRP1_EnableClock>

    LL_GPIO_InitTypeDef gpio;
    LL_GPIO_StructInit(&gpio);
 8001dc4:	463b      	mov	r3, r7
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f003 fa93 	bl	80052f2 <LL_GPIO_StructInit>

    gpio.Pin = LL_GPIO_PIN_2 | LL_GPIO_PIN_3 | LL_GPIO_PIN_4 |
 8001dcc:	23fc      	movs	r3, #252	@ 0xfc
 8001dce:	603b      	str	r3, [r7, #0]
               LL_GPIO_PIN_5 | LL_GPIO_PIN_6 | LL_GPIO_PIN_7;
    gpio.Mode = LL_GPIO_MODE_OUTPUT;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	607b      	str	r3, [r7, #4]
    gpio.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001dd4:	2303      	movs	r3, #3
 8001dd6:	60bb      	str	r3, [r7, #8]
    gpio.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	60fb      	str	r3, [r7, #12]
    gpio.Pull = LL_GPIO_PULL_NO;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	613b      	str	r3, [r7, #16]

    LL_GPIO_Init(GPIOA, &gpio);
 8001de0:	463b      	mov	r3, r7
 8001de2:	4619      	mov	r1, r3
 8001de4:	4805      	ldr	r0, [pc, #20]	@ (8001dfc <vga_init+0x44>)
 8001de6:	f003 fa03 	bl	80051f0 <LL_GPIO_Init>
    // GPIO already configured by CubeMX (PB0..PB7 or whatever your pins are)
    // DMA2 Stream 5 already configured by CubeMX
    // TIM1 configured for pixel clock by CubeMX

    // Nothing else needed here unless you want to override CubeMX defaults.
    vga_start_dma(display_buf);
 8001dea:	4b05      	ldr	r3, [pc, #20]	@ (8001e00 <vga_init+0x48>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4618      	mov	r0, r3
 8001df0:	f000 f962 	bl	80020b8 <vga_start_dma>
}
 8001df4:	bf00      	nop
 8001df6:	3718      	adds	r7, #24
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	40020000 	.word	0x40020000
 8001e00:	20000010 	.word	0x20000010

08001e04 <vga_timing_init>:

// ------------------------------------------------------------
// Horizontal + vertical timing (TIM3/TIM4/TIM5)
// ------------------------------------------------------------
void vga_timing_init(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0
    // TIM4 = HSYNC generator
    // TIM5 = VSYNC generator

    // All of these are already configured by CubeMX.
    // This function exists for symmetry and future tweaks.
}
 8001e08:	bf00      	nop
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr
	...

08001e14 <vga_timing_start>:

void vga_timing_start(void)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	af00      	add	r7, sp, #0
    // Start pixel clock
    LL_TIM_EnableCounter(TIM1);
 8001e18:	4806      	ldr	r0, [pc, #24]	@ (8001e34 <vga_timing_start+0x20>)
 8001e1a:	f7ff ff79 	bl	8001d10 <LL_TIM_EnableCounter>

    // Start horizontal blanking
    LL_TIM_EnableCounter(TIM3);
 8001e1e:	4806      	ldr	r0, [pc, #24]	@ (8001e38 <vga_timing_start+0x24>)
 8001e20:	f7ff ff76 	bl	8001d10 <LL_TIM_EnableCounter>

    // Start HSYNC
    LL_TIM_EnableCounter(TIM4);
 8001e24:	4805      	ldr	r0, [pc, #20]	@ (8001e3c <vga_timing_start+0x28>)
 8001e26:	f7ff ff73 	bl	8001d10 <LL_TIM_EnableCounter>

    // Start VSYNC
    LL_TIM_EnableCounter(TIM5);
 8001e2a:	4805      	ldr	r0, [pc, #20]	@ (8001e40 <vga_timing_start+0x2c>)
 8001e2c:	f7ff ff70 	bl	8001d10 <LL_TIM_EnableCounter>
}
 8001e30:	bf00      	nop
 8001e32:	bd80      	pop	{r7, pc}
 8001e34:	40010000 	.word	0x40010000
 8001e38:	40000400 	.word	0x40000400
 8001e3c:	40000800 	.word	0x40000800
 8001e40:	40000c00 	.word	0x40000c00

08001e44 <LL_DMA_EnableStream>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableStream(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
 8001e4c:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN);
 8001e4e:	4a0c      	ldr	r2, [pc, #48]	@ (8001e80 <LL_DMA_EnableStream+0x3c>)
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	4413      	add	r3, r2
 8001e54:	781b      	ldrb	r3, [r3, #0]
 8001e56:	461a      	mov	r2, r3
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	4413      	add	r3, r2
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4908      	ldr	r1, [pc, #32]	@ (8001e80 <LL_DMA_EnableStream+0x3c>)
 8001e60:	683a      	ldr	r2, [r7, #0]
 8001e62:	440a      	add	r2, r1
 8001e64:	7812      	ldrb	r2, [r2, #0]
 8001e66:	4611      	mov	r1, r2
 8001e68:	687a      	ldr	r2, [r7, #4]
 8001e6a:	440a      	add	r2, r1
 8001e6c:	f043 0301 	orr.w	r3, r3, #1
 8001e70:	6013      	str	r3, [r2, #0]
}
 8001e72:	bf00      	nop
 8001e74:	370c      	adds	r7, #12
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr
 8001e7e:	bf00      	nop
 8001e80:	0800cae4 	.word	0x0800cae4

08001e84 <LL_DMA_DisableStream>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableStream(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b083      	sub	sp, #12
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
 8001e8c:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN);
 8001e8e:	4a0c      	ldr	r2, [pc, #48]	@ (8001ec0 <LL_DMA_DisableStream+0x3c>)
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	4413      	add	r3, r2
 8001e94:	781b      	ldrb	r3, [r3, #0]
 8001e96:	461a      	mov	r2, r3
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	4413      	add	r3, r2
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	4908      	ldr	r1, [pc, #32]	@ (8001ec0 <LL_DMA_DisableStream+0x3c>)
 8001ea0:	683a      	ldr	r2, [r7, #0]
 8001ea2:	440a      	add	r2, r1
 8001ea4:	7812      	ldrb	r2, [r2, #0]
 8001ea6:	4611      	mov	r1, r2
 8001ea8:	687a      	ldr	r2, [r7, #4]
 8001eaa:	440a      	add	r2, r1
 8001eac:	f023 0301 	bic.w	r3, r3, #1
 8001eb0:	6013      	str	r3, [r2, #0]
}
 8001eb2:	bf00      	nop
 8001eb4:	370c      	adds	r7, #12
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebc:	4770      	bx	lr
 8001ebe:	bf00      	nop
 8001ec0:	0800cae4 	.word	0x0800cae4

08001ec4 <LL_DMA_IsEnabledStream>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsEnabledStream(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b083      	sub	sp, #12
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
 8001ecc:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN) == (DMA_SxCR_EN));
 8001ece:	4a0a      	ldr	r2, [pc, #40]	@ (8001ef8 <LL_DMA_IsEnabledStream+0x34>)
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	4413      	add	r3, r2
 8001ed4:	781b      	ldrb	r3, [r3, #0]
 8001ed6:	461a      	mov	r2, r3
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	4413      	add	r3, r2
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f003 0301 	and.w	r3, r3, #1
 8001ee2:	2b01      	cmp	r3, #1
 8001ee4:	bf0c      	ite	eq
 8001ee6:	2301      	moveq	r3, #1
 8001ee8:	2300      	movne	r3, #0
 8001eea:	b2db      	uxtb	r3, r3
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	370c      	adds	r7, #12
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef6:	4770      	bx	lr
 8001ef8:	0800cae4 	.word	0x0800cae4

08001efc <LL_DMA_SetDataLength>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  NbData Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t NbData)
{
 8001efc:	b480      	push	{r7}
 8001efe:	b085      	sub	sp, #20
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	60f8      	str	r0, [r7, #12]
 8001f04:	60b9      	str	r1, [r7, #8]
 8001f06:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->NDTR, DMA_SxNDT, NbData);
 8001f08:	4a0d      	ldr	r2, [pc, #52]	@ (8001f40 <LL_DMA_SetDataLength+0x44>)
 8001f0a:	68bb      	ldr	r3, [r7, #8]
 8001f0c:	4413      	add	r3, r2
 8001f0e:	781b      	ldrb	r3, [r3, #0]
 8001f10:	461a      	mov	r2, r3
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	4413      	add	r3, r2
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	0c1b      	lsrs	r3, r3, #16
 8001f1a:	041b      	lsls	r3, r3, #16
 8001f1c:	4908      	ldr	r1, [pc, #32]	@ (8001f40 <LL_DMA_SetDataLength+0x44>)
 8001f1e:	68ba      	ldr	r2, [r7, #8]
 8001f20:	440a      	add	r2, r1
 8001f22:	7812      	ldrb	r2, [r2, #0]
 8001f24:	4611      	mov	r1, r2
 8001f26:	68fa      	ldr	r2, [r7, #12]
 8001f28:	440a      	add	r2, r1
 8001f2a:	4611      	mov	r1, r2
 8001f2c:	687a      	ldr	r2, [r7, #4]
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	604b      	str	r3, [r1, #4]
}
 8001f32:	bf00      	nop
 8001f34:	3714      	adds	r7, #20
 8001f36:	46bd      	mov	sp, r7
 8001f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3c:	4770      	bx	lr
 8001f3e:	bf00      	nop
 8001f40:	0800cae4 	.word	0x0800cae4

08001f44 <LL_DMA_SetMemoryAddress>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  MemoryAddress Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t MemoryAddress)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b085      	sub	sp, #20
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	60f8      	str	r0, [r7, #12]
 8001f4c:	60b9      	str	r1, [r7, #8]
 8001f4e:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR, MemoryAddress);
 8001f50:	4a07      	ldr	r2, [pc, #28]	@ (8001f70 <LL_DMA_SetMemoryAddress+0x2c>)
 8001f52:	68bb      	ldr	r3, [r7, #8]
 8001f54:	4413      	add	r3, r2
 8001f56:	781b      	ldrb	r3, [r3, #0]
 8001f58:	461a      	mov	r2, r3
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	4413      	add	r3, r2
 8001f5e:	461a      	mov	r2, r3
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	60d3      	str	r3, [r2, #12]
}
 8001f64:	bf00      	nop
 8001f66:	3714      	adds	r7, #20
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6e:	4770      	bx	lr
 8001f70:	0800cae4 	.word	0x0800cae4

08001f74 <LL_DMA_SetPeriphAddress>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  PeriphAddress Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t PeriphAddress)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b085      	sub	sp, #20
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	60f8      	str	r0, [r7, #12]
 8001f7c:	60b9      	str	r1, [r7, #8]
 8001f7e:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, PeriphAddress);
 8001f80:	4a07      	ldr	r2, [pc, #28]	@ (8001fa0 <LL_DMA_SetPeriphAddress+0x2c>)
 8001f82:	68bb      	ldr	r3, [r7, #8]
 8001f84:	4413      	add	r3, r2
 8001f86:	781b      	ldrb	r3, [r3, #0]
 8001f88:	461a      	mov	r2, r3
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	4413      	add	r3, r2
 8001f8e:	461a      	mov	r2, r3
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6093      	str	r3, [r2, #8]
}
 8001f94:	bf00      	nop
 8001f96:	3714      	adds	r7, #20
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr
 8001fa0:	0800cae4 	.word	0x0800cae4

08001fa4 <LL_DMA_IsActiveFlag_TC5>:
  * @rmtoll HISR  TCIF0    LL_DMA_IsActiveFlag_TC5
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC5(DMA_TypeDef *DMAx)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	b083      	sub	sp, #12
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->HISR ,DMA_HISR_TCIF5)==(DMA_HISR_TCIF5));
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001fb4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001fb8:	bf0c      	ite	eq
 8001fba:	2301      	moveq	r3, #1
 8001fbc:	2300      	movne	r3, #0
 8001fbe:	b2db      	uxtb	r3, r3
}
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	370c      	adds	r7, #12
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fca:	4770      	bx	lr

08001fcc <LL_DMA_ClearFlag_HT5>:
  * @rmtoll HIFCR  CHTIF5    LL_DMA_ClearFlag_HT5
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_HT5(DMA_TypeDef *DMAx)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b083      	sub	sp, #12
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CHTIF5);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001fda:	60da      	str	r2, [r3, #12]
}
 8001fdc:	bf00      	nop
 8001fde:	370c      	adds	r7, #12
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe6:	4770      	bx	lr

08001fe8 <LL_DMA_ClearFlag_TC5>:
  * @rmtoll HIFCR  CTCIF5    LL_DMA_ClearFlag_TC5
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC5(DMA_TypeDef *DMAx)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	b083      	sub	sp, #12
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTCIF5);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001ff6:	60da      	str	r2, [r3, #12]
}
 8001ff8:	bf00      	nop
 8001ffa:	370c      	adds	r7, #12
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr

08002004 <LL_DMA_ClearFlag_TE5>:
  * @rmtoll HIFCR  CTEIF5    LL_DMA_ClearFlag_TE5
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TE5(DMA_TypeDef *DMAx)
{
 8002004:	b480      	push	{r7}
 8002006:	b083      	sub	sp, #12
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTEIF5);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002012:	60da      	str	r2, [r3, #12]
}
 8002014:	bf00      	nop
 8002016:	370c      	adds	r7, #12
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr

08002020 <LL_DMA_ClearFlag_DME5>:
  * @rmtoll HIFCR  CDMEIF5    LL_DMA_ClearFlag_DME5
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_DME5(DMA_TypeDef *DMAx)
{
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CDMEIF5);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800202e:	60da      	str	r2, [r3, #12]
}
 8002030:	bf00      	nop
 8002032:	370c      	adds	r7, #12
 8002034:	46bd      	mov	sp, r7
 8002036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203a:	4770      	bx	lr

0800203c <LL_DMA_ClearFlag_FE5>:
  * @rmtoll HIFCR  CFEIF5    LL_DMA_ClearFlag_FE5
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_FE5(DMA_TypeDef *DMAx)
{
 800203c:	b480      	push	{r7}
 800203e:	b083      	sub	sp, #12
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CFEIF5);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2240      	movs	r2, #64	@ 0x40
 8002048:	60da      	str	r2, [r3, #12]
}
 800204a:	bf00      	nop
 800204c:	370c      	adds	r7, #12
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr

08002056 <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8002056:	b480      	push	{r7}
 8002058:	b083      	sub	sp, #12
 800205a:	af00      	add	r7, sp, #0
 800205c:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	f06f 0201 	mvn.w	r2, #1
 8002064:	611a      	str	r2, [r3, #16]
}
 8002066:	bf00      	nop
 8002068:	370c      	adds	r7, #12
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr

08002072 <LL_TIM_IsActiveFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(const TIM_TypeDef *TIMx)
{
 8002072:	b480      	push	{r7}
 8002074:	b083      	sub	sp, #12
 8002076:	af00      	add	r7, sp, #0
 8002078:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	691b      	ldr	r3, [r3, #16]
 800207e:	f003 0301 	and.w	r3, r3, #1
 8002082:	2b01      	cmp	r3, #1
 8002084:	d101      	bne.n	800208a <LL_TIM_IsActiveFlag_UPDATE+0x18>
 8002086:	2301      	movs	r3, #1
 8002088:	e000      	b.n	800208c <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 800208a:	2300      	movs	r3, #0
}
 800208c:	4618      	mov	r0, r3
 800208e:	370c      	adds	r7, #12
 8002090:	46bd      	mov	sp, r7
 8002092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002096:	4770      	bx	lr

08002098 <sync_to_vsync>:
static char debug9[32];
// ------------------------------------------------------------
// Sync to VSYNC (TIM2 update)
// ------------------------------------------------------------
void sync_to_vsync(void)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	af00      	add	r7, sp, #0
    while (!LL_TIM_IsActiveFlag_UPDATE(TIM2)) { }
 800209c:	bf00      	nop
 800209e:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80020a2:	f7ff ffe6 	bl	8002072 <LL_TIM_IsActiveFlag_UPDATE>
 80020a6:	4603      	mov	r3, r0
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d0f8      	beq.n	800209e <sync_to_vsync+0x6>
    LL_TIM_ClearFlag_UPDATE(TIM2);
 80020ac:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80020b0:	f7ff ffd1 	bl	8002056 <LL_TIM_ClearFlag_UPDATE>
}
 80020b4:	bf00      	nop
 80020b6:	bd80      	pop	{r7, pc}

080020b8 <vga_start_dma>:

// ------------------------------------------------------------
// Start DMA for one scanline
// ------------------------------------------------------------
void vga_start_dma(const uint32_t *buf)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b082      	sub	sp, #8
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
    // 1. Disable stream
    LL_DMA_DisableStream(DMA2, LL_DMA_STREAM_5);
 80020c0:	2105      	movs	r1, #5
 80020c2:	4819      	ldr	r0, [pc, #100]	@ (8002128 <vga_start_dma+0x70>)
 80020c4:	f7ff fede 	bl	8001e84 <LL_DMA_DisableStream>

    // 2. Wait until EN bit is actually cleared
    while (LL_DMA_IsEnabledStream(DMA2, LL_DMA_STREAM_5)) {
 80020c8:	bf00      	nop
 80020ca:	2105      	movs	r1, #5
 80020cc:	4816      	ldr	r0, [pc, #88]	@ (8002128 <vga_start_dma+0x70>)
 80020ce:	f7ff fef9 	bl	8001ec4 <LL_DMA_IsEnabledStream>
 80020d2:	4603      	mov	r3, r0
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d1f8      	bne.n	80020ca <vga_start_dma+0x12>
        // spin
    }

    // 3. Clear all pending flags for this stream
    LL_DMA_ClearFlag_TC5(DMA2);
 80020d8:	4813      	ldr	r0, [pc, #76]	@ (8002128 <vga_start_dma+0x70>)
 80020da:	f7ff ff85 	bl	8001fe8 <LL_DMA_ClearFlag_TC5>
    LL_DMA_ClearFlag_TE5(DMA2);
 80020de:	4812      	ldr	r0, [pc, #72]	@ (8002128 <vga_start_dma+0x70>)
 80020e0:	f7ff ff90 	bl	8002004 <LL_DMA_ClearFlag_TE5>
    LL_DMA_ClearFlag_DME5(DMA2);
 80020e4:	4810      	ldr	r0, [pc, #64]	@ (8002128 <vga_start_dma+0x70>)
 80020e6:	f7ff ff9b 	bl	8002020 <LL_DMA_ClearFlag_DME5>
    LL_DMA_ClearFlag_FE5(DMA2);
 80020ea:	480f      	ldr	r0, [pc, #60]	@ (8002128 <vga_start_dma+0x70>)
 80020ec:	f7ff ffa6 	bl	800203c <LL_DMA_ClearFlag_FE5>
    LL_DMA_ClearFlag_HT5(DMA2);
 80020f0:	480d      	ldr	r0, [pc, #52]	@ (8002128 <vga_start_dma+0x70>)
 80020f2:	f7ff ff6b 	bl	8001fcc <LL_DMA_ClearFlag_HT5>

    // 4. Configure addresses and length
    LL_DMA_SetPeriphAddress(DMA2, LL_DMA_STREAM_5, (uint32_t)&GPIOA->ODR);
 80020f6:	4a0d      	ldr	r2, [pc, #52]	@ (800212c <vga_start_dma+0x74>)
 80020f8:	2105      	movs	r1, #5
 80020fa:	480b      	ldr	r0, [pc, #44]	@ (8002128 <vga_start_dma+0x70>)
 80020fc:	f7ff ff3a 	bl	8001f74 <LL_DMA_SetPeriphAddress>
    LL_DMA_SetMemoryAddress(DMA2, LL_DMA_STREAM_5, (uint32_t)buf);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	461a      	mov	r2, r3
 8002104:	2105      	movs	r1, #5
 8002106:	4808      	ldr	r0, [pc, #32]	@ (8002128 <vga_start_dma+0x70>)
 8002108:	f7ff ff1c 	bl	8001f44 <LL_DMA_SetMemoryAddress>
    LL_DMA_SetDataLength(DMA2, LL_DMA_STREAM_5, H_VISIBLE_PIX);
 800210c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002110:	2105      	movs	r1, #5
 8002112:	4805      	ldr	r0, [pc, #20]	@ (8002128 <vga_start_dma+0x70>)
 8002114:	f7ff fef2 	bl	8001efc <LL_DMA_SetDataLength>

    // 5. Enable stream
    LL_DMA_EnableStream(DMA2, LL_DMA_STREAM_5);
 8002118:	2105      	movs	r1, #5
 800211a:	4803      	ldr	r0, [pc, #12]	@ (8002128 <vga_start_dma+0x70>)
 800211c:	f7ff fe92 	bl	8001e44 <LL_DMA_EnableStream>
}
 8002120:	bf00      	nop
 8002122:	3708      	adds	r7, #8
 8002124:	46bd      	mov	sp, r7
 8002126:	bd80      	pop	{r7, pc}
 8002128:	40026400 	.word	0x40026400
 800212c:	40020014 	.word	0x40020014

08002130 <ReArmDMA>:

void ReArmDMA(void)
	{
 8002130:	b580      	push	{r7, lr}
 8002132:	af00      	add	r7, sp, #0
		LL_DMA_ClearFlag_TC5(DMA2);
 8002134:	4807      	ldr	r0, [pc, #28]	@ (8002154 <ReArmDMA+0x24>)
 8002136:	f7ff ff57 	bl	8001fe8 <LL_DMA_ClearFlag_TC5>
		LL_DMA_SetMemoryAddress(DMA2, LL_DMA_STREAM_5, (uint32_t)display_buf);
 800213a:	4b07      	ldr	r3, [pc, #28]	@ (8002158 <ReArmDMA+0x28>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	461a      	mov	r2, r3
 8002140:	2105      	movs	r1, #5
 8002142:	4804      	ldr	r0, [pc, #16]	@ (8002154 <ReArmDMA+0x24>)
 8002144:	f7ff fefe 	bl	8001f44 <LL_DMA_SetMemoryAddress>
		LL_DMA_EnableStream(DMA2, LL_DMA_STREAM_5);
 8002148:	2105      	movs	r1, #5
 800214a:	4802      	ldr	r0, [pc, #8]	@ (8002154 <ReArmDMA+0x24>)
 800214c:	f7ff fe7a 	bl	8001e44 <LL_DMA_EnableStream>
	}
 8002150:	bf00      	nop
 8002152:	bd80      	pop	{r7, pc}
 8002154:	40026400 	.word	0x40026400
 8002158:	20000010 	.word	0x20000010

0800215c <vga_init_border_line>:
// ------------------------------------------------------------
// Pre-pack a border line (black)
// ------------------------------------------------------------
void vga_init_border_line(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b082      	sub	sp, #8
 8002160:	af00      	add	r7, sp, #0
    static uint8_t tmp[H_VISIBLE_PIX];

    for (int i = 0; i < H_VISIBLE_PIX; i++)
 8002162:	2300      	movs	r3, #0
 8002164:	607b      	str	r3, [r7, #4]
 8002166:	e007      	b.n	8002178 <vga_init_border_line+0x1c>
        tmp[i] = 0x3F;   // bright white (R=3,G=3,B=3)
 8002168:	4a09      	ldr	r2, [pc, #36]	@ (8002190 <vga_init_border_line+0x34>)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	4413      	add	r3, r2
 800216e:	223f      	movs	r2, #63	@ 0x3f
 8002170:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < H_VISIBLE_PIX; i++)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	3301      	adds	r3, #1
 8002176:	607b      	str	r3, [r7, #4]
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2bff      	cmp	r3, #255	@ 0xff
 800217c:	ddf4      	ble.n	8002168 <vga_init_border_line+0xc>

    vga_pack_line_to(tmp, border_pixel_buffer);
 800217e:	4905      	ldr	r1, [pc, #20]	@ (8002194 <vga_init_border_line+0x38>)
 8002180:	4803      	ldr	r0, [pc, #12]	@ (8002190 <vga_init_border_line+0x34>)
 8002182:	f7ff fdf7 	bl	8001d74 <vga_pack_line_to>
}
 8002186:	bf00      	nop
 8002188:	3708      	adds	r7, #8
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	2000cdf0 	.word	0x2000cdf0
 8002194:	2000c8b0 	.word	0x2000c8b0

08002198 <fill_solid>:
    for (int i = 0; i < H_VISIBLE_PIX; i++)
        buf[i] = packed;
}

static void fill_solid(uint32_t *buf, uint8_t pix)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b084      	sub	sp, #16
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
 80021a0:	460b      	mov	r3, r1
 80021a2:	70fb      	strb	r3, [r7, #3]
    uint32_t packed = pack_pixel(pix) << 2;
 80021a4:	78fb      	ldrb	r3, [r7, #3]
 80021a6:	4618      	mov	r0, r3
 80021a8:	f7ff fdc2 	bl	8001d30 <pack_pixel>
 80021ac:	4603      	mov	r3, r0
 80021ae:	009b      	lsls	r3, r3, #2
 80021b0:	60bb      	str	r3, [r7, #8]

    for (int i = 0; i < H_VISIBLE_PIX; i++)
 80021b2:	2300      	movs	r3, #0
 80021b4:	60fb      	str	r3, [r7, #12]
 80021b6:	e008      	b.n	80021ca <fill_solid+0x32>
        buf[i] = packed;
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	009b      	lsls	r3, r3, #2
 80021bc:	687a      	ldr	r2, [r7, #4]
 80021be:	4413      	add	r3, r2
 80021c0:	68ba      	ldr	r2, [r7, #8]
 80021c2:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < H_VISIBLE_PIX; i++)
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	3301      	adds	r3, #1
 80021c8:	60fb      	str	r3, [r7, #12]
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	2bff      	cmp	r3, #255	@ 0xff
 80021ce:	ddf3      	ble.n	80021b8 <fill_solid+0x20>
}
 80021d0:	bf00      	nop
 80021d2:	bf00      	nop
 80021d4:	3710      	adds	r7, #16
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}

080021da <fill_border>:


void fill_border(uint32_t *buf)
{
 80021da:	b480      	push	{r7}
 80021dc:	b085      	sub	sp, #20
 80021de:	af00      	add	r7, sp, #0
 80021e0:	6078      	str	r0, [r7, #4]
    // simple black border
    for (int i = 0; i < H_VISIBLE_PIX; i++)
 80021e2:	2300      	movs	r3, #0
 80021e4:	60fb      	str	r3, [r7, #12]
 80021e6:	e008      	b.n	80021fa <fill_border+0x20>
        buf[i] = 0;   // all colour bits = 0
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	009b      	lsls	r3, r3, #2
 80021ec:	687a      	ldr	r2, [r7, #4]
 80021ee:	4413      	add	r3, r2
 80021f0:	2200      	movs	r2, #0
 80021f2:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < H_VISIBLE_PIX; i++)
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	3301      	adds	r3, #1
 80021f8:	60fb      	str	r3, [r7, #12]
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	2bff      	cmp	r3, #255	@ 0xff
 80021fe:	ddf3      	ble.n	80021e8 <fill_border+0xe>
}
 8002200:	bf00      	nop
 8002202:	bf00      	nop
 8002204:	3714      	adds	r7, #20
 8002206:	46bd      	mov	sp, r7
 8002208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220c:	4770      	bx	lr
	...

08002210 <video_recompute_vertical_window>:

void video_recompute_vertical_window(void)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	af00      	add	r7, sp, #0
	getTimes();
 8002214:	f7ff fc56 	bl	8001ac4 <getTimes>
    one_line = TIM4->ARR + 1;
 8002218:	4b0b      	ldr	r3, [pc, #44]	@ (8002248 <video_recompute_vertical_window+0x38>)
 800221a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800221c:	3301      	adds	r3, #1
 800221e:	4a0b      	ldr	r2, [pc, #44]	@ (800224c <video_recompute_vertical_window+0x3c>)
 8002220:	6013      	str	r3, [r2, #0]

    activeFstart = TIM5->CCR1 / one_line;
 8002222:	4b0b      	ldr	r3, [pc, #44]	@ (8002250 <video_recompute_vertical_window+0x40>)
 8002224:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002226:	4b09      	ldr	r3, [pc, #36]	@ (800224c <video_recompute_vertical_window+0x3c>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	fbb2 f3f3 	udiv	r3, r2, r3
 800222e:	4a09      	ldr	r2, [pc, #36]	@ (8002254 <video_recompute_vertical_window+0x44>)
 8002230:	6013      	str	r3, [r2, #0]
    activeFend   = TIM5->ARR  / one_line;
 8002232:	4b07      	ldr	r3, [pc, #28]	@ (8002250 <video_recompute_vertical_window+0x40>)
 8002234:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002236:	4b05      	ldr	r3, [pc, #20]	@ (800224c <video_recompute_vertical_window+0x3c>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	fbb2 f3f3 	udiv	r3, r2, r3
 800223e:	4a06      	ldr	r2, [pc, #24]	@ (8002258 <video_recompute_vertical_window+0x48>)
 8002240:	6013      	str	r3, [r2, #0]

    // safety margin: 12 lines before active
    //margin = 2;

    // any other derived values you need
}
 8002242:	bf00      	nop
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	40000800 	.word	0x40000800
 800224c:	2000ccbc 	.word	0x2000ccbc
 8002250:	40000c00 	.word	0x40000c00
 8002254:	2000ccb4 	.word	0x2000ccb4
 8002258:	2000ccb8 	.word	0x2000ccb8

0800225c <video_line_step>:
// ------------------------------------------------------------
#if 1 // third and should be correct fix is also black  and usb stops working
uint8_t repeat = 0;

void video_line_step(void)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b082      	sub	sp, #8
 8002260:	af00      	add	r7, sp, #0
    // 1. Latch VSYNC BEFORE waiting for HSYNC
    uint8_t vsync_now = (GPIOA->IDR & V_BLANK_Pin);
 8002262:	4b3d      	ldr	r3, [pc, #244]	@ (8002358 <video_line_step+0xfc>)
 8002264:	691b      	ldr	r3, [r3, #16]
 8002266:	b2db      	uxtb	r3, r3
 8002268:	f003 0301 	and.w	r3, r3, #1
 800226c:	71fb      	strb	r3, [r7, #7]

    // 2. Wait for HSYNC (DMA for this line will start right after)
    //while (!LL_TIM_IsActiveFlag_UPDATE(TIM4)) {}
    //while (TIM4->CNT <  TIM4->CCR1 - 20 && TIM4->CNT >0)
    while (GPIOB->IDR & H_BLANK_Pin) {}
 800226e:	bf00      	nop
 8002270:	4b3a      	ldr	r3, [pc, #232]	@ (800235c <video_line_step+0x100>)
 8002272:	691b      	ldr	r3, [r3, #16]
 8002274:	f003 0302 	and.w	r3, r3, #2
 8002278:	2b00      	cmp	r3, #0
 800227a:	d1f9      	bne.n	8002270 <video_line_step+0x14>

    // 3. Update line counter
    if (vsync_now) {
 800227c:	79fb      	ldrb	r3, [r7, #7]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d003      	beq.n	800228a <video_line_step+0x2e>
        active_line = 0;
 8002282:	4b37      	ldr	r3, [pc, #220]	@ (8002360 <video_line_step+0x104>)
 8002284:	2200      	movs	r2, #0
 8002286:	801a      	strh	r2, [r3, #0]
 8002288:	e005      	b.n	8002296 <video_line_step+0x3a>
    } else {
        active_line++;
 800228a:	4b35      	ldr	r3, [pc, #212]	@ (8002360 <video_line_step+0x104>)
 800228c:	881b      	ldrh	r3, [r3, #0]
 800228e:	3301      	adds	r3, #1
 8002290:	b29a      	uxth	r2, r3
 8002292:	4b33      	ldr	r3, [pc, #204]	@ (8002360 <video_line_step+0x104>)
 8002294:	801a      	strh	r2, [r3, #0]
    }

    dmaStarted = 1;
 8002296:	4b33      	ldr	r3, [pc, #204]	@ (8002364 <video_line_step+0x108>)
 8002298:	2201      	movs	r2, #1
 800229a:	701a      	strb	r2, [r3, #0]
    // 4. If this is the FIRST send, start rendering the next line immediately
    if (repeat == render_line) {
 800229c:	4b32      	ldr	r3, [pc, #200]	@ (8002368 <video_line_step+0x10c>)
 800229e:	781a      	ldrb	r2, [r3, #0]
 80022a0:	4b32      	ldr	r3, [pc, #200]	@ (800236c <video_line_step+0x110>)
 80022a2:	781b      	ldrb	r3, [r3, #0]
 80022a4:	429a      	cmp	r2, r3
 80022a6:	d138      	bne.n	800231a <video_line_step+0xbe>

        // 1. Render background into render_buf
        if (active_line < 60) {
 80022a8:	4b2d      	ldr	r3, [pc, #180]	@ (8002360 <video_line_step+0x104>)
 80022aa:	881b      	ldrh	r3, [r3, #0]
 80022ac:	2b3b      	cmp	r3, #59	@ 0x3b
 80022ae:	d806      	bhi.n	80022be <video_line_step+0x62>
            fill_solid(render_buf, 0b110000);
 80022b0:	4b2f      	ldr	r3, [pc, #188]	@ (8002370 <video_line_step+0x114>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	2130      	movs	r1, #48	@ 0x30
 80022b6:	4618      	mov	r0, r3
 80022b8:	f7ff ff6e 	bl	8002198 <fill_solid>
 80022bc:	e025      	b.n	800230a <video_line_step+0xae>
        } else if (active_line < 120) {
 80022be:	4b28      	ldr	r3, [pc, #160]	@ (8002360 <video_line_step+0x104>)
 80022c0:	881b      	ldrh	r3, [r3, #0]
 80022c2:	2b77      	cmp	r3, #119	@ 0x77
 80022c4:	d806      	bhi.n	80022d4 <video_line_step+0x78>
            fill_solid(render_buf, 0b000011);
 80022c6:	4b2a      	ldr	r3, [pc, #168]	@ (8002370 <video_line_step+0x114>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	2103      	movs	r1, #3
 80022cc:	4618      	mov	r0, r3
 80022ce:	f7ff ff63 	bl	8002198 <fill_solid>
 80022d2:	e01a      	b.n	800230a <video_line_step+0xae>
        } else if (active_line < 180) {
 80022d4:	4b22      	ldr	r3, [pc, #136]	@ (8002360 <video_line_step+0x104>)
 80022d6:	881b      	ldrh	r3, [r3, #0]
 80022d8:	2bb3      	cmp	r3, #179	@ 0xb3
 80022da:	d806      	bhi.n	80022ea <video_line_step+0x8e>
            fill_solid(render_buf, 0b001100);
 80022dc:	4b24      	ldr	r3, [pc, #144]	@ (8002370 <video_line_step+0x114>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	210c      	movs	r1, #12
 80022e2:	4618      	mov	r0, r3
 80022e4:	f7ff ff58 	bl	8002198 <fill_solid>
 80022e8:	e00f      	b.n	800230a <video_line_step+0xae>
        } else if (active_line < 240) {
 80022ea:	4b1d      	ldr	r3, [pc, #116]	@ (8002360 <video_line_step+0x104>)
 80022ec:	881b      	ldrh	r3, [r3, #0]
 80022ee:	2bef      	cmp	r3, #239	@ 0xef
 80022f0:	d806      	bhi.n	8002300 <video_line_step+0xa4>
            fill_solid(render_buf, 0b111100);
 80022f2:	4b1f      	ldr	r3, [pc, #124]	@ (8002370 <video_line_step+0x114>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	213c      	movs	r1, #60	@ 0x3c
 80022f8:	4618      	mov	r0, r3
 80022fa:	f7ff ff4d 	bl	8002198 <fill_solid>
 80022fe:	e004      	b.n	800230a <video_line_step+0xae>
        } else {
            fill_border(render_buf);
 8002300:	4b1b      	ldr	r3, [pc, #108]	@ (8002370 <video_line_step+0x114>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4618      	mov	r0, r3
 8002306:	f7ff ff68 	bl	80021da <fill_border>
        }

        // 2. Draw OSD on top
        draw_debug_osd_line(active_line, render_buf);
 800230a:	4b15      	ldr	r3, [pc, #84]	@ (8002360 <video_line_step+0x104>)
 800230c:	881b      	ldrh	r3, [r3, #0]
 800230e:	4a18      	ldr	r2, [pc, #96]	@ (8002370 <video_line_step+0x114>)
 8002310:	6812      	ldr	r2, [r2, #0]
 8002312:	4611      	mov	r1, r2
 8002314:	4618      	mov	r0, r3
 8002316:	f000 f8c9 	bl	80024ac <draw_debug_osd_line>
    //dmaStarted = 1;


#if 1
    // 5. Wait for DMA complete (line fully sent)
    while (!LL_DMA_IsActiveFlag_TC5(DMA2)) {}
 800231a:	bf00      	nop
 800231c:	4815      	ldr	r0, [pc, #84]	@ (8002374 <video_line_step+0x118>)
 800231e:	f7ff fe41 	bl	8001fa4 <LL_DMA_IsActiveFlag_TC5>
 8002322:	4603      	mov	r3, r0
 8002324:	2b00      	cmp	r3, #0
 8002326:	d0f9      	beq.n	800231c <video_line_step+0xc0>
    LL_DMA_ClearFlag_TC5(DMA2);
 8002328:	4812      	ldr	r0, [pc, #72]	@ (8002374 <video_line_step+0x118>)
 800232a:	f7ff fe5d 	bl	8001fe8 <LL_DMA_ClearFlag_TC5>

    // 6. If this was the SECOND send, NOW it is safe to swap


    if (repeat == swap_line)
 800232e:	4b0e      	ldr	r3, [pc, #56]	@ (8002368 <video_line_step+0x10c>)
 8002330:	781a      	ldrb	r2, [r3, #0]
 8002332:	4b11      	ldr	r3, [pc, #68]	@ (8002378 <video_line_step+0x11c>)
 8002334:	781b      	ldrb	r3, [r3, #0]
 8002336:	429a      	cmp	r2, r3
 8002338:	d101      	bne.n	800233e <video_line_step+0xe2>
    {

    	swapBuffers();
 800233a:	f000 f895 	bl	8002468 <swapBuffers>
        //display_buf   = render_buf;
        //render_buf    = tmp;
    }

    // 7. Re-arm DMA for next HSYNC with the (possibly new) display_buf
    ReArmDMA();
 800233e:	f7ff fef7 	bl	8002130 <ReArmDMA>

    // 8. Toggle repeat
    repeat ^= 1;
 8002342:	4b09      	ldr	r3, [pc, #36]	@ (8002368 <video_line_step+0x10c>)
 8002344:	781b      	ldrb	r3, [r3, #0]
 8002346:	f083 0301 	eor.w	r3, r3, #1
 800234a:	b2da      	uxtb	r2, r3
 800234c:	4b06      	ldr	r3, [pc, #24]	@ (8002368 <video_line_step+0x10c>)
 800234e:	701a      	strb	r2, [r3, #0]

#endif

}
 8002350:	bf00      	nop
 8002352:	3708      	adds	r7, #8
 8002354:	46bd      	mov	sp, r7
 8002356:	bd80      	pop	{r7, pc}
 8002358:	40020000 	.word	0x40020000
 800235c:	40020400 	.word	0x40020400
 8002360:	2000ccc6 	.word	0x2000ccc6
 8002364:	2000ccc4 	.word	0x2000ccc4
 8002368:	2000cdec 	.word	0x2000cdec
 800236c:	2000ccc8 	.word	0x2000ccc8
 8002370:	2000000c 	.word	0x2000000c
 8002374:	40026400 	.word	0x40026400
 8002378:	20000016 	.word	0x20000016

0800237c <put_pixel>:
#endif


static inline void put_pixel(uint32_t *buf, int x, uint32_t color)
{
 800237c:	b480      	push	{r7}
 800237e:	b085      	sub	sp, #20
 8002380:	af00      	add	r7, sp, #0
 8002382:	60f8      	str	r0, [r7, #12]
 8002384:	60b9      	str	r1, [r7, #8]
 8002386:	607a      	str	r2, [r7, #4]
    if (x >= 0 && x < H_VISIBLE_PIX)
 8002388:	68bb      	ldr	r3, [r7, #8]
 800238a:	2b00      	cmp	r3, #0
 800238c:	db08      	blt.n	80023a0 <put_pixel+0x24>
 800238e:	68bb      	ldr	r3, [r7, #8]
 8002390:	2bff      	cmp	r3, #255	@ 0xff
 8002392:	dc05      	bgt.n	80023a0 <put_pixel+0x24>
        buf[x] = color;
 8002394:	68bb      	ldr	r3, [r7, #8]
 8002396:	009b      	lsls	r3, r3, #2
 8002398:	68fa      	ldr	r2, [r7, #12]
 800239a:	4413      	add	r3, r2
 800239c:	687a      	ldr	r2, [r7, #4]
 800239e:	601a      	str	r2, [r3, #0]
}
 80023a0:	bf00      	nop
 80023a2:	3714      	adds	r7, #20
 80023a4:	46bd      	mov	sp, r7
 80023a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023aa:	4770      	bx	lr

080023ac <draw_char_line>:

void draw_char_line(uint32_t *buf, int x, int glyph_row, char c, uint32_t color)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b088      	sub	sp, #32
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	60f8      	str	r0, [r7, #12]
 80023b4:	60b9      	str	r1, [r7, #8]
 80023b6:	607a      	str	r2, [r7, #4]
 80023b8:	70fb      	strb	r3, [r7, #3]
    if (c < 32 || c > 95)
 80023ba:	78fb      	ldrb	r3, [r7, #3]
 80023bc:	2b1f      	cmp	r3, #31
 80023be:	d92b      	bls.n	8002418 <draw_char_line+0x6c>
 80023c0:	78fb      	ldrb	r3, [r7, #3]
 80023c2:	2b5f      	cmp	r3, #95	@ 0x5f
 80023c4:	d828      	bhi.n	8002418 <draw_char_line+0x6c>
        return;

    const uint8_t *glyph = font6x8[c - 32];
 80023c6:	78fb      	ldrb	r3, [r7, #3]
 80023c8:	f1a3 0220 	sub.w	r2, r3, #32
 80023cc:	4613      	mov	r3, r2
 80023ce:	005b      	lsls	r3, r3, #1
 80023d0:	4413      	add	r3, r2
 80023d2:	005b      	lsls	r3, r3, #1
 80023d4:	4a12      	ldr	r2, [pc, #72]	@ (8002420 <draw_char_line+0x74>)
 80023d6:	4413      	add	r3, r2
 80023d8:	61bb      	str	r3, [r7, #24]

    for (int col = 0; col < 6; col++)
 80023da:	2300      	movs	r3, #0
 80023dc:	61fb      	str	r3, [r7, #28]
 80023de:	e017      	b.n	8002410 <draw_char_line+0x64>
    {
        uint8_t bits = glyph[col];
 80023e0:	69fb      	ldr	r3, [r7, #28]
 80023e2:	69ba      	ldr	r2, [r7, #24]
 80023e4:	4413      	add	r3, r2
 80023e6:	781b      	ldrb	r3, [r3, #0]
 80023e8:	75fb      	strb	r3, [r7, #23]

        // Only draw the bit for THIS scanline
        if (bits & (1 << glyph_row))
 80023ea:	7dfa      	ldrb	r2, [r7, #23]
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	fa42 f303 	asr.w	r3, r2, r3
 80023f2:	f003 0301 	and.w	r3, r3, #1
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d007      	beq.n	800240a <draw_char_line+0x5e>
            put_pixel(buf, x + col, color);
 80023fa:	68ba      	ldr	r2, [r7, #8]
 80023fc:	69fb      	ldr	r3, [r7, #28]
 80023fe:	4413      	add	r3, r2
 8002400:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002402:	4619      	mov	r1, r3
 8002404:	68f8      	ldr	r0, [r7, #12]
 8002406:	f7ff ffb9 	bl	800237c <put_pixel>
    for (int col = 0; col < 6; col++)
 800240a:	69fb      	ldr	r3, [r7, #28]
 800240c:	3301      	adds	r3, #1
 800240e:	61fb      	str	r3, [r7, #28]
 8002410:	69fb      	ldr	r3, [r7, #28]
 8002412:	2b05      	cmp	r3, #5
 8002414:	dde4      	ble.n	80023e0 <draw_char_line+0x34>
 8002416:	e000      	b.n	800241a <draw_char_line+0x6e>
        return;
 8002418:	bf00      	nop
    }
}
 800241a:	3720      	adds	r7, #32
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}
 8002420:	0800caec 	.word	0x0800caec

08002424 <draw_text_line>:
    }
}
#endif

void draw_text_line(uint32_t *buf, int x, int glyph_row, const char *s, uint32_t color)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b086      	sub	sp, #24
 8002428:	af02      	add	r7, sp, #8
 800242a:	60f8      	str	r0, [r7, #12]
 800242c:	60b9      	str	r1, [r7, #8]
 800242e:	607a      	str	r2, [r7, #4]
 8002430:	603b      	str	r3, [r7, #0]
    while (*s)
 8002432:	e00f      	b.n	8002454 <draw_text_line+0x30>
    {
        draw_char_line(buf, x, glyph_row, *s, color);
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	781a      	ldrb	r2, [r3, #0]
 8002438:	69bb      	ldr	r3, [r7, #24]
 800243a:	9300      	str	r3, [sp, #0]
 800243c:	4613      	mov	r3, r2
 800243e:	687a      	ldr	r2, [r7, #4]
 8002440:	68b9      	ldr	r1, [r7, #8]
 8002442:	68f8      	ldr	r0, [r7, #12]
 8002444:	f7ff ffb2 	bl	80023ac <draw_char_line>
        x += 6;
 8002448:	68bb      	ldr	r3, [r7, #8]
 800244a:	3306      	adds	r3, #6
 800244c:	60bb      	str	r3, [r7, #8]
        s++;
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	3301      	adds	r3, #1
 8002452:	603b      	str	r3, [r7, #0]
    while (*s)
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	781b      	ldrb	r3, [r3, #0]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d1eb      	bne.n	8002434 <draw_text_line+0x10>
    }
}
 800245c:	bf00      	nop
 800245e:	bf00      	nop
 8002460:	3710      	adds	r7, #16
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}
	...

08002468 <swapBuffers>:
#if 1
void swapBuffers(void)
{
 8002468:	b480      	push	{r7}
 800246a:	b083      	sub	sp, #12
 800246c:	af00      	add	r7, sp, #0
    if (repeat == swap_line) {
 800246e:	4b0b      	ldr	r3, [pc, #44]	@ (800249c <swapBuffers+0x34>)
 8002470:	781a      	ldrb	r2, [r3, #0]
 8002472:	4b0b      	ldr	r3, [pc, #44]	@ (80024a0 <swapBuffers+0x38>)
 8002474:	781b      	ldrb	r3, [r3, #0]
 8002476:	429a      	cmp	r2, r3
 8002478:	d109      	bne.n	800248e <swapBuffers+0x26>
        uint32_t *tmp = display_buf;
 800247a:	4b0a      	ldr	r3, [pc, #40]	@ (80024a4 <swapBuffers+0x3c>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	607b      	str	r3, [r7, #4]
        display_buf   = render_buf;
 8002480:	4b09      	ldr	r3, [pc, #36]	@ (80024a8 <swapBuffers+0x40>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a07      	ldr	r2, [pc, #28]	@ (80024a4 <swapBuffers+0x3c>)
 8002486:	6013      	str	r3, [r2, #0]
        render_buf    = tmp;
 8002488:	4a07      	ldr	r2, [pc, #28]	@ (80024a8 <swapBuffers+0x40>)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6013      	str	r3, [r2, #0]
    }
}
 800248e:	bf00      	nop
 8002490:	370c      	adds	r7, #12
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
 800249a:	bf00      	nop
 800249c:	2000cdec 	.word	0x2000cdec
 80024a0:	20000016 	.word	0x20000016
 80024a4:	20000010 	.word	0x20000010
 80024a8:	2000000c 	.word	0x2000000c

080024ac <draw_debug_osd_line>:
#endif


void draw_debug_osd_line(uint16_t active_line, uint32_t *buf)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b086      	sub	sp, #24
 80024b0:	af02      	add	r7, sp, #8
 80024b2:	4603      	mov	r3, r0
 80024b4:	6039      	str	r1, [r7, #0]
 80024b6:	80fb      	strh	r3, [r7, #6]
	//int vis = active_line;


    if (active_line >= 0)
    {
        int glyph_row = active_line % 8;
 80024b8:	88fb      	ldrh	r3, [r7, #6]
 80024ba:	f003 0307 	and.w	r3, r3, #7
 80024be:	60fb      	str	r3, [r7, #12]
        int text_row  = active_line / 8;
 80024c0:	88fb      	ldrh	r3, [r7, #6]
 80024c2:	08db      	lsrs	r3, r3, #3
 80024c4:	b29b      	uxth	r3, r3
 80024c6:	60bb      	str	r3, [r7, #8]

        switch (text_row)
 80024c8:	68bb      	ldr	r3, [r7, #8]
 80024ca:	2b08      	cmp	r3, #8
 80024cc:	f200 808b 	bhi.w	80025e6 <draw_debug_osd_line+0x13a>
 80024d0:	a201      	add	r2, pc, #4	@ (adr r2, 80024d8 <draw_debug_osd_line+0x2c>)
 80024d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024d6:	bf00      	nop
 80024d8:	080024fd 	.word	0x080024fd
 80024dc:	08002517 	.word	0x08002517
 80024e0:	08002531 	.word	0x08002531
 80024e4:	0800254b 	.word	0x0800254b
 80024e8:	08002565 	.word	0x08002565
 80024ec:	0800257f 	.word	0x0800257f
 80024f0:	08002599 	.word	0x08002599
 80024f4:	080025b3 	.word	0x080025b3
 80024f8:	080025cd 	.word	0x080025cd
        {
            case 0: draw_text_line(buf, 10, glyph_row, debug1, OSD_WHITE); break;
 80024fc:	203f      	movs	r0, #63	@ 0x3f
 80024fe:	f7ff fc17 	bl	8001d30 <pack_pixel>
 8002502:	4603      	mov	r3, r0
 8002504:	009b      	lsls	r3, r3, #2
 8002506:	9300      	str	r3, [sp, #0]
 8002508:	4b39      	ldr	r3, [pc, #228]	@ (80025f0 <draw_debug_osd_line+0x144>)
 800250a:	68fa      	ldr	r2, [r7, #12]
 800250c:	210a      	movs	r1, #10
 800250e:	6838      	ldr	r0, [r7, #0]
 8002510:	f7ff ff88 	bl	8002424 <draw_text_line>
 8002514:	e067      	b.n	80025e6 <draw_debug_osd_line+0x13a>
            case 1: draw_text_line(buf, 10, glyph_row, debug2, OSD_WHITE); break;
 8002516:	203f      	movs	r0, #63	@ 0x3f
 8002518:	f7ff fc0a 	bl	8001d30 <pack_pixel>
 800251c:	4603      	mov	r3, r0
 800251e:	009b      	lsls	r3, r3, #2
 8002520:	9300      	str	r3, [sp, #0]
 8002522:	4b34      	ldr	r3, [pc, #208]	@ (80025f4 <draw_debug_osd_line+0x148>)
 8002524:	68fa      	ldr	r2, [r7, #12]
 8002526:	210a      	movs	r1, #10
 8002528:	6838      	ldr	r0, [r7, #0]
 800252a:	f7ff ff7b 	bl	8002424 <draw_text_line>
 800252e:	e05a      	b.n	80025e6 <draw_debug_osd_line+0x13a>
            case 2: draw_text_line(buf, 10, glyph_row, debug3, OSD_WHITE); break;
 8002530:	203f      	movs	r0, #63	@ 0x3f
 8002532:	f7ff fbfd 	bl	8001d30 <pack_pixel>
 8002536:	4603      	mov	r3, r0
 8002538:	009b      	lsls	r3, r3, #2
 800253a:	9300      	str	r3, [sp, #0]
 800253c:	4b2e      	ldr	r3, [pc, #184]	@ (80025f8 <draw_debug_osd_line+0x14c>)
 800253e:	68fa      	ldr	r2, [r7, #12]
 8002540:	210a      	movs	r1, #10
 8002542:	6838      	ldr	r0, [r7, #0]
 8002544:	f7ff ff6e 	bl	8002424 <draw_text_line>
 8002548:	e04d      	b.n	80025e6 <draw_debug_osd_line+0x13a>
            case 3: draw_text_line(buf, 10, glyph_row, debug4, OSD_WHITE); break;
 800254a:	203f      	movs	r0, #63	@ 0x3f
 800254c:	f7ff fbf0 	bl	8001d30 <pack_pixel>
 8002550:	4603      	mov	r3, r0
 8002552:	009b      	lsls	r3, r3, #2
 8002554:	9300      	str	r3, [sp, #0]
 8002556:	4b29      	ldr	r3, [pc, #164]	@ (80025fc <draw_debug_osd_line+0x150>)
 8002558:	68fa      	ldr	r2, [r7, #12]
 800255a:	210a      	movs	r1, #10
 800255c:	6838      	ldr	r0, [r7, #0]
 800255e:	f7ff ff61 	bl	8002424 <draw_text_line>
 8002562:	e040      	b.n	80025e6 <draw_debug_osd_line+0x13a>
            case 4: draw_text_line(buf, 10, glyph_row, debug5, OSD_WHITE); break;
 8002564:	203f      	movs	r0, #63	@ 0x3f
 8002566:	f7ff fbe3 	bl	8001d30 <pack_pixel>
 800256a:	4603      	mov	r3, r0
 800256c:	009b      	lsls	r3, r3, #2
 800256e:	9300      	str	r3, [sp, #0]
 8002570:	4b23      	ldr	r3, [pc, #140]	@ (8002600 <draw_debug_osd_line+0x154>)
 8002572:	68fa      	ldr	r2, [r7, #12]
 8002574:	210a      	movs	r1, #10
 8002576:	6838      	ldr	r0, [r7, #0]
 8002578:	f7ff ff54 	bl	8002424 <draw_text_line>
 800257c:	e033      	b.n	80025e6 <draw_debug_osd_line+0x13a>
            case 5: draw_text_line(buf, 10, glyph_row, debug6, OSD_WHITE); break;
 800257e:	203f      	movs	r0, #63	@ 0x3f
 8002580:	f7ff fbd6 	bl	8001d30 <pack_pixel>
 8002584:	4603      	mov	r3, r0
 8002586:	009b      	lsls	r3, r3, #2
 8002588:	9300      	str	r3, [sp, #0]
 800258a:	4b1e      	ldr	r3, [pc, #120]	@ (8002604 <draw_debug_osd_line+0x158>)
 800258c:	68fa      	ldr	r2, [r7, #12]
 800258e:	210a      	movs	r1, #10
 8002590:	6838      	ldr	r0, [r7, #0]
 8002592:	f7ff ff47 	bl	8002424 <draw_text_line>
 8002596:	e026      	b.n	80025e6 <draw_debug_osd_line+0x13a>
            case 6: draw_text_line(buf, 10, glyph_row, debug7, OSD_WHITE); break;
 8002598:	203f      	movs	r0, #63	@ 0x3f
 800259a:	f7ff fbc9 	bl	8001d30 <pack_pixel>
 800259e:	4603      	mov	r3, r0
 80025a0:	009b      	lsls	r3, r3, #2
 80025a2:	9300      	str	r3, [sp, #0]
 80025a4:	4b18      	ldr	r3, [pc, #96]	@ (8002608 <draw_debug_osd_line+0x15c>)
 80025a6:	68fa      	ldr	r2, [r7, #12]
 80025a8:	210a      	movs	r1, #10
 80025aa:	6838      	ldr	r0, [r7, #0]
 80025ac:	f7ff ff3a 	bl	8002424 <draw_text_line>
 80025b0:	e019      	b.n	80025e6 <draw_debug_osd_line+0x13a>
            case 7: draw_text_line(buf, 10, glyph_row, debug8, OSD_WHITE); break;
 80025b2:	203f      	movs	r0, #63	@ 0x3f
 80025b4:	f7ff fbbc 	bl	8001d30 <pack_pixel>
 80025b8:	4603      	mov	r3, r0
 80025ba:	009b      	lsls	r3, r3, #2
 80025bc:	9300      	str	r3, [sp, #0]
 80025be:	4b13      	ldr	r3, [pc, #76]	@ (800260c <draw_debug_osd_line+0x160>)
 80025c0:	68fa      	ldr	r2, [r7, #12]
 80025c2:	210a      	movs	r1, #10
 80025c4:	6838      	ldr	r0, [r7, #0]
 80025c6:	f7ff ff2d 	bl	8002424 <draw_text_line>
 80025ca:	e00c      	b.n	80025e6 <draw_debug_osd_line+0x13a>
            case 8: draw_text_line(buf, 10, glyph_row, debug9, OSD_WHITE); break;
 80025cc:	203f      	movs	r0, #63	@ 0x3f
 80025ce:	f7ff fbaf 	bl	8001d30 <pack_pixel>
 80025d2:	4603      	mov	r3, r0
 80025d4:	009b      	lsls	r3, r3, #2
 80025d6:	9300      	str	r3, [sp, #0]
 80025d8:	4b0d      	ldr	r3, [pc, #52]	@ (8002610 <draw_debug_osd_line+0x164>)
 80025da:	68fa      	ldr	r2, [r7, #12]
 80025dc:	210a      	movs	r1, #10
 80025de:	6838      	ldr	r0, [r7, #0]
 80025e0:	f7ff ff20 	bl	8002424 <draw_text_line>
 80025e4:	bf00      	nop
            //case 6: draw_text_line(buf, 10, glyph_row, debug7, OSD_WHITE); break;
        }
    }
}
 80025e6:	bf00      	nop
 80025e8:	3710      	adds	r7, #16
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	2000cccc 	.word	0x2000cccc
 80025f4:	2000ccec 	.word	0x2000ccec
 80025f8:	2000cd0c 	.word	0x2000cd0c
 80025fc:	2000cd2c 	.word	0x2000cd2c
 8002600:	2000cd4c 	.word	0x2000cd4c
 8002604:	2000cd6c 	.word	0x2000cd6c
 8002608:	2000cd8c 	.word	0x2000cd8c
 800260c:	2000cdac 	.word	0x2000cdac
 8002610:	2000cdcc 	.word	0x2000cdcc

08002614 <z80_reset>:
#include "main.h"

z80_t z80;

void z80_reset(void)
{
 8002614:	b480      	push	{r7}
 8002616:	af00      	add	r7, sp, #0
    z80.pc = 0x0000;
 8002618:	4b1d      	ldr	r3, [pc, #116]	@ (8002690 <z80_reset+0x7c>)
 800261a:	2200      	movs	r2, #0
 800261c:	801a      	strh	r2, [r3, #0]
    z80.sp = 0xFFFF;
 800261e:	4b1c      	ldr	r3, [pc, #112]	@ (8002690 <z80_reset+0x7c>)
 8002620:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002624:	805a      	strh	r2, [r3, #2]
    z80.af = z80.bc = z80.de = z80.hl = 0;
 8002626:	4b1a      	ldr	r3, [pc, #104]	@ (8002690 <z80_reset+0x7c>)
 8002628:	2200      	movs	r2, #0
 800262a:	815a      	strh	r2, [r3, #10]
 800262c:	4b18      	ldr	r3, [pc, #96]	@ (8002690 <z80_reset+0x7c>)
 800262e:	895a      	ldrh	r2, [r3, #10]
 8002630:	4b17      	ldr	r3, [pc, #92]	@ (8002690 <z80_reset+0x7c>)
 8002632:	811a      	strh	r2, [r3, #8]
 8002634:	4b16      	ldr	r3, [pc, #88]	@ (8002690 <z80_reset+0x7c>)
 8002636:	891a      	ldrh	r2, [r3, #8]
 8002638:	4b15      	ldr	r3, [pc, #84]	@ (8002690 <z80_reset+0x7c>)
 800263a:	80da      	strh	r2, [r3, #6]
 800263c:	4b14      	ldr	r3, [pc, #80]	@ (8002690 <z80_reset+0x7c>)
 800263e:	88da      	ldrh	r2, [r3, #6]
 8002640:	4b13      	ldr	r3, [pc, #76]	@ (8002690 <z80_reset+0x7c>)
 8002642:	809a      	strh	r2, [r3, #4]
    z80.af2 = z80.bc2 = z80.de2 = z80.hl2 = 0;
 8002644:	4b12      	ldr	r3, [pc, #72]	@ (8002690 <z80_reset+0x7c>)
 8002646:	2200      	movs	r2, #0
 8002648:	825a      	strh	r2, [r3, #18]
 800264a:	4b11      	ldr	r3, [pc, #68]	@ (8002690 <z80_reset+0x7c>)
 800264c:	8a5a      	ldrh	r2, [r3, #18]
 800264e:	4b10      	ldr	r3, [pc, #64]	@ (8002690 <z80_reset+0x7c>)
 8002650:	821a      	strh	r2, [r3, #16]
 8002652:	4b0f      	ldr	r3, [pc, #60]	@ (8002690 <z80_reset+0x7c>)
 8002654:	8a1a      	ldrh	r2, [r3, #16]
 8002656:	4b0e      	ldr	r3, [pc, #56]	@ (8002690 <z80_reset+0x7c>)
 8002658:	81da      	strh	r2, [r3, #14]
 800265a:	4b0d      	ldr	r3, [pc, #52]	@ (8002690 <z80_reset+0x7c>)
 800265c:	89da      	ldrh	r2, [r3, #14]
 800265e:	4b0c      	ldr	r3, [pc, #48]	@ (8002690 <z80_reset+0x7c>)
 8002660:	819a      	strh	r2, [r3, #12]
    z80.ix = z80.iy = 0;
 8002662:	4b0b      	ldr	r3, [pc, #44]	@ (8002690 <z80_reset+0x7c>)
 8002664:	2200      	movs	r2, #0
 8002666:	82da      	strh	r2, [r3, #22]
 8002668:	4b09      	ldr	r3, [pc, #36]	@ (8002690 <z80_reset+0x7c>)
 800266a:	8ada      	ldrh	r2, [r3, #22]
 800266c:	4b08      	ldr	r3, [pc, #32]	@ (8002690 <z80_reset+0x7c>)
 800266e:	829a      	strh	r2, [r3, #20]
    z80.iff1 = z80.iff2 = 0;
 8002670:	4b07      	ldr	r3, [pc, #28]	@ (8002690 <z80_reset+0x7c>)
 8002672:	2200      	movs	r2, #0
 8002674:	765a      	strb	r2, [r3, #25]
 8002676:	4b06      	ldr	r3, [pc, #24]	@ (8002690 <z80_reset+0x7c>)
 8002678:	7e5a      	ldrb	r2, [r3, #25]
 800267a:	4b05      	ldr	r3, [pc, #20]	@ (8002690 <z80_reset+0x7c>)
 800267c:	761a      	strb	r2, [r3, #24]
    z80.im = 0;
 800267e:	4b04      	ldr	r3, [pc, #16]	@ (8002690 <z80_reset+0x7c>)
 8002680:	2200      	movs	r2, #0
 8002682:	769a      	strb	r2, [r3, #26]
}
 8002684:	bf00      	nop
 8002686:	46bd      	mov	sp, r7
 8002688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268c:	4770      	bx	lr
 800268e:	bf00      	nop
 8002690:	2000cef0 	.word	0x2000cef0

08002694 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002694:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80026cc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002698:	f7ff fb10 	bl	8001cbc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800269c:	480c      	ldr	r0, [pc, #48]	@ (80026d0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800269e:	490d      	ldr	r1, [pc, #52]	@ (80026d4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80026a0:	4a0d      	ldr	r2, [pc, #52]	@ (80026d8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80026a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026a4:	e002      	b.n	80026ac <LoopCopyDataInit>

080026a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026aa:	3304      	adds	r3, #4

080026ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026b0:	d3f9      	bcc.n	80026a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026b2:	4a0a      	ldr	r2, [pc, #40]	@ (80026dc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80026b4:	4c0a      	ldr	r4, [pc, #40]	@ (80026e0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80026b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026b8:	e001      	b.n	80026be <LoopFillZerobss>

080026ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026bc:	3204      	adds	r2, #4

080026be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026c0:	d3fb      	bcc.n	80026ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80026c2:	f006 f97d 	bl	80089c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80026c6:	f7fe fac7 	bl	8000c58 <main>
  bx  lr    
 80026ca:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80026cc:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80026d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026d4:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 80026d8:	0800cf84 	.word	0x0800cf84
  ldr r2, =_sbss
 80026dc:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 80026e0:	2000d84c 	.word	0x2000d84c

080026e4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80026e4:	e7fe      	b.n	80026e4 <ADC_IRQHandler>
	...

080026e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80026ec:	4b0e      	ldr	r3, [pc, #56]	@ (8002728 <HAL_Init+0x40>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a0d      	ldr	r2, [pc, #52]	@ (8002728 <HAL_Init+0x40>)
 80026f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80026f6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80026f8:	4b0b      	ldr	r3, [pc, #44]	@ (8002728 <HAL_Init+0x40>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a0a      	ldr	r2, [pc, #40]	@ (8002728 <HAL_Init+0x40>)
 80026fe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002702:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002704:	4b08      	ldr	r3, [pc, #32]	@ (8002728 <HAL_Init+0x40>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a07      	ldr	r2, [pc, #28]	@ (8002728 <HAL_Init+0x40>)
 800270a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800270e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002710:	2003      	movs	r0, #3
 8002712:	f000 f94f 	bl	80029b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002716:	200f      	movs	r0, #15
 8002718:	f000 f808 	bl	800272c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800271c:	f7ff fa36 	bl	8001b8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002720:	2300      	movs	r3, #0
}
 8002722:	4618      	mov	r0, r3
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	40023c00 	.word	0x40023c00

0800272c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b082      	sub	sp, #8
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002734:	4b12      	ldr	r3, [pc, #72]	@ (8002780 <HAL_InitTick+0x54>)
 8002736:	681a      	ldr	r2, [r3, #0]
 8002738:	4b12      	ldr	r3, [pc, #72]	@ (8002784 <HAL_InitTick+0x58>)
 800273a:	781b      	ldrb	r3, [r3, #0]
 800273c:	4619      	mov	r1, r3
 800273e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002742:	fbb3 f3f1 	udiv	r3, r3, r1
 8002746:	fbb2 f3f3 	udiv	r3, r2, r3
 800274a:	4618      	mov	r0, r3
 800274c:	f000 f967 	bl	8002a1e <HAL_SYSTICK_Config>
 8002750:	4603      	mov	r3, r0
 8002752:	2b00      	cmp	r3, #0
 8002754:	d001      	beq.n	800275a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002756:	2301      	movs	r3, #1
 8002758:	e00e      	b.n	8002778 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2b0f      	cmp	r3, #15
 800275e:	d80a      	bhi.n	8002776 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002760:	2200      	movs	r2, #0
 8002762:	6879      	ldr	r1, [r7, #4]
 8002764:	f04f 30ff 	mov.w	r0, #4294967295
 8002768:	f000 f92f 	bl	80029ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800276c:	4a06      	ldr	r2, [pc, #24]	@ (8002788 <HAL_InitTick+0x5c>)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002772:	2300      	movs	r3, #0
 8002774:	e000      	b.n	8002778 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002776:	2301      	movs	r3, #1
}
 8002778:	4618      	mov	r0, r3
 800277a:	3708      	adds	r7, #8
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}
 8002780:	20000008 	.word	0x20000008
 8002784:	2000001c 	.word	0x2000001c
 8002788:	20000018 	.word	0x20000018

0800278c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800278c:	b480      	push	{r7}
 800278e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002790:	4b06      	ldr	r3, [pc, #24]	@ (80027ac <HAL_IncTick+0x20>)
 8002792:	781b      	ldrb	r3, [r3, #0]
 8002794:	461a      	mov	r2, r3
 8002796:	4b06      	ldr	r3, [pc, #24]	@ (80027b0 <HAL_IncTick+0x24>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4413      	add	r3, r2
 800279c:	4a04      	ldr	r2, [pc, #16]	@ (80027b0 <HAL_IncTick+0x24>)
 800279e:	6013      	str	r3, [r2, #0]
}
 80027a0:	bf00      	nop
 80027a2:	46bd      	mov	sp, r7
 80027a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a8:	4770      	bx	lr
 80027aa:	bf00      	nop
 80027ac:	2000001c 	.word	0x2000001c
 80027b0:	2000cf0c 	.word	0x2000cf0c

080027b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027b4:	b480      	push	{r7}
 80027b6:	af00      	add	r7, sp, #0
  return uwTick;
 80027b8:	4b03      	ldr	r3, [pc, #12]	@ (80027c8 <HAL_GetTick+0x14>)
 80027ba:	681b      	ldr	r3, [r3, #0]
}
 80027bc:	4618      	mov	r0, r3
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr
 80027c6:	bf00      	nop
 80027c8:	2000cf0c 	.word	0x2000cf0c

080027cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b084      	sub	sp, #16
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80027d4:	f7ff ffee 	bl	80027b4 <HAL_GetTick>
 80027d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027e4:	d005      	beq.n	80027f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80027e6:	4b0a      	ldr	r3, [pc, #40]	@ (8002810 <HAL_Delay+0x44>)
 80027e8:	781b      	ldrb	r3, [r3, #0]
 80027ea:	461a      	mov	r2, r3
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	4413      	add	r3, r2
 80027f0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80027f2:	bf00      	nop
 80027f4:	f7ff ffde 	bl	80027b4 <HAL_GetTick>
 80027f8:	4602      	mov	r2, r0
 80027fa:	68bb      	ldr	r3, [r7, #8]
 80027fc:	1ad3      	subs	r3, r2, r3
 80027fe:	68fa      	ldr	r2, [r7, #12]
 8002800:	429a      	cmp	r2, r3
 8002802:	d8f7      	bhi.n	80027f4 <HAL_Delay+0x28>
  {
  }
}
 8002804:	bf00      	nop
 8002806:	bf00      	nop
 8002808:	3710      	adds	r7, #16
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	2000001c 	.word	0x2000001c

08002814 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002814:	b480      	push	{r7}
 8002816:	b085      	sub	sp, #20
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	f003 0307 	and.w	r3, r3, #7
 8002822:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002824:	4b0c      	ldr	r3, [pc, #48]	@ (8002858 <__NVIC_SetPriorityGrouping+0x44>)
 8002826:	68db      	ldr	r3, [r3, #12]
 8002828:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800282a:	68ba      	ldr	r2, [r7, #8]
 800282c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002830:	4013      	ands	r3, r2
 8002832:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800283c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002840:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002844:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002846:	4a04      	ldr	r2, [pc, #16]	@ (8002858 <__NVIC_SetPriorityGrouping+0x44>)
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	60d3      	str	r3, [r2, #12]
}
 800284c:	bf00      	nop
 800284e:	3714      	adds	r7, #20
 8002850:	46bd      	mov	sp, r7
 8002852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002856:	4770      	bx	lr
 8002858:	e000ed00 	.word	0xe000ed00

0800285c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800285c:	b480      	push	{r7}
 800285e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002860:	4b04      	ldr	r3, [pc, #16]	@ (8002874 <__NVIC_GetPriorityGrouping+0x18>)
 8002862:	68db      	ldr	r3, [r3, #12]
 8002864:	0a1b      	lsrs	r3, r3, #8
 8002866:	f003 0307 	and.w	r3, r3, #7
}
 800286a:	4618      	mov	r0, r3
 800286c:	46bd      	mov	sp, r7
 800286e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002872:	4770      	bx	lr
 8002874:	e000ed00 	.word	0xe000ed00

08002878 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002878:	b480      	push	{r7}
 800287a:	b083      	sub	sp, #12
 800287c:	af00      	add	r7, sp, #0
 800287e:	4603      	mov	r3, r0
 8002880:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002882:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002886:	2b00      	cmp	r3, #0
 8002888:	db0b      	blt.n	80028a2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800288a:	79fb      	ldrb	r3, [r7, #7]
 800288c:	f003 021f 	and.w	r2, r3, #31
 8002890:	4907      	ldr	r1, [pc, #28]	@ (80028b0 <__NVIC_EnableIRQ+0x38>)
 8002892:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002896:	095b      	lsrs	r3, r3, #5
 8002898:	2001      	movs	r0, #1
 800289a:	fa00 f202 	lsl.w	r2, r0, r2
 800289e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80028a2:	bf00      	nop
 80028a4:	370c      	adds	r7, #12
 80028a6:	46bd      	mov	sp, r7
 80028a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ac:	4770      	bx	lr
 80028ae:	bf00      	nop
 80028b0:	e000e100 	.word	0xe000e100

080028b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b083      	sub	sp, #12
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	4603      	mov	r3, r0
 80028bc:	6039      	str	r1, [r7, #0]
 80028be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	db0a      	blt.n	80028de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	b2da      	uxtb	r2, r3
 80028cc:	490c      	ldr	r1, [pc, #48]	@ (8002900 <__NVIC_SetPriority+0x4c>)
 80028ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028d2:	0112      	lsls	r2, r2, #4
 80028d4:	b2d2      	uxtb	r2, r2
 80028d6:	440b      	add	r3, r1
 80028d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028dc:	e00a      	b.n	80028f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	b2da      	uxtb	r2, r3
 80028e2:	4908      	ldr	r1, [pc, #32]	@ (8002904 <__NVIC_SetPriority+0x50>)
 80028e4:	79fb      	ldrb	r3, [r7, #7]
 80028e6:	f003 030f 	and.w	r3, r3, #15
 80028ea:	3b04      	subs	r3, #4
 80028ec:	0112      	lsls	r2, r2, #4
 80028ee:	b2d2      	uxtb	r2, r2
 80028f0:	440b      	add	r3, r1
 80028f2:	761a      	strb	r2, [r3, #24]
}
 80028f4:	bf00      	nop
 80028f6:	370c      	adds	r7, #12
 80028f8:	46bd      	mov	sp, r7
 80028fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fe:	4770      	bx	lr
 8002900:	e000e100 	.word	0xe000e100
 8002904:	e000ed00 	.word	0xe000ed00

08002908 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002908:	b480      	push	{r7}
 800290a:	b089      	sub	sp, #36	@ 0x24
 800290c:	af00      	add	r7, sp, #0
 800290e:	60f8      	str	r0, [r7, #12]
 8002910:	60b9      	str	r1, [r7, #8]
 8002912:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	f003 0307 	and.w	r3, r3, #7
 800291a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800291c:	69fb      	ldr	r3, [r7, #28]
 800291e:	f1c3 0307 	rsb	r3, r3, #7
 8002922:	2b04      	cmp	r3, #4
 8002924:	bf28      	it	cs
 8002926:	2304      	movcs	r3, #4
 8002928:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800292a:	69fb      	ldr	r3, [r7, #28]
 800292c:	3304      	adds	r3, #4
 800292e:	2b06      	cmp	r3, #6
 8002930:	d902      	bls.n	8002938 <NVIC_EncodePriority+0x30>
 8002932:	69fb      	ldr	r3, [r7, #28]
 8002934:	3b03      	subs	r3, #3
 8002936:	e000      	b.n	800293a <NVIC_EncodePriority+0x32>
 8002938:	2300      	movs	r3, #0
 800293a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800293c:	f04f 32ff 	mov.w	r2, #4294967295
 8002940:	69bb      	ldr	r3, [r7, #24]
 8002942:	fa02 f303 	lsl.w	r3, r2, r3
 8002946:	43da      	mvns	r2, r3
 8002948:	68bb      	ldr	r3, [r7, #8]
 800294a:	401a      	ands	r2, r3
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002950:	f04f 31ff 	mov.w	r1, #4294967295
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	fa01 f303 	lsl.w	r3, r1, r3
 800295a:	43d9      	mvns	r1, r3
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002960:	4313      	orrs	r3, r2
         );
}
 8002962:	4618      	mov	r0, r3
 8002964:	3724      	adds	r7, #36	@ 0x24
 8002966:	46bd      	mov	sp, r7
 8002968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296c:	4770      	bx	lr
	...

08002970 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b082      	sub	sp, #8
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	3b01      	subs	r3, #1
 800297c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002980:	d301      	bcc.n	8002986 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002982:	2301      	movs	r3, #1
 8002984:	e00f      	b.n	80029a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002986:	4a0a      	ldr	r2, [pc, #40]	@ (80029b0 <SysTick_Config+0x40>)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	3b01      	subs	r3, #1
 800298c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800298e:	210f      	movs	r1, #15
 8002990:	f04f 30ff 	mov.w	r0, #4294967295
 8002994:	f7ff ff8e 	bl	80028b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002998:	4b05      	ldr	r3, [pc, #20]	@ (80029b0 <SysTick_Config+0x40>)
 800299a:	2200      	movs	r2, #0
 800299c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800299e:	4b04      	ldr	r3, [pc, #16]	@ (80029b0 <SysTick_Config+0x40>)
 80029a0:	2207      	movs	r2, #7
 80029a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029a4:	2300      	movs	r3, #0
}
 80029a6:	4618      	mov	r0, r3
 80029a8:	3708      	adds	r7, #8
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	e000e010 	.word	0xe000e010

080029b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b082      	sub	sp, #8
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029bc:	6878      	ldr	r0, [r7, #4]
 80029be:	f7ff ff29 	bl	8002814 <__NVIC_SetPriorityGrouping>
}
 80029c2:	bf00      	nop
 80029c4:	3708      	adds	r7, #8
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}

080029ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029ca:	b580      	push	{r7, lr}
 80029cc:	b086      	sub	sp, #24
 80029ce:	af00      	add	r7, sp, #0
 80029d0:	4603      	mov	r3, r0
 80029d2:	60b9      	str	r1, [r7, #8]
 80029d4:	607a      	str	r2, [r7, #4]
 80029d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029d8:	2300      	movs	r3, #0
 80029da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029dc:	f7ff ff3e 	bl	800285c <__NVIC_GetPriorityGrouping>
 80029e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029e2:	687a      	ldr	r2, [r7, #4]
 80029e4:	68b9      	ldr	r1, [r7, #8]
 80029e6:	6978      	ldr	r0, [r7, #20]
 80029e8:	f7ff ff8e 	bl	8002908 <NVIC_EncodePriority>
 80029ec:	4602      	mov	r2, r0
 80029ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029f2:	4611      	mov	r1, r2
 80029f4:	4618      	mov	r0, r3
 80029f6:	f7ff ff5d 	bl	80028b4 <__NVIC_SetPriority>
}
 80029fa:	bf00      	nop
 80029fc:	3718      	adds	r7, #24
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}

08002a02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a02:	b580      	push	{r7, lr}
 8002a04:	b082      	sub	sp, #8
 8002a06:	af00      	add	r7, sp, #0
 8002a08:	4603      	mov	r3, r0
 8002a0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a10:	4618      	mov	r0, r3
 8002a12:	f7ff ff31 	bl	8002878 <__NVIC_EnableIRQ>
}
 8002a16:	bf00      	nop
 8002a18:	3708      	adds	r7, #8
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd80      	pop	{r7, pc}

08002a1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a1e:	b580      	push	{r7, lr}
 8002a20:	b082      	sub	sp, #8
 8002a22:	af00      	add	r7, sp, #0
 8002a24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a26:	6878      	ldr	r0, [r7, #4]
 8002a28:	f7ff ffa2 	bl	8002970 <SysTick_Config>
 8002a2c:	4603      	mov	r3, r0
}
 8002a2e:	4618      	mov	r0, r3
 8002a30:	3708      	adds	r7, #8
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}
	...

08002a38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b089      	sub	sp, #36	@ 0x24
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
 8002a40:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a42:	2300      	movs	r3, #0
 8002a44:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002a46:	2300      	movs	r3, #0
 8002a48:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a4e:	2300      	movs	r3, #0
 8002a50:	61fb      	str	r3, [r7, #28]
 8002a52:	e159      	b.n	8002d08 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002a54:	2201      	movs	r2, #1
 8002a56:	69fb      	ldr	r3, [r7, #28]
 8002a58:	fa02 f303 	lsl.w	r3, r2, r3
 8002a5c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	697a      	ldr	r2, [r7, #20]
 8002a64:	4013      	ands	r3, r2
 8002a66:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002a68:	693a      	ldr	r2, [r7, #16]
 8002a6a:	697b      	ldr	r3, [r7, #20]
 8002a6c:	429a      	cmp	r2, r3
 8002a6e:	f040 8148 	bne.w	8002d02 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	f003 0303 	and.w	r3, r3, #3
 8002a7a:	2b01      	cmp	r3, #1
 8002a7c:	d005      	beq.n	8002a8a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a86:	2b02      	cmp	r3, #2
 8002a88:	d130      	bne.n	8002aec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	689b      	ldr	r3, [r3, #8]
 8002a8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002a90:	69fb      	ldr	r3, [r7, #28]
 8002a92:	005b      	lsls	r3, r3, #1
 8002a94:	2203      	movs	r2, #3
 8002a96:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9a:	43db      	mvns	r3, r3
 8002a9c:	69ba      	ldr	r2, [r7, #24]
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	68da      	ldr	r2, [r3, #12]
 8002aa6:	69fb      	ldr	r3, [r7, #28]
 8002aa8:	005b      	lsls	r3, r3, #1
 8002aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8002aae:	69ba      	ldr	r2, [r7, #24]
 8002ab0:	4313      	orrs	r3, r2
 8002ab2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	69ba      	ldr	r2, [r7, #24]
 8002ab8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ac0:	2201      	movs	r2, #1
 8002ac2:	69fb      	ldr	r3, [r7, #28]
 8002ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac8:	43db      	mvns	r3, r3
 8002aca:	69ba      	ldr	r2, [r7, #24]
 8002acc:	4013      	ands	r3, r2
 8002ace:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	091b      	lsrs	r3, r3, #4
 8002ad6:	f003 0201 	and.w	r2, r3, #1
 8002ada:	69fb      	ldr	r3, [r7, #28]
 8002adc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae0:	69ba      	ldr	r2, [r7, #24]
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	69ba      	ldr	r2, [r7, #24]
 8002aea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	f003 0303 	and.w	r3, r3, #3
 8002af4:	2b03      	cmp	r3, #3
 8002af6:	d017      	beq.n	8002b28 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	68db      	ldr	r3, [r3, #12]
 8002afc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002afe:	69fb      	ldr	r3, [r7, #28]
 8002b00:	005b      	lsls	r3, r3, #1
 8002b02:	2203      	movs	r2, #3
 8002b04:	fa02 f303 	lsl.w	r3, r2, r3
 8002b08:	43db      	mvns	r3, r3
 8002b0a:	69ba      	ldr	r2, [r7, #24]
 8002b0c:	4013      	ands	r3, r2
 8002b0e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	689a      	ldr	r2, [r3, #8]
 8002b14:	69fb      	ldr	r3, [r7, #28]
 8002b16:	005b      	lsls	r3, r3, #1
 8002b18:	fa02 f303 	lsl.w	r3, r2, r3
 8002b1c:	69ba      	ldr	r2, [r7, #24]
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	69ba      	ldr	r2, [r7, #24]
 8002b26:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	f003 0303 	and.w	r3, r3, #3
 8002b30:	2b02      	cmp	r3, #2
 8002b32:	d123      	bne.n	8002b7c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b34:	69fb      	ldr	r3, [r7, #28]
 8002b36:	08da      	lsrs	r2, r3, #3
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	3208      	adds	r2, #8
 8002b3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b40:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b42:	69fb      	ldr	r3, [r7, #28]
 8002b44:	f003 0307 	and.w	r3, r3, #7
 8002b48:	009b      	lsls	r3, r3, #2
 8002b4a:	220f      	movs	r2, #15
 8002b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b50:	43db      	mvns	r3, r3
 8002b52:	69ba      	ldr	r2, [r7, #24]
 8002b54:	4013      	ands	r3, r2
 8002b56:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	691a      	ldr	r2, [r3, #16]
 8002b5c:	69fb      	ldr	r3, [r7, #28]
 8002b5e:	f003 0307 	and.w	r3, r3, #7
 8002b62:	009b      	lsls	r3, r3, #2
 8002b64:	fa02 f303 	lsl.w	r3, r2, r3
 8002b68:	69ba      	ldr	r2, [r7, #24]
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002b6e:	69fb      	ldr	r3, [r7, #28]
 8002b70:	08da      	lsrs	r2, r3, #3
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	3208      	adds	r2, #8
 8002b76:	69b9      	ldr	r1, [r7, #24]
 8002b78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002b82:	69fb      	ldr	r3, [r7, #28]
 8002b84:	005b      	lsls	r3, r3, #1
 8002b86:	2203      	movs	r2, #3
 8002b88:	fa02 f303 	lsl.w	r3, r2, r3
 8002b8c:	43db      	mvns	r3, r3
 8002b8e:	69ba      	ldr	r2, [r7, #24]
 8002b90:	4013      	ands	r3, r2
 8002b92:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	f003 0203 	and.w	r2, r3, #3
 8002b9c:	69fb      	ldr	r3, [r7, #28]
 8002b9e:	005b      	lsls	r3, r3, #1
 8002ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba4:	69ba      	ldr	r2, [r7, #24]
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	69ba      	ldr	r2, [r7, #24]
 8002bae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	f000 80a2 	beq.w	8002d02 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	60fb      	str	r3, [r7, #12]
 8002bc2:	4b57      	ldr	r3, [pc, #348]	@ (8002d20 <HAL_GPIO_Init+0x2e8>)
 8002bc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bc6:	4a56      	ldr	r2, [pc, #344]	@ (8002d20 <HAL_GPIO_Init+0x2e8>)
 8002bc8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002bcc:	6453      	str	r3, [r2, #68]	@ 0x44
 8002bce:	4b54      	ldr	r3, [pc, #336]	@ (8002d20 <HAL_GPIO_Init+0x2e8>)
 8002bd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bd2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bd6:	60fb      	str	r3, [r7, #12]
 8002bd8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002bda:	4a52      	ldr	r2, [pc, #328]	@ (8002d24 <HAL_GPIO_Init+0x2ec>)
 8002bdc:	69fb      	ldr	r3, [r7, #28]
 8002bde:	089b      	lsrs	r3, r3, #2
 8002be0:	3302      	adds	r3, #2
 8002be2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002be6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	f003 0303 	and.w	r3, r3, #3
 8002bee:	009b      	lsls	r3, r3, #2
 8002bf0:	220f      	movs	r2, #15
 8002bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf6:	43db      	mvns	r3, r3
 8002bf8:	69ba      	ldr	r2, [r7, #24]
 8002bfa:	4013      	ands	r3, r2
 8002bfc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	4a49      	ldr	r2, [pc, #292]	@ (8002d28 <HAL_GPIO_Init+0x2f0>)
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d019      	beq.n	8002c3a <HAL_GPIO_Init+0x202>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	4a48      	ldr	r2, [pc, #288]	@ (8002d2c <HAL_GPIO_Init+0x2f4>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d013      	beq.n	8002c36 <HAL_GPIO_Init+0x1fe>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	4a47      	ldr	r2, [pc, #284]	@ (8002d30 <HAL_GPIO_Init+0x2f8>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d00d      	beq.n	8002c32 <HAL_GPIO_Init+0x1fa>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	4a46      	ldr	r2, [pc, #280]	@ (8002d34 <HAL_GPIO_Init+0x2fc>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d007      	beq.n	8002c2e <HAL_GPIO_Init+0x1f6>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	4a45      	ldr	r2, [pc, #276]	@ (8002d38 <HAL_GPIO_Init+0x300>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d101      	bne.n	8002c2a <HAL_GPIO_Init+0x1f2>
 8002c26:	2304      	movs	r3, #4
 8002c28:	e008      	b.n	8002c3c <HAL_GPIO_Init+0x204>
 8002c2a:	2307      	movs	r3, #7
 8002c2c:	e006      	b.n	8002c3c <HAL_GPIO_Init+0x204>
 8002c2e:	2303      	movs	r3, #3
 8002c30:	e004      	b.n	8002c3c <HAL_GPIO_Init+0x204>
 8002c32:	2302      	movs	r3, #2
 8002c34:	e002      	b.n	8002c3c <HAL_GPIO_Init+0x204>
 8002c36:	2301      	movs	r3, #1
 8002c38:	e000      	b.n	8002c3c <HAL_GPIO_Init+0x204>
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	69fa      	ldr	r2, [r7, #28]
 8002c3e:	f002 0203 	and.w	r2, r2, #3
 8002c42:	0092      	lsls	r2, r2, #2
 8002c44:	4093      	lsls	r3, r2
 8002c46:	69ba      	ldr	r2, [r7, #24]
 8002c48:	4313      	orrs	r3, r2
 8002c4a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c4c:	4935      	ldr	r1, [pc, #212]	@ (8002d24 <HAL_GPIO_Init+0x2ec>)
 8002c4e:	69fb      	ldr	r3, [r7, #28]
 8002c50:	089b      	lsrs	r3, r3, #2
 8002c52:	3302      	adds	r3, #2
 8002c54:	69ba      	ldr	r2, [r7, #24]
 8002c56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c5a:	4b38      	ldr	r3, [pc, #224]	@ (8002d3c <HAL_GPIO_Init+0x304>)
 8002c5c:	689b      	ldr	r3, [r3, #8]
 8002c5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c60:	693b      	ldr	r3, [r7, #16]
 8002c62:	43db      	mvns	r3, r3
 8002c64:	69ba      	ldr	r2, [r7, #24]
 8002c66:	4013      	ands	r3, r2
 8002c68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d003      	beq.n	8002c7e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002c76:	69ba      	ldr	r2, [r7, #24]
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	4313      	orrs	r3, r2
 8002c7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002c7e:	4a2f      	ldr	r2, [pc, #188]	@ (8002d3c <HAL_GPIO_Init+0x304>)
 8002c80:	69bb      	ldr	r3, [r7, #24]
 8002c82:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002c84:	4b2d      	ldr	r3, [pc, #180]	@ (8002d3c <HAL_GPIO_Init+0x304>)
 8002c86:	68db      	ldr	r3, [r3, #12]
 8002c88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	43db      	mvns	r3, r3
 8002c8e:	69ba      	ldr	r2, [r7, #24]
 8002c90:	4013      	ands	r3, r2
 8002c92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d003      	beq.n	8002ca8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002ca0:	69ba      	ldr	r2, [r7, #24]
 8002ca2:	693b      	ldr	r3, [r7, #16]
 8002ca4:	4313      	orrs	r3, r2
 8002ca6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ca8:	4a24      	ldr	r2, [pc, #144]	@ (8002d3c <HAL_GPIO_Init+0x304>)
 8002caa:	69bb      	ldr	r3, [r7, #24]
 8002cac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002cae:	4b23      	ldr	r3, [pc, #140]	@ (8002d3c <HAL_GPIO_Init+0x304>)
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cb4:	693b      	ldr	r3, [r7, #16]
 8002cb6:	43db      	mvns	r3, r3
 8002cb8:	69ba      	ldr	r2, [r7, #24]
 8002cba:	4013      	ands	r3, r2
 8002cbc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d003      	beq.n	8002cd2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002cca:	69ba      	ldr	r2, [r7, #24]
 8002ccc:	693b      	ldr	r3, [r7, #16]
 8002cce:	4313      	orrs	r3, r2
 8002cd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002cd2:	4a1a      	ldr	r2, [pc, #104]	@ (8002d3c <HAL_GPIO_Init+0x304>)
 8002cd4:	69bb      	ldr	r3, [r7, #24]
 8002cd6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002cd8:	4b18      	ldr	r3, [pc, #96]	@ (8002d3c <HAL_GPIO_Init+0x304>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	43db      	mvns	r3, r3
 8002ce2:	69ba      	ldr	r2, [r7, #24]
 8002ce4:	4013      	ands	r3, r2
 8002ce6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d003      	beq.n	8002cfc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002cf4:	69ba      	ldr	r2, [r7, #24]
 8002cf6:	693b      	ldr	r3, [r7, #16]
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002cfc:	4a0f      	ldr	r2, [pc, #60]	@ (8002d3c <HAL_GPIO_Init+0x304>)
 8002cfe:	69bb      	ldr	r3, [r7, #24]
 8002d00:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d02:	69fb      	ldr	r3, [r7, #28]
 8002d04:	3301      	adds	r3, #1
 8002d06:	61fb      	str	r3, [r7, #28]
 8002d08:	69fb      	ldr	r3, [r7, #28]
 8002d0a:	2b0f      	cmp	r3, #15
 8002d0c:	f67f aea2 	bls.w	8002a54 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002d10:	bf00      	nop
 8002d12:	bf00      	nop
 8002d14:	3724      	adds	r7, #36	@ 0x24
 8002d16:	46bd      	mov	sp, r7
 8002d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1c:	4770      	bx	lr
 8002d1e:	bf00      	nop
 8002d20:	40023800 	.word	0x40023800
 8002d24:	40013800 	.word	0x40013800
 8002d28:	40020000 	.word	0x40020000
 8002d2c:	40020400 	.word	0x40020400
 8002d30:	40020800 	.word	0x40020800
 8002d34:	40020c00 	.word	0x40020c00
 8002d38:	40021000 	.word	0x40021000
 8002d3c:	40013c00 	.word	0x40013c00

08002d40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d40:	b480      	push	{r7}
 8002d42:	b083      	sub	sp, #12
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
 8002d48:	460b      	mov	r3, r1
 8002d4a:	807b      	strh	r3, [r7, #2]
 8002d4c:	4613      	mov	r3, r2
 8002d4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d50:	787b      	ldrb	r3, [r7, #1]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d003      	beq.n	8002d5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d56:	887a      	ldrh	r2, [r7, #2]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002d5c:	e003      	b.n	8002d66 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002d5e:	887b      	ldrh	r3, [r7, #2]
 8002d60:	041a      	lsls	r2, r3, #16
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	619a      	str	r2, [r3, #24]
}
 8002d66:	bf00      	nop
 8002d68:	370c      	adds	r7, #12
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d70:	4770      	bx	lr

08002d72 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002d72:	b580      	push	{r7, lr}
 8002d74:	b086      	sub	sp, #24
 8002d76:	af02      	add	r7, sp, #8
 8002d78:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d101      	bne.n	8002d84 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002d80:	2301      	movs	r3, #1
 8002d82:	e059      	b.n	8002e38 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8002d90:	b2db      	uxtb	r3, r3
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d106      	bne.n	8002da4 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2200      	movs	r2, #0
 8002d9a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002d9e:	6878      	ldr	r0, [r7, #4]
 8002da0:	f005 faf2 	bl	8008388 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2203      	movs	r2, #3
 8002da8:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002db2:	d102      	bne.n	8002dba <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2200      	movs	r2, #0
 8002db8:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f002 fe59 	bl	8005a76 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6818      	ldr	r0, [r3, #0]
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	7c1a      	ldrb	r2, [r3, #16]
 8002dcc:	f88d 2000 	strb.w	r2, [sp]
 8002dd0:	3304      	adds	r3, #4
 8002dd2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002dd4:	f002 fdda 	bl	800598c <USB_CoreInit>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d005      	beq.n	8002dea <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2202      	movs	r2, #2
 8002de2:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002de6:	2301      	movs	r3, #1
 8002de8:	e026      	b.n	8002e38 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	2101      	movs	r1, #1
 8002df0:	4618      	mov	r0, r3
 8002df2:	f002 fe51 	bl	8005a98 <USB_SetCurrentMode>
 8002df6:	4603      	mov	r3, r0
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d005      	beq.n	8002e08 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2202      	movs	r2, #2
 8002e00:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002e04:	2301      	movs	r3, #1
 8002e06:	e017      	b.n	8002e38 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6818      	ldr	r0, [r3, #0]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	7c1a      	ldrb	r2, [r3, #16]
 8002e10:	f88d 2000 	strb.w	r2, [sp]
 8002e14:	3304      	adds	r3, #4
 8002e16:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002e18:	f002 fffa 	bl	8005e10 <USB_HostInit>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d005      	beq.n	8002e2e <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2202      	movs	r2, #2
 8002e26:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e004      	b.n	8002e38 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2201      	movs	r2, #1
 8002e32:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8002e36:	2300      	movs	r3, #0
}
 8002e38:	4618      	mov	r0, r3
 8002e3a:	3710      	adds	r7, #16
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bd80      	pop	{r7, pc}

08002e40 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8002e40:	b590      	push	{r4, r7, lr}
 8002e42:	b08b      	sub	sp, #44	@ 0x2c
 8002e44:	af04      	add	r7, sp, #16
 8002e46:	6078      	str	r0, [r7, #4]
 8002e48:	4608      	mov	r0, r1
 8002e4a:	4611      	mov	r1, r2
 8002e4c:	461a      	mov	r2, r3
 8002e4e:	4603      	mov	r3, r0
 8002e50:	70fb      	strb	r3, [r7, #3]
 8002e52:	460b      	mov	r3, r1
 8002e54:	70bb      	strb	r3, [r7, #2]
 8002e56:	4613      	mov	r3, r2
 8002e58:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8002e5a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8002e5c:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002e64:	2b01      	cmp	r3, #1
 8002e66:	d101      	bne.n	8002e6c <HAL_HCD_HC_Init+0x2c>
 8002e68:	2302      	movs	r3, #2
 8002e6a:	e09d      	b.n	8002fa8 <HAL_HCD_HC_Init+0x168>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2201      	movs	r2, #1
 8002e70:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8002e74:	78fa      	ldrb	r2, [r7, #3]
 8002e76:	6879      	ldr	r1, [r7, #4]
 8002e78:	4613      	mov	r3, r2
 8002e7a:	011b      	lsls	r3, r3, #4
 8002e7c:	1a9b      	subs	r3, r3, r2
 8002e7e:	009b      	lsls	r3, r3, #2
 8002e80:	440b      	add	r3, r1
 8002e82:	3319      	adds	r3, #25
 8002e84:	2200      	movs	r2, #0
 8002e86:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002e88:	78fa      	ldrb	r2, [r7, #3]
 8002e8a:	6879      	ldr	r1, [r7, #4]
 8002e8c:	4613      	mov	r3, r2
 8002e8e:	011b      	lsls	r3, r3, #4
 8002e90:	1a9b      	subs	r3, r3, r2
 8002e92:	009b      	lsls	r3, r3, #2
 8002e94:	440b      	add	r3, r1
 8002e96:	3314      	adds	r3, #20
 8002e98:	787a      	ldrb	r2, [r7, #1]
 8002e9a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002e9c:	78fa      	ldrb	r2, [r7, #3]
 8002e9e:	6879      	ldr	r1, [r7, #4]
 8002ea0:	4613      	mov	r3, r2
 8002ea2:	011b      	lsls	r3, r3, #4
 8002ea4:	1a9b      	subs	r3, r3, r2
 8002ea6:	009b      	lsls	r3, r3, #2
 8002ea8:	440b      	add	r3, r1
 8002eaa:	3315      	adds	r3, #21
 8002eac:	78fa      	ldrb	r2, [r7, #3]
 8002eae:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002eb0:	78fa      	ldrb	r2, [r7, #3]
 8002eb2:	6879      	ldr	r1, [r7, #4]
 8002eb4:	4613      	mov	r3, r2
 8002eb6:	011b      	lsls	r3, r3, #4
 8002eb8:	1a9b      	subs	r3, r3, r2
 8002eba:	009b      	lsls	r3, r3, #2
 8002ebc:	440b      	add	r3, r1
 8002ebe:	3326      	adds	r3, #38	@ 0x26
 8002ec0:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8002ec4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8002ec6:	78fa      	ldrb	r2, [r7, #3]
 8002ec8:	78bb      	ldrb	r3, [r7, #2]
 8002eca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002ece:	b2d8      	uxtb	r0, r3
 8002ed0:	6879      	ldr	r1, [r7, #4]
 8002ed2:	4613      	mov	r3, r2
 8002ed4:	011b      	lsls	r3, r3, #4
 8002ed6:	1a9b      	subs	r3, r3, r2
 8002ed8:	009b      	lsls	r3, r3, #2
 8002eda:	440b      	add	r3, r1
 8002edc:	3316      	adds	r3, #22
 8002ede:	4602      	mov	r2, r0
 8002ee0:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8002ee2:	78fb      	ldrb	r3, [r7, #3]
 8002ee4:	4619      	mov	r1, r3
 8002ee6:	6878      	ldr	r0, [r7, #4]
 8002ee8:	f000 fb88 	bl	80035fc <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8002eec:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	da0a      	bge.n	8002f0a <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002ef4:	78fa      	ldrb	r2, [r7, #3]
 8002ef6:	6879      	ldr	r1, [r7, #4]
 8002ef8:	4613      	mov	r3, r2
 8002efa:	011b      	lsls	r3, r3, #4
 8002efc:	1a9b      	subs	r3, r3, r2
 8002efe:	009b      	lsls	r3, r3, #2
 8002f00:	440b      	add	r3, r1
 8002f02:	3317      	adds	r3, #23
 8002f04:	2201      	movs	r2, #1
 8002f06:	701a      	strb	r2, [r3, #0]
 8002f08:	e009      	b.n	8002f1e <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002f0a:	78fa      	ldrb	r2, [r7, #3]
 8002f0c:	6879      	ldr	r1, [r7, #4]
 8002f0e:	4613      	mov	r3, r2
 8002f10:	011b      	lsls	r3, r3, #4
 8002f12:	1a9b      	subs	r3, r3, r2
 8002f14:	009b      	lsls	r3, r3, #2
 8002f16:	440b      	add	r3, r1
 8002f18:	3317      	adds	r3, #23
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4618      	mov	r0, r3
 8002f24:	f003 f898 	bl	8006058 <USB_GetHostSpeed>
 8002f28:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8002f2a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002f2e:	2b01      	cmp	r3, #1
 8002f30:	d10b      	bne.n	8002f4a <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8002f32:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002f36:	2b01      	cmp	r3, #1
 8002f38:	d107      	bne.n	8002f4a <HAL_HCD_HC_Init+0x10a>
 8002f3a:	693b      	ldr	r3, [r7, #16]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d104      	bne.n	8002f4a <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8002f40:	697b      	ldr	r3, [r7, #20]
 8002f42:	2bbc      	cmp	r3, #188	@ 0xbc
 8002f44:	d901      	bls.n	8002f4a <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8002f46:	23bc      	movs	r3, #188	@ 0xbc
 8002f48:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8002f4a:	78fa      	ldrb	r2, [r7, #3]
 8002f4c:	6879      	ldr	r1, [r7, #4]
 8002f4e:	4613      	mov	r3, r2
 8002f50:	011b      	lsls	r3, r3, #4
 8002f52:	1a9b      	subs	r3, r3, r2
 8002f54:	009b      	lsls	r3, r3, #2
 8002f56:	440b      	add	r3, r1
 8002f58:	3318      	adds	r3, #24
 8002f5a:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8002f5e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8002f60:	78fa      	ldrb	r2, [r7, #3]
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	b298      	uxth	r0, r3
 8002f66:	6879      	ldr	r1, [r7, #4]
 8002f68:	4613      	mov	r3, r2
 8002f6a:	011b      	lsls	r3, r3, #4
 8002f6c:	1a9b      	subs	r3, r3, r2
 8002f6e:	009b      	lsls	r3, r3, #2
 8002f70:	440b      	add	r3, r1
 8002f72:	3328      	adds	r3, #40	@ 0x28
 8002f74:	4602      	mov	r2, r0
 8002f76:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6818      	ldr	r0, [r3, #0]
 8002f7c:	697b      	ldr	r3, [r7, #20]
 8002f7e:	b29b      	uxth	r3, r3
 8002f80:	787c      	ldrb	r4, [r7, #1]
 8002f82:	78ba      	ldrb	r2, [r7, #2]
 8002f84:	78f9      	ldrb	r1, [r7, #3]
 8002f86:	9302      	str	r3, [sp, #8]
 8002f88:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002f8c:	9301      	str	r3, [sp, #4]
 8002f8e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002f92:	9300      	str	r3, [sp, #0]
 8002f94:	4623      	mov	r3, r4
 8002f96:	f003 f887 	bl	80060a8 <USB_HC_Init>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8002fa6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fa8:	4618      	mov	r0, r3
 8002faa:	371c      	adds	r7, #28
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bd90      	pop	{r4, r7, pc}

08002fb0 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b082      	sub	sp, #8
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
 8002fb8:	4608      	mov	r0, r1
 8002fba:	4611      	mov	r1, r2
 8002fbc:	461a      	mov	r2, r3
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	70fb      	strb	r3, [r7, #3]
 8002fc2:	460b      	mov	r3, r1
 8002fc4:	70bb      	strb	r3, [r7, #2]
 8002fc6:	4613      	mov	r3, r2
 8002fc8:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8002fca:	78fa      	ldrb	r2, [r7, #3]
 8002fcc:	6879      	ldr	r1, [r7, #4]
 8002fce:	4613      	mov	r3, r2
 8002fd0:	011b      	lsls	r3, r3, #4
 8002fd2:	1a9b      	subs	r3, r3, r2
 8002fd4:	009b      	lsls	r3, r3, #2
 8002fd6:	440b      	add	r3, r1
 8002fd8:	3317      	adds	r3, #23
 8002fda:	78ba      	ldrb	r2, [r7, #2]
 8002fdc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002fde:	78fa      	ldrb	r2, [r7, #3]
 8002fe0:	6879      	ldr	r1, [r7, #4]
 8002fe2:	4613      	mov	r3, r2
 8002fe4:	011b      	lsls	r3, r3, #4
 8002fe6:	1a9b      	subs	r3, r3, r2
 8002fe8:	009b      	lsls	r3, r3, #2
 8002fea:	440b      	add	r3, r1
 8002fec:	3326      	adds	r3, #38	@ 0x26
 8002fee:	787a      	ldrb	r2, [r7, #1]
 8002ff0:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8002ff2:	7c3b      	ldrb	r3, [r7, #16]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d114      	bne.n	8003022 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002ff8:	78fa      	ldrb	r2, [r7, #3]
 8002ffa:	6879      	ldr	r1, [r7, #4]
 8002ffc:	4613      	mov	r3, r2
 8002ffe:	011b      	lsls	r3, r3, #4
 8003000:	1a9b      	subs	r3, r3, r2
 8003002:	009b      	lsls	r3, r3, #2
 8003004:	440b      	add	r3, r1
 8003006:	332a      	adds	r3, #42	@ 0x2a
 8003008:	2203      	movs	r2, #3
 800300a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 800300c:	78fa      	ldrb	r2, [r7, #3]
 800300e:	6879      	ldr	r1, [r7, #4]
 8003010:	4613      	mov	r3, r2
 8003012:	011b      	lsls	r3, r3, #4
 8003014:	1a9b      	subs	r3, r3, r2
 8003016:	009b      	lsls	r3, r3, #2
 8003018:	440b      	add	r3, r1
 800301a:	3319      	adds	r3, #25
 800301c:	7f3a      	ldrb	r2, [r7, #28]
 800301e:	701a      	strb	r2, [r3, #0]
 8003020:	e009      	b.n	8003036 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003022:	78fa      	ldrb	r2, [r7, #3]
 8003024:	6879      	ldr	r1, [r7, #4]
 8003026:	4613      	mov	r3, r2
 8003028:	011b      	lsls	r3, r3, #4
 800302a:	1a9b      	subs	r3, r3, r2
 800302c:	009b      	lsls	r3, r3, #2
 800302e:	440b      	add	r3, r1
 8003030:	332a      	adds	r3, #42	@ 0x2a
 8003032:	2202      	movs	r2, #2
 8003034:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8003036:	787b      	ldrb	r3, [r7, #1]
 8003038:	2b03      	cmp	r3, #3
 800303a:	f200 8102 	bhi.w	8003242 <HAL_HCD_HC_SubmitRequest+0x292>
 800303e:	a201      	add	r2, pc, #4	@ (adr r2, 8003044 <HAL_HCD_HC_SubmitRequest+0x94>)
 8003040:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003044:	08003055 	.word	0x08003055
 8003048:	0800322d 	.word	0x0800322d
 800304c:	08003119 	.word	0x08003119
 8003050:	080031a3 	.word	0x080031a3
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8003054:	7c3b      	ldrb	r3, [r7, #16]
 8003056:	2b01      	cmp	r3, #1
 8003058:	f040 80f5 	bne.w	8003246 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 800305c:	78bb      	ldrb	r3, [r7, #2]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d12d      	bne.n	80030be <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8003062:	8b3b      	ldrh	r3, [r7, #24]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d109      	bne.n	800307c <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8003068:	78fa      	ldrb	r2, [r7, #3]
 800306a:	6879      	ldr	r1, [r7, #4]
 800306c:	4613      	mov	r3, r2
 800306e:	011b      	lsls	r3, r3, #4
 8003070:	1a9b      	subs	r3, r3, r2
 8003072:	009b      	lsls	r3, r3, #2
 8003074:	440b      	add	r3, r1
 8003076:	333d      	adds	r3, #61	@ 0x3d
 8003078:	2201      	movs	r2, #1
 800307a:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 800307c:	78fa      	ldrb	r2, [r7, #3]
 800307e:	6879      	ldr	r1, [r7, #4]
 8003080:	4613      	mov	r3, r2
 8003082:	011b      	lsls	r3, r3, #4
 8003084:	1a9b      	subs	r3, r3, r2
 8003086:	009b      	lsls	r3, r3, #2
 8003088:	440b      	add	r3, r1
 800308a:	333d      	adds	r3, #61	@ 0x3d
 800308c:	781b      	ldrb	r3, [r3, #0]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d10a      	bne.n	80030a8 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003092:	78fa      	ldrb	r2, [r7, #3]
 8003094:	6879      	ldr	r1, [r7, #4]
 8003096:	4613      	mov	r3, r2
 8003098:	011b      	lsls	r3, r3, #4
 800309a:	1a9b      	subs	r3, r3, r2
 800309c:	009b      	lsls	r3, r3, #2
 800309e:	440b      	add	r3, r1
 80030a0:	332a      	adds	r3, #42	@ 0x2a
 80030a2:	2200      	movs	r2, #0
 80030a4:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 80030a6:	e0ce      	b.n	8003246 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80030a8:	78fa      	ldrb	r2, [r7, #3]
 80030aa:	6879      	ldr	r1, [r7, #4]
 80030ac:	4613      	mov	r3, r2
 80030ae:	011b      	lsls	r3, r3, #4
 80030b0:	1a9b      	subs	r3, r3, r2
 80030b2:	009b      	lsls	r3, r3, #2
 80030b4:	440b      	add	r3, r1
 80030b6:	332a      	adds	r3, #42	@ 0x2a
 80030b8:	2202      	movs	r2, #2
 80030ba:	701a      	strb	r2, [r3, #0]
      break;
 80030bc:	e0c3      	b.n	8003246 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 80030be:	78fa      	ldrb	r2, [r7, #3]
 80030c0:	6879      	ldr	r1, [r7, #4]
 80030c2:	4613      	mov	r3, r2
 80030c4:	011b      	lsls	r3, r3, #4
 80030c6:	1a9b      	subs	r3, r3, r2
 80030c8:	009b      	lsls	r3, r3, #2
 80030ca:	440b      	add	r3, r1
 80030cc:	331a      	adds	r3, #26
 80030ce:	781b      	ldrb	r3, [r3, #0]
 80030d0:	2b01      	cmp	r3, #1
 80030d2:	f040 80b8 	bne.w	8003246 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 80030d6:	78fa      	ldrb	r2, [r7, #3]
 80030d8:	6879      	ldr	r1, [r7, #4]
 80030da:	4613      	mov	r3, r2
 80030dc:	011b      	lsls	r3, r3, #4
 80030de:	1a9b      	subs	r3, r3, r2
 80030e0:	009b      	lsls	r3, r3, #2
 80030e2:	440b      	add	r3, r1
 80030e4:	333c      	adds	r3, #60	@ 0x3c
 80030e6:	781b      	ldrb	r3, [r3, #0]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d10a      	bne.n	8003102 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80030ec:	78fa      	ldrb	r2, [r7, #3]
 80030ee:	6879      	ldr	r1, [r7, #4]
 80030f0:	4613      	mov	r3, r2
 80030f2:	011b      	lsls	r3, r3, #4
 80030f4:	1a9b      	subs	r3, r3, r2
 80030f6:	009b      	lsls	r3, r3, #2
 80030f8:	440b      	add	r3, r1
 80030fa:	332a      	adds	r3, #42	@ 0x2a
 80030fc:	2200      	movs	r2, #0
 80030fe:	701a      	strb	r2, [r3, #0]
      break;
 8003100:	e0a1      	b.n	8003246 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003102:	78fa      	ldrb	r2, [r7, #3]
 8003104:	6879      	ldr	r1, [r7, #4]
 8003106:	4613      	mov	r3, r2
 8003108:	011b      	lsls	r3, r3, #4
 800310a:	1a9b      	subs	r3, r3, r2
 800310c:	009b      	lsls	r3, r3, #2
 800310e:	440b      	add	r3, r1
 8003110:	332a      	adds	r3, #42	@ 0x2a
 8003112:	2202      	movs	r2, #2
 8003114:	701a      	strb	r2, [r3, #0]
      break;
 8003116:	e096      	b.n	8003246 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8003118:	78bb      	ldrb	r3, [r7, #2]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d120      	bne.n	8003160 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800311e:	78fa      	ldrb	r2, [r7, #3]
 8003120:	6879      	ldr	r1, [r7, #4]
 8003122:	4613      	mov	r3, r2
 8003124:	011b      	lsls	r3, r3, #4
 8003126:	1a9b      	subs	r3, r3, r2
 8003128:	009b      	lsls	r3, r3, #2
 800312a:	440b      	add	r3, r1
 800312c:	333d      	adds	r3, #61	@ 0x3d
 800312e:	781b      	ldrb	r3, [r3, #0]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d10a      	bne.n	800314a <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003134:	78fa      	ldrb	r2, [r7, #3]
 8003136:	6879      	ldr	r1, [r7, #4]
 8003138:	4613      	mov	r3, r2
 800313a:	011b      	lsls	r3, r3, #4
 800313c:	1a9b      	subs	r3, r3, r2
 800313e:	009b      	lsls	r3, r3, #2
 8003140:	440b      	add	r3, r1
 8003142:	332a      	adds	r3, #42	@ 0x2a
 8003144:	2200      	movs	r2, #0
 8003146:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8003148:	e07e      	b.n	8003248 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800314a:	78fa      	ldrb	r2, [r7, #3]
 800314c:	6879      	ldr	r1, [r7, #4]
 800314e:	4613      	mov	r3, r2
 8003150:	011b      	lsls	r3, r3, #4
 8003152:	1a9b      	subs	r3, r3, r2
 8003154:	009b      	lsls	r3, r3, #2
 8003156:	440b      	add	r3, r1
 8003158:	332a      	adds	r3, #42	@ 0x2a
 800315a:	2202      	movs	r2, #2
 800315c:	701a      	strb	r2, [r3, #0]
      break;
 800315e:	e073      	b.n	8003248 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003160:	78fa      	ldrb	r2, [r7, #3]
 8003162:	6879      	ldr	r1, [r7, #4]
 8003164:	4613      	mov	r3, r2
 8003166:	011b      	lsls	r3, r3, #4
 8003168:	1a9b      	subs	r3, r3, r2
 800316a:	009b      	lsls	r3, r3, #2
 800316c:	440b      	add	r3, r1
 800316e:	333c      	adds	r3, #60	@ 0x3c
 8003170:	781b      	ldrb	r3, [r3, #0]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d10a      	bne.n	800318c <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003176:	78fa      	ldrb	r2, [r7, #3]
 8003178:	6879      	ldr	r1, [r7, #4]
 800317a:	4613      	mov	r3, r2
 800317c:	011b      	lsls	r3, r3, #4
 800317e:	1a9b      	subs	r3, r3, r2
 8003180:	009b      	lsls	r3, r3, #2
 8003182:	440b      	add	r3, r1
 8003184:	332a      	adds	r3, #42	@ 0x2a
 8003186:	2200      	movs	r2, #0
 8003188:	701a      	strb	r2, [r3, #0]
      break;
 800318a:	e05d      	b.n	8003248 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800318c:	78fa      	ldrb	r2, [r7, #3]
 800318e:	6879      	ldr	r1, [r7, #4]
 8003190:	4613      	mov	r3, r2
 8003192:	011b      	lsls	r3, r3, #4
 8003194:	1a9b      	subs	r3, r3, r2
 8003196:	009b      	lsls	r3, r3, #2
 8003198:	440b      	add	r3, r1
 800319a:	332a      	adds	r3, #42	@ 0x2a
 800319c:	2202      	movs	r2, #2
 800319e:	701a      	strb	r2, [r3, #0]
      break;
 80031a0:	e052      	b.n	8003248 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80031a2:	78bb      	ldrb	r3, [r7, #2]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d120      	bne.n	80031ea <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80031a8:	78fa      	ldrb	r2, [r7, #3]
 80031aa:	6879      	ldr	r1, [r7, #4]
 80031ac:	4613      	mov	r3, r2
 80031ae:	011b      	lsls	r3, r3, #4
 80031b0:	1a9b      	subs	r3, r3, r2
 80031b2:	009b      	lsls	r3, r3, #2
 80031b4:	440b      	add	r3, r1
 80031b6:	333d      	adds	r3, #61	@ 0x3d
 80031b8:	781b      	ldrb	r3, [r3, #0]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d10a      	bne.n	80031d4 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80031be:	78fa      	ldrb	r2, [r7, #3]
 80031c0:	6879      	ldr	r1, [r7, #4]
 80031c2:	4613      	mov	r3, r2
 80031c4:	011b      	lsls	r3, r3, #4
 80031c6:	1a9b      	subs	r3, r3, r2
 80031c8:	009b      	lsls	r3, r3, #2
 80031ca:	440b      	add	r3, r1
 80031cc:	332a      	adds	r3, #42	@ 0x2a
 80031ce:	2200      	movs	r2, #0
 80031d0:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80031d2:	e039      	b.n	8003248 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80031d4:	78fa      	ldrb	r2, [r7, #3]
 80031d6:	6879      	ldr	r1, [r7, #4]
 80031d8:	4613      	mov	r3, r2
 80031da:	011b      	lsls	r3, r3, #4
 80031dc:	1a9b      	subs	r3, r3, r2
 80031de:	009b      	lsls	r3, r3, #2
 80031e0:	440b      	add	r3, r1
 80031e2:	332a      	adds	r3, #42	@ 0x2a
 80031e4:	2202      	movs	r2, #2
 80031e6:	701a      	strb	r2, [r3, #0]
      break;
 80031e8:	e02e      	b.n	8003248 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80031ea:	78fa      	ldrb	r2, [r7, #3]
 80031ec:	6879      	ldr	r1, [r7, #4]
 80031ee:	4613      	mov	r3, r2
 80031f0:	011b      	lsls	r3, r3, #4
 80031f2:	1a9b      	subs	r3, r3, r2
 80031f4:	009b      	lsls	r3, r3, #2
 80031f6:	440b      	add	r3, r1
 80031f8:	333c      	adds	r3, #60	@ 0x3c
 80031fa:	781b      	ldrb	r3, [r3, #0]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d10a      	bne.n	8003216 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003200:	78fa      	ldrb	r2, [r7, #3]
 8003202:	6879      	ldr	r1, [r7, #4]
 8003204:	4613      	mov	r3, r2
 8003206:	011b      	lsls	r3, r3, #4
 8003208:	1a9b      	subs	r3, r3, r2
 800320a:	009b      	lsls	r3, r3, #2
 800320c:	440b      	add	r3, r1
 800320e:	332a      	adds	r3, #42	@ 0x2a
 8003210:	2200      	movs	r2, #0
 8003212:	701a      	strb	r2, [r3, #0]
      break;
 8003214:	e018      	b.n	8003248 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003216:	78fa      	ldrb	r2, [r7, #3]
 8003218:	6879      	ldr	r1, [r7, #4]
 800321a:	4613      	mov	r3, r2
 800321c:	011b      	lsls	r3, r3, #4
 800321e:	1a9b      	subs	r3, r3, r2
 8003220:	009b      	lsls	r3, r3, #2
 8003222:	440b      	add	r3, r1
 8003224:	332a      	adds	r3, #42	@ 0x2a
 8003226:	2202      	movs	r2, #2
 8003228:	701a      	strb	r2, [r3, #0]
      break;
 800322a:	e00d      	b.n	8003248 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800322c:	78fa      	ldrb	r2, [r7, #3]
 800322e:	6879      	ldr	r1, [r7, #4]
 8003230:	4613      	mov	r3, r2
 8003232:	011b      	lsls	r3, r3, #4
 8003234:	1a9b      	subs	r3, r3, r2
 8003236:	009b      	lsls	r3, r3, #2
 8003238:	440b      	add	r3, r1
 800323a:	332a      	adds	r3, #42	@ 0x2a
 800323c:	2200      	movs	r2, #0
 800323e:	701a      	strb	r2, [r3, #0]
      break;
 8003240:	e002      	b.n	8003248 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8003242:	bf00      	nop
 8003244:	e000      	b.n	8003248 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8003246:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8003248:	78fa      	ldrb	r2, [r7, #3]
 800324a:	6879      	ldr	r1, [r7, #4]
 800324c:	4613      	mov	r3, r2
 800324e:	011b      	lsls	r3, r3, #4
 8003250:	1a9b      	subs	r3, r3, r2
 8003252:	009b      	lsls	r3, r3, #2
 8003254:	440b      	add	r3, r1
 8003256:	332c      	adds	r3, #44	@ 0x2c
 8003258:	697a      	ldr	r2, [r7, #20]
 800325a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 800325c:	78fa      	ldrb	r2, [r7, #3]
 800325e:	8b39      	ldrh	r1, [r7, #24]
 8003260:	6878      	ldr	r0, [r7, #4]
 8003262:	4613      	mov	r3, r2
 8003264:	011b      	lsls	r3, r3, #4
 8003266:	1a9b      	subs	r3, r3, r2
 8003268:	009b      	lsls	r3, r3, #2
 800326a:	4403      	add	r3, r0
 800326c:	3334      	adds	r3, #52	@ 0x34
 800326e:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8003270:	78fa      	ldrb	r2, [r7, #3]
 8003272:	6879      	ldr	r1, [r7, #4]
 8003274:	4613      	mov	r3, r2
 8003276:	011b      	lsls	r3, r3, #4
 8003278:	1a9b      	subs	r3, r3, r2
 800327a:	009b      	lsls	r3, r3, #2
 800327c:	440b      	add	r3, r1
 800327e:	334c      	adds	r3, #76	@ 0x4c
 8003280:	2200      	movs	r2, #0
 8003282:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8003284:	78fa      	ldrb	r2, [r7, #3]
 8003286:	6879      	ldr	r1, [r7, #4]
 8003288:	4613      	mov	r3, r2
 800328a:	011b      	lsls	r3, r3, #4
 800328c:	1a9b      	subs	r3, r3, r2
 800328e:	009b      	lsls	r3, r3, #2
 8003290:	440b      	add	r3, r1
 8003292:	3338      	adds	r3, #56	@ 0x38
 8003294:	2200      	movs	r2, #0
 8003296:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003298:	78fa      	ldrb	r2, [r7, #3]
 800329a:	6879      	ldr	r1, [r7, #4]
 800329c:	4613      	mov	r3, r2
 800329e:	011b      	lsls	r3, r3, #4
 80032a0:	1a9b      	subs	r3, r3, r2
 80032a2:	009b      	lsls	r3, r3, #2
 80032a4:	440b      	add	r3, r1
 80032a6:	3315      	adds	r3, #21
 80032a8:	78fa      	ldrb	r2, [r7, #3]
 80032aa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80032ac:	78fa      	ldrb	r2, [r7, #3]
 80032ae:	6879      	ldr	r1, [r7, #4]
 80032b0:	4613      	mov	r3, r2
 80032b2:	011b      	lsls	r3, r3, #4
 80032b4:	1a9b      	subs	r3, r3, r2
 80032b6:	009b      	lsls	r3, r3, #2
 80032b8:	440b      	add	r3, r1
 80032ba:	334d      	adds	r3, #77	@ 0x4d
 80032bc:	2200      	movs	r2, #0
 80032be:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6818      	ldr	r0, [r3, #0]
 80032c4:	78fa      	ldrb	r2, [r7, #3]
 80032c6:	4613      	mov	r3, r2
 80032c8:	011b      	lsls	r3, r3, #4
 80032ca:	1a9b      	subs	r3, r3, r2
 80032cc:	009b      	lsls	r3, r3, #2
 80032ce:	3310      	adds	r3, #16
 80032d0:	687a      	ldr	r2, [r7, #4]
 80032d2:	4413      	add	r3, r2
 80032d4:	1d19      	adds	r1, r3, #4
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	799b      	ldrb	r3, [r3, #6]
 80032da:	461a      	mov	r2, r3
 80032dc:	f002 fffa 	bl	80062d4 <USB_HC_StartXfer>
 80032e0:	4603      	mov	r3, r0
}
 80032e2:	4618      	mov	r0, r3
 80032e4:	3708      	adds	r7, #8
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd80      	pop	{r7, pc}
 80032ea:	bf00      	nop

080032ec <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b086      	sub	sp, #24
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80032fa:	693b      	ldr	r3, [r7, #16]
 80032fc:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	4618      	mov	r0, r3
 8003304:	f002 fd3e 	bl	8005d84 <USB_GetMode>
 8003308:	4603      	mov	r3, r0
 800330a:	2b01      	cmp	r3, #1
 800330c:	f040 80fb 	bne.w	8003506 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4618      	mov	r0, r3
 8003316:	f002 fd01 	bl	8005d1c <USB_ReadInterrupts>
 800331a:	4603      	mov	r3, r0
 800331c:	2b00      	cmp	r3, #0
 800331e:	f000 80f1 	beq.w	8003504 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4618      	mov	r0, r3
 8003328:	f002 fcf8 	bl	8005d1c <USB_ReadInterrupts>
 800332c:	4603      	mov	r3, r0
 800332e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003332:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003336:	d104      	bne.n	8003342 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8003340:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4618      	mov	r0, r3
 8003348:	f002 fce8 	bl	8005d1c <USB_ReadInterrupts>
 800334c:	4603      	mov	r3, r0
 800334e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003352:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003356:	d104      	bne.n	8003362 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003360:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4618      	mov	r0, r3
 8003368:	f002 fcd8 	bl	8005d1c <USB_ReadInterrupts>
 800336c:	4603      	mov	r3, r0
 800336e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003372:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003376:	d104      	bne.n	8003382 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003380:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4618      	mov	r0, r3
 8003388:	f002 fcc8 	bl	8005d1c <USB_ReadInterrupts>
 800338c:	4603      	mov	r3, r0
 800338e:	f003 0302 	and.w	r3, r3, #2
 8003392:	2b02      	cmp	r3, #2
 8003394:	d103      	bne.n	800339e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	2202      	movs	r2, #2
 800339c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4618      	mov	r0, r3
 80033a4:	f002 fcba 	bl	8005d1c <USB_ReadInterrupts>
 80033a8:	4603      	mov	r3, r0
 80033aa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80033ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80033b2:	d120      	bne.n	80033f6 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80033bc:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f003 0301 	and.w	r3, r3, #1
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d113      	bne.n	80033f6 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80033ce:	2110      	movs	r1, #16
 80033d0:	6938      	ldr	r0, [r7, #16]
 80033d2:	f002 fbad 	bl	8005b30 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80033d6:	6938      	ldr	r0, [r7, #16]
 80033d8:	f002 fbdc 	bl	8005b94 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	7a5b      	ldrb	r3, [r3, #9]
 80033e0:	2b02      	cmp	r3, #2
 80033e2:	d105      	bne.n	80033f0 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	2101      	movs	r1, #1
 80033ea:	4618      	mov	r0, r3
 80033ec:	f002 fdbe 	bl	8005f6c <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80033f0:	6878      	ldr	r0, [r7, #4]
 80033f2:	f005 f839 	bl	8008468 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4618      	mov	r0, r3
 80033fc:	f002 fc8e 	bl	8005d1c <USB_ReadInterrupts>
 8003400:	4603      	mov	r3, r0
 8003402:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003406:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800340a:	d102      	bne.n	8003412 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 800340c:	6878      	ldr	r0, [r7, #4]
 800340e:	f001 fd31 	bl	8004e74 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4618      	mov	r0, r3
 8003418:	f002 fc80 	bl	8005d1c <USB_ReadInterrupts>
 800341c:	4603      	mov	r3, r0
 800341e:	f003 0308 	and.w	r3, r3, #8
 8003422:	2b08      	cmp	r3, #8
 8003424:	d106      	bne.n	8003434 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8003426:	6878      	ldr	r0, [r7, #4]
 8003428:	f005 f802 	bl	8008430 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	2208      	movs	r2, #8
 8003432:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4618      	mov	r0, r3
 800343a:	f002 fc6f 	bl	8005d1c <USB_ReadInterrupts>
 800343e:	4603      	mov	r3, r0
 8003440:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003444:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003448:	d139      	bne.n	80034be <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4618      	mov	r0, r3
 8003450:	f003 f984 	bl	800675c <USB_HC_ReadInterrupt>
 8003454:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003456:	2300      	movs	r3, #0
 8003458:	617b      	str	r3, [r7, #20]
 800345a:	e025      	b.n	80034a8 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 800345c:	697b      	ldr	r3, [r7, #20]
 800345e:	f003 030f 	and.w	r3, r3, #15
 8003462:	68ba      	ldr	r2, [r7, #8]
 8003464:	fa22 f303 	lsr.w	r3, r2, r3
 8003468:	f003 0301 	and.w	r3, r3, #1
 800346c:	2b00      	cmp	r3, #0
 800346e:	d018      	beq.n	80034a2 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8003470:	697b      	ldr	r3, [r7, #20]
 8003472:	015a      	lsls	r2, r3, #5
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	4413      	add	r3, r2
 8003478:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003482:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003486:	d106      	bne.n	8003496 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8003488:	697b      	ldr	r3, [r7, #20]
 800348a:	b2db      	uxtb	r3, r3
 800348c:	4619      	mov	r1, r3
 800348e:	6878      	ldr	r0, [r7, #4]
 8003490:	f000 f8e9 	bl	8003666 <HCD_HC_IN_IRQHandler>
 8003494:	e005      	b.n	80034a2 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8003496:	697b      	ldr	r3, [r7, #20]
 8003498:	b2db      	uxtb	r3, r3
 800349a:	4619      	mov	r1, r3
 800349c:	6878      	ldr	r0, [r7, #4]
 800349e:	f000 ff4b 	bl	8004338 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80034a2:	697b      	ldr	r3, [r7, #20]
 80034a4:	3301      	adds	r3, #1
 80034a6:	617b      	str	r3, [r7, #20]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	795b      	ldrb	r3, [r3, #5]
 80034ac:	461a      	mov	r2, r3
 80034ae:	697b      	ldr	r3, [r7, #20]
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d3d3      	bcc.n	800345c <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80034bc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4618      	mov	r0, r3
 80034c4:	f002 fc2a 	bl	8005d1c <USB_ReadInterrupts>
 80034c8:	4603      	mov	r3, r0
 80034ca:	f003 0310 	and.w	r3, r3, #16
 80034ce:	2b10      	cmp	r3, #16
 80034d0:	d101      	bne.n	80034d6 <HAL_HCD_IRQHandler+0x1ea>
 80034d2:	2301      	movs	r3, #1
 80034d4:	e000      	b.n	80034d8 <HAL_HCD_IRQHandler+0x1ec>
 80034d6:	2300      	movs	r3, #0
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d014      	beq.n	8003506 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	699a      	ldr	r2, [r3, #24]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f022 0210 	bic.w	r2, r2, #16
 80034ea:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80034ec:	6878      	ldr	r0, [r7, #4]
 80034ee:	f001 fbe2 	bl	8004cb6 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	699a      	ldr	r2, [r3, #24]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f042 0210 	orr.w	r2, r2, #16
 8003500:	619a      	str	r2, [r3, #24]
 8003502:	e000      	b.n	8003506 <HAL_HCD_IRQHandler+0x21a>
      return;
 8003504:	bf00      	nop
    }
  }
}
 8003506:	3718      	adds	r7, #24
 8003508:	46bd      	mov	sp, r7
 800350a:	bd80      	pop	{r7, pc}

0800350c <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b082      	sub	sp, #8
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800351a:	2b01      	cmp	r3, #1
 800351c:	d101      	bne.n	8003522 <HAL_HCD_Start+0x16>
 800351e:	2302      	movs	r3, #2
 8003520:	e013      	b.n	800354a <HAL_HCD_Start+0x3e>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2201      	movs	r2, #1
 8003526:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	2101      	movs	r1, #1
 8003530:	4618      	mov	r0, r3
 8003532:	f002 fd58 	bl	8005fe6 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	4618      	mov	r0, r3
 800353c:	f002 fa8a 	bl	8005a54 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2200      	movs	r2, #0
 8003544:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8003548:	2300      	movs	r3, #0
}
 800354a:	4618      	mov	r0, r3
 800354c:	3708      	adds	r7, #8
 800354e:	46bd      	mov	sp, r7
 8003550:	bd80      	pop	{r7, pc}

08003552 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8003552:	b580      	push	{r7, lr}
 8003554:	b082      	sub	sp, #8
 8003556:	af00      	add	r7, sp, #0
 8003558:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003560:	2b01      	cmp	r3, #1
 8003562:	d101      	bne.n	8003568 <HAL_HCD_Stop+0x16>
 8003564:	2302      	movs	r3, #2
 8003566:	e00d      	b.n	8003584 <HAL_HCD_Stop+0x32>
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2201      	movs	r2, #1
 800356c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4618      	mov	r0, r3
 8003576:	f003 fa22 	bl	80069be <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2200      	movs	r2, #0
 800357e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8003582:	2300      	movs	r3, #0
}
 8003584:	4618      	mov	r0, r3
 8003586:	3708      	adds	r7, #8
 8003588:	46bd      	mov	sp, r7
 800358a:	bd80      	pop	{r7, pc}

0800358c <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 800358c:	b480      	push	{r7}
 800358e:	b083      	sub	sp, #12
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
 8003594:	460b      	mov	r3, r1
 8003596:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8003598:	78fa      	ldrb	r2, [r7, #3]
 800359a:	6879      	ldr	r1, [r7, #4]
 800359c:	4613      	mov	r3, r2
 800359e:	011b      	lsls	r3, r3, #4
 80035a0:	1a9b      	subs	r3, r3, r2
 80035a2:	009b      	lsls	r3, r3, #2
 80035a4:	440b      	add	r3, r1
 80035a6:	334c      	adds	r3, #76	@ 0x4c
 80035a8:	781b      	ldrb	r3, [r3, #0]
}
 80035aa:	4618      	mov	r0, r3
 80035ac:	370c      	adds	r7, #12
 80035ae:	46bd      	mov	sp, r7
 80035b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b4:	4770      	bx	lr

080035b6 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80035b6:	b480      	push	{r7}
 80035b8:	b083      	sub	sp, #12
 80035ba:	af00      	add	r7, sp, #0
 80035bc:	6078      	str	r0, [r7, #4]
 80035be:	460b      	mov	r3, r1
 80035c0:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80035c2:	78fa      	ldrb	r2, [r7, #3]
 80035c4:	6879      	ldr	r1, [r7, #4]
 80035c6:	4613      	mov	r3, r2
 80035c8:	011b      	lsls	r3, r3, #4
 80035ca:	1a9b      	subs	r3, r3, r2
 80035cc:	009b      	lsls	r3, r3, #2
 80035ce:	440b      	add	r3, r1
 80035d0:	3338      	adds	r3, #56	@ 0x38
 80035d2:	681b      	ldr	r3, [r3, #0]
}
 80035d4:	4618      	mov	r0, r3
 80035d6:	370c      	adds	r7, #12
 80035d8:	46bd      	mov	sp, r7
 80035da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035de:	4770      	bx	lr

080035e0 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b082      	sub	sp, #8
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4618      	mov	r0, r3
 80035ee:	f002 fd4a 	bl	8006086 <USB_GetCurrentFrame>
 80035f2:	4603      	mov	r3, r0
}
 80035f4:	4618      	mov	r0, r3
 80035f6:	3708      	adds	r7, #8
 80035f8:	46bd      	mov	sp, r7
 80035fa:	bd80      	pop	{r7, pc}

080035fc <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80035fc:	b480      	push	{r7}
 80035fe:	b083      	sub	sp, #12
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
 8003604:	460b      	mov	r3, r1
 8003606:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8003608:	78fa      	ldrb	r2, [r7, #3]
 800360a:	6879      	ldr	r1, [r7, #4]
 800360c:	4613      	mov	r3, r2
 800360e:	011b      	lsls	r3, r3, #4
 8003610:	1a9b      	subs	r3, r3, r2
 8003612:	009b      	lsls	r3, r3, #2
 8003614:	440b      	add	r3, r1
 8003616:	331a      	adds	r3, #26
 8003618:	2200      	movs	r2, #0
 800361a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 800361c:	78fa      	ldrb	r2, [r7, #3]
 800361e:	6879      	ldr	r1, [r7, #4]
 8003620:	4613      	mov	r3, r2
 8003622:	011b      	lsls	r3, r3, #4
 8003624:	1a9b      	subs	r3, r3, r2
 8003626:	009b      	lsls	r3, r3, #2
 8003628:	440b      	add	r3, r1
 800362a:	331b      	adds	r3, #27
 800362c:	2200      	movs	r2, #0
 800362e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8003630:	78fa      	ldrb	r2, [r7, #3]
 8003632:	6879      	ldr	r1, [r7, #4]
 8003634:	4613      	mov	r3, r2
 8003636:	011b      	lsls	r3, r3, #4
 8003638:	1a9b      	subs	r3, r3, r2
 800363a:	009b      	lsls	r3, r3, #2
 800363c:	440b      	add	r3, r1
 800363e:	3325      	adds	r3, #37	@ 0x25
 8003640:	2200      	movs	r2, #0
 8003642:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8003644:	78fa      	ldrb	r2, [r7, #3]
 8003646:	6879      	ldr	r1, [r7, #4]
 8003648:	4613      	mov	r3, r2
 800364a:	011b      	lsls	r3, r3, #4
 800364c:	1a9b      	subs	r3, r3, r2
 800364e:	009b      	lsls	r3, r3, #2
 8003650:	440b      	add	r3, r1
 8003652:	3324      	adds	r3, #36	@ 0x24
 8003654:	2200      	movs	r2, #0
 8003656:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8003658:	2300      	movs	r3, #0
}
 800365a:	4618      	mov	r0, r3
 800365c:	370c      	adds	r7, #12
 800365e:	46bd      	mov	sp, r7
 8003660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003664:	4770      	bx	lr

08003666 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003666:	b580      	push	{r7, lr}
 8003668:	b086      	sub	sp, #24
 800366a:	af00      	add	r7, sp, #0
 800366c:	6078      	str	r0, [r7, #4]
 800366e:	460b      	mov	r3, r1
 8003670:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003678:	697b      	ldr	r3, [r7, #20]
 800367a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	78fa      	ldrb	r2, [r7, #3]
 8003682:	4611      	mov	r1, r2
 8003684:	4618      	mov	r0, r3
 8003686:	f002 fb5c 	bl	8005d42 <USB_ReadChInterrupts>
 800368a:	4603      	mov	r3, r0
 800368c:	f003 0304 	and.w	r3, r3, #4
 8003690:	2b04      	cmp	r3, #4
 8003692:	d11a      	bne.n	80036ca <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8003694:	78fb      	ldrb	r3, [r7, #3]
 8003696:	015a      	lsls	r2, r3, #5
 8003698:	693b      	ldr	r3, [r7, #16]
 800369a:	4413      	add	r3, r2
 800369c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036a0:	461a      	mov	r2, r3
 80036a2:	2304      	movs	r3, #4
 80036a4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80036a6:	78fa      	ldrb	r2, [r7, #3]
 80036a8:	6879      	ldr	r1, [r7, #4]
 80036aa:	4613      	mov	r3, r2
 80036ac:	011b      	lsls	r3, r3, #4
 80036ae:	1a9b      	subs	r3, r3, r2
 80036b0:	009b      	lsls	r3, r3, #2
 80036b2:	440b      	add	r3, r1
 80036b4:	334d      	adds	r3, #77	@ 0x4d
 80036b6:	2207      	movs	r2, #7
 80036b8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	78fa      	ldrb	r2, [r7, #3]
 80036c0:	4611      	mov	r1, r2
 80036c2:	4618      	mov	r0, r3
 80036c4:	f003 f85b 	bl	800677e <USB_HC_Halt>
 80036c8:	e09e      	b.n	8003808 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	78fa      	ldrb	r2, [r7, #3]
 80036d0:	4611      	mov	r1, r2
 80036d2:	4618      	mov	r0, r3
 80036d4:	f002 fb35 	bl	8005d42 <USB_ReadChInterrupts>
 80036d8:	4603      	mov	r3, r0
 80036da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80036e2:	d11b      	bne.n	800371c <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 80036e4:	78fb      	ldrb	r3, [r7, #3]
 80036e6:	015a      	lsls	r2, r3, #5
 80036e8:	693b      	ldr	r3, [r7, #16]
 80036ea:	4413      	add	r3, r2
 80036ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036f0:	461a      	mov	r2, r3
 80036f2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80036f6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 80036f8:	78fa      	ldrb	r2, [r7, #3]
 80036fa:	6879      	ldr	r1, [r7, #4]
 80036fc:	4613      	mov	r3, r2
 80036fe:	011b      	lsls	r3, r3, #4
 8003700:	1a9b      	subs	r3, r3, r2
 8003702:	009b      	lsls	r3, r3, #2
 8003704:	440b      	add	r3, r1
 8003706:	334d      	adds	r3, #77	@ 0x4d
 8003708:	2208      	movs	r2, #8
 800370a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	78fa      	ldrb	r2, [r7, #3]
 8003712:	4611      	mov	r1, r2
 8003714:	4618      	mov	r0, r3
 8003716:	f003 f832 	bl	800677e <USB_HC_Halt>
 800371a:	e075      	b.n	8003808 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	78fa      	ldrb	r2, [r7, #3]
 8003722:	4611      	mov	r1, r2
 8003724:	4618      	mov	r0, r3
 8003726:	f002 fb0c 	bl	8005d42 <USB_ReadChInterrupts>
 800372a:	4603      	mov	r3, r0
 800372c:	f003 0308 	and.w	r3, r3, #8
 8003730:	2b08      	cmp	r3, #8
 8003732:	d11a      	bne.n	800376a <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8003734:	78fb      	ldrb	r3, [r7, #3]
 8003736:	015a      	lsls	r2, r3, #5
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	4413      	add	r3, r2
 800373c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003740:	461a      	mov	r2, r3
 8003742:	2308      	movs	r3, #8
 8003744:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8003746:	78fa      	ldrb	r2, [r7, #3]
 8003748:	6879      	ldr	r1, [r7, #4]
 800374a:	4613      	mov	r3, r2
 800374c:	011b      	lsls	r3, r3, #4
 800374e:	1a9b      	subs	r3, r3, r2
 8003750:	009b      	lsls	r3, r3, #2
 8003752:	440b      	add	r3, r1
 8003754:	334d      	adds	r3, #77	@ 0x4d
 8003756:	2206      	movs	r2, #6
 8003758:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	78fa      	ldrb	r2, [r7, #3]
 8003760:	4611      	mov	r1, r2
 8003762:	4618      	mov	r0, r3
 8003764:	f003 f80b 	bl	800677e <USB_HC_Halt>
 8003768:	e04e      	b.n	8003808 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	78fa      	ldrb	r2, [r7, #3]
 8003770:	4611      	mov	r1, r2
 8003772:	4618      	mov	r0, r3
 8003774:	f002 fae5 	bl	8005d42 <USB_ReadChInterrupts>
 8003778:	4603      	mov	r3, r0
 800377a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800377e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003782:	d11b      	bne.n	80037bc <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003784:	78fb      	ldrb	r3, [r7, #3]
 8003786:	015a      	lsls	r2, r3, #5
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	4413      	add	r3, r2
 800378c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003790:	461a      	mov	r2, r3
 8003792:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003796:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8003798:	78fa      	ldrb	r2, [r7, #3]
 800379a:	6879      	ldr	r1, [r7, #4]
 800379c:	4613      	mov	r3, r2
 800379e:	011b      	lsls	r3, r3, #4
 80037a0:	1a9b      	subs	r3, r3, r2
 80037a2:	009b      	lsls	r3, r3, #2
 80037a4:	440b      	add	r3, r1
 80037a6:	334d      	adds	r3, #77	@ 0x4d
 80037a8:	2209      	movs	r2, #9
 80037aa:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	78fa      	ldrb	r2, [r7, #3]
 80037b2:	4611      	mov	r1, r2
 80037b4:	4618      	mov	r0, r3
 80037b6:	f002 ffe2 	bl	800677e <USB_HC_Halt>
 80037ba:	e025      	b.n	8003808 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	78fa      	ldrb	r2, [r7, #3]
 80037c2:	4611      	mov	r1, r2
 80037c4:	4618      	mov	r0, r3
 80037c6:	f002 fabc 	bl	8005d42 <USB_ReadChInterrupts>
 80037ca:	4603      	mov	r3, r0
 80037cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037d0:	2b80      	cmp	r3, #128	@ 0x80
 80037d2:	d119      	bne.n	8003808 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80037d4:	78fb      	ldrb	r3, [r7, #3]
 80037d6:	015a      	lsls	r2, r3, #5
 80037d8:	693b      	ldr	r3, [r7, #16]
 80037da:	4413      	add	r3, r2
 80037dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037e0:	461a      	mov	r2, r3
 80037e2:	2380      	movs	r3, #128	@ 0x80
 80037e4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80037e6:	78fa      	ldrb	r2, [r7, #3]
 80037e8:	6879      	ldr	r1, [r7, #4]
 80037ea:	4613      	mov	r3, r2
 80037ec:	011b      	lsls	r3, r3, #4
 80037ee:	1a9b      	subs	r3, r3, r2
 80037f0:	009b      	lsls	r3, r3, #2
 80037f2:	440b      	add	r3, r1
 80037f4:	334d      	adds	r3, #77	@ 0x4d
 80037f6:	2207      	movs	r2, #7
 80037f8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	78fa      	ldrb	r2, [r7, #3]
 8003800:	4611      	mov	r1, r2
 8003802:	4618      	mov	r0, r3
 8003804:	f002 ffbb 	bl	800677e <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	78fa      	ldrb	r2, [r7, #3]
 800380e:	4611      	mov	r1, r2
 8003810:	4618      	mov	r0, r3
 8003812:	f002 fa96 	bl	8005d42 <USB_ReadChInterrupts>
 8003816:	4603      	mov	r3, r0
 8003818:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800381c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003820:	d112      	bne.n	8003848 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	78fa      	ldrb	r2, [r7, #3]
 8003828:	4611      	mov	r1, r2
 800382a:	4618      	mov	r0, r3
 800382c:	f002 ffa7 	bl	800677e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003830:	78fb      	ldrb	r3, [r7, #3]
 8003832:	015a      	lsls	r2, r3, #5
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	4413      	add	r3, r2
 8003838:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800383c:	461a      	mov	r2, r3
 800383e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003842:	6093      	str	r3, [r2, #8]
 8003844:	f000 bd75 	b.w	8004332 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	78fa      	ldrb	r2, [r7, #3]
 800384e:	4611      	mov	r1, r2
 8003850:	4618      	mov	r0, r3
 8003852:	f002 fa76 	bl	8005d42 <USB_ReadChInterrupts>
 8003856:	4603      	mov	r3, r0
 8003858:	f003 0301 	and.w	r3, r3, #1
 800385c:	2b01      	cmp	r3, #1
 800385e:	f040 8128 	bne.w	8003ab2 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003862:	78fb      	ldrb	r3, [r7, #3]
 8003864:	015a      	lsls	r2, r3, #5
 8003866:	693b      	ldr	r3, [r7, #16]
 8003868:	4413      	add	r3, r2
 800386a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800386e:	461a      	mov	r2, r3
 8003870:	2320      	movs	r3, #32
 8003872:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8003874:	78fa      	ldrb	r2, [r7, #3]
 8003876:	6879      	ldr	r1, [r7, #4]
 8003878:	4613      	mov	r3, r2
 800387a:	011b      	lsls	r3, r3, #4
 800387c:	1a9b      	subs	r3, r3, r2
 800387e:	009b      	lsls	r3, r3, #2
 8003880:	440b      	add	r3, r1
 8003882:	331b      	adds	r3, #27
 8003884:	781b      	ldrb	r3, [r3, #0]
 8003886:	2b01      	cmp	r3, #1
 8003888:	d119      	bne.n	80038be <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800388a:	78fa      	ldrb	r2, [r7, #3]
 800388c:	6879      	ldr	r1, [r7, #4]
 800388e:	4613      	mov	r3, r2
 8003890:	011b      	lsls	r3, r3, #4
 8003892:	1a9b      	subs	r3, r3, r2
 8003894:	009b      	lsls	r3, r3, #2
 8003896:	440b      	add	r3, r1
 8003898:	331b      	adds	r3, #27
 800389a:	2200      	movs	r2, #0
 800389c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800389e:	78fb      	ldrb	r3, [r7, #3]
 80038a0:	015a      	lsls	r2, r3, #5
 80038a2:	693b      	ldr	r3, [r7, #16]
 80038a4:	4413      	add	r3, r2
 80038a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	78fa      	ldrb	r2, [r7, #3]
 80038ae:	0151      	lsls	r1, r2, #5
 80038b0:	693a      	ldr	r2, [r7, #16]
 80038b2:	440a      	add	r2, r1
 80038b4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80038b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038bc:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	799b      	ldrb	r3, [r3, #6]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d01b      	beq.n	80038fe <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80038c6:	78fa      	ldrb	r2, [r7, #3]
 80038c8:	6879      	ldr	r1, [r7, #4]
 80038ca:	4613      	mov	r3, r2
 80038cc:	011b      	lsls	r3, r3, #4
 80038ce:	1a9b      	subs	r3, r3, r2
 80038d0:	009b      	lsls	r3, r3, #2
 80038d2:	440b      	add	r3, r1
 80038d4:	3330      	adds	r3, #48	@ 0x30
 80038d6:	6819      	ldr	r1, [r3, #0]
 80038d8:	78fb      	ldrb	r3, [r7, #3]
 80038da:	015a      	lsls	r2, r3, #5
 80038dc:	693b      	ldr	r3, [r7, #16]
 80038de:	4413      	add	r3, r2
 80038e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80038e4:	691b      	ldr	r3, [r3, #16]
 80038e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038ea:	78fa      	ldrb	r2, [r7, #3]
 80038ec:	1ac9      	subs	r1, r1, r3
 80038ee:	6878      	ldr	r0, [r7, #4]
 80038f0:	4613      	mov	r3, r2
 80038f2:	011b      	lsls	r3, r3, #4
 80038f4:	1a9b      	subs	r3, r3, r2
 80038f6:	009b      	lsls	r3, r3, #2
 80038f8:	4403      	add	r3, r0
 80038fa:	3338      	adds	r3, #56	@ 0x38
 80038fc:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 80038fe:	78fa      	ldrb	r2, [r7, #3]
 8003900:	6879      	ldr	r1, [r7, #4]
 8003902:	4613      	mov	r3, r2
 8003904:	011b      	lsls	r3, r3, #4
 8003906:	1a9b      	subs	r3, r3, r2
 8003908:	009b      	lsls	r3, r3, #2
 800390a:	440b      	add	r3, r1
 800390c:	334d      	adds	r3, #77	@ 0x4d
 800390e:	2201      	movs	r2, #1
 8003910:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8003912:	78fa      	ldrb	r2, [r7, #3]
 8003914:	6879      	ldr	r1, [r7, #4]
 8003916:	4613      	mov	r3, r2
 8003918:	011b      	lsls	r3, r3, #4
 800391a:	1a9b      	subs	r3, r3, r2
 800391c:	009b      	lsls	r3, r3, #2
 800391e:	440b      	add	r3, r1
 8003920:	3344      	adds	r3, #68	@ 0x44
 8003922:	2200      	movs	r2, #0
 8003924:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003926:	78fb      	ldrb	r3, [r7, #3]
 8003928:	015a      	lsls	r2, r3, #5
 800392a:	693b      	ldr	r3, [r7, #16]
 800392c:	4413      	add	r3, r2
 800392e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003932:	461a      	mov	r2, r3
 8003934:	2301      	movs	r3, #1
 8003936:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003938:	78fa      	ldrb	r2, [r7, #3]
 800393a:	6879      	ldr	r1, [r7, #4]
 800393c:	4613      	mov	r3, r2
 800393e:	011b      	lsls	r3, r3, #4
 8003940:	1a9b      	subs	r3, r3, r2
 8003942:	009b      	lsls	r3, r3, #2
 8003944:	440b      	add	r3, r1
 8003946:	3326      	adds	r3, #38	@ 0x26
 8003948:	781b      	ldrb	r3, [r3, #0]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d00a      	beq.n	8003964 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800394e:	78fa      	ldrb	r2, [r7, #3]
 8003950:	6879      	ldr	r1, [r7, #4]
 8003952:	4613      	mov	r3, r2
 8003954:	011b      	lsls	r3, r3, #4
 8003956:	1a9b      	subs	r3, r3, r2
 8003958:	009b      	lsls	r3, r3, #2
 800395a:	440b      	add	r3, r1
 800395c:	3326      	adds	r3, #38	@ 0x26
 800395e:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003960:	2b02      	cmp	r3, #2
 8003962:	d110      	bne.n	8003986 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	78fa      	ldrb	r2, [r7, #3]
 800396a:	4611      	mov	r1, r2
 800396c:	4618      	mov	r0, r3
 800396e:	f002 ff06 	bl	800677e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003972:	78fb      	ldrb	r3, [r7, #3]
 8003974:	015a      	lsls	r2, r3, #5
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	4413      	add	r3, r2
 800397a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800397e:	461a      	mov	r2, r3
 8003980:	2310      	movs	r3, #16
 8003982:	6093      	str	r3, [r2, #8]
 8003984:	e03d      	b.n	8003a02 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003986:	78fa      	ldrb	r2, [r7, #3]
 8003988:	6879      	ldr	r1, [r7, #4]
 800398a:	4613      	mov	r3, r2
 800398c:	011b      	lsls	r3, r3, #4
 800398e:	1a9b      	subs	r3, r3, r2
 8003990:	009b      	lsls	r3, r3, #2
 8003992:	440b      	add	r3, r1
 8003994:	3326      	adds	r3, #38	@ 0x26
 8003996:	781b      	ldrb	r3, [r3, #0]
 8003998:	2b03      	cmp	r3, #3
 800399a:	d00a      	beq.n	80039b2 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 800399c:	78fa      	ldrb	r2, [r7, #3]
 800399e:	6879      	ldr	r1, [r7, #4]
 80039a0:	4613      	mov	r3, r2
 80039a2:	011b      	lsls	r3, r3, #4
 80039a4:	1a9b      	subs	r3, r3, r2
 80039a6:	009b      	lsls	r3, r3, #2
 80039a8:	440b      	add	r3, r1
 80039aa:	3326      	adds	r3, #38	@ 0x26
 80039ac:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80039ae:	2b01      	cmp	r3, #1
 80039b0:	d127      	bne.n	8003a02 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80039b2:	78fb      	ldrb	r3, [r7, #3]
 80039b4:	015a      	lsls	r2, r3, #5
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	4413      	add	r3, r2
 80039ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	78fa      	ldrb	r2, [r7, #3]
 80039c2:	0151      	lsls	r1, r2, #5
 80039c4:	693a      	ldr	r2, [r7, #16]
 80039c6:	440a      	add	r2, r1
 80039c8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80039cc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80039d0:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80039d2:	78fa      	ldrb	r2, [r7, #3]
 80039d4:	6879      	ldr	r1, [r7, #4]
 80039d6:	4613      	mov	r3, r2
 80039d8:	011b      	lsls	r3, r3, #4
 80039da:	1a9b      	subs	r3, r3, r2
 80039dc:	009b      	lsls	r3, r3, #2
 80039de:	440b      	add	r3, r1
 80039e0:	334c      	adds	r3, #76	@ 0x4c
 80039e2:	2201      	movs	r2, #1
 80039e4:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80039e6:	78fa      	ldrb	r2, [r7, #3]
 80039e8:	6879      	ldr	r1, [r7, #4]
 80039ea:	4613      	mov	r3, r2
 80039ec:	011b      	lsls	r3, r3, #4
 80039ee:	1a9b      	subs	r3, r3, r2
 80039f0:	009b      	lsls	r3, r3, #2
 80039f2:	440b      	add	r3, r1
 80039f4:	334c      	adds	r3, #76	@ 0x4c
 80039f6:	781a      	ldrb	r2, [r3, #0]
 80039f8:	78fb      	ldrb	r3, [r7, #3]
 80039fa:	4619      	mov	r1, r3
 80039fc:	6878      	ldr	r0, [r7, #4]
 80039fe:	f004 fd41 	bl	8008484 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	799b      	ldrb	r3, [r3, #6]
 8003a06:	2b01      	cmp	r3, #1
 8003a08:	d13b      	bne.n	8003a82 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8003a0a:	78fa      	ldrb	r2, [r7, #3]
 8003a0c:	6879      	ldr	r1, [r7, #4]
 8003a0e:	4613      	mov	r3, r2
 8003a10:	011b      	lsls	r3, r3, #4
 8003a12:	1a9b      	subs	r3, r3, r2
 8003a14:	009b      	lsls	r3, r3, #2
 8003a16:	440b      	add	r3, r1
 8003a18:	3338      	adds	r3, #56	@ 0x38
 8003a1a:	6819      	ldr	r1, [r3, #0]
 8003a1c:	78fa      	ldrb	r2, [r7, #3]
 8003a1e:	6878      	ldr	r0, [r7, #4]
 8003a20:	4613      	mov	r3, r2
 8003a22:	011b      	lsls	r3, r3, #4
 8003a24:	1a9b      	subs	r3, r3, r2
 8003a26:	009b      	lsls	r3, r3, #2
 8003a28:	4403      	add	r3, r0
 8003a2a:	3328      	adds	r3, #40	@ 0x28
 8003a2c:	881b      	ldrh	r3, [r3, #0]
 8003a2e:	440b      	add	r3, r1
 8003a30:	1e59      	subs	r1, r3, #1
 8003a32:	78fa      	ldrb	r2, [r7, #3]
 8003a34:	6878      	ldr	r0, [r7, #4]
 8003a36:	4613      	mov	r3, r2
 8003a38:	011b      	lsls	r3, r3, #4
 8003a3a:	1a9b      	subs	r3, r3, r2
 8003a3c:	009b      	lsls	r3, r3, #2
 8003a3e:	4403      	add	r3, r0
 8003a40:	3328      	adds	r3, #40	@ 0x28
 8003a42:	881b      	ldrh	r3, [r3, #0]
 8003a44:	fbb1 f3f3 	udiv	r3, r1, r3
 8003a48:	f003 0301 	and.w	r3, r3, #1
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	f000 8470 	beq.w	8004332 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8003a52:	78fa      	ldrb	r2, [r7, #3]
 8003a54:	6879      	ldr	r1, [r7, #4]
 8003a56:	4613      	mov	r3, r2
 8003a58:	011b      	lsls	r3, r3, #4
 8003a5a:	1a9b      	subs	r3, r3, r2
 8003a5c:	009b      	lsls	r3, r3, #2
 8003a5e:	440b      	add	r3, r1
 8003a60:	333c      	adds	r3, #60	@ 0x3c
 8003a62:	781b      	ldrb	r3, [r3, #0]
 8003a64:	78fa      	ldrb	r2, [r7, #3]
 8003a66:	f083 0301 	eor.w	r3, r3, #1
 8003a6a:	b2d8      	uxtb	r0, r3
 8003a6c:	6879      	ldr	r1, [r7, #4]
 8003a6e:	4613      	mov	r3, r2
 8003a70:	011b      	lsls	r3, r3, #4
 8003a72:	1a9b      	subs	r3, r3, r2
 8003a74:	009b      	lsls	r3, r3, #2
 8003a76:	440b      	add	r3, r1
 8003a78:	333c      	adds	r3, #60	@ 0x3c
 8003a7a:	4602      	mov	r2, r0
 8003a7c:	701a      	strb	r2, [r3, #0]
 8003a7e:	f000 bc58 	b.w	8004332 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8003a82:	78fa      	ldrb	r2, [r7, #3]
 8003a84:	6879      	ldr	r1, [r7, #4]
 8003a86:	4613      	mov	r3, r2
 8003a88:	011b      	lsls	r3, r3, #4
 8003a8a:	1a9b      	subs	r3, r3, r2
 8003a8c:	009b      	lsls	r3, r3, #2
 8003a8e:	440b      	add	r3, r1
 8003a90:	333c      	adds	r3, #60	@ 0x3c
 8003a92:	781b      	ldrb	r3, [r3, #0]
 8003a94:	78fa      	ldrb	r2, [r7, #3]
 8003a96:	f083 0301 	eor.w	r3, r3, #1
 8003a9a:	b2d8      	uxtb	r0, r3
 8003a9c:	6879      	ldr	r1, [r7, #4]
 8003a9e:	4613      	mov	r3, r2
 8003aa0:	011b      	lsls	r3, r3, #4
 8003aa2:	1a9b      	subs	r3, r3, r2
 8003aa4:	009b      	lsls	r3, r3, #2
 8003aa6:	440b      	add	r3, r1
 8003aa8:	333c      	adds	r3, #60	@ 0x3c
 8003aaa:	4602      	mov	r2, r0
 8003aac:	701a      	strb	r2, [r3, #0]
 8003aae:	f000 bc40 	b.w	8004332 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	78fa      	ldrb	r2, [r7, #3]
 8003ab8:	4611      	mov	r1, r2
 8003aba:	4618      	mov	r0, r3
 8003abc:	f002 f941 	bl	8005d42 <USB_ReadChInterrupts>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	f003 0320 	and.w	r3, r3, #32
 8003ac6:	2b20      	cmp	r3, #32
 8003ac8:	d131      	bne.n	8003b2e <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003aca:	78fb      	ldrb	r3, [r7, #3]
 8003acc:	015a      	lsls	r2, r3, #5
 8003ace:	693b      	ldr	r3, [r7, #16]
 8003ad0:	4413      	add	r3, r2
 8003ad2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ad6:	461a      	mov	r2, r3
 8003ad8:	2320      	movs	r3, #32
 8003ada:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8003adc:	78fa      	ldrb	r2, [r7, #3]
 8003ade:	6879      	ldr	r1, [r7, #4]
 8003ae0:	4613      	mov	r3, r2
 8003ae2:	011b      	lsls	r3, r3, #4
 8003ae4:	1a9b      	subs	r3, r3, r2
 8003ae6:	009b      	lsls	r3, r3, #2
 8003ae8:	440b      	add	r3, r1
 8003aea:	331a      	adds	r3, #26
 8003aec:	781b      	ldrb	r3, [r3, #0]
 8003aee:	2b01      	cmp	r3, #1
 8003af0:	f040 841f 	bne.w	8004332 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8003af4:	78fa      	ldrb	r2, [r7, #3]
 8003af6:	6879      	ldr	r1, [r7, #4]
 8003af8:	4613      	mov	r3, r2
 8003afa:	011b      	lsls	r3, r3, #4
 8003afc:	1a9b      	subs	r3, r3, r2
 8003afe:	009b      	lsls	r3, r3, #2
 8003b00:	440b      	add	r3, r1
 8003b02:	331b      	adds	r3, #27
 8003b04:	2201      	movs	r2, #1
 8003b06:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003b08:	78fa      	ldrb	r2, [r7, #3]
 8003b0a:	6879      	ldr	r1, [r7, #4]
 8003b0c:	4613      	mov	r3, r2
 8003b0e:	011b      	lsls	r3, r3, #4
 8003b10:	1a9b      	subs	r3, r3, r2
 8003b12:	009b      	lsls	r3, r3, #2
 8003b14:	440b      	add	r3, r1
 8003b16:	334d      	adds	r3, #77	@ 0x4d
 8003b18:	2203      	movs	r2, #3
 8003b1a:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	78fa      	ldrb	r2, [r7, #3]
 8003b22:	4611      	mov	r1, r2
 8003b24:	4618      	mov	r0, r3
 8003b26:	f002 fe2a 	bl	800677e <USB_HC_Halt>
 8003b2a:	f000 bc02 	b.w	8004332 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	78fa      	ldrb	r2, [r7, #3]
 8003b34:	4611      	mov	r1, r2
 8003b36:	4618      	mov	r0, r3
 8003b38:	f002 f903 	bl	8005d42 <USB_ReadChInterrupts>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	f003 0302 	and.w	r3, r3, #2
 8003b42:	2b02      	cmp	r3, #2
 8003b44:	f040 8305 	bne.w	8004152 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003b48:	78fb      	ldrb	r3, [r7, #3]
 8003b4a:	015a      	lsls	r2, r3, #5
 8003b4c:	693b      	ldr	r3, [r7, #16]
 8003b4e:	4413      	add	r3, r2
 8003b50:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b54:	461a      	mov	r2, r3
 8003b56:	2302      	movs	r3, #2
 8003b58:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8003b5a:	78fa      	ldrb	r2, [r7, #3]
 8003b5c:	6879      	ldr	r1, [r7, #4]
 8003b5e:	4613      	mov	r3, r2
 8003b60:	011b      	lsls	r3, r3, #4
 8003b62:	1a9b      	subs	r3, r3, r2
 8003b64:	009b      	lsls	r3, r3, #2
 8003b66:	440b      	add	r3, r1
 8003b68:	334d      	adds	r3, #77	@ 0x4d
 8003b6a:	781b      	ldrb	r3, [r3, #0]
 8003b6c:	2b01      	cmp	r3, #1
 8003b6e:	d114      	bne.n	8003b9a <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003b70:	78fa      	ldrb	r2, [r7, #3]
 8003b72:	6879      	ldr	r1, [r7, #4]
 8003b74:	4613      	mov	r3, r2
 8003b76:	011b      	lsls	r3, r3, #4
 8003b78:	1a9b      	subs	r3, r3, r2
 8003b7a:	009b      	lsls	r3, r3, #2
 8003b7c:	440b      	add	r3, r1
 8003b7e:	334d      	adds	r3, #77	@ 0x4d
 8003b80:	2202      	movs	r2, #2
 8003b82:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003b84:	78fa      	ldrb	r2, [r7, #3]
 8003b86:	6879      	ldr	r1, [r7, #4]
 8003b88:	4613      	mov	r3, r2
 8003b8a:	011b      	lsls	r3, r3, #4
 8003b8c:	1a9b      	subs	r3, r3, r2
 8003b8e:	009b      	lsls	r3, r3, #2
 8003b90:	440b      	add	r3, r1
 8003b92:	334c      	adds	r3, #76	@ 0x4c
 8003b94:	2201      	movs	r2, #1
 8003b96:	701a      	strb	r2, [r3, #0]
 8003b98:	e2cc      	b.n	8004134 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003b9a:	78fa      	ldrb	r2, [r7, #3]
 8003b9c:	6879      	ldr	r1, [r7, #4]
 8003b9e:	4613      	mov	r3, r2
 8003ba0:	011b      	lsls	r3, r3, #4
 8003ba2:	1a9b      	subs	r3, r3, r2
 8003ba4:	009b      	lsls	r3, r3, #2
 8003ba6:	440b      	add	r3, r1
 8003ba8:	334d      	adds	r3, #77	@ 0x4d
 8003baa:	781b      	ldrb	r3, [r3, #0]
 8003bac:	2b06      	cmp	r3, #6
 8003bae:	d114      	bne.n	8003bda <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003bb0:	78fa      	ldrb	r2, [r7, #3]
 8003bb2:	6879      	ldr	r1, [r7, #4]
 8003bb4:	4613      	mov	r3, r2
 8003bb6:	011b      	lsls	r3, r3, #4
 8003bb8:	1a9b      	subs	r3, r3, r2
 8003bba:	009b      	lsls	r3, r3, #2
 8003bbc:	440b      	add	r3, r1
 8003bbe:	334d      	adds	r3, #77	@ 0x4d
 8003bc0:	2202      	movs	r2, #2
 8003bc2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8003bc4:	78fa      	ldrb	r2, [r7, #3]
 8003bc6:	6879      	ldr	r1, [r7, #4]
 8003bc8:	4613      	mov	r3, r2
 8003bca:	011b      	lsls	r3, r3, #4
 8003bcc:	1a9b      	subs	r3, r3, r2
 8003bce:	009b      	lsls	r3, r3, #2
 8003bd0:	440b      	add	r3, r1
 8003bd2:	334c      	adds	r3, #76	@ 0x4c
 8003bd4:	2205      	movs	r2, #5
 8003bd6:	701a      	strb	r2, [r3, #0]
 8003bd8:	e2ac      	b.n	8004134 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003bda:	78fa      	ldrb	r2, [r7, #3]
 8003bdc:	6879      	ldr	r1, [r7, #4]
 8003bde:	4613      	mov	r3, r2
 8003be0:	011b      	lsls	r3, r3, #4
 8003be2:	1a9b      	subs	r3, r3, r2
 8003be4:	009b      	lsls	r3, r3, #2
 8003be6:	440b      	add	r3, r1
 8003be8:	334d      	adds	r3, #77	@ 0x4d
 8003bea:	781b      	ldrb	r3, [r3, #0]
 8003bec:	2b07      	cmp	r3, #7
 8003bee:	d00b      	beq.n	8003c08 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003bf0:	78fa      	ldrb	r2, [r7, #3]
 8003bf2:	6879      	ldr	r1, [r7, #4]
 8003bf4:	4613      	mov	r3, r2
 8003bf6:	011b      	lsls	r3, r3, #4
 8003bf8:	1a9b      	subs	r3, r3, r2
 8003bfa:	009b      	lsls	r3, r3, #2
 8003bfc:	440b      	add	r3, r1
 8003bfe:	334d      	adds	r3, #77	@ 0x4d
 8003c00:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003c02:	2b09      	cmp	r3, #9
 8003c04:	f040 80a6 	bne.w	8003d54 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003c08:	78fa      	ldrb	r2, [r7, #3]
 8003c0a:	6879      	ldr	r1, [r7, #4]
 8003c0c:	4613      	mov	r3, r2
 8003c0e:	011b      	lsls	r3, r3, #4
 8003c10:	1a9b      	subs	r3, r3, r2
 8003c12:	009b      	lsls	r3, r3, #2
 8003c14:	440b      	add	r3, r1
 8003c16:	334d      	adds	r3, #77	@ 0x4d
 8003c18:	2202      	movs	r2, #2
 8003c1a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003c1c:	78fa      	ldrb	r2, [r7, #3]
 8003c1e:	6879      	ldr	r1, [r7, #4]
 8003c20:	4613      	mov	r3, r2
 8003c22:	011b      	lsls	r3, r3, #4
 8003c24:	1a9b      	subs	r3, r3, r2
 8003c26:	009b      	lsls	r3, r3, #2
 8003c28:	440b      	add	r3, r1
 8003c2a:	3344      	adds	r3, #68	@ 0x44
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	1c59      	adds	r1, r3, #1
 8003c30:	6878      	ldr	r0, [r7, #4]
 8003c32:	4613      	mov	r3, r2
 8003c34:	011b      	lsls	r3, r3, #4
 8003c36:	1a9b      	subs	r3, r3, r2
 8003c38:	009b      	lsls	r3, r3, #2
 8003c3a:	4403      	add	r3, r0
 8003c3c:	3344      	adds	r3, #68	@ 0x44
 8003c3e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003c40:	78fa      	ldrb	r2, [r7, #3]
 8003c42:	6879      	ldr	r1, [r7, #4]
 8003c44:	4613      	mov	r3, r2
 8003c46:	011b      	lsls	r3, r3, #4
 8003c48:	1a9b      	subs	r3, r3, r2
 8003c4a:	009b      	lsls	r3, r3, #2
 8003c4c:	440b      	add	r3, r1
 8003c4e:	3344      	adds	r3, #68	@ 0x44
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	2b02      	cmp	r3, #2
 8003c54:	d943      	bls.n	8003cde <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003c56:	78fa      	ldrb	r2, [r7, #3]
 8003c58:	6879      	ldr	r1, [r7, #4]
 8003c5a:	4613      	mov	r3, r2
 8003c5c:	011b      	lsls	r3, r3, #4
 8003c5e:	1a9b      	subs	r3, r3, r2
 8003c60:	009b      	lsls	r3, r3, #2
 8003c62:	440b      	add	r3, r1
 8003c64:	3344      	adds	r3, #68	@ 0x44
 8003c66:	2200      	movs	r2, #0
 8003c68:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8003c6a:	78fa      	ldrb	r2, [r7, #3]
 8003c6c:	6879      	ldr	r1, [r7, #4]
 8003c6e:	4613      	mov	r3, r2
 8003c70:	011b      	lsls	r3, r3, #4
 8003c72:	1a9b      	subs	r3, r3, r2
 8003c74:	009b      	lsls	r3, r3, #2
 8003c76:	440b      	add	r3, r1
 8003c78:	331a      	adds	r3, #26
 8003c7a:	781b      	ldrb	r3, [r3, #0]
 8003c7c:	2b01      	cmp	r3, #1
 8003c7e:	d123      	bne.n	8003cc8 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8003c80:	78fa      	ldrb	r2, [r7, #3]
 8003c82:	6879      	ldr	r1, [r7, #4]
 8003c84:	4613      	mov	r3, r2
 8003c86:	011b      	lsls	r3, r3, #4
 8003c88:	1a9b      	subs	r3, r3, r2
 8003c8a:	009b      	lsls	r3, r3, #2
 8003c8c:	440b      	add	r3, r1
 8003c8e:	331b      	adds	r3, #27
 8003c90:	2200      	movs	r2, #0
 8003c92:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8003c94:	78fa      	ldrb	r2, [r7, #3]
 8003c96:	6879      	ldr	r1, [r7, #4]
 8003c98:	4613      	mov	r3, r2
 8003c9a:	011b      	lsls	r3, r3, #4
 8003c9c:	1a9b      	subs	r3, r3, r2
 8003c9e:	009b      	lsls	r3, r3, #2
 8003ca0:	440b      	add	r3, r1
 8003ca2:	331c      	adds	r3, #28
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003ca8:	78fb      	ldrb	r3, [r7, #3]
 8003caa:	015a      	lsls	r2, r3, #5
 8003cac:	693b      	ldr	r3, [r7, #16]
 8003cae:	4413      	add	r3, r2
 8003cb0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	78fa      	ldrb	r2, [r7, #3]
 8003cb8:	0151      	lsls	r1, r2, #5
 8003cba:	693a      	ldr	r2, [r7, #16]
 8003cbc:	440a      	add	r2, r1
 8003cbe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003cc2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003cc6:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003cc8:	78fa      	ldrb	r2, [r7, #3]
 8003cca:	6879      	ldr	r1, [r7, #4]
 8003ccc:	4613      	mov	r3, r2
 8003cce:	011b      	lsls	r3, r3, #4
 8003cd0:	1a9b      	subs	r3, r3, r2
 8003cd2:	009b      	lsls	r3, r3, #2
 8003cd4:	440b      	add	r3, r1
 8003cd6:	334c      	adds	r3, #76	@ 0x4c
 8003cd8:	2204      	movs	r2, #4
 8003cda:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003cdc:	e229      	b.n	8004132 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003cde:	78fa      	ldrb	r2, [r7, #3]
 8003ce0:	6879      	ldr	r1, [r7, #4]
 8003ce2:	4613      	mov	r3, r2
 8003ce4:	011b      	lsls	r3, r3, #4
 8003ce6:	1a9b      	subs	r3, r3, r2
 8003ce8:	009b      	lsls	r3, r3, #2
 8003cea:	440b      	add	r3, r1
 8003cec:	334c      	adds	r3, #76	@ 0x4c
 8003cee:	2202      	movs	r2, #2
 8003cf0:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003cf2:	78fa      	ldrb	r2, [r7, #3]
 8003cf4:	6879      	ldr	r1, [r7, #4]
 8003cf6:	4613      	mov	r3, r2
 8003cf8:	011b      	lsls	r3, r3, #4
 8003cfa:	1a9b      	subs	r3, r3, r2
 8003cfc:	009b      	lsls	r3, r3, #2
 8003cfe:	440b      	add	r3, r1
 8003d00:	3326      	adds	r3, #38	@ 0x26
 8003d02:	781b      	ldrb	r3, [r3, #0]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d00b      	beq.n	8003d20 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003d08:	78fa      	ldrb	r2, [r7, #3]
 8003d0a:	6879      	ldr	r1, [r7, #4]
 8003d0c:	4613      	mov	r3, r2
 8003d0e:	011b      	lsls	r3, r3, #4
 8003d10:	1a9b      	subs	r3, r3, r2
 8003d12:	009b      	lsls	r3, r3, #2
 8003d14:	440b      	add	r3, r1
 8003d16:	3326      	adds	r3, #38	@ 0x26
 8003d18:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003d1a:	2b02      	cmp	r3, #2
 8003d1c:	f040 8209 	bne.w	8004132 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003d20:	78fb      	ldrb	r3, [r7, #3]
 8003d22:	015a      	lsls	r2, r3, #5
 8003d24:	693b      	ldr	r3, [r7, #16]
 8003d26:	4413      	add	r3, r2
 8003d28:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003d36:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003d3e:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003d40:	78fb      	ldrb	r3, [r7, #3]
 8003d42:	015a      	lsls	r2, r3, #5
 8003d44:	693b      	ldr	r3, [r7, #16]
 8003d46:	4413      	add	r3, r2
 8003d48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d4c:	461a      	mov	r2, r3
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003d52:	e1ee      	b.n	8004132 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003d54:	78fa      	ldrb	r2, [r7, #3]
 8003d56:	6879      	ldr	r1, [r7, #4]
 8003d58:	4613      	mov	r3, r2
 8003d5a:	011b      	lsls	r3, r3, #4
 8003d5c:	1a9b      	subs	r3, r3, r2
 8003d5e:	009b      	lsls	r3, r3, #2
 8003d60:	440b      	add	r3, r1
 8003d62:	334d      	adds	r3, #77	@ 0x4d
 8003d64:	781b      	ldrb	r3, [r3, #0]
 8003d66:	2b05      	cmp	r3, #5
 8003d68:	f040 80c8 	bne.w	8003efc <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003d6c:	78fa      	ldrb	r2, [r7, #3]
 8003d6e:	6879      	ldr	r1, [r7, #4]
 8003d70:	4613      	mov	r3, r2
 8003d72:	011b      	lsls	r3, r3, #4
 8003d74:	1a9b      	subs	r3, r3, r2
 8003d76:	009b      	lsls	r3, r3, #2
 8003d78:	440b      	add	r3, r1
 8003d7a:	334d      	adds	r3, #77	@ 0x4d
 8003d7c:	2202      	movs	r2, #2
 8003d7e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003d80:	78fa      	ldrb	r2, [r7, #3]
 8003d82:	6879      	ldr	r1, [r7, #4]
 8003d84:	4613      	mov	r3, r2
 8003d86:	011b      	lsls	r3, r3, #4
 8003d88:	1a9b      	subs	r3, r3, r2
 8003d8a:	009b      	lsls	r3, r3, #2
 8003d8c:	440b      	add	r3, r1
 8003d8e:	331b      	adds	r3, #27
 8003d90:	781b      	ldrb	r3, [r3, #0]
 8003d92:	2b01      	cmp	r3, #1
 8003d94:	f040 81ce 	bne.w	8004134 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003d98:	78fa      	ldrb	r2, [r7, #3]
 8003d9a:	6879      	ldr	r1, [r7, #4]
 8003d9c:	4613      	mov	r3, r2
 8003d9e:	011b      	lsls	r3, r3, #4
 8003da0:	1a9b      	subs	r3, r3, r2
 8003da2:	009b      	lsls	r3, r3, #2
 8003da4:	440b      	add	r3, r1
 8003da6:	3326      	adds	r3, #38	@ 0x26
 8003da8:	781b      	ldrb	r3, [r3, #0]
 8003daa:	2b03      	cmp	r3, #3
 8003dac:	d16b      	bne.n	8003e86 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8003dae:	78fa      	ldrb	r2, [r7, #3]
 8003db0:	6879      	ldr	r1, [r7, #4]
 8003db2:	4613      	mov	r3, r2
 8003db4:	011b      	lsls	r3, r3, #4
 8003db6:	1a9b      	subs	r3, r3, r2
 8003db8:	009b      	lsls	r3, r3, #2
 8003dba:	440b      	add	r3, r1
 8003dbc:	3348      	adds	r3, #72	@ 0x48
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	1c59      	adds	r1, r3, #1
 8003dc2:	6878      	ldr	r0, [r7, #4]
 8003dc4:	4613      	mov	r3, r2
 8003dc6:	011b      	lsls	r3, r3, #4
 8003dc8:	1a9b      	subs	r3, r3, r2
 8003dca:	009b      	lsls	r3, r3, #2
 8003dcc:	4403      	add	r3, r0
 8003dce:	3348      	adds	r3, #72	@ 0x48
 8003dd0:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8003dd2:	78fa      	ldrb	r2, [r7, #3]
 8003dd4:	6879      	ldr	r1, [r7, #4]
 8003dd6:	4613      	mov	r3, r2
 8003dd8:	011b      	lsls	r3, r3, #4
 8003dda:	1a9b      	subs	r3, r3, r2
 8003ddc:	009b      	lsls	r3, r3, #2
 8003dde:	440b      	add	r3, r1
 8003de0:	3348      	adds	r3, #72	@ 0x48
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	2b02      	cmp	r3, #2
 8003de6:	d943      	bls.n	8003e70 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8003de8:	78fa      	ldrb	r2, [r7, #3]
 8003dea:	6879      	ldr	r1, [r7, #4]
 8003dec:	4613      	mov	r3, r2
 8003dee:	011b      	lsls	r3, r3, #4
 8003df0:	1a9b      	subs	r3, r3, r2
 8003df2:	009b      	lsls	r3, r3, #2
 8003df4:	440b      	add	r3, r1
 8003df6:	3348      	adds	r3, #72	@ 0x48
 8003df8:	2200      	movs	r2, #0
 8003dfa:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8003dfc:	78fa      	ldrb	r2, [r7, #3]
 8003dfe:	6879      	ldr	r1, [r7, #4]
 8003e00:	4613      	mov	r3, r2
 8003e02:	011b      	lsls	r3, r3, #4
 8003e04:	1a9b      	subs	r3, r3, r2
 8003e06:	009b      	lsls	r3, r3, #2
 8003e08:	440b      	add	r3, r1
 8003e0a:	331b      	adds	r3, #27
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8003e10:	78fa      	ldrb	r2, [r7, #3]
 8003e12:	6879      	ldr	r1, [r7, #4]
 8003e14:	4613      	mov	r3, r2
 8003e16:	011b      	lsls	r3, r3, #4
 8003e18:	1a9b      	subs	r3, r3, r2
 8003e1a:	009b      	lsls	r3, r3, #2
 8003e1c:	440b      	add	r3, r1
 8003e1e:	3344      	adds	r3, #68	@ 0x44
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	2b02      	cmp	r3, #2
 8003e24:	d809      	bhi.n	8003e3a <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8003e26:	78fa      	ldrb	r2, [r7, #3]
 8003e28:	6879      	ldr	r1, [r7, #4]
 8003e2a:	4613      	mov	r3, r2
 8003e2c:	011b      	lsls	r3, r3, #4
 8003e2e:	1a9b      	subs	r3, r3, r2
 8003e30:	009b      	lsls	r3, r3, #2
 8003e32:	440b      	add	r3, r1
 8003e34:	331c      	adds	r3, #28
 8003e36:	2201      	movs	r2, #1
 8003e38:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003e3a:	78fb      	ldrb	r3, [r7, #3]
 8003e3c:	015a      	lsls	r2, r3, #5
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	4413      	add	r3, r2
 8003e42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	78fa      	ldrb	r2, [r7, #3]
 8003e4a:	0151      	lsls	r1, r2, #5
 8003e4c:	693a      	ldr	r2, [r7, #16]
 8003e4e:	440a      	add	r2, r1
 8003e50:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003e54:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e58:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8003e5a:	78fa      	ldrb	r2, [r7, #3]
 8003e5c:	6879      	ldr	r1, [r7, #4]
 8003e5e:	4613      	mov	r3, r2
 8003e60:	011b      	lsls	r3, r3, #4
 8003e62:	1a9b      	subs	r3, r3, r2
 8003e64:	009b      	lsls	r3, r3, #2
 8003e66:	440b      	add	r3, r1
 8003e68:	334c      	adds	r3, #76	@ 0x4c
 8003e6a:	2204      	movs	r2, #4
 8003e6c:	701a      	strb	r2, [r3, #0]
 8003e6e:	e014      	b.n	8003e9a <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003e70:	78fa      	ldrb	r2, [r7, #3]
 8003e72:	6879      	ldr	r1, [r7, #4]
 8003e74:	4613      	mov	r3, r2
 8003e76:	011b      	lsls	r3, r3, #4
 8003e78:	1a9b      	subs	r3, r3, r2
 8003e7a:	009b      	lsls	r3, r3, #2
 8003e7c:	440b      	add	r3, r1
 8003e7e:	334c      	adds	r3, #76	@ 0x4c
 8003e80:	2202      	movs	r2, #2
 8003e82:	701a      	strb	r2, [r3, #0]
 8003e84:	e009      	b.n	8003e9a <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003e86:	78fa      	ldrb	r2, [r7, #3]
 8003e88:	6879      	ldr	r1, [r7, #4]
 8003e8a:	4613      	mov	r3, r2
 8003e8c:	011b      	lsls	r3, r3, #4
 8003e8e:	1a9b      	subs	r3, r3, r2
 8003e90:	009b      	lsls	r3, r3, #2
 8003e92:	440b      	add	r3, r1
 8003e94:	334c      	adds	r3, #76	@ 0x4c
 8003e96:	2202      	movs	r2, #2
 8003e98:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003e9a:	78fa      	ldrb	r2, [r7, #3]
 8003e9c:	6879      	ldr	r1, [r7, #4]
 8003e9e:	4613      	mov	r3, r2
 8003ea0:	011b      	lsls	r3, r3, #4
 8003ea2:	1a9b      	subs	r3, r3, r2
 8003ea4:	009b      	lsls	r3, r3, #2
 8003ea6:	440b      	add	r3, r1
 8003ea8:	3326      	adds	r3, #38	@ 0x26
 8003eaa:	781b      	ldrb	r3, [r3, #0]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d00b      	beq.n	8003ec8 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003eb0:	78fa      	ldrb	r2, [r7, #3]
 8003eb2:	6879      	ldr	r1, [r7, #4]
 8003eb4:	4613      	mov	r3, r2
 8003eb6:	011b      	lsls	r3, r3, #4
 8003eb8:	1a9b      	subs	r3, r3, r2
 8003eba:	009b      	lsls	r3, r3, #2
 8003ebc:	440b      	add	r3, r1
 8003ebe:	3326      	adds	r3, #38	@ 0x26
 8003ec0:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003ec2:	2b02      	cmp	r3, #2
 8003ec4:	f040 8136 	bne.w	8004134 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003ec8:	78fb      	ldrb	r3, [r7, #3]
 8003eca:	015a      	lsls	r2, r3, #5
 8003ecc:	693b      	ldr	r3, [r7, #16]
 8003ece:	4413      	add	r3, r2
 8003ed0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003ede:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003ee6:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003ee8:	78fb      	ldrb	r3, [r7, #3]
 8003eea:	015a      	lsls	r2, r3, #5
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	4413      	add	r3, r2
 8003ef0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ef4:	461a      	mov	r2, r3
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	6013      	str	r3, [r2, #0]
 8003efa:	e11b      	b.n	8004134 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003efc:	78fa      	ldrb	r2, [r7, #3]
 8003efe:	6879      	ldr	r1, [r7, #4]
 8003f00:	4613      	mov	r3, r2
 8003f02:	011b      	lsls	r3, r3, #4
 8003f04:	1a9b      	subs	r3, r3, r2
 8003f06:	009b      	lsls	r3, r3, #2
 8003f08:	440b      	add	r3, r1
 8003f0a:	334d      	adds	r3, #77	@ 0x4d
 8003f0c:	781b      	ldrb	r3, [r3, #0]
 8003f0e:	2b03      	cmp	r3, #3
 8003f10:	f040 8081 	bne.w	8004016 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003f14:	78fa      	ldrb	r2, [r7, #3]
 8003f16:	6879      	ldr	r1, [r7, #4]
 8003f18:	4613      	mov	r3, r2
 8003f1a:	011b      	lsls	r3, r3, #4
 8003f1c:	1a9b      	subs	r3, r3, r2
 8003f1e:	009b      	lsls	r3, r3, #2
 8003f20:	440b      	add	r3, r1
 8003f22:	334d      	adds	r3, #77	@ 0x4d
 8003f24:	2202      	movs	r2, #2
 8003f26:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003f28:	78fa      	ldrb	r2, [r7, #3]
 8003f2a:	6879      	ldr	r1, [r7, #4]
 8003f2c:	4613      	mov	r3, r2
 8003f2e:	011b      	lsls	r3, r3, #4
 8003f30:	1a9b      	subs	r3, r3, r2
 8003f32:	009b      	lsls	r3, r3, #2
 8003f34:	440b      	add	r3, r1
 8003f36:	331b      	adds	r3, #27
 8003f38:	781b      	ldrb	r3, [r3, #0]
 8003f3a:	2b01      	cmp	r3, #1
 8003f3c:	f040 80fa 	bne.w	8004134 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003f40:	78fa      	ldrb	r2, [r7, #3]
 8003f42:	6879      	ldr	r1, [r7, #4]
 8003f44:	4613      	mov	r3, r2
 8003f46:	011b      	lsls	r3, r3, #4
 8003f48:	1a9b      	subs	r3, r3, r2
 8003f4a:	009b      	lsls	r3, r3, #2
 8003f4c:	440b      	add	r3, r1
 8003f4e:	334c      	adds	r3, #76	@ 0x4c
 8003f50:	2202      	movs	r2, #2
 8003f52:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8003f54:	78fb      	ldrb	r3, [r7, #3]
 8003f56:	015a      	lsls	r2, r3, #5
 8003f58:	693b      	ldr	r3, [r7, #16]
 8003f5a:	4413      	add	r3, r2
 8003f5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	78fa      	ldrb	r2, [r7, #3]
 8003f64:	0151      	lsls	r1, r2, #5
 8003f66:	693a      	ldr	r2, [r7, #16]
 8003f68:	440a      	add	r2, r1
 8003f6a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003f6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f72:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8003f74:	78fb      	ldrb	r3, [r7, #3]
 8003f76:	015a      	lsls	r2, r3, #5
 8003f78:	693b      	ldr	r3, [r7, #16]
 8003f7a:	4413      	add	r3, r2
 8003f7c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f80:	68db      	ldr	r3, [r3, #12]
 8003f82:	78fa      	ldrb	r2, [r7, #3]
 8003f84:	0151      	lsls	r1, r2, #5
 8003f86:	693a      	ldr	r2, [r7, #16]
 8003f88:	440a      	add	r2, r1
 8003f8a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003f8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003f92:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8003f94:	78fb      	ldrb	r3, [r7, #3]
 8003f96:	015a      	lsls	r2, r3, #5
 8003f98:	693b      	ldr	r3, [r7, #16]
 8003f9a:	4413      	add	r3, r2
 8003f9c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003fa0:	68db      	ldr	r3, [r3, #12]
 8003fa2:	78fa      	ldrb	r2, [r7, #3]
 8003fa4:	0151      	lsls	r1, r2, #5
 8003fa6:	693a      	ldr	r2, [r7, #16]
 8003fa8:	440a      	add	r2, r1
 8003faa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003fae:	f023 0320 	bic.w	r3, r3, #32
 8003fb2:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003fb4:	78fa      	ldrb	r2, [r7, #3]
 8003fb6:	6879      	ldr	r1, [r7, #4]
 8003fb8:	4613      	mov	r3, r2
 8003fba:	011b      	lsls	r3, r3, #4
 8003fbc:	1a9b      	subs	r3, r3, r2
 8003fbe:	009b      	lsls	r3, r3, #2
 8003fc0:	440b      	add	r3, r1
 8003fc2:	3326      	adds	r3, #38	@ 0x26
 8003fc4:	781b      	ldrb	r3, [r3, #0]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d00b      	beq.n	8003fe2 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003fca:	78fa      	ldrb	r2, [r7, #3]
 8003fcc:	6879      	ldr	r1, [r7, #4]
 8003fce:	4613      	mov	r3, r2
 8003fd0:	011b      	lsls	r3, r3, #4
 8003fd2:	1a9b      	subs	r3, r3, r2
 8003fd4:	009b      	lsls	r3, r3, #2
 8003fd6:	440b      	add	r3, r1
 8003fd8:	3326      	adds	r3, #38	@ 0x26
 8003fda:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003fdc:	2b02      	cmp	r3, #2
 8003fde:	f040 80a9 	bne.w	8004134 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003fe2:	78fb      	ldrb	r3, [r7, #3]
 8003fe4:	015a      	lsls	r2, r3, #5
 8003fe6:	693b      	ldr	r3, [r7, #16]
 8003fe8:	4413      	add	r3, r2
 8003fea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003ff8:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004000:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004002:	78fb      	ldrb	r3, [r7, #3]
 8004004:	015a      	lsls	r2, r3, #5
 8004006:	693b      	ldr	r3, [r7, #16]
 8004008:	4413      	add	r3, r2
 800400a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800400e:	461a      	mov	r2, r3
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	6013      	str	r3, [r2, #0]
 8004014:	e08e      	b.n	8004134 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8004016:	78fa      	ldrb	r2, [r7, #3]
 8004018:	6879      	ldr	r1, [r7, #4]
 800401a:	4613      	mov	r3, r2
 800401c:	011b      	lsls	r3, r3, #4
 800401e:	1a9b      	subs	r3, r3, r2
 8004020:	009b      	lsls	r3, r3, #2
 8004022:	440b      	add	r3, r1
 8004024:	334d      	adds	r3, #77	@ 0x4d
 8004026:	781b      	ldrb	r3, [r3, #0]
 8004028:	2b04      	cmp	r3, #4
 800402a:	d143      	bne.n	80040b4 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800402c:	78fa      	ldrb	r2, [r7, #3]
 800402e:	6879      	ldr	r1, [r7, #4]
 8004030:	4613      	mov	r3, r2
 8004032:	011b      	lsls	r3, r3, #4
 8004034:	1a9b      	subs	r3, r3, r2
 8004036:	009b      	lsls	r3, r3, #2
 8004038:	440b      	add	r3, r1
 800403a:	334d      	adds	r3, #77	@ 0x4d
 800403c:	2202      	movs	r2, #2
 800403e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004040:	78fa      	ldrb	r2, [r7, #3]
 8004042:	6879      	ldr	r1, [r7, #4]
 8004044:	4613      	mov	r3, r2
 8004046:	011b      	lsls	r3, r3, #4
 8004048:	1a9b      	subs	r3, r3, r2
 800404a:	009b      	lsls	r3, r3, #2
 800404c:	440b      	add	r3, r1
 800404e:	334c      	adds	r3, #76	@ 0x4c
 8004050:	2202      	movs	r2, #2
 8004052:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004054:	78fa      	ldrb	r2, [r7, #3]
 8004056:	6879      	ldr	r1, [r7, #4]
 8004058:	4613      	mov	r3, r2
 800405a:	011b      	lsls	r3, r3, #4
 800405c:	1a9b      	subs	r3, r3, r2
 800405e:	009b      	lsls	r3, r3, #2
 8004060:	440b      	add	r3, r1
 8004062:	3326      	adds	r3, #38	@ 0x26
 8004064:	781b      	ldrb	r3, [r3, #0]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d00a      	beq.n	8004080 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800406a:	78fa      	ldrb	r2, [r7, #3]
 800406c:	6879      	ldr	r1, [r7, #4]
 800406e:	4613      	mov	r3, r2
 8004070:	011b      	lsls	r3, r3, #4
 8004072:	1a9b      	subs	r3, r3, r2
 8004074:	009b      	lsls	r3, r3, #2
 8004076:	440b      	add	r3, r1
 8004078:	3326      	adds	r3, #38	@ 0x26
 800407a:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800407c:	2b02      	cmp	r3, #2
 800407e:	d159      	bne.n	8004134 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004080:	78fb      	ldrb	r3, [r7, #3]
 8004082:	015a      	lsls	r2, r3, #5
 8004084:	693b      	ldr	r3, [r7, #16]
 8004086:	4413      	add	r3, r2
 8004088:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004096:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800409e:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80040a0:	78fb      	ldrb	r3, [r7, #3]
 80040a2:	015a      	lsls	r2, r3, #5
 80040a4:	693b      	ldr	r3, [r7, #16]
 80040a6:	4413      	add	r3, r2
 80040a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040ac:	461a      	mov	r2, r3
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	6013      	str	r3, [r2, #0]
 80040b2:	e03f      	b.n	8004134 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 80040b4:	78fa      	ldrb	r2, [r7, #3]
 80040b6:	6879      	ldr	r1, [r7, #4]
 80040b8:	4613      	mov	r3, r2
 80040ba:	011b      	lsls	r3, r3, #4
 80040bc:	1a9b      	subs	r3, r3, r2
 80040be:	009b      	lsls	r3, r3, #2
 80040c0:	440b      	add	r3, r1
 80040c2:	334d      	adds	r3, #77	@ 0x4d
 80040c4:	781b      	ldrb	r3, [r3, #0]
 80040c6:	2b08      	cmp	r3, #8
 80040c8:	d126      	bne.n	8004118 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80040ca:	78fa      	ldrb	r2, [r7, #3]
 80040cc:	6879      	ldr	r1, [r7, #4]
 80040ce:	4613      	mov	r3, r2
 80040d0:	011b      	lsls	r3, r3, #4
 80040d2:	1a9b      	subs	r3, r3, r2
 80040d4:	009b      	lsls	r3, r3, #2
 80040d6:	440b      	add	r3, r1
 80040d8:	334d      	adds	r3, #77	@ 0x4d
 80040da:	2202      	movs	r2, #2
 80040dc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80040de:	78fa      	ldrb	r2, [r7, #3]
 80040e0:	6879      	ldr	r1, [r7, #4]
 80040e2:	4613      	mov	r3, r2
 80040e4:	011b      	lsls	r3, r3, #4
 80040e6:	1a9b      	subs	r3, r3, r2
 80040e8:	009b      	lsls	r3, r3, #2
 80040ea:	440b      	add	r3, r1
 80040ec:	3344      	adds	r3, #68	@ 0x44
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	1c59      	adds	r1, r3, #1
 80040f2:	6878      	ldr	r0, [r7, #4]
 80040f4:	4613      	mov	r3, r2
 80040f6:	011b      	lsls	r3, r3, #4
 80040f8:	1a9b      	subs	r3, r3, r2
 80040fa:	009b      	lsls	r3, r3, #2
 80040fc:	4403      	add	r3, r0
 80040fe:	3344      	adds	r3, #68	@ 0x44
 8004100:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8004102:	78fa      	ldrb	r2, [r7, #3]
 8004104:	6879      	ldr	r1, [r7, #4]
 8004106:	4613      	mov	r3, r2
 8004108:	011b      	lsls	r3, r3, #4
 800410a:	1a9b      	subs	r3, r3, r2
 800410c:	009b      	lsls	r3, r3, #2
 800410e:	440b      	add	r3, r1
 8004110:	334c      	adds	r3, #76	@ 0x4c
 8004112:	2204      	movs	r2, #4
 8004114:	701a      	strb	r2, [r3, #0]
 8004116:	e00d      	b.n	8004134 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8004118:	78fa      	ldrb	r2, [r7, #3]
 800411a:	6879      	ldr	r1, [r7, #4]
 800411c:	4613      	mov	r3, r2
 800411e:	011b      	lsls	r3, r3, #4
 8004120:	1a9b      	subs	r3, r3, r2
 8004122:	009b      	lsls	r3, r3, #2
 8004124:	440b      	add	r3, r1
 8004126:	334d      	adds	r3, #77	@ 0x4d
 8004128:	781b      	ldrb	r3, [r3, #0]
 800412a:	2b02      	cmp	r3, #2
 800412c:	f000 8100 	beq.w	8004330 <HCD_HC_IN_IRQHandler+0xcca>
 8004130:	e000      	b.n	8004134 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004132:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004134:	78fa      	ldrb	r2, [r7, #3]
 8004136:	6879      	ldr	r1, [r7, #4]
 8004138:	4613      	mov	r3, r2
 800413a:	011b      	lsls	r3, r3, #4
 800413c:	1a9b      	subs	r3, r3, r2
 800413e:	009b      	lsls	r3, r3, #2
 8004140:	440b      	add	r3, r1
 8004142:	334c      	adds	r3, #76	@ 0x4c
 8004144:	781a      	ldrb	r2, [r3, #0]
 8004146:	78fb      	ldrb	r3, [r7, #3]
 8004148:	4619      	mov	r1, r3
 800414a:	6878      	ldr	r0, [r7, #4]
 800414c:	f004 f99a 	bl	8008484 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004150:	e0ef      	b.n	8004332 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	78fa      	ldrb	r2, [r7, #3]
 8004158:	4611      	mov	r1, r2
 800415a:	4618      	mov	r0, r3
 800415c:	f001 fdf1 	bl	8005d42 <USB_ReadChInterrupts>
 8004160:	4603      	mov	r3, r0
 8004162:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004166:	2b40      	cmp	r3, #64	@ 0x40
 8004168:	d12f      	bne.n	80041ca <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800416a:	78fb      	ldrb	r3, [r7, #3]
 800416c:	015a      	lsls	r2, r3, #5
 800416e:	693b      	ldr	r3, [r7, #16]
 8004170:	4413      	add	r3, r2
 8004172:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004176:	461a      	mov	r2, r3
 8004178:	2340      	movs	r3, #64	@ 0x40
 800417a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 800417c:	78fa      	ldrb	r2, [r7, #3]
 800417e:	6879      	ldr	r1, [r7, #4]
 8004180:	4613      	mov	r3, r2
 8004182:	011b      	lsls	r3, r3, #4
 8004184:	1a9b      	subs	r3, r3, r2
 8004186:	009b      	lsls	r3, r3, #2
 8004188:	440b      	add	r3, r1
 800418a:	334d      	adds	r3, #77	@ 0x4d
 800418c:	2205      	movs	r2, #5
 800418e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004190:	78fa      	ldrb	r2, [r7, #3]
 8004192:	6879      	ldr	r1, [r7, #4]
 8004194:	4613      	mov	r3, r2
 8004196:	011b      	lsls	r3, r3, #4
 8004198:	1a9b      	subs	r3, r3, r2
 800419a:	009b      	lsls	r3, r3, #2
 800419c:	440b      	add	r3, r1
 800419e:	331a      	adds	r3, #26
 80041a0:	781b      	ldrb	r3, [r3, #0]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d109      	bne.n	80041ba <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80041a6:	78fa      	ldrb	r2, [r7, #3]
 80041a8:	6879      	ldr	r1, [r7, #4]
 80041aa:	4613      	mov	r3, r2
 80041ac:	011b      	lsls	r3, r3, #4
 80041ae:	1a9b      	subs	r3, r3, r2
 80041b0:	009b      	lsls	r3, r3, #2
 80041b2:	440b      	add	r3, r1
 80041b4:	3344      	adds	r3, #68	@ 0x44
 80041b6:	2200      	movs	r2, #0
 80041b8:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	78fa      	ldrb	r2, [r7, #3]
 80041c0:	4611      	mov	r1, r2
 80041c2:	4618      	mov	r0, r3
 80041c4:	f002 fadb 	bl	800677e <USB_HC_Halt>
 80041c8:	e0b3      	b.n	8004332 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	78fa      	ldrb	r2, [r7, #3]
 80041d0:	4611      	mov	r1, r2
 80041d2:	4618      	mov	r0, r3
 80041d4:	f001 fdb5 	bl	8005d42 <USB_ReadChInterrupts>
 80041d8:	4603      	mov	r3, r0
 80041da:	f003 0310 	and.w	r3, r3, #16
 80041de:	2b10      	cmp	r3, #16
 80041e0:	f040 80a7 	bne.w	8004332 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80041e4:	78fa      	ldrb	r2, [r7, #3]
 80041e6:	6879      	ldr	r1, [r7, #4]
 80041e8:	4613      	mov	r3, r2
 80041ea:	011b      	lsls	r3, r3, #4
 80041ec:	1a9b      	subs	r3, r3, r2
 80041ee:	009b      	lsls	r3, r3, #2
 80041f0:	440b      	add	r3, r1
 80041f2:	3326      	adds	r3, #38	@ 0x26
 80041f4:	781b      	ldrb	r3, [r3, #0]
 80041f6:	2b03      	cmp	r3, #3
 80041f8:	d11b      	bne.n	8004232 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80041fa:	78fa      	ldrb	r2, [r7, #3]
 80041fc:	6879      	ldr	r1, [r7, #4]
 80041fe:	4613      	mov	r3, r2
 8004200:	011b      	lsls	r3, r3, #4
 8004202:	1a9b      	subs	r3, r3, r2
 8004204:	009b      	lsls	r3, r3, #2
 8004206:	440b      	add	r3, r1
 8004208:	3344      	adds	r3, #68	@ 0x44
 800420a:	2200      	movs	r2, #0
 800420c:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 800420e:	78fa      	ldrb	r2, [r7, #3]
 8004210:	6879      	ldr	r1, [r7, #4]
 8004212:	4613      	mov	r3, r2
 8004214:	011b      	lsls	r3, r3, #4
 8004216:	1a9b      	subs	r3, r3, r2
 8004218:	009b      	lsls	r3, r3, #2
 800421a:	440b      	add	r3, r1
 800421c:	334d      	adds	r3, #77	@ 0x4d
 800421e:	2204      	movs	r2, #4
 8004220:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	78fa      	ldrb	r2, [r7, #3]
 8004228:	4611      	mov	r1, r2
 800422a:	4618      	mov	r0, r3
 800422c:	f002 faa7 	bl	800677e <USB_HC_Halt>
 8004230:	e03f      	b.n	80042b2 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004232:	78fa      	ldrb	r2, [r7, #3]
 8004234:	6879      	ldr	r1, [r7, #4]
 8004236:	4613      	mov	r3, r2
 8004238:	011b      	lsls	r3, r3, #4
 800423a:	1a9b      	subs	r3, r3, r2
 800423c:	009b      	lsls	r3, r3, #2
 800423e:	440b      	add	r3, r1
 8004240:	3326      	adds	r3, #38	@ 0x26
 8004242:	781b      	ldrb	r3, [r3, #0]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d00a      	beq.n	800425e <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004248:	78fa      	ldrb	r2, [r7, #3]
 800424a:	6879      	ldr	r1, [r7, #4]
 800424c:	4613      	mov	r3, r2
 800424e:	011b      	lsls	r3, r3, #4
 8004250:	1a9b      	subs	r3, r3, r2
 8004252:	009b      	lsls	r3, r3, #2
 8004254:	440b      	add	r3, r1
 8004256:	3326      	adds	r3, #38	@ 0x26
 8004258:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800425a:	2b02      	cmp	r3, #2
 800425c:	d129      	bne.n	80042b2 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800425e:	78fa      	ldrb	r2, [r7, #3]
 8004260:	6879      	ldr	r1, [r7, #4]
 8004262:	4613      	mov	r3, r2
 8004264:	011b      	lsls	r3, r3, #4
 8004266:	1a9b      	subs	r3, r3, r2
 8004268:	009b      	lsls	r3, r3, #2
 800426a:	440b      	add	r3, r1
 800426c:	3344      	adds	r3, #68	@ 0x44
 800426e:	2200      	movs	r2, #0
 8004270:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	799b      	ldrb	r3, [r3, #6]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d00a      	beq.n	8004290 <HCD_HC_IN_IRQHandler+0xc2a>
 800427a:	78fa      	ldrb	r2, [r7, #3]
 800427c:	6879      	ldr	r1, [r7, #4]
 800427e:	4613      	mov	r3, r2
 8004280:	011b      	lsls	r3, r3, #4
 8004282:	1a9b      	subs	r3, r3, r2
 8004284:	009b      	lsls	r3, r3, #2
 8004286:	440b      	add	r3, r1
 8004288:	331b      	adds	r3, #27
 800428a:	781b      	ldrb	r3, [r3, #0]
 800428c:	2b01      	cmp	r3, #1
 800428e:	d110      	bne.n	80042b2 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8004290:	78fa      	ldrb	r2, [r7, #3]
 8004292:	6879      	ldr	r1, [r7, #4]
 8004294:	4613      	mov	r3, r2
 8004296:	011b      	lsls	r3, r3, #4
 8004298:	1a9b      	subs	r3, r3, r2
 800429a:	009b      	lsls	r3, r3, #2
 800429c:	440b      	add	r3, r1
 800429e:	334d      	adds	r3, #77	@ 0x4d
 80042a0:	2204      	movs	r2, #4
 80042a2:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	78fa      	ldrb	r2, [r7, #3]
 80042aa:	4611      	mov	r1, r2
 80042ac:	4618      	mov	r0, r3
 80042ae:	f002 fa66 	bl	800677e <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 80042b2:	78fa      	ldrb	r2, [r7, #3]
 80042b4:	6879      	ldr	r1, [r7, #4]
 80042b6:	4613      	mov	r3, r2
 80042b8:	011b      	lsls	r3, r3, #4
 80042ba:	1a9b      	subs	r3, r3, r2
 80042bc:	009b      	lsls	r3, r3, #2
 80042be:	440b      	add	r3, r1
 80042c0:	331b      	adds	r3, #27
 80042c2:	781b      	ldrb	r3, [r3, #0]
 80042c4:	2b01      	cmp	r3, #1
 80042c6:	d129      	bne.n	800431c <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80042c8:	78fa      	ldrb	r2, [r7, #3]
 80042ca:	6879      	ldr	r1, [r7, #4]
 80042cc:	4613      	mov	r3, r2
 80042ce:	011b      	lsls	r3, r3, #4
 80042d0:	1a9b      	subs	r3, r3, r2
 80042d2:	009b      	lsls	r3, r3, #2
 80042d4:	440b      	add	r3, r1
 80042d6:	331b      	adds	r3, #27
 80042d8:	2200      	movs	r2, #0
 80042da:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80042dc:	78fb      	ldrb	r3, [r7, #3]
 80042de:	015a      	lsls	r2, r3, #5
 80042e0:	693b      	ldr	r3, [r7, #16]
 80042e2:	4413      	add	r3, r2
 80042e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80042e8:	685b      	ldr	r3, [r3, #4]
 80042ea:	78fa      	ldrb	r2, [r7, #3]
 80042ec:	0151      	lsls	r1, r2, #5
 80042ee:	693a      	ldr	r2, [r7, #16]
 80042f0:	440a      	add	r2, r1
 80042f2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80042f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80042fa:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 80042fc:	78fb      	ldrb	r3, [r7, #3]
 80042fe:	015a      	lsls	r2, r3, #5
 8004300:	693b      	ldr	r3, [r7, #16]
 8004302:	4413      	add	r3, r2
 8004304:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004308:	68db      	ldr	r3, [r3, #12]
 800430a:	78fa      	ldrb	r2, [r7, #3]
 800430c:	0151      	lsls	r1, r2, #5
 800430e:	693a      	ldr	r2, [r7, #16]
 8004310:	440a      	add	r2, r1
 8004312:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004316:	f043 0320 	orr.w	r3, r3, #32
 800431a:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800431c:	78fb      	ldrb	r3, [r7, #3]
 800431e:	015a      	lsls	r2, r3, #5
 8004320:	693b      	ldr	r3, [r7, #16]
 8004322:	4413      	add	r3, r2
 8004324:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004328:	461a      	mov	r2, r3
 800432a:	2310      	movs	r3, #16
 800432c:	6093      	str	r3, [r2, #8]
 800432e:	e000      	b.n	8004332 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8004330:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8004332:	3718      	adds	r7, #24
 8004334:	46bd      	mov	sp, r7
 8004336:	bd80      	pop	{r7, pc}

08004338 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b086      	sub	sp, #24
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
 8004340:	460b      	mov	r3, r1
 8004342:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800434a:	697b      	ldr	r3, [r7, #20]
 800434c:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	78fa      	ldrb	r2, [r7, #3]
 8004354:	4611      	mov	r1, r2
 8004356:	4618      	mov	r0, r3
 8004358:	f001 fcf3 	bl	8005d42 <USB_ReadChInterrupts>
 800435c:	4603      	mov	r3, r0
 800435e:	f003 0304 	and.w	r3, r3, #4
 8004362:	2b04      	cmp	r3, #4
 8004364:	d11b      	bne.n	800439e <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8004366:	78fb      	ldrb	r3, [r7, #3]
 8004368:	015a      	lsls	r2, r3, #5
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	4413      	add	r3, r2
 800436e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004372:	461a      	mov	r2, r3
 8004374:	2304      	movs	r3, #4
 8004376:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8004378:	78fa      	ldrb	r2, [r7, #3]
 800437a:	6879      	ldr	r1, [r7, #4]
 800437c:	4613      	mov	r3, r2
 800437e:	011b      	lsls	r3, r3, #4
 8004380:	1a9b      	subs	r3, r3, r2
 8004382:	009b      	lsls	r3, r3, #2
 8004384:	440b      	add	r3, r1
 8004386:	334d      	adds	r3, #77	@ 0x4d
 8004388:	2207      	movs	r2, #7
 800438a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	78fa      	ldrb	r2, [r7, #3]
 8004392:	4611      	mov	r1, r2
 8004394:	4618      	mov	r0, r3
 8004396:	f002 f9f2 	bl	800677e <USB_HC_Halt>
 800439a:	f000 bc89 	b.w	8004cb0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	78fa      	ldrb	r2, [r7, #3]
 80043a4:	4611      	mov	r1, r2
 80043a6:	4618      	mov	r0, r3
 80043a8:	f001 fccb 	bl	8005d42 <USB_ReadChInterrupts>
 80043ac:	4603      	mov	r3, r0
 80043ae:	f003 0320 	and.w	r3, r3, #32
 80043b2:	2b20      	cmp	r3, #32
 80043b4:	f040 8082 	bne.w	80044bc <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80043b8:	78fb      	ldrb	r3, [r7, #3]
 80043ba:	015a      	lsls	r2, r3, #5
 80043bc:	693b      	ldr	r3, [r7, #16]
 80043be:	4413      	add	r3, r2
 80043c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80043c4:	461a      	mov	r2, r3
 80043c6:	2320      	movs	r3, #32
 80043c8:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 80043ca:	78fa      	ldrb	r2, [r7, #3]
 80043cc:	6879      	ldr	r1, [r7, #4]
 80043ce:	4613      	mov	r3, r2
 80043d0:	011b      	lsls	r3, r3, #4
 80043d2:	1a9b      	subs	r3, r3, r2
 80043d4:	009b      	lsls	r3, r3, #2
 80043d6:	440b      	add	r3, r1
 80043d8:	3319      	adds	r3, #25
 80043da:	781b      	ldrb	r3, [r3, #0]
 80043dc:	2b01      	cmp	r3, #1
 80043de:	d124      	bne.n	800442a <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 80043e0:	78fa      	ldrb	r2, [r7, #3]
 80043e2:	6879      	ldr	r1, [r7, #4]
 80043e4:	4613      	mov	r3, r2
 80043e6:	011b      	lsls	r3, r3, #4
 80043e8:	1a9b      	subs	r3, r3, r2
 80043ea:	009b      	lsls	r3, r3, #2
 80043ec:	440b      	add	r3, r1
 80043ee:	3319      	adds	r3, #25
 80043f0:	2200      	movs	r2, #0
 80043f2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80043f4:	78fa      	ldrb	r2, [r7, #3]
 80043f6:	6879      	ldr	r1, [r7, #4]
 80043f8:	4613      	mov	r3, r2
 80043fa:	011b      	lsls	r3, r3, #4
 80043fc:	1a9b      	subs	r3, r3, r2
 80043fe:	009b      	lsls	r3, r3, #2
 8004400:	440b      	add	r3, r1
 8004402:	334c      	adds	r3, #76	@ 0x4c
 8004404:	2202      	movs	r2, #2
 8004406:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8004408:	78fa      	ldrb	r2, [r7, #3]
 800440a:	6879      	ldr	r1, [r7, #4]
 800440c:	4613      	mov	r3, r2
 800440e:	011b      	lsls	r3, r3, #4
 8004410:	1a9b      	subs	r3, r3, r2
 8004412:	009b      	lsls	r3, r3, #2
 8004414:	440b      	add	r3, r1
 8004416:	334d      	adds	r3, #77	@ 0x4d
 8004418:	2203      	movs	r2, #3
 800441a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	78fa      	ldrb	r2, [r7, #3]
 8004422:	4611      	mov	r1, r2
 8004424:	4618      	mov	r0, r3
 8004426:	f002 f9aa 	bl	800677e <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 800442a:	78fa      	ldrb	r2, [r7, #3]
 800442c:	6879      	ldr	r1, [r7, #4]
 800442e:	4613      	mov	r3, r2
 8004430:	011b      	lsls	r3, r3, #4
 8004432:	1a9b      	subs	r3, r3, r2
 8004434:	009b      	lsls	r3, r3, #2
 8004436:	440b      	add	r3, r1
 8004438:	331a      	adds	r3, #26
 800443a:	781b      	ldrb	r3, [r3, #0]
 800443c:	2b01      	cmp	r3, #1
 800443e:	f040 8437 	bne.w	8004cb0 <HCD_HC_OUT_IRQHandler+0x978>
 8004442:	78fa      	ldrb	r2, [r7, #3]
 8004444:	6879      	ldr	r1, [r7, #4]
 8004446:	4613      	mov	r3, r2
 8004448:	011b      	lsls	r3, r3, #4
 800444a:	1a9b      	subs	r3, r3, r2
 800444c:	009b      	lsls	r3, r3, #2
 800444e:	440b      	add	r3, r1
 8004450:	331b      	adds	r3, #27
 8004452:	781b      	ldrb	r3, [r3, #0]
 8004454:	2b00      	cmp	r3, #0
 8004456:	f040 842b 	bne.w	8004cb0 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 800445a:	78fa      	ldrb	r2, [r7, #3]
 800445c:	6879      	ldr	r1, [r7, #4]
 800445e:	4613      	mov	r3, r2
 8004460:	011b      	lsls	r3, r3, #4
 8004462:	1a9b      	subs	r3, r3, r2
 8004464:	009b      	lsls	r3, r3, #2
 8004466:	440b      	add	r3, r1
 8004468:	3326      	adds	r3, #38	@ 0x26
 800446a:	781b      	ldrb	r3, [r3, #0]
 800446c:	2b01      	cmp	r3, #1
 800446e:	d009      	beq.n	8004484 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8004470:	78fa      	ldrb	r2, [r7, #3]
 8004472:	6879      	ldr	r1, [r7, #4]
 8004474:	4613      	mov	r3, r2
 8004476:	011b      	lsls	r3, r3, #4
 8004478:	1a9b      	subs	r3, r3, r2
 800447a:	009b      	lsls	r3, r3, #2
 800447c:	440b      	add	r3, r1
 800447e:	331b      	adds	r3, #27
 8004480:	2201      	movs	r2, #1
 8004482:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8004484:	78fa      	ldrb	r2, [r7, #3]
 8004486:	6879      	ldr	r1, [r7, #4]
 8004488:	4613      	mov	r3, r2
 800448a:	011b      	lsls	r3, r3, #4
 800448c:	1a9b      	subs	r3, r3, r2
 800448e:	009b      	lsls	r3, r3, #2
 8004490:	440b      	add	r3, r1
 8004492:	334d      	adds	r3, #77	@ 0x4d
 8004494:	2203      	movs	r2, #3
 8004496:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	78fa      	ldrb	r2, [r7, #3]
 800449e:	4611      	mov	r1, r2
 80044a0:	4618      	mov	r0, r3
 80044a2:	f002 f96c 	bl	800677e <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 80044a6:	78fa      	ldrb	r2, [r7, #3]
 80044a8:	6879      	ldr	r1, [r7, #4]
 80044aa:	4613      	mov	r3, r2
 80044ac:	011b      	lsls	r3, r3, #4
 80044ae:	1a9b      	subs	r3, r3, r2
 80044b0:	009b      	lsls	r3, r3, #2
 80044b2:	440b      	add	r3, r1
 80044b4:	3344      	adds	r3, #68	@ 0x44
 80044b6:	2200      	movs	r2, #0
 80044b8:	601a      	str	r2, [r3, #0]
 80044ba:	e3f9      	b.n	8004cb0 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	78fa      	ldrb	r2, [r7, #3]
 80044c2:	4611      	mov	r1, r2
 80044c4:	4618      	mov	r0, r3
 80044c6:	f001 fc3c 	bl	8005d42 <USB_ReadChInterrupts>
 80044ca:	4603      	mov	r3, r0
 80044cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80044d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80044d4:	d111      	bne.n	80044fa <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80044d6:	78fb      	ldrb	r3, [r7, #3]
 80044d8:	015a      	lsls	r2, r3, #5
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	4413      	add	r3, r2
 80044de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80044e2:	461a      	mov	r2, r3
 80044e4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80044e8:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	78fa      	ldrb	r2, [r7, #3]
 80044f0:	4611      	mov	r1, r2
 80044f2:	4618      	mov	r0, r3
 80044f4:	f002 f943 	bl	800677e <USB_HC_Halt>
 80044f8:	e3da      	b.n	8004cb0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	78fa      	ldrb	r2, [r7, #3]
 8004500:	4611      	mov	r1, r2
 8004502:	4618      	mov	r0, r3
 8004504:	f001 fc1d 	bl	8005d42 <USB_ReadChInterrupts>
 8004508:	4603      	mov	r3, r0
 800450a:	f003 0301 	and.w	r3, r3, #1
 800450e:	2b01      	cmp	r3, #1
 8004510:	d168      	bne.n	80045e4 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8004512:	78fa      	ldrb	r2, [r7, #3]
 8004514:	6879      	ldr	r1, [r7, #4]
 8004516:	4613      	mov	r3, r2
 8004518:	011b      	lsls	r3, r3, #4
 800451a:	1a9b      	subs	r3, r3, r2
 800451c:	009b      	lsls	r3, r3, #2
 800451e:	440b      	add	r3, r1
 8004520:	3344      	adds	r3, #68	@ 0x44
 8004522:	2200      	movs	r2, #0
 8004524:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	78fa      	ldrb	r2, [r7, #3]
 800452c:	4611      	mov	r1, r2
 800452e:	4618      	mov	r0, r3
 8004530:	f001 fc07 	bl	8005d42 <USB_ReadChInterrupts>
 8004534:	4603      	mov	r3, r0
 8004536:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800453a:	2b40      	cmp	r3, #64	@ 0x40
 800453c:	d112      	bne.n	8004564 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 800453e:	78fa      	ldrb	r2, [r7, #3]
 8004540:	6879      	ldr	r1, [r7, #4]
 8004542:	4613      	mov	r3, r2
 8004544:	011b      	lsls	r3, r3, #4
 8004546:	1a9b      	subs	r3, r3, r2
 8004548:	009b      	lsls	r3, r3, #2
 800454a:	440b      	add	r3, r1
 800454c:	3319      	adds	r3, #25
 800454e:	2201      	movs	r2, #1
 8004550:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004552:	78fb      	ldrb	r3, [r7, #3]
 8004554:	015a      	lsls	r2, r3, #5
 8004556:	693b      	ldr	r3, [r7, #16]
 8004558:	4413      	add	r3, r2
 800455a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800455e:	461a      	mov	r2, r3
 8004560:	2340      	movs	r3, #64	@ 0x40
 8004562:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8004564:	78fa      	ldrb	r2, [r7, #3]
 8004566:	6879      	ldr	r1, [r7, #4]
 8004568:	4613      	mov	r3, r2
 800456a:	011b      	lsls	r3, r3, #4
 800456c:	1a9b      	subs	r3, r3, r2
 800456e:	009b      	lsls	r3, r3, #2
 8004570:	440b      	add	r3, r1
 8004572:	331b      	adds	r3, #27
 8004574:	781b      	ldrb	r3, [r3, #0]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d019      	beq.n	80045ae <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800457a:	78fa      	ldrb	r2, [r7, #3]
 800457c:	6879      	ldr	r1, [r7, #4]
 800457e:	4613      	mov	r3, r2
 8004580:	011b      	lsls	r3, r3, #4
 8004582:	1a9b      	subs	r3, r3, r2
 8004584:	009b      	lsls	r3, r3, #2
 8004586:	440b      	add	r3, r1
 8004588:	331b      	adds	r3, #27
 800458a:	2200      	movs	r2, #0
 800458c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800458e:	78fb      	ldrb	r3, [r7, #3]
 8004590:	015a      	lsls	r2, r3, #5
 8004592:	693b      	ldr	r3, [r7, #16]
 8004594:	4413      	add	r3, r2
 8004596:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	78fa      	ldrb	r2, [r7, #3]
 800459e:	0151      	lsls	r1, r2, #5
 80045a0:	693a      	ldr	r2, [r7, #16]
 80045a2:	440a      	add	r2, r1
 80045a4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80045a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80045ac:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80045ae:	78fb      	ldrb	r3, [r7, #3]
 80045b0:	015a      	lsls	r2, r3, #5
 80045b2:	693b      	ldr	r3, [r7, #16]
 80045b4:	4413      	add	r3, r2
 80045b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80045ba:	461a      	mov	r2, r3
 80045bc:	2301      	movs	r3, #1
 80045be:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 80045c0:	78fa      	ldrb	r2, [r7, #3]
 80045c2:	6879      	ldr	r1, [r7, #4]
 80045c4:	4613      	mov	r3, r2
 80045c6:	011b      	lsls	r3, r3, #4
 80045c8:	1a9b      	subs	r3, r3, r2
 80045ca:	009b      	lsls	r3, r3, #2
 80045cc:	440b      	add	r3, r1
 80045ce:	334d      	adds	r3, #77	@ 0x4d
 80045d0:	2201      	movs	r2, #1
 80045d2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	78fa      	ldrb	r2, [r7, #3]
 80045da:	4611      	mov	r1, r2
 80045dc:	4618      	mov	r0, r3
 80045de:	f002 f8ce 	bl	800677e <USB_HC_Halt>
 80045e2:	e365      	b.n	8004cb0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	78fa      	ldrb	r2, [r7, #3]
 80045ea:	4611      	mov	r1, r2
 80045ec:	4618      	mov	r0, r3
 80045ee:	f001 fba8 	bl	8005d42 <USB_ReadChInterrupts>
 80045f2:	4603      	mov	r3, r0
 80045f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045f8:	2b40      	cmp	r3, #64	@ 0x40
 80045fa:	d139      	bne.n	8004670 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 80045fc:	78fa      	ldrb	r2, [r7, #3]
 80045fe:	6879      	ldr	r1, [r7, #4]
 8004600:	4613      	mov	r3, r2
 8004602:	011b      	lsls	r3, r3, #4
 8004604:	1a9b      	subs	r3, r3, r2
 8004606:	009b      	lsls	r3, r3, #2
 8004608:	440b      	add	r3, r1
 800460a:	334d      	adds	r3, #77	@ 0x4d
 800460c:	2205      	movs	r2, #5
 800460e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004610:	78fa      	ldrb	r2, [r7, #3]
 8004612:	6879      	ldr	r1, [r7, #4]
 8004614:	4613      	mov	r3, r2
 8004616:	011b      	lsls	r3, r3, #4
 8004618:	1a9b      	subs	r3, r3, r2
 800461a:	009b      	lsls	r3, r3, #2
 800461c:	440b      	add	r3, r1
 800461e:	331a      	adds	r3, #26
 8004620:	781b      	ldrb	r3, [r3, #0]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d109      	bne.n	800463a <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8004626:	78fa      	ldrb	r2, [r7, #3]
 8004628:	6879      	ldr	r1, [r7, #4]
 800462a:	4613      	mov	r3, r2
 800462c:	011b      	lsls	r3, r3, #4
 800462e:	1a9b      	subs	r3, r3, r2
 8004630:	009b      	lsls	r3, r3, #2
 8004632:	440b      	add	r3, r1
 8004634:	3319      	adds	r3, #25
 8004636:	2201      	movs	r2, #1
 8004638:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 800463a:	78fa      	ldrb	r2, [r7, #3]
 800463c:	6879      	ldr	r1, [r7, #4]
 800463e:	4613      	mov	r3, r2
 8004640:	011b      	lsls	r3, r3, #4
 8004642:	1a9b      	subs	r3, r3, r2
 8004644:	009b      	lsls	r3, r3, #2
 8004646:	440b      	add	r3, r1
 8004648:	3344      	adds	r3, #68	@ 0x44
 800464a:	2200      	movs	r2, #0
 800464c:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	78fa      	ldrb	r2, [r7, #3]
 8004654:	4611      	mov	r1, r2
 8004656:	4618      	mov	r0, r3
 8004658:	f002 f891 	bl	800677e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800465c:	78fb      	ldrb	r3, [r7, #3]
 800465e:	015a      	lsls	r2, r3, #5
 8004660:	693b      	ldr	r3, [r7, #16]
 8004662:	4413      	add	r3, r2
 8004664:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004668:	461a      	mov	r2, r3
 800466a:	2340      	movs	r3, #64	@ 0x40
 800466c:	6093      	str	r3, [r2, #8]
 800466e:	e31f      	b.n	8004cb0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	78fa      	ldrb	r2, [r7, #3]
 8004676:	4611      	mov	r1, r2
 8004678:	4618      	mov	r0, r3
 800467a:	f001 fb62 	bl	8005d42 <USB_ReadChInterrupts>
 800467e:	4603      	mov	r3, r0
 8004680:	f003 0308 	and.w	r3, r3, #8
 8004684:	2b08      	cmp	r3, #8
 8004686:	d11a      	bne.n	80046be <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8004688:	78fb      	ldrb	r3, [r7, #3]
 800468a:	015a      	lsls	r2, r3, #5
 800468c:	693b      	ldr	r3, [r7, #16]
 800468e:	4413      	add	r3, r2
 8004690:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004694:	461a      	mov	r2, r3
 8004696:	2308      	movs	r3, #8
 8004698:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800469a:	78fa      	ldrb	r2, [r7, #3]
 800469c:	6879      	ldr	r1, [r7, #4]
 800469e:	4613      	mov	r3, r2
 80046a0:	011b      	lsls	r3, r3, #4
 80046a2:	1a9b      	subs	r3, r3, r2
 80046a4:	009b      	lsls	r3, r3, #2
 80046a6:	440b      	add	r3, r1
 80046a8:	334d      	adds	r3, #77	@ 0x4d
 80046aa:	2206      	movs	r2, #6
 80046ac:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	78fa      	ldrb	r2, [r7, #3]
 80046b4:	4611      	mov	r1, r2
 80046b6:	4618      	mov	r0, r3
 80046b8:	f002 f861 	bl	800677e <USB_HC_Halt>
 80046bc:	e2f8      	b.n	8004cb0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	78fa      	ldrb	r2, [r7, #3]
 80046c4:	4611      	mov	r1, r2
 80046c6:	4618      	mov	r0, r3
 80046c8:	f001 fb3b 	bl	8005d42 <USB_ReadChInterrupts>
 80046cc:	4603      	mov	r3, r0
 80046ce:	f003 0310 	and.w	r3, r3, #16
 80046d2:	2b10      	cmp	r3, #16
 80046d4:	d144      	bne.n	8004760 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80046d6:	78fa      	ldrb	r2, [r7, #3]
 80046d8:	6879      	ldr	r1, [r7, #4]
 80046da:	4613      	mov	r3, r2
 80046dc:	011b      	lsls	r3, r3, #4
 80046de:	1a9b      	subs	r3, r3, r2
 80046e0:	009b      	lsls	r3, r3, #2
 80046e2:	440b      	add	r3, r1
 80046e4:	3344      	adds	r3, #68	@ 0x44
 80046e6:	2200      	movs	r2, #0
 80046e8:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 80046ea:	78fa      	ldrb	r2, [r7, #3]
 80046ec:	6879      	ldr	r1, [r7, #4]
 80046ee:	4613      	mov	r3, r2
 80046f0:	011b      	lsls	r3, r3, #4
 80046f2:	1a9b      	subs	r3, r3, r2
 80046f4:	009b      	lsls	r3, r3, #2
 80046f6:	440b      	add	r3, r1
 80046f8:	334d      	adds	r3, #77	@ 0x4d
 80046fa:	2204      	movs	r2, #4
 80046fc:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 80046fe:	78fa      	ldrb	r2, [r7, #3]
 8004700:	6879      	ldr	r1, [r7, #4]
 8004702:	4613      	mov	r3, r2
 8004704:	011b      	lsls	r3, r3, #4
 8004706:	1a9b      	subs	r3, r3, r2
 8004708:	009b      	lsls	r3, r3, #2
 800470a:	440b      	add	r3, r1
 800470c:	3319      	adds	r3, #25
 800470e:	781b      	ldrb	r3, [r3, #0]
 8004710:	2b00      	cmp	r3, #0
 8004712:	d114      	bne.n	800473e <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8004714:	78fa      	ldrb	r2, [r7, #3]
 8004716:	6879      	ldr	r1, [r7, #4]
 8004718:	4613      	mov	r3, r2
 800471a:	011b      	lsls	r3, r3, #4
 800471c:	1a9b      	subs	r3, r3, r2
 800471e:	009b      	lsls	r3, r3, #2
 8004720:	440b      	add	r3, r1
 8004722:	3318      	adds	r3, #24
 8004724:	781b      	ldrb	r3, [r3, #0]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d109      	bne.n	800473e <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 800472a:	78fa      	ldrb	r2, [r7, #3]
 800472c:	6879      	ldr	r1, [r7, #4]
 800472e:	4613      	mov	r3, r2
 8004730:	011b      	lsls	r3, r3, #4
 8004732:	1a9b      	subs	r3, r3, r2
 8004734:	009b      	lsls	r3, r3, #2
 8004736:	440b      	add	r3, r1
 8004738:	3319      	adds	r3, #25
 800473a:	2201      	movs	r2, #1
 800473c:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	78fa      	ldrb	r2, [r7, #3]
 8004744:	4611      	mov	r1, r2
 8004746:	4618      	mov	r0, r3
 8004748:	f002 f819 	bl	800677e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800474c:	78fb      	ldrb	r3, [r7, #3]
 800474e:	015a      	lsls	r2, r3, #5
 8004750:	693b      	ldr	r3, [r7, #16]
 8004752:	4413      	add	r3, r2
 8004754:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004758:	461a      	mov	r2, r3
 800475a:	2310      	movs	r3, #16
 800475c:	6093      	str	r3, [r2, #8]
 800475e:	e2a7      	b.n	8004cb0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	78fa      	ldrb	r2, [r7, #3]
 8004766:	4611      	mov	r1, r2
 8004768:	4618      	mov	r0, r3
 800476a:	f001 faea 	bl	8005d42 <USB_ReadChInterrupts>
 800476e:	4603      	mov	r3, r0
 8004770:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004774:	2b80      	cmp	r3, #128	@ 0x80
 8004776:	f040 8083 	bne.w	8004880 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	799b      	ldrb	r3, [r3, #6]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d111      	bne.n	80047a6 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8004782:	78fa      	ldrb	r2, [r7, #3]
 8004784:	6879      	ldr	r1, [r7, #4]
 8004786:	4613      	mov	r3, r2
 8004788:	011b      	lsls	r3, r3, #4
 800478a:	1a9b      	subs	r3, r3, r2
 800478c:	009b      	lsls	r3, r3, #2
 800478e:	440b      	add	r3, r1
 8004790:	334d      	adds	r3, #77	@ 0x4d
 8004792:	2207      	movs	r2, #7
 8004794:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	78fa      	ldrb	r2, [r7, #3]
 800479c:	4611      	mov	r1, r2
 800479e:	4618      	mov	r0, r3
 80047a0:	f001 ffed 	bl	800677e <USB_HC_Halt>
 80047a4:	e062      	b.n	800486c <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 80047a6:	78fa      	ldrb	r2, [r7, #3]
 80047a8:	6879      	ldr	r1, [r7, #4]
 80047aa:	4613      	mov	r3, r2
 80047ac:	011b      	lsls	r3, r3, #4
 80047ae:	1a9b      	subs	r3, r3, r2
 80047b0:	009b      	lsls	r3, r3, #2
 80047b2:	440b      	add	r3, r1
 80047b4:	3344      	adds	r3, #68	@ 0x44
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	1c59      	adds	r1, r3, #1
 80047ba:	6878      	ldr	r0, [r7, #4]
 80047bc:	4613      	mov	r3, r2
 80047be:	011b      	lsls	r3, r3, #4
 80047c0:	1a9b      	subs	r3, r3, r2
 80047c2:	009b      	lsls	r3, r3, #2
 80047c4:	4403      	add	r3, r0
 80047c6:	3344      	adds	r3, #68	@ 0x44
 80047c8:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80047ca:	78fa      	ldrb	r2, [r7, #3]
 80047cc:	6879      	ldr	r1, [r7, #4]
 80047ce:	4613      	mov	r3, r2
 80047d0:	011b      	lsls	r3, r3, #4
 80047d2:	1a9b      	subs	r3, r3, r2
 80047d4:	009b      	lsls	r3, r3, #2
 80047d6:	440b      	add	r3, r1
 80047d8:	3344      	adds	r3, #68	@ 0x44
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	2b02      	cmp	r3, #2
 80047de:	d922      	bls.n	8004826 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80047e0:	78fa      	ldrb	r2, [r7, #3]
 80047e2:	6879      	ldr	r1, [r7, #4]
 80047e4:	4613      	mov	r3, r2
 80047e6:	011b      	lsls	r3, r3, #4
 80047e8:	1a9b      	subs	r3, r3, r2
 80047ea:	009b      	lsls	r3, r3, #2
 80047ec:	440b      	add	r3, r1
 80047ee:	3344      	adds	r3, #68	@ 0x44
 80047f0:	2200      	movs	r2, #0
 80047f2:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80047f4:	78fa      	ldrb	r2, [r7, #3]
 80047f6:	6879      	ldr	r1, [r7, #4]
 80047f8:	4613      	mov	r3, r2
 80047fa:	011b      	lsls	r3, r3, #4
 80047fc:	1a9b      	subs	r3, r3, r2
 80047fe:	009b      	lsls	r3, r3, #2
 8004800:	440b      	add	r3, r1
 8004802:	334c      	adds	r3, #76	@ 0x4c
 8004804:	2204      	movs	r2, #4
 8004806:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004808:	78fa      	ldrb	r2, [r7, #3]
 800480a:	6879      	ldr	r1, [r7, #4]
 800480c:	4613      	mov	r3, r2
 800480e:	011b      	lsls	r3, r3, #4
 8004810:	1a9b      	subs	r3, r3, r2
 8004812:	009b      	lsls	r3, r3, #2
 8004814:	440b      	add	r3, r1
 8004816:	334c      	adds	r3, #76	@ 0x4c
 8004818:	781a      	ldrb	r2, [r3, #0]
 800481a:	78fb      	ldrb	r3, [r7, #3]
 800481c:	4619      	mov	r1, r3
 800481e:	6878      	ldr	r0, [r7, #4]
 8004820:	f003 fe30 	bl	8008484 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004824:	e022      	b.n	800486c <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004826:	78fa      	ldrb	r2, [r7, #3]
 8004828:	6879      	ldr	r1, [r7, #4]
 800482a:	4613      	mov	r3, r2
 800482c:	011b      	lsls	r3, r3, #4
 800482e:	1a9b      	subs	r3, r3, r2
 8004830:	009b      	lsls	r3, r3, #2
 8004832:	440b      	add	r3, r1
 8004834:	334c      	adds	r3, #76	@ 0x4c
 8004836:	2202      	movs	r2, #2
 8004838:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800483a:	78fb      	ldrb	r3, [r7, #3]
 800483c:	015a      	lsls	r2, r3, #5
 800483e:	693b      	ldr	r3, [r7, #16]
 8004840:	4413      	add	r3, r2
 8004842:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004850:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004858:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800485a:	78fb      	ldrb	r3, [r7, #3]
 800485c:	015a      	lsls	r2, r3, #5
 800485e:	693b      	ldr	r3, [r7, #16]
 8004860:	4413      	add	r3, r2
 8004862:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004866:	461a      	mov	r2, r3
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 800486c:	78fb      	ldrb	r3, [r7, #3]
 800486e:	015a      	lsls	r2, r3, #5
 8004870:	693b      	ldr	r3, [r7, #16]
 8004872:	4413      	add	r3, r2
 8004874:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004878:	461a      	mov	r2, r3
 800487a:	2380      	movs	r3, #128	@ 0x80
 800487c:	6093      	str	r3, [r2, #8]
 800487e:	e217      	b.n	8004cb0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	78fa      	ldrb	r2, [r7, #3]
 8004886:	4611      	mov	r1, r2
 8004888:	4618      	mov	r0, r3
 800488a:	f001 fa5a 	bl	8005d42 <USB_ReadChInterrupts>
 800488e:	4603      	mov	r3, r0
 8004890:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004894:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004898:	d11b      	bne.n	80048d2 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800489a:	78fa      	ldrb	r2, [r7, #3]
 800489c:	6879      	ldr	r1, [r7, #4]
 800489e:	4613      	mov	r3, r2
 80048a0:	011b      	lsls	r3, r3, #4
 80048a2:	1a9b      	subs	r3, r3, r2
 80048a4:	009b      	lsls	r3, r3, #2
 80048a6:	440b      	add	r3, r1
 80048a8:	334d      	adds	r3, #77	@ 0x4d
 80048aa:	2209      	movs	r2, #9
 80048ac:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	78fa      	ldrb	r2, [r7, #3]
 80048b4:	4611      	mov	r1, r2
 80048b6:	4618      	mov	r0, r3
 80048b8:	f001 ff61 	bl	800677e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80048bc:	78fb      	ldrb	r3, [r7, #3]
 80048be:	015a      	lsls	r2, r3, #5
 80048c0:	693b      	ldr	r3, [r7, #16]
 80048c2:	4413      	add	r3, r2
 80048c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80048c8:	461a      	mov	r2, r3
 80048ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80048ce:	6093      	str	r3, [r2, #8]
 80048d0:	e1ee      	b.n	8004cb0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	78fa      	ldrb	r2, [r7, #3]
 80048d8:	4611      	mov	r1, r2
 80048da:	4618      	mov	r0, r3
 80048dc:	f001 fa31 	bl	8005d42 <USB_ReadChInterrupts>
 80048e0:	4603      	mov	r3, r0
 80048e2:	f003 0302 	and.w	r3, r3, #2
 80048e6:	2b02      	cmp	r3, #2
 80048e8:	f040 81df 	bne.w	8004caa <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80048ec:	78fb      	ldrb	r3, [r7, #3]
 80048ee:	015a      	lsls	r2, r3, #5
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	4413      	add	r3, r2
 80048f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80048f8:	461a      	mov	r2, r3
 80048fa:	2302      	movs	r3, #2
 80048fc:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80048fe:	78fa      	ldrb	r2, [r7, #3]
 8004900:	6879      	ldr	r1, [r7, #4]
 8004902:	4613      	mov	r3, r2
 8004904:	011b      	lsls	r3, r3, #4
 8004906:	1a9b      	subs	r3, r3, r2
 8004908:	009b      	lsls	r3, r3, #2
 800490a:	440b      	add	r3, r1
 800490c:	334d      	adds	r3, #77	@ 0x4d
 800490e:	781b      	ldrb	r3, [r3, #0]
 8004910:	2b01      	cmp	r3, #1
 8004912:	f040 8093 	bne.w	8004a3c <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004916:	78fa      	ldrb	r2, [r7, #3]
 8004918:	6879      	ldr	r1, [r7, #4]
 800491a:	4613      	mov	r3, r2
 800491c:	011b      	lsls	r3, r3, #4
 800491e:	1a9b      	subs	r3, r3, r2
 8004920:	009b      	lsls	r3, r3, #2
 8004922:	440b      	add	r3, r1
 8004924:	334d      	adds	r3, #77	@ 0x4d
 8004926:	2202      	movs	r2, #2
 8004928:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800492a:	78fa      	ldrb	r2, [r7, #3]
 800492c:	6879      	ldr	r1, [r7, #4]
 800492e:	4613      	mov	r3, r2
 8004930:	011b      	lsls	r3, r3, #4
 8004932:	1a9b      	subs	r3, r3, r2
 8004934:	009b      	lsls	r3, r3, #2
 8004936:	440b      	add	r3, r1
 8004938:	334c      	adds	r3, #76	@ 0x4c
 800493a:	2201      	movs	r2, #1
 800493c:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800493e:	78fa      	ldrb	r2, [r7, #3]
 8004940:	6879      	ldr	r1, [r7, #4]
 8004942:	4613      	mov	r3, r2
 8004944:	011b      	lsls	r3, r3, #4
 8004946:	1a9b      	subs	r3, r3, r2
 8004948:	009b      	lsls	r3, r3, #2
 800494a:	440b      	add	r3, r1
 800494c:	3326      	adds	r3, #38	@ 0x26
 800494e:	781b      	ldrb	r3, [r3, #0]
 8004950:	2b02      	cmp	r3, #2
 8004952:	d00b      	beq.n	800496c <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8004954:	78fa      	ldrb	r2, [r7, #3]
 8004956:	6879      	ldr	r1, [r7, #4]
 8004958:	4613      	mov	r3, r2
 800495a:	011b      	lsls	r3, r3, #4
 800495c:	1a9b      	subs	r3, r3, r2
 800495e:	009b      	lsls	r3, r3, #2
 8004960:	440b      	add	r3, r1
 8004962:	3326      	adds	r3, #38	@ 0x26
 8004964:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8004966:	2b03      	cmp	r3, #3
 8004968:	f040 8190 	bne.w	8004c8c <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	799b      	ldrb	r3, [r3, #6]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d115      	bne.n	80049a0 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8004974:	78fa      	ldrb	r2, [r7, #3]
 8004976:	6879      	ldr	r1, [r7, #4]
 8004978:	4613      	mov	r3, r2
 800497a:	011b      	lsls	r3, r3, #4
 800497c:	1a9b      	subs	r3, r3, r2
 800497e:	009b      	lsls	r3, r3, #2
 8004980:	440b      	add	r3, r1
 8004982:	333d      	adds	r3, #61	@ 0x3d
 8004984:	781b      	ldrb	r3, [r3, #0]
 8004986:	78fa      	ldrb	r2, [r7, #3]
 8004988:	f083 0301 	eor.w	r3, r3, #1
 800498c:	b2d8      	uxtb	r0, r3
 800498e:	6879      	ldr	r1, [r7, #4]
 8004990:	4613      	mov	r3, r2
 8004992:	011b      	lsls	r3, r3, #4
 8004994:	1a9b      	subs	r3, r3, r2
 8004996:	009b      	lsls	r3, r3, #2
 8004998:	440b      	add	r3, r1
 800499a:	333d      	adds	r3, #61	@ 0x3d
 800499c:	4602      	mov	r2, r0
 800499e:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	799b      	ldrb	r3, [r3, #6]
 80049a4:	2b01      	cmp	r3, #1
 80049a6:	f040 8171 	bne.w	8004c8c <HCD_HC_OUT_IRQHandler+0x954>
 80049aa:	78fa      	ldrb	r2, [r7, #3]
 80049ac:	6879      	ldr	r1, [r7, #4]
 80049ae:	4613      	mov	r3, r2
 80049b0:	011b      	lsls	r3, r3, #4
 80049b2:	1a9b      	subs	r3, r3, r2
 80049b4:	009b      	lsls	r3, r3, #2
 80049b6:	440b      	add	r3, r1
 80049b8:	3334      	adds	r3, #52	@ 0x34
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	f000 8165 	beq.w	8004c8c <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 80049c2:	78fa      	ldrb	r2, [r7, #3]
 80049c4:	6879      	ldr	r1, [r7, #4]
 80049c6:	4613      	mov	r3, r2
 80049c8:	011b      	lsls	r3, r3, #4
 80049ca:	1a9b      	subs	r3, r3, r2
 80049cc:	009b      	lsls	r3, r3, #2
 80049ce:	440b      	add	r3, r1
 80049d0:	3334      	adds	r3, #52	@ 0x34
 80049d2:	6819      	ldr	r1, [r3, #0]
 80049d4:	78fa      	ldrb	r2, [r7, #3]
 80049d6:	6878      	ldr	r0, [r7, #4]
 80049d8:	4613      	mov	r3, r2
 80049da:	011b      	lsls	r3, r3, #4
 80049dc:	1a9b      	subs	r3, r3, r2
 80049de:	009b      	lsls	r3, r3, #2
 80049e0:	4403      	add	r3, r0
 80049e2:	3328      	adds	r3, #40	@ 0x28
 80049e4:	881b      	ldrh	r3, [r3, #0]
 80049e6:	440b      	add	r3, r1
 80049e8:	1e59      	subs	r1, r3, #1
 80049ea:	78fa      	ldrb	r2, [r7, #3]
 80049ec:	6878      	ldr	r0, [r7, #4]
 80049ee:	4613      	mov	r3, r2
 80049f0:	011b      	lsls	r3, r3, #4
 80049f2:	1a9b      	subs	r3, r3, r2
 80049f4:	009b      	lsls	r3, r3, #2
 80049f6:	4403      	add	r3, r0
 80049f8:	3328      	adds	r3, #40	@ 0x28
 80049fa:	881b      	ldrh	r3, [r3, #0]
 80049fc:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a00:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8004a02:	68bb      	ldr	r3, [r7, #8]
 8004a04:	f003 0301 	and.w	r3, r3, #1
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	f000 813f 	beq.w	8004c8c <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8004a0e:	78fa      	ldrb	r2, [r7, #3]
 8004a10:	6879      	ldr	r1, [r7, #4]
 8004a12:	4613      	mov	r3, r2
 8004a14:	011b      	lsls	r3, r3, #4
 8004a16:	1a9b      	subs	r3, r3, r2
 8004a18:	009b      	lsls	r3, r3, #2
 8004a1a:	440b      	add	r3, r1
 8004a1c:	333d      	adds	r3, #61	@ 0x3d
 8004a1e:	781b      	ldrb	r3, [r3, #0]
 8004a20:	78fa      	ldrb	r2, [r7, #3]
 8004a22:	f083 0301 	eor.w	r3, r3, #1
 8004a26:	b2d8      	uxtb	r0, r3
 8004a28:	6879      	ldr	r1, [r7, #4]
 8004a2a:	4613      	mov	r3, r2
 8004a2c:	011b      	lsls	r3, r3, #4
 8004a2e:	1a9b      	subs	r3, r3, r2
 8004a30:	009b      	lsls	r3, r3, #2
 8004a32:	440b      	add	r3, r1
 8004a34:	333d      	adds	r3, #61	@ 0x3d
 8004a36:	4602      	mov	r2, r0
 8004a38:	701a      	strb	r2, [r3, #0]
 8004a3a:	e127      	b.n	8004c8c <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004a3c:	78fa      	ldrb	r2, [r7, #3]
 8004a3e:	6879      	ldr	r1, [r7, #4]
 8004a40:	4613      	mov	r3, r2
 8004a42:	011b      	lsls	r3, r3, #4
 8004a44:	1a9b      	subs	r3, r3, r2
 8004a46:	009b      	lsls	r3, r3, #2
 8004a48:	440b      	add	r3, r1
 8004a4a:	334d      	adds	r3, #77	@ 0x4d
 8004a4c:	781b      	ldrb	r3, [r3, #0]
 8004a4e:	2b03      	cmp	r3, #3
 8004a50:	d120      	bne.n	8004a94 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004a52:	78fa      	ldrb	r2, [r7, #3]
 8004a54:	6879      	ldr	r1, [r7, #4]
 8004a56:	4613      	mov	r3, r2
 8004a58:	011b      	lsls	r3, r3, #4
 8004a5a:	1a9b      	subs	r3, r3, r2
 8004a5c:	009b      	lsls	r3, r3, #2
 8004a5e:	440b      	add	r3, r1
 8004a60:	334d      	adds	r3, #77	@ 0x4d
 8004a62:	2202      	movs	r2, #2
 8004a64:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004a66:	78fa      	ldrb	r2, [r7, #3]
 8004a68:	6879      	ldr	r1, [r7, #4]
 8004a6a:	4613      	mov	r3, r2
 8004a6c:	011b      	lsls	r3, r3, #4
 8004a6e:	1a9b      	subs	r3, r3, r2
 8004a70:	009b      	lsls	r3, r3, #2
 8004a72:	440b      	add	r3, r1
 8004a74:	331b      	adds	r3, #27
 8004a76:	781b      	ldrb	r3, [r3, #0]
 8004a78:	2b01      	cmp	r3, #1
 8004a7a:	f040 8107 	bne.w	8004c8c <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004a7e:	78fa      	ldrb	r2, [r7, #3]
 8004a80:	6879      	ldr	r1, [r7, #4]
 8004a82:	4613      	mov	r3, r2
 8004a84:	011b      	lsls	r3, r3, #4
 8004a86:	1a9b      	subs	r3, r3, r2
 8004a88:	009b      	lsls	r3, r3, #2
 8004a8a:	440b      	add	r3, r1
 8004a8c:	334c      	adds	r3, #76	@ 0x4c
 8004a8e:	2202      	movs	r2, #2
 8004a90:	701a      	strb	r2, [r3, #0]
 8004a92:	e0fb      	b.n	8004c8c <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8004a94:	78fa      	ldrb	r2, [r7, #3]
 8004a96:	6879      	ldr	r1, [r7, #4]
 8004a98:	4613      	mov	r3, r2
 8004a9a:	011b      	lsls	r3, r3, #4
 8004a9c:	1a9b      	subs	r3, r3, r2
 8004a9e:	009b      	lsls	r3, r3, #2
 8004aa0:	440b      	add	r3, r1
 8004aa2:	334d      	adds	r3, #77	@ 0x4d
 8004aa4:	781b      	ldrb	r3, [r3, #0]
 8004aa6:	2b04      	cmp	r3, #4
 8004aa8:	d13a      	bne.n	8004b20 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004aaa:	78fa      	ldrb	r2, [r7, #3]
 8004aac:	6879      	ldr	r1, [r7, #4]
 8004aae:	4613      	mov	r3, r2
 8004ab0:	011b      	lsls	r3, r3, #4
 8004ab2:	1a9b      	subs	r3, r3, r2
 8004ab4:	009b      	lsls	r3, r3, #2
 8004ab6:	440b      	add	r3, r1
 8004ab8:	334d      	adds	r3, #77	@ 0x4d
 8004aba:	2202      	movs	r2, #2
 8004abc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004abe:	78fa      	ldrb	r2, [r7, #3]
 8004ac0:	6879      	ldr	r1, [r7, #4]
 8004ac2:	4613      	mov	r3, r2
 8004ac4:	011b      	lsls	r3, r3, #4
 8004ac6:	1a9b      	subs	r3, r3, r2
 8004ac8:	009b      	lsls	r3, r3, #2
 8004aca:	440b      	add	r3, r1
 8004acc:	334c      	adds	r3, #76	@ 0x4c
 8004ace:	2202      	movs	r2, #2
 8004ad0:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004ad2:	78fa      	ldrb	r2, [r7, #3]
 8004ad4:	6879      	ldr	r1, [r7, #4]
 8004ad6:	4613      	mov	r3, r2
 8004ad8:	011b      	lsls	r3, r3, #4
 8004ada:	1a9b      	subs	r3, r3, r2
 8004adc:	009b      	lsls	r3, r3, #2
 8004ade:	440b      	add	r3, r1
 8004ae0:	331b      	adds	r3, #27
 8004ae2:	781b      	ldrb	r3, [r3, #0]
 8004ae4:	2b01      	cmp	r3, #1
 8004ae6:	f040 80d1 	bne.w	8004c8c <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8004aea:	78fa      	ldrb	r2, [r7, #3]
 8004aec:	6879      	ldr	r1, [r7, #4]
 8004aee:	4613      	mov	r3, r2
 8004af0:	011b      	lsls	r3, r3, #4
 8004af2:	1a9b      	subs	r3, r3, r2
 8004af4:	009b      	lsls	r3, r3, #2
 8004af6:	440b      	add	r3, r1
 8004af8:	331b      	adds	r3, #27
 8004afa:	2200      	movs	r2, #0
 8004afc:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004afe:	78fb      	ldrb	r3, [r7, #3]
 8004b00:	015a      	lsls	r2, r3, #5
 8004b02:	693b      	ldr	r3, [r7, #16]
 8004b04:	4413      	add	r3, r2
 8004b06:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b0a:	685b      	ldr	r3, [r3, #4]
 8004b0c:	78fa      	ldrb	r2, [r7, #3]
 8004b0e:	0151      	lsls	r1, r2, #5
 8004b10:	693a      	ldr	r2, [r7, #16]
 8004b12:	440a      	add	r2, r1
 8004b14:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004b18:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b1c:	6053      	str	r3, [r2, #4]
 8004b1e:	e0b5      	b.n	8004c8c <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8004b20:	78fa      	ldrb	r2, [r7, #3]
 8004b22:	6879      	ldr	r1, [r7, #4]
 8004b24:	4613      	mov	r3, r2
 8004b26:	011b      	lsls	r3, r3, #4
 8004b28:	1a9b      	subs	r3, r3, r2
 8004b2a:	009b      	lsls	r3, r3, #2
 8004b2c:	440b      	add	r3, r1
 8004b2e:	334d      	adds	r3, #77	@ 0x4d
 8004b30:	781b      	ldrb	r3, [r3, #0]
 8004b32:	2b05      	cmp	r3, #5
 8004b34:	d114      	bne.n	8004b60 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004b36:	78fa      	ldrb	r2, [r7, #3]
 8004b38:	6879      	ldr	r1, [r7, #4]
 8004b3a:	4613      	mov	r3, r2
 8004b3c:	011b      	lsls	r3, r3, #4
 8004b3e:	1a9b      	subs	r3, r3, r2
 8004b40:	009b      	lsls	r3, r3, #2
 8004b42:	440b      	add	r3, r1
 8004b44:	334d      	adds	r3, #77	@ 0x4d
 8004b46:	2202      	movs	r2, #2
 8004b48:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8004b4a:	78fa      	ldrb	r2, [r7, #3]
 8004b4c:	6879      	ldr	r1, [r7, #4]
 8004b4e:	4613      	mov	r3, r2
 8004b50:	011b      	lsls	r3, r3, #4
 8004b52:	1a9b      	subs	r3, r3, r2
 8004b54:	009b      	lsls	r3, r3, #2
 8004b56:	440b      	add	r3, r1
 8004b58:	334c      	adds	r3, #76	@ 0x4c
 8004b5a:	2202      	movs	r2, #2
 8004b5c:	701a      	strb	r2, [r3, #0]
 8004b5e:	e095      	b.n	8004c8c <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8004b60:	78fa      	ldrb	r2, [r7, #3]
 8004b62:	6879      	ldr	r1, [r7, #4]
 8004b64:	4613      	mov	r3, r2
 8004b66:	011b      	lsls	r3, r3, #4
 8004b68:	1a9b      	subs	r3, r3, r2
 8004b6a:	009b      	lsls	r3, r3, #2
 8004b6c:	440b      	add	r3, r1
 8004b6e:	334d      	adds	r3, #77	@ 0x4d
 8004b70:	781b      	ldrb	r3, [r3, #0]
 8004b72:	2b06      	cmp	r3, #6
 8004b74:	d114      	bne.n	8004ba0 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004b76:	78fa      	ldrb	r2, [r7, #3]
 8004b78:	6879      	ldr	r1, [r7, #4]
 8004b7a:	4613      	mov	r3, r2
 8004b7c:	011b      	lsls	r3, r3, #4
 8004b7e:	1a9b      	subs	r3, r3, r2
 8004b80:	009b      	lsls	r3, r3, #2
 8004b82:	440b      	add	r3, r1
 8004b84:	334d      	adds	r3, #77	@ 0x4d
 8004b86:	2202      	movs	r2, #2
 8004b88:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8004b8a:	78fa      	ldrb	r2, [r7, #3]
 8004b8c:	6879      	ldr	r1, [r7, #4]
 8004b8e:	4613      	mov	r3, r2
 8004b90:	011b      	lsls	r3, r3, #4
 8004b92:	1a9b      	subs	r3, r3, r2
 8004b94:	009b      	lsls	r3, r3, #2
 8004b96:	440b      	add	r3, r1
 8004b98:	334c      	adds	r3, #76	@ 0x4c
 8004b9a:	2205      	movs	r2, #5
 8004b9c:	701a      	strb	r2, [r3, #0]
 8004b9e:	e075      	b.n	8004c8c <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004ba0:	78fa      	ldrb	r2, [r7, #3]
 8004ba2:	6879      	ldr	r1, [r7, #4]
 8004ba4:	4613      	mov	r3, r2
 8004ba6:	011b      	lsls	r3, r3, #4
 8004ba8:	1a9b      	subs	r3, r3, r2
 8004baa:	009b      	lsls	r3, r3, #2
 8004bac:	440b      	add	r3, r1
 8004bae:	334d      	adds	r3, #77	@ 0x4d
 8004bb0:	781b      	ldrb	r3, [r3, #0]
 8004bb2:	2b07      	cmp	r3, #7
 8004bb4:	d00a      	beq.n	8004bcc <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8004bb6:	78fa      	ldrb	r2, [r7, #3]
 8004bb8:	6879      	ldr	r1, [r7, #4]
 8004bba:	4613      	mov	r3, r2
 8004bbc:	011b      	lsls	r3, r3, #4
 8004bbe:	1a9b      	subs	r3, r3, r2
 8004bc0:	009b      	lsls	r3, r3, #2
 8004bc2:	440b      	add	r3, r1
 8004bc4:	334d      	adds	r3, #77	@ 0x4d
 8004bc6:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004bc8:	2b09      	cmp	r3, #9
 8004bca:	d170      	bne.n	8004cae <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004bcc:	78fa      	ldrb	r2, [r7, #3]
 8004bce:	6879      	ldr	r1, [r7, #4]
 8004bd0:	4613      	mov	r3, r2
 8004bd2:	011b      	lsls	r3, r3, #4
 8004bd4:	1a9b      	subs	r3, r3, r2
 8004bd6:	009b      	lsls	r3, r3, #2
 8004bd8:	440b      	add	r3, r1
 8004bda:	334d      	adds	r3, #77	@ 0x4d
 8004bdc:	2202      	movs	r2, #2
 8004bde:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004be0:	78fa      	ldrb	r2, [r7, #3]
 8004be2:	6879      	ldr	r1, [r7, #4]
 8004be4:	4613      	mov	r3, r2
 8004be6:	011b      	lsls	r3, r3, #4
 8004be8:	1a9b      	subs	r3, r3, r2
 8004bea:	009b      	lsls	r3, r3, #2
 8004bec:	440b      	add	r3, r1
 8004bee:	3344      	adds	r3, #68	@ 0x44
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	1c59      	adds	r1, r3, #1
 8004bf4:	6878      	ldr	r0, [r7, #4]
 8004bf6:	4613      	mov	r3, r2
 8004bf8:	011b      	lsls	r3, r3, #4
 8004bfa:	1a9b      	subs	r3, r3, r2
 8004bfc:	009b      	lsls	r3, r3, #2
 8004bfe:	4403      	add	r3, r0
 8004c00:	3344      	adds	r3, #68	@ 0x44
 8004c02:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004c04:	78fa      	ldrb	r2, [r7, #3]
 8004c06:	6879      	ldr	r1, [r7, #4]
 8004c08:	4613      	mov	r3, r2
 8004c0a:	011b      	lsls	r3, r3, #4
 8004c0c:	1a9b      	subs	r3, r3, r2
 8004c0e:	009b      	lsls	r3, r3, #2
 8004c10:	440b      	add	r3, r1
 8004c12:	3344      	adds	r3, #68	@ 0x44
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	2b02      	cmp	r3, #2
 8004c18:	d914      	bls.n	8004c44 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004c1a:	78fa      	ldrb	r2, [r7, #3]
 8004c1c:	6879      	ldr	r1, [r7, #4]
 8004c1e:	4613      	mov	r3, r2
 8004c20:	011b      	lsls	r3, r3, #4
 8004c22:	1a9b      	subs	r3, r3, r2
 8004c24:	009b      	lsls	r3, r3, #2
 8004c26:	440b      	add	r3, r1
 8004c28:	3344      	adds	r3, #68	@ 0x44
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004c2e:	78fa      	ldrb	r2, [r7, #3]
 8004c30:	6879      	ldr	r1, [r7, #4]
 8004c32:	4613      	mov	r3, r2
 8004c34:	011b      	lsls	r3, r3, #4
 8004c36:	1a9b      	subs	r3, r3, r2
 8004c38:	009b      	lsls	r3, r3, #2
 8004c3a:	440b      	add	r3, r1
 8004c3c:	334c      	adds	r3, #76	@ 0x4c
 8004c3e:	2204      	movs	r2, #4
 8004c40:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004c42:	e022      	b.n	8004c8a <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004c44:	78fa      	ldrb	r2, [r7, #3]
 8004c46:	6879      	ldr	r1, [r7, #4]
 8004c48:	4613      	mov	r3, r2
 8004c4a:	011b      	lsls	r3, r3, #4
 8004c4c:	1a9b      	subs	r3, r3, r2
 8004c4e:	009b      	lsls	r3, r3, #2
 8004c50:	440b      	add	r3, r1
 8004c52:	334c      	adds	r3, #76	@ 0x4c
 8004c54:	2202      	movs	r2, #2
 8004c56:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004c58:	78fb      	ldrb	r3, [r7, #3]
 8004c5a:	015a      	lsls	r2, r3, #5
 8004c5c:	693b      	ldr	r3, [r7, #16]
 8004c5e:	4413      	add	r3, r2
 8004c60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004c6e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004c76:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004c78:	78fb      	ldrb	r3, [r7, #3]
 8004c7a:	015a      	lsls	r2, r3, #5
 8004c7c:	693b      	ldr	r3, [r7, #16]
 8004c7e:	4413      	add	r3, r2
 8004c80:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c84:	461a      	mov	r2, r3
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004c8a:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004c8c:	78fa      	ldrb	r2, [r7, #3]
 8004c8e:	6879      	ldr	r1, [r7, #4]
 8004c90:	4613      	mov	r3, r2
 8004c92:	011b      	lsls	r3, r3, #4
 8004c94:	1a9b      	subs	r3, r3, r2
 8004c96:	009b      	lsls	r3, r3, #2
 8004c98:	440b      	add	r3, r1
 8004c9a:	334c      	adds	r3, #76	@ 0x4c
 8004c9c:	781a      	ldrb	r2, [r3, #0]
 8004c9e:	78fb      	ldrb	r3, [r7, #3]
 8004ca0:	4619      	mov	r1, r3
 8004ca2:	6878      	ldr	r0, [r7, #4]
 8004ca4:	f003 fbee 	bl	8008484 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004ca8:	e002      	b.n	8004cb0 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8004caa:	bf00      	nop
 8004cac:	e000      	b.n	8004cb0 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8004cae:	bf00      	nop
  }
}
 8004cb0:	3718      	adds	r7, #24
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bd80      	pop	{r7, pc}

08004cb6 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004cb6:	b580      	push	{r7, lr}
 8004cb8:	b08a      	sub	sp, #40	@ 0x28
 8004cba:	af00      	add	r7, sp, #0
 8004cbc:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cc6:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	6a1b      	ldr	r3, [r3, #32]
 8004cce:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8004cd0:	69fb      	ldr	r3, [r7, #28]
 8004cd2:	f003 030f 	and.w	r3, r3, #15
 8004cd6:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004cd8:	69fb      	ldr	r3, [r7, #28]
 8004cda:	0c5b      	lsrs	r3, r3, #17
 8004cdc:	f003 030f 	and.w	r3, r3, #15
 8004ce0:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004ce2:	69fb      	ldr	r3, [r7, #28]
 8004ce4:	091b      	lsrs	r3, r3, #4
 8004ce6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004cea:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8004cec:	697b      	ldr	r3, [r7, #20]
 8004cee:	2b02      	cmp	r3, #2
 8004cf0:	d004      	beq.n	8004cfc <HCD_RXQLVL_IRQHandler+0x46>
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	2b05      	cmp	r3, #5
 8004cf6:	f000 80b6 	beq.w	8004e66 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8004cfa:	e0b7      	b.n	8004e6c <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8004cfc:	693b      	ldr	r3, [r7, #16]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	f000 80b3 	beq.w	8004e6a <HCD_RXQLVL_IRQHandler+0x1b4>
 8004d04:	6879      	ldr	r1, [r7, #4]
 8004d06:	69ba      	ldr	r2, [r7, #24]
 8004d08:	4613      	mov	r3, r2
 8004d0a:	011b      	lsls	r3, r3, #4
 8004d0c:	1a9b      	subs	r3, r3, r2
 8004d0e:	009b      	lsls	r3, r3, #2
 8004d10:	440b      	add	r3, r1
 8004d12:	332c      	adds	r3, #44	@ 0x2c
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	f000 80a7 	beq.w	8004e6a <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8004d1c:	6879      	ldr	r1, [r7, #4]
 8004d1e:	69ba      	ldr	r2, [r7, #24]
 8004d20:	4613      	mov	r3, r2
 8004d22:	011b      	lsls	r3, r3, #4
 8004d24:	1a9b      	subs	r3, r3, r2
 8004d26:	009b      	lsls	r3, r3, #2
 8004d28:	440b      	add	r3, r1
 8004d2a:	3338      	adds	r3, #56	@ 0x38
 8004d2c:	681a      	ldr	r2, [r3, #0]
 8004d2e:	693b      	ldr	r3, [r7, #16]
 8004d30:	18d1      	adds	r1, r2, r3
 8004d32:	6878      	ldr	r0, [r7, #4]
 8004d34:	69ba      	ldr	r2, [r7, #24]
 8004d36:	4613      	mov	r3, r2
 8004d38:	011b      	lsls	r3, r3, #4
 8004d3a:	1a9b      	subs	r3, r3, r2
 8004d3c:	009b      	lsls	r3, r3, #2
 8004d3e:	4403      	add	r3, r0
 8004d40:	3334      	adds	r3, #52	@ 0x34
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4299      	cmp	r1, r3
 8004d46:	f200 8083 	bhi.w	8004e50 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6818      	ldr	r0, [r3, #0]
 8004d4e:	6879      	ldr	r1, [r7, #4]
 8004d50:	69ba      	ldr	r2, [r7, #24]
 8004d52:	4613      	mov	r3, r2
 8004d54:	011b      	lsls	r3, r3, #4
 8004d56:	1a9b      	subs	r3, r3, r2
 8004d58:	009b      	lsls	r3, r3, #2
 8004d5a:	440b      	add	r3, r1
 8004d5c:	332c      	adds	r3, #44	@ 0x2c
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	693a      	ldr	r2, [r7, #16]
 8004d62:	b292      	uxth	r2, r2
 8004d64:	4619      	mov	r1, r3
 8004d66:	f000 ff81 	bl	8005c6c <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8004d6a:	6879      	ldr	r1, [r7, #4]
 8004d6c:	69ba      	ldr	r2, [r7, #24]
 8004d6e:	4613      	mov	r3, r2
 8004d70:	011b      	lsls	r3, r3, #4
 8004d72:	1a9b      	subs	r3, r3, r2
 8004d74:	009b      	lsls	r3, r3, #2
 8004d76:	440b      	add	r3, r1
 8004d78:	332c      	adds	r3, #44	@ 0x2c
 8004d7a:	681a      	ldr	r2, [r3, #0]
 8004d7c:	693b      	ldr	r3, [r7, #16]
 8004d7e:	18d1      	adds	r1, r2, r3
 8004d80:	6878      	ldr	r0, [r7, #4]
 8004d82:	69ba      	ldr	r2, [r7, #24]
 8004d84:	4613      	mov	r3, r2
 8004d86:	011b      	lsls	r3, r3, #4
 8004d88:	1a9b      	subs	r3, r3, r2
 8004d8a:	009b      	lsls	r3, r3, #2
 8004d8c:	4403      	add	r3, r0
 8004d8e:	332c      	adds	r3, #44	@ 0x2c
 8004d90:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8004d92:	6879      	ldr	r1, [r7, #4]
 8004d94:	69ba      	ldr	r2, [r7, #24]
 8004d96:	4613      	mov	r3, r2
 8004d98:	011b      	lsls	r3, r3, #4
 8004d9a:	1a9b      	subs	r3, r3, r2
 8004d9c:	009b      	lsls	r3, r3, #2
 8004d9e:	440b      	add	r3, r1
 8004da0:	3338      	adds	r3, #56	@ 0x38
 8004da2:	681a      	ldr	r2, [r3, #0]
 8004da4:	693b      	ldr	r3, [r7, #16]
 8004da6:	18d1      	adds	r1, r2, r3
 8004da8:	6878      	ldr	r0, [r7, #4]
 8004daa:	69ba      	ldr	r2, [r7, #24]
 8004dac:	4613      	mov	r3, r2
 8004dae:	011b      	lsls	r3, r3, #4
 8004db0:	1a9b      	subs	r3, r3, r2
 8004db2:	009b      	lsls	r3, r3, #2
 8004db4:	4403      	add	r3, r0
 8004db6:	3338      	adds	r3, #56	@ 0x38
 8004db8:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8004dba:	69bb      	ldr	r3, [r7, #24]
 8004dbc:	015a      	lsls	r2, r3, #5
 8004dbe:	6a3b      	ldr	r3, [r7, #32]
 8004dc0:	4413      	add	r3, r2
 8004dc2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004dc6:	691b      	ldr	r3, [r3, #16]
 8004dc8:	0cdb      	lsrs	r3, r3, #19
 8004dca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004dce:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8004dd0:	6879      	ldr	r1, [r7, #4]
 8004dd2:	69ba      	ldr	r2, [r7, #24]
 8004dd4:	4613      	mov	r3, r2
 8004dd6:	011b      	lsls	r3, r3, #4
 8004dd8:	1a9b      	subs	r3, r3, r2
 8004dda:	009b      	lsls	r3, r3, #2
 8004ddc:	440b      	add	r3, r1
 8004dde:	3328      	adds	r3, #40	@ 0x28
 8004de0:	881b      	ldrh	r3, [r3, #0]
 8004de2:	461a      	mov	r2, r3
 8004de4:	693b      	ldr	r3, [r7, #16]
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d13f      	bne.n	8004e6a <HCD_RXQLVL_IRQHandler+0x1b4>
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d03c      	beq.n	8004e6a <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8004df0:	69bb      	ldr	r3, [r7, #24]
 8004df2:	015a      	lsls	r2, r3, #5
 8004df4:	6a3b      	ldr	r3, [r7, #32]
 8004df6:	4413      	add	r3, r2
 8004df8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004e00:	68bb      	ldr	r3, [r7, #8]
 8004e02:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004e06:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004e08:	68bb      	ldr	r3, [r7, #8]
 8004e0a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004e0e:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8004e10:	69bb      	ldr	r3, [r7, #24]
 8004e12:	015a      	lsls	r2, r3, #5
 8004e14:	6a3b      	ldr	r3, [r7, #32]
 8004e16:	4413      	add	r3, r2
 8004e18:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e1c:	461a      	mov	r2, r3
 8004e1e:	68bb      	ldr	r3, [r7, #8]
 8004e20:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8004e22:	6879      	ldr	r1, [r7, #4]
 8004e24:	69ba      	ldr	r2, [r7, #24]
 8004e26:	4613      	mov	r3, r2
 8004e28:	011b      	lsls	r3, r3, #4
 8004e2a:	1a9b      	subs	r3, r3, r2
 8004e2c:	009b      	lsls	r3, r3, #2
 8004e2e:	440b      	add	r3, r1
 8004e30:	333c      	adds	r3, #60	@ 0x3c
 8004e32:	781b      	ldrb	r3, [r3, #0]
 8004e34:	f083 0301 	eor.w	r3, r3, #1
 8004e38:	b2d8      	uxtb	r0, r3
 8004e3a:	6879      	ldr	r1, [r7, #4]
 8004e3c:	69ba      	ldr	r2, [r7, #24]
 8004e3e:	4613      	mov	r3, r2
 8004e40:	011b      	lsls	r3, r3, #4
 8004e42:	1a9b      	subs	r3, r3, r2
 8004e44:	009b      	lsls	r3, r3, #2
 8004e46:	440b      	add	r3, r1
 8004e48:	333c      	adds	r3, #60	@ 0x3c
 8004e4a:	4602      	mov	r2, r0
 8004e4c:	701a      	strb	r2, [r3, #0]
      break;
 8004e4e:	e00c      	b.n	8004e6a <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8004e50:	6879      	ldr	r1, [r7, #4]
 8004e52:	69ba      	ldr	r2, [r7, #24]
 8004e54:	4613      	mov	r3, r2
 8004e56:	011b      	lsls	r3, r3, #4
 8004e58:	1a9b      	subs	r3, r3, r2
 8004e5a:	009b      	lsls	r3, r3, #2
 8004e5c:	440b      	add	r3, r1
 8004e5e:	334c      	adds	r3, #76	@ 0x4c
 8004e60:	2204      	movs	r2, #4
 8004e62:	701a      	strb	r2, [r3, #0]
      break;
 8004e64:	e001      	b.n	8004e6a <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8004e66:	bf00      	nop
 8004e68:	e000      	b.n	8004e6c <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8004e6a:	bf00      	nop
  }
}
 8004e6c:	bf00      	nop
 8004e6e:	3728      	adds	r7, #40	@ 0x28
 8004e70:	46bd      	mov	sp, r7
 8004e72:	bd80      	pop	{r7, pc}

08004e74 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b086      	sub	sp, #24
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e82:	697b      	ldr	r3, [r7, #20]
 8004e84:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8004e86:	693b      	ldr	r3, [r7, #16]
 8004e88:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004e90:	693b      	ldr	r3, [r7, #16]
 8004e92:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004e9a:	68bb      	ldr	r3, [r7, #8]
 8004e9c:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8004ea0:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	f003 0302 	and.w	r3, r3, #2
 8004ea8:	2b02      	cmp	r3, #2
 8004eaa:	d10b      	bne.n	8004ec4 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	f003 0301 	and.w	r3, r3, #1
 8004eb2:	2b01      	cmp	r3, #1
 8004eb4:	d102      	bne.n	8004ebc <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8004eb6:	6878      	ldr	r0, [r7, #4]
 8004eb8:	f003 fac8 	bl	800844c <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8004ebc:	68bb      	ldr	r3, [r7, #8]
 8004ebe:	f043 0302 	orr.w	r3, r3, #2
 8004ec2:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	f003 0308 	and.w	r3, r3, #8
 8004eca:	2b08      	cmp	r3, #8
 8004ecc:	d132      	bne.n	8004f34 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8004ece:	68bb      	ldr	r3, [r7, #8]
 8004ed0:	f043 0308 	orr.w	r3, r3, #8
 8004ed4:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	f003 0304 	and.w	r3, r3, #4
 8004edc:	2b04      	cmp	r3, #4
 8004ede:	d126      	bne.n	8004f2e <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	7a5b      	ldrb	r3, [r3, #9]
 8004ee4:	2b02      	cmp	r3, #2
 8004ee6:	d113      	bne.n	8004f10 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8004eee:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004ef2:	d106      	bne.n	8004f02 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	2102      	movs	r1, #2
 8004efa:	4618      	mov	r0, r3
 8004efc:	f001 f836 	bl	8005f6c <USB_InitFSLSPClkSel>
 8004f00:	e011      	b.n	8004f26 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	2101      	movs	r1, #1
 8004f08:	4618      	mov	r0, r3
 8004f0a:	f001 f82f 	bl	8005f6c <USB_InitFSLSPClkSel>
 8004f0e:	e00a      	b.n	8004f26 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	79db      	ldrb	r3, [r3, #7]
 8004f14:	2b01      	cmp	r3, #1
 8004f16:	d106      	bne.n	8004f26 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8004f18:	693b      	ldr	r3, [r7, #16]
 8004f1a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004f1e:	461a      	mov	r2, r3
 8004f20:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8004f24:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8004f26:	6878      	ldr	r0, [r7, #4]
 8004f28:	f003 faba 	bl	80084a0 <HAL_HCD_PortEnabled_Callback>
 8004f2c:	e002      	b.n	8004f34 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8004f2e:	6878      	ldr	r0, [r7, #4]
 8004f30:	f003 fac4 	bl	80084bc <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	f003 0320 	and.w	r3, r3, #32
 8004f3a:	2b20      	cmp	r3, #32
 8004f3c:	d103      	bne.n	8004f46 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8004f3e:	68bb      	ldr	r3, [r7, #8]
 8004f40:	f043 0320 	orr.w	r3, r3, #32
 8004f44:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8004f46:	693b      	ldr	r3, [r7, #16]
 8004f48:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004f4c:	461a      	mov	r2, r3
 8004f4e:	68bb      	ldr	r3, [r7, #8]
 8004f50:	6013      	str	r3, [r2, #0]
}
 8004f52:	bf00      	nop
 8004f54:	3718      	adds	r7, #24
 8004f56:	46bd      	mov	sp, r7
 8004f58:	bd80      	pop	{r7, pc}

08004f5a <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8004f5a:	b480      	push	{r7}
 8004f5c:	b08b      	sub	sp, #44	@ 0x2c
 8004f5e:	af00      	add	r7, sp, #0
 8004f60:	60f8      	str	r0, [r7, #12]
 8004f62:	60b9      	str	r1, [r7, #8]
 8004f64:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681a      	ldr	r2, [r3, #0]
 8004f6a:	68bb      	ldr	r3, [r7, #8]
 8004f6c:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f6e:	697b      	ldr	r3, [r7, #20]
 8004f70:	fa93 f3a3 	rbit	r3, r3
 8004f74:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004f76:	693b      	ldr	r3, [r7, #16]
 8004f78:	61bb      	str	r3, [r7, #24]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004f7a:	69bb      	ldr	r3, [r7, #24]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d101      	bne.n	8004f84 <LL_GPIO_SetPinMode+0x2a>
  {
    return 32U;
 8004f80:	2320      	movs	r3, #32
 8004f82:	e003      	b.n	8004f8c <LL_GPIO_SetPinMode+0x32>
  }
  return __builtin_clz(value);
 8004f84:	69bb      	ldr	r3, [r7, #24]
 8004f86:	fab3 f383 	clz	r3, r3
 8004f8a:	b2db      	uxtb	r3, r3
 8004f8c:	005b      	lsls	r3, r3, #1
 8004f8e:	2103      	movs	r1, #3
 8004f90:	fa01 f303 	lsl.w	r3, r1, r3
 8004f94:	43db      	mvns	r3, r3
 8004f96:	401a      	ands	r2, r3
 8004f98:	68bb      	ldr	r3, [r7, #8]
 8004f9a:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f9c:	6a3b      	ldr	r3, [r7, #32]
 8004f9e:	fa93 f3a3 	rbit	r3, r3
 8004fa2:	61fb      	str	r3, [r7, #28]
  return result;
 8004fa4:	69fb      	ldr	r3, [r7, #28]
 8004fa6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8004fa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d101      	bne.n	8004fb2 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8004fae:	2320      	movs	r3, #32
 8004fb0:	e003      	b.n	8004fba <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8004fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fb4:	fab3 f383 	clz	r3, r3
 8004fb8:	b2db      	uxtb	r3, r3
 8004fba:	005b      	lsls	r3, r3, #1
 8004fbc:	6879      	ldr	r1, [r7, #4]
 8004fbe:	fa01 f303 	lsl.w	r3, r1, r3
 8004fc2:	431a      	orrs	r2, r3
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	601a      	str	r2, [r3, #0]
}
 8004fc8:	bf00      	nop
 8004fca:	372c      	adds	r7, #44	@ 0x2c
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd2:	4770      	bx	lr

08004fd4 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b085      	sub	sp, #20
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	60f8      	str	r0, [r7, #12]
 8004fdc:	60b9      	str	r1, [r7, #8]
 8004fde:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	685a      	ldr	r2, [r3, #4]
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	43db      	mvns	r3, r3
 8004fe8:	401a      	ands	r2, r3
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	6879      	ldr	r1, [r7, #4]
 8004fee:	fb01 f303 	mul.w	r3, r1, r3
 8004ff2:	431a      	orrs	r2, r3
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	605a      	str	r2, [r3, #4]
}
 8004ff8:	bf00      	nop
 8004ffa:	3714      	adds	r7, #20
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005002:	4770      	bx	lr

08005004 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8005004:	b480      	push	{r7}
 8005006:	b08b      	sub	sp, #44	@ 0x2c
 8005008:	af00      	add	r7, sp, #0
 800500a:	60f8      	str	r0, [r7, #12]
 800500c:	60b9      	str	r1, [r7, #8]
 800500e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	689a      	ldr	r2, [r3, #8]
 8005014:	68bb      	ldr	r3, [r7, #8]
 8005016:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005018:	697b      	ldr	r3, [r7, #20]
 800501a:	fa93 f3a3 	rbit	r3, r3
 800501e:	613b      	str	r3, [r7, #16]
  return result;
 8005020:	693b      	ldr	r3, [r7, #16]
 8005022:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005024:	69bb      	ldr	r3, [r7, #24]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d101      	bne.n	800502e <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 800502a:	2320      	movs	r3, #32
 800502c:	e003      	b.n	8005036 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 800502e:	69bb      	ldr	r3, [r7, #24]
 8005030:	fab3 f383 	clz	r3, r3
 8005034:	b2db      	uxtb	r3, r3
 8005036:	005b      	lsls	r3, r3, #1
 8005038:	2103      	movs	r1, #3
 800503a:	fa01 f303 	lsl.w	r3, r1, r3
 800503e:	43db      	mvns	r3, r3
 8005040:	401a      	ands	r2, r3
 8005042:	68bb      	ldr	r3, [r7, #8]
 8005044:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005046:	6a3b      	ldr	r3, [r7, #32]
 8005048:	fa93 f3a3 	rbit	r3, r3
 800504c:	61fb      	str	r3, [r7, #28]
  return result;
 800504e:	69fb      	ldr	r3, [r7, #28]
 8005050:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8005052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005054:	2b00      	cmp	r3, #0
 8005056:	d101      	bne.n	800505c <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8005058:	2320      	movs	r3, #32
 800505a:	e003      	b.n	8005064 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 800505c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800505e:	fab3 f383 	clz	r3, r3
 8005062:	b2db      	uxtb	r3, r3
 8005064:	005b      	lsls	r3, r3, #1
 8005066:	6879      	ldr	r1, [r7, #4]
 8005068:	fa01 f303 	lsl.w	r3, r1, r3
 800506c:	431a      	orrs	r2, r3
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8005072:	bf00      	nop
 8005074:	372c      	adds	r7, #44	@ 0x2c
 8005076:	46bd      	mov	sp, r7
 8005078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507c:	4770      	bx	lr

0800507e <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 800507e:	b480      	push	{r7}
 8005080:	b08b      	sub	sp, #44	@ 0x2c
 8005082:	af00      	add	r7, sp, #0
 8005084:	60f8      	str	r0, [r7, #12]
 8005086:	60b9      	str	r1, [r7, #8]
 8005088:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	68da      	ldr	r2, [r3, #12]
 800508e:	68bb      	ldr	r3, [r7, #8]
 8005090:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005092:	697b      	ldr	r3, [r7, #20]
 8005094:	fa93 f3a3 	rbit	r3, r3
 8005098:	613b      	str	r3, [r7, #16]
  return result;
 800509a:	693b      	ldr	r3, [r7, #16]
 800509c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800509e:	69bb      	ldr	r3, [r7, #24]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d101      	bne.n	80050a8 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 80050a4:	2320      	movs	r3, #32
 80050a6:	e003      	b.n	80050b0 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 80050a8:	69bb      	ldr	r3, [r7, #24]
 80050aa:	fab3 f383 	clz	r3, r3
 80050ae:	b2db      	uxtb	r3, r3
 80050b0:	005b      	lsls	r3, r3, #1
 80050b2:	2103      	movs	r1, #3
 80050b4:	fa01 f303 	lsl.w	r3, r1, r3
 80050b8:	43db      	mvns	r3, r3
 80050ba:	401a      	ands	r2, r3
 80050bc:	68bb      	ldr	r3, [r7, #8]
 80050be:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050c0:	6a3b      	ldr	r3, [r7, #32]
 80050c2:	fa93 f3a3 	rbit	r3, r3
 80050c6:	61fb      	str	r3, [r7, #28]
  return result;
 80050c8:	69fb      	ldr	r3, [r7, #28]
 80050ca:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80050cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d101      	bne.n	80050d6 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 80050d2:	2320      	movs	r3, #32
 80050d4:	e003      	b.n	80050de <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 80050d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050d8:	fab3 f383 	clz	r3, r3
 80050dc:	b2db      	uxtb	r3, r3
 80050de:	005b      	lsls	r3, r3, #1
 80050e0:	6879      	ldr	r1, [r7, #4]
 80050e2:	fa01 f303 	lsl.w	r3, r1, r3
 80050e6:	431a      	orrs	r2, r3
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	60da      	str	r2, [r3, #12]
}
 80050ec:	bf00      	nop
 80050ee:	372c      	adds	r7, #44	@ 0x2c
 80050f0:	46bd      	mov	sp, r7
 80050f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f6:	4770      	bx	lr

080050f8 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 80050f8:	b480      	push	{r7}
 80050fa:	b08b      	sub	sp, #44	@ 0x2c
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	60f8      	str	r0, [r7, #12]
 8005100:	60b9      	str	r1, [r7, #8]
 8005102:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	6a1a      	ldr	r2, [r3, #32]
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800510c:	697b      	ldr	r3, [r7, #20]
 800510e:	fa93 f3a3 	rbit	r3, r3
 8005112:	613b      	str	r3, [r7, #16]
  return result;
 8005114:	693b      	ldr	r3, [r7, #16]
 8005116:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005118:	69bb      	ldr	r3, [r7, #24]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d101      	bne.n	8005122 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 800511e:	2320      	movs	r3, #32
 8005120:	e003      	b.n	800512a <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8005122:	69bb      	ldr	r3, [r7, #24]
 8005124:	fab3 f383 	clz	r3, r3
 8005128:	b2db      	uxtb	r3, r3
 800512a:	009b      	lsls	r3, r3, #2
 800512c:	210f      	movs	r1, #15
 800512e:	fa01 f303 	lsl.w	r3, r1, r3
 8005132:	43db      	mvns	r3, r3
 8005134:	401a      	ands	r2, r3
 8005136:	68bb      	ldr	r3, [r7, #8]
 8005138:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800513a:	6a3b      	ldr	r3, [r7, #32]
 800513c:	fa93 f3a3 	rbit	r3, r3
 8005140:	61fb      	str	r3, [r7, #28]
  return result;
 8005142:	69fb      	ldr	r3, [r7, #28]
 8005144:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8005146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005148:	2b00      	cmp	r3, #0
 800514a:	d101      	bne.n	8005150 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 800514c:	2320      	movs	r3, #32
 800514e:	e003      	b.n	8005158 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8005150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005152:	fab3 f383 	clz	r3, r3
 8005156:	b2db      	uxtb	r3, r3
 8005158:	009b      	lsls	r3, r3, #2
 800515a:	6879      	ldr	r1, [r7, #4]
 800515c:	fa01 f303 	lsl.w	r3, r1, r3
 8005160:	431a      	orrs	r2, r3
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8005166:	bf00      	nop
 8005168:	372c      	adds	r7, #44	@ 0x2c
 800516a:	46bd      	mov	sp, r7
 800516c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005170:	4770      	bx	lr

08005172 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8005172:	b480      	push	{r7}
 8005174:	b08b      	sub	sp, #44	@ 0x2c
 8005176:	af00      	add	r7, sp, #0
 8005178:	60f8      	str	r0, [r7, #12]
 800517a:	60b9      	str	r1, [r7, #8]
 800517c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005182:	68bb      	ldr	r3, [r7, #8]
 8005184:	0a1b      	lsrs	r3, r3, #8
 8005186:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	fa93 f3a3 	rbit	r3, r3
 800518e:	613b      	str	r3, [r7, #16]
  return result;
 8005190:	693b      	ldr	r3, [r7, #16]
 8005192:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005194:	69bb      	ldr	r3, [r7, #24]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d101      	bne.n	800519e <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 800519a:	2320      	movs	r3, #32
 800519c:	e003      	b.n	80051a6 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 800519e:	69bb      	ldr	r3, [r7, #24]
 80051a0:	fab3 f383 	clz	r3, r3
 80051a4:	b2db      	uxtb	r3, r3
 80051a6:	009b      	lsls	r3, r3, #2
 80051a8:	210f      	movs	r1, #15
 80051aa:	fa01 f303 	lsl.w	r3, r1, r3
 80051ae:	43db      	mvns	r3, r3
 80051b0:	401a      	ands	r2, r3
 80051b2:	68bb      	ldr	r3, [r7, #8]
 80051b4:	0a1b      	lsrs	r3, r3, #8
 80051b6:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051b8:	6a3b      	ldr	r3, [r7, #32]
 80051ba:	fa93 f3a3 	rbit	r3, r3
 80051be:	61fb      	str	r3, [r7, #28]
  return result;
 80051c0:	69fb      	ldr	r3, [r7, #28]
 80051c2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80051c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d101      	bne.n	80051ce <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 80051ca:	2320      	movs	r3, #32
 80051cc:	e003      	b.n	80051d6 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 80051ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051d0:	fab3 f383 	clz	r3, r3
 80051d4:	b2db      	uxtb	r3, r3
 80051d6:	009b      	lsls	r3, r3, #2
 80051d8:	6879      	ldr	r1, [r7, #4]
 80051da:	fa01 f303 	lsl.w	r3, r1, r3
 80051de:	431a      	orrs	r2, r3
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	625a      	str	r2, [r3, #36]	@ 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 80051e4:	bf00      	nop
 80051e6:	372c      	adds	r7, #44	@ 0x2c
 80051e8:	46bd      	mov	sp, r7
 80051ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ee:	4770      	bx	lr

080051f0 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b08a      	sub	sp, #40	@ 0x28
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
 80051f8:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 80051fa:	2300      	movs	r3, #0
 80051fc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t currentpin = 0x00000000U;
 80051fe:	2300      	movs	r3, #0
 8005200:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005208:	69bb      	ldr	r3, [r7, #24]
 800520a:	fa93 f3a3 	rbit	r3, r3
 800520e:	617b      	str	r3, [r7, #20]
  return result;
 8005210:	697b      	ldr	r3, [r7, #20]
 8005212:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8005214:	69fb      	ldr	r3, [r7, #28]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d101      	bne.n	800521e <LL_GPIO_Init+0x2e>
    return 32U;
 800521a:	2320      	movs	r3, #32
 800521c:	e003      	b.n	8005226 <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 800521e:	69fb      	ldr	r3, [r7, #28]
 8005220:	fab3 f383 	clz	r3, r3
 8005224:	b2db      	uxtb	r3, r3
 8005226:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8005228:	e057      	b.n	80052da <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	681a      	ldr	r2, [r3, #0]
 800522e:	2101      	movs	r1, #1
 8005230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005232:	fa01 f303 	lsl.w	r3, r1, r3
 8005236:	4013      	ands	r3, r2
 8005238:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 800523a:	6a3b      	ldr	r3, [r7, #32]
 800523c:	2b00      	cmp	r3, #0
 800523e:	d049      	beq.n	80052d4 <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	2b01      	cmp	r3, #1
 8005246:	d003      	beq.n	8005250 <LL_GPIO_Init+0x60>
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	685b      	ldr	r3, [r3, #4]
 800524c:	2b02      	cmp	r3, #2
 800524e:	d10d      	bne.n	800526c <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	689b      	ldr	r3, [r3, #8]
 8005254:	461a      	mov	r2, r3
 8005256:	6a39      	ldr	r1, [r7, #32]
 8005258:	6878      	ldr	r0, [r7, #4]
 800525a:	f7ff fed3 	bl	8005004 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	68db      	ldr	r3, [r3, #12]
 8005262:	461a      	mov	r2, r3
 8005264:	6a39      	ldr	r1, [r7, #32]
 8005266:	6878      	ldr	r0, [r7, #4]
 8005268:	f7ff feb4 	bl	8004fd4 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	691b      	ldr	r3, [r3, #16]
 8005270:	461a      	mov	r2, r3
 8005272:	6a39      	ldr	r1, [r7, #32]
 8005274:	6878      	ldr	r0, [r7, #4]
 8005276:	f7ff ff02 	bl	800507e <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	685b      	ldr	r3, [r3, #4]
 800527e:	2b02      	cmp	r3, #2
 8005280:	d121      	bne.n	80052c6 <LL_GPIO_Init+0xd6>
 8005282:	6a3b      	ldr	r3, [r7, #32]
 8005284:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	fa93 f3a3 	rbit	r3, r3
 800528c:	60bb      	str	r3, [r7, #8]
  return result;
 800528e:	68bb      	ldr	r3, [r7, #8]
 8005290:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 8005292:	693b      	ldr	r3, [r7, #16]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d101      	bne.n	800529c <LL_GPIO_Init+0xac>
    return 32U;
 8005298:	2320      	movs	r3, #32
 800529a:	e003      	b.n	80052a4 <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 800529c:	693b      	ldr	r3, [r7, #16]
 800529e:	fab3 f383 	clz	r3, r3
 80052a2:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 80052a4:	2b07      	cmp	r3, #7
 80052a6:	d807      	bhi.n	80052b8 <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	695b      	ldr	r3, [r3, #20]
 80052ac:	461a      	mov	r2, r3
 80052ae:	6a39      	ldr	r1, [r7, #32]
 80052b0:	6878      	ldr	r0, [r7, #4]
 80052b2:	f7ff ff21 	bl	80050f8 <LL_GPIO_SetAFPin_0_7>
 80052b6:	e006      	b.n	80052c6 <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	695b      	ldr	r3, [r3, #20]
 80052bc:	461a      	mov	r2, r3
 80052be:	6a39      	ldr	r1, [r7, #32]
 80052c0:	6878      	ldr	r0, [r7, #4]
 80052c2:	f7ff ff56 	bl	8005172 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	685b      	ldr	r3, [r3, #4]
 80052ca:	461a      	mov	r2, r3
 80052cc:	6a39      	ldr	r1, [r7, #32]
 80052ce:	6878      	ldr	r0, [r7, #4]
 80052d0:	f7ff fe43 	bl	8004f5a <LL_GPIO_SetPinMode>
    }
    pinpos++;
 80052d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052d6:	3301      	adds	r3, #1
 80052d8:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	681a      	ldr	r2, [r3, #0]
 80052de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052e0:	fa22 f303 	lsr.w	r3, r2, r3
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d1a0      	bne.n	800522a <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 80052e8:	2300      	movs	r3, #0
}
 80052ea:	4618      	mov	r0, r3
 80052ec:	3728      	adds	r7, #40	@ 0x28
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bd80      	pop	{r7, pc}

080052f2 <LL_GPIO_StructInit>:
  *                          whose fields will be set to default values.
  * @retval None
  */

void LL_GPIO_StructInit(LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80052f2:	b480      	push	{r7}
 80052f4:	b083      	sub	sp, #12
 80052f6:	af00      	add	r7, sp, #0
 80052f8:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->Pin        = LL_GPIO_PIN_ALL;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005300:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->Mode       = LL_GPIO_MODE_ANALOG;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2203      	movs	r2, #3
 8005306:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct->Speed      = LL_GPIO_SPEED_FREQ_LOW;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2200      	movs	r2, #0
 800530c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct->OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2200      	movs	r2, #0
 8005312:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct->Pull       = LL_GPIO_PULL_NO;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2200      	movs	r2, #0
 8005318:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct->Alternate  = LL_GPIO_AF_0;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2200      	movs	r2, #0
 800531e:	615a      	str	r2, [r3, #20]
}
 8005320:	bf00      	nop
 8005322:	370c      	adds	r7, #12
 8005324:	46bd      	mov	sp, r7
 8005326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532a:	4770      	bx	lr

0800532c <LL_SPI_IsEnabled>:
  * @rmtoll CR1          SPE           LL_SPI_IsEnabled
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsEnabled(const SPI_TypeDef *SPIx)
{
 800532c:	b480      	push	{r7}
 800532e:	b083      	sub	sp, #12
 8005330:	af00      	add	r7, sp, #0
 8005332:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800533c:	2b40      	cmp	r3, #64	@ 0x40
 800533e:	d101      	bne.n	8005344 <LL_SPI_IsEnabled+0x18>
 8005340:	2301      	movs	r3, #1
 8005342:	e000      	b.n	8005346 <LL_SPI_IsEnabled+0x1a>
 8005344:	2300      	movs	r3, #0
}
 8005346:	4618      	mov	r0, r3
 8005348:	370c      	adds	r7, #12
 800534a:	46bd      	mov	sp, r7
 800534c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005350:	4770      	bx	lr

08005352 <LL_SPI_SetCRCPolynomial>:
  * @param  SPIx SPI Instance
  * @param  CRCPoly This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFFFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetCRCPolynomial(SPI_TypeDef *SPIx, uint32_t CRCPoly)
{
 8005352:	b480      	push	{r7}
 8005354:	b083      	sub	sp, #12
 8005356:	af00      	add	r7, sp, #0
 8005358:	6078      	str	r0, [r7, #4]
 800535a:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	b29b      	uxth	r3, r3
 8005360:	461a      	mov	r2, r3
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	611a      	str	r2, [r3, #16]
}
 8005366:	bf00      	nop
 8005368:	370c      	adds	r7, #12
 800536a:	46bd      	mov	sp, r7
 800536c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005370:	4770      	bx	lr

08005372 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8005372:	b580      	push	{r7, lr}
 8005374:	b084      	sub	sp, #16
 8005376:	af00      	add	r7, sp, #0
 8005378:	6078      	str	r0, [r7, #4]
 800537a:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800537c:	2301      	movs	r3, #1
 800537e:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8005380:	6878      	ldr	r0, [r7, #4]
 8005382:	f7ff ffd3 	bl	800532c <LL_SPI_IsEnabled>
 8005386:	4603      	mov	r3, r0
 8005388:	2b00      	cmp	r3, #0
 800538a:	d139      	bne.n	8005400 <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005394:	f023 03bf 	bic.w	r3, r3, #191	@ 0xbf
 8005398:	683a      	ldr	r2, [r7, #0]
 800539a:	6811      	ldr	r1, [r2, #0]
 800539c:	683a      	ldr	r2, [r7, #0]
 800539e:	6852      	ldr	r2, [r2, #4]
 80053a0:	4311      	orrs	r1, r2
 80053a2:	683a      	ldr	r2, [r7, #0]
 80053a4:	6892      	ldr	r2, [r2, #8]
 80053a6:	4311      	orrs	r1, r2
 80053a8:	683a      	ldr	r2, [r7, #0]
 80053aa:	68d2      	ldr	r2, [r2, #12]
 80053ac:	4311      	orrs	r1, r2
 80053ae:	683a      	ldr	r2, [r7, #0]
 80053b0:	6912      	ldr	r2, [r2, #16]
 80053b2:	4311      	orrs	r1, r2
 80053b4:	683a      	ldr	r2, [r7, #0]
 80053b6:	6952      	ldr	r2, [r2, #20]
 80053b8:	4311      	orrs	r1, r2
 80053ba:	683a      	ldr	r2, [r7, #0]
 80053bc:	6992      	ldr	r2, [r2, #24]
 80053be:	4311      	orrs	r1, r2
 80053c0:	683a      	ldr	r2, [r7, #0]
 80053c2:	69d2      	ldr	r2, [r2, #28]
 80053c4:	4311      	orrs	r1, r2
 80053c6:	683a      	ldr	r2, [r7, #0]
 80053c8:	6a12      	ldr	r2, [r2, #32]
 80053ca:	430a      	orrs	r2, r1
 80053cc:	431a      	orrs	r2, r3
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	685b      	ldr	r3, [r3, #4]
 80053d6:	f023 0204 	bic.w	r2, r3, #4
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	695b      	ldr	r3, [r3, #20]
 80053de:	0c1b      	lsrs	r3, r3, #16
 80053e0:	431a      	orrs	r2, r3
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	6a1b      	ldr	r3, [r3, #32]
 80053ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80053ee:	d105      	bne.n	80053fc <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053f4:	4619      	mov	r1, r3
 80053f6:	6878      	ldr	r0, [r7, #4]
 80053f8:	f7ff ffab 	bl	8005352 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 80053fc:	2300      	movs	r3, #0
 80053fe:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	69db      	ldr	r3, [r3, #28]
 8005404:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	61da      	str	r2, [r3, #28]
  return status;
 800540c:	7bfb      	ldrb	r3, [r7, #15]
}
 800540e:	4618      	mov	r0, r3
 8005410:	3710      	adds	r7, #16
 8005412:	46bd      	mov	sp, r7
 8005414:	bd80      	pop	{r7, pc}

08005416 <LL_TIM_SetPrescaler>:
{
 8005416:	b480      	push	{r7}
 8005418:	b083      	sub	sp, #12
 800541a:	af00      	add	r7, sp, #0
 800541c:	6078      	str	r0, [r7, #4]
 800541e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	683a      	ldr	r2, [r7, #0]
 8005424:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005426:	bf00      	nop
 8005428:	370c      	adds	r7, #12
 800542a:	46bd      	mov	sp, r7
 800542c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005430:	4770      	bx	lr

08005432 <LL_TIM_SetAutoReload>:
{
 8005432:	b480      	push	{r7}
 8005434:	b083      	sub	sp, #12
 8005436:	af00      	add	r7, sp, #0
 8005438:	6078      	str	r0, [r7, #4]
 800543a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	683a      	ldr	r2, [r7, #0]
 8005440:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8005442:	bf00      	nop
 8005444:	370c      	adds	r7, #12
 8005446:	46bd      	mov	sp, r7
 8005448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544c:	4770      	bx	lr

0800544e <LL_TIM_SetRepetitionCounter>:
{
 800544e:	b480      	push	{r7}
 8005450:	b083      	sub	sp, #12
 8005452:	af00      	add	r7, sp, #0
 8005454:	6078      	str	r0, [r7, #4]
 8005456:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	683a      	ldr	r2, [r7, #0]
 800545c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800545e:	bf00      	nop
 8005460:	370c      	adds	r7, #12
 8005462:	46bd      	mov	sp, r7
 8005464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005468:	4770      	bx	lr

0800546a <LL_TIM_OC_SetCompareCH1>:
{
 800546a:	b480      	push	{r7}
 800546c:	b083      	sub	sp, #12
 800546e:	af00      	add	r7, sp, #0
 8005470:	6078      	str	r0, [r7, #4]
 8005472:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	683a      	ldr	r2, [r7, #0]
 8005478:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800547a:	bf00      	nop
 800547c:	370c      	adds	r7, #12
 800547e:	46bd      	mov	sp, r7
 8005480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005484:	4770      	bx	lr

08005486 <LL_TIM_OC_SetCompareCH2>:
{
 8005486:	b480      	push	{r7}
 8005488:	b083      	sub	sp, #12
 800548a:	af00      	add	r7, sp, #0
 800548c:	6078      	str	r0, [r7, #4]
 800548e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	683a      	ldr	r2, [r7, #0]
 8005494:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8005496:	bf00      	nop
 8005498:	370c      	adds	r7, #12
 800549a:	46bd      	mov	sp, r7
 800549c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a0:	4770      	bx	lr

080054a2 <LL_TIM_OC_SetCompareCH3>:
{
 80054a2:	b480      	push	{r7}
 80054a4:	b083      	sub	sp, #12
 80054a6:	af00      	add	r7, sp, #0
 80054a8:	6078      	str	r0, [r7, #4]
 80054aa:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	683a      	ldr	r2, [r7, #0]
 80054b0:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80054b2:	bf00      	nop
 80054b4:	370c      	adds	r7, #12
 80054b6:	46bd      	mov	sp, r7
 80054b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054bc:	4770      	bx	lr

080054be <LL_TIM_OC_SetCompareCH4>:
{
 80054be:	b480      	push	{r7}
 80054c0:	b083      	sub	sp, #12
 80054c2:	af00      	add	r7, sp, #0
 80054c4:	6078      	str	r0, [r7, #4]
 80054c6:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	683a      	ldr	r2, [r7, #0]
 80054cc:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80054ce:	bf00      	nop
 80054d0:	370c      	adds	r7, #12
 80054d2:	46bd      	mov	sp, r7
 80054d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d8:	4770      	bx	lr

080054da <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 80054da:	b480      	push	{r7}
 80054dc:	b083      	sub	sp, #12
 80054de:	af00      	add	r7, sp, #0
 80054e0:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	695b      	ldr	r3, [r3, #20]
 80054e6:	f043 0201 	orr.w	r2, r3, #1
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	615a      	str	r2, [r3, #20]
}
 80054ee:	bf00      	nop
 80054f0:	370c      	adds	r7, #12
 80054f2:	46bd      	mov	sp, r7
 80054f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f8:	4770      	bx	lr
	...

080054fc <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b084      	sub	sp, #16
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
 8005504:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	4a31      	ldr	r2, [pc, #196]	@ (80055d4 <LL_TIM_Init+0xd8>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d00f      	beq.n	8005534 <LL_TIM_Init+0x38>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800551a:	d00b      	beq.n	8005534 <LL_TIM_Init+0x38>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	4a2e      	ldr	r2, [pc, #184]	@ (80055d8 <LL_TIM_Init+0xdc>)
 8005520:	4293      	cmp	r3, r2
 8005522:	d007      	beq.n	8005534 <LL_TIM_Init+0x38>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	4a2d      	ldr	r2, [pc, #180]	@ (80055dc <LL_TIM_Init+0xe0>)
 8005528:	4293      	cmp	r3, r2
 800552a:	d003      	beq.n	8005534 <LL_TIM_Init+0x38>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	4a2c      	ldr	r2, [pc, #176]	@ (80055e0 <LL_TIM_Init+0xe4>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d106      	bne.n	8005542 <LL_TIM_Init+0x46>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	685b      	ldr	r3, [r3, #4]
 800553e:	4313      	orrs	r3, r2
 8005540:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	4a23      	ldr	r2, [pc, #140]	@ (80055d4 <LL_TIM_Init+0xd8>)
 8005546:	4293      	cmp	r3, r2
 8005548:	d01b      	beq.n	8005582 <LL_TIM_Init+0x86>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005550:	d017      	beq.n	8005582 <LL_TIM_Init+0x86>
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	4a20      	ldr	r2, [pc, #128]	@ (80055d8 <LL_TIM_Init+0xdc>)
 8005556:	4293      	cmp	r3, r2
 8005558:	d013      	beq.n	8005582 <LL_TIM_Init+0x86>
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	4a1f      	ldr	r2, [pc, #124]	@ (80055dc <LL_TIM_Init+0xe0>)
 800555e:	4293      	cmp	r3, r2
 8005560:	d00f      	beq.n	8005582 <LL_TIM_Init+0x86>
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	4a1e      	ldr	r2, [pc, #120]	@ (80055e0 <LL_TIM_Init+0xe4>)
 8005566:	4293      	cmp	r3, r2
 8005568:	d00b      	beq.n	8005582 <LL_TIM_Init+0x86>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	4a1d      	ldr	r2, [pc, #116]	@ (80055e4 <LL_TIM_Init+0xe8>)
 800556e:	4293      	cmp	r3, r2
 8005570:	d007      	beq.n	8005582 <LL_TIM_Init+0x86>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	4a1c      	ldr	r2, [pc, #112]	@ (80055e8 <LL_TIM_Init+0xec>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d003      	beq.n	8005582 <LL_TIM_Init+0x86>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	4a1b      	ldr	r2, [pc, #108]	@ (80055ec <LL_TIM_Init+0xf0>)
 800557e:	4293      	cmp	r3, r2
 8005580:	d106      	bne.n	8005590 <LL_TIM_Init+0x94>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	68db      	ldr	r3, [r3, #12]
 800558c:	4313      	orrs	r3, r2
 800558e:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	68fa      	ldr	r2, [r7, #12]
 8005594:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	689b      	ldr	r3, [r3, #8]
 800559a:	4619      	mov	r1, r3
 800559c:	6878      	ldr	r0, [r7, #4]
 800559e:	f7ff ff48 	bl	8005432 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	881b      	ldrh	r3, [r3, #0]
 80055a6:	4619      	mov	r1, r3
 80055a8:	6878      	ldr	r0, [r7, #4]
 80055aa:	f7ff ff34 	bl	8005416 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	4a08      	ldr	r2, [pc, #32]	@ (80055d4 <LL_TIM_Init+0xd8>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d105      	bne.n	80055c2 <LL_TIM_Init+0xc6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	691b      	ldr	r3, [r3, #16]
 80055ba:	4619      	mov	r1, r3
 80055bc:	6878      	ldr	r0, [r7, #4]
 80055be:	f7ff ff46 	bl	800544e <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80055c2:	6878      	ldr	r0, [r7, #4]
 80055c4:	f7ff ff89 	bl	80054da <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80055c8:	2300      	movs	r3, #0
}
 80055ca:	4618      	mov	r0, r3
 80055cc:	3710      	adds	r7, #16
 80055ce:	46bd      	mov	sp, r7
 80055d0:	bd80      	pop	{r7, pc}
 80055d2:	bf00      	nop
 80055d4:	40010000 	.word	0x40010000
 80055d8:	40000400 	.word	0x40000400
 80055dc:	40000800 	.word	0x40000800
 80055e0:	40000c00 	.word	0x40000c00
 80055e4:	40014000 	.word	0x40014000
 80055e8:	40014400 	.word	0x40014400
 80055ec:	40014800 	.word	0x40014800

080055f0 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b086      	sub	sp, #24
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	60f8      	str	r0, [r7, #12]
 80055f8:	60b9      	str	r1, [r7, #8]
 80055fa:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 80055fc:	2301      	movs	r3, #1
 80055fe:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8005600:	68bb      	ldr	r3, [r7, #8]
 8005602:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005606:	d027      	beq.n	8005658 <LL_TIM_OC_Init+0x68>
 8005608:	68bb      	ldr	r3, [r7, #8]
 800560a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800560e:	d82a      	bhi.n	8005666 <LL_TIM_OC_Init+0x76>
 8005610:	68bb      	ldr	r3, [r7, #8]
 8005612:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005616:	d018      	beq.n	800564a <LL_TIM_OC_Init+0x5a>
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800561e:	d822      	bhi.n	8005666 <LL_TIM_OC_Init+0x76>
 8005620:	68bb      	ldr	r3, [r7, #8]
 8005622:	2b01      	cmp	r3, #1
 8005624:	d003      	beq.n	800562e <LL_TIM_OC_Init+0x3e>
 8005626:	68bb      	ldr	r3, [r7, #8]
 8005628:	2b10      	cmp	r3, #16
 800562a:	d007      	beq.n	800563c <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 800562c:	e01b      	b.n	8005666 <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 800562e:	6879      	ldr	r1, [r7, #4]
 8005630:	68f8      	ldr	r0, [r7, #12]
 8005632:	f000 f81f 	bl	8005674 <OC1Config>
 8005636:	4603      	mov	r3, r0
 8005638:	75fb      	strb	r3, [r7, #23]
      break;
 800563a:	e015      	b.n	8005668 <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 800563c:	6879      	ldr	r1, [r7, #4]
 800563e:	68f8      	ldr	r0, [r7, #12]
 8005640:	f000 f87e 	bl	8005740 <OC2Config>
 8005644:	4603      	mov	r3, r0
 8005646:	75fb      	strb	r3, [r7, #23]
      break;
 8005648:	e00e      	b.n	8005668 <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 800564a:	6879      	ldr	r1, [r7, #4]
 800564c:	68f8      	ldr	r0, [r7, #12]
 800564e:	f000 f8e1 	bl	8005814 <OC3Config>
 8005652:	4603      	mov	r3, r0
 8005654:	75fb      	strb	r3, [r7, #23]
      break;
 8005656:	e007      	b.n	8005668 <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8005658:	6879      	ldr	r1, [r7, #4]
 800565a:	68f8      	ldr	r0, [r7, #12]
 800565c:	f000 f944 	bl	80058e8 <OC4Config>
 8005660:	4603      	mov	r3, r0
 8005662:	75fb      	strb	r3, [r7, #23]
      break;
 8005664:	e000      	b.n	8005668 <LL_TIM_OC_Init+0x78>
      break;
 8005666:	bf00      	nop
  }

  return result;
 8005668:	7dfb      	ldrb	r3, [r7, #23]
}
 800566a:	4618      	mov	r0, r3
 800566c:	3718      	adds	r7, #24
 800566e:	46bd      	mov	sp, r7
 8005670:	bd80      	pop	{r7, pc}
	...

08005674 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8005674:	b580      	push	{r7, lr}
 8005676:	b086      	sub	sp, #24
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
 800567c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6a1b      	ldr	r3, [r3, #32]
 8005682:	f023 0201 	bic.w	r2, r3, #1
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6a1b      	ldr	r3, [r3, #32]
 800568e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	699b      	ldr	r3, [r3, #24]
 800569a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	f023 0303 	bic.w	r3, r3, #3
 80056a2:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4313      	orrs	r3, r2
 80056b0:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 80056b2:	697b      	ldr	r3, [r7, #20]
 80056b4:	f023 0202 	bic.w	r2, r3, #2
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	691b      	ldr	r3, [r3, #16]
 80056bc:	4313      	orrs	r3, r2
 80056be:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 80056c0:	697b      	ldr	r3, [r7, #20]
 80056c2:	f023 0201 	bic.w	r2, r3, #1
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	685b      	ldr	r3, [r3, #4]
 80056ca:	4313      	orrs	r3, r2
 80056cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	4a1a      	ldr	r2, [pc, #104]	@ (800573c <OC1Config+0xc8>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d11e      	bne.n	8005714 <OC1Config+0xa0>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	f023 0208 	bic.w	r2, r3, #8
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	695b      	ldr	r3, [r3, #20]
 80056e0:	009b      	lsls	r3, r3, #2
 80056e2:	4313      	orrs	r3, r2
 80056e4:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 80056e6:	697b      	ldr	r3, [r7, #20]
 80056e8:	f023 0204 	bic.w	r2, r3, #4
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	689b      	ldr	r3, [r3, #8]
 80056f0:	009b      	lsls	r3, r3, #2
 80056f2:	4313      	orrs	r3, r2
 80056f4:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 80056f6:	693b      	ldr	r3, [r7, #16]
 80056f8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	699b      	ldr	r3, [r3, #24]
 8005700:	4313      	orrs	r3, r2
 8005702:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8005704:	693b      	ldr	r3, [r7, #16]
 8005706:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	69db      	ldr	r3, [r3, #28]
 800570e:	005b      	lsls	r3, r3, #1
 8005710:	4313      	orrs	r3, r2
 8005712:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	693a      	ldr	r2, [r7, #16]
 8005718:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	68fa      	ldr	r2, [r7, #12]
 800571e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	68db      	ldr	r3, [r3, #12]
 8005724:	4619      	mov	r1, r3
 8005726:	6878      	ldr	r0, [r7, #4]
 8005728:	f7ff fe9f 	bl	800546a <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	697a      	ldr	r2, [r7, #20]
 8005730:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8005732:	2300      	movs	r3, #0
}
 8005734:	4618      	mov	r0, r3
 8005736:	3718      	adds	r7, #24
 8005738:	46bd      	mov	sp, r7
 800573a:	bd80      	pop	{r7, pc}
 800573c:	40010000 	.word	0x40010000

08005740 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b086      	sub	sp, #24
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
 8005748:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6a1b      	ldr	r3, [r3, #32]
 800574e:	f023 0210 	bic.w	r2, r3, #16
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6a1b      	ldr	r3, [r3, #32]
 800575a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	699b      	ldr	r3, [r3, #24]
 8005766:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800576e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8005776:	683b      	ldr	r3, [r7, #0]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	021b      	lsls	r3, r3, #8
 800577c:	4313      	orrs	r3, r2
 800577e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8005780:	697b      	ldr	r3, [r7, #20]
 8005782:	f023 0220 	bic.w	r2, r3, #32
 8005786:	683b      	ldr	r3, [r7, #0]
 8005788:	691b      	ldr	r3, [r3, #16]
 800578a:	011b      	lsls	r3, r3, #4
 800578c:	4313      	orrs	r3, r2
 800578e:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8005790:	697b      	ldr	r3, [r7, #20]
 8005792:	f023 0210 	bic.w	r2, r3, #16
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	685b      	ldr	r3, [r3, #4]
 800579a:	011b      	lsls	r3, r3, #4
 800579c:	4313      	orrs	r3, r2
 800579e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	4a1b      	ldr	r2, [pc, #108]	@ (8005810 <OC2Config+0xd0>)
 80057a4:	4293      	cmp	r3, r2
 80057a6:	d11f      	bne.n	80057e8 <OC2Config+0xa8>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 80057a8:	697b      	ldr	r3, [r7, #20]
 80057aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	695b      	ldr	r3, [r3, #20]
 80057b2:	019b      	lsls	r3, r3, #6
 80057b4:	4313      	orrs	r3, r2
 80057b6:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 80057b8:	697b      	ldr	r3, [r7, #20]
 80057ba:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80057be:	683b      	ldr	r3, [r7, #0]
 80057c0:	689b      	ldr	r3, [r3, #8]
 80057c2:	019b      	lsls	r3, r3, #6
 80057c4:	4313      	orrs	r3, r2
 80057c6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 80057c8:	693b      	ldr	r3, [r7, #16]
 80057ca:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	699b      	ldr	r3, [r3, #24]
 80057d2:	009b      	lsls	r3, r3, #2
 80057d4:	4313      	orrs	r3, r2
 80057d6:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 80057d8:	693b      	ldr	r3, [r7, #16]
 80057da:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	69db      	ldr	r3, [r3, #28]
 80057e2:	00db      	lsls	r3, r3, #3
 80057e4:	4313      	orrs	r3, r2
 80057e6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	693a      	ldr	r2, [r7, #16]
 80057ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	68fa      	ldr	r2, [r7, #12]
 80057f2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	68db      	ldr	r3, [r3, #12]
 80057f8:	4619      	mov	r1, r3
 80057fa:	6878      	ldr	r0, [r7, #4]
 80057fc:	f7ff fe43 	bl	8005486 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	697a      	ldr	r2, [r7, #20]
 8005804:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8005806:	2300      	movs	r3, #0
}
 8005808:	4618      	mov	r0, r3
 800580a:	3718      	adds	r7, #24
 800580c:	46bd      	mov	sp, r7
 800580e:	bd80      	pop	{r7, pc}
 8005810:	40010000 	.word	0x40010000

08005814 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b086      	sub	sp, #24
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
 800581c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6a1b      	ldr	r3, [r3, #32]
 8005822:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6a1b      	ldr	r3, [r3, #32]
 800582e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	685b      	ldr	r3, [r3, #4]
 8005834:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	69db      	ldr	r3, [r3, #28]
 800583a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	f023 0303 	bic.w	r3, r3, #3
 8005842:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	4313      	orrs	r3, r2
 8005850:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	691b      	ldr	r3, [r3, #16]
 800585c:	021b      	lsls	r3, r3, #8
 800585e:	4313      	orrs	r3, r2
 8005860:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8005862:	697b      	ldr	r3, [r7, #20]
 8005864:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	685b      	ldr	r3, [r3, #4]
 800586c:	021b      	lsls	r3, r3, #8
 800586e:	4313      	orrs	r3, r2
 8005870:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	4a1b      	ldr	r2, [pc, #108]	@ (80058e4 <OC3Config+0xd0>)
 8005876:	4293      	cmp	r3, r2
 8005878:	d11f      	bne.n	80058ba <OC3Config+0xa6>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 800587a:	697b      	ldr	r3, [r7, #20]
 800587c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	695b      	ldr	r3, [r3, #20]
 8005884:	029b      	lsls	r3, r3, #10
 8005886:	4313      	orrs	r3, r2
 8005888:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 800588a:	697b      	ldr	r3, [r7, #20]
 800588c:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005890:	683b      	ldr	r3, [r7, #0]
 8005892:	689b      	ldr	r3, [r3, #8]
 8005894:	029b      	lsls	r3, r3, #10
 8005896:	4313      	orrs	r3, r2
 8005898:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	699b      	ldr	r3, [r3, #24]
 80058a4:	011b      	lsls	r3, r3, #4
 80058a6:	4313      	orrs	r3, r2
 80058a8:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 80058aa:	693b      	ldr	r3, [r7, #16]
 80058ac:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	69db      	ldr	r3, [r3, #28]
 80058b4:	015b      	lsls	r3, r3, #5
 80058b6:	4313      	orrs	r3, r2
 80058b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	693a      	ldr	r2, [r7, #16]
 80058be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	68fa      	ldr	r2, [r7, #12]
 80058c4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	68db      	ldr	r3, [r3, #12]
 80058ca:	4619      	mov	r1, r3
 80058cc:	6878      	ldr	r0, [r7, #4]
 80058ce:	f7ff fde8 	bl	80054a2 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	697a      	ldr	r2, [r7, #20]
 80058d6:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80058d8:	2300      	movs	r3, #0
}
 80058da:	4618      	mov	r0, r3
 80058dc:	3718      	adds	r7, #24
 80058de:	46bd      	mov	sp, r7
 80058e0:	bd80      	pop	{r7, pc}
 80058e2:	bf00      	nop
 80058e4:	40010000 	.word	0x40010000

080058e8 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b086      	sub	sp, #24
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
 80058f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6a1b      	ldr	r3, [r3, #32]
 80058f6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6a1b      	ldr	r3, [r3, #32]
 8005902:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	69db      	ldr	r3, [r3, #28]
 800590e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005916:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	021b      	lsls	r3, r3, #8
 8005924:	4313      	orrs	r3, r2
 8005926:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8005928:	693b      	ldr	r3, [r7, #16]
 800592a:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	691b      	ldr	r3, [r3, #16]
 8005932:	031b      	lsls	r3, r3, #12
 8005934:	4313      	orrs	r3, r2
 8005936:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8005938:	693b      	ldr	r3, [r7, #16]
 800593a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	685b      	ldr	r3, [r3, #4]
 8005942:	031b      	lsls	r3, r3, #12
 8005944:	4313      	orrs	r3, r2
 8005946:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	4a0f      	ldr	r2, [pc, #60]	@ (8005988 <OC4Config+0xa0>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d107      	bne.n	8005960 <OC4Config+0x78>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8005950:	697b      	ldr	r3, [r7, #20]
 8005952:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	699b      	ldr	r3, [r3, #24]
 800595a:	019b      	lsls	r3, r3, #6
 800595c:	4313      	orrs	r3, r2
 800595e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	697a      	ldr	r2, [r7, #20]
 8005964:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	68fa      	ldr	r2, [r7, #12]
 800596a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	68db      	ldr	r3, [r3, #12]
 8005970:	4619      	mov	r1, r3
 8005972:	6878      	ldr	r0, [r7, #4]
 8005974:	f7ff fda3 	bl	80054be <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	693a      	ldr	r2, [r7, #16]
 800597c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800597e:	2300      	movs	r3, #0
}
 8005980:	4618      	mov	r0, r3
 8005982:	3718      	adds	r7, #24
 8005984:	46bd      	mov	sp, r7
 8005986:	bd80      	pop	{r7, pc}
 8005988:	40010000 	.word	0x40010000

0800598c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800598c:	b084      	sub	sp, #16
 800598e:	b580      	push	{r7, lr}
 8005990:	b084      	sub	sp, #16
 8005992:	af00      	add	r7, sp, #0
 8005994:	6078      	str	r0, [r7, #4]
 8005996:	f107 001c 	add.w	r0, r7, #28
 800599a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800599e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80059a2:	2b01      	cmp	r3, #1
 80059a4:	d123      	bne.n	80059ee <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059aa:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	68db      	ldr	r3, [r3, #12]
 80059b6:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80059ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80059be:	687a      	ldr	r2, [r7, #4]
 80059c0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	68db      	ldr	r3, [r3, #12]
 80059c6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80059ce:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80059d2:	2b01      	cmp	r3, #1
 80059d4:	d105      	bne.n	80059e2 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	68db      	ldr	r3, [r3, #12]
 80059da:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80059e2:	6878      	ldr	r0, [r7, #4]
 80059e4:	f000 f9dc 	bl	8005da0 <USB_CoreReset>
 80059e8:	4603      	mov	r3, r0
 80059ea:	73fb      	strb	r3, [r7, #15]
 80059ec:	e01b      	b.n	8005a26 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	68db      	ldr	r3, [r3, #12]
 80059f2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80059fa:	6878      	ldr	r0, [r7, #4]
 80059fc:	f000 f9d0 	bl	8005da0 <USB_CoreReset>
 8005a00:	4603      	mov	r3, r0
 8005a02:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005a04:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d106      	bne.n	8005a1a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a10:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	639a      	str	r2, [r3, #56]	@ 0x38
 8005a18:	e005      	b.n	8005a26 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a1e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005a26:	7fbb      	ldrb	r3, [r7, #30]
 8005a28:	2b01      	cmp	r3, #1
 8005a2a:	d10b      	bne.n	8005a44 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	689b      	ldr	r3, [r3, #8]
 8005a30:	f043 0206 	orr.w	r2, r3, #6
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	689b      	ldr	r3, [r3, #8]
 8005a3c:	f043 0220 	orr.w	r2, r3, #32
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005a44:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a46:	4618      	mov	r0, r3
 8005a48:	3710      	adds	r7, #16
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005a50:	b004      	add	sp, #16
 8005a52:	4770      	bx	lr

08005a54 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005a54:	b480      	push	{r7}
 8005a56:	b083      	sub	sp, #12
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	689b      	ldr	r3, [r3, #8]
 8005a60:	f043 0201 	orr.w	r2, r3, #1
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005a68:	2300      	movs	r3, #0
}
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	370c      	adds	r7, #12
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a74:	4770      	bx	lr

08005a76 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005a76:	b480      	push	{r7}
 8005a78:	b083      	sub	sp, #12
 8005a7a:	af00      	add	r7, sp, #0
 8005a7c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	689b      	ldr	r3, [r3, #8]
 8005a82:	f023 0201 	bic.w	r2, r3, #1
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005a8a:	2300      	movs	r3, #0
}
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	370c      	adds	r7, #12
 8005a90:	46bd      	mov	sp, r7
 8005a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a96:	4770      	bx	lr

08005a98 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b084      	sub	sp, #16
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
 8005aa0:	460b      	mov	r3, r1
 8005aa2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	68db      	ldr	r3, [r3, #12]
 8005aac:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005ab4:	78fb      	ldrb	r3, [r7, #3]
 8005ab6:	2b01      	cmp	r3, #1
 8005ab8:	d115      	bne.n	8005ae6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	68db      	ldr	r3, [r3, #12]
 8005abe:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005ac6:	200a      	movs	r0, #10
 8005ac8:	f7fc fe80 	bl	80027cc <HAL_Delay>
      ms += 10U;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	330a      	adds	r3, #10
 8005ad0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005ad2:	6878      	ldr	r0, [r7, #4]
 8005ad4:	f000 f956 	bl	8005d84 <USB_GetMode>
 8005ad8:	4603      	mov	r3, r0
 8005ada:	2b01      	cmp	r3, #1
 8005adc:	d01e      	beq.n	8005b1c <USB_SetCurrentMode+0x84>
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	2bc7      	cmp	r3, #199	@ 0xc7
 8005ae2:	d9f0      	bls.n	8005ac6 <USB_SetCurrentMode+0x2e>
 8005ae4:	e01a      	b.n	8005b1c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005ae6:	78fb      	ldrb	r3, [r7, #3]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d115      	bne.n	8005b18 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	68db      	ldr	r3, [r3, #12]
 8005af0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005af8:	200a      	movs	r0, #10
 8005afa:	f7fc fe67 	bl	80027cc <HAL_Delay>
      ms += 10U;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	330a      	adds	r3, #10
 8005b02:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005b04:	6878      	ldr	r0, [r7, #4]
 8005b06:	f000 f93d 	bl	8005d84 <USB_GetMode>
 8005b0a:	4603      	mov	r3, r0
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d005      	beq.n	8005b1c <USB_SetCurrentMode+0x84>
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	2bc7      	cmp	r3, #199	@ 0xc7
 8005b14:	d9f0      	bls.n	8005af8 <USB_SetCurrentMode+0x60>
 8005b16:	e001      	b.n	8005b1c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005b18:	2301      	movs	r3, #1
 8005b1a:	e005      	b.n	8005b28 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	2bc8      	cmp	r3, #200	@ 0xc8
 8005b20:	d101      	bne.n	8005b26 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005b22:	2301      	movs	r3, #1
 8005b24:	e000      	b.n	8005b28 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005b26:	2300      	movs	r3, #0
}
 8005b28:	4618      	mov	r0, r3
 8005b2a:	3710      	adds	r7, #16
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	bd80      	pop	{r7, pc}

08005b30 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005b30:	b480      	push	{r7}
 8005b32:	b085      	sub	sp, #20
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
 8005b38:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	3301      	adds	r3, #1
 8005b42:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005b4a:	d901      	bls.n	8005b50 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005b4c:	2303      	movs	r3, #3
 8005b4e:	e01b      	b.n	8005b88 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	691b      	ldr	r3, [r3, #16]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	daf2      	bge.n	8005b3e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005b58:	2300      	movs	r3, #0
 8005b5a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	019b      	lsls	r3, r3, #6
 8005b60:	f043 0220 	orr.w	r2, r3, #32
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	3301      	adds	r3, #1
 8005b6c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005b74:	d901      	bls.n	8005b7a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005b76:	2303      	movs	r3, #3
 8005b78:	e006      	b.n	8005b88 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	691b      	ldr	r3, [r3, #16]
 8005b7e:	f003 0320 	and.w	r3, r3, #32
 8005b82:	2b20      	cmp	r3, #32
 8005b84:	d0f0      	beq.n	8005b68 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005b86:	2300      	movs	r3, #0
}
 8005b88:	4618      	mov	r0, r3
 8005b8a:	3714      	adds	r7, #20
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b92:	4770      	bx	lr

08005b94 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005b94:	b480      	push	{r7}
 8005b96:	b085      	sub	sp, #20
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	3301      	adds	r3, #1
 8005ba4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005bac:	d901      	bls.n	8005bb2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005bae:	2303      	movs	r3, #3
 8005bb0:	e018      	b.n	8005be4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	691b      	ldr	r3, [r3, #16]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	daf2      	bge.n	8005ba0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005bba:	2300      	movs	r3, #0
 8005bbc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2210      	movs	r2, #16
 8005bc2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	3301      	adds	r3, #1
 8005bc8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005bd0:	d901      	bls.n	8005bd6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005bd2:	2303      	movs	r3, #3
 8005bd4:	e006      	b.n	8005be4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	691b      	ldr	r3, [r3, #16]
 8005bda:	f003 0310 	and.w	r3, r3, #16
 8005bde:	2b10      	cmp	r3, #16
 8005be0:	d0f0      	beq.n	8005bc4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005be2:	2300      	movs	r3, #0
}
 8005be4:	4618      	mov	r0, r3
 8005be6:	3714      	adds	r7, #20
 8005be8:	46bd      	mov	sp, r7
 8005bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bee:	4770      	bx	lr

08005bf0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005bf0:	b480      	push	{r7}
 8005bf2:	b089      	sub	sp, #36	@ 0x24
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	60f8      	str	r0, [r7, #12]
 8005bf8:	60b9      	str	r1, [r7, #8]
 8005bfa:	4611      	mov	r1, r2
 8005bfc:	461a      	mov	r2, r3
 8005bfe:	460b      	mov	r3, r1
 8005c00:	71fb      	strb	r3, [r7, #7]
 8005c02:	4613      	mov	r3, r2
 8005c04:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8005c0a:	68bb      	ldr	r3, [r7, #8]
 8005c0c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8005c0e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d123      	bne.n	8005c5e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005c16:	88bb      	ldrh	r3, [r7, #4]
 8005c18:	3303      	adds	r3, #3
 8005c1a:	089b      	lsrs	r3, r3, #2
 8005c1c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005c1e:	2300      	movs	r3, #0
 8005c20:	61bb      	str	r3, [r7, #24]
 8005c22:	e018      	b.n	8005c56 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005c24:	79fb      	ldrb	r3, [r7, #7]
 8005c26:	031a      	lsls	r2, r3, #12
 8005c28:	697b      	ldr	r3, [r7, #20]
 8005c2a:	4413      	add	r3, r2
 8005c2c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005c30:	461a      	mov	r2, r3
 8005c32:	69fb      	ldr	r3, [r7, #28]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005c38:	69fb      	ldr	r3, [r7, #28]
 8005c3a:	3301      	adds	r3, #1
 8005c3c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005c3e:	69fb      	ldr	r3, [r7, #28]
 8005c40:	3301      	adds	r3, #1
 8005c42:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005c44:	69fb      	ldr	r3, [r7, #28]
 8005c46:	3301      	adds	r3, #1
 8005c48:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005c4a:	69fb      	ldr	r3, [r7, #28]
 8005c4c:	3301      	adds	r3, #1
 8005c4e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005c50:	69bb      	ldr	r3, [r7, #24]
 8005c52:	3301      	adds	r3, #1
 8005c54:	61bb      	str	r3, [r7, #24]
 8005c56:	69ba      	ldr	r2, [r7, #24]
 8005c58:	693b      	ldr	r3, [r7, #16]
 8005c5a:	429a      	cmp	r2, r3
 8005c5c:	d3e2      	bcc.n	8005c24 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005c5e:	2300      	movs	r3, #0
}
 8005c60:	4618      	mov	r0, r3
 8005c62:	3724      	adds	r7, #36	@ 0x24
 8005c64:	46bd      	mov	sp, r7
 8005c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6a:	4770      	bx	lr

08005c6c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	b08b      	sub	sp, #44	@ 0x2c
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	60f8      	str	r0, [r7, #12]
 8005c74:	60b9      	str	r1, [r7, #8]
 8005c76:	4613      	mov	r3, r2
 8005c78:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8005c7e:	68bb      	ldr	r3, [r7, #8]
 8005c80:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005c82:	88fb      	ldrh	r3, [r7, #6]
 8005c84:	089b      	lsrs	r3, r3, #2
 8005c86:	b29b      	uxth	r3, r3
 8005c88:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005c8a:	88fb      	ldrh	r3, [r7, #6]
 8005c8c:	f003 0303 	and.w	r3, r3, #3
 8005c90:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8005c92:	2300      	movs	r3, #0
 8005c94:	623b      	str	r3, [r7, #32]
 8005c96:	e014      	b.n	8005cc2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005c98:	69bb      	ldr	r3, [r7, #24]
 8005c9a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005c9e:	681a      	ldr	r2, [r3, #0]
 8005ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ca2:	601a      	str	r2, [r3, #0]
    pDest++;
 8005ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ca6:	3301      	adds	r3, #1
 8005ca8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cac:	3301      	adds	r3, #1
 8005cae:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005cb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cb2:	3301      	adds	r3, #1
 8005cb4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005cb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cb8:	3301      	adds	r3, #1
 8005cba:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8005cbc:	6a3b      	ldr	r3, [r7, #32]
 8005cbe:	3301      	adds	r3, #1
 8005cc0:	623b      	str	r3, [r7, #32]
 8005cc2:	6a3a      	ldr	r2, [r7, #32]
 8005cc4:	697b      	ldr	r3, [r7, #20]
 8005cc6:	429a      	cmp	r2, r3
 8005cc8:	d3e6      	bcc.n	8005c98 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8005cca:	8bfb      	ldrh	r3, [r7, #30]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d01e      	beq.n	8005d0e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005cd4:	69bb      	ldr	r3, [r7, #24]
 8005cd6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005cda:	461a      	mov	r2, r3
 8005cdc:	f107 0310 	add.w	r3, r7, #16
 8005ce0:	6812      	ldr	r2, [r2, #0]
 8005ce2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005ce4:	693a      	ldr	r2, [r7, #16]
 8005ce6:	6a3b      	ldr	r3, [r7, #32]
 8005ce8:	b2db      	uxtb	r3, r3
 8005cea:	00db      	lsls	r3, r3, #3
 8005cec:	fa22 f303 	lsr.w	r3, r2, r3
 8005cf0:	b2da      	uxtb	r2, r3
 8005cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cf4:	701a      	strb	r2, [r3, #0]
      i++;
 8005cf6:	6a3b      	ldr	r3, [r7, #32]
 8005cf8:	3301      	adds	r3, #1
 8005cfa:	623b      	str	r3, [r7, #32]
      pDest++;
 8005cfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cfe:	3301      	adds	r3, #1
 8005d00:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8005d02:	8bfb      	ldrh	r3, [r7, #30]
 8005d04:	3b01      	subs	r3, #1
 8005d06:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005d08:	8bfb      	ldrh	r3, [r7, #30]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d1ea      	bne.n	8005ce4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8005d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005d10:	4618      	mov	r0, r3
 8005d12:	372c      	adds	r7, #44	@ 0x2c
 8005d14:	46bd      	mov	sp, r7
 8005d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1a:	4770      	bx	lr

08005d1c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8005d1c:	b480      	push	{r7}
 8005d1e:	b085      	sub	sp, #20
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	695b      	ldr	r3, [r3, #20]
 8005d28:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	699b      	ldr	r3, [r3, #24]
 8005d2e:	68fa      	ldr	r2, [r7, #12]
 8005d30:	4013      	ands	r3, r2
 8005d32:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005d34:	68fb      	ldr	r3, [r7, #12]
}
 8005d36:	4618      	mov	r0, r3
 8005d38:	3714      	adds	r7, #20
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d40:	4770      	bx	lr

08005d42 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8005d42:	b480      	push	{r7}
 8005d44:	b085      	sub	sp, #20
 8005d46:	af00      	add	r7, sp, #0
 8005d48:	6078      	str	r0, [r7, #4]
 8005d4a:	460b      	mov	r3, r1
 8005d4c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8005d52:	78fb      	ldrb	r3, [r7, #3]
 8005d54:	015a      	lsls	r2, r3, #5
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	4413      	add	r3, r2
 8005d5a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d5e:	689b      	ldr	r3, [r3, #8]
 8005d60:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8005d62:	78fb      	ldrb	r3, [r7, #3]
 8005d64:	015a      	lsls	r2, r3, #5
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	4413      	add	r3, r2
 8005d6a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d6e:	68db      	ldr	r3, [r3, #12]
 8005d70:	68ba      	ldr	r2, [r7, #8]
 8005d72:	4013      	ands	r3, r2
 8005d74:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005d76:	68bb      	ldr	r3, [r7, #8]
}
 8005d78:	4618      	mov	r0, r3
 8005d7a:	3714      	adds	r7, #20
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d82:	4770      	bx	lr

08005d84 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b083      	sub	sp, #12
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	695b      	ldr	r3, [r3, #20]
 8005d90:	f003 0301 	and.w	r3, r3, #1
}
 8005d94:	4618      	mov	r0, r3
 8005d96:	370c      	adds	r7, #12
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9e:	4770      	bx	lr

08005da0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005da0:	b480      	push	{r7}
 8005da2:	b085      	sub	sp, #20
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005da8:	2300      	movs	r3, #0
 8005daa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	3301      	adds	r3, #1
 8005db0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005db8:	d901      	bls.n	8005dbe <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005dba:	2303      	movs	r3, #3
 8005dbc:	e022      	b.n	8005e04 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	691b      	ldr	r3, [r3, #16]
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	daf2      	bge.n	8005dac <USB_CoreReset+0xc>

  count = 10U;
 8005dc6:	230a      	movs	r3, #10
 8005dc8:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8005dca:	e002      	b.n	8005dd2 <USB_CoreReset+0x32>
  {
    count--;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	3b01      	subs	r3, #1
 8005dd0:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d1f9      	bne.n	8005dcc <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	691b      	ldr	r3, [r3, #16]
 8005ddc:	f043 0201 	orr.w	r2, r3, #1
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	3301      	adds	r3, #1
 8005de8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005df0:	d901      	bls.n	8005df6 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8005df2:	2303      	movs	r3, #3
 8005df4:	e006      	b.n	8005e04 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	691b      	ldr	r3, [r3, #16]
 8005dfa:	f003 0301 	and.w	r3, r3, #1
 8005dfe:	2b01      	cmp	r3, #1
 8005e00:	d0f0      	beq.n	8005de4 <USB_CoreReset+0x44>

  return HAL_OK;
 8005e02:	2300      	movs	r3, #0
}
 8005e04:	4618      	mov	r0, r3
 8005e06:	3714      	adds	r7, #20
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0e:	4770      	bx	lr

08005e10 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005e10:	b084      	sub	sp, #16
 8005e12:	b580      	push	{r7, lr}
 8005e14:	b086      	sub	sp, #24
 8005e16:	af00      	add	r7, sp, #0
 8005e18:	6078      	str	r0, [r7, #4]
 8005e1a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005e1e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005e22:	2300      	movs	r3, #0
 8005e24:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005e30:	461a      	mov	r2, r3
 8005e32:	2300      	movs	r3, #0
 8005e34:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e3a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e46:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e52:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	68db      	ldr	r3, [r3, #12]
 8005e5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d119      	bne.n	8005e9a <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8005e66:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005e6a:	2b01      	cmp	r3, #1
 8005e6c:	d10a      	bne.n	8005e84 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	68fa      	ldr	r2, [r7, #12]
 8005e78:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005e7c:	f043 0304 	orr.w	r3, r3, #4
 8005e80:	6013      	str	r3, [r2, #0]
 8005e82:	e014      	b.n	8005eae <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	68fa      	ldr	r2, [r7, #12]
 8005e8e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005e92:	f023 0304 	bic.w	r3, r3, #4
 8005e96:	6013      	str	r3, [r2, #0]
 8005e98:	e009      	b.n	8005eae <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	68fa      	ldr	r2, [r7, #12]
 8005ea4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005ea8:	f023 0304 	bic.w	r3, r3, #4
 8005eac:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005eae:	2110      	movs	r1, #16
 8005eb0:	6878      	ldr	r0, [r7, #4]
 8005eb2:	f7ff fe3d 	bl	8005b30 <USB_FlushTxFifo>
 8005eb6:	4603      	mov	r3, r0
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d001      	beq.n	8005ec0 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8005ebc:	2301      	movs	r3, #1
 8005ebe:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005ec0:	6878      	ldr	r0, [r7, #4]
 8005ec2:	f7ff fe67 	bl	8005b94 <USB_FlushRxFifo>
 8005ec6:	4603      	mov	r3, r0
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d001      	beq.n	8005ed0 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8005ecc:	2301      	movs	r3, #1
 8005ece:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	613b      	str	r3, [r7, #16]
 8005ed4:	e015      	b.n	8005f02 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8005ed6:	693b      	ldr	r3, [r7, #16]
 8005ed8:	015a      	lsls	r2, r3, #5
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	4413      	add	r3, r2
 8005ede:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ee2:	461a      	mov	r2, r3
 8005ee4:	f04f 33ff 	mov.w	r3, #4294967295
 8005ee8:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8005eea:	693b      	ldr	r3, [r7, #16]
 8005eec:	015a      	lsls	r2, r3, #5
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	4413      	add	r3, r2
 8005ef2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ef6:	461a      	mov	r2, r3
 8005ef8:	2300      	movs	r3, #0
 8005efa:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8005efc:	693b      	ldr	r3, [r7, #16]
 8005efe:	3301      	adds	r3, #1
 8005f00:	613b      	str	r3, [r7, #16]
 8005f02:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005f06:	461a      	mov	r2, r3
 8005f08:	693b      	ldr	r3, [r7, #16]
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d3e3      	bcc.n	8005ed6 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2200      	movs	r2, #0
 8005f12:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	f04f 32ff 	mov.w	r2, #4294967295
 8005f1a:	615a      	str	r2, [r3, #20]
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2280      	movs	r2, #128	@ 0x80
 8005f20:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	4a0e      	ldr	r2, [pc, #56]	@ (8005f60 <USB_HostInit+0x150>)
 8005f26:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	4a0e      	ldr	r2, [pc, #56]	@ (8005f64 <USB_HostInit+0x154>)
 8005f2c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005f30:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d105      	bne.n	8005f44 <USB_HostInit+0x134>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	699b      	ldr	r3, [r3, #24]
 8005f3c:	f043 0210 	orr.w	r2, r3, #16
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	699a      	ldr	r2, [r3, #24]
 8005f48:	4b07      	ldr	r3, [pc, #28]	@ (8005f68 <USB_HostInit+0x158>)
 8005f4a:	4313      	orrs	r3, r2
 8005f4c:	687a      	ldr	r2, [r7, #4]
 8005f4e:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8005f50:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f52:	4618      	mov	r0, r3
 8005f54:	3718      	adds	r7, #24
 8005f56:	46bd      	mov	sp, r7
 8005f58:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005f5c:	b004      	add	sp, #16
 8005f5e:	4770      	bx	lr
 8005f60:	00600080 	.word	0x00600080
 8005f64:	004000e0 	.word	0x004000e0
 8005f68:	a3200008 	.word	0xa3200008

08005f6c <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8005f6c:	b480      	push	{r7}
 8005f6e:	b085      	sub	sp, #20
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
 8005f74:	460b      	mov	r3, r1
 8005f76:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	68fa      	ldr	r2, [r7, #12]
 8005f86:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005f8a:	f023 0303 	bic.w	r3, r3, #3
 8005f8e:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005f96:	681a      	ldr	r2, [r3, #0]
 8005f98:	78fb      	ldrb	r3, [r7, #3]
 8005f9a:	f003 0303 	and.w	r3, r3, #3
 8005f9e:	68f9      	ldr	r1, [r7, #12]
 8005fa0:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8005fa4:	4313      	orrs	r3, r2
 8005fa6:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8005fa8:	78fb      	ldrb	r3, [r7, #3]
 8005faa:	2b01      	cmp	r3, #1
 8005fac:	d107      	bne.n	8005fbe <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005fb4:	461a      	mov	r2, r3
 8005fb6:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8005fba:	6053      	str	r3, [r2, #4]
 8005fbc:	e00c      	b.n	8005fd8 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8005fbe:	78fb      	ldrb	r3, [r7, #3]
 8005fc0:	2b02      	cmp	r3, #2
 8005fc2:	d107      	bne.n	8005fd4 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005fca:	461a      	mov	r2, r3
 8005fcc:	f241 7370 	movw	r3, #6000	@ 0x1770
 8005fd0:	6053      	str	r3, [r2, #4]
 8005fd2:	e001      	b.n	8005fd8 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	e000      	b.n	8005fda <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8005fd8:	2300      	movs	r3, #0
}
 8005fda:	4618      	mov	r0, r3
 8005fdc:	3714      	adds	r7, #20
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe4:	4770      	bx	lr

08005fe6 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8005fe6:	b480      	push	{r7}
 8005fe8:	b085      	sub	sp, #20
 8005fea:	af00      	add	r7, sp, #0
 8005fec:	6078      	str	r0, [r7, #4]
 8005fee:	460b      	mov	r3, r1
 8005ff0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8006004:	68bb      	ldr	r3, [r7, #8]
 8006006:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800600a:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800600c:	68bb      	ldr	r3, [r7, #8]
 800600e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006012:	2b00      	cmp	r3, #0
 8006014:	d109      	bne.n	800602a <USB_DriveVbus+0x44>
 8006016:	78fb      	ldrb	r3, [r7, #3]
 8006018:	2b01      	cmp	r3, #1
 800601a:	d106      	bne.n	800602a <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	68fa      	ldr	r2, [r7, #12]
 8006020:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8006024:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006028:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800602a:	68bb      	ldr	r3, [r7, #8]
 800602c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006030:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006034:	d109      	bne.n	800604a <USB_DriveVbus+0x64>
 8006036:	78fb      	ldrb	r3, [r7, #3]
 8006038:	2b00      	cmp	r3, #0
 800603a:	d106      	bne.n	800604a <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800603c:	68bb      	ldr	r3, [r7, #8]
 800603e:	68fa      	ldr	r2, [r7, #12]
 8006040:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8006044:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006048:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800604a:	2300      	movs	r3, #0
}
 800604c:	4618      	mov	r0, r3
 800604e:	3714      	adds	r7, #20
 8006050:	46bd      	mov	sp, r7
 8006052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006056:	4770      	bx	lr

08006058 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8006058:	b480      	push	{r7}
 800605a:	b085      	sub	sp, #20
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8006064:	2300      	movs	r3, #0
 8006066:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8006072:	68bb      	ldr	r3, [r7, #8]
 8006074:	0c5b      	lsrs	r3, r3, #17
 8006076:	f003 0303 	and.w	r3, r3, #3
}
 800607a:	4618      	mov	r0, r3
 800607c:	3714      	adds	r7, #20
 800607e:	46bd      	mov	sp, r7
 8006080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006084:	4770      	bx	lr

08006086 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8006086:	b480      	push	{r7}
 8006088:	b085      	sub	sp, #20
 800608a:	af00      	add	r7, sp, #0
 800608c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006098:	689b      	ldr	r3, [r3, #8]
 800609a:	b29b      	uxth	r3, r3
}
 800609c:	4618      	mov	r0, r3
 800609e:	3714      	adds	r7, #20
 80060a0:	46bd      	mov	sp, r7
 80060a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a6:	4770      	bx	lr

080060a8 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b088      	sub	sp, #32
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
 80060b0:	4608      	mov	r0, r1
 80060b2:	4611      	mov	r1, r2
 80060b4:	461a      	mov	r2, r3
 80060b6:	4603      	mov	r3, r0
 80060b8:	70fb      	strb	r3, [r7, #3]
 80060ba:	460b      	mov	r3, r1
 80060bc:	70bb      	strb	r3, [r7, #2]
 80060be:	4613      	mov	r3, r2
 80060c0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 80060c2:	2300      	movs	r3, #0
 80060c4:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 80060ca:	78fb      	ldrb	r3, [r7, #3]
 80060cc:	015a      	lsls	r2, r3, #5
 80060ce:	693b      	ldr	r3, [r7, #16]
 80060d0:	4413      	add	r3, r2
 80060d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80060d6:	461a      	mov	r2, r3
 80060d8:	f04f 33ff 	mov.w	r3, #4294967295
 80060dc:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 80060de:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80060e2:	2b03      	cmp	r3, #3
 80060e4:	d867      	bhi.n	80061b6 <USB_HC_Init+0x10e>
 80060e6:	a201      	add	r2, pc, #4	@ (adr r2, 80060ec <USB_HC_Init+0x44>)
 80060e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060ec:	080060fd 	.word	0x080060fd
 80060f0:	08006179 	.word	0x08006179
 80060f4:	080060fd 	.word	0x080060fd
 80060f8:	0800613b 	.word	0x0800613b
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80060fc:	78fb      	ldrb	r3, [r7, #3]
 80060fe:	015a      	lsls	r2, r3, #5
 8006100:	693b      	ldr	r3, [r7, #16]
 8006102:	4413      	add	r3, r2
 8006104:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006108:	461a      	mov	r2, r3
 800610a:	f240 439d 	movw	r3, #1181	@ 0x49d
 800610e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8006110:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006114:	2b00      	cmp	r3, #0
 8006116:	da51      	bge.n	80061bc <USB_HC_Init+0x114>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8006118:	78fb      	ldrb	r3, [r7, #3]
 800611a:	015a      	lsls	r2, r3, #5
 800611c:	693b      	ldr	r3, [r7, #16]
 800611e:	4413      	add	r3, r2
 8006120:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006124:	68db      	ldr	r3, [r3, #12]
 8006126:	78fa      	ldrb	r2, [r7, #3]
 8006128:	0151      	lsls	r1, r2, #5
 800612a:	693a      	ldr	r2, [r7, #16]
 800612c:	440a      	add	r2, r1
 800612e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006132:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006136:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8006138:	e040      	b.n	80061bc <USB_HC_Init+0x114>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800613a:	78fb      	ldrb	r3, [r7, #3]
 800613c:	015a      	lsls	r2, r3, #5
 800613e:	693b      	ldr	r3, [r7, #16]
 8006140:	4413      	add	r3, r2
 8006142:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006146:	461a      	mov	r2, r3
 8006148:	f240 639d 	movw	r3, #1693	@ 0x69d
 800614c:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800614e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006152:	2b00      	cmp	r3, #0
 8006154:	da34      	bge.n	80061c0 <USB_HC_Init+0x118>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8006156:	78fb      	ldrb	r3, [r7, #3]
 8006158:	015a      	lsls	r2, r3, #5
 800615a:	693b      	ldr	r3, [r7, #16]
 800615c:	4413      	add	r3, r2
 800615e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006162:	68db      	ldr	r3, [r3, #12]
 8006164:	78fa      	ldrb	r2, [r7, #3]
 8006166:	0151      	lsls	r1, r2, #5
 8006168:	693a      	ldr	r2, [r7, #16]
 800616a:	440a      	add	r2, r1
 800616c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006170:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006174:	60d3      	str	r3, [r2, #12]
      }

      break;
 8006176:	e023      	b.n	80061c0 <USB_HC_Init+0x118>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006178:	78fb      	ldrb	r3, [r7, #3]
 800617a:	015a      	lsls	r2, r3, #5
 800617c:	693b      	ldr	r3, [r7, #16]
 800617e:	4413      	add	r3, r2
 8006180:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006184:	461a      	mov	r2, r3
 8006186:	f240 2325 	movw	r3, #549	@ 0x225
 800618a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800618c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006190:	2b00      	cmp	r3, #0
 8006192:	da17      	bge.n	80061c4 <USB_HC_Init+0x11c>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8006194:	78fb      	ldrb	r3, [r7, #3]
 8006196:	015a      	lsls	r2, r3, #5
 8006198:	693b      	ldr	r3, [r7, #16]
 800619a:	4413      	add	r3, r2
 800619c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80061a0:	68db      	ldr	r3, [r3, #12]
 80061a2:	78fa      	ldrb	r2, [r7, #3]
 80061a4:	0151      	lsls	r1, r2, #5
 80061a6:	693a      	ldr	r2, [r7, #16]
 80061a8:	440a      	add	r2, r1
 80061aa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80061ae:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 80061b2:	60d3      	str	r3, [r2, #12]
      }
      break;
 80061b4:	e006      	b.n	80061c4 <USB_HC_Init+0x11c>

    default:
      ret = HAL_ERROR;
 80061b6:	2301      	movs	r3, #1
 80061b8:	77fb      	strb	r3, [r7, #31]
      break;
 80061ba:	e004      	b.n	80061c6 <USB_HC_Init+0x11e>
      break;
 80061bc:	bf00      	nop
 80061be:	e002      	b.n	80061c6 <USB_HC_Init+0x11e>
      break;
 80061c0:	bf00      	nop
 80061c2:	e000      	b.n	80061c6 <USB_HC_Init+0x11e>
      break;
 80061c4:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80061c6:	78fb      	ldrb	r3, [r7, #3]
 80061c8:	015a      	lsls	r2, r3, #5
 80061ca:	693b      	ldr	r3, [r7, #16]
 80061cc:	4413      	add	r3, r2
 80061ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80061d2:	461a      	mov	r2, r3
 80061d4:	2300      	movs	r3, #0
 80061d6:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 80061d8:	78fb      	ldrb	r3, [r7, #3]
 80061da:	015a      	lsls	r2, r3, #5
 80061dc:	693b      	ldr	r3, [r7, #16]
 80061de:	4413      	add	r3, r2
 80061e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80061e4:	68db      	ldr	r3, [r3, #12]
 80061e6:	78fa      	ldrb	r2, [r7, #3]
 80061e8:	0151      	lsls	r1, r2, #5
 80061ea:	693a      	ldr	r2, [r7, #16]
 80061ec:	440a      	add	r2, r1
 80061ee:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80061f2:	f043 0302 	orr.w	r3, r3, #2
 80061f6:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80061f8:	693b      	ldr	r3, [r7, #16]
 80061fa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80061fe:	699a      	ldr	r2, [r3, #24]
 8006200:	78fb      	ldrb	r3, [r7, #3]
 8006202:	f003 030f 	and.w	r3, r3, #15
 8006206:	2101      	movs	r1, #1
 8006208:	fa01 f303 	lsl.w	r3, r1, r3
 800620c:	6939      	ldr	r1, [r7, #16]
 800620e:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8006212:	4313      	orrs	r3, r2
 8006214:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	699b      	ldr	r3, [r3, #24]
 800621a:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8006222:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006226:	2b00      	cmp	r3, #0
 8006228:	da03      	bge.n	8006232 <USB_HC_Init+0x18a>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800622a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800622e:	61bb      	str	r3, [r7, #24]
 8006230:	e001      	b.n	8006236 <USB_HC_Init+0x18e>
  }
  else
  {
    HCcharEpDir = 0U;
 8006232:	2300      	movs	r3, #0
 8006234:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8006236:	6878      	ldr	r0, [r7, #4]
 8006238:	f7ff ff0e 	bl	8006058 <USB_GetHostSpeed>
 800623c:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800623e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006242:	2b02      	cmp	r3, #2
 8006244:	d106      	bne.n	8006254 <USB_HC_Init+0x1ac>
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	2b02      	cmp	r3, #2
 800624a:	d003      	beq.n	8006254 <USB_HC_Init+0x1ac>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800624c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006250:	617b      	str	r3, [r7, #20]
 8006252:	e001      	b.n	8006258 <USB_HC_Init+0x1b0>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8006254:	2300      	movs	r3, #0
 8006256:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006258:	787b      	ldrb	r3, [r7, #1]
 800625a:	059b      	lsls	r3, r3, #22
 800625c:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8006260:	78bb      	ldrb	r3, [r7, #2]
 8006262:	02db      	lsls	r3, r3, #11
 8006264:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006268:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800626a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800626e:	049b      	lsls	r3, r3, #18
 8006270:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8006274:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8006276:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8006278:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800627c:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800627e:	69bb      	ldr	r3, [r7, #24]
 8006280:	431a      	orrs	r2, r3
 8006282:	697b      	ldr	r3, [r7, #20]
 8006284:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006286:	78fa      	ldrb	r2, [r7, #3]
 8006288:	0151      	lsls	r1, r2, #5
 800628a:	693a      	ldr	r2, [r7, #16]
 800628c:	440a      	add	r2, r1
 800628e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8006292:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006296:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8006298:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800629c:	2b03      	cmp	r3, #3
 800629e:	d003      	beq.n	80062a8 <USB_HC_Init+0x200>
 80062a0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80062a4:	2b01      	cmp	r3, #1
 80062a6:	d10f      	bne.n	80062c8 <USB_HC_Init+0x220>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80062a8:	78fb      	ldrb	r3, [r7, #3]
 80062aa:	015a      	lsls	r2, r3, #5
 80062ac:	693b      	ldr	r3, [r7, #16]
 80062ae:	4413      	add	r3, r2
 80062b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	78fa      	ldrb	r2, [r7, #3]
 80062b8:	0151      	lsls	r1, r2, #5
 80062ba:	693a      	ldr	r2, [r7, #16]
 80062bc:	440a      	add	r2, r1
 80062be:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80062c2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80062c6:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80062c8:	7ffb      	ldrb	r3, [r7, #31]
}
 80062ca:	4618      	mov	r0, r3
 80062cc:	3720      	adds	r7, #32
 80062ce:	46bd      	mov	sp, r7
 80062d0:	bd80      	pop	{r7, pc}
 80062d2:	bf00      	nop

080062d4 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 80062d4:	b580      	push	{r7, lr}
 80062d6:	b08c      	sub	sp, #48	@ 0x30
 80062d8:	af02      	add	r7, sp, #8
 80062da:	60f8      	str	r0, [r7, #12]
 80062dc:	60b9      	str	r1, [r7, #8]
 80062de:	4613      	mov	r3, r2
 80062e0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 80062e6:	68bb      	ldr	r3, [r7, #8]
 80062e8:	785b      	ldrb	r3, [r3, #1]
 80062ea:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 80062ec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80062f0:	837b      	strh	r3, [r7, #26]
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 80062f2:	68bb      	ldr	r3, [r7, #8]
 80062f4:	799b      	ldrb	r3, [r3, #6]
 80062f6:	2b01      	cmp	r3, #1
 80062f8:	d158      	bne.n	80063ac <USB_HC_StartXfer+0xd8>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 80062fa:	2301      	movs	r3, #1
 80062fc:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 80062fe:	68bb      	ldr	r3, [r7, #8]
 8006300:	78db      	ldrb	r3, [r3, #3]
 8006302:	2b00      	cmp	r3, #0
 8006304:	d007      	beq.n	8006316 <USB_HC_StartXfer+0x42>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006306:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006308:	68ba      	ldr	r2, [r7, #8]
 800630a:	8a92      	ldrh	r2, [r2, #20]
 800630c:	fb03 f202 	mul.w	r2, r3, r2
 8006310:	68bb      	ldr	r3, [r7, #8]
 8006312:	61da      	str	r2, [r3, #28]
 8006314:	e079      	b.n	800640a <USB_HC_StartXfer+0x136>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8006316:	68bb      	ldr	r3, [r7, #8]
 8006318:	7c9b      	ldrb	r3, [r3, #18]
 800631a:	2b01      	cmp	r3, #1
 800631c:	d130      	bne.n	8006380 <USB_HC_StartXfer+0xac>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 800631e:	68bb      	ldr	r3, [r7, #8]
 8006320:	6a1b      	ldr	r3, [r3, #32]
 8006322:	2bbc      	cmp	r3, #188	@ 0xbc
 8006324:	d918      	bls.n	8006358 <USB_HC_StartXfer+0x84>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8006326:	68bb      	ldr	r3, [r7, #8]
 8006328:	8a9b      	ldrh	r3, [r3, #20]
 800632a:	461a      	mov	r2, r3
 800632c:	68bb      	ldr	r3, [r7, #8]
 800632e:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	69da      	ldr	r2, [r3, #28]
 8006334:	68bb      	ldr	r3, [r7, #8]
 8006336:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8006338:	68bb      	ldr	r3, [r7, #8]
 800633a:	68db      	ldr	r3, [r3, #12]
 800633c:	2b01      	cmp	r3, #1
 800633e:	d003      	beq.n	8006348 <USB_HC_StartXfer+0x74>
 8006340:	68bb      	ldr	r3, [r7, #8]
 8006342:	68db      	ldr	r3, [r3, #12]
 8006344:	2b02      	cmp	r3, #2
 8006346:	d103      	bne.n	8006350 <USB_HC_StartXfer+0x7c>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8006348:	68bb      	ldr	r3, [r7, #8]
 800634a:	2202      	movs	r2, #2
 800634c:	60da      	str	r2, [r3, #12]
 800634e:	e05c      	b.n	800640a <USB_HC_StartXfer+0x136>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8006350:	68bb      	ldr	r3, [r7, #8]
 8006352:	2201      	movs	r2, #1
 8006354:	60da      	str	r2, [r3, #12]
 8006356:	e058      	b.n	800640a <USB_HC_StartXfer+0x136>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8006358:	68bb      	ldr	r3, [r7, #8]
 800635a:	6a1a      	ldr	r2, [r3, #32]
 800635c:	68bb      	ldr	r3, [r7, #8]
 800635e:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8006360:	68bb      	ldr	r3, [r7, #8]
 8006362:	68db      	ldr	r3, [r3, #12]
 8006364:	2b01      	cmp	r3, #1
 8006366:	d007      	beq.n	8006378 <USB_HC_StartXfer+0xa4>
 8006368:	68bb      	ldr	r3, [r7, #8]
 800636a:	68db      	ldr	r3, [r3, #12]
 800636c:	2b02      	cmp	r3, #2
 800636e:	d003      	beq.n	8006378 <USB_HC_StartXfer+0xa4>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8006370:	68bb      	ldr	r3, [r7, #8]
 8006372:	2204      	movs	r2, #4
 8006374:	60da      	str	r2, [r3, #12]
 8006376:	e048      	b.n	800640a <USB_HC_StartXfer+0x136>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8006378:	68bb      	ldr	r3, [r7, #8]
 800637a:	2203      	movs	r2, #3
 800637c:	60da      	str	r2, [r3, #12]
 800637e:	e044      	b.n	800640a <USB_HC_StartXfer+0x136>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8006380:	79fb      	ldrb	r3, [r7, #7]
 8006382:	2b01      	cmp	r3, #1
 8006384:	d10d      	bne.n	80063a2 <USB_HC_StartXfer+0xce>
 8006386:	68bb      	ldr	r3, [r7, #8]
 8006388:	6a1b      	ldr	r3, [r3, #32]
 800638a:	68ba      	ldr	r2, [r7, #8]
 800638c:	8a92      	ldrh	r2, [r2, #20]
 800638e:	4293      	cmp	r3, r2
 8006390:	d907      	bls.n	80063a2 <USB_HC_StartXfer+0xce>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006392:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006394:	68ba      	ldr	r2, [r7, #8]
 8006396:	8a92      	ldrh	r2, [r2, #20]
 8006398:	fb03 f202 	mul.w	r2, r3, r2
 800639c:	68bb      	ldr	r3, [r7, #8]
 800639e:	61da      	str	r2, [r3, #28]
 80063a0:	e033      	b.n	800640a <USB_HC_StartXfer+0x136>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 80063a2:	68bb      	ldr	r3, [r7, #8]
 80063a4:	6a1a      	ldr	r2, [r3, #32]
 80063a6:	68bb      	ldr	r3, [r7, #8]
 80063a8:	61da      	str	r2, [r3, #28]
 80063aa:	e02e      	b.n	800640a <USB_HC_StartXfer+0x136>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 80063ac:	68bb      	ldr	r3, [r7, #8]
 80063ae:	6a1b      	ldr	r3, [r3, #32]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d018      	beq.n	80063e6 <USB_HC_StartXfer+0x112>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 80063b4:	68bb      	ldr	r3, [r7, #8]
 80063b6:	6a1b      	ldr	r3, [r3, #32]
 80063b8:	68ba      	ldr	r2, [r7, #8]
 80063ba:	8a92      	ldrh	r2, [r2, #20]
 80063bc:	4413      	add	r3, r2
 80063be:	3b01      	subs	r3, #1
 80063c0:	68ba      	ldr	r2, [r7, #8]
 80063c2:	8a92      	ldrh	r2, [r2, #20]
 80063c4:	fbb3 f3f2 	udiv	r3, r3, r2
 80063c8:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 80063ca:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80063cc:	8b7b      	ldrh	r3, [r7, #26]
 80063ce:	429a      	cmp	r2, r3
 80063d0:	d90b      	bls.n	80063ea <USB_HC_StartXfer+0x116>
      {
        num_packets = max_hc_pkt_count;
 80063d2:	8b7b      	ldrh	r3, [r7, #26]
 80063d4:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80063d6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80063d8:	68ba      	ldr	r2, [r7, #8]
 80063da:	8a92      	ldrh	r2, [r2, #20]
 80063dc:	fb03 f202 	mul.w	r2, r3, r2
 80063e0:	68bb      	ldr	r3, [r7, #8]
 80063e2:	61da      	str	r2, [r3, #28]
 80063e4:	e001      	b.n	80063ea <USB_HC_StartXfer+0x116>
      }
    }
    else
    {
      num_packets = 1U;
 80063e6:	2301      	movs	r3, #1
 80063e8:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 80063ea:	68bb      	ldr	r3, [r7, #8]
 80063ec:	78db      	ldrb	r3, [r3, #3]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d007      	beq.n	8006402 <USB_HC_StartXfer+0x12e>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80063f2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80063f4:	68ba      	ldr	r2, [r7, #8]
 80063f6:	8a92      	ldrh	r2, [r2, #20]
 80063f8:	fb03 f202 	mul.w	r2, r3, r2
 80063fc:	68bb      	ldr	r3, [r7, #8]
 80063fe:	61da      	str	r2, [r3, #28]
 8006400:	e003      	b.n	800640a <USB_HC_StartXfer+0x136>
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8006402:	68bb      	ldr	r3, [r7, #8]
 8006404:	6a1a      	ldr	r2, [r3, #32]
 8006406:	68bb      	ldr	r3, [r7, #8]
 8006408:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	69db      	ldr	r3, [r3, #28]
 800640e:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006412:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006414:	04d9      	lsls	r1, r3, #19
 8006416:	4ba4      	ldr	r3, [pc, #656]	@ (80066a8 <USB_HC_StartXfer+0x3d4>)
 8006418:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800641a:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800641c:	68bb      	ldr	r3, [r7, #8]
 800641e:	7d9b      	ldrb	r3, [r3, #22]
 8006420:	075b      	lsls	r3, r3, #29
 8006422:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006426:	69f9      	ldr	r1, [r7, #28]
 8006428:	0148      	lsls	r0, r1, #5
 800642a:	6a39      	ldr	r1, [r7, #32]
 800642c:	4401      	add	r1, r0
 800642e:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006432:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006434:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8006436:	79fb      	ldrb	r3, [r7, #7]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d009      	beq.n	8006450 <USB_HC_StartXfer+0x17c>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800643c:	68bb      	ldr	r3, [r7, #8]
 800643e:	6999      	ldr	r1, [r3, #24]
 8006440:	69fb      	ldr	r3, [r7, #28]
 8006442:	015a      	lsls	r2, r3, #5
 8006444:	6a3b      	ldr	r3, [r7, #32]
 8006446:	4413      	add	r3, r2
 8006448:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800644c:	460a      	mov	r2, r1
 800644e:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8006450:	6a3b      	ldr	r3, [r7, #32]
 8006452:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006456:	689b      	ldr	r3, [r3, #8]
 8006458:	f003 0301 	and.w	r3, r3, #1
 800645c:	2b00      	cmp	r3, #0
 800645e:	bf0c      	ite	eq
 8006460:	2301      	moveq	r3, #1
 8006462:	2300      	movne	r3, #0
 8006464:	b2db      	uxtb	r3, r3
 8006466:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8006468:	69fb      	ldr	r3, [r7, #28]
 800646a:	015a      	lsls	r2, r3, #5
 800646c:	6a3b      	ldr	r3, [r7, #32]
 800646e:	4413      	add	r3, r2
 8006470:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	69fa      	ldr	r2, [r7, #28]
 8006478:	0151      	lsls	r1, r2, #5
 800647a:	6a3a      	ldr	r2, [r7, #32]
 800647c:	440a      	add	r2, r1
 800647e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006482:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006486:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8006488:	69fb      	ldr	r3, [r7, #28]
 800648a:	015a      	lsls	r2, r3, #5
 800648c:	6a3b      	ldr	r3, [r7, #32]
 800648e:	4413      	add	r3, r2
 8006490:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006494:	681a      	ldr	r2, [r3, #0]
 8006496:	7e7b      	ldrb	r3, [r7, #25]
 8006498:	075b      	lsls	r3, r3, #29
 800649a:	69f9      	ldr	r1, [r7, #28]
 800649c:	0148      	lsls	r0, r1, #5
 800649e:	6a39      	ldr	r1, [r7, #32]
 80064a0:	4401      	add	r1, r0
 80064a2:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 80064a6:	4313      	orrs	r3, r2
 80064a8:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 80064aa:	68bb      	ldr	r3, [r7, #8]
 80064ac:	799b      	ldrb	r3, [r3, #6]
 80064ae:	2b01      	cmp	r3, #1
 80064b0:	f040 80c4 	bne.w	800663c <USB_HC_StartXfer+0x368>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80064b4:	68bb      	ldr	r3, [r7, #8]
 80064b6:	7c5b      	ldrb	r3, [r3, #17]
 80064b8:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 80064ba:	68ba      	ldr	r2, [r7, #8]
 80064bc:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80064be:	4313      	orrs	r3, r2
 80064c0:	69fa      	ldr	r2, [r7, #28]
 80064c2:	0151      	lsls	r1, r2, #5
 80064c4:	6a3a      	ldr	r2, [r7, #32]
 80064c6:	440a      	add	r2, r1
 80064c8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 80064cc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80064d0:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 80064d2:	69fb      	ldr	r3, [r7, #28]
 80064d4:	015a      	lsls	r2, r3, #5
 80064d6:	6a3b      	ldr	r3, [r7, #32]
 80064d8:	4413      	add	r3, r2
 80064da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80064de:	68db      	ldr	r3, [r3, #12]
 80064e0:	69fa      	ldr	r2, [r7, #28]
 80064e2:	0151      	lsls	r1, r2, #5
 80064e4:	6a3a      	ldr	r2, [r7, #32]
 80064e6:	440a      	add	r2, r1
 80064e8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80064ec:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80064f0:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 80064f2:	68bb      	ldr	r3, [r7, #8]
 80064f4:	79db      	ldrb	r3, [r3, #7]
 80064f6:	2b01      	cmp	r3, #1
 80064f8:	d123      	bne.n	8006542 <USB_HC_StartXfer+0x26e>
 80064fa:	68bb      	ldr	r3, [r7, #8]
 80064fc:	78db      	ldrb	r3, [r3, #3]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d11f      	bne.n	8006542 <USB_HC_StartXfer+0x26e>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8006502:	69fb      	ldr	r3, [r7, #28]
 8006504:	015a      	lsls	r2, r3, #5
 8006506:	6a3b      	ldr	r3, [r7, #32]
 8006508:	4413      	add	r3, r2
 800650a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800650e:	685b      	ldr	r3, [r3, #4]
 8006510:	69fa      	ldr	r2, [r7, #28]
 8006512:	0151      	lsls	r1, r2, #5
 8006514:	6a3a      	ldr	r2, [r7, #32]
 8006516:	440a      	add	r2, r1
 8006518:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800651c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006520:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8006522:	69fb      	ldr	r3, [r7, #28]
 8006524:	015a      	lsls	r2, r3, #5
 8006526:	6a3b      	ldr	r3, [r7, #32]
 8006528:	4413      	add	r3, r2
 800652a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800652e:	68db      	ldr	r3, [r3, #12]
 8006530:	69fa      	ldr	r2, [r7, #28]
 8006532:	0151      	lsls	r1, r2, #5
 8006534:	6a3a      	ldr	r2, [r7, #32]
 8006536:	440a      	add	r2, r1
 8006538:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800653c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006540:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8006542:	68bb      	ldr	r3, [r7, #8]
 8006544:	7c9b      	ldrb	r3, [r3, #18]
 8006546:	2b01      	cmp	r3, #1
 8006548:	d003      	beq.n	8006552 <USB_HC_StartXfer+0x27e>
 800654a:	68bb      	ldr	r3, [r7, #8]
 800654c:	7c9b      	ldrb	r3, [r3, #18]
 800654e:	2b03      	cmp	r3, #3
 8006550:	d117      	bne.n	8006582 <USB_HC_StartXfer+0x2ae>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8006552:	68bb      	ldr	r3, [r7, #8]
 8006554:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8006556:	2b01      	cmp	r3, #1
 8006558:	d113      	bne.n	8006582 <USB_HC_StartXfer+0x2ae>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800655a:	68bb      	ldr	r3, [r7, #8]
 800655c:	78db      	ldrb	r3, [r3, #3]
 800655e:	2b01      	cmp	r3, #1
 8006560:	d10f      	bne.n	8006582 <USB_HC_StartXfer+0x2ae>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8006562:	69fb      	ldr	r3, [r7, #28]
 8006564:	015a      	lsls	r2, r3, #5
 8006566:	6a3b      	ldr	r3, [r7, #32]
 8006568:	4413      	add	r3, r2
 800656a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800656e:	685b      	ldr	r3, [r3, #4]
 8006570:	69fa      	ldr	r2, [r7, #28]
 8006572:	0151      	lsls	r1, r2, #5
 8006574:	6a3a      	ldr	r2, [r7, #32]
 8006576:	440a      	add	r2, r1
 8006578:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800657c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006580:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8006582:	68bb      	ldr	r3, [r7, #8]
 8006584:	7c9b      	ldrb	r3, [r3, #18]
 8006586:	2b01      	cmp	r3, #1
 8006588:	d163      	bne.n	8006652 <USB_HC_StartXfer+0x37e>
 800658a:	68bb      	ldr	r3, [r7, #8]
 800658c:	78db      	ldrb	r3, [r3, #3]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d15f      	bne.n	8006652 <USB_HC_StartXfer+0x37e>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8006592:	68bb      	ldr	r3, [r7, #8]
 8006594:	68db      	ldr	r3, [r3, #12]
 8006596:	3b01      	subs	r3, #1
 8006598:	2b03      	cmp	r3, #3
 800659a:	d859      	bhi.n	8006650 <USB_HC_StartXfer+0x37c>
 800659c:	a201      	add	r2, pc, #4	@ (adr r2, 80065a4 <USB_HC_StartXfer+0x2d0>)
 800659e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065a2:	bf00      	nop
 80065a4:	080065b5 	.word	0x080065b5
 80065a8:	080065d7 	.word	0x080065d7
 80065ac:	080065f9 	.word	0x080065f9
 80065b0:	0800661b 	.word	0x0800661b
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 80065b4:	69fb      	ldr	r3, [r7, #28]
 80065b6:	015a      	lsls	r2, r3, #5
 80065b8:	6a3b      	ldr	r3, [r7, #32]
 80065ba:	4413      	add	r3, r2
 80065bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80065c0:	685b      	ldr	r3, [r3, #4]
 80065c2:	69fa      	ldr	r2, [r7, #28]
 80065c4:	0151      	lsls	r1, r2, #5
 80065c6:	6a3a      	ldr	r2, [r7, #32]
 80065c8:	440a      	add	r2, r1
 80065ca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80065ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80065d2:	6053      	str	r3, [r2, #4]
          break;
 80065d4:	e03d      	b.n	8006652 <USB_HC_StartXfer+0x37e>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 80065d6:	69fb      	ldr	r3, [r7, #28]
 80065d8:	015a      	lsls	r2, r3, #5
 80065da:	6a3b      	ldr	r3, [r7, #32]
 80065dc:	4413      	add	r3, r2
 80065de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80065e2:	685b      	ldr	r3, [r3, #4]
 80065e4:	69fa      	ldr	r2, [r7, #28]
 80065e6:	0151      	lsls	r1, r2, #5
 80065e8:	6a3a      	ldr	r2, [r7, #32]
 80065ea:	440a      	add	r2, r1
 80065ec:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80065f0:	f043 030e 	orr.w	r3, r3, #14
 80065f4:	6053      	str	r3, [r2, #4]
          break;
 80065f6:	e02c      	b.n	8006652 <USB_HC_StartXfer+0x37e>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 80065f8:	69fb      	ldr	r3, [r7, #28]
 80065fa:	015a      	lsls	r2, r3, #5
 80065fc:	6a3b      	ldr	r3, [r7, #32]
 80065fe:	4413      	add	r3, r2
 8006600:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006604:	685b      	ldr	r3, [r3, #4]
 8006606:	69fa      	ldr	r2, [r7, #28]
 8006608:	0151      	lsls	r1, r2, #5
 800660a:	6a3a      	ldr	r2, [r7, #32]
 800660c:	440a      	add	r2, r1
 800660e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006612:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006616:	6053      	str	r3, [r2, #4]
          break;
 8006618:	e01b      	b.n	8006652 <USB_HC_StartXfer+0x37e>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 800661a:	69fb      	ldr	r3, [r7, #28]
 800661c:	015a      	lsls	r2, r3, #5
 800661e:	6a3b      	ldr	r3, [r7, #32]
 8006620:	4413      	add	r3, r2
 8006622:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	69fa      	ldr	r2, [r7, #28]
 800662a:	0151      	lsls	r1, r2, #5
 800662c:	6a3a      	ldr	r2, [r7, #32]
 800662e:	440a      	add	r2, r1
 8006630:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006634:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006638:	6053      	str	r3, [r2, #4]
          break;
 800663a:	e00a      	b.n	8006652 <USB_HC_StartXfer+0x37e>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800663c:	69fb      	ldr	r3, [r7, #28]
 800663e:	015a      	lsls	r2, r3, #5
 8006640:	6a3b      	ldr	r3, [r7, #32]
 8006642:	4413      	add	r3, r2
 8006644:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006648:	461a      	mov	r2, r3
 800664a:	2300      	movs	r3, #0
 800664c:	6053      	str	r3, [r2, #4]
 800664e:	e000      	b.n	8006652 <USB_HC_StartXfer+0x37e>
          break;
 8006650:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006652:	69fb      	ldr	r3, [r7, #28]
 8006654:	015a      	lsls	r2, r3, #5
 8006656:	6a3b      	ldr	r3, [r7, #32]
 8006658:	4413      	add	r3, r2
 800665a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006662:	693b      	ldr	r3, [r7, #16]
 8006664:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006668:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800666a:	68bb      	ldr	r3, [r7, #8]
 800666c:	78db      	ldrb	r3, [r3, #3]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d004      	beq.n	800667c <USB_HC_StartXfer+0x3a8>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8006672:	693b      	ldr	r3, [r7, #16]
 8006674:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006678:	613b      	str	r3, [r7, #16]
 800667a:	e003      	b.n	8006684 <USB_HC_StartXfer+0x3b0>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800667c:	693b      	ldr	r3, [r7, #16]
 800667e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006682:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006684:	693b      	ldr	r3, [r7, #16]
 8006686:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800668a:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800668c:	69fb      	ldr	r3, [r7, #28]
 800668e:	015a      	lsls	r2, r3, #5
 8006690:	6a3b      	ldr	r3, [r7, #32]
 8006692:	4413      	add	r3, r2
 8006694:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006698:	461a      	mov	r2, r3
 800669a:	693b      	ldr	r3, [r7, #16]
 800669c:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800669e:	79fb      	ldrb	r3, [r7, #7]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d003      	beq.n	80066ac <USB_HC_StartXfer+0x3d8>
  {
    return HAL_OK;
 80066a4:	2300      	movs	r3, #0
 80066a6:	e055      	b.n	8006754 <USB_HC_StartXfer+0x480>
 80066a8:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 80066ac:	68bb      	ldr	r3, [r7, #8]
 80066ae:	78db      	ldrb	r3, [r3, #3]
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d14e      	bne.n	8006752 <USB_HC_StartXfer+0x47e>
 80066b4:	68bb      	ldr	r3, [r7, #8]
 80066b6:	6a1b      	ldr	r3, [r3, #32]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d04a      	beq.n	8006752 <USB_HC_StartXfer+0x47e>
 80066bc:	68bb      	ldr	r3, [r7, #8]
 80066be:	79db      	ldrb	r3, [r3, #7]
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d146      	bne.n	8006752 <USB_HC_StartXfer+0x47e>
  {
    switch (hc->ep_type)
 80066c4:	68bb      	ldr	r3, [r7, #8]
 80066c6:	7c9b      	ldrb	r3, [r3, #18]
 80066c8:	2b03      	cmp	r3, #3
 80066ca:	d831      	bhi.n	8006730 <USB_HC_StartXfer+0x45c>
 80066cc:	a201      	add	r2, pc, #4	@ (adr r2, 80066d4 <USB_HC_StartXfer+0x400>)
 80066ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066d2:	bf00      	nop
 80066d4:	080066e5 	.word	0x080066e5
 80066d8:	08006709 	.word	0x08006709
 80066dc:	080066e5 	.word	0x080066e5
 80066e0:	08006709 	.word	0x08006709
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80066e4:	68bb      	ldr	r3, [r7, #8]
 80066e6:	6a1b      	ldr	r3, [r3, #32]
 80066e8:	3303      	adds	r3, #3
 80066ea:	089b      	lsrs	r3, r3, #2
 80066ec:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80066ee:	8afa      	ldrh	r2, [r7, #22]
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066f4:	b29b      	uxth	r3, r3
 80066f6:	429a      	cmp	r2, r3
 80066f8:	d91c      	bls.n	8006734 <USB_HC_StartXfer+0x460>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	699b      	ldr	r3, [r3, #24]
 80066fe:	f043 0220 	orr.w	r2, r3, #32
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	619a      	str	r2, [r3, #24]
        }
        break;
 8006706:	e015      	b.n	8006734 <USB_HC_StartXfer+0x460>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006708:	68bb      	ldr	r3, [r7, #8]
 800670a:	6a1b      	ldr	r3, [r3, #32]
 800670c:	3303      	adds	r3, #3
 800670e:	089b      	lsrs	r3, r3, #2
 8006710:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8006712:	8afa      	ldrh	r2, [r7, #22]
 8006714:	6a3b      	ldr	r3, [r7, #32]
 8006716:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800671a:	691b      	ldr	r3, [r3, #16]
 800671c:	b29b      	uxth	r3, r3
 800671e:	429a      	cmp	r2, r3
 8006720:	d90a      	bls.n	8006738 <USB_HC_StartXfer+0x464>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	699b      	ldr	r3, [r3, #24]
 8006726:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	619a      	str	r2, [r3, #24]
        }
        break;
 800672e:	e003      	b.n	8006738 <USB_HC_StartXfer+0x464>

      default:
        break;
 8006730:	bf00      	nop
 8006732:	e002      	b.n	800673a <USB_HC_StartXfer+0x466>
        break;
 8006734:	bf00      	nop
 8006736:	e000      	b.n	800673a <USB_HC_StartXfer+0x466>
        break;
 8006738:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800673a:	68bb      	ldr	r3, [r7, #8]
 800673c:	6999      	ldr	r1, [r3, #24]
 800673e:	68bb      	ldr	r3, [r7, #8]
 8006740:	785a      	ldrb	r2, [r3, #1]
 8006742:	68bb      	ldr	r3, [r7, #8]
 8006744:	6a1b      	ldr	r3, [r3, #32]
 8006746:	b29b      	uxth	r3, r3
 8006748:	2000      	movs	r0, #0
 800674a:	9000      	str	r0, [sp, #0]
 800674c:	68f8      	ldr	r0, [r7, #12]
 800674e:	f7ff fa4f 	bl	8005bf0 <USB_WritePacket>
  }

  return HAL_OK;
 8006752:	2300      	movs	r3, #0
}
 8006754:	4618      	mov	r0, r3
 8006756:	3728      	adds	r7, #40	@ 0x28
 8006758:	46bd      	mov	sp, r7
 800675a:	bd80      	pop	{r7, pc}

0800675c <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800675c:	b480      	push	{r7}
 800675e:	b085      	sub	sp, #20
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800676e:	695b      	ldr	r3, [r3, #20]
 8006770:	b29b      	uxth	r3, r3
}
 8006772:	4618      	mov	r0, r3
 8006774:	3714      	adds	r7, #20
 8006776:	46bd      	mov	sp, r7
 8006778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677c:	4770      	bx	lr

0800677e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800677e:	b480      	push	{r7}
 8006780:	b089      	sub	sp, #36	@ 0x24
 8006782:	af00      	add	r7, sp, #0
 8006784:	6078      	str	r0, [r7, #4]
 8006786:	460b      	mov	r3, r1
 8006788:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800678e:	78fb      	ldrb	r3, [r7, #3]
 8006790:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8006792:	2300      	movs	r3, #0
 8006794:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8006796:	69bb      	ldr	r3, [r7, #24]
 8006798:	015a      	lsls	r2, r3, #5
 800679a:	69fb      	ldr	r3, [r7, #28]
 800679c:	4413      	add	r3, r2
 800679e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	0c9b      	lsrs	r3, r3, #18
 80067a6:	f003 0303 	and.w	r3, r3, #3
 80067aa:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 80067ac:	69bb      	ldr	r3, [r7, #24]
 80067ae:	015a      	lsls	r2, r3, #5
 80067b0:	69fb      	ldr	r3, [r7, #28]
 80067b2:	4413      	add	r3, r2
 80067b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	0fdb      	lsrs	r3, r3, #31
 80067bc:	f003 0301 	and.w	r3, r3, #1
 80067c0:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 80067c2:	69bb      	ldr	r3, [r7, #24]
 80067c4:	015a      	lsls	r2, r3, #5
 80067c6:	69fb      	ldr	r3, [r7, #28]
 80067c8:	4413      	add	r3, r2
 80067ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80067ce:	685b      	ldr	r3, [r3, #4]
 80067d0:	0fdb      	lsrs	r3, r3, #31
 80067d2:	f003 0301 	and.w	r3, r3, #1
 80067d6:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	689b      	ldr	r3, [r3, #8]
 80067dc:	f003 0320 	and.w	r3, r3, #32
 80067e0:	2b20      	cmp	r3, #32
 80067e2:	d10d      	bne.n	8006800 <USB_HC_Halt+0x82>
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d10a      	bne.n	8006800 <USB_HC_Halt+0x82>
 80067ea:	693b      	ldr	r3, [r7, #16]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d005      	beq.n	80067fc <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 80067f0:	697b      	ldr	r3, [r7, #20]
 80067f2:	2b01      	cmp	r3, #1
 80067f4:	d002      	beq.n	80067fc <USB_HC_Halt+0x7e>
 80067f6:	697b      	ldr	r3, [r7, #20]
 80067f8:	2b03      	cmp	r3, #3
 80067fa:	d101      	bne.n	8006800 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 80067fc:	2300      	movs	r3, #0
 80067fe:	e0d8      	b.n	80069b2 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8006800:	697b      	ldr	r3, [r7, #20]
 8006802:	2b00      	cmp	r3, #0
 8006804:	d002      	beq.n	800680c <USB_HC_Halt+0x8e>
 8006806:	697b      	ldr	r3, [r7, #20]
 8006808:	2b02      	cmp	r3, #2
 800680a:	d173      	bne.n	80068f4 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800680c:	69bb      	ldr	r3, [r7, #24]
 800680e:	015a      	lsls	r2, r3, #5
 8006810:	69fb      	ldr	r3, [r7, #28]
 8006812:	4413      	add	r3, r2
 8006814:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	69ba      	ldr	r2, [r7, #24]
 800681c:	0151      	lsls	r1, r2, #5
 800681e:	69fa      	ldr	r2, [r7, #28]
 8006820:	440a      	add	r2, r1
 8006822:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006826:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800682a:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	689b      	ldr	r3, [r3, #8]
 8006830:	f003 0320 	and.w	r3, r3, #32
 8006834:	2b00      	cmp	r3, #0
 8006836:	d14a      	bne.n	80068ce <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800683c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006840:	2b00      	cmp	r3, #0
 8006842:	d133      	bne.n	80068ac <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006844:	69bb      	ldr	r3, [r7, #24]
 8006846:	015a      	lsls	r2, r3, #5
 8006848:	69fb      	ldr	r3, [r7, #28]
 800684a:	4413      	add	r3, r2
 800684c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	69ba      	ldr	r2, [r7, #24]
 8006854:	0151      	lsls	r1, r2, #5
 8006856:	69fa      	ldr	r2, [r7, #28]
 8006858:	440a      	add	r2, r1
 800685a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800685e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006862:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006864:	69bb      	ldr	r3, [r7, #24]
 8006866:	015a      	lsls	r2, r3, #5
 8006868:	69fb      	ldr	r3, [r7, #28]
 800686a:	4413      	add	r3, r2
 800686c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	69ba      	ldr	r2, [r7, #24]
 8006874:	0151      	lsls	r1, r2, #5
 8006876:	69fa      	ldr	r2, [r7, #28]
 8006878:	440a      	add	r2, r1
 800687a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800687e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006882:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8006884:	68bb      	ldr	r3, [r7, #8]
 8006886:	3301      	adds	r3, #1
 8006888:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800688a:	68bb      	ldr	r3, [r7, #8]
 800688c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006890:	d82e      	bhi.n	80068f0 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006892:	69bb      	ldr	r3, [r7, #24]
 8006894:	015a      	lsls	r2, r3, #5
 8006896:	69fb      	ldr	r3, [r7, #28]
 8006898:	4413      	add	r3, r2
 800689a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80068a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80068a8:	d0ec      	beq.n	8006884 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80068aa:	e081      	b.n	80069b0 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80068ac:	69bb      	ldr	r3, [r7, #24]
 80068ae:	015a      	lsls	r2, r3, #5
 80068b0:	69fb      	ldr	r3, [r7, #28]
 80068b2:	4413      	add	r3, r2
 80068b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	69ba      	ldr	r2, [r7, #24]
 80068bc:	0151      	lsls	r1, r2, #5
 80068be:	69fa      	ldr	r2, [r7, #28]
 80068c0:	440a      	add	r2, r1
 80068c2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80068c6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80068ca:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80068cc:	e070      	b.n	80069b0 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80068ce:	69bb      	ldr	r3, [r7, #24]
 80068d0:	015a      	lsls	r2, r3, #5
 80068d2:	69fb      	ldr	r3, [r7, #28]
 80068d4:	4413      	add	r3, r2
 80068d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	69ba      	ldr	r2, [r7, #24]
 80068de:	0151      	lsls	r1, r2, #5
 80068e0:	69fa      	ldr	r2, [r7, #28]
 80068e2:	440a      	add	r2, r1
 80068e4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80068e8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80068ec:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80068ee:	e05f      	b.n	80069b0 <USB_HC_Halt+0x232>
            break;
 80068f0:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80068f2:	e05d      	b.n	80069b0 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80068f4:	69bb      	ldr	r3, [r7, #24]
 80068f6:	015a      	lsls	r2, r3, #5
 80068f8:	69fb      	ldr	r3, [r7, #28]
 80068fa:	4413      	add	r3, r2
 80068fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	69ba      	ldr	r2, [r7, #24]
 8006904:	0151      	lsls	r1, r2, #5
 8006906:	69fa      	ldr	r2, [r7, #28]
 8006908:	440a      	add	r2, r1
 800690a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800690e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006912:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8006914:	69fb      	ldr	r3, [r7, #28]
 8006916:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800691a:	691b      	ldr	r3, [r3, #16]
 800691c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006920:	2b00      	cmp	r3, #0
 8006922:	d133      	bne.n	800698c <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006924:	69bb      	ldr	r3, [r7, #24]
 8006926:	015a      	lsls	r2, r3, #5
 8006928:	69fb      	ldr	r3, [r7, #28]
 800692a:	4413      	add	r3, r2
 800692c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	69ba      	ldr	r2, [r7, #24]
 8006934:	0151      	lsls	r1, r2, #5
 8006936:	69fa      	ldr	r2, [r7, #28]
 8006938:	440a      	add	r2, r1
 800693a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800693e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006942:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006944:	69bb      	ldr	r3, [r7, #24]
 8006946:	015a      	lsls	r2, r3, #5
 8006948:	69fb      	ldr	r3, [r7, #28]
 800694a:	4413      	add	r3, r2
 800694c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	69ba      	ldr	r2, [r7, #24]
 8006954:	0151      	lsls	r1, r2, #5
 8006956:	69fa      	ldr	r2, [r7, #28]
 8006958:	440a      	add	r2, r1
 800695a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800695e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006962:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8006964:	68bb      	ldr	r3, [r7, #8]
 8006966:	3301      	adds	r3, #1
 8006968:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800696a:	68bb      	ldr	r3, [r7, #8]
 800696c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006970:	d81d      	bhi.n	80069ae <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006972:	69bb      	ldr	r3, [r7, #24]
 8006974:	015a      	lsls	r2, r3, #5
 8006976:	69fb      	ldr	r3, [r7, #28]
 8006978:	4413      	add	r3, r2
 800697a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006984:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006988:	d0ec      	beq.n	8006964 <USB_HC_Halt+0x1e6>
 800698a:	e011      	b.n	80069b0 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800698c:	69bb      	ldr	r3, [r7, #24]
 800698e:	015a      	lsls	r2, r3, #5
 8006990:	69fb      	ldr	r3, [r7, #28]
 8006992:	4413      	add	r3, r2
 8006994:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	69ba      	ldr	r2, [r7, #24]
 800699c:	0151      	lsls	r1, r2, #5
 800699e:	69fa      	ldr	r2, [r7, #28]
 80069a0:	440a      	add	r2, r1
 80069a2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80069a6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80069aa:	6013      	str	r3, [r2, #0]
 80069ac:	e000      	b.n	80069b0 <USB_HC_Halt+0x232>
          break;
 80069ae:	bf00      	nop
    }
  }

  return HAL_OK;
 80069b0:	2300      	movs	r3, #0
}
 80069b2:	4618      	mov	r0, r3
 80069b4:	3724      	adds	r7, #36	@ 0x24
 80069b6:	46bd      	mov	sp, r7
 80069b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069bc:	4770      	bx	lr

080069be <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80069be:	b580      	push	{r7, lr}
 80069c0:	b088      	sub	sp, #32
 80069c2:	af00      	add	r7, sp, #0
 80069c4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80069c6:	2300      	movs	r3, #0
 80069c8:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 80069ce:	2300      	movs	r3, #0
 80069d0:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80069d2:	6878      	ldr	r0, [r7, #4]
 80069d4:	f7ff f84f 	bl	8005a76 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80069d8:	2110      	movs	r1, #16
 80069da:	6878      	ldr	r0, [r7, #4]
 80069dc:	f7ff f8a8 	bl	8005b30 <USB_FlushTxFifo>
 80069e0:	4603      	mov	r3, r0
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d001      	beq.n	80069ea <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 80069e6:	2301      	movs	r3, #1
 80069e8:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80069ea:	6878      	ldr	r0, [r7, #4]
 80069ec:	f7ff f8d2 	bl	8005b94 <USB_FlushRxFifo>
 80069f0:	4603      	mov	r3, r0
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d001      	beq.n	80069fa <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 80069f6:	2301      	movs	r3, #1
 80069f8:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80069fa:	2300      	movs	r3, #0
 80069fc:	61bb      	str	r3, [r7, #24]
 80069fe:	e01f      	b.n	8006a40 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8006a00:	69bb      	ldr	r3, [r7, #24]
 8006a02:	015a      	lsls	r2, r3, #5
 8006a04:	697b      	ldr	r3, [r7, #20]
 8006a06:	4413      	add	r3, r2
 8006a08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8006a10:	693b      	ldr	r3, [r7, #16]
 8006a12:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006a16:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8006a18:	693b      	ldr	r3, [r7, #16]
 8006a1a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006a1e:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8006a20:	693b      	ldr	r3, [r7, #16]
 8006a22:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006a26:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8006a28:	69bb      	ldr	r3, [r7, #24]
 8006a2a:	015a      	lsls	r2, r3, #5
 8006a2c:	697b      	ldr	r3, [r7, #20]
 8006a2e:	4413      	add	r3, r2
 8006a30:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a34:	461a      	mov	r2, r3
 8006a36:	693b      	ldr	r3, [r7, #16]
 8006a38:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8006a3a:	69bb      	ldr	r3, [r7, #24]
 8006a3c:	3301      	adds	r3, #1
 8006a3e:	61bb      	str	r3, [r7, #24]
 8006a40:	69bb      	ldr	r3, [r7, #24]
 8006a42:	2b0f      	cmp	r3, #15
 8006a44:	d9dc      	bls.n	8006a00 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8006a46:	2300      	movs	r3, #0
 8006a48:	61bb      	str	r3, [r7, #24]
 8006a4a:	e034      	b.n	8006ab6 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8006a4c:	69bb      	ldr	r3, [r7, #24]
 8006a4e:	015a      	lsls	r2, r3, #5
 8006a50:	697b      	ldr	r3, [r7, #20]
 8006a52:	4413      	add	r3, r2
 8006a54:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8006a5c:	693b      	ldr	r3, [r7, #16]
 8006a5e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006a62:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8006a64:	693b      	ldr	r3, [r7, #16]
 8006a66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006a6a:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8006a6c:	693b      	ldr	r3, [r7, #16]
 8006a6e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006a72:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8006a74:	69bb      	ldr	r3, [r7, #24]
 8006a76:	015a      	lsls	r2, r3, #5
 8006a78:	697b      	ldr	r3, [r7, #20]
 8006a7a:	4413      	add	r3, r2
 8006a7c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a80:	461a      	mov	r2, r3
 8006a82:	693b      	ldr	r3, [r7, #16]
 8006a84:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	3301      	adds	r3, #1
 8006a8a:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006a92:	d80c      	bhi.n	8006aae <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006a94:	69bb      	ldr	r3, [r7, #24]
 8006a96:	015a      	lsls	r2, r3, #5
 8006a98:	697b      	ldr	r3, [r7, #20]
 8006a9a:	4413      	add	r3, r2
 8006a9c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006aa6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006aaa:	d0ec      	beq.n	8006a86 <USB_StopHost+0xc8>
 8006aac:	e000      	b.n	8006ab0 <USB_StopHost+0xf2>
        break;
 8006aae:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8006ab0:	69bb      	ldr	r3, [r7, #24]
 8006ab2:	3301      	adds	r3, #1
 8006ab4:	61bb      	str	r3, [r7, #24]
 8006ab6:	69bb      	ldr	r3, [r7, #24]
 8006ab8:	2b0f      	cmp	r3, #15
 8006aba:	d9c7      	bls.n	8006a4c <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8006abc:	697b      	ldr	r3, [r7, #20]
 8006abe:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006ac2:	461a      	mov	r2, r3
 8006ac4:	f04f 33ff 	mov.w	r3, #4294967295
 8006ac8:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	f04f 32ff 	mov.w	r2, #4294967295
 8006ad0:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8006ad2:	6878      	ldr	r0, [r7, #4]
 8006ad4:	f7fe ffbe 	bl	8005a54 <USB_EnableGlobalInt>

  return ret;
 8006ad8:	7ffb      	ldrb	r3, [r7, #31]
}
 8006ada:	4618      	mov	r0, r3
 8006adc:	3720      	adds	r7, #32
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	bd80      	pop	{r7, pc}
	...

08006ae4 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8006ae4:	b480      	push	{r7}
 8006ae6:	b083      	sub	sp, #12
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8006aec:	4a04      	ldr	r2, [pc, #16]	@ (8006b00 <LL_SetSystemCoreClock+0x1c>)
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	6013      	str	r3, [r2, #0]
}
 8006af2:	bf00      	nop
 8006af4:	370c      	adds	r7, #12
 8006af6:	46bd      	mov	sp, r7
 8006af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afc:	4770      	bx	lr
 8006afe:	bf00      	nop
 8006b00:	20000008 	.word	0x20000008

08006b04 <USBH_HID_InterfaceInit>:
  *         The function init the HID class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HID_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8006b04:	b590      	push	{r4, r7, lr}
 8006b06:	b08b      	sub	sp, #44	@ 0x2c
 8006b08:	af04      	add	r7, sp, #16
 8006b0a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  HID_HandleTypeDef *HID_Handle;
  uint16_t ep_mps;
  uint8_t max_ep;
  uint8_t num = 0U;
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	75fb      	strb	r3, [r7, #23]
  uint8_t interface;

  interface = USBH_FindInterface(phost, phost->pActiveClass->ClassCode, HID_BOOT_CODE, 0xFFU);
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006b16:	7919      	ldrb	r1, [r3, #4]
 8006b18:	23ff      	movs	r3, #255	@ 0xff
 8006b1a:	2201      	movs	r2, #1
 8006b1c:	6878      	ldr	r0, [r7, #4]
 8006b1e:	f000 ffc0 	bl	8007aa2 <USBH_FindInterface>
 8006b22:	4603      	mov	r3, r0
 8006b24:	75bb      	strb	r3, [r7, #22]

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8006b26:	7dbb      	ldrb	r3, [r7, #22]
 8006b28:	2bff      	cmp	r3, #255	@ 0xff
 8006b2a:	d002      	beq.n	8006b32 <USBH_HID_InterfaceInit+0x2e>
 8006b2c:	7dbb      	ldrb	r3, [r7, #22]
 8006b2e:	2b01      	cmp	r3, #1
 8006b30:	d901      	bls.n	8006b36 <USBH_HID_InterfaceInit+0x32>
  {
    USBH_DbgLog("Cannot Find the interface for %s class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8006b32:	2302      	movs	r3, #2
 8006b34:	e122      	b.n	8006d7c <USBH_HID_InterfaceInit+0x278>
  }

  status = USBH_SelectInterface(phost, interface);
 8006b36:	7dbb      	ldrb	r3, [r7, #22]
 8006b38:	4619      	mov	r1, r3
 8006b3a:	6878      	ldr	r0, [r7, #4]
 8006b3c:	f000 ff95 	bl	8007a6a <USBH_SelectInterface>
 8006b40:	4603      	mov	r3, r0
 8006b42:	757b      	strb	r3, [r7, #21]

  if (status != USBH_OK)
 8006b44:	7d7b      	ldrb	r3, [r7, #21]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d001      	beq.n	8006b4e <USBH_HID_InterfaceInit+0x4a>
  {
    return USBH_FAIL;
 8006b4a:	2302      	movs	r3, #2
 8006b4c:	e116      	b.n	8006d7c <USBH_HID_InterfaceInit+0x278>
  }

  phost->pActiveClass->pData = (HID_HandleTypeDef *)USBH_malloc(sizeof(HID_HandleTypeDef));
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8006b54:	2034      	movs	r0, #52	@ 0x34
 8006b56:	f001 fe57 	bl	8008808 <malloc>
 8006b5a:	4603      	mov	r3, r0
 8006b5c:	61e3      	str	r3, [r4, #28]
  HID_Handle = (HID_HandleTypeDef *) phost->pActiveClass->pData;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006b64:	69db      	ldr	r3, [r3, #28]
 8006b66:	613b      	str	r3, [r7, #16]

  if (HID_Handle == NULL)
 8006b68:	693b      	ldr	r3, [r7, #16]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d101      	bne.n	8006b72 <USBH_HID_InterfaceInit+0x6e>
  {
    USBH_DbgLog("Cannot allocate memory for HID Handle");
    return USBH_FAIL;
 8006b6e:	2302      	movs	r3, #2
 8006b70:	e104      	b.n	8006d7c <USBH_HID_InterfaceInit+0x278>
  }

  /* Initialize hid handler */
  (void)USBH_memset(HID_Handle, 0, sizeof(HID_HandleTypeDef));
 8006b72:	2234      	movs	r2, #52	@ 0x34
 8006b74:	2100      	movs	r1, #0
 8006b76:	6938      	ldr	r0, [r7, #16]
 8006b78:	f001 ff04 	bl	8008984 <memset>

  HID_Handle->state = USBH_HID_ERROR;
 8006b7c:	693b      	ldr	r3, [r7, #16]
 8006b7e:	2207      	movs	r2, #7
 8006b80:	709a      	strb	r2, [r3, #2]

  /*Decode Bootclass Protocol: Mouse or Keyboard*/
  if (phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol == HID_KEYBRD_BOOT_CODE)
 8006b82:	7dbb      	ldrb	r3, [r7, #22]
 8006b84:	687a      	ldr	r2, [r7, #4]
 8006b86:	211a      	movs	r1, #26
 8006b88:	fb01 f303 	mul.w	r3, r1, r3
 8006b8c:	4413      	add	r3, r2
 8006b8e:	f203 3349 	addw	r3, r3, #841	@ 0x349
 8006b92:	781b      	ldrb	r3, [r3, #0]
 8006b94:	2b01      	cmp	r3, #1
 8006b96:	d103      	bne.n	8006ba0 <USBH_HID_InterfaceInit+0x9c>
  {
    USBH_UsrLog("KeyBoard device found!");
    HID_Handle->Init = USBH_HID_KeybdInit;
 8006b98:	693b      	ldr	r3, [r7, #16]
 8006b9a:	4a7a      	ldr	r2, [pc, #488]	@ (8006d84 <USBH_HID_InterfaceInit+0x280>)
 8006b9c:	631a      	str	r2, [r3, #48]	@ 0x30
 8006b9e:	e010      	b.n	8006bc2 <USBH_HID_InterfaceInit+0xbe>
  }
  else if (phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol  == HID_MOUSE_BOOT_CODE)
 8006ba0:	7dbb      	ldrb	r3, [r7, #22]
 8006ba2:	687a      	ldr	r2, [r7, #4]
 8006ba4:	211a      	movs	r1, #26
 8006ba6:	fb01 f303 	mul.w	r3, r1, r3
 8006baa:	4413      	add	r3, r2
 8006bac:	f203 3349 	addw	r3, r3, #841	@ 0x349
 8006bb0:	781b      	ldrb	r3, [r3, #0]
 8006bb2:	2b02      	cmp	r3, #2
 8006bb4:	d103      	bne.n	8006bbe <USBH_HID_InterfaceInit+0xba>
  {
    USBH_UsrLog("Mouse device found!");
    HID_Handle->Init = USBH_HID_MouseInit;
 8006bb6:	693b      	ldr	r3, [r7, #16]
 8006bb8:	4a73      	ldr	r2, [pc, #460]	@ (8006d88 <USBH_HID_InterfaceInit+0x284>)
 8006bba:	631a      	str	r2, [r3, #48]	@ 0x30
 8006bbc:	e001      	b.n	8006bc2 <USBH_HID_InterfaceInit+0xbe>
  }
  else
  {
    USBH_UsrLog("Protocol not supported.");
    return USBH_FAIL;
 8006bbe:	2302      	movs	r3, #2
 8006bc0:	e0dc      	b.n	8006d7c <USBH_HID_InterfaceInit+0x278>
  }

  HID_Handle->state     = USBH_HID_INIT;
 8006bc2:	693b      	ldr	r3, [r7, #16]
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	709a      	strb	r2, [r3, #2]
  HID_Handle->ctl_state = USBH_HID_REQ_INIT;
 8006bc8:	693b      	ldr	r3, [r7, #16]
 8006bca:	2200      	movs	r2, #0
 8006bcc:	715a      	strb	r2, [r3, #5]
  HID_Handle->ep_addr   = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006bce:	7dbb      	ldrb	r3, [r7, #22]
 8006bd0:	687a      	ldr	r2, [r7, #4]
 8006bd2:	211a      	movs	r1, #26
 8006bd4:	fb01 f303 	mul.w	r3, r1, r3
 8006bd8:	4413      	add	r3, r2
 8006bda:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8006bde:	781a      	ldrb	r2, [r3, #0]
 8006be0:	693b      	ldr	r3, [r7, #16]
 8006be2:	769a      	strb	r2, [r3, #26]
  HID_Handle->length    = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006be4:	7dbb      	ldrb	r3, [r7, #22]
 8006be6:	687a      	ldr	r2, [r7, #4]
 8006be8:	211a      	movs	r1, #26
 8006bea:	fb01 f303 	mul.w	r3, r1, r3
 8006bee:	4413      	add	r3, r2
 8006bf0:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8006bf4:	881a      	ldrh	r2, [r3, #0]
 8006bf6:	693b      	ldr	r3, [r7, #16]
 8006bf8:	831a      	strh	r2, [r3, #24]
  HID_Handle->poll      = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bInterval;
 8006bfa:	7dbb      	ldrb	r3, [r7, #22]
 8006bfc:	687a      	ldr	r2, [r7, #4]
 8006bfe:	211a      	movs	r1, #26
 8006c00:	fb01 f303 	mul.w	r3, r1, r3
 8006c04:	4413      	add	r3, r2
 8006c06:	f203 3352 	addw	r3, r3, #850	@ 0x352
 8006c0a:	781b      	ldrb	r3, [r3, #0]
 8006c0c:	461a      	mov	r2, r3
 8006c0e:	693b      	ldr	r3, [r7, #16]
 8006c10:	839a      	strh	r2, [r3, #28]

  if (HID_Handle->poll < HID_MIN_POLL)
 8006c12:	693b      	ldr	r3, [r7, #16]
 8006c14:	8b9b      	ldrh	r3, [r3, #28]
 8006c16:	2b09      	cmp	r3, #9
 8006c18:	d802      	bhi.n	8006c20 <USBH_HID_InterfaceInit+0x11c>
  {
    HID_Handle->poll = HID_MIN_POLL;
 8006c1a:	693b      	ldr	r3, [r7, #16]
 8006c1c:	220a      	movs	r2, #10
 8006c1e:	839a      	strh	r2, [r3, #28]
  }

  /* Check of available number of endpoints */
  /* Find the number of EPs in the Interface Descriptor */
  /* Choose the lower number in order not to overrun the buffer allocated */
  max_ep = ((phost->device.CfgDesc.Itf_Desc[interface].bNumEndpoints <= USBH_MAX_NUM_ENDPOINTS) ?
 8006c20:	7dbb      	ldrb	r3, [r7, #22]
 8006c22:	687a      	ldr	r2, [r7, #4]
 8006c24:	211a      	movs	r1, #26
 8006c26:	fb01 f303 	mul.w	r3, r1, r3
 8006c2a:	4413      	add	r3, r2
 8006c2c:	f203 3346 	addw	r3, r3, #838	@ 0x346
 8006c30:	781b      	ldrb	r3, [r3, #0]
 8006c32:	2b02      	cmp	r3, #2
 8006c34:	bf28      	it	cs
 8006c36:	2302      	movcs	r3, #2
 8006c38:	73fb      	strb	r3, [r7, #15]
            phost->device.CfgDesc.Itf_Desc[interface].bNumEndpoints : USBH_MAX_NUM_ENDPOINTS);


  /* Decode endpoint IN and OUT address from interface descriptor */
  for (num = 0U; num < max_ep; num++)
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	75fb      	strb	r3, [r7, #23]
 8006c3e:	e097      	b.n	8006d70 <USBH_HID_InterfaceInit+0x26c>
  {
    if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[num].bEndpointAddress & 0x80U) != 0U)
 8006c40:	7dbb      	ldrb	r3, [r7, #22]
 8006c42:	7df9      	ldrb	r1, [r7, #23]
 8006c44:	687a      	ldr	r2, [r7, #4]
 8006c46:	3101      	adds	r1, #1
 8006c48:	00c9      	lsls	r1, r1, #3
 8006c4a:	201a      	movs	r0, #26
 8006c4c:	fb00 f303 	mul.w	r3, r0, r3
 8006c50:	440b      	add	r3, r1
 8006c52:	4413      	add	r3, r2
 8006c54:	f203 3346 	addw	r3, r3, #838	@ 0x346
 8006c58:	781b      	ldrb	r3, [r3, #0]
 8006c5a:	b25b      	sxtb	r3, r3
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	da42      	bge.n	8006ce6 <USBH_HID_InterfaceInit+0x1e2>
    {
      HID_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[num].bEndpointAddress);
 8006c60:	7dbb      	ldrb	r3, [r7, #22]
 8006c62:	7df9      	ldrb	r1, [r7, #23]
 8006c64:	687a      	ldr	r2, [r7, #4]
 8006c66:	3101      	adds	r1, #1
 8006c68:	00c9      	lsls	r1, r1, #3
 8006c6a:	201a      	movs	r0, #26
 8006c6c:	fb00 f303 	mul.w	r3, r0, r3
 8006c70:	440b      	add	r3, r1
 8006c72:	4413      	add	r3, r2
 8006c74:	f203 3346 	addw	r3, r3, #838	@ 0x346
 8006c78:	781a      	ldrb	r2, [r3, #0]
 8006c7a:	693b      	ldr	r3, [r7, #16]
 8006c7c:	711a      	strb	r2, [r3, #4]
      HID_Handle->InPipe = USBH_AllocPipe(phost, HID_Handle->InEp);
 8006c7e:	693b      	ldr	r3, [r7, #16]
 8006c80:	791b      	ldrb	r3, [r3, #4]
 8006c82:	4619      	mov	r1, r3
 8006c84:	6878      	ldr	r0, [r7, #4]
 8006c86:	f001 fac8 	bl	800821a <USBH_AllocPipe>
 8006c8a:	4603      	mov	r3, r0
 8006c8c:	461a      	mov	r2, r3
 8006c8e:	693b      	ldr	r3, [r7, #16]
 8006c90:	705a      	strb	r2, [r3, #1]
      ep_mps = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[num].wMaxPacketSize;
 8006c92:	7dbb      	ldrb	r3, [r7, #22]
 8006c94:	7df9      	ldrb	r1, [r7, #23]
 8006c96:	687a      	ldr	r2, [r7, #4]
 8006c98:	3101      	adds	r1, #1
 8006c9a:	00c9      	lsls	r1, r1, #3
 8006c9c:	201a      	movs	r0, #26
 8006c9e:	fb00 f303 	mul.w	r3, r0, r3
 8006ca2:	440b      	add	r3, r1
 8006ca4:	4413      	add	r3, r2
 8006ca6:	f503 7352 	add.w	r3, r3, #840	@ 0x348
 8006caa:	881b      	ldrh	r3, [r3, #0]
 8006cac:	81bb      	strh	r3, [r7, #12]

      /* Open pipe for IN endpoint */
      (void)USBH_OpenPipe(phost, HID_Handle->InPipe, HID_Handle->InEp, phost->device.address,
 8006cae:	693b      	ldr	r3, [r7, #16]
 8006cb0:	7859      	ldrb	r1, [r3, #1]
 8006cb2:	693b      	ldr	r3, [r7, #16]
 8006cb4:	7918      	ldrb	r0, [r3, #4]
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006cc2:	89ba      	ldrh	r2, [r7, #12]
 8006cc4:	9202      	str	r2, [sp, #8]
 8006cc6:	2203      	movs	r2, #3
 8006cc8:	9201      	str	r2, [sp, #4]
 8006cca:	9300      	str	r3, [sp, #0]
 8006ccc:	4623      	mov	r3, r4
 8006cce:	4602      	mov	r2, r0
 8006cd0:	6878      	ldr	r0, [r7, #4]
 8006cd2:	f001 fa73 	bl	80081bc <USBH_OpenPipe>
                          phost->device.speed, USB_EP_TYPE_INTR, ep_mps);

      (void)USBH_LL_SetToggle(phost, HID_Handle->InPipe, 0U);
 8006cd6:	693b      	ldr	r3, [r7, #16]
 8006cd8:	785b      	ldrb	r3, [r3, #1]
 8006cda:	2200      	movs	r2, #0
 8006cdc:	4619      	mov	r1, r3
 8006cde:	6878      	ldr	r0, [r7, #4]
 8006ce0:	f001 fd16 	bl	8008710 <USBH_LL_SetToggle>
 8006ce4:	e041      	b.n	8006d6a <USBH_HID_InterfaceInit+0x266>
    }
    else
    {
      HID_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[num].bEndpointAddress);
 8006ce6:	7dbb      	ldrb	r3, [r7, #22]
 8006ce8:	7df9      	ldrb	r1, [r7, #23]
 8006cea:	687a      	ldr	r2, [r7, #4]
 8006cec:	3101      	adds	r1, #1
 8006cee:	00c9      	lsls	r1, r1, #3
 8006cf0:	201a      	movs	r0, #26
 8006cf2:	fb00 f303 	mul.w	r3, r0, r3
 8006cf6:	440b      	add	r3, r1
 8006cf8:	4413      	add	r3, r2
 8006cfa:	f203 3346 	addw	r3, r3, #838	@ 0x346
 8006cfe:	781a      	ldrb	r2, [r3, #0]
 8006d00:	693b      	ldr	r3, [r7, #16]
 8006d02:	70da      	strb	r2, [r3, #3]
      HID_Handle->OutPipe = USBH_AllocPipe(phost, HID_Handle->OutEp);
 8006d04:	693b      	ldr	r3, [r7, #16]
 8006d06:	78db      	ldrb	r3, [r3, #3]
 8006d08:	4619      	mov	r1, r3
 8006d0a:	6878      	ldr	r0, [r7, #4]
 8006d0c:	f001 fa85 	bl	800821a <USBH_AllocPipe>
 8006d10:	4603      	mov	r3, r0
 8006d12:	461a      	mov	r2, r3
 8006d14:	693b      	ldr	r3, [r7, #16]
 8006d16:	701a      	strb	r2, [r3, #0]
      ep_mps = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[num].wMaxPacketSize;
 8006d18:	7dbb      	ldrb	r3, [r7, #22]
 8006d1a:	7df9      	ldrb	r1, [r7, #23]
 8006d1c:	687a      	ldr	r2, [r7, #4]
 8006d1e:	3101      	adds	r1, #1
 8006d20:	00c9      	lsls	r1, r1, #3
 8006d22:	201a      	movs	r0, #26
 8006d24:	fb00 f303 	mul.w	r3, r0, r3
 8006d28:	440b      	add	r3, r1
 8006d2a:	4413      	add	r3, r2
 8006d2c:	f503 7352 	add.w	r3, r3, #840	@ 0x348
 8006d30:	881b      	ldrh	r3, [r3, #0]
 8006d32:	81bb      	strh	r3, [r7, #12]

      /* Open pipe for OUT endpoint */
      (void)USBH_OpenPipe(phost, HID_Handle->OutPipe, HID_Handle->OutEp, phost->device.address,
 8006d34:	693b      	ldr	r3, [r7, #16]
 8006d36:	7819      	ldrb	r1, [r3, #0]
 8006d38:	693b      	ldr	r3, [r7, #16]
 8006d3a:	78d8      	ldrb	r0, [r3, #3]
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006d48:	89ba      	ldrh	r2, [r7, #12]
 8006d4a:	9202      	str	r2, [sp, #8]
 8006d4c:	2203      	movs	r2, #3
 8006d4e:	9201      	str	r2, [sp, #4]
 8006d50:	9300      	str	r3, [sp, #0]
 8006d52:	4623      	mov	r3, r4
 8006d54:	4602      	mov	r2, r0
 8006d56:	6878      	ldr	r0, [r7, #4]
 8006d58:	f001 fa30 	bl	80081bc <USBH_OpenPipe>
                          phost->device.speed, USB_EP_TYPE_INTR, ep_mps);

      (void)USBH_LL_SetToggle(phost, HID_Handle->OutPipe, 0U);
 8006d5c:	693b      	ldr	r3, [r7, #16]
 8006d5e:	781b      	ldrb	r3, [r3, #0]
 8006d60:	2200      	movs	r2, #0
 8006d62:	4619      	mov	r1, r3
 8006d64:	6878      	ldr	r0, [r7, #4]
 8006d66:	f001 fcd3 	bl	8008710 <USBH_LL_SetToggle>
  for (num = 0U; num < max_ep; num++)
 8006d6a:	7dfb      	ldrb	r3, [r7, #23]
 8006d6c:	3301      	adds	r3, #1
 8006d6e:	75fb      	strb	r3, [r7, #23]
 8006d70:	7dfa      	ldrb	r2, [r7, #23]
 8006d72:	7bfb      	ldrb	r3, [r7, #15]
 8006d74:	429a      	cmp	r2, r3
 8006d76:	f4ff af63 	bcc.w	8006c40 <USBH_HID_InterfaceInit+0x13c>
    }
  }

  return USBH_OK;
 8006d7a:	2300      	movs	r3, #0
}
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	371c      	adds	r7, #28
 8006d80:	46bd      	mov	sp, r7
 8006d82:	bd90      	pop	{r4, r7, pc}
 8006d84:	080074a9 	.word	0x080074a9
 8006d88:	080076f9 	.word	0x080076f9

08006d8c <USBH_HID_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the HID class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HID_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b084      	sub	sp, #16
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
  HID_HandleTypeDef *HID_Handle = (HID_HandleTypeDef *) phost->pActiveClass->pData;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006d9a:	69db      	ldr	r3, [r3, #28]
 8006d9c:	60fb      	str	r3, [r7, #12]

  if (HID_Handle->InPipe != 0x00U)
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	785b      	ldrb	r3, [r3, #1]
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d00e      	beq.n	8006dc4 <USBH_HID_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, HID_Handle->InPipe);
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	785b      	ldrb	r3, [r3, #1]
 8006daa:	4619      	mov	r1, r3
 8006dac:	6878      	ldr	r0, [r7, #4]
 8006dae:	f001 fa24 	bl	80081fa <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, HID_Handle->InPipe);
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	785b      	ldrb	r3, [r3, #1]
 8006db6:	4619      	mov	r1, r3
 8006db8:	6878      	ldr	r0, [r7, #4]
 8006dba:	f001 fa4f 	bl	800825c <USBH_FreePipe>
    HID_Handle->InPipe = 0U;     /* Reset the pipe as Free */
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	705a      	strb	r2, [r3, #1]
  }

  if (HID_Handle->OutPipe != 0x00U)
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	781b      	ldrb	r3, [r3, #0]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d00e      	beq.n	8006dea <USBH_HID_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, HID_Handle->OutPipe);
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	781b      	ldrb	r3, [r3, #0]
 8006dd0:	4619      	mov	r1, r3
 8006dd2:	6878      	ldr	r0, [r7, #4]
 8006dd4:	f001 fa11 	bl	80081fa <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, HID_Handle->OutPipe);
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	781b      	ldrb	r3, [r3, #0]
 8006ddc:	4619      	mov	r1, r3
 8006dde:	6878      	ldr	r0, [r7, #4]
 8006de0:	f001 fa3c 	bl	800825c <USBH_FreePipe>
    HID_Handle->OutPipe = 0U;     /* Reset the pipe as Free */
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	2200      	movs	r2, #0
 8006de8:	701a      	strb	r2, [r3, #0]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006df0:	69db      	ldr	r3, [r3, #28]
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d00b      	beq.n	8006e0e <USBH_HID_InterfaceDeInit+0x82>
  {
    USBH_free(phost->pActiveClass->pData);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006dfc:	69db      	ldr	r3, [r3, #28]
 8006dfe:	4618      	mov	r0, r3
 8006e00:	f001 fd0a 	bl	8008818 <free>
    phost->pActiveClass->pData = 0U;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8006e0e:	2300      	movs	r3, #0
}
 8006e10:	4618      	mov	r0, r3
 8006e12:	3710      	adds	r7, #16
 8006e14:	46bd      	mov	sp, r7
 8006e16:	bd80      	pop	{r7, pc}

08006e18 <USBH_HID_ClassRequest>:
  *         for HID class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HID_ClassRequest(USBH_HandleTypeDef *phost)
{
 8006e18:	b580      	push	{r7, lr}
 8006e1a:	b084      	sub	sp, #16
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status         = USBH_BUSY;
 8006e20:	2301      	movs	r3, #1
 8006e22:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef classReqStatus = USBH_BUSY;
 8006e24:	2301      	movs	r3, #1
 8006e26:	73bb      	strb	r3, [r7, #14]
  HID_HandleTypeDef *HID_Handle = (HID_HandleTypeDef *) phost->pActiveClass->pData;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006e2e:	69db      	ldr	r3, [r3, #28]
 8006e30:	60bb      	str	r3, [r7, #8]

  /* Switch HID state machine */
  switch (HID_Handle->ctl_state)
 8006e32:	68bb      	ldr	r3, [r7, #8]
 8006e34:	795b      	ldrb	r3, [r3, #5]
 8006e36:	2b05      	cmp	r3, #5
 8006e38:	d860      	bhi.n	8006efc <USBH_HID_ClassRequest+0xe4>
 8006e3a:	a201      	add	r2, pc, #4	@ (adr r2, 8006e40 <USBH_HID_ClassRequest+0x28>)
 8006e3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e40:	08006e59 	.word	0x08006e59
 8006e44:	08006efd 	.word	0x08006efd
 8006e48:	08006e73 	.word	0x08006e73
 8006e4c:	08006e59 	.word	0x08006e59
 8006e50:	08006e9d 	.word	0x08006e9d
 8006e54:	08006ec7 	.word	0x08006ec7
  {
    case USBH_HID_REQ_INIT:
    case USBH_HID_REQ_GET_HID_DESC:

      USBH_HID_ParseHIDDesc(&HID_Handle->HID_Desc, phost->device.CfgDesc_Raw);
 8006e58:	68bb      	ldr	r3, [r7, #8]
 8006e5a:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	331c      	adds	r3, #28
 8006e62:	4619      	mov	r1, r3
 8006e64:	4610      	mov	r0, r2
 8006e66:	f000 f9e1 	bl	800722c <USBH_HID_ParseHIDDesc>

      HID_Handle->ctl_state = USBH_HID_REQ_GET_REPORT_DESC;
 8006e6a:	68bb      	ldr	r3, [r7, #8]
 8006e6c:	2202      	movs	r2, #2
 8006e6e:	715a      	strb	r2, [r3, #5]

      break;
 8006e70:	e04b      	b.n	8006f0a <USBH_HID_ClassRequest+0xf2>
    case USBH_HID_REQ_GET_REPORT_DESC:

      /* Get Report Desc */
      classReqStatus = USBH_HID_GetHIDReportDescriptor(phost, HID_Handle->HID_Desc.wItemLength);
 8006e72:	68bb      	ldr	r3, [r7, #8]
 8006e74:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006e76:	4619      	mov	r1, r3
 8006e78:	6878      	ldr	r0, [r7, #4]
 8006e7a:	f000 f93e 	bl	80070fa <USBH_HID_GetHIDReportDescriptor>
 8006e7e:	4603      	mov	r3, r0
 8006e80:	73bb      	strb	r3, [r7, #14]
      if (classReqStatus == USBH_OK)
 8006e82:	7bbb      	ldrb	r3, [r7, #14]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d103      	bne.n	8006e90 <USBH_HID_ClassRequest+0x78>
      {
        /* The descriptor is available in phost->device.Data */
        HID_Handle->ctl_state = USBH_HID_REQ_SET_IDLE;
 8006e88:	68bb      	ldr	r3, [r7, #8]
 8006e8a:	2204      	movs	r2, #4
 8006e8c:	715a      	strb	r2, [r3, #5]
      else
      {
        /* .. */
      }

      break;
 8006e8e:	e037      	b.n	8006f00 <USBH_HID_ClassRequest+0xe8>
      else if (classReqStatus == USBH_NOT_SUPPORTED)
 8006e90:	7bbb      	ldrb	r3, [r7, #14]
 8006e92:	2b03      	cmp	r3, #3
 8006e94:	d134      	bne.n	8006f00 <USBH_HID_ClassRequest+0xe8>
        status = USBH_FAIL;
 8006e96:	2302      	movs	r3, #2
 8006e98:	73fb      	strb	r3, [r7, #15]
      break;
 8006e9a:	e031      	b.n	8006f00 <USBH_HID_ClassRequest+0xe8>

    case USBH_HID_REQ_SET_IDLE:

      classReqStatus = USBH_HID_SetIdle(phost, 0U, 0U);
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	2100      	movs	r1, #0
 8006ea0:	6878      	ldr	r0, [r7, #4]
 8006ea2:	f000 f949 	bl	8007138 <USBH_HID_SetIdle>
 8006ea6:	4603      	mov	r3, r0
 8006ea8:	73bb      	strb	r3, [r7, #14]

      /* set Idle */
      if (classReqStatus == USBH_OK)
 8006eaa:	7bbb      	ldrb	r3, [r7, #14]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d103      	bne.n	8006eb8 <USBH_HID_ClassRequest+0xa0>
      {
        HID_Handle->ctl_state = USBH_HID_REQ_SET_PROTOCOL;
 8006eb0:	68bb      	ldr	r3, [r7, #8]
 8006eb2:	2205      	movs	r2, #5
 8006eb4:	715a      	strb	r2, [r3, #5]
        if (classReqStatus == USBH_NOT_SUPPORTED)
        {
          HID_Handle->ctl_state = USBH_HID_REQ_SET_PROTOCOL;
        }
      }
      break;
 8006eb6:	e025      	b.n	8006f04 <USBH_HID_ClassRequest+0xec>
        if (classReqStatus == USBH_NOT_SUPPORTED)
 8006eb8:	7bbb      	ldrb	r3, [r7, #14]
 8006eba:	2b03      	cmp	r3, #3
 8006ebc:	d122      	bne.n	8006f04 <USBH_HID_ClassRequest+0xec>
          HID_Handle->ctl_state = USBH_HID_REQ_SET_PROTOCOL;
 8006ebe:	68bb      	ldr	r3, [r7, #8]
 8006ec0:	2205      	movs	r2, #5
 8006ec2:	715a      	strb	r2, [r3, #5]
      break;
 8006ec4:	e01e      	b.n	8006f04 <USBH_HID_ClassRequest+0xec>

    case USBH_HID_REQ_SET_PROTOCOL:
      /* set protocol */
      classReqStatus = USBH_HID_SetProtocol(phost, 0U);
 8006ec6:	2100      	movs	r1, #0
 8006ec8:	6878      	ldr	r0, [r7, #4]
 8006eca:	f000 f989 	bl	80071e0 <USBH_HID_SetProtocol>
 8006ece:	4603      	mov	r3, r0
 8006ed0:	73bb      	strb	r3, [r7, #14]
      if (classReqStatus == USBH_OK)
 8006ed2:	7bbb      	ldrb	r3, [r7, #14]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d10b      	bne.n	8006ef0 <USBH_HID_ClassRequest+0xd8>
      {
        HID_Handle->ctl_state = USBH_HID_REQ_IDLE;
 8006ed8:	68bb      	ldr	r3, [r7, #8]
 8006eda:	2201      	movs	r2, #1
 8006edc:	715a      	strb	r2, [r3, #5]

        /* all requests performed */
        phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8006ee4:	2102      	movs	r1, #2
 8006ee6:	6878      	ldr	r0, [r7, #4]
 8006ee8:	4798      	blx	r3
        status = USBH_OK;
 8006eea:	2300      	movs	r3, #0
 8006eec:	73fb      	strb	r3, [r7, #15]
      }
      else
      {
        /* .. */
      }
      break;
 8006eee:	e00b      	b.n	8006f08 <USBH_HID_ClassRequest+0xf0>
      else if (classReqStatus == USBH_NOT_SUPPORTED)
 8006ef0:	7bbb      	ldrb	r3, [r7, #14]
 8006ef2:	2b03      	cmp	r3, #3
 8006ef4:	d108      	bne.n	8006f08 <USBH_HID_ClassRequest+0xf0>
        status = USBH_FAIL;
 8006ef6:	2302      	movs	r3, #2
 8006ef8:	73fb      	strb	r3, [r7, #15]
      break;
 8006efa:	e005      	b.n	8006f08 <USBH_HID_ClassRequest+0xf0>

    case USBH_HID_REQ_IDLE:
    default:
      break;
 8006efc:	bf00      	nop
 8006efe:	e004      	b.n	8006f0a <USBH_HID_ClassRequest+0xf2>
      break;
 8006f00:	bf00      	nop
 8006f02:	e002      	b.n	8006f0a <USBH_HID_ClassRequest+0xf2>
      break;
 8006f04:	bf00      	nop
 8006f06:	e000      	b.n	8006f0a <USBH_HID_ClassRequest+0xf2>
      break;
 8006f08:	bf00      	nop
  }

  return status;
 8006f0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	3710      	adds	r7, #16
 8006f10:	46bd      	mov	sp, r7
 8006f12:	bd80      	pop	{r7, pc}

08006f14 <USBH_HID_Process>:
  *         The function is for managing state machine for HID data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HID_Process(USBH_HandleTypeDef *phost)
{
 8006f14:	b580      	push	{r7, lr}
 8006f16:	b088      	sub	sp, #32
 8006f18:	af02      	add	r7, sp, #8
 8006f1a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8006f1c:	2300      	movs	r3, #0
 8006f1e:	75fb      	strb	r3, [r7, #23]
  HID_HandleTypeDef *HID_Handle = (HID_HandleTypeDef *) phost->pActiveClass->pData;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006f26:	69db      	ldr	r3, [r3, #28]
 8006f28:	613b      	str	r3, [r7, #16]
  uint32_t XferSize;

  switch (HID_Handle->state)
 8006f2a:	693b      	ldr	r3, [r7, #16]
 8006f2c:	789b      	ldrb	r3, [r3, #2]
 8006f2e:	2b06      	cmp	r3, #6
 8006f30:	f200 80b8 	bhi.w	80070a4 <USBH_HID_Process+0x190>
 8006f34:	a201      	add	r2, pc, #4	@ (adr r2, 8006f3c <USBH_HID_Process+0x28>)
 8006f36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f3a:	bf00      	nop
 8006f3c:	08006f59 	.word	0x08006f59
 8006f40:	08006f7f 	.word	0x08006f7f
 8006f44:	080070a5 	.word	0x080070a5
 8006f48:	080070a5 	.word	0x080070a5
 8006f4c:	08006fef 	.word	0x08006fef
 8006f50:	08006fd9 	.word	0x08006fd9
 8006f54:	0800701d 	.word	0x0800701d
  {
    case USBH_HID_INIT:
      status = HID_Handle->Init(phost);
 8006f58:	693b      	ldr	r3, [r7, #16]
 8006f5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f5c:	6878      	ldr	r0, [r7, #4]
 8006f5e:	4798      	blx	r3
 8006f60:	4603      	mov	r3, r0
 8006f62:	75fb      	strb	r3, [r7, #23]

      if (status == USBH_OK)
 8006f64:	7dfb      	ldrb	r3, [r7, #23]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d103      	bne.n	8006f72 <USBH_HID_Process+0x5e>
      {
        HID_Handle->state = USBH_HID_IDLE;
 8006f6a:	693b      	ldr	r3, [r7, #16]
 8006f6c:	2201      	movs	r2, #1
 8006f6e:	709a      	strb	r2, [r3, #2]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_URB_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8006f70:	e09d      	b.n	80070ae <USBH_HID_Process+0x19a>
        HID_Handle->state = USBH_HID_ERROR;
 8006f72:	693b      	ldr	r3, [r7, #16]
 8006f74:	2207      	movs	r2, #7
 8006f76:	709a      	strb	r2, [r3, #2]
        status = USBH_FAIL;
 8006f78:	2302      	movs	r3, #2
 8006f7a:	75fb      	strb	r3, [r7, #23]
      break;
 8006f7c:	e097      	b.n	80070ae <USBH_HID_Process+0x19a>

    case USBH_HID_IDLE:
      status = USBH_HID_GetReport(phost, 0x01U, 0U, HID_Handle->pData, (uint8_t)HID_Handle->length);
 8006f7e:	693b      	ldr	r3, [r7, #16]
 8006f80:	695a      	ldr	r2, [r3, #20]
 8006f82:	693b      	ldr	r3, [r7, #16]
 8006f84:	8b1b      	ldrh	r3, [r3, #24]
 8006f86:	b2db      	uxtb	r3, r3
 8006f88:	9300      	str	r3, [sp, #0]
 8006f8a:	4613      	mov	r3, r2
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	2101      	movs	r1, #1
 8006f90:	6878      	ldr	r0, [r7, #4]
 8006f92:	f000 f8f9 	bl	8007188 <USBH_HID_GetReport>
 8006f96:	4603      	mov	r3, r0
 8006f98:	75fb      	strb	r3, [r7, #23]

      if (status == USBH_OK)
 8006f9a:	7dfb      	ldrb	r3, [r7, #23]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d103      	bne.n	8006fa8 <USBH_HID_Process+0x94>
      {
        HID_Handle->state = USBH_HID_SYNC;
 8006fa0:	693b      	ldr	r3, [r7, #16]
 8006fa2:	2205      	movs	r2, #5
 8006fa4:	709a      	strb	r2, [r3, #2]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_URB_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8006fa6:	e082      	b.n	80070ae <USBH_HID_Process+0x19a>
      else if (status == USBH_BUSY)
 8006fa8:	7dfb      	ldrb	r3, [r7, #23]
 8006faa:	2b01      	cmp	r3, #1
 8006fac:	d105      	bne.n	8006fba <USBH_HID_Process+0xa6>
        HID_Handle->state = USBH_HID_IDLE;
 8006fae:	693b      	ldr	r3, [r7, #16]
 8006fb0:	2201      	movs	r2, #1
 8006fb2:	709a      	strb	r2, [r3, #2]
        status = USBH_OK;
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	75fb      	strb	r3, [r7, #23]
      break;
 8006fb8:	e079      	b.n	80070ae <USBH_HID_Process+0x19a>
      else if (status == USBH_NOT_SUPPORTED)
 8006fba:	7dfb      	ldrb	r3, [r7, #23]
 8006fbc:	2b03      	cmp	r3, #3
 8006fbe:	d105      	bne.n	8006fcc <USBH_HID_Process+0xb8>
        HID_Handle->state = USBH_HID_SYNC;
 8006fc0:	693b      	ldr	r3, [r7, #16]
 8006fc2:	2205      	movs	r2, #5
 8006fc4:	709a      	strb	r2, [r3, #2]
        status = USBH_OK;
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	75fb      	strb	r3, [r7, #23]
      break;
 8006fca:	e070      	b.n	80070ae <USBH_HID_Process+0x19a>
        HID_Handle->state = USBH_HID_ERROR;
 8006fcc:	693b      	ldr	r3, [r7, #16]
 8006fce:	2207      	movs	r2, #7
 8006fd0:	709a      	strb	r2, [r3, #2]
        status = USBH_FAIL;
 8006fd2:	2302      	movs	r3, #2
 8006fd4:	75fb      	strb	r3, [r7, #23]
      break;
 8006fd6:	e06a      	b.n	80070ae <USBH_HID_Process+0x19a>

    case USBH_HID_SYNC:
      /* Sync with start of Even Frame */
      if ((phost->Timer & 1U) != 0U)
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8006fde:	f003 0301 	and.w	r3, r3, #1
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d060      	beq.n	80070a8 <USBH_HID_Process+0x194>
      {
        HID_Handle->state = USBH_HID_GET_DATA;
 8006fe6:	693b      	ldr	r3, [r7, #16]
 8006fe8:	2204      	movs	r2, #4
 8006fea:	709a      	strb	r2, [r3, #2]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_URB_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8006fec:	e05c      	b.n	80070a8 <USBH_HID_Process+0x194>

    case USBH_HID_GET_DATA:
      (void)USBH_InterruptReceiveData(phost, HID_Handle->pData,
 8006fee:	693b      	ldr	r3, [r7, #16]
 8006ff0:	6959      	ldr	r1, [r3, #20]
                                      (uint8_t)HID_Handle->length,
 8006ff2:	693b      	ldr	r3, [r7, #16]
 8006ff4:	8b1b      	ldrh	r3, [r3, #24]
      (void)USBH_InterruptReceiveData(phost, HID_Handle->pData,
 8006ff6:	b2da      	uxtb	r2, r3
 8006ff8:	693b      	ldr	r3, [r7, #16]
 8006ffa:	785b      	ldrb	r3, [r3, #1]
 8006ffc:	6878      	ldr	r0, [r7, #4]
 8006ffe:	f001 f8be 	bl	800817e <USBH_InterruptReceiveData>
                                      HID_Handle->InPipe);

      HID_Handle->state = USBH_HID_POLL;
 8007002:	693b      	ldr	r3, [r7, #16]
 8007004:	2206      	movs	r2, #6
 8007006:	709a      	strb	r2, [r3, #2]
      HID_Handle->timer = phost->Timer;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	f8d3 23c4 	ldr.w	r2, [r3, #964]	@ 0x3c4
 800700e:	693b      	ldr	r3, [r7, #16]
 8007010:	621a      	str	r2, [r3, #32]
      HID_Handle->DataReady = 0U;
 8007012:	693b      	ldr	r3, [r7, #16]
 8007014:	2200      	movs	r2, #0
 8007016:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      break;
 800701a:	e048      	b.n	80070ae <USBH_HID_Process+0x19a>

    case USBH_HID_POLL:
      if (USBH_LL_GetURBState(phost, HID_Handle->InPipe) == USBH_URB_DONE)
 800701c:	693b      	ldr	r3, [r7, #16]
 800701e:	785b      	ldrb	r3, [r3, #1]
 8007020:	4619      	mov	r1, r3
 8007022:	6878      	ldr	r0, [r7, #4]
 8007024:	f001 fb4a 	bl	80086bc <USBH_LL_GetURBState>
 8007028:	4603      	mov	r3, r0
 800702a:	2b01      	cmp	r3, #1
 800702c:	d124      	bne.n	8007078 <USBH_HID_Process+0x164>
      {
        XferSize = USBH_LL_GetLastXferSize(phost, HID_Handle->InPipe);
 800702e:	693b      	ldr	r3, [r7, #16]
 8007030:	785b      	ldrb	r3, [r3, #1]
 8007032:	4619      	mov	r1, r3
 8007034:	6878      	ldr	r0, [r7, #4]
 8007036:	f001 fac1 	bl	80085bc <USBH_LL_GetLastXferSize>
 800703a:	60f8      	str	r0, [r7, #12]

        if ((HID_Handle->DataReady == 0U) && (XferSize != 0U) && (HID_Handle->fifo.buf != NULL))
 800703c:	693b      	ldr	r3, [r7, #16]
 800703e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007042:	2b00      	cmp	r3, #0
 8007044:	d132      	bne.n	80070ac <USBH_HID_Process+0x198>
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d02f      	beq.n	80070ac <USBH_HID_Process+0x198>
 800704c:	693b      	ldr	r3, [r7, #16]
 800704e:	689b      	ldr	r3, [r3, #8]
 8007050:	2b00      	cmp	r3, #0
 8007052:	d02b      	beq.n	80070ac <USBH_HID_Process+0x198>
        {
          (void)USBH_HID_FifoWrite(&HID_Handle->fifo, HID_Handle->pData, HID_Handle->length);
 8007054:	693b      	ldr	r3, [r7, #16]
 8007056:	f103 0008 	add.w	r0, r3, #8
 800705a:	693b      	ldr	r3, [r7, #16]
 800705c:	6959      	ldr	r1, [r3, #20]
 800705e:	693b      	ldr	r3, [r7, #16]
 8007060:	8b1b      	ldrh	r3, [r3, #24]
 8007062:	461a      	mov	r2, r3
 8007064:	f000 f9cc 	bl	8007400 <USBH_HID_FifoWrite>
          HID_Handle->DataReady = 1U;
 8007068:	693b      	ldr	r3, [r7, #16]
 800706a:	2201      	movs	r2, #1
 800706c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          USBH_HID_EventCallback(phost);
 8007070:	6878      	ldr	r0, [r7, #4]
 8007072:	f7f9 fdd2 	bl	8000c1a <USBH_HID_EventCallback>
            /* Change state to issue next IN token */
            HID_Handle->state = USBH_HID_GET_DATA;
          }
        }
      }
      break;
 8007076:	e019      	b.n	80070ac <USBH_HID_Process+0x198>
        if (USBH_LL_GetURBState(phost, HID_Handle->InPipe) == USBH_URB_STALL)
 8007078:	693b      	ldr	r3, [r7, #16]
 800707a:	785b      	ldrb	r3, [r3, #1]
 800707c:	4619      	mov	r1, r3
 800707e:	6878      	ldr	r0, [r7, #4]
 8007080:	f001 fb1c 	bl	80086bc <USBH_LL_GetURBState>
 8007084:	4603      	mov	r3, r0
 8007086:	2b05      	cmp	r3, #5
 8007088:	d110      	bne.n	80070ac <USBH_HID_Process+0x198>
          if (USBH_ClrFeature(phost, HID_Handle->ep_addr) == USBH_OK)
 800708a:	693b      	ldr	r3, [r7, #16]
 800708c:	7e9b      	ldrb	r3, [r3, #26]
 800708e:	4619      	mov	r1, r3
 8007090:	6878      	ldr	r0, [r7, #4]
 8007092:	f000 fe25 	bl	8007ce0 <USBH_ClrFeature>
 8007096:	4603      	mov	r3, r0
 8007098:	2b00      	cmp	r3, #0
 800709a:	d107      	bne.n	80070ac <USBH_HID_Process+0x198>
            HID_Handle->state = USBH_HID_GET_DATA;
 800709c:	693b      	ldr	r3, [r7, #16]
 800709e:	2204      	movs	r2, #4
 80070a0:	709a      	strb	r2, [r3, #2]
      break;
 80070a2:	e003      	b.n	80070ac <USBH_HID_Process+0x198>

    default:
      break;
 80070a4:	bf00      	nop
 80070a6:	e002      	b.n	80070ae <USBH_HID_Process+0x19a>
      break;
 80070a8:	bf00      	nop
 80070aa:	e000      	b.n	80070ae <USBH_HID_Process+0x19a>
      break;
 80070ac:	bf00      	nop
  }

  return status;
 80070ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80070b0:	4618      	mov	r0, r3
 80070b2:	3718      	adds	r7, #24
 80070b4:	46bd      	mov	sp, r7
 80070b6:	bd80      	pop	{r7, pc}

080070b8 <USBH_HID_SOFProcess>:
  *         The function is for managing the SOF Process
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HID_SOFProcess(USBH_HandleTypeDef *phost)
{
 80070b8:	b480      	push	{r7}
 80070ba:	b085      	sub	sp, #20
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]
  HID_HandleTypeDef *HID_Handle = (HID_HandleTypeDef *) phost->pActiveClass->pData;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80070c6:	69db      	ldr	r3, [r3, #28]
 80070c8:	60fb      	str	r3, [r7, #12]

  if (HID_Handle->state == USBH_HID_POLL)
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	789b      	ldrb	r3, [r3, #2]
 80070ce:	2b06      	cmp	r3, #6
 80070d0:	d10c      	bne.n	80070ec <USBH_HID_SOFProcess+0x34>
  {
    if ((phost->Timer - HID_Handle->timer) >= HID_Handle->poll)
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	f8d3 23c4 	ldr.w	r2, [r3, #964]	@ 0x3c4
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	6a1b      	ldr	r3, [r3, #32]
 80070dc:	1ad3      	subs	r3, r2, r3
 80070de:	68fa      	ldr	r2, [r7, #12]
 80070e0:	8b92      	ldrh	r2, [r2, #28]
 80070e2:	4293      	cmp	r3, r2
 80070e4:	d302      	bcc.n	80070ec <USBH_HID_SOFProcess+0x34>
    {
      HID_Handle->state = USBH_HID_GET_DATA;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	2204      	movs	r2, #4
 80070ea:	709a      	strb	r2, [r3, #2]
#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_URB_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
    }
  }
  return USBH_OK;
 80070ec:	2300      	movs	r3, #0
}
 80070ee:	4618      	mov	r0, r3
 80070f0:	3714      	adds	r7, #20
 80070f2:	46bd      	mov	sp, r7
 80070f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f8:	4770      	bx	lr

080070fa <USBH_HID_GetHIDReportDescriptor>:
  * @param  Length : HID Report Descriptor Length
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_HID_GetHIDReportDescriptor(USBH_HandleTypeDef *phost,
                                                   uint16_t length)
{
 80070fa:	b580      	push	{r7, lr}
 80070fc:	b086      	sub	sp, #24
 80070fe:	af02      	add	r7, sp, #8
 8007100:	6078      	str	r0, [r7, #4]
 8007102:	460b      	mov	r3, r1
 8007104:	807b      	strh	r3, [r7, #2]

  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8007106:	887b      	ldrh	r3, [r7, #2]
 8007108:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800710c:	d901      	bls.n	8007112 <USBH_HID_GetHIDReportDescriptor+0x18>
  {
    USBH_ErrLog("Control error: Get HID Report Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800710e:	2303      	movs	r3, #3
 8007110:	e00e      	b.n	8007130 <USBH_HID_GetHIDReportDescriptor+0x36>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_INTERFACE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_HID_REPORT,
                              phost->device.Data,
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8007118:	887b      	ldrh	r3, [r7, #2]
 800711a:	9300      	str	r3, [sp, #0]
 800711c:	4613      	mov	r3, r2
 800711e:	f44f 5208 	mov.w	r2, #8704	@ 0x2200
 8007122:	2101      	movs	r1, #1
 8007124:	6878      	ldr	r0, [r7, #4]
 8007126:	f000 fda6 	bl	8007c76 <USBH_GetDescriptor>
 800712a:	4603      	mov	r3, r0
 800712c:	73fb      	strb	r3, [r7, #15]
  HID report descriptor parsing is not required.
  In case, for supporting Non-Boot Protocol devices and output reports,
  user may parse the report descriptor*/


  return status;
 800712e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007130:	4618      	mov	r0, r3
 8007132:	3710      	adds	r7, #16
 8007134:	46bd      	mov	sp, r7
 8007136:	bd80      	pop	{r7, pc}

08007138 <USBH_HID_SetIdle>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_HID_SetIdle(USBH_HandleTypeDef *phost,
                                    uint8_t duration,
                                    uint8_t reportId)
{
 8007138:	b580      	push	{r7, lr}
 800713a:	b082      	sub	sp, #8
 800713c:	af00      	add	r7, sp, #0
 800713e:	6078      	str	r0, [r7, #4]
 8007140:	460b      	mov	r3, r1
 8007142:	70fb      	strb	r3, [r7, #3]
 8007144:	4613      	mov	r3, r2
 8007146:	70bb      	strb	r3, [r7, #2]

  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_INTERFACE | \
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2221      	movs	r2, #33	@ 0x21
 800714c:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_TYPE_CLASS;


  phost->Control.setup.b.bRequest = USB_HID_SET_IDLE;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	220a      	movs	r2, #10
 8007152:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = (uint16_t)(((uint32_t)duration << 8U) | (uint32_t)reportId);
 8007154:	78fb      	ldrb	r3, [r7, #3]
 8007156:	b29b      	uxth	r3, r3
 8007158:	021b      	lsls	r3, r3, #8
 800715a:	b29a      	uxth	r2, r3
 800715c:	78bb      	ldrb	r3, [r7, #2]
 800715e:	b29b      	uxth	r3, r3
 8007160:	4313      	orrs	r3, r2
 8007162:	b29a      	uxth	r2, r3
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2200      	movs	r2, #0
 800716c:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 0U;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	2200      	movs	r2, #0
 8007172:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, NULL, 0U);
 8007174:	2200      	movs	r2, #0
 8007176:	2100      	movs	r1, #0
 8007178:	6878      	ldr	r0, [r7, #4]
 800717a:	f000 fdef 	bl	8007d5c <USBH_CtlReq>
 800717e:	4603      	mov	r3, r0
}
 8007180:	4618      	mov	r0, r3
 8007182:	3708      	adds	r7, #8
 8007184:	46bd      	mov	sp, r7
 8007186:	bd80      	pop	{r7, pc}

08007188 <USBH_HID_GetReport>:
USBH_StatusTypeDef USBH_HID_GetReport(USBH_HandleTypeDef *phost,
                                      uint8_t reportType,
                                      uint8_t reportId,
                                      uint8_t *reportBuff,
                                      uint8_t reportLen)
{
 8007188:	b580      	push	{r7, lr}
 800718a:	b084      	sub	sp, #16
 800718c:	af00      	add	r7, sp, #0
 800718e:	60f8      	str	r0, [r7, #12]
 8007190:	607b      	str	r3, [r7, #4]
 8007192:	460b      	mov	r3, r1
 8007194:	72fb      	strb	r3, [r7, #11]
 8007196:	4613      	mov	r3, r2
 8007198:	72bb      	strb	r3, [r7, #10]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_RECIPIENT_INTERFACE | \
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	22a1      	movs	r2, #161	@ 0xa1
 800719e:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_TYPE_CLASS;


  phost->Control.setup.b.bRequest = USB_HID_GET_REPORT;
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	2201      	movs	r2, #1
 80071a4:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = (uint16_t)(((uint32_t)reportType << 8U) | (uint32_t)reportId);
 80071a6:	7afb      	ldrb	r3, [r7, #11]
 80071a8:	b29b      	uxth	r3, r3
 80071aa:	021b      	lsls	r3, r3, #8
 80071ac:	b29a      	uxth	r2, r3
 80071ae:	7abb      	ldrb	r3, [r7, #10]
 80071b0:	b29b      	uxth	r3, r3
 80071b2:	4313      	orrs	r3, r2
 80071b4:	b29a      	uxth	r2, r3
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	2200      	movs	r2, #0
 80071be:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = reportLen;
 80071c0:	7e3b      	ldrb	r3, [r7, #24]
 80071c2:	b29a      	uxth	r2, r3
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, reportBuff, (uint16_t)reportLen);
 80071c8:	7e3b      	ldrb	r3, [r7, #24]
 80071ca:	b29b      	uxth	r3, r3
 80071cc:	461a      	mov	r2, r3
 80071ce:	6879      	ldr	r1, [r7, #4]
 80071d0:	68f8      	ldr	r0, [r7, #12]
 80071d2:	f000 fdc3 	bl	8007d5c <USBH_CtlReq>
 80071d6:	4603      	mov	r3, r0
}
 80071d8:	4618      	mov	r0, r3
 80071da:	3710      	adds	r7, #16
 80071dc:	46bd      	mov	sp, r7
 80071de:	bd80      	pop	{r7, pc}

080071e0 <USBH_HID_SetProtocol>:
  * @param  protocol : Set Protocol for HID : boot/report protocol
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_HID_SetProtocol(USBH_HandleTypeDef *phost,
                                        uint8_t protocol)
{
 80071e0:	b580      	push	{r7, lr}
 80071e2:	b082      	sub	sp, #8
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
 80071e8:	460b      	mov	r3, r1
 80071ea:	70fb      	strb	r3, [r7, #3]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_INTERFACE
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2221      	movs	r2, #33	@ 0x21
 80071f0:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_TYPE_CLASS;

  phost->Control.setup.b.bRequest = USB_HID_SET_PROTOCOL;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	220b      	movs	r2, #11
 80071f6:	745a      	strb	r2, [r3, #17]
  if (protocol != 0U)
 80071f8:	78fb      	ldrb	r3, [r7, #3]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d003      	beq.n	8007206 <USBH_HID_SetProtocol+0x26>
  {
    phost->Control.setup.b.wValue.w = 0U;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	2200      	movs	r2, #0
 8007202:	825a      	strh	r2, [r3, #18]
 8007204:	e002      	b.n	800720c <USBH_HID_SetProtocol+0x2c>
  }
  else
  {
    phost->Control.setup.b.wValue.w = 1U;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	2201      	movs	r2, #1
 800720a:	825a      	strh	r2, [r3, #18]
  }

  phost->Control.setup.b.wIndex.w = 0U;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2200      	movs	r2, #0
 8007210:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 0U;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2200      	movs	r2, #0
 8007216:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, NULL, 0U);
 8007218:	2200      	movs	r2, #0
 800721a:	2100      	movs	r1, #0
 800721c:	6878      	ldr	r0, [r7, #4]
 800721e:	f000 fd9d 	bl	8007d5c <USBH_CtlReq>
 8007222:	4603      	mov	r3, r0

}
 8007224:	4618      	mov	r0, r3
 8007226:	3708      	adds	r7, #8
 8007228:	46bd      	mov	sp, r7
 800722a:	bd80      	pop	{r7, pc}

0800722c <USBH_HID_ParseHIDDesc>:
  * @param  desc: HID Descriptor
  * @param  buf: Buffer where the source descriptor is available
  * @retval None
  */
static void USBH_HID_ParseHIDDesc(HID_DescTypeDef *desc, uint8_t *buf)
{
 800722c:	b580      	push	{r7, lr}
 800722e:	b084      	sub	sp, #16
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
 8007234:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pdesc = (USBH_DescHeader_t *)buf;
 8007236:	683b      	ldr	r3, [r7, #0]
 8007238:	60fb      	str	r3, [r7, #12]
  uint16_t CfgDescLen;
  uint16_t ptr;

  CfgDescLen = LE16(buf + 2U);
 800723a:	683b      	ldr	r3, [r7, #0]
 800723c:	3302      	adds	r3, #2
 800723e:	781b      	ldrb	r3, [r3, #0]
 8007240:	461a      	mov	r2, r3
 8007242:	683b      	ldr	r3, [r7, #0]
 8007244:	3303      	adds	r3, #3
 8007246:	781b      	ldrb	r3, [r3, #0]
 8007248:	021b      	lsls	r3, r3, #8
 800724a:	b29b      	uxth	r3, r3
 800724c:	4313      	orrs	r3, r2
 800724e:	817b      	strh	r3, [r7, #10]

  if (CfgDescLen > USB_CONFIGURATION_DESC_SIZE)
 8007250:	897b      	ldrh	r3, [r7, #10]
 8007252:	2b09      	cmp	r3, #9
 8007254:	d941      	bls.n	80072da <USBH_HID_ParseHIDDesc+0xae>
  {
    ptr = USB_LEN_CFG_DESC;
 8007256:	2309      	movs	r3, #9
 8007258:	813b      	strh	r3, [r7, #8]

    while (ptr < CfgDescLen)
 800725a:	e03a      	b.n	80072d2 <USBH_HID_ParseHIDDesc+0xa6>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)pdesc, &ptr);
 800725c:	f107 0308 	add.w	r3, r7, #8
 8007260:	4619      	mov	r1, r3
 8007262:	68f8      	ldr	r0, [r7, #12]
 8007264:	f000 fd60 	bl	8007d28 <USBH_GetNextDesc>
 8007268:	60f8      	str	r0, [r7, #12]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_HID)
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	785b      	ldrb	r3, [r3, #1]
 800726e:	2b21      	cmp	r3, #33	@ 0x21
 8007270:	d12f      	bne.n	80072d2 <USBH_HID_ParseHIDDesc+0xa6>
      {
        desc->bLength = *(uint8_t *)((uint8_t *)pdesc + 0U);
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	781a      	ldrb	r2, [r3, #0]
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	701a      	strb	r2, [r3, #0]
        desc->bDescriptorType = *(uint8_t *)((uint8_t *)pdesc + 1U);
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	785a      	ldrb	r2, [r3, #1]
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	705a      	strb	r2, [r3, #1]
        desc->bcdHID = LE16((uint8_t *)pdesc + 2U);
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	3302      	adds	r3, #2
 8007286:	781b      	ldrb	r3, [r3, #0]
 8007288:	461a      	mov	r2, r3
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	3303      	adds	r3, #3
 800728e:	781b      	ldrb	r3, [r3, #0]
 8007290:	021b      	lsls	r3, r3, #8
 8007292:	b29b      	uxth	r3, r3
 8007294:	4313      	orrs	r3, r2
 8007296:	b29a      	uxth	r2, r3
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	805a      	strh	r2, [r3, #2]
        desc->bCountryCode = *(uint8_t *)((uint8_t *)pdesc + 4U);
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	791a      	ldrb	r2, [r3, #4]
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	711a      	strb	r2, [r3, #4]
        desc->bNumDescriptors = *(uint8_t *)((uint8_t *)pdesc + 5U);
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	795a      	ldrb	r2, [r3, #5]
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	715a      	strb	r2, [r3, #5]
        desc->bReportDescriptorType = *(uint8_t *)((uint8_t *)pdesc + 6U);
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	799a      	ldrb	r2, [r3, #6]
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	719a      	strb	r2, [r3, #6]
        desc->wItemLength = LE16((uint8_t *)pdesc + 7U);
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	3307      	adds	r3, #7
 80072b8:	781b      	ldrb	r3, [r3, #0]
 80072ba:	461a      	mov	r2, r3
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	3308      	adds	r3, #8
 80072c0:	781b      	ldrb	r3, [r3, #0]
 80072c2:	021b      	lsls	r3, r3, #8
 80072c4:	b29b      	uxth	r3, r3
 80072c6:	4313      	orrs	r3, r2
 80072c8:	b29a      	uxth	r2, r3
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	811a      	strh	r2, [r3, #8]
        break;
 80072ce:	bf00      	nop
      }
    }
  }
}
 80072d0:	e003      	b.n	80072da <USBH_HID_ParseHIDDesc+0xae>
    while (ptr < CfgDescLen)
 80072d2:	893b      	ldrh	r3, [r7, #8]
 80072d4:	897a      	ldrh	r2, [r7, #10]
 80072d6:	429a      	cmp	r2, r3
 80072d8:	d8c0      	bhi.n	800725c <USBH_HID_ParseHIDDesc+0x30>
}
 80072da:	bf00      	nop
 80072dc:	3710      	adds	r7, #16
 80072de:	46bd      	mov	sp, r7
 80072e0:	bd80      	pop	{r7, pc}

080072e2 <USBH_HID_GetDeviceType>:
  *         Return Device function.
  * @param  phost: Host handle
  * @retval HID function: HID_MOUSE / HID_KEYBOARD
  */
HID_TypeTypeDef USBH_HID_GetDeviceType(USBH_HandleTypeDef *phost)
{
 80072e2:	b480      	push	{r7}
 80072e4:	b085      	sub	sp, #20
 80072e6:	af00      	add	r7, sp, #0
 80072e8:	6078      	str	r0, [r7, #4]
  HID_TypeTypeDef   type = HID_UNKNOWN;
 80072ea:	23ff      	movs	r3, #255	@ 0xff
 80072ec:	73fb      	strb	r3, [r7, #15]
  uint8_t InterfaceProtocol;

  if (phost->gState == HOST_CLASS)
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	781b      	ldrb	r3, [r3, #0]
 80072f2:	b2db      	uxtb	r3, r3
 80072f4:	2b0b      	cmp	r3, #11
 80072f6:	d117      	bne.n	8007328 <USBH_HID_GetDeviceType+0x46>
  {
    InterfaceProtocol = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].bInterfaceProtocol;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	f893 3324 	ldrb.w	r3, [r3, #804]	@ 0x324
 80072fe:	4619      	mov	r1, r3
 8007300:	687a      	ldr	r2, [r7, #4]
 8007302:	231a      	movs	r3, #26
 8007304:	fb01 f303 	mul.w	r3, r1, r3
 8007308:	4413      	add	r3, r2
 800730a:	f203 3349 	addw	r3, r3, #841	@ 0x349
 800730e:	781b      	ldrb	r3, [r3, #0]
 8007310:	73bb      	strb	r3, [r7, #14]
    if (InterfaceProtocol == HID_KEYBRD_BOOT_CODE)
 8007312:	7bbb      	ldrb	r3, [r7, #14]
 8007314:	2b01      	cmp	r3, #1
 8007316:	d102      	bne.n	800731e <USBH_HID_GetDeviceType+0x3c>
    {
      type = HID_KEYBOARD;
 8007318:	2302      	movs	r3, #2
 800731a:	73fb      	strb	r3, [r7, #15]
 800731c:	e004      	b.n	8007328 <USBH_HID_GetDeviceType+0x46>
    }
    else
    {
      if (InterfaceProtocol == HID_MOUSE_BOOT_CODE)
 800731e:	7bbb      	ldrb	r3, [r7, #14]
 8007320:	2b02      	cmp	r3, #2
 8007322:	d101      	bne.n	8007328 <USBH_HID_GetDeviceType+0x46>
      {
        type = HID_MOUSE;
 8007324:	2301      	movs	r3, #1
 8007326:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
  return type;
 8007328:	7bfb      	ldrb	r3, [r7, #15]
}
 800732a:	4618      	mov	r0, r3
 800732c:	3714      	adds	r7, #20
 800732e:	46bd      	mov	sp, r7
 8007330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007334:	4770      	bx	lr

08007336 <USBH_HID_FifoInit>:
  * @param  buf: Fifo buffer
  * @param  size: Fifo Size
  * @retval none
  */
void USBH_HID_FifoInit(FIFO_TypeDef *f, uint8_t *buf, uint16_t size)
{
 8007336:	b480      	push	{r7}
 8007338:	b085      	sub	sp, #20
 800733a:	af00      	add	r7, sp, #0
 800733c:	60f8      	str	r0, [r7, #12]
 800733e:	60b9      	str	r1, [r7, #8]
 8007340:	4613      	mov	r3, r2
 8007342:	80fb      	strh	r3, [r7, #6]
  f->head = 0U;
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	2200      	movs	r2, #0
 8007348:	809a      	strh	r2, [r3, #4]
  f->tail = 0U;
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	2200      	movs	r2, #0
 800734e:	80da      	strh	r2, [r3, #6]
  f->lock = 0U;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	2200      	movs	r2, #0
 8007354:	729a      	strb	r2, [r3, #10]
  f->size = size;
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	88fa      	ldrh	r2, [r7, #6]
 800735a:	811a      	strh	r2, [r3, #8]
  f->buf = buf;
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	68ba      	ldr	r2, [r7, #8]
 8007360:	601a      	str	r2, [r3, #0]
}
 8007362:	bf00      	nop
 8007364:	3714      	adds	r7, #20
 8007366:	46bd      	mov	sp, r7
 8007368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736c:	4770      	bx	lr

0800736e <USBH_HID_FifoRead>:
  * @param  buf: read buffer
  * @param  nbytes: number of item to read
  * @retval number of read items
  */
uint16_t USBH_HID_FifoRead(FIFO_TypeDef *f, void *buf, uint16_t nbytes)
{
 800736e:	b480      	push	{r7}
 8007370:	b087      	sub	sp, #28
 8007372:	af00      	add	r7, sp, #0
 8007374:	60f8      	str	r0, [r7, #12]
 8007376:	60b9      	str	r1, [r7, #8]
 8007378:	4613      	mov	r3, r2
 800737a:	80fb      	strh	r3, [r7, #6]
  uint16_t i;
  uint8_t *p;

  p = (uint8_t *) buf;
 800737c:	68bb      	ldr	r3, [r7, #8]
 800737e:	613b      	str	r3, [r7, #16]

  if (f->lock == 0U)
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	7a9b      	ldrb	r3, [r3, #10]
 8007384:	2b00      	cmp	r3, #0
 8007386:	d131      	bne.n	80073ec <USBH_HID_FifoRead+0x7e>
  {
    f->lock = 1U;
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	2201      	movs	r2, #1
 800738c:	729a      	strb	r2, [r3, #10]

    for (i = 0U; i < nbytes; i++)
 800738e:	2300      	movs	r3, #0
 8007390:	82fb      	strh	r3, [r7, #22]
 8007392:	e027      	b.n	80073e4 <USBH_HID_FifoRead+0x76>
    {
      if (f->tail != f->head)
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	88da      	ldrh	r2, [r3, #6]
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	889b      	ldrh	r3, [r3, #4]
 800739c:	429a      	cmp	r2, r3
 800739e:	d019      	beq.n	80073d4 <USBH_HID_FifoRead+0x66>
      {
        *p++ = f->buf[f->tail];
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	68fa      	ldr	r2, [r7, #12]
 80073a6:	88d2      	ldrh	r2, [r2, #6]
 80073a8:	441a      	add	r2, r3
 80073aa:	693b      	ldr	r3, [r7, #16]
 80073ac:	1c59      	adds	r1, r3, #1
 80073ae:	6139      	str	r1, [r7, #16]
 80073b0:	7812      	ldrb	r2, [r2, #0]
 80073b2:	701a      	strb	r2, [r3, #0]
        f->tail++;
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	88db      	ldrh	r3, [r3, #6]
 80073b8:	3301      	adds	r3, #1
 80073ba:	b29a      	uxth	r2, r3
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	80da      	strh	r2, [r3, #6]

        if (f->tail == f->size)
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	88da      	ldrh	r2, [r3, #6]
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	891b      	ldrh	r3, [r3, #8]
 80073c8:	429a      	cmp	r2, r3
 80073ca:	d108      	bne.n	80073de <USBH_HID_FifoRead+0x70>
        {
          f->tail = 0U;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	2200      	movs	r2, #0
 80073d0:	80da      	strh	r2, [r3, #6]
 80073d2:	e004      	b.n	80073de <USBH_HID_FifoRead+0x70>
        }
      }
      else
      {
        f->lock = 0U;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	2200      	movs	r2, #0
 80073d8:	729a      	strb	r2, [r3, #10]
        return i;
 80073da:	8afb      	ldrh	r3, [r7, #22]
 80073dc:	e00a      	b.n	80073f4 <USBH_HID_FifoRead+0x86>
    for (i = 0U; i < nbytes; i++)
 80073de:	8afb      	ldrh	r3, [r7, #22]
 80073e0:	3301      	adds	r3, #1
 80073e2:	82fb      	strh	r3, [r7, #22]
 80073e4:	8afa      	ldrh	r2, [r7, #22]
 80073e6:	88fb      	ldrh	r3, [r7, #6]
 80073e8:	429a      	cmp	r2, r3
 80073ea:	d3d3      	bcc.n	8007394 <USBH_HID_FifoRead+0x26>
      }
    }
  }

  f->lock = 0U;
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	2200      	movs	r2, #0
 80073f0:	729a      	strb	r2, [r3, #10]

  return nbytes;
 80073f2:	88fb      	ldrh	r3, [r7, #6]
}
 80073f4:	4618      	mov	r0, r3
 80073f6:	371c      	adds	r7, #28
 80073f8:	46bd      	mov	sp, r7
 80073fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fe:	4770      	bx	lr

08007400 <USBH_HID_FifoWrite>:
  * @param  buf: read buffer
  * @param  nbytes: number of item to write
  * @retval number of written items
  */
uint16_t USBH_HID_FifoWrite(FIFO_TypeDef *f, void *buf, uint16_t  nbytes)
{
 8007400:	b480      	push	{r7}
 8007402:	b087      	sub	sp, #28
 8007404:	af00      	add	r7, sp, #0
 8007406:	60f8      	str	r0, [r7, #12]
 8007408:	60b9      	str	r1, [r7, #8]
 800740a:	4613      	mov	r3, r2
 800740c:	80fb      	strh	r3, [r7, #6]
  uint16_t i;
  uint8_t *p;

  p = (uint8_t *) buf;
 800740e:	68bb      	ldr	r3, [r7, #8]
 8007410:	613b      	str	r3, [r7, #16]

  if (f->lock == 0U)
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	7a9b      	ldrb	r3, [r3, #10]
 8007416:	2b00      	cmp	r3, #0
 8007418:	d13c      	bne.n	8007494 <USBH_HID_FifoWrite+0x94>
  {
    f->lock = 1U;
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	2201      	movs	r2, #1
 800741e:	729a      	strb	r2, [r3, #10]

    for (i = 0U; i < nbytes; i++)
 8007420:	2300      	movs	r3, #0
 8007422:	82fb      	strh	r3, [r7, #22]
 8007424:	e032      	b.n	800748c <USBH_HID_FifoWrite+0x8c>
    {
      if (((f->head + 1U) == f->tail) ||
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	889b      	ldrh	r3, [r3, #4]
 800742a:	3301      	adds	r3, #1
 800742c:	68fa      	ldr	r2, [r7, #12]
 800742e:	88d2      	ldrh	r2, [r2, #6]
 8007430:	4293      	cmp	r3, r2
 8007432:	d00a      	beq.n	800744a <USBH_HID_FifoWrite+0x4a>
          (((f->head + 1U) == f->size) && (f->tail == 0U)))
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	889b      	ldrh	r3, [r3, #4]
 8007438:	3301      	adds	r3, #1
 800743a:	68fa      	ldr	r2, [r7, #12]
 800743c:	8912      	ldrh	r2, [r2, #8]
      if (((f->head + 1U) == f->tail) ||
 800743e:	4293      	cmp	r3, r2
 8007440:	d108      	bne.n	8007454 <USBH_HID_FifoWrite+0x54>
          (((f->head + 1U) == f->size) && (f->tail == 0U)))
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	88db      	ldrh	r3, [r3, #6]
 8007446:	2b00      	cmp	r3, #0
 8007448:	d104      	bne.n	8007454 <USBH_HID_FifoWrite+0x54>
      {
        f->lock = 0U;
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	2200      	movs	r2, #0
 800744e:	729a      	strb	r2, [r3, #10]
        return i;
 8007450:	8afb      	ldrh	r3, [r7, #22]
 8007452:	e023      	b.n	800749c <USBH_HID_FifoWrite+0x9c>
      }
      else
      {
        f->buf[f->head] = *p++;
 8007454:	693b      	ldr	r3, [r7, #16]
 8007456:	1c5a      	adds	r2, r3, #1
 8007458:	613a      	str	r2, [r7, #16]
 800745a:	68fa      	ldr	r2, [r7, #12]
 800745c:	6812      	ldr	r2, [r2, #0]
 800745e:	68f9      	ldr	r1, [r7, #12]
 8007460:	8889      	ldrh	r1, [r1, #4]
 8007462:	440a      	add	r2, r1
 8007464:	781b      	ldrb	r3, [r3, #0]
 8007466:	7013      	strb	r3, [r2, #0]
        f->head++;
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	889b      	ldrh	r3, [r3, #4]
 800746c:	3301      	adds	r3, #1
 800746e:	b29a      	uxth	r2, r3
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	809a      	strh	r2, [r3, #4]

        if (f->head == f->size)
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	889a      	ldrh	r2, [r3, #4]
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	891b      	ldrh	r3, [r3, #8]
 800747c:	429a      	cmp	r2, r3
 800747e:	d102      	bne.n	8007486 <USBH_HID_FifoWrite+0x86>
        {
          f->head = 0U;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	2200      	movs	r2, #0
 8007484:	809a      	strh	r2, [r3, #4]
    for (i = 0U; i < nbytes; i++)
 8007486:	8afb      	ldrh	r3, [r7, #22]
 8007488:	3301      	adds	r3, #1
 800748a:	82fb      	strh	r3, [r7, #22]
 800748c:	8afa      	ldrh	r2, [r7, #22]
 800748e:	88fb      	ldrh	r3, [r7, #6]
 8007490:	429a      	cmp	r2, r3
 8007492:	d3c8      	bcc.n	8007426 <USBH_HID_FifoWrite+0x26>
        }
      }
    }
  }

  f->lock = 0U;
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	2200      	movs	r2, #0
 8007498:	729a      	strb	r2, [r3, #10]

  return nbytes;
 800749a:	88fb      	ldrh	r3, [r7, #6]
}
 800749c:	4618      	mov	r0, r3
 800749e:	371c      	adds	r7, #28
 80074a0:	46bd      	mov	sp, r7
 80074a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a6:	4770      	bx	lr

080074a8 <USBH_HID_KeybdInit>:
  *         The function init the HID keyboard.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_HID_KeybdInit(USBH_HandleTypeDef *phost)
{
 80074a8:	b580      	push	{r7, lr}
 80074aa:	b084      	sub	sp, #16
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
  uint32_t x;
  HID_HandleTypeDef *HID_Handle = (HID_HandleTypeDef *) phost->pActiveClass->pData;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80074b6:	69db      	ldr	r3, [r3, #28]
 80074b8:	60bb      	str	r3, [r7, #8]

  keybd_info.lctrl = 0U;
 80074ba:	4b22      	ldr	r3, [pc, #136]	@ (8007544 <USBH_HID_KeybdInit+0x9c>)
 80074bc:	2200      	movs	r2, #0
 80074be:	705a      	strb	r2, [r3, #1]
  keybd_info.lshift = 0U;
 80074c0:	4b20      	ldr	r3, [pc, #128]	@ (8007544 <USBH_HID_KeybdInit+0x9c>)
 80074c2:	2200      	movs	r2, #0
 80074c4:	709a      	strb	r2, [r3, #2]
  keybd_info.lalt = 0U;
 80074c6:	4b1f      	ldr	r3, [pc, #124]	@ (8007544 <USBH_HID_KeybdInit+0x9c>)
 80074c8:	2200      	movs	r2, #0
 80074ca:	70da      	strb	r2, [r3, #3]
  keybd_info.lgui = 0U;
 80074cc:	4b1d      	ldr	r3, [pc, #116]	@ (8007544 <USBH_HID_KeybdInit+0x9c>)
 80074ce:	2200      	movs	r2, #0
 80074d0:	711a      	strb	r2, [r3, #4]
  keybd_info.rctrl = 0U;
 80074d2:	4b1c      	ldr	r3, [pc, #112]	@ (8007544 <USBH_HID_KeybdInit+0x9c>)
 80074d4:	2200      	movs	r2, #0
 80074d6:	715a      	strb	r2, [r3, #5]
  keybd_info.rshift = 0U;
 80074d8:	4b1a      	ldr	r3, [pc, #104]	@ (8007544 <USBH_HID_KeybdInit+0x9c>)
 80074da:	2200      	movs	r2, #0
 80074dc:	719a      	strb	r2, [r3, #6]
  keybd_info.ralt = 0U;
 80074de:	4b19      	ldr	r3, [pc, #100]	@ (8007544 <USBH_HID_KeybdInit+0x9c>)
 80074e0:	2200      	movs	r2, #0
 80074e2:	71da      	strb	r2, [r3, #7]
  keybd_info.rgui = 0U;
 80074e4:	4b17      	ldr	r3, [pc, #92]	@ (8007544 <USBH_HID_KeybdInit+0x9c>)
 80074e6:	2200      	movs	r2, #0
 80074e8:	721a      	strb	r2, [r3, #8]

  for (x = 0U; x < sizeof(keybd_report_data); x++)
 80074ea:	2300      	movs	r3, #0
 80074ec:	60fb      	str	r3, [r7, #12]
 80074ee:	e00c      	b.n	800750a <USBH_HID_KeybdInit+0x62>
  {
    keybd_report_data[x] = 0U;
 80074f0:	4a15      	ldr	r2, [pc, #84]	@ (8007548 <USBH_HID_KeybdInit+0xa0>)
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	4413      	add	r3, r2
 80074f6:	2200      	movs	r2, #0
 80074f8:	701a      	strb	r2, [r3, #0]
    keybd_rx_report_buf[x] = 0U;
 80074fa:	4a14      	ldr	r2, [pc, #80]	@ (800754c <USBH_HID_KeybdInit+0xa4>)
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	4413      	add	r3, r2
 8007500:	2200      	movs	r2, #0
 8007502:	701a      	strb	r2, [r3, #0]
  for (x = 0U; x < sizeof(keybd_report_data); x++)
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	3301      	adds	r3, #1
 8007508:	60fb      	str	r3, [r7, #12]
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	2b07      	cmp	r3, #7
 800750e:	d9ef      	bls.n	80074f0 <USBH_HID_KeybdInit+0x48>
  }

  if (HID_Handle->length > (sizeof(keybd_report_data)))
 8007510:	68bb      	ldr	r3, [r7, #8]
 8007512:	8b1b      	ldrh	r3, [r3, #24]
 8007514:	2b08      	cmp	r3, #8
 8007516:	d902      	bls.n	800751e <USBH_HID_KeybdInit+0x76>
  {
    HID_Handle->length = (uint16_t)(sizeof(keybd_report_data));
 8007518:	68bb      	ldr	r3, [r7, #8]
 800751a:	2208      	movs	r2, #8
 800751c:	831a      	strh	r2, [r3, #24]
  }

  HID_Handle->pData = keybd_rx_report_buf;
 800751e:	68bb      	ldr	r3, [r7, #8]
 8007520:	4a0a      	ldr	r2, [pc, #40]	@ (800754c <USBH_HID_KeybdInit+0xa4>)
 8007522:	615a      	str	r2, [r3, #20]
  {
    return USBH_FAIL;
  }
  else
  {
    USBH_HID_FifoInit(&HID_Handle->fifo, phost->device.Data, (uint16_t)(HID_QUEUE_SIZE * sizeof(keybd_report_data)));
 8007524:	68bb      	ldr	r3, [r7, #8]
 8007526:	f103 0008 	add.w	r0, r3, #8
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007530:	2250      	movs	r2, #80	@ 0x50
 8007532:	4619      	mov	r1, r3
 8007534:	f7ff feff 	bl	8007336 <USBH_HID_FifoInit>
  }

  return USBH_OK;
 8007538:	2300      	movs	r3, #0
}
 800753a:	4618      	mov	r0, r3
 800753c:	3710      	adds	r7, #16
 800753e:	46bd      	mov	sp, r7
 8007540:	bd80      	pop	{r7, pc}
 8007542:	bf00      	nop
 8007544:	2000cf10 	.word	0x2000cf10
 8007548:	2000cf28 	.word	0x2000cf28
 800754c:	2000cf20 	.word	0x2000cf20

08007550 <USBH_HID_GetKeybdInfo>:
  *         The function return keyboard information.
  * @param  phost: Host handle
  * @retval keyboard information
  */
HID_KEYBD_Info_TypeDef *USBH_HID_GetKeybdInfo(USBH_HandleTypeDef *phost)
{
 8007550:	b580      	push	{r7, lr}
 8007552:	b082      	sub	sp, #8
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]
  if (USBH_HID_KeybdDecode(phost) == USBH_OK)
 8007558:	6878      	ldr	r0, [r7, #4]
 800755a:	f000 f80d 	bl	8007578 <USBH_HID_KeybdDecode>
 800755e:	4603      	mov	r3, r0
 8007560:	2b00      	cmp	r3, #0
 8007562:	d101      	bne.n	8007568 <USBH_HID_GetKeybdInfo+0x18>
  {
    return &keybd_info;
 8007564:	4b03      	ldr	r3, [pc, #12]	@ (8007574 <USBH_HID_GetKeybdInfo+0x24>)
 8007566:	e000      	b.n	800756a <USBH_HID_GetKeybdInfo+0x1a>
  }
  else
  {
    return NULL;
 8007568:	2300      	movs	r3, #0
  }
}
 800756a:	4618      	mov	r0, r3
 800756c:	3708      	adds	r7, #8
 800756e:	46bd      	mov	sp, r7
 8007570:	bd80      	pop	{r7, pc}
 8007572:	bf00      	nop
 8007574:	2000cf10 	.word	0x2000cf10

08007578 <USBH_HID_KeybdDecode>:
  *         The function decode keyboard data.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HID_KeybdDecode(USBH_HandleTypeDef *phost)
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b084      	sub	sp, #16
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
  uint8_t x;

  HID_HandleTypeDef *HID_Handle = (HID_HandleTypeDef *) phost->pActiveClass->pData;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007586:	69db      	ldr	r3, [r3, #28]
 8007588:	60bb      	str	r3, [r7, #8]

  if ((HID_Handle->length == 0U) || (HID_Handle->fifo.buf == NULL))
 800758a:	68bb      	ldr	r3, [r7, #8]
 800758c:	8b1b      	ldrh	r3, [r3, #24]
 800758e:	2b00      	cmp	r3, #0
 8007590:	d003      	beq.n	800759a <USBH_HID_KeybdDecode+0x22>
 8007592:	68bb      	ldr	r3, [r7, #8]
 8007594:	689b      	ldr	r3, [r3, #8]
 8007596:	2b00      	cmp	r3, #0
 8007598:	d101      	bne.n	800759e <USBH_HID_KeybdDecode+0x26>
  {
    return USBH_FAIL;
 800759a:	2302      	movs	r3, #2
 800759c:	e066      	b.n	800766c <USBH_HID_KeybdDecode+0xf4>
  }

  /*Fill report */
  if (USBH_HID_FifoRead(&HID_Handle->fifo, &keybd_report_data, HID_Handle->length) ==  HID_Handle->length)
 800759e:	68bb      	ldr	r3, [r7, #8]
 80075a0:	f103 0008 	add.w	r0, r3, #8
 80075a4:	68bb      	ldr	r3, [r7, #8]
 80075a6:	8b1b      	ldrh	r3, [r3, #24]
 80075a8:	461a      	mov	r2, r3
 80075aa:	4932      	ldr	r1, [pc, #200]	@ (8007674 <USBH_HID_KeybdDecode+0xfc>)
 80075ac:	f7ff fedf 	bl	800736e <USBH_HID_FifoRead>
 80075b0:	4603      	mov	r3, r0
 80075b2:	461a      	mov	r2, r3
 80075b4:	68bb      	ldr	r3, [r7, #8]
 80075b6:	8b1b      	ldrh	r3, [r3, #24]
 80075b8:	429a      	cmp	r2, r3
 80075ba:	d156      	bne.n	800766a <USBH_HID_KeybdDecode+0xf2>
  {
    keybd_info.lctrl = (uint8_t)HID_ReadItem((HID_Report_ItemTypedef *) &imp_0_lctrl, 0U);
 80075bc:	2100      	movs	r1, #0
 80075be:	482e      	ldr	r0, [pc, #184]	@ (8007678 <USBH_HID_KeybdDecode+0x100>)
 80075c0:	f000 f8e4 	bl	800778c <HID_ReadItem>
 80075c4:	4603      	mov	r3, r0
 80075c6:	b2da      	uxtb	r2, r3
 80075c8:	4b2c      	ldr	r3, [pc, #176]	@ (800767c <USBH_HID_KeybdDecode+0x104>)
 80075ca:	705a      	strb	r2, [r3, #1]
    keybd_info.lshift = (uint8_t)HID_ReadItem((HID_Report_ItemTypedef *) &imp_0_lshift, 0U);
 80075cc:	2100      	movs	r1, #0
 80075ce:	482c      	ldr	r0, [pc, #176]	@ (8007680 <USBH_HID_KeybdDecode+0x108>)
 80075d0:	f000 f8dc 	bl	800778c <HID_ReadItem>
 80075d4:	4603      	mov	r3, r0
 80075d6:	b2da      	uxtb	r2, r3
 80075d8:	4b28      	ldr	r3, [pc, #160]	@ (800767c <USBH_HID_KeybdDecode+0x104>)
 80075da:	709a      	strb	r2, [r3, #2]
    keybd_info.lalt = (uint8_t)HID_ReadItem((HID_Report_ItemTypedef *) &imp_0_lalt, 0U);
 80075dc:	2100      	movs	r1, #0
 80075de:	4829      	ldr	r0, [pc, #164]	@ (8007684 <USBH_HID_KeybdDecode+0x10c>)
 80075e0:	f000 f8d4 	bl	800778c <HID_ReadItem>
 80075e4:	4603      	mov	r3, r0
 80075e6:	b2da      	uxtb	r2, r3
 80075e8:	4b24      	ldr	r3, [pc, #144]	@ (800767c <USBH_HID_KeybdDecode+0x104>)
 80075ea:	70da      	strb	r2, [r3, #3]
    keybd_info.lgui = (uint8_t)HID_ReadItem((HID_Report_ItemTypedef *) &imp_0_lgui, 0U);
 80075ec:	2100      	movs	r1, #0
 80075ee:	4826      	ldr	r0, [pc, #152]	@ (8007688 <USBH_HID_KeybdDecode+0x110>)
 80075f0:	f000 f8cc 	bl	800778c <HID_ReadItem>
 80075f4:	4603      	mov	r3, r0
 80075f6:	b2da      	uxtb	r2, r3
 80075f8:	4b20      	ldr	r3, [pc, #128]	@ (800767c <USBH_HID_KeybdDecode+0x104>)
 80075fa:	711a      	strb	r2, [r3, #4]
    keybd_info.rctrl = (uint8_t)HID_ReadItem((HID_Report_ItemTypedef *) &imp_0_rctrl, 0U);
 80075fc:	2100      	movs	r1, #0
 80075fe:	4823      	ldr	r0, [pc, #140]	@ (800768c <USBH_HID_KeybdDecode+0x114>)
 8007600:	f000 f8c4 	bl	800778c <HID_ReadItem>
 8007604:	4603      	mov	r3, r0
 8007606:	b2da      	uxtb	r2, r3
 8007608:	4b1c      	ldr	r3, [pc, #112]	@ (800767c <USBH_HID_KeybdDecode+0x104>)
 800760a:	715a      	strb	r2, [r3, #5]
    keybd_info.rshift = (uint8_t)HID_ReadItem((HID_Report_ItemTypedef *) &imp_0_rshift, 0U);
 800760c:	2100      	movs	r1, #0
 800760e:	4820      	ldr	r0, [pc, #128]	@ (8007690 <USBH_HID_KeybdDecode+0x118>)
 8007610:	f000 f8bc 	bl	800778c <HID_ReadItem>
 8007614:	4603      	mov	r3, r0
 8007616:	b2da      	uxtb	r2, r3
 8007618:	4b18      	ldr	r3, [pc, #96]	@ (800767c <USBH_HID_KeybdDecode+0x104>)
 800761a:	719a      	strb	r2, [r3, #6]
    keybd_info.ralt = (uint8_t)HID_ReadItem((HID_Report_ItemTypedef *) &imp_0_ralt, 0U);
 800761c:	2100      	movs	r1, #0
 800761e:	481d      	ldr	r0, [pc, #116]	@ (8007694 <USBH_HID_KeybdDecode+0x11c>)
 8007620:	f000 f8b4 	bl	800778c <HID_ReadItem>
 8007624:	4603      	mov	r3, r0
 8007626:	b2da      	uxtb	r2, r3
 8007628:	4b14      	ldr	r3, [pc, #80]	@ (800767c <USBH_HID_KeybdDecode+0x104>)
 800762a:	71da      	strb	r2, [r3, #7]
    keybd_info.rgui = (uint8_t)HID_ReadItem((HID_Report_ItemTypedef *) &imp_0_rgui, 0U);
 800762c:	2100      	movs	r1, #0
 800762e:	481a      	ldr	r0, [pc, #104]	@ (8007698 <USBH_HID_KeybdDecode+0x120>)
 8007630:	f000 f8ac 	bl	800778c <HID_ReadItem>
 8007634:	4603      	mov	r3, r0
 8007636:	b2da      	uxtb	r2, r3
 8007638:	4b10      	ldr	r3, [pc, #64]	@ (800767c <USBH_HID_KeybdDecode+0x104>)
 800763a:	721a      	strb	r2, [r3, #8]

    for (x = 0U; x < sizeof(keybd_info.keys); x++)
 800763c:	2300      	movs	r3, #0
 800763e:	73fb      	strb	r3, [r7, #15]
 8007640:	e00e      	b.n	8007660 <USBH_HID_KeybdDecode+0xe8>
    {
      keybd_info.keys[x] = (uint8_t)HID_ReadItem((HID_Report_ItemTypedef *) &imp_0_key_array, x);
 8007642:	7bfb      	ldrb	r3, [r7, #15]
 8007644:	4619      	mov	r1, r3
 8007646:	4815      	ldr	r0, [pc, #84]	@ (800769c <USBH_HID_KeybdDecode+0x124>)
 8007648:	f000 f8a0 	bl	800778c <HID_ReadItem>
 800764c:	4602      	mov	r2, r0
 800764e:	7bfb      	ldrb	r3, [r7, #15]
 8007650:	b2d1      	uxtb	r1, r2
 8007652:	4a0a      	ldr	r2, [pc, #40]	@ (800767c <USBH_HID_KeybdDecode+0x104>)
 8007654:	4413      	add	r3, r2
 8007656:	460a      	mov	r2, r1
 8007658:	725a      	strb	r2, [r3, #9]
    for (x = 0U; x < sizeof(keybd_info.keys); x++)
 800765a:	7bfb      	ldrb	r3, [r7, #15]
 800765c:	3301      	adds	r3, #1
 800765e:	73fb      	strb	r3, [r7, #15]
 8007660:	7bfb      	ldrb	r3, [r7, #15]
 8007662:	2b05      	cmp	r3, #5
 8007664:	d9ed      	bls.n	8007642 <USBH_HID_KeybdDecode+0xca>
    }

    return USBH_OK;
 8007666:	2300      	movs	r3, #0
 8007668:	e000      	b.n	800766c <USBH_HID_KeybdDecode+0xf4>
  }
  return   USBH_FAIL;
 800766a:	2302      	movs	r3, #2
}
 800766c:	4618      	mov	r0, r3
 800766e:	3710      	adds	r7, #16
 8007670:	46bd      	mov	sp, r7
 8007672:	bd80      	pop	{r7, pc}
 8007674:	2000cf28 	.word	0x2000cf28
 8007678:	0800cc6c 	.word	0x0800cc6c
 800767c:	2000cf10 	.word	0x2000cf10
 8007680:	0800cc8c 	.word	0x0800cc8c
 8007684:	0800ccac 	.word	0x0800ccac
 8007688:	0800cccc 	.word	0x0800cccc
 800768c:	0800ccec 	.word	0x0800ccec
 8007690:	0800cd0c 	.word	0x0800cd0c
 8007694:	0800cd2c 	.word	0x0800cd2c
 8007698:	0800cd4c 	.word	0x0800cd4c
 800769c:	0800cd6c 	.word	0x0800cd6c

080076a0 <USBH_HID_GetASCIICode>:
  * @param  phost: Host handle
  * @param  info: Keyboard information
  * @retval ASCII code
  */
uint8_t USBH_HID_GetASCIICode(HID_KEYBD_Info_TypeDef *info)
{
 80076a0:	b480      	push	{r7}
 80076a2:	b085      	sub	sp, #20
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
  uint8_t output;

  if ((info->lshift != 0U) || (info->rshift != 0U))
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	789b      	ldrb	r3, [r3, #2]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d103      	bne.n	80076b8 <USBH_HID_GetASCIICode+0x18>
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	799b      	ldrb	r3, [r3, #6]
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d009      	beq.n	80076cc <USBH_HID_GetASCIICode+0x2c>
  {
    output = HID_KEYBRD_ShiftKey[HID_KEYBRD_Codes[info->keys[0]]];
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	7a5b      	ldrb	r3, [r3, #9]
 80076bc:	461a      	mov	r2, r3
 80076be:	4b0b      	ldr	r3, [pc, #44]	@ (80076ec <USBH_HID_GetASCIICode+0x4c>)
 80076c0:	5c9b      	ldrb	r3, [r3, r2]
 80076c2:	461a      	mov	r2, r3
 80076c4:	4b0a      	ldr	r3, [pc, #40]	@ (80076f0 <USBH_HID_GetASCIICode+0x50>)
 80076c6:	5c9b      	ldrb	r3, [r3, r2]
 80076c8:	73fb      	strb	r3, [r7, #15]
 80076ca:	e008      	b.n	80076de <USBH_HID_GetASCIICode+0x3e>
  }
  else
  {
    output = HID_KEYBRD_Key[HID_KEYBRD_Codes[info->keys[0]]];
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	7a5b      	ldrb	r3, [r3, #9]
 80076d0:	461a      	mov	r2, r3
 80076d2:	4b06      	ldr	r3, [pc, #24]	@ (80076ec <USBH_HID_GetASCIICode+0x4c>)
 80076d4:	5c9b      	ldrb	r3, [r3, r2]
 80076d6:	461a      	mov	r2, r3
 80076d8:	4b06      	ldr	r3, [pc, #24]	@ (80076f4 <USBH_HID_GetASCIICode+0x54>)
 80076da:	5c9b      	ldrb	r3, [r3, r2]
 80076dc:	73fb      	strb	r3, [r7, #15]
  }
  return output;
 80076de:	7bfb      	ldrb	r3, [r7, #15]
}
 80076e0:	4618      	mov	r0, r3
 80076e2:	3714      	adds	r7, #20
 80076e4:	46bd      	mov	sp, r7
 80076e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ea:	4770      	bx	lr
 80076ec:	0800ce94 	.word	0x0800ce94
 80076f0:	0800ce10 	.word	0x0800ce10
 80076f4:	0800cd8c 	.word	0x0800cd8c

080076f8 <USBH_HID_MouseInit>:
  *         The function init the HID mouse.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_HID_MouseInit(USBH_HandleTypeDef *phost)
{
 80076f8:	b580      	push	{r7, lr}
 80076fa:	b084      	sub	sp, #16
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
  uint32_t i;
  HID_HandleTypeDef *HID_Handle = (HID_HandleTypeDef *) phost->pActiveClass->pData;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007706:	69db      	ldr	r3, [r3, #28]
 8007708:	60bb      	str	r3, [r7, #8]

  mouse_info.x = 0U;
 800770a:	4b1d      	ldr	r3, [pc, #116]	@ (8007780 <USBH_HID_MouseInit+0x88>)
 800770c:	2200      	movs	r2, #0
 800770e:	701a      	strb	r2, [r3, #0]
  mouse_info.y = 0U;
 8007710:	4b1b      	ldr	r3, [pc, #108]	@ (8007780 <USBH_HID_MouseInit+0x88>)
 8007712:	2200      	movs	r2, #0
 8007714:	705a      	strb	r2, [r3, #1]
  mouse_info.buttons[0] = 0U;
 8007716:	4b1a      	ldr	r3, [pc, #104]	@ (8007780 <USBH_HID_MouseInit+0x88>)
 8007718:	2200      	movs	r2, #0
 800771a:	709a      	strb	r2, [r3, #2]
  mouse_info.buttons[1] = 0U;
 800771c:	4b18      	ldr	r3, [pc, #96]	@ (8007780 <USBH_HID_MouseInit+0x88>)
 800771e:	2200      	movs	r2, #0
 8007720:	70da      	strb	r2, [r3, #3]
  mouse_info.buttons[2] = 0U;
 8007722:	4b17      	ldr	r3, [pc, #92]	@ (8007780 <USBH_HID_MouseInit+0x88>)
 8007724:	2200      	movs	r2, #0
 8007726:	711a      	strb	r2, [r3, #4]

  for (i = 0U; i < sizeof(mouse_report_data); i++)
 8007728:	2300      	movs	r3, #0
 800772a:	60fb      	str	r3, [r7, #12]
 800772c:	e00c      	b.n	8007748 <USBH_HID_MouseInit+0x50>
  {
    mouse_report_data[i] = 0U;
 800772e:	4a15      	ldr	r2, [pc, #84]	@ (8007784 <USBH_HID_MouseInit+0x8c>)
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	4413      	add	r3, r2
 8007734:	2200      	movs	r2, #0
 8007736:	701a      	strb	r2, [r3, #0]
    mouse_rx_report_buf[i] = 0U;
 8007738:	4a13      	ldr	r2, [pc, #76]	@ (8007788 <USBH_HID_MouseInit+0x90>)
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	4413      	add	r3, r2
 800773e:	2200      	movs	r2, #0
 8007740:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < sizeof(mouse_report_data); i++)
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	3301      	adds	r3, #1
 8007746:	60fb      	str	r3, [r7, #12]
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	2b07      	cmp	r3, #7
 800774c:	d9ef      	bls.n	800772e <USBH_HID_MouseInit+0x36>
  }

  if (HID_Handle->length > sizeof(mouse_report_data))
 800774e:	68bb      	ldr	r3, [r7, #8]
 8007750:	8b1b      	ldrh	r3, [r3, #24]
 8007752:	2b08      	cmp	r3, #8
 8007754:	d902      	bls.n	800775c <USBH_HID_MouseInit+0x64>
  {
    HID_Handle->length = (uint16_t)sizeof(mouse_report_data);
 8007756:	68bb      	ldr	r3, [r7, #8]
 8007758:	2208      	movs	r2, #8
 800775a:	831a      	strh	r2, [r3, #24]
  }
  HID_Handle->pData = mouse_rx_report_buf;
 800775c:	68bb      	ldr	r3, [r7, #8]
 800775e:	4a0a      	ldr	r2, [pc, #40]	@ (8007788 <USBH_HID_MouseInit+0x90>)
 8007760:	615a      	str	r2, [r3, #20]
  {
    return USBH_FAIL;
  }
  else
  {
    USBH_HID_FifoInit(&HID_Handle->fifo, phost->device.Data, (uint16_t)(HID_QUEUE_SIZE * sizeof(mouse_report_data)));
 8007762:	68bb      	ldr	r3, [r7, #8]
 8007764:	f103 0008 	add.w	r0, r3, #8
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800776e:	2250      	movs	r2, #80	@ 0x50
 8007770:	4619      	mov	r1, r3
 8007772:	f7ff fde0 	bl	8007336 <USBH_HID_FifoInit>
  }

  return USBH_OK;
 8007776:	2300      	movs	r3, #0
}
 8007778:	4618      	mov	r0, r3
 800777a:	3710      	adds	r7, #16
 800777c:	46bd      	mov	sp, r7
 800777e:	bd80      	pop	{r7, pc}
 8007780:	2000cf30 	.word	0x2000cf30
 8007784:	2000cf38 	.word	0x2000cf38
 8007788:	2000cf40 	.word	0x2000cf40

0800778c <HID_ReadItem>:
  * @param  ri: report item
  * @param  ndx: report index
  * @retval status (0 : fail / otherwise: item value)
  */
uint32_t HID_ReadItem(HID_Report_ItemTypedef *ri, uint8_t ndx)
{
 800778c:	b480      	push	{r7}
 800778e:	b089      	sub	sp, #36	@ 0x24
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
 8007794:	460b      	mov	r3, r1
 8007796:	70fb      	strb	r3, [r7, #3]
  uint32_t val = 0U;
 8007798:	2300      	movs	r3, #0
 800779a:	61fb      	str	r3, [r7, #28]
  uint32_t x = 0U;
 800779c:	2300      	movs	r3, #0
 800779e:	61bb      	str	r3, [r7, #24]
  uint32_t bofs;
  uint8_t *data = ri->data;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	617b      	str	r3, [r7, #20]
  uint8_t shift = ri->shift;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	7a1b      	ldrb	r3, [r3, #8]
 80077aa:	74fb      	strb	r3, [r7, #19]

  /* get the logical value of the item */

  /* if this is an array, we may need to offset ri->data.*/
  if (ri->count > 0U)
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	7a5b      	ldrb	r3, [r3, #9]
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d01a      	beq.n	80077ea <HID_ReadItem+0x5e>
  {
    /* If app tries to read outside of the array. */
    if (ri->count <= ndx)
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	7a5b      	ldrb	r3, [r3, #9]
 80077b8:	78fa      	ldrb	r2, [r7, #3]
 80077ba:	429a      	cmp	r2, r3
 80077bc:	d301      	bcc.n	80077c2 <HID_ReadItem+0x36>
    {
      return (0U);
 80077be:	2300      	movs	r3, #0
 80077c0:	e078      	b.n	80078b4 <HID_ReadItem+0x128>
    }

    /* calculate bit offset */
    bofs = ndx * ri->size;
 80077c2:	78fb      	ldrb	r3, [r7, #3]
 80077c4:	687a      	ldr	r2, [r7, #4]
 80077c6:	6852      	ldr	r2, [r2, #4]
 80077c8:	fb02 f303 	mul.w	r3, r2, r3
 80077cc:	60fb      	str	r3, [r7, #12]
    bofs += shift;
 80077ce:	7cfb      	ldrb	r3, [r7, #19]
 80077d0:	68fa      	ldr	r2, [r7, #12]
 80077d2:	4413      	add	r3, r2
 80077d4:	60fb      	str	r3, [r7, #12]
    /* calculate byte offset + shift pair from bit offset. */
    data += bofs / 8U;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	08db      	lsrs	r3, r3, #3
 80077da:	697a      	ldr	r2, [r7, #20]
 80077dc:	4413      	add	r3, r2
 80077de:	617b      	str	r3, [r7, #20]
    shift = (uint8_t)(bofs % 8U);
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	b2db      	uxtb	r3, r3
 80077e4:	f003 0307 	and.w	r3, r3, #7
 80077e8:	74fb      	strb	r3, [r7, #19]
  }
  /* read data bytes in little endian order */
  for (x = 0U; x < (((ri->size & 0x7U) != 0U) ? ((ri->size / 8U) + 1U) : (ri->size / 8U)); x++)
 80077ea:	2300      	movs	r3, #0
 80077ec:	61bb      	str	r3, [r7, #24]
 80077ee:	e00a      	b.n	8007806 <HID_ReadItem+0x7a>
  {
    val = (uint32_t)((uint32_t)(*data) << (x * 8U));
 80077f0:	697b      	ldr	r3, [r7, #20]
 80077f2:	781b      	ldrb	r3, [r3, #0]
 80077f4:	461a      	mov	r2, r3
 80077f6:	69bb      	ldr	r3, [r7, #24]
 80077f8:	00db      	lsls	r3, r3, #3
 80077fa:	fa02 f303 	lsl.w	r3, r2, r3
 80077fe:	61fb      	str	r3, [r7, #28]
  for (x = 0U; x < (((ri->size & 0x7U) != 0U) ? ((ri->size / 8U) + 1U) : (ri->size / 8U)); x++)
 8007800:	69bb      	ldr	r3, [r7, #24]
 8007802:	3301      	adds	r3, #1
 8007804:	61bb      	str	r3, [r7, #24]
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	685b      	ldr	r3, [r3, #4]
 800780a:	f003 0307 	and.w	r3, r3, #7
 800780e:	2b00      	cmp	r3, #0
 8007810:	d004      	beq.n	800781c <HID_ReadItem+0x90>
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	685b      	ldr	r3, [r3, #4]
 8007816:	08db      	lsrs	r3, r3, #3
 8007818:	3301      	adds	r3, #1
 800781a:	e002      	b.n	8007822 <HID_ReadItem+0x96>
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	685b      	ldr	r3, [r3, #4]
 8007820:	08db      	lsrs	r3, r3, #3
 8007822:	69ba      	ldr	r2, [r7, #24]
 8007824:	4293      	cmp	r3, r2
 8007826:	d8e3      	bhi.n	80077f0 <HID_ReadItem+0x64>
  }
  val = (val >> shift) & (((uint32_t)1U << ri->size) - 1U);
 8007828:	7cfb      	ldrb	r3, [r7, #19]
 800782a:	69fa      	ldr	r2, [r7, #28]
 800782c:	40da      	lsrs	r2, r3
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	685b      	ldr	r3, [r3, #4]
 8007832:	f04f 31ff 	mov.w	r1, #4294967295
 8007836:	fa01 f303 	lsl.w	r3, r1, r3
 800783a:	43db      	mvns	r3, r3
 800783c:	4013      	ands	r3, r2
 800783e:	61fb      	str	r3, [r7, #28]

  if ((val < ri->logical_min) || (val > ri->logical_max))
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	68db      	ldr	r3, [r3, #12]
 8007844:	69fa      	ldr	r2, [r7, #28]
 8007846:	429a      	cmp	r2, r3
 8007848:	d304      	bcc.n	8007854 <HID_ReadItem+0xc8>
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	691b      	ldr	r3, [r3, #16]
 800784e:	69fa      	ldr	r2, [r7, #28]
 8007850:	429a      	cmp	r2, r3
 8007852:	d901      	bls.n	8007858 <HID_ReadItem+0xcc>
  {
    return (0U);
 8007854:	2300      	movs	r3, #0
 8007856:	e02d      	b.n	80078b4 <HID_ReadItem+0x128>
  }

  /* convert logical value to physical value */
  /* See if the number is negative or not. */
  if ((ri->sign != 0U) && ((val & ((uint32_t)1U << (ri->size - 1U))) != 0U))
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	7a9b      	ldrb	r3, [r3, #10]
 800785c:	2b00      	cmp	r3, #0
 800785e:	d01e      	beq.n	800789e <HID_ReadItem+0x112>
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	685b      	ldr	r3, [r3, #4]
 8007864:	3b01      	subs	r3, #1
 8007866:	69fa      	ldr	r2, [r7, #28]
 8007868:	fa22 f303 	lsr.w	r3, r2, r3
 800786c:	f003 0301 	and.w	r3, r3, #1
 8007870:	2b00      	cmp	r3, #0
 8007872:	d014      	beq.n	800789e <HID_ReadItem+0x112>
  {
    /* yes, so sign extend value to 32 bits. */
    uint32_t vs = (uint32_t)((0xffffffffU & ~((1U << (ri->size)) - 1U)) | val);
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	685b      	ldr	r3, [r3, #4]
 8007878:	2201      	movs	r2, #1
 800787a:	fa02 f303 	lsl.w	r3, r2, r3
 800787e:	425b      	negs	r3, r3
 8007880:	69fa      	ldr	r2, [r7, #28]
 8007882:	4313      	orrs	r3, r2
 8007884:	60bb      	str	r3, [r7, #8]

    if (ri->resolution == 1U)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	69db      	ldr	r3, [r3, #28]
 800788a:	2b01      	cmp	r3, #1
 800788c:	d101      	bne.n	8007892 <HID_ReadItem+0x106>
    {
      return ((uint32_t)vs);
 800788e:	68bb      	ldr	r3, [r7, #8]
 8007890:	e010      	b.n	80078b4 <HID_ReadItem+0x128>
    }
    return ((uint32_t)(vs * ri->resolution));
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	69db      	ldr	r3, [r3, #28]
 8007896:	68ba      	ldr	r2, [r7, #8]
 8007898:	fb02 f303 	mul.w	r3, r2, r3
 800789c:	e00a      	b.n	80078b4 <HID_ReadItem+0x128>
  }
  else
  {
    if (ri->resolution == 1U)
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	69db      	ldr	r3, [r3, #28]
 80078a2:	2b01      	cmp	r3, #1
 80078a4:	d101      	bne.n	80078aa <HID_ReadItem+0x11e>
    {
      return (val);
 80078a6:	69fb      	ldr	r3, [r7, #28]
 80078a8:	e004      	b.n	80078b4 <HID_ReadItem+0x128>
    }
    return (val * ri->resolution);
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	69db      	ldr	r3, [r3, #28]
 80078ae:	69fa      	ldr	r2, [r7, #28]
 80078b0:	fb02 f303 	mul.w	r3, r2, r3
  }
}
 80078b4:	4618      	mov	r0, r3
 80078b6:	3724      	adds	r7, #36	@ 0x24
 80078b8:	46bd      	mov	sp, r7
 80078ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078be:	4770      	bx	lr

080078c0 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 80078c0:	b580      	push	{r7, lr}
 80078c2:	b084      	sub	sp, #16
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	60f8      	str	r0, [r7, #12]
 80078c8:	60b9      	str	r1, [r7, #8]
 80078ca:	4613      	mov	r3, r2
 80078cc:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d101      	bne.n	80078d8 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 80078d4:	2302      	movs	r3, #2
 80078d6:	e029      	b.n	800792c <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	79fa      	ldrb	r2, [r7, #7]
 80078dc:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	2200      	movs	r2, #0
 80078e4:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	2200      	movs	r2, #0
 80078ec:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 80078f0:	68f8      	ldr	r0, [r7, #12]
 80078f2:	f000 f81f 	bl	8007934 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	2200      	movs	r2, #0
 80078fa:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	2200      	movs	r2, #0
 8007902:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	2200      	movs	r2, #0
 800790a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	2200      	movs	r2, #0
 8007912:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8007916:	68bb      	ldr	r3, [r7, #8]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d003      	beq.n	8007924 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	68ba      	ldr	r2, [r7, #8]
 8007920:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8007924:	68f8      	ldr	r0, [r7, #12]
 8007926:	f000 fdd7 	bl	80084d8 <USBH_LL_Init>

  return USBH_OK;
 800792a:	2300      	movs	r3, #0
}
 800792c:	4618      	mov	r0, r3
 800792e:	3710      	adds	r7, #16
 8007930:	46bd      	mov	sp, r7
 8007932:	bd80      	pop	{r7, pc}

08007934 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8007934:	b580      	push	{r7, lr}
 8007936:	b084      	sub	sp, #16
 8007938:	af00      	add	r7, sp, #0
 800793a:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800793c:	2300      	movs	r3, #0
 800793e:	60fb      	str	r3, [r7, #12]
 8007940:	e009      	b.n	8007956 <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 8007942:	687a      	ldr	r2, [r7, #4]
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	33e0      	adds	r3, #224	@ 0xe0
 8007948:	009b      	lsls	r3, r3, #2
 800794a:	4413      	add	r3, r2
 800794c:	2200      	movs	r2, #0
 800794e:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	3301      	adds	r3, #1
 8007954:	60fb      	str	r3, [r7, #12]
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	2b0f      	cmp	r3, #15
 800795a:	d9f2      	bls.n	8007942 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800795c:	2300      	movs	r3, #0
 800795e:	60fb      	str	r3, [r7, #12]
 8007960:	e009      	b.n	8007976 <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 8007962:	687a      	ldr	r2, [r7, #4]
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	4413      	add	r3, r2
 8007968:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800796c:	2200      	movs	r2, #0
 800796e:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	3301      	adds	r3, #1
 8007974:	60fb      	str	r3, [r7, #12]
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800797c:	d3f1      	bcc.n	8007962 <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	2200      	movs	r2, #0
 8007982:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2200      	movs	r2, #0
 8007988:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	2201      	movs	r2, #1
 800798e:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2200      	movs	r2, #0
 8007994:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	2201      	movs	r2, #1
 800799c:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	2240      	movs	r2, #64	@ 0x40
 80079a2:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2200      	movs	r2, #0
 80079a8:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	2200      	movs	r2, #0
 80079ae:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	2201      	movs	r2, #1
 80079b6:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	2200      	movs	r2, #0
 80079be:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	2200      	movs	r2, #0
 80079c6:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	331c      	adds	r3, #28
 80079ce:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80079d2:	2100      	movs	r1, #0
 80079d4:	4618      	mov	r0, r3
 80079d6:	f000 ffd5 	bl	8008984 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80079e0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80079e4:	2100      	movs	r1, #0
 80079e6:	4618      	mov	r0, r3
 80079e8:	f000 ffcc 	bl	8008984 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	f203 3326 	addw	r3, r3, #806	@ 0x326
 80079f2:	2212      	movs	r2, #18
 80079f4:	2100      	movs	r1, #0
 80079f6:	4618      	mov	r0, r3
 80079f8:	f000 ffc4 	bl	8008984 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8007a02:	223e      	movs	r2, #62	@ 0x3e
 8007a04:	2100      	movs	r1, #0
 8007a06:	4618      	mov	r0, r3
 8007a08:	f000 ffbc 	bl	8008984 <memset>

  return USBH_OK;
 8007a0c:	2300      	movs	r3, #0
}
 8007a0e:	4618      	mov	r0, r3
 8007a10:	3710      	adds	r7, #16
 8007a12:	46bd      	mov	sp, r7
 8007a14:	bd80      	pop	{r7, pc}

08007a16 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8007a16:	b480      	push	{r7}
 8007a18:	b085      	sub	sp, #20
 8007a1a:	af00      	add	r7, sp, #0
 8007a1c:	6078      	str	r0, [r7, #4]
 8007a1e:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8007a20:	2300      	movs	r3, #0
 8007a22:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8007a24:	683b      	ldr	r3, [r7, #0]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d016      	beq.n	8007a58 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d10e      	bne.n	8007a52 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8007a3a:	1c59      	adds	r1, r3, #1
 8007a3c:	687a      	ldr	r2, [r7, #4]
 8007a3e:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8007a42:	687a      	ldr	r2, [r7, #4]
 8007a44:	33de      	adds	r3, #222	@ 0xde
 8007a46:	6839      	ldr	r1, [r7, #0]
 8007a48:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	73fb      	strb	r3, [r7, #15]
 8007a50:	e004      	b.n	8007a5c <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8007a52:	2302      	movs	r3, #2
 8007a54:	73fb      	strb	r3, [r7, #15]
 8007a56:	e001      	b.n	8007a5c <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8007a58:	2302      	movs	r3, #2
 8007a5a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007a5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a5e:	4618      	mov	r0, r3
 8007a60:	3714      	adds	r7, #20
 8007a62:	46bd      	mov	sp, r7
 8007a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a68:	4770      	bx	lr

08007a6a <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8007a6a:	b480      	push	{r7}
 8007a6c:	b085      	sub	sp, #20
 8007a6e:	af00      	add	r7, sp, #0
 8007a70:	6078      	str	r0, [r7, #4]
 8007a72:	460b      	mov	r3, r1
 8007a74:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8007a76:	2300      	movs	r3, #0
 8007a78:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8007a80:	78fa      	ldrb	r2, [r7, #3]
 8007a82:	429a      	cmp	r2, r3
 8007a84:	d204      	bcs.n	8007a90 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	78fa      	ldrb	r2, [r7, #3]
 8007a8a:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8007a8e:	e001      	b.n	8007a94 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8007a90:	2302      	movs	r3, #2
 8007a92:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007a94:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a96:	4618      	mov	r0, r3
 8007a98:	3714      	adds	r7, #20
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa0:	4770      	bx	lr

08007aa2 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8007aa2:	b480      	push	{r7}
 8007aa4:	b087      	sub	sp, #28
 8007aa6:	af00      	add	r7, sp, #0
 8007aa8:	6078      	str	r0, [r7, #4]
 8007aaa:	4608      	mov	r0, r1
 8007aac:	4611      	mov	r1, r2
 8007aae:	461a      	mov	r2, r3
 8007ab0:	4603      	mov	r3, r0
 8007ab2:	70fb      	strb	r3, [r7, #3]
 8007ab4:	460b      	mov	r3, r1
 8007ab6:	70bb      	strb	r3, [r7, #2]
 8007ab8:	4613      	mov	r3, r2
 8007aba:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8007abc:	2300      	movs	r3, #0
 8007abe:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8007ac0:	2300      	movs	r3, #0
 8007ac2:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8007aca:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8007acc:	e025      	b.n	8007b1a <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8007ace:	7dfb      	ldrb	r3, [r7, #23]
 8007ad0:	221a      	movs	r2, #26
 8007ad2:	fb02 f303 	mul.w	r3, r2, r3
 8007ad6:	3308      	adds	r3, #8
 8007ad8:	68fa      	ldr	r2, [r7, #12]
 8007ada:	4413      	add	r3, r2
 8007adc:	3302      	adds	r3, #2
 8007ade:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8007ae0:	693b      	ldr	r3, [r7, #16]
 8007ae2:	795b      	ldrb	r3, [r3, #5]
 8007ae4:	78fa      	ldrb	r2, [r7, #3]
 8007ae6:	429a      	cmp	r2, r3
 8007ae8:	d002      	beq.n	8007af0 <USBH_FindInterface+0x4e>
 8007aea:	78fb      	ldrb	r3, [r7, #3]
 8007aec:	2bff      	cmp	r3, #255	@ 0xff
 8007aee:	d111      	bne.n	8007b14 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007af0:	693b      	ldr	r3, [r7, #16]
 8007af2:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8007af4:	78ba      	ldrb	r2, [r7, #2]
 8007af6:	429a      	cmp	r2, r3
 8007af8:	d002      	beq.n	8007b00 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007afa:	78bb      	ldrb	r3, [r7, #2]
 8007afc:	2bff      	cmp	r3, #255	@ 0xff
 8007afe:	d109      	bne.n	8007b14 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8007b00:	693b      	ldr	r3, [r7, #16]
 8007b02:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007b04:	787a      	ldrb	r2, [r7, #1]
 8007b06:	429a      	cmp	r2, r3
 8007b08:	d002      	beq.n	8007b10 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8007b0a:	787b      	ldrb	r3, [r7, #1]
 8007b0c:	2bff      	cmp	r3, #255	@ 0xff
 8007b0e:	d101      	bne.n	8007b14 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8007b10:	7dfb      	ldrb	r3, [r7, #23]
 8007b12:	e006      	b.n	8007b22 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8007b14:	7dfb      	ldrb	r3, [r7, #23]
 8007b16:	3301      	adds	r3, #1
 8007b18:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8007b1a:	7dfb      	ldrb	r3, [r7, #23]
 8007b1c:	2b01      	cmp	r3, #1
 8007b1e:	d9d6      	bls.n	8007ace <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8007b20:	23ff      	movs	r3, #255	@ 0xff
}
 8007b22:	4618      	mov	r0, r3
 8007b24:	371c      	adds	r7, #28
 8007b26:	46bd      	mov	sp, r7
 8007b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2c:	4770      	bx	lr

08007b2e <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8007b2e:	b580      	push	{r7, lr}
 8007b30:	b082      	sub	sp, #8
 8007b32:	af00      	add	r7, sp, #0
 8007b34:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8007b36:	6878      	ldr	r0, [r7, #4]
 8007b38:	f000 fd0a 	bl	8008550 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8007b3c:	2101      	movs	r1, #1
 8007b3e:	6878      	ldr	r0, [r7, #4]
 8007b40:	f000 fdcf 	bl	80086e2 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8007b44:	2300      	movs	r3, #0
}
 8007b46:	4618      	mov	r0, r3
 8007b48:	3708      	adds	r7, #8
 8007b4a:	46bd      	mov	sp, r7
 8007b4c:	bd80      	pop	{r7, pc}

08007b4e <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8007b4e:	b480      	push	{r7}
 8007b50:	b083      	sub	sp, #12
 8007b52:	af00      	add	r7, sp, #0
 8007b54:	6078      	str	r0, [r7, #4]
 8007b56:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	683a      	ldr	r2, [r7, #0]
 8007b5c:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8007b60:	bf00      	nop
 8007b62:	370c      	adds	r7, #12
 8007b64:	46bd      	mov	sp, r7
 8007b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6a:	4770      	bx	lr

08007b6c <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8007b6c:	b580      	push	{r7, lr}
 8007b6e:	b082      	sub	sp, #8
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8007b7a:	1c5a      	adds	r2, r3, #1
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8007b82:	6878      	ldr	r0, [r7, #4]
 8007b84:	f000 f804 	bl	8007b90 <USBH_HandleSof>
}
 8007b88:	bf00      	nop
 8007b8a:	3708      	adds	r7, #8
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	bd80      	pop	{r7, pc}

08007b90 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8007b90:	b580      	push	{r7, lr}
 8007b92:	b082      	sub	sp, #8
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	781b      	ldrb	r3, [r3, #0]
 8007b9c:	b2db      	uxtb	r3, r3
 8007b9e:	2b0b      	cmp	r3, #11
 8007ba0:	d10a      	bne.n	8007bb8 <USBH_HandleSof+0x28>
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d005      	beq.n	8007bb8 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007bb2:	699b      	ldr	r3, [r3, #24]
 8007bb4:	6878      	ldr	r0, [r7, #4]
 8007bb6:	4798      	blx	r3
  }
}
 8007bb8:	bf00      	nop
 8007bba:	3708      	adds	r7, #8
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	bd80      	pop	{r7, pc}

08007bc0 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8007bc0:	b480      	push	{r7}
 8007bc2:	b083      	sub	sp, #12
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2201      	movs	r2, #1
 8007bcc:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 8007bd0:	bf00      	nop
}
 8007bd2:	370c      	adds	r7, #12
 8007bd4:	46bd      	mov	sp, r7
 8007bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bda:	4770      	bx	lr

08007bdc <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8007bdc:	b480      	push	{r7}
 8007bde:	b083      	sub	sp, #12
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2200      	movs	r2, #0
 8007be8:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2201      	movs	r2, #1
 8007bf0:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 8007bf4:	bf00      	nop
}
 8007bf6:	370c      	adds	r7, #12
 8007bf8:	46bd      	mov	sp, r7
 8007bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfe:	4770      	bx	lr

08007c00 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8007c00:	b480      	push	{r7}
 8007c02:	b083      	sub	sp, #12
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	2201      	movs	r2, #1
 8007c0c:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	2200      	movs	r2, #0
 8007c14:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8007c20:	2300      	movs	r3, #0
}
 8007c22:	4618      	mov	r0, r3
 8007c24:	370c      	adds	r7, #12
 8007c26:	46bd      	mov	sp, r7
 8007c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2c:	4770      	bx	lr

08007c2e <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8007c2e:	b580      	push	{r7, lr}
 8007c30:	b082      	sub	sp, #8
 8007c32:	af00      	add	r7, sp, #0
 8007c34:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	2201      	movs	r2, #1
 8007c3a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	2200      	movs	r2, #0
 8007c42:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	2200      	movs	r2, #0
 8007c4a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8007c4e:	6878      	ldr	r0, [r7, #4]
 8007c50:	f000 fc99 	bl	8008586 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	791b      	ldrb	r3, [r3, #4]
 8007c58:	4619      	mov	r1, r3
 8007c5a:	6878      	ldr	r0, [r7, #4]
 8007c5c:	f000 fafe 	bl	800825c <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	795b      	ldrb	r3, [r3, #5]
 8007c64:	4619      	mov	r1, r3
 8007c66:	6878      	ldr	r0, [r7, #4]
 8007c68:	f000 faf8 	bl	800825c <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8007c6c:	2300      	movs	r3, #0
}
 8007c6e:	4618      	mov	r0, r3
 8007c70:	3708      	adds	r7, #8
 8007c72:	46bd      	mov	sp, r7
 8007c74:	bd80      	pop	{r7, pc}

08007c76 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8007c76:	b580      	push	{r7, lr}
 8007c78:	b084      	sub	sp, #16
 8007c7a:	af00      	add	r7, sp, #0
 8007c7c:	60f8      	str	r0, [r7, #12]
 8007c7e:	607b      	str	r3, [r7, #4]
 8007c80:	460b      	mov	r3, r1
 8007c82:	72fb      	strb	r3, [r7, #11]
 8007c84:	4613      	mov	r3, r2
 8007c86:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	789b      	ldrb	r3, [r3, #2]
 8007c8c:	2b01      	cmp	r3, #1
 8007c8e:	d11c      	bne.n	8007cca <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8007c90:	7afb      	ldrb	r3, [r7, #11]
 8007c92:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007c96:	b2da      	uxtb	r2, r3
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	2206      	movs	r2, #6
 8007ca0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	893a      	ldrh	r2, [r7, #8]
 8007ca6:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8007ca8:	893b      	ldrh	r3, [r7, #8]
 8007caa:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8007cae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007cb2:	d104      	bne.n	8007cbe <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	f240 4209 	movw	r2, #1033	@ 0x409
 8007cba:	829a      	strh	r2, [r3, #20]
 8007cbc:	e002      	b.n	8007cc4 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	8b3a      	ldrh	r2, [r7, #24]
 8007cc8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8007cca:	8b3b      	ldrh	r3, [r7, #24]
 8007ccc:	461a      	mov	r2, r3
 8007cce:	6879      	ldr	r1, [r7, #4]
 8007cd0:	68f8      	ldr	r0, [r7, #12]
 8007cd2:	f000 f843 	bl	8007d5c <USBH_CtlReq>
 8007cd6:	4603      	mov	r3, r0
}
 8007cd8:	4618      	mov	r0, r3
 8007cda:	3710      	adds	r7, #16
 8007cdc:	46bd      	mov	sp, r7
 8007cde:	bd80      	pop	{r7, pc}

08007ce0 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8007ce0:	b580      	push	{r7, lr}
 8007ce2:	b082      	sub	sp, #8
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
 8007ce8:	460b      	mov	r3, r1
 8007cea:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	789b      	ldrb	r3, [r3, #2]
 8007cf0:	2b01      	cmp	r3, #1
 8007cf2:	d10f      	bne.n	8007d14 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2202      	movs	r2, #2
 8007cf8:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	2201      	movs	r2, #1
 8007cfe:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	2200      	movs	r2, #0
 8007d04:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8007d06:	78fb      	ldrb	r3, [r7, #3]
 8007d08:	b29a      	uxth	r2, r3
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	2200      	movs	r2, #0
 8007d12:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007d14:	2200      	movs	r2, #0
 8007d16:	2100      	movs	r1, #0
 8007d18:	6878      	ldr	r0, [r7, #4]
 8007d1a:	f000 f81f 	bl	8007d5c <USBH_CtlReq>
 8007d1e:	4603      	mov	r3, r0
}
 8007d20:	4618      	mov	r0, r3
 8007d22:	3708      	adds	r7, #8
 8007d24:	46bd      	mov	sp, r7
 8007d26:	bd80      	pop	{r7, pc}

08007d28 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8007d28:	b480      	push	{r7}
 8007d2a:	b085      	sub	sp, #20
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	6078      	str	r0, [r7, #4]
 8007d30:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	881b      	ldrh	r3, [r3, #0]
 8007d36:	687a      	ldr	r2, [r7, #4]
 8007d38:	7812      	ldrb	r2, [r2, #0]
 8007d3a:	4413      	add	r3, r2
 8007d3c:	b29a      	uxth	r2, r3
 8007d3e:	683b      	ldr	r3, [r7, #0]
 8007d40:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	781b      	ldrb	r3, [r3, #0]
 8007d46:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	4413      	add	r3, r2
 8007d4c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8007d4e:	68fb      	ldr	r3, [r7, #12]
}
 8007d50:	4618      	mov	r0, r3
 8007d52:	3714      	adds	r7, #20
 8007d54:	46bd      	mov	sp, r7
 8007d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d5a:	4770      	bx	lr

08007d5c <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8007d5c:	b580      	push	{r7, lr}
 8007d5e:	b086      	sub	sp, #24
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	60f8      	str	r0, [r7, #12]
 8007d64:	60b9      	str	r1, [r7, #8]
 8007d66:	4613      	mov	r3, r2
 8007d68:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8007d6a:	2301      	movs	r3, #1
 8007d6c:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	789b      	ldrb	r3, [r3, #2]
 8007d72:	2b01      	cmp	r3, #1
 8007d74:	d002      	beq.n	8007d7c <USBH_CtlReq+0x20>
 8007d76:	2b02      	cmp	r3, #2
 8007d78:	d00f      	beq.n	8007d9a <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 8007d7a:	e027      	b.n	8007dcc <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	68ba      	ldr	r2, [r7, #8]
 8007d80:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	88fa      	ldrh	r2, [r7, #6]
 8007d86:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	2201      	movs	r2, #1
 8007d8c:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	2202      	movs	r2, #2
 8007d92:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8007d94:	2301      	movs	r3, #1
 8007d96:	75fb      	strb	r3, [r7, #23]
      break;
 8007d98:	e018      	b.n	8007dcc <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8007d9a:	68f8      	ldr	r0, [r7, #12]
 8007d9c:	f000 f81c 	bl	8007dd8 <USBH_HandleControl>
 8007da0:	4603      	mov	r3, r0
 8007da2:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8007da4:	7dfb      	ldrb	r3, [r7, #23]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d002      	beq.n	8007db0 <USBH_CtlReq+0x54>
 8007daa:	7dfb      	ldrb	r3, [r7, #23]
 8007dac:	2b03      	cmp	r3, #3
 8007dae:	d106      	bne.n	8007dbe <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	2201      	movs	r2, #1
 8007db4:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	2200      	movs	r2, #0
 8007dba:	761a      	strb	r2, [r3, #24]
      break;
 8007dbc:	e005      	b.n	8007dca <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8007dbe:	7dfb      	ldrb	r3, [r7, #23]
 8007dc0:	2b02      	cmp	r3, #2
 8007dc2:	d102      	bne.n	8007dca <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	2201      	movs	r2, #1
 8007dc8:	709a      	strb	r2, [r3, #2]
      break;
 8007dca:	bf00      	nop
  }
  return status;
 8007dcc:	7dfb      	ldrb	r3, [r7, #23]
}
 8007dce:	4618      	mov	r0, r3
 8007dd0:	3718      	adds	r7, #24
 8007dd2:	46bd      	mov	sp, r7
 8007dd4:	bd80      	pop	{r7, pc}
	...

08007dd8 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8007dd8:	b580      	push	{r7, lr}
 8007dda:	b086      	sub	sp, #24
 8007ddc:	af02      	add	r7, sp, #8
 8007dde:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8007de0:	2301      	movs	r3, #1
 8007de2:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007de4:	2300      	movs	r3, #0
 8007de6:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	7e1b      	ldrb	r3, [r3, #24]
 8007dec:	3b01      	subs	r3, #1
 8007dee:	2b0a      	cmp	r3, #10
 8007df0:	f200 8157 	bhi.w	80080a2 <USBH_HandleControl+0x2ca>
 8007df4:	a201      	add	r2, pc, #4	@ (adr r2, 8007dfc <USBH_HandleControl+0x24>)
 8007df6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dfa:	bf00      	nop
 8007dfc:	08007e29 	.word	0x08007e29
 8007e00:	08007e43 	.word	0x08007e43
 8007e04:	08007ead 	.word	0x08007ead
 8007e08:	08007ed3 	.word	0x08007ed3
 8007e0c:	08007f0d 	.word	0x08007f0d
 8007e10:	08007f37 	.word	0x08007f37
 8007e14:	08007f89 	.word	0x08007f89
 8007e18:	08007fab 	.word	0x08007fab
 8007e1c:	08007fe7 	.word	0x08007fe7
 8007e20:	0800800d 	.word	0x0800800d
 8007e24:	0800804b 	.word	0x0800804b
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	f103 0110 	add.w	r1, r3, #16
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	795b      	ldrb	r3, [r3, #5]
 8007e32:	461a      	mov	r2, r3
 8007e34:	6878      	ldr	r0, [r7, #4]
 8007e36:	f000 f945 	bl	80080c4 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	2202      	movs	r2, #2
 8007e3e:	761a      	strb	r2, [r3, #24]
      break;
 8007e40:	e13a      	b.n	80080b8 <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	795b      	ldrb	r3, [r3, #5]
 8007e46:	4619      	mov	r1, r3
 8007e48:	6878      	ldr	r0, [r7, #4]
 8007e4a:	f000 fc37 	bl	80086bc <USBH_LL_GetURBState>
 8007e4e:	4603      	mov	r3, r0
 8007e50:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8007e52:	7bbb      	ldrb	r3, [r7, #14]
 8007e54:	2b01      	cmp	r3, #1
 8007e56:	d11e      	bne.n	8007e96 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	7c1b      	ldrb	r3, [r3, #16]
 8007e5c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007e60:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	8adb      	ldrh	r3, [r3, #22]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d00a      	beq.n	8007e80 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8007e6a:	7b7b      	ldrb	r3, [r7, #13]
 8007e6c:	2b80      	cmp	r3, #128	@ 0x80
 8007e6e:	d103      	bne.n	8007e78 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	2203      	movs	r2, #3
 8007e74:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8007e76:	e116      	b.n	80080a6 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	2205      	movs	r2, #5
 8007e7c:	761a      	strb	r2, [r3, #24]
      break;
 8007e7e:	e112      	b.n	80080a6 <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 8007e80:	7b7b      	ldrb	r3, [r7, #13]
 8007e82:	2b80      	cmp	r3, #128	@ 0x80
 8007e84:	d103      	bne.n	8007e8e <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	2209      	movs	r2, #9
 8007e8a:	761a      	strb	r2, [r3, #24]
      break;
 8007e8c:	e10b      	b.n	80080a6 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	2207      	movs	r2, #7
 8007e92:	761a      	strb	r2, [r3, #24]
      break;
 8007e94:	e107      	b.n	80080a6 <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8007e96:	7bbb      	ldrb	r3, [r7, #14]
 8007e98:	2b04      	cmp	r3, #4
 8007e9a:	d003      	beq.n	8007ea4 <USBH_HandleControl+0xcc>
 8007e9c:	7bbb      	ldrb	r3, [r7, #14]
 8007e9e:	2b02      	cmp	r3, #2
 8007ea0:	f040 8101 	bne.w	80080a6 <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	220b      	movs	r2, #11
 8007ea8:	761a      	strb	r2, [r3, #24]
      break;
 8007eaa:	e0fc      	b.n	80080a6 <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8007eb2:	b29a      	uxth	r2, r3
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	6899      	ldr	r1, [r3, #8]
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	899a      	ldrh	r2, [r3, #12]
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	791b      	ldrb	r3, [r3, #4]
 8007ec4:	6878      	ldr	r0, [r7, #4]
 8007ec6:	f000 f93c 	bl	8008142 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	2204      	movs	r2, #4
 8007ece:	761a      	strb	r2, [r3, #24]
      break;
 8007ed0:	e0f2      	b.n	80080b8 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	791b      	ldrb	r3, [r3, #4]
 8007ed6:	4619      	mov	r1, r3
 8007ed8:	6878      	ldr	r0, [r7, #4]
 8007eda:	f000 fbef 	bl	80086bc <USBH_LL_GetURBState>
 8007ede:	4603      	mov	r3, r0
 8007ee0:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8007ee2:	7bbb      	ldrb	r3, [r7, #14]
 8007ee4:	2b01      	cmp	r3, #1
 8007ee6:	d103      	bne.n	8007ef0 <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2209      	movs	r2, #9
 8007eec:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8007eee:	e0dc      	b.n	80080aa <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 8007ef0:	7bbb      	ldrb	r3, [r7, #14]
 8007ef2:	2b05      	cmp	r3, #5
 8007ef4:	d102      	bne.n	8007efc <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 8007ef6:	2303      	movs	r3, #3
 8007ef8:	73fb      	strb	r3, [r7, #15]
      break;
 8007efa:	e0d6      	b.n	80080aa <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 8007efc:	7bbb      	ldrb	r3, [r7, #14]
 8007efe:	2b04      	cmp	r3, #4
 8007f00:	f040 80d3 	bne.w	80080aa <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	220b      	movs	r2, #11
 8007f08:	761a      	strb	r2, [r3, #24]
      break;
 8007f0a:	e0ce      	b.n	80080aa <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	6899      	ldr	r1, [r3, #8]
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	899a      	ldrh	r2, [r3, #12]
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	795b      	ldrb	r3, [r3, #5]
 8007f18:	2001      	movs	r0, #1
 8007f1a:	9000      	str	r0, [sp, #0]
 8007f1c:	6878      	ldr	r0, [r7, #4]
 8007f1e:	f000 f8eb 	bl	80080f8 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8007f28:	b29a      	uxth	r2, r3
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	2206      	movs	r2, #6
 8007f32:	761a      	strb	r2, [r3, #24]
      break;
 8007f34:	e0c0      	b.n	80080b8 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	795b      	ldrb	r3, [r3, #5]
 8007f3a:	4619      	mov	r1, r3
 8007f3c:	6878      	ldr	r0, [r7, #4]
 8007f3e:	f000 fbbd 	bl	80086bc <USBH_LL_GetURBState>
 8007f42:	4603      	mov	r3, r0
 8007f44:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8007f46:	7bbb      	ldrb	r3, [r7, #14]
 8007f48:	2b01      	cmp	r3, #1
 8007f4a:	d103      	bne.n	8007f54 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	2207      	movs	r2, #7
 8007f50:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8007f52:	e0ac      	b.n	80080ae <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 8007f54:	7bbb      	ldrb	r3, [r7, #14]
 8007f56:	2b05      	cmp	r3, #5
 8007f58:	d105      	bne.n	8007f66 <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	220c      	movs	r2, #12
 8007f5e:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8007f60:	2303      	movs	r3, #3
 8007f62:	73fb      	strb	r3, [r7, #15]
      break;
 8007f64:	e0a3      	b.n	80080ae <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 8007f66:	7bbb      	ldrb	r3, [r7, #14]
 8007f68:	2b02      	cmp	r3, #2
 8007f6a:	d103      	bne.n	8007f74 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	2205      	movs	r2, #5
 8007f70:	761a      	strb	r2, [r3, #24]
      break;
 8007f72:	e09c      	b.n	80080ae <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 8007f74:	7bbb      	ldrb	r3, [r7, #14]
 8007f76:	2b04      	cmp	r3, #4
 8007f78:	f040 8099 	bne.w	80080ae <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	220b      	movs	r2, #11
 8007f80:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8007f82:	2302      	movs	r3, #2
 8007f84:	73fb      	strb	r3, [r7, #15]
      break;
 8007f86:	e092      	b.n	80080ae <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	791b      	ldrb	r3, [r3, #4]
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	2100      	movs	r1, #0
 8007f90:	6878      	ldr	r0, [r7, #4]
 8007f92:	f000 f8d6 	bl	8008142 <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8007f9c:	b29a      	uxth	r2, r3
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	2208      	movs	r2, #8
 8007fa6:	761a      	strb	r2, [r3, #24]

      break;
 8007fa8:	e086      	b.n	80080b8 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	791b      	ldrb	r3, [r3, #4]
 8007fae:	4619      	mov	r1, r3
 8007fb0:	6878      	ldr	r0, [r7, #4]
 8007fb2:	f000 fb83 	bl	80086bc <USBH_LL_GetURBState>
 8007fb6:	4603      	mov	r3, r0
 8007fb8:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8007fba:	7bbb      	ldrb	r3, [r7, #14]
 8007fbc:	2b01      	cmp	r3, #1
 8007fbe:	d105      	bne.n	8007fcc <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	220d      	movs	r2, #13
 8007fc4:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8007fc6:	2300      	movs	r3, #0
 8007fc8:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8007fca:	e072      	b.n	80080b2 <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 8007fcc:	7bbb      	ldrb	r3, [r7, #14]
 8007fce:	2b04      	cmp	r3, #4
 8007fd0:	d103      	bne.n	8007fda <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	220b      	movs	r2, #11
 8007fd6:	761a      	strb	r2, [r3, #24]
      break;
 8007fd8:	e06b      	b.n	80080b2 <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 8007fda:	7bbb      	ldrb	r3, [r7, #14]
 8007fdc:	2b05      	cmp	r3, #5
 8007fde:	d168      	bne.n	80080b2 <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 8007fe0:	2303      	movs	r3, #3
 8007fe2:	73fb      	strb	r3, [r7, #15]
      break;
 8007fe4:	e065      	b.n	80080b2 <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	795b      	ldrb	r3, [r3, #5]
 8007fea:	2201      	movs	r2, #1
 8007fec:	9200      	str	r2, [sp, #0]
 8007fee:	2200      	movs	r2, #0
 8007ff0:	2100      	movs	r1, #0
 8007ff2:	6878      	ldr	r0, [r7, #4]
 8007ff4:	f000 f880 	bl	80080f8 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8007ffe:	b29a      	uxth	r2, r3
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	220a      	movs	r2, #10
 8008008:	761a      	strb	r2, [r3, #24]
      break;
 800800a:	e055      	b.n	80080b8 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	795b      	ldrb	r3, [r3, #5]
 8008010:	4619      	mov	r1, r3
 8008012:	6878      	ldr	r0, [r7, #4]
 8008014:	f000 fb52 	bl	80086bc <USBH_LL_GetURBState>
 8008018:	4603      	mov	r3, r0
 800801a:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800801c:	7bbb      	ldrb	r3, [r7, #14]
 800801e:	2b01      	cmp	r3, #1
 8008020:	d105      	bne.n	800802e <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 8008022:	2300      	movs	r3, #0
 8008024:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	220d      	movs	r2, #13
 800802a:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800802c:	e043      	b.n	80080b6 <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 800802e:	7bbb      	ldrb	r3, [r7, #14]
 8008030:	2b02      	cmp	r3, #2
 8008032:	d103      	bne.n	800803c <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	2209      	movs	r2, #9
 8008038:	761a      	strb	r2, [r3, #24]
      break;
 800803a:	e03c      	b.n	80080b6 <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 800803c:	7bbb      	ldrb	r3, [r7, #14]
 800803e:	2b04      	cmp	r3, #4
 8008040:	d139      	bne.n	80080b6 <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	220b      	movs	r2, #11
 8008046:	761a      	strb	r2, [r3, #24]
      break;
 8008048:	e035      	b.n	80080b6 <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	7e5b      	ldrb	r3, [r3, #25]
 800804e:	3301      	adds	r3, #1
 8008050:	b2da      	uxtb	r2, r3
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	765a      	strb	r2, [r3, #25]
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	7e5b      	ldrb	r3, [r3, #25]
 800805a:	2b02      	cmp	r3, #2
 800805c:	d806      	bhi.n	800806c <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	2201      	movs	r2, #1
 8008062:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2201      	movs	r2, #1
 8008068:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800806a:	e025      	b.n	80080b8 <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008072:	2106      	movs	r1, #6
 8008074:	6878      	ldr	r0, [r7, #4]
 8008076:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2200      	movs	r2, #0
 800807c:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	795b      	ldrb	r3, [r3, #5]
 8008082:	4619      	mov	r1, r3
 8008084:	6878      	ldr	r0, [r7, #4]
 8008086:	f000 f8e9 	bl	800825c <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	791b      	ldrb	r3, [r3, #4]
 800808e:	4619      	mov	r1, r3
 8008090:	6878      	ldr	r0, [r7, #4]
 8008092:	f000 f8e3 	bl	800825c <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	2200      	movs	r2, #0
 800809a:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800809c:	2302      	movs	r3, #2
 800809e:	73fb      	strb	r3, [r7, #15]
      break;
 80080a0:	e00a      	b.n	80080b8 <USBH_HandleControl+0x2e0>

    default:
      break;
 80080a2:	bf00      	nop
 80080a4:	e008      	b.n	80080b8 <USBH_HandleControl+0x2e0>
      break;
 80080a6:	bf00      	nop
 80080a8:	e006      	b.n	80080b8 <USBH_HandleControl+0x2e0>
      break;
 80080aa:	bf00      	nop
 80080ac:	e004      	b.n	80080b8 <USBH_HandleControl+0x2e0>
      break;
 80080ae:	bf00      	nop
 80080b0:	e002      	b.n	80080b8 <USBH_HandleControl+0x2e0>
      break;
 80080b2:	bf00      	nop
 80080b4:	e000      	b.n	80080b8 <USBH_HandleControl+0x2e0>
      break;
 80080b6:	bf00      	nop
  }

  return status;
 80080b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80080ba:	4618      	mov	r0, r3
 80080bc:	3710      	adds	r7, #16
 80080be:	46bd      	mov	sp, r7
 80080c0:	bd80      	pop	{r7, pc}
 80080c2:	bf00      	nop

080080c4 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b088      	sub	sp, #32
 80080c8:	af04      	add	r7, sp, #16
 80080ca:	60f8      	str	r0, [r7, #12]
 80080cc:	60b9      	str	r1, [r7, #8]
 80080ce:	4613      	mov	r3, r2
 80080d0:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80080d2:	79f9      	ldrb	r1, [r7, #7]
 80080d4:	2300      	movs	r3, #0
 80080d6:	9303      	str	r3, [sp, #12]
 80080d8:	2308      	movs	r3, #8
 80080da:	9302      	str	r3, [sp, #8]
 80080dc:	68bb      	ldr	r3, [r7, #8]
 80080de:	9301      	str	r3, [sp, #4]
 80080e0:	2300      	movs	r3, #0
 80080e2:	9300      	str	r3, [sp, #0]
 80080e4:	2300      	movs	r3, #0
 80080e6:	2200      	movs	r2, #0
 80080e8:	68f8      	ldr	r0, [r7, #12]
 80080ea:	f000 fab6 	bl	800865a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 80080ee:	2300      	movs	r3, #0
}
 80080f0:	4618      	mov	r0, r3
 80080f2:	3710      	adds	r7, #16
 80080f4:	46bd      	mov	sp, r7
 80080f6:	bd80      	pop	{r7, pc}

080080f8 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b088      	sub	sp, #32
 80080fc:	af04      	add	r7, sp, #16
 80080fe:	60f8      	str	r0, [r7, #12]
 8008100:	60b9      	str	r1, [r7, #8]
 8008102:	4611      	mov	r1, r2
 8008104:	461a      	mov	r2, r3
 8008106:	460b      	mov	r3, r1
 8008108:	80fb      	strh	r3, [r7, #6]
 800810a:	4613      	mov	r3, r2
 800810c:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008114:	2b00      	cmp	r3, #0
 8008116:	d001      	beq.n	800811c <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8008118:	2300      	movs	r3, #0
 800811a:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800811c:	7979      	ldrb	r1, [r7, #5]
 800811e:	7e3b      	ldrb	r3, [r7, #24]
 8008120:	9303      	str	r3, [sp, #12]
 8008122:	88fb      	ldrh	r3, [r7, #6]
 8008124:	9302      	str	r3, [sp, #8]
 8008126:	68bb      	ldr	r3, [r7, #8]
 8008128:	9301      	str	r3, [sp, #4]
 800812a:	2301      	movs	r3, #1
 800812c:	9300      	str	r3, [sp, #0]
 800812e:	2300      	movs	r3, #0
 8008130:	2200      	movs	r2, #0
 8008132:	68f8      	ldr	r0, [r7, #12]
 8008134:	f000 fa91 	bl	800865a <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8008138:	2300      	movs	r3, #0
}
 800813a:	4618      	mov	r0, r3
 800813c:	3710      	adds	r7, #16
 800813e:	46bd      	mov	sp, r7
 8008140:	bd80      	pop	{r7, pc}

08008142 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8008142:	b580      	push	{r7, lr}
 8008144:	b088      	sub	sp, #32
 8008146:	af04      	add	r7, sp, #16
 8008148:	60f8      	str	r0, [r7, #12]
 800814a:	60b9      	str	r1, [r7, #8]
 800814c:	4611      	mov	r1, r2
 800814e:	461a      	mov	r2, r3
 8008150:	460b      	mov	r3, r1
 8008152:	80fb      	strh	r3, [r7, #6]
 8008154:	4613      	mov	r3, r2
 8008156:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008158:	7979      	ldrb	r1, [r7, #5]
 800815a:	2300      	movs	r3, #0
 800815c:	9303      	str	r3, [sp, #12]
 800815e:	88fb      	ldrh	r3, [r7, #6]
 8008160:	9302      	str	r3, [sp, #8]
 8008162:	68bb      	ldr	r3, [r7, #8]
 8008164:	9301      	str	r3, [sp, #4]
 8008166:	2301      	movs	r3, #1
 8008168:	9300      	str	r3, [sp, #0]
 800816a:	2300      	movs	r3, #0
 800816c:	2201      	movs	r2, #1
 800816e:	68f8      	ldr	r0, [r7, #12]
 8008170:	f000 fa73 	bl	800865a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8008174:	2300      	movs	r3, #0

}
 8008176:	4618      	mov	r0, r3
 8008178:	3710      	adds	r7, #16
 800817a:	46bd      	mov	sp, r7
 800817c:	bd80      	pop	{r7, pc}

0800817e <USBH_InterruptReceiveData>:
  */
USBH_StatusTypeDef USBH_InterruptReceiveData(USBH_HandleTypeDef *phost,
                                             uint8_t *buff,
                                             uint8_t length,
                                             uint8_t pipe_num)
{
 800817e:	b580      	push	{r7, lr}
 8008180:	b088      	sub	sp, #32
 8008182:	af04      	add	r7, sp, #16
 8008184:	60f8      	str	r0, [r7, #12]
 8008186:	60b9      	str	r1, [r7, #8]
 8008188:	4611      	mov	r1, r2
 800818a:	461a      	mov	r2, r3
 800818c:	460b      	mov	r3, r1
 800818e:	71fb      	strb	r3, [r7, #7]
 8008190:	4613      	mov	r3, r2
 8008192:	71bb      	strb	r3, [r7, #6]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008194:	79fb      	ldrb	r3, [r7, #7]
 8008196:	b29b      	uxth	r3, r3
 8008198:	79b9      	ldrb	r1, [r7, #6]
 800819a:	2200      	movs	r2, #0
 800819c:	9203      	str	r2, [sp, #12]
 800819e:	9302      	str	r3, [sp, #8]
 80081a0:	68bb      	ldr	r3, [r7, #8]
 80081a2:	9301      	str	r3, [sp, #4]
 80081a4:	2301      	movs	r3, #1
 80081a6:	9300      	str	r3, [sp, #0]
 80081a8:	2303      	movs	r3, #3
 80081aa:	2201      	movs	r2, #1
 80081ac:	68f8      	ldr	r0, [r7, #12]
 80081ae:	f000 fa54 	bl	800865a <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          (uint16_t)length,     /* data length      */
                          0U);

  return USBH_OK;
 80081b2:	2300      	movs	r3, #0
}
 80081b4:	4618      	mov	r0, r3
 80081b6:	3710      	adds	r7, #16
 80081b8:	46bd      	mov	sp, r7
 80081ba:	bd80      	pop	{r7, pc}

080081bc <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80081bc:	b580      	push	{r7, lr}
 80081be:	b086      	sub	sp, #24
 80081c0:	af04      	add	r7, sp, #16
 80081c2:	6078      	str	r0, [r7, #4]
 80081c4:	4608      	mov	r0, r1
 80081c6:	4611      	mov	r1, r2
 80081c8:	461a      	mov	r2, r3
 80081ca:	4603      	mov	r3, r0
 80081cc:	70fb      	strb	r3, [r7, #3]
 80081ce:	460b      	mov	r3, r1
 80081d0:	70bb      	strb	r3, [r7, #2]
 80081d2:	4613      	mov	r3, r2
 80081d4:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 80081d6:	7878      	ldrb	r0, [r7, #1]
 80081d8:	78ba      	ldrb	r2, [r7, #2]
 80081da:	78f9      	ldrb	r1, [r7, #3]
 80081dc:	8b3b      	ldrh	r3, [r7, #24]
 80081de:	9302      	str	r3, [sp, #8]
 80081e0:	7d3b      	ldrb	r3, [r7, #20]
 80081e2:	9301      	str	r3, [sp, #4]
 80081e4:	7c3b      	ldrb	r3, [r7, #16]
 80081e6:	9300      	str	r3, [sp, #0]
 80081e8:	4603      	mov	r3, r0
 80081ea:	6878      	ldr	r0, [r7, #4]
 80081ec:	f000 f9f9 	bl	80085e2 <USBH_LL_OpenPipe>

  return USBH_OK;
 80081f0:	2300      	movs	r3, #0
}
 80081f2:	4618      	mov	r0, r3
 80081f4:	3708      	adds	r7, #8
 80081f6:	46bd      	mov	sp, r7
 80081f8:	bd80      	pop	{r7, pc}

080081fa <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 80081fa:	b580      	push	{r7, lr}
 80081fc:	b082      	sub	sp, #8
 80081fe:	af00      	add	r7, sp, #0
 8008200:	6078      	str	r0, [r7, #4]
 8008202:	460b      	mov	r3, r1
 8008204:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8008206:	78fb      	ldrb	r3, [r7, #3]
 8008208:	4619      	mov	r1, r3
 800820a:	6878      	ldr	r0, [r7, #4]
 800820c:	f000 fa18 	bl	8008640 <USBH_LL_ClosePipe>

  return USBH_OK;
 8008210:	2300      	movs	r3, #0
}
 8008212:	4618      	mov	r0, r3
 8008214:	3708      	adds	r7, #8
 8008216:	46bd      	mov	sp, r7
 8008218:	bd80      	pop	{r7, pc}

0800821a <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800821a:	b580      	push	{r7, lr}
 800821c:	b084      	sub	sp, #16
 800821e:	af00      	add	r7, sp, #0
 8008220:	6078      	str	r0, [r7, #4]
 8008222:	460b      	mov	r3, r1
 8008224:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8008226:	6878      	ldr	r0, [r7, #4]
 8008228:	f000 f836 	bl	8008298 <USBH_GetFreePipe>
 800822c:	4603      	mov	r3, r0
 800822e:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8008230:	89fb      	ldrh	r3, [r7, #14]
 8008232:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008236:	4293      	cmp	r3, r2
 8008238:	d00a      	beq.n	8008250 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800823a:	78fa      	ldrb	r2, [r7, #3]
 800823c:	89fb      	ldrh	r3, [r7, #14]
 800823e:	f003 030f 	and.w	r3, r3, #15
 8008242:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008246:	6879      	ldr	r1, [r7, #4]
 8008248:	33e0      	adds	r3, #224	@ 0xe0
 800824a:	009b      	lsls	r3, r3, #2
 800824c:	440b      	add	r3, r1
 800824e:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8008250:	89fb      	ldrh	r3, [r7, #14]
 8008252:	b2db      	uxtb	r3, r3
}
 8008254:	4618      	mov	r0, r3
 8008256:	3710      	adds	r7, #16
 8008258:	46bd      	mov	sp, r7
 800825a:	bd80      	pop	{r7, pc}

0800825c <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800825c:	b480      	push	{r7}
 800825e:	b083      	sub	sp, #12
 8008260:	af00      	add	r7, sp, #0
 8008262:	6078      	str	r0, [r7, #4]
 8008264:	460b      	mov	r3, r1
 8008266:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8008268:	78fb      	ldrb	r3, [r7, #3]
 800826a:	2b0f      	cmp	r3, #15
 800826c:	d80d      	bhi.n	800828a <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800826e:	78fb      	ldrb	r3, [r7, #3]
 8008270:	687a      	ldr	r2, [r7, #4]
 8008272:	33e0      	adds	r3, #224	@ 0xe0
 8008274:	009b      	lsls	r3, r3, #2
 8008276:	4413      	add	r3, r2
 8008278:	685a      	ldr	r2, [r3, #4]
 800827a:	78fb      	ldrb	r3, [r7, #3]
 800827c:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8008280:	6879      	ldr	r1, [r7, #4]
 8008282:	33e0      	adds	r3, #224	@ 0xe0
 8008284:	009b      	lsls	r3, r3, #2
 8008286:	440b      	add	r3, r1
 8008288:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800828a:	2300      	movs	r3, #0
}
 800828c:	4618      	mov	r0, r3
 800828e:	370c      	adds	r7, #12
 8008290:	46bd      	mov	sp, r7
 8008292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008296:	4770      	bx	lr

08008298 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8008298:	b480      	push	{r7}
 800829a:	b085      	sub	sp, #20
 800829c:	af00      	add	r7, sp, #0
 800829e:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 80082a0:	2300      	movs	r3, #0
 80082a2:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80082a4:	2300      	movs	r3, #0
 80082a6:	73fb      	strb	r3, [r7, #15]
 80082a8:	e00f      	b.n	80082ca <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 80082aa:	7bfb      	ldrb	r3, [r7, #15]
 80082ac:	687a      	ldr	r2, [r7, #4]
 80082ae:	33e0      	adds	r3, #224	@ 0xe0
 80082b0:	009b      	lsls	r3, r3, #2
 80082b2:	4413      	add	r3, r2
 80082b4:	685b      	ldr	r3, [r3, #4]
 80082b6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d102      	bne.n	80082c4 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 80082be:	7bfb      	ldrb	r3, [r7, #15]
 80082c0:	b29b      	uxth	r3, r3
 80082c2:	e007      	b.n	80082d4 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80082c4:	7bfb      	ldrb	r3, [r7, #15]
 80082c6:	3301      	adds	r3, #1
 80082c8:	73fb      	strb	r3, [r7, #15]
 80082ca:	7bfb      	ldrb	r3, [r7, #15]
 80082cc:	2b0f      	cmp	r3, #15
 80082ce:	d9ec      	bls.n	80082aa <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 80082d0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 80082d4:	4618      	mov	r0, r3
 80082d6:	3714      	adds	r7, #20
 80082d8:	46bd      	mov	sp, r7
 80082da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082de:	4770      	bx	lr

080082e0 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 80082e4:	2201      	movs	r2, #1
 80082e6:	490e      	ldr	r1, [pc, #56]	@ (8008320 <MX_USB_HOST_Init+0x40>)
 80082e8:	480e      	ldr	r0, [pc, #56]	@ (8008324 <MX_USB_HOST_Init+0x44>)
 80082ea:	f7ff fae9 	bl	80078c0 <USBH_Init>
 80082ee:	4603      	mov	r3, r0
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d001      	beq.n	80082f8 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 80082f4:	f7f9 fc18 	bl	8001b28 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_HID_CLASS) != USBH_OK)
 80082f8:	490b      	ldr	r1, [pc, #44]	@ (8008328 <MX_USB_HOST_Init+0x48>)
 80082fa:	480a      	ldr	r0, [pc, #40]	@ (8008324 <MX_USB_HOST_Init+0x44>)
 80082fc:	f7ff fb8b 	bl	8007a16 <USBH_RegisterClass>
 8008300:	4603      	mov	r3, r0
 8008302:	2b00      	cmp	r3, #0
 8008304:	d001      	beq.n	800830a <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8008306:	f7f9 fc0f 	bl	8001b28 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800830a:	4806      	ldr	r0, [pc, #24]	@ (8008324 <MX_USB_HOST_Init+0x44>)
 800830c:	f7ff fc0f 	bl	8007b2e <USBH_Start>
 8008310:	4603      	mov	r3, r0
 8008312:	2b00      	cmp	r3, #0
 8008314:	d001      	beq.n	800831a <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8008316:	f7f9 fc07 	bl	8001b28 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800831a:	bf00      	nop
 800831c:	bd80      	pop	{r7, pc}
 800831e:	bf00      	nop
 8008320:	0800832d 	.word	0x0800832d
 8008324:	2000cf48 	.word	0x2000cf48
 8008328:	20000020 	.word	0x20000020

0800832c <USBH_UserProcess>:
}
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800832c:	b480      	push	{r7}
 800832e:	b083      	sub	sp, #12
 8008330:	af00      	add	r7, sp, #0
 8008332:	6078      	str	r0, [r7, #4]
 8008334:	460b      	mov	r3, r1
 8008336:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
	  switch(id)
 8008338:	78fb      	ldrb	r3, [r7, #3]
 800833a:	3b01      	subs	r3, #1
 800833c:	2b04      	cmp	r3, #4
 800833e:	d819      	bhi.n	8008374 <USBH_UserProcess+0x48>
 8008340:	a201      	add	r2, pc, #4	@ (adr r2, 8008348 <USBH_UserProcess+0x1c>)
 8008342:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008346:	bf00      	nop
 8008348:	08008375 	.word	0x08008375
 800834c:	08008365 	.word	0x08008365
 8008350:	08008375 	.word	0x08008375
 8008354:	0800836d 	.word	0x0800836d
 8008358:	0800835d 	.word	0x0800835d
	  {
	  case HOST_USER_SELECT_CONFIGURATION:
	      break;

	  case HOST_USER_DISCONNECTION:
	      Appli_state = APPLICATION_DISCONNECT;
 800835c:	4b09      	ldr	r3, [pc, #36]	@ (8008384 <USBH_UserProcess+0x58>)
 800835e:	2203      	movs	r2, #3
 8008360:	701a      	strb	r2, [r3, #0]
	      //LL_GPIO_SetOutputPin(GPIOC, LL_GPIO_PIN_13);   // LED OFF
	      break;
 8008362:	e008      	b.n	8008376 <USBH_UserProcess+0x4a>

	  case HOST_USER_CLASS_ACTIVE:
	      Appli_state = APPLICATION_READY;
 8008364:	4b07      	ldr	r3, [pc, #28]	@ (8008384 <USBH_UserProcess+0x58>)
 8008366:	2202      	movs	r2, #2
 8008368:	701a      	strb	r2, [r3, #0]
	      //LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_13); // LED ON (keyboard ready)
	      break;
 800836a:	e004      	b.n	8008376 <USBH_UserProcess+0x4a>

	  case HOST_USER_CONNECTION:
	      Appli_state = APPLICATION_START;
 800836c:	4b05      	ldr	r3, [pc, #20]	@ (8008384 <USBH_UserProcess+0x58>)
 800836e:	2201      	movs	r2, #1
 8008370:	701a      	strb	r2, [r3, #0]
	      //LL_GPIO_TogglePin(GPIOC, LL_GPIO_PIN_13);      // flash on connect
	      break;
 8008372:	e000      	b.n	8008376 <USBH_UserProcess+0x4a>

	  default:
	      break;
 8008374:	bf00      	nop
	  }

  /* USER CODE END CALL_BACK_1 */
}
 8008376:	bf00      	nop
 8008378:	370c      	adds	r7, #12
 800837a:	46bd      	mov	sp, r7
 800837c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008380:	4770      	bx	lr
 8008382:	bf00      	nop
 8008384:	2000d320 	.word	0x2000d320

08008388 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8008388:	b580      	push	{r7, lr}
 800838a:	b08a      	sub	sp, #40	@ 0x28
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008390:	f107 0314 	add.w	r3, r7, #20
 8008394:	2200      	movs	r2, #0
 8008396:	601a      	str	r2, [r3, #0]
 8008398:	605a      	str	r2, [r3, #4]
 800839a:	609a      	str	r2, [r3, #8]
 800839c:	60da      	str	r2, [r3, #12]
 800839e:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80083a8:	d13a      	bne.n	8008420 <HAL_HCD_MspInit+0x98>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */


  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80083aa:	2300      	movs	r3, #0
 80083ac:	613b      	str	r3, [r7, #16]
 80083ae:	4b1e      	ldr	r3, [pc, #120]	@ (8008428 <HAL_HCD_MspInit+0xa0>)
 80083b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083b2:	4a1d      	ldr	r2, [pc, #116]	@ (8008428 <HAL_HCD_MspInit+0xa0>)
 80083b4:	f043 0301 	orr.w	r3, r3, #1
 80083b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80083ba:	4b1b      	ldr	r3, [pc, #108]	@ (8008428 <HAL_HCD_MspInit+0xa0>)
 80083bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083be:	f003 0301 	and.w	r3, r3, #1
 80083c2:	613b      	str	r3, [r7, #16]
 80083c4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80083c6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80083ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80083cc:	2302      	movs	r3, #2
 80083ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80083d0:	2300      	movs	r3, #0
 80083d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80083d4:	2303      	movs	r3, #3
 80083d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80083d8:	230a      	movs	r3, #10
 80083da:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80083dc:	f107 0314 	add.w	r3, r7, #20
 80083e0:	4619      	mov	r1, r3
 80083e2:	4812      	ldr	r0, [pc, #72]	@ (800842c <HAL_HCD_MspInit+0xa4>)
 80083e4:	f7fa fb28 	bl	8002a38 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80083e8:	4b0f      	ldr	r3, [pc, #60]	@ (8008428 <HAL_HCD_MspInit+0xa0>)
 80083ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80083ec:	4a0e      	ldr	r2, [pc, #56]	@ (8008428 <HAL_HCD_MspInit+0xa0>)
 80083ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80083f2:	6353      	str	r3, [r2, #52]	@ 0x34
 80083f4:	2300      	movs	r3, #0
 80083f6:	60fb      	str	r3, [r7, #12]
 80083f8:	4b0b      	ldr	r3, [pc, #44]	@ (8008428 <HAL_HCD_MspInit+0xa0>)
 80083fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083fc:	4a0a      	ldr	r2, [pc, #40]	@ (8008428 <HAL_HCD_MspInit+0xa0>)
 80083fe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008402:	6453      	str	r3, [r2, #68]	@ 0x44
 8008404:	4b08      	ldr	r3, [pc, #32]	@ (8008428 <HAL_HCD_MspInit+0xa0>)
 8008406:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008408:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800840c:	60fb      	str	r3, [r7, #12]
 800840e:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008410:	2200      	movs	r2, #0
 8008412:	2100      	movs	r1, #0
 8008414:	2043      	movs	r0, #67	@ 0x43
 8008416:	f7fa fad8 	bl	80029ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800841a:	2043      	movs	r0, #67	@ 0x43
 800841c:	f7fa faf1 	bl	8002a02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008420:	bf00      	nop
 8008422:	3728      	adds	r7, #40	@ 0x28
 8008424:	46bd      	mov	sp, r7
 8008426:	bd80      	pop	{r7, pc}
 8008428:	40023800 	.word	0x40023800
 800842c:	40020000 	.word	0x40020000

08008430 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8008430:	b580      	push	{r7, lr}
 8008432:	b082      	sub	sp, #8
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800843e:	4618      	mov	r0, r3
 8008440:	f7ff fb94 	bl	8007b6c <USBH_LL_IncTimer>
}
 8008444:	bf00      	nop
 8008446:	3708      	adds	r7, #8
 8008448:	46bd      	mov	sp, r7
 800844a:	bd80      	pop	{r7, pc}

0800844c <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800844c:	b580      	push	{r7, lr}
 800844e:	b082      	sub	sp, #8
 8008450:	af00      	add	r7, sp, #0
 8008452:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800845a:	4618      	mov	r0, r3
 800845c:	f7ff fbd0 	bl	8007c00 <USBH_LL_Connect>
}
 8008460:	bf00      	nop
 8008462:	3708      	adds	r7, #8
 8008464:	46bd      	mov	sp, r7
 8008466:	bd80      	pop	{r7, pc}

08008468 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8008468:	b580      	push	{r7, lr}
 800846a:	b082      	sub	sp, #8
 800846c:	af00      	add	r7, sp, #0
 800846e:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8008476:	4618      	mov	r0, r3
 8008478:	f7ff fbd9 	bl	8007c2e <USBH_LL_Disconnect>
}
 800847c:	bf00      	nop
 800847e:	3708      	adds	r7, #8
 8008480:	46bd      	mov	sp, r7
 8008482:	bd80      	pop	{r7, pc}

08008484 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8008484:	b480      	push	{r7}
 8008486:	b083      	sub	sp, #12
 8008488:	af00      	add	r7, sp, #0
 800848a:	6078      	str	r0, [r7, #4]
 800848c:	460b      	mov	r3, r1
 800848e:	70fb      	strb	r3, [r7, #3]
 8008490:	4613      	mov	r3, r2
 8008492:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8008494:	bf00      	nop
 8008496:	370c      	adds	r7, #12
 8008498:	46bd      	mov	sp, r7
 800849a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800849e:	4770      	bx	lr

080084a0 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80084a0:	b580      	push	{r7, lr}
 80084a2:	b082      	sub	sp, #8
 80084a4:	af00      	add	r7, sp, #0
 80084a6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80084ae:	4618      	mov	r0, r3
 80084b0:	f7ff fb86 	bl	8007bc0 <USBH_LL_PortEnabled>
}
 80084b4:	bf00      	nop
 80084b6:	3708      	adds	r7, #8
 80084b8:	46bd      	mov	sp, r7
 80084ba:	bd80      	pop	{r7, pc}

080084bc <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80084bc:	b580      	push	{r7, lr}
 80084be:	b082      	sub	sp, #8
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80084ca:	4618      	mov	r0, r3
 80084cc:	f7ff fb86 	bl	8007bdc <USBH_LL_PortDisabled>
}
 80084d0:	bf00      	nop
 80084d2:	3708      	adds	r7, #8
 80084d4:	46bd      	mov	sp, r7
 80084d6:	bd80      	pop	{r7, pc}

080084d8 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 80084d8:	b580      	push	{r7, lr}
 80084da:	b082      	sub	sp, #8
 80084dc:	af00      	add	r7, sp, #0
 80084de:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 80084e6:	2b01      	cmp	r3, #1
 80084e8:	d12a      	bne.n	8008540 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 80084ea:	4a18      	ldr	r2, [pc, #96]	@ (800854c <USBH_LL_Init+0x74>)
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	4a15      	ldr	r2, [pc, #84]	@ (800854c <USBH_LL_Init+0x74>)
 80084f6:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80084fa:	4b14      	ldr	r3, [pc, #80]	@ (800854c <USBH_LL_Init+0x74>)
 80084fc:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8008500:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8008502:	4b12      	ldr	r3, [pc, #72]	@ (800854c <USBH_LL_Init+0x74>)
 8008504:	2208      	movs	r2, #8
 8008506:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8008508:	4b10      	ldr	r3, [pc, #64]	@ (800854c <USBH_LL_Init+0x74>)
 800850a:	2201      	movs	r2, #1
 800850c:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800850e:	4b0f      	ldr	r3, [pc, #60]	@ (800854c <USBH_LL_Init+0x74>)
 8008510:	2200      	movs	r2, #0
 8008512:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8008514:	4b0d      	ldr	r3, [pc, #52]	@ (800854c <USBH_LL_Init+0x74>)
 8008516:	2202      	movs	r2, #2
 8008518:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800851a:	4b0c      	ldr	r3, [pc, #48]	@ (800854c <USBH_LL_Init+0x74>)
 800851c:	2200      	movs	r2, #0
 800851e:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8008520:	480a      	ldr	r0, [pc, #40]	@ (800854c <USBH_LL_Init+0x74>)
 8008522:	f7fa fc26 	bl	8002d72 <HAL_HCD_Init>
 8008526:	4603      	mov	r3, r0
 8008528:	2b00      	cmp	r3, #0
 800852a:	d001      	beq.n	8008530 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800852c:	f7f9 fafc 	bl	8001b28 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8008530:	4806      	ldr	r0, [pc, #24]	@ (800854c <USBH_LL_Init+0x74>)
 8008532:	f7fb f855 	bl	80035e0 <HAL_HCD_GetCurrentFrame>
 8008536:	4603      	mov	r3, r0
 8008538:	4619      	mov	r1, r3
 800853a:	6878      	ldr	r0, [r7, #4]
 800853c:	f7ff fb07 	bl	8007b4e <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8008540:	2300      	movs	r3, #0
}
 8008542:	4618      	mov	r0, r3
 8008544:	3708      	adds	r7, #8
 8008546:	46bd      	mov	sp, r7
 8008548:	bd80      	pop	{r7, pc}
 800854a:	bf00      	nop
 800854c:	2000d324 	.word	0x2000d324

08008550 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8008550:	b580      	push	{r7, lr}
 8008552:	b084      	sub	sp, #16
 8008554:	af00      	add	r7, sp, #0
 8008556:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008558:	2300      	movs	r3, #0
 800855a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800855c:	2300      	movs	r3, #0
 800855e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8008566:	4618      	mov	r0, r3
 8008568:	f7fa ffd0 	bl	800350c <HAL_HCD_Start>
 800856c:	4603      	mov	r3, r0
 800856e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008570:	7bfb      	ldrb	r3, [r7, #15]
 8008572:	4618      	mov	r0, r3
 8008574:	f000 f900 	bl	8008778 <USBH_Get_USB_Status>
 8008578:	4603      	mov	r3, r0
 800857a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800857c:	7bbb      	ldrb	r3, [r7, #14]
}
 800857e:	4618      	mov	r0, r3
 8008580:	3710      	adds	r7, #16
 8008582:	46bd      	mov	sp, r7
 8008584:	bd80      	pop	{r7, pc}

08008586 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8008586:	b580      	push	{r7, lr}
 8008588:	b084      	sub	sp, #16
 800858a:	af00      	add	r7, sp, #0
 800858c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800858e:	2300      	movs	r3, #0
 8008590:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008592:	2300      	movs	r3, #0
 8008594:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800859c:	4618      	mov	r0, r3
 800859e:	f7fa ffd8 	bl	8003552 <HAL_HCD_Stop>
 80085a2:	4603      	mov	r3, r0
 80085a4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80085a6:	7bfb      	ldrb	r3, [r7, #15]
 80085a8:	4618      	mov	r0, r3
 80085aa:	f000 f8e5 	bl	8008778 <USBH_Get_USB_Status>
 80085ae:	4603      	mov	r3, r0
 80085b0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80085b2:	7bbb      	ldrb	r3, [r7, #14]
}
 80085b4:	4618      	mov	r0, r3
 80085b6:	3710      	adds	r7, #16
 80085b8:	46bd      	mov	sp, r7
 80085ba:	bd80      	pop	{r7, pc}

080085bc <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80085bc:	b580      	push	{r7, lr}
 80085be:	b082      	sub	sp, #8
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	6078      	str	r0, [r7, #4]
 80085c4:	460b      	mov	r3, r1
 80085c6:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80085ce:	78fa      	ldrb	r2, [r7, #3]
 80085d0:	4611      	mov	r1, r2
 80085d2:	4618      	mov	r0, r3
 80085d4:	f7fa ffef 	bl	80035b6 <HAL_HCD_HC_GetXferCount>
 80085d8:	4603      	mov	r3, r0
}
 80085da:	4618      	mov	r0, r3
 80085dc:	3708      	adds	r7, #8
 80085de:	46bd      	mov	sp, r7
 80085e0:	bd80      	pop	{r7, pc}

080085e2 <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 80085e2:	b590      	push	{r4, r7, lr}
 80085e4:	b089      	sub	sp, #36	@ 0x24
 80085e6:	af04      	add	r7, sp, #16
 80085e8:	6078      	str	r0, [r7, #4]
 80085ea:	4608      	mov	r0, r1
 80085ec:	4611      	mov	r1, r2
 80085ee:	461a      	mov	r2, r3
 80085f0:	4603      	mov	r3, r0
 80085f2:	70fb      	strb	r3, [r7, #3]
 80085f4:	460b      	mov	r3, r1
 80085f6:	70bb      	strb	r3, [r7, #2]
 80085f8:	4613      	mov	r3, r2
 80085fa:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80085fc:	2300      	movs	r3, #0
 80085fe:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008600:	2300      	movs	r3, #0
 8008602:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800860a:	787c      	ldrb	r4, [r7, #1]
 800860c:	78ba      	ldrb	r2, [r7, #2]
 800860e:	78f9      	ldrb	r1, [r7, #3]
 8008610:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008612:	9302      	str	r3, [sp, #8]
 8008614:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008618:	9301      	str	r3, [sp, #4]
 800861a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800861e:	9300      	str	r3, [sp, #0]
 8008620:	4623      	mov	r3, r4
 8008622:	f7fa fc0d 	bl	8002e40 <HAL_HCD_HC_Init>
 8008626:	4603      	mov	r3, r0
 8008628:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800862a:	7bfb      	ldrb	r3, [r7, #15]
 800862c:	4618      	mov	r0, r3
 800862e:	f000 f8a3 	bl	8008778 <USBH_Get_USB_Status>
 8008632:	4603      	mov	r3, r0
 8008634:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008636:	7bbb      	ldrb	r3, [r7, #14]
}
 8008638:	4618      	mov	r0, r3
 800863a:	3714      	adds	r7, #20
 800863c:	46bd      	mov	sp, r7
 800863e:	bd90      	pop	{r4, r7, pc}

08008640 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008640:	b480      	push	{r7}
 8008642:	b083      	sub	sp, #12
 8008644:	af00      	add	r7, sp, #0
 8008646:	6078      	str	r0, [r7, #4]
 8008648:	460b      	mov	r3, r1
 800864a:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 800864c:	2300      	movs	r3, #0
}
 800864e:	4618      	mov	r0, r3
 8008650:	370c      	adds	r7, #12
 8008652:	46bd      	mov	sp, r7
 8008654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008658:	4770      	bx	lr

0800865a <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800865a:	b590      	push	{r4, r7, lr}
 800865c:	b089      	sub	sp, #36	@ 0x24
 800865e:	af04      	add	r7, sp, #16
 8008660:	6078      	str	r0, [r7, #4]
 8008662:	4608      	mov	r0, r1
 8008664:	4611      	mov	r1, r2
 8008666:	461a      	mov	r2, r3
 8008668:	4603      	mov	r3, r0
 800866a:	70fb      	strb	r3, [r7, #3]
 800866c:	460b      	mov	r3, r1
 800866e:	70bb      	strb	r3, [r7, #2]
 8008670:	4613      	mov	r3, r2
 8008672:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008674:	2300      	movs	r3, #0
 8008676:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008678:	2300      	movs	r3, #0
 800867a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8008682:	787c      	ldrb	r4, [r7, #1]
 8008684:	78ba      	ldrb	r2, [r7, #2]
 8008686:	78f9      	ldrb	r1, [r7, #3]
 8008688:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800868c:	9303      	str	r3, [sp, #12]
 800868e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008690:	9302      	str	r3, [sp, #8]
 8008692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008694:	9301      	str	r3, [sp, #4]
 8008696:	f897 3020 	ldrb.w	r3, [r7, #32]
 800869a:	9300      	str	r3, [sp, #0]
 800869c:	4623      	mov	r3, r4
 800869e:	f7fa fc87 	bl	8002fb0 <HAL_HCD_HC_SubmitRequest>
 80086a2:	4603      	mov	r3, r0
 80086a4:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 80086a6:	7bfb      	ldrb	r3, [r7, #15]
 80086a8:	4618      	mov	r0, r3
 80086aa:	f000 f865 	bl	8008778 <USBH_Get_USB_Status>
 80086ae:	4603      	mov	r3, r0
 80086b0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80086b2:	7bbb      	ldrb	r3, [r7, #14]
}
 80086b4:	4618      	mov	r0, r3
 80086b6:	3714      	adds	r7, #20
 80086b8:	46bd      	mov	sp, r7
 80086ba:	bd90      	pop	{r4, r7, pc}

080086bc <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80086bc:	b580      	push	{r7, lr}
 80086be:	b082      	sub	sp, #8
 80086c0:	af00      	add	r7, sp, #0
 80086c2:	6078      	str	r0, [r7, #4]
 80086c4:	460b      	mov	r3, r1
 80086c6:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80086ce:	78fa      	ldrb	r2, [r7, #3]
 80086d0:	4611      	mov	r1, r2
 80086d2:	4618      	mov	r0, r3
 80086d4:	f7fa ff5a 	bl	800358c <HAL_HCD_HC_GetURBState>
 80086d8:	4603      	mov	r3, r0
}
 80086da:	4618      	mov	r0, r3
 80086dc:	3708      	adds	r7, #8
 80086de:	46bd      	mov	sp, r7
 80086e0:	bd80      	pop	{r7, pc}

080086e2 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 80086e2:	b580      	push	{r7, lr}
 80086e4:	b082      	sub	sp, #8
 80086e6:	af00      	add	r7, sp, #0
 80086e8:	6078      	str	r0, [r7, #4]
 80086ea:	460b      	mov	r3, r1
 80086ec:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 80086f4:	2b01      	cmp	r3, #1
 80086f6:	d103      	bne.n	8008700 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 80086f8:	78fb      	ldrb	r3, [r7, #3]
 80086fa:	4618      	mov	r0, r3
 80086fc:	f000 f868 	bl	80087d0 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8008700:	20c8      	movs	r0, #200	@ 0xc8
 8008702:	f7fa f863 	bl	80027cc <HAL_Delay>
  return USBH_OK;
 8008706:	2300      	movs	r3, #0
}
 8008708:	4618      	mov	r0, r3
 800870a:	3708      	adds	r7, #8
 800870c:	46bd      	mov	sp, r7
 800870e:	bd80      	pop	{r7, pc}

08008710 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8008710:	b480      	push	{r7}
 8008712:	b085      	sub	sp, #20
 8008714:	af00      	add	r7, sp, #0
 8008716:	6078      	str	r0, [r7, #4]
 8008718:	460b      	mov	r3, r1
 800871a:	70fb      	strb	r3, [r7, #3]
 800871c:	4613      	mov	r3, r2
 800871e:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8008726:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8008728:	78fa      	ldrb	r2, [r7, #3]
 800872a:	68f9      	ldr	r1, [r7, #12]
 800872c:	4613      	mov	r3, r2
 800872e:	011b      	lsls	r3, r3, #4
 8008730:	1a9b      	subs	r3, r3, r2
 8008732:	009b      	lsls	r3, r3, #2
 8008734:	440b      	add	r3, r1
 8008736:	3317      	adds	r3, #23
 8008738:	781b      	ldrb	r3, [r3, #0]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d00a      	beq.n	8008754 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800873e:	78fa      	ldrb	r2, [r7, #3]
 8008740:	68f9      	ldr	r1, [r7, #12]
 8008742:	4613      	mov	r3, r2
 8008744:	011b      	lsls	r3, r3, #4
 8008746:	1a9b      	subs	r3, r3, r2
 8008748:	009b      	lsls	r3, r3, #2
 800874a:	440b      	add	r3, r1
 800874c:	333c      	adds	r3, #60	@ 0x3c
 800874e:	78ba      	ldrb	r2, [r7, #2]
 8008750:	701a      	strb	r2, [r3, #0]
 8008752:	e009      	b.n	8008768 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8008754:	78fa      	ldrb	r2, [r7, #3]
 8008756:	68f9      	ldr	r1, [r7, #12]
 8008758:	4613      	mov	r3, r2
 800875a:	011b      	lsls	r3, r3, #4
 800875c:	1a9b      	subs	r3, r3, r2
 800875e:	009b      	lsls	r3, r3, #2
 8008760:	440b      	add	r3, r1
 8008762:	333d      	adds	r3, #61	@ 0x3d
 8008764:	78ba      	ldrb	r2, [r7, #2]
 8008766:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8008768:	2300      	movs	r3, #0
}
 800876a:	4618      	mov	r0, r3
 800876c:	3714      	adds	r7, #20
 800876e:	46bd      	mov	sp, r7
 8008770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008774:	4770      	bx	lr
	...

08008778 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008778:	b480      	push	{r7}
 800877a:	b085      	sub	sp, #20
 800877c:	af00      	add	r7, sp, #0
 800877e:	4603      	mov	r3, r0
 8008780:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008782:	2300      	movs	r3, #0
 8008784:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008786:	79fb      	ldrb	r3, [r7, #7]
 8008788:	2b03      	cmp	r3, #3
 800878a:	d817      	bhi.n	80087bc <USBH_Get_USB_Status+0x44>
 800878c:	a201      	add	r2, pc, #4	@ (adr r2, 8008794 <USBH_Get_USB_Status+0x1c>)
 800878e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008792:	bf00      	nop
 8008794:	080087a5 	.word	0x080087a5
 8008798:	080087ab 	.word	0x080087ab
 800879c:	080087b1 	.word	0x080087b1
 80087a0:	080087b7 	.word	0x080087b7
  {
    case HAL_OK :
      usb_status = USBH_OK;
 80087a4:	2300      	movs	r3, #0
 80087a6:	73fb      	strb	r3, [r7, #15]
    break;
 80087a8:	e00b      	b.n	80087c2 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 80087aa:	2302      	movs	r3, #2
 80087ac:	73fb      	strb	r3, [r7, #15]
    break;
 80087ae:	e008      	b.n	80087c2 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 80087b0:	2301      	movs	r3, #1
 80087b2:	73fb      	strb	r3, [r7, #15]
    break;
 80087b4:	e005      	b.n	80087c2 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 80087b6:	2302      	movs	r3, #2
 80087b8:	73fb      	strb	r3, [r7, #15]
    break;
 80087ba:	e002      	b.n	80087c2 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 80087bc:	2302      	movs	r3, #2
 80087be:	73fb      	strb	r3, [r7, #15]
    break;
 80087c0:	bf00      	nop
  }
  return usb_status;
 80087c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80087c4:	4618      	mov	r0, r3
 80087c6:	3714      	adds	r7, #20
 80087c8:	46bd      	mov	sp, r7
 80087ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ce:	4770      	bx	lr

080087d0 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 80087d0:	b580      	push	{r7, lr}
 80087d2:	b084      	sub	sp, #16
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	4603      	mov	r3, r0
 80087d8:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 80087da:	79fb      	ldrb	r3, [r7, #7]
 80087dc:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 80087de:	79fb      	ldrb	r3, [r7, #7]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d102      	bne.n	80087ea <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 80087e4:	2300      	movs	r3, #0
 80087e6:	73fb      	strb	r3, [r7, #15]
 80087e8:	e001      	b.n	80087ee <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 80087ea:	2301      	movs	r3, #1
 80087ec:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_10,(GPIO_PinState)data);
 80087ee:	7bfb      	ldrb	r3, [r7, #15]
 80087f0:	461a      	mov	r2, r3
 80087f2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80087f6:	4803      	ldr	r0, [pc, #12]	@ (8008804 <MX_DriverVbusFS+0x34>)
 80087f8:	f7fa faa2 	bl	8002d40 <HAL_GPIO_WritePin>
}
 80087fc:	bf00      	nop
 80087fe:	3710      	adds	r7, #16
 8008800:	46bd      	mov	sp, r7
 8008802:	bd80      	pop	{r7, pc}
 8008804:	40020000 	.word	0x40020000

08008808 <malloc>:
 8008808:	4b02      	ldr	r3, [pc, #8]	@ (8008814 <malloc+0xc>)
 800880a:	4601      	mov	r1, r0
 800880c:	6818      	ldr	r0, [r3, #0]
 800880e:	f000 b82d 	b.w	800886c <_malloc_r>
 8008812:	bf00      	nop
 8008814:	20000040 	.word	0x20000040

08008818 <free>:
 8008818:	4b02      	ldr	r3, [pc, #8]	@ (8008824 <free+0xc>)
 800881a:	4601      	mov	r1, r0
 800881c:	6818      	ldr	r0, [r3, #0]
 800881e:	f000 b8f5 	b.w	8008a0c <_free_r>
 8008822:	bf00      	nop
 8008824:	20000040 	.word	0x20000040

08008828 <sbrk_aligned>:
 8008828:	b570      	push	{r4, r5, r6, lr}
 800882a:	4e0f      	ldr	r6, [pc, #60]	@ (8008868 <sbrk_aligned+0x40>)
 800882c:	460c      	mov	r4, r1
 800882e:	6831      	ldr	r1, [r6, #0]
 8008830:	4605      	mov	r5, r0
 8008832:	b911      	cbnz	r1, 800883a <sbrk_aligned+0x12>
 8008834:	f000 f8ae 	bl	8008994 <_sbrk_r>
 8008838:	6030      	str	r0, [r6, #0]
 800883a:	4621      	mov	r1, r4
 800883c:	4628      	mov	r0, r5
 800883e:	f000 f8a9 	bl	8008994 <_sbrk_r>
 8008842:	1c43      	adds	r3, r0, #1
 8008844:	d103      	bne.n	800884e <sbrk_aligned+0x26>
 8008846:	f04f 34ff 	mov.w	r4, #4294967295
 800884a:	4620      	mov	r0, r4
 800884c:	bd70      	pop	{r4, r5, r6, pc}
 800884e:	1cc4      	adds	r4, r0, #3
 8008850:	f024 0403 	bic.w	r4, r4, #3
 8008854:	42a0      	cmp	r0, r4
 8008856:	d0f8      	beq.n	800884a <sbrk_aligned+0x22>
 8008858:	1a21      	subs	r1, r4, r0
 800885a:	4628      	mov	r0, r5
 800885c:	f000 f89a 	bl	8008994 <_sbrk_r>
 8008860:	3001      	adds	r0, #1
 8008862:	d1f2      	bne.n	800884a <sbrk_aligned+0x22>
 8008864:	e7ef      	b.n	8008846 <sbrk_aligned+0x1e>
 8008866:	bf00      	nop
 8008868:	2000d704 	.word	0x2000d704

0800886c <_malloc_r>:
 800886c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008870:	1ccd      	adds	r5, r1, #3
 8008872:	f025 0503 	bic.w	r5, r5, #3
 8008876:	3508      	adds	r5, #8
 8008878:	2d0c      	cmp	r5, #12
 800887a:	bf38      	it	cc
 800887c:	250c      	movcc	r5, #12
 800887e:	2d00      	cmp	r5, #0
 8008880:	4606      	mov	r6, r0
 8008882:	db01      	blt.n	8008888 <_malloc_r+0x1c>
 8008884:	42a9      	cmp	r1, r5
 8008886:	d904      	bls.n	8008892 <_malloc_r+0x26>
 8008888:	230c      	movs	r3, #12
 800888a:	6033      	str	r3, [r6, #0]
 800888c:	2000      	movs	r0, #0
 800888e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008892:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008968 <_malloc_r+0xfc>
 8008896:	f000 f869 	bl	800896c <__malloc_lock>
 800889a:	f8d8 3000 	ldr.w	r3, [r8]
 800889e:	461c      	mov	r4, r3
 80088a0:	bb44      	cbnz	r4, 80088f4 <_malloc_r+0x88>
 80088a2:	4629      	mov	r1, r5
 80088a4:	4630      	mov	r0, r6
 80088a6:	f7ff ffbf 	bl	8008828 <sbrk_aligned>
 80088aa:	1c43      	adds	r3, r0, #1
 80088ac:	4604      	mov	r4, r0
 80088ae:	d158      	bne.n	8008962 <_malloc_r+0xf6>
 80088b0:	f8d8 4000 	ldr.w	r4, [r8]
 80088b4:	4627      	mov	r7, r4
 80088b6:	2f00      	cmp	r7, #0
 80088b8:	d143      	bne.n	8008942 <_malloc_r+0xd6>
 80088ba:	2c00      	cmp	r4, #0
 80088bc:	d04b      	beq.n	8008956 <_malloc_r+0xea>
 80088be:	6823      	ldr	r3, [r4, #0]
 80088c0:	4639      	mov	r1, r7
 80088c2:	4630      	mov	r0, r6
 80088c4:	eb04 0903 	add.w	r9, r4, r3
 80088c8:	f000 f864 	bl	8008994 <_sbrk_r>
 80088cc:	4581      	cmp	r9, r0
 80088ce:	d142      	bne.n	8008956 <_malloc_r+0xea>
 80088d0:	6821      	ldr	r1, [r4, #0]
 80088d2:	1a6d      	subs	r5, r5, r1
 80088d4:	4629      	mov	r1, r5
 80088d6:	4630      	mov	r0, r6
 80088d8:	f7ff ffa6 	bl	8008828 <sbrk_aligned>
 80088dc:	3001      	adds	r0, #1
 80088de:	d03a      	beq.n	8008956 <_malloc_r+0xea>
 80088e0:	6823      	ldr	r3, [r4, #0]
 80088e2:	442b      	add	r3, r5
 80088e4:	6023      	str	r3, [r4, #0]
 80088e6:	f8d8 3000 	ldr.w	r3, [r8]
 80088ea:	685a      	ldr	r2, [r3, #4]
 80088ec:	bb62      	cbnz	r2, 8008948 <_malloc_r+0xdc>
 80088ee:	f8c8 7000 	str.w	r7, [r8]
 80088f2:	e00f      	b.n	8008914 <_malloc_r+0xa8>
 80088f4:	6822      	ldr	r2, [r4, #0]
 80088f6:	1b52      	subs	r2, r2, r5
 80088f8:	d420      	bmi.n	800893c <_malloc_r+0xd0>
 80088fa:	2a0b      	cmp	r2, #11
 80088fc:	d917      	bls.n	800892e <_malloc_r+0xc2>
 80088fe:	1961      	adds	r1, r4, r5
 8008900:	42a3      	cmp	r3, r4
 8008902:	6025      	str	r5, [r4, #0]
 8008904:	bf18      	it	ne
 8008906:	6059      	strne	r1, [r3, #4]
 8008908:	6863      	ldr	r3, [r4, #4]
 800890a:	bf08      	it	eq
 800890c:	f8c8 1000 	streq.w	r1, [r8]
 8008910:	5162      	str	r2, [r4, r5]
 8008912:	604b      	str	r3, [r1, #4]
 8008914:	4630      	mov	r0, r6
 8008916:	f000 f82f 	bl	8008978 <__malloc_unlock>
 800891a:	f104 000b 	add.w	r0, r4, #11
 800891e:	1d23      	adds	r3, r4, #4
 8008920:	f020 0007 	bic.w	r0, r0, #7
 8008924:	1ac2      	subs	r2, r0, r3
 8008926:	bf1c      	itt	ne
 8008928:	1a1b      	subne	r3, r3, r0
 800892a:	50a3      	strne	r3, [r4, r2]
 800892c:	e7af      	b.n	800888e <_malloc_r+0x22>
 800892e:	6862      	ldr	r2, [r4, #4]
 8008930:	42a3      	cmp	r3, r4
 8008932:	bf0c      	ite	eq
 8008934:	f8c8 2000 	streq.w	r2, [r8]
 8008938:	605a      	strne	r2, [r3, #4]
 800893a:	e7eb      	b.n	8008914 <_malloc_r+0xa8>
 800893c:	4623      	mov	r3, r4
 800893e:	6864      	ldr	r4, [r4, #4]
 8008940:	e7ae      	b.n	80088a0 <_malloc_r+0x34>
 8008942:	463c      	mov	r4, r7
 8008944:	687f      	ldr	r7, [r7, #4]
 8008946:	e7b6      	b.n	80088b6 <_malloc_r+0x4a>
 8008948:	461a      	mov	r2, r3
 800894a:	685b      	ldr	r3, [r3, #4]
 800894c:	42a3      	cmp	r3, r4
 800894e:	d1fb      	bne.n	8008948 <_malloc_r+0xdc>
 8008950:	2300      	movs	r3, #0
 8008952:	6053      	str	r3, [r2, #4]
 8008954:	e7de      	b.n	8008914 <_malloc_r+0xa8>
 8008956:	230c      	movs	r3, #12
 8008958:	6033      	str	r3, [r6, #0]
 800895a:	4630      	mov	r0, r6
 800895c:	f000 f80c 	bl	8008978 <__malloc_unlock>
 8008960:	e794      	b.n	800888c <_malloc_r+0x20>
 8008962:	6005      	str	r5, [r0, #0]
 8008964:	e7d6      	b.n	8008914 <_malloc_r+0xa8>
 8008966:	bf00      	nop
 8008968:	2000d708 	.word	0x2000d708

0800896c <__malloc_lock>:
 800896c:	4801      	ldr	r0, [pc, #4]	@ (8008974 <__malloc_lock+0x8>)
 800896e:	f000 b84b 	b.w	8008a08 <__retarget_lock_acquire_recursive>
 8008972:	bf00      	nop
 8008974:	2000d848 	.word	0x2000d848

08008978 <__malloc_unlock>:
 8008978:	4801      	ldr	r0, [pc, #4]	@ (8008980 <__malloc_unlock+0x8>)
 800897a:	f000 b846 	b.w	8008a0a <__retarget_lock_release_recursive>
 800897e:	bf00      	nop
 8008980:	2000d848 	.word	0x2000d848

08008984 <memset>:
 8008984:	4402      	add	r2, r0
 8008986:	4603      	mov	r3, r0
 8008988:	4293      	cmp	r3, r2
 800898a:	d100      	bne.n	800898e <memset+0xa>
 800898c:	4770      	bx	lr
 800898e:	f803 1b01 	strb.w	r1, [r3], #1
 8008992:	e7f9      	b.n	8008988 <memset+0x4>

08008994 <_sbrk_r>:
 8008994:	b538      	push	{r3, r4, r5, lr}
 8008996:	4d06      	ldr	r5, [pc, #24]	@ (80089b0 <_sbrk_r+0x1c>)
 8008998:	2300      	movs	r3, #0
 800899a:	4604      	mov	r4, r0
 800899c:	4608      	mov	r0, r1
 800899e:	602b      	str	r3, [r5, #0]
 80089a0:	f7f9 f956 	bl	8001c50 <_sbrk>
 80089a4:	1c43      	adds	r3, r0, #1
 80089a6:	d102      	bne.n	80089ae <_sbrk_r+0x1a>
 80089a8:	682b      	ldr	r3, [r5, #0]
 80089aa:	b103      	cbz	r3, 80089ae <_sbrk_r+0x1a>
 80089ac:	6023      	str	r3, [r4, #0]
 80089ae:	bd38      	pop	{r3, r4, r5, pc}
 80089b0:	2000d844 	.word	0x2000d844

080089b4 <__errno>:
 80089b4:	4b01      	ldr	r3, [pc, #4]	@ (80089bc <__errno+0x8>)
 80089b6:	6818      	ldr	r0, [r3, #0]
 80089b8:	4770      	bx	lr
 80089ba:	bf00      	nop
 80089bc:	20000040 	.word	0x20000040

080089c0 <__libc_init_array>:
 80089c0:	b570      	push	{r4, r5, r6, lr}
 80089c2:	4d0d      	ldr	r5, [pc, #52]	@ (80089f8 <__libc_init_array+0x38>)
 80089c4:	4c0d      	ldr	r4, [pc, #52]	@ (80089fc <__libc_init_array+0x3c>)
 80089c6:	1b64      	subs	r4, r4, r5
 80089c8:	10a4      	asrs	r4, r4, #2
 80089ca:	2600      	movs	r6, #0
 80089cc:	42a6      	cmp	r6, r4
 80089ce:	d109      	bne.n	80089e4 <__libc_init_array+0x24>
 80089d0:	4d0b      	ldr	r5, [pc, #44]	@ (8008a00 <__libc_init_array+0x40>)
 80089d2:	4c0c      	ldr	r4, [pc, #48]	@ (8008a04 <__libc_init_array+0x44>)
 80089d4:	f000 f864 	bl	8008aa0 <_init>
 80089d8:	1b64      	subs	r4, r4, r5
 80089da:	10a4      	asrs	r4, r4, #2
 80089dc:	2600      	movs	r6, #0
 80089de:	42a6      	cmp	r6, r4
 80089e0:	d105      	bne.n	80089ee <__libc_init_array+0x2e>
 80089e2:	bd70      	pop	{r4, r5, r6, pc}
 80089e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80089e8:	4798      	blx	r3
 80089ea:	3601      	adds	r6, #1
 80089ec:	e7ee      	b.n	80089cc <__libc_init_array+0xc>
 80089ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80089f2:	4798      	blx	r3
 80089f4:	3601      	adds	r6, #1
 80089f6:	e7f2      	b.n	80089de <__libc_init_array+0x1e>
 80089f8:	0800cf7c 	.word	0x0800cf7c
 80089fc:	0800cf7c 	.word	0x0800cf7c
 8008a00:	0800cf7c 	.word	0x0800cf7c
 8008a04:	0800cf80 	.word	0x0800cf80

08008a08 <__retarget_lock_acquire_recursive>:
 8008a08:	4770      	bx	lr

08008a0a <__retarget_lock_release_recursive>:
 8008a0a:	4770      	bx	lr

08008a0c <_free_r>:
 8008a0c:	b538      	push	{r3, r4, r5, lr}
 8008a0e:	4605      	mov	r5, r0
 8008a10:	2900      	cmp	r1, #0
 8008a12:	d041      	beq.n	8008a98 <_free_r+0x8c>
 8008a14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a18:	1f0c      	subs	r4, r1, #4
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	bfb8      	it	lt
 8008a1e:	18e4      	addlt	r4, r4, r3
 8008a20:	f7ff ffa4 	bl	800896c <__malloc_lock>
 8008a24:	4a1d      	ldr	r2, [pc, #116]	@ (8008a9c <_free_r+0x90>)
 8008a26:	6813      	ldr	r3, [r2, #0]
 8008a28:	b933      	cbnz	r3, 8008a38 <_free_r+0x2c>
 8008a2a:	6063      	str	r3, [r4, #4]
 8008a2c:	6014      	str	r4, [r2, #0]
 8008a2e:	4628      	mov	r0, r5
 8008a30:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008a34:	f7ff bfa0 	b.w	8008978 <__malloc_unlock>
 8008a38:	42a3      	cmp	r3, r4
 8008a3a:	d908      	bls.n	8008a4e <_free_r+0x42>
 8008a3c:	6820      	ldr	r0, [r4, #0]
 8008a3e:	1821      	adds	r1, r4, r0
 8008a40:	428b      	cmp	r3, r1
 8008a42:	bf01      	itttt	eq
 8008a44:	6819      	ldreq	r1, [r3, #0]
 8008a46:	685b      	ldreq	r3, [r3, #4]
 8008a48:	1809      	addeq	r1, r1, r0
 8008a4a:	6021      	streq	r1, [r4, #0]
 8008a4c:	e7ed      	b.n	8008a2a <_free_r+0x1e>
 8008a4e:	461a      	mov	r2, r3
 8008a50:	685b      	ldr	r3, [r3, #4]
 8008a52:	b10b      	cbz	r3, 8008a58 <_free_r+0x4c>
 8008a54:	42a3      	cmp	r3, r4
 8008a56:	d9fa      	bls.n	8008a4e <_free_r+0x42>
 8008a58:	6811      	ldr	r1, [r2, #0]
 8008a5a:	1850      	adds	r0, r2, r1
 8008a5c:	42a0      	cmp	r0, r4
 8008a5e:	d10b      	bne.n	8008a78 <_free_r+0x6c>
 8008a60:	6820      	ldr	r0, [r4, #0]
 8008a62:	4401      	add	r1, r0
 8008a64:	1850      	adds	r0, r2, r1
 8008a66:	4283      	cmp	r3, r0
 8008a68:	6011      	str	r1, [r2, #0]
 8008a6a:	d1e0      	bne.n	8008a2e <_free_r+0x22>
 8008a6c:	6818      	ldr	r0, [r3, #0]
 8008a6e:	685b      	ldr	r3, [r3, #4]
 8008a70:	6053      	str	r3, [r2, #4]
 8008a72:	4408      	add	r0, r1
 8008a74:	6010      	str	r0, [r2, #0]
 8008a76:	e7da      	b.n	8008a2e <_free_r+0x22>
 8008a78:	d902      	bls.n	8008a80 <_free_r+0x74>
 8008a7a:	230c      	movs	r3, #12
 8008a7c:	602b      	str	r3, [r5, #0]
 8008a7e:	e7d6      	b.n	8008a2e <_free_r+0x22>
 8008a80:	6820      	ldr	r0, [r4, #0]
 8008a82:	1821      	adds	r1, r4, r0
 8008a84:	428b      	cmp	r3, r1
 8008a86:	bf04      	itt	eq
 8008a88:	6819      	ldreq	r1, [r3, #0]
 8008a8a:	685b      	ldreq	r3, [r3, #4]
 8008a8c:	6063      	str	r3, [r4, #4]
 8008a8e:	bf04      	itt	eq
 8008a90:	1809      	addeq	r1, r1, r0
 8008a92:	6021      	streq	r1, [r4, #0]
 8008a94:	6054      	str	r4, [r2, #4]
 8008a96:	e7ca      	b.n	8008a2e <_free_r+0x22>
 8008a98:	bd38      	pop	{r3, r4, r5, pc}
 8008a9a:	bf00      	nop
 8008a9c:	2000d708 	.word	0x2000d708

08008aa0 <_init>:
 8008aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008aa2:	bf00      	nop
 8008aa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008aa6:	bc08      	pop	{r3}
 8008aa8:	469e      	mov	lr, r3
 8008aaa:	4770      	bx	lr

08008aac <_fini>:
 8008aac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008aae:	bf00      	nop
 8008ab0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ab2:	bc08      	pop	{r3}
 8008ab4:	469e      	mov	lr, r3
 8008ab6:	4770      	bx	lr
