#[doc = "Register `EOTINTCLR` writer"]
pub type W = crate::W<EOTINTCLR_SPEC>;
#[doc = "Field `EPTXINTCLR0` writer - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTCLR0_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTCLR1` writer - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTCLR1_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTCLR2` writer - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTCLR2_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTCLR3` writer - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTCLR3_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTCLR4` writer - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTCLR4_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTCLR5` writer - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTCLR5_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTCLR6` writer - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTCLR6_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTCLR7` writer - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTCLR7_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTCLR8` writer - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTCLR8_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTCLR9` writer - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTCLR9_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTCLR10` writer - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTCLR10_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTCLR11` writer - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTCLR11_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTCLR12` writer - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTCLR12_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTCLR13` writer - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTCLR13_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTCLR14` writer - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTCLR14_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTCLR15` writer - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTCLR15_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTCLR16` writer - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTCLR16_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTCLR17` writer - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTCLR17_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTCLR18` writer - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTCLR18_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTCLR19` writer - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTCLR19_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTCLR20` writer - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTCLR20_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTCLR21` writer - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTCLR21_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTCLR22` writer - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTCLR22_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTCLR23` writer - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTCLR23_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTCLR24` writer - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTCLR24_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTCLR25` writer - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTCLR25_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTCLR26` writer - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTCLR26_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTCLR27` writer - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTCLR27_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTCLR28` writer - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTCLR28_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTCLR29` writer - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTCLR29_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTCLR30` writer - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTCLR30_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTCLR31` writer - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTCLR31_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[cfg(feature = "debug")]
impl core::fmt::Debug for crate::generic::Reg<EOTINTCLR_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        write!(f, "(not readable)")
    }
}
impl W {
    #[doc = "Bit 0 - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintclr0(&mut self) -> EPTXINTCLR0_W<EOTINTCLR_SPEC, 0> {
        EPTXINTCLR0_W::new(self)
    }
    #[doc = "Bit 1 - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintclr1(&mut self) -> EPTXINTCLR1_W<EOTINTCLR_SPEC, 1> {
        EPTXINTCLR1_W::new(self)
    }
    #[doc = "Bit 2 - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintclr2(&mut self) -> EPTXINTCLR2_W<EOTINTCLR_SPEC, 2> {
        EPTXINTCLR2_W::new(self)
    }
    #[doc = "Bit 3 - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintclr3(&mut self) -> EPTXINTCLR3_W<EOTINTCLR_SPEC, 3> {
        EPTXINTCLR3_W::new(self)
    }
    #[doc = "Bit 4 - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintclr4(&mut self) -> EPTXINTCLR4_W<EOTINTCLR_SPEC, 4> {
        EPTXINTCLR4_W::new(self)
    }
    #[doc = "Bit 5 - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintclr5(&mut self) -> EPTXINTCLR5_W<EOTINTCLR_SPEC, 5> {
        EPTXINTCLR5_W::new(self)
    }
    #[doc = "Bit 6 - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintclr6(&mut self) -> EPTXINTCLR6_W<EOTINTCLR_SPEC, 6> {
        EPTXINTCLR6_W::new(self)
    }
    #[doc = "Bit 7 - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintclr7(&mut self) -> EPTXINTCLR7_W<EOTINTCLR_SPEC, 7> {
        EPTXINTCLR7_W::new(self)
    }
    #[doc = "Bit 8 - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintclr8(&mut self) -> EPTXINTCLR8_W<EOTINTCLR_SPEC, 8> {
        EPTXINTCLR8_W::new(self)
    }
    #[doc = "Bit 9 - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintclr9(&mut self) -> EPTXINTCLR9_W<EOTINTCLR_SPEC, 9> {
        EPTXINTCLR9_W::new(self)
    }
    #[doc = "Bit 10 - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintclr10(&mut self) -> EPTXINTCLR10_W<EOTINTCLR_SPEC, 10> {
        EPTXINTCLR10_W::new(self)
    }
    #[doc = "Bit 11 - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintclr11(&mut self) -> EPTXINTCLR11_W<EOTINTCLR_SPEC, 11> {
        EPTXINTCLR11_W::new(self)
    }
    #[doc = "Bit 12 - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintclr12(&mut self) -> EPTXINTCLR12_W<EOTINTCLR_SPEC, 12> {
        EPTXINTCLR12_W::new(self)
    }
    #[doc = "Bit 13 - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintclr13(&mut self) -> EPTXINTCLR13_W<EOTINTCLR_SPEC, 13> {
        EPTXINTCLR13_W::new(self)
    }
    #[doc = "Bit 14 - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintclr14(&mut self) -> EPTXINTCLR14_W<EOTINTCLR_SPEC, 14> {
        EPTXINTCLR14_W::new(self)
    }
    #[doc = "Bit 15 - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintclr15(&mut self) -> EPTXINTCLR15_W<EOTINTCLR_SPEC, 15> {
        EPTXINTCLR15_W::new(self)
    }
    #[doc = "Bit 16 - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintclr16(&mut self) -> EPTXINTCLR16_W<EOTINTCLR_SPEC, 16> {
        EPTXINTCLR16_W::new(self)
    }
    #[doc = "Bit 17 - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintclr17(&mut self) -> EPTXINTCLR17_W<EOTINTCLR_SPEC, 17> {
        EPTXINTCLR17_W::new(self)
    }
    #[doc = "Bit 18 - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintclr18(&mut self) -> EPTXINTCLR18_W<EOTINTCLR_SPEC, 18> {
        EPTXINTCLR18_W::new(self)
    }
    #[doc = "Bit 19 - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintclr19(&mut self) -> EPTXINTCLR19_W<EOTINTCLR_SPEC, 19> {
        EPTXINTCLR19_W::new(self)
    }
    #[doc = "Bit 20 - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintclr20(&mut self) -> EPTXINTCLR20_W<EOTINTCLR_SPEC, 20> {
        EPTXINTCLR20_W::new(self)
    }
    #[doc = "Bit 21 - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintclr21(&mut self) -> EPTXINTCLR21_W<EOTINTCLR_SPEC, 21> {
        EPTXINTCLR21_W::new(self)
    }
    #[doc = "Bit 22 - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintclr22(&mut self) -> EPTXINTCLR22_W<EOTINTCLR_SPEC, 22> {
        EPTXINTCLR22_W::new(self)
    }
    #[doc = "Bit 23 - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintclr23(&mut self) -> EPTXINTCLR23_W<EOTINTCLR_SPEC, 23> {
        EPTXINTCLR23_W::new(self)
    }
    #[doc = "Bit 24 - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintclr24(&mut self) -> EPTXINTCLR24_W<EOTINTCLR_SPEC, 24> {
        EPTXINTCLR24_W::new(self)
    }
    #[doc = "Bit 25 - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintclr25(&mut self) -> EPTXINTCLR25_W<EOTINTCLR_SPEC, 25> {
        EPTXINTCLR25_W::new(self)
    }
    #[doc = "Bit 26 - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintclr26(&mut self) -> EPTXINTCLR26_W<EOTINTCLR_SPEC, 26> {
        EPTXINTCLR26_W::new(self)
    }
    #[doc = "Bit 27 - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintclr27(&mut self) -> EPTXINTCLR27_W<EOTINTCLR_SPEC, 27> {
        EPTXINTCLR27_W::new(self)
    }
    #[doc = "Bit 28 - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintclr28(&mut self) -> EPTXINTCLR28_W<EOTINTCLR_SPEC, 28> {
        EPTXINTCLR28_W::new(self)
    }
    #[doc = "Bit 29 - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintclr29(&mut self) -> EPTXINTCLR29_W<EOTINTCLR_SPEC, 29> {
        EPTXINTCLR29_W::new(self)
    }
    #[doc = "Bit 30 - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintclr30(&mut self) -> EPTXINTCLR30_W<EOTINTCLR_SPEC, 30> {
        EPTXINTCLR30_W::new(self)
    }
    #[doc = "Bit 31 - Clear endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintclr31(&mut self) -> EPTXINTCLR31_W<EOTINTCLR_SPEC, 31> {
        EPTXINTCLR31_W::new(self)
    }
    #[doc = r" Writes raw bits to the register."]
    #[doc = r""]
    #[doc = r" # Safety"]
    #[doc = r""]
    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
}
#[doc = "USB End of Transfer Interrupt Clear\n\nYou can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`eotintclr::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct EOTINTCLR_SPEC;
impl crate::RegisterSpec for EOTINTCLR_SPEC {
    type Ux = u32;
}
#[doc = "`write(|w| ..)` method takes [`eotintclr::W`](W) writer structure"]
impl crate::Writable for EOTINTCLR_SPEC {
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets EOTINTCLR to value 0"]
impl crate::Resettable for EOTINTCLR_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
