load("//tools:verilog.bzl", "sv_library")

sv_library(
    name = "SRAM1RW",
    srcs = glob(["SRAM*.sv"]),
    visibility = ["//grip/rtl/lib/sram:__subpackages__"],
)

