Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Apr  4 10:49:28 2021
| Host         : sebastian-ZBook running 64-bit Linux Mint 20
| Command      : report_timing_summary -max_paths 10 -file ElectricGoKart_wrapper_timing_summary_routed.rpt -pb ElectricGoKart_wrapper_timing_summary_routed.pb -rpx ElectricGoKart_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ElectricGoKart_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There is 1 register/latch pin which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.275       -0.682                      3                 3717        0.030        0.000                      0                 3717        4.020        0.000                       0                  1676  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                     Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                     ------------           ----------      --------------
VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {0.000 560.000}        1120.000        0.893           
VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock    {0.000 10.000}         20.000          50.000          
clk_fpga_0                                                                                {0.000 5.000}          10.000          100.000         
  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock        {0.000 560.000}        1120.000        0.893           
  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock          {0.000 10.000}         20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                0.693        0.000                      0                 3506        0.030        0.000                      0                 3506        4.020        0.000                       0                  1587  
  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock      558.242        0.000                      0                   92        0.217        0.000                      0                   92      559.500        0.000                       0                    52  
  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock         14.408        0.000                      0                   37        0.277        0.000                      0                   37        9.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                To Clock                                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                --------                                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock          VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock     1108.601        0.000                      0                    1        3.628        0.000                      0                    1  
ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock            VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock          9.727        0.000                      0                    3        2.960        0.000                      0                    3  
ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock          clk_fpga_0                                                                                      6.350        0.000                      0                    9        0.472        0.000                      0                    9  
ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock            clk_fpga_0                                                                                     -0.275       -0.682                      3                    5        0.493        0.000                      0                    5  
VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock             1113.419        0.000                      0                   34        0.176        0.000                      0                   34  
clk_fpga_0                                                                                ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock                5.293        0.000                      0                   52        0.267        0.000                      0                   52  
clk_fpga_0                                                                                ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock                  5.173        0.000                      0                   40        0.128        0.000                      0                   40  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.693ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_IO_tri_o[4]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.992ns  (logic 4.094ns (68.315%)  route 1.899ns (31.685%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -3.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.753     3.061    ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y41         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     3.517 r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.899     5.416    lopt_4
    W14                  OBUF (Prop_obuf_I_O)         3.638     9.053 r  Digital_IO_tri_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.053    Digital_IO_tri_o[4]
    W14                                                               r  Digital_IO_tri_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Precharge_En_tri_o[0]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.929ns  (logic 4.105ns (69.248%)  route 1.823ns (30.752%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -3.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.754     3.062    ElectricGoKart_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y44         FDRE                                         r  ElectricGoKart_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.518     3.580 r  ElectricGoKart_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.823     5.403    Precharge_En_tri_o_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         3.587     8.991 r  Precharge_En_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.991    Precharge_En_tri_o[0]
    V12                                                               r  Precharge_En_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -8.991    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_IO_tri_o[3]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.883ns  (logic 4.068ns (69.150%)  route 1.815ns (30.850%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -3.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.754     3.062    ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y45         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.456     3.518 r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.815     5.333    lopt_3
    T10                  OBUF (Prop_obuf_I_O)         3.612     8.945 r  Digital_IO_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.945    Digital_IO_tri_o[3]
    T10                                                               r  Digital_IO_tri_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Relay_tri_io[1]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.803ns  (logic 3.984ns (68.658%)  route 1.819ns (31.342%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -3.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.754     3.062    ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y46         FDSE                                         r  ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDSE (Prop_fdse_C_Q)         0.456     3.518 f  ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/Q
                         net (fo=4, routed)           1.819     5.337    Main_Relay_tri_iobuf_1/T
    J15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.528     8.865 r  Main_Relay_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000     8.865    Main_Relay_tri_io[1]
    J15                                                               r  Main_Relay_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.895ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_IO_tri_o[2]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.789ns  (logic 4.076ns (70.413%)  route 1.713ns (29.587%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -3.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.754     3.062    ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y45         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.456     3.518 r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.713     5.231    lopt_2
    T11                  OBUF (Prop_obuf_I_O)         3.620     8.851 r  Digital_IO_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.851    Digital_IO_tri_o[2]
    T11                                                               r  Digital_IO_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_IO_tri_o[1]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.788ns  (logic 4.073ns (70.375%)  route 1.715ns (29.625%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -3.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.741     3.049    ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y29         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.715     5.220    lopt_1
    W15                  OBUF (Prop_obuf_I_O)         3.617     8.837 r  Digital_IO_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.837    Digital_IO_tri_o[1]
    W15                                                               r  Digital_IO_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -8.837    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_IO_tri_o[0]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 4.080ns (70.988%)  route 1.667ns (29.012%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -3.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.741     3.049    ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y29         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.667     5.172    lopt
    V15                  OBUF (Prop_obuf_I_O)         3.624     8.796 r  Digital_IO_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.796    Digital_IO_tri_o[0]
    V15                                                               r  Digital_IO_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -8.796    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Relay_tri_io[0]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 3.987ns (71.993%)  route 1.551ns (28.007%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -3.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.749     3.057    ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y13         FDRE                                         r  ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.456     3.513 r  ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           1.551     5.064    Main_Relay_tri_iobuf_0/I
    W16                  OBUFT (Prop_obuft_I_O)       3.531     8.595 r  Main_Relay_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     8.595    Main_Relay_tri_io[0]
    W16                                                               r  Main_Relay_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             2.891ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.572ns  (logic 1.706ns (25.959%)  route 4.866ns (74.041%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.764ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.765     3.073    ElectricGoKart_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=11, routed)          2.039     6.446    ElectricGoKart_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X20Y46         LUT5 (Prop_lut5_I1_O)        0.124     6.570 r  ElectricGoKart_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=7, routed)           0.627     7.196    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X24Y46         LUT4 (Prop_lut4_I3_O)        0.124     7.320 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.585     8.906    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X41Y37         LUT4 (Prop_lut4_I0_O)        0.124     9.030 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.615     9.645    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X41Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.572    12.764    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                         clock pessimism              0.130    12.894    
                         clock uncertainty           -0.154    12.740    
    SLICE_X41Y37         FDRE (Setup_fdre_C_CE)      -0.205    12.535    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.535    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                  2.891    

Slack (MET) :             2.891ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.572ns  (logic 1.706ns (25.959%)  route 4.866ns (74.041%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.764ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.765     3.073    ElectricGoKart_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=11, routed)          2.039     6.446    ElectricGoKart_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X20Y46         LUT5 (Prop_lut5_I1_O)        0.124     6.570 r  ElectricGoKart_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=7, routed)           0.627     7.196    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X24Y46         LUT4 (Prop_lut4_I3_O)        0.124     7.320 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.585     8.906    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X41Y37         LUT4 (Prop_lut4_I0_O)        0.124     9.030 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.615     9.645    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X41Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.572    12.764    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                         clock pessimism              0.130    12.894    
                         clock uncertainty           -0.154    12.740    
    SLICE_X41Y37         FDRE (Setup_fdre_C_CE)      -0.205    12.535    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         12.535    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                  2.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.537%)  route 0.207ns (59.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.560     0.901    ElectricGoKart_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X23Y45         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ElectricGoKart_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/Q
                         net (fo=1, routed)           0.207     1.248    ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[1]
    SLICE_X20Y43         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.830     1.200    ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y43         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y43         FDRE (Hold_fdre_C_D)         0.052     1.218    ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.902%)  route 0.248ns (57.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.560     0.901    ElectricGoKart_i/axi_gpio_2/U0/s_axi_aclk
    SLICE_X25Y45         FDRE                                         r  ElectricGoKart_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ElectricGoKart_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[30]/Q
                         net (fo=1, routed)           0.248     1.289    ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[1]
    SLICE_X20Y44         LUT3 (Prop_lut3_I0_O)        0.045     1.334 r  ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[1]_i_1/O
                         net (fo=1, routed)           0.000     1.334    ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[1]_i_1_n_0
    SLICE_X20Y44         FDRE                                         r  ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.830     1.200    ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y44         FDRE                                         r  ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y44         FDRE (Hold_fdre_C_D)         0.120     1.286    ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.340%)  route 0.237ns (62.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.560     0.901    ElectricGoKart_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X22Y45         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ElectricGoKart_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/Q
                         net (fo=1, routed)           0.237     1.278    ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[5]
    SLICE_X20Y43         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.830     1.200    ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y43         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y43         FDRE (Hold_fdre_C_D)         0.063     1.229    ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.472%)  route 0.235ns (62.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.560     0.901    ElectricGoKart_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X23Y45         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ElectricGoKart_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/Q
                         net (fo=1, routed)           0.235     1.277    ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[0]
    SLICE_X20Y43         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.830     1.200    ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y43         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y43         FDRE (Hold_fdre_C_D)         0.059     1.225    ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.411%)  route 0.246ns (63.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.560     0.901    ElectricGoKart_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X23Y45         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ElectricGoKart_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[27]/Q
                         net (fo=1, routed)           0.246     1.288    ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[4]
    SLICE_X20Y42         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.829     1.199    ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y42         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y42         FDRE (Hold_fdre_C_D)         0.063     1.228    ElectricGoKart_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.697%)  route 0.233ns (62.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.584     0.925    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.233     1.299    ElectricGoKart_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.893     1.263    ElectricGoKart_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.234    ElectricGoKart_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.697%)  route 0.233ns (62.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.584     0.925    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.233     1.299    ElectricGoKart_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.893     1.263    ElectricGoKart_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.234    ElectricGoKart_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.684%)  route 0.195ns (60.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.584     0.925    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.195     1.247    ElectricGoKart_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.893     1.263    ElectricGoKart_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.180    ElectricGoKart_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.209ns (48.876%)  route 0.219ns (51.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.564     0.905    ElectricGoKart_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y49         FDRE                                         r  ElectricGoKart_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  ElectricGoKart_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[30]/Q
                         net (fo=1, routed)           0.219     1.287    ElectricGoKart_i/axi_gpio_4/U0/gpio_core_1/reg1[30]
    SLICE_X17Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.332 r  ElectricGoKart_i/axi_gpio_4/U0/gpio_core_1/ip2bus_data_i_D1[30]_i_1/O
                         net (fo=1, routed)           0.000     1.332    ElectricGoKart_i/axi_gpio_4/U0/ip2bus_data[30]
    SLICE_X17Y50         FDRE                                         r  ElectricGoKart_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.831     1.201    ElectricGoKart_i/axi_gpio_4/U0/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  ElectricGoKart_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[30]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X17Y50         FDRE (Hold_fdre_C_D)         0.092     1.264    ElectricGoKart_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/axi_gpio_4/U0/gpio_core_1/iGPIO_xferAck_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/axi_gpio_4/U0/ip2bus_rdack_i_D1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.369%)  route 0.243ns (56.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.564     0.905    ElectricGoKart_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y49         FDRE                                         r  ElectricGoKart_i/axi_gpio_4/U0/gpio_core_1/iGPIO_xferAck_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  ElectricGoKart_i/axi_gpio_4/U0/gpio_core_1/iGPIO_xferAck_reg/Q
                         net (fo=6, routed)           0.243     1.288    ElectricGoKart_i/axi_gpio_4/U0/gpio_core_1/GPIO_xferAck_i
    SLICE_X17Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.333 r  ElectricGoKart_i/axi_gpio_4/U0/gpio_core_1/ip2bus_rdack_i_D1_i_1/O
                         net (fo=1, routed)           0.000     1.333    ElectricGoKart_i/axi_gpio_4/U0/ip2bus_rdack_i
    SLICE_X17Y50         FDRE                                         r  ElectricGoKart_i/axi_gpio_4/U0/ip2bus_rdack_i_D1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.831     1.201    ElectricGoKart_i/axi_gpio_4/U0/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  ElectricGoKart_i/axi_gpio_4/U0/ip2bus_rdack_i_D1_reg/C
                         clock pessimism             -0.029     1.172    
    SLICE_X17Y50         FDRE (Hold_fdre_C_D)         0.092     1.264    ElectricGoKart_i/axi_gpio_4/U0/ip2bus_rdack_i_D1_reg
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         10.000      6.000      XADC_X0Y0      ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X15Y44   ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y39   ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y36   ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y39   ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y39   ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y36   ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y36   ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y36   ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y41    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y44    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y44    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y44    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y38    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y38    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y38   ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y38   ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y41    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y44    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y44    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y44    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  To Clock:  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock

Setup :            0  Failing Endpoints,  Worst Slack      558.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      559.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             558.242ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                            (clock source 'ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock'  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            560.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.124ns (5.227%)  route 2.248ns (94.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 563.790 - 560.000 ) 
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.670     2.978    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          2.248     5.682    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X21Y33         LUT6 (Prop_lut6_I4_O)        0.124     5.806 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_i_1/O
                         net (fo=1, routed)           0.000     5.806    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_i_1_n_0
    SLICE_X21Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.496   562.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.367   563.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.734   563.790    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X21Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/C  (IS_INVERTED)
                         clock pessimism              0.378   564.168    
                         clock uncertainty           -0.154   564.014    
    SLICE_X21Y33         FDRE (Setup_fdre_C_D)        0.034   564.048    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg
  -------------------------------------------------------------------
                         required time                        564.048    
                         arrival time                          -5.806    
  -------------------------------------------------------------------
                         slack                                558.242    

Slack (MET) :             1113.724ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        5.731ns  (logic 1.046ns (18.253%)  route 4.685ns (81.749%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 1683.744 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.268ns = ( 564.268 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.670   562.978    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.456   563.434 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.834   564.268    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X20Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.524   564.792 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          1.250   566.042    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state__0[0]
    SLICE_X19Y34         LUT4 (Prop_lut4_I0_O)        0.124   566.166 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_10/O
                         net (fo=1, routed)           0.638   566.804    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_10_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I5_O)        0.124   566.928 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_7/O
                         net (fo=2, routed)           0.800   567.728    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_7_n_0
    SLICE_X21Y36         LUT5 (Prop_lut5_I2_O)        0.124   567.852 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[6]_i_2/O
                         net (fo=4, routed)           0.894   568.746    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[6]_i_2_n_0
    SLICE_X19Y34         LUT5 (Prop_lut5_I3_O)        0.150   568.896 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[4]_i_1/O
                         net (fo=1, routed)           1.103   569.999    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[4]_i_1_n_0
    SLICE_X19Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.689  1683.744    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X19Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.379  1684.123    
                         clock uncertainty           -0.154  1683.969    
    SLICE_X19Y35         FDRE (Setup_fdre_C_D)       -0.246  1683.723    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]
  -------------------------------------------------------------------
                         required time                       1683.723    
                         arrival time                        -569.999    
  -------------------------------------------------------------------
                         slack                               1113.724    

Slack (MET) :             1114.432ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        5.062ns  (logic 0.896ns (17.702%)  route 4.166ns (82.300%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 1683.796 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.325ns = ( 564.325 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.670   562.978    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.456   563.434 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.891   564.325    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X20Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDRE (Prop_fdre_C_Q)         0.524   564.849 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/Q
                         net (fo=9, routed)           1.141   565.990    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]
    SLICE_X19Y34         LUT3 (Prop_lut3_I1_O)        0.124   566.114 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_4/O
                         net (fo=2, routed)           0.650   566.764    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_4_n_0
    SLICE_X19Y35         LUT5 (Prop_lut5_I4_O)        0.124   566.888 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7/O
                         net (fo=3, routed)           1.042   567.930    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7_n_0
    SLICE_X21Y34         LUT6 (Prop_lut6_I3_O)        0.124   568.054 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          1.332   569.386    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X17Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.740  1683.795    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X17Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.379  1684.174    
                         clock uncertainty           -0.154  1684.020    
    SLICE_X17Y35         FDRE (Setup_fdre_C_CE)      -0.202  1683.818    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]
  -------------------------------------------------------------------
                         required time                       1683.818    
                         arrival time                        -569.386    
  -------------------------------------------------------------------
                         slack                               1114.432    

Slack (MET) :             1114.564ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        5.019ns  (logic 0.896ns (17.852%)  route 4.123ns (82.150%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 1683.862 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.325ns = ( 564.325 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.670   562.978    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.456   563.434 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.891   564.325    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X20Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDRE (Prop_fdre_C_Q)         0.524   564.849 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/Q
                         net (fo=9, routed)           1.141   565.990    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]
    SLICE_X19Y34         LUT3 (Prop_lut3_I1_O)        0.124   566.114 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_4/O
                         net (fo=2, routed)           0.650   566.764    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_4_n_0
    SLICE_X19Y35         LUT5 (Prop_lut5_I4_O)        0.124   566.888 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7/O
                         net (fo=3, routed)           1.042   567.930    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7_n_0
    SLICE_X21Y34         LUT6 (Prop_lut6_I3_O)        0.124   568.054 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          1.290   569.344    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X19Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.807  1683.862    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X19Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.402  1684.264    
                         clock uncertainty           -0.154  1684.109    
    SLICE_X19Y34         FDRE (Setup_fdre_C_CE)      -0.202  1683.907    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]
  -------------------------------------------------------------------
                         required time                       1683.907    
                         arrival time                        -569.344    
  -------------------------------------------------------------------
                         slack                               1114.564    

Slack (MET) :             1114.584ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        4.881ns  (logic 0.896ns (18.356%)  route 3.985ns (81.646%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 1683.744 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.325ns = ( 564.325 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.670   562.978    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.456   563.434 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.891   564.325    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X20Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDRE (Prop_fdre_C_Q)         0.524   564.849 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/Q
                         net (fo=9, routed)           1.141   565.990    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]
    SLICE_X19Y34         LUT3 (Prop_lut3_I1_O)        0.124   566.114 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_4/O
                         net (fo=2, routed)           0.650   566.764    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_4_n_0
    SLICE_X19Y35         LUT5 (Prop_lut5_I4_O)        0.124   566.888 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7/O
                         net (fo=3, routed)           1.042   567.930    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7_n_0
    SLICE_X21Y34         LUT6 (Prop_lut6_I3_O)        0.124   568.054 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          1.152   569.206    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X18Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.689  1683.744    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X18Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.402  1684.146    
                         clock uncertainty           -0.154  1683.992    
    SLICE_X18Y35         FDRE (Setup_fdre_C_CE)      -0.202  1683.790    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]
  -------------------------------------------------------------------
                         required time                       1683.790    
                         arrival time                        -569.206    
  -------------------------------------------------------------------
                         slack                               1114.584    

Slack (MET) :             1114.584ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        4.881ns  (logic 0.896ns (18.356%)  route 3.985ns (81.646%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 1683.744 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.325ns = ( 564.325 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.670   562.978    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.456   563.434 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.891   564.325    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X20Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDRE (Prop_fdre_C_Q)         0.524   564.849 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/Q
                         net (fo=9, routed)           1.141   565.990    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]
    SLICE_X19Y34         LUT3 (Prop_lut3_I1_O)        0.124   566.114 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_4/O
                         net (fo=2, routed)           0.650   566.764    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_4_n_0
    SLICE_X19Y35         LUT5 (Prop_lut5_I4_O)        0.124   566.888 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7/O
                         net (fo=3, routed)           1.042   567.930    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7_n_0
    SLICE_X21Y34         LUT6 (Prop_lut6_I3_O)        0.124   568.054 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          1.152   569.206    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X18Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.689  1683.744    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X18Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.402  1684.146    
                         clock uncertainty           -0.154  1683.992    
    SLICE_X18Y35         FDRE (Setup_fdre_C_CE)      -0.202  1683.790    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]
  -------------------------------------------------------------------
                         required time                       1683.790    
                         arrival time                        -569.206    
  -------------------------------------------------------------------
                         slack                               1114.584    

Slack (MET) :             1114.597ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        5.179ns  (logic 1.020ns (19.695%)  route 4.159ns (80.308%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 1683.790 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.325ns = ( 564.325 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.670   562.978    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.456   563.434 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.891   564.325    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X20Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDRE (Prop_fdre_C_Q)         0.524   564.849 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/Q
                         net (fo=9, routed)           1.141   565.990    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]
    SLICE_X19Y34         LUT3 (Prop_lut3_I1_O)        0.124   566.114 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_4/O
                         net (fo=2, routed)           0.650   566.764    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_4_n_0
    SLICE_X19Y35         LUT5 (Prop_lut5_I4_O)        0.124   566.888 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7/O
                         net (fo=3, routed)           1.042   567.930    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7_n_0
    SLICE_X21Y34         LUT6 (Prop_lut6_I3_O)        0.124   568.054 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          1.326   569.380    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X20Y33         LUT4 (Prop_lut4_I1_O)        0.124   569.504 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000   569.504    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[2]_i_1_n_0
    SLICE_X20Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.734  1683.790    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X20Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.379  1684.168    
                         clock uncertainty           -0.154  1684.014    
    SLICE_X20Y33         FDRE (Setup_fdre_C_D)        0.086  1684.100    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                       1684.100    
                         arrival time                        -569.504    
  -------------------------------------------------------------------
                         slack                               1114.597    

Slack (MET) :             1114.660ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        5.095ns  (logic 0.896ns (17.587%)  route 4.199ns (82.415%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 1683.862 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.268ns = ( 564.268 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.670   562.978    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.456   563.434 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.834   564.268    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X20Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.524   564.792 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.839   565.631    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state__0[0]
    SLICE_X18Y34         LUT4 (Prop_lut4_I2_O)        0.124   565.755 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[2]_i_2/O
                         net (fo=6, routed)           1.628   567.383    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[2]_i_2_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I2_O)        0.124   567.507 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[6]_i_2/O
                         net (fo=1, routed)           0.831   568.337    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[6]_i_2_n_0
    SLICE_X19Y34         LUT5 (Prop_lut5_I0_O)        0.124   568.461 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[6]_i_1/O
                         net (fo=1, routed)           0.901   569.363    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[6]_i_1_n_0
    SLICE_X19Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.807  1683.862    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X19Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.379  1684.241    
                         clock uncertainty           -0.154  1684.087    
    SLICE_X19Y34         FDRE (Setup_fdre_C_D)       -0.064  1684.023    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]
  -------------------------------------------------------------------
                         required time                       1684.023    
                         arrival time                        -569.363    
  -------------------------------------------------------------------
                         slack                               1114.660    

Slack (MET) :             1114.697ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        5.037ns  (logic 1.130ns (22.433%)  route 3.907ns (77.567%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 1683.744 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.268ns = ( 564.268 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.670   562.978    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.456   563.434 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.834   564.268    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X20Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.524   564.792 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.839   565.631    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state__0[0]
    SLICE_X18Y34         LUT4 (Prop_lut4_I2_O)        0.150   565.781 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[4]_i_2/O
                         net (fo=6, routed)           2.150   567.930    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[4]_i_2_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I0_O)        0.332   568.262 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_10/O
                         net (fo=1, routed)           0.919   569.181    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_10_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I0_O)        0.124   569.305 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_3/O
                         net (fo=1, routed)           0.000   569.305    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_3_n_0
    SLICE_X18Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.689  1683.744    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X18Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.379  1684.123    
                         clock uncertainty           -0.154  1683.969    
    SLICE_X18Y35         FDRE (Setup_fdre_C_D)        0.034  1684.003    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]
  -------------------------------------------------------------------
                         required time                       1684.003    
                         arrival time                        -569.305    
  -------------------------------------------------------------------
                         slack                               1114.697    

Slack (MET) :             1114.702ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[28]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        4.738ns  (logic 1.020ns (21.530%)  route 3.718ns (78.472%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.704ns = ( 1683.704 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.325ns = ( 564.325 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.670   562.978    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.456   563.434 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.891   564.325    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X20Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDRE (Prop_fdre_C_Q)         0.524   564.849 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/Q
                         net (fo=9, routed)           1.141   565.990    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]
    SLICE_X19Y34         LUT3 (Prop_lut3_I1_O)        0.124   566.114 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_4/O
                         net (fo=2, routed)           0.650   566.764    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_4_n_0
    SLICE_X19Y35         LUT5 (Prop_lut5_I4_O)        0.124   566.888 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7/O
                         net (fo=3, routed)           0.833   567.720    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_7_n_0
    SLICE_X21Y34         LUT4 (Prop_lut4_I2_O)        0.124   567.844 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_3/O
                         net (fo=1, routed)           0.263   568.107    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_3_n_0
    SLICE_X21Y34         LUT5 (Prop_lut5_I0_O)        0.124   568.231 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_1/O
                         net (fo=32, routed)          0.831   569.062    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index
    SLICE_X20Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.648  1683.704    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X20Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.379  1684.082    
                         clock uncertainty           -0.154  1683.928    
    SLICE_X20Y41         FDRE (Setup_fdre_C_CE)      -0.164  1683.764    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[28]
  -------------------------------------------------------------------
                         required time                       1683.764    
                         arrival time                        -569.062    
  -------------------------------------------------------------------
                         slack                               1114.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.316ns  (logic 0.191ns (60.488%)  route 0.125ns (39.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns = ( 561.823 - 560.000 ) 
    Source Clock Delay      (SCD):    1.446ns = ( 561.446 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.558   560.898    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.141   561.039 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.406   561.446    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X21Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.146   561.592 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/Q
                         net (fo=2, routed)           0.125   561.717    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK
    SLICE_X21Y33         LUT6 (Prop_lut6_I0_O)        0.045   561.762 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_i_1/O
                         net (fo=1, routed)           0.000   561.762    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_i_1_n_0
    SLICE_X21Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.828   561.198    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.175   561.373 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.450   561.823    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X21Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/C  (IS_INVERTED)
                         clock pessimism             -0.378   561.446    
    SLICE_X21Y33         FDRE (Hold_fdre_C_D)         0.099   561.545    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg
  -------------------------------------------------------------------
                         required time                       -561.545    
                         arrival time                         561.762    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.398ns  (logic 0.188ns (47.180%)  route 0.211ns (52.831%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 561.867 - 560.000 ) 
    Source Clock Delay      (SCD):    1.490ns = ( 561.490 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.558   560.898    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.141   561.039 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.450   561.490    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X19Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDRE (Prop_fdre_C_Q)         0.146   561.636 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/Q
                         net (fo=2, routed)           0.211   561.846    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[0]
    SLICE_X17Y34         LUT5 (Prop_lut5_I4_O)        0.042   561.888 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[0]_i_1/O
                         net (fo=1, routed)           0.000   561.888    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[0]_i_1_n_0
    SLICE_X17Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.828   561.198    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.175   561.373 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.494   561.867    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X17Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.334   561.534    
    SLICE_X17Y34         FDRE (Hold_fdre_C_D)         0.112   561.646    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]
  -------------------------------------------------------------------
                         required time                       -561.646    
                         arrival time                         561.888    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.356ns  (logic 0.188ns (52.765%)  route 0.168ns (47.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 561.880 - 560.000 ) 
    Source Clock Delay      (SCD):    1.490ns = ( 561.490 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.558   560.898    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.141   561.039 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.450   561.490    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X19Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDRE (Prop_fdre_C_Q)         0.146   561.636 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/Q
                         net (fo=2, routed)           0.168   561.804    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[0]
    SLICE_X19Y33         LUT5 (Prop_lut5_I4_O)        0.042   561.846 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[0]_i_1/O
                         net (fo=1, routed)           0.000   561.846    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[0]_i_1_n_0
    SLICE_X19Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.828   561.198    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.175   561.373 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.507   561.880    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X19Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.391   561.490    
    SLICE_X19Y33         FDRE (Hold_fdre_C_D)         0.112   561.602    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]
  -------------------------------------------------------------------
                         required time                       -561.602    
                         arrival time                         561.846    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.442ns  (logic 0.212ns (47.968%)  route 0.230ns (52.027%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 561.880 - 560.000 ) 
    Source Clock Delay      (SCD):    1.449ns = ( 561.449 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.558   560.898    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.141   561.039 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.410   561.449    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X20Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDRE (Prop_fdre_C_Q)         0.167   561.616 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/Q
                         net (fo=9, routed)           0.230   561.846    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]
    SLICE_X19Y33         LUT5 (Prop_lut5_I3_O)        0.045   561.891 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[6]_i_1/O
                         net (fo=1, routed)           0.000   561.891    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[6]_i_1_n_0
    SLICE_X19Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.828   561.198    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.175   561.373 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.507   561.880    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X19Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.334   561.547    
    SLICE_X19Y33         FDRE (Hold_fdre_C_D)         0.099   561.646    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[6]
  -------------------------------------------------------------------
                         required time                       -561.646    
                         arrival time                         561.891    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.402ns  (logic 0.191ns (47.473%)  route 0.211ns (52.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 561.880 - 560.000 ) 
    Source Clock Delay      (SCD):    1.485ns = ( 561.485 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.558   560.898    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.141   561.039 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.445   561.485    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X17Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_fdre_C_Q)         0.146   561.631 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/Q
                         net (fo=8, routed)           0.211   561.842    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[1]
    SLICE_X18Y34         LUT6 (Prop_lut6_I3_O)        0.045   561.887 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[2]_i_1/O
                         net (fo=1, routed)           0.000   561.887    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[2]_i_1_n_0
    SLICE_X18Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.828   561.198    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.175   561.373 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.507   561.880    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X18Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.344   561.536    
    SLICE_X18Y34         FDRE (Hold_fdre_C_D)         0.098   561.634    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]
  -------------------------------------------------------------------
                         required time                       -561.634    
                         arrival time                         561.887    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.397ns  (logic 0.212ns (53.447%)  route 0.185ns (46.539%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns = ( 561.823 - 560.000 ) 
    Source Clock Delay      (SCD):    1.446ns = ( 561.446 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.558   560.898    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.141   561.039 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.406   561.446    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X20Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.167   561.613 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/Q
                         net (fo=20, routed)          0.185   561.797    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state__0[2]
    SLICE_X20Y33         LUT4 (Prop_lut4_I0_O)        0.045   561.842 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000   561.842    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[2]_i_1_n_0
    SLICE_X20Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.828   561.198    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.175   561.373 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.450   561.823    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X20Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.378   561.446    
    SLICE_X20Y33         FDRE (Hold_fdre_C_D)         0.125   561.571    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                       -561.571    
                         arrival time                         561.842    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.424ns  (logic 0.276ns (65.060%)  route 0.148ns (34.936%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns = ( 561.741 - 560.000 ) 
    Source Clock Delay      (SCD):    1.369ns = ( 561.369 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.558   560.898    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.141   561.039 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.329   561.369    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X20Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDRE (Prop_fdre_C_Q)         0.167   561.536 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[11]/Q
                         net (fo=3, routed)           0.148   561.684    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[11]
    SLICE_X20Y36         LUT1 (Prop_lut1_I0_O)        0.045   561.729 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[8]_i_2/O
                         net (fo=1, routed)           0.000   561.729    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[8]_i_2_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064   561.793 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000   561.793    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[8]_i_1_n_4
    SLICE_X20Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.828   561.198    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.175   561.373 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.368   561.741    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X20Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.373   561.369    
    SLICE_X20Y36         FDRE (Hold_fdre_C_D)         0.138   561.507    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[11]
  -------------------------------------------------------------------
                         required time                       -561.507    
                         arrival time                         561.793    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[19]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.424ns  (logic 0.276ns (65.060%)  route 0.148ns (34.936%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 561.706 - 560.000 ) 
    Source Clock Delay      (SCD):    1.340ns = ( 561.340 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.558   560.898    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.141   561.039 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.300   561.340    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X20Y38         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y38         FDRE (Prop_fdre_C_Q)         0.167   561.507 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[19]/Q
                         net (fo=3, routed)           0.148   561.655    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[19]
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.045   561.700 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[16]_i_2/O
                         net (fo=1, routed)           0.000   561.700    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[16]_i_2_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064   561.764 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000   561.764    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[16]_i_1_n_4
    SLICE_X20Y38         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.828   561.198    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.175   561.373 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.333   561.706    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X20Y38         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.367   561.340    
    SLICE_X20Y38         FDRE (Hold_fdre_C_D)         0.138   561.478    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[19]
  -------------------------------------------------------------------
                         required time                       -561.478    
                         arrival time                         561.764    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[27]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.424ns  (logic 0.276ns (65.060%)  route 0.148ns (34.936%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns = ( 561.729 - 560.000 ) 
    Source Clock Delay      (SCD):    1.358ns = ( 561.358 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.558   560.898    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.141   561.039 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.318   561.358    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X20Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.167   561.525 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[27]/Q
                         net (fo=3, routed)           0.148   561.673    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[27]
    SLICE_X20Y40         LUT1 (Prop_lut1_I0_O)        0.045   561.718 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[24]_i_2/O
                         net (fo=1, routed)           0.000   561.718    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[24]_i_2_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064   561.782 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000   561.782    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[24]_i_1_n_4
    SLICE_X20Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.828   561.198    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.175   561.373 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.356   561.729    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X20Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.372   561.358    
    SLICE_X20Y40         FDRE (Hold_fdre_C_D)         0.138   561.496    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[27]
  -------------------------------------------------------------------
                         required time                       -561.496    
                         arrival time                         561.782    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[27]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.522ns  (logic 0.374ns (71.617%)  route 0.148ns (28.380%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns = ( 561.788 - 560.000 ) 
    Source Clock Delay      (SCD):    1.358ns = ( 561.358 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.558   560.898    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.141   561.039 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.318   561.358    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X20Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.167   561.525 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[27]/Q
                         net (fo=3, routed)           0.148   561.673    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[27]
    SLICE_X20Y40         LUT1 (Prop_lut1_I0_O)        0.045   561.718 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[24]_i_2/O
                         net (fo=1, routed)           0.000   561.718    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[24]_i_2_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109   561.827 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   561.827    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[24]_i_1_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053   561.880 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000   561.880    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[28]_i_1_n_7
    SLICE_X20Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.828   561.198    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.175   561.373 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.415   561.788    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X20Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[28]/C  (IS_INVERTED)
                         clock pessimism             -0.334   561.455    
    SLICE_X20Y41         FDRE (Hold_fdre_C_D)         0.138   561.593    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[28]
  -------------------------------------------------------------------
                         required time                       -561.593    
                         arrival time                         561.880    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
Waveform(ns):       { 0.000 560.000 }
Period(ns):         1120.000
Sources:            { ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X20Y33  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X21Y33  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X20Y33  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X21Y33  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X19Y35  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X20Y34  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X20Y36  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X20Y36  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X20Y37  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X20Y37  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X20Y37  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X20Y37  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X20Y37  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X20Y37  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X20Y33  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X20Y33  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X21Y33  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X21Y33  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X20Y33  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X20Y33  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X17Y35  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X16Y35  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X20Y33  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X20Y33  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X21Y33  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X21Y33  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X20Y33  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X20Y33  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X21Y33  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X21Y33  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  To Clock:  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock

Setup :            0  Failing Endpoints,  Worst Slack       14.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.408ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 0.890ns (16.342%)  route 4.556ns (83.658%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 23.922 - 20.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.747     3.055    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.456     3.511 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.887     4.398    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     4.916 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/Q
                         net (fo=10, routed)          1.164     6.079    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[1]
    SLICE_X43Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.203 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_6/O
                         net (fo=4, routed)           1.218     7.421    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_6_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I2_O)        0.124     7.545 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3/O
                         net (fo=31, routed)          2.175     9.720    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3_n_0
    SLICE_X42Y28         LUT6 (Prop_lut6_I1_O)        0.124     9.844 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.844    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[7]_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.570    22.763    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.367    23.130 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.793    23.922    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/C
                         clock pessimism              0.405    24.327    
                         clock uncertainty           -0.154    24.173    
    SLICE_X42Y28         FDRE (Setup_fdre_C_D)        0.079    24.252    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         24.252    
                         arrival time                          -9.844    
  -------------------------------------------------------------------
                         slack                                 14.408    

Slack (MET) :             14.592ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.331ns  (logic 0.890ns (16.695%)  route 4.441ns (83.305%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.896ns = ( 23.896 - 20.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.747     3.055    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.456     3.511 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.887     4.398    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     4.916 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/Q
                         net (fo=10, routed)          1.164     6.079    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[1]
    SLICE_X43Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.203 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_6/O
                         net (fo=4, routed)           1.218     7.421    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_6_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I2_O)        0.124     7.545 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3/O
                         net (fo=31, routed)          2.060     9.604    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.728 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     9.728    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[1]_i_1_n_0
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.570    22.763    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.367    23.130 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.767    23.896    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/C
                         clock pessimism              0.502    24.398    
                         clock uncertainty           -0.154    24.243    
    SLICE_X42Y27         FDRE (Setup_fdre_C_D)        0.077    24.320    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         24.320    
                         arrival time                          -9.728    
  -------------------------------------------------------------------
                         slack                                 14.592    

Slack (MET) :             14.606ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.321ns  (logic 0.890ns (16.727%)  route 4.431ns (83.273%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.896ns = ( 23.896 - 20.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.747     3.055    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.456     3.511 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.887     4.398    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     4.916 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/Q
                         net (fo=10, routed)          1.164     6.079    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[1]
    SLICE_X43Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.203 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_6/O
                         net (fo=4, routed)           1.218     7.421    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_6_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I2_O)        0.124     7.545 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3/O
                         net (fo=31, routed)          2.050     9.594    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.718 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.718    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[2]_i_1_n_0
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.570    22.763    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.367    23.130 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.767    23.896    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[2]/C
                         clock pessimism              0.502    24.398    
                         clock uncertainty           -0.154    24.243    
    SLICE_X42Y27         FDRE (Setup_fdre_C_D)        0.081    24.324    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         24.324    
                         arrival time                          -9.718    
  -------------------------------------------------------------------
                         slack                                 14.606    

Slack (MET) :             14.748ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 0.890ns (17.192%)  route 4.287ns (82.808%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.896ns = ( 23.896 - 20.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.747     3.055    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.456     3.511 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.887     4.398    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     4.916 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/Q
                         net (fo=10, routed)          1.164     6.079    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[1]
    SLICE_X43Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.203 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_6/O
                         net (fo=4, routed)           1.218     7.421    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_6_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I2_O)        0.124     7.545 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3/O
                         net (fo=31, routed)          1.906     9.450    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.574 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     9.574    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[4]_i_1_n_0
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.570    22.763    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.367    23.130 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.767    23.896    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[4]/C
                         clock pessimism              0.502    24.398    
                         clock uncertainty           -0.154    24.243    
    SLICE_X42Y27         FDRE (Setup_fdre_C_D)        0.079    24.322    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         24.322    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                 14.748    

Slack (MET) :             14.790ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.153ns  (logic 1.526ns (29.613%)  route 3.627ns (70.387%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns = ( 23.927 - 20.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.747     3.055    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.456     3.511 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.887     4.398    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     4.916 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[3]/Q
                         net (fo=14, routed)          2.012     6.927    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[3]
    SLICE_X42Y36         LUT4 (Prop_lut4_I3_O)        0.124     7.051 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.051    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry_i_7_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.584 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.584    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.701 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.701    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry__0_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.818 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.818    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry__1_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.935 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry__2/CO[3]
                         net (fo=1, routed)           1.616     9.551    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry__2_n_0
    SLICE_X42Y39         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.570    22.763    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.367    23.130 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.797    23.927    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y39         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
                         clock pessimism              0.382    24.308    
                         clock uncertainty           -0.154    24.154    
    SLICE_X42Y39         FDRE (Setup_fdre_C_D)        0.186    24.340    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg
  -------------------------------------------------------------------
                         required time                         24.340    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                 14.790    

Slack (MET) :             14.909ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 0.890ns (18.512%)  route 3.918ns (81.488%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 23.787 - 20.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.747     3.055    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.456     3.511 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.887     4.398    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     4.916 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/Q
                         net (fo=10, routed)          1.164     6.079    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[1]
    SLICE_X43Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.203 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_6/O
                         net (fo=4, routed)           1.218     7.421    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_6_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I2_O)        0.124     7.545 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3/O
                         net (fo=31, routed)          1.536     9.081    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I1_O)        0.124     9.205 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.205    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[10]_i_1_n_0
    SLICE_X42Y29         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.570    22.763    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.367    23.130 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.657    23.787    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y29         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[10]/C
                         clock pessimism              0.405    24.191    
                         clock uncertainty           -0.154    24.037    
    SLICE_X42Y29         FDRE (Setup_fdre_C_D)        0.077    24.114    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         24.114    
                         arrival time                          -9.205    
  -------------------------------------------------------------------
                         slack                                 14.909    

Slack (MET) :             14.909ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 0.890ns (17.991%)  route 4.057ns (82.009%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 23.922 - 20.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.747     3.055    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.456     3.511 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.887     4.398    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     4.916 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/Q
                         net (fo=10, routed)          1.164     6.079    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[1]
    SLICE_X43Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.203 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_6/O
                         net (fo=4, routed)           1.218     7.421    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_6_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I2_O)        0.124     7.545 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3/O
                         net (fo=31, routed)          1.675     9.220    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3_n_0
    SLICE_X42Y28         LUT6 (Prop_lut6_I1_O)        0.124     9.344 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     9.344    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[6]_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.570    22.763    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.367    23.130 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.793    23.922    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[6]/C
                         clock pessimism              0.405    24.327    
                         clock uncertainty           -0.154    24.173    
    SLICE_X42Y28         FDRE (Setup_fdre_C_D)        0.081    24.254    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         24.254    
                         arrival time                          -9.344    
  -------------------------------------------------------------------
                         slack                                 14.909    

Slack (MET) :             14.923ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 0.890ns (18.550%)  route 3.908ns (81.450%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 23.787 - 20.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.747     3.055    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.456     3.511 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.887     4.398    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     4.916 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/Q
                         net (fo=10, routed)          1.164     6.079    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[1]
    SLICE_X43Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.203 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_6/O
                         net (fo=4, routed)           1.218     7.421    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_6_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I2_O)        0.124     7.545 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3/O
                         net (fo=31, routed)          1.526     9.071    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I1_O)        0.124     9.195 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     9.195    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[11]_i_1_n_0
    SLICE_X42Y29         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.570    22.763    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.367    23.130 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.657    23.787    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y29         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[11]/C
                         clock pessimism              0.405    24.191    
                         clock uncertainty           -0.154    24.037    
    SLICE_X42Y29         FDRE (Setup_fdre_C_D)        0.081    24.118    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         24.118    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                 14.923    

Slack (MET) :             14.926ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 0.890ns (18.068%)  route 4.036ns (81.932%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 23.922 - 20.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.747     3.055    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.456     3.511 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.887     4.398    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     4.916 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/Q
                         net (fo=10, routed)          1.164     6.079    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[1]
    SLICE_X43Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.203 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_6/O
                         net (fo=4, routed)           1.218     7.421    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_6_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I2_O)        0.124     7.545 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3/O
                         net (fo=31, routed)          1.655     9.199    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3_n_0
    SLICE_X42Y28         LUT6 (Prop_lut6_I1_O)        0.124     9.323 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     9.323    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[5]_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.570    22.763    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.367    23.130 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.793    23.922    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/C
                         clock pessimism              0.405    24.327    
                         clock uncertainty           -0.154    24.173    
    SLICE_X42Y28         FDRE (Setup_fdre_C_D)        0.077    24.250    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         24.250    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                 14.926    

Slack (MET) :             14.949ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 0.890ns (19.298%)  route 3.722ns (80.702%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.654ns = ( 23.654 - 20.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.747     3.055    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.456     3.511 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.887     4.398    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     4.916 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/Q
                         net (fo=10, routed)          1.164     6.079    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[1]
    SLICE_X43Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.203 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_6/O
                         net (fo=4, routed)           1.218     7.421    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_6_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I2_O)        0.124     7.545 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3/O
                         net (fo=31, routed)          1.341     8.885    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     9.009 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.009    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[17]_i_1_n_0
    SLICE_X42Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.570    22.763    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.367    23.130 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.524    23.654    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[17]/C
                         clock pessimism              0.382    24.035    
                         clock uncertainty           -0.154    23.881    
    SLICE_X42Y31         FDRE (Setup_fdre_C_D)        0.077    23.958    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         23.958    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                 14.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.711%)  route 0.188ns (47.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.586     0.927    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.313     1.381    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y34         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.164     1.545 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/Q
                         net (fo=4, routed)           0.188     1.732    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state
    SLICE_X42Y34         LUT6 (Prop_lut6_I5_O)        0.045     1.777 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_i_1/O
                         net (fo=1, routed)           0.000     1.777    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_i_1_n_0
    SLICE_X42Y34         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.854     1.224    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.175     1.399 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.355     1.754    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y34         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
                         clock pessimism             -0.373     1.381    
    SLICE_X42Y34         FDRE (Hold_fdre_C_D)         0.120     1.501    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.282ns (55.338%)  route 0.228ns (44.662%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.586     0.927    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.302     1.369    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X41Y35         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141     1.510 f  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[30]/Q
                         net (fo=10, routed)          0.228     1.738    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[30]
    SLICE_X43Y36         LUT4 (Prop_lut4_I1_O)        0.049     1.787 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.787    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a0_carry__2_i_1_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.879 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.879    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a0_carry__2_n_0
    SLICE_X43Y36         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.854     1.224    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.175     1.399 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.347     1.746    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y36         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
                         clock pessimism             -0.331     1.415    
    SLICE_X43Y36         FDRE (Hold_fdre_C_D)         0.026     1.441    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.254ns (41.186%)  route 0.363ns (58.814%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.586     0.927    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.313     1.381    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y34         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.164     1.545 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/Q
                         net (fo=4, routed)           0.173     1.718    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state
    SLICE_X42Y35         LUT6 (Prop_lut6_I0_O)        0.045     1.763 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3/O
                         net (fo=31, routed)          0.190     1.952    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I1_O)        0.045     1.997 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[28]_i_1/O
                         net (fo=1, routed)           0.000     1.997    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[28]_i_1_n_0
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.854     1.224    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.175     1.399 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.371     1.770    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[28]/C
                         clock pessimism             -0.342     1.428    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.121     1.549    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.186ns (34.090%)  route 0.360ns (65.910%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.586     0.927    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.423     1.490    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     1.631 f  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/Q
                         net (fo=10, routed)          0.360     1.991    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[0]
    SLICE_X43Y28         LUT1 (Prop_lut1_I0_O)        0.045     2.036 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.036    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/minusOp[0]
    SLICE_X43Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.854     1.224    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.175     1.399 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.478     1.877    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/C
                         clock pessimism             -0.386     1.490    
    SLICE_X43Y28         FDRE (Hold_fdre_C_D)         0.091     1.581    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.254ns (35.942%)  route 0.453ns (64.058%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.586     0.927    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.313     1.381    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y34         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.164     1.545 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/Q
                         net (fo=4, routed)           0.173     1.718    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state
    SLICE_X42Y35         LUT6 (Prop_lut6_I0_O)        0.045     1.763 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3/O
                         net (fo=31, routed)          0.280     2.042    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I1_O)        0.045     2.087 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     2.087    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[23]_i_1_n_0
    SLICE_X42Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.854     1.224    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.175     1.399 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.445     1.844    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[23]/C
                         clock pessimism             -0.342     1.502    
    SLICE_X42Y32         FDRE (Hold_fdre_C_D)         0.121     1.623    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.254ns (39.006%)  route 0.397ns (60.994%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.586     0.927    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.313     1.381    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y34         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.164     1.545 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/Q
                         net (fo=4, routed)           0.173     1.718    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state
    SLICE_X42Y35         LUT6 (Prop_lut6_I0_O)        0.045     1.763 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3/O
                         net (fo=31, routed)          0.224     1.987    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I1_O)        0.045     2.032 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[27]_i_1/O
                         net (fo=1, routed)           0.000     2.032    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[27]_i_1_n_0
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.854     1.224    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.175     1.399 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.371     1.770    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/C
                         clock pessimism             -0.342     1.428    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.121     1.549    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.254ns (33.797%)  route 0.498ns (66.203%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.586     0.927    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.313     1.381    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y34         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.164     1.545 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/Q
                         net (fo=4, routed)           0.173     1.718    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state
    SLICE_X42Y35         LUT6 (Prop_lut6_I0_O)        0.045     1.763 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3/O
                         net (fo=31, routed)          0.325     2.087    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I1_O)        0.045     2.132 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     2.132    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[21]_i_1_n_0
    SLICE_X42Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.854     1.224    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.175     1.399 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.445     1.844    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[21]/C
                         clock pessimism             -0.342     1.502    
    SLICE_X42Y32         FDRE (Hold_fdre_C_D)         0.120     1.622    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.254ns (33.656%)  route 0.501ns (66.344%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.586     0.927    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.313     1.381    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y34         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.164     1.545 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/Q
                         net (fo=4, routed)           0.173     1.718    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state
    SLICE_X42Y35         LUT6 (Prop_lut6_I0_O)        0.045     1.763 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3/O
                         net (fo=31, routed)          0.328     2.090    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I1_O)        0.045     2.135 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     2.135    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[24]_i_1_n_0
    SLICE_X42Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.854     1.224    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.175     1.399 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.445     1.844    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[24]/C
                         clock pessimism             -0.342     1.502    
    SLICE_X42Y32         FDRE (Hold_fdre_C_D)         0.121     1.623    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.299ns (40.525%)  route 0.439ns (59.475%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.586     0.927    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.351     1.419    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y29         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.164     1.583 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[12]/Q
                         net (fo=10, routed)          0.103     1.686    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[12]
    SLICE_X43Y29         LUT5 (Prop_lut5_I4_O)        0.045     1.731 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_7/O
                         net (fo=1, routed)           0.135     1.866    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_7_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.045     1.911 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_4/O
                         net (fo=33, routed)          0.201     2.111    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_4_n_0
    SLICE_X42Y28         LUT6 (Prop_lut6_I5_O)        0.045     2.156 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.156    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[6]_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.854     1.224    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.175     1.399 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.478     1.877    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[6]/C
                         clock pessimism             -0.355     1.521    
    SLICE_X42Y28         FDRE (Hold_fdre_C_D)         0.121     1.642    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.479ns (59.605%)  route 0.325ns (40.395%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.586     0.927    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.279     1.347    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.164     1.511 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[19]/Q
                         net (fo=10, routed)          0.125     1.636    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[19]
    SLICE_X40Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.753 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.753    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[20]_i_2_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     1.844 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.199     2.043    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/minusOp__0[22]
    SLICE_X42Y32         LUT6 (Prop_lut6_I0_O)        0.107     2.150 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     2.150    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[22]_i_1_n_0
    SLICE_X42Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.854     1.224    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.175     1.399 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.445     1.844    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[22]/C
                         clock pessimism             -0.331     1.513    
    SLICE_X42Y32         FDRE (Hold_fdre_C_D)         0.121     1.634    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.516    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y36  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y28  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y29  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y29  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y29  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y30  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y30  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y30  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y30  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y31  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y36  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y27  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y27  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y27  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y27  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y36  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y28  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y28  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y30  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y30  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y36  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y28  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y29  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y29  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y29  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y30  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y30  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y30  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y30  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y31  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  To Clock:  VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock

Setup :            0  Failing Endpoints,  Worst Slack     1108.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.628ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1108.601ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            SERIAL_CLOCK_0
                            (output port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            1120.000ns  (VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        6.879ns  (logic 4.004ns (58.204%)  route 2.875ns (41.796%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -4.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1680.000 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.268ns = ( 564.268 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.670   562.978    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.456   563.434 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.834   564.268    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X21Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.459   564.727 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/Q
                         net (fo=2, routed)           2.875   567.602    SERIAL_CLOCK_0_OBUF
    V20                  OBUF (Prop_obuf_I_O)         3.545   571.147 r  SERIAL_CLOCK_0_OBUF_inst/O
                         net (fo=0)                   0.000   571.147    SERIAL_CLOCK_0
    V20                                                               r  SERIAL_CLOCK_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 f  
                         ideal clock network latency
                                                      0.000  1680.000    
                         clock pessimism              0.000  1680.000    
                         clock uncertainty           -0.152  1679.848    
                         output delay                -0.100  1679.748    
  -------------------------------------------------------------------
                         required time                       1679.748    
                         arrival time                        -571.147    
  -------------------------------------------------------------------
                         slack                               1108.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.628ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            SERIAL_CLOCK_0
                            (output port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.334ns  (logic 1.391ns (59.605%)  route 0.943ns (40.397%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 560.000 - 560.000 ) 
    Source Clock Delay      (SCD):    1.446ns = ( 561.446 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.558   560.898    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.141   561.039 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.406   561.446    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X21Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.146   561.592 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/Q
                         net (fo=2, routed)           0.943   562.535    SERIAL_CLOCK_0_OBUF
    V20                  OBUF (Prop_obuf_I_O)         1.245   563.780 r  SERIAL_CLOCK_0_OBUF_inst/O
                         net (fo=0)                   0.000   563.780    SERIAL_CLOCK_0
    V20                                                               r  SERIAL_CLOCK_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         clock pessimism              0.000   560.000    
                         clock uncertainty            0.152   560.152    
                         output delay                -0.000   560.152    
  -------------------------------------------------------------------
                         required time                       -560.152    
                         arrival time                         563.780    
  -------------------------------------------------------------------
                         slack                                  3.628    





---------------------------------------------------------------------------------------------------
From Clock:  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  To Clock:  VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock

Setup :            0  Failing Endpoints,  Worst Slack        9.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.960ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.727ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_c_0
                            (output port clocked by VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 4.072ns (72.745%)  route 1.526ns (27.255%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -4.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.424ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.747     3.055    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.456     3.511 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.913     4.424    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     4.880 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/Q
                         net (fo=1, routed)           1.526     6.405    PWM_c_0_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.616    10.021 r  PWM_c_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.021    PWM_c_0
    U14                                                               r  PWM_c_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.152    19.848    
                         output delay                -0.100    19.748    
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                  9.727    

Slack (MET) :             9.732ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_b_0
                            (output port clocked by VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.610ns  (logic 4.084ns (72.805%)  route 1.526ns (27.195%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -4.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.747     3.055    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.456     3.511 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.895     4.406    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y39         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.518     4.924 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/Q
                         net (fo=1, routed)           1.526     6.450    PWM_b_0_OBUF
    T15                  OBUF (Prop_obuf_I_O)         3.566    10.016 r  PWM_b_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.016    PWM_b_0
    T15                                                               r  PWM_b_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.152    19.848    
                         output delay                -0.100    19.748    
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -10.016    
  -------------------------------------------------------------------
                         slack                                  9.732    

Slack (MET) :             9.866ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_a_0
                            (output port clocked by VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 4.023ns (70.757%)  route 1.663ns (29.243%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -4.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.196ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.747     3.055    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.456     3.511 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.685     4.196    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y36         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.456     4.652 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/Q
                         net (fo=1, routed)           1.663     6.315    PWM_a_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.567     9.882 r  PWM_a_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.882    PWM_a_0
    R14                                                               r  PWM_a_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.152    19.848    
                         output delay                -0.100    19.748    
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                  9.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.960ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_a_0
                            (output port clocked by VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.740ns  (logic 1.409ns (80.985%)  route 0.331ns (19.015%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.586     0.927    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.305     1.373    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y36         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141     1.514 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/Q
                         net (fo=1, routed)           0.331     1.844    PWM_a_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.268     3.112 r  PWM_a_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.112    PWM_a_0
    R14                                                               r  PWM_a_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.152     0.152    
                         output delay                -0.000     0.152    
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           3.112    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             3.075ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_c_0
                            (output port clocked by VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 1.457ns (83.852%)  route 0.281ns (16.148%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.586     0.927    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.423     1.490    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/Q
                         net (fo=1, routed)           0.281     1.912    PWM_c_0_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.316     3.228 r  PWM_c_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.228    PWM_c_0
    U14                                                               r  PWM_c_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.152     0.152    
                         output delay                -0.000     0.152    
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           3.228    
  -------------------------------------------------------------------
                         slack                                  3.075    

Slack (MET) :             3.113ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_b_0
                            (output port clocked by VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 1.431ns (83.606%)  route 0.281ns (16.394%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.586     0.927    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.486     1.554    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y39         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.164     1.718 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/Q
                         net (fo=1, routed)           0.281     1.998    PWM_b_0_OBUF
    T15                  OBUF (Prop_obuf_I_O)         1.267     3.265 r  PWM_b_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.265    PWM_b_0
    T15                                                               r  PWM_b_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.152     0.152    
                         output delay                -0.000     0.152    
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           3.265    
  -------------------------------------------------------------------
                         slack                                  3.113    





---------------------------------------------------------------------------------------------------
From Clock:  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.472ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.350ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@570.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.050ns  (logic 0.583ns (28.437%)  route 1.467ns (71.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 572.690 - 570.000 ) 
    Source Clock Delay      (SCD):    4.283ns = ( 564.283 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.670   562.978    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.456   563.434 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.849   564.283    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X17Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDRE (Prop_fdre_C_Q)         0.459   564.742 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/Q
                         net (fo=6, routed)           1.467   566.209    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[5]
    SLICE_X19Y39         LUT6 (Prop_lut6_I5_O)        0.124   566.333 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000   566.333    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X19Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    570.000   570.000 r  
    PS7_X0Y0             PS7                          0.000   570.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   571.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   571.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.498   572.690    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.116   572.806    
                         clock uncertainty           -0.154   572.652    
    SLICE_X19Y39         FDRE (Setup_fdre_C_D)        0.031   572.683    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                        572.683    
                         arrival time                        -566.333    
  -------------------------------------------------------------------
                         slack                                  6.350    

Slack (MET) :             6.405ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@570.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        1.925ns  (logic 0.583ns (30.281%)  route 1.342ns (69.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 572.692 - 570.000 ) 
    Source Clock Delay      (SCD):    4.354ns = ( 564.354 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.670   562.978    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.456   563.434 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.920   564.354    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X17Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_fdre_C_Q)         0.459   564.813 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/Q
                         net (fo=9, routed)           1.342   566.156    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[0]
    SLICE_X18Y41         LUT6 (Prop_lut6_I5_O)        0.124   566.280 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000   566.280    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X18Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    570.000   570.000 r  
    PS7_X0Y0             PS7                          0.000   570.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   571.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   571.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.499   572.691    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.116   572.807    
                         clock uncertainty           -0.154   572.653    
    SLICE_X18Y41         FDRE (Setup_fdre_C_D)        0.031   572.684    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                        572.684    
                         arrival time                        -566.280    
  -------------------------------------------------------------------
                         slack                                  6.405    

Slack (MET) :             6.702ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@570.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        1.627ns  (logic 0.583ns (35.842%)  route 1.044ns (64.160%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 572.690 - 570.000 ) 
    Source Clock Delay      (SCD):    4.353ns = ( 564.353 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.670   562.978    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.456   563.434 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.919   564.353    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X18Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.459   564.812 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/Q
                         net (fo=6, routed)           1.044   565.855    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[3]
    SLICE_X19Y39         LUT6 (Prop_lut6_I5_O)        0.124   565.979 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000   565.979    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X19Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    570.000   570.000 r  
    PS7_X0Y0             PS7                          0.000   570.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   571.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   571.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.498   572.690    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.116   572.806    
                         clock uncertainty           -0.154   572.652    
    SLICE_X19Y39         FDRE (Setup_fdre_C_D)        0.029   572.681    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                        572.681    
                         arrival time                        -565.979    
  -------------------------------------------------------------------
                         slack                                  6.702    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@570.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        1.484ns  (logic 0.583ns (39.284%)  route 0.901ns (60.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 572.690 - 570.000 ) 
    Source Clock Delay      (SCD):    4.353ns = ( 564.353 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.670   562.978    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.456   563.434 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.919   564.353    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X18Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.459   564.812 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/Q
                         net (fo=7, routed)           0.901   565.713    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[2]
    SLICE_X18Y40         LUT6 (Prop_lut6_I5_O)        0.124   565.837 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000   565.837    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X18Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    570.000   570.000 r  
    PS7_X0Y0             PS7                          0.000   570.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   571.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   571.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.498   572.690    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.116   572.806    
                         clock uncertainty           -0.154   572.652    
    SLICE_X18Y40         FDRE (Setup_fdre_C_D)        0.031   572.683    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                        572.683    
                         arrival time                        -565.837    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.863ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@570.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        1.464ns  (logic 0.583ns (39.824%)  route 0.881ns (60.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 572.690 - 570.000 ) 
    Source Clock Delay      (SCD):    4.354ns = ( 564.354 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.670   562.978    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.456   563.434 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.920   564.354    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X17Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_fdre_C_Q)         0.459   564.813 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/Q
                         net (fo=8, routed)           0.881   565.694    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[1]
    SLICE_X18Y40         LUT6 (Prop_lut6_I5_O)        0.124   565.818 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000   565.818    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X18Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    570.000   570.000 r  
    PS7_X0Y0             PS7                          0.000   570.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   571.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   571.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.498   572.690    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.116   572.806    
                         clock uncertainty           -0.154   572.652    
    SLICE_X18Y40         FDRE (Setup_fdre_C_D)        0.029   572.681    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                        572.681    
                         arrival time                        -565.818    
  -------------------------------------------------------------------
                         slack                                  6.863    

Slack (MET) :             6.897ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@570.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        1.434ns  (logic 0.583ns (40.661%)  route 0.851ns (59.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 572.690 - 570.000 ) 
    Source Clock Delay      (SCD):    4.353ns = ( 564.353 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.670   562.978    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.456   563.434 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.919   564.353    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X19Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDRE (Prop_fdre_C_Q)         0.459   564.812 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/Q
                         net (fo=4, routed)           0.851   565.662    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[6]
    SLICE_X18Y40         LUT6 (Prop_lut6_I5_O)        0.124   565.786 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000   565.786    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X18Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    570.000   570.000 r  
    PS7_X0Y0             PS7                          0.000   570.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   571.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   571.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.498   572.690    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.116   572.806    
                         clock uncertainty           -0.154   572.652    
    SLICE_X18Y40         FDRE (Setup_fdre_C_D)        0.031   572.683    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                        572.683    
                         arrival time                        -565.787    
  -------------------------------------------------------------------
                         slack                                  6.897    

Slack (MET) :             7.064ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@570.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        1.407ns  (logic 0.583ns (41.444%)  route 0.824ns (58.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 572.692 - 570.000 ) 
    Source Clock Delay      (SCD):    4.212ns = ( 564.212 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.670   562.978    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.456   563.434 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.778   564.212    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X18Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDRE (Prop_fdre_C_Q)         0.459   564.671 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/Q
                         net (fo=7, routed)           0.824   565.495    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[4]
    SLICE_X18Y41         LUT6 (Prop_lut6_I5_O)        0.124   565.619 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000   565.619    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X18Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    570.000   570.000 r  
    PS7_X0Y0             PS7                          0.000   570.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   571.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   571.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.499   572.691    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.116   572.807    
                         clock uncertainty           -0.154   572.653    
    SLICE_X18Y41         FDRE (Setup_fdre_C_D)        0.029   572.682    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                        572.682    
                         arrival time                        -565.619    
  -------------------------------------------------------------------
                         slack                                  7.064    

Slack (MET) :             7.074ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@570.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        1.394ns  (logic 0.583ns (41.816%)  route 0.811ns (58.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 572.690 - 570.000 ) 
    Source Clock Delay      (SCD):    4.212ns = ( 564.212 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.670   562.978    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.456   563.434 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.778   564.212    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X18Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDRE (Prop_fdre_C_Q)         0.459   564.671 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/Q
                         net (fo=3, routed)           0.811   565.482    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]
    SLICE_X18Y38         LUT6 (Prop_lut6_I5_O)        0.124   565.606 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000   565.606    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X18Y38         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    570.000   570.000 r  
    PS7_X0Y0             PS7                          0.000   570.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   571.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   571.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.497   572.689    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y38         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.116   572.805    
                         clock uncertainty           -0.154   572.651    
    SLICE_X18Y38         FDRE (Setup_fdre_C_D)        0.029   572.680    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                        572.680    
                         arrival time                        -565.606    
  -------------------------------------------------------------------
                         slack                                  7.074    

Slack (MET) :             7.603ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                            (clock source 'ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock'  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.124ns (7.541%)  route 1.520ns (92.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.670     2.978    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          1.520     4.954    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X21Y38         LUT3 (Prop_lut3_I2_O)        0.124     5.078 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_i_1/O
                         net (fo=1, routed)           0.000     5.078    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_i_1_n_0
    SLICE_X21Y38         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.496    12.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/C
                         clock pessimism              0.116    12.804    
                         clock uncertainty           -0.154    12.650    
    SLICE_X21Y38         FDRE (Setup_fdre_C_D)        0.031    12.681    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg
  -------------------------------------------------------------------
                         required time                         12.681    
                         arrival time                          -5.078    
  -------------------------------------------------------------------
                         slack                                  7.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                            (clock source 'ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock'  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.045ns (6.490%)  route 0.648ns (93.510%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    1.039ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.558     0.899    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.648     1.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X21Y38         LUT3 (Prop_lut3_I2_O)        0.045     1.733 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_i_1/O
                         net (fo=1, routed)           0.000     1.733    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_i_1_n_0
    SLICE_X21Y38         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.828     1.198    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/C
                         clock pessimism             -0.029     1.169    
    SLICE_X21Y38         FDRE (Hold_fdre_C_D)         0.092     1.261    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.497ns  (logic 0.191ns (38.414%)  route 0.306ns (61.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns = ( 561.199 - 560.000 ) 
    Source Clock Delay      (SCD):    1.441ns = ( 561.441 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.558   560.898    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.141   561.039 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.402   561.441    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X18Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDRE (Prop_fdre_C_Q)         0.146   561.587 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/Q
                         net (fo=3, routed)           0.306   561.893    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]
    SLICE_X18Y38         LUT6 (Prop_lut6_I5_O)        0.045   561.938 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000   561.938    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X18Y38         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y38         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism             -0.029   561.170    
    SLICE_X18Y38         FDRE (Hold_fdre_C_D)         0.091   561.261    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                       -561.261    
                         arrival time                         561.939    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.521ns  (logic 0.191ns (36.678%)  route 0.330ns (63.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 561.200 - 560.000 ) 
    Source Clock Delay      (SCD):    1.441ns = ( 561.441 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.558   560.898    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.141   561.039 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.402   561.441    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X18Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDRE (Prop_fdre_C_Q)         0.146   561.587 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/Q
                         net (fo=7, routed)           0.330   561.917    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[4]
    SLICE_X18Y41         LUT6 (Prop_lut6_I5_O)        0.045   561.962 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000   561.962    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X18Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.830   561.200    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism             -0.029   561.171    
    SLICE_X18Y41         FDRE (Hold_fdre_C_D)         0.091   561.262    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                       -561.262    
                         arrival time                         561.962    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.501ns  (logic 0.191ns (38.135%)  route 0.310ns (61.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 561.200 - 560.000 ) 
    Source Clock Delay      (SCD):    1.495ns = ( 561.495 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.558   560.898    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.141   561.039 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.456   561.495    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X19Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDRE (Prop_fdre_C_Q)         0.146   561.641 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/Q
                         net (fo=4, routed)           0.310   561.951    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[6]
    SLICE_X18Y40         LUT6 (Prop_lut6_I5_O)        0.045   561.996 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000   561.996    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X18Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.830   561.200    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism             -0.029   561.171    
    SLICE_X18Y40         FDRE (Hold_fdre_C_D)         0.092   561.263    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                       -561.263    
                         arrival time                         561.996    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.533ns  (logic 0.191ns (35.837%)  route 0.342ns (64.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 561.200 - 560.000 ) 
    Source Clock Delay      (SCD):    1.485ns = ( 561.485 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.558   560.898    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.141   561.039 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.445   561.485    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X17Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_fdre_C_Q)         0.146   561.631 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/Q
                         net (fo=8, routed)           0.342   561.973    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[1]
    SLICE_X18Y40         LUT6 (Prop_lut6_I5_O)        0.045   562.018 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000   562.018    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X18Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.830   561.200    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism             -0.029   561.171    
    SLICE_X18Y40         FDRE (Hold_fdre_C_D)         0.091   561.262    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                       -561.262    
                         arrival time                         562.018    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.562ns  (logic 0.191ns (34.009%)  route 0.371ns (65.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns = ( 561.199 - 560.000 ) 
    Source Clock Delay      (SCD):    1.495ns = ( 561.495 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.558   560.898    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.141   561.039 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.456   561.495    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X18Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.146   561.641 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/Q
                         net (fo=6, routed)           0.371   562.012    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[3]
    SLICE_X19Y39         LUT6 (Prop_lut6_I5_O)        0.045   562.057 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000   562.057    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X19Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism             -0.029   561.170    
    SLICE_X19Y39         FDRE (Hold_fdre_C_D)         0.091   561.261    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                       -561.261    
                         arrival time                         562.057    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.574ns  (logic 0.191ns (33.268%)  route 0.383ns (66.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 561.200 - 560.000 ) 
    Source Clock Delay      (SCD):    1.495ns = ( 561.495 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.558   560.898    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.141   561.039 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.456   561.495    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X18Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.146   561.641 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/Q
                         net (fo=7, routed)           0.383   562.024    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[2]
    SLICE_X18Y40         LUT6 (Prop_lut6_I5_O)        0.045   562.069 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000   562.069    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X18Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.830   561.200    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism             -0.029   561.171    
    SLICE_X18Y40         FDRE (Hold_fdre_C_D)         0.092   561.263    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                       -561.263    
                         arrival time                         562.069    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.733ns  (logic 0.191ns (26.051%)  route 0.542ns (73.953%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns = ( 561.199 - 560.000 ) 
    Source Clock Delay      (SCD):    1.453ns = ( 561.453 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.558   560.898    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.141   561.039 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.414   561.453    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X17Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDRE (Prop_fdre_C_Q)         0.146   561.599 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/Q
                         net (fo=6, routed)           0.542   562.142    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[5]
    SLICE_X19Y39         LUT6 (Prop_lut6_I5_O)        0.045   562.187 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000   562.187    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X19Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism             -0.029   561.170    
    SLICE_X19Y39         FDRE (Hold_fdre_C_D)         0.092   561.262    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                       -561.262    
                         arrival time                         562.187    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.711ns  (logic 0.191ns (26.853%)  route 0.520ns (73.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 561.200 - 560.000 ) 
    Source Clock Delay      (SCD):    1.485ns = ( 561.485 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.558   560.898    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.141   561.039 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.445   561.485    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X17Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_fdre_C_Q)         0.146   561.631 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/Q
                         net (fo=9, routed)           0.520   562.151    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[0]
    SLICE_X18Y41         LUT6 (Prop_lut6_I5_O)        0.045   562.196 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000   562.196    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X18Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.830   561.200    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y41         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism             -0.029   561.171    
    SLICE_X18Y41         FDRE (Hold_fdre_C_D)         0.092   561.263    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                       -561.263    
                         arrival time                         562.196    
  -------------------------------------------------------------------
                         slack                                  0.933    





---------------------------------------------------------------------------------------------------
From Clock:  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  To Clock:  clk_fpga_0

Setup :            3  Failing Endpoints,  Worst Slack       -0.275ns,  Total Violation       -0.682ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.493ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.275ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_c_0
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 4.072ns (72.745%)  route 1.526ns (27.255%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -4.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.424ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.747     3.055    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.456     3.511 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.913     4.424    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     4.880 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/Q
                         net (fo=1, routed)           1.526     6.405    PWM_c_0_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.616    10.021 r  PWM_c_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.021    PWM_c_0
    U14                                                               r  PWM_c_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                 -0.275    

Slack (VIOLATED) :        -0.270ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_b_0
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.610ns  (logic 4.084ns (72.805%)  route 1.526ns (27.195%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -4.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.747     3.055    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.456     3.511 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.895     4.406    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y39         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.518     4.924 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/Q
                         net (fo=1, routed)           1.526     6.450    PWM_b_0_OBUF
    T15                  OBUF (Prop_obuf_I_O)         3.566    10.016 r  PWM_b_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.016    PWM_b_0
    T15                                                               r  PWM_b_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                         -10.016    
  -------------------------------------------------------------------
                         slack                                 -0.270    

Slack (VIOLATED) :        -0.136ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_a_0
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 4.023ns (70.757%)  route 1.663ns (29.243%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -4.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.196ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.747     3.055    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.456     3.511 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.685     4.196    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y36         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.456     4.652 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/Q
                         net (fo=1, routed)           1.663     6.315    PWM_a_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.567     9.882 r  PWM_a_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.882    PWM_a_0
    R14                                                               r  PWM_a_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                 -0.136    

Slack (MET) :             6.986ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.456ns (31.535%)  route 0.990ns (68.465%))
  Logic Levels:           0  
  Clock Path Skew:        -1.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    4.206ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.747     3.055    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.456     3.511 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.695     4.206    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X41Y35         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     4.662 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/Q
                         net (fo=1, routed)           0.990     5.652    ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_in
    SLICE_X30Y43         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.499    12.691    ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/s_axi_aclk
    SLICE_X30Y43         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_d1_reg/C
                         clock pessimism              0.116    12.807    
                         clock uncertainty           -0.154    12.653    
    SLICE_X30Y43         FDRE (Setup_fdre_C_D)       -0.016    12.637    ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_d1_reg
  -------------------------------------------------------------------
                         required time                         12.637    
                         arrival time                          -5.652    
  -------------------------------------------------------------------
                         slack                                  6.986    

Slack (MET) :             7.495ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                            (clock source 'ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.747ns  (logic 0.124ns (7.099%)  route 1.623ns (92.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 12.762 - 10.000 ) 
    Source Clock Delay      (SCD):    3.511ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.747     3.055    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.456     3.511 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          1.623     5.134    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X37Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.258 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_i_1/O
                         net (fo=1, routed)           0.000     5.258    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_i_1_n_0
    SLICE_X37Y35         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.570    12.762    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/C
                         clock pessimism              0.116    12.878    
                         clock uncertainty           -0.154    12.724    
    SLICE_X37Y35         FDRE (Setup_fdre_C_D)        0.029    12.753    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg
  -------------------------------------------------------------------
                         required time                         12.753    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                  7.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                            (clock source 'ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.045ns (6.322%)  route 0.667ns (93.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.586     0.927    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.667     1.734    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X37Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.779 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_i_1/O
                         net (fo=1, routed)           0.000     1.779    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_i_1_n_0
    SLICE_X37Y35         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.854     1.224    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/C
                         clock pessimism             -0.029     1.195    
    SLICE_X37Y35         FDRE (Hold_fdre_C_D)         0.091     1.286    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.141ns (23.857%)  route 0.450ns (76.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.586     0.927    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.302     1.369    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X41Y35         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141     1.510 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/Q
                         net (fo=1, routed)           0.450     1.960    ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_in
    SLICE_X30Y43         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.831     1.201    ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/s_axi_aclk
    SLICE_X30Y43         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_d1_reg/C
                         clock pessimism             -0.029     1.172    
    SLICE_X30Y43         FDRE (Hold_fdre_C_D)         0.060     1.232    ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             3.112ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_a_0
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.740ns  (logic 1.409ns (80.985%)  route 0.331ns (19.015%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.586     0.927    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.305     1.373    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y36         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141     1.514 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/Q
                         net (fo=1, routed)           0.331     1.844    PWM_a_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.268     3.112 r  PWM_a_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.112    PWM_a_0
    R14                                                               r  PWM_a_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.112    
  -------------------------------------------------------------------
                         slack                                  3.112    

Slack (MET) :             3.228ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_c_0
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 1.457ns (83.852%)  route 0.281ns (16.148%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.586     0.927    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.423     1.490    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/Q
                         net (fo=1, routed)           0.281     1.912    PWM_c_0_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.316     3.228 r  PWM_c_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.228    PWM_c_0
    U14                                                               r  PWM_c_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.228    
  -------------------------------------------------------------------
                         slack                                  3.228    

Slack (MET) :             3.265ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_b_0
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 1.431ns (83.606%)  route 0.281ns (16.394%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.586     0.927    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.486     1.554    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y39         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.164     1.718 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/Q
                         net (fo=1, routed)           0.281     1.998    PWM_b_0_OBUF
    T15                  OBUF (Prop_obuf_I_O)         1.267     3.265 r  PWM_b_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.265    PWM_b_0
    T15                                                               r  PWM_b_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.265    
  -------------------------------------------------------------------
                         slack                                  3.265    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  To Clock:  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock

Setup :            0  Failing Endpoints,  Worst Slack     1113.419ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1113.419ns  (required time - arrival time)
  Source:                 INC_A_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        10.127ns  (logic 1.851ns (18.274%)  route 8.277ns (81.727%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 1683.862 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    U20                                               0.000   560.100 r  INC_A_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_A_0
    U20                  IBUF (Prop_ibuf_I_O)         1.479   561.579 r  INC_A_0_IBUF_inst/O
                         net (fo=8, routed)           4.917   566.495    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_A
    SLICE_X18Y34         LUT4 (Prop_lut4_I0_O)        0.124   566.619 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[2]_i_2/O
                         net (fo=6, routed)           1.628   568.247    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[2]_i_2_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I2_O)        0.124   568.371 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[6]_i_2/O
                         net (fo=1, routed)           0.831   569.202    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[6]_i_2_n_0
    SLICE_X19Y34         LUT5 (Prop_lut5_I0_O)        0.124   569.326 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[6]_i_1/O
                         net (fo=1, routed)           0.901   570.228    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[6]_i_1_n_0
    SLICE_X19Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.807  1683.862    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X19Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.862    
                         clock uncertainty           -0.152  1683.710    
    SLICE_X19Y34         FDRE (Setup_fdre_C_D)       -0.064  1683.646    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]
  -------------------------------------------------------------------
                         required time                       1683.646    
                         arrival time                        -570.227    
  -------------------------------------------------------------------
                         slack                               1113.419    

Slack (MET) :             1113.454ns  (required time - arrival time)
  Source:                 INC_A_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        10.072ns  (logic 2.087ns (20.718%)  route 7.985ns (79.283%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Input Delay:            0.100ns
  Clock Path Skew:        3.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 1683.744 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    U20                                               0.000   560.100 r  INC_A_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_A_0
    U20                  IBUF (Prop_ibuf_I_O)         1.479   561.579 r  INC_A_0_IBUF_inst/O
                         net (fo=8, routed)           4.917   566.495    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_A
    SLICE_X18Y34         LUT4 (Prop_lut4_I0_O)        0.152   566.647 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[4]_i_2/O
                         net (fo=6, routed)           2.150   568.797    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[4]_i_2_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I0_O)        0.332   569.129 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_10/O
                         net (fo=1, routed)           0.919   570.048    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_10_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I0_O)        0.124   570.172 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_3/O
                         net (fo=1, routed)           0.000   570.172    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_3_n_0
    SLICE_X18Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.689  1683.744    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X18Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.744    
                         clock uncertainty           -0.152  1683.592    
    SLICE_X18Y35         FDRE (Setup_fdre_C_D)        0.034  1683.626    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]
  -------------------------------------------------------------------
                         required time                       1683.626    
                         arrival time                        -570.172    
  -------------------------------------------------------------------
                         slack                               1113.454    

Slack (MET) :             1113.580ns  (required time - arrival time)
  Source:                 INC_A_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        9.996ns  (logic 2.087ns (20.876%)  route 7.909ns (79.124%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 1683.796 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    U20                                               0.000   560.100 r  INC_A_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_A_0
    U20                  IBUF (Prop_ibuf_I_O)         1.479   561.579 r  INC_A_0_IBUF_inst/O
                         net (fo=8, routed)           4.917   566.495    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_A
    SLICE_X18Y34         LUT4 (Prop_lut4_I0_O)        0.152   566.647 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[4]_i_2/O
                         net (fo=6, routed)           1.836   568.483    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[4]_i_2_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I5_O)        0.332   568.815 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[5]_i_2/O
                         net (fo=1, routed)           1.156   569.972    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[5]_i_2_n_0
    SLICE_X17Y35         LUT5 (Prop_lut5_I0_O)        0.124   570.096 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[5]_i_1/O
                         net (fo=1, routed)           0.000   570.096    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[5]_i_1_n_0
    SLICE_X17Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.740  1683.795    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X17Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.795    
                         clock uncertainty           -0.152  1683.643    
    SLICE_X17Y35         FDRE (Setup_fdre_C_D)        0.032  1683.675    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]
  -------------------------------------------------------------------
                         required time                       1683.675    
                         arrival time                        -570.096    
  -------------------------------------------------------------------
                         slack                               1113.580    

Slack (MET) :             1113.692ns  (required time - arrival time)
  Source:                 INC_A_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        9.952ns  (logic 2.087ns (20.968%)  route 7.865ns (79.032%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 1683.862 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    U20                                               0.000   560.100 r  INC_A_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_A_0
    U20                  IBUF (Prop_ibuf_I_O)         1.479   561.579 r  INC_A_0_IBUF_inst/O
                         net (fo=8, routed)           4.917   566.495    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_A
    SLICE_X18Y34         LUT4 (Prop_lut4_I0_O)        0.152   566.647 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[4]_i_2/O
                         net (fo=6, routed)           1.627   568.274    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[4]_i_2_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.332   568.606 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[3]_i_2/O
                         net (fo=1, routed)           1.321   569.928    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[3]_i_2_n_0
    SLICE_X18Y34         LUT5 (Prop_lut5_I0_O)        0.124   570.052 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[3]_i_1/O
                         net (fo=1, routed)           0.000   570.052    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[3]_i_1_n_0
    SLICE_X18Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.807  1683.862    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X18Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.862    
                         clock uncertainty           -0.152  1683.710    
    SLICE_X18Y34         FDRE (Setup_fdre_C_D)        0.034  1683.744    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]
  -------------------------------------------------------------------
                         required time                       1683.744    
                         arrival time                        -570.052    
  -------------------------------------------------------------------
                         slack                               1113.692    

Slack (MET) :             1113.725ns  (required time - arrival time)
  Source:                 INC_A_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        9.799ns  (logic 1.851ns (18.886%)  route 7.949ns (81.115%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Input Delay:            0.100ns
  Clock Path Skew:        3.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 1683.744 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    U20                                               0.000   560.100 r  INC_A_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_A_0
    U20                  IBUF (Prop_ibuf_I_O)         1.479   561.579 r  INC_A_0_IBUF_inst/O
                         net (fo=8, routed)           4.917   566.495    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_A
    SLICE_X18Y34         LUT4 (Prop_lut4_I0_O)        0.124   566.619 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[2]_i_2/O
                         net (fo=6, routed)           1.710   568.329    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[2]_i_2_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I0_O)        0.124   568.453 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[4]_i_4/O
                         net (fo=1, routed)           1.322   569.776    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[4]_i_4_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I3_O)        0.124   569.900 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[4]_i_1/O
                         net (fo=1, routed)           0.000   569.900    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[4]_i_1_n_0
    SLICE_X18Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.689  1683.744    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X18Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.744    
                         clock uncertainty           -0.152  1683.592    
    SLICE_X18Y35         FDRE (Setup_fdre_C_D)        0.032  1683.624    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]
  -------------------------------------------------------------------
                         required time                       1683.624    
                         arrival time                        -569.899    
  -------------------------------------------------------------------
                         slack                               1113.725    

Slack (MET) :             1114.580ns  (required time - arrival time)
  Source:                 INC_B_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        8.761ns  (logic 1.731ns (19.752%)  route 7.031ns (80.249%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 1683.796 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    T20                                               0.000   560.100 r  INC_B_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_B_0
    T20                  IBUF (Prop_ibuf_I_O)         1.483   561.583 r  INC_B_0_IBUF_inst/O
                         net (fo=5, routed)           4.620   566.202    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_B
    SLICE_X20Y33         LUT5 (Prop_lut5_I3_O)        0.124   566.326 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4/O
                         net (fo=1, routed)           1.079   567.405    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4_n_0
    SLICE_X21Y34         LUT6 (Prop_lut6_I0_O)        0.124   567.529 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          1.332   568.861    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X17Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.740  1683.795    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X17Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.795    
                         clock uncertainty           -0.152  1683.643    
    SLICE_X17Y35         FDRE (Setup_fdre_C_CE)      -0.202  1683.441    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]
  -------------------------------------------------------------------
                         required time                       1683.441    
                         arrival time                        -568.861    
  -------------------------------------------------------------------
                         slack                               1114.580    

Slack (MET) :             1114.689ns  (required time - arrival time)
  Source:                 INC_B_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        8.719ns  (logic 1.731ns (19.848%)  route 6.988ns (80.152%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 1683.862 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    T20                                               0.000   560.100 r  INC_B_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_B_0
    T20                  IBUF (Prop_ibuf_I_O)         1.483   561.583 r  INC_B_0_IBUF_inst/O
                         net (fo=5, routed)           4.620   566.202    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_B
    SLICE_X20Y33         LUT5 (Prop_lut5_I3_O)        0.124   566.326 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4/O
                         net (fo=1, routed)           1.079   567.405    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4_n_0
    SLICE_X21Y34         LUT6 (Prop_lut6_I0_O)        0.124   567.529 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          1.290   568.819    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X19Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.807  1683.862    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X19Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.862    
                         clock uncertainty           -0.152  1683.710    
    SLICE_X19Y34         FDRE (Setup_fdre_C_CE)      -0.202  1683.508    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]
  -------------------------------------------------------------------
                         required time                       1683.508    
                         arrival time                        -568.819    
  -------------------------------------------------------------------
                         slack                               1114.689    

Slack (MET) :             1114.709ns  (required time - arrival time)
  Source:                 INC_B_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        8.581ns  (logic 1.731ns (20.167%)  route 6.850ns (79.834%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 1683.744 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    T20                                               0.000   560.100 r  INC_B_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_B_0
    T20                  IBUF (Prop_ibuf_I_O)         1.483   561.583 r  INC_B_0_IBUF_inst/O
                         net (fo=5, routed)           4.620   566.202    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_B
    SLICE_X20Y33         LUT5 (Prop_lut5_I3_O)        0.124   566.326 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4/O
                         net (fo=1, routed)           1.079   567.405    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4_n_0
    SLICE_X21Y34         LUT6 (Prop_lut6_I0_O)        0.124   567.529 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          1.152   568.681    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X18Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.689  1683.744    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X18Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.744    
                         clock uncertainty           -0.152  1683.592    
    SLICE_X18Y35         FDRE (Setup_fdre_C_CE)      -0.202  1683.390    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]
  -------------------------------------------------------------------
                         required time                       1683.390    
                         arrival time                        -568.681    
  -------------------------------------------------------------------
                         slack                               1114.709    

Slack (MET) :             1114.709ns  (required time - arrival time)
  Source:                 INC_B_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        8.581ns  (logic 1.731ns (20.167%)  route 6.850ns (79.834%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 1683.744 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    T20                                               0.000   560.100 r  INC_B_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_B_0
    T20                  IBUF (Prop_ibuf_I_O)         1.483   561.583 r  INC_B_0_IBUF_inst/O
                         net (fo=5, routed)           4.620   566.202    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_B
    SLICE_X20Y33         LUT5 (Prop_lut5_I3_O)        0.124   566.326 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4/O
                         net (fo=1, routed)           1.079   567.405    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4_n_0
    SLICE_X21Y34         LUT6 (Prop_lut6_I0_O)        0.124   567.529 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          1.152   568.681    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X18Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.689  1683.744    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X18Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.744    
                         clock uncertainty           -0.152  1683.592    
    SLICE_X18Y35         FDRE (Setup_fdre_C_CE)      -0.202  1683.390    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]
  -------------------------------------------------------------------
                         required time                       1683.390    
                         arrival time                        -568.681    
  -------------------------------------------------------------------
                         slack                               1114.709    

Slack (MET) :             1114.745ns  (required time - arrival time)
  Source:                 INC_B_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        8.879ns  (logic 1.855ns (20.887%)  route 7.024ns (79.114%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 1683.790 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    T20                                               0.000   560.100 r  INC_B_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_B_0
    T20                  IBUF (Prop_ibuf_I_O)         1.483   561.583 r  INC_B_0_IBUF_inst/O
                         net (fo=5, routed)           4.620   566.202    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_B
    SLICE_X20Y33         LUT5 (Prop_lut5_I3_O)        0.124   566.326 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4/O
                         net (fo=1, routed)           1.079   567.405    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_4_n_0
    SLICE_X21Y34         LUT6 (Prop_lut6_I0_O)        0.124   567.529 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2/O
                         net (fo=11, routed)          1.326   568.855    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_2_n_0
    SLICE_X20Y33         LUT4 (Prop_lut4_I1_O)        0.124   568.979 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000   568.979    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[2]_i_1_n_0
    SLICE_X20Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.734  1683.790    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X20Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.790    
                         clock uncertainty           -0.152  1683.638    
    SLICE_X20Y33         FDRE (Setup_fdre_C_D)        0.086  1683.724    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                       1683.724    
                         arrival time                        -568.979    
  -------------------------------------------------------------------
                         slack                               1114.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 INC_A_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.294ns  (logic 0.292ns (12.707%)  route 2.003ns (87.294%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 561.867 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    U20                                               0.000   560.000 r  INC_A_0 (IN)
                         net (fo=0)                   0.000   560.000    INC_A_0
    U20                  IBUF (Prop_ibuf_I_O)         0.247   560.247 r  INC_A_0_IBUF_inst/O
                         net (fo=8, routed)           2.003   562.249    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_A
    SLICE_X17Y34         LUT6 (Prop_lut6_I2_O)        0.045   562.294 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[1]_i_1/O
                         net (fo=1, routed)           0.000   562.294    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[1]_i_1_n_0
    SLICE_X17Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.828   561.198    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.175   561.373 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.494   561.867    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X17Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.867    
                         clock uncertainty            0.152   562.019    
    SLICE_X17Y34         FDRE (Hold_fdre_C_D)         0.099   562.118    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]
  -------------------------------------------------------------------
                         required time                       -562.118    
                         arrival time                         562.294    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 SERIAL_DATA_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.356ns  (logic 0.305ns (12.926%)  route 2.052ns (87.073%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 561.880 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    W20                                               0.000   560.000 r  SERIAL_DATA_0 (IN)
                         net (fo=0)                   0.000   560.000    SERIAL_DATA_0
    W20                  IBUF (Prop_ibuf_I_O)         0.260   560.260 r  SERIAL_DATA_0_IBUF_inst/O
                         net (fo=8, routed)           2.052   562.311    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_DATA
    SLICE_X19Y33         LUT5 (Prop_lut5_I0_O)        0.045   562.356 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[2]_i_1/O
                         net (fo=1, routed)           0.000   562.356    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[2]_i_1_n_0
    SLICE_X19Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.828   561.198    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.175   561.373 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.507   561.880    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X19Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.880    
                         clock uncertainty            0.152   562.032    
    SLICE_X19Y33         FDRE (Hold_fdre_C_D)         0.099   562.131    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]
  -------------------------------------------------------------------
                         required time                       -562.131    
                         arrival time                         562.356    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SERIAL_DATA_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.410ns  (logic 0.305ns (12.638%)  route 2.105ns (87.363%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 561.867 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    W20                                               0.000   560.000 r  SERIAL_DATA_0 (IN)
                         net (fo=0)                   0.000   560.000    SERIAL_DATA_0
    W20                  IBUF (Prop_ibuf_I_O)         0.260   560.260 r  SERIAL_DATA_0_IBUF_inst/O
                         net (fo=8, routed)           2.105   562.365    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_DATA
    SLICE_X16Y34         LUT6 (Prop_lut6_I0_O)        0.045   562.410 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[1]_i_1/O
                         net (fo=1, routed)           0.000   562.410    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[1]_i_1_n_0
    SLICE_X16Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.828   561.198    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.175   561.373 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.494   561.867    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X16Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.867    
                         clock uncertainty            0.152   562.019    
    SLICE_X16Y34         FDRE (Hold_fdre_C_D)         0.124   562.143    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]
  -------------------------------------------------------------------
                         required time                       -562.143    
                         arrival time                         562.410    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 SERIAL_DATA_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.456ns  (logic 0.305ns (12.401%)  route 2.151ns (87.598%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns = ( 561.838 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    W20                                               0.000   560.000 r  SERIAL_DATA_0 (IN)
                         net (fo=0)                   0.000   560.000    SERIAL_DATA_0
    W20                  IBUF (Prop_ibuf_I_O)         0.260   560.260 r  SERIAL_DATA_0_IBUF_inst/O
                         net (fo=8, routed)           2.151   562.411    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_DATA
    SLICE_X16Y35         LUT6 (Prop_lut6_I0_O)        0.045   562.456 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[5]_i_1/O
                         net (fo=1, routed)           0.000   562.456    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[5]_i_1_n_0
    SLICE_X16Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.828   561.198    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.175   561.373 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.465   561.838    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X16Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.838    
                         clock uncertainty            0.152   561.990    
    SLICE_X16Y35         FDRE (Hold_fdre_C_D)         0.124   562.114    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]
  -------------------------------------------------------------------
                         required time                       -562.114    
                         arrival time                         562.456    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 SERIAL_DATA_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.491ns  (logic 0.305ns (12.227%)  route 2.186ns (87.774%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 561.867 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    W20                                               0.000   560.000 r  SERIAL_DATA_0 (IN)
                         net (fo=0)                   0.000   560.000    SERIAL_DATA_0
    W20                  IBUF (Prop_ibuf_I_O)         0.260   560.260 r  SERIAL_DATA_0_IBUF_inst/O
                         net (fo=8, routed)           2.186   562.446    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_DATA
    SLICE_X16Y34         LUT6 (Prop_lut6_I0_O)        0.045   562.491 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[3]_i_1/O
                         net (fo=1, routed)           0.000   562.491    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[3]_i_1_n_0
    SLICE_X16Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.828   561.198    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.175   561.373 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.494   561.867    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X16Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.867    
                         clock uncertainty            0.152   562.019    
    SLICE_X16Y34         FDRE (Hold_fdre_C_D)         0.125   562.144    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]
  -------------------------------------------------------------------
                         required time                       -562.144    
                         arrival time                         562.491    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 SERIAL_DATA_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.428ns  (logic 0.305ns (12.544%)  route 2.123ns (87.456%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.816ns = ( 561.816 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    W20                                               0.000   560.000 r  SERIAL_DATA_0 (IN)
                         net (fo=0)                   0.000   560.000    SERIAL_DATA_0
    W20                  IBUF (Prop_ibuf_I_O)         0.260   560.260 r  SERIAL_DATA_0_IBUF_inst/O
                         net (fo=8, routed)           2.123   562.383    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_DATA
    SLICE_X19Y35         LUT5 (Prop_lut5_I0_O)        0.045   562.428 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_1/O
                         net (fo=1, routed)           0.000   562.428    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_1_n_0
    SLICE_X19Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.828   561.198    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.175   561.373 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.443   561.816    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X19Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.816    
                         clock uncertainty            0.152   561.968    
    SLICE_X19Y35         FDRE (Hold_fdre_C_D)         0.098   562.066    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]
  -------------------------------------------------------------------
                         required time                       -562.066    
                         arrival time                         562.428    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 SERIAL_DATA_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.528ns  (logic 0.308ns (12.168%)  route 2.220ns (87.834%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 561.880 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    W20                                               0.000   560.000 r  SERIAL_DATA_0 (IN)
                         net (fo=0)                   0.000   560.000    SERIAL_DATA_0
    W20                  IBUF (Prop_ibuf_I_O)         0.260   560.260 r  SERIAL_DATA_0_IBUF_inst/O
                         net (fo=8, routed)           2.220   562.480    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_DATA
    SLICE_X19Y33         LUT5 (Prop_lut5_I0_O)        0.048   562.528 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[0]_i_1/O
                         net (fo=1, routed)           0.000   562.528    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[0]_i_1_n_0
    SLICE_X19Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.828   561.198    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.175   561.373 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.507   561.880    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X19Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.880    
                         clock uncertainty            0.152   562.032    
    SLICE_X19Y33         FDRE (Hold_fdre_C_D)         0.112   562.144    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]
  -------------------------------------------------------------------
                         required time                       -562.144    
                         arrival time                         562.528    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 SERIAL_DATA_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.601ns  (logic 0.305ns (11.711%)  route 2.296ns (88.289%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 561.880 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    W20                                               0.000   560.000 r  SERIAL_DATA_0 (IN)
                         net (fo=0)                   0.000   560.000    SERIAL_DATA_0
    W20                  IBUF (Prop_ibuf_I_O)         0.260   560.260 r  SERIAL_DATA_0_IBUF_inst/O
                         net (fo=8, routed)           2.296   562.556    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_DATA
    SLICE_X19Y33         LUT5 (Prop_lut5_I0_O)        0.045   562.601 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[6]_i_1/O
                         net (fo=1, routed)           0.000   562.601    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[6]_i_1_n_0
    SLICE_X19Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.828   561.198    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.175   561.373 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.507   561.880    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X19Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.880    
                         clock uncertainty            0.152   562.032    
    SLICE_X19Y33         FDRE (Hold_fdre_C_D)         0.099   562.131    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[6]
  -------------------------------------------------------------------
                         required time                       -562.131    
                         arrival time                         562.601    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 INC_B_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.575ns  (logic 0.407ns (15.819%)  route 2.168ns (84.182%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns = ( 561.823 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    T20                                               0.000   560.000 r  INC_B_0 (IN)
                         net (fo=0)                   0.000   560.000    INC_B_0
    T20                  IBUF (Prop_ibuf_I_O)         0.250   560.250 r  INC_B_0_IBUF_inst/O
                         net (fo=5, routed)           1.881   562.131    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_B
    SLICE_X20Y33         LUT5 (Prop_lut5_I3_O)        0.046   562.177 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.287   562.464    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[2]_i_2_n_0
    SLICE_X20Y33         LUT4 (Prop_lut4_I2_O)        0.111   562.575 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000   562.575    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[2]_i_1_n_0
    SLICE_X20Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.828   561.198    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.175   561.373 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.450   561.823    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X20Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.823    
                         clock uncertainty            0.152   561.975    
    SLICE_X20Y33         FDRE (Hold_fdre_C_D)         0.125   562.100    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                       -562.100    
                         arrival time                         562.575    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 INC_B_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.602ns  (logic 0.417ns (16.038%)  route 2.185ns (83.963%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns = ( 561.823 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    T20                                               0.000   560.000 r  INC_B_0 (IN)
                         net (fo=0)                   0.000   560.000    INC_B_0
    T20                  IBUF (Prop_ibuf_I_O)         0.250   560.250 r  INC_B_0_IBUF_inst/O
                         net (fo=5, routed)           1.863   562.113    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_B
    SLICE_X20Y33         LUT5 (Prop_lut5_I0_O)        0.048   562.161 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.322   562.483    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[0]_i_2_n_0
    SLICE_X20Y33         LUT4 (Prop_lut4_I2_O)        0.119   562.602 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000   562.602    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[0]_i_1_n_0
    SLICE_X20Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.828   561.198    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.175   561.373 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.450   561.823    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X20Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.823    
                         clock uncertainty            0.152   561.975    
    SLICE_X20Y33         FDRE (Hold_fdre_C_D)         0.125   562.100    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                       -562.100    
                         arrival time                         562.602    
  -------------------------------------------------------------------
                         slack                                  0.502    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock

Setup :            0  Failing Endpoints,  Worst Slack        5.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@550.000ns)
  Data Path Delay:        5.183ns  (logic 0.854ns (16.475%)  route 4.329ns (83.525%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 563.744 - 560.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 552.984 - 550.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    550.000   550.000 r  
    PS7_X0Y0             PS7                          0.000   550.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   551.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   551.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.676   552.984    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y35          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.456   553.440 r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.533   554.973    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.124   555.097 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_7/O
                         net (fo=2, routed)           0.800   555.897    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_7_n_0
    SLICE_X21Y36         LUT5 (Prop_lut5_I2_O)        0.124   556.021 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[6]_i_2/O
                         net (fo=4, routed)           0.894   556.915    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[6]_i_2_n_0
    SLICE_X19Y34         LUT5 (Prop_lut5_I3_O)        0.150   557.065 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[4]_i_1/O
                         net (fo=1, routed)           1.103   558.168    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[4]_i_1_n_0
    SLICE_X19Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.496   562.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.367   563.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.689   563.744    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X19Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.116   563.860    
                         clock uncertainty           -0.154   563.706    
    SLICE_X19Y35         FDRE (Setup_fdre_C_D)       -0.246   563.460    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]
  -------------------------------------------------------------------
                         required time                        563.460    
                         arrival time                        -558.167    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.963ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@550.000ns)
  Data Path Delay:        4.187ns  (logic 0.580ns (13.851%)  route 3.607ns (86.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.692ns = ( 563.692 - 560.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 552.984 - 550.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    550.000   550.000 r  
    PS7_X0Y0             PS7                          0.000   550.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   551.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   551.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.676   552.984    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y35          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.456   553.440 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.914   555.354    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y37         LUT1 (Prop_lut1_I0_O)        0.124   555.479 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=170, routed)         1.693   557.172    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X20Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.496   562.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.367   563.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.636   563.692    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X20Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.116   563.808    
                         clock uncertainty           -0.154   563.654    
    SLICE_X20Y36         FDRE (Setup_fdre_C_R)       -0.519   563.135    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[10]
  -------------------------------------------------------------------
                         required time                        563.135    
                         arrival time                        -557.171    
  -------------------------------------------------------------------
                         slack                                  5.963    

Slack (MET) :             5.963ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[11]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@550.000ns)
  Data Path Delay:        4.187ns  (logic 0.580ns (13.851%)  route 3.607ns (86.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.692ns = ( 563.692 - 560.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 552.984 - 550.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    550.000   550.000 r  
    PS7_X0Y0             PS7                          0.000   550.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   551.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   551.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.676   552.984    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y35          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.456   553.440 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.914   555.354    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y37         LUT1 (Prop_lut1_I0_O)        0.124   555.479 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=170, routed)         1.693   557.172    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X20Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.496   562.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.367   563.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.636   563.692    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X20Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.116   563.808    
                         clock uncertainty           -0.154   563.654    
    SLICE_X20Y36         FDRE (Setup_fdre_C_R)       -0.519   563.135    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[11]
  -------------------------------------------------------------------
                         required time                        563.135    
                         arrival time                        -557.171    
  -------------------------------------------------------------------
                         slack                                  5.963    

Slack (MET) :             5.963ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[8]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@550.000ns)
  Data Path Delay:        4.187ns  (logic 0.580ns (13.851%)  route 3.607ns (86.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.692ns = ( 563.692 - 560.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 552.984 - 550.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    550.000   550.000 r  
    PS7_X0Y0             PS7                          0.000   550.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   551.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   551.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.676   552.984    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y35          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.456   553.440 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.914   555.354    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y37         LUT1 (Prop_lut1_I0_O)        0.124   555.479 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=170, routed)         1.693   557.172    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X20Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.496   562.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.367   563.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.636   563.692    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X20Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.116   563.808    
                         clock uncertainty           -0.154   563.654    
    SLICE_X20Y36         FDRE (Setup_fdre_C_R)       -0.519   563.135    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[8]
  -------------------------------------------------------------------
                         required time                        563.135    
                         arrival time                        -557.171    
  -------------------------------------------------------------------
                         slack                                  5.963    

Slack (MET) :             5.963ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@550.000ns)
  Data Path Delay:        4.187ns  (logic 0.580ns (13.851%)  route 3.607ns (86.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.692ns = ( 563.692 - 560.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 552.984 - 550.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    550.000   550.000 r  
    PS7_X0Y0             PS7                          0.000   550.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   551.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   551.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.676   552.984    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y35          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.456   553.440 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.914   555.354    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y37         LUT1 (Prop_lut1_I0_O)        0.124   555.479 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=170, routed)         1.693   557.172    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X20Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.496   562.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.367   563.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.636   563.692    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X20Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.116   563.808    
                         clock uncertainty           -0.154   563.654    
    SLICE_X20Y36         FDRE (Setup_fdre_C_R)       -0.519   563.135    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[9]
  -------------------------------------------------------------------
                         required time                        563.135    
                         arrival time                        -557.171    
  -------------------------------------------------------------------
                         slack                                  5.963    

Slack (MET) :             5.963ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@550.000ns)
  Data Path Delay:        4.329ns  (logic 0.580ns (13.400%)  route 3.749ns (86.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.833ns = ( 563.833 - 560.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 552.984 - 550.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    550.000   550.000 r  
    PS7_X0Y0             PS7                          0.000   550.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   551.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   551.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.676   552.984    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y35          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.456   553.440 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.914   555.354    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y37         LUT1 (Prop_lut1_I0_O)        0.124   555.479 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=170, routed)         1.834   557.313    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X20Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.496   562.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.367   563.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.778   563.833    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X20Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.116   563.949    
                         clock uncertainty           -0.154   563.795    
    SLICE_X20Y34         FDRE (Setup_fdre_C_R)       -0.519   563.276    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[0]
  -------------------------------------------------------------------
                         required time                        563.276    
                         arrival time                        -557.312    
  -------------------------------------------------------------------
                         slack                                  5.963    

Slack (MET) :             5.963ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@550.000ns)
  Data Path Delay:        4.329ns  (logic 0.580ns (13.400%)  route 3.749ns (86.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.833ns = ( 563.833 - 560.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 552.984 - 550.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    550.000   550.000 r  
    PS7_X0Y0             PS7                          0.000   550.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   551.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   551.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.676   552.984    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y35          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.456   553.440 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.914   555.354    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y37         LUT1 (Prop_lut1_I0_O)        0.124   555.479 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=170, routed)         1.834   557.313    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X20Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.496   562.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.367   563.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.778   563.833    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X20Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.116   563.949    
                         clock uncertainty           -0.154   563.795    
    SLICE_X20Y34         FDRE (Setup_fdre_C_R)       -0.519   563.276    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]
  -------------------------------------------------------------------
                         required time                        563.276    
                         arrival time                        -557.312    
  -------------------------------------------------------------------
                         slack                                  5.963    

Slack (MET) :             5.963ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@550.000ns)
  Data Path Delay:        4.329ns  (logic 0.580ns (13.400%)  route 3.749ns (86.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.833ns = ( 563.833 - 560.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 552.984 - 550.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    550.000   550.000 r  
    PS7_X0Y0             PS7                          0.000   550.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   551.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   551.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.676   552.984    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y35          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.456   553.440 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.914   555.354    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y37         LUT1 (Prop_lut1_I0_O)        0.124   555.479 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=170, routed)         1.834   557.313    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X20Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.496   562.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.367   563.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.778   563.833    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X20Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.116   563.949    
                         clock uncertainty           -0.154   563.795    
    SLICE_X20Y34         FDRE (Setup_fdre_C_R)       -0.519   563.276    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[2]
  -------------------------------------------------------------------
                         required time                        563.276    
                         arrival time                        -557.312    
  -------------------------------------------------------------------
                         slack                                  5.963    

Slack (MET) :             5.963ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[3]/S
                            (falling edge-triggered cell FDSE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@550.000ns)
  Data Path Delay:        4.329ns  (logic 0.580ns (13.400%)  route 3.749ns (86.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.833ns = ( 563.833 - 560.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 552.984 - 550.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    550.000   550.000 r  
    PS7_X0Y0             PS7                          0.000   550.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   551.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   551.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.676   552.984    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y35          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.456   553.440 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.914   555.354    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y37         LUT1 (Prop_lut1_I0_O)        0.124   555.479 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=170, routed)         1.834   557.313    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X20Y34         FDSE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.496   562.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.367   563.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.778   563.833    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X20Y34         FDSE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.116   563.949    
                         clock uncertainty           -0.154   563.795    
    SLICE_X20Y34         FDSE (Setup_fdse_C_S)       -0.519   563.276    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[3]
  -------------------------------------------------------------------
                         required time                        563.276    
                         arrival time                        -557.312    
  -------------------------------------------------------------------
                         slack                                  5.963    

Slack (MET) :             5.965ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@550.000ns)
  Data Path Delay:        4.382ns  (logic 0.580ns (13.236%)  route 3.802ns (86.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 563.795 - 560.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 552.984 - 550.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    550.000   550.000 r  
    PS7_X0Y0             PS7                          0.000   550.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   551.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   551.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.676   552.984    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y35          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.456   553.440 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.931   555.371    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X19Y33         LUT2 (Prop_lut2_I1_O)        0.124   555.495 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1/O
                         net (fo=8, routed)           1.871   557.366    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1_n_0
    SLICE_X17Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.496   562.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.367   563.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.740   563.795    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X17Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.116   563.911    
                         clock uncertainty           -0.154   563.757    
    SLICE_X17Y35         FDRE (Setup_fdre_C_R)       -0.426   563.331    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]
  -------------------------------------------------------------------
                         required time                        563.331    
                         arrival time                        -557.366    
  -------------------------------------------------------------------
                         slack                                  5.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@560.000ns)
  Data Path Delay:        1.257ns  (logic 0.186ns (14.797%)  route 1.071ns (85.203%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns = ( 561.823 - 560.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 560.903 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.562   560.902    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y35          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141   561.043 r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.071   562.115    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X21Y33         LUT4 (Prop_lut4_I3_O)        0.045   562.159 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000   562.159    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[1]_i_1_n_0
    SLICE_X21Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.828   561.198    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.175   561.373 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.450   561.823    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X21Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.029   561.794    
    SLICE_X21Y33         FDRE (Hold_fdre_C_D)         0.098   561.892    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                       -561.892    
                         arrival time                         562.160    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@560.000ns)
  Data Path Delay:        1.259ns  (logic 0.186ns (14.773%)  route 1.073ns (85.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns = ( 561.823 - 560.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 560.903 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.562   560.902    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y35          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141   561.043 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.073   562.117    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X21Y33         LUT6 (Prop_lut6_I5_O)        0.045   562.161 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_i_1/O
                         net (fo=1, routed)           0.000   562.161    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_i_1_n_0
    SLICE_X21Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.828   561.198    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.175   561.373 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.450   561.823    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X21Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/C  (IS_INVERTED)
                         clock pessimism             -0.029   561.794    
    SLICE_X21Y33         FDRE (Hold_fdre_C_D)         0.099   561.893    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg
  -------------------------------------------------------------------
                         required time                       -561.893    
                         arrival time                         562.161    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@560.000ns)
  Data Path Delay:        1.295ns  (logic 0.186ns (14.362%)  route 1.109ns (85.638%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns = ( 561.823 - 560.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 560.903 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.562   560.902    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y35          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141   561.043 r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.109   562.153    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X20Y33         LUT4 (Prop_lut4_I3_O)        0.045   562.198 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000   562.198    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[2]_i_1_n_0
    SLICE_X20Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.828   561.198    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.175   561.373 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.450   561.823    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X20Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.029   561.794    
    SLICE_X20Y33         FDRE (Hold_fdre_C_D)         0.125   561.919    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                       -561.919    
                         arrival time                         562.198    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@560.000ns)
  Data Path Delay:        1.299ns  (logic 0.186ns (14.318%)  route 1.113ns (85.682%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns = ( 561.823 - 560.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 560.903 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.562   560.902    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y35          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141   561.043 r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.113   562.156    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X20Y33         LUT4 (Prop_lut4_I3_O)        0.045   562.201 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000   562.201    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state[0]_i_1_n_0
    SLICE_X20Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.828   561.198    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.175   561.373 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.450   561.823    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X20Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.029   561.794    
    SLICE_X20Y33         FDRE (Hold_fdre_C_D)         0.125   561.919    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                       -561.919    
                         arrival time                         562.202    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@560.000ns)
  Data Path Delay:        1.640ns  (logic 0.276ns (16.827%)  route 1.364ns (83.173%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 561.880 - 560.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 560.903 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.562   560.902    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y35          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141   561.043 r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.686   561.729    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.045   561.774 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_7/O
                         net (fo=2, routed)           0.304   562.078    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_7_n_0
    SLICE_X21Y36         LUT5 (Prop_lut5_I2_O)        0.045   562.123 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[6]_i_2/O
                         net (fo=4, routed)           0.374   562.498    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[6]_i_2_n_0
    SLICE_X19Y33         LUT5 (Prop_lut5_I3_O)        0.045   562.543 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[2]_i_1/O
                         net (fo=1, routed)           0.000   562.543    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[2]_i_1_n_0
    SLICE_X19Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.828   561.198    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.175   561.373 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.507   561.880    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X19Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.029   561.851    
    SLICE_X19Y33         FDRE (Hold_fdre_C_D)         0.099   561.950    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]
  -------------------------------------------------------------------
                         required time                       -561.950    
                         arrival time                         562.543    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@560.000ns)
  Data Path Delay:        1.579ns  (logic 0.276ns (17.480%)  route 1.303ns (82.520%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.816ns = ( 561.816 - 560.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 560.903 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.562   560.902    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y35          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141   561.043 r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.686   561.729    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.045   561.774 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_7/O
                         net (fo=2, routed)           0.292   562.066    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_7_n_0
    SLICE_X21Y35         LUT6 (Prop_lut6_I0_O)        0.045   562.111 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_3/O
                         net (fo=4, routed)           0.325   562.436    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_3_n_0
    SLICE_X19Y35         LUT5 (Prop_lut5_I2_O)        0.045   562.481 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_1/O
                         net (fo=1, routed)           0.000   562.481    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_1_n_0
    SLICE_X19Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.828   561.198    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.175   561.373 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.443   561.816    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X19Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.029   561.787    
    SLICE_X19Y35         FDRE (Hold_fdre_C_D)         0.098   561.885    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]
  -------------------------------------------------------------------
                         required time                       -561.885    
                         arrival time                         562.481    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@560.000ns)
  Data Path Delay:        1.688ns  (logic 0.276ns (16.352%)  route 1.412ns (83.648%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 561.867 - 560.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 560.903 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.562   560.902    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y35          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141   561.043 r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.686   561.729    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.045   561.774 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_7/O
                         net (fo=2, routed)           0.292   562.066    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_7_n_0
    SLICE_X21Y35         LUT6 (Prop_lut6_I0_O)        0.045   562.111 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_3/O
                         net (fo=4, routed)           0.434   562.545    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_3_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I4_O)        0.045   562.590 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[3]_i_1/O
                         net (fo=1, routed)           0.000   562.590    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[3]_i_1_n_0
    SLICE_X16Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.828   561.198    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.175   561.373 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.494   561.867    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X16Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.029   561.838    
    SLICE_X16Y34         FDRE (Hold_fdre_C_D)         0.125   561.963    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]
  -------------------------------------------------------------------
                         required time                       -561.963    
                         arrival time                         562.590    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@560.000ns)
  Data Path Delay:        1.690ns  (logic 0.276ns (16.332%)  route 1.414ns (83.668%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 561.867 - 560.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 560.903 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.562   560.902    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y35          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141   561.043 r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.686   561.729    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.045   561.774 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_7/O
                         net (fo=2, routed)           0.292   562.066    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_7_n_0
    SLICE_X21Y35         LUT6 (Prop_lut6_I0_O)        0.045   562.111 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_3/O
                         net (fo=4, routed)           0.436   562.547    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_3_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I4_O)        0.045   562.592 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[1]_i_1/O
                         net (fo=1, routed)           0.000   562.592    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[1]_i_1_n_0
    SLICE_X16Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.828   561.198    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.175   561.373 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.494   561.867    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X16Y34         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.029   561.838    
    SLICE_X16Y34         FDRE (Hold_fdre_C_D)         0.124   561.962    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]
  -------------------------------------------------------------------
                         required time                       -561.962    
                         arrival time                         562.592    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@560.000ns)
  Data Path Delay:        1.688ns  (logic 0.276ns (16.348%)  route 1.412ns (83.652%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns = ( 561.838 - 560.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 560.903 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.562   560.902    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y35          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141   561.043 r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.686   561.729    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.045   561.774 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_7/O
                         net (fo=2, routed)           0.292   562.066    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_7_n_0
    SLICE_X21Y35         LUT6 (Prop_lut6_I0_O)        0.045   562.111 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_3/O
                         net (fo=4, routed)           0.435   562.546    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_3_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I4_O)        0.045   562.591 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[5]_i_1/O
                         net (fo=1, routed)           0.000   562.591    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[5]_i_1_n_0
    SLICE_X16Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.828   561.198    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.175   561.373 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.465   561.838    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X16Y35         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.029   561.809    
    SLICE_X16Y35         FDRE (Hold_fdre_C_D)         0.124   561.933    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]
  -------------------------------------------------------------------
                         required time                       -561.933    
                         arrival time                         562.591    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - clk_fpga_0 rise@560.000ns)
  Data Path Delay:        1.717ns  (logic 0.276ns (16.077%)  route 1.441ns (83.923%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 561.880 - 560.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 560.903 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.562   560.902    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y35          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141   561.043 r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.686   561.729    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.045   561.774 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_7/O
                         net (fo=2, routed)           0.304   562.078    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_7_n_0
    SLICE_X21Y36         LUT5 (Prop_lut5_I2_O)        0.045   562.123 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[6]_i_2/O
                         net (fo=4, routed)           0.451   562.574    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[6]_i_2_n_0
    SLICE_X19Y33         LUT5 (Prop_lut5_I1_O)        0.045   562.619 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[6]_i_1/O
                         net (fo=1, routed)           0.000   562.619    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[6]_i_1_n_0
    SLICE_X19Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.828   561.198    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.175   561.373 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.507   561.880    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X19Y33         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.029   561.851    
    SLICE_X19Y33         FDRE (Hold_fdre_C_D)         0.099   561.950    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[6]
  -------------------------------------------------------------------
                         required time                       -561.950    
                         arrival time                         562.619    
  -------------------------------------------------------------------
                         slack                                  0.669    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock

Setup :            0  Failing Endpoints,  Worst Slack        5.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.173ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.100ns  (logic 0.580ns (11.372%)  route 4.520ns (88.628%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.725ns = ( 23.725 - 20.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 12.984 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.676    12.984    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y35          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.456    13.440 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.059    15.499    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.124    15.623 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=207, routed)         2.461    18.084    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X43Y36         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.570    22.763    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.367    23.130 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.595    23.725    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y36         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
                         clock pessimism              0.116    23.841    
                         clock uncertainty           -0.154    23.686    
    SLICE_X43Y36         FDRE (Setup_fdre_C_R)       -0.429    23.257    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg
  -------------------------------------------------------------------
                         required time                         23.257    
                         arrival time                         -18.084    
  -------------------------------------------------------------------
                         slack                                  5.173    

Slack (MET) :             5.511ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.839ns  (logic 0.580ns (11.987%)  route 4.259ns (88.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.896ns = ( 23.896 - 20.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 12.984 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.676    12.984    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y35          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.456    13.440 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.059    15.499    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.124    15.623 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=207, routed)         2.199    17.823    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.570    22.763    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.367    23.130 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.767    23.896    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/C
                         clock pessimism              0.116    24.012    
                         clock uncertainty           -0.154    23.858    
    SLICE_X42Y27         FDRE (Setup_fdre_C_R)       -0.524    23.334    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         23.334    
                         arrival time                         -17.823    
  -------------------------------------------------------------------
                         slack                                  5.511    

Slack (MET) :             5.511ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.839ns  (logic 0.580ns (11.987%)  route 4.259ns (88.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.896ns = ( 23.896 - 20.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 12.984 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.676    12.984    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y35          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.456    13.440 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.059    15.499    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.124    15.623 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=207, routed)         2.199    17.823    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.570    22.763    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.367    23.130 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.767    23.896    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[2]/C
                         clock pessimism              0.116    24.012    
                         clock uncertainty           -0.154    23.858    
    SLICE_X42Y27         FDRE (Setup_fdre_C_R)       -0.524    23.334    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         23.334    
                         arrival time                         -17.823    
  -------------------------------------------------------------------
                         slack                                  5.511    

Slack (MET) :             5.511ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.839ns  (logic 0.580ns (11.987%)  route 4.259ns (88.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.896ns = ( 23.896 - 20.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 12.984 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.676    12.984    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y35          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.456    13.440 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.059    15.499    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.124    15.623 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=207, routed)         2.199    17.823    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.570    22.763    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.367    23.130 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.767    23.896    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[3]/C
                         clock pessimism              0.116    24.012    
                         clock uncertainty           -0.154    23.858    
    SLICE_X42Y27         FDRE (Setup_fdre_C_R)       -0.524    23.334    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         23.334    
                         arrival time                         -17.823    
  -------------------------------------------------------------------
                         slack                                  5.511    

Slack (MET) :             5.511ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.839ns  (logic 0.580ns (11.987%)  route 4.259ns (88.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.896ns = ( 23.896 - 20.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 12.984 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.676    12.984    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y35          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.456    13.440 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.059    15.499    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.124    15.623 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=207, routed)         2.199    17.823    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.570    22.763    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.367    23.130 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.767    23.896    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y27         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[4]/C
                         clock pessimism              0.116    24.012    
                         clock uncertainty           -0.154    23.858    
    SLICE_X42Y27         FDRE (Setup_fdre_C_R)       -0.524    23.334    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         23.334    
                         arrival time                         -17.823    
  -------------------------------------------------------------------
                         slack                                  5.511    

Slack (MET) :             5.672ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.553ns  (logic 0.580ns (12.738%)  route 3.973ns (87.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.771ns = ( 23.771 - 20.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 12.984 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.676    12.984    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y35          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.456    13.440 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.059    15.499    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.124    15.623 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=207, routed)         1.914    17.537    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.570    22.763    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.367    23.130 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.642    23.771    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/C
                         clock pessimism              0.116    23.887    
                         clock uncertainty           -0.154    23.733    
    SLICE_X42Y30         FDRE (Setup_fdre_C_R)       -0.524    23.209    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         23.209    
                         arrival time                         -17.537    
  -------------------------------------------------------------------
                         slack                                  5.672    

Slack (MET) :             5.672ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.553ns  (logic 0.580ns (12.738%)  route 3.973ns (87.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.771ns = ( 23.771 - 20.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 12.984 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.676    12.984    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y35          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.456    13.440 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.059    15.499    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.124    15.623 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=207, routed)         1.914    17.537    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.570    22.763    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.367    23.130 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.642    23.771    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[14]/C
                         clock pessimism              0.116    23.887    
                         clock uncertainty           -0.154    23.733    
    SLICE_X42Y30         FDRE (Setup_fdre_C_R)       -0.524    23.209    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         23.209    
                         arrival time                         -17.537    
  -------------------------------------------------------------------
                         slack                                  5.672    

Slack (MET) :             5.672ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.553ns  (logic 0.580ns (12.738%)  route 3.973ns (87.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.771ns = ( 23.771 - 20.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 12.984 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.676    12.984    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y35          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.456    13.440 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.059    15.499    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.124    15.623 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=207, routed)         1.914    17.537    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.570    22.763    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.367    23.130 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.642    23.771    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[15]/C
                         clock pessimism              0.116    23.887    
                         clock uncertainty           -0.154    23.733    
    SLICE_X42Y30         FDRE (Setup_fdre_C_R)       -0.524    23.209    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         23.209    
                         arrival time                         -17.537    
  -------------------------------------------------------------------
                         slack                                  5.672    

Slack (MET) :             5.672ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.553ns  (logic 0.580ns (12.738%)  route 3.973ns (87.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.771ns = ( 23.771 - 20.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 12.984 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.676    12.984    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y35          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.456    13.440 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.059    15.499    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.124    15.623 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=207, routed)         1.914    17.537    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.570    22.763    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.367    23.130 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.642    23.771    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]/C
                         clock pessimism              0.116    23.887    
                         clock uncertainty           -0.154    23.733    
    SLICE_X42Y30         FDRE (Setup_fdre_C_R)       -0.524    23.209    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         23.209    
                         arrival time                         -17.537    
  -------------------------------------------------------------------
                         slack                                  5.672    

Slack (MET) :             5.713ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.663ns  (logic 0.580ns (12.439%)  route 4.083ns (87.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 23.922 - 20.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 12.984 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.676    12.984    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y35          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.456    13.440 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.059    15.499    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.124    15.623 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=207, routed)         2.024    17.647    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        1.570    22.763    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.367    23.130 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.793    23.922    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/C
                         clock pessimism              0.116    24.038    
                         clock uncertainty           -0.154    23.884    
    SLICE_X42Y28         FDRE (Setup_fdre_C_R)       -0.524    23.360    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         23.360    
                         arrival time                         -17.647    
  -------------------------------------------------------------------
                         slack                                  5.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.305ns (32.423%)  route 0.636ns (67.577%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.590     0.930    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y39         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg0_reg[26]/Q
                         net (fo=3, routed)           0.636     1.707    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg0[26]
    SLICE_X43Y36         LUT4 (Prop_lut4_I3_O)        0.045     1.752 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a0_carry__2_i_3/O
                         net (fo=1, routed)           0.000     1.752    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a0_carry__2_i_3_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     1.871 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.871    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a0_carry__2_n_0
    SLICE_X43Y36         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.854     1.224    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.175     1.399 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.347     1.746    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y36         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
                         clock pessimism             -0.029     1.717    
    SLICE_X43Y36         FDRE (Hold_fdre_C_D)         0.026     1.743    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.332ns  (logic 0.311ns (23.356%)  route 1.021ns (76.644%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.590     0.930    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y39         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1_reg[24]/Q
                         net (fo=3, routed)           0.342     1.413    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1[24]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.043     1.456 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.456    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry__2_i_4_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.583 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry__2/CO[3]
                         net (fo=1, routed)           0.679     2.262    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry__2_n_0
    SLICE_X42Y39         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.854     1.224    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.175     1.399 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.532     1.931    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y39         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
                         clock pessimism             -0.029     1.902    
    SLICE_X42Y39         FDRE (Hold_fdre_C_D)         0.159     2.061    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.378ns (27.016%)  route 1.021ns (72.984%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.921ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.586     0.927    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y36         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg2_reg[13]/Q
                         net (fo=3, routed)           0.599     1.689    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg2[13]
    SLICE_X43Y25         LUT4 (Prop_lut4_I2_O)        0.042     1.731 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.731    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c0_carry__0_i_2_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.825 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.825    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c0_carry__0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.864 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.864    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c0_carry__1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.903 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c0_carry__2/CO[3]
                         net (fo=1, routed)           0.422     2.326    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c0_carry__2_n_0
    SLICE_X43Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.854     1.224    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.175     1.399 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.478     1.877    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
                         clock pessimism             -0.029     1.848    
    SLICE_X43Y28         FDRE (Hold_fdre_C_D)         0.130     1.978    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.186ns (11.124%)  route 1.486ns (88.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.562     0.903    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y35          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.891     1.935    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.980 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=207, routed)         0.595     2.575    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X41Y35         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.854     1.224    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.175     1.399 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.341     1.740    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X41Y35         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/C
                         clock pessimism             -0.029     1.711    
    SLICE_X41Y35         FDRE (Hold_fdre_C_R)        -0.018     1.693    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.186ns (11.124%)  route 1.486ns (88.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.562     0.903    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y35          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.891     1.935    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.980 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=207, routed)         0.595     2.575    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X41Y35         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.854     1.224    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.175     1.399 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.341     1.740    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X41Y35         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[29]/C
                         clock pessimism             -0.029     1.711    
    SLICE_X41Y35         FDRE (Hold_fdre_C_R)        -0.018     1.693    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.186ns (11.124%)  route 1.486ns (88.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.562     0.903    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y35          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.891     1.935    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.980 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=207, routed)         0.595     2.575    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X41Y35         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.854     1.224    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.175     1.399 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.341     1.740    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X41Y35         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[30]/C
                         clock pessimism             -0.029     1.711    
    SLICE_X41Y35         FDRE (Hold_fdre_C_R)        -0.018     1.693    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.186ns (11.124%)  route 1.486ns (88.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.562     0.903    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y35          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.891     1.935    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.980 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=207, routed)         0.595     2.575    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X41Y35         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.854     1.224    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.175     1.399 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.341     1.740    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X41Y35         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[31]/C
                         clock pessimism             -0.029     1.711    
    SLICE_X41Y35         FDRE (Hold_fdre_C_R)        -0.018     1.693    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.186ns (10.848%)  route 1.529ns (89.152%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.562     0.903    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y35          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.891     1.935    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.980 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=207, routed)         0.637     2.617    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y34         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.854     1.224    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.175     1.399 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.355     1.754    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y34         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
                         clock pessimism             -0.029     1.725    
    SLICE_X42Y34         FDRE (Hold_fdre_C_R)         0.009     1.734    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.934ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 0.186ns (10.439%)  route 1.596ns (89.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.562     0.903    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y35          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.891     1.935    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.980 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=207, routed)         0.705     2.684    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.854     1.224    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.175     1.399 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.371     1.770    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[25]/C
                         clock pessimism             -0.029     1.741    
    SLICE_X42Y33         FDRE (Hold_fdre_C_R)         0.009     1.750    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.934ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 0.186ns (10.439%)  route 1.596ns (89.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.562     0.903    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y35          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.891     1.935    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X25Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.980 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=207, routed)         0.705     2.684    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1587, routed)        0.854     1.224    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.175     1.399 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.371     1.770    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[26]/C
                         clock pessimism             -0.029     1.741    
    SLICE_X42Y33         FDRE (Hold_fdre_C_R)         0.009     1.750    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.934    





