// Seed: 3628459608
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input supply0 id_2,
    output supply0 id_3
);
  assign id_3 = 1'b0;
endmodule
module module_1 (
    output wire id_0,
    output supply1 id_1,
    output tri0 id_2,
    output tri0 id_3,
    input tri id_4
);
  assign id_2 = 1;
  module_0(
      id_4, id_4, id_4, id_3
  );
  wire id_6;
  wire id_7, id_8, id_9, id_10, id_11;
endmodule
module module_2 (
    input tri0 id_0,
    output tri0 id_1,
    output supply1 id_2,
    input supply0 id_3,
    output uwire id_4,
    input wire id_5,
    input tri id_6,
    output tri id_7,
    input tri0 id_8,
    input wire id_9,
    input uwire id_10
    , id_16,
    input tri1 id_11,
    output supply1 id_12,
    input supply0 id_13,
    output tri0 id_14
);
  wire id_17;
  module_0(
      id_6, id_11, id_3, id_12
  );
endmodule
