// SPDX-License-Identifier: MIT
/*
$info$
category: glue ~ Logic that binds various parts together
meta: glue|driver ~ Emulation mainloop related glue logic
tags: glue|driver
desc: Glues Frontend, OpDispatcher and IR Opts & Compilation, LookupCache, Dispatcher and provides the Execution loop entrypoint
$end_info$
*/

#include <cinttypes>
#include <cstdint>
#include <cstdio>
#ifndef ARCHITECTURE_ppc64le
#include "Interface/Core/ArchHelpers/Arm64Emitter.h"
#endif
#include "Interface/Core/LookupCache.h"
#include "Interface/Core/SMCSoftInvalidate.h"
#include "Interface/Core/SMCSemanticPatch.h"
#include "Interface/Core/CPUBackend.h"
#include "Interface/Core/CPUID.h"
#include "Interface/Core/Frontend.h"
#include "Interface/Core/OpcodeDispatcher.h"
#ifdef ARCHITECTURE_ppc64le
#include "Interface/Core/JIT/PPC64LE/JITClass.h"
#include "Interface/Core/JIT/PPC64LE/PPC64Dispatcher.h"
#else
#include "Interface/Core/JIT/JITClass.h"
#include "Interface/Core/Dispatcher/Dispatcher.h"
#endif
#include "Interface/Core/X86Tables/X86Tables.h"
#include <Interface/GDBJIT/GDBJIT.h>
#include "Interface/IR/IR.h"
#include "Interface/IR/IREmitter.h"
#include "Interface/IR/Passes/RegisterAllocationPass.h"
#include "Interface/IR/Passes.h"
#include "Interface/IR/PassManager.h"
#include "Interface/IR/RegisterAllocationData.h"
#include "Utils/Allocator.h"
#include "Utils/Allocator/HostAllocator.h"
#include <FEXCore/Utils/SpinWaitLock.h>
#include "Utils/variable_length_integer.h"

#include <FEXCore/Config/Config.h>
#include <FEXCore/Core/Context.h>
#include <FEXCore/Core/CoreState.h>
#include <FEXCore/Core/SignalDelegator.h>
#include <FEXCore/Core/Thunks.h>
#include <FEXCore/Core/X86Enums.h>
#include <FEXCore/Debug/InternalThreadState.h>
#include <FEXCore/HLE/SyscallHandler.h>
#include <FEXCore/HLE/SourcecodeResolver.h>
#include <FEXCore/Utils/Allocator.h>
#include <FEXCore/Utils/Event.h>
#include <FEXCore/Utils/File.h>
#include <FEXCore/Utils/LogManager.h>
#include "FEXCore/Utils/SignalScopeGuards.h"
#include <FEXCore/Utils/Threads.h>
#include <FEXCore/Utils/Profiler.h>
#include <FEXCore/Utils/SHMStats.h>
#include <FEXCore/fextl/fmt.h>
#include <FEXCore/fextl/memory.h>
#include <FEXCore/fextl/set.h>
#include <FEXCore/fextl/sstream.h>
#include <FEXCore/fextl/vector.h>
#include <FEXHeaderUtils/Syscalls.h>

#include <algorithm>
#include <array>
#include <cstdlib>
#include <cstring>
#include <atomic>
#include <chrono>
#include <condition_variable>
#include <fcntl.h>
#include <functional>
#include <mutex>
#include <queue>
#include <shared_mutex>
#include <signal.h>
#include <stdio.h>
#include <string_view>
#include <sys/stat.h>
#include <type_traits>
#include <unistd.h>
#include <unordered_map>
#include <utility>
#include <xxhash.h>

// FEX_SMC_AUDIT compile-side sibling of the logger in SyscallsSMCTracking.cpp
// (same env var, same file, opened O_APPEND so lines from both interleave).
static int SMCAuditCompileFD() {
  static int fd = [] {
    const char* p = getenv("FEX_SMC_AUDIT");
    if (!p) {
      return -1;
    }
    return ::open(p, O_WRONLY | O_CREAT | O_APPEND, 0644);
  }();
  return fd;
}

// ---------------------------------------------------------------------------
// FEX_COMPILELOG=<path>: compile-rate diagnostic (append-only, raw fd, one
// dprintf per line so a SIGKILL'd game still leaves a readable timeline).
//
// Answers "what is the JIT compiling, how fast, and why" for a live process:
// per ~1 s window it appends the number of blocks actually compiled (races
// that found another thread's block are not counted), host bytes emitted,
// compiler wall time, invalidation calls/bytes, and the busiest guest 16 MiB
// regions since process start, so a compile storm can be attributed to a
// module range (a PE image base is stable for the life of the process) and
// separated from invalidation churn or a code-buffer rotation (which
// FEX_BUFSTATS logs; point both at different files).
//
// Off (no env var) the cost is one relaxed load of a null pointer per
// compile. On, the counters are relaxed atomics and the bucket table is a
// fixed open-addressed array with atomic keys, so no lock is taken on any
// path and nothing here may block a compiling thread.
namespace {
struct CompileLogState {
  int FD {-1};
  uint64_t BaseNS {};
  std::atomic<uint64_t> Compiles {};
  std::atomic<uint64_t> HostBytes {};
  std::atomic<uint64_t> CompileNS {};
  std::atomic<uint64_t> InvalCalls {};
  std::atomic<uint64_t> InvalBytes {};
  std::atomic<uint64_t> LastFlushSec {};
  // Last flushed totals, written only by the thread that won the flush.
  uint64_t PrevCompiles {}, PrevHostBytes {}, PrevCompileNS {}, PrevInvalCalls {}, PrevInvalBytes {};

  static constexpr size_t BUCKETS = 512;
  struct Bucket {
    std::atomic<uint64_t> Key {}; // (GuestRIP >> 24) + 1; 0 = empty
    std::atomic<uint64_t> Count {};
  };
  Bucket Buckets[BUCKETS];

  static uint64_t NowNS() {
    timespec Now {};
    clock_gettime(CLOCK_MONOTONIC, &Now);
    return static_cast<uint64_t>(Now.tv_sec) * 1000000000ull + static_cast<uint64_t>(Now.tv_nsec);
  }

  void RecordCompile(uint64_t GuestRIP, uint64_t Bytes, uint64_t NS) {
    Compiles.fetch_add(1, std::memory_order_relaxed);
    HostBytes.fetch_add(Bytes, std::memory_order_relaxed);
    CompileNS.fetch_add(NS, std::memory_order_relaxed);

    const uint64_t Key = (GuestRIP >> 24) + 1;
    size_t Idx = (Key * 0x9E3779B97F4A7C15ull) >> 55; // 9 bits
    for (size_t Probe = 0; Probe < BUCKETS; ++Probe, Idx = (Idx + 1) & (BUCKETS - 1)) {
      uint64_t Cur = Buckets[Idx].Key.load(std::memory_order_relaxed);
      if (Cur == 0) {
        if (!Buckets[Idx].Key.compare_exchange_strong(Cur, Key, std::memory_order_relaxed)) {
          if (Cur != Key) {
            continue;
          }
        }
        Cur = Key;
      }
      if (Cur == Key) {
        Buckets[Idx].Count.fetch_add(1, std::memory_order_relaxed);
        break;
      }
    }
    MaybeFlush();
  }

  void RecordInvalidate(uint64_t Bytes) {
    InvalCalls.fetch_add(1, std::memory_order_relaxed);
    InvalBytes.fetch_add(Bytes, std::memory_order_relaxed);
  }

  void MaybeFlush() {
    const uint64_t Now = NowNS();
    const uint64_t Sec = (Now - BaseNS) / 1000000000ull;
    uint64_t Last = LastFlushSec.load(std::memory_order_relaxed);
    if (Sec == Last || !LastFlushSec.compare_exchange_strong(Last, Sec, std::memory_order_acq_rel)) {
      return;
    }
    const uint64_t C = Compiles.load(std::memory_order_relaxed);
    const uint64_t B = HostBytes.load(std::memory_order_relaxed);
    const uint64_t N = CompileNS.load(std::memory_order_relaxed);
    const uint64_t IC = InvalCalls.load(std::memory_order_relaxed);
    const uint64_t IB = InvalBytes.load(std::memory_order_relaxed);
    const uint64_t dC = C - PrevCompiles, dB = B - PrevHostBytes, dN = N - PrevCompileNS;
    const uint64_t dIC = IC - PrevInvalCalls, dIB = IB - PrevInvalBytes;
    PrevCompiles = C;
    PrevHostBytes = B;
    PrevCompileNS = N;
    PrevInvalCalls = IC;
    PrevInvalBytes = IB;

    // Top 6 buckets by cumulative count.
    struct Top {
      uint64_t Key, Count;
    } Tops[6] {};
    for (auto& Bkt : Buckets) {
      const uint64_t Key = Bkt.Key.load(std::memory_order_relaxed);
      if (!Key) {
        continue;
      }
      const uint64_t Count = Bkt.Count.load(std::memory_order_relaxed);
      for (size_t i = 0; i < 6; ++i) {
        if (Count > Tops[i].Count) {
          for (size_t j = 5; j > i; --j) {
            Tops[j] = Tops[j - 1];
          }
          Tops[i] = {Key, Count};
          break;
        }
      }
    }
    char TopBuf[6 * 40];
    int Off = 0;
    for (auto& T : Tops) {
      if (!T.Key) {
        break;
      }
      Off += snprintf(TopBuf + Off, sizeof(TopBuf) - Off, " %#" PRIx64 ":%" PRIu64, (T.Key - 1) << 24, T.Count);
    }
    const uint64_t Ms = (Now - BaseNS) / 1000000ull;
    dprintf(FD,
            "[pid %d +%" PRIu64 ".%03" PRIu64 "s] compiles=+%" PRIu64 " (%" PRIu64 ") hostbytes=+%" PRIu64 " (%" PRIu64 ") "
            "compile_ms=+%" PRIu64 " avg_us=%" PRIu64 " inval=+%" PRIu64 "/%" PRIu64 "B (%" PRIu64 "/%" PRIu64 "B) top16MiB:%s\n",
            getpid(), Ms / 1000, Ms % 1000, dC, C, dB, B, dN / 1000000ull, dC ? (dN / 1000ull) / dC : 0, dIC, dIB, IC, IB, TopBuf);
  }
};

CompileLogState* GetCompileLog() {
  static CompileLogState* State = [] () -> CompileLogState* {
    const char* p = getenv("FEX_COMPILELOG");
    if (!p) {
      return nullptr;
    }
    const int fd = ::open(p, O_WRONLY | O_CREAT | O_APPEND, 0644);
    if (fd < 0) {
      return nullptr;
    }
    auto* S = new CompileLogState();
    S->FD = fd;
    S->BaseNS = CompileLogState::NowNS();
    dprintf(fd, "[pid %d +0.000s] compilelog start\n", getpid());
    return S;
  }();
  return State;
}
} // anonymous namespace

namespace FEXCore::Context {
// SpinLoopClamp spec: "0x<begin>-0x<end>:<induction>:<bound>", registers by
// x86 name. Any malformed field returns false so a typo disables the hack
// entirely rather than half-applying it. Does not set Out.Active.
static bool ParseSpinLoopClamp(std::string_view Spec, ContextImpl::SpinLoopClampInfo& Out) {
  static constexpr std::array<std::string_view, 16> RegNames = {"rax", "rcx", "rdx", "rbx", "rsp", "rbp", "rsi", "rdi",
                                                                "r8",  "r9",  "r10", "r11", "r12", "r13", "r14", "r15"};
  auto RegIndex = [&](std::string_view Name) -> int {
    for (size_t i = 0; i < RegNames.size(); ++i) {
      if (Name == RegNames[i]) {
        return static_cast<int>(i);
      }
    }
    return -1;
  };
  auto ParseAddr = [](std::string_view Field, uint64_t& Value) {
    const fextl::string Copy {Field};
    char* End {};
    Value = std::strtoull(Copy.c_str(), &End, 0);
    return !Copy.empty() && *End == '\0';
  };

  const size_t Dash = Spec.find('-');
  const size_t Colon1 = Spec.find(':');
  const size_t Colon2 = Colon1 == Spec.npos ? Spec.npos : Spec.find(':', Colon1 + 1);
  if (Dash == Spec.npos || Colon1 == Spec.npos || Colon2 == Spec.npos || Dash > Colon1) {
    return false;
  }

  uint64_t Begin {}, End {};
  if (!ParseAddr(Spec.substr(0, Dash), Begin) || !ParseAddr(Spec.substr(Dash + 1, Colon1 - Dash - 1), End)) {
    return false;
  }
  const int Induction = RegIndex(Spec.substr(Colon1 + 1, Colon2 - Colon1 - 1));
  const int Bound = RegIndex(Spec.substr(Colon2 + 1));
  if (Induction < 0 || Bound < 0 || Induction == Bound || Begin >= End) {
    return false;
  }

  Out.Begin = Begin;
  Out.End = End;
  Out.InductionReg = static_cast<uint8_t>(Induction);
  Out.BoundReg = static_cast<uint8_t>(Bound);
  return true;
}

ContextImpl::ContextImpl(const FEXCore::HostFeatures& Features)
  : HostFeatures {Features}
  , CPUID {this}
  , CodeCache {*this} {
  if (!Config.Is64BitMode()) {
    // When operating in 32-bit mode, the virtual memory we care about is only the lower 32-bits.
    Config.VirtualMemSize = 1ULL << 32;
  }

  if (Config.BlockJITNaming() || Config.GlobalJITNaming() || Config.LibraryJITNaming()) {
    // Only initialize symbols file if enabled. Ensures we don't pollute /tmp with empty files.
    Symbols.InitFile();
  }

  uint64_t FrequencyCounter = FEXCore::GetCycleCounterFrequency();
  if (FrequencyCounter && FrequencyCounter < FEXCore::Context::TSC_SCALE_MAXIMUM && Config.SmallTSCScale()) {
    // Scale TSC until it is at the minimum required.
    while (FrequencyCounter < FEXCore::Context::TSC_SCALE_MAXIMUM) {
      FrequencyCounter <<= 1;
      ++Config.TSCScale;
    }
  }

  // Track atomic TSO emulation configuration.
  UpdateAtomicTSOEmulationConfig();

  // SMC Idea 3: the code-granule bitmap exists purely to accelerate the SMC
  // store fast paths, so it is gated on exactly the flags that consult it -- no
  // new flag of its own. With all three off nothing is allocated and no reader
  // ever looks at it. This must be decided here, before the first CodeBuffer
  // (and therefore the first GuestToHostMap) is created; see the constructor in
  // Interface/Core/LookupCache.cpp for why it can never be switched on later.
  if (Config.SMCStoreEmulation() || Config.SMCStoreBackpatch() || Config.SMCSemanticPatch()) {
    FEXCore::SMC::CodeGranuleTrackingEnabled.store(true, std::memory_order_release);
  }

  // Per-title atomic-displacement additions (see ForceTSODisplacements in
  // Config.json.in). Malformed fields are skipped individually — a partial
  // list is still useful and a typo shouldn't disable the rest.
  if (const fextl::string Spec = Config.ForceTSODisplacements(); !Spec.empty()) {
    size_t Pos = 0;
    while (Pos < Spec.size()) {
      size_t Comma = Spec.find(',', Pos);
      if (Comma == Spec.npos) {
        Comma = Spec.size();
      }
      const fextl::string Field {Spec.substr(Pos, Comma - Pos)};
      char* End {};
      const uint64_t Value = std::strtoull(Field.c_str(), &End, 0);
      if (!Field.empty() && *End == '\0') {
        ExtraForceTSODisplacements.push_back(Value);
      } else {
        LogMan::Msg::EFmt("ForceTSODisplacements: skipping unparseable field '{}'", Field);
      }
      Pos = Comma + 1;
    }
    if (!ExtraForceTSODisplacements.empty()) {
      LogMan::Msg::IFmt("ForceTSODisplacements: {} extra displacement(s) armed", ExtraForceTSODisplacements.size());
    }
  }

  // Spin-loop overshoot clamp; see SpinLoopClampInfo in Context.h.
  if (const fextl::string Spec = Config.SpinLoopClamp(); !Spec.empty()) {
    if (ParseSpinLoopClamp(Spec, SpinLoopClamp)) {
      SpinLoopClamp.Active = true;
      LogMan::Msg::IFmt("SpinLoopClamp active: RIP [0x{:x}, 0x{:x}), induction GPR {}, bound GPR {}", SpinLoopClamp.Begin,
                        SpinLoopClamp.End, SpinLoopClamp.InductionReg, SpinLoopClamp.BoundReg);
    } else {
      LogMan::Msg::EFmt("SpinLoopClamp: failed to parse '{}'; hack disabled", Spec);
    }
  }
}

// Maps a host PC to the JIT block containing it.
//
// Audit P1: this used to read CpuStateFrame::State.InlineJITBlockHeader, which
// every JIT block's EntryPoint prologue stored on entry (5 instructions per
// block entry on ppc64le). That store is now elided by default
// (FEX_NOBLOCKHEADER), and the mapping instead comes from a per-CodeBuffer
// host-PC -> block index that the compiler fills in at CompileCode time
// (CPUBackend.h, CodeBuffer::AppendBlock / FindBlockHeader). "The current
// block" is therefore now defined as "the block containing HostPC", which is
// what every caller actually meant.
//
// ASYNC-SIGNAL-SAFE (CodeBuffer::FindBlockHeader is; this adds only a null
// check). Returns {nullptr, nullptr} when HostPC is in no block.
struct GetFrameBlockInfoResult {
  const CPU::CPUBackend::JITCodeHeader* InlineHeader;
  const CPU::CPUBackend::JITCodeTail* InlineTail;
};
static GetFrameBlockInfoResult GetFrameBlockInfo(FEXCore::Core::InternalThreadState* Thread, uint64_t HostPC) {
  // NonMovableUniquePtr has no operator bool — .get() is the null test.
  if (!Thread->CPUBackend.get()) {
    return {nullptr, nullptr};
  }

  auto InlineHeader = Thread->CPUBackend->FindBlockHeader(HostPC);
  if (!InlineHeader) {
    return {nullptr, nullptr};
  }

  auto InlineTail =
    reinterpret_cast<const CPU::CPUBackend::JITCodeTail*>(reinterpret_cast<uintptr_t>(InlineHeader) + InlineHeader->OffsetToBlockTail);
  return {InlineHeader, InlineTail};
}

bool ContextImpl::IsAddressInCurrentBlock(FEXCore::Core::InternalThreadState* Thread, uint64_t HostPC, uint64_t Address, uint64_t Size) {
  auto [_, InlineTail] = GetFrameBlockInfo(Thread, HostPC);
  return InlineTail && (Address + Size > InlineTail->RIP && Address < InlineTail->RIP + InlineTail->GuestSize);
}

bool ContextImpl::IsCurrentBlockSingleInst(FEXCore::Core::InternalThreadState* Thread, uint64_t HostPC) {
  auto [_, InlineTail] = GetFrameBlockInfo(Thread, HostPC);
  return InlineTail && InlineTail->SingleInst;
}

uint64_t ContextImpl::GetGuestBlockEntry(FEXCore::Core::InternalThreadState* Thread, uint64_t HostPC) {
  auto [_, InlineTail] = GetFrameBlockInfo(Thread, HostPC);
  return InlineTail ? InlineTail->RIP : 0;
}

// FEX_RIPFALLBACKTRAP — instrumentation for "how often does RestoreRIPFromHostPC
// fail to reconstruct and fall back to Frame->State.rip, with a host PC that is
// inside the JIT code buffer?"
//
// That question decides whether the JIT is allowed to stop maintaining
// State.rip on block-transfer fast paths. Every exit currently spends a
// `std RIPReg, State.rip(STATE)` -- and, on a linked constant exit, the whole
// 3-4 instruction RIP materialisation that feeds it -- purely so this fallback
// has something sane to return.
//
// Audit P1 changed what the fallback means. Block lookup no longer depends on
// a store the entering block performs: the host PC is resolved through the
// per-CodeBuffer block index (CPUBackend.h), which is complete the moment
// CompileCode returns. There is therefore no longer a prologue-shaped window
// in which an in-JIT PC resolves to no block. What remains under kind 0 is a
// host PC that is inside a code buffer but inside no *block*: the aux
// allocations the SMC machinery carves out of the buffer's free tail
// (Context::AllocateJITAuxMemory), and the free tail itself.
//
// Modes (parsed once):
//   unset / "0"  off (default) -- one predictable branch on a static bool
//   "1"          log the first 64 occurrences of each kind, then just count
//   "abort"      ERROR_AND_DIE on the first occurrence
//
// This is the same retire-an-invariant methodology as FEX_DEADPROLOGUE=trap in
// the PPC64LE backend (JIT.cpp): prove the thing is unreachable at runtime
// before deleting the code that defends it, rather than by inspection.
//
// Reachable from signal handlers, so every arm must be async-signal-safe.
// The first version of this used LogMan::Msg::EFmt, which gates only on the
// compile-time MSG_LEVEL and then runs fmt formatting plus handler dispatch —
// neither is signal-safe, and the call sits on a path where FEX already holds
// signal-machinery locks. Running it against a real title crashed the title
// (Witcher 3, 2026-08-16, chased as a JIT bug before the trap was exonerated).
// Now: two relaxed atomics, a raw pre-formatted write(2) for the first 64 hits
// of each bucket, and an atexit dump so a run that never crashes still yields
// the counts it was started to collect. The mode static and the atexit
// registration are forced at library load (single-threaded, no guest, no
// signals) so neither can first-fire inside a handler.
namespace {
enum class RIPFallbackTrapMode { Off, Log, Abort };

RIPFallbackTrapMode GetRIPFallbackTrapMode() {
  static const RIPFallbackTrapMode Mode = []() {
    const char* Env = getenv("FEX_RIPFALLBACKTRAP");
    if (!Env || Env[0] == '\0' || (Env[0] == '0' && Env[1] == '\0')) {
      return RIPFallbackTrapMode::Off;
    }
    if (::strcmp(Env, "abort") == 0) {
      return RIPFallbackTrapMode::Abort;
    }
    return RIPFallbackTrapMode::Log;
  }();
  return Mode;
}

// [0] = host PC inside a code buffer but inside no indexed block (an aux SMC
//       stub allocation, or the buffer's free tail). Post-P1 this no longer
//       covers a block-transfer window -- there isn't one -- so a nonzero
//       count here now means "executing outside any block", which is a real
//       finding rather than a tolerated race.
// [1] = host PC inside a block, but the block carries no RIP table.
std::atomic<uint64_t> RIPFallbackHits[2] {};

// Minimal fixed-buffer line builder. No allocation, no locks, no fmt; the
// same shape as Syscalls.cpp's CloneTrace hex writer.
size_t RIPFallbackHex(char* Dst, uint64_t V) {
  char Tmp[16];
  size_t N = 0;
  if (V == 0) {
    Tmp[N++] = '0';
  }
  while (V) {
    const unsigned D = V & 0xF;
    Tmp[N++] = static_cast<char>(D < 10 ? '0' + D : 'a' + D - 10);
    V >>= 4;
  }
  size_t Len = 0;
  Dst[Len++] = '0';
  Dst[Len++] = 'x';
  while (N > 0) {
    Dst[Len++] = Tmp[--N];
  }
  return Len;
}

size_t RIPFallbackAppend(char* Dst, size_t At, const char* Text) {
  while (*Text) {
    Dst[At++] = *Text++;
  }
  return At;
}

void RIPFallbackWriteLine(unsigned Kind, uint64_t N, uint64_t HostPC, uint64_t BlockBegin, uint64_t StateRIP) {
  // Worst case well under 192 bytes: five hex values at 18 chars each plus the
  // fixed text.
  char Line[192];
  size_t At = RIPFallbackAppend(Line, 0, "RIPFallbackTrap[");
  Line[At++] = static_cast<char>('0' + (Kind & 1));
  At = RIPFallbackAppend(Line, At, "] #");
  At += RIPFallbackHex(Line + At, N);
  At = RIPFallbackAppend(Line, At, ": hostPC ");
  At += RIPFallbackHex(Line + At, HostPC);
  At = RIPFallbackAppend(Line, At, " hdr ");
  At += RIPFallbackHex(Line + At, BlockBegin);
  At = RIPFallbackAppend(Line, At, " -> stale State.rip ");
  At += RIPFallbackHex(Line + At, StateRIP);
  Line[At++] = '\n';
  ssize_t Ignored = ::write(STDERR_FILENO, Line, At);
  (void)Ignored;
}

// atexit: a completed run reports its counts even when no hit ever reached the
// first-64 window logging (and a zero/zero line is the positive result the
// instrument exists to produce). Raw write for consistency; atexit runs on the
// normal-exit path where that is merely cheap rather than required.
void RIPFallbackDumpCounters() {
  char Line[128];
  size_t At = RIPFallbackAppend(Line, 0, "RIPFallbackTrap exit: window=");
  At += RIPFallbackHex(Line + At, RIPFallbackHits[0].load(std::memory_order_relaxed));
  At = RIPFallbackAppend(Line, At, " noRIPTable=");
  At += RIPFallbackHex(Line + At, RIPFallbackHits[1].load(std::memory_order_relaxed));
  Line[At++] = '\n';
  ssize_t Ignored = ::write(STDERR_FILENO, Line, At);
  (void)Ignored;
}

// Forces the mode static (getenv) and registers the exit dump at library load,
// before main, before any guest thread and before any signal can deliver.
struct RIPFallbackInitializer {
  RIPFallbackInitializer() {
    if (GetRIPFallbackTrapMode() != RIPFallbackTrapMode::Off) {
      ::atexit(RIPFallbackDumpCounters);
    }
  }
} RIPFallbackInitializerInstance;

// FEX_RIPRECONLOG -- audit P1 cross-check.
//
// With FEX_NOBLOCKHEADER=0 the JIT still emits the legacy
// InlineJITBlockHeader store, so both block-lookup mechanisms are live at the
// same time. Setting FEX_RIPRECONLOG makes every RestoreRIPFromHostPC also
// compute the answer the OLD way (walk the block named by
// Frame->State.InlineJITBlockHeader when the host PC is inside it, else
// Frame->State.rip) and emit one line per call:
//
//   RIPRECON hostpc=0x.. tbl=0x.. hdr=0x.. same=0|1
//
// tbl = the per-CodeBuffer block-index answer (the new path, the one that
// ships), hdr = the legacy header-store answer. Run a signal storm under both
// and any `same=0` line is a divergence to explain before the store is
// retired for good.
//
// Same async-signal-safety contract as the fallback trap above: getenv is
// forced at library load, and the log arm is a fixed stack buffer plus one
// raw write(2). No fmt, no locks, no allocation.
bool GetRIPReconLogEnabled() {
  static const bool Enabled = []() {
    const char* Env = getenv("FEX_RIPRECONLOG");
    return Env && Env[0] != '\0' && !(Env[0] == '0' && Env[1] == '\0');
  }();
  return Enabled;
}

void RIPReconWriteLine(uint64_t HostPC, uint64_t TableRIP, uint64_t HeaderRIP) {
  // "RIPRECON hostpc=" + 18 + " tbl=" + 18 + " hdr=" + 18 + " same=X\n"
  // is well under 128 bytes.
  char Line[128];
  size_t At = RIPFallbackAppend(Line, 0, "RIPRECON hostpc=");
  At += RIPFallbackHex(Line + At, HostPC);
  At = RIPFallbackAppend(Line, At, " tbl=");
  At += RIPFallbackHex(Line + At, TableRIP);
  At = RIPFallbackAppend(Line, At, " hdr=");
  At += RIPFallbackHex(Line + At, HeaderRIP);
  At = RIPFallbackAppend(Line, At, " same=");
  Line[At++] = TableRIP == HeaderRIP ? '1' : '0';
  Line[At++] = '\n';
  ssize_t Ignored = ::write(STDERR_FILENO, Line, At);
  (void)Ignored;
}

// Walks a block's vl64pair per-instruction RIP table for HostPC. The caller
// has already established that HostPC lies inside [BlockBegin, BlockBegin +
// Tail->Size) and that the block has at least one entry.
uint64_t WalkBlockRIPTable(uint64_t BlockBegin, const CPU::CPUBackend::JITCodeHeader* Header,
                           const CPU::CPUBackend::JITCodeTail* Tail, uint64_t HostPC) {
  auto RIPEntry = reinterpret_cast<const uint8_t*>(BlockBegin + Header->OffsetToBlockTail + Tail->OffsetToRIPEntries);

  uint64_t StartingHostPC = BlockBegin;
  uint64_t StartingGuestRIP = Tail->RIP;

  for (uint32_t i = 0; i < Tail->NumberOfRIPEntries; ++i) {
    auto Offset = FEXCore::Utils::vl64pair::Decode(RIPEntry);
    RIPEntry += Offset.Size;
    if (HostPC >= (StartingHostPC + Offset.IntegerARMPC)) {
      // We are beyond this entry, keep going forward.
      StartingHostPC += Offset.IntegerARMPC;
      StartingGuestRIP += Offset.IntegerX86RIP;
    } else {
      // Passed where the Host PC is at. Break now.
      break;
    }
  }
  return StartingGuestRIP;
}

// The pre-P1 answer, computed from the legacy InlineJITBlockHeader store.
// Only meaningful when the JIT is still emitting that store
// (FEX_NOBLOCKHEADER=0); with the store elided the field stays whatever it
// last was, which is exactly the staleness this cross-check is meant to
// expose. Async-signal-safe: pure loads over JIT-owned memory.
uint64_t LegacyRIPFromInlineHeader(FEXCore::Core::CpuStateFrame* Frame, uint64_t HostPC) {
  const uint64_t BlockBegin = Frame->State.InlineJITBlockHeader;
  if (!BlockBegin) {
    return Frame->State.rip;
  }

  auto Header = reinterpret_cast<const CPU::CPUBackend::JITCodeHeader*>(BlockBegin);
  auto Tail = reinterpret_cast<const CPU::CPUBackend::JITCodeTail*>(BlockBegin + Header->OffsetToBlockTail);
  if (HostPC < BlockBegin || HostPC >= BlockBegin + Tail->Size || Tail->NumberOfRIPEntries == 0) {
    return Frame->State.rip;
  }

  return WalkBlockRIPTable(BlockBegin, Header, Tail, HostPC);
}

// Forces the FEX_RIPRECONLOG getenv at library load, before main, before any
// guest thread and before any signal can deliver — the same reason
// RIPFallbackInitializer exists. A function-local static initialised inside a
// signal handler would take the guard variable's lock there.
struct RIPReconInitializer {
  RIPReconInitializer() {
    GetRIPReconLogEnabled();
  }
} RIPReconInitializerInstance;

void NoteRIPFallback(FEXCore::Core::InternalThreadState* Thread, uint64_t HostPC, uint64_t BlockBegin, unsigned Kind) {
  const auto Mode = GetRIPFallbackTrapMode();
  if (Mode == RIPFallbackTrapMode::Off) {
    return;
  }
  // Only in-JIT PCs are interesting. A host PC in the dispatcher, in a FABI
  // stub or in C++ is an expected fallback and always has been.
  // NonMovableUniquePtr has no operator bool — .get() is the null test.
  if (!Thread->CPUBackend.get() || !Thread->CPUBackend->IsAddressInCodeBuffer(HostPC)) {
    return;
  }
  const uint64_t N = RIPFallbackHits[Kind].fetch_add(1, std::memory_order_relaxed);
  if (Mode == RIPFallbackTrapMode::Abort) {
    // Raw write + abort rather than ERROR_AND_DIE_FMT: dying is the point, but
    // deadlocking inside fmt/LogMan while holding signal-machinery locks is a
    // hang, not a diagnostic.
    RIPFallbackWriteLine(Kind, N, HostPC, BlockBegin, Thread->CurrentFrame->State.rip);
    ::abort();
  }
  if (N < 64) {
    RIPFallbackWriteLine(Kind, N, HostPC, BlockBegin, Thread->CurrentFrame->State.rip);
  }
}
} // namespace

uint64_t ContextImpl::RestoreRIPFromHostPC(FEXCore::Core::InternalThreadState* Thread, uint64_t HostPC) {
  const auto Frame = Thread->CurrentFrame;

  // Audit P1: the block containing HostPC comes from the per-CodeBuffer block
  // index, not from a store the block made on entry. FindBlockHeader has
  // already range-checked HostPC against [BlockBegin, BlockBegin + Tail->Size),
  // so reaching a non-null header means the PC really is inside this block.
  auto [InlineHeader, InlineTail] = GetFrameBlockInfo(Thread, HostPC);
  const uint64_t BlockBegin = reinterpret_cast<uint64_t>(InlineHeader);

  uint64_t Result;
  if (InlineHeader) {
    // If the block did not emit a per-instruction RIP table, fall through
    // to Frame->State.rip. Without this guard the reconstruction would
    // return the block-entry RIP, which is coarser than the syscall-site
    // RIP that Frame->State.rip already stores today (SeccompEmulator
    // reads .instruction_pointer via this path). Header-only blocks —
    // e.g. blocks with no CanHaveSideEffects IR ops that would emit
    // GuestOpcode markers — hit this branch. (Ppc64le emits entries since
    // P3.1 landed as 244075383; the old comment claiming otherwise was
    // stale, per P5.0 review.)
    if (InlineTail->NumberOfRIPEntries == 0) {
      NoteRIPFallback(Thread, HostPC, BlockBegin, 1);
      Result = Frame->State.rip;
    } else {
      // Reconstruct RIP from JIT entries for this block.
      Result = WalkBlockRIPTable(BlockBegin, InlineHeader, InlineTail, HostPC);
    }
  } else {
    // Host PC is in no block: the dispatcher, a FABI stub, C++, an aux SMC
    // stub allocation, or the code buffer's free tail. Fall back to what is
    // stored in the RIP currently.
    NoteRIPFallback(Thread, HostPC, BlockBegin, 0);
    Result = Frame->State.rip;
  }

  if (GetRIPReconLogEnabled()) {
    // Cross-check against the legacy header-store path. Only meaningful with
    // FEX_NOBLOCKHEADER=0, which is what keeps that store alive.
    RIPReconWriteLine(HostPC, Result, LegacyRIPFromInlineHeader(Frame, HostPC));
  }

  return Result;
}

uint32_t ContextImpl::ReconstructCompactedEFLAGS(FEXCore::Core::InternalThreadState* Thread, bool WasInJIT, const uint64_t* HostGPRs,
                                                 uint64_t PSTATE) {
  const auto Frame = Thread->CurrentFrame;
  uint32_t EFLAGS {};

  // Currently these flags just map 1:1 inside of the resulting value.
  for (size_t i = 0; i < FEXCore::Core::CPUState::NUM_EFLAG_BITS; ++i) {
    switch (i) {
    case X86State::RFLAG_CF_RAW_LOC:
    case X86State::RFLAG_PF_RAW_LOC:
    case X86State::RFLAG_AF_RAW_LOC:
    case X86State::RFLAG_TF_RAW_LOC:
    case X86State::RFLAG_ZF_RAW_LOC:
    case X86State::RFLAG_SF_RAW_LOC:
    case X86State::RFLAG_OF_RAW_LOC:
    case X86State::RFLAG_DF_RAW_LOC:
      // Intentionally do nothing.
      // These contain multiple bits which can corrupt other members when compacted.
      break;
    default: EFLAGS |= uint32_t {Frame->State.flags[i]} << i; break;
    }
  }

  uint32_t Packed_NZCV {};
  if (WasInJIT) {
    // If we were in the JIT then NZCV is in the CPU's PSTATE object.
    // Packed in to the same bit locations as RFLAG_NZCV_LOC.
    Packed_NZCV = PSTATE;

    // If we were in the JIT then PF and AF are in registers.
    // Move them to the CPUState frame now.
    Frame->State.pf_raw = HostGPRs[CPU::REG_PF.Idx()];
    Frame->State.af_raw = HostGPRs[CPU::REG_AF.Idx()];
  } else {
    // If we were not in the JIT then the NZCV state is stored in the CPUState RFLAG_NZCV_LOC.
    // SF/ZF/CF/OF are packed in a 32-bit value in RFLAG_NZCV_LOC.
    memcpy(&Packed_NZCV, &Frame->State.flags[X86State::RFLAG_NZCV_LOC], sizeof(Packed_NZCV));
  }

  uint32_t OF = (Packed_NZCV >> IR::OpDispatchBuilder::IndexNZCV(X86State::RFLAG_OF_RAW_LOC)) & 1;
  uint32_t CF = (Packed_NZCV >> IR::OpDispatchBuilder::IndexNZCV(X86State::RFLAG_CF_RAW_LOC)) & 1;
  uint32_t ZF = (Packed_NZCV >> IR::OpDispatchBuilder::IndexNZCV(X86State::RFLAG_ZF_RAW_LOC)) & 1;
  uint32_t SF = (Packed_NZCV >> IR::OpDispatchBuilder::IndexNZCV(X86State::RFLAG_SF_RAW_LOC)) & 1;

  // CF is inverted in our representation, undo the invert here.
  CF ^= 1;

  // Pack in to EFLAGS
  EFLAGS |= OF << X86State::RFLAG_OF_RAW_LOC;
  EFLAGS |= CF << X86State::RFLAG_CF_RAW_LOC;
  EFLAGS |= ZF << X86State::RFLAG_ZF_RAW_LOC;
  EFLAGS |= SF << X86State::RFLAG_SF_RAW_LOC;

  // PF calculation is deferred, calculate it now.
  // Popcount the 8-bit flag and then extract the lower bit.
  uint32_t PFByte = Frame->State.pf_raw & 0xff;
  uint32_t PF = std::popcount(PFByte ^ 1) & 1;
  EFLAGS |= PF << X86State::RFLAG_PF_RAW_LOC;

  // AF calculation is deferred, calculate it now.
  // XOR with PF byte and extract bit 4.
  uint32_t AF = ((Frame->State.af_raw ^ PFByte) & (1 << 4)) ? 1 : 0;
  EFLAGS |= AF << X86State::RFLAG_AF_RAW_LOC;

  uint8_t TFByte = Frame->State.flags[X86State::RFLAG_TF_RAW_LOC];
  EFLAGS |= (TFByte & 1) << X86State::RFLAG_TF_RAW_LOC;

  // DF is pretransformed, undo the transform from 1/-1 back to 0/1
  uint8_t DFByte = Frame->State.flags[X86State::RFLAG_DF_RAW_LOC];
  if (DFByte & 0x80) {
    EFLAGS |= 1 << X86State::RFLAG_DF_RAW_LOC;
  }

  return EFLAGS;
}

void ContextImpl::ReconstructXMMRegisters(const FEXCore::Core::InternalThreadState* Thread, __uint128_t* XMM_Low, __uint128_t* YMM_High) {
  const size_t MaximumRegisters = Config.Is64BitMode ? FEXCore::Core::CPUState::NUM_XMMS : 8;

  if (YMM_High != nullptr && HostFeatures.SupportsAVX) {
    const bool SupportsConvergedRegisters = HostFeatures.SupportsSVE256;

    if (SupportsConvergedRegisters) {
      ///< Output wants to de-interleave
      for (size_t i = 0; i < MaximumRegisters; ++i) {
        memcpy(&XMM_Low[i], &Thread->CurrentFrame->State.xmm.avx.data[i][0], sizeof(__uint128_t));
        memcpy(&YMM_High[i], &Thread->CurrentFrame->State.xmm.avx.data[i][2], sizeof(__uint128_t));
      }
    } else {
      ///< Matches what FEX wants with non-converged registers
      for (size_t i = 0; i < MaximumRegisters; ++i) {
        memcpy(&XMM_Low[i], &Thread->CurrentFrame->State.xmm.sse.data[i][0], sizeof(__uint128_t));
        memcpy(&YMM_High[i], &Thread->CurrentFrame->State.avx_high[i][0], sizeof(__uint128_t));
      }
    }
  } else {
    // Only support SSE, no AVX here, even if requested.
    memcpy(XMM_Low, Thread->CurrentFrame->State.xmm.sse.data, MaximumRegisters * sizeof(__uint128_t));
  }
}

void ContextImpl::SetXMMRegistersFromState(FEXCore::Core::InternalThreadState* Thread, const __uint128_t* XMM_Low, const __uint128_t* YMM_High) {
  const size_t MaximumRegisters = Config.Is64BitMode ? FEXCore::Core::CPUState::NUM_XMMS : 8;
  if (YMM_High != nullptr && HostFeatures.SupportsAVX) {
    const bool SupportsConvergedRegisters = HostFeatures.SupportsSVE256;

    if (SupportsConvergedRegisters) {
      ///< Output wants to de-interleave
      for (size_t i = 0; i < MaximumRegisters; ++i) {
        memcpy(&Thread->CurrentFrame->State.xmm.avx.data[i][0], &XMM_Low[i], sizeof(__uint128_t));
        memcpy(&Thread->CurrentFrame->State.xmm.avx.data[i][2], &YMM_High[i], sizeof(__uint128_t));
      }
    } else {
      ///< Matches what FEX wants with non-converged registers
      for (size_t i = 0; i < MaximumRegisters; ++i) {
        memcpy(&Thread->CurrentFrame->State.xmm.sse.data[i][0], &XMM_Low[i], sizeof(__uint128_t));
        memcpy(&Thread->CurrentFrame->State.avx_high[i][0], &YMM_High[i], sizeof(__uint128_t));
      }
    }
  } else {
    // Only support SSE, no AVX here, even if requested.
    memcpy(Thread->CurrentFrame->State.xmm.sse.data, XMM_Low, MaximumRegisters * sizeof(__uint128_t));
  }
}

void ContextImpl::SetFlagsFromCompactedEFLAGS(FEXCore::Core::InternalThreadState* Thread, uint32_t EFLAGS) {
  const auto Frame = Thread->CurrentFrame;
  for (size_t i = 0; i < FEXCore::Core::CPUState::NUM_EFLAG_BITS; ++i) {
    switch (i) {
    case X86State::RFLAG_OF_RAW_LOC:
    case X86State::RFLAG_CF_RAW_LOC:
    case X86State::RFLAG_ZF_RAW_LOC:
    case X86State::RFLAG_SF_RAW_LOC:
      // Intentionally do nothing.
      break;
    case X86State::RFLAG_AF_RAW_LOC:
      // AF stored in bit 4 in our internal representation. It is also
      // XORed with byte 4 of the PF byte, but we write that as zero here so
      // we don't need any special handling for that.
      Frame->State.af_raw = (EFLAGS & (1U << i)) ? (1 << 4) : 0;
      break;
    case X86State::RFLAG_PF_RAW_LOC:
      // PF is inverted in our internal representation.
      Frame->State.pf_raw = (EFLAGS & (1U << i)) ? 0 : 1;
      break;
    case X86State::RFLAG_DF_RAW_LOC:
      // DF is encoded as 1/-1
      Frame->State.flags[i] = (EFLAGS & (1U << i)) ? 0xff : 1;
      break;
    default: Frame->State.flags[i] = (EFLAGS & (1U << i)) ? 1 : 0; break;
    }
  }

  // Calculate packed NZCV. Note CF is inverted.
  uint32_t Packed_NZCV {};
  Packed_NZCV |= (EFLAGS & (1U << X86State::RFLAG_OF_RAW_LOC)) ? 1U << IR::OpDispatchBuilder::IndexNZCV(X86State::RFLAG_OF_RAW_LOC) : 0;
  Packed_NZCV |= (EFLAGS & (1U << X86State::RFLAG_CF_RAW_LOC)) ? 0 : 1U << IR::OpDispatchBuilder::IndexNZCV(X86State::RFLAG_CF_RAW_LOC);
  Packed_NZCV |= (EFLAGS & (1U << X86State::RFLAG_ZF_RAW_LOC)) ? 1U << IR::OpDispatchBuilder::IndexNZCV(X86State::RFLAG_ZF_RAW_LOC) : 0;
  Packed_NZCV |= (EFLAGS & (1U << X86State::RFLAG_SF_RAW_LOC)) ? 1U << IR::OpDispatchBuilder::IndexNZCV(X86State::RFLAG_SF_RAW_LOC) : 0;
  memcpy(&Frame->State.flags[X86State::RFLAG_NZCV_LOC], &Packed_NZCV, sizeof(Packed_NZCV));

  // Reserved, Read-As-1, Write-as-1
  Frame->State.flags[X86State::RFLAG_RESERVED_LOC] = 1;
  // Interrupt Flag. Can't be written by CPL-3 userland.
  Frame->State.flags[X86State::RFLAG_IF_LOC] = 1;
}

bool ContextImpl::InitCore() {
  // Initialize the CPU core signal handlers & DispatcherConfig
#ifdef ARCHITECTURE_ppc64le
  Dispatcher = FEXCore::CPU::PPC64Dispatcher::Create(this);
#else
  Dispatcher = FEXCore::CPU::Dispatcher::Create(this);
#endif

  // Set up the SignalDelegator config so it knows our dispatcher's code range,
  // SRA mappings, and handler addresses.
  SignalDelegation->SetConfig(Dispatcher->MakeSignalDelegatorConfig());

#if defined(_WIN32) && !defined(ARCHITECTURE_arm64ec)
  // WOW64 always needs the interrupt fault check to be enabled.
  Config.NeedsPendingInterruptFaultCheck = true;
#endif

  if (Config.GdbServer) {
    // If gdbserver is enabled then this needs to be enabled.
    Config.NeedsPendingInterruptFaultCheck = true;
  }

  // One-shot warning: LockOnlyTSO is a knowingly-unsound option. It is not a
  // tuning knob with a theoretical risk — the MP litmus shape fires under it
  // and never fires without it, on the same guest binary. Emitted once here
  // rather than at the per-instruction consumption site below (which runs
  // inside the block compiler) so the cost is a single line per process.
  //
  // Written straight to stderr, NOT through LogMan. FEX_SILENTLOG defaults to
  // 1, and on that path FEXInterpreter uninstalls the LogMan message handler
  // outright (Source/Tools/FEXInterpreter/FEXInterpreter.cpp:107-109) — a
  // LogMan::Msg::EFmt here is dropped on the floor in the default
  // configuration, which is precisely the configuration a user enabling this
  // knob is in. A warning nobody sees is not a warning. Three lines, once per
  // process, and only when the user explicitly asked for unsound lowering.
  if (Config.LockOnlyTSO() && Config.TSOEnabled()) {
    static constexpr std::string_view LockOnlyTSOWarning =
      "FEX: FEX_LOCKONLYTSO=1 is UNSOUND. Only LOCK-prefixed guest operations keep TSO\n"
      "     ordering; plain loads and stores lose their barriers, so the guest can observe\n"
      "     memory orderings x86 forbids.\n"
      "     Measured on this port, same guest binary: the MP litmus shape fired 659, 12 and\n"
      "     51 times per 30000 rounds with it on, and 0 times in 150000 rounds with it off.\n"
      "     IRIW agrees: 552/1000000 on, 0/67200000 off. A seq_cst-shaped test does NOT\n"
      "     catch it. See powerpc64le-handbook/probes/atomics_litmus.c.\n"
      "     Use only where a wrong answer is acceptable.\n";
    // write(2) rather than fwrite: no locale, no buffering, nothing to flush,
    // and no interleaving with a guest that has its own stdio state.
    [[maybe_unused]] const auto Written = ::write(STDERR_FILENO, LockOnlyTSOWarning.data(), LockOnlyTSOWarning.size());
  }

  return true;
}

void ContextImpl::HandleCallback(FEXCore::Core::InternalThreadState* Thread, uint64_t RIP) {
  static_cast<ContextImpl*>(Thread->CTX)->Dispatcher->ExecuteJITCallback(Thread->CurrentFrame, RIP);
}

void ContextImpl::ExecuteThread(FEXCore::Core::InternalThreadState* Thread) {
  // Update the thread pointer for Thunk return to the latest.
  Thread->CurrentFrame->Pointers.ThunkCallbackRet = SignalDelegation->GetThunkCallbackRET();

  Dispatcher->ExecuteDispatch(Thread->CurrentFrame);

  // If it is the parent thread that died then just leave
  // TODO: This doesn't make sense when the parent thread doesn't outlive its children
}

void ContextImpl::InitializeCompiler(FEXCore::Core::InternalThreadState* Thread) {
  Thread->OpDispatcher = fextl::make_unique<FEXCore::IR::OpDispatchBuilder>(this);
  Thread->OpDispatcher->SetMultiblock(Config.Multiblock);
  Thread->LookupCache = fextl::make_unique<FEXCore::LookupCache>(this);
  Thread->FrontendDecoder = fextl::make_unique<FEXCore::Frontend::Decoder>(Thread);
  Thread->PassManager = fextl::make_unique<FEXCore::IR::PassManager>();

  Thread->CurrentFrame->State.L1Pointer = Thread->LookupCache->GetL1Pointer();
  Thread->CurrentFrame->State.L1Mask = Thread->LookupCache->GetScaledL1PointerMask();

  Thread->CurrentFrame->Pointers.L2Pointer = Thread->LookupCache->GetPagePointer();

  Dispatcher->InitThreadPointers(Thread);

  Thread->PassManager->AddDefaultPasses(this);
  Thread->PassManager->AddDefaultValidationPasses();

  Thread->PassManager->RegisterSyscallHandler(SyscallHandler);

  // Create CPU backend
  Thread->PassManager->InsertRegisterAllocationPass(this);
#ifdef ARCHITECTURE_ppc64le
  Thread->CPUBackend = FEXCore::CPU::CreatePPC64JITCore(this, Thread);
#else
  Thread->CPUBackend = FEXCore::CPU::CreateArm64JITCore(this, Thread);
#endif

  Thread->PassManager->Finalize();
}

FEXCore::Core::InternalThreadState*
ContextImpl::CreateThread(uint64_t InitialRIP, uint64_t StackPointer, const FEXCore::Core::CPUState* NewThreadState) {
  FEXCore::Core::InternalThreadState* Thread = new FEXCore::Core::InternalThreadState {
    .CTX = this,
  };
  FEXCore::Allocator::VirtualName("FEXMem_ThreadState", Thread, sizeof(*Thread));

  // One host page for the deferred-signal interrupt fault page. It is mapped
  // separately from the thread state precisely so that its address is host-page
  // aligned whatever the host page size is: the arming mprotect in the signal
  // delegator needs that, and used to get it by accident from an alignas(4096)
  // thread state that only worked on a 4K kernel.
  {
    const size_t PageSize = FEXCore::HostPage::Size();
    void* FaultPage = ::mmap(nullptr, PageSize, PROT_READ | PROT_WRITE, MAP_PRIVATE | MAP_ANONYMOUS, -1, 0);
    if (FaultPage == MAP_FAILED) {
      ERROR_AND_DIE_FMT("Failed to allocate the interrupt fault page for a new thread");
    }
    FEXCore::Allocator::VirtualName("FEXMem_InterruptFaultPage", FaultPage, PageSize);
    Thread->BaseFrameState.InterruptFaultPagePtr = static_cast<uint8_t*>(FaultPage);
  }

  Thread->CurrentFrame->State.gregs[X86State::REG_RSP] = StackPointer;
  Thread->CurrentFrame->State.rip = InitialRIP;

  // Copy over the new thread state to the new object
  if (NewThreadState) {
    memcpy(&Thread->CurrentFrame->State, NewThreadState, sizeof(FEXCore::Core::CPUState));
  }

  // Set up the thread manager state
  Thread->CurrentFrame->Thread = Thread;

  InitializeCompiler(Thread);

  Thread->CurrentFrame->State.DeferredSignalRefCount.Store(0);

  if (Config.BlockJITNaming() || Config.GlobalJITNaming() || Config.LibraryJITNaming()) {
    // Allocate a JIT symbol buffer only if enabled.
    Thread->SymbolBuffer = JITSymbols::AllocateBuffer();
  }

  return Thread;
}

void ContextImpl::DestroyThread(FEXCore::Core::InternalThreadState* Thread) {
  // The page may be sitting at PROT_NONE (a deferred signal was armed and never
  // drained). Restore it before the mapping goes away so nothing that is still
  // unwinding takes a fault on a dangling address, then release it.
  if (auto* FaultPage = Thread->CurrentFrame->InterruptFaultPagePtr) {
    const size_t PageSize = FEXCore::HostPage::Size();
    FEXCore::Allocator::VirtualProtect(FaultPage, PageSize, Allocator::ProtectOptions::Read | Allocator::ProtectOptions::Write);
    Thread->CurrentFrame->InterruptFaultPagePtr = nullptr;
    ::munmap(FaultPage, PageSize);
  }
  delete Thread;
}

#ifndef _WIN32
void ContextImpl::UnlockAfterFork(FEXCore::Core::InternalThreadState* LiveThread, bool Child) {
  Allocator::UnlockAfterFork(LiveThread, Child);

  Profiler::PostForkAction(Child);
  if (Child) {
    if (CodeMapWriter) {
      CodeMapWriter->ResetAfterFork();
    }

    CodeInvalidationMutex.StealAndDropActiveLocks();
    if (Config.StrictInProcessSplitLocks) {
      StrictSplitLockMutex = 0;
    }
  } else {
    CodeInvalidationMutex.unlock();
    if (Config.StrictInProcessSplitLocks) {
      FEXCore::Utils::SpinWaitLock::unlock(&StrictSplitLockMutex);
    }
    return;
  }
}

void ContextImpl::LockBeforeFork(FEXCore::Core::InternalThreadState* Thread) {
  CodeInvalidationMutex.lock();
  Allocator::LockBeforeFork(Thread);
  if (Config.StrictInProcessSplitLocks) {
    FEXCore::Utils::SpinWaitLock::lock(&StrictSplitLockMutex);
  }
}
#endif

void ContextImpl::OnCodeBufferAllocated(const fextl::shared_ptr<CPU::CodeBuffer>& Buffer) {
  if (Config.GlobalJITNaming()) {
    Symbols.RegisterJITSpace(Buffer->Ptr, Buffer->AllocatedSize);
  }

  {
    std::scoped_lock lk {CodeBufferListLock};
    CodeBufferList.emplace_back(Buffer);
  }
}

void ContextImpl::ClearCodeCache(FEXCore::Core::InternalThreadState* Thread, bool NewCodeBuffer) {
  FEXCORE_PROFILE_INSTANT("ClearCodeCache");

  if (NewCodeBuffer) {
    // Every offset in the relocation sink is relative to the buffer that is
    // about to be abandoned, and every block it describes goes with it. Applying
    // them to the new buffer would patch unrelated code.
    CodeCache.ResetRelocations();
    CodeCache.BlocksSinceSave.store(0, std::memory_order_relaxed);

    // Allocate new CodeBuffer + L3 LookupCache and clear L1+L2 caches
    Thread->CPUBackend->ClearCache();
  } else {
    // Clear L1+L2 cache of this thread, and clear L3 cache across any threads using it.
    //
    // HAZARD: GuestToHostMap::ClearCache (LookupCache.cpp:101-106) drops the
    // BlockLinks map without running any delinker callback. The code buffer,
    // however, stays live in this branch (NewCodeBuffer=false) — its patched
    // callsites still branch to what USED to be linked HostCode entries. Once
    // BlockLinks is gone, those callsites resolve into now-freed slots and any
    // subsequent dispatch through them is undefined.
    //
    // Trip a Release-visible trap here rather than a LOGMAN_* assertion because
    // those compile out in Release (LogManager.h:69-74,130-136) and would let
    // the hazard reach users silently. Today the only caller is
    // ThreadManager::Step (ThreadManager.cpp:535), which is itself stubbed
    // ("not implemented"), so this guard is unreachable in normal execution;
    // if Step gets a real implementation or a new caller appears, they must
    // land a delink walk (or a full code-buffer rotation via NewCodeBuffer=true)
    // before this path becomes correct to take.
    ERROR_AND_DIE_FMT("ClearCodeCache(NewCodeBuffer=false) reached without a delink walk; "
                      "live code buffer still contains patched callsites into cleared BlockLinks");
    auto lk = Thread->LookupCache->AcquireWriteLock();
    Thread->LookupCache->ClearCache(lk);
  }
  Allocator::VirtualDontNeed(Thread->CallRetStackBase, FEXCore::Core::InternalThreadState::CALLRET_STACK_SIZE);
}

static void IRDumper(FEXCore::Core::InternalThreadState* Thread, IR::IREmitter* IREmitter, uint64_t GuestRIP) {
  FEXCore::File::File FD = FEXCore::File::File::GetStdERR();
  fextl::stringstream out;
  auto NewIR = IREmitter->ViewIR();
  FEXCore::IR::Dump(&out, &NewIR);
  fextl::fmt::print(FD, "IR-ShouldDump-{} 0x{:x}:\n{}\n@@@@@\n", NewIR.PostRA() ? "post" : "pre", GuestRIP, out.str());
};

bool ContextImpl::CheckIfBlockIsCacheable(FEXCore::Core::InternalThreadState& Thread, uint64_t GuestRIP, uint64_t MaxInst) {
  return Thread.FrontendDecoder->CheckIfCacheable(Thread, reinterpret_cast<const uint8_t*>(GuestRIP), GuestRIP, MaxInst);
}

ContextImpl::GenerateIRResult
ContextImpl::GenerateIR(FEXCore::Core::InternalThreadState* Thread, uint64_t GuestRIP, bool ExtendedDebugInfo, uint64_t MaxInst) {
  FEXCORE_PROFILE_SCOPED("GenerateIR");

  Thread->OpDispatcher->ResetWorkingList();

  uint64_t TotalInstructions {0};
  uint64_t TotalInstructionsLength {0};

  bool HasCustomIR {};

  // SMC Idea 4 (FEX_SMCSEMANTICPATCH): rel32 fields of the direct branches this
  // decode covers. Filled in the instruction loop below, where the decoded
  // instruction's address and length are both in hand; left empty (and the
  // block therefore ineligible) with the flag off or on a custom-IR block.
  // See Interface/Core/SMCSemanticPatch.h.
  const bool RecordBranchImmSites = Config.SMCSemanticPatch();
  FEXCore::SMC::BranchImmSites BranchImmSites;
  bool BranchImmSitesOverflowed {};
  // ... and the immediate fields of its mov-immediates. Recorded in the same
  // loop; each recognised site additionally tags the IR constant the dispatcher
  // materialises for it, which is what gives the backend provenance for the
  // host window it bakes.
  FEXCore::SMC::MovImmSites MovImmSites;
  bool MovImmSitesOverflowed {};

  if (HasCustomIRHandlers.load(std::memory_order_relaxed)) {
    std::shared_lock lk(CustomIRMutex);
    auto Handler = CustomIRHandlers.find(GuestRIP);
    if (Handler != CustomIRHandlers.end()) {
      TotalInstructions = 1;
      TotalInstructionsLength = 1;
      Handler->second.Handler(GuestRIP, Thread->OpDispatcher.get());
      HasCustomIR = true;
    }
  }

  if (!HasCustomIR) {
    const uint8_t* GuestCode {};
    GuestCode = reinterpret_cast<const uint8_t*>(GuestRIP);

    bool HadDispatchError {false};
    bool HadInvalidInst {false};

    Thread->FrontendDecoder->DecodeInstructionsAtEntry(Thread, GuestCode, GuestRIP, MaxInst);

    // Cheap compile tier (FEX_SMCCHEAPTIER): the decoder decides per block
    // whether the entry page is churning badly enough to compile disposably,
    // and refuses to follow branches when it is. Mirror that decision onto the
    // dispatcher, which otherwise stitches blocks together on its own. This is
    // a per-compilation override of Config.Multiblock; the global config is
    // untouched, and the next block re-derives the flag from scratch.
    Thread->OpDispatcher->SetMultiblock(Config.Multiblock && !Thread->FrontendDecoder->IsCheapTierBlock());

    auto BlockInfo = Thread->FrontendDecoder->GetDecodedBlockInfo();
    auto CodeBlocks = &BlockInfo->Blocks;

    // FEX_SMCGRANULEMIXED (64K hosts): a guest page whose host granule mtrack
    // has stopped write-protecting gets the SMCCHECKS=full treatment per block
    // instead -- every instruction validated against its decoded bytes. The
    // answer is read here, under this function's shared CodeInvalidationMutex,
    // and MarkGuestExecutableRange below reads the same bit under the same
    // hold; a demotion in between is followed by an exclusive invalidation of
    // the granule that kills whatever this compile publishes. Decided over all
    // of the decode's pages: a multiblock that touches one demoted page is
    // guarded in full. See LinuxSyscalls/SMCHostGranule.h.
    bool CodePagesValidateOnly = false;
    if (SyscallHandler && Config.SMCChecks == FEXCore::Config::CONFIG_SMC_MTRACK) {
      for (auto CodePage : BlockInfo->CodePages) {
        if (SyscallHandler->GuestCodePageValidateOnly(CodePage)) {
          CodePagesValidateOnly = true;
          break;
        }
      }
    }

    Thread->OpDispatcher->BeginFunction(GuestRIP, CodeBlocks, BlockInfo->TotalInstructionCount, BlockInfo->Is64BitMode,
                                        AreMonoHacksActive() && MonoBackpatcherBlock.load(std::memory_order_relaxed) == GuestRIP);

    const auto GPRSize = Thread->OpDispatcher->GetGPROpSize();


    // ForceTSO metadata is read per block and the instruction iterator lives
    // for the block loop; hold the reader side across it (see ForceTSOMutex).
    std::shared_lock ForceTSOlk(ForceTSOMutex);
    for (size_t j = 0; j < CodeBlocks->size(); ++j) {
      const FEXCore::Frontend::Decoder::DecodedBlocks& Block = CodeBlocks->at(j);
      // Per-instruction ValidateCode guards: the whole process (SMCCHECKS=full),
      // the mono tailcall block (Frontend), or a demoted mixed granule.
      const bool FullSMCValidation =
        Config.SMCChecks == FEXCore::Config::CONFIG_SMC_FULL || Block.ForceFullSMCDetection || CodePagesValidateOnly;


      bool BlockInForceTSOValidRange = false;
      auto InstForceTSOIt = ForceTSOInstructions.end();
      if (ForceTSOValidRanges.Contains({Block.Entry, Block.Entry + Block.Size})) {
        if (auto It = ForceTSOInstructions.lower_bound(Block.Entry); *It < Block.Entry + Block.Size) {
          InstForceTSOIt = It;
          BlockInForceTSOValidRange = true;
        }
      }

      // Set the block entry point
      Thread->OpDispatcher->SetNewBlockIfChanged(Block.Entry);

      uint64_t BlockInstructionsLength {};

      // Reset any block-specific state
      Thread->OpDispatcher->StartNewBlock();

      uint64_t InstsInBlock = Block.NumInstructions;

      if (InstsInBlock == 0) {
        // Special case for an empty instruction block.
        Thread->OpDispatcher->ExitFunction(Thread->OpDispatcher->_InlineEntrypointOffset(GPRSize, Block.Entry - GuestRIP));
      }

      for (size_t i = 0; i < InstsInBlock; ++i) {
        uint64_t InstAddress = Block.Entry + BlockInstructionsLength;
        const FEXCore::X86Tables::X86InstInfo* TableInfo {nullptr};
        const FEXCore::X86Tables::DecodedInst* DecodedInfo {nullptr};

        TableInfo = Block.DecodedInstructions[i].TableInfo;
        DecodedInfo = &Block.DecodedInstructions[i];


        if (RecordBranchImmSites) {
          if (!BranchImmSitesOverflowed) {
            FEXCore::SMC::BranchImmSite Site {};
            if (FEXCore::SMC::DecodeRel32BranchSite(reinterpret_cast<const uint8_t*>(InstAddress), DecodedInfo->InstSize, InstAddress,
                                                    BlockInfo->Is64BitMode, &Site)) {
              if (BranchImmSites.size() >= FEXCore::SMC::kMaxSitesPerBlock) {
                // Over the cap: drop the whole table rather than describe the
                // block partially. A partial table would let a write to an
                // unrecorded branch look like "not a patch site" and silently take
                // the fallback -- which is correct but unattributable -- while a
                // write to a recorded one would be serviced against a block whose
                // other branches we never checked.
                BranchImmSites.clear();
                BranchImmSitesOverflowed = true;
              } else {
                BranchImmSites.push_back(Site);
              }
            }
          }

          // The mov-immediate half. The tag handed to the dispatcher is only
          // valid for THIS instruction, so it is cleared first and re-set only
          // when the instruction is a recognised site; the dispatcher also
          // re-checks the instruction's PC before acting on it.
          Thread->OpDispatcher->ClearPatchableImmSite();
          if (!MovImmSitesOverflowed) {
            FEXCore::SMC::MovImmSite MovSite {};
            uint64_t MovValue {};
            if (FEXCore::SMC::DecodeMovImmSite(reinterpret_cast<const uint8_t*>(InstAddress), DecodedInfo->InstSize, InstAddress,
                                               BlockInfo->Is64BitMode, &MovSite, &MovValue)) {
              if (MovImmSites.size() >= FEXCore::SMC::kMaxSitesPerBlock) {
                // Same all-or-nothing rule as above. Windows already tagged with
                // now-dangling indices are harmless: CompileBlock drops the whole
                // window table when the site table is empty.
                MovImmSites.clear();
                MovImmSitesOverflowed = true;
              } else {
                MovImmSites.push_back(MovSite);
                Thread->OpDispatcher->SetPatchableImmSite(static_cast<uint32_t>(MovImmSites.size()), InstAddress, MovValue, MovSite.ImmSize);
              }
            }
          }
        }

        bool IsLocked = DecodedInfo->Flags & FEXCore::X86Tables::DecodeFlags::FLAG_LOCK;

        // Do a partial register cache flush before every instruction. This
        // prevents cross-instruction static register caching, while allowing
        // context load/stores to be optimized within a block. Theoretically,
        // this flush is not required for correctness, all mandatory flushes are
        // included in instruction-specific handlers. Instead, this is a blunt
        // heuristic to make the register cache less aggressive, as the current
        // RA generates bad code in common cases with tied registers otherwise.
        //
        // However, it makes our exception handling behaviour more predictable.
        // It is potentially correctness bearing in that sense, but that is a
        // side effect here and (if that behaviour is required) we should handle
        // that more explicitly later.
        Thread->OpDispatcher->FlushRegisterCache(true);

        // Emit a RIP-table marker for EVERY instruction, not just those with
        // side effects. ROOT CAUSE of the Ziggurat finalize spin
        // (docs/ZIGGURAT_FINALIZE_SPIN.md): with sparse markers,
        // RestoreRIPFromHostPC rounds a signal-time host PC DOWN to the last
        // marked instruction, and sigreturn then RE-EXECUTES everything
        // between that marker and the true interrupt point. Re-running a
        // non-idempotent register op — the observed case is `add rbx, 4`
        // replayed after a GC-storm signal landed in the unmarked `cmp`
        // that follows it — double-steps the induction variable past an
        // exact-equality loop exit, which then never fires again.
        // Side-effect-free ops are precisely the ones the old gate skipped
        // AND the ones whose re-execution is unsafe from an earlier marker,
        // so the gate was backwards for signal precision. Per-instruction
        // markers make resume instruction-granular: only the interrupted
        // instruction restarts, from its own start, before its architectural
        // commit is observable. Marker cost is 1-2 vl64pair bytes per
        // instruction in the block tail and no emitted host code
        // (DEF_OP(GuestOpcode) only records the cursor).
        Thread->OpDispatcher->_GuestOpcode(InstAddress - GuestRIP);

        if (FullSMCValidation) {
          // Evidence gate for the accumulator-vs-decoder-PC audit: use
          // DecodedInfo->PC (the address the decoder actually decoded from)
          // as the validated address, not InstAddress (a running total
          // computed before DecodedInfo is even assigned above). If they
          // ever diverge, S4's snapshot would compare the right bytes at
          // the wrong address and validation would pass forever. This trap
          // is Release-visible (ERROR_AND_DIE_FMT — LOGMAN asserts compile
          // out); if it never fires across the regression set, the follow-up
          // commit moves the InstAddress computation on :651 to DecodedInfo
          // ->PC after :655 so the loop has one notion of the current
          // instruction address instead of two.
          if (InstAddress != DecodedInfo->PC) {
            ERROR_AND_DIE_FMT(
              "SMC snapshot: InstAddress accumulator ({:#x}) diverged from decoder PC ({:#x}); "
              "S4 validation would compare decoder bytes at accumulator address (guaranteed miscompile)",
              InstAddress, DecodedInfo->PC);
          }
          auto InstAddressReg = Thread->OpDispatcher->_EntrypointOffset(GPRSize, DecodedInfo->PC - GuestRIP);
          // Snapshot the bytes the decoder actually consumed (DecodedInfo->
          // InstBytes), not a re-read of live guest memory. A guest write
          // landing between decode and this point would otherwise pair IR
          // built from the OLD bytes with a snapshot of the NEW ones, and
          // ValidateCode would then return equal-forever while stale semantics
          // execute. Zero-initialised so any tail past InstSize is defined;
          // static_assert bounds the copy against CodeOriginal.
          std::array<uint8_t, 0x10> CodeOriginal {};
          static_assert(sizeof(DecodedInfo->InstBytes) <= sizeof(CodeOriginal));
          memcpy(CodeOriginal.data(), DecodedInfo->InstBytes.data(), sizeof(DecodedInfo->InstBytes));
          auto CodeChanged = Thread->OpDispatcher->_ValidateCode(CodeOriginal, InstAddressReg, DecodedInfo->InstSize);

          auto InvalidateCodeCond = Thread->OpDispatcher->CondJump(CodeChanged);

          auto CurrentBlock = Thread->OpDispatcher->GetCurrentBlock();
          auto CodeWasChangedBlock = Thread->OpDispatcher->CreateNewCodeBlockAtEnd();
          Thread->OpDispatcher->SetTrueJumpTarget(InvalidateCodeCond, CodeWasChangedBlock);

          Thread->OpDispatcher->SetCurrentCodeBlock(CodeWasChangedBlock);
          Thread->OpDispatcher->_ThreadRemoveCodeEntry();
          Thread->OpDispatcher->ExitFunction(Thread->OpDispatcher->_InlineEntrypointOffset(GPRSize, InstAddress - GuestRIP));

          auto NextOpBlock = Thread->OpDispatcher->CreateNewCodeBlockAfter(CurrentBlock);

          Thread->OpDispatcher->SetFalseJumpTarget(InvalidateCodeCond, NextOpBlock);
          Thread->OpDispatcher->SetCurrentCodeBlock(NextOpBlock);
          // New IR block, same guest block: drop cached SSA refs (see
          // OpDispatchBuilder::StartContinuationBlock).
          Thread->OpDispatcher->StartContinuationBlock();
        }

        if (TableInfo && TableInfo->OpcodeDispatcher.OpDispatch) {
          auto Fn = TableInfo->OpcodeDispatcher.OpDispatch;
          Thread->OpDispatcher->ResetHandledLock();
          Thread->OpDispatcher->ResetDecodeFailure();
          IR::ForceTSOMode ForceTSO = IR::ForceTSOMode::NoOverride;
          if (BlockInForceTSOValidRange) {
            if (InstForceTSOIt != ForceTSOInstructions.end() && *InstForceTSOIt == InstAddress) {
              ForceTSO = IR::ForceTSOMode::ForceEnabled;
            } else {
              ForceTSO = IR::ForceTSOMode::ForceDisabled;
            }
          } else if (DecodedInfo->Flags & X86Tables::DecodeFlags::FLAG_FORCE_TSO) {
            ForceTSO = IR::ForceTSOMode::ForceEnabled;
          } else if (Config.LockOnlyTSO()) {
            // Opt-in: only x86 instructions carrying FLAG_LOCK (LOCK CMPXCHG,
            // LOCK XADD, implicit-LOCK XCHG-mem-reg, etc.) get TSO acquire/
            // release emission.  Plain `MOV reg,[mem]` falls back to the
            // cheap LoadMem path -- skips the 4-instruction `ldx; cmpd self;
            // bc never; isync` dance that ARM64 sidesteps via single-insn
            // LDAR.  Inert when global TSOEnabled is false (TSO already off).
            //
            // UNSOUND, and this is measured, not a caveat.  Guest code that
            // relies on x86's "every load is acquire / every store is release"
            // contract DOES race under this: the MP litmus shape fired 659, 12
            // and 51 times per 30000 rounds with the option on and 0 times in
            // 150000 rounds with it off, same guest binary
            // (powerpc64le-handbook/probes/atomics_litmus.c).  MP is
            // architecturally forbidden on x86, so those are guest-visible
            // violations of the model this emulator claims to provide.
            // seqcst_discriminator.c does not catch it (0/60000 both ways):
            // LOCK ops keep their fences, so only plain accesses are affected.
            // glibc futex / PLT lazy resolution happen to be backed by LOCK
            // CMPXCHG and so stay correct -- that is why this is usable at all,
            // and it is the limit of what is safe, not a general reassurance.
            // A one-shot warning is emitted in InitCore.
            if (DecodedInfo->Flags & X86Tables::DecodeFlags::FLAG_LOCK) {
              ForceTSO = IR::ForceTSOMode::ForceEnabled;
            } else {
              ForceTSO = IR::ForceTSOMode::ForceDisabled;
            }
          }

          Thread->OpDispatcher->SetForceTSO(ForceTSO);

          // Vector-scan fusion lookahead window (docs/VCMPEQ_FUSION_DESIGN.md).
          // A handler may swallow the instructions that follow it in this block
          // and emit their combined effect itself. Only offer the window when
          // doing so cannot lose anything the surrounding loop is responsible
          // for emitting per instruction:
          //   * CONFIG_SMC_FULL / ForceFullSMCDetection wraps EVERY instruction
          //     in a ValidateCode guard above; a swallowed instruction would
          //     silently lose its guard and run stale semantics after an SMC
          //     write.
          //   * ExtendedDebugInfo asks for a _GuestOpcode marker per
          //     instruction, which swallowed instructions would not get.
          // Both are rare/one-off modes, so refusing to fuse in them costs
          // nothing and removes two whole classes of interaction.
          const bool FusionWindowSafe = !ExtendedDebugInfo && !FullSMCValidation;
          Thread->OpDispatcher->SetDecodeWindow(FusionWindowSafe ? &Block : nullptr, i);

          std::invoke(Fn, Thread->OpDispatcher, DecodedInfo);
          if (Thread->OpDispatcher->HadDecodeFailure()) {
            HadDispatchError = true;
          } else {
            if (Thread->OpDispatcher->HasHandledLock() != IsLocked) {
              HadDispatchError = true;
              LogMan::Msg::EFmt("Missing LOCK HANDLER at 0x{:x}{{'{}'}}", InstAddress, TableInfo->Name ?: "UND");
            }
            BlockInstructionsLength += DecodedInfo->InstSize;
            TotalInstructionsLength += DecodedInfo->InstSize;
            ++TotalInstructions;

            // The handler may have fused the instructions that follow into its
            // own emission (see SetDecodeWindow). Account for them and skip
            // them: they must never be dispatched a second time.
            if (const uint32_t Fused = Thread->OpDispatcher->ConsumeFusedInstructionCount(); Fused) {
              LOGMAN_THROW_A_FMT(i + Fused < InstsInBlock, "Fusion swallowed past the end of the block");
              for (uint32_t f = 1; f <= Fused; ++f) {
                const auto& Swallowed = Block.DecodedInstructions[i + f];
                BlockInstructionsLength += Swallowed.InstSize;
                TotalInstructionsLength += Swallowed.InstSize;
                ++TotalInstructions;
              }
              // DecodedInfo must name the LAST instruction the block consumed,
              // because the loop tail uses it for FinishOp's next-RIP.
              DecodedInfo = &Block.DecodedInstructions[i + Fused];
              i += Fused;
            }

            // Walk InstForceTSOIt forward past the handled instruction
            InstForceTSOIt =
              std::find_if(InstForceTSOIt, ForceTSOInstructions.end(), [&](auto Val) { return Val >= Block.Entry + BlockInstructionsLength; });
          }
        } else {
          // Invalid instruction
          if (!BlockInstructionsLength) {
            // SMC can modify block contents and patch invalid instructions to valid ones inline.
            // End blocks upon encountering them and only emit an invalid opcode exception if there are no prior instructions in the block (that could have modified it to be valid).

            if (TableInfo) {
              LogMan::Msg::EFmt("Invalid or Unknown instruction: {} 0x{:x}", TableInfo->Name ?: "UND", Block.Entry - GuestRIP);
            }

            if (Block.BlockStatus == Frontend::Decoder::DecodedBlockStatus::INVALID_INST ||
                Block.BlockStatus == Frontend::Decoder::DecodedBlockStatus::BAD_RELOCATION) {
              Thread->OpDispatcher->InvalidOp(DecodedInfo);
            } else {
              Thread->OpDispatcher->NoExecOp(DecodedInfo);
            }
          }

          HadInvalidInst = true;
        }

        const bool NeedsBlockEnd = (HadDispatchError && TotalInstructions > 0) ||
                                   (Thread->OpDispatcher->NeedsBlockEnder() && i + 1 == InstsInBlock) || HadInvalidInst;

        // If we had a dispatch error then leave early
        if (HadDispatchError && TotalInstructions == 0) {
          // Couldn't handle any instruction in op dispatcher
          Thread->OpDispatcher->DelayedDisownBuffer();
          return {std::nullopt, 0, 0, 0, 0};
        }

        if (NeedsBlockEnd) {
          // We had some instructions. Early exit
          Thread->OpDispatcher->ExitFunction(
            Thread->OpDispatcher->_InlineEntrypointOffset(GPRSize, Block.Entry + BlockInstructionsLength - GuestRIP));
          break;
        }


        if (Thread->OpDispatcher->FinishOp(DecodedInfo->PC + DecodedInfo->InstSize, i + 1 == InstsInBlock)) {
          break;
        }
      }
    }


    Thread->OpDispatcher->Finalize();

    Thread->FrontendDecoder->DelayedDisownBuffer();
  }

  IR::IREmitter* IREmitter = Thread->OpDispatcher.get();

  auto ShouldDump = Thread->OpDispatcher->ShouldDumpIR();
  // Debug
  if (ShouldDump) {
    IRDumper(Thread, IREmitter, GuestRIP);
  }

  // Run the passmanager over the IR from the dispatcher
  Thread->PassManager->Run(IREmitter);

  // Debug
  if (ShouldDump) {
    IRDumper(Thread, IREmitter, GuestRIP);
  }

  return {
    .IRView = IREmitter->ViewIR(),
    .TotalInstructions = TotalInstructions,
    .TotalInstructionsLength = TotalInstructionsLength,
    .StartAddr = Thread->FrontendDecoder->DecodedMinAddress,
    .Length = Thread->FrontendDecoder->DecodedMaxAddress - Thread->FrontendDecoder->DecodedMinAddress,
    .NeedsAddGuestCodeRanges = !HasCustomIR,
    .BranchImmSites = std::move(BranchImmSites),
    .MovImmSites = std::move(MovImmSites),
  };
}

ContextImpl::CompileCodeResult ContextImpl::CompileCode(FEXCore::Core::InternalThreadState* Thread, uint64_t GuestRIP, uint64_t MaxInst) {
  if (SourcecodeResolver && Config.GDBSymbols()) {
    auto MappedSection = SyscallHandler->LookupExecutableFileSection(Thread, GuestRIP);
    if (MappedSection) {
      MappedSection->FileInfo.SourcecodeMap =
        SourcecodeResolver->GenerateMap(MappedSection->FileInfo.Filename, CodeMap::GetBaseFilename(MappedSection->FileInfo, false));
    }
  }

  // Generate IR + Meta Info
  auto [IRView, TotalInstructions, TotalInstructionsLength, StartAddr, Length, NeedsAddGuestCodeRanges, BranchImmSites, MovImmSites] =
    GenerateIR(Thread, GuestRIP, Config.GDBSymbols(), MaxInst);
  if (!IRView) {
    // OpDispatcher IR already released in this case.
    return {{}, nullptr, 0, 0, false, {}, {}};
  }

  // Attempt to get the CPU backend to compile this code
  // Re-check if another thread raced us in compiling this block.
  // We could lock CodeBufferWriteMutex earlier to prevent this from happening,
  // but this would increase lock contention. Redundant frontend runs aren't
  // as expensive and are easily reverted.
  if (MaxInst != 1) {
    if (auto Block = Thread->LookupCache->FindBlock(Thread, GuestRIP)) {
      // Raced to compile, release the OpDispatcher IR.
      Thread->OpDispatcher->DelayedDisownBuffer();
      return {.CompiledCode = {.BlockBegin = reinterpret_cast<uint8_t*>(Block), .EntryPoints = {{GuestRIP, reinterpret_cast<uint8_t*>(Block)}}},
              .DebugData = nullptr,
              .StartAddr = 0,
              .Length = 0,
              .NeedsAddGuestCodeRanges = false,
              .BranchImmSites = {},
              .MovImmSites = {}};
    }
  }

  auto DebugData = fextl::make_unique<FEXCore::Core::DebugData>();

  // If the trap flag is set we generate single instruction blocks that each check to generate a single step exception.
  bool TFSet = Thread->CurrentFrame->State.flags[X86State::RFLAG_TF_RAW_LOC];

  auto CompiledCode = Thread->CPUBackend->CompileCode(GuestRIP, Length, TotalInstructions == 1, &*IRView, DebugData.get(), TFSet);

  // Release the IR
  Thread->OpDispatcher->DelayedDisownBuffer();

  return {
    .CompiledCode = std::move(CompiledCode),
    .DebugData = std::move(DebugData),
    .StartAddr = StartAddr,
    .Length = Length,
    .NeedsAddGuestCodeRanges = NeedsAddGuestCodeRanges,
    .BranchImmSites = std::move(BranchImmSites),
    .MovImmSites = std::move(MovImmSites),
  };
}

uintptr_t ContextImpl::CompileBlock(FEXCore::Core::CpuStateFrame* Frame, uint64_t GuestRIP, uint64_t MaxInst) {
  auto Thread = Frame->Thread;
  FEXCORE_PROFILE_SCOPED("CompileBlock");
  FEXCORE_PROFILE_ACCUMULATION(Thread, AccumulatedJITTime);

  static_cast<ContextImpl*>(Thread->CTX)->SyscallHandler->PreCompile();

  // FEX_SMCLAZYINVAL drain point (a). This thread is about to run code it does
  // not already have in its L1, so settle any deferred SMC invalidations first:
  // pages dirtied since the last drain get soft-invalidated now, so the lookup
  // below either misses (and recompiles) or relinks against a validated hash,
  // instead of publishing a translation of bytes that have been overwritten.
  //
  // MUST stay above the shared CodeInvalidationMutex guard: the drain takes the
  // exclusive side of that same mutex and calls ReleaseAllPendingSharedLocks to
  // get there, which would yank a lock this function relies on for its whole
  // body (the v2 hazard, see SMCSoftInvalidate.h note (d)). Null pointer =>
  // option off => one predictable load and a not-taken branch.
  if (auto* LazyCount = SyscallHandler->LazySMCDirtyCount; LazyCount) {
    // FEX_SMCLAZYSCRUB: this thread's scrub debt (if any) is settled by the
    // unconditional drain below, so consume it here too. CompileBlock is
    // normally reached *through* the lookup slow path, which already took it;
    // this covers the direct callers (CompileRIP, HandleCallback, AOT).
    Thread->LookupCache->TakeLazySMCDrainPending();
    if (LazyCount->load(std::memory_order_acquire) != 0) {
      SyscallHandler->DrainLazySMCInvalidations(Thread);
    }
  }

  // Invalidate might take a unique lock on this, to guarantee that during invalidation no code gets compiled
  auto lk = GuardSignalDeferringSection<std::shared_lock>(CodeInvalidationMutex, Thread);

  // Is the code in the cache?
  // The backends only check L1 and L2, not L3
  if (auto HostCode = Thread->LookupCache->FindBlock(Thread, GuestRIP)) {
    return HostCode;
  }

  // SMC v3: the lookup miss may be a soft-invalidated block whose guest bytes
  // never actually changed. Revalidating by hash costs microseconds where a
  // recompile costs tens. See Interface/Core/SMCSoftInvalidate.h.
  // Runs under this function's shared CodeInvalidationMutex, which is what
  // makes it mutually exclusive with any concurrent (soft-)invalidation.
  if (Config.SMCSoftInvalidate()) {
    if (auto HostCode = TryRelinkSoftInvalidatedBlock(Thread, GuestRIP)) {
      return HostCode;
    }
  }

  // Accumulate a JIT count now, as even if another thread raced us, it should count as a compile.
  FEXCORE_PROFILE_INSTANT_INCREMENT(Thread, AccumulatedJITCount, 1);

  auto* CompileLog = GetCompileLog();
  const uint64_t CompileStartNS = CompileLog ? CompileLogState::NowNS() : 0;
  auto [CompiledCode, DebugData, StartAddr, Length, NeedsAddGuestCodeRanges, BranchImmSites, MovImmSites] =
    CompileCode(Thread, GuestRIP, MaxInst);
  auto CodePtr = CompiledCode.EntryPoints[GuestRIP];
  if (CodePtr == nullptr) {
    return 0;
  } else if (!DebugData) {
    // DebugData wasn't populated, indicating another thread raced us for compiling this block
    return reinterpret_cast<uintptr_t>(CodePtr);
  }
  if (CompileLog) {
    CompileLog->RecordCompile(GuestRIP, CompiledCode.Size, CompileLogState::NowNS() - CompileStartNS);
  }

  // The core managed to compile the code.
  if (Config.BlockJITNaming()) {
    auto FragmentBasePtr = CompiledCode.BlockBegin;

    auto GuestRIPLookup = SyscallHandler->LookupExecutableFileSection(Thread, GuestRIP);

    if (DebugData->Subblocks.size()) {
      for (auto& Subblock : DebugData->Subblocks) {
        auto BlockBasePtr = FragmentBasePtr + Subblock.HostCodeOffset;
        if (GuestRIPLookup) {
          Symbols.Register(Thread->SymbolBuffer.get(), BlockBasePtr, CompiledCode.Size, GuestRIPLookup->FileInfo.Filename,
                           GuestRIP - GuestRIPLookup->FileStartVA);
        } else {
          Symbols.Register(Thread->SymbolBuffer.get(), BlockBasePtr, GuestRIP, Subblock.HostCodeSize);
        }
      }
    } else {
      if (GuestRIPLookup) {
        Symbols.Register(Thread->SymbolBuffer.get(), FragmentBasePtr, CompiledCode.Size, GuestRIPLookup->FileInfo.Filename,
                         GuestRIP - GuestRIPLookup->FileStartVA);
      } else {
        Symbols.Register(Thread->SymbolBuffer.get(), FragmentBasePtr, GuestRIP, CompiledCode.Size);
      }
    }
  }

  if (Config.LibraryJITNaming() || Config.GDBSymbols()) {
    auto MappedSection = SyscallHandler->LookupExecutableFileSection(Thread, GuestRIP);
    if (MappedSection) {
      if (Config.LibraryJITNaming()) {
        // Register the whole block, not the entry point. CodePtr is
        // EntryPoints[GuestRIP], which sits past the JITCodeHeader, so
        // [CodePtr, CodePtr + HostCodeSize) would run off the end of the block
        // and shadow the start of the next one. [BlockBegin, BlockBegin + Size)
        // is exactly the compiled range.
        Symbols.RegisterNamedRegion(Thread->SymbolBuffer.get(), CompiledCode.BlockBegin, CompiledCode.Size,
                                    MappedSection->FileInfo.Filename);
      }

      if (Config.GDBSymbols()) {
        GDBJITRegister(MappedSection->FileInfo, MappedSection->FileStartVA, GuestRIP, (uintptr_t)CodePtr, *DebugData);
      }
    } else if (Config.LibraryJITNaming()) {
      // No file section — the code may live in a manually-loaded image in
      // anonymous memory (wine's main PE), which the frontend can still
      // identify. Naming only: GDBJIT needs a real file to read and is
      // deliberately not fed a synthesized label.
      if (const char* AnonImage = SyscallHandler->LookupAnonymousExecImageName(Thread, GuestRIP)) {
        Symbols.RegisterNamedRegion(Thread->SymbolBuffer.get(), CompiledCode.BlockBegin, CompiledCode.Size, AnonImage);
      }
    }
  }

  // Clear any relocations that might have been generated
  if (!CodeCache.IsGeneratingCache) {
    Thread->CPUBackend->ClearRelocations();
  } else {
    // Cache generation: hand them to the context-wide sink instead of leaving
    // them to pile up in this thread's backend. See CodeCache::AbsorbRelocations
    // — a runtime cache writer saves from whichever thread reaches a safe point
    // first, and per-thread relocation lists would make it save a cache missing
    // every relocation another thread produced.
    CodeCache.AbsorbRelocations(*Thread);
    CodeCache.BlocksSinceSave.fetch_add(1, std::memory_order_relaxed);
  }

  fextl::vector<uint64_t> CodePages;

  if (NeedsAddGuestCodeRanges) {
    // Track in the guest to host map all entrypoints for all pages the compiled block touches, if any page didn't previously
    // contain code, inform the frontend so it can setup SMC detection.
    auto BlockInfo = Thread->FrontendDecoder->GetDecodedBlockInfo();
    CodePages.reserve(BlockInfo->CodePages.size());
    CodePages.insert(CodePages.end(), BlockInfo->CodePages.begin(), BlockInfo->CodePages.end());
    for (auto CodePage : BlockInfo->CodePages) {
      // SMC Idea 3: [StartAddr, StartAddr+Length) is the frontend's decoded
      // guest span; passing it gives the granule bitmap 64-byte precision for
      // this block instead of a whole-page mark. It MUST be recorded here,
      // before MarkGuestExecutableRange below arms the page's write protection
      // -- see the ordering argument in Interface/Core/SMCCodeGranules.h.
      const bool NewPage =
        Thread->LookupCache->AddBlockExecutableRange(Thread, BlockInfo->EntryPoints, CodePage, FEXCore::Utils::FEX_GUEST_PAGE_SIZE, StartAddr, Length);
      if (NewPage) {
        SyscallHandler->MarkGuestExecutableRange(Thread, CodePage, FEXCore::Utils::FEX_GUEST_PAGE_SIZE);
      }
      if (SMCAuditCompileFD() >= 0) {
        dprintf(SMCAuditCompileFD(), "compile rip=%lx page=%lx newpage=%d nentry=%zu\n", GuestRIP, CodePage, NewPage ? 1 : 0,
                BlockInfo->EntryPoints.size());
      }
    }
    if (SMCAuditCompileFD() >= 0 && BlockInfo->CodePages.empty()) {
      dprintf(SMCAuditCompileFD(), "compile rip=%lx NO-PAGES\n", GuestRIP);
    }
  }

  // SMC v3: record a content hash of the block's guest source bytes so a later
  // soft-invalidation of this block can be undone by revalidation instead of a
  // recompile. [StartAddr, StartAddr+Length) is the frontend's decoded span;
  // HashGuestBlock only hashes the parts of it that lie in CodePages.
  uint64_t GuestHash = 0;
  uint64_t HashedRangeLength = 0;
  if (Config.SMCSoftInvalidate() && FEXCore::SMC::IsHashableBlock(Length, CodePages.size())) {
    HashedRangeLength = Length;
    GuestHash = FEXCore::SMC::HashGuestBlock(CodePages, StartAddr, Length);
  }

  // Insert to lookup cache

  // BlockBegin is shared across all EntryPoints of a single CompiledCode
  // (each block has one begin, potentially multiple entry points).
  const uint64_t BlockBegin = reinterpret_cast<uintptr_t>(CompiledCode.BlockBegin);
  // SMC Idea 4: the block is eligible for semantic patching only if BOTH halves
  // of the metadata survived (a decoded rel32 field to match the guest write
  // against, and a constant exit window to repatch). Either table empty leaves
  // both empty, so the fault handler's "block claims the write but has no exit
  // sites" decline can only mean a genuine multiblock-folded branch.
  if (BranchImmSites.empty() || CompiledCode.ExitRIPSites.empty()) {
    BranchImmSites.clear();
    CompiledCode.ExitRIPSites.clear();
  }
  // The mov-immediate half is independent: a block can be eligible for one
  // shape and not the other. Same all-or-nothing rule per half -- a site table
  // without windows (or windows whose site indices were invalidated by an
  // overflowing site table) must not be consulted at fault time.
  if (MovImmSites.empty() || CompiledCode.MovImmWindows.empty()) {
    MovImmSites.clear();
    CompiledCode.MovImmWindows.clear();
  }

  for (auto [GuestAddr, HostAddr] : CompiledCode.EntryPoints) {
    Thread->LookupCache->AddBlockMapping(Thread, GuestAddr, BlockBegin, CodePages, HostAddr, StartAddr, HashedRangeLength, GuestHash,
                                         BranchImmSites, CompiledCode.ExitRIPSites, MovImmSites, CompiledCode.MovImmWindows);
  }

  if (CodeMapWriter) {
    auto Region = SyscallHandler->LookupExecutableFileSection(Thread, GuestRIP);
    if (Region && Region->FileStartVA != 0) {
      CodeMapWriter->AppendBlock(*Region, GuestRIP);
    }
  }

  return (uintptr_t)CodePtr;
}

uintptr_t ContextImpl::CompileSingleStep(FEXCore::Core::CpuStateFrame* Frame, uint64_t GuestRIP) {
  FEXCORE_PROFILE_SCOPED("CompileSingleStep");
  auto Thread = Frame->Thread;

  if (SMCAuditCompileFD() >= 0) {
    dprintf(SMCAuditCompileFD(), "single-step rip=%lx tid=%d\n", GuestRIP, FHU::Syscalls::gettid());
  }

  static_cast<ContextImpl*>(Thread->CTX)->SyscallHandler->PreCompile();

  // Invalidate might take a unique lock on this, to guarantee that during invalidation no code gets compiled
  auto lk = GuardSignalDeferringSection<std::shared_lock>(CodeInvalidationMutex, Thread);

  auto [CompiledCode, DebugData, StartAddr, Length, _, __, ___] = CompileCode(Thread, GuestRIP, 1);
  auto CodePtr = CompiledCode.EntryPoints[GuestRIP];
  if (CodePtr == nullptr) {
    if (SMCAuditCompileFD() >= 0) {
      dprintf(SMCAuditCompileFD(), "single-step rip=%lx FAILED (nullptr)\n", GuestRIP);
    }
    return 0;
  }

  // Clear any relocations that might have been generated
  Thread->CPUBackend->ClearRelocations();

  return (uintptr_t)CodePtr;
}

void ContextImpl::InvalidateCodeBuffersCodeRange(uint64_t Start, uint64_t Length) {
  FEXCORE_PROFILE_SCOPED("InvalidateCodeBuffersCodeRange");

  LOGMAN_THROW_A_FMT(CodeInvalidationMutex.is_write_owned(), "CodeInvalidationMutex needs to be unique_locked here");

  // Every invalidation funnels through here, so this is the one place that
  // sees the per-page churn the cheap compile tier keys off. No-op unless
  // FEX_SMCCHEAPTIER is set.
  RecordCodeRangeInvalidation(Start, Length);
  if (auto* CompileLog = GetCompileLog()) {
    CompileLog->RecordInvalidate(Length);
  }

  std::scoped_lock lk {CodeBufferListLock};
  auto it = CodeBufferList.begin();
  while (it != CodeBufferList.end()) {
    if (auto Strong = it->lock()) {
      Strong->LookupCache->InvalidateRange(Start, Length);
      it++;
    } else {
      it = CodeBufferList.erase(it);
    }
  }
}

uintptr_t ContextImpl::TryRelinkSoftInvalidatedBlock(FEXCore::Core::InternalThreadState* Thread, uint64_t GuestRIP) {
  // Called from CompileBlock, which holds CodeInvalidationMutex shared. That is
  // load-bearing: it excludes every (soft-)invalidation for the duration, so a
  // retained entry taken here cannot be concurrently purged by a munmap.
  auto Retained = Thread->LookupCache->TakeRetainedBlock(GuestRIP);
  if (!Retained) {
    return 0;
  }

  const uint64_t CurrentHash = FEXCore::SMC::HashGuestBlock(Retained->CodePages, Retained->GuestRangeStart, Retained->GuestRangeLength);
  if (CurrentHash != Retained->GuestHash) {
    // Genuinely modified: drop the metadata (the host code stays in the
    // CodeBuffer for any thread still executing it, exactly as legacy
    // invalidation leaves it) and let the caller compile a fresh block.
    //
    // The soft-invalidation path bypasses InvalidateCodeBuffersCodeRange, so
    // the cheap-tier churn counter (FEX_SMCCHEAPTIER) would never see these
    // pages. Count the churn here instead — a hash mismatch is a stronger
    // "this page's code really changed" signal than a raw invalidation, and it
    // deliberately excludes relinks (false sharing / identical rewrites), which
    // are not churn worth demoting a page's compile tier over.
    RecordCodeRangeInvalidation(Retained->GuestRangeStart, Retained->GuestRangeLength);
    if (SMCAuditCompileFD() >= 0) {
      dprintf(SMCAuditCompileFD(), "relink-miss rip=%lx\n", GuestRIP);
    }
    return 0;
  }

  // FEX_SMCGRANULEMIXED: a retained block was compiled without per-instruction
  // guards, and the re-arm below is skipped for a demoted granule, so a
  // retained block on a demoted page has nothing keeping it sound. Refuse the
  // relink; the fresh compile that follows reads the demoted bit and guards.
  if (SyscallHandler) {
    for (auto CodePage : Retained->CodePages) {
      if (SyscallHandler->GuestCodePageValidateOnly(CodePage)) {
        if (SMCAuditCompileFD() >= 0) {
          dprintf(SMCAuditCompileFD(), "relink-refused-demoted rip=%lx page=%lx\n", GuestRIP, CodePage);
        }
        return 0;
      }
    }
  }

  // Unchanged: re-publish. Registering the code pages again re-arms mtrack's
  // write protection through the same path a fresh compile uses, so the page
  // becomes protected exactly when live code reappears on it.
  fextl::set<uint64_t> Entrypoints {GuestRIP};
  for (auto CodePage : Retained->CodePages) {
    // SMC Idea 3: re-set the granule bits the soft-invalidation cleared. The
    // retained entry always carries a non-zero extent (SoftEraseBlock refuses
    // to retain a block without one), so this is granule-precise, and it lands
    // before MarkGuestExecutableRange re-arms the protection.
    const bool NewPage = Thread->LookupCache->AddBlockExecutableRange(
      Thread, Entrypoints, CodePage, FEXCore::Utils::FEX_GUEST_PAGE_SIZE, Retained->GuestRangeStart, Retained->GuestRangeLength);
    if (NewPage) {
      SyscallHandler->MarkGuestExecutableRange(Thread, CodePage, FEXCore::Utils::FEX_GUEST_PAGE_SIZE);
    }
  }

  // SMC soundness -- VERIFY-AFTER-ARM.  The CurrentHash compare at the top of
  // this function ran with the granule still WRITABLE: on the strict/mtrack
  // path the fault handler unprotects the granule to R+W and returns, and the
  // faulting guest store retires only after sigreturn.  A store the handler had
  // already admitted but that had not yet retired was therefore invisible to
  // that first hash -- it matched the stale bytes, and we arrived here about to
  // republish a translation of code that is about to change.  This is the 64K
  // concurrent-self-modification race (CoreCLR tiering / JVM re-JIT patch a call
  // site on a background thread while a mutator relinks the same granule).
  //
  // MarkGuestExecutableRange above re-armed every code page with an
  // mprotect(PROT_READ) -- a full barrier with a TLB shootdown -- so the racing
  // store now either landed BEFORE the arm (and a re-hash sees it) or lands
  // AFTER it (and faults, soft-invalidating this block).  Re-hash under the arm;
  // a mismatch means the bytes moved out from under this translation, so drop it
  // and let the caller compile fresh, exactly as the first-hash miss does.  The
  // re-hash costs one XXH3 over the retained span, only on the relink path.
  // See Interface/Core/SMCSoftInvalidate.h, "VERIFY-AFTER-ARM".
  {
    const uint64_t ArmedHash =
      FEXCore::SMC::HashGuestBlock(Retained->CodePages, Retained->GuestRangeStart, Retained->GuestRangeLength);
    if (ArmedHash != Retained->GuestHash) {
      RecordCodeRangeInvalidation(Retained->GuestRangeStart, Retained->GuestRangeLength);
      if (SMCAuditCompileFD() >= 0) {
        dprintf(SMCAuditCompileFD(), "relink-miss-postarm rip=%lx\n", GuestRIP);
      }
      return 0;
    }
  }

  // SMC Idea 4: carry the semantic-patch metadata across the relink. A relink
  // only happens when the guest bytes hashed identical, and the host code is
  // the same code that was compiled from them -- so every recorded guest field
  // and every recorded host window is still exactly as valid as it was before
  // the soft-invalidation. Dropping it here would silently make every
  // soft-invalidated block ineligible for patching from then on.
  Thread->LookupCache->AddBlockMapping(Thread, GuestRIP, Retained->BlockBegin, Retained->CodePages,
                                       reinterpret_cast<void*>(Retained->HostCode), Retained->GuestRangeStart, Retained->GuestRangeLength,
                                       Retained->GuestHash, Retained->BranchImmSites, Retained->ExitRIPSites, Retained->MovImmSites,
                                       Retained->MovImmWindows);

  if (SMCAuditCompileFD() >= 0) {
    dprintf(SMCAuditCompileFD(), "relink rip=%lx host=%lx pages=%zu\n", GuestRIP, Retained->HostCode, Retained->CodePages.size());
  }

  return Retained->HostCode;
}

void ContextImpl::SoftInvalidateCodeBuffersCodeRange(uint64_t Start, uint64_t Length) {
  FEXCORE_PROFILE_SCOPED("SoftInvalidateCodeBuffersCodeRange");

  LOGMAN_THROW_A_FMT(CodeInvalidationMutex.is_write_owned(), "CodeInvalidationMutex needs to be unique_locked here");
  std::scoped_lock lk {CodeBufferListLock};
  auto it = CodeBufferList.begin();
  while (it != CodeBufferList.end()) {
    if (auto Strong = it->lock()) {
      Strong->LookupCache->SoftInvalidateRange(Start, Length);
      it++;
    } else {
      it = CodeBufferList.erase(it);
    }
  }
}

void ContextImpl::InvalidateThreadCachedCodeRange(FEXCore::Core::InternalThreadState* Thread, uint64_t Start, uint64_t Length) {
  LOGMAN_THROW_A_FMT(CodeInvalidationMutex.is_write_owned(), "CodeInvalidationMutex needs to be unique_locked here");

  // Ensures now-modified mappings aren't cached as being in their previous non-executable state.
  // Accessing FrontendDecoder is safe as the thread's code invalidation mutex must be locked here.
  Thread->FrontendDecoder->ResetExecutableRangeCache();

  if (Thread->LookupCache->InvalidateCacheRange(Start, Length)) {
    FEXCORE_PROFILE_SCOPED("InvalidateCallRet");

    // This may cause access violations in the thread on Windows as zeroing is not atomic, this is handled by the frontend
    //
    // One madvise per thread per invalidation, issued under the exclusive
    // CodeInvalidationMutex. The CallRet stack is only ever written when the
    // shadow return stack is armed (FEX_SHADOWRETSTACK); with it off the
    // stack is empty and the syscall is pure critical-section time, so skip it.
    if (Config.ShadowRetStack()) {
      Allocator::VirtualDontNeed(Thread->CallRetStackBase, FEXCore::Core::InternalThreadState::CALLRET_STACK_SIZE);
    }
  }
}

void ContextImpl::ScrubThreadLookupCacheForLazySMC(FEXCore::Core::InternalThreadState* Thread) {
  // FEX_SMCLAZYSCRUB. Signal-handler context, faulting thread, own cache.
  // Deliberately does NOT touch L2/L3, CachedCodePages, the frontend's
  // executable-range cache, or the CallRet stack: all of those need a lock this
  // handler must not take, and none of them is reachable without first going
  // through the lookup slow path, which drains.
  //
  // The CallRet (shadow-return) stack is left alone even when the PPC64LE
  // FEX_SHADOWRETSTACK feature is enabled. That is sound because this scrub is
  // only part of the FEX_SMCLAZYINVAL soundness machinery, and the shadow
  // return stack is force-disabled under FEX_SMCLAZYINVAL unless
  // FEX_SMCLAZYLINK is also set (see PPC64JITCore's ShadowRetStack interlock).
  // Under LAZYLINK the real drain — DrainLazySMCInvalidations ->
  // InvalidateThreadCachedCodeRange — zeroes the CallRet stack, and it is
  // reached via the InterruptFaultPage poke at every block entry, including
  // the return-block entry a shadow RET fast path lands on. So no stale host
  // trampoline outlives the scrub's drain window.
  Thread->LookupCache->ScrubForLazySMC();
}

void ContextImpl::ArmLazySMCDrainPending(FEXCore::Core::InternalThreadState* Thread) {
  // FEX_SMCLAZYCROSSPOKE. Unlike ScrubThreadLookupCacheForLazySMC this may be
  // called for a thread other than the caller, so it must not touch anything
  // that thread owns exclusively — only the drain-pending flag, which is a
  // std::atomic<bool> written relaxed.
  Thread->LookupCache->ArmLazySMCDrainPending();
}

void ContextImpl::SettleLazySMCDrainIfPending(FEXCore::Core::InternalThreadState* Thread) {
  // FEX_SMCLAZYLINK. Same consume-then-drain sequence as the copy in
  // PPC64JITCore::ExitFunctionLink, reachable from the frontend's fault-page
  // SIGSEGV branch — the one trap a linked block chain cannot skip. Runs at a
  // block-entry boundary (the poke is the block's first instruction), so guest
  // state is consistent and the drain's lock acquisition is as legal here as
  // it is on the lookup slow path.
  if (Thread->LookupCache->TakeLazySMCDrainPending()) {
    if (auto* LazyCount = SyscallHandler->LazySMCDirtyCount; LazyCount && LazyCount->load(std::memory_order_acquire) != 0) {
      SyscallHandler->DrainLazySMCInvalidations(Thread);
    }
  }
}

void ContextImpl::ThreadRemoveCodeEntryFromJit(FEXCore::Core::CpuStateFrame* Frame, uint64_t GuestRIP) {
  static_cast<ContextImpl*>(Frame->Thread->CTX)->SyscallHandler->InvalidateGuestCodeRange(Frame->Thread, GuestRIP, 1);
}

std::optional<CustomIRResult>
ContextImpl::AddCustomIREntrypoint(uintptr_t Entrypoint, CustomIREntrypointHandler Handler, void* Creator, void* Data) {
  LOGMAN_THROW_A_FMT(Config.Is64BitMode || !(Entrypoint >> 32), "64-bit Entrypoint in 32-bit mode {:x}", Entrypoint);

  std::unique_lock lk(CustomIRMutex);

  auto InsertedIterator = CustomIRHandlers.emplace(Entrypoint, CustomIRHandlerEntry {Handler, Creator, Data});
  HasCustomIRHandlers = true;

  if (!InsertedIterator.second) {
    const auto& [fn, Creator, Data] = InsertedIterator.first->second;
    return CustomIRResult(Creator, Data);
  }

  return std::nullopt;
}

void ContextImpl::AddThunkTrampolineIRHandler(uintptr_t Entrypoint, uintptr_t GuestThunkEntrypoint) {
  LOGMAN_THROW_A_FMT(Entrypoint, "Tried to link null pointer address to guest function");
  LOGMAN_THROW_A_FMT(GuestThunkEntrypoint, "Tried to link address to null pointer guest function");
  if (!Config.Is64BitMode) {
    LOGMAN_THROW_A_FMT((Entrypoint >> 32) == 0, "Tried to link 64-bit address in 32-bit mode");
    LOGMAN_THROW_A_FMT((GuestThunkEntrypoint >> 32) == 0, "Tried to link 64-bit address in 32-bit mode");
  }

  LogMan::Msg::DFmt("Thunks: Adding guest trampoline from address {:#x} to guest function {:#x}", Entrypoint, GuestThunkEntrypoint);

  auto Result = AddCustomIREntrypoint(
    Entrypoint,
    [this, GuestThunkEntrypoint](uintptr_t Entrypoint, FEXCore::IR::IREmitter* emit) {
      auto IRHeader = emit->_IRHeader(emit->Invalid(), Entrypoint, 0, 0, 0, 0);
      auto Block = emit->CreateCodeNode(true, 0);
      IRHeader.first->Blocks = emit->WrapNode(Block);
      emit->SetCurrentCodeBlock(Block);

      const auto GPRSize = this->Config.Is64BitMode ? IR::OpSize::i64Bit : IR::OpSize::i32Bit;

      // Thunk entry-points don't get cached, don't need to be padded.
      if (GPRSize == IR::OpSize::i64Bit) {
        IR::Ref R = emit->_StoreRegister(emit->Constant(Entrypoint), GPRSize);
        R->Reg = IR::PhysicalRegister(IR::RegClass::GPRFixed, X86State::REG_R11).Raw;
      } else {
        emit->_StoreContextFPR(GPRSize, emit->_VCastFromGPR(IR::OpSize::i64Bit, IR::OpSize::i64Bit, emit->Constant(Entrypoint)),
                               offsetof(Core::CPUState, mm[0][0]));
      }
      emit->_ExitFunction(IR::OpSize::i64Bit, emit->Constant(GuestThunkEntrypoint), IR::BranchHint::None, emit->Invalid(), emit->Invalid());
    },
    ThunkHandler, (void*)GuestThunkEntrypoint);

  if (Result.has_value()) {
    if (Result->Creator != ThunkHandler) {
      ERROR_AND_DIE_FMT("Input address for AddThunkTrampoline is already linked by another module");
    }
    if (Result->Data != (void*)GuestThunkEntrypoint) {
      // NOTE: This may happen in Vulkan thunks if the Vulkan driver resolves two different symbols
      //       to the same function (e.g. vkGetPhysicalDeviceFeatures2/vkGetPhysicalDeviceFeatures2KHR)
      LogMan::Msg::EFmt("Input address for AddThunkTrampoline is already linked elsewhere");
    }
  }
}

void ContextImpl::AddForceTSOInformation(const IntervalList<uint64_t>& ValidRanges, fextl::set<uint64_t>&& Instructions) {
  std::unique_lock lk(ForceTSOMutex);
  ForceTSOValidRanges.Insert(ValidRanges);
  ForceTSOInstructions.merge(std::move(Instructions));
}

void ContextImpl::RemoveForceTSOInformation(uint64_t Address, uint64_t Size) {
  std::unique_lock lk(ForceTSOMutex);
  ForceTSOValidRanges.Remove({Address, Address + Size});
  ForceTSOInstructions.erase(ForceTSOInstructions.lower_bound(Address), ForceTSOInstructions.upper_bound(Address + Size));
}

void ContextImpl::MarkMonoBackpatcherBlock(uint64_t BlockEntry) {
  MonoBackpatcherBlock.store(BlockEntry, std::memory_order_relaxed);
}

void ContextImpl::RemoveCustomIREntrypoint(FEXCore::Core::InternalThreadState* Thread, uintptr_t Entrypoint) {
  LOGMAN_THROW_A_FMT(Config.Is64BitMode || !(Entrypoint >> 32), "64-bit Entrypoint in 32-bit mode {:x}", Entrypoint);

  {
    std::scoped_lock lk(CustomIRMutex);
    CustomIRHandlers.erase(Entrypoint);
    HasCustomIRHandlers = !CustomIRHandlers.empty();
  }
  // Outside CustomIRMutex: GenerateIR takes CustomIRMutex shared while
  // holding CodeInvalidationMutex shared, so invalidating (exclusive
  // CodeInvalidationMutex) while still holding CustomIRMutex exclusive
  // inverted that order against every concurrent compile.
  SyscallHandler->InvalidateGuestCodeRange(Thread, Entrypoint, 1);
}

void ContextImpl::MonoBackpatcherWrite(FEXCore::Core::CpuStateFrame* Frame, uint8_t Size, uint64_t Address, uint64_t Value) {
  auto Thread = Frame->Thread;
  auto CTX = static_cast<ContextImpl*>(Thread->CTX);
  {
    // Shared, not exclusive: the store is a single aligned host store and the
    // invalidation below retires whatever any concurrent compile read. The
    // exclusive form (the guard's default template argument) stopped every
    // compile and L1-miss link in the process for one store, and a store
    // that faults into HandleSegfault can only have its lock released by
    // ReleaseAllPendingSharedLocks if it is a tracked shared hold.
    auto lk = GuardSignalDeferringSection<std::shared_lock>(CTX->CodeInvalidationMutex, Thread);

    if (Size == 8) {
      *reinterpret_cast<uint64_t*>(Address) = Value;
    } else if (Size == 4) {
      *reinterpret_cast<uint32_t*>(Address) = Value;
    } else {
      ERROR_AND_DIE_FMT("Unexpected write size for backpatcher: {}", Size);
    }
  }

  CTX->SyscallHandler->InvalidateGuestCodeRange(Thread, Address, Size);
}

void ContextImpl::ConfigureAOTGen(FEXCore::Core::InternalThreadState* Thread, fextl::set<uint64_t>* ExternalBranches, uint64_t SectionMaxAddress) {
  Thread->FrontendDecoder->SetExternalBranches(ExternalBranches);
}
} // namespace FEXCore::Context
