PASS Test 0: y=9fa6, booth=101 → pp=06059, cpl=1
PASS Test 1: y=3a14, booth=100 → pp=18bd7, cpl=1
PASS Test 2: y=cfa9, booth=010 → pp=1cfa9, cpl=0
PASS Test 3: y=deef, booth=101 → pp=02110, cpl=1
PASS Test 4: y=81e1, booth=111 → pp=00000, cpl=0
PASS Test 5: y=ec39, booth=010 → pp=1ec39, cpl=0
PASS Test 6: y=1199, booth=101 → pp=1ee66, cpl=1
PASS Test 7: y=71a2, booth=010 → pp=071a2, cpl=0
PASS Test 8: y=abb5, booth=110 → pp=0544a, cpl=1
PASS Test 9: y=d95c, booth=111 → pp=00000, cpl=0
PASS Test 10: y=979d, booth=011 → pp=12f3a, cpl=0
PASS Test 11: y=e69e, booth=100 → pp=032c3, cpl=1
PASS Test 12: y=fdb8, booth=101 → pp=00247, cpl=1
PASS Test 13: y=f353, booth=000 → pp=00000, cpl=0
PASS Test 14: y=ba58, booth=101 → pp=045a7, cpl=1
PASS Test 15: y=e698, booth=001 → pp=1e698, cpl=0
PASS Test 16: y=0000, booth=000 → pp=00000, cpl=0
PASS Test 17: y=0000, booth=111 → pp=00000, cpl=0
PASS Test 18: y=ffff, booth=001 → pp=1ffff, cpl=0
PASS Test 19: y=ffff, booth=011 → pp=1fffe, cpl=0
PASS Test 20: y=ffff, booth=101 → pp=00000, cpl=1
PASS Test 21: y=ffff, booth=100 → pp=00001, cpl=1
PASS Test 22: y=0001, booth=001 → pp=00001, cpl=0
PASS Test 23: y=0001, booth=011 → pp=00002, cpl=0
PASS Test 24: y=0001, booth=101 → pp=1fffe, cpl=1
PASS Test 25: y=0001, booth=100 → pp=1fffd, cpl=1
PASS Test 26: y=8000, booth=001 → pp=18000, cpl=0
PASS Test 27: y=8000, booth=101 → pp=07fff, cpl=1

=== ALL 28 TESTS PASSED ===
- tb/test_booth_pp.sv:65: Verilog $finish
