v 20070216 1
P 2500 2700 2200 2700 1 0 0
{
T 2300 2750 5 8 1 1 0 0 1
pinnumber=1
T 2300 2650 5 8 0 1 0 2 1
pinseq=1
T 2150 2700 9 8 1 1 0 6 1
pinlabel=GND_PORT
T 2150 2700 5 8 0 1 0 8 1
pintype=pwr
T 2500 2700 5 10 0 0 0 0 1
netname=GND
}
P 2500 2300 2200 2300 1 0 0
{
T 2300 2350 5 8 1 1 0 0 1
pinnumber=2
T 2300 2250 5 8 0 1 0 2 1
pinseq=2
T 2150 2300 9 8 1 1 0 6 1
pinlabel=VCCIO_1_PORT
T 2150 2300 5 8 0 1 0 8 1
pintype=pwr
T 2500 2300 5 10 0 0 0 0 1
netname=VCCIO_1
}
P 2500 1900 2200 1900 1 0 0
{
T 2300 1950 5 8 1 1 0 0 1
pinnumber=3
T 2300 1850 5 8 0 1 0 2 1
pinseq=3
T 2150 1900 9 8 1 1 0 6 1
pinlabel=VCCIO_2_PORT
T 2150 1900 5 8 0 1 0 8 1
pintype=pwr
T 2500 1900 5 10 0 0 0 0 1
netname=VCCIO_2
}
P 2500 1500 2200 1500 1 0 0
{
T 2300 1550 5 8 1 1 0 0 1
pinnumber=4
T 2300 1450 5 8 0 1 0 2 1
pinseq=4
T 2150 1500 9 8 1 1 0 6 1
pinlabel=VCCIO_3_PORT
T 2150 1500 5 8 0 1 0 8 1
pintype=pwr
T 2500 1500 5 10 0 0 0 0 1
netname=VCCIO_3
}
P 2500 1100 2200 1100 1 0 0
{
T 2300 1150 5 8 1 1 0 0 1
pinnumber=5
T 2300 1050 5 8 0 1 0 2 1
pinseq=5
T 2150 1100 9 8 1 1 0 6 1
pinlabel=VCCIO_4_PORT
T 2150 1100 5 8 0 1 0 8 1
pintype=pwr
T 2500 1100 5 10 0 0 0 0 1
netname=VCCIO_4
}
P 2500 700 2200 700 1 0 0
{
T 2300 750 5 8 1 1 0 0 1
pinnumber=7
T 2300 650 5 8 0 1 0 2 1
pinseq=8
T 2150 700 9 8 1 1 0 6 1
pinlabel=+1.5V_PLL_PORT
T 2150 700 5 8 0 1 0 8 1
pintype=pwr
T 2500 700 5 10 0 0 0 0 1
netname=+1.5V_PLL
}
P 2500 300 2200 300 1 0 0
{
T 2300 350 5 8 1 1 0 0 1
pinnumber=8
T 2300 250 5 8 0 1 0 2 1
pinseq=9
T 2150 300 9 8 1 1 0 6 1
pinlabel=+1.5V_PORT
T 2150 300 5 8 0 1 0 8 1
pintype=pwr
T 2500 300 5 10 0 0 0 0 1
netname=+1.5V
}
P 2500 3100 2200 3100 1 0 0
{
T 2300 3150 5 8 1 1 0 0 1
pinnumber=9
T 2300 3050 5 8 0 1 0 2 1
pinseq=10
T 2150 3100 9 8 1 1 0 6 1
pinlabel=CONF_DONE_PORT
T 2150 3100 5 8 0 1 0 8 1
pintype=in
T 2500 3100 5 10 0 0 0 0 1
netname=CONF_DONE
}
P 2500 4300 2200 4300 1 0 0
{
T 2300 4350 5 8 1 1 0 0 1
pinnumber=10
T 2300 4250 5 8 0 1 0 2 1
pinseq=11
T 2150 4300 9 8 1 1 0 6 1
pinlabel=PLL1_PORT
T 2150 4300 5 8 0 1 0 8 1
pintype=out
T 2500 4300 5 10 0 0 0 0 1
netname=PLL1
}
B 400 0 1800 4700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 2500 4800 8 10 1 1 0 6 1
refdes=S?
T 500 4800 9 10 1 0 0 0 1
FPGA Island West
T 400 5200 5 10 0 0 0 0 1
device=island-fpga-west
T 400 5400 5 10 0 0 0 0 1
footprint=
T 400 5600 5 10 0 0 0 0 1
author=Paul Pham
T 400 5800 5 10 0 0 0 0 1
documentation=
T 400 6000 5 10 0 0 0 0 1
description="West Coast of FPGA Island, Config Header"
T 400 6200 5 10 0 0 0 0 1
numslots=0
P 2500 3500 2200 3500 1 0 0
{
T 2300 3550 5 8 1 1 0 0 1
pinnumber=12
T 2300 3450 5 8 0 1 0 2 1
pinseq=12
T 2150 3500 9 8 1 1 0 6 1
pinlabel=CLK3_PORT
T 2150 3500 5 8 0 1 0 8 1
pintype=out
T 2500 3500 5 10 0 0 0 0 1
netname=CLK3
}
P 2500 3900 2200 3900 1 0 0
{
T 2300 3950 5 8 1 1 0 0 1
pinnumber=11
T 2300 3850 5 8 0 1 0 2 1
pinseq=11
T 2150 3900 9 8 1 1 0 6 1
pinlabel=CLK0_PORT
T 2150 3900 5 8 0 1 0 8 1
pintype=in
T 2500 3900 5 10 0 0 0 0 1
netname=CLK0
}
