Active-HDL 12.0.118.7745 2023-12-03 21:02:29

Elaboration top modules:
Architecture                  behavior(tb)


----------------------------------------------------------------------------------------------------------------
Entity                 | Architecture | Library          | Info | Compiler Version        | Compilation Options
----------------------------------------------------------------------------------------------------------------
tb                     | behavior     | simple_processor |      | 12.0.118.7745 (Windows) | -O3
Processor              | Structural   | simple_processor |      | 12.0.118.7745 (Windows) | -O3
InstructionFetch       | Behavioral   | simple_processor |      | 12.0.118.7745 (Windows) | -O3
alu                    | structural   | simple_processor |      | 12.0.118.7745 (Windows) | -O3
InstructionMemory      | Behavioral   | simple_processor |      | 12.0.118.7745 (Windows) | -O3
sixteen_bit_adder      | structural   | simple_processor |      | 12.0.118.7745 (Windows) | -O3
sixteen_bit_subtractor | structural   | simple_processor |      | 12.0.118.7745 (Windows) | -O3
sixteen_bit_multiplier | Behavioral   | simple_processor |      | 12.0.118.7745 (Windows) | -O3
Full_Adder             | structural   | simple_processor |      | 12.0.118.7745 (Windows) | -O3
half_adder             | structural   | simple_processor |      | 12.0.118.7745 (Windows) | -O3
and_gate               | structural   | simple_processor |      | 12.0.118.7745 (Windows) | -O3
xor_gate               | structural   | simple_processor |      | 12.0.118.7745 (Windows) | -O3
----------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------
VHDL Package                          | Library          | Info | Compiler Version        | Compilation Options
----------------------------------------------------------------------------------------------------------------
standard                              | std              |      |                         | <unavailable>
TEXTIO                                | std              |      |                         | <unavailable>
std_logic_1164                        | ieee             |      |                         | <unavailable>
NUMERIC_STD                           | ieee             |      |                         | <unavailable>
----------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------
Library                               | Comment
----------------------------------------------------------------------------------------------------------------
ieee                                  | Standard IEEE packages library
simple_processor                      | None
std                                   | Standard VHDL library
----------------------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+tb tb behavior


The performance of simulation is reduced. Version EDU Edition
