#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Feb 10 12:57:14 2023
# Process ID: 2432
# Current directory: C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.runs/synth_1
# Command line: vivado.exe -log CPU_3380.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU_3380.tcl
# Log file: C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.runs/synth_1/CPU_3380.vds
# Journal file: C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CPU_3380.tcl -notrace
Command: synth_design -top CPU_3380 -part xc7a100tfgg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12028
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1016.930 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU_3380' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/CPU_3380.vhd:14]
INFO: [Synth 8-3491] module 'Control' declared at 'C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/Control.vhd:5' bound to instance 'CTRL' of component 'Control' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/CPU_3380.vhd:118]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/Control.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Control' (1#1) [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/Control.vhd:18]
INFO: [Synth 8-3491] module 'RegisterFile' declared at 'C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/Registers.vhd:5' bound to instance 'CPU_Registers_0' of component 'RegisterFile' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/CPU_3380.vhd:129]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/Registers.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (2#1) [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/Registers.vhd:22]
INFO: [Synth 8-3491] module 'SignExtend' declared at 'C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/SignExtend.vhd:5' bound to instance 'Sign_Ex' of component 'SignExtend' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/CPU_3380.vhd:142]
INFO: [Synth 8-638] synthesizing module 'SignExtend' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/SignExtend.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'SignExtend' (3#1) [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/SignExtend.vhd:12]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mux2_1' declared at 'C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/mux2_1.vhd:5' bound to instance 'CPU_reg_dest_mux' of component 'mux2_1' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/CPU_3380.vhd:147]
INFO: [Synth 8-638] synthesizing module 'mux2_1' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/mux2_1.vhd:14]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2_1' (4#1) [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/mux2_1.vhd:14]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mux2_1' declared at 'C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/mux2_1.vhd:5' bound to instance 'CPU_alu_src_mux' of component 'mux2_1' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/CPU_3380.vhd:156]
INFO: [Synth 8-638] synthesizing module 'mux2_1__parameterized1' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/mux2_1.vhd:14]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2_1__parameterized1' (4#1) [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/mux2_1.vhd:14]
INFO: [Synth 8-3491] module 'ALU_16Bit' declared at 'C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU_16Bit.vhd:5' bound to instance 'CPU_ALU_0' of component 'ALU_16Bit' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/CPU_3380.vhd:163]
INFO: [Synth 8-638] synthesizing module 'ALU_16Bit' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU_16Bit.vhd:16]
	Parameter Dwidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU.vhd:5' bound to instance 'alu00' of component 'ALU' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU_16Bit.vhd:35]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU.vhd:18]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/full_adder.vhd:5' bound to instance 'C1' of component 'full_adder' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU.vhd:111]
INFO: [Synth 8-638] synthesizing module 'full_adder' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/full_adder.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (5#1) [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/full_adder.vhd:15]
INFO: [Synth 8-3491] module 'and_gate' declared at 'C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/and_gate.vhd:5' bound to instance 'C2' of component 'and_gate' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU.vhd:119]
INFO: [Synth 8-638] synthesizing module 'and_gate' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/and_gate.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'and_gate' (6#1) [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/and_gate.vhd:13]
INFO: [Synth 8-3491] module 'or_gate' declared at 'C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/or_gate.vhd:5' bound to instance 'C3' of component 'or_gate' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU.vhd:125]
INFO: [Synth 8-638] synthesizing module 'or_gate' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/or_gate.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'or_gate' (7#1) [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/or_gate.vhd:13]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/full_adder.vhd:5' bound to instance 'C4' of component 'full_adder' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU.vhd:131]
INFO: [Synth 8-3491] module 'xor_gate' declared at 'C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/xor_gate.vhd:5' bound to instance 'C5' of component 'xor_gate' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU.vhd:139]
INFO: [Synth 8-638] synthesizing module 'xor_gate' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/xor_gate.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'xor_gate' (8#1) [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/xor_gate.vhd:13]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/full_adder.vhd:5' bound to instance 'C6' of component 'full_adder' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU.vhd:146]
INFO: [Synth 8-3491] module 'slt' declared at 'C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/slt.vhd:5' bound to instance 'C7' of component 'slt' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU.vhd:154]
INFO: [Synth 8-638] synthesizing module 'slt' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/slt.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'slt' (9#1) [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/slt.vhd:13]
INFO: [Synth 8-3491] module 'beq' declared at 'C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/beq.vhd:5' bound to instance 'C8' of component 'beq' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU.vhd:160]
INFO: [Synth 8-638] synthesizing module 'beq' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/beq.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'beq' (10#1) [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/beq.vhd:14]
INFO: [Synth 8-3491] module 'MUX31' declared at 'C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/MUX31.vhd:5' bound to instance 'C9' of component 'MUX31' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU.vhd:167]
INFO: [Synth 8-638] synthesizing module 'MUX31' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/MUX31.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'MUX31' (11#1) [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/MUX31.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'ALU' (12#1) [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU.vhd:18]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU.vhd:5' bound to instance 'alu01' of component 'ALU' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU_16Bit.vhd:45]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU.vhd:5' bound to instance 'alu02' of component 'ALU' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU_16Bit.vhd:55]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU.vhd:5' bound to instance 'alu03' of component 'ALU' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU_16Bit.vhd:65]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU.vhd:5' bound to instance 'alu04' of component 'ALU' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU_16Bit.vhd:76]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU.vhd:5' bound to instance 'alu05' of component 'ALU' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU_16Bit.vhd:86]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU.vhd:5' bound to instance 'alu06' of component 'ALU' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU_16Bit.vhd:96]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU.vhd:5' bound to instance 'alu07' of component 'ALU' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU_16Bit.vhd:106]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU.vhd:5' bound to instance 'alu08' of component 'ALU' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU_16Bit.vhd:118]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU.vhd:5' bound to instance 'alu09' of component 'ALU' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU_16Bit.vhd:128]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU.vhd:5' bound to instance 'alu10' of component 'ALU' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU_16Bit.vhd:138]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU.vhd:5' bound to instance 'alu11' of component 'ALU' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU_16Bit.vhd:148]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU.vhd:5' bound to instance 'alu12' of component 'ALU' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU_16Bit.vhd:159]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU.vhd:5' bound to instance 'alu13' of component 'ALU' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU_16Bit.vhd:169]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU.vhd:5' bound to instance 'alu14' of component 'ALU' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU_16Bit.vhd:179]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU.vhd:5' bound to instance 'alu15' of component 'ALU' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU_16Bit.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'ALU_16Bit' (13#1) [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/ALU_16Bit.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'CPU_3380' (14#1) [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/CPU_3380.vhd:14]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1016.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1016.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-2L
INFO: [Device 21-403] Loading part xc7a100tfgg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1016.930 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'Sout_reg' [C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.srcs/sources_1/imports/src/MUX31.vhd:19]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1016.930 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 144   
+---Registers : 
	               16 Bit    Registers := 14    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	  10 Input    2 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 14    
	   4 Input    1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1016.930 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1016.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1016.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1016.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1016.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1016.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1016.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1016.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1016.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1016.930 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1016.930 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1016.930 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1016.930 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1016.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1016.930 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Liam/Desktop/School/W21/ENGG 3380/Labs/lab3/L5_P2/L5_P2.runs/synth_1/CPU_3380.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_3380_utilization_synth.rpt -pb CPU_3380_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 10 12:57:40 2023...
