,,Fclkin,7.68,MHz,7680000,Hz
,,tCLKIN,0.130208333333333,uS,1.30208333333333E-07,S
,,,,,,
,,SPI speed,2500000,Hz,2.5,MHz
,,SCK period,0.0000004,S,0.4,uS
,,,,,,
,,Data rate,30000,Hz,0.03,MHz
,,tData,3.33333333333333E-05,S,33.3333333333333,uS
,,,,,,
symbol,description,Min,Max,unit,value (5uS delay),value (no delay)
t1,SCLK Period,0.520833333333333,,tclkin (uS),0.625,
,,,333.333333333333,tdata (uS),,
t2H,SCLK pulse width high,0.2,,uS,0.25,
,,,300,uS,,
t2L,SCLK pulse width low,0.2,,uS,,
t3,CS drop timing,0,,,0.525,
t4,,,,,,
t5,,,,,,
t6,Delay from DIN to DOUT SCLK,6.51041666666667,,uS,5.625,0.625
t7,,,,,,
t8,,,,,,
t9,Last SCLK fall ,0.78125,1.30208333333333,uS,,
t10,CS low after DOUT,1.04166666666667,,uS,10,
t11,Final SCLK before first SCLK of next,,,,,
,"For RREG,WREG,RDATA",0.520833333333333,,uS,14.75,
,"For RDATAC, SYNC",3.125,,uS,,
,,,,,,
t12,SCLK reset first high,39.0625,65.1041666666667,uS,,
t13,SCLK reset low,0.651041666666667,,uS,,
t14,SCLK reset second high,71.6145833333333,97.65625,uS,,
t15,SCLK reset thrid high,136.71875,162.760416666667,uS,,
,,,,,,
t16,"reset,sync,pdwn pulse width",0.520833333333333,,uS,,
t16b,sync/pswn rising edge to clkin rising edge,-0.025,0.025,uS,,
,,,,,,
t17,conversion data invaluid while updating,2.08333333333333,,uS,,
,,,,,,
t18,Settling times,data rate,time,,,
,,30000,0.21,ms,,
,,15000,0.25,ms,,
,,7500,0.31,ms,,
,,3750,0.44,ms,,
,,2000,0.68,ms,,
,,1000,1.18,ms,,
,,500,2.18,ms,,
,,100,10.18,ms,,
,,60,16.84,ms,,
,,50,20.18,ms,,
,,30,33.51,ms,,
,,25,40.18,ms,,
,,15,66.84,ms,,
,,10.00,100.18,ms,,
,,5.00,200.18,ms,,
,,2.5,400.18,ms,,
