============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Jul 12 2024  12:47:01 pm
  Module:                 single_port_ram
  Technology libraries:   tsl18fs120_scl_ss 1
                          tsl18cio150_max 1.0
  Operating conditions:   tsl18cio150_max (worst_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                               Leakage  
 Gate   Instances    Area    Power (nW)       Library      
-----------------------------------------------------------
pc3b01          8  10363.521   3323.021    tsl18cio150_max 
pc3c01          1   1295.440     61.979    tsl18cio150_max 
pc3d01          7   9068.080   2724.877    tsl18cio150_max 
-----------------------------------------------------------
total          16  20727.041   6109.876                    


                                            Leakage  Leakage 
     Type      Instances    Area   Area % Power (nW) Power % 
-------------------------------------------------------------
timing_model          16 20727.041  100.0   6109.876    93.7 
sequential           136     0.000    0.0    389.096     6.0 
logic                320     0.000    0.0     20.927     0.3 
physical_cells         0     0.000    0.0      0.000     0.0 
-------------------------------------------------------------
total                472 20727.041  100.0   6519.899   100.0 

