INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/asvam/vivado projects/dlatch/dlatch.srcs/sources_1/new/dlatch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dlatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/asvam/vivado projects/dlatch/dlatch.srcs/sim_1/new/dlatch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dlatch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/asvam/vivado projects/dlatch/dlatch.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
