[
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.863628",
        "publicationYear": "2000",
        "publicationDate": "Aug. 2000",
        "articleNumber": "863628",
        "articleTitle": "Design automation with the TSPC circuit technique: a high-performance wave digital filter",
        "volume": "8",
        "issue": "4",
        "startPage": "456",
        "endPage": "460",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087973608,
                "preferredName": "J. Pihl",
                "firstName": "J.",
                "lastName": "Pihl"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.831439",
        "publicationYear": "2000",
        "publicationDate": "April 2000",
        "articleNumber": "831439",
        "articleTitle": "Effects of inductance on the propagation delay and repeater insertion in VLSI circuits",
        "volume": "8",
        "issue": "2",
        "startPage": "195",
        "endPage": "206",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37271363500,
                "preferredName": "Y.I. Ismail",
                "firstName": "Y.I.",
                "lastName": "Ismail"
            },
            {
                "id": 37271493500,
                "preferredName": "E.G. Friedman",
                "firstName": "E.G.",
                "lastName": "Friedman"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.902258",
        "publicationYear": "2000",
        "publicationDate": "Dec. 2000",
        "articleNumber": "902258",
        "articleTitle": "The interpretation and application of Rent's rule",
        "volume": "8",
        "issue": "6",
        "startPage": "639",
        "endPage": "648",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37342964700,
                "preferredName": "P. Christie",
                "firstName": "P.",
                "lastName": "Christie"
            },
            {
                "id": 37347522100,
                "preferredName": "D. Stroobandt",
                "firstName": "D.",
                "lastName": "Stroobandt"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.902261",
        "publicationYear": "2000",
        "publicationDate": "Dec. 2000",
        "articleNumber": "902261",
        "articleTitle": "System-level performance evaluation of three-dimensional integrated circuits",
        "volume": "8",
        "issue": "6",
        "startPage": "671",
        "endPage": "678",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37288871500,
                "preferredName": "A. Rahman",
                "firstName": "A.",
                "lastName": "Rahman"
            },
            {
                "id": 38223843700,
                "preferredName": "R. Reif",
                "firstName": "R.",
                "lastName": "Reif"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.863629",
        "publicationYear": "2000",
        "publicationDate": "Aug. 2000",
        "articleNumber": "863629",
        "articleTitle": "Clocked CMOS adiabatic logic with integrated single-phase power-clock supply",
        "volume": "8",
        "issue": "4",
        "startPage": "460",
        "endPage": "463",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276047600,
                "preferredName": "D. Maksimovic",
                "firstName": "D.",
                "lastName": "Maksimovic"
            },
            {
                "id": 37266230900,
                "preferredName": "V.G. Oklobdzija",
                "firstName": "V.G.",
                "lastName": "Oklobdzija"
            },
            {
                "id": 37268296200,
                "preferredName": "B. Nikolic",
                "firstName": "B.",
                "lastName": "Nikolic"
            },
            {
                "id": 37351614800,
                "preferredName": "K.W. Current",
                "firstName": "K.W.",
                "lastName": "Current"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.845894",
        "publicationYear": "2000",
        "publicationDate": "June 2000",
        "articleNumber": "845894",
        "articleTitle": "Reducing power by optimizing the necessary precision/range of floating-point arithmetic",
        "volume": "8",
        "issue": "3",
        "startPage": "273",
        "endPage": "286",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088162263,
                "preferredName": "J.Y.F. Tong",
                "firstName": "J.Y.F.",
                "lastName": "Tong"
            },
            {
                "id": 37355771200,
                "preferredName": "D. Nagle",
                "firstName": "D.",
                "lastName": "Nagle"
            },
            {
                "id": 37282471300,
                "preferredName": "R.A. Rutenbar",
                "firstName": "R.A.",
                "lastName": "Rutenbar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.863617",
        "publicationYear": "2000",
        "publicationDate": "Aug. 2000",
        "articleNumber": "863617",
        "articleTitle": "Toward achieving energy efficiency in presence of deep submicron noise",
        "volume": "8",
        "issue": "4",
        "startPage": "379",
        "endPage": "391",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37342078200,
                "preferredName": "R. Hegde",
                "firstName": "R.",
                "lastName": "Hegde"
            },
            {
                "id": 37273973400,
                "preferredName": "N.R. Shanbhag",
                "firstName": "N.R.",
                "lastName": "Shanbhag"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.894161",
        "publicationYear": "2000",
        "publicationDate": "Oct. 2000",
        "articleNumber": "894161",
        "articleTitle": "Threshold logic circuit design of parallel adders using resonant tunneling devices",
        "volume": "8",
        "issue": "5",
        "startPage": "558",
        "endPage": "572",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37268143200,
                "preferredName": "C. Pacha",
                "firstName": "C.",
                "lastName": "Pacha"
            },
            {
                "id": 37298755300,
                "preferredName": "U. Auer",
                "firstName": "U.",
                "lastName": "Auer"
            },
            {
                "id": 37293956200,
                "preferredName": "C. Burwick",
                "firstName": "C.",
                "lastName": "Burwick"
            },
            {
                "id": 37330501600,
                "preferredName": "P. Glosekotter",
                "firstName": "P.",
                "lastName": "Glosekotter"
            },
            {
                "id": 37319236300,
                "preferredName": "A. Brennemann",
                "firstName": "A.",
                "lastName": "Brennemann"
            },
            {
                "id": 37266351200,
                "preferredName": "W. Prost",
                "firstName": "W.",
                "lastName": "Prost"
            },
            {
                "id": 37266355400,
                "preferredName": "F.-J. Tegude",
                "firstName": "F.-J.",
                "lastName": "Tegude"
            },
            {
                "id": 37325335300,
                "preferredName": "K.F. Goser",
                "firstName": "K.F.",
                "lastName": "Goser"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.894152",
        "publicationYear": "2000",
        "publicationDate": "Oct. 2000",
        "articleNumber": "894152",
        "articleTitle": "Scheduling with bus access optimization for distributed embedded systems",
        "volume": "8",
        "issue": "5",
        "startPage": "472",
        "endPage": "491",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37278884400,
                "preferredName": "P. Eles",
                "firstName": "P.",
                "lastName": "Eles"
            },
            {
                "id": 37272661500,
                "preferredName": "A. Doboli",
                "firstName": "A.",
                "lastName": "Doboli"
            },
            {
                "id": 37278880300,
                "preferredName": "P. Pop",
                "firstName": "P.",
                "lastName": "Pop"
            },
            {
                "id": 37278887200,
                "preferredName": "Z. Peng",
                "firstName": "Z.",
                "lastName": "Peng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.863621",
        "publicationYear": "2000",
        "publicationDate": "Aug. 2000",
        "articleNumber": "863621",
        "articleTitle": "Number-splitting with shift-and-add decomposition for power and hardware optimization in linear DSP synthesis",
        "volume": "8",
        "issue": "4",
        "startPage": "419",
        "endPage": "424",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086428239,
                "preferredName": "H.T. Nguyen",
                "firstName": "H.T.",
                "lastName": "Nguyen"
            },
            {
                "id": 37086979376,
                "preferredName": "A. Chattejee",
                "firstName": "A.",
                "lastName": "Chattejee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.820765",
        "publicationYear": "2000",
        "publicationDate": "Feb. 2000",
        "articleNumber": "820765",
        "articleTitle": "High-performance energy-efficient D-flip-flop circuits",
        "volume": "8",
        "issue": "1",
        "startPage": "94",
        "endPage": "98",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087158490,
                "preferredName": "Uming Ko",
                "firstName": null,
                "lastName": "Uming Ko"
            },
            {
                "id": 37275564800,
                "preferredName": "P.T. Balsara",
                "firstName": "P.T.",
                "lastName": "Balsara"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.845891",
        "publicationYear": "2000",
        "publicationDate": "June 2000",
        "articleNumber": "845891",
        "articleTitle": "A minimum total power methodology for projecting limits on CMOS GSI",
        "volume": "8",
        "issue": "3",
        "startPage": "235",
        "endPage": "251",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37325854100,
                "preferredName": "A.J. Bhavnagarwala",
                "firstName": "A.J.",
                "lastName": "Bhavnagarwala"
            },
            {
                "id": 37266502200,
                "preferredName": "B.L. Austin",
                "firstName": "B.L.",
                "lastName": "Austin"
            },
            {
                "id": 37268211100,
                "preferredName": "K.A. Bowman",
                "firstName": "K.A.",
                "lastName": "Bowman"
            },
            {
                "id": 37274738500,
                "preferredName": "J.D. Meindl",
                "firstName": "J.D.",
                "lastName": "Meindl"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.902270",
        "publicationYear": "2000",
        "publicationDate": "Dec. 2000",
        "articleNumber": "902270",
        "articleTitle": "GABIND: a GA approach to allocation and binding for the high-level synthesis of data paths",
        "volume": "8",
        "issue": "6",
        "startPage": "747",
        "endPage": "750",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37298370300,
                "preferredName": "C. Mandal",
                "firstName": "C.",
                "lastName": "Mandal"
            },
            {
                "id": 37296150200,
                "preferredName": "P.P. Chakrabarti",
                "firstName": "P.P.",
                "lastName": "Chakrabarti"
            },
            {
                "id": 37269313500,
                "preferredName": "S. Ghose",
                "firstName": "S.",
                "lastName": "Ghose"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.894166",
        "publicationYear": "2000",
        "publicationDate": "Oct. 2000",
        "articleNumber": "894166",
        "articleTitle": "Line coverage of path delay faults",
        "volume": "8",
        "issue": "5",
        "startPage": "610",
        "endPage": "614",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37348213300,
                "preferredName": "A.K. Majhi",
                "firstName": "A.K.",
                "lastName": "Majhi"
            },
            {
                "id": 37086982918,
                "preferredName": "V.D. Agrawak",
                "firstName": "V.D.",
                "lastName": "Agrawak"
            },
            {
                "id": 37348096800,
                "preferredName": "J. Jacob",
                "firstName": "J.",
                "lastName": "Jacob"
            },
            {
                "id": 37268541000,
                "preferredName": "L.M. Patnaik",
                "firstName": "L.M.",
                "lastName": "Patnaik"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.820766",
        "publicationYear": "2000",
        "publicationDate": "Feb. 2000",
        "articleNumber": "820766",
        "articleTitle": "Design of VHDL-based totally self-checking finite-state machine and data-path descriptions",
        "volume": "8",
        "issue": "1",
        "startPage": "98",
        "endPage": "103",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273944700,
                "preferredName": "C. Bolchini",
                "firstName": "C.",
                "lastName": "Bolchini"
            },
            {
                "id": 37444913500,
                "preferredName": "R. Montandon",
                "firstName": "R.",
                "lastName": "Montandon"
            },
            {
                "id": 37273949700,
                "preferredName": "F. Salice",
                "firstName": "F.",
                "lastName": "Salice"
            },
            {
                "id": 37273958200,
                "preferredName": "D. Sciuto",
                "firstName": "D.",
                "lastName": "Sciuto"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.894168",
        "publicationYear": "2000",
        "publicationDate": "Oct. 2000",
        "articleNumber": "894168",
        "articleTitle": "Analysis of power dissipation in double edge-triggered flip-flops",
        "volume": "8",
        "issue": "5",
        "startPage": "624",
        "endPage": "629",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37268576500,
                "preferredName": "A.G.M. Strollo",
                "firstName": "A.G.M.",
                "lastName": "Strollo"
            },
            {
                "id": 37268558100,
                "preferredName": "E. Napoli",
                "firstName": "E.",
                "lastName": "Napoli"
            },
            {
                "id": 37370958200,
                "preferredName": "C. Cimino",
                "firstName": "C.",
                "lastName": "Cimino"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.820767",
        "publicationYear": "2000",
        "publicationDate": "Feb. 2000",
        "articleNumber": "820767",
        "articleTitle": "Two systolic architectures for modular multiplication",
        "volume": "8",
        "issue": "1",
        "startPage": "103",
        "endPage": "107",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087382802,
                "preferredName": "Wei-Chang Tsai",
                "firstName": null,
                "lastName": "Wei-Chang Tsai"
            },
            {
                "id": 37620765900,
                "preferredName": "C.B. Shung",
                "firstName": "C.B.",
                "lastName": "Shung"
            },
            {
                "id": 37087285896,
                "preferredName": "Sheng-Jyh Wang",
                "firstName": null,
                "lastName": "Sheng-Jyh Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.902260",
        "publicationYear": "2000",
        "publicationDate": "Dec. 2000",
        "articleNumber": "902260",
        "articleTitle": "Heterogeneous architecture models for interconnect-motivated system design",
        "volume": "8",
        "issue": "6",
        "startPage": "660",
        "endPage": "670",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087560836,
                "preferredName": "Sek Meng Chai",
                "firstName": null,
                "lastName": "Sek Meng Chai"
            },
            {
                "id": 37370609500,
                "preferredName": "T.M. Taha",
                "firstName": "T.M.",
                "lastName": "Taha"
            },
            {
                "id": 37352141000,
                "preferredName": "D.S. Wills",
                "firstName": "D.S.",
                "lastName": "Wills"
            },
            {
                "id": 37274738500,
                "preferredName": "J.D. Meindl",
                "firstName": "J.D.",
                "lastName": "Meindl"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.902266",
        "publicationYear": "2000",
        "publicationDate": "Dec. 2000",
        "articleNumber": "902266",
        "articleTitle": "Intrinsic leakage in deep submicron CMOS ICs-measurement-based test solutions",
        "volume": "8",
        "issue": "6",
        "startPage": "717",
        "endPage": "723",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37284125600,
                "preferredName": "A. Keshavarzi",
                "firstName": "A.",
                "lastName": "Keshavarzi"
            },
            {
                "id": 37274519700,
                "preferredName": "K. Roy",
                "firstName": "K.",
                "lastName": "Roy"
            },
            {
                "id": 37284129500,
                "preferredName": "C.F. Hawkins",
                "firstName": "C.F.",
                "lastName": "Hawkins"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.831441",
        "publicationYear": "2000",
        "publicationDate": "April 2000",
        "articleNumber": "831441",
        "articleTitle": "Synchronous and asynchronous A-D conversion",
        "volume": "8",
        "issue": "2",
        "startPage": "217",
        "endPage": "220",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37299945100,
                "preferredName": "D. Kinniment",
                "firstName": "D.",
                "lastName": "Kinniment"
            },
            {
                "id": 37281350900,
                "preferredName": "A. Yakovlev",
                "firstName": "A.",
                "lastName": "Yakovlev"
            },
            {
                "id": 37087330551,
                "preferredName": "B. Gao",
                "firstName": "B.",
                "lastName": "Gao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.863622",
        "publicationYear": "2000",
        "publicationDate": "Aug. 2000",
        "articleNumber": "863622",
        "articleTitle": "Clock-delayed domino for dynamic circuit design",
        "volume": "8",
        "issue": "4",
        "startPage": "425",
        "endPage": "430",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087432790,
                "preferredName": "Gin Yee",
                "firstName": null,
                "lastName": "Gin Yee"
            },
            {
                "id": 37268611900,
                "preferredName": "C. Sechen",
                "firstName": "C.",
                "lastName": "Sechen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.902267",
        "publicationYear": "2000",
        "publicationDate": "Dec. 2000",
        "articleNumber": "902267",
        "articleTitle": "Highly regular, modular, and cascadable design of cellular automata-based pattern classifier",
        "volume": "8",
        "issue": "6",
        "startPage": "724",
        "endPage": "735",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37277128800,
                "preferredName": "S. Chattopadhyay",
                "firstName": "S.",
                "lastName": "Chattopadhyay"
            },
            {
                "id": 37089132990,
                "preferredName": "S. Adhikari",
                "firstName": "S.",
                "lastName": "Adhikari"
            },
            {
                "id": 37272663500,
                "preferredName": "S. Sengupta",
                "firstName": "S.",
                "lastName": "Sengupta"
            },
            {
                "id": 37087298676,
                "preferredName": "M. Pal",
                "firstName": "M.",
                "lastName": "Pal"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.894170",
        "publicationYear": "2000",
        "publicationDate": "Oct. 2000",
        "articleNumber": "894170",
        "articleTitle": "Deterministic built-in test pattern generation for high-performance circuits using twisted-ring counters",
        "volume": "8",
        "issue": "5",
        "startPage": "633",
        "endPage": "636",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273459000,
                "preferredName": "K. Chakrabarty",
                "firstName": "K.",
                "lastName": "Chakrabarty"
            },
            {
                "id": 37325925300,
                "preferredName": "B.T. Murray",
                "firstName": "B.T.",
                "lastName": "Murray"
            },
            {
                "id": 37288411600,
                "preferredName": "V. Iyengar",
                "firstName": "V.",
                "lastName": "Iyengar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.831432",
        "publicationYear": "2000",
        "publicationDate": "April 2000",
        "articleNumber": "831432",
        "articleTitle": "Design of self-checking fully differential circuits and boards",
        "volume": "8",
        "issue": "2",
        "startPage": "113",
        "endPage": "128",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37265068800,
                "preferredName": "M. Lubaszewski",
                "firstName": "M.",
                "lastName": "Lubaszewski"
            },
            {
                "id": 37273490100,
                "preferredName": "S. Mir",
                "firstName": "S.",
                "lastName": "Mir"
            },
            {
                "id": 37379150300,
                "preferredName": "V. Kolarik",
                "firstName": "V.",
                "lastName": "Kolarik"
            },
            {
                "id": 37447214100,
                "preferredName": "C. Nielsen",
                "firstName": "C.",
                "lastName": "Nielsen"
            },
            {
                "id": 37265227700,
                "preferredName": "B. Courtois",
                "firstName": "B.",
                "lastName": "Courtois"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.845900",
        "publicationYear": "2000",
        "publicationDate": "June 2000",
        "articleNumber": "845900",
        "articleTitle": "Low-power design of decimation filters for a digital IF receiver",
        "volume": "8",
        "issue": "3",
        "startPage": "339",
        "endPage": "345",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37434935200,
                "preferredName": "B.A. White",
                "firstName": "B.A.",
                "lastName": "White"
            },
            {
                "id": 37276008000,
                "preferredName": "M.I. Elmasry",
                "firstName": "M.I.",
                "lastName": "Elmasry"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.894155",
        "publicationYear": "2000",
        "publicationDate": "Oct. 2000",
        "articleNumber": "894155",
        "articleTitle": "Exact memory size estimation for array computations",
        "volume": "8",
        "issue": "5",
        "startPage": "517",
        "endPage": "521",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087150947,
                "preferredName": "Ying Zhao",
                "firstName": null,
                "lastName": "Ying Zhao"
            },
            {
                "id": 37267339800,
                "preferredName": "S. Malik",
                "firstName": "S.",
                "lastName": "Malik"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.863627",
        "publicationYear": "2000",
        "publicationDate": "Aug. 2000",
        "articleNumber": "863627",
        "articleTitle": "Evolutionary algorithms for the synthesis of embedded software",
        "volume": "8",
        "issue": "4",
        "startPage": "452",
        "endPage": "455",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276597600,
                "preferredName": "E. Zitzler",
                "firstName": "E.",
                "lastName": "Zitzler"
            },
            {
                "id": 37276355800,
                "preferredName": "J. Teich",
                "firstName": "J.",
                "lastName": "Teich"
            },
            {
                "id": 37086976764,
                "preferredName": "S.S. Bhattclcharyya",
                "firstName": "S.S.",
                "lastName": "Bhattclcharyya"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.902263",
        "publicationYear": "2000",
        "publicationDate": "Dec. 2000",
        "articleNumber": "902263",
        "articleTitle": "A compact physical via blockage model",
        "volume": "8",
        "issue": "6",
        "startPage": "689",
        "endPage": "692",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087260379,
                "preferredName": "Qiang Chen",
                "firstName": null,
                "lastName": "Qiang Chen"
            },
            {
                "id": 37276332000,
                "preferredName": "J.A. Davis",
                "firstName": "J.A.",
                "lastName": "Davis"
            },
            {
                "id": 38273542700,
                "preferredName": "P. Zarkesh-Ha",
                "firstName": "P.",
                "lastName": "Zarkesh-Ha"
            },
            {
                "id": 37274738500,
                "preferredName": "J.D. Meindl",
                "firstName": "J.D.",
                "lastName": "Meindl"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.831436",
        "publicationYear": "2000",
        "publicationDate": "April 2000",
        "articleNumber": "831436",
        "articleTitle": "Hardware/software codesign of finite field datapath for low-energy Reed-Solomon codecs",
        "volume": "8",
        "issue": "2",
        "startPage": "160",
        "endPage": "172",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37332178200,
                "preferredName": "L. Song",
                "firstName": "L.",
                "lastName": "Song"
            },
            {
                "id": 37274270400,
                "preferredName": "K.K. Parhi",
                "firstName": "K.K.",
                "lastName": "Parhi"
            },
            {
                "id": 37271876700,
                "preferredName": "I. Kuroda",
                "firstName": "I.",
                "lastName": "Kuroda"
            },
            {
                "id": 37340706300,
                "preferredName": "T. Nishitani",
                "firstName": "T.",
                "lastName": "Nishitani"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.894157",
        "publicationYear": "2000",
        "publicationDate": "Oct. 2000",
        "articleNumber": "894157",
        "articleTitle": "A compositional model for the functional verification of high-level synthesis results",
        "volume": "8",
        "issue": "5",
        "startPage": "526",
        "endPage": "530",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37265036800,
                "preferredName": "D. Borrione",
                "firstName": "D.",
                "lastName": "Borrione"
            },
            {
                "id": 37371590800,
                "preferredName": "J. Dushina",
                "firstName": "J.",
                "lastName": "Dushina"
            },
            {
                "id": 37320426300,
                "preferredName": "L. Pierre",
                "firstName": "L.",
                "lastName": "Pierre"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.894156",
        "publicationYear": "2000",
        "publicationDate": "Oct. 2000",
        "articleNumber": "894156",
        "articleTitle": "Memory efficient software synthesis with mixed coding style from dataflow graphs",
        "volume": "8",
        "issue": "5",
        "startPage": "522",
        "endPage": "526",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087154231,
                "preferredName": "Wonyong Sung",
                "firstName": null,
                "lastName": "Wonyong Sung"
            },
            {
                "id": 37087154803,
                "preferredName": "Soonhoi Ha",
                "firstName": null,
                "lastName": "Soonhoi Ha"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.894158",
        "publicationYear": "2000",
        "publicationDate": "Oct. 2000",
        "articleNumber": "894158",
        "articleTitle": "Expression-tree-based algorithms for code compression on embedded RISC architectures",
        "volume": "8",
        "issue": "5",
        "startPage": "530",
        "endPage": "533",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37275641100,
                "preferredName": "G. Araujo",
                "firstName": "G.",
                "lastName": "Araujo"
            },
            {
                "id": 37266657200,
                "preferredName": "P. Centoducatte",
                "firstName": "P.",
                "lastName": "Centoducatte"
            },
            {
                "id": 37275632200,
                "preferredName": "R. Azevedo",
                "firstName": "R.",
                "lastName": "Azevedo"
            },
            {
                "id": 37374966500,
                "preferredName": "R. Pannain",
                "firstName": "R.",
                "lastName": "Pannain"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.902271",
        "publicationYear": "2000",
        "publicationDate": "Dec. 2000",
        "articleNumber": "902271",
        "articleTitle": "Partitioning algorithm to enhance pseudoexhaustive testing of digital VLSI circuits",
        "volume": "8",
        "issue": "6",
        "startPage": "750",
        "endPage": "754",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273377200,
                "preferredName": "B. Shaer",
                "firstName": "B.",
                "lastName": "Shaer"
            },
            {
                "id": 37341306900,
                "preferredName": "D. Landis",
                "firstName": "D.",
                "lastName": "Landis"
            },
            {
                "id": 37087803579,
                "preferredName": "A. Al-Arian",
                "firstName": "A.",
                "lastName": "Al-Arian"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.894165",
        "publicationYear": "2000",
        "publicationDate": "Oct. 2000",
        "articleNumber": "894165",
        "articleTitle": "On the measurement of crosstalk in integrated circuits",
        "volume": "8",
        "issue": "5",
        "startPage": "606",
        "endPage": "609",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38267860900,
                "preferredName": "F. Caignet",
                "firstName": "F.",
                "lastName": "Caignet"
            },
            {
                "id": 38016493200,
                "preferredName": "S.D.-B. Dhia",
                "firstName": "S.D.-B.",
                "lastName": "Dhia"
            },
            {
                "id": 37332187100,
                "preferredName": "E. Sicard",
                "firstName": "E.",
                "lastName": "Sicard"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.845903",
        "publicationYear": "2000",
        "publicationDate": "June 2000",
        "articleNumber": "845903",
        "articleTitle": "A self-timed real-time sorting network",
        "volume": "8",
        "issue": "3",
        "startPage": "356",
        "endPage": "363",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37279387800,
                "preferredName": "K.Y. Yun",
                "firstName": "K.Y.",
                "lastName": "Yun"
            },
            {
                "id": 37279381900,
                "preferredName": "K.W. James",
                "firstName": "K.W.",
                "lastName": "James"
            },
            {
                "id": 38274414400,
                "preferredName": "R.H. Fairlie-Cuninghame",
                "firstName": "R.H.",
                "lastName": "Fairlie-Cuninghame"
            },
            {
                "id": 37085394558,
                "preferredName": "S. Chakraborty",
                "firstName": "S.",
                "lastName": "Chakraborty"
            },
            {
                "id": 37279395500,
                "preferredName": "R.L. Cruz",
                "firstName": "R.L.",
                "lastName": "Cruz"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.831443",
        "publicationYear": "2000",
        "publicationDate": "April 2000",
        "articleNumber": "831443",
        "articleTitle": "Path delay fault simulation of sequential circuits",
        "volume": "8",
        "issue": "2",
        "startPage": "223",
        "endPage": "228",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37298693600,
                "preferredName": "T.J. Chakraborty",
                "firstName": "T.J.",
                "lastName": "Chakraborty"
            },
            {
                "id": 37285278500,
                "preferredName": "V.D. Agrawal",
                "firstName": "V.D.",
                "lastName": "Agrawal"
            },
            {
                "id": 37330540600,
                "preferredName": "M.L. Bushnell",
                "firstName": "M.L.",
                "lastName": "Bushnell"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.894167",
        "publicationYear": "2000",
        "publicationDate": "Oct. 2000",
        "articleNumber": "894167",
        "articleTitle": "Area-time-power tradeoff in cellular arrays VLSI implementations",
        "volume": "8",
        "issue": "5",
        "startPage": "614",
        "endPage": "624",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37283399400,
                "preferredName": "P. Corsonello",
                "firstName": "P.",
                "lastName": "Corsonello"
            },
            {
                "id": 37283398500,
                "preferredName": "S. Perri",
                "firstName": "S.",
                "lastName": "Perri"
            },
            {
                "id": 37086985088,
                "preferredName": "G. Cororullo",
                "firstName": "G.",
                "lastName": "Cororullo"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.845899",
        "publicationYear": "2000",
        "publicationDate": "June 2000",
        "articleNumber": "845899",
        "articleTitle": "Theoretical bounds for switching activity analysis in finite-state machines",
        "volume": "8",
        "issue": "3",
        "startPage": "335",
        "endPage": "339",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273684500,
                "preferredName": "D. Marculescu",
                "firstName": "D.",
                "lastName": "Marculescu"
            },
            {
                "id": 37273691800,
                "preferredName": "R. Marculescu",
                "firstName": "R.",
                "lastName": "Marculescu"
            },
            {
                "id": 37278158100,
                "preferredName": "M. Pedram",
                "firstName": "M.",
                "lastName": "Pedram"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.863623",
        "publicationYear": "2000",
        "publicationDate": "Aug. 2000",
        "articleNumber": "863623",
        "articleTitle": "Stability-based algorithms for high-level synthesis of digital ASICs",
        "volume": "8",
        "issue": "4",
        "startPage": "431",
        "endPage": "435",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273839500,
                "preferredName": "M. Nourani",
                "firstName": "M.",
                "lastName": "Nourani"
            },
            {
                "id": 37265464000,
                "preferredName": "C. Papachristou",
                "firstName": "C.",
                "lastName": "Papachristou"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.863626",
        "publicationYear": "2000",
        "publicationDate": "Aug. 2000",
        "articleNumber": "863626",
        "articleTitle": "On-line test for fault-secure fault identification",
        "volume": "8",
        "issue": "4",
        "startPage": "446",
        "endPage": "452",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38237128300,
                "preferredName": "S.N. Hamilton",
                "firstName": "S.N.",
                "lastName": "Hamilton"
            },
            {
                "id": 37278223400,
                "preferredName": "A. Orailoglu",
                "firstName": "A.",
                "lastName": "Orailoglu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.831442",
        "publicationYear": "2000",
        "publicationDate": "April 2000",
        "articleNumber": "831442",
        "articleTitle": "On the design of fast, easily testable ALU's",
        "volume": "8",
        "issue": "2",
        "startPage": "220",
        "endPage": "223",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273394500,
                "preferredName": "R.D. Blanton",
                "firstName": "R.D.",
                "lastName": "Blanton"
            },
            {
                "id": 37275743400,
                "preferredName": "J.P. Hayes",
                "firstName": "J.P.",
                "lastName": "Hayes"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.863625",
        "publicationYear": "2000",
        "publicationDate": "Aug. 2000",
        "articleNumber": "863625",
        "articleTitle": "An FIR processor with programmable dynamic data ranges",
        "volume": "8",
        "issue": "4",
        "startPage": "440",
        "endPage": "446",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37271445000,
                "preferredName": "O.T.-C. Chen",
                "firstName": "O.T.-C.",
                "lastName": "Chen"
            },
            {
                "id": 37087208153,
                "preferredName": "Wei-Lung Liu",
                "firstName": null,
                "lastName": "Wei-Lung Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.902262",
        "publicationYear": "2000",
        "publicationDate": "Dec. 2000",
        "articleNumber": "902262",
        "articleTitle": "Rent exponent prediction methods",
        "volume": "8",
        "issue": "6",
        "startPage": "679",
        "endPage": "688",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37342964700,
                "preferredName": "P. Christie",
                "firstName": "P.",
                "lastName": "Christie"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.894169",
        "publicationYear": "2000",
        "publicationDate": "Oct. 2000",
        "articleNumber": "894169",
        "articleTitle": "Cell-based layout techniques supporting gate-level voltage scaling for low power",
        "volume": "8",
        "issue": "5",
        "startPage": "629",
        "endPage": "633",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087181629,
                "preferredName": "Chingwei Yeh",
                "firstName": null,
                "lastName": "Chingwei Yeh"
            },
            {
                "id": 37087640714,
                "preferredName": "Yin-Shui Kang",
                "firstName": null,
                "lastName": "Yin-Shui Kang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.902269",
        "publicationYear": "2000",
        "publicationDate": "Dec. 2000",
        "articleNumber": "902269",
        "articleTitle": "Design of a configurable accelerator for moment computation",
        "volume": "8",
        "issue": "6",
        "startPage": "741",
        "endPage": "746",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37359042000,
                "preferredName": "D.L. Hung",
                "firstName": "D.L.",
                "lastName": "Hung"
            },
            {
                "id": 37350853400,
                "preferredName": "H.D. Cheng",
                "firstName": "H.D.",
                "lastName": "Cheng"
            },
            {
                "id": 37372608000,
                "preferredName": "S. Sengkhamyong",
                "firstName": "S.",
                "lastName": "Sengkhamyong"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.845901",
        "publicationYear": "2000",
        "publicationDate": "June 2000",
        "articleNumber": "845901",
        "articleTitle": "Resource requirements and layouts for field programmable interconnection chips",
        "volume": "8",
        "issue": "3",
        "startPage": "346",
        "endPage": "355",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37331957500,
                "preferredName": "D. Bhatia",
                "firstName": "D.",
                "lastName": "Bhatia"
            },
            {
                "id": 37377024200,
                "preferredName": "J. Haralambides",
                "firstName": "J.",
                "lastName": "Haralambides"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.863620",
        "publicationYear": "2000",
        "publicationDate": "Aug. 2000",
        "articleNumber": "863620",
        "articleTitle": "Enabling testability of fault-tolerant circuits by means of I/sub DDQ/-checkable voters",
        "volume": "8",
        "issue": "4",
        "startPage": "415",
        "endPage": "419",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37274096900,
                "preferredName": "A. Bogliolo",
                "firstName": "A.",
                "lastName": "Bogliolo"
            },
            {
                "id": 37273990600,
                "preferredName": "M. Favalli",
                "firstName": "M.",
                "lastName": "Favalli"
            },
            {
                "id": 37346812600,
                "preferredName": "M. Damiani",
                "firstName": "M.",
                "lastName": "Damiani"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.845896",
        "publicationYear": "2000",
        "publicationDate": "June 2000",
        "articleNumber": "845896",
        "articleTitle": "A survey of design techniques for system-level dynamic power management",
        "volume": "8",
        "issue": "3",
        "startPage": "299",
        "endPage": "316",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37274443600,
                "preferredName": "L. Benini",
                "firstName": "L.",
                "lastName": "Benini"
            },
            {
                "id": 37274096900,
                "preferredName": "A. Bogliolo",
                "firstName": "A.",
                "lastName": "Bogliolo"
            },
            {
                "id": 37274174300,
                "preferredName": "G. De Micheli",
                "firstName": "G.",
                "lastName": "De Micheli"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.845893",
        "publicationYear": "2000",
        "publicationDate": "June 2000",
        "articleNumber": "845893",
        "articleTitle": "Low-swing on-chip signaling techniques: effectiveness and robustness",
        "volume": "8",
        "issue": "3",
        "startPage": "264",
        "endPage": "272",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089058016,
                "preferredName": "H. Zhang",
                "firstName": "H.",
                "lastName": "Zhang"
            },
            {
                "id": 37368602200,
                "preferredName": "V. George",
                "firstName": "V.",
                "lastName": "George"
            },
            {
                "id": 37276611300,
                "preferredName": "J.M. Rabaey",
                "firstName": "J.M.",
                "lastName": "Rabaey"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.845892",
        "publicationYear": "2000",
        "publicationDate": "June 2000",
        "articleNumber": "845892",
        "articleTitle": "High-efficiency multiple-output DC-DC conversion for low-voltage systems",
        "volume": "8",
        "issue": "3",
        "startPage": "252",
        "endPage": "263",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37370278900,
                "preferredName": "A.P. Dancy",
                "firstName": "A.P.",
                "lastName": "Dancy"
            },
            {
                "id": 37294466400,
                "preferredName": "R. Amirtharajah",
                "firstName": "R.",
                "lastName": "Amirtharajah"
            },
            {
                "id": 37269179400,
                "preferredName": "A.P. Chandrakasan",
                "firstName": "A.P.",
                "lastName": "Chandrakasan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.820758",
        "publicationYear": "2000",
        "publicationDate": "Feb. 2000",
        "articleNumber": "820758",
        "articleTitle": "Power modeling for high-level power estimation",
        "volume": "8",
        "issue": "1",
        "startPage": "18",
        "endPage": "29",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37366497500,
                "preferredName": "S. Gupta",
                "firstName": "S.",
                "lastName": "Gupta"
            },
            {
                "id": 37276317600,
                "preferredName": "F.N. Najm",
                "firstName": "F.N.",
                "lastName": "Najm"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.845897",
        "publicationYear": "2000",
        "publicationDate": "June 2000",
        "articleNumber": "845897",
        "articleTitle": "Architectural and compiler techniques for energy reduction in high-performance microprocessors",
        "volume": "8",
        "issue": "3",
        "startPage": "317",
        "endPage": "326",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37300346500,
                "preferredName": "N. Bellas",
                "firstName": "N.",
                "lastName": "Bellas"
            },
            {
                "id": 37276038600,
                "preferredName": "I.N. Hajj",
                "firstName": "I.N.",
                "lastName": "Hajj"
            },
            {
                "id": 37267005300,
                "preferredName": "C.D. Polychronopoulos",
                "firstName": "C.D.",
                "lastName": "Polychronopoulos"
            },
            {
                "id": 37089937537,
                "preferredName": "G. Stamoulis",
                "firstName": "G.",
                "lastName": "Stamoulis"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.820764",
        "publicationYear": "2000",
        "publicationDate": "Feb. 2000",
        "articleNumber": "820764",
        "articleTitle": "Speed and area tradeoffs in cluster-based FPGA architectures",
        "volume": "8",
        "issue": "1",
        "startPage": "84",
        "endPage": "93",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087771067,
                "preferredName": "A. Marquardt",
                "firstName": "A.",
                "lastName": "Marquardt"
            },
            {
                "id": 37283817300,
                "preferredName": "V. Betz",
                "firstName": "V.",
                "lastName": "Betz"
            },
            {
                "id": 37277511800,
                "preferredName": "J. Rose",
                "firstName": "J.",
                "lastName": "Rose"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.831434",
        "publicationYear": "2000",
        "publicationDate": "April 2000",
        "articleNumber": "831434",
        "articleTitle": "High-performance carry chains for FPGA's",
        "volume": "8",
        "issue": "2",
        "startPage": "138",
        "endPage": "147",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37265522000,
                "preferredName": "S. Hauck",
                "firstName": "S.",
                "lastName": "Hauck"
            },
            {
                "id": 37442343700,
                "preferredName": "M.M. Hosler",
                "firstName": "M.M.",
                "lastName": "Hosler"
            },
            {
                "id": 37434304800,
                "preferredName": "T.W. Fry",
                "firstName": "T.W.",
                "lastName": "Fry"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.902259",
        "publicationYear": "2000",
        "publicationDate": "Dec. 2000",
        "articleNumber": "902259",
        "articleTitle": "Prediction of net-length distribution for global interconnects in a heterogeneous system-on-a-chip",
        "volume": "8",
        "issue": "6",
        "startPage": "649",
        "endPage": "659",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38273542700,
                "preferredName": "P. Zarkesh-Ha",
                "firstName": "P.",
                "lastName": "Zarkesh-Ha"
            },
            {
                "id": 37276332000,
                "preferredName": "J.A. Davis",
                "firstName": "J.A.",
                "lastName": "Davis"
            },
            {
                "id": 37274738500,
                "preferredName": "J.D. Meindl",
                "firstName": "J.D.",
                "lastName": "Meindl"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.820761",
        "publicationYear": "2000",
        "publicationDate": "Feb. 2000",
        "articleNumber": "820761",
        "articleTitle": "An adaptive fuzzy logic controller: its VLSI architecture and applications",
        "volume": "8",
        "issue": "1",
        "startPage": "52",
        "endPage": "60",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087179403,
                "preferredName": "Jer Min Jou",
                "firstName": null,
                "lastName": "Jer Min Jou"
            },
            {
                "id": 37087172782,
                "preferredName": "Pei-Yin Chen",
                "firstName": null,
                "lastName": "Pei-Yin Chen"
            },
            {
                "id": 37087767754,
                "preferredName": "Sheng-Fu Yang",
                "firstName": null,
                "lastName": "Sheng-Fu Yang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.845895",
        "publicationYear": "2000",
        "publicationDate": "June 2000",
        "articleNumber": "845895",
        "articleTitle": "Glitch power minimization by selective gate freezing",
        "volume": "8",
        "issue": "3",
        "startPage": "287",
        "endPage": "298",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37274443600,
                "preferredName": "L. Benini",
                "firstName": "L.",
                "lastName": "Benini"
            },
            {
                "id": 37274174300,
                "preferredName": "G. De Micheli",
                "firstName": "G.",
                "lastName": "De Micheli"
            },
            {
                "id": 37267160500,
                "preferredName": "A. Macii",
                "firstName": "A.",
                "lastName": "Macii"
            },
            {
                "id": 37267985100,
                "preferredName": "E. Macii",
                "firstName": "E.",
                "lastName": "Macii"
            },
            {
                "id": 37274445600,
                "preferredName": "M. Poncino",
                "firstName": "M.",
                "lastName": "Poncino"
            },
            {
                "id": 37370009600,
                "preferredName": "R. Scarsi",
                "firstName": "R.",
                "lastName": "Scarsi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.820756",
        "publicationYear": "2000",
        "publicationDate": "Feb. 2000",
        "articleNumber": "820756",
        "articleTitle": "HML, a novel hardware description language and its translation to VHDL",
        "volume": "8",
        "issue": "1",
        "startPage": "1",
        "endPage": "8",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087445444,
                "preferredName": "Yanbing Li",
                "firstName": null,
                "lastName": "Yanbing Li"
            },
            {
                "id": 37265508400,
                "preferredName": "M. Leeser",
                "firstName": "M.",
                "lastName": "Leeser"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.894162",
        "publicationYear": "2000",
        "publicationDate": "Oct. 2000",
        "articleNumber": "894162",
        "articleTitle": "Interfacing synchronous and asynchronous modules within a high-speed pipeline",
        "volume": "8",
        "issue": "5",
        "startPage": "573",
        "endPage": "583",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37623382900,
                "preferredName": "A.E. Sjogren",
                "firstName": "A.E.",
                "lastName": "Sjogren"
            },
            {
                "id": 37290173800,
                "preferredName": "C.J. Myers",
                "firstName": "C.J.",
                "lastName": "Myers"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.820762",
        "publicationYear": "2000",
        "publicationDate": "Feb. 2000",
        "articleNumber": "820762",
        "articleTitle": "Estimation for maximum instantaneous current through supply lines for CMOS circuits",
        "volume": "8",
        "issue": "1",
        "startPage": "61",
        "endPage": "73",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087180310,
                "preferredName": "Yi-Min Jiang",
                "firstName": null,
                "lastName": "Yi-Min Jiang"
            },
            {
                "id": 37283456400,
                "preferredName": "A. Krstic",
                "firstName": "A.",
                "lastName": "Krstic"
            },
            {
                "id": 37087149426,
                "preferredName": "Kwang-Ting Cheng",
                "firstName": null,
                "lastName": "Kwang-Ting Cheng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.831433",
        "publicationYear": "2000",
        "publicationDate": "April 2000",
        "articleNumber": "831433",
        "articleTitle": "System-level power consumption modeling and tradeoff analysis techniques for superscalar processor design",
        "volume": "8",
        "issue": "2",
        "startPage": "129",
        "endPage": "137",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37282643200,
                "preferredName": "T.M. Conte",
                "firstName": "T.M.",
                "lastName": "Conte"
            },
            {
                "id": 37349389400,
                "preferredName": "K.N. Menezes",
                "firstName": "K.N.",
                "lastName": "Menezes"
            },
            {
                "id": 37369905700,
                "preferredName": "S.W. Sathaye",
                "firstName": "S.W.",
                "lastName": "Sathaye"
            },
            {
                "id": 37442363400,
                "preferredName": "M.C. Toburen",
                "firstName": "M.C.",
                "lastName": "Toburen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.845898",
        "publicationYear": "2000",
        "publicationDate": "June 2000",
        "articleNumber": "845898",
        "articleTitle": "Memory modeling for system synthesis",
        "volume": "8",
        "issue": "3",
        "startPage": "327",
        "endPage": "334",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37352426500,
                "preferredName": "S.L. Coumeri",
                "firstName": "S.L.",
                "lastName": "Coumeri"
            },
            {
                "id": 37275840300,
                "preferredName": "D.E. Thomas",
                "firstName": "D.E.",
                "lastName": "Thomas"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.831435",
        "publicationYear": "2000",
        "publicationDate": "April 2000",
        "articleNumber": "831435",
        "articleTitle": "Theoretical analysis of word-level switching activity in the presence of glitching and correlation",
        "volume": "8",
        "issue": "2",
        "startPage": "148",
        "endPage": "159",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37352387500,
                "preferredName": "J.H. Satyanarayana",
                "firstName": "J.H.",
                "lastName": "Satyanarayana"
            },
            {
                "id": 37274270400,
                "preferredName": "K.K. Parhi",
                "firstName": "K.K.",
                "lastName": "Parhi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.863624",
        "publicationYear": "2000",
        "publicationDate": "Aug. 2000",
        "articleNumber": "863624",
        "articleTitle": "Peak power estimation of VLSI circuits: new peak power measures",
        "volume": "8",
        "issue": "4",
        "startPage": "435",
        "endPage": "439",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37292053300,
                "preferredName": "M.S. Hsiao",
                "firstName": "M.S.",
                "lastName": "Hsiao"
            },
            {
                "id": 37281607700,
                "preferredName": "E.M. Rudnick",
                "firstName": "E.M.",
                "lastName": "Rudnick"
            },
            {
                "id": 37273471900,
                "preferredName": "J.H. Patel",
                "firstName": "J.H.",
                "lastName": "Patel"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.902264",
        "publicationYear": "2000",
        "publicationDate": "Dec. 2000",
        "articleNumber": "902264",
        "articleTitle": "Using dynamic cache management techniques to reduce energy in general purpose processors",
        "volume": "8",
        "issue": "6",
        "startPage": "693",
        "endPage": "708",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37300346500,
                "preferredName": "N.E. Bellas",
                "firstName": "N.E.",
                "lastName": "Bellas"
            },
            {
                "id": 37276038600,
                "preferredName": "I.N. Hajj",
                "firstName": "I.N.",
                "lastName": "Hajj"
            },
            {
                "id": 37267005300,
                "preferredName": "C.D. Polychronopoulos",
                "firstName": "C.D.",
                "lastName": "Polychronopoulos"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.863618",
        "publicationYear": "2000",
        "publicationDate": "Aug. 2000",
        "articleNumber": "863618",
        "articleTitle": "ALTO: an iterative area/performance tradeoff algorithm for LUT-based FPGA technology mapping",
        "volume": "8",
        "issue": "4",
        "startPage": "392",
        "endPage": "400",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087259471,
                "preferredName": "Juinn-Dar Huang",
                "firstName": null,
                "lastName": "Juinn-Dar Huang"
            },
            {
                "id": 37087151704,
                "preferredName": "Jing-Yang Jou",
                "firstName": null,
                "lastName": "Jing-Yang Jou"
            },
            {
                "id": 37087170223,
                "preferredName": "Wen-Zen Shen",
                "firstName": null,
                "lastName": "Wen-Zen Shen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.831440",
        "publicationYear": "2000",
        "publicationDate": "April 2000",
        "articleNumber": "831440",
        "articleTitle": "Formalized three-layer system-level model and reuse methodology for embedded data-dominated applications",
        "volume": "8",
        "issue": "2",
        "startPage": "207",
        "endPage": "216",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37369145300,
                "preferredName": "F. Vermeulen",
                "firstName": "F.",
                "lastName": "Vermeulen"
            },
            {
                "id": 37275971400,
                "preferredName": "F. Catthoor",
                "firstName": "F.",
                "lastName": "Catthoor"
            },
            {
                "id": 37282471100,
                "preferredName": "D. Verkest",
                "firstName": "D.",
                "lastName": "Verkest"
            },
            {
                "id": 37275981200,
                "preferredName": "H. de Man",
                "firstName": "H.",
                "lastName": "de Man"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.831438",
        "publicationYear": "2000",
        "publicationDate": "April 2000",
        "articleNumber": "831438",
        "articleTitle": "Grammar-based hardware synthesis from port-size independent specifications",
        "volume": "8",
        "issue": "2",
        "startPage": "184",
        "endPage": "194",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37265036000,
                "preferredName": "J. Oberg",
                "firstName": "J.",
                "lastName": "Oberg"
            },
            {
                "id": 37279682300,
                "preferredName": "A. Kumar",
                "firstName": "A.",
                "lastName": "Kumar"
            },
            {
                "id": 37265609900,
                "preferredName": "A. Hemani",
                "firstName": "A.",
                "lastName": "Hemani"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.831437",
        "publicationYear": "2000",
        "publicationDate": "April 2000",
        "articleNumber": "831437",
        "articleTitle": "MetaCore: an application-specific programmable DSP development system",
        "volume": "8",
        "issue": "2",
        "startPage": "173",
        "endPage": "183",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087260745,
                "preferredName": "Jin-Hyuk Yang",
                "firstName": null,
                "lastName": "Jin-Hyuk Yang"
            },
            {
                "id": 37087329632,
                "preferredName": "Byoung-Woon Kim",
                "firstName": null,
                "lastName": "Byoung-Woon Kim"
            },
            {
                "id": 37087156039,
                "preferredName": "Sang-Joon Nam",
                "firstName": null,
                "lastName": "Sang-Joon Nam"
            },
            {
                "id": 37087154102,
                "preferredName": "Young-Su Kwon",
                "firstName": null,
                "lastName": "Young-Su Kwon"
            },
            {
                "id": 37087329934,
                "preferredName": "Dae-Hyun Lee",
                "firstName": null,
                "lastName": "Dae-Hyun Lee"
            },
            {
                "id": 37087261613,
                "preferredName": "Jong-Yeol Lee",
                "firstName": null,
                "lastName": "Jong-Yeol Lee"
            },
            {
                "id": 37087149424,
                "preferredName": "Chan-Soo Hwang",
                "firstName": null,
                "lastName": "Chan-Soo Hwang"
            },
            {
                "id": 37087146846,
                "preferredName": "Yong-Hoon Lee",
                "firstName": null,
                "lastName": "Yong-Hoon Lee"
            },
            {
                "id": 37087169961,
                "preferredName": "Seung-Ho Hwang",
                "firstName": null,
                "lastName": "Seung-Ho Hwang"
            },
            {
                "id": 37087143345,
                "preferredName": "In-Cheol Park",
                "firstName": null,
                "lastName": "In-Cheol Park"
            },
            {
                "id": 37086990451,
                "preferredName": "Chong-Min Kyung",
                "firstName": null,
                "lastName": "Chong-Min Kyung"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.820759",
        "publicationYear": "2000",
        "publicationDate": "Feb. 2000",
        "articleNumber": "820759",
        "articleTitle": "A novel and efficient routing architecture for multi-FPGA systems",
        "volume": "8",
        "issue": "1",
        "startPage": "30",
        "endPage": "39",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089144666,
                "preferredName": "M.A.S. Khalid",
                "firstName": "M.A.S.",
                "lastName": "Khalid"
            },
            {
                "id": 37277511800,
                "preferredName": "J. Rose",
                "firstName": "J.",
                "lastName": "Rose"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.902265",
        "publicationYear": "2000",
        "publicationDate": "Dec. 2000",
        "articleNumber": "902265",
        "articleTitle": "The design of the MGAP-2: a micro-grained massively parallel array",
        "volume": "8",
        "issue": "6",
        "startPage": "709",
        "endPage": "716",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37348439900,
                "preferredName": "E.S. Gayles",
                "firstName": "E.S.",
                "lastName": "Gayles"
            },
            {
                "id": 37086989396,
                "preferredName": "T.P. Kellihr",
                "firstName": "T.P.",
                "lastName": "Kellihr"
            },
            {
                "id": 37357925500,
                "preferredName": "R.M. Owens",
                "firstName": "R.M.",
                "lastName": "Owens"
            },
            {
                "id": 37274590200,
                "preferredName": "M.J. Irwin",
                "firstName": "M.J.",
                "lastName": "Irwin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.894163",
        "publicationYear": "2000",
        "publicationDate": "Oct. 2000",
        "articleNumber": "894163",
        "articleTitle": "Improving the efficiency of Monte Carlo power estimation [VLSI]",
        "volume": "8",
        "issue": "5",
        "startPage": "584",
        "endPage": "593",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087174610,
                "preferredName": "Chih-Shun Ding",
                "firstName": null,
                "lastName": "Chih-Shun Ding"
            },
            {
                "id": 37087171881,
                "preferredName": "Cheng-Ta Hsieh",
                "firstName": null,
                "lastName": "Cheng-Ta Hsieh"
            },
            {
                "id": 37278158100,
                "preferredName": "M. Pedram",
                "firstName": "M.",
                "lastName": "Pedram"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.820760",
        "publicationYear": "2000",
        "publicationDate": "Feb. 2000",
        "articleNumber": "820760",
        "articleTitle": "Cut-based functional debugging for programmable systems-on-chip",
        "volume": "8",
        "issue": "1",
        "startPage": "40",
        "endPage": "51",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37283298000,
                "preferredName": "D. Kirovski",
                "firstName": "D.",
                "lastName": "Kirovski"
            },
            {
                "id": 37279233100,
                "preferredName": "M. Potkonjak",
                "firstName": "M.",
                "lastName": "Potkonjak"
            },
            {
                "id": 37351800000,
                "preferredName": "L.M. Guerra",
                "firstName": "L.M.",
                "lastName": "Guerra"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.820763",
        "publicationYear": "2000",
        "publicationDate": "Feb. 2000",
        "articleNumber": "820763",
        "articleTitle": "Synthesis of custom interleaved memory systems",
        "volume": "8",
        "issue": "1",
        "startPage": "74",
        "endPage": "83",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087304250,
                "preferredName": "Song Chen",
                "firstName": null,
                "lastName": "Song Chen"
            },
            {
                "id": 37266919700,
                "preferredName": "A. Postula",
                "firstName": "A.",
                "lastName": "Postula"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.902268",
        "publicationYear": "2000",
        "publicationDate": "Dec. 2000",
        "articleNumber": "902268",
        "articleTitle": "Improving path delay testability of sequential circuits",
        "volume": "8",
        "issue": "6",
        "startPage": "736",
        "endPage": "741",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37298693600,
                "preferredName": "T.J. Chakraborty",
                "firstName": "T.J.",
                "lastName": "Chakraborty"
            },
            {
                "id": 37285278500,
                "preferredName": "V.D. Agrawal",
                "firstName": "V.D.",
                "lastName": "Agrawal"
            },
            {
                "id": 37330540600,
                "preferredName": "M.L. Bushnell",
                "firstName": "M.L.",
                "lastName": "Bushnell"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.863619",
        "publicationYear": "2000",
        "publicationDate": "Aug. 2000",
        "articleNumber": "863619",
        "articleTitle": "PROTEUS-Lite project: dedicated to developing a telecommunication-oriented FPGA and its applications",
        "volume": "8",
        "issue": "4",
        "startPage": "401",
        "endPage": "414",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37536190000,
                "preferredName": "T. Miyazaki",
                "firstName": "T.",
                "lastName": "Miyazaki"
            },
            {
                "id": 37390701100,
                "preferredName": "A. Takahara",
                "firstName": "A.",
                "lastName": "Takahara"
            },
            {
                "id": 37269431400,
                "preferredName": "T. Murooka",
                "firstName": "T.",
                "lastName": "Murooka"
            },
            {
                "id": 37438477500,
                "preferredName": "M. Katayama",
                "firstName": "M.",
                "lastName": "Katayama"
            },
            {
                "id": 37062940100,
                "preferredName": "T. Ichimori",
                "firstName": "T.",
                "lastName": "Ichimori"
            },
            {
                "id": 37357137100,
                "preferredName": "K. Shirakawa",
                "firstName": "K.",
                "lastName": "Shirakawa"
            },
            {
                "id": 37349586100,
                "preferredName": "A. Tsutsui",
                "firstName": "A.",
                "lastName": "Tsutsui"
            },
            {
                "id": 37323477400,
                "preferredName": "K. Fukami",
                "firstName": "K.",
                "lastName": "Fukami"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.894159",
        "publicationYear": "2000",
        "publicationDate": "Oct. 2000",
        "articleNumber": "894159",
        "articleTitle": "Partitioning sequential circuits for pseudoexhaustive testing",
        "volume": "8",
        "issue": "5",
        "startPage": "534",
        "endPage": "541",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273377200,
                "preferredName": "B. Shaer",
                "firstName": "B.",
                "lastName": "Shaer"
            },
            {
                "id": 38277031700,
                "preferredName": "S.A. Al-Arian",
                "firstName": "S.A.",
                "lastName": "Al-Arian"
            },
            {
                "id": 37341306900,
                "preferredName": "D. Landis",
                "firstName": "D.",
                "lastName": "Landis"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.820757",
        "publicationYear": "2000",
        "publicationDate": "Feb. 2000",
        "articleNumber": "820757",
        "articleTitle": "Solving covering problems using LPR-based lower bounds",
        "volume": "8",
        "issue": "1",
        "startPage": "9",
        "endPage": "17",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37278289500,
                "preferredName": "F. Fallah",
                "firstName": "F.",
                "lastName": "Fallah"
            },
            {
                "id": 37344809900,
                "preferredName": "S. Liao",
                "firstName": "S.",
                "lastName": "Liao"
            },
            {
                "id": 37283553100,
                "preferredName": "S. Devadas",
                "firstName": "S.",
                "lastName": "Devadas"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.894153",
        "publicationYear": "2000",
        "publicationDate": "Oct. 2000",
        "articleNumber": "894153",
        "articleTitle": "Performance improvement of geographically distributed cosimulation by hierarchically grouped messages",
        "volume": "8",
        "issue": "5",
        "startPage": "492",
        "endPage": "502",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086981186,
                "preferredName": "Sungjoo Yoo",
                "firstName": null,
                "lastName": "Sungjoo Yoo"
            },
            {
                "id": 37087145795,
                "preferredName": "Kiyoung Choi",
                "firstName": null,
                "lastName": "Kiyoung Choi"
            },
            {
                "id": 37087152239,
                "preferredName": "Dong Sam Ha",
                "firstName": null,
                "lastName": "Dong Sam Ha"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.894164",
        "publicationYear": "2000",
        "publicationDate": "Oct. 2000",
        "articleNumber": "894164",
        "articleTitle": "A new approach to built-in self-testable datapath synthesis based on integer linear programming",
        "volume": "8",
        "issue": "5",
        "startPage": "594",
        "endPage": "605",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087260777,
                "preferredName": "Han Bin Kim",
                "firstName": null,
                "lastName": "Han Bin Kim"
            },
            {
                "id": 37087152239,
                "preferredName": "Dong Sam Ha",
                "firstName": null,
                "lastName": "Dong Sam Ha"
            },
            {
                "id": 37087261767,
                "preferredName": "T. Takahashi",
                "firstName": "T.",
                "lastName": "Takahashi"
            },
            {
                "id": 37275854200,
                "preferredName": "T.J. Yamaguchi",
                "firstName": "T.J.",
                "lastName": "Yamaguchi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.894160",
        "publicationYear": "2000",
        "publicationDate": "Oct. 2000",
        "articleNumber": "894160",
        "articleTitle": "Synthesis for logical initializability of synchronous finite-state machines",
        "volume": "8",
        "issue": "5",
        "startPage": "542",
        "endPage": "557",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37280903400,
                "preferredName": "M. Singh",
                "firstName": "M.",
                "lastName": "Singh"
            },
            {
                "id": 37278359300,
                "preferredName": "S.M. Nowick",
                "firstName": "S.M.",
                "lastName": "Nowick"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.863616",
        "publicationYear": "2000",
        "publicationDate": "Aug. 2000",
        "articleNumber": "863616",
        "articleTitle": "HDL presynthesis optimizations using a tabular model",
        "volume": "8",
        "issue": "4",
        "startPage": "369",
        "endPage": "378",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087977727,
                "preferredName": "Jian Li",
                "firstName": null,
                "lastName": "Jian Li"
            },
            {
                "id": 37272679300,
                "preferredName": "R.K. Gupta",
                "firstName": "R.K.",
                "lastName": "Gupta"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.894154",
        "publicationYear": "2000",
        "publicationDate": "Oct. 2000",
        "articleNumber": "894154",
        "articleTitle": "Hierarchical system test by an IEEE 1149.5 MTM-bus slave-module interface core",
        "volume": "8",
        "issue": "5",
        "startPage": "503",
        "endPage": "516",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087184443,
                "preferredName": "Jin-Hua Hong",
                "firstName": null,
                "lastName": "Jin-Hua Hong"
            },
            {
                "id": 37087221700,
                "preferredName": "Chung-Hung Tsai",
                "firstName": null,
                "lastName": "Chung-Hung Tsai"
            },
            {
                "id": 37087145298,
                "preferredName": "Cheng-Wen Wu",
                "firstName": null,
                "lastName": "Cheng-Wen Wu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2000.845890",
        "publicationYear": "2000",
        "publicationDate": "June 2000",
        "articleNumber": "845890",
        "articleTitle": "Guest editorial: low-power electronics and design",
        "volume": "8",
        "issue": "3",
        "startPage": "233",
        "endPage": "234",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37363706000,
                "preferredName": "K. Roy",
                "firstName": "K.",
                "lastName": "Roy"
            },
            {
                "id": 498829956857378,
                "preferredName": "D.T. Lee",
                "firstName": "D.T.",
                "lastName": "Lee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2000.894151",
        "publicationYear": "2000",
        "publicationDate": "Oct. 2000",
        "articleNumber": "894151",
        "articleTitle": "Guest editorial 11th international symposium on system-level synthesis and design (ISSS'98)",
        "volume": "8",
        "issue": "5",
        "startPage": "469",
        "endPage": "471",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089117583,
                "preferredName": "A.C.-H. Wu",
                "firstName": "A.C.-H.",
                "lastName": "Wu"
            },
            {
                "id": 960518303281956,
                "preferredName": "N.D. Dutt",
                "firstName": "N.D.",
                "lastName": "Dutt"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2000.902273",
        "publicationYear": "2000",
        "publicationDate": "Dec. 2000",
        "articleNumber": "902273",
        "articleTitle": "Subject index",
        "volume": "8",
        "issue": "6",
        "startPage": "758",
        "endPage": "765",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2000.902272",
        "publicationYear": "2000",
        "publicationDate": "Dec. 2000",
        "articleNumber": "902272",
        "articleTitle": "Author index",
        "volume": "8",
        "issue": "6",
        "startPage": "755",
        "endPage": "758",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    }
]