From 575076e1f7f76d1bb324d9705b6365418f754e3d Mon Sep 17 00:00:00 2001
From: "wanhu.zheng" <wanhu.zheng@amlogic.com>
Date: Mon, 29 Dec 2014 15:50:21 +0800
Subject: [PATCH 5264/5965] g9tv: add dvfs configuration for n300

Change-Id: I3b5975dbd0e5bb4d2e4b1a02cc146bbe66d4d264
---
 arch/arm/boot/dts/amlogic/mesong9tv_n300.dtd | 86 ++++++++++----------
 arch/arm/mach-mesong9tv/clock.c              |  2 +-
 2 files changed, 44 insertions(+), 44 deletions(-)

diff --git a/arch/arm/boot/dts/amlogic/mesong9tv_n300.dtd b/arch/arm/boot/dts/amlogic/mesong9tv_n300.dtd
index c82c26ae2a25..2d21e81b6d13 100755
--- a/arch/arm/boot/dts/amlogic/mesong9tv_n300.dtd
+++ b/arch/arm/boot/dts/amlogic/mesong9tv_n300.dtd
@@ -142,20 +142,20 @@
 		dvfs_table  = <
 			/* NOTE: frequent in this table must be ascending order */
 			/* frequent(Khz)    min_uV      max_uV                  */
-			96000		1140000		1140000
-			192000		1140000		1140000
-			312000		1140000		1140000
-			408000		1140000		1140000
-			504000		1140000		1140000
-			600000		1140000		1140000
-			720000		1140000		1140000
-			816000		1140000		1140000
-			1008000		1140000		1140000
-			1200000		1140000		1140000
-			1416000		1140000		1140000
-			1608000		1140000		1140000
+			96000		990000		990000
+			192000		990000		990000
+			312000		990000		990000
+			408000		990000		990000
+			504000		990000		990000
+			600000		990000		990000
+			720000		990000		990000
+			816000		990000		990000
+			1008000		990000		990000
+			1200000		990000		990000
+			1416000		1090000		1090000
+			1608000		1130000		1130000
 			1800000		1140000		1140000
-			1992000		1140000		1140000
+			1992000		1160000		1160000
 			>;
 		};
 	};
@@ -188,36 +188,36 @@
 		 *
 		 *  PWM value       VCCK voltage
 		 */
-			0x030019        1140000
-			0x030019        1140000
-			0x030019        1140000
-			0x030019        1140000
-			0x030019        1140000
-			0x030019        1140000
-			0x030019        1140000
-			0x030019        1140000
-			0x030019        1140000
-			0x030019        1140000
-			0x030019        1140000
-			0x030019        1140000
-			0x030019        1140000
-			0x030019        1140000
-			0x030019        1140000
-			0x030019        1140000
-			0x030019        1140000
-			0x030019        1140000
-			0x030019        1140000
-			0x030019        1140000
-			0x030019        1140000
-			0x030019        1140000
-			0x030019        1140000
-			0x030019        1140000
-			0x030019        1140000
-			0x030019        1140000
-			0x030019        1140000
-			0x030019        1140000
-			0x030019        1140000
-		>;
+		0x1c0000        850000
+		0x1b0001        860000
+		0x1a0002        870000
+		0x190003        880000
+		0x180004        890000
+		0x170005        900000
+		0x160006        910000
+		0x150007        930000
+		0x140008        940000
+		0x130009        950000
+		0x12000a        960000
+		0x11000b        970000
+		0x10000c        980000
+		0x0f000d        990000
+		0x0e000e        1000000
+		0x0d000f        1020000
+		0x0c0010        1030000
+		0x0b0011        1040000
+		0x0a0012        1050000
+		0x090013        1060000
+		0x080014        1070000
+		0x070015        1080000
+		0x060016        1090000
+		0x050017        1110000
+		0x040018        1120000
+		0x030019        1130000
+		0x02001a        1140000
+		0x01001b        1150000
+		0x00001c        1160000
+        >;
 	};
 
 
diff --git a/arch/arm/mach-mesong9tv/clock.c b/arch/arm/mach-mesong9tv/clock.c
index 01ad9300e8a9..4599b3d0bc62 100755
--- a/arch/arm/mach-mesong9tv/clock.c
+++ b/arch/arm/mach-mesong9tv/clock.c
@@ -54,7 +54,7 @@ static DEFINE_MUTEX(clock_ops_lock);
 #define SYS_PLL_TABLE_MIN		24000000
 #define SYS_PLL_TABLE_MAX		2112000000
 
-#define CPU_FREQ_LIMIT			1488000000
+#define CPU_FREQ_LIMIT			1608000000
 
 struct sys_pll_s {
 	unsigned int freq;
-- 
2.19.0

