NDFramePage.OnPageTitleLoaded("File:up_1553.v","up_1553.v");NDSummary.OnSummaryLoaded("File:up_1553.v",[["SystemVerilog","SystemVerilog"]],[["Authors","Author"],["Dates","Date"],["Files","File"],["Groups","Group"],["Information","Information"],["Modules","Module"],["Register Addresses","RegisterAddress"],["Register Bits","RegisterBit"],["Variables","Variable"]],[[128,0,2,"up_1553.v","up_1553.v"],[129,0,3,"Authors","Authors"],[130,0,0,"JAY CONVERTINO","JAY_CONVERTINO"],[131,0,3,"Dates","Dates"],[132,0,1,"2024/10/17","2024/10/17"],[133,0,3,"Information","Information"],[134,0,4,"Brief","Brief"],[135,0,4,"License MIT","License_MIT"],[136,0,5,"up_1553","up_1553"],[137,0,8,"DIVISOR","up_1553.DIVISOR"],[138,0,8,"FIFO_DEPTH","up_1553.FIFO_DEPTH"],[139,0,8,"DATA_BITS","up_1553.DATA_BITS"],[140,0,3,"Register Information","up_1553.Register_Information"],[141,0,6,"RX_FIFO_REG","up_1553.RX_FIFO_REG"],[142,0,6,"TX_FIFO_REG","up_1553.TX_FIFO_REG"],[143,0,6,"STATUS_REG","up_1553.STATUS_REG"],[160,0,7,"Status Register Bits","up_1553.Status_Register_Bits"],[161,0,7,,"up_1553.parity_err"],[162,0,7,,"up_1553.frame_err"],[163,0,7,,"up_1553.irq_en"],[148,0,7,,"up_1553.tx_full"],[149,0,7,,"up_1553.tx_empty"],[150,0,7,,"up_1553.rx_full"],[151,0,7,,"up_1553.rx_valid"],[152,0,6,"CONTROL_REG","up_1553.CONTROL_REG"],[153,0,7,"Control Register Bits","up_1553.Control_Register_Bits"],[154,0,7,,"up_1553.ENABLE_INTR_BIT"],[155,0,7,,"up_1553.RESET_RX_BIT"],[156,0,7,,"up_1553.RESET_TX_BIT"],[157,0,5,"inst_axis_1553","inst_axis_1553"],[158,0,5,"inst_rx_fifo","inst_rx_fifo"],[159,0,5,"inst_tx_fifo","inst_tx_fifo"]]);