Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Dec  7 18:41:34 2020
| Host         : LAPTOP-7IRJGVEJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file snake_wrapper_timing_summary_routed.rpt -pb snake_wrapper_timing_summary_routed.pb -rpx snake_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : snake_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 78 register/latch pins with no clock driven by root clock pin: sysclk (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: snake_i/SNES_0/inst/snesClkDiv/clock83_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: snake_i/SNES_0/inst/snesInput/FSM_onehot_present_state_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 183 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -23.985     -379.181                    547                 3249        0.063        0.000                      0                 3249        0.538        0.000                       0                  1678  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
clk_fpga_0                          {0.000 5.000}        10.000          100.000         
snake_i/clk_wiz_0/inst/clk_in1      {0.000 5.000}        10.000          100.000         
  clk_out1_snake_clk_wiz_0_0        {0.000 6.734}        13.468          74.250          
    CLKFBIN                         {0.000 6.734}        13.468          74.250          
    PixelClkIO                      {0.000 6.734}        13.468          74.250          
    SerialClkIO                     {0.000 1.347}        2.694           371.250         
    snake_i/rgb2dvi_0/U0/SerialClk  {0.000 1.347}        2.694           371.250         
  clkfbout_snake_clk_wiz_0_0        {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                        7.845        0.000                       0                     1  
snake_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_snake_clk_wiz_0_0        -23.985     -379.181                    547                 3207        0.063        0.000                      0                 3207        3.734        0.000                       0                  1651  
    CLKFBIN                                                                                                                                                                      12.219        0.000                       0                     2  
    PixelClkIO                                                                                                                                                                   11.313        0.000                       0                    10  
    SerialClkIO                                                                                                                                                                   0.538        0.000                       0                    10  
  clkfbout_snake_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_snake_clk_wiz_0_0  PixelClkIO                        6.989        0.000                      0                   38        0.096        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                  From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  ----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**           clk_out1_snake_clk_wiz_0_0  clk_out1_snake_clk_wiz_0_0       11.827        0.000                      0                    4        0.447        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { snake_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  snake_i/clk_wiz_0/inst/clk_in1
  To Clock:  snake_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         snake_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { snake_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_snake_clk_wiz_0_0
  To Clock:  clk_out1_snake_clk_wiz_0_0

Setup :          547  Failing Endpoints,  Worst Slack      -23.985ns,  Total Violation     -379.181ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.734ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -23.985ns  (required time - arrival time)
  Source:                 snake_i/snakeController_0/inst/snakeX2_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/snakeController_0/inst/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_snake_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_snake_clk_wiz_0_0 rise@13.468ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        37.348ns  (logic 11.155ns (29.868%)  route 26.193ns (70.132%))
  Logic Levels:           73  (CARRY4=4 LUT1=1 LUT4=1 LUT5=18 LUT6=49)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns = ( 15.251 - 13.468 ) 
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.762     1.762    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.971     1.974    snake_i/snakeController_0/inst/clk
    SLICE_X90Y114        FDRE                                         r  snake_i/snakeController_0/inst/snakeX2_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y114        FDRE (Prop_fdre_C_Q)         0.518     2.492 r  snake_i/snakeController_0/inst/snakeX2_reg[1][2]/Q
                         net (fo=15, routed)          0.993     3.485    snake_i/snakeController_0/inst/snakeX2_reg[1]_128[2]
    SLICE_X89Y115        LUT6 (Prop_lut6_I3_O)        0.124     3.609 r  snake_i/snakeController_0/inst/data[7]_i_10220/O
                         net (fo=1, routed)           0.555     4.164    snake_i/snakeController_0/inst/data[7]_i_10220_n_0
    SLICE_X91Y115        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     4.571 f  snake_i/snakeController_0/inst/data_reg[7]_i_8360/O[1]
                         net (fo=2, routed)           0.462     5.033    snake_i/snakeController_0/inst_n_1006
    SLICE_X92Y114        LUT1 (Prop_lut1_I0_O)        0.303     5.336 r  snake_i/snakeController_0/data[7]_i_8364/O
                         net (fo=1, routed)           0.000     5.336    snake_i/snakeController_0/inst/snakeX2_reg[1][5]_0[3]
    SLICE_X92Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.712 r  snake_i/snakeController_0/inst/data_reg[7]_i_5927/CO[3]
                         net (fo=1, routed)           0.000     5.712    snake_i/snakeController_0/inst/data_reg[7]_i_5927_n_0
    SLICE_X92Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.931 r  snake_i/snakeController_0/inst/data_reg[7]_i_5926/O[0]
                         net (fo=2, routed)           0.805     6.736    snake_i/snakeController_0/inst/data_reg[7]_i_5926_n_7
    SLICE_X90Y114        LUT4 (Prop_lut4_I0_O)        0.295     7.031 r  snake_i/snakeController_0/inst/data[7]_i_2881/O
                         net (fo=1, routed)           0.000     7.031    snake_i/snakeController_0/inst/data[7]_i_2881_n_0
    SLICE_X90Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.564 f  snake_i/snakeController_0/inst/data_reg[7]_i_1001/CO[3]
                         net (fo=3, routed)           1.019     8.583    snake_i/snakeController_0/inst/found2628_in
    SLICE_X86Y118        LUT5 (Prop_lut5_I1_O)        0.116     8.699 f  snake_i/snakeController_0/inst/data[7]_i_992/O
                         net (fo=2, routed)           0.590     9.289    snake_i/snakeController_0/inst/found
    SLICE_X87Y119        LUT6 (Prop_lut6_I3_O)        0.328     9.617 f  snake_i/snakeController_0/inst/data[7]_i_975/O
                         net (fo=3, routed)           0.175     9.792    snake_i/snakeController_0/inst/data[7]_i_975_n_0
    SLICE_X87Y119        LUT6 (Prop_lut6_I2_O)        0.124     9.916 f  snake_i/snakeController_0/inst/data[7]_i_409/O
                         net (fo=3, routed)           0.452    10.368    snake_i/snakeController_0/inst/data[7]_i_409_n_0
    SLICE_X85Y120        LUT6 (Prop_lut6_I2_O)        0.124    10.492 f  snake_i/snakeController_0/inst/data[7]_i_391/O
                         net (fo=3, routed)           0.309    10.802    snake_i/snakeController_0/inst/data[7]_i_391_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I2_O)        0.124    10.926 f  snake_i/snakeController_0/inst/data[7]_i_389/O
                         net (fo=3, routed)           0.784    11.710    snake_i/snakeController_0/inst/data[7]_i_389_n_0
    SLICE_X90Y126        LUT6 (Prop_lut6_I3_O)        0.124    11.834 f  snake_i/snakeController_0/inst/data[7]_i_938/O
                         net (fo=3, routed)           0.309    12.143    snake_i/snakeController_0/inst/data[7]_i_938_n_0
    SLICE_X91Y126        LUT6 (Prop_lut6_I2_O)        0.124    12.267 f  snake_i/snakeController_0/inst/data[7]_i_939/O
                         net (fo=3, routed)           0.302    12.570    snake_i/snakeController_0/inst/data[7]_i_939_n_0
    SLICE_X91Y127        LUT6 (Prop_lut6_I2_O)        0.124    12.694 f  snake_i/snakeController_0/inst/data[7]_i_940/O
                         net (fo=3, routed)           0.310    13.003    snake_i/snakeController_0/inst/data[7]_i_940_n_0
    SLICE_X93Y127        LUT6 (Prop_lut6_I2_O)        0.124    13.127 f  snake_i/snakeController_0/inst/data[7]_i_426/O
                         net (fo=3, routed)           0.301    13.428    snake_i/snakeController_0/inst/data[7]_i_426_n_0
    SLICE_X93Y128        LUT5 (Prop_lut5_I2_O)        0.124    13.552 f  snake_i/snakeController_0/inst/data[7]_i_429/O
                         net (fo=3, routed)           0.308    13.860    snake_i/snakeController_0/inst/data[7]_i_429_n_0
    SLICE_X93Y129        LUT6 (Prop_lut6_I2_O)        0.124    13.984 f  snake_i/snakeController_0/inst/data[7]_i_1012/O
                         net (fo=3, routed)           0.276    14.260    snake_i/snakeController_0/inst/data[7]_i_1012_n_0
    SLICE_X93Y129        LUT6 (Prop_lut6_I2_O)        0.124    14.384 f  snake_i/snakeController_0/inst/data[7]_i_797/O
                         net (fo=3, routed)           0.173    14.556    snake_i/snakeController_0/inst/data[7]_i_797_n_0
    SLICE_X93Y129        LUT6 (Prop_lut6_I2_O)        0.124    14.680 f  snake_i/snakeController_0/inst/data[7]_i_334/O
                         net (fo=3, routed)           0.302    14.982    snake_i/snakeController_0/inst/data[7]_i_334_n_0
    SLICE_X93Y130        LUT5 (Prop_lut5_I2_O)        0.124    15.106 f  snake_i/snakeController_0/inst/data[7]_i_332/O
                         net (fo=3, routed)           0.305    15.411    snake_i/snakeController_0/inst/data[7]_i_332_n_0
    SLICE_X93Y131        LUT6 (Prop_lut6_I2_O)        0.124    15.535 f  snake_i/snakeController_0/inst/data[7]_i_328/O
                         net (fo=3, routed)           0.363    15.898    snake_i/snakeController_0/inst/data[7]_i_328_n_0
    SLICE_X92Y131        LUT6 (Prop_lut6_I3_O)        0.124    16.022 f  snake_i/snakeController_0/inst/data[7]_i_331/O
                         net (fo=3, routed)           0.481    16.503    snake_i/snakeController_0/inst/data[7]_i_331_n_0
    SLICE_X90Y133        LUT6 (Prop_lut6_I3_O)        0.124    16.627 f  snake_i/snakeController_0/inst/data[7]_i_341/O
                         net (fo=3, routed)           0.314    16.941    snake_i/snakeController_0/inst/data[7]_i_341_n_0
    SLICE_X91Y133        LUT6 (Prop_lut6_I3_O)        0.124    17.065 f  snake_i/snakeController_0/inst/data[7]_i_346/O
                         net (fo=3, routed)           0.161    17.226    snake_i/snakeController_0/inst/data[7]_i_346_n_0
    SLICE_X91Y133        LUT6 (Prop_lut6_I2_O)        0.124    17.350 f  snake_i/snakeController_0/inst/data[7]_i_350/O
                         net (fo=3, routed)           0.314    17.664    snake_i/snakeController_0/inst/data[7]_i_350_n_0
    SLICE_X91Y132        LUT5 (Prop_lut5_I2_O)        0.124    17.788 f  snake_i/snakeController_0/inst/data[7]_i_820/O
                         net (fo=3, routed)           0.178    17.965    snake_i/snakeController_0/inst/data[7]_i_820_n_0
    SLICE_X91Y132        LUT6 (Prop_lut6_I2_O)        0.124    18.089 f  snake_i/snakeController_0/inst/data[7]_i_826/O
                         net (fo=3, routed)           0.433    18.522    snake_i/snakeController_0/inst/data[7]_i_826_n_0
    SLICE_X90Y131        LUT5 (Prop_lut5_I2_O)        0.124    18.646 f  snake_i/snakeController_0/inst/data[7]_i_359/O
                         net (fo=3, routed)           0.185    18.831    snake_i/snakeController_0/inst/data[7]_i_359_n_0
    SLICE_X90Y131        LUT6 (Prop_lut6_I3_O)        0.124    18.955 f  snake_i/snakeController_0/inst/data[7]_i_357/O
                         net (fo=4, routed)           0.547    19.502    snake_i/snakeController_0/inst/data[7]_i_357_n_0
    SLICE_X88Y129        LUT6 (Prop_lut6_I3_O)        0.124    19.626 f  snake_i/snakeController_0/inst/data[7]_i_838/O
                         net (fo=2, routed)           0.296    19.922    snake_i/snakeController_0/inst/data[7]_i_838_n_0
    SLICE_X87Y129        LUT5 (Prop_lut5_I2_O)        0.124    20.046 f  snake_i/snakeController_0/inst/data[7]_i_841/O
                         net (fo=3, routed)           0.161    20.207    snake_i/snakeController_0/inst/data[7]_i_841_n_0
    SLICE_X87Y129        LUT6 (Prop_lut6_I3_O)        0.124    20.331 f  snake_i/snakeController_0/inst/data[7]_i_842/O
                         net (fo=3, routed)           0.481    20.812    snake_i/snakeController_0/inst/data[7]_i_842_n_0
    SLICE_X82Y131        LUT5 (Prop_lut5_I2_O)        0.124    20.936 f  snake_i/snakeController_0/inst/data[7]_i_450/O
                         net (fo=3, routed)           0.318    21.254    snake_i/snakeController_0/inst/data[7]_i_450_n_0
    SLICE_X81Y131        LUT6 (Prop_lut6_I3_O)        0.124    21.378 f  snake_i/snakeController_0/inst/data[7]_i_445/O
                         net (fo=3, routed)           0.468    21.846    snake_i/snakeController_0/inst/data[7]_i_445_n_0
    SLICE_X80Y135        LUT5 (Prop_lut5_I2_O)        0.124    21.970 f  snake_i/snakeController_0/inst/data[7]_i_444/O
                         net (fo=3, routed)           0.526    22.496    snake_i/snakeController_0/inst/data[7]_i_444_n_0
    SLICE_X67Y135        LUT6 (Prop_lut6_I3_O)        0.124    22.620 f  snake_i/snakeController_0/inst/data[7]_i_452/O
                         net (fo=3, routed)           0.164    22.783    snake_i/snakeController_0/inst/data[7]_i_452_n_0
    SLICE_X67Y135        LUT5 (Prop_lut5_I2_O)        0.124    22.907 f  snake_i/snakeController_0/inst/data[7]_i_455/O
                         net (fo=3, routed)           0.328    23.235    snake_i/snakeController_0/inst/data[7]_i_455_n_0
    SLICE_X64Y134        LUT6 (Prop_lut6_I3_O)        0.124    23.359 f  snake_i/snakeController_0/inst/data[7]_i_456/O
                         net (fo=3, routed)           0.318    23.677    snake_i/snakeController_0/inst/data[7]_i_456_n_0
    SLICE_X64Y135        LUT6 (Prop_lut6_I3_O)        0.124    23.801 f  snake_i/snakeController_0/inst/data[7]_i_1073/O
                         net (fo=3, routed)           0.181    23.982    snake_i/snakeController_0/inst/data[7]_i_1073_n_0
    SLICE_X64Y135        LUT6 (Prop_lut6_I3_O)        0.124    24.106 f  snake_i/snakeController_0/inst/data[7]_i_1075/O
                         net (fo=3, routed)           0.326    24.432    snake_i/snakeController_0/inst/data[7]_i_1075_n_0
    SLICE_X64Y134        LUT6 (Prop_lut6_I3_O)        0.124    24.556 f  snake_i/snakeController_0/inst/data[7]_i_1076/O
                         net (fo=3, routed)           0.349    24.905    snake_i/snakeController_0/inst/data[7]_i_1076_n_0
    SLICE_X65Y134        LUT6 (Prop_lut6_I2_O)        0.124    25.029 f  snake_i/snakeController_0/inst/data[7]_i_468/O
                         net (fo=3, routed)           0.174    25.203    snake_i/snakeController_0/inst/data[7]_i_468_n_0
    SLICE_X65Y134        LUT6 (Prop_lut6_I2_O)        0.124    25.327 f  snake_i/snakeController_0/inst/data[7]_i_472/O
                         net (fo=3, routed)           0.314    25.641    snake_i/snakeController_0/inst/data[7]_i_472_n_0
    SLICE_X65Y133        LUT6 (Prop_lut6_I3_O)        0.124    25.765 f  snake_i/snakeController_0/inst/data[7]_i_1082/O
                         net (fo=3, routed)           0.314    26.079    snake_i/snakeController_0/inst/data[7]_i_1082_n_0
    SLICE_X65Y131        LUT6 (Prop_lut6_I3_O)        0.124    26.203 f  snake_i/snakeController_0/inst/data[7]_i_1085/O
                         net (fo=4, routed)           0.342    26.545    snake_i/snakeController_0/inst/data[7]_i_1085_n_0
    SLICE_X66Y130        LUT6 (Prop_lut6_I3_O)        0.124    26.669 f  snake_i/snakeController_0/inst/snake_i_163/O
                         net (fo=2, routed)           0.314    26.983    snake_i/snakeController_0/inst/snake_i_163_n_0
    SLICE_X66Y131        LUT6 (Prop_lut6_I2_O)        0.124    27.107 f  snake_i/snakeController_0/inst/snake_i_161/O
                         net (fo=3, routed)           0.186    27.293    snake_i/snakeController_0/inst/snake_i_161_n_0
    SLICE_X66Y131        LUT6 (Prop_lut6_I3_O)        0.124    27.417 f  snake_i/snakeController_0/inst/snake_i_158/O
                         net (fo=3, routed)           0.319    27.736    snake_i/snakeController_0/inst/snake_i_158_n_0
    SLICE_X65Y132        LUT5 (Prop_lut5_I2_O)        0.124    27.860 f  snake_i/snakeController_0/inst/snake_i_160/O
                         net (fo=3, routed)           0.307    28.167    snake_i/snakeController_0/inst/snake_i_160_n_0
    SLICE_X67Y132        LUT5 (Prop_lut5_I2_O)        0.124    28.291 f  snake_i/snakeController_0/inst/snake_i_147/O
                         net (fo=3, routed)           0.335    28.626    snake_i/snakeController_0/inst/snake_i_147_n_0
    SLICE_X80Y132        LUT6 (Prop_lut6_I2_O)        0.124    28.750 f  snake_i/snakeController_0/inst/snake_i_58/O
                         net (fo=3, routed)           0.436    29.186    snake_i/snakeController_0/inst/snake_i_58_n_0
    SLICE_X84Y132        LUT5 (Prop_lut5_I2_O)        0.124    29.310 f  snake_i/snakeController_0/inst/snake_i_62/O
                         net (fo=3, routed)           0.439    29.749    snake_i/snakeController_0/inst/snake_i_62_n_0
    SLICE_X84Y133        LUT6 (Prop_lut6_I2_O)        0.124    29.873 f  snake_i/snakeController_0/inst/snake_i_153/O
                         net (fo=3, routed)           0.317    30.190    snake_i/snakeController_0/inst/snake_i_153_n_0
    SLICE_X85Y135        LUT6 (Prop_lut6_I2_O)        0.124    30.314 f  snake_i/snakeController_0/inst/snake_i_156/O
                         net (fo=3, routed)           0.475    30.789    snake_i/snakeController_0/inst/snake_i_156_n_0
    SLICE_X88Y137        LUT6 (Prop_lut6_I2_O)        0.124    30.913 f  snake_i/snakeController_0/inst/snake_i_80/O
                         net (fo=3, routed)           0.306    31.219    snake_i/snakeController_0/inst/snake_i_80_n_0
    SLICE_X87Y137        LUT6 (Prop_lut6_I3_O)        0.124    31.343 f  snake_i/snakeController_0/inst/snake_i_78/O
                         net (fo=3, routed)           0.166    31.509    snake_i/snakeController_0/inst/snake_i_78_n_0
    SLICE_X87Y137        LUT5 (Prop_lut5_I2_O)        0.124    31.633 f  snake_i/snakeController_0/inst/snake_i_176/O
                         net (fo=3, routed)           0.305    31.938    snake_i/snakeController_0/inst/snake_i_176_n_0
    SLICE_X89Y137        LUT6 (Prop_lut6_I2_O)        0.124    32.062 f  snake_i/snakeController_0/inst/snake_i_177/O
                         net (fo=3, routed)           0.171    32.232    snake_i/snakeController_0/inst/snake_i_177_n_0
    SLICE_X89Y137        LUT5 (Prop_lut5_I2_O)        0.124    32.356 f  snake_i/snakeController_0/inst/snake_i_178/O
                         net (fo=3, routed)           0.559    32.915    snake_i/snakeController_0/inst/snake_i_178_n_0
    SLICE_X90Y137        LUT5 (Prop_lut5_I2_O)        0.124    33.039 f  snake_i/snakeController_0/inst/snake_i_100/O
                         net (fo=3, routed)           0.308    33.347    snake_i/snakeController_0/inst/snake_i_100_n_0
    SLICE_X91Y137        LUT6 (Prop_lut6_I2_O)        0.124    33.471 f  snake_i/snakeController_0/inst/snake_i_94/O
                         net (fo=3, routed)           0.635    34.106    snake_i/snakeController_0/inst/snake_i_94_n_0
    SLICE_X94Y135        LUT6 (Prop_lut6_I2_O)        0.124    34.230 f  snake_i/snakeController_0/inst/snake_i_92/O
                         net (fo=3, routed)           0.316    34.546    snake_i/snakeController_0/inst/snake_i_92_n_0
    SLICE_X95Y135        LUT5 (Prop_lut5_I2_O)        0.124    34.670 f  snake_i/snakeController_0/inst/snake_i_105/O
                         net (fo=3, routed)           0.319    34.989    snake_i/snakeController_0/inst/snake_i_105_n_0
    SLICE_X96Y135        LUT6 (Prop_lut6_I3_O)        0.124    35.113 f  snake_i/snakeController_0/inst/snake_i_108/O
                         net (fo=3, routed)           0.183    35.296    snake_i/snakeController_0/inst/snake_i_108_n_0
    SLICE_X96Y135        LUT6 (Prop_lut6_I3_O)        0.124    35.420 f  snake_i/snakeController_0/inst/data[7]_i_207/O
                         net (fo=3, routed)           0.301    35.721    snake_i/snakeController_0/inst/data[7]_i_207_n_0
    SLICE_X97Y136        LUT6 (Prop_lut6_I2_O)        0.124    35.845 f  snake_i/snakeController_0/inst/data[7]_i_70/O
                         net (fo=5, routed)           0.342    36.187    snake_i/snakeController_0/inst/data[7]_i_70_n_0
    SLICE_X96Y137        LUT6 (Prop_lut6_I2_O)        0.124    36.311 f  snake_i/snakeController_0/inst/data[7]_i_78/O
                         net (fo=4, routed)           0.353    36.664    snake_i/snakeController_0/inst/data[7]_i_78_n_0
    SLICE_X98Y137        LUT6 (Prop_lut6_I3_O)        0.124    36.788 f  snake_i/snakeController_0/inst/data[7]_i_26/O
                         net (fo=5, routed)           0.468    37.256    snake_i/snakeController_0/inst/data[7]_i_26_n_0
    SLICE_X96Y137        LUT6 (Prop_lut6_I3_O)        0.124    37.380 r  snake_i/snakeController_0/inst/snake_i_12/O
                         net (fo=3, routed)           0.460    37.839    snake_i/snakeController_0/inst/snake_i_12_n_0
    SLICE_X96Y137        LUT5 (Prop_lut5_I3_O)        0.124    37.963 r  snake_i/snakeController_0/inst/snake_i_3/O
                         net (fo=3, routed)           0.824    38.787    snake_i/snakeController_0/inst/snake_i_3_n_0
    SLICE_X96Y136        LUT6 (Prop_lut6_I1_O)        0.124    38.911 r  snake_i/snakeController_0/inst/data[7]_i_2/O
                         net (fo=1, routed)           0.286    39.198    snake_i/snakeController_0/inst/data[7]_i_2_n_0
    SLICE_X96Y136        LUT6 (Prop_lut6_I0_O)        0.124    39.322 r  snake_i/snakeController_0/inst/data[7]_i_1/O
                         net (fo=1, routed)           0.000    39.322    snake_i/snakeController_0/inst/data[7]_i_1_n_0
    SLICE_X96Y136        FDRE                                         r  snake_i/snakeController_0/inst/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.570    15.038    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    11.689 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    13.380    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.780    15.251    snake_i/snakeController_0/inst/clk
    SLICE_X96Y136        FDRE                                         r  snake_i/snakeController_0/inst/data_reg[7]/C
                         clock pessimism              0.132    15.383    
                         clock uncertainty           -0.128    15.255    
    SLICE_X96Y136        FDRE (Setup_fdre_C_D)        0.081    15.336    snake_i/snakeController_0/inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                         -39.322    
  -------------------------------------------------------------------
                         slack                                -23.985    

Slack (VIOLATED) :        -23.649ns  (required time - arrival time)
  Source:                 snake_i/snakeController_0/inst/snakeX2_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/snakeController_0/inst/snake_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_snake_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_snake_clk_wiz_0_0 rise@13.468ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        37.014ns  (logic 11.155ns (30.137%)  route 25.859ns (69.863%))
  Logic Levels:           73  (CARRY4=4 LUT1=1 LUT4=3 LUT5=18 LUT6=47)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 15.254 - 13.468 ) 
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.762     1.762    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.971     1.974    snake_i/snakeController_0/inst/clk
    SLICE_X90Y114        FDRE                                         r  snake_i/snakeController_0/inst/snakeX2_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y114        FDRE (Prop_fdre_C_Q)         0.518     2.492 r  snake_i/snakeController_0/inst/snakeX2_reg[1][2]/Q
                         net (fo=15, routed)          0.993     3.485    snake_i/snakeController_0/inst/snakeX2_reg[1]_128[2]
    SLICE_X89Y115        LUT6 (Prop_lut6_I3_O)        0.124     3.609 r  snake_i/snakeController_0/inst/data[7]_i_10220/O
                         net (fo=1, routed)           0.555     4.164    snake_i/snakeController_0/inst/data[7]_i_10220_n_0
    SLICE_X91Y115        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     4.571 f  snake_i/snakeController_0/inst/data_reg[7]_i_8360/O[1]
                         net (fo=2, routed)           0.462     5.033    snake_i/snakeController_0/inst_n_1006
    SLICE_X92Y114        LUT1 (Prop_lut1_I0_O)        0.303     5.336 r  snake_i/snakeController_0/data[7]_i_8364/O
                         net (fo=1, routed)           0.000     5.336    snake_i/snakeController_0/inst/snakeX2_reg[1][5]_0[3]
    SLICE_X92Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.712 r  snake_i/snakeController_0/inst/data_reg[7]_i_5927/CO[3]
                         net (fo=1, routed)           0.000     5.712    snake_i/snakeController_0/inst/data_reg[7]_i_5927_n_0
    SLICE_X92Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.931 r  snake_i/snakeController_0/inst/data_reg[7]_i_5926/O[0]
                         net (fo=2, routed)           0.805     6.736    snake_i/snakeController_0/inst/data_reg[7]_i_5926_n_7
    SLICE_X90Y114        LUT4 (Prop_lut4_I0_O)        0.295     7.031 r  snake_i/snakeController_0/inst/data[7]_i_2881/O
                         net (fo=1, routed)           0.000     7.031    snake_i/snakeController_0/inst/data[7]_i_2881_n_0
    SLICE_X90Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.564 r  snake_i/snakeController_0/inst/data_reg[7]_i_1001/CO[3]
                         net (fo=3, routed)           1.019     8.583    snake_i/snakeController_0/inst/found2628_in
    SLICE_X86Y118        LUT5 (Prop_lut5_I1_O)        0.116     8.699 r  snake_i/snakeController_0/inst/data[7]_i_992/O
                         net (fo=2, routed)           0.590     9.289    snake_i/snakeController_0/inst/found
    SLICE_X87Y119        LUT6 (Prop_lut6_I3_O)        0.328     9.617 r  snake_i/snakeController_0/inst/data[7]_i_975/O
                         net (fo=3, routed)           0.175     9.792    snake_i/snakeController_0/inst/data[7]_i_975_n_0
    SLICE_X87Y119        LUT6 (Prop_lut6_I2_O)        0.124     9.916 r  snake_i/snakeController_0/inst/data[7]_i_409/O
                         net (fo=3, routed)           0.452    10.368    snake_i/snakeController_0/inst/data[7]_i_409_n_0
    SLICE_X85Y120        LUT6 (Prop_lut6_I2_O)        0.124    10.492 r  snake_i/snakeController_0/inst/data[7]_i_391/O
                         net (fo=3, routed)           0.309    10.802    snake_i/snakeController_0/inst/data[7]_i_391_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I2_O)        0.124    10.926 r  snake_i/snakeController_0/inst/data[7]_i_389/O
                         net (fo=3, routed)           0.784    11.710    snake_i/snakeController_0/inst/data[7]_i_389_n_0
    SLICE_X90Y126        LUT6 (Prop_lut6_I3_O)        0.124    11.834 r  snake_i/snakeController_0/inst/data[7]_i_938/O
                         net (fo=3, routed)           0.309    12.143    snake_i/snakeController_0/inst/data[7]_i_938_n_0
    SLICE_X91Y126        LUT6 (Prop_lut6_I2_O)        0.124    12.267 r  snake_i/snakeController_0/inst/data[7]_i_939/O
                         net (fo=3, routed)           0.302    12.570    snake_i/snakeController_0/inst/data[7]_i_939_n_0
    SLICE_X91Y127        LUT6 (Prop_lut6_I2_O)        0.124    12.694 r  snake_i/snakeController_0/inst/data[7]_i_940/O
                         net (fo=3, routed)           0.310    13.003    snake_i/snakeController_0/inst/data[7]_i_940_n_0
    SLICE_X93Y127        LUT6 (Prop_lut6_I2_O)        0.124    13.127 r  snake_i/snakeController_0/inst/data[7]_i_426/O
                         net (fo=3, routed)           0.301    13.428    snake_i/snakeController_0/inst/data[7]_i_426_n_0
    SLICE_X93Y128        LUT5 (Prop_lut5_I2_O)        0.124    13.552 r  snake_i/snakeController_0/inst/data[7]_i_429/O
                         net (fo=3, routed)           0.308    13.860    snake_i/snakeController_0/inst/data[7]_i_429_n_0
    SLICE_X93Y129        LUT6 (Prop_lut6_I2_O)        0.124    13.984 r  snake_i/snakeController_0/inst/data[7]_i_1012/O
                         net (fo=3, routed)           0.276    14.260    snake_i/snakeController_0/inst/data[7]_i_1012_n_0
    SLICE_X93Y129        LUT6 (Prop_lut6_I2_O)        0.124    14.384 r  snake_i/snakeController_0/inst/data[7]_i_797/O
                         net (fo=3, routed)           0.173    14.556    snake_i/snakeController_0/inst/data[7]_i_797_n_0
    SLICE_X93Y129        LUT6 (Prop_lut6_I2_O)        0.124    14.680 r  snake_i/snakeController_0/inst/data[7]_i_334/O
                         net (fo=3, routed)           0.302    14.982    snake_i/snakeController_0/inst/data[7]_i_334_n_0
    SLICE_X93Y130        LUT5 (Prop_lut5_I2_O)        0.124    15.106 r  snake_i/snakeController_0/inst/data[7]_i_332/O
                         net (fo=3, routed)           0.305    15.411    snake_i/snakeController_0/inst/data[7]_i_332_n_0
    SLICE_X93Y131        LUT6 (Prop_lut6_I2_O)        0.124    15.535 r  snake_i/snakeController_0/inst/data[7]_i_328/O
                         net (fo=3, routed)           0.363    15.898    snake_i/snakeController_0/inst/data[7]_i_328_n_0
    SLICE_X92Y131        LUT6 (Prop_lut6_I3_O)        0.124    16.022 r  snake_i/snakeController_0/inst/data[7]_i_331/O
                         net (fo=3, routed)           0.481    16.503    snake_i/snakeController_0/inst/data[7]_i_331_n_0
    SLICE_X90Y133        LUT6 (Prop_lut6_I3_O)        0.124    16.627 r  snake_i/snakeController_0/inst/data[7]_i_341/O
                         net (fo=3, routed)           0.314    16.941    snake_i/snakeController_0/inst/data[7]_i_341_n_0
    SLICE_X91Y133        LUT6 (Prop_lut6_I3_O)        0.124    17.065 r  snake_i/snakeController_0/inst/data[7]_i_346/O
                         net (fo=3, routed)           0.161    17.226    snake_i/snakeController_0/inst/data[7]_i_346_n_0
    SLICE_X91Y133        LUT6 (Prop_lut6_I2_O)        0.124    17.350 r  snake_i/snakeController_0/inst/data[7]_i_350/O
                         net (fo=3, routed)           0.314    17.664    snake_i/snakeController_0/inst/data[7]_i_350_n_0
    SLICE_X91Y132        LUT5 (Prop_lut5_I2_O)        0.124    17.788 r  snake_i/snakeController_0/inst/data[7]_i_820/O
                         net (fo=3, routed)           0.178    17.965    snake_i/snakeController_0/inst/data[7]_i_820_n_0
    SLICE_X91Y132        LUT6 (Prop_lut6_I2_O)        0.124    18.089 r  snake_i/snakeController_0/inst/data[7]_i_826/O
                         net (fo=3, routed)           0.433    18.522    snake_i/snakeController_0/inst/data[7]_i_826_n_0
    SLICE_X90Y131        LUT5 (Prop_lut5_I2_O)        0.124    18.646 r  snake_i/snakeController_0/inst/data[7]_i_359/O
                         net (fo=3, routed)           0.185    18.831    snake_i/snakeController_0/inst/data[7]_i_359_n_0
    SLICE_X90Y131        LUT6 (Prop_lut6_I3_O)        0.124    18.955 r  snake_i/snakeController_0/inst/data[7]_i_357/O
                         net (fo=4, routed)           0.547    19.502    snake_i/snakeController_0/inst/data[7]_i_357_n_0
    SLICE_X88Y129        LUT6 (Prop_lut6_I3_O)        0.124    19.626 r  snake_i/snakeController_0/inst/data[7]_i_838/O
                         net (fo=2, routed)           0.296    19.922    snake_i/snakeController_0/inst/data[7]_i_838_n_0
    SLICE_X87Y129        LUT5 (Prop_lut5_I2_O)        0.124    20.046 r  snake_i/snakeController_0/inst/data[7]_i_841/O
                         net (fo=3, routed)           0.161    20.207    snake_i/snakeController_0/inst/data[7]_i_841_n_0
    SLICE_X87Y129        LUT6 (Prop_lut6_I3_O)        0.124    20.331 r  snake_i/snakeController_0/inst/data[7]_i_842/O
                         net (fo=3, routed)           0.481    20.812    snake_i/snakeController_0/inst/data[7]_i_842_n_0
    SLICE_X82Y131        LUT5 (Prop_lut5_I2_O)        0.124    20.936 r  snake_i/snakeController_0/inst/data[7]_i_450/O
                         net (fo=3, routed)           0.318    21.254    snake_i/snakeController_0/inst/data[7]_i_450_n_0
    SLICE_X81Y131        LUT6 (Prop_lut6_I3_O)        0.124    21.378 r  snake_i/snakeController_0/inst/data[7]_i_445/O
                         net (fo=3, routed)           0.468    21.846    snake_i/snakeController_0/inst/data[7]_i_445_n_0
    SLICE_X80Y135        LUT5 (Prop_lut5_I2_O)        0.124    21.970 r  snake_i/snakeController_0/inst/data[7]_i_444/O
                         net (fo=3, routed)           0.526    22.496    snake_i/snakeController_0/inst/data[7]_i_444_n_0
    SLICE_X67Y135        LUT6 (Prop_lut6_I3_O)        0.124    22.620 r  snake_i/snakeController_0/inst/data[7]_i_452/O
                         net (fo=3, routed)           0.164    22.783    snake_i/snakeController_0/inst/data[7]_i_452_n_0
    SLICE_X67Y135        LUT5 (Prop_lut5_I2_O)        0.124    22.907 r  snake_i/snakeController_0/inst/data[7]_i_455/O
                         net (fo=3, routed)           0.328    23.235    snake_i/snakeController_0/inst/data[7]_i_455_n_0
    SLICE_X64Y134        LUT6 (Prop_lut6_I3_O)        0.124    23.359 r  snake_i/snakeController_0/inst/data[7]_i_456/O
                         net (fo=3, routed)           0.318    23.677    snake_i/snakeController_0/inst/data[7]_i_456_n_0
    SLICE_X64Y135        LUT6 (Prop_lut6_I3_O)        0.124    23.801 r  snake_i/snakeController_0/inst/data[7]_i_1073/O
                         net (fo=3, routed)           0.181    23.982    snake_i/snakeController_0/inst/data[7]_i_1073_n_0
    SLICE_X64Y135        LUT6 (Prop_lut6_I3_O)        0.124    24.106 r  snake_i/snakeController_0/inst/data[7]_i_1075/O
                         net (fo=3, routed)           0.326    24.432    snake_i/snakeController_0/inst/data[7]_i_1075_n_0
    SLICE_X64Y134        LUT6 (Prop_lut6_I3_O)        0.124    24.556 r  snake_i/snakeController_0/inst/data[7]_i_1076/O
                         net (fo=3, routed)           0.349    24.905    snake_i/snakeController_0/inst/data[7]_i_1076_n_0
    SLICE_X65Y134        LUT6 (Prop_lut6_I2_O)        0.124    25.029 r  snake_i/snakeController_0/inst/data[7]_i_468/O
                         net (fo=3, routed)           0.174    25.203    snake_i/snakeController_0/inst/data[7]_i_468_n_0
    SLICE_X65Y134        LUT6 (Prop_lut6_I2_O)        0.124    25.327 r  snake_i/snakeController_0/inst/data[7]_i_472/O
                         net (fo=3, routed)           0.314    25.641    snake_i/snakeController_0/inst/data[7]_i_472_n_0
    SLICE_X65Y133        LUT6 (Prop_lut6_I3_O)        0.124    25.765 r  snake_i/snakeController_0/inst/data[7]_i_1082/O
                         net (fo=3, routed)           0.314    26.079    snake_i/snakeController_0/inst/data[7]_i_1082_n_0
    SLICE_X65Y131        LUT6 (Prop_lut6_I3_O)        0.124    26.203 r  snake_i/snakeController_0/inst/data[7]_i_1085/O
                         net (fo=4, routed)           0.342    26.545    snake_i/snakeController_0/inst/data[7]_i_1085_n_0
    SLICE_X66Y130        LUT6 (Prop_lut6_I3_O)        0.124    26.669 r  snake_i/snakeController_0/inst/snake_i_163/O
                         net (fo=2, routed)           0.314    26.983    snake_i/snakeController_0/inst/snake_i_163_n_0
    SLICE_X66Y131        LUT6 (Prop_lut6_I2_O)        0.124    27.107 r  snake_i/snakeController_0/inst/snake_i_161/O
                         net (fo=3, routed)           0.186    27.293    snake_i/snakeController_0/inst/snake_i_161_n_0
    SLICE_X66Y131        LUT6 (Prop_lut6_I3_O)        0.124    27.417 r  snake_i/snakeController_0/inst/snake_i_158/O
                         net (fo=3, routed)           0.319    27.736    snake_i/snakeController_0/inst/snake_i_158_n_0
    SLICE_X65Y132        LUT5 (Prop_lut5_I2_O)        0.124    27.860 r  snake_i/snakeController_0/inst/snake_i_160/O
                         net (fo=3, routed)           0.307    28.167    snake_i/snakeController_0/inst/snake_i_160_n_0
    SLICE_X67Y132        LUT5 (Prop_lut5_I2_O)        0.124    28.291 r  snake_i/snakeController_0/inst/snake_i_147/O
                         net (fo=3, routed)           0.335    28.626    snake_i/snakeController_0/inst/snake_i_147_n_0
    SLICE_X80Y132        LUT6 (Prop_lut6_I2_O)        0.124    28.750 r  snake_i/snakeController_0/inst/snake_i_58/O
                         net (fo=3, routed)           0.436    29.186    snake_i/snakeController_0/inst/snake_i_58_n_0
    SLICE_X84Y132        LUT5 (Prop_lut5_I2_O)        0.124    29.310 r  snake_i/snakeController_0/inst/snake_i_62/O
                         net (fo=3, routed)           0.439    29.749    snake_i/snakeController_0/inst/snake_i_62_n_0
    SLICE_X84Y133        LUT6 (Prop_lut6_I2_O)        0.124    29.873 r  snake_i/snakeController_0/inst/snake_i_153/O
                         net (fo=3, routed)           0.317    30.190    snake_i/snakeController_0/inst/snake_i_153_n_0
    SLICE_X85Y135        LUT6 (Prop_lut6_I2_O)        0.124    30.314 r  snake_i/snakeController_0/inst/snake_i_156/O
                         net (fo=3, routed)           0.475    30.789    snake_i/snakeController_0/inst/snake_i_156_n_0
    SLICE_X88Y137        LUT6 (Prop_lut6_I2_O)        0.124    30.913 r  snake_i/snakeController_0/inst/snake_i_80/O
                         net (fo=3, routed)           0.306    31.219    snake_i/snakeController_0/inst/snake_i_80_n_0
    SLICE_X87Y137        LUT6 (Prop_lut6_I3_O)        0.124    31.343 r  snake_i/snakeController_0/inst/snake_i_78/O
                         net (fo=3, routed)           0.166    31.509    snake_i/snakeController_0/inst/snake_i_78_n_0
    SLICE_X87Y137        LUT5 (Prop_lut5_I2_O)        0.124    31.633 r  snake_i/snakeController_0/inst/snake_i_176/O
                         net (fo=3, routed)           0.305    31.938    snake_i/snakeController_0/inst/snake_i_176_n_0
    SLICE_X89Y137        LUT6 (Prop_lut6_I2_O)        0.124    32.062 r  snake_i/snakeController_0/inst/snake_i_177/O
                         net (fo=3, routed)           0.171    32.232    snake_i/snakeController_0/inst/snake_i_177_n_0
    SLICE_X89Y137        LUT5 (Prop_lut5_I2_O)        0.124    32.356 r  snake_i/snakeController_0/inst/snake_i_178/O
                         net (fo=3, routed)           0.559    32.915    snake_i/snakeController_0/inst/snake_i_178_n_0
    SLICE_X90Y137        LUT5 (Prop_lut5_I2_O)        0.124    33.039 r  snake_i/snakeController_0/inst/snake_i_100/O
                         net (fo=3, routed)           0.308    33.347    snake_i/snakeController_0/inst/snake_i_100_n_0
    SLICE_X91Y137        LUT6 (Prop_lut6_I2_O)        0.124    33.471 r  snake_i/snakeController_0/inst/snake_i_94/O
                         net (fo=3, routed)           0.635    34.106    snake_i/snakeController_0/inst/snake_i_94_n_0
    SLICE_X94Y135        LUT6 (Prop_lut6_I2_O)        0.124    34.230 r  snake_i/snakeController_0/inst/snake_i_92/O
                         net (fo=3, routed)           0.316    34.546    snake_i/snakeController_0/inst/snake_i_92_n_0
    SLICE_X95Y135        LUT5 (Prop_lut5_I2_O)        0.124    34.670 r  snake_i/snakeController_0/inst/snake_i_105/O
                         net (fo=3, routed)           0.319    34.989    snake_i/snakeController_0/inst/snake_i_105_n_0
    SLICE_X96Y135        LUT6 (Prop_lut6_I3_O)        0.124    35.113 r  snake_i/snakeController_0/inst/snake_i_108/O
                         net (fo=3, routed)           0.183    35.296    snake_i/snakeController_0/inst/snake_i_108_n_0
    SLICE_X96Y135        LUT6 (Prop_lut6_I3_O)        0.124    35.420 r  snake_i/snakeController_0/inst/data[7]_i_207/O
                         net (fo=3, routed)           0.301    35.721    snake_i/snakeController_0/inst/data[7]_i_207_n_0
    SLICE_X97Y136        LUT6 (Prop_lut6_I2_O)        0.124    35.845 r  snake_i/snakeController_0/inst/data[7]_i_70/O
                         net (fo=5, routed)           0.342    36.187    snake_i/snakeController_0/inst/data[7]_i_70_n_0
    SLICE_X96Y137        LUT6 (Prop_lut6_I2_O)        0.124    36.311 r  snake_i/snakeController_0/inst/data[7]_i_78/O
                         net (fo=4, routed)           0.344    36.655    snake_i/snakeController_0/inst/data[7]_i_78_n_0
    SLICE_X98Y137        LUT6 (Prop_lut6_I5_O)        0.124    36.779 r  snake_i/snakeController_0/inst/data[7]_i_67/O
                         net (fo=1, routed)           0.313    37.092    snake_i/snakeController_0/inst/data[7]_i_67_n_0
    SLICE_X98Y138        LUT4 (Prop_lut4_I1_O)        0.124    37.216 f  snake_i/snakeController_0/inst/data[7]_i_20/O
                         net (fo=2, routed)           0.664    37.880    snake_i/snakeController_0/inst/data[7]_i_20_n_0
    SLICE_X95Y138        LUT4 (Prop_lut4_I2_O)        0.124    38.004 r  snake_i/snakeController_0/inst/snake_i_16/O
                         net (fo=1, routed)           0.433    38.437    snake_i/snakeController_0/inst/snake_i_16_n_0
    SLICE_X95Y138        LUT6 (Prop_lut6_I1_O)        0.124    38.561 r  snake_i/snakeController_0/inst/snake_i_5/O
                         net (fo=1, routed)           0.303    38.864    snake_i/snakeController_0/inst/snake_i_5_n_0
    SLICE_X94Y139        LUT5 (Prop_lut5_I4_O)        0.124    38.988 r  snake_i/snakeController_0/inst/snake_i_1/O
                         net (fo=1, routed)           0.000    38.988    snake_i/snakeController_0/inst/snake_i_1_n_0
    SLICE_X94Y139        FDRE                                         r  snake_i/snakeController_0/inst/snake_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.570    15.038    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    11.689 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    13.380    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.783    15.254    snake_i/snakeController_0/inst/clk
    SLICE_X94Y139        FDRE                                         r  snake_i/snakeController_0/inst/snake_reg/C
                         clock pessimism              0.132    15.386    
                         clock uncertainty           -0.128    15.258    
    SLICE_X94Y139        FDRE (Setup_fdre_C_D)        0.081    15.339    snake_i/snakeController_0/inst/snake_reg
  -------------------------------------------------------------------
                         required time                         15.339    
                         arrival time                         -38.988    
  -------------------------------------------------------------------
                         slack                                -23.649    

Slack (VIOLATED) :        -2.078ns  (required time - arrival time)
  Source:                 snake_i/display_timing_0/inst/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/snakeController_0/inst/snakeX2_reg[77][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_snake_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_snake_clk_wiz_0_0 rise@13.468ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.925ns  (logic 1.364ns (9.139%)  route 13.561ns (90.861%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.649ns = ( 15.117 - 13.468 ) 
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.762     1.762    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.966     1.969    snake_i/display_timing_0/inst/pclk
    SLICE_X94Y120        FDRE                                         r  snake_i/display_timing_0/inst/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y120        FDRE (Prop_fdre_C_Q)         0.518     2.487 r  snake_i/display_timing_0/inst/y_reg[6]/Q
                         net (fo=519, routed)         6.495     8.982    snake_i/snakeController_0/inst/y[6]
    SLICE_X90Y102        LUT4 (Prop_lut4_I3_O)        0.146     9.128 f  snake_i/snakeController_0/inst/size[6]_i_6/O
                         net (fo=1, routed)           0.307     9.435    snake_i/snakeController_0/inst/size[6]_i_6_n_0
    SLICE_X90Y101        LUT5 (Prop_lut5_I4_O)        0.328     9.763 f  snake_i/snakeController_0/inst/size[6]_i_3/O
                         net (fo=1, routed)           0.655    10.418    snake_i/snakeController_0/inst/size[6]_i_3_n_0
    SLICE_X91Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.542 r  snake_i/snakeController_0/inst/size[6]_i_2/O
                         net (fo=7, routed)           0.691    11.233    snake_i/snakeController_0/inst/p_955_in
    SLICE_X99Y96         LUT2 (Prop_lut2_I1_O)        0.124    11.357 r  snake_i/snakeController_0/inst/size[6]_i_1/O
                         net (fo=144, routed)         3.630    14.987    snake_i/snakeController_0/inst/updatetDir0
    SLICE_X60Y121        LUT6 (Prop_lut6_I0_O)        0.124    15.111 r  snake_i/snakeController_0/inst/snakeY2[77][4]_i_1/O
                         net (fo=11, routed)          1.783    16.894    snake_i/snakeController_0/inst/snakeY2[77][4]_i_1_n_0
    SLICE_X35Y119        FDRE                                         r  snake_i/snakeController_0/inst/snakeX2_reg[77][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.570    15.038    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    11.689 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    13.380    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.646    15.117    snake_i/snakeController_0/inst/clk
    SLICE_X35Y119        FDRE                                         r  snake_i/snakeController_0/inst/snakeX2_reg[77][0]/C
                         clock pessimism              0.032    15.149    
                         clock uncertainty           -0.128    15.021    
    SLICE_X35Y119        FDRE (Setup_fdre_C_CE)      -0.205    14.816    snake_i/snakeController_0/inst/snakeX2_reg[77][0]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                         -16.894    
  -------------------------------------------------------------------
                         slack                                 -2.078    

Slack (VIOLATED) :        -2.078ns  (required time - arrival time)
  Source:                 snake_i/display_timing_0/inst/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/snakeController_0/inst/snakeX2_reg[77][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_snake_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_snake_clk_wiz_0_0 rise@13.468ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.925ns  (logic 1.364ns (9.139%)  route 13.561ns (90.861%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.649ns = ( 15.117 - 13.468 ) 
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.762     1.762    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.966     1.969    snake_i/display_timing_0/inst/pclk
    SLICE_X94Y120        FDRE                                         r  snake_i/display_timing_0/inst/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y120        FDRE (Prop_fdre_C_Q)         0.518     2.487 r  snake_i/display_timing_0/inst/y_reg[6]/Q
                         net (fo=519, routed)         6.495     8.982    snake_i/snakeController_0/inst/y[6]
    SLICE_X90Y102        LUT4 (Prop_lut4_I3_O)        0.146     9.128 f  snake_i/snakeController_0/inst/size[6]_i_6/O
                         net (fo=1, routed)           0.307     9.435    snake_i/snakeController_0/inst/size[6]_i_6_n_0
    SLICE_X90Y101        LUT5 (Prop_lut5_I4_O)        0.328     9.763 f  snake_i/snakeController_0/inst/size[6]_i_3/O
                         net (fo=1, routed)           0.655    10.418    snake_i/snakeController_0/inst/size[6]_i_3_n_0
    SLICE_X91Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.542 r  snake_i/snakeController_0/inst/size[6]_i_2/O
                         net (fo=7, routed)           0.691    11.233    snake_i/snakeController_0/inst/p_955_in
    SLICE_X99Y96         LUT2 (Prop_lut2_I1_O)        0.124    11.357 r  snake_i/snakeController_0/inst/size[6]_i_1/O
                         net (fo=144, routed)         3.630    14.987    snake_i/snakeController_0/inst/updatetDir0
    SLICE_X60Y121        LUT6 (Prop_lut6_I0_O)        0.124    15.111 r  snake_i/snakeController_0/inst/snakeY2[77][4]_i_1/O
                         net (fo=11, routed)          1.783    16.894    snake_i/snakeController_0/inst/snakeY2[77][4]_i_1_n_0
    SLICE_X35Y119        FDRE                                         r  snake_i/snakeController_0/inst/snakeX2_reg[77][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.570    15.038    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    11.689 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    13.380    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.646    15.117    snake_i/snakeController_0/inst/clk
    SLICE_X35Y119        FDRE                                         r  snake_i/snakeController_0/inst/snakeX2_reg[77][1]/C
                         clock pessimism              0.032    15.149    
                         clock uncertainty           -0.128    15.021    
    SLICE_X35Y119        FDRE (Setup_fdre_C_CE)      -0.205    14.816    snake_i/snakeController_0/inst/snakeX2_reg[77][1]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                         -16.894    
  -------------------------------------------------------------------
                         slack                                 -2.078    

Slack (VIOLATED) :        -2.078ns  (required time - arrival time)
  Source:                 snake_i/display_timing_0/inst/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/snakeController_0/inst/snakeX2_reg[77][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_snake_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_snake_clk_wiz_0_0 rise@13.468ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.925ns  (logic 1.364ns (9.139%)  route 13.561ns (90.861%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.649ns = ( 15.117 - 13.468 ) 
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.762     1.762    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.966     1.969    snake_i/display_timing_0/inst/pclk
    SLICE_X94Y120        FDRE                                         r  snake_i/display_timing_0/inst/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y120        FDRE (Prop_fdre_C_Q)         0.518     2.487 r  snake_i/display_timing_0/inst/y_reg[6]/Q
                         net (fo=519, routed)         6.495     8.982    snake_i/snakeController_0/inst/y[6]
    SLICE_X90Y102        LUT4 (Prop_lut4_I3_O)        0.146     9.128 f  snake_i/snakeController_0/inst/size[6]_i_6/O
                         net (fo=1, routed)           0.307     9.435    snake_i/snakeController_0/inst/size[6]_i_6_n_0
    SLICE_X90Y101        LUT5 (Prop_lut5_I4_O)        0.328     9.763 f  snake_i/snakeController_0/inst/size[6]_i_3/O
                         net (fo=1, routed)           0.655    10.418    snake_i/snakeController_0/inst/size[6]_i_3_n_0
    SLICE_X91Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.542 r  snake_i/snakeController_0/inst/size[6]_i_2/O
                         net (fo=7, routed)           0.691    11.233    snake_i/snakeController_0/inst/p_955_in
    SLICE_X99Y96         LUT2 (Prop_lut2_I1_O)        0.124    11.357 r  snake_i/snakeController_0/inst/size[6]_i_1/O
                         net (fo=144, routed)         3.630    14.987    snake_i/snakeController_0/inst/updatetDir0
    SLICE_X60Y121        LUT6 (Prop_lut6_I0_O)        0.124    15.111 r  snake_i/snakeController_0/inst/snakeY2[77][4]_i_1/O
                         net (fo=11, routed)          1.783    16.894    snake_i/snakeController_0/inst/snakeY2[77][4]_i_1_n_0
    SLICE_X35Y119        FDRE                                         r  snake_i/snakeController_0/inst/snakeX2_reg[77][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.570    15.038    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    11.689 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    13.380    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.646    15.117    snake_i/snakeController_0/inst/clk
    SLICE_X35Y119        FDRE                                         r  snake_i/snakeController_0/inst/snakeX2_reg[77][3]/C
                         clock pessimism              0.032    15.149    
                         clock uncertainty           -0.128    15.021    
    SLICE_X35Y119        FDRE (Setup_fdre_C_CE)      -0.205    14.816    snake_i/snakeController_0/inst/snakeX2_reg[77][3]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                         -16.894    
  -------------------------------------------------------------------
                         slack                                 -2.078    

Slack (VIOLATED) :        -2.078ns  (required time - arrival time)
  Source:                 snake_i/display_timing_0/inst/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/snakeController_0/inst/snakeX2_reg[77][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_snake_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_snake_clk_wiz_0_0 rise@13.468ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.925ns  (logic 1.364ns (9.139%)  route 13.561ns (90.861%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.649ns = ( 15.117 - 13.468 ) 
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.762     1.762    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.966     1.969    snake_i/display_timing_0/inst/pclk
    SLICE_X94Y120        FDRE                                         r  snake_i/display_timing_0/inst/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y120        FDRE (Prop_fdre_C_Q)         0.518     2.487 r  snake_i/display_timing_0/inst/y_reg[6]/Q
                         net (fo=519, routed)         6.495     8.982    snake_i/snakeController_0/inst/y[6]
    SLICE_X90Y102        LUT4 (Prop_lut4_I3_O)        0.146     9.128 f  snake_i/snakeController_0/inst/size[6]_i_6/O
                         net (fo=1, routed)           0.307     9.435    snake_i/snakeController_0/inst/size[6]_i_6_n_0
    SLICE_X90Y101        LUT5 (Prop_lut5_I4_O)        0.328     9.763 f  snake_i/snakeController_0/inst/size[6]_i_3/O
                         net (fo=1, routed)           0.655    10.418    snake_i/snakeController_0/inst/size[6]_i_3_n_0
    SLICE_X91Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.542 r  snake_i/snakeController_0/inst/size[6]_i_2/O
                         net (fo=7, routed)           0.691    11.233    snake_i/snakeController_0/inst/p_955_in
    SLICE_X99Y96         LUT2 (Prop_lut2_I1_O)        0.124    11.357 r  snake_i/snakeController_0/inst/size[6]_i_1/O
                         net (fo=144, routed)         3.630    14.987    snake_i/snakeController_0/inst/updatetDir0
    SLICE_X60Y121        LUT6 (Prop_lut6_I0_O)        0.124    15.111 r  snake_i/snakeController_0/inst/snakeY2[77][4]_i_1/O
                         net (fo=11, routed)          1.783    16.894    snake_i/snakeController_0/inst/snakeY2[77][4]_i_1_n_0
    SLICE_X35Y119        FDRE                                         r  snake_i/snakeController_0/inst/snakeX2_reg[77][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.570    15.038    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    11.689 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    13.380    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.646    15.117    snake_i/snakeController_0/inst/clk
    SLICE_X35Y119        FDRE                                         r  snake_i/snakeController_0/inst/snakeX2_reg[77][4]/C
                         clock pessimism              0.032    15.149    
                         clock uncertainty           -0.128    15.021    
    SLICE_X35Y119        FDRE (Setup_fdre_C_CE)      -0.205    14.816    snake_i/snakeController_0/inst/snakeX2_reg[77][4]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                         -16.894    
  -------------------------------------------------------------------
                         slack                                 -2.078    

Slack (VIOLATED) :        -2.036ns  (required time - arrival time)
  Source:                 snake_i/display_timing_0/inst/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/snakeController_0/inst/snakeX2_reg[77][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_snake_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_snake_clk_wiz_0_0 rise@13.468ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.884ns  (logic 1.364ns (9.164%)  route 13.520ns (90.836%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 15.118 - 13.468 ) 
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.762     1.762    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.966     1.969    snake_i/display_timing_0/inst/pclk
    SLICE_X94Y120        FDRE                                         r  snake_i/display_timing_0/inst/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y120        FDRE (Prop_fdre_C_Q)         0.518     2.487 r  snake_i/display_timing_0/inst/y_reg[6]/Q
                         net (fo=519, routed)         6.495     8.982    snake_i/snakeController_0/inst/y[6]
    SLICE_X90Y102        LUT4 (Prop_lut4_I3_O)        0.146     9.128 f  snake_i/snakeController_0/inst/size[6]_i_6/O
                         net (fo=1, routed)           0.307     9.435    snake_i/snakeController_0/inst/size[6]_i_6_n_0
    SLICE_X90Y101        LUT5 (Prop_lut5_I4_O)        0.328     9.763 f  snake_i/snakeController_0/inst/size[6]_i_3/O
                         net (fo=1, routed)           0.655    10.418    snake_i/snakeController_0/inst/size[6]_i_3_n_0
    SLICE_X91Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.542 r  snake_i/snakeController_0/inst/size[6]_i_2/O
                         net (fo=7, routed)           0.691    11.233    snake_i/snakeController_0/inst/p_955_in
    SLICE_X99Y96         LUT2 (Prop_lut2_I1_O)        0.124    11.357 r  snake_i/snakeController_0/inst/size[6]_i_1/O
                         net (fo=144, routed)         3.630    14.987    snake_i/snakeController_0/inst/updatetDir0
    SLICE_X60Y121        LUT6 (Prop_lut6_I0_O)        0.124    15.111 r  snake_i/snakeController_0/inst/snakeY2[77][4]_i_1/O
                         net (fo=11, routed)          1.741    16.853    snake_i/snakeController_0/inst/snakeY2[77][4]_i_1_n_0
    SLICE_X35Y118        FDRE                                         r  snake_i/snakeController_0/inst/snakeX2_reg[77][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.570    15.038    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    11.689 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    13.380    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.647    15.118    snake_i/snakeController_0/inst/clk
    SLICE_X35Y118        FDRE                                         r  snake_i/snakeController_0/inst/snakeX2_reg[77][2]/C
                         clock pessimism              0.032    15.150    
                         clock uncertainty           -0.128    15.022    
    SLICE_X35Y118        FDRE (Setup_fdre_C_CE)      -0.205    14.817    snake_i/snakeController_0/inst/snakeX2_reg[77][2]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                         -16.853    
  -------------------------------------------------------------------
                         slack                                 -2.036    

Slack (VIOLATED) :        -2.004ns  (required time - arrival time)
  Source:                 snake_i/display_timing_0/inst/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/snakeController_0/inst/snakeY2_reg[73][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_snake_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_snake_clk_wiz_0_0 rise@13.468ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.859ns  (logic 1.364ns (9.180%)  route 13.495ns (90.820%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 15.125 - 13.468 ) 
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.762     1.762    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.966     1.969    snake_i/display_timing_0/inst/pclk
    SLICE_X94Y120        FDRE                                         r  snake_i/display_timing_0/inst/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y120        FDRE (Prop_fdre_C_Q)         0.518     2.487 r  snake_i/display_timing_0/inst/y_reg[6]/Q
                         net (fo=519, routed)         6.495     8.982    snake_i/snakeController_0/inst/y[6]
    SLICE_X90Y102        LUT4 (Prop_lut4_I3_O)        0.146     9.128 f  snake_i/snakeController_0/inst/size[6]_i_6/O
                         net (fo=1, routed)           0.307     9.435    snake_i/snakeController_0/inst/size[6]_i_6_n_0
    SLICE_X90Y101        LUT5 (Prop_lut5_I4_O)        0.328     9.763 f  snake_i/snakeController_0/inst/size[6]_i_3/O
                         net (fo=1, routed)           0.655    10.418    snake_i/snakeController_0/inst/size[6]_i_3_n_0
    SLICE_X91Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.542 r  snake_i/snakeController_0/inst/size[6]_i_2/O
                         net (fo=7, routed)           0.691    11.233    snake_i/snakeController_0/inst/p_955_in
    SLICE_X99Y96         LUT2 (Prop_lut2_I1_O)        0.124    11.357 r  snake_i/snakeController_0/inst/size[6]_i_1/O
                         net (fo=144, routed)         2.781    14.138    snake_i/snakeController_0/inst/updatetDir0
    SLICE_X59Y118        LUT6 (Prop_lut6_I0_O)        0.124    14.262 r  snake_i/snakeController_0/inst/snakeY2[73][4]_i_1/O
                         net (fo=11, routed)          2.566    16.828    snake_i/snakeController_0/inst/snakeY2[73][4]_i_1_n_0
    SLICE_X49Y144        FDRE                                         r  snake_i/snakeController_0/inst/snakeY2_reg[73][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.570    15.038    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    11.689 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    13.380    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.654    15.125    snake_i/snakeController_0/inst/clk
    SLICE_X49Y144        FDRE                                         r  snake_i/snakeController_0/inst/snakeY2_reg[73][1]/C
                         clock pessimism              0.032    15.157    
                         clock uncertainty           -0.128    15.029    
    SLICE_X49Y144        FDRE (Setup_fdre_C_CE)      -0.205    14.824    snake_i/snakeController_0/inst/snakeY2_reg[73][1]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -16.828    
  -------------------------------------------------------------------
                         slack                                 -2.004    

Slack (VIOLATED) :        -1.940ns  (required time - arrival time)
  Source:                 snake_i/display_timing_0/inst/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/snakeController_0/inst/snakeX2_reg[61][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_snake_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_snake_clk_wiz_0_0 rise@13.468ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.958ns  (logic 1.364ns (9.119%)  route 13.594ns (90.881%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 15.188 - 13.468 ) 
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.762     1.762    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.966     1.969    snake_i/display_timing_0/inst/pclk
    SLICE_X94Y120        FDRE                                         r  snake_i/display_timing_0/inst/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y120        FDRE (Prop_fdre_C_Q)         0.518     2.487 r  snake_i/display_timing_0/inst/y_reg[6]/Q
                         net (fo=519, routed)         6.495     8.982    snake_i/snakeController_0/inst/y[6]
    SLICE_X90Y102        LUT4 (Prop_lut4_I3_O)        0.146     9.128 f  snake_i/snakeController_0/inst/size[6]_i_6/O
                         net (fo=1, routed)           0.307     9.435    snake_i/snakeController_0/inst/size[6]_i_6_n_0
    SLICE_X90Y101        LUT5 (Prop_lut5_I4_O)        0.328     9.763 f  snake_i/snakeController_0/inst/size[6]_i_3/O
                         net (fo=1, routed)           0.655    10.418    snake_i/snakeController_0/inst/size[6]_i_3_n_0
    SLICE_X91Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.542 r  snake_i/snakeController_0/inst/size[6]_i_2/O
                         net (fo=7, routed)           0.691    11.233    snake_i/snakeController_0/inst/p_955_in
    SLICE_X99Y96         LUT2 (Prop_lut2_I1_O)        0.124    11.357 r  snake_i/snakeController_0/inst/size[6]_i_1/O
                         net (fo=144, routed)         4.706    16.063    snake_i/snakeController_0/inst/updatetDir0
    SLICE_X65Y141        LUT6 (Prop_lut6_I0_O)        0.124    16.187 r  snake_i/snakeController_0/inst/snakeY2[61][4]_i_1/O
                         net (fo=11, routed)          0.740    16.927    snake_i/snakeController_0/inst/snakeY2[61][4]_i_1_n_0
    SLICE_X65Y141        FDRE                                         r  snake_i/snakeController_0/inst/snakeX2_reg[61][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.570    15.038    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    11.689 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    13.380    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.717    15.188    snake_i/snakeController_0/inst/clk
    SLICE_X65Y141        FDRE                                         r  snake_i/snakeController_0/inst/snakeX2_reg[61][0]/C
                         clock pessimism              0.132    15.320    
                         clock uncertainty           -0.128    15.192    
    SLICE_X65Y141        FDRE (Setup_fdre_C_CE)      -0.205    14.987    snake_i/snakeController_0/inst/snakeX2_reg[61][0]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                         -16.927    
  -------------------------------------------------------------------
                         slack                                 -1.940    

Slack (VIOLATED) :        -1.940ns  (required time - arrival time)
  Source:                 snake_i/display_timing_0/inst/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/snakeController_0/inst/snakeX2_reg[61][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_snake_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_snake_clk_wiz_0_0 rise@13.468ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.958ns  (logic 1.364ns (9.119%)  route 13.594ns (90.881%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 15.188 - 13.468 ) 
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.762     1.762    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.966     1.969    snake_i/display_timing_0/inst/pclk
    SLICE_X94Y120        FDRE                                         r  snake_i/display_timing_0/inst/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y120        FDRE (Prop_fdre_C_Q)         0.518     2.487 r  snake_i/display_timing_0/inst/y_reg[6]/Q
                         net (fo=519, routed)         6.495     8.982    snake_i/snakeController_0/inst/y[6]
    SLICE_X90Y102        LUT4 (Prop_lut4_I3_O)        0.146     9.128 f  snake_i/snakeController_0/inst/size[6]_i_6/O
                         net (fo=1, routed)           0.307     9.435    snake_i/snakeController_0/inst/size[6]_i_6_n_0
    SLICE_X90Y101        LUT5 (Prop_lut5_I4_O)        0.328     9.763 f  snake_i/snakeController_0/inst/size[6]_i_3/O
                         net (fo=1, routed)           0.655    10.418    snake_i/snakeController_0/inst/size[6]_i_3_n_0
    SLICE_X91Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.542 r  snake_i/snakeController_0/inst/size[6]_i_2/O
                         net (fo=7, routed)           0.691    11.233    snake_i/snakeController_0/inst/p_955_in
    SLICE_X99Y96         LUT2 (Prop_lut2_I1_O)        0.124    11.357 r  snake_i/snakeController_0/inst/size[6]_i_1/O
                         net (fo=144, routed)         4.706    16.063    snake_i/snakeController_0/inst/updatetDir0
    SLICE_X65Y141        LUT6 (Prop_lut6_I0_O)        0.124    16.187 r  snake_i/snakeController_0/inst/snakeY2[61][4]_i_1/O
                         net (fo=11, routed)          0.740    16.927    snake_i/snakeController_0/inst/snakeY2[61][4]_i_1_n_0
    SLICE_X65Y141        FDRE                                         r  snake_i/snakeController_0/inst/snakeX2_reg[61][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.570    15.038    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    11.689 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    13.380    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.717    15.188    snake_i/snakeController_0/inst/clk
    SLICE_X65Y141        FDRE                                         r  snake_i/snakeController_0/inst/snakeX2_reg[61][3]/C
                         clock pessimism              0.132    15.320    
                         clock uncertainty           -0.128    15.192    
    SLICE_X65Y141        FDRE (Setup_fdre_C_CE)      -0.205    14.987    snake_i/snakeController_0/inst/snakeX2_reg[61][3]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                         -16.927    
  -------------------------------------------------------------------
                         slack                                 -1.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 snake_i/snakeController_0/inst/snakeX2_reg[81][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/snakeController_0/inst/snakeX2_reg[82][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_snake_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_snake_clk_wiz_0_0 rise@0.000ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.565%)  route 0.234ns (62.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.580     0.580    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.638     0.640    snake_i/snakeController_0/inst/clk
    SLICE_X47Y111        FDRE                                         r  snake_i/snakeController_0/inst/snakeX2_reg[81][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDRE (Prop_fdre_C_Q)         0.141     0.781 r  snake_i/snakeController_0/inst/snakeX2_reg[81][5]/Q
                         net (fo=10, routed)          0.234     1.015    snake_i/snakeController_0/inst/snakeX2_reg[81]_208[5]
    SLICE_X50Y109        FDRE                                         r  snake_i/snakeController_0/inst/snakeX2_reg[82][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.846     0.846    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.907     0.909    snake_i/snakeController_0/inst/clk
    SLICE_X50Y109        FDRE                                         r  snake_i/snakeController_0/inst/snakeX2_reg[82][5]/C
                         clock pessimism             -0.009     0.900    
    SLICE_X50Y109        FDRE (Hold_fdre_C_D)         0.052     0.952    snake_i/snakeController_0/inst/snakeX2_reg[82][5]
  -------------------------------------------------------------------
                         required time                         -0.952    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 snake_i/snakeController_0/inst/snakeY2_reg[73][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/snakeController_0/inst/snakeY2_reg[74][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_snake_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_snake_clk_wiz_0_0 rise@0.000ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.129%)  route 0.239ns (62.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.580     0.580    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.638     0.640    snake_i/snakeController_0/inst/clk
    SLICE_X47Y139        FDRE                                         r  snake_i/snakeController_0/inst/snakeY2_reg[73][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y139        FDRE (Prop_fdre_C_Q)         0.141     0.781 r  snake_i/snakeController_0/inst/snakeY2_reg[73][3]/Q
                         net (fo=18, routed)          0.239     1.020    snake_i/snakeController_0/inst/snakeY2_reg[73]_73[3]
    SLICE_X50Y139        FDRE                                         r  snake_i/snakeController_0/inst/snakeY2_reg[74][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.846     0.846    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.906     0.908    snake_i/snakeController_0/inst/clk
    SLICE_X50Y139        FDRE                                         r  snake_i/snakeController_0/inst/snakeY2_reg[74][3]/C
                         clock pessimism             -0.009     0.899    
    SLICE_X50Y139        FDRE (Hold_fdre_C_D)         0.052     0.951    snake_i/snakeController_0/inst/snakeY2_reg[74][3]
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 snake_i/snakeController_0/inst/snakeY2_reg[73][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/snakeController_0/inst/snakeY2_reg[74][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_snake_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_snake_clk_wiz_0_0 rise@0.000ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.666%)  route 0.239ns (59.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.580     0.580    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.638     0.640    snake_i/snakeController_0/inst/clk
    SLICE_X46Y139        FDRE                                         r  snake_i/snakeController_0/inst/snakeY2_reg[73][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y139        FDRE (Prop_fdre_C_Q)         0.164     0.804 r  snake_i/snakeController_0/inst/snakeY2_reg[73][2]/Q
                         net (fo=21, routed)          0.239     1.043    snake_i/snakeController_0/inst/snakeY2_reg[73]_73[2]
    SLICE_X50Y139        FDRE                                         r  snake_i/snakeController_0/inst/snakeY2_reg[74][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.846     0.846    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.906     0.908    snake_i/snakeController_0/inst/clk
    SLICE_X50Y139        FDRE                                         r  snake_i/snakeController_0/inst/snakeY2_reg[74][2]/C
                         clock pessimism             -0.009     0.899    
    SLICE_X50Y139        FDRE (Hold_fdre_C_D)         0.059     0.958    snake_i/snakeController_0/inst/snakeY2_reg[74][2]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 snake_i/snakeController_0/inst/snakeX2_reg[89][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/snakeController_0/inst/snakeX2_reg[90][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_snake_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_snake_clk_wiz_0_0 rise@0.000ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.827%)  route 0.289ns (67.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.580     0.580    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.556     0.558    snake_i/snakeController_0/inst/clk
    SLICE_X49Y91         FDRE                                         r  snake_i/snakeController_0/inst/snakeX2_reg[89][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  snake_i/snakeController_0/inst/snakeX2_reg[89][3]/Q
                         net (fo=14, routed)          0.289     0.987    snake_i/snakeController_0/inst/snakeX2_reg[89]_216[3]
    SLICE_X52Y91         FDRE                                         r  snake_i/snakeController_0/inst/snakeX2_reg[90][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.846     0.846    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.821     0.823    snake_i/snakeController_0/inst/clk
    SLICE_X52Y91         FDRE                                         r  snake_i/snakeController_0/inst/snakeX2_reg[90][3]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X52Y91         FDRE (Hold_fdre_C_D)         0.059     0.877    snake_i/snakeController_0/inst/snakeX2_reg[90][3]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 snake_i/snakeController_0/inst/snakeY2_reg[75][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/snakeController_0/inst/snakeY2_reg[76][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_snake_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_snake_clk_wiz_0_0 rise@0.000ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.879%)  route 0.301ns (68.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.580     0.580    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.626     0.628    snake_i/snakeController_0/inst/clk
    SLICE_X51Y128        FDRE                                         r  snake_i/snakeController_0/inst/snakeY2_reg[75][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_fdre_C_Q)         0.141     0.769 r  snake_i/snakeController_0/inst/snakeY2_reg[75][1]/Q
                         net (fo=18, routed)          0.301     1.070    snake_i/snakeController_0/inst/snakeY2_reg[75]_75[1]
    SLICE_X49Y122        FDRE                                         r  snake_i/snakeController_0/inst/snakeY2_reg[76][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.846     0.846    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.899     0.901    snake_i/snakeController_0/inst/clk
    SLICE_X49Y122        FDRE                                         r  snake_i/snakeController_0/inst/snakeY2_reg[76][1]/C
                         clock pessimism             -0.009     0.892    
    SLICE_X49Y122        FDRE (Hold_fdre_C_D)         0.066     0.958    snake_i/snakeController_0/inst/snakeY2_reg[76][1]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 snake_i/snakeController_0/inst/snakeX2_reg[87][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/snakeController_0/inst/snakeX2_reg[88][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_snake_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_snake_clk_wiz_0_0 rise@0.000ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.464%)  route 0.197ns (54.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.580     0.580    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.641     0.643    snake_i/snakeController_0/inst/clk
    SLICE_X38Y102        FDRE                                         r  snake_i/snakeController_0/inst/snakeX2_reg[87][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y102        FDRE (Prop_fdre_C_Q)         0.164     0.807 r  snake_i/snakeController_0/inst/snakeX2_reg[87][5]/Q
                         net (fo=10, routed)          0.197     1.004    snake_i/snakeController_0/inst/snakeX2_reg[87]_214[5]
    SLICE_X41Y99         FDRE                                         r  snake_i/snakeController_0/inst/snakeX2_reg[88][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.846     0.846    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.827     0.829    snake_i/snakeController_0/inst/clk
    SLICE_X41Y99         FDRE                                         r  snake_i/snakeController_0/inst/snakeX2_reg[88][5]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X41Y99         FDRE (Hold_fdre_C_D)         0.066     0.890    snake_i/snakeController_0/inst/snakeX2_reg[88][5]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 snake_i/snakeController_0/inst/snakeY2_reg[84][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/snakeController_0/inst/snakeY2_reg[85][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_snake_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_snake_clk_wiz_0_0 rise@0.000ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.148%)  route 0.312ns (68.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.580     0.580    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.637     0.639    snake_i/snakeController_0/inst/clk
    SLICE_X51Y102        FDRE                                         r  snake_i/snakeController_0/inst/snakeY2_reg[84][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.141     0.780 r  snake_i/snakeController_0/inst/snakeY2_reg[84][0]/Q
                         net (fo=28, routed)          0.312     1.092    snake_i/snakeController_0/inst/snakeY2_reg[84]_84[0]
    SLICE_X44Y104        FDRE                                         r  snake_i/snakeController_0/inst/snakeY2_reg[85][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.846     0.846    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.912     0.914    snake_i/snakeController_0/inst/clk
    SLICE_X44Y104        FDRE                                         r  snake_i/snakeController_0/inst/snakeY2_reg[85][0]/C
                         clock pessimism             -0.009     0.905    
    SLICE_X44Y104        FDRE (Hold_fdre_C_D)         0.070     0.975    snake_i/snakeController_0/inst/snakeY2_reg[85][0]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_snake_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_snake_clk_wiz_0_0 rise@0.000ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.580     0.580    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.637     0.639    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/PixelClk
    SLICE_X111Y58        FDRE                                         r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.141     0.780 r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.836    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X111Y58        FDRE                                         r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.846     0.846    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.909     0.911    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/PixelClk
    SLICE_X111Y58        FDRE                                         r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism             -0.272     0.639    
    SLICE_X111Y58        FDRE (Hold_fdre_C_D)         0.075     0.714    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 snake_i/snakeController_0/inst/snakeY2_reg[88][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/snakeController_0/inst/snakeY2_reg[89][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_snake_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_snake_clk_wiz_0_0 rise@0.000ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.999%)  route 0.314ns (69.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.580     0.580    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.559     0.561    snake_i/snakeController_0/inst/clk
    SLICE_X47Y98         FDRE                                         r  snake_i/snakeController_0/inst/snakeY2_reg[88][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  snake_i/snakeController_0/inst/snakeY2_reg[88][4]/Q
                         net (fo=13, routed)          0.314     1.016    snake_i/snakeController_0/inst/snakeY2_reg[88]_88[4]
    SLICE_X51Y96         FDRE                                         r  snake_i/snakeController_0/inst/snakeY2_reg[89][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.846     0.846    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.822     0.824    snake_i/snakeController_0/inst/clk
    SLICE_X51Y96         FDRE                                         r  snake_i/snakeController_0/inst/snakeY2_reg[89][4]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.072     0.891    snake_i/snakeController_0/inst/snakeY2_reg[89][4]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_snake_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_snake_clk_wiz_0_0 rise@0.000ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.580     0.580    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.636     0.638    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X110Y60        FDPE                                         r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDPE (Prop_fdpe_C_Q)         0.141     0.779 r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065     0.844    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X110Y60        FDPE                                         r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.846     0.846    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.908     0.910    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X110Y60        FDPE                                         r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.272     0.638    
    SLICE_X110Y60        FDPE (Hold_fdpe_C_D)         0.075     0.713    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_snake_clk_wiz_0_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y2    snake_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.468      12.219     MMCME2_ADV_X0Y0  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y0  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X105Y135   snake_i/snakeController_0/inst/snakeX2_reg[116][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X105Y135   snake_i/snakeController_0/inst/snakeX2_reg[116][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X105Y135   snake_i/snakeController_0/inst/snakeX2_reg[116][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X99Y134    snake_i/snakeController_0/inst/snakeX2_reg[117][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X99Y134    snake_i/snakeController_0/inst/snakeX2_reg[117][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X99Y134    snake_i/snakeController_0/inst/snakeX2_reg[117][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X99Y135    snake_i/snakeController_0/inst/snakeX2_reg[117][3]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       13.468      86.532     MMCME2_ADV_X1Y0  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X0Y0  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         6.734       3.734      MMCME2_ADV_X1Y0  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            3.000         6.734       3.734      MMCME2_ADV_X1Y0  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X45Y120    snake_i/snakeController_0/inst/snakeX2_reg[68][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X45Y120    snake_i/snakeController_0/inst/snakeX2_reg[68][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X45Y120    snake_i/snakeController_0/inst/snakeX2_reg[68][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X40Y121    snake_i/snakeController_0/inst/snakeX2_reg[76][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X49Y91     snake_i/snakeController_0/inst/snakeX2_reg[89][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X49Y91     snake_i/snakeController_0/inst/snakeX2_reg[89][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X49Y92     snake_i/snakeController_0/inst/snakeX2_reg[89][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X49Y91     snake_i/snakeController_0/inst/snakeX2_reg[89][3]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         6.734       3.734      MMCME2_ADV_X1Y0  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            3.000         6.734       3.734      MMCME2_ADV_X1Y0  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X49Y133    snake_i/snakeController_0/inst/snakeX2_reg[74][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X84Y124    snake_i/snakeController_0/inst/snakeY2_reg[45][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X84Y124    snake_i/snakeController_0/inst/snakeY2_reg[45][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X82Y124    snake_i/snakeController_0/inst/snakeY2_reg[48][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X85Y124    snake_i/snakeController_0/inst/snakeY2_reg[49][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X85Y124    snake_i/snakeController_0/inst/snakeY2_reg[49][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X84Y125    snake_i/snakeController_0/inst/snakeY2_reg[51][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X83Y125    snake_i/snakeController_0/inst/snakeY2_reg[51][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y0  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y0  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       13.468      86.532     MMCME2_ADV_X1Y0  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y0    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y128    snake_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y127    snake_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y126    snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y125    snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y130    snake_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y129    snake_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y122    snake_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y121    snake_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y0  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y128    snake_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y127    snake_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y126    snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y125    snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y130    snake_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y129    snake_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y122    snake_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y121    snake_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.694       1.445      MMCME2_ADV_X1Y0  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y0  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_snake_clk_wiz_0_0
  To Clock:  clkfbout_snake_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_snake_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    snake_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_snake_clk_wiz_0_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        6.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.989ns  (required time - arrival time)
  Source:                 snake_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.553ns  (logic 0.478ns (5.589%)  route 8.075ns (94.411%))
  Logic Levels:           0  
  Clock Path Skew:        3.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.342ns = ( 18.810 - 13.468 ) 
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.762     1.762    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.868     1.871    snake_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y96        FDPE                                         r  snake_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDPE (Prop_fdpe_C_Q)         0.478     2.349 r  snake_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.075    10.424    snake_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  snake_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.570    15.038    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    11.689 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    13.380    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.609    15.080    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.163 r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    16.889    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.980 r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    18.810    snake_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  snake_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    18.810    
                         clock uncertainty           -0.377    18.433    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    17.413    snake_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         17.413    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  6.989    

Slack (MET) :             7.127ns  (required time - arrival time)
  Source:                 snake_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.415ns  (logic 0.478ns (5.681%)  route 7.937ns (94.319%))
  Logic Levels:           0  
  Clock Path Skew:        3.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.342ns = ( 18.810 - 13.468 ) 
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.762     1.762    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.868     1.871    snake_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y96        FDPE                                         r  snake_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDPE (Prop_fdpe_C_Q)         0.478     2.349 r  snake_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.937    10.286    snake_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  snake_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.570    15.038    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    11.689 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    13.380    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.609    15.080    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.163 r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    16.889    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.980 r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    18.810    snake_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  snake_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    18.810    
                         clock uncertainty           -0.377    18.433    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    17.413    snake_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         17.413    
                         arrival time                         -10.286    
  -------------------------------------------------------------------
                         slack                                  7.127    

Slack (MET) :             7.275ns  (required time - arrival time)
  Source:                 snake_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.266ns  (logic 0.478ns (5.783%)  route 7.788ns (94.217%))
  Logic Levels:           0  
  Clock Path Skew:        3.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns = ( 18.809 - 13.468 ) 
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.762     1.762    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.868     1.871    snake_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y96        FDPE                                         r  snake_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDPE (Prop_fdpe_C_Q)         0.478     2.349 r  snake_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.788    10.137    snake_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  snake_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.570    15.038    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    11.689 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    13.380    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.609    15.080    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.163 r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    16.889    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.980 r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    18.809    snake_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  snake_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    18.809    
                         clock uncertainty           -0.377    18.432    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    17.412    snake_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         17.412    
                         arrival time                         -10.137    
  -------------------------------------------------------------------
                         slack                                  7.275    

Slack (MET) :             7.423ns  (required time - arrival time)
  Source:                 snake_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.118ns  (logic 0.478ns (5.888%)  route 7.640ns (94.112%))
  Logic Levels:           0  
  Clock Path Skew:        3.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns = ( 18.809 - 13.468 ) 
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.762     1.762    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.868     1.871    snake_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y96        FDPE                                         r  snake_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDPE (Prop_fdpe_C_Q)         0.478     2.349 r  snake_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.640     9.989    snake_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  snake_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.570    15.038    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    11.689 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    13.380    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.609    15.080    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.163 r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    16.889    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.980 r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    18.809    snake_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  snake_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    18.809    
                         clock uncertainty           -0.377    18.432    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    17.412    snake_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         17.412    
                         arrival time                          -9.989    
  -------------------------------------------------------------------
                         slack                                  7.423    

Slack (MET) :             7.569ns  (required time - arrival time)
  Source:                 snake_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.970ns  (logic 0.478ns (5.998%)  route 7.492ns (94.002%))
  Logic Levels:           0  
  Clock Path Skew:        3.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.339ns = ( 18.807 - 13.468 ) 
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.762     1.762    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.868     1.871    snake_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y96        FDPE                                         r  snake_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDPE (Prop_fdpe_C_Q)         0.478     2.349 r  snake_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.492     9.841    snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.570    15.038    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    11.689 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    13.380    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.609    15.080    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.163 r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    16.889    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.980 r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    18.807    snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    18.807    
                         clock uncertainty           -0.377    18.430    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    17.410    snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         17.410    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                  7.569    

Slack (MET) :             7.717ns  (required time - arrival time)
  Source:                 snake_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.821ns  (logic 0.478ns (6.111%)  route 7.343ns (93.889%))
  Logic Levels:           0  
  Clock Path Skew:        3.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.339ns = ( 18.807 - 13.468 ) 
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.762     1.762    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.868     1.871    snake_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y96        FDPE                                         r  snake_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDPE (Prop_fdpe_C_Q)         0.478     2.349 r  snake_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.343     9.692    snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.570    15.038    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    11.689 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    13.380    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.609    15.080    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.163 r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    16.889    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.980 r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    18.807    snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    18.807    
                         clock uncertainty           -0.377    18.430    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    17.410    snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         17.410    
                         arrival time                          -9.692    
  -------------------------------------------------------------------
                         slack                                  7.717    

Slack (MET) :             8.039ns  (required time - arrival time)
  Source:                 snake_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.502ns  (logic 0.478ns (6.372%)  route 7.024ns (93.628%))
  Logic Levels:           0  
  Clock Path Skew:        3.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns = ( 18.809 - 13.468 ) 
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.762     1.762    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.868     1.871    snake_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y96        FDPE                                         r  snake_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDPE (Prop_fdpe_C_Q)         0.478     2.349 r  snake_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.024     9.373    snake_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  snake_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.570    15.038    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    11.689 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    13.380    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.609    15.080    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.163 r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    16.889    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.980 r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    18.809    snake_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  snake_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    18.809    
                         clock uncertainty           -0.377    18.432    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    17.412    snake_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         17.412    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                  8.039    

Slack (MET) :             8.187ns  (required time - arrival time)
  Source:                 snake_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 0.478ns (6.500%)  route 6.876ns (93.500%))
  Logic Levels:           0  
  Clock Path Skew:        3.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns = ( 18.809 - 13.468 ) 
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.762     1.762    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.868     1.871    snake_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y96        FDPE                                         r  snake_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDPE (Prop_fdpe_C_Q)         0.478     2.349 r  snake_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.876     9.225    snake_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  snake_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.570    15.038    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    11.689 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    13.380    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.609    15.080    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.163 r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    16.889    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.980 r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    18.809    snake_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  snake_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    18.809    
                         clock uncertainty           -0.377    18.432    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    17.412    snake_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         17.412    
                         arrival time                          -9.225    
  -------------------------------------------------------------------
                         slack                                  8.187    

Slack (MET) :             9.407ns  (required time - arrival time)
  Source:                 snake_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.348ns  (logic 0.456ns (7.183%)  route 5.892ns (92.817%))
  Logic Levels:           0  
  Clock Path Skew:        3.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.339ns = ( 18.807 - 13.468 ) 
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.762     1.762    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        2.047     2.050    snake_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y129       FDSE                                         r  snake_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDSE (Prop_fdse_C_Q)         0.456     2.506 r  snake_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           5.892     8.398    snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y125        OSERDESE2                                    r  snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.570    15.038    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    11.689 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    13.380    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.609    15.080    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.163 r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    16.889    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.980 r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    18.807    snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    18.807    
                         clock uncertainty           -0.377    18.430    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    17.805    snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         17.805    
                         arrival time                          -8.398    
  -------------------------------------------------------------------
                         slack                                  9.407    

Slack (MET) :             9.491ns  (required time - arrival time)
  Source:                 snake_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.263ns  (logic 0.518ns (8.270%)  route 5.745ns (91.730%))
  Logic Levels:           0  
  Clock Path Skew:        3.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.339ns = ( 18.807 - 13.468 ) 
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.762     1.762    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        2.047     2.050    snake_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y129       FDRE                                         r  snake_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDRE (Prop_fdre_C_Q)         0.518     2.568 r  snake_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           5.745     8.313    snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y126        OSERDESE2                                    r  snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.570    15.038    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    11.689 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    13.380    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.609    15.080    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.163 r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    16.889    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.980 r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    18.807    snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    18.807    
                         clock uncertainty           -0.377    18.430    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.625    17.805    snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         17.805    
                         arrival time                          -8.313    
  -------------------------------------------------------------------
                         slack                                  9.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 snake_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 0.337ns (7.711%)  route 4.034ns (92.289%))
  Logic Levels:           0  
  Clock Path Skew:        4.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.950ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.570     1.570    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    -1.779 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -0.088    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.846     1.849    snake_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y124       FDRE                                         r  snake_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDRE (Prop_fdre_C_Q)         0.337     2.186 r  snake_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           4.034     6.220    snake_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y122        OSERDESE2                                    r  snake_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.762     1.762    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.803     1.806    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.894 r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     3.783    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.950    snake_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  snake_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.950    
                         clock uncertainty            0.377     6.328    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.204     6.124    snake_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -6.124    
                         arrival time                           6.220    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 snake_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 0.337ns (7.455%)  route 4.184ns (92.545%))
  Logic Levels:           0  
  Clock Path Skew:        4.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.952ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.570     1.570    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    -1.779 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -0.088    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.856     1.859    snake_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y133       FDRE                                         r  snake_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y133       FDRE (Prop_fdre_C_Q)         0.337     2.196 r  snake_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           4.184     6.380    snake_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y130        OSERDESE2                                    r  snake_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.762     1.762    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.803     1.806    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.894 r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     3.783    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     5.952    snake_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  snake_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.952    
                         clock uncertainty            0.377     6.330    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.202     6.128    snake_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -6.128    
                         arrival time                           6.380    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 snake_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.452ns  (logic 0.141ns (5.749%)  route 2.311ns (94.251%))
  Logic Levels:           0  
  Clock Path Skew:        1.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    0.714ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.580     0.580    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.712     0.714    snake_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y130       FDRE                                         r  snake_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDRE (Prop_fdre_C_Q)         0.141     0.855 r  snake_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.311     3.167    snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y126        OSERDESE2                                    r  snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.846     0.846    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.862     0.864    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.917 r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.493    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     2.502    snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.502    
                         clock uncertainty            0.377     2.879    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.898    snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.898    
                         arrival time                           3.167    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 snake_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.148ns (6.123%)  route 2.269ns (93.877%))
  Logic Levels:           0  
  Clock Path Skew:        1.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.580     0.580    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.708     0.710    snake_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y126       FDSE                                         r  snake_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDSE (Prop_fdse_C_Q)         0.148     0.858 r  snake_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.269     3.127    snake_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X1Y122        OSERDESE2                                    r  snake_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.846     0.846    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.862     0.864    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.917 r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.493    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     2.503    snake_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  snake_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.503    
                         clock uncertainty            0.377     2.880    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.034     2.846    snake_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.846    
                         arrival time                           3.127    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 snake_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.479ns  (logic 0.141ns (5.687%)  route 2.338ns (94.313%))
  Logic Levels:           0  
  Clock Path Skew:        1.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    0.714ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.580     0.580    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.712     0.714    snake_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y130       FDRE                                         r  snake_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDRE (Prop_fdre_C_Q)         0.141     0.855 r  snake_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.338     3.193    snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y126        OSERDESE2                                    r  snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.846     0.846    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.862     0.864    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.917 r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.493    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     2.502    snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.502    
                         clock uncertainty            0.377     2.879    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.898    snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.898    
                         arrival time                           3.193    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 snake_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 0.141ns (5.682%)  route 2.340ns (94.318%))
  Logic Levels:           0  
  Clock Path Skew:        1.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.504ns
    Source Clock Delay      (SCD):    0.717ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.580     0.580    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.715     0.717    snake_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y133       FDRE                                         r  snake_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y133       FDRE (Prop_fdre_C_Q)         0.141     0.858 r  snake_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.340     3.198    snake_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  snake_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.846     0.846    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.862     0.864    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.917 r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.493    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     2.504    snake_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  snake_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.504    
                         clock uncertainty            0.377     2.881    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.900    snake_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.900    
                         arrival time                           3.198    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 snake_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.141ns (5.668%)  route 2.347ns (94.332%))
  Logic Levels:           0  
  Clock Path Skew:        1.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.504ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.580     0.580    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.719     0.721    snake_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y141       FDSE                                         r  snake_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y141       FDSE (Prop_fdse_C_Q)         0.141     0.862 r  snake_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.347     3.209    snake_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y130        OSERDESE2                                    r  snake_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.846     0.846    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.862     0.864    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.917 r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.493    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     2.504    snake_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  snake_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.504    
                         clock uncertainty            0.377     2.881    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.900    snake_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.900    
                         arrival time                           3.209    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 snake_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 0.148ns (6.049%)  route 2.299ns (93.951%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.580     0.580    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.707     0.709    snake_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y125       FDSE                                         r  snake_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDSE (Prop_fdse_C_Q)         0.148     0.857 r  snake_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.299     3.156    snake_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y121        OSERDESE2                                    r  snake_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.846     0.846    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.862     0.864    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.917 r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.493    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     2.503    snake_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  snake_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.503    
                         clock uncertainty            0.377     2.880    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.034     2.846    snake_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.846    
                         arrival time                           3.156    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 snake_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.164ns (6.563%)  route 2.335ns (93.437%))
  Logic Levels:           0  
  Clock Path Skew:        1.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    0.713ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.580     0.580    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.711     0.713    snake_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y129       FDSE                                         r  snake_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDSE (Prop_fdse_C_Q)         0.164     0.877 r  snake_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.335     3.212    snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y126        OSERDESE2                                    r  snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.846     0.846    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.862     0.864    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.917 r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.493    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     2.502    snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.502    
                         clock uncertainty            0.377     2.879    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.898    snake_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.898    
                         arrival time                           3.212    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 snake_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.141ns (5.630%)  route 2.363ns (94.370%))
  Logic Levels:           0  
  Clock Path Skew:        1.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.504ns
    Source Clock Delay      (SCD):    0.717ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.580     0.580    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.715     0.717    snake_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y133       FDRE                                         r  snake_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y133       FDRE (Prop_fdre_C_Q)         0.141     0.858 r  snake_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.363     3.221    snake_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y130        OSERDESE2                                    r  snake_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.846     0.846    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.862     0.864    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.917 r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.493    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     2.504    snake_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  snake_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.504    
                         clock uncertainty            0.377     2.881    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.900    snake_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.900    
                         arrival time                           3.221    
  -------------------------------------------------------------------
                         slack                                  0.321    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_snake_clk_wiz_0_0
  To Clock:  clk_out1_snake_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.447ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.827ns  (required time - arrival time)
  Source:                 snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_snake_clk_wiz_0_0 rise@13.468ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.419ns (43.845%)  route 0.537ns (56.155%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 15.159 - 13.468 ) 
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.762     1.762    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.866     1.869    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X110Y60        FDPE                                         r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDPE (Prop_fdpe_C_Q)         0.419     2.288 f  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.537     2.825    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X110Y58        FDPE                                         f  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.570    15.038    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    11.689 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    13.380    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.688    15.159    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X110Y58        FDPE                                         r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.154    15.313    
                         clock uncertainty           -0.128    15.185    
    SLICE_X110Y58        FDPE (Recov_fdpe_C_PRE)     -0.534    14.651    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -2.825    
  -------------------------------------------------------------------
                         slack                                 11.827    

Slack (MET) :             11.827ns  (required time - arrival time)
  Source:                 snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_snake_clk_wiz_0_0 rise@13.468ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.419ns (43.845%)  route 0.537ns (56.155%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 15.159 - 13.468 ) 
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.762     1.762    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.866     1.869    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X110Y60        FDPE                                         r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDPE (Prop_fdpe_C_Q)         0.419     2.288 f  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.537     2.825    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X110Y58        FDPE                                         f  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.570    15.038    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    11.689 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    13.380    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.688    15.159    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X110Y58        FDPE                                         r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.154    15.313    
                         clock uncertainty           -0.128    15.185    
    SLICE_X110Y58        FDPE (Recov_fdpe_C_PRE)     -0.534    14.651    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -2.825    
  -------------------------------------------------------------------
                         slack                                 11.827    

Slack (MET) :             11.827ns  (required time - arrival time)
  Source:                 snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_snake_clk_wiz_0_0 rise@13.468ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.419ns (43.845%)  route 0.537ns (56.155%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 15.159 - 13.468 ) 
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.762     1.762    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.866     1.869    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X110Y60        FDPE                                         r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDPE (Prop_fdpe_C_Q)         0.419     2.288 f  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.537     2.825    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X110Y58        FDPE                                         f  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.570    15.038    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    11.689 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    13.380    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.688    15.159    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X110Y58        FDPE                                         r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.154    15.313    
                         clock uncertainty           -0.128    15.185    
    SLICE_X110Y58        FDPE (Recov_fdpe_C_PRE)     -0.534    14.651    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -2.825    
  -------------------------------------------------------------------
                         slack                                 11.827    

Slack (MET) :             11.827ns  (required time - arrival time)
  Source:                 snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_snake_clk_wiz_0_0 rise@13.468ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.419ns (43.845%)  route 0.537ns (56.155%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 15.159 - 13.468 ) 
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.762     1.762    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.866     1.869    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X110Y60        FDPE                                         r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDPE (Prop_fdpe_C_Q)         0.419     2.288 f  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.537     2.825    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X110Y58        FDPE                                         f  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.570    15.038    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    11.689 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    13.380    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.471 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        1.688    15.159    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X110Y58        FDPE                                         r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.154    15.313    
                         clock uncertainty           -0.128    15.185    
    SLICE_X110Y58        FDPE (Recov_fdpe_C_PRE)     -0.534    14.651    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -2.825    
  -------------------------------------------------------------------
                         slack                                 11.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_snake_clk_wiz_0_0 rise@0.000ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.681%)  route 0.187ns (59.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.580     0.580    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.636     0.638    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X110Y60        FDPE                                         r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDPE (Prop_fdpe_C_Q)         0.128     0.766 f  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.187     0.952    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X110Y58        FDPE                                         f  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.846     0.846    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.909     0.911    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X110Y58        FDPE                                         r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.256     0.655    
    SLICE_X110Y58        FDPE (Remov_fdpe_C_PRE)     -0.149     0.506    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_snake_clk_wiz_0_0 rise@0.000ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.681%)  route 0.187ns (59.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.580     0.580    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.636     0.638    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X110Y60        FDPE                                         r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDPE (Prop_fdpe_C_Q)         0.128     0.766 f  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.187     0.952    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X110Y58        FDPE                                         f  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.846     0.846    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.909     0.911    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X110Y58        FDPE                                         r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.256     0.655    
    SLICE_X110Y58        FDPE (Remov_fdpe_C_PRE)     -0.149     0.506    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_snake_clk_wiz_0_0 rise@0.000ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.681%)  route 0.187ns (59.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.580     0.580    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.636     0.638    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X110Y60        FDPE                                         r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDPE (Prop_fdpe_C_Q)         0.128     0.766 f  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.187     0.952    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X110Y58        FDPE                                         f  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.846     0.846    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.909     0.911    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X110Y58        FDPE                                         r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.256     0.655    
    SLICE_X110Y58        FDPE (Remov_fdpe_C_PRE)     -0.149     0.506    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_snake_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_snake_clk_wiz_0_0 rise@0.000ns - clk_out1_snake_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.681%)  route 0.187ns (59.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.580     0.580    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.636     0.638    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X110Y60        FDPE                                         r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDPE (Prop_fdpe_C_Q)         0.128     0.766 f  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.187     0.952    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X110Y58        FDPE                                         f  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_snake_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  snake_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.846     0.846    snake_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  snake_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    snake_i/clk_wiz_0/inst/clk_out1_snake_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  snake_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1649, routed)        0.909     0.911    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X110Y58        FDPE                                         r  snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.256     0.655    
    SLICE_X110Y58        FDPE (Remov_fdpe_C_PRE)     -0.149     0.506    snake_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.447    





