--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml lab05_kjb5568_rjl5336.twx lab05_kjb5568_rjl5336.ncd -o
lab05_kjb5568_rjl5336.twr lab05_kjb5568_rjl5336.pcf -ucf Nexys4_Master.ucf

Design file:              lab05_kjb5568_rjl5336.ncd
Physical constraint file: lab05_kjb5568_rjl5336.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1314 paths analyzed, 174 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.070ns.
--------------------------------------------------------------------------------

Paths for end point Center_debounce/Flip1/Q (SLICE_X15Y101.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse1000/cnt/Q_4 (FF)
  Destination:          Center_debounce/Flip1/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.917ns (Levels of Logic = 2)
  Clock Path Skew:      -0.118ns (1.508 - 1.626)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse1000/cnt/Q_4 to Center_debounce/Flip1/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y61.AQ      Tcko                  0.518   pulse1000/cnt/Q<7>
                                                       pulse1000/cnt/Q_4
    SLICE_X57Y66.D3      net (fanout=1)        0.859   pulse1000/cnt/Q<4>
    SLICE_X57Y66.D       Tilo                  0.124   pulse1000/pulse_int<15>
                                                       pulse1000/pulse_int<15>1
    SLICE_X57Y66.C3      net (fanout=2)        0.869   pulse1000/pulse_int<15>
    SLICE_X57Y66.C       Tilo                  0.124   pulse1000/pulse_int<15>
                                                       pulse1000/pulse_int<15>3
    SLICE_X15Y101.CE     net (fanout=15)       2.218   pulse_1000
    SLICE_X15Y101.CLK    Tceck                 0.205   Center_debounce/Flip1/Q
                                                       Center_debounce/Flip1/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.917ns (0.971ns logic, 3.946ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse1000/cnt/Q_13 (FF)
  Destination:          Center_debounce/Flip1/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.905ns (Levels of Logic = 2)
  Clock Path Skew:      -0.109ns (1.508 - 1.617)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse1000/cnt/Q_13 to Center_debounce/Flip1/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y66.BQ      Tcko                  0.518   pulse1000/cnt/Q<15>
                                                       pulse1000/cnt/Q_13
    SLICE_X57Y66.D2      net (fanout=1)        0.847   pulse1000/cnt/Q<13>
    SLICE_X57Y66.D       Tilo                  0.124   pulse1000/pulse_int<15>
                                                       pulse1000/pulse_int<15>1
    SLICE_X57Y66.C3      net (fanout=2)        0.869   pulse1000/pulse_int<15>
    SLICE_X57Y66.C       Tilo                  0.124   pulse1000/pulse_int<15>
                                                       pulse1000/pulse_int<15>3
    SLICE_X15Y101.CE     net (fanout=15)       2.218   pulse_1000
    SLICE_X15Y101.CLK    Tceck                 0.205   Center_debounce/Flip1/Q
                                                       Center_debounce/Flip1/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.905ns (0.971ns logic, 3.934ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse1000/cnt/Q_0 (FF)
  Destination:          Center_debounce/Flip1/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.827ns (Levels of Logic = 2)
  Clock Path Skew:      -0.117ns (1.508 - 1.625)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse1000/cnt/Q_0 to Center_debounce/Flip1/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y62.AQ      Tcko                  0.518   pulse1000/cnt/Q<3>
                                                       pulse1000/cnt/Q_0
    SLICE_X57Y66.D5      net (fanout=1)        0.769   pulse1000/cnt/Q<0>
    SLICE_X57Y66.D       Tilo                  0.124   pulse1000/pulse_int<15>
                                                       pulse1000/pulse_int<15>1
    SLICE_X57Y66.C3      net (fanout=2)        0.869   pulse1000/pulse_int<15>
    SLICE_X57Y66.C       Tilo                  0.124   pulse1000/pulse_int<15>
                                                       pulse1000/pulse_int<15>3
    SLICE_X15Y101.CE     net (fanout=15)       2.218   pulse_1000
    SLICE_X15Y101.CLK    Tceck                 0.205   Center_debounce/Flip1/Q
                                                       Center_debounce/Flip1/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.827ns (0.971ns logic, 3.856ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point Up_debounce/Flip1/Q (SLICE_X14Y101.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse1000/cnt/Q_4 (FF)
  Destination:          Up_debounce/Flip1/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.881ns (Levels of Logic = 2)
  Clock Path Skew:      -0.118ns (1.508 - 1.626)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse1000/cnt/Q_4 to Up_debounce/Flip1/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y61.AQ      Tcko                  0.518   pulse1000/cnt/Q<7>
                                                       pulse1000/cnt/Q_4
    SLICE_X57Y66.D3      net (fanout=1)        0.859   pulse1000/cnt/Q<4>
    SLICE_X57Y66.D       Tilo                  0.124   pulse1000/pulse_int<15>
                                                       pulse1000/pulse_int<15>1
    SLICE_X57Y66.C3      net (fanout=2)        0.869   pulse1000/pulse_int<15>
    SLICE_X57Y66.C       Tilo                  0.124   pulse1000/pulse_int<15>
                                                       pulse1000/pulse_int<15>3
    SLICE_X14Y101.CE     net (fanout=15)       2.218   pulse_1000
    SLICE_X14Y101.CLK    Tceck                 0.169   Up_debounce/Flip1/Q
                                                       Up_debounce/Flip1/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.881ns (0.935ns logic, 3.946ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse1000/cnt/Q_13 (FF)
  Destination:          Up_debounce/Flip1/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.869ns (Levels of Logic = 2)
  Clock Path Skew:      -0.109ns (1.508 - 1.617)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse1000/cnt/Q_13 to Up_debounce/Flip1/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y66.BQ      Tcko                  0.518   pulse1000/cnt/Q<15>
                                                       pulse1000/cnt/Q_13
    SLICE_X57Y66.D2      net (fanout=1)        0.847   pulse1000/cnt/Q<13>
    SLICE_X57Y66.D       Tilo                  0.124   pulse1000/pulse_int<15>
                                                       pulse1000/pulse_int<15>1
    SLICE_X57Y66.C3      net (fanout=2)        0.869   pulse1000/pulse_int<15>
    SLICE_X57Y66.C       Tilo                  0.124   pulse1000/pulse_int<15>
                                                       pulse1000/pulse_int<15>3
    SLICE_X14Y101.CE     net (fanout=15)       2.218   pulse_1000
    SLICE_X14Y101.CLK    Tceck                 0.169   Up_debounce/Flip1/Q
                                                       Up_debounce/Flip1/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.869ns (0.935ns logic, 3.934ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse1000/cnt/Q_0 (FF)
  Destination:          Up_debounce/Flip1/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.791ns (Levels of Logic = 2)
  Clock Path Skew:      -0.117ns (1.508 - 1.625)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse1000/cnt/Q_0 to Up_debounce/Flip1/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y62.AQ      Tcko                  0.518   pulse1000/cnt/Q<3>
                                                       pulse1000/cnt/Q_0
    SLICE_X57Y66.D5      net (fanout=1)        0.769   pulse1000/cnt/Q<0>
    SLICE_X57Y66.D       Tilo                  0.124   pulse1000/pulse_int<15>
                                                       pulse1000/pulse_int<15>1
    SLICE_X57Y66.C3      net (fanout=2)        0.869   pulse1000/pulse_int<15>
    SLICE_X57Y66.C       Tilo                  0.124   pulse1000/pulse_int<15>
                                                       pulse1000/pulse_int<15>3
    SLICE_X14Y101.CE     net (fanout=15)       2.218   pulse_1000
    SLICE_X14Y101.CLK    Tceck                 0.169   Up_debounce/Flip1/Q
                                                       Up_debounce/Flip1/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.791ns (0.935ns logic, 3.856ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point Left_debounce/Flip2/Q (SLICE_X36Y72.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse1000/cnt/Q_4 (FF)
  Destination:          Left_debounce/Flip2/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.264ns (Levels of Logic = 2)
  Clock Path Skew:      -0.115ns (1.364 - 1.479)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse1000/cnt/Q_4 to Left_debounce/Flip2/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y61.AQ      Tcko                  0.518   pulse1000/cnt/Q<7>
                                                       pulse1000/cnt/Q_4
    SLICE_X57Y66.D3      net (fanout=1)        0.859   pulse1000/cnt/Q<4>
    SLICE_X57Y66.D       Tilo                  0.124   pulse1000/pulse_int<15>
                                                       pulse1000/pulse_int<15>1
    SLICE_X57Y66.C3      net (fanout=2)        0.869   pulse1000/pulse_int<15>
    SLICE_X57Y66.C       Tilo                  0.124   pulse1000/pulse_int<15>
                                                       pulse1000/pulse_int<15>3
    SLICE_X36Y72.CE      net (fanout=15)       1.565   pulse_1000
    SLICE_X36Y72.CLK     Tceck                 0.205   Left_debounce/Flip2/Q
                                                       Left_debounce/Flip2/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.264ns (0.971ns logic, 3.293ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse1000/cnt/Q_13 (FF)
  Destination:          Left_debounce/Flip2/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.252ns (Levels of Logic = 2)
  Clock Path Skew:      -0.106ns (1.364 - 1.470)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse1000/cnt/Q_13 to Left_debounce/Flip2/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y66.BQ      Tcko                  0.518   pulse1000/cnt/Q<15>
                                                       pulse1000/cnt/Q_13
    SLICE_X57Y66.D2      net (fanout=1)        0.847   pulse1000/cnt/Q<13>
    SLICE_X57Y66.D       Tilo                  0.124   pulse1000/pulse_int<15>
                                                       pulse1000/pulse_int<15>1
    SLICE_X57Y66.C3      net (fanout=2)        0.869   pulse1000/pulse_int<15>
    SLICE_X57Y66.C       Tilo                  0.124   pulse1000/pulse_int<15>
                                                       pulse1000/pulse_int<15>3
    SLICE_X36Y72.CE      net (fanout=15)       1.565   pulse_1000
    SLICE_X36Y72.CLK     Tceck                 0.205   Left_debounce/Flip2/Q
                                                       Left_debounce/Flip2/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.252ns (0.971ns logic, 3.281ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse1000/cnt/Q_0 (FF)
  Destination:          Left_debounce/Flip2/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.174ns (Levels of Logic = 2)
  Clock Path Skew:      -0.114ns (1.364 - 1.478)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse1000/cnt/Q_0 to Left_debounce/Flip2/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y62.AQ      Tcko                  0.518   pulse1000/cnt/Q<3>
                                                       pulse1000/cnt/Q_0
    SLICE_X57Y66.D5      net (fanout=1)        0.769   pulse1000/cnt/Q<0>
    SLICE_X57Y66.D       Tilo                  0.124   pulse1000/pulse_int<15>
                                                       pulse1000/pulse_int<15>1
    SLICE_X57Y66.C3      net (fanout=2)        0.869   pulse1000/pulse_int<15>
    SLICE_X57Y66.C       Tilo                  0.124   pulse1000/pulse_int<15>
                                                       pulse1000/pulse_int<15>3
    SLICE_X36Y72.CE      net (fanout=15)       1.565   pulse_1000
    SLICE_X36Y72.CLK     Tceck                 0.205   Left_debounce/Flip2/Q
                                                       Left_debounce/Flip2/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.174ns (0.971ns logic, 3.203ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pulse1000/cnt/Q_1 (SLICE_X58Y62.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.168ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pulse1000/cnt/count_1 (FF)
  Destination:          pulse1000/cnt/Q_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.184ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.083 - 0.067)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pulse1000/cnt/count_1 to pulse1000/cnt/Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y63.CQ      Tcko                  0.141   pulse1000/cnt/count<2>
                                                       pulse1000/cnt/count_1
    SLICE_X58Y62.B6      net (fanout=2)        0.119   pulse1000/cnt/count<1>
    SLICE_X58Y62.CLK     Tah         (-Th)     0.076   pulse1000/cnt/Q<3>
                                                       pulse1000/cnt/Q_1_rstpot
                                                       pulse1000/cnt/Q_1
    -------------------------------------------------  ---------------------------
    Total                                      0.184ns (0.065ns logic, 0.119ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point pulse1000/cnt/Q_0 (SLICE_X58Y62.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.173ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pulse1000/cnt/count_0 (FF)
  Destination:          pulse1000/cnt/Q_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.189ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.083 - 0.067)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pulse1000/cnt/count_0 to pulse1000/cnt/Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y63.AQ      Tcko                  0.141   pulse1000/cnt/count<2>
                                                       pulse1000/cnt/count_0
    SLICE_X58Y62.A6      net (fanout=2)        0.123   pulse1000/cnt/count<0>
    SLICE_X58Y62.CLK     Tah         (-Th)     0.075   pulse1000/cnt/Q<3>
                                                       pulse1000/cnt/Q_0_rstpot
                                                       pulse1000/cnt/Q_0
    -------------------------------------------------  ---------------------------
    Total                                      0.189ns (0.066ns logic, 0.123ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point pingpong/presentstate_FSM_FFd2 (SLICE_X88Y69.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.183ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pingpong/presentstate_FSM_FFd2 (FF)
  Destination:          pingpong/presentstate_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.183ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pingpong/presentstate_FSM_FFd2 to pingpong/presentstate_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y69.AQ      Tcko                  0.164   pingpong/presentstate_FSM_FFd2
                                                       pingpong/presentstate_FSM_FFd2
    SLICE_X88Y69.AX      net (fanout=3)        0.078   pingpong/presentstate_FSM_FFd2
    SLICE_X88Y69.CLK     Tckdi       (-Th)     0.059   pingpong/presentstate_FSM_FFd2
                                                       pingpong/presentstate_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.183ns (0.105ns logic, 0.078ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: Up_debounce/Flip1/Q/CLK
  Logical resource: Up_debounce/Flip1/Q/CK
  Location pin: SLICE_X14Y101.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: Up_debounce/Flip1/Q/CLK
  Logical resource: Up_debounce/Flip1/Q/CK
  Location pin: SLICE_X14Y101.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.070|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1314 paths, 0 nets, and 344 connections

Design statistics:
   Minimum period:   5.070ns{1}   (Maximum frequency: 197.239MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 06 13:28:50 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 672 MB



