$date
	Sun Oct  6 21:24:53 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q9a_test $end
$var wire 1 ! z $end
$var wire 1 " B $end
$var wire 1 # A $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$var reg 1 & x $end
$var reg 1 ' y $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 1 ( in1 $end
$var wire 1 ) in2 $end
$var wire 1 * noty $end
$var wire 1 % reset $end
$var wire 1 + temp1 $end
$var wire 1 , temp2 $end
$var wire 1 - temp3 $end
$var wire 1 . temp4 $end
$var wire 1 & x $end
$var wire 1 ' y $end
$var wire 1 ! z $end
$var wire 1 / Bbar $end
$var wire 1 " B $end
$var wire 1 0 Abar $end
$var wire 1 # A $end
$scope module dff1 $end
$var wire 1 $ clk $end
$var wire 1 ( d $end
$var wire 1 % reset $end
$var reg 1 # q $end
$var reg 1 0 qbar $end
$upscope $end
$scope module dff2 $end
$var wire 1 $ clk $end
$var wire 1 ) d $end
$var wire 1 % reset $end
$var reg 1 " q $end
$var reg 1 / qbar $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 1 i [31:0] $end
$scope begin $ivl_for_loop1 $end
$var integer 32 2 j [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 2
bx 1
10
1/
0.
0-
0,
0+
1*
0)
0(
0'
0&
1%
0$
0#
0"
0!
$end
#5
1$
#10
0$
b0 2
b0 1
0%
#15
1$
#20
0*
0$
1'
b1 2
#25
1$
#30
1(
1+
1)
1*
1.
0$
0'
1&
b1 1
b0 2
#35
1-
0.
1,
00
1!
1#
0/
1"
1$
#40
0+
0*
0$
1'
b1 2
#45
1$
#50
0$
b10 1
b10 2
