# ALSU_project
this project mainly focus on design and implementation for Arithmetic Logic Shift Unit using Verilog HDL to descripe it.

![ALSU](ALSU/images/1.png "ALSU") *Top Module*
