# Reading C:/intelFPGA/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do BitTimingCAN_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive\ Networking/CAN\ Controller\ -\ Projeto\ Automotive\ Networking/can-controller/Projeto\ exemplo/Projeto {D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_crc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:40 on Jun 07,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto" D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_crc.v 
# -- Compiling module can_crc
# 
# Top level modules:
# 	can_crc
# End time: 09:50:40 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive\ Networking/CAN\ Controller\ -\ Projeto\ Automotive\ Networking/can-controller/Projeto\ exemplo/Projeto {D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:41 on Jun 07,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto" D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v 
# -- Compiling module can_crc
# -- Compiling module can_decoder
# 
# Top level modules:
# 	can_decoder
# End time: 09:50:41 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive\ Networking/CAN\ Controller\ -\ Projeto\ Automotive\ Networking/can-controller/Projeto\ exemplo/Projeto {D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/tester.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:41 on Jun 07,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto" D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/tester.v 
# -- Compiling module can_crc
# -- Compiling module can_decoder
# -- Compiling module tester
# 
# Top level modules:
# 	tester
# End time: 09:50:41 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.tester
# vsim work.tester 
# Start time: 10:19:17 on Jun 07,2017
# Loading work.tester
# Loading work.can_decoder
# Loading work.can_crc
vsim work.tester
# End time: 10:19:54 on Jun 07,2017, Elapsed time: 0:00:37
# Errors: 0, Warnings: 0
# vsim work.tester 
# Start time: 10:19:55 on Jun 07,2017
# Loading work.tester
# Loading work.can_decoder
# Loading work.can_crc
step
step
step
step
step
step
step
step
step -over
step -over
step -out
step -out
step -current
# ** Error: (vsim-12082) Thread or process sim:/tester/i_can_decoder/#ASSIGN#155 has no step-able lines.
# 
step -over -current
# ** Error: (vsim-12082) Thread or process sim:/tester/i_can_decoder/#ASSIGN#155 has no step-able lines.
# 
step -out -current
# ** Error: (vsim-12082) Thread or process sim:/tester/i_can_decoder/#ASSIGN#155 has no step-able lines.
# 
run -all
add wave -position end  sim:/tester/clk
add wave -position end  sim:/tester/rst
add wave -position end  sim:/tester/rx_bit
# WARNING: No extended dataflow license exists
add wave -position end  sim:/tester/sample_point
add wave -position end  sim:/tester/bit_index_sent
add wave -position end  sim:/tester/clk2sample
run
run -next
run
run
run 1
add wave -position end  sim:/tester/field_start_of_frame
add wave -position end  sim:/tester/field_id_a
add wave -position end  sim:/tester/field_ide
add wave -position end  sim:/tester/field_rtr
add wave -position end  sim:/tester/field_srr
add wave -position end  sim:/tester/field_reserved1
add wave -position end  sim:/tester/field_reserved0
add wave -position end  sim:/tester/field_id_b
add wave -position end  sim:/tester/field_dlc
add wave -position end  sim:/tester/field_data
add wave -position end  sim:/tester/field_crc
add wave -position end  sim:/tester/field_crc_delimiter
add wave -position end  sim:/tester/field_ack_slot
# Load canceled
run
run
