variable VHDLFILES
set SIMMODEL "../../build/fpga/csr.timesim.vhd"


source "../../../../../base/modelsim.fdo"
