
*** Running vivado
    with args -log Top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Top.tcl -notrace


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sun Jun 22 17:19:46 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: link_design -top Top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1664.363 ; gain = 0.000 ; free physical = 1661 ; free virtual = 8993
INFO: [Netlist 29-17] Analyzing 1810 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/swaggo/Code/Fag/Fag_project/vivado/Basys3Game/Basys3Game.srcs/constrs_1/imports/code/GameBasys3.xdc]
Finished Parsing XDC File [/home/swaggo/Code/Fag/Fag_project/vivado/Basys3Game/Basys3Game.srcs/constrs_1/imports/code/GameBasys3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1866.875 ; gain = 0.000 ; free physical = 1550 ; free virtual = 8882
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1568 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 1568 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 1965.414 ; gain = 98.504 ; free physical = 1494 ; free virtual = 8825

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 250f7461d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2403.367 ; gain = 437.953 ; free physical = 1099 ; free virtual = 8431

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 250f7461d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2770.172 ; gain = 0.000 ; free physical = 742 ; free virtual = 8074

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 250f7461d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2770.172 ; gain = 0.000 ; free physical = 742 ; free virtual = 8074
Phase 1 Initialization | Checksum: 250f7461d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2770.172 ; gain = 0.000 ; free physical = 742 ; free virtual = 8074

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 250f7461d

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2770.172 ; gain = 0.000 ; free physical = 742 ; free virtual = 8074

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 250f7461d

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2770.172 ; gain = 0.000 ; free physical = 738 ; free virtual = 8070
Phase 2 Timer Update And Timing Data Collection | Checksum: 250f7461d

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2770.172 ; gain = 0.000 ; free physical = 738 ; free virtual = 8070

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 24f9acfdd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2770.172 ; gain = 0.000 ; free physical = 738 ; free virtual = 8070
Retarget | Checksum: 24f9acfdd
INFO: [Opt 31-389] Phase Retarget created 14 cells and removed 35 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 217ef5de7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2770.172 ; gain = 0.000 ; free physical = 738 ; free virtual = 8070
Constant propagation | Checksum: 217ef5de7
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.172 ; gain = 0.000 ; free physical = 738 ; free virtual = 8070
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.172 ; gain = 0.000 ; free physical = 738 ; free virtual = 8070
Phase 5 Sweep | Checksum: 28aea601e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2770.172 ; gain = 0.000 ; free physical = 738 ; free virtual = 8070
Sweep | Checksum: 28aea601e
INFO: [Opt 31-389] Phase Sweep created 6 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 28aea601e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2802.188 ; gain = 32.016 ; free physical = 738 ; free virtual = 8070
BUFG optimization | Checksum: 28aea601e
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 28aea601e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2802.188 ; gain = 32.016 ; free physical = 738 ; free virtual = 8070
Shift Register Optimization | Checksum: 28aea601e
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 26393ed41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2802.188 ; gain = 32.016 ; free physical = 738 ; free virtual = 8070
Post Processing Netlist | Checksum: 26393ed41
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2d415bdd4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2802.188 ; gain = 32.016 ; free physical = 738 ; free virtual = 8070

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2802.188 ; gain = 0.000 ; free physical = 738 ; free virtual = 8070
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2d415bdd4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2802.188 ; gain = 32.016 ; free physical = 738 ; free virtual = 8070
Phase 9 Finalization | Checksum: 2d415bdd4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2802.188 ; gain = 32.016 ; free physical = 738 ; free virtual = 8070
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              14  |              35  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               6  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2d415bdd4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2802.188 ; gain = 32.016 ; free physical = 738 ; free virtual = 8070

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 31 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 62
Ending PowerOpt Patch Enables Task | Checksum: 2d415bdd4

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 532 ; free virtual = 7864
Ending Power Optimization Task | Checksum: 2d415bdd4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3093.328 ; gain = 291.141 ; free physical = 532 ; free virtual = 7864

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2d415bdd4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 532 ; free virtual = 7864

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 532 ; free virtual = 7864
Ending Netlist Obfuscation Task | Checksum: 2d415bdd4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 532 ; free virtual = 7864
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3093.328 ; gain = 1226.418 ; free physical = 532 ; free virtual = 7864
INFO: [Vivado 12-24828] Executing command : report_drc -file Top_drc_opted.rpt -pb Top_drc_opted.pb -rpx Top_drc_opted.rpx
Command: report_drc -file Top_drc_opted.rpt -pb Top_drc_opted.pb -rpx Top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/swaggo/Code/Fag/Fag_project/vivado/Basys3Game/Basys3Game.runs/impl_1/Top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 520 ; free virtual = 7852
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 520 ; free virtual = 7852
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 519 ; free virtual = 7852
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 519 ; free virtual = 7852
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 518 ; free virtual = 7852
Write Physdb Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 518 ; free virtual = 7852
Write ShapeDB Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 518 ; free virtual = 7852
INFO: [Common 17-1381] The checkpoint '/home/swaggo/Code/Fag/Fag_project/vivado/Basys3Game/Basys3Game.runs/impl_1/Top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 514 ; free virtual = 7847
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 22d2b1b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 514 ; free virtual = 7847
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 514 ; free virtual = 7847

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2316d8a73

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.8 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 514 ; free virtual = 7847

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 267869b94

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 514 ; free virtual = 7847

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 267869b94

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 514 ; free virtual = 7847
Phase 1 Placer Initialization | Checksum: 267869b94

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 514 ; free virtual = 7847

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2b6dd4163

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 501 ; free virtual = 7834

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 3271e6ab8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 522 ; free virtual = 7855

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 3271e6ab8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 522 ; free virtual = 7855

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 31b2a4ed1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:12 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 529 ; free virtual = 7862

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 297443084

Time (s): cpu = 00:00:36 ; elapsed = 00:00:13 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 534 ; free virtual = 7868

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 116 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 50 nets or LUTs. Breaked 0 LUT, combined 50 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1132] Very high fanout net 'gameTop/graphicEngineVGA/backTileMemories_0_30/RamInitSpWf/addr[4]' is not considered as a candidate in VHFN optimization. The fanout considered for this optimization is changed from 3584 to 897 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 897.
INFO: [Physopt 32-1132] Very high fanout net 'gameTop/graphicEngineVGA/backTileMemories_0_30/RamInitSpWf/addr[3]' is not considered as a candidate in VHFN optimization. The fanout considered for this optimization is changed from 3584 to 897 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 897.
INFO: [Physopt 32-1132] Very high fanout net 'gameTop/graphicEngineVGA/backTileMemories_0_30/RamInitSpWf/addr[2]' is not considered as a candidate in VHFN optimization. The fanout considered for this optimization is changed from 3584 to 897 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 897.
INFO: [Physopt 32-1132] Very high fanout net 'gameTop/graphicEngineVGA/backTileMemories_0_30/RamInitSpWf/addr[1]' is not considered as a candidate in VHFN optimization. The fanout considered for this optimization is changed from 3584 to 897 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 897.
INFO: [Physopt 32-1132] Very high fanout net 'gameTop/graphicEngineVGA/backTileMemories_0_30/RamInitSpWf/addr[0]' is not considered as a candidate in VHFN optimization. The fanout considered for this optimization is changed from 3584 to 897 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 897.
INFO: [Physopt 32-1132] Very high fanout net 'gameTop/graphicEngineVGA/backTileMemories_0_31/RamInitSpWf/O[2]' is not considered as a candidate in VHFN optimization. The fanout considered for this optimization is changed from 4480 to 897 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 897.
INFO: [Physopt 32-1132] Very high fanout net 'gameTop/graphicEngineVGA/backTileMemories_0_31/RamInitSpWf/O[1]' is not considered as a candidate in VHFN optimization. The fanout considered for this optimization is changed from 5376 to 897 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 897.
INFO: [Physopt 32-1132] Very high fanout net 'gameTop/graphicEngineVGA/backTileMemories_0_31/RamInitSpWf/O[0]' is not considered as a candidate in VHFN optimization. The fanout considered for this optimization is changed from 3584 to 897 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 897.
INFO: [Physopt 32-1132] Very high fanout net 'gameTop/graphicEngineVGA/backTileMemories_1_22/RamInitSpWf/addr[3]' is not considered as a candidate in VHFN optimization. The fanout considered for this optimization is changed from 2693 to 678 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 678.
INFO: [Physopt 32-1132] Very high fanout net 'gameTop/graphicEngineVGA/backTileMemories_1_22/RamInitSpWf/addr[2]' is not considered as a candidate in VHFN optimization. The fanout considered for this optimization is changed from 2693 to 678 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 678.
INFO: [Physopt 32-1132] Very high fanout net 'gameTop/graphicEngineVGA/backTileMemories_1_22/RamInitSpWf/addr[1]' is not considered as a candidate in VHFN optimization. The fanout considered for this optimization is changed from 2693 to 678 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 678.
INFO: [Physopt 32-1132] Very high fanout net 'gameTop/graphicEngineVGA/backTileMemories_1_22/RamInitSpWf/addr[0]' is not considered as a candidate in VHFN optimization. The fanout considered for this optimization is changed from 2693 to 678 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 678.
INFO: [Physopt 32-1132] Very high fanout net 'gameTop/graphicEngineVGA/backTileMemories_1_23/RamInitSpWf/O[1]' is not considered as a candidate in VHFN optimization. The fanout considered for this optimization is changed from 3365 to 678 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 678.
INFO: [Physopt 32-1132] Very high fanout net 'gameTop/graphicEngineVGA/backTileMemories_1_23/RamInitSpWf/O[0]' is not considered as a candidate in VHFN optimization. The fanout considered for this optimization is changed from 4037 to 678 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 678.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 534 ; free virtual = 7868

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             50  |                    50  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             50  |                    50  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 2c31dc602

Time (s): cpu = 00:00:39 ; elapsed = 00:00:14 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 533 ; free virtual = 7867
Phase 2.5 Global Place Phase2 | Checksum: 1681a085a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:14 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 533 ; free virtual = 7866
Phase 2 Global Placement | Checksum: 1681a085a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:14 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 533 ; free virtual = 7866

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 183a8f2b7

Time (s): cpu = 00:00:44 ; elapsed = 00:00:15 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 532 ; free virtual = 7866

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21ffa8bb8

Time (s): cpu = 00:00:53 ; elapsed = 00:00:19 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 533 ; free virtual = 7866

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 21651cfb2

Time (s): cpu = 00:00:53 ; elapsed = 00:00:19 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 533 ; free virtual = 7866

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f471e35b

Time (s): cpu = 00:00:53 ; elapsed = 00:00:19 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 533 ; free virtual = 7866

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 24581da8d

Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 533 ; free virtual = 7866

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 25622c442

Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 533 ; free virtual = 7866

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 27077767a

Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 533 ; free virtual = 7866
Phase 3 Detail Placement | Checksum: 27077767a

Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 533 ; free virtual = 7866

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 22504e3f6

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.393 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1704a6bf2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 511 ; free virtual = 7860
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2181ce55e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.6 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 510 ; free virtual = 7859
Phase 4.1.1.1 BUFG Insertion | Checksum: 22504e3f6

Time (s): cpu = 00:01:07 ; elapsed = 00:00:23 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 510 ; free virtual = 7859

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.005. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1a37d2483

Time (s): cpu = 00:01:09 ; elapsed = 00:00:24 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 501 ; free virtual = 7848

Time (s): cpu = 00:01:09 ; elapsed = 00:00:24 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 501 ; free virtual = 7848
Phase 4.1 Post Commit Optimization | Checksum: 1a37d2483

Time (s): cpu = 00:01:09 ; elapsed = 00:00:24 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 501 ; free virtual = 7848

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a37d2483

Time (s): cpu = 00:01:09 ; elapsed = 00:00:24 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 501 ; free virtual = 7848

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1a37d2483

Time (s): cpu = 00:01:09 ; elapsed = 00:00:24 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 501 ; free virtual = 7847
Phase 4.3 Placer Reporting | Checksum: 1a37d2483

Time (s): cpu = 00:01:09 ; elapsed = 00:00:24 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 501 ; free virtual = 7847

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 501 ; free virtual = 7847

Time (s): cpu = 00:01:09 ; elapsed = 00:00:24 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 501 ; free virtual = 7847
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cb42326e

Time (s): cpu = 00:01:10 ; elapsed = 00:00:24 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 501 ; free virtual = 7847
Ending Placer Task | Checksum: 19346900b

Time (s): cpu = 00:01:10 ; elapsed = 00:00:24 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 501 ; free virtual = 7847
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:14 ; elapsed = 00:00:25 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 501 ; free virtual = 7847
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file Top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 496 ; free virtual = 7843
INFO: [Vivado 12-24828] Executing command : report_io -file Top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 497 ; free virtual = 7843
INFO: [Vivado 12-24828] Executing command : report_utilization -file Top_utilization_placed.rpt -pb Top_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 496 ; free virtual = 7845
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.6 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 487 ; free virtual = 7843
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 487 ; free virtual = 7843
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 486 ; free virtual = 7843
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 486 ; free virtual = 7843
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 486 ; free virtual = 7843
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 486 ; free virtual = 7843
INFO: [Common 17-1381] The checkpoint '/home/swaggo/Code/Fag/Fag_project/vivado/Basys3Game/Basys3Game.runs/impl_1/Top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 494 ; free virtual = 7843
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.005 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 492 ; free virtual = 7843
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 482 ; free virtual = 7845
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 482 ; free virtual = 7845
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 482 ; free virtual = 7845
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 481 ; free virtual = 7845
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 481 ; free virtual = 7845
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 481 ; free virtual = 7845
INFO: [Common 17-1381] The checkpoint '/home/swaggo/Code/Fag/Fag_project/vivado/Basys3Game/Basys3Game.runs/impl_1/Top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b572fe0d ConstDB: 0 ShapeSum: 3d5235a7 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 5b85929a | NumContArr: 27f30efb | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 208ca96cf

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 493 ; free virtual = 7848

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 208ca96cf

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 492 ; free virtual = 7847

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 208ca96cf

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 492 ; free virtual = 7847
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 236a4c6b5

Time (s): cpu = 00:00:46 ; elapsed = 00:00:20 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 451 ; free virtual = 7813
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.071  | TNS=0.000  | WHS=-0.190 | THS=-72.828|


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 27240e61a

Time (s): cpu = 00:00:50 ; elapsed = 00:00:21 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 443 ; free virtual = 7805

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3538
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3538
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1d884d289

Time (s): cpu = 00:00:50 ; elapsed = 00:00:21 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 443 ; free virtual = 7805

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1d884d289

Time (s): cpu = 00:00:50 ; elapsed = 00:00:21 . Memory (MB): peak = 3093.328 ; gain = 0.000 ; free physical = 443 ; free virtual = 7805

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1e78202fd

Time (s): cpu = 00:01:10 ; elapsed = 00:00:27 . Memory (MB): peak = 3257.746 ; gain = 164.418 ; free physical = 238 ; free virtual = 7585
Phase 4 Initial Routing | Checksum: 1e78202fd

Time (s): cpu = 00:01:10 ; elapsed = 00:00:27 . Memory (MB): peak = 3257.746 ; gain = 164.418 ; free physical = 238 ; free virtual = 7585

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 956
 Number of Nodes with overlaps = 291
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.248  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2c62a350b

Time (s): cpu = 00:01:27 ; elapsed = 00:00:37 . Memory (MB): peak = 3257.746 ; gain = 164.418 ; free physical = 236 ; free virtual = 7581
Phase 5 Rip-up And Reroute | Checksum: 2c62a350b

Time (s): cpu = 00:01:27 ; elapsed = 00:00:37 . Memory (MB): peak = 3257.746 ; gain = 164.418 ; free physical = 236 ; free virtual = 7581

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2ab15988f

Time (s): cpu = 00:01:30 ; elapsed = 00:00:37 . Memory (MB): peak = 3257.746 ; gain = 164.418 ; free physical = 235 ; free virtual = 7581
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.248  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 2ab15988f

Time (s): cpu = 00:01:30 ; elapsed = 00:00:37 . Memory (MB): peak = 3257.746 ; gain = 164.418 ; free physical = 235 ; free virtual = 7581

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2ab15988f

Time (s): cpu = 00:01:30 ; elapsed = 00:00:37 . Memory (MB): peak = 3257.746 ; gain = 164.418 ; free physical = 235 ; free virtual = 7581
Phase 6 Delay and Skew Optimization | Checksum: 2ab15988f

Time (s): cpu = 00:01:30 ; elapsed = 00:00:37 . Memory (MB): peak = 3257.746 ; gain = 164.418 ; free physical = 235 ; free virtual = 7581

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.248  | TNS=0.000  | WHS=0.022  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 3777ad436

Time (s): cpu = 00:01:36 ; elapsed = 00:00:38 . Memory (MB): peak = 3257.746 ; gain = 164.418 ; free physical = 235 ; free virtual = 7581
Phase 7 Post Hold Fix | Checksum: 3777ad436

Time (s): cpu = 00:01:36 ; elapsed = 00:00:38 . Memory (MB): peak = 3257.746 ; gain = 164.418 ; free physical = 235 ; free virtual = 7581

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.10643 %
  Global Horizontal Routing Utilization  = 4.67113 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 3777ad436

Time (s): cpu = 00:01:37 ; elapsed = 00:00:38 . Memory (MB): peak = 3257.746 ; gain = 164.418 ; free physical = 235 ; free virtual = 7581

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 3777ad436

Time (s): cpu = 00:01:37 ; elapsed = 00:00:38 . Memory (MB): peak = 3257.746 ; gain = 164.418 ; free physical = 235 ; free virtual = 7581

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2ecc57f84

Time (s): cpu = 00:01:37 ; elapsed = 00:00:39 . Memory (MB): peak = 3257.746 ; gain = 164.418 ; free physical = 235 ; free virtual = 7581

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2ecc57f84

Time (s): cpu = 00:01:38 ; elapsed = 00:00:39 . Memory (MB): peak = 3257.746 ; gain = 164.418 ; free physical = 240 ; free virtual = 7586

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.248  | TNS=0.000  | WHS=0.022  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2ecc57f84

Time (s): cpu = 00:01:38 ; elapsed = 00:00:39 . Memory (MB): peak = 3257.746 ; gain = 164.418 ; free physical = 240 ; free virtual = 7586
Total Elapsed time in route_design: 39.02 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1a8c6f266

Time (s): cpu = 00:01:38 ; elapsed = 00:00:39 . Memory (MB): peak = 3257.746 ; gain = 164.418 ; free physical = 240 ; free virtual = 7586
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1a8c6f266

Time (s): cpu = 00:01:38 ; elapsed = 00:00:39 . Memory (MB): peak = 3257.746 ; gain = 164.418 ; free physical = 239 ; free virtual = 7585

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:39 ; elapsed = 00:00:39 . Memory (MB): peak = 3257.746 ; gain = 164.418 ; free physical = 239 ; free virtual = 7584
INFO: [Vivado 12-24828] Executing command : report_drc -file Top_drc_routed.rpt -pb Top_drc_routed.pb -rpx Top_drc_routed.rpx
Command: report_drc -file Top_drc_routed.rpt -pb Top_drc_routed.pb -rpx Top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/swaggo/Code/Fag/Fag_project/vivado/Basys3Game/Basys3Game.runs/impl_1/Top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file Top_methodology_drc_routed.rpt -pb Top_methodology_drc_routed.pb -rpx Top_methodology_drc_routed.rpx
Command: report_methodology -file Top_methodology_drc_routed.rpt -pb Top_methodology_drc_routed.pb -rpx Top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/swaggo/Code/Fag/Fag_project/vivado/Basys3Game/Basys3Game.runs/impl_1/Top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:35 ; elapsed = 00:00:06 . Memory (MB): peak = 3257.746 ; gain = 0.000 ; free physical = 234 ; free virtual = 7582
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file Top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file Top_route_status.rpt -pb Top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file Top_bus_skew_routed.rpt -pb Top_bus_skew_routed.pb -rpx Top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file Top_power_routed.rpt -pb Top_power_summary_routed.pb -rpx Top_power_routed.rpx
Command: report_power -file Top_power_routed.rpt -pb Top_power_summary_routed.pb -rpx Top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
127 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file Top_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:01:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3313.773 ; gain = 56.027 ; free physical = 227 ; free virtual = 7579
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3313.773 ; gain = 0.000 ; free physical = 227 ; free virtual = 7581
Wrote PlaceDB: Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3313.773 ; gain = 0.000 ; free physical = 218 ; free virtual = 7584
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.773 ; gain = 0.000 ; free physical = 218 ; free virtual = 7584
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3313.773 ; gain = 0.000 ; free physical = 215 ; free virtual = 7583
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3313.773 ; gain = 0.000 ; free physical = 214 ; free virtual = 7583
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.773 ; gain = 0.000 ; free physical = 214 ; free virtual = 7583
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3313.773 ; gain = 0.000 ; free physical = 214 ; free virtual = 7583
INFO: [Common 17-1381] The checkpoint '/home/swaggo/Code/Fag/Fag_project/vivado/Basys3Game/Basys3Game.runs/impl_1/Top_routed.dcp' has been generated.
Command: write_bitstream -force Top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 6079328 bits.
Writing bitstream ./Top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
139 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:45 ; elapsed = 00:00:15 . Memory (MB): peak = 3454.520 ; gain = 140.746 ; free physical = 229 ; free virtual = 7388
INFO: [Common 17-206] Exiting Vivado at Sun Jun 22 17:21:45 2025...
