// Seed: 3308166753
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2,
    input id_3,
    input id_4,
    output logic id_5
);
  genvar id_6;
  real id_7;
  if (1) begin
    logic id_8;
  end else logic id_9;
endmodule
