

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   62 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   20 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,1,1,1,4,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          8,8,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    4 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_pascal_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   61 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         2 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      82 # L1 Hit Latency
-gpgpu_smem_latency                    24 # smem Latency
-gpgpu_cache:dl1PrefL1 S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    1 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   61 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,4,4,4,0,0,4,4,8 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    8 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          32:32:32:32 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:256:64,16:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=8:RCD=16:RAS=37:RP=16:RC=52: CL=16:WL=6:CDLR=7:WR=16:nbkgrp=4:CCDL=4:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                 100000000 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    6 # Major compute capability version number
-gpgpu_compute_capability_minor                    1 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1417.0:1417.0:1417.0:2500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     8 # minimal delay between activation of rows in different banks
RCD                                    16 # row to column delay
RAS                                    37 # time needed to activate row
RP                                     16 # time needed to precharge (deactivate) row
RC                                     52 # row cycle time
CDLR                                    7 # switching from write to read (changes tWTR)
WR                                     16 # last data-in to row precharge
CL                                     16 # CAS latency
WL                                      6 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1417000000.000000:1417000000.000000:1417000000.000000:2500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000070571630205:0.00000000070571630205:0.00000000070571630205:0.00000000040000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
e7a8026e2cad0e1eadf41911b2f660f8  /root/gpgpu-sim_distribution/test/ISPASS/ISPASS/BFS/ispass-2009-BFS
Extracting PTX file and ptxas options    1: ispass-2009-BFS.1.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options    2: ispass-2009-BFS.2.sm_35.ptx -arch=sm_35
Extracting PTX file and ptxas options    3: ispass-2009-BFS.3.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options    4: ispass-2009-BFS.4.sm_60.ptx -arch=sm_60
Extracting PTX file and ptxas options    5: ispass-2009-BFS.5.sm_62.ptx -arch=sm_62
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /root/gpgpu-sim_distribution/test/ISPASS/ISPASS/BFS/ispass-2009-BFS
self exe links to: /root/gpgpu-sim_distribution/test/ISPASS/ISPASS/BFS/ispass-2009-BFS
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_distribution/test/ISPASS/ISPASS/BFS/ispass-2009-BFS
Running md5sum using "md5sum /root/gpgpu-sim_distribution/test/ISPASS/ISPASS/BFS/ispass-2009-BFS "
self exe links to: /root/gpgpu-sim_distribution/test/ISPASS/ISPASS/BFS/ispass-2009-BFS
Extracting specific PTX file named ispass-2009-BFS.1.sm_30.ptx 
Extracting specific PTX file named ispass-2009-BFS.2.sm_35.ptx 
Extracting specific PTX file named ispass-2009-BFS.3.sm_50.ptx 
Extracting specific PTX file named ispass-2009-BFS.4.sm_60.ptx 
Extracting specific PTX file named ispass-2009-BFS.5.sm_62.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x403910, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing ispass-2009-BFS.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-BFS.1.sm_30.ptx
GPGPU-Sim PTX: Parsing ispass-2009-BFS.2.sm_35.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-BFS.2.sm_35.ptx
GPGPU-Sim PTX: Parsing ispass-2009-BFS.3.sm_50.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at ispass-2009-BFS.2.sm_35.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-BFS.3.sm_50.ptx
GPGPU-Sim PTX: Parsing ispass-2009-BFS.4.sm_60.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at ispass-2009-BFS.2.sm_35.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-BFS.4.sm_60.ptx
GPGPU-Sim PTX: Parsing ispass-2009-BFS.5.sm_62.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at ispass-2009-BFS.2.sm_35.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-BFS.5.sm_62.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-BFS.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=19, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-BFS.2.sm_35.ptx
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=19, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-BFS.3.sm_50.ptx
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=19, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-BFS.4.sm_60.ptx
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=19, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-BFS.5.sm_62.ptx
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=19, lmem=0, smem=0, cmem=372
Reading File
Input file: graph65536.txt
Read File
Copied Everything to GPU memory
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f272b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f272b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f272a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f272a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f27298..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f27290..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb4f27360..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x840 (ispass-2009-BFS.5.sm_62.ptx:43) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d0 (ispass-2009-BFS.5.sm_62.ptx:103) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x870 (ispass-2009-BFS.5.sm_62.ptx:50) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d0 (ispass-2009-BFS.5.sm_62.ptx:103) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x8d8 (ispass-2009-BFS.5.sm_62.ptx:64) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d0 (ispass-2009-BFS.5.sm_62.ptx:103) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x950 (ispass-2009-BFS.5.sm_62.ptx:82) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a8 (ispass-2009-BFS.5.sm_62.ptx:96) add.s64 %rd35, %rd35, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9c8 (ispass-2009-BFS.5.sm_62.ptx:100) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d0 (ispass-2009-BFS.5.sm_62.ptx:103) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 10965
gpu_sim_insn = 1245363
gpu_ipc =     113.5762
gpu_tot_sim_cycle = 10965
gpu_tot_sim_insn = 1245363
gpu_tot_ipc =     113.5762
gpu_tot_issued_cta = 256
gpu_occupancy = 55.6677% 
gpu_tot_occupancy = 55.6677% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1930
partiton_level_parallism_total  =       0.1930
partiton_level_parallism_util =       4.1328
partiton_level_parallism_util_total  =       4.1328
L2_BW  =       8.7504 GB/Sec
L2_BW_total  =       8.7504 GB/Sec
gpu_total_sim_rate=177909

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
223, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 20, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 20, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 20, 21, 21, 21, 21, 21, 21, 21, 21, 
gpgpu_n_tot_thrd_icount = 1316800
gpgpu_n_tot_w_icount = 41150
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2090
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:27624	W0_Idle:17314	W0_Scoreboard:22891	W1:190	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
single_issue_nums: WS0:9430	WS1:9252	WS2:9236	WS3:9274	
dual_issue_nums: WS0:500	WS1:494	WS2:502	WS3:483	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16720 {8:2090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83600 {40:2090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
maxmflatency = 258 
max_icnt2mem_latency = 17 
maxmrqlatency = 0 
max_icnt2sh_latency = 7 
averagemflatency = 136 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 7 
mrq_lat_table:2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2114 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1603 	510 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5997         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2/1 = 2.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none        5306    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2570    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0       258       146       137       138         0         0         0         0         0         0       136         0
dram[1]:          0         0         0         0       138       138       138       137         0         0       136       136         0         0         0         0
dram[2]:          0         0         0         0         0       139       139       140       136         0         0         0         0         0         0         0
dram[3]:        258         0         0         0       140       137       139       140         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       145       137       139       139       136         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       136       138       141       139         0         0         0         0         0         0         0         0
dram[6]:          0         0         0         0       142       136       141       141         0       136         0         0         0         0         0         0
dram[7]:          0         0         0         0       142       142       139       138         0         0       136         0         0         0         0         0
dram[8]:          0       136         0         0       140       136       137       140         0         0         0         0         0       136         0         0
dram[9]:          0         0         0         0       138       139       140       137       136       136         0         0       136         0         0         0
dram[10]:          0       136         0         0       140       137       142       137       136         0         0         0         0         0       136         0
dram[11]:          0         0         0         0       138       138       142       138         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19344 n_nop=19342 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001034
n_activity=52 dram_eff=0.03846
bk0: 0a 19344i bk1: 0a 19345i bk2: 0a 19345i bk3: 0a 19345i bk4: 1a 19328i bk5: 0a 19343i bk6: 0a 19343i bk7: 0a 19343i bk8: 0a 19343i bk9: 0a 19344i bk10: 0a 19344i bk11: 0a 19344i bk12: 0a 19344i bk13: 0a 19344i bk14: 0a 19344i bk15: 0a 19344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000103 
total_CMD = 19344 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 19326 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19344 
n_nop = 19342 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000052 
Either_Row_CoL_Bus_Util = 0.000103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19344 n_nop=19344 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19344i bk1: 0a 19344i bk2: 0a 19344i bk3: 0a 19344i bk4: 0a 19344i bk5: 0a 19344i bk6: 0a 19344i bk7: 0a 19344i bk8: 0a 19344i bk9: 0a 19344i bk10: 0a 19344i bk11: 0a 19344i bk12: 0a 19344i bk13: 0a 19344i bk14: 0a 19344i bk15: 0a 19344i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19344 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19344 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19344 
n_nop = 19344 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19344 n_nop=19344 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19344i bk1: 0a 19344i bk2: 0a 19344i bk3: 0a 19344i bk4: 0a 19344i bk5: 0a 19344i bk6: 0a 19344i bk7: 0a 19344i bk8: 0a 19344i bk9: 0a 19344i bk10: 0a 19344i bk11: 0a 19344i bk12: 0a 19344i bk13: 0a 19344i bk14: 0a 19344i bk15: 0a 19344i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19344 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19344 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19344 
n_nop = 19344 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19344 n_nop=19342 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001034
n_activity=52 dram_eff=0.03846
bk0: 1a 19328i bk1: 0a 19344i bk2: 0a 19344i bk3: 0a 19344i bk4: 0a 19344i bk5: 0a 19344i bk6: 0a 19344i bk7: 0a 19344i bk8: 0a 19344i bk9: 0a 19344i bk10: 0a 19344i bk11: 0a 19344i bk12: 0a 19344i bk13: 0a 19344i bk14: 0a 19344i bk15: 0a 19344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000103 
total_CMD = 19344 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 19326 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19344 
n_nop = 19342 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000052 
Either_Row_CoL_Bus_Util = 0.000103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19344 n_nop=19344 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19344i bk1: 0a 19344i bk2: 0a 19344i bk3: 0a 19344i bk4: 0a 19344i bk5: 0a 19344i bk6: 0a 19344i bk7: 0a 19344i bk8: 0a 19344i bk9: 0a 19344i bk10: 0a 19344i bk11: 0a 19344i bk12: 0a 19344i bk13: 0a 19344i bk14: 0a 19344i bk15: 0a 19344i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19344 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19344 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19344 
n_nop = 19344 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19344 n_nop=19344 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19344i bk1: 0a 19344i bk2: 0a 19344i bk3: 0a 19344i bk4: 0a 19344i bk5: 0a 19344i bk6: 0a 19344i bk7: 0a 19344i bk8: 0a 19344i bk9: 0a 19344i bk10: 0a 19344i bk11: 0a 19344i bk12: 0a 19344i bk13: 0a 19344i bk14: 0a 19344i bk15: 0a 19344i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19344 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19344 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19344 
n_nop = 19344 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19344 n_nop=19344 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19344i bk1: 0a 19344i bk2: 0a 19344i bk3: 0a 19344i bk4: 0a 19344i bk5: 0a 19344i bk6: 0a 19344i bk7: 0a 19344i bk8: 0a 19344i bk9: 0a 19344i bk10: 0a 19344i bk11: 0a 19344i bk12: 0a 19344i bk13: 0a 19344i bk14: 0a 19344i bk15: 0a 19344i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19344 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19344 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19344 
n_nop = 19344 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19344 n_nop=19344 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19344i bk1: 0a 19344i bk2: 0a 19344i bk3: 0a 19344i bk4: 0a 19344i bk5: 0a 19344i bk6: 0a 19344i bk7: 0a 19344i bk8: 0a 19344i bk9: 0a 19344i bk10: 0a 19344i bk11: 0a 19344i bk12: 0a 19344i bk13: 0a 19344i bk14: 0a 19344i bk15: 0a 19344i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19344 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19344 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19344 
n_nop = 19344 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19344 n_nop=19344 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19344i bk1: 0a 19344i bk2: 0a 19344i bk3: 0a 19344i bk4: 0a 19344i bk5: 0a 19344i bk6: 0a 19344i bk7: 0a 19344i bk8: 0a 19344i bk9: 0a 19344i bk10: 0a 19344i bk11: 0a 19344i bk12: 0a 19344i bk13: 0a 19344i bk14: 0a 19344i bk15: 0a 19344i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19344 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19344 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19344 
n_nop = 19344 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19344 n_nop=19344 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19344i bk1: 0a 19344i bk2: 0a 19344i bk3: 0a 19344i bk4: 0a 19344i bk5: 0a 19344i bk6: 0a 19344i bk7: 0a 19344i bk8: 0a 19344i bk9: 0a 19344i bk10: 0a 19344i bk11: 0a 19344i bk12: 0a 19344i bk13: 0a 19344i bk14: 0a 19344i bk15: 0a 19344i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19344 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19344 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19344 
n_nop = 19344 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19344 n_nop=19344 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19344i bk1: 0a 19344i bk2: 0a 19344i bk3: 0a 19344i bk4: 0a 19344i bk5: 0a 19344i bk6: 0a 19344i bk7: 0a 19344i bk8: 0a 19344i bk9: 0a 19344i bk10: 0a 19344i bk11: 0a 19344i bk12: 0a 19344i bk13: 0a 19344i bk14: 0a 19344i bk15: 0a 19344i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19344 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19344 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19344 
n_nop = 19344 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19344 n_nop=19344 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19344i bk1: 0a 19344i bk2: 0a 19344i bk3: 0a 19344i bk4: 0a 19344i bk5: 0a 19344i bk6: 0a 19344i bk7: 0a 19344i bk8: 0a 19344i bk9: 0a 19344i bk10: 0a 19344i bk11: 0a 19344i bk12: 0a 19344i bk13: 0a 19344i bk14: 0a 19344i bk15: 0a 19344i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19344 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19344 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19344 
n_nop = 19344 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 100, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 99, Miss = 1, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 73, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 65, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 77, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 92, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 92, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 118, Miss = 1, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 100, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 73, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 60, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 104, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 101, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 102, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 118, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 69, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 85, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 61, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 102, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 85, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 94, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 89, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 80, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 77, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2116
L2_total_cache_misses = 2
L2_total_cache_miss_rate = 0.0009
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2088
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 26
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2116
icnt_total_pkts_simt_to_mem=2116
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.22141
	minimum = 5
	maximum = 15
Network latency average = 5.22141
	minimum = 5
	maximum = 15
Slowest packet = 322
Flit latency average = 5.22141
	minimum = 5
	maximum = 15
Slowest flit = 322
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00742222
	minimum = 0.00547196 (at node 38)
	maximum = 0.0120383 (at node 0)
Accepted packet rate average = 0.00742222
	minimum = 0.00547196 (at node 38)
	maximum = 0.0120383 (at node 0)
Injected flit rate average = 0.00742222
	minimum = 0.00547196 (at node 38)
	maximum = 0.0120383 (at node 0)
Accepted flit rate average= 0.00742222
	minimum = 0.00547196 (at node 38)
	maximum = 0.0120383 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.22141 (1 samples)
	minimum = 5 (1 samples)
	maximum = 15 (1 samples)
Network latency average = 5.22141 (1 samples)
	minimum = 5 (1 samples)
	maximum = 15 (1 samples)
Flit latency average = 5.22141 (1 samples)
	minimum = 5 (1 samples)
	maximum = 15 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00742222 (1 samples)
	minimum = 0.00547196 (1 samples)
	maximum = 0.0120383 (1 samples)
Accepted packet rate average = 0.00742222 (1 samples)
	minimum = 0.00547196 (1 samples)
	maximum = 0.0120383 (1 samples)
Injected flit rate average = 0.00742222 (1 samples)
	minimum = 0.00547196 (1 samples)
	maximum = 0.0120383 (1 samples)
Accepted flit rate average = 0.00742222 (1 samples)
	minimum = 0.00547196 (1 samples)
	maximum = 0.0120383 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 177909 (inst/sec)
gpgpu_simulation_rate = 1566 (cycle/sec)
gpgpu_silicon_slowdown = 904853x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f272b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f272b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f272a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f272a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f27298..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f27290..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb4f27360..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 12525
gpu_sim_insn = 1246384
gpu_ipc =      99.5117
gpu_tot_sim_cycle = 23490
gpu_tot_sim_insn = 2491747
gpu_tot_ipc =     106.0769
gpu_tot_issued_cta = 512
gpu_occupancy = 29.8746% 
gpu_tot_occupancy = 38.6985% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1980
partiton_level_parallism_total  =       0.1957
partiton_level_parallism_util =       2.9772
partiton_level_parallism_util_total  =       3.4171
L2_BW  =       8.9783 GB/Sec
L2_BW_total  =       8.8719 GB/Sec
gpu_total_sim_rate=177981

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
265, 63, 63, 63, 63, 63, 63, 63, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 40, 42, 42, 42, 42, 41, 42, 42, 42, 42, 42, 42, 42, 41, 42, 42, 42, 42, 42, 42, 42, 41, 42, 42, 41, 42, 42, 42, 42, 41, 42, 42, 42, 
gpgpu_n_tot_thrd_icount = 2668224
gpgpu_n_tot_w_icount = 83382
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4410
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 917504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:55226	W0_Idle:104614	W0_Scoreboard:73487	W1:1462	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:81920
single_issue_nums: WS0:19196	WS1:18885	WS2:18558	WS3:18661	
dual_issue_nums: WS0:1028	WS1:1015	WS2:1009	WS3:989	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 35280 {8:4410,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 176400 {40:4410,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
maxmflatency = 258 
max_icnt2mem_latency = 17 
maxmrqlatency = 0 
max_icnt2sh_latency = 8 
averagemflatency = 136 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 7 
mrq_lat_table:3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4593 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3561 	1027 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4595 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5997         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 3/1 = 3.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 3
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none       15658    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none       25352    none      none      none      none      none      none      none      none  
dram[3]:       2570    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0       136       136         0       258       146       137       138       136         0         0       136         0       136       136       136
dram[1]:        136         0         0       136       138       138       139       137         0       136       136       136         0         0         0         0
dram[2]:          0       136         0         0         0       139       139       258       136         0         0       136         0       136         0         0
dram[3]:        258         0       136         0       140       137       139       140       136         0         0       136         0         0         0         0
dram[4]:        136         0         0         0       145       138       139       139       136       136       136       136       136         0         0         0
dram[5]:        136         0         0       136       136       141       141       140       136         0       136         0         0         0         0       136
dram[6]:          0         0         0       136       142       136       141       145       136       136         0       136         0         0         0         0
dram[7]:          0       136         0       136       142       142       139       138         0       136       136       136         0         0         0         0
dram[8]:        136       136       136         0       140       136       137       140       136       136         0         0         0       136         0       136
dram[9]:          0       136       136         0       138       139       146       138       136       136       136       136       136       136         0         0
dram[10]:          0       136         0         0       140       137       142       137       136       136       136       136         0         0       136       136
dram[11]:          0         0         0         0       138       138       142       138       136       136         0         0       136       136         0       136
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=41440 n_nop=41438 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.826e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 41440i bk1: 0a 41441i bk2: 0a 41441i bk3: 0a 41441i bk4: 1a 41424i bk5: 0a 41439i bk6: 0a 41439i bk7: 0a 41439i bk8: 0a 41439i bk9: 0a 41440i bk10: 0a 41440i bk11: 0a 41440i bk12: 0a 41440i bk13: 0a 41440i bk14: 0a 41440i bk15: 0a 41440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000048 
total_CMD = 41440 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 41422 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41440 
n_nop = 41438 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=41440 n_nop=41440 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41440i bk1: 0a 41440i bk2: 0a 41440i bk3: 0a 41440i bk4: 0a 41440i bk5: 0a 41440i bk6: 0a 41440i bk7: 0a 41440i bk8: 0a 41440i bk9: 0a 41440i bk10: 0a 41440i bk11: 0a 41440i bk12: 0a 41440i bk13: 0a 41440i bk14: 0a 41440i bk15: 0a 41440i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41440 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41440 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41440 
n_nop = 41440 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=41440 n_nop=41438 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.826e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 41440i bk1: 0a 41441i bk2: 0a 41441i bk3: 0a 41441i bk4: 0a 41441i bk5: 0a 41441i bk6: 0a 41441i bk7: 1a 41424i bk8: 0a 41439i bk9: 0a 41439i bk10: 0a 41439i bk11: 0a 41439i bk12: 0a 41439i bk13: 0a 41439i bk14: 0a 41439i bk15: 0a 41440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000048 
total_CMD = 41440 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 41422 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41440 
n_nop = 41438 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=41440 n_nop=41438 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.826e-05
n_activity=52 dram_eff=0.03846
bk0: 1a 41424i bk1: 0a 41440i bk2: 0a 41440i bk3: 0a 41440i bk4: 0a 41440i bk5: 0a 41440i bk6: 0a 41440i bk7: 0a 41440i bk8: 0a 41440i bk9: 0a 41440i bk10: 0a 41440i bk11: 0a 41440i bk12: 0a 41440i bk13: 0a 41440i bk14: 0a 41440i bk15: 0a 41440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000048 
total_CMD = 41440 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 41422 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41440 
n_nop = 41438 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=41440 n_nop=41440 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41440i bk1: 0a 41440i bk2: 0a 41440i bk3: 0a 41440i bk4: 0a 41440i bk5: 0a 41440i bk6: 0a 41440i bk7: 0a 41440i bk8: 0a 41440i bk9: 0a 41440i bk10: 0a 41440i bk11: 0a 41440i bk12: 0a 41440i bk13: 0a 41440i bk14: 0a 41440i bk15: 0a 41440i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41440 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41440 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41440 
n_nop = 41440 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=41440 n_nop=41440 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41440i bk1: 0a 41440i bk2: 0a 41440i bk3: 0a 41440i bk4: 0a 41440i bk5: 0a 41440i bk6: 0a 41440i bk7: 0a 41440i bk8: 0a 41440i bk9: 0a 41440i bk10: 0a 41440i bk11: 0a 41440i bk12: 0a 41440i bk13: 0a 41440i bk14: 0a 41440i bk15: 0a 41440i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41440 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41440 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41440 
n_nop = 41440 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=41440 n_nop=41440 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41440i bk1: 0a 41440i bk2: 0a 41440i bk3: 0a 41440i bk4: 0a 41440i bk5: 0a 41440i bk6: 0a 41440i bk7: 0a 41440i bk8: 0a 41440i bk9: 0a 41440i bk10: 0a 41440i bk11: 0a 41440i bk12: 0a 41440i bk13: 0a 41440i bk14: 0a 41440i bk15: 0a 41440i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41440 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41440 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41440 
n_nop = 41440 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=41440 n_nop=41440 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41440i bk1: 0a 41440i bk2: 0a 41440i bk3: 0a 41440i bk4: 0a 41440i bk5: 0a 41440i bk6: 0a 41440i bk7: 0a 41440i bk8: 0a 41440i bk9: 0a 41440i bk10: 0a 41440i bk11: 0a 41440i bk12: 0a 41440i bk13: 0a 41440i bk14: 0a 41440i bk15: 0a 41440i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41440 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41440 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41440 
n_nop = 41440 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=41440 n_nop=41440 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41440i bk1: 0a 41440i bk2: 0a 41440i bk3: 0a 41440i bk4: 0a 41440i bk5: 0a 41440i bk6: 0a 41440i bk7: 0a 41440i bk8: 0a 41440i bk9: 0a 41440i bk10: 0a 41440i bk11: 0a 41440i bk12: 0a 41440i bk13: 0a 41440i bk14: 0a 41440i bk15: 0a 41440i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41440 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41440 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41440 
n_nop = 41440 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=41440 n_nop=41440 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41440i bk1: 0a 41440i bk2: 0a 41440i bk3: 0a 41440i bk4: 0a 41440i bk5: 0a 41440i bk6: 0a 41440i bk7: 0a 41440i bk8: 0a 41440i bk9: 0a 41440i bk10: 0a 41440i bk11: 0a 41440i bk12: 0a 41440i bk13: 0a 41440i bk14: 0a 41440i bk15: 0a 41440i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41440 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41440 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41440 
n_nop = 41440 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=41440 n_nop=41440 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41440i bk1: 0a 41440i bk2: 0a 41440i bk3: 0a 41440i bk4: 0a 41440i bk5: 0a 41440i bk6: 0a 41440i bk7: 0a 41440i bk8: 0a 41440i bk9: 0a 41440i bk10: 0a 41440i bk11: 0a 41440i bk12: 0a 41440i bk13: 0a 41440i bk14: 0a 41440i bk15: 0a 41440i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41440 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41440 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41440 
n_nop = 41440 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=41440 n_nop=41440 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41440i bk1: 0a 41440i bk2: 0a 41440i bk3: 0a 41440i bk4: 0a 41440i bk5: 0a 41440i bk6: 0a 41440i bk7: 0a 41440i bk8: 0a 41440i bk9: 0a 41440i bk10: 0a 41440i bk11: 0a 41440i bk12: 0a 41440i bk13: 0a 41440i bk14: 0a 41440i bk15: 0a 41440i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41440 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41440 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41440 
n_nop = 41440 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 206, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 253, Miss = 1, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 150, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 154, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 159, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 210, Miss = 1, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 189, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 243, Miss = 1, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 217, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 159, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 122, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 220, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 211, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 211, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 246, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 167, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 181, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 136, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 242, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 191, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 201, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 195, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 172, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 161, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4596
L2_total_cache_misses = 3
L2_total_cache_miss_rate = 0.0007
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4407
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 186
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4410
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 186
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4596
icnt_total_pkts_simt_to_mem=4596
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.20302
	minimum = 5
	maximum = 15
Network latency average = 5.20302
	minimum = 5
	maximum = 15
Slowest packet = 4542
Flit latency average = 5.20302
	minimum = 5
	maximum = 15
Slowest flit = 4542
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00761554
	minimum = 0.0049501 (at node 38)
	maximum = 0.0169261 (at node 13)
Accepted packet rate average = 0.00761554
	minimum = 0.0049501 (at node 38)
	maximum = 0.0169261 (at node 13)
Injected flit rate average = 0.00761554
	minimum = 0.0049501 (at node 38)
	maximum = 0.0169261 (at node 13)
Accepted flit rate average= 0.00761554
	minimum = 0.0049501 (at node 38)
	maximum = 0.0169261 (at node 13)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.21222 (2 samples)
	minimum = 5 (2 samples)
	maximum = 15 (2 samples)
Network latency average = 5.21222 (2 samples)
	minimum = 5 (2 samples)
	maximum = 15 (2 samples)
Flit latency average = 5.21222 (2 samples)
	minimum = 5 (2 samples)
	maximum = 15 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00751888 (2 samples)
	minimum = 0.00521103 (2 samples)
	maximum = 0.0144822 (2 samples)
Accepted packet rate average = 0.00751888 (2 samples)
	minimum = 0.00521103 (2 samples)
	maximum = 0.0144822 (2 samples)
Injected flit rate average = 0.00751888 (2 samples)
	minimum = 0.00521103 (2 samples)
	maximum = 0.0144822 (2 samples)
Accepted flit rate average = 0.00751888 (2 samples)
	minimum = 0.00521103 (2 samples)
	maximum = 0.0144822 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 177981 (inst/sec)
gpgpu_simulation_rate = 1677 (cycle/sec)
gpgpu_silicon_slowdown = 844961x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f272b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f272b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f272a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f272a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f27298..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f27290..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb4f27360..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 14645
gpu_sim_insn = 1252584
gpu_ipc =      85.5298
gpu_tot_sim_cycle = 38135
gpu_tot_sim_insn = 3744331
gpu_tot_ipc =      98.1862
gpu_tot_issued_cta = 768
gpu_occupancy = 12.2320% 
gpu_tot_occupancy = 21.3369% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3217
partiton_level_parallism_total  =       0.2441
partiton_level_parallism_util =       1.8182
partiton_level_parallism_util_total  =       2.3646
L2_BW  =      14.5862 GB/Sec
L2_BW_total  =      11.0664 GB/Sec
gpu_total_sim_rate=144012

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
307, 105, 105, 105, 105, 105, 105, 105, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 62, 63, 63, 61, 63, 63, 63, 63, 62, 62, 63, 63, 63, 63, 63, 63, 62, 63, 63, 63, 63, 63, 63, 63, 62, 63, 63, 62, 63, 63, 63, 63, 62, 63, 62, 63, 
gpgpu_n_tot_thrd_icount = 4224064
gpgpu_n_tot_w_icount = 132002
gpgpu_n_stall_shd_mem = 45
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8140
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1376256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 45
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:82865	W0_Idle:439207	W0_Scoreboard:261001	W1:8940	W2:182	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
single_issue_nums: WS0:30172	WS1:30143	WS2:28882	WS3:29783	
dual_issue_nums: WS0:1650	WS1:1661	WS2:1582	WS3:1618	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65120 {8:8140,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 325600 {40:8140,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
maxmflatency = 258 
max_icnt2mem_latency = 17 
maxmrqlatency = 1 
max_icnt2sh_latency = 8 
averagemflatency = 136 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 7 
mrq_lat_table:8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9299 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7707 	1589 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	9304 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5997         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan       inf      -nan      -nan      -nan       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 8/1 = 8.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         0         1         0         1         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 8
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none       65328    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none        2842    none      none      none       20889    none       38024    none      none      none      none      none      none      none      none  
dram[3]:       4474    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none       25864    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none        1894    none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none        5717    none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        136       136       136       136       258       146       137       138       137       136       136       136       137       137       136       136
dram[1]:        136       136       137       137       138       138       140       137       136       136       136       136       137       136       136       136
dram[2]:        136       258       136       136       136       258       139       258       136       136       136       136       136       136       136       136
dram[3]:        258       136       136       136       140       137       139       140       136       136       136       136       136       136       136       136
dram[4]:        136       136       137       138       145       138       139       258       136       136       136       136       136         0       136       136
dram[5]:        137       136       136       137       136       141       141       140       136       136       136       136       136       136       136       136
dram[6]:        137       136       136       136       142       136       141       145       136       137       136       136       136       136       136       136
dram[7]:        136       136       137       136       142       142       139       138       136       136       136       136       136         0       136       136
dram[8]:        136       137       136       136       140       136       137       140       137       136       136       136       136       136       136       136
dram[9]:        136       136       136         0       138       139       146       138       136       136       136       136       136       136       258       136
dram[10]:        136       136       137       136       140       137       142       137       136       137       136       136       136       136       136       136
dram[11]:        136       136       137       137       258       138       142       138       136       137       136       136       136       137       136       136
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=67277 n_nop=67275 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.973e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 67277i bk1: 0a 67278i bk2: 0a 67278i bk3: 0a 67278i bk4: 1a 67261i bk5: 0a 67276i bk6: 0a 67276i bk7: 0a 67276i bk8: 0a 67276i bk9: 0a 67277i bk10: 0a 67277i bk11: 0a 67277i bk12: 0a 67277i bk13: 0a 67277i bk14: 0a 67277i bk15: 0a 67277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000030 
total_CMD = 67277 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 67259 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67277 
n_nop = 67275 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000030 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=67277 n_nop=67277 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67277i bk1: 0a 67277i bk2: 0a 67277i bk3: 0a 67277i bk4: 0a 67277i bk5: 0a 67277i bk6: 0a 67277i bk7: 0a 67277i bk8: 0a 67277i bk9: 0a 67277i bk10: 0a 67277i bk11: 0a 67277i bk12: 0a 67277i bk13: 0a 67277i bk14: 0a 67277i bk15: 0a 67277i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67277 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67277 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67277 
n_nop = 67277 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=67277 n_nop=67271 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.918e-05
n_activity=156 dram_eff=0.03846
bk0: 0a 67278i bk1: 1a 67262i bk2: 0a 67277i bk3: 0a 67278i bk4: 0a 67278i bk5: 1a 67261i bk6: 0a 67276i bk7: 1a 67259i bk8: 0a 67274i bk9: 0a 67276i bk10: 0a 67276i bk11: 0a 67277i bk12: 0a 67277i bk13: 0a 67277i bk14: 0a 67277i bk15: 0a 67278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000089 
total_CMD = 67277 
util_bw = 6 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 67223 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67277 
n_nop = 67271 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=67277 n_nop=67275 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.973e-05
n_activity=52 dram_eff=0.03846
bk0: 1a 67261i bk1: 0a 67277i bk2: 0a 67277i bk3: 0a 67277i bk4: 0a 67277i bk5: 0a 67277i bk6: 0a 67277i bk7: 0a 67277i bk8: 0a 67277i bk9: 0a 67277i bk10: 0a 67277i bk11: 0a 67277i bk12: 0a 67277i bk13: 0a 67277i bk14: 0a 67277i bk15: 0a 67277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000030 
total_CMD = 67277 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 67259 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67277 
n_nop = 67275 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000030 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=67277 n_nop=67275 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.973e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 67277i bk1: 0a 67278i bk2: 0a 67278i bk3: 0a 67278i bk4: 0a 67278i bk5: 0a 67278i bk6: 0a 67278i bk7: 1a 67261i bk8: 0a 67276i bk9: 0a 67276i bk10: 0a 67276i bk11: 0a 67276i bk12: 0a 67276i bk13: 0a 67276i bk14: 0a 67276i bk15: 0a 67277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000030 
total_CMD = 67277 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 67259 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67277 
n_nop = 67275 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000030 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=67277 n_nop=67277 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67277i bk1: 0a 67277i bk2: 0a 67277i bk3: 0a 67277i bk4: 0a 67277i bk5: 0a 67277i bk6: 0a 67277i bk7: 0a 67277i bk8: 0a 67277i bk9: 0a 67277i bk10: 0a 67277i bk11: 0a 67277i bk12: 0a 67277i bk13: 0a 67277i bk14: 0a 67277i bk15: 0a 67277i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67277 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67277 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67277 
n_nop = 67277 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=67277 n_nop=67277 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67277i bk1: 0a 67277i bk2: 0a 67277i bk3: 0a 67277i bk4: 0a 67277i bk5: 0a 67277i bk6: 0a 67277i bk7: 0a 67277i bk8: 0a 67277i bk9: 0a 67277i bk10: 0a 67277i bk11: 0a 67277i bk12: 0a 67277i bk13: 0a 67277i bk14: 0a 67277i bk15: 0a 67277i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67277 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67277 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67277 
n_nop = 67277 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=67277 n_nop=67277 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67277i bk1: 0a 67277i bk2: 0a 67277i bk3: 0a 67277i bk4: 0a 67277i bk5: 0a 67277i bk6: 0a 67277i bk7: 0a 67277i bk8: 0a 67277i bk9: 0a 67277i bk10: 0a 67277i bk11: 0a 67277i bk12: 0a 67277i bk13: 0a 67277i bk14: 0a 67277i bk15: 0a 67277i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67277 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67277 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67277 
n_nop = 67277 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=67277 n_nop=67277 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67277i bk1: 0a 67277i bk2: 0a 67277i bk3: 0a 67277i bk4: 0a 67277i bk5: 0a 67277i bk6: 0a 67277i bk7: 0a 67277i bk8: 0a 67277i bk9: 0a 67277i bk10: 0a 67277i bk11: 0a 67277i bk12: 0a 67277i bk13: 0a 67277i bk14: 0a 67277i bk15: 0a 67277i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67277 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67277 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67277 
n_nop = 67277 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=67277 n_nop=67275 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.973e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 67276i bk1: 0a 67277i bk2: 0a 67277i bk3: 0a 67277i bk4: 0a 67277i bk5: 0a 67277i bk6: 0a 67277i bk7: 0a 67277i bk8: 0a 67277i bk9: 0a 67277i bk10: 0a 67277i bk11: 0a 67277i bk12: 0a 67277i bk13: 0a 67278i bk14: 1a 67261i bk15: 0a 67276i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000030 
total_CMD = 67277 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 67259 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67277 
n_nop = 67275 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000030 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=67277 n_nop=67277 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67277i bk1: 0a 67277i bk2: 0a 67277i bk3: 0a 67277i bk4: 0a 67277i bk5: 0a 67277i bk6: 0a 67277i bk7: 0a 67277i bk8: 0a 67277i bk9: 0a 67277i bk10: 0a 67277i bk11: 0a 67277i bk12: 0a 67277i bk13: 0a 67277i bk14: 0a 67277i bk15: 0a 67277i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67277 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67277 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67277 
n_nop = 67277 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=67277 n_nop=67275 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.973e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 67277i bk1: 0a 67278i bk2: 0a 67278i bk3: 0a 67278i bk4: 1a 67261i bk5: 0a 67276i bk6: 0a 67276i bk7: 0a 67276i bk8: 0a 67276i bk9: 0a 67277i bk10: 0a 67277i bk11: 0a 67277i bk12: 0a 67277i bk13: 0a 67277i bk14: 0a 67277i bk15: 0a 67277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000030 
total_CMD = 67277 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 67259 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67277 
n_nop = 67275 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000030 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 437, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 703, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 316, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 288, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 362, Miss = 2, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 398, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 350, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 396, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 448, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 279, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 261, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 415, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 399, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 440, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 495, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 320, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 387, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 308, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 440, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 347, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 393, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 378, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 355, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 392, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 9307
L2_total_cache_misses = 8
L2_total_cache_miss_rate = 0.0009
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8132
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1167
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8140
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1167
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9307
icnt_total_pkts_simt_to_mem=9307
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.10348
	minimum = 5
	maximum = 15
Network latency average = 5.10348
	minimum = 5
	maximum = 15
Slowest packet = 9517
Flit latency average = 5.10348
	minimum = 5
	maximum = 15
Slowest flit = 9517
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0123723
	minimum = 0.00491635 (at node 0)
	maximum = 0.0307272 (at node 29)
Accepted packet rate average = 0.0123723
	minimum = 0.00491635 (at node 0)
	maximum = 0.0307272 (at node 29)
Injected flit rate average = 0.0123723
	minimum = 0.00491635 (at node 0)
	maximum = 0.0307272 (at node 29)
Accepted flit rate average= 0.0123723
	minimum = 0.00491635 (at node 0)
	maximum = 0.0307272 (at node 29)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.17597 (3 samples)
	minimum = 5 (3 samples)
	maximum = 15 (3 samples)
Network latency average = 5.17597 (3 samples)
	minimum = 5 (3 samples)
	maximum = 15 (3 samples)
Flit latency average = 5.17597 (3 samples)
	minimum = 5 (3 samples)
	maximum = 15 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00913668 (3 samples)
	minimum = 0.0051128 (3 samples)
	maximum = 0.0198972 (3 samples)
Accepted packet rate average = 0.00913668 (3 samples)
	minimum = 0.0051128 (3 samples)
	maximum = 0.0198972 (3 samples)
Injected flit rate average = 0.00913668 (3 samples)
	minimum = 0.0051128 (3 samples)
	maximum = 0.0198972 (3 samples)
Accepted flit rate average = 0.00913668 (3 samples)
	minimum = 0.0051128 (3 samples)
	maximum = 0.0198972 (3 samples)
Injected packet size average = 1 (3 samples)
Accepted packet size average = 1 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 26 sec (26 sec)
gpgpu_simulation_rate = 144012 (inst/sec)
gpgpu_simulation_rate = 1466 (cycle/sec)
gpgpu_silicon_slowdown = 966575x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f272b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f272b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f272a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f272a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f27298..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f27290..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb4f27360..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 15780
gpu_sim_insn = 1291294
gpu_ipc =      81.8311
gpu_tot_sim_cycle = 53915
gpu_tot_sim_insn = 5035625
gpu_tot_ipc =      93.3993
gpu_tot_issued_cta = 1024
gpu_occupancy = 15.2758% 
gpu_tot_occupancy = 18.2913% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.1696
partiton_level_parallism_total  =       0.5149
partiton_level_parallism_util =       2.8053
partiton_level_parallism_util_total  =       2.6403
L2_BW  =      53.0335 GB/Sec
L2_BW_total  =      23.3494 GB/Sec
gpu_total_sim_rate=119895

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
349, 147, 147, 147, 147, 147, 147, 147, 319, 105, 105, 230, 105, 105, 105, 105, 84, 231, 84, 297, 84, 84, 84, 84, 84, 84, 296, 84, 82, 84, 84, 82, 84, 297, 84, 84, 83, 82, 276, 84, 84, 84, 84, 84, 83, 84, 84, 84, 83, 230, 84, 84, 83, 83, 298, 82, 84, 83, 83, 84, 83, 84, 253, 83, 
gpgpu_n_tot_thrd_icount = 6983648
gpgpu_n_tot_w_icount = 218239
gpgpu_n_stall_shd_mem = 957
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 20617
gpgpu_n_mem_write_global = 7146
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 274617
gpgpu_n_store_insn = 7331
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1835008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 957
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:110701	W0_Idle:682799	W0_Scoreboard:825587	W1:50734	W2:3568	W3:97	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:163840
single_issue_nums: WS0:48614	WS1:49878	WS2:48908	WS3:48115	
dual_issue_nums: WS0:2828	WS1:2907	WS2:2848	WS3:2779	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 164936 {8:20617,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 285840 {40:7146,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 824680 {40:20617,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 57168 {8:7146,}
maxmflatency = 267 
max_icnt2mem_latency = 22 
maxmrqlatency = 9 
max_icnt2sh_latency = 9 
averagemflatency = 136 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 7 
mrq_lat_table:44 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	27720 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	22675 	5061 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	27748 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	69 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5984         0         0         0      5997         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5954         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      6043         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      6090         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0      5990         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5958         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5963         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000      -nan       inf      -nan  1.000000       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan 
dram[1]:  1.000000      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan       inf      -nan      -nan  1.000000       inf      -nan       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan       inf 
dram[4]:      -nan      -nan      -nan       inf  1.000000      -nan      -nan       inf      -nan       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan       inf  3.000000      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.000000      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan 
dram[10]:       inf      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 46/8 = 5.750000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         0         1         0         1         1         1         0         0         0         0         0         0         1         0         0 
dram[1]:         1         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         2         0         0         1         2         0         1         0         1         0         0         0         0         0         0 
dram[3]:         1         0         0         0         0         0         0         0         0         1         0         0         0         0         0         1 
dram[4]:         0         0         0         1         1         0         0         1         0         1         1         1         0         0         0         0 
dram[5]:         0         0         1         3         0         0         2         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         1         0         0         0         0         0         0         0 
dram[7]:         3         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         1         1         0         0         0         0         0         0 
dram[9]:         1         0         0         0         0         0         0         1         0         0         0         0         0         0         1         0 
dram[10]:         1         0         0         1         0         0         0         0         0         0         1         0         0         0         0         0 
dram[11]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 46
min_bank_accesses = 0!
chip skew: 7/1 = 7.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       9371    none       16145    none      315577     33266     32814    none      none      none      none      none      none        9803    none      none  
dram[1]:      15790    none       12524    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none        4617    none      none        7755     21755    none       65404    none       17306    none      none      none      none      none      none  
dram[3]:      13458    none      none      none      none      none      none      none      none       16456    none      none      none      none      none        8704
dram[4]:     none      none      none       10475     26935    none      none       44929    none       16736     14427     18940    none      none      none      none  
dram[5]:     none      none       18635      3176    none      none       23217    none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none       56019    none       19321    none      none      none      none      none      none      none  
dram[7]:       6720    none      none       10355    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none       18383     27618    none      none      none      none      none      none  
dram[9]:       5844    none      none      none      none      none      none       58951    none      none      none      none      none      none       13328    none  
dram[10]:      15807    none      none       11305    none      none      none      none      none      none        8166    none      none      none      none      none  
dram[11]:     none      none      none      none       11711    none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        267       145       258       141       258       258       258       139       139       142       139       138       138       260       146       138
dram[1]:        258       144       259       140       138       139       140       138       141       138       138       138       140       137       137       139
dram[2]:        140       258       140       143       258       258       140       258       139       258       137       137       138       140       138       138
dram[3]:        258       140       139       143       140       138       141       140       138       259       140       146       143       140       137       258
dram[4]:        138       139       139       258       258       138       139       258       145       258       258       262       139       138       137       141
dram[5]:        137       140       258       267       138       141       258       140       140       138       139       138       138       137       139       137
dram[6]:        140       139       136       140       142       140       259       145       258       139       138       138       139       137       137       137
dram[7]:        267       148       139       258       142       142       139       139       142       138       138       137       138       138       137       138
dram[8]:        139       138       139       140       141       138       138       140       258       262       137       139       138       138       137       141
dram[9]:        258       140       137       136       138       139       146       259       143       138       137       137       138       137       258       138
dram[10]:        259       138       139       258       140       138       142       138       137       142       260       141       141       137       137       138
dram[11]:        138       141       138       138       258       138       142       138       140       139       140       140       140       138       139       140
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=95116 n_nop=95101 n_act=7 n_pre=1 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001472
n_activity=379 dram_eff=0.03694
bk0: 2a 95067i bk1: 0a 95114i bk2: 1a 95098i bk3: 0a 95114i bk4: 1a 95100i bk5: 1a 95098i bk6: 1a 95098i bk7: 0a 95114i bk8: 0a 95116i bk9: 0a 95117i bk10: 0a 95117i bk11: 0a 95117i bk12: 0a 95118i bk13: 1a 95101i bk14: 0a 95116i bk15: 0a 95117i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000147 
total_CMD = 95116 
util_bw = 14 
Wasted_Col = 112 
Wasted_Row = 16 
Idle = 94974 

BW Util Bottlenecks: 
RCDc_limit = 112 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95116 
n_nop = 95101 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 7 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000158 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=95116 n_nop=95112 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.205e-05
n_activity=104 dram_eff=0.03846
bk0: 1a 95100i bk1: 0a 95116i bk2: 1a 95099i bk3: 0a 95114i bk4: 0a 95115i bk5: 0a 95116i bk6: 0a 95116i bk7: 0a 95116i bk8: 0a 95116i bk9: 0a 95116i bk10: 0a 95116i bk11: 0a 95116i bk12: 0a 95116i bk13: 0a 95116i bk14: 0a 95117i bk15: 0a 95117i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000042 
total_CMD = 95116 
util_bw = 4 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 95080 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95116 
n_nop = 95112 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000021 
Either_Row_CoL_Bus_Util = 0.000042 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=95116 n_nop=95104 n_act=5 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001472
n_activity=288 dram_eff=0.04861
bk0: 0a 95118i bk1: 2a 95102i bk2: 0a 95117i bk3: 0a 95118i bk4: 1a 95101i bk5: 2a 95099i bk6: 0a 95114i bk7: 1a 95097i bk8: 0a 95112i bk9: 1a 95098i bk10: 0a 95113i bk11: 0a 95116i bk12: 0a 95116i bk13: 0a 95116i bk14: 0a 95116i bk15: 0a 95118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000147 
total_CMD = 95116 
util_bw = 14 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 95022 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95116 
n_nop = 95104 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 7 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=95116 n_nop=95110 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.308e-05
n_activity=156 dram_eff=0.03846
bk0: 1a 95098i bk1: 0a 95114i bk2: 0a 95116i bk3: 0a 95116i bk4: 0a 95116i bk5: 0a 95117i bk6: 0a 95117i bk7: 0a 95117i bk8: 0a 95117i bk9: 1a 95100i bk10: 0a 95115i bk11: 0a 95116i bk12: 0a 95116i bk13: 0a 95116i bk14: 0a 95116i bk15: 1a 95099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000063 
total_CMD = 95116 
util_bw = 6 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 95062 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95116 
n_nop = 95110 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000032 
Either_Row_CoL_Bus_Util = 0.000063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=95116 n_nop=95104 n_act=6 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001262
n_activity=268 dram_eff=0.04478
bk0: 0a 95118i bk1: 0a 95119i bk2: 0a 95119i bk3: 1a 95102i bk4: 1a 95100i bk5: 0a 95116i bk6: 0a 95116i bk7: 1a 95099i bk8: 0a 95114i bk9: 1a 95098i bk10: 1a 95097i bk11: 1a 95091i bk12: 0a 95113i bk13: 0a 95115i bk14: 0a 95115i bk15: 0a 95118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161290
Bank_Level_Parallism_Col = 1.090909
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.090909 

BW Util details:
bwutil = 0.000126 
total_CMD = 95116 
util_bw = 12 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 95018 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95116 
n_nop = 95104 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 6 
Row_Bus_Util =  0.000063 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=95116 n_nop=95105 n_act=4 n_pre=1 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001262
n_activity=238 dram_eff=0.05042
bk0: 0a 95117i bk1: 0a 95118i bk2: 1a 95101i bk3: 3a 95064i bk4: 0a 95114i bk5: 0a 95115i bk6: 2a 95099i bk7: 0a 95114i bk8: 0a 95115i bk9: 0a 95116i bk10: 0a 95116i bk11: 0a 95116i bk12: 0a 95116i bk13: 0a 95116i bk14: 0a 95116i bk15: 0a 95117i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000126 
total_CMD = 95116 
util_bw = 12 
Wasted_Col = 66 
Wasted_Row = 16 
Idle = 95022 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95116 
n_nop = 95105 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 1 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 6 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000157702
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=95116 n_nop=95112 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.205e-05
n_activity=104 dram_eff=0.03846
bk0: 0a 95116i bk1: 0a 95117i bk2: 0a 95117i bk3: 0a 95117i bk4: 0a 95117i bk5: 0a 95117i bk6: 1a 95100i bk7: 0a 95115i bk8: 1a 95099i bk9: 0a 95114i bk10: 0a 95115i bk11: 0a 95115i bk12: 0a 95115i bk13: 0a 95116i bk14: 0a 95116i bk15: 0a 95116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000042 
total_CMD = 95116 
util_bw = 4 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 95080 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95116 
n_nop = 95112 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000021 
Either_Row_CoL_Bus_Util = 0.000042 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=95116 n_nop=95108 n_act=3 n_pre=1 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.411e-05
n_activity=172 dram_eff=0.04651
bk0: 3a 95065i bk1: 0a 95115i bk2: 0a 95115i bk3: 1a 95099i bk4: 0a 95114i bk5: 0a 95115i bk6: 0a 95115i bk7: 0a 95116i bk8: 0a 95116i bk9: 0a 95116i bk10: 0a 95116i bk11: 0a 95116i bk12: 0a 95116i bk13: 0a 95117i bk14: 0a 95117i bk15: 0a 95118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000084 
total_CMD = 95116 
util_bw = 8 
Wasted_Col = 50 
Wasted_Row = 16 
Idle = 95042 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95116 
n_nop = 95108 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 4 
Row_Bus_Util =  0.000042 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000147189
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=95116 n_nop=95112 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.205e-05
n_activity=60 dram_eff=0.06667
bk0: 0a 95115i bk1: 0a 95117i bk2: 0a 95117i bk3: 0a 95117i bk4: 0a 95117i bk5: 0a 95117i bk6: 0a 95117i bk7: 0a 95117i bk8: 1a 95100i bk9: 1a 95096i bk10: 0a 95115i bk11: 0a 95115i bk12: 0a 95115i bk13: 0a 95115i bk14: 0a 95115i bk15: 0a 95115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.480000
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000042 
total_CMD = 95116 
util_bw = 4 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 95090 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95116 
n_nop = 95112 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000021 
Either_Row_CoL_Bus_Util = 0.000042 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=95116 n_nop=95110 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.308e-05
n_activity=156 dram_eff=0.03846
bk0: 1a 95100i bk1: 0a 95116i bk2: 0a 95116i bk3: 0a 95116i bk4: 0a 95116i bk5: 0a 95116i bk6: 0a 95116i bk7: 1a 95099i bk8: 0a 95114i bk9: 0a 95116i bk10: 0a 95116i bk11: 0a 95116i bk12: 0a 95116i bk13: 0a 95117i bk14: 1a 95100i bk15: 0a 95115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000063 
total_CMD = 95116 
util_bw = 6 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 95062 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95116 
n_nop = 95110 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000032 
Either_Row_CoL_Bus_Util = 0.000063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=95116 n_nop=95110 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.308e-05
n_activity=156 dram_eff=0.03846
bk0: 1a 95099i bk1: 0a 95116i bk2: 0a 95117i bk3: 1a 95100i bk4: 0a 95115i bk5: 0a 95116i bk6: 0a 95117i bk7: 0a 95117i bk8: 0a 95117i bk9: 0a 95117i bk10: 1a 95100i bk11: 0a 95115i bk12: 0a 95115i bk13: 0a 95115i bk14: 0a 95115i bk15: 0a 95115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000063 
total_CMD = 95116 
util_bw = 6 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 95062 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95116 
n_nop = 95110 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000032 
Either_Row_CoL_Bus_Util = 0.000063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=95116 n_nop=95114 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.103e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 95116i bk1: 0a 95117i bk2: 0a 95117i bk3: 0a 95117i bk4: 1a 95100i bk5: 0a 95115i bk6: 0a 95115i bk7: 0a 95115i bk8: 0a 95115i bk9: 0a 95116i bk10: 0a 95116i bk11: 0a 95116i bk12: 0a 95116i bk13: 0a 95116i bk14: 0a 95116i bk15: 0a 95116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000021 
total_CMD = 95116 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 95098 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 95116 
n_nop = 95114 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000011 
Either_Row_CoL_Bus_Util = 0.000021 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1240, Miss = 3, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 3184, Miss = 4, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1015, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 893, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1153, Miss = 6, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1104, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1110, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1138, Miss = 2, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1300, Miss = 5, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 928, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 881, Miss = 4, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1065, Miss = 2, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 968, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1105, Miss = 2, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1215, Miss = 2, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 947, Miss = 2, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1176, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 915, Miss = 2, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1154, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 991, Miss = 2, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1049, Miss = 2, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1113, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1183, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 936, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 27763
L2_total_cache_misses = 46
L2_total_cache_miss_rate = 0.0017
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20571
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 44
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7146
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 20617
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7146
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=27763
icnt_total_pkts_simt_to_mem=27763
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.15556
	minimum = 5
	maximum = 20
Network latency average = 5.15556
	minimum = 5
	maximum = 20
Slowest packet = 33363
Flit latency average = 5.15556
	minimum = 5
	maximum = 20
Slowest flit = 33363
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0449839
	minimum = 0.0212928 (at node 3)
	maximum = 0.157224 (at node 29)
Accepted packet rate average = 0.0449839
	minimum = 0.0212928 (at node 3)
	maximum = 0.157224 (at node 29)
Injected flit rate average = 0.0449839
	minimum = 0.0212928 (at node 3)
	maximum = 0.157224 (at node 29)
Accepted flit rate average= 0.0449839
	minimum = 0.0212928 (at node 3)
	maximum = 0.157224 (at node 29)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.17087 (4 samples)
	minimum = 5 (4 samples)
	maximum = 16.25 (4 samples)
Network latency average = 5.17087 (4 samples)
	minimum = 5 (4 samples)
	maximum = 16.25 (4 samples)
Flit latency average = 5.17087 (4 samples)
	minimum = 5 (4 samples)
	maximum = 16.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0180985 (4 samples)
	minimum = 0.0091578 (4 samples)
	maximum = 0.054229 (4 samples)
Accepted packet rate average = 0.0180985 (4 samples)
	minimum = 0.0091578 (4 samples)
	maximum = 0.054229 (4 samples)
Injected flit rate average = 0.0180985 (4 samples)
	minimum = 0.0091578 (4 samples)
	maximum = 0.054229 (4 samples)
Accepted flit rate average = 0.0180985 (4 samples)
	minimum = 0.0091578 (4 samples)
	maximum = 0.054229 (4 samples)
Injected packet size average = 1 (4 samples)
Accepted packet size average = 1 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 42 sec (42 sec)
gpgpu_simulation_rate = 119895 (inst/sec)
gpgpu_simulation_rate = 1283 (cycle/sec)
gpgpu_silicon_slowdown = 1104442x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f272b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f272b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f272a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f272a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f27298..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f27290..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb4f27360..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 27857
gpu_sim_insn = 1646506
gpu_ipc =      59.1056
gpu_tot_sim_cycle = 81772
gpu_tot_sim_insn = 6682131
gpu_tot_ipc =      81.7166
gpu_tot_issued_cta = 1280
gpu_occupancy = 37.4554% 
gpu_tot_occupancy = 28.4279% 
max_total_param_size = 0
gpu_stall_dramfull = 568
gpu_stall_icnt2sh    = 474
partiton_level_parallism =       4.6698
partiton_level_parallism_total  =       1.9304
partiton_level_parallism_util =       6.8294
partiton_level_parallism_util_total  =       5.3394
L2_BW  =     211.7464 GB/Sec
L2_BW_total  =      87.5300 GB/Sec
gpu_total_sim_rate=79549

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 1280, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
516, 168, 168, 393, 359, 168, 314, 168, 575, 217, 406, 251, 317, 126, 126, 126, 105, 252, 229, 318, 274, 330, 395, 341, 231, 328, 487, 208, 402, 105, 105, 102, 418, 318, 219, 307, 372, 317, 499, 209, 319, 105, 319, 105, 296, 297, 264, 374, 103, 251, 105, 104, 285, 307, 319, 251, 352, 104, 104, 209, 104, 105, 273, 285, 
gpgpu_n_tot_thrd_icount = 15833664
gpgpu_n_tot_w_icount = 494802
gpgpu_n_stall_shd_mem = 47171
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 107457
gpgpu_n_mem_write_global = 50392
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 430513
gpgpu_n_store_insn = 59837
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2293760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 47171
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:143985	W0_Idle:868690	W0_Scoreboard:2396647	W1:191371	W2:55511	W3:19321	W4:9505	W5:6458	W6:4295	W7:2244	W8:855	W9:203	W10:119	W11:65	W12:55	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:204800
single_issue_nums: WS0:107884	WS1:111393	WS2:110091	WS3:108874	
dual_issue_nums: WS0:6939	WS1:7216	WS2:7104	WS3:7021	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 859656 {8:107457,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2015680 {40:50392,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4298280 {40:107457,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 403136 {8:50392,}
maxmflatency = 885 
max_icnt2mem_latency = 693 
maxmrqlatency = 20 
max_icnt2sh_latency = 464 
averagemflatency = 219 
avg_icnt2mem_latency = 76 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 20 
mrq_lat_table:342 	5 	12 	40 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	114113 	37943 	5793 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	46540 	30929 	10900 	12671 	18160 	26662 	11879 	108 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	127236 	22380 	635 	332 	902 	1944 	4420 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	101 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         2         0         2         0         0         0         1         1         0         0         0         1         0         0 
dram[1]:         1         2         0         2         1         5         0         0         0         1         0         0         0         0         0         0 
dram[2]:         5         4         0         0         3         6         2         1         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         2         0         0         0         0         0         0         0         4         0         0         0         0 
dram[4]:         0         0         2         0         1         0         0         0         0         0         7         1         0         1         0         0 
dram[5]:         0         0         3         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         1         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         2         0         2         0         0         0         0         0         0         0         2         3         0         0         0         0 
dram[8]:         1         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         2         3         3         0         0         2         1         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5984         0     14424         0      9710         0         0         0      6001      5916         0         0         0      6223         0         0 
dram[1]:      5954      6061         0     13798      5918      5986         0         0         0      6120         0         0         0         0         0         0 
dram[2]:      6272      6073     13919         0      9144     15126      5907      5903         0         0         0         0         0         0         0         0 
dram[3]:         0         0     13731      6045         0         0      5909         0         0         0         0      5922         0         0         0         0 
dram[4]:         0         0      6011         0      6090         0         0         0         0         0     12445      5921      6060      5861         0         0 
dram[5]:         0         0     14600      5990         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6015      6030         0     13484         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5958      6056      6054         0         0         0         0         0         0         0      6074      5892         0         0         0         0 
dram[8]:      6045         0         0     14376     14795     15048         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5963         0      6040     13879         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0      6013      6071     14587         0         0      7024      5996         0         0         0      6061         0      6054         0         0 
dram[11]:         0         0         0         0         0         0      6049         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.333333      -nan  6.000000       inf  1.333333       inf       inf      -nan  3.000000  1.500000       inf      -nan       inf  4.000000       inf       inf 
dram[1]:  1.000000  4.000000       inf  5.000000  2.000000  9.000000      -nan       inf       inf  3.000000       inf       inf      -nan       inf      -nan      -nan 
dram[2]:  7.000000  6.000000  1.000000       inf  5.000000  8.000000  4.000000  4.000000       inf       inf      -nan      -nan       inf       inf       inf      -nan 
dram[3]:       inf      -nan  2.000000  5.000000      -nan      -nan  2.000000      -nan       inf       inf      -nan  5.000000      -nan      -nan       inf       inf 
dram[4]:       inf       inf  5.000000       inf  1.500000      -nan      -nan       inf      -nan       inf  8.000000  4.000000  2.000000  3.000000      -nan      -nan 
dram[5]:      -nan       inf  6.000000  3.000000      -nan      -nan       inf       inf      -nan      -nan       inf       inf      -nan      -nan       inf       inf 
dram[6]:  5.000000  4.000000       inf  3.000000      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan       inf       inf 
dram[7]:  2.333333  1.000000 14.000000       inf      -nan      -nan      -nan       inf      -nan      -nan  3.000000  5.000000      -nan      -nan       inf      -nan 
dram[8]:  2.000000      -nan      -nan  1.000000  3.000000  4.000000       inf       inf       inf       inf      -nan      -nan      -nan       inf       inf      -nan 
dram[9]:  2.000000       inf  4.000000  4.000000      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan       inf       inf 
dram[10]:       inf  6.000000  5.000000  6.000000       inf      -nan  2.000000  2.000000       inf       inf       inf  2.000000      -nan  1.000000       inf       inf 
dram[11]:      -nan      -nan       inf      -nan       inf       inf  2.000000      -nan      -nan      -nan      -nan      -nan       inf       inf      -nan       inf 
average row locality = 419/70 = 5.985714
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         6         1         4         1         4         0         3         3         3         0         2         4         2         1 
dram[1]:         4         4         1         5         2         9         0         1         2         3         2         2         0         2         0         0 
dram[2]:         7         6         1         1        15         8         4         4         4         3         0         0         8         1         2         0 
dram[3]:         2         0         2         5         0         0         2         0         3         3         0         5         0         0         3         2 
dram[4]:         2         2         5         3         3         0         0         1         0         1         8         4         2         6         0         0 
dram[5]:         0         4         6         3         0         0         5         4         0         0         1         1         0         0         1         4 
dram[6]:         5         4         2         3         0         0         4         3         2         4         4         1         0         0         1         1 
dram[7]:         7         1        14         2         0         0         0         3         0         0         3         5         0         0         3         0 
dram[8]:         2         0         0         1         3         4         8         3         1         2         0         0         0         2         1         0 
dram[9]:         2         2         4         4         0         0         1         4         1         2         2         2         0         0         3         1 
dram[10]:         3         6         5         6         4         0         6         2         2         2         5         2         0         1         2         1 
dram[11]:         0         0         2         0         2         3         2         0         0         0         0         0         2         1         0         1 
total dram reads = 419
min_bank_accesses = 0!
chip skew: 64/13 = 4.92
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      45491    none       37208    206596   1103559    323047     46437    none       97704     75705     64439    none       72912     27162     67779    160307
dram[1]:      44772     31121    170493     34515    113090     24522    none      116619     68461     53880     70255     56752    none       62573    none      none  
dram[2]:      22515     19644    159568    166572     10570     33935     45443     64793     42379     58495    none      none       13381     96157     51959    none  
dram[3]:      66433    none       80509     37466    none      none      136890    none       53648     60784    none       28439    none      none       37968     36550
dram[4]:      59507     68065     31405     59714     56813    none      none      218914    none      178532     19448     37193     40448     18323    none      none  
dram[5]:     none       44518     28205     49998    none      none       43987     59403    none      none       68652    126884    none      none       96411     34713
dram[6]:      27426     33162     79785     57650    none      none       55699     85938    105831     47961     22860     95324    none      none      122795     87749
dram[7]:      14696    119684     12960     75191    none      none      none       70864    none      none       62149     22342    none      none       44808    none  
dram[8]:      77888    none      none      185295     90733     39893     26911     52625    208412    154207    none      none      none       56894     74884    none  
dram[9]:      59490     54049     42555     26128    none      none      255709     61586    168528     90492     55872     84923    none      none       48081     69868
dram[10]:      48555     24118     32696     25178     62938    none       46730     91176    114196     94169     24533     94009    none       89817     55182    103820
dram[11]:     none      none       76577    none       67471     62713     98301    none      none      none      none      none       53267    130528    none       95524
maximum mf latency per bank:
dram[0]:        811       809       885       814       879       864       785       870       872       837       859       783       751       824       746       802
dram[1]:        823       568       636       654       733       633       775       607       514       576       567       619       554       610       562       630
dram[2]:        613       614       582       562       558       613       537       747       654       619       566       655       582       581       653       538
dram[3]:        511       607       574       520       732       610       613       623       785       603       620       594       566       564       617       620
dram[4]:        569       775       627       570       561       576       623       594       606       733       613       590       623       633       619       534
dram[5]:        570       541       589       580       607       733       604       676       603       623       607       573       595       550       520       589
dram[6]:        566       688       553       542       623       606       593       623       754       754       580       549       752       607       823       573
dram[7]:        585       616       575       591       607       615       768       633       558       645       636       620       615       443       627       823
dram[8]:        626       575       633       636       617       540       775       623       611       753       573       785       615       580       458       586
dram[9]:        734       823       556       554       539       567       607       768       645       578       558       624       588       622       633       748
dram[10]:        748       580       599       713       654       623       769       728       819       610       824       821       611       579       740       619
dram[11]:        566       586       597       633       572       617       592       593       623       567       557       624       619       613       607       599
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=144263 n_nop=144192 n_act=23 n_pre=10 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005268
n_activity=1337 dram_eff=0.05684
bk0: 4a 144144i bk1: 0a 144258i bk2: 6a 144210i bk3: 1a 144245i bk4: 4a 144179i bk5: 1a 144244i bk6: 4a 144246i bk7: 0a 144264i bk8: 3a 144217i bk9: 3a 144182i bk10: 3a 144241i bk11: 0a 144263i bk12: 2a 144242i bk13: 4a 144216i bk14: 2a 144243i bk15: 1a 144245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.710526
Row_Buffer_Locality_read = 0.710526
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.031746
Bank_Level_Parallism_Col = 1.033766
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.033766 

BW Util details:
bwutil = 0.000527 
total_CMD = 144263 
util_bw = 76 
Wasted_Col = 362 
Wasted_Row = 160 
Idle = 143665 

BW Util Bottlenecks: 
RCDc_limit = 364 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 144263 
n_nop = 144192 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 23 
n_pre = 10 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 33 
issued_total_col = 38 
Row_Bus_Util =  0.000229 
CoL_Bus_Util = 0.000263 
Either_Row_CoL_Bus_Util = 0.000492 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000547611
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=144263 n_nop=144198 n_act=20 n_pre=8 n_ref_event=0 n_req=37 n_rd=37 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000513
n_activity=1076 dram_eff=0.06877
bk0: 4a 144154i bk1: 4a 144207i bk2: 1a 144245i bk3: 5a 144212i bk4: 2a 144214i bk5: 9a 144208i bk6: 0a 144259i bk7: 1a 144245i bk8: 2a 144246i bk9: 3a 144210i bk10: 2a 144240i bk11: 2a 144242i bk12: 0a 144263i bk13: 2a 144248i bk14: 0a 144267i bk15: 0a 144268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.756757
Row_Buffer_Locality_read = 0.756757
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.084416
Bank_Level_Parallism_Col = 1.054217
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.054217 

BW Util details:
bwutil = 0.000513 
total_CMD = 144263 
util_bw = 74 
Wasted_Col = 306 
Wasted_Row = 112 
Idle = 143771 

BW Util Bottlenecks: 
RCDc_limit = 312 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 144263 
n_nop = 144198 
Read = 37 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 8 
n_ref = 0 
n_req = 37 
total_req = 37 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 37 
Row_Bus_Util =  0.000194 
CoL_Bus_Util = 0.000256 
Either_Row_CoL_Bus_Util = 0.000451 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000395112
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=144263 n_nop=144172 n_act=20 n_pre=7 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008873
n_activity=1259 dram_eff=0.1017
bk0: 7a 144210i bk1: 6a 144214i bk2: 1a 144247i bk3: 1a 144245i bk4: 15a 144164i bk5: 8a 144210i bk6: 4a 144212i bk7: 4a 144206i bk8: 4a 144234i bk9: 3a 144244i bk10: 0a 144259i bk11: 0a 144263i bk12: 8a 144242i bk13: 1a 144246i bk14: 2a 144243i bk15: 0a 144266i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859375
Row_Buffer_Locality_read = 0.859375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.098196
Bank_Level_Parallism_Col = 1.075325
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.075325 

BW Util details:
bwutil = 0.000887 
total_CMD = 144263 
util_bw = 128 
Wasted_Col = 323 
Wasted_Row = 96 
Idle = 143716 

BW Util Bottlenecks: 
RCDc_limit = 310 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 144263 
n_nop = 144172 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 7 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 27 
issued_total_col = 64 
Row_Bus_Util =  0.000187 
CoL_Bus_Util = 0.000444 
Either_Row_CoL_Bus_Util = 0.000631 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00144874
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=144263 n_nop=144224 n_act=11 n_pre=2 n_ref_event=0 n_req=27 n_rd=27 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003743
n_activity=678 dram_eff=0.07965
bk0: 2a 144246i bk1: 0a 144265i bk2: 2a 144247i bk3: 5a 144210i bk4: 0a 144261i bk5: 0a 144263i bk6: 2a 144246i bk7: 0a 144263i bk8: 3a 144244i bk9: 3a 144244i bk10: 0a 144262i bk11: 5a 144214i bk12: 0a 144260i bk13: 0a 144261i bk14: 3a 144246i bk15: 2a 144245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.851852
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004049
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000374 
total_CMD = 144263 
util_bw = 54 
Wasted_Col = 184 
Wasted_Row = 32 
Idle = 143993 

BW Util Bottlenecks: 
RCDc_limit = 174 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 144263 
n_nop = 144224 
Read = 27 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 2 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 13 
issued_total_col = 27 
Row_Bus_Util =  0.000090 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000270 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.025641 
queue_avg = 0.000291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000291135
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=144263 n_nop=144203 n_act=17 n_pre=6 n_ref_event=0 n_req=37 n_rd=37 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000513
n_activity=942 dram_eff=0.07856
bk0: 2a 144244i bk1: 2a 144245i bk2: 5a 144205i bk3: 3a 144245i bk4: 3a 144210i bk5: 0a 144262i bk6: 0a 144262i bk7: 1a 144246i bk8: 0a 144262i bk9: 1a 144248i bk10: 8a 144212i bk11: 4a 144209i bk12: 2a 144246i bk13: 6a 144177i bk14: 0a 144258i bk15: 0a 144264i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783784
Row_Buffer_Locality_read = 0.783784
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.084367
Bank_Level_Parallism_Col = 1.056478
Bank_Level_Parallism_Ready = 1.027027
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.056478 

BW Util details:
bwutil = 0.000513 
total_CMD = 144263 
util_bw = 74 
Wasted_Col = 268 
Wasted_Row = 87 
Idle = 143834 

BW Util Bottlenecks: 
RCDc_limit = 268 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 144263 
n_nop = 144203 
Read = 37 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 6 
n_ref = 0 
n_req = 37 
total_req = 37 

Dual Bus Interface Util: 
issued_total_row = 23 
issued_total_col = 37 
Row_Bus_Util =  0.000159 
CoL_Bus_Util = 0.000256 
Either_Row_CoL_Bus_Util = 0.000416 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0010259
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=144263 n_nop=144221 n_act=11 n_pre=2 n_ref_event=0 n_req=29 n_rd=29 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000402
n_activity=697 dram_eff=0.08321
bk0: 0a 144263i bk1: 4a 144239i bk2: 6a 144205i bk3: 3a 144208i bk4: 0a 144259i bk5: 0a 144261i bk6: 5a 144245i bk7: 4a 144242i bk8: 0a 144261i bk9: 0a 144264i bk10: 1a 144247i bk11: 1a 144247i bk12: 0a 144264i bk13: 0a 144266i bk14: 1a 144249i bk15: 4a 144242i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931035
Row_Buffer_Locality_read = 0.931035
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000402 
total_CMD = 144263 
util_bw = 58 
Wasted_Col = 196 
Wasted_Row = 32 
Idle = 143977 

BW Util Bottlenecks: 
RCDc_limit = 176 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 144263 
n_nop = 144221 
Read = 29 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 2 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 13 
issued_total_col = 29 
Row_Bus_Util =  0.000090 
CoL_Bus_Util = 0.000201 
Either_Row_CoL_Bus_Util = 0.000291 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000977382
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=144263 n_nop=144211 n_act=15 n_pre=3 n_ref_event=0 n_req=34 n_rd=34 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004714
n_activity=671 dram_eff=0.1013
bk0: 5a 144213i bk1: 4a 144204i bk2: 2a 144241i bk3: 3a 144210i bk4: 0a 144259i bk5: 0a 144261i bk6: 4a 144245i bk7: 3a 144246i bk8: 2a 144247i bk9: 4a 144231i bk10: 4a 144241i bk11: 1a 144247i bk12: 0a 144261i bk13: 0a 144263i bk14: 1a 144250i bk15: 1a 144249i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911765
Row_Buffer_Locality_read = 0.911765
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.189543
Bank_Level_Parallism_Col = 1.137795
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.137795 

BW Util details:
bwutil = 0.000471 
total_CMD = 144263 
util_bw = 68 
Wasted_Col = 216 
Wasted_Row = 39 
Idle = 143940 

BW Util Bottlenecks: 
RCDc_limit = 217 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 144263 
n_nop = 144211 
Read = 34 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 15 
n_pre = 3 
n_ref = 0 
n_req = 34 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 34 
Row_Bus_Util =  0.000125 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000360 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00117147
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=144263 n_nop=144205 n_act=14 n_pre=6 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005268
n_activity=809 dram_eff=0.09394
bk0: 7a 144141i bk1: 1a 144244i bk2: 14a 144193i bk3: 2a 144243i bk4: 0a 144261i bk5: 0a 144264i bk6: 0a 144264i bk7: 3a 144242i bk8: 0a 144263i bk9: 0a 144264i bk10: 3a 144215i bk11: 5a 144207i bk12: 0a 144260i bk13: 0a 144263i bk14: 3a 144243i bk15: 0a 144263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815789
Row_Buffer_Locality_read = 0.815789
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.060526
Bank_Level_Parallism_Col = 1.010345
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010345 

BW Util details:
bwutil = 0.000527 
total_CMD = 144263 
util_bw = 76 
Wasted_Col = 251 
Wasted_Row = 76 
Idle = 143860 

BW Util Bottlenecks: 
RCDc_limit = 222 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 144263 
n_nop = 144205 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 6 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 38 
Row_Bus_Util =  0.000139 
CoL_Bus_Util = 0.000263 
Either_Row_CoL_Bus_Util = 0.000402 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000921927
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=144263 n_nop=144220 n_act=13 n_pre=3 n_ref_event=0 n_req=27 n_rd=27 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003743
n_activity=690 dram_eff=0.07826
bk0: 2a 144215i bk1: 0a 144264i bk2: 0a 144267i bk3: 1a 144250i bk4: 3a 144213i bk5: 4a 144209i bk6: 8a 144237i bk7: 3a 144245i bk8: 1a 144244i bk9: 2a 144240i bk10: 0a 144259i bk11: 0a 144261i bk12: 0a 144263i bk13: 2a 144243i bk14: 1a 144245i bk15: 0a 144262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.851852
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.040541
Bank_Level_Parallism_Col = 1.033898
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.033898 

BW Util details:
bwutil = 0.000374 
total_CMD = 144263 
util_bw = 54 
Wasted_Col = 213 
Wasted_Row = 48 
Idle = 143948 

BW Util Bottlenecks: 
RCDc_limit = 206 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 144263 
n_nop = 144220 
Read = 27 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 3 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 27 
Row_Bus_Util =  0.000111 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000298 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00103284
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=144263 n_nop=144219 n_act=14 n_pre=2 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003882
n_activity=774 dram_eff=0.07235
bk0: 2a 144246i bk1: 2a 144247i bk2: 4a 144208i bk3: 4a 144211i bk4: 0a 144261i bk5: 0a 144263i bk6: 1a 144247i bk7: 4a 144246i bk8: 1a 144247i bk9: 2a 144244i bk10: 2a 144247i bk11: 2a 144242i bk12: 0a 144261i bk13: 0a 144263i bk14: 3a 144248i bk15: 1a 144246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.892857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.056537
Bank_Level_Parallism_Col = 1.037815
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037815 

BW Util details:
bwutil = 0.000388 
total_CMD = 144263 
util_bw = 56 
Wasted_Col = 218 
Wasted_Row = 32 
Idle = 143957 

BW Util Bottlenecks: 
RCDc_limit = 220 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 144263 
n_nop = 144219 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 2 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 28 
Row_Bus_Util =  0.000111 
CoL_Bus_Util = 0.000194 
Either_Row_CoL_Bus_Util = 0.000305 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000423 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000422839
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=144263 n_nop=144188 n_act=21 n_pre=7 n_ref_event=0 n_req=47 n_rd=47 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006516
n_activity=930 dram_eff=0.1011
bk0: 3a 144250i bk1: 6a 144216i bk2: 5a 144213i bk3: 6a 144207i bk4: 4a 144244i bk5: 0a 144263i bk6: 6a 144141i bk7: 2a 144206i bk8: 2a 144239i bk9: 2a 144245i bk10: 5a 144245i bk11: 2a 144238i bk12: 0a 144261i bk13: 1a 144248i bk14: 2a 144244i bk15: 1a 144248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808511
Row_Buffer_Locality_read = 0.808511
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.240093
Bank_Level_Parallism_Col = 1.113372
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.113372 

BW Util details:
bwutil = 0.000652 
total_CMD = 144263 
util_bw = 94 
Wasted_Col = 298 
Wasted_Row = 67 
Idle = 143804 

BW Util Bottlenecks: 
RCDc_limit = 318 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 144263 
n_nop = 144188 
Read = 47 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 21 
n_pre = 7 
n_ref = 0 
n_req = 47 
total_req = 47 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 47 
Row_Bus_Util =  0.000194 
CoL_Bus_Util = 0.000326 
Either_Row_CoL_Bus_Util = 0.000520 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00105363
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=144263 n_nop=144243 n_act=7 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001802
n_activity=347 dram_eff=0.07493
bk0: 0a 144262i bk1: 0a 144265i bk2: 2a 144249i bk3: 0a 144264i bk4: 2a 144247i bk5: 3a 144239i bk6: 2a 144245i bk7: 0a 144261i bk8: 0a 144261i bk9: 0a 144262i bk10: 0a 144263i bk11: 0a 144264i bk12: 2a 144238i bk13: 1a 144247i bk14: 0a 144261i bk15: 1a 144246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923077
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.128000
Bank_Level_Parallism_Col = 1.075630
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.075630 

BW Util details:
bwutil = 0.000180 
total_CMD = 144263 
util_bw = 26 
Wasted_Col = 107 
Wasted_Row = 0 
Idle = 144130 

BW Util Bottlenecks: 
RCDc_limit = 109 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 144263 
n_nop = 144243 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 13 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000139 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000284 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000284203

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6070, Miss = 16, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 17871, Miss = 22, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 5984, Miss = 20, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 5750, Miss = 17, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 6259, Miss = 38, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 6173, Miss = 26, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 6376, Miss = 14, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6340, Miss = 13, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 6684, Miss = 29, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5457, Miss = 8, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 5302, Miss = 11, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 6537, Miss = 18, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 5643, Miss = 9, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 6478, Miss = 25, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 6280, Miss = 18, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 6174, Miss = 20, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 6330, Miss = 14, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 5883, Miss = 13, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 6787, Miss = 17, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 5552, Miss = 11, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 6540, Miss = 28, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 6294, Miss = 19, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 5867, Miss = 11, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 5218, Miss = 2, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 157849
L2_total_cache_misses = 419
L2_total_cache_miss_rate = 0.0027
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 107038
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 303
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 116
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50392
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 107457
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 50392
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.080
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=157849
icnt_total_pkts_simt_to_mem=157849
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 54.3772
	minimum = 5
	maximum = 691
Network latency average = 45.0449
	minimum = 5
	maximum = 452
Slowest packet = 76626
Flit latency average = 45.0449
	minimum = 5
	maximum = 452
Slowest flit = 78830
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.179607
	minimum = 0.0935492 (at node 23)
	maximum = 0.527228 (at node 29)
Accepted packet rate average = 0.179607
	minimum = 0.0935492 (at node 23)
	maximum = 0.527228 (at node 29)
Injected flit rate average = 0.179607
	minimum = 0.0935492 (at node 23)
	maximum = 0.527228 (at node 29)
Accepted flit rate average= 0.179607
	minimum = 0.0935492 (at node 23)
	maximum = 0.527228 (at node 29)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.0121 (5 samples)
	minimum = 5 (5 samples)
	maximum = 151.2 (5 samples)
Network latency average = 13.1457 (5 samples)
	minimum = 5 (5 samples)
	maximum = 103.4 (5 samples)
Flit latency average = 13.1457 (5 samples)
	minimum = 5 (5 samples)
	maximum = 103.4 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0504002 (5 samples)
	minimum = 0.0260361 (5 samples)
	maximum = 0.148829 (5 samples)
Accepted packet rate average = 0.0504002 (5 samples)
	minimum = 0.0260361 (5 samples)
	maximum = 0.148829 (5 samples)
Injected flit rate average = 0.0504002 (5 samples)
	minimum = 0.0260361 (5 samples)
	maximum = 0.148829 (5 samples)
Accepted flit rate average = 0.0504002 (5 samples)
	minimum = 0.0260361 (5 samples)
	maximum = 0.148829 (5 samples)
Injected packet size average = 1 (5 samples)
Accepted packet size average = 1 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 24 sec (84 sec)
gpgpu_simulation_rate = 79549 (inst/sec)
gpgpu_simulation_rate = 973 (cycle/sec)
gpgpu_silicon_slowdown = 1456320x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f272b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f272b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f272a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f272a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f27298..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f27290..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb4f27360..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 72595
gpu_sim_insn = 3514855
gpu_ipc =      48.4173
gpu_tot_sim_cycle = 154367
gpu_tot_sim_insn = 10196986
gpu_tot_ipc =      66.0568
gpu_tot_issued_cta = 1536
gpu_occupancy = 75.5771% 
gpu_tot_occupancy = 57.5379% 
max_total_param_size = 0
gpu_stall_dramfull = 9787
gpu_stall_icnt2sh    = 8469
partiton_level_parallism =       8.1249
partiton_level_parallism_total  =       4.8435
partiton_level_parallism_util =       9.9717
partiton_level_parallism_util_total  =       8.4280
L2_BW  =     368.4135 GB/Sec
L2_BW_total  =     219.6226 GB/Sec
gpu_total_sim_rate=46349

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 1536, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
728, 467, 436, 682, 581, 445, 580, 500, 1174, 784, 939, 784, 818, 725, 693, 694, 338, 519, 506, 519, 452, 597, 749, 595, 766, 863, 1031, 743, 1013, 552, 695, 571, 707, 671, 463, 618, 703, 605, 777, 520, 619, 350, 575, 394, 651, 564, 586, 696, 458, 496, 416, 436, 531, 630, 630, 529, 608, 437, 371, 520, 415, 372, 519, 652, 
gpgpu_n_tot_thrd_icount = 32461952
gpgpu_n_tot_w_icount = 1014436
gpgpu_n_stall_shd_mem = 849109
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 521234
gpgpu_n_mem_write_global = 226439
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 987615
gpgpu_n_store_insn = 322417
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2752512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 464969
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1391364	W0_Idle:1117357	W0_Scoreboard:6664216	W1:280004	W2:118303	W3:75356	W4:62390	W5:57182	W6:47700	W7:33921	W8:26643	W9:17704	W10:11243	W11:6798	W12:4864	W13:3436	W14:3577	W15:2591	W16:1966	W17:2398	W18:2741	W19:2140	W20:2847	W21:1528	W22:1716	W23:1188	W24:275	W25:165	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:245760
single_issue_nums: WS0:223971	WS1:224030	WS2:225017	WS3:225768	
dual_issue_nums: WS0:14367	WS1:14493	WS2:14478	WS3:14487	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4169872 {8:521234,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9057560 {40:226439,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20849360 {40:521234,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1811512 {8:226439,}
maxmflatency = 1915 
max_icnt2mem_latency = 1360 
maxmrqlatency = 66 
max_icnt2sh_latency = 643 
averagemflatency = 614 
avg_icnt2mem_latency = 455 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 34 
mrq_lat_table:5144 	85 	87 	398 	947 	26 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	198172 	123280 	358217 	68004 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	62041 	53314 	25570 	27931 	40506 	76864 	93027 	356226 	12194 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	295442 	320674 	66187 	14488 	3884 	2812 	39940 	4246 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	125 	50 	68 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7        10         9         5        10         9         5         6         6        14        17         7         3         7         4         9 
dram[1]:        17        16        11        10         7        12        14        10        12         9         8        13         7         7        16         3 
dram[2]:        16        16         9        12        11        12         8        15        15        12         9         7        13         4         5        13 
dram[3]:        13        11         9        11         0         0         9         7        15        17         7        10         0         0         8         5 
dram[4]:        12        16         5         9        11         9         9         4        13        10         7        10         9         5         4         4 
dram[5]:        10        20         7         4        11         6        27        19         8         5         5         4         4         5        17        13 
dram[6]:        15        16        12         9         1         2        16        14         6         7        11         4         6         0        14         4 
dram[7]:        18        11        12         8         0         2         9         7        10         6         6         6         2         0         5        13 
dram[8]:         9         6         5         3         4         7        20        13         5         6         0         3         9         6        13         7 
dram[9]:        17         6        10        14         8         7         9        24         3         8         8         6         5         1         9         7 
dram[10]:        15        11        19        10        12         5        14         7         3         8        15         5         5         6         6         7 
dram[11]:         3        14         3         2         0         7         3         3         0         4         3         0         5         2         7         8 
maximum service time to same row:
dram[0]:     10509     15239     14424     17583     15462     14431     12091      7184     11168      5916     15673      6501     18486      6810     23646     32396 
dram[1]:     11426     10086     15509     13798     10965      5986     11825      6908      6425     11910     15514     14654      6764     15848     39774     20190 
dram[2]:     12282      6073     13919     27149     14196     21446     15687     17975      6531      6667     14881     12421     23258     12049     18054      7118 
dram[3]:      9488     10887     13731     14919     48994     49015     12417     13220      6463      6334     12347     18832      8258     45816      8141     10964 
dram[4]:     23953      8141     10032     26108     17326     14271     13847      6743     29766     19413     18289      6231      6060      5861     37917     46081 
dram[5]:     22570      6927     14600     12805     12223     14544     14984     16547      9265      7330      6429      8097     24393     32298     15594     23325 
dram[6]:      8917      9650     26100     13544      8166     29751      6595      6558      6370      6514     26651      6494     36311     44518      8214      9818 
dram[7]:     22176     17166      8037     17361         0      7513      6641     24348      9631     12483      8254     10425      7117         0      8021      7307 
dram[8]:      6045      9120     25133     37541     32375     29912      6342     13160      8281      6726      8611     11274      7679      9278     10520     11829 
dram[9]:     16134     15232     12454     15709     26591     39303     16166      7055     25742     19759      7066      6409     20534     12548      8193     14789 
dram[10]:     20184     38193     24051     27907     12022     18745      7310      5996     14020      6315     10000     10348      6546      9866     13269      8995 
dram[11]:      6524     40506     41425     13933         0     20886     15380      9678      6999     15181      6204      7979     29997     10245     12245     13886 
average row accesses per activate:
dram[0]:  2.931035  4.272727  3.727273  2.733333  3.166667  2.666667  2.571429  3.111111  2.523809  3.416667  4.666667  5.285714  2.000000  2.260870  2.272727  5.000000 
dram[1]:  2.652174  3.045455  4.294117  4.230769  1.857143  3.263158  5.200000  3.375000  3.047619  2.190476  2.666667  2.888889  2.333333  2.888889 11.500000  3.333333 
dram[2]:  3.166667  2.863636  3.107143  5.333333  3.642857  5.200000  2.750000  2.562500  3.153846  2.272727  3.000000  2.916667  4.571429  2.272727  2.454545  8.666667 
dram[3]:  2.730769  3.882353  3.100000  3.428571  4.000000  3.000000  2.583333  4.333333  2.578947  4.266667  2.750000  3.714286  3.000000  4.000000 13.000000  1.692308 
dram[4]:  5.285714  3.700000  2.571429  3.571429  3.533333  2.333333  4.166667  3.200000  4.142857  2.857143  2.222222  2.500000  2.818182  2.923077  6.500000 12.000000 
dram[5]:  4.500000  8.250000  2.764706  1.947368  2.454545  3.222222  5.500000  2.818182  3.200000  8.000000  1.846154  3.571429  2.200000  4.200000  4.500000  3.545455 
dram[6]:  2.700000  3.241379  4.444445  3.470588  1.000000  2.250000  3.666667  2.409091  2.000000  2.263158  3.714286  3.100000  6.000000  8.000000  2.900000  2.111111 
dram[7]:  4.263158  2.888889  3.615385  2.818182      -nan  4.000000 13.000000  2.833333  2.571429  2.400000  1.814815  2.230769  1.666667       inf  2.375000 16.000000 
dram[8]:  4.600000  2.111111  2.750000  2.600000  2.888889  3.625000  3.000000  2.064516  7.000000  3.600000  2.000000  1.500000  4.333333  2.600000  3.000000  2.500000 
dram[9]:  4.928571  3.600000  3.000000  3.562500  3.625000  3.142857  2.400000  2.739130  2.000000  3.285714  2.727273  2.718750  2.333333  3.333333  2.363636  2.333333 
dram[10]:  3.375000  5.250000  4.909091  5.400000  3.250000  3.200000  2.451613  2.476191  1.857143  4.000000  2.909091  2.260870  2.315789  2.833333  2.916667  1.777778 
dram[11]:  3.333333  7.333333  4.000000  1.250000       inf  2.555556  2.000000  2.000000  3.000000  2.400000  5.000000  2.000000  7.000000  3.166667  2.428571  2.583333 
average row locality = 6688/2197 = 3.044151
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        85        47        41        39        38        31        18        28        53        82        28        37        34        52        24        24 
dram[1]:        61        67        69        53        39        62        52        27        64        46        24        26        28        26        20        20 
dram[2]:        95        63        79        46        51        52        22        41        82        75        24        34        32        25        27        26 
dram[3]:        71        66        31        46         4         3        31        26        49        64        22        52         3         4        13        22 
dram[4]:        37        37        36        24        53        21        25        16        29        20        20        29        62        38        12        12 
dram[5]:        27        31        47        36        53        29        44        31        16         8        24        25        22        20        44        39 
dram[6]:       108        94        37        57         1         8        66        53        38        43        26        29        11         8        29        19 
dram[7]:        80        48        93        30         0         4        13        17        36        12        48        29         5         4        19        16 
dram[8]:        23        19        11        13        26        29        57        64         7        18         2         6        26        13        60        30 
dram[9]:        58        35        48        57        28        21        24        63        10        23        60        87         6        10        52        21 
dram[10]:        27        42        54        54        62        31        76        52        26        40        32        52        42        34        68        32 
dram[11]:        10        22         8         5         2        22        14        16         3        12         5         2        13        19        17        31 
total dram reads = 6606
min_bank_accesses = 0!
chip skew: 774/201 = 3.85
number of total write accesses:
dram[0]:         0         0         0         6         0         4         0         0         0         0         0         0         0         0         4         4 
dram[1]:         0         0        14         5         0         0         0         0         0         0         0         0         0         0        12         0 
dram[2]:         0         0        25         7         0         0         0         0         0         0        12         4         0         0         0         0 
dram[3]:         0         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         4         0         0         0         0         0         0         0         4         0         0         3         0 
dram[5]:         0         7         0         3         4         0         0         0         0         0         0         0         0         4         4         0 
dram[6]:         0         0        10         8         4         4         0         0         0         0         0         6         4         0         0         0 
dram[7]:         3        16         4         3         0         0         0         0         0         0         3         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        33         2         0         0         4         2         0         0         0         0         0         0         4         0         0         0 
dram[10]:         0         0         0         0        12         2         0         0         0         0         0         0         8         0         8         0 
dram[11]:         0         0         0         0         0         4         0         0         0         0         0         0         4         0         0         0 
total dram writes = 286
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      28464     59381     70752     58602    811608     88023    138339    155819    101561     53078    116823     78018     62663     34894     72313     81149
dram[1]:      35673     25027     26349     31512     58876     31186     48375     67341     49299     63699     98867     90723     63520     58930     43798     59451
dram[2]:      23871     26697     17859     36593     28840     54180    103438     76416     39045     46980     85668     54041     38515     53728     57161     59403
dram[3]:      27404     30659     71476     37517    514208    741706    108632     91732     63142     55260    125787     43145    537333    463604    120669     74639
dram[4]:      48817     64709     49198     71702     34339     87157    109661    158012    115634    162783    113580     86268     24644     47361     87801    118417
dram[5]:      61181     60248     37594     43910     31414     61854     62958    100235    209392    380694     77569     88216     80636     53607     33077     58379
dram[6]:      19683     24767     39305     32895    455917    134785     44766     59404     93550     75355     53403     47907    101403    191768     60672     82294
dram[7]:      26384     34487     20031     45681    none      606823    193316    147074     84199    301624     65767     66576    290603    282084     93308     96382
dram[8]:      91721    119920    129317    174213    105125     65299     45421     33313    516735    272688    714070    317680     49877    140727     21970     53693
dram[9]:      20426     46199     42070     26951     70796     84742    125684     47672    292301    140314     32805     33383    150597    189986     38561     54432
dram[10]:      86638     49267     42632     34740     34141     61149     42626     44628    151150     80157     66595     64606     34651     47513     23834     57372
dram[11]:     144330     79158    222328    397077    561949     76074    172436    168006    930552    238004    470568    991768     90152     76728    106371     52793
maximum mf latency per bank:
dram[0]:       1915      1812      1769      1825      1881      1820      1795      1811      1835      1873      1810      1858      1804      1826      1787      1787
dram[1]:       1279      1272      1259      1332      1279      1298      1338      1351      1305      1304      1359      1268      1271      1358      1299      1332
dram[2]:       1351      1274      1247      1330      1354      1349      1349      1359      1400      1386      1353      1276      1258      1261      1287      1342
dram[3]:       1342      1365      1362      1240      1298      1300      1357      1333      1348      1341      1347      1359      1234      1333      1322      1258
dram[4]:       1294      1382      1332      1361      1322      1323      1308      1255      1272      1331      1361      1316      1345      1273      1266      1342
dram[5]:       1302      1347      1358      1324      1283      1260      1337      1357      1322      1330      1311      1268      1304      1299      1311      1319
dram[6]:       1383      1338      1316      1280      1245      1344      1355      1317      1356      1359      1328      1338      1299      1263      1302      1362
dram[7]:       1311      1293      1256      1261      1337      1337      1358      1345      1317      1275      1421      1345      1321      1277      1260      1281
dram[8]:       1261      1322      1218      1319      1285      1321      1334      1316      1298      1354      1273      1325      1318      1319      1321      1354
dram[9]:       1346      1326      1295      1320      1337      1272      1359      1332      1299      1380      1266      1281      1262      1281      1346      1281
dram[10]:       1325      1338      1353      1315      1320      1317      1354      1323      1303      1333      1290      1268      1346      1379      1264      1258
dram[11]:       1266      1316      1284      1355      1277      1342      1335      1336      1282      1268      1322      1347      1284      1247      1318      1284
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=272340 n_nop=271210 n_act=235 n_pre=219 n_ref_event=0 n_req=666 n_rd=661 n_rd_L2_A=0 n_write=0 n_wr_bk=18 bw_util=0.004986
n_activity=15439 dram_eff=0.08796
bk0: 85a 271301i bk1: 47a 271904i bk2: 41a 271924i bk3: 39a 271757i bk4: 38a 271927i bk5: 31a 271861i bk6: 18a 272081i bk7: 28a 271999i bk8: 53a 271619i bk9: 82a 271460i bk10: 28a 272068i bk11: 37a 272076i bk12: 34a 271728i bk13: 52a 271513i bk14: 24a 271906i bk15: 24a 272121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.669670
Row_Buffer_Locality_read = 0.674735
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.116490
Bank_Level_Parallism_Col = 1.063552
Bank_Level_Parallism_Ready = 1.016176
write_to_read_ratio_blp_rw_average = 0.025576
GrpLevelPara = 1.046723 

BW Util details:
bwutil = 0.004986 
total_CMD = 272340 
util_bw = 1358 
Wasted_Col = 3800 
Wasted_Row = 2968 
Idle = 264214 

BW Util Bottlenecks: 
RCDc_limit = 3526 
RCDWRc_limit = 40 
WTRc_limit = 13 
RTWc_limit = 28 
CCDLc_limit = 417 
rwq = 0 
CCDLc_limit_alone = 417 
WTRc_limit_alone = 13 
RTWc_limit_alone = 28 

Commands details: 
total_CMD = 272340 
n_nop = 271210 
Read = 661 
Write = 0 
L2_Alloc = 0 
L2_WB = 18 
n_act = 235 
n_pre = 219 
n_ref = 0 
n_req = 666 
total_req = 679 

Dual Bus Interface Util: 
issued_total_row = 454 
issued_total_col = 679 
Row_Bus_Util =  0.001667 
CoL_Bus_Util = 0.002493 
Either_Row_CoL_Bus_Util = 0.004149 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.002655 
queue_avg = 0.012334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0123338
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=272340 n_nop=271173 n_act=235 n_pre=219 n_ref_event=0 n_req=693 n_rd=684 n_rd_L2_A=0 n_write=0 n_wr_bk=31 bw_util=0.005251
n_activity=14750 dram_eff=0.09695
bk0: 61a 271564i bk1: 67a 271502i bk2: 69a 271638i bk3: 53a 271808i bk4: 39a 271595i bk5: 62a 271597i bk6: 52a 271907i bk7: 27a 272017i bk8: 64a 271584i bk9: 46a 271547i bk10: 24a 271970i bk11: 26a 271993i bk12: 28a 271933i bk13: 26a 272005i bk14: 20a 272223i bk15: 20a 272143i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.679654
Row_Buffer_Locality_read = 0.684211
Row_Buffer_Locality_write = 0.333333
Bank_Level_Parallism = 1.151323
Bank_Level_Parallism_Col = 1.090057
Bank_Level_Parallism_Ready = 1.022346
write_to_read_ratio_blp_rw_average = 0.038487
GrpLevelPara = 1.071522 

BW Util details:
bwutil = 0.005251 
total_CMD = 272340 
util_bw = 1430 
Wasted_Col = 3797 
Wasted_Row = 2873 
Idle = 264240 

BW Util Bottlenecks: 
RCDc_limit = 3488 
RCDWRc_limit = 50 
WTRc_limit = 84 
RTWc_limit = 67 
CCDLc_limit = 434 
rwq = 0 
CCDLc_limit_alone = 426 
WTRc_limit_alone = 76 
RTWc_limit_alone = 67 

Commands details: 
total_CMD = 272340 
n_nop = 271173 
Read = 684 
Write = 0 
L2_Alloc = 0 
L2_WB = 31 
n_act = 235 
n_pre = 219 
n_ref = 0 
n_req = 693 
total_req = 715 

Dual Bus Interface Util: 
issued_total_row = 454 
issued_total_col = 715 
Row_Bus_Util =  0.001667 
CoL_Bus_Util = 0.002625 
Either_Row_CoL_Bus_Util = 0.004285 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.001714 
queue_avg = 0.012462 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0124624
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=272340 n_nop=271009 n_act=263 n_pre=247 n_ref_event=0 n_req=788 n_rd=774 n_rd_L2_A=0 n_write=0 n_wr_bk=48 bw_util=0.006037
n_activity=16194 dram_eff=0.1015
bk0: 95a 271252i bk1: 63a 271533i bk2: 79a 271281i bk3: 46a 271936i bk4: 51a 271812i bk5: 52a 271950i bk6: 22a 272048i bk7: 41a 271768i bk8: 82a 271376i bk9: 75a 271116i bk10: 24a 271903i bk11: 34a 271818i bk12: 32a 272038i bk13: 25a 271903i bk14: 27a 271921i bk15: 26a 272220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.684010
Row_Buffer_Locality_read = 0.689922
Row_Buffer_Locality_write = 0.357143
Bank_Level_Parallism = 1.166455
Bank_Level_Parallism_Col = 1.081035
Bank_Level_Parallism_Ready = 1.026474
write_to_read_ratio_blp_rw_average = 0.053448
GrpLevelPara = 1.070881 

BW Util details:
bwutil = 0.006037 
total_CMD = 272340 
util_bw = 1644 
Wasted_Col = 4291 
Wasted_Row = 3147 
Idle = 263258 

BW Util Bottlenecks: 
RCDc_limit = 3860 
RCDWRc_limit = 78 
WTRc_limit = 77 
RTWc_limit = 86 
CCDLc_limit = 523 
rwq = 0 
CCDLc_limit_alone = 519 
WTRc_limit_alone = 75 
RTWc_limit_alone = 84 

Commands details: 
total_CMD = 272340 
n_nop = 271009 
Read = 774 
Write = 0 
L2_Alloc = 0 
L2_WB = 48 
n_act = 263 
n_pre = 247 
n_ref = 0 
n_req = 788 
total_req = 822 

Dual Bus Interface Util: 
issued_total_row = 510 
issued_total_col = 822 
Row_Bus_Util =  0.001873 
CoL_Bus_Util = 0.003018 
Either_Row_CoL_Bus_Util = 0.004887 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000751 
queue_avg = 0.016373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0163729
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=272340 n_nop=271506 n_act=169 n_pre=153 n_ref_event=0 n_req=509 n_rd=507 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.003782
n_activity=11013 dram_eff=0.09353
bk0: 71a 271410i bk1: 66a 271663i bk2: 31a 271970i bk3: 46a 271735i bk4: 4a 272294i bk5: 3a 272318i bk6: 31a 271933i bk7: 26a 272100i bk8: 49a 271652i bk9: 64a 271770i bk10: 22a 271989i bk11: 52a 271817i bk12: 3a 272301i bk13: 4a 272319i bk14: 13a 272316i bk15: 22a 271927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.687623
Row_Buffer_Locality_read = 0.690335
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.133418
Bank_Level_Parallism_Col = 1.063881
Bank_Level_Parallism_Ready = 1.003861
write_to_read_ratio_blp_rw_average = 0.019376
GrpLevelPara = 1.054496 

BW Util details:
bwutil = 0.003782 
total_CMD = 272340 
util_bw = 1030 
Wasted_Col = 2761 
Wasted_Row = 2046 
Idle = 266503 

BW Util Bottlenecks: 
RCDc_limit = 2575 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 28 
CCDLc_limit = 302 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 24 

Commands details: 
total_CMD = 272340 
n_nop = 271506 
Read = 507 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 169 
n_pre = 153 
n_ref = 0 
n_req = 509 
total_req = 515 

Dual Bus Interface Util: 
issued_total_row = 322 
issued_total_col = 515 
Row_Bus_Util =  0.001182 
CoL_Bus_Util = 0.001891 
Either_Row_CoL_Bus_Util = 0.003062 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.003597 
queue_avg = 0.011328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0113278
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=272340 n_nop=271555 n_act=160 n_pre=144 n_ref_event=0 n_req=474 n_rd=471 n_rd_L2_A=0 n_write=0 n_wr_bk=11 bw_util=0.00354
n_activity=10035 dram_eff=0.09606
bk0: 37a 272084i bk1: 37a 271963i bk2: 36a 271830i bk3: 24a 272059i bk4: 53a 271813i bk5: 21a 272008i bk6: 25a 272098i bk7: 16a 272143i bk8: 29a 272042i bk9: 20a 272094i bk10: 20a 272028i bk11: 29a 271888i bk12: 62a 271533i bk13: 38a 271842i bk14: 12a 272204i bk15: 12a 272270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.691983
Row_Buffer_Locality_read = 0.696391
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.144284
Bank_Level_Parallism_Col = 1.080666
Bank_Level_Parallism_Ready = 1.002075
write_to_read_ratio_blp_rw_average = 0.026617
GrpLevelPara = 1.069562 

BW Util details:
bwutil = 0.003540 
total_CMD = 272340 
util_bw = 964 
Wasted_Col = 2536 
Wasted_Row = 1883 
Idle = 266957 

BW Util Bottlenecks: 
RCDc_limit = 2376 
RCDWRc_limit = 24 
WTRc_limit = 23 
RTWc_limit = 31 
CCDLc_limit = 274 
rwq = 0 
CCDLc_limit_alone = 274 
WTRc_limit_alone = 23 
RTWc_limit_alone = 31 

Commands details: 
total_CMD = 272340 
n_nop = 271555 
Read = 471 
Write = 0 
L2_Alloc = 0 
L2_WB = 11 
n_act = 160 
n_pre = 144 
n_ref = 0 
n_req = 474 
total_req = 482 

Dual Bus Interface Util: 
issued_total_row = 304 
issued_total_col = 482 
Row_Bus_Util =  0.001116 
CoL_Bus_Util = 0.001770 
Either_Row_CoL_Bus_Util = 0.002882 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.001274 
queue_avg = 0.009495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00949548
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=272340 n_nop=271491 n_act=174 n_pre=158 n_ref_event=0 n_req=502 n_rd=496 n_rd_L2_A=0 n_write=0 n_wr_bk=22 bw_util=0.003804
n_activity=10745 dram_eff=0.09642
bk0: 27a 272100i bk1: 31a 272113i bk2: 47a 271727i bk3: 36a 271648i bk4: 53a 271454i bk5: 29a 271977i bk6: 44a 271991i bk7: 31a 271928i bk8: 16a 272133i bk9: 8a 272276i bk10: 24a 271884i bk11: 25a 272033i bk12: 22a 271974i bk13: 20a 272102i bk14: 44a 271930i bk15: 39a 271893i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.685259
Row_Buffer_Locality_read = 0.691532
Row_Buffer_Locality_write = 0.166667
Bank_Level_Parallism = 1.133425
Bank_Level_Parallism_Col = 1.081949
Bank_Level_Parallism_Ready = 1.021154
write_to_read_ratio_blp_rw_average = 0.046700
GrpLevelPara = 1.058575 

BW Util details:
bwutil = 0.003804 
total_CMD = 272340 
util_bw = 1036 
Wasted_Col = 2939 
Wasted_Row = 2105 
Idle = 266260 

BW Util Bottlenecks: 
RCDc_limit = 2579 
RCDWRc_limit = 39 
WTRc_limit = 31 
RTWc_limit = 78 
CCDLc_limit = 430 
rwq = 0 
CCDLc_limit_alone = 424 
WTRc_limit_alone = 31 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 272340 
n_nop = 271491 
Read = 496 
Write = 0 
L2_Alloc = 0 
L2_WB = 22 
n_act = 174 
n_pre = 158 
n_ref = 0 
n_req = 502 
total_req = 518 

Dual Bus Interface Util: 
issued_total_row = 332 
issued_total_col = 518 
Row_Bus_Util =  0.001219 
CoL_Bus_Util = 0.001902 
Either_Row_CoL_Bus_Util = 0.003117 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.001178 
queue_avg = 0.014412 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0144121
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=272340 n_nop=271235 n_act=230 n_pre=214 n_ref_event=0 n_req=637 n_rd=627 n_rd_L2_A=0 n_write=0 n_wr_bk=36 bw_util=0.004869
n_activity=14184 dram_eff=0.09349
bk0: 108a 270912i bk1: 94a 271170i bk2: 37a 271820i bk3: 57a 271635i bk4: 1a 272247i bk5: 8a 272165i bk6: 66a 271668i bk7: 53a 271541i bk8: 38a 271638i bk9: 43a 271589i bk10: 26a 272034i bk11: 29a 271928i bk12: 11a 272255i bk13: 8a 272332i bk14: 29a 271998i bk15: 19a 272046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.657771
Row_Buffer_Locality_read = 0.665072
Row_Buffer_Locality_write = 0.200000
Bank_Level_Parallism = 1.155027
Bank_Level_Parallism_Col = 1.092832
Bank_Level_Parallism_Ready = 1.019490
write_to_read_ratio_blp_rw_average = 0.053985
GrpLevelPara = 1.078807 

BW Util details:
bwutil = 0.004869 
total_CMD = 272340 
util_bw = 1326 
Wasted_Col = 3755 
Wasted_Row = 2950 
Idle = 264309 

BW Util Bottlenecks: 
RCDc_limit = 3372 
RCDWRc_limit = 66 
WTRc_limit = 93 
RTWc_limit = 110 
CCDLc_limit = 457 
rwq = 0 
CCDLc_limit_alone = 444 
WTRc_limit_alone = 85 
RTWc_limit_alone = 105 

Commands details: 
total_CMD = 272340 
n_nop = 271235 
Read = 627 
Write = 0 
L2_Alloc = 0 
L2_WB = 36 
n_act = 230 
n_pre = 214 
n_ref = 0 
n_req = 637 
total_req = 663 

Dual Bus Interface Util: 
issued_total_row = 444 
issued_total_col = 663 
Row_Bus_Util =  0.001630 
CoL_Bus_Util = 0.002434 
Either_Row_CoL_Bus_Util = 0.004057 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.001810 
queue_avg = 0.016391 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0163913
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=272340 n_nop=271545 n_act=165 n_pre=150 n_ref_event=0 n_req=462 n_rd=454 n_rd_L2_A=0 n_write=0 n_wr_bk=29 bw_util=0.003547
n_activity=10726 dram_eff=0.09006
bk0: 80a 271586i bk1: 48a 271626i bk2: 93a 271342i bk3: 30a 271898i bk4: 0a 272309i bk5: 4a 272282i bk6: 13a 272294i bk7: 17a 272137i bk8: 36a 271831i bk9: 12a 272176i bk10: 48a 271336i bk11: 29a 271844i bk12: 5a 272226i bk13: 4a 272309i bk14: 19a 272055i bk15: 16a 272287i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.668831
Row_Buffer_Locality_read = 0.680617
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.101617
Bank_Level_Parallism_Col = 1.046746
Bank_Level_Parallism_Ready = 1.010309
write_to_read_ratio_blp_rw_average = 0.056361
GrpLevelPara = 1.035799 

BW Util details:
bwutil = 0.003547 
total_CMD = 272340 
util_bw = 966 
Wasted_Col = 2837 
Wasted_Row = 2082 
Idle = 266455 

BW Util Bottlenecks: 
RCDc_limit = 2418 
RCDWRc_limit = 66 
WTRc_limit = 83 
RTWc_limit = 77 
CCDLc_limit = 365 
rwq = 0 
CCDLc_limit_alone = 361 
WTRc_limit_alone = 83 
RTWc_limit_alone = 73 

Commands details: 
total_CMD = 272340 
n_nop = 271545 
Read = 454 
Write = 0 
L2_Alloc = 0 
L2_WB = 29 
n_act = 165 
n_pre = 150 
n_ref = 0 
n_req = 462 
total_req = 483 

Dual Bus Interface Util: 
issued_total_row = 315 
issued_total_col = 483 
Row_Bus_Util =  0.001157 
CoL_Bus_Util = 0.001774 
Either_Row_CoL_Bus_Util = 0.002919 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.003774 
queue_avg = 0.011229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0112286
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=272340 n_nop=271643 n_act=155 n_pre=139 n_ref_event=0 n_req=404 n_rd=404 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002967
n_activity=9893 dram_eff=0.08167
bk0: 23a 272101i bk1: 19a 272006i bk2: 11a 272219i bk3: 13a 272182i bk4: 26a 272015i bk5: 29a 272029i bk6: 57a 271666i bk7: 64a 271237i bk8: 7a 272232i bk9: 18a 272110i bk10: 2a 272312i bk11: 6a 272229i bk12: 26a 272128i bk13: 13a 272157i bk14: 60a 271628i bk15: 30a 271906i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643564
Row_Buffer_Locality_read = 0.643564
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.114665
Bank_Level_Parallism_Col = 1.073539
Bank_Level_Parallism_Ready = 1.009901
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.051890 

BW Util details:
bwutil = 0.002967 
total_CMD = 272340 
util_bw = 808 
Wasted_Col = 2488 
Wasted_Row = 1914 
Idle = 267130 

BW Util Bottlenecks: 
RCDc_limit = 2374 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 266 
rwq = 0 
CCDLc_limit_alone = 266 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 272340 
n_nop = 271643 
Read = 404 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 155 
n_pre = 139 
n_ref = 0 
n_req = 404 
total_req = 404 

Dual Bus Interface Util: 
issued_total_row = 294 
issued_total_col = 404 
Row_Bus_Util =  0.001080 
CoL_Bus_Util = 0.001483 
Either_Row_CoL_Bus_Util = 0.002559 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.001435 
queue_avg = 0.009477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00947712
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=272340 n_nop=271269 n_act=220 n_pre=204 n_ref_event=0 n_req=618 n_rd=603 n_rd_L2_A=0 n_write=0 n_wr_bk=45 bw_util=0.004759
n_activity=13811 dram_eff=0.09384
bk0: 58a 271684i bk1: 35a 271918i bk2: 48a 271739i bk3: 57a 271732i bk4: 28a 271989i bk5: 21a 272047i bk6: 24a 271984i bk7: 63a 271490i bk8: 10a 272130i bk9: 23a 272096i bk10: 60a 271531i bk11: 87a 271103i bk12: 6a 272185i bk13: 10a 272253i bk14: 52a 271554i bk15: 21a 271975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.665049
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.600000
Bank_Level_Parallism = 1.164181
Bank_Level_Parallism_Col = 1.084181
Bank_Level_Parallism_Ready = 1.010769
write_to_read_ratio_blp_rw_average = 0.058279
GrpLevelPara = 1.066142 

BW Util details:
bwutil = 0.004759 
total_CMD = 272340 
util_bw = 1296 
Wasted_Col = 3616 
Wasted_Row = 2694 
Idle = 264734 

BW Util Bottlenecks: 
RCDc_limit = 3289 
RCDWRc_limit = 46 
WTRc_limit = 98 
RTWc_limit = 103 
CCDLc_limit = 439 
rwq = 0 
CCDLc_limit_alone = 439 
WTRc_limit_alone = 98 
RTWc_limit_alone = 103 

Commands details: 
total_CMD = 272340 
n_nop = 271269 
Read = 603 
Write = 0 
L2_Alloc = 0 
L2_WB = 45 
n_act = 220 
n_pre = 204 
n_ref = 0 
n_req = 618 
total_req = 648 

Dual Bus Interface Util: 
issued_total_row = 424 
issued_total_col = 648 
Row_Bus_Util =  0.001557 
CoL_Bus_Util = 0.002379 
Either_Row_CoL_Bus_Util = 0.003933 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000934 
queue_avg = 0.012877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0128773
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=272340 n_nop=271080 n_act=263 n_pre=247 n_ref_event=0 n_req=732 n_rd=724 n_rd_L2_A=0 n_write=0 n_wr_bk=30 bw_util=0.005537
n_activity=15095 dram_eff=0.0999
bk0: 27a 272027i bk1: 42a 272002i bk2: 54a 271909i bk3: 54a 271891i bk4: 62a 271528i bk5: 31a 271976i bk6: 76a 271237i bk7: 52a 271538i bk8: 26a 271796i bk9: 40a 271929i bk10: 32a 271956i bk11: 52a 271517i bk12: 42a 271597i bk13: 34a 271903i bk14: 68a 271380i bk15: 32a 271698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.658470
Row_Buffer_Locality_read = 0.660221
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.197254
Bank_Level_Parallism_Col = 1.098683
Bank_Level_Parallism_Ready = 1.009247
write_to_read_ratio_blp_rw_average = 0.037547
GrpLevelPara = 1.080991 

BW Util details:
bwutil = 0.005537 
total_CMD = 272340 
util_bw = 1508 
Wasted_Col = 4207 
Wasted_Row = 3031 
Idle = 263594 

BW Util Bottlenecks: 
RCDc_limit = 3938 
RCDWRc_limit = 31 
WTRc_limit = 33 
RTWc_limit = 87 
CCDLc_limit = 527 
rwq = 0 
CCDLc_limit_alone = 519 
WTRc_limit_alone = 31 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 272340 
n_nop = 271080 
Read = 724 
Write = 0 
L2_Alloc = 0 
L2_WB = 30 
n_act = 263 
n_pre = 247 
n_ref = 0 
n_req = 732 
total_req = 754 

Dual Bus Interface Util: 
issued_total_row = 510 
issued_total_col = 754 
Row_Bus_Util =  0.001873 
CoL_Bus_Util = 0.002769 
Either_Row_CoL_Bus_Util = 0.004627 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.003175 
queue_avg = 0.019252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0192517
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=272340 n_nop=271982 n_act=83 n_pre=67 n_ref_event=0 n_req=203 n_rd=201 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.001535
n_activity=5274 dram_eff=0.07926
bk0: 10a 272194i bk1: 22a 272186i bk2: 8a 272248i bk3: 5a 272223i bk4: 2a 272324i bk5: 22a 271991i bk6: 14a 272111i bk7: 16a 272028i bk8: 3a 272307i bk9: 12a 272144i bk10: 5a 272272i bk11: 2a 272328i bk12: 13a 272230i bk13: 19a 272137i bk14: 17a 272078i bk15: 31a 271884i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.650246
Row_Buffer_Locality_read = 0.656716
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.099085
Bank_Level_Parallism_Col = 1.049782
Bank_Level_Parallism_Ready = 1.009569
write_to_read_ratio_blp_rw_average = 0.037337
GrpLevelPara = 1.044182 

BW Util details:
bwutil = 0.001535 
total_CMD = 272340 
util_bw = 418 
Wasted_Col = 1390 
Wasted_Row = 938 
Idle = 269594 

BW Util Bottlenecks: 
RCDc_limit = 1269 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 24 
CCDLc_limit = 150 
rwq = 0 
CCDLc_limit_alone = 148 
WTRc_limit_alone = 0 
RTWc_limit_alone = 22 

Commands details: 
total_CMD = 272340 
n_nop = 271982 
Read = 201 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 83 
n_pre = 67 
n_ref = 0 
n_req = 203 
total_req = 209 

Dual Bus Interface Util: 
issued_total_row = 150 
issued_total_col = 209 
Row_Bus_Util =  0.000551 
CoL_Bus_Util = 0.000767 
Either_Row_CoL_Bus_Util = 0.001315 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.002793 
queue_avg = 0.004715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00471469

========= L2 cache stats =========
L2_cache_bank[0]: Access = 29774, Miss = 366, Miss_rate = 0.012, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[1]: Access = 61813, Miss = 373, Miss_rate = 0.006, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[2]: Access = 29934, Miss = 560, Miss_rate = 0.019, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[3]: Access = 27172, Miss = 208, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 30309, Miss = 507, Miss_rate = 0.017, Pending_hits = 80, Reservation_fails = 0
L2_cache_bank[5]: Access = 29321, Miss = 367, Miss_rate = 0.013, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[6]: Access = 31851, Miss = 268, Miss_rate = 0.008, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[7]: Access = 30747, Miss = 260, Miss_rate = 0.008, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 33051, Miss = 329, Miss_rate = 0.010, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[9]: Access = 26158, Miss = 159, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 26871, Miss = 264, Miss_rate = 0.010, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[11]: Access = 31888, Miss = 292, Miss_rate = 0.009, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[12]: Access = 28405, Miss = 353, Miss_rate = 0.012, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[13]: Access = 30872, Miss = 531, Miss_rate = 0.017, Pending_hits = 68, Reservation_fails = 0
L2_cache_bank[14]: Access = 29987, Miss = 154, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 30928, Miss = 354, Miss_rate = 0.011, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[16]: Access = 30666, Miss = 254, Miss_rate = 0.008, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[17]: Access = 29812, Miss = 150, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 32631, Miss = 602, Miss_rate = 0.018, Pending_hits = 88, Reservation_fails = 0
L2_cache_bank[19]: Access = 26828, Miss = 163, Miss_rate = 0.006, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[20]: Access = 32532, Miss = 623, Miss_rate = 0.019, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[21]: Access = 31964, Miss = 235, Miss_rate = 0.007, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[22]: Access = 28820, Miss = 189, Miss_rate = 0.007, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[23]: Access = 25339, Miss = 48, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 747673
L2_total_cache_misses = 7609
L2_total_cache_miss_rate = 0.0102
L2_total_cache_pending_hits = 756
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 513880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 748
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2904
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3702
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 225428
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 60
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 943
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 521234
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 226439
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.200
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=747673
icnt_total_pkts_simt_to_mem=747673
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 293.261
	minimum = 5
	maximum = 1295
Network latency average = 77.5903
	minimum = 5
	maximum = 626
Slowest packet = 322088
Flit latency average = 77.5903
	minimum = 5
	maximum = 626
Slowest flit = 1146507
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.312495
	minimum = 0.216103 (at node 26)
	maximum = 0.605303 (at node 29)
Accepted packet rate average = 0.312495
	minimum = 0.216103 (at node 26)
	maximum = 0.605303 (at node 29)
Injected flit rate average = 0.312495
	minimum = 0.216103 (at node 26)
	maximum = 0.605303 (at node 29)
Accepted flit rate average= 0.312495
	minimum = 0.216103 (at node 26)
	maximum = 0.605303 (at node 29)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 61.3869 (6 samples)
	minimum = 5 (6 samples)
	maximum = 341.833 (6 samples)
Network latency average = 23.8865 (6 samples)
	minimum = 5 (6 samples)
	maximum = 190.5 (6 samples)
Flit latency average = 23.8865 (6 samples)
	minimum = 5 (6 samples)
	maximum = 190.5 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0940826 (6 samples)
	minimum = 0.0577139 (6 samples)
	maximum = 0.224908 (6 samples)
Accepted packet rate average = 0.0940826 (6 samples)
	minimum = 0.0577139 (6 samples)
	maximum = 0.224908 (6 samples)
Injected flit rate average = 0.0940826 (6 samples)
	minimum = 0.0577139 (6 samples)
	maximum = 0.224908 (6 samples)
Accepted flit rate average = 0.0940826 (6 samples)
	minimum = 0.0577139 (6 samples)
	maximum = 0.224908 (6 samples)
Injected packet size average = 1 (6 samples)
Accepted packet size average = 1 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 40 sec (220 sec)
gpgpu_simulation_rate = 46349 (inst/sec)
gpgpu_simulation_rate = 701 (cycle/sec)
gpgpu_silicon_slowdown = 2021398x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f272b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f272b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f272a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f272a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f27298..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f27290..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb4f27360..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 64299
gpu_sim_insn = 4706315
gpu_ipc =      73.1942
gpu_tot_sim_cycle = 218666
gpu_tot_sim_insn = 14903301
gpu_tot_ipc =      68.1555
gpu_tot_issued_cta = 1792
gpu_occupancy = 87.8103% 
gpu_tot_occupancy = 69.1914% 
max_total_param_size = 0
gpu_stall_dramfull = 20565
gpu_stall_icnt2sh    = 16410
partiton_level_parallism =       9.9927
partiton_level_parallism_total  =       6.3576
partiton_level_parallism_util =      11.8688
partiton_level_parallism_util_total  =       9.7320
L2_BW  =     453.1086 GB/Sec
L2_BW_total  =     288.2794 GB/Sec
gpu_total_sim_rate=39955

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 1792, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1151, 900, 826, 1171, 992, 923, 979, 876, 1407, 1027, 1149, 1049, 1094, 990, 980, 915, 614, 740, 727, 752, 784, 772, 992, 848, 986, 1151, 1230, 1085, 1235, 763, 927, 790, 973, 892, 761, 872, 936, 882, 1021, 775, 852, 570, 818, 593, 949, 829, 762, 971, 691, 818, 626, 668, 730, 874, 894, 793, 851, 757, 603, 763, 636, 594, 774, 904, 
gpgpu_n_tot_thrd_icount = 47584512
gpgpu_n_tot_w_icount = 1487016
gpgpu_n_stall_shd_mem = 1949980
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1067340
gpgpu_n_mem_write_global = 322853
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1682144
gpgpu_n_store_insn = 511882
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3211264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 965057
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4919528	W0_Idle:1244790	W0_Scoreboard:8897716	W1:360306	W2:172670	W3:116907	W4:92758	W5:78127	W6:62652	W7:45278	W8:37259	W9:26086	W10:18759	W11:14470	W12:12111	W13:11642	W14:11959	W15:13294	W16:14891	W17:18205	W18:18504	W19:19245	W20:17642	W21:12374	W22:11935	W23:7238	W24:3245	W25:1705	W26:627	W27:308	W28:99	W29:0	W30:0	W31:0	W32:286720
single_issue_nums: WS0:331283	WS1:330409	WS2:332109	WS3:333643	
dual_issue_nums: WS0:19857	WS1:19954	WS2:19951	WS3:20024	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8538720 {8:1067340,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12914120 {40:322853,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 42693600 {40:1067340,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2582824 {8:322853,}
maxmflatency = 1915 
max_icnt2mem_latency = 1360 
maxmrqlatency = 102 
max_icnt2sh_latency = 643 
averagemflatency = 701 
avg_icnt2mem_latency = 538 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 36 
mrq_lat_table:15521 	223 	231 	1574 	4127 	85 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	242442 	157273 	867177 	123301 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	75189 	66220 	31023 	34149 	49705 	94474 	131838 	891216 	16379 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	435437 	636597 	166802 	45448 	15171 	8879 	77613 	4246 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	142 	59 	161 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        12        17        19         9        12         7        14        18        17        17         9        13         9         9 
dram[1]:        17        18        20        15         8        12        14        10        15        19         8        13         8         8        16        17 
dram[2]:        16        16         9        12        14        14        13        15        15        12        11        12        13        24         9        13 
dram[3]:        15        14        12        12         7         6         9        14        15        17        10        11         6         5         8        15 
dram[4]:        12        16        10        12        15         9        11        12        13        13         7        10        16         9         9         8 
dram[5]:        10        20         7         7        11        11        27        19         8         8         5         4         9         8        17        13 
dram[6]:        16        21        19        19        25        28        16        14        14        11        11        18        10         8        14         7 
dram[7]:        18        11        12        13        41         3        10        10        12        22         6        11         9         4        15        13 
dram[8]:         9        11        19        10        32        18        20        13         5         6         0         4        19         7        16        13 
dram[9]:        17        15        10        14        19        30        14        24        13         8        14        19         7         8        14        12 
dram[10]:        15        11        19        19        12        12        17        10         8        19        17        20         5        14         9        13 
dram[11]:         4        14        18        26         0         7        11         6        10         5         4         4         8        10         8         9 
maximum service time to same row:
dram[0]:     10509     15239     14424     17583     40963     14431     12091      7184     11168      7375     15673     12919     18486      6810     23646     32396 
dram[1]:     11426     10086     15509     13798     17504      9752     11825      6908      6425     11910     15514     14654      6764     15848     39774     20190 
dram[2]:     12282      6073     13919     27149     14196     21446     15687     17975      6531      6667     14881     12421     23258     12049     18054     10008 
dram[3]:      9488     10887     13731     14919     48994     49015     12417     13220      6463      6334     12347     18832     30758     45816      8141     10964 
dram[4]:     23953      8293     10032     26108     17326     14271     13847      7035     29766     19413     18289     14471      6060      5861     37917     46081 
dram[5]:     22570     12053     14600     12805     12223     15587     14984     16547     15259     11892     12946      8417     24393     32298     15594     23325 
dram[6]:      8917      9650     26100     13544     37110     29751      6595      6558     10960      6514     26651     13252     36311     44518      8214      9818 
dram[7]:     22176     17166      8037     17361     30570     14873     11913     24348      9631     13408      8254     10425     11811     15448      8021      7307 
dram[8]:      9366     11454     45189     44534     32375     29912      6342     13160     20141      7509      8611     11274     12660      9278     10520     11829 
dram[9]:     16134     15232     12454     15709     29600     39303     16166      7641     25742     19759      7066      6409     20534     12548      8193     17237 
dram[10]:     20184     38193     24051     27907     12022     18745      7310      5996     17534      6315     10000     10348      6546      9866     13269      8995 
dram[11]:     26298     40506     42662     30685         0     20886     15380     10590     16345     15181      6204      7979     29997     10245     12245     13886 
average row accesses per activate:
dram[0]:  2.794118  3.750000  3.027778  3.625000  4.055555  2.484848  3.800000  2.975000  2.977778  3.734694  4.562500  3.285714  2.327273  2.637931  2.519231  2.666667 
dram[1]:  2.719512  3.000000  4.207547  3.130435  2.461539  3.044445  3.942857  2.750000  3.541667  3.090909  4.789474  2.961539  2.659091  2.883721  4.500000  2.960000 
dram[2]:  3.075758  3.013699  2.614286  3.346939  3.571429  3.911765  3.269231  3.358974  3.239437  2.507042  2.692308  3.408163  2.928571  3.428571  2.615385  4.000000 
dram[3]:  2.929577  2.790323  2.866667  3.111111  2.625000  3.285714  2.684211  3.580645  2.678571  3.180000  2.952381  2.803921  5.333333  6.666667  7.333333  3.078947 
dram[4]:  2.642857  4.000000  2.736842  3.062500  3.642857  2.076923  3.833333  4.176471  2.829787  3.090909  2.204545  2.577778  3.246377  3.096154  4.583333  2.600000 
dram[5]:  3.888889  4.227273  2.542857  2.027778  2.978723  3.409091  3.764706  2.733333  3.071429  3.545455  2.360000  2.444444  2.468750  3.318182  2.861111  3.586207 
dram[6]:  2.865169  3.391304  3.727273  3.428571  6.857143  4.238095  3.322034  3.057143  2.764706  2.546875  3.590909  3.058824  5.250000  3.428571  3.019608  2.954545 
dram[7]:  3.203125  2.568627  3.483871  3.075000 11.142858  2.625000  3.384615  2.341463  3.241379  4.352941  2.189655  2.547619  2.944444 22.000000  2.702128  2.794118 
dram[8]:  2.958333  2.700000  5.571429  4.500000  4.842105  5.157895  2.651515  2.556962  2.800000  2.833333 13.000000  2.083333  4.500000  2.560000  2.779412  3.222222 
dram[9]:  3.771930  3.060606  2.826087  3.320755  3.950000  4.647059  2.727273  2.465517  3.300000  2.527778  3.190476  2.903615  7.000000  3.307692  2.612903  3.208333 
dram[10]:  3.321429  4.033333  3.729167  3.794872  2.630769  3.161290  2.909091  2.881356  2.387097  5.518518  3.325000  2.694915  2.328358  3.470588  2.816901  3.222222 
dram[11]:  2.625000  3.714286  6.333333  5.666667       inf  2.047619  2.925926  2.200000  3.888889  2.444444  8.800000  6.500000  2.666667  2.464286  2.535714  2.891892 
average row locality = 21766/7052 = 3.086500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       190       120       106       138        73        78       114       119       134       183        72        89       126       152       127       113 
dram[1]:       222       201       205       136       159       135       138        87       255       204        91        77       117       123        40        71 
dram[2]:       202       220       169       156       125       132        85       131       230       178        94       165        82       168        98        92 
dram[3]:       204       170       127       136        18        21       102       111       150       159       124       143        15        19        44       117 
dram[4]:       146       132       104        95       153        81        90        71       133       136        94       113       224       161        49        37 
dram[5]:       105        90        88        72       135        75       128        82        43        39        59        44        79        70       101       104 
dram[6]:       254       234       116       137        44        83       196       214       141       163        79        98        39        22       154        65 
dram[7]:       201       124       211       121        76        18        44        96        94        74       126       107        48        22       127        95 
dram[8]:        71        54        39        36        91        98       175       202        28        51        13        24       108        60       187       145 
dram[9]:       178       100       130       176        76        75        90       143        33        91       201       241        47        42       162        77 
dram[10]:        92       121       177       147       158        91       288       170        74       149       133       159       148       118       195       201 
dram[11]:        21        52        38        51        13        80        79        55        35        44        44        13        51        68        69       107 
total dram reads = 21423
bank skew: 288/13 = 22.15
chip skew: 2421/820 = 2.95
number of total write accesses:
dram[0]:         0         0         6        26         0        13         0         0         0         0         4        12         8         4        11        20 
dram[1]:         4         0        57        26         4         8         0         4         0         0         0         0         0         4        20        12 
dram[2]:         4         0        46        23         0         4         0         0         0         0        36         8         0         0        13         0 
dram[3]:        16        12         8        16        11         8         0         0         0         0         0         0         4         4         0         0 
dram[4]:         5         0         0        12         0         0         8         0         0         0        10        12         0         0        21         8 
dram[5]:         0        11         4         3        19         0         0         0         0         0         0         0         0        10         8         0 
dram[6]:         4         0        23        23        16        21         0         0         0         0         0        18        11         8         0         0 
dram[7]:        15        28        17         7         6        12         0         0         0         0         3         0        19         0         0         0 
dram[8]:         0         0         0         0         4         0         0         0         0         0         0         4         0        15         8         0 
dram[9]:        94         2         0         0        12        13         0         0         0         0         0         0         8         4         0         0 
dram[10]:         4         0         8         4        42        20         0         0         0         0         0         0        25         0        18         5 
dram[11]:         0         0         0         0         0        22         0         0         0         0         0         0        17         4         6         0 
total dram writes = 1157
min_bank_accesses = 0!
chip skew: 139/31 = 4.48
average mf latency per bank:
dram[0]:      24281     40156     46696     29712    703924     58069     45382     62747    118380     69981     96091     64994     31742     23802     26199     30071
dram[1]:      17916     16956     14587     20124     24903     22642     32884     39007     35287     44300     60160     82278     29563     24899     43370     29773
dram[2]:      19330     14430     16478     20537     24085     36411     49317     43742     41580     57307     57164     28697     33439     19139     25881     33500
dram[3]:      16956     19413     30002     24622    127243    133373     60576     40431     62671     62248     54496     38737    165009    156806     68980     27401
dram[4]:      21370     32087     30878     34574     20773     39455     47945     67702     72725     72234     51853     53012     14366     21516     35690     57538
dram[5]:      31409     42736     32430     41639     22754     43777     40533     68529    233403    232702     77271    126553     41853     33573     26663     38392
dram[6]:      15748     18217     25614     22952     65770     27646     27097     26252     76071     60115     40675     34924     61739    108217     22096     44844
dram[7]:      18680     26986     15548     24052     51726    146550    104332     49347    100492    145578     66985     45591     45243    108612     28355     32532
dram[8]:      56553     74420     67241    112829     49464     36416     26720     20077    388067    292395    275361    155184     25053     45799     14247     21529
dram[9]:      12918     32636     26669     18540     49127     40287     60372     37738    273698    103255     25144     29950     53936     80995     22068     29202
dram[10]:      45287     31957     21979     22606     22011     33416     21434     25206    158787     62648     41110     50490     20972     26124     16252     17676
dram[11]:     122435     61691     88839     70366    171131     35503     56014     91061    233100    184856    137254    376884     43898     41552     44282     27910
maximum mf latency per bank:
dram[0]:       1915      1812      1832      1825      1881      1820      1795      1811      1835      1873      1813      1858      1804      1826      1787      1787
dram[1]:       1315      1273      1259      1332      1279      1298      1338      1351      1305      1304      1359      1268      1271      1358      1299      1332
dram[2]:       1351      1376      1252      1330      1354      1349      1349      1359      1400      1386      1353      1335      1258      1296      1287      1389
dram[3]:       1342      1365      1362      1240      1298      1300      1357      1333      1365      1341      1347      1359      1234      1333      1322      1310
dram[4]:       1294      1382      1332      1361      1322      1323      1308      1255      1302      1331      1361      1320      1345      1273      1266      1342
dram[5]:       1302      1347      1358      1324      1294      1260      1337      1357      1322      1330      1311      1270      1304      1299      1311      1319
dram[6]:       1383      1338      1316      1280      1245      1344      1355      1317      1356      1359      1328      1338      1299      1263      1302      1362
dram[7]:       1330      1323      1289      1333      1337      1337      1358      1345      1317      1275      1421      1345      1338      1277      1291      1281
dram[8]:       1340      1322      1218      1319      1285      1321      1334      1316      1304      1354      1273      1325      1318      1319      1321      1354
dram[9]:       1346      1326      1295      1320      1337      1272      1359      1332      1307      1380      1266      1281      1262      1281      1346      1281
dram[10]:       1325      1338      1353      1368      1320      1317      1354      1323      1303      1333      1290      1275      1346      1379      1302      1258
dram[11]:       1266      1316      1284      1355      1277      1342      1335      1336      1282      1268      1322      1347      1284      1304      1318      1284
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=385781 n_nop=382444 n_act=660 n_pre=644 n_ref_event=0 n_req=1966 n_rd=1934 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.01057
n_activity=41902 dram_eff=0.09727
bk0: 190a 383248i bk1: 120a 384536i bk2: 106a 384428i bk3: 138a 384144i bk4: 73a 385121i bk5: 78a 384491i bk6: 114a 384664i bk7: 119a 384302i bk8: 134a 384142i bk9: 183a 383932i bk10: 72a 385090i bk11: 89a 384765i bk12: 126a 383767i bk13: 152a 383665i bk14: 127a 383821i bk15: 113a 383952i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.671923
Row_Buffer_Locality_read = 0.680455
Row_Buffer_Locality_write = 0.156250
Bank_Level_Parallism = 1.141419
Bank_Level_Parallism_Col = 1.076059
Bank_Level_Parallism_Ready = 1.015181
write_to_read_ratio_blp_rw_average = 0.056821
GrpLevelPara = 1.060728 

BW Util details:
bwutil = 0.010566 
total_CMD = 385781 
util_bw = 4076 
Wasted_Col = 11097 
Wasted_Row = 8420 
Idle = 362188 

BW Util Bottlenecks: 
RCDc_limit = 9738 
RCDWRc_limit = 208 
WTRc_limit = 105 
RTWc_limit = 348 
CCDLc_limit = 1559 
rwq = 0 
CCDLc_limit_alone = 1559 
WTRc_limit_alone = 105 
RTWc_limit_alone = 348 

Commands details: 
total_CMD = 385781 
n_nop = 382444 
Read = 1934 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 660 
n_pre = 644 
n_ref = 0 
n_req = 1966 
total_req = 2038 

Dual Bus Interface Util: 
issued_total_row = 1304 
issued_total_col = 2038 
Row_Bus_Util =  0.003380 
CoL_Bus_Util = 0.005283 
Either_Row_CoL_Bus_Util = 0.008650 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.001498 
queue_avg = 0.036407 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0364067
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=385781 n_nop=381921 n_act=743 n_pre=727 n_ref_event=0 n_req=2301 n_rd=2261 n_rd_L2_A=0 n_write=0 n_wr_bk=139 bw_util=0.01244
n_activity=45587 dram_eff=0.1053
bk0: 222a 382863i bk1: 201a 383278i bk2: 205a 383392i bk3: 136a 383913i bk4: 159a 383254i bk5: 135a 384035i bk6: 138a 384347i bk7: 87a 384565i bk8: 255a 383064i bk9: 204a 383205i bk10: 91a 384925i bk11: 77a 384831i bk12: 117a 384206i bk13: 123a 384090i bk14: 40a 385332i bk15: 71a 384895i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.682747
Row_Buffer_Locality_read = 0.687749
Row_Buffer_Locality_write = 0.400000
Bank_Level_Parallism = 1.171725
Bank_Level_Parallism_Col = 1.097762
Bank_Level_Parallism_Ready = 1.019119
write_to_read_ratio_blp_rw_average = 0.057735
GrpLevelPara = 1.078640 

BW Util details:
bwutil = 0.012442 
total_CMD = 385781 
util_bw = 4800 
Wasted_Col = 12430 
Wasted_Row = 9382 
Idle = 359169 

BW Util Bottlenecks: 
RCDc_limit = 10877 
RCDWRc_limit = 183 
WTRc_limit = 255 
RTWc_limit = 396 
CCDLc_limit = 1935 
rwq = 0 
CCDLc_limit_alone = 1899 
WTRc_limit_alone = 247 
RTWc_limit_alone = 368 

Commands details: 
total_CMD = 385781 
n_nop = 381921 
Read = 2261 
Write = 0 
L2_Alloc = 0 
L2_WB = 139 
n_act = 743 
n_pre = 727 
n_ref = 0 
n_req = 2301 
total_req = 2400 

Dual Bus Interface Util: 
issued_total_row = 1470 
issued_total_col = 2400 
Row_Bus_Util =  0.003810 
CoL_Bus_Util = 0.006221 
Either_Row_CoL_Bus_Util = 0.010006 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.002591 
queue_avg = 0.048561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0485612
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=385781 n_nop=381789 n_act=775 n_pre=759 n_ref_event=0 n_req=2368 n_rd=2327 n_rd_L2_A=0 n_write=0 n_wr_bk=134 bw_util=0.01276
n_activity=46849 dram_eff=0.1051
bk0: 202a 383322i bk1: 220a 383109i bk2: 169a 382997i bk3: 156a 383590i bk4: 125a 384378i bk5: 132a 384471i bk6: 85a 384803i bk7: 131a 384331i bk8: 230a 383158i bk9: 178a 383125i bk10: 94a 384143i bk11: 165a 383786i bk12: 82a 384700i bk13: 168a 383879i bk14: 98a 384292i bk15: 92a 384901i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.678632
Row_Buffer_Locality_read = 0.684143
Row_Buffer_Locality_write = 0.365854
Bank_Level_Parallism = 1.186342
Bank_Level_Parallism_Col = 1.112201
Bank_Level_Parallism_Ready = 1.022590
write_to_read_ratio_blp_rw_average = 0.053147
GrpLevelPara = 1.096697 

BW Util details:
bwutil = 0.012759 
total_CMD = 385781 
util_bw = 4922 
Wasted_Col = 12837 
Wasted_Row = 9630 
Idle = 358392 

BW Util Bottlenecks: 
RCDc_limit = 11345 
RCDWRc_limit = 199 
WTRc_limit = 312 
RTWc_limit = 397 
CCDLc_limit = 1878 
rwq = 0 
CCDLc_limit_alone = 1853 
WTRc_limit_alone = 299 
RTWc_limit_alone = 385 

Commands details: 
total_CMD = 385781 
n_nop = 381789 
Read = 2327 
Write = 0 
L2_Alloc = 0 
L2_WB = 134 
n_act = 775 
n_pre = 759 
n_ref = 0 
n_req = 2368 
total_req = 2461 

Dual Bus Interface Util: 
issued_total_row = 1534 
issued_total_col = 2461 
Row_Bus_Util =  0.003976 
CoL_Bus_Util = 0.006379 
Either_Row_CoL_Bus_Util = 0.010348 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000752 
queue_avg = 0.051975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0519751
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=385781 n_nop=382931 n_act=566 n_pre=550 n_ref_event=0 n_req=1680 n_rd=1660 n_rd_L2_A=0 n_write=0 n_wr_bk=79 bw_util=0.009015
n_activity=36384 dram_eff=0.09559
bk0: 204a 383172i bk1: 170a 383426i bk2: 127a 384060i bk3: 136a 383919i bk4: 18a 385367i bk5: 21a 385513i bk6: 102a 384491i bk7: 111a 384604i bk8: 150a 383753i bk9: 159a 383945i bk10: 124a 384102i bk11: 143a 383815i bk12: 15a 385613i bk13: 19a 385670i bk14: 44a 385590i bk15: 117a 384465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.669048
Row_Buffer_Locality_read = 0.675904
Row_Buffer_Locality_write = 0.100000
Bank_Level_Parallism = 1.133501
Bank_Level_Parallism_Col = 1.070907
Bank_Level_Parallism_Ready = 1.006307
write_to_read_ratio_blp_rw_average = 0.042051
GrpLevelPara = 1.065773 

BW Util details:
bwutil = 0.009015 
total_CMD = 385781 
util_bw = 3478 
Wasted_Col = 9530 
Wasted_Row = 7412 
Idle = 365361 

BW Util Bottlenecks: 
RCDc_limit = 8461 
RCDWRc_limit = 148 
WTRc_limit = 115 
RTWc_limit = 167 
CCDLc_limit = 1281 
rwq = 0 
CCDLc_limit_alone = 1269 
WTRc_limit_alone = 107 
RTWc_limit_alone = 163 

Commands details: 
total_CMD = 385781 
n_nop = 382931 
Read = 1660 
Write = 0 
L2_Alloc = 0 
L2_WB = 79 
n_act = 566 
n_pre = 550 
n_ref = 0 
n_req = 1680 
total_req = 1739 

Dual Bus Interface Util: 
issued_total_row = 1116 
issued_total_col = 1739 
Row_Bus_Util =  0.002893 
CoL_Bus_Util = 0.004508 
Either_Row_CoL_Bus_Util = 0.007388 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.001754 
queue_avg = 0.034968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.034968
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=385781 n_nop=382660 n_act=623 n_pre=607 n_ref_event=0 n_req=1840 n_rd=1819 n_rd_L2_A=0 n_write=0 n_wr_bk=76 bw_util=0.009824
n_activity=38121 dram_eff=0.09942
bk0: 146a 383729i bk1: 132a 384470i bk2: 104a 384396i bk3: 95a 384548i bk4: 153a 384238i bk5: 81a 384391i bk6: 90a 384799i bk7: 71a 385140i bk8: 133a 384075i bk9: 136a 384171i bk10: 94a 384166i bk11: 113a 383989i bk12: 224a 383153i bk13: 161a 383766i bk14: 49a 385119i bk15: 37a 385195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.669022
Row_Buffer_Locality_read = 0.673447
Row_Buffer_Locality_write = 0.285714
Bank_Level_Parallism = 1.151902
Bank_Level_Parallism_Col = 1.079452
Bank_Level_Parallism_Ready = 1.013186
write_to_read_ratio_blp_rw_average = 0.041812
GrpLevelPara = 1.068045 

BW Util details:
bwutil = 0.009824 
total_CMD = 385781 
util_bw = 3790 
Wasted_Col = 10395 
Wasted_Row = 7855 
Idle = 363741 

BW Util Bottlenecks: 
RCDc_limit = 9246 
RCDWRc_limit = 125 
WTRc_limit = 127 
RTWc_limit = 225 
CCDLc_limit = 1508 
rwq = 0 
CCDLc_limit_alone = 1492 
WTRc_limit_alone = 119 
RTWc_limit_alone = 217 

Commands details: 
total_CMD = 385781 
n_nop = 382660 
Read = 1819 
Write = 0 
L2_Alloc = 0 
L2_WB = 76 
n_act = 623 
n_pre = 607 
n_ref = 0 
n_req = 1840 
total_req = 1895 

Dual Bus Interface Util: 
issued_total_row = 1230 
issued_total_col = 1895 
Row_Bus_Util =  0.003188 
CoL_Bus_Util = 0.004912 
Either_Row_CoL_Bus_Util = 0.008090 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.001282 
queue_avg = 0.039577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0395769
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=385781 n_nop=383518 n_act=456 n_pre=440 n_ref_event=0 n_req=1329 n_rd=1314 n_rd_L2_A=0 n_write=0 n_wr_bk=55 bw_util=0.007097
n_activity=29363 dram_eff=0.09325
bk0: 105a 384750i bk1: 90a 384848i bk2: 88a 384514i bk3: 72a 384464i bk4: 135a 383869i bk5: 75a 384922i bk6: 128a 384454i bk7: 82a 384663i bk8: 43a 385228i bk9: 39a 385354i bk10: 59a 384886i bk11: 44a 385111i bk12: 79a 384642i bk13: 70a 384900i bk14: 101a 384410i bk15: 104a 384661i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.668924
Row_Buffer_Locality_read = 0.673516
Row_Buffer_Locality_write = 0.266667
Bank_Level_Parallism = 1.113159
Bank_Level_Parallism_Col = 1.065683
Bank_Level_Parallism_Ready = 1.011653
write_to_read_ratio_blp_rw_average = 0.040181
GrpLevelPara = 1.053374 

BW Util details:
bwutil = 0.007097 
total_CMD = 385781 
util_bw = 2738 
Wasted_Col = 7834 
Wasted_Row = 6004 
Idle = 369205 

BW Util Bottlenecks: 
RCDc_limit = 6868 
RCDWRc_limit = 81 
WTRc_limit = 61 
RTWc_limit = 164 
CCDLc_limit = 1152 
rwq = 0 
CCDLc_limit_alone = 1138 
WTRc_limit_alone = 61 
RTWc_limit_alone = 150 

Commands details: 
total_CMD = 385781 
n_nop = 383518 
Read = 1314 
Write = 0 
L2_Alloc = 0 
L2_WB = 55 
n_act = 456 
n_pre = 440 
n_ref = 0 
n_req = 1329 
total_req = 1369 

Dual Bus Interface Util: 
issued_total_row = 896 
issued_total_col = 1369 
Row_Bus_Util =  0.002323 
CoL_Bus_Util = 0.003549 
Either_Row_CoL_Bus_Util = 0.005866 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000884 
queue_avg = 0.029745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0297449
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=385781 n_nop=382322 n_act=661 n_pre=645 n_ref_event=0 n_req=2075 n_rd=2039 n_rd_L2_A=0 n_write=0 n_wr_bk=124 bw_util=0.01121
n_activity=41439 dram_eff=0.1044
bk0: 254a 382556i bk1: 234a 383071i bk2: 116a 384204i bk3: 137a 384004i bk4: 44a 385426i bk5: 83a 384973i bk6: 196a 383646i bk7: 214a 383175i bk8: 141a 383806i bk9: 163a 383258i bk10: 79a 384817i bk11: 98a 384402i bk12: 39a 385363i bk13: 22a 385527i bk14: 154a 383925i bk15: 65a 385023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.687229
Row_Buffer_Locality_read = 0.695929
Row_Buffer_Locality_write = 0.194444
Bank_Level_Parallism = 1.160148
Bank_Level_Parallism_Col = 1.087469
Bank_Level_Parallism_Ready = 1.014740
write_to_read_ratio_blp_rw_average = 0.062051
GrpLevelPara = 1.074736 

BW Util details:
bwutil = 0.011214 
total_CMD = 385781 
util_bw = 4326 
Wasted_Col = 11248 
Wasted_Row = 8518 
Idle = 361689 

BW Util Bottlenecks: 
RCDc_limit = 9637 
RCDWRc_limit = 222 
WTRc_limit = 257 
RTWc_limit = 441 
CCDLc_limit = 1732 
rwq = 0 
CCDLc_limit_alone = 1712 
WTRc_limit_alone = 243 
RTWc_limit_alone = 435 

Commands details: 
total_CMD = 385781 
n_nop = 382322 
Read = 2039 
Write = 0 
L2_Alloc = 0 
L2_WB = 124 
n_act = 661 
n_pre = 645 
n_ref = 0 
n_req = 2075 
total_req = 2163 

Dual Bus Interface Util: 
issued_total_row = 1306 
issued_total_col = 2163 
Row_Bus_Util =  0.003385 
CoL_Bus_Util = 0.005607 
Either_Row_CoL_Bus_Util = 0.008966 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.002891 
queue_avg = 0.043696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0436958
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=385781 n_nop=383024 n_act=544 n_pre=528 n_ref_event=0 n_req=1613 n_rd=1584 n_rd_L2_A=0 n_write=0 n_wr_bk=107 bw_util=0.008767
n_activity=34422 dram_eff=0.09825
bk0: 201a 383265i bk1: 124a 383706i bk2: 211a 383259i bk3: 121a 384205i bk4: 76a 385348i bk5: 18a 385375i bk6: 44a 385322i bk7: 96a 384355i bk8: 94a 384691i bk9: 74a 385159i bk10: 126a 383671i bk11: 107a 384247i bk12: 48a 384968i bk13: 22a 385715i bk14: 127a 384138i bk15: 95a 384527i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.670180
Row_Buffer_Locality_read = 0.681187
Row_Buffer_Locality_write = 0.068966
Bank_Level_Parallism = 1.144348
Bank_Level_Parallism_Col = 1.075366
Bank_Level_Parallism_Ready = 1.011203
write_to_read_ratio_blp_rw_average = 0.066386
GrpLevelPara = 1.063915 

BW Util details:
bwutil = 0.008767 
total_CMD = 385781 
util_bw = 3382 
Wasted_Col = 9286 
Wasted_Row = 7052 
Idle = 366061 

BW Util Bottlenecks: 
RCDc_limit = 7973 
RCDWRc_limit = 215 
WTRc_limit = 147 
RTWc_limit = 350 
CCDLc_limit = 1360 
rwq = 0 
CCDLc_limit_alone = 1342 
WTRc_limit_alone = 145 
RTWc_limit_alone = 334 

Commands details: 
total_CMD = 385781 
n_nop = 383024 
Read = 1584 
Write = 0 
L2_Alloc = 0 
L2_WB = 107 
n_act = 544 
n_pre = 528 
n_ref = 0 
n_req = 1613 
total_req = 1691 

Dual Bus Interface Util: 
issued_total_row = 1072 
issued_total_col = 1691 
Row_Bus_Util =  0.002779 
CoL_Bus_Util = 0.004383 
Either_Row_CoL_Bus_Util = 0.007147 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.002176 
queue_avg = 0.032552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0325521
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=385781 n_nop=383475 n_act=456 n_pre=440 n_ref_event=0 n_req=1390 n_rd=1382 n_rd_L2_A=0 n_write=0 n_wr_bk=31 bw_util=0.007325
n_activity=30009 dram_eff=0.09417
bk0: 71a 384802i bk1: 54a 385004i bk2: 39a 385490i bk3: 36a 385498i bk4: 91a 385075i bk5: 98a 385080i bk6: 175a 383495i bk7: 202a 382839i bk8: 28a 385284i bk9: 51a 385048i bk10: 13a 385727i bk11: 24a 385376i bk12: 108a 384945i bk13: 60a 384858i bk14: 187a 383277i bk15: 145a 384046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.679856
Row_Buffer_Locality_read = 0.683792
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.115919
Bank_Level_Parallism_Col = 1.063871
Bank_Level_Parallism_Ready = 1.009894
write_to_read_ratio_blp_rw_average = 0.023398
GrpLevelPara = 1.050038 

BW Util details:
bwutil = 0.007325 
total_CMD = 385781 
util_bw = 2826 
Wasted_Col = 7681 
Wasted_Row = 6045 
Idle = 369229 

BW Util Bottlenecks: 
RCDc_limit = 6899 
RCDWRc_limit = 67 
WTRc_limit = 32 
RTWc_limit = 88 
CCDLc_limit = 1056 
rwq = 0 
CCDLc_limit_alone = 1056 
WTRc_limit_alone = 32 
RTWc_limit_alone = 88 

Commands details: 
total_CMD = 385781 
n_nop = 383475 
Read = 1382 
Write = 0 
L2_Alloc = 0 
L2_WB = 31 
n_act = 456 
n_pre = 440 
n_ref = 0 
n_req = 1390 
total_req = 1413 

Dual Bus Interface Util: 
issued_total_row = 896 
issued_total_col = 1413 
Row_Bus_Util =  0.002323 
CoL_Bus_Util = 0.003663 
Either_Row_CoL_Bus_Util = 0.005977 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.001301 
queue_avg = 0.027070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0270698
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=385781 n_nop=382547 n_act=628 n_pre=612 n_ref_event=0 n_req=1910 n_rd=1862 n_rd_L2_A=0 n_write=0 n_wr_bk=133 bw_util=0.01034
n_activity=40195 dram_eff=0.09927
bk0: 178a 383304i bk1: 100a 384499i bk2: 130a 384091i bk3: 176a 383780i bk4: 76a 384896i bk5: 75a 385069i bk6: 90a 384616i bk7: 143a 383712i bk8: 33a 385384i bk9: 91a 384499i bk10: 201a 383412i bk11: 241a 382643i bk12: 47a 385346i bk13: 42a 385306i bk14: 162a 383564i bk15: 77a 384861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.678010
Row_Buffer_Locality_read = 0.683136
Row_Buffer_Locality_write = 0.479167
Bank_Level_Parallism = 1.143629
Bank_Level_Parallism_Col = 1.076613
Bank_Level_Parallism_Ready = 1.007489
write_to_read_ratio_blp_rw_average = 0.064743
GrpLevelPara = 1.064814 

BW Util details:
bwutil = 0.010343 
total_CMD = 385781 
util_bw = 3990 
Wasted_Col = 10627 
Wasted_Row = 8125 
Idle = 363039 

BW Util Bottlenecks: 
RCDc_limit = 9263 
RCDWRc_limit = 199 
WTRc_limit = 235 
RTWc_limit = 373 
CCDLc_limit = 1492 
rwq = 0 
CCDLc_limit_alone = 1482 
WTRc_limit_alone = 235 
RTWc_limit_alone = 363 

Commands details: 
total_CMD = 385781 
n_nop = 382547 
Read = 1862 
Write = 0 
L2_Alloc = 0 
L2_WB = 133 
n_act = 628 
n_pre = 612 
n_ref = 0 
n_req = 1910 
total_req = 1995 

Dual Bus Interface Util: 
issued_total_row = 1240 
issued_total_col = 1995 
Row_Bus_Util =  0.003214 
CoL_Bus_Util = 0.005171 
Either_Row_CoL_Bus_Util = 0.008383 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000309 
queue_avg = 0.034965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0349654
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=385781 n_nop=381655 n_act=804 n_pre=788 n_ref_event=0 n_req=2460 n_rd=2421 n_rd_L2_A=0 n_write=0 n_wr_bk=126 bw_util=0.0132
n_activity=47294 dram_eff=0.1077
bk0: 92a 384642i bk1: 121a 384597i bk2: 177a 383856i bk3: 147a 384238i bk4: 158a 383239i bk5: 91a 384535i bk6: 288a 382140i bk7: 170a 383470i bk8: 74a 384558i bk9: 149a 384682i bk10: 133a 384354i bk11: 159a 383679i bk12: 148a 383204i bk13: 118a 384454i bk14: 195a 383018i bk15: 201a 383361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.678455
Row_Buffer_Locality_read = 0.685667
Row_Buffer_Locality_write = 0.230769
Bank_Level_Parallism = 1.186572
Bank_Level_Parallism_Col = 1.100250
Bank_Level_Parallism_Ready = 1.017187
write_to_read_ratio_blp_rw_average = 0.052570
GrpLevelPara = 1.085763 

BW Util details:
bwutil = 0.013204 
total_CMD = 385781 
util_bw = 5094 
Wasted_Col = 13316 
Wasted_Row = 9807 
Idle = 357564 

BW Util Bottlenecks: 
RCDc_limit = 11750 
RCDWRc_limit = 238 
WTRc_limit = 155 
RTWc_limit = 369 
CCDLc_limit = 1980 
rwq = 0 
CCDLc_limit_alone = 1959 
WTRc_limit_alone = 152 
RTWc_limit_alone = 351 

Commands details: 
total_CMD = 385781 
n_nop = 381655 
Read = 2421 
Write = 0 
L2_Alloc = 0 
L2_WB = 126 
n_act = 804 
n_pre = 788 
n_ref = 0 
n_req = 2460 
total_req = 2547 

Dual Bus Interface Util: 
issued_total_row = 1592 
issued_total_col = 2547 
Row_Bus_Util =  0.004127 
CoL_Bus_Util = 0.006602 
Either_Row_CoL_Bus_Util = 0.010695 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.003151 
queue_avg = 0.052107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0521073
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=385781 n_nop=384348 n_act=291 n_pre=275 n_ref_event=0 n_req=834 n_rd=820 n_rd_L2_A=0 n_write=0 n_wr_bk=49 bw_util=0.004505
n_activity=19028 dram_eff=0.09134
bk0: 21a 385409i bk1: 52a 385218i bk2: 38a 385514i bk3: 51a 385470i bk4: 13a 385779i bk5: 80a 384266i bk6: 79a 384789i bk7: 55a 384836i bk8: 35a 385412i bk9: 44a 385105i bk10: 44a 385524i bk11: 13a 385740i bk12: 51a 384928i bk13: 68a 384786i bk14: 69a 384707i bk15: 107a 384368i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.665468
Row_Buffer_Locality_read = 0.676829
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.116855
Bank_Level_Parallism_Col = 1.063319
Bank_Level_Parallism_Ready = 1.010333
write_to_read_ratio_blp_rw_average = 0.060967
GrpLevelPara = 1.060296 

BW Util details:
bwutil = 0.004505 
total_CMD = 385781 
util_bw = 1738 
Wasted_Col = 4974 
Wasted_Row = 3772 
Idle = 375297 

BW Util Bottlenecks: 
RCDc_limit = 4321 
RCDWRc_limit = 117 
WTRc_limit = 0 
RTWc_limit = 138 
CCDLc_limit = 682 
rwq = 0 
CCDLc_limit_alone = 678 
WTRc_limit_alone = 0 
RTWc_limit_alone = 134 

Commands details: 
total_CMD = 385781 
n_nop = 384348 
Read = 820 
Write = 0 
L2_Alloc = 0 
L2_WB = 49 
n_act = 291 
n_pre = 275 
n_ref = 0 
n_req = 834 
total_req = 869 

Dual Bus Interface Util: 
issued_total_row = 566 
issued_total_col = 869 
Row_Bus_Util =  0.001467 
CoL_Bus_Util = 0.002253 
Either_Row_CoL_Bus_Util = 0.003715 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.001396 
queue_avg = 0.017583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0175825

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54973, Miss = 1245, Miss_rate = 0.023, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[1]: Access = 102780, Miss = 843, Miss_rate = 0.008, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[2]: Access = 55725, Miss = 1681, Miss_rate = 0.030, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[3]: Access = 51486, Miss = 949, Miss_rate = 0.018, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[4]: Access = 58484, Miss = 1445, Miss_rate = 0.025, Pending_hits = 206, Reservation_fails = 0
L2_cache_bank[5]: Access = 55056, Miss = 1098, Miss_rate = 0.020, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[6]: Access = 58442, Miss = 937, Miss_rate = 0.016, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[7]: Access = 57850, Miss = 972, Miss_rate = 0.017, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[8]: Access = 61262, Miss = 1089, Miss_rate = 0.018, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[9]: Access = 48170, Miss = 933, Miss_rate = 0.019, Pending_hits = 80, Reservation_fails = 0
L2_cache_bank[10]: Access = 51120, Miss = 646, Miss_rate = 0.013, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[11]: Access = 59003, Miss = 797, Miss_rate = 0.014, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[12]: Access = 53076, Miss = 1177, Miss_rate = 0.022, Pending_hits = 94, Reservation_fails = 0
L2_cache_bank[13]: Access = 57171, Miss = 1396, Miss_rate = 0.024, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[14]: Access = 54620, Miss = 522, Miss_rate = 0.010, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[15]: Access = 60999, Miss = 1188, Miss_rate = 0.019, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[16]: Access = 57903, Miss = 847, Miss_rate = 0.015, Pending_hits = 76, Reservation_fails = 0
L2_cache_bank[17]: Access = 57277, Miss = 558, Miss_rate = 0.010, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[18]: Access = 61023, Miss = 1578, Miss_rate = 0.026, Pending_hits = 209, Reservation_fails = 0
L2_cache_bank[19]: Access = 51071, Miss = 621, Miss_rate = 0.012, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[20]: Access = 61133, Miss = 1770, Miss_rate = 0.029, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[21]: Access = 60373, Miss = 941, Miss_rate = 0.016, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[22]: Access = 53894, Miss = 800, Miss_rate = 0.015, Pending_hits = 73, Reservation_fails = 0
L2_cache_bank[23]: Access = 47302, Miss = 137, Miss_rate = 0.003, Pending_hits = 7, Reservation_fails = 0
L2_total_cache_accesses = 1390193
L2_total_cache_misses = 24170
L2_total_cache_miss_rate = 0.0174
L2_total_cache_pending_hits = 2337
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1043593
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2324
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13726
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 320093
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 225
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2522
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1067340
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 322853
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.260
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1390193
icnt_total_pkts_simt_to_mem=1390193
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 333.11
	minimum = 5
	maximum = 1236
Network latency average = 79.8471
	minimum = 5
	maximum = 551
Slowest packet = 1500429
Flit latency average = 79.8471
	minimum = 5
	maximum = 551
Slowest flit = 2565278
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.384334
	minimum = 0.336117 (at node 20)
	maximum = 0.637133 (at node 29)
Accepted packet rate average = 0.384334
	minimum = 0.336117 (at node 20)
	maximum = 0.637133 (at node 29)
Injected flit rate average = 0.384334
	minimum = 0.336117 (at node 20)
	maximum = 0.637133 (at node 29)
Accepted flit rate average= 0.384334
	minimum = 0.336117 (at node 20)
	maximum = 0.637133 (at node 29)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 100.205 (7 samples)
	minimum = 5 (7 samples)
	maximum = 469.571 (7 samples)
Network latency average = 31.8808 (7 samples)
	minimum = 5 (7 samples)
	maximum = 242 (7 samples)
Flit latency average = 31.8808 (7 samples)
	minimum = 5 (7 samples)
	maximum = 242 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.135547 (7 samples)
	minimum = 0.0974858 (7 samples)
	maximum = 0.283797 (7 samples)
Accepted packet rate average = 0.135547 (7 samples)
	minimum = 0.0974858 (7 samples)
	maximum = 0.283797 (7 samples)
Injected flit rate average = 0.135547 (7 samples)
	minimum = 0.0974858 (7 samples)
	maximum = 0.283797 (7 samples)
Accepted flit rate average = 0.135547 (7 samples)
	minimum = 0.0974858 (7 samples)
	maximum = 0.283797 (7 samples)
Injected packet size average = 1 (7 samples)
Accepted packet size average = 1 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 13 sec (373 sec)
gpgpu_simulation_rate = 39955 (inst/sec)
gpgpu_simulation_rate = 586 (cycle/sec)
gpgpu_silicon_slowdown = 2418088x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f272b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f272b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f272a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f272a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f27298..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f27290..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb4f27360..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 17474
gpu_sim_insn = 1986736
gpu_ipc =     113.6967
gpu_tot_sim_cycle = 236140
gpu_tot_sim_insn = 16890037
gpu_tot_ipc =      71.5255
gpu_tot_issued_cta = 2048
gpu_occupancy = 69.9848% 
gpu_tot_occupancy = 69.2478% 
max_total_param_size = 0
gpu_stall_dramfull = 21006
gpu_stall_icnt2sh    = 17275
partiton_level_parallism =       6.7893
partiton_level_parallism_total  =       6.3896
partiton_level_parallism_util =      11.7091
partiton_level_parallism_util_total  =       9.8629
L2_BW  =     307.8560 GB/Sec
L2_BW_total  =     289.7281 GB/Sec
gpu_total_sim_rate=41807

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 2048, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1294, 1022, 1061, 1417, 1172, 1055, 1089, 1122, 1507, 1117, 1274, 1182, 1216, 1112, 1081, 1049, 768, 861, 941, 907, 964, 882, 1104, 1003, 1154, 1251, 1352, 1186, 1358, 886, 1049, 902, 1063, 1015, 918, 984, 1036, 983, 1145, 921, 954, 694, 942, 728, 1040, 953, 853, 1073, 837, 964, 794, 770, 887, 1042, 1029, 939, 1030, 925, 738, 908, 804, 761, 942, 1050, 
gpgpu_n_tot_thrd_icount = 54905600
gpgpu_n_tot_w_icount = 1715800
gpgpu_n_stall_shd_mem = 2031449
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1181515
gpgpu_n_mem_write_global = 327315
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1867721
gpgpu_n_store_insn = 533369
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3670016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1046526
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4969637	W0_Idle:1329512	W0_Scoreboard:9802905	W1:402473	W2:198537	W3:141283	W4:116254	W5:99907	W6:77557	W7:57169	W8:45399	W9:31740	W10:21619	W11:16714	W12:13497	W13:12852	W14:12619	W15:13756	W16:15155	W17:18414	W18:18647	W19:19289	W20:17664	W21:12418	W22:11935	W23:7238	W24:3245	W25:1705	W26:627	W27:308	W28:99	W29:0	W30:0	W31:0	W32:327680
single_issue_nums: WS0:384385	WS1:382650	WS2:385871	WS3:387058	
dual_issue_nums: WS0:21901	WS1:21967	WS2:21998	WS3:22052	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9452120 {8:1181515,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13092600 {40:327315,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47260600 {40:1181515,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2618520 {8:327315,}
maxmflatency = 1915 
max_icnt2mem_latency = 1360 
maxmrqlatency = 102 
max_icnt2sh_latency = 643 
averagemflatency = 676 
avg_icnt2mem_latency = 513 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 36 
mrq_lat_table:17158 	239 	246 	1680 	4323 	95 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	278565 	205402 	901520 	123343 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	86022 	79395 	35861 	38582 	58368 	117508 	184350 	892365 	16379 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	461527 	679934 	188225 	55334 	23235 	15494 	80835 	4246 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	156 	65 	166 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        12        17        19         9        12         9        14        18        17        17         9        13         9         9 
dram[1]:        17        18        20        15         8        12        14        10        15        19        22        13         8         8        16        17 
dram[2]:        16        16        12        12        14        14        13        15        15        12        11        12        13        24         9        13 
dram[3]:        15        14        12        12         7         6         9        14        15        17        10        11         6        11         8        15 
dram[4]:        12        16        10        12        15         9        11        15        13        13         7        10        16         9         9         8 
dram[5]:        10        20         7         7        11        11        27        19         8         8         5         4         9         8        17        15 
dram[6]:        16        21        19        19        25        28        16        14        14        11        11        18        10         8        14         7 
dram[7]:        18        11        12        13        41         6        10        10        12        22         6        11         9         4        15        13 
dram[8]:         9        11        19        10        32        18        20        13         5         6         0         4        19         7        16        13 
dram[9]:        17        15        10        14        19        30        14        24        13         8        14        19        29        11        14        12 
dram[10]:        17        11        19        19        12        12        17        10         8        25        17        20         5        14         9        13 
dram[11]:         4        14        18        26         0         7        11         6        10         5         4         4         8        10         8         9 
maximum service time to same row:
dram[0]:     10509     15239     14424     17583     40963     14431     12091      7184     11168      7375     15673     12919     18486      6810     23646     32396 
dram[1]:     11426     10086     15509     13798     17504      9752     11825      6908      6425     11910     15514     14654      6764     15848     39774     20190 
dram[2]:     12282      6073     13919     27149     14196     21446     15687     17975      6531      6667     14881     12421     23258     12049     18054     10008 
dram[3]:      9488     10887     13731     14919     48994     49015     12417     13220      6463      6334     12347     18832     30758     45816      8141     10964 
dram[4]:     23953      8293     10032     26108     17326     14271     13847      7035     29766     19413     18289     14471      6060      5861     37917     46081 
dram[5]:     22570     12053     14600     12805     12223     15587     14984     16547     15259     11892     12946      8417     24393     32298     15594     23325 
dram[6]:      8917      9650     26100     13544     37110     29751      6595      6558     10960      6514     26651     13252     36311     44518      8214      9818 
dram[7]:     22176     17166      8037     17361     30570     14873     11913     24348      9631     13408      8254     10425     11811     15448      8021      7307 
dram[8]:      9366     11454     45189     44534     32375     29912      6342     13160     20141      7509      8611     11274     12660      9278     10520     11829 
dram[9]:     16134     15232     12454     15709     29600     39303     16166      7641     25742     19759      7066      6409     20534     12548      8193     17237 
dram[10]:     20184     38193     24051     27907     12022     18745      7310      5996     17534      6315     10000     10348      6546      9866     13269      8995 
dram[11]:     26298     40506     42662     30685         0     20886     15380     10590     16345     15181      6204      7979     29997     10245     12245     13886 
average row accesses per activate:
dram[0]:  2.845070  3.542857  2.750000  3.208333  3.857143  2.457143  3.571429  2.744681  2.823529  3.648148  4.157895  2.861111  2.271186  2.546875  2.464286  2.519231 
dram[1]:  2.634409  3.000000  3.900000  2.867924  2.351351  3.208333  3.756098  2.631579  3.530864  3.013889  3.827586  2.741935  2.500000  2.705882  3.571429  2.617647 
dram[2]:  2.974026  2.833333  2.740260  3.142857  3.461539  3.891892  3.000000  3.261905  3.192308  2.527027  2.568182  3.240741  2.611111  3.101695  2.547619  3.555556 
dram[3]:  2.804878  2.784615  2.730769  2.872727  2.777778  2.888889  2.666667  3.470588  2.711864  3.267857  2.725490  2.733333  5.666667  5.500000  7.833333  2.933333 
dram[4]:  2.612903  3.891892  2.659091  3.000000  3.520833  2.095238  3.586207  3.900000  2.727273  3.170213  2.156863  2.407408  3.128205  2.896552  4.066667  2.812500 
dram[5]:  3.833333  4.166667  2.500000  1.975610  2.958333  3.160000  3.833333  2.656250  3.000000  2.750000  2.440000  2.238095  2.351351  3.318182  2.675000  3.571429 
dram[6]:  2.854167  3.386667  3.214286  3.255319  6.100000  4.347826  3.365079  3.039474  2.719298  2.405406  3.565217  2.951220  5.375000  3.125000  2.850000  2.791667 
dram[7]:  3.188406  2.526316  3.476923  3.021277 11.000000  2.400000  2.736842  2.266667  3.258065  3.954545  2.090909  2.531915  2.894737 25.000000  2.634615  2.657895 
dram[8]:  2.923077  2.625000  5.000000  4.500000  4.650000  4.636364  2.684211  2.511628  2.769231  2.950000 18.000000  1.928571  4.000000  2.333333  2.828571  3.040000 
dram[9]:  3.725806  3.000000  2.800000  3.206897  3.720000  4.150000  2.775000  2.454545  3.400000  2.357143  3.179105  2.965517  6.000000  3.357143  2.472222  3.230769 
dram[10]:  2.731707  3.777778  3.784314  3.521739  2.547945  3.030303  2.990385  2.906250  2.243243  5.064516  3.200000  2.681818  2.226667  3.256410  2.687500  3.171429 
dram[11]:  2.300000  3.764706  5.571429  5.300000       inf  2.000000  2.931035  2.068965  3.363636  2.421053 10.200000  7.000000  2.423077  2.171429  2.516129  2.785714 
average row locality = 23747/7960 = 2.983291
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       202       124       127       146        81        82       125       129       144       197        78        99       132       161       133       122 
dram[1]:       242       222       212       142       172       152       154        98       286       217       110        85       128       136        43        84 
dram[2]:       226       238       197       167       135       143        99       137       249       187       100       173        93       183       103        95 
dram[3]:       224       178       139       152        22        23       112       118       160       183       139       163        16        19        47       132 
dram[4]:       159       144       117       104       169        88       102        78       150       149       107       127       244       168        53        43 
dram[5]:       115        97        93        80       137        79       138        85        45        44        61        46        87        70       104       125 
dram[6]:       273       254       126       144        57        94       212       231       155       178        82       112        40        22       171        67 
dram[7]:       212       137       221       140        86        21        52       102       101        87       136       119        50        25       137       101 
dram[8]:        76        63        40        36        92       102       204       216        36        59        18        26       116        65       196       152 
dram[9]:       193       109       140       186        90        78       109       162        34        99       213       258        52        46       178        84 
dram[10]:       110       135       191       161       172        92       311       186        83       157       144       177       157       127       210       219 
dram[11]:        23        64        39        53        13        88        85        60        37        46        51        14        56        74        76       117 
total dram reads = 23326
bank skew: 311/13 = 23.92
chip skew: 2632/896 = 2.94
number of total write accesses:
dram[0]:         0         0        14        28         0        13         0         0         0         0         4        15         8         6        12        28 
dram[1]:        11         0        65        28         6         8         0         8         0         0         4         0         8         8        26        18 
dram[2]:        12         0        46        26         0         4         0         0         0         0        40         8         4         0        13         4 
dram[3]:        23        12         9        21        11        12         0         0         0         0         0         4         4        12         0         0 
dram[4]:         9         0         0        16         0         0         8         0         0         0        10        12         0         0        27         8 
dram[5]:         0        11         8         3        19         0         0         0         0         0         0         4         0        10        10         0 
dram[6]:         4         0        30        27        16        21         0         0         0         0         0        26        11        12         0         0 
dram[7]:        30        28        17         7         6        12         0         0         0         0         7         0        19         0         0         0 
dram[8]:         0         0         0         0         4         0         0         0         0         0         0         4         0        18         8         0 
dram[9]:        96         6         0         0        12        16         8         0         0         0         0         0         8         4         0         0 
dram[10]:         8         4         8         4        45        22         0         0         0         0         0         0        32         0        18         9 
dram[11]:         0         0         0         0         0        22         0         0         0         0         0         0        22         8         6         0 
total dram writes = 1403
min_bank_accesses = 0!
chip skew: 190/34 = 5.59
average mf latency per bank:
dram[0]:      23544     39810     37841     28532    636599     56989     42514     59156    116825     68659     92794     59983     31282     23044     25697     27519
dram[1]:      16579     16047     14087     19724     23578     20818     30411     34674     33848     44540     50092     77969     26642     22788     39102     25417
dram[2]:      17381     13805     15129     19554     23146     34549     43825     43259     41151     58505     55469     28788     29486     18280     25525     32362
dram[3]:      15679     19172     28427     22326    114600    112960     57095     39262     63136     58184     50714     35111    163641    120824     66545     25297
dram[4]:      19947     30507     28389     31700     19535     37386     43954     64204     69141     70728     48598     50013     13809     21195     32512     52348
dram[5]:      29995     41463     30321     38833     23109     43003     38630     68043    239316    221260     78050    116492     39450     34917     26388     33083
dram[6]:      15319     17419     23700     22119     55772     25621     25765     25055     74390     59401     41105     30927     62594     99675     20635     44992
dram[7]:      17452     25892     15443     21946     47368    137901     92118     48092    104065    139718     64601     43595     46226    100108     27882     32360
dram[8]:      55242     66376     68477    116149     50035     36042     23982     19540    327154    273911    211988    153475     24723     42928     14259     21205
dram[9]:      12670     30658     25335     18205     43597     39059     47765     34462    288967    103116     25342     29590     51422     77903     20853     27743
dram[10]:      38307     28901     21102     21375     20871     33587     20491     23849    152615     63799     39588     47447     19982     25289     15777     16597
dram[11]:     116349     52320     89171     69770    175691     33819     53780     85928    236410    189805    124556    368841     39700     38018     41813     26827
maximum mf latency per bank:
dram[0]:       1915      1812      1832      1825      1881      1820      1795      1811      1835      1873      1813      1858      1804      1826      1787      1787
dram[1]:       1315      1273      1259      1332      1279      1298      1338      1351      1305      1304      1359      1268      1271      1358      1299      1332
dram[2]:       1351      1376      1252      1330      1354      1349      1349      1359      1400      1386      1353      1335      1258      1296      1287      1389
dram[3]:       1342      1365      1362      1240      1298      1300      1357      1333      1365      1341      1347      1359      1234      1333      1322      1310
dram[4]:       1294      1382      1332      1361      1322      1323      1308      1255      1302      1331      1361      1320      1345      1273      1266      1342
dram[5]:       1302      1347      1358      1324      1294      1260      1337      1357      1322      1330      1311      1270      1304      1299      1311      1319
dram[6]:       1383      1338      1316      1280      1245      1344      1355      1317      1356      1359      1328      1338      1299      1263      1302      1362
dram[7]:       1330      1323      1289      1333      1337      1337      1358      1345      1317      1275      1421      1345      1338      1277      1291      1281
dram[8]:       1340      1322      1218      1319      1285      1321      1334      1316      1304      1354      1273      1325      1318      1319      1321      1354
dram[9]:       1346      1326      1295      1320      1337      1272      1359      1332      1307      1380      1266      1281      1262      1281      1346      1281
dram[10]:       1325      1338      1353      1368      1320      1317      1354      1323      1303      1333      1290      1275      1346      1379      1302      1258
dram[11]:       1266      1316      1284      1355      1277      1342      1335      1336      1282      1268      1322      1347      1284      1304      1318      1284
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=416609 n_nop=412928 n_act=746 n_pre=730 n_ref_event=0 n_req=2122 n_rd=2082 n_rd_L2_A=0 n_write=0 n_wr_bk=128 bw_util=0.01061
n_activity=46665 dram_eff=0.09472
bk0: 202a 413966i bk1: 124a 415267i bk2: 127a 414799i bk3: 146a 414682i bk4: 81a 415834i bk5: 82a 415248i bk6: 125a 415317i bk7: 129a 414877i bk8: 144a 414771i bk9: 197a 414576i bk10: 78a 415818i bk11: 99a 415324i bk12: 132a 414451i bk13: 161a 414275i bk14: 133a 414476i bk15: 122a 414515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.655514
Row_Buffer_Locality_read = 0.665706
Row_Buffer_Locality_write = 0.125000
Bank_Level_Parallism = 1.145018
Bank_Level_Parallism_Col = 1.077576
Bank_Level_Parallism_Ready = 1.014447
write_to_read_ratio_blp_rw_average = 0.062897
GrpLevelPara = 1.063666 

BW Util details:
bwutil = 0.010609 
total_CMD = 416609 
util_bw = 4420 
Wasted_Col = 12441 
Wasted_Row = 9540 
Idle = 390208 

BW Util Bottlenecks: 
RCDc_limit = 10939 
RCDWRc_limit = 273 
WTRc_limit = 133 
RTWc_limit = 416 
CCDLc_limit = 1663 
rwq = 0 
CCDLc_limit_alone = 1661 
WTRc_limit_alone = 133 
RTWc_limit_alone = 414 

Commands details: 
total_CMD = 416609 
n_nop = 412928 
Read = 2082 
Write = 0 
L2_Alloc = 0 
L2_WB = 128 
n_act = 746 
n_pre = 730 
n_ref = 0 
n_req = 2122 
total_req = 2210 

Dual Bus Interface Util: 
issued_total_row = 1476 
issued_total_col = 2210 
Row_Bus_Util =  0.003543 
CoL_Bus_Util = 0.005305 
Either_Row_CoL_Bus_Util = 0.008836 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.001358 
queue_avg = 0.035631 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0356305
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=416609 n_nop=412248 n_act=858 n_pre=842 n_ref_event=0 n_req=2541 n_rd=2483 n_rd_L2_A=0 n_write=0 n_wr_bk=190 bw_util=0.01283
n_activity=50915 dram_eff=0.105
bk0: 242a 413249i bk1: 222a 413828i bk2: 212a 413980i bk3: 142a 414478i bk4: 172a 413717i bk5: 152a 414734i bk6: 154a 414968i bk7: 98a 415123i bk8: 286a 413538i bk9: 217a 413781i bk10: 110a 415382i bk11: 85a 415482i bk12: 128a 414724i bk13: 136a 414642i bk14: 43a 415930i bk15: 84a 415381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.667454
Row_Buffer_Locality_read = 0.676198
Row_Buffer_Locality_write = 0.293103
Bank_Level_Parallism = 1.200704
Bank_Level_Parallism_Col = 1.111220
Bank_Level_Parallism_Ready = 1.020477
write_to_read_ratio_blp_rw_average = 0.072259
GrpLevelPara = 1.086044 

BW Util details:
bwutil = 0.012832 
total_CMD = 416609 
util_bw = 5346 
Wasted_Col = 14174 
Wasted_Row = 10443 
Idle = 386646 

BW Util Bottlenecks: 
RCDc_limit = 12340 
RCDWRc_limit = 319 
WTRc_limit = 382 
RTWc_limit = 611 
CCDLc_limit = 2154 
rwq = 0 
CCDLc_limit_alone = 2100 
WTRc_limit_alone = 366 
RTWc_limit_alone = 573 

Commands details: 
total_CMD = 416609 
n_nop = 412248 
Read = 2483 
Write = 0 
L2_Alloc = 0 
L2_WB = 190 
n_act = 858 
n_pre = 842 
n_ref = 0 
n_req = 2541 
total_req = 2673 

Dual Bus Interface Util: 
issued_total_row = 1700 
issued_total_col = 2673 
Row_Bus_Util =  0.004081 
CoL_Bus_Util = 0.006416 
Either_Row_CoL_Bus_Util = 0.010468 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.002752 
queue_avg = 0.048554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0485539
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=416609 n_nop=412203 n_act=873 n_pre=857 n_ref_event=0 n_req=2573 n_rd=2525 n_rd_L2_A=0 n_write=0 n_wr_bk=157 bw_util=0.01288
n_activity=51805 dram_eff=0.1035
bk0: 226a 413691i bk1: 238a 413527i bk2: 197a 413554i bk3: 167a 414150i bk4: 135a 415032i bk5: 143a 415195i bk6: 99a 415391i bk7: 137a 415051i bk8: 249a 413754i bk9: 187a 413849i bk10: 100a 414806i bk11: 173a 414455i bk12: 93a 415232i bk13: 183a 414360i bk14: 103a 415008i bk15: 95a 415556i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666148
Row_Buffer_Locality_read = 0.672475
Row_Buffer_Locality_write = 0.333333
Bank_Level_Parallism = 1.195164
Bank_Level_Parallism_Col = 1.111599
Bank_Level_Parallism_Ready = 1.022584
write_to_read_ratio_blp_rw_average = 0.054449
GrpLevelPara = 1.094996 

BW Util details:
bwutil = 0.012875 
total_CMD = 416609 
util_bw = 5364 
Wasted_Col = 14343 
Wasted_Row = 10723 
Idle = 386179 

BW Util Bottlenecks: 
RCDc_limit = 12752 
RCDWRc_limit = 246 
WTRc_limit = 370 
RTWc_limit = 433 
CCDLc_limit = 2007 
rwq = 0 
CCDLc_limit_alone = 1971 
WTRc_limit_alone = 346 
RTWc_limit_alone = 421 

Commands details: 
total_CMD = 416609 
n_nop = 412203 
Read = 2525 
Write = 0 
L2_Alloc = 0 
L2_WB = 157 
n_act = 873 
n_pre = 857 
n_ref = 0 
n_req = 2573 
total_req = 2682 

Dual Bus Interface Util: 
issued_total_row = 1730 
issued_total_col = 2682 
Row_Bus_Util =  0.004153 
CoL_Bus_Util = 0.006438 
Either_Row_CoL_Bus_Util = 0.010576 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001362 
queue_avg = 0.049735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0497349
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=416609 n_nop=413411 n_act=642 n_pre=626 n_ref_event=0 n_req=1856 n_rd=1827 n_rd_L2_A=0 n_write=0 n_wr_bk=108 bw_util=0.009289
n_activity=40818 dram_eff=0.09481
bk0: 224a 413592i bk1: 178a 414144i bk2: 139a 414630i bk3: 152a 414394i bk4: 22a 416135i bk5: 23a 416247i bk6: 112a 415191i bk7: 118a 415323i bk8: 160a 414487i bk9: 183a 414561i bk10: 139a 414623i bk11: 163a 414295i bk12: 16a 416429i bk13: 19a 416430i bk14: 47a 416424i bk15: 132a 415052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.659483
Row_Buffer_Locality_read = 0.668309
Row_Buffer_Locality_write = 0.103448
Bank_Level_Parallism = 1.137636
Bank_Level_Parallism_Col = 1.072104
Bank_Level_Parallism_Ready = 1.006182
write_to_read_ratio_blp_rw_average = 0.051412
GrpLevelPara = 1.066063 

BW Util details:
bwutil = 0.009289 
total_CMD = 416609 
util_bw = 3870 
Wasted_Col = 10736 
Wasted_Row = 8382 
Idle = 393621 

BW Util Bottlenecks: 
RCDc_limit = 9508 
RCDWRc_limit = 218 
WTRc_limit = 162 
RTWc_limit = 221 
CCDLc_limit = 1414 
rwq = 0 
CCDLc_limit_alone = 1394 
WTRc_limit_alone = 146 
RTWc_limit_alone = 217 

Commands details: 
total_CMD = 416609 
n_nop = 413411 
Read = 1827 
Write = 0 
L2_Alloc = 0 
L2_WB = 108 
n_act = 642 
n_pre = 626 
n_ref = 0 
n_req = 1856 
total_req = 1935 

Dual Bus Interface Util: 
issued_total_row = 1268 
issued_total_col = 1935 
Row_Bus_Util =  0.003044 
CoL_Bus_Util = 0.004645 
Either_Row_CoL_Bus_Util = 0.007676 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.001563 
queue_avg = 0.034531 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0345312
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=416609 n_nop=413126 n_act=706 n_pre=690 n_ref_event=0 n_req=2027 n_rd=2002 n_rd_L2_A=0 n_write=0 n_wr_bk=90 bw_util=0.01004
n_activity=42657 dram_eff=0.09808
bk0: 159a 414338i bk1: 144a 415151i bk2: 117a 415027i bk3: 104a 415188i bk4: 169a 414831i bk5: 88a 415111i bk6: 102a 415461i bk7: 78a 415862i bk8: 150a 414625i bk9: 149a 414888i bk10: 107a 414728i bk11: 127a 414503i bk12: 244a 413657i bk13: 168a 414380i bk14: 53a 415808i bk15: 43a 415978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.658609
Row_Buffer_Locality_read = 0.663337
Row_Buffer_Locality_write = 0.280000
Bank_Level_Parallism = 1.154492
Bank_Level_Parallism_Col = 1.078189
Bank_Level_Parallism_Ready = 1.013372
write_to_read_ratio_blp_rw_average = 0.044309
GrpLevelPara = 1.066252 

BW Util details:
bwutil = 0.010043 
total_CMD = 416609 
util_bw = 4184 
Wasted_Col = 11719 
Wasted_Row = 8917 
Idle = 391789 

BW Util Bottlenecks: 
RCDc_limit = 10473 
RCDWRc_limit = 150 
WTRc_limit = 146 
RTWc_limit = 261 
CCDLc_limit = 1634 
rwq = 0 
CCDLc_limit_alone = 1616 
WTRc_limit_alone = 138 
RTWc_limit_alone = 251 

Commands details: 
total_CMD = 416609 
n_nop = 413126 
Read = 2002 
Write = 0 
L2_Alloc = 0 
L2_WB = 90 
n_act = 706 
n_pre = 690 
n_ref = 0 
n_req = 2027 
total_req = 2092 

Dual Bus Interface Util: 
issued_total_row = 1396 
issued_total_col = 2092 
Row_Bus_Util =  0.003351 
CoL_Bus_Util = 0.005021 
Either_Row_CoL_Bus_Util = 0.008360 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.001436 
queue_avg = 0.039195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.039195
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=416609 n_nop=414154 n_act=501 n_pre=485 n_ref_event=0 n_req=1424 n_rd=1406 n_rd_L2_A=0 n_write=0 n_wr_bk=65 bw_util=0.007062
n_activity=32273 dram_eff=0.09116
bk0: 115a 415469i bk1: 97a 415609i bk2: 93a 415213i bk3: 80a 415118i bk4: 137a 414656i bk5: 79a 415645i bk6: 138a 415213i bk7: 85a 415424i bk8: 45a 416020i bk9: 44a 416020i bk10: 61a 415709i bk11: 46a 415841i bk12: 87a 415296i bk13: 70a 415728i bk14: 104a 415092i bk15: 125a 415262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.659410
Row_Buffer_Locality_read = 0.665007
Row_Buffer_Locality_write = 0.222222
Bank_Level_Parallism = 1.110831
Bank_Level_Parallism_Col = 1.063506
Bank_Level_Parallism_Ready = 1.010847
write_to_read_ratio_blp_rw_average = 0.044012
GrpLevelPara = 1.052190 

BW Util details:
bwutil = 0.007062 
total_CMD = 416609 
util_bw = 2942 
Wasted_Col = 8572 
Wasted_Row = 6654 
Idle = 398441 

BW Util Bottlenecks: 
RCDc_limit = 7525 
RCDWRc_limit = 106 
WTRc_limit = 93 
RTWc_limit = 191 
CCDLc_limit = 1196 
rwq = 0 
CCDLc_limit_alone = 1182 
WTRc_limit_alone = 93 
RTWc_limit_alone = 177 

Commands details: 
total_CMD = 416609 
n_nop = 414154 
Read = 1406 
Write = 0 
L2_Alloc = 0 
L2_WB = 65 
n_act = 501 
n_pre = 485 
n_ref = 0 
n_req = 1424 
total_req = 1471 

Dual Bus Interface Util: 
issued_total_row = 986 
issued_total_col = 1471 
Row_Bus_Util =  0.002367 
CoL_Bus_Util = 0.003531 
Either_Row_CoL_Bus_Util = 0.005893 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000815 
queue_avg = 0.028254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0282543
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=416609 n_nop=412793 n_act=739 n_pre=723 n_ref_event=0 n_req=2262 n_rd=2218 n_rd_L2_A=0 n_write=0 n_wr_bk=147 bw_util=0.01135
n_activity=45936 dram_eff=0.103
bk0: 273a 413149i bk1: 254a 413672i bk2: 126a 414696i bk3: 144a 414641i bk4: 57a 416132i bk5: 94a 415725i bk6: 212a 414340i bk7: 231a 413817i bk8: 155a 414435i bk9: 178a 413752i bk10: 82a 415602i bk11: 112a 414950i bk12: 40a 416182i bk13: 22a 416320i bk14: 171a 414464i bk15: 67a 415775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.678603
Row_Buffer_Locality_read = 0.688458
Row_Buffer_Locality_write = 0.181818
Bank_Level_Parallism = 1.164215
Bank_Level_Parallism_Col = 1.087373
Bank_Level_Parallism_Ready = 1.014749
write_to_read_ratio_blp_rw_average = 0.067085
GrpLevelPara = 1.075154 

BW Util details:
bwutil = 0.011354 
total_CMD = 416609 
util_bw = 4730 
Wasted_Col = 12445 
Wasted_Row = 9426 
Idle = 390008 

BW Util Bottlenecks: 
RCDc_limit = 10726 
RCDWRc_limit = 281 
WTRc_limit = 277 
RTWc_limit = 494 
CCDLc_limit = 1830 
rwq = 0 
CCDLc_limit_alone = 1808 
WTRc_limit_alone = 263 
RTWc_limit_alone = 486 

Commands details: 
total_CMD = 416609 
n_nop = 412793 
Read = 2218 
Write = 0 
L2_Alloc = 0 
L2_WB = 147 
n_act = 739 
n_pre = 723 
n_ref = 0 
n_req = 2262 
total_req = 2365 

Dual Bus Interface Util: 
issued_total_row = 1462 
issued_total_col = 2365 
Row_Bus_Util =  0.003509 
CoL_Bus_Util = 0.005677 
Either_Row_CoL_Bus_Util = 0.009160 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.002883 
queue_avg = 0.042047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0420466
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=416609 n_nop=413563 n_act=608 n_pre=592 n_ref_event=0 n_req=1761 n_rd=1727 n_rd_L2_A=0 n_write=0 n_wr_bk=126 bw_util=0.008896
n_activity=37927 dram_eff=0.09771
bk0: 212a 413820i bk1: 137a 414329i bk2: 221a 413974i bk3: 140a 414781i bk4: 86a 416129i bk5: 21a 416138i bk6: 52a 415953i bk7: 102a 415047i bk8: 101a 415448i bk9: 87a 415818i bk10: 136a 414184i bk11: 119a 414884i bk12: 50a 415751i bk13: 25a 416542i bk14: 137a 414806i bk15: 101a 415226i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.661556
Row_Buffer_Locality_read = 0.672264
Row_Buffer_Locality_write = 0.117647
Bank_Level_Parallism = 1.152542
Bank_Level_Parallism_Col = 1.079245
Bank_Level_Parallism_Ready = 1.011278
write_to_read_ratio_blp_rw_average = 0.071310
GrpLevelPara = 1.068487 

BW Util details:
bwutil = 0.008896 
total_CMD = 416609 
util_bw = 3706 
Wasted_Col = 10299 
Wasted_Row = 7792 
Idle = 394812 

BW Util Bottlenecks: 
RCDc_limit = 8908 
RCDWRc_limit = 241 
WTRc_limit = 147 
RTWc_limit = 437 
CCDLc_limit = 1460 
rwq = 0 
CCDLc_limit_alone = 1440 
WTRc_limit_alone = 145 
RTWc_limit_alone = 419 

Commands details: 
total_CMD = 416609 
n_nop = 413563 
Read = 1727 
Write = 0 
L2_Alloc = 0 
L2_WB = 126 
n_act = 608 
n_pre = 592 
n_ref = 0 
n_req = 1761 
total_req = 1853 

Dual Bus Interface Util: 
issued_total_row = 1200 
issued_total_col = 1853 
Row_Bus_Util =  0.002880 
CoL_Bus_Util = 0.004448 
Either_Row_CoL_Bus_Util = 0.007311 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.002298 
queue_avg = 0.031651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0316508
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=416609 n_nop=414081 n_act=508 n_pre=492 n_ref_event=0 n_req=1506 n_rd=1497 n_rd_L2_A=0 n_write=0 n_wr_bk=34 bw_util=0.00735
n_activity=33383 dram_eff=0.09172
bk0: 76a 415550i bk1: 63a 415695i bk2: 40a 416275i bk3: 36a 416321i bk4: 92a 415876i bk5: 102a 415821i bk6: 204a 413993i bk7: 216a 413430i bk8: 36a 416004i bk9: 59a 415796i bk10: 18a 416555i bk11: 26a 416143i bk12: 116a 415609i bk13: 65a 415518i bk14: 196a 414033i bk15: 152a 414706i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.669987
Row_Buffer_Locality_read = 0.674015
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.112964
Bank_Level_Parallism_Col = 1.060436
Bank_Level_Parallism_Ready = 1.009126
write_to_read_ratio_blp_rw_average = 0.022946
GrpLevelPara = 1.047759 

BW Util details:
bwutil = 0.007350 
total_CMD = 416609 
util_bw = 3062 
Wasted_Col = 8508 
Wasted_Row = 6751 
Idle = 398288 

BW Util Bottlenecks: 
RCDc_limit = 7696 
RCDWRc_limit = 76 
WTRc_limit = 32 
RTWc_limit = 97 
CCDLc_limit = 1094 
rwq = 0 
CCDLc_limit_alone = 1094 
WTRc_limit_alone = 32 
RTWc_limit_alone = 97 

Commands details: 
total_CMD = 416609 
n_nop = 414081 
Read = 1497 
Write = 0 
L2_Alloc = 0 
L2_WB = 34 
n_act = 508 
n_pre = 492 
n_ref = 0 
n_req = 1506 
total_req = 1531 

Dual Bus Interface Util: 
issued_total_row = 1000 
issued_total_col = 1531 
Row_Bus_Util =  0.002400 
CoL_Bus_Util = 0.003675 
Either_Row_CoL_Bus_Util = 0.006068 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.001187 
queue_avg = 0.025844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0258444
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=416609 n_nop=413051 n_act=698 n_pre=682 n_ref_event=0 n_req=2084 n_rd=2031 n_rd_L2_A=0 n_write=0 n_wr_bk=150 bw_util=0.01047
n_activity=44070 dram_eff=0.09898
bk0: 193a 413948i bk1: 109a 415177i bk2: 140a 414772i bk3: 186a 414438i bk4: 90a 415538i bk5: 78a 415794i bk6: 109a 415128i bk7: 162a 414253i bk8: 34a 416208i bk9: 99a 415135i bk10: 213a 414094i bk11: 258a 413324i bk12: 52a 416102i bk13: 46a 416105i bk14: 178a 414056i bk15: 84a 415606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.671305
Row_Buffer_Locality_read = 0.677006
Row_Buffer_Locality_write = 0.452830
Bank_Level_Parallism = 1.150770
Bank_Level_Parallism_Col = 1.077898
Bank_Level_Parallism_Ready = 1.007309
write_to_read_ratio_blp_rw_average = 0.066881
GrpLevelPara = 1.065925 

BW Util details:
bwutil = 0.010470 
total_CMD = 416609 
util_bw = 4362 
Wasted_Col = 11733 
Wasted_Row = 8914 
Idle = 391600 

BW Util Bottlenecks: 
RCDc_limit = 10261 
RCDWRc_limit = 232 
WTRc_limit = 248 
RTWc_limit = 410 
CCDLc_limit = 1621 
rwq = 0 
CCDLc_limit_alone = 1607 
WTRc_limit_alone = 246 
RTWc_limit_alone = 398 

Commands details: 
total_CMD = 416609 
n_nop = 413051 
Read = 2031 
Write = 0 
L2_Alloc = 0 
L2_WB = 150 
n_act = 698 
n_pre = 682 
n_ref = 0 
n_req = 2084 
total_req = 2181 

Dual Bus Interface Util: 
issued_total_row = 1380 
issued_total_col = 2181 
Row_Bus_Util =  0.003312 
CoL_Bus_Util = 0.005235 
Either_Row_CoL_Bus_Util = 0.008540 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000843 
queue_avg = 0.035129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0351289
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=416609 n_nop=412050 n_act=904 n_pre=888 n_ref_event=0 n_req=2678 n_rd=2632 n_rd_L2_A=0 n_write=0 n_wr_bk=150 bw_util=0.01336
n_activity=52108 dram_eff=0.1068
bk0: 110a 414982i bk1: 135a 415133i bk2: 191a 414565i bk3: 161a 414820i bk4: 172a 413757i bk5: 92a 415259i bk6: 311a 412752i bk7: 186a 414112i bk8: 83a 415180i bk9: 157a 415376i bk10: 144a 414996i bk11: 177a 414275i bk12: 157a 413750i bk13: 127a 415109i bk14: 210a 413527i bk15: 219a 413857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.667289
Row_Buffer_Locality_read = 0.675532
Row_Buffer_Locality_write = 0.195652
Bank_Level_Parallism = 1.206366
Bank_Level_Parallism_Col = 1.108127
Bank_Level_Parallism_Ready = 1.020379
write_to_read_ratio_blp_rw_average = 0.056416
GrpLevelPara = 1.091289 

BW Util details:
bwutil = 0.013355 
total_CMD = 416609 
util_bw = 5564 
Wasted_Col = 14776 
Wasted_Row = 10800 
Idle = 385469 

BW Util Bottlenecks: 
RCDc_limit = 13135 
RCDWRc_limit = 290 
WTRc_limit = 239 
RTWc_limit = 444 
CCDLc_limit = 2143 
rwq = 0 
CCDLc_limit_alone = 2114 
WTRc_limit_alone = 228 
RTWc_limit_alone = 426 

Commands details: 
total_CMD = 416609 
n_nop = 412050 
Read = 2632 
Write = 0 
L2_Alloc = 0 
L2_WB = 150 
n_act = 904 
n_pre = 888 
n_ref = 0 
n_req = 2678 
total_req = 2782 

Dual Bus Interface Util: 
issued_total_row = 1792 
issued_total_col = 2782 
Row_Bus_Util =  0.004301 
CoL_Bus_Util = 0.006678 
Either_Row_CoL_Bus_Util = 0.010943 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.003290 
queue_avg = 0.051197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0511967
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=416609 n_nop=415009 n_act=332 n_pre=316 n_ref_event=0 n_req=913 n_rd=896 n_rd_L2_A=0 n_write=0 n_wr_bk=58 bw_util=0.00458
n_activity=21365 dram_eff=0.0893
bk0: 23a 416163i bk1: 64a 415943i bk2: 39a 416303i bk3: 53a 416260i bk4: 13a 416611i bk5: 88a 414931i bk6: 85a 415548i bk7: 60a 415521i bk8: 37a 416171i bk9: 46a 415899i bk10: 51a 416353i bk11: 14a 416573i bk12: 56a 415544i bk13: 74a 415368i bk14: 76a 415403i bk15: 117a 415026i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.649507
Row_Buffer_Locality_read = 0.661830
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.132929
Bank_Level_Parallism_Col = 1.068664
Bank_Level_Parallism_Ready = 1.010427
write_to_read_ratio_blp_rw_average = 0.066707
GrpLevelPara = 1.065803 

BW Util details:
bwutil = 0.004580 
total_CMD = 416609 
util_bw = 1908 
Wasted_Col = 5580 
Wasted_Row = 4253 
Idle = 404868 

BW Util Bottlenecks: 
RCDc_limit = 4903 
RCDWRc_limit = 141 
WTRc_limit = 0 
RTWc_limit = 176 
CCDLc_limit = 708 
rwq = 0 
CCDLc_limit_alone = 704 
WTRc_limit_alone = 0 
RTWc_limit_alone = 172 

Commands details: 
total_CMD = 416609 
n_nop = 415009 
Read = 896 
Write = 0 
L2_Alloc = 0 
L2_WB = 58 
n_act = 332 
n_pre = 316 
n_ref = 0 
n_req = 913 
total_req = 954 

Dual Bus Interface Util: 
issued_total_row = 648 
issued_total_col = 954 
Row_Bus_Util =  0.001555 
CoL_Bus_Util = 0.002290 
Either_Row_CoL_Bus_Util = 0.003841 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.001250 
queue_avg = 0.017038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0170376

========= L2 cache stats =========
L2_cache_bank[0]: Access = 59700, Miss = 1318, Miss_rate = 0.022, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[1]: Access = 108021, Miss = 922, Miss_rate = 0.009, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[2]: Access = 60242, Miss = 1821, Miss_rate = 0.030, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[3]: Access = 56289, Miss = 1035, Miss_rate = 0.018, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[4]: Access = 63583, Miss = 1555, Miss_rate = 0.024, Pending_hits = 206, Reservation_fails = 0
L2_cache_bank[5]: Access = 59917, Miss = 1190, Miss_rate = 0.020, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[6]: Access = 63273, Miss = 1003, Miss_rate = 0.016, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[7]: Access = 63038, Miss = 1075, Miss_rate = 0.017, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[8]: Access = 66512, Miss = 1189, Miss_rate = 0.018, Pending_hits = 102, Reservation_fails = 0
L2_cache_bank[9]: Access = 52525, Miss = 1018, Miss_rate = 0.019, Pending_hits = 80, Reservation_fails = 0
L2_cache_bank[10]: Access = 55686, Miss = 680, Miss_rate = 0.012, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[11]: Access = 63765, Miss = 855, Miss_rate = 0.013, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[12]: Access = 57684, Miss = 1257, Miss_rate = 0.022, Pending_hits = 94, Reservation_fails = 0
L2_cache_bank[13]: Access = 62314, Miss = 1497, Miss_rate = 0.024, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[14]: Access = 58906, Miss = 562, Miss_rate = 0.010, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[15]: Access = 66940, Miss = 1291, Miss_rate = 0.019, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[16]: Access = 63239, Miss = 900, Miss_rate = 0.014, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[17]: Access = 62653, Miss = 622, Miss_rate = 0.010, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[18]: Access = 66367, Miss = 1698, Miss_rate = 0.026, Pending_hits = 209, Reservation_fails = 0
L2_cache_bank[19]: Access = 55785, Miss = 670, Miss_rate = 0.012, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[20]: Access = 66303, Miss = 1880, Miss_rate = 0.028, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[21]: Access = 65981, Miss = 1047, Miss_rate = 0.016, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[22]: Access = 58582, Miss = 868, Miss_rate = 0.015, Pending_hits = 73, Reservation_fails = 0
L2_cache_bank[23]: Access = 51525, Miss = 147, Miss_rate = 0.003, Pending_hits = 7, Reservation_fails = 0
L2_total_cache_accesses = 1508830
L2_total_cache_misses = 26100
L2_total_cache_miss_rate = 0.0173
L2_total_cache_pending_hits = 2340
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1155862
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2327
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8408
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 14918
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 324528
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 234
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2540
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1181515
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 327315
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.261
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1508830
icnt_total_pkts_simt_to_mem=1508830
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 126.914
	minimum = 5
	maximum = 592
Network latency average = 57.7196
	minimum = 5
	maximum = 208
Slowest packet = 2787214
Flit latency average = 57.7196
	minimum = 5
	maximum = 208
Slowest flit = 2805510
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.261129
	minimum = 0.211686 (at node 10)
	maximum = 0.339991 (at node 43)
Accepted packet rate average = 0.261129
	minimum = 0.211686 (at node 10)
	maximum = 0.339991 (at node 43)
Injected flit rate average = 0.261129
	minimum = 0.211686 (at node 10)
	maximum = 0.339991 (at node 43)
Accepted flit rate average= 0.261129
	minimum = 0.211686 (at node 10)
	maximum = 0.339991 (at node 43)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 103.543 (8 samples)
	minimum = 5 (8 samples)
	maximum = 484.875 (8 samples)
Network latency average = 35.1107 (8 samples)
	minimum = 5 (8 samples)
	maximum = 237.75 (8 samples)
Flit latency average = 35.1107 (8 samples)
	minimum = 5 (8 samples)
	maximum = 237.75 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.151245 (8 samples)
	minimum = 0.111761 (8 samples)
	maximum = 0.290821 (8 samples)
Accepted packet rate average = 0.151245 (8 samples)
	minimum = 0.111761 (8 samples)
	maximum = 0.290821 (8 samples)
Injected flit rate average = 0.151245 (8 samples)
	minimum = 0.111761 (8 samples)
	maximum = 0.290821 (8 samples)
Accepted flit rate average = 0.151245 (8 samples)
	minimum = 0.111761 (8 samples)
	maximum = 0.290821 (8 samples)
Injected packet size average = 1 (8 samples)
Accepted packet size average = 1 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 44 sec (404 sec)
gpgpu_simulation_rate = 41807 (inst/sec)
gpgpu_simulation_rate = 584 (cycle/sec)
gpgpu_silicon_slowdown = 2426369x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f272b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f272b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f272a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f272a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f27298..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f27290..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb4f27360..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 8990
gpu_sim_insn = 1250335
gpu_ipc =     139.0806
gpu_tot_sim_cycle = 245130
gpu_tot_sim_insn = 18140372
gpu_tot_ipc =      74.0031
gpu_tot_issued_cta = 2304
gpu_occupancy = 31.1803% 
gpu_tot_occupancy = 68.7894% 
max_total_param_size = 0
gpu_stall_dramfull = 21006
gpu_stall_icnt2sh    = 17275
partiton_level_parallism =       0.3410
partiton_level_parallism_total  =       6.1677
partiton_level_parallism_util =       3.1772
partiton_level_parallism_util_total  =       9.8210
L2_BW  =      15.4644 GB/Sec
L2_BW_total  =     279.6696 GB/Sec
gpu_total_sim_rate=44030

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 2304, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1315, 1043, 1082, 1438, 1193, 1113, 1110, 1143, 1528, 1138, 1295, 1203, 1237, 1133, 1138, 1070, 789, 882, 962, 928, 985, 903, 1125, 1024, 1175, 1272, 1373, 1207, 1379, 907, 1070, 922, 1084, 1036, 939, 1005, 1057, 1004, 1166, 942, 975, 715, 963, 749, 1061, 974, 874, 1094, 858, 985, 852, 827, 908, 1122, 1050, 960, 1051, 946, 759, 929, 861, 782, 963, 1071, 
gpgpu_n_tot_thrd_icount = 56389376
gpgpu_n_tot_w_icount = 1762168
gpgpu_n_stall_shd_mem = 2031467
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1184313
gpgpu_n_mem_write_global = 327583
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1934007
gpgpu_n_store_insn = 533645
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4128768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1046544
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4997325	W0_Idle:1395982	W0_Scoreboard:9880992	W1:407738	W2:198680	W3:141283	W4:116254	W5:99907	W6:77557	W7:57169	W8:45399	W9:31740	W10:21619	W11:16714	W12:13497	W13:12852	W14:12619	W15:13756	W16:15155	W17:18414	W18:18647	W19:19289	W20:17664	W21:12418	W22:11935	W23:7238	W24:3245	W25:1705	W26:627	W27:308	W28:99	W29:0	W30:0	W31:0	W32:368640
single_issue_nums: WS0:394830	WS1:393079	WS2:396307	WS3:397322	
dual_issue_nums: WS0:22502	WS1:22570	WS2:22593	WS3:22650	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9474504 {8:1184313,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13103320 {40:327583,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47372520 {40:1184313,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2620664 {8:327583,}
maxmflatency = 1915 
max_icnt2mem_latency = 1360 
maxmrqlatency = 102 
max_icnt2sh_latency = 643 
averagemflatency = 675 
avg_icnt2mem_latency = 512 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 36 
mrq_lat_table:17175 	239 	246 	1680 	4323 	95 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	281622 	205411 	901520 	123343 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	88525 	79955 	35864 	38582 	58368 	117508 	184350 	892365 	16379 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	464593 	679934 	188225 	55334 	23235 	15494 	80835 	4246 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	164 	65 	166 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        12        17        19         9        12         9        14        18        17        17         9        13         9         9 
dram[1]:        17        18        20        15         8        12        14        10        15        19        22        13         8         8        16        17 
dram[2]:        16        16        12        12        14        14        13        15        15        12        11        12        13        24         9        13 
dram[3]:        15        14        12        12         7         6         9        14        15        17        10        11         6        11         8        15 
dram[4]:        12        16        10        12        15         9        11        15        13        13         7        10        16         9         9         8 
dram[5]:        10        20         7         7        11        11        27        19         8         8         5         4         9         8        17        15 
dram[6]:        16        21        19        19        25        28        16        14        14        11        11        18        10         8        14         7 
dram[7]:        18        11        12        13        41         6        10        10        12        22         6        11         9         4        15        13 
dram[8]:         9        11        19        10        32        18        20        13         5         6         0         4        19         7        16        13 
dram[9]:        17        15        10        14        19        30        14        24        13         8        14        19        29        11        14        12 
dram[10]:        17        11        19        19        12        12        17        10         8        25        17        20         5        14         9        13 
dram[11]:         4        14        18        26         0         7        11         6        10         5         4         4         8        10         8         9 
maximum service time to same row:
dram[0]:     10509     15239     14424     17583     40963     14431     12091      7184     11168      7375     15673     12919     18486      6810     23646     32396 
dram[1]:     11426     10086     15509     13798     17504      9752     11825      6908      6425     11910     15514     14654      6764     15848     39774     20190 
dram[2]:     12282      6073     13919     27149     14196     21446     15687     17975      6531      6667     14881     12421     23258     12049     18054     10008 
dram[3]:      9488     10887     13731     14919     48994     49015     12417     13220      6463      6334     12347     18832     30758     45816      8141     10964 
dram[4]:     23953      8293     10032     26108     17326     14271     13847      7035     29766     19413     18289     14471      6060      5861     37917     46081 
dram[5]:     22570     12053     14600     12805     12223     15587     14984     16547     15259     11892     12946      8417     24393     32298     15594     23325 
dram[6]:      8917      9650     26100     13544     37110     29751      6595      6558     10960      6514     26651     13252     36311     44518      8214      9818 
dram[7]:     22176     17166      8037     17361     30570     14873     11913     24348      9631     13408      8254     10425     11811     15448      8021      7307 
dram[8]:      9366     11454     45189     44534     32375     29912      6342     13160     20141      7509      8611     11274     12660      9278     10520     11829 
dram[9]:     16134     15232     12454     15709     29600     39303     16166      7641     25742     19759      7066      6409     20534     12548      8193     17237 
dram[10]:     20184     38193     24051     27907     12022     18745      7310      5996     17534      6315     10000     10348      6546      9866     13269      8995 
dram[11]:     26298     40506     42662     30685         0     20886     15380     10590     16345     15181      6204      7979     29997     10245     12245     13886 
average row accesses per activate:
dram[0]:  2.845070  3.542857  2.750000  3.208333  3.904762  2.457143  3.500000  2.744681  2.823529  3.648148  4.157895  2.861111  2.250000  2.546875  2.464286  2.509434 
dram[1]:  2.634409  3.000000  3.900000  2.867924  2.351351  3.208333  3.756098  2.631579  3.530864  3.013889  3.827586  2.741935  2.500000  2.705882  3.571429  2.617647 
dram[2]:  2.974026  2.833333  2.740260  3.142857  3.461539  3.891892  3.000000  3.261905  3.192308  2.527027  2.568182  3.240741  2.567568  3.101695  2.547619  3.555556 
dram[3]:  2.804878  2.784615  2.730769  2.872727  2.777778  2.888889  2.666667  3.470588  2.683333  3.267857  2.725490  2.733333  5.666667  5.500000  7.833333  2.933333 
dram[4]:  2.612903  3.891892  2.659091  3.000000  3.520833  2.095238  3.586207  3.900000  2.727273  3.125000  2.156863  2.407408  3.141026  2.896552  4.066667  2.812500 
dram[5]:  3.833333  4.166667  2.500000  1.975610  2.958333  3.160000  3.833333  2.656250  3.000000  2.750000  2.440000  2.238095  2.351351  3.318182  2.675000  3.571429 
dram[6]:  2.854167  3.386667  3.214286  3.255319  6.100000  4.347826  3.328125  3.039474  2.719298  2.405406  3.565217  2.951220  5.375000  3.125000  2.850000  2.791667 
dram[7]:  3.188406  2.526316  3.476923  3.021277 11.000000  2.400000  2.736842  2.266667  3.258065  3.954545  2.090909  2.531915  2.800000 25.000000  2.603774  2.657895 
dram[8]:  2.923077  2.560000  5.000000  4.500000  4.650000  4.636364  2.684211  2.511628  2.769231  2.950000 18.000000  1.928571  4.000000  2.333333  2.828571  3.040000 
dram[9]:  3.725806  3.000000  2.800000  3.206897  3.720000  4.150000  2.731707  2.432836  3.400000  2.357143  3.179105  2.965517  6.000000  3.357143  2.472222  3.230769 
dram[10]:  2.731707  3.777778  3.784314  3.521739  2.547945  3.030303  2.990385  2.906250  2.243243  5.064516  3.200000  2.681818  2.226667  3.256410  2.687500  3.200000 
dram[11]:  2.300000  3.764706  5.571429  5.300000       inf  2.000000  2.931035  2.068965  3.363636  2.421053 10.200000  7.000000  2.423077  2.171429  2.516129  2.785714 
average row locality = 23764/7972 = 2.980933
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       202       124       127       146        82        82       126       129       144       197        78        99       132       161       133       123 
dram[1]:       242       222       212       142       172       152       154        98       286       217       110        85       128       136        43        84 
dram[2]:       226       238       197       167       135       143        99       137       249       187       100       173        94       183       103        95 
dram[3]:       224       178       139       152        22        23       112       118       161       183       139       163        16        19        47       132 
dram[4]:       159       144       117       104       169        88       102        78       150       150       107       127       245       168        53        43 
dram[5]:       115        97        93        80       137        79       138        85        45        44        61        46        87        70       104       125 
dram[6]:       273       254       126       144        57        94       213       231       155       178        82       112        40        22       171        67 
dram[7]:       212       137       221       140        86        21        52       102       101        87       136       119        50        25       138       101 
dram[8]:        76        64        40        36        92       102       204       216        36        59        18        26       116        65       196       152 
dram[9]:       193       109       140       186        90        78       110       163        34        99       213       258        52        46       178        84 
dram[10]:       110       135       191       161       172        92       311       186        83       157       144       177       157       127       210       221 
dram[11]:        23        64        39        53        13        88        85        60        37        46        51        14        56        74        76       117 
total dram reads = 23340
bank skew: 311/13 = 23.92
chip skew: 2634/896 = 2.94
number of total write accesses:
dram[0]:         0         0        14        28         0        13         0         0         0         0         4        15        12         6        12        32 
dram[1]:        11         0        65        28         6         8         0         8         0         0         4         0         8         8        26        18 
dram[2]:        12         0        46        26         0         4         0         0         0         0        40         8         4         0        13         4 
dram[3]:        23        12         9        21        11        12         0         0         0         0         0         4         4        12         0         0 
dram[4]:         9         0         0        16         0         0         8         0         0         0        10        12         0         0        27         8 
dram[5]:         0        11         8         3        19         0         0         0         0         0         0         4         0        10        10         0 
dram[6]:         4         0        30        27        16        21         0         0         0         0         0        26        11        12         0         0 
dram[7]:        30        28        17         7         6        12         0         0         0         0         7         0        23         0         0         0 
dram[8]:         0         0         0         0         4         0         0         0         0         0         0         4         0        18         8         0 
dram[9]:        96         6         0         0        12        16         8         0         0         0         0         0         8         4         0         0 
dram[10]:         8         4         8         4        45        22         0         0         0         0         0         0        32         0        18         9 
dram[11]:         0         0         0         0         0        22         0         0         0         0         0         0        22         8         6         0 
total dram writes = 1415
min_bank_accesses = 0!
chip skew: 190/34 = 5.59
average mf latency per bank:
dram[0]:      23546     39811     37843     28534    628883     57034     42221     59264    116837     68668     92797     59988     30414     23045     25697     26636
dram[1]:      16579     16050     14090     19724     23595     20834     30467     34721     33853     44547     50100     77975     26643     22789     39102     25422
dram[2]:      17382     13808     15130     19556     23148     34590     43911     43341     41161     58516     55475     28789     29191     18280     25526     32366
dram[3]:      15680     19176     28427     22329    114720    113050     57214     39340     62758     58196     50717     35113    163668    120833     66553     25301
dram[4]:      19951     30516     28390     31706     19556     37418     44048     64314     69156     70271     48605     50015     13757     21196     32512     52348
dram[5]:      29997     41466     30321     38838     23128     43039     38695     68173    239383    221306     78056    116503     39450     34919     26392     33090
dram[6]:      15322     17421     23704     22121     55841     25651     25694     25106     74405     59424     41110     30934     62594     99675     20638     44996
dram[7]:      17454     25895     15444     21952     47423    138084     92296     48188    104085    139737     64608     43597     43696    100108     27687     32360
dram[8]:      55249     65358     68477    116149     50087     36069     24025     19571    327229    273971    212041    153489     24726     42931     14259     21211
dram[9]:      12671     30663     25336     18210     43625     39096     47458     34316    289055    103127     25346     29591     51428     77914     20856     27747
dram[10]:      38309     28903     21103     21378     20896     33606     20530     23891    152637     63809     39595     47447     19982     25290     15783     16457
dram[11]:     116349     52324     89178     69788    175786     33858     53881     86096    236439    189838    124559    368919     39700     38018     41818     26827
maximum mf latency per bank:
dram[0]:       1915      1812      1832      1825      1881      1820      1795      1811      1835      1873      1813      1858      1804      1826      1787      1787
dram[1]:       1315      1273      1259      1332      1279      1298      1338      1351      1305      1304      1359      1268      1271      1358      1299      1332
dram[2]:       1351      1376      1252      1330      1354      1349      1349      1359      1400      1386      1353      1335      1258      1296      1287      1389
dram[3]:       1342      1365      1362      1240      1298      1300      1357      1333      1365      1341      1347      1359      1234      1333      1322      1310
dram[4]:       1294      1382      1332      1361      1322      1323      1308      1255      1302      1331      1361      1320      1345      1273      1266      1342
dram[5]:       1302      1347      1358      1324      1294      1260      1337      1357      1322      1330      1311      1270      1304      1299      1311      1319
dram[6]:       1383      1338      1316      1280      1245      1344      1355      1317      1356      1359      1328      1338      1299      1263      1302      1362
dram[7]:       1330      1323      1289      1333      1337      1337      1358      1345      1317      1275      1421      1345      1338      1277      1291      1281
dram[8]:       1340      1322      1218      1319      1285      1321      1334      1316      1304      1354      1273      1325      1318      1319      1321      1354
dram[9]:       1346      1326      1295      1320      1337      1272      1359      1332      1307      1380      1266      1281      1262      1281      1346      1281
dram[10]:       1325      1338      1353      1368      1320      1317      1354      1323      1303      1333      1290      1275      1346      1379      1302      1258
dram[11]:       1266      1316      1284      1355      1277      1342      1335      1336      1282      1268      1322      1347      1284      1304      1318      1284
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=432469 n_nop=428771 n_act=749 n_pre=733 n_ref_event=0 n_req=2127 n_rd=2085 n_rd_L2_A=0 n_write=0 n_wr_bk=136 bw_util=0.01027
n_activity=46885 dram_eff=0.09474
bk0: 202a 429824i bk1: 124a 431125i bk2: 127a 430658i bk3: 146a 430541i bk4: 82a 431693i bk5: 82a 431107i bk6: 126a 431144i bk7: 129a 430736i bk8: 144a 430632i bk9: 197a 430438i bk10: 78a 431680i bk11: 99a 431186i bk12: 132a 430275i bk13: 161a 430135i bk14: 133a 430336i bk15: 123a 430337i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.654913
Row_Buffer_Locality_read = 0.665707
Row_Buffer_Locality_write = 0.119048
Bank_Level_Parallism = 1.144383
Bank_Level_Parallism_Col = 1.077266
Bank_Level_Parallism_Ready = 1.014376
write_to_read_ratio_blp_rw_average = 0.065443
GrpLevelPara = 1.063412 

BW Util details:
bwutil = 0.010271 
total_CMD = 432469 
util_bw = 4442 
Wasted_Col = 12487 
Wasted_Row = 9588 
Idle = 405952 

BW Util Bottlenecks: 
RCDc_limit = 10955 
RCDWRc_limit = 291 
WTRc_limit = 133 
RTWc_limit = 416 
CCDLc_limit = 1675 
rwq = 0 
CCDLc_limit_alone = 1673 
WTRc_limit_alone = 133 
RTWc_limit_alone = 414 

Commands details: 
total_CMD = 432469 
n_nop = 428771 
Read = 2085 
Write = 0 
L2_Alloc = 0 
L2_WB = 136 
n_act = 749 
n_pre = 733 
n_ref = 0 
n_req = 2127 
total_req = 2221 

Dual Bus Interface Util: 
issued_total_row = 1482 
issued_total_col = 2221 
Row_Bus_Util =  0.003427 
CoL_Bus_Util = 0.005136 
Either_Row_CoL_Bus_Util = 0.008551 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.001352 
queue_avg = 0.034324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0343238
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=432469 n_nop=428108 n_act=858 n_pre=842 n_ref_event=0 n_req=2541 n_rd=2483 n_rd_L2_A=0 n_write=0 n_wr_bk=190 bw_util=0.01236
n_activity=50915 dram_eff=0.105
bk0: 242a 429109i bk1: 222a 429688i bk2: 212a 429840i bk3: 142a 430338i bk4: 172a 429577i bk5: 152a 430594i bk6: 154a 430828i bk7: 98a 430983i bk8: 286a 429398i bk9: 217a 429641i bk10: 110a 431242i bk11: 85a 431342i bk12: 128a 430584i bk13: 136a 430502i bk14: 43a 431790i bk15: 84a 431241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.667454
Row_Buffer_Locality_read = 0.676198
Row_Buffer_Locality_write = 0.293103
Bank_Level_Parallism = 1.200704
Bank_Level_Parallism_Col = 1.111220
Bank_Level_Parallism_Ready = 1.020477
write_to_read_ratio_blp_rw_average = 0.072259
GrpLevelPara = 1.086044 

BW Util details:
bwutil = 0.012362 
total_CMD = 432469 
util_bw = 5346 
Wasted_Col = 14174 
Wasted_Row = 10443 
Idle = 402506 

BW Util Bottlenecks: 
RCDc_limit = 12340 
RCDWRc_limit = 319 
WTRc_limit = 382 
RTWc_limit = 611 
CCDLc_limit = 2154 
rwq = 0 
CCDLc_limit_alone = 2100 
WTRc_limit_alone = 366 
RTWc_limit_alone = 573 

Commands details: 
total_CMD = 432469 
n_nop = 428108 
Read = 2483 
Write = 0 
L2_Alloc = 0 
L2_WB = 190 
n_act = 858 
n_pre = 842 
n_ref = 0 
n_req = 2541 
total_req = 2673 

Dual Bus Interface Util: 
issued_total_row = 1700 
issued_total_col = 2673 
Row_Bus_Util =  0.003931 
CoL_Bus_Util = 0.006181 
Either_Row_CoL_Bus_Util = 0.010084 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.002752 
queue_avg = 0.046773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0467733
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=432469 n_nop=428060 n_act=874 n_pre=858 n_ref_event=0 n_req=2574 n_rd=2526 n_rd_L2_A=0 n_write=0 n_wr_bk=157 bw_util=0.01241
n_activity=51873 dram_eff=0.1034
bk0: 226a 429550i bk1: 238a 429386i bk2: 197a 429413i bk3: 167a 430009i bk4: 135a 430892i bk5: 143a 431055i bk6: 99a 431252i bk7: 137a 430912i bk8: 249a 429615i bk9: 187a 429710i bk10: 100a 430667i bk11: 173a 430316i bk12: 94a 431060i bk13: 183a 430219i bk14: 103a 430867i bk15: 95a 431415i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.665890
Row_Buffer_Locality_read = 0.672209
Row_Buffer_Locality_write = 0.333333
Bank_Level_Parallism = 1.194943
Bank_Level_Parallism_Col = 1.111498
Bank_Level_Parallism_Ready = 1.022576
write_to_read_ratio_blp_rw_average = 0.054400
GrpLevelPara = 1.094910 

BW Util details:
bwutil = 0.012408 
total_CMD = 432469 
util_bw = 5366 
Wasted_Col = 14359 
Wasted_Row = 10739 
Idle = 402005 

BW Util Bottlenecks: 
RCDc_limit = 12768 
RCDWRc_limit = 246 
WTRc_limit = 370 
RTWc_limit = 433 
CCDLc_limit = 2007 
rwq = 0 
CCDLc_limit_alone = 1971 
WTRc_limit_alone = 346 
RTWc_limit_alone = 421 

Commands details: 
total_CMD = 432469 
n_nop = 428060 
Read = 2526 
Write = 0 
L2_Alloc = 0 
L2_WB = 157 
n_act = 874 
n_pre = 858 
n_ref = 0 
n_req = 2574 
total_req = 2683 

Dual Bus Interface Util: 
issued_total_row = 1732 
issued_total_col = 2683 
Row_Bus_Util =  0.004005 
CoL_Bus_Util = 0.006204 
Either_Row_CoL_Bus_Util = 0.010195 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001361 
queue_avg = 0.047911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0479109
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=432469 n_nop=429268 n_act=643 n_pre=627 n_ref_event=0 n_req=1857 n_rd=1828 n_rd_L2_A=0 n_write=0 n_wr_bk=108 bw_util=0.008953
n_activity=40886 dram_eff=0.0947
bk0: 224a 429452i bk1: 178a 430004i bk2: 139a 430490i bk3: 152a 430254i bk4: 22a 431995i bk5: 23a 432108i bk6: 112a 431052i bk7: 118a 431184i bk8: 161a 430315i bk9: 183a 430420i bk10: 139a 430482i bk11: 163a 430154i bk12: 16a 432288i bk13: 19a 432290i bk14: 47a 432284i bk15: 132a 430912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.659128
Row_Buffer_Locality_read = 0.667943
Row_Buffer_Locality_write = 0.103448
Bank_Level_Parallism = 1.137430
Bank_Level_Parallism_Col = 1.072014
Bank_Level_Parallism_Ready = 1.006179
write_to_read_ratio_blp_rw_average = 0.051348
GrpLevelPara = 1.065981 

BW Util details:
bwutil = 0.008953 
total_CMD = 432469 
util_bw = 3872 
Wasted_Col = 10752 
Wasted_Row = 8398 
Idle = 409447 

BW Util Bottlenecks: 
RCDc_limit = 9524 
RCDWRc_limit = 218 
WTRc_limit = 162 
RTWc_limit = 221 
CCDLc_limit = 1414 
rwq = 0 
CCDLc_limit_alone = 1394 
WTRc_limit_alone = 146 
RTWc_limit_alone = 217 

Commands details: 
total_CMD = 432469 
n_nop = 429268 
Read = 1828 
Write = 0 
L2_Alloc = 0 
L2_WB = 108 
n_act = 643 
n_pre = 627 
n_ref = 0 
n_req = 1857 
total_req = 1936 

Dual Bus Interface Util: 
issued_total_row = 1270 
issued_total_col = 1936 
Row_Bus_Util =  0.002937 
CoL_Bus_Util = 0.004477 
Either_Row_CoL_Bus_Util = 0.007402 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.001562 
queue_avg = 0.033265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0332648
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=432469 n_nop=428982 n_act=707 n_pre=691 n_ref_event=0 n_req=2029 n_rd=2004 n_rd_L2_A=0 n_write=0 n_wr_bk=90 bw_util=0.009684
n_activity=42739 dram_eff=0.09799
bk0: 159a 430198i bk1: 144a 431011i bk2: 117a 430887i bk3: 104a 431048i bk4: 169a 430691i bk5: 88a 430971i bk6: 102a 431321i bk7: 78a 431722i bk8: 150a 430486i bk9: 150a 430716i bk10: 107a 430587i bk11: 127a 430362i bk12: 245a 429517i bk13: 168a 430240i bk14: 53a 431668i bk15: 43a 431838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.658452
Row_Buffer_Locality_read = 0.663174
Row_Buffer_Locality_write = 0.280000
Bank_Level_Parallism = 1.154272
Bank_Level_Parallism_Col = 1.078095
Bank_Level_Parallism_Ready = 1.013359
write_to_read_ratio_blp_rw_average = 0.044256
GrpLevelPara = 1.066173 

BW Util details:
bwutil = 0.009684 
total_CMD = 432469 
util_bw = 4188 
Wasted_Col = 11735 
Wasted_Row = 8933 
Idle = 407613 

BW Util Bottlenecks: 
RCDc_limit = 10489 
RCDWRc_limit = 150 
WTRc_limit = 146 
RTWc_limit = 261 
CCDLc_limit = 1634 
rwq = 0 
CCDLc_limit_alone = 1616 
WTRc_limit_alone = 138 
RTWc_limit_alone = 251 

Commands details: 
total_CMD = 432469 
n_nop = 428982 
Read = 2004 
Write = 0 
L2_Alloc = 0 
L2_WB = 90 
n_act = 707 
n_pre = 691 
n_ref = 0 
n_req = 2029 
total_req = 2094 

Dual Bus Interface Util: 
issued_total_row = 1398 
issued_total_col = 2094 
Row_Bus_Util =  0.003233 
CoL_Bus_Util = 0.004842 
Either_Row_CoL_Bus_Util = 0.008063 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.001434 
queue_avg = 0.037758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0377576
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=432469 n_nop=430014 n_act=501 n_pre=485 n_ref_event=0 n_req=1424 n_rd=1406 n_rd_L2_A=0 n_write=0 n_wr_bk=65 bw_util=0.006803
n_activity=32273 dram_eff=0.09116
bk0: 115a 431329i bk1: 97a 431469i bk2: 93a 431073i bk3: 80a 430978i bk4: 137a 430516i bk5: 79a 431505i bk6: 138a 431073i bk7: 85a 431284i bk8: 45a 431880i bk9: 44a 431880i bk10: 61a 431569i bk11: 46a 431701i bk12: 87a 431156i bk13: 70a 431588i bk14: 104a 430952i bk15: 125a 431122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.659410
Row_Buffer_Locality_read = 0.665007
Row_Buffer_Locality_write = 0.222222
Bank_Level_Parallism = 1.110831
Bank_Level_Parallism_Col = 1.063506
Bank_Level_Parallism_Ready = 1.010847
write_to_read_ratio_blp_rw_average = 0.044012
GrpLevelPara = 1.052190 

BW Util details:
bwutil = 0.006803 
total_CMD = 432469 
util_bw = 2942 
Wasted_Col = 8572 
Wasted_Row = 6654 
Idle = 414301 

BW Util Bottlenecks: 
RCDc_limit = 7525 
RCDWRc_limit = 106 
WTRc_limit = 93 
RTWc_limit = 191 
CCDLc_limit = 1196 
rwq = 0 
CCDLc_limit_alone = 1182 
WTRc_limit_alone = 93 
RTWc_limit_alone = 177 

Commands details: 
total_CMD = 432469 
n_nop = 430014 
Read = 1406 
Write = 0 
L2_Alloc = 0 
L2_WB = 65 
n_act = 501 
n_pre = 485 
n_ref = 0 
n_req = 1424 
total_req = 1471 

Dual Bus Interface Util: 
issued_total_row = 986 
issued_total_col = 1471 
Row_Bus_Util =  0.002280 
CoL_Bus_Util = 0.003401 
Either_Row_CoL_Bus_Util = 0.005677 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000815 
queue_avg = 0.027218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0272181
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=432469 n_nop=428650 n_act=740 n_pre=724 n_ref_event=0 n_req=2263 n_rd=2219 n_rd_L2_A=0 n_write=0 n_wr_bk=147 bw_util=0.01094
n_activity=46004 dram_eff=0.1029
bk0: 273a 429009i bk1: 254a 429533i bk2: 126a 430557i bk3: 144a 430502i bk4: 57a 431993i bk5: 94a 431586i bk6: 213a 430168i bk7: 231a 429676i bk8: 155a 430294i bk9: 178a 429611i bk10: 82a 431461i bk11: 112a 430809i bk12: 40a 432041i bk13: 22a 432180i bk14: 171a 430324i bk15: 67a 431635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.678303
Row_Buffer_Locality_read = 0.688148
Row_Buffer_Locality_write = 0.181818
Bank_Level_Parallism = 1.164002
Bank_Level_Parallism_Col = 1.087282
Bank_Level_Parallism_Ready = 1.014743
write_to_read_ratio_blp_rw_average = 0.067014
GrpLevelPara = 1.075076 

BW Util details:
bwutil = 0.010942 
total_CMD = 432469 
util_bw = 4732 
Wasted_Col = 12461 
Wasted_Row = 9442 
Idle = 405834 

BW Util Bottlenecks: 
RCDc_limit = 10742 
RCDWRc_limit = 281 
WTRc_limit = 277 
RTWc_limit = 494 
CCDLc_limit = 1830 
rwq = 0 
CCDLc_limit_alone = 1808 
WTRc_limit_alone = 263 
RTWc_limit_alone = 486 

Commands details: 
total_CMD = 432469 
n_nop = 428650 
Read = 2219 
Write = 0 
L2_Alloc = 0 
L2_WB = 147 
n_act = 740 
n_pre = 724 
n_ref = 0 
n_req = 2263 
total_req = 2366 

Dual Bus Interface Util: 
issued_total_row = 1464 
issued_total_col = 2366 
Row_Bus_Util =  0.003385 
CoL_Bus_Util = 0.005471 
Either_Row_CoL_Bus_Util = 0.008831 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.002880 
queue_avg = 0.040505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0405046
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=432469 n_nop=429414 n_act=610 n_pre=594 n_ref_event=0 n_req=1763 n_rd=1728 n_rd_L2_A=0 n_write=0 n_wr_bk=130 bw_util=0.008593
n_activity=38003 dram_eff=0.09778
bk0: 212a 429678i bk1: 137a 430189i bk2: 221a 429834i bk3: 140a 430641i bk4: 86a 431989i bk5: 21a 431998i bk6: 52a 431813i bk7: 102a 430907i bk8: 101a 431308i bk9: 87a 431678i bk10: 136a 430045i bk11: 119a 430746i bk12: 50a 431554i bk13: 25a 432402i bk14: 138a 430634i bk15: 101a 431083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.660805
Row_Buffer_Locality_read = 0.671875
Row_Buffer_Locality_write = 0.114286
Bank_Level_Parallism = 1.153640
Bank_Level_Parallism_Col = 1.079619
Bank_Level_Parallism_Ready = 1.011248
write_to_read_ratio_blp_rw_average = 0.073471
GrpLevelPara = 1.068897 

BW Util details:
bwutil = 0.008593 
total_CMD = 432469 
util_bw = 3716 
Wasted_Col = 10333 
Wasted_Row = 7808 
Idle = 410612 

BW Util Bottlenecks: 
RCDc_limit = 8924 
RCDWRc_limit = 249 
WTRc_limit = 147 
RTWc_limit = 449 
CCDLc_limit = 1466 
rwq = 0 
CCDLc_limit_alone = 1446 
WTRc_limit_alone = 145 
RTWc_limit_alone = 431 

Commands details: 
total_CMD = 432469 
n_nop = 429414 
Read = 1728 
Write = 0 
L2_Alloc = 0 
L2_WB = 130 
n_act = 610 
n_pre = 594 
n_ref = 0 
n_req = 1763 
total_req = 1858 

Dual Bus Interface Util: 
issued_total_row = 1204 
issued_total_col = 1858 
Row_Bus_Util =  0.002784 
CoL_Bus_Util = 0.004296 
Either_Row_CoL_Bus_Util = 0.007064 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.002291 
queue_avg = 0.030490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.03049
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=432469 n_nop=429938 n_act=509 n_pre=493 n_ref_event=0 n_req=1507 n_rd=1498 n_rd_L2_A=0 n_write=0 n_wr_bk=34 bw_util=0.007085
n_activity=33451 dram_eff=0.0916
bk0: 76a 431411i bk1: 64a 431523i bk2: 40a 432134i bk3: 36a 432180i bk4: 92a 431735i bk5: 102a 431680i bk6: 204a 429852i bk7: 216a 429289i bk8: 36a 431864i bk9: 59a 431656i bk10: 18a 432415i bk11: 26a 432003i bk12: 116a 431470i bk13: 65a 431379i bk14: 196a 429894i bk15: 152a 430567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.669542
Row_Buffer_Locality_read = 0.673565
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.112751
Bank_Level_Parallism_Col = 1.060341
Bank_Level_Parallism_Ready = 1.009120
write_to_read_ratio_blp_rw_average = 0.022910
GrpLevelPara = 1.047684 

BW Util details:
bwutil = 0.007085 
total_CMD = 432469 
util_bw = 3064 
Wasted_Col = 8524 
Wasted_Row = 6767 
Idle = 414114 

BW Util Bottlenecks: 
RCDc_limit = 7712 
RCDWRc_limit = 76 
WTRc_limit = 32 
RTWc_limit = 97 
CCDLc_limit = 1094 
rwq = 0 
CCDLc_limit_alone = 1094 
WTRc_limit_alone = 32 
RTWc_limit_alone = 97 

Commands details: 
total_CMD = 432469 
n_nop = 429938 
Read = 1498 
Write = 0 
L2_Alloc = 0 
L2_WB = 34 
n_act = 509 
n_pre = 493 
n_ref = 0 
n_req = 1507 
total_req = 1532 

Dual Bus Interface Util: 
issued_total_row = 1002 
issued_total_col = 1532 
Row_Bus_Util =  0.002317 
CoL_Bus_Util = 0.003542 
Either_Row_CoL_Bus_Util = 0.005852 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.001185 
queue_avg = 0.024897 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0248966
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=432469 n_nop=428905 n_act=700 n_pre=684 n_ref_event=0 n_req=2086 n_rd=2033 n_rd_L2_A=0 n_write=0 n_wr_bk=150 bw_util=0.0101
n_activity=44206 dram_eff=0.09876
bk0: 193a 429809i bk1: 109a 431038i bk2: 140a 430633i bk3: 186a 430299i bk4: 90a 431399i bk5: 78a 431656i bk6: 110a 430957i bk7: 163a 430080i bk8: 34a 432066i bk9: 99a 430994i bk10: 213a 429953i bk11: 258a 429183i bk12: 52a 431961i bk13: 46a 431964i bk14: 178a 429915i bk15: 84a 431465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.670662
Row_Buffer_Locality_read = 0.676340
Row_Buffer_Locality_write = 0.452830
Bank_Level_Parallism = 1.150354
Bank_Level_Parallism_Col = 1.077723
Bank_Level_Parallism_Ready = 1.007303
write_to_read_ratio_blp_rw_average = 0.066731
GrpLevelPara = 1.065777 

BW Util details:
bwutil = 0.010096 
total_CMD = 432469 
util_bw = 4366 
Wasted_Col = 11765 
Wasted_Row = 8946 
Idle = 407392 

BW Util Bottlenecks: 
RCDc_limit = 10293 
RCDWRc_limit = 232 
WTRc_limit = 248 
RTWc_limit = 410 
CCDLc_limit = 1621 
rwq = 0 
CCDLc_limit_alone = 1607 
WTRc_limit_alone = 246 
RTWc_limit_alone = 398 

Commands details: 
total_CMD = 432469 
n_nop = 428905 
Read = 2033 
Write = 0 
L2_Alloc = 0 
L2_WB = 150 
n_act = 700 
n_pre = 684 
n_ref = 0 
n_req = 2086 
total_req = 2183 

Dual Bus Interface Util: 
issued_total_row = 1384 
issued_total_col = 2183 
Row_Bus_Util =  0.003200 
CoL_Bus_Util = 0.005048 
Either_Row_CoL_Bus_Util = 0.008241 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000842 
queue_avg = 0.033841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0338406
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=432469 n_nop=427908 n_act=904 n_pre=888 n_ref_event=0 n_req=2680 n_rd=2634 n_rd_L2_A=0 n_write=0 n_wr_bk=150 bw_util=0.01287
n_activity=52136 dram_eff=0.1068
bk0: 110a 430842i bk1: 135a 430993i bk2: 191a 430425i bk3: 161a 430680i bk4: 172a 429617i bk5: 92a 431119i bk6: 311a 428612i bk7: 186a 429972i bk8: 83a 431040i bk9: 157a 431236i bk10: 144a 430856i bk11: 177a 430135i bk12: 157a 429610i bk13: 127a 430969i bk14: 210a 429387i bk15: 221a 429717i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.667537
Row_Buffer_Locality_read = 0.675778
Row_Buffer_Locality_write = 0.195652
Bank_Level_Parallism = 1.206352
Bank_Level_Parallism_Col = 1.108116
Bank_Level_Parallism_Ready = 1.020364
write_to_read_ratio_blp_rw_average = 0.056410
GrpLevelPara = 1.091279 

BW Util details:
bwutil = 0.012875 
total_CMD = 432469 
util_bw = 5568 
Wasted_Col = 14776 
Wasted_Row = 10800 
Idle = 401325 

BW Util Bottlenecks: 
RCDc_limit = 13135 
RCDWRc_limit = 290 
WTRc_limit = 239 
RTWc_limit = 444 
CCDLc_limit = 2143 
rwq = 0 
CCDLc_limit_alone = 2114 
WTRc_limit_alone = 228 
RTWc_limit_alone = 426 

Commands details: 
total_CMD = 432469 
n_nop = 427908 
Read = 2634 
Write = 0 
L2_Alloc = 0 
L2_WB = 150 
n_act = 904 
n_pre = 888 
n_ref = 0 
n_req = 2680 
total_req = 2784 

Dual Bus Interface Util: 
issued_total_row = 1792 
issued_total_col = 2784 
Row_Bus_Util =  0.004144 
CoL_Bus_Util = 0.006437 
Either_Row_CoL_Bus_Util = 0.010546 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.003289 
queue_avg = 0.049319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0493191
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=432469 n_nop=430869 n_act=332 n_pre=316 n_ref_event=0 n_req=913 n_rd=896 n_rd_L2_A=0 n_write=0 n_wr_bk=58 bw_util=0.004412
n_activity=21365 dram_eff=0.0893
bk0: 23a 432023i bk1: 64a 431803i bk2: 39a 432163i bk3: 53a 432120i bk4: 13a 432471i bk5: 88a 430791i bk6: 85a 431408i bk7: 60a 431381i bk8: 37a 432031i bk9: 46a 431759i bk10: 51a 432213i bk11: 14a 432433i bk12: 56a 431404i bk13: 74a 431228i bk14: 76a 431263i bk15: 117a 430886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.649507
Row_Buffer_Locality_read = 0.661830
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.132929
Bank_Level_Parallism_Col = 1.068664
Bank_Level_Parallism_Ready = 1.010427
write_to_read_ratio_blp_rw_average = 0.066707
GrpLevelPara = 1.065803 

BW Util details:
bwutil = 0.004412 
total_CMD = 432469 
util_bw = 1908 
Wasted_Col = 5580 
Wasted_Row = 4253 
Idle = 420728 

BW Util Bottlenecks: 
RCDc_limit = 4903 
RCDWRc_limit = 141 
WTRc_limit = 0 
RTWc_limit = 176 
CCDLc_limit = 708 
rwq = 0 
CCDLc_limit_alone = 704 
WTRc_limit_alone = 0 
RTWc_limit_alone = 172 

Commands details: 
total_CMD = 432469 
n_nop = 430869 
Read = 896 
Write = 0 
L2_Alloc = 0 
L2_WB = 58 
n_act = 332 
n_pre = 316 
n_ref = 0 
n_req = 913 
total_req = 954 

Dual Bus Interface Util: 
issued_total_row = 648 
issued_total_col = 954 
Row_Bus_Util =  0.001498 
CoL_Bus_Util = 0.002206 
Either_Row_CoL_Bus_Util = 0.003700 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.001250 
queue_avg = 0.016413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0164127

========= L2 cache stats =========
L2_cache_bank[0]: Access = 59823, Miss = 1320, Miss_rate = 0.022, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[1]: Access = 108146, Miss = 924, Miss_rate = 0.009, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[2]: Access = 60329, Miss = 1821, Miss_rate = 0.030, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[3]: Access = 56394, Miss = 1035, Miss_rate = 0.018, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[4]: Access = 63701, Miss = 1555, Miss_rate = 0.024, Pending_hits = 206, Reservation_fails = 0
L2_cache_bank[5]: Access = 60050, Miss = 1191, Miss_rate = 0.020, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[6]: Access = 63400, Miss = 1004, Miss_rate = 0.016, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[7]: Access = 63190, Miss = 1075, Miss_rate = 0.017, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[8]: Access = 66660, Miss = 1190, Miss_rate = 0.018, Pending_hits = 102, Reservation_fails = 0
L2_cache_bank[9]: Access = 52631, Miss = 1019, Miss_rate = 0.019, Pending_hits = 80, Reservation_fails = 0
L2_cache_bank[10]: Access = 55781, Miss = 680, Miss_rate = 0.012, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[11]: Access = 63921, Miss = 855, Miss_rate = 0.013, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[12]: Access = 57832, Miss = 1258, Miss_rate = 0.022, Pending_hits = 94, Reservation_fails = 0
L2_cache_bank[13]: Access = 62474, Miss = 1497, Miss_rate = 0.024, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[14]: Access = 59075, Miss = 562, Miss_rate = 0.010, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[15]: Access = 67051, Miss = 1292, Miss_rate = 0.019, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[16]: Access = 63372, Miss = 901, Miss_rate = 0.014, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[17]: Access = 62769, Miss = 622, Miss_rate = 0.010, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[18]: Access = 66514, Miss = 1698, Miss_rate = 0.026, Pending_hits = 209, Reservation_fails = 0
L2_cache_bank[19]: Access = 55912, Miss = 672, Miss_rate = 0.012, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[20]: Access = 66434, Miss = 1882, Miss_rate = 0.028, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[21]: Access = 66110, Miss = 1047, Miss_rate = 0.016, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[22]: Access = 58691, Miss = 868, Miss_rate = 0.015, Pending_hits = 73, Reservation_fails = 0
L2_cache_bank[23]: Access = 51636, Miss = 147, Miss_rate = 0.003, Pending_hits = 7, Reservation_fails = 0
L2_total_cache_accesses = 1511896
L2_total_cache_misses = 26115
L2_total_cache_miss_rate = 0.0173
L2_total_cache_pending_hits = 2340
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1158646
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2327
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8413
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 14927
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 324795
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 235
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2540
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1184313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 327583
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.252
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1511896
icnt_total_pkts_simt_to_mem=1511896
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.15884
	minimum = 5
	maximum = 15
Network latency average = 5.15884
	minimum = 5
	maximum = 15
Slowest packet = 3017990
Flit latency average = 5.15884
	minimum = 5
	maximum = 15
Slowest flit = 3017990
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0131171
	minimum = 0.00934372 (at node 4)
	maximum = 0.0187987 (at node 42)
Accepted packet rate average = 0.0131171
	minimum = 0.00934372 (at node 4)
	maximum = 0.0187987 (at node 42)
Injected flit rate average = 0.0131171
	minimum = 0.00934372 (at node 4)
	maximum = 0.0187987 (at node 42)
Accepted flit rate average= 0.0131171
	minimum = 0.00934372 (at node 4)
	maximum = 0.0187987 (at node 42)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 92.6116 (9 samples)
	minimum = 5 (9 samples)
	maximum = 432.667 (9 samples)
Network latency average = 31.7827 (9 samples)
	minimum = 5 (9 samples)
	maximum = 213 (9 samples)
Flit latency average = 31.7827 (9 samples)
	minimum = 5 (9 samples)
	maximum = 213 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.135897 (9 samples)
	minimum = 0.100381 (9 samples)
	maximum = 0.260597 (9 samples)
Accepted packet rate average = 0.135897 (9 samples)
	minimum = 0.100381 (9 samples)
	maximum = 0.260597 (9 samples)
Injected flit rate average = 0.135897 (9 samples)
	minimum = 0.100381 (9 samples)
	maximum = 0.260597 (9 samples)
Accepted flit rate average = 0.135897 (9 samples)
	minimum = 0.100381 (9 samples)
	maximum = 0.260597 (9 samples)
Injected packet size average = 1 (9 samples)
Accepted packet size average = 1 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 52 sec (412 sec)
gpgpu_simulation_rate = 44030 (inst/sec)
gpgpu_simulation_rate = 594 (cycle/sec)
gpgpu_silicon_slowdown = 2385521x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f272b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f272b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f272a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f272a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f27298..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb4f27290..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb4f27360..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 6422
gpu_sim_insn = 1245304
gpu_ipc =     193.9122
gpu_tot_sim_cycle = 251552
gpu_tot_sim_insn = 19385676
gpu_tot_ipc =      77.0643
gpu_tot_issued_cta = 2560
gpu_occupancy = 64.0421% 
gpu_tot_occupancy = 68.7650% 
max_total_param_size = 0
gpu_stall_dramfull = 21006
gpu_stall_icnt2sh    = 17275
partiton_level_parallism =       0.3226
partiton_level_parallism_total  =       6.0185
partiton_level_parallism_util =       4.3898
partiton_level_parallism_util_total  =       9.8044
L2_BW  =      14.6298 GB/Sec
L2_BW_total  =     272.9033 GB/Sec
gpu_total_sim_rate=46488

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 2560, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1357, 1085, 1124, 1480, 1235, 1155, 1152, 1185, 1549, 1159, 1316, 1224, 1258, 1154, 1159, 1091, 810, 903, 983, 949, 1006, 924, 1146, 1045, 1196, 1293, 1394, 1228, 1400, 928, 1091, 942, 1105, 1057, 960, 1026, 1078, 1025, 1187, 963, 996, 736, 984, 770, 1082, 995, 895, 1115, 879, 1006, 873, 848, 929, 1143, 1071, 981, 1072, 967, 780, 950, 882, 803, 984, 1092, 
gpgpu_n_tot_thrd_icount = 57704320
gpgpu_n_tot_w_icount = 1803260
gpgpu_n_stall_shd_mem = 2031467
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1186377
gpgpu_n_mem_write_global = 327591
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1999559
gpgpu_n_store_insn = 533653
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4587520
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1046544
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5024940	W0_Idle:1402255	W0_Scoreboard:9900738	W1:407870	W2:198680	W3:141283	W4:116254	W5:99907	W6:77557	W7:57169	W8:45399	W9:31740	W10:21619	W11:16714	W12:13497	W13:12852	W14:12619	W15:13756	W16:15155	W17:18414	W18:18647	W19:19289	W20:17664	W21:12418	W22:11935	W23:7238	W24:3245	W25:1705	W26:627	W27:308	W28:99	W29:0	W30:0	W31:0	W32:409600
single_issue_nums: WS0:404128	WS1:402356	WS2:405573	WS3:406609	
dual_issue_nums: WS0:23006	WS1:23068	WS2:23080	WS3:23143	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9491016 {8:1186377,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13103640 {40:327591,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47455080 {40:1186377,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2620728 {8:327591,}
maxmflatency = 1915 
max_icnt2mem_latency = 1360 
maxmrqlatency = 102 
max_icnt2sh_latency = 643 
averagemflatency = 674 
avg_icnt2mem_latency = 511 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 36 
mrq_lat_table:17176 	239 	246 	1680 	4323 	95 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	283693 	205412 	901520 	123343 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	90065 	80482 	35869 	38582 	58368 	117508 	184350 	892365 	16379 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	466665 	679934 	188225 	55334 	23235 	15494 	80835 	4246 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	167 	65 	166 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        12        17        19         9        12         9        14        18        17        17         9        13         9         9 
dram[1]:        17        18        20        15         8        12        14        10        15        19        22        13         8         8        16        17 
dram[2]:        16        16        12        12        14        14        13        15        15        12        11        12        13        24         9        13 
dram[3]:        15        14        12        12         7         6         9        14        15        17        10        11         6        11         8        15 
dram[4]:        12        16        10        12        15         9        11        15        13        13         7        10        16         9         9         8 
dram[5]:        10        20         7         7        11        11        27        19         8         8         5         4         9         8        17        15 
dram[6]:        16        21        19        19        25        28        16        14        14        11        11        18        10         8        14         7 
dram[7]:        18        11        12        13        41         6        10        10        12        22         6        11         9         4        15        13 
dram[8]:         9        11        19        10        32        18        20        13         5         6         0         4        19         7        16        13 
dram[9]:        17        15        10        14        19        30        14        24        13         8        14        19        29        11        14        12 
dram[10]:        17        11        19        19        12        12        17        10         8        25        17        20         5        14         9        13 
dram[11]:         4        14        18        26         0         7        11         6        10         5         4         4         8        10         8         9 
maximum service time to same row:
dram[0]:     10509     15239     14424     17583     40963     14431     12091      7184     11168      7375     15673     12919     18486      6810     23646     32396 
dram[1]:     11426     10086     15509     13798     17504      9752     11825      6908      6425     11910     15514     14654      6764     15848     39774     20190 
dram[2]:     12282      6073     13919     27149     14196     21446     15687     17975      6531      6667     14881     12421     23258     12049     18054     10008 
dram[3]:      9488     10887     13731     14919     48994     49015     12417     13220      6463      6334     12347     18832     30758     45816      8141     10964 
dram[4]:     23953      8293     10032     26108     17326     14271     13847      7035     29766     19413     18289     14471      6060      5861     37917     46081 
dram[5]:     22570     12053     14600     12805     12223     15587     14984     16547     15259     11892     12946      8417     24393     32298     15594     23325 
dram[6]:      8917      9650     26100     13544     37110     29751      6595      6558     10960      6514     26651     13252     36311     44518      8214      9818 
dram[7]:     22176     17166      8037     17361     30570     14873     11913     24348      9631     13408      8254     10425     11811     15448      8021      7307 
dram[8]:      9366     11454     45189     44534     32375     29912      6342     13160     20141      7509      8611     11274     12660      9278     10520     11829 
dram[9]:     16134     15232     12454     15709     29600     39303     16166      7641     25742     19759      7066      6409     20534     12548      8193     17237 
dram[10]:     20184     38193     24051     27907     12022     18745      7310      5996     17534      6315     10000     10348      6546      9866     13269      8995 
dram[11]:     26298     40506     42662     30685         0     20886     15380     10590     16345     15181      6204      7979     29997     10245     12245     13886 
average row accesses per activate:
dram[0]:  2.845070  3.542857  2.750000  3.208333  3.904762  2.457143  3.500000  2.744681  2.823529  3.648148  4.157895  2.861111  2.250000  2.546875  2.464286  2.509434 
dram[1]:  2.634409  3.000000  3.900000  2.867924  2.351351  3.208333  3.690476  2.631579  3.530864  3.013889  3.827586  2.741935  2.500000  2.705882  3.571429  2.617647 
dram[2]:  2.974026  2.833333  2.740260  3.142857  3.461539  3.891892  3.000000  3.261905  3.192308  2.527027  2.568182  3.240741  2.567568  3.101695  2.547619  3.555556 
dram[3]:  2.804878  2.784615  2.730769  2.872727  2.777778  2.888889  2.666667  3.470588  2.683333  3.267857  2.725490  2.733333  5.666667  5.500000  7.833333  2.933333 
dram[4]:  2.612903  3.891892  2.659091  3.000000  3.520833  2.095238  3.586207  3.900000  2.727273  3.125000  2.156863  2.407408  3.141026  2.896552  4.066667  2.812500 
dram[5]:  3.833333  4.166667  2.500000  1.975610  2.958333  3.160000  3.833333  2.656250  3.000000  2.750000  2.440000  2.238095  2.351351  3.318182  2.675000  3.571429 
dram[6]:  2.854167  3.386667  3.214286  3.255319  6.100000  4.347826  3.328125  3.039474  2.719298  2.405406  3.565217  2.951220  5.375000  3.125000  2.850000  2.791667 
dram[7]:  3.188406  2.526316  3.476923  3.021277 11.000000  2.400000  2.736842  2.266667  3.258065  3.954545  2.090909  2.531915  2.800000 25.000000  2.603774  2.657895 
dram[8]:  2.923077  2.560000  5.000000  4.500000  4.650000  4.636364  2.684211  2.511628  2.769231  2.950000 18.000000  1.928571  4.000000  2.333333  2.828571  3.040000 
dram[9]:  3.725806  3.000000  2.800000  3.206897  3.720000  4.150000  2.731707  2.432836  3.400000  2.357143  3.179105  2.965517  6.000000  3.357143  2.472222  3.230769 
dram[10]:  2.731707  3.777778  3.784314  3.521739  2.547945  3.030303  2.990385  2.906250  2.243243  5.064516  3.200000  2.681818  2.226667  3.256410  2.687500  3.200000 
dram[11]:  2.300000  3.764706  5.571429  5.300000       inf  2.000000  2.931035  2.068965  3.363636  2.421053 10.200000  7.000000  2.423077  2.171429  2.516129  2.785714 
average row locality = 23765/7973 = 2.980685
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       202       124       127       146        82        82       126       129       144       197        78        99       132       161       133       123 
dram[1]:       242       222       212       142       172       152       155        98       286       217       110        85       128       136        43        84 
dram[2]:       226       238       197       167       135       143        99       137       249       187       100       173        94       183       103        95 
dram[3]:       224       178       139       152        22        23       112       118       161       183       139       163        16        19        47       132 
dram[4]:       159       144       117       104       169        88       102        78       150       150       107       127       245       168        53        43 
dram[5]:       115        97        93        80       137        79       138        85        45        44        61        46        87        70       104       125 
dram[6]:       273       254       126       144        57        94       213       231       155       178        82       112        40        22       171        67 
dram[7]:       212       137       221       140        86        21        52       102       101        87       136       119        50        25       138       101 
dram[8]:        76        64        40        36        92       102       204       216        36        59        18        26       116        65       196       152 
dram[9]:       193       109       140       186        90        78       110       163        34        99       213       258        52        46       178        84 
dram[10]:       110       135       191       161       172        92       311       186        83       157       144       177       157       127       210       221 
dram[11]:        23        64        39        53        13        88        85        60        37        46        51        14        56        74        76       117 
total dram reads = 23341
bank skew: 311/13 = 23.92
chip skew: 2634/896 = 2.94
number of total write accesses:
dram[0]:         0         0        14        28         0        13         0         0         0         0         4        15        12         6        12        32 
dram[1]:        11         0        65        28         6         8         0         8         0         0         4         0         8         8        26        18 
dram[2]:        12         0        46        26         0         4         0         0         0         0        40         8         4         0        13         4 
dram[3]:        23        12         9        21        11        12         0         0         0         0         0         4         4        12         0         0 
dram[4]:         9         0         0        16         0         0         8         0         0         0        10        12         0         0        27         8 
dram[5]:         0        11         8         3        19         0         0         0         0         0         0         4         0        10        10         0 
dram[6]:         4         0        30        27        16        21         0         0         0         0         0        26        11        12         0         0 
dram[7]:        30        28        17         7         6        12         0         0         0         0         7         0        23         0         0         0 
dram[8]:         0         0         0         0         4         0         0         0         0         0         0         4         0        18         8         0 
dram[9]:        96         6         0         0        12        16         8         0         0         0         0         0         8         4         0         0 
dram[10]:         8         4         8         4        45        22         0         0         0         0         0         0        32         0        18         9 
dram[11]:         0         0         0         0         0        22         0         0         0         0         0         0        22         8         6         0 
total dram writes = 1415
min_bank_accesses = 0!
chip skew: 190/34 = 5.59
average mf latency per bank:
dram[0]:      23546     39811     37843     28534    628917     57075     42260     59366    116837     68668     92797     59988     30414     23045     25697     26636
dram[1]:      16579     16050     14090     19724     23611     20844     30326     34768     33853     44547     50101     77977     26643     22789     39102     25422
dram[2]:      17382     13810     15130     19556     23148     34627     43977     43421     41161     58516     55475     28789     29191     18280     25526     32366
dram[3]:      15680     19176     28427     22329    114820    113127     57322     39409     62760     58196     50717     35113    163668    120833     66553     25301
dram[4]:      19951     30516     28390     31706     19576     37443     44137     64412     69156     70272     48605     50015     13757     21196     32512     52348
dram[5]:      29997     41466     30321     38838     23142     43067     38754     68290    239386    221306     78056    116503     39450     34919     26392     33090
dram[6]:      15322     17421     23704     22121     55894     25670     25740     25155     74405     59424     41110     30934     62594     99675     20638     44996
dram[7]:      17454     25895     15444     21952     47471    138217     92453     48268    104085    139737     64609     43597     43696    100108     27687     32360
dram[8]:      55249     65358     68477    116149     50133     36085     24065     19596    327233    273971    212041    153489     24726     42931     14259     21211
dram[9]:      12671     30663     25336     18210     43647     39131     47547     34375    289055    103128     25346     29591     51428     77914     20856     27747
dram[10]:      38309     28903     21103     21378     20918     33625     20564     23929    152637     63811     39595     47447     19982     25290     15783     16457
dram[11]:     116349     52324     89185     69788    175870     33888     53978     86241    236439    189838    124559    368919     39700     38018     41818     26827
maximum mf latency per bank:
dram[0]:       1915      1812      1832      1825      1881      1820      1795      1811      1835      1873      1813      1858      1804      1826      1787      1787
dram[1]:       1315      1273      1259      1332      1279      1298      1338      1351      1305      1304      1359      1268      1271      1358      1299      1332
dram[2]:       1351      1376      1252      1330      1354      1349      1349      1359      1400      1386      1353      1335      1258      1296      1287      1389
dram[3]:       1342      1365      1362      1240      1298      1300      1357      1333      1365      1341      1347      1359      1234      1333      1322      1310
dram[4]:       1294      1382      1332      1361      1322      1323      1308      1255      1302      1331      1361      1320      1345      1273      1266      1342
dram[5]:       1302      1347      1358      1324      1294      1260      1337      1357      1322      1330      1311      1270      1304      1299      1311      1319
dram[6]:       1383      1338      1316      1280      1245      1344      1355      1317      1356      1359      1328      1338      1299      1263      1302      1362
dram[7]:       1330      1323      1289      1333      1337      1337      1358      1345      1317      1275      1421      1345      1338      1277      1291      1281
dram[8]:       1340      1322      1218      1319      1285      1321      1334      1316      1304      1354      1273      1325      1318      1319      1321      1354
dram[9]:       1346      1326      1295      1320      1337      1272      1359      1332      1307      1380      1266      1281      1262      1281      1346      1281
dram[10]:       1325      1338      1353      1368      1320      1317      1354      1323      1303      1333      1290      1275      1346      1379      1302      1258
dram[11]:       1266      1316      1284      1355      1277      1342      1335      1336      1282      1268      1322      1347      1284      1304      1318      1284
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=443798 n_nop=440100 n_act=749 n_pre=733 n_ref_event=0 n_req=2127 n_rd=2085 n_rd_L2_A=0 n_write=0 n_wr_bk=136 bw_util=0.01001
n_activity=46885 dram_eff=0.09474
bk0: 202a 441153i bk1: 124a 442454i bk2: 127a 441987i bk3: 146a 441870i bk4: 82a 443022i bk5: 82a 442436i bk6: 126a 442473i bk7: 129a 442065i bk8: 144a 441961i bk9: 197a 441767i bk10: 78a 443009i bk11: 99a 442515i bk12: 132a 441604i bk13: 161a 441464i bk14: 133a 441665i bk15: 123a 441666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.654913
Row_Buffer_Locality_read = 0.665707
Row_Buffer_Locality_write = 0.119048
Bank_Level_Parallism = 1.144383
Bank_Level_Parallism_Col = 1.077266
Bank_Level_Parallism_Ready = 1.014376
write_to_read_ratio_blp_rw_average = 0.065443
GrpLevelPara = 1.063412 

BW Util details:
bwutil = 0.010009 
total_CMD = 443798 
util_bw = 4442 
Wasted_Col = 12487 
Wasted_Row = 9588 
Idle = 417281 

BW Util Bottlenecks: 
RCDc_limit = 10955 
RCDWRc_limit = 291 
WTRc_limit = 133 
RTWc_limit = 416 
CCDLc_limit = 1675 
rwq = 0 
CCDLc_limit_alone = 1673 
WTRc_limit_alone = 133 
RTWc_limit_alone = 414 

Commands details: 
total_CMD = 443798 
n_nop = 440100 
Read = 2085 
Write = 0 
L2_Alloc = 0 
L2_WB = 136 
n_act = 749 
n_pre = 733 
n_ref = 0 
n_req = 2127 
total_req = 2221 

Dual Bus Interface Util: 
issued_total_row = 1482 
issued_total_col = 2221 
Row_Bus_Util =  0.003339 
CoL_Bus_Util = 0.005005 
Either_Row_CoL_Bus_Util = 0.008333 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.001352 
queue_avg = 0.033448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0334476
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=443798 n_nop=439434 n_act=859 n_pre=843 n_ref_event=0 n_req=2542 n_rd=2484 n_rd_L2_A=0 n_write=0 n_wr_bk=190 bw_util=0.01205
n_activity=50983 dram_eff=0.1049
bk0: 242a 440438i bk1: 222a 441017i bk2: 212a 441169i bk3: 142a 441668i bk4: 172a 440907i bk5: 152a 441924i bk6: 155a 442125i bk7: 98a 442311i bk8: 286a 440726i bk9: 217a 440969i bk10: 110a 442570i bk11: 85a 442671i bk12: 128a 441913i bk13: 136a 441831i bk14: 43a 443119i bk15: 84a 442570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.667191
Row_Buffer_Locality_read = 0.675926
Row_Buffer_Locality_write = 0.293103
Bank_Level_Parallism = 1.200473
Bank_Level_Parallism_Col = 1.111117
Bank_Level_Parallism_Ready = 1.020469
write_to_read_ratio_blp_rw_average = 0.072193
GrpLevelPara = 1.085965 

BW Util details:
bwutil = 0.012051 
total_CMD = 443798 
util_bw = 5348 
Wasted_Col = 14190 
Wasted_Row = 10459 
Idle = 413801 

BW Util Bottlenecks: 
RCDc_limit = 12356 
RCDWRc_limit = 319 
WTRc_limit = 382 
RTWc_limit = 611 
CCDLc_limit = 2154 
rwq = 0 
CCDLc_limit_alone = 2100 
WTRc_limit_alone = 366 
RTWc_limit_alone = 573 

Commands details: 
total_CMD = 443798 
n_nop = 439434 
Read = 2484 
Write = 0 
L2_Alloc = 0 
L2_WB = 190 
n_act = 859 
n_pre = 843 
n_ref = 0 
n_req = 2542 
total_req = 2674 

Dual Bus Interface Util: 
issued_total_row = 1702 
issued_total_col = 2674 
Row_Bus_Util =  0.003835 
CoL_Bus_Util = 0.006025 
Either_Row_CoL_Bus_Util = 0.009833 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.002750 
queue_avg = 0.045579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0455793
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=443798 n_nop=439389 n_act=874 n_pre=858 n_ref_event=0 n_req=2574 n_rd=2526 n_rd_L2_A=0 n_write=0 n_wr_bk=157 bw_util=0.01209
n_activity=51873 dram_eff=0.1034
bk0: 226a 440879i bk1: 238a 440715i bk2: 197a 440742i bk3: 167a 441338i bk4: 135a 442221i bk5: 143a 442384i bk6: 99a 442581i bk7: 137a 442241i bk8: 249a 440944i bk9: 187a 441039i bk10: 100a 441996i bk11: 173a 441645i bk12: 94a 442389i bk13: 183a 441548i bk14: 103a 442196i bk15: 95a 442744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.665890
Row_Buffer_Locality_read = 0.672209
Row_Buffer_Locality_write = 0.333333
Bank_Level_Parallism = 1.194943
Bank_Level_Parallism_Col = 1.111498
Bank_Level_Parallism_Ready = 1.022576
write_to_read_ratio_blp_rw_average = 0.054400
GrpLevelPara = 1.094910 

BW Util details:
bwutil = 0.012091 
total_CMD = 443798 
util_bw = 5366 
Wasted_Col = 14359 
Wasted_Row = 10739 
Idle = 413334 

BW Util Bottlenecks: 
RCDc_limit = 12768 
RCDWRc_limit = 246 
WTRc_limit = 370 
RTWc_limit = 433 
CCDLc_limit = 2007 
rwq = 0 
CCDLc_limit_alone = 1971 
WTRc_limit_alone = 346 
RTWc_limit_alone = 421 

Commands details: 
total_CMD = 443798 
n_nop = 439389 
Read = 2526 
Write = 0 
L2_Alloc = 0 
L2_WB = 157 
n_act = 874 
n_pre = 858 
n_ref = 0 
n_req = 2574 
total_req = 2683 

Dual Bus Interface Util: 
issued_total_row = 1732 
issued_total_col = 2683 
Row_Bus_Util =  0.003903 
CoL_Bus_Util = 0.006046 
Either_Row_CoL_Bus_Util = 0.009935 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001361 
queue_avg = 0.046688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0466879
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=443798 n_nop=440597 n_act=643 n_pre=627 n_ref_event=0 n_req=1857 n_rd=1828 n_rd_L2_A=0 n_write=0 n_wr_bk=108 bw_util=0.008725
n_activity=40886 dram_eff=0.0947
bk0: 224a 440781i bk1: 178a 441333i bk2: 139a 441819i bk3: 152a 441583i bk4: 22a 443324i bk5: 23a 443437i bk6: 112a 442381i bk7: 118a 442513i bk8: 161a 441644i bk9: 183a 441749i bk10: 139a 441811i bk11: 163a 441483i bk12: 16a 443617i bk13: 19a 443619i bk14: 47a 443613i bk15: 132a 442241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.659128
Row_Buffer_Locality_read = 0.667943
Row_Buffer_Locality_write = 0.103448
Bank_Level_Parallism = 1.137430
Bank_Level_Parallism_Col = 1.072014
Bank_Level_Parallism_Ready = 1.006179
write_to_read_ratio_blp_rw_average = 0.051348
GrpLevelPara = 1.065981 

BW Util details:
bwutil = 0.008725 
total_CMD = 443798 
util_bw = 3872 
Wasted_Col = 10752 
Wasted_Row = 8398 
Idle = 420776 

BW Util Bottlenecks: 
RCDc_limit = 9524 
RCDWRc_limit = 218 
WTRc_limit = 162 
RTWc_limit = 221 
CCDLc_limit = 1414 
rwq = 0 
CCDLc_limit_alone = 1394 
WTRc_limit_alone = 146 
RTWc_limit_alone = 217 

Commands details: 
total_CMD = 443798 
n_nop = 440597 
Read = 1828 
Write = 0 
L2_Alloc = 0 
L2_WB = 108 
n_act = 643 
n_pre = 627 
n_ref = 0 
n_req = 1857 
total_req = 1936 

Dual Bus Interface Util: 
issued_total_row = 1270 
issued_total_col = 1936 
Row_Bus_Util =  0.002862 
CoL_Bus_Util = 0.004362 
Either_Row_CoL_Bus_Util = 0.007213 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.001562 
queue_avg = 0.032416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0324156
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=443798 n_nop=440311 n_act=707 n_pre=691 n_ref_event=0 n_req=2029 n_rd=2004 n_rd_L2_A=0 n_write=0 n_wr_bk=90 bw_util=0.009437
n_activity=42739 dram_eff=0.09799
bk0: 159a 441527i bk1: 144a 442340i bk2: 117a 442216i bk3: 104a 442377i bk4: 169a 442020i bk5: 88a 442300i bk6: 102a 442650i bk7: 78a 443051i bk8: 150a 441815i bk9: 150a 442045i bk10: 107a 441916i bk11: 127a 441691i bk12: 245a 440846i bk13: 168a 441569i bk14: 53a 442997i bk15: 43a 443167i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.658452
Row_Buffer_Locality_read = 0.663174
Row_Buffer_Locality_write = 0.280000
Bank_Level_Parallism = 1.154272
Bank_Level_Parallism_Col = 1.078095
Bank_Level_Parallism_Ready = 1.013359
write_to_read_ratio_blp_rw_average = 0.044256
GrpLevelPara = 1.066173 

BW Util details:
bwutil = 0.009437 
total_CMD = 443798 
util_bw = 4188 
Wasted_Col = 11735 
Wasted_Row = 8933 
Idle = 418942 

BW Util Bottlenecks: 
RCDc_limit = 10489 
RCDWRc_limit = 150 
WTRc_limit = 146 
RTWc_limit = 261 
CCDLc_limit = 1634 
rwq = 0 
CCDLc_limit_alone = 1616 
WTRc_limit_alone = 138 
RTWc_limit_alone = 251 

Commands details: 
total_CMD = 443798 
n_nop = 440311 
Read = 2004 
Write = 0 
L2_Alloc = 0 
L2_WB = 90 
n_act = 707 
n_pre = 691 
n_ref = 0 
n_req = 2029 
total_req = 2094 

Dual Bus Interface Util: 
issued_total_row = 1398 
issued_total_col = 2094 
Row_Bus_Util =  0.003150 
CoL_Bus_Util = 0.004718 
Either_Row_CoL_Bus_Util = 0.007857 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.001434 
queue_avg = 0.036794 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0367938
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=443798 n_nop=441343 n_act=501 n_pre=485 n_ref_event=0 n_req=1424 n_rd=1406 n_rd_L2_A=0 n_write=0 n_wr_bk=65 bw_util=0.006629
n_activity=32273 dram_eff=0.09116
bk0: 115a 442658i bk1: 97a 442798i bk2: 93a 442402i bk3: 80a 442307i bk4: 137a 441845i bk5: 79a 442834i bk6: 138a 442402i bk7: 85a 442613i bk8: 45a 443209i bk9: 44a 443209i bk10: 61a 442898i bk11: 46a 443030i bk12: 87a 442485i bk13: 70a 442917i bk14: 104a 442281i bk15: 125a 442451i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.659410
Row_Buffer_Locality_read = 0.665007
Row_Buffer_Locality_write = 0.222222
Bank_Level_Parallism = 1.110831
Bank_Level_Parallism_Col = 1.063506
Bank_Level_Parallism_Ready = 1.010847
write_to_read_ratio_blp_rw_average = 0.044012
GrpLevelPara = 1.052190 

BW Util details:
bwutil = 0.006629 
total_CMD = 443798 
util_bw = 2942 
Wasted_Col = 8572 
Wasted_Row = 6654 
Idle = 425630 

BW Util Bottlenecks: 
RCDc_limit = 7525 
RCDWRc_limit = 106 
WTRc_limit = 93 
RTWc_limit = 191 
CCDLc_limit = 1196 
rwq = 0 
CCDLc_limit_alone = 1182 
WTRc_limit_alone = 93 
RTWc_limit_alone = 177 

Commands details: 
total_CMD = 443798 
n_nop = 441343 
Read = 1406 
Write = 0 
L2_Alloc = 0 
L2_WB = 65 
n_act = 501 
n_pre = 485 
n_ref = 0 
n_req = 1424 
total_req = 1471 

Dual Bus Interface Util: 
issued_total_row = 986 
issued_total_col = 1471 
Row_Bus_Util =  0.002222 
CoL_Bus_Util = 0.003315 
Either_Row_CoL_Bus_Util = 0.005532 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000815 
queue_avg = 0.026523 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0265233
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=443798 n_nop=439979 n_act=740 n_pre=724 n_ref_event=0 n_req=2263 n_rd=2219 n_rd_L2_A=0 n_write=0 n_wr_bk=147 bw_util=0.01066
n_activity=46004 dram_eff=0.1029
bk0: 273a 440338i bk1: 254a 440862i bk2: 126a 441886i bk3: 144a 441831i bk4: 57a 443322i bk5: 94a 442915i bk6: 213a 441497i bk7: 231a 441005i bk8: 155a 441623i bk9: 178a 440940i bk10: 82a 442790i bk11: 112a 442138i bk12: 40a 443370i bk13: 22a 443509i bk14: 171a 441653i bk15: 67a 442964i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.678303
Row_Buffer_Locality_read = 0.688148
Row_Buffer_Locality_write = 0.181818
Bank_Level_Parallism = 1.164002
Bank_Level_Parallism_Col = 1.087282
Bank_Level_Parallism_Ready = 1.014743
write_to_read_ratio_blp_rw_average = 0.067014
GrpLevelPara = 1.075076 

BW Util details:
bwutil = 0.010663 
total_CMD = 443798 
util_bw = 4732 
Wasted_Col = 12461 
Wasted_Row = 9442 
Idle = 417163 

BW Util Bottlenecks: 
RCDc_limit = 10742 
RCDWRc_limit = 281 
WTRc_limit = 277 
RTWc_limit = 494 
CCDLc_limit = 1830 
rwq = 0 
CCDLc_limit_alone = 1808 
WTRc_limit_alone = 263 
RTWc_limit_alone = 486 

Commands details: 
total_CMD = 443798 
n_nop = 439979 
Read = 2219 
Write = 0 
L2_Alloc = 0 
L2_WB = 147 
n_act = 740 
n_pre = 724 
n_ref = 0 
n_req = 2263 
total_req = 2366 

Dual Bus Interface Util: 
issued_total_row = 1464 
issued_total_col = 2366 
Row_Bus_Util =  0.003299 
CoL_Bus_Util = 0.005331 
Either_Row_CoL_Bus_Util = 0.008605 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.002880 
queue_avg = 0.039471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0394707
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=443798 n_nop=440743 n_act=610 n_pre=594 n_ref_event=0 n_req=1763 n_rd=1728 n_rd_L2_A=0 n_write=0 n_wr_bk=130 bw_util=0.008373
n_activity=38003 dram_eff=0.09778
bk0: 212a 441007i bk1: 137a 441518i bk2: 221a 441163i bk3: 140a 441970i bk4: 86a 443318i bk5: 21a 443327i bk6: 52a 443142i bk7: 102a 442236i bk8: 101a 442637i bk9: 87a 443007i bk10: 136a 441374i bk11: 119a 442075i bk12: 50a 442883i bk13: 25a 443731i bk14: 138a 441963i bk15: 101a 442412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.660805
Row_Buffer_Locality_read = 0.671875
Row_Buffer_Locality_write = 0.114286
Bank_Level_Parallism = 1.153640
Bank_Level_Parallism_Col = 1.079619
Bank_Level_Parallism_Ready = 1.011248
write_to_read_ratio_blp_rw_average = 0.073471
GrpLevelPara = 1.068897 

BW Util details:
bwutil = 0.008373 
total_CMD = 443798 
util_bw = 3716 
Wasted_Col = 10333 
Wasted_Row = 7808 
Idle = 421941 

BW Util Bottlenecks: 
RCDc_limit = 8924 
RCDWRc_limit = 249 
WTRc_limit = 147 
RTWc_limit = 449 
CCDLc_limit = 1466 
rwq = 0 
CCDLc_limit_alone = 1446 
WTRc_limit_alone = 145 
RTWc_limit_alone = 431 

Commands details: 
total_CMD = 443798 
n_nop = 440743 
Read = 1728 
Write = 0 
L2_Alloc = 0 
L2_WB = 130 
n_act = 610 
n_pre = 594 
n_ref = 0 
n_req = 1763 
total_req = 1858 

Dual Bus Interface Util: 
issued_total_row = 1204 
issued_total_col = 1858 
Row_Bus_Util =  0.002713 
CoL_Bus_Util = 0.004187 
Either_Row_CoL_Bus_Util = 0.006884 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.002291 
queue_avg = 0.029712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0297117
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=443798 n_nop=441267 n_act=509 n_pre=493 n_ref_event=0 n_req=1507 n_rd=1498 n_rd_L2_A=0 n_write=0 n_wr_bk=34 bw_util=0.006904
n_activity=33451 dram_eff=0.0916
bk0: 76a 442740i bk1: 64a 442852i bk2: 40a 443463i bk3: 36a 443509i bk4: 92a 443064i bk5: 102a 443009i bk6: 204a 441181i bk7: 216a 440618i bk8: 36a 443193i bk9: 59a 442985i bk10: 18a 443744i bk11: 26a 443332i bk12: 116a 442799i bk13: 65a 442708i bk14: 196a 441223i bk15: 152a 441896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.669542
Row_Buffer_Locality_read = 0.673565
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.112751
Bank_Level_Parallism_Col = 1.060341
Bank_Level_Parallism_Ready = 1.009120
write_to_read_ratio_blp_rw_average = 0.022910
GrpLevelPara = 1.047684 

BW Util details:
bwutil = 0.006904 
total_CMD = 443798 
util_bw = 3064 
Wasted_Col = 8524 
Wasted_Row = 6767 
Idle = 425443 

BW Util Bottlenecks: 
RCDc_limit = 7712 
RCDWRc_limit = 76 
WTRc_limit = 32 
RTWc_limit = 97 
CCDLc_limit = 1094 
rwq = 0 
CCDLc_limit_alone = 1094 
WTRc_limit_alone = 32 
RTWc_limit_alone = 97 

Commands details: 
total_CMD = 443798 
n_nop = 441267 
Read = 1498 
Write = 0 
L2_Alloc = 0 
L2_WB = 34 
n_act = 509 
n_pre = 493 
n_ref = 0 
n_req = 1507 
total_req = 1532 

Dual Bus Interface Util: 
issued_total_row = 1002 
issued_total_col = 1532 
Row_Bus_Util =  0.002258 
CoL_Bus_Util = 0.003452 
Either_Row_CoL_Bus_Util = 0.005703 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.001185 
queue_avg = 0.024261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.024261
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=443798 n_nop=440234 n_act=700 n_pre=684 n_ref_event=0 n_req=2086 n_rd=2033 n_rd_L2_A=0 n_write=0 n_wr_bk=150 bw_util=0.009838
n_activity=44206 dram_eff=0.09876
bk0: 193a 441138i bk1: 109a 442367i bk2: 140a 441962i bk3: 186a 441628i bk4: 90a 442728i bk5: 78a 442985i bk6: 110a 442286i bk7: 163a 441409i bk8: 34a 443395i bk9: 99a 442323i bk10: 213a 441282i bk11: 258a 440512i bk12: 52a 443290i bk13: 46a 443293i bk14: 178a 441244i bk15: 84a 442794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.670662
Row_Buffer_Locality_read = 0.676340
Row_Buffer_Locality_write = 0.452830
Bank_Level_Parallism = 1.150354
Bank_Level_Parallism_Col = 1.077723
Bank_Level_Parallism_Ready = 1.007303
write_to_read_ratio_blp_rw_average = 0.066731
GrpLevelPara = 1.065777 

BW Util details:
bwutil = 0.009838 
total_CMD = 443798 
util_bw = 4366 
Wasted_Col = 11765 
Wasted_Row = 8946 
Idle = 418721 

BW Util Bottlenecks: 
RCDc_limit = 10293 
RCDWRc_limit = 232 
WTRc_limit = 248 
RTWc_limit = 410 
CCDLc_limit = 1621 
rwq = 0 
CCDLc_limit_alone = 1607 
WTRc_limit_alone = 246 
RTWc_limit_alone = 398 

Commands details: 
total_CMD = 443798 
n_nop = 440234 
Read = 2033 
Write = 0 
L2_Alloc = 0 
L2_WB = 150 
n_act = 700 
n_pre = 684 
n_ref = 0 
n_req = 2086 
total_req = 2183 

Dual Bus Interface Util: 
issued_total_row = 1384 
issued_total_col = 2183 
Row_Bus_Util =  0.003119 
CoL_Bus_Util = 0.004919 
Either_Row_CoL_Bus_Util = 0.008031 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000842 
queue_avg = 0.032977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0329767
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=443798 n_nop=439237 n_act=904 n_pre=888 n_ref_event=0 n_req=2680 n_rd=2634 n_rd_L2_A=0 n_write=0 n_wr_bk=150 bw_util=0.01255
n_activity=52136 dram_eff=0.1068
bk0: 110a 442171i bk1: 135a 442322i bk2: 191a 441754i bk3: 161a 442009i bk4: 172a 440946i bk5: 92a 442448i bk6: 311a 439941i bk7: 186a 441301i bk8: 83a 442369i bk9: 157a 442565i bk10: 144a 442185i bk11: 177a 441464i bk12: 157a 440939i bk13: 127a 442298i bk14: 210a 440716i bk15: 221a 441046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.667537
Row_Buffer_Locality_read = 0.675778
Row_Buffer_Locality_write = 0.195652
Bank_Level_Parallism = 1.206352
Bank_Level_Parallism_Col = 1.108116
Bank_Level_Parallism_Ready = 1.020364
write_to_read_ratio_blp_rw_average = 0.056410
GrpLevelPara = 1.091279 

BW Util details:
bwutil = 0.012546 
total_CMD = 443798 
util_bw = 5568 
Wasted_Col = 14776 
Wasted_Row = 10800 
Idle = 412654 

BW Util Bottlenecks: 
RCDc_limit = 13135 
RCDWRc_limit = 290 
WTRc_limit = 239 
RTWc_limit = 444 
CCDLc_limit = 2143 
rwq = 0 
CCDLc_limit_alone = 2114 
WTRc_limit_alone = 228 
RTWc_limit_alone = 426 

Commands details: 
total_CMD = 443798 
n_nop = 439237 
Read = 2634 
Write = 0 
L2_Alloc = 0 
L2_WB = 150 
n_act = 904 
n_pre = 888 
n_ref = 0 
n_req = 2680 
total_req = 2784 

Dual Bus Interface Util: 
issued_total_row = 1792 
issued_total_col = 2784 
Row_Bus_Util =  0.004038 
CoL_Bus_Util = 0.006273 
Either_Row_CoL_Bus_Util = 0.010277 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.003289 
queue_avg = 0.048060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0480602
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=443798 n_nop=442198 n_act=332 n_pre=316 n_ref_event=0 n_req=913 n_rd=896 n_rd_L2_A=0 n_write=0 n_wr_bk=58 bw_util=0.004299
n_activity=21365 dram_eff=0.0893
bk0: 23a 443352i bk1: 64a 443132i bk2: 39a 443492i bk3: 53a 443449i bk4: 13a 443800i bk5: 88a 442120i bk6: 85a 442737i bk7: 60a 442710i bk8: 37a 443360i bk9: 46a 443088i bk10: 51a 443542i bk11: 14a 443762i bk12: 56a 442733i bk13: 74a 442557i bk14: 76a 442592i bk15: 117a 442215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.649507
Row_Buffer_Locality_read = 0.661830
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.132929
Bank_Level_Parallism_Col = 1.068664
Bank_Level_Parallism_Ready = 1.010427
write_to_read_ratio_blp_rw_average = 0.066707
GrpLevelPara = 1.065803 

BW Util details:
bwutil = 0.004299 
total_CMD = 443798 
util_bw = 1908 
Wasted_Col = 5580 
Wasted_Row = 4253 
Idle = 432057 

BW Util Bottlenecks: 
RCDc_limit = 4903 
RCDWRc_limit = 141 
WTRc_limit = 0 
RTWc_limit = 176 
CCDLc_limit = 708 
rwq = 0 
CCDLc_limit_alone = 704 
WTRc_limit_alone = 0 
RTWc_limit_alone = 172 

Commands details: 
total_CMD = 443798 
n_nop = 442198 
Read = 896 
Write = 0 
L2_Alloc = 0 
L2_WB = 58 
n_act = 332 
n_pre = 316 
n_ref = 0 
n_req = 913 
total_req = 954 

Dual Bus Interface Util: 
issued_total_row = 648 
issued_total_col = 954 
Row_Bus_Util =  0.001460 
CoL_Bus_Util = 0.002150 
Either_Row_CoL_Bus_Util = 0.003605 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.001250 
queue_avg = 0.015994 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0159938

========= L2 cache stats =========
L2_cache_bank[0]: Access = 59923, Miss = 1320, Miss_rate = 0.022, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[1]: Access = 108227, Miss = 924, Miss_rate = 0.009, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[2]: Access = 60393, Miss = 1821, Miss_rate = 0.030, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[3]: Access = 56462, Miss = 1036, Miss_rate = 0.018, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[4]: Access = 63777, Miss = 1555, Miss_rate = 0.024, Pending_hits = 206, Reservation_fails = 0
L2_cache_bank[5]: Access = 60145, Miss = 1191, Miss_rate = 0.020, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[6]: Access = 63492, Miss = 1004, Miss_rate = 0.016, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[7]: Access = 63292, Miss = 1075, Miss_rate = 0.017, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[8]: Access = 66756, Miss = 1190, Miss_rate = 0.018, Pending_hits = 102, Reservation_fails = 0
L2_cache_bank[9]: Access = 52704, Miss = 1019, Miss_rate = 0.019, Pending_hits = 80, Reservation_fails = 0
L2_cache_bank[10]: Access = 55841, Miss = 680, Miss_rate = 0.012, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[11]: Access = 64027, Miss = 855, Miss_rate = 0.013, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[12]: Access = 57932, Miss = 1258, Miss_rate = 0.022, Pending_hits = 94, Reservation_fails = 0
L2_cache_bank[13]: Access = 62574, Miss = 1497, Miss_rate = 0.024, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[14]: Access = 59192, Miss = 562, Miss_rate = 0.009, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[15]: Access = 67119, Miss = 1292, Miss_rate = 0.019, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[16]: Access = 63457, Miss = 901, Miss_rate = 0.014, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[17]: Access = 62829, Miss = 622, Miss_rate = 0.010, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[18]: Access = 66614, Miss = 1698, Miss_rate = 0.025, Pending_hits = 209, Reservation_fails = 0
L2_cache_bank[19]: Access = 55999, Miss = 672, Miss_rate = 0.012, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[20]: Access = 66529, Miss = 1882, Miss_rate = 0.028, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[21]: Access = 66199, Miss = 1047, Miss_rate = 0.016, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[22]: Access = 58771, Miss = 868, Miss_rate = 0.015, Pending_hits = 73, Reservation_fails = 0
L2_cache_bank[23]: Access = 51714, Miss = 147, Miss_rate = 0.003, Pending_hits = 7, Reservation_fails = 0
L2_total_cache_accesses = 1513968
L2_total_cache_misses = 26116
L2_total_cache_miss_rate = 0.0173
L2_total_cache_pending_hits = 2340
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1160709
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2327
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8413
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 14928
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 324803
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 235
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2540
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1186377
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 327591
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.246
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1513968
icnt_total_pkts_simt_to_mem=1513968
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.25579
	minimum = 5
	maximum = 15
Network latency average = 5.25579
	minimum = 5
	maximum = 15
Slowest packet = 3024120
Flit latency average = 5.25579
	minimum = 5
	maximum = 15
Slowest flit = 3024120
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0124093
	minimum = 0.00934288 (at node 38)
	maximum = 0.0182186 (at node 42)
Accepted packet rate average = 0.0124093
	minimum = 0.00934288 (at node 38)
	maximum = 0.0182186 (at node 42)
Injected flit rate average = 0.0124093
	minimum = 0.00934288 (at node 38)
	maximum = 0.0182186 (at node 42)
Accepted flit rate average= 0.0124093
	minimum = 0.00934288 (at node 38)
	maximum = 0.0182186 (at node 42)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 83.876 (10 samples)
	minimum = 5 (10 samples)
	maximum = 390.9 (10 samples)
Network latency average = 29.13 (10 samples)
	minimum = 5 (10 samples)
	maximum = 193.2 (10 samples)
Flit latency average = 29.13 (10 samples)
	minimum = 5 (10 samples)
	maximum = 193.2 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.123548 (10 samples)
	minimum = 0.0912773 (10 samples)
	maximum = 0.236359 (10 samples)
Accepted packet rate average = 0.123548 (10 samples)
	minimum = 0.0912773 (10 samples)
	maximum = 0.236359 (10 samples)
Injected flit rate average = 0.123548 (10 samples)
	minimum = 0.0912773 (10 samples)
	maximum = 0.236359 (10 samples)
Accepted flit rate average = 0.123548 (10 samples)
	minimum = 0.0912773 (10 samples)
	maximum = 0.236359 (10 samples)
Injected packet size average = 1 (10 samples)
Accepted packet size average = 1 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 57 sec (417 sec)
gpgpu_simulation_rate = 46488 (inst/sec)
gpgpu_simulation_rate = 603 (cycle/sec)
gpgpu_silicon_slowdown = 2349917x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 10 times
Processing time: 416659.187500 (ms)
Result stored in result.txt
GPGPU-Sim: *** exit detected ***
