#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000018323b342e0 .scope module, "rippleadder" "rippleadder" 2 3;
 .timescale -9 -10;
v0000018323b2b7f0_0 .var "cin", 0 0;
v0000018323b2b930_0 .var "clk", 0 0;
v0000018323b9de10_0 .net "cout", 0 0, L_0000018323b9f0f0;  1 drivers
v0000018323b9e3b0_0 .var/i "i", 31 0;
v0000018323b9deb0_0 .var "i0", 3 0;
v0000018323b9daf0_0 .var "i1", 3 0;
v0000018323b9d5f0_0 .net "o", 3 0, L_0000018323b9d9b0;  1 drivers
v0000018323b9d550_0 .var "reset", 0 0;
v0000018323b9d7d0 .array "test_vecs", 9 0, 8 0;
E_0000018323b312c0 .event anyedge, v0000018323b2e9d0_0, v0000018323b2f6f0_0, v0000018323b2f150_0;
S_0000018323b34470 .scope module, "u0" "fulladdR" 2 36, 3 14 0, S_0000018323b342e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000018323b2f150_0 .net "a", 3 0, v0000018323b9deb0_0;  1 drivers
v0000018323b2f6f0_0 .net "b", 3 0, v0000018323b9daf0_0;  1 drivers
v0000018323b2fa10_0 .net "c", 2 0, L_0000018323b9cdd0;  1 drivers
v0000018323b2fab0_0 .net "cin", 0 0, v0000018323b2b7f0_0;  1 drivers
v0000018323b2fbf0_0 .net "cout", 0 0, L_0000018323b9f0f0;  alias, 1 drivers
v0000018323b2dd50_0 .net "sum", 3 0, L_0000018323b9d9b0;  alias, 1 drivers
L_0000018323b9dff0 .part v0000018323b9deb0_0, 0, 1;
L_0000018323b9e130 .part v0000018323b9daf0_0, 0, 1;
L_0000018323b9e450 .part v0000018323b9deb0_0, 1, 1;
L_0000018323b9e4f0 .part v0000018323b9daf0_0, 1, 1;
L_0000018323b9df50 .part L_0000018323b9cdd0, 0, 1;
L_0000018323b9e090 .part v0000018323b9deb0_0, 2, 1;
L_0000018323b9e590 .part v0000018323b9daf0_0, 2, 1;
L_0000018323b9d870 .part L_0000018323b9cdd0, 1, 1;
L_0000018323b9cdd0 .concat8 [ 1 1 1 0], L_0000018323b2cf40, L_0000018323b2c990, L_0000018323b9f5c0;
L_0000018323b9e1d0 .part v0000018323b9deb0_0, 3, 1;
L_0000018323b9d410 .part v0000018323b9daf0_0, 3, 1;
L_0000018323b9d690 .part L_0000018323b9cdd0, 2, 1;
L_0000018323b9d9b0 .concat8 [ 1 1 1 1], L_0000018323b2d330, L_0000018323b2c680, L_0000018323b2cb50, L_0000018323b9f630;
S_0000018323b38df0 .scope module, "u0" "fulladd" 3 16, 3 1 0, S_0000018323b34470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
L_0000018323b2ced0 .functor XOR 1, L_0000018323b9dff0, L_0000018323b9e130, C4<0>, C4<0>;
L_0000018323b2d330 .functor XOR 1, L_0000018323b2ced0, v0000018323b2b7f0_0, C4<0>, C4<0>;
L_0000018323b2c5a0 .functor AND 1, L_0000018323b9dff0, L_0000018323b9e130, C4<1>, C4<1>;
L_0000018323b2d100 .functor AND 1, L_0000018323b9dff0, v0000018323b2b7f0_0, C4<1>, C4<1>;
L_0000018323b2c7d0 .functor AND 1, v0000018323b2b7f0_0, L_0000018323b9e130, C4<1>, C4<1>;
L_0000018323b2c760 .functor OR 1, L_0000018323b2c5a0, L_0000018323b2d100, C4<0>, C4<0>;
L_0000018323b2cf40 .functor OR 1, L_0000018323b2c760, L_0000018323b2c7d0, C4<0>, C4<0>;
v0000018323b2f290_0 .net "a", 0 0, L_0000018323b9dff0;  1 drivers
v0000018323b2ddf0_0 .net "b", 0 0, L_0000018323b9e130;  1 drivers
v0000018323b2e9d0_0 .net "c", 0 0, v0000018323b2b7f0_0;  alias, 1 drivers
v0000018323b2e1b0_0 .net "carry", 0 0, L_0000018323b2cf40;  1 drivers
v0000018323b2df30_0 .net "sum", 0 0, L_0000018323b2d330;  1 drivers
v0000018323b2ec50_0 .net "w1", 0 0, L_0000018323b2ced0;  1 drivers
v0000018323b2ebb0_0 .net "w2", 0 0, L_0000018323b2c5a0;  1 drivers
v0000018323b2dfd0_0 .net "w3", 0 0, L_0000018323b2d100;  1 drivers
v0000018323b2e570_0 .net "w4", 0 0, L_0000018323b2c7d0;  1 drivers
v0000018323b2f1f0_0 .net "w5", 0 0, L_0000018323b2c760;  1 drivers
S_0000018323b38f80 .scope module, "u1" "fulladd" 3 17, 3 1 0, S_0000018323b34470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
L_0000018323b2d410 .functor XOR 1, L_0000018323b9e450, L_0000018323b9e4f0, C4<0>, C4<0>;
L_0000018323b2c680 .functor XOR 1, L_0000018323b2d410, L_0000018323b9df50, C4<0>, C4<0>;
L_0000018323b2c6f0 .functor AND 1, L_0000018323b9e450, L_0000018323b9e4f0, C4<1>, C4<1>;
L_0000018323b2cd10 .functor AND 1, L_0000018323b9e450, L_0000018323b9df50, C4<1>, C4<1>;
L_0000018323b2c840 .functor AND 1, L_0000018323b9df50, L_0000018323b9e4f0, C4<1>, C4<1>;
L_0000018323b2d020 .functor OR 1, L_0000018323b2c6f0, L_0000018323b2cd10, C4<0>, C4<0>;
L_0000018323b2c990 .functor OR 1, L_0000018323b2d020, L_0000018323b2c840, C4<0>, C4<0>;
v0000018323b2f970_0 .net "a", 0 0, L_0000018323b9e450;  1 drivers
v0000018323b2ea70_0 .net "b", 0 0, L_0000018323b9e4f0;  1 drivers
v0000018323b2de90_0 .net "c", 0 0, L_0000018323b9df50;  1 drivers
v0000018323b2e070_0 .net "carry", 0 0, L_0000018323b2c990;  1 drivers
v0000018323b2f790_0 .net "sum", 0 0, L_0000018323b2c680;  1 drivers
v0000018323b2e750_0 .net "w1", 0 0, L_0000018323b2d410;  1 drivers
v0000018323b2f470_0 .net "w2", 0 0, L_0000018323b2c6f0;  1 drivers
v0000018323b2f650_0 .net "w3", 0 0, L_0000018323b2cd10;  1 drivers
v0000018323b2e890_0 .net "w4", 0 0, L_0000018323b2c840;  1 drivers
v0000018323b2e110_0 .net "w5", 0 0, L_0000018323b2d020;  1 drivers
S_0000018323ae6460 .scope module, "u2" "fulladd" 3 18, 3 1 0, S_0000018323b34470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
L_0000018323b2d170 .functor XOR 1, L_0000018323b9e090, L_0000018323b9e590, C4<0>, C4<0>;
L_0000018323b2cb50 .functor XOR 1, L_0000018323b2d170, L_0000018323b9d870, C4<0>, C4<0>;
L_0000018323b2ca70 .functor AND 1, L_0000018323b9e090, L_0000018323b9e590, C4<1>, C4<1>;
L_0000018323b2cbc0 .functor AND 1, L_0000018323b9e090, L_0000018323b9d870, C4<1>, C4<1>;
L_0000018323b2cae0 .functor AND 1, L_0000018323b9d870, L_0000018323b9e590, C4<1>, C4<1>;
L_0000018323b2cc30 .functor OR 1, L_0000018323b2ca70, L_0000018323b2cbc0, C4<0>, C4<0>;
L_0000018323b9f5c0 .functor OR 1, L_0000018323b2cc30, L_0000018323b2cae0, C4<0>, C4<0>;
v0000018323b2ef70_0 .net "a", 0 0, L_0000018323b9e090;  1 drivers
v0000018323b2ecf0_0 .net "b", 0 0, L_0000018323b9e590;  1 drivers
v0000018323b2eb10_0 .net "c", 0 0, L_0000018323b9d870;  1 drivers
v0000018323b2f5b0_0 .net "carry", 0 0, L_0000018323b9f5c0;  1 drivers
v0000018323b2ed90_0 .net "sum", 0 0, L_0000018323b2cb50;  1 drivers
v0000018323b2fb50_0 .net "w1", 0 0, L_0000018323b2d170;  1 drivers
v0000018323b2e390_0 .net "w2", 0 0, L_0000018323b2ca70;  1 drivers
v0000018323b2f010_0 .net "w3", 0 0, L_0000018323b2cbc0;  1 drivers
v0000018323b2f3d0_0 .net "w4", 0 0, L_0000018323b2cae0;  1 drivers
v0000018323b2ee30_0 .net "w5", 0 0, L_0000018323b2cc30;  1 drivers
S_0000018323ae65f0 .scope module, "u3" "fulladd" 3 19, 3 1 0, S_0000018323b34470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
L_0000018323b9f470 .functor XOR 1, L_0000018323b9e1d0, L_0000018323b9d410, C4<0>, C4<0>;
L_0000018323b9f630 .functor XOR 1, L_0000018323b9f470, L_0000018323b9d690, C4<0>, C4<0>;
L_0000018323b9fb00 .functor AND 1, L_0000018323b9e1d0, L_0000018323b9d410, C4<1>, C4<1>;
L_0000018323b9f1d0 .functor AND 1, L_0000018323b9e1d0, L_0000018323b9d690, C4<1>, C4<1>;
L_0000018323b9f7f0 .functor AND 1, L_0000018323b9d690, L_0000018323b9d410, C4<1>, C4<1>;
L_0000018323b9f710 .functor OR 1, L_0000018323b9fb00, L_0000018323b9f1d0, C4<0>, C4<0>;
L_0000018323b9f0f0 .functor OR 1, L_0000018323b9f710, L_0000018323b9f7f0, C4<0>, C4<0>;
v0000018323b2e250_0 .net "a", 0 0, L_0000018323b9e1d0;  1 drivers
v0000018323b2f830_0 .net "b", 0 0, L_0000018323b9d410;  1 drivers
v0000018323b2e430_0 .net "c", 0 0, L_0000018323b9d690;  1 drivers
v0000018323b2f330_0 .net "carry", 0 0, L_0000018323b9f0f0;  alias, 1 drivers
v0000018323b2f510_0 .net "sum", 0 0, L_0000018323b9f630;  1 drivers
v0000018323b2eed0_0 .net "w1", 0 0, L_0000018323b9f470;  1 drivers
v0000018323b2e6b0_0 .net "w2", 0 0, L_0000018323b9fb00;  1 drivers
v0000018323b2f0b0_0 .net "w3", 0 0, L_0000018323b9f1d0;  1 drivers
v0000018323b2f8d0_0 .net "w4", 0 0, L_0000018323b9f7f0;  1 drivers
v0000018323b2e930_0 .net "w5", 0 0, L_0000018323b9f710;  1 drivers
    .scope S_0000018323b342e0;
T_0 ;
    %vpi_call 2 13 "$dumpfile", "rippleadder.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000018323b342e0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000018323b342e0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018323b9d550_0, 0, 1;
    %delay 125, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018323b9d550_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0000018323b342e0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018323b2b930_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0000018323b342e0;
T_3 ;
    %delay 50, 0;
    %load/vec4 v0000018323b2b930_0;
    %inv;
    %store/vec4 v0000018323b2b930_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000018323b342e0;
T_4 ;
    %pushi/vec4 0, 0, 9;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018323b9d7d0, 4, 0;
    %pushi/vec4 1, 0, 9;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018323b9d7d0, 4, 0;
    %pushi/vec4 34, 0, 9;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018323b9d7d0, 4, 0;
    %pushi/vec4 35, 0, 9;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018323b9d7d0, 4, 0;
    %pushi/vec4 68, 0, 9;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018323b9d7d0, 4, 0;
    %pushi/vec4 69, 0, 9;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018323b9d7d0, 4, 0;
    %pushi/vec4 342, 0, 9;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018323b9d7d0, 4, 0;
    %pushi/vec4 343, 0, 9;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018323b9d7d0, 4, 0;
    %pushi/vec4 478, 0, 9;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018323b9d7d0, 4, 0;
    %pushi/vec4 479, 0, 9;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018323b9d7d0, 4, 0;
    %end;
    .thread T_4;
    .scope S_0000018323b342e0;
T_5 ;
    %pushi/vec4 0, 0, 41;
    %split/vec4 32;
    %store/vec4 v0000018323b9e3b0_0, 0, 32;
    %split/vec4 1;
    %store/vec4 v0000018323b2b7f0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000018323b9daf0_0, 0, 4;
    %store/vec4 v0000018323b9deb0_0, 0, 4;
    %end;
    .thread T_5;
    .scope S_0000018323b342e0;
T_6 ;
    %delay 60, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018323b9e3b0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000018323b9e3b0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_6.1, 5;
    %delay 100, 0;
    %ix/getv/s 4, v0000018323b9e3b0_0;
    %load/vec4a v0000018323b9d7d0, 4;
    %split/vec4 1;
    %store/vec4 v0000018323b2b7f0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000018323b9daf0_0, 0, 4;
    %store/vec4 v0000018323b9deb0_0, 0, 4;
    %load/vec4 v0000018323b9e3b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018323b9e3b0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %delay 1000, 0;
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000018323b342e0;
T_7 ;
    %wait E_0000018323b312c0;
    %vpi_call 2 46 "$monitor", "At time = %t, i0=%b, i1=%b,cin=%b,Sum = %b,Carry %b", $time, v0000018323b9deb0_0, v0000018323b9daf0_0, v0000018323b2b7f0_0, v0000018323b9d5f0_0, v0000018323b9de10_0 {0 0 0};
    %jmp T_7;
    .thread T_7, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\rippleaddertb.v";
    ".\rippleadder.v";
