Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Fri Jan 26 16:57:55 2018
| Host         : ocaepc57 running 64-bit unknown
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             241 |           95 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              50 |           25 |
| Yes          | No                    | No                     |              13 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+
|      Clock Signal      |                            Enable Signal                           |                                Set/Reset Signal                                | Slice Load Count | Bel Load Count |
+------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+
|  mire/ck/inst/clk_out1 |                                                                    | mire/conv/apply_conv_core_inst/o_c_7_0_lpi_2[7]_i_1_n_0                        |                4 |              4 |
|  mire/ck/inst/clk_out1 | mire/conv/apply_conv_core_inst/CONV_NB_K_and_17_cse0               |                                                                                |                4 |              6 |
|  mire/ck/inst/clk_out1 |                                                                    | mire/conv/apply_conv_core_inst/o_r_6_0_lpi_2[6]_i_1_n_0                        |                3 |              7 |
|  mire/ck/inst/clk_out1 | mire/conv/apply_conv_core_inst/CONV_V_SLIDE_j_6_0_lpi_3[6]_i_1_n_0 |                                                                                |                3 |              7 |
|  mire/ck/inst/clk_out1 | mire/rd/C_Sync/sync_c_q[1][9]_i_1_n_0                              | mire/rd/C_Sync/sync_c_q[0][9]_i_1_n_0                                          |                3 |              9 |
|  mire/ck/inst/clk_out1 |                                                                    | mire/rd/C_Sync/sync_c_q[0][9]_i_1_n_0                                          |                4 |             11 |
|  mire/ck/inst/clk_out1 |                                                                    | mire/conv/apply_conv_core_inst/CONV_H_SLIDE_CONV_H_SLIDE_and_itm_3[11]_i_1_n_0 |                5 |             12 |
|  mire/ck/inst/clk_out1 |                                                                    | mire/rd/vga_q_q[data][0][7]_i_1_n_0                                            |                9 |             16 |
|  mire/ck/inst/clk_out1 |                                                                    |                                                                                |               99 |            254 |
+------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     1 |
| 6      |                     1 |
| 7      |                     2 |
| 9      |                     1 |
| 11     |                     1 |
| 12     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


