0.6
2018.3
Dec  7 2018
00:33:28
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_audio_preprocessor_0_0/sim/design_1_audio_preprocessor_0_0.sv,1711498655,systemVerilog,,C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ipshared/ad41/src/Level_2.sv,,design_1_audio_preprocessor_0_0,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/85a3;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd,1711134808,vhdl,,,,design_1_axi_gpio_0_0,,,,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_gpio_0_1/sim/design_1_axi_gpio_0_1.vhd,1711135125,vhdl,,,,design_1_axi_gpio_0_1,,,,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_gpio_1_0/sim/design_1_axi_gpio_1_0.vhd,1711134808,vhdl,,,,design_1_axi_gpio_1_0,,,,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_iic_0_0/sim/design_1_axi_iic_0_0.vhd,1711134808,vhdl,,,,design_1_axi_iic_0_0,,,,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_iic_0_2/sim/design_1_axi_iic_0_2.vhd,1711134808,vhdl,,,,design_1_axi_iic_0_2,,,,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd,1711134808,vhdl,,,,design_1_axi_uartlite_0_0,,,,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v,1711134808,verilog,,C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v,,design_1_clk_wiz_1_0,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/85a3;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v,1711134808,verilog,,C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v,,design_1_clk_wiz_1_0_clk_wiz,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/85a3;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd,1711134808,vhdl,,,,design_1_dlmb_bram_if_cntlr_0,,,,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd,1711134808,vhdl,,,,design_1_dlmb_v10_0,,,,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_fft_wrapper_0_1/sim/design_1_fft_wrapper_0_1.sv,1711562698,systemVerilog,,,,design_1_fft_wrapper_0_1,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/85a3;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_i2s_0_0/sim/design_1_i2s_0_0.v,1711135125,verilog,,C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v,,design_1_i2s_0_0,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/85a3;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd,1711134808,vhdl,,,,design_1_ilmb_bram_if_cntlr_0,,,,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd,1711134808,vhdl,,,,design_1_ilmb_v10_0,,,,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v,1711134808,verilog,,C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/sim/design_1_microblaze_0_xlconcat_0.v,,design_1_lmb_bram_0,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/85a3;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd,1711134808,vhdl,,,,design_1_mdm_1_0,,,,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mic_storage_0_1/sim/design_1_mic_storage_0_1.v,1711135126,verilog,,C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_playback_ctrl_0_0/sim/design_1_playback_ctrl_0_0.v,,design_1_mic_storage_0_1,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/85a3;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd,1711134809,vhdl,,,,design_1_microblaze_0_0,,,,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/sim/design_1_microblaze_0_axi_intc_0.vhd,1711134809,vhdl,,,,design_1_microblaze_0_axi_intc_0,,,,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/sim/design_1_microblaze_0_xlconcat_0.v,1711134809,verilog,,C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v,,design_1_microblaze_0_xlconcat_0,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/85a3;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_one_reg_0_0/sim/design_1_one_reg_0_0.v,1711135126,verilog,,,,design_1_one_reg_0_0,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/85a3;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_playback_ctrl_0_0/sim/design_1_playback_ctrl_0_0.v,1711135126,verilog,,C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_one_reg_0_0/sim/design_1_one_reg_0_0.v,,design_1_playback_ctrl_0_0,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/85a3;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/sim/design_1_rst_clk_wiz_1_100M_0.vhd,1711134809,vhdl,,,,design_1_rst_clk_wiz_1_100m_0,,,,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_spi_controller_0_0/sim/design_1_spi_controller_0_0.v,1711135126,verilog,,C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mic_storage_0_1/sim/design_1_mic_storage_0_1.v,,design_1_spi_controller_0_0,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/85a3;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v,1711134809,verilog,,C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_i2s_0_0/sim/design_1_i2s_0_0.v,,design_1_xbar_1,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/85a3;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ipshared/ad41/src/Level_1.sv,1711562698,systemVerilog,,C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ipshared/ad41/src/Level_3.sv,,level_1,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/85a3;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ipshared/ad41/src/Level_2.sv,1711562698,systemVerilog,,C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ipshared/ad41/src/Level_1.sv,,level_2,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/85a3;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ipshared/ad41/src/Level_3.sv,1711562698,systemVerilog,,C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ipshared/ad41/src/Level_4.sv,,level_3,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/85a3;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ipshared/ad41/src/Level_4.sv,1711562698,systemVerilog,,C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ipshared/ad41/src/Level_5.sv,,level_4,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/85a3;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ipshared/ad41/src/Level_5.sv,1711562698,systemVerilog,,C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ipshared/ad41/src/butterfly.sv,,level_5,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/85a3;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ipshared/ad41/src/butterfly.sv,1711562698,systemVerilog,,C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ipshared/ad41/src/fft.sv,,radix_2_butterfly;radix_4_butterfly;radix_8_butterfly,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/85a3;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ipshared/ad41/src/fft.sv,1711562698,systemVerilog,,C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ipshared/ad41/src/fft_wrapper.sv,,fft,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/85a3;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ipshared/ad41/src/fft_wrapper.sv,1711562698,systemVerilog,,C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_fft_wrapper_0_1/sim/design_1_fft_wrapper_0_1.sv,,fft_wrapper,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/85a3;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v,1711561226,verilog,,C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_spi_controller_0_0/sim/design_1_spi_controller_0_0.v,,I2S_audio_imp_NNRZ5J;design_1;design_1_axi_interconnect_0_0;i2c_cap_btn_imp_1GWOCP;m00_couplers_imp_1CA5Z32;m01_couplers_imp_I4GRPB;m02_couplers_imp_1BOGR4T;m03_couplers_imp_J0G1J0;m04_couplers_imp_19YU2FS;m05_couplers_imp_KSVY9L;m06_couplers_imp_18J6S0R;m07_couplers_imp_LYVHKQ;m08_couplers_imp_1FF5BKI;microblaze_0_local_memory_imp_1K0VQXK;s00_couplers_imp_O7FAN0,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/85a3;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1711134807,verilog,,,,glbl,,,,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sim_1/new/top_tp.sv,1711134808,systemVerilog,,,,spi_mic_tb,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/85a3;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv,1711144519,systemVerilog,,C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_audio_preprocessor_0_0/sim/design_1_audio_preprocessor_0_0.sv,,audio_preprocessor,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/85a3;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1711562698,verilog,,,,design_1_wrapper,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/85a3;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/new/i2s.v,1711134809,verilog,,C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/new/spi_controller.sv,,i2s,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/85a3;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/new/mic_storage.sv,1711134809,verilog,,C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/new/playback_ctrl.sv,,mic_storage,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/85a3;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/new/one_reg.v,1711134809,verilog,,C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v,,one_reg,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/85a3;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/new/playback_ctrl.sv,1711134809,verilog,,C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/new/one_reg.v,,playback_ctrl,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/85a3;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/new/spi_controller.sv,1711134809,verilog,,C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/new/mic_storage.sv,,spi_controller,,,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/85a3;../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
