static int F_1 ( int V_1 , int V_2 )\r\n{\r\nconst T_1 V_3 = F_2 () -> V_4 / 1000000 ;\r\nunion V_5 V_6 ;\r\nunion V_7 V_8 ;\r\nunion V_9 V_10 ;\r\nV_10 . V_11 = F_3 ( F_4 ( V_2 , V_1 ) ) ;\r\nV_10 . V_12 . V_13 = 0 ;\r\nF_5 ( F_4 ( V_2 , V_1 ) , V_10 . V_11 ) ;\r\nV_6 . V_11 =\r\nF_3 ( F_6 ( V_2 , V_1 ) ) ;\r\nV_8 . V_11 =\r\nF_3 ( F_7 ( V_2 , V_1 ) ) ;\r\nif ( V_6 . V_12 . V_14 ) {\r\nV_8 . V_12 . V_15 =\r\n( 10000ull * V_3 ) >> 10 ;\r\n} else {\r\nV_8 . V_12 . V_15 =\r\n( 1600ull * V_3 ) >> 10 ;\r\n}\r\nF_5 ( F_7 ( V_2 , V_1 ) ,\r\nV_8 . V_11 ) ;\r\nif ( V_6 . V_12 . V_14 ) {\r\nunion V_16 V_17 ;\r\nV_17 . V_11 =\r\nF_3 ( F_8 ( V_2 , V_1 ) ) ;\r\nV_17 . V_12 . V_18 = 0 ;\r\nV_17 . V_12 . V_19 = 3 ;\r\nV_17 . V_12 . V_20 = 1 ;\r\nV_17 . V_12 . V_21 = 1 ;\r\nF_5 ( F_8 ( V_2 , V_1 ) ,\r\nV_17 . V_11 ) ;\r\n} else {\r\nunion V_5 V_22 ;\r\nV_22 . V_11 =\r\nF_3 ( F_6 ( V_2 , V_1 ) ) ;\r\nif ( V_22 . V_12 . V_23 ) {\r\nunion V_24 V_25 ;\r\nV_25 . V_11 =\r\nF_3 ( F_9\r\n( V_2 , V_1 ) ) ;\r\nV_25 . V_12 . V_26 = 1 ;\r\nV_25 . V_12 . V_27 = 1 ;\r\nV_25 . V_12 . V_28 = 2 ;\r\nF_5 ( F_9\r\n( V_2 , V_1 ) ,\r\nV_25 . V_11 ) ;\r\n} else {\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_10 ( int V_1 , int V_2 )\r\n{\r\nunion V_29 V_30 ;\r\nV_30 . V_11 =\r\nF_3 ( F_11 ( V_2 , V_1 ) ) ;\r\nif ( F_2 () -> V_31 != V_32 ) {\r\nV_30 . V_12 . V_33 = 1 ;\r\nF_5 ( F_11 ( V_2 , V_1 ) ,\r\nV_30 . V_11 ) ;\r\nif ( F_12\r\n( F_11 ( V_2 , V_1 ) ,\r\nunion V_29 , V_33 , == , 0 , 10000 ) ) {\r\nF_13 ( L_1\r\nL_2 ,\r\nV_1 , V_2 ) ;\r\nreturn - 1 ;\r\n}\r\n}\r\nV_30 . V_12 . V_34 = 1 ;\r\nV_30 . V_12 . V_35 = 1 ;\r\nV_30 . V_12 . V_36 = 0 ;\r\nF_5 ( F_11 ( V_2 , V_1 ) ,\r\nV_30 . V_11 ) ;\r\nif ( ( F_2 () -> V_31 != V_32 ) &&\r\nF_12 ( F_14 ( V_2 , V_1 ) ,\r\nunion V_37 , V_38 , == , 1 ,\r\n10000 ) ) {\r\nreturn - 1 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_15 ( int V_1 ,\r\nint V_2 ,\r\nT_2\r\nV_39 )\r\n{\r\nint V_40 ;\r\nunion V_9 V_10 ;\r\nunion V_5 V_22 ;\r\nV_10 . V_11 = F_3 ( F_4 ( V_2 , V_1 ) ) ;\r\nV_40 = V_10 . V_12 . V_13 ;\r\nV_10 . V_12 . V_13 = 0 ;\r\nF_5 ( F_4 ( V_2 , V_1 ) , V_10 . V_11 ) ;\r\nif ( F_12\r\n( F_4 ( V_2 , V_1 ) , union V_9 ,\r\nV_41 , == , 1 , 10000 )\r\n|| F_12 ( F_4 ( V_2 , V_1 ) ,\r\nunion V_9 , V_42 , == , 1 ,\r\n10000 ) ) {\r\nF_13\r\n( L_3 ,\r\nV_1 , V_2 ) ;\r\nreturn - 1 ;\r\n}\r\nV_10 . V_11 = F_3 ( F_4 ( V_2 , V_1 ) ) ;\r\nV_22 . V_11 =\r\nF_3 ( F_6 ( V_2 , V_1 ) ) ;\r\nV_22 . V_12 . V_43 = ! V_39 . V_12 . V_44 ;\r\nif ( V_39 . V_12 . V_44 )\r\nV_10 . V_12 . V_45 = V_39 . V_12 . V_46 ;\r\nswitch ( V_39 . V_12 . V_28 ) {\r\ncase 10 :\r\nV_10 . V_12 . V_28 = 0 ;\r\nV_10 . V_12 . V_47 = 1 ;\r\nV_10 . V_12 . V_48 = 0 ;\r\nV_22 . V_12 . V_49 = 25 ;\r\nF_5 ( F_16 ( V_2 , V_1 ) , 64 ) ;\r\nF_5 ( F_17 ( V_2 , V_1 ) , 0 ) ;\r\nbreak;\r\ncase 100 :\r\nV_10 . V_12 . V_28 = 0 ;\r\nV_10 . V_12 . V_47 = 0 ;\r\nV_10 . V_12 . V_48 = 0 ;\r\nV_22 . V_12 . V_49 = 0x5 ;\r\nF_5 ( F_16 ( V_2 , V_1 ) , 64 ) ;\r\nF_5 ( F_17 ( V_2 , V_1 ) , 0 ) ;\r\nbreak;\r\ncase 1000 :\r\nV_10 . V_12 . V_28 = 1 ;\r\nV_10 . V_12 . V_47 = 0 ;\r\nV_10 . V_12 . V_48 = 1 ;\r\nV_22 . V_12 . V_49 = 1 ;\r\nF_5 ( F_16 ( V_2 , V_1 ) , 512 ) ;\r\nF_5 ( F_17 ( V_2 , V_1 ) , 8192 ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nF_5 ( F_6 ( V_2 , V_1 ) ,\r\nV_22 . V_11 ) ;\r\nF_5 ( F_4 ( V_2 , V_1 ) , V_10 . V_11 ) ;\r\nV_10 . V_11 = F_3 ( F_4 ( V_2 , V_1 ) ) ;\r\nV_10 . V_12 . V_13 = V_40 ;\r\nF_5 ( F_4 ( V_2 , V_1 ) , V_10 . V_11 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_18 ( int V_1 , int V_50 )\r\n{\r\nint V_2 ;\r\nF_19 ( V_1 , V_50 ) ;\r\nfor ( V_2 = 0 ; V_2 < V_50 ; V_2 ++ ) {\r\nint V_51 = F_20 ( V_1 , V_2 ) ;\r\nF_1 ( V_1 , V_2 ) ;\r\nF_21 ( V_51 ,\r\nF_22\r\n( V_51 ) ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nint F_23 ( int V_1 )\r\n{\r\nreturn 4 ;\r\n}\r\nint F_24 ( int V_1 )\r\n{\r\nunion V_52 V_14 ;\r\nV_14 . V_11 = F_3 ( F_25 ( V_1 ) ) ;\r\nV_14 . V_12 . V_13 = 1 ;\r\nF_5 ( F_25 ( V_1 ) , V_14 . V_11 ) ;\r\nreturn F_23 ( V_1 ) ;\r\n}\r\nint F_26 ( int V_1 )\r\n{\r\nint V_50 = F_27 ( V_1 ) ;\r\nint V_2 ;\r\nF_18 ( V_1 , V_50 ) ;\r\nfor ( V_2 = 0 ; V_2 < V_50 ; V_2 ++ ) {\r\nunion V_9 V_10 ;\r\nV_10 . V_11 =\r\nF_3 ( F_4 ( V_2 , V_1 ) ) ;\r\nV_10 . V_12 . V_13 = 1 ;\r\nF_5 ( F_4 ( V_2 , V_1 ) ,\r\nV_10 . V_11 ) ;\r\nF_28 ( V_2 , V_1 ) ;\r\n}\r\nF_29 ( V_1 ) ;\r\nF_30 ( V_1 ) ;\r\nreturn 0 ;\r\n}\r\nT_2 F_22 ( int V_51 )\r\n{\r\nT_2 V_53 ;\r\nunion V_5 V_6 ;\r\nint V_1 = F_31 ( V_51 ) ;\r\nint V_2 = F_32 ( V_51 ) ;\r\nunion V_29 V_54 ;\r\nV_53 . V_11 = 0 ;\r\nif ( F_2 () -> V_31 == V_32 ) {\r\nV_53 . V_12 . V_44 = 1 ;\r\nV_53 . V_12 . V_46 = 1 ;\r\nV_53 . V_12 . V_28 = 1000 ;\r\nreturn V_53 ;\r\n}\r\nV_54 . V_11 =\r\nF_3 ( F_11 ( V_2 , V_1 ) ) ;\r\nif ( V_54 . V_12 . V_55 ) {\r\nV_53 . V_12 . V_44 = 1 ;\r\nV_53 . V_12 . V_46 = 1 ;\r\nV_53 . V_12 . V_28 = 1000 ;\r\nreturn V_53 ;\r\n}\r\nV_6 . V_11 =\r\nF_3 ( F_6 ( V_2 , V_1 ) ) ;\r\nif ( V_6 . V_12 . V_14 ) {\r\n} else {\r\nunion V_5 V_22 ;\r\nV_22 . V_11 =\r\nF_3 ( F_6 ( V_2 , V_1 ) ) ;\r\nif ( V_22 . V_12 . V_23 ) {\r\nunion V_37 V_56 ;\r\nunion V_57 V_58 ;\r\nV_56 . V_11 =\r\nF_3 ( F_14\r\n( V_2 , V_1 ) ) ;\r\nif ( V_56 . V_12 . V_59 == 0 ) {\r\nif ( F_10\r\n( V_1 , V_2 ) != 0 )\r\nreturn V_53 ;\r\n}\r\nV_58 . V_11 =\r\nF_3 ( F_33\r\n( V_2 , V_1 ) ) ;\r\nif ( V_58 . V_12 . V_38 ) {\r\nV_53 . V_12 . V_46 =\r\nV_58 . V_12 . V_27 ;\r\nV_53 . V_12 . V_44 =\r\nV_58 . V_12 . V_60 ;\r\nswitch ( V_58 . V_12 . V_61 ) {\r\ncase 0 :\r\nV_53 . V_12 . V_28 = 10 ;\r\nbreak;\r\ncase 1 :\r\nV_53 . V_12 . V_28 = 100 ;\r\nbreak;\r\ncase 2 :\r\nV_53 . V_12 . V_28 = 1000 ;\r\nbreak;\r\ndefault:\r\nV_53 . V_12 . V_28 = 0 ;\r\nV_53 . V_12 . V_44 = 0 ;\r\nbreak;\r\n}\r\n} else {\r\nV_53 . V_12 . V_28 = 0 ;\r\nV_53 . V_12 . V_44 = 0 ;\r\n}\r\n} else {\r\nV_53 = F_34 ( V_51 ) ;\r\n}\r\n}\r\nreturn V_53 ;\r\n}\r\nint F_21 ( int V_51 ,\r\nT_2 V_39 )\r\n{\r\nint V_1 = F_31 ( V_51 ) ;\r\nint V_2 = F_32 ( V_51 ) ;\r\nF_10 ( V_1 , V_2 ) ;\r\nreturn F_15 ( V_1 , V_2 ,\r\nV_39 ) ;\r\n}\r\nint F_35 ( int V_51 , int V_62 ,\r\nint V_63 )\r\n{\r\nint V_1 = F_31 ( V_51 ) ;\r\nint V_2 = F_32 ( V_51 ) ;\r\nunion V_29 V_54 ;\r\nunion V_5 V_22 ;\r\nV_54 . V_11 =\r\nF_3 ( F_11 ( V_2 , V_1 ) ) ;\r\nV_54 . V_12 . V_55 = V_62 ;\r\nF_5 ( F_11 ( V_2 , V_1 ) ,\r\nV_54 . V_11 ) ;\r\nV_22 . V_11 =\r\nF_3 ( F_6 ( V_2 , V_1 ) ) ;\r\nV_22 . V_12 . V_64 = V_63 ;\r\nF_5 ( F_6 ( V_2 , V_1 ) ,\r\nV_22 . V_11 ) ;\r\nF_10 ( V_1 , V_2 ) ;\r\nreturn 0 ;\r\n}
