<?xml version="1.0" encoding="utf-8"?><html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd"><head><title>INTR_FIFO</title></head>
<body>
<h1><a name=INTR_FIFO>INTR_FIFO</a>
        </h1>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#INTR_FIFO_GPIO_SEL_0">INTR_FIFO_GPIO_SEL_0</a></p>
</td>
<td><p>32'h00000000</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[6:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#INTR_FIFO_GPIO_SEL_0_sel">sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Selects one of the 128 bits of inputs to GPIO0 of the GPIO 
controller. 
0x0</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#INTR_FIFO_GPIO_SEL_1">INTR_FIFO_GPIO_SEL_1</a></p>
</td>
<td><p>32'h00000004</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[6:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#INTR_FIFO_GPIO_SEL_1_sel">sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Selects one of the 128 bits of inputs to GPIO1 of the GPIO 
controller. 
0x0</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#INTR_FIFO_GPIO_SEL_2">INTR_FIFO_GPIO_SEL_2</a></p>
</td>
<td><p>32'h00000008</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[6:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#INTR_FIFO_GPIO_SEL_2_sel">sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Selects one of the 128 bits of inputs to GPIO2 of the GPIO 
controller. 
0x0</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#INTR_FIFO_GPIO_SEL_3">INTR_FIFO_GPIO_SEL_3</a></p>
</td>
<td><p>32'h0000000C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[6:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#INTR_FIFO_GPIO_SEL_3_sel">sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Selects one of the 128 bits of inputs to GPIO3 of the GPIO 
controller. 
0x0</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#INTR_FIFO_GPIO_SEL_4">INTR_FIFO_GPIO_SEL_4</a></p>
</td>
<td><p>32'h00000010</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[6:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#INTR_FIFO_GPIO_SEL_4_sel">sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Selects one of the 128 bits of inputs to GPIO4 of the GPIO 
controller. 
0x0</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#INTR_FIFO_GPIO_SEL_5">INTR_FIFO_GPIO_SEL_5</a></p>
</td>
<td><p>32'h00000014</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[6:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#INTR_FIFO_GPIO_SEL_5_sel">sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Selects one of the 128 bits of inputs to GPIO5 of the GPIO 
controller. 
0x0</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#INTR_FIFO_GPIO_SEL_6">INTR_FIFO_GPIO_SEL_6</a></p>
</td>
<td><p>32'h00000018</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[6:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#INTR_FIFO_GPIO_SEL_6_sel">sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Selects one of the 128 bits of inputs to GPIO6 of the GPIO 
controller. 
0x0</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#INTR_FIFO_GPIO_SEL_7">INTR_FIFO_GPIO_SEL_7</a></p>
</td>
<td><p>32'h0000001C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[6:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#INTR_FIFO_GPIO_SEL_7_sel">sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Selects one of the 128 bits of inputs to GPIO7 of the GPIO 
controller. 
0x0</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#INTR_FIFO_TIMESTAMP_CTRL">INTR_FIFO_TIMESTAMP_CTRL</a></p>
</td>
<td><p>32'h00000020</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#INTR_FIFO_TIMESTAMP_CTRL_en">en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the timestamp counter.</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#INTR_FIFO_TIMESTAMP_CTRL_clear">clear</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clears the timestamp counter value and flushes the FIFOs.</p>
</td>
</tr>
<tr><td><p>[13:2]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#INTR_FIFO_TIMESTAMP_CTRL_rate">rate</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>The timestamp logic runs on clk_cntr and this setting controls 
the rate at which the timestamp counter increases its count. 
When set to 0, it increases by 1 every 1 clock cycle. 
When set to 1, it increases by 1 every 2 clock cycles. 
When set to N-1, it increases by 1 every N clock cycles. 
When set to N, it increases by 1 every N+1 clock cycles.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#INTR_FIFO_TIMESTAMP_VAL_LO">INTR_FIFO_TIMESTAMP_VAL_LO</a></p>
</td>
<td><p>32'h00000024</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#INTR_FIFO_TIMESTAMP_VAL_LO_value">value</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>The lower DWORD (32-bits) of the timestamp counter. 
A read to this register latches the value of the upper DWORD 
into TIMESTAMP_VAL_HI.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#INTR_FIFO_TIMESTAMP_VAL_HI">INTR_FIFO_TIMESTAMP_VAL_HI</a></p>
</td>
<td><p>32'h00000028</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#INTR_FIFO_TIMESTAMP_VAL_HI_value">value</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>The upper DWORD (32-bits) of the timestamp counter. 
Timestamp is 50-bits wide so bits [31:18] will always read 0’s.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#INTR_FIFO_FIFOS_INTR">INTR_FIFO_FIFOS_INTR</a></p>
</td>
<td><p>32'h0000002C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#INTR_FIFO_FIFOS_INTR_status">status</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>The interrupt status of each of the FIFOs where bit n indicates 
the status of the interrupt from FIFOn 
Software can read this register to find out which of the 8 FIFOs 
have a pending interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_DATA_LO">INTR_FIFO_FIFO0_FIFO_DATA_LO</a></p>
</td>
<td><p>32'h00000030</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_DATA_LO_value">value</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Reads the lower DWORD (32-bits) of the timestamp FIFO</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_DATA_HI">INTR_FIFO_FIFO0_FIFO_DATA_HI</a></p>
</td>
<td><p>32'h00000034</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_DATA_HI_value">value</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Reads the upper DWORD (32-bits) of the timestamp FIFO. 
Also pops the FIFO entry. 
Timestamp is 50-bits wide so bits [31:18] will always read 0’s</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS">INTR_FIFO_FIFO0_FIFO_STATUS</a></p>
</td>
<td><p>32'h00000038</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS_empty">empty</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Timestamp FIFO is empty</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS_full">full</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Timestamp FIFO is full</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS_overflow">overflow</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Timestamp FIFO has overflowed. An interrupt occurred but the 
FIFO is full, so the timestamp associated with this interrupt 
is discarded. 
This bit is sticky and is the only bit that can be written to by 
software. Writing a 1 will clear this bit. Writing a 0 will have 
no effect.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS_level_reached">level_reached</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Timestamp FIFO entry level number has reached the threshold 
programmed in FIFO_THR. 
This is when it reaches the number that is equal to or greater 
than FIFO_THR.level</p>
</td>
</tr>
<tr><td><p>[7:4]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS_level">level</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>The occupancy of the timestamp FIFO. Shows the number of valid 
entries in the FIFO.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_THR">INTR_FIFO_FIFO0_FIFO_THR</a></p>
</td>
<td><p>32'h0000003C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[3:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_THR_level">level</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Setting for the threshold number used to detect a specific FIFO 
occupancy level. 
0x0</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_INT_EN">INTR_FIFO_FIFO0_FIFO_INT_EN</a></p>
</td>
<td><p>32'h00000040</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_INT_EN_empty">empty</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the FIFO empty status to raise an interrupt</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_INT_EN_full">full</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the FIFO full status to raise an interrupt</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_INT_EN_overflow">overflow</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the FIFO overflow status to raise an interrupt</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_INT_EN_level_reached">level_reached</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the FIFO level reached status to raise an interrupt</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_DATA_LO">INTR_FIFO_FIFO1_FIFO_DATA_LO</a></p>
</td>
<td><p>32'h00000044</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_DATA_LO_value">value</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Reads the lower DWORD (32-bits) of the timestamp FIFO</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_DATA_HI">INTR_FIFO_FIFO1_FIFO_DATA_HI</a></p>
</td>
<td><p>32'h00000048</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_DATA_HI_value">value</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Reads the upper DWORD (32-bits) of the timestamp FIFO. 
Also pops the FIFO entry. 
Timestamp is 50-bits wide so bits [31:18] will always read 0’s</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS">INTR_FIFO_FIFO1_FIFO_STATUS</a></p>
</td>
<td><p>32'h0000004C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS_empty">empty</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Timestamp FIFO is empty</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS_full">full</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Timestamp FIFO is full</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS_overflow">overflow</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Timestamp FIFO has overflowed. An interrupt occurred but the 
FIFO is full, so the timestamp associated with this interrupt 
is discarded. 
This bit is sticky and is the only bit that can be written to by 
software. Writing a 1 will clear this bit. Writing a 0 will have 
no effect.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS_level_reached">level_reached</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Timestamp FIFO entry level number has reached the threshold 
programmed in FIFO_THR. 
This is when it reaches the number that is equal to or greater 
than FIFO_THR.level</p>
</td>
</tr>
<tr><td><p>[7:4]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS_level">level</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>The occupancy of the timestamp FIFO. Shows the number of valid 
entries in the FIFO.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_THR">INTR_FIFO_FIFO1_FIFO_THR</a></p>
</td>
<td><p>32'h00000050</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[3:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_THR_level">level</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Setting for the threshold number used to detect a specific FIFO 
occupancy level. 
0x0</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_INT_EN">INTR_FIFO_FIFO1_FIFO_INT_EN</a></p>
</td>
<td><p>32'h00000054</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_INT_EN_empty">empty</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the FIFO empty status to raise an interrupt</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_INT_EN_full">full</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the FIFO full status to raise an interrupt</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_INT_EN_overflow">overflow</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the FIFO overflow status to raise an interrupt</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_INT_EN_level_reached">level_reached</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the FIFO level reached status to raise an interrupt</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_DATA_LO">INTR_FIFO_FIFO2_FIFO_DATA_LO</a></p>
</td>
<td><p>32'h00000058</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_DATA_LO_value">value</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Reads the lower DWORD (32-bits) of the timestamp FIFO</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_DATA_HI">INTR_FIFO_FIFO2_FIFO_DATA_HI</a></p>
</td>
<td><p>32'h0000005C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_DATA_HI_value">value</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Reads the upper DWORD (32-bits) of the timestamp FIFO. 
Also pops the FIFO entry. 
Timestamp is 50-bits wide so bits [31:18] will always read 0’s</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS">INTR_FIFO_FIFO2_FIFO_STATUS</a></p>
</td>
<td><p>32'h00000060</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS_empty">empty</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Timestamp FIFO is empty</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS_full">full</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Timestamp FIFO is full</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS_overflow">overflow</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Timestamp FIFO has overflowed. An interrupt occurred but the 
FIFO is full, so the timestamp associated with this interrupt 
is discarded. 
This bit is sticky and is the only bit that can be written to by 
software. Writing a 1 will clear this bit. Writing a 0 will have 
no effect.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS_level_reached">level_reached</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Timestamp FIFO entry level number has reached the threshold 
programmed in FIFO_THR. 
This is when it reaches the number that is equal to or greater 
than FIFO_THR.level</p>
</td>
</tr>
<tr><td><p>[7:4]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS_level">level</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>The occupancy of the timestamp FIFO. Shows the number of valid 
entries in the FIFO.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_THR">INTR_FIFO_FIFO2_FIFO_THR</a></p>
</td>
<td><p>32'h00000064</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[3:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_THR_level">level</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Setting for the threshold number used to detect a specific FIFO 
occupancy level. 
0x0</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_INT_EN">INTR_FIFO_FIFO2_FIFO_INT_EN</a></p>
</td>
<td><p>32'h00000068</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_INT_EN_empty">empty</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the FIFO empty status to raise an interrupt</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_INT_EN_full">full</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the FIFO full status to raise an interrupt</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_INT_EN_overflow">overflow</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the FIFO overflow status to raise an interrupt</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_INT_EN_level_reached">level_reached</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the FIFO level reached status to raise an interrupt</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_DATA_LO">INTR_FIFO_FIFO3_FIFO_DATA_LO</a></p>
</td>
<td><p>32'h0000006C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_DATA_LO_value">value</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Reads the lower DWORD (32-bits) of the timestamp FIFO</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_DATA_HI">INTR_FIFO_FIFO3_FIFO_DATA_HI</a></p>
</td>
<td><p>32'h00000070</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_DATA_HI_value">value</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Reads the upper DWORD (32-bits) of the timestamp FIFO. 
Also pops the FIFO entry. 
Timestamp is 50-bits wide so bits [31:18] will always read 0’s</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS">INTR_FIFO_FIFO3_FIFO_STATUS</a></p>
</td>
<td><p>32'h00000074</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS_empty">empty</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Timestamp FIFO is empty</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS_full">full</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Timestamp FIFO is full</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS_overflow">overflow</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Timestamp FIFO has overflowed. An interrupt occurred but the 
FIFO is full, so the timestamp associated with this interrupt 
is discarded. 
This bit is sticky and is the only bit that can be written to by 
software. Writing a 1 will clear this bit. Writing a 0 will have 
no effect.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS_level_reached">level_reached</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Timestamp FIFO entry level number has reached the threshold 
programmed in FIFO_THR. 
This is when it reaches the number that is equal to or greater 
than FIFO_THR.level</p>
</td>
</tr>
<tr><td><p>[7:4]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS_level">level</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>The occupancy of the timestamp FIFO. Shows the number of valid 
entries in the FIFO.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_THR">INTR_FIFO_FIFO3_FIFO_THR</a></p>
</td>
<td><p>32'h00000078</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[3:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_THR_level">level</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Setting for the threshold number used to detect a specific FIFO 
occupancy level. 
0x0</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_INT_EN">INTR_FIFO_FIFO3_FIFO_INT_EN</a></p>
</td>
<td><p>32'h0000007C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_INT_EN_empty">empty</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the FIFO empty status to raise an interrupt</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_INT_EN_full">full</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the FIFO full status to raise an interrupt</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_INT_EN_overflow">overflow</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the FIFO overflow status to raise an interrupt</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_INT_EN_level_reached">level_reached</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the FIFO level reached status to raise an interrupt</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_DATA_LO">INTR_FIFO_FIFO4_FIFO_DATA_LO</a></p>
</td>
<td><p>32'h00000080</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_DATA_LO_value">value</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Reads the lower DWORD (32-bits) of the timestamp FIFO</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_DATA_HI">INTR_FIFO_FIFO4_FIFO_DATA_HI</a></p>
</td>
<td><p>32'h00000084</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_DATA_HI_value">value</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Reads the upper DWORD (32-bits) of the timestamp FIFO. 
Also pops the FIFO entry. 
Timestamp is 50-bits wide so bits [31:18] will always read 0’s</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS">INTR_FIFO_FIFO4_FIFO_STATUS</a></p>
</td>
<td><p>32'h00000088</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS_empty">empty</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Timestamp FIFO is empty</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS_full">full</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Timestamp FIFO is full</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS_overflow">overflow</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Timestamp FIFO has overflowed. An interrupt occurred but the 
FIFO is full, so the timestamp associated with this interrupt 
is discarded. 
This bit is sticky and is the only bit that can be written to by 
software. Writing a 1 will clear this bit. Writing a 0 will have 
no effect.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS_level_reached">level_reached</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Timestamp FIFO entry level number has reached the threshold 
programmed in FIFO_THR. 
This is when it reaches the number that is equal to or greater 
than FIFO_THR.level</p>
</td>
</tr>
<tr><td><p>[7:4]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS_level">level</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>The occupancy of the timestamp FIFO. Shows the number of valid 
entries in the FIFO.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_THR">INTR_FIFO_FIFO4_FIFO_THR</a></p>
</td>
<td><p>32'h0000008C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[3:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_THR_level">level</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Setting for the threshold number used to detect a specific FIFO 
occupancy level. 
0x0</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_INT_EN">INTR_FIFO_FIFO4_FIFO_INT_EN</a></p>
</td>
<td><p>32'h00000090</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_INT_EN_empty">empty</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the FIFO empty status to raise an interrupt</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_INT_EN_full">full</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the FIFO full status to raise an interrupt</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_INT_EN_overflow">overflow</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the FIFO overflow status to raise an interrupt</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_INT_EN_level_reached">level_reached</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the FIFO level reached status to raise an interrupt</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_DATA_LO">INTR_FIFO_FIFO5_FIFO_DATA_LO</a></p>
</td>
<td><p>32'h00000094</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_DATA_LO_value">value</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Reads the lower DWORD (32-bits) of the timestamp FIFO</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_DATA_HI">INTR_FIFO_FIFO5_FIFO_DATA_HI</a></p>
</td>
<td><p>32'h00000098</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_DATA_HI_value">value</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Reads the upper DWORD (32-bits) of the timestamp FIFO. 
Also pops the FIFO entry. 
Timestamp is 50-bits wide so bits [31:18] will always read 0’s</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS">INTR_FIFO_FIFO5_FIFO_STATUS</a></p>
</td>
<td><p>32'h0000009C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS_empty">empty</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Timestamp FIFO is empty</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS_full">full</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Timestamp FIFO is full</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS_overflow">overflow</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Timestamp FIFO has overflowed. An interrupt occurred but the 
FIFO is full, so the timestamp associated with this interrupt 
is discarded. 
This bit is sticky and is the only bit that can be written to by 
software. Writing a 1 will clear this bit. Writing a 0 will have 
no effect.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS_level_reached">level_reached</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Timestamp FIFO entry level number has reached the threshold 
programmed in FIFO_THR. 
This is when it reaches the number that is equal to or greater 
than FIFO_THR.level</p>
</td>
</tr>
<tr><td><p>[7:4]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS_level">level</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>The occupancy of the timestamp FIFO. Shows the number of valid 
entries in the FIFO.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_THR">INTR_FIFO_FIFO5_FIFO_THR</a></p>
</td>
<td><p>32'h000000A0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[3:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_THR_level">level</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Setting for the threshold number used to detect a specific FIFO 
occupancy level. 
0x0</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_INT_EN">INTR_FIFO_FIFO5_FIFO_INT_EN</a></p>
</td>
<td><p>32'h000000A4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_INT_EN_empty">empty</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the FIFO empty status to raise an interrupt</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_INT_EN_full">full</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the FIFO full status to raise an interrupt</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_INT_EN_overflow">overflow</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the FIFO overflow status to raise an interrupt</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_INT_EN_level_reached">level_reached</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the FIFO level reached status to raise an interrupt</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_DATA_LO">INTR_FIFO_FIFO6_FIFO_DATA_LO</a></p>
</td>
<td><p>32'h000000A8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_DATA_LO_value">value</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Reads the lower DWORD (32-bits) of the timestamp FIFO</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_DATA_HI">INTR_FIFO_FIFO6_FIFO_DATA_HI</a></p>
</td>
<td><p>32'h000000AC</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_DATA_HI_value">value</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Reads the upper DWORD (32-bits) of the timestamp FIFO. 
Also pops the FIFO entry. 
Timestamp is 50-bits wide so bits [31:18] will always read 0’s</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS">INTR_FIFO_FIFO6_FIFO_STATUS</a></p>
</td>
<td><p>32'h000000B0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS_empty">empty</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Timestamp FIFO is empty</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS_full">full</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Timestamp FIFO is full</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS_overflow">overflow</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Timestamp FIFO has overflowed. An interrupt occurred but the 
FIFO is full, so the timestamp associated with this interrupt 
is discarded. 
This bit is sticky and is the only bit that can be written to by 
software. Writing a 1 will clear this bit. Writing a 0 will have 
no effect.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS_level_reached">level_reached</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Timestamp FIFO entry level number has reached the threshold 
programmed in FIFO_THR. 
This is when it reaches the number that is equal to or greater 
than FIFO_THR.level</p>
</td>
</tr>
<tr><td><p>[7:4]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS_level">level</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>The occupancy of the timestamp FIFO. Shows the number of valid 
entries in the FIFO.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_THR">INTR_FIFO_FIFO6_FIFO_THR</a></p>
</td>
<td><p>32'h000000B4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[3:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_THR_level">level</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Setting for the threshold number used to detect a specific FIFO 
occupancy level. 
0x0</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_INT_EN">INTR_FIFO_FIFO6_FIFO_INT_EN</a></p>
</td>
<td><p>32'h000000B8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_INT_EN_empty">empty</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the FIFO empty status to raise an interrupt</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_INT_EN_full">full</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the FIFO full status to raise an interrupt</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_INT_EN_overflow">overflow</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the FIFO overflow status to raise an interrupt</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_INT_EN_level_reached">level_reached</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the FIFO level reached status to raise an interrupt</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_DATA_LO">INTR_FIFO_FIFO7_FIFO_DATA_LO</a></p>
</td>
<td><p>32'h000000BC</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_DATA_LO_value">value</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Reads the lower DWORD (32-bits) of the timestamp FIFO</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_DATA_HI">INTR_FIFO_FIFO7_FIFO_DATA_HI</a></p>
</td>
<td><p>32'h000000C0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_DATA_HI_value">value</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Reads the upper DWORD (32-bits) of the timestamp FIFO. 
Also pops the FIFO entry. 
Timestamp is 50-bits wide so bits [31:18] will always read 0’s</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS">INTR_FIFO_FIFO7_FIFO_STATUS</a></p>
</td>
<td><p>32'h000000C4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS_empty">empty</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Timestamp FIFO is empty</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS_full">full</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Timestamp FIFO is full</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS_overflow">overflow</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Timestamp FIFO has overflowed. An interrupt occurred but the 
FIFO is full, so the timestamp associated with this interrupt 
is discarded. 
This bit is sticky and is the only bit that can be written to by 
software. Writing a 1 will clear this bit. Writing a 0 will have 
no effect.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS_level_reached">level_reached</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Timestamp FIFO entry level number has reached the threshold 
programmed in FIFO_THR. 
This is when it reaches the number that is equal to or greater 
than FIFO_THR.level</p>
</td>
</tr>
<tr><td><p>[7:4]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_STATUS_level">level</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>The occupancy of the timestamp FIFO. Shows the number of valid 
entries in the FIFO.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_THR">INTR_FIFO_FIFO7_FIFO_THR</a></p>
</td>
<td><p>32'h000000C8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[3:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_THR_level">level</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Setting for the threshold number used to detect a specific FIFO 
occupancy level. 
0x0</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_INT_EN">INTR_FIFO_FIFO7_FIFO_INT_EN</a></p>
</td>
<td><p>32'h000000CC</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_INT_EN_empty">empty</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the FIFO empty status to raise an interrupt</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_INT_EN_full">full</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the FIFO full status to raise an interrupt</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_INT_EN_overflow">overflow</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the FIFO overflow status to raise an interrupt</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="gpio_intr_fifo.htm#FIFO_FIFO_INT_EN_level_reached">level_reached</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the FIFO level reached status to raise an interrupt</p>
</td>
</tr>
</table><p> 
</p>
</body></html>