

================================================================
== Vitis HLS Report for 'os_sift_up'
================================================================
* Date:           Mon May 12 22:50:44 2025

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        assessment
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.281 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        9|       58|  90.000 ns|  0.580 us|    9|   58|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- SIFT_UP_COPY_LOOP  |        1|       16|         2|          1|          1|  1 ~ 16|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 44
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 42 43 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 41 
9 --> 10 41 
10 --> 11 41 
11 --> 12 41 
12 --> 13 41 
13 --> 14 41 
14 --> 15 41 
15 --> 16 41 
16 --> 17 41 
17 --> 18 41 
18 --> 19 41 
19 --> 20 41 
20 --> 21 41 
21 --> 22 41 
22 --> 23 41 
23 --> 24 41 
24 --> 25 41 
25 --> 26 41 
26 --> 27 41 
27 --> 28 41 
28 --> 29 41 
29 --> 30 41 
30 --> 31 41 
31 --> 32 41 
32 --> 33 41 
33 --> 34 41 
34 --> 35 41 
35 --> 36 41 
36 --> 37 41 
37 --> 38 41 
38 --> 39 41 
39 --> 40 41 
40 --> 41 
41 --> 44 42 
42 --> 44 43 
43 --> 42 
44 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%moves_node_f_score_V = alloca i64 1" [assessment/toplevel.cpp:221]   --->   Operation 45 'alloca' 'moves_node_f_score_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%moves_node_g_score_V = alloca i64 1" [assessment/toplevel.cpp:221]   --->   Operation 46 'alloca' 'moves_node_g_score_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%moves_node_x_V = alloca i64 1" [assessment/toplevel.cpp:221]   --->   Operation 47 'alloca' 'moves_node_x_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%moves_node_y_V = alloca i64 1" [assessment/toplevel.cpp:221]   --->   Operation 48 'alloca' 'moves_node_y_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%moves_target = alloca i64 1" [assessment/toplevel.cpp:221]   --->   Operation 49 'alloca' 'moves_target' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr = getelementptr i11 %moves_node_f_score_V, i64 0, i64 0" [assessment/toplevel.cpp:225]   --->   Operation 50 'getelementptr' 'moves_node_f_score_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (2.32ns)   --->   "%store_ln225 = store i11 0, i4 %moves_node_f_score_V_addr" [assessment/toplevel.cpp:225]   --->   Operation 51 'store' 'store_ln225' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr = getelementptr i11 %moves_node_g_score_V, i64 0, i64 0" [assessment/toplevel.cpp:226]   --->   Operation 52 'getelementptr' 'moves_node_g_score_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (2.32ns)   --->   "%store_ln226 = store i11 0, i4 %moves_node_g_score_V_addr" [assessment/toplevel.cpp:226]   --->   Operation 53 'store' 'store_ln226' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr = getelementptr i9 %moves_node_x_V, i64 0, i64 0" [assessment/toplevel.cpp:227]   --->   Operation 54 'getelementptr' 'moves_node_x_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (2.32ns)   --->   "%store_ln227 = store i9 0, i4 %moves_node_x_V_addr" [assessment/toplevel.cpp:227]   --->   Operation 55 'store' 'store_ln227' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr = getelementptr i9 %moves_node_y_V, i64 0, i64 0" [assessment/toplevel.cpp:228]   --->   Operation 56 'getelementptr' 'moves_node_y_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (2.32ns)   --->   "%store_ln228 = store i9 0, i4 %moves_node_y_V_addr" [assessment/toplevel.cpp:228]   --->   Operation 57 'store' 'store_ln228' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%moves_target_addr = getelementptr i12 %moves_target, i64 0, i64 0" [assessment/toplevel.cpp:229]   --->   Operation 58 'getelementptr' 'moves_target_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (2.32ns)   --->   "%store_ln229 = store i12 0, i4 %moves_target_addr" [assessment/toplevel.cpp:229]   --->   Operation 59 'store' 'store_ln229' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_1 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 1" [assessment/toplevel.cpp:225]   --->   Operation 60 'getelementptr' 'moves_node_f_score_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (2.32ns)   --->   "%store_ln225 = store i11 0, i4 %moves_node_f_score_V_addr_1" [assessment/toplevel.cpp:225]   --->   Operation 61 'store' 'store_ln225' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_1 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 1" [assessment/toplevel.cpp:226]   --->   Operation 62 'getelementptr' 'moves_node_g_score_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (2.32ns)   --->   "%store_ln226 = store i11 0, i4 %moves_node_g_score_V_addr_1" [assessment/toplevel.cpp:226]   --->   Operation 63 'store' 'store_ln226' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_1 = getelementptr i9 %moves_node_x_V, i64 0, i64 1" [assessment/toplevel.cpp:227]   --->   Operation 64 'getelementptr' 'moves_node_x_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (2.32ns)   --->   "%store_ln227 = store i9 0, i4 %moves_node_x_V_addr_1" [assessment/toplevel.cpp:227]   --->   Operation 65 'store' 'store_ln227' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_1 = getelementptr i9 %moves_node_y_V, i64 0, i64 1" [assessment/toplevel.cpp:228]   --->   Operation 66 'getelementptr' 'moves_node_y_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (2.32ns)   --->   "%store_ln228 = store i9 0, i4 %moves_node_y_V_addr_1" [assessment/toplevel.cpp:228]   --->   Operation 67 'store' 'store_ln228' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%moves_target_addr_1 = getelementptr i12 %moves_target, i64 0, i64 1" [assessment/toplevel.cpp:229]   --->   Operation 68 'getelementptr' 'moves_target_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (2.32ns)   --->   "%store_ln229 = store i12 0, i4 %moves_target_addr_1" [assessment/toplevel.cpp:229]   --->   Operation 69 'store' 'store_ln229' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_2 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 2" [assessment/toplevel.cpp:225]   --->   Operation 70 'getelementptr' 'moves_node_f_score_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (2.32ns)   --->   "%store_ln225 = store i11 0, i4 %moves_node_f_score_V_addr_2" [assessment/toplevel.cpp:225]   --->   Operation 71 'store' 'store_ln225' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_2 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 2" [assessment/toplevel.cpp:226]   --->   Operation 72 'getelementptr' 'moves_node_g_score_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (2.32ns)   --->   "%store_ln226 = store i11 0, i4 %moves_node_g_score_V_addr_2" [assessment/toplevel.cpp:226]   --->   Operation 73 'store' 'store_ln226' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_2 = getelementptr i9 %moves_node_x_V, i64 0, i64 2" [assessment/toplevel.cpp:227]   --->   Operation 74 'getelementptr' 'moves_node_x_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (2.32ns)   --->   "%store_ln227 = store i9 0, i4 %moves_node_x_V_addr_2" [assessment/toplevel.cpp:227]   --->   Operation 75 'store' 'store_ln227' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_2 = getelementptr i9 %moves_node_y_V, i64 0, i64 2" [assessment/toplevel.cpp:228]   --->   Operation 76 'getelementptr' 'moves_node_y_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (2.32ns)   --->   "%store_ln228 = store i9 0, i4 %moves_node_y_V_addr_2" [assessment/toplevel.cpp:228]   --->   Operation 77 'store' 'store_ln228' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%moves_target_addr_2 = getelementptr i12 %moves_target, i64 0, i64 2" [assessment/toplevel.cpp:229]   --->   Operation 78 'getelementptr' 'moves_target_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (2.32ns)   --->   "%store_ln229 = store i12 0, i4 %moves_target_addr_2" [assessment/toplevel.cpp:229]   --->   Operation 79 'store' 'store_ln229' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_17 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 3" [assessment/toplevel.cpp:225]   --->   Operation 80 'getelementptr' 'moves_node_f_score_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (2.32ns)   --->   "%store_ln225 = store i11 0, i4 %moves_node_f_score_V_addr_17" [assessment/toplevel.cpp:225]   --->   Operation 81 'store' 'store_ln225' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_17 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 3" [assessment/toplevel.cpp:226]   --->   Operation 82 'getelementptr' 'moves_node_g_score_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (2.32ns)   --->   "%store_ln226 = store i11 0, i4 %moves_node_g_score_V_addr_17" [assessment/toplevel.cpp:226]   --->   Operation 83 'store' 'store_ln226' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_17 = getelementptr i9 %moves_node_x_V, i64 0, i64 3" [assessment/toplevel.cpp:227]   --->   Operation 84 'getelementptr' 'moves_node_x_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (2.32ns)   --->   "%store_ln227 = store i9 0, i4 %moves_node_x_V_addr_17" [assessment/toplevel.cpp:227]   --->   Operation 85 'store' 'store_ln227' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_17 = getelementptr i9 %moves_node_y_V, i64 0, i64 3" [assessment/toplevel.cpp:228]   --->   Operation 86 'getelementptr' 'moves_node_y_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (2.32ns)   --->   "%store_ln228 = store i9 0, i4 %moves_node_y_V_addr_17" [assessment/toplevel.cpp:228]   --->   Operation 87 'store' 'store_ln228' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%moves_target_addr_17 = getelementptr i12 %moves_target, i64 0, i64 3" [assessment/toplevel.cpp:229]   --->   Operation 88 'getelementptr' 'moves_target_addr_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (2.32ns)   --->   "%store_ln229 = store i12 0, i4 %moves_target_addr_17" [assessment/toplevel.cpp:229]   --->   Operation 89 'store' 'store_ln229' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_18 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 4" [assessment/toplevel.cpp:225]   --->   Operation 90 'getelementptr' 'moves_node_f_score_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (2.32ns)   --->   "%store_ln225 = store i11 0, i4 %moves_node_f_score_V_addr_18" [assessment/toplevel.cpp:225]   --->   Operation 91 'store' 'store_ln225' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_18 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 4" [assessment/toplevel.cpp:226]   --->   Operation 92 'getelementptr' 'moves_node_g_score_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (2.32ns)   --->   "%store_ln226 = store i11 0, i4 %moves_node_g_score_V_addr_18" [assessment/toplevel.cpp:226]   --->   Operation 93 'store' 'store_ln226' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_18 = getelementptr i9 %moves_node_x_V, i64 0, i64 4" [assessment/toplevel.cpp:227]   --->   Operation 94 'getelementptr' 'moves_node_x_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (2.32ns)   --->   "%store_ln227 = store i9 0, i4 %moves_node_x_V_addr_18" [assessment/toplevel.cpp:227]   --->   Operation 95 'store' 'store_ln227' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_18 = getelementptr i9 %moves_node_y_V, i64 0, i64 4" [assessment/toplevel.cpp:228]   --->   Operation 96 'getelementptr' 'moves_node_y_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (2.32ns)   --->   "%store_ln228 = store i9 0, i4 %moves_node_y_V_addr_18" [assessment/toplevel.cpp:228]   --->   Operation 97 'store' 'store_ln228' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%moves_target_addr_18 = getelementptr i12 %moves_target, i64 0, i64 4" [assessment/toplevel.cpp:229]   --->   Operation 98 'getelementptr' 'moves_target_addr_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (2.32ns)   --->   "%store_ln229 = store i12 0, i4 %moves_target_addr_18" [assessment/toplevel.cpp:229]   --->   Operation 99 'store' 'store_ln229' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_5 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 5" [assessment/toplevel.cpp:225]   --->   Operation 100 'getelementptr' 'moves_node_f_score_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (2.32ns)   --->   "%store_ln225 = store i11 0, i4 %moves_node_f_score_V_addr_5" [assessment/toplevel.cpp:225]   --->   Operation 101 'store' 'store_ln225' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_5 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 5" [assessment/toplevel.cpp:226]   --->   Operation 102 'getelementptr' 'moves_node_g_score_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (2.32ns)   --->   "%store_ln226 = store i11 0, i4 %moves_node_g_score_V_addr_5" [assessment/toplevel.cpp:226]   --->   Operation 103 'store' 'store_ln226' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_5 = getelementptr i9 %moves_node_x_V, i64 0, i64 5" [assessment/toplevel.cpp:227]   --->   Operation 104 'getelementptr' 'moves_node_x_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (2.32ns)   --->   "%store_ln227 = store i9 0, i4 %moves_node_x_V_addr_5" [assessment/toplevel.cpp:227]   --->   Operation 105 'store' 'store_ln227' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_5 = getelementptr i9 %moves_node_y_V, i64 0, i64 5" [assessment/toplevel.cpp:228]   --->   Operation 106 'getelementptr' 'moves_node_y_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (2.32ns)   --->   "%store_ln228 = store i9 0, i4 %moves_node_y_V_addr_5" [assessment/toplevel.cpp:228]   --->   Operation 107 'store' 'store_ln228' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%moves_target_addr_5 = getelementptr i12 %moves_target, i64 0, i64 5" [assessment/toplevel.cpp:229]   --->   Operation 108 'getelementptr' 'moves_target_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (2.32ns)   --->   "%store_ln229 = store i12 0, i4 %moves_target_addr_5" [assessment/toplevel.cpp:229]   --->   Operation 109 'store' 'store_ln229' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_6 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 6" [assessment/toplevel.cpp:225]   --->   Operation 110 'getelementptr' 'moves_node_f_score_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (2.32ns)   --->   "%store_ln225 = store i11 0, i4 %moves_node_f_score_V_addr_6" [assessment/toplevel.cpp:225]   --->   Operation 111 'store' 'store_ln225' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_6 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 6" [assessment/toplevel.cpp:226]   --->   Operation 112 'getelementptr' 'moves_node_g_score_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (2.32ns)   --->   "%store_ln226 = store i11 0, i4 %moves_node_g_score_V_addr_6" [assessment/toplevel.cpp:226]   --->   Operation 113 'store' 'store_ln226' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_6 = getelementptr i9 %moves_node_x_V, i64 0, i64 6" [assessment/toplevel.cpp:227]   --->   Operation 114 'getelementptr' 'moves_node_x_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (2.32ns)   --->   "%store_ln227 = store i9 0, i4 %moves_node_x_V_addr_6" [assessment/toplevel.cpp:227]   --->   Operation 115 'store' 'store_ln227' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_6 = getelementptr i9 %moves_node_y_V, i64 0, i64 6" [assessment/toplevel.cpp:228]   --->   Operation 116 'getelementptr' 'moves_node_y_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (2.32ns)   --->   "%store_ln228 = store i9 0, i4 %moves_node_y_V_addr_6" [assessment/toplevel.cpp:228]   --->   Operation 117 'store' 'store_ln228' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%moves_target_addr_6 = getelementptr i12 %moves_target, i64 0, i64 6" [assessment/toplevel.cpp:229]   --->   Operation 118 'getelementptr' 'moves_target_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (2.32ns)   --->   "%store_ln229 = store i12 0, i4 %moves_target_addr_6" [assessment/toplevel.cpp:229]   --->   Operation 119 'store' 'store_ln229' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_7 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 7" [assessment/toplevel.cpp:225]   --->   Operation 120 'getelementptr' 'moves_node_f_score_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (2.32ns)   --->   "%store_ln225 = store i11 0, i4 %moves_node_f_score_V_addr_7" [assessment/toplevel.cpp:225]   --->   Operation 121 'store' 'store_ln225' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_7 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 7" [assessment/toplevel.cpp:226]   --->   Operation 122 'getelementptr' 'moves_node_g_score_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (2.32ns)   --->   "%store_ln226 = store i11 0, i4 %moves_node_g_score_V_addr_7" [assessment/toplevel.cpp:226]   --->   Operation 123 'store' 'store_ln226' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_7 = getelementptr i9 %moves_node_x_V, i64 0, i64 7" [assessment/toplevel.cpp:227]   --->   Operation 124 'getelementptr' 'moves_node_x_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (2.32ns)   --->   "%store_ln227 = store i9 0, i4 %moves_node_x_V_addr_7" [assessment/toplevel.cpp:227]   --->   Operation 125 'store' 'store_ln227' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_7 = getelementptr i9 %moves_node_y_V, i64 0, i64 7" [assessment/toplevel.cpp:228]   --->   Operation 126 'getelementptr' 'moves_node_y_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (2.32ns)   --->   "%store_ln228 = store i9 0, i4 %moves_node_y_V_addr_7" [assessment/toplevel.cpp:228]   --->   Operation 127 'store' 'store_ln228' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%moves_target_addr_7 = getelementptr i12 %moves_target, i64 0, i64 7" [assessment/toplevel.cpp:229]   --->   Operation 128 'getelementptr' 'moves_target_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (2.32ns)   --->   "%store_ln229 = store i12 0, i4 %moves_target_addr_7" [assessment/toplevel.cpp:229]   --->   Operation 129 'store' 'store_ln229' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_8 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 8" [assessment/toplevel.cpp:225]   --->   Operation 130 'getelementptr' 'moves_node_f_score_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (2.32ns)   --->   "%store_ln225 = store i11 0, i4 %moves_node_f_score_V_addr_8" [assessment/toplevel.cpp:225]   --->   Operation 131 'store' 'store_ln225' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_8 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 8" [assessment/toplevel.cpp:226]   --->   Operation 132 'getelementptr' 'moves_node_g_score_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (2.32ns)   --->   "%store_ln226 = store i11 0, i4 %moves_node_g_score_V_addr_8" [assessment/toplevel.cpp:226]   --->   Operation 133 'store' 'store_ln226' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_8 = getelementptr i9 %moves_node_x_V, i64 0, i64 8" [assessment/toplevel.cpp:227]   --->   Operation 134 'getelementptr' 'moves_node_x_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (2.32ns)   --->   "%store_ln227 = store i9 0, i4 %moves_node_x_V_addr_8" [assessment/toplevel.cpp:227]   --->   Operation 135 'store' 'store_ln227' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_8 = getelementptr i9 %moves_node_y_V, i64 0, i64 8" [assessment/toplevel.cpp:228]   --->   Operation 136 'getelementptr' 'moves_node_y_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (2.32ns)   --->   "%store_ln228 = store i9 0, i4 %moves_node_y_V_addr_8" [assessment/toplevel.cpp:228]   --->   Operation 137 'store' 'store_ln228' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%moves_target_addr_8 = getelementptr i12 %moves_target, i64 0, i64 8" [assessment/toplevel.cpp:229]   --->   Operation 138 'getelementptr' 'moves_target_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (2.32ns)   --->   "%store_ln229 = store i12 0, i4 %moves_target_addr_8" [assessment/toplevel.cpp:229]   --->   Operation 139 'store' 'store_ln229' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_9 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 9" [assessment/toplevel.cpp:225]   --->   Operation 140 'getelementptr' 'moves_node_f_score_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (2.32ns)   --->   "%store_ln225 = store i11 0, i4 %moves_node_f_score_V_addr_9" [assessment/toplevel.cpp:225]   --->   Operation 141 'store' 'store_ln225' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_9 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 9" [assessment/toplevel.cpp:226]   --->   Operation 142 'getelementptr' 'moves_node_g_score_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (2.32ns)   --->   "%store_ln226 = store i11 0, i4 %moves_node_g_score_V_addr_9" [assessment/toplevel.cpp:226]   --->   Operation 143 'store' 'store_ln226' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_9 = getelementptr i9 %moves_node_x_V, i64 0, i64 9" [assessment/toplevel.cpp:227]   --->   Operation 144 'getelementptr' 'moves_node_x_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (2.32ns)   --->   "%store_ln227 = store i9 0, i4 %moves_node_x_V_addr_9" [assessment/toplevel.cpp:227]   --->   Operation 145 'store' 'store_ln227' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_9 = getelementptr i9 %moves_node_y_V, i64 0, i64 9" [assessment/toplevel.cpp:228]   --->   Operation 146 'getelementptr' 'moves_node_y_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (2.32ns)   --->   "%store_ln228 = store i9 0, i4 %moves_node_y_V_addr_9" [assessment/toplevel.cpp:228]   --->   Operation 147 'store' 'store_ln228' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%moves_target_addr_9 = getelementptr i12 %moves_target, i64 0, i64 9" [assessment/toplevel.cpp:229]   --->   Operation 148 'getelementptr' 'moves_target_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (2.32ns)   --->   "%store_ln229 = store i12 0, i4 %moves_target_addr_9" [assessment/toplevel.cpp:229]   --->   Operation 149 'store' 'store_ln229' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_10 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 10" [assessment/toplevel.cpp:225]   --->   Operation 150 'getelementptr' 'moves_node_f_score_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (2.32ns)   --->   "%store_ln225 = store i11 0, i4 %moves_node_f_score_V_addr_10" [assessment/toplevel.cpp:225]   --->   Operation 151 'store' 'store_ln225' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_10 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 10" [assessment/toplevel.cpp:226]   --->   Operation 152 'getelementptr' 'moves_node_g_score_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (2.32ns)   --->   "%store_ln226 = store i11 0, i4 %moves_node_g_score_V_addr_10" [assessment/toplevel.cpp:226]   --->   Operation 153 'store' 'store_ln226' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_10 = getelementptr i9 %moves_node_x_V, i64 0, i64 10" [assessment/toplevel.cpp:227]   --->   Operation 154 'getelementptr' 'moves_node_x_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (2.32ns)   --->   "%store_ln227 = store i9 0, i4 %moves_node_x_V_addr_10" [assessment/toplevel.cpp:227]   --->   Operation 155 'store' 'store_ln227' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_10 = getelementptr i9 %moves_node_y_V, i64 0, i64 10" [assessment/toplevel.cpp:228]   --->   Operation 156 'getelementptr' 'moves_node_y_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (2.32ns)   --->   "%store_ln228 = store i9 0, i4 %moves_node_y_V_addr_10" [assessment/toplevel.cpp:228]   --->   Operation 157 'store' 'store_ln228' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%moves_target_addr_10 = getelementptr i12 %moves_target, i64 0, i64 10" [assessment/toplevel.cpp:229]   --->   Operation 158 'getelementptr' 'moves_target_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (2.32ns)   --->   "%store_ln229 = store i12 0, i4 %moves_target_addr_10" [assessment/toplevel.cpp:229]   --->   Operation 159 'store' 'store_ln229' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_11 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 11" [assessment/toplevel.cpp:225]   --->   Operation 160 'getelementptr' 'moves_node_f_score_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (2.32ns)   --->   "%store_ln225 = store i11 0, i4 %moves_node_f_score_V_addr_11" [assessment/toplevel.cpp:225]   --->   Operation 161 'store' 'store_ln225' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_11 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 11" [assessment/toplevel.cpp:226]   --->   Operation 162 'getelementptr' 'moves_node_g_score_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (2.32ns)   --->   "%store_ln226 = store i11 0, i4 %moves_node_g_score_V_addr_11" [assessment/toplevel.cpp:226]   --->   Operation 163 'store' 'store_ln226' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_11 = getelementptr i9 %moves_node_x_V, i64 0, i64 11" [assessment/toplevel.cpp:227]   --->   Operation 164 'getelementptr' 'moves_node_x_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (2.32ns)   --->   "%store_ln227 = store i9 0, i4 %moves_node_x_V_addr_11" [assessment/toplevel.cpp:227]   --->   Operation 165 'store' 'store_ln227' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_11 = getelementptr i9 %moves_node_y_V, i64 0, i64 11" [assessment/toplevel.cpp:228]   --->   Operation 166 'getelementptr' 'moves_node_y_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (2.32ns)   --->   "%store_ln228 = store i9 0, i4 %moves_node_y_V_addr_11" [assessment/toplevel.cpp:228]   --->   Operation 167 'store' 'store_ln228' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%moves_target_addr_11 = getelementptr i12 %moves_target, i64 0, i64 11" [assessment/toplevel.cpp:229]   --->   Operation 168 'getelementptr' 'moves_target_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (2.32ns)   --->   "%store_ln229 = store i12 0, i4 %moves_target_addr_11" [assessment/toplevel.cpp:229]   --->   Operation 169 'store' 'store_ln229' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%idx_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %idx"   --->   Operation 170 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%empty = trunc i16 %idx_read"   --->   Operation 171 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln220 = zext i16 %idx_read" [assessment/toplevel.cpp:220]   --->   Operation 172 'zext' 'zext_ln220' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln220" [assessment/toplevel.cpp:220]   --->   Operation 173 'getelementptr' 'open_set_heap_f_score_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln220" [assessment/toplevel.cpp:220]   --->   Operation 174 'getelementptr' 'open_set_heap_g_score_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln220" [assessment/toplevel.cpp:220]   --->   Operation 175 'getelementptr' 'open_set_heap_x_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln220" [assessment/toplevel.cpp:220]   --->   Operation 176 'getelementptr' 'open_set_heap_y_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 177 [2/2] (2.32ns)   --->   "%node_f_score_V = load i12 %open_set_heap_f_score_V_addr" [assessment/toplevel.cpp:220]   --->   Operation 177 'load' 'node_f_score_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_7 : Operation 178 [2/2] (2.32ns)   --->   "%node_g_score_V = load i12 %open_set_heap_g_score_V_addr" [assessment/toplevel.cpp:220]   --->   Operation 178 'load' 'node_g_score_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_7 : Operation 179 [2/2] (2.32ns)   --->   "%node_x_V = load i12 %open_set_heap_x_V_addr" [assessment/toplevel.cpp:220]   --->   Operation 179 'load' 'node_x_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_7 : Operation 180 [2/2] (2.32ns)   --->   "%node_y_V = load i12 %open_set_heap_y_V_addr" [assessment/toplevel.cpp:220]   --->   Operation 180 'load' 'node_y_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_12 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 12" [assessment/toplevel.cpp:225]   --->   Operation 181 'getelementptr' 'moves_node_f_score_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (2.32ns)   --->   "%store_ln225 = store i11 0, i4 %moves_node_f_score_V_addr_12" [assessment/toplevel.cpp:225]   --->   Operation 182 'store' 'store_ln225' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_12 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 12" [assessment/toplevel.cpp:226]   --->   Operation 183 'getelementptr' 'moves_node_g_score_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (2.32ns)   --->   "%store_ln226 = store i11 0, i4 %moves_node_g_score_V_addr_12" [assessment/toplevel.cpp:226]   --->   Operation 184 'store' 'store_ln226' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_12 = getelementptr i9 %moves_node_x_V, i64 0, i64 12" [assessment/toplevel.cpp:227]   --->   Operation 185 'getelementptr' 'moves_node_x_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (2.32ns)   --->   "%store_ln227 = store i9 0, i4 %moves_node_x_V_addr_12" [assessment/toplevel.cpp:227]   --->   Operation 186 'store' 'store_ln227' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_12 = getelementptr i9 %moves_node_y_V, i64 0, i64 12" [assessment/toplevel.cpp:228]   --->   Operation 187 'getelementptr' 'moves_node_y_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (2.32ns)   --->   "%store_ln228 = store i9 0, i4 %moves_node_y_V_addr_12" [assessment/toplevel.cpp:228]   --->   Operation 188 'store' 'store_ln228' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%moves_target_addr_12 = getelementptr i12 %moves_target, i64 0, i64 12" [assessment/toplevel.cpp:229]   --->   Operation 189 'getelementptr' 'moves_target_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (2.32ns)   --->   "%store_ln229 = store i12 0, i4 %moves_target_addr_12" [assessment/toplevel.cpp:229]   --->   Operation 190 'store' 'store_ln229' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_13 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 13" [assessment/toplevel.cpp:225]   --->   Operation 191 'getelementptr' 'moves_node_f_score_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (2.32ns)   --->   "%store_ln225 = store i11 0, i4 %moves_node_f_score_V_addr_13" [assessment/toplevel.cpp:225]   --->   Operation 192 'store' 'store_ln225' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_13 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 13" [assessment/toplevel.cpp:226]   --->   Operation 193 'getelementptr' 'moves_node_g_score_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (2.32ns)   --->   "%store_ln226 = store i11 0, i4 %moves_node_g_score_V_addr_13" [assessment/toplevel.cpp:226]   --->   Operation 194 'store' 'store_ln226' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_13 = getelementptr i9 %moves_node_x_V, i64 0, i64 13" [assessment/toplevel.cpp:227]   --->   Operation 195 'getelementptr' 'moves_node_x_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (2.32ns)   --->   "%store_ln227 = store i9 0, i4 %moves_node_x_V_addr_13" [assessment/toplevel.cpp:227]   --->   Operation 196 'store' 'store_ln227' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_13 = getelementptr i9 %moves_node_y_V, i64 0, i64 13" [assessment/toplevel.cpp:228]   --->   Operation 197 'getelementptr' 'moves_node_y_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (2.32ns)   --->   "%store_ln228 = store i9 0, i4 %moves_node_y_V_addr_13" [assessment/toplevel.cpp:228]   --->   Operation 198 'store' 'store_ln228' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%moves_target_addr_13 = getelementptr i12 %moves_target, i64 0, i64 13" [assessment/toplevel.cpp:229]   --->   Operation 199 'getelementptr' 'moves_target_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (2.32ns)   --->   "%store_ln229 = store i12 0, i4 %moves_target_addr_13" [assessment/toplevel.cpp:229]   --->   Operation 200 'store' 'store_ln229' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 7.28>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %open_set_heap_y_V, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 201 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %open_set_heap_x_V, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 202 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 203 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %open_set_heap_g_score_V, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 203 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 204 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %open_set_heap_f_score_V, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 204 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 205 [1/2] (2.32ns)   --->   "%node_f_score_V = load i12 %open_set_heap_f_score_V_addr" [assessment/toplevel.cpp:220]   --->   Operation 205 'load' 'node_f_score_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_8 : Operation 206 [1/2] (2.32ns)   --->   "%node_g_score_V = load i12 %open_set_heap_g_score_V_addr" [assessment/toplevel.cpp:220]   --->   Operation 206 'load' 'node_g_score_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_8 : Operation 207 [1/2] (2.32ns)   --->   "%node_x_V = load i12 %open_set_heap_x_V_addr" [assessment/toplevel.cpp:220]   --->   Operation 207 'load' 'node_x_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_8 : Operation 208 [1/2] (2.32ns)   --->   "%node_y_V = load i12 %open_set_heap_y_V_addr" [assessment/toplevel.cpp:220]   --->   Operation 208 'load' 'node_y_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_8 : Operation 209 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_14 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 14" [assessment/toplevel.cpp:225]   --->   Operation 209 'getelementptr' 'moves_node_f_score_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 210 [1/1] (2.32ns)   --->   "%store_ln225 = store i11 0, i4 %moves_node_f_score_V_addr_14" [assessment/toplevel.cpp:225]   --->   Operation 210 'store' 'store_ln225' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_8 : Operation 211 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_14 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 14" [assessment/toplevel.cpp:226]   --->   Operation 211 'getelementptr' 'moves_node_g_score_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 212 [1/1] (2.32ns)   --->   "%store_ln226 = store i11 0, i4 %moves_node_g_score_V_addr_14" [assessment/toplevel.cpp:226]   --->   Operation 212 'store' 'store_ln226' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_8 : Operation 213 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_14 = getelementptr i9 %moves_node_x_V, i64 0, i64 14" [assessment/toplevel.cpp:227]   --->   Operation 213 'getelementptr' 'moves_node_x_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 214 [1/1] (2.32ns)   --->   "%store_ln227 = store i9 0, i4 %moves_node_x_V_addr_14" [assessment/toplevel.cpp:227]   --->   Operation 214 'store' 'store_ln227' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_14 = getelementptr i9 %moves_node_y_V, i64 0, i64 14" [assessment/toplevel.cpp:228]   --->   Operation 215 'getelementptr' 'moves_node_y_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 216 [1/1] (2.32ns)   --->   "%store_ln228 = store i9 0, i4 %moves_node_y_V_addr_14" [assessment/toplevel.cpp:228]   --->   Operation 216 'store' 'store_ln228' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%moves_target_addr_14 = getelementptr i12 %moves_target, i64 0, i64 14" [assessment/toplevel.cpp:229]   --->   Operation 217 'getelementptr' 'moves_target_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 218 [1/1] (2.32ns)   --->   "%store_ln229 = store i12 0, i4 %moves_target_addr_14" [assessment/toplevel.cpp:229]   --->   Operation 218 'store' 'store_ln229' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_15 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 15" [assessment/toplevel.cpp:225]   --->   Operation 219 'getelementptr' 'moves_node_f_score_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 220 [1/1] (2.32ns)   --->   "%store_ln225 = store i11 0, i4 %moves_node_f_score_V_addr_15" [assessment/toplevel.cpp:225]   --->   Operation 220 'store' 'store_ln225' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_15 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 15" [assessment/toplevel.cpp:226]   --->   Operation 221 'getelementptr' 'moves_node_g_score_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 222 [1/1] (2.32ns)   --->   "%store_ln226 = store i11 0, i4 %moves_node_g_score_V_addr_15" [assessment/toplevel.cpp:226]   --->   Operation 222 'store' 'store_ln226' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_8 : Operation 223 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_15 = getelementptr i9 %moves_node_x_V, i64 0, i64 15" [assessment/toplevel.cpp:227]   --->   Operation 223 'getelementptr' 'moves_node_x_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 224 [1/1] (2.32ns)   --->   "%store_ln227 = store i9 0, i4 %moves_node_x_V_addr_15" [assessment/toplevel.cpp:227]   --->   Operation 224 'store' 'store_ln227' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_15 = getelementptr i9 %moves_node_y_V, i64 0, i64 15" [assessment/toplevel.cpp:228]   --->   Operation 225 'getelementptr' 'moves_node_y_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 226 [1/1] (2.32ns)   --->   "%store_ln228 = store i9 0, i4 %moves_node_y_V_addr_15" [assessment/toplevel.cpp:228]   --->   Operation 226 'store' 'store_ln228' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_8 : Operation 227 [1/1] (0.00ns)   --->   "%moves_target_addr_15 = getelementptr i12 %moves_target, i64 0, i64 15" [assessment/toplevel.cpp:229]   --->   Operation 227 'getelementptr' 'moves_target_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 228 [1/1] (2.32ns)   --->   "%store_ln229 = store i12 0, i4 %moves_target_addr_15" [assessment/toplevel.cpp:229]   --->   Operation 228 'store' 'store_ln229' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_8 : Operation 229 [1/1] (2.42ns)   --->   "%icmp_ln238 = icmp_eq  i16 %idx_read, i16 0" [assessment/toplevel.cpp:238]   --->   Operation 229 'icmp' 'icmp_ln238' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 230 [1/1] (2.75ns)   --->   "%br_ln238 = br i1 %icmp_ln238, void, void %.loopexit" [assessment/toplevel.cpp:238]   --->   Operation 230 'br' 'br_ln238' <Predicate = true> <Delay = 2.75>
ST_8 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln244 = zext i16 %idx_read" [assessment/toplevel.cpp:244]   --->   Operation 231 'zext' 'zext_ln244' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_8 : Operation 232 [1/1] (2.07ns)   --->   "%add_ln244 = add i17 %zext_ln244, i17 131071" [assessment/toplevel.cpp:244]   --->   Operation 232 'add' 'add_ln244' <Predicate = (!icmp_ln238)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 233 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln244, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 233 'bitselect' 'tmp' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_8 : Operation 234 [1/1] (2.07ns)   --->   "%sub_ln244 = sub i17 1, i17 %zext_ln244" [assessment/toplevel.cpp:244]   --->   Operation 234 'sub' 'sub_ln244' <Predicate = (!icmp_ln238)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln244_1 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln244, i32 1, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 235 'partselect' 'trunc_ln244_1' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_8 : Operation 236 [1/1] (2.07ns)   --->   "%sub_ln244_1 = sub i16 0, i16 %trunc_ln244_1" [assessment/toplevel.cpp:244]   --->   Operation 236 'sub' 'sub_ln244_1' <Predicate = (!icmp_ln238)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln244_2 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %add_ln244, i32 1, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 237 'partselect' 'trunc_ln244_2' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_8 : Operation 238 [1/1] (0.80ns)   --->   "%select_ln244 = select i1 %tmp, i16 %sub_ln244_1, i16 %trunc_ln244_2" [assessment/toplevel.cpp:244]   --->   Operation 238 'select' 'select_ln244' <Predicate = (!icmp_ln238)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln245 = trunc i16 %select_ln244" [assessment/toplevel.cpp:245]   --->   Operation 239 'trunc' 'trunc_ln245' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_8 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln245 = zext i16 %select_ln244" [assessment/toplevel.cpp:245]   --->   Operation 240 'zext' 'zext_ln245' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_8 : Operation 241 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_45 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln245"   --->   Operation 241 'getelementptr' 'open_set_heap_f_score_V_addr_45' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_8 : Operation 242 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load = load i12 %open_set_heap_f_score_V_addr_45"   --->   Operation 242 'load' 'open_set_heap_f_score_V_load' <Predicate = (!icmp_ln238)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 9 <SV = 8> <Delay = 6.95>
ST_9 : Operation 243 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load = load i12 %open_set_heap_f_score_V_addr_45"   --->   Operation 243 'load' 'open_set_heap_f_score_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_9 : Operation 244 [1/1] (1.88ns)   --->   "%icmp_ln878 = icmp_ult  i11 %open_set_heap_f_score_V_load, i11 %node_f_score_V"   --->   Operation 244 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 245 [1/1] (2.75ns)   --->   "%br_ln245 = br i1 %icmp_ln878, void %.preheader.1, void %.loopexit" [assessment/toplevel.cpp:245]   --->   Operation 245 'br' 'br_ln245' <Predicate = true> <Delay = 2.75>
ST_9 : Operation 246 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load, i4 %moves_node_f_score_V_addr" [assessment/toplevel.cpp:149]   --->   Operation 246 'store' 'store_ln149' <Predicate = (!icmp_ln878)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_9 : Operation 247 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_45 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln245" [assessment/toplevel.cpp:150]   --->   Operation 247 'getelementptr' 'open_set_heap_g_score_V_addr_45' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 248 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load = load i12 %open_set_heap_g_score_V_addr_45" [assessment/toplevel.cpp:150]   --->   Operation 248 'load' 'open_set_heap_g_score_V_load' <Predicate = (!icmp_ln878)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_9 : Operation 249 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_45 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln245" [assessment/toplevel.cpp:151]   --->   Operation 249 'getelementptr' 'open_set_heap_x_V_addr_45' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 250 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load = load i12 %open_set_heap_x_V_addr_45" [assessment/toplevel.cpp:151]   --->   Operation 250 'load' 'open_set_heap_x_V_load' <Predicate = (!icmp_ln878)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_9 : Operation 251 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_45 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln245" [assessment/toplevel.cpp:152]   --->   Operation 251 'getelementptr' 'open_set_heap_y_V_addr_45' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 252 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load = load i12 %open_set_heap_y_V_addr_45" [assessment/toplevel.cpp:152]   --->   Operation 252 'load' 'open_set_heap_y_V_load' <Predicate = (!icmp_ln878)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_9 : Operation 253 [1/1] (2.32ns)   --->   "%store_ln253 = store i12 %empty, i4 %moves_target_addr" [assessment/toplevel.cpp:253]   --->   Operation 253 'store' 'store_ln253' <Predicate = (!icmp_ln878)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>

State 10 <SV = 9> <Delay = 7.28>
ST_10 : Operation 254 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load = load i12 %open_set_heap_g_score_V_addr_45" [assessment/toplevel.cpp:150]   --->   Operation 254 'load' 'open_set_heap_g_score_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_10 : Operation 255 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load, i4 %moves_node_g_score_V_addr" [assessment/toplevel.cpp:150]   --->   Operation 255 'store' 'store_ln150' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_10 : Operation 256 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load = load i12 %open_set_heap_x_V_addr_45" [assessment/toplevel.cpp:151]   --->   Operation 256 'load' 'open_set_heap_x_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_10 : Operation 257 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load, i4 %moves_node_x_V_addr" [assessment/toplevel.cpp:151]   --->   Operation 257 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_10 : Operation 258 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load = load i12 %open_set_heap_y_V_addr_45" [assessment/toplevel.cpp:152]   --->   Operation 258 'load' 'open_set_heap_y_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_10 : Operation 259 [1/1] (2.32ns)   --->   "%store_ln152 = store i9 %open_set_heap_y_V_load, i4 %moves_node_y_V_addr" [assessment/toplevel.cpp:152]   --->   Operation 259 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_10 : Operation 260 [1/1] (2.42ns)   --->   "%icmp_ln238_1 = icmp_eq  i16 %select_ln244, i16 0" [assessment/toplevel.cpp:238]   --->   Operation 260 'icmp' 'icmp_ln238_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 261 [1/1] (2.75ns)   --->   "%br_ln238 = br i1 %icmp_ln238_1, void, void %.loopexit" [assessment/toplevel.cpp:238]   --->   Operation 261 'br' 'br_ln238' <Predicate = true> <Delay = 2.75>
ST_10 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln244_1 = zext i16 %select_ln244" [assessment/toplevel.cpp:244]   --->   Operation 262 'zext' 'zext_ln244_1' <Predicate = (!icmp_ln238_1)> <Delay = 0.00>
ST_10 : Operation 263 [1/1] (2.07ns)   --->   "%add_ln244_1 = add i17 %zext_ln244_1, i17 131071" [assessment/toplevel.cpp:244]   --->   Operation 263 'add' 'add_ln244_1' <Predicate = (!icmp_ln238_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln244_1, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 264 'bitselect' 'tmp_6' <Predicate = (!icmp_ln238_1)> <Delay = 0.00>
ST_10 : Operation 265 [1/1] (2.07ns)   --->   "%sub_ln244_2 = sub i17 1, i17 %zext_ln244_1" [assessment/toplevel.cpp:244]   --->   Operation 265 'sub' 'sub_ln244_2' <Predicate = (!icmp_ln238_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln244_4 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln244_2, i32 1, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 266 'partselect' 'trunc_ln244_4' <Predicate = (!icmp_ln238_1)> <Delay = 0.00>
ST_10 : Operation 267 [1/1] (2.07ns)   --->   "%sub_ln244_3 = sub i16 0, i16 %trunc_ln244_4" [assessment/toplevel.cpp:244]   --->   Operation 267 'sub' 'sub_ln244_3' <Predicate = (!icmp_ln238_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln244_5 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %add_ln244_1, i32 1, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 268 'partselect' 'trunc_ln244_5' <Predicate = (!icmp_ln238_1)> <Delay = 0.00>
ST_10 : Operation 269 [1/1] (0.80ns)   --->   "%select_ln244_1 = select i1 %tmp_6, i16 %sub_ln244_3, i16 %trunc_ln244_5" [assessment/toplevel.cpp:244]   --->   Operation 269 'select' 'select_ln244_1' <Predicate = (!icmp_ln238_1)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln245_1 = trunc i16 %select_ln244_1" [assessment/toplevel.cpp:245]   --->   Operation 270 'trunc' 'trunc_ln245_1' <Predicate = (!icmp_ln238_1)> <Delay = 0.00>
ST_10 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln245_1 = zext i16 %select_ln244_1" [assessment/toplevel.cpp:245]   --->   Operation 271 'zext' 'zext_ln245_1' <Predicate = (!icmp_ln238_1)> <Delay = 0.00>
ST_10 : Operation 272 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_46 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln245_1"   --->   Operation 272 'getelementptr' 'open_set_heap_f_score_V_addr_46' <Predicate = (!icmp_ln238_1)> <Delay = 0.00>
ST_10 : Operation 273 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_1 = load i12 %open_set_heap_f_score_V_addr_46"   --->   Operation 273 'load' 'open_set_heap_f_score_V_load_1' <Predicate = (!icmp_ln238_1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 11 <SV = 10> <Delay = 6.95>
ST_11 : Operation 274 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_1 = load i12 %open_set_heap_f_score_V_addr_46"   --->   Operation 274 'load' 'open_set_heap_f_score_V_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_11 : Operation 275 [1/1] (1.88ns)   --->   "%icmp_ln878_1 = icmp_ult  i11 %open_set_heap_f_score_V_load_1, i11 %node_f_score_V"   --->   Operation 275 'icmp' 'icmp_ln878_1' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 276 [1/1] (2.75ns)   --->   "%br_ln245 = br i1 %icmp_ln878_1, void %.preheader.2, void %.loopexit" [assessment/toplevel.cpp:245]   --->   Operation 276 'br' 'br_ln245' <Predicate = true> <Delay = 2.75>
ST_11 : Operation 277 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_1, i4 %moves_node_f_score_V_addr_1" [assessment/toplevel.cpp:149]   --->   Operation 277 'store' 'store_ln149' <Predicate = (!icmp_ln878_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_11 : Operation 278 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_46 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln245_1" [assessment/toplevel.cpp:150]   --->   Operation 278 'getelementptr' 'open_set_heap_g_score_V_addr_46' <Predicate = (!icmp_ln878_1)> <Delay = 0.00>
ST_11 : Operation 279 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_1 = load i12 %open_set_heap_g_score_V_addr_46" [assessment/toplevel.cpp:150]   --->   Operation 279 'load' 'open_set_heap_g_score_V_load_1' <Predicate = (!icmp_ln878_1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_11 : Operation 280 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_46 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln245_1" [assessment/toplevel.cpp:151]   --->   Operation 280 'getelementptr' 'open_set_heap_x_V_addr_46' <Predicate = (!icmp_ln878_1)> <Delay = 0.00>
ST_11 : Operation 281 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_1 = load i12 %open_set_heap_x_V_addr_46" [assessment/toplevel.cpp:151]   --->   Operation 281 'load' 'open_set_heap_x_V_load_1' <Predicate = (!icmp_ln878_1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_11 : Operation 282 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_46 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln245_1" [assessment/toplevel.cpp:152]   --->   Operation 282 'getelementptr' 'open_set_heap_y_V_addr_46' <Predicate = (!icmp_ln878_1)> <Delay = 0.00>
ST_11 : Operation 283 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_1 = load i12 %open_set_heap_y_V_addr_46" [assessment/toplevel.cpp:152]   --->   Operation 283 'load' 'open_set_heap_y_V_load_1' <Predicate = (!icmp_ln878_1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_11 : Operation 284 [1/1] (2.32ns)   --->   "%store_ln253 = store i12 %trunc_ln245, i4 %moves_target_addr_1" [assessment/toplevel.cpp:253]   --->   Operation 284 'store' 'store_ln253' <Predicate = (!icmp_ln878_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>

State 12 <SV = 11> <Delay = 7.28>
ST_12 : Operation 285 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_1 = load i12 %open_set_heap_g_score_V_addr_46" [assessment/toplevel.cpp:150]   --->   Operation 285 'load' 'open_set_heap_g_score_V_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_12 : Operation 286 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_1, i4 %moves_node_g_score_V_addr_1" [assessment/toplevel.cpp:150]   --->   Operation 286 'store' 'store_ln150' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_12 : Operation 287 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_1 = load i12 %open_set_heap_x_V_addr_46" [assessment/toplevel.cpp:151]   --->   Operation 287 'load' 'open_set_heap_x_V_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_12 : Operation 288 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_1, i4 %moves_node_x_V_addr_1" [assessment/toplevel.cpp:151]   --->   Operation 288 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_12 : Operation 289 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_1 = load i12 %open_set_heap_y_V_addr_46" [assessment/toplevel.cpp:152]   --->   Operation 289 'load' 'open_set_heap_y_V_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_12 : Operation 290 [1/1] (2.32ns)   --->   "%store_ln152 = store i9 %open_set_heap_y_V_load_1, i4 %moves_node_y_V_addr_1" [assessment/toplevel.cpp:152]   --->   Operation 290 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_12 : Operation 291 [1/1] (2.42ns)   --->   "%icmp_ln238_2 = icmp_eq  i16 %select_ln244_1, i16 0" [assessment/toplevel.cpp:238]   --->   Operation 291 'icmp' 'icmp_ln238_2' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 292 [1/1] (2.75ns)   --->   "%br_ln238 = br i1 %icmp_ln238_2, void, void %.loopexit" [assessment/toplevel.cpp:238]   --->   Operation 292 'br' 'br_ln238' <Predicate = true> <Delay = 2.75>
ST_12 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln244_2 = zext i16 %select_ln244_1" [assessment/toplevel.cpp:244]   --->   Operation 293 'zext' 'zext_ln244_2' <Predicate = (!icmp_ln238_2)> <Delay = 0.00>
ST_12 : Operation 294 [1/1] (2.07ns)   --->   "%add_ln244_2 = add i17 %zext_ln244_2, i17 131071" [assessment/toplevel.cpp:244]   --->   Operation 294 'add' 'add_ln244_2' <Predicate = (!icmp_ln238_2)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln244_2, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 295 'bitselect' 'tmp_7' <Predicate = (!icmp_ln238_2)> <Delay = 0.00>
ST_12 : Operation 296 [1/1] (2.07ns)   --->   "%sub_ln244_4 = sub i17 1, i17 %zext_ln244_2" [assessment/toplevel.cpp:244]   --->   Operation 296 'sub' 'sub_ln244_4' <Predicate = (!icmp_ln238_2)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln244_7 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln244_4, i32 1, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 297 'partselect' 'trunc_ln244_7' <Predicate = (!icmp_ln238_2)> <Delay = 0.00>
ST_12 : Operation 298 [1/1] (2.07ns)   --->   "%sub_ln244_5 = sub i16 0, i16 %trunc_ln244_7" [assessment/toplevel.cpp:244]   --->   Operation 298 'sub' 'sub_ln244_5' <Predicate = (!icmp_ln238_2)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln244_8 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %add_ln244_2, i32 1, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 299 'partselect' 'trunc_ln244_8' <Predicate = (!icmp_ln238_2)> <Delay = 0.00>
ST_12 : Operation 300 [1/1] (0.80ns)   --->   "%select_ln244_2 = select i1 %tmp_7, i16 %sub_ln244_5, i16 %trunc_ln244_8" [assessment/toplevel.cpp:244]   --->   Operation 300 'select' 'select_ln244_2' <Predicate = (!icmp_ln238_2)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln245_2 = trunc i16 %select_ln244_2" [assessment/toplevel.cpp:245]   --->   Operation 301 'trunc' 'trunc_ln245_2' <Predicate = (!icmp_ln238_2)> <Delay = 0.00>
ST_12 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln245_2 = zext i16 %select_ln244_2" [assessment/toplevel.cpp:245]   --->   Operation 302 'zext' 'zext_ln245_2' <Predicate = (!icmp_ln238_2)> <Delay = 0.00>
ST_12 : Operation 303 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_47 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln245_2"   --->   Operation 303 'getelementptr' 'open_set_heap_f_score_V_addr_47' <Predicate = (!icmp_ln238_2)> <Delay = 0.00>
ST_12 : Operation 304 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_2 = load i12 %open_set_heap_f_score_V_addr_47"   --->   Operation 304 'load' 'open_set_heap_f_score_V_load_2' <Predicate = (!icmp_ln238_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 13 <SV = 12> <Delay = 6.95>
ST_13 : Operation 305 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_2 = load i12 %open_set_heap_f_score_V_addr_47"   --->   Operation 305 'load' 'open_set_heap_f_score_V_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_13 : Operation 306 [1/1] (1.88ns)   --->   "%icmp_ln878_2 = icmp_ult  i11 %open_set_heap_f_score_V_load_2, i11 %node_f_score_V"   --->   Operation 306 'icmp' 'icmp_ln878_2' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 307 [1/1] (2.75ns)   --->   "%br_ln245 = br i1 %icmp_ln878_2, void %.preheader.3, void %.loopexit" [assessment/toplevel.cpp:245]   --->   Operation 307 'br' 'br_ln245' <Predicate = true> <Delay = 2.75>
ST_13 : Operation 308 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_2, i4 %moves_node_f_score_V_addr_2" [assessment/toplevel.cpp:149]   --->   Operation 308 'store' 'store_ln149' <Predicate = (!icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_13 : Operation 309 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_47 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln245_2" [assessment/toplevel.cpp:150]   --->   Operation 309 'getelementptr' 'open_set_heap_g_score_V_addr_47' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>
ST_13 : Operation 310 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_2 = load i12 %open_set_heap_g_score_V_addr_47" [assessment/toplevel.cpp:150]   --->   Operation 310 'load' 'open_set_heap_g_score_V_load_2' <Predicate = (!icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_13 : Operation 311 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_47 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln245_2" [assessment/toplevel.cpp:151]   --->   Operation 311 'getelementptr' 'open_set_heap_x_V_addr_47' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>
ST_13 : Operation 312 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_2 = load i12 %open_set_heap_x_V_addr_47" [assessment/toplevel.cpp:151]   --->   Operation 312 'load' 'open_set_heap_x_V_load_2' <Predicate = (!icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_13 : Operation 313 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_47 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln245_2" [assessment/toplevel.cpp:152]   --->   Operation 313 'getelementptr' 'open_set_heap_y_V_addr_47' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>
ST_13 : Operation 314 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_2 = load i12 %open_set_heap_y_V_addr_47" [assessment/toplevel.cpp:152]   --->   Operation 314 'load' 'open_set_heap_y_V_load_2' <Predicate = (!icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_13 : Operation 315 [1/1] (2.32ns)   --->   "%store_ln253 = store i12 %trunc_ln245_1, i4 %moves_target_addr_2" [assessment/toplevel.cpp:253]   --->   Operation 315 'store' 'store_ln253' <Predicate = (!icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>

State 14 <SV = 13> <Delay = 7.28>
ST_14 : Operation 316 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_2 = load i12 %open_set_heap_g_score_V_addr_47" [assessment/toplevel.cpp:150]   --->   Operation 316 'load' 'open_set_heap_g_score_V_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_14 : Operation 317 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_2, i4 %moves_node_g_score_V_addr_2" [assessment/toplevel.cpp:150]   --->   Operation 317 'store' 'store_ln150' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_14 : Operation 318 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_2 = load i12 %open_set_heap_x_V_addr_47" [assessment/toplevel.cpp:151]   --->   Operation 318 'load' 'open_set_heap_x_V_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_14 : Operation 319 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_2, i4 %moves_node_x_V_addr_2" [assessment/toplevel.cpp:151]   --->   Operation 319 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_14 : Operation 320 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_2 = load i12 %open_set_heap_y_V_addr_47" [assessment/toplevel.cpp:152]   --->   Operation 320 'load' 'open_set_heap_y_V_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_14 : Operation 321 [1/1] (2.32ns)   --->   "%store_ln152 = store i9 %open_set_heap_y_V_load_2, i4 %moves_node_y_V_addr_2" [assessment/toplevel.cpp:152]   --->   Operation 321 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_14 : Operation 322 [1/1] (2.42ns)   --->   "%icmp_ln238_3 = icmp_eq  i16 %select_ln244_2, i16 0" [assessment/toplevel.cpp:238]   --->   Operation 322 'icmp' 'icmp_ln238_3' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 323 [1/1] (2.75ns)   --->   "%br_ln238 = br i1 %icmp_ln238_3, void, void %.loopexit" [assessment/toplevel.cpp:238]   --->   Operation 323 'br' 'br_ln238' <Predicate = true> <Delay = 2.75>
ST_14 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln244_3 = zext i16 %select_ln244_2" [assessment/toplevel.cpp:244]   --->   Operation 324 'zext' 'zext_ln244_3' <Predicate = (!icmp_ln238_3)> <Delay = 0.00>
ST_14 : Operation 325 [1/1] (2.07ns)   --->   "%add_ln244_3 = add i17 %zext_ln244_3, i17 131071" [assessment/toplevel.cpp:244]   --->   Operation 325 'add' 'add_ln244_3' <Predicate = (!icmp_ln238_3)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln244_3, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 326 'bitselect' 'tmp_8' <Predicate = (!icmp_ln238_3)> <Delay = 0.00>
ST_14 : Operation 327 [1/1] (2.07ns)   --->   "%sub_ln244_6 = sub i17 1, i17 %zext_ln244_3" [assessment/toplevel.cpp:244]   --->   Operation 327 'sub' 'sub_ln244_6' <Predicate = (!icmp_ln238_3)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln244_s = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln244_6, i32 1, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 328 'partselect' 'trunc_ln244_s' <Predicate = (!icmp_ln238_3)> <Delay = 0.00>
ST_14 : Operation 329 [1/1] (2.07ns)   --->   "%sub_ln244_7 = sub i16 0, i16 %trunc_ln244_s" [assessment/toplevel.cpp:244]   --->   Operation 329 'sub' 'sub_ln244_7' <Predicate = (!icmp_ln238_3)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 330 [1/1] (0.00ns)   --->   "%trunc_ln244_3 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %add_ln244_3, i32 1, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 330 'partselect' 'trunc_ln244_3' <Predicate = (!icmp_ln238_3)> <Delay = 0.00>
ST_14 : Operation 331 [1/1] (0.80ns)   --->   "%select_ln244_3 = select i1 %tmp_8, i16 %sub_ln244_7, i16 %trunc_ln244_3" [assessment/toplevel.cpp:244]   --->   Operation 331 'select' 'select_ln244_3' <Predicate = (!icmp_ln238_3)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln245_3 = trunc i16 %select_ln244_3" [assessment/toplevel.cpp:245]   --->   Operation 332 'trunc' 'trunc_ln245_3' <Predicate = (!icmp_ln238_3)> <Delay = 0.00>
ST_14 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln245_3 = zext i16 %select_ln244_3" [assessment/toplevel.cpp:245]   --->   Operation 333 'zext' 'zext_ln245_3' <Predicate = (!icmp_ln238_3)> <Delay = 0.00>
ST_14 : Operation 334 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_48 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln245_3"   --->   Operation 334 'getelementptr' 'open_set_heap_f_score_V_addr_48' <Predicate = (!icmp_ln238_3)> <Delay = 0.00>
ST_14 : Operation 335 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_3 = load i12 %open_set_heap_f_score_V_addr_48"   --->   Operation 335 'load' 'open_set_heap_f_score_V_load_3' <Predicate = (!icmp_ln238_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 15 <SV = 14> <Delay = 6.95>
ST_15 : Operation 336 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_3 = load i12 %open_set_heap_f_score_V_addr_48"   --->   Operation 336 'load' 'open_set_heap_f_score_V_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_15 : Operation 337 [1/1] (1.88ns)   --->   "%icmp_ln878_3 = icmp_ult  i11 %open_set_heap_f_score_V_load_3, i11 %node_f_score_V"   --->   Operation 337 'icmp' 'icmp_ln878_3' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 338 [1/1] (2.75ns)   --->   "%br_ln245 = br i1 %icmp_ln878_3, void %.preheader.4, void %.loopexit" [assessment/toplevel.cpp:245]   --->   Operation 338 'br' 'br_ln245' <Predicate = true> <Delay = 2.75>
ST_15 : Operation 339 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_3, i4 %moves_node_f_score_V_addr_17" [assessment/toplevel.cpp:149]   --->   Operation 339 'store' 'store_ln149' <Predicate = (!icmp_ln878_3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_15 : Operation 340 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_48 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln245_3" [assessment/toplevel.cpp:150]   --->   Operation 340 'getelementptr' 'open_set_heap_g_score_V_addr_48' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_15 : Operation 341 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_3 = load i12 %open_set_heap_g_score_V_addr_48" [assessment/toplevel.cpp:150]   --->   Operation 341 'load' 'open_set_heap_g_score_V_load_3' <Predicate = (!icmp_ln878_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_15 : Operation 342 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_48 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln245_3" [assessment/toplevel.cpp:151]   --->   Operation 342 'getelementptr' 'open_set_heap_x_V_addr_48' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_15 : Operation 343 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_3 = load i12 %open_set_heap_x_V_addr_48" [assessment/toplevel.cpp:151]   --->   Operation 343 'load' 'open_set_heap_x_V_load_3' <Predicate = (!icmp_ln878_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_15 : Operation 344 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_48 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln245_3" [assessment/toplevel.cpp:152]   --->   Operation 344 'getelementptr' 'open_set_heap_y_V_addr_48' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_15 : Operation 345 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_3 = load i12 %open_set_heap_y_V_addr_48" [assessment/toplevel.cpp:152]   --->   Operation 345 'load' 'open_set_heap_y_V_load_3' <Predicate = (!icmp_ln878_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_15 : Operation 346 [1/1] (2.32ns)   --->   "%store_ln253 = store i12 %trunc_ln245_2, i4 %moves_target_addr_17" [assessment/toplevel.cpp:253]   --->   Operation 346 'store' 'store_ln253' <Predicate = (!icmp_ln878_3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>

State 16 <SV = 15> <Delay = 7.28>
ST_16 : Operation 347 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_3 = load i12 %open_set_heap_g_score_V_addr_48" [assessment/toplevel.cpp:150]   --->   Operation 347 'load' 'open_set_heap_g_score_V_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_16 : Operation 348 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_3, i4 %moves_node_g_score_V_addr_17" [assessment/toplevel.cpp:150]   --->   Operation 348 'store' 'store_ln150' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_16 : Operation 349 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_3 = load i12 %open_set_heap_x_V_addr_48" [assessment/toplevel.cpp:151]   --->   Operation 349 'load' 'open_set_heap_x_V_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_16 : Operation 350 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_3, i4 %moves_node_x_V_addr_17" [assessment/toplevel.cpp:151]   --->   Operation 350 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_16 : Operation 351 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_3 = load i12 %open_set_heap_y_V_addr_48" [assessment/toplevel.cpp:152]   --->   Operation 351 'load' 'open_set_heap_y_V_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_16 : Operation 352 [1/1] (2.32ns)   --->   "%store_ln152 = store i9 %open_set_heap_y_V_load_3, i4 %moves_node_y_V_addr_17" [assessment/toplevel.cpp:152]   --->   Operation 352 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_16 : Operation 353 [1/1] (2.42ns)   --->   "%icmp_ln238_4 = icmp_eq  i16 %select_ln244_3, i16 0" [assessment/toplevel.cpp:238]   --->   Operation 353 'icmp' 'icmp_ln238_4' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 354 [1/1] (2.75ns)   --->   "%br_ln238 = br i1 %icmp_ln238_4, void, void %.loopexit" [assessment/toplevel.cpp:238]   --->   Operation 354 'br' 'br_ln238' <Predicate = true> <Delay = 2.75>
ST_16 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln244_4 = zext i16 %select_ln244_3" [assessment/toplevel.cpp:244]   --->   Operation 355 'zext' 'zext_ln244_4' <Predicate = (!icmp_ln238_4)> <Delay = 0.00>
ST_16 : Operation 356 [1/1] (2.07ns)   --->   "%add_ln244_4 = add i17 %zext_ln244_4, i17 131071" [assessment/toplevel.cpp:244]   --->   Operation 356 'add' 'add_ln244_4' <Predicate = (!icmp_ln238_4)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln244_4, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 357 'bitselect' 'tmp_9' <Predicate = (!icmp_ln238_4)> <Delay = 0.00>
ST_16 : Operation 358 [1/1] (2.07ns)   --->   "%sub_ln244_8 = sub i17 1, i17 %zext_ln244_4" [assessment/toplevel.cpp:244]   --->   Operation 358 'sub' 'sub_ln244_8' <Predicate = (!icmp_ln238_4)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln244_6 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln244_8, i32 1, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 359 'partselect' 'trunc_ln244_6' <Predicate = (!icmp_ln238_4)> <Delay = 0.00>
ST_16 : Operation 360 [1/1] (2.07ns)   --->   "%sub_ln244_9 = sub i16 0, i16 %trunc_ln244_6" [assessment/toplevel.cpp:244]   --->   Operation 360 'sub' 'sub_ln244_9' <Predicate = (!icmp_ln238_4)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 361 [1/1] (0.00ns)   --->   "%trunc_ln244_9 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %add_ln244_4, i32 1, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 361 'partselect' 'trunc_ln244_9' <Predicate = (!icmp_ln238_4)> <Delay = 0.00>
ST_16 : Operation 362 [1/1] (0.80ns)   --->   "%select_ln244_4 = select i1 %tmp_9, i16 %sub_ln244_9, i16 %trunc_ln244_9" [assessment/toplevel.cpp:244]   --->   Operation 362 'select' 'select_ln244_4' <Predicate = (!icmp_ln238_4)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln245_4 = trunc i16 %select_ln244_4" [assessment/toplevel.cpp:245]   --->   Operation 363 'trunc' 'trunc_ln245_4' <Predicate = (!icmp_ln238_4)> <Delay = 0.00>
ST_16 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln245_4 = zext i16 %select_ln244_4" [assessment/toplevel.cpp:245]   --->   Operation 364 'zext' 'zext_ln245_4' <Predicate = (!icmp_ln238_4)> <Delay = 0.00>
ST_16 : Operation 365 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_49 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln245_4"   --->   Operation 365 'getelementptr' 'open_set_heap_f_score_V_addr_49' <Predicate = (!icmp_ln238_4)> <Delay = 0.00>
ST_16 : Operation 366 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_4 = load i12 %open_set_heap_f_score_V_addr_49"   --->   Operation 366 'load' 'open_set_heap_f_score_V_load_4' <Predicate = (!icmp_ln238_4)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 17 <SV = 16> <Delay = 6.95>
ST_17 : Operation 367 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_4 = load i12 %open_set_heap_f_score_V_addr_49"   --->   Operation 367 'load' 'open_set_heap_f_score_V_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_17 : Operation 368 [1/1] (1.88ns)   --->   "%icmp_ln878_4 = icmp_ult  i11 %open_set_heap_f_score_V_load_4, i11 %node_f_score_V"   --->   Operation 368 'icmp' 'icmp_ln878_4' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 369 [1/1] (2.75ns)   --->   "%br_ln245 = br i1 %icmp_ln878_4, void %.preheader.5, void %.loopexit" [assessment/toplevel.cpp:245]   --->   Operation 369 'br' 'br_ln245' <Predicate = true> <Delay = 2.75>
ST_17 : Operation 370 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_4, i4 %moves_node_f_score_V_addr_18" [assessment/toplevel.cpp:149]   --->   Operation 370 'store' 'store_ln149' <Predicate = (!icmp_ln878_4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_17 : Operation 371 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_49 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln245_4" [assessment/toplevel.cpp:150]   --->   Operation 371 'getelementptr' 'open_set_heap_g_score_V_addr_49' <Predicate = (!icmp_ln878_4)> <Delay = 0.00>
ST_17 : Operation 372 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_4 = load i12 %open_set_heap_g_score_V_addr_49" [assessment/toplevel.cpp:150]   --->   Operation 372 'load' 'open_set_heap_g_score_V_load_4' <Predicate = (!icmp_ln878_4)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_17 : Operation 373 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_49 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln245_4" [assessment/toplevel.cpp:151]   --->   Operation 373 'getelementptr' 'open_set_heap_x_V_addr_49' <Predicate = (!icmp_ln878_4)> <Delay = 0.00>
ST_17 : Operation 374 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_4 = load i12 %open_set_heap_x_V_addr_49" [assessment/toplevel.cpp:151]   --->   Operation 374 'load' 'open_set_heap_x_V_load_4' <Predicate = (!icmp_ln878_4)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_17 : Operation 375 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_49 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln245_4" [assessment/toplevel.cpp:152]   --->   Operation 375 'getelementptr' 'open_set_heap_y_V_addr_49' <Predicate = (!icmp_ln878_4)> <Delay = 0.00>
ST_17 : Operation 376 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_4 = load i12 %open_set_heap_y_V_addr_49" [assessment/toplevel.cpp:152]   --->   Operation 376 'load' 'open_set_heap_y_V_load_4' <Predicate = (!icmp_ln878_4)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_17 : Operation 377 [1/1] (2.32ns)   --->   "%store_ln253 = store i12 %trunc_ln245_3, i4 %moves_target_addr_18" [assessment/toplevel.cpp:253]   --->   Operation 377 'store' 'store_ln253' <Predicate = (!icmp_ln878_4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>

State 18 <SV = 17> <Delay = 7.28>
ST_18 : Operation 378 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_4 = load i12 %open_set_heap_g_score_V_addr_49" [assessment/toplevel.cpp:150]   --->   Operation 378 'load' 'open_set_heap_g_score_V_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_18 : Operation 379 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_4, i4 %moves_node_g_score_V_addr_18" [assessment/toplevel.cpp:150]   --->   Operation 379 'store' 'store_ln150' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_18 : Operation 380 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_4 = load i12 %open_set_heap_x_V_addr_49" [assessment/toplevel.cpp:151]   --->   Operation 380 'load' 'open_set_heap_x_V_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_18 : Operation 381 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_4, i4 %moves_node_x_V_addr_18" [assessment/toplevel.cpp:151]   --->   Operation 381 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_18 : Operation 382 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_4 = load i12 %open_set_heap_y_V_addr_49" [assessment/toplevel.cpp:152]   --->   Operation 382 'load' 'open_set_heap_y_V_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_18 : Operation 383 [1/1] (2.32ns)   --->   "%store_ln152 = store i9 %open_set_heap_y_V_load_4, i4 %moves_node_y_V_addr_18" [assessment/toplevel.cpp:152]   --->   Operation 383 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_18 : Operation 384 [1/1] (2.42ns)   --->   "%icmp_ln238_5 = icmp_eq  i16 %select_ln244_4, i16 0" [assessment/toplevel.cpp:238]   --->   Operation 384 'icmp' 'icmp_ln238_5' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 385 [1/1] (2.75ns)   --->   "%br_ln238 = br i1 %icmp_ln238_5, void, void %.loopexit" [assessment/toplevel.cpp:238]   --->   Operation 385 'br' 'br_ln238' <Predicate = true> <Delay = 2.75>
ST_18 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln244_5 = zext i16 %select_ln244_4" [assessment/toplevel.cpp:244]   --->   Operation 386 'zext' 'zext_ln244_5' <Predicate = (!icmp_ln238_5)> <Delay = 0.00>
ST_18 : Operation 387 [1/1] (2.07ns)   --->   "%add_ln244_5 = add i17 %zext_ln244_5, i17 131071" [assessment/toplevel.cpp:244]   --->   Operation 387 'add' 'add_ln244_5' <Predicate = (!icmp_ln238_5)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln244_5, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 388 'bitselect' 'tmp_10' <Predicate = (!icmp_ln238_5)> <Delay = 0.00>
ST_18 : Operation 389 [1/1] (2.07ns)   --->   "%sub_ln244_10 = sub i17 1, i17 %zext_ln244_5" [assessment/toplevel.cpp:244]   --->   Operation 389 'sub' 'sub_ln244_10' <Predicate = (!icmp_ln238_5)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 390 [1/1] (0.00ns)   --->   "%trunc_ln244_10 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln244_10, i32 1, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 390 'partselect' 'trunc_ln244_10' <Predicate = (!icmp_ln238_5)> <Delay = 0.00>
ST_18 : Operation 391 [1/1] (2.07ns)   --->   "%sub_ln244_11 = sub i16 0, i16 %trunc_ln244_10" [assessment/toplevel.cpp:244]   --->   Operation 391 'sub' 'sub_ln244_11' <Predicate = (!icmp_ln238_5)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 392 [1/1] (0.00ns)   --->   "%trunc_ln244_11 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %add_ln244_5, i32 1, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 392 'partselect' 'trunc_ln244_11' <Predicate = (!icmp_ln238_5)> <Delay = 0.00>
ST_18 : Operation 393 [1/1] (0.80ns)   --->   "%select_ln244_5 = select i1 %tmp_10, i16 %sub_ln244_11, i16 %trunc_ln244_11" [assessment/toplevel.cpp:244]   --->   Operation 393 'select' 'select_ln244_5' <Predicate = (!icmp_ln238_5)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 394 [1/1] (0.00ns)   --->   "%trunc_ln245_5 = trunc i16 %select_ln244_5" [assessment/toplevel.cpp:245]   --->   Operation 394 'trunc' 'trunc_ln245_5' <Predicate = (!icmp_ln238_5)> <Delay = 0.00>
ST_18 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln245_5 = zext i16 %select_ln244_5" [assessment/toplevel.cpp:245]   --->   Operation 395 'zext' 'zext_ln245_5' <Predicate = (!icmp_ln238_5)> <Delay = 0.00>
ST_18 : Operation 396 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_50 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln245_5"   --->   Operation 396 'getelementptr' 'open_set_heap_f_score_V_addr_50' <Predicate = (!icmp_ln238_5)> <Delay = 0.00>
ST_18 : Operation 397 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_5 = load i12 %open_set_heap_f_score_V_addr_50"   --->   Operation 397 'load' 'open_set_heap_f_score_V_load_5' <Predicate = (!icmp_ln238_5)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 19 <SV = 18> <Delay = 6.95>
ST_19 : Operation 398 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_5 = load i12 %open_set_heap_f_score_V_addr_50"   --->   Operation 398 'load' 'open_set_heap_f_score_V_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_19 : Operation 399 [1/1] (1.88ns)   --->   "%icmp_ln878_5 = icmp_ult  i11 %open_set_heap_f_score_V_load_5, i11 %node_f_score_V"   --->   Operation 399 'icmp' 'icmp_ln878_5' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 400 [1/1] (2.75ns)   --->   "%br_ln245 = br i1 %icmp_ln878_5, void %.preheader.6, void %.loopexit" [assessment/toplevel.cpp:245]   --->   Operation 400 'br' 'br_ln245' <Predicate = true> <Delay = 2.75>
ST_19 : Operation 401 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_5, i4 %moves_node_f_score_V_addr_5" [assessment/toplevel.cpp:149]   --->   Operation 401 'store' 'store_ln149' <Predicate = (!icmp_ln878_5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_19 : Operation 402 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_50 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln245_5" [assessment/toplevel.cpp:150]   --->   Operation 402 'getelementptr' 'open_set_heap_g_score_V_addr_50' <Predicate = (!icmp_ln878_5)> <Delay = 0.00>
ST_19 : Operation 403 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_5 = load i12 %open_set_heap_g_score_V_addr_50" [assessment/toplevel.cpp:150]   --->   Operation 403 'load' 'open_set_heap_g_score_V_load_5' <Predicate = (!icmp_ln878_5)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_19 : Operation 404 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_50 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln245_5" [assessment/toplevel.cpp:151]   --->   Operation 404 'getelementptr' 'open_set_heap_x_V_addr_50' <Predicate = (!icmp_ln878_5)> <Delay = 0.00>
ST_19 : Operation 405 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_5 = load i12 %open_set_heap_x_V_addr_50" [assessment/toplevel.cpp:151]   --->   Operation 405 'load' 'open_set_heap_x_V_load_5' <Predicate = (!icmp_ln878_5)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_19 : Operation 406 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_50 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln245_5" [assessment/toplevel.cpp:152]   --->   Operation 406 'getelementptr' 'open_set_heap_y_V_addr_50' <Predicate = (!icmp_ln878_5)> <Delay = 0.00>
ST_19 : Operation 407 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_5 = load i12 %open_set_heap_y_V_addr_50" [assessment/toplevel.cpp:152]   --->   Operation 407 'load' 'open_set_heap_y_V_load_5' <Predicate = (!icmp_ln878_5)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_19 : Operation 408 [1/1] (2.32ns)   --->   "%store_ln253 = store i12 %trunc_ln245_4, i4 %moves_target_addr_5" [assessment/toplevel.cpp:253]   --->   Operation 408 'store' 'store_ln253' <Predicate = (!icmp_ln878_5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>

State 20 <SV = 19> <Delay = 7.28>
ST_20 : Operation 409 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_5 = load i12 %open_set_heap_g_score_V_addr_50" [assessment/toplevel.cpp:150]   --->   Operation 409 'load' 'open_set_heap_g_score_V_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_20 : Operation 410 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_5, i4 %moves_node_g_score_V_addr_5" [assessment/toplevel.cpp:150]   --->   Operation 410 'store' 'store_ln150' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_20 : Operation 411 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_5 = load i12 %open_set_heap_x_V_addr_50" [assessment/toplevel.cpp:151]   --->   Operation 411 'load' 'open_set_heap_x_V_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_20 : Operation 412 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_5, i4 %moves_node_x_V_addr_5" [assessment/toplevel.cpp:151]   --->   Operation 412 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_20 : Operation 413 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_5 = load i12 %open_set_heap_y_V_addr_50" [assessment/toplevel.cpp:152]   --->   Operation 413 'load' 'open_set_heap_y_V_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_20 : Operation 414 [1/1] (2.32ns)   --->   "%store_ln152 = store i9 %open_set_heap_y_V_load_5, i4 %moves_node_y_V_addr_5" [assessment/toplevel.cpp:152]   --->   Operation 414 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_20 : Operation 415 [1/1] (2.42ns)   --->   "%icmp_ln238_6 = icmp_eq  i16 %select_ln244_5, i16 0" [assessment/toplevel.cpp:238]   --->   Operation 415 'icmp' 'icmp_ln238_6' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 416 [1/1] (2.75ns)   --->   "%br_ln238 = br i1 %icmp_ln238_6, void, void %.loopexit" [assessment/toplevel.cpp:238]   --->   Operation 416 'br' 'br_ln238' <Predicate = true> <Delay = 2.75>
ST_20 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln244_6 = zext i16 %select_ln244_5" [assessment/toplevel.cpp:244]   --->   Operation 417 'zext' 'zext_ln244_6' <Predicate = (!icmp_ln238_6)> <Delay = 0.00>
ST_20 : Operation 418 [1/1] (2.07ns)   --->   "%add_ln244_6 = add i17 %zext_ln244_6, i17 131071" [assessment/toplevel.cpp:244]   --->   Operation 418 'add' 'add_ln244_6' <Predicate = (!icmp_ln238_6)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln244_6, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 419 'bitselect' 'tmp_11' <Predicate = (!icmp_ln238_6)> <Delay = 0.00>
ST_20 : Operation 420 [1/1] (2.07ns)   --->   "%sub_ln244_12 = sub i17 1, i17 %zext_ln244_6" [assessment/toplevel.cpp:244]   --->   Operation 420 'sub' 'sub_ln244_12' <Predicate = (!icmp_ln238_6)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 421 [1/1] (0.00ns)   --->   "%trunc_ln244_12 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln244_12, i32 1, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 421 'partselect' 'trunc_ln244_12' <Predicate = (!icmp_ln238_6)> <Delay = 0.00>
ST_20 : Operation 422 [1/1] (2.07ns)   --->   "%sub_ln244_13 = sub i16 0, i16 %trunc_ln244_12" [assessment/toplevel.cpp:244]   --->   Operation 422 'sub' 'sub_ln244_13' <Predicate = (!icmp_ln238_6)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 423 [1/1] (0.00ns)   --->   "%trunc_ln244_13 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %add_ln244_6, i32 1, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 423 'partselect' 'trunc_ln244_13' <Predicate = (!icmp_ln238_6)> <Delay = 0.00>
ST_20 : Operation 424 [1/1] (0.80ns)   --->   "%select_ln244_6 = select i1 %tmp_11, i16 %sub_ln244_13, i16 %trunc_ln244_13" [assessment/toplevel.cpp:244]   --->   Operation 424 'select' 'select_ln244_6' <Predicate = (!icmp_ln238_6)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 425 [1/1] (0.00ns)   --->   "%trunc_ln245_6 = trunc i16 %select_ln244_6" [assessment/toplevel.cpp:245]   --->   Operation 425 'trunc' 'trunc_ln245_6' <Predicate = (!icmp_ln238_6)> <Delay = 0.00>
ST_20 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln245_6 = zext i16 %select_ln244_6" [assessment/toplevel.cpp:245]   --->   Operation 426 'zext' 'zext_ln245_6' <Predicate = (!icmp_ln238_6)> <Delay = 0.00>
ST_20 : Operation 427 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_51 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln245_6"   --->   Operation 427 'getelementptr' 'open_set_heap_f_score_V_addr_51' <Predicate = (!icmp_ln238_6)> <Delay = 0.00>
ST_20 : Operation 428 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_6 = load i12 %open_set_heap_f_score_V_addr_51"   --->   Operation 428 'load' 'open_set_heap_f_score_V_load_6' <Predicate = (!icmp_ln238_6)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 21 <SV = 20> <Delay = 6.95>
ST_21 : Operation 429 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_6 = load i12 %open_set_heap_f_score_V_addr_51"   --->   Operation 429 'load' 'open_set_heap_f_score_V_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_21 : Operation 430 [1/1] (1.88ns)   --->   "%icmp_ln878_6 = icmp_ult  i11 %open_set_heap_f_score_V_load_6, i11 %node_f_score_V"   --->   Operation 430 'icmp' 'icmp_ln878_6' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 431 [1/1] (2.75ns)   --->   "%br_ln245 = br i1 %icmp_ln878_6, void %.preheader.7, void %.loopexit" [assessment/toplevel.cpp:245]   --->   Operation 431 'br' 'br_ln245' <Predicate = true> <Delay = 2.75>
ST_21 : Operation 432 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_6, i4 %moves_node_f_score_V_addr_6" [assessment/toplevel.cpp:149]   --->   Operation 432 'store' 'store_ln149' <Predicate = (!icmp_ln878_6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_21 : Operation 433 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_51 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln245_6" [assessment/toplevel.cpp:150]   --->   Operation 433 'getelementptr' 'open_set_heap_g_score_V_addr_51' <Predicate = (!icmp_ln878_6)> <Delay = 0.00>
ST_21 : Operation 434 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_6 = load i12 %open_set_heap_g_score_V_addr_51" [assessment/toplevel.cpp:150]   --->   Operation 434 'load' 'open_set_heap_g_score_V_load_6' <Predicate = (!icmp_ln878_6)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_21 : Operation 435 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_51 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln245_6" [assessment/toplevel.cpp:151]   --->   Operation 435 'getelementptr' 'open_set_heap_x_V_addr_51' <Predicate = (!icmp_ln878_6)> <Delay = 0.00>
ST_21 : Operation 436 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_6 = load i12 %open_set_heap_x_V_addr_51" [assessment/toplevel.cpp:151]   --->   Operation 436 'load' 'open_set_heap_x_V_load_6' <Predicate = (!icmp_ln878_6)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_21 : Operation 437 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_51 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln245_6" [assessment/toplevel.cpp:152]   --->   Operation 437 'getelementptr' 'open_set_heap_y_V_addr_51' <Predicate = (!icmp_ln878_6)> <Delay = 0.00>
ST_21 : Operation 438 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_6 = load i12 %open_set_heap_y_V_addr_51" [assessment/toplevel.cpp:152]   --->   Operation 438 'load' 'open_set_heap_y_V_load_6' <Predicate = (!icmp_ln878_6)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_21 : Operation 439 [1/1] (2.32ns)   --->   "%store_ln253 = store i12 %trunc_ln245_5, i4 %moves_target_addr_6" [assessment/toplevel.cpp:253]   --->   Operation 439 'store' 'store_ln253' <Predicate = (!icmp_ln878_6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>

State 22 <SV = 21> <Delay = 7.28>
ST_22 : Operation 440 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_6 = load i12 %open_set_heap_g_score_V_addr_51" [assessment/toplevel.cpp:150]   --->   Operation 440 'load' 'open_set_heap_g_score_V_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_22 : Operation 441 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_6, i4 %moves_node_g_score_V_addr_6" [assessment/toplevel.cpp:150]   --->   Operation 441 'store' 'store_ln150' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_22 : Operation 442 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_6 = load i12 %open_set_heap_x_V_addr_51" [assessment/toplevel.cpp:151]   --->   Operation 442 'load' 'open_set_heap_x_V_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_22 : Operation 443 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_6, i4 %moves_node_x_V_addr_6" [assessment/toplevel.cpp:151]   --->   Operation 443 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_22 : Operation 444 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_6 = load i12 %open_set_heap_y_V_addr_51" [assessment/toplevel.cpp:152]   --->   Operation 444 'load' 'open_set_heap_y_V_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_22 : Operation 445 [1/1] (2.32ns)   --->   "%store_ln152 = store i9 %open_set_heap_y_V_load_6, i4 %moves_node_y_V_addr_6" [assessment/toplevel.cpp:152]   --->   Operation 445 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_22 : Operation 446 [1/1] (2.42ns)   --->   "%icmp_ln238_7 = icmp_eq  i16 %select_ln244_6, i16 0" [assessment/toplevel.cpp:238]   --->   Operation 446 'icmp' 'icmp_ln238_7' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 447 [1/1] (2.75ns)   --->   "%br_ln238 = br i1 %icmp_ln238_7, void, void %.loopexit" [assessment/toplevel.cpp:238]   --->   Operation 447 'br' 'br_ln238' <Predicate = true> <Delay = 2.75>
ST_22 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln244_7 = zext i16 %select_ln244_6" [assessment/toplevel.cpp:244]   --->   Operation 448 'zext' 'zext_ln244_7' <Predicate = (!icmp_ln238_7)> <Delay = 0.00>
ST_22 : Operation 449 [1/1] (2.07ns)   --->   "%add_ln244_7 = add i17 %zext_ln244_7, i17 131071" [assessment/toplevel.cpp:244]   --->   Operation 449 'add' 'add_ln244_7' <Predicate = (!icmp_ln238_7)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln244_7, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 450 'bitselect' 'tmp_12' <Predicate = (!icmp_ln238_7)> <Delay = 0.00>
ST_22 : Operation 451 [1/1] (2.07ns)   --->   "%sub_ln244_14 = sub i17 1, i17 %zext_ln244_7" [assessment/toplevel.cpp:244]   --->   Operation 451 'sub' 'sub_ln244_14' <Predicate = (!icmp_ln238_7)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 452 [1/1] (0.00ns)   --->   "%trunc_ln244_14 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln244_14, i32 1, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 452 'partselect' 'trunc_ln244_14' <Predicate = (!icmp_ln238_7)> <Delay = 0.00>
ST_22 : Operation 453 [1/1] (2.07ns)   --->   "%sub_ln244_15 = sub i16 0, i16 %trunc_ln244_14" [assessment/toplevel.cpp:244]   --->   Operation 453 'sub' 'sub_ln244_15' <Predicate = (!icmp_ln238_7)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln244_15 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %add_ln244_7, i32 1, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 454 'partselect' 'trunc_ln244_15' <Predicate = (!icmp_ln238_7)> <Delay = 0.00>
ST_22 : Operation 455 [1/1] (0.80ns)   --->   "%select_ln244_7 = select i1 %tmp_12, i16 %sub_ln244_15, i16 %trunc_ln244_15" [assessment/toplevel.cpp:244]   --->   Operation 455 'select' 'select_ln244_7' <Predicate = (!icmp_ln238_7)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln245_7 = trunc i16 %select_ln244_7" [assessment/toplevel.cpp:245]   --->   Operation 456 'trunc' 'trunc_ln245_7' <Predicate = (!icmp_ln238_7)> <Delay = 0.00>
ST_22 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln245_7 = zext i16 %select_ln244_7" [assessment/toplevel.cpp:245]   --->   Operation 457 'zext' 'zext_ln245_7' <Predicate = (!icmp_ln238_7)> <Delay = 0.00>
ST_22 : Operation 458 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_52 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln245_7"   --->   Operation 458 'getelementptr' 'open_set_heap_f_score_V_addr_52' <Predicate = (!icmp_ln238_7)> <Delay = 0.00>
ST_22 : Operation 459 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_7 = load i12 %open_set_heap_f_score_V_addr_52"   --->   Operation 459 'load' 'open_set_heap_f_score_V_load_7' <Predicate = (!icmp_ln238_7)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 23 <SV = 22> <Delay = 6.95>
ST_23 : Operation 460 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_7 = load i12 %open_set_heap_f_score_V_addr_52"   --->   Operation 460 'load' 'open_set_heap_f_score_V_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_23 : Operation 461 [1/1] (1.88ns)   --->   "%icmp_ln878_7 = icmp_ult  i11 %open_set_heap_f_score_V_load_7, i11 %node_f_score_V"   --->   Operation 461 'icmp' 'icmp_ln878_7' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 462 [1/1] (2.75ns)   --->   "%br_ln245 = br i1 %icmp_ln878_7, void %.preheader.8, void %.loopexit" [assessment/toplevel.cpp:245]   --->   Operation 462 'br' 'br_ln245' <Predicate = true> <Delay = 2.75>
ST_23 : Operation 463 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_7, i4 %moves_node_f_score_V_addr_7" [assessment/toplevel.cpp:149]   --->   Operation 463 'store' 'store_ln149' <Predicate = (!icmp_ln878_7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_23 : Operation 464 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_52 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln245_7" [assessment/toplevel.cpp:150]   --->   Operation 464 'getelementptr' 'open_set_heap_g_score_V_addr_52' <Predicate = (!icmp_ln878_7)> <Delay = 0.00>
ST_23 : Operation 465 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_7 = load i12 %open_set_heap_g_score_V_addr_52" [assessment/toplevel.cpp:150]   --->   Operation 465 'load' 'open_set_heap_g_score_V_load_7' <Predicate = (!icmp_ln878_7)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_23 : Operation 466 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_52 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln245_7" [assessment/toplevel.cpp:151]   --->   Operation 466 'getelementptr' 'open_set_heap_x_V_addr_52' <Predicate = (!icmp_ln878_7)> <Delay = 0.00>
ST_23 : Operation 467 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_7 = load i12 %open_set_heap_x_V_addr_52" [assessment/toplevel.cpp:151]   --->   Operation 467 'load' 'open_set_heap_x_V_load_7' <Predicate = (!icmp_ln878_7)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_23 : Operation 468 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_52 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln245_7" [assessment/toplevel.cpp:152]   --->   Operation 468 'getelementptr' 'open_set_heap_y_V_addr_52' <Predicate = (!icmp_ln878_7)> <Delay = 0.00>
ST_23 : Operation 469 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_7 = load i12 %open_set_heap_y_V_addr_52" [assessment/toplevel.cpp:152]   --->   Operation 469 'load' 'open_set_heap_y_V_load_7' <Predicate = (!icmp_ln878_7)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_23 : Operation 470 [1/1] (2.32ns)   --->   "%store_ln253 = store i12 %trunc_ln245_6, i4 %moves_target_addr_7" [assessment/toplevel.cpp:253]   --->   Operation 470 'store' 'store_ln253' <Predicate = (!icmp_ln878_7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>

State 24 <SV = 23> <Delay = 7.28>
ST_24 : Operation 471 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_7 = load i12 %open_set_heap_g_score_V_addr_52" [assessment/toplevel.cpp:150]   --->   Operation 471 'load' 'open_set_heap_g_score_V_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_24 : Operation 472 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_7, i4 %moves_node_g_score_V_addr_7" [assessment/toplevel.cpp:150]   --->   Operation 472 'store' 'store_ln150' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_24 : Operation 473 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_7 = load i12 %open_set_heap_x_V_addr_52" [assessment/toplevel.cpp:151]   --->   Operation 473 'load' 'open_set_heap_x_V_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_24 : Operation 474 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_7, i4 %moves_node_x_V_addr_7" [assessment/toplevel.cpp:151]   --->   Operation 474 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_24 : Operation 475 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_7 = load i12 %open_set_heap_y_V_addr_52" [assessment/toplevel.cpp:152]   --->   Operation 475 'load' 'open_set_heap_y_V_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_24 : Operation 476 [1/1] (2.32ns)   --->   "%store_ln152 = store i9 %open_set_heap_y_V_load_7, i4 %moves_node_y_V_addr_7" [assessment/toplevel.cpp:152]   --->   Operation 476 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_24 : Operation 477 [1/1] (2.42ns)   --->   "%icmp_ln238_8 = icmp_eq  i16 %select_ln244_7, i16 0" [assessment/toplevel.cpp:238]   --->   Operation 477 'icmp' 'icmp_ln238_8' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 478 [1/1] (2.75ns)   --->   "%br_ln238 = br i1 %icmp_ln238_8, void, void %.loopexit" [assessment/toplevel.cpp:238]   --->   Operation 478 'br' 'br_ln238' <Predicate = true> <Delay = 2.75>
ST_24 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln244_8 = zext i16 %select_ln244_7" [assessment/toplevel.cpp:244]   --->   Operation 479 'zext' 'zext_ln244_8' <Predicate = (!icmp_ln238_8)> <Delay = 0.00>
ST_24 : Operation 480 [1/1] (2.07ns)   --->   "%add_ln244_8 = add i17 %zext_ln244_8, i17 131071" [assessment/toplevel.cpp:244]   --->   Operation 480 'add' 'add_ln244_8' <Predicate = (!icmp_ln238_8)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln244_8, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 481 'bitselect' 'tmp_13' <Predicate = (!icmp_ln238_8)> <Delay = 0.00>
ST_24 : Operation 482 [1/1] (2.07ns)   --->   "%sub_ln244_16 = sub i17 1, i17 %zext_ln244_8" [assessment/toplevel.cpp:244]   --->   Operation 482 'sub' 'sub_ln244_16' <Predicate = (!icmp_ln238_8)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln244_16 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln244_16, i32 1, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 483 'partselect' 'trunc_ln244_16' <Predicate = (!icmp_ln238_8)> <Delay = 0.00>
ST_24 : Operation 484 [1/1] (2.07ns)   --->   "%sub_ln244_17 = sub i16 0, i16 %trunc_ln244_16" [assessment/toplevel.cpp:244]   --->   Operation 484 'sub' 'sub_ln244_17' <Predicate = (!icmp_ln238_8)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln244_17 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %add_ln244_8, i32 1, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 485 'partselect' 'trunc_ln244_17' <Predicate = (!icmp_ln238_8)> <Delay = 0.00>
ST_24 : Operation 486 [1/1] (0.80ns)   --->   "%select_ln244_8 = select i1 %tmp_13, i16 %sub_ln244_17, i16 %trunc_ln244_17" [assessment/toplevel.cpp:244]   --->   Operation 486 'select' 'select_ln244_8' <Predicate = (!icmp_ln238_8)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 487 [1/1] (0.00ns)   --->   "%trunc_ln245_8 = trunc i16 %select_ln244_8" [assessment/toplevel.cpp:245]   --->   Operation 487 'trunc' 'trunc_ln245_8' <Predicate = (!icmp_ln238_8)> <Delay = 0.00>
ST_24 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln245_8 = zext i16 %select_ln244_8" [assessment/toplevel.cpp:245]   --->   Operation 488 'zext' 'zext_ln245_8' <Predicate = (!icmp_ln238_8)> <Delay = 0.00>
ST_24 : Operation 489 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_53 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln245_8"   --->   Operation 489 'getelementptr' 'open_set_heap_f_score_V_addr_53' <Predicate = (!icmp_ln238_8)> <Delay = 0.00>
ST_24 : Operation 490 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_8 = load i12 %open_set_heap_f_score_V_addr_53"   --->   Operation 490 'load' 'open_set_heap_f_score_V_load_8' <Predicate = (!icmp_ln238_8)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 25 <SV = 24> <Delay = 6.95>
ST_25 : Operation 491 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_8 = load i12 %open_set_heap_f_score_V_addr_53"   --->   Operation 491 'load' 'open_set_heap_f_score_V_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_25 : Operation 492 [1/1] (1.88ns)   --->   "%icmp_ln878_8 = icmp_ult  i11 %open_set_heap_f_score_V_load_8, i11 %node_f_score_V"   --->   Operation 492 'icmp' 'icmp_ln878_8' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 493 [1/1] (2.75ns)   --->   "%br_ln245 = br i1 %icmp_ln878_8, void %.preheader.9, void %.loopexit" [assessment/toplevel.cpp:245]   --->   Operation 493 'br' 'br_ln245' <Predicate = true> <Delay = 2.75>
ST_25 : Operation 494 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_8, i4 %moves_node_f_score_V_addr_8" [assessment/toplevel.cpp:149]   --->   Operation 494 'store' 'store_ln149' <Predicate = (!icmp_ln878_8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_25 : Operation 495 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_53 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln245_8" [assessment/toplevel.cpp:150]   --->   Operation 495 'getelementptr' 'open_set_heap_g_score_V_addr_53' <Predicate = (!icmp_ln878_8)> <Delay = 0.00>
ST_25 : Operation 496 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_8 = load i12 %open_set_heap_g_score_V_addr_53" [assessment/toplevel.cpp:150]   --->   Operation 496 'load' 'open_set_heap_g_score_V_load_8' <Predicate = (!icmp_ln878_8)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_25 : Operation 497 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_53 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln245_8" [assessment/toplevel.cpp:151]   --->   Operation 497 'getelementptr' 'open_set_heap_x_V_addr_53' <Predicate = (!icmp_ln878_8)> <Delay = 0.00>
ST_25 : Operation 498 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_8 = load i12 %open_set_heap_x_V_addr_53" [assessment/toplevel.cpp:151]   --->   Operation 498 'load' 'open_set_heap_x_V_load_8' <Predicate = (!icmp_ln878_8)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_25 : Operation 499 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_53 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln245_8" [assessment/toplevel.cpp:152]   --->   Operation 499 'getelementptr' 'open_set_heap_y_V_addr_53' <Predicate = (!icmp_ln878_8)> <Delay = 0.00>
ST_25 : Operation 500 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_8 = load i12 %open_set_heap_y_V_addr_53" [assessment/toplevel.cpp:152]   --->   Operation 500 'load' 'open_set_heap_y_V_load_8' <Predicate = (!icmp_ln878_8)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_25 : Operation 501 [1/1] (2.32ns)   --->   "%store_ln253 = store i12 %trunc_ln245_7, i4 %moves_target_addr_8" [assessment/toplevel.cpp:253]   --->   Operation 501 'store' 'store_ln253' <Predicate = (!icmp_ln878_8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>

State 26 <SV = 25> <Delay = 7.28>
ST_26 : Operation 502 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_8 = load i12 %open_set_heap_g_score_V_addr_53" [assessment/toplevel.cpp:150]   --->   Operation 502 'load' 'open_set_heap_g_score_V_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_26 : Operation 503 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_8, i4 %moves_node_g_score_V_addr_8" [assessment/toplevel.cpp:150]   --->   Operation 503 'store' 'store_ln150' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_26 : Operation 504 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_8 = load i12 %open_set_heap_x_V_addr_53" [assessment/toplevel.cpp:151]   --->   Operation 504 'load' 'open_set_heap_x_V_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_26 : Operation 505 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_8, i4 %moves_node_x_V_addr_8" [assessment/toplevel.cpp:151]   --->   Operation 505 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_26 : Operation 506 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_8 = load i12 %open_set_heap_y_V_addr_53" [assessment/toplevel.cpp:152]   --->   Operation 506 'load' 'open_set_heap_y_V_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_26 : Operation 507 [1/1] (2.32ns)   --->   "%store_ln152 = store i9 %open_set_heap_y_V_load_8, i4 %moves_node_y_V_addr_8" [assessment/toplevel.cpp:152]   --->   Operation 507 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_26 : Operation 508 [1/1] (2.42ns)   --->   "%icmp_ln238_9 = icmp_eq  i16 %select_ln244_8, i16 0" [assessment/toplevel.cpp:238]   --->   Operation 508 'icmp' 'icmp_ln238_9' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 509 [1/1] (2.75ns)   --->   "%br_ln238 = br i1 %icmp_ln238_9, void, void %.loopexit" [assessment/toplevel.cpp:238]   --->   Operation 509 'br' 'br_ln238' <Predicate = true> <Delay = 2.75>
ST_26 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln244_9 = zext i16 %select_ln244_8" [assessment/toplevel.cpp:244]   --->   Operation 510 'zext' 'zext_ln244_9' <Predicate = (!icmp_ln238_9)> <Delay = 0.00>
ST_26 : Operation 511 [1/1] (2.07ns)   --->   "%add_ln244_9 = add i17 %zext_ln244_9, i17 131071" [assessment/toplevel.cpp:244]   --->   Operation 511 'add' 'add_ln244_9' <Predicate = (!icmp_ln238_9)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln244_9, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 512 'bitselect' 'tmp_14' <Predicate = (!icmp_ln238_9)> <Delay = 0.00>
ST_26 : Operation 513 [1/1] (2.07ns)   --->   "%sub_ln244_18 = sub i17 1, i17 %zext_ln244_9" [assessment/toplevel.cpp:244]   --->   Operation 513 'sub' 'sub_ln244_18' <Predicate = (!icmp_ln238_9)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 514 [1/1] (0.00ns)   --->   "%trunc_ln244_18 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln244_18, i32 1, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 514 'partselect' 'trunc_ln244_18' <Predicate = (!icmp_ln238_9)> <Delay = 0.00>
ST_26 : Operation 515 [1/1] (2.07ns)   --->   "%sub_ln244_19 = sub i16 0, i16 %trunc_ln244_18" [assessment/toplevel.cpp:244]   --->   Operation 515 'sub' 'sub_ln244_19' <Predicate = (!icmp_ln238_9)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 516 [1/1] (0.00ns)   --->   "%trunc_ln244_19 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %add_ln244_9, i32 1, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 516 'partselect' 'trunc_ln244_19' <Predicate = (!icmp_ln238_9)> <Delay = 0.00>
ST_26 : Operation 517 [1/1] (0.80ns)   --->   "%select_ln244_9 = select i1 %tmp_14, i16 %sub_ln244_19, i16 %trunc_ln244_19" [assessment/toplevel.cpp:244]   --->   Operation 517 'select' 'select_ln244_9' <Predicate = (!icmp_ln238_9)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 518 [1/1] (0.00ns)   --->   "%trunc_ln245_9 = trunc i16 %select_ln244_9" [assessment/toplevel.cpp:245]   --->   Operation 518 'trunc' 'trunc_ln245_9' <Predicate = (!icmp_ln238_9)> <Delay = 0.00>
ST_26 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln245_9 = zext i16 %select_ln244_9" [assessment/toplevel.cpp:245]   --->   Operation 519 'zext' 'zext_ln245_9' <Predicate = (!icmp_ln238_9)> <Delay = 0.00>
ST_26 : Operation 520 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_54 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln245_9"   --->   Operation 520 'getelementptr' 'open_set_heap_f_score_V_addr_54' <Predicate = (!icmp_ln238_9)> <Delay = 0.00>
ST_26 : Operation 521 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_9 = load i12 %open_set_heap_f_score_V_addr_54"   --->   Operation 521 'load' 'open_set_heap_f_score_V_load_9' <Predicate = (!icmp_ln238_9)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 27 <SV = 26> <Delay = 6.95>
ST_27 : Operation 522 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_9 = load i12 %open_set_heap_f_score_V_addr_54"   --->   Operation 522 'load' 'open_set_heap_f_score_V_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_27 : Operation 523 [1/1] (1.88ns)   --->   "%icmp_ln878_9 = icmp_ult  i11 %open_set_heap_f_score_V_load_9, i11 %node_f_score_V"   --->   Operation 523 'icmp' 'icmp_ln878_9' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 524 [1/1] (2.75ns)   --->   "%br_ln245 = br i1 %icmp_ln878_9, void %.preheader.10, void %.loopexit" [assessment/toplevel.cpp:245]   --->   Operation 524 'br' 'br_ln245' <Predicate = true> <Delay = 2.75>
ST_27 : Operation 525 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_9, i4 %moves_node_f_score_V_addr_9" [assessment/toplevel.cpp:149]   --->   Operation 525 'store' 'store_ln149' <Predicate = (!icmp_ln878_9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_27 : Operation 526 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_54 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln245_9" [assessment/toplevel.cpp:150]   --->   Operation 526 'getelementptr' 'open_set_heap_g_score_V_addr_54' <Predicate = (!icmp_ln878_9)> <Delay = 0.00>
ST_27 : Operation 527 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_9 = load i12 %open_set_heap_g_score_V_addr_54" [assessment/toplevel.cpp:150]   --->   Operation 527 'load' 'open_set_heap_g_score_V_load_9' <Predicate = (!icmp_ln878_9)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_27 : Operation 528 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_54 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln245_9" [assessment/toplevel.cpp:151]   --->   Operation 528 'getelementptr' 'open_set_heap_x_V_addr_54' <Predicate = (!icmp_ln878_9)> <Delay = 0.00>
ST_27 : Operation 529 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_9 = load i12 %open_set_heap_x_V_addr_54" [assessment/toplevel.cpp:151]   --->   Operation 529 'load' 'open_set_heap_x_V_load_9' <Predicate = (!icmp_ln878_9)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_27 : Operation 530 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_54 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln245_9" [assessment/toplevel.cpp:152]   --->   Operation 530 'getelementptr' 'open_set_heap_y_V_addr_54' <Predicate = (!icmp_ln878_9)> <Delay = 0.00>
ST_27 : Operation 531 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_9 = load i12 %open_set_heap_y_V_addr_54" [assessment/toplevel.cpp:152]   --->   Operation 531 'load' 'open_set_heap_y_V_load_9' <Predicate = (!icmp_ln878_9)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_27 : Operation 532 [1/1] (2.32ns)   --->   "%store_ln253 = store i12 %trunc_ln245_8, i4 %moves_target_addr_9" [assessment/toplevel.cpp:253]   --->   Operation 532 'store' 'store_ln253' <Predicate = (!icmp_ln878_9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>

State 28 <SV = 27> <Delay = 7.28>
ST_28 : Operation 533 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_9 = load i12 %open_set_heap_g_score_V_addr_54" [assessment/toplevel.cpp:150]   --->   Operation 533 'load' 'open_set_heap_g_score_V_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_28 : Operation 534 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_9, i4 %moves_node_g_score_V_addr_9" [assessment/toplevel.cpp:150]   --->   Operation 534 'store' 'store_ln150' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_28 : Operation 535 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_9 = load i12 %open_set_heap_x_V_addr_54" [assessment/toplevel.cpp:151]   --->   Operation 535 'load' 'open_set_heap_x_V_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_28 : Operation 536 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_9, i4 %moves_node_x_V_addr_9" [assessment/toplevel.cpp:151]   --->   Operation 536 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_28 : Operation 537 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_9 = load i12 %open_set_heap_y_V_addr_54" [assessment/toplevel.cpp:152]   --->   Operation 537 'load' 'open_set_heap_y_V_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_28 : Operation 538 [1/1] (2.32ns)   --->   "%store_ln152 = store i9 %open_set_heap_y_V_load_9, i4 %moves_node_y_V_addr_9" [assessment/toplevel.cpp:152]   --->   Operation 538 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_28 : Operation 539 [1/1] (2.42ns)   --->   "%icmp_ln238_10 = icmp_eq  i16 %select_ln244_9, i16 0" [assessment/toplevel.cpp:238]   --->   Operation 539 'icmp' 'icmp_ln238_10' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 540 [1/1] (2.75ns)   --->   "%br_ln238 = br i1 %icmp_ln238_10, void, void %.loopexit" [assessment/toplevel.cpp:238]   --->   Operation 540 'br' 'br_ln238' <Predicate = true> <Delay = 2.75>
ST_28 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln244_10 = zext i16 %select_ln244_9" [assessment/toplevel.cpp:244]   --->   Operation 541 'zext' 'zext_ln244_10' <Predicate = (!icmp_ln238_10)> <Delay = 0.00>
ST_28 : Operation 542 [1/1] (2.07ns)   --->   "%add_ln244_10 = add i17 %zext_ln244_10, i17 131071" [assessment/toplevel.cpp:244]   --->   Operation 542 'add' 'add_ln244_10' <Predicate = (!icmp_ln238_10)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln244_10, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 543 'bitselect' 'tmp_15' <Predicate = (!icmp_ln238_10)> <Delay = 0.00>
ST_28 : Operation 544 [1/1] (2.07ns)   --->   "%sub_ln244_20 = sub i17 1, i17 %zext_ln244_10" [assessment/toplevel.cpp:244]   --->   Operation 544 'sub' 'sub_ln244_20' <Predicate = (!icmp_ln238_10)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 545 [1/1] (0.00ns)   --->   "%trunc_ln244_20 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln244_20, i32 1, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 545 'partselect' 'trunc_ln244_20' <Predicate = (!icmp_ln238_10)> <Delay = 0.00>
ST_28 : Operation 546 [1/1] (2.07ns)   --->   "%sub_ln244_21 = sub i16 0, i16 %trunc_ln244_20" [assessment/toplevel.cpp:244]   --->   Operation 546 'sub' 'sub_ln244_21' <Predicate = (!icmp_ln238_10)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 547 [1/1] (0.00ns)   --->   "%trunc_ln244_21 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %add_ln244_10, i32 1, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 547 'partselect' 'trunc_ln244_21' <Predicate = (!icmp_ln238_10)> <Delay = 0.00>
ST_28 : Operation 548 [1/1] (0.80ns)   --->   "%select_ln244_10 = select i1 %tmp_15, i16 %sub_ln244_21, i16 %trunc_ln244_21" [assessment/toplevel.cpp:244]   --->   Operation 548 'select' 'select_ln244_10' <Predicate = (!icmp_ln238_10)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 549 [1/1] (0.00ns)   --->   "%trunc_ln245_10 = trunc i16 %select_ln244_10" [assessment/toplevel.cpp:245]   --->   Operation 549 'trunc' 'trunc_ln245_10' <Predicate = (!icmp_ln238_10)> <Delay = 0.00>
ST_28 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln245_10 = zext i16 %select_ln244_10" [assessment/toplevel.cpp:245]   --->   Operation 550 'zext' 'zext_ln245_10' <Predicate = (!icmp_ln238_10)> <Delay = 0.00>
ST_28 : Operation 551 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_55 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln245_10"   --->   Operation 551 'getelementptr' 'open_set_heap_f_score_V_addr_55' <Predicate = (!icmp_ln238_10)> <Delay = 0.00>
ST_28 : Operation 552 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_10 = load i12 %open_set_heap_f_score_V_addr_55"   --->   Operation 552 'load' 'open_set_heap_f_score_V_load_10' <Predicate = (!icmp_ln238_10)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 29 <SV = 28> <Delay = 6.95>
ST_29 : Operation 553 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_10 = load i12 %open_set_heap_f_score_V_addr_55"   --->   Operation 553 'load' 'open_set_heap_f_score_V_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_29 : Operation 554 [1/1] (1.88ns)   --->   "%icmp_ln878_10 = icmp_ult  i11 %open_set_heap_f_score_V_load_10, i11 %node_f_score_V"   --->   Operation 554 'icmp' 'icmp_ln878_10' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 555 [1/1] (2.75ns)   --->   "%br_ln245 = br i1 %icmp_ln878_10, void %.preheader.11, void %.loopexit" [assessment/toplevel.cpp:245]   --->   Operation 555 'br' 'br_ln245' <Predicate = true> <Delay = 2.75>
ST_29 : Operation 556 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_10, i4 %moves_node_f_score_V_addr_10" [assessment/toplevel.cpp:149]   --->   Operation 556 'store' 'store_ln149' <Predicate = (!icmp_ln878_10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_29 : Operation 557 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_55 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln245_10" [assessment/toplevel.cpp:150]   --->   Operation 557 'getelementptr' 'open_set_heap_g_score_V_addr_55' <Predicate = (!icmp_ln878_10)> <Delay = 0.00>
ST_29 : Operation 558 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_10 = load i12 %open_set_heap_g_score_V_addr_55" [assessment/toplevel.cpp:150]   --->   Operation 558 'load' 'open_set_heap_g_score_V_load_10' <Predicate = (!icmp_ln878_10)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_29 : Operation 559 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_55 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln245_10" [assessment/toplevel.cpp:151]   --->   Operation 559 'getelementptr' 'open_set_heap_x_V_addr_55' <Predicate = (!icmp_ln878_10)> <Delay = 0.00>
ST_29 : Operation 560 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_10 = load i12 %open_set_heap_x_V_addr_55" [assessment/toplevel.cpp:151]   --->   Operation 560 'load' 'open_set_heap_x_V_load_10' <Predicate = (!icmp_ln878_10)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_29 : Operation 561 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_55 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln245_10" [assessment/toplevel.cpp:152]   --->   Operation 561 'getelementptr' 'open_set_heap_y_V_addr_55' <Predicate = (!icmp_ln878_10)> <Delay = 0.00>
ST_29 : Operation 562 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_10 = load i12 %open_set_heap_y_V_addr_55" [assessment/toplevel.cpp:152]   --->   Operation 562 'load' 'open_set_heap_y_V_load_10' <Predicate = (!icmp_ln878_10)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_29 : Operation 563 [1/1] (2.32ns)   --->   "%store_ln253 = store i12 %trunc_ln245_9, i4 %moves_target_addr_10" [assessment/toplevel.cpp:253]   --->   Operation 563 'store' 'store_ln253' <Predicate = (!icmp_ln878_10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>

State 30 <SV = 29> <Delay = 7.28>
ST_30 : Operation 564 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_10 = load i12 %open_set_heap_g_score_V_addr_55" [assessment/toplevel.cpp:150]   --->   Operation 564 'load' 'open_set_heap_g_score_V_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_30 : Operation 565 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_10, i4 %moves_node_g_score_V_addr_10" [assessment/toplevel.cpp:150]   --->   Operation 565 'store' 'store_ln150' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_30 : Operation 566 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_10 = load i12 %open_set_heap_x_V_addr_55" [assessment/toplevel.cpp:151]   --->   Operation 566 'load' 'open_set_heap_x_V_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_30 : Operation 567 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_10, i4 %moves_node_x_V_addr_10" [assessment/toplevel.cpp:151]   --->   Operation 567 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_30 : Operation 568 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_10 = load i12 %open_set_heap_y_V_addr_55" [assessment/toplevel.cpp:152]   --->   Operation 568 'load' 'open_set_heap_y_V_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_30 : Operation 569 [1/1] (2.32ns)   --->   "%store_ln152 = store i9 %open_set_heap_y_V_load_10, i4 %moves_node_y_V_addr_10" [assessment/toplevel.cpp:152]   --->   Operation 569 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_30 : Operation 570 [1/1] (2.42ns)   --->   "%icmp_ln238_11 = icmp_eq  i16 %select_ln244_10, i16 0" [assessment/toplevel.cpp:238]   --->   Operation 570 'icmp' 'icmp_ln238_11' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 571 [1/1] (2.75ns)   --->   "%br_ln238 = br i1 %icmp_ln238_11, void, void %.loopexit" [assessment/toplevel.cpp:238]   --->   Operation 571 'br' 'br_ln238' <Predicate = true> <Delay = 2.75>
ST_30 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln244_11 = zext i16 %select_ln244_10" [assessment/toplevel.cpp:244]   --->   Operation 572 'zext' 'zext_ln244_11' <Predicate = (!icmp_ln238_11)> <Delay = 0.00>
ST_30 : Operation 573 [1/1] (2.07ns)   --->   "%add_ln244_11 = add i17 %zext_ln244_11, i17 131071" [assessment/toplevel.cpp:244]   --->   Operation 573 'add' 'add_ln244_11' <Predicate = (!icmp_ln238_11)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln244_11, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 574 'bitselect' 'tmp_16' <Predicate = (!icmp_ln238_11)> <Delay = 0.00>
ST_30 : Operation 575 [1/1] (2.07ns)   --->   "%sub_ln244_22 = sub i17 1, i17 %zext_ln244_11" [assessment/toplevel.cpp:244]   --->   Operation 575 'sub' 'sub_ln244_22' <Predicate = (!icmp_ln238_11)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 576 [1/1] (0.00ns)   --->   "%trunc_ln244_22 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln244_22, i32 1, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 576 'partselect' 'trunc_ln244_22' <Predicate = (!icmp_ln238_11)> <Delay = 0.00>
ST_30 : Operation 577 [1/1] (2.07ns)   --->   "%sub_ln244_23 = sub i16 0, i16 %trunc_ln244_22" [assessment/toplevel.cpp:244]   --->   Operation 577 'sub' 'sub_ln244_23' <Predicate = (!icmp_ln238_11)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 578 [1/1] (0.00ns)   --->   "%trunc_ln244_23 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %add_ln244_11, i32 1, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 578 'partselect' 'trunc_ln244_23' <Predicate = (!icmp_ln238_11)> <Delay = 0.00>
ST_30 : Operation 579 [1/1] (0.80ns)   --->   "%select_ln244_11 = select i1 %tmp_16, i16 %sub_ln244_23, i16 %trunc_ln244_23" [assessment/toplevel.cpp:244]   --->   Operation 579 'select' 'select_ln244_11' <Predicate = (!icmp_ln238_11)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 580 [1/1] (0.00ns)   --->   "%trunc_ln245_11 = trunc i16 %select_ln244_11" [assessment/toplevel.cpp:245]   --->   Operation 580 'trunc' 'trunc_ln245_11' <Predicate = (!icmp_ln238_11)> <Delay = 0.00>
ST_30 : Operation 581 [1/1] (0.00ns)   --->   "%zext_ln245_11 = zext i16 %select_ln244_11" [assessment/toplevel.cpp:245]   --->   Operation 581 'zext' 'zext_ln245_11' <Predicate = (!icmp_ln238_11)> <Delay = 0.00>
ST_30 : Operation 582 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_56 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln245_11"   --->   Operation 582 'getelementptr' 'open_set_heap_f_score_V_addr_56' <Predicate = (!icmp_ln238_11)> <Delay = 0.00>
ST_30 : Operation 583 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_11 = load i12 %open_set_heap_f_score_V_addr_56"   --->   Operation 583 'load' 'open_set_heap_f_score_V_load_11' <Predicate = (!icmp_ln238_11)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 31 <SV = 30> <Delay = 6.95>
ST_31 : Operation 584 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_11 = load i12 %open_set_heap_f_score_V_addr_56"   --->   Operation 584 'load' 'open_set_heap_f_score_V_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_31 : Operation 585 [1/1] (1.88ns)   --->   "%icmp_ln878_11 = icmp_ult  i11 %open_set_heap_f_score_V_load_11, i11 %node_f_score_V"   --->   Operation 585 'icmp' 'icmp_ln878_11' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 586 [1/1] (2.75ns)   --->   "%br_ln245 = br i1 %icmp_ln878_11, void %.preheader.12, void %.loopexit" [assessment/toplevel.cpp:245]   --->   Operation 586 'br' 'br_ln245' <Predicate = true> <Delay = 2.75>
ST_31 : Operation 587 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_11, i4 %moves_node_f_score_V_addr_11" [assessment/toplevel.cpp:149]   --->   Operation 587 'store' 'store_ln149' <Predicate = (!icmp_ln878_11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_31 : Operation 588 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_56 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln245_11" [assessment/toplevel.cpp:150]   --->   Operation 588 'getelementptr' 'open_set_heap_g_score_V_addr_56' <Predicate = (!icmp_ln878_11)> <Delay = 0.00>
ST_31 : Operation 589 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_11 = load i12 %open_set_heap_g_score_V_addr_56" [assessment/toplevel.cpp:150]   --->   Operation 589 'load' 'open_set_heap_g_score_V_load_11' <Predicate = (!icmp_ln878_11)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_31 : Operation 590 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_56 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln245_11" [assessment/toplevel.cpp:151]   --->   Operation 590 'getelementptr' 'open_set_heap_x_V_addr_56' <Predicate = (!icmp_ln878_11)> <Delay = 0.00>
ST_31 : Operation 591 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_11 = load i12 %open_set_heap_x_V_addr_56" [assessment/toplevel.cpp:151]   --->   Operation 591 'load' 'open_set_heap_x_V_load_11' <Predicate = (!icmp_ln878_11)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_31 : Operation 592 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_56 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln245_11" [assessment/toplevel.cpp:152]   --->   Operation 592 'getelementptr' 'open_set_heap_y_V_addr_56' <Predicate = (!icmp_ln878_11)> <Delay = 0.00>
ST_31 : Operation 593 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_11 = load i12 %open_set_heap_y_V_addr_56" [assessment/toplevel.cpp:152]   --->   Operation 593 'load' 'open_set_heap_y_V_load_11' <Predicate = (!icmp_ln878_11)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_31 : Operation 594 [1/1] (2.32ns)   --->   "%store_ln253 = store i12 %trunc_ln245_10, i4 %moves_target_addr_11" [assessment/toplevel.cpp:253]   --->   Operation 594 'store' 'store_ln253' <Predicate = (!icmp_ln878_11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>

State 32 <SV = 31> <Delay = 7.28>
ST_32 : Operation 595 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_11 = load i12 %open_set_heap_g_score_V_addr_56" [assessment/toplevel.cpp:150]   --->   Operation 595 'load' 'open_set_heap_g_score_V_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_32 : Operation 596 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_11, i4 %moves_node_g_score_V_addr_11" [assessment/toplevel.cpp:150]   --->   Operation 596 'store' 'store_ln150' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_32 : Operation 597 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_11 = load i12 %open_set_heap_x_V_addr_56" [assessment/toplevel.cpp:151]   --->   Operation 597 'load' 'open_set_heap_x_V_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_32 : Operation 598 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_11, i4 %moves_node_x_V_addr_11" [assessment/toplevel.cpp:151]   --->   Operation 598 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_32 : Operation 599 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_11 = load i12 %open_set_heap_y_V_addr_56" [assessment/toplevel.cpp:152]   --->   Operation 599 'load' 'open_set_heap_y_V_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_32 : Operation 600 [1/1] (2.32ns)   --->   "%store_ln152 = store i9 %open_set_heap_y_V_load_11, i4 %moves_node_y_V_addr_11" [assessment/toplevel.cpp:152]   --->   Operation 600 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_32 : Operation 601 [1/1] (2.42ns)   --->   "%icmp_ln238_12 = icmp_eq  i16 %select_ln244_11, i16 0" [assessment/toplevel.cpp:238]   --->   Operation 601 'icmp' 'icmp_ln238_12' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 602 [1/1] (2.75ns)   --->   "%br_ln238 = br i1 %icmp_ln238_12, void, void %.loopexit" [assessment/toplevel.cpp:238]   --->   Operation 602 'br' 'br_ln238' <Predicate = true> <Delay = 2.75>
ST_32 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln244_12 = zext i16 %select_ln244_11" [assessment/toplevel.cpp:244]   --->   Operation 603 'zext' 'zext_ln244_12' <Predicate = (!icmp_ln238_12)> <Delay = 0.00>
ST_32 : Operation 604 [1/1] (2.07ns)   --->   "%add_ln244_12 = add i17 %zext_ln244_12, i17 131071" [assessment/toplevel.cpp:244]   --->   Operation 604 'add' 'add_ln244_12' <Predicate = (!icmp_ln238_12)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 605 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln244_12, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 605 'bitselect' 'tmp_17' <Predicate = (!icmp_ln238_12)> <Delay = 0.00>
ST_32 : Operation 606 [1/1] (2.07ns)   --->   "%sub_ln244_24 = sub i17 1, i17 %zext_ln244_12" [assessment/toplevel.cpp:244]   --->   Operation 606 'sub' 'sub_ln244_24' <Predicate = (!icmp_ln238_12)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 607 [1/1] (0.00ns)   --->   "%trunc_ln244_24 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln244_24, i32 1, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 607 'partselect' 'trunc_ln244_24' <Predicate = (!icmp_ln238_12)> <Delay = 0.00>
ST_32 : Operation 608 [1/1] (2.07ns)   --->   "%sub_ln244_25 = sub i16 0, i16 %trunc_ln244_24" [assessment/toplevel.cpp:244]   --->   Operation 608 'sub' 'sub_ln244_25' <Predicate = (!icmp_ln238_12)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 609 [1/1] (0.00ns)   --->   "%trunc_ln244_25 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %add_ln244_12, i32 1, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 609 'partselect' 'trunc_ln244_25' <Predicate = (!icmp_ln238_12)> <Delay = 0.00>
ST_32 : Operation 610 [1/1] (0.80ns)   --->   "%select_ln244_12 = select i1 %tmp_17, i16 %sub_ln244_25, i16 %trunc_ln244_25" [assessment/toplevel.cpp:244]   --->   Operation 610 'select' 'select_ln244_12' <Predicate = (!icmp_ln238_12)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 611 [1/1] (0.00ns)   --->   "%trunc_ln245_12 = trunc i16 %select_ln244_12" [assessment/toplevel.cpp:245]   --->   Operation 611 'trunc' 'trunc_ln245_12' <Predicate = (!icmp_ln238_12)> <Delay = 0.00>
ST_32 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln245_12 = zext i16 %select_ln244_12" [assessment/toplevel.cpp:245]   --->   Operation 612 'zext' 'zext_ln245_12' <Predicate = (!icmp_ln238_12)> <Delay = 0.00>
ST_32 : Operation 613 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_57 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln245_12"   --->   Operation 613 'getelementptr' 'open_set_heap_f_score_V_addr_57' <Predicate = (!icmp_ln238_12)> <Delay = 0.00>
ST_32 : Operation 614 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_12 = load i12 %open_set_heap_f_score_V_addr_57"   --->   Operation 614 'load' 'open_set_heap_f_score_V_load_12' <Predicate = (!icmp_ln238_12)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 33 <SV = 32> <Delay = 6.95>
ST_33 : Operation 615 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_12 = load i12 %open_set_heap_f_score_V_addr_57"   --->   Operation 615 'load' 'open_set_heap_f_score_V_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_33 : Operation 616 [1/1] (1.88ns)   --->   "%icmp_ln878_12 = icmp_ult  i11 %open_set_heap_f_score_V_load_12, i11 %node_f_score_V"   --->   Operation 616 'icmp' 'icmp_ln878_12' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 617 [1/1] (2.75ns)   --->   "%br_ln245 = br i1 %icmp_ln878_12, void %.preheader.13, void %.loopexit" [assessment/toplevel.cpp:245]   --->   Operation 617 'br' 'br_ln245' <Predicate = true> <Delay = 2.75>
ST_33 : Operation 618 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_12, i4 %moves_node_f_score_V_addr_12" [assessment/toplevel.cpp:149]   --->   Operation 618 'store' 'store_ln149' <Predicate = (!icmp_ln878_12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_33 : Operation 619 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_57 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln245_12" [assessment/toplevel.cpp:150]   --->   Operation 619 'getelementptr' 'open_set_heap_g_score_V_addr_57' <Predicate = (!icmp_ln878_12)> <Delay = 0.00>
ST_33 : Operation 620 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_12 = load i12 %open_set_heap_g_score_V_addr_57" [assessment/toplevel.cpp:150]   --->   Operation 620 'load' 'open_set_heap_g_score_V_load_12' <Predicate = (!icmp_ln878_12)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_33 : Operation 621 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_57 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln245_12" [assessment/toplevel.cpp:151]   --->   Operation 621 'getelementptr' 'open_set_heap_x_V_addr_57' <Predicate = (!icmp_ln878_12)> <Delay = 0.00>
ST_33 : Operation 622 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_12 = load i12 %open_set_heap_x_V_addr_57" [assessment/toplevel.cpp:151]   --->   Operation 622 'load' 'open_set_heap_x_V_load_12' <Predicate = (!icmp_ln878_12)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_33 : Operation 623 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_57 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln245_12" [assessment/toplevel.cpp:152]   --->   Operation 623 'getelementptr' 'open_set_heap_y_V_addr_57' <Predicate = (!icmp_ln878_12)> <Delay = 0.00>
ST_33 : Operation 624 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_12 = load i12 %open_set_heap_y_V_addr_57" [assessment/toplevel.cpp:152]   --->   Operation 624 'load' 'open_set_heap_y_V_load_12' <Predicate = (!icmp_ln878_12)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_33 : Operation 625 [1/1] (2.32ns)   --->   "%store_ln253 = store i12 %trunc_ln245_11, i4 %moves_target_addr_12" [assessment/toplevel.cpp:253]   --->   Operation 625 'store' 'store_ln253' <Predicate = (!icmp_ln878_12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>

State 34 <SV = 33> <Delay = 7.28>
ST_34 : Operation 626 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_12 = load i12 %open_set_heap_g_score_V_addr_57" [assessment/toplevel.cpp:150]   --->   Operation 626 'load' 'open_set_heap_g_score_V_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_34 : Operation 627 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_12, i4 %moves_node_g_score_V_addr_12" [assessment/toplevel.cpp:150]   --->   Operation 627 'store' 'store_ln150' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_34 : Operation 628 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_12 = load i12 %open_set_heap_x_V_addr_57" [assessment/toplevel.cpp:151]   --->   Operation 628 'load' 'open_set_heap_x_V_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_34 : Operation 629 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_12, i4 %moves_node_x_V_addr_12" [assessment/toplevel.cpp:151]   --->   Operation 629 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_34 : Operation 630 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_12 = load i12 %open_set_heap_y_V_addr_57" [assessment/toplevel.cpp:152]   --->   Operation 630 'load' 'open_set_heap_y_V_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_34 : Operation 631 [1/1] (2.32ns)   --->   "%store_ln152 = store i9 %open_set_heap_y_V_load_12, i4 %moves_node_y_V_addr_12" [assessment/toplevel.cpp:152]   --->   Operation 631 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_34 : Operation 632 [1/1] (2.42ns)   --->   "%icmp_ln238_13 = icmp_eq  i16 %select_ln244_12, i16 0" [assessment/toplevel.cpp:238]   --->   Operation 632 'icmp' 'icmp_ln238_13' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 633 [1/1] (2.75ns)   --->   "%br_ln238 = br i1 %icmp_ln238_13, void, void %.loopexit" [assessment/toplevel.cpp:238]   --->   Operation 633 'br' 'br_ln238' <Predicate = true> <Delay = 2.75>
ST_34 : Operation 634 [1/1] (0.00ns)   --->   "%zext_ln244_13 = zext i16 %select_ln244_12" [assessment/toplevel.cpp:244]   --->   Operation 634 'zext' 'zext_ln244_13' <Predicate = (!icmp_ln238_13)> <Delay = 0.00>
ST_34 : Operation 635 [1/1] (2.07ns)   --->   "%add_ln244_13 = add i17 %zext_ln244_13, i17 131071" [assessment/toplevel.cpp:244]   --->   Operation 635 'add' 'add_ln244_13' <Predicate = (!icmp_ln238_13)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 636 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln244_13, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 636 'bitselect' 'tmp_18' <Predicate = (!icmp_ln238_13)> <Delay = 0.00>
ST_34 : Operation 637 [1/1] (2.07ns)   --->   "%sub_ln244_26 = sub i17 1, i17 %zext_ln244_13" [assessment/toplevel.cpp:244]   --->   Operation 637 'sub' 'sub_ln244_26' <Predicate = (!icmp_ln238_13)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 638 [1/1] (0.00ns)   --->   "%trunc_ln244_26 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln244_26, i32 1, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 638 'partselect' 'trunc_ln244_26' <Predicate = (!icmp_ln238_13)> <Delay = 0.00>
ST_34 : Operation 639 [1/1] (2.07ns)   --->   "%sub_ln244_27 = sub i16 0, i16 %trunc_ln244_26" [assessment/toplevel.cpp:244]   --->   Operation 639 'sub' 'sub_ln244_27' <Predicate = (!icmp_ln238_13)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 640 [1/1] (0.00ns)   --->   "%trunc_ln244_27 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %add_ln244_13, i32 1, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 640 'partselect' 'trunc_ln244_27' <Predicate = (!icmp_ln238_13)> <Delay = 0.00>
ST_34 : Operation 641 [1/1] (0.80ns)   --->   "%select_ln244_13 = select i1 %tmp_18, i16 %sub_ln244_27, i16 %trunc_ln244_27" [assessment/toplevel.cpp:244]   --->   Operation 641 'select' 'select_ln244_13' <Predicate = (!icmp_ln238_13)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 642 [1/1] (0.00ns)   --->   "%trunc_ln245_13 = trunc i16 %select_ln244_13" [assessment/toplevel.cpp:245]   --->   Operation 642 'trunc' 'trunc_ln245_13' <Predicate = (!icmp_ln238_13)> <Delay = 0.00>
ST_34 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln245_13 = zext i16 %select_ln244_13" [assessment/toplevel.cpp:245]   --->   Operation 643 'zext' 'zext_ln245_13' <Predicate = (!icmp_ln238_13)> <Delay = 0.00>
ST_34 : Operation 644 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_58 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln245_13"   --->   Operation 644 'getelementptr' 'open_set_heap_f_score_V_addr_58' <Predicate = (!icmp_ln238_13)> <Delay = 0.00>
ST_34 : Operation 645 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_13 = load i12 %open_set_heap_f_score_V_addr_58"   --->   Operation 645 'load' 'open_set_heap_f_score_V_load_13' <Predicate = (!icmp_ln238_13)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 35 <SV = 34> <Delay = 6.95>
ST_35 : Operation 646 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_13 = load i12 %open_set_heap_f_score_V_addr_58"   --->   Operation 646 'load' 'open_set_heap_f_score_V_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_35 : Operation 647 [1/1] (1.88ns)   --->   "%icmp_ln878_13 = icmp_ult  i11 %open_set_heap_f_score_V_load_13, i11 %node_f_score_V"   --->   Operation 647 'icmp' 'icmp_ln878_13' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 648 [1/1] (2.75ns)   --->   "%br_ln245 = br i1 %icmp_ln878_13, void %.preheader.14, void %.loopexit" [assessment/toplevel.cpp:245]   --->   Operation 648 'br' 'br_ln245' <Predicate = true> <Delay = 2.75>
ST_35 : Operation 649 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_13, i4 %moves_node_f_score_V_addr_13" [assessment/toplevel.cpp:149]   --->   Operation 649 'store' 'store_ln149' <Predicate = (!icmp_ln878_13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_35 : Operation 650 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_58 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln245_13" [assessment/toplevel.cpp:150]   --->   Operation 650 'getelementptr' 'open_set_heap_g_score_V_addr_58' <Predicate = (!icmp_ln878_13)> <Delay = 0.00>
ST_35 : Operation 651 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_13 = load i12 %open_set_heap_g_score_V_addr_58" [assessment/toplevel.cpp:150]   --->   Operation 651 'load' 'open_set_heap_g_score_V_load_13' <Predicate = (!icmp_ln878_13)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_35 : Operation 652 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_58 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln245_13" [assessment/toplevel.cpp:151]   --->   Operation 652 'getelementptr' 'open_set_heap_x_V_addr_58' <Predicate = (!icmp_ln878_13)> <Delay = 0.00>
ST_35 : Operation 653 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_13 = load i12 %open_set_heap_x_V_addr_58" [assessment/toplevel.cpp:151]   --->   Operation 653 'load' 'open_set_heap_x_V_load_13' <Predicate = (!icmp_ln878_13)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_35 : Operation 654 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_58 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln245_13" [assessment/toplevel.cpp:152]   --->   Operation 654 'getelementptr' 'open_set_heap_y_V_addr_58' <Predicate = (!icmp_ln878_13)> <Delay = 0.00>
ST_35 : Operation 655 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_13 = load i12 %open_set_heap_y_V_addr_58" [assessment/toplevel.cpp:152]   --->   Operation 655 'load' 'open_set_heap_y_V_load_13' <Predicate = (!icmp_ln878_13)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_35 : Operation 656 [1/1] (2.32ns)   --->   "%store_ln253 = store i12 %trunc_ln245_12, i4 %moves_target_addr_13" [assessment/toplevel.cpp:253]   --->   Operation 656 'store' 'store_ln253' <Predicate = (!icmp_ln878_13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>

State 36 <SV = 35> <Delay = 7.28>
ST_36 : Operation 657 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_13 = load i12 %open_set_heap_g_score_V_addr_58" [assessment/toplevel.cpp:150]   --->   Operation 657 'load' 'open_set_heap_g_score_V_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_36 : Operation 658 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_13, i4 %moves_node_g_score_V_addr_13" [assessment/toplevel.cpp:150]   --->   Operation 658 'store' 'store_ln150' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_36 : Operation 659 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_13 = load i12 %open_set_heap_x_V_addr_58" [assessment/toplevel.cpp:151]   --->   Operation 659 'load' 'open_set_heap_x_V_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_36 : Operation 660 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_13, i4 %moves_node_x_V_addr_13" [assessment/toplevel.cpp:151]   --->   Operation 660 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_36 : Operation 661 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_13 = load i12 %open_set_heap_y_V_addr_58" [assessment/toplevel.cpp:152]   --->   Operation 661 'load' 'open_set_heap_y_V_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_36 : Operation 662 [1/1] (2.32ns)   --->   "%store_ln152 = store i9 %open_set_heap_y_V_load_13, i4 %moves_node_y_V_addr_13" [assessment/toplevel.cpp:152]   --->   Operation 662 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_36 : Operation 663 [1/1] (2.42ns)   --->   "%icmp_ln238_14 = icmp_eq  i16 %select_ln244_13, i16 0" [assessment/toplevel.cpp:238]   --->   Operation 663 'icmp' 'icmp_ln238_14' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 664 [1/1] (2.75ns)   --->   "%br_ln238 = br i1 %icmp_ln238_14, void, void %.loopexit" [assessment/toplevel.cpp:238]   --->   Operation 664 'br' 'br_ln238' <Predicate = true> <Delay = 2.75>
ST_36 : Operation 665 [1/1] (0.00ns)   --->   "%zext_ln244_14 = zext i16 %select_ln244_13" [assessment/toplevel.cpp:244]   --->   Operation 665 'zext' 'zext_ln244_14' <Predicate = (!icmp_ln238_14)> <Delay = 0.00>
ST_36 : Operation 666 [1/1] (2.07ns)   --->   "%add_ln244_14 = add i17 %zext_ln244_14, i17 131071" [assessment/toplevel.cpp:244]   --->   Operation 666 'add' 'add_ln244_14' <Predicate = (!icmp_ln238_14)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 667 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln244_14, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 667 'bitselect' 'tmp_19' <Predicate = (!icmp_ln238_14)> <Delay = 0.00>
ST_36 : Operation 668 [1/1] (2.07ns)   --->   "%sub_ln244_28 = sub i17 1, i17 %zext_ln244_14" [assessment/toplevel.cpp:244]   --->   Operation 668 'sub' 'sub_ln244_28' <Predicate = (!icmp_ln238_14)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 669 [1/1] (0.00ns)   --->   "%trunc_ln244_28 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln244_28, i32 1, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 669 'partselect' 'trunc_ln244_28' <Predicate = (!icmp_ln238_14)> <Delay = 0.00>
ST_36 : Operation 670 [1/1] (2.07ns)   --->   "%sub_ln244_29 = sub i16 0, i16 %trunc_ln244_28" [assessment/toplevel.cpp:244]   --->   Operation 670 'sub' 'sub_ln244_29' <Predicate = (!icmp_ln238_14)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 671 [1/1] (0.00ns)   --->   "%trunc_ln244_29 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %add_ln244_14, i32 1, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 671 'partselect' 'trunc_ln244_29' <Predicate = (!icmp_ln238_14)> <Delay = 0.00>
ST_36 : Operation 672 [1/1] (0.80ns)   --->   "%select_ln244_14 = select i1 %tmp_19, i16 %sub_ln244_29, i16 %trunc_ln244_29" [assessment/toplevel.cpp:244]   --->   Operation 672 'select' 'select_ln244_14' <Predicate = (!icmp_ln238_14)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 673 [1/1] (0.00ns)   --->   "%trunc_ln245_14 = trunc i16 %select_ln244_14" [assessment/toplevel.cpp:245]   --->   Operation 673 'trunc' 'trunc_ln245_14' <Predicate = (!icmp_ln238_14)> <Delay = 0.00>
ST_36 : Operation 674 [1/1] (0.00ns)   --->   "%zext_ln245_14 = zext i16 %select_ln244_14" [assessment/toplevel.cpp:245]   --->   Operation 674 'zext' 'zext_ln245_14' <Predicate = (!icmp_ln238_14)> <Delay = 0.00>
ST_36 : Operation 675 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_59 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln245_14"   --->   Operation 675 'getelementptr' 'open_set_heap_f_score_V_addr_59' <Predicate = (!icmp_ln238_14)> <Delay = 0.00>
ST_36 : Operation 676 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_14 = load i12 %open_set_heap_f_score_V_addr_59"   --->   Operation 676 'load' 'open_set_heap_f_score_V_load_14' <Predicate = (!icmp_ln238_14)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 37 <SV = 36> <Delay = 6.95>
ST_37 : Operation 677 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_14 = load i12 %open_set_heap_f_score_V_addr_59"   --->   Operation 677 'load' 'open_set_heap_f_score_V_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_37 : Operation 678 [1/1] (1.88ns)   --->   "%icmp_ln878_14 = icmp_ult  i11 %open_set_heap_f_score_V_load_14, i11 %node_f_score_V"   --->   Operation 678 'icmp' 'icmp_ln878_14' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 679 [1/1] (2.75ns)   --->   "%br_ln245 = br i1 %icmp_ln878_14, void %.preheader.15, void %.loopexit" [assessment/toplevel.cpp:245]   --->   Operation 679 'br' 'br_ln245' <Predicate = true> <Delay = 2.75>
ST_37 : Operation 680 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_14, i4 %moves_node_f_score_V_addr_14" [assessment/toplevel.cpp:149]   --->   Operation 680 'store' 'store_ln149' <Predicate = (!icmp_ln878_14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_37 : Operation 681 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_59 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln245_14" [assessment/toplevel.cpp:150]   --->   Operation 681 'getelementptr' 'open_set_heap_g_score_V_addr_59' <Predicate = (!icmp_ln878_14)> <Delay = 0.00>
ST_37 : Operation 682 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_14 = load i12 %open_set_heap_g_score_V_addr_59" [assessment/toplevel.cpp:150]   --->   Operation 682 'load' 'open_set_heap_g_score_V_load_14' <Predicate = (!icmp_ln878_14)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_37 : Operation 683 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_59 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln245_14" [assessment/toplevel.cpp:151]   --->   Operation 683 'getelementptr' 'open_set_heap_x_V_addr_59' <Predicate = (!icmp_ln878_14)> <Delay = 0.00>
ST_37 : Operation 684 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_14 = load i12 %open_set_heap_x_V_addr_59" [assessment/toplevel.cpp:151]   --->   Operation 684 'load' 'open_set_heap_x_V_load_14' <Predicate = (!icmp_ln878_14)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_37 : Operation 685 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_59 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln245_14" [assessment/toplevel.cpp:152]   --->   Operation 685 'getelementptr' 'open_set_heap_y_V_addr_59' <Predicate = (!icmp_ln878_14)> <Delay = 0.00>
ST_37 : Operation 686 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_14 = load i12 %open_set_heap_y_V_addr_59" [assessment/toplevel.cpp:152]   --->   Operation 686 'load' 'open_set_heap_y_V_load_14' <Predicate = (!icmp_ln878_14)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_37 : Operation 687 [1/1] (2.32ns)   --->   "%store_ln253 = store i12 %trunc_ln245_13, i4 %moves_target_addr_14" [assessment/toplevel.cpp:253]   --->   Operation 687 'store' 'store_ln253' <Predicate = (!icmp_ln878_14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>

State 38 <SV = 37> <Delay = 6.24>
ST_38 : Operation 688 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_14 = load i12 %open_set_heap_g_score_V_addr_59" [assessment/toplevel.cpp:150]   --->   Operation 688 'load' 'open_set_heap_g_score_V_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_38 : Operation 689 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_14, i4 %moves_node_g_score_V_addr_14" [assessment/toplevel.cpp:150]   --->   Operation 689 'store' 'store_ln150' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_38 : Operation 690 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_14 = load i12 %open_set_heap_x_V_addr_59" [assessment/toplevel.cpp:151]   --->   Operation 690 'load' 'open_set_heap_x_V_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_38 : Operation 691 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_14, i4 %moves_node_x_V_addr_14" [assessment/toplevel.cpp:151]   --->   Operation 691 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_38 : Operation 692 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_14 = load i12 %open_set_heap_y_V_addr_59" [assessment/toplevel.cpp:152]   --->   Operation 692 'load' 'open_set_heap_y_V_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_38 : Operation 693 [1/1] (2.32ns)   --->   "%store_ln152 = store i9 %open_set_heap_y_V_load_14, i4 %moves_node_y_V_addr_14" [assessment/toplevel.cpp:152]   --->   Operation 693 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_38 : Operation 694 [1/1] (2.42ns)   --->   "%icmp_ln238_15 = icmp_eq  i16 %select_ln244_14, i16 0" [assessment/toplevel.cpp:238]   --->   Operation 694 'icmp' 'icmp_ln238_15' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 695 [1/1] (2.75ns)   --->   "%br_ln238 = br i1 %icmp_ln238_15, void, void %.loopexit" [assessment/toplevel.cpp:238]   --->   Operation 695 'br' 'br_ln238' <Predicate = true> <Delay = 2.75>
ST_38 : Operation 696 [1/1] (0.00ns)   --->   "%trunc_ln244 = trunc i16 %select_ln244_14" [assessment/toplevel.cpp:244]   --->   Operation 696 'trunc' 'trunc_ln244' <Predicate = (!icmp_ln238_15)> <Delay = 0.00>
ST_38 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln244_15 = zext i16 %select_ln244_14" [assessment/toplevel.cpp:244]   --->   Operation 697 'zext' 'zext_ln244_15' <Predicate = (!icmp_ln238_15)> <Delay = 0.00>
ST_38 : Operation 698 [1/1] (2.07ns)   --->   "%add_ln244_15 = add i17 %zext_ln244_15, i17 131071" [assessment/toplevel.cpp:244]   --->   Operation 698 'add' 'add_ln244_15' <Predicate = (!icmp_ln238_15)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 699 [1/1] (1.67ns)   --->   "%add_ln244_16 = add i13 %trunc_ln244, i13 8191" [assessment/toplevel.cpp:244]   --->   Operation 699 'add' 'add_ln244_16' <Predicate = (!icmp_ln238_15)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 700 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln244_15, i32 16" [assessment/toplevel.cpp:244]   --->   Operation 700 'bitselect' 'tmp_20' <Predicate = (!icmp_ln238_15)> <Delay = 0.00>
ST_38 : Operation 701 [1/1] (1.67ns)   --->   "%sub_ln244_30 = sub i13 1, i13 %trunc_ln244" [assessment/toplevel.cpp:244]   --->   Operation 701 'sub' 'sub_ln244_30' <Predicate = (!icmp_ln238_15)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 702 [1/1] (0.00ns)   --->   "%trunc_ln244_30 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln244_30, i32 1, i32 12" [assessment/toplevel.cpp:244]   --->   Operation 702 'partselect' 'trunc_ln244_30' <Predicate = (!icmp_ln238_15)> <Delay = 0.00>
ST_38 : Operation 703 [1/1] (1.54ns)   --->   "%sub_ln244_31 = sub i12 0, i12 %trunc_ln244_30" [assessment/toplevel.cpp:244]   --->   Operation 703 'sub' 'sub_ln244_31' <Predicate = (!icmp_ln238_15)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 704 [1/1] (0.00ns)   --->   "%trunc_ln244_31 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln244_16, i32 1, i32 12" [assessment/toplevel.cpp:244]   --->   Operation 704 'partselect' 'trunc_ln244_31' <Predicate = (!icmp_ln238_15)> <Delay = 0.00>
ST_38 : Operation 705 [1/1] (0.69ns)   --->   "%select_ln244_15 = select i1 %tmp_20, i12 %sub_ln244_31, i12 %trunc_ln244_31" [assessment/toplevel.cpp:244]   --->   Operation 705 'select' 'select_ln244_15' <Predicate = (!icmp_ln238_15)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 706 [1/1] (0.00ns)   --->   "%zext_ln245_15 = zext i12 %select_ln244_15" [assessment/toplevel.cpp:245]   --->   Operation 706 'zext' 'zext_ln245_15' <Predicate = (!icmp_ln238_15)> <Delay = 0.00>
ST_38 : Operation 707 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_60 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln245_15"   --->   Operation 707 'getelementptr' 'open_set_heap_f_score_V_addr_60' <Predicate = (!icmp_ln238_15)> <Delay = 0.00>
ST_38 : Operation 708 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_15 = load i12 %open_set_heap_f_score_V_addr_60"   --->   Operation 708 'load' 'open_set_heap_f_score_V_load_15' <Predicate = (!icmp_ln238_15)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 39 <SV = 38> <Delay = 6.95>
ST_39 : Operation 709 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_15 = load i12 %open_set_heap_f_score_V_addr_60"   --->   Operation 709 'load' 'open_set_heap_f_score_V_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_39 : Operation 710 [1/1] (1.88ns)   --->   "%icmp_ln878_15 = icmp_ult  i11 %open_set_heap_f_score_V_load_15, i11 %node_f_score_V"   --->   Operation 710 'icmp' 'icmp_ln878_15' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 711 [1/1] (2.75ns)   --->   "%br_ln245 = br i1 %icmp_ln878_15, void %.preheader.16, void %.loopexit" [assessment/toplevel.cpp:245]   --->   Operation 711 'br' 'br_ln245' <Predicate = true> <Delay = 2.75>
ST_39 : Operation 712 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_15, i4 %moves_node_f_score_V_addr_15" [assessment/toplevel.cpp:149]   --->   Operation 712 'store' 'store_ln149' <Predicate = (!icmp_ln878_15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_39 : Operation 713 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_60 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln245_15" [assessment/toplevel.cpp:150]   --->   Operation 713 'getelementptr' 'open_set_heap_g_score_V_addr_60' <Predicate = (!icmp_ln878_15)> <Delay = 0.00>
ST_39 : Operation 714 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_15 = load i12 %open_set_heap_g_score_V_addr_60" [assessment/toplevel.cpp:150]   --->   Operation 714 'load' 'open_set_heap_g_score_V_load_15' <Predicate = (!icmp_ln878_15)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_39 : Operation 715 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_60 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln245_15" [assessment/toplevel.cpp:151]   --->   Operation 715 'getelementptr' 'open_set_heap_x_V_addr_60' <Predicate = (!icmp_ln878_15)> <Delay = 0.00>
ST_39 : Operation 716 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_15 = load i12 %open_set_heap_x_V_addr_60" [assessment/toplevel.cpp:151]   --->   Operation 716 'load' 'open_set_heap_x_V_load_15' <Predicate = (!icmp_ln878_15)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_39 : Operation 717 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_60 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln245_15" [assessment/toplevel.cpp:152]   --->   Operation 717 'getelementptr' 'open_set_heap_y_V_addr_60' <Predicate = (!icmp_ln878_15)> <Delay = 0.00>
ST_39 : Operation 718 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_15 = load i12 %open_set_heap_y_V_addr_60" [assessment/toplevel.cpp:152]   --->   Operation 718 'load' 'open_set_heap_y_V_load_15' <Predicate = (!icmp_ln878_15)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_39 : Operation 719 [1/1] (2.32ns)   --->   "%store_ln253 = store i12 %trunc_ln245_14, i4 %moves_target_addr_15" [assessment/toplevel.cpp:253]   --->   Operation 719 'store' 'store_ln253' <Predicate = (!icmp_ln878_15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>

State 40 <SV = 39> <Delay = 4.64>
ST_40 : Operation 720 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_15 = load i12 %open_set_heap_g_score_V_addr_60" [assessment/toplevel.cpp:150]   --->   Operation 720 'load' 'open_set_heap_g_score_V_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_40 : Operation 721 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_15, i4 %moves_node_g_score_V_addr_15" [assessment/toplevel.cpp:150]   --->   Operation 721 'store' 'store_ln150' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_40 : Operation 722 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_15 = load i12 %open_set_heap_x_V_addr_60" [assessment/toplevel.cpp:151]   --->   Operation 722 'load' 'open_set_heap_x_V_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_40 : Operation 723 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_15, i4 %moves_node_x_V_addr_15" [assessment/toplevel.cpp:151]   --->   Operation 723 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_40 : Operation 724 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_15 = load i12 %open_set_heap_y_V_addr_60" [assessment/toplevel.cpp:152]   --->   Operation 724 'load' 'open_set_heap_y_V_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_40 : Operation 725 [1/1] (2.32ns)   --->   "%store_ln152 = store i9 %open_set_heap_y_V_load_15, i4 %moves_node_y_V_addr_15" [assessment/toplevel.cpp:152]   --->   Operation 725 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_40 : Operation 726 [1/1] (2.75ns)   --->   "%br_ln233 = br void %.loopexit" [assessment/toplevel.cpp:233]   --->   Operation 726 'br' 'br_ln233' <Predicate = true> <Delay = 2.75>

State 41 <SV = 40> <Delay = 1.58>
ST_41 : Operation 727 [1/1] (0.00ns)   --->   "%current_lcssa = phi i12 %empty, void, i12 %empty, void %.split10.0, i12 %trunc_ln245, void, i12 %trunc_ln245, void %.preheader.1, i12 %trunc_ln245_1, void, i12 %trunc_ln245_1, void %.preheader.2, i12 %trunc_ln245_2, void, i12 %trunc_ln245_2, void %.preheader.3, i12 %trunc_ln245_3, void, i12 %trunc_ln245_3, void %.preheader.4, i12 %trunc_ln245_4, void, i12 %trunc_ln245_4, void %.preheader.5, i12 %trunc_ln245_5, void, i12 %trunc_ln245_5, void %.preheader.6, i12 %trunc_ln245_6, void, i12 %trunc_ln245_6, void %.preheader.7, i12 %trunc_ln245_7, void, i12 %trunc_ln245_7, void %.preheader.8, i12 %trunc_ln245_8, void, i12 %trunc_ln245_8, void %.preheader.9, i12 %trunc_ln245_9, void, i12 %trunc_ln245_9, void %.preheader.10, i12 %trunc_ln245_10, void, i12 %trunc_ln245_10, void %.preheader.11, i12 %trunc_ln245_11, void, i12 %trunc_ln245_11, void %.preheader.12, i12 %trunc_ln245_12, void, i12 %trunc_ln245_12, void %.preheader.13, i12 %trunc_ln245_13, void, i12 %trunc_ln245_13, void %.preheader.14, i12 %trunc_ln245_14, void, i12 %trunc_ln245_14, void %.preheader.15, i12 %select_ln244_15, void %.preheader.16" [assessment/toplevel.cpp:245]   --->   Operation 727 'phi' 'current_lcssa' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 728 [1/1] (0.00ns)   --->   "%phi_ln259 = phi i1 1, void, i1 1, void %.split10.0, i1 0, void, i1 0, void %.preheader.1, i1 0, void, i1 0, void %.preheader.2, i1 0, void, i1 0, void %.preheader.3, i1 0, void, i1 0, void %.preheader.4, i1 0, void, i1 0, void %.preheader.5, i1 0, void, i1 0, void %.preheader.6, i1 0, void, i1 0, void %.preheader.7, i1 0, void, i1 0, void %.preheader.8, i1 0, void, i1 0, void %.preheader.9, i1 0, void, i1 0, void %.preheader.10, i1 0, void, i1 0, void %.preheader.11, i1 0, void, i1 0, void %.preheader.12, i1 0, void, i1 0, void %.preheader.13, i1 0, void, i1 0, void %.preheader.14, i1 0, void, i1 0, void %.preheader.15, i1 0, void %.preheader.16" [assessment/toplevel.cpp:259]   --->   Operation 728 'phi' 'phi_ln259' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 729 [1/1] (0.00ns)   --->   "%indvars_iv1_lcssa = phi i5 0, void, i5 0, void %.split10.0, i5 1, void, i5 1, void %.preheader.1, i5 2, void, i5 2, void %.preheader.2, i5 3, void, i5 3, void %.preheader.3, i5 4, void, i5 4, void %.preheader.4, i5 5, void, i5 5, void %.preheader.5, i5 6, void, i5 6, void %.preheader.6, i5 7, void, i5 7, void %.preheader.7, i5 8, void, i5 8, void %.preheader.8, i5 9, void, i5 9, void %.preheader.9, i5 10, void, i5 10, void %.preheader.10, i5 11, void, i5 11, void %.preheader.11, i5 12, void, i5 12, void %.preheader.12, i5 13, void, i5 13, void %.preheader.13, i5 14, void, i5 14, void %.preheader.14, i5 15, void, i5 15, void %.preheader.15, i5 16, void %.preheader.16"   --->   Operation 729 'phi' 'indvars_iv1_lcssa' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 730 [1/1] (0.00ns)   --->   "%br_ln259 = br i1 %phi_ln259, void %.lr.ph.preheader, void %.loopexit._crit_edge" [assessment/toplevel.cpp:259]   --->   Operation 730 'br' 'br_ln259' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 731 [1/1] (1.58ns)   --->   "%br_ln260 = br void %.lr.ph" [assessment/toplevel.cpp:260]   --->   Operation 731 'br' 'br_ln260' <Predicate = (!phi_ln259)> <Delay = 1.58>

State 42 <SV = 41> <Delay = 2.32>
ST_42 : Operation 732 [1/1] (0.00ns)   --->   "%i = phi i5 %i_18, void %.split, i5 0, void %.lr.ph.preheader"   --->   Operation 732 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 733 [1/1] (1.78ns)   --->   "%i_18 = add i5 %i, i5 1" [assessment/toplevel.cpp:260]   --->   Operation 733 'add' 'i_18' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 734 [1/1] (1.36ns)   --->   "%icmp_ln260 = icmp_eq  i5 %i, i5 %indvars_iv1_lcssa" [assessment/toplevel.cpp:260]   --->   Operation 734 'icmp' 'icmp_ln260' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 735 [1/1] (0.00ns)   --->   "%br_ln260 = br i1 %icmp_ln260, void %.split, void %._crit_edge" [assessment/toplevel.cpp:260]   --->   Operation 735 'br' 'br_ln260' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 736 [1/1] (0.00ns)   --->   "%zext_ln263 = zext i5 %i" [assessment/toplevel.cpp:263]   --->   Operation 736 'zext' 'zext_ln263' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_42 : Operation 737 [1/1] (0.00ns)   --->   "%moves_target_addr_4 = getelementptr i12 %moves_target, i64 0, i64 %zext_ln263" [assessment/toplevel.cpp:263]   --->   Operation 737 'getelementptr' 'moves_target_addr_4' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_42 : Operation 738 [2/2] (2.32ns)   --->   "%moves_target_load = load i4 %moves_target_addr_4" [assessment/toplevel.cpp:263]   --->   Operation 738 'load' 'moves_target_load' <Predicate = (!icmp_ln260)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_42 : Operation 739 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_4 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 %zext_ln263" [assessment/toplevel.cpp:149]   --->   Operation 739 'getelementptr' 'moves_node_f_score_V_addr_4' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_42 : Operation 740 [2/2] (2.32ns)   --->   "%moves_node_f_score_V_load = load i4 %moves_node_f_score_V_addr_4" [assessment/toplevel.cpp:149]   --->   Operation 740 'load' 'moves_node_f_score_V_load' <Predicate = (!icmp_ln260)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_42 : Operation 741 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_4 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 %zext_ln263" [assessment/toplevel.cpp:150]   --->   Operation 741 'getelementptr' 'moves_node_g_score_V_addr_4' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_42 : Operation 742 [2/2] (2.32ns)   --->   "%moves_node_g_score_V_load = load i4 %moves_node_g_score_V_addr_4" [assessment/toplevel.cpp:150]   --->   Operation 742 'load' 'moves_node_g_score_V_load' <Predicate = (!icmp_ln260)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_42 : Operation 743 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_4 = getelementptr i9 %moves_node_x_V, i64 0, i64 %zext_ln263" [assessment/toplevel.cpp:151]   --->   Operation 743 'getelementptr' 'moves_node_x_V_addr_4' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_42 : Operation 744 [2/2] (2.32ns)   --->   "%moves_node_x_V_load = load i4 %moves_node_x_V_addr_4" [assessment/toplevel.cpp:151]   --->   Operation 744 'load' 'moves_node_x_V_load' <Predicate = (!icmp_ln260)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_42 : Operation 745 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_4 = getelementptr i9 %moves_node_y_V, i64 0, i64 %zext_ln263" [assessment/toplevel.cpp:152]   --->   Operation 745 'getelementptr' 'moves_node_y_V_addr_4' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_42 : Operation 746 [2/2] (2.32ns)   --->   "%moves_node_y_V_load = load i4 %moves_node_y_V_addr_4" [assessment/toplevel.cpp:152]   --->   Operation 746 'load' 'moves_node_y_V_load' <Predicate = (!icmp_ln260)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>

State 43 <SV = 42> <Delay = 4.64>
ST_43 : Operation 747 [1/1] (0.00ns)   --->   "%specpipeline_ln260 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [assessment/toplevel.cpp:260]   --->   Operation 747 'specpipeline' 'specpipeline_ln260' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_43 : Operation 748 [1/1] (0.00ns)   --->   "%speclooptripcount_ln260 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 16, i64 8" [assessment/toplevel.cpp:260]   --->   Operation 748 'speclooptripcount' 'speclooptripcount_ln260' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_43 : Operation 749 [1/1] (0.00ns)   --->   "%specloopname_ln260 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [assessment/toplevel.cpp:260]   --->   Operation 749 'specloopname' 'specloopname_ln260' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_43 : Operation 750 [1/2] (2.32ns)   --->   "%moves_target_load = load i4 %moves_target_addr_4" [assessment/toplevel.cpp:263]   --->   Operation 750 'load' 'moves_target_load' <Predicate = (!icmp_ln260)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_43 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln263_1 = zext i12 %moves_target_load" [assessment/toplevel.cpp:263]   --->   Operation 751 'zext' 'zext_ln263_1' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_43 : Operation 752 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_21 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln263_1" [assessment/toplevel.cpp:149]   --->   Operation 752 'getelementptr' 'open_set_heap_f_score_V_addr_21' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_43 : Operation 753 [1/2] (2.32ns)   --->   "%moves_node_f_score_V_load = load i4 %moves_node_f_score_V_addr_4" [assessment/toplevel.cpp:149]   --->   Operation 753 'load' 'moves_node_f_score_V_load' <Predicate = (!icmp_ln260)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_43 : Operation 754 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %moves_node_f_score_V_load, i12 %open_set_heap_f_score_V_addr_21" [assessment/toplevel.cpp:149]   --->   Operation 754 'store' 'store_ln149' <Predicate = (!icmp_ln260)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_43 : Operation 755 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_19 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln263_1" [assessment/toplevel.cpp:150]   --->   Operation 755 'getelementptr' 'open_set_heap_g_score_V_addr_19' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_43 : Operation 756 [1/2] (2.32ns)   --->   "%moves_node_g_score_V_load = load i4 %moves_node_g_score_V_addr_4" [assessment/toplevel.cpp:150]   --->   Operation 756 'load' 'moves_node_g_score_V_load' <Predicate = (!icmp_ln260)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_43 : Operation 757 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %moves_node_g_score_V_load, i12 %open_set_heap_g_score_V_addr_19" [assessment/toplevel.cpp:150]   --->   Operation 757 'store' 'store_ln150' <Predicate = (!icmp_ln260)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_43 : Operation 758 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_19 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln263_1" [assessment/toplevel.cpp:151]   --->   Operation 758 'getelementptr' 'open_set_heap_x_V_addr_19' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_43 : Operation 759 [1/2] (2.32ns)   --->   "%moves_node_x_V_load = load i4 %moves_node_x_V_addr_4" [assessment/toplevel.cpp:151]   --->   Operation 759 'load' 'moves_node_x_V_load' <Predicate = (!icmp_ln260)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_43 : Operation 760 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %moves_node_x_V_load, i12 %open_set_heap_x_V_addr_19" [assessment/toplevel.cpp:151]   --->   Operation 760 'store' 'store_ln151' <Predicate = (!icmp_ln260)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_43 : Operation 761 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_19 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln263_1" [assessment/toplevel.cpp:152]   --->   Operation 761 'getelementptr' 'open_set_heap_y_V_addr_19' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_43 : Operation 762 [1/2] (2.32ns)   --->   "%moves_node_y_V_load = load i4 %moves_node_y_V_addr_4" [assessment/toplevel.cpp:152]   --->   Operation 762 'load' 'moves_node_y_V_load' <Predicate = (!icmp_ln260)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_43 : Operation 763 [1/1] (2.32ns)   --->   "%store_ln152 = store i9 %moves_node_y_V_load, i12 %open_set_heap_y_V_addr_19" [assessment/toplevel.cpp:152]   --->   Operation 763 'store' 'store_ln152' <Predicate = (!icmp_ln260)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_43 : Operation 764 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 764 'br' 'br_ln0' <Predicate = (!icmp_ln260)> <Delay = 0.00>

State 44 <SV = 42> <Delay = 2.32>
ST_44 : Operation 765 [1/1] (0.00ns)   --->   "%zext_ln265 = zext i12 %current_lcssa" [assessment/toplevel.cpp:265]   --->   Operation 765 'zext' 'zext_ln265' <Predicate = (!phi_ln259)> <Delay = 0.00>
ST_44 : Operation 766 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_20 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln265" [assessment/toplevel.cpp:149]   --->   Operation 766 'getelementptr' 'open_set_heap_f_score_V_addr_20' <Predicate = (!phi_ln259)> <Delay = 0.00>
ST_44 : Operation 767 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %node_f_score_V, i12 %open_set_heap_f_score_V_addr_20" [assessment/toplevel.cpp:149]   --->   Operation 767 'store' 'store_ln149' <Predicate = (!phi_ln259)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_44 : Operation 768 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_18 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln265" [assessment/toplevel.cpp:150]   --->   Operation 768 'getelementptr' 'open_set_heap_g_score_V_addr_18' <Predicate = (!phi_ln259)> <Delay = 0.00>
ST_44 : Operation 769 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %node_g_score_V, i12 %open_set_heap_g_score_V_addr_18" [assessment/toplevel.cpp:150]   --->   Operation 769 'store' 'store_ln150' <Predicate = (!phi_ln259)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_44 : Operation 770 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_18 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln265" [assessment/toplevel.cpp:151]   --->   Operation 770 'getelementptr' 'open_set_heap_x_V_addr_18' <Predicate = (!phi_ln259)> <Delay = 0.00>
ST_44 : Operation 771 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %node_x_V, i12 %open_set_heap_x_V_addr_18" [assessment/toplevel.cpp:151]   --->   Operation 771 'store' 'store_ln151' <Predicate = (!phi_ln259)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_44 : Operation 772 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_18 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln265" [assessment/toplevel.cpp:152]   --->   Operation 772 'getelementptr' 'open_set_heap_y_V_addr_18' <Predicate = (!phi_ln259)> <Delay = 0.00>
ST_44 : Operation 773 [1/1] (2.32ns)   --->   "%store_ln152 = store i9 %node_y_V, i12 %open_set_heap_y_V_addr_18" [assessment/toplevel.cpp:152]   --->   Operation 773 'store' 'store_ln152' <Predicate = (!phi_ln259)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_44 : Operation 774 [1/1] (0.00ns)   --->   "%br_ln266 = br void %.loopexit._crit_edge" [assessment/toplevel.cpp:266]   --->   Operation 774 'br' 'br_ln266' <Predicate = (!phi_ln259)> <Delay = 0.00>
ST_44 : Operation 775 [1/1] (0.00ns)   --->   "%ret_ln267 = ret" [assessment/toplevel.cpp:267]   --->   Operation 775 'ret' 'ret_ln267' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'alloca' operation ('moves.node.f_score.V', assessment/toplevel.cpp:221) [14]  (0 ns)
	'getelementptr' operation ('moves_node_f_score_V_addr', assessment/toplevel.cpp:225) [28]  (0 ns)
	'store' operation ('store_ln225', assessment/toplevel.cpp:225) of constant 0 on array 'moves.node.f_score.V', assessment/toplevel.cpp:221 [29]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('moves_node_f_score_V_addr_2', assessment/toplevel.cpp:225) [48]  (0 ns)
	'store' operation ('store_ln225', assessment/toplevel.cpp:225) of constant 0 on array 'moves.node.f_score.V', assessment/toplevel.cpp:221 [49]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('moves_node_f_score_V_addr_18', assessment/toplevel.cpp:225) [68]  (0 ns)
	'store' operation ('store_ln225', assessment/toplevel.cpp:225) of constant 0 on array 'moves.node.f_score.V', assessment/toplevel.cpp:221 [69]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('moves_node_f_score_V_addr_6', assessment/toplevel.cpp:225) [88]  (0 ns)
	'store' operation ('store_ln225', assessment/toplevel.cpp:225) of constant 0 on array 'moves.node.f_score.V', assessment/toplevel.cpp:221 [89]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('moves_node_f_score_V_addr_8', assessment/toplevel.cpp:225) [108]  (0 ns)
	'store' operation ('store_ln225', assessment/toplevel.cpp:225) of constant 0 on array 'moves.node.f_score.V', assessment/toplevel.cpp:221 [109]  (2.32 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('moves_node_f_score_V_addr_10', assessment/toplevel.cpp:225) [128]  (0 ns)
	'store' operation ('store_ln225', assessment/toplevel.cpp:225) of constant 0 on array 'moves.node.f_score.V', assessment/toplevel.cpp:221 [129]  (2.32 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	wire read on port 'idx' [8]  (0 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr', assessment/toplevel.cpp:220) [20]  (0 ns)
	'load' operation ('node.f_score.V', assessment/toplevel.cpp:220) on array 'open_set_heap_f_score_V' [24]  (2.32 ns)

 <State 8>: 7.28ns
The critical path consists of the following:
	'sub' operation ('sub_ln244', assessment/toplevel.cpp:244) [194]  (2.08 ns)
	'sub' operation ('sub_ln244_1', assessment/toplevel.cpp:244) [196]  (2.08 ns)
	'select' operation ('select_ln244', assessment/toplevel.cpp:244) [198]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_45') [201]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load') on array 'open_set_heap_f_score_V' [202]  (2.32 ns)

 <State 9>: 6.95ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load') on array 'open_set_heap_f_score_V' [202]  (2.32 ns)
	'icmp' operation ('icmp_ln878') [203]  (1.88 ns)
	multiplexor before 'phi' operation ('current_lcssa', assessment/toplevel.cpp:245) with incoming values : ('empty') ('trunc_ln245', assessment/toplevel.cpp:245) ('trunc_ln245_1', assessment/toplevel.cpp:245) ('trunc_ln245_2', assessment/toplevel.cpp:245) ('trunc_ln245_3', assessment/toplevel.cpp:245) ('trunc_ln245_4', assessment/toplevel.cpp:245) ('trunc_ln245_5', assessment/toplevel.cpp:245) ('trunc_ln245_6', assessment/toplevel.cpp:245) ('trunc_ln245_7', assessment/toplevel.cpp:245) ('trunc_ln245_8', assessment/toplevel.cpp:245) ('trunc_ln245_9', assessment/toplevel.cpp:245) ('trunc_ln245_10', assessment/toplevel.cpp:245) ('trunc_ln245_11', assessment/toplevel.cpp:245) ('trunc_ln245_12', assessment/toplevel.cpp:245) ('trunc_ln245_13', assessment/toplevel.cpp:245) ('trunc_ln245_14', assessment/toplevel.cpp:245) ('select_ln244_15', assessment/toplevel.cpp:244) [655]  (2.75 ns)

 <State 10>: 7.28ns
The critical path consists of the following:
	'sub' operation ('sub_ln244_2', assessment/toplevel.cpp:244) [223]  (2.08 ns)
	'sub' operation ('sub_ln244_3', assessment/toplevel.cpp:244) [225]  (2.08 ns)
	'select' operation ('select_ln244_1', assessment/toplevel.cpp:244) [227]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_46') [230]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_1') on array 'open_set_heap_f_score_V' [231]  (2.32 ns)

 <State 11>: 6.95ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_1') on array 'open_set_heap_f_score_V' [231]  (2.32 ns)
	'icmp' operation ('icmp_ln878_1') [232]  (1.88 ns)
	multiplexor before 'phi' operation ('current_lcssa', assessment/toplevel.cpp:245) with incoming values : ('empty') ('trunc_ln245', assessment/toplevel.cpp:245) ('trunc_ln245_1', assessment/toplevel.cpp:245) ('trunc_ln245_2', assessment/toplevel.cpp:245) ('trunc_ln245_3', assessment/toplevel.cpp:245) ('trunc_ln245_4', assessment/toplevel.cpp:245) ('trunc_ln245_5', assessment/toplevel.cpp:245) ('trunc_ln245_6', assessment/toplevel.cpp:245) ('trunc_ln245_7', assessment/toplevel.cpp:245) ('trunc_ln245_8', assessment/toplevel.cpp:245) ('trunc_ln245_9', assessment/toplevel.cpp:245) ('trunc_ln245_10', assessment/toplevel.cpp:245) ('trunc_ln245_11', assessment/toplevel.cpp:245) ('trunc_ln245_12', assessment/toplevel.cpp:245) ('trunc_ln245_13', assessment/toplevel.cpp:245) ('trunc_ln245_14', assessment/toplevel.cpp:245) ('select_ln244_15', assessment/toplevel.cpp:244) [655]  (2.75 ns)

 <State 12>: 7.28ns
The critical path consists of the following:
	'sub' operation ('sub_ln244_4', assessment/toplevel.cpp:244) [252]  (2.08 ns)
	'sub' operation ('sub_ln244_5', assessment/toplevel.cpp:244) [254]  (2.08 ns)
	'select' operation ('select_ln244_2', assessment/toplevel.cpp:244) [256]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_47') [259]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_2') on array 'open_set_heap_f_score_V' [260]  (2.32 ns)

 <State 13>: 6.95ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_2') on array 'open_set_heap_f_score_V' [260]  (2.32 ns)
	'icmp' operation ('icmp_ln878_2') [261]  (1.88 ns)
	multiplexor before 'phi' operation ('current_lcssa', assessment/toplevel.cpp:245) with incoming values : ('empty') ('trunc_ln245', assessment/toplevel.cpp:245) ('trunc_ln245_1', assessment/toplevel.cpp:245) ('trunc_ln245_2', assessment/toplevel.cpp:245) ('trunc_ln245_3', assessment/toplevel.cpp:245) ('trunc_ln245_4', assessment/toplevel.cpp:245) ('trunc_ln245_5', assessment/toplevel.cpp:245) ('trunc_ln245_6', assessment/toplevel.cpp:245) ('trunc_ln245_7', assessment/toplevel.cpp:245) ('trunc_ln245_8', assessment/toplevel.cpp:245) ('trunc_ln245_9', assessment/toplevel.cpp:245) ('trunc_ln245_10', assessment/toplevel.cpp:245) ('trunc_ln245_11', assessment/toplevel.cpp:245) ('trunc_ln245_12', assessment/toplevel.cpp:245) ('trunc_ln245_13', assessment/toplevel.cpp:245) ('trunc_ln245_14', assessment/toplevel.cpp:245) ('select_ln244_15', assessment/toplevel.cpp:244) [655]  (2.75 ns)

 <State 14>: 7.28ns
The critical path consists of the following:
	'sub' operation ('sub_ln244_6', assessment/toplevel.cpp:244) [281]  (2.08 ns)
	'sub' operation ('sub_ln244_7', assessment/toplevel.cpp:244) [283]  (2.08 ns)
	'select' operation ('select_ln244_3', assessment/toplevel.cpp:244) [285]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_48') [288]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_3') on array 'open_set_heap_f_score_V' [289]  (2.32 ns)

 <State 15>: 6.95ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_3') on array 'open_set_heap_f_score_V' [289]  (2.32 ns)
	'icmp' operation ('icmp_ln878_3') [290]  (1.88 ns)
	multiplexor before 'phi' operation ('current_lcssa', assessment/toplevel.cpp:245) with incoming values : ('empty') ('trunc_ln245', assessment/toplevel.cpp:245) ('trunc_ln245_1', assessment/toplevel.cpp:245) ('trunc_ln245_2', assessment/toplevel.cpp:245) ('trunc_ln245_3', assessment/toplevel.cpp:245) ('trunc_ln245_4', assessment/toplevel.cpp:245) ('trunc_ln245_5', assessment/toplevel.cpp:245) ('trunc_ln245_6', assessment/toplevel.cpp:245) ('trunc_ln245_7', assessment/toplevel.cpp:245) ('trunc_ln245_8', assessment/toplevel.cpp:245) ('trunc_ln245_9', assessment/toplevel.cpp:245) ('trunc_ln245_10', assessment/toplevel.cpp:245) ('trunc_ln245_11', assessment/toplevel.cpp:245) ('trunc_ln245_12', assessment/toplevel.cpp:245) ('trunc_ln245_13', assessment/toplevel.cpp:245) ('trunc_ln245_14', assessment/toplevel.cpp:245) ('select_ln244_15', assessment/toplevel.cpp:244) [655]  (2.75 ns)

 <State 16>: 7.28ns
The critical path consists of the following:
	'sub' operation ('sub_ln244_8', assessment/toplevel.cpp:244) [310]  (2.08 ns)
	'sub' operation ('sub_ln244_9', assessment/toplevel.cpp:244) [312]  (2.08 ns)
	'select' operation ('select_ln244_4', assessment/toplevel.cpp:244) [314]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_49') [317]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_4') on array 'open_set_heap_f_score_V' [318]  (2.32 ns)

 <State 17>: 6.95ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_4') on array 'open_set_heap_f_score_V' [318]  (2.32 ns)
	'icmp' operation ('icmp_ln878_4') [319]  (1.88 ns)
	multiplexor before 'phi' operation ('current_lcssa', assessment/toplevel.cpp:245) with incoming values : ('empty') ('trunc_ln245', assessment/toplevel.cpp:245) ('trunc_ln245_1', assessment/toplevel.cpp:245) ('trunc_ln245_2', assessment/toplevel.cpp:245) ('trunc_ln245_3', assessment/toplevel.cpp:245) ('trunc_ln245_4', assessment/toplevel.cpp:245) ('trunc_ln245_5', assessment/toplevel.cpp:245) ('trunc_ln245_6', assessment/toplevel.cpp:245) ('trunc_ln245_7', assessment/toplevel.cpp:245) ('trunc_ln245_8', assessment/toplevel.cpp:245) ('trunc_ln245_9', assessment/toplevel.cpp:245) ('trunc_ln245_10', assessment/toplevel.cpp:245) ('trunc_ln245_11', assessment/toplevel.cpp:245) ('trunc_ln245_12', assessment/toplevel.cpp:245) ('trunc_ln245_13', assessment/toplevel.cpp:245) ('trunc_ln245_14', assessment/toplevel.cpp:245) ('select_ln244_15', assessment/toplevel.cpp:244) [655]  (2.75 ns)

 <State 18>: 7.28ns
The critical path consists of the following:
	'sub' operation ('sub_ln244_10', assessment/toplevel.cpp:244) [339]  (2.08 ns)
	'sub' operation ('sub_ln244_11', assessment/toplevel.cpp:244) [341]  (2.08 ns)
	'select' operation ('select_ln244_5', assessment/toplevel.cpp:244) [343]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_50') [346]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_5') on array 'open_set_heap_f_score_V' [347]  (2.32 ns)

 <State 19>: 6.95ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_5') on array 'open_set_heap_f_score_V' [347]  (2.32 ns)
	'icmp' operation ('icmp_ln878_5') [348]  (1.88 ns)
	multiplexor before 'phi' operation ('current_lcssa', assessment/toplevel.cpp:245) with incoming values : ('empty') ('trunc_ln245', assessment/toplevel.cpp:245) ('trunc_ln245_1', assessment/toplevel.cpp:245) ('trunc_ln245_2', assessment/toplevel.cpp:245) ('trunc_ln245_3', assessment/toplevel.cpp:245) ('trunc_ln245_4', assessment/toplevel.cpp:245) ('trunc_ln245_5', assessment/toplevel.cpp:245) ('trunc_ln245_6', assessment/toplevel.cpp:245) ('trunc_ln245_7', assessment/toplevel.cpp:245) ('trunc_ln245_8', assessment/toplevel.cpp:245) ('trunc_ln245_9', assessment/toplevel.cpp:245) ('trunc_ln245_10', assessment/toplevel.cpp:245) ('trunc_ln245_11', assessment/toplevel.cpp:245) ('trunc_ln245_12', assessment/toplevel.cpp:245) ('trunc_ln245_13', assessment/toplevel.cpp:245) ('trunc_ln245_14', assessment/toplevel.cpp:245) ('select_ln244_15', assessment/toplevel.cpp:244) [655]  (2.75 ns)

 <State 20>: 7.28ns
The critical path consists of the following:
	'sub' operation ('sub_ln244_12', assessment/toplevel.cpp:244) [368]  (2.08 ns)
	'sub' operation ('sub_ln244_13', assessment/toplevel.cpp:244) [370]  (2.08 ns)
	'select' operation ('select_ln244_6', assessment/toplevel.cpp:244) [372]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_51') [375]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_6') on array 'open_set_heap_f_score_V' [376]  (2.32 ns)

 <State 21>: 6.95ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_6') on array 'open_set_heap_f_score_V' [376]  (2.32 ns)
	'icmp' operation ('icmp_ln878_6') [377]  (1.88 ns)
	multiplexor before 'phi' operation ('current_lcssa', assessment/toplevel.cpp:245) with incoming values : ('empty') ('trunc_ln245', assessment/toplevel.cpp:245) ('trunc_ln245_1', assessment/toplevel.cpp:245) ('trunc_ln245_2', assessment/toplevel.cpp:245) ('trunc_ln245_3', assessment/toplevel.cpp:245) ('trunc_ln245_4', assessment/toplevel.cpp:245) ('trunc_ln245_5', assessment/toplevel.cpp:245) ('trunc_ln245_6', assessment/toplevel.cpp:245) ('trunc_ln245_7', assessment/toplevel.cpp:245) ('trunc_ln245_8', assessment/toplevel.cpp:245) ('trunc_ln245_9', assessment/toplevel.cpp:245) ('trunc_ln245_10', assessment/toplevel.cpp:245) ('trunc_ln245_11', assessment/toplevel.cpp:245) ('trunc_ln245_12', assessment/toplevel.cpp:245) ('trunc_ln245_13', assessment/toplevel.cpp:245) ('trunc_ln245_14', assessment/toplevel.cpp:245) ('select_ln244_15', assessment/toplevel.cpp:244) [655]  (2.75 ns)

 <State 22>: 7.28ns
The critical path consists of the following:
	'sub' operation ('sub_ln244_14', assessment/toplevel.cpp:244) [397]  (2.08 ns)
	'sub' operation ('sub_ln244_15', assessment/toplevel.cpp:244) [399]  (2.08 ns)
	'select' operation ('select_ln244_7', assessment/toplevel.cpp:244) [401]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_52') [404]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_7') on array 'open_set_heap_f_score_V' [405]  (2.32 ns)

 <State 23>: 6.95ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_7') on array 'open_set_heap_f_score_V' [405]  (2.32 ns)
	'icmp' operation ('icmp_ln878_7') [406]  (1.88 ns)
	multiplexor before 'phi' operation ('current_lcssa', assessment/toplevel.cpp:245) with incoming values : ('empty') ('trunc_ln245', assessment/toplevel.cpp:245) ('trunc_ln245_1', assessment/toplevel.cpp:245) ('trunc_ln245_2', assessment/toplevel.cpp:245) ('trunc_ln245_3', assessment/toplevel.cpp:245) ('trunc_ln245_4', assessment/toplevel.cpp:245) ('trunc_ln245_5', assessment/toplevel.cpp:245) ('trunc_ln245_6', assessment/toplevel.cpp:245) ('trunc_ln245_7', assessment/toplevel.cpp:245) ('trunc_ln245_8', assessment/toplevel.cpp:245) ('trunc_ln245_9', assessment/toplevel.cpp:245) ('trunc_ln245_10', assessment/toplevel.cpp:245) ('trunc_ln245_11', assessment/toplevel.cpp:245) ('trunc_ln245_12', assessment/toplevel.cpp:245) ('trunc_ln245_13', assessment/toplevel.cpp:245) ('trunc_ln245_14', assessment/toplevel.cpp:245) ('select_ln244_15', assessment/toplevel.cpp:244) [655]  (2.75 ns)

 <State 24>: 7.28ns
The critical path consists of the following:
	'sub' operation ('sub_ln244_16', assessment/toplevel.cpp:244) [426]  (2.08 ns)
	'sub' operation ('sub_ln244_17', assessment/toplevel.cpp:244) [428]  (2.08 ns)
	'select' operation ('select_ln244_8', assessment/toplevel.cpp:244) [430]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_53') [433]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_8') on array 'open_set_heap_f_score_V' [434]  (2.32 ns)

 <State 25>: 6.95ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_8') on array 'open_set_heap_f_score_V' [434]  (2.32 ns)
	'icmp' operation ('icmp_ln878_8') [435]  (1.88 ns)
	multiplexor before 'phi' operation ('current_lcssa', assessment/toplevel.cpp:245) with incoming values : ('empty') ('trunc_ln245', assessment/toplevel.cpp:245) ('trunc_ln245_1', assessment/toplevel.cpp:245) ('trunc_ln245_2', assessment/toplevel.cpp:245) ('trunc_ln245_3', assessment/toplevel.cpp:245) ('trunc_ln245_4', assessment/toplevel.cpp:245) ('trunc_ln245_5', assessment/toplevel.cpp:245) ('trunc_ln245_6', assessment/toplevel.cpp:245) ('trunc_ln245_7', assessment/toplevel.cpp:245) ('trunc_ln245_8', assessment/toplevel.cpp:245) ('trunc_ln245_9', assessment/toplevel.cpp:245) ('trunc_ln245_10', assessment/toplevel.cpp:245) ('trunc_ln245_11', assessment/toplevel.cpp:245) ('trunc_ln245_12', assessment/toplevel.cpp:245) ('trunc_ln245_13', assessment/toplevel.cpp:245) ('trunc_ln245_14', assessment/toplevel.cpp:245) ('select_ln244_15', assessment/toplevel.cpp:244) [655]  (2.75 ns)

 <State 26>: 7.28ns
The critical path consists of the following:
	'sub' operation ('sub_ln244_18', assessment/toplevel.cpp:244) [455]  (2.08 ns)
	'sub' operation ('sub_ln244_19', assessment/toplevel.cpp:244) [457]  (2.08 ns)
	'select' operation ('select_ln244_9', assessment/toplevel.cpp:244) [459]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_54') [462]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_9') on array 'open_set_heap_f_score_V' [463]  (2.32 ns)

 <State 27>: 6.95ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_9') on array 'open_set_heap_f_score_V' [463]  (2.32 ns)
	'icmp' operation ('icmp_ln878_9') [464]  (1.88 ns)
	multiplexor before 'phi' operation ('current_lcssa', assessment/toplevel.cpp:245) with incoming values : ('empty') ('trunc_ln245', assessment/toplevel.cpp:245) ('trunc_ln245_1', assessment/toplevel.cpp:245) ('trunc_ln245_2', assessment/toplevel.cpp:245) ('trunc_ln245_3', assessment/toplevel.cpp:245) ('trunc_ln245_4', assessment/toplevel.cpp:245) ('trunc_ln245_5', assessment/toplevel.cpp:245) ('trunc_ln245_6', assessment/toplevel.cpp:245) ('trunc_ln245_7', assessment/toplevel.cpp:245) ('trunc_ln245_8', assessment/toplevel.cpp:245) ('trunc_ln245_9', assessment/toplevel.cpp:245) ('trunc_ln245_10', assessment/toplevel.cpp:245) ('trunc_ln245_11', assessment/toplevel.cpp:245) ('trunc_ln245_12', assessment/toplevel.cpp:245) ('trunc_ln245_13', assessment/toplevel.cpp:245) ('trunc_ln245_14', assessment/toplevel.cpp:245) ('select_ln244_15', assessment/toplevel.cpp:244) [655]  (2.75 ns)

 <State 28>: 7.28ns
The critical path consists of the following:
	'sub' operation ('sub_ln244_20', assessment/toplevel.cpp:244) [484]  (2.08 ns)
	'sub' operation ('sub_ln244_21', assessment/toplevel.cpp:244) [486]  (2.08 ns)
	'select' operation ('select_ln244_10', assessment/toplevel.cpp:244) [488]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_55') [491]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_10') on array 'open_set_heap_f_score_V' [492]  (2.32 ns)

 <State 29>: 6.95ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_10') on array 'open_set_heap_f_score_V' [492]  (2.32 ns)
	'icmp' operation ('icmp_ln878_10') [493]  (1.88 ns)
	multiplexor before 'phi' operation ('current_lcssa', assessment/toplevel.cpp:245) with incoming values : ('empty') ('trunc_ln245', assessment/toplevel.cpp:245) ('trunc_ln245_1', assessment/toplevel.cpp:245) ('trunc_ln245_2', assessment/toplevel.cpp:245) ('trunc_ln245_3', assessment/toplevel.cpp:245) ('trunc_ln245_4', assessment/toplevel.cpp:245) ('trunc_ln245_5', assessment/toplevel.cpp:245) ('trunc_ln245_6', assessment/toplevel.cpp:245) ('trunc_ln245_7', assessment/toplevel.cpp:245) ('trunc_ln245_8', assessment/toplevel.cpp:245) ('trunc_ln245_9', assessment/toplevel.cpp:245) ('trunc_ln245_10', assessment/toplevel.cpp:245) ('trunc_ln245_11', assessment/toplevel.cpp:245) ('trunc_ln245_12', assessment/toplevel.cpp:245) ('trunc_ln245_13', assessment/toplevel.cpp:245) ('trunc_ln245_14', assessment/toplevel.cpp:245) ('select_ln244_15', assessment/toplevel.cpp:244) [655]  (2.75 ns)

 <State 30>: 7.28ns
The critical path consists of the following:
	'sub' operation ('sub_ln244_22', assessment/toplevel.cpp:244) [513]  (2.08 ns)
	'sub' operation ('sub_ln244_23', assessment/toplevel.cpp:244) [515]  (2.08 ns)
	'select' operation ('select_ln244_11', assessment/toplevel.cpp:244) [517]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_56') [520]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_11') on array 'open_set_heap_f_score_V' [521]  (2.32 ns)

 <State 31>: 6.95ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_11') on array 'open_set_heap_f_score_V' [521]  (2.32 ns)
	'icmp' operation ('icmp_ln878_11') [522]  (1.88 ns)
	multiplexor before 'phi' operation ('current_lcssa', assessment/toplevel.cpp:245) with incoming values : ('empty') ('trunc_ln245', assessment/toplevel.cpp:245) ('trunc_ln245_1', assessment/toplevel.cpp:245) ('trunc_ln245_2', assessment/toplevel.cpp:245) ('trunc_ln245_3', assessment/toplevel.cpp:245) ('trunc_ln245_4', assessment/toplevel.cpp:245) ('trunc_ln245_5', assessment/toplevel.cpp:245) ('trunc_ln245_6', assessment/toplevel.cpp:245) ('trunc_ln245_7', assessment/toplevel.cpp:245) ('trunc_ln245_8', assessment/toplevel.cpp:245) ('trunc_ln245_9', assessment/toplevel.cpp:245) ('trunc_ln245_10', assessment/toplevel.cpp:245) ('trunc_ln245_11', assessment/toplevel.cpp:245) ('trunc_ln245_12', assessment/toplevel.cpp:245) ('trunc_ln245_13', assessment/toplevel.cpp:245) ('trunc_ln245_14', assessment/toplevel.cpp:245) ('select_ln244_15', assessment/toplevel.cpp:244) [655]  (2.75 ns)

 <State 32>: 7.28ns
The critical path consists of the following:
	'sub' operation ('sub_ln244_24', assessment/toplevel.cpp:244) [542]  (2.08 ns)
	'sub' operation ('sub_ln244_25', assessment/toplevel.cpp:244) [544]  (2.08 ns)
	'select' operation ('select_ln244_12', assessment/toplevel.cpp:244) [546]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_57') [549]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_12') on array 'open_set_heap_f_score_V' [550]  (2.32 ns)

 <State 33>: 6.95ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_12') on array 'open_set_heap_f_score_V' [550]  (2.32 ns)
	'icmp' operation ('icmp_ln878_12') [551]  (1.88 ns)
	multiplexor before 'phi' operation ('current_lcssa', assessment/toplevel.cpp:245) with incoming values : ('empty') ('trunc_ln245', assessment/toplevel.cpp:245) ('trunc_ln245_1', assessment/toplevel.cpp:245) ('trunc_ln245_2', assessment/toplevel.cpp:245) ('trunc_ln245_3', assessment/toplevel.cpp:245) ('trunc_ln245_4', assessment/toplevel.cpp:245) ('trunc_ln245_5', assessment/toplevel.cpp:245) ('trunc_ln245_6', assessment/toplevel.cpp:245) ('trunc_ln245_7', assessment/toplevel.cpp:245) ('trunc_ln245_8', assessment/toplevel.cpp:245) ('trunc_ln245_9', assessment/toplevel.cpp:245) ('trunc_ln245_10', assessment/toplevel.cpp:245) ('trunc_ln245_11', assessment/toplevel.cpp:245) ('trunc_ln245_12', assessment/toplevel.cpp:245) ('trunc_ln245_13', assessment/toplevel.cpp:245) ('trunc_ln245_14', assessment/toplevel.cpp:245) ('select_ln244_15', assessment/toplevel.cpp:244) [655]  (2.75 ns)

 <State 34>: 7.28ns
The critical path consists of the following:
	'sub' operation ('sub_ln244_26', assessment/toplevel.cpp:244) [571]  (2.08 ns)
	'sub' operation ('sub_ln244_27', assessment/toplevel.cpp:244) [573]  (2.08 ns)
	'select' operation ('select_ln244_13', assessment/toplevel.cpp:244) [575]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_58') [578]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_13') on array 'open_set_heap_f_score_V' [579]  (2.32 ns)

 <State 35>: 6.95ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_13') on array 'open_set_heap_f_score_V' [579]  (2.32 ns)
	'icmp' operation ('icmp_ln878_13') [580]  (1.88 ns)
	multiplexor before 'phi' operation ('current_lcssa', assessment/toplevel.cpp:245) with incoming values : ('empty') ('trunc_ln245', assessment/toplevel.cpp:245) ('trunc_ln245_1', assessment/toplevel.cpp:245) ('trunc_ln245_2', assessment/toplevel.cpp:245) ('trunc_ln245_3', assessment/toplevel.cpp:245) ('trunc_ln245_4', assessment/toplevel.cpp:245) ('trunc_ln245_5', assessment/toplevel.cpp:245) ('trunc_ln245_6', assessment/toplevel.cpp:245) ('trunc_ln245_7', assessment/toplevel.cpp:245) ('trunc_ln245_8', assessment/toplevel.cpp:245) ('trunc_ln245_9', assessment/toplevel.cpp:245) ('trunc_ln245_10', assessment/toplevel.cpp:245) ('trunc_ln245_11', assessment/toplevel.cpp:245) ('trunc_ln245_12', assessment/toplevel.cpp:245) ('trunc_ln245_13', assessment/toplevel.cpp:245) ('trunc_ln245_14', assessment/toplevel.cpp:245) ('select_ln244_15', assessment/toplevel.cpp:244) [655]  (2.75 ns)

 <State 36>: 7.28ns
The critical path consists of the following:
	'sub' operation ('sub_ln244_28', assessment/toplevel.cpp:244) [600]  (2.08 ns)
	'sub' operation ('sub_ln244_29', assessment/toplevel.cpp:244) [602]  (2.08 ns)
	'select' operation ('select_ln244_14', assessment/toplevel.cpp:244) [604]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_59') [607]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_14') on array 'open_set_heap_f_score_V' [608]  (2.32 ns)

 <State 37>: 6.95ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_14') on array 'open_set_heap_f_score_V' [608]  (2.32 ns)
	'icmp' operation ('icmp_ln878_14') [609]  (1.88 ns)
	multiplexor before 'phi' operation ('current_lcssa', assessment/toplevel.cpp:245) with incoming values : ('empty') ('trunc_ln245', assessment/toplevel.cpp:245) ('trunc_ln245_1', assessment/toplevel.cpp:245) ('trunc_ln245_2', assessment/toplevel.cpp:245) ('trunc_ln245_3', assessment/toplevel.cpp:245) ('trunc_ln245_4', assessment/toplevel.cpp:245) ('trunc_ln245_5', assessment/toplevel.cpp:245) ('trunc_ln245_6', assessment/toplevel.cpp:245) ('trunc_ln245_7', assessment/toplevel.cpp:245) ('trunc_ln245_8', assessment/toplevel.cpp:245) ('trunc_ln245_9', assessment/toplevel.cpp:245) ('trunc_ln245_10', assessment/toplevel.cpp:245) ('trunc_ln245_11', assessment/toplevel.cpp:245) ('trunc_ln245_12', assessment/toplevel.cpp:245) ('trunc_ln245_13', assessment/toplevel.cpp:245) ('trunc_ln245_14', assessment/toplevel.cpp:245) ('select_ln244_15', assessment/toplevel.cpp:244) [655]  (2.75 ns)

 <State 38>: 6.25ns
The critical path consists of the following:
	'sub' operation ('sub_ln244_30', assessment/toplevel.cpp:244) [631]  (1.68 ns)
	'sub' operation ('sub_ln244_31', assessment/toplevel.cpp:244) [633]  (1.55 ns)
	'select' operation ('select_ln244_15', assessment/toplevel.cpp:244) [635]  (0.697 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_60') [637]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_15') on array 'open_set_heap_f_score_V' [638]  (2.32 ns)

 <State 39>: 6.95ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_15') on array 'open_set_heap_f_score_V' [638]  (2.32 ns)
	'icmp' operation ('icmp_ln878_15') [639]  (1.88 ns)
	multiplexor before 'phi' operation ('current_lcssa', assessment/toplevel.cpp:245) with incoming values : ('empty') ('trunc_ln245', assessment/toplevel.cpp:245) ('trunc_ln245_1', assessment/toplevel.cpp:245) ('trunc_ln245_2', assessment/toplevel.cpp:245) ('trunc_ln245_3', assessment/toplevel.cpp:245) ('trunc_ln245_4', assessment/toplevel.cpp:245) ('trunc_ln245_5', assessment/toplevel.cpp:245) ('trunc_ln245_6', assessment/toplevel.cpp:245) ('trunc_ln245_7', assessment/toplevel.cpp:245) ('trunc_ln245_8', assessment/toplevel.cpp:245) ('trunc_ln245_9', assessment/toplevel.cpp:245) ('trunc_ln245_10', assessment/toplevel.cpp:245) ('trunc_ln245_11', assessment/toplevel.cpp:245) ('trunc_ln245_12', assessment/toplevel.cpp:245) ('trunc_ln245_13', assessment/toplevel.cpp:245) ('trunc_ln245_14', assessment/toplevel.cpp:245) ('select_ln244_15', assessment/toplevel.cpp:244) [655]  (2.75 ns)

 <State 40>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_15', assessment/toplevel.cpp:150) on array 'open_set_heap_g_score_V' [644]  (2.32 ns)
	'store' operation ('store_ln150', assessment/toplevel.cpp:150) of variable 'open_set_heap_g_score_V_load_15', assessment/toplevel.cpp:150 on array 'moves.node.g_score.V', assessment/toplevel.cpp:221 [645]  (2.32 ns)

 <State 41>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:260) [662]  (1.59 ns)

 <State 42>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:260) [662]  (0 ns)
	'getelementptr' operation ('moves_target_addr_4', assessment/toplevel.cpp:263) [671]  (0 ns)
	'load' operation ('moves_target_load', assessment/toplevel.cpp:263) on array 'moves.target', assessment/toplevel.cpp:221 [672]  (2.32 ns)

 <State 43>: 4.64ns
The critical path consists of the following:
	'load' operation ('moves_target_load', assessment/toplevel.cpp:263) on array 'moves.target', assessment/toplevel.cpp:221 [672]  (2.32 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_21', assessment/toplevel.cpp:149) [675]  (0 ns)
	'store' operation ('store_ln149', assessment/toplevel.cpp:149) of variable 'moves_node_f_score_V_load', assessment/toplevel.cpp:149 on array 'open_set_heap_f_score_V' [677]  (2.32 ns)

 <State 44>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('open_set_heap_f_score_V_addr_20', assessment/toplevel.cpp:149) [693]  (0 ns)
	'store' operation ('store_ln149', assessment/toplevel.cpp:149) of variable 'node.f_score.V', assessment/toplevel.cpp:220 on array 'open_set_heap_f_score_V' [694]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
