// Seed: 1907380642
module module_0;
  tri id_1;
  assign id_1 = 1 != 0 & 1;
endmodule
module module_1;
  assign id_1[1] = 1;
  wire id_2;
  wire id_3;
  final $display(1 + 1);
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
  final begin
    id_3 <= id_2;
  end
  wire id_7;
  wire id_8, id_9;
  module_0();
endmodule
