#ifndef __ASM_MIPS_H__
#define __ASM_MIPS_H__

/* Register order in processor context structure. */
#define REG_AT   0
#define REG_V0   1
#define REG_V1   2
#define REG_A0   3
#define REG_A1   4
#define REG_A2   5
#define REG_A3   6
#define REG_T0   7
#define REG_T1   8
#define REG_T2   9
#define REG_T3  10
#define REG_T4  11
#define REG_T5  12
#define REG_T6  13
#define REG_T7  14
#define REG_T8  15
#define REG_T9  16
#define REG_S0  17
#define REG_S1  18
#define REG_S2  19
#define REG_S3  20
#define REG_S4  21
#define REG_S5  22
#define REG_S6  23
#define REG_S7  24
#define REG_GP  25
#define REG_SP  26
#define REG_FP  27
#define REG_RA  28
#define REG_LO  29
#define REG_HI  30
#define REG_EPC 31
#define REG_NUM 32 /* number of registers in context structure */

#endif
