<!DOCTYPE html>
<html lang="en">
  <head><script src="/livereload.js?mindelay=10&amp;v=2&amp;port=1313&amp;path=livereload" data-no-instant defer></script>
<title>Assembly Basics :: user@cybrealm:~$</title>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<meta name="viewport" content="width=device-width, initial-scale=1.0" />
<meta name="description" content=" description: &hellip;because to build a house, you must first lay its foundation. ðŸ”¤ Assembly Basics Assembly Assembly language at its basic is an symbolic language that directly ties a language machine can understand and a language that is easy for humans to understand.
An instruction like add rax, 1 is simpler than machine shellcode equivalent 4883C001 or binary machine code 01001000 10000011 11000000 00000001
" />
<meta name="keywords" content="" />
<meta name="robots" content="noodp" />
<link rel="canonical" href="http://localhost:1313/archive/reverse-engineering-and-binary-exploitation/assembly-basics/" />
<meta property="og:locale" content="en" />
<meta property="og:title" content="Assembly Basics :: user@cybrealm:~$" />
<meta property="og:description" content=" description: &hellip;because to build a house, you must first lay its foundation. ðŸ”¤ Assembly Basics Assembly Assembly language at its basic is an symbolic language that directly ties a language machine can understand and a language that is easy for humans to understand.
An instruction like add rax, 1 is simpler than machine shellcode equivalent 4883C001 or binary machine code 01001000 10000011 11000000 00000001
" />
  <meta property="og:type" content="article" />
    <meta property="article:published_time" content="2025-07-12 00:00:00 &#43;0000 UTC" />
    <meta property="article:modified_time" content="2025-07-12 00:00:00 UTC" />
  <meta property="article:author" content="user@cybrealm:~$" />
<meta property="og:url" content="http://localhost:1313/archive/reverse-engineering-and-binary-exploitation/assembly-basics/" />
<meta property="og:site_name" content="user@cybrealm:~$" />
<meta property="og:image" content="" />
<meta property="og:image:width" content="2048" />
<meta property="og:image:height" content="1024" />
<link rel="shortcut icon" href="" />
<link rel="preconnect" href="https://fonts.googleapis.com" />
<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin />
<link
  href="https://fonts.googleapis.com/css2?family=Fira+Sans:ital,wght@0,300;0,400;0,500;1,300;1,400;1,500&family=Roboto+Slab:wght@300;400;500&family=Ubuntu+Mono:ital@0;1&display=swap"
  rel="stylesheet"
/>
<link href="/archive/reverse-engineering-and-binary-exploitation/assembly-basics/" rel="alternate" type="application/rss+xml" title="user@cybrealm:~$" />
<link rel="stylesheet" href="http://localhost:1313/styles.css" />
</head>

  <body>
    <div class="theme-container">
      <div class="container center">
        <header class="site-header">
<nav class="navbar">
  <div class="navbar__first">
    <ul class="navbar__list borders">
      <li><a href="http://localhost:1313/">Home</a></li>
      <li>
        <button class="theme-toggle transparent"><svg class="theme-toggler" width="24" height="24" viewBox="0 0 48 48" fill="none" xmlns="http://www.w3.org/2000/svg">
  <path
    d="M22 41C32.4934 41 41 32.4934 41 22C41 11.5066 32.4934 3 22
  3C11.5066 3 3 11.5066 3 22C3 32.4934 11.5066 41 22 41ZM7 22C7
  13.7157 13.7157 7 22 7V37C13.7157 37 7 30.2843 7 22Z"
  />
</svg>
</button>
      </li>
    </ul>
  </div>
  <div class="navbar__separator"></div>
</nav>
</header>
        <main class="site-main"><article class="post">
    <header class="post-header">
        <h1 class="post-title"><a href="http://localhost:1313/archive/reverse-engineering-and-binary-exploitation/assembly-basics/">Assembly Basics</a></h1>
        <div class="post-meta">
            <time pubdate datetime="2025-07-12 00:00:00 UTC">
              Published on
              2025-07-12 00:00:00 UTC
            </time>
            <time pubdate datetime="2025-07-12 00:00:00 UTC"> last modified 2025-07-12 00:00:00 UTC. </time>
        </div>
    </header>
      <div class="post-content">
        <hr>

<h2 id="description-because-to-build-a-house-you-must-first-lay-its-foundation">
  description: &hellip;because to build a house, you must first lay its foundation.
  <a href="#description-because-to-build-a-house-you-must-first-lay-its-foundation" class="hanchor" ariaLabel="Anchor"></a>
</h2>

<h1 id="-assembly-basics">
  ðŸ”¤ Assembly Basics
  <a href="#-assembly-basics" class="hanchor" ariaLabel="Anchor"></a>
</h1>

<h2 id="assembly">
  Assembly
  <a href="#assembly" class="hanchor" ariaLabel="Anchor"></a>
</h2>
<p><strong>Assembly language</strong> at its basic is an symbolic language that directly ties a language machine can understand and a language that is easy for humans to understand.</p>
<p>An instruction like <code>add rax, 1</code> is simpler than machine shellcode equivalent <code>4883C001</code> or binary machine code <code>01001000 10000011 11000000 00000001</code></p>
<p>There are different processor architectures and each needs a program to be written on different sets of instructions. This is where low-level languages like <code>C</code> come in.</p>
<p><code>C</code> has a complier that compiles a source code to a variety of architectures without writing different source code for each.</p>

<h3 id="computer-architecture">
  Computer Architecture
  <a href="#computer-architecture" class="hanchor" ariaLabel="Anchor"></a>
</h3>
<p>The following is the Von Neumann Architecture of modern computers</p>

  <figure class="left">
    <img src="/.gitbook/assets/vonnewman.png" alt="Von Neumann Architecture"  />
  </figure>


<h3 id="memory">
  Memory
  <a href="#memory" class="hanchor" ariaLabel="Anchor"></a>
</h3>
<p>Memory is where the temporary data and instructions reside when a program is running/doing calculations. This is the first place a CPU goes to retrieve and process data. Very fast but also volatile</p>
<p>There are two types of memory:</p>
<ol>
<li>Cache</li>
<li>Random Access Memory or RAM</li>
</ol>

<h3 id="cache">
  Cache
  <a href="#cache" class="hanchor" ariaLabel="Anchor"></a>
</h3>
<p>Cache memory resides withing the CPU and is extremely fast compared to RAM as it runs on the same clock speed. However it is very limited in size and memory.</p>
<p>There are three levels of cache memory, sorted by their physical closeness to CPU</p>
<table>
  <thead>
      <tr>
          <th><strong>Level</strong></th>
          <th><strong>Explanation</strong></th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>Level 1 Cache</td>
          <td>Usually in kilobytes, the fastest memory available, located in each CPU core. (Only registers are faster.)</td>
      </tr>
      <tr>
          <td>Level 2 Cache</td>
          <td>Usually in megabytes, extremely fast (but slower than L1), shared between all CPU cores.</td>
      </tr>
      <tr>
          <td>Level 3 Cache</td>
          <td>Usually in megabytes (larger than L2), faster than RAM but slower than L1/L2. (Not all CPUs use L3.)</td>
      </tr>
  </tbody>
</table>

<h3 id="ram">
  RAM
  <a href="#ram" class="hanchor" ariaLabel="Anchor"></a>
</h3>
<p>Ram is a larger cache memory and much slower than Cache memory. It&rsquo;s also residing physically further from the CPU, hence used after Cache memory.</p>
<p>When a program starts, all of its data and instructions are loaded to the RAM(from storage) to be accessed whenever necessary by the CPU.</p>
<p>RAM is split into four main segments</p>

  <figure class="left">
    <img src="/.gitbook/assets/RAMsegments.png" alt="RAM Segments"  />
  </figure>

<table>
  <thead>
      <tr>
          <th><strong>Segment</strong></th>
          <th><strong>Explanation</strong></th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>Stack</td>
          <td><em>Has a Last-in First-out (LIFO) design and is fixed in size. Data in it can only be accessed in a specific order by push-ing and pop-ing data.</em></td>
      </tr>
      <tr>
          <td>Heap</td>
          <td><em>Has a hierarchical design and is therefore much larger and more versatile in storing data, as data can be stored and retrieved in any order. However, this makes the heap slower than the Stack.</em></td>
      </tr>
      <tr>
          <td>Data</td>
          <td><em>Has two parts: Data, which is used to hold variables, and .bss, which is used to hold unassigned variables (i.e., buffer memory for later allocation).</em></td>
      </tr>
      <tr>
          <td>Text</td>
          <td><em>Main assembly instructions are loaded into this segment to be fetched and executed by the CPU.</em></td>
      </tr>
  </tbody>
</table>

<h3 id="io-storage">
  I/O Storage
  <a href="#io-storage" class="hanchor" ariaLabel="Anchor"></a>
</h3>
<p>Input/Output devices are storage unit, keyboard, screen etc. The processor can access and control IO devices using <code>Bus Interfaces</code>. These are metallic &lsquo;highways&rsquo; on a PCB that help transmission of electrical charges as binary data.</p>
<p>Each Bus has a capacity of how much electric charge(or bits) it can carry at a given moment. This is usually a multiple of a nibble(half of a byte) up to 128-bits.</p>
<p>Bus interfaces are used to access memory and components outside the CPU. This is why there are countless bus interfaces around the CPU.</p>
<p>By speed here are memory components sorted</p>
<table>
  <thead>
      <tr>
          <th>Component</th>
          <th>Speed</th>
          <th>Size</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>Registers</td>
          <td>Fastest</td>
          <td>Bytes</td>
      </tr>
      <tr>
          <td>L1 Cache</td>
          <td>Fastest, after Registers</td>
          <td>Kilobytes</td>
      </tr>
      <tr>
          <td>L2 Cache</td>
          <td>Fast after L1</td>
          <td>Megabytes</td>
      </tr>
      <tr>
          <td>L3 Cache</td>
          <td>Slower than all of the above</td>
          <td>Megabytes</td>
      </tr>
      <tr>
          <td>RAM</td>
          <td>Slower than all of the above</td>
          <td>GB-TB</td>
      </tr>
      <tr>
          <td>Storage</td>
          <td>Slowest</td>
          <td>TB+</td>
      </tr>
  </tbody>
</table>

<h2 id="cpu-architecture">
  CPU Architecture
  <a href="#cpu-architecture" class="hanchor" ariaLabel="Anchor"></a>
</h2>
<p>CPU is the main processing unit within a computer. The CPU contains the <code>Control Unit(CU)</code>, which is in charge of moving and controlling data and there&rsquo;s <code>Arithmetic/Logic Unit(ALU)</code>, which is in charge of performing arithmetic and logical calculations as requested.</p>
<p>Efficiency of a CPU and which instructions it can run depends on its <code>Instruction Set Architecture(ISA)</code>. <code>RISC</code> architecture is based on processing more simple instructions, which takes more cycles but each cycle is shorter and takes less power. <code>CISC</code> architecture is based on processing fewer, more complex instructions, which takes less instructions and fewer cycles but each instruction takes more time and power.</p>
<p>A <code>clock speed</code> refers to each tick given one cycle of an operation that it takes to process a basic instruction, like fetching an address or storing one.</p>
<p>The frequency of cycles is measured in <code>Hertz</code>. Example: CPU speed with 2.0GHz means that it can run 2 billion cycles every second(per core).</p>

<h3 id="instruction-cycle">
  Instruction Cycle
  <a href="#instruction-cycle" class="hanchor" ariaLabel="Anchor"></a>
</h3>
<p>An <code>Instruction Cycle</code> is the cycle it takes the CPU to process a single machine instruction It consists of four stages:</p>
<table>
  <thead>
      <tr>
          <th>1. Fetch</th>
          <th>Takes the next instruction&rsquo;s address from the Instruction Address Register (IAR), which tells it where the next instruction is located.</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>2. Decode</td>
          <td>Takes the instruction from the IAR, and decodes it from binary to see what is required to be executed.</td>
      </tr>
      <tr>
          <td>3. Execute</td>
          <td>Fetch instruction operands from register/memory, and process the instruction in the ALU or CU.</td>
      </tr>
      <tr>
          <td>4. Store</td>
          <td>Store the new value in the destination operand.</td>
      </tr>
      <tr>
          <td>An example:</td>
          <td></td>
      </tr>
  </tbody>
</table>
<ol>
<li>Fetch the instruction from the <code>rip</code> register, <code>48 83 C0 01</code> (in binary).</li>
<li>Decode <code>48 83 C0 01</code> to know it needs to perform an <code>add</code> of <code>1</code> to the value at <code>rax</code>.</li>
<li>Get the current value at <code>rax</code> (by <code>CU</code>), add <code>1</code> to it (by the <code>ALU</code>).</li>
<li>Store the new value back to <code>rax</code>.</li>
</ol>
<p>each processor has its own set of instructions and corresponding machine code. So, each processor type has its Instruction Set Architectures, and each architecture can be further represented in several syntax formats</p>

<h3 id="instruction-set-architectures">
  Instruction Set Architectures
  <a href="#instruction-set-architectures" class="hanchor" ariaLabel="Anchor"></a>
</h3>
<p>ISA specifies the syntax and semantics of the assembly language. It consists of</p>
<ul>
<li>Instructions - <code>add rax, 1, mov rsp, rax, push rax</code></li>
<li>Registers - <code>rax, rsp, rip</code></li>
<li>Memory Addresses - <code>0xffffffffaa8a25ff, 0x44d0, $rax</code></li>
<li>Data Types - <code>byte, word, double word</code></li>
</ul>
<p>There are two main ISA that are used widely:</p>
<ol>
<li>CISC - used by Intel and AMD processors</li>
<li>RISC - used in ARM and Apple processors, in most smartphones and some laptops</li>
</ol>

<h3 id="registers-addresses-and-data-types">
  Registers, Addresses and Data Types
  <a href="#registers-addresses-and-data-types" class="hanchor" ariaLabel="Anchor"></a>
</h3>

<h4 id="registers">
  Registers
  <a href="#registers" class="hanchor" ariaLabel="Anchor"></a>
</h4>
<p>CPU has a set of registers, which are the fastest components on any computer, because they are built within the CPU core. Regardless, registers are limited in size and can hold only a few bytes of data at a time. The following are the essential registers</p>
<table>
  <thead>
      <tr>
          <th>Data Registers</th>
          <th>Pointer Registers</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>rax (primary)</td>
          <td>rbp (Base pointer)</td>
      </tr>
      <tr>
          <td>rbx (primary)</td>
          <td>rsp (Stack pointer)</td>
      </tr>
      <tr>
          <td>rcx (primary)</td>
          <td>rip (Instruction Pointer)</td>
      </tr>
      <tr>
          <td>rdx (primary)</td>
          <td></td>
      </tr>
      <tr>
          <td>rdi (destination)</td>
          <td></td>
      </tr>
      <tr>
          <td>rsi (source)</td>
          <td></td>
      </tr>
      <tr>
          <td>r8 (secondary)</td>
          <td></td>
      </tr>
      <tr>
          <td>r9 (secondary)</td>
          <td></td>
      </tr>
      <tr>
          <td>r10 (secondary)</td>
          <td></td>
      </tr>
  </tbody>
</table>
<p><em>Note: letter r at the beginning of registers denote that these are 64-bit registers. letter e denotes that they are 32-bit registers . Like <code>eax</code> or <code>ebp</code></em></p>
<p><strong>Data Registers</strong> are used for storing instructions/syscalls.</p>
<p><strong>Pointer Registers</strong> are used to store specific memory address pointers <strong>rbp</strong> - points to beginning of the Stack <strong>rsp</strong> - points to the current location within the Stack <strong>rip</strong> - holds the address for the next instruction</p>
<p>Each register can be further divided into smaller sub-registers containing lower bits: 8-bits, 16-bits, 32-bits</p>
<table>
  <thead>
      <tr>
          <th>Size</th>
          <th>Example</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>8-bit</td>
          <td><code>al</code></td>
      </tr>
      <tr>
          <td>16-bit</td>
          <td><code>ax</code></td>
      </tr>
      <tr>
          <td>32-bit</td>
          <td><code>eax</code></td>
      </tr>
      <tr>
          <td>64-bit</td>
          <td><code>rax</code></td>
      </tr>
  </tbody>
</table>

<h4 id="memory-addresses">
  Memory Addresses
  <a href="#memory-addresses" class="hanchor" ariaLabel="Anchor"></a>
</h4>
<p>Memory is segmented into memory regions, like the Stack, Heap and other program and kernel-specific regions. Each segment has specific read, write, execute permissions that specifies what can be done in that segment.</p>
<p>whenever an instruction is called, the first step is to fetch the instruction from the address it&rsquo;s located at. Several types of address fetching in x86</p>
<table>
  <thead>
      <tr>
          <th>Addressing mode</th>
          <th>Explanation</th>
          <th>Example</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>Immediate</td>
          <td>The value is given withing the instruction</td>
          <td><code>add 2</code></td>
      </tr>
      <tr>
          <td>Register</td>
          <td>The register that holds the value is given to instruction</td>
          <td><code>add rax</code></td>
      </tr>
      <tr>
          <td>Direct</td>
          <td>The full address is given in the instruction</td>
          <td><code>call 0xffffffffaa8a25ff</code></td>
      </tr>
      <tr>
          <td>Indirect</td>
          <td>A reference pointer is given in the instruction</td>
          <td><code>call 0x44d000</code> or <code>call [rax]</code></td>
      </tr>
      <tr>
          <td>Stack</td>
          <td>Address on top of the stack is passed to the instruction</td>
          <td><code>add rsp</code></td>
      </tr>
  </tbody>
</table>

<h4 id="endianness">
  Endianness
  <a href="#endianness" class="hanchor" ariaLabel="Anchor"></a>
</h4>
<p>An address endianness is the order of its bytes in which they are stored or retrieved from memory. There are two types of endianness: <code>Little-Endian</code> and <code>Big-Endian</code>. With <strong>Little-Endian</strong> processors, the little-end byte of the address is retrieved right-to-left Example: an address <code>0x0011223344556677</code> will be stored in reverse -&gt; <code>0x7766554433221100</code></p>
<p>With <strong>Big-Endian</strong> processors, the big-end byte is retrieved left-to-right</p>
<p>In little endian, if we were to push an address or a string with Assembly, we would have to push it in reverse. For example, if we want to store the word <code>Hello</code>, we would push its bytes in reverse: <code>o</code>, <code>l</code>, <code>l</code>, <code>e</code>, and finally <code>H</code>.</p>

<h4 id="data-types">
  Data Types
  <a href="#data-types" class="hanchor" ariaLabel="Anchor"></a>
</h4>
<p>x86 architecture supports several data types</p>
<table>
  <thead>
      <tr>
          <th>Data type</th>
          <th>Length</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>byte</td>
          <td>8 bits</td>
      </tr>
      <tr>
          <td>word</td>
          <td>16 bits</td>
      </tr>
      <tr>
          <td>dword</td>
          <td>32 bits</td>
      </tr>
      <tr>
          <td>qword</td>
          <td>64 bits</td>
      </tr>
  </tbody>
</table>

<h2 id="assembly-file-structure">
  Assembly File Structure
  <a href="#assembly-file-structure" class="hanchor" ariaLabel="Anchor"></a>
</h2>

<div class="highlight-wrapper">
  <div class="highlight-toolbar">
    <span class="item">
      <span class="label">Lang:</span>
      <span class="name">assembly</span>
    </span>


    <button class="item right outline brighter hide js-btn-copy-code">Copy</button>
  </div><pre tabindex="0"><code class="language-assembly" data-lang="assembly">         global  _start

         section .data
message: db      &#34;Hello&#34;

         section .text
_start:
         mov     rax, 1
         mov     rdi, 1
         mov     rsi, message
         mov     rdx, 18
         syscall

         mov     rax, 60
         mov     rdi, 0
         syscall</code></pre></div>
<p>In the example above we have</p>
<table>
  <thead>
      <tr>
          <th>Section</th>
          <th>Explanation</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td><code>global _start</code></td>
          <td>This is a <code>directive</code> for the code to start executing at the <code>_start</code> label defined below</td>
      </tr>
      <tr>
          <td><code>section .data</code></td>
          <td>This is a <code>data</code> section, which should contain all of the variables</td>
      </tr>
      <tr>
          <td><code>section .text</code></td>
          <td>This is a <code>text</code> section containing all of the code that should be executed</td>
      </tr>
  </tbody>
</table>

<h3 id="directives">
  Directives
  <a href="#directives" class="hanchor" ariaLabel="Anchor"></a>
</h3>
<p>An assembly code runs line-by-line. Directives like <code>global _start</code> indicates the machine where to start processing instructions. So, the machine goes to the <code>_start</code> label and starts executing the instructions there.</p>

<h3 id="variables">
  Variables
  <a href="#variables" class="hanchor" ariaLabel="Anchor"></a>
</h3>
<p>The <code>.data</code> section holds variables that will be loaded into memory once the program is run</p>
<p>Variables can be defined using <code>db</code> for a list of bytes, <code>dw</code> for a list of words and <code>dd</code> for a list of digits and so on. it is also possible to label variables for later usage</p>
<table>
  <thead>
      <tr>
          <th>Instruction</th>
          <th>Description</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td><code>db 0x0a</code></td>
          <td>defines the byte <code>0x0a</code> which is a newline</td>
      </tr>
      <tr>
          <td><code>message db 0x41, 0x42, 0x43, 0x0a</code></td>
          <td>Defines the label <code>message =&gt; abc\n</code></td>
      </tr>
      <tr>
          <td><code>message db &quot;Hello World!&quot;, 0x0a</code></td>
          <td>Defines the label <code>message =&gt; Hello World!\n</code></td>
      </tr>
      <tr>
          <td>In an example below</td>
          <td></td>
      </tr>
  </tbody>
</table>

<div class="highlight-wrapper">
  <div class="highlight-toolbar">
    <span class="item">
      <span class="label">Lang:</span>
      <span class="name">assembly</span>
    </span>


    <button class="item right outline brighter hide js-btn-copy-code">Copy</button>
  </div><pre tabindex="0"><code class="language-assembly" data-lang="assembly">section .data
    message db &#34;Hello World!&#34;, 0x0a
    length  equ $-message</code></pre></div>
<p><code>$</code> token indicates the current distance from the beginning of the current section.</p>

<h3 id="code">
  Code
  <a href="#code" class="hanchor" ariaLabel="Anchor"></a>
</h3>
<p><code>.text</code> section holds all assembly instructions and loads them to the <code>text</code> memory segment. Once all instructions are loaded, then the processor starts executing them in order.</p>
<p>The <code>text</code> segment within the memory is read-only, so we cannot write any variables within it.</p>
<p>The <code>data</code> section is read/write, which is why we write our variables to it.</p>

<h2 id="assembly-basic-instructions">
  Assembly basic instructions
  <a href="#assembly-basic-instructions" class="hanchor" ariaLabel="Anchor"></a>
</h2>

<h3 id="moving-data-around">
  Moving data around
  <a href="#moving-data-around" class="hanchor" ariaLabel="Anchor"></a>
</h3>
<p>Data movement is one of the fundamental instructions in any assembly program. The main <code>Data Movement</code> instructions are:</p>
<table>
  <thead>
      <tr>
          <th>Instruction</th>
          <th>Explanation</th>
          <th>Example</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td><code>mov</code></td>
          <td>Move data or load immediate data</td>
          <td><code>mov rax, rip</code></td>
      </tr>
      <tr>
          <td><code>lea</code></td>
          <td>Load an address pointing to the value</td>
          <td><code>lea rax, [rsp+5]</code></td>
      </tr>
      <tr>
          <td><code>xchg</code></td>
          <td>Swap data between two registers or addresses</td>
          <td><code>xchg rax,rbx</code></td>
      </tr>
  </tbody>
</table>

<h4 id="example-1-moving-data-to-a-register">
  Example 1: moving data to a register
  <a href="#example-1-moving-data-to-a-register" class="hanchor" ariaLabel="Anchor"></a>
</h4>

<div class="highlight-wrapper">
  <div class="highlight-toolbar">
    <span class="item">
      <span class="label">Lang:</span>
      <span class="name">assembly</span>
    </span>


    <button class="item right outline brighter hide js-btn-copy-code">Copy</button>
  </div><pre tabindex="0"><code class="language-assembly" data-lang="assembly">global _start

section .text
_start:
 mov rax, 0 ; move value 0 to rax
 mov rbx, 1 ; move value 1 to rbx
 mov al, 1  ; move 1-byte into a 1-byte register(al) </code></pre></div>
<p>assembling <code>asm.s</code> using <code>nasm</code> <code>nasm -f elf64 asm.s &amp;&amp; objdump -M intel -d asm.o</code></p>

<h4 id="example-2-moving-pointer-values">
  Example 2: moving pointer values
  <a href="#example-2-moving-pointer-values" class="hanchor" ariaLabel="Anchor"></a>
</h4>

<div class="highlight-wrapper">
  <div class="highlight-toolbar">
    <span class="item">
      <span class="label">Lang:</span>
      <span class="name">assembly</span>
    </span>


    <button class="item right outline brighter hide js-btn-copy-code">Copy</button>
  </div><pre tabindex="0"><code class="language-assembly" data-lang="assembly">global _start

section .text
_start:
 mov rax, rsp
 mov rax, [rsp]</code></pre></div>
<p>Square brackets <code>[]</code> tells <code>nasm</code> to move whatever the value is at address <code>rsp</code> to <code>rax</code></p>

<h4 id="example-3-loading-value-pointers-using-lea">
  Example 3: Loading value pointers using lea
  <a href="#example-3-loading-value-pointers-using-lea" class="hanchor" ariaLabel="Anchor"></a>
</h4>

<div class="highlight-wrapper">
  <div class="highlight-toolbar">
    <span class="item">
      <span class="label">Lang:</span>
      <span class="name"></span>
    </span>


    <button class="item right outline brighter hide js-btn-copy-code">Copy</button>
  </div><pre tabindex="0"><code>global _start

section .text
_start:
 lea rax, [rsp+10] ; loads rsp+10 address space to rax
 mov rax, [rsp+10] ; loads value at rsp+10 address space to rax</code></pre></div>

<h3 id="arithmetic-instructions">
  Arithmetic Instructions
  <a href="#arithmetic-instructions" class="hanchor" ariaLabel="Anchor"></a>
</h3>
<p>Arithmetic instructions are split in <code>Unary</code> and <code>Binary</code> operands.</p>

<h4 id="unary">
  Unary
  <a href="#unary" class="hanchor" ariaLabel="Anchor"></a>
</h4>
<p>Unary instruction take only one argument</p>
<table>
  <thead>
      <tr>
          <th>Instruction</th>
          <th>Explanation</th>
          <th>Example</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td><code>inc</code></td>
          <td>Increment by 1</td>
          <td><code>inc rax</code> = <code>rax++</code></td>
      </tr>
      <tr>
          <td><code>dec</code></td>
          <td>Decrement by 1</td>
          <td><code>dec rax</code> = <code>rax--</code></td>
      </tr>
  </tbody>
</table>

<h4 id="binary">
  Binary
  <a href="#binary" class="hanchor" ariaLabel="Anchor"></a>
</h4>
<p>Binary instruction, namely takes two arguments</p>
<table>
  <thead>
      <tr>
          <th>Instruction</th>
          <th>Explanation</th>
          <th>Example</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td><code>add</code></td>
          <td>Add both operands</td>
          <td><code>add rax, rbx</code></td>
      </tr>
      <tr>
          <td><code>sub</code></td>
          <td>Subtract Source from Destination <code>rax = rax - rbx</code></td>
          <td><code>sub rax, rbx</code></td>
      </tr>
      <tr>
          <td><code>imul</code></td>
          <td>Multiply both operands</td>
          <td><code>imul rax, rbx</code></td>
      </tr>
      <tr>
          <td>result is always stored in the destination register. source stays intact.</td>
          <td></td>
          <td></td>
      </tr>
  </tbody>
</table>

<h4 id="bitwise">
  Bitwise
  <a href="#bitwise" class="hanchor" ariaLabel="Anchor"></a>
</h4>
<p>Bitwise instructions work on the bit level</p>
<table>
  <thead>
      <tr>
          <th>Instruction</th>
          <th>Explanation</th>
          <th>Example</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td><code>not</code></td>
          <td>Bitwise NOT(inverts all bits)</td>
          <td><code>not rax</code></td>
      </tr>
      <tr>
          <td><code>and</code></td>
          <td>Bitwise AND(if both bits are 1 -&gt; 1, if both 0 -&gt; 0)</td>
          <td><code>and rax, rbx</code></td>
      </tr>
      <tr>
          <td><code>or</code></td>
          <td>Bitwise OR(if either is 1-&gt;1, if both 0-&gt;0)</td>
          <td><code>or rax, rbx</code></td>
      </tr>
      <tr>
          <td><code>xor</code></td>
          <td>Bitwise XOR(if bits are the same -&gt; 0. if different -&gt; 1)</td>
          <td><code>xor rax, rbx</code></td>
      </tr>
  </tbody>
</table>

<div class="highlight-wrapper">
  <div class="highlight-toolbar">
    <span class="item">
      <span class="label">Lang:</span>
      <span class="name"></span>
    </span>


    <button class="item right outline brighter hide js-btn-copy-code">Copy</button>
  </div><pre tabindex="0"><code>global _start

section .text
_start:
    xor rax, rax ; 0
    xor rbx, rbx; 0
    add rbx, 15; rbx = 0x0F
    xor rbx, 15; 0</code></pre></div>

<h2 id="program-control-instructions">
  Program Control Instructions
  <a href="#program-control-instructions" class="hanchor" ariaLabel="Anchor"></a>
</h2>
<p>Control instructions allows to change the flow of the program and direct it to another line. We have <code>Directives</code>, <code>Loops</code>, <code>Branching</code>, <code>Function Calls</code></p>

<h3 id="loops">
  Loops
  <a href="#loops" class="hanchor" ariaLabel="Anchor"></a>
</h3>
<p>A loop in assembly is a set of instructions that repeat for <code>rcx</code> times.</p>

<div class="highlight-wrapper">
  <div class="highlight-toolbar">
    <span class="item">
      <span class="label">Lang:</span>
      <span class="name"></span>
    </span>


    <button class="item right outline brighter hide js-btn-copy-code">Copy</button>
  </div><pre tabindex="0"><code>global _start

section .text
_start:
        xor rax, rax ; rax = 0
        xor rbx, rbx ; rbx = 0
        inc rbx      ; rbx = 1
        mov rcx, 10  ; loop 10 times

loopFib:
        add rax, rbx ; get the next number
        xchg rax, rbx; swap values
        loop loopFib ; </code></pre></div>
<p>In the example above <code>rcx</code> register in <code>mov rcx, 10</code> is a general-purpose register, but for <code>loop</code> it has a special purpose.</p>
<p><code>loop</code> checks <code>rcx</code> value each time that loop block executes and decreases <code>rcx</code> value each time. This loop runs until <code>rcx</code> is 0.</p>
<p>How does <code>loopFib</code> gets executed? <code>loopFib:</code> is just a label which gets translated to an address of <code>add rax, rbx</code> at runtime. While <code>loop loopFib</code> tells assembly where to jump at each iteration. This <code>loop</code> instruction checks that <code>rcx</code>&gt;0 value before executing another loop.</p>

<h3 id="branching">
  Branching
  <a href="#branching" class="hanchor" ariaLabel="Anchor"></a>
</h3>
<p>Branching allows <code>jump</code>-ing to any location in the program if a condition is met. The most basic branching instruction is <code>jmp</code> which will always be triggered no matter the conditions.</p>
<p>An example</p>

<div class="highlight-wrapper">
  <div class="highlight-toolbar">
    <span class="item">
      <span class="label">Lang:</span>
      <span class="name">assembly</span>
    </span>


    <button class="item right outline brighter hide js-btn-copy-code">Copy</button>
  </div><pre tabindex="0"><code class="language-assembly" data-lang="assembly">global  _start

section .text
_start:
    xor rax, rax    ; initialize rax to 0
    xor rbx, rbx    ; initialize rbx to 0
    inc rbx         ; increment rbx to 1
    mov rcx, 10
loopFib:
    add rax, rbx    ; get the next number
    xchg rax, rbx   ; swap values
    jmp loopFib</code></pre></div>
<p>In this example, even though <code>mov rcx, 10</code> is present, it won&rsquo;t affect <code>jmp loopFib</code> because <code>jmp</code> is an unconditional instruction and will continue running the loop forever.</p>

<h4 id="conditional-branching">
  Conditional Branching
  <a href="#conditional-branching" class="hanchor" ariaLabel="Anchor"></a>
</h4>
<table>
  <thead>
      <tr>
          <th>Instruction</th>
          <th>Explanation</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>jz</td>
          <td>DST == 0</td>
      </tr>
      <tr>
          <td>jnz</td>
          <td>DST != 0</td>
      </tr>
      <tr>
          <td>js</td>
          <td>DST &lt; 0</td>
      </tr>
      <tr>
          <td>jns</td>
          <td>DST &gt;= 0</td>
      </tr>
      <tr>
          <td>jg</td>
          <td>DST &gt; SRC</td>
      </tr>
      <tr>
          <td>jge</td>
          <td>DST &gt;= SRC</td>
      </tr>
      <tr>
          <td>jl</td>
          <td>DST &lt; SRC</td>
      </tr>
      <tr>
          <td>jle</td>
          <td>DST &lt;= SRC</td>
      </tr>
      <tr>
          <td>Branching is not only done with jumping. It can also be combined with other instructions like <code>mov</code> with <code>CMOVcc</code> and <code>SETcc</code>.</td>
          <td></td>
      </tr>
  </tbody>
</table>
<p>An example of <code>mov rax, rbx</code> but on the condition of <code>== 0</code> <code>cmovz rax, rbx</code> Similarly for <code>&lt;</code> <code>cmovl rax, rbx</code></p>
<p>Similarly for <code>set</code> <code>setz rax</code></p>

<h4 id="rflags">
  RFLAGS
  <a href="#rflags" class="hanchor" ariaLabel="Anchor"></a>
</h4>
<p>RFLAGS(are 64-bit) register sets the necessary flags to either <code>0</code> or <code>1</code> depending a certain condition is met. For example, if <code>sub</code> instruction resulted in a negative value, then the SIGN FLAG <code>SF</code> will be set to <code>1</code>. If <code>dec</code> instruction resulted in <code>0</code>, then ZERO FLAG <code>ZF</code> will be set to <code>1</code> and so on.</p>
<p>There are several <code>RFLAGS</code> that are present in assembly programs, each with its own flag bit.</p>
<table>
  <thead>
      <tr>
          <th>Bit location</th>
          <th>Label</th>
          <th>Explanation</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>0</td>
          <td>CF</td>
          <td>Carry Flag</td>
      </tr>
      <tr>
          <td>1</td>
          <td></td>
          <td><em>Reserved</em></td>
      </tr>
      <tr>
          <td>2</td>
          <td>PF</td>
          <td>Parity Flag</td>
      </tr>
      <tr>
          <td>3</td>
          <td></td>
          <td><em>Reserved</em></td>
      </tr>
      <tr>
          <td>4</td>
          <td>AF</td>
          <td>Auxiliary Carry Flag</td>
      </tr>
      <tr>
          <td>5</td>
          <td></td>
          <td><em>Reserved</em></td>
      </tr>
      <tr>
          <td>6</td>
          <td>ZF</td>
          <td>Zero Flag</td>
      </tr>
      <tr>
          <td>7</td>
          <td>SF</td>
          <td>Sign Flag</td>
      </tr>
      <tr>
          <td>8</td>
          <td>TF</td>
          <td>Trap Flag</td>
      </tr>
      <tr>
          <td>9</td>
          <td>IF</td>
          <td>Interrupt Flag</td>
      </tr>
      <tr>
          <td>10</td>
          <td>DF</td>
          <td>Direction Flag</td>
      </tr>
      <tr>
          <td>11</td>
          <td>OF</td>
          <td>Overflow Flag</td>
      </tr>
      <tr>
          <td>12-13</td>
          <td>IOPL</td>
          <td>I/O Privilege Flag</td>
      </tr>
      <tr>
          <td>14</td>
          <td>NT</td>
          <td>Nested Task</td>
      </tr>
      <tr>
          <td>15</td>
          <td></td>
          <td><em>Reserved</em></td>
      </tr>
      <tr>
          <td>16</td>
          <td>RF</td>
          <td>Resume Flag</td>
      </tr>
      <tr>
          <td>17</td>
          <td>VM</td>
          <td>Virtual-x64 Mode</td>
      </tr>
      <tr>
          <td>18</td>
          <td>AC</td>
          <td>Access Control</td>
      </tr>
      <tr>
          <td>19</td>
          <td>VIF</td>
          <td>Virtual Interrupt Flag</td>
      </tr>
      <tr>
          <td>20</td>
          <td>VIP</td>
          <td>Virtual Interrupt Pending</td>
      </tr>
      <tr>
          <td>21</td>
          <td>ID</td>
          <td>Identification Flag</td>
      </tr>
      <tr>
          <td>22-63</td>
          <td></td>
          <td><em>Reserved</em></td>
      </tr>
  </tbody>
</table>
<p><code>RFLAGS</code> - 64 bit <code>EFLAGS</code> - 32 bit <code>FLAGS</code> - 16 bit</p>
<p>Important flags</p>
<ul>
<li>The Carry Flag <code>CF</code>: Indicates whether we have a float.</li>
<li>The Parity Flag <code>PF</code>: Indicates whether a number is odd or even.</li>
<li>The Zero Flag <code>ZF</code>: Indicates whether a number is zero.</li>
<li>The Sign Flag <code>SF</code>: Indicates whether a register is negative.</li>
</ul>

<div class="highlight-wrapper">
  <div class="highlight-toolbar">
    <span class="item">
      <span class="label">Lang:</span>
      <span class="name">assembly</span>
    </span>


    <button class="item right outline brighter hide js-btn-copy-code">Copy</button>
  </div><pre tabindex="0"><code class="language-assembly" data-lang="assembly">global  _start

section .text
_start:
    xor rax, rax    ; initialize rax to 0
    xor rbx, rbx    ; initialize rbx to 0
    inc rbx         ; increment rbx to 1
loopFib:
    add rax, rbx    ; get the next number
    xchg rax, rbx   ; swap values
    cmp rbx, 10  ; do rbx - 10
    js loopFib  ; jump if result is &lt;0</code></pre></div>
<p>in the example above, <code>cmp</code> instruction has been added. All it does is subtract second argument from first and set necessary flags in RFLAGS register. Then jump instruction checks flag condition and continues accordingly. In this case after first number is calculated <code>cmp rbx, 10</code> will result in <code>-9</code>. <code>js</code> will continue loop since its condition is <code>UNTIL DST &lt; 0</code></p>

<h2 id="functions">
  Functions
  <a href="#functions" class="hanchor" ariaLabel="Anchor"></a>
</h2>

<h3 id="the-stack">
  The Stack
  <a href="#the-stack" class="hanchor" ariaLabel="Anchor"></a>
</h3>
<p>The Stack is a segment of memory allocated for each program to store data in. It is used to temporarily store and retrieve data. Top of the stack is referred by the Top Stack Pointer <code>rsp</code> and bottom is referred as Base Stack Pointer <code>rbp</code>.</p>
<p>Data can either be <code>push</code>ed or <code>pop</code>&rsquo;d from the stack. <code>push</code> Copies the specified register/address to the top of the stack. <code>pop</code> moves the item at the top of the stat to the specified register/address.</p>
<p>The stack has Last-in First-out (LIFO) design. This means we can only <code>pop</code> out the element that is at the top of the stack. If we <code>push</code> five more elements on top of it, we&rsquo;ll have to pop all of them before accessing that last element.</p>
<p>Before calling <code>functions</code> or <code>syscalls</code> we need to save data to the stack. Otherwise the data will be lost. For example if we wanted to retain the current value at <code>rax</code> and run a syscall, we would first <code>push rax</code> to the stack and then call the function.</p>
<p>Using the stack is very simple. The only thing we should keep in mind is the order we push our registers and the state of the stack to safely restore our data and not restore a different value by pop when a different value is at the top of the stack.</p>

      </div>


    <footer class="post-footer">
    </footer>
  </article>
        </main>
        <footer class="site-footer">
<p class="buildinfo">
  <time datetime="2025-11-27 21:52:36 &#43;04">Site built on: 2025-11-27 21:52:36 &#43;04</time>
</p>
<div class="copyright">
  <p></p>
  <nav class="navbar">
    <ul class="navbar__list">
      <li><a href="http://localhost:1313/posts/index.xml">RSS</a></li>
      <li><a href="http://localhost:1313/sitemap.xml">Sitemap</a></li>
    </ul>
  </nav>
</div>
<p class="themeinfo">Powered by <a href="https://gohugo.io">Hugo</a>, using theme <a href="https://manid2.github.io/hugo-xterm/">Hugo Xterm</a>.</p>
</footer>
      </div>
    </div><script type="text/javascript" src="/bundle.js"></script>
</body>
</html>
