{
    "exam_name": "Architecture Set 3",
    "total_marks": 20,
    "time_limit": 20,
    "questions": [
        {
            "question": "In DMA transfers, the control signals are typically managed by:",
            "options": {
                "A": "DMA controllers",
                "B": "Device drivers",
                "C": "Processor",
                "D": "The operating system"
            },
            "correct_answer": "A"
        },
        {
            "question": "A CPU generates 64-bit virtual addresses. The page size is 8 KB. The processor has a TLB which can hold 256 page table entries and is 8-way set associative. What is the minimum size of the TLB tag?",
            "options": {
                "A": "16 bits",
                "B": "20 bits",
                "C": "22 bits",
                "D": "24 bits"
            },
            "correct_answer": "D"
        },
        {
            "question": "If memory access takes 15 ns with cache and 80 ns without cache, and the cache memory access time is 5 ns, what is the hit-ratio?",
            "options": {
                "A": "75%",
                "B": "80%",
                "C": "85%",
                "D": "90%"
            },
            "correct_answer": "D"
        },
        {
            "question": "For a system with 64 segments, each segment being 4K bytes, how many bits are needed for the logical address?",
            "options": {
                "A": "14 bits",
                "B": "16 bits",
                "C": "18 bits",
                "D": "20 bits"
            },
            "correct_answer": "B"
        },
        {
            "question": "The main function of ROM in a computer system is:",
            "options": {
                "A": "Storing data temporarily",
                "B": "Providing fast access to frequently used data",
                "C": "Storing firmware and system initialization code",
                "D": "Performing arithmetic operations"
            },
            "correct_answer": "C"
        },
        {
            "question": "Which type of memory access involves accessing multiple memory locations in a single instruction, often used in vector processing?",
            "options": {
                "A": "Random access",
                "B": "Direct access",
                "C": "Sequential access",
                "D": "Indexed access"
            },
            "correct_answer": "C"
        },
        {
            "question": "What is the function of the Memory Address Register (MAR) in a computer's architecture?",
            "options": {
                "A": "Temporarily holds data being transferred between the CPU and memory",
                "B": "Holds the address of the next instruction to be executed",
                "C": "Holds the address of the data to be fetched from or stored to memory",
                "D": "Stores the result of arithmetic and logic operations"
            },
            "correct_answer": "C"
        },
        {
            "question": "What does the term 'pipeline bubble' refer to in a CPU pipeline architecture?",
            "options": {
                "A": "A stage in the pipeline with exceptionally fast execution",
                "B": "A placeholder stage introduced to maintain proper synchronization",
                "C": "A mechanism for preventing data hazards",
                "D": "A type of cache memory used to improve instruction fetching"
            },
            "correct_answer": "B"
        },
        {
            "question": "Which type of interrupt is generated by a hardware device when it needs the CPU's attention to complete a data transfer?",
            "options": {
                "A": "Maskable interrupt",
                "B": "Non-maskable interrupt",
                "C": "Hardware interrupt",
                "D": "Software interrupt"
            },
            "correct_answer": "C"
        },
        {
            "question": "In a memory hierarchy, what is the role of cache memory?",
            "options": {
                "A": "To provide large storage capacity for long-term data retention",
                "B": "To improve instruction fetching speed",
                "C": "To serve as temporary storage for data actively used by the CPU",
                "D": "To manage memory allocation for processes"
            },
            "correct_answer": "C"
        },
        {
            "question": "What is the purpose of a system call in an operating system?",
            "options": {
                "A": "To handle memory allocation",
                "B": "To provide user interfaces",
                "C": "To facilitate communication between hardware components",
                "D": "To allow user programs to request services from the kernel"
            },
            "correct_answer": "D"
        },
        {
            "question": "Which memory access pattern is commonly associated with hard disk drives and involves accessing data in a linear order?",
            "options": {
                "A": "Random access",
                "B": "Direct access",
                "C": "Sequential access",
                "D": "Indexed access"
            },
            "correct_answer": "C"
        },
        {
            "question": "What is the main purpose of a Program Counter (PC) in a computer's architecture?",
            "options": {
                "A": "To store the current instruction being executed",
                "B": "To store the address of the next instruction to be executed",
                "C": "To manage memory allocation for running programs",
                "D": "To perform arithmetic calculations"
            },
            "correct_answer": "B"
        },
        {
            "question": "What term describes a type of memory access pattern where data is accessed in a non-linear order using a calculated offset?",
            "options": {
                "A": "Random access",
                "B": "Direct access",
                "C": "Sequential access",
                "D": "Indexed access"
            },
            "correct_answer": "D"
        },
        {
            "question": "What is the purpose of a control hazard in a pipelined CPU architecture?",
            "options": {
                "A": "To reduce data hazards",
                "B": "To improve instruction fetching",
                "C": "To manage interrupts",
                "D": "To predict and manage branching instructions"
            },
            "correct_answer": "D"
        },
        {
            "question": "What is the main role of a memory management unit (MMU) in a computer system?",
            "options": {
                "A": "To manage the flow of data in a pipeline",
                "B": "To handle interrupts",
                "C": "To manage the allocation and protection of memory resources",
                "D": "To control cache memory access"
            },
            "correct_answer": "C"
        },
        {
            "question": "In a computer's architecture, what is a hazard?",
            "options": {
                "A": "A hardware fault that interrupts execution",
                "B": "A type of cache memory",
                "C": "A condition that prevents the next instruction from being executed during a pipeline stage",
                "D": "A system call for memory allocation"
            },
            "correct_answer": "C"
        },
        {
            "question": "Which type of interrupt cannot be disabled or masked by the CPU and is typically used for critical events?",
            "options": {
                "A": "Maskable interrupt",
                "B": "Non-maskable interrupt",
                "C": "Hardware interrupt",
                "D": "Software interrupt"
            },
            "correct_answer": "B"
        },
        {
            "question": "What is the main purpose of the Program Status Word (PSW) in a computer's architecture?",
            "options": {
                "A": "To store the address of the next instruction to be executed",
                "B": "To manage memory allocation",
                "C": "To hold the results of arithmetic operations",
                "D": "To store information about the current state of the CPU"
            },
            "correct_answer": "D"
        },
        {
            "question": "Which type of memory access involves accessing data in an arbitrary order and is commonly seen in accessing data structures?",
            "options": {
                "A": "Random access",
                "B": "Direct access",
                "C": "Sequential access",
                "D": "Indexed access"
            },
            "correct_answer": "A"
        }
    ]
}
