Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Thu Apr 18 15:36:00 2024
| Host         : ITFCWI-4IALQD0U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tdc_timing_summary_routed.rpt -pb tdc_timing_summary_routed.pb -rpx tdc_timing_summary_routed.rpx -warn_on_violation
| Design       : tdc
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      2           
TIMING-7   Critical Warning  No common node between related clocks               2           
LUTAR-1    Warning           LUT drives async reset alert                        4           
TIMING-16  Warning           Large setup violation                               64          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -14.669     -876.133                     70                11482        0.017        0.000                      0                11418        1.250        0.000                       0                  5449  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_sys                                                                                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                                                        {18.875 28.875}      20.000          50.000          
  clk_out2_clk_wiz_0                                                                        {0.000 1.000}        20.000          50.000          
  clk_out3_clk_wiz_0                                                                        {0.000 2.500}        5.000           200.000         
  clk_out4_clk_wiz_0                                                                        {0.000 20.000}       40.000          25.000          
  clk_out5_clk_wiz_0                                                                        {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0                                                                        {0.000 5.000}        10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
jtag2pt_i/clk_wiz/inst/clk_in1                                                              {0.000 5.000}        10.000          100.000         
  clk_out1_jtag2pt_clk_wiz_0                                                                {0.000 5.000}        10.000          100.000         
  clkfbout_jtag2pt_clk_wiz_0                                                                {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_sys                                                                                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                             15.038        0.000                      0                   70        0.176        0.000                      0                   70        9.500        0.000                       0                   136  
  clk_out2_clk_wiz_0                                                                                                                                                                                                                         17.845        0.000                       0                     2  
  clk_out3_clk_wiz_0                                                                              0.261        0.000                      0                 6623        0.017        0.000                      0                 6623        1.250        0.000                       0                  3354  
  clk_out4_clk_wiz_0                                                                             25.109        0.000                      0                 1455        0.047        0.000                      0                 1455       19.500        0.000                       0                   665  
  clk_out5_clk_wiz_0                                                                                                                                                                                                                          7.845        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                          7.845        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       24.957        0.000                      0                  933        0.058        0.000                      0                  933       15.250        0.000                       0                   487  
jtag2pt_i/clk_wiz/inst/clk_in1                                                                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_jtag2pt_clk_wiz_0                                                                      3.344        0.000                      0                 1797        0.046        0.000                      0                 1797        4.020        0.000                       0                   795  
  clkfbout_jtag2pt_clk_wiz_0                                                                                                                                                                                                                  7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                              -14.669     -875.596                     64                   64       10.873        0.000                      0                   64  
clk_out1_clk_wiz_0                                                                          clk_out3_clk_wiz_0                                                                               -0.108       -0.537                      6                    7        3.308        0.000                      0                    7  
clk_out4_clk_wiz_0                                                                          clk_out3_clk_wiz_0                                                                                1.677        0.000                      0                  131        0.110        0.000                      0                  131  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out3_clk_wiz_0                                                                               31.717        0.000                      0                    8                                                                        
clk_out1_jtag2pt_clk_wiz_0                                                                  clk_out3_clk_wiz_0                                                                                0.302        0.000                      0                  152        1.278        0.000                      0                  128  
clk_out1_jtag2pt_clk_wiz_0                                                                  clk_out4_clk_wiz_0                                                                                3.933        0.000                      0                  130        1.367        0.000                      0                  130  
clk_out3_clk_wiz_0                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        3.614        0.000                      0                    8                                                                        
clk_out3_clk_wiz_0                                                                          clk_out1_jtag2pt_clk_wiz_0                                                                      998.378        0.000                      0                   24                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out3_clk_wiz_0                                                                          clk_out3_clk_wiz_0                                                                                2.227        0.000                      0                  111        0.350        0.000                      0                  111  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.405        0.000                      0                  100        0.114        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      clk_out3_clk_wiz_0                                                                          clk_out1_jtag2pt_clk_wiz_0                                                                  
(none)                                                                                      clk_out1_jtag2pt_clk_wiz_0                                                                  clk_out3_clk_wiz_0                                                                          
(none)                                                                                      clk_out3_clk_wiz_0                                                                          clk_out3_clk_wiz_0                                                                          
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out3_clk_wiz_0                                                                          
(none)                                                                                      clk_out3_clk_wiz_0                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      clkfbout_clk_wiz_0                                                                                                                                                                      
(none)                                                                                      clkfbout_jtag2pt_clk_wiz_0                                                                                                                                                              
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_sys
  To Clock:  clk_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_sys }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.038ns  (required time - arrival time)
  Source:                 core/LATCHED_OUTPUT[25].FDR_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Destination:            u_priority_encoder/bin_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@38.875ns - clk_out1_clk_wiz_0 rise@18.875ns)
  Data Path Delay:        4.894ns  (logic 0.952ns (19.452%)  route 3.942ns (80.548%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 37.366 - 38.875 ) 
    Source Clock Delay      (SCD):    -0.918ns = ( 17.957 - 18.875 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    20.357 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    21.590    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    14.520 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    16.239    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    16.335 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         1.622    17.957    core/clk
    SLICE_X39Y72         FDRE                                         r  core/LATCHED_OUTPUT[25].FDR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.456    18.413 f  core/LATCHED_OUTPUT[25].FDR_2/Q
                         net (fo=5, routed)           1.007    19.420    u_priority_encoder/data[25]
    SLICE_X40Y72         LUT4 (Prop_lut4_I1_O)        0.124    19.544 f  u_priority_encoder/bin[2]_i_13/O
                         net (fo=1, routed)           0.956    20.501    u_priority_encoder/bin[2]_i_13_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I1_O)        0.124    20.625 f  u_priority_encoder/bin[2]_i_10/O
                         net (fo=1, routed)           0.796    21.421    u_priority_encoder/bin[2]_i_10_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I3_O)        0.124    21.545 r  u_priority_encoder/bin[2]_i_3/O
                         net (fo=1, routed)           1.183    22.727    u_priority_encoder/bin[2]_i_3_n_0
    SLICE_X40Y66         LUT5 (Prop_lut5_I1_O)        0.124    22.851 r  u_priority_encoder/bin[2]_i_1/O
                         net (fo=1, routed)           0.000    22.851    u_priority_encoder/bin[2]_i_1_n_0
    SLICE_X40Y66         FDRE                                         r  u_priority_encoder/bin_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     38.875    38.875 r  
    E3                                                0.000    38.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    38.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    40.286 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.448    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.124 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.763    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    35.854 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         1.511    37.366    u_priority_encoder/clk
    SLICE_X40Y66         FDRE                                         r  u_priority_encoder/bin_reg[2]/C
                         clock pessimism              0.576    37.942    
                         clock uncertainty           -0.084    37.859    
    SLICE_X40Y66         FDRE (Setup_fdre_C_D)        0.031    37.890    u_priority_encoder/bin_reg[2]
  -------------------------------------------------------------------
                         required time                         37.890    
                         arrival time                         -22.851    
  -------------------------------------------------------------------
                         slack                                 15.038    

Slack (MET) :             15.191ns  (required time - arrival time)
  Source:                 core/LATCHED_OUTPUT[8].FDR_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Destination:            u_priority_encoder/bin_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@38.875ns - clk_out1_clk_wiz_0 rise@18.875ns)
  Data Path Delay:        4.726ns  (logic 0.952ns (20.146%)  route 3.774ns (79.854%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 37.366 - 38.875 ) 
    Source Clock Delay      (SCD):    -0.921ns = ( 17.954 - 18.875 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    20.357 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    21.590    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    14.520 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    16.239    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    16.335 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         1.619    17.954    core/clk
    SLICE_X39Y75         FDRE                                         r  core/LATCHED_OUTPUT[8].FDR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.456    18.410 f  core/LATCHED_OUTPUT[8].FDR_2/Q
                         net (fo=4, routed)           1.259    19.670    u_priority_encoder/data[8]
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.124    19.794 r  u_priority_encoder/bin[1]_i_26/O
                         net (fo=1, routed)           0.811    20.605    u_priority_encoder/bin[1]_i_26_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I4_O)        0.124    20.729 r  u_priority_encoder/bin[1]_i_12/O
                         net (fo=1, routed)           0.923    21.652    u_priority_encoder/bin[1]_i_12_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I3_O)        0.124    21.776 r  u_priority_encoder/bin[1]_i_3/O
                         net (fo=1, routed)           0.780    22.556    u_priority_encoder/bin[1]_i_3_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I1_O)        0.124    22.680 r  u_priority_encoder/bin[1]_i_1/O
                         net (fo=1, routed)           0.000    22.680    u_priority_encoder/bin[1]_i_1_n_0
    SLICE_X41Y66         FDRE                                         r  u_priority_encoder/bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     38.875    38.875 r  
    E3                                                0.000    38.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    38.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    40.286 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.448    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.124 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.763    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    35.854 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         1.511    37.366    u_priority_encoder/clk
    SLICE_X41Y66         FDRE                                         r  u_priority_encoder/bin_reg[1]/C
                         clock pessimism              0.559    37.925    
                         clock uncertainty           -0.084    37.842    
    SLICE_X41Y66         FDRE (Setup_fdre_C_D)        0.029    37.871    u_priority_encoder/bin_reg[1]
  -------------------------------------------------------------------
                         required time                         37.871    
                         arrival time                         -22.680    
  -------------------------------------------------------------------
                         slack                                 15.191    

Slack (MET) :             15.325ns  (required time - arrival time)
  Source:                 core/LATCHED_OUTPUT[54].FDR_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Destination:            u_priority_encoder/bin_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@38.875ns - clk_out1_clk_wiz_0 rise@18.875ns)
  Data Path Delay:        4.583ns  (logic 1.406ns (30.680%)  route 3.177ns (69.320%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 37.364 - 38.875 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 17.961 - 18.875 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    20.357 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    21.590    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    14.520 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    16.239    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    16.335 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         1.626    17.961    core/clk
    SLICE_X39Y70         FDRE                                         r  core/LATCHED_OUTPUT[54].FDR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.456    18.417 r  core/LATCHED_OUTPUT[54].FDR_2/Q
                         net (fo=3, routed)           0.875    19.292    u_priority_encoder/data[54]
    SLICE_X38Y70         LUT4 (Prop_lut4_I2_O)        0.146    19.438 f  u_priority_encoder/bin[2]_i_4/O
                         net (fo=3, routed)           0.607    20.045    u_priority_encoder/bin[2]_i_4_n_0
    SLICE_X40Y70         LUT5 (Prop_lut5_I4_O)        0.354    20.399 f  u_priority_encoder/bin[3]_i_6/O
                         net (fo=2, routed)           0.972    21.371    u_priority_encoder/bin[3]_i_6_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.326    21.697 r  u_priority_encoder/bin[5]_i_2/O
                         net (fo=2, routed)           0.723    22.420    u_priority_encoder/bin[5]_i_2_n_0
    SLICE_X43Y65         LUT4 (Prop_lut4_I0_O)        0.124    22.544 r  u_priority_encoder/bin[4]_i_1/O
                         net (fo=1, routed)           0.000    22.544    u_priority_encoder/bin[4]_i_1_n_0
    SLICE_X43Y65         FDRE                                         r  u_priority_encoder/bin_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     38.875    38.875 r  
    E3                                                0.000    38.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    38.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    40.286 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.448    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.124 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.763    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    35.854 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         1.509    37.364    u_priority_encoder/clk
    SLICE_X43Y65         FDRE                                         r  u_priority_encoder/bin_reg[4]/C
                         clock pessimism              0.559    37.923    
                         clock uncertainty           -0.084    37.840    
    SLICE_X43Y65         FDRE (Setup_fdre_C_D)        0.029    37.869    u_priority_encoder/bin_reg[4]
  -------------------------------------------------------------------
                         required time                         37.869    
                         arrival time                         -22.544    
  -------------------------------------------------------------------
                         slack                                 15.325    

Slack (MET) :             15.345ns  (required time - arrival time)
  Source:                 core/LATCHED_OUTPUT[54].FDR_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Destination:            u_priority_encoder/bin_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@38.875ns - clk_out1_clk_wiz_0 rise@18.875ns)
  Data Path Delay:        4.609ns  (logic 1.432ns (31.071%)  route 3.177ns (68.929%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 37.364 - 38.875 ) 
    Source Clock Delay      (SCD):    -0.914ns = ( 17.961 - 18.875 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    20.357 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    21.590    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    14.520 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    16.239    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    16.335 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         1.626    17.961    core/clk
    SLICE_X39Y70         FDRE                                         r  core/LATCHED_OUTPUT[54].FDR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.456    18.417 r  core/LATCHED_OUTPUT[54].FDR_2/Q
                         net (fo=3, routed)           0.875    19.292    u_priority_encoder/data[54]
    SLICE_X38Y70         LUT4 (Prop_lut4_I2_O)        0.146    19.438 f  u_priority_encoder/bin[2]_i_4/O
                         net (fo=3, routed)           0.607    20.045    u_priority_encoder/bin[2]_i_4_n_0
    SLICE_X40Y70         LUT5 (Prop_lut5_I4_O)        0.354    20.399 f  u_priority_encoder/bin[3]_i_6/O
                         net (fo=2, routed)           0.972    21.371    u_priority_encoder/bin[3]_i_6_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.326    21.697 r  u_priority_encoder/bin[5]_i_2/O
                         net (fo=2, routed)           0.723    22.420    u_priority_encoder/bin[5]_i_2_n_0
    SLICE_X43Y65         LUT2 (Prop_lut2_I0_O)        0.150    22.570 r  u_priority_encoder/bin[5]_i_1/O
                         net (fo=1, routed)           0.000    22.570    u_priority_encoder/bin[5]_i_1_n_0
    SLICE_X43Y65         FDRE                                         r  u_priority_encoder/bin_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     38.875    38.875 r  
    E3                                                0.000    38.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    38.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    40.286 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.448    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.124 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.763    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    35.854 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         1.509    37.364    u_priority_encoder/clk
    SLICE_X43Y65         FDRE                                         r  u_priority_encoder/bin_reg[5]/C
                         clock pessimism              0.559    37.923    
                         clock uncertainty           -0.084    37.840    
    SLICE_X43Y65         FDRE (Setup_fdre_C_D)        0.075    37.915    u_priority_encoder/bin_reg[5]
  -------------------------------------------------------------------
                         required time                         37.915    
                         arrival time                         -22.570    
  -------------------------------------------------------------------
                         slack                                 15.345    

Slack (MET) :             15.420ns  (required time - arrival time)
  Source:                 core/LATCHED_OUTPUT[20].FDR_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Destination:            u_priority_encoder/bin_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@38.875ns - clk_out1_clk_wiz_0 rise@18.875ns)
  Data Path Delay:        4.516ns  (logic 1.418ns (31.401%)  route 3.098ns (68.599%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 37.366 - 38.875 ) 
    Source Clock Delay      (SCD):    -0.921ns = ( 17.954 - 18.875 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    20.357 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    21.590    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    14.520 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    16.239    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    16.335 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         1.619    17.954    core/clk
    SLICE_X39Y74         FDRE                                         r  core/LATCHED_OUTPUT[20].FDR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDRE (Prop_fdre_C_Q)         0.456    18.410 f  core/LATCHED_OUTPUT[20].FDR_2/Q
                         net (fo=4, routed)           0.904    19.315    u_priority_encoder/data[20]
    SLICE_X38Y72         LUT4 (Prop_lut4_I0_O)        0.150    19.465 f  u_priority_encoder/bin[4]_i_4/O
                         net (fo=3, routed)           0.857    20.321    u_priority_encoder/bin[4]_i_4_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I4_O)        0.356    20.677 r  u_priority_encoder/bin[4]_i_2/O
                         net (fo=2, routed)           0.589    21.266    u_priority_encoder/bin[4]_i_2_n_0
    SLICE_X38Y73         LUT6 (Prop_lut6_I0_O)        0.332    21.598 r  u_priority_encoder/bin[3]_i_4/O
                         net (fo=1, routed)           0.748    22.346    u_priority_encoder/bin[3]_i_4_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I3_O)        0.124    22.470 r  u_priority_encoder/bin[3]_i_1/O
                         net (fo=1, routed)           0.000    22.470    u_priority_encoder/bin[3]_i_1_n_0
    SLICE_X41Y66         FDRE                                         r  u_priority_encoder/bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     38.875    38.875 r  
    E3                                                0.000    38.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    38.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    40.286 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.448    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.124 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.763    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    35.854 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         1.511    37.366    u_priority_encoder/clk
    SLICE_X41Y66         FDRE                                         r  u_priority_encoder/bin_reg[3]/C
                         clock pessimism              0.576    37.942    
                         clock uncertainty           -0.084    37.859    
    SLICE_X41Y66         FDRE (Setup_fdre_C_D)        0.031    37.890    u_priority_encoder/bin_reg[3]
  -------------------------------------------------------------------
                         required time                         37.890    
                         arrival time                         -22.470    
  -------------------------------------------------------------------
                         slack                                 15.420    

Slack (MET) :             15.724ns  (required time - arrival time)
  Source:                 core/LATCHED_OUTPUT[7].FDR_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Destination:            u_priority_encoder/bin_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@38.875ns - clk_out1_clk_wiz_0 rise@18.875ns)
  Data Path Delay:        4.192ns  (logic 0.952ns (22.708%)  route 3.240ns (77.292%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 37.366 - 38.875 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 17.956 - 18.875 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    20.357 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    21.590    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    14.520 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    16.239    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    16.335 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         1.621    17.956    core/clk
    SLICE_X39Y76         FDRE                                         r  core/LATCHED_OUTPUT[7].FDR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.456    18.412 r  core/LATCHED_OUTPUT[7].FDR_2/Q
                         net (fo=3, routed)           1.029    19.442    u_priority_encoder/data[7]
    SLICE_X38Y74         LUT3 (Prop_lut3_I2_O)        0.124    19.566 f  u_priority_encoder/bin[0]_i_20/O
                         net (fo=1, routed)           0.923    20.488    u_priority_encoder/bin[0]_i_20_n_0
    SLICE_X38Y74         LUT6 (Prop_lut6_I0_O)        0.124    20.612 r  u_priority_encoder/bin[0]_i_12/O
                         net (fo=1, routed)           0.433    21.046    u_priority_encoder/bin[0]_i_12_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I2_O)        0.124    21.170 r  u_priority_encoder/bin[0]_i_4/O
                         net (fo=1, routed)           0.855    22.025    u_priority_encoder/bin[0]_i_4_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I2_O)        0.124    22.149 r  u_priority_encoder/bin[0]_i_1/O
                         net (fo=1, routed)           0.000    22.149    u_priority_encoder/bin[0]_i_1_n_0
    SLICE_X41Y66         FDRE                                         r  u_priority_encoder/bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     38.875    38.875 r  
    E3                                                0.000    38.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    38.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    40.286 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.448    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.124 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.763    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    35.854 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         1.511    37.366    u_priority_encoder/clk
    SLICE_X41Y66         FDRE                                         r  u_priority_encoder/bin_reg[0]/C
                         clock pessimism              0.559    37.925    
                         clock uncertainty           -0.084    37.842    
    SLICE_X41Y66         FDRE (Setup_fdre_C_D)        0.031    37.873    u_priority_encoder/bin_reg[0]
  -------------------------------------------------------------------
                         required time                         37.873    
                         arrival time                         -22.149    
  -------------------------------------------------------------------
                         slack                                 15.724    

Slack (MET) :             15.783ns  (required time - arrival time)
  Source:                 core/LATCHED_OUTPUT[53].FDR_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Destination:            core/LATCHED_OUTPUT[53].FDR_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@38.875ns - clk_out1_clk_wiz_0 rise@18.875ns)
  Data Path Delay:        3.916ns  (logic 0.518ns (13.228%)  route 3.398ns (86.772%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 37.362 - 38.875 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 17.955 - 18.875 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    20.357 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    21.590    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    14.520 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    16.239    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    16.335 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         1.620    17.955    core/clk
    SLICE_X38Y138        FDRE                                         r  core/LATCHED_OUTPUT[53].FDR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y138        FDRE (Prop_fdre_C_Q)         0.518    18.473 r  core/LATCHED_OUTPUT[53].FDR_1/Q
                         net (fo=1, routed)           3.398    21.871    core/first_latch[53]
    SLICE_X39Y70         FDRE                                         r  core/LATCHED_OUTPUT[53].FDR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     38.875    38.875 r  
    E3                                                0.000    38.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    38.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    40.286 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.448    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.124 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.763    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    35.854 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         1.507    37.362    core/clk
    SLICE_X39Y70         FDRE                                         r  core/LATCHED_OUTPUT[53].FDR_2/C
                         clock pessimism              0.480    37.842    
                         clock uncertainty           -0.084    37.759    
    SLICE_X39Y70         FDRE (Setup_fdre_C_D)       -0.105    37.654    core/LATCHED_OUTPUT[53].FDR_2
  -------------------------------------------------------------------
                         required time                         37.654    
                         arrival time                         -21.871    
  -------------------------------------------------------------------
                         slack                                 15.783    

Slack (MET) :             15.912ns  (required time - arrival time)
  Source:                 core/LATCHED_OUTPUT[60].FDR_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Destination:            core/LATCHED_OUTPUT[60].FDR_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@38.875ns - clk_out1_clk_wiz_0 rise@18.875ns)
  Data Path Delay:        3.790ns  (logic 0.518ns (13.667%)  route 3.272ns (86.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 37.362 - 38.875 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 17.956 - 18.875 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    20.357 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    21.590    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    14.520 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    16.239    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    16.335 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         1.621    17.956    core/clk
    SLICE_X38Y140        FDRE                                         r  core/LATCHED_OUTPUT[60].FDR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y140        FDRE (Prop_fdre_C_Q)         0.518    18.474 r  core/LATCHED_OUTPUT[60].FDR_1/Q
                         net (fo=1, routed)           3.272    21.746    core/first_latch[60]
    SLICE_X39Y70         FDRE                                         r  core/LATCHED_OUTPUT[60].FDR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     38.875    38.875 r  
    E3                                                0.000    38.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    38.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    40.286 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.448    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.124 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.763    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    35.854 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         1.507    37.362    core/clk
    SLICE_X39Y70         FDRE                                         r  core/LATCHED_OUTPUT[60].FDR_2/C
                         clock pessimism              0.480    37.842    
                         clock uncertainty           -0.084    37.759    
    SLICE_X39Y70         FDRE (Setup_fdre_C_D)       -0.101    37.658    core/LATCHED_OUTPUT[60].FDR_2
  -------------------------------------------------------------------
                         required time                         37.658    
                         arrival time                         -21.746    
  -------------------------------------------------------------------
                         slack                                 15.912    

Slack (MET) :             15.924ns  (required time - arrival time)
  Source:                 core/LATCHED_OUTPUT[57].FDR_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Destination:            core/LATCHED_OUTPUT[57].FDR_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@38.875ns - clk_out1_clk_wiz_0 rise@18.875ns)
  Data Path Delay:        3.774ns  (logic 0.518ns (13.725%)  route 3.256ns (86.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 37.362 - 38.875 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 17.956 - 18.875 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    20.357 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    21.590    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    14.520 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    16.239    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    16.335 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         1.621    17.956    core/clk
    SLICE_X38Y139        FDRE                                         r  core/LATCHED_OUTPUT[57].FDR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y139        FDRE (Prop_fdre_C_Q)         0.518    18.474 r  core/LATCHED_OUTPUT[57].FDR_1/Q
                         net (fo=1, routed)           3.256    21.730    core/first_latch[57]
    SLICE_X39Y69         FDRE                                         r  core/LATCHED_OUTPUT[57].FDR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     38.875    38.875 r  
    E3                                                0.000    38.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    38.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    40.286 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.448    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.124 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.763    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    35.854 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         1.507    37.362    core/clk
    SLICE_X39Y69         FDRE                                         r  core/LATCHED_OUTPUT[57].FDR_2/C
                         clock pessimism              0.480    37.842    
                         clock uncertainty           -0.084    37.759    
    SLICE_X39Y69         FDRE (Setup_fdre_C_D)       -0.105    37.654    core/LATCHED_OUTPUT[57].FDR_2
  -------------------------------------------------------------------
                         required time                         37.654    
                         arrival time                         -21.730    
  -------------------------------------------------------------------
                         slack                                 15.924    

Slack (MET) :             15.927ns  (required time - arrival time)
  Source:                 core/LATCHED_OUTPUT[49].FDR_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Destination:            core/LATCHED_OUTPUT[49].FDR_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@38.875ns - clk_out1_clk_wiz_0 rise@18.875ns)
  Data Path Delay:        3.768ns  (logic 0.518ns (13.746%)  route 3.250ns (86.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 37.361 - 38.875 ) 
    Source Clock Delay      (SCD):    -0.921ns = ( 17.954 - 18.875 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    20.357 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    21.590    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    14.520 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    16.239    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    16.335 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         1.619    17.954    core/clk
    SLICE_X38Y137        FDRE                                         r  core/LATCHED_OUTPUT[49].FDR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y137        FDRE (Prop_fdre_C_Q)         0.518    18.472 r  core/LATCHED_OUTPUT[49].FDR_1/Q
                         net (fo=1, routed)           3.250    21.722    core/first_latch[49]
    SLICE_X39Y71         FDRE                                         r  core/LATCHED_OUTPUT[49].FDR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     38.875    38.875 r  
    E3                                                0.000    38.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    38.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    40.286 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.448    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.124 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.763    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    35.854 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         1.506    37.361    core/clk
    SLICE_X39Y71         FDRE                                         r  core/LATCHED_OUTPUT[49].FDR_2/C
                         clock pessimism              0.480    37.841    
                         clock uncertainty           -0.084    37.758    
    SLICE_X39Y71         FDRE (Setup_fdre_C_D)       -0.108    37.650    core/LATCHED_OUTPUT[49].FDR_2
  -------------------------------------------------------------------
                         required time                         37.650    
                         arrival time                         -21.722    
  -------------------------------------------------------------------
                         slack                                 15.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 core/LATCHED_OUTPUT[0].FDR_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Destination:            core/LATCHED_OUTPUT[0].FDR_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@18.875ns - clk_out1_clk_wiz_0 rise@18.875ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns = ( 18.020 - 18.875 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 18.260 - 18.875 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    19.125 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    19.565    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    17.186 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    17.685    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    17.711 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         0.549    18.260    core/clk
    SLICE_X38Y125        FDRE                                         r  core/LATCHED_OUTPUT[0].FDR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDRE (Prop_fdre_C_Q)         0.164    18.424 r  core/LATCHED_OUTPUT[0].FDR_1/Q
                         net (fo=1, routed)           0.082    18.506    core/first_latch[0]
    SLICE_X39Y125        FDRE                                         r  core/LATCHED_OUTPUT[0].FDR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    19.313 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    19.793    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    16.630 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    17.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    17.202 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         0.818    18.020    core/clk
    SLICE_X39Y125        FDRE                                         r  core/LATCHED_OUTPUT[0].FDR_2/C
                         clock pessimism              0.253    18.273    
    SLICE_X39Y125        FDRE (Hold_fdre_C_D)         0.057    18.330    core/LATCHED_OUTPUT[0].FDR_2
  -------------------------------------------------------------------
                         required time                        -18.330    
                         arrival time                          18.506    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 core/LATCHED_OUTPUT[61].FDR_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Destination:            u_priority_encoder/bin_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@18.875ns - clk_out1_clk_wiz_0 rise@18.875ns)
  Data Path Delay:        0.582ns  (logic 0.254ns (43.672%)  route 0.328ns (56.328%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 18.035 - 18.875 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 18.271 - 18.875 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    19.125 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    19.565    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    17.186 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    17.685    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    17.711 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         0.560    18.271    core/clk
    SLICE_X38Y69         FDRE                                         r  core/LATCHED_OUTPUT[61].FDR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.164    18.435 r  core/LATCHED_OUTPUT[61].FDR_2/Q
                         net (fo=3, routed)           0.175    18.610    u_priority_encoder/data[61]
    SLICE_X38Y69         LUT5 (Prop_lut5_I2_O)        0.045    18.655 r  u_priority_encoder/bin[0]_i_7/O
                         net (fo=1, routed)           0.152    18.807    u_priority_encoder/bin[0]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.045    18.852 r  u_priority_encoder/bin[0]_i_1/O
                         net (fo=1, routed)           0.000    18.852    u_priority_encoder/bin[0]_i_1_n_0
    SLICE_X41Y66         FDRE                                         r  u_priority_encoder/bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    19.313 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    19.793    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    16.630 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    17.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    17.202 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         0.833    18.035    u_priority_encoder/clk
    SLICE_X41Y66         FDRE                                         r  u_priority_encoder/bin_reg[0]/C
                         clock pessimism              0.253    18.288    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.092    18.380    u_priority_encoder/bin_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.380    
                         arrival time                          18.852    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 core/LATCHED_OUTPUT[49].FDR_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Destination:            u_priority_encoder/bin_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@18.875ns - clk_out1_clk_wiz_0 rise@18.875ns)
  Data Path Delay:        0.583ns  (logic 0.231ns (39.640%)  route 0.352ns (60.360%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 18.035 - 18.875 ) 
    Source Clock Delay      (SCD):    -0.606ns = ( 18.269 - 18.875 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    19.125 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    19.565    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    17.186 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    17.685    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    17.711 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         0.558    18.269    core/clk
    SLICE_X39Y71         FDRE                                         r  core/LATCHED_OUTPUT[49].FDR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.141    18.410 f  core/LATCHED_OUTPUT[49].FDR_2/Q
                         net (fo=4, routed)           0.162    18.571    u_priority_encoder/data[49]
    SLICE_X38Y70         LUT6 (Prop_lut6_I4_O)        0.045    18.616 f  u_priority_encoder/bin[1]_i_4/O
                         net (fo=1, routed)           0.190    18.806    u_priority_encoder/bin[1]_i_4_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I2_O)        0.045    18.851 r  u_priority_encoder/bin[1]_i_1/O
                         net (fo=1, routed)           0.000    18.851    u_priority_encoder/bin[1]_i_1_n_0
    SLICE_X41Y66         FDRE                                         r  u_priority_encoder/bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    19.313 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    19.793    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    16.630 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    17.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    17.202 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         0.833    18.035    u_priority_encoder/clk
    SLICE_X41Y66         FDRE                                         r  u_priority_encoder/bin_reg[1]/C
                         clock pessimism              0.253    18.288    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.091    18.379    u_priority_encoder/bin_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.379    
                         arrival time                          18.851    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 core/LATCHED_OUTPUT[35].FDR_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Destination:            u_priority_encoder/bin_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@18.875ns - clk_out1_clk_wiz_0 rise@18.875ns)
  Data Path Delay:        0.669ns  (logic 0.234ns (34.996%)  route 0.435ns (65.004%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 18.034 - 18.875 ) 
    Source Clock Delay      (SCD):    -0.608ns = ( 18.267 - 18.875 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    19.125 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    19.565    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    17.186 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    17.685    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    17.711 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         0.556    18.267    core/clk
    SLICE_X40Y73         FDRE                                         r  core/LATCHED_OUTPUT[35].FDR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDRE (Prop_fdre_C_Q)         0.141    18.408 r  core/LATCHED_OUTPUT[35].FDR_2/Q
                         net (fo=7, routed)           0.098    18.506    u_priority_encoder/data[35]
    SLICE_X41Y73         LUT6 (Prop_lut6_I4_O)        0.045    18.551 f  u_priority_encoder/bin[5]_i_3/O
                         net (fo=2, routed)           0.336    18.887    u_priority_encoder/bin[5]_i_3_n_0
    SLICE_X43Y65         LUT2 (Prop_lut2_I1_O)        0.048    18.935 r  u_priority_encoder/bin[5]_i_1/O
                         net (fo=1, routed)           0.000    18.935    u_priority_encoder/bin[5]_i_1_n_0
    SLICE_X43Y65         FDRE                                         r  u_priority_encoder/bin_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    19.313 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    19.793    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    16.630 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    17.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    17.202 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         0.832    18.034    u_priority_encoder/clk
    SLICE_X43Y65         FDRE                                         r  u_priority_encoder/bin_reg[5]/C
                         clock pessimism              0.275    18.309    
    SLICE_X43Y65         FDRE (Hold_fdre_C_D)         0.107    18.416    u_priority_encoder/bin_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.416    
                         arrival time                          18.935    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 core/LATCHED_OUTPUT[56].FDR_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Destination:            u_priority_encoder/bin_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@18.875ns - clk_out1_clk_wiz_0 rise@18.875ns)
  Data Path Delay:        0.637ns  (logic 0.231ns (36.254%)  route 0.406ns (63.746%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 18.035 - 18.875 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 18.271 - 18.875 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    19.125 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    19.565    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    17.186 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    17.685    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    17.711 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         0.560    18.271    core/clk
    SLICE_X39Y69         FDRE                                         r  core/LATCHED_OUTPUT[56].FDR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.141    18.412 f  core/LATCHED_OUTPUT[56].FDR_2/Q
                         net (fo=5, routed)           0.293    18.705    u_priority_encoder/data[56]
    SLICE_X40Y67         LUT4 (Prop_lut4_I0_O)        0.045    18.750 r  u_priority_encoder/bin[2]_i_2/O
                         net (fo=1, routed)           0.113    18.863    u_priority_encoder/bin[2]_i_2_n_0
    SLICE_X40Y66         LUT5 (Prop_lut5_I0_O)        0.045    18.908 r  u_priority_encoder/bin[2]_i_1/O
                         net (fo=1, routed)           0.000    18.908    u_priority_encoder/bin[2]_i_1_n_0
    SLICE_X40Y66         FDRE                                         r  u_priority_encoder/bin_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    19.313 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    19.793    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    16.630 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    17.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    17.202 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         0.833    18.035    u_priority_encoder/clk
    SLICE_X40Y66         FDRE                                         r  u_priority_encoder/bin_reg[2]/C
                         clock pessimism              0.253    18.288    
    SLICE_X40Y66         FDRE (Hold_fdre_C_D)         0.092    18.380    u_priority_encoder/bin_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.380    
                         arrival time                          18.908    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 core/LATCHED_OUTPUT[35].FDR_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Destination:            u_priority_encoder/bin_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@18.875ns - clk_out1_clk_wiz_0 rise@18.875ns)
  Data Path Delay:        0.666ns  (logic 0.231ns (34.703%)  route 0.435ns (65.297%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 18.034 - 18.875 ) 
    Source Clock Delay      (SCD):    -0.608ns = ( 18.267 - 18.875 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    19.125 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    19.565    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    17.186 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    17.685    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    17.711 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         0.556    18.267    core/clk
    SLICE_X40Y73         FDRE                                         r  core/LATCHED_OUTPUT[35].FDR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDRE (Prop_fdre_C_Q)         0.141    18.408 f  core/LATCHED_OUTPUT[35].FDR_2/Q
                         net (fo=7, routed)           0.098    18.506    u_priority_encoder/data[35]
    SLICE_X41Y73         LUT6 (Prop_lut6_I4_O)        0.045    18.551 r  u_priority_encoder/bin[5]_i_3/O
                         net (fo=2, routed)           0.336    18.887    u_priority_encoder/bin[5]_i_3_n_0
    SLICE_X43Y65         LUT4 (Prop_lut4_I3_O)        0.045    18.932 r  u_priority_encoder/bin[4]_i_1/O
                         net (fo=1, routed)           0.000    18.932    u_priority_encoder/bin[4]_i_1_n_0
    SLICE_X43Y65         FDRE                                         r  u_priority_encoder/bin_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    19.313 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    19.793    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    16.630 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    17.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    17.202 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         0.832    18.034    u_priority_encoder/clk
    SLICE_X43Y65         FDRE                                         r  u_priority_encoder/bin_reg[4]/C
                         clock pessimism              0.275    18.309    
    SLICE_X43Y65         FDRE (Hold_fdre_C_D)         0.091    18.400    u_priority_encoder/bin_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.400    
                         arrival time                          18.932    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 core/LATCHED_OUTPUT[56].FDR_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Destination:            u_priority_encoder/bin_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@18.875ns - clk_out1_clk_wiz_0 rise@18.875ns)
  Data Path Delay:        0.691ns  (logic 0.290ns (41.952%)  route 0.401ns (58.048%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 18.035 - 18.875 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 18.271 - 18.875 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    19.125 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    19.565    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    17.186 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    17.685    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    17.711 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         0.560    18.271    core/clk
    SLICE_X39Y69         FDRE                                         r  core/LATCHED_OUTPUT[56].FDR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.141    18.412 r  core/LATCHED_OUTPUT[56].FDR_2/Q
                         net (fo=5, routed)           0.293    18.705    u_priority_encoder/data[56]
    SLICE_X40Y67         LUT5 (Prop_lut5_I4_O)        0.042    18.747 r  u_priority_encoder/bin[3]_i_2/O
                         net (fo=1, routed)           0.108    18.855    u_priority_encoder/bin[3]_i_2_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I0_O)        0.107    18.962 r  u_priority_encoder/bin[3]_i_1/O
                         net (fo=1, routed)           0.000    18.962    u_priority_encoder/bin[3]_i_1_n_0
    SLICE_X41Y66         FDRE                                         r  u_priority_encoder/bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    19.313 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    19.793    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    16.630 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    17.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    17.202 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         0.833    18.035    u_priority_encoder/clk
    SLICE_X41Y66         FDRE                                         r  u_priority_encoder/bin_reg[3]/C
                         clock pessimism              0.253    18.288    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.092    18.380    u_priority_encoder/bin_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.380    
                         arrival time                          18.962    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 core/LATCHED_OUTPUT[8].FDR_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Destination:            core/LATCHED_OUTPUT[8].FDR_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@18.875ns - clk_out1_clk_wiz_0 rise@18.875ns)
  Data Path Delay:        0.984ns  (logic 0.164ns (16.661%)  route 0.820ns (83.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns = ( 18.026 - 18.875 ) 
    Source Clock Delay      (SCD):    -0.612ns = ( 18.263 - 18.875 ) 
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    19.125 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    19.565    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    17.186 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    17.685    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    17.711 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         0.552    18.263    core/clk
    SLICE_X38Y127        FDRE                                         r  core/LATCHED_OUTPUT[8].FDR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDRE (Prop_fdre_C_Q)         0.164    18.427 r  core/LATCHED_OUTPUT[8].FDR_1/Q
                         net (fo=1, routed)           0.820    19.247    core/first_latch[8]
    SLICE_X39Y75         FDRE                                         r  core/LATCHED_OUTPUT[8].FDR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    19.313 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    19.793    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    16.630 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    17.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    17.202 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         0.824    18.026    core/clk
    SLICE_X39Y75         FDRE                                         r  core/LATCHED_OUTPUT[8].FDR_2/C
                         clock pessimism              0.509    18.535    
    SLICE_X39Y75         FDRE (Hold_fdre_C_D)         0.060    18.595    core/LATCHED_OUTPUT[8].FDR_2
  -------------------------------------------------------------------
                         required time                        -18.595    
                         arrival time                          19.247    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 core/LATCHED_OUTPUT[12].FDR_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Destination:            core/LATCHED_OUTPUT[12].FDR_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@18.875ns - clk_out1_clk_wiz_0 rise@18.875ns)
  Data Path Delay:        0.986ns  (logic 0.164ns (16.632%)  route 0.822ns (83.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns = ( 18.026 - 18.875 ) 
    Source Clock Delay      (SCD):    -0.612ns = ( 18.263 - 18.875 ) 
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    19.125 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    19.565    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    17.186 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    17.685    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    17.711 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         0.552    18.263    core/clk
    SLICE_X38Y128        FDRE                                         r  core/LATCHED_OUTPUT[12].FDR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        FDRE (Prop_fdre_C_Q)         0.164    18.427 r  core/LATCHED_OUTPUT[12].FDR_1/Q
                         net (fo=1, routed)           0.822    19.249    core/first_latch[12]
    SLICE_X39Y75         FDRE                                         r  core/LATCHED_OUTPUT[12].FDR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    19.313 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    19.793    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    16.630 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    17.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    17.202 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         0.824    18.026    core/clk
    SLICE_X39Y75         FDRE                                         r  core/LATCHED_OUTPUT[12].FDR_2/C
                         clock pessimism              0.509    18.535    
    SLICE_X39Y75         FDRE (Hold_fdre_C_D)         0.061    18.596    core/LATCHED_OUTPUT[12].FDR_2
  -------------------------------------------------------------------
                         required time                        -18.596    
                         arrival time                          19.249    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 core/LATCHED_OUTPUT[20].FDR_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Destination:            core/LATCHED_OUTPUT[20].FDR_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@18.875ns - clk_out1_clk_wiz_0 rise@18.875ns)
  Data Path Delay:        1.016ns  (logic 0.164ns (16.148%)  route 0.852ns (83.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns = ( 18.026 - 18.875 ) 
    Source Clock Delay      (SCD):    -0.610ns = ( 18.265 - 18.875 ) 
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    19.125 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    19.565    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    17.186 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    17.685    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    17.711 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         0.554    18.265    core/clk
    SLICE_X38Y130        FDRE                                         r  core/LATCHED_OUTPUT[20].FDR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y130        FDRE (Prop_fdre_C_Q)         0.164    18.429 r  core/LATCHED_OUTPUT[20].FDR_1/Q
                         net (fo=1, routed)           0.852    19.280    core/first_latch[20]
    SLICE_X39Y74         FDRE                                         r  core/LATCHED_OUTPUT[20].FDR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    19.313 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    19.793    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    16.630 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    17.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    17.202 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         0.824    18.026    core/clk
    SLICE_X39Y74         FDRE                                         r  core/LATCHED_OUTPUT[20].FDR_2/C
                         clock pessimism              0.509    18.535    
    SLICE_X39Y74         FDRE (Hold_fdre_C_D)         0.055    18.590    core/LATCHED_OUTPUT[20].FDR_2
  -------------------------------------------------------------------
                         required time                        -18.590    
                         arrival time                          19.280    
  -------------------------------------------------------------------
                         slack                                  0.691    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 18.875 28.875 }
Period(ns):         20.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y125    core/LATCHED_OUTPUT[0].FDR_1/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X39Y125    core/LATCHED_OUTPUT[0].FDR_2/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y127    core/LATCHED_OUTPUT[10].FDR_1/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X39Y75     core/LATCHED_OUTPUT[10].FDR_2/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y127    core/LATCHED_OUTPUT[11].FDR_1/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y75     core/LATCHED_OUTPUT[11].FDR_2/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y128    core/LATCHED_OUTPUT[12].FDR_1/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X39Y75     core/LATCHED_OUTPUT[12].FDR_2/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y125    core/LATCHED_OUTPUT[0].FDR_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y125    core/LATCHED_OUTPUT[0].FDR_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y125    core/LATCHED_OUTPUT[0].FDR_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y125    core/LATCHED_OUTPUT[0].FDR_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y127    core/LATCHED_OUTPUT[10].FDR_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y127    core/LATCHED_OUTPUT[10].FDR_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y75     core/LATCHED_OUTPUT[10].FDR_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y75     core/LATCHED_OUTPUT[10].FDR_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y127    core/LATCHED_OUTPUT[11].FDR_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y127    core/LATCHED_OUTPUT[11].FDR_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y125    core/LATCHED_OUTPUT[0].FDR_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y125    core/LATCHED_OUTPUT[0].FDR_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y125    core/LATCHED_OUTPUT[0].FDR_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y125    core/LATCHED_OUTPUT[0].FDR_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y127    core/LATCHED_OUTPUT[10].FDR_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y127    core/LATCHED_OUTPUT[10].FDR_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y75     core/LATCHED_OUTPUT[10].FDR_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y75     core/LATCHED_OUTPUT[10].FDR_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y127    core/LATCHED_OUTPUT[11].FDR_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y127    core/LATCHED_OUTPUT[11].FDR_1/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 1.000 }
Period(ns):         20.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y20   clk_wiz/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 1.214ns (26.507%)  route 3.366ns (73.493%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 3.637 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.794    -0.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X48Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDCE (Prop_fdce_C_Q)         0.419    -0.327 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/Q
                         net (fo=5, routed)           0.894     0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg_n_0_[5]
    SLICE_X48Y29         LUT5 (Prop_lut5_I0_O)        0.299     0.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__0_i_25/O
                         net (fo=2, routed)           0.634     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__0_i_2
    SLICE_X48Y29         LUT6 (Prop_lut6_I5_O)        0.124     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__0_i_13/O
                         net (fo=1, routed)           0.484     2.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_idle_mode_reg_1
    SLICE_X46Y29         LUT6 (Prop_lut6_I4_O)        0.124     2.232 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/g0_b0__0_i_2/O
                         net (fo=27, routed)          0.748     2.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_read_mode_reg_0[0]
    SLICE_X52Y30         LUT5 (Prop_lut5_I1_O)        0.124     3.104 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__7/O
                         net (fo=1, routed)           0.606     3.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__7_n_0
    SLICE_X52Y30         LUT3 (Prop_lut3_I0_O)        0.124     3.834 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/dec_wdc_r_i_1/O
                         net (fo=1, routed)           0.000     3.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_13
    SLICE_X52Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.658     3.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X52Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.496     4.133    
                         clock uncertainty           -0.067     4.066    
    SLICE_X52Y30         FDCE (Setup_fdce_C_D)        0.029     4.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                          4.095    
                         arrival time                          -3.834    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/s_den_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 1.086ns (25.743%)  route 3.133ns (74.257%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 3.702 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.799    -0.741    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X34Y28         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/s_den_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.223 f  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/s_den_i_reg/Q
                         net (fo=6, routed)           1.094     0.871    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/s_den_i
    SLICE_X16Y27         LUT5 (Prop_lut5_I3_O)        0.118     0.989 f  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_drdy_status_reg_ff_i_2/O
                         net (fo=4, routed)           0.844     1.833    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/ram_empty_fb_i_reg
    SLICE_X15Y28         LUT6 (Prop_lut6_I4_O)        0.326     2.159 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4/O
                         net (fo=10, routed)          0.754     2.913    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rx_fifo_rd
    SLICE_X7Y28          LUT5 (Prop_lut5_I2_O)        0.124     3.037 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.441     3.478    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I
    RAMB18_X0Y10         RAMB18E1                                     r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.722     3.702    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_dclk_o
    RAMB18_X0Y10         RAMB18E1                                     r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.568     4.270    
                         clock uncertainty           -0.067     4.202    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443     3.759    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          3.759    
                         arrival time                          -3.478    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 1.384ns (30.277%)  route 3.187ns (69.723%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 3.652 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.802    -0.738    ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X32Y29         FDRE                                         r  ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.282 f  ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/Q
                         net (fo=40, routed)          1.090     0.809    ila/inst/ila_core_inst/u_ila_regs/s_daddr[4]
    SLICE_X32Y29         LUT4 (Prop_lut4_I0_O)        0.152     0.961 f  ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[7]_i_9/O
                         net (fo=3, routed)           0.612     1.572    ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[7]_i_9_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I1_O)        0.332     1.904 r  ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_10/O
                         net (fo=1, routed)           0.542     2.447    ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_10_n_0
    SLICE_X27Y28         LUT5 (Prop_lut5_I0_O)        0.118     2.565 r  ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          0.943     3.507    ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3_n_0
    SLICE_X35Y28         LUT6 (Prop_lut6_I1_O)        0.326     3.833 r  ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[11]_i_1/O
                         net (fo=1, routed)           0.000     3.833    ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[11]_i_1_n_0
    SLICE_X35Y28         FDRE                                         r  ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.673     3.652    ila/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X35Y28         FDRE                                         r  ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/C
                         clock pessimism              0.568     4.220    
                         clock uncertainty           -0.067     4.153    
    SLICE_X35Y28         FDRE (Setup_fdre_C_D)        0.032     4.185    ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]
  -------------------------------------------------------------------
                         required time                          4.185    
                         arrival time                          -3.833    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.541ns  (logic 1.384ns (30.480%)  route 3.157ns (69.520%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 3.655 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.802    -0.738    ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X32Y29         FDRE                                         r  ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.282 f  ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/Q
                         net (fo=40, routed)          1.090     0.809    ila/inst/ila_core_inst/u_ila_regs/s_daddr[4]
    SLICE_X32Y29         LUT4 (Prop_lut4_I0_O)        0.152     0.961 f  ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[7]_i_9/O
                         net (fo=3, routed)           0.612     1.572    ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[7]_i_9_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I1_O)        0.332     1.904 r  ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_10/O
                         net (fo=1, routed)           0.542     2.447    ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_10_n_0
    SLICE_X27Y28         LUT5 (Prop_lut5_I0_O)        0.118     2.565 r  ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          0.912     3.477    ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3_n_0
    SLICE_X24Y28         LUT6 (Prop_lut6_I1_O)        0.326     3.803 r  ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[8]_i_1/O
                         net (fo=1, routed)           0.000     3.803    ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[8]_i_1_n_0
    SLICE_X24Y28         FDRE                                         r  ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.676     3.655    ila/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X24Y28         FDRE                                         r  ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]/C
                         clock pessimism              0.568     4.223    
                         clock uncertainty           -0.067     4.156    
    SLICE_X24Y28         FDRE (Setup_fdre_C_D)        0.031     4.187    ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]
  -------------------------------------------------------------------
                         required time                          4.187    
                         arrival time                          -3.803    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/s_den_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.086ns (25.225%)  route 3.219ns (74.775%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 3.654 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.799    -0.741    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X34Y28         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/s_den_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.223 f  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/s_den_i_reg/Q
                         net (fo=6, routed)           1.094     0.871    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/s_den_i
    SLICE_X16Y27         LUT5 (Prop_lut5_I3_O)        0.118     0.989 f  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_drdy_status_reg_ff_i_2/O
                         net (fo=4, routed)           0.844     1.833    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/ram_empty_fb_i_reg
    SLICE_X15Y28         LUT6 (Prop_lut6_I4_O)        0.326     2.159 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4/O
                         net (fo=10, routed)          0.766     2.925    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rx_fifo_rd
    SLICE_X8Y28          LUT4 (Prop_lut4_I3_O)        0.124     3.049 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.516     3.565    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X9Y25          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.675     3.654    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/s_dclk_o
    SLICE_X9Y25          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
                         clock pessimism              0.568     4.222    
                         clock uncertainty           -0.067     4.155    
    SLICE_X9Y25          FDRE (Setup_fdre_C_CE)      -0.205     3.950    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                          3.950    
                         arrival time                          -3.565    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/s_den_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.086ns (25.225%)  route 3.219ns (74.775%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 3.654 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.799    -0.741    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X34Y28         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/s_den_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.223 f  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/s_den_i_reg/Q
                         net (fo=6, routed)           1.094     0.871    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/s_den_i
    SLICE_X16Y27         LUT5 (Prop_lut5_I3_O)        0.118     0.989 f  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_drdy_status_reg_ff_i_2/O
                         net (fo=4, routed)           0.844     1.833    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/ram_empty_fb_i_reg
    SLICE_X15Y28         LUT6 (Prop_lut6_I4_O)        0.326     2.159 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4/O
                         net (fo=10, routed)          0.766     2.925    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rx_fifo_rd
    SLICE_X8Y28          LUT4 (Prop_lut4_I3_O)        0.124     3.049 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.516     3.565    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X9Y25          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.675     3.654    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/s_dclk_o
    SLICE_X9Y25          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/C
                         clock pessimism              0.568     4.222    
                         clock uncertainty           -0.067     4.155    
    SLICE_X9Y25          FDRE (Setup_fdre_C_CE)      -0.205     3.950    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                          3.950    
                         arrival time                          -3.565    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/s_den_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.086ns (25.225%)  route 3.219ns (74.775%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 3.654 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.799    -0.741    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X34Y28         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/s_den_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.223 f  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/s_den_i_reg/Q
                         net (fo=6, routed)           1.094     0.871    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/s_den_i
    SLICE_X16Y27         LUT5 (Prop_lut5_I3_O)        0.118     0.989 f  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_drdy_status_reg_ff_i_2/O
                         net (fo=4, routed)           0.844     1.833    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/ram_empty_fb_i_reg
    SLICE_X15Y28         LUT6 (Prop_lut6_I4_O)        0.326     2.159 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4/O
                         net (fo=10, routed)          0.766     2.925    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rx_fifo_rd
    SLICE_X8Y28          LUT4 (Prop_lut4_I3_O)        0.124     3.049 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.516     3.565    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X9Y25          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.675     3.654    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/s_dclk_o
    SLICE_X9Y25          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/C
                         clock pessimism              0.568     4.222    
                         clock uncertainty           -0.067     4.155    
    SLICE_X9Y25          FDRE (Setup_fdre_C_CE)      -0.205     3.950    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                          3.950    
                         arrival time                          -3.565    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/s_den_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.086ns (25.225%)  route 3.219ns (74.775%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 3.654 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.799    -0.741    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X34Y28         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/s_den_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.223 f  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/s_den_i_reg/Q
                         net (fo=6, routed)           1.094     0.871    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/s_den_i
    SLICE_X16Y27         LUT5 (Prop_lut5_I3_O)        0.118     0.989 f  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_drdy_status_reg_ff_i_2/O
                         net (fo=4, routed)           0.844     1.833    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/ram_empty_fb_i_reg
    SLICE_X15Y28         LUT6 (Prop_lut6_I4_O)        0.326     2.159 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4/O
                         net (fo=10, routed)          0.766     2.925    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rx_fifo_rd
    SLICE_X8Y28          LUT4 (Prop_lut4_I3_O)        0.124     3.049 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.516     3.565    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X9Y25          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.675     3.654    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/s_dclk_o
    SLICE_X9Y25          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[16]/C
                         clock pessimism              0.568     4.222    
                         clock uncertainty           -0.067     4.155    
    SLICE_X9Y25          FDRE (Setup_fdre_C_CE)      -0.205     3.950    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[16]
  -------------------------------------------------------------------
                         required time                          3.950    
                         arrival time                          -3.565    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/s_den_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.086ns (25.225%)  route 3.219ns (74.775%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 3.654 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.799    -0.741    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X34Y28         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/s_den_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.223 f  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/s_den_i_reg/Q
                         net (fo=6, routed)           1.094     0.871    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/s_den_i
    SLICE_X16Y27         LUT5 (Prop_lut5_I3_O)        0.118     0.989 f  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_drdy_status_reg_ff_i_2/O
                         net (fo=4, routed)           0.844     1.833    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/ram_empty_fb_i_reg
    SLICE_X15Y28         LUT6 (Prop_lut6_I4_O)        0.326     2.159 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4/O
                         net (fo=10, routed)          0.766     2.925    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rx_fifo_rd
    SLICE_X8Y28          LUT4 (Prop_lut4_I3_O)        0.124     3.049 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.516     3.565    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X8Y25          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.675     3.654    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/s_dclk_o
    SLICE_X8Y25          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[17]/C
                         clock pessimism              0.568     4.222    
                         clock uncertainty           -0.067     4.155    
    SLICE_X8Y25          FDRE (Setup_fdre_C_CE)      -0.169     3.986    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[17]
  -------------------------------------------------------------------
                         required time                          3.986    
                         arrival time                          -3.565    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/s_den_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.086ns (25.225%)  route 3.219ns (74.775%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 3.654 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.799    -0.741    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X34Y28         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/s_den_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.223 f  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/s_den_i_reg/Q
                         net (fo=6, routed)           1.094     0.871    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/s_den_i
    SLICE_X16Y27         LUT5 (Prop_lut5_I3_O)        0.118     0.989 f  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_drdy_status_reg_ff_i_2/O
                         net (fo=4, routed)           0.844     1.833    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/ram_empty_fb_i_reg
    SLICE_X15Y28         LUT6 (Prop_lut6_I4_O)        0.326     2.159 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4/O
                         net (fo=10, routed)          0.766     2.925    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rx_fifo_rd
    SLICE_X8Y28          LUT4 (Prop_lut4_I3_O)        0.124     3.049 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.516     3.565    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X8Y25          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.675     3.654    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/s_dclk_o
    SLICE_X8Y25          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/C
                         clock pessimism              0.568     4.222    
                         clock uncertainty           -0.067     4.155    
    SLICE_X8Y25          FDRE (Setup_fdre_C_CE)      -0.169     3.986    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                          3.986    
                         arrival time                          -3.565    
  -------------------------------------------------------------------
                         slack                                  0.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.204ns (52.506%)  route 0.185ns (47.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.612    -0.552    ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      0.204    -0.348 r  ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[22]
                         net (fo=1, routed)           0.185    -0.163    ila/inst/ila_core_inst/xsdb_memory_read_inst/DIN_I[78]
    SLICE_X9Y49          FDRE                                         r  ila/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.917    -0.756    ila/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X9Y49          FDRE                                         r  ila/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[78]/C
                         clock pessimism              0.504    -0.252    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.072    -0.180    ila/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[78]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.566%)  route 0.170ns (53.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.635    -0.529    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/s_dclk_o
    SLICE_X8Y17          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.148    -0.381 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[53]/Q
                         net (fo=1, routed)           0.170    -0.211    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1[53]
    RAMB36_X0Y3          RAMB36E1                                     r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.951    -0.722    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X0Y3          RAMB36E1                                     r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.471    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[21])
                                                      0.243    -0.228    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.533%)  route 0.170ns (53.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.635    -0.529    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/s_dclk_o
    SLICE_X8Y17          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.148    -0.381 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[55]/Q
                         net (fo=1, routed)           0.170    -0.211    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1[55]
    RAMB36_X0Y3          RAMB36E1                                     r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.951    -0.722    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X0Y3          RAMB36E1                                     r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.471    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[23])
                                                      0.243    -0.228    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.204ns (52.506%)  route 0.185ns (47.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.612    -0.552    ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      0.204    -0.348 r  ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[20]
                         net (fo=1, routed)           0.185    -0.163    ila/inst/ila_core_inst/xsdb_memory_read_inst/DIN_I[76]
    SLICE_X9Y49          FDRE                                         r  ila/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.917    -0.756    ila/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X9Y49          FDRE                                         r  ila/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[76]/C
                         clock pessimism              0.504    -0.252    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.070    -0.182    ila/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[76]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.194%)  route 0.172ns (53.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.635    -0.529    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/s_dclk_o
    SLICE_X8Y17          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.148    -0.381 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[51]/Q
                         net (fo=1, routed)           0.172    -0.208    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1[51]
    RAMB36_X0Y3          RAMB36E1                                     r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.951    -0.722    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X0Y3          RAMB36E1                                     r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.471    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[19])
                                                      0.242    -0.229    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.669%)  route 0.241ns (65.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.637    -0.527    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/s_dclk_o
    SLICE_X13Y14         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.128    -0.399 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[57]/Q
                         net (fo=1, routed)           0.241    -0.157    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[57]
    RAMB36_X0Y2          RAMB36E1                                     r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.956    -0.717    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X0Y2          RAMB36E1                                     r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.445    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[25])
                                                      0.242    -0.203    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.665    -0.499    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLICE_X7Y34          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[21]/Q
                         net (fo=4, routed)           0.068    -0.290    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_21_23/DIA
    SLICE_X6Y34          RAMD64E                                      r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.940    -0.733    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_21_23/WCLK
    SLICE_X6Y34          RAMD64E                                      r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_21_23/RAMA/CLK
                         clock pessimism              0.248    -0.486    
    SLICE_X6Y34          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.339    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_21_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_24_26/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.635    -0.529    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLICE_X9Y32          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[24]/Q
                         net (fo=4, routed)           0.068    -0.320    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_24_26/DIA
    SLICE_X8Y32          RAMD64E                                      r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_24_26/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.908    -0.765    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_24_26/WCLK
    SLICE_X8Y32          RAMD64E                                      r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_24_26/RAMA/CLK
                         clock pessimism              0.250    -0.516    
    SLICE_X8Y32          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.369    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_24_26/RAMA
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.644%)  route 0.255ns (64.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.625    -0.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X48Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/Q
                         net (fo=3, routed)           0.255    -0.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]_0[1]
    SLICE_X53Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.897    -0.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X53Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                         clock pessimism              0.501    -0.276    
    SLICE_X53Y33         FDRE (Hold_fdre_C_D)         0.075    -0.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ila/inst/ila_core_inst/shifted_data_in_reg[8][60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.148ns (36.930%)  route 0.253ns (63.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.642    -0.522    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X14Y49         FDRE                                         r  ila/inst/ila_core_inst/shifted_data_in_reg[8][60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.148    -0.374 r  ila/inst/ila_core_inst/shifted_data_in_reg[8][60]/Q
                         net (fo=1, routed)           0.253    -0.121    ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y10         RAMB36E1                                     r  ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.888    -0.785    ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.504    -0.281    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.102    -0.179    ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X0Y16     ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB18_X0Y16     ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X0Y9      ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB36_X0Y9      ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X0Y10     ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB36_X0Y10     ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X1Y8      ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB36_X1Y8      ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X0Y6      ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB36_X0Y6      ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y22     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y22     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y22     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y22     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y22     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y22     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y22     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y22     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y22     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y22     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y22     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y22     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y22     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y22     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y22     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y22     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y22     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y22     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y22     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y22     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       25.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.109ns  (required time - arrival time)
  Source:                 AESGoogleVault/state_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AESGoogleVault/data_o_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clk_wiz_0 rise@40.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.642ns  (logic 2.617ns (17.873%)  route 12.025ns (82.127%))
  Logic Levels:           10  (LUT2=4 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 38.662 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         1.819    -0.721    AESGoogleVault/clk
    SLICE_X21Y48         FDRE                                         r  AESGoogleVault/state_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  AESGoogleVault/state_reg[42]/Q
                         net (fo=12, routed)          1.578     1.314    AESGoogleVault/ks_inst/Q[42]
    SLICE_X15Y51         LUT2 (Prop_lut2_I1_O)        0.150     1.464 r  AESGoogleVault/ks_inst/data_o[47]_i_24/O
                         net (fo=3, routed)           0.875     2.339    AESGoogleVault/ks_inst/sbox_inst05/sbox_update.T4
    SLICE_X14Y52         LUT3 (Prop_lut3_I2_O)        0.326     2.665 r  AESGoogleVault/ks_inst/data_o[47]_i_20/O
                         net (fo=5, routed)           0.531     3.196    AESGoogleVault/ks_inst/sbox_inst05/sbox_update.T13
    SLICE_X15Y52         LUT2 (Prop_lut2_I0_O)        0.124     3.320 r  AESGoogleVault/ks_inst/data_o[111]_i_47/O
                         net (fo=2, routed)           0.812     4.132    AESGoogleVault/ks_inst/sbox_inst05/sbox_update.M1
    SLICE_X14Y52         LUT5 (Prop_lut5_I0_O)        0.124     4.256 r  AESGoogleVault/ks_inst/data_o[111]_i_27/O
                         net (fo=23, routed)          1.192     5.449    AESGoogleVault/ks_inst/sbox_inst05/sbox_update.M21
    SLICE_X12Y53         LUT5 (Prop_lut5_I3_O)        0.150     5.599 r  AESGoogleVault/ks_inst/data_o[47]_i_13/O
                         net (fo=1, routed)           1.145     6.744    AESGoogleVault/ks_inst/sbox_inst05/sbox_update.M55
    SLICE_X15Y53         LUT5 (Prop_lut5_I0_O)        0.356     7.100 r  AESGoogleVault/ks_inst/data_o[47]_i_6/O
                         net (fo=10, routed)          2.177     9.277    AESGoogleVault/ks_inst/p_1_in207_in[7]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.351     9.628 r  AESGoogleVault/ks_inst/data_o[113]_i_21/O
                         net (fo=3, routed)           0.970    10.599    AESGoogleVault/ks_inst/subbytes_pst.subbytes_pst_encrypt.b210_out[7]
    SLICE_X31Y50         LUT6 (Prop_lut6_I0_O)        0.332    10.931 r  AESGoogleVault/ks_inst/data_o[115]_i_14/O
                         net (fo=1, routed)           0.816    11.747    AESGoogleVault/ks_inst/data_o[115]_i_14_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I3_O)        0.124    11.871 r  AESGoogleVault/ks_inst/data_o[115]_i_7/O
                         net (fo=1, routed)           0.967    12.838    AESGoogleVault/ks_inst/subbytes_pst.subbytes_pst_encrypt.ark_i[115]
    SLICE_X38Y49         LUT2 (Prop_lut2_I1_O)        0.124    12.962 r  AESGoogleVault/ks_inst/data_o[115]_i_2/O
                         net (fo=2, routed)           0.959    13.922    AESGoogleVault/state_new[115]
    SLICE_X39Y45         FDRE                                         r  AESGoogleVault/data_o_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    35.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639    36.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         1.683    38.662    AESGoogleVault/clk
    SLICE_X39Y45         FDRE                                         r  AESGoogleVault/data_o_reg[115]/C
                         clock pessimism              0.568    39.230    
                         clock uncertainty           -0.095    39.136    
    SLICE_X39Y45         FDRE (Setup_fdre_C_D)       -0.105    39.031    AESGoogleVault/data_o_reg[115]
  -------------------------------------------------------------------
                         required time                         39.031    
                         arrival time                         -13.922    
  -------------------------------------------------------------------
                         slack                                 25.109    

Slack (MET) :             25.195ns  (required time - arrival time)
  Source:                 AESGoogleVault/state_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AESGoogleVault/state_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clk_wiz_0 rise@40.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.693ns  (logic 2.741ns (18.655%)  route 11.952ns (81.345%))
  Logic Levels:           11  (LUT2=4 LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 38.664 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         1.819    -0.721    AESGoogleVault/clk
    SLICE_X21Y48         FDRE                                         r  AESGoogleVault/state_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  AESGoogleVault/state_reg[42]/Q
                         net (fo=12, routed)          1.578     1.314    AESGoogleVault/ks_inst/Q[42]
    SLICE_X15Y51         LUT2 (Prop_lut2_I1_O)        0.150     1.464 r  AESGoogleVault/ks_inst/data_o[47]_i_24/O
                         net (fo=3, routed)           0.875     2.339    AESGoogleVault/ks_inst/sbox_inst05/sbox_update.T4
    SLICE_X14Y52         LUT3 (Prop_lut3_I2_O)        0.326     2.665 r  AESGoogleVault/ks_inst/data_o[47]_i_20/O
                         net (fo=5, routed)           0.531     3.196    AESGoogleVault/ks_inst/sbox_inst05/sbox_update.T13
    SLICE_X15Y52         LUT2 (Prop_lut2_I0_O)        0.124     3.320 r  AESGoogleVault/ks_inst/data_o[111]_i_47/O
                         net (fo=2, routed)           0.812     4.132    AESGoogleVault/ks_inst/sbox_inst05/sbox_update.M1
    SLICE_X14Y52         LUT5 (Prop_lut5_I0_O)        0.124     4.256 r  AESGoogleVault/ks_inst/data_o[111]_i_27/O
                         net (fo=23, routed)          1.192     5.449    AESGoogleVault/ks_inst/sbox_inst05/sbox_update.M21
    SLICE_X12Y53         LUT5 (Prop_lut5_I3_O)        0.150     5.599 r  AESGoogleVault/ks_inst/data_o[47]_i_13/O
                         net (fo=1, routed)           1.145     6.744    AESGoogleVault/ks_inst/sbox_inst05/sbox_update.M55
    SLICE_X15Y53         LUT5 (Prop_lut5_I0_O)        0.356     7.100 r  AESGoogleVault/ks_inst/data_o[47]_i_6/O
                         net (fo=10, routed)          2.177     9.277    AESGoogleVault/ks_inst/p_1_in207_in[7]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.351     9.628 r  AESGoogleVault/ks_inst/data_o[113]_i_21/O
                         net (fo=3, routed)           0.970    10.599    AESGoogleVault/ks_inst/subbytes_pst.subbytes_pst_encrypt.b210_out[7]
    SLICE_X31Y50         LUT6 (Prop_lut6_I0_O)        0.332    10.931 r  AESGoogleVault/ks_inst/data_o[115]_i_14/O
                         net (fo=1, routed)           0.816    11.747    AESGoogleVault/ks_inst/data_o[115]_i_14_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I3_O)        0.124    11.871 r  AESGoogleVault/ks_inst/data_o[115]_i_7/O
                         net (fo=1, routed)           0.967    12.838    AESGoogleVault/ks_inst/subbytes_pst.subbytes_pst_encrypt.ark_i[115]
    SLICE_X38Y49         LUT2 (Prop_lut2_I1_O)        0.124    12.962 r  AESGoogleVault/ks_inst/data_o[115]_i_2/O
                         net (fo=2, routed)           0.886    13.848    AESGoogleVault/ks_inst/data_o[115]_i_2_n_0
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.124    13.972 r  AESGoogleVault/ks_inst/state[115]_i_1__0/O
                         net (fo=1, routed)           0.000    13.972    AESGoogleVault/p_1_in__0[115]
    SLICE_X36Y45         FDRE                                         r  AESGoogleVault/state_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    35.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639    36.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         1.685    38.664    AESGoogleVault/clk
    SLICE_X36Y45         FDRE                                         r  AESGoogleVault/state_reg[115]/C
                         clock pessimism              0.568    39.232    
                         clock uncertainty           -0.095    39.138    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.029    39.167    AESGoogleVault/state_reg[115]
  -------------------------------------------------------------------
                         required time                         39.167    
                         arrival time                         -13.972    
  -------------------------------------------------------------------
                         slack                                 25.195    

Slack (MET) :             25.754ns  (required time - arrival time)
  Source:                 trigger_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AESGoogleVault/ks_inst/ks_o_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clk_wiz_0 rise@40.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.049ns  (logic 1.214ns (8.641%)  route 12.835ns (91.359%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 38.648 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         1.818    -0.722    trigger_0/clk
    SLICE_X13Y39         FDRE                                         r  trigger_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.303 f  trigger_0/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.612     0.309    trigger_0/p_0_in
    SLICE_X13Y39         LUT2 (Prop_lut2_I0_O)        0.299     0.608 f  trigger_0/B_INST_0/O
                         net (fo=545, routed)         6.763     7.371    AESGoogleVault/ks_inst/load_i
    SLICE_X53Y50         LUT4 (Prop_lut4_I0_O)        0.124     7.495 r  AESGoogleVault/ks_inst/ks_o[127]_i_6/O
                         net (fo=128, routed)         4.434    11.929    AESGoogleVault/ks_inst/ks_o[127]_i_6_n_0
    SLICE_X53Y45         LUT4 (Prop_lut4_I1_O)        0.124    12.053 r  AESGoogleVault/ks_inst/ks_o[53]_i_4/O
                         net (fo=1, routed)           0.403    12.457    AESGoogleVault/ks_inst/ks_o[53]_i_4_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I0_O)        0.124    12.581 r  AESGoogleVault/ks_inst/ks_o[53]_i_2/O
                         net (fo=1, routed)           0.622    13.203    AESGoogleVault/ks_inst/ks_o[53]_i_2_n_0
    SLICE_X52Y45         LUT3 (Prop_lut3_I0_O)        0.124    13.327 r  AESGoogleVault/ks_inst/ks_o[53]_i_1/O
                         net (fo=1, routed)           0.000    13.327    AESGoogleVault/ks_inst/p_1_in_0[53]
    SLICE_X52Y45         FDRE                                         r  AESGoogleVault/ks_inst/ks_o_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    35.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639    36.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         1.669    38.648    AESGoogleVault/ks_inst/clk
    SLICE_X52Y45         FDRE                                         r  AESGoogleVault/ks_inst/ks_o_reg[53]/C
                         clock pessimism              0.496    39.144    
                         clock uncertainty           -0.095    39.050    
    SLICE_X52Y45         FDRE (Setup_fdre_C_D)        0.031    39.081    AESGoogleVault/ks_inst/ks_o_reg[53]
  -------------------------------------------------------------------
                         required time                         39.081    
                         arrival time                         -13.327    
  -------------------------------------------------------------------
                         slack                                 25.754    

Slack (MET) :             25.921ns  (required time - arrival time)
  Source:                 AESGoogleVault/state_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AESGoogleVault/state_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clk_wiz_0 rise@40.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.026ns  (logic 1.882ns (13.418%)  route 12.144ns (86.582%))
  Logic Levels:           11  (LUT2=4 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 38.666 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         1.813    -0.727    AESGoogleVault/clk
    SLICE_X34Y43         FDRE                                         r  AESGoogleVault/state_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.209 r  AESGoogleVault/state_reg[85]/Q
                         net (fo=8, routed)           1.954     1.745    AESGoogleVault/ks_inst/Q[85]
    SLICE_X30Y59         LUT2 (Prop_lut2_I0_O)        0.124     1.869 r  AESGoogleVault/ks_inst/data_o[116]_i_60/O
                         net (fo=5, routed)           0.750     2.618    AESGoogleVault/ks_inst/sbox_inst10/p_149_in
    SLICE_X31Y57         LUT4 (Prop_lut4_I2_O)        0.124     2.742 r  AESGoogleVault/ks_inst/data_o[86]_i_24/O
                         net (fo=4, routed)           1.064     3.807    AESGoogleVault/ks_inst/sbox_inst10/sbox_update.T200
    SLICE_X31Y58         LUT2 (Prop_lut2_I0_O)        0.124     3.931 r  AESGoogleVault/ks_inst/data_o[116]_i_49/O
                         net (fo=1, routed)           0.665     4.596    AESGoogleVault/ks_inst/sbox_inst10/sbox_update.T25
    SLICE_X31Y58         LUT5 (Prop_lut5_I1_O)        0.124     4.720 r  AESGoogleVault/ks_inst/data_o[116]_i_32/O
                         net (fo=22, routed)          1.230     5.949    AESGoogleVault/ks_inst/sbox_inst10/sbox_update.M23
    SLICE_X30Y56         LUT6 (Prop_lut6_I4_O)        0.124     6.073 r  AESGoogleVault/ks_inst/data_o[86]_i_18/O
                         net (fo=5, routed)           1.034     7.107    AESGoogleVault/ks_inst/sbox_inst10/p_46_in
    SLICE_X28Y56         LUT2 (Prop_lut2_I1_O)        0.124     7.231 r  AESGoogleVault/ks_inst/data_o[116]_i_20/O
                         net (fo=3, routed)           0.690     7.921    AESGoogleVault/ks_inst/sbox_inst10/p_62_in
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.124     8.045 r  AESGoogleVault/ks_inst/data_o[116]_i_9/O
                         net (fo=10, routed)          2.028    10.073    AESGoogleVault/ks_inst/p_1_in209_in[4]
    SLICE_X29Y49         LUT3 (Prop_lut3_I2_O)        0.124    10.197 r  AESGoogleVault/ks_inst/data_o[108]_i_7/O
                         net (fo=1, routed)           0.815    11.012    AESGoogleVault/ks_inst/data_o[108]_i_7_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I4_O)        0.124    11.136 r  AESGoogleVault/ks_inst/data_o[108]_i_5/O
                         net (fo=1, routed)           0.953    12.089    AESGoogleVault/ks_inst/subbytes_pst.subbytes_pst_encrypt.ark_i[108]
    SLICE_X31Y49         LUT2 (Prop_lut2_I1_O)        0.124    12.213 r  AESGoogleVault/ks_inst/data_o[108]_i_2/O
                         net (fo=2, routed)           0.962    13.176    AESGoogleVault/ks_inst/data_o[108]_i_2_n_0
    SLICE_X30Y48         LUT3 (Prop_lut3_I2_O)        0.124    13.300 r  AESGoogleVault/ks_inst/state[108]_i_1__0/O
                         net (fo=1, routed)           0.000    13.300    AESGoogleVault/p_1_in__0[108]
    SLICE_X30Y48         FDRE                                         r  AESGoogleVault/state_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    35.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639    36.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         1.687    38.666    AESGoogleVault/clk
    SLICE_X30Y48         FDRE                                         r  AESGoogleVault/state_reg[108]/C
                         clock pessimism              0.568    39.234    
                         clock uncertainty           -0.095    39.140    
    SLICE_X30Y48         FDRE (Setup_fdre_C_D)        0.081    39.221    AESGoogleVault/state_reg[108]
  -------------------------------------------------------------------
                         required time                         39.221    
                         arrival time                         -13.300    
  -------------------------------------------------------------------
                         slack                                 25.921    

Slack (MET) :             25.923ns  (required time - arrival time)
  Source:                 AESGoogleVault/ks_inst/fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AESGoogleVault/ks_inst/state_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clk_wiz_0 rise@40.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.908ns  (logic 2.426ns (17.443%)  route 11.482ns (82.557%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 38.500 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         1.630    -0.910    AESGoogleVault/ks_inst/clk
    SLICE_X58Y54         FDRE                                         r  AESGoogleVault/ks_inst/fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.478    -0.432 r  AESGoogleVault/ks_inst/fsm_reg[2]/Q
                         net (fo=123, routed)         3.901     3.469    AESGoogleVault/ks_inst/fsm_reg_n_0_[2]
    SLICE_X51Y55         LUT5 (Prop_lut5_I2_O)        0.295     3.764 r  AESGoogleVault/ks_inst/state[239]_i_23/O
                         net (fo=5, routed)           0.887     4.651    AESGoogleVault/ks_inst/w0_sub_i__0[9]
    SLICE_X52Y54         LUT6 (Prop_lut6_I0_O)        0.124     4.775 r  AESGoogleVault/ks_inst/state[239]_i_29/O
                         net (fo=3, routed)           0.431     5.205    AESGoogleVault/ks_inst/ks_inst1/p_139_in
    SLICE_X52Y56         LUT2 (Prop_lut2_I1_O)        0.119     5.324 r  AESGoogleVault/ks_inst/state[239]_i_17/O
                         net (fo=4, routed)           0.618     5.943    AESGoogleVault/ks_inst/ks_inst1/sbox_update.T150
    SLICE_X52Y57         LUT5 (Prop_lut5_I3_O)        0.358     6.301 r  AESGoogleVault/ks_inst/state[239]_i_22/O
                         net (fo=2, routed)           0.455     6.756    AESGoogleVault/ks_inst/ks_inst1/p_103_in
    SLICE_X52Y57         LUT6 (Prop_lut6_I1_O)        0.326     7.082 r  AESGoogleVault/ks_inst/state[239]_i_12/O
                         net (fo=24, routed)          1.925     9.007    AESGoogleVault/ks_inst/ks_inst1/sbox_update.M20
    SLICE_X51Y56         LUT6 (Prop_lut6_I4_O)        0.124     9.131 r  AESGoogleVault/ks_inst/state[233]_i_6/O
                         net (fo=2, routed)           1.097    10.228    AESGoogleVault/ks_inst/ks_inst1/p_6_in
    SLICE_X49Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.352 r  AESGoogleVault/ks_inst/state[233]_i_2/O
                         net (fo=8, routed)           1.182    11.534    AESGoogleVault/ks_inst/p_4_in[105]
    SLICE_X40Y49         LUT4 (Prop_lut4_I3_O)        0.152    11.686 r  AESGoogleVault/ks_inst/state[201]_i_2/O
                         net (fo=6, routed)           0.987    12.673    AESGoogleVault/ks_inst/p_4_in[73]
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.326    12.999 r  AESGoogleVault/ks_inst/state[41]_i_1/O
                         net (fo=1, routed)           0.000    12.999    AESGoogleVault/ks_inst/state[41]_i_1_n_0
    SLICE_X37Y50         FDRE                                         r  AESGoogleVault/ks_inst/state_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    35.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639    36.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         1.520    38.500    AESGoogleVault/ks_inst/clk
    SLICE_X37Y50         FDRE                                         r  AESGoogleVault/ks_inst/state_reg[41]/C
                         clock pessimism              0.487    38.987    
                         clock uncertainty           -0.095    38.893    
    SLICE_X37Y50         FDRE (Setup_fdre_C_D)        0.029    38.922    AESGoogleVault/ks_inst/state_reg[41]
  -------------------------------------------------------------------
                         required time                         38.922    
                         arrival time                         -12.999    
  -------------------------------------------------------------------
                         slack                                 25.923    

Slack (MET) :             25.925ns  (required time - arrival time)
  Source:                 AESGoogleVault/state_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AESGoogleVault/state_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clk_wiz_0 rise@40.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.971ns  (logic 2.118ns (15.160%)  route 11.853ns (84.840%))
  Logic Levels:           11  (LUT2=3 LUT3=2 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 38.665 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         1.813    -0.727    AESGoogleVault/clk
    SLICE_X34Y43         FDRE                                         r  AESGoogleVault/state_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.209 r  AESGoogleVault/state_reg[85]/Q
                         net (fo=8, routed)           1.954     1.745    AESGoogleVault/ks_inst/Q[85]
    SLICE_X30Y59         LUT2 (Prop_lut2_I0_O)        0.124     1.869 r  AESGoogleVault/ks_inst/data_o[116]_i_60/O
                         net (fo=5, routed)           0.750     2.618    AESGoogleVault/ks_inst/sbox_inst10/p_149_in
    SLICE_X31Y57         LUT4 (Prop_lut4_I2_O)        0.124     2.742 r  AESGoogleVault/ks_inst/data_o[86]_i_24/O
                         net (fo=4, routed)           1.064     3.807    AESGoogleVault/ks_inst/sbox_inst10/sbox_update.T200
    SLICE_X31Y58         LUT2 (Prop_lut2_I0_O)        0.124     3.931 r  AESGoogleVault/ks_inst/data_o[116]_i_49/O
                         net (fo=1, routed)           0.665     4.596    AESGoogleVault/ks_inst/sbox_inst10/sbox_update.T25
    SLICE_X31Y58         LUT5 (Prop_lut5_I1_O)        0.124     4.720 r  AESGoogleVault/ks_inst/data_o[116]_i_32/O
                         net (fo=22, routed)          1.230     5.949    AESGoogleVault/ks_inst/sbox_inst10/sbox_update.M23
    SLICE_X30Y56         LUT6 (Prop_lut6_I4_O)        0.124     6.073 r  AESGoogleVault/ks_inst/data_o[86]_i_18/O
                         net (fo=5, routed)           1.034     7.107    AESGoogleVault/ks_inst/sbox_inst10/p_46_in
    SLICE_X28Y56         LUT2 (Prop_lut2_I1_O)        0.124     7.231 r  AESGoogleVault/ks_inst/data_o[116]_i_20/O
                         net (fo=3, routed)           0.690     7.921    AESGoogleVault/ks_inst/sbox_inst10/p_62_in
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.124     8.045 r  AESGoogleVault/ks_inst/data_o[116]_i_9/O
                         net (fo=10, routed)          2.028    10.073    AESGoogleVault/ks_inst/p_1_in209_in[4]
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.152    10.225 r  AESGoogleVault/ks_inst/data_o[124]_i_14/O
                         net (fo=7, routed)           0.847    11.072    AESGoogleVault/ks_inst/p_34_in[4]
    SLICE_X33Y49         LUT4 (Prop_lut4_I1_O)        0.332    11.404 r  AESGoogleVault/ks_inst/state[116]_i_3__0/O
                         net (fo=1, routed)           0.670    12.074    AESGoogleVault/ks_inst/state[116]_i_3__0_n_0
    SLICE_X33Y49         LUT4 (Prop_lut4_I1_O)        0.124    12.198 r  AESGoogleVault/ks_inst/state[116]_i_2__0/O
                         net (fo=1, routed)           0.922    13.120    AESGoogleVault/ks_inst/state[116]_i_2__0_n_0
    SLICE_X33Y46         LUT3 (Prop_lut3_I2_O)        0.124    13.244 r  AESGoogleVault/ks_inst/state[116]_i_1__0/O
                         net (fo=1, routed)           0.000    13.244    AESGoogleVault/p_1_in__0[116]
    SLICE_X33Y46         FDRE                                         r  AESGoogleVault/state_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    35.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639    36.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         1.686    38.665    AESGoogleVault/clk
    SLICE_X33Y46         FDRE                                         r  AESGoogleVault/state_reg[116]/C
                         clock pessimism              0.568    39.233    
                         clock uncertainty           -0.095    39.139    
    SLICE_X33Y46         FDRE (Setup_fdre_C_D)        0.031    39.170    AESGoogleVault/state_reg[116]
  -------------------------------------------------------------------
                         required time                         39.170    
                         arrival time                         -13.244    
  -------------------------------------------------------------------
                         slack                                 25.925    

Slack (MET) :             25.989ns  (required time - arrival time)
  Source:                 AESGoogleVault/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AESGoogleVault/state_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clk_wiz_0 rise@40.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.659ns  (logic 2.249ns (16.466%)  route 11.410ns (83.534%))
  Logic Levels:           11  (LUT2=4 LUT3=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         1.817    -0.723    AESGoogleVault/clk
    SLICE_X27Y41         FDRE                                         r  AESGoogleVault/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.267 r  AESGoogleVault/state_reg[1]/Q
                         net (fo=10, routed)          1.826     1.559    AESGoogleVault/ks_inst/Q[1]
    SLICE_X13Y57         LUT2 (Prop_lut2_I0_O)        0.120     1.679 r  AESGoogleVault/ks_inst/data_o[6]_i_32/O
                         net (fo=4, routed)           0.861     2.540    AESGoogleVault/ks_inst/sbox_inst00/p_139_in
    SLICE_X14Y56         LUT4 (Prop_lut4_I3_O)        0.327     2.867 r  AESGoogleVault/ks_inst/data_o[99]_i_29/O
                         net (fo=3, routed)           0.965     3.832    AESGoogleVault/ks_inst/sbox_inst00/sbox_update.T170
    SLICE_X13Y57         LUT2 (Prop_lut2_I1_O)        0.124     3.956 r  AESGoogleVault/ks_inst/data_o[100]_i_36/O
                         net (fo=1, routed)           0.665     4.621    AESGoogleVault/ks_inst/sbox_inst00/sbox_update.T25
    SLICE_X13Y57         LUT5 (Prop_lut5_I1_O)        0.124     4.745 r  AESGoogleVault/ks_inst/data_o[100]_i_21/O
                         net (fo=22, routed)          0.967     5.711    AESGoogleVault/ks_inst/sbox_inst00/sbox_update.M23
    SLICE_X12Y57         LUT5 (Prop_lut5_I3_O)        0.124     5.835 r  AESGoogleVault/ks_inst/data_o[97]_i_15/O
                         net (fo=3, routed)           0.971     6.807    AESGoogleVault/ks_inst/sbox_inst00/sbox_update.M49
    SLICE_X12Y54         LUT2 (Prop_lut2_I0_O)        0.150     6.957 r  AESGoogleVault/ks_inst/data_o[100]_i_17/O
                         net (fo=3, routed)           0.824     7.780    AESGoogleVault/ks_inst/sbox_inst00/p_62_in
    SLICE_X15Y54         LUT4 (Prop_lut4_I0_O)        0.328     8.108 r  AESGoogleVault/ks_inst/data_o[2]_i_5/O
                         net (fo=7, routed)           1.445     9.553    AESGoogleVault/ks_inst/p_1_in205_in[2]
    SLICE_X27Y48         LUT2 (Prop_lut2_I0_O)        0.124     9.677 r  AESGoogleVault/ks_inst/data_o[122]_i_16/O
                         net (fo=5, routed)           1.421    11.098    AESGoogleVault/ks_inst/subbytes_pst.subbytes_pst_encrypt.b208_out[2]
    SLICE_X32Y51         LUT6 (Prop_lut6_I2_O)        0.124    11.222 r  AESGoogleVault/ks_inst/state[122]_i_6/O
                         net (fo=1, routed)           0.658    11.880    AESGoogleVault/ks_inst/state[122]_i_6_n_0
    SLICE_X33Y51         LUT4 (Prop_lut4_I2_O)        0.124    12.004 r  AESGoogleVault/ks_inst/state[122]_i_2__0/O
                         net (fo=1, routed)           0.808    12.812    AESGoogleVault/ks_inst/state[122]_i_2__0_n_0
    SLICE_X33Y50         LUT3 (Prop_lut3_I2_O)        0.124    12.936 r  AESGoogleVault/ks_inst/state[122]_i_1__0/O
                         net (fo=1, routed)           0.000    12.936    AESGoogleVault/p_1_in__0[122]
    SLICE_X33Y50         FDRE                                         r  AESGoogleVault/state_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    35.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639    36.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         1.521    38.501    AESGoogleVault/clk
    SLICE_X33Y50         FDRE                                         r  AESGoogleVault/state_reg[122]/C
                         clock pessimism              0.487    38.988    
                         clock uncertainty           -0.095    38.894    
    SLICE_X33Y50         FDRE (Setup_fdre_C_D)        0.031    38.925    AESGoogleVault/state_reg[122]
  -------------------------------------------------------------------
                         required time                         38.925    
                         arrival time                         -12.936    
  -------------------------------------------------------------------
                         slack                                 25.989    

Slack (MET) :             26.004ns  (required time - arrival time)
  Source:                 AESGoogleVault/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AESGoogleVault/state_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clk_wiz_0 rise@40.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.887ns  (logic 2.249ns (16.195%)  route 11.638ns (83.805%))
  Logic Levels:           11  (LUT2=4 LUT3=2 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 38.665 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         1.817    -0.723    AESGoogleVault/clk
    SLICE_X27Y41         FDRE                                         r  AESGoogleVault/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.267 r  AESGoogleVault/state_reg[1]/Q
                         net (fo=10, routed)          1.826     1.559    AESGoogleVault/ks_inst/Q[1]
    SLICE_X13Y57         LUT2 (Prop_lut2_I0_O)        0.120     1.679 r  AESGoogleVault/ks_inst/data_o[6]_i_32/O
                         net (fo=4, routed)           0.861     2.540    AESGoogleVault/ks_inst/sbox_inst00/p_139_in
    SLICE_X14Y56         LUT4 (Prop_lut4_I3_O)        0.327     2.867 r  AESGoogleVault/ks_inst/data_o[99]_i_29/O
                         net (fo=3, routed)           0.965     3.832    AESGoogleVault/ks_inst/sbox_inst00/sbox_update.T170
    SLICE_X13Y57         LUT2 (Prop_lut2_I1_O)        0.124     3.956 r  AESGoogleVault/ks_inst/data_o[100]_i_36/O
                         net (fo=1, routed)           0.665     4.621    AESGoogleVault/ks_inst/sbox_inst00/sbox_update.T25
    SLICE_X13Y57         LUT5 (Prop_lut5_I1_O)        0.124     4.745 r  AESGoogleVault/ks_inst/data_o[100]_i_21/O
                         net (fo=22, routed)          0.967     5.711    AESGoogleVault/ks_inst/sbox_inst00/sbox_update.M23
    SLICE_X12Y57         LUT5 (Prop_lut5_I3_O)        0.124     5.835 r  AESGoogleVault/ks_inst/data_o[97]_i_15/O
                         net (fo=3, routed)           0.971     6.807    AESGoogleVault/ks_inst/sbox_inst00/sbox_update.M49
    SLICE_X12Y54         LUT2 (Prop_lut2_I0_O)        0.150     6.957 r  AESGoogleVault/ks_inst/data_o[100]_i_17/O
                         net (fo=3, routed)           0.824     7.780    AESGoogleVault/ks_inst/sbox_inst00/p_62_in
    SLICE_X15Y54         LUT4 (Prop_lut4_I0_O)        0.328     8.108 r  AESGoogleVault/ks_inst/data_o[2]_i_5/O
                         net (fo=7, routed)           1.445     9.553    AESGoogleVault/ks_inst/p_1_in205_in[2]
    SLICE_X27Y48         LUT2 (Prop_lut2_I0_O)        0.124     9.677 r  AESGoogleVault/ks_inst/data_o[122]_i_16/O
                         net (fo=5, routed)           1.107    10.784    AESGoogleVault/ks_inst/subbytes_pst.subbytes_pst_encrypt.b208_out[2]
    SLICE_X32Y50         LUT3 (Prop_lut3_I2_O)        0.124    10.908 r  AESGoogleVault/ks_inst/data_o[114]_i_9/O
                         net (fo=3, routed)           0.815    11.723    AESGoogleVault/ks_inst/p_34_in[2]
    SLICE_X34Y48         LUT5 (Prop_lut5_I2_O)        0.124    11.847 r  AESGoogleVault/ks_inst/data_o[114]_i_3/O
                         net (fo=2, routed)           1.193    13.040    AESGoogleVault/ks_inst/data_o[114]_i_3_n_0
    SLICE_X33Y43         LUT3 (Prop_lut3_I2_O)        0.124    13.164 r  AESGoogleVault/ks_inst/state[114]_i_1__0/O
                         net (fo=1, routed)           0.000    13.164    AESGoogleVault/p_1_in__0[114]
    SLICE_X33Y43         FDRE                                         r  AESGoogleVault/state_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    35.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639    36.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         1.686    38.665    AESGoogleVault/clk
    SLICE_X33Y43         FDRE                                         r  AESGoogleVault/state_reg[114]/C
                         clock pessimism              0.568    39.233    
                         clock uncertainty           -0.095    39.139    
    SLICE_X33Y43         FDRE (Setup_fdre_C_D)        0.029    39.168    AESGoogleVault/state_reg[114]
  -------------------------------------------------------------------
                         required time                         39.168    
                         arrival time                         -13.164    
  -------------------------------------------------------------------
                         slack                                 26.004    

Slack (MET) :             26.009ns  (required time - arrival time)
  Source:                 AESGoogleVault/state_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AESGoogleVault/state_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clk_wiz_0 rise@40.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.885ns  (logic 2.985ns (21.498%)  route 10.900ns (78.502%))
  Logic Levels:           11  (LUT2=4 LUT3=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 38.664 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         1.815    -0.725    AESGoogleVault/clk
    SLICE_X32Y43         FDRE                                         r  AESGoogleVault/state_reg[119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.269 r  AESGoogleVault/state_reg[119]/Q
                         net (fo=11, routed)          1.500     1.232    AESGoogleVault/ks_inst/Q[119]
    SLICE_X51Y43         LUT2 (Prop_lut2_I0_O)        0.124     1.356 r  AESGoogleVault/ks_inst/data_o[118]_i_36/O
                         net (fo=8, routed)           0.677     2.032    AESGoogleVault/ks_inst/sbox_inst14/p_140_in
    SLICE_X50Y43         LUT3 (Prop_lut3_I0_O)        0.124     2.156 r  AESGoogleVault/ks_inst/data_o[118]_i_56/O
                         net (fo=6, routed)           1.113     3.270    AESGoogleVault/ks_inst/sbox_inst14/sbox_update.T60
    SLICE_X49Y40         LUT2 (Prop_lut2_I1_O)        0.149     3.419 r  AESGoogleVault/ks_inst/data_o[119]_i_28/O
                         net (fo=2, routed)           1.015     4.433    AESGoogleVault/ks_inst/sbox_inst14/sbox_update.M1
    SLICE_X49Y41         LUT5 (Prop_lut5_I2_O)        0.332     4.765 r  AESGoogleVault/ks_inst/data_o[119]_i_18/O
                         net (fo=22, routed)          0.872     5.637    AESGoogleVault/ks_inst/sbox_inst14/sbox_update.M20
    SLICE_X48Y41         LUT5 (Prop_lut5_I1_O)        0.152     5.789 r  AESGoogleVault/ks_inst/data_o[119]_i_13/O
                         net (fo=3, routed)           1.052     6.841    AESGoogleVault/ks_inst/sbox_inst14/sbox_update.M49
    SLICE_X48Y41         LUT5 (Prop_lut5_I1_O)        0.354     7.195 r  AESGoogleVault/ks_inst/data_o[119]_i_14/O
                         net (fo=9, routed)           1.607     8.802    AESGoogleVault/ks_inst/p_1_in188_in[7]
    SLICE_X34Y39         LUT2 (Prop_lut2_I1_O)        0.332     9.134 r  AESGoogleVault/ks_inst/data_o[31]_i_16/O
                         net (fo=10, routed)          0.851     9.985    AESGoogleVault/ks_inst/p_212_in[7]
    SLICE_X32Y40         LUT3 (Prop_lut3_I2_O)        0.154    10.139 r  AESGoogleVault/ks_inst/data_o[28]_i_13/O
                         net (fo=1, routed)           0.815    10.954    AESGoogleVault/ks_inst/data_o[28]_i_13_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I2_O)        0.327    11.281 r  AESGoogleVault/ks_inst/data_o[28]_i_5/O
                         net (fo=1, routed)           0.433    11.715    AESGoogleVault/ks_inst/subbytes_pst.subbytes_pst_encrypt.ark_i[28]
    SLICE_X32Y41         LUT2 (Prop_lut2_I1_O)        0.149    11.864 r  AESGoogleVault/ks_inst/data_o[28]_i_2/O
                         net (fo=2, routed)           0.964    12.828    AESGoogleVault/ks_inst/data_o[28]_i_2_n_0
    SLICE_X28Y40         LUT3 (Prop_lut3_I2_O)        0.332    13.160 r  AESGoogleVault/ks_inst/state[28]_i_1__0/O
                         net (fo=1, routed)           0.000    13.160    AESGoogleVault/p_1_in__0[28]
    SLICE_X28Y40         FDRE                                         r  AESGoogleVault/state_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    35.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639    36.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         1.685    38.664    AESGoogleVault/clk
    SLICE_X28Y40         FDRE                                         r  AESGoogleVault/state_reg[28]/C
                         clock pessimism              0.568    39.232    
                         clock uncertainty           -0.095    39.138    
    SLICE_X28Y40         FDRE (Setup_fdre_C_D)        0.031    39.169    AESGoogleVault/state_reg[28]
  -------------------------------------------------------------------
                         required time                         39.169    
                         arrival time                         -13.160    
  -------------------------------------------------------------------
                         slack                                 26.009    

Slack (MET) :             26.019ns  (required time - arrival time)
  Source:                 AESGoogleVault/ks_inst/fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AESGoogleVault/ks_inst/state_reg[174]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clk_wiz_0 rise@40.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.976ns  (logic 2.569ns (18.382%)  route 11.407ns (81.618%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 38.660 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         1.630    -0.910    AESGoogleVault/ks_inst/clk
    SLICE_X58Y54         FDRE                                         r  AESGoogleVault/ks_inst/fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.478    -0.432 r  AESGoogleVault/ks_inst/fsm_reg[2]/Q
                         net (fo=123, routed)         3.405     2.974    AESGoogleVault/ks_inst/fsm_reg_n_0_[2]
    SLICE_X49Y55         LUT5 (Prop_lut5_I2_O)        0.295     3.269 r  AESGoogleVault/ks_inst/state[237]_i_11/O
                         net (fo=10, routed)          1.466     4.734    AESGoogleVault/ks_inst/w0_sub_i[8]
    SLICE_X52Y58         LUT2 (Prop_lut2_I1_O)        0.152     4.886 r  AESGoogleVault/ks_inst/state[239]_i_20/O
                         net (fo=6, routed)           0.829     5.716    AESGoogleVault/ks_inst/ks_inst1/p_115_in
    SLICE_X53Y56         LUT3 (Prop_lut3_I1_O)        0.354     6.070 r  AESGoogleVault/ks_inst/state[237]_i_12/O
                         net (fo=4, routed)           0.863     6.933    AESGoogleVault/ks_inst/ks_inst1/sbox_update.T200
    SLICE_X53Y56         LUT5 (Prop_lut5_I3_O)        0.354     7.287 r  AESGoogleVault/ks_inst/state[239]_i_14/O
                         net (fo=24, routed)          0.919     8.206    AESGoogleVault/ks_inst/ks_inst1/sbox_update.M23
    SLICE_X53Y57         LUT6 (Prop_lut6_I5_O)        0.332     8.538 r  AESGoogleVault/ks_inst/state[239]_i_4/O
                         net (fo=8, routed)           1.327     9.865    AESGoogleVault/ks_inst/ks_inst1/p_46_in
    SLICE_X50Y53         LUT6 (Prop_lut6_I5_O)        0.124     9.989 r  AESGoogleVault/ks_inst/state[238]_i_2/O
                         net (fo=8, routed)           1.596    11.585    AESGoogleVault/ks_inst/p_4_in[110]
    SLICE_X43Y48         LUT4 (Prop_lut4_I3_O)        0.153    11.738 r  AESGoogleVault/ks_inst/state[206]_i_2/O
                         net (fo=6, routed)           1.001    12.739    AESGoogleVault/ks_inst/p_4_in[78]
    SLICE_X44Y49         LUT5 (Prop_lut5_I4_O)        0.327    13.066 r  AESGoogleVault/ks_inst/state[174]_i_1/O
                         net (fo=1, routed)           0.000    13.066    AESGoogleVault/ks_inst/state[174]_i_1_n_0
    SLICE_X44Y49         FDRE                                         r  AESGoogleVault/ks_inst/state_reg[174]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    35.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639    36.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         1.681    38.660    AESGoogleVault/ks_inst/clk
    SLICE_X44Y49         FDRE                                         r  AESGoogleVault/ks_inst/state_reg[174]/C
                         clock pessimism              0.487    39.148    
                         clock uncertainty           -0.095    39.053    
    SLICE_X44Y49         FDRE (Setup_fdre_C_D)        0.032    39.085    AESGoogleVault/ks_inst/state_reg[174]
  -------------------------------------------------------------------
                         required time                         39.085    
                         arrival time                         -13.066    
  -------------------------------------------------------------------
                         slack                                 26.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 AESGoogleVault/ks_inst/ks_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AESGoogleVault/data_o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.084%)  route 0.316ns (62.916%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         0.569    -0.595    AESGoogleVault/ks_inst/clk
    SLICE_X44Y50         FDRE                                         r  AESGoogleVault/ks_inst/ks_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  AESGoogleVault/ks_inst/ks_o_reg[14]/Q
                         net (fo=3, routed)           0.316    -0.139    AESGoogleVault/ks_inst/ks_o[14]
    SLICE_X38Y40         LUT2 (Prop_lut2_I1_O)        0.045    -0.094 r  AESGoogleVault/ks_inst/data_o[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.094    AESGoogleVault/state_new[14]
    SLICE_X38Y40         FDRE                                         r  AESGoogleVault/data_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         0.909    -0.764    AESGoogleVault/clk
    SLICE_X38Y40         FDRE                                         r  AESGoogleVault/data_o_reg[14]/C
                         clock pessimism              0.504    -0.260    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.120    -0.140    AESGoogleVault/data_o_reg[14]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 AESGoogleVault/ks_inst/ks_o_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AESGoogleVault/data_o_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.254ns (47.918%)  route 0.276ns (52.082%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         0.570    -0.594    AESGoogleVault/ks_inst/clk
    SLICE_X34Y53         FDRE                                         r  AESGoogleVault/ks_inst/ks_o_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  AESGoogleVault/ks_inst/ks_o_reg[68]/Q
                         net (fo=3, routed)           0.220    -0.210    AESGoogleVault/ks_inst/ks_o[68]
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.045    -0.165 r  AESGoogleVault/ks_inst/data_o[68]_i_4/O
                         net (fo=1, routed)           0.056    -0.109    AESGoogleVault/ks_inst/data_o[68]_i_4_n_0
    SLICE_X34Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.064 r  AESGoogleVault/ks_inst/data_o[68]_i_1/O
                         net (fo=1, routed)           0.000    -0.064    AESGoogleVault/state_new[68]
    SLICE_X34Y45         FDRE                                         r  AESGoogleVault/data_o_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         0.911    -0.762    AESGoogleVault/clk
    SLICE_X34Y45         FDRE                                         r  AESGoogleVault/data_o_reg[68]/C
                         clock pessimism              0.504    -0.258    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120    -0.138    AESGoogleVault/data_o_reg[68]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 AESGoogleVault/fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AESGoogleVault/busy_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.209ns (39.917%)  route 0.315ns (60.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         0.569    -0.595    AESGoogleVault/clk
    SLICE_X42Y50         FDRE                                         r  AESGoogleVault/fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  AESGoogleVault/fsm_reg[0]/Q
                         net (fo=12, routed)          0.315    -0.117    AESGoogleVault/fsm_reg_n_0_[0]
    SLICE_X37Y45         LUT5 (Prop_lut5_I0_O)        0.045    -0.072 r  AESGoogleVault/busy_o_i_1/O
                         net (fo=1, routed)           0.000    -0.072    AESGoogleVault/busy_o_i_1_n_0
    SLICE_X37Y45         FDRE                                         r  AESGoogleVault/busy_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         0.911    -0.762    AESGoogleVault/clk
    SLICE_X37Y45         FDRE                                         r  AESGoogleVault/busy_o_reg/C
                         clock pessimism              0.504    -0.258    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.091    -0.167    AESGoogleVault/busy_o_reg
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 AESGoogleVault/ks_inst/ks_o_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AESGoogleVault/data_o_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.209ns (39.663%)  route 0.318ns (60.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         0.570    -0.594    AESGoogleVault/ks_inst/clk
    SLICE_X34Y56         FDRE                                         r  AESGoogleVault/ks_inst/ks_o_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  AESGoogleVault/ks_inst/ks_o_reg[65]/Q
                         net (fo=3, routed)           0.318    -0.112    AESGoogleVault/ks_inst/ks_o[65]
    SLICE_X31Y47         LUT2 (Prop_lut2_I1_O)        0.045    -0.067 r  AESGoogleVault/ks_inst/data_o[65]_i_1/O
                         net (fo=1, routed)           0.000    -0.067    AESGoogleVault/state_new[65]
    SLICE_X31Y47         FDRE                                         r  AESGoogleVault/data_o_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         0.913    -0.760    AESGoogleVault/clk
    SLICE_X31Y47         FDRE                                         r  AESGoogleVault/data_o_reg[65]/C
                         clock pessimism              0.504    -0.256    
    SLICE_X31Y47         FDRE (Hold_fdre_C_D)         0.092    -0.164    AESGoogleVault/data_o_reg[65]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 AESGoogleVault/ks_inst/ks_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AESGoogleVault/data_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.638%)  route 0.351ns (65.362%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         0.568    -0.596    AESGoogleVault/ks_inst/clk
    SLICE_X40Y53         FDRE                                         r  AESGoogleVault/ks_inst/ks_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  AESGoogleVault/ks_inst/ks_o_reg[5]/Q
                         net (fo=2, routed)           0.351    -0.104    AESGoogleVault/ks_inst/ks_o[5]
    SLICE_X36Y41         LUT5 (Prop_lut5_I4_O)        0.045    -0.059 r  AESGoogleVault/ks_inst/data_o[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.059    AESGoogleVault/state_new[5]
    SLICE_X36Y41         FDRE                                         r  AESGoogleVault/data_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         0.910    -0.763    AESGoogleVault/clk
    SLICE_X36Y41         FDRE                                         r  AESGoogleVault/data_o_reg[5]/C
                         clock pessimism              0.504    -0.259    
    SLICE_X36Y41         FDRE (Hold_fdre_C_D)         0.091    -0.168    AESGoogleVault/data_o_reg[5]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 AESGoogleVault/ks_inst/ks_o_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AESGoogleVault/data_o_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.209ns (36.219%)  route 0.368ns (63.781%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         0.568    -0.596    AESGoogleVault/ks_inst/clk
    SLICE_X38Y56         FDRE                                         r  AESGoogleVault/ks_inst/ks_o_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  AESGoogleVault/ks_inst/ks_o_reg[64]/Q
                         net (fo=2, routed)           0.368    -0.064    AESGoogleVault/ks_inst/ks_o[64]
    SLICE_X30Y47         LUT2 (Prop_lut2_I1_O)        0.045    -0.019 r  AESGoogleVault/ks_inst/data_o[64]_i_1/O
                         net (fo=1, routed)           0.000    -0.019    AESGoogleVault/state_new[64]
    SLICE_X30Y47         FDRE                                         r  AESGoogleVault/data_o_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         0.913    -0.760    AESGoogleVault/clk
    SLICE_X30Y47         FDRE                                         r  AESGoogleVault/data_o_reg[64]/C
                         clock pessimism              0.504    -0.256    
    SLICE_X30Y47         FDRE (Hold_fdre_C_D)         0.120    -0.136    AESGoogleVault/data_o_reg[64]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 AESGoogleVault/ks_inst/ks_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AESGoogleVault/data_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.946%)  route 0.362ns (66.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         0.571    -0.593    AESGoogleVault/ks_inst/clk
    SLICE_X36Y51         FDRE                                         r  AESGoogleVault/ks_inst/ks_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  AESGoogleVault/ks_inst/ks_o_reg[8]/Q
                         net (fo=2, routed)           0.362    -0.090    AESGoogleVault/ks_inst/ks_o[8]
    SLICE_X31Y40         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 r  AESGoogleVault/ks_inst/data_o[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.045    AESGoogleVault/state_new[8]
    SLICE_X31Y40         FDRE                                         r  AESGoogleVault/data_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         0.911    -0.762    AESGoogleVault/clk
    SLICE_X31Y40         FDRE                                         r  AESGoogleVault/data_o_reg[8]/C
                         clock pessimism              0.504    -0.258    
    SLICE_X31Y40         FDRE (Hold_fdre_C_D)         0.091    -0.167    AESGoogleVault/data_o_reg[8]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 AESGoogleVault/ks_inst/ks_o_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AESGoogleVault/data_o_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.361%)  route 0.340ns (64.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         0.630    -0.534    AESGoogleVault/ks_inst/clk
    SLICE_X52Y44         FDRE                                         r  AESGoogleVault/ks_inst/ks_o_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  AESGoogleVault/ks_inst/ks_o_reg[26]/Q
                         net (fo=3, routed)           0.340    -0.053    AESGoogleVault/ks_inst/ks_o[26]
    SLICE_X42Y41         LUT2 (Prop_lut2_I1_O)        0.045    -0.008 r  AESGoogleVault/ks_inst/data_o[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.008    AESGoogleVault/state_new[26]
    SLICE_X42Y41         FDRE                                         r  AESGoogleVault/data_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         0.908    -0.765    AESGoogleVault/clk
    SLICE_X42Y41         FDRE                                         r  AESGoogleVault/data_o_reg[26]/C
                         clock pessimism              0.501    -0.265    
    SLICE_X42Y41         FDRE (Hold_fdre_C_D)         0.121    -0.144    AESGoogleVault/data_o_reg[26]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 AESGoogleVault/ks_inst/state_reg[162]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AESGoogleVault/ks_inst/state_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         0.568    -0.596    AESGoogleVault/ks_inst/clk
    SLICE_X43Y55         FDRE                                         r  AESGoogleVault/ks_inst/state_reg[162]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  AESGoogleVault/ks_inst/state_reg[162]/Q
                         net (fo=5, routed)           0.088    -0.367    AESGoogleVault/ks_inst/data2[34]
    SLICE_X42Y55         LUT5 (Prop_lut5_I1_O)        0.045    -0.322 r  AESGoogleVault/ks_inst/state[34]_i_1/O
                         net (fo=1, routed)           0.000    -0.322    AESGoogleVault/ks_inst/state[34]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  AESGoogleVault/ks_inst/state_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         0.838    -0.835    AESGoogleVault/ks_inst/clk
    SLICE_X42Y55         FDRE                                         r  AESGoogleVault/ks_inst/state_reg[34]/C
                         clock pessimism              0.252    -0.583    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.121    -0.462    AESGoogleVault/ks_inst/state_reg[34]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 AESGoogleVault/ks_inst/state_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AESGoogleVault/ks_inst/ks_o_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.519%)  route 0.089ns (32.481%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         0.570    -0.594    AESGoogleVault/ks_inst/clk
    SLICE_X35Y56         FDRE                                         r  AESGoogleVault/ks_inst/state_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  AESGoogleVault/ks_inst/state_reg[97]/Q
                         net (fo=5, routed)           0.089    -0.364    AESGoogleVault/ks_inst/state_reg_n_0_[97]
    SLICE_X34Y56         LUT5 (Prop_lut5_I4_O)        0.045    -0.319 r  AESGoogleVault/ks_inst/ks_o[97]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    AESGoogleVault/ks_inst/p_1_in_0[97]
    SLICE_X34Y56         FDRE                                         r  AESGoogleVault/ks_inst/ks_o_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         0.841    -0.832    AESGoogleVault/ks_inst/clk
    SLICE_X34Y56         FDRE                                         r  AESGoogleVault/ks_inst/ks_o_reg[97]/C
                         clock pessimism              0.251    -0.581    
    SLICE_X34Y56         FDRE (Hold_fdre_C_D)         0.121    -0.460    AESGoogleVault/ks_inst/ks_o_reg[97]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_wiz/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y45     AESGoogleVault/busy_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X15Y41     AESGoogleVault/data_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y51     AESGoogleVault/data_o_reg[100]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y49     AESGoogleVault/data_o_reg[101]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y49     AESGoogleVault/data_o_reg[102]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y46     AESGoogleVault/data_o_reg[103]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X27Y49     AESGoogleVault/data_o_reg[104]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X27Y49     AESGoogleVault/data_o_reg[105]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y45     AESGoogleVault/busy_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y45     AESGoogleVault/busy_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y41     AESGoogleVault/data_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y41     AESGoogleVault/data_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y51     AESGoogleVault/data_o_reg[100]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y51     AESGoogleVault/data_o_reg[100]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y49     AESGoogleVault/data_o_reg[101]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y49     AESGoogleVault/data_o_reg[101]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y49     AESGoogleVault/data_o_reg[102]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y49     AESGoogleVault/data_o_reg[102]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y45     AESGoogleVault/busy_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y45     AESGoogleVault/busy_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y41     AESGoogleVault/data_o_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y41     AESGoogleVault/data_o_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y51     AESGoogleVault/data_o_reg[100]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y51     AESGoogleVault/data_o_reg[100]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y49     AESGoogleVault/data_o_reg[101]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y49     AESGoogleVault/data_o_reg[101]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y49     AESGoogleVault/data_o_reg[102]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y49     AESGoogleVault/data_o_reg[102]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_clk_wiz_0
  To Clock:  clk_out5_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y21   clk_wiz/inst/clkout5_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT4
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       24.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.957ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.011ns  (logic 0.952ns (11.883%)  route 7.059ns (88.117%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 36.374 - 33.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.630     3.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X49Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.456     4.253 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/Q
                         net (fo=4, routed)           1.944     6.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg_0
    SLICE_X53Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/iTDO_i_12/O
                         net (fo=1, routed)           1.484     7.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/iTDO_i_4
    SLICE_X51Y59         LUT6 (Prop_lut6_I4_O)        0.124     7.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/iTDO_i_7/O
                         net (fo=1, routed)           1.929     9.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_reg_3
    SLICE_X46Y32         LUT6 (Prop_lut6_I1_O)        0.124     9.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_4/O
                         net (fo=1, routed)           1.702    11.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_4_n_0
    SLICE_X47Y60         LUT5 (Prop_lut5_I2_O)        0.124    11.809 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_1/O
                         net (fo=1, routed)           0.000    11.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_next
    SLICE_X47Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775    34.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.508    36.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X47Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                         clock pessimism              0.398    36.772    
                         clock uncertainty           -0.035    36.737    
    SLICE_X47Y60         FDRE (Setup_fdre_C_D)        0.029    36.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg
  -------------------------------------------------------------------
                         required time                         36.766    
                         arrival time                         -11.809    
  -------------------------------------------------------------------
                         slack                                 24.957    

Slack (MET) :             25.697ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.304ns  (logic 1.664ns (22.782%)  route 5.640ns (77.218%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.365ns = ( 36.365 - 33.000 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.620     3.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.478     4.265 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.418     6.683    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X43Y75         LUT4 (Prop_lut4_I2_O)        0.301     6.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.814     7.798    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X42Y75         LUT6 (Prop_lut6_I1_O)        0.124     7.922 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.922    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.324     9.760    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X34Y76         LUT5 (Prop_lut5_I1_O)        0.124     9.884 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.084    10.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.124    11.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    11.092    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X34Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775    34.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.499    36.365    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.381    36.746    
                         clock uncertainty           -0.035    36.711    
    SLICE_X34Y74         FDRE (Setup_fdre_C_D)        0.077    36.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.788    
                         arrival time                         -11.092    
  -------------------------------------------------------------------
                         slack                                 25.697    

Slack (MET) :             25.711ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.294ns  (logic 1.664ns (22.813%)  route 5.630ns (77.187%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.365ns = ( 36.365 - 33.000 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.620     3.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.478     4.265 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.418     6.683    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X43Y75         LUT4 (Prop_lut4_I2_O)        0.301     6.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.814     7.798    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X42Y75         LUT6 (Prop_lut6_I1_O)        0.124     7.922 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.922    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.324     9.760    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X34Y76         LUT5 (Prop_lut5_I1_O)        0.124     9.884 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.074    10.958    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.124    11.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    11.082    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X34Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775    34.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.499    36.365    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.381    36.746    
                         clock uncertainty           -0.035    36.711    
    SLICE_X34Y74         FDRE (Setup_fdre_C_D)        0.081    36.792    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.792    
                         arrival time                         -11.082    
  -------------------------------------------------------------------
                         slack                                 25.711    

Slack (MET) :             26.093ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.910ns  (logic 1.664ns (24.081%)  route 5.246ns (75.919%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.365ns = ( 36.365 - 33.000 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.620     3.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.478     4.265 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.418     6.683    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X43Y75         LUT4 (Prop_lut4_I2_O)        0.301     6.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.814     7.798    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X42Y75         LUT6 (Prop_lut6_I1_O)        0.124     7.922 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.922    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.324     9.760    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X34Y76         LUT5 (Prop_lut5_I1_O)        0.124     9.884 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.690    10.574    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.124    10.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X34Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775    34.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.499    36.365    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.381    36.746    
                         clock uncertainty           -0.035    36.711    
    SLICE_X34Y74         FDRE (Setup_fdre_C_D)        0.079    36.790    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.790    
                         arrival time                         -10.698    
  -------------------------------------------------------------------
                         slack                                 26.093    

Slack (MET) :             26.097ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.906ns  (logic 1.664ns (24.095%)  route 5.242ns (75.905%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.365ns = ( 36.365 - 33.000 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.620     3.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.478     4.265 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.418     6.683    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X43Y75         LUT4 (Prop_lut4_I2_O)        0.301     6.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.814     7.798    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X42Y75         LUT6 (Prop_lut6_I1_O)        0.124     7.922 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.922    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.324     9.760    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X34Y76         LUT5 (Prop_lut5_I1_O)        0.124     9.884 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.686    10.570    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.124    10.694 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.694    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X34Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775    34.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.499    36.365    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.381    36.746    
                         clock uncertainty           -0.035    36.711    
    SLICE_X34Y74         FDRE (Setup_fdre_C_D)        0.079    36.790    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.790    
                         arrival time                         -10.694    
  -------------------------------------------------------------------
                         slack                                 26.097    

Slack (MET) :             26.145ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.826ns  (logic 1.664ns (24.377%)  route 5.162ns (75.623%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.367ns = ( 36.367 - 33.000 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.620     3.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.478     4.265 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.418     6.683    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X43Y75         LUT4 (Prop_lut4_I2_O)        0.301     6.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.814     7.798    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X42Y75         LUT6 (Prop_lut6_I1_O)        0.124     7.922 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.922    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.461     9.896    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I5_O)        0.124    10.020 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.469    10.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I5_O)        0.124    10.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X35Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775    34.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.501    36.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.398    36.765    
                         clock uncertainty           -0.035    36.730    
    SLICE_X35Y76         FDRE (Setup_fdre_C_D)        0.029    36.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.759    
                         arrival time                         -10.614    
  -------------------------------------------------------------------
                         slack                                 26.145    

Slack (MET) :             26.174ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.868ns  (logic 1.664ns (24.228%)  route 5.204ns (75.772%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.367ns = ( 36.367 - 33.000 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.620     3.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.478     4.265 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.418     6.683    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X43Y75         LUT4 (Prop_lut4_I2_O)        0.301     6.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.814     7.798    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X42Y75         LUT6 (Prop_lut6_I1_O)        0.124     7.922 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.922    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.152     9.588    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.820    10.531    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I0_O)        0.124    10.655 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X34Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775    34.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.501    36.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.420    36.787    
                         clock uncertainty           -0.035    36.752    
    SLICE_X34Y76         FDRE (Setup_fdre_C_D)        0.077    36.829    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.829    
                         arrival time                         -10.655    
  -------------------------------------------------------------------
                         slack                                 26.174    

Slack (MET) :             26.462ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 1.664ns (25.382%)  route 4.892ns (74.618%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.365ns = ( 36.365 - 33.000 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.620     3.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.478     4.265 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.418     6.683    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X43Y75         LUT4 (Prop_lut4_I2_O)        0.301     6.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.814     7.798    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X42Y75         LUT6 (Prop_lut6_I1_O)        0.124     7.922 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.922    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.324     9.760    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X34Y76         LUT5 (Prop_lut5_I1_O)        0.124     9.884 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.336    10.219    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X34Y75         LUT3 (Prop_lut3_I1_O)        0.124    10.343 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.343    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X34Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775    34.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.499    36.365    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.398    36.763    
                         clock uncertainty           -0.035    36.728    
    SLICE_X34Y75         FDRE (Setup_fdre_C_D)        0.077    36.805    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.805    
                         arrival time                         -10.343    
  -------------------------------------------------------------------
                         slack                                 26.462    

Slack (MET) :             26.469ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.553ns  (logic 1.664ns (25.393%)  route 4.889ns (74.607%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.365ns = ( 36.365 - 33.000 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.620     3.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.478     4.265 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.418     6.683    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X43Y75         LUT4 (Prop_lut4_I2_O)        0.301     6.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.814     7.798    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X42Y75         LUT6 (Prop_lut6_I1_O)        0.124     7.922 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.922    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.324     9.760    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X34Y76         LUT5 (Prop_lut5_I1_O)        0.124     9.884 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.333    10.216    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X34Y75         LUT3 (Prop_lut3_I1_O)        0.124    10.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.340    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X34Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775    34.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.499    36.365    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.398    36.763    
                         clock uncertainty           -0.035    36.728    
    SLICE_X34Y75         FDRE (Setup_fdre_C_D)        0.081    36.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.809    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                 26.469    

Slack (MET) :             26.652ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.394ns  (logic 1.664ns (26.025%)  route 4.730ns (73.975%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.367ns = ( 36.367 - 33.000 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.620     3.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.478     4.265 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.418     6.683    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X43Y75         LUT4 (Prop_lut4_I2_O)        0.301     6.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.814     7.798    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X42Y75         LUT6 (Prop_lut6_I1_O)        0.124     7.922 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.922    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.324     9.760    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X34Y76         LUT5 (Prop_lut5_I1_O)        0.124     9.884 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.174    10.057    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I2_O)        0.124    10.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.181    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X34Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775    34.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.501    36.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.420    36.787    
                         clock uncertainty           -0.035    36.752    
    SLICE_X34Y76         FDRE (Setup_fdre_C_D)        0.081    36.833    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.833    
                         arrival time                         -10.181    
  -------------------------------------------------------------------
                         slack                                 26.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.402%)  route 0.144ns (50.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.819ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.560     1.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X52Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.141     1.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/Q
                         net (fo=5, routed)           0.144     1.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp
    SLICE_X51Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.831     1.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X51Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]/C
                         clock pessimism             -0.139     1.680    
    SLICE_X51Y60         FDRE (Hold_fdre_C_CE)       -0.039     1.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.402%)  route 0.144ns (50.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.819ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.560     1.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X52Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.141     1.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/Q
                         net (fo=5, routed)           0.144     1.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp
    SLICE_X51Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.831     1.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X51Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[1]/C
                         clock pessimism             -0.139     1.680    
    SLICE_X51Y60         FDRE (Hold_fdre_C_CE)       -0.039     1.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.402%)  route 0.144ns (50.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.819ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.560     1.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X52Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.141     1.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/Q
                         net (fo=5, routed)           0.144     1.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp
    SLICE_X51Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.831     1.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X51Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[2]/C
                         clock pessimism             -0.139     1.680    
    SLICE_X51Y60         FDRE (Hold_fdre_C_CE)       -0.039     1.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.591%)  route 0.267ns (65.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.818ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.563     1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X48Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDRE (Prop_fdre_C_Q)         0.141     1.558 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/Q
                         net (fo=5, routed)           0.267     1.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg_0
    SLICE_X52Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.830     1.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X52Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/C
                         clock pessimism             -0.139     1.679    
    SLICE_X52Y60         FDRE (Hold_fdre_C_D)         0.066     1.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.620     1.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X43Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.122     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X42Y26         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.892     1.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y26         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.392     1.487    
    SLICE_X42Y26         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.626     1.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X49Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.056     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[1]
    SLICE_X49Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.900     1.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X49Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
                         clock pessimism             -0.407     1.480    
    SLICE_X49Y35         FDRE (Hold_fdre_C_D)         0.075     1.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.618     1.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X47Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X47Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.890     1.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X47Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.405     1.472    
    SLICE_X47Y23         FDCE (Hold_fdce_C_D)         0.075     1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.875ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.616     1.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y26         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.611 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_wr_reg1
    SLICE_X55Y26         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.887     1.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y26         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.404     1.470    
    SLICE_X55Y26         FDPE (Hold_fdpe_C_D)         0.075     1.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.623     1.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X43Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.056     1.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[3]
    SLICE_X43Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.896     1.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X43Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                         clock pessimism             -0.406     1.477    
    SLICE_X43Y29         FDRE (Hold_fdre_C_D)         0.075     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.620     1.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X47Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X47Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.892     1.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X47Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.405     1.474    
    SLICE_X47Y22         FDCE (Hold_fdce_C_D)         0.075     1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X34Y72   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X31Y72   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X31Y72   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X32Y72   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X32Y73   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X32Y73   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X31Y73   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X31Y73   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X31Y73   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  jtag2pt_i/clk_wiz/inst/clk_in1
  To Clock:  jtag2pt_i/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         jtag2pt_i/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { jtag2pt_i/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_jtag2pt_clk_wiz_0
  To Clock:  clk_out1_jtag2pt_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.344ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.344ns  (required time - arrival time)
  Source:                 jtag2pt_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag2pt_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag2pt_clk_wiz_0 rise@10.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.788ns  (logic 0.580ns (10.021%)  route 5.208ns (89.979%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 11.511 - 10.000 ) 
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809     1.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.880     1.882    jtag2pt_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X3Y22          FDRE                                         r  jtag2pt_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.456     2.338 f  jtag2pt_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.459     2.797    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X6Y22          LUT1 (Prop_lut1_I0_O)        0.124     2.921 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3[31]_i_1/O
                         net (fo=300, routed)         4.749     7.670    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0
    SLICE_X39Y66         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.683    11.683    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.508    11.511    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y66         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[29]/C
                         clock pessimism              0.007    11.518    
                         clock uncertainty           -0.075    11.443    
    SLICE_X39Y66         FDRE (Setup_fdre_C_R)       -0.429    11.014    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[29]
  -------------------------------------------------------------------
                         required time                         11.014    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                  3.344    

Slack (MET) :             3.344ns  (required time - arrival time)
  Source:                 jtag2pt_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag2pt_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag2pt_clk_wiz_0 rise@10.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.788ns  (logic 0.580ns (10.021%)  route 5.208ns (89.979%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 11.511 - 10.000 ) 
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809     1.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.880     1.882    jtag2pt_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X3Y22          FDRE                                         r  jtag2pt_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.456     2.338 f  jtag2pt_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.459     2.797    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X6Y22          LUT1 (Prop_lut1_I0_O)        0.124     2.921 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3[31]_i_1/O
                         net (fo=300, routed)         4.749     7.670    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0
    SLICE_X39Y66         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.683    11.683    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.508    11.511    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y66         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[30]/C
                         clock pessimism              0.007    11.518    
                         clock uncertainty           -0.075    11.443    
    SLICE_X39Y66         FDRE (Setup_fdre_C_R)       -0.429    11.014    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[30]
  -------------------------------------------------------------------
                         required time                         11.014    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                  3.344    

Slack (MET) :             3.522ns  (required time - arrival time)
  Source:                 jtag2pt_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag2pt_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag2pt_clk_wiz_0 rise@10.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.616ns  (logic 0.580ns (10.328%)  route 5.036ns (89.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 11.517 - 10.000 ) 
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809     1.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.880     1.882    jtag2pt_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X3Y22          FDRE                                         r  jtag2pt_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.456     2.338 f  jtag2pt_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.459     2.797    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X6Y22          LUT1 (Prop_lut1_I0_O)        0.124     2.921 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3[31]_i_1/O
                         net (fo=300, routed)         4.577     7.498    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0
    SLICE_X39Y57         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.683    11.683    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.514    11.517    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y57         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[31]/C
                         clock pessimism              0.007    11.524    
                         clock uncertainty           -0.075    11.449    
    SLICE_X39Y57         FDRE (Setup_fdre_C_R)       -0.429    11.020    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[31]
  -------------------------------------------------------------------
                         required time                         11.020    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                  3.522    

Slack (MET) :             3.564ns  (required time - arrival time)
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag2pt_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag2pt_clk_wiz_0 rise@10.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.281ns  (logic 0.840ns (13.374%)  route 5.441ns (86.626%))
  Logic Levels:           2  (LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.692ns = ( 11.692 - 10.000 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809     1.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.888     1.890    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]_0
    SLICE_X3Y32          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.419     2.309 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=134, routed)         4.479     6.788    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_9_11/ADDRC0
    SLICE_X10Y44         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.297     7.085 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_9_11/RAMC/O
                         net (fo=1, routed)           0.962     8.047    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_9_11_n_2
    SLICE_X11Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.171 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[11]_i_1/O
                         net (fo=1, routed)           0.000     8.171    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
    SLICE_X11Y42         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.683    11.683    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.689    11.692    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0
    SLICE_X11Y42         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
                         clock pessimism              0.087    11.779    
                         clock uncertainty           -0.075    11.704    
    SLICE_X11Y42         FDRE (Setup_fdre_C_D)        0.031    11.735    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         11.735    
                         arrival time                          -8.171    
  -------------------------------------------------------------------
                         slack                                  3.564    

Slack (MET) :             3.747ns  (required time - arrival time)
  Source:                 jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/write_axi_lite_u/axi_awvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag2pt_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag2pt_clk_wiz_0 rise@10.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.685ns  (logic 0.766ns (13.475%)  route 4.919ns (86.525%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 11.511 - 10.000 ) 
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809     1.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.804     1.806    jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/write_axi_lite_u/out
    SLICE_X14Y28         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/write_axi_lite_u/axi_awvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDRE (Prop_fdre_C_Q)         0.518     2.324 r  jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/write_axi_lite_u/axi_awvalid_reg/Q
                         net (fo=9, routed)           0.995     3.319    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X13Y29         LUT4 (Prop_lut4_I2_O)        0.124     3.443 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3[31]_i_3/O
                         net (fo=32, routed)          2.156     5.599    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X26Y41         LUT4 (Prop_lut4_I0_O)        0.124     5.723 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=8, routed)           1.768     7.491    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_0
    SLICE_X39Y66         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.683    11.683    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.508    11.511    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y66         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[29]/C
                         clock pessimism              0.007    11.518    
                         clock uncertainty           -0.075    11.443    
    SLICE_X39Y66         FDRE (Setup_fdre_C_CE)      -0.205    11.238    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[29]
  -------------------------------------------------------------------
                         required time                         11.238    
                         arrival time                          -7.491    
  -------------------------------------------------------------------
                         slack                                  3.747    

Slack (MET) :             3.747ns  (required time - arrival time)
  Source:                 jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/write_axi_lite_u/axi_awvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag2pt_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag2pt_clk_wiz_0 rise@10.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.685ns  (logic 0.766ns (13.475%)  route 4.919ns (86.525%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 11.511 - 10.000 ) 
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809     1.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.804     1.806    jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/write_axi_lite_u/out
    SLICE_X14Y28         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/write_axi_lite_u/axi_awvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDRE (Prop_fdre_C_Q)         0.518     2.324 r  jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/write_axi_lite_u/axi_awvalid_reg/Q
                         net (fo=9, routed)           0.995     3.319    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X13Y29         LUT4 (Prop_lut4_I2_O)        0.124     3.443 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3[31]_i_3/O
                         net (fo=32, routed)          2.156     5.599    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X26Y41         LUT4 (Prop_lut4_I0_O)        0.124     5.723 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=8, routed)           1.768     7.491    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_0
    SLICE_X39Y66         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.683    11.683    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.508    11.511    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y66         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[30]/C
                         clock pessimism              0.007    11.518    
                         clock uncertainty           -0.075    11.443    
    SLICE_X39Y66         FDRE (Setup_fdre_C_CE)      -0.205    11.238    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[30]
  -------------------------------------------------------------------
                         required time                         11.238    
                         arrival time                          -7.491    
  -------------------------------------------------------------------
                         slack                                  3.747    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag2pt_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag2pt_clk_wiz_0 rise@10.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 0.840ns (14.045%)  route 5.141ns (85.955%))
  Logic Levels:           2  (LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.692ns = ( 11.692 - 10.000 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809     1.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.888     1.890    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]_0
    SLICE_X3Y32          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.419     2.309 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=134, routed)         4.181     6.491    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_6_8/ADDRA0
    SLICE_X8Y45          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.297     6.788 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_6_8/RAMA/O
                         net (fo=1, routed)           0.959     7.747    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_6_8_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I0_O)        0.124     7.871 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[6]_i_1/O
                         net (fo=1, routed)           0.000     7.871    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X9Y43          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.683    11.683    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.689    11.692    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0
    SLICE_X9Y43          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
                         clock pessimism              0.087    11.779    
                         clock uncertainty           -0.075    11.704    
    SLICE_X9Y43          FDRE (Setup_fdre_C_D)        0.031    11.735    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         11.735    
                         arrival time                          -7.871    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.957ns  (required time - arrival time)
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag2pt_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag2pt_clk_wiz_0 rise@10.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 0.840ns (14.268%)  route 5.047ns (85.732%))
  Logic Levels:           2  (LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.692ns = ( 11.692 - 10.000 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809     1.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.888     1.890    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]_0
    SLICE_X3Y32          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.419     2.309 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=134, routed)         4.331     6.640    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/ADDRB0
    SLICE_X8Y43          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.297     6.937 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMB/O
                         net (fo=1, routed)           0.717     7.654    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8_n_1
    SLICE_X9Y43          LUT6 (Prop_lut6_I5_O)        0.124     7.778 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[7]_i_1/O
                         net (fo=1, routed)           0.000     7.778    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[7]
    SLICE_X9Y43          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.683    11.683    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.689    11.692    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0
    SLICE_X9Y43          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
                         clock pessimism              0.087    11.779    
                         clock uncertainty           -0.075    11.704    
    SLICE_X9Y43          FDRE (Setup_fdre_C_D)        0.031    11.735    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         11.735    
                         arrival time                          -7.778    
  -------------------------------------------------------------------
                         slack                                  3.957    

Slack (MET) :             3.977ns  (required time - arrival time)
  Source:                 jtag2pt_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg2_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag2pt_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag2pt_clk_wiz_0 rise@10.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.401ns  (logic 0.580ns (10.738%)  route 4.821ns (89.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 11.677 - 10.000 ) 
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809     1.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.880     1.882    jtag2pt_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X3Y22          FDRE                                         r  jtag2pt_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.456     2.338 f  jtag2pt_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.459     2.797    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X6Y22          LUT1 (Prop_lut1_I0_O)        0.124     2.921 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3[31]_i_1/O
                         net (fo=300, routed)         4.363     7.284    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0
    SLICE_X44Y38         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg2_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.683    11.683    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.674    11.677    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y38         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg2_reg[27]/C
                         clock pessimism              0.087    11.764    
                         clock uncertainty           -0.075    11.689    
    SLICE_X44Y38         FDRE (Setup_fdre_C_R)       -0.429    11.260    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg2_reg[27]
  -------------------------------------------------------------------
                         required time                         11.260    
                         arrival time                          -7.284    
  -------------------------------------------------------------------
                         slack                                  3.977    

Slack (MET) :             3.981ns  (required time - arrival time)
  Source:                 jtag2pt_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg2_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag2pt_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag2pt_clk_wiz_0 rise@10.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 0.580ns (10.747%)  route 4.817ns (89.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 11.677 - 10.000 ) 
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809     1.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.880     1.882    jtag2pt_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X3Y22          FDRE                                         r  jtag2pt_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.456     2.338 f  jtag2pt_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.459     2.797    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X6Y22          LUT1 (Prop_lut1_I0_O)        0.124     2.921 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3[31]_i_1/O
                         net (fo=300, routed)         4.358     7.279    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0
    SLICE_X45Y38         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg2_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.683    11.683    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.674    11.677    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y38         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg2_reg[24]/C
                         clock pessimism              0.087    11.764    
                         clock uncertainty           -0.075    11.689    
    SLICE_X45Y38         FDRE (Setup_fdre_C_R)       -0.429    11.260    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg2_reg[24]
  -------------------------------------------------------------------
                         required time                         11.260    
                         arrival time                          -7.279    
  -------------------------------------------------------------------
                         slack                                  3.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag2pt_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.420%)  route 0.252ns (60.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.624     0.624    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.629     0.631    jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/out
    SLICE_X14Y27         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.164     0.795 r  jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[22]/Q
                         net (fo=1, routed)           0.252     1.047    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[22]
    RAMB18_X0Y10         RAMB18E1                                     r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.898     0.898    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.941     0.943    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0
    RAMB18_X0Y10         RAMB18E1                                     r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.237     0.706    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.296     1.002    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag2pt_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.148ns (39.940%)  route 0.223ns (60.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.624     0.624    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.629     0.631    jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/out
    SLICE_X10Y28         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.148     0.779 r  jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[8]/Q
                         net (fo=1, routed)           0.223     1.002    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[8]
    RAMB18_X0Y10         RAMB18E1                                     r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.898     0.898    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.941     0.943    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0
    RAMB18_X0Y10         RAMB18E1                                     r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.237     0.706    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.243     0.949    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag2pt_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.148ns (39.916%)  route 0.223ns (60.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.624     0.624    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.629     0.631    jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/out
    SLICE_X10Y28         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.148     0.779 r  jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[9]/Q
                         net (fo=1, routed)           0.223     1.002    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[9]
    RAMB18_X0Y10         RAMB18E1                                     r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.898     0.898    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.941     0.943    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0
    RAMB18_X0Y10         RAMB18E1                                     r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.237     0.706    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.243     0.949    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag2pt_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.423%)  route 0.223ns (63.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.624     0.624    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.630     0.632    jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/out
    SLICE_X9Y29          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.128     0.760 r  jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[21]/Q
                         net (fo=1, routed)           0.223     0.984    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[21]
    RAMB18_X0Y10         RAMB18E1                                     r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.898     0.898    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.941     0.943    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0
    RAMB18_X0Y10         RAMB18E1                                     r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.258     0.685    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.242     0.927    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag2pt_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.270%)  route 0.229ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.624     0.624    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.629     0.631    jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/out
    SLICE_X10Y28         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.148     0.779 r  jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[20]/Q
                         net (fo=1, routed)           0.229     1.008    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[20]
    RAMB18_X0Y10         RAMB18E1                                     r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.898     0.898    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.941     0.943    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0
    RAMB18_X0Y10         RAMB18E1                                     r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.237     0.706    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.243     0.949    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag2pt_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.870%)  route 0.229ns (64.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.624     0.624    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.630     0.632    jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/out
    SLICE_X9Y29          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.128     0.760 r  jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[26]/Q
                         net (fo=1, routed)           0.229     0.989    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[26]
    RAMB18_X0Y10         RAMB18E1                                     r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.898     0.898    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.941     0.943    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0
    RAMB18_X0Y10         RAMB18E1                                     r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.258     0.685    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.243     0.928    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag2pt_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.148ns (37.652%)  route 0.245ns (62.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.624     0.624    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.629     0.631    jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/out
    SLICE_X10Y28         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.148     0.779 r  jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[4]/Q
                         net (fo=1, routed)           0.245     1.024    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[4]
    RAMB18_X0Y10         RAMB18E1                                     r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.898     0.898    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.941     0.943    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0
    RAMB18_X0Y10         RAMB18E1                                     r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.237     0.706    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[4])
                                                      0.242     0.948    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag2pt_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.148ns (36.645%)  route 0.256ns (63.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.624     0.624    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.629     0.631    jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/out
    SLICE_X14Y27         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.148     0.779 r  jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[30]/Q
                         net (fo=1, routed)           0.256     1.035    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[30]
    RAMB18_X0Y10         RAMB18E1                                     r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.898     0.898    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.941     0.943    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0
    RAMB18_X0Y10         RAMB18E1                                     r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.237     0.706    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                      0.243     0.949    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag2pt_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.148ns (35.790%)  route 0.266ns (64.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.624     0.624    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.629     0.631    jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/out
    SLICE_X12Y27         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.148     0.779 r  jtag2pt_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[3]/Q
                         net (fo=1, routed)           0.266     1.045    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[3]
    RAMB18_X0Y10         RAMB18E1                                     r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.898     0.898    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.941     0.943    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0
    RAMB18_X0Y10         RAMB18E1                                     r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.237     0.706    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[3])
                                                      0.243     0.949    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_axi_en_exec_ff3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_axi_en_exec_ff4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag2pt_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.624     0.624    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.629     0.631    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X9Y22          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_axi_en_exec_ff3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141     0.772 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_axi_en_exec_ff3_reg/Q
                         net (fo=1, routed)           0.056     0.828    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_axi_en_exec_ff3
    SLICE_X9Y22          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_axi_en_exec_ff4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.898     0.898    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.901     0.903    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X9Y22          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_axi_en_exec_ff4_reg/C
                         clock pessimism             -0.271     0.631    
    SLICE_X9Y22          FDRE (Hold_fdre_C_D)         0.078     0.709    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_axi_en_exec_ff4_reg
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_jtag2pt_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10     jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    jtag2pt_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X12Y26     jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y27     jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y27     jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X16Y28     jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X16Y28     jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/axi_arready_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y17     jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y17     jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y25      jtag2pt_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y25      jtag2pt_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X12Y26     jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/aw_en_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X12Y26     jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/aw_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y27     jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y27     jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y27     jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y27     jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y17     jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y17     jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y25      jtag2pt_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y25      jtag2pt_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X12Y26     jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/aw_en_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X12Y26     jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/aw_en_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y27     jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y27     jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y27     jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y27     jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_jtag2pt_clk_wiz_0
  To Clock:  clkfbout_jtag2pt_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_jtag2pt_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    jtag2pt_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           64  Failing Endpoints,  Worst Slack      -14.669ns,  Total Violation     -875.596ns
Hold  :            0  Failing Endpoints,  Worst Slack       10.873ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.669ns  (required time - arrival time)
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@1.000ns period=20.000ns})
  Destination:            core/LATCHED_OUTPUT[63].FDR_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.875ns  (clk_out1_clk_wiz_0 rise@18.875ns - clk_out2_clk_wiz_0 fall@1.000ns)
  Data Path Delay:        35.420ns  (logic 27.711ns (78.234%)  route 7.709ns (21.766%))
  Logic Levels:           230  (BUFG=1 CARRY4=229)
  Clock Path Skew:        3.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 17.354 - 18.875 ) 
    Source Clock Delay      (SCD):    -4.355ns = ( -3.355 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      1.000     1.000 f  
    E3                                                0.000     1.000 f  clk_sys (IN)
                         net (fo=0)                   0.000     1.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.482 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     3.715    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -3.355 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -1.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -1.540 f  clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           2.000     0.460    core/trigger
    SLICE_X39Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.040 r  core/INIT_DELAY_LINE[0].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.040    core/INIT_DELAY_LINE[0].CARRY4_inst_init_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.154 r  core/INIT_DELAY_LINE[1].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.154    core/INIT_DELAY_LINE[1].CARRY4_inst_init_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.268 r  core/INIT_DELAY_LINE[2].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.268    core/INIT_DELAY_LINE[2].CARRY4_inst_init_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.382 r  core/INIT_DELAY_LINE[3].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.382    core/INIT_DELAY_LINE[3].CARRY4_inst_init_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.496 r  core/INIT_DELAY_LINE[4].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.496    core/INIT_DELAY_LINE[4].CARRY4_inst_init_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.610 r  core/INIT_DELAY_LINE[5].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.610    core/INIT_DELAY_LINE[5].CARRY4_inst_init_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  core/INIT_DELAY_LINE[6].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.724    core/INIT_DELAY_LINE[6].CARRY4_inst_init_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  core/INIT_DELAY_LINE[7].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.838    core/INIT_DELAY_LINE[7].CARRY4_inst_init_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.952 r  core/INIT_DELAY_LINE[8].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.952    core/INIT_DELAY_LINE[8].CARRY4_inst_init_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.066 r  core/INIT_DELAY_LINE[9].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.066    core/INIT_DELAY_LINE[9].CARRY4_inst_init_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.180 r  core/INIT_DELAY_LINE[10].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.180    core/INIT_DELAY_LINE[10].CARRY4_inst_init_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.294 r  core/INIT_DELAY_LINE[11].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.294    core/INIT_DELAY_LINE[11].CARRY4_inst_init_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.408 r  core/INIT_DELAY_LINE[12].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.408    core/INIT_DELAY_LINE[12].CARRY4_inst_init_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.522 r  core/INIT_DELAY_LINE[13].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.522    core/INIT_DELAY_LINE[13].CARRY4_inst_init_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.636 r  core/INIT_DELAY_LINE[14].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.636    core/INIT_DELAY_LINE[14].CARRY4_inst_init_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.750 r  core/INIT_DELAY_LINE[15].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.750    core/INIT_DELAY_LINE[15].CARRY4_inst_init_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.864 r  core/INIT_DELAY_LINE[16].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.864    core/INIT_DELAY_LINE[16].CARRY4_inst_init_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.978 r  core/INIT_DELAY_LINE[17].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.978    core/INIT_DELAY_LINE[17].CARRY4_inst_init_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.092 r  core/INIT_DELAY_LINE[18].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.092    core/INIT_DELAY_LINE[18].CARRY4_inst_init_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.206 r  core/INIT_DELAY_LINE[19].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.206    core/INIT_DELAY_LINE[19].CARRY4_inst_init_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.320 r  core/INIT_DELAY_LINE[20].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.320    core/INIT_DELAY_LINE[20].CARRY4_inst_init_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.434 r  core/INIT_DELAY_LINE[21].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.434    core/INIT_DELAY_LINE[21].CARRY4_inst_init_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.548 r  core/INIT_DELAY_LINE[22].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.548    core/INIT_DELAY_LINE[22].CARRY4_inst_init_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.662 r  core/INIT_DELAY_LINE[23].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.662    core/INIT_DELAY_LINE[23].CARRY4_inst_init_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.776 r  core/INIT_DELAY_LINE[24].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009     3.785    core/INIT_DELAY_LINE[24].CARRY4_inst_init_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.899 r  core/INIT_DELAY_LINE[25].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.899    core/INIT_DELAY_LINE[25].CARRY4_inst_init_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.013 r  core/INIT_DELAY_LINE[26].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.013    core/INIT_DELAY_LINE[26].CARRY4_inst_init_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  core/INIT_DELAY_LINE[27].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.127    core/INIT_DELAY_LINE[27].CARRY4_inst_init_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  core/INIT_DELAY_LINE[28].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.241    core/INIT_DELAY_LINE[28].CARRY4_inst_init_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.355 r  core/INIT_DELAY_LINE[29].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.355    core/INIT_DELAY_LINE[29].CARRY4_inst_init_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.469 r  core/INIT_DELAY_LINE[30].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.469    core/INIT_DELAY_LINE[30].CARRY4_inst_init_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.583 r  core/INIT_DELAY_LINE[31].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.583    core/INIT_DELAY_LINE[31].CARRY4_inst_init_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  core/INIT_DELAY_LINE[32].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.697    core/INIT_DELAY_LINE[32].CARRY4_inst_init_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.811 r  core/INIT_DELAY_LINE[33].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.811    core/INIT_DELAY_LINE[33].CARRY4_inst_init_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.925 r  core/INIT_DELAY_LINE[34].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.925    core/INIT_DELAY_LINE[34].CARRY4_inst_init_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.039 r  core/INIT_DELAY_LINE[35].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.039    core/INIT_DELAY_LINE[35].CARRY4_inst_init_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.153 r  core/INIT_DELAY_LINE[36].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.153    core/INIT_DELAY_LINE[36].CARRY4_inst_init_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  core/INIT_DELAY_LINE[37].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.267    core/INIT_DELAY_LINE[37].CARRY4_inst_init_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.381 r  core/INIT_DELAY_LINE[38].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.381    core/INIT_DELAY_LINE[38].CARRY4_inst_init_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.495 r  core/INIT_DELAY_LINE[39].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.495    core/INIT_DELAY_LINE[39].CARRY4_inst_init_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.609 r  core/INIT_DELAY_LINE[40].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.609    core/INIT_DELAY_LINE[40].CARRY4_inst_init_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.723 r  core/INIT_DELAY_LINE[41].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.723    core/INIT_DELAY_LINE[41].CARRY4_inst_init_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.837 r  core/INIT_DELAY_LINE[42].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.837    core/INIT_DELAY_LINE[42].CARRY4_inst_init_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.951 r  core/INIT_DELAY_LINE[43].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.951    core/INIT_DELAY_LINE[43].CARRY4_inst_init_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.065 r  core/INIT_DELAY_LINE[44].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.065    core/INIT_DELAY_LINE[44].CARRY4_inst_init_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.179 r  core/INIT_DELAY_LINE[45].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.179    core/INIT_DELAY_LINE[45].CARRY4_inst_init_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.293 r  core/INIT_DELAY_LINE[46].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.293    core/INIT_DELAY_LINE[46].CARRY4_inst_init_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.407 r  core/INIT_DELAY_LINE[47].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.407    core/INIT_DELAY_LINE[47].CARRY4_inst_init_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.521 r  core/INIT_DELAY_LINE[48].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.521    core/INIT_DELAY_LINE[48].CARRY4_inst_init_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.635 r  core/INIT_DELAY_LINE[49].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001     6.636    core/INIT_DELAY_LINE[49].CARRY4_inst_init_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.750 r  core/INIT_DELAY_LINE[50].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.750    core/INIT_DELAY_LINE[50].CARRY4_inst_init_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.864 r  core/INIT_DELAY_LINE[51].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.864    core/INIT_DELAY_LINE[51].CARRY4_inst_init_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.978 r  core/INIT_DELAY_LINE[52].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.978    core/INIT_DELAY_LINE[52].CARRY4_inst_init_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.092 r  core/INIT_DELAY_LINE[53].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.092    core/INIT_DELAY_LINE[53].CARRY4_inst_init_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.206 r  core/INIT_DELAY_LINE[54].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.206    core/INIT_DELAY_LINE[54].CARRY4_inst_init_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  core/INIT_DELAY_LINE[55].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.320    core/INIT_DELAY_LINE[55].CARRY4_inst_init_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  core/INIT_DELAY_LINE[56].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.434    core/INIT_DELAY_LINE[56].CARRY4_inst_init_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  core/INIT_DELAY_LINE[57].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.548    core/INIT_DELAY_LINE[57].CARRY4_inst_init_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.662 r  core/INIT_DELAY_LINE[58].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.662    core/INIT_DELAY_LINE[58].CARRY4_inst_init_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  core/INIT_DELAY_LINE[59].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.776    core/INIT_DELAY_LINE[59].CARRY4_inst_init_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  core/INIT_DELAY_LINE[60].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.890    core/INIT_DELAY_LINE[60].CARRY4_inst_init_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.004 r  core/INIT_DELAY_LINE[61].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.004    core/INIT_DELAY_LINE[61].CARRY4_inst_init_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.118 r  core/INIT_DELAY_LINE[62].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.118    core/INIT_DELAY_LINE[62].CARRY4_inst_init_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.232 r  core/INIT_DELAY_LINE[63].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.232    core/INIT_DELAY_LINE[63].CARRY4_inst_init_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.346 r  core/INIT_DELAY_LINE[64].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.346    core/INIT_DELAY_LINE[64].CARRY4_inst_init_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.460 r  core/INIT_DELAY_LINE[65].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.460    core/INIT_DELAY_LINE[65].CARRY4_inst_init_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.574 r  core/INIT_DELAY_LINE[66].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.574    core/INIT_DELAY_LINE[66].CARRY4_inst_init_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.688 r  core/INIT_DELAY_LINE[67].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.688    core/INIT_DELAY_LINE[67].CARRY4_inst_init_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.802 r  core/INIT_DELAY_LINE[68].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.802    core/INIT_DELAY_LINE[68].CARRY4_inst_init_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.916 r  core/INIT_DELAY_LINE[69].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.916    core/INIT_DELAY_LINE[69].CARRY4_inst_init_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.030 r  core/INIT_DELAY_LINE[70].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.030    core/INIT_DELAY_LINE[70].CARRY4_inst_init_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.144 r  core/INIT_DELAY_LINE[71].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.144    core/INIT_DELAY_LINE[71].CARRY4_inst_init_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.258 r  core/INIT_DELAY_LINE[72].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.258    core/INIT_DELAY_LINE[72].CARRY4_inst_init_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.372 r  core/INIT_DELAY_LINE[73].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.372    core/INIT_DELAY_LINE[73].CARRY4_inst_init_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.486 r  core/INIT_DELAY_LINE[74].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009     9.495    core/INIT_DELAY_LINE[74].CARRY4_inst_init_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.609 r  core/INIT_DELAY_LINE[75].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.609    core/INIT_DELAY_LINE[75].CARRY4_inst_init_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.723 r  core/INIT_DELAY_LINE[76].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.723    core/INIT_DELAY_LINE[76].CARRY4_inst_init_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.837 r  core/INIT_DELAY_LINE[77].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.837    core/INIT_DELAY_LINE[77].CARRY4_inst_init_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.951 r  core/INIT_DELAY_LINE[78].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.951    core/INIT_DELAY_LINE[78].CARRY4_inst_init_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.065 r  core/INIT_DELAY_LINE[79].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.065    core/INIT_DELAY_LINE[79].CARRY4_inst_init_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.179 r  core/INIT_DELAY_LINE[80].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.179    core/INIT_DELAY_LINE[80].CARRY4_inst_init_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.293 r  core/INIT_DELAY_LINE[81].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.293    core/INIT_DELAY_LINE[81].CARRY4_inst_init_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.407 r  core/INIT_DELAY_LINE[82].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.407    core/INIT_DELAY_LINE[82].CARRY4_inst_init_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.521 r  core/INIT_DELAY_LINE[83].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.521    core/INIT_DELAY_LINE[83].CARRY4_inst_init_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.635 r  core/INIT_DELAY_LINE[84].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.635    core/INIT_DELAY_LINE[84].CARRY4_inst_init_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.749 r  core/INIT_DELAY_LINE[85].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.749    core/INIT_DELAY_LINE[85].CARRY4_inst_init_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.863 r  core/INIT_DELAY_LINE[86].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.863    core/INIT_DELAY_LINE[86].CARRY4_inst_init_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.977 r  core/INIT_DELAY_LINE[87].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.977    core/INIT_DELAY_LINE[87].CARRY4_inst_init_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.091 r  core/INIT_DELAY_LINE[88].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.091    core/INIT_DELAY_LINE[88].CARRY4_inst_init_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.205 r  core/INIT_DELAY_LINE[89].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.205    core/INIT_DELAY_LINE[89].CARRY4_inst_init_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.319 r  core/INIT_DELAY_LINE[90].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.319    core/INIT_DELAY_LINE[90].CARRY4_inst_init_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.433 r  core/INIT_DELAY_LINE[91].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.433    core/INIT_DELAY_LINE[91].CARRY4_inst_init_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.547 r  core/INIT_DELAY_LINE[92].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.547    core/INIT_DELAY_LINE[92].CARRY4_inst_init_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.661 r  core/INIT_DELAY_LINE[93].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.661    core/INIT_DELAY_LINE[93].CARRY4_inst_init_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.775 r  core/INIT_DELAY_LINE[94].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.775    core/INIT_DELAY_LINE[94].CARRY4_inst_init_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.889 r  core/INIT_DELAY_LINE[95].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.889    core/INIT_DELAY_LINE[95].CARRY4_inst_init_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.003 r  core/INIT_DELAY_LINE[96].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.003    core/INIT_DELAY_LINE[96].CARRY4_inst_init_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.117 r  core/INIT_DELAY_LINE[97].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.117    core/INIT_DELAY_LINE[97].CARRY4_inst_init_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.231 r  core/INIT_DELAY_LINE[98].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.231    core/INIT_DELAY_LINE[98].CARRY4_inst_init_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.345 r  core/INIT_DELAY_LINE[99].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    12.345    core/INIT_DELAY_LINE[99].CARRY4_inst_init_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.459 r  core/INIT_DELAY_LINE[100].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.459    core/INIT_DELAY_LINE[100].CARRY4_inst_init_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.573 r  core/INIT_DELAY_LINE[101].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.573    core/INIT_DELAY_LINE[101].CARRY4_inst_init_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.687 r  core/INIT_DELAY_LINE[102].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.687    core/INIT_DELAY_LINE[102].CARRY4_inst_init_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.801 r  core/INIT_DELAY_LINE[103].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.801    core/INIT_DELAY_LINE[103].CARRY4_inst_init_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.915 r  core/INIT_DELAY_LINE[104].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.915    core/INIT_DELAY_LINE[104].CARRY4_inst_init_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.029 r  core/INIT_DELAY_LINE[105].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.029    core/INIT_DELAY_LINE[105].CARRY4_inst_init_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.143 r  core/INIT_DELAY_LINE[106].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.143    core/INIT_DELAY_LINE[106].CARRY4_inst_init_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.257 r  core/INIT_DELAY_LINE[107].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.257    core/INIT_DELAY_LINE[107].CARRY4_inst_init_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.371 r  core/INIT_DELAY_LINE[108].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.371    core/INIT_DELAY_LINE[108].CARRY4_inst_init_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.485 r  core/INIT_DELAY_LINE[109].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.485    core/INIT_DELAY_LINE[109].CARRY4_inst_init_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.599 r  core/INIT_DELAY_LINE[110].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.599    core/INIT_DELAY_LINE[110].CARRY4_inst_init_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.713 r  core/INIT_DELAY_LINE[111].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.713    core/INIT_DELAY_LINE[111].CARRY4_inst_init_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.827 r  core/INIT_DELAY_LINE[112].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.827    core/INIT_DELAY_LINE[112].CARRY4_inst_init_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.941 r  core/INIT_DELAY_LINE[113].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.941    core/INIT_DELAY_LINE[113].CARRY4_inst_init_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.055 r  core/INIT_DELAY_LINE[114].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.055    core/INIT_DELAY_LINE[114].CARRY4_inst_init_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.169 r  core/INIT_DELAY_LINE[115].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.169    core/INIT_DELAY_LINE[115].CARRY4_inst_init_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.283 r  core/INIT_DELAY_LINE[116].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.283    core/INIT_DELAY_LINE[116].CARRY4_inst_init_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.397 r  core/INIT_DELAY_LINE[117].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.397    core/INIT_DELAY_LINE[117].CARRY4_inst_init_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.511 r  core/INIT_DELAY_LINE[118].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.511    core/INIT_DELAY_LINE[118].CARRY4_inst_init_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.625 r  core/INIT_DELAY_LINE[119].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.625    core/INIT_DELAY_LINE[119].CARRY4_inst_init_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.739 r  core/INIT_DELAY_LINE[120].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.739    core/INIT_DELAY_LINE[120].CARRY4_inst_init_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.853 r  core/INIT_DELAY_LINE[121].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.853    core/INIT_DELAY_LINE[121].CARRY4_inst_init_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.967 r  core/INIT_DELAY_LINE[122].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.967    core/INIT_DELAY_LINE[122].CARRY4_inst_init_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.081 r  core/INIT_DELAY_LINE[123].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.081    core/INIT_DELAY_LINE[123].CARRY4_inst_init_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.195 r  core/INIT_DELAY_LINE[124].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    15.204    core/INIT_DELAY_LINE[124].CARRY4_inst_init_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.318 r  core/INIT_DELAY_LINE[125].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.318    core/INIT_DELAY_LINE[125].CARRY4_inst_init_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.432 r  core/INIT_DELAY_LINE[126].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.432    core/INIT_DELAY_LINE[126].CARRY4_inst_init_n_0
    SLICE_X39Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.546 r  core/INIT_DELAY_LINE[127].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.546    core/INIT_DELAY_LINE[127].CARRY4_inst_init_n_0
    SLICE_X39Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.660 r  core/INIT_DELAY_LINE[128].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.660    core/INIT_DELAY_LINE[128].CARRY4_inst_init_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.774 r  core/INIT_DELAY_LINE[129].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.774    core/INIT_DELAY_LINE[129].CARRY4_inst_init_n_0
    SLICE_X39Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.888 r  core/INIT_DELAY_LINE[130].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.888    core/INIT_DELAY_LINE[130].CARRY4_inst_init_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.002 r  core/INIT_DELAY_LINE[131].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.002    core/INIT_DELAY_LINE[131].CARRY4_inst_init_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.116 r  core/INIT_DELAY_LINE[132].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.116    core/INIT_DELAY_LINE[132].CARRY4_inst_init_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.230 r  core/INIT_DELAY_LINE[133].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.230    core/INIT_DELAY_LINE[133].CARRY4_inst_init_n_0
    SLICE_X39Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.344 r  core/INIT_DELAY_LINE[134].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.344    core/INIT_DELAY_LINE[134].CARRY4_inst_init_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.458 r  core/INIT_DELAY_LINE[135].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.458    core/INIT_DELAY_LINE[135].CARRY4_inst_init_n_0
    SLICE_X39Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.572 r  core/INIT_DELAY_LINE[136].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.572    core/INIT_DELAY_LINE[136].CARRY4_inst_init_n_0
    SLICE_X39Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.686 r  core/INIT_DELAY_LINE[137].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.686    core/INIT_DELAY_LINE[137].CARRY4_inst_init_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.800 r  core/INIT_DELAY_LINE[138].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.800    core/INIT_DELAY_LINE[138].CARRY4_inst_init_n_0
    SLICE_X39Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.914 r  core/INIT_DELAY_LINE[139].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.914    core/INIT_DELAY_LINE[139].CARRY4_inst_init_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.028 r  core/INIT_DELAY_LINE[140].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.028    core/INIT_DELAY_LINE[140].CARRY4_inst_init_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.142 r  core/INIT_DELAY_LINE[141].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.142    core/INIT_DELAY_LINE[141].CARRY4_inst_init_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.256 r  core/INIT_DELAY_LINE[142].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.256    core/INIT_DELAY_LINE[142].CARRY4_inst_init_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.370 r  core/INIT_DELAY_LINE[143].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.370    core/INIT_DELAY_LINE[143].CARRY4_inst_init_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.484 r  core/INIT_DELAY_LINE[144].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.484    core/INIT_DELAY_LINE[144].CARRY4_inst_init_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.598 r  core/INIT_DELAY_LINE[145].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.598    core/INIT_DELAY_LINE[145].CARRY4_inst_init_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.712 r  core/INIT_DELAY_LINE[146].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.712    core/INIT_DELAY_LINE[146].CARRY4_inst_init_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.826 r  core/INIT_DELAY_LINE[147].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.826    core/INIT_DELAY_LINE[147].CARRY4_inst_init_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.940 r  core/INIT_DELAY_LINE[148].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.940    core/INIT_DELAY_LINE[148].CARRY4_inst_init_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.054 r  core/INIT_DELAY_LINE[149].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    18.055    core/INIT_DELAY_LINE[149].CARRY4_inst_init_n_0
    SLICE_X39Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.169 r  core/INIT_DELAY_LINE[150].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.169    core/INIT_DELAY_LINE[150].CARRY4_inst_init_n_0
    SLICE_X39Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.283 r  core/INIT_DELAY_LINE[151].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.283    core/INIT_DELAY_LINE[151].CARRY4_inst_init_n_0
    SLICE_X39Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.397 r  core/INIT_DELAY_LINE[152].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.397    core/INIT_DELAY_LINE[152].CARRY4_inst_init_n_0
    SLICE_X39Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.511 r  core/INIT_DELAY_LINE[153].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.511    core/INIT_DELAY_LINE[153].CARRY4_inst_init_n_0
    SLICE_X39Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.625 r  core/INIT_DELAY_LINE[154].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.625    core/INIT_DELAY_LINE[154].CARRY4_inst_init_n_0
    SLICE_X39Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.739 r  core/INIT_DELAY_LINE[155].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.739    core/INIT_DELAY_LINE[155].CARRY4_inst_init_n_0
    SLICE_X39Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.853 r  core/INIT_DELAY_LINE[156].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.853    core/INIT_DELAY_LINE[156].CARRY4_inst_init_n_0
    SLICE_X39Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.967 r  core/INIT_DELAY_LINE[157].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.967    core/INIT_DELAY_LINE[157].CARRY4_inst_init_n_0
    SLICE_X39Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.081 r  core/INIT_DELAY_LINE[158].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.081    core/INIT_DELAY_LINE[158].CARRY4_inst_init_n_0
    SLICE_X39Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.195 r  core/INIT_DELAY_LINE[159].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.195    core/INIT_DELAY_LINE[159].CARRY4_inst_init_n_0
    SLICE_X39Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.309 r  core/INIT_DELAY_LINE[160].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.309    core/INIT_DELAY_LINE[160].CARRY4_inst_init_n_0
    SLICE_X39Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.423 r  core/INIT_DELAY_LINE[161].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.423    core/INIT_DELAY_LINE[161].CARRY4_inst_init_n_0
    SLICE_X39Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.537 r  core/INIT_DELAY_LINE[162].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.537    core/INIT_DELAY_LINE[162].CARRY4_inst_init_n_0
    SLICE_X39Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.651 r  core/INIT_DELAY_LINE[163].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.651    core/INIT_DELAY_LINE[163].CARRY4_inst_init_n_0
    SLICE_X39Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.765 r  core/INIT_DELAY_LINE[164].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.765    core/INIT_DELAY_LINE[164].CARRY4_inst_init_n_0
    SLICE_X39Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.879 r  core/INIT_DELAY_LINE[165].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.879    core/INIT_DELAY_LINE[165].CARRY4_inst_init_n_0
    SLICE_X39Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.993 r  core/INIT_DELAY_LINE[166].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.993    core/INIT_DELAY_LINE[166].CARRY4_inst_init_n_0
    SLICE_X39Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.107 r  core/INIT_DELAY_LINE[167].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.107    core/INIT_DELAY_LINE[167].CARRY4_inst_init_n_0
    SLICE_X39Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.221 r  core/INIT_DELAY_LINE[168].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.221    core/INIT_DELAY_LINE[168].CARRY4_inst_init_n_0
    SLICE_X39Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.335 r  core/INIT_DELAY_LINE[169].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.335    core/INIT_DELAY_LINE[169].CARRY4_inst_init_n_0
    SLICE_X39Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.449 r  core/INIT_DELAY_LINE[170].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.449    core/INIT_DELAY_LINE[170].CARRY4_inst_init_n_0
    SLICE_X39Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.563 r  core/INIT_DELAY_LINE[171].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.563    core/INIT_DELAY_LINE[171].CARRY4_inst_init_n_0
    SLICE_X39Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.677 r  core/INIT_DELAY_LINE[172].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.677    core/INIT_DELAY_LINE[172].CARRY4_inst_init_n_0
    SLICE_X39Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.791 r  core/INIT_DELAY_LINE[173].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.791    core/INIT_DELAY_LINE[173].CARRY4_inst_init_n_0
    SLICE_X39Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.905 r  core/INIT_DELAY_LINE[174].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    20.914    core/INIT_DELAY_LINE[174].CARRY4_inst_init_n_0
    SLICE_X39Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.028 r  core/INIT_DELAY_LINE[175].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.028    core/INIT_DELAY_LINE[175].CARRY4_inst_init_n_0
    SLICE_X39Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.142 r  core/INIT_DELAY_LINE[176].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.142    core/INIT_DELAY_LINE[176].CARRY4_inst_init_n_0
    SLICE_X39Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.256 r  core/INIT_DELAY_LINE[177].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.256    core/INIT_DELAY_LINE[177].CARRY4_inst_init_n_0
    SLICE_X39Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.370 r  core/INIT_DELAY_LINE[178].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.370    core/INIT_DELAY_LINE[178].CARRY4_inst_init_n_0
    SLICE_X39Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.484 r  core/INIT_DELAY_LINE[179].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.484    core/INIT_DELAY_LINE[179].CARRY4_inst_init_n_0
    SLICE_X39Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.598 r  core/INIT_DELAY_LINE[180].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.598    core/INIT_DELAY_LINE[180].CARRY4_inst_init_n_0
    SLICE_X39Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.712 r  core/INIT_DELAY_LINE[181].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.712    core/INIT_DELAY_LINE[181].CARRY4_inst_init_n_0
    SLICE_X39Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.826 r  core/INIT_DELAY_LINE[182].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.826    core/INIT_DELAY_LINE[182].CARRY4_inst_init_n_0
    SLICE_X39Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.940 r  core/INIT_DELAY_LINE[183].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.940    core/INIT_DELAY_LINE[183].CARRY4_inst_init_n_0
    SLICE_X39Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.054 r  core/INIT_DELAY_LINE[184].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.054    core/INIT_DELAY_LINE[184].CARRY4_inst_init_n_0
    SLICE_X39Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.168 r  core/INIT_DELAY_LINE[185].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.168    core/INIT_DELAY_LINE[185].CARRY4_inst_init_n_0
    SLICE_X39Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.282 r  core/INIT_DELAY_LINE[186].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.282    core/INIT_DELAY_LINE[186].CARRY4_inst_init_n_0
    SLICE_X39Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.396 r  core/INIT_DELAY_LINE[187].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.396    core/INIT_DELAY_LINE[187].CARRY4_inst_init_n_0
    SLICE_X39Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.510 r  core/INIT_DELAY_LINE[188].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.510    core/INIT_DELAY_LINE[188].CARRY4_inst_init_n_0
    SLICE_X39Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.624 r  core/INIT_DELAY_LINE[189].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.624    core/INIT_DELAY_LINE[189].CARRY4_inst_init_n_0
    SLICE_X39Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.738 r  core/INIT_DELAY_LINE[190].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.738    core/INIT_DELAY_LINE[190].CARRY4_inst_init_n_0
    SLICE_X39Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.852 r  core/INIT_DELAY_LINE[191].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.852    core/INIT_DELAY_LINE[191].CARRY4_inst_init_n_0
    SLICE_X39Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.966 r  core/INIT_DELAY_LINE[192].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.966    core/INIT_DELAY_LINE[192].CARRY4_inst_init_n_0
    SLICE_X39Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.080 r  core/INIT_DELAY_LINE[193].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.080    core/INIT_DELAY_LINE[193].CARRY4_inst_init_n_0
    SLICE_X39Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.194 r  core/INIT_DELAY_LINE[194].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.194    core/INIT_DELAY_LINE[194].CARRY4_inst_init_n_0
    SLICE_X39Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.308 r  core/INIT_DELAY_LINE[195].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.308    core/INIT_DELAY_LINE[195].CARRY4_inst_init_n_0
    SLICE_X39Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.422 r  core/INIT_DELAY_LINE[196].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.422    core/INIT_DELAY_LINE[196].CARRY4_inst_init_n_0
    SLICE_X39Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.536 r  core/INIT_DELAY_LINE[197].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.536    core/INIT_DELAY_LINE[197].CARRY4_inst_init_n_0
    SLICE_X39Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.650 r  core/INIT_DELAY_LINE[198].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.650    core/INIT_DELAY_LINE[198].CARRY4_inst_init_n_0
    SLICE_X39Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.764 r  core/INIT_DELAY_LINE[199].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           1.911    25.675    core/INIT_DELAY_LINE[199].CARRY4_inst_init_n_0
    SLICE_X38Y161        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.270 r  core/INIT_DELAY_LINE[200].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.270    core/INIT_DELAY_LINE[200].CARRY4_inst_init_n_0
    SLICE_X38Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.387 r  core/INIT_DELAY_LINE[201].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.387    core/INIT_DELAY_LINE[201].CARRY4_inst_init_n_0
    SLICE_X38Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.504 r  core/INIT_DELAY_LINE[202].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.504    core/INIT_DELAY_LINE[202].CARRY4_inst_init_n_0
    SLICE_X38Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.621 r  core/INIT_DELAY_LINE[203].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.621    core/INIT_DELAY_LINE[203].CARRY4_inst_init_n_0
    SLICE_X38Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.738 r  core/INIT_DELAY_LINE[204].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.738    core/INIT_DELAY_LINE[204].CARRY4_inst_init_n_0
    SLICE_X38Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.855 r  core/INIT_DELAY_LINE[205].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.855    core/INIT_DELAY_LINE[205].CARRY4_inst_init_n_0
    SLICE_X38Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.972 r  core/INIT_DELAY_LINE[206].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.972    core/INIT_DELAY_LINE[206].CARRY4_inst_init_n_0
    SLICE_X38Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.089 r  core/INIT_DELAY_LINE[207].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.089    core/INIT_DELAY_LINE[207].CARRY4_inst_init_n_0
    SLICE_X38Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.206 r  core/INIT_DELAY_LINE[208].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.206    core/INIT_DELAY_LINE[208].CARRY4_inst_init_n_0
    SLICE_X38Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.323 r  core/INIT_DELAY_LINE[209].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.323    core/INIT_DELAY_LINE[209].CARRY4_inst_init_n_0
    SLICE_X38Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.440 r  core/INIT_DELAY_LINE[210].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.440    core/INIT_DELAY_LINE[210].CARRY4_inst_init_n_0
    SLICE_X38Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.557 r  core/INIT_DELAY_LINE[211].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.557    core/INIT_DELAY_LINE[211].CARRY4_inst_init_n_0
    SLICE_X38Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.674 r  core/INIT_DELAY_LINE[212].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           2.041    29.715    core/trigger_d
    SLICE_X38Y125        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    30.310 r  core/DELAY_LINE[0].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.310    core/delay_line[3]
    SLICE_X38Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.427 r  core/DELAY_LINE[1].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.427    core/delay_line[7]
    SLICE_X38Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.544 r  core/DELAY_LINE[2].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.544    core/delay_line[11]
    SLICE_X38Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.661 r  core/DELAY_LINE[3].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.661    core/delay_line[15]
    SLICE_X38Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.778 r  core/DELAY_LINE[4].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.778    core/delay_line[19]
    SLICE_X38Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.895 r  core/DELAY_LINE[5].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.895    core/delay_line[23]
    SLICE_X38Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.012 r  core/DELAY_LINE[6].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.012    core/delay_line[27]
    SLICE_X38Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.129 r  core/DELAY_LINE[7].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.129    core/delay_line[31]
    SLICE_X38Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.246 r  core/DELAY_LINE[8].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.246    core/delay_line[35]
    SLICE_X38Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.363 r  core/DELAY_LINE[9].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.363    core/delay_line[39]
    SLICE_X38Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.480 r  core/DELAY_LINE[10].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.480    core/delay_line[43]
    SLICE_X38Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.597 r  core/DELAY_LINE[11].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.597    core/delay_line[47]
    SLICE_X38Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.714 r  core/DELAY_LINE[12].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.714    core/delay_line[51]
    SLICE_X38Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.831 r  core/DELAY_LINE[13].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.831    core/delay_line[55]
    SLICE_X38Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.948 r  core/DELAY_LINE[14].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.948    core/delay_line[59]
    SLICE_X38Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.065 r  core/DELAY_LINE[15].CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    32.065    core/delay_line[63]
    SLICE_X38Y140        FDRE                                         r  core/LATCHED_OUTPUT[63].FDR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    20.286 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.448    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    14.124 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.763    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.854 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         1.500    17.354    core/clk
    SLICE_X38Y140        FDRE                                         r  core/LATCHED_OUTPUT[63].FDR_1/C
                         clock pessimism              0.395    17.749    
                         clock uncertainty           -0.204    17.546    
    SLICE_X38Y140        FDRE (Setup_fdre_C_D)       -0.150    17.396    core/LATCHED_OUTPUT[63].FDR_1
  -------------------------------------------------------------------
                         required time                         17.396    
                         arrival time                         -32.065    
  -------------------------------------------------------------------
                         slack                                -14.669    

Slack (VIOLATED) :        -14.562ns  (required time - arrival time)
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@1.000ns period=20.000ns})
  Destination:            core/LATCHED_OUTPUT[60].FDR_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.875ns  (clk_out1_clk_wiz_0 rise@18.875ns - clk_out2_clk_wiz_0 fall@1.000ns)
  Data Path Delay:        35.557ns  (logic 27.848ns (78.318%)  route 7.709ns (21.682%))
  Logic Levels:           230  (BUFG=1 CARRY4=229)
  Clock Path Skew:        3.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 17.354 - 18.875 ) 
    Source Clock Delay      (SCD):    -4.355ns = ( -3.355 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      1.000     1.000 f  
    E3                                                0.000     1.000 f  clk_sys (IN)
                         net (fo=0)                   0.000     1.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.482 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     3.715    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -3.355 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -1.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -1.540 f  clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           2.000     0.460    core/trigger
    SLICE_X39Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.040 r  core/INIT_DELAY_LINE[0].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.040    core/INIT_DELAY_LINE[0].CARRY4_inst_init_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.154 r  core/INIT_DELAY_LINE[1].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.154    core/INIT_DELAY_LINE[1].CARRY4_inst_init_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.268 r  core/INIT_DELAY_LINE[2].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.268    core/INIT_DELAY_LINE[2].CARRY4_inst_init_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.382 r  core/INIT_DELAY_LINE[3].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.382    core/INIT_DELAY_LINE[3].CARRY4_inst_init_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.496 r  core/INIT_DELAY_LINE[4].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.496    core/INIT_DELAY_LINE[4].CARRY4_inst_init_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.610 r  core/INIT_DELAY_LINE[5].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.610    core/INIT_DELAY_LINE[5].CARRY4_inst_init_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  core/INIT_DELAY_LINE[6].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.724    core/INIT_DELAY_LINE[6].CARRY4_inst_init_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  core/INIT_DELAY_LINE[7].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.838    core/INIT_DELAY_LINE[7].CARRY4_inst_init_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.952 r  core/INIT_DELAY_LINE[8].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.952    core/INIT_DELAY_LINE[8].CARRY4_inst_init_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.066 r  core/INIT_DELAY_LINE[9].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.066    core/INIT_DELAY_LINE[9].CARRY4_inst_init_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.180 r  core/INIT_DELAY_LINE[10].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.180    core/INIT_DELAY_LINE[10].CARRY4_inst_init_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.294 r  core/INIT_DELAY_LINE[11].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.294    core/INIT_DELAY_LINE[11].CARRY4_inst_init_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.408 r  core/INIT_DELAY_LINE[12].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.408    core/INIT_DELAY_LINE[12].CARRY4_inst_init_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.522 r  core/INIT_DELAY_LINE[13].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.522    core/INIT_DELAY_LINE[13].CARRY4_inst_init_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.636 r  core/INIT_DELAY_LINE[14].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.636    core/INIT_DELAY_LINE[14].CARRY4_inst_init_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.750 r  core/INIT_DELAY_LINE[15].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.750    core/INIT_DELAY_LINE[15].CARRY4_inst_init_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.864 r  core/INIT_DELAY_LINE[16].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.864    core/INIT_DELAY_LINE[16].CARRY4_inst_init_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.978 r  core/INIT_DELAY_LINE[17].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.978    core/INIT_DELAY_LINE[17].CARRY4_inst_init_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.092 r  core/INIT_DELAY_LINE[18].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.092    core/INIT_DELAY_LINE[18].CARRY4_inst_init_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.206 r  core/INIT_DELAY_LINE[19].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.206    core/INIT_DELAY_LINE[19].CARRY4_inst_init_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.320 r  core/INIT_DELAY_LINE[20].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.320    core/INIT_DELAY_LINE[20].CARRY4_inst_init_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.434 r  core/INIT_DELAY_LINE[21].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.434    core/INIT_DELAY_LINE[21].CARRY4_inst_init_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.548 r  core/INIT_DELAY_LINE[22].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.548    core/INIT_DELAY_LINE[22].CARRY4_inst_init_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.662 r  core/INIT_DELAY_LINE[23].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.662    core/INIT_DELAY_LINE[23].CARRY4_inst_init_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.776 r  core/INIT_DELAY_LINE[24].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009     3.785    core/INIT_DELAY_LINE[24].CARRY4_inst_init_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.899 r  core/INIT_DELAY_LINE[25].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.899    core/INIT_DELAY_LINE[25].CARRY4_inst_init_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.013 r  core/INIT_DELAY_LINE[26].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.013    core/INIT_DELAY_LINE[26].CARRY4_inst_init_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  core/INIT_DELAY_LINE[27].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.127    core/INIT_DELAY_LINE[27].CARRY4_inst_init_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  core/INIT_DELAY_LINE[28].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.241    core/INIT_DELAY_LINE[28].CARRY4_inst_init_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.355 r  core/INIT_DELAY_LINE[29].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.355    core/INIT_DELAY_LINE[29].CARRY4_inst_init_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.469 r  core/INIT_DELAY_LINE[30].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.469    core/INIT_DELAY_LINE[30].CARRY4_inst_init_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.583 r  core/INIT_DELAY_LINE[31].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.583    core/INIT_DELAY_LINE[31].CARRY4_inst_init_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  core/INIT_DELAY_LINE[32].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.697    core/INIT_DELAY_LINE[32].CARRY4_inst_init_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.811 r  core/INIT_DELAY_LINE[33].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.811    core/INIT_DELAY_LINE[33].CARRY4_inst_init_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.925 r  core/INIT_DELAY_LINE[34].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.925    core/INIT_DELAY_LINE[34].CARRY4_inst_init_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.039 r  core/INIT_DELAY_LINE[35].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.039    core/INIT_DELAY_LINE[35].CARRY4_inst_init_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.153 r  core/INIT_DELAY_LINE[36].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.153    core/INIT_DELAY_LINE[36].CARRY4_inst_init_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  core/INIT_DELAY_LINE[37].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.267    core/INIT_DELAY_LINE[37].CARRY4_inst_init_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.381 r  core/INIT_DELAY_LINE[38].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.381    core/INIT_DELAY_LINE[38].CARRY4_inst_init_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.495 r  core/INIT_DELAY_LINE[39].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.495    core/INIT_DELAY_LINE[39].CARRY4_inst_init_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.609 r  core/INIT_DELAY_LINE[40].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.609    core/INIT_DELAY_LINE[40].CARRY4_inst_init_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.723 r  core/INIT_DELAY_LINE[41].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.723    core/INIT_DELAY_LINE[41].CARRY4_inst_init_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.837 r  core/INIT_DELAY_LINE[42].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.837    core/INIT_DELAY_LINE[42].CARRY4_inst_init_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.951 r  core/INIT_DELAY_LINE[43].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.951    core/INIT_DELAY_LINE[43].CARRY4_inst_init_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.065 r  core/INIT_DELAY_LINE[44].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.065    core/INIT_DELAY_LINE[44].CARRY4_inst_init_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.179 r  core/INIT_DELAY_LINE[45].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.179    core/INIT_DELAY_LINE[45].CARRY4_inst_init_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.293 r  core/INIT_DELAY_LINE[46].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.293    core/INIT_DELAY_LINE[46].CARRY4_inst_init_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.407 r  core/INIT_DELAY_LINE[47].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.407    core/INIT_DELAY_LINE[47].CARRY4_inst_init_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.521 r  core/INIT_DELAY_LINE[48].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.521    core/INIT_DELAY_LINE[48].CARRY4_inst_init_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.635 r  core/INIT_DELAY_LINE[49].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001     6.636    core/INIT_DELAY_LINE[49].CARRY4_inst_init_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.750 r  core/INIT_DELAY_LINE[50].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.750    core/INIT_DELAY_LINE[50].CARRY4_inst_init_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.864 r  core/INIT_DELAY_LINE[51].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.864    core/INIT_DELAY_LINE[51].CARRY4_inst_init_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.978 r  core/INIT_DELAY_LINE[52].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.978    core/INIT_DELAY_LINE[52].CARRY4_inst_init_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.092 r  core/INIT_DELAY_LINE[53].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.092    core/INIT_DELAY_LINE[53].CARRY4_inst_init_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.206 r  core/INIT_DELAY_LINE[54].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.206    core/INIT_DELAY_LINE[54].CARRY4_inst_init_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  core/INIT_DELAY_LINE[55].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.320    core/INIT_DELAY_LINE[55].CARRY4_inst_init_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  core/INIT_DELAY_LINE[56].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.434    core/INIT_DELAY_LINE[56].CARRY4_inst_init_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  core/INIT_DELAY_LINE[57].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.548    core/INIT_DELAY_LINE[57].CARRY4_inst_init_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.662 r  core/INIT_DELAY_LINE[58].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.662    core/INIT_DELAY_LINE[58].CARRY4_inst_init_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  core/INIT_DELAY_LINE[59].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.776    core/INIT_DELAY_LINE[59].CARRY4_inst_init_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  core/INIT_DELAY_LINE[60].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.890    core/INIT_DELAY_LINE[60].CARRY4_inst_init_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.004 r  core/INIT_DELAY_LINE[61].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.004    core/INIT_DELAY_LINE[61].CARRY4_inst_init_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.118 r  core/INIT_DELAY_LINE[62].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.118    core/INIT_DELAY_LINE[62].CARRY4_inst_init_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.232 r  core/INIT_DELAY_LINE[63].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.232    core/INIT_DELAY_LINE[63].CARRY4_inst_init_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.346 r  core/INIT_DELAY_LINE[64].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.346    core/INIT_DELAY_LINE[64].CARRY4_inst_init_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.460 r  core/INIT_DELAY_LINE[65].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.460    core/INIT_DELAY_LINE[65].CARRY4_inst_init_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.574 r  core/INIT_DELAY_LINE[66].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.574    core/INIT_DELAY_LINE[66].CARRY4_inst_init_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.688 r  core/INIT_DELAY_LINE[67].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.688    core/INIT_DELAY_LINE[67].CARRY4_inst_init_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.802 r  core/INIT_DELAY_LINE[68].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.802    core/INIT_DELAY_LINE[68].CARRY4_inst_init_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.916 r  core/INIT_DELAY_LINE[69].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.916    core/INIT_DELAY_LINE[69].CARRY4_inst_init_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.030 r  core/INIT_DELAY_LINE[70].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.030    core/INIT_DELAY_LINE[70].CARRY4_inst_init_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.144 r  core/INIT_DELAY_LINE[71].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.144    core/INIT_DELAY_LINE[71].CARRY4_inst_init_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.258 r  core/INIT_DELAY_LINE[72].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.258    core/INIT_DELAY_LINE[72].CARRY4_inst_init_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.372 r  core/INIT_DELAY_LINE[73].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.372    core/INIT_DELAY_LINE[73].CARRY4_inst_init_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.486 r  core/INIT_DELAY_LINE[74].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009     9.495    core/INIT_DELAY_LINE[74].CARRY4_inst_init_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.609 r  core/INIT_DELAY_LINE[75].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.609    core/INIT_DELAY_LINE[75].CARRY4_inst_init_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.723 r  core/INIT_DELAY_LINE[76].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.723    core/INIT_DELAY_LINE[76].CARRY4_inst_init_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.837 r  core/INIT_DELAY_LINE[77].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.837    core/INIT_DELAY_LINE[77].CARRY4_inst_init_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.951 r  core/INIT_DELAY_LINE[78].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.951    core/INIT_DELAY_LINE[78].CARRY4_inst_init_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.065 r  core/INIT_DELAY_LINE[79].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.065    core/INIT_DELAY_LINE[79].CARRY4_inst_init_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.179 r  core/INIT_DELAY_LINE[80].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.179    core/INIT_DELAY_LINE[80].CARRY4_inst_init_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.293 r  core/INIT_DELAY_LINE[81].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.293    core/INIT_DELAY_LINE[81].CARRY4_inst_init_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.407 r  core/INIT_DELAY_LINE[82].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.407    core/INIT_DELAY_LINE[82].CARRY4_inst_init_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.521 r  core/INIT_DELAY_LINE[83].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.521    core/INIT_DELAY_LINE[83].CARRY4_inst_init_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.635 r  core/INIT_DELAY_LINE[84].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.635    core/INIT_DELAY_LINE[84].CARRY4_inst_init_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.749 r  core/INIT_DELAY_LINE[85].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.749    core/INIT_DELAY_LINE[85].CARRY4_inst_init_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.863 r  core/INIT_DELAY_LINE[86].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.863    core/INIT_DELAY_LINE[86].CARRY4_inst_init_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.977 r  core/INIT_DELAY_LINE[87].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.977    core/INIT_DELAY_LINE[87].CARRY4_inst_init_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.091 r  core/INIT_DELAY_LINE[88].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.091    core/INIT_DELAY_LINE[88].CARRY4_inst_init_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.205 r  core/INIT_DELAY_LINE[89].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.205    core/INIT_DELAY_LINE[89].CARRY4_inst_init_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.319 r  core/INIT_DELAY_LINE[90].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.319    core/INIT_DELAY_LINE[90].CARRY4_inst_init_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.433 r  core/INIT_DELAY_LINE[91].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.433    core/INIT_DELAY_LINE[91].CARRY4_inst_init_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.547 r  core/INIT_DELAY_LINE[92].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.547    core/INIT_DELAY_LINE[92].CARRY4_inst_init_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.661 r  core/INIT_DELAY_LINE[93].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.661    core/INIT_DELAY_LINE[93].CARRY4_inst_init_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.775 r  core/INIT_DELAY_LINE[94].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.775    core/INIT_DELAY_LINE[94].CARRY4_inst_init_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.889 r  core/INIT_DELAY_LINE[95].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.889    core/INIT_DELAY_LINE[95].CARRY4_inst_init_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.003 r  core/INIT_DELAY_LINE[96].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.003    core/INIT_DELAY_LINE[96].CARRY4_inst_init_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.117 r  core/INIT_DELAY_LINE[97].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.117    core/INIT_DELAY_LINE[97].CARRY4_inst_init_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.231 r  core/INIT_DELAY_LINE[98].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.231    core/INIT_DELAY_LINE[98].CARRY4_inst_init_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.345 r  core/INIT_DELAY_LINE[99].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    12.345    core/INIT_DELAY_LINE[99].CARRY4_inst_init_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.459 r  core/INIT_DELAY_LINE[100].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.459    core/INIT_DELAY_LINE[100].CARRY4_inst_init_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.573 r  core/INIT_DELAY_LINE[101].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.573    core/INIT_DELAY_LINE[101].CARRY4_inst_init_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.687 r  core/INIT_DELAY_LINE[102].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.687    core/INIT_DELAY_LINE[102].CARRY4_inst_init_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.801 r  core/INIT_DELAY_LINE[103].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.801    core/INIT_DELAY_LINE[103].CARRY4_inst_init_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.915 r  core/INIT_DELAY_LINE[104].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.915    core/INIT_DELAY_LINE[104].CARRY4_inst_init_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.029 r  core/INIT_DELAY_LINE[105].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.029    core/INIT_DELAY_LINE[105].CARRY4_inst_init_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.143 r  core/INIT_DELAY_LINE[106].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.143    core/INIT_DELAY_LINE[106].CARRY4_inst_init_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.257 r  core/INIT_DELAY_LINE[107].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.257    core/INIT_DELAY_LINE[107].CARRY4_inst_init_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.371 r  core/INIT_DELAY_LINE[108].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.371    core/INIT_DELAY_LINE[108].CARRY4_inst_init_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.485 r  core/INIT_DELAY_LINE[109].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.485    core/INIT_DELAY_LINE[109].CARRY4_inst_init_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.599 r  core/INIT_DELAY_LINE[110].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.599    core/INIT_DELAY_LINE[110].CARRY4_inst_init_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.713 r  core/INIT_DELAY_LINE[111].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.713    core/INIT_DELAY_LINE[111].CARRY4_inst_init_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.827 r  core/INIT_DELAY_LINE[112].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.827    core/INIT_DELAY_LINE[112].CARRY4_inst_init_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.941 r  core/INIT_DELAY_LINE[113].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.941    core/INIT_DELAY_LINE[113].CARRY4_inst_init_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.055 r  core/INIT_DELAY_LINE[114].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.055    core/INIT_DELAY_LINE[114].CARRY4_inst_init_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.169 r  core/INIT_DELAY_LINE[115].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.169    core/INIT_DELAY_LINE[115].CARRY4_inst_init_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.283 r  core/INIT_DELAY_LINE[116].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.283    core/INIT_DELAY_LINE[116].CARRY4_inst_init_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.397 r  core/INIT_DELAY_LINE[117].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.397    core/INIT_DELAY_LINE[117].CARRY4_inst_init_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.511 r  core/INIT_DELAY_LINE[118].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.511    core/INIT_DELAY_LINE[118].CARRY4_inst_init_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.625 r  core/INIT_DELAY_LINE[119].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.625    core/INIT_DELAY_LINE[119].CARRY4_inst_init_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.739 r  core/INIT_DELAY_LINE[120].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.739    core/INIT_DELAY_LINE[120].CARRY4_inst_init_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.853 r  core/INIT_DELAY_LINE[121].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.853    core/INIT_DELAY_LINE[121].CARRY4_inst_init_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.967 r  core/INIT_DELAY_LINE[122].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.967    core/INIT_DELAY_LINE[122].CARRY4_inst_init_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.081 r  core/INIT_DELAY_LINE[123].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.081    core/INIT_DELAY_LINE[123].CARRY4_inst_init_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.195 r  core/INIT_DELAY_LINE[124].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    15.204    core/INIT_DELAY_LINE[124].CARRY4_inst_init_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.318 r  core/INIT_DELAY_LINE[125].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.318    core/INIT_DELAY_LINE[125].CARRY4_inst_init_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.432 r  core/INIT_DELAY_LINE[126].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.432    core/INIT_DELAY_LINE[126].CARRY4_inst_init_n_0
    SLICE_X39Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.546 r  core/INIT_DELAY_LINE[127].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.546    core/INIT_DELAY_LINE[127].CARRY4_inst_init_n_0
    SLICE_X39Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.660 r  core/INIT_DELAY_LINE[128].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.660    core/INIT_DELAY_LINE[128].CARRY4_inst_init_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.774 r  core/INIT_DELAY_LINE[129].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.774    core/INIT_DELAY_LINE[129].CARRY4_inst_init_n_0
    SLICE_X39Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.888 r  core/INIT_DELAY_LINE[130].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.888    core/INIT_DELAY_LINE[130].CARRY4_inst_init_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.002 r  core/INIT_DELAY_LINE[131].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.002    core/INIT_DELAY_LINE[131].CARRY4_inst_init_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.116 r  core/INIT_DELAY_LINE[132].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.116    core/INIT_DELAY_LINE[132].CARRY4_inst_init_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.230 r  core/INIT_DELAY_LINE[133].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.230    core/INIT_DELAY_LINE[133].CARRY4_inst_init_n_0
    SLICE_X39Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.344 r  core/INIT_DELAY_LINE[134].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.344    core/INIT_DELAY_LINE[134].CARRY4_inst_init_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.458 r  core/INIT_DELAY_LINE[135].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.458    core/INIT_DELAY_LINE[135].CARRY4_inst_init_n_0
    SLICE_X39Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.572 r  core/INIT_DELAY_LINE[136].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.572    core/INIT_DELAY_LINE[136].CARRY4_inst_init_n_0
    SLICE_X39Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.686 r  core/INIT_DELAY_LINE[137].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.686    core/INIT_DELAY_LINE[137].CARRY4_inst_init_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.800 r  core/INIT_DELAY_LINE[138].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.800    core/INIT_DELAY_LINE[138].CARRY4_inst_init_n_0
    SLICE_X39Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.914 r  core/INIT_DELAY_LINE[139].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.914    core/INIT_DELAY_LINE[139].CARRY4_inst_init_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.028 r  core/INIT_DELAY_LINE[140].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.028    core/INIT_DELAY_LINE[140].CARRY4_inst_init_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.142 r  core/INIT_DELAY_LINE[141].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.142    core/INIT_DELAY_LINE[141].CARRY4_inst_init_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.256 r  core/INIT_DELAY_LINE[142].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.256    core/INIT_DELAY_LINE[142].CARRY4_inst_init_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.370 r  core/INIT_DELAY_LINE[143].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.370    core/INIT_DELAY_LINE[143].CARRY4_inst_init_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.484 r  core/INIT_DELAY_LINE[144].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.484    core/INIT_DELAY_LINE[144].CARRY4_inst_init_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.598 r  core/INIT_DELAY_LINE[145].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.598    core/INIT_DELAY_LINE[145].CARRY4_inst_init_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.712 r  core/INIT_DELAY_LINE[146].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.712    core/INIT_DELAY_LINE[146].CARRY4_inst_init_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.826 r  core/INIT_DELAY_LINE[147].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.826    core/INIT_DELAY_LINE[147].CARRY4_inst_init_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.940 r  core/INIT_DELAY_LINE[148].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.940    core/INIT_DELAY_LINE[148].CARRY4_inst_init_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.054 r  core/INIT_DELAY_LINE[149].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    18.055    core/INIT_DELAY_LINE[149].CARRY4_inst_init_n_0
    SLICE_X39Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.169 r  core/INIT_DELAY_LINE[150].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.169    core/INIT_DELAY_LINE[150].CARRY4_inst_init_n_0
    SLICE_X39Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.283 r  core/INIT_DELAY_LINE[151].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.283    core/INIT_DELAY_LINE[151].CARRY4_inst_init_n_0
    SLICE_X39Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.397 r  core/INIT_DELAY_LINE[152].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.397    core/INIT_DELAY_LINE[152].CARRY4_inst_init_n_0
    SLICE_X39Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.511 r  core/INIT_DELAY_LINE[153].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.511    core/INIT_DELAY_LINE[153].CARRY4_inst_init_n_0
    SLICE_X39Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.625 r  core/INIT_DELAY_LINE[154].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.625    core/INIT_DELAY_LINE[154].CARRY4_inst_init_n_0
    SLICE_X39Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.739 r  core/INIT_DELAY_LINE[155].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.739    core/INIT_DELAY_LINE[155].CARRY4_inst_init_n_0
    SLICE_X39Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.853 r  core/INIT_DELAY_LINE[156].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.853    core/INIT_DELAY_LINE[156].CARRY4_inst_init_n_0
    SLICE_X39Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.967 r  core/INIT_DELAY_LINE[157].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.967    core/INIT_DELAY_LINE[157].CARRY4_inst_init_n_0
    SLICE_X39Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.081 r  core/INIT_DELAY_LINE[158].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.081    core/INIT_DELAY_LINE[158].CARRY4_inst_init_n_0
    SLICE_X39Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.195 r  core/INIT_DELAY_LINE[159].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.195    core/INIT_DELAY_LINE[159].CARRY4_inst_init_n_0
    SLICE_X39Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.309 r  core/INIT_DELAY_LINE[160].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.309    core/INIT_DELAY_LINE[160].CARRY4_inst_init_n_0
    SLICE_X39Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.423 r  core/INIT_DELAY_LINE[161].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.423    core/INIT_DELAY_LINE[161].CARRY4_inst_init_n_0
    SLICE_X39Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.537 r  core/INIT_DELAY_LINE[162].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.537    core/INIT_DELAY_LINE[162].CARRY4_inst_init_n_0
    SLICE_X39Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.651 r  core/INIT_DELAY_LINE[163].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.651    core/INIT_DELAY_LINE[163].CARRY4_inst_init_n_0
    SLICE_X39Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.765 r  core/INIT_DELAY_LINE[164].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.765    core/INIT_DELAY_LINE[164].CARRY4_inst_init_n_0
    SLICE_X39Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.879 r  core/INIT_DELAY_LINE[165].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.879    core/INIT_DELAY_LINE[165].CARRY4_inst_init_n_0
    SLICE_X39Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.993 r  core/INIT_DELAY_LINE[166].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.993    core/INIT_DELAY_LINE[166].CARRY4_inst_init_n_0
    SLICE_X39Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.107 r  core/INIT_DELAY_LINE[167].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.107    core/INIT_DELAY_LINE[167].CARRY4_inst_init_n_0
    SLICE_X39Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.221 r  core/INIT_DELAY_LINE[168].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.221    core/INIT_DELAY_LINE[168].CARRY4_inst_init_n_0
    SLICE_X39Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.335 r  core/INIT_DELAY_LINE[169].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.335    core/INIT_DELAY_LINE[169].CARRY4_inst_init_n_0
    SLICE_X39Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.449 r  core/INIT_DELAY_LINE[170].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.449    core/INIT_DELAY_LINE[170].CARRY4_inst_init_n_0
    SLICE_X39Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.563 r  core/INIT_DELAY_LINE[171].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.563    core/INIT_DELAY_LINE[171].CARRY4_inst_init_n_0
    SLICE_X39Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.677 r  core/INIT_DELAY_LINE[172].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.677    core/INIT_DELAY_LINE[172].CARRY4_inst_init_n_0
    SLICE_X39Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.791 r  core/INIT_DELAY_LINE[173].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.791    core/INIT_DELAY_LINE[173].CARRY4_inst_init_n_0
    SLICE_X39Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.905 r  core/INIT_DELAY_LINE[174].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    20.914    core/INIT_DELAY_LINE[174].CARRY4_inst_init_n_0
    SLICE_X39Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.028 r  core/INIT_DELAY_LINE[175].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.028    core/INIT_DELAY_LINE[175].CARRY4_inst_init_n_0
    SLICE_X39Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.142 r  core/INIT_DELAY_LINE[176].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.142    core/INIT_DELAY_LINE[176].CARRY4_inst_init_n_0
    SLICE_X39Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.256 r  core/INIT_DELAY_LINE[177].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.256    core/INIT_DELAY_LINE[177].CARRY4_inst_init_n_0
    SLICE_X39Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.370 r  core/INIT_DELAY_LINE[178].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.370    core/INIT_DELAY_LINE[178].CARRY4_inst_init_n_0
    SLICE_X39Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.484 r  core/INIT_DELAY_LINE[179].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.484    core/INIT_DELAY_LINE[179].CARRY4_inst_init_n_0
    SLICE_X39Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.598 r  core/INIT_DELAY_LINE[180].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.598    core/INIT_DELAY_LINE[180].CARRY4_inst_init_n_0
    SLICE_X39Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.712 r  core/INIT_DELAY_LINE[181].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.712    core/INIT_DELAY_LINE[181].CARRY4_inst_init_n_0
    SLICE_X39Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.826 r  core/INIT_DELAY_LINE[182].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.826    core/INIT_DELAY_LINE[182].CARRY4_inst_init_n_0
    SLICE_X39Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.940 r  core/INIT_DELAY_LINE[183].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.940    core/INIT_DELAY_LINE[183].CARRY4_inst_init_n_0
    SLICE_X39Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.054 r  core/INIT_DELAY_LINE[184].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.054    core/INIT_DELAY_LINE[184].CARRY4_inst_init_n_0
    SLICE_X39Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.168 r  core/INIT_DELAY_LINE[185].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.168    core/INIT_DELAY_LINE[185].CARRY4_inst_init_n_0
    SLICE_X39Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.282 r  core/INIT_DELAY_LINE[186].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.282    core/INIT_DELAY_LINE[186].CARRY4_inst_init_n_0
    SLICE_X39Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.396 r  core/INIT_DELAY_LINE[187].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.396    core/INIT_DELAY_LINE[187].CARRY4_inst_init_n_0
    SLICE_X39Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.510 r  core/INIT_DELAY_LINE[188].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.510    core/INIT_DELAY_LINE[188].CARRY4_inst_init_n_0
    SLICE_X39Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.624 r  core/INIT_DELAY_LINE[189].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.624    core/INIT_DELAY_LINE[189].CARRY4_inst_init_n_0
    SLICE_X39Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.738 r  core/INIT_DELAY_LINE[190].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.738    core/INIT_DELAY_LINE[190].CARRY4_inst_init_n_0
    SLICE_X39Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.852 r  core/INIT_DELAY_LINE[191].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.852    core/INIT_DELAY_LINE[191].CARRY4_inst_init_n_0
    SLICE_X39Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.966 r  core/INIT_DELAY_LINE[192].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.966    core/INIT_DELAY_LINE[192].CARRY4_inst_init_n_0
    SLICE_X39Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.080 r  core/INIT_DELAY_LINE[193].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.080    core/INIT_DELAY_LINE[193].CARRY4_inst_init_n_0
    SLICE_X39Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.194 r  core/INIT_DELAY_LINE[194].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.194    core/INIT_DELAY_LINE[194].CARRY4_inst_init_n_0
    SLICE_X39Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.308 r  core/INIT_DELAY_LINE[195].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.308    core/INIT_DELAY_LINE[195].CARRY4_inst_init_n_0
    SLICE_X39Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.422 r  core/INIT_DELAY_LINE[196].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.422    core/INIT_DELAY_LINE[196].CARRY4_inst_init_n_0
    SLICE_X39Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.536 r  core/INIT_DELAY_LINE[197].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.536    core/INIT_DELAY_LINE[197].CARRY4_inst_init_n_0
    SLICE_X39Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.650 r  core/INIT_DELAY_LINE[198].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.650    core/INIT_DELAY_LINE[198].CARRY4_inst_init_n_0
    SLICE_X39Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.764 r  core/INIT_DELAY_LINE[199].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           1.911    25.675    core/INIT_DELAY_LINE[199].CARRY4_inst_init_n_0
    SLICE_X38Y161        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.270 r  core/INIT_DELAY_LINE[200].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.270    core/INIT_DELAY_LINE[200].CARRY4_inst_init_n_0
    SLICE_X38Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.387 r  core/INIT_DELAY_LINE[201].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.387    core/INIT_DELAY_LINE[201].CARRY4_inst_init_n_0
    SLICE_X38Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.504 r  core/INIT_DELAY_LINE[202].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.504    core/INIT_DELAY_LINE[202].CARRY4_inst_init_n_0
    SLICE_X38Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.621 r  core/INIT_DELAY_LINE[203].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.621    core/INIT_DELAY_LINE[203].CARRY4_inst_init_n_0
    SLICE_X38Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.738 r  core/INIT_DELAY_LINE[204].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.738    core/INIT_DELAY_LINE[204].CARRY4_inst_init_n_0
    SLICE_X38Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.855 r  core/INIT_DELAY_LINE[205].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.855    core/INIT_DELAY_LINE[205].CARRY4_inst_init_n_0
    SLICE_X38Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.972 r  core/INIT_DELAY_LINE[206].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.972    core/INIT_DELAY_LINE[206].CARRY4_inst_init_n_0
    SLICE_X38Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.089 r  core/INIT_DELAY_LINE[207].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.089    core/INIT_DELAY_LINE[207].CARRY4_inst_init_n_0
    SLICE_X38Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.206 r  core/INIT_DELAY_LINE[208].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.206    core/INIT_DELAY_LINE[208].CARRY4_inst_init_n_0
    SLICE_X38Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.323 r  core/INIT_DELAY_LINE[209].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.323    core/INIT_DELAY_LINE[209].CARRY4_inst_init_n_0
    SLICE_X38Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.440 r  core/INIT_DELAY_LINE[210].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.440    core/INIT_DELAY_LINE[210].CARRY4_inst_init_n_0
    SLICE_X38Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.557 r  core/INIT_DELAY_LINE[211].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.557    core/INIT_DELAY_LINE[211].CARRY4_inst_init_n_0
    SLICE_X38Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.674 r  core/INIT_DELAY_LINE[212].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           2.041    29.715    core/trigger_d
    SLICE_X38Y125        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    30.310 r  core/DELAY_LINE[0].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.310    core/delay_line[3]
    SLICE_X38Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.427 r  core/DELAY_LINE[1].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.427    core/delay_line[7]
    SLICE_X38Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.544 r  core/DELAY_LINE[2].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.544    core/delay_line[11]
    SLICE_X38Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.661 r  core/DELAY_LINE[3].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.661    core/delay_line[15]
    SLICE_X38Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.778 r  core/DELAY_LINE[4].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.778    core/delay_line[19]
    SLICE_X38Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.895 r  core/DELAY_LINE[5].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.895    core/delay_line[23]
    SLICE_X38Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.012 r  core/DELAY_LINE[6].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.012    core/delay_line[27]
    SLICE_X38Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.129 r  core/DELAY_LINE[7].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.129    core/delay_line[31]
    SLICE_X38Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.246 r  core/DELAY_LINE[8].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.246    core/delay_line[35]
    SLICE_X38Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.363 r  core/DELAY_LINE[9].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.363    core/delay_line[39]
    SLICE_X38Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.480 r  core/DELAY_LINE[10].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.480    core/delay_line[43]
    SLICE_X38Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.597 r  core/DELAY_LINE[11].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.597    core/delay_line[47]
    SLICE_X38Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.714 r  core/DELAY_LINE[12].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.714    core/delay_line[51]
    SLICE_X38Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.831 r  core/DELAY_LINE[13].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.831    core/delay_line[55]
    SLICE_X38Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.948 r  core/DELAY_LINE[14].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.948    core/delay_line[59]
    SLICE_X38Y140        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.202 r  core/DELAY_LINE[15].CARRY4_inst/CO[0]
                         net (fo=1, routed)           0.000    32.202    core/delay_line[60]
    SLICE_X38Y140        FDRE                                         r  core/LATCHED_OUTPUT[60].FDR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    20.286 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.448    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    14.124 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.763    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.854 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         1.500    17.354    core/clk
    SLICE_X38Y140        FDRE                                         r  core/LATCHED_OUTPUT[60].FDR_1/C
                         clock pessimism              0.395    17.749    
                         clock uncertainty           -0.204    17.546    
    SLICE_X38Y140        FDRE (Setup_fdre_C_D)        0.094    17.640    core/LATCHED_OUTPUT[60].FDR_1
  -------------------------------------------------------------------
                         required time                         17.640    
                         arrival time                         -32.202    
  -------------------------------------------------------------------
                         slack                                -14.562    

Slack (VIOLATED) :        -14.552ns  (required time - arrival time)
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@1.000ns period=20.000ns})
  Destination:            core/LATCHED_OUTPUT[59].FDR_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.875ns  (clk_out1_clk_wiz_0 rise@18.875ns - clk_out2_clk_wiz_0 fall@1.000ns)
  Data Path Delay:        35.303ns  (logic 27.594ns (78.162%)  route 7.709ns (21.838%))
  Logic Levels:           229  (BUFG=1 CARRY4=228)
  Clock Path Skew:        3.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 17.354 - 18.875 ) 
    Source Clock Delay      (SCD):    -4.355ns = ( -3.355 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      1.000     1.000 f  
    E3                                                0.000     1.000 f  clk_sys (IN)
                         net (fo=0)                   0.000     1.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.482 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     3.715    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -3.355 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -1.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -1.540 f  clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           2.000     0.460    core/trigger
    SLICE_X39Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.040 r  core/INIT_DELAY_LINE[0].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.040    core/INIT_DELAY_LINE[0].CARRY4_inst_init_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.154 r  core/INIT_DELAY_LINE[1].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.154    core/INIT_DELAY_LINE[1].CARRY4_inst_init_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.268 r  core/INIT_DELAY_LINE[2].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.268    core/INIT_DELAY_LINE[2].CARRY4_inst_init_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.382 r  core/INIT_DELAY_LINE[3].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.382    core/INIT_DELAY_LINE[3].CARRY4_inst_init_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.496 r  core/INIT_DELAY_LINE[4].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.496    core/INIT_DELAY_LINE[4].CARRY4_inst_init_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.610 r  core/INIT_DELAY_LINE[5].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.610    core/INIT_DELAY_LINE[5].CARRY4_inst_init_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  core/INIT_DELAY_LINE[6].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.724    core/INIT_DELAY_LINE[6].CARRY4_inst_init_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  core/INIT_DELAY_LINE[7].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.838    core/INIT_DELAY_LINE[7].CARRY4_inst_init_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.952 r  core/INIT_DELAY_LINE[8].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.952    core/INIT_DELAY_LINE[8].CARRY4_inst_init_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.066 r  core/INIT_DELAY_LINE[9].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.066    core/INIT_DELAY_LINE[9].CARRY4_inst_init_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.180 r  core/INIT_DELAY_LINE[10].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.180    core/INIT_DELAY_LINE[10].CARRY4_inst_init_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.294 r  core/INIT_DELAY_LINE[11].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.294    core/INIT_DELAY_LINE[11].CARRY4_inst_init_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.408 r  core/INIT_DELAY_LINE[12].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.408    core/INIT_DELAY_LINE[12].CARRY4_inst_init_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.522 r  core/INIT_DELAY_LINE[13].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.522    core/INIT_DELAY_LINE[13].CARRY4_inst_init_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.636 r  core/INIT_DELAY_LINE[14].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.636    core/INIT_DELAY_LINE[14].CARRY4_inst_init_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.750 r  core/INIT_DELAY_LINE[15].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.750    core/INIT_DELAY_LINE[15].CARRY4_inst_init_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.864 r  core/INIT_DELAY_LINE[16].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.864    core/INIT_DELAY_LINE[16].CARRY4_inst_init_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.978 r  core/INIT_DELAY_LINE[17].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.978    core/INIT_DELAY_LINE[17].CARRY4_inst_init_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.092 r  core/INIT_DELAY_LINE[18].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.092    core/INIT_DELAY_LINE[18].CARRY4_inst_init_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.206 r  core/INIT_DELAY_LINE[19].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.206    core/INIT_DELAY_LINE[19].CARRY4_inst_init_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.320 r  core/INIT_DELAY_LINE[20].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.320    core/INIT_DELAY_LINE[20].CARRY4_inst_init_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.434 r  core/INIT_DELAY_LINE[21].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.434    core/INIT_DELAY_LINE[21].CARRY4_inst_init_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.548 r  core/INIT_DELAY_LINE[22].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.548    core/INIT_DELAY_LINE[22].CARRY4_inst_init_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.662 r  core/INIT_DELAY_LINE[23].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.662    core/INIT_DELAY_LINE[23].CARRY4_inst_init_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.776 r  core/INIT_DELAY_LINE[24].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009     3.785    core/INIT_DELAY_LINE[24].CARRY4_inst_init_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.899 r  core/INIT_DELAY_LINE[25].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.899    core/INIT_DELAY_LINE[25].CARRY4_inst_init_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.013 r  core/INIT_DELAY_LINE[26].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.013    core/INIT_DELAY_LINE[26].CARRY4_inst_init_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  core/INIT_DELAY_LINE[27].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.127    core/INIT_DELAY_LINE[27].CARRY4_inst_init_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  core/INIT_DELAY_LINE[28].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.241    core/INIT_DELAY_LINE[28].CARRY4_inst_init_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.355 r  core/INIT_DELAY_LINE[29].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.355    core/INIT_DELAY_LINE[29].CARRY4_inst_init_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.469 r  core/INIT_DELAY_LINE[30].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.469    core/INIT_DELAY_LINE[30].CARRY4_inst_init_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.583 r  core/INIT_DELAY_LINE[31].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.583    core/INIT_DELAY_LINE[31].CARRY4_inst_init_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  core/INIT_DELAY_LINE[32].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.697    core/INIT_DELAY_LINE[32].CARRY4_inst_init_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.811 r  core/INIT_DELAY_LINE[33].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.811    core/INIT_DELAY_LINE[33].CARRY4_inst_init_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.925 r  core/INIT_DELAY_LINE[34].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.925    core/INIT_DELAY_LINE[34].CARRY4_inst_init_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.039 r  core/INIT_DELAY_LINE[35].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.039    core/INIT_DELAY_LINE[35].CARRY4_inst_init_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.153 r  core/INIT_DELAY_LINE[36].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.153    core/INIT_DELAY_LINE[36].CARRY4_inst_init_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  core/INIT_DELAY_LINE[37].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.267    core/INIT_DELAY_LINE[37].CARRY4_inst_init_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.381 r  core/INIT_DELAY_LINE[38].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.381    core/INIT_DELAY_LINE[38].CARRY4_inst_init_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.495 r  core/INIT_DELAY_LINE[39].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.495    core/INIT_DELAY_LINE[39].CARRY4_inst_init_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.609 r  core/INIT_DELAY_LINE[40].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.609    core/INIT_DELAY_LINE[40].CARRY4_inst_init_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.723 r  core/INIT_DELAY_LINE[41].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.723    core/INIT_DELAY_LINE[41].CARRY4_inst_init_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.837 r  core/INIT_DELAY_LINE[42].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.837    core/INIT_DELAY_LINE[42].CARRY4_inst_init_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.951 r  core/INIT_DELAY_LINE[43].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.951    core/INIT_DELAY_LINE[43].CARRY4_inst_init_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.065 r  core/INIT_DELAY_LINE[44].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.065    core/INIT_DELAY_LINE[44].CARRY4_inst_init_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.179 r  core/INIT_DELAY_LINE[45].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.179    core/INIT_DELAY_LINE[45].CARRY4_inst_init_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.293 r  core/INIT_DELAY_LINE[46].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.293    core/INIT_DELAY_LINE[46].CARRY4_inst_init_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.407 r  core/INIT_DELAY_LINE[47].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.407    core/INIT_DELAY_LINE[47].CARRY4_inst_init_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.521 r  core/INIT_DELAY_LINE[48].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.521    core/INIT_DELAY_LINE[48].CARRY4_inst_init_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.635 r  core/INIT_DELAY_LINE[49].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001     6.636    core/INIT_DELAY_LINE[49].CARRY4_inst_init_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.750 r  core/INIT_DELAY_LINE[50].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.750    core/INIT_DELAY_LINE[50].CARRY4_inst_init_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.864 r  core/INIT_DELAY_LINE[51].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.864    core/INIT_DELAY_LINE[51].CARRY4_inst_init_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.978 r  core/INIT_DELAY_LINE[52].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.978    core/INIT_DELAY_LINE[52].CARRY4_inst_init_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.092 r  core/INIT_DELAY_LINE[53].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.092    core/INIT_DELAY_LINE[53].CARRY4_inst_init_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.206 r  core/INIT_DELAY_LINE[54].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.206    core/INIT_DELAY_LINE[54].CARRY4_inst_init_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  core/INIT_DELAY_LINE[55].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.320    core/INIT_DELAY_LINE[55].CARRY4_inst_init_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  core/INIT_DELAY_LINE[56].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.434    core/INIT_DELAY_LINE[56].CARRY4_inst_init_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  core/INIT_DELAY_LINE[57].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.548    core/INIT_DELAY_LINE[57].CARRY4_inst_init_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.662 r  core/INIT_DELAY_LINE[58].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.662    core/INIT_DELAY_LINE[58].CARRY4_inst_init_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  core/INIT_DELAY_LINE[59].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.776    core/INIT_DELAY_LINE[59].CARRY4_inst_init_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  core/INIT_DELAY_LINE[60].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.890    core/INIT_DELAY_LINE[60].CARRY4_inst_init_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.004 r  core/INIT_DELAY_LINE[61].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.004    core/INIT_DELAY_LINE[61].CARRY4_inst_init_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.118 r  core/INIT_DELAY_LINE[62].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.118    core/INIT_DELAY_LINE[62].CARRY4_inst_init_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.232 r  core/INIT_DELAY_LINE[63].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.232    core/INIT_DELAY_LINE[63].CARRY4_inst_init_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.346 r  core/INIT_DELAY_LINE[64].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.346    core/INIT_DELAY_LINE[64].CARRY4_inst_init_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.460 r  core/INIT_DELAY_LINE[65].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.460    core/INIT_DELAY_LINE[65].CARRY4_inst_init_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.574 r  core/INIT_DELAY_LINE[66].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.574    core/INIT_DELAY_LINE[66].CARRY4_inst_init_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.688 r  core/INIT_DELAY_LINE[67].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.688    core/INIT_DELAY_LINE[67].CARRY4_inst_init_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.802 r  core/INIT_DELAY_LINE[68].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.802    core/INIT_DELAY_LINE[68].CARRY4_inst_init_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.916 r  core/INIT_DELAY_LINE[69].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.916    core/INIT_DELAY_LINE[69].CARRY4_inst_init_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.030 r  core/INIT_DELAY_LINE[70].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.030    core/INIT_DELAY_LINE[70].CARRY4_inst_init_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.144 r  core/INIT_DELAY_LINE[71].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.144    core/INIT_DELAY_LINE[71].CARRY4_inst_init_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.258 r  core/INIT_DELAY_LINE[72].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.258    core/INIT_DELAY_LINE[72].CARRY4_inst_init_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.372 r  core/INIT_DELAY_LINE[73].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.372    core/INIT_DELAY_LINE[73].CARRY4_inst_init_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.486 r  core/INIT_DELAY_LINE[74].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009     9.495    core/INIT_DELAY_LINE[74].CARRY4_inst_init_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.609 r  core/INIT_DELAY_LINE[75].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.609    core/INIT_DELAY_LINE[75].CARRY4_inst_init_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.723 r  core/INIT_DELAY_LINE[76].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.723    core/INIT_DELAY_LINE[76].CARRY4_inst_init_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.837 r  core/INIT_DELAY_LINE[77].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.837    core/INIT_DELAY_LINE[77].CARRY4_inst_init_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.951 r  core/INIT_DELAY_LINE[78].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.951    core/INIT_DELAY_LINE[78].CARRY4_inst_init_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.065 r  core/INIT_DELAY_LINE[79].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.065    core/INIT_DELAY_LINE[79].CARRY4_inst_init_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.179 r  core/INIT_DELAY_LINE[80].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.179    core/INIT_DELAY_LINE[80].CARRY4_inst_init_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.293 r  core/INIT_DELAY_LINE[81].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.293    core/INIT_DELAY_LINE[81].CARRY4_inst_init_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.407 r  core/INIT_DELAY_LINE[82].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.407    core/INIT_DELAY_LINE[82].CARRY4_inst_init_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.521 r  core/INIT_DELAY_LINE[83].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.521    core/INIT_DELAY_LINE[83].CARRY4_inst_init_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.635 r  core/INIT_DELAY_LINE[84].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.635    core/INIT_DELAY_LINE[84].CARRY4_inst_init_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.749 r  core/INIT_DELAY_LINE[85].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.749    core/INIT_DELAY_LINE[85].CARRY4_inst_init_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.863 r  core/INIT_DELAY_LINE[86].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.863    core/INIT_DELAY_LINE[86].CARRY4_inst_init_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.977 r  core/INIT_DELAY_LINE[87].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.977    core/INIT_DELAY_LINE[87].CARRY4_inst_init_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.091 r  core/INIT_DELAY_LINE[88].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.091    core/INIT_DELAY_LINE[88].CARRY4_inst_init_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.205 r  core/INIT_DELAY_LINE[89].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.205    core/INIT_DELAY_LINE[89].CARRY4_inst_init_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.319 r  core/INIT_DELAY_LINE[90].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.319    core/INIT_DELAY_LINE[90].CARRY4_inst_init_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.433 r  core/INIT_DELAY_LINE[91].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.433    core/INIT_DELAY_LINE[91].CARRY4_inst_init_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.547 r  core/INIT_DELAY_LINE[92].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.547    core/INIT_DELAY_LINE[92].CARRY4_inst_init_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.661 r  core/INIT_DELAY_LINE[93].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.661    core/INIT_DELAY_LINE[93].CARRY4_inst_init_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.775 r  core/INIT_DELAY_LINE[94].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.775    core/INIT_DELAY_LINE[94].CARRY4_inst_init_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.889 r  core/INIT_DELAY_LINE[95].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.889    core/INIT_DELAY_LINE[95].CARRY4_inst_init_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.003 r  core/INIT_DELAY_LINE[96].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.003    core/INIT_DELAY_LINE[96].CARRY4_inst_init_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.117 r  core/INIT_DELAY_LINE[97].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.117    core/INIT_DELAY_LINE[97].CARRY4_inst_init_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.231 r  core/INIT_DELAY_LINE[98].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.231    core/INIT_DELAY_LINE[98].CARRY4_inst_init_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.345 r  core/INIT_DELAY_LINE[99].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    12.345    core/INIT_DELAY_LINE[99].CARRY4_inst_init_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.459 r  core/INIT_DELAY_LINE[100].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.459    core/INIT_DELAY_LINE[100].CARRY4_inst_init_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.573 r  core/INIT_DELAY_LINE[101].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.573    core/INIT_DELAY_LINE[101].CARRY4_inst_init_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.687 r  core/INIT_DELAY_LINE[102].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.687    core/INIT_DELAY_LINE[102].CARRY4_inst_init_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.801 r  core/INIT_DELAY_LINE[103].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.801    core/INIT_DELAY_LINE[103].CARRY4_inst_init_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.915 r  core/INIT_DELAY_LINE[104].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.915    core/INIT_DELAY_LINE[104].CARRY4_inst_init_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.029 r  core/INIT_DELAY_LINE[105].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.029    core/INIT_DELAY_LINE[105].CARRY4_inst_init_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.143 r  core/INIT_DELAY_LINE[106].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.143    core/INIT_DELAY_LINE[106].CARRY4_inst_init_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.257 r  core/INIT_DELAY_LINE[107].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.257    core/INIT_DELAY_LINE[107].CARRY4_inst_init_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.371 r  core/INIT_DELAY_LINE[108].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.371    core/INIT_DELAY_LINE[108].CARRY4_inst_init_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.485 r  core/INIT_DELAY_LINE[109].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.485    core/INIT_DELAY_LINE[109].CARRY4_inst_init_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.599 r  core/INIT_DELAY_LINE[110].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.599    core/INIT_DELAY_LINE[110].CARRY4_inst_init_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.713 r  core/INIT_DELAY_LINE[111].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.713    core/INIT_DELAY_LINE[111].CARRY4_inst_init_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.827 r  core/INIT_DELAY_LINE[112].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.827    core/INIT_DELAY_LINE[112].CARRY4_inst_init_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.941 r  core/INIT_DELAY_LINE[113].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.941    core/INIT_DELAY_LINE[113].CARRY4_inst_init_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.055 r  core/INIT_DELAY_LINE[114].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.055    core/INIT_DELAY_LINE[114].CARRY4_inst_init_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.169 r  core/INIT_DELAY_LINE[115].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.169    core/INIT_DELAY_LINE[115].CARRY4_inst_init_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.283 r  core/INIT_DELAY_LINE[116].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.283    core/INIT_DELAY_LINE[116].CARRY4_inst_init_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.397 r  core/INIT_DELAY_LINE[117].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.397    core/INIT_DELAY_LINE[117].CARRY4_inst_init_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.511 r  core/INIT_DELAY_LINE[118].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.511    core/INIT_DELAY_LINE[118].CARRY4_inst_init_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.625 r  core/INIT_DELAY_LINE[119].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.625    core/INIT_DELAY_LINE[119].CARRY4_inst_init_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.739 r  core/INIT_DELAY_LINE[120].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.739    core/INIT_DELAY_LINE[120].CARRY4_inst_init_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.853 r  core/INIT_DELAY_LINE[121].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.853    core/INIT_DELAY_LINE[121].CARRY4_inst_init_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.967 r  core/INIT_DELAY_LINE[122].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.967    core/INIT_DELAY_LINE[122].CARRY4_inst_init_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.081 r  core/INIT_DELAY_LINE[123].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.081    core/INIT_DELAY_LINE[123].CARRY4_inst_init_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.195 r  core/INIT_DELAY_LINE[124].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    15.204    core/INIT_DELAY_LINE[124].CARRY4_inst_init_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.318 r  core/INIT_DELAY_LINE[125].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.318    core/INIT_DELAY_LINE[125].CARRY4_inst_init_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.432 r  core/INIT_DELAY_LINE[126].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.432    core/INIT_DELAY_LINE[126].CARRY4_inst_init_n_0
    SLICE_X39Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.546 r  core/INIT_DELAY_LINE[127].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.546    core/INIT_DELAY_LINE[127].CARRY4_inst_init_n_0
    SLICE_X39Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.660 r  core/INIT_DELAY_LINE[128].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.660    core/INIT_DELAY_LINE[128].CARRY4_inst_init_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.774 r  core/INIT_DELAY_LINE[129].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.774    core/INIT_DELAY_LINE[129].CARRY4_inst_init_n_0
    SLICE_X39Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.888 r  core/INIT_DELAY_LINE[130].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.888    core/INIT_DELAY_LINE[130].CARRY4_inst_init_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.002 r  core/INIT_DELAY_LINE[131].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.002    core/INIT_DELAY_LINE[131].CARRY4_inst_init_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.116 r  core/INIT_DELAY_LINE[132].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.116    core/INIT_DELAY_LINE[132].CARRY4_inst_init_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.230 r  core/INIT_DELAY_LINE[133].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.230    core/INIT_DELAY_LINE[133].CARRY4_inst_init_n_0
    SLICE_X39Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.344 r  core/INIT_DELAY_LINE[134].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.344    core/INIT_DELAY_LINE[134].CARRY4_inst_init_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.458 r  core/INIT_DELAY_LINE[135].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.458    core/INIT_DELAY_LINE[135].CARRY4_inst_init_n_0
    SLICE_X39Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.572 r  core/INIT_DELAY_LINE[136].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.572    core/INIT_DELAY_LINE[136].CARRY4_inst_init_n_0
    SLICE_X39Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.686 r  core/INIT_DELAY_LINE[137].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.686    core/INIT_DELAY_LINE[137].CARRY4_inst_init_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.800 r  core/INIT_DELAY_LINE[138].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.800    core/INIT_DELAY_LINE[138].CARRY4_inst_init_n_0
    SLICE_X39Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.914 r  core/INIT_DELAY_LINE[139].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.914    core/INIT_DELAY_LINE[139].CARRY4_inst_init_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.028 r  core/INIT_DELAY_LINE[140].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.028    core/INIT_DELAY_LINE[140].CARRY4_inst_init_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.142 r  core/INIT_DELAY_LINE[141].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.142    core/INIT_DELAY_LINE[141].CARRY4_inst_init_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.256 r  core/INIT_DELAY_LINE[142].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.256    core/INIT_DELAY_LINE[142].CARRY4_inst_init_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.370 r  core/INIT_DELAY_LINE[143].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.370    core/INIT_DELAY_LINE[143].CARRY4_inst_init_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.484 r  core/INIT_DELAY_LINE[144].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.484    core/INIT_DELAY_LINE[144].CARRY4_inst_init_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.598 r  core/INIT_DELAY_LINE[145].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.598    core/INIT_DELAY_LINE[145].CARRY4_inst_init_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.712 r  core/INIT_DELAY_LINE[146].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.712    core/INIT_DELAY_LINE[146].CARRY4_inst_init_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.826 r  core/INIT_DELAY_LINE[147].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.826    core/INIT_DELAY_LINE[147].CARRY4_inst_init_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.940 r  core/INIT_DELAY_LINE[148].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.940    core/INIT_DELAY_LINE[148].CARRY4_inst_init_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.054 r  core/INIT_DELAY_LINE[149].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    18.055    core/INIT_DELAY_LINE[149].CARRY4_inst_init_n_0
    SLICE_X39Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.169 r  core/INIT_DELAY_LINE[150].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.169    core/INIT_DELAY_LINE[150].CARRY4_inst_init_n_0
    SLICE_X39Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.283 r  core/INIT_DELAY_LINE[151].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.283    core/INIT_DELAY_LINE[151].CARRY4_inst_init_n_0
    SLICE_X39Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.397 r  core/INIT_DELAY_LINE[152].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.397    core/INIT_DELAY_LINE[152].CARRY4_inst_init_n_0
    SLICE_X39Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.511 r  core/INIT_DELAY_LINE[153].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.511    core/INIT_DELAY_LINE[153].CARRY4_inst_init_n_0
    SLICE_X39Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.625 r  core/INIT_DELAY_LINE[154].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.625    core/INIT_DELAY_LINE[154].CARRY4_inst_init_n_0
    SLICE_X39Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.739 r  core/INIT_DELAY_LINE[155].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.739    core/INIT_DELAY_LINE[155].CARRY4_inst_init_n_0
    SLICE_X39Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.853 r  core/INIT_DELAY_LINE[156].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.853    core/INIT_DELAY_LINE[156].CARRY4_inst_init_n_0
    SLICE_X39Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.967 r  core/INIT_DELAY_LINE[157].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.967    core/INIT_DELAY_LINE[157].CARRY4_inst_init_n_0
    SLICE_X39Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.081 r  core/INIT_DELAY_LINE[158].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.081    core/INIT_DELAY_LINE[158].CARRY4_inst_init_n_0
    SLICE_X39Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.195 r  core/INIT_DELAY_LINE[159].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.195    core/INIT_DELAY_LINE[159].CARRY4_inst_init_n_0
    SLICE_X39Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.309 r  core/INIT_DELAY_LINE[160].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.309    core/INIT_DELAY_LINE[160].CARRY4_inst_init_n_0
    SLICE_X39Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.423 r  core/INIT_DELAY_LINE[161].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.423    core/INIT_DELAY_LINE[161].CARRY4_inst_init_n_0
    SLICE_X39Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.537 r  core/INIT_DELAY_LINE[162].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.537    core/INIT_DELAY_LINE[162].CARRY4_inst_init_n_0
    SLICE_X39Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.651 r  core/INIT_DELAY_LINE[163].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.651    core/INIT_DELAY_LINE[163].CARRY4_inst_init_n_0
    SLICE_X39Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.765 r  core/INIT_DELAY_LINE[164].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.765    core/INIT_DELAY_LINE[164].CARRY4_inst_init_n_0
    SLICE_X39Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.879 r  core/INIT_DELAY_LINE[165].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.879    core/INIT_DELAY_LINE[165].CARRY4_inst_init_n_0
    SLICE_X39Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.993 r  core/INIT_DELAY_LINE[166].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.993    core/INIT_DELAY_LINE[166].CARRY4_inst_init_n_0
    SLICE_X39Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.107 r  core/INIT_DELAY_LINE[167].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.107    core/INIT_DELAY_LINE[167].CARRY4_inst_init_n_0
    SLICE_X39Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.221 r  core/INIT_DELAY_LINE[168].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.221    core/INIT_DELAY_LINE[168].CARRY4_inst_init_n_0
    SLICE_X39Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.335 r  core/INIT_DELAY_LINE[169].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.335    core/INIT_DELAY_LINE[169].CARRY4_inst_init_n_0
    SLICE_X39Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.449 r  core/INIT_DELAY_LINE[170].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.449    core/INIT_DELAY_LINE[170].CARRY4_inst_init_n_0
    SLICE_X39Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.563 r  core/INIT_DELAY_LINE[171].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.563    core/INIT_DELAY_LINE[171].CARRY4_inst_init_n_0
    SLICE_X39Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.677 r  core/INIT_DELAY_LINE[172].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.677    core/INIT_DELAY_LINE[172].CARRY4_inst_init_n_0
    SLICE_X39Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.791 r  core/INIT_DELAY_LINE[173].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.791    core/INIT_DELAY_LINE[173].CARRY4_inst_init_n_0
    SLICE_X39Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.905 r  core/INIT_DELAY_LINE[174].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    20.914    core/INIT_DELAY_LINE[174].CARRY4_inst_init_n_0
    SLICE_X39Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.028 r  core/INIT_DELAY_LINE[175].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.028    core/INIT_DELAY_LINE[175].CARRY4_inst_init_n_0
    SLICE_X39Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.142 r  core/INIT_DELAY_LINE[176].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.142    core/INIT_DELAY_LINE[176].CARRY4_inst_init_n_0
    SLICE_X39Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.256 r  core/INIT_DELAY_LINE[177].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.256    core/INIT_DELAY_LINE[177].CARRY4_inst_init_n_0
    SLICE_X39Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.370 r  core/INIT_DELAY_LINE[178].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.370    core/INIT_DELAY_LINE[178].CARRY4_inst_init_n_0
    SLICE_X39Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.484 r  core/INIT_DELAY_LINE[179].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.484    core/INIT_DELAY_LINE[179].CARRY4_inst_init_n_0
    SLICE_X39Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.598 r  core/INIT_DELAY_LINE[180].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.598    core/INIT_DELAY_LINE[180].CARRY4_inst_init_n_0
    SLICE_X39Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.712 r  core/INIT_DELAY_LINE[181].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.712    core/INIT_DELAY_LINE[181].CARRY4_inst_init_n_0
    SLICE_X39Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.826 r  core/INIT_DELAY_LINE[182].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.826    core/INIT_DELAY_LINE[182].CARRY4_inst_init_n_0
    SLICE_X39Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.940 r  core/INIT_DELAY_LINE[183].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.940    core/INIT_DELAY_LINE[183].CARRY4_inst_init_n_0
    SLICE_X39Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.054 r  core/INIT_DELAY_LINE[184].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.054    core/INIT_DELAY_LINE[184].CARRY4_inst_init_n_0
    SLICE_X39Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.168 r  core/INIT_DELAY_LINE[185].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.168    core/INIT_DELAY_LINE[185].CARRY4_inst_init_n_0
    SLICE_X39Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.282 r  core/INIT_DELAY_LINE[186].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.282    core/INIT_DELAY_LINE[186].CARRY4_inst_init_n_0
    SLICE_X39Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.396 r  core/INIT_DELAY_LINE[187].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.396    core/INIT_DELAY_LINE[187].CARRY4_inst_init_n_0
    SLICE_X39Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.510 r  core/INIT_DELAY_LINE[188].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.510    core/INIT_DELAY_LINE[188].CARRY4_inst_init_n_0
    SLICE_X39Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.624 r  core/INIT_DELAY_LINE[189].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.624    core/INIT_DELAY_LINE[189].CARRY4_inst_init_n_0
    SLICE_X39Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.738 r  core/INIT_DELAY_LINE[190].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.738    core/INIT_DELAY_LINE[190].CARRY4_inst_init_n_0
    SLICE_X39Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.852 r  core/INIT_DELAY_LINE[191].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.852    core/INIT_DELAY_LINE[191].CARRY4_inst_init_n_0
    SLICE_X39Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.966 r  core/INIT_DELAY_LINE[192].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.966    core/INIT_DELAY_LINE[192].CARRY4_inst_init_n_0
    SLICE_X39Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.080 r  core/INIT_DELAY_LINE[193].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.080    core/INIT_DELAY_LINE[193].CARRY4_inst_init_n_0
    SLICE_X39Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.194 r  core/INIT_DELAY_LINE[194].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.194    core/INIT_DELAY_LINE[194].CARRY4_inst_init_n_0
    SLICE_X39Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.308 r  core/INIT_DELAY_LINE[195].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.308    core/INIT_DELAY_LINE[195].CARRY4_inst_init_n_0
    SLICE_X39Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.422 r  core/INIT_DELAY_LINE[196].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.422    core/INIT_DELAY_LINE[196].CARRY4_inst_init_n_0
    SLICE_X39Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.536 r  core/INIT_DELAY_LINE[197].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.536    core/INIT_DELAY_LINE[197].CARRY4_inst_init_n_0
    SLICE_X39Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.650 r  core/INIT_DELAY_LINE[198].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.650    core/INIT_DELAY_LINE[198].CARRY4_inst_init_n_0
    SLICE_X39Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.764 r  core/INIT_DELAY_LINE[199].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           1.911    25.675    core/INIT_DELAY_LINE[199].CARRY4_inst_init_n_0
    SLICE_X38Y161        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.270 r  core/INIT_DELAY_LINE[200].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.270    core/INIT_DELAY_LINE[200].CARRY4_inst_init_n_0
    SLICE_X38Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.387 r  core/INIT_DELAY_LINE[201].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.387    core/INIT_DELAY_LINE[201].CARRY4_inst_init_n_0
    SLICE_X38Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.504 r  core/INIT_DELAY_LINE[202].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.504    core/INIT_DELAY_LINE[202].CARRY4_inst_init_n_0
    SLICE_X38Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.621 r  core/INIT_DELAY_LINE[203].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.621    core/INIT_DELAY_LINE[203].CARRY4_inst_init_n_0
    SLICE_X38Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.738 r  core/INIT_DELAY_LINE[204].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.738    core/INIT_DELAY_LINE[204].CARRY4_inst_init_n_0
    SLICE_X38Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.855 r  core/INIT_DELAY_LINE[205].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.855    core/INIT_DELAY_LINE[205].CARRY4_inst_init_n_0
    SLICE_X38Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.972 r  core/INIT_DELAY_LINE[206].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.972    core/INIT_DELAY_LINE[206].CARRY4_inst_init_n_0
    SLICE_X38Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.089 r  core/INIT_DELAY_LINE[207].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.089    core/INIT_DELAY_LINE[207].CARRY4_inst_init_n_0
    SLICE_X38Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.206 r  core/INIT_DELAY_LINE[208].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.206    core/INIT_DELAY_LINE[208].CARRY4_inst_init_n_0
    SLICE_X38Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.323 r  core/INIT_DELAY_LINE[209].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.323    core/INIT_DELAY_LINE[209].CARRY4_inst_init_n_0
    SLICE_X38Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.440 r  core/INIT_DELAY_LINE[210].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.440    core/INIT_DELAY_LINE[210].CARRY4_inst_init_n_0
    SLICE_X38Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.557 r  core/INIT_DELAY_LINE[211].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.557    core/INIT_DELAY_LINE[211].CARRY4_inst_init_n_0
    SLICE_X38Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.674 r  core/INIT_DELAY_LINE[212].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           2.041    29.715    core/trigger_d
    SLICE_X38Y125        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    30.310 r  core/DELAY_LINE[0].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.310    core/delay_line[3]
    SLICE_X38Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.427 r  core/DELAY_LINE[1].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.427    core/delay_line[7]
    SLICE_X38Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.544 r  core/DELAY_LINE[2].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.544    core/delay_line[11]
    SLICE_X38Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.661 r  core/DELAY_LINE[3].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.661    core/delay_line[15]
    SLICE_X38Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.778 r  core/DELAY_LINE[4].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.778    core/delay_line[19]
    SLICE_X38Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.895 r  core/DELAY_LINE[5].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.895    core/delay_line[23]
    SLICE_X38Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.012 r  core/DELAY_LINE[6].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.012    core/delay_line[27]
    SLICE_X38Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.129 r  core/DELAY_LINE[7].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.129    core/delay_line[31]
    SLICE_X38Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.246 r  core/DELAY_LINE[8].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.246    core/delay_line[35]
    SLICE_X38Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.363 r  core/DELAY_LINE[9].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.363    core/delay_line[39]
    SLICE_X38Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.480 r  core/DELAY_LINE[10].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.480    core/delay_line[43]
    SLICE_X38Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.597 r  core/DELAY_LINE[11].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.597    core/delay_line[47]
    SLICE_X38Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.714 r  core/DELAY_LINE[12].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.714    core/delay_line[51]
    SLICE_X38Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.831 r  core/DELAY_LINE[13].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.831    core/delay_line[55]
    SLICE_X38Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.948 r  core/DELAY_LINE[14].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.948    core/delay_line[59]
    SLICE_X38Y139        FDRE                                         r  core/LATCHED_OUTPUT[59].FDR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    20.286 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.448    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    14.124 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.763    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.854 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         1.500    17.354    core/clk
    SLICE_X38Y139        FDRE                                         r  core/LATCHED_OUTPUT[59].FDR_1/C
                         clock pessimism              0.395    17.749    
                         clock uncertainty           -0.204    17.546    
    SLICE_X38Y139        FDRE (Setup_fdre_C_D)       -0.150    17.396    core/LATCHED_OUTPUT[59].FDR_1
  -------------------------------------------------------------------
                         required time                         17.396    
                         arrival time                         -31.948    
  -------------------------------------------------------------------
                         slack                                -14.552    

Slack (VIOLATED) :        -14.537ns  (required time - arrival time)
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@1.000ns period=20.000ns})
  Destination:            core/LATCHED_OUTPUT[62].FDR_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.875ns  (clk_out1_clk_wiz_0 rise@18.875ns - clk_out2_clk_wiz_0 fall@1.000ns)
  Data Path Delay:        35.532ns  (logic 27.823ns (78.303%)  route 7.709ns (21.697%))
  Logic Levels:           230  (BUFG=1 CARRY4=229)
  Clock Path Skew:        3.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 17.354 - 18.875 ) 
    Source Clock Delay      (SCD):    -4.355ns = ( -3.355 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      1.000     1.000 f  
    E3                                                0.000     1.000 f  clk_sys (IN)
                         net (fo=0)                   0.000     1.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.482 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     3.715    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -3.355 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -1.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -1.540 f  clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           2.000     0.460    core/trigger
    SLICE_X39Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.040 r  core/INIT_DELAY_LINE[0].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.040    core/INIT_DELAY_LINE[0].CARRY4_inst_init_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.154 r  core/INIT_DELAY_LINE[1].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.154    core/INIT_DELAY_LINE[1].CARRY4_inst_init_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.268 r  core/INIT_DELAY_LINE[2].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.268    core/INIT_DELAY_LINE[2].CARRY4_inst_init_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.382 r  core/INIT_DELAY_LINE[3].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.382    core/INIT_DELAY_LINE[3].CARRY4_inst_init_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.496 r  core/INIT_DELAY_LINE[4].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.496    core/INIT_DELAY_LINE[4].CARRY4_inst_init_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.610 r  core/INIT_DELAY_LINE[5].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.610    core/INIT_DELAY_LINE[5].CARRY4_inst_init_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  core/INIT_DELAY_LINE[6].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.724    core/INIT_DELAY_LINE[6].CARRY4_inst_init_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  core/INIT_DELAY_LINE[7].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.838    core/INIT_DELAY_LINE[7].CARRY4_inst_init_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.952 r  core/INIT_DELAY_LINE[8].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.952    core/INIT_DELAY_LINE[8].CARRY4_inst_init_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.066 r  core/INIT_DELAY_LINE[9].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.066    core/INIT_DELAY_LINE[9].CARRY4_inst_init_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.180 r  core/INIT_DELAY_LINE[10].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.180    core/INIT_DELAY_LINE[10].CARRY4_inst_init_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.294 r  core/INIT_DELAY_LINE[11].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.294    core/INIT_DELAY_LINE[11].CARRY4_inst_init_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.408 r  core/INIT_DELAY_LINE[12].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.408    core/INIT_DELAY_LINE[12].CARRY4_inst_init_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.522 r  core/INIT_DELAY_LINE[13].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.522    core/INIT_DELAY_LINE[13].CARRY4_inst_init_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.636 r  core/INIT_DELAY_LINE[14].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.636    core/INIT_DELAY_LINE[14].CARRY4_inst_init_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.750 r  core/INIT_DELAY_LINE[15].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.750    core/INIT_DELAY_LINE[15].CARRY4_inst_init_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.864 r  core/INIT_DELAY_LINE[16].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.864    core/INIT_DELAY_LINE[16].CARRY4_inst_init_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.978 r  core/INIT_DELAY_LINE[17].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.978    core/INIT_DELAY_LINE[17].CARRY4_inst_init_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.092 r  core/INIT_DELAY_LINE[18].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.092    core/INIT_DELAY_LINE[18].CARRY4_inst_init_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.206 r  core/INIT_DELAY_LINE[19].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.206    core/INIT_DELAY_LINE[19].CARRY4_inst_init_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.320 r  core/INIT_DELAY_LINE[20].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.320    core/INIT_DELAY_LINE[20].CARRY4_inst_init_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.434 r  core/INIT_DELAY_LINE[21].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.434    core/INIT_DELAY_LINE[21].CARRY4_inst_init_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.548 r  core/INIT_DELAY_LINE[22].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.548    core/INIT_DELAY_LINE[22].CARRY4_inst_init_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.662 r  core/INIT_DELAY_LINE[23].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.662    core/INIT_DELAY_LINE[23].CARRY4_inst_init_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.776 r  core/INIT_DELAY_LINE[24].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009     3.785    core/INIT_DELAY_LINE[24].CARRY4_inst_init_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.899 r  core/INIT_DELAY_LINE[25].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.899    core/INIT_DELAY_LINE[25].CARRY4_inst_init_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.013 r  core/INIT_DELAY_LINE[26].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.013    core/INIT_DELAY_LINE[26].CARRY4_inst_init_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  core/INIT_DELAY_LINE[27].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.127    core/INIT_DELAY_LINE[27].CARRY4_inst_init_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  core/INIT_DELAY_LINE[28].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.241    core/INIT_DELAY_LINE[28].CARRY4_inst_init_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.355 r  core/INIT_DELAY_LINE[29].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.355    core/INIT_DELAY_LINE[29].CARRY4_inst_init_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.469 r  core/INIT_DELAY_LINE[30].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.469    core/INIT_DELAY_LINE[30].CARRY4_inst_init_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.583 r  core/INIT_DELAY_LINE[31].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.583    core/INIT_DELAY_LINE[31].CARRY4_inst_init_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  core/INIT_DELAY_LINE[32].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.697    core/INIT_DELAY_LINE[32].CARRY4_inst_init_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.811 r  core/INIT_DELAY_LINE[33].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.811    core/INIT_DELAY_LINE[33].CARRY4_inst_init_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.925 r  core/INIT_DELAY_LINE[34].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.925    core/INIT_DELAY_LINE[34].CARRY4_inst_init_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.039 r  core/INIT_DELAY_LINE[35].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.039    core/INIT_DELAY_LINE[35].CARRY4_inst_init_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.153 r  core/INIT_DELAY_LINE[36].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.153    core/INIT_DELAY_LINE[36].CARRY4_inst_init_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  core/INIT_DELAY_LINE[37].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.267    core/INIT_DELAY_LINE[37].CARRY4_inst_init_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.381 r  core/INIT_DELAY_LINE[38].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.381    core/INIT_DELAY_LINE[38].CARRY4_inst_init_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.495 r  core/INIT_DELAY_LINE[39].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.495    core/INIT_DELAY_LINE[39].CARRY4_inst_init_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.609 r  core/INIT_DELAY_LINE[40].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.609    core/INIT_DELAY_LINE[40].CARRY4_inst_init_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.723 r  core/INIT_DELAY_LINE[41].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.723    core/INIT_DELAY_LINE[41].CARRY4_inst_init_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.837 r  core/INIT_DELAY_LINE[42].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.837    core/INIT_DELAY_LINE[42].CARRY4_inst_init_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.951 r  core/INIT_DELAY_LINE[43].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.951    core/INIT_DELAY_LINE[43].CARRY4_inst_init_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.065 r  core/INIT_DELAY_LINE[44].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.065    core/INIT_DELAY_LINE[44].CARRY4_inst_init_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.179 r  core/INIT_DELAY_LINE[45].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.179    core/INIT_DELAY_LINE[45].CARRY4_inst_init_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.293 r  core/INIT_DELAY_LINE[46].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.293    core/INIT_DELAY_LINE[46].CARRY4_inst_init_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.407 r  core/INIT_DELAY_LINE[47].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.407    core/INIT_DELAY_LINE[47].CARRY4_inst_init_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.521 r  core/INIT_DELAY_LINE[48].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.521    core/INIT_DELAY_LINE[48].CARRY4_inst_init_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.635 r  core/INIT_DELAY_LINE[49].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001     6.636    core/INIT_DELAY_LINE[49].CARRY4_inst_init_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.750 r  core/INIT_DELAY_LINE[50].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.750    core/INIT_DELAY_LINE[50].CARRY4_inst_init_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.864 r  core/INIT_DELAY_LINE[51].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.864    core/INIT_DELAY_LINE[51].CARRY4_inst_init_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.978 r  core/INIT_DELAY_LINE[52].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.978    core/INIT_DELAY_LINE[52].CARRY4_inst_init_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.092 r  core/INIT_DELAY_LINE[53].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.092    core/INIT_DELAY_LINE[53].CARRY4_inst_init_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.206 r  core/INIT_DELAY_LINE[54].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.206    core/INIT_DELAY_LINE[54].CARRY4_inst_init_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  core/INIT_DELAY_LINE[55].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.320    core/INIT_DELAY_LINE[55].CARRY4_inst_init_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  core/INIT_DELAY_LINE[56].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.434    core/INIT_DELAY_LINE[56].CARRY4_inst_init_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  core/INIT_DELAY_LINE[57].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.548    core/INIT_DELAY_LINE[57].CARRY4_inst_init_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.662 r  core/INIT_DELAY_LINE[58].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.662    core/INIT_DELAY_LINE[58].CARRY4_inst_init_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  core/INIT_DELAY_LINE[59].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.776    core/INIT_DELAY_LINE[59].CARRY4_inst_init_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  core/INIT_DELAY_LINE[60].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.890    core/INIT_DELAY_LINE[60].CARRY4_inst_init_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.004 r  core/INIT_DELAY_LINE[61].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.004    core/INIT_DELAY_LINE[61].CARRY4_inst_init_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.118 r  core/INIT_DELAY_LINE[62].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.118    core/INIT_DELAY_LINE[62].CARRY4_inst_init_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.232 r  core/INIT_DELAY_LINE[63].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.232    core/INIT_DELAY_LINE[63].CARRY4_inst_init_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.346 r  core/INIT_DELAY_LINE[64].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.346    core/INIT_DELAY_LINE[64].CARRY4_inst_init_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.460 r  core/INIT_DELAY_LINE[65].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.460    core/INIT_DELAY_LINE[65].CARRY4_inst_init_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.574 r  core/INIT_DELAY_LINE[66].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.574    core/INIT_DELAY_LINE[66].CARRY4_inst_init_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.688 r  core/INIT_DELAY_LINE[67].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.688    core/INIT_DELAY_LINE[67].CARRY4_inst_init_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.802 r  core/INIT_DELAY_LINE[68].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.802    core/INIT_DELAY_LINE[68].CARRY4_inst_init_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.916 r  core/INIT_DELAY_LINE[69].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.916    core/INIT_DELAY_LINE[69].CARRY4_inst_init_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.030 r  core/INIT_DELAY_LINE[70].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.030    core/INIT_DELAY_LINE[70].CARRY4_inst_init_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.144 r  core/INIT_DELAY_LINE[71].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.144    core/INIT_DELAY_LINE[71].CARRY4_inst_init_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.258 r  core/INIT_DELAY_LINE[72].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.258    core/INIT_DELAY_LINE[72].CARRY4_inst_init_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.372 r  core/INIT_DELAY_LINE[73].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.372    core/INIT_DELAY_LINE[73].CARRY4_inst_init_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.486 r  core/INIT_DELAY_LINE[74].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009     9.495    core/INIT_DELAY_LINE[74].CARRY4_inst_init_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.609 r  core/INIT_DELAY_LINE[75].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.609    core/INIT_DELAY_LINE[75].CARRY4_inst_init_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.723 r  core/INIT_DELAY_LINE[76].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.723    core/INIT_DELAY_LINE[76].CARRY4_inst_init_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.837 r  core/INIT_DELAY_LINE[77].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.837    core/INIT_DELAY_LINE[77].CARRY4_inst_init_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.951 r  core/INIT_DELAY_LINE[78].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.951    core/INIT_DELAY_LINE[78].CARRY4_inst_init_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.065 r  core/INIT_DELAY_LINE[79].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.065    core/INIT_DELAY_LINE[79].CARRY4_inst_init_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.179 r  core/INIT_DELAY_LINE[80].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.179    core/INIT_DELAY_LINE[80].CARRY4_inst_init_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.293 r  core/INIT_DELAY_LINE[81].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.293    core/INIT_DELAY_LINE[81].CARRY4_inst_init_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.407 r  core/INIT_DELAY_LINE[82].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.407    core/INIT_DELAY_LINE[82].CARRY4_inst_init_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.521 r  core/INIT_DELAY_LINE[83].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.521    core/INIT_DELAY_LINE[83].CARRY4_inst_init_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.635 r  core/INIT_DELAY_LINE[84].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.635    core/INIT_DELAY_LINE[84].CARRY4_inst_init_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.749 r  core/INIT_DELAY_LINE[85].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.749    core/INIT_DELAY_LINE[85].CARRY4_inst_init_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.863 r  core/INIT_DELAY_LINE[86].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.863    core/INIT_DELAY_LINE[86].CARRY4_inst_init_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.977 r  core/INIT_DELAY_LINE[87].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.977    core/INIT_DELAY_LINE[87].CARRY4_inst_init_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.091 r  core/INIT_DELAY_LINE[88].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.091    core/INIT_DELAY_LINE[88].CARRY4_inst_init_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.205 r  core/INIT_DELAY_LINE[89].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.205    core/INIT_DELAY_LINE[89].CARRY4_inst_init_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.319 r  core/INIT_DELAY_LINE[90].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.319    core/INIT_DELAY_LINE[90].CARRY4_inst_init_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.433 r  core/INIT_DELAY_LINE[91].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.433    core/INIT_DELAY_LINE[91].CARRY4_inst_init_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.547 r  core/INIT_DELAY_LINE[92].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.547    core/INIT_DELAY_LINE[92].CARRY4_inst_init_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.661 r  core/INIT_DELAY_LINE[93].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.661    core/INIT_DELAY_LINE[93].CARRY4_inst_init_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.775 r  core/INIT_DELAY_LINE[94].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.775    core/INIT_DELAY_LINE[94].CARRY4_inst_init_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.889 r  core/INIT_DELAY_LINE[95].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.889    core/INIT_DELAY_LINE[95].CARRY4_inst_init_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.003 r  core/INIT_DELAY_LINE[96].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.003    core/INIT_DELAY_LINE[96].CARRY4_inst_init_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.117 r  core/INIT_DELAY_LINE[97].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.117    core/INIT_DELAY_LINE[97].CARRY4_inst_init_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.231 r  core/INIT_DELAY_LINE[98].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.231    core/INIT_DELAY_LINE[98].CARRY4_inst_init_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.345 r  core/INIT_DELAY_LINE[99].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    12.345    core/INIT_DELAY_LINE[99].CARRY4_inst_init_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.459 r  core/INIT_DELAY_LINE[100].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.459    core/INIT_DELAY_LINE[100].CARRY4_inst_init_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.573 r  core/INIT_DELAY_LINE[101].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.573    core/INIT_DELAY_LINE[101].CARRY4_inst_init_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.687 r  core/INIT_DELAY_LINE[102].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.687    core/INIT_DELAY_LINE[102].CARRY4_inst_init_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.801 r  core/INIT_DELAY_LINE[103].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.801    core/INIT_DELAY_LINE[103].CARRY4_inst_init_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.915 r  core/INIT_DELAY_LINE[104].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.915    core/INIT_DELAY_LINE[104].CARRY4_inst_init_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.029 r  core/INIT_DELAY_LINE[105].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.029    core/INIT_DELAY_LINE[105].CARRY4_inst_init_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.143 r  core/INIT_DELAY_LINE[106].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.143    core/INIT_DELAY_LINE[106].CARRY4_inst_init_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.257 r  core/INIT_DELAY_LINE[107].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.257    core/INIT_DELAY_LINE[107].CARRY4_inst_init_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.371 r  core/INIT_DELAY_LINE[108].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.371    core/INIT_DELAY_LINE[108].CARRY4_inst_init_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.485 r  core/INIT_DELAY_LINE[109].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.485    core/INIT_DELAY_LINE[109].CARRY4_inst_init_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.599 r  core/INIT_DELAY_LINE[110].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.599    core/INIT_DELAY_LINE[110].CARRY4_inst_init_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.713 r  core/INIT_DELAY_LINE[111].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.713    core/INIT_DELAY_LINE[111].CARRY4_inst_init_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.827 r  core/INIT_DELAY_LINE[112].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.827    core/INIT_DELAY_LINE[112].CARRY4_inst_init_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.941 r  core/INIT_DELAY_LINE[113].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.941    core/INIT_DELAY_LINE[113].CARRY4_inst_init_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.055 r  core/INIT_DELAY_LINE[114].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.055    core/INIT_DELAY_LINE[114].CARRY4_inst_init_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.169 r  core/INIT_DELAY_LINE[115].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.169    core/INIT_DELAY_LINE[115].CARRY4_inst_init_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.283 r  core/INIT_DELAY_LINE[116].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.283    core/INIT_DELAY_LINE[116].CARRY4_inst_init_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.397 r  core/INIT_DELAY_LINE[117].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.397    core/INIT_DELAY_LINE[117].CARRY4_inst_init_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.511 r  core/INIT_DELAY_LINE[118].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.511    core/INIT_DELAY_LINE[118].CARRY4_inst_init_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.625 r  core/INIT_DELAY_LINE[119].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.625    core/INIT_DELAY_LINE[119].CARRY4_inst_init_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.739 r  core/INIT_DELAY_LINE[120].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.739    core/INIT_DELAY_LINE[120].CARRY4_inst_init_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.853 r  core/INIT_DELAY_LINE[121].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.853    core/INIT_DELAY_LINE[121].CARRY4_inst_init_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.967 r  core/INIT_DELAY_LINE[122].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.967    core/INIT_DELAY_LINE[122].CARRY4_inst_init_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.081 r  core/INIT_DELAY_LINE[123].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.081    core/INIT_DELAY_LINE[123].CARRY4_inst_init_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.195 r  core/INIT_DELAY_LINE[124].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    15.204    core/INIT_DELAY_LINE[124].CARRY4_inst_init_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.318 r  core/INIT_DELAY_LINE[125].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.318    core/INIT_DELAY_LINE[125].CARRY4_inst_init_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.432 r  core/INIT_DELAY_LINE[126].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.432    core/INIT_DELAY_LINE[126].CARRY4_inst_init_n_0
    SLICE_X39Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.546 r  core/INIT_DELAY_LINE[127].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.546    core/INIT_DELAY_LINE[127].CARRY4_inst_init_n_0
    SLICE_X39Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.660 r  core/INIT_DELAY_LINE[128].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.660    core/INIT_DELAY_LINE[128].CARRY4_inst_init_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.774 r  core/INIT_DELAY_LINE[129].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.774    core/INIT_DELAY_LINE[129].CARRY4_inst_init_n_0
    SLICE_X39Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.888 r  core/INIT_DELAY_LINE[130].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.888    core/INIT_DELAY_LINE[130].CARRY4_inst_init_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.002 r  core/INIT_DELAY_LINE[131].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.002    core/INIT_DELAY_LINE[131].CARRY4_inst_init_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.116 r  core/INIT_DELAY_LINE[132].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.116    core/INIT_DELAY_LINE[132].CARRY4_inst_init_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.230 r  core/INIT_DELAY_LINE[133].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.230    core/INIT_DELAY_LINE[133].CARRY4_inst_init_n_0
    SLICE_X39Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.344 r  core/INIT_DELAY_LINE[134].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.344    core/INIT_DELAY_LINE[134].CARRY4_inst_init_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.458 r  core/INIT_DELAY_LINE[135].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.458    core/INIT_DELAY_LINE[135].CARRY4_inst_init_n_0
    SLICE_X39Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.572 r  core/INIT_DELAY_LINE[136].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.572    core/INIT_DELAY_LINE[136].CARRY4_inst_init_n_0
    SLICE_X39Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.686 r  core/INIT_DELAY_LINE[137].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.686    core/INIT_DELAY_LINE[137].CARRY4_inst_init_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.800 r  core/INIT_DELAY_LINE[138].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.800    core/INIT_DELAY_LINE[138].CARRY4_inst_init_n_0
    SLICE_X39Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.914 r  core/INIT_DELAY_LINE[139].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.914    core/INIT_DELAY_LINE[139].CARRY4_inst_init_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.028 r  core/INIT_DELAY_LINE[140].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.028    core/INIT_DELAY_LINE[140].CARRY4_inst_init_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.142 r  core/INIT_DELAY_LINE[141].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.142    core/INIT_DELAY_LINE[141].CARRY4_inst_init_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.256 r  core/INIT_DELAY_LINE[142].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.256    core/INIT_DELAY_LINE[142].CARRY4_inst_init_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.370 r  core/INIT_DELAY_LINE[143].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.370    core/INIT_DELAY_LINE[143].CARRY4_inst_init_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.484 r  core/INIT_DELAY_LINE[144].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.484    core/INIT_DELAY_LINE[144].CARRY4_inst_init_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.598 r  core/INIT_DELAY_LINE[145].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.598    core/INIT_DELAY_LINE[145].CARRY4_inst_init_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.712 r  core/INIT_DELAY_LINE[146].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.712    core/INIT_DELAY_LINE[146].CARRY4_inst_init_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.826 r  core/INIT_DELAY_LINE[147].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.826    core/INIT_DELAY_LINE[147].CARRY4_inst_init_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.940 r  core/INIT_DELAY_LINE[148].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.940    core/INIT_DELAY_LINE[148].CARRY4_inst_init_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.054 r  core/INIT_DELAY_LINE[149].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    18.055    core/INIT_DELAY_LINE[149].CARRY4_inst_init_n_0
    SLICE_X39Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.169 r  core/INIT_DELAY_LINE[150].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.169    core/INIT_DELAY_LINE[150].CARRY4_inst_init_n_0
    SLICE_X39Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.283 r  core/INIT_DELAY_LINE[151].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.283    core/INIT_DELAY_LINE[151].CARRY4_inst_init_n_0
    SLICE_X39Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.397 r  core/INIT_DELAY_LINE[152].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.397    core/INIT_DELAY_LINE[152].CARRY4_inst_init_n_0
    SLICE_X39Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.511 r  core/INIT_DELAY_LINE[153].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.511    core/INIT_DELAY_LINE[153].CARRY4_inst_init_n_0
    SLICE_X39Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.625 r  core/INIT_DELAY_LINE[154].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.625    core/INIT_DELAY_LINE[154].CARRY4_inst_init_n_0
    SLICE_X39Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.739 r  core/INIT_DELAY_LINE[155].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.739    core/INIT_DELAY_LINE[155].CARRY4_inst_init_n_0
    SLICE_X39Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.853 r  core/INIT_DELAY_LINE[156].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.853    core/INIT_DELAY_LINE[156].CARRY4_inst_init_n_0
    SLICE_X39Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.967 r  core/INIT_DELAY_LINE[157].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.967    core/INIT_DELAY_LINE[157].CARRY4_inst_init_n_0
    SLICE_X39Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.081 r  core/INIT_DELAY_LINE[158].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.081    core/INIT_DELAY_LINE[158].CARRY4_inst_init_n_0
    SLICE_X39Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.195 r  core/INIT_DELAY_LINE[159].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.195    core/INIT_DELAY_LINE[159].CARRY4_inst_init_n_0
    SLICE_X39Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.309 r  core/INIT_DELAY_LINE[160].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.309    core/INIT_DELAY_LINE[160].CARRY4_inst_init_n_0
    SLICE_X39Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.423 r  core/INIT_DELAY_LINE[161].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.423    core/INIT_DELAY_LINE[161].CARRY4_inst_init_n_0
    SLICE_X39Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.537 r  core/INIT_DELAY_LINE[162].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.537    core/INIT_DELAY_LINE[162].CARRY4_inst_init_n_0
    SLICE_X39Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.651 r  core/INIT_DELAY_LINE[163].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.651    core/INIT_DELAY_LINE[163].CARRY4_inst_init_n_0
    SLICE_X39Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.765 r  core/INIT_DELAY_LINE[164].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.765    core/INIT_DELAY_LINE[164].CARRY4_inst_init_n_0
    SLICE_X39Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.879 r  core/INIT_DELAY_LINE[165].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.879    core/INIT_DELAY_LINE[165].CARRY4_inst_init_n_0
    SLICE_X39Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.993 r  core/INIT_DELAY_LINE[166].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.993    core/INIT_DELAY_LINE[166].CARRY4_inst_init_n_0
    SLICE_X39Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.107 r  core/INIT_DELAY_LINE[167].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.107    core/INIT_DELAY_LINE[167].CARRY4_inst_init_n_0
    SLICE_X39Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.221 r  core/INIT_DELAY_LINE[168].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.221    core/INIT_DELAY_LINE[168].CARRY4_inst_init_n_0
    SLICE_X39Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.335 r  core/INIT_DELAY_LINE[169].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.335    core/INIT_DELAY_LINE[169].CARRY4_inst_init_n_0
    SLICE_X39Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.449 r  core/INIT_DELAY_LINE[170].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.449    core/INIT_DELAY_LINE[170].CARRY4_inst_init_n_0
    SLICE_X39Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.563 r  core/INIT_DELAY_LINE[171].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.563    core/INIT_DELAY_LINE[171].CARRY4_inst_init_n_0
    SLICE_X39Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.677 r  core/INIT_DELAY_LINE[172].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.677    core/INIT_DELAY_LINE[172].CARRY4_inst_init_n_0
    SLICE_X39Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.791 r  core/INIT_DELAY_LINE[173].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.791    core/INIT_DELAY_LINE[173].CARRY4_inst_init_n_0
    SLICE_X39Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.905 r  core/INIT_DELAY_LINE[174].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    20.914    core/INIT_DELAY_LINE[174].CARRY4_inst_init_n_0
    SLICE_X39Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.028 r  core/INIT_DELAY_LINE[175].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.028    core/INIT_DELAY_LINE[175].CARRY4_inst_init_n_0
    SLICE_X39Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.142 r  core/INIT_DELAY_LINE[176].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.142    core/INIT_DELAY_LINE[176].CARRY4_inst_init_n_0
    SLICE_X39Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.256 r  core/INIT_DELAY_LINE[177].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.256    core/INIT_DELAY_LINE[177].CARRY4_inst_init_n_0
    SLICE_X39Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.370 r  core/INIT_DELAY_LINE[178].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.370    core/INIT_DELAY_LINE[178].CARRY4_inst_init_n_0
    SLICE_X39Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.484 r  core/INIT_DELAY_LINE[179].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.484    core/INIT_DELAY_LINE[179].CARRY4_inst_init_n_0
    SLICE_X39Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.598 r  core/INIT_DELAY_LINE[180].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.598    core/INIT_DELAY_LINE[180].CARRY4_inst_init_n_0
    SLICE_X39Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.712 r  core/INIT_DELAY_LINE[181].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.712    core/INIT_DELAY_LINE[181].CARRY4_inst_init_n_0
    SLICE_X39Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.826 r  core/INIT_DELAY_LINE[182].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.826    core/INIT_DELAY_LINE[182].CARRY4_inst_init_n_0
    SLICE_X39Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.940 r  core/INIT_DELAY_LINE[183].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.940    core/INIT_DELAY_LINE[183].CARRY4_inst_init_n_0
    SLICE_X39Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.054 r  core/INIT_DELAY_LINE[184].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.054    core/INIT_DELAY_LINE[184].CARRY4_inst_init_n_0
    SLICE_X39Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.168 r  core/INIT_DELAY_LINE[185].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.168    core/INIT_DELAY_LINE[185].CARRY4_inst_init_n_0
    SLICE_X39Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.282 r  core/INIT_DELAY_LINE[186].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.282    core/INIT_DELAY_LINE[186].CARRY4_inst_init_n_0
    SLICE_X39Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.396 r  core/INIT_DELAY_LINE[187].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.396    core/INIT_DELAY_LINE[187].CARRY4_inst_init_n_0
    SLICE_X39Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.510 r  core/INIT_DELAY_LINE[188].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.510    core/INIT_DELAY_LINE[188].CARRY4_inst_init_n_0
    SLICE_X39Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.624 r  core/INIT_DELAY_LINE[189].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.624    core/INIT_DELAY_LINE[189].CARRY4_inst_init_n_0
    SLICE_X39Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.738 r  core/INIT_DELAY_LINE[190].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.738    core/INIT_DELAY_LINE[190].CARRY4_inst_init_n_0
    SLICE_X39Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.852 r  core/INIT_DELAY_LINE[191].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.852    core/INIT_DELAY_LINE[191].CARRY4_inst_init_n_0
    SLICE_X39Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.966 r  core/INIT_DELAY_LINE[192].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.966    core/INIT_DELAY_LINE[192].CARRY4_inst_init_n_0
    SLICE_X39Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.080 r  core/INIT_DELAY_LINE[193].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.080    core/INIT_DELAY_LINE[193].CARRY4_inst_init_n_0
    SLICE_X39Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.194 r  core/INIT_DELAY_LINE[194].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.194    core/INIT_DELAY_LINE[194].CARRY4_inst_init_n_0
    SLICE_X39Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.308 r  core/INIT_DELAY_LINE[195].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.308    core/INIT_DELAY_LINE[195].CARRY4_inst_init_n_0
    SLICE_X39Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.422 r  core/INIT_DELAY_LINE[196].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.422    core/INIT_DELAY_LINE[196].CARRY4_inst_init_n_0
    SLICE_X39Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.536 r  core/INIT_DELAY_LINE[197].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.536    core/INIT_DELAY_LINE[197].CARRY4_inst_init_n_0
    SLICE_X39Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.650 r  core/INIT_DELAY_LINE[198].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.650    core/INIT_DELAY_LINE[198].CARRY4_inst_init_n_0
    SLICE_X39Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.764 r  core/INIT_DELAY_LINE[199].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           1.911    25.675    core/INIT_DELAY_LINE[199].CARRY4_inst_init_n_0
    SLICE_X38Y161        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.270 r  core/INIT_DELAY_LINE[200].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.270    core/INIT_DELAY_LINE[200].CARRY4_inst_init_n_0
    SLICE_X38Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.387 r  core/INIT_DELAY_LINE[201].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.387    core/INIT_DELAY_LINE[201].CARRY4_inst_init_n_0
    SLICE_X38Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.504 r  core/INIT_DELAY_LINE[202].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.504    core/INIT_DELAY_LINE[202].CARRY4_inst_init_n_0
    SLICE_X38Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.621 r  core/INIT_DELAY_LINE[203].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.621    core/INIT_DELAY_LINE[203].CARRY4_inst_init_n_0
    SLICE_X38Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.738 r  core/INIT_DELAY_LINE[204].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.738    core/INIT_DELAY_LINE[204].CARRY4_inst_init_n_0
    SLICE_X38Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.855 r  core/INIT_DELAY_LINE[205].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.855    core/INIT_DELAY_LINE[205].CARRY4_inst_init_n_0
    SLICE_X38Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.972 r  core/INIT_DELAY_LINE[206].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.972    core/INIT_DELAY_LINE[206].CARRY4_inst_init_n_0
    SLICE_X38Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.089 r  core/INIT_DELAY_LINE[207].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.089    core/INIT_DELAY_LINE[207].CARRY4_inst_init_n_0
    SLICE_X38Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.206 r  core/INIT_DELAY_LINE[208].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.206    core/INIT_DELAY_LINE[208].CARRY4_inst_init_n_0
    SLICE_X38Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.323 r  core/INIT_DELAY_LINE[209].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.323    core/INIT_DELAY_LINE[209].CARRY4_inst_init_n_0
    SLICE_X38Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.440 r  core/INIT_DELAY_LINE[210].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.440    core/INIT_DELAY_LINE[210].CARRY4_inst_init_n_0
    SLICE_X38Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.557 r  core/INIT_DELAY_LINE[211].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.557    core/INIT_DELAY_LINE[211].CARRY4_inst_init_n_0
    SLICE_X38Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.674 r  core/INIT_DELAY_LINE[212].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           2.041    29.715    core/trigger_d
    SLICE_X38Y125        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    30.310 r  core/DELAY_LINE[0].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.310    core/delay_line[3]
    SLICE_X38Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.427 r  core/DELAY_LINE[1].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.427    core/delay_line[7]
    SLICE_X38Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.544 r  core/DELAY_LINE[2].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.544    core/delay_line[11]
    SLICE_X38Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.661 r  core/DELAY_LINE[3].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.661    core/delay_line[15]
    SLICE_X38Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.778 r  core/DELAY_LINE[4].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.778    core/delay_line[19]
    SLICE_X38Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.895 r  core/DELAY_LINE[5].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.895    core/delay_line[23]
    SLICE_X38Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.012 r  core/DELAY_LINE[6].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.012    core/delay_line[27]
    SLICE_X38Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.129 r  core/DELAY_LINE[7].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.129    core/delay_line[31]
    SLICE_X38Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.246 r  core/DELAY_LINE[8].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.246    core/delay_line[35]
    SLICE_X38Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.363 r  core/DELAY_LINE[9].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.363    core/delay_line[39]
    SLICE_X38Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.480 r  core/DELAY_LINE[10].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.480    core/delay_line[43]
    SLICE_X38Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.597 r  core/DELAY_LINE[11].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.597    core/delay_line[47]
    SLICE_X38Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.714 r  core/DELAY_LINE[12].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.714    core/delay_line[51]
    SLICE_X38Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.831 r  core/DELAY_LINE[13].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.831    core/delay_line[55]
    SLICE_X38Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.948 r  core/DELAY_LINE[14].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.948    core/delay_line[59]
    SLICE_X38Y140        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.177 r  core/DELAY_LINE[15].CARRY4_inst/CO[2]
                         net (fo=1, routed)           0.000    32.177    core/delay_line[62]
    SLICE_X38Y140        FDRE                                         r  core/LATCHED_OUTPUT[62].FDR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    20.286 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.448    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    14.124 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.763    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.854 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         1.500    17.354    core/clk
    SLICE_X38Y140        FDRE                                         r  core/LATCHED_OUTPUT[62].FDR_1/C
                         clock pessimism              0.395    17.749    
                         clock uncertainty           -0.204    17.546    
    SLICE_X38Y140        FDRE (Setup_fdre_C_D)        0.094    17.640    core/LATCHED_OUTPUT[62].FDR_1
  -------------------------------------------------------------------
                         required time                         17.640    
                         arrival time                         -32.177    
  -------------------------------------------------------------------
                         slack                                -14.537    

Slack (VIOLATED) :        -14.465ns  (required time - arrival time)
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@1.000ns period=20.000ns})
  Destination:            core/LATCHED_OUTPUT[61].FDR_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.875ns  (clk_out1_clk_wiz_0 rise@18.875ns - clk_out2_clk_wiz_0 fall@1.000ns)
  Data Path Delay:        35.460ns  (logic 27.751ns (78.259%)  route 7.709ns (21.741%))
  Logic Levels:           230  (BUFG=1 CARRY4=229)
  Clock Path Skew:        3.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 17.354 - 18.875 ) 
    Source Clock Delay      (SCD):    -4.355ns = ( -3.355 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      1.000     1.000 f  
    E3                                                0.000     1.000 f  clk_sys (IN)
                         net (fo=0)                   0.000     1.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.482 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     3.715    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -3.355 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -1.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -1.540 f  clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           2.000     0.460    core/trigger
    SLICE_X39Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.040 r  core/INIT_DELAY_LINE[0].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.040    core/INIT_DELAY_LINE[0].CARRY4_inst_init_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.154 r  core/INIT_DELAY_LINE[1].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.154    core/INIT_DELAY_LINE[1].CARRY4_inst_init_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.268 r  core/INIT_DELAY_LINE[2].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.268    core/INIT_DELAY_LINE[2].CARRY4_inst_init_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.382 r  core/INIT_DELAY_LINE[3].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.382    core/INIT_DELAY_LINE[3].CARRY4_inst_init_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.496 r  core/INIT_DELAY_LINE[4].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.496    core/INIT_DELAY_LINE[4].CARRY4_inst_init_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.610 r  core/INIT_DELAY_LINE[5].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.610    core/INIT_DELAY_LINE[5].CARRY4_inst_init_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  core/INIT_DELAY_LINE[6].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.724    core/INIT_DELAY_LINE[6].CARRY4_inst_init_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  core/INIT_DELAY_LINE[7].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.838    core/INIT_DELAY_LINE[7].CARRY4_inst_init_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.952 r  core/INIT_DELAY_LINE[8].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.952    core/INIT_DELAY_LINE[8].CARRY4_inst_init_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.066 r  core/INIT_DELAY_LINE[9].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.066    core/INIT_DELAY_LINE[9].CARRY4_inst_init_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.180 r  core/INIT_DELAY_LINE[10].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.180    core/INIT_DELAY_LINE[10].CARRY4_inst_init_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.294 r  core/INIT_DELAY_LINE[11].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.294    core/INIT_DELAY_LINE[11].CARRY4_inst_init_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.408 r  core/INIT_DELAY_LINE[12].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.408    core/INIT_DELAY_LINE[12].CARRY4_inst_init_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.522 r  core/INIT_DELAY_LINE[13].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.522    core/INIT_DELAY_LINE[13].CARRY4_inst_init_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.636 r  core/INIT_DELAY_LINE[14].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.636    core/INIT_DELAY_LINE[14].CARRY4_inst_init_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.750 r  core/INIT_DELAY_LINE[15].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.750    core/INIT_DELAY_LINE[15].CARRY4_inst_init_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.864 r  core/INIT_DELAY_LINE[16].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.864    core/INIT_DELAY_LINE[16].CARRY4_inst_init_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.978 r  core/INIT_DELAY_LINE[17].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.978    core/INIT_DELAY_LINE[17].CARRY4_inst_init_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.092 r  core/INIT_DELAY_LINE[18].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.092    core/INIT_DELAY_LINE[18].CARRY4_inst_init_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.206 r  core/INIT_DELAY_LINE[19].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.206    core/INIT_DELAY_LINE[19].CARRY4_inst_init_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.320 r  core/INIT_DELAY_LINE[20].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.320    core/INIT_DELAY_LINE[20].CARRY4_inst_init_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.434 r  core/INIT_DELAY_LINE[21].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.434    core/INIT_DELAY_LINE[21].CARRY4_inst_init_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.548 r  core/INIT_DELAY_LINE[22].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.548    core/INIT_DELAY_LINE[22].CARRY4_inst_init_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.662 r  core/INIT_DELAY_LINE[23].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.662    core/INIT_DELAY_LINE[23].CARRY4_inst_init_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.776 r  core/INIT_DELAY_LINE[24].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009     3.785    core/INIT_DELAY_LINE[24].CARRY4_inst_init_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.899 r  core/INIT_DELAY_LINE[25].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.899    core/INIT_DELAY_LINE[25].CARRY4_inst_init_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.013 r  core/INIT_DELAY_LINE[26].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.013    core/INIT_DELAY_LINE[26].CARRY4_inst_init_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  core/INIT_DELAY_LINE[27].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.127    core/INIT_DELAY_LINE[27].CARRY4_inst_init_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  core/INIT_DELAY_LINE[28].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.241    core/INIT_DELAY_LINE[28].CARRY4_inst_init_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.355 r  core/INIT_DELAY_LINE[29].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.355    core/INIT_DELAY_LINE[29].CARRY4_inst_init_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.469 r  core/INIT_DELAY_LINE[30].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.469    core/INIT_DELAY_LINE[30].CARRY4_inst_init_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.583 r  core/INIT_DELAY_LINE[31].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.583    core/INIT_DELAY_LINE[31].CARRY4_inst_init_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  core/INIT_DELAY_LINE[32].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.697    core/INIT_DELAY_LINE[32].CARRY4_inst_init_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.811 r  core/INIT_DELAY_LINE[33].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.811    core/INIT_DELAY_LINE[33].CARRY4_inst_init_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.925 r  core/INIT_DELAY_LINE[34].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.925    core/INIT_DELAY_LINE[34].CARRY4_inst_init_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.039 r  core/INIT_DELAY_LINE[35].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.039    core/INIT_DELAY_LINE[35].CARRY4_inst_init_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.153 r  core/INIT_DELAY_LINE[36].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.153    core/INIT_DELAY_LINE[36].CARRY4_inst_init_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  core/INIT_DELAY_LINE[37].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.267    core/INIT_DELAY_LINE[37].CARRY4_inst_init_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.381 r  core/INIT_DELAY_LINE[38].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.381    core/INIT_DELAY_LINE[38].CARRY4_inst_init_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.495 r  core/INIT_DELAY_LINE[39].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.495    core/INIT_DELAY_LINE[39].CARRY4_inst_init_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.609 r  core/INIT_DELAY_LINE[40].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.609    core/INIT_DELAY_LINE[40].CARRY4_inst_init_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.723 r  core/INIT_DELAY_LINE[41].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.723    core/INIT_DELAY_LINE[41].CARRY4_inst_init_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.837 r  core/INIT_DELAY_LINE[42].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.837    core/INIT_DELAY_LINE[42].CARRY4_inst_init_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.951 r  core/INIT_DELAY_LINE[43].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.951    core/INIT_DELAY_LINE[43].CARRY4_inst_init_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.065 r  core/INIT_DELAY_LINE[44].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.065    core/INIT_DELAY_LINE[44].CARRY4_inst_init_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.179 r  core/INIT_DELAY_LINE[45].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.179    core/INIT_DELAY_LINE[45].CARRY4_inst_init_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.293 r  core/INIT_DELAY_LINE[46].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.293    core/INIT_DELAY_LINE[46].CARRY4_inst_init_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.407 r  core/INIT_DELAY_LINE[47].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.407    core/INIT_DELAY_LINE[47].CARRY4_inst_init_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.521 r  core/INIT_DELAY_LINE[48].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.521    core/INIT_DELAY_LINE[48].CARRY4_inst_init_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.635 r  core/INIT_DELAY_LINE[49].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001     6.636    core/INIT_DELAY_LINE[49].CARRY4_inst_init_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.750 r  core/INIT_DELAY_LINE[50].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.750    core/INIT_DELAY_LINE[50].CARRY4_inst_init_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.864 r  core/INIT_DELAY_LINE[51].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.864    core/INIT_DELAY_LINE[51].CARRY4_inst_init_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.978 r  core/INIT_DELAY_LINE[52].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.978    core/INIT_DELAY_LINE[52].CARRY4_inst_init_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.092 r  core/INIT_DELAY_LINE[53].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.092    core/INIT_DELAY_LINE[53].CARRY4_inst_init_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.206 r  core/INIT_DELAY_LINE[54].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.206    core/INIT_DELAY_LINE[54].CARRY4_inst_init_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  core/INIT_DELAY_LINE[55].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.320    core/INIT_DELAY_LINE[55].CARRY4_inst_init_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  core/INIT_DELAY_LINE[56].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.434    core/INIT_DELAY_LINE[56].CARRY4_inst_init_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  core/INIT_DELAY_LINE[57].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.548    core/INIT_DELAY_LINE[57].CARRY4_inst_init_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.662 r  core/INIT_DELAY_LINE[58].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.662    core/INIT_DELAY_LINE[58].CARRY4_inst_init_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  core/INIT_DELAY_LINE[59].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.776    core/INIT_DELAY_LINE[59].CARRY4_inst_init_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  core/INIT_DELAY_LINE[60].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.890    core/INIT_DELAY_LINE[60].CARRY4_inst_init_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.004 r  core/INIT_DELAY_LINE[61].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.004    core/INIT_DELAY_LINE[61].CARRY4_inst_init_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.118 r  core/INIT_DELAY_LINE[62].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.118    core/INIT_DELAY_LINE[62].CARRY4_inst_init_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.232 r  core/INIT_DELAY_LINE[63].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.232    core/INIT_DELAY_LINE[63].CARRY4_inst_init_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.346 r  core/INIT_DELAY_LINE[64].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.346    core/INIT_DELAY_LINE[64].CARRY4_inst_init_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.460 r  core/INIT_DELAY_LINE[65].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.460    core/INIT_DELAY_LINE[65].CARRY4_inst_init_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.574 r  core/INIT_DELAY_LINE[66].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.574    core/INIT_DELAY_LINE[66].CARRY4_inst_init_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.688 r  core/INIT_DELAY_LINE[67].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.688    core/INIT_DELAY_LINE[67].CARRY4_inst_init_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.802 r  core/INIT_DELAY_LINE[68].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.802    core/INIT_DELAY_LINE[68].CARRY4_inst_init_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.916 r  core/INIT_DELAY_LINE[69].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.916    core/INIT_DELAY_LINE[69].CARRY4_inst_init_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.030 r  core/INIT_DELAY_LINE[70].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.030    core/INIT_DELAY_LINE[70].CARRY4_inst_init_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.144 r  core/INIT_DELAY_LINE[71].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.144    core/INIT_DELAY_LINE[71].CARRY4_inst_init_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.258 r  core/INIT_DELAY_LINE[72].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.258    core/INIT_DELAY_LINE[72].CARRY4_inst_init_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.372 r  core/INIT_DELAY_LINE[73].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.372    core/INIT_DELAY_LINE[73].CARRY4_inst_init_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.486 r  core/INIT_DELAY_LINE[74].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009     9.495    core/INIT_DELAY_LINE[74].CARRY4_inst_init_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.609 r  core/INIT_DELAY_LINE[75].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.609    core/INIT_DELAY_LINE[75].CARRY4_inst_init_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.723 r  core/INIT_DELAY_LINE[76].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.723    core/INIT_DELAY_LINE[76].CARRY4_inst_init_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.837 r  core/INIT_DELAY_LINE[77].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.837    core/INIT_DELAY_LINE[77].CARRY4_inst_init_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.951 r  core/INIT_DELAY_LINE[78].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.951    core/INIT_DELAY_LINE[78].CARRY4_inst_init_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.065 r  core/INIT_DELAY_LINE[79].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.065    core/INIT_DELAY_LINE[79].CARRY4_inst_init_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.179 r  core/INIT_DELAY_LINE[80].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.179    core/INIT_DELAY_LINE[80].CARRY4_inst_init_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.293 r  core/INIT_DELAY_LINE[81].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.293    core/INIT_DELAY_LINE[81].CARRY4_inst_init_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.407 r  core/INIT_DELAY_LINE[82].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.407    core/INIT_DELAY_LINE[82].CARRY4_inst_init_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.521 r  core/INIT_DELAY_LINE[83].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.521    core/INIT_DELAY_LINE[83].CARRY4_inst_init_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.635 r  core/INIT_DELAY_LINE[84].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.635    core/INIT_DELAY_LINE[84].CARRY4_inst_init_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.749 r  core/INIT_DELAY_LINE[85].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.749    core/INIT_DELAY_LINE[85].CARRY4_inst_init_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.863 r  core/INIT_DELAY_LINE[86].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.863    core/INIT_DELAY_LINE[86].CARRY4_inst_init_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.977 r  core/INIT_DELAY_LINE[87].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.977    core/INIT_DELAY_LINE[87].CARRY4_inst_init_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.091 r  core/INIT_DELAY_LINE[88].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.091    core/INIT_DELAY_LINE[88].CARRY4_inst_init_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.205 r  core/INIT_DELAY_LINE[89].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.205    core/INIT_DELAY_LINE[89].CARRY4_inst_init_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.319 r  core/INIT_DELAY_LINE[90].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.319    core/INIT_DELAY_LINE[90].CARRY4_inst_init_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.433 r  core/INIT_DELAY_LINE[91].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.433    core/INIT_DELAY_LINE[91].CARRY4_inst_init_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.547 r  core/INIT_DELAY_LINE[92].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.547    core/INIT_DELAY_LINE[92].CARRY4_inst_init_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.661 r  core/INIT_DELAY_LINE[93].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.661    core/INIT_DELAY_LINE[93].CARRY4_inst_init_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.775 r  core/INIT_DELAY_LINE[94].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.775    core/INIT_DELAY_LINE[94].CARRY4_inst_init_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.889 r  core/INIT_DELAY_LINE[95].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.889    core/INIT_DELAY_LINE[95].CARRY4_inst_init_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.003 r  core/INIT_DELAY_LINE[96].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.003    core/INIT_DELAY_LINE[96].CARRY4_inst_init_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.117 r  core/INIT_DELAY_LINE[97].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.117    core/INIT_DELAY_LINE[97].CARRY4_inst_init_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.231 r  core/INIT_DELAY_LINE[98].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.231    core/INIT_DELAY_LINE[98].CARRY4_inst_init_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.345 r  core/INIT_DELAY_LINE[99].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    12.345    core/INIT_DELAY_LINE[99].CARRY4_inst_init_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.459 r  core/INIT_DELAY_LINE[100].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.459    core/INIT_DELAY_LINE[100].CARRY4_inst_init_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.573 r  core/INIT_DELAY_LINE[101].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.573    core/INIT_DELAY_LINE[101].CARRY4_inst_init_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.687 r  core/INIT_DELAY_LINE[102].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.687    core/INIT_DELAY_LINE[102].CARRY4_inst_init_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.801 r  core/INIT_DELAY_LINE[103].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.801    core/INIT_DELAY_LINE[103].CARRY4_inst_init_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.915 r  core/INIT_DELAY_LINE[104].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.915    core/INIT_DELAY_LINE[104].CARRY4_inst_init_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.029 r  core/INIT_DELAY_LINE[105].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.029    core/INIT_DELAY_LINE[105].CARRY4_inst_init_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.143 r  core/INIT_DELAY_LINE[106].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.143    core/INIT_DELAY_LINE[106].CARRY4_inst_init_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.257 r  core/INIT_DELAY_LINE[107].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.257    core/INIT_DELAY_LINE[107].CARRY4_inst_init_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.371 r  core/INIT_DELAY_LINE[108].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.371    core/INIT_DELAY_LINE[108].CARRY4_inst_init_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.485 r  core/INIT_DELAY_LINE[109].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.485    core/INIT_DELAY_LINE[109].CARRY4_inst_init_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.599 r  core/INIT_DELAY_LINE[110].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.599    core/INIT_DELAY_LINE[110].CARRY4_inst_init_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.713 r  core/INIT_DELAY_LINE[111].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.713    core/INIT_DELAY_LINE[111].CARRY4_inst_init_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.827 r  core/INIT_DELAY_LINE[112].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.827    core/INIT_DELAY_LINE[112].CARRY4_inst_init_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.941 r  core/INIT_DELAY_LINE[113].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.941    core/INIT_DELAY_LINE[113].CARRY4_inst_init_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.055 r  core/INIT_DELAY_LINE[114].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.055    core/INIT_DELAY_LINE[114].CARRY4_inst_init_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.169 r  core/INIT_DELAY_LINE[115].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.169    core/INIT_DELAY_LINE[115].CARRY4_inst_init_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.283 r  core/INIT_DELAY_LINE[116].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.283    core/INIT_DELAY_LINE[116].CARRY4_inst_init_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.397 r  core/INIT_DELAY_LINE[117].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.397    core/INIT_DELAY_LINE[117].CARRY4_inst_init_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.511 r  core/INIT_DELAY_LINE[118].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.511    core/INIT_DELAY_LINE[118].CARRY4_inst_init_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.625 r  core/INIT_DELAY_LINE[119].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.625    core/INIT_DELAY_LINE[119].CARRY4_inst_init_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.739 r  core/INIT_DELAY_LINE[120].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.739    core/INIT_DELAY_LINE[120].CARRY4_inst_init_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.853 r  core/INIT_DELAY_LINE[121].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.853    core/INIT_DELAY_LINE[121].CARRY4_inst_init_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.967 r  core/INIT_DELAY_LINE[122].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.967    core/INIT_DELAY_LINE[122].CARRY4_inst_init_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.081 r  core/INIT_DELAY_LINE[123].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.081    core/INIT_DELAY_LINE[123].CARRY4_inst_init_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.195 r  core/INIT_DELAY_LINE[124].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    15.204    core/INIT_DELAY_LINE[124].CARRY4_inst_init_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.318 r  core/INIT_DELAY_LINE[125].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.318    core/INIT_DELAY_LINE[125].CARRY4_inst_init_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.432 r  core/INIT_DELAY_LINE[126].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.432    core/INIT_DELAY_LINE[126].CARRY4_inst_init_n_0
    SLICE_X39Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.546 r  core/INIT_DELAY_LINE[127].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.546    core/INIT_DELAY_LINE[127].CARRY4_inst_init_n_0
    SLICE_X39Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.660 r  core/INIT_DELAY_LINE[128].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.660    core/INIT_DELAY_LINE[128].CARRY4_inst_init_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.774 r  core/INIT_DELAY_LINE[129].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.774    core/INIT_DELAY_LINE[129].CARRY4_inst_init_n_0
    SLICE_X39Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.888 r  core/INIT_DELAY_LINE[130].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.888    core/INIT_DELAY_LINE[130].CARRY4_inst_init_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.002 r  core/INIT_DELAY_LINE[131].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.002    core/INIT_DELAY_LINE[131].CARRY4_inst_init_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.116 r  core/INIT_DELAY_LINE[132].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.116    core/INIT_DELAY_LINE[132].CARRY4_inst_init_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.230 r  core/INIT_DELAY_LINE[133].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.230    core/INIT_DELAY_LINE[133].CARRY4_inst_init_n_0
    SLICE_X39Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.344 r  core/INIT_DELAY_LINE[134].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.344    core/INIT_DELAY_LINE[134].CARRY4_inst_init_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.458 r  core/INIT_DELAY_LINE[135].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.458    core/INIT_DELAY_LINE[135].CARRY4_inst_init_n_0
    SLICE_X39Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.572 r  core/INIT_DELAY_LINE[136].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.572    core/INIT_DELAY_LINE[136].CARRY4_inst_init_n_0
    SLICE_X39Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.686 r  core/INIT_DELAY_LINE[137].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.686    core/INIT_DELAY_LINE[137].CARRY4_inst_init_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.800 r  core/INIT_DELAY_LINE[138].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.800    core/INIT_DELAY_LINE[138].CARRY4_inst_init_n_0
    SLICE_X39Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.914 r  core/INIT_DELAY_LINE[139].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.914    core/INIT_DELAY_LINE[139].CARRY4_inst_init_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.028 r  core/INIT_DELAY_LINE[140].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.028    core/INIT_DELAY_LINE[140].CARRY4_inst_init_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.142 r  core/INIT_DELAY_LINE[141].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.142    core/INIT_DELAY_LINE[141].CARRY4_inst_init_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.256 r  core/INIT_DELAY_LINE[142].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.256    core/INIT_DELAY_LINE[142].CARRY4_inst_init_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.370 r  core/INIT_DELAY_LINE[143].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.370    core/INIT_DELAY_LINE[143].CARRY4_inst_init_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.484 r  core/INIT_DELAY_LINE[144].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.484    core/INIT_DELAY_LINE[144].CARRY4_inst_init_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.598 r  core/INIT_DELAY_LINE[145].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.598    core/INIT_DELAY_LINE[145].CARRY4_inst_init_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.712 r  core/INIT_DELAY_LINE[146].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.712    core/INIT_DELAY_LINE[146].CARRY4_inst_init_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.826 r  core/INIT_DELAY_LINE[147].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.826    core/INIT_DELAY_LINE[147].CARRY4_inst_init_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.940 r  core/INIT_DELAY_LINE[148].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.940    core/INIT_DELAY_LINE[148].CARRY4_inst_init_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.054 r  core/INIT_DELAY_LINE[149].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    18.055    core/INIT_DELAY_LINE[149].CARRY4_inst_init_n_0
    SLICE_X39Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.169 r  core/INIT_DELAY_LINE[150].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.169    core/INIT_DELAY_LINE[150].CARRY4_inst_init_n_0
    SLICE_X39Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.283 r  core/INIT_DELAY_LINE[151].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.283    core/INIT_DELAY_LINE[151].CARRY4_inst_init_n_0
    SLICE_X39Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.397 r  core/INIT_DELAY_LINE[152].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.397    core/INIT_DELAY_LINE[152].CARRY4_inst_init_n_0
    SLICE_X39Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.511 r  core/INIT_DELAY_LINE[153].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.511    core/INIT_DELAY_LINE[153].CARRY4_inst_init_n_0
    SLICE_X39Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.625 r  core/INIT_DELAY_LINE[154].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.625    core/INIT_DELAY_LINE[154].CARRY4_inst_init_n_0
    SLICE_X39Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.739 r  core/INIT_DELAY_LINE[155].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.739    core/INIT_DELAY_LINE[155].CARRY4_inst_init_n_0
    SLICE_X39Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.853 r  core/INIT_DELAY_LINE[156].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.853    core/INIT_DELAY_LINE[156].CARRY4_inst_init_n_0
    SLICE_X39Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.967 r  core/INIT_DELAY_LINE[157].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.967    core/INIT_DELAY_LINE[157].CARRY4_inst_init_n_0
    SLICE_X39Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.081 r  core/INIT_DELAY_LINE[158].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.081    core/INIT_DELAY_LINE[158].CARRY4_inst_init_n_0
    SLICE_X39Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.195 r  core/INIT_DELAY_LINE[159].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.195    core/INIT_DELAY_LINE[159].CARRY4_inst_init_n_0
    SLICE_X39Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.309 r  core/INIT_DELAY_LINE[160].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.309    core/INIT_DELAY_LINE[160].CARRY4_inst_init_n_0
    SLICE_X39Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.423 r  core/INIT_DELAY_LINE[161].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.423    core/INIT_DELAY_LINE[161].CARRY4_inst_init_n_0
    SLICE_X39Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.537 r  core/INIT_DELAY_LINE[162].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.537    core/INIT_DELAY_LINE[162].CARRY4_inst_init_n_0
    SLICE_X39Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.651 r  core/INIT_DELAY_LINE[163].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.651    core/INIT_DELAY_LINE[163].CARRY4_inst_init_n_0
    SLICE_X39Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.765 r  core/INIT_DELAY_LINE[164].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.765    core/INIT_DELAY_LINE[164].CARRY4_inst_init_n_0
    SLICE_X39Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.879 r  core/INIT_DELAY_LINE[165].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.879    core/INIT_DELAY_LINE[165].CARRY4_inst_init_n_0
    SLICE_X39Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.993 r  core/INIT_DELAY_LINE[166].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.993    core/INIT_DELAY_LINE[166].CARRY4_inst_init_n_0
    SLICE_X39Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.107 r  core/INIT_DELAY_LINE[167].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.107    core/INIT_DELAY_LINE[167].CARRY4_inst_init_n_0
    SLICE_X39Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.221 r  core/INIT_DELAY_LINE[168].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.221    core/INIT_DELAY_LINE[168].CARRY4_inst_init_n_0
    SLICE_X39Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.335 r  core/INIT_DELAY_LINE[169].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.335    core/INIT_DELAY_LINE[169].CARRY4_inst_init_n_0
    SLICE_X39Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.449 r  core/INIT_DELAY_LINE[170].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.449    core/INIT_DELAY_LINE[170].CARRY4_inst_init_n_0
    SLICE_X39Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.563 r  core/INIT_DELAY_LINE[171].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.563    core/INIT_DELAY_LINE[171].CARRY4_inst_init_n_0
    SLICE_X39Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.677 r  core/INIT_DELAY_LINE[172].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.677    core/INIT_DELAY_LINE[172].CARRY4_inst_init_n_0
    SLICE_X39Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.791 r  core/INIT_DELAY_LINE[173].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.791    core/INIT_DELAY_LINE[173].CARRY4_inst_init_n_0
    SLICE_X39Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.905 r  core/INIT_DELAY_LINE[174].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    20.914    core/INIT_DELAY_LINE[174].CARRY4_inst_init_n_0
    SLICE_X39Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.028 r  core/INIT_DELAY_LINE[175].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.028    core/INIT_DELAY_LINE[175].CARRY4_inst_init_n_0
    SLICE_X39Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.142 r  core/INIT_DELAY_LINE[176].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.142    core/INIT_DELAY_LINE[176].CARRY4_inst_init_n_0
    SLICE_X39Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.256 r  core/INIT_DELAY_LINE[177].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.256    core/INIT_DELAY_LINE[177].CARRY4_inst_init_n_0
    SLICE_X39Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.370 r  core/INIT_DELAY_LINE[178].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.370    core/INIT_DELAY_LINE[178].CARRY4_inst_init_n_0
    SLICE_X39Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.484 r  core/INIT_DELAY_LINE[179].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.484    core/INIT_DELAY_LINE[179].CARRY4_inst_init_n_0
    SLICE_X39Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.598 r  core/INIT_DELAY_LINE[180].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.598    core/INIT_DELAY_LINE[180].CARRY4_inst_init_n_0
    SLICE_X39Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.712 r  core/INIT_DELAY_LINE[181].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.712    core/INIT_DELAY_LINE[181].CARRY4_inst_init_n_0
    SLICE_X39Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.826 r  core/INIT_DELAY_LINE[182].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.826    core/INIT_DELAY_LINE[182].CARRY4_inst_init_n_0
    SLICE_X39Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.940 r  core/INIT_DELAY_LINE[183].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.940    core/INIT_DELAY_LINE[183].CARRY4_inst_init_n_0
    SLICE_X39Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.054 r  core/INIT_DELAY_LINE[184].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.054    core/INIT_DELAY_LINE[184].CARRY4_inst_init_n_0
    SLICE_X39Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.168 r  core/INIT_DELAY_LINE[185].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.168    core/INIT_DELAY_LINE[185].CARRY4_inst_init_n_0
    SLICE_X39Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.282 r  core/INIT_DELAY_LINE[186].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.282    core/INIT_DELAY_LINE[186].CARRY4_inst_init_n_0
    SLICE_X39Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.396 r  core/INIT_DELAY_LINE[187].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.396    core/INIT_DELAY_LINE[187].CARRY4_inst_init_n_0
    SLICE_X39Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.510 r  core/INIT_DELAY_LINE[188].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.510    core/INIT_DELAY_LINE[188].CARRY4_inst_init_n_0
    SLICE_X39Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.624 r  core/INIT_DELAY_LINE[189].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.624    core/INIT_DELAY_LINE[189].CARRY4_inst_init_n_0
    SLICE_X39Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.738 r  core/INIT_DELAY_LINE[190].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.738    core/INIT_DELAY_LINE[190].CARRY4_inst_init_n_0
    SLICE_X39Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.852 r  core/INIT_DELAY_LINE[191].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.852    core/INIT_DELAY_LINE[191].CARRY4_inst_init_n_0
    SLICE_X39Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.966 r  core/INIT_DELAY_LINE[192].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.966    core/INIT_DELAY_LINE[192].CARRY4_inst_init_n_0
    SLICE_X39Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.080 r  core/INIT_DELAY_LINE[193].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.080    core/INIT_DELAY_LINE[193].CARRY4_inst_init_n_0
    SLICE_X39Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.194 r  core/INIT_DELAY_LINE[194].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.194    core/INIT_DELAY_LINE[194].CARRY4_inst_init_n_0
    SLICE_X39Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.308 r  core/INIT_DELAY_LINE[195].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.308    core/INIT_DELAY_LINE[195].CARRY4_inst_init_n_0
    SLICE_X39Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.422 r  core/INIT_DELAY_LINE[196].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.422    core/INIT_DELAY_LINE[196].CARRY4_inst_init_n_0
    SLICE_X39Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.536 r  core/INIT_DELAY_LINE[197].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.536    core/INIT_DELAY_LINE[197].CARRY4_inst_init_n_0
    SLICE_X39Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.650 r  core/INIT_DELAY_LINE[198].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.650    core/INIT_DELAY_LINE[198].CARRY4_inst_init_n_0
    SLICE_X39Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.764 r  core/INIT_DELAY_LINE[199].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           1.911    25.675    core/INIT_DELAY_LINE[199].CARRY4_inst_init_n_0
    SLICE_X38Y161        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.270 r  core/INIT_DELAY_LINE[200].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.270    core/INIT_DELAY_LINE[200].CARRY4_inst_init_n_0
    SLICE_X38Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.387 r  core/INIT_DELAY_LINE[201].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.387    core/INIT_DELAY_LINE[201].CARRY4_inst_init_n_0
    SLICE_X38Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.504 r  core/INIT_DELAY_LINE[202].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.504    core/INIT_DELAY_LINE[202].CARRY4_inst_init_n_0
    SLICE_X38Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.621 r  core/INIT_DELAY_LINE[203].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.621    core/INIT_DELAY_LINE[203].CARRY4_inst_init_n_0
    SLICE_X38Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.738 r  core/INIT_DELAY_LINE[204].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.738    core/INIT_DELAY_LINE[204].CARRY4_inst_init_n_0
    SLICE_X38Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.855 r  core/INIT_DELAY_LINE[205].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.855    core/INIT_DELAY_LINE[205].CARRY4_inst_init_n_0
    SLICE_X38Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.972 r  core/INIT_DELAY_LINE[206].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.972    core/INIT_DELAY_LINE[206].CARRY4_inst_init_n_0
    SLICE_X38Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.089 r  core/INIT_DELAY_LINE[207].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.089    core/INIT_DELAY_LINE[207].CARRY4_inst_init_n_0
    SLICE_X38Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.206 r  core/INIT_DELAY_LINE[208].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.206    core/INIT_DELAY_LINE[208].CARRY4_inst_init_n_0
    SLICE_X38Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.323 r  core/INIT_DELAY_LINE[209].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.323    core/INIT_DELAY_LINE[209].CARRY4_inst_init_n_0
    SLICE_X38Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.440 r  core/INIT_DELAY_LINE[210].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.440    core/INIT_DELAY_LINE[210].CARRY4_inst_init_n_0
    SLICE_X38Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.557 r  core/INIT_DELAY_LINE[211].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.557    core/INIT_DELAY_LINE[211].CARRY4_inst_init_n_0
    SLICE_X38Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.674 r  core/INIT_DELAY_LINE[212].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           2.041    29.715    core/trigger_d
    SLICE_X38Y125        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    30.310 r  core/DELAY_LINE[0].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.310    core/delay_line[3]
    SLICE_X38Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.427 r  core/DELAY_LINE[1].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.427    core/delay_line[7]
    SLICE_X38Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.544 r  core/DELAY_LINE[2].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.544    core/delay_line[11]
    SLICE_X38Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.661 r  core/DELAY_LINE[3].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.661    core/delay_line[15]
    SLICE_X38Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.778 r  core/DELAY_LINE[4].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.778    core/delay_line[19]
    SLICE_X38Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.895 r  core/DELAY_LINE[5].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.895    core/delay_line[23]
    SLICE_X38Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.012 r  core/DELAY_LINE[6].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.012    core/delay_line[27]
    SLICE_X38Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.129 r  core/DELAY_LINE[7].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.129    core/delay_line[31]
    SLICE_X38Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.246 r  core/DELAY_LINE[8].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.246    core/delay_line[35]
    SLICE_X38Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.363 r  core/DELAY_LINE[9].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.363    core/delay_line[39]
    SLICE_X38Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.480 r  core/DELAY_LINE[10].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.480    core/delay_line[43]
    SLICE_X38Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.597 r  core/DELAY_LINE[11].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.597    core/delay_line[47]
    SLICE_X38Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.714 r  core/DELAY_LINE[12].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.714    core/delay_line[51]
    SLICE_X38Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.831 r  core/DELAY_LINE[13].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.831    core/delay_line[55]
    SLICE_X38Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.948 r  core/DELAY_LINE[14].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.948    core/delay_line[59]
    SLICE_X38Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.105 r  core/DELAY_LINE[15].CARRY4_inst/CO[1]
                         net (fo=1, routed)           0.000    32.105    core/delay_line[61]
    SLICE_X38Y140        FDRE                                         r  core/LATCHED_OUTPUT[61].FDR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    20.286 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.448    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    14.124 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.763    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.854 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         1.500    17.354    core/clk
    SLICE_X38Y140        FDRE                                         r  core/LATCHED_OUTPUT[61].FDR_1/C
                         clock pessimism              0.395    17.749    
                         clock uncertainty           -0.204    17.546    
    SLICE_X38Y140        FDRE (Setup_fdre_C_D)        0.094    17.640    core/LATCHED_OUTPUT[61].FDR_1
  -------------------------------------------------------------------
                         required time                         17.640    
                         arrival time                         -32.105    
  -------------------------------------------------------------------
                         slack                                -14.465    

Slack (VIOLATED) :        -14.445ns  (required time - arrival time)
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@1.000ns period=20.000ns})
  Destination:            core/LATCHED_OUTPUT[56].FDR_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.875ns  (clk_out1_clk_wiz_0 rise@18.875ns - clk_out2_clk_wiz_0 fall@1.000ns)
  Data Path Delay:        35.440ns  (logic 27.731ns (78.247%)  route 7.709ns (21.753%))
  Logic Levels:           229  (BUFG=1 CARRY4=228)
  Clock Path Skew:        3.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 17.354 - 18.875 ) 
    Source Clock Delay      (SCD):    -4.355ns = ( -3.355 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      1.000     1.000 f  
    E3                                                0.000     1.000 f  clk_sys (IN)
                         net (fo=0)                   0.000     1.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.482 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     3.715    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -3.355 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -1.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -1.540 f  clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           2.000     0.460    core/trigger
    SLICE_X39Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.040 r  core/INIT_DELAY_LINE[0].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.040    core/INIT_DELAY_LINE[0].CARRY4_inst_init_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.154 r  core/INIT_DELAY_LINE[1].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.154    core/INIT_DELAY_LINE[1].CARRY4_inst_init_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.268 r  core/INIT_DELAY_LINE[2].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.268    core/INIT_DELAY_LINE[2].CARRY4_inst_init_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.382 r  core/INIT_DELAY_LINE[3].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.382    core/INIT_DELAY_LINE[3].CARRY4_inst_init_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.496 r  core/INIT_DELAY_LINE[4].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.496    core/INIT_DELAY_LINE[4].CARRY4_inst_init_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.610 r  core/INIT_DELAY_LINE[5].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.610    core/INIT_DELAY_LINE[5].CARRY4_inst_init_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  core/INIT_DELAY_LINE[6].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.724    core/INIT_DELAY_LINE[6].CARRY4_inst_init_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  core/INIT_DELAY_LINE[7].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.838    core/INIT_DELAY_LINE[7].CARRY4_inst_init_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.952 r  core/INIT_DELAY_LINE[8].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.952    core/INIT_DELAY_LINE[8].CARRY4_inst_init_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.066 r  core/INIT_DELAY_LINE[9].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.066    core/INIT_DELAY_LINE[9].CARRY4_inst_init_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.180 r  core/INIT_DELAY_LINE[10].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.180    core/INIT_DELAY_LINE[10].CARRY4_inst_init_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.294 r  core/INIT_DELAY_LINE[11].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.294    core/INIT_DELAY_LINE[11].CARRY4_inst_init_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.408 r  core/INIT_DELAY_LINE[12].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.408    core/INIT_DELAY_LINE[12].CARRY4_inst_init_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.522 r  core/INIT_DELAY_LINE[13].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.522    core/INIT_DELAY_LINE[13].CARRY4_inst_init_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.636 r  core/INIT_DELAY_LINE[14].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.636    core/INIT_DELAY_LINE[14].CARRY4_inst_init_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.750 r  core/INIT_DELAY_LINE[15].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.750    core/INIT_DELAY_LINE[15].CARRY4_inst_init_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.864 r  core/INIT_DELAY_LINE[16].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.864    core/INIT_DELAY_LINE[16].CARRY4_inst_init_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.978 r  core/INIT_DELAY_LINE[17].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.978    core/INIT_DELAY_LINE[17].CARRY4_inst_init_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.092 r  core/INIT_DELAY_LINE[18].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.092    core/INIT_DELAY_LINE[18].CARRY4_inst_init_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.206 r  core/INIT_DELAY_LINE[19].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.206    core/INIT_DELAY_LINE[19].CARRY4_inst_init_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.320 r  core/INIT_DELAY_LINE[20].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.320    core/INIT_DELAY_LINE[20].CARRY4_inst_init_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.434 r  core/INIT_DELAY_LINE[21].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.434    core/INIT_DELAY_LINE[21].CARRY4_inst_init_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.548 r  core/INIT_DELAY_LINE[22].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.548    core/INIT_DELAY_LINE[22].CARRY4_inst_init_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.662 r  core/INIT_DELAY_LINE[23].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.662    core/INIT_DELAY_LINE[23].CARRY4_inst_init_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.776 r  core/INIT_DELAY_LINE[24].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009     3.785    core/INIT_DELAY_LINE[24].CARRY4_inst_init_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.899 r  core/INIT_DELAY_LINE[25].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.899    core/INIT_DELAY_LINE[25].CARRY4_inst_init_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.013 r  core/INIT_DELAY_LINE[26].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.013    core/INIT_DELAY_LINE[26].CARRY4_inst_init_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  core/INIT_DELAY_LINE[27].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.127    core/INIT_DELAY_LINE[27].CARRY4_inst_init_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  core/INIT_DELAY_LINE[28].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.241    core/INIT_DELAY_LINE[28].CARRY4_inst_init_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.355 r  core/INIT_DELAY_LINE[29].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.355    core/INIT_DELAY_LINE[29].CARRY4_inst_init_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.469 r  core/INIT_DELAY_LINE[30].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.469    core/INIT_DELAY_LINE[30].CARRY4_inst_init_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.583 r  core/INIT_DELAY_LINE[31].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.583    core/INIT_DELAY_LINE[31].CARRY4_inst_init_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  core/INIT_DELAY_LINE[32].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.697    core/INIT_DELAY_LINE[32].CARRY4_inst_init_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.811 r  core/INIT_DELAY_LINE[33].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.811    core/INIT_DELAY_LINE[33].CARRY4_inst_init_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.925 r  core/INIT_DELAY_LINE[34].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.925    core/INIT_DELAY_LINE[34].CARRY4_inst_init_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.039 r  core/INIT_DELAY_LINE[35].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.039    core/INIT_DELAY_LINE[35].CARRY4_inst_init_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.153 r  core/INIT_DELAY_LINE[36].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.153    core/INIT_DELAY_LINE[36].CARRY4_inst_init_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  core/INIT_DELAY_LINE[37].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.267    core/INIT_DELAY_LINE[37].CARRY4_inst_init_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.381 r  core/INIT_DELAY_LINE[38].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.381    core/INIT_DELAY_LINE[38].CARRY4_inst_init_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.495 r  core/INIT_DELAY_LINE[39].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.495    core/INIT_DELAY_LINE[39].CARRY4_inst_init_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.609 r  core/INIT_DELAY_LINE[40].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.609    core/INIT_DELAY_LINE[40].CARRY4_inst_init_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.723 r  core/INIT_DELAY_LINE[41].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.723    core/INIT_DELAY_LINE[41].CARRY4_inst_init_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.837 r  core/INIT_DELAY_LINE[42].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.837    core/INIT_DELAY_LINE[42].CARRY4_inst_init_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.951 r  core/INIT_DELAY_LINE[43].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.951    core/INIT_DELAY_LINE[43].CARRY4_inst_init_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.065 r  core/INIT_DELAY_LINE[44].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.065    core/INIT_DELAY_LINE[44].CARRY4_inst_init_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.179 r  core/INIT_DELAY_LINE[45].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.179    core/INIT_DELAY_LINE[45].CARRY4_inst_init_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.293 r  core/INIT_DELAY_LINE[46].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.293    core/INIT_DELAY_LINE[46].CARRY4_inst_init_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.407 r  core/INIT_DELAY_LINE[47].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.407    core/INIT_DELAY_LINE[47].CARRY4_inst_init_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.521 r  core/INIT_DELAY_LINE[48].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.521    core/INIT_DELAY_LINE[48].CARRY4_inst_init_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.635 r  core/INIT_DELAY_LINE[49].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001     6.636    core/INIT_DELAY_LINE[49].CARRY4_inst_init_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.750 r  core/INIT_DELAY_LINE[50].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.750    core/INIT_DELAY_LINE[50].CARRY4_inst_init_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.864 r  core/INIT_DELAY_LINE[51].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.864    core/INIT_DELAY_LINE[51].CARRY4_inst_init_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.978 r  core/INIT_DELAY_LINE[52].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.978    core/INIT_DELAY_LINE[52].CARRY4_inst_init_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.092 r  core/INIT_DELAY_LINE[53].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.092    core/INIT_DELAY_LINE[53].CARRY4_inst_init_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.206 r  core/INIT_DELAY_LINE[54].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.206    core/INIT_DELAY_LINE[54].CARRY4_inst_init_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  core/INIT_DELAY_LINE[55].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.320    core/INIT_DELAY_LINE[55].CARRY4_inst_init_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  core/INIT_DELAY_LINE[56].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.434    core/INIT_DELAY_LINE[56].CARRY4_inst_init_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  core/INIT_DELAY_LINE[57].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.548    core/INIT_DELAY_LINE[57].CARRY4_inst_init_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.662 r  core/INIT_DELAY_LINE[58].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.662    core/INIT_DELAY_LINE[58].CARRY4_inst_init_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  core/INIT_DELAY_LINE[59].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.776    core/INIT_DELAY_LINE[59].CARRY4_inst_init_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  core/INIT_DELAY_LINE[60].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.890    core/INIT_DELAY_LINE[60].CARRY4_inst_init_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.004 r  core/INIT_DELAY_LINE[61].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.004    core/INIT_DELAY_LINE[61].CARRY4_inst_init_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.118 r  core/INIT_DELAY_LINE[62].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.118    core/INIT_DELAY_LINE[62].CARRY4_inst_init_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.232 r  core/INIT_DELAY_LINE[63].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.232    core/INIT_DELAY_LINE[63].CARRY4_inst_init_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.346 r  core/INIT_DELAY_LINE[64].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.346    core/INIT_DELAY_LINE[64].CARRY4_inst_init_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.460 r  core/INIT_DELAY_LINE[65].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.460    core/INIT_DELAY_LINE[65].CARRY4_inst_init_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.574 r  core/INIT_DELAY_LINE[66].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.574    core/INIT_DELAY_LINE[66].CARRY4_inst_init_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.688 r  core/INIT_DELAY_LINE[67].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.688    core/INIT_DELAY_LINE[67].CARRY4_inst_init_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.802 r  core/INIT_DELAY_LINE[68].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.802    core/INIT_DELAY_LINE[68].CARRY4_inst_init_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.916 r  core/INIT_DELAY_LINE[69].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.916    core/INIT_DELAY_LINE[69].CARRY4_inst_init_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.030 r  core/INIT_DELAY_LINE[70].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.030    core/INIT_DELAY_LINE[70].CARRY4_inst_init_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.144 r  core/INIT_DELAY_LINE[71].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.144    core/INIT_DELAY_LINE[71].CARRY4_inst_init_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.258 r  core/INIT_DELAY_LINE[72].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.258    core/INIT_DELAY_LINE[72].CARRY4_inst_init_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.372 r  core/INIT_DELAY_LINE[73].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.372    core/INIT_DELAY_LINE[73].CARRY4_inst_init_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.486 r  core/INIT_DELAY_LINE[74].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009     9.495    core/INIT_DELAY_LINE[74].CARRY4_inst_init_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.609 r  core/INIT_DELAY_LINE[75].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.609    core/INIT_DELAY_LINE[75].CARRY4_inst_init_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.723 r  core/INIT_DELAY_LINE[76].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.723    core/INIT_DELAY_LINE[76].CARRY4_inst_init_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.837 r  core/INIT_DELAY_LINE[77].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.837    core/INIT_DELAY_LINE[77].CARRY4_inst_init_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.951 r  core/INIT_DELAY_LINE[78].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.951    core/INIT_DELAY_LINE[78].CARRY4_inst_init_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.065 r  core/INIT_DELAY_LINE[79].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.065    core/INIT_DELAY_LINE[79].CARRY4_inst_init_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.179 r  core/INIT_DELAY_LINE[80].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.179    core/INIT_DELAY_LINE[80].CARRY4_inst_init_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.293 r  core/INIT_DELAY_LINE[81].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.293    core/INIT_DELAY_LINE[81].CARRY4_inst_init_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.407 r  core/INIT_DELAY_LINE[82].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.407    core/INIT_DELAY_LINE[82].CARRY4_inst_init_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.521 r  core/INIT_DELAY_LINE[83].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.521    core/INIT_DELAY_LINE[83].CARRY4_inst_init_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.635 r  core/INIT_DELAY_LINE[84].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.635    core/INIT_DELAY_LINE[84].CARRY4_inst_init_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.749 r  core/INIT_DELAY_LINE[85].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.749    core/INIT_DELAY_LINE[85].CARRY4_inst_init_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.863 r  core/INIT_DELAY_LINE[86].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.863    core/INIT_DELAY_LINE[86].CARRY4_inst_init_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.977 r  core/INIT_DELAY_LINE[87].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.977    core/INIT_DELAY_LINE[87].CARRY4_inst_init_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.091 r  core/INIT_DELAY_LINE[88].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.091    core/INIT_DELAY_LINE[88].CARRY4_inst_init_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.205 r  core/INIT_DELAY_LINE[89].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.205    core/INIT_DELAY_LINE[89].CARRY4_inst_init_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.319 r  core/INIT_DELAY_LINE[90].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.319    core/INIT_DELAY_LINE[90].CARRY4_inst_init_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.433 r  core/INIT_DELAY_LINE[91].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.433    core/INIT_DELAY_LINE[91].CARRY4_inst_init_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.547 r  core/INIT_DELAY_LINE[92].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.547    core/INIT_DELAY_LINE[92].CARRY4_inst_init_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.661 r  core/INIT_DELAY_LINE[93].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.661    core/INIT_DELAY_LINE[93].CARRY4_inst_init_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.775 r  core/INIT_DELAY_LINE[94].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.775    core/INIT_DELAY_LINE[94].CARRY4_inst_init_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.889 r  core/INIT_DELAY_LINE[95].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.889    core/INIT_DELAY_LINE[95].CARRY4_inst_init_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.003 r  core/INIT_DELAY_LINE[96].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.003    core/INIT_DELAY_LINE[96].CARRY4_inst_init_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.117 r  core/INIT_DELAY_LINE[97].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.117    core/INIT_DELAY_LINE[97].CARRY4_inst_init_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.231 r  core/INIT_DELAY_LINE[98].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.231    core/INIT_DELAY_LINE[98].CARRY4_inst_init_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.345 r  core/INIT_DELAY_LINE[99].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    12.345    core/INIT_DELAY_LINE[99].CARRY4_inst_init_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.459 r  core/INIT_DELAY_LINE[100].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.459    core/INIT_DELAY_LINE[100].CARRY4_inst_init_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.573 r  core/INIT_DELAY_LINE[101].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.573    core/INIT_DELAY_LINE[101].CARRY4_inst_init_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.687 r  core/INIT_DELAY_LINE[102].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.687    core/INIT_DELAY_LINE[102].CARRY4_inst_init_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.801 r  core/INIT_DELAY_LINE[103].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.801    core/INIT_DELAY_LINE[103].CARRY4_inst_init_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.915 r  core/INIT_DELAY_LINE[104].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.915    core/INIT_DELAY_LINE[104].CARRY4_inst_init_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.029 r  core/INIT_DELAY_LINE[105].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.029    core/INIT_DELAY_LINE[105].CARRY4_inst_init_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.143 r  core/INIT_DELAY_LINE[106].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.143    core/INIT_DELAY_LINE[106].CARRY4_inst_init_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.257 r  core/INIT_DELAY_LINE[107].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.257    core/INIT_DELAY_LINE[107].CARRY4_inst_init_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.371 r  core/INIT_DELAY_LINE[108].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.371    core/INIT_DELAY_LINE[108].CARRY4_inst_init_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.485 r  core/INIT_DELAY_LINE[109].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.485    core/INIT_DELAY_LINE[109].CARRY4_inst_init_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.599 r  core/INIT_DELAY_LINE[110].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.599    core/INIT_DELAY_LINE[110].CARRY4_inst_init_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.713 r  core/INIT_DELAY_LINE[111].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.713    core/INIT_DELAY_LINE[111].CARRY4_inst_init_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.827 r  core/INIT_DELAY_LINE[112].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.827    core/INIT_DELAY_LINE[112].CARRY4_inst_init_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.941 r  core/INIT_DELAY_LINE[113].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.941    core/INIT_DELAY_LINE[113].CARRY4_inst_init_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.055 r  core/INIT_DELAY_LINE[114].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.055    core/INIT_DELAY_LINE[114].CARRY4_inst_init_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.169 r  core/INIT_DELAY_LINE[115].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.169    core/INIT_DELAY_LINE[115].CARRY4_inst_init_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.283 r  core/INIT_DELAY_LINE[116].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.283    core/INIT_DELAY_LINE[116].CARRY4_inst_init_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.397 r  core/INIT_DELAY_LINE[117].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.397    core/INIT_DELAY_LINE[117].CARRY4_inst_init_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.511 r  core/INIT_DELAY_LINE[118].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.511    core/INIT_DELAY_LINE[118].CARRY4_inst_init_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.625 r  core/INIT_DELAY_LINE[119].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.625    core/INIT_DELAY_LINE[119].CARRY4_inst_init_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.739 r  core/INIT_DELAY_LINE[120].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.739    core/INIT_DELAY_LINE[120].CARRY4_inst_init_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.853 r  core/INIT_DELAY_LINE[121].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.853    core/INIT_DELAY_LINE[121].CARRY4_inst_init_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.967 r  core/INIT_DELAY_LINE[122].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.967    core/INIT_DELAY_LINE[122].CARRY4_inst_init_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.081 r  core/INIT_DELAY_LINE[123].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.081    core/INIT_DELAY_LINE[123].CARRY4_inst_init_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.195 r  core/INIT_DELAY_LINE[124].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    15.204    core/INIT_DELAY_LINE[124].CARRY4_inst_init_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.318 r  core/INIT_DELAY_LINE[125].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.318    core/INIT_DELAY_LINE[125].CARRY4_inst_init_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.432 r  core/INIT_DELAY_LINE[126].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.432    core/INIT_DELAY_LINE[126].CARRY4_inst_init_n_0
    SLICE_X39Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.546 r  core/INIT_DELAY_LINE[127].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.546    core/INIT_DELAY_LINE[127].CARRY4_inst_init_n_0
    SLICE_X39Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.660 r  core/INIT_DELAY_LINE[128].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.660    core/INIT_DELAY_LINE[128].CARRY4_inst_init_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.774 r  core/INIT_DELAY_LINE[129].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.774    core/INIT_DELAY_LINE[129].CARRY4_inst_init_n_0
    SLICE_X39Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.888 r  core/INIT_DELAY_LINE[130].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.888    core/INIT_DELAY_LINE[130].CARRY4_inst_init_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.002 r  core/INIT_DELAY_LINE[131].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.002    core/INIT_DELAY_LINE[131].CARRY4_inst_init_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.116 r  core/INIT_DELAY_LINE[132].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.116    core/INIT_DELAY_LINE[132].CARRY4_inst_init_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.230 r  core/INIT_DELAY_LINE[133].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.230    core/INIT_DELAY_LINE[133].CARRY4_inst_init_n_0
    SLICE_X39Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.344 r  core/INIT_DELAY_LINE[134].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.344    core/INIT_DELAY_LINE[134].CARRY4_inst_init_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.458 r  core/INIT_DELAY_LINE[135].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.458    core/INIT_DELAY_LINE[135].CARRY4_inst_init_n_0
    SLICE_X39Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.572 r  core/INIT_DELAY_LINE[136].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.572    core/INIT_DELAY_LINE[136].CARRY4_inst_init_n_0
    SLICE_X39Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.686 r  core/INIT_DELAY_LINE[137].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.686    core/INIT_DELAY_LINE[137].CARRY4_inst_init_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.800 r  core/INIT_DELAY_LINE[138].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.800    core/INIT_DELAY_LINE[138].CARRY4_inst_init_n_0
    SLICE_X39Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.914 r  core/INIT_DELAY_LINE[139].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.914    core/INIT_DELAY_LINE[139].CARRY4_inst_init_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.028 r  core/INIT_DELAY_LINE[140].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.028    core/INIT_DELAY_LINE[140].CARRY4_inst_init_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.142 r  core/INIT_DELAY_LINE[141].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.142    core/INIT_DELAY_LINE[141].CARRY4_inst_init_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.256 r  core/INIT_DELAY_LINE[142].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.256    core/INIT_DELAY_LINE[142].CARRY4_inst_init_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.370 r  core/INIT_DELAY_LINE[143].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.370    core/INIT_DELAY_LINE[143].CARRY4_inst_init_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.484 r  core/INIT_DELAY_LINE[144].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.484    core/INIT_DELAY_LINE[144].CARRY4_inst_init_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.598 r  core/INIT_DELAY_LINE[145].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.598    core/INIT_DELAY_LINE[145].CARRY4_inst_init_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.712 r  core/INIT_DELAY_LINE[146].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.712    core/INIT_DELAY_LINE[146].CARRY4_inst_init_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.826 r  core/INIT_DELAY_LINE[147].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.826    core/INIT_DELAY_LINE[147].CARRY4_inst_init_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.940 r  core/INIT_DELAY_LINE[148].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.940    core/INIT_DELAY_LINE[148].CARRY4_inst_init_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.054 r  core/INIT_DELAY_LINE[149].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    18.055    core/INIT_DELAY_LINE[149].CARRY4_inst_init_n_0
    SLICE_X39Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.169 r  core/INIT_DELAY_LINE[150].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.169    core/INIT_DELAY_LINE[150].CARRY4_inst_init_n_0
    SLICE_X39Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.283 r  core/INIT_DELAY_LINE[151].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.283    core/INIT_DELAY_LINE[151].CARRY4_inst_init_n_0
    SLICE_X39Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.397 r  core/INIT_DELAY_LINE[152].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.397    core/INIT_DELAY_LINE[152].CARRY4_inst_init_n_0
    SLICE_X39Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.511 r  core/INIT_DELAY_LINE[153].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.511    core/INIT_DELAY_LINE[153].CARRY4_inst_init_n_0
    SLICE_X39Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.625 r  core/INIT_DELAY_LINE[154].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.625    core/INIT_DELAY_LINE[154].CARRY4_inst_init_n_0
    SLICE_X39Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.739 r  core/INIT_DELAY_LINE[155].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.739    core/INIT_DELAY_LINE[155].CARRY4_inst_init_n_0
    SLICE_X39Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.853 r  core/INIT_DELAY_LINE[156].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.853    core/INIT_DELAY_LINE[156].CARRY4_inst_init_n_0
    SLICE_X39Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.967 r  core/INIT_DELAY_LINE[157].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.967    core/INIT_DELAY_LINE[157].CARRY4_inst_init_n_0
    SLICE_X39Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.081 r  core/INIT_DELAY_LINE[158].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.081    core/INIT_DELAY_LINE[158].CARRY4_inst_init_n_0
    SLICE_X39Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.195 r  core/INIT_DELAY_LINE[159].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.195    core/INIT_DELAY_LINE[159].CARRY4_inst_init_n_0
    SLICE_X39Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.309 r  core/INIT_DELAY_LINE[160].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.309    core/INIT_DELAY_LINE[160].CARRY4_inst_init_n_0
    SLICE_X39Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.423 r  core/INIT_DELAY_LINE[161].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.423    core/INIT_DELAY_LINE[161].CARRY4_inst_init_n_0
    SLICE_X39Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.537 r  core/INIT_DELAY_LINE[162].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.537    core/INIT_DELAY_LINE[162].CARRY4_inst_init_n_0
    SLICE_X39Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.651 r  core/INIT_DELAY_LINE[163].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.651    core/INIT_DELAY_LINE[163].CARRY4_inst_init_n_0
    SLICE_X39Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.765 r  core/INIT_DELAY_LINE[164].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.765    core/INIT_DELAY_LINE[164].CARRY4_inst_init_n_0
    SLICE_X39Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.879 r  core/INIT_DELAY_LINE[165].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.879    core/INIT_DELAY_LINE[165].CARRY4_inst_init_n_0
    SLICE_X39Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.993 r  core/INIT_DELAY_LINE[166].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.993    core/INIT_DELAY_LINE[166].CARRY4_inst_init_n_0
    SLICE_X39Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.107 r  core/INIT_DELAY_LINE[167].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.107    core/INIT_DELAY_LINE[167].CARRY4_inst_init_n_0
    SLICE_X39Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.221 r  core/INIT_DELAY_LINE[168].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.221    core/INIT_DELAY_LINE[168].CARRY4_inst_init_n_0
    SLICE_X39Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.335 r  core/INIT_DELAY_LINE[169].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.335    core/INIT_DELAY_LINE[169].CARRY4_inst_init_n_0
    SLICE_X39Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.449 r  core/INIT_DELAY_LINE[170].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.449    core/INIT_DELAY_LINE[170].CARRY4_inst_init_n_0
    SLICE_X39Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.563 r  core/INIT_DELAY_LINE[171].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.563    core/INIT_DELAY_LINE[171].CARRY4_inst_init_n_0
    SLICE_X39Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.677 r  core/INIT_DELAY_LINE[172].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.677    core/INIT_DELAY_LINE[172].CARRY4_inst_init_n_0
    SLICE_X39Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.791 r  core/INIT_DELAY_LINE[173].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.791    core/INIT_DELAY_LINE[173].CARRY4_inst_init_n_0
    SLICE_X39Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.905 r  core/INIT_DELAY_LINE[174].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    20.914    core/INIT_DELAY_LINE[174].CARRY4_inst_init_n_0
    SLICE_X39Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.028 r  core/INIT_DELAY_LINE[175].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.028    core/INIT_DELAY_LINE[175].CARRY4_inst_init_n_0
    SLICE_X39Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.142 r  core/INIT_DELAY_LINE[176].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.142    core/INIT_DELAY_LINE[176].CARRY4_inst_init_n_0
    SLICE_X39Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.256 r  core/INIT_DELAY_LINE[177].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.256    core/INIT_DELAY_LINE[177].CARRY4_inst_init_n_0
    SLICE_X39Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.370 r  core/INIT_DELAY_LINE[178].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.370    core/INIT_DELAY_LINE[178].CARRY4_inst_init_n_0
    SLICE_X39Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.484 r  core/INIT_DELAY_LINE[179].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.484    core/INIT_DELAY_LINE[179].CARRY4_inst_init_n_0
    SLICE_X39Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.598 r  core/INIT_DELAY_LINE[180].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.598    core/INIT_DELAY_LINE[180].CARRY4_inst_init_n_0
    SLICE_X39Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.712 r  core/INIT_DELAY_LINE[181].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.712    core/INIT_DELAY_LINE[181].CARRY4_inst_init_n_0
    SLICE_X39Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.826 r  core/INIT_DELAY_LINE[182].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.826    core/INIT_DELAY_LINE[182].CARRY4_inst_init_n_0
    SLICE_X39Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.940 r  core/INIT_DELAY_LINE[183].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.940    core/INIT_DELAY_LINE[183].CARRY4_inst_init_n_0
    SLICE_X39Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.054 r  core/INIT_DELAY_LINE[184].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.054    core/INIT_DELAY_LINE[184].CARRY4_inst_init_n_0
    SLICE_X39Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.168 r  core/INIT_DELAY_LINE[185].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.168    core/INIT_DELAY_LINE[185].CARRY4_inst_init_n_0
    SLICE_X39Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.282 r  core/INIT_DELAY_LINE[186].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.282    core/INIT_DELAY_LINE[186].CARRY4_inst_init_n_0
    SLICE_X39Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.396 r  core/INIT_DELAY_LINE[187].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.396    core/INIT_DELAY_LINE[187].CARRY4_inst_init_n_0
    SLICE_X39Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.510 r  core/INIT_DELAY_LINE[188].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.510    core/INIT_DELAY_LINE[188].CARRY4_inst_init_n_0
    SLICE_X39Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.624 r  core/INIT_DELAY_LINE[189].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.624    core/INIT_DELAY_LINE[189].CARRY4_inst_init_n_0
    SLICE_X39Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.738 r  core/INIT_DELAY_LINE[190].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.738    core/INIT_DELAY_LINE[190].CARRY4_inst_init_n_0
    SLICE_X39Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.852 r  core/INIT_DELAY_LINE[191].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.852    core/INIT_DELAY_LINE[191].CARRY4_inst_init_n_0
    SLICE_X39Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.966 r  core/INIT_DELAY_LINE[192].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.966    core/INIT_DELAY_LINE[192].CARRY4_inst_init_n_0
    SLICE_X39Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.080 r  core/INIT_DELAY_LINE[193].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.080    core/INIT_DELAY_LINE[193].CARRY4_inst_init_n_0
    SLICE_X39Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.194 r  core/INIT_DELAY_LINE[194].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.194    core/INIT_DELAY_LINE[194].CARRY4_inst_init_n_0
    SLICE_X39Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.308 r  core/INIT_DELAY_LINE[195].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.308    core/INIT_DELAY_LINE[195].CARRY4_inst_init_n_0
    SLICE_X39Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.422 r  core/INIT_DELAY_LINE[196].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.422    core/INIT_DELAY_LINE[196].CARRY4_inst_init_n_0
    SLICE_X39Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.536 r  core/INIT_DELAY_LINE[197].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.536    core/INIT_DELAY_LINE[197].CARRY4_inst_init_n_0
    SLICE_X39Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.650 r  core/INIT_DELAY_LINE[198].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.650    core/INIT_DELAY_LINE[198].CARRY4_inst_init_n_0
    SLICE_X39Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.764 r  core/INIT_DELAY_LINE[199].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           1.911    25.675    core/INIT_DELAY_LINE[199].CARRY4_inst_init_n_0
    SLICE_X38Y161        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.270 r  core/INIT_DELAY_LINE[200].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.270    core/INIT_DELAY_LINE[200].CARRY4_inst_init_n_0
    SLICE_X38Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.387 r  core/INIT_DELAY_LINE[201].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.387    core/INIT_DELAY_LINE[201].CARRY4_inst_init_n_0
    SLICE_X38Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.504 r  core/INIT_DELAY_LINE[202].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.504    core/INIT_DELAY_LINE[202].CARRY4_inst_init_n_0
    SLICE_X38Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.621 r  core/INIT_DELAY_LINE[203].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.621    core/INIT_DELAY_LINE[203].CARRY4_inst_init_n_0
    SLICE_X38Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.738 r  core/INIT_DELAY_LINE[204].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.738    core/INIT_DELAY_LINE[204].CARRY4_inst_init_n_0
    SLICE_X38Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.855 r  core/INIT_DELAY_LINE[205].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.855    core/INIT_DELAY_LINE[205].CARRY4_inst_init_n_0
    SLICE_X38Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.972 r  core/INIT_DELAY_LINE[206].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.972    core/INIT_DELAY_LINE[206].CARRY4_inst_init_n_0
    SLICE_X38Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.089 r  core/INIT_DELAY_LINE[207].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.089    core/INIT_DELAY_LINE[207].CARRY4_inst_init_n_0
    SLICE_X38Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.206 r  core/INIT_DELAY_LINE[208].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.206    core/INIT_DELAY_LINE[208].CARRY4_inst_init_n_0
    SLICE_X38Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.323 r  core/INIT_DELAY_LINE[209].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.323    core/INIT_DELAY_LINE[209].CARRY4_inst_init_n_0
    SLICE_X38Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.440 r  core/INIT_DELAY_LINE[210].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.440    core/INIT_DELAY_LINE[210].CARRY4_inst_init_n_0
    SLICE_X38Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.557 r  core/INIT_DELAY_LINE[211].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.557    core/INIT_DELAY_LINE[211].CARRY4_inst_init_n_0
    SLICE_X38Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.674 r  core/INIT_DELAY_LINE[212].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           2.041    29.715    core/trigger_d
    SLICE_X38Y125        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    30.310 r  core/DELAY_LINE[0].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.310    core/delay_line[3]
    SLICE_X38Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.427 r  core/DELAY_LINE[1].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.427    core/delay_line[7]
    SLICE_X38Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.544 r  core/DELAY_LINE[2].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.544    core/delay_line[11]
    SLICE_X38Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.661 r  core/DELAY_LINE[3].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.661    core/delay_line[15]
    SLICE_X38Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.778 r  core/DELAY_LINE[4].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.778    core/delay_line[19]
    SLICE_X38Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.895 r  core/DELAY_LINE[5].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.895    core/delay_line[23]
    SLICE_X38Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.012 r  core/DELAY_LINE[6].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.012    core/delay_line[27]
    SLICE_X38Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.129 r  core/DELAY_LINE[7].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.129    core/delay_line[31]
    SLICE_X38Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.246 r  core/DELAY_LINE[8].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.246    core/delay_line[35]
    SLICE_X38Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.363 r  core/DELAY_LINE[9].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.363    core/delay_line[39]
    SLICE_X38Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.480 r  core/DELAY_LINE[10].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.480    core/delay_line[43]
    SLICE_X38Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.597 r  core/DELAY_LINE[11].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.597    core/delay_line[47]
    SLICE_X38Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.714 r  core/DELAY_LINE[12].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.714    core/delay_line[51]
    SLICE_X38Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.831 r  core/DELAY_LINE[13].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.831    core/delay_line[55]
    SLICE_X38Y139        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.085 r  core/DELAY_LINE[14].CARRY4_inst/CO[0]
                         net (fo=1, routed)           0.000    32.085    core/delay_line[56]
    SLICE_X38Y139        FDRE                                         r  core/LATCHED_OUTPUT[56].FDR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    20.286 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.448    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    14.124 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.763    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.854 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         1.500    17.354    core/clk
    SLICE_X38Y139        FDRE                                         r  core/LATCHED_OUTPUT[56].FDR_1/C
                         clock pessimism              0.395    17.749    
                         clock uncertainty           -0.204    17.546    
    SLICE_X38Y139        FDRE (Setup_fdre_C_D)        0.094    17.640    core/LATCHED_OUTPUT[56].FDR_1
  -------------------------------------------------------------------
                         required time                         17.640    
                         arrival time                         -32.085    
  -------------------------------------------------------------------
                         slack                                -14.445    

Slack (VIOLATED) :        -14.436ns  (required time - arrival time)
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@1.000ns period=20.000ns})
  Destination:            core/LATCHED_OUTPUT[55].FDR_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.875ns  (clk_out1_clk_wiz_0 rise@18.875ns - clk_out2_clk_wiz_0 fall@1.000ns)
  Data Path Delay:        35.186ns  (logic 27.477ns (78.090%)  route 7.709ns (21.910%))
  Logic Levels:           228  (BUFG=1 CARRY4=227)
  Clock Path Skew:        3.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 17.353 - 18.875 ) 
    Source Clock Delay      (SCD):    -4.355ns = ( -3.355 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      1.000     1.000 f  
    E3                                                0.000     1.000 f  clk_sys (IN)
                         net (fo=0)                   0.000     1.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.482 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     3.715    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -3.355 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -1.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -1.540 f  clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           2.000     0.460    core/trigger
    SLICE_X39Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.040 r  core/INIT_DELAY_LINE[0].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.040    core/INIT_DELAY_LINE[0].CARRY4_inst_init_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.154 r  core/INIT_DELAY_LINE[1].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.154    core/INIT_DELAY_LINE[1].CARRY4_inst_init_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.268 r  core/INIT_DELAY_LINE[2].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.268    core/INIT_DELAY_LINE[2].CARRY4_inst_init_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.382 r  core/INIT_DELAY_LINE[3].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.382    core/INIT_DELAY_LINE[3].CARRY4_inst_init_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.496 r  core/INIT_DELAY_LINE[4].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.496    core/INIT_DELAY_LINE[4].CARRY4_inst_init_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.610 r  core/INIT_DELAY_LINE[5].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.610    core/INIT_DELAY_LINE[5].CARRY4_inst_init_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  core/INIT_DELAY_LINE[6].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.724    core/INIT_DELAY_LINE[6].CARRY4_inst_init_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  core/INIT_DELAY_LINE[7].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.838    core/INIT_DELAY_LINE[7].CARRY4_inst_init_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.952 r  core/INIT_DELAY_LINE[8].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.952    core/INIT_DELAY_LINE[8].CARRY4_inst_init_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.066 r  core/INIT_DELAY_LINE[9].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.066    core/INIT_DELAY_LINE[9].CARRY4_inst_init_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.180 r  core/INIT_DELAY_LINE[10].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.180    core/INIT_DELAY_LINE[10].CARRY4_inst_init_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.294 r  core/INIT_DELAY_LINE[11].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.294    core/INIT_DELAY_LINE[11].CARRY4_inst_init_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.408 r  core/INIT_DELAY_LINE[12].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.408    core/INIT_DELAY_LINE[12].CARRY4_inst_init_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.522 r  core/INIT_DELAY_LINE[13].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.522    core/INIT_DELAY_LINE[13].CARRY4_inst_init_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.636 r  core/INIT_DELAY_LINE[14].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.636    core/INIT_DELAY_LINE[14].CARRY4_inst_init_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.750 r  core/INIT_DELAY_LINE[15].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.750    core/INIT_DELAY_LINE[15].CARRY4_inst_init_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.864 r  core/INIT_DELAY_LINE[16].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.864    core/INIT_DELAY_LINE[16].CARRY4_inst_init_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.978 r  core/INIT_DELAY_LINE[17].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.978    core/INIT_DELAY_LINE[17].CARRY4_inst_init_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.092 r  core/INIT_DELAY_LINE[18].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.092    core/INIT_DELAY_LINE[18].CARRY4_inst_init_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.206 r  core/INIT_DELAY_LINE[19].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.206    core/INIT_DELAY_LINE[19].CARRY4_inst_init_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.320 r  core/INIT_DELAY_LINE[20].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.320    core/INIT_DELAY_LINE[20].CARRY4_inst_init_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.434 r  core/INIT_DELAY_LINE[21].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.434    core/INIT_DELAY_LINE[21].CARRY4_inst_init_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.548 r  core/INIT_DELAY_LINE[22].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.548    core/INIT_DELAY_LINE[22].CARRY4_inst_init_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.662 r  core/INIT_DELAY_LINE[23].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.662    core/INIT_DELAY_LINE[23].CARRY4_inst_init_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.776 r  core/INIT_DELAY_LINE[24].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009     3.785    core/INIT_DELAY_LINE[24].CARRY4_inst_init_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.899 r  core/INIT_DELAY_LINE[25].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.899    core/INIT_DELAY_LINE[25].CARRY4_inst_init_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.013 r  core/INIT_DELAY_LINE[26].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.013    core/INIT_DELAY_LINE[26].CARRY4_inst_init_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  core/INIT_DELAY_LINE[27].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.127    core/INIT_DELAY_LINE[27].CARRY4_inst_init_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  core/INIT_DELAY_LINE[28].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.241    core/INIT_DELAY_LINE[28].CARRY4_inst_init_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.355 r  core/INIT_DELAY_LINE[29].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.355    core/INIT_DELAY_LINE[29].CARRY4_inst_init_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.469 r  core/INIT_DELAY_LINE[30].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.469    core/INIT_DELAY_LINE[30].CARRY4_inst_init_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.583 r  core/INIT_DELAY_LINE[31].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.583    core/INIT_DELAY_LINE[31].CARRY4_inst_init_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  core/INIT_DELAY_LINE[32].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.697    core/INIT_DELAY_LINE[32].CARRY4_inst_init_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.811 r  core/INIT_DELAY_LINE[33].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.811    core/INIT_DELAY_LINE[33].CARRY4_inst_init_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.925 r  core/INIT_DELAY_LINE[34].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.925    core/INIT_DELAY_LINE[34].CARRY4_inst_init_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.039 r  core/INIT_DELAY_LINE[35].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.039    core/INIT_DELAY_LINE[35].CARRY4_inst_init_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.153 r  core/INIT_DELAY_LINE[36].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.153    core/INIT_DELAY_LINE[36].CARRY4_inst_init_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  core/INIT_DELAY_LINE[37].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.267    core/INIT_DELAY_LINE[37].CARRY4_inst_init_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.381 r  core/INIT_DELAY_LINE[38].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.381    core/INIT_DELAY_LINE[38].CARRY4_inst_init_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.495 r  core/INIT_DELAY_LINE[39].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.495    core/INIT_DELAY_LINE[39].CARRY4_inst_init_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.609 r  core/INIT_DELAY_LINE[40].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.609    core/INIT_DELAY_LINE[40].CARRY4_inst_init_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.723 r  core/INIT_DELAY_LINE[41].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.723    core/INIT_DELAY_LINE[41].CARRY4_inst_init_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.837 r  core/INIT_DELAY_LINE[42].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.837    core/INIT_DELAY_LINE[42].CARRY4_inst_init_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.951 r  core/INIT_DELAY_LINE[43].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.951    core/INIT_DELAY_LINE[43].CARRY4_inst_init_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.065 r  core/INIT_DELAY_LINE[44].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.065    core/INIT_DELAY_LINE[44].CARRY4_inst_init_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.179 r  core/INIT_DELAY_LINE[45].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.179    core/INIT_DELAY_LINE[45].CARRY4_inst_init_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.293 r  core/INIT_DELAY_LINE[46].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.293    core/INIT_DELAY_LINE[46].CARRY4_inst_init_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.407 r  core/INIT_DELAY_LINE[47].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.407    core/INIT_DELAY_LINE[47].CARRY4_inst_init_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.521 r  core/INIT_DELAY_LINE[48].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.521    core/INIT_DELAY_LINE[48].CARRY4_inst_init_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.635 r  core/INIT_DELAY_LINE[49].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001     6.636    core/INIT_DELAY_LINE[49].CARRY4_inst_init_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.750 r  core/INIT_DELAY_LINE[50].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.750    core/INIT_DELAY_LINE[50].CARRY4_inst_init_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.864 r  core/INIT_DELAY_LINE[51].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.864    core/INIT_DELAY_LINE[51].CARRY4_inst_init_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.978 r  core/INIT_DELAY_LINE[52].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.978    core/INIT_DELAY_LINE[52].CARRY4_inst_init_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.092 r  core/INIT_DELAY_LINE[53].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.092    core/INIT_DELAY_LINE[53].CARRY4_inst_init_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.206 r  core/INIT_DELAY_LINE[54].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.206    core/INIT_DELAY_LINE[54].CARRY4_inst_init_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  core/INIT_DELAY_LINE[55].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.320    core/INIT_DELAY_LINE[55].CARRY4_inst_init_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  core/INIT_DELAY_LINE[56].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.434    core/INIT_DELAY_LINE[56].CARRY4_inst_init_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  core/INIT_DELAY_LINE[57].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.548    core/INIT_DELAY_LINE[57].CARRY4_inst_init_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.662 r  core/INIT_DELAY_LINE[58].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.662    core/INIT_DELAY_LINE[58].CARRY4_inst_init_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  core/INIT_DELAY_LINE[59].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.776    core/INIT_DELAY_LINE[59].CARRY4_inst_init_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  core/INIT_DELAY_LINE[60].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.890    core/INIT_DELAY_LINE[60].CARRY4_inst_init_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.004 r  core/INIT_DELAY_LINE[61].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.004    core/INIT_DELAY_LINE[61].CARRY4_inst_init_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.118 r  core/INIT_DELAY_LINE[62].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.118    core/INIT_DELAY_LINE[62].CARRY4_inst_init_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.232 r  core/INIT_DELAY_LINE[63].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.232    core/INIT_DELAY_LINE[63].CARRY4_inst_init_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.346 r  core/INIT_DELAY_LINE[64].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.346    core/INIT_DELAY_LINE[64].CARRY4_inst_init_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.460 r  core/INIT_DELAY_LINE[65].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.460    core/INIT_DELAY_LINE[65].CARRY4_inst_init_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.574 r  core/INIT_DELAY_LINE[66].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.574    core/INIT_DELAY_LINE[66].CARRY4_inst_init_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.688 r  core/INIT_DELAY_LINE[67].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.688    core/INIT_DELAY_LINE[67].CARRY4_inst_init_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.802 r  core/INIT_DELAY_LINE[68].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.802    core/INIT_DELAY_LINE[68].CARRY4_inst_init_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.916 r  core/INIT_DELAY_LINE[69].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.916    core/INIT_DELAY_LINE[69].CARRY4_inst_init_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.030 r  core/INIT_DELAY_LINE[70].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.030    core/INIT_DELAY_LINE[70].CARRY4_inst_init_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.144 r  core/INIT_DELAY_LINE[71].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.144    core/INIT_DELAY_LINE[71].CARRY4_inst_init_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.258 r  core/INIT_DELAY_LINE[72].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.258    core/INIT_DELAY_LINE[72].CARRY4_inst_init_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.372 r  core/INIT_DELAY_LINE[73].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.372    core/INIT_DELAY_LINE[73].CARRY4_inst_init_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.486 r  core/INIT_DELAY_LINE[74].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009     9.495    core/INIT_DELAY_LINE[74].CARRY4_inst_init_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.609 r  core/INIT_DELAY_LINE[75].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.609    core/INIT_DELAY_LINE[75].CARRY4_inst_init_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.723 r  core/INIT_DELAY_LINE[76].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.723    core/INIT_DELAY_LINE[76].CARRY4_inst_init_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.837 r  core/INIT_DELAY_LINE[77].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.837    core/INIT_DELAY_LINE[77].CARRY4_inst_init_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.951 r  core/INIT_DELAY_LINE[78].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.951    core/INIT_DELAY_LINE[78].CARRY4_inst_init_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.065 r  core/INIT_DELAY_LINE[79].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.065    core/INIT_DELAY_LINE[79].CARRY4_inst_init_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.179 r  core/INIT_DELAY_LINE[80].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.179    core/INIT_DELAY_LINE[80].CARRY4_inst_init_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.293 r  core/INIT_DELAY_LINE[81].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.293    core/INIT_DELAY_LINE[81].CARRY4_inst_init_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.407 r  core/INIT_DELAY_LINE[82].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.407    core/INIT_DELAY_LINE[82].CARRY4_inst_init_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.521 r  core/INIT_DELAY_LINE[83].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.521    core/INIT_DELAY_LINE[83].CARRY4_inst_init_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.635 r  core/INIT_DELAY_LINE[84].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.635    core/INIT_DELAY_LINE[84].CARRY4_inst_init_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.749 r  core/INIT_DELAY_LINE[85].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.749    core/INIT_DELAY_LINE[85].CARRY4_inst_init_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.863 r  core/INIT_DELAY_LINE[86].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.863    core/INIT_DELAY_LINE[86].CARRY4_inst_init_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.977 r  core/INIT_DELAY_LINE[87].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.977    core/INIT_DELAY_LINE[87].CARRY4_inst_init_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.091 r  core/INIT_DELAY_LINE[88].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.091    core/INIT_DELAY_LINE[88].CARRY4_inst_init_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.205 r  core/INIT_DELAY_LINE[89].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.205    core/INIT_DELAY_LINE[89].CARRY4_inst_init_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.319 r  core/INIT_DELAY_LINE[90].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.319    core/INIT_DELAY_LINE[90].CARRY4_inst_init_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.433 r  core/INIT_DELAY_LINE[91].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.433    core/INIT_DELAY_LINE[91].CARRY4_inst_init_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.547 r  core/INIT_DELAY_LINE[92].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.547    core/INIT_DELAY_LINE[92].CARRY4_inst_init_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.661 r  core/INIT_DELAY_LINE[93].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.661    core/INIT_DELAY_LINE[93].CARRY4_inst_init_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.775 r  core/INIT_DELAY_LINE[94].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.775    core/INIT_DELAY_LINE[94].CARRY4_inst_init_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.889 r  core/INIT_DELAY_LINE[95].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.889    core/INIT_DELAY_LINE[95].CARRY4_inst_init_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.003 r  core/INIT_DELAY_LINE[96].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.003    core/INIT_DELAY_LINE[96].CARRY4_inst_init_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.117 r  core/INIT_DELAY_LINE[97].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.117    core/INIT_DELAY_LINE[97].CARRY4_inst_init_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.231 r  core/INIT_DELAY_LINE[98].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.231    core/INIT_DELAY_LINE[98].CARRY4_inst_init_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.345 r  core/INIT_DELAY_LINE[99].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    12.345    core/INIT_DELAY_LINE[99].CARRY4_inst_init_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.459 r  core/INIT_DELAY_LINE[100].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.459    core/INIT_DELAY_LINE[100].CARRY4_inst_init_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.573 r  core/INIT_DELAY_LINE[101].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.573    core/INIT_DELAY_LINE[101].CARRY4_inst_init_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.687 r  core/INIT_DELAY_LINE[102].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.687    core/INIT_DELAY_LINE[102].CARRY4_inst_init_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.801 r  core/INIT_DELAY_LINE[103].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.801    core/INIT_DELAY_LINE[103].CARRY4_inst_init_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.915 r  core/INIT_DELAY_LINE[104].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.915    core/INIT_DELAY_LINE[104].CARRY4_inst_init_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.029 r  core/INIT_DELAY_LINE[105].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.029    core/INIT_DELAY_LINE[105].CARRY4_inst_init_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.143 r  core/INIT_DELAY_LINE[106].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.143    core/INIT_DELAY_LINE[106].CARRY4_inst_init_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.257 r  core/INIT_DELAY_LINE[107].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.257    core/INIT_DELAY_LINE[107].CARRY4_inst_init_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.371 r  core/INIT_DELAY_LINE[108].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.371    core/INIT_DELAY_LINE[108].CARRY4_inst_init_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.485 r  core/INIT_DELAY_LINE[109].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.485    core/INIT_DELAY_LINE[109].CARRY4_inst_init_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.599 r  core/INIT_DELAY_LINE[110].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.599    core/INIT_DELAY_LINE[110].CARRY4_inst_init_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.713 r  core/INIT_DELAY_LINE[111].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.713    core/INIT_DELAY_LINE[111].CARRY4_inst_init_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.827 r  core/INIT_DELAY_LINE[112].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.827    core/INIT_DELAY_LINE[112].CARRY4_inst_init_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.941 r  core/INIT_DELAY_LINE[113].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.941    core/INIT_DELAY_LINE[113].CARRY4_inst_init_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.055 r  core/INIT_DELAY_LINE[114].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.055    core/INIT_DELAY_LINE[114].CARRY4_inst_init_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.169 r  core/INIT_DELAY_LINE[115].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.169    core/INIT_DELAY_LINE[115].CARRY4_inst_init_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.283 r  core/INIT_DELAY_LINE[116].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.283    core/INIT_DELAY_LINE[116].CARRY4_inst_init_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.397 r  core/INIT_DELAY_LINE[117].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.397    core/INIT_DELAY_LINE[117].CARRY4_inst_init_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.511 r  core/INIT_DELAY_LINE[118].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.511    core/INIT_DELAY_LINE[118].CARRY4_inst_init_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.625 r  core/INIT_DELAY_LINE[119].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.625    core/INIT_DELAY_LINE[119].CARRY4_inst_init_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.739 r  core/INIT_DELAY_LINE[120].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.739    core/INIT_DELAY_LINE[120].CARRY4_inst_init_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.853 r  core/INIT_DELAY_LINE[121].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.853    core/INIT_DELAY_LINE[121].CARRY4_inst_init_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.967 r  core/INIT_DELAY_LINE[122].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.967    core/INIT_DELAY_LINE[122].CARRY4_inst_init_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.081 r  core/INIT_DELAY_LINE[123].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.081    core/INIT_DELAY_LINE[123].CARRY4_inst_init_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.195 r  core/INIT_DELAY_LINE[124].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    15.204    core/INIT_DELAY_LINE[124].CARRY4_inst_init_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.318 r  core/INIT_DELAY_LINE[125].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.318    core/INIT_DELAY_LINE[125].CARRY4_inst_init_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.432 r  core/INIT_DELAY_LINE[126].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.432    core/INIT_DELAY_LINE[126].CARRY4_inst_init_n_0
    SLICE_X39Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.546 r  core/INIT_DELAY_LINE[127].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.546    core/INIT_DELAY_LINE[127].CARRY4_inst_init_n_0
    SLICE_X39Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.660 r  core/INIT_DELAY_LINE[128].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.660    core/INIT_DELAY_LINE[128].CARRY4_inst_init_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.774 r  core/INIT_DELAY_LINE[129].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.774    core/INIT_DELAY_LINE[129].CARRY4_inst_init_n_0
    SLICE_X39Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.888 r  core/INIT_DELAY_LINE[130].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.888    core/INIT_DELAY_LINE[130].CARRY4_inst_init_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.002 r  core/INIT_DELAY_LINE[131].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.002    core/INIT_DELAY_LINE[131].CARRY4_inst_init_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.116 r  core/INIT_DELAY_LINE[132].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.116    core/INIT_DELAY_LINE[132].CARRY4_inst_init_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.230 r  core/INIT_DELAY_LINE[133].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.230    core/INIT_DELAY_LINE[133].CARRY4_inst_init_n_0
    SLICE_X39Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.344 r  core/INIT_DELAY_LINE[134].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.344    core/INIT_DELAY_LINE[134].CARRY4_inst_init_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.458 r  core/INIT_DELAY_LINE[135].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.458    core/INIT_DELAY_LINE[135].CARRY4_inst_init_n_0
    SLICE_X39Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.572 r  core/INIT_DELAY_LINE[136].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.572    core/INIT_DELAY_LINE[136].CARRY4_inst_init_n_0
    SLICE_X39Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.686 r  core/INIT_DELAY_LINE[137].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.686    core/INIT_DELAY_LINE[137].CARRY4_inst_init_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.800 r  core/INIT_DELAY_LINE[138].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.800    core/INIT_DELAY_LINE[138].CARRY4_inst_init_n_0
    SLICE_X39Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.914 r  core/INIT_DELAY_LINE[139].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.914    core/INIT_DELAY_LINE[139].CARRY4_inst_init_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.028 r  core/INIT_DELAY_LINE[140].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.028    core/INIT_DELAY_LINE[140].CARRY4_inst_init_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.142 r  core/INIT_DELAY_LINE[141].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.142    core/INIT_DELAY_LINE[141].CARRY4_inst_init_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.256 r  core/INIT_DELAY_LINE[142].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.256    core/INIT_DELAY_LINE[142].CARRY4_inst_init_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.370 r  core/INIT_DELAY_LINE[143].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.370    core/INIT_DELAY_LINE[143].CARRY4_inst_init_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.484 r  core/INIT_DELAY_LINE[144].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.484    core/INIT_DELAY_LINE[144].CARRY4_inst_init_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.598 r  core/INIT_DELAY_LINE[145].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.598    core/INIT_DELAY_LINE[145].CARRY4_inst_init_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.712 r  core/INIT_DELAY_LINE[146].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.712    core/INIT_DELAY_LINE[146].CARRY4_inst_init_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.826 r  core/INIT_DELAY_LINE[147].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.826    core/INIT_DELAY_LINE[147].CARRY4_inst_init_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.940 r  core/INIT_DELAY_LINE[148].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.940    core/INIT_DELAY_LINE[148].CARRY4_inst_init_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.054 r  core/INIT_DELAY_LINE[149].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    18.055    core/INIT_DELAY_LINE[149].CARRY4_inst_init_n_0
    SLICE_X39Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.169 r  core/INIT_DELAY_LINE[150].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.169    core/INIT_DELAY_LINE[150].CARRY4_inst_init_n_0
    SLICE_X39Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.283 r  core/INIT_DELAY_LINE[151].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.283    core/INIT_DELAY_LINE[151].CARRY4_inst_init_n_0
    SLICE_X39Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.397 r  core/INIT_DELAY_LINE[152].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.397    core/INIT_DELAY_LINE[152].CARRY4_inst_init_n_0
    SLICE_X39Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.511 r  core/INIT_DELAY_LINE[153].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.511    core/INIT_DELAY_LINE[153].CARRY4_inst_init_n_0
    SLICE_X39Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.625 r  core/INIT_DELAY_LINE[154].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.625    core/INIT_DELAY_LINE[154].CARRY4_inst_init_n_0
    SLICE_X39Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.739 r  core/INIT_DELAY_LINE[155].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.739    core/INIT_DELAY_LINE[155].CARRY4_inst_init_n_0
    SLICE_X39Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.853 r  core/INIT_DELAY_LINE[156].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.853    core/INIT_DELAY_LINE[156].CARRY4_inst_init_n_0
    SLICE_X39Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.967 r  core/INIT_DELAY_LINE[157].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.967    core/INIT_DELAY_LINE[157].CARRY4_inst_init_n_0
    SLICE_X39Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.081 r  core/INIT_DELAY_LINE[158].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.081    core/INIT_DELAY_LINE[158].CARRY4_inst_init_n_0
    SLICE_X39Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.195 r  core/INIT_DELAY_LINE[159].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.195    core/INIT_DELAY_LINE[159].CARRY4_inst_init_n_0
    SLICE_X39Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.309 r  core/INIT_DELAY_LINE[160].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.309    core/INIT_DELAY_LINE[160].CARRY4_inst_init_n_0
    SLICE_X39Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.423 r  core/INIT_DELAY_LINE[161].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.423    core/INIT_DELAY_LINE[161].CARRY4_inst_init_n_0
    SLICE_X39Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.537 r  core/INIT_DELAY_LINE[162].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.537    core/INIT_DELAY_LINE[162].CARRY4_inst_init_n_0
    SLICE_X39Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.651 r  core/INIT_DELAY_LINE[163].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.651    core/INIT_DELAY_LINE[163].CARRY4_inst_init_n_0
    SLICE_X39Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.765 r  core/INIT_DELAY_LINE[164].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.765    core/INIT_DELAY_LINE[164].CARRY4_inst_init_n_0
    SLICE_X39Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.879 r  core/INIT_DELAY_LINE[165].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.879    core/INIT_DELAY_LINE[165].CARRY4_inst_init_n_0
    SLICE_X39Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.993 r  core/INIT_DELAY_LINE[166].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.993    core/INIT_DELAY_LINE[166].CARRY4_inst_init_n_0
    SLICE_X39Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.107 r  core/INIT_DELAY_LINE[167].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.107    core/INIT_DELAY_LINE[167].CARRY4_inst_init_n_0
    SLICE_X39Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.221 r  core/INIT_DELAY_LINE[168].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.221    core/INIT_DELAY_LINE[168].CARRY4_inst_init_n_0
    SLICE_X39Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.335 r  core/INIT_DELAY_LINE[169].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.335    core/INIT_DELAY_LINE[169].CARRY4_inst_init_n_0
    SLICE_X39Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.449 r  core/INIT_DELAY_LINE[170].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.449    core/INIT_DELAY_LINE[170].CARRY4_inst_init_n_0
    SLICE_X39Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.563 r  core/INIT_DELAY_LINE[171].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.563    core/INIT_DELAY_LINE[171].CARRY4_inst_init_n_0
    SLICE_X39Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.677 r  core/INIT_DELAY_LINE[172].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.677    core/INIT_DELAY_LINE[172].CARRY4_inst_init_n_0
    SLICE_X39Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.791 r  core/INIT_DELAY_LINE[173].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.791    core/INIT_DELAY_LINE[173].CARRY4_inst_init_n_0
    SLICE_X39Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.905 r  core/INIT_DELAY_LINE[174].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    20.914    core/INIT_DELAY_LINE[174].CARRY4_inst_init_n_0
    SLICE_X39Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.028 r  core/INIT_DELAY_LINE[175].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.028    core/INIT_DELAY_LINE[175].CARRY4_inst_init_n_0
    SLICE_X39Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.142 r  core/INIT_DELAY_LINE[176].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.142    core/INIT_DELAY_LINE[176].CARRY4_inst_init_n_0
    SLICE_X39Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.256 r  core/INIT_DELAY_LINE[177].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.256    core/INIT_DELAY_LINE[177].CARRY4_inst_init_n_0
    SLICE_X39Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.370 r  core/INIT_DELAY_LINE[178].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.370    core/INIT_DELAY_LINE[178].CARRY4_inst_init_n_0
    SLICE_X39Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.484 r  core/INIT_DELAY_LINE[179].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.484    core/INIT_DELAY_LINE[179].CARRY4_inst_init_n_0
    SLICE_X39Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.598 r  core/INIT_DELAY_LINE[180].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.598    core/INIT_DELAY_LINE[180].CARRY4_inst_init_n_0
    SLICE_X39Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.712 r  core/INIT_DELAY_LINE[181].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.712    core/INIT_DELAY_LINE[181].CARRY4_inst_init_n_0
    SLICE_X39Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.826 r  core/INIT_DELAY_LINE[182].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.826    core/INIT_DELAY_LINE[182].CARRY4_inst_init_n_0
    SLICE_X39Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.940 r  core/INIT_DELAY_LINE[183].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.940    core/INIT_DELAY_LINE[183].CARRY4_inst_init_n_0
    SLICE_X39Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.054 r  core/INIT_DELAY_LINE[184].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.054    core/INIT_DELAY_LINE[184].CARRY4_inst_init_n_0
    SLICE_X39Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.168 r  core/INIT_DELAY_LINE[185].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.168    core/INIT_DELAY_LINE[185].CARRY4_inst_init_n_0
    SLICE_X39Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.282 r  core/INIT_DELAY_LINE[186].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.282    core/INIT_DELAY_LINE[186].CARRY4_inst_init_n_0
    SLICE_X39Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.396 r  core/INIT_DELAY_LINE[187].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.396    core/INIT_DELAY_LINE[187].CARRY4_inst_init_n_0
    SLICE_X39Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.510 r  core/INIT_DELAY_LINE[188].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.510    core/INIT_DELAY_LINE[188].CARRY4_inst_init_n_0
    SLICE_X39Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.624 r  core/INIT_DELAY_LINE[189].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.624    core/INIT_DELAY_LINE[189].CARRY4_inst_init_n_0
    SLICE_X39Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.738 r  core/INIT_DELAY_LINE[190].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.738    core/INIT_DELAY_LINE[190].CARRY4_inst_init_n_0
    SLICE_X39Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.852 r  core/INIT_DELAY_LINE[191].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.852    core/INIT_DELAY_LINE[191].CARRY4_inst_init_n_0
    SLICE_X39Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.966 r  core/INIT_DELAY_LINE[192].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.966    core/INIT_DELAY_LINE[192].CARRY4_inst_init_n_0
    SLICE_X39Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.080 r  core/INIT_DELAY_LINE[193].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.080    core/INIT_DELAY_LINE[193].CARRY4_inst_init_n_0
    SLICE_X39Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.194 r  core/INIT_DELAY_LINE[194].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.194    core/INIT_DELAY_LINE[194].CARRY4_inst_init_n_0
    SLICE_X39Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.308 r  core/INIT_DELAY_LINE[195].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.308    core/INIT_DELAY_LINE[195].CARRY4_inst_init_n_0
    SLICE_X39Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.422 r  core/INIT_DELAY_LINE[196].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.422    core/INIT_DELAY_LINE[196].CARRY4_inst_init_n_0
    SLICE_X39Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.536 r  core/INIT_DELAY_LINE[197].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.536    core/INIT_DELAY_LINE[197].CARRY4_inst_init_n_0
    SLICE_X39Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.650 r  core/INIT_DELAY_LINE[198].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.650    core/INIT_DELAY_LINE[198].CARRY4_inst_init_n_0
    SLICE_X39Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.764 r  core/INIT_DELAY_LINE[199].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           1.911    25.675    core/INIT_DELAY_LINE[199].CARRY4_inst_init_n_0
    SLICE_X38Y161        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.270 r  core/INIT_DELAY_LINE[200].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.270    core/INIT_DELAY_LINE[200].CARRY4_inst_init_n_0
    SLICE_X38Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.387 r  core/INIT_DELAY_LINE[201].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.387    core/INIT_DELAY_LINE[201].CARRY4_inst_init_n_0
    SLICE_X38Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.504 r  core/INIT_DELAY_LINE[202].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.504    core/INIT_DELAY_LINE[202].CARRY4_inst_init_n_0
    SLICE_X38Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.621 r  core/INIT_DELAY_LINE[203].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.621    core/INIT_DELAY_LINE[203].CARRY4_inst_init_n_0
    SLICE_X38Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.738 r  core/INIT_DELAY_LINE[204].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.738    core/INIT_DELAY_LINE[204].CARRY4_inst_init_n_0
    SLICE_X38Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.855 r  core/INIT_DELAY_LINE[205].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.855    core/INIT_DELAY_LINE[205].CARRY4_inst_init_n_0
    SLICE_X38Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.972 r  core/INIT_DELAY_LINE[206].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.972    core/INIT_DELAY_LINE[206].CARRY4_inst_init_n_0
    SLICE_X38Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.089 r  core/INIT_DELAY_LINE[207].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.089    core/INIT_DELAY_LINE[207].CARRY4_inst_init_n_0
    SLICE_X38Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.206 r  core/INIT_DELAY_LINE[208].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.206    core/INIT_DELAY_LINE[208].CARRY4_inst_init_n_0
    SLICE_X38Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.323 r  core/INIT_DELAY_LINE[209].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.323    core/INIT_DELAY_LINE[209].CARRY4_inst_init_n_0
    SLICE_X38Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.440 r  core/INIT_DELAY_LINE[210].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.440    core/INIT_DELAY_LINE[210].CARRY4_inst_init_n_0
    SLICE_X38Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.557 r  core/INIT_DELAY_LINE[211].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.557    core/INIT_DELAY_LINE[211].CARRY4_inst_init_n_0
    SLICE_X38Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.674 r  core/INIT_DELAY_LINE[212].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           2.041    29.715    core/trigger_d
    SLICE_X38Y125        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    30.310 r  core/DELAY_LINE[0].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.310    core/delay_line[3]
    SLICE_X38Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.427 r  core/DELAY_LINE[1].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.427    core/delay_line[7]
    SLICE_X38Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.544 r  core/DELAY_LINE[2].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.544    core/delay_line[11]
    SLICE_X38Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.661 r  core/DELAY_LINE[3].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.661    core/delay_line[15]
    SLICE_X38Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.778 r  core/DELAY_LINE[4].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.778    core/delay_line[19]
    SLICE_X38Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.895 r  core/DELAY_LINE[5].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.895    core/delay_line[23]
    SLICE_X38Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.012 r  core/DELAY_LINE[6].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.012    core/delay_line[27]
    SLICE_X38Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.129 r  core/DELAY_LINE[7].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.129    core/delay_line[31]
    SLICE_X38Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.246 r  core/DELAY_LINE[8].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.246    core/delay_line[35]
    SLICE_X38Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.363 r  core/DELAY_LINE[9].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.363    core/delay_line[39]
    SLICE_X38Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.480 r  core/DELAY_LINE[10].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.480    core/delay_line[43]
    SLICE_X38Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.597 r  core/DELAY_LINE[11].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.597    core/delay_line[47]
    SLICE_X38Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.714 r  core/DELAY_LINE[12].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.714    core/delay_line[51]
    SLICE_X38Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.831 r  core/DELAY_LINE[13].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.831    core/delay_line[55]
    SLICE_X38Y138        FDRE                                         r  core/LATCHED_OUTPUT[55].FDR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    20.286 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.448    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    14.124 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.763    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.854 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         1.499    17.353    core/clk
    SLICE_X38Y138        FDRE                                         r  core/LATCHED_OUTPUT[55].FDR_1/C
                         clock pessimism              0.395    17.748    
                         clock uncertainty           -0.204    17.545    
    SLICE_X38Y138        FDRE (Setup_fdre_C_D)       -0.150    17.395    core/LATCHED_OUTPUT[55].FDR_1
  -------------------------------------------------------------------
                         required time                         17.395    
                         arrival time                         -31.831    
  -------------------------------------------------------------------
                         slack                                -14.436    

Slack (VIOLATED) :        -14.420ns  (required time - arrival time)
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@1.000ns period=20.000ns})
  Destination:            core/LATCHED_OUTPUT[58].FDR_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.875ns  (clk_out1_clk_wiz_0 rise@18.875ns - clk_out2_clk_wiz_0 fall@1.000ns)
  Data Path Delay:        35.415ns  (logic 27.706ns (78.231%)  route 7.709ns (21.769%))
  Logic Levels:           229  (BUFG=1 CARRY4=228)
  Clock Path Skew:        3.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 17.354 - 18.875 ) 
    Source Clock Delay      (SCD):    -4.355ns = ( -3.355 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      1.000     1.000 f  
    E3                                                0.000     1.000 f  clk_sys (IN)
                         net (fo=0)                   0.000     1.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.482 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     3.715    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -3.355 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -1.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -1.540 f  clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           2.000     0.460    core/trigger
    SLICE_X39Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.040 r  core/INIT_DELAY_LINE[0].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.040    core/INIT_DELAY_LINE[0].CARRY4_inst_init_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.154 r  core/INIT_DELAY_LINE[1].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.154    core/INIT_DELAY_LINE[1].CARRY4_inst_init_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.268 r  core/INIT_DELAY_LINE[2].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.268    core/INIT_DELAY_LINE[2].CARRY4_inst_init_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.382 r  core/INIT_DELAY_LINE[3].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.382    core/INIT_DELAY_LINE[3].CARRY4_inst_init_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.496 r  core/INIT_DELAY_LINE[4].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.496    core/INIT_DELAY_LINE[4].CARRY4_inst_init_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.610 r  core/INIT_DELAY_LINE[5].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.610    core/INIT_DELAY_LINE[5].CARRY4_inst_init_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  core/INIT_DELAY_LINE[6].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.724    core/INIT_DELAY_LINE[6].CARRY4_inst_init_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  core/INIT_DELAY_LINE[7].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.838    core/INIT_DELAY_LINE[7].CARRY4_inst_init_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.952 r  core/INIT_DELAY_LINE[8].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.952    core/INIT_DELAY_LINE[8].CARRY4_inst_init_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.066 r  core/INIT_DELAY_LINE[9].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.066    core/INIT_DELAY_LINE[9].CARRY4_inst_init_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.180 r  core/INIT_DELAY_LINE[10].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.180    core/INIT_DELAY_LINE[10].CARRY4_inst_init_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.294 r  core/INIT_DELAY_LINE[11].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.294    core/INIT_DELAY_LINE[11].CARRY4_inst_init_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.408 r  core/INIT_DELAY_LINE[12].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.408    core/INIT_DELAY_LINE[12].CARRY4_inst_init_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.522 r  core/INIT_DELAY_LINE[13].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.522    core/INIT_DELAY_LINE[13].CARRY4_inst_init_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.636 r  core/INIT_DELAY_LINE[14].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.636    core/INIT_DELAY_LINE[14].CARRY4_inst_init_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.750 r  core/INIT_DELAY_LINE[15].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.750    core/INIT_DELAY_LINE[15].CARRY4_inst_init_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.864 r  core/INIT_DELAY_LINE[16].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.864    core/INIT_DELAY_LINE[16].CARRY4_inst_init_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.978 r  core/INIT_DELAY_LINE[17].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.978    core/INIT_DELAY_LINE[17].CARRY4_inst_init_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.092 r  core/INIT_DELAY_LINE[18].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.092    core/INIT_DELAY_LINE[18].CARRY4_inst_init_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.206 r  core/INIT_DELAY_LINE[19].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.206    core/INIT_DELAY_LINE[19].CARRY4_inst_init_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.320 r  core/INIT_DELAY_LINE[20].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.320    core/INIT_DELAY_LINE[20].CARRY4_inst_init_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.434 r  core/INIT_DELAY_LINE[21].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.434    core/INIT_DELAY_LINE[21].CARRY4_inst_init_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.548 r  core/INIT_DELAY_LINE[22].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.548    core/INIT_DELAY_LINE[22].CARRY4_inst_init_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.662 r  core/INIT_DELAY_LINE[23].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.662    core/INIT_DELAY_LINE[23].CARRY4_inst_init_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.776 r  core/INIT_DELAY_LINE[24].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009     3.785    core/INIT_DELAY_LINE[24].CARRY4_inst_init_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.899 r  core/INIT_DELAY_LINE[25].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.899    core/INIT_DELAY_LINE[25].CARRY4_inst_init_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.013 r  core/INIT_DELAY_LINE[26].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.013    core/INIT_DELAY_LINE[26].CARRY4_inst_init_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  core/INIT_DELAY_LINE[27].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.127    core/INIT_DELAY_LINE[27].CARRY4_inst_init_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  core/INIT_DELAY_LINE[28].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.241    core/INIT_DELAY_LINE[28].CARRY4_inst_init_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.355 r  core/INIT_DELAY_LINE[29].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.355    core/INIT_DELAY_LINE[29].CARRY4_inst_init_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.469 r  core/INIT_DELAY_LINE[30].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.469    core/INIT_DELAY_LINE[30].CARRY4_inst_init_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.583 r  core/INIT_DELAY_LINE[31].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.583    core/INIT_DELAY_LINE[31].CARRY4_inst_init_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  core/INIT_DELAY_LINE[32].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.697    core/INIT_DELAY_LINE[32].CARRY4_inst_init_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.811 r  core/INIT_DELAY_LINE[33].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.811    core/INIT_DELAY_LINE[33].CARRY4_inst_init_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.925 r  core/INIT_DELAY_LINE[34].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.925    core/INIT_DELAY_LINE[34].CARRY4_inst_init_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.039 r  core/INIT_DELAY_LINE[35].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.039    core/INIT_DELAY_LINE[35].CARRY4_inst_init_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.153 r  core/INIT_DELAY_LINE[36].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.153    core/INIT_DELAY_LINE[36].CARRY4_inst_init_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  core/INIT_DELAY_LINE[37].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.267    core/INIT_DELAY_LINE[37].CARRY4_inst_init_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.381 r  core/INIT_DELAY_LINE[38].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.381    core/INIT_DELAY_LINE[38].CARRY4_inst_init_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.495 r  core/INIT_DELAY_LINE[39].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.495    core/INIT_DELAY_LINE[39].CARRY4_inst_init_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.609 r  core/INIT_DELAY_LINE[40].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.609    core/INIT_DELAY_LINE[40].CARRY4_inst_init_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.723 r  core/INIT_DELAY_LINE[41].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.723    core/INIT_DELAY_LINE[41].CARRY4_inst_init_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.837 r  core/INIT_DELAY_LINE[42].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.837    core/INIT_DELAY_LINE[42].CARRY4_inst_init_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.951 r  core/INIT_DELAY_LINE[43].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.951    core/INIT_DELAY_LINE[43].CARRY4_inst_init_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.065 r  core/INIT_DELAY_LINE[44].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.065    core/INIT_DELAY_LINE[44].CARRY4_inst_init_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.179 r  core/INIT_DELAY_LINE[45].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.179    core/INIT_DELAY_LINE[45].CARRY4_inst_init_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.293 r  core/INIT_DELAY_LINE[46].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.293    core/INIT_DELAY_LINE[46].CARRY4_inst_init_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.407 r  core/INIT_DELAY_LINE[47].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.407    core/INIT_DELAY_LINE[47].CARRY4_inst_init_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.521 r  core/INIT_DELAY_LINE[48].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.521    core/INIT_DELAY_LINE[48].CARRY4_inst_init_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.635 r  core/INIT_DELAY_LINE[49].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001     6.636    core/INIT_DELAY_LINE[49].CARRY4_inst_init_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.750 r  core/INIT_DELAY_LINE[50].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.750    core/INIT_DELAY_LINE[50].CARRY4_inst_init_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.864 r  core/INIT_DELAY_LINE[51].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.864    core/INIT_DELAY_LINE[51].CARRY4_inst_init_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.978 r  core/INIT_DELAY_LINE[52].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.978    core/INIT_DELAY_LINE[52].CARRY4_inst_init_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.092 r  core/INIT_DELAY_LINE[53].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.092    core/INIT_DELAY_LINE[53].CARRY4_inst_init_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.206 r  core/INIT_DELAY_LINE[54].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.206    core/INIT_DELAY_LINE[54].CARRY4_inst_init_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  core/INIT_DELAY_LINE[55].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.320    core/INIT_DELAY_LINE[55].CARRY4_inst_init_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  core/INIT_DELAY_LINE[56].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.434    core/INIT_DELAY_LINE[56].CARRY4_inst_init_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  core/INIT_DELAY_LINE[57].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.548    core/INIT_DELAY_LINE[57].CARRY4_inst_init_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.662 r  core/INIT_DELAY_LINE[58].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.662    core/INIT_DELAY_LINE[58].CARRY4_inst_init_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  core/INIT_DELAY_LINE[59].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.776    core/INIT_DELAY_LINE[59].CARRY4_inst_init_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  core/INIT_DELAY_LINE[60].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.890    core/INIT_DELAY_LINE[60].CARRY4_inst_init_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.004 r  core/INIT_DELAY_LINE[61].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.004    core/INIT_DELAY_LINE[61].CARRY4_inst_init_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.118 r  core/INIT_DELAY_LINE[62].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.118    core/INIT_DELAY_LINE[62].CARRY4_inst_init_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.232 r  core/INIT_DELAY_LINE[63].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.232    core/INIT_DELAY_LINE[63].CARRY4_inst_init_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.346 r  core/INIT_DELAY_LINE[64].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.346    core/INIT_DELAY_LINE[64].CARRY4_inst_init_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.460 r  core/INIT_DELAY_LINE[65].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.460    core/INIT_DELAY_LINE[65].CARRY4_inst_init_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.574 r  core/INIT_DELAY_LINE[66].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.574    core/INIT_DELAY_LINE[66].CARRY4_inst_init_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.688 r  core/INIT_DELAY_LINE[67].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.688    core/INIT_DELAY_LINE[67].CARRY4_inst_init_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.802 r  core/INIT_DELAY_LINE[68].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.802    core/INIT_DELAY_LINE[68].CARRY4_inst_init_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.916 r  core/INIT_DELAY_LINE[69].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.916    core/INIT_DELAY_LINE[69].CARRY4_inst_init_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.030 r  core/INIT_DELAY_LINE[70].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.030    core/INIT_DELAY_LINE[70].CARRY4_inst_init_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.144 r  core/INIT_DELAY_LINE[71].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.144    core/INIT_DELAY_LINE[71].CARRY4_inst_init_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.258 r  core/INIT_DELAY_LINE[72].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.258    core/INIT_DELAY_LINE[72].CARRY4_inst_init_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.372 r  core/INIT_DELAY_LINE[73].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.372    core/INIT_DELAY_LINE[73].CARRY4_inst_init_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.486 r  core/INIT_DELAY_LINE[74].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009     9.495    core/INIT_DELAY_LINE[74].CARRY4_inst_init_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.609 r  core/INIT_DELAY_LINE[75].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.609    core/INIT_DELAY_LINE[75].CARRY4_inst_init_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.723 r  core/INIT_DELAY_LINE[76].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.723    core/INIT_DELAY_LINE[76].CARRY4_inst_init_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.837 r  core/INIT_DELAY_LINE[77].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.837    core/INIT_DELAY_LINE[77].CARRY4_inst_init_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.951 r  core/INIT_DELAY_LINE[78].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.951    core/INIT_DELAY_LINE[78].CARRY4_inst_init_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.065 r  core/INIT_DELAY_LINE[79].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.065    core/INIT_DELAY_LINE[79].CARRY4_inst_init_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.179 r  core/INIT_DELAY_LINE[80].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.179    core/INIT_DELAY_LINE[80].CARRY4_inst_init_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.293 r  core/INIT_DELAY_LINE[81].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.293    core/INIT_DELAY_LINE[81].CARRY4_inst_init_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.407 r  core/INIT_DELAY_LINE[82].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.407    core/INIT_DELAY_LINE[82].CARRY4_inst_init_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.521 r  core/INIT_DELAY_LINE[83].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.521    core/INIT_DELAY_LINE[83].CARRY4_inst_init_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.635 r  core/INIT_DELAY_LINE[84].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.635    core/INIT_DELAY_LINE[84].CARRY4_inst_init_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.749 r  core/INIT_DELAY_LINE[85].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.749    core/INIT_DELAY_LINE[85].CARRY4_inst_init_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.863 r  core/INIT_DELAY_LINE[86].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.863    core/INIT_DELAY_LINE[86].CARRY4_inst_init_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.977 r  core/INIT_DELAY_LINE[87].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.977    core/INIT_DELAY_LINE[87].CARRY4_inst_init_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.091 r  core/INIT_DELAY_LINE[88].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.091    core/INIT_DELAY_LINE[88].CARRY4_inst_init_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.205 r  core/INIT_DELAY_LINE[89].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.205    core/INIT_DELAY_LINE[89].CARRY4_inst_init_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.319 r  core/INIT_DELAY_LINE[90].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.319    core/INIT_DELAY_LINE[90].CARRY4_inst_init_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.433 r  core/INIT_DELAY_LINE[91].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.433    core/INIT_DELAY_LINE[91].CARRY4_inst_init_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.547 r  core/INIT_DELAY_LINE[92].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.547    core/INIT_DELAY_LINE[92].CARRY4_inst_init_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.661 r  core/INIT_DELAY_LINE[93].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.661    core/INIT_DELAY_LINE[93].CARRY4_inst_init_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.775 r  core/INIT_DELAY_LINE[94].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.775    core/INIT_DELAY_LINE[94].CARRY4_inst_init_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.889 r  core/INIT_DELAY_LINE[95].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.889    core/INIT_DELAY_LINE[95].CARRY4_inst_init_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.003 r  core/INIT_DELAY_LINE[96].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.003    core/INIT_DELAY_LINE[96].CARRY4_inst_init_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.117 r  core/INIT_DELAY_LINE[97].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.117    core/INIT_DELAY_LINE[97].CARRY4_inst_init_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.231 r  core/INIT_DELAY_LINE[98].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.231    core/INIT_DELAY_LINE[98].CARRY4_inst_init_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.345 r  core/INIT_DELAY_LINE[99].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    12.345    core/INIT_DELAY_LINE[99].CARRY4_inst_init_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.459 r  core/INIT_DELAY_LINE[100].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.459    core/INIT_DELAY_LINE[100].CARRY4_inst_init_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.573 r  core/INIT_DELAY_LINE[101].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.573    core/INIT_DELAY_LINE[101].CARRY4_inst_init_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.687 r  core/INIT_DELAY_LINE[102].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.687    core/INIT_DELAY_LINE[102].CARRY4_inst_init_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.801 r  core/INIT_DELAY_LINE[103].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.801    core/INIT_DELAY_LINE[103].CARRY4_inst_init_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.915 r  core/INIT_DELAY_LINE[104].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.915    core/INIT_DELAY_LINE[104].CARRY4_inst_init_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.029 r  core/INIT_DELAY_LINE[105].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.029    core/INIT_DELAY_LINE[105].CARRY4_inst_init_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.143 r  core/INIT_DELAY_LINE[106].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.143    core/INIT_DELAY_LINE[106].CARRY4_inst_init_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.257 r  core/INIT_DELAY_LINE[107].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.257    core/INIT_DELAY_LINE[107].CARRY4_inst_init_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.371 r  core/INIT_DELAY_LINE[108].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.371    core/INIT_DELAY_LINE[108].CARRY4_inst_init_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.485 r  core/INIT_DELAY_LINE[109].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.485    core/INIT_DELAY_LINE[109].CARRY4_inst_init_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.599 r  core/INIT_DELAY_LINE[110].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.599    core/INIT_DELAY_LINE[110].CARRY4_inst_init_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.713 r  core/INIT_DELAY_LINE[111].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.713    core/INIT_DELAY_LINE[111].CARRY4_inst_init_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.827 r  core/INIT_DELAY_LINE[112].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.827    core/INIT_DELAY_LINE[112].CARRY4_inst_init_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.941 r  core/INIT_DELAY_LINE[113].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.941    core/INIT_DELAY_LINE[113].CARRY4_inst_init_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.055 r  core/INIT_DELAY_LINE[114].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.055    core/INIT_DELAY_LINE[114].CARRY4_inst_init_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.169 r  core/INIT_DELAY_LINE[115].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.169    core/INIT_DELAY_LINE[115].CARRY4_inst_init_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.283 r  core/INIT_DELAY_LINE[116].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.283    core/INIT_DELAY_LINE[116].CARRY4_inst_init_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.397 r  core/INIT_DELAY_LINE[117].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.397    core/INIT_DELAY_LINE[117].CARRY4_inst_init_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.511 r  core/INIT_DELAY_LINE[118].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.511    core/INIT_DELAY_LINE[118].CARRY4_inst_init_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.625 r  core/INIT_DELAY_LINE[119].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.625    core/INIT_DELAY_LINE[119].CARRY4_inst_init_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.739 r  core/INIT_DELAY_LINE[120].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.739    core/INIT_DELAY_LINE[120].CARRY4_inst_init_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.853 r  core/INIT_DELAY_LINE[121].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.853    core/INIT_DELAY_LINE[121].CARRY4_inst_init_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.967 r  core/INIT_DELAY_LINE[122].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.967    core/INIT_DELAY_LINE[122].CARRY4_inst_init_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.081 r  core/INIT_DELAY_LINE[123].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.081    core/INIT_DELAY_LINE[123].CARRY4_inst_init_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.195 r  core/INIT_DELAY_LINE[124].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    15.204    core/INIT_DELAY_LINE[124].CARRY4_inst_init_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.318 r  core/INIT_DELAY_LINE[125].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.318    core/INIT_DELAY_LINE[125].CARRY4_inst_init_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.432 r  core/INIT_DELAY_LINE[126].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.432    core/INIT_DELAY_LINE[126].CARRY4_inst_init_n_0
    SLICE_X39Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.546 r  core/INIT_DELAY_LINE[127].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.546    core/INIT_DELAY_LINE[127].CARRY4_inst_init_n_0
    SLICE_X39Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.660 r  core/INIT_DELAY_LINE[128].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.660    core/INIT_DELAY_LINE[128].CARRY4_inst_init_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.774 r  core/INIT_DELAY_LINE[129].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.774    core/INIT_DELAY_LINE[129].CARRY4_inst_init_n_0
    SLICE_X39Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.888 r  core/INIT_DELAY_LINE[130].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.888    core/INIT_DELAY_LINE[130].CARRY4_inst_init_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.002 r  core/INIT_DELAY_LINE[131].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.002    core/INIT_DELAY_LINE[131].CARRY4_inst_init_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.116 r  core/INIT_DELAY_LINE[132].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.116    core/INIT_DELAY_LINE[132].CARRY4_inst_init_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.230 r  core/INIT_DELAY_LINE[133].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.230    core/INIT_DELAY_LINE[133].CARRY4_inst_init_n_0
    SLICE_X39Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.344 r  core/INIT_DELAY_LINE[134].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.344    core/INIT_DELAY_LINE[134].CARRY4_inst_init_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.458 r  core/INIT_DELAY_LINE[135].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.458    core/INIT_DELAY_LINE[135].CARRY4_inst_init_n_0
    SLICE_X39Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.572 r  core/INIT_DELAY_LINE[136].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.572    core/INIT_DELAY_LINE[136].CARRY4_inst_init_n_0
    SLICE_X39Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.686 r  core/INIT_DELAY_LINE[137].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.686    core/INIT_DELAY_LINE[137].CARRY4_inst_init_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.800 r  core/INIT_DELAY_LINE[138].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.800    core/INIT_DELAY_LINE[138].CARRY4_inst_init_n_0
    SLICE_X39Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.914 r  core/INIT_DELAY_LINE[139].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.914    core/INIT_DELAY_LINE[139].CARRY4_inst_init_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.028 r  core/INIT_DELAY_LINE[140].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.028    core/INIT_DELAY_LINE[140].CARRY4_inst_init_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.142 r  core/INIT_DELAY_LINE[141].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.142    core/INIT_DELAY_LINE[141].CARRY4_inst_init_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.256 r  core/INIT_DELAY_LINE[142].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.256    core/INIT_DELAY_LINE[142].CARRY4_inst_init_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.370 r  core/INIT_DELAY_LINE[143].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.370    core/INIT_DELAY_LINE[143].CARRY4_inst_init_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.484 r  core/INIT_DELAY_LINE[144].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.484    core/INIT_DELAY_LINE[144].CARRY4_inst_init_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.598 r  core/INIT_DELAY_LINE[145].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.598    core/INIT_DELAY_LINE[145].CARRY4_inst_init_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.712 r  core/INIT_DELAY_LINE[146].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.712    core/INIT_DELAY_LINE[146].CARRY4_inst_init_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.826 r  core/INIT_DELAY_LINE[147].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.826    core/INIT_DELAY_LINE[147].CARRY4_inst_init_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.940 r  core/INIT_DELAY_LINE[148].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.940    core/INIT_DELAY_LINE[148].CARRY4_inst_init_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.054 r  core/INIT_DELAY_LINE[149].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    18.055    core/INIT_DELAY_LINE[149].CARRY4_inst_init_n_0
    SLICE_X39Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.169 r  core/INIT_DELAY_LINE[150].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.169    core/INIT_DELAY_LINE[150].CARRY4_inst_init_n_0
    SLICE_X39Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.283 r  core/INIT_DELAY_LINE[151].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.283    core/INIT_DELAY_LINE[151].CARRY4_inst_init_n_0
    SLICE_X39Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.397 r  core/INIT_DELAY_LINE[152].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.397    core/INIT_DELAY_LINE[152].CARRY4_inst_init_n_0
    SLICE_X39Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.511 r  core/INIT_DELAY_LINE[153].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.511    core/INIT_DELAY_LINE[153].CARRY4_inst_init_n_0
    SLICE_X39Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.625 r  core/INIT_DELAY_LINE[154].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.625    core/INIT_DELAY_LINE[154].CARRY4_inst_init_n_0
    SLICE_X39Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.739 r  core/INIT_DELAY_LINE[155].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.739    core/INIT_DELAY_LINE[155].CARRY4_inst_init_n_0
    SLICE_X39Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.853 r  core/INIT_DELAY_LINE[156].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.853    core/INIT_DELAY_LINE[156].CARRY4_inst_init_n_0
    SLICE_X39Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.967 r  core/INIT_DELAY_LINE[157].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.967    core/INIT_DELAY_LINE[157].CARRY4_inst_init_n_0
    SLICE_X39Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.081 r  core/INIT_DELAY_LINE[158].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.081    core/INIT_DELAY_LINE[158].CARRY4_inst_init_n_0
    SLICE_X39Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.195 r  core/INIT_DELAY_LINE[159].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.195    core/INIT_DELAY_LINE[159].CARRY4_inst_init_n_0
    SLICE_X39Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.309 r  core/INIT_DELAY_LINE[160].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.309    core/INIT_DELAY_LINE[160].CARRY4_inst_init_n_0
    SLICE_X39Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.423 r  core/INIT_DELAY_LINE[161].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.423    core/INIT_DELAY_LINE[161].CARRY4_inst_init_n_0
    SLICE_X39Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.537 r  core/INIT_DELAY_LINE[162].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.537    core/INIT_DELAY_LINE[162].CARRY4_inst_init_n_0
    SLICE_X39Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.651 r  core/INIT_DELAY_LINE[163].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.651    core/INIT_DELAY_LINE[163].CARRY4_inst_init_n_0
    SLICE_X39Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.765 r  core/INIT_DELAY_LINE[164].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.765    core/INIT_DELAY_LINE[164].CARRY4_inst_init_n_0
    SLICE_X39Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.879 r  core/INIT_DELAY_LINE[165].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.879    core/INIT_DELAY_LINE[165].CARRY4_inst_init_n_0
    SLICE_X39Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.993 r  core/INIT_DELAY_LINE[166].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.993    core/INIT_DELAY_LINE[166].CARRY4_inst_init_n_0
    SLICE_X39Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.107 r  core/INIT_DELAY_LINE[167].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.107    core/INIT_DELAY_LINE[167].CARRY4_inst_init_n_0
    SLICE_X39Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.221 r  core/INIT_DELAY_LINE[168].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.221    core/INIT_DELAY_LINE[168].CARRY4_inst_init_n_0
    SLICE_X39Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.335 r  core/INIT_DELAY_LINE[169].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.335    core/INIT_DELAY_LINE[169].CARRY4_inst_init_n_0
    SLICE_X39Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.449 r  core/INIT_DELAY_LINE[170].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.449    core/INIT_DELAY_LINE[170].CARRY4_inst_init_n_0
    SLICE_X39Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.563 r  core/INIT_DELAY_LINE[171].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.563    core/INIT_DELAY_LINE[171].CARRY4_inst_init_n_0
    SLICE_X39Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.677 r  core/INIT_DELAY_LINE[172].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.677    core/INIT_DELAY_LINE[172].CARRY4_inst_init_n_0
    SLICE_X39Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.791 r  core/INIT_DELAY_LINE[173].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.791    core/INIT_DELAY_LINE[173].CARRY4_inst_init_n_0
    SLICE_X39Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.905 r  core/INIT_DELAY_LINE[174].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    20.914    core/INIT_DELAY_LINE[174].CARRY4_inst_init_n_0
    SLICE_X39Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.028 r  core/INIT_DELAY_LINE[175].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.028    core/INIT_DELAY_LINE[175].CARRY4_inst_init_n_0
    SLICE_X39Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.142 r  core/INIT_DELAY_LINE[176].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.142    core/INIT_DELAY_LINE[176].CARRY4_inst_init_n_0
    SLICE_X39Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.256 r  core/INIT_DELAY_LINE[177].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.256    core/INIT_DELAY_LINE[177].CARRY4_inst_init_n_0
    SLICE_X39Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.370 r  core/INIT_DELAY_LINE[178].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.370    core/INIT_DELAY_LINE[178].CARRY4_inst_init_n_0
    SLICE_X39Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.484 r  core/INIT_DELAY_LINE[179].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.484    core/INIT_DELAY_LINE[179].CARRY4_inst_init_n_0
    SLICE_X39Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.598 r  core/INIT_DELAY_LINE[180].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.598    core/INIT_DELAY_LINE[180].CARRY4_inst_init_n_0
    SLICE_X39Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.712 r  core/INIT_DELAY_LINE[181].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.712    core/INIT_DELAY_LINE[181].CARRY4_inst_init_n_0
    SLICE_X39Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.826 r  core/INIT_DELAY_LINE[182].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.826    core/INIT_DELAY_LINE[182].CARRY4_inst_init_n_0
    SLICE_X39Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.940 r  core/INIT_DELAY_LINE[183].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.940    core/INIT_DELAY_LINE[183].CARRY4_inst_init_n_0
    SLICE_X39Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.054 r  core/INIT_DELAY_LINE[184].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.054    core/INIT_DELAY_LINE[184].CARRY4_inst_init_n_0
    SLICE_X39Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.168 r  core/INIT_DELAY_LINE[185].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.168    core/INIT_DELAY_LINE[185].CARRY4_inst_init_n_0
    SLICE_X39Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.282 r  core/INIT_DELAY_LINE[186].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.282    core/INIT_DELAY_LINE[186].CARRY4_inst_init_n_0
    SLICE_X39Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.396 r  core/INIT_DELAY_LINE[187].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.396    core/INIT_DELAY_LINE[187].CARRY4_inst_init_n_0
    SLICE_X39Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.510 r  core/INIT_DELAY_LINE[188].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.510    core/INIT_DELAY_LINE[188].CARRY4_inst_init_n_0
    SLICE_X39Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.624 r  core/INIT_DELAY_LINE[189].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.624    core/INIT_DELAY_LINE[189].CARRY4_inst_init_n_0
    SLICE_X39Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.738 r  core/INIT_DELAY_LINE[190].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.738    core/INIT_DELAY_LINE[190].CARRY4_inst_init_n_0
    SLICE_X39Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.852 r  core/INIT_DELAY_LINE[191].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.852    core/INIT_DELAY_LINE[191].CARRY4_inst_init_n_0
    SLICE_X39Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.966 r  core/INIT_DELAY_LINE[192].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.966    core/INIT_DELAY_LINE[192].CARRY4_inst_init_n_0
    SLICE_X39Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.080 r  core/INIT_DELAY_LINE[193].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.080    core/INIT_DELAY_LINE[193].CARRY4_inst_init_n_0
    SLICE_X39Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.194 r  core/INIT_DELAY_LINE[194].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.194    core/INIT_DELAY_LINE[194].CARRY4_inst_init_n_0
    SLICE_X39Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.308 r  core/INIT_DELAY_LINE[195].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.308    core/INIT_DELAY_LINE[195].CARRY4_inst_init_n_0
    SLICE_X39Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.422 r  core/INIT_DELAY_LINE[196].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.422    core/INIT_DELAY_LINE[196].CARRY4_inst_init_n_0
    SLICE_X39Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.536 r  core/INIT_DELAY_LINE[197].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.536    core/INIT_DELAY_LINE[197].CARRY4_inst_init_n_0
    SLICE_X39Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.650 r  core/INIT_DELAY_LINE[198].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.650    core/INIT_DELAY_LINE[198].CARRY4_inst_init_n_0
    SLICE_X39Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.764 r  core/INIT_DELAY_LINE[199].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           1.911    25.675    core/INIT_DELAY_LINE[199].CARRY4_inst_init_n_0
    SLICE_X38Y161        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.270 r  core/INIT_DELAY_LINE[200].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.270    core/INIT_DELAY_LINE[200].CARRY4_inst_init_n_0
    SLICE_X38Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.387 r  core/INIT_DELAY_LINE[201].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.387    core/INIT_DELAY_LINE[201].CARRY4_inst_init_n_0
    SLICE_X38Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.504 r  core/INIT_DELAY_LINE[202].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.504    core/INIT_DELAY_LINE[202].CARRY4_inst_init_n_0
    SLICE_X38Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.621 r  core/INIT_DELAY_LINE[203].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.621    core/INIT_DELAY_LINE[203].CARRY4_inst_init_n_0
    SLICE_X38Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.738 r  core/INIT_DELAY_LINE[204].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.738    core/INIT_DELAY_LINE[204].CARRY4_inst_init_n_0
    SLICE_X38Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.855 r  core/INIT_DELAY_LINE[205].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.855    core/INIT_DELAY_LINE[205].CARRY4_inst_init_n_0
    SLICE_X38Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.972 r  core/INIT_DELAY_LINE[206].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.972    core/INIT_DELAY_LINE[206].CARRY4_inst_init_n_0
    SLICE_X38Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.089 r  core/INIT_DELAY_LINE[207].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.089    core/INIT_DELAY_LINE[207].CARRY4_inst_init_n_0
    SLICE_X38Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.206 r  core/INIT_DELAY_LINE[208].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.206    core/INIT_DELAY_LINE[208].CARRY4_inst_init_n_0
    SLICE_X38Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.323 r  core/INIT_DELAY_LINE[209].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.323    core/INIT_DELAY_LINE[209].CARRY4_inst_init_n_0
    SLICE_X38Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.440 r  core/INIT_DELAY_LINE[210].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.440    core/INIT_DELAY_LINE[210].CARRY4_inst_init_n_0
    SLICE_X38Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.557 r  core/INIT_DELAY_LINE[211].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.557    core/INIT_DELAY_LINE[211].CARRY4_inst_init_n_0
    SLICE_X38Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.674 r  core/INIT_DELAY_LINE[212].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           2.041    29.715    core/trigger_d
    SLICE_X38Y125        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    30.310 r  core/DELAY_LINE[0].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.310    core/delay_line[3]
    SLICE_X38Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.427 r  core/DELAY_LINE[1].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.427    core/delay_line[7]
    SLICE_X38Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.544 r  core/DELAY_LINE[2].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.544    core/delay_line[11]
    SLICE_X38Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.661 r  core/DELAY_LINE[3].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.661    core/delay_line[15]
    SLICE_X38Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.778 r  core/DELAY_LINE[4].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.778    core/delay_line[19]
    SLICE_X38Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.895 r  core/DELAY_LINE[5].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.895    core/delay_line[23]
    SLICE_X38Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.012 r  core/DELAY_LINE[6].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.012    core/delay_line[27]
    SLICE_X38Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.129 r  core/DELAY_LINE[7].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.129    core/delay_line[31]
    SLICE_X38Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.246 r  core/DELAY_LINE[8].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.246    core/delay_line[35]
    SLICE_X38Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.363 r  core/DELAY_LINE[9].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.363    core/delay_line[39]
    SLICE_X38Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.480 r  core/DELAY_LINE[10].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.480    core/delay_line[43]
    SLICE_X38Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.597 r  core/DELAY_LINE[11].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.597    core/delay_line[47]
    SLICE_X38Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.714 r  core/DELAY_LINE[12].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.714    core/delay_line[51]
    SLICE_X38Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.831 r  core/DELAY_LINE[13].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.831    core/delay_line[55]
    SLICE_X38Y139        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.060 r  core/DELAY_LINE[14].CARRY4_inst/CO[2]
                         net (fo=1, routed)           0.000    32.060    core/delay_line[58]
    SLICE_X38Y139        FDRE                                         r  core/LATCHED_OUTPUT[58].FDR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    20.286 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.448    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    14.124 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.763    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.854 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         1.500    17.354    core/clk
    SLICE_X38Y139        FDRE                                         r  core/LATCHED_OUTPUT[58].FDR_1/C
                         clock pessimism              0.395    17.749    
                         clock uncertainty           -0.204    17.546    
    SLICE_X38Y139        FDRE (Setup_fdre_C_D)        0.094    17.640    core/LATCHED_OUTPUT[58].FDR_1
  -------------------------------------------------------------------
                         required time                         17.640    
                         arrival time                         -32.060    
  -------------------------------------------------------------------
                         slack                                -14.420    

Slack (VIOLATED) :        -14.348ns  (required time - arrival time)
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@1.000ns period=20.000ns})
  Destination:            core/LATCHED_OUTPUT[57].FDR_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.875ns  (clk_out1_clk_wiz_0 rise@18.875ns - clk_out2_clk_wiz_0 fall@1.000ns)
  Data Path Delay:        35.343ns  (logic 27.634ns (78.187%)  route 7.709ns (21.813%))
  Logic Levels:           229  (BUFG=1 CARRY4=228)
  Clock Path Skew:        3.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 17.354 - 18.875 ) 
    Source Clock Delay      (SCD):    -4.355ns = ( -3.355 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      1.000     1.000 f  
    E3                                                0.000     1.000 f  clk_sys (IN)
                         net (fo=0)                   0.000     1.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.482 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     3.715    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -3.355 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -1.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -1.540 f  clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           2.000     0.460    core/trigger
    SLICE_X39Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.040 r  core/INIT_DELAY_LINE[0].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.040    core/INIT_DELAY_LINE[0].CARRY4_inst_init_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.154 r  core/INIT_DELAY_LINE[1].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.154    core/INIT_DELAY_LINE[1].CARRY4_inst_init_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.268 r  core/INIT_DELAY_LINE[2].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.268    core/INIT_DELAY_LINE[2].CARRY4_inst_init_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.382 r  core/INIT_DELAY_LINE[3].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.382    core/INIT_DELAY_LINE[3].CARRY4_inst_init_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.496 r  core/INIT_DELAY_LINE[4].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.496    core/INIT_DELAY_LINE[4].CARRY4_inst_init_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.610 r  core/INIT_DELAY_LINE[5].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.610    core/INIT_DELAY_LINE[5].CARRY4_inst_init_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  core/INIT_DELAY_LINE[6].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.724    core/INIT_DELAY_LINE[6].CARRY4_inst_init_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  core/INIT_DELAY_LINE[7].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.838    core/INIT_DELAY_LINE[7].CARRY4_inst_init_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.952 r  core/INIT_DELAY_LINE[8].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.952    core/INIT_DELAY_LINE[8].CARRY4_inst_init_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.066 r  core/INIT_DELAY_LINE[9].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.066    core/INIT_DELAY_LINE[9].CARRY4_inst_init_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.180 r  core/INIT_DELAY_LINE[10].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.180    core/INIT_DELAY_LINE[10].CARRY4_inst_init_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.294 r  core/INIT_DELAY_LINE[11].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.294    core/INIT_DELAY_LINE[11].CARRY4_inst_init_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.408 r  core/INIT_DELAY_LINE[12].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.408    core/INIT_DELAY_LINE[12].CARRY4_inst_init_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.522 r  core/INIT_DELAY_LINE[13].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.522    core/INIT_DELAY_LINE[13].CARRY4_inst_init_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.636 r  core/INIT_DELAY_LINE[14].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.636    core/INIT_DELAY_LINE[14].CARRY4_inst_init_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.750 r  core/INIT_DELAY_LINE[15].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.750    core/INIT_DELAY_LINE[15].CARRY4_inst_init_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.864 r  core/INIT_DELAY_LINE[16].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.864    core/INIT_DELAY_LINE[16].CARRY4_inst_init_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.978 r  core/INIT_DELAY_LINE[17].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.978    core/INIT_DELAY_LINE[17].CARRY4_inst_init_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.092 r  core/INIT_DELAY_LINE[18].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.092    core/INIT_DELAY_LINE[18].CARRY4_inst_init_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.206 r  core/INIT_DELAY_LINE[19].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.206    core/INIT_DELAY_LINE[19].CARRY4_inst_init_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.320 r  core/INIT_DELAY_LINE[20].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.320    core/INIT_DELAY_LINE[20].CARRY4_inst_init_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.434 r  core/INIT_DELAY_LINE[21].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.434    core/INIT_DELAY_LINE[21].CARRY4_inst_init_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.548 r  core/INIT_DELAY_LINE[22].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.548    core/INIT_DELAY_LINE[22].CARRY4_inst_init_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.662 r  core/INIT_DELAY_LINE[23].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.662    core/INIT_DELAY_LINE[23].CARRY4_inst_init_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.776 r  core/INIT_DELAY_LINE[24].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009     3.785    core/INIT_DELAY_LINE[24].CARRY4_inst_init_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.899 r  core/INIT_DELAY_LINE[25].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.899    core/INIT_DELAY_LINE[25].CARRY4_inst_init_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.013 r  core/INIT_DELAY_LINE[26].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.013    core/INIT_DELAY_LINE[26].CARRY4_inst_init_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  core/INIT_DELAY_LINE[27].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.127    core/INIT_DELAY_LINE[27].CARRY4_inst_init_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  core/INIT_DELAY_LINE[28].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.241    core/INIT_DELAY_LINE[28].CARRY4_inst_init_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.355 r  core/INIT_DELAY_LINE[29].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.355    core/INIT_DELAY_LINE[29].CARRY4_inst_init_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.469 r  core/INIT_DELAY_LINE[30].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.469    core/INIT_DELAY_LINE[30].CARRY4_inst_init_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.583 r  core/INIT_DELAY_LINE[31].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.583    core/INIT_DELAY_LINE[31].CARRY4_inst_init_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  core/INIT_DELAY_LINE[32].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.697    core/INIT_DELAY_LINE[32].CARRY4_inst_init_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.811 r  core/INIT_DELAY_LINE[33].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.811    core/INIT_DELAY_LINE[33].CARRY4_inst_init_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.925 r  core/INIT_DELAY_LINE[34].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.925    core/INIT_DELAY_LINE[34].CARRY4_inst_init_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.039 r  core/INIT_DELAY_LINE[35].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.039    core/INIT_DELAY_LINE[35].CARRY4_inst_init_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.153 r  core/INIT_DELAY_LINE[36].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.153    core/INIT_DELAY_LINE[36].CARRY4_inst_init_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  core/INIT_DELAY_LINE[37].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.267    core/INIT_DELAY_LINE[37].CARRY4_inst_init_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.381 r  core/INIT_DELAY_LINE[38].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.381    core/INIT_DELAY_LINE[38].CARRY4_inst_init_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.495 r  core/INIT_DELAY_LINE[39].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.495    core/INIT_DELAY_LINE[39].CARRY4_inst_init_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.609 r  core/INIT_DELAY_LINE[40].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.609    core/INIT_DELAY_LINE[40].CARRY4_inst_init_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.723 r  core/INIT_DELAY_LINE[41].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.723    core/INIT_DELAY_LINE[41].CARRY4_inst_init_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.837 r  core/INIT_DELAY_LINE[42].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.837    core/INIT_DELAY_LINE[42].CARRY4_inst_init_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.951 r  core/INIT_DELAY_LINE[43].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.951    core/INIT_DELAY_LINE[43].CARRY4_inst_init_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.065 r  core/INIT_DELAY_LINE[44].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.065    core/INIT_DELAY_LINE[44].CARRY4_inst_init_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.179 r  core/INIT_DELAY_LINE[45].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.179    core/INIT_DELAY_LINE[45].CARRY4_inst_init_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.293 r  core/INIT_DELAY_LINE[46].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.293    core/INIT_DELAY_LINE[46].CARRY4_inst_init_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.407 r  core/INIT_DELAY_LINE[47].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.407    core/INIT_DELAY_LINE[47].CARRY4_inst_init_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.521 r  core/INIT_DELAY_LINE[48].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.521    core/INIT_DELAY_LINE[48].CARRY4_inst_init_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.635 r  core/INIT_DELAY_LINE[49].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001     6.636    core/INIT_DELAY_LINE[49].CARRY4_inst_init_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.750 r  core/INIT_DELAY_LINE[50].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.750    core/INIT_DELAY_LINE[50].CARRY4_inst_init_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.864 r  core/INIT_DELAY_LINE[51].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.864    core/INIT_DELAY_LINE[51].CARRY4_inst_init_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.978 r  core/INIT_DELAY_LINE[52].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.978    core/INIT_DELAY_LINE[52].CARRY4_inst_init_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.092 r  core/INIT_DELAY_LINE[53].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.092    core/INIT_DELAY_LINE[53].CARRY4_inst_init_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.206 r  core/INIT_DELAY_LINE[54].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.206    core/INIT_DELAY_LINE[54].CARRY4_inst_init_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  core/INIT_DELAY_LINE[55].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.320    core/INIT_DELAY_LINE[55].CARRY4_inst_init_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  core/INIT_DELAY_LINE[56].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.434    core/INIT_DELAY_LINE[56].CARRY4_inst_init_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  core/INIT_DELAY_LINE[57].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.548    core/INIT_DELAY_LINE[57].CARRY4_inst_init_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.662 r  core/INIT_DELAY_LINE[58].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.662    core/INIT_DELAY_LINE[58].CARRY4_inst_init_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  core/INIT_DELAY_LINE[59].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.776    core/INIT_DELAY_LINE[59].CARRY4_inst_init_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  core/INIT_DELAY_LINE[60].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.890    core/INIT_DELAY_LINE[60].CARRY4_inst_init_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.004 r  core/INIT_DELAY_LINE[61].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.004    core/INIT_DELAY_LINE[61].CARRY4_inst_init_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.118 r  core/INIT_DELAY_LINE[62].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.118    core/INIT_DELAY_LINE[62].CARRY4_inst_init_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.232 r  core/INIT_DELAY_LINE[63].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.232    core/INIT_DELAY_LINE[63].CARRY4_inst_init_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.346 r  core/INIT_DELAY_LINE[64].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.346    core/INIT_DELAY_LINE[64].CARRY4_inst_init_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.460 r  core/INIT_DELAY_LINE[65].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.460    core/INIT_DELAY_LINE[65].CARRY4_inst_init_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.574 r  core/INIT_DELAY_LINE[66].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.574    core/INIT_DELAY_LINE[66].CARRY4_inst_init_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.688 r  core/INIT_DELAY_LINE[67].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.688    core/INIT_DELAY_LINE[67].CARRY4_inst_init_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.802 r  core/INIT_DELAY_LINE[68].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.802    core/INIT_DELAY_LINE[68].CARRY4_inst_init_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.916 r  core/INIT_DELAY_LINE[69].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.916    core/INIT_DELAY_LINE[69].CARRY4_inst_init_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.030 r  core/INIT_DELAY_LINE[70].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.030    core/INIT_DELAY_LINE[70].CARRY4_inst_init_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.144 r  core/INIT_DELAY_LINE[71].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.144    core/INIT_DELAY_LINE[71].CARRY4_inst_init_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.258 r  core/INIT_DELAY_LINE[72].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.258    core/INIT_DELAY_LINE[72].CARRY4_inst_init_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.372 r  core/INIT_DELAY_LINE[73].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.372    core/INIT_DELAY_LINE[73].CARRY4_inst_init_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.486 r  core/INIT_DELAY_LINE[74].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009     9.495    core/INIT_DELAY_LINE[74].CARRY4_inst_init_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.609 r  core/INIT_DELAY_LINE[75].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.609    core/INIT_DELAY_LINE[75].CARRY4_inst_init_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.723 r  core/INIT_DELAY_LINE[76].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.723    core/INIT_DELAY_LINE[76].CARRY4_inst_init_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.837 r  core/INIT_DELAY_LINE[77].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.837    core/INIT_DELAY_LINE[77].CARRY4_inst_init_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.951 r  core/INIT_DELAY_LINE[78].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.951    core/INIT_DELAY_LINE[78].CARRY4_inst_init_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.065 r  core/INIT_DELAY_LINE[79].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.065    core/INIT_DELAY_LINE[79].CARRY4_inst_init_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.179 r  core/INIT_DELAY_LINE[80].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.179    core/INIT_DELAY_LINE[80].CARRY4_inst_init_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.293 r  core/INIT_DELAY_LINE[81].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.293    core/INIT_DELAY_LINE[81].CARRY4_inst_init_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.407 r  core/INIT_DELAY_LINE[82].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.407    core/INIT_DELAY_LINE[82].CARRY4_inst_init_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.521 r  core/INIT_DELAY_LINE[83].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.521    core/INIT_DELAY_LINE[83].CARRY4_inst_init_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.635 r  core/INIT_DELAY_LINE[84].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.635    core/INIT_DELAY_LINE[84].CARRY4_inst_init_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.749 r  core/INIT_DELAY_LINE[85].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.749    core/INIT_DELAY_LINE[85].CARRY4_inst_init_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.863 r  core/INIT_DELAY_LINE[86].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.863    core/INIT_DELAY_LINE[86].CARRY4_inst_init_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.977 r  core/INIT_DELAY_LINE[87].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.977    core/INIT_DELAY_LINE[87].CARRY4_inst_init_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.091 r  core/INIT_DELAY_LINE[88].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.091    core/INIT_DELAY_LINE[88].CARRY4_inst_init_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.205 r  core/INIT_DELAY_LINE[89].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.205    core/INIT_DELAY_LINE[89].CARRY4_inst_init_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.319 r  core/INIT_DELAY_LINE[90].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.319    core/INIT_DELAY_LINE[90].CARRY4_inst_init_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.433 r  core/INIT_DELAY_LINE[91].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.433    core/INIT_DELAY_LINE[91].CARRY4_inst_init_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.547 r  core/INIT_DELAY_LINE[92].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.547    core/INIT_DELAY_LINE[92].CARRY4_inst_init_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.661 r  core/INIT_DELAY_LINE[93].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.661    core/INIT_DELAY_LINE[93].CARRY4_inst_init_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.775 r  core/INIT_DELAY_LINE[94].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.775    core/INIT_DELAY_LINE[94].CARRY4_inst_init_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.889 r  core/INIT_DELAY_LINE[95].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.889    core/INIT_DELAY_LINE[95].CARRY4_inst_init_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.003 r  core/INIT_DELAY_LINE[96].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.003    core/INIT_DELAY_LINE[96].CARRY4_inst_init_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.117 r  core/INIT_DELAY_LINE[97].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.117    core/INIT_DELAY_LINE[97].CARRY4_inst_init_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.231 r  core/INIT_DELAY_LINE[98].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.231    core/INIT_DELAY_LINE[98].CARRY4_inst_init_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.345 r  core/INIT_DELAY_LINE[99].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    12.345    core/INIT_DELAY_LINE[99].CARRY4_inst_init_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.459 r  core/INIT_DELAY_LINE[100].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.459    core/INIT_DELAY_LINE[100].CARRY4_inst_init_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.573 r  core/INIT_DELAY_LINE[101].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.573    core/INIT_DELAY_LINE[101].CARRY4_inst_init_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.687 r  core/INIT_DELAY_LINE[102].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.687    core/INIT_DELAY_LINE[102].CARRY4_inst_init_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.801 r  core/INIT_DELAY_LINE[103].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.801    core/INIT_DELAY_LINE[103].CARRY4_inst_init_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.915 r  core/INIT_DELAY_LINE[104].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.915    core/INIT_DELAY_LINE[104].CARRY4_inst_init_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.029 r  core/INIT_DELAY_LINE[105].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.029    core/INIT_DELAY_LINE[105].CARRY4_inst_init_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.143 r  core/INIT_DELAY_LINE[106].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.143    core/INIT_DELAY_LINE[106].CARRY4_inst_init_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.257 r  core/INIT_DELAY_LINE[107].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.257    core/INIT_DELAY_LINE[107].CARRY4_inst_init_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.371 r  core/INIT_DELAY_LINE[108].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.371    core/INIT_DELAY_LINE[108].CARRY4_inst_init_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.485 r  core/INIT_DELAY_LINE[109].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.485    core/INIT_DELAY_LINE[109].CARRY4_inst_init_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.599 r  core/INIT_DELAY_LINE[110].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.599    core/INIT_DELAY_LINE[110].CARRY4_inst_init_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.713 r  core/INIT_DELAY_LINE[111].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.713    core/INIT_DELAY_LINE[111].CARRY4_inst_init_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.827 r  core/INIT_DELAY_LINE[112].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.827    core/INIT_DELAY_LINE[112].CARRY4_inst_init_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.941 r  core/INIT_DELAY_LINE[113].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.941    core/INIT_DELAY_LINE[113].CARRY4_inst_init_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.055 r  core/INIT_DELAY_LINE[114].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.055    core/INIT_DELAY_LINE[114].CARRY4_inst_init_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.169 r  core/INIT_DELAY_LINE[115].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.169    core/INIT_DELAY_LINE[115].CARRY4_inst_init_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.283 r  core/INIT_DELAY_LINE[116].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.283    core/INIT_DELAY_LINE[116].CARRY4_inst_init_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.397 r  core/INIT_DELAY_LINE[117].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.397    core/INIT_DELAY_LINE[117].CARRY4_inst_init_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.511 r  core/INIT_DELAY_LINE[118].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.511    core/INIT_DELAY_LINE[118].CARRY4_inst_init_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.625 r  core/INIT_DELAY_LINE[119].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.625    core/INIT_DELAY_LINE[119].CARRY4_inst_init_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.739 r  core/INIT_DELAY_LINE[120].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.739    core/INIT_DELAY_LINE[120].CARRY4_inst_init_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.853 r  core/INIT_DELAY_LINE[121].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.853    core/INIT_DELAY_LINE[121].CARRY4_inst_init_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.967 r  core/INIT_DELAY_LINE[122].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.967    core/INIT_DELAY_LINE[122].CARRY4_inst_init_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.081 r  core/INIT_DELAY_LINE[123].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.081    core/INIT_DELAY_LINE[123].CARRY4_inst_init_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.195 r  core/INIT_DELAY_LINE[124].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    15.204    core/INIT_DELAY_LINE[124].CARRY4_inst_init_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.318 r  core/INIT_DELAY_LINE[125].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.318    core/INIT_DELAY_LINE[125].CARRY4_inst_init_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.432 r  core/INIT_DELAY_LINE[126].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.432    core/INIT_DELAY_LINE[126].CARRY4_inst_init_n_0
    SLICE_X39Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.546 r  core/INIT_DELAY_LINE[127].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.546    core/INIT_DELAY_LINE[127].CARRY4_inst_init_n_0
    SLICE_X39Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.660 r  core/INIT_DELAY_LINE[128].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.660    core/INIT_DELAY_LINE[128].CARRY4_inst_init_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.774 r  core/INIT_DELAY_LINE[129].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.774    core/INIT_DELAY_LINE[129].CARRY4_inst_init_n_0
    SLICE_X39Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.888 r  core/INIT_DELAY_LINE[130].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.888    core/INIT_DELAY_LINE[130].CARRY4_inst_init_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.002 r  core/INIT_DELAY_LINE[131].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.002    core/INIT_DELAY_LINE[131].CARRY4_inst_init_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.116 r  core/INIT_DELAY_LINE[132].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.116    core/INIT_DELAY_LINE[132].CARRY4_inst_init_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.230 r  core/INIT_DELAY_LINE[133].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.230    core/INIT_DELAY_LINE[133].CARRY4_inst_init_n_0
    SLICE_X39Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.344 r  core/INIT_DELAY_LINE[134].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.344    core/INIT_DELAY_LINE[134].CARRY4_inst_init_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.458 r  core/INIT_DELAY_LINE[135].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.458    core/INIT_DELAY_LINE[135].CARRY4_inst_init_n_0
    SLICE_X39Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.572 r  core/INIT_DELAY_LINE[136].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.572    core/INIT_DELAY_LINE[136].CARRY4_inst_init_n_0
    SLICE_X39Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.686 r  core/INIT_DELAY_LINE[137].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.686    core/INIT_DELAY_LINE[137].CARRY4_inst_init_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.800 r  core/INIT_DELAY_LINE[138].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.800    core/INIT_DELAY_LINE[138].CARRY4_inst_init_n_0
    SLICE_X39Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.914 r  core/INIT_DELAY_LINE[139].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.914    core/INIT_DELAY_LINE[139].CARRY4_inst_init_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.028 r  core/INIT_DELAY_LINE[140].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.028    core/INIT_DELAY_LINE[140].CARRY4_inst_init_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.142 r  core/INIT_DELAY_LINE[141].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.142    core/INIT_DELAY_LINE[141].CARRY4_inst_init_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.256 r  core/INIT_DELAY_LINE[142].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.256    core/INIT_DELAY_LINE[142].CARRY4_inst_init_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.370 r  core/INIT_DELAY_LINE[143].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.370    core/INIT_DELAY_LINE[143].CARRY4_inst_init_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.484 r  core/INIT_DELAY_LINE[144].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.484    core/INIT_DELAY_LINE[144].CARRY4_inst_init_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.598 r  core/INIT_DELAY_LINE[145].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.598    core/INIT_DELAY_LINE[145].CARRY4_inst_init_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.712 r  core/INIT_DELAY_LINE[146].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.712    core/INIT_DELAY_LINE[146].CARRY4_inst_init_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.826 r  core/INIT_DELAY_LINE[147].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.826    core/INIT_DELAY_LINE[147].CARRY4_inst_init_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.940 r  core/INIT_DELAY_LINE[148].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.940    core/INIT_DELAY_LINE[148].CARRY4_inst_init_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.054 r  core/INIT_DELAY_LINE[149].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    18.055    core/INIT_DELAY_LINE[149].CARRY4_inst_init_n_0
    SLICE_X39Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.169 r  core/INIT_DELAY_LINE[150].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.169    core/INIT_DELAY_LINE[150].CARRY4_inst_init_n_0
    SLICE_X39Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.283 r  core/INIT_DELAY_LINE[151].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.283    core/INIT_DELAY_LINE[151].CARRY4_inst_init_n_0
    SLICE_X39Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.397 r  core/INIT_DELAY_LINE[152].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.397    core/INIT_DELAY_LINE[152].CARRY4_inst_init_n_0
    SLICE_X39Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.511 r  core/INIT_DELAY_LINE[153].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.511    core/INIT_DELAY_LINE[153].CARRY4_inst_init_n_0
    SLICE_X39Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.625 r  core/INIT_DELAY_LINE[154].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.625    core/INIT_DELAY_LINE[154].CARRY4_inst_init_n_0
    SLICE_X39Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.739 r  core/INIT_DELAY_LINE[155].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.739    core/INIT_DELAY_LINE[155].CARRY4_inst_init_n_0
    SLICE_X39Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.853 r  core/INIT_DELAY_LINE[156].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.853    core/INIT_DELAY_LINE[156].CARRY4_inst_init_n_0
    SLICE_X39Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.967 r  core/INIT_DELAY_LINE[157].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.967    core/INIT_DELAY_LINE[157].CARRY4_inst_init_n_0
    SLICE_X39Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.081 r  core/INIT_DELAY_LINE[158].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.081    core/INIT_DELAY_LINE[158].CARRY4_inst_init_n_0
    SLICE_X39Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.195 r  core/INIT_DELAY_LINE[159].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.195    core/INIT_DELAY_LINE[159].CARRY4_inst_init_n_0
    SLICE_X39Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.309 r  core/INIT_DELAY_LINE[160].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.309    core/INIT_DELAY_LINE[160].CARRY4_inst_init_n_0
    SLICE_X39Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.423 r  core/INIT_DELAY_LINE[161].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.423    core/INIT_DELAY_LINE[161].CARRY4_inst_init_n_0
    SLICE_X39Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.537 r  core/INIT_DELAY_LINE[162].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.537    core/INIT_DELAY_LINE[162].CARRY4_inst_init_n_0
    SLICE_X39Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.651 r  core/INIT_DELAY_LINE[163].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.651    core/INIT_DELAY_LINE[163].CARRY4_inst_init_n_0
    SLICE_X39Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.765 r  core/INIT_DELAY_LINE[164].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.765    core/INIT_DELAY_LINE[164].CARRY4_inst_init_n_0
    SLICE_X39Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.879 r  core/INIT_DELAY_LINE[165].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.879    core/INIT_DELAY_LINE[165].CARRY4_inst_init_n_0
    SLICE_X39Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.993 r  core/INIT_DELAY_LINE[166].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.993    core/INIT_DELAY_LINE[166].CARRY4_inst_init_n_0
    SLICE_X39Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.107 r  core/INIT_DELAY_LINE[167].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.107    core/INIT_DELAY_LINE[167].CARRY4_inst_init_n_0
    SLICE_X39Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.221 r  core/INIT_DELAY_LINE[168].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.221    core/INIT_DELAY_LINE[168].CARRY4_inst_init_n_0
    SLICE_X39Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.335 r  core/INIT_DELAY_LINE[169].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.335    core/INIT_DELAY_LINE[169].CARRY4_inst_init_n_0
    SLICE_X39Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.449 r  core/INIT_DELAY_LINE[170].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.449    core/INIT_DELAY_LINE[170].CARRY4_inst_init_n_0
    SLICE_X39Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.563 r  core/INIT_DELAY_LINE[171].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.563    core/INIT_DELAY_LINE[171].CARRY4_inst_init_n_0
    SLICE_X39Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.677 r  core/INIT_DELAY_LINE[172].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.677    core/INIT_DELAY_LINE[172].CARRY4_inst_init_n_0
    SLICE_X39Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.791 r  core/INIT_DELAY_LINE[173].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.791    core/INIT_DELAY_LINE[173].CARRY4_inst_init_n_0
    SLICE_X39Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.905 r  core/INIT_DELAY_LINE[174].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    20.914    core/INIT_DELAY_LINE[174].CARRY4_inst_init_n_0
    SLICE_X39Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.028 r  core/INIT_DELAY_LINE[175].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.028    core/INIT_DELAY_LINE[175].CARRY4_inst_init_n_0
    SLICE_X39Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.142 r  core/INIT_DELAY_LINE[176].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.142    core/INIT_DELAY_LINE[176].CARRY4_inst_init_n_0
    SLICE_X39Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.256 r  core/INIT_DELAY_LINE[177].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.256    core/INIT_DELAY_LINE[177].CARRY4_inst_init_n_0
    SLICE_X39Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.370 r  core/INIT_DELAY_LINE[178].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.370    core/INIT_DELAY_LINE[178].CARRY4_inst_init_n_0
    SLICE_X39Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.484 r  core/INIT_DELAY_LINE[179].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.484    core/INIT_DELAY_LINE[179].CARRY4_inst_init_n_0
    SLICE_X39Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.598 r  core/INIT_DELAY_LINE[180].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.598    core/INIT_DELAY_LINE[180].CARRY4_inst_init_n_0
    SLICE_X39Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.712 r  core/INIT_DELAY_LINE[181].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.712    core/INIT_DELAY_LINE[181].CARRY4_inst_init_n_0
    SLICE_X39Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.826 r  core/INIT_DELAY_LINE[182].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.826    core/INIT_DELAY_LINE[182].CARRY4_inst_init_n_0
    SLICE_X39Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.940 r  core/INIT_DELAY_LINE[183].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.940    core/INIT_DELAY_LINE[183].CARRY4_inst_init_n_0
    SLICE_X39Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.054 r  core/INIT_DELAY_LINE[184].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.054    core/INIT_DELAY_LINE[184].CARRY4_inst_init_n_0
    SLICE_X39Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.168 r  core/INIT_DELAY_LINE[185].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.168    core/INIT_DELAY_LINE[185].CARRY4_inst_init_n_0
    SLICE_X39Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.282 r  core/INIT_DELAY_LINE[186].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.282    core/INIT_DELAY_LINE[186].CARRY4_inst_init_n_0
    SLICE_X39Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.396 r  core/INIT_DELAY_LINE[187].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.396    core/INIT_DELAY_LINE[187].CARRY4_inst_init_n_0
    SLICE_X39Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.510 r  core/INIT_DELAY_LINE[188].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.510    core/INIT_DELAY_LINE[188].CARRY4_inst_init_n_0
    SLICE_X39Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.624 r  core/INIT_DELAY_LINE[189].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.624    core/INIT_DELAY_LINE[189].CARRY4_inst_init_n_0
    SLICE_X39Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.738 r  core/INIT_DELAY_LINE[190].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.738    core/INIT_DELAY_LINE[190].CARRY4_inst_init_n_0
    SLICE_X39Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.852 r  core/INIT_DELAY_LINE[191].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.852    core/INIT_DELAY_LINE[191].CARRY4_inst_init_n_0
    SLICE_X39Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.966 r  core/INIT_DELAY_LINE[192].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.966    core/INIT_DELAY_LINE[192].CARRY4_inst_init_n_0
    SLICE_X39Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.080 r  core/INIT_DELAY_LINE[193].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.080    core/INIT_DELAY_LINE[193].CARRY4_inst_init_n_0
    SLICE_X39Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.194 r  core/INIT_DELAY_LINE[194].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.194    core/INIT_DELAY_LINE[194].CARRY4_inst_init_n_0
    SLICE_X39Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.308 r  core/INIT_DELAY_LINE[195].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.308    core/INIT_DELAY_LINE[195].CARRY4_inst_init_n_0
    SLICE_X39Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.422 r  core/INIT_DELAY_LINE[196].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.422    core/INIT_DELAY_LINE[196].CARRY4_inst_init_n_0
    SLICE_X39Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.536 r  core/INIT_DELAY_LINE[197].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.536    core/INIT_DELAY_LINE[197].CARRY4_inst_init_n_0
    SLICE_X39Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.650 r  core/INIT_DELAY_LINE[198].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.650    core/INIT_DELAY_LINE[198].CARRY4_inst_init_n_0
    SLICE_X39Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.764 r  core/INIT_DELAY_LINE[199].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           1.911    25.675    core/INIT_DELAY_LINE[199].CARRY4_inst_init_n_0
    SLICE_X38Y161        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.270 r  core/INIT_DELAY_LINE[200].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.270    core/INIT_DELAY_LINE[200].CARRY4_inst_init_n_0
    SLICE_X38Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.387 r  core/INIT_DELAY_LINE[201].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.387    core/INIT_DELAY_LINE[201].CARRY4_inst_init_n_0
    SLICE_X38Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.504 r  core/INIT_DELAY_LINE[202].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.504    core/INIT_DELAY_LINE[202].CARRY4_inst_init_n_0
    SLICE_X38Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.621 r  core/INIT_DELAY_LINE[203].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.621    core/INIT_DELAY_LINE[203].CARRY4_inst_init_n_0
    SLICE_X38Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.738 r  core/INIT_DELAY_LINE[204].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.738    core/INIT_DELAY_LINE[204].CARRY4_inst_init_n_0
    SLICE_X38Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.855 r  core/INIT_DELAY_LINE[205].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.855    core/INIT_DELAY_LINE[205].CARRY4_inst_init_n_0
    SLICE_X38Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.972 r  core/INIT_DELAY_LINE[206].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.972    core/INIT_DELAY_LINE[206].CARRY4_inst_init_n_0
    SLICE_X38Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.089 r  core/INIT_DELAY_LINE[207].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.089    core/INIT_DELAY_LINE[207].CARRY4_inst_init_n_0
    SLICE_X38Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.206 r  core/INIT_DELAY_LINE[208].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.206    core/INIT_DELAY_LINE[208].CARRY4_inst_init_n_0
    SLICE_X38Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.323 r  core/INIT_DELAY_LINE[209].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.323    core/INIT_DELAY_LINE[209].CARRY4_inst_init_n_0
    SLICE_X38Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.440 r  core/INIT_DELAY_LINE[210].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.440    core/INIT_DELAY_LINE[210].CARRY4_inst_init_n_0
    SLICE_X38Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.557 r  core/INIT_DELAY_LINE[211].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.557    core/INIT_DELAY_LINE[211].CARRY4_inst_init_n_0
    SLICE_X38Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.674 r  core/INIT_DELAY_LINE[212].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           2.041    29.715    core/trigger_d
    SLICE_X38Y125        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    30.310 r  core/DELAY_LINE[0].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.310    core/delay_line[3]
    SLICE_X38Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.427 r  core/DELAY_LINE[1].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.427    core/delay_line[7]
    SLICE_X38Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.544 r  core/DELAY_LINE[2].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.544    core/delay_line[11]
    SLICE_X38Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.661 r  core/DELAY_LINE[3].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.661    core/delay_line[15]
    SLICE_X38Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.778 r  core/DELAY_LINE[4].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.778    core/delay_line[19]
    SLICE_X38Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.895 r  core/DELAY_LINE[5].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.895    core/delay_line[23]
    SLICE_X38Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.012 r  core/DELAY_LINE[6].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.012    core/delay_line[27]
    SLICE_X38Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.129 r  core/DELAY_LINE[7].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.129    core/delay_line[31]
    SLICE_X38Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.246 r  core/DELAY_LINE[8].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.246    core/delay_line[35]
    SLICE_X38Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.363 r  core/DELAY_LINE[9].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.363    core/delay_line[39]
    SLICE_X38Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.480 r  core/DELAY_LINE[10].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.480    core/delay_line[43]
    SLICE_X38Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.597 r  core/DELAY_LINE[11].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.597    core/delay_line[47]
    SLICE_X38Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.714 r  core/DELAY_LINE[12].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.714    core/delay_line[51]
    SLICE_X38Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.831 r  core/DELAY_LINE[13].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.831    core/delay_line[55]
    SLICE_X38Y139        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.988 r  core/DELAY_LINE[14].CARRY4_inst/CO[1]
                         net (fo=1, routed)           0.000    31.988    core/delay_line[57]
    SLICE_X38Y139        FDRE                                         r  core/LATCHED_OUTPUT[57].FDR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    20.286 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.448    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    14.124 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.763    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.854 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         1.500    17.354    core/clk
    SLICE_X38Y139        FDRE                                         r  core/LATCHED_OUTPUT[57].FDR_1/C
                         clock pessimism              0.395    17.749    
                         clock uncertainty           -0.204    17.546    
    SLICE_X38Y139        FDRE (Setup_fdre_C_D)        0.094    17.640    core/LATCHED_OUTPUT[57].FDR_1
  -------------------------------------------------------------------
                         required time                         17.640    
                         arrival time                         -31.988    
  -------------------------------------------------------------------
                         slack                                -14.348    

Slack (VIOLATED) :        -14.329ns  (required time - arrival time)
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@1.000ns period=20.000ns})
  Destination:            core/LATCHED_OUTPUT[52].FDR_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.875ns  (clk_out1_clk_wiz_0 rise@18.875ns - clk_out2_clk_wiz_0 fall@1.000ns)
  Data Path Delay:        35.323ns  (logic 27.614ns (78.175%)  route 7.709ns (21.825%))
  Logic Levels:           228  (BUFG=1 CARRY4=227)
  Clock Path Skew:        3.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 17.353 - 18.875 ) 
    Source Clock Delay      (SCD):    -4.355ns = ( -3.355 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      1.000     1.000 f  
    E3                                                0.000     1.000 f  clk_sys (IN)
                         net (fo=0)                   0.000     1.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.482 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     3.715    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -3.355 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -1.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -1.540 f  clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           2.000     0.460    core/trigger
    SLICE_X39Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.040 r  core/INIT_DELAY_LINE[0].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.040    core/INIT_DELAY_LINE[0].CARRY4_inst_init_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.154 r  core/INIT_DELAY_LINE[1].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.154    core/INIT_DELAY_LINE[1].CARRY4_inst_init_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.268 r  core/INIT_DELAY_LINE[2].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.268    core/INIT_DELAY_LINE[2].CARRY4_inst_init_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.382 r  core/INIT_DELAY_LINE[3].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.382    core/INIT_DELAY_LINE[3].CARRY4_inst_init_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.496 r  core/INIT_DELAY_LINE[4].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.496    core/INIT_DELAY_LINE[4].CARRY4_inst_init_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.610 r  core/INIT_DELAY_LINE[5].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.610    core/INIT_DELAY_LINE[5].CARRY4_inst_init_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  core/INIT_DELAY_LINE[6].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.724    core/INIT_DELAY_LINE[6].CARRY4_inst_init_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  core/INIT_DELAY_LINE[7].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.838    core/INIT_DELAY_LINE[7].CARRY4_inst_init_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.952 r  core/INIT_DELAY_LINE[8].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     1.952    core/INIT_DELAY_LINE[8].CARRY4_inst_init_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.066 r  core/INIT_DELAY_LINE[9].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.066    core/INIT_DELAY_LINE[9].CARRY4_inst_init_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.180 r  core/INIT_DELAY_LINE[10].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.180    core/INIT_DELAY_LINE[10].CARRY4_inst_init_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.294 r  core/INIT_DELAY_LINE[11].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.294    core/INIT_DELAY_LINE[11].CARRY4_inst_init_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.408 r  core/INIT_DELAY_LINE[12].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.408    core/INIT_DELAY_LINE[12].CARRY4_inst_init_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.522 r  core/INIT_DELAY_LINE[13].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.522    core/INIT_DELAY_LINE[13].CARRY4_inst_init_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.636 r  core/INIT_DELAY_LINE[14].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.636    core/INIT_DELAY_LINE[14].CARRY4_inst_init_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.750 r  core/INIT_DELAY_LINE[15].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.750    core/INIT_DELAY_LINE[15].CARRY4_inst_init_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.864 r  core/INIT_DELAY_LINE[16].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.864    core/INIT_DELAY_LINE[16].CARRY4_inst_init_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.978 r  core/INIT_DELAY_LINE[17].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     2.978    core/INIT_DELAY_LINE[17].CARRY4_inst_init_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.092 r  core/INIT_DELAY_LINE[18].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.092    core/INIT_DELAY_LINE[18].CARRY4_inst_init_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.206 r  core/INIT_DELAY_LINE[19].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.206    core/INIT_DELAY_LINE[19].CARRY4_inst_init_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.320 r  core/INIT_DELAY_LINE[20].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.320    core/INIT_DELAY_LINE[20].CARRY4_inst_init_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.434 r  core/INIT_DELAY_LINE[21].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.434    core/INIT_DELAY_LINE[21].CARRY4_inst_init_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.548 r  core/INIT_DELAY_LINE[22].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.548    core/INIT_DELAY_LINE[22].CARRY4_inst_init_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.662 r  core/INIT_DELAY_LINE[23].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.662    core/INIT_DELAY_LINE[23].CARRY4_inst_init_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.776 r  core/INIT_DELAY_LINE[24].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009     3.785    core/INIT_DELAY_LINE[24].CARRY4_inst_init_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.899 r  core/INIT_DELAY_LINE[25].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     3.899    core/INIT_DELAY_LINE[25].CARRY4_inst_init_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.013 r  core/INIT_DELAY_LINE[26].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.013    core/INIT_DELAY_LINE[26].CARRY4_inst_init_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  core/INIT_DELAY_LINE[27].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.127    core/INIT_DELAY_LINE[27].CARRY4_inst_init_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  core/INIT_DELAY_LINE[28].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.241    core/INIT_DELAY_LINE[28].CARRY4_inst_init_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.355 r  core/INIT_DELAY_LINE[29].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.355    core/INIT_DELAY_LINE[29].CARRY4_inst_init_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.469 r  core/INIT_DELAY_LINE[30].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.469    core/INIT_DELAY_LINE[30].CARRY4_inst_init_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.583 r  core/INIT_DELAY_LINE[31].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.583    core/INIT_DELAY_LINE[31].CARRY4_inst_init_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  core/INIT_DELAY_LINE[32].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.697    core/INIT_DELAY_LINE[32].CARRY4_inst_init_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.811 r  core/INIT_DELAY_LINE[33].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.811    core/INIT_DELAY_LINE[33].CARRY4_inst_init_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.925 r  core/INIT_DELAY_LINE[34].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     4.925    core/INIT_DELAY_LINE[34].CARRY4_inst_init_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.039 r  core/INIT_DELAY_LINE[35].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.039    core/INIT_DELAY_LINE[35].CARRY4_inst_init_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.153 r  core/INIT_DELAY_LINE[36].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.153    core/INIT_DELAY_LINE[36].CARRY4_inst_init_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  core/INIT_DELAY_LINE[37].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.267    core/INIT_DELAY_LINE[37].CARRY4_inst_init_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.381 r  core/INIT_DELAY_LINE[38].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.381    core/INIT_DELAY_LINE[38].CARRY4_inst_init_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.495 r  core/INIT_DELAY_LINE[39].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.495    core/INIT_DELAY_LINE[39].CARRY4_inst_init_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.609 r  core/INIT_DELAY_LINE[40].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.609    core/INIT_DELAY_LINE[40].CARRY4_inst_init_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.723 r  core/INIT_DELAY_LINE[41].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.723    core/INIT_DELAY_LINE[41].CARRY4_inst_init_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.837 r  core/INIT_DELAY_LINE[42].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.837    core/INIT_DELAY_LINE[42].CARRY4_inst_init_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.951 r  core/INIT_DELAY_LINE[43].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     5.951    core/INIT_DELAY_LINE[43].CARRY4_inst_init_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.065 r  core/INIT_DELAY_LINE[44].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.065    core/INIT_DELAY_LINE[44].CARRY4_inst_init_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.179 r  core/INIT_DELAY_LINE[45].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.179    core/INIT_DELAY_LINE[45].CARRY4_inst_init_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.293 r  core/INIT_DELAY_LINE[46].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.293    core/INIT_DELAY_LINE[46].CARRY4_inst_init_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.407 r  core/INIT_DELAY_LINE[47].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.407    core/INIT_DELAY_LINE[47].CARRY4_inst_init_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.521 r  core/INIT_DELAY_LINE[48].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.521    core/INIT_DELAY_LINE[48].CARRY4_inst_init_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.635 r  core/INIT_DELAY_LINE[49].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001     6.636    core/INIT_DELAY_LINE[49].CARRY4_inst_init_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.750 r  core/INIT_DELAY_LINE[50].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.750    core/INIT_DELAY_LINE[50].CARRY4_inst_init_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.864 r  core/INIT_DELAY_LINE[51].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.864    core/INIT_DELAY_LINE[51].CARRY4_inst_init_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.978 r  core/INIT_DELAY_LINE[52].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     6.978    core/INIT_DELAY_LINE[52].CARRY4_inst_init_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.092 r  core/INIT_DELAY_LINE[53].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.092    core/INIT_DELAY_LINE[53].CARRY4_inst_init_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.206 r  core/INIT_DELAY_LINE[54].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.206    core/INIT_DELAY_LINE[54].CARRY4_inst_init_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  core/INIT_DELAY_LINE[55].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.320    core/INIT_DELAY_LINE[55].CARRY4_inst_init_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  core/INIT_DELAY_LINE[56].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.434    core/INIT_DELAY_LINE[56].CARRY4_inst_init_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  core/INIT_DELAY_LINE[57].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.548    core/INIT_DELAY_LINE[57].CARRY4_inst_init_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.662 r  core/INIT_DELAY_LINE[58].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.662    core/INIT_DELAY_LINE[58].CARRY4_inst_init_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  core/INIT_DELAY_LINE[59].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.776    core/INIT_DELAY_LINE[59].CARRY4_inst_init_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  core/INIT_DELAY_LINE[60].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     7.890    core/INIT_DELAY_LINE[60].CARRY4_inst_init_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.004 r  core/INIT_DELAY_LINE[61].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.004    core/INIT_DELAY_LINE[61].CARRY4_inst_init_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.118 r  core/INIT_DELAY_LINE[62].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.118    core/INIT_DELAY_LINE[62].CARRY4_inst_init_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.232 r  core/INIT_DELAY_LINE[63].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.232    core/INIT_DELAY_LINE[63].CARRY4_inst_init_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.346 r  core/INIT_DELAY_LINE[64].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.346    core/INIT_DELAY_LINE[64].CARRY4_inst_init_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.460 r  core/INIT_DELAY_LINE[65].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.460    core/INIT_DELAY_LINE[65].CARRY4_inst_init_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.574 r  core/INIT_DELAY_LINE[66].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.574    core/INIT_DELAY_LINE[66].CARRY4_inst_init_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.688 r  core/INIT_DELAY_LINE[67].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.688    core/INIT_DELAY_LINE[67].CARRY4_inst_init_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.802 r  core/INIT_DELAY_LINE[68].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.802    core/INIT_DELAY_LINE[68].CARRY4_inst_init_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.916 r  core/INIT_DELAY_LINE[69].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     8.916    core/INIT_DELAY_LINE[69].CARRY4_inst_init_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.030 r  core/INIT_DELAY_LINE[70].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.030    core/INIT_DELAY_LINE[70].CARRY4_inst_init_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.144 r  core/INIT_DELAY_LINE[71].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.144    core/INIT_DELAY_LINE[71].CARRY4_inst_init_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.258 r  core/INIT_DELAY_LINE[72].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.258    core/INIT_DELAY_LINE[72].CARRY4_inst_init_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.372 r  core/INIT_DELAY_LINE[73].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.372    core/INIT_DELAY_LINE[73].CARRY4_inst_init_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.486 r  core/INIT_DELAY_LINE[74].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009     9.495    core/INIT_DELAY_LINE[74].CARRY4_inst_init_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.609 r  core/INIT_DELAY_LINE[75].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.609    core/INIT_DELAY_LINE[75].CARRY4_inst_init_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.723 r  core/INIT_DELAY_LINE[76].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.723    core/INIT_DELAY_LINE[76].CARRY4_inst_init_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.837 r  core/INIT_DELAY_LINE[77].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.837    core/INIT_DELAY_LINE[77].CARRY4_inst_init_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.951 r  core/INIT_DELAY_LINE[78].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000     9.951    core/INIT_DELAY_LINE[78].CARRY4_inst_init_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.065 r  core/INIT_DELAY_LINE[79].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.065    core/INIT_DELAY_LINE[79].CARRY4_inst_init_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.179 r  core/INIT_DELAY_LINE[80].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.179    core/INIT_DELAY_LINE[80].CARRY4_inst_init_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.293 r  core/INIT_DELAY_LINE[81].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.293    core/INIT_DELAY_LINE[81].CARRY4_inst_init_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.407 r  core/INIT_DELAY_LINE[82].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.407    core/INIT_DELAY_LINE[82].CARRY4_inst_init_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.521 r  core/INIT_DELAY_LINE[83].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.521    core/INIT_DELAY_LINE[83].CARRY4_inst_init_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.635 r  core/INIT_DELAY_LINE[84].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.635    core/INIT_DELAY_LINE[84].CARRY4_inst_init_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.749 r  core/INIT_DELAY_LINE[85].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.749    core/INIT_DELAY_LINE[85].CARRY4_inst_init_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.863 r  core/INIT_DELAY_LINE[86].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.863    core/INIT_DELAY_LINE[86].CARRY4_inst_init_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.977 r  core/INIT_DELAY_LINE[87].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    10.977    core/INIT_DELAY_LINE[87].CARRY4_inst_init_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.091 r  core/INIT_DELAY_LINE[88].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.091    core/INIT_DELAY_LINE[88].CARRY4_inst_init_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.205 r  core/INIT_DELAY_LINE[89].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.205    core/INIT_DELAY_LINE[89].CARRY4_inst_init_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.319 r  core/INIT_DELAY_LINE[90].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.319    core/INIT_DELAY_LINE[90].CARRY4_inst_init_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.433 r  core/INIT_DELAY_LINE[91].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.433    core/INIT_DELAY_LINE[91].CARRY4_inst_init_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.547 r  core/INIT_DELAY_LINE[92].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.547    core/INIT_DELAY_LINE[92].CARRY4_inst_init_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.661 r  core/INIT_DELAY_LINE[93].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.661    core/INIT_DELAY_LINE[93].CARRY4_inst_init_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.775 r  core/INIT_DELAY_LINE[94].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.775    core/INIT_DELAY_LINE[94].CARRY4_inst_init_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.889 r  core/INIT_DELAY_LINE[95].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    11.889    core/INIT_DELAY_LINE[95].CARRY4_inst_init_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.003 r  core/INIT_DELAY_LINE[96].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.003    core/INIT_DELAY_LINE[96].CARRY4_inst_init_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.117 r  core/INIT_DELAY_LINE[97].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.117    core/INIT_DELAY_LINE[97].CARRY4_inst_init_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.231 r  core/INIT_DELAY_LINE[98].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.231    core/INIT_DELAY_LINE[98].CARRY4_inst_init_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.345 r  core/INIT_DELAY_LINE[99].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    12.345    core/INIT_DELAY_LINE[99].CARRY4_inst_init_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.459 r  core/INIT_DELAY_LINE[100].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.459    core/INIT_DELAY_LINE[100].CARRY4_inst_init_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.573 r  core/INIT_DELAY_LINE[101].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.573    core/INIT_DELAY_LINE[101].CARRY4_inst_init_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.687 r  core/INIT_DELAY_LINE[102].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.687    core/INIT_DELAY_LINE[102].CARRY4_inst_init_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.801 r  core/INIT_DELAY_LINE[103].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.801    core/INIT_DELAY_LINE[103].CARRY4_inst_init_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.915 r  core/INIT_DELAY_LINE[104].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    12.915    core/INIT_DELAY_LINE[104].CARRY4_inst_init_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.029 r  core/INIT_DELAY_LINE[105].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.029    core/INIT_DELAY_LINE[105].CARRY4_inst_init_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.143 r  core/INIT_DELAY_LINE[106].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.143    core/INIT_DELAY_LINE[106].CARRY4_inst_init_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.257 r  core/INIT_DELAY_LINE[107].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.257    core/INIT_DELAY_LINE[107].CARRY4_inst_init_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.371 r  core/INIT_DELAY_LINE[108].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.371    core/INIT_DELAY_LINE[108].CARRY4_inst_init_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.485 r  core/INIT_DELAY_LINE[109].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.485    core/INIT_DELAY_LINE[109].CARRY4_inst_init_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.599 r  core/INIT_DELAY_LINE[110].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.599    core/INIT_DELAY_LINE[110].CARRY4_inst_init_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.713 r  core/INIT_DELAY_LINE[111].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.713    core/INIT_DELAY_LINE[111].CARRY4_inst_init_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.827 r  core/INIT_DELAY_LINE[112].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.827    core/INIT_DELAY_LINE[112].CARRY4_inst_init_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.941 r  core/INIT_DELAY_LINE[113].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    13.941    core/INIT_DELAY_LINE[113].CARRY4_inst_init_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.055 r  core/INIT_DELAY_LINE[114].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.055    core/INIT_DELAY_LINE[114].CARRY4_inst_init_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.169 r  core/INIT_DELAY_LINE[115].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.169    core/INIT_DELAY_LINE[115].CARRY4_inst_init_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.283 r  core/INIT_DELAY_LINE[116].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.283    core/INIT_DELAY_LINE[116].CARRY4_inst_init_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.397 r  core/INIT_DELAY_LINE[117].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.397    core/INIT_DELAY_LINE[117].CARRY4_inst_init_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.511 r  core/INIT_DELAY_LINE[118].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.511    core/INIT_DELAY_LINE[118].CARRY4_inst_init_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.625 r  core/INIT_DELAY_LINE[119].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.625    core/INIT_DELAY_LINE[119].CARRY4_inst_init_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.739 r  core/INIT_DELAY_LINE[120].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.739    core/INIT_DELAY_LINE[120].CARRY4_inst_init_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.853 r  core/INIT_DELAY_LINE[121].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.853    core/INIT_DELAY_LINE[121].CARRY4_inst_init_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.967 r  core/INIT_DELAY_LINE[122].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    14.967    core/INIT_DELAY_LINE[122].CARRY4_inst_init_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.081 r  core/INIT_DELAY_LINE[123].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.081    core/INIT_DELAY_LINE[123].CARRY4_inst_init_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.195 r  core/INIT_DELAY_LINE[124].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    15.204    core/INIT_DELAY_LINE[124].CARRY4_inst_init_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.318 r  core/INIT_DELAY_LINE[125].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.318    core/INIT_DELAY_LINE[125].CARRY4_inst_init_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.432 r  core/INIT_DELAY_LINE[126].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.432    core/INIT_DELAY_LINE[126].CARRY4_inst_init_n_0
    SLICE_X39Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.546 r  core/INIT_DELAY_LINE[127].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.546    core/INIT_DELAY_LINE[127].CARRY4_inst_init_n_0
    SLICE_X39Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.660 r  core/INIT_DELAY_LINE[128].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.660    core/INIT_DELAY_LINE[128].CARRY4_inst_init_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.774 r  core/INIT_DELAY_LINE[129].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.774    core/INIT_DELAY_LINE[129].CARRY4_inst_init_n_0
    SLICE_X39Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.888 r  core/INIT_DELAY_LINE[130].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    15.888    core/INIT_DELAY_LINE[130].CARRY4_inst_init_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.002 r  core/INIT_DELAY_LINE[131].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.002    core/INIT_DELAY_LINE[131].CARRY4_inst_init_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.116 r  core/INIT_DELAY_LINE[132].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.116    core/INIT_DELAY_LINE[132].CARRY4_inst_init_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.230 r  core/INIT_DELAY_LINE[133].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.230    core/INIT_DELAY_LINE[133].CARRY4_inst_init_n_0
    SLICE_X39Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.344 r  core/INIT_DELAY_LINE[134].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.344    core/INIT_DELAY_LINE[134].CARRY4_inst_init_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.458 r  core/INIT_DELAY_LINE[135].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.458    core/INIT_DELAY_LINE[135].CARRY4_inst_init_n_0
    SLICE_X39Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.572 r  core/INIT_DELAY_LINE[136].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.572    core/INIT_DELAY_LINE[136].CARRY4_inst_init_n_0
    SLICE_X39Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.686 r  core/INIT_DELAY_LINE[137].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.686    core/INIT_DELAY_LINE[137].CARRY4_inst_init_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.800 r  core/INIT_DELAY_LINE[138].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.800    core/INIT_DELAY_LINE[138].CARRY4_inst_init_n_0
    SLICE_X39Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.914 r  core/INIT_DELAY_LINE[139].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    16.914    core/INIT_DELAY_LINE[139].CARRY4_inst_init_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.028 r  core/INIT_DELAY_LINE[140].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.028    core/INIT_DELAY_LINE[140].CARRY4_inst_init_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.142 r  core/INIT_DELAY_LINE[141].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.142    core/INIT_DELAY_LINE[141].CARRY4_inst_init_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.256 r  core/INIT_DELAY_LINE[142].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.256    core/INIT_DELAY_LINE[142].CARRY4_inst_init_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.370 r  core/INIT_DELAY_LINE[143].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.370    core/INIT_DELAY_LINE[143].CARRY4_inst_init_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.484 r  core/INIT_DELAY_LINE[144].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.484    core/INIT_DELAY_LINE[144].CARRY4_inst_init_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.598 r  core/INIT_DELAY_LINE[145].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.598    core/INIT_DELAY_LINE[145].CARRY4_inst_init_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.712 r  core/INIT_DELAY_LINE[146].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.712    core/INIT_DELAY_LINE[146].CARRY4_inst_init_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.826 r  core/INIT_DELAY_LINE[147].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.826    core/INIT_DELAY_LINE[147].CARRY4_inst_init_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.940 r  core/INIT_DELAY_LINE[148].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    17.940    core/INIT_DELAY_LINE[148].CARRY4_inst_init_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.054 r  core/INIT_DELAY_LINE[149].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    18.055    core/INIT_DELAY_LINE[149].CARRY4_inst_init_n_0
    SLICE_X39Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.169 r  core/INIT_DELAY_LINE[150].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.169    core/INIT_DELAY_LINE[150].CARRY4_inst_init_n_0
    SLICE_X39Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.283 r  core/INIT_DELAY_LINE[151].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.283    core/INIT_DELAY_LINE[151].CARRY4_inst_init_n_0
    SLICE_X39Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.397 r  core/INIT_DELAY_LINE[152].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.397    core/INIT_DELAY_LINE[152].CARRY4_inst_init_n_0
    SLICE_X39Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.511 r  core/INIT_DELAY_LINE[153].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.511    core/INIT_DELAY_LINE[153].CARRY4_inst_init_n_0
    SLICE_X39Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.625 r  core/INIT_DELAY_LINE[154].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.625    core/INIT_DELAY_LINE[154].CARRY4_inst_init_n_0
    SLICE_X39Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.739 r  core/INIT_DELAY_LINE[155].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.739    core/INIT_DELAY_LINE[155].CARRY4_inst_init_n_0
    SLICE_X39Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.853 r  core/INIT_DELAY_LINE[156].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.853    core/INIT_DELAY_LINE[156].CARRY4_inst_init_n_0
    SLICE_X39Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.967 r  core/INIT_DELAY_LINE[157].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    18.967    core/INIT_DELAY_LINE[157].CARRY4_inst_init_n_0
    SLICE_X39Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.081 r  core/INIT_DELAY_LINE[158].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.081    core/INIT_DELAY_LINE[158].CARRY4_inst_init_n_0
    SLICE_X39Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.195 r  core/INIT_DELAY_LINE[159].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.195    core/INIT_DELAY_LINE[159].CARRY4_inst_init_n_0
    SLICE_X39Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.309 r  core/INIT_DELAY_LINE[160].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.309    core/INIT_DELAY_LINE[160].CARRY4_inst_init_n_0
    SLICE_X39Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.423 r  core/INIT_DELAY_LINE[161].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.423    core/INIT_DELAY_LINE[161].CARRY4_inst_init_n_0
    SLICE_X39Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.537 r  core/INIT_DELAY_LINE[162].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.537    core/INIT_DELAY_LINE[162].CARRY4_inst_init_n_0
    SLICE_X39Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.651 r  core/INIT_DELAY_LINE[163].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.651    core/INIT_DELAY_LINE[163].CARRY4_inst_init_n_0
    SLICE_X39Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.765 r  core/INIT_DELAY_LINE[164].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.765    core/INIT_DELAY_LINE[164].CARRY4_inst_init_n_0
    SLICE_X39Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.879 r  core/INIT_DELAY_LINE[165].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.879    core/INIT_DELAY_LINE[165].CARRY4_inst_init_n_0
    SLICE_X39Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.993 r  core/INIT_DELAY_LINE[166].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.993    core/INIT_DELAY_LINE[166].CARRY4_inst_init_n_0
    SLICE_X39Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.107 r  core/INIT_DELAY_LINE[167].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.107    core/INIT_DELAY_LINE[167].CARRY4_inst_init_n_0
    SLICE_X39Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.221 r  core/INIT_DELAY_LINE[168].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.221    core/INIT_DELAY_LINE[168].CARRY4_inst_init_n_0
    SLICE_X39Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.335 r  core/INIT_DELAY_LINE[169].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.335    core/INIT_DELAY_LINE[169].CARRY4_inst_init_n_0
    SLICE_X39Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.449 r  core/INIT_DELAY_LINE[170].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.449    core/INIT_DELAY_LINE[170].CARRY4_inst_init_n_0
    SLICE_X39Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.563 r  core/INIT_DELAY_LINE[171].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.563    core/INIT_DELAY_LINE[171].CARRY4_inst_init_n_0
    SLICE_X39Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.677 r  core/INIT_DELAY_LINE[172].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.677    core/INIT_DELAY_LINE[172].CARRY4_inst_init_n_0
    SLICE_X39Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.791 r  core/INIT_DELAY_LINE[173].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.791    core/INIT_DELAY_LINE[173].CARRY4_inst_init_n_0
    SLICE_X39Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.905 r  core/INIT_DELAY_LINE[174].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    20.914    core/INIT_DELAY_LINE[174].CARRY4_inst_init_n_0
    SLICE_X39Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.028 r  core/INIT_DELAY_LINE[175].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.028    core/INIT_DELAY_LINE[175].CARRY4_inst_init_n_0
    SLICE_X39Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.142 r  core/INIT_DELAY_LINE[176].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.142    core/INIT_DELAY_LINE[176].CARRY4_inst_init_n_0
    SLICE_X39Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.256 r  core/INIT_DELAY_LINE[177].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.256    core/INIT_DELAY_LINE[177].CARRY4_inst_init_n_0
    SLICE_X39Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.370 r  core/INIT_DELAY_LINE[178].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.370    core/INIT_DELAY_LINE[178].CARRY4_inst_init_n_0
    SLICE_X39Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.484 r  core/INIT_DELAY_LINE[179].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.484    core/INIT_DELAY_LINE[179].CARRY4_inst_init_n_0
    SLICE_X39Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.598 r  core/INIT_DELAY_LINE[180].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.598    core/INIT_DELAY_LINE[180].CARRY4_inst_init_n_0
    SLICE_X39Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.712 r  core/INIT_DELAY_LINE[181].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.712    core/INIT_DELAY_LINE[181].CARRY4_inst_init_n_0
    SLICE_X39Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.826 r  core/INIT_DELAY_LINE[182].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.826    core/INIT_DELAY_LINE[182].CARRY4_inst_init_n_0
    SLICE_X39Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.940 r  core/INIT_DELAY_LINE[183].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.940    core/INIT_DELAY_LINE[183].CARRY4_inst_init_n_0
    SLICE_X39Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.054 r  core/INIT_DELAY_LINE[184].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.054    core/INIT_DELAY_LINE[184].CARRY4_inst_init_n_0
    SLICE_X39Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.168 r  core/INIT_DELAY_LINE[185].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.168    core/INIT_DELAY_LINE[185].CARRY4_inst_init_n_0
    SLICE_X39Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.282 r  core/INIT_DELAY_LINE[186].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.282    core/INIT_DELAY_LINE[186].CARRY4_inst_init_n_0
    SLICE_X39Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.396 r  core/INIT_DELAY_LINE[187].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.396    core/INIT_DELAY_LINE[187].CARRY4_inst_init_n_0
    SLICE_X39Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.510 r  core/INIT_DELAY_LINE[188].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.510    core/INIT_DELAY_LINE[188].CARRY4_inst_init_n_0
    SLICE_X39Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.624 r  core/INIT_DELAY_LINE[189].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.624    core/INIT_DELAY_LINE[189].CARRY4_inst_init_n_0
    SLICE_X39Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.738 r  core/INIT_DELAY_LINE[190].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.738    core/INIT_DELAY_LINE[190].CARRY4_inst_init_n_0
    SLICE_X39Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.852 r  core/INIT_DELAY_LINE[191].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.852    core/INIT_DELAY_LINE[191].CARRY4_inst_init_n_0
    SLICE_X39Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.966 r  core/INIT_DELAY_LINE[192].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.966    core/INIT_DELAY_LINE[192].CARRY4_inst_init_n_0
    SLICE_X39Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.080 r  core/INIT_DELAY_LINE[193].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.080    core/INIT_DELAY_LINE[193].CARRY4_inst_init_n_0
    SLICE_X39Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.194 r  core/INIT_DELAY_LINE[194].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.194    core/INIT_DELAY_LINE[194].CARRY4_inst_init_n_0
    SLICE_X39Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.308 r  core/INIT_DELAY_LINE[195].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.308    core/INIT_DELAY_LINE[195].CARRY4_inst_init_n_0
    SLICE_X39Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.422 r  core/INIT_DELAY_LINE[196].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.422    core/INIT_DELAY_LINE[196].CARRY4_inst_init_n_0
    SLICE_X39Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.536 r  core/INIT_DELAY_LINE[197].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.536    core/INIT_DELAY_LINE[197].CARRY4_inst_init_n_0
    SLICE_X39Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.650 r  core/INIT_DELAY_LINE[198].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.650    core/INIT_DELAY_LINE[198].CARRY4_inst_init_n_0
    SLICE_X39Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.764 r  core/INIT_DELAY_LINE[199].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           1.911    25.675    core/INIT_DELAY_LINE[199].CARRY4_inst_init_n_0
    SLICE_X38Y161        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.270 r  core/INIT_DELAY_LINE[200].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.270    core/INIT_DELAY_LINE[200].CARRY4_inst_init_n_0
    SLICE_X38Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.387 r  core/INIT_DELAY_LINE[201].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.387    core/INIT_DELAY_LINE[201].CARRY4_inst_init_n_0
    SLICE_X38Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.504 r  core/INIT_DELAY_LINE[202].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.504    core/INIT_DELAY_LINE[202].CARRY4_inst_init_n_0
    SLICE_X38Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.621 r  core/INIT_DELAY_LINE[203].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.621    core/INIT_DELAY_LINE[203].CARRY4_inst_init_n_0
    SLICE_X38Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.738 r  core/INIT_DELAY_LINE[204].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.738    core/INIT_DELAY_LINE[204].CARRY4_inst_init_n_0
    SLICE_X38Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.855 r  core/INIT_DELAY_LINE[205].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.855    core/INIT_DELAY_LINE[205].CARRY4_inst_init_n_0
    SLICE_X38Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.972 r  core/INIT_DELAY_LINE[206].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.972    core/INIT_DELAY_LINE[206].CARRY4_inst_init_n_0
    SLICE_X38Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.089 r  core/INIT_DELAY_LINE[207].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.089    core/INIT_DELAY_LINE[207].CARRY4_inst_init_n_0
    SLICE_X38Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.206 r  core/INIT_DELAY_LINE[208].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.206    core/INIT_DELAY_LINE[208].CARRY4_inst_init_n_0
    SLICE_X38Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.323 r  core/INIT_DELAY_LINE[209].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.323    core/INIT_DELAY_LINE[209].CARRY4_inst_init_n_0
    SLICE_X38Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.440 r  core/INIT_DELAY_LINE[210].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.440    core/INIT_DELAY_LINE[210].CARRY4_inst_init_n_0
    SLICE_X38Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.557 r  core/INIT_DELAY_LINE[211].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.557    core/INIT_DELAY_LINE[211].CARRY4_inst_init_n_0
    SLICE_X38Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.674 r  core/INIT_DELAY_LINE[212].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           2.041    29.715    core/trigger_d
    SLICE_X38Y125        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    30.310 r  core/DELAY_LINE[0].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.310    core/delay_line[3]
    SLICE_X38Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.427 r  core/DELAY_LINE[1].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.427    core/delay_line[7]
    SLICE_X38Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.544 r  core/DELAY_LINE[2].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.544    core/delay_line[11]
    SLICE_X38Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.661 r  core/DELAY_LINE[3].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.661    core/delay_line[15]
    SLICE_X38Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.778 r  core/DELAY_LINE[4].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.778    core/delay_line[19]
    SLICE_X38Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.895 r  core/DELAY_LINE[5].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    30.895    core/delay_line[23]
    SLICE_X38Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.012 r  core/DELAY_LINE[6].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.012    core/delay_line[27]
    SLICE_X38Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.129 r  core/DELAY_LINE[7].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.129    core/delay_line[31]
    SLICE_X38Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.246 r  core/DELAY_LINE[8].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.246    core/delay_line[35]
    SLICE_X38Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.363 r  core/DELAY_LINE[9].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.363    core/delay_line[39]
    SLICE_X38Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.480 r  core/DELAY_LINE[10].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.480    core/delay_line[43]
    SLICE_X38Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.597 r  core/DELAY_LINE[11].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.597    core/delay_line[47]
    SLICE_X38Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.714 r  core/DELAY_LINE[12].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    31.714    core/delay_line[51]
    SLICE_X38Y138        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.968 r  core/DELAY_LINE[13].CARRY4_inst/CO[0]
                         net (fo=1, routed)           0.000    31.968    core/delay_line[52]
    SLICE_X38Y138        FDRE                                         r  core/LATCHED_OUTPUT[52].FDR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    20.286 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.448    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    14.124 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.763    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.854 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         1.499    17.353    core/clk
    SLICE_X38Y138        FDRE                                         r  core/LATCHED_OUTPUT[52].FDR_1/C
                         clock pessimism              0.395    17.748    
                         clock uncertainty           -0.204    17.545    
    SLICE_X38Y138        FDRE (Setup_fdre_C_D)        0.094    17.639    core/LATCHED_OUTPUT[52].FDR_1
  -------------------------------------------------------------------
                         required time                         17.639    
                         arrival time                         -31.968    
  -------------------------------------------------------------------
                         slack                                -14.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.873ns  (arrival time - required time)
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@1.000ns period=20.000ns})
  Destination:            core/LATCHED_OUTPUT[1].FDR_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.125ns  (clk_out1_clk_wiz_0 rise@18.875ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        11.471ns  (logic 8.769ns (76.446%)  route 2.702ns (23.554%))
  Logic Levels:           215  (BUFG=1 CARRY4=214)
  Clock Path Skew:        1.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns = ( 18.020 - 18.875 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 18.311 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    18.311 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    18.810    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    18.836 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.694    19.530    core/trigger
    SLICE_X39Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    19.703 r  core/INIT_DELAY_LINE[0].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.703    core/INIT_DELAY_LINE[0].CARRY4_inst_init_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.742 r  core/INIT_DELAY_LINE[1].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.742    core/INIT_DELAY_LINE[1].CARRY4_inst_init_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.781 r  core/INIT_DELAY_LINE[2].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.781    core/INIT_DELAY_LINE[2].CARRY4_inst_init_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.820 r  core/INIT_DELAY_LINE[3].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.820    core/INIT_DELAY_LINE[3].CARRY4_inst_init_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.859 r  core/INIT_DELAY_LINE[4].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.859    core/INIT_DELAY_LINE[4].CARRY4_inst_init_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.898 r  core/INIT_DELAY_LINE[5].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.898    core/INIT_DELAY_LINE[5].CARRY4_inst_init_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.937 r  core/INIT_DELAY_LINE[6].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.937    core/INIT_DELAY_LINE[6].CARRY4_inst_init_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.976 r  core/INIT_DELAY_LINE[7].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.976    core/INIT_DELAY_LINE[7].CARRY4_inst_init_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.015 r  core/INIT_DELAY_LINE[8].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.015    core/INIT_DELAY_LINE[8].CARRY4_inst_init_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.054 r  core/INIT_DELAY_LINE[9].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.054    core/INIT_DELAY_LINE[9].CARRY4_inst_init_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.093 r  core/INIT_DELAY_LINE[10].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.093    core/INIT_DELAY_LINE[10].CARRY4_inst_init_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.132 r  core/INIT_DELAY_LINE[11].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.132    core/INIT_DELAY_LINE[11].CARRY4_inst_init_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.171 r  core/INIT_DELAY_LINE[12].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.171    core/INIT_DELAY_LINE[12].CARRY4_inst_init_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.210 r  core/INIT_DELAY_LINE[13].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.210    core/INIT_DELAY_LINE[13].CARRY4_inst_init_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.249 r  core/INIT_DELAY_LINE[14].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.249    core/INIT_DELAY_LINE[14].CARRY4_inst_init_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.288 r  core/INIT_DELAY_LINE[15].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.288    core/INIT_DELAY_LINE[15].CARRY4_inst_init_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.327 r  core/INIT_DELAY_LINE[16].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.327    core/INIT_DELAY_LINE[16].CARRY4_inst_init_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.366 r  core/INIT_DELAY_LINE[17].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.366    core/INIT_DELAY_LINE[17].CARRY4_inst_init_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.405 r  core/INIT_DELAY_LINE[18].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.405    core/INIT_DELAY_LINE[18].CARRY4_inst_init_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.444 r  core/INIT_DELAY_LINE[19].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.444    core/INIT_DELAY_LINE[19].CARRY4_inst_init_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.483 r  core/INIT_DELAY_LINE[20].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.483    core/INIT_DELAY_LINE[20].CARRY4_inst_init_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.522 r  core/INIT_DELAY_LINE[21].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.522    core/INIT_DELAY_LINE[21].CARRY4_inst_init_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.561 r  core/INIT_DELAY_LINE[22].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.561    core/INIT_DELAY_LINE[22].CARRY4_inst_init_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.600 r  core/INIT_DELAY_LINE[23].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.600    core/INIT_DELAY_LINE[23].CARRY4_inst_init_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.639 r  core/INIT_DELAY_LINE[24].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    20.648    core/INIT_DELAY_LINE[24].CARRY4_inst_init_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.687 r  core/INIT_DELAY_LINE[25].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.687    core/INIT_DELAY_LINE[25].CARRY4_inst_init_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.726 r  core/INIT_DELAY_LINE[26].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.726    core/INIT_DELAY_LINE[26].CARRY4_inst_init_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.765 r  core/INIT_DELAY_LINE[27].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.765    core/INIT_DELAY_LINE[27].CARRY4_inst_init_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.804 r  core/INIT_DELAY_LINE[28].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.804    core/INIT_DELAY_LINE[28].CARRY4_inst_init_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.843 r  core/INIT_DELAY_LINE[29].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.843    core/INIT_DELAY_LINE[29].CARRY4_inst_init_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.882 r  core/INIT_DELAY_LINE[30].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.882    core/INIT_DELAY_LINE[30].CARRY4_inst_init_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.921 r  core/INIT_DELAY_LINE[31].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.921    core/INIT_DELAY_LINE[31].CARRY4_inst_init_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.960 r  core/INIT_DELAY_LINE[32].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.960    core/INIT_DELAY_LINE[32].CARRY4_inst_init_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.999 r  core/INIT_DELAY_LINE[33].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.999    core/INIT_DELAY_LINE[33].CARRY4_inst_init_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.038 r  core/INIT_DELAY_LINE[34].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.038    core/INIT_DELAY_LINE[34].CARRY4_inst_init_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.077 r  core/INIT_DELAY_LINE[35].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.077    core/INIT_DELAY_LINE[35].CARRY4_inst_init_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.116 r  core/INIT_DELAY_LINE[36].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.116    core/INIT_DELAY_LINE[36].CARRY4_inst_init_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.155 r  core/INIT_DELAY_LINE[37].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.155    core/INIT_DELAY_LINE[37].CARRY4_inst_init_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.194 r  core/INIT_DELAY_LINE[38].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.194    core/INIT_DELAY_LINE[38].CARRY4_inst_init_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.233 r  core/INIT_DELAY_LINE[39].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.233    core/INIT_DELAY_LINE[39].CARRY4_inst_init_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.272 r  core/INIT_DELAY_LINE[40].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.272    core/INIT_DELAY_LINE[40].CARRY4_inst_init_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.311 r  core/INIT_DELAY_LINE[41].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.311    core/INIT_DELAY_LINE[41].CARRY4_inst_init_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.350 r  core/INIT_DELAY_LINE[42].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.350    core/INIT_DELAY_LINE[42].CARRY4_inst_init_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.389 r  core/INIT_DELAY_LINE[43].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.389    core/INIT_DELAY_LINE[43].CARRY4_inst_init_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.428 r  core/INIT_DELAY_LINE[44].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.428    core/INIT_DELAY_LINE[44].CARRY4_inst_init_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.467 r  core/INIT_DELAY_LINE[45].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.467    core/INIT_DELAY_LINE[45].CARRY4_inst_init_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.506 r  core/INIT_DELAY_LINE[46].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.506    core/INIT_DELAY_LINE[46].CARRY4_inst_init_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.545 r  core/INIT_DELAY_LINE[47].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.545    core/INIT_DELAY_LINE[47].CARRY4_inst_init_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.584 r  core/INIT_DELAY_LINE[48].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.584    core/INIT_DELAY_LINE[48].CARRY4_inst_init_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.623 r  core/INIT_DELAY_LINE[49].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    21.624    core/INIT_DELAY_LINE[49].CARRY4_inst_init_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.663 r  core/INIT_DELAY_LINE[50].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.663    core/INIT_DELAY_LINE[50].CARRY4_inst_init_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.702 r  core/INIT_DELAY_LINE[51].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.702    core/INIT_DELAY_LINE[51].CARRY4_inst_init_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.741 r  core/INIT_DELAY_LINE[52].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.741    core/INIT_DELAY_LINE[52].CARRY4_inst_init_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.780 r  core/INIT_DELAY_LINE[53].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.780    core/INIT_DELAY_LINE[53].CARRY4_inst_init_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.819 r  core/INIT_DELAY_LINE[54].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.819    core/INIT_DELAY_LINE[54].CARRY4_inst_init_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.858 r  core/INIT_DELAY_LINE[55].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.858    core/INIT_DELAY_LINE[55].CARRY4_inst_init_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.897 r  core/INIT_DELAY_LINE[56].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.897    core/INIT_DELAY_LINE[56].CARRY4_inst_init_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.936 r  core/INIT_DELAY_LINE[57].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.936    core/INIT_DELAY_LINE[57].CARRY4_inst_init_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.975 r  core/INIT_DELAY_LINE[58].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.975    core/INIT_DELAY_LINE[58].CARRY4_inst_init_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.014 r  core/INIT_DELAY_LINE[59].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.014    core/INIT_DELAY_LINE[59].CARRY4_inst_init_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.053 r  core/INIT_DELAY_LINE[60].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.053    core/INIT_DELAY_LINE[60].CARRY4_inst_init_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.092 r  core/INIT_DELAY_LINE[61].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.092    core/INIT_DELAY_LINE[61].CARRY4_inst_init_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.131 r  core/INIT_DELAY_LINE[62].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.131    core/INIT_DELAY_LINE[62].CARRY4_inst_init_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.170 r  core/INIT_DELAY_LINE[63].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.170    core/INIT_DELAY_LINE[63].CARRY4_inst_init_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.209 r  core/INIT_DELAY_LINE[64].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.209    core/INIT_DELAY_LINE[64].CARRY4_inst_init_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.248 r  core/INIT_DELAY_LINE[65].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.248    core/INIT_DELAY_LINE[65].CARRY4_inst_init_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.287 r  core/INIT_DELAY_LINE[66].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.287    core/INIT_DELAY_LINE[66].CARRY4_inst_init_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.326 r  core/INIT_DELAY_LINE[67].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.326    core/INIT_DELAY_LINE[67].CARRY4_inst_init_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.365 r  core/INIT_DELAY_LINE[68].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.365    core/INIT_DELAY_LINE[68].CARRY4_inst_init_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.404 r  core/INIT_DELAY_LINE[69].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.404    core/INIT_DELAY_LINE[69].CARRY4_inst_init_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.443 r  core/INIT_DELAY_LINE[70].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.443    core/INIT_DELAY_LINE[70].CARRY4_inst_init_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.482 r  core/INIT_DELAY_LINE[71].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.482    core/INIT_DELAY_LINE[71].CARRY4_inst_init_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.521 r  core/INIT_DELAY_LINE[72].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.521    core/INIT_DELAY_LINE[72].CARRY4_inst_init_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.560 r  core/INIT_DELAY_LINE[73].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.560    core/INIT_DELAY_LINE[73].CARRY4_inst_init_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.599 r  core/INIT_DELAY_LINE[74].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    22.608    core/INIT_DELAY_LINE[74].CARRY4_inst_init_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.647 r  core/INIT_DELAY_LINE[75].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.647    core/INIT_DELAY_LINE[75].CARRY4_inst_init_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.686 r  core/INIT_DELAY_LINE[76].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.686    core/INIT_DELAY_LINE[76].CARRY4_inst_init_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.725 r  core/INIT_DELAY_LINE[77].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.725    core/INIT_DELAY_LINE[77].CARRY4_inst_init_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.764 r  core/INIT_DELAY_LINE[78].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.764    core/INIT_DELAY_LINE[78].CARRY4_inst_init_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.803 r  core/INIT_DELAY_LINE[79].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.803    core/INIT_DELAY_LINE[79].CARRY4_inst_init_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.842 r  core/INIT_DELAY_LINE[80].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.842    core/INIT_DELAY_LINE[80].CARRY4_inst_init_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.881 r  core/INIT_DELAY_LINE[81].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.881    core/INIT_DELAY_LINE[81].CARRY4_inst_init_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.920 r  core/INIT_DELAY_LINE[82].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.920    core/INIT_DELAY_LINE[82].CARRY4_inst_init_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.959 r  core/INIT_DELAY_LINE[83].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.959    core/INIT_DELAY_LINE[83].CARRY4_inst_init_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.998 r  core/INIT_DELAY_LINE[84].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.998    core/INIT_DELAY_LINE[84].CARRY4_inst_init_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.037 r  core/INIT_DELAY_LINE[85].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.037    core/INIT_DELAY_LINE[85].CARRY4_inst_init_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.076 r  core/INIT_DELAY_LINE[86].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.076    core/INIT_DELAY_LINE[86].CARRY4_inst_init_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.115 r  core/INIT_DELAY_LINE[87].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.115    core/INIT_DELAY_LINE[87].CARRY4_inst_init_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.154 r  core/INIT_DELAY_LINE[88].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.154    core/INIT_DELAY_LINE[88].CARRY4_inst_init_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.193 r  core/INIT_DELAY_LINE[89].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.193    core/INIT_DELAY_LINE[89].CARRY4_inst_init_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.232 r  core/INIT_DELAY_LINE[90].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.232    core/INIT_DELAY_LINE[90].CARRY4_inst_init_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.271 r  core/INIT_DELAY_LINE[91].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.271    core/INIT_DELAY_LINE[91].CARRY4_inst_init_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.310 r  core/INIT_DELAY_LINE[92].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.310    core/INIT_DELAY_LINE[92].CARRY4_inst_init_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.349 r  core/INIT_DELAY_LINE[93].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.349    core/INIT_DELAY_LINE[93].CARRY4_inst_init_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.388 r  core/INIT_DELAY_LINE[94].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.388    core/INIT_DELAY_LINE[94].CARRY4_inst_init_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.427 r  core/INIT_DELAY_LINE[95].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.427    core/INIT_DELAY_LINE[95].CARRY4_inst_init_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.466 r  core/INIT_DELAY_LINE[96].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.466    core/INIT_DELAY_LINE[96].CARRY4_inst_init_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.505 r  core/INIT_DELAY_LINE[97].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.505    core/INIT_DELAY_LINE[97].CARRY4_inst_init_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.544 r  core/INIT_DELAY_LINE[98].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.544    core/INIT_DELAY_LINE[98].CARRY4_inst_init_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.583 r  core/INIT_DELAY_LINE[99].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    23.583    core/INIT_DELAY_LINE[99].CARRY4_inst_init_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.622 r  core/INIT_DELAY_LINE[100].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.622    core/INIT_DELAY_LINE[100].CARRY4_inst_init_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.661 r  core/INIT_DELAY_LINE[101].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.661    core/INIT_DELAY_LINE[101].CARRY4_inst_init_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.700 r  core/INIT_DELAY_LINE[102].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.700    core/INIT_DELAY_LINE[102].CARRY4_inst_init_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.739 r  core/INIT_DELAY_LINE[103].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.739    core/INIT_DELAY_LINE[103].CARRY4_inst_init_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.778 r  core/INIT_DELAY_LINE[104].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.778    core/INIT_DELAY_LINE[104].CARRY4_inst_init_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.817 r  core/INIT_DELAY_LINE[105].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.817    core/INIT_DELAY_LINE[105].CARRY4_inst_init_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.856 r  core/INIT_DELAY_LINE[106].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.856    core/INIT_DELAY_LINE[106].CARRY4_inst_init_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.895 r  core/INIT_DELAY_LINE[107].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.895    core/INIT_DELAY_LINE[107].CARRY4_inst_init_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.934 r  core/INIT_DELAY_LINE[108].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.934    core/INIT_DELAY_LINE[108].CARRY4_inst_init_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.973 r  core/INIT_DELAY_LINE[109].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.973    core/INIT_DELAY_LINE[109].CARRY4_inst_init_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.012 r  core/INIT_DELAY_LINE[110].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.012    core/INIT_DELAY_LINE[110].CARRY4_inst_init_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.051 r  core/INIT_DELAY_LINE[111].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.051    core/INIT_DELAY_LINE[111].CARRY4_inst_init_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.090 r  core/INIT_DELAY_LINE[112].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.090    core/INIT_DELAY_LINE[112].CARRY4_inst_init_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.129 r  core/INIT_DELAY_LINE[113].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.129    core/INIT_DELAY_LINE[113].CARRY4_inst_init_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.168 r  core/INIT_DELAY_LINE[114].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.168    core/INIT_DELAY_LINE[114].CARRY4_inst_init_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.207 r  core/INIT_DELAY_LINE[115].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.207    core/INIT_DELAY_LINE[115].CARRY4_inst_init_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.246 r  core/INIT_DELAY_LINE[116].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.246    core/INIT_DELAY_LINE[116].CARRY4_inst_init_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.285 r  core/INIT_DELAY_LINE[117].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.285    core/INIT_DELAY_LINE[117].CARRY4_inst_init_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.324 r  core/INIT_DELAY_LINE[118].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.324    core/INIT_DELAY_LINE[118].CARRY4_inst_init_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.363 r  core/INIT_DELAY_LINE[119].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.363    core/INIT_DELAY_LINE[119].CARRY4_inst_init_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.402 r  core/INIT_DELAY_LINE[120].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.402    core/INIT_DELAY_LINE[120].CARRY4_inst_init_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.441 r  core/INIT_DELAY_LINE[121].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.441    core/INIT_DELAY_LINE[121].CARRY4_inst_init_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.480 r  core/INIT_DELAY_LINE[122].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.480    core/INIT_DELAY_LINE[122].CARRY4_inst_init_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.519 r  core/INIT_DELAY_LINE[123].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.519    core/INIT_DELAY_LINE[123].CARRY4_inst_init_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.558 r  core/INIT_DELAY_LINE[124].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    24.567    core/INIT_DELAY_LINE[124].CARRY4_inst_init_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.606 r  core/INIT_DELAY_LINE[125].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.606    core/INIT_DELAY_LINE[125].CARRY4_inst_init_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.645 r  core/INIT_DELAY_LINE[126].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.645    core/INIT_DELAY_LINE[126].CARRY4_inst_init_n_0
    SLICE_X39Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.684 r  core/INIT_DELAY_LINE[127].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.684    core/INIT_DELAY_LINE[127].CARRY4_inst_init_n_0
    SLICE_X39Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.723 r  core/INIT_DELAY_LINE[128].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.723    core/INIT_DELAY_LINE[128].CARRY4_inst_init_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.762 r  core/INIT_DELAY_LINE[129].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.762    core/INIT_DELAY_LINE[129].CARRY4_inst_init_n_0
    SLICE_X39Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.801 r  core/INIT_DELAY_LINE[130].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.801    core/INIT_DELAY_LINE[130].CARRY4_inst_init_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.840 r  core/INIT_DELAY_LINE[131].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.840    core/INIT_DELAY_LINE[131].CARRY4_inst_init_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.879 r  core/INIT_DELAY_LINE[132].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.879    core/INIT_DELAY_LINE[132].CARRY4_inst_init_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.918 r  core/INIT_DELAY_LINE[133].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.918    core/INIT_DELAY_LINE[133].CARRY4_inst_init_n_0
    SLICE_X39Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.957 r  core/INIT_DELAY_LINE[134].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.957    core/INIT_DELAY_LINE[134].CARRY4_inst_init_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.996 r  core/INIT_DELAY_LINE[135].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.996    core/INIT_DELAY_LINE[135].CARRY4_inst_init_n_0
    SLICE_X39Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.035 r  core/INIT_DELAY_LINE[136].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.035    core/INIT_DELAY_LINE[136].CARRY4_inst_init_n_0
    SLICE_X39Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.074 r  core/INIT_DELAY_LINE[137].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.074    core/INIT_DELAY_LINE[137].CARRY4_inst_init_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.113 r  core/INIT_DELAY_LINE[138].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.113    core/INIT_DELAY_LINE[138].CARRY4_inst_init_n_0
    SLICE_X39Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.152 r  core/INIT_DELAY_LINE[139].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.152    core/INIT_DELAY_LINE[139].CARRY4_inst_init_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.191 r  core/INIT_DELAY_LINE[140].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.191    core/INIT_DELAY_LINE[140].CARRY4_inst_init_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.230 r  core/INIT_DELAY_LINE[141].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.230    core/INIT_DELAY_LINE[141].CARRY4_inst_init_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.269 r  core/INIT_DELAY_LINE[142].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.269    core/INIT_DELAY_LINE[142].CARRY4_inst_init_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.308 r  core/INIT_DELAY_LINE[143].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.308    core/INIT_DELAY_LINE[143].CARRY4_inst_init_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.347 r  core/INIT_DELAY_LINE[144].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.347    core/INIT_DELAY_LINE[144].CARRY4_inst_init_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.386 r  core/INIT_DELAY_LINE[145].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.386    core/INIT_DELAY_LINE[145].CARRY4_inst_init_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.425 r  core/INIT_DELAY_LINE[146].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.425    core/INIT_DELAY_LINE[146].CARRY4_inst_init_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.464 r  core/INIT_DELAY_LINE[147].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.464    core/INIT_DELAY_LINE[147].CARRY4_inst_init_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.503 r  core/INIT_DELAY_LINE[148].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.503    core/INIT_DELAY_LINE[148].CARRY4_inst_init_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.542 r  core/INIT_DELAY_LINE[149].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    25.543    core/INIT_DELAY_LINE[149].CARRY4_inst_init_n_0
    SLICE_X39Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.582 r  core/INIT_DELAY_LINE[150].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.582    core/INIT_DELAY_LINE[150].CARRY4_inst_init_n_0
    SLICE_X39Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.621 r  core/INIT_DELAY_LINE[151].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.621    core/INIT_DELAY_LINE[151].CARRY4_inst_init_n_0
    SLICE_X39Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.660 r  core/INIT_DELAY_LINE[152].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.660    core/INIT_DELAY_LINE[152].CARRY4_inst_init_n_0
    SLICE_X39Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.699 r  core/INIT_DELAY_LINE[153].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.699    core/INIT_DELAY_LINE[153].CARRY4_inst_init_n_0
    SLICE_X39Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.738 r  core/INIT_DELAY_LINE[154].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.738    core/INIT_DELAY_LINE[154].CARRY4_inst_init_n_0
    SLICE_X39Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.777 r  core/INIT_DELAY_LINE[155].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.777    core/INIT_DELAY_LINE[155].CARRY4_inst_init_n_0
    SLICE_X39Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.816 r  core/INIT_DELAY_LINE[156].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.816    core/INIT_DELAY_LINE[156].CARRY4_inst_init_n_0
    SLICE_X39Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.855 r  core/INIT_DELAY_LINE[157].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.855    core/INIT_DELAY_LINE[157].CARRY4_inst_init_n_0
    SLICE_X39Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.894 r  core/INIT_DELAY_LINE[158].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.894    core/INIT_DELAY_LINE[158].CARRY4_inst_init_n_0
    SLICE_X39Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.933 r  core/INIT_DELAY_LINE[159].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.933    core/INIT_DELAY_LINE[159].CARRY4_inst_init_n_0
    SLICE_X39Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.972 r  core/INIT_DELAY_LINE[160].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.972    core/INIT_DELAY_LINE[160].CARRY4_inst_init_n_0
    SLICE_X39Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.011 r  core/INIT_DELAY_LINE[161].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.011    core/INIT_DELAY_LINE[161].CARRY4_inst_init_n_0
    SLICE_X39Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.050 r  core/INIT_DELAY_LINE[162].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.050    core/INIT_DELAY_LINE[162].CARRY4_inst_init_n_0
    SLICE_X39Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.089 r  core/INIT_DELAY_LINE[163].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.089    core/INIT_DELAY_LINE[163].CARRY4_inst_init_n_0
    SLICE_X39Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.128 r  core/INIT_DELAY_LINE[164].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.128    core/INIT_DELAY_LINE[164].CARRY4_inst_init_n_0
    SLICE_X39Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.167 r  core/INIT_DELAY_LINE[165].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.167    core/INIT_DELAY_LINE[165].CARRY4_inst_init_n_0
    SLICE_X39Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.206 r  core/INIT_DELAY_LINE[166].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.206    core/INIT_DELAY_LINE[166].CARRY4_inst_init_n_0
    SLICE_X39Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.245 r  core/INIT_DELAY_LINE[167].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.245    core/INIT_DELAY_LINE[167].CARRY4_inst_init_n_0
    SLICE_X39Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.284 r  core/INIT_DELAY_LINE[168].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.284    core/INIT_DELAY_LINE[168].CARRY4_inst_init_n_0
    SLICE_X39Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.323 r  core/INIT_DELAY_LINE[169].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.323    core/INIT_DELAY_LINE[169].CARRY4_inst_init_n_0
    SLICE_X39Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.362 r  core/INIT_DELAY_LINE[170].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.362    core/INIT_DELAY_LINE[170].CARRY4_inst_init_n_0
    SLICE_X39Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.401 r  core/INIT_DELAY_LINE[171].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.401    core/INIT_DELAY_LINE[171].CARRY4_inst_init_n_0
    SLICE_X39Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.440 r  core/INIT_DELAY_LINE[172].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.440    core/INIT_DELAY_LINE[172].CARRY4_inst_init_n_0
    SLICE_X39Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.479 r  core/INIT_DELAY_LINE[173].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.479    core/INIT_DELAY_LINE[173].CARRY4_inst_init_n_0
    SLICE_X39Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.518 r  core/INIT_DELAY_LINE[174].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    26.527    core/INIT_DELAY_LINE[174].CARRY4_inst_init_n_0
    SLICE_X39Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.566 r  core/INIT_DELAY_LINE[175].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.566    core/INIT_DELAY_LINE[175].CARRY4_inst_init_n_0
    SLICE_X39Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.605 r  core/INIT_DELAY_LINE[176].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.605    core/INIT_DELAY_LINE[176].CARRY4_inst_init_n_0
    SLICE_X39Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.644 r  core/INIT_DELAY_LINE[177].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.644    core/INIT_DELAY_LINE[177].CARRY4_inst_init_n_0
    SLICE_X39Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.683 r  core/INIT_DELAY_LINE[178].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.683    core/INIT_DELAY_LINE[178].CARRY4_inst_init_n_0
    SLICE_X39Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.722 r  core/INIT_DELAY_LINE[179].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.722    core/INIT_DELAY_LINE[179].CARRY4_inst_init_n_0
    SLICE_X39Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.761 r  core/INIT_DELAY_LINE[180].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.761    core/INIT_DELAY_LINE[180].CARRY4_inst_init_n_0
    SLICE_X39Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.800 r  core/INIT_DELAY_LINE[181].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.800    core/INIT_DELAY_LINE[181].CARRY4_inst_init_n_0
    SLICE_X39Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.839 r  core/INIT_DELAY_LINE[182].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.839    core/INIT_DELAY_LINE[182].CARRY4_inst_init_n_0
    SLICE_X39Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.878 r  core/INIT_DELAY_LINE[183].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.878    core/INIT_DELAY_LINE[183].CARRY4_inst_init_n_0
    SLICE_X39Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.917 r  core/INIT_DELAY_LINE[184].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.917    core/INIT_DELAY_LINE[184].CARRY4_inst_init_n_0
    SLICE_X39Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.956 r  core/INIT_DELAY_LINE[185].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.956    core/INIT_DELAY_LINE[185].CARRY4_inst_init_n_0
    SLICE_X39Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.995 r  core/INIT_DELAY_LINE[186].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.995    core/INIT_DELAY_LINE[186].CARRY4_inst_init_n_0
    SLICE_X39Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.034 r  core/INIT_DELAY_LINE[187].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.034    core/INIT_DELAY_LINE[187].CARRY4_inst_init_n_0
    SLICE_X39Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.073 r  core/INIT_DELAY_LINE[188].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.073    core/INIT_DELAY_LINE[188].CARRY4_inst_init_n_0
    SLICE_X39Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.112 r  core/INIT_DELAY_LINE[189].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.112    core/INIT_DELAY_LINE[189].CARRY4_inst_init_n_0
    SLICE_X39Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.151 r  core/INIT_DELAY_LINE[190].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.151    core/INIT_DELAY_LINE[190].CARRY4_inst_init_n_0
    SLICE_X39Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.190 r  core/INIT_DELAY_LINE[191].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.190    core/INIT_DELAY_LINE[191].CARRY4_inst_init_n_0
    SLICE_X39Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.229 r  core/INIT_DELAY_LINE[192].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.229    core/INIT_DELAY_LINE[192].CARRY4_inst_init_n_0
    SLICE_X39Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.268 r  core/INIT_DELAY_LINE[193].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.268    core/INIT_DELAY_LINE[193].CARRY4_inst_init_n_0
    SLICE_X39Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.307 r  core/INIT_DELAY_LINE[194].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.307    core/INIT_DELAY_LINE[194].CARRY4_inst_init_n_0
    SLICE_X39Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.346 r  core/INIT_DELAY_LINE[195].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.346    core/INIT_DELAY_LINE[195].CARRY4_inst_init_n_0
    SLICE_X39Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.385 r  core/INIT_DELAY_LINE[196].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.385    core/INIT_DELAY_LINE[196].CARRY4_inst_init_n_0
    SLICE_X39Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.424 r  core/INIT_DELAY_LINE[197].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.424    core/INIT_DELAY_LINE[197].CARRY4_inst_init_n_0
    SLICE_X39Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.463 r  core/INIT_DELAY_LINE[198].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.463    core/INIT_DELAY_LINE[198].CARRY4_inst_init_n_0
    SLICE_X39Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.502 r  core/INIT_DELAY_LINE[199].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.730    28.232    core/INIT_DELAY_LINE[199].CARRY4_inst_init_n_0
    SLICE_X38Y161        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179    28.411 r  core/INIT_DELAY_LINE[200].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.411    core/INIT_DELAY_LINE[200].CARRY4_inst_init_n_0
    SLICE_X38Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.451 r  core/INIT_DELAY_LINE[201].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.451    core/INIT_DELAY_LINE[201].CARRY4_inst_init_n_0
    SLICE_X38Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.491 r  core/INIT_DELAY_LINE[202].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.491    core/INIT_DELAY_LINE[202].CARRY4_inst_init_n_0
    SLICE_X38Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.531 r  core/INIT_DELAY_LINE[203].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.531    core/INIT_DELAY_LINE[203].CARRY4_inst_init_n_0
    SLICE_X38Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.571 r  core/INIT_DELAY_LINE[204].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.571    core/INIT_DELAY_LINE[204].CARRY4_inst_init_n_0
    SLICE_X38Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.611 r  core/INIT_DELAY_LINE[205].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.611    core/INIT_DELAY_LINE[205].CARRY4_inst_init_n_0
    SLICE_X38Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.651 r  core/INIT_DELAY_LINE[206].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.651    core/INIT_DELAY_LINE[206].CARRY4_inst_init_n_0
    SLICE_X38Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.691 r  core/INIT_DELAY_LINE[207].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.691    core/INIT_DELAY_LINE[207].CARRY4_inst_init_n_0
    SLICE_X38Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.731 r  core/INIT_DELAY_LINE[208].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.731    core/INIT_DELAY_LINE[208].CARRY4_inst_init_n_0
    SLICE_X38Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.771 r  core/INIT_DELAY_LINE[209].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.771    core/INIT_DELAY_LINE[209].CARRY4_inst_init_n_0
    SLICE_X38Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.811 r  core/INIT_DELAY_LINE[210].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.811    core/INIT_DELAY_LINE[210].CARRY4_inst_init_n_0
    SLICE_X38Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.851 r  core/INIT_DELAY_LINE[211].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.851    core/INIT_DELAY_LINE[211].CARRY4_inst_init_n_0
    SLICE_X38Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.891 r  core/INIT_DELAY_LINE[212].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.741    29.632    core/trigger_d
    SLICE_X38Y125        CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.150    29.782 r  core/DELAY_LINE[0].CARRY4_inst/CO[1]
                         net (fo=1, routed)           0.000    29.782    core/delay_line[1]
    SLICE_X38Y125        FDRE                                         r  core/LATCHED_OUTPUT[1].FDR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    19.313 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    19.793    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    16.630 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    17.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    17.202 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         0.818    18.020    core/clk
    SLICE_X38Y125        FDRE                                         r  core/LATCHED_OUTPUT[1].FDR_1/C
                         clock pessimism              0.557    18.576    
                         clock uncertainty            0.204    18.780    
    SLICE_X38Y125        FDRE (Hold_fdre_C_D)         0.129    18.909    core/LATCHED_OUTPUT[1].FDR_1
  -------------------------------------------------------------------
                         required time                        -18.909    
                         arrival time                          29.782    
  -------------------------------------------------------------------
                         slack                                 10.873    

Slack (MET) :             10.895ns  (arrival time - required time)
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@1.000ns period=20.000ns})
  Destination:            core/LATCHED_OUTPUT[0].FDR_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.125ns  (clk_out1_clk_wiz_0 rise@18.875ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        11.493ns  (logic 8.791ns (76.491%)  route 2.702ns (23.509%))
  Logic Levels:           215  (BUFG=1 CARRY4=214)
  Clock Path Skew:        1.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns = ( 18.020 - 18.875 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 18.311 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    18.311 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    18.810    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    18.836 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.694    19.530    core/trigger
    SLICE_X39Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    19.703 r  core/INIT_DELAY_LINE[0].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.703    core/INIT_DELAY_LINE[0].CARRY4_inst_init_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.742 r  core/INIT_DELAY_LINE[1].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.742    core/INIT_DELAY_LINE[1].CARRY4_inst_init_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.781 r  core/INIT_DELAY_LINE[2].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.781    core/INIT_DELAY_LINE[2].CARRY4_inst_init_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.820 r  core/INIT_DELAY_LINE[3].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.820    core/INIT_DELAY_LINE[3].CARRY4_inst_init_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.859 r  core/INIT_DELAY_LINE[4].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.859    core/INIT_DELAY_LINE[4].CARRY4_inst_init_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.898 r  core/INIT_DELAY_LINE[5].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.898    core/INIT_DELAY_LINE[5].CARRY4_inst_init_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.937 r  core/INIT_DELAY_LINE[6].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.937    core/INIT_DELAY_LINE[6].CARRY4_inst_init_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.976 r  core/INIT_DELAY_LINE[7].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.976    core/INIT_DELAY_LINE[7].CARRY4_inst_init_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.015 r  core/INIT_DELAY_LINE[8].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.015    core/INIT_DELAY_LINE[8].CARRY4_inst_init_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.054 r  core/INIT_DELAY_LINE[9].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.054    core/INIT_DELAY_LINE[9].CARRY4_inst_init_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.093 r  core/INIT_DELAY_LINE[10].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.093    core/INIT_DELAY_LINE[10].CARRY4_inst_init_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.132 r  core/INIT_DELAY_LINE[11].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.132    core/INIT_DELAY_LINE[11].CARRY4_inst_init_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.171 r  core/INIT_DELAY_LINE[12].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.171    core/INIT_DELAY_LINE[12].CARRY4_inst_init_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.210 r  core/INIT_DELAY_LINE[13].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.210    core/INIT_DELAY_LINE[13].CARRY4_inst_init_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.249 r  core/INIT_DELAY_LINE[14].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.249    core/INIT_DELAY_LINE[14].CARRY4_inst_init_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.288 r  core/INIT_DELAY_LINE[15].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.288    core/INIT_DELAY_LINE[15].CARRY4_inst_init_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.327 r  core/INIT_DELAY_LINE[16].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.327    core/INIT_DELAY_LINE[16].CARRY4_inst_init_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.366 r  core/INIT_DELAY_LINE[17].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.366    core/INIT_DELAY_LINE[17].CARRY4_inst_init_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.405 r  core/INIT_DELAY_LINE[18].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.405    core/INIT_DELAY_LINE[18].CARRY4_inst_init_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.444 r  core/INIT_DELAY_LINE[19].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.444    core/INIT_DELAY_LINE[19].CARRY4_inst_init_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.483 r  core/INIT_DELAY_LINE[20].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.483    core/INIT_DELAY_LINE[20].CARRY4_inst_init_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.522 r  core/INIT_DELAY_LINE[21].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.522    core/INIT_DELAY_LINE[21].CARRY4_inst_init_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.561 r  core/INIT_DELAY_LINE[22].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.561    core/INIT_DELAY_LINE[22].CARRY4_inst_init_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.600 r  core/INIT_DELAY_LINE[23].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.600    core/INIT_DELAY_LINE[23].CARRY4_inst_init_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.639 r  core/INIT_DELAY_LINE[24].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    20.648    core/INIT_DELAY_LINE[24].CARRY4_inst_init_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.687 r  core/INIT_DELAY_LINE[25].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.687    core/INIT_DELAY_LINE[25].CARRY4_inst_init_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.726 r  core/INIT_DELAY_LINE[26].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.726    core/INIT_DELAY_LINE[26].CARRY4_inst_init_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.765 r  core/INIT_DELAY_LINE[27].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.765    core/INIT_DELAY_LINE[27].CARRY4_inst_init_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.804 r  core/INIT_DELAY_LINE[28].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.804    core/INIT_DELAY_LINE[28].CARRY4_inst_init_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.843 r  core/INIT_DELAY_LINE[29].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.843    core/INIT_DELAY_LINE[29].CARRY4_inst_init_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.882 r  core/INIT_DELAY_LINE[30].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.882    core/INIT_DELAY_LINE[30].CARRY4_inst_init_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.921 r  core/INIT_DELAY_LINE[31].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.921    core/INIT_DELAY_LINE[31].CARRY4_inst_init_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.960 r  core/INIT_DELAY_LINE[32].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.960    core/INIT_DELAY_LINE[32].CARRY4_inst_init_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.999 r  core/INIT_DELAY_LINE[33].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.999    core/INIT_DELAY_LINE[33].CARRY4_inst_init_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.038 r  core/INIT_DELAY_LINE[34].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.038    core/INIT_DELAY_LINE[34].CARRY4_inst_init_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.077 r  core/INIT_DELAY_LINE[35].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.077    core/INIT_DELAY_LINE[35].CARRY4_inst_init_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.116 r  core/INIT_DELAY_LINE[36].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.116    core/INIT_DELAY_LINE[36].CARRY4_inst_init_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.155 r  core/INIT_DELAY_LINE[37].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.155    core/INIT_DELAY_LINE[37].CARRY4_inst_init_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.194 r  core/INIT_DELAY_LINE[38].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.194    core/INIT_DELAY_LINE[38].CARRY4_inst_init_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.233 r  core/INIT_DELAY_LINE[39].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.233    core/INIT_DELAY_LINE[39].CARRY4_inst_init_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.272 r  core/INIT_DELAY_LINE[40].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.272    core/INIT_DELAY_LINE[40].CARRY4_inst_init_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.311 r  core/INIT_DELAY_LINE[41].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.311    core/INIT_DELAY_LINE[41].CARRY4_inst_init_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.350 r  core/INIT_DELAY_LINE[42].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.350    core/INIT_DELAY_LINE[42].CARRY4_inst_init_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.389 r  core/INIT_DELAY_LINE[43].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.389    core/INIT_DELAY_LINE[43].CARRY4_inst_init_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.428 r  core/INIT_DELAY_LINE[44].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.428    core/INIT_DELAY_LINE[44].CARRY4_inst_init_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.467 r  core/INIT_DELAY_LINE[45].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.467    core/INIT_DELAY_LINE[45].CARRY4_inst_init_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.506 r  core/INIT_DELAY_LINE[46].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.506    core/INIT_DELAY_LINE[46].CARRY4_inst_init_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.545 r  core/INIT_DELAY_LINE[47].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.545    core/INIT_DELAY_LINE[47].CARRY4_inst_init_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.584 r  core/INIT_DELAY_LINE[48].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.584    core/INIT_DELAY_LINE[48].CARRY4_inst_init_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.623 r  core/INIT_DELAY_LINE[49].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    21.624    core/INIT_DELAY_LINE[49].CARRY4_inst_init_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.663 r  core/INIT_DELAY_LINE[50].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.663    core/INIT_DELAY_LINE[50].CARRY4_inst_init_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.702 r  core/INIT_DELAY_LINE[51].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.702    core/INIT_DELAY_LINE[51].CARRY4_inst_init_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.741 r  core/INIT_DELAY_LINE[52].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.741    core/INIT_DELAY_LINE[52].CARRY4_inst_init_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.780 r  core/INIT_DELAY_LINE[53].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.780    core/INIT_DELAY_LINE[53].CARRY4_inst_init_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.819 r  core/INIT_DELAY_LINE[54].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.819    core/INIT_DELAY_LINE[54].CARRY4_inst_init_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.858 r  core/INIT_DELAY_LINE[55].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.858    core/INIT_DELAY_LINE[55].CARRY4_inst_init_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.897 r  core/INIT_DELAY_LINE[56].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.897    core/INIT_DELAY_LINE[56].CARRY4_inst_init_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.936 r  core/INIT_DELAY_LINE[57].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.936    core/INIT_DELAY_LINE[57].CARRY4_inst_init_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.975 r  core/INIT_DELAY_LINE[58].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.975    core/INIT_DELAY_LINE[58].CARRY4_inst_init_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.014 r  core/INIT_DELAY_LINE[59].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.014    core/INIT_DELAY_LINE[59].CARRY4_inst_init_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.053 r  core/INIT_DELAY_LINE[60].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.053    core/INIT_DELAY_LINE[60].CARRY4_inst_init_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.092 r  core/INIT_DELAY_LINE[61].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.092    core/INIT_DELAY_LINE[61].CARRY4_inst_init_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.131 r  core/INIT_DELAY_LINE[62].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.131    core/INIT_DELAY_LINE[62].CARRY4_inst_init_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.170 r  core/INIT_DELAY_LINE[63].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.170    core/INIT_DELAY_LINE[63].CARRY4_inst_init_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.209 r  core/INIT_DELAY_LINE[64].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.209    core/INIT_DELAY_LINE[64].CARRY4_inst_init_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.248 r  core/INIT_DELAY_LINE[65].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.248    core/INIT_DELAY_LINE[65].CARRY4_inst_init_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.287 r  core/INIT_DELAY_LINE[66].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.287    core/INIT_DELAY_LINE[66].CARRY4_inst_init_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.326 r  core/INIT_DELAY_LINE[67].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.326    core/INIT_DELAY_LINE[67].CARRY4_inst_init_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.365 r  core/INIT_DELAY_LINE[68].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.365    core/INIT_DELAY_LINE[68].CARRY4_inst_init_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.404 r  core/INIT_DELAY_LINE[69].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.404    core/INIT_DELAY_LINE[69].CARRY4_inst_init_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.443 r  core/INIT_DELAY_LINE[70].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.443    core/INIT_DELAY_LINE[70].CARRY4_inst_init_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.482 r  core/INIT_DELAY_LINE[71].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.482    core/INIT_DELAY_LINE[71].CARRY4_inst_init_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.521 r  core/INIT_DELAY_LINE[72].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.521    core/INIT_DELAY_LINE[72].CARRY4_inst_init_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.560 r  core/INIT_DELAY_LINE[73].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.560    core/INIT_DELAY_LINE[73].CARRY4_inst_init_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.599 r  core/INIT_DELAY_LINE[74].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    22.608    core/INIT_DELAY_LINE[74].CARRY4_inst_init_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.647 r  core/INIT_DELAY_LINE[75].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.647    core/INIT_DELAY_LINE[75].CARRY4_inst_init_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.686 r  core/INIT_DELAY_LINE[76].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.686    core/INIT_DELAY_LINE[76].CARRY4_inst_init_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.725 r  core/INIT_DELAY_LINE[77].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.725    core/INIT_DELAY_LINE[77].CARRY4_inst_init_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.764 r  core/INIT_DELAY_LINE[78].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.764    core/INIT_DELAY_LINE[78].CARRY4_inst_init_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.803 r  core/INIT_DELAY_LINE[79].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.803    core/INIT_DELAY_LINE[79].CARRY4_inst_init_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.842 r  core/INIT_DELAY_LINE[80].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.842    core/INIT_DELAY_LINE[80].CARRY4_inst_init_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.881 r  core/INIT_DELAY_LINE[81].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.881    core/INIT_DELAY_LINE[81].CARRY4_inst_init_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.920 r  core/INIT_DELAY_LINE[82].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.920    core/INIT_DELAY_LINE[82].CARRY4_inst_init_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.959 r  core/INIT_DELAY_LINE[83].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.959    core/INIT_DELAY_LINE[83].CARRY4_inst_init_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.998 r  core/INIT_DELAY_LINE[84].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.998    core/INIT_DELAY_LINE[84].CARRY4_inst_init_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.037 r  core/INIT_DELAY_LINE[85].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.037    core/INIT_DELAY_LINE[85].CARRY4_inst_init_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.076 r  core/INIT_DELAY_LINE[86].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.076    core/INIT_DELAY_LINE[86].CARRY4_inst_init_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.115 r  core/INIT_DELAY_LINE[87].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.115    core/INIT_DELAY_LINE[87].CARRY4_inst_init_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.154 r  core/INIT_DELAY_LINE[88].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.154    core/INIT_DELAY_LINE[88].CARRY4_inst_init_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.193 r  core/INIT_DELAY_LINE[89].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.193    core/INIT_DELAY_LINE[89].CARRY4_inst_init_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.232 r  core/INIT_DELAY_LINE[90].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.232    core/INIT_DELAY_LINE[90].CARRY4_inst_init_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.271 r  core/INIT_DELAY_LINE[91].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.271    core/INIT_DELAY_LINE[91].CARRY4_inst_init_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.310 r  core/INIT_DELAY_LINE[92].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.310    core/INIT_DELAY_LINE[92].CARRY4_inst_init_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.349 r  core/INIT_DELAY_LINE[93].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.349    core/INIT_DELAY_LINE[93].CARRY4_inst_init_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.388 r  core/INIT_DELAY_LINE[94].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.388    core/INIT_DELAY_LINE[94].CARRY4_inst_init_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.427 r  core/INIT_DELAY_LINE[95].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.427    core/INIT_DELAY_LINE[95].CARRY4_inst_init_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.466 r  core/INIT_DELAY_LINE[96].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.466    core/INIT_DELAY_LINE[96].CARRY4_inst_init_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.505 r  core/INIT_DELAY_LINE[97].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.505    core/INIT_DELAY_LINE[97].CARRY4_inst_init_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.544 r  core/INIT_DELAY_LINE[98].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.544    core/INIT_DELAY_LINE[98].CARRY4_inst_init_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.583 r  core/INIT_DELAY_LINE[99].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    23.583    core/INIT_DELAY_LINE[99].CARRY4_inst_init_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.622 r  core/INIT_DELAY_LINE[100].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.622    core/INIT_DELAY_LINE[100].CARRY4_inst_init_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.661 r  core/INIT_DELAY_LINE[101].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.661    core/INIT_DELAY_LINE[101].CARRY4_inst_init_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.700 r  core/INIT_DELAY_LINE[102].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.700    core/INIT_DELAY_LINE[102].CARRY4_inst_init_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.739 r  core/INIT_DELAY_LINE[103].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.739    core/INIT_DELAY_LINE[103].CARRY4_inst_init_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.778 r  core/INIT_DELAY_LINE[104].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.778    core/INIT_DELAY_LINE[104].CARRY4_inst_init_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.817 r  core/INIT_DELAY_LINE[105].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.817    core/INIT_DELAY_LINE[105].CARRY4_inst_init_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.856 r  core/INIT_DELAY_LINE[106].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.856    core/INIT_DELAY_LINE[106].CARRY4_inst_init_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.895 r  core/INIT_DELAY_LINE[107].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.895    core/INIT_DELAY_LINE[107].CARRY4_inst_init_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.934 r  core/INIT_DELAY_LINE[108].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.934    core/INIT_DELAY_LINE[108].CARRY4_inst_init_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.973 r  core/INIT_DELAY_LINE[109].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.973    core/INIT_DELAY_LINE[109].CARRY4_inst_init_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.012 r  core/INIT_DELAY_LINE[110].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.012    core/INIT_DELAY_LINE[110].CARRY4_inst_init_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.051 r  core/INIT_DELAY_LINE[111].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.051    core/INIT_DELAY_LINE[111].CARRY4_inst_init_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.090 r  core/INIT_DELAY_LINE[112].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.090    core/INIT_DELAY_LINE[112].CARRY4_inst_init_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.129 r  core/INIT_DELAY_LINE[113].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.129    core/INIT_DELAY_LINE[113].CARRY4_inst_init_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.168 r  core/INIT_DELAY_LINE[114].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.168    core/INIT_DELAY_LINE[114].CARRY4_inst_init_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.207 r  core/INIT_DELAY_LINE[115].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.207    core/INIT_DELAY_LINE[115].CARRY4_inst_init_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.246 r  core/INIT_DELAY_LINE[116].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.246    core/INIT_DELAY_LINE[116].CARRY4_inst_init_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.285 r  core/INIT_DELAY_LINE[117].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.285    core/INIT_DELAY_LINE[117].CARRY4_inst_init_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.324 r  core/INIT_DELAY_LINE[118].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.324    core/INIT_DELAY_LINE[118].CARRY4_inst_init_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.363 r  core/INIT_DELAY_LINE[119].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.363    core/INIT_DELAY_LINE[119].CARRY4_inst_init_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.402 r  core/INIT_DELAY_LINE[120].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.402    core/INIT_DELAY_LINE[120].CARRY4_inst_init_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.441 r  core/INIT_DELAY_LINE[121].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.441    core/INIT_DELAY_LINE[121].CARRY4_inst_init_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.480 r  core/INIT_DELAY_LINE[122].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.480    core/INIT_DELAY_LINE[122].CARRY4_inst_init_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.519 r  core/INIT_DELAY_LINE[123].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.519    core/INIT_DELAY_LINE[123].CARRY4_inst_init_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.558 r  core/INIT_DELAY_LINE[124].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    24.567    core/INIT_DELAY_LINE[124].CARRY4_inst_init_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.606 r  core/INIT_DELAY_LINE[125].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.606    core/INIT_DELAY_LINE[125].CARRY4_inst_init_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.645 r  core/INIT_DELAY_LINE[126].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.645    core/INIT_DELAY_LINE[126].CARRY4_inst_init_n_0
    SLICE_X39Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.684 r  core/INIT_DELAY_LINE[127].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.684    core/INIT_DELAY_LINE[127].CARRY4_inst_init_n_0
    SLICE_X39Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.723 r  core/INIT_DELAY_LINE[128].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.723    core/INIT_DELAY_LINE[128].CARRY4_inst_init_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.762 r  core/INIT_DELAY_LINE[129].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.762    core/INIT_DELAY_LINE[129].CARRY4_inst_init_n_0
    SLICE_X39Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.801 r  core/INIT_DELAY_LINE[130].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.801    core/INIT_DELAY_LINE[130].CARRY4_inst_init_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.840 r  core/INIT_DELAY_LINE[131].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.840    core/INIT_DELAY_LINE[131].CARRY4_inst_init_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.879 r  core/INIT_DELAY_LINE[132].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.879    core/INIT_DELAY_LINE[132].CARRY4_inst_init_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.918 r  core/INIT_DELAY_LINE[133].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.918    core/INIT_DELAY_LINE[133].CARRY4_inst_init_n_0
    SLICE_X39Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.957 r  core/INIT_DELAY_LINE[134].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.957    core/INIT_DELAY_LINE[134].CARRY4_inst_init_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.996 r  core/INIT_DELAY_LINE[135].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.996    core/INIT_DELAY_LINE[135].CARRY4_inst_init_n_0
    SLICE_X39Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.035 r  core/INIT_DELAY_LINE[136].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.035    core/INIT_DELAY_LINE[136].CARRY4_inst_init_n_0
    SLICE_X39Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.074 r  core/INIT_DELAY_LINE[137].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.074    core/INIT_DELAY_LINE[137].CARRY4_inst_init_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.113 r  core/INIT_DELAY_LINE[138].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.113    core/INIT_DELAY_LINE[138].CARRY4_inst_init_n_0
    SLICE_X39Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.152 r  core/INIT_DELAY_LINE[139].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.152    core/INIT_DELAY_LINE[139].CARRY4_inst_init_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.191 r  core/INIT_DELAY_LINE[140].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.191    core/INIT_DELAY_LINE[140].CARRY4_inst_init_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.230 r  core/INIT_DELAY_LINE[141].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.230    core/INIT_DELAY_LINE[141].CARRY4_inst_init_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.269 r  core/INIT_DELAY_LINE[142].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.269    core/INIT_DELAY_LINE[142].CARRY4_inst_init_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.308 r  core/INIT_DELAY_LINE[143].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.308    core/INIT_DELAY_LINE[143].CARRY4_inst_init_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.347 r  core/INIT_DELAY_LINE[144].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.347    core/INIT_DELAY_LINE[144].CARRY4_inst_init_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.386 r  core/INIT_DELAY_LINE[145].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.386    core/INIT_DELAY_LINE[145].CARRY4_inst_init_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.425 r  core/INIT_DELAY_LINE[146].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.425    core/INIT_DELAY_LINE[146].CARRY4_inst_init_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.464 r  core/INIT_DELAY_LINE[147].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.464    core/INIT_DELAY_LINE[147].CARRY4_inst_init_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.503 r  core/INIT_DELAY_LINE[148].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.503    core/INIT_DELAY_LINE[148].CARRY4_inst_init_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.542 r  core/INIT_DELAY_LINE[149].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    25.543    core/INIT_DELAY_LINE[149].CARRY4_inst_init_n_0
    SLICE_X39Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.582 r  core/INIT_DELAY_LINE[150].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.582    core/INIT_DELAY_LINE[150].CARRY4_inst_init_n_0
    SLICE_X39Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.621 r  core/INIT_DELAY_LINE[151].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.621    core/INIT_DELAY_LINE[151].CARRY4_inst_init_n_0
    SLICE_X39Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.660 r  core/INIT_DELAY_LINE[152].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.660    core/INIT_DELAY_LINE[152].CARRY4_inst_init_n_0
    SLICE_X39Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.699 r  core/INIT_DELAY_LINE[153].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.699    core/INIT_DELAY_LINE[153].CARRY4_inst_init_n_0
    SLICE_X39Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.738 r  core/INIT_DELAY_LINE[154].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.738    core/INIT_DELAY_LINE[154].CARRY4_inst_init_n_0
    SLICE_X39Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.777 r  core/INIT_DELAY_LINE[155].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.777    core/INIT_DELAY_LINE[155].CARRY4_inst_init_n_0
    SLICE_X39Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.816 r  core/INIT_DELAY_LINE[156].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.816    core/INIT_DELAY_LINE[156].CARRY4_inst_init_n_0
    SLICE_X39Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.855 r  core/INIT_DELAY_LINE[157].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.855    core/INIT_DELAY_LINE[157].CARRY4_inst_init_n_0
    SLICE_X39Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.894 r  core/INIT_DELAY_LINE[158].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.894    core/INIT_DELAY_LINE[158].CARRY4_inst_init_n_0
    SLICE_X39Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.933 r  core/INIT_DELAY_LINE[159].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.933    core/INIT_DELAY_LINE[159].CARRY4_inst_init_n_0
    SLICE_X39Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.972 r  core/INIT_DELAY_LINE[160].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.972    core/INIT_DELAY_LINE[160].CARRY4_inst_init_n_0
    SLICE_X39Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.011 r  core/INIT_DELAY_LINE[161].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.011    core/INIT_DELAY_LINE[161].CARRY4_inst_init_n_0
    SLICE_X39Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.050 r  core/INIT_DELAY_LINE[162].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.050    core/INIT_DELAY_LINE[162].CARRY4_inst_init_n_0
    SLICE_X39Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.089 r  core/INIT_DELAY_LINE[163].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.089    core/INIT_DELAY_LINE[163].CARRY4_inst_init_n_0
    SLICE_X39Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.128 r  core/INIT_DELAY_LINE[164].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.128    core/INIT_DELAY_LINE[164].CARRY4_inst_init_n_0
    SLICE_X39Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.167 r  core/INIT_DELAY_LINE[165].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.167    core/INIT_DELAY_LINE[165].CARRY4_inst_init_n_0
    SLICE_X39Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.206 r  core/INIT_DELAY_LINE[166].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.206    core/INIT_DELAY_LINE[166].CARRY4_inst_init_n_0
    SLICE_X39Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.245 r  core/INIT_DELAY_LINE[167].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.245    core/INIT_DELAY_LINE[167].CARRY4_inst_init_n_0
    SLICE_X39Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.284 r  core/INIT_DELAY_LINE[168].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.284    core/INIT_DELAY_LINE[168].CARRY4_inst_init_n_0
    SLICE_X39Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.323 r  core/INIT_DELAY_LINE[169].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.323    core/INIT_DELAY_LINE[169].CARRY4_inst_init_n_0
    SLICE_X39Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.362 r  core/INIT_DELAY_LINE[170].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.362    core/INIT_DELAY_LINE[170].CARRY4_inst_init_n_0
    SLICE_X39Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.401 r  core/INIT_DELAY_LINE[171].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.401    core/INIT_DELAY_LINE[171].CARRY4_inst_init_n_0
    SLICE_X39Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.440 r  core/INIT_DELAY_LINE[172].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.440    core/INIT_DELAY_LINE[172].CARRY4_inst_init_n_0
    SLICE_X39Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.479 r  core/INIT_DELAY_LINE[173].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.479    core/INIT_DELAY_LINE[173].CARRY4_inst_init_n_0
    SLICE_X39Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.518 r  core/INIT_DELAY_LINE[174].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    26.527    core/INIT_DELAY_LINE[174].CARRY4_inst_init_n_0
    SLICE_X39Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.566 r  core/INIT_DELAY_LINE[175].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.566    core/INIT_DELAY_LINE[175].CARRY4_inst_init_n_0
    SLICE_X39Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.605 r  core/INIT_DELAY_LINE[176].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.605    core/INIT_DELAY_LINE[176].CARRY4_inst_init_n_0
    SLICE_X39Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.644 r  core/INIT_DELAY_LINE[177].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.644    core/INIT_DELAY_LINE[177].CARRY4_inst_init_n_0
    SLICE_X39Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.683 r  core/INIT_DELAY_LINE[178].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.683    core/INIT_DELAY_LINE[178].CARRY4_inst_init_n_0
    SLICE_X39Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.722 r  core/INIT_DELAY_LINE[179].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.722    core/INIT_DELAY_LINE[179].CARRY4_inst_init_n_0
    SLICE_X39Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.761 r  core/INIT_DELAY_LINE[180].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.761    core/INIT_DELAY_LINE[180].CARRY4_inst_init_n_0
    SLICE_X39Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.800 r  core/INIT_DELAY_LINE[181].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.800    core/INIT_DELAY_LINE[181].CARRY4_inst_init_n_0
    SLICE_X39Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.839 r  core/INIT_DELAY_LINE[182].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.839    core/INIT_DELAY_LINE[182].CARRY4_inst_init_n_0
    SLICE_X39Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.878 r  core/INIT_DELAY_LINE[183].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.878    core/INIT_DELAY_LINE[183].CARRY4_inst_init_n_0
    SLICE_X39Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.917 r  core/INIT_DELAY_LINE[184].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.917    core/INIT_DELAY_LINE[184].CARRY4_inst_init_n_0
    SLICE_X39Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.956 r  core/INIT_DELAY_LINE[185].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.956    core/INIT_DELAY_LINE[185].CARRY4_inst_init_n_0
    SLICE_X39Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.995 r  core/INIT_DELAY_LINE[186].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.995    core/INIT_DELAY_LINE[186].CARRY4_inst_init_n_0
    SLICE_X39Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.034 r  core/INIT_DELAY_LINE[187].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.034    core/INIT_DELAY_LINE[187].CARRY4_inst_init_n_0
    SLICE_X39Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.073 r  core/INIT_DELAY_LINE[188].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.073    core/INIT_DELAY_LINE[188].CARRY4_inst_init_n_0
    SLICE_X39Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.112 r  core/INIT_DELAY_LINE[189].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.112    core/INIT_DELAY_LINE[189].CARRY4_inst_init_n_0
    SLICE_X39Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.151 r  core/INIT_DELAY_LINE[190].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.151    core/INIT_DELAY_LINE[190].CARRY4_inst_init_n_0
    SLICE_X39Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.190 r  core/INIT_DELAY_LINE[191].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.190    core/INIT_DELAY_LINE[191].CARRY4_inst_init_n_0
    SLICE_X39Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.229 r  core/INIT_DELAY_LINE[192].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.229    core/INIT_DELAY_LINE[192].CARRY4_inst_init_n_0
    SLICE_X39Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.268 r  core/INIT_DELAY_LINE[193].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.268    core/INIT_DELAY_LINE[193].CARRY4_inst_init_n_0
    SLICE_X39Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.307 r  core/INIT_DELAY_LINE[194].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.307    core/INIT_DELAY_LINE[194].CARRY4_inst_init_n_0
    SLICE_X39Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.346 r  core/INIT_DELAY_LINE[195].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.346    core/INIT_DELAY_LINE[195].CARRY4_inst_init_n_0
    SLICE_X39Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.385 r  core/INIT_DELAY_LINE[196].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.385    core/INIT_DELAY_LINE[196].CARRY4_inst_init_n_0
    SLICE_X39Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.424 r  core/INIT_DELAY_LINE[197].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.424    core/INIT_DELAY_LINE[197].CARRY4_inst_init_n_0
    SLICE_X39Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.463 r  core/INIT_DELAY_LINE[198].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.463    core/INIT_DELAY_LINE[198].CARRY4_inst_init_n_0
    SLICE_X39Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.502 r  core/INIT_DELAY_LINE[199].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.730    28.232    core/INIT_DELAY_LINE[199].CARRY4_inst_init_n_0
    SLICE_X38Y161        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179    28.411 r  core/INIT_DELAY_LINE[200].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.411    core/INIT_DELAY_LINE[200].CARRY4_inst_init_n_0
    SLICE_X38Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.451 r  core/INIT_DELAY_LINE[201].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.451    core/INIT_DELAY_LINE[201].CARRY4_inst_init_n_0
    SLICE_X38Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.491 r  core/INIT_DELAY_LINE[202].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.491    core/INIT_DELAY_LINE[202].CARRY4_inst_init_n_0
    SLICE_X38Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.531 r  core/INIT_DELAY_LINE[203].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.531    core/INIT_DELAY_LINE[203].CARRY4_inst_init_n_0
    SLICE_X38Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.571 r  core/INIT_DELAY_LINE[204].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.571    core/INIT_DELAY_LINE[204].CARRY4_inst_init_n_0
    SLICE_X38Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.611 r  core/INIT_DELAY_LINE[205].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.611    core/INIT_DELAY_LINE[205].CARRY4_inst_init_n_0
    SLICE_X38Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.651 r  core/INIT_DELAY_LINE[206].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.651    core/INIT_DELAY_LINE[206].CARRY4_inst_init_n_0
    SLICE_X38Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.691 r  core/INIT_DELAY_LINE[207].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.691    core/INIT_DELAY_LINE[207].CARRY4_inst_init_n_0
    SLICE_X38Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.731 r  core/INIT_DELAY_LINE[208].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.731    core/INIT_DELAY_LINE[208].CARRY4_inst_init_n_0
    SLICE_X38Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.771 r  core/INIT_DELAY_LINE[209].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.771    core/INIT_DELAY_LINE[209].CARRY4_inst_init_n_0
    SLICE_X38Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.811 r  core/INIT_DELAY_LINE[210].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.811    core/INIT_DELAY_LINE[210].CARRY4_inst_init_n_0
    SLICE_X38Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.851 r  core/INIT_DELAY_LINE[211].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.851    core/INIT_DELAY_LINE[211].CARRY4_inst_init_n_0
    SLICE_X38Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.891 r  core/INIT_DELAY_LINE[212].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.741    29.632    core/trigger_d
    SLICE_X38Y125        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.172    29.804 r  core/DELAY_LINE[0].CARRY4_inst/CO[0]
                         net (fo=1, routed)           0.000    29.804    core/delay_line[0]
    SLICE_X38Y125        FDRE                                         r  core/LATCHED_OUTPUT[0].FDR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    19.313 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    19.793    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    16.630 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    17.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    17.202 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         0.818    18.020    core/clk
    SLICE_X38Y125        FDRE                                         r  core/LATCHED_OUTPUT[0].FDR_1/C
                         clock pessimism              0.557    18.576    
                         clock uncertainty            0.204    18.780    
    SLICE_X38Y125        FDRE (Hold_fdre_C_D)         0.129    18.909    core/LATCHED_OUTPUT[0].FDR_1
  -------------------------------------------------------------------
                         required time                        -18.909    
                         arrival time                          29.804    
  -------------------------------------------------------------------
                         slack                                 10.895    

Slack (MET) :             10.896ns  (arrival time - required time)
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@1.000ns period=20.000ns})
  Destination:            core/LATCHED_OUTPUT[2].FDR_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.125ns  (clk_out1_clk_wiz_0 rise@18.875ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        11.494ns  (logic 8.792ns (76.493%)  route 2.702ns (23.507%))
  Logic Levels:           215  (BUFG=1 CARRY4=214)
  Clock Path Skew:        1.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns = ( 18.020 - 18.875 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 18.311 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    18.311 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    18.810    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    18.836 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.694    19.530    core/trigger
    SLICE_X39Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    19.703 r  core/INIT_DELAY_LINE[0].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.703    core/INIT_DELAY_LINE[0].CARRY4_inst_init_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.742 r  core/INIT_DELAY_LINE[1].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.742    core/INIT_DELAY_LINE[1].CARRY4_inst_init_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.781 r  core/INIT_DELAY_LINE[2].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.781    core/INIT_DELAY_LINE[2].CARRY4_inst_init_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.820 r  core/INIT_DELAY_LINE[3].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.820    core/INIT_DELAY_LINE[3].CARRY4_inst_init_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.859 r  core/INIT_DELAY_LINE[4].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.859    core/INIT_DELAY_LINE[4].CARRY4_inst_init_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.898 r  core/INIT_DELAY_LINE[5].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.898    core/INIT_DELAY_LINE[5].CARRY4_inst_init_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.937 r  core/INIT_DELAY_LINE[6].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.937    core/INIT_DELAY_LINE[6].CARRY4_inst_init_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.976 r  core/INIT_DELAY_LINE[7].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.976    core/INIT_DELAY_LINE[7].CARRY4_inst_init_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.015 r  core/INIT_DELAY_LINE[8].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.015    core/INIT_DELAY_LINE[8].CARRY4_inst_init_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.054 r  core/INIT_DELAY_LINE[9].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.054    core/INIT_DELAY_LINE[9].CARRY4_inst_init_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.093 r  core/INIT_DELAY_LINE[10].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.093    core/INIT_DELAY_LINE[10].CARRY4_inst_init_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.132 r  core/INIT_DELAY_LINE[11].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.132    core/INIT_DELAY_LINE[11].CARRY4_inst_init_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.171 r  core/INIT_DELAY_LINE[12].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.171    core/INIT_DELAY_LINE[12].CARRY4_inst_init_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.210 r  core/INIT_DELAY_LINE[13].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.210    core/INIT_DELAY_LINE[13].CARRY4_inst_init_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.249 r  core/INIT_DELAY_LINE[14].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.249    core/INIT_DELAY_LINE[14].CARRY4_inst_init_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.288 r  core/INIT_DELAY_LINE[15].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.288    core/INIT_DELAY_LINE[15].CARRY4_inst_init_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.327 r  core/INIT_DELAY_LINE[16].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.327    core/INIT_DELAY_LINE[16].CARRY4_inst_init_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.366 r  core/INIT_DELAY_LINE[17].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.366    core/INIT_DELAY_LINE[17].CARRY4_inst_init_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.405 r  core/INIT_DELAY_LINE[18].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.405    core/INIT_DELAY_LINE[18].CARRY4_inst_init_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.444 r  core/INIT_DELAY_LINE[19].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.444    core/INIT_DELAY_LINE[19].CARRY4_inst_init_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.483 r  core/INIT_DELAY_LINE[20].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.483    core/INIT_DELAY_LINE[20].CARRY4_inst_init_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.522 r  core/INIT_DELAY_LINE[21].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.522    core/INIT_DELAY_LINE[21].CARRY4_inst_init_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.561 r  core/INIT_DELAY_LINE[22].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.561    core/INIT_DELAY_LINE[22].CARRY4_inst_init_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.600 r  core/INIT_DELAY_LINE[23].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.600    core/INIT_DELAY_LINE[23].CARRY4_inst_init_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.639 r  core/INIT_DELAY_LINE[24].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    20.648    core/INIT_DELAY_LINE[24].CARRY4_inst_init_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.687 r  core/INIT_DELAY_LINE[25].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.687    core/INIT_DELAY_LINE[25].CARRY4_inst_init_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.726 r  core/INIT_DELAY_LINE[26].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.726    core/INIT_DELAY_LINE[26].CARRY4_inst_init_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.765 r  core/INIT_DELAY_LINE[27].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.765    core/INIT_DELAY_LINE[27].CARRY4_inst_init_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.804 r  core/INIT_DELAY_LINE[28].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.804    core/INIT_DELAY_LINE[28].CARRY4_inst_init_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.843 r  core/INIT_DELAY_LINE[29].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.843    core/INIT_DELAY_LINE[29].CARRY4_inst_init_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.882 r  core/INIT_DELAY_LINE[30].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.882    core/INIT_DELAY_LINE[30].CARRY4_inst_init_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.921 r  core/INIT_DELAY_LINE[31].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.921    core/INIT_DELAY_LINE[31].CARRY4_inst_init_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.960 r  core/INIT_DELAY_LINE[32].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.960    core/INIT_DELAY_LINE[32].CARRY4_inst_init_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.999 r  core/INIT_DELAY_LINE[33].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.999    core/INIT_DELAY_LINE[33].CARRY4_inst_init_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.038 r  core/INIT_DELAY_LINE[34].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.038    core/INIT_DELAY_LINE[34].CARRY4_inst_init_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.077 r  core/INIT_DELAY_LINE[35].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.077    core/INIT_DELAY_LINE[35].CARRY4_inst_init_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.116 r  core/INIT_DELAY_LINE[36].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.116    core/INIT_DELAY_LINE[36].CARRY4_inst_init_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.155 r  core/INIT_DELAY_LINE[37].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.155    core/INIT_DELAY_LINE[37].CARRY4_inst_init_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.194 r  core/INIT_DELAY_LINE[38].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.194    core/INIT_DELAY_LINE[38].CARRY4_inst_init_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.233 r  core/INIT_DELAY_LINE[39].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.233    core/INIT_DELAY_LINE[39].CARRY4_inst_init_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.272 r  core/INIT_DELAY_LINE[40].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.272    core/INIT_DELAY_LINE[40].CARRY4_inst_init_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.311 r  core/INIT_DELAY_LINE[41].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.311    core/INIT_DELAY_LINE[41].CARRY4_inst_init_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.350 r  core/INIT_DELAY_LINE[42].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.350    core/INIT_DELAY_LINE[42].CARRY4_inst_init_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.389 r  core/INIT_DELAY_LINE[43].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.389    core/INIT_DELAY_LINE[43].CARRY4_inst_init_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.428 r  core/INIT_DELAY_LINE[44].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.428    core/INIT_DELAY_LINE[44].CARRY4_inst_init_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.467 r  core/INIT_DELAY_LINE[45].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.467    core/INIT_DELAY_LINE[45].CARRY4_inst_init_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.506 r  core/INIT_DELAY_LINE[46].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.506    core/INIT_DELAY_LINE[46].CARRY4_inst_init_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.545 r  core/INIT_DELAY_LINE[47].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.545    core/INIT_DELAY_LINE[47].CARRY4_inst_init_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.584 r  core/INIT_DELAY_LINE[48].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.584    core/INIT_DELAY_LINE[48].CARRY4_inst_init_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.623 r  core/INIT_DELAY_LINE[49].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    21.624    core/INIT_DELAY_LINE[49].CARRY4_inst_init_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.663 r  core/INIT_DELAY_LINE[50].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.663    core/INIT_DELAY_LINE[50].CARRY4_inst_init_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.702 r  core/INIT_DELAY_LINE[51].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.702    core/INIT_DELAY_LINE[51].CARRY4_inst_init_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.741 r  core/INIT_DELAY_LINE[52].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.741    core/INIT_DELAY_LINE[52].CARRY4_inst_init_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.780 r  core/INIT_DELAY_LINE[53].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.780    core/INIT_DELAY_LINE[53].CARRY4_inst_init_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.819 r  core/INIT_DELAY_LINE[54].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.819    core/INIT_DELAY_LINE[54].CARRY4_inst_init_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.858 r  core/INIT_DELAY_LINE[55].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.858    core/INIT_DELAY_LINE[55].CARRY4_inst_init_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.897 r  core/INIT_DELAY_LINE[56].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.897    core/INIT_DELAY_LINE[56].CARRY4_inst_init_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.936 r  core/INIT_DELAY_LINE[57].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.936    core/INIT_DELAY_LINE[57].CARRY4_inst_init_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.975 r  core/INIT_DELAY_LINE[58].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.975    core/INIT_DELAY_LINE[58].CARRY4_inst_init_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.014 r  core/INIT_DELAY_LINE[59].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.014    core/INIT_DELAY_LINE[59].CARRY4_inst_init_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.053 r  core/INIT_DELAY_LINE[60].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.053    core/INIT_DELAY_LINE[60].CARRY4_inst_init_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.092 r  core/INIT_DELAY_LINE[61].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.092    core/INIT_DELAY_LINE[61].CARRY4_inst_init_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.131 r  core/INIT_DELAY_LINE[62].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.131    core/INIT_DELAY_LINE[62].CARRY4_inst_init_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.170 r  core/INIT_DELAY_LINE[63].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.170    core/INIT_DELAY_LINE[63].CARRY4_inst_init_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.209 r  core/INIT_DELAY_LINE[64].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.209    core/INIT_DELAY_LINE[64].CARRY4_inst_init_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.248 r  core/INIT_DELAY_LINE[65].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.248    core/INIT_DELAY_LINE[65].CARRY4_inst_init_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.287 r  core/INIT_DELAY_LINE[66].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.287    core/INIT_DELAY_LINE[66].CARRY4_inst_init_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.326 r  core/INIT_DELAY_LINE[67].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.326    core/INIT_DELAY_LINE[67].CARRY4_inst_init_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.365 r  core/INIT_DELAY_LINE[68].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.365    core/INIT_DELAY_LINE[68].CARRY4_inst_init_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.404 r  core/INIT_DELAY_LINE[69].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.404    core/INIT_DELAY_LINE[69].CARRY4_inst_init_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.443 r  core/INIT_DELAY_LINE[70].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.443    core/INIT_DELAY_LINE[70].CARRY4_inst_init_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.482 r  core/INIT_DELAY_LINE[71].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.482    core/INIT_DELAY_LINE[71].CARRY4_inst_init_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.521 r  core/INIT_DELAY_LINE[72].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.521    core/INIT_DELAY_LINE[72].CARRY4_inst_init_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.560 r  core/INIT_DELAY_LINE[73].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.560    core/INIT_DELAY_LINE[73].CARRY4_inst_init_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.599 r  core/INIT_DELAY_LINE[74].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    22.608    core/INIT_DELAY_LINE[74].CARRY4_inst_init_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.647 r  core/INIT_DELAY_LINE[75].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.647    core/INIT_DELAY_LINE[75].CARRY4_inst_init_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.686 r  core/INIT_DELAY_LINE[76].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.686    core/INIT_DELAY_LINE[76].CARRY4_inst_init_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.725 r  core/INIT_DELAY_LINE[77].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.725    core/INIT_DELAY_LINE[77].CARRY4_inst_init_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.764 r  core/INIT_DELAY_LINE[78].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.764    core/INIT_DELAY_LINE[78].CARRY4_inst_init_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.803 r  core/INIT_DELAY_LINE[79].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.803    core/INIT_DELAY_LINE[79].CARRY4_inst_init_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.842 r  core/INIT_DELAY_LINE[80].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.842    core/INIT_DELAY_LINE[80].CARRY4_inst_init_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.881 r  core/INIT_DELAY_LINE[81].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.881    core/INIT_DELAY_LINE[81].CARRY4_inst_init_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.920 r  core/INIT_DELAY_LINE[82].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.920    core/INIT_DELAY_LINE[82].CARRY4_inst_init_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.959 r  core/INIT_DELAY_LINE[83].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.959    core/INIT_DELAY_LINE[83].CARRY4_inst_init_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.998 r  core/INIT_DELAY_LINE[84].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.998    core/INIT_DELAY_LINE[84].CARRY4_inst_init_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.037 r  core/INIT_DELAY_LINE[85].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.037    core/INIT_DELAY_LINE[85].CARRY4_inst_init_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.076 r  core/INIT_DELAY_LINE[86].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.076    core/INIT_DELAY_LINE[86].CARRY4_inst_init_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.115 r  core/INIT_DELAY_LINE[87].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.115    core/INIT_DELAY_LINE[87].CARRY4_inst_init_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.154 r  core/INIT_DELAY_LINE[88].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.154    core/INIT_DELAY_LINE[88].CARRY4_inst_init_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.193 r  core/INIT_DELAY_LINE[89].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.193    core/INIT_DELAY_LINE[89].CARRY4_inst_init_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.232 r  core/INIT_DELAY_LINE[90].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.232    core/INIT_DELAY_LINE[90].CARRY4_inst_init_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.271 r  core/INIT_DELAY_LINE[91].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.271    core/INIT_DELAY_LINE[91].CARRY4_inst_init_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.310 r  core/INIT_DELAY_LINE[92].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.310    core/INIT_DELAY_LINE[92].CARRY4_inst_init_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.349 r  core/INIT_DELAY_LINE[93].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.349    core/INIT_DELAY_LINE[93].CARRY4_inst_init_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.388 r  core/INIT_DELAY_LINE[94].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.388    core/INIT_DELAY_LINE[94].CARRY4_inst_init_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.427 r  core/INIT_DELAY_LINE[95].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.427    core/INIT_DELAY_LINE[95].CARRY4_inst_init_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.466 r  core/INIT_DELAY_LINE[96].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.466    core/INIT_DELAY_LINE[96].CARRY4_inst_init_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.505 r  core/INIT_DELAY_LINE[97].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.505    core/INIT_DELAY_LINE[97].CARRY4_inst_init_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.544 r  core/INIT_DELAY_LINE[98].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.544    core/INIT_DELAY_LINE[98].CARRY4_inst_init_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.583 r  core/INIT_DELAY_LINE[99].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    23.583    core/INIT_DELAY_LINE[99].CARRY4_inst_init_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.622 r  core/INIT_DELAY_LINE[100].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.622    core/INIT_DELAY_LINE[100].CARRY4_inst_init_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.661 r  core/INIT_DELAY_LINE[101].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.661    core/INIT_DELAY_LINE[101].CARRY4_inst_init_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.700 r  core/INIT_DELAY_LINE[102].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.700    core/INIT_DELAY_LINE[102].CARRY4_inst_init_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.739 r  core/INIT_DELAY_LINE[103].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.739    core/INIT_DELAY_LINE[103].CARRY4_inst_init_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.778 r  core/INIT_DELAY_LINE[104].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.778    core/INIT_DELAY_LINE[104].CARRY4_inst_init_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.817 r  core/INIT_DELAY_LINE[105].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.817    core/INIT_DELAY_LINE[105].CARRY4_inst_init_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.856 r  core/INIT_DELAY_LINE[106].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.856    core/INIT_DELAY_LINE[106].CARRY4_inst_init_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.895 r  core/INIT_DELAY_LINE[107].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.895    core/INIT_DELAY_LINE[107].CARRY4_inst_init_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.934 r  core/INIT_DELAY_LINE[108].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.934    core/INIT_DELAY_LINE[108].CARRY4_inst_init_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.973 r  core/INIT_DELAY_LINE[109].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.973    core/INIT_DELAY_LINE[109].CARRY4_inst_init_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.012 r  core/INIT_DELAY_LINE[110].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.012    core/INIT_DELAY_LINE[110].CARRY4_inst_init_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.051 r  core/INIT_DELAY_LINE[111].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.051    core/INIT_DELAY_LINE[111].CARRY4_inst_init_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.090 r  core/INIT_DELAY_LINE[112].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.090    core/INIT_DELAY_LINE[112].CARRY4_inst_init_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.129 r  core/INIT_DELAY_LINE[113].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.129    core/INIT_DELAY_LINE[113].CARRY4_inst_init_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.168 r  core/INIT_DELAY_LINE[114].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.168    core/INIT_DELAY_LINE[114].CARRY4_inst_init_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.207 r  core/INIT_DELAY_LINE[115].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.207    core/INIT_DELAY_LINE[115].CARRY4_inst_init_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.246 r  core/INIT_DELAY_LINE[116].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.246    core/INIT_DELAY_LINE[116].CARRY4_inst_init_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.285 r  core/INIT_DELAY_LINE[117].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.285    core/INIT_DELAY_LINE[117].CARRY4_inst_init_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.324 r  core/INIT_DELAY_LINE[118].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.324    core/INIT_DELAY_LINE[118].CARRY4_inst_init_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.363 r  core/INIT_DELAY_LINE[119].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.363    core/INIT_DELAY_LINE[119].CARRY4_inst_init_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.402 r  core/INIT_DELAY_LINE[120].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.402    core/INIT_DELAY_LINE[120].CARRY4_inst_init_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.441 r  core/INIT_DELAY_LINE[121].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.441    core/INIT_DELAY_LINE[121].CARRY4_inst_init_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.480 r  core/INIT_DELAY_LINE[122].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.480    core/INIT_DELAY_LINE[122].CARRY4_inst_init_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.519 r  core/INIT_DELAY_LINE[123].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.519    core/INIT_DELAY_LINE[123].CARRY4_inst_init_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.558 r  core/INIT_DELAY_LINE[124].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    24.567    core/INIT_DELAY_LINE[124].CARRY4_inst_init_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.606 r  core/INIT_DELAY_LINE[125].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.606    core/INIT_DELAY_LINE[125].CARRY4_inst_init_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.645 r  core/INIT_DELAY_LINE[126].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.645    core/INIT_DELAY_LINE[126].CARRY4_inst_init_n_0
    SLICE_X39Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.684 r  core/INIT_DELAY_LINE[127].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.684    core/INIT_DELAY_LINE[127].CARRY4_inst_init_n_0
    SLICE_X39Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.723 r  core/INIT_DELAY_LINE[128].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.723    core/INIT_DELAY_LINE[128].CARRY4_inst_init_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.762 r  core/INIT_DELAY_LINE[129].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.762    core/INIT_DELAY_LINE[129].CARRY4_inst_init_n_0
    SLICE_X39Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.801 r  core/INIT_DELAY_LINE[130].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.801    core/INIT_DELAY_LINE[130].CARRY4_inst_init_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.840 r  core/INIT_DELAY_LINE[131].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.840    core/INIT_DELAY_LINE[131].CARRY4_inst_init_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.879 r  core/INIT_DELAY_LINE[132].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.879    core/INIT_DELAY_LINE[132].CARRY4_inst_init_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.918 r  core/INIT_DELAY_LINE[133].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.918    core/INIT_DELAY_LINE[133].CARRY4_inst_init_n_0
    SLICE_X39Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.957 r  core/INIT_DELAY_LINE[134].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.957    core/INIT_DELAY_LINE[134].CARRY4_inst_init_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.996 r  core/INIT_DELAY_LINE[135].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.996    core/INIT_DELAY_LINE[135].CARRY4_inst_init_n_0
    SLICE_X39Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.035 r  core/INIT_DELAY_LINE[136].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.035    core/INIT_DELAY_LINE[136].CARRY4_inst_init_n_0
    SLICE_X39Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.074 r  core/INIT_DELAY_LINE[137].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.074    core/INIT_DELAY_LINE[137].CARRY4_inst_init_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.113 r  core/INIT_DELAY_LINE[138].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.113    core/INIT_DELAY_LINE[138].CARRY4_inst_init_n_0
    SLICE_X39Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.152 r  core/INIT_DELAY_LINE[139].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.152    core/INIT_DELAY_LINE[139].CARRY4_inst_init_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.191 r  core/INIT_DELAY_LINE[140].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.191    core/INIT_DELAY_LINE[140].CARRY4_inst_init_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.230 r  core/INIT_DELAY_LINE[141].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.230    core/INIT_DELAY_LINE[141].CARRY4_inst_init_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.269 r  core/INIT_DELAY_LINE[142].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.269    core/INIT_DELAY_LINE[142].CARRY4_inst_init_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.308 r  core/INIT_DELAY_LINE[143].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.308    core/INIT_DELAY_LINE[143].CARRY4_inst_init_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.347 r  core/INIT_DELAY_LINE[144].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.347    core/INIT_DELAY_LINE[144].CARRY4_inst_init_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.386 r  core/INIT_DELAY_LINE[145].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.386    core/INIT_DELAY_LINE[145].CARRY4_inst_init_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.425 r  core/INIT_DELAY_LINE[146].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.425    core/INIT_DELAY_LINE[146].CARRY4_inst_init_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.464 r  core/INIT_DELAY_LINE[147].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.464    core/INIT_DELAY_LINE[147].CARRY4_inst_init_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.503 r  core/INIT_DELAY_LINE[148].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.503    core/INIT_DELAY_LINE[148].CARRY4_inst_init_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.542 r  core/INIT_DELAY_LINE[149].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    25.543    core/INIT_DELAY_LINE[149].CARRY4_inst_init_n_0
    SLICE_X39Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.582 r  core/INIT_DELAY_LINE[150].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.582    core/INIT_DELAY_LINE[150].CARRY4_inst_init_n_0
    SLICE_X39Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.621 r  core/INIT_DELAY_LINE[151].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.621    core/INIT_DELAY_LINE[151].CARRY4_inst_init_n_0
    SLICE_X39Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.660 r  core/INIT_DELAY_LINE[152].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.660    core/INIT_DELAY_LINE[152].CARRY4_inst_init_n_0
    SLICE_X39Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.699 r  core/INIT_DELAY_LINE[153].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.699    core/INIT_DELAY_LINE[153].CARRY4_inst_init_n_0
    SLICE_X39Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.738 r  core/INIT_DELAY_LINE[154].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.738    core/INIT_DELAY_LINE[154].CARRY4_inst_init_n_0
    SLICE_X39Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.777 r  core/INIT_DELAY_LINE[155].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.777    core/INIT_DELAY_LINE[155].CARRY4_inst_init_n_0
    SLICE_X39Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.816 r  core/INIT_DELAY_LINE[156].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.816    core/INIT_DELAY_LINE[156].CARRY4_inst_init_n_0
    SLICE_X39Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.855 r  core/INIT_DELAY_LINE[157].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.855    core/INIT_DELAY_LINE[157].CARRY4_inst_init_n_0
    SLICE_X39Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.894 r  core/INIT_DELAY_LINE[158].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.894    core/INIT_DELAY_LINE[158].CARRY4_inst_init_n_0
    SLICE_X39Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.933 r  core/INIT_DELAY_LINE[159].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.933    core/INIT_DELAY_LINE[159].CARRY4_inst_init_n_0
    SLICE_X39Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.972 r  core/INIT_DELAY_LINE[160].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.972    core/INIT_DELAY_LINE[160].CARRY4_inst_init_n_0
    SLICE_X39Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.011 r  core/INIT_DELAY_LINE[161].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.011    core/INIT_DELAY_LINE[161].CARRY4_inst_init_n_0
    SLICE_X39Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.050 r  core/INIT_DELAY_LINE[162].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.050    core/INIT_DELAY_LINE[162].CARRY4_inst_init_n_0
    SLICE_X39Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.089 r  core/INIT_DELAY_LINE[163].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.089    core/INIT_DELAY_LINE[163].CARRY4_inst_init_n_0
    SLICE_X39Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.128 r  core/INIT_DELAY_LINE[164].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.128    core/INIT_DELAY_LINE[164].CARRY4_inst_init_n_0
    SLICE_X39Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.167 r  core/INIT_DELAY_LINE[165].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.167    core/INIT_DELAY_LINE[165].CARRY4_inst_init_n_0
    SLICE_X39Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.206 r  core/INIT_DELAY_LINE[166].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.206    core/INIT_DELAY_LINE[166].CARRY4_inst_init_n_0
    SLICE_X39Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.245 r  core/INIT_DELAY_LINE[167].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.245    core/INIT_DELAY_LINE[167].CARRY4_inst_init_n_0
    SLICE_X39Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.284 r  core/INIT_DELAY_LINE[168].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.284    core/INIT_DELAY_LINE[168].CARRY4_inst_init_n_0
    SLICE_X39Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.323 r  core/INIT_DELAY_LINE[169].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.323    core/INIT_DELAY_LINE[169].CARRY4_inst_init_n_0
    SLICE_X39Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.362 r  core/INIT_DELAY_LINE[170].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.362    core/INIT_DELAY_LINE[170].CARRY4_inst_init_n_0
    SLICE_X39Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.401 r  core/INIT_DELAY_LINE[171].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.401    core/INIT_DELAY_LINE[171].CARRY4_inst_init_n_0
    SLICE_X39Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.440 r  core/INIT_DELAY_LINE[172].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.440    core/INIT_DELAY_LINE[172].CARRY4_inst_init_n_0
    SLICE_X39Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.479 r  core/INIT_DELAY_LINE[173].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.479    core/INIT_DELAY_LINE[173].CARRY4_inst_init_n_0
    SLICE_X39Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.518 r  core/INIT_DELAY_LINE[174].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    26.527    core/INIT_DELAY_LINE[174].CARRY4_inst_init_n_0
    SLICE_X39Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.566 r  core/INIT_DELAY_LINE[175].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.566    core/INIT_DELAY_LINE[175].CARRY4_inst_init_n_0
    SLICE_X39Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.605 r  core/INIT_DELAY_LINE[176].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.605    core/INIT_DELAY_LINE[176].CARRY4_inst_init_n_0
    SLICE_X39Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.644 r  core/INIT_DELAY_LINE[177].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.644    core/INIT_DELAY_LINE[177].CARRY4_inst_init_n_0
    SLICE_X39Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.683 r  core/INIT_DELAY_LINE[178].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.683    core/INIT_DELAY_LINE[178].CARRY4_inst_init_n_0
    SLICE_X39Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.722 r  core/INIT_DELAY_LINE[179].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.722    core/INIT_DELAY_LINE[179].CARRY4_inst_init_n_0
    SLICE_X39Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.761 r  core/INIT_DELAY_LINE[180].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.761    core/INIT_DELAY_LINE[180].CARRY4_inst_init_n_0
    SLICE_X39Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.800 r  core/INIT_DELAY_LINE[181].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.800    core/INIT_DELAY_LINE[181].CARRY4_inst_init_n_0
    SLICE_X39Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.839 r  core/INIT_DELAY_LINE[182].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.839    core/INIT_DELAY_LINE[182].CARRY4_inst_init_n_0
    SLICE_X39Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.878 r  core/INIT_DELAY_LINE[183].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.878    core/INIT_DELAY_LINE[183].CARRY4_inst_init_n_0
    SLICE_X39Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.917 r  core/INIT_DELAY_LINE[184].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.917    core/INIT_DELAY_LINE[184].CARRY4_inst_init_n_0
    SLICE_X39Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.956 r  core/INIT_DELAY_LINE[185].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.956    core/INIT_DELAY_LINE[185].CARRY4_inst_init_n_0
    SLICE_X39Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.995 r  core/INIT_DELAY_LINE[186].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.995    core/INIT_DELAY_LINE[186].CARRY4_inst_init_n_0
    SLICE_X39Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.034 r  core/INIT_DELAY_LINE[187].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.034    core/INIT_DELAY_LINE[187].CARRY4_inst_init_n_0
    SLICE_X39Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.073 r  core/INIT_DELAY_LINE[188].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.073    core/INIT_DELAY_LINE[188].CARRY4_inst_init_n_0
    SLICE_X39Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.112 r  core/INIT_DELAY_LINE[189].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.112    core/INIT_DELAY_LINE[189].CARRY4_inst_init_n_0
    SLICE_X39Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.151 r  core/INIT_DELAY_LINE[190].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.151    core/INIT_DELAY_LINE[190].CARRY4_inst_init_n_0
    SLICE_X39Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.190 r  core/INIT_DELAY_LINE[191].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.190    core/INIT_DELAY_LINE[191].CARRY4_inst_init_n_0
    SLICE_X39Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.229 r  core/INIT_DELAY_LINE[192].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.229    core/INIT_DELAY_LINE[192].CARRY4_inst_init_n_0
    SLICE_X39Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.268 r  core/INIT_DELAY_LINE[193].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.268    core/INIT_DELAY_LINE[193].CARRY4_inst_init_n_0
    SLICE_X39Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.307 r  core/INIT_DELAY_LINE[194].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.307    core/INIT_DELAY_LINE[194].CARRY4_inst_init_n_0
    SLICE_X39Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.346 r  core/INIT_DELAY_LINE[195].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.346    core/INIT_DELAY_LINE[195].CARRY4_inst_init_n_0
    SLICE_X39Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.385 r  core/INIT_DELAY_LINE[196].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.385    core/INIT_DELAY_LINE[196].CARRY4_inst_init_n_0
    SLICE_X39Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.424 r  core/INIT_DELAY_LINE[197].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.424    core/INIT_DELAY_LINE[197].CARRY4_inst_init_n_0
    SLICE_X39Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.463 r  core/INIT_DELAY_LINE[198].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.463    core/INIT_DELAY_LINE[198].CARRY4_inst_init_n_0
    SLICE_X39Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.502 r  core/INIT_DELAY_LINE[199].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.730    28.232    core/INIT_DELAY_LINE[199].CARRY4_inst_init_n_0
    SLICE_X38Y161        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179    28.411 r  core/INIT_DELAY_LINE[200].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.411    core/INIT_DELAY_LINE[200].CARRY4_inst_init_n_0
    SLICE_X38Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.451 r  core/INIT_DELAY_LINE[201].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.451    core/INIT_DELAY_LINE[201].CARRY4_inst_init_n_0
    SLICE_X38Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.491 r  core/INIT_DELAY_LINE[202].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.491    core/INIT_DELAY_LINE[202].CARRY4_inst_init_n_0
    SLICE_X38Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.531 r  core/INIT_DELAY_LINE[203].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.531    core/INIT_DELAY_LINE[203].CARRY4_inst_init_n_0
    SLICE_X38Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.571 r  core/INIT_DELAY_LINE[204].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.571    core/INIT_DELAY_LINE[204].CARRY4_inst_init_n_0
    SLICE_X38Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.611 r  core/INIT_DELAY_LINE[205].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.611    core/INIT_DELAY_LINE[205].CARRY4_inst_init_n_0
    SLICE_X38Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.651 r  core/INIT_DELAY_LINE[206].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.651    core/INIT_DELAY_LINE[206].CARRY4_inst_init_n_0
    SLICE_X38Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.691 r  core/INIT_DELAY_LINE[207].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.691    core/INIT_DELAY_LINE[207].CARRY4_inst_init_n_0
    SLICE_X38Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.731 r  core/INIT_DELAY_LINE[208].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.731    core/INIT_DELAY_LINE[208].CARRY4_inst_init_n_0
    SLICE_X38Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.771 r  core/INIT_DELAY_LINE[209].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.771    core/INIT_DELAY_LINE[209].CARRY4_inst_init_n_0
    SLICE_X38Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.811 r  core/INIT_DELAY_LINE[210].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.811    core/INIT_DELAY_LINE[210].CARRY4_inst_init_n_0
    SLICE_X38Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.851 r  core/INIT_DELAY_LINE[211].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.851    core/INIT_DELAY_LINE[211].CARRY4_inst_init_n_0
    SLICE_X38Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.891 r  core/INIT_DELAY_LINE[212].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.741    29.632    core/trigger_d
    SLICE_X38Y125        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.173    29.805 r  core/DELAY_LINE[0].CARRY4_inst/CO[2]
                         net (fo=1, routed)           0.000    29.805    core/delay_line[2]
    SLICE_X38Y125        FDRE                                         r  core/LATCHED_OUTPUT[2].FDR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    19.313 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    19.793    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    16.630 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    17.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    17.202 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         0.818    18.020    core/clk
    SLICE_X38Y125        FDRE                                         r  core/LATCHED_OUTPUT[2].FDR_1/C
                         clock pessimism              0.557    18.576    
                         clock uncertainty            0.204    18.780    
    SLICE_X38Y125        FDRE (Hold_fdre_C_D)         0.129    18.909    core/LATCHED_OUTPUT[2].FDR_1
  -------------------------------------------------------------------
                         required time                        -18.909    
                         arrival time                          29.805    
  -------------------------------------------------------------------
                         slack                                 10.896    

Slack (MET) :             10.946ns  (arrival time - required time)
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@1.000ns period=20.000ns})
  Destination:            core/LATCHED_OUTPUT[5].FDR_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.125ns  (clk_out1_clk_wiz_0 rise@18.875ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        11.545ns  (logic 8.843ns (76.597%)  route 2.702ns (23.403%))
  Logic Levels:           216  (BUFG=1 CARRY4=215)
  Clock Path Skew:        1.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 18.021 - 18.875 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 18.311 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    18.311 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    18.810    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    18.836 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.694    19.530    core/trigger
    SLICE_X39Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    19.703 r  core/INIT_DELAY_LINE[0].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.703    core/INIT_DELAY_LINE[0].CARRY4_inst_init_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.742 r  core/INIT_DELAY_LINE[1].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.742    core/INIT_DELAY_LINE[1].CARRY4_inst_init_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.781 r  core/INIT_DELAY_LINE[2].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.781    core/INIT_DELAY_LINE[2].CARRY4_inst_init_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.820 r  core/INIT_DELAY_LINE[3].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.820    core/INIT_DELAY_LINE[3].CARRY4_inst_init_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.859 r  core/INIT_DELAY_LINE[4].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.859    core/INIT_DELAY_LINE[4].CARRY4_inst_init_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.898 r  core/INIT_DELAY_LINE[5].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.898    core/INIT_DELAY_LINE[5].CARRY4_inst_init_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.937 r  core/INIT_DELAY_LINE[6].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.937    core/INIT_DELAY_LINE[6].CARRY4_inst_init_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.976 r  core/INIT_DELAY_LINE[7].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.976    core/INIT_DELAY_LINE[7].CARRY4_inst_init_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.015 r  core/INIT_DELAY_LINE[8].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.015    core/INIT_DELAY_LINE[8].CARRY4_inst_init_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.054 r  core/INIT_DELAY_LINE[9].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.054    core/INIT_DELAY_LINE[9].CARRY4_inst_init_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.093 r  core/INIT_DELAY_LINE[10].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.093    core/INIT_DELAY_LINE[10].CARRY4_inst_init_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.132 r  core/INIT_DELAY_LINE[11].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.132    core/INIT_DELAY_LINE[11].CARRY4_inst_init_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.171 r  core/INIT_DELAY_LINE[12].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.171    core/INIT_DELAY_LINE[12].CARRY4_inst_init_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.210 r  core/INIT_DELAY_LINE[13].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.210    core/INIT_DELAY_LINE[13].CARRY4_inst_init_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.249 r  core/INIT_DELAY_LINE[14].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.249    core/INIT_DELAY_LINE[14].CARRY4_inst_init_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.288 r  core/INIT_DELAY_LINE[15].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.288    core/INIT_DELAY_LINE[15].CARRY4_inst_init_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.327 r  core/INIT_DELAY_LINE[16].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.327    core/INIT_DELAY_LINE[16].CARRY4_inst_init_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.366 r  core/INIT_DELAY_LINE[17].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.366    core/INIT_DELAY_LINE[17].CARRY4_inst_init_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.405 r  core/INIT_DELAY_LINE[18].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.405    core/INIT_DELAY_LINE[18].CARRY4_inst_init_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.444 r  core/INIT_DELAY_LINE[19].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.444    core/INIT_DELAY_LINE[19].CARRY4_inst_init_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.483 r  core/INIT_DELAY_LINE[20].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.483    core/INIT_DELAY_LINE[20].CARRY4_inst_init_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.522 r  core/INIT_DELAY_LINE[21].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.522    core/INIT_DELAY_LINE[21].CARRY4_inst_init_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.561 r  core/INIT_DELAY_LINE[22].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.561    core/INIT_DELAY_LINE[22].CARRY4_inst_init_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.600 r  core/INIT_DELAY_LINE[23].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.600    core/INIT_DELAY_LINE[23].CARRY4_inst_init_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.639 r  core/INIT_DELAY_LINE[24].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    20.648    core/INIT_DELAY_LINE[24].CARRY4_inst_init_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.687 r  core/INIT_DELAY_LINE[25].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.687    core/INIT_DELAY_LINE[25].CARRY4_inst_init_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.726 r  core/INIT_DELAY_LINE[26].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.726    core/INIT_DELAY_LINE[26].CARRY4_inst_init_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.765 r  core/INIT_DELAY_LINE[27].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.765    core/INIT_DELAY_LINE[27].CARRY4_inst_init_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.804 r  core/INIT_DELAY_LINE[28].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.804    core/INIT_DELAY_LINE[28].CARRY4_inst_init_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.843 r  core/INIT_DELAY_LINE[29].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.843    core/INIT_DELAY_LINE[29].CARRY4_inst_init_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.882 r  core/INIT_DELAY_LINE[30].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.882    core/INIT_DELAY_LINE[30].CARRY4_inst_init_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.921 r  core/INIT_DELAY_LINE[31].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.921    core/INIT_DELAY_LINE[31].CARRY4_inst_init_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.960 r  core/INIT_DELAY_LINE[32].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.960    core/INIT_DELAY_LINE[32].CARRY4_inst_init_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.999 r  core/INIT_DELAY_LINE[33].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.999    core/INIT_DELAY_LINE[33].CARRY4_inst_init_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.038 r  core/INIT_DELAY_LINE[34].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.038    core/INIT_DELAY_LINE[34].CARRY4_inst_init_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.077 r  core/INIT_DELAY_LINE[35].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.077    core/INIT_DELAY_LINE[35].CARRY4_inst_init_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.116 r  core/INIT_DELAY_LINE[36].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.116    core/INIT_DELAY_LINE[36].CARRY4_inst_init_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.155 r  core/INIT_DELAY_LINE[37].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.155    core/INIT_DELAY_LINE[37].CARRY4_inst_init_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.194 r  core/INIT_DELAY_LINE[38].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.194    core/INIT_DELAY_LINE[38].CARRY4_inst_init_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.233 r  core/INIT_DELAY_LINE[39].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.233    core/INIT_DELAY_LINE[39].CARRY4_inst_init_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.272 r  core/INIT_DELAY_LINE[40].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.272    core/INIT_DELAY_LINE[40].CARRY4_inst_init_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.311 r  core/INIT_DELAY_LINE[41].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.311    core/INIT_DELAY_LINE[41].CARRY4_inst_init_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.350 r  core/INIT_DELAY_LINE[42].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.350    core/INIT_DELAY_LINE[42].CARRY4_inst_init_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.389 r  core/INIT_DELAY_LINE[43].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.389    core/INIT_DELAY_LINE[43].CARRY4_inst_init_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.428 r  core/INIT_DELAY_LINE[44].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.428    core/INIT_DELAY_LINE[44].CARRY4_inst_init_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.467 r  core/INIT_DELAY_LINE[45].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.467    core/INIT_DELAY_LINE[45].CARRY4_inst_init_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.506 r  core/INIT_DELAY_LINE[46].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.506    core/INIT_DELAY_LINE[46].CARRY4_inst_init_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.545 r  core/INIT_DELAY_LINE[47].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.545    core/INIT_DELAY_LINE[47].CARRY4_inst_init_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.584 r  core/INIT_DELAY_LINE[48].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.584    core/INIT_DELAY_LINE[48].CARRY4_inst_init_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.623 r  core/INIT_DELAY_LINE[49].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    21.624    core/INIT_DELAY_LINE[49].CARRY4_inst_init_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.663 r  core/INIT_DELAY_LINE[50].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.663    core/INIT_DELAY_LINE[50].CARRY4_inst_init_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.702 r  core/INIT_DELAY_LINE[51].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.702    core/INIT_DELAY_LINE[51].CARRY4_inst_init_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.741 r  core/INIT_DELAY_LINE[52].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.741    core/INIT_DELAY_LINE[52].CARRY4_inst_init_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.780 r  core/INIT_DELAY_LINE[53].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.780    core/INIT_DELAY_LINE[53].CARRY4_inst_init_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.819 r  core/INIT_DELAY_LINE[54].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.819    core/INIT_DELAY_LINE[54].CARRY4_inst_init_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.858 r  core/INIT_DELAY_LINE[55].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.858    core/INIT_DELAY_LINE[55].CARRY4_inst_init_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.897 r  core/INIT_DELAY_LINE[56].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.897    core/INIT_DELAY_LINE[56].CARRY4_inst_init_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.936 r  core/INIT_DELAY_LINE[57].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.936    core/INIT_DELAY_LINE[57].CARRY4_inst_init_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.975 r  core/INIT_DELAY_LINE[58].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.975    core/INIT_DELAY_LINE[58].CARRY4_inst_init_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.014 r  core/INIT_DELAY_LINE[59].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.014    core/INIT_DELAY_LINE[59].CARRY4_inst_init_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.053 r  core/INIT_DELAY_LINE[60].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.053    core/INIT_DELAY_LINE[60].CARRY4_inst_init_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.092 r  core/INIT_DELAY_LINE[61].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.092    core/INIT_DELAY_LINE[61].CARRY4_inst_init_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.131 r  core/INIT_DELAY_LINE[62].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.131    core/INIT_DELAY_LINE[62].CARRY4_inst_init_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.170 r  core/INIT_DELAY_LINE[63].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.170    core/INIT_DELAY_LINE[63].CARRY4_inst_init_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.209 r  core/INIT_DELAY_LINE[64].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.209    core/INIT_DELAY_LINE[64].CARRY4_inst_init_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.248 r  core/INIT_DELAY_LINE[65].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.248    core/INIT_DELAY_LINE[65].CARRY4_inst_init_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.287 r  core/INIT_DELAY_LINE[66].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.287    core/INIT_DELAY_LINE[66].CARRY4_inst_init_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.326 r  core/INIT_DELAY_LINE[67].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.326    core/INIT_DELAY_LINE[67].CARRY4_inst_init_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.365 r  core/INIT_DELAY_LINE[68].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.365    core/INIT_DELAY_LINE[68].CARRY4_inst_init_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.404 r  core/INIT_DELAY_LINE[69].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.404    core/INIT_DELAY_LINE[69].CARRY4_inst_init_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.443 r  core/INIT_DELAY_LINE[70].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.443    core/INIT_DELAY_LINE[70].CARRY4_inst_init_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.482 r  core/INIT_DELAY_LINE[71].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.482    core/INIT_DELAY_LINE[71].CARRY4_inst_init_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.521 r  core/INIT_DELAY_LINE[72].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.521    core/INIT_DELAY_LINE[72].CARRY4_inst_init_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.560 r  core/INIT_DELAY_LINE[73].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.560    core/INIT_DELAY_LINE[73].CARRY4_inst_init_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.599 r  core/INIT_DELAY_LINE[74].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    22.608    core/INIT_DELAY_LINE[74].CARRY4_inst_init_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.647 r  core/INIT_DELAY_LINE[75].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.647    core/INIT_DELAY_LINE[75].CARRY4_inst_init_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.686 r  core/INIT_DELAY_LINE[76].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.686    core/INIT_DELAY_LINE[76].CARRY4_inst_init_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.725 r  core/INIT_DELAY_LINE[77].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.725    core/INIT_DELAY_LINE[77].CARRY4_inst_init_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.764 r  core/INIT_DELAY_LINE[78].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.764    core/INIT_DELAY_LINE[78].CARRY4_inst_init_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.803 r  core/INIT_DELAY_LINE[79].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.803    core/INIT_DELAY_LINE[79].CARRY4_inst_init_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.842 r  core/INIT_DELAY_LINE[80].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.842    core/INIT_DELAY_LINE[80].CARRY4_inst_init_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.881 r  core/INIT_DELAY_LINE[81].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.881    core/INIT_DELAY_LINE[81].CARRY4_inst_init_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.920 r  core/INIT_DELAY_LINE[82].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.920    core/INIT_DELAY_LINE[82].CARRY4_inst_init_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.959 r  core/INIT_DELAY_LINE[83].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.959    core/INIT_DELAY_LINE[83].CARRY4_inst_init_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.998 r  core/INIT_DELAY_LINE[84].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.998    core/INIT_DELAY_LINE[84].CARRY4_inst_init_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.037 r  core/INIT_DELAY_LINE[85].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.037    core/INIT_DELAY_LINE[85].CARRY4_inst_init_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.076 r  core/INIT_DELAY_LINE[86].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.076    core/INIT_DELAY_LINE[86].CARRY4_inst_init_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.115 r  core/INIT_DELAY_LINE[87].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.115    core/INIT_DELAY_LINE[87].CARRY4_inst_init_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.154 r  core/INIT_DELAY_LINE[88].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.154    core/INIT_DELAY_LINE[88].CARRY4_inst_init_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.193 r  core/INIT_DELAY_LINE[89].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.193    core/INIT_DELAY_LINE[89].CARRY4_inst_init_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.232 r  core/INIT_DELAY_LINE[90].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.232    core/INIT_DELAY_LINE[90].CARRY4_inst_init_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.271 r  core/INIT_DELAY_LINE[91].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.271    core/INIT_DELAY_LINE[91].CARRY4_inst_init_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.310 r  core/INIT_DELAY_LINE[92].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.310    core/INIT_DELAY_LINE[92].CARRY4_inst_init_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.349 r  core/INIT_DELAY_LINE[93].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.349    core/INIT_DELAY_LINE[93].CARRY4_inst_init_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.388 r  core/INIT_DELAY_LINE[94].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.388    core/INIT_DELAY_LINE[94].CARRY4_inst_init_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.427 r  core/INIT_DELAY_LINE[95].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.427    core/INIT_DELAY_LINE[95].CARRY4_inst_init_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.466 r  core/INIT_DELAY_LINE[96].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.466    core/INIT_DELAY_LINE[96].CARRY4_inst_init_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.505 r  core/INIT_DELAY_LINE[97].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.505    core/INIT_DELAY_LINE[97].CARRY4_inst_init_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.544 r  core/INIT_DELAY_LINE[98].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.544    core/INIT_DELAY_LINE[98].CARRY4_inst_init_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.583 r  core/INIT_DELAY_LINE[99].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    23.583    core/INIT_DELAY_LINE[99].CARRY4_inst_init_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.622 r  core/INIT_DELAY_LINE[100].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.622    core/INIT_DELAY_LINE[100].CARRY4_inst_init_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.661 r  core/INIT_DELAY_LINE[101].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.661    core/INIT_DELAY_LINE[101].CARRY4_inst_init_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.700 r  core/INIT_DELAY_LINE[102].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.700    core/INIT_DELAY_LINE[102].CARRY4_inst_init_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.739 r  core/INIT_DELAY_LINE[103].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.739    core/INIT_DELAY_LINE[103].CARRY4_inst_init_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.778 r  core/INIT_DELAY_LINE[104].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.778    core/INIT_DELAY_LINE[104].CARRY4_inst_init_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.817 r  core/INIT_DELAY_LINE[105].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.817    core/INIT_DELAY_LINE[105].CARRY4_inst_init_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.856 r  core/INIT_DELAY_LINE[106].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.856    core/INIT_DELAY_LINE[106].CARRY4_inst_init_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.895 r  core/INIT_DELAY_LINE[107].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.895    core/INIT_DELAY_LINE[107].CARRY4_inst_init_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.934 r  core/INIT_DELAY_LINE[108].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.934    core/INIT_DELAY_LINE[108].CARRY4_inst_init_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.973 r  core/INIT_DELAY_LINE[109].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.973    core/INIT_DELAY_LINE[109].CARRY4_inst_init_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.012 r  core/INIT_DELAY_LINE[110].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.012    core/INIT_DELAY_LINE[110].CARRY4_inst_init_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.051 r  core/INIT_DELAY_LINE[111].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.051    core/INIT_DELAY_LINE[111].CARRY4_inst_init_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.090 r  core/INIT_DELAY_LINE[112].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.090    core/INIT_DELAY_LINE[112].CARRY4_inst_init_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.129 r  core/INIT_DELAY_LINE[113].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.129    core/INIT_DELAY_LINE[113].CARRY4_inst_init_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.168 r  core/INIT_DELAY_LINE[114].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.168    core/INIT_DELAY_LINE[114].CARRY4_inst_init_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.207 r  core/INIT_DELAY_LINE[115].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.207    core/INIT_DELAY_LINE[115].CARRY4_inst_init_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.246 r  core/INIT_DELAY_LINE[116].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.246    core/INIT_DELAY_LINE[116].CARRY4_inst_init_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.285 r  core/INIT_DELAY_LINE[117].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.285    core/INIT_DELAY_LINE[117].CARRY4_inst_init_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.324 r  core/INIT_DELAY_LINE[118].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.324    core/INIT_DELAY_LINE[118].CARRY4_inst_init_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.363 r  core/INIT_DELAY_LINE[119].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.363    core/INIT_DELAY_LINE[119].CARRY4_inst_init_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.402 r  core/INIT_DELAY_LINE[120].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.402    core/INIT_DELAY_LINE[120].CARRY4_inst_init_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.441 r  core/INIT_DELAY_LINE[121].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.441    core/INIT_DELAY_LINE[121].CARRY4_inst_init_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.480 r  core/INIT_DELAY_LINE[122].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.480    core/INIT_DELAY_LINE[122].CARRY4_inst_init_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.519 r  core/INIT_DELAY_LINE[123].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.519    core/INIT_DELAY_LINE[123].CARRY4_inst_init_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.558 r  core/INIT_DELAY_LINE[124].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    24.567    core/INIT_DELAY_LINE[124].CARRY4_inst_init_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.606 r  core/INIT_DELAY_LINE[125].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.606    core/INIT_DELAY_LINE[125].CARRY4_inst_init_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.645 r  core/INIT_DELAY_LINE[126].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.645    core/INIT_DELAY_LINE[126].CARRY4_inst_init_n_0
    SLICE_X39Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.684 r  core/INIT_DELAY_LINE[127].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.684    core/INIT_DELAY_LINE[127].CARRY4_inst_init_n_0
    SLICE_X39Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.723 r  core/INIT_DELAY_LINE[128].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.723    core/INIT_DELAY_LINE[128].CARRY4_inst_init_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.762 r  core/INIT_DELAY_LINE[129].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.762    core/INIT_DELAY_LINE[129].CARRY4_inst_init_n_0
    SLICE_X39Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.801 r  core/INIT_DELAY_LINE[130].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.801    core/INIT_DELAY_LINE[130].CARRY4_inst_init_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.840 r  core/INIT_DELAY_LINE[131].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.840    core/INIT_DELAY_LINE[131].CARRY4_inst_init_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.879 r  core/INIT_DELAY_LINE[132].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.879    core/INIT_DELAY_LINE[132].CARRY4_inst_init_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.918 r  core/INIT_DELAY_LINE[133].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.918    core/INIT_DELAY_LINE[133].CARRY4_inst_init_n_0
    SLICE_X39Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.957 r  core/INIT_DELAY_LINE[134].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.957    core/INIT_DELAY_LINE[134].CARRY4_inst_init_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.996 r  core/INIT_DELAY_LINE[135].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.996    core/INIT_DELAY_LINE[135].CARRY4_inst_init_n_0
    SLICE_X39Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.035 r  core/INIT_DELAY_LINE[136].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.035    core/INIT_DELAY_LINE[136].CARRY4_inst_init_n_0
    SLICE_X39Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.074 r  core/INIT_DELAY_LINE[137].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.074    core/INIT_DELAY_LINE[137].CARRY4_inst_init_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.113 r  core/INIT_DELAY_LINE[138].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.113    core/INIT_DELAY_LINE[138].CARRY4_inst_init_n_0
    SLICE_X39Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.152 r  core/INIT_DELAY_LINE[139].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.152    core/INIT_DELAY_LINE[139].CARRY4_inst_init_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.191 r  core/INIT_DELAY_LINE[140].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.191    core/INIT_DELAY_LINE[140].CARRY4_inst_init_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.230 r  core/INIT_DELAY_LINE[141].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.230    core/INIT_DELAY_LINE[141].CARRY4_inst_init_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.269 r  core/INIT_DELAY_LINE[142].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.269    core/INIT_DELAY_LINE[142].CARRY4_inst_init_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.308 r  core/INIT_DELAY_LINE[143].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.308    core/INIT_DELAY_LINE[143].CARRY4_inst_init_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.347 r  core/INIT_DELAY_LINE[144].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.347    core/INIT_DELAY_LINE[144].CARRY4_inst_init_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.386 r  core/INIT_DELAY_LINE[145].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.386    core/INIT_DELAY_LINE[145].CARRY4_inst_init_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.425 r  core/INIT_DELAY_LINE[146].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.425    core/INIT_DELAY_LINE[146].CARRY4_inst_init_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.464 r  core/INIT_DELAY_LINE[147].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.464    core/INIT_DELAY_LINE[147].CARRY4_inst_init_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.503 r  core/INIT_DELAY_LINE[148].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.503    core/INIT_DELAY_LINE[148].CARRY4_inst_init_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.542 r  core/INIT_DELAY_LINE[149].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    25.543    core/INIT_DELAY_LINE[149].CARRY4_inst_init_n_0
    SLICE_X39Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.582 r  core/INIT_DELAY_LINE[150].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.582    core/INIT_DELAY_LINE[150].CARRY4_inst_init_n_0
    SLICE_X39Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.621 r  core/INIT_DELAY_LINE[151].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.621    core/INIT_DELAY_LINE[151].CARRY4_inst_init_n_0
    SLICE_X39Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.660 r  core/INIT_DELAY_LINE[152].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.660    core/INIT_DELAY_LINE[152].CARRY4_inst_init_n_0
    SLICE_X39Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.699 r  core/INIT_DELAY_LINE[153].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.699    core/INIT_DELAY_LINE[153].CARRY4_inst_init_n_0
    SLICE_X39Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.738 r  core/INIT_DELAY_LINE[154].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.738    core/INIT_DELAY_LINE[154].CARRY4_inst_init_n_0
    SLICE_X39Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.777 r  core/INIT_DELAY_LINE[155].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.777    core/INIT_DELAY_LINE[155].CARRY4_inst_init_n_0
    SLICE_X39Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.816 r  core/INIT_DELAY_LINE[156].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.816    core/INIT_DELAY_LINE[156].CARRY4_inst_init_n_0
    SLICE_X39Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.855 r  core/INIT_DELAY_LINE[157].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.855    core/INIT_DELAY_LINE[157].CARRY4_inst_init_n_0
    SLICE_X39Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.894 r  core/INIT_DELAY_LINE[158].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.894    core/INIT_DELAY_LINE[158].CARRY4_inst_init_n_0
    SLICE_X39Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.933 r  core/INIT_DELAY_LINE[159].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.933    core/INIT_DELAY_LINE[159].CARRY4_inst_init_n_0
    SLICE_X39Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.972 r  core/INIT_DELAY_LINE[160].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.972    core/INIT_DELAY_LINE[160].CARRY4_inst_init_n_0
    SLICE_X39Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.011 r  core/INIT_DELAY_LINE[161].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.011    core/INIT_DELAY_LINE[161].CARRY4_inst_init_n_0
    SLICE_X39Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.050 r  core/INIT_DELAY_LINE[162].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.050    core/INIT_DELAY_LINE[162].CARRY4_inst_init_n_0
    SLICE_X39Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.089 r  core/INIT_DELAY_LINE[163].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.089    core/INIT_DELAY_LINE[163].CARRY4_inst_init_n_0
    SLICE_X39Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.128 r  core/INIT_DELAY_LINE[164].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.128    core/INIT_DELAY_LINE[164].CARRY4_inst_init_n_0
    SLICE_X39Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.167 r  core/INIT_DELAY_LINE[165].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.167    core/INIT_DELAY_LINE[165].CARRY4_inst_init_n_0
    SLICE_X39Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.206 r  core/INIT_DELAY_LINE[166].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.206    core/INIT_DELAY_LINE[166].CARRY4_inst_init_n_0
    SLICE_X39Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.245 r  core/INIT_DELAY_LINE[167].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.245    core/INIT_DELAY_LINE[167].CARRY4_inst_init_n_0
    SLICE_X39Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.284 r  core/INIT_DELAY_LINE[168].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.284    core/INIT_DELAY_LINE[168].CARRY4_inst_init_n_0
    SLICE_X39Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.323 r  core/INIT_DELAY_LINE[169].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.323    core/INIT_DELAY_LINE[169].CARRY4_inst_init_n_0
    SLICE_X39Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.362 r  core/INIT_DELAY_LINE[170].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.362    core/INIT_DELAY_LINE[170].CARRY4_inst_init_n_0
    SLICE_X39Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.401 r  core/INIT_DELAY_LINE[171].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.401    core/INIT_DELAY_LINE[171].CARRY4_inst_init_n_0
    SLICE_X39Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.440 r  core/INIT_DELAY_LINE[172].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.440    core/INIT_DELAY_LINE[172].CARRY4_inst_init_n_0
    SLICE_X39Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.479 r  core/INIT_DELAY_LINE[173].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.479    core/INIT_DELAY_LINE[173].CARRY4_inst_init_n_0
    SLICE_X39Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.518 r  core/INIT_DELAY_LINE[174].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    26.527    core/INIT_DELAY_LINE[174].CARRY4_inst_init_n_0
    SLICE_X39Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.566 r  core/INIT_DELAY_LINE[175].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.566    core/INIT_DELAY_LINE[175].CARRY4_inst_init_n_0
    SLICE_X39Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.605 r  core/INIT_DELAY_LINE[176].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.605    core/INIT_DELAY_LINE[176].CARRY4_inst_init_n_0
    SLICE_X39Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.644 r  core/INIT_DELAY_LINE[177].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.644    core/INIT_DELAY_LINE[177].CARRY4_inst_init_n_0
    SLICE_X39Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.683 r  core/INIT_DELAY_LINE[178].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.683    core/INIT_DELAY_LINE[178].CARRY4_inst_init_n_0
    SLICE_X39Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.722 r  core/INIT_DELAY_LINE[179].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.722    core/INIT_DELAY_LINE[179].CARRY4_inst_init_n_0
    SLICE_X39Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.761 r  core/INIT_DELAY_LINE[180].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.761    core/INIT_DELAY_LINE[180].CARRY4_inst_init_n_0
    SLICE_X39Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.800 r  core/INIT_DELAY_LINE[181].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.800    core/INIT_DELAY_LINE[181].CARRY4_inst_init_n_0
    SLICE_X39Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.839 r  core/INIT_DELAY_LINE[182].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.839    core/INIT_DELAY_LINE[182].CARRY4_inst_init_n_0
    SLICE_X39Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.878 r  core/INIT_DELAY_LINE[183].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.878    core/INIT_DELAY_LINE[183].CARRY4_inst_init_n_0
    SLICE_X39Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.917 r  core/INIT_DELAY_LINE[184].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.917    core/INIT_DELAY_LINE[184].CARRY4_inst_init_n_0
    SLICE_X39Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.956 r  core/INIT_DELAY_LINE[185].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.956    core/INIT_DELAY_LINE[185].CARRY4_inst_init_n_0
    SLICE_X39Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.995 r  core/INIT_DELAY_LINE[186].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.995    core/INIT_DELAY_LINE[186].CARRY4_inst_init_n_0
    SLICE_X39Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.034 r  core/INIT_DELAY_LINE[187].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.034    core/INIT_DELAY_LINE[187].CARRY4_inst_init_n_0
    SLICE_X39Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.073 r  core/INIT_DELAY_LINE[188].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.073    core/INIT_DELAY_LINE[188].CARRY4_inst_init_n_0
    SLICE_X39Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.112 r  core/INIT_DELAY_LINE[189].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.112    core/INIT_DELAY_LINE[189].CARRY4_inst_init_n_0
    SLICE_X39Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.151 r  core/INIT_DELAY_LINE[190].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.151    core/INIT_DELAY_LINE[190].CARRY4_inst_init_n_0
    SLICE_X39Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.190 r  core/INIT_DELAY_LINE[191].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.190    core/INIT_DELAY_LINE[191].CARRY4_inst_init_n_0
    SLICE_X39Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.229 r  core/INIT_DELAY_LINE[192].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.229    core/INIT_DELAY_LINE[192].CARRY4_inst_init_n_0
    SLICE_X39Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.268 r  core/INIT_DELAY_LINE[193].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.268    core/INIT_DELAY_LINE[193].CARRY4_inst_init_n_0
    SLICE_X39Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.307 r  core/INIT_DELAY_LINE[194].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.307    core/INIT_DELAY_LINE[194].CARRY4_inst_init_n_0
    SLICE_X39Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.346 r  core/INIT_DELAY_LINE[195].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.346    core/INIT_DELAY_LINE[195].CARRY4_inst_init_n_0
    SLICE_X39Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.385 r  core/INIT_DELAY_LINE[196].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.385    core/INIT_DELAY_LINE[196].CARRY4_inst_init_n_0
    SLICE_X39Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.424 r  core/INIT_DELAY_LINE[197].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.424    core/INIT_DELAY_LINE[197].CARRY4_inst_init_n_0
    SLICE_X39Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.463 r  core/INIT_DELAY_LINE[198].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.463    core/INIT_DELAY_LINE[198].CARRY4_inst_init_n_0
    SLICE_X39Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.502 r  core/INIT_DELAY_LINE[199].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.730    28.232    core/INIT_DELAY_LINE[199].CARRY4_inst_init_n_0
    SLICE_X38Y161        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179    28.411 r  core/INIT_DELAY_LINE[200].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.411    core/INIT_DELAY_LINE[200].CARRY4_inst_init_n_0
    SLICE_X38Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.451 r  core/INIT_DELAY_LINE[201].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.451    core/INIT_DELAY_LINE[201].CARRY4_inst_init_n_0
    SLICE_X38Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.491 r  core/INIT_DELAY_LINE[202].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.491    core/INIT_DELAY_LINE[202].CARRY4_inst_init_n_0
    SLICE_X38Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.531 r  core/INIT_DELAY_LINE[203].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.531    core/INIT_DELAY_LINE[203].CARRY4_inst_init_n_0
    SLICE_X38Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.571 r  core/INIT_DELAY_LINE[204].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.571    core/INIT_DELAY_LINE[204].CARRY4_inst_init_n_0
    SLICE_X38Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.611 r  core/INIT_DELAY_LINE[205].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.611    core/INIT_DELAY_LINE[205].CARRY4_inst_init_n_0
    SLICE_X38Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.651 r  core/INIT_DELAY_LINE[206].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.651    core/INIT_DELAY_LINE[206].CARRY4_inst_init_n_0
    SLICE_X38Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.691 r  core/INIT_DELAY_LINE[207].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.691    core/INIT_DELAY_LINE[207].CARRY4_inst_init_n_0
    SLICE_X38Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.731 r  core/INIT_DELAY_LINE[208].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.731    core/INIT_DELAY_LINE[208].CARRY4_inst_init_n_0
    SLICE_X38Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.771 r  core/INIT_DELAY_LINE[209].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.771    core/INIT_DELAY_LINE[209].CARRY4_inst_init_n_0
    SLICE_X38Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.811 r  core/INIT_DELAY_LINE[210].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.811    core/INIT_DELAY_LINE[210].CARRY4_inst_init_n_0
    SLICE_X38Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.851 r  core/INIT_DELAY_LINE[211].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.851    core/INIT_DELAY_LINE[211].CARRY4_inst_init_n_0
    SLICE_X38Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.891 r  core/INIT_DELAY_LINE[212].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.741    29.632    core/trigger_d
    SLICE_X38Y125        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179    29.811 r  core/DELAY_LINE[0].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    29.811    core/delay_line[3]
    SLICE_X38Y126        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    29.856 r  core/DELAY_LINE[1].CARRY4_inst/CO[1]
                         net (fo=1, routed)           0.000    29.856    core/delay_line[5]
    SLICE_X38Y126        FDRE                                         r  core/LATCHED_OUTPUT[5].FDR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    19.313 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    19.793    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    16.630 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    17.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    17.202 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         0.819    18.021    core/clk
    SLICE_X38Y126        FDRE                                         r  core/LATCHED_OUTPUT[5].FDR_1/C
                         clock pessimism              0.557    18.577    
                         clock uncertainty            0.204    18.781    
    SLICE_X38Y126        FDRE (Hold_fdre_C_D)         0.129    18.910    core/LATCHED_OUTPUT[5].FDR_1
  -------------------------------------------------------------------
                         required time                        -18.910    
                         arrival time                          29.856    
  -------------------------------------------------------------------
                         slack                                 10.946    

Slack (MET) :             10.965ns  (arrival time - required time)
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@1.000ns period=20.000ns})
  Destination:            core/LATCHED_OUTPUT[6].FDR_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.125ns  (clk_out1_clk_wiz_0 rise@18.875ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        11.564ns  (logic 8.862ns (76.636%)  route 2.702ns (23.364%))
  Logic Levels:           216  (BUFG=1 CARRY4=215)
  Clock Path Skew:        1.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 18.021 - 18.875 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 18.311 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    18.311 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    18.810    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    18.836 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.694    19.530    core/trigger
    SLICE_X39Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    19.703 r  core/INIT_DELAY_LINE[0].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.703    core/INIT_DELAY_LINE[0].CARRY4_inst_init_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.742 r  core/INIT_DELAY_LINE[1].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.742    core/INIT_DELAY_LINE[1].CARRY4_inst_init_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.781 r  core/INIT_DELAY_LINE[2].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.781    core/INIT_DELAY_LINE[2].CARRY4_inst_init_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.820 r  core/INIT_DELAY_LINE[3].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.820    core/INIT_DELAY_LINE[3].CARRY4_inst_init_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.859 r  core/INIT_DELAY_LINE[4].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.859    core/INIT_DELAY_LINE[4].CARRY4_inst_init_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.898 r  core/INIT_DELAY_LINE[5].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.898    core/INIT_DELAY_LINE[5].CARRY4_inst_init_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.937 r  core/INIT_DELAY_LINE[6].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.937    core/INIT_DELAY_LINE[6].CARRY4_inst_init_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.976 r  core/INIT_DELAY_LINE[7].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.976    core/INIT_DELAY_LINE[7].CARRY4_inst_init_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.015 r  core/INIT_DELAY_LINE[8].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.015    core/INIT_DELAY_LINE[8].CARRY4_inst_init_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.054 r  core/INIT_DELAY_LINE[9].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.054    core/INIT_DELAY_LINE[9].CARRY4_inst_init_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.093 r  core/INIT_DELAY_LINE[10].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.093    core/INIT_DELAY_LINE[10].CARRY4_inst_init_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.132 r  core/INIT_DELAY_LINE[11].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.132    core/INIT_DELAY_LINE[11].CARRY4_inst_init_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.171 r  core/INIT_DELAY_LINE[12].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.171    core/INIT_DELAY_LINE[12].CARRY4_inst_init_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.210 r  core/INIT_DELAY_LINE[13].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.210    core/INIT_DELAY_LINE[13].CARRY4_inst_init_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.249 r  core/INIT_DELAY_LINE[14].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.249    core/INIT_DELAY_LINE[14].CARRY4_inst_init_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.288 r  core/INIT_DELAY_LINE[15].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.288    core/INIT_DELAY_LINE[15].CARRY4_inst_init_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.327 r  core/INIT_DELAY_LINE[16].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.327    core/INIT_DELAY_LINE[16].CARRY4_inst_init_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.366 r  core/INIT_DELAY_LINE[17].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.366    core/INIT_DELAY_LINE[17].CARRY4_inst_init_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.405 r  core/INIT_DELAY_LINE[18].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.405    core/INIT_DELAY_LINE[18].CARRY4_inst_init_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.444 r  core/INIT_DELAY_LINE[19].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.444    core/INIT_DELAY_LINE[19].CARRY4_inst_init_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.483 r  core/INIT_DELAY_LINE[20].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.483    core/INIT_DELAY_LINE[20].CARRY4_inst_init_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.522 r  core/INIT_DELAY_LINE[21].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.522    core/INIT_DELAY_LINE[21].CARRY4_inst_init_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.561 r  core/INIT_DELAY_LINE[22].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.561    core/INIT_DELAY_LINE[22].CARRY4_inst_init_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.600 r  core/INIT_DELAY_LINE[23].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.600    core/INIT_DELAY_LINE[23].CARRY4_inst_init_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.639 r  core/INIT_DELAY_LINE[24].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    20.648    core/INIT_DELAY_LINE[24].CARRY4_inst_init_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.687 r  core/INIT_DELAY_LINE[25].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.687    core/INIT_DELAY_LINE[25].CARRY4_inst_init_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.726 r  core/INIT_DELAY_LINE[26].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.726    core/INIT_DELAY_LINE[26].CARRY4_inst_init_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.765 r  core/INIT_DELAY_LINE[27].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.765    core/INIT_DELAY_LINE[27].CARRY4_inst_init_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.804 r  core/INIT_DELAY_LINE[28].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.804    core/INIT_DELAY_LINE[28].CARRY4_inst_init_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.843 r  core/INIT_DELAY_LINE[29].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.843    core/INIT_DELAY_LINE[29].CARRY4_inst_init_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.882 r  core/INIT_DELAY_LINE[30].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.882    core/INIT_DELAY_LINE[30].CARRY4_inst_init_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.921 r  core/INIT_DELAY_LINE[31].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.921    core/INIT_DELAY_LINE[31].CARRY4_inst_init_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.960 r  core/INIT_DELAY_LINE[32].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.960    core/INIT_DELAY_LINE[32].CARRY4_inst_init_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.999 r  core/INIT_DELAY_LINE[33].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.999    core/INIT_DELAY_LINE[33].CARRY4_inst_init_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.038 r  core/INIT_DELAY_LINE[34].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.038    core/INIT_DELAY_LINE[34].CARRY4_inst_init_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.077 r  core/INIT_DELAY_LINE[35].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.077    core/INIT_DELAY_LINE[35].CARRY4_inst_init_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.116 r  core/INIT_DELAY_LINE[36].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.116    core/INIT_DELAY_LINE[36].CARRY4_inst_init_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.155 r  core/INIT_DELAY_LINE[37].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.155    core/INIT_DELAY_LINE[37].CARRY4_inst_init_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.194 r  core/INIT_DELAY_LINE[38].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.194    core/INIT_DELAY_LINE[38].CARRY4_inst_init_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.233 r  core/INIT_DELAY_LINE[39].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.233    core/INIT_DELAY_LINE[39].CARRY4_inst_init_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.272 r  core/INIT_DELAY_LINE[40].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.272    core/INIT_DELAY_LINE[40].CARRY4_inst_init_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.311 r  core/INIT_DELAY_LINE[41].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.311    core/INIT_DELAY_LINE[41].CARRY4_inst_init_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.350 r  core/INIT_DELAY_LINE[42].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.350    core/INIT_DELAY_LINE[42].CARRY4_inst_init_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.389 r  core/INIT_DELAY_LINE[43].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.389    core/INIT_DELAY_LINE[43].CARRY4_inst_init_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.428 r  core/INIT_DELAY_LINE[44].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.428    core/INIT_DELAY_LINE[44].CARRY4_inst_init_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.467 r  core/INIT_DELAY_LINE[45].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.467    core/INIT_DELAY_LINE[45].CARRY4_inst_init_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.506 r  core/INIT_DELAY_LINE[46].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.506    core/INIT_DELAY_LINE[46].CARRY4_inst_init_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.545 r  core/INIT_DELAY_LINE[47].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.545    core/INIT_DELAY_LINE[47].CARRY4_inst_init_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.584 r  core/INIT_DELAY_LINE[48].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.584    core/INIT_DELAY_LINE[48].CARRY4_inst_init_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.623 r  core/INIT_DELAY_LINE[49].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    21.624    core/INIT_DELAY_LINE[49].CARRY4_inst_init_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.663 r  core/INIT_DELAY_LINE[50].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.663    core/INIT_DELAY_LINE[50].CARRY4_inst_init_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.702 r  core/INIT_DELAY_LINE[51].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.702    core/INIT_DELAY_LINE[51].CARRY4_inst_init_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.741 r  core/INIT_DELAY_LINE[52].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.741    core/INIT_DELAY_LINE[52].CARRY4_inst_init_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.780 r  core/INIT_DELAY_LINE[53].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.780    core/INIT_DELAY_LINE[53].CARRY4_inst_init_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.819 r  core/INIT_DELAY_LINE[54].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.819    core/INIT_DELAY_LINE[54].CARRY4_inst_init_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.858 r  core/INIT_DELAY_LINE[55].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.858    core/INIT_DELAY_LINE[55].CARRY4_inst_init_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.897 r  core/INIT_DELAY_LINE[56].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.897    core/INIT_DELAY_LINE[56].CARRY4_inst_init_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.936 r  core/INIT_DELAY_LINE[57].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.936    core/INIT_DELAY_LINE[57].CARRY4_inst_init_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.975 r  core/INIT_DELAY_LINE[58].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.975    core/INIT_DELAY_LINE[58].CARRY4_inst_init_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.014 r  core/INIT_DELAY_LINE[59].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.014    core/INIT_DELAY_LINE[59].CARRY4_inst_init_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.053 r  core/INIT_DELAY_LINE[60].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.053    core/INIT_DELAY_LINE[60].CARRY4_inst_init_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.092 r  core/INIT_DELAY_LINE[61].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.092    core/INIT_DELAY_LINE[61].CARRY4_inst_init_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.131 r  core/INIT_DELAY_LINE[62].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.131    core/INIT_DELAY_LINE[62].CARRY4_inst_init_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.170 r  core/INIT_DELAY_LINE[63].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.170    core/INIT_DELAY_LINE[63].CARRY4_inst_init_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.209 r  core/INIT_DELAY_LINE[64].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.209    core/INIT_DELAY_LINE[64].CARRY4_inst_init_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.248 r  core/INIT_DELAY_LINE[65].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.248    core/INIT_DELAY_LINE[65].CARRY4_inst_init_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.287 r  core/INIT_DELAY_LINE[66].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.287    core/INIT_DELAY_LINE[66].CARRY4_inst_init_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.326 r  core/INIT_DELAY_LINE[67].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.326    core/INIT_DELAY_LINE[67].CARRY4_inst_init_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.365 r  core/INIT_DELAY_LINE[68].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.365    core/INIT_DELAY_LINE[68].CARRY4_inst_init_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.404 r  core/INIT_DELAY_LINE[69].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.404    core/INIT_DELAY_LINE[69].CARRY4_inst_init_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.443 r  core/INIT_DELAY_LINE[70].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.443    core/INIT_DELAY_LINE[70].CARRY4_inst_init_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.482 r  core/INIT_DELAY_LINE[71].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.482    core/INIT_DELAY_LINE[71].CARRY4_inst_init_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.521 r  core/INIT_DELAY_LINE[72].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.521    core/INIT_DELAY_LINE[72].CARRY4_inst_init_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.560 r  core/INIT_DELAY_LINE[73].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.560    core/INIT_DELAY_LINE[73].CARRY4_inst_init_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.599 r  core/INIT_DELAY_LINE[74].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    22.608    core/INIT_DELAY_LINE[74].CARRY4_inst_init_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.647 r  core/INIT_DELAY_LINE[75].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.647    core/INIT_DELAY_LINE[75].CARRY4_inst_init_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.686 r  core/INIT_DELAY_LINE[76].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.686    core/INIT_DELAY_LINE[76].CARRY4_inst_init_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.725 r  core/INIT_DELAY_LINE[77].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.725    core/INIT_DELAY_LINE[77].CARRY4_inst_init_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.764 r  core/INIT_DELAY_LINE[78].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.764    core/INIT_DELAY_LINE[78].CARRY4_inst_init_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.803 r  core/INIT_DELAY_LINE[79].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.803    core/INIT_DELAY_LINE[79].CARRY4_inst_init_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.842 r  core/INIT_DELAY_LINE[80].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.842    core/INIT_DELAY_LINE[80].CARRY4_inst_init_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.881 r  core/INIT_DELAY_LINE[81].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.881    core/INIT_DELAY_LINE[81].CARRY4_inst_init_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.920 r  core/INIT_DELAY_LINE[82].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.920    core/INIT_DELAY_LINE[82].CARRY4_inst_init_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.959 r  core/INIT_DELAY_LINE[83].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.959    core/INIT_DELAY_LINE[83].CARRY4_inst_init_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.998 r  core/INIT_DELAY_LINE[84].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.998    core/INIT_DELAY_LINE[84].CARRY4_inst_init_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.037 r  core/INIT_DELAY_LINE[85].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.037    core/INIT_DELAY_LINE[85].CARRY4_inst_init_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.076 r  core/INIT_DELAY_LINE[86].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.076    core/INIT_DELAY_LINE[86].CARRY4_inst_init_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.115 r  core/INIT_DELAY_LINE[87].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.115    core/INIT_DELAY_LINE[87].CARRY4_inst_init_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.154 r  core/INIT_DELAY_LINE[88].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.154    core/INIT_DELAY_LINE[88].CARRY4_inst_init_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.193 r  core/INIT_DELAY_LINE[89].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.193    core/INIT_DELAY_LINE[89].CARRY4_inst_init_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.232 r  core/INIT_DELAY_LINE[90].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.232    core/INIT_DELAY_LINE[90].CARRY4_inst_init_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.271 r  core/INIT_DELAY_LINE[91].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.271    core/INIT_DELAY_LINE[91].CARRY4_inst_init_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.310 r  core/INIT_DELAY_LINE[92].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.310    core/INIT_DELAY_LINE[92].CARRY4_inst_init_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.349 r  core/INIT_DELAY_LINE[93].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.349    core/INIT_DELAY_LINE[93].CARRY4_inst_init_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.388 r  core/INIT_DELAY_LINE[94].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.388    core/INIT_DELAY_LINE[94].CARRY4_inst_init_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.427 r  core/INIT_DELAY_LINE[95].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.427    core/INIT_DELAY_LINE[95].CARRY4_inst_init_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.466 r  core/INIT_DELAY_LINE[96].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.466    core/INIT_DELAY_LINE[96].CARRY4_inst_init_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.505 r  core/INIT_DELAY_LINE[97].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.505    core/INIT_DELAY_LINE[97].CARRY4_inst_init_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.544 r  core/INIT_DELAY_LINE[98].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.544    core/INIT_DELAY_LINE[98].CARRY4_inst_init_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.583 r  core/INIT_DELAY_LINE[99].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    23.583    core/INIT_DELAY_LINE[99].CARRY4_inst_init_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.622 r  core/INIT_DELAY_LINE[100].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.622    core/INIT_DELAY_LINE[100].CARRY4_inst_init_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.661 r  core/INIT_DELAY_LINE[101].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.661    core/INIT_DELAY_LINE[101].CARRY4_inst_init_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.700 r  core/INIT_DELAY_LINE[102].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.700    core/INIT_DELAY_LINE[102].CARRY4_inst_init_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.739 r  core/INIT_DELAY_LINE[103].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.739    core/INIT_DELAY_LINE[103].CARRY4_inst_init_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.778 r  core/INIT_DELAY_LINE[104].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.778    core/INIT_DELAY_LINE[104].CARRY4_inst_init_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.817 r  core/INIT_DELAY_LINE[105].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.817    core/INIT_DELAY_LINE[105].CARRY4_inst_init_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.856 r  core/INIT_DELAY_LINE[106].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.856    core/INIT_DELAY_LINE[106].CARRY4_inst_init_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.895 r  core/INIT_DELAY_LINE[107].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.895    core/INIT_DELAY_LINE[107].CARRY4_inst_init_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.934 r  core/INIT_DELAY_LINE[108].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.934    core/INIT_DELAY_LINE[108].CARRY4_inst_init_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.973 r  core/INIT_DELAY_LINE[109].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.973    core/INIT_DELAY_LINE[109].CARRY4_inst_init_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.012 r  core/INIT_DELAY_LINE[110].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.012    core/INIT_DELAY_LINE[110].CARRY4_inst_init_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.051 r  core/INIT_DELAY_LINE[111].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.051    core/INIT_DELAY_LINE[111].CARRY4_inst_init_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.090 r  core/INIT_DELAY_LINE[112].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.090    core/INIT_DELAY_LINE[112].CARRY4_inst_init_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.129 r  core/INIT_DELAY_LINE[113].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.129    core/INIT_DELAY_LINE[113].CARRY4_inst_init_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.168 r  core/INIT_DELAY_LINE[114].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.168    core/INIT_DELAY_LINE[114].CARRY4_inst_init_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.207 r  core/INIT_DELAY_LINE[115].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.207    core/INIT_DELAY_LINE[115].CARRY4_inst_init_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.246 r  core/INIT_DELAY_LINE[116].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.246    core/INIT_DELAY_LINE[116].CARRY4_inst_init_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.285 r  core/INIT_DELAY_LINE[117].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.285    core/INIT_DELAY_LINE[117].CARRY4_inst_init_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.324 r  core/INIT_DELAY_LINE[118].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.324    core/INIT_DELAY_LINE[118].CARRY4_inst_init_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.363 r  core/INIT_DELAY_LINE[119].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.363    core/INIT_DELAY_LINE[119].CARRY4_inst_init_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.402 r  core/INIT_DELAY_LINE[120].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.402    core/INIT_DELAY_LINE[120].CARRY4_inst_init_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.441 r  core/INIT_DELAY_LINE[121].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.441    core/INIT_DELAY_LINE[121].CARRY4_inst_init_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.480 r  core/INIT_DELAY_LINE[122].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.480    core/INIT_DELAY_LINE[122].CARRY4_inst_init_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.519 r  core/INIT_DELAY_LINE[123].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.519    core/INIT_DELAY_LINE[123].CARRY4_inst_init_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.558 r  core/INIT_DELAY_LINE[124].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    24.567    core/INIT_DELAY_LINE[124].CARRY4_inst_init_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.606 r  core/INIT_DELAY_LINE[125].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.606    core/INIT_DELAY_LINE[125].CARRY4_inst_init_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.645 r  core/INIT_DELAY_LINE[126].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.645    core/INIT_DELAY_LINE[126].CARRY4_inst_init_n_0
    SLICE_X39Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.684 r  core/INIT_DELAY_LINE[127].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.684    core/INIT_DELAY_LINE[127].CARRY4_inst_init_n_0
    SLICE_X39Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.723 r  core/INIT_DELAY_LINE[128].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.723    core/INIT_DELAY_LINE[128].CARRY4_inst_init_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.762 r  core/INIT_DELAY_LINE[129].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.762    core/INIT_DELAY_LINE[129].CARRY4_inst_init_n_0
    SLICE_X39Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.801 r  core/INIT_DELAY_LINE[130].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.801    core/INIT_DELAY_LINE[130].CARRY4_inst_init_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.840 r  core/INIT_DELAY_LINE[131].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.840    core/INIT_DELAY_LINE[131].CARRY4_inst_init_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.879 r  core/INIT_DELAY_LINE[132].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.879    core/INIT_DELAY_LINE[132].CARRY4_inst_init_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.918 r  core/INIT_DELAY_LINE[133].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.918    core/INIT_DELAY_LINE[133].CARRY4_inst_init_n_0
    SLICE_X39Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.957 r  core/INIT_DELAY_LINE[134].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.957    core/INIT_DELAY_LINE[134].CARRY4_inst_init_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.996 r  core/INIT_DELAY_LINE[135].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.996    core/INIT_DELAY_LINE[135].CARRY4_inst_init_n_0
    SLICE_X39Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.035 r  core/INIT_DELAY_LINE[136].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.035    core/INIT_DELAY_LINE[136].CARRY4_inst_init_n_0
    SLICE_X39Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.074 r  core/INIT_DELAY_LINE[137].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.074    core/INIT_DELAY_LINE[137].CARRY4_inst_init_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.113 r  core/INIT_DELAY_LINE[138].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.113    core/INIT_DELAY_LINE[138].CARRY4_inst_init_n_0
    SLICE_X39Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.152 r  core/INIT_DELAY_LINE[139].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.152    core/INIT_DELAY_LINE[139].CARRY4_inst_init_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.191 r  core/INIT_DELAY_LINE[140].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.191    core/INIT_DELAY_LINE[140].CARRY4_inst_init_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.230 r  core/INIT_DELAY_LINE[141].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.230    core/INIT_DELAY_LINE[141].CARRY4_inst_init_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.269 r  core/INIT_DELAY_LINE[142].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.269    core/INIT_DELAY_LINE[142].CARRY4_inst_init_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.308 r  core/INIT_DELAY_LINE[143].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.308    core/INIT_DELAY_LINE[143].CARRY4_inst_init_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.347 r  core/INIT_DELAY_LINE[144].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.347    core/INIT_DELAY_LINE[144].CARRY4_inst_init_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.386 r  core/INIT_DELAY_LINE[145].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.386    core/INIT_DELAY_LINE[145].CARRY4_inst_init_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.425 r  core/INIT_DELAY_LINE[146].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.425    core/INIT_DELAY_LINE[146].CARRY4_inst_init_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.464 r  core/INIT_DELAY_LINE[147].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.464    core/INIT_DELAY_LINE[147].CARRY4_inst_init_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.503 r  core/INIT_DELAY_LINE[148].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.503    core/INIT_DELAY_LINE[148].CARRY4_inst_init_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.542 r  core/INIT_DELAY_LINE[149].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    25.543    core/INIT_DELAY_LINE[149].CARRY4_inst_init_n_0
    SLICE_X39Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.582 r  core/INIT_DELAY_LINE[150].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.582    core/INIT_DELAY_LINE[150].CARRY4_inst_init_n_0
    SLICE_X39Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.621 r  core/INIT_DELAY_LINE[151].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.621    core/INIT_DELAY_LINE[151].CARRY4_inst_init_n_0
    SLICE_X39Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.660 r  core/INIT_DELAY_LINE[152].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.660    core/INIT_DELAY_LINE[152].CARRY4_inst_init_n_0
    SLICE_X39Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.699 r  core/INIT_DELAY_LINE[153].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.699    core/INIT_DELAY_LINE[153].CARRY4_inst_init_n_0
    SLICE_X39Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.738 r  core/INIT_DELAY_LINE[154].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.738    core/INIT_DELAY_LINE[154].CARRY4_inst_init_n_0
    SLICE_X39Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.777 r  core/INIT_DELAY_LINE[155].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.777    core/INIT_DELAY_LINE[155].CARRY4_inst_init_n_0
    SLICE_X39Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.816 r  core/INIT_DELAY_LINE[156].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.816    core/INIT_DELAY_LINE[156].CARRY4_inst_init_n_0
    SLICE_X39Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.855 r  core/INIT_DELAY_LINE[157].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.855    core/INIT_DELAY_LINE[157].CARRY4_inst_init_n_0
    SLICE_X39Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.894 r  core/INIT_DELAY_LINE[158].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.894    core/INIT_DELAY_LINE[158].CARRY4_inst_init_n_0
    SLICE_X39Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.933 r  core/INIT_DELAY_LINE[159].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.933    core/INIT_DELAY_LINE[159].CARRY4_inst_init_n_0
    SLICE_X39Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.972 r  core/INIT_DELAY_LINE[160].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.972    core/INIT_DELAY_LINE[160].CARRY4_inst_init_n_0
    SLICE_X39Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.011 r  core/INIT_DELAY_LINE[161].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.011    core/INIT_DELAY_LINE[161].CARRY4_inst_init_n_0
    SLICE_X39Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.050 r  core/INIT_DELAY_LINE[162].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.050    core/INIT_DELAY_LINE[162].CARRY4_inst_init_n_0
    SLICE_X39Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.089 r  core/INIT_DELAY_LINE[163].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.089    core/INIT_DELAY_LINE[163].CARRY4_inst_init_n_0
    SLICE_X39Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.128 r  core/INIT_DELAY_LINE[164].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.128    core/INIT_DELAY_LINE[164].CARRY4_inst_init_n_0
    SLICE_X39Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.167 r  core/INIT_DELAY_LINE[165].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.167    core/INIT_DELAY_LINE[165].CARRY4_inst_init_n_0
    SLICE_X39Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.206 r  core/INIT_DELAY_LINE[166].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.206    core/INIT_DELAY_LINE[166].CARRY4_inst_init_n_0
    SLICE_X39Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.245 r  core/INIT_DELAY_LINE[167].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.245    core/INIT_DELAY_LINE[167].CARRY4_inst_init_n_0
    SLICE_X39Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.284 r  core/INIT_DELAY_LINE[168].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.284    core/INIT_DELAY_LINE[168].CARRY4_inst_init_n_0
    SLICE_X39Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.323 r  core/INIT_DELAY_LINE[169].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.323    core/INIT_DELAY_LINE[169].CARRY4_inst_init_n_0
    SLICE_X39Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.362 r  core/INIT_DELAY_LINE[170].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.362    core/INIT_DELAY_LINE[170].CARRY4_inst_init_n_0
    SLICE_X39Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.401 r  core/INIT_DELAY_LINE[171].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.401    core/INIT_DELAY_LINE[171].CARRY4_inst_init_n_0
    SLICE_X39Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.440 r  core/INIT_DELAY_LINE[172].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.440    core/INIT_DELAY_LINE[172].CARRY4_inst_init_n_0
    SLICE_X39Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.479 r  core/INIT_DELAY_LINE[173].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.479    core/INIT_DELAY_LINE[173].CARRY4_inst_init_n_0
    SLICE_X39Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.518 r  core/INIT_DELAY_LINE[174].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    26.527    core/INIT_DELAY_LINE[174].CARRY4_inst_init_n_0
    SLICE_X39Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.566 r  core/INIT_DELAY_LINE[175].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.566    core/INIT_DELAY_LINE[175].CARRY4_inst_init_n_0
    SLICE_X39Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.605 r  core/INIT_DELAY_LINE[176].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.605    core/INIT_DELAY_LINE[176].CARRY4_inst_init_n_0
    SLICE_X39Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.644 r  core/INIT_DELAY_LINE[177].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.644    core/INIT_DELAY_LINE[177].CARRY4_inst_init_n_0
    SLICE_X39Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.683 r  core/INIT_DELAY_LINE[178].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.683    core/INIT_DELAY_LINE[178].CARRY4_inst_init_n_0
    SLICE_X39Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.722 r  core/INIT_DELAY_LINE[179].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.722    core/INIT_DELAY_LINE[179].CARRY4_inst_init_n_0
    SLICE_X39Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.761 r  core/INIT_DELAY_LINE[180].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.761    core/INIT_DELAY_LINE[180].CARRY4_inst_init_n_0
    SLICE_X39Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.800 r  core/INIT_DELAY_LINE[181].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.800    core/INIT_DELAY_LINE[181].CARRY4_inst_init_n_0
    SLICE_X39Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.839 r  core/INIT_DELAY_LINE[182].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.839    core/INIT_DELAY_LINE[182].CARRY4_inst_init_n_0
    SLICE_X39Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.878 r  core/INIT_DELAY_LINE[183].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.878    core/INIT_DELAY_LINE[183].CARRY4_inst_init_n_0
    SLICE_X39Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.917 r  core/INIT_DELAY_LINE[184].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.917    core/INIT_DELAY_LINE[184].CARRY4_inst_init_n_0
    SLICE_X39Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.956 r  core/INIT_DELAY_LINE[185].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.956    core/INIT_DELAY_LINE[185].CARRY4_inst_init_n_0
    SLICE_X39Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.995 r  core/INIT_DELAY_LINE[186].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.995    core/INIT_DELAY_LINE[186].CARRY4_inst_init_n_0
    SLICE_X39Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.034 r  core/INIT_DELAY_LINE[187].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.034    core/INIT_DELAY_LINE[187].CARRY4_inst_init_n_0
    SLICE_X39Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.073 r  core/INIT_DELAY_LINE[188].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.073    core/INIT_DELAY_LINE[188].CARRY4_inst_init_n_0
    SLICE_X39Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.112 r  core/INIT_DELAY_LINE[189].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.112    core/INIT_DELAY_LINE[189].CARRY4_inst_init_n_0
    SLICE_X39Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.151 r  core/INIT_DELAY_LINE[190].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.151    core/INIT_DELAY_LINE[190].CARRY4_inst_init_n_0
    SLICE_X39Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.190 r  core/INIT_DELAY_LINE[191].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.190    core/INIT_DELAY_LINE[191].CARRY4_inst_init_n_0
    SLICE_X39Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.229 r  core/INIT_DELAY_LINE[192].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.229    core/INIT_DELAY_LINE[192].CARRY4_inst_init_n_0
    SLICE_X39Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.268 r  core/INIT_DELAY_LINE[193].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.268    core/INIT_DELAY_LINE[193].CARRY4_inst_init_n_0
    SLICE_X39Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.307 r  core/INIT_DELAY_LINE[194].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.307    core/INIT_DELAY_LINE[194].CARRY4_inst_init_n_0
    SLICE_X39Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.346 r  core/INIT_DELAY_LINE[195].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.346    core/INIT_DELAY_LINE[195].CARRY4_inst_init_n_0
    SLICE_X39Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.385 r  core/INIT_DELAY_LINE[196].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.385    core/INIT_DELAY_LINE[196].CARRY4_inst_init_n_0
    SLICE_X39Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.424 r  core/INIT_DELAY_LINE[197].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.424    core/INIT_DELAY_LINE[197].CARRY4_inst_init_n_0
    SLICE_X39Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.463 r  core/INIT_DELAY_LINE[198].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.463    core/INIT_DELAY_LINE[198].CARRY4_inst_init_n_0
    SLICE_X39Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.502 r  core/INIT_DELAY_LINE[199].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.730    28.232    core/INIT_DELAY_LINE[199].CARRY4_inst_init_n_0
    SLICE_X38Y161        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179    28.411 r  core/INIT_DELAY_LINE[200].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.411    core/INIT_DELAY_LINE[200].CARRY4_inst_init_n_0
    SLICE_X38Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.451 r  core/INIT_DELAY_LINE[201].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.451    core/INIT_DELAY_LINE[201].CARRY4_inst_init_n_0
    SLICE_X38Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.491 r  core/INIT_DELAY_LINE[202].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.491    core/INIT_DELAY_LINE[202].CARRY4_inst_init_n_0
    SLICE_X38Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.531 r  core/INIT_DELAY_LINE[203].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.531    core/INIT_DELAY_LINE[203].CARRY4_inst_init_n_0
    SLICE_X38Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.571 r  core/INIT_DELAY_LINE[204].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.571    core/INIT_DELAY_LINE[204].CARRY4_inst_init_n_0
    SLICE_X38Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.611 r  core/INIT_DELAY_LINE[205].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.611    core/INIT_DELAY_LINE[205].CARRY4_inst_init_n_0
    SLICE_X38Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.651 r  core/INIT_DELAY_LINE[206].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.651    core/INIT_DELAY_LINE[206].CARRY4_inst_init_n_0
    SLICE_X38Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.691 r  core/INIT_DELAY_LINE[207].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.691    core/INIT_DELAY_LINE[207].CARRY4_inst_init_n_0
    SLICE_X38Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.731 r  core/INIT_DELAY_LINE[208].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.731    core/INIT_DELAY_LINE[208].CARRY4_inst_init_n_0
    SLICE_X38Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.771 r  core/INIT_DELAY_LINE[209].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.771    core/INIT_DELAY_LINE[209].CARRY4_inst_init_n_0
    SLICE_X38Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.811 r  core/INIT_DELAY_LINE[210].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.811    core/INIT_DELAY_LINE[210].CARRY4_inst_init_n_0
    SLICE_X38Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.851 r  core/INIT_DELAY_LINE[211].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.851    core/INIT_DELAY_LINE[211].CARRY4_inst_init_n_0
    SLICE_X38Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.891 r  core/INIT_DELAY_LINE[212].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.741    29.632    core/trigger_d
    SLICE_X38Y125        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179    29.811 r  core/DELAY_LINE[0].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    29.811    core/delay_line[3]
    SLICE_X38Y126        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064    29.875 r  core/DELAY_LINE[1].CARRY4_inst/CO[2]
                         net (fo=1, routed)           0.000    29.875    core/delay_line[6]
    SLICE_X38Y126        FDRE                                         r  core/LATCHED_OUTPUT[6].FDR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    19.313 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    19.793    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    16.630 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    17.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    17.202 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         0.819    18.021    core/clk
    SLICE_X38Y126        FDRE                                         r  core/LATCHED_OUTPUT[6].FDR_1/C
                         clock pessimism              0.557    18.577    
                         clock uncertainty            0.204    18.781    
    SLICE_X38Y126        FDRE (Hold_fdre_C_D)         0.129    18.910    core/LATCHED_OUTPUT[6].FDR_1
  -------------------------------------------------------------------
                         required time                        -18.910    
                         arrival time                          29.875    
  -------------------------------------------------------------------
                         slack                                 10.965    

Slack (MET) :             10.974ns  (arrival time - required time)
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@1.000ns period=20.000ns})
  Destination:            core/LATCHED_OUTPUT[4].FDR_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.125ns  (clk_out1_clk_wiz_0 rise@18.875ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        11.573ns  (logic 8.871ns (76.654%)  route 2.702ns (23.346%))
  Logic Levels:           216  (BUFG=1 CARRY4=215)
  Clock Path Skew:        1.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 18.021 - 18.875 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 18.311 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    18.311 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    18.810    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    18.836 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.694    19.530    core/trigger
    SLICE_X39Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    19.703 r  core/INIT_DELAY_LINE[0].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.703    core/INIT_DELAY_LINE[0].CARRY4_inst_init_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.742 r  core/INIT_DELAY_LINE[1].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.742    core/INIT_DELAY_LINE[1].CARRY4_inst_init_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.781 r  core/INIT_DELAY_LINE[2].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.781    core/INIT_DELAY_LINE[2].CARRY4_inst_init_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.820 r  core/INIT_DELAY_LINE[3].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.820    core/INIT_DELAY_LINE[3].CARRY4_inst_init_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.859 r  core/INIT_DELAY_LINE[4].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.859    core/INIT_DELAY_LINE[4].CARRY4_inst_init_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.898 r  core/INIT_DELAY_LINE[5].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.898    core/INIT_DELAY_LINE[5].CARRY4_inst_init_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.937 r  core/INIT_DELAY_LINE[6].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.937    core/INIT_DELAY_LINE[6].CARRY4_inst_init_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.976 r  core/INIT_DELAY_LINE[7].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.976    core/INIT_DELAY_LINE[7].CARRY4_inst_init_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.015 r  core/INIT_DELAY_LINE[8].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.015    core/INIT_DELAY_LINE[8].CARRY4_inst_init_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.054 r  core/INIT_DELAY_LINE[9].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.054    core/INIT_DELAY_LINE[9].CARRY4_inst_init_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.093 r  core/INIT_DELAY_LINE[10].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.093    core/INIT_DELAY_LINE[10].CARRY4_inst_init_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.132 r  core/INIT_DELAY_LINE[11].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.132    core/INIT_DELAY_LINE[11].CARRY4_inst_init_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.171 r  core/INIT_DELAY_LINE[12].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.171    core/INIT_DELAY_LINE[12].CARRY4_inst_init_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.210 r  core/INIT_DELAY_LINE[13].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.210    core/INIT_DELAY_LINE[13].CARRY4_inst_init_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.249 r  core/INIT_DELAY_LINE[14].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.249    core/INIT_DELAY_LINE[14].CARRY4_inst_init_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.288 r  core/INIT_DELAY_LINE[15].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.288    core/INIT_DELAY_LINE[15].CARRY4_inst_init_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.327 r  core/INIT_DELAY_LINE[16].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.327    core/INIT_DELAY_LINE[16].CARRY4_inst_init_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.366 r  core/INIT_DELAY_LINE[17].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.366    core/INIT_DELAY_LINE[17].CARRY4_inst_init_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.405 r  core/INIT_DELAY_LINE[18].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.405    core/INIT_DELAY_LINE[18].CARRY4_inst_init_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.444 r  core/INIT_DELAY_LINE[19].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.444    core/INIT_DELAY_LINE[19].CARRY4_inst_init_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.483 r  core/INIT_DELAY_LINE[20].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.483    core/INIT_DELAY_LINE[20].CARRY4_inst_init_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.522 r  core/INIT_DELAY_LINE[21].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.522    core/INIT_DELAY_LINE[21].CARRY4_inst_init_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.561 r  core/INIT_DELAY_LINE[22].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.561    core/INIT_DELAY_LINE[22].CARRY4_inst_init_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.600 r  core/INIT_DELAY_LINE[23].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.600    core/INIT_DELAY_LINE[23].CARRY4_inst_init_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.639 r  core/INIT_DELAY_LINE[24].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    20.648    core/INIT_DELAY_LINE[24].CARRY4_inst_init_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.687 r  core/INIT_DELAY_LINE[25].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.687    core/INIT_DELAY_LINE[25].CARRY4_inst_init_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.726 r  core/INIT_DELAY_LINE[26].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.726    core/INIT_DELAY_LINE[26].CARRY4_inst_init_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.765 r  core/INIT_DELAY_LINE[27].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.765    core/INIT_DELAY_LINE[27].CARRY4_inst_init_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.804 r  core/INIT_DELAY_LINE[28].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.804    core/INIT_DELAY_LINE[28].CARRY4_inst_init_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.843 r  core/INIT_DELAY_LINE[29].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.843    core/INIT_DELAY_LINE[29].CARRY4_inst_init_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.882 r  core/INIT_DELAY_LINE[30].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.882    core/INIT_DELAY_LINE[30].CARRY4_inst_init_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.921 r  core/INIT_DELAY_LINE[31].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.921    core/INIT_DELAY_LINE[31].CARRY4_inst_init_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.960 r  core/INIT_DELAY_LINE[32].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.960    core/INIT_DELAY_LINE[32].CARRY4_inst_init_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.999 r  core/INIT_DELAY_LINE[33].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.999    core/INIT_DELAY_LINE[33].CARRY4_inst_init_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.038 r  core/INIT_DELAY_LINE[34].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.038    core/INIT_DELAY_LINE[34].CARRY4_inst_init_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.077 r  core/INIT_DELAY_LINE[35].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.077    core/INIT_DELAY_LINE[35].CARRY4_inst_init_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.116 r  core/INIT_DELAY_LINE[36].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.116    core/INIT_DELAY_LINE[36].CARRY4_inst_init_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.155 r  core/INIT_DELAY_LINE[37].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.155    core/INIT_DELAY_LINE[37].CARRY4_inst_init_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.194 r  core/INIT_DELAY_LINE[38].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.194    core/INIT_DELAY_LINE[38].CARRY4_inst_init_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.233 r  core/INIT_DELAY_LINE[39].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.233    core/INIT_DELAY_LINE[39].CARRY4_inst_init_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.272 r  core/INIT_DELAY_LINE[40].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.272    core/INIT_DELAY_LINE[40].CARRY4_inst_init_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.311 r  core/INIT_DELAY_LINE[41].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.311    core/INIT_DELAY_LINE[41].CARRY4_inst_init_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.350 r  core/INIT_DELAY_LINE[42].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.350    core/INIT_DELAY_LINE[42].CARRY4_inst_init_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.389 r  core/INIT_DELAY_LINE[43].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.389    core/INIT_DELAY_LINE[43].CARRY4_inst_init_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.428 r  core/INIT_DELAY_LINE[44].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.428    core/INIT_DELAY_LINE[44].CARRY4_inst_init_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.467 r  core/INIT_DELAY_LINE[45].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.467    core/INIT_DELAY_LINE[45].CARRY4_inst_init_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.506 r  core/INIT_DELAY_LINE[46].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.506    core/INIT_DELAY_LINE[46].CARRY4_inst_init_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.545 r  core/INIT_DELAY_LINE[47].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.545    core/INIT_DELAY_LINE[47].CARRY4_inst_init_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.584 r  core/INIT_DELAY_LINE[48].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.584    core/INIT_DELAY_LINE[48].CARRY4_inst_init_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.623 r  core/INIT_DELAY_LINE[49].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    21.624    core/INIT_DELAY_LINE[49].CARRY4_inst_init_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.663 r  core/INIT_DELAY_LINE[50].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.663    core/INIT_DELAY_LINE[50].CARRY4_inst_init_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.702 r  core/INIT_DELAY_LINE[51].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.702    core/INIT_DELAY_LINE[51].CARRY4_inst_init_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.741 r  core/INIT_DELAY_LINE[52].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.741    core/INIT_DELAY_LINE[52].CARRY4_inst_init_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.780 r  core/INIT_DELAY_LINE[53].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.780    core/INIT_DELAY_LINE[53].CARRY4_inst_init_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.819 r  core/INIT_DELAY_LINE[54].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.819    core/INIT_DELAY_LINE[54].CARRY4_inst_init_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.858 r  core/INIT_DELAY_LINE[55].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.858    core/INIT_DELAY_LINE[55].CARRY4_inst_init_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.897 r  core/INIT_DELAY_LINE[56].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.897    core/INIT_DELAY_LINE[56].CARRY4_inst_init_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.936 r  core/INIT_DELAY_LINE[57].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.936    core/INIT_DELAY_LINE[57].CARRY4_inst_init_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.975 r  core/INIT_DELAY_LINE[58].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.975    core/INIT_DELAY_LINE[58].CARRY4_inst_init_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.014 r  core/INIT_DELAY_LINE[59].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.014    core/INIT_DELAY_LINE[59].CARRY4_inst_init_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.053 r  core/INIT_DELAY_LINE[60].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.053    core/INIT_DELAY_LINE[60].CARRY4_inst_init_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.092 r  core/INIT_DELAY_LINE[61].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.092    core/INIT_DELAY_LINE[61].CARRY4_inst_init_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.131 r  core/INIT_DELAY_LINE[62].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.131    core/INIT_DELAY_LINE[62].CARRY4_inst_init_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.170 r  core/INIT_DELAY_LINE[63].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.170    core/INIT_DELAY_LINE[63].CARRY4_inst_init_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.209 r  core/INIT_DELAY_LINE[64].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.209    core/INIT_DELAY_LINE[64].CARRY4_inst_init_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.248 r  core/INIT_DELAY_LINE[65].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.248    core/INIT_DELAY_LINE[65].CARRY4_inst_init_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.287 r  core/INIT_DELAY_LINE[66].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.287    core/INIT_DELAY_LINE[66].CARRY4_inst_init_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.326 r  core/INIT_DELAY_LINE[67].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.326    core/INIT_DELAY_LINE[67].CARRY4_inst_init_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.365 r  core/INIT_DELAY_LINE[68].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.365    core/INIT_DELAY_LINE[68].CARRY4_inst_init_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.404 r  core/INIT_DELAY_LINE[69].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.404    core/INIT_DELAY_LINE[69].CARRY4_inst_init_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.443 r  core/INIT_DELAY_LINE[70].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.443    core/INIT_DELAY_LINE[70].CARRY4_inst_init_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.482 r  core/INIT_DELAY_LINE[71].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.482    core/INIT_DELAY_LINE[71].CARRY4_inst_init_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.521 r  core/INIT_DELAY_LINE[72].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.521    core/INIT_DELAY_LINE[72].CARRY4_inst_init_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.560 r  core/INIT_DELAY_LINE[73].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.560    core/INIT_DELAY_LINE[73].CARRY4_inst_init_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.599 r  core/INIT_DELAY_LINE[74].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    22.608    core/INIT_DELAY_LINE[74].CARRY4_inst_init_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.647 r  core/INIT_DELAY_LINE[75].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.647    core/INIT_DELAY_LINE[75].CARRY4_inst_init_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.686 r  core/INIT_DELAY_LINE[76].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.686    core/INIT_DELAY_LINE[76].CARRY4_inst_init_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.725 r  core/INIT_DELAY_LINE[77].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.725    core/INIT_DELAY_LINE[77].CARRY4_inst_init_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.764 r  core/INIT_DELAY_LINE[78].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.764    core/INIT_DELAY_LINE[78].CARRY4_inst_init_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.803 r  core/INIT_DELAY_LINE[79].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.803    core/INIT_DELAY_LINE[79].CARRY4_inst_init_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.842 r  core/INIT_DELAY_LINE[80].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.842    core/INIT_DELAY_LINE[80].CARRY4_inst_init_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.881 r  core/INIT_DELAY_LINE[81].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.881    core/INIT_DELAY_LINE[81].CARRY4_inst_init_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.920 r  core/INIT_DELAY_LINE[82].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.920    core/INIT_DELAY_LINE[82].CARRY4_inst_init_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.959 r  core/INIT_DELAY_LINE[83].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.959    core/INIT_DELAY_LINE[83].CARRY4_inst_init_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.998 r  core/INIT_DELAY_LINE[84].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.998    core/INIT_DELAY_LINE[84].CARRY4_inst_init_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.037 r  core/INIT_DELAY_LINE[85].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.037    core/INIT_DELAY_LINE[85].CARRY4_inst_init_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.076 r  core/INIT_DELAY_LINE[86].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.076    core/INIT_DELAY_LINE[86].CARRY4_inst_init_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.115 r  core/INIT_DELAY_LINE[87].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.115    core/INIT_DELAY_LINE[87].CARRY4_inst_init_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.154 r  core/INIT_DELAY_LINE[88].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.154    core/INIT_DELAY_LINE[88].CARRY4_inst_init_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.193 r  core/INIT_DELAY_LINE[89].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.193    core/INIT_DELAY_LINE[89].CARRY4_inst_init_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.232 r  core/INIT_DELAY_LINE[90].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.232    core/INIT_DELAY_LINE[90].CARRY4_inst_init_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.271 r  core/INIT_DELAY_LINE[91].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.271    core/INIT_DELAY_LINE[91].CARRY4_inst_init_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.310 r  core/INIT_DELAY_LINE[92].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.310    core/INIT_DELAY_LINE[92].CARRY4_inst_init_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.349 r  core/INIT_DELAY_LINE[93].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.349    core/INIT_DELAY_LINE[93].CARRY4_inst_init_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.388 r  core/INIT_DELAY_LINE[94].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.388    core/INIT_DELAY_LINE[94].CARRY4_inst_init_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.427 r  core/INIT_DELAY_LINE[95].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.427    core/INIT_DELAY_LINE[95].CARRY4_inst_init_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.466 r  core/INIT_DELAY_LINE[96].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.466    core/INIT_DELAY_LINE[96].CARRY4_inst_init_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.505 r  core/INIT_DELAY_LINE[97].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.505    core/INIT_DELAY_LINE[97].CARRY4_inst_init_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.544 r  core/INIT_DELAY_LINE[98].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.544    core/INIT_DELAY_LINE[98].CARRY4_inst_init_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.583 r  core/INIT_DELAY_LINE[99].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    23.583    core/INIT_DELAY_LINE[99].CARRY4_inst_init_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.622 r  core/INIT_DELAY_LINE[100].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.622    core/INIT_DELAY_LINE[100].CARRY4_inst_init_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.661 r  core/INIT_DELAY_LINE[101].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.661    core/INIT_DELAY_LINE[101].CARRY4_inst_init_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.700 r  core/INIT_DELAY_LINE[102].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.700    core/INIT_DELAY_LINE[102].CARRY4_inst_init_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.739 r  core/INIT_DELAY_LINE[103].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.739    core/INIT_DELAY_LINE[103].CARRY4_inst_init_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.778 r  core/INIT_DELAY_LINE[104].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.778    core/INIT_DELAY_LINE[104].CARRY4_inst_init_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.817 r  core/INIT_DELAY_LINE[105].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.817    core/INIT_DELAY_LINE[105].CARRY4_inst_init_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.856 r  core/INIT_DELAY_LINE[106].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.856    core/INIT_DELAY_LINE[106].CARRY4_inst_init_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.895 r  core/INIT_DELAY_LINE[107].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.895    core/INIT_DELAY_LINE[107].CARRY4_inst_init_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.934 r  core/INIT_DELAY_LINE[108].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.934    core/INIT_DELAY_LINE[108].CARRY4_inst_init_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.973 r  core/INIT_DELAY_LINE[109].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.973    core/INIT_DELAY_LINE[109].CARRY4_inst_init_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.012 r  core/INIT_DELAY_LINE[110].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.012    core/INIT_DELAY_LINE[110].CARRY4_inst_init_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.051 r  core/INIT_DELAY_LINE[111].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.051    core/INIT_DELAY_LINE[111].CARRY4_inst_init_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.090 r  core/INIT_DELAY_LINE[112].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.090    core/INIT_DELAY_LINE[112].CARRY4_inst_init_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.129 r  core/INIT_DELAY_LINE[113].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.129    core/INIT_DELAY_LINE[113].CARRY4_inst_init_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.168 r  core/INIT_DELAY_LINE[114].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.168    core/INIT_DELAY_LINE[114].CARRY4_inst_init_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.207 r  core/INIT_DELAY_LINE[115].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.207    core/INIT_DELAY_LINE[115].CARRY4_inst_init_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.246 r  core/INIT_DELAY_LINE[116].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.246    core/INIT_DELAY_LINE[116].CARRY4_inst_init_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.285 r  core/INIT_DELAY_LINE[117].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.285    core/INIT_DELAY_LINE[117].CARRY4_inst_init_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.324 r  core/INIT_DELAY_LINE[118].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.324    core/INIT_DELAY_LINE[118].CARRY4_inst_init_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.363 r  core/INIT_DELAY_LINE[119].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.363    core/INIT_DELAY_LINE[119].CARRY4_inst_init_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.402 r  core/INIT_DELAY_LINE[120].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.402    core/INIT_DELAY_LINE[120].CARRY4_inst_init_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.441 r  core/INIT_DELAY_LINE[121].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.441    core/INIT_DELAY_LINE[121].CARRY4_inst_init_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.480 r  core/INIT_DELAY_LINE[122].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.480    core/INIT_DELAY_LINE[122].CARRY4_inst_init_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.519 r  core/INIT_DELAY_LINE[123].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.519    core/INIT_DELAY_LINE[123].CARRY4_inst_init_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.558 r  core/INIT_DELAY_LINE[124].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    24.567    core/INIT_DELAY_LINE[124].CARRY4_inst_init_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.606 r  core/INIT_DELAY_LINE[125].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.606    core/INIT_DELAY_LINE[125].CARRY4_inst_init_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.645 r  core/INIT_DELAY_LINE[126].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.645    core/INIT_DELAY_LINE[126].CARRY4_inst_init_n_0
    SLICE_X39Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.684 r  core/INIT_DELAY_LINE[127].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.684    core/INIT_DELAY_LINE[127].CARRY4_inst_init_n_0
    SLICE_X39Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.723 r  core/INIT_DELAY_LINE[128].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.723    core/INIT_DELAY_LINE[128].CARRY4_inst_init_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.762 r  core/INIT_DELAY_LINE[129].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.762    core/INIT_DELAY_LINE[129].CARRY4_inst_init_n_0
    SLICE_X39Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.801 r  core/INIT_DELAY_LINE[130].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.801    core/INIT_DELAY_LINE[130].CARRY4_inst_init_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.840 r  core/INIT_DELAY_LINE[131].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.840    core/INIT_DELAY_LINE[131].CARRY4_inst_init_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.879 r  core/INIT_DELAY_LINE[132].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.879    core/INIT_DELAY_LINE[132].CARRY4_inst_init_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.918 r  core/INIT_DELAY_LINE[133].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.918    core/INIT_DELAY_LINE[133].CARRY4_inst_init_n_0
    SLICE_X39Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.957 r  core/INIT_DELAY_LINE[134].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.957    core/INIT_DELAY_LINE[134].CARRY4_inst_init_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.996 r  core/INIT_DELAY_LINE[135].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.996    core/INIT_DELAY_LINE[135].CARRY4_inst_init_n_0
    SLICE_X39Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.035 r  core/INIT_DELAY_LINE[136].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.035    core/INIT_DELAY_LINE[136].CARRY4_inst_init_n_0
    SLICE_X39Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.074 r  core/INIT_DELAY_LINE[137].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.074    core/INIT_DELAY_LINE[137].CARRY4_inst_init_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.113 r  core/INIT_DELAY_LINE[138].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.113    core/INIT_DELAY_LINE[138].CARRY4_inst_init_n_0
    SLICE_X39Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.152 r  core/INIT_DELAY_LINE[139].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.152    core/INIT_DELAY_LINE[139].CARRY4_inst_init_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.191 r  core/INIT_DELAY_LINE[140].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.191    core/INIT_DELAY_LINE[140].CARRY4_inst_init_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.230 r  core/INIT_DELAY_LINE[141].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.230    core/INIT_DELAY_LINE[141].CARRY4_inst_init_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.269 r  core/INIT_DELAY_LINE[142].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.269    core/INIT_DELAY_LINE[142].CARRY4_inst_init_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.308 r  core/INIT_DELAY_LINE[143].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.308    core/INIT_DELAY_LINE[143].CARRY4_inst_init_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.347 r  core/INIT_DELAY_LINE[144].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.347    core/INIT_DELAY_LINE[144].CARRY4_inst_init_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.386 r  core/INIT_DELAY_LINE[145].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.386    core/INIT_DELAY_LINE[145].CARRY4_inst_init_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.425 r  core/INIT_DELAY_LINE[146].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.425    core/INIT_DELAY_LINE[146].CARRY4_inst_init_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.464 r  core/INIT_DELAY_LINE[147].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.464    core/INIT_DELAY_LINE[147].CARRY4_inst_init_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.503 r  core/INIT_DELAY_LINE[148].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.503    core/INIT_DELAY_LINE[148].CARRY4_inst_init_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.542 r  core/INIT_DELAY_LINE[149].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    25.543    core/INIT_DELAY_LINE[149].CARRY4_inst_init_n_0
    SLICE_X39Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.582 r  core/INIT_DELAY_LINE[150].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.582    core/INIT_DELAY_LINE[150].CARRY4_inst_init_n_0
    SLICE_X39Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.621 r  core/INIT_DELAY_LINE[151].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.621    core/INIT_DELAY_LINE[151].CARRY4_inst_init_n_0
    SLICE_X39Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.660 r  core/INIT_DELAY_LINE[152].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.660    core/INIT_DELAY_LINE[152].CARRY4_inst_init_n_0
    SLICE_X39Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.699 r  core/INIT_DELAY_LINE[153].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.699    core/INIT_DELAY_LINE[153].CARRY4_inst_init_n_0
    SLICE_X39Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.738 r  core/INIT_DELAY_LINE[154].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.738    core/INIT_DELAY_LINE[154].CARRY4_inst_init_n_0
    SLICE_X39Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.777 r  core/INIT_DELAY_LINE[155].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.777    core/INIT_DELAY_LINE[155].CARRY4_inst_init_n_0
    SLICE_X39Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.816 r  core/INIT_DELAY_LINE[156].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.816    core/INIT_DELAY_LINE[156].CARRY4_inst_init_n_0
    SLICE_X39Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.855 r  core/INIT_DELAY_LINE[157].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.855    core/INIT_DELAY_LINE[157].CARRY4_inst_init_n_0
    SLICE_X39Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.894 r  core/INIT_DELAY_LINE[158].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.894    core/INIT_DELAY_LINE[158].CARRY4_inst_init_n_0
    SLICE_X39Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.933 r  core/INIT_DELAY_LINE[159].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.933    core/INIT_DELAY_LINE[159].CARRY4_inst_init_n_0
    SLICE_X39Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.972 r  core/INIT_DELAY_LINE[160].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.972    core/INIT_DELAY_LINE[160].CARRY4_inst_init_n_0
    SLICE_X39Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.011 r  core/INIT_DELAY_LINE[161].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.011    core/INIT_DELAY_LINE[161].CARRY4_inst_init_n_0
    SLICE_X39Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.050 r  core/INIT_DELAY_LINE[162].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.050    core/INIT_DELAY_LINE[162].CARRY4_inst_init_n_0
    SLICE_X39Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.089 r  core/INIT_DELAY_LINE[163].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.089    core/INIT_DELAY_LINE[163].CARRY4_inst_init_n_0
    SLICE_X39Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.128 r  core/INIT_DELAY_LINE[164].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.128    core/INIT_DELAY_LINE[164].CARRY4_inst_init_n_0
    SLICE_X39Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.167 r  core/INIT_DELAY_LINE[165].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.167    core/INIT_DELAY_LINE[165].CARRY4_inst_init_n_0
    SLICE_X39Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.206 r  core/INIT_DELAY_LINE[166].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.206    core/INIT_DELAY_LINE[166].CARRY4_inst_init_n_0
    SLICE_X39Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.245 r  core/INIT_DELAY_LINE[167].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.245    core/INIT_DELAY_LINE[167].CARRY4_inst_init_n_0
    SLICE_X39Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.284 r  core/INIT_DELAY_LINE[168].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.284    core/INIT_DELAY_LINE[168].CARRY4_inst_init_n_0
    SLICE_X39Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.323 r  core/INIT_DELAY_LINE[169].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.323    core/INIT_DELAY_LINE[169].CARRY4_inst_init_n_0
    SLICE_X39Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.362 r  core/INIT_DELAY_LINE[170].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.362    core/INIT_DELAY_LINE[170].CARRY4_inst_init_n_0
    SLICE_X39Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.401 r  core/INIT_DELAY_LINE[171].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.401    core/INIT_DELAY_LINE[171].CARRY4_inst_init_n_0
    SLICE_X39Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.440 r  core/INIT_DELAY_LINE[172].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.440    core/INIT_DELAY_LINE[172].CARRY4_inst_init_n_0
    SLICE_X39Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.479 r  core/INIT_DELAY_LINE[173].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.479    core/INIT_DELAY_LINE[173].CARRY4_inst_init_n_0
    SLICE_X39Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.518 r  core/INIT_DELAY_LINE[174].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    26.527    core/INIT_DELAY_LINE[174].CARRY4_inst_init_n_0
    SLICE_X39Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.566 r  core/INIT_DELAY_LINE[175].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.566    core/INIT_DELAY_LINE[175].CARRY4_inst_init_n_0
    SLICE_X39Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.605 r  core/INIT_DELAY_LINE[176].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.605    core/INIT_DELAY_LINE[176].CARRY4_inst_init_n_0
    SLICE_X39Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.644 r  core/INIT_DELAY_LINE[177].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.644    core/INIT_DELAY_LINE[177].CARRY4_inst_init_n_0
    SLICE_X39Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.683 r  core/INIT_DELAY_LINE[178].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.683    core/INIT_DELAY_LINE[178].CARRY4_inst_init_n_0
    SLICE_X39Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.722 r  core/INIT_DELAY_LINE[179].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.722    core/INIT_DELAY_LINE[179].CARRY4_inst_init_n_0
    SLICE_X39Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.761 r  core/INIT_DELAY_LINE[180].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.761    core/INIT_DELAY_LINE[180].CARRY4_inst_init_n_0
    SLICE_X39Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.800 r  core/INIT_DELAY_LINE[181].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.800    core/INIT_DELAY_LINE[181].CARRY4_inst_init_n_0
    SLICE_X39Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.839 r  core/INIT_DELAY_LINE[182].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.839    core/INIT_DELAY_LINE[182].CARRY4_inst_init_n_0
    SLICE_X39Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.878 r  core/INIT_DELAY_LINE[183].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.878    core/INIT_DELAY_LINE[183].CARRY4_inst_init_n_0
    SLICE_X39Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.917 r  core/INIT_DELAY_LINE[184].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.917    core/INIT_DELAY_LINE[184].CARRY4_inst_init_n_0
    SLICE_X39Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.956 r  core/INIT_DELAY_LINE[185].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.956    core/INIT_DELAY_LINE[185].CARRY4_inst_init_n_0
    SLICE_X39Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.995 r  core/INIT_DELAY_LINE[186].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.995    core/INIT_DELAY_LINE[186].CARRY4_inst_init_n_0
    SLICE_X39Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.034 r  core/INIT_DELAY_LINE[187].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.034    core/INIT_DELAY_LINE[187].CARRY4_inst_init_n_0
    SLICE_X39Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.073 r  core/INIT_DELAY_LINE[188].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.073    core/INIT_DELAY_LINE[188].CARRY4_inst_init_n_0
    SLICE_X39Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.112 r  core/INIT_DELAY_LINE[189].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.112    core/INIT_DELAY_LINE[189].CARRY4_inst_init_n_0
    SLICE_X39Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.151 r  core/INIT_DELAY_LINE[190].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.151    core/INIT_DELAY_LINE[190].CARRY4_inst_init_n_0
    SLICE_X39Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.190 r  core/INIT_DELAY_LINE[191].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.190    core/INIT_DELAY_LINE[191].CARRY4_inst_init_n_0
    SLICE_X39Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.229 r  core/INIT_DELAY_LINE[192].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.229    core/INIT_DELAY_LINE[192].CARRY4_inst_init_n_0
    SLICE_X39Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.268 r  core/INIT_DELAY_LINE[193].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.268    core/INIT_DELAY_LINE[193].CARRY4_inst_init_n_0
    SLICE_X39Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.307 r  core/INIT_DELAY_LINE[194].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.307    core/INIT_DELAY_LINE[194].CARRY4_inst_init_n_0
    SLICE_X39Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.346 r  core/INIT_DELAY_LINE[195].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.346    core/INIT_DELAY_LINE[195].CARRY4_inst_init_n_0
    SLICE_X39Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.385 r  core/INIT_DELAY_LINE[196].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.385    core/INIT_DELAY_LINE[196].CARRY4_inst_init_n_0
    SLICE_X39Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.424 r  core/INIT_DELAY_LINE[197].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.424    core/INIT_DELAY_LINE[197].CARRY4_inst_init_n_0
    SLICE_X39Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.463 r  core/INIT_DELAY_LINE[198].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.463    core/INIT_DELAY_LINE[198].CARRY4_inst_init_n_0
    SLICE_X39Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.502 r  core/INIT_DELAY_LINE[199].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.730    28.232    core/INIT_DELAY_LINE[199].CARRY4_inst_init_n_0
    SLICE_X38Y161        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179    28.411 r  core/INIT_DELAY_LINE[200].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.411    core/INIT_DELAY_LINE[200].CARRY4_inst_init_n_0
    SLICE_X38Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.451 r  core/INIT_DELAY_LINE[201].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.451    core/INIT_DELAY_LINE[201].CARRY4_inst_init_n_0
    SLICE_X38Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.491 r  core/INIT_DELAY_LINE[202].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.491    core/INIT_DELAY_LINE[202].CARRY4_inst_init_n_0
    SLICE_X38Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.531 r  core/INIT_DELAY_LINE[203].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.531    core/INIT_DELAY_LINE[203].CARRY4_inst_init_n_0
    SLICE_X38Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.571 r  core/INIT_DELAY_LINE[204].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.571    core/INIT_DELAY_LINE[204].CARRY4_inst_init_n_0
    SLICE_X38Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.611 r  core/INIT_DELAY_LINE[205].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.611    core/INIT_DELAY_LINE[205].CARRY4_inst_init_n_0
    SLICE_X38Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.651 r  core/INIT_DELAY_LINE[206].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.651    core/INIT_DELAY_LINE[206].CARRY4_inst_init_n_0
    SLICE_X38Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.691 r  core/INIT_DELAY_LINE[207].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.691    core/INIT_DELAY_LINE[207].CARRY4_inst_init_n_0
    SLICE_X38Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.731 r  core/INIT_DELAY_LINE[208].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.731    core/INIT_DELAY_LINE[208].CARRY4_inst_init_n_0
    SLICE_X38Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.771 r  core/INIT_DELAY_LINE[209].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.771    core/INIT_DELAY_LINE[209].CARRY4_inst_init_n_0
    SLICE_X38Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.811 r  core/INIT_DELAY_LINE[210].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.811    core/INIT_DELAY_LINE[210].CARRY4_inst_init_n_0
    SLICE_X38Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.851 r  core/INIT_DELAY_LINE[211].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.851    core/INIT_DELAY_LINE[211].CARRY4_inst_init_n_0
    SLICE_X38Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.891 r  core/INIT_DELAY_LINE[212].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.741    29.632    core/trigger_d
    SLICE_X38Y125        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179    29.811 r  core/DELAY_LINE[0].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    29.811    core/delay_line[3]
    SLICE_X38Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073    29.884 r  core/DELAY_LINE[1].CARRY4_inst/CO[0]
                         net (fo=1, routed)           0.000    29.884    core/delay_line[4]
    SLICE_X38Y126        FDRE                                         r  core/LATCHED_OUTPUT[4].FDR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    19.313 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    19.793    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    16.630 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    17.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    17.202 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         0.819    18.021    core/clk
    SLICE_X38Y126        FDRE                                         r  core/LATCHED_OUTPUT[4].FDR_1/C
                         clock pessimism              0.557    18.577    
                         clock uncertainty            0.204    18.781    
    SLICE_X38Y126        FDRE (Hold_fdre_C_D)         0.129    18.910    core/LATCHED_OUTPUT[4].FDR_1
  -------------------------------------------------------------------
                         required time                        -18.910    
                         arrival time                          29.884    
  -------------------------------------------------------------------
                         slack                                 10.974    

Slack (MET) :             10.976ns  (arrival time - required time)
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@1.000ns period=20.000ns})
  Destination:            core/LATCHED_OUTPUT[3].FDR_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.125ns  (clk_out1_clk_wiz_0 rise@18.875ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        11.500ns  (logic 8.798ns (76.506%)  route 2.702ns (23.494%))
  Logic Levels:           215  (BUFG=1 CARRY4=214)
  Clock Path Skew:        1.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns = ( 18.020 - 18.875 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 18.311 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    18.311 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    18.810    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    18.836 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.694    19.530    core/trigger
    SLICE_X39Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    19.703 r  core/INIT_DELAY_LINE[0].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.703    core/INIT_DELAY_LINE[0].CARRY4_inst_init_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.742 r  core/INIT_DELAY_LINE[1].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.742    core/INIT_DELAY_LINE[1].CARRY4_inst_init_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.781 r  core/INIT_DELAY_LINE[2].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.781    core/INIT_DELAY_LINE[2].CARRY4_inst_init_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.820 r  core/INIT_DELAY_LINE[3].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.820    core/INIT_DELAY_LINE[3].CARRY4_inst_init_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.859 r  core/INIT_DELAY_LINE[4].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.859    core/INIT_DELAY_LINE[4].CARRY4_inst_init_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.898 r  core/INIT_DELAY_LINE[5].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.898    core/INIT_DELAY_LINE[5].CARRY4_inst_init_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.937 r  core/INIT_DELAY_LINE[6].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.937    core/INIT_DELAY_LINE[6].CARRY4_inst_init_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.976 r  core/INIT_DELAY_LINE[7].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.976    core/INIT_DELAY_LINE[7].CARRY4_inst_init_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.015 r  core/INIT_DELAY_LINE[8].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.015    core/INIT_DELAY_LINE[8].CARRY4_inst_init_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.054 r  core/INIT_DELAY_LINE[9].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.054    core/INIT_DELAY_LINE[9].CARRY4_inst_init_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.093 r  core/INIT_DELAY_LINE[10].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.093    core/INIT_DELAY_LINE[10].CARRY4_inst_init_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.132 r  core/INIT_DELAY_LINE[11].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.132    core/INIT_DELAY_LINE[11].CARRY4_inst_init_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.171 r  core/INIT_DELAY_LINE[12].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.171    core/INIT_DELAY_LINE[12].CARRY4_inst_init_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.210 r  core/INIT_DELAY_LINE[13].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.210    core/INIT_DELAY_LINE[13].CARRY4_inst_init_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.249 r  core/INIT_DELAY_LINE[14].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.249    core/INIT_DELAY_LINE[14].CARRY4_inst_init_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.288 r  core/INIT_DELAY_LINE[15].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.288    core/INIT_DELAY_LINE[15].CARRY4_inst_init_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.327 r  core/INIT_DELAY_LINE[16].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.327    core/INIT_DELAY_LINE[16].CARRY4_inst_init_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.366 r  core/INIT_DELAY_LINE[17].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.366    core/INIT_DELAY_LINE[17].CARRY4_inst_init_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.405 r  core/INIT_DELAY_LINE[18].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.405    core/INIT_DELAY_LINE[18].CARRY4_inst_init_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.444 r  core/INIT_DELAY_LINE[19].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.444    core/INIT_DELAY_LINE[19].CARRY4_inst_init_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.483 r  core/INIT_DELAY_LINE[20].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.483    core/INIT_DELAY_LINE[20].CARRY4_inst_init_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.522 r  core/INIT_DELAY_LINE[21].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.522    core/INIT_DELAY_LINE[21].CARRY4_inst_init_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.561 r  core/INIT_DELAY_LINE[22].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.561    core/INIT_DELAY_LINE[22].CARRY4_inst_init_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.600 r  core/INIT_DELAY_LINE[23].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.600    core/INIT_DELAY_LINE[23].CARRY4_inst_init_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.639 r  core/INIT_DELAY_LINE[24].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    20.648    core/INIT_DELAY_LINE[24].CARRY4_inst_init_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.687 r  core/INIT_DELAY_LINE[25].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.687    core/INIT_DELAY_LINE[25].CARRY4_inst_init_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.726 r  core/INIT_DELAY_LINE[26].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.726    core/INIT_DELAY_LINE[26].CARRY4_inst_init_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.765 r  core/INIT_DELAY_LINE[27].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.765    core/INIT_DELAY_LINE[27].CARRY4_inst_init_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.804 r  core/INIT_DELAY_LINE[28].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.804    core/INIT_DELAY_LINE[28].CARRY4_inst_init_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.843 r  core/INIT_DELAY_LINE[29].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.843    core/INIT_DELAY_LINE[29].CARRY4_inst_init_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.882 r  core/INIT_DELAY_LINE[30].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.882    core/INIT_DELAY_LINE[30].CARRY4_inst_init_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.921 r  core/INIT_DELAY_LINE[31].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.921    core/INIT_DELAY_LINE[31].CARRY4_inst_init_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.960 r  core/INIT_DELAY_LINE[32].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.960    core/INIT_DELAY_LINE[32].CARRY4_inst_init_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.999 r  core/INIT_DELAY_LINE[33].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.999    core/INIT_DELAY_LINE[33].CARRY4_inst_init_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.038 r  core/INIT_DELAY_LINE[34].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.038    core/INIT_DELAY_LINE[34].CARRY4_inst_init_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.077 r  core/INIT_DELAY_LINE[35].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.077    core/INIT_DELAY_LINE[35].CARRY4_inst_init_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.116 r  core/INIT_DELAY_LINE[36].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.116    core/INIT_DELAY_LINE[36].CARRY4_inst_init_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.155 r  core/INIT_DELAY_LINE[37].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.155    core/INIT_DELAY_LINE[37].CARRY4_inst_init_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.194 r  core/INIT_DELAY_LINE[38].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.194    core/INIT_DELAY_LINE[38].CARRY4_inst_init_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.233 r  core/INIT_DELAY_LINE[39].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.233    core/INIT_DELAY_LINE[39].CARRY4_inst_init_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.272 r  core/INIT_DELAY_LINE[40].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.272    core/INIT_DELAY_LINE[40].CARRY4_inst_init_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.311 r  core/INIT_DELAY_LINE[41].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.311    core/INIT_DELAY_LINE[41].CARRY4_inst_init_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.350 r  core/INIT_DELAY_LINE[42].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.350    core/INIT_DELAY_LINE[42].CARRY4_inst_init_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.389 r  core/INIT_DELAY_LINE[43].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.389    core/INIT_DELAY_LINE[43].CARRY4_inst_init_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.428 r  core/INIT_DELAY_LINE[44].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.428    core/INIT_DELAY_LINE[44].CARRY4_inst_init_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.467 r  core/INIT_DELAY_LINE[45].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.467    core/INIT_DELAY_LINE[45].CARRY4_inst_init_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.506 r  core/INIT_DELAY_LINE[46].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.506    core/INIT_DELAY_LINE[46].CARRY4_inst_init_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.545 r  core/INIT_DELAY_LINE[47].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.545    core/INIT_DELAY_LINE[47].CARRY4_inst_init_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.584 r  core/INIT_DELAY_LINE[48].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.584    core/INIT_DELAY_LINE[48].CARRY4_inst_init_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.623 r  core/INIT_DELAY_LINE[49].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    21.624    core/INIT_DELAY_LINE[49].CARRY4_inst_init_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.663 r  core/INIT_DELAY_LINE[50].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.663    core/INIT_DELAY_LINE[50].CARRY4_inst_init_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.702 r  core/INIT_DELAY_LINE[51].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.702    core/INIT_DELAY_LINE[51].CARRY4_inst_init_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.741 r  core/INIT_DELAY_LINE[52].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.741    core/INIT_DELAY_LINE[52].CARRY4_inst_init_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.780 r  core/INIT_DELAY_LINE[53].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.780    core/INIT_DELAY_LINE[53].CARRY4_inst_init_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.819 r  core/INIT_DELAY_LINE[54].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.819    core/INIT_DELAY_LINE[54].CARRY4_inst_init_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.858 r  core/INIT_DELAY_LINE[55].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.858    core/INIT_DELAY_LINE[55].CARRY4_inst_init_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.897 r  core/INIT_DELAY_LINE[56].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.897    core/INIT_DELAY_LINE[56].CARRY4_inst_init_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.936 r  core/INIT_DELAY_LINE[57].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.936    core/INIT_DELAY_LINE[57].CARRY4_inst_init_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.975 r  core/INIT_DELAY_LINE[58].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.975    core/INIT_DELAY_LINE[58].CARRY4_inst_init_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.014 r  core/INIT_DELAY_LINE[59].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.014    core/INIT_DELAY_LINE[59].CARRY4_inst_init_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.053 r  core/INIT_DELAY_LINE[60].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.053    core/INIT_DELAY_LINE[60].CARRY4_inst_init_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.092 r  core/INIT_DELAY_LINE[61].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.092    core/INIT_DELAY_LINE[61].CARRY4_inst_init_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.131 r  core/INIT_DELAY_LINE[62].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.131    core/INIT_DELAY_LINE[62].CARRY4_inst_init_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.170 r  core/INIT_DELAY_LINE[63].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.170    core/INIT_DELAY_LINE[63].CARRY4_inst_init_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.209 r  core/INIT_DELAY_LINE[64].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.209    core/INIT_DELAY_LINE[64].CARRY4_inst_init_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.248 r  core/INIT_DELAY_LINE[65].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.248    core/INIT_DELAY_LINE[65].CARRY4_inst_init_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.287 r  core/INIT_DELAY_LINE[66].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.287    core/INIT_DELAY_LINE[66].CARRY4_inst_init_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.326 r  core/INIT_DELAY_LINE[67].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.326    core/INIT_DELAY_LINE[67].CARRY4_inst_init_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.365 r  core/INIT_DELAY_LINE[68].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.365    core/INIT_DELAY_LINE[68].CARRY4_inst_init_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.404 r  core/INIT_DELAY_LINE[69].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.404    core/INIT_DELAY_LINE[69].CARRY4_inst_init_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.443 r  core/INIT_DELAY_LINE[70].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.443    core/INIT_DELAY_LINE[70].CARRY4_inst_init_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.482 r  core/INIT_DELAY_LINE[71].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.482    core/INIT_DELAY_LINE[71].CARRY4_inst_init_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.521 r  core/INIT_DELAY_LINE[72].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.521    core/INIT_DELAY_LINE[72].CARRY4_inst_init_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.560 r  core/INIT_DELAY_LINE[73].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.560    core/INIT_DELAY_LINE[73].CARRY4_inst_init_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.599 r  core/INIT_DELAY_LINE[74].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    22.608    core/INIT_DELAY_LINE[74].CARRY4_inst_init_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.647 r  core/INIT_DELAY_LINE[75].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.647    core/INIT_DELAY_LINE[75].CARRY4_inst_init_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.686 r  core/INIT_DELAY_LINE[76].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.686    core/INIT_DELAY_LINE[76].CARRY4_inst_init_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.725 r  core/INIT_DELAY_LINE[77].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.725    core/INIT_DELAY_LINE[77].CARRY4_inst_init_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.764 r  core/INIT_DELAY_LINE[78].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.764    core/INIT_DELAY_LINE[78].CARRY4_inst_init_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.803 r  core/INIT_DELAY_LINE[79].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.803    core/INIT_DELAY_LINE[79].CARRY4_inst_init_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.842 r  core/INIT_DELAY_LINE[80].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.842    core/INIT_DELAY_LINE[80].CARRY4_inst_init_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.881 r  core/INIT_DELAY_LINE[81].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.881    core/INIT_DELAY_LINE[81].CARRY4_inst_init_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.920 r  core/INIT_DELAY_LINE[82].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.920    core/INIT_DELAY_LINE[82].CARRY4_inst_init_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.959 r  core/INIT_DELAY_LINE[83].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.959    core/INIT_DELAY_LINE[83].CARRY4_inst_init_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.998 r  core/INIT_DELAY_LINE[84].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.998    core/INIT_DELAY_LINE[84].CARRY4_inst_init_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.037 r  core/INIT_DELAY_LINE[85].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.037    core/INIT_DELAY_LINE[85].CARRY4_inst_init_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.076 r  core/INIT_DELAY_LINE[86].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.076    core/INIT_DELAY_LINE[86].CARRY4_inst_init_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.115 r  core/INIT_DELAY_LINE[87].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.115    core/INIT_DELAY_LINE[87].CARRY4_inst_init_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.154 r  core/INIT_DELAY_LINE[88].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.154    core/INIT_DELAY_LINE[88].CARRY4_inst_init_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.193 r  core/INIT_DELAY_LINE[89].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.193    core/INIT_DELAY_LINE[89].CARRY4_inst_init_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.232 r  core/INIT_DELAY_LINE[90].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.232    core/INIT_DELAY_LINE[90].CARRY4_inst_init_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.271 r  core/INIT_DELAY_LINE[91].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.271    core/INIT_DELAY_LINE[91].CARRY4_inst_init_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.310 r  core/INIT_DELAY_LINE[92].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.310    core/INIT_DELAY_LINE[92].CARRY4_inst_init_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.349 r  core/INIT_DELAY_LINE[93].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.349    core/INIT_DELAY_LINE[93].CARRY4_inst_init_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.388 r  core/INIT_DELAY_LINE[94].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.388    core/INIT_DELAY_LINE[94].CARRY4_inst_init_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.427 r  core/INIT_DELAY_LINE[95].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.427    core/INIT_DELAY_LINE[95].CARRY4_inst_init_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.466 r  core/INIT_DELAY_LINE[96].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.466    core/INIT_DELAY_LINE[96].CARRY4_inst_init_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.505 r  core/INIT_DELAY_LINE[97].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.505    core/INIT_DELAY_LINE[97].CARRY4_inst_init_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.544 r  core/INIT_DELAY_LINE[98].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.544    core/INIT_DELAY_LINE[98].CARRY4_inst_init_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.583 r  core/INIT_DELAY_LINE[99].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    23.583    core/INIT_DELAY_LINE[99].CARRY4_inst_init_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.622 r  core/INIT_DELAY_LINE[100].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.622    core/INIT_DELAY_LINE[100].CARRY4_inst_init_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.661 r  core/INIT_DELAY_LINE[101].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.661    core/INIT_DELAY_LINE[101].CARRY4_inst_init_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.700 r  core/INIT_DELAY_LINE[102].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.700    core/INIT_DELAY_LINE[102].CARRY4_inst_init_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.739 r  core/INIT_DELAY_LINE[103].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.739    core/INIT_DELAY_LINE[103].CARRY4_inst_init_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.778 r  core/INIT_DELAY_LINE[104].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.778    core/INIT_DELAY_LINE[104].CARRY4_inst_init_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.817 r  core/INIT_DELAY_LINE[105].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.817    core/INIT_DELAY_LINE[105].CARRY4_inst_init_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.856 r  core/INIT_DELAY_LINE[106].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.856    core/INIT_DELAY_LINE[106].CARRY4_inst_init_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.895 r  core/INIT_DELAY_LINE[107].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.895    core/INIT_DELAY_LINE[107].CARRY4_inst_init_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.934 r  core/INIT_DELAY_LINE[108].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.934    core/INIT_DELAY_LINE[108].CARRY4_inst_init_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.973 r  core/INIT_DELAY_LINE[109].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.973    core/INIT_DELAY_LINE[109].CARRY4_inst_init_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.012 r  core/INIT_DELAY_LINE[110].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.012    core/INIT_DELAY_LINE[110].CARRY4_inst_init_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.051 r  core/INIT_DELAY_LINE[111].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.051    core/INIT_DELAY_LINE[111].CARRY4_inst_init_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.090 r  core/INIT_DELAY_LINE[112].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.090    core/INIT_DELAY_LINE[112].CARRY4_inst_init_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.129 r  core/INIT_DELAY_LINE[113].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.129    core/INIT_DELAY_LINE[113].CARRY4_inst_init_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.168 r  core/INIT_DELAY_LINE[114].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.168    core/INIT_DELAY_LINE[114].CARRY4_inst_init_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.207 r  core/INIT_DELAY_LINE[115].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.207    core/INIT_DELAY_LINE[115].CARRY4_inst_init_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.246 r  core/INIT_DELAY_LINE[116].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.246    core/INIT_DELAY_LINE[116].CARRY4_inst_init_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.285 r  core/INIT_DELAY_LINE[117].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.285    core/INIT_DELAY_LINE[117].CARRY4_inst_init_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.324 r  core/INIT_DELAY_LINE[118].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.324    core/INIT_DELAY_LINE[118].CARRY4_inst_init_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.363 r  core/INIT_DELAY_LINE[119].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.363    core/INIT_DELAY_LINE[119].CARRY4_inst_init_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.402 r  core/INIT_DELAY_LINE[120].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.402    core/INIT_DELAY_LINE[120].CARRY4_inst_init_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.441 r  core/INIT_DELAY_LINE[121].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.441    core/INIT_DELAY_LINE[121].CARRY4_inst_init_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.480 r  core/INIT_DELAY_LINE[122].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.480    core/INIT_DELAY_LINE[122].CARRY4_inst_init_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.519 r  core/INIT_DELAY_LINE[123].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.519    core/INIT_DELAY_LINE[123].CARRY4_inst_init_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.558 r  core/INIT_DELAY_LINE[124].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    24.567    core/INIT_DELAY_LINE[124].CARRY4_inst_init_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.606 r  core/INIT_DELAY_LINE[125].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.606    core/INIT_DELAY_LINE[125].CARRY4_inst_init_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.645 r  core/INIT_DELAY_LINE[126].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.645    core/INIT_DELAY_LINE[126].CARRY4_inst_init_n_0
    SLICE_X39Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.684 r  core/INIT_DELAY_LINE[127].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.684    core/INIT_DELAY_LINE[127].CARRY4_inst_init_n_0
    SLICE_X39Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.723 r  core/INIT_DELAY_LINE[128].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.723    core/INIT_DELAY_LINE[128].CARRY4_inst_init_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.762 r  core/INIT_DELAY_LINE[129].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.762    core/INIT_DELAY_LINE[129].CARRY4_inst_init_n_0
    SLICE_X39Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.801 r  core/INIT_DELAY_LINE[130].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.801    core/INIT_DELAY_LINE[130].CARRY4_inst_init_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.840 r  core/INIT_DELAY_LINE[131].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.840    core/INIT_DELAY_LINE[131].CARRY4_inst_init_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.879 r  core/INIT_DELAY_LINE[132].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.879    core/INIT_DELAY_LINE[132].CARRY4_inst_init_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.918 r  core/INIT_DELAY_LINE[133].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.918    core/INIT_DELAY_LINE[133].CARRY4_inst_init_n_0
    SLICE_X39Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.957 r  core/INIT_DELAY_LINE[134].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.957    core/INIT_DELAY_LINE[134].CARRY4_inst_init_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.996 r  core/INIT_DELAY_LINE[135].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.996    core/INIT_DELAY_LINE[135].CARRY4_inst_init_n_0
    SLICE_X39Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.035 r  core/INIT_DELAY_LINE[136].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.035    core/INIT_DELAY_LINE[136].CARRY4_inst_init_n_0
    SLICE_X39Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.074 r  core/INIT_DELAY_LINE[137].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.074    core/INIT_DELAY_LINE[137].CARRY4_inst_init_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.113 r  core/INIT_DELAY_LINE[138].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.113    core/INIT_DELAY_LINE[138].CARRY4_inst_init_n_0
    SLICE_X39Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.152 r  core/INIT_DELAY_LINE[139].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.152    core/INIT_DELAY_LINE[139].CARRY4_inst_init_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.191 r  core/INIT_DELAY_LINE[140].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.191    core/INIT_DELAY_LINE[140].CARRY4_inst_init_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.230 r  core/INIT_DELAY_LINE[141].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.230    core/INIT_DELAY_LINE[141].CARRY4_inst_init_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.269 r  core/INIT_DELAY_LINE[142].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.269    core/INIT_DELAY_LINE[142].CARRY4_inst_init_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.308 r  core/INIT_DELAY_LINE[143].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.308    core/INIT_DELAY_LINE[143].CARRY4_inst_init_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.347 r  core/INIT_DELAY_LINE[144].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.347    core/INIT_DELAY_LINE[144].CARRY4_inst_init_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.386 r  core/INIT_DELAY_LINE[145].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.386    core/INIT_DELAY_LINE[145].CARRY4_inst_init_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.425 r  core/INIT_DELAY_LINE[146].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.425    core/INIT_DELAY_LINE[146].CARRY4_inst_init_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.464 r  core/INIT_DELAY_LINE[147].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.464    core/INIT_DELAY_LINE[147].CARRY4_inst_init_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.503 r  core/INIT_DELAY_LINE[148].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.503    core/INIT_DELAY_LINE[148].CARRY4_inst_init_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.542 r  core/INIT_DELAY_LINE[149].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    25.543    core/INIT_DELAY_LINE[149].CARRY4_inst_init_n_0
    SLICE_X39Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.582 r  core/INIT_DELAY_LINE[150].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.582    core/INIT_DELAY_LINE[150].CARRY4_inst_init_n_0
    SLICE_X39Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.621 r  core/INIT_DELAY_LINE[151].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.621    core/INIT_DELAY_LINE[151].CARRY4_inst_init_n_0
    SLICE_X39Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.660 r  core/INIT_DELAY_LINE[152].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.660    core/INIT_DELAY_LINE[152].CARRY4_inst_init_n_0
    SLICE_X39Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.699 r  core/INIT_DELAY_LINE[153].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.699    core/INIT_DELAY_LINE[153].CARRY4_inst_init_n_0
    SLICE_X39Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.738 r  core/INIT_DELAY_LINE[154].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.738    core/INIT_DELAY_LINE[154].CARRY4_inst_init_n_0
    SLICE_X39Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.777 r  core/INIT_DELAY_LINE[155].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.777    core/INIT_DELAY_LINE[155].CARRY4_inst_init_n_0
    SLICE_X39Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.816 r  core/INIT_DELAY_LINE[156].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.816    core/INIT_DELAY_LINE[156].CARRY4_inst_init_n_0
    SLICE_X39Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.855 r  core/INIT_DELAY_LINE[157].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.855    core/INIT_DELAY_LINE[157].CARRY4_inst_init_n_0
    SLICE_X39Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.894 r  core/INIT_DELAY_LINE[158].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.894    core/INIT_DELAY_LINE[158].CARRY4_inst_init_n_0
    SLICE_X39Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.933 r  core/INIT_DELAY_LINE[159].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.933    core/INIT_DELAY_LINE[159].CARRY4_inst_init_n_0
    SLICE_X39Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.972 r  core/INIT_DELAY_LINE[160].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.972    core/INIT_DELAY_LINE[160].CARRY4_inst_init_n_0
    SLICE_X39Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.011 r  core/INIT_DELAY_LINE[161].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.011    core/INIT_DELAY_LINE[161].CARRY4_inst_init_n_0
    SLICE_X39Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.050 r  core/INIT_DELAY_LINE[162].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.050    core/INIT_DELAY_LINE[162].CARRY4_inst_init_n_0
    SLICE_X39Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.089 r  core/INIT_DELAY_LINE[163].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.089    core/INIT_DELAY_LINE[163].CARRY4_inst_init_n_0
    SLICE_X39Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.128 r  core/INIT_DELAY_LINE[164].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.128    core/INIT_DELAY_LINE[164].CARRY4_inst_init_n_0
    SLICE_X39Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.167 r  core/INIT_DELAY_LINE[165].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.167    core/INIT_DELAY_LINE[165].CARRY4_inst_init_n_0
    SLICE_X39Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.206 r  core/INIT_DELAY_LINE[166].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.206    core/INIT_DELAY_LINE[166].CARRY4_inst_init_n_0
    SLICE_X39Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.245 r  core/INIT_DELAY_LINE[167].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.245    core/INIT_DELAY_LINE[167].CARRY4_inst_init_n_0
    SLICE_X39Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.284 r  core/INIT_DELAY_LINE[168].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.284    core/INIT_DELAY_LINE[168].CARRY4_inst_init_n_0
    SLICE_X39Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.323 r  core/INIT_DELAY_LINE[169].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.323    core/INIT_DELAY_LINE[169].CARRY4_inst_init_n_0
    SLICE_X39Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.362 r  core/INIT_DELAY_LINE[170].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.362    core/INIT_DELAY_LINE[170].CARRY4_inst_init_n_0
    SLICE_X39Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.401 r  core/INIT_DELAY_LINE[171].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.401    core/INIT_DELAY_LINE[171].CARRY4_inst_init_n_0
    SLICE_X39Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.440 r  core/INIT_DELAY_LINE[172].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.440    core/INIT_DELAY_LINE[172].CARRY4_inst_init_n_0
    SLICE_X39Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.479 r  core/INIT_DELAY_LINE[173].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.479    core/INIT_DELAY_LINE[173].CARRY4_inst_init_n_0
    SLICE_X39Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.518 r  core/INIT_DELAY_LINE[174].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    26.527    core/INIT_DELAY_LINE[174].CARRY4_inst_init_n_0
    SLICE_X39Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.566 r  core/INIT_DELAY_LINE[175].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.566    core/INIT_DELAY_LINE[175].CARRY4_inst_init_n_0
    SLICE_X39Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.605 r  core/INIT_DELAY_LINE[176].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.605    core/INIT_DELAY_LINE[176].CARRY4_inst_init_n_0
    SLICE_X39Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.644 r  core/INIT_DELAY_LINE[177].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.644    core/INIT_DELAY_LINE[177].CARRY4_inst_init_n_0
    SLICE_X39Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.683 r  core/INIT_DELAY_LINE[178].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.683    core/INIT_DELAY_LINE[178].CARRY4_inst_init_n_0
    SLICE_X39Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.722 r  core/INIT_DELAY_LINE[179].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.722    core/INIT_DELAY_LINE[179].CARRY4_inst_init_n_0
    SLICE_X39Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.761 r  core/INIT_DELAY_LINE[180].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.761    core/INIT_DELAY_LINE[180].CARRY4_inst_init_n_0
    SLICE_X39Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.800 r  core/INIT_DELAY_LINE[181].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.800    core/INIT_DELAY_LINE[181].CARRY4_inst_init_n_0
    SLICE_X39Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.839 r  core/INIT_DELAY_LINE[182].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.839    core/INIT_DELAY_LINE[182].CARRY4_inst_init_n_0
    SLICE_X39Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.878 r  core/INIT_DELAY_LINE[183].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.878    core/INIT_DELAY_LINE[183].CARRY4_inst_init_n_0
    SLICE_X39Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.917 r  core/INIT_DELAY_LINE[184].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.917    core/INIT_DELAY_LINE[184].CARRY4_inst_init_n_0
    SLICE_X39Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.956 r  core/INIT_DELAY_LINE[185].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.956    core/INIT_DELAY_LINE[185].CARRY4_inst_init_n_0
    SLICE_X39Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.995 r  core/INIT_DELAY_LINE[186].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.995    core/INIT_DELAY_LINE[186].CARRY4_inst_init_n_0
    SLICE_X39Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.034 r  core/INIT_DELAY_LINE[187].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.034    core/INIT_DELAY_LINE[187].CARRY4_inst_init_n_0
    SLICE_X39Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.073 r  core/INIT_DELAY_LINE[188].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.073    core/INIT_DELAY_LINE[188].CARRY4_inst_init_n_0
    SLICE_X39Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.112 r  core/INIT_DELAY_LINE[189].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.112    core/INIT_DELAY_LINE[189].CARRY4_inst_init_n_0
    SLICE_X39Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.151 r  core/INIT_DELAY_LINE[190].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.151    core/INIT_DELAY_LINE[190].CARRY4_inst_init_n_0
    SLICE_X39Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.190 r  core/INIT_DELAY_LINE[191].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.190    core/INIT_DELAY_LINE[191].CARRY4_inst_init_n_0
    SLICE_X39Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.229 r  core/INIT_DELAY_LINE[192].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.229    core/INIT_DELAY_LINE[192].CARRY4_inst_init_n_0
    SLICE_X39Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.268 r  core/INIT_DELAY_LINE[193].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.268    core/INIT_DELAY_LINE[193].CARRY4_inst_init_n_0
    SLICE_X39Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.307 r  core/INIT_DELAY_LINE[194].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.307    core/INIT_DELAY_LINE[194].CARRY4_inst_init_n_0
    SLICE_X39Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.346 r  core/INIT_DELAY_LINE[195].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.346    core/INIT_DELAY_LINE[195].CARRY4_inst_init_n_0
    SLICE_X39Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.385 r  core/INIT_DELAY_LINE[196].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.385    core/INIT_DELAY_LINE[196].CARRY4_inst_init_n_0
    SLICE_X39Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.424 r  core/INIT_DELAY_LINE[197].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.424    core/INIT_DELAY_LINE[197].CARRY4_inst_init_n_0
    SLICE_X39Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.463 r  core/INIT_DELAY_LINE[198].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.463    core/INIT_DELAY_LINE[198].CARRY4_inst_init_n_0
    SLICE_X39Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.502 r  core/INIT_DELAY_LINE[199].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.730    28.232    core/INIT_DELAY_LINE[199].CARRY4_inst_init_n_0
    SLICE_X38Y161        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179    28.411 r  core/INIT_DELAY_LINE[200].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.411    core/INIT_DELAY_LINE[200].CARRY4_inst_init_n_0
    SLICE_X38Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.451 r  core/INIT_DELAY_LINE[201].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.451    core/INIT_DELAY_LINE[201].CARRY4_inst_init_n_0
    SLICE_X38Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.491 r  core/INIT_DELAY_LINE[202].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.491    core/INIT_DELAY_LINE[202].CARRY4_inst_init_n_0
    SLICE_X38Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.531 r  core/INIT_DELAY_LINE[203].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.531    core/INIT_DELAY_LINE[203].CARRY4_inst_init_n_0
    SLICE_X38Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.571 r  core/INIT_DELAY_LINE[204].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.571    core/INIT_DELAY_LINE[204].CARRY4_inst_init_n_0
    SLICE_X38Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.611 r  core/INIT_DELAY_LINE[205].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.611    core/INIT_DELAY_LINE[205].CARRY4_inst_init_n_0
    SLICE_X38Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.651 r  core/INIT_DELAY_LINE[206].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.651    core/INIT_DELAY_LINE[206].CARRY4_inst_init_n_0
    SLICE_X38Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.691 r  core/INIT_DELAY_LINE[207].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.691    core/INIT_DELAY_LINE[207].CARRY4_inst_init_n_0
    SLICE_X38Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.731 r  core/INIT_DELAY_LINE[208].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.731    core/INIT_DELAY_LINE[208].CARRY4_inst_init_n_0
    SLICE_X38Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.771 r  core/INIT_DELAY_LINE[209].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.771    core/INIT_DELAY_LINE[209].CARRY4_inst_init_n_0
    SLICE_X38Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.811 r  core/INIT_DELAY_LINE[210].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.811    core/INIT_DELAY_LINE[210].CARRY4_inst_init_n_0
    SLICE_X38Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.851 r  core/INIT_DELAY_LINE[211].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.851    core/INIT_DELAY_LINE[211].CARRY4_inst_init_n_0
    SLICE_X38Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.891 r  core/INIT_DELAY_LINE[212].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.741    29.632    core/trigger_d
    SLICE_X38Y125        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179    29.811 r  core/DELAY_LINE[0].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    29.811    core/delay_line[3]
    SLICE_X38Y125        FDRE                                         r  core/LATCHED_OUTPUT[3].FDR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    19.313 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    19.793    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    16.630 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    17.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    17.202 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         0.818    18.020    core/clk
    SLICE_X38Y125        FDRE                                         r  core/LATCHED_OUTPUT[3].FDR_1/C
                         clock pessimism              0.557    18.576    
                         clock uncertainty            0.204    18.780    
    SLICE_X38Y125        FDRE (Hold_fdre_C_D)         0.055    18.835    core/LATCHED_OUTPUT[3].FDR_1
  -------------------------------------------------------------------
                         required time                        -18.835    
                         arrival time                          29.811    
  -------------------------------------------------------------------
                         slack                                 10.976    

Slack (MET) :             10.984ns  (arrival time - required time)
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@1.000ns period=20.000ns})
  Destination:            core/LATCHED_OUTPUT[9].FDR_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.125ns  (clk_out1_clk_wiz_0 rise@18.875ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        11.585ns  (logic 8.883ns (76.678%)  route 2.702ns (23.322%))
  Logic Levels:           217  (BUFG=1 CARRY4=216)
  Clock Path Skew:        1.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns = ( 18.023 - 18.875 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 18.311 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    18.311 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    18.810    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    18.836 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.694    19.530    core/trigger
    SLICE_X39Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    19.703 r  core/INIT_DELAY_LINE[0].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.703    core/INIT_DELAY_LINE[0].CARRY4_inst_init_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.742 r  core/INIT_DELAY_LINE[1].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.742    core/INIT_DELAY_LINE[1].CARRY4_inst_init_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.781 r  core/INIT_DELAY_LINE[2].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.781    core/INIT_DELAY_LINE[2].CARRY4_inst_init_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.820 r  core/INIT_DELAY_LINE[3].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.820    core/INIT_DELAY_LINE[3].CARRY4_inst_init_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.859 r  core/INIT_DELAY_LINE[4].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.859    core/INIT_DELAY_LINE[4].CARRY4_inst_init_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.898 r  core/INIT_DELAY_LINE[5].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.898    core/INIT_DELAY_LINE[5].CARRY4_inst_init_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.937 r  core/INIT_DELAY_LINE[6].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.937    core/INIT_DELAY_LINE[6].CARRY4_inst_init_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.976 r  core/INIT_DELAY_LINE[7].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.976    core/INIT_DELAY_LINE[7].CARRY4_inst_init_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.015 r  core/INIT_DELAY_LINE[8].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.015    core/INIT_DELAY_LINE[8].CARRY4_inst_init_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.054 r  core/INIT_DELAY_LINE[9].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.054    core/INIT_DELAY_LINE[9].CARRY4_inst_init_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.093 r  core/INIT_DELAY_LINE[10].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.093    core/INIT_DELAY_LINE[10].CARRY4_inst_init_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.132 r  core/INIT_DELAY_LINE[11].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.132    core/INIT_DELAY_LINE[11].CARRY4_inst_init_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.171 r  core/INIT_DELAY_LINE[12].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.171    core/INIT_DELAY_LINE[12].CARRY4_inst_init_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.210 r  core/INIT_DELAY_LINE[13].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.210    core/INIT_DELAY_LINE[13].CARRY4_inst_init_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.249 r  core/INIT_DELAY_LINE[14].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.249    core/INIT_DELAY_LINE[14].CARRY4_inst_init_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.288 r  core/INIT_DELAY_LINE[15].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.288    core/INIT_DELAY_LINE[15].CARRY4_inst_init_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.327 r  core/INIT_DELAY_LINE[16].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.327    core/INIT_DELAY_LINE[16].CARRY4_inst_init_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.366 r  core/INIT_DELAY_LINE[17].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.366    core/INIT_DELAY_LINE[17].CARRY4_inst_init_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.405 r  core/INIT_DELAY_LINE[18].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.405    core/INIT_DELAY_LINE[18].CARRY4_inst_init_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.444 r  core/INIT_DELAY_LINE[19].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.444    core/INIT_DELAY_LINE[19].CARRY4_inst_init_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.483 r  core/INIT_DELAY_LINE[20].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.483    core/INIT_DELAY_LINE[20].CARRY4_inst_init_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.522 r  core/INIT_DELAY_LINE[21].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.522    core/INIT_DELAY_LINE[21].CARRY4_inst_init_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.561 r  core/INIT_DELAY_LINE[22].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.561    core/INIT_DELAY_LINE[22].CARRY4_inst_init_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.600 r  core/INIT_DELAY_LINE[23].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.600    core/INIT_DELAY_LINE[23].CARRY4_inst_init_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.639 r  core/INIT_DELAY_LINE[24].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    20.648    core/INIT_DELAY_LINE[24].CARRY4_inst_init_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.687 r  core/INIT_DELAY_LINE[25].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.687    core/INIT_DELAY_LINE[25].CARRY4_inst_init_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.726 r  core/INIT_DELAY_LINE[26].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.726    core/INIT_DELAY_LINE[26].CARRY4_inst_init_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.765 r  core/INIT_DELAY_LINE[27].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.765    core/INIT_DELAY_LINE[27].CARRY4_inst_init_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.804 r  core/INIT_DELAY_LINE[28].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.804    core/INIT_DELAY_LINE[28].CARRY4_inst_init_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.843 r  core/INIT_DELAY_LINE[29].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.843    core/INIT_DELAY_LINE[29].CARRY4_inst_init_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.882 r  core/INIT_DELAY_LINE[30].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.882    core/INIT_DELAY_LINE[30].CARRY4_inst_init_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.921 r  core/INIT_DELAY_LINE[31].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.921    core/INIT_DELAY_LINE[31].CARRY4_inst_init_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.960 r  core/INIT_DELAY_LINE[32].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.960    core/INIT_DELAY_LINE[32].CARRY4_inst_init_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.999 r  core/INIT_DELAY_LINE[33].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.999    core/INIT_DELAY_LINE[33].CARRY4_inst_init_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.038 r  core/INIT_DELAY_LINE[34].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.038    core/INIT_DELAY_LINE[34].CARRY4_inst_init_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.077 r  core/INIT_DELAY_LINE[35].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.077    core/INIT_DELAY_LINE[35].CARRY4_inst_init_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.116 r  core/INIT_DELAY_LINE[36].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.116    core/INIT_DELAY_LINE[36].CARRY4_inst_init_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.155 r  core/INIT_DELAY_LINE[37].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.155    core/INIT_DELAY_LINE[37].CARRY4_inst_init_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.194 r  core/INIT_DELAY_LINE[38].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.194    core/INIT_DELAY_LINE[38].CARRY4_inst_init_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.233 r  core/INIT_DELAY_LINE[39].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.233    core/INIT_DELAY_LINE[39].CARRY4_inst_init_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.272 r  core/INIT_DELAY_LINE[40].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.272    core/INIT_DELAY_LINE[40].CARRY4_inst_init_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.311 r  core/INIT_DELAY_LINE[41].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.311    core/INIT_DELAY_LINE[41].CARRY4_inst_init_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.350 r  core/INIT_DELAY_LINE[42].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.350    core/INIT_DELAY_LINE[42].CARRY4_inst_init_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.389 r  core/INIT_DELAY_LINE[43].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.389    core/INIT_DELAY_LINE[43].CARRY4_inst_init_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.428 r  core/INIT_DELAY_LINE[44].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.428    core/INIT_DELAY_LINE[44].CARRY4_inst_init_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.467 r  core/INIT_DELAY_LINE[45].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.467    core/INIT_DELAY_LINE[45].CARRY4_inst_init_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.506 r  core/INIT_DELAY_LINE[46].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.506    core/INIT_DELAY_LINE[46].CARRY4_inst_init_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.545 r  core/INIT_DELAY_LINE[47].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.545    core/INIT_DELAY_LINE[47].CARRY4_inst_init_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.584 r  core/INIT_DELAY_LINE[48].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.584    core/INIT_DELAY_LINE[48].CARRY4_inst_init_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.623 r  core/INIT_DELAY_LINE[49].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    21.624    core/INIT_DELAY_LINE[49].CARRY4_inst_init_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.663 r  core/INIT_DELAY_LINE[50].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.663    core/INIT_DELAY_LINE[50].CARRY4_inst_init_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.702 r  core/INIT_DELAY_LINE[51].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.702    core/INIT_DELAY_LINE[51].CARRY4_inst_init_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.741 r  core/INIT_DELAY_LINE[52].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.741    core/INIT_DELAY_LINE[52].CARRY4_inst_init_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.780 r  core/INIT_DELAY_LINE[53].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.780    core/INIT_DELAY_LINE[53].CARRY4_inst_init_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.819 r  core/INIT_DELAY_LINE[54].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.819    core/INIT_DELAY_LINE[54].CARRY4_inst_init_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.858 r  core/INIT_DELAY_LINE[55].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.858    core/INIT_DELAY_LINE[55].CARRY4_inst_init_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.897 r  core/INIT_DELAY_LINE[56].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.897    core/INIT_DELAY_LINE[56].CARRY4_inst_init_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.936 r  core/INIT_DELAY_LINE[57].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.936    core/INIT_DELAY_LINE[57].CARRY4_inst_init_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.975 r  core/INIT_DELAY_LINE[58].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.975    core/INIT_DELAY_LINE[58].CARRY4_inst_init_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.014 r  core/INIT_DELAY_LINE[59].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.014    core/INIT_DELAY_LINE[59].CARRY4_inst_init_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.053 r  core/INIT_DELAY_LINE[60].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.053    core/INIT_DELAY_LINE[60].CARRY4_inst_init_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.092 r  core/INIT_DELAY_LINE[61].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.092    core/INIT_DELAY_LINE[61].CARRY4_inst_init_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.131 r  core/INIT_DELAY_LINE[62].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.131    core/INIT_DELAY_LINE[62].CARRY4_inst_init_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.170 r  core/INIT_DELAY_LINE[63].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.170    core/INIT_DELAY_LINE[63].CARRY4_inst_init_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.209 r  core/INIT_DELAY_LINE[64].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.209    core/INIT_DELAY_LINE[64].CARRY4_inst_init_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.248 r  core/INIT_DELAY_LINE[65].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.248    core/INIT_DELAY_LINE[65].CARRY4_inst_init_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.287 r  core/INIT_DELAY_LINE[66].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.287    core/INIT_DELAY_LINE[66].CARRY4_inst_init_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.326 r  core/INIT_DELAY_LINE[67].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.326    core/INIT_DELAY_LINE[67].CARRY4_inst_init_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.365 r  core/INIT_DELAY_LINE[68].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.365    core/INIT_DELAY_LINE[68].CARRY4_inst_init_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.404 r  core/INIT_DELAY_LINE[69].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.404    core/INIT_DELAY_LINE[69].CARRY4_inst_init_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.443 r  core/INIT_DELAY_LINE[70].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.443    core/INIT_DELAY_LINE[70].CARRY4_inst_init_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.482 r  core/INIT_DELAY_LINE[71].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.482    core/INIT_DELAY_LINE[71].CARRY4_inst_init_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.521 r  core/INIT_DELAY_LINE[72].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.521    core/INIT_DELAY_LINE[72].CARRY4_inst_init_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.560 r  core/INIT_DELAY_LINE[73].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.560    core/INIT_DELAY_LINE[73].CARRY4_inst_init_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.599 r  core/INIT_DELAY_LINE[74].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    22.608    core/INIT_DELAY_LINE[74].CARRY4_inst_init_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.647 r  core/INIT_DELAY_LINE[75].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.647    core/INIT_DELAY_LINE[75].CARRY4_inst_init_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.686 r  core/INIT_DELAY_LINE[76].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.686    core/INIT_DELAY_LINE[76].CARRY4_inst_init_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.725 r  core/INIT_DELAY_LINE[77].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.725    core/INIT_DELAY_LINE[77].CARRY4_inst_init_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.764 r  core/INIT_DELAY_LINE[78].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.764    core/INIT_DELAY_LINE[78].CARRY4_inst_init_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.803 r  core/INIT_DELAY_LINE[79].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.803    core/INIT_DELAY_LINE[79].CARRY4_inst_init_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.842 r  core/INIT_DELAY_LINE[80].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.842    core/INIT_DELAY_LINE[80].CARRY4_inst_init_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.881 r  core/INIT_DELAY_LINE[81].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.881    core/INIT_DELAY_LINE[81].CARRY4_inst_init_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.920 r  core/INIT_DELAY_LINE[82].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.920    core/INIT_DELAY_LINE[82].CARRY4_inst_init_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.959 r  core/INIT_DELAY_LINE[83].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.959    core/INIT_DELAY_LINE[83].CARRY4_inst_init_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.998 r  core/INIT_DELAY_LINE[84].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.998    core/INIT_DELAY_LINE[84].CARRY4_inst_init_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.037 r  core/INIT_DELAY_LINE[85].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.037    core/INIT_DELAY_LINE[85].CARRY4_inst_init_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.076 r  core/INIT_DELAY_LINE[86].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.076    core/INIT_DELAY_LINE[86].CARRY4_inst_init_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.115 r  core/INIT_DELAY_LINE[87].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.115    core/INIT_DELAY_LINE[87].CARRY4_inst_init_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.154 r  core/INIT_DELAY_LINE[88].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.154    core/INIT_DELAY_LINE[88].CARRY4_inst_init_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.193 r  core/INIT_DELAY_LINE[89].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.193    core/INIT_DELAY_LINE[89].CARRY4_inst_init_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.232 r  core/INIT_DELAY_LINE[90].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.232    core/INIT_DELAY_LINE[90].CARRY4_inst_init_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.271 r  core/INIT_DELAY_LINE[91].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.271    core/INIT_DELAY_LINE[91].CARRY4_inst_init_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.310 r  core/INIT_DELAY_LINE[92].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.310    core/INIT_DELAY_LINE[92].CARRY4_inst_init_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.349 r  core/INIT_DELAY_LINE[93].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.349    core/INIT_DELAY_LINE[93].CARRY4_inst_init_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.388 r  core/INIT_DELAY_LINE[94].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.388    core/INIT_DELAY_LINE[94].CARRY4_inst_init_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.427 r  core/INIT_DELAY_LINE[95].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.427    core/INIT_DELAY_LINE[95].CARRY4_inst_init_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.466 r  core/INIT_DELAY_LINE[96].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.466    core/INIT_DELAY_LINE[96].CARRY4_inst_init_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.505 r  core/INIT_DELAY_LINE[97].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.505    core/INIT_DELAY_LINE[97].CARRY4_inst_init_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.544 r  core/INIT_DELAY_LINE[98].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.544    core/INIT_DELAY_LINE[98].CARRY4_inst_init_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.583 r  core/INIT_DELAY_LINE[99].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    23.583    core/INIT_DELAY_LINE[99].CARRY4_inst_init_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.622 r  core/INIT_DELAY_LINE[100].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.622    core/INIT_DELAY_LINE[100].CARRY4_inst_init_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.661 r  core/INIT_DELAY_LINE[101].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.661    core/INIT_DELAY_LINE[101].CARRY4_inst_init_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.700 r  core/INIT_DELAY_LINE[102].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.700    core/INIT_DELAY_LINE[102].CARRY4_inst_init_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.739 r  core/INIT_DELAY_LINE[103].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.739    core/INIT_DELAY_LINE[103].CARRY4_inst_init_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.778 r  core/INIT_DELAY_LINE[104].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.778    core/INIT_DELAY_LINE[104].CARRY4_inst_init_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.817 r  core/INIT_DELAY_LINE[105].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.817    core/INIT_DELAY_LINE[105].CARRY4_inst_init_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.856 r  core/INIT_DELAY_LINE[106].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.856    core/INIT_DELAY_LINE[106].CARRY4_inst_init_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.895 r  core/INIT_DELAY_LINE[107].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.895    core/INIT_DELAY_LINE[107].CARRY4_inst_init_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.934 r  core/INIT_DELAY_LINE[108].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.934    core/INIT_DELAY_LINE[108].CARRY4_inst_init_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.973 r  core/INIT_DELAY_LINE[109].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.973    core/INIT_DELAY_LINE[109].CARRY4_inst_init_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.012 r  core/INIT_DELAY_LINE[110].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.012    core/INIT_DELAY_LINE[110].CARRY4_inst_init_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.051 r  core/INIT_DELAY_LINE[111].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.051    core/INIT_DELAY_LINE[111].CARRY4_inst_init_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.090 r  core/INIT_DELAY_LINE[112].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.090    core/INIT_DELAY_LINE[112].CARRY4_inst_init_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.129 r  core/INIT_DELAY_LINE[113].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.129    core/INIT_DELAY_LINE[113].CARRY4_inst_init_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.168 r  core/INIT_DELAY_LINE[114].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.168    core/INIT_DELAY_LINE[114].CARRY4_inst_init_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.207 r  core/INIT_DELAY_LINE[115].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.207    core/INIT_DELAY_LINE[115].CARRY4_inst_init_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.246 r  core/INIT_DELAY_LINE[116].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.246    core/INIT_DELAY_LINE[116].CARRY4_inst_init_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.285 r  core/INIT_DELAY_LINE[117].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.285    core/INIT_DELAY_LINE[117].CARRY4_inst_init_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.324 r  core/INIT_DELAY_LINE[118].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.324    core/INIT_DELAY_LINE[118].CARRY4_inst_init_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.363 r  core/INIT_DELAY_LINE[119].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.363    core/INIT_DELAY_LINE[119].CARRY4_inst_init_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.402 r  core/INIT_DELAY_LINE[120].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.402    core/INIT_DELAY_LINE[120].CARRY4_inst_init_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.441 r  core/INIT_DELAY_LINE[121].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.441    core/INIT_DELAY_LINE[121].CARRY4_inst_init_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.480 r  core/INIT_DELAY_LINE[122].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.480    core/INIT_DELAY_LINE[122].CARRY4_inst_init_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.519 r  core/INIT_DELAY_LINE[123].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.519    core/INIT_DELAY_LINE[123].CARRY4_inst_init_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.558 r  core/INIT_DELAY_LINE[124].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    24.567    core/INIT_DELAY_LINE[124].CARRY4_inst_init_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.606 r  core/INIT_DELAY_LINE[125].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.606    core/INIT_DELAY_LINE[125].CARRY4_inst_init_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.645 r  core/INIT_DELAY_LINE[126].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.645    core/INIT_DELAY_LINE[126].CARRY4_inst_init_n_0
    SLICE_X39Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.684 r  core/INIT_DELAY_LINE[127].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.684    core/INIT_DELAY_LINE[127].CARRY4_inst_init_n_0
    SLICE_X39Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.723 r  core/INIT_DELAY_LINE[128].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.723    core/INIT_DELAY_LINE[128].CARRY4_inst_init_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.762 r  core/INIT_DELAY_LINE[129].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.762    core/INIT_DELAY_LINE[129].CARRY4_inst_init_n_0
    SLICE_X39Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.801 r  core/INIT_DELAY_LINE[130].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.801    core/INIT_DELAY_LINE[130].CARRY4_inst_init_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.840 r  core/INIT_DELAY_LINE[131].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.840    core/INIT_DELAY_LINE[131].CARRY4_inst_init_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.879 r  core/INIT_DELAY_LINE[132].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.879    core/INIT_DELAY_LINE[132].CARRY4_inst_init_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.918 r  core/INIT_DELAY_LINE[133].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.918    core/INIT_DELAY_LINE[133].CARRY4_inst_init_n_0
    SLICE_X39Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.957 r  core/INIT_DELAY_LINE[134].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.957    core/INIT_DELAY_LINE[134].CARRY4_inst_init_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.996 r  core/INIT_DELAY_LINE[135].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.996    core/INIT_DELAY_LINE[135].CARRY4_inst_init_n_0
    SLICE_X39Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.035 r  core/INIT_DELAY_LINE[136].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.035    core/INIT_DELAY_LINE[136].CARRY4_inst_init_n_0
    SLICE_X39Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.074 r  core/INIT_DELAY_LINE[137].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.074    core/INIT_DELAY_LINE[137].CARRY4_inst_init_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.113 r  core/INIT_DELAY_LINE[138].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.113    core/INIT_DELAY_LINE[138].CARRY4_inst_init_n_0
    SLICE_X39Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.152 r  core/INIT_DELAY_LINE[139].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.152    core/INIT_DELAY_LINE[139].CARRY4_inst_init_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.191 r  core/INIT_DELAY_LINE[140].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.191    core/INIT_DELAY_LINE[140].CARRY4_inst_init_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.230 r  core/INIT_DELAY_LINE[141].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.230    core/INIT_DELAY_LINE[141].CARRY4_inst_init_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.269 r  core/INIT_DELAY_LINE[142].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.269    core/INIT_DELAY_LINE[142].CARRY4_inst_init_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.308 r  core/INIT_DELAY_LINE[143].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.308    core/INIT_DELAY_LINE[143].CARRY4_inst_init_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.347 r  core/INIT_DELAY_LINE[144].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.347    core/INIT_DELAY_LINE[144].CARRY4_inst_init_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.386 r  core/INIT_DELAY_LINE[145].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.386    core/INIT_DELAY_LINE[145].CARRY4_inst_init_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.425 r  core/INIT_DELAY_LINE[146].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.425    core/INIT_DELAY_LINE[146].CARRY4_inst_init_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.464 r  core/INIT_DELAY_LINE[147].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.464    core/INIT_DELAY_LINE[147].CARRY4_inst_init_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.503 r  core/INIT_DELAY_LINE[148].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.503    core/INIT_DELAY_LINE[148].CARRY4_inst_init_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.542 r  core/INIT_DELAY_LINE[149].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    25.543    core/INIT_DELAY_LINE[149].CARRY4_inst_init_n_0
    SLICE_X39Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.582 r  core/INIT_DELAY_LINE[150].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.582    core/INIT_DELAY_LINE[150].CARRY4_inst_init_n_0
    SLICE_X39Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.621 r  core/INIT_DELAY_LINE[151].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.621    core/INIT_DELAY_LINE[151].CARRY4_inst_init_n_0
    SLICE_X39Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.660 r  core/INIT_DELAY_LINE[152].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.660    core/INIT_DELAY_LINE[152].CARRY4_inst_init_n_0
    SLICE_X39Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.699 r  core/INIT_DELAY_LINE[153].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.699    core/INIT_DELAY_LINE[153].CARRY4_inst_init_n_0
    SLICE_X39Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.738 r  core/INIT_DELAY_LINE[154].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.738    core/INIT_DELAY_LINE[154].CARRY4_inst_init_n_0
    SLICE_X39Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.777 r  core/INIT_DELAY_LINE[155].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.777    core/INIT_DELAY_LINE[155].CARRY4_inst_init_n_0
    SLICE_X39Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.816 r  core/INIT_DELAY_LINE[156].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.816    core/INIT_DELAY_LINE[156].CARRY4_inst_init_n_0
    SLICE_X39Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.855 r  core/INIT_DELAY_LINE[157].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.855    core/INIT_DELAY_LINE[157].CARRY4_inst_init_n_0
    SLICE_X39Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.894 r  core/INIT_DELAY_LINE[158].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.894    core/INIT_DELAY_LINE[158].CARRY4_inst_init_n_0
    SLICE_X39Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.933 r  core/INIT_DELAY_LINE[159].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.933    core/INIT_DELAY_LINE[159].CARRY4_inst_init_n_0
    SLICE_X39Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.972 r  core/INIT_DELAY_LINE[160].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.972    core/INIT_DELAY_LINE[160].CARRY4_inst_init_n_0
    SLICE_X39Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.011 r  core/INIT_DELAY_LINE[161].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.011    core/INIT_DELAY_LINE[161].CARRY4_inst_init_n_0
    SLICE_X39Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.050 r  core/INIT_DELAY_LINE[162].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.050    core/INIT_DELAY_LINE[162].CARRY4_inst_init_n_0
    SLICE_X39Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.089 r  core/INIT_DELAY_LINE[163].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.089    core/INIT_DELAY_LINE[163].CARRY4_inst_init_n_0
    SLICE_X39Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.128 r  core/INIT_DELAY_LINE[164].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.128    core/INIT_DELAY_LINE[164].CARRY4_inst_init_n_0
    SLICE_X39Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.167 r  core/INIT_DELAY_LINE[165].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.167    core/INIT_DELAY_LINE[165].CARRY4_inst_init_n_0
    SLICE_X39Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.206 r  core/INIT_DELAY_LINE[166].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.206    core/INIT_DELAY_LINE[166].CARRY4_inst_init_n_0
    SLICE_X39Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.245 r  core/INIT_DELAY_LINE[167].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.245    core/INIT_DELAY_LINE[167].CARRY4_inst_init_n_0
    SLICE_X39Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.284 r  core/INIT_DELAY_LINE[168].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.284    core/INIT_DELAY_LINE[168].CARRY4_inst_init_n_0
    SLICE_X39Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.323 r  core/INIT_DELAY_LINE[169].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.323    core/INIT_DELAY_LINE[169].CARRY4_inst_init_n_0
    SLICE_X39Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.362 r  core/INIT_DELAY_LINE[170].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.362    core/INIT_DELAY_LINE[170].CARRY4_inst_init_n_0
    SLICE_X39Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.401 r  core/INIT_DELAY_LINE[171].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.401    core/INIT_DELAY_LINE[171].CARRY4_inst_init_n_0
    SLICE_X39Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.440 r  core/INIT_DELAY_LINE[172].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.440    core/INIT_DELAY_LINE[172].CARRY4_inst_init_n_0
    SLICE_X39Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.479 r  core/INIT_DELAY_LINE[173].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.479    core/INIT_DELAY_LINE[173].CARRY4_inst_init_n_0
    SLICE_X39Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.518 r  core/INIT_DELAY_LINE[174].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    26.527    core/INIT_DELAY_LINE[174].CARRY4_inst_init_n_0
    SLICE_X39Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.566 r  core/INIT_DELAY_LINE[175].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.566    core/INIT_DELAY_LINE[175].CARRY4_inst_init_n_0
    SLICE_X39Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.605 r  core/INIT_DELAY_LINE[176].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.605    core/INIT_DELAY_LINE[176].CARRY4_inst_init_n_0
    SLICE_X39Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.644 r  core/INIT_DELAY_LINE[177].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.644    core/INIT_DELAY_LINE[177].CARRY4_inst_init_n_0
    SLICE_X39Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.683 r  core/INIT_DELAY_LINE[178].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.683    core/INIT_DELAY_LINE[178].CARRY4_inst_init_n_0
    SLICE_X39Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.722 r  core/INIT_DELAY_LINE[179].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.722    core/INIT_DELAY_LINE[179].CARRY4_inst_init_n_0
    SLICE_X39Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.761 r  core/INIT_DELAY_LINE[180].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.761    core/INIT_DELAY_LINE[180].CARRY4_inst_init_n_0
    SLICE_X39Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.800 r  core/INIT_DELAY_LINE[181].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.800    core/INIT_DELAY_LINE[181].CARRY4_inst_init_n_0
    SLICE_X39Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.839 r  core/INIT_DELAY_LINE[182].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.839    core/INIT_DELAY_LINE[182].CARRY4_inst_init_n_0
    SLICE_X39Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.878 r  core/INIT_DELAY_LINE[183].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.878    core/INIT_DELAY_LINE[183].CARRY4_inst_init_n_0
    SLICE_X39Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.917 r  core/INIT_DELAY_LINE[184].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.917    core/INIT_DELAY_LINE[184].CARRY4_inst_init_n_0
    SLICE_X39Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.956 r  core/INIT_DELAY_LINE[185].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.956    core/INIT_DELAY_LINE[185].CARRY4_inst_init_n_0
    SLICE_X39Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.995 r  core/INIT_DELAY_LINE[186].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.995    core/INIT_DELAY_LINE[186].CARRY4_inst_init_n_0
    SLICE_X39Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.034 r  core/INIT_DELAY_LINE[187].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.034    core/INIT_DELAY_LINE[187].CARRY4_inst_init_n_0
    SLICE_X39Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.073 r  core/INIT_DELAY_LINE[188].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.073    core/INIT_DELAY_LINE[188].CARRY4_inst_init_n_0
    SLICE_X39Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.112 r  core/INIT_DELAY_LINE[189].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.112    core/INIT_DELAY_LINE[189].CARRY4_inst_init_n_0
    SLICE_X39Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.151 r  core/INIT_DELAY_LINE[190].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.151    core/INIT_DELAY_LINE[190].CARRY4_inst_init_n_0
    SLICE_X39Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.190 r  core/INIT_DELAY_LINE[191].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.190    core/INIT_DELAY_LINE[191].CARRY4_inst_init_n_0
    SLICE_X39Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.229 r  core/INIT_DELAY_LINE[192].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.229    core/INIT_DELAY_LINE[192].CARRY4_inst_init_n_0
    SLICE_X39Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.268 r  core/INIT_DELAY_LINE[193].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.268    core/INIT_DELAY_LINE[193].CARRY4_inst_init_n_0
    SLICE_X39Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.307 r  core/INIT_DELAY_LINE[194].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.307    core/INIT_DELAY_LINE[194].CARRY4_inst_init_n_0
    SLICE_X39Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.346 r  core/INIT_DELAY_LINE[195].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.346    core/INIT_DELAY_LINE[195].CARRY4_inst_init_n_0
    SLICE_X39Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.385 r  core/INIT_DELAY_LINE[196].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.385    core/INIT_DELAY_LINE[196].CARRY4_inst_init_n_0
    SLICE_X39Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.424 r  core/INIT_DELAY_LINE[197].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.424    core/INIT_DELAY_LINE[197].CARRY4_inst_init_n_0
    SLICE_X39Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.463 r  core/INIT_DELAY_LINE[198].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.463    core/INIT_DELAY_LINE[198].CARRY4_inst_init_n_0
    SLICE_X39Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.502 r  core/INIT_DELAY_LINE[199].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.730    28.232    core/INIT_DELAY_LINE[199].CARRY4_inst_init_n_0
    SLICE_X38Y161        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179    28.411 r  core/INIT_DELAY_LINE[200].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.411    core/INIT_DELAY_LINE[200].CARRY4_inst_init_n_0
    SLICE_X38Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.451 r  core/INIT_DELAY_LINE[201].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.451    core/INIT_DELAY_LINE[201].CARRY4_inst_init_n_0
    SLICE_X38Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.491 r  core/INIT_DELAY_LINE[202].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.491    core/INIT_DELAY_LINE[202].CARRY4_inst_init_n_0
    SLICE_X38Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.531 r  core/INIT_DELAY_LINE[203].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.531    core/INIT_DELAY_LINE[203].CARRY4_inst_init_n_0
    SLICE_X38Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.571 r  core/INIT_DELAY_LINE[204].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.571    core/INIT_DELAY_LINE[204].CARRY4_inst_init_n_0
    SLICE_X38Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.611 r  core/INIT_DELAY_LINE[205].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.611    core/INIT_DELAY_LINE[205].CARRY4_inst_init_n_0
    SLICE_X38Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.651 r  core/INIT_DELAY_LINE[206].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.651    core/INIT_DELAY_LINE[206].CARRY4_inst_init_n_0
    SLICE_X38Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.691 r  core/INIT_DELAY_LINE[207].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.691    core/INIT_DELAY_LINE[207].CARRY4_inst_init_n_0
    SLICE_X38Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.731 r  core/INIT_DELAY_LINE[208].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.731    core/INIT_DELAY_LINE[208].CARRY4_inst_init_n_0
    SLICE_X38Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.771 r  core/INIT_DELAY_LINE[209].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.771    core/INIT_DELAY_LINE[209].CARRY4_inst_init_n_0
    SLICE_X38Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.811 r  core/INIT_DELAY_LINE[210].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.811    core/INIT_DELAY_LINE[210].CARRY4_inst_init_n_0
    SLICE_X38Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.851 r  core/INIT_DELAY_LINE[211].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.851    core/INIT_DELAY_LINE[211].CARRY4_inst_init_n_0
    SLICE_X38Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.891 r  core/INIT_DELAY_LINE[212].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.741    29.632    core/trigger_d
    SLICE_X38Y125        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179    29.811 r  core/DELAY_LINE[0].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    29.811    core/delay_line[3]
    SLICE_X38Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    29.851 r  core/DELAY_LINE[1].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    29.851    core/delay_line[7]
    SLICE_X38Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    29.896 r  core/DELAY_LINE[2].CARRY4_inst/CO[1]
                         net (fo=1, routed)           0.000    29.896    core/delay_line[9]
    SLICE_X38Y127        FDRE                                         r  core/LATCHED_OUTPUT[9].FDR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    19.313 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    19.793    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    16.630 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    17.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    17.202 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         0.821    18.023    core/clk
    SLICE_X38Y127        FDRE                                         r  core/LATCHED_OUTPUT[9].FDR_1/C
                         clock pessimism              0.557    18.579    
                         clock uncertainty            0.204    18.783    
    SLICE_X38Y127        FDRE (Hold_fdre_C_D)         0.129    18.912    core/LATCHED_OUTPUT[9].FDR_1
  -------------------------------------------------------------------
                         required time                        -18.912    
                         arrival time                          29.896    
  -------------------------------------------------------------------
                         slack                                 10.984    

Slack (MET) :             11.003ns  (arrival time - required time)
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@1.000ns period=20.000ns})
  Destination:            core/LATCHED_OUTPUT[10].FDR_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.125ns  (clk_out1_clk_wiz_0 rise@18.875ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        11.604ns  (logic 8.902ns (76.716%)  route 2.702ns (23.284%))
  Logic Levels:           217  (BUFG=1 CARRY4=216)
  Clock Path Skew:        1.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns = ( 18.023 - 18.875 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 18.311 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    18.311 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    18.810    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    18.836 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.694    19.530    core/trigger
    SLICE_X39Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    19.703 r  core/INIT_DELAY_LINE[0].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.703    core/INIT_DELAY_LINE[0].CARRY4_inst_init_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.742 r  core/INIT_DELAY_LINE[1].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.742    core/INIT_DELAY_LINE[1].CARRY4_inst_init_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.781 r  core/INIT_DELAY_LINE[2].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.781    core/INIT_DELAY_LINE[2].CARRY4_inst_init_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.820 r  core/INIT_DELAY_LINE[3].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.820    core/INIT_DELAY_LINE[3].CARRY4_inst_init_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.859 r  core/INIT_DELAY_LINE[4].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.859    core/INIT_DELAY_LINE[4].CARRY4_inst_init_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.898 r  core/INIT_DELAY_LINE[5].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.898    core/INIT_DELAY_LINE[5].CARRY4_inst_init_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.937 r  core/INIT_DELAY_LINE[6].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.937    core/INIT_DELAY_LINE[6].CARRY4_inst_init_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.976 r  core/INIT_DELAY_LINE[7].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.976    core/INIT_DELAY_LINE[7].CARRY4_inst_init_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.015 r  core/INIT_DELAY_LINE[8].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.015    core/INIT_DELAY_LINE[8].CARRY4_inst_init_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.054 r  core/INIT_DELAY_LINE[9].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.054    core/INIT_DELAY_LINE[9].CARRY4_inst_init_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.093 r  core/INIT_DELAY_LINE[10].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.093    core/INIT_DELAY_LINE[10].CARRY4_inst_init_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.132 r  core/INIT_DELAY_LINE[11].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.132    core/INIT_DELAY_LINE[11].CARRY4_inst_init_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.171 r  core/INIT_DELAY_LINE[12].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.171    core/INIT_DELAY_LINE[12].CARRY4_inst_init_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.210 r  core/INIT_DELAY_LINE[13].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.210    core/INIT_DELAY_LINE[13].CARRY4_inst_init_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.249 r  core/INIT_DELAY_LINE[14].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.249    core/INIT_DELAY_LINE[14].CARRY4_inst_init_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.288 r  core/INIT_DELAY_LINE[15].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.288    core/INIT_DELAY_LINE[15].CARRY4_inst_init_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.327 r  core/INIT_DELAY_LINE[16].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.327    core/INIT_DELAY_LINE[16].CARRY4_inst_init_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.366 r  core/INIT_DELAY_LINE[17].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.366    core/INIT_DELAY_LINE[17].CARRY4_inst_init_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.405 r  core/INIT_DELAY_LINE[18].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.405    core/INIT_DELAY_LINE[18].CARRY4_inst_init_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.444 r  core/INIT_DELAY_LINE[19].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.444    core/INIT_DELAY_LINE[19].CARRY4_inst_init_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.483 r  core/INIT_DELAY_LINE[20].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.483    core/INIT_DELAY_LINE[20].CARRY4_inst_init_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.522 r  core/INIT_DELAY_LINE[21].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.522    core/INIT_DELAY_LINE[21].CARRY4_inst_init_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.561 r  core/INIT_DELAY_LINE[22].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.561    core/INIT_DELAY_LINE[22].CARRY4_inst_init_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.600 r  core/INIT_DELAY_LINE[23].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.600    core/INIT_DELAY_LINE[23].CARRY4_inst_init_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.639 r  core/INIT_DELAY_LINE[24].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    20.648    core/INIT_DELAY_LINE[24].CARRY4_inst_init_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.687 r  core/INIT_DELAY_LINE[25].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.687    core/INIT_DELAY_LINE[25].CARRY4_inst_init_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.726 r  core/INIT_DELAY_LINE[26].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.726    core/INIT_DELAY_LINE[26].CARRY4_inst_init_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.765 r  core/INIT_DELAY_LINE[27].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.765    core/INIT_DELAY_LINE[27].CARRY4_inst_init_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.804 r  core/INIT_DELAY_LINE[28].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.804    core/INIT_DELAY_LINE[28].CARRY4_inst_init_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.843 r  core/INIT_DELAY_LINE[29].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.843    core/INIT_DELAY_LINE[29].CARRY4_inst_init_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.882 r  core/INIT_DELAY_LINE[30].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.882    core/INIT_DELAY_LINE[30].CARRY4_inst_init_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.921 r  core/INIT_DELAY_LINE[31].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.921    core/INIT_DELAY_LINE[31].CARRY4_inst_init_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.960 r  core/INIT_DELAY_LINE[32].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.960    core/INIT_DELAY_LINE[32].CARRY4_inst_init_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.999 r  core/INIT_DELAY_LINE[33].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.999    core/INIT_DELAY_LINE[33].CARRY4_inst_init_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.038 r  core/INIT_DELAY_LINE[34].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.038    core/INIT_DELAY_LINE[34].CARRY4_inst_init_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.077 r  core/INIT_DELAY_LINE[35].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.077    core/INIT_DELAY_LINE[35].CARRY4_inst_init_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.116 r  core/INIT_DELAY_LINE[36].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.116    core/INIT_DELAY_LINE[36].CARRY4_inst_init_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.155 r  core/INIT_DELAY_LINE[37].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.155    core/INIT_DELAY_LINE[37].CARRY4_inst_init_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.194 r  core/INIT_DELAY_LINE[38].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.194    core/INIT_DELAY_LINE[38].CARRY4_inst_init_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.233 r  core/INIT_DELAY_LINE[39].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.233    core/INIT_DELAY_LINE[39].CARRY4_inst_init_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.272 r  core/INIT_DELAY_LINE[40].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.272    core/INIT_DELAY_LINE[40].CARRY4_inst_init_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.311 r  core/INIT_DELAY_LINE[41].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.311    core/INIT_DELAY_LINE[41].CARRY4_inst_init_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.350 r  core/INIT_DELAY_LINE[42].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.350    core/INIT_DELAY_LINE[42].CARRY4_inst_init_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.389 r  core/INIT_DELAY_LINE[43].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.389    core/INIT_DELAY_LINE[43].CARRY4_inst_init_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.428 r  core/INIT_DELAY_LINE[44].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.428    core/INIT_DELAY_LINE[44].CARRY4_inst_init_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.467 r  core/INIT_DELAY_LINE[45].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.467    core/INIT_DELAY_LINE[45].CARRY4_inst_init_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.506 r  core/INIT_DELAY_LINE[46].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.506    core/INIT_DELAY_LINE[46].CARRY4_inst_init_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.545 r  core/INIT_DELAY_LINE[47].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.545    core/INIT_DELAY_LINE[47].CARRY4_inst_init_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.584 r  core/INIT_DELAY_LINE[48].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.584    core/INIT_DELAY_LINE[48].CARRY4_inst_init_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.623 r  core/INIT_DELAY_LINE[49].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    21.624    core/INIT_DELAY_LINE[49].CARRY4_inst_init_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.663 r  core/INIT_DELAY_LINE[50].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.663    core/INIT_DELAY_LINE[50].CARRY4_inst_init_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.702 r  core/INIT_DELAY_LINE[51].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.702    core/INIT_DELAY_LINE[51].CARRY4_inst_init_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.741 r  core/INIT_DELAY_LINE[52].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.741    core/INIT_DELAY_LINE[52].CARRY4_inst_init_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.780 r  core/INIT_DELAY_LINE[53].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.780    core/INIT_DELAY_LINE[53].CARRY4_inst_init_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.819 r  core/INIT_DELAY_LINE[54].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.819    core/INIT_DELAY_LINE[54].CARRY4_inst_init_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.858 r  core/INIT_DELAY_LINE[55].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.858    core/INIT_DELAY_LINE[55].CARRY4_inst_init_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.897 r  core/INIT_DELAY_LINE[56].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.897    core/INIT_DELAY_LINE[56].CARRY4_inst_init_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.936 r  core/INIT_DELAY_LINE[57].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.936    core/INIT_DELAY_LINE[57].CARRY4_inst_init_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.975 r  core/INIT_DELAY_LINE[58].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.975    core/INIT_DELAY_LINE[58].CARRY4_inst_init_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.014 r  core/INIT_DELAY_LINE[59].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.014    core/INIT_DELAY_LINE[59].CARRY4_inst_init_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.053 r  core/INIT_DELAY_LINE[60].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.053    core/INIT_DELAY_LINE[60].CARRY4_inst_init_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.092 r  core/INIT_DELAY_LINE[61].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.092    core/INIT_DELAY_LINE[61].CARRY4_inst_init_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.131 r  core/INIT_DELAY_LINE[62].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.131    core/INIT_DELAY_LINE[62].CARRY4_inst_init_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.170 r  core/INIT_DELAY_LINE[63].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.170    core/INIT_DELAY_LINE[63].CARRY4_inst_init_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.209 r  core/INIT_DELAY_LINE[64].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.209    core/INIT_DELAY_LINE[64].CARRY4_inst_init_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.248 r  core/INIT_DELAY_LINE[65].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.248    core/INIT_DELAY_LINE[65].CARRY4_inst_init_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.287 r  core/INIT_DELAY_LINE[66].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.287    core/INIT_DELAY_LINE[66].CARRY4_inst_init_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.326 r  core/INIT_DELAY_LINE[67].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.326    core/INIT_DELAY_LINE[67].CARRY4_inst_init_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.365 r  core/INIT_DELAY_LINE[68].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.365    core/INIT_DELAY_LINE[68].CARRY4_inst_init_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.404 r  core/INIT_DELAY_LINE[69].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.404    core/INIT_DELAY_LINE[69].CARRY4_inst_init_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.443 r  core/INIT_DELAY_LINE[70].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.443    core/INIT_DELAY_LINE[70].CARRY4_inst_init_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.482 r  core/INIT_DELAY_LINE[71].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.482    core/INIT_DELAY_LINE[71].CARRY4_inst_init_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.521 r  core/INIT_DELAY_LINE[72].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.521    core/INIT_DELAY_LINE[72].CARRY4_inst_init_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.560 r  core/INIT_DELAY_LINE[73].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.560    core/INIT_DELAY_LINE[73].CARRY4_inst_init_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.599 r  core/INIT_DELAY_LINE[74].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    22.608    core/INIT_DELAY_LINE[74].CARRY4_inst_init_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.647 r  core/INIT_DELAY_LINE[75].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.647    core/INIT_DELAY_LINE[75].CARRY4_inst_init_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.686 r  core/INIT_DELAY_LINE[76].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.686    core/INIT_DELAY_LINE[76].CARRY4_inst_init_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.725 r  core/INIT_DELAY_LINE[77].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.725    core/INIT_DELAY_LINE[77].CARRY4_inst_init_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.764 r  core/INIT_DELAY_LINE[78].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.764    core/INIT_DELAY_LINE[78].CARRY4_inst_init_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.803 r  core/INIT_DELAY_LINE[79].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.803    core/INIT_DELAY_LINE[79].CARRY4_inst_init_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.842 r  core/INIT_DELAY_LINE[80].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.842    core/INIT_DELAY_LINE[80].CARRY4_inst_init_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.881 r  core/INIT_DELAY_LINE[81].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.881    core/INIT_DELAY_LINE[81].CARRY4_inst_init_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.920 r  core/INIT_DELAY_LINE[82].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.920    core/INIT_DELAY_LINE[82].CARRY4_inst_init_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.959 r  core/INIT_DELAY_LINE[83].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.959    core/INIT_DELAY_LINE[83].CARRY4_inst_init_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.998 r  core/INIT_DELAY_LINE[84].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.998    core/INIT_DELAY_LINE[84].CARRY4_inst_init_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.037 r  core/INIT_DELAY_LINE[85].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.037    core/INIT_DELAY_LINE[85].CARRY4_inst_init_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.076 r  core/INIT_DELAY_LINE[86].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.076    core/INIT_DELAY_LINE[86].CARRY4_inst_init_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.115 r  core/INIT_DELAY_LINE[87].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.115    core/INIT_DELAY_LINE[87].CARRY4_inst_init_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.154 r  core/INIT_DELAY_LINE[88].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.154    core/INIT_DELAY_LINE[88].CARRY4_inst_init_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.193 r  core/INIT_DELAY_LINE[89].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.193    core/INIT_DELAY_LINE[89].CARRY4_inst_init_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.232 r  core/INIT_DELAY_LINE[90].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.232    core/INIT_DELAY_LINE[90].CARRY4_inst_init_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.271 r  core/INIT_DELAY_LINE[91].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.271    core/INIT_DELAY_LINE[91].CARRY4_inst_init_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.310 r  core/INIT_DELAY_LINE[92].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.310    core/INIT_DELAY_LINE[92].CARRY4_inst_init_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.349 r  core/INIT_DELAY_LINE[93].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.349    core/INIT_DELAY_LINE[93].CARRY4_inst_init_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.388 r  core/INIT_DELAY_LINE[94].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.388    core/INIT_DELAY_LINE[94].CARRY4_inst_init_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.427 r  core/INIT_DELAY_LINE[95].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.427    core/INIT_DELAY_LINE[95].CARRY4_inst_init_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.466 r  core/INIT_DELAY_LINE[96].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.466    core/INIT_DELAY_LINE[96].CARRY4_inst_init_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.505 r  core/INIT_DELAY_LINE[97].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.505    core/INIT_DELAY_LINE[97].CARRY4_inst_init_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.544 r  core/INIT_DELAY_LINE[98].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.544    core/INIT_DELAY_LINE[98].CARRY4_inst_init_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.583 r  core/INIT_DELAY_LINE[99].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    23.583    core/INIT_DELAY_LINE[99].CARRY4_inst_init_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.622 r  core/INIT_DELAY_LINE[100].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.622    core/INIT_DELAY_LINE[100].CARRY4_inst_init_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.661 r  core/INIT_DELAY_LINE[101].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.661    core/INIT_DELAY_LINE[101].CARRY4_inst_init_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.700 r  core/INIT_DELAY_LINE[102].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.700    core/INIT_DELAY_LINE[102].CARRY4_inst_init_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.739 r  core/INIT_DELAY_LINE[103].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.739    core/INIT_DELAY_LINE[103].CARRY4_inst_init_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.778 r  core/INIT_DELAY_LINE[104].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.778    core/INIT_DELAY_LINE[104].CARRY4_inst_init_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.817 r  core/INIT_DELAY_LINE[105].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.817    core/INIT_DELAY_LINE[105].CARRY4_inst_init_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.856 r  core/INIT_DELAY_LINE[106].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.856    core/INIT_DELAY_LINE[106].CARRY4_inst_init_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.895 r  core/INIT_DELAY_LINE[107].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.895    core/INIT_DELAY_LINE[107].CARRY4_inst_init_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.934 r  core/INIT_DELAY_LINE[108].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.934    core/INIT_DELAY_LINE[108].CARRY4_inst_init_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.973 r  core/INIT_DELAY_LINE[109].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.973    core/INIT_DELAY_LINE[109].CARRY4_inst_init_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.012 r  core/INIT_DELAY_LINE[110].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.012    core/INIT_DELAY_LINE[110].CARRY4_inst_init_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.051 r  core/INIT_DELAY_LINE[111].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.051    core/INIT_DELAY_LINE[111].CARRY4_inst_init_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.090 r  core/INIT_DELAY_LINE[112].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.090    core/INIT_DELAY_LINE[112].CARRY4_inst_init_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.129 r  core/INIT_DELAY_LINE[113].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.129    core/INIT_DELAY_LINE[113].CARRY4_inst_init_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.168 r  core/INIT_DELAY_LINE[114].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.168    core/INIT_DELAY_LINE[114].CARRY4_inst_init_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.207 r  core/INIT_DELAY_LINE[115].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.207    core/INIT_DELAY_LINE[115].CARRY4_inst_init_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.246 r  core/INIT_DELAY_LINE[116].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.246    core/INIT_DELAY_LINE[116].CARRY4_inst_init_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.285 r  core/INIT_DELAY_LINE[117].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.285    core/INIT_DELAY_LINE[117].CARRY4_inst_init_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.324 r  core/INIT_DELAY_LINE[118].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.324    core/INIT_DELAY_LINE[118].CARRY4_inst_init_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.363 r  core/INIT_DELAY_LINE[119].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.363    core/INIT_DELAY_LINE[119].CARRY4_inst_init_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.402 r  core/INIT_DELAY_LINE[120].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.402    core/INIT_DELAY_LINE[120].CARRY4_inst_init_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.441 r  core/INIT_DELAY_LINE[121].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.441    core/INIT_DELAY_LINE[121].CARRY4_inst_init_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.480 r  core/INIT_DELAY_LINE[122].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.480    core/INIT_DELAY_LINE[122].CARRY4_inst_init_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.519 r  core/INIT_DELAY_LINE[123].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.519    core/INIT_DELAY_LINE[123].CARRY4_inst_init_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.558 r  core/INIT_DELAY_LINE[124].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    24.567    core/INIT_DELAY_LINE[124].CARRY4_inst_init_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.606 r  core/INIT_DELAY_LINE[125].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.606    core/INIT_DELAY_LINE[125].CARRY4_inst_init_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.645 r  core/INIT_DELAY_LINE[126].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.645    core/INIT_DELAY_LINE[126].CARRY4_inst_init_n_0
    SLICE_X39Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.684 r  core/INIT_DELAY_LINE[127].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.684    core/INIT_DELAY_LINE[127].CARRY4_inst_init_n_0
    SLICE_X39Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.723 r  core/INIT_DELAY_LINE[128].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.723    core/INIT_DELAY_LINE[128].CARRY4_inst_init_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.762 r  core/INIT_DELAY_LINE[129].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.762    core/INIT_DELAY_LINE[129].CARRY4_inst_init_n_0
    SLICE_X39Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.801 r  core/INIT_DELAY_LINE[130].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.801    core/INIT_DELAY_LINE[130].CARRY4_inst_init_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.840 r  core/INIT_DELAY_LINE[131].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.840    core/INIT_DELAY_LINE[131].CARRY4_inst_init_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.879 r  core/INIT_DELAY_LINE[132].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.879    core/INIT_DELAY_LINE[132].CARRY4_inst_init_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.918 r  core/INIT_DELAY_LINE[133].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.918    core/INIT_DELAY_LINE[133].CARRY4_inst_init_n_0
    SLICE_X39Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.957 r  core/INIT_DELAY_LINE[134].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.957    core/INIT_DELAY_LINE[134].CARRY4_inst_init_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.996 r  core/INIT_DELAY_LINE[135].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.996    core/INIT_DELAY_LINE[135].CARRY4_inst_init_n_0
    SLICE_X39Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.035 r  core/INIT_DELAY_LINE[136].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.035    core/INIT_DELAY_LINE[136].CARRY4_inst_init_n_0
    SLICE_X39Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.074 r  core/INIT_DELAY_LINE[137].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.074    core/INIT_DELAY_LINE[137].CARRY4_inst_init_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.113 r  core/INIT_DELAY_LINE[138].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.113    core/INIT_DELAY_LINE[138].CARRY4_inst_init_n_0
    SLICE_X39Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.152 r  core/INIT_DELAY_LINE[139].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.152    core/INIT_DELAY_LINE[139].CARRY4_inst_init_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.191 r  core/INIT_DELAY_LINE[140].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.191    core/INIT_DELAY_LINE[140].CARRY4_inst_init_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.230 r  core/INIT_DELAY_LINE[141].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.230    core/INIT_DELAY_LINE[141].CARRY4_inst_init_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.269 r  core/INIT_DELAY_LINE[142].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.269    core/INIT_DELAY_LINE[142].CARRY4_inst_init_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.308 r  core/INIT_DELAY_LINE[143].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.308    core/INIT_DELAY_LINE[143].CARRY4_inst_init_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.347 r  core/INIT_DELAY_LINE[144].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.347    core/INIT_DELAY_LINE[144].CARRY4_inst_init_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.386 r  core/INIT_DELAY_LINE[145].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.386    core/INIT_DELAY_LINE[145].CARRY4_inst_init_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.425 r  core/INIT_DELAY_LINE[146].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.425    core/INIT_DELAY_LINE[146].CARRY4_inst_init_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.464 r  core/INIT_DELAY_LINE[147].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.464    core/INIT_DELAY_LINE[147].CARRY4_inst_init_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.503 r  core/INIT_DELAY_LINE[148].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.503    core/INIT_DELAY_LINE[148].CARRY4_inst_init_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.542 r  core/INIT_DELAY_LINE[149].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    25.543    core/INIT_DELAY_LINE[149].CARRY4_inst_init_n_0
    SLICE_X39Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.582 r  core/INIT_DELAY_LINE[150].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.582    core/INIT_DELAY_LINE[150].CARRY4_inst_init_n_0
    SLICE_X39Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.621 r  core/INIT_DELAY_LINE[151].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.621    core/INIT_DELAY_LINE[151].CARRY4_inst_init_n_0
    SLICE_X39Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.660 r  core/INIT_DELAY_LINE[152].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.660    core/INIT_DELAY_LINE[152].CARRY4_inst_init_n_0
    SLICE_X39Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.699 r  core/INIT_DELAY_LINE[153].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.699    core/INIT_DELAY_LINE[153].CARRY4_inst_init_n_0
    SLICE_X39Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.738 r  core/INIT_DELAY_LINE[154].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.738    core/INIT_DELAY_LINE[154].CARRY4_inst_init_n_0
    SLICE_X39Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.777 r  core/INIT_DELAY_LINE[155].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.777    core/INIT_DELAY_LINE[155].CARRY4_inst_init_n_0
    SLICE_X39Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.816 r  core/INIT_DELAY_LINE[156].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.816    core/INIT_DELAY_LINE[156].CARRY4_inst_init_n_0
    SLICE_X39Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.855 r  core/INIT_DELAY_LINE[157].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.855    core/INIT_DELAY_LINE[157].CARRY4_inst_init_n_0
    SLICE_X39Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.894 r  core/INIT_DELAY_LINE[158].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.894    core/INIT_DELAY_LINE[158].CARRY4_inst_init_n_0
    SLICE_X39Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.933 r  core/INIT_DELAY_LINE[159].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.933    core/INIT_DELAY_LINE[159].CARRY4_inst_init_n_0
    SLICE_X39Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.972 r  core/INIT_DELAY_LINE[160].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.972    core/INIT_DELAY_LINE[160].CARRY4_inst_init_n_0
    SLICE_X39Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.011 r  core/INIT_DELAY_LINE[161].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.011    core/INIT_DELAY_LINE[161].CARRY4_inst_init_n_0
    SLICE_X39Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.050 r  core/INIT_DELAY_LINE[162].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.050    core/INIT_DELAY_LINE[162].CARRY4_inst_init_n_0
    SLICE_X39Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.089 r  core/INIT_DELAY_LINE[163].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.089    core/INIT_DELAY_LINE[163].CARRY4_inst_init_n_0
    SLICE_X39Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.128 r  core/INIT_DELAY_LINE[164].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.128    core/INIT_DELAY_LINE[164].CARRY4_inst_init_n_0
    SLICE_X39Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.167 r  core/INIT_DELAY_LINE[165].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.167    core/INIT_DELAY_LINE[165].CARRY4_inst_init_n_0
    SLICE_X39Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.206 r  core/INIT_DELAY_LINE[166].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.206    core/INIT_DELAY_LINE[166].CARRY4_inst_init_n_0
    SLICE_X39Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.245 r  core/INIT_DELAY_LINE[167].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.245    core/INIT_DELAY_LINE[167].CARRY4_inst_init_n_0
    SLICE_X39Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.284 r  core/INIT_DELAY_LINE[168].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.284    core/INIT_DELAY_LINE[168].CARRY4_inst_init_n_0
    SLICE_X39Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.323 r  core/INIT_DELAY_LINE[169].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.323    core/INIT_DELAY_LINE[169].CARRY4_inst_init_n_0
    SLICE_X39Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.362 r  core/INIT_DELAY_LINE[170].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.362    core/INIT_DELAY_LINE[170].CARRY4_inst_init_n_0
    SLICE_X39Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.401 r  core/INIT_DELAY_LINE[171].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.401    core/INIT_DELAY_LINE[171].CARRY4_inst_init_n_0
    SLICE_X39Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.440 r  core/INIT_DELAY_LINE[172].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.440    core/INIT_DELAY_LINE[172].CARRY4_inst_init_n_0
    SLICE_X39Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.479 r  core/INIT_DELAY_LINE[173].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.479    core/INIT_DELAY_LINE[173].CARRY4_inst_init_n_0
    SLICE_X39Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.518 r  core/INIT_DELAY_LINE[174].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    26.527    core/INIT_DELAY_LINE[174].CARRY4_inst_init_n_0
    SLICE_X39Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.566 r  core/INIT_DELAY_LINE[175].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.566    core/INIT_DELAY_LINE[175].CARRY4_inst_init_n_0
    SLICE_X39Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.605 r  core/INIT_DELAY_LINE[176].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.605    core/INIT_DELAY_LINE[176].CARRY4_inst_init_n_0
    SLICE_X39Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.644 r  core/INIT_DELAY_LINE[177].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.644    core/INIT_DELAY_LINE[177].CARRY4_inst_init_n_0
    SLICE_X39Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.683 r  core/INIT_DELAY_LINE[178].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.683    core/INIT_DELAY_LINE[178].CARRY4_inst_init_n_0
    SLICE_X39Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.722 r  core/INIT_DELAY_LINE[179].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.722    core/INIT_DELAY_LINE[179].CARRY4_inst_init_n_0
    SLICE_X39Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.761 r  core/INIT_DELAY_LINE[180].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.761    core/INIT_DELAY_LINE[180].CARRY4_inst_init_n_0
    SLICE_X39Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.800 r  core/INIT_DELAY_LINE[181].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.800    core/INIT_DELAY_LINE[181].CARRY4_inst_init_n_0
    SLICE_X39Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.839 r  core/INIT_DELAY_LINE[182].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.839    core/INIT_DELAY_LINE[182].CARRY4_inst_init_n_0
    SLICE_X39Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.878 r  core/INIT_DELAY_LINE[183].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.878    core/INIT_DELAY_LINE[183].CARRY4_inst_init_n_0
    SLICE_X39Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.917 r  core/INIT_DELAY_LINE[184].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.917    core/INIT_DELAY_LINE[184].CARRY4_inst_init_n_0
    SLICE_X39Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.956 r  core/INIT_DELAY_LINE[185].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.956    core/INIT_DELAY_LINE[185].CARRY4_inst_init_n_0
    SLICE_X39Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.995 r  core/INIT_DELAY_LINE[186].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.995    core/INIT_DELAY_LINE[186].CARRY4_inst_init_n_0
    SLICE_X39Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.034 r  core/INIT_DELAY_LINE[187].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.034    core/INIT_DELAY_LINE[187].CARRY4_inst_init_n_0
    SLICE_X39Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.073 r  core/INIT_DELAY_LINE[188].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.073    core/INIT_DELAY_LINE[188].CARRY4_inst_init_n_0
    SLICE_X39Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.112 r  core/INIT_DELAY_LINE[189].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.112    core/INIT_DELAY_LINE[189].CARRY4_inst_init_n_0
    SLICE_X39Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.151 r  core/INIT_DELAY_LINE[190].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.151    core/INIT_DELAY_LINE[190].CARRY4_inst_init_n_0
    SLICE_X39Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.190 r  core/INIT_DELAY_LINE[191].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.190    core/INIT_DELAY_LINE[191].CARRY4_inst_init_n_0
    SLICE_X39Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.229 r  core/INIT_DELAY_LINE[192].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.229    core/INIT_DELAY_LINE[192].CARRY4_inst_init_n_0
    SLICE_X39Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.268 r  core/INIT_DELAY_LINE[193].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.268    core/INIT_DELAY_LINE[193].CARRY4_inst_init_n_0
    SLICE_X39Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.307 r  core/INIT_DELAY_LINE[194].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.307    core/INIT_DELAY_LINE[194].CARRY4_inst_init_n_0
    SLICE_X39Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.346 r  core/INIT_DELAY_LINE[195].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.346    core/INIT_DELAY_LINE[195].CARRY4_inst_init_n_0
    SLICE_X39Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.385 r  core/INIT_DELAY_LINE[196].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.385    core/INIT_DELAY_LINE[196].CARRY4_inst_init_n_0
    SLICE_X39Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.424 r  core/INIT_DELAY_LINE[197].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.424    core/INIT_DELAY_LINE[197].CARRY4_inst_init_n_0
    SLICE_X39Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.463 r  core/INIT_DELAY_LINE[198].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.463    core/INIT_DELAY_LINE[198].CARRY4_inst_init_n_0
    SLICE_X39Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.502 r  core/INIT_DELAY_LINE[199].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.730    28.232    core/INIT_DELAY_LINE[199].CARRY4_inst_init_n_0
    SLICE_X38Y161        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179    28.411 r  core/INIT_DELAY_LINE[200].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.411    core/INIT_DELAY_LINE[200].CARRY4_inst_init_n_0
    SLICE_X38Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.451 r  core/INIT_DELAY_LINE[201].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.451    core/INIT_DELAY_LINE[201].CARRY4_inst_init_n_0
    SLICE_X38Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.491 r  core/INIT_DELAY_LINE[202].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.491    core/INIT_DELAY_LINE[202].CARRY4_inst_init_n_0
    SLICE_X38Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.531 r  core/INIT_DELAY_LINE[203].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.531    core/INIT_DELAY_LINE[203].CARRY4_inst_init_n_0
    SLICE_X38Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.571 r  core/INIT_DELAY_LINE[204].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.571    core/INIT_DELAY_LINE[204].CARRY4_inst_init_n_0
    SLICE_X38Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.611 r  core/INIT_DELAY_LINE[205].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.611    core/INIT_DELAY_LINE[205].CARRY4_inst_init_n_0
    SLICE_X38Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.651 r  core/INIT_DELAY_LINE[206].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.651    core/INIT_DELAY_LINE[206].CARRY4_inst_init_n_0
    SLICE_X38Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.691 r  core/INIT_DELAY_LINE[207].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.691    core/INIT_DELAY_LINE[207].CARRY4_inst_init_n_0
    SLICE_X38Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.731 r  core/INIT_DELAY_LINE[208].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.731    core/INIT_DELAY_LINE[208].CARRY4_inst_init_n_0
    SLICE_X38Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.771 r  core/INIT_DELAY_LINE[209].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.771    core/INIT_DELAY_LINE[209].CARRY4_inst_init_n_0
    SLICE_X38Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.811 r  core/INIT_DELAY_LINE[210].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.811    core/INIT_DELAY_LINE[210].CARRY4_inst_init_n_0
    SLICE_X38Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.851 r  core/INIT_DELAY_LINE[211].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.851    core/INIT_DELAY_LINE[211].CARRY4_inst_init_n_0
    SLICE_X38Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.891 r  core/INIT_DELAY_LINE[212].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.741    29.632    core/trigger_d
    SLICE_X38Y125        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179    29.811 r  core/DELAY_LINE[0].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    29.811    core/delay_line[3]
    SLICE_X38Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    29.851 r  core/DELAY_LINE[1].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    29.851    core/delay_line[7]
    SLICE_X38Y127        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064    29.915 r  core/DELAY_LINE[2].CARRY4_inst/CO[2]
                         net (fo=1, routed)           0.000    29.915    core/delay_line[10]
    SLICE_X38Y127        FDRE                                         r  core/LATCHED_OUTPUT[10].FDR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    19.313 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    19.793    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    16.630 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    17.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    17.202 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         0.821    18.023    core/clk
    SLICE_X38Y127        FDRE                                         r  core/LATCHED_OUTPUT[10].FDR_1/C
                         clock pessimism              0.557    18.579    
                         clock uncertainty            0.204    18.783    
    SLICE_X38Y127        FDRE (Hold_fdre_C_D)         0.129    18.912    core/LATCHED_OUTPUT[10].FDR_1
  -------------------------------------------------------------------
                         required time                        -18.912    
                         arrival time                          29.915    
  -------------------------------------------------------------------
                         slack                                 11.003    

Slack (MET) :             11.012ns  (arrival time - required time)
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@1.000ns period=20.000ns})
  Destination:            core/LATCHED_OUTPUT[8].FDR_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.125ns  (clk_out1_clk_wiz_0 rise@18.875ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        11.613ns  (logic 8.911ns (76.734%)  route 2.702ns (23.266%))
  Logic Levels:           217  (BUFG=1 CARRY4=216)
  Clock Path Skew:        1.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns = ( 18.023 - 18.875 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 18.311 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    18.311 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    18.810    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    18.836 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.694    19.530    core/trigger
    SLICE_X39Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    19.703 r  core/INIT_DELAY_LINE[0].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.703    core/INIT_DELAY_LINE[0].CARRY4_inst_init_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.742 r  core/INIT_DELAY_LINE[1].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.742    core/INIT_DELAY_LINE[1].CARRY4_inst_init_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.781 r  core/INIT_DELAY_LINE[2].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.781    core/INIT_DELAY_LINE[2].CARRY4_inst_init_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.820 r  core/INIT_DELAY_LINE[3].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.820    core/INIT_DELAY_LINE[3].CARRY4_inst_init_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.859 r  core/INIT_DELAY_LINE[4].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.859    core/INIT_DELAY_LINE[4].CARRY4_inst_init_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.898 r  core/INIT_DELAY_LINE[5].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.898    core/INIT_DELAY_LINE[5].CARRY4_inst_init_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.937 r  core/INIT_DELAY_LINE[6].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.937    core/INIT_DELAY_LINE[6].CARRY4_inst_init_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    19.976 r  core/INIT_DELAY_LINE[7].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    19.976    core/INIT_DELAY_LINE[7].CARRY4_inst_init_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.015 r  core/INIT_DELAY_LINE[8].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.015    core/INIT_DELAY_LINE[8].CARRY4_inst_init_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.054 r  core/INIT_DELAY_LINE[9].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.054    core/INIT_DELAY_LINE[9].CARRY4_inst_init_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.093 r  core/INIT_DELAY_LINE[10].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.093    core/INIT_DELAY_LINE[10].CARRY4_inst_init_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.132 r  core/INIT_DELAY_LINE[11].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.132    core/INIT_DELAY_LINE[11].CARRY4_inst_init_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.171 r  core/INIT_DELAY_LINE[12].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.171    core/INIT_DELAY_LINE[12].CARRY4_inst_init_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.210 r  core/INIT_DELAY_LINE[13].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.210    core/INIT_DELAY_LINE[13].CARRY4_inst_init_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.249 r  core/INIT_DELAY_LINE[14].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.249    core/INIT_DELAY_LINE[14].CARRY4_inst_init_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.288 r  core/INIT_DELAY_LINE[15].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.288    core/INIT_DELAY_LINE[15].CARRY4_inst_init_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.327 r  core/INIT_DELAY_LINE[16].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.327    core/INIT_DELAY_LINE[16].CARRY4_inst_init_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.366 r  core/INIT_DELAY_LINE[17].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.366    core/INIT_DELAY_LINE[17].CARRY4_inst_init_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.405 r  core/INIT_DELAY_LINE[18].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.405    core/INIT_DELAY_LINE[18].CARRY4_inst_init_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.444 r  core/INIT_DELAY_LINE[19].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.444    core/INIT_DELAY_LINE[19].CARRY4_inst_init_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.483 r  core/INIT_DELAY_LINE[20].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.483    core/INIT_DELAY_LINE[20].CARRY4_inst_init_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.522 r  core/INIT_DELAY_LINE[21].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.522    core/INIT_DELAY_LINE[21].CARRY4_inst_init_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.561 r  core/INIT_DELAY_LINE[22].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.561    core/INIT_DELAY_LINE[22].CARRY4_inst_init_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.600 r  core/INIT_DELAY_LINE[23].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.600    core/INIT_DELAY_LINE[23].CARRY4_inst_init_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.639 r  core/INIT_DELAY_LINE[24].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    20.648    core/INIT_DELAY_LINE[24].CARRY4_inst_init_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.687 r  core/INIT_DELAY_LINE[25].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.687    core/INIT_DELAY_LINE[25].CARRY4_inst_init_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.726 r  core/INIT_DELAY_LINE[26].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.726    core/INIT_DELAY_LINE[26].CARRY4_inst_init_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.765 r  core/INIT_DELAY_LINE[27].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.765    core/INIT_DELAY_LINE[27].CARRY4_inst_init_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.804 r  core/INIT_DELAY_LINE[28].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.804    core/INIT_DELAY_LINE[28].CARRY4_inst_init_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.843 r  core/INIT_DELAY_LINE[29].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.843    core/INIT_DELAY_LINE[29].CARRY4_inst_init_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.882 r  core/INIT_DELAY_LINE[30].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.882    core/INIT_DELAY_LINE[30].CARRY4_inst_init_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.921 r  core/INIT_DELAY_LINE[31].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.921    core/INIT_DELAY_LINE[31].CARRY4_inst_init_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.960 r  core/INIT_DELAY_LINE[32].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.960    core/INIT_DELAY_LINE[32].CARRY4_inst_init_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    20.999 r  core/INIT_DELAY_LINE[33].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    20.999    core/INIT_DELAY_LINE[33].CARRY4_inst_init_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.038 r  core/INIT_DELAY_LINE[34].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.038    core/INIT_DELAY_LINE[34].CARRY4_inst_init_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.077 r  core/INIT_DELAY_LINE[35].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.077    core/INIT_DELAY_LINE[35].CARRY4_inst_init_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.116 r  core/INIT_DELAY_LINE[36].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.116    core/INIT_DELAY_LINE[36].CARRY4_inst_init_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.155 r  core/INIT_DELAY_LINE[37].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.155    core/INIT_DELAY_LINE[37].CARRY4_inst_init_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.194 r  core/INIT_DELAY_LINE[38].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.194    core/INIT_DELAY_LINE[38].CARRY4_inst_init_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.233 r  core/INIT_DELAY_LINE[39].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.233    core/INIT_DELAY_LINE[39].CARRY4_inst_init_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.272 r  core/INIT_DELAY_LINE[40].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.272    core/INIT_DELAY_LINE[40].CARRY4_inst_init_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.311 r  core/INIT_DELAY_LINE[41].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.311    core/INIT_DELAY_LINE[41].CARRY4_inst_init_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.350 r  core/INIT_DELAY_LINE[42].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.350    core/INIT_DELAY_LINE[42].CARRY4_inst_init_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.389 r  core/INIT_DELAY_LINE[43].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.389    core/INIT_DELAY_LINE[43].CARRY4_inst_init_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.428 r  core/INIT_DELAY_LINE[44].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.428    core/INIT_DELAY_LINE[44].CARRY4_inst_init_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.467 r  core/INIT_DELAY_LINE[45].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.467    core/INIT_DELAY_LINE[45].CARRY4_inst_init_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.506 r  core/INIT_DELAY_LINE[46].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.506    core/INIT_DELAY_LINE[46].CARRY4_inst_init_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.545 r  core/INIT_DELAY_LINE[47].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.545    core/INIT_DELAY_LINE[47].CARRY4_inst_init_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.584 r  core/INIT_DELAY_LINE[48].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.584    core/INIT_DELAY_LINE[48].CARRY4_inst_init_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.623 r  core/INIT_DELAY_LINE[49].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    21.624    core/INIT_DELAY_LINE[49].CARRY4_inst_init_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.663 r  core/INIT_DELAY_LINE[50].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.663    core/INIT_DELAY_LINE[50].CARRY4_inst_init_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.702 r  core/INIT_DELAY_LINE[51].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.702    core/INIT_DELAY_LINE[51].CARRY4_inst_init_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.741 r  core/INIT_DELAY_LINE[52].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.741    core/INIT_DELAY_LINE[52].CARRY4_inst_init_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.780 r  core/INIT_DELAY_LINE[53].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.780    core/INIT_DELAY_LINE[53].CARRY4_inst_init_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.819 r  core/INIT_DELAY_LINE[54].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.819    core/INIT_DELAY_LINE[54].CARRY4_inst_init_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.858 r  core/INIT_DELAY_LINE[55].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.858    core/INIT_DELAY_LINE[55].CARRY4_inst_init_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.897 r  core/INIT_DELAY_LINE[56].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.897    core/INIT_DELAY_LINE[56].CARRY4_inst_init_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.936 r  core/INIT_DELAY_LINE[57].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.936    core/INIT_DELAY_LINE[57].CARRY4_inst_init_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.975 r  core/INIT_DELAY_LINE[58].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    21.975    core/INIT_DELAY_LINE[58].CARRY4_inst_init_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.014 r  core/INIT_DELAY_LINE[59].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.014    core/INIT_DELAY_LINE[59].CARRY4_inst_init_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.053 r  core/INIT_DELAY_LINE[60].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.053    core/INIT_DELAY_LINE[60].CARRY4_inst_init_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.092 r  core/INIT_DELAY_LINE[61].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.092    core/INIT_DELAY_LINE[61].CARRY4_inst_init_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.131 r  core/INIT_DELAY_LINE[62].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.131    core/INIT_DELAY_LINE[62].CARRY4_inst_init_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.170 r  core/INIT_DELAY_LINE[63].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.170    core/INIT_DELAY_LINE[63].CARRY4_inst_init_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.209 r  core/INIT_DELAY_LINE[64].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.209    core/INIT_DELAY_LINE[64].CARRY4_inst_init_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.248 r  core/INIT_DELAY_LINE[65].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.248    core/INIT_DELAY_LINE[65].CARRY4_inst_init_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.287 r  core/INIT_DELAY_LINE[66].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.287    core/INIT_DELAY_LINE[66].CARRY4_inst_init_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.326 r  core/INIT_DELAY_LINE[67].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.326    core/INIT_DELAY_LINE[67].CARRY4_inst_init_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.365 r  core/INIT_DELAY_LINE[68].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.365    core/INIT_DELAY_LINE[68].CARRY4_inst_init_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.404 r  core/INIT_DELAY_LINE[69].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.404    core/INIT_DELAY_LINE[69].CARRY4_inst_init_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.443 r  core/INIT_DELAY_LINE[70].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.443    core/INIT_DELAY_LINE[70].CARRY4_inst_init_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.482 r  core/INIT_DELAY_LINE[71].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.482    core/INIT_DELAY_LINE[71].CARRY4_inst_init_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.521 r  core/INIT_DELAY_LINE[72].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.521    core/INIT_DELAY_LINE[72].CARRY4_inst_init_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.560 r  core/INIT_DELAY_LINE[73].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.560    core/INIT_DELAY_LINE[73].CARRY4_inst_init_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.599 r  core/INIT_DELAY_LINE[74].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    22.608    core/INIT_DELAY_LINE[74].CARRY4_inst_init_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.647 r  core/INIT_DELAY_LINE[75].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.647    core/INIT_DELAY_LINE[75].CARRY4_inst_init_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.686 r  core/INIT_DELAY_LINE[76].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.686    core/INIT_DELAY_LINE[76].CARRY4_inst_init_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.725 r  core/INIT_DELAY_LINE[77].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.725    core/INIT_DELAY_LINE[77].CARRY4_inst_init_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.764 r  core/INIT_DELAY_LINE[78].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.764    core/INIT_DELAY_LINE[78].CARRY4_inst_init_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.803 r  core/INIT_DELAY_LINE[79].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.803    core/INIT_DELAY_LINE[79].CARRY4_inst_init_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.842 r  core/INIT_DELAY_LINE[80].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.842    core/INIT_DELAY_LINE[80].CARRY4_inst_init_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.881 r  core/INIT_DELAY_LINE[81].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.881    core/INIT_DELAY_LINE[81].CARRY4_inst_init_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.920 r  core/INIT_DELAY_LINE[82].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.920    core/INIT_DELAY_LINE[82].CARRY4_inst_init_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.959 r  core/INIT_DELAY_LINE[83].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.959    core/INIT_DELAY_LINE[83].CARRY4_inst_init_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    22.998 r  core/INIT_DELAY_LINE[84].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    22.998    core/INIT_DELAY_LINE[84].CARRY4_inst_init_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.037 r  core/INIT_DELAY_LINE[85].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.037    core/INIT_DELAY_LINE[85].CARRY4_inst_init_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.076 r  core/INIT_DELAY_LINE[86].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.076    core/INIT_DELAY_LINE[86].CARRY4_inst_init_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.115 r  core/INIT_DELAY_LINE[87].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.115    core/INIT_DELAY_LINE[87].CARRY4_inst_init_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.154 r  core/INIT_DELAY_LINE[88].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.154    core/INIT_DELAY_LINE[88].CARRY4_inst_init_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.193 r  core/INIT_DELAY_LINE[89].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.193    core/INIT_DELAY_LINE[89].CARRY4_inst_init_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.232 r  core/INIT_DELAY_LINE[90].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.232    core/INIT_DELAY_LINE[90].CARRY4_inst_init_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.271 r  core/INIT_DELAY_LINE[91].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.271    core/INIT_DELAY_LINE[91].CARRY4_inst_init_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.310 r  core/INIT_DELAY_LINE[92].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.310    core/INIT_DELAY_LINE[92].CARRY4_inst_init_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.349 r  core/INIT_DELAY_LINE[93].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.349    core/INIT_DELAY_LINE[93].CARRY4_inst_init_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.388 r  core/INIT_DELAY_LINE[94].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.388    core/INIT_DELAY_LINE[94].CARRY4_inst_init_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.427 r  core/INIT_DELAY_LINE[95].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.427    core/INIT_DELAY_LINE[95].CARRY4_inst_init_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.466 r  core/INIT_DELAY_LINE[96].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.466    core/INIT_DELAY_LINE[96].CARRY4_inst_init_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.505 r  core/INIT_DELAY_LINE[97].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.505    core/INIT_DELAY_LINE[97].CARRY4_inst_init_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.544 r  core/INIT_DELAY_LINE[98].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.544    core/INIT_DELAY_LINE[98].CARRY4_inst_init_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.583 r  core/INIT_DELAY_LINE[99].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    23.583    core/INIT_DELAY_LINE[99].CARRY4_inst_init_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.622 r  core/INIT_DELAY_LINE[100].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.622    core/INIT_DELAY_LINE[100].CARRY4_inst_init_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.661 r  core/INIT_DELAY_LINE[101].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.661    core/INIT_DELAY_LINE[101].CARRY4_inst_init_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.700 r  core/INIT_DELAY_LINE[102].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.700    core/INIT_DELAY_LINE[102].CARRY4_inst_init_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.739 r  core/INIT_DELAY_LINE[103].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.739    core/INIT_DELAY_LINE[103].CARRY4_inst_init_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.778 r  core/INIT_DELAY_LINE[104].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.778    core/INIT_DELAY_LINE[104].CARRY4_inst_init_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.817 r  core/INIT_DELAY_LINE[105].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.817    core/INIT_DELAY_LINE[105].CARRY4_inst_init_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.856 r  core/INIT_DELAY_LINE[106].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.856    core/INIT_DELAY_LINE[106].CARRY4_inst_init_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.895 r  core/INIT_DELAY_LINE[107].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.895    core/INIT_DELAY_LINE[107].CARRY4_inst_init_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.934 r  core/INIT_DELAY_LINE[108].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.934    core/INIT_DELAY_LINE[108].CARRY4_inst_init_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    23.973 r  core/INIT_DELAY_LINE[109].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    23.973    core/INIT_DELAY_LINE[109].CARRY4_inst_init_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.012 r  core/INIT_DELAY_LINE[110].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.012    core/INIT_DELAY_LINE[110].CARRY4_inst_init_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.051 r  core/INIT_DELAY_LINE[111].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.051    core/INIT_DELAY_LINE[111].CARRY4_inst_init_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.090 r  core/INIT_DELAY_LINE[112].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.090    core/INIT_DELAY_LINE[112].CARRY4_inst_init_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.129 r  core/INIT_DELAY_LINE[113].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.129    core/INIT_DELAY_LINE[113].CARRY4_inst_init_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.168 r  core/INIT_DELAY_LINE[114].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.168    core/INIT_DELAY_LINE[114].CARRY4_inst_init_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.207 r  core/INIT_DELAY_LINE[115].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.207    core/INIT_DELAY_LINE[115].CARRY4_inst_init_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.246 r  core/INIT_DELAY_LINE[116].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.246    core/INIT_DELAY_LINE[116].CARRY4_inst_init_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.285 r  core/INIT_DELAY_LINE[117].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.285    core/INIT_DELAY_LINE[117].CARRY4_inst_init_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.324 r  core/INIT_DELAY_LINE[118].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.324    core/INIT_DELAY_LINE[118].CARRY4_inst_init_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.363 r  core/INIT_DELAY_LINE[119].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.363    core/INIT_DELAY_LINE[119].CARRY4_inst_init_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.402 r  core/INIT_DELAY_LINE[120].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.402    core/INIT_DELAY_LINE[120].CARRY4_inst_init_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.441 r  core/INIT_DELAY_LINE[121].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.441    core/INIT_DELAY_LINE[121].CARRY4_inst_init_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.480 r  core/INIT_DELAY_LINE[122].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.480    core/INIT_DELAY_LINE[122].CARRY4_inst_init_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.519 r  core/INIT_DELAY_LINE[123].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.519    core/INIT_DELAY_LINE[123].CARRY4_inst_init_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.558 r  core/INIT_DELAY_LINE[124].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    24.567    core/INIT_DELAY_LINE[124].CARRY4_inst_init_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.606 r  core/INIT_DELAY_LINE[125].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.606    core/INIT_DELAY_LINE[125].CARRY4_inst_init_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.645 r  core/INIT_DELAY_LINE[126].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.645    core/INIT_DELAY_LINE[126].CARRY4_inst_init_n_0
    SLICE_X39Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.684 r  core/INIT_DELAY_LINE[127].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.684    core/INIT_DELAY_LINE[127].CARRY4_inst_init_n_0
    SLICE_X39Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.723 r  core/INIT_DELAY_LINE[128].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.723    core/INIT_DELAY_LINE[128].CARRY4_inst_init_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.762 r  core/INIT_DELAY_LINE[129].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.762    core/INIT_DELAY_LINE[129].CARRY4_inst_init_n_0
    SLICE_X39Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.801 r  core/INIT_DELAY_LINE[130].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.801    core/INIT_DELAY_LINE[130].CARRY4_inst_init_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.840 r  core/INIT_DELAY_LINE[131].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.840    core/INIT_DELAY_LINE[131].CARRY4_inst_init_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.879 r  core/INIT_DELAY_LINE[132].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.879    core/INIT_DELAY_LINE[132].CARRY4_inst_init_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.918 r  core/INIT_DELAY_LINE[133].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.918    core/INIT_DELAY_LINE[133].CARRY4_inst_init_n_0
    SLICE_X39Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.957 r  core/INIT_DELAY_LINE[134].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.957    core/INIT_DELAY_LINE[134].CARRY4_inst_init_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    24.996 r  core/INIT_DELAY_LINE[135].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    24.996    core/INIT_DELAY_LINE[135].CARRY4_inst_init_n_0
    SLICE_X39Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.035 r  core/INIT_DELAY_LINE[136].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.035    core/INIT_DELAY_LINE[136].CARRY4_inst_init_n_0
    SLICE_X39Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.074 r  core/INIT_DELAY_LINE[137].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.074    core/INIT_DELAY_LINE[137].CARRY4_inst_init_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.113 r  core/INIT_DELAY_LINE[138].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.113    core/INIT_DELAY_LINE[138].CARRY4_inst_init_n_0
    SLICE_X39Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.152 r  core/INIT_DELAY_LINE[139].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.152    core/INIT_DELAY_LINE[139].CARRY4_inst_init_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.191 r  core/INIT_DELAY_LINE[140].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.191    core/INIT_DELAY_LINE[140].CARRY4_inst_init_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.230 r  core/INIT_DELAY_LINE[141].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.230    core/INIT_DELAY_LINE[141].CARRY4_inst_init_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.269 r  core/INIT_DELAY_LINE[142].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.269    core/INIT_DELAY_LINE[142].CARRY4_inst_init_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.308 r  core/INIT_DELAY_LINE[143].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.308    core/INIT_DELAY_LINE[143].CARRY4_inst_init_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.347 r  core/INIT_DELAY_LINE[144].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.347    core/INIT_DELAY_LINE[144].CARRY4_inst_init_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.386 r  core/INIT_DELAY_LINE[145].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.386    core/INIT_DELAY_LINE[145].CARRY4_inst_init_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.425 r  core/INIT_DELAY_LINE[146].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.425    core/INIT_DELAY_LINE[146].CARRY4_inst_init_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.464 r  core/INIT_DELAY_LINE[147].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.464    core/INIT_DELAY_LINE[147].CARRY4_inst_init_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.503 r  core/INIT_DELAY_LINE[148].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.503    core/INIT_DELAY_LINE[148].CARRY4_inst_init_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.542 r  core/INIT_DELAY_LINE[149].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.001    25.543    core/INIT_DELAY_LINE[149].CARRY4_inst_init_n_0
    SLICE_X39Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.582 r  core/INIT_DELAY_LINE[150].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.582    core/INIT_DELAY_LINE[150].CARRY4_inst_init_n_0
    SLICE_X39Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.621 r  core/INIT_DELAY_LINE[151].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.621    core/INIT_DELAY_LINE[151].CARRY4_inst_init_n_0
    SLICE_X39Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.660 r  core/INIT_DELAY_LINE[152].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.660    core/INIT_DELAY_LINE[152].CARRY4_inst_init_n_0
    SLICE_X39Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.699 r  core/INIT_DELAY_LINE[153].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.699    core/INIT_DELAY_LINE[153].CARRY4_inst_init_n_0
    SLICE_X39Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.738 r  core/INIT_DELAY_LINE[154].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.738    core/INIT_DELAY_LINE[154].CARRY4_inst_init_n_0
    SLICE_X39Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.777 r  core/INIT_DELAY_LINE[155].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.777    core/INIT_DELAY_LINE[155].CARRY4_inst_init_n_0
    SLICE_X39Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.816 r  core/INIT_DELAY_LINE[156].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.816    core/INIT_DELAY_LINE[156].CARRY4_inst_init_n_0
    SLICE_X39Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.855 r  core/INIT_DELAY_LINE[157].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.855    core/INIT_DELAY_LINE[157].CARRY4_inst_init_n_0
    SLICE_X39Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.894 r  core/INIT_DELAY_LINE[158].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.894    core/INIT_DELAY_LINE[158].CARRY4_inst_init_n_0
    SLICE_X39Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.933 r  core/INIT_DELAY_LINE[159].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.933    core/INIT_DELAY_LINE[159].CARRY4_inst_init_n_0
    SLICE_X39Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    25.972 r  core/INIT_DELAY_LINE[160].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    25.972    core/INIT_DELAY_LINE[160].CARRY4_inst_init_n_0
    SLICE_X39Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.011 r  core/INIT_DELAY_LINE[161].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.011    core/INIT_DELAY_LINE[161].CARRY4_inst_init_n_0
    SLICE_X39Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.050 r  core/INIT_DELAY_LINE[162].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.050    core/INIT_DELAY_LINE[162].CARRY4_inst_init_n_0
    SLICE_X39Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.089 r  core/INIT_DELAY_LINE[163].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.089    core/INIT_DELAY_LINE[163].CARRY4_inst_init_n_0
    SLICE_X39Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.128 r  core/INIT_DELAY_LINE[164].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.128    core/INIT_DELAY_LINE[164].CARRY4_inst_init_n_0
    SLICE_X39Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.167 r  core/INIT_DELAY_LINE[165].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.167    core/INIT_DELAY_LINE[165].CARRY4_inst_init_n_0
    SLICE_X39Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.206 r  core/INIT_DELAY_LINE[166].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.206    core/INIT_DELAY_LINE[166].CARRY4_inst_init_n_0
    SLICE_X39Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.245 r  core/INIT_DELAY_LINE[167].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.245    core/INIT_DELAY_LINE[167].CARRY4_inst_init_n_0
    SLICE_X39Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.284 r  core/INIT_DELAY_LINE[168].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.284    core/INIT_DELAY_LINE[168].CARRY4_inst_init_n_0
    SLICE_X39Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.323 r  core/INIT_DELAY_LINE[169].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.323    core/INIT_DELAY_LINE[169].CARRY4_inst_init_n_0
    SLICE_X39Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.362 r  core/INIT_DELAY_LINE[170].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.362    core/INIT_DELAY_LINE[170].CARRY4_inst_init_n_0
    SLICE_X39Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.401 r  core/INIT_DELAY_LINE[171].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.401    core/INIT_DELAY_LINE[171].CARRY4_inst_init_n_0
    SLICE_X39Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.440 r  core/INIT_DELAY_LINE[172].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.440    core/INIT_DELAY_LINE[172].CARRY4_inst_init_n_0
    SLICE_X39Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.479 r  core/INIT_DELAY_LINE[173].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.479    core/INIT_DELAY_LINE[173].CARRY4_inst_init_n_0
    SLICE_X39Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.518 r  core/INIT_DELAY_LINE[174].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.009    26.527    core/INIT_DELAY_LINE[174].CARRY4_inst_init_n_0
    SLICE_X39Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.566 r  core/INIT_DELAY_LINE[175].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.566    core/INIT_DELAY_LINE[175].CARRY4_inst_init_n_0
    SLICE_X39Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.605 r  core/INIT_DELAY_LINE[176].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.605    core/INIT_DELAY_LINE[176].CARRY4_inst_init_n_0
    SLICE_X39Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.644 r  core/INIT_DELAY_LINE[177].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.644    core/INIT_DELAY_LINE[177].CARRY4_inst_init_n_0
    SLICE_X39Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.683 r  core/INIT_DELAY_LINE[178].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.683    core/INIT_DELAY_LINE[178].CARRY4_inst_init_n_0
    SLICE_X39Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.722 r  core/INIT_DELAY_LINE[179].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.722    core/INIT_DELAY_LINE[179].CARRY4_inst_init_n_0
    SLICE_X39Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.761 r  core/INIT_DELAY_LINE[180].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.761    core/INIT_DELAY_LINE[180].CARRY4_inst_init_n_0
    SLICE_X39Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.800 r  core/INIT_DELAY_LINE[181].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.800    core/INIT_DELAY_LINE[181].CARRY4_inst_init_n_0
    SLICE_X39Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.839 r  core/INIT_DELAY_LINE[182].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.839    core/INIT_DELAY_LINE[182].CARRY4_inst_init_n_0
    SLICE_X39Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.878 r  core/INIT_DELAY_LINE[183].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.878    core/INIT_DELAY_LINE[183].CARRY4_inst_init_n_0
    SLICE_X39Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.917 r  core/INIT_DELAY_LINE[184].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.917    core/INIT_DELAY_LINE[184].CARRY4_inst_init_n_0
    SLICE_X39Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.956 r  core/INIT_DELAY_LINE[185].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.956    core/INIT_DELAY_LINE[185].CARRY4_inst_init_n_0
    SLICE_X39Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    26.995 r  core/INIT_DELAY_LINE[186].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    26.995    core/INIT_DELAY_LINE[186].CARRY4_inst_init_n_0
    SLICE_X39Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.034 r  core/INIT_DELAY_LINE[187].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.034    core/INIT_DELAY_LINE[187].CARRY4_inst_init_n_0
    SLICE_X39Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.073 r  core/INIT_DELAY_LINE[188].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.073    core/INIT_DELAY_LINE[188].CARRY4_inst_init_n_0
    SLICE_X39Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.112 r  core/INIT_DELAY_LINE[189].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.112    core/INIT_DELAY_LINE[189].CARRY4_inst_init_n_0
    SLICE_X39Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.151 r  core/INIT_DELAY_LINE[190].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.151    core/INIT_DELAY_LINE[190].CARRY4_inst_init_n_0
    SLICE_X39Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.190 r  core/INIT_DELAY_LINE[191].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.190    core/INIT_DELAY_LINE[191].CARRY4_inst_init_n_0
    SLICE_X39Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.229 r  core/INIT_DELAY_LINE[192].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.229    core/INIT_DELAY_LINE[192].CARRY4_inst_init_n_0
    SLICE_X39Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.268 r  core/INIT_DELAY_LINE[193].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.268    core/INIT_DELAY_LINE[193].CARRY4_inst_init_n_0
    SLICE_X39Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.307 r  core/INIT_DELAY_LINE[194].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.307    core/INIT_DELAY_LINE[194].CARRY4_inst_init_n_0
    SLICE_X39Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.346 r  core/INIT_DELAY_LINE[195].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.346    core/INIT_DELAY_LINE[195].CARRY4_inst_init_n_0
    SLICE_X39Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.385 r  core/INIT_DELAY_LINE[196].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.385    core/INIT_DELAY_LINE[196].CARRY4_inst_init_n_0
    SLICE_X39Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.424 r  core/INIT_DELAY_LINE[197].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.424    core/INIT_DELAY_LINE[197].CARRY4_inst_init_n_0
    SLICE_X39Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.463 r  core/INIT_DELAY_LINE[198].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    27.463    core/INIT_DELAY_LINE[198].CARRY4_inst_init_n_0
    SLICE_X39Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    27.502 r  core/INIT_DELAY_LINE[199].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.730    28.232    core/INIT_DELAY_LINE[199].CARRY4_inst_init_n_0
    SLICE_X38Y161        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179    28.411 r  core/INIT_DELAY_LINE[200].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.411    core/INIT_DELAY_LINE[200].CARRY4_inst_init_n_0
    SLICE_X38Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.451 r  core/INIT_DELAY_LINE[201].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.451    core/INIT_DELAY_LINE[201].CARRY4_inst_init_n_0
    SLICE_X38Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.491 r  core/INIT_DELAY_LINE[202].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.491    core/INIT_DELAY_LINE[202].CARRY4_inst_init_n_0
    SLICE_X38Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.531 r  core/INIT_DELAY_LINE[203].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.531    core/INIT_DELAY_LINE[203].CARRY4_inst_init_n_0
    SLICE_X38Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.571 r  core/INIT_DELAY_LINE[204].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.571    core/INIT_DELAY_LINE[204].CARRY4_inst_init_n_0
    SLICE_X38Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.611 r  core/INIT_DELAY_LINE[205].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.611    core/INIT_DELAY_LINE[205].CARRY4_inst_init_n_0
    SLICE_X38Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.651 r  core/INIT_DELAY_LINE[206].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.651    core/INIT_DELAY_LINE[206].CARRY4_inst_init_n_0
    SLICE_X38Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.691 r  core/INIT_DELAY_LINE[207].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.691    core/INIT_DELAY_LINE[207].CARRY4_inst_init_n_0
    SLICE_X38Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.731 r  core/INIT_DELAY_LINE[208].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.731    core/INIT_DELAY_LINE[208].CARRY4_inst_init_n_0
    SLICE_X38Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.771 r  core/INIT_DELAY_LINE[209].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.771    core/INIT_DELAY_LINE[209].CARRY4_inst_init_n_0
    SLICE_X38Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.811 r  core/INIT_DELAY_LINE[210].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.811    core/INIT_DELAY_LINE[210].CARRY4_inst_init_n_0
    SLICE_X38Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.851 r  core/INIT_DELAY_LINE[211].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.000    28.851    core/INIT_DELAY_LINE[211].CARRY4_inst_init_n_0
    SLICE_X38Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    28.891 r  core/INIT_DELAY_LINE[212].CARRY4_inst_init/CO[3]
                         net (fo=1, routed)           0.741    29.632    core/trigger_d
    SLICE_X38Y125        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179    29.811 r  core/DELAY_LINE[0].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    29.811    core/delay_line[3]
    SLICE_X38Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    29.851 r  core/DELAY_LINE[1].CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    29.851    core/delay_line[7]
    SLICE_X38Y127        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073    29.924 r  core/DELAY_LINE[2].CARRY4_inst/CO[0]
                         net (fo=1, routed)           0.000    29.924    core/delay_line[8]
    SLICE_X38Y127        FDRE                                         r  core/LATCHED_OUTPUT[8].FDR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    19.313 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    19.793    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    16.630 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    17.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    17.202 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         0.821    18.023    core/clk
    SLICE_X38Y127        FDRE                                         r  core/LATCHED_OUTPUT[8].FDR_1/C
                         clock pessimism              0.557    18.579    
                         clock uncertainty            0.204    18.783    
    SLICE_X38Y127        FDRE (Hold_fdre_C_D)         0.129    18.912    core/LATCHED_OUTPUT[8].FDR_1
  -------------------------------------------------------------------
                         required time                        -18.912    
                         arrival time                          29.924    
  -------------------------------------------------------------------
                         slack                                 11.012    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            6  Failing Endpoints,  Worst Slack       -0.108ns,  Total Violation       -0.537ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.308ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.108ns  (required time - arrival time)
  Source:                 u_priority_encoder/bin_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][260]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.125ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@18.875ns)
  Data Path Delay:        0.780ns  (logic 0.456ns (58.461%)  route 0.324ns (41.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.909ns = ( 17.966 - 18.875 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    20.357 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    21.590    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    14.520 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    16.239    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    16.335 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         1.631    17.966    u_priority_encoder/clk
    SLICE_X41Y66         FDRE                                         r  u_priority_encoder/bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.456    18.422 r  u_priority_encoder/bin_reg[1]/Q
                         net (fo=1, routed)           0.324    18.746    ila/inst/ila_core_inst/DATA_I[260]
    SLICE_X38Y66         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][260]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    15.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    16.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.511    18.491    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X38Y66         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][260]_srl8/CLK
                         clock pessimism              0.395    18.886    
                         clock uncertainty           -0.204    18.682    
    SLICE_X38Y66         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    18.638    ila/inst/ila_core_inst/shifted_data_in_reg[7][260]_srl8
  -------------------------------------------------------------------
                         required time                         18.638    
                         arrival time                         -18.746    
  -------------------------------------------------------------------
                         slack                                 -0.108    

Slack (VIOLATED) :        -0.102ns  (required time - arrival time)
  Source:                 u_priority_encoder/bin_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][259]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.125ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@18.875ns)
  Data Path Delay:        0.779ns  (logic 0.456ns (58.536%)  route 0.323ns (41.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.909ns = ( 17.966 - 18.875 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    20.357 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    21.590    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    14.520 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    16.239    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    16.335 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         1.631    17.966    u_priority_encoder/clk
    SLICE_X41Y66         FDRE                                         r  u_priority_encoder/bin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.456    18.422 r  u_priority_encoder/bin_reg[0]/Q
                         net (fo=1, routed)           0.323    18.745    ila/inst/ila_core_inst/DATA_I[259]
    SLICE_X38Y66         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][259]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    15.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    16.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.511    18.491    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X38Y66         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][259]_srl8/CLK
                         clock pessimism              0.395    18.886    
                         clock uncertainty           -0.204    18.682    
    SLICE_X38Y66         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    18.643    ila/inst/ila_core_inst/shifted_data_in_reg[7][259]_srl8
  -------------------------------------------------------------------
                         required time                         18.643    
                         arrival time                         -18.745    
  -------------------------------------------------------------------
                         slack                                 -0.102    

Slack (VIOLATED) :        -0.095ns  (required time - arrival time)
  Source:                 u_priority_encoder/bin_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][261]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.125ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@18.875ns)
  Data Path Delay:        0.781ns  (logic 0.456ns (58.399%)  route 0.325ns (41.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.909ns = ( 17.966 - 18.875 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    20.357 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    21.590    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    14.520 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    16.239    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    16.335 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         1.631    17.966    u_priority_encoder/clk
    SLICE_X40Y66         FDRE                                         r  u_priority_encoder/bin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456    18.422 r  u_priority_encoder/bin_reg[2]/Q
                         net (fo=1, routed)           0.325    18.747    ila/inst/ila_core_inst/DATA_I[261]
    SLICE_X38Y66         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][261]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    15.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    16.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.511    18.491    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X38Y66         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][261]_srl8/CLK
                         clock pessimism              0.395    18.886    
                         clock uncertainty           -0.204    18.682    
    SLICE_X38Y66         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    18.652    ila/inst/ila_core_inst/shifted_data_in_reg[7][261]_srl8
  -------------------------------------------------------------------
                         required time                         18.652    
                         arrival time                         -18.747    
  -------------------------------------------------------------------
                         slack                                 -0.095    

Slack (VIOLATED) :        -0.088ns  (required time - arrival time)
  Source:                 u_priority_encoder/bin_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][264]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.125ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@18.875ns)
  Data Path Delay:        0.612ns  (logic 0.419ns (68.448%)  route 0.193ns (31.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 18.489 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 17.963 - 18.875 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    20.357 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    21.590    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    14.520 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    16.239    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    16.335 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         1.628    17.963    u_priority_encoder/clk
    SLICE_X43Y65         FDRE                                         r  u_priority_encoder/bin_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.419    18.382 r  u_priority_encoder/bin_reg[5]/Q
                         net (fo=1, routed)           0.193    18.575    ila/inst/ila_core_inst/DATA_I[264]
    SLICE_X42Y65         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][264]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    15.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    16.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.509    18.489    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X42Y65         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][264]_srl8/CLK
                         clock pessimism              0.395    18.884    
                         clock uncertainty           -0.204    18.680    
    SLICE_X42Y65         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.193    18.487    ila/inst/ila_core_inst/shifted_data_in_reg[7][264]_srl8
  -------------------------------------------------------------------
                         required time                         18.487    
                         arrival time                         -18.575    
  -------------------------------------------------------------------
                         slack                                 -0.088    

Slack (VIOLATED) :        -0.082ns  (required time - arrival time)
  Source:                 u_priority_encoder/bin_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][262]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.125ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@18.875ns)
  Data Path Delay:        0.779ns  (logic 0.456ns (58.536%)  route 0.323ns (41.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.909ns = ( 17.966 - 18.875 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    20.357 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    21.590    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    14.520 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    16.239    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    16.335 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         1.631    17.966    u_priority_encoder/clk
    SLICE_X41Y66         FDRE                                         r  u_priority_encoder/bin_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.456    18.422 r  u_priority_encoder/bin_reg[3]/Q
                         net (fo=1, routed)           0.323    18.745    ila/inst/ila_core_inst/DATA_I[262]
    SLICE_X38Y66         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][262]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    15.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    16.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.511    18.491    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X38Y66         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][262]_srl8/CLK
                         clock pessimism              0.395    18.886    
                         clock uncertainty           -0.204    18.682    
    SLICE_X38Y66         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    18.663    ila/inst/ila_core_inst/shifted_data_in_reg[7][262]_srl8
  -------------------------------------------------------------------
                         required time                         18.663    
                         arrival time                         -18.745    
  -------------------------------------------------------------------
                         slack                                 -0.082    

Slack (VIOLATED) :        -0.062ns  (required time - arrival time)
  Source:                 u_priority_encoder/bin_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][263]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.125ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@18.875ns)
  Data Path Delay:        0.940ns  (logic 0.456ns (48.492%)  route 0.484ns (51.508%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 17.963 - 18.875 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    20.357 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    21.590    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    14.520 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    16.239    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    16.335 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         1.628    17.963    u_priority_encoder/clk
    SLICE_X43Y65         FDRE                                         r  u_priority_encoder/bin_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.456    18.419 r  u_priority_encoder/bin_reg[4]/Q
                         net (fo=1, routed)           0.484    18.904    ila/inst/ila_core_inst/DATA_I[263]
    SLICE_X38Y66         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][263]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    15.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    16.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.511    18.491    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X38Y66         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][263]_srl8/CLK
                         clock pessimism              0.395    18.886    
                         clock uncertainty           -0.204    18.682    
    SLICE_X38Y66         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    18.841    ila/inst/ila_core_inst/shifted_data_in_reg[7][263]_srl8
  -------------------------------------------------------------------
                         required time                         18.841    
                         arrival time                         -18.904    
  -------------------------------------------------------------------
                         slack                                 -0.062    

Slack (MET) :             0.475ns  (required time - arrival time)
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@18.875ns fall@28.875ns period=20.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][128]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.125ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@18.875ns)
  Data Path Delay:        3.815ns  (logic 0.096ns (2.516%)  route 3.719ns (97.484%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 18.665 - 20.000 ) 
    Source Clock Delay      (SCD):    -4.355ns = ( 14.520 - 18.875 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    20.357 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    21.590    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    14.520 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    16.239    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    16.335 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         2.000    18.335    ila/inst/ila_core_inst/DATA_I[128]
    SLICE_X8Y34          SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][128]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    15.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    16.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.686    18.665    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y34          SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][128]_srl8/CLK
                         clock pessimism              0.395    19.061    
                         clock uncertainty           -0.204    18.857    
    SLICE_X8Y34          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    18.810    ila/inst/ila_core_inst/shifted_data_in_reg[7][128]_srl8
  -------------------------------------------------------------------
                         required time                         18.810    
                         arrival time                         -18.335    
  -------------------------------------------------------------------
                         slack                                  0.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.308ns  (arrival time - required time)
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@18.875ns fall@28.875ns period=20.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][128]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.875ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@8.875ns)
  Data Path Delay:        1.221ns  (logic 0.026ns (2.130%)  route 1.195ns (97.870%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 4.237 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 7.186 - 8.875 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.875     8.875 f  
    E3                                                0.000     8.875 f  clk_sys (IN)
                         net (fo=0)                   0.000     8.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     9.125 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.565    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     7.186 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     7.685    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     7.711 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         0.696     8.407    ila/inst/ila_core_inst/DATA_I[128]
    SLICE_X8Y34          SRL16E                                       f  ila/inst/ila_core_inst/shifted_data_in_reg[7][128]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163     2.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     3.298    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.327 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.910     4.237    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y34          SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][128]_srl8/CLK
                         clock pessimism              0.557     4.793    
                         clock uncertainty            0.204     4.997    
    SLICE_X8Y34          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     5.099    ila/inst/ila_core_inst/shifted_data_in_reg[7][128]_srl8
  -------------------------------------------------------------------
                         required time                         -5.099    
                         arrival time                           8.407    
  -------------------------------------------------------------------
                         slack                                  3.308    

Slack (MET) :             3.478ns  (arrival time - required time)
  Source:                 u_priority_encoder/bin_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][260]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.875ns  (clk_out3_clk_wiz_0 rise@15.000ns - clk_out1_clk_wiz_0 rise@18.875ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 14.160 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 18.274 - 18.875 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    19.125 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    19.565    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    17.186 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    17.685    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    17.711 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         0.563    18.274    u_priority_encoder/clk
    SLICE_X41Y66         FDRE                                         r  u_priority_encoder/bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.141    18.415 r  u_priority_encoder/bin_reg[1]/Q
                         net (fo=1, routed)           0.100    18.515    ila/inst/ila_core_inst/DATA_I[260]
    SLICE_X38Y66         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][260]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    12.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    13.298    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    13.327 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.833    14.160    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X38Y66         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][260]_srl8/CLK
                         clock pessimism              0.557    14.716    
                         clock uncertainty            0.204    14.920    
    SLICE_X38Y66         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    15.037    ila/inst/ila_core_inst/shifted_data_in_reg[7][260]_srl8
  -------------------------------------------------------------------
                         required time                        -15.037    
                         arrival time                          18.515    
  -------------------------------------------------------------------
                         slack                                  3.478    

Slack (MET) :             3.481ns  (arrival time - required time)
  Source:                 u_priority_encoder/bin_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][261]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.875ns  (clk_out3_clk_wiz_0 rise@15.000ns - clk_out1_clk_wiz_0 rise@18.875ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.065%)  route 0.102ns (41.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 14.160 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 18.274 - 18.875 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    19.125 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    19.565    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    17.186 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    17.685    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    17.711 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         0.563    18.274    u_priority_encoder/clk
    SLICE_X40Y66         FDRE                                         r  u_priority_encoder/bin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.141    18.415 r  u_priority_encoder/bin_reg[2]/Q
                         net (fo=1, routed)           0.102    18.517    ila/inst/ila_core_inst/DATA_I[261]
    SLICE_X38Y66         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][261]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    12.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    13.298    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    13.327 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.833    14.160    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X38Y66         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][261]_srl8/CLK
                         clock pessimism              0.557    14.716    
                         clock uncertainty            0.204    14.920    
    SLICE_X38Y66         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    15.035    ila/inst/ila_core_inst/shifted_data_in_reg[7][261]_srl8
  -------------------------------------------------------------------
                         required time                        -15.035    
                         arrival time                          18.517    
  -------------------------------------------------------------------
                         slack                                  3.481    

Slack (MET) :             3.487ns  (arrival time - required time)
  Source:                 u_priority_encoder/bin_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][262]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.875ns  (clk_out3_clk_wiz_0 rise@15.000ns - clk_out1_clk_wiz_0 rise@18.875ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 14.160 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 18.274 - 18.875 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    19.125 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    19.565    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    17.186 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    17.685    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    17.711 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         0.563    18.274    u_priority_encoder/clk
    SLICE_X41Y66         FDRE                                         r  u_priority_encoder/bin_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.141    18.415 r  u_priority_encoder/bin_reg[3]/Q
                         net (fo=1, routed)           0.101    18.516    ila/inst/ila_core_inst/DATA_I[262]
    SLICE_X38Y66         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][262]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    12.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    13.298    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    13.327 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.833    14.160    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X38Y66         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][262]_srl8/CLK
                         clock pessimism              0.557    14.716    
                         clock uncertainty            0.204    14.920    
    SLICE_X38Y66         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    15.029    ila/inst/ila_core_inst/shifted_data_in_reg[7][262]_srl8
  -------------------------------------------------------------------
                         required time                        -15.029    
                         arrival time                          18.516    
  -------------------------------------------------------------------
                         slack                                  3.487    

Slack (MET) :             3.488ns  (arrival time - required time)
  Source:                 u_priority_encoder/bin_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][259]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.875ns  (clk_out3_clk_wiz_0 rise@15.000ns - clk_out1_clk_wiz_0 rise@18.875ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 14.160 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 18.274 - 18.875 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    19.125 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    19.565    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    17.186 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    17.685    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    17.711 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         0.563    18.274    u_priority_encoder/clk
    SLICE_X41Y66         FDRE                                         r  u_priority_encoder/bin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.141    18.415 r  u_priority_encoder/bin_reg[0]/Q
                         net (fo=1, routed)           0.101    18.516    ila/inst/ila_core_inst/DATA_I[259]
    SLICE_X38Y66         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][259]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    12.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    13.298    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    13.327 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.833    14.160    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X38Y66         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][259]_srl8/CLK
                         clock pessimism              0.557    14.716    
                         clock uncertainty            0.204    14.920    
    SLICE_X38Y66         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    15.028    ila/inst/ila_core_inst/shifted_data_in_reg[7][259]_srl8
  -------------------------------------------------------------------
                         required time                        -15.028    
                         arrival time                          18.516    
  -------------------------------------------------------------------
                         slack                                  3.488    

Slack (MET) :             3.491ns  (arrival time - required time)
  Source:                 u_priority_encoder/bin_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][263]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.875ns  (clk_out3_clk_wiz_0 rise@15.000ns - clk_out1_clk_wiz_0 rise@18.875ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.150%)  route 0.178ns (55.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 14.160 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.600ns = ( 18.275 - 18.875 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    19.125 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    19.565    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    17.186 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    17.685    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    17.711 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         0.564    18.275    u_priority_encoder/clk
    SLICE_X43Y65         FDRE                                         r  u_priority_encoder/bin_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141    18.416 r  u_priority_encoder/bin_reg[4]/Q
                         net (fo=1, routed)           0.178    18.594    ila/inst/ila_core_inst/DATA_I[263]
    SLICE_X38Y66         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][263]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    12.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    13.298    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    13.327 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.833    14.160    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X38Y66         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][263]_srl8/CLK
                         clock pessimism              0.557    14.716    
                         clock uncertainty            0.204    14.920    
    SLICE_X38Y66         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    15.103    ila/inst/ila_core_inst/shifted_data_in_reg[7][263]_srl8
  -------------------------------------------------------------------
                         required time                        -15.103    
                         arrival time                          18.594    
  -------------------------------------------------------------------
                         slack                                  3.491    

Slack (MET) :             3.503ns  (arrival time - required time)
  Source:                 u_priority_encoder/bin_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@18.875ns fall@28.875ns period=20.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][264]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.875ns  (clk_out3_clk_wiz_0 rise@15.000ns - clk_out1_clk_wiz_0 rise@18.875ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 14.159 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.600ns = ( 18.275 - 18.875 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.875    18.875 r  
    E3                                                0.000    18.875 r  clk_sys (IN)
                         net (fo=0)                   0.000    18.875    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    19.125 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    19.565    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    17.186 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    17.685    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    17.711 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=135, routed)         0.564    18.275    u_priority_encoder/clk
    SLICE_X43Y65         FDRE                                         r  u_priority_encoder/bin_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.128    18.403 r  u_priority_encoder/bin_reg[5]/Q
                         net (fo=1, routed)           0.059    18.462    ila/inst/ila_core_inst/DATA_I[264]
    SLICE_X42Y65         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][264]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    12.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    13.298    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    13.327 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.832    14.159    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X42Y65         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][264]_srl8/CLK
                         clock pessimism              0.557    14.715    
                         clock uncertainty            0.204    14.919    
    SLICE_X42Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.040    14.959    ila/inst/ila_core_inst/shifted_data_in_reg[7][264]_srl8
  -------------------------------------------------------------------
                         required time                        -14.959    
                         arrival time                          18.462    
  -------------------------------------------------------------------
                         slack                                  3.503    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.677ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.677ns  (required time - arrival time)
  Source:                 AESGoogleVault/data_o_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][99]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.518ns (17.148%)  route 2.503ns (82.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 3.657 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         1.641    -0.899    AESGoogleVault/clk
    SLICE_X34Y50         FDRE                                         r  AESGoogleVault/data_o_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  AESGoogleVault/data_o_reg[99]/Q
                         net (fo=1, routed)           2.503     2.122    ila/inst/ila_core_inst/DATA_I[99]
    SLICE_X46Y46         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][99]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.678     3.657    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X46Y46         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][99]_srl8/CLK
                         clock pessimism              0.395     4.053    
                         clock uncertainty           -0.215     3.838    
    SLICE_X46Y46         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039     3.799    ila/inst/ila_core_inst/shifted_data_in_reg[7][99]_srl8
  -------------------------------------------------------------------
                         required time                          3.799    
                         arrival time                          -2.122    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.707ns  (required time - arrival time)
  Source:                 AESGoogleVault/data_o_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][62]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.518ns (18.199%)  route 2.328ns (81.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 3.672 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         1.820    -0.720    AESGoogleVault/clk
    SLICE_X14Y45         FDRE                                         r  AESGoogleVault/data_o_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.202 r  AESGoogleVault/data_o_reg[62]/Q
                         net (fo=1, routed)           2.328     2.127    ila/inst/ila_core_inst/DATA_I[62]
    SLICE_X14Y49         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][62]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.693     3.672    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X14Y49         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][62]_srl8/CLK
                         clock pessimism              0.395     4.068    
                         clock uncertainty           -0.215     3.853    
    SLICE_X14Y49         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019     3.834    ila/inst/ila_core_inst/shifted_data_in_reg[7][62]_srl8
  -------------------------------------------------------------------
                         required time                          3.834    
                         arrival time                          -2.127    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.772ns  (required time - arrival time)
  Source:                 AESGoogleVault/data_o_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.751ns  (logic 0.456ns (16.577%)  route 2.295ns (83.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 3.673 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         1.819    -0.721    AESGoogleVault/clk
    SLICE_X16Y45         FDRE                                         r  AESGoogleVault/data_o_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  AESGoogleVault/data_o_reg[33]/Q
                         net (fo=1, routed)           2.295     2.030    ila/inst/ila_core_inst/DATA_I[33]
    SLICE_X10Y47         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.694     3.673    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X10Y47         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8/CLK
                         clock pessimism              0.395     4.069    
                         clock uncertainty           -0.215     3.854    
    SLICE_X10Y47         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052     3.802    ila/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8
  -------------------------------------------------------------------
                         required time                          3.802    
                         arrival time                          -2.030    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 AESGoogleVault/data_o_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][72]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.456ns (16.623%)  route 2.287ns (83.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 3.665 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         1.813    -0.727    AESGoogleVault/clk
    SLICE_X36Y43         FDRE                                         r  AESGoogleVault/data_o_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  AESGoogleVault/data_o_reg[72]/Q
                         net (fo=1, routed)           2.287     2.017    ila/inst/ila_core_inst/DATA_I[72]
    SLICE_X30Y45         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][72]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.686     3.665    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X30Y45         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][72]_srl8/CLK
                         clock pessimism              0.395     4.061    
                         clock uncertainty           -0.215     3.846    
    SLICE_X30Y45         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     3.799    ila/inst/ila_core_inst/shifted_data_in_reg[7][72]_srl8
  -------------------------------------------------------------------
                         required time                          3.799    
                         arrival time                          -2.017    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.873ns  (required time - arrival time)
  Source:                 AESGoogleVault/data_o_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][127]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 0.456ns (15.052%)  route 2.574ns (84.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 3.664 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         1.641    -0.899    AESGoogleVault/clk
    SLICE_X33Y53         FDRE                                         r  AESGoogleVault/data_o_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  AESGoogleVault/data_o_reg[127]/Q
                         net (fo=1, routed)           2.574     2.131    ila/inst/ila_core_inst/DATA_I[127]
    SLICE_X34Y44         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][127]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.685     3.664    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y44         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][127]_srl8/CLK
                         clock pessimism              0.395     4.060    
                         clock uncertainty           -0.215     3.845    
    SLICE_X34Y44         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159     4.004    ila/inst/ila_core_inst/shifted_data_in_reg[7][127]_srl8
  -------------------------------------------------------------------
                         required time                          4.004    
                         arrival time                          -2.131    
  -------------------------------------------------------------------
                         slack                                  1.873    

Slack (MET) :             1.883ns  (required time - arrival time)
  Source:                 AESGoogleVault/data_o_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][122]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.456ns (16.042%)  route 2.386ns (83.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 3.664 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         1.641    -0.899    AESGoogleVault/clk
    SLICE_X35Y50         FDRE                                         r  AESGoogleVault/data_o_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  AESGoogleVault/data_o_reg[122]/Q
                         net (fo=1, routed)           2.386     1.944    ila/inst/ila_core_inst/DATA_I[122]
    SLICE_X34Y44         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][122]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.685     3.664    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y44         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][122]_srl8/CLK
                         clock pessimism              0.395     4.060    
                         clock uncertainty           -0.215     3.845    
    SLICE_X34Y44         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018     3.827    ila/inst/ila_core_inst/shifted_data_in_reg[7][122]_srl8
  -------------------------------------------------------------------
                         required time                          3.827    
                         arrival time                          -1.944    
  -------------------------------------------------------------------
                         slack                                  1.883    

Slack (MET) :             1.895ns  (required time - arrival time)
  Source:                 AESGoogleVault/data_o_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][106]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 0.456ns (17.235%)  route 2.190ns (82.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 3.657 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         1.819    -0.721    AESGoogleVault/clk
    SLICE_X26Y48         FDRE                                         r  AESGoogleVault/data_o_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  AESGoogleVault/data_o_reg[106]/Q
                         net (fo=1, routed)           2.190     1.925    ila/inst/ila_core_inst/DATA_I[106]
    SLICE_X46Y45         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][106]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.678     3.657    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X46Y45         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][106]_srl8/CLK
                         clock pessimism              0.395     4.053    
                         clock uncertainty           -0.215     3.838    
    SLICE_X46Y45         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018     3.820    ila/inst/ila_core_inst/shifted_data_in_reg[7][106]_srl8
  -------------------------------------------------------------------
                         required time                          3.820    
                         arrival time                          -1.925    
  -------------------------------------------------------------------
                         slack                                  1.895    

Slack (MET) :             1.895ns  (required time - arrival time)
  Source:                 AESGoogleVault/data_o_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][124]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.456ns (17.323%)  route 2.176ns (82.677%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 3.664 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         1.813    -0.727    AESGoogleVault/clk
    SLICE_X35Y45         FDRE                                         r  AESGoogleVault/data_o_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  AESGoogleVault/data_o_reg[124]/Q
                         net (fo=1, routed)           2.176     1.906    ila/inst/ila_core_inst/DATA_I[124]
    SLICE_X34Y44         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][124]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.685     3.664    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y44         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][124]_srl8/CLK
                         clock pessimism              0.395     4.060    
                         clock uncertainty           -0.215     3.845    
    SLICE_X34Y44         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044     3.801    ila/inst/ila_core_inst/shifted_data_in_reg[7][124]_srl8
  -------------------------------------------------------------------
                         required time                          3.801    
                         arrival time                          -1.906    
  -------------------------------------------------------------------
                         slack                                  1.895    

Slack (MET) :             1.942ns  (required time - arrival time)
  Source:                 AESGoogleVault/data_o_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][75]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 0.456ns (17.592%)  route 2.136ns (82.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 3.665 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         1.813    -0.727    AESGoogleVault/clk
    SLICE_X37Y43         FDRE                                         r  AESGoogleVault/data_o_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.271 r  AESGoogleVault/data_o_reg[75]/Q
                         net (fo=1, routed)           2.136     1.865    ila/inst/ila_core_inst/DATA_I[75]
    SLICE_X30Y45         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][75]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.686     3.665    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X30Y45         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][75]_srl8/CLK
                         clock pessimism              0.395     4.061    
                         clock uncertainty           -0.215     3.846    
    SLICE_X30Y45         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039     3.807    ila/inst/ila_core_inst/shifted_data_in_reg[7][75]_srl8
  -------------------------------------------------------------------
                         required time                          3.807    
                         arrival time                          -1.865    
  -------------------------------------------------------------------
                         slack                                  1.942    

Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 trigger_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][129]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.718ns (27.944%)  route 1.851ns (72.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 3.665 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         1.818    -0.722    trigger_0/clk
    SLICE_X13Y39         FDRE                                         r  trigger_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.303 r  trigger_0/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.612     0.309    trigger_0/p_0_in
    SLICE_X13Y39         LUT2 (Prop_lut2_I0_O)        0.299     0.608 r  trigger_0/B_INST_0/O
                         net (fo=545, routed)         1.240     1.848    ila/inst/ila_core_inst/TRIGGER_I[129]
    SLICE_X8Y34          SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][129]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.686     3.665    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y34          SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][129]_srl8/CLK
                         clock pessimism              0.395     4.061    
                         clock uncertainty           -0.215     3.846    
    SLICE_X8Y34          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052     3.794    ila/inst/ila_core_inst/shifted_data_in_reg[7][129]_srl8
  -------------------------------------------------------------------
                         required time                          3.794    
                         arrival time                          -1.848    
  -------------------------------------------------------------------
                         slack                                  1.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 AESGoogleVault/busy_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][130]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.141ns (19.085%)  route 0.598ns (80.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         0.637    -0.527    AESGoogleVault/clk
    SLICE_X37Y45         FDRE                                         r  AESGoogleVault/busy_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  AESGoogleVault/busy_o_reg/Q
                         net (fo=8, routed)           0.598     0.212    ila/inst/ila_core_inst/DATA_I[130]
    SLICE_X8Y34          SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][130]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.910    -0.763    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y34          SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][130]_srl8/CLK
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.215     0.008    
    SLICE_X8Y34          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.102    ila/inst/ila_core_inst/shifted_data_in_reg[7][130]_srl8
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 AESGoogleVault/data_o_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.164ns (20.479%)  route 0.637ns (79.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         0.633    -0.531    AESGoogleVault/clk
    SLICE_X42Y41         FDRE                                         r  AESGoogleVault/data_o_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  AESGoogleVault/data_o_reg[26]/Q
                         net (fo=1, routed)           0.637     0.270    ila/inst/ila_core_inst/DATA_I[26]
    SLICE_X30Y44         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.912    -0.761    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X30Y44         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/CLK
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.215     0.010    
    SLICE_X30Y44         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.104    ila/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 AESGoogleVault/data_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.128ns (16.929%)  route 0.628ns (83.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         0.637    -0.527    AESGoogleVault/clk
    SLICE_X31Y40         FDRE                                         r  AESGoogleVault/data_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.128    -0.399 r  AESGoogleVault/data_o_reg[11]/Q
                         net (fo=1, routed)           0.628     0.229    ila/inst/ila_core_inst/DATA_I[11]
    SLICE_X30Y40         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.911    -0.762    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X30Y40         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.215     0.009    
    SLICE_X30Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.054     0.063    ila/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 AESGoogleVault/data_o_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][86]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.141ns (17.313%)  route 0.673ns (82.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         0.636    -0.528    AESGoogleVault/clk
    SLICE_X36Y42         FDRE                                         r  AESGoogleVault/data_o_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  AESGoogleVault/data_o_reg[86]/Q
                         net (fo=1, routed)           0.673     0.287    ila/inst/ila_core_inst/DATA_I[86]
    SLICE_X30Y49         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][86]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.913    -0.760    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X30Y49         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][86]_srl8/CLK
                         clock pessimism              0.557    -0.204    
                         clock uncertainty            0.215     0.011    
    SLICE_X30Y49         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.120    ila/inst/ila_core_inst/shifted_data_in_reg[7][86]_srl8
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 AESGoogleVault/data_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.141ns (17.498%)  route 0.665ns (82.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         0.637    -0.527    AESGoogleVault/clk
    SLICE_X31Y40         FDRE                                         r  AESGoogleVault/data_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  AESGoogleVault/data_o_reg[8]/Q
                         net (fo=1, routed)           0.665     0.279    ila/inst/ila_core_inst/DATA_I[8]
    SLICE_X30Y40         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.911    -0.762    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X30Y40         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/CLK
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.215     0.009    
    SLICE_X30Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.111    ila/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 AESGoogleVault/data_o_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][100]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.141ns (15.987%)  route 0.741ns (84.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         0.573    -0.591    AESGoogleVault/clk
    SLICE_X28Y51         FDRE                                         r  AESGoogleVault/data_o_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  AESGoogleVault/data_o_reg[100]/Q
                         net (fo=1, routed)           0.741     0.291    ila/inst/ila_core_inst/DATA_I[100]
    SLICE_X46Y46         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][100]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.907    -0.766    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X46Y46         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][100]_srl8/CLK
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.215     0.005    
    SLICE_X46Y46         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.122    ila/inst/ila_core_inst/shifted_data_in_reg[7][100]_srl8
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 AESGoogleVault/data_o_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][83]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.141ns (17.357%)  route 0.671ns (82.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         0.639    -0.525    AESGoogleVault/clk
    SLICE_X31Y49         FDRE                                         r  AESGoogleVault/data_o_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  AESGoogleVault/data_o_reg[83]/Q
                         net (fo=1, routed)           0.671     0.288    ila/inst/ila_core_inst/DATA_I[83]
    SLICE_X30Y49         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][83]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.913    -0.760    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X30Y49         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][83]_srl8/CLK
                         clock pessimism              0.557    -0.204    
                         clock uncertainty            0.215     0.011    
    SLICE_X30Y49         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.119    ila/inst/ila_core_inst/shifted_data_in_reg[7][83]_srl8
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 AESGoogleVault/data_o_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][92]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.141ns (17.164%)  route 0.680ns (82.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         0.633    -0.531    AESGoogleVault/clk
    SLICE_X41Y42         FDRE                                         r  AESGoogleVault/data_o_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  AESGoogleVault/data_o_reg[92]/Q
                         net (fo=1, routed)           0.680     0.291    ila/inst/ila_core_inst/DATA_I[92]
    SLICE_X46Y42         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][92]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.906    -0.767    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X46Y42         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][92]_srl8/CLK
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.215     0.004    
    SLICE_X46Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.121    ila/inst/ila_core_inst/shifted_data_in_reg[7][92]_srl8
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 AESGoogleVault/data_o_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][112]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.141ns (17.519%)  route 0.664ns (82.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         0.638    -0.526    AESGoogleVault/clk
    SLICE_X32Y46         FDRE                                         r  AESGoogleVault/data_o_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  AESGoogleVault/data_o_reg[112]/Q
                         net (fo=1, routed)           0.664     0.279    ila/inst/ila_core_inst/DATA_I[112]
    SLICE_X46Y44         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][112]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.907    -0.766    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X46Y44         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][112]_srl8/CLK
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.215     0.005    
    SLICE_X46Y44         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.107    ila/inst/ila_core_inst/shifted_data_in_reg[7][112]_srl8
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 AESGoogleVault/data_o_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.141ns (15.956%)  route 0.743ns (84.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         0.571    -0.593    AESGoogleVault/clk
    SLICE_X33Y53         FDRE                                         r  AESGoogleVault/data_o_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  AESGoogleVault/data_o_reg[126]/Q
                         net (fo=1, routed)           0.743     0.290    ila/inst/ila_core_inst/DATA_I[126]
    SLICE_X34Y44         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.911    -0.762    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y44         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8/CLK
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.215     0.009    
    SLICE_X34Y44         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.118    ila/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.172    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.717ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.717ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.016ns  (logic 0.419ns (41.255%)  route 0.597ns (58.745%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X47Y22         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.597     1.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X49Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X49Y23         FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -1.016    
  -------------------------------------------------------------------
                         slack                                 31.717    

Slack (MET) :             31.731ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.174ns  (logic 0.456ns (38.836%)  route 0.718ns (61.164%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X47Y23         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.718     1.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X48Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X48Y22         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.174    
  -------------------------------------------------------------------
                         slack                                 31.731    

Slack (MET) :             31.733ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.955%)  route 0.580ns (58.045%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X47Y23         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.580     0.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X48Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X48Y24         FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -0.999    
  -------------------------------------------------------------------
                         slack                                 31.733    

Slack (MET) :             31.777ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.130ns  (logic 0.456ns (40.372%)  route 0.674ns (59.628%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.674     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X47Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X47Y25         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.130    
  -------------------------------------------------------------------
                         slack                                 31.777    

Slack (MET) :             31.838ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.069ns  (logic 0.456ns (42.642%)  route 0.613ns (57.358%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X47Y22         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.613     1.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X49Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X49Y23         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.069    
  -------------------------------------------------------------------
                         slack                                 31.838    

Slack (MET) :             31.873ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.861ns  (logic 0.419ns (48.681%)  route 0.442ns (51.319%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.442     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X47Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X47Y25         FDCE (Setup_fdce_C_D)       -0.266    32.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.734    
                         arrival time                          -0.861    
  -------------------------------------------------------------------
                         slack                                 31.873    

Slack (MET) :             31.877ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.856ns  (logic 0.419ns (48.928%)  route 0.437ns (51.072%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.437     0.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X47Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X47Y26         FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                 31.877    

Slack (MET) :             31.993ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.912ns  (logic 0.456ns (50.008%)  route 0.456ns (49.992%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.456     0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X47Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X47Y25         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.912    
  -------------------------------------------------------------------
                         slack                                 31.993    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_jtag2pt_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.278ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][142]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.456ns (34.619%)  route 0.861ns (65.381%))
  Logic Levels:           0  
  Clock Path Skew:        -3.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 3.667 - 5.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809     1.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.813     1.815    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y38         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38         FDRE (Prop_fdre_C_Q)         0.456     2.271 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg0_reg[11]/Q
                         net (fo=3, routed)           0.861     3.133    ila/inst/ila_core_inst/DATA_I[142]
    SLICE_X12Y37         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][142]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.688     3.667    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X12Y37         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][142]_srl8/CLK
                         clock pessimism              0.000     3.667    
                         clock uncertainty           -0.214     3.454    
    SLICE_X12Y37         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019     3.435    ila/inst/ila_core_inst/shifted_data_in_reg[7][142]_srl8
  -------------------------------------------------------------------
                         required time                          3.435    
                         arrival time                          -3.133    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][205]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.456ns (35.245%)  route 0.838ns (64.755%))
  Logic Levels:           0  
  Clock Path Skew:        -3.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 3.660 - 5.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809     1.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.814     1.816    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y40         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDRE (Prop_fdre_C_Q)         0.456     2.272 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg2_reg[10]/Q
                         net (fo=3, routed)           0.838     3.110    ila/inst/ila_core_inst/DATA_I[205]
    SLICE_X38Y39         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][205]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.681     3.660    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X38Y39         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][205]_srl8/CLK
                         clock pessimism              0.000     3.660    
                         clock uncertainty           -0.214     3.447    
    SLICE_X38Y39         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     3.417    ila/inst/ila_core_inst/shifted_data_in_reg[7][205]_srl8
  -------------------------------------------------------------------
                         required time                          3.417    
                         arrival time                          -3.110    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][246]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.456ns (34.953%)  route 0.849ns (65.047%))
  Logic Levels:           0  
  Clock Path Skew:        -3.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 3.660 - 5.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809     1.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.814     1.816    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y40         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.456     2.272 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[19]/Q
                         net (fo=3, routed)           0.849     3.121    ila/inst/ila_core_inst/DATA_I[246]
    SLICE_X30Y35         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][246]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.681     3.660    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X30Y35         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][246]_srl8/CLK
                         clock pessimism              0.000     3.660    
                         clock uncertainty           -0.214     3.447    
    SLICE_X30Y35         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019     3.428    ila/inst/ila_core_inst/shifted_data_in_reg[7][246]_srl8
  -------------------------------------------------------------------
                         required time                          3.428    
                         arrival time                          -3.121    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][203]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.456ns (35.586%)  route 0.825ns (64.414%))
  Logic Levels:           0  
  Clock Path Skew:        -3.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 3.660 - 5.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809     1.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.814     1.816    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y40         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.456     2.272 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg2_reg[8]/Q
                         net (fo=3, routed)           0.825     3.098    ila/inst/ila_core_inst/DATA_I[203]
    SLICE_X38Y39         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][203]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.681     3.660    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X38Y39         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][203]_srl8/CLK
                         clock pessimism              0.000     3.660    
                         clock uncertainty           -0.214     3.447    
    SLICE_X38Y39         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039     3.408    ila/inst/ila_core_inst/shifted_data_in_reg[7][203]_srl8
  -------------------------------------------------------------------
                         required time                          3.408    
                         arrival time                          -3.098    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][250]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.419ns (37.183%)  route 0.708ns (62.817%))
  Logic Levels:           0  
  Clock Path Skew:        -3.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 3.660 - 5.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809     1.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.814     1.816    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y40         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.419     2.235 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[23]/Q
                         net (fo=3, routed)           0.708     2.943    ila/inst/ila_core_inst/DATA_I[250]
    SLICE_X30Y36         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][250]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.681     3.660    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X30Y36         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][250]_srl8/CLK
                         clock pessimism              0.000     3.660    
                         clock uncertainty           -0.214     3.447    
    SLICE_X30Y36         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.193     3.254    ila/inst/ila_core_inst/shifted_data_in_reg[7][250]_srl8
  -------------------------------------------------------------------
                         required time                          3.254    
                         arrival time                          -2.943    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][236]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.419ns (37.997%)  route 0.684ns (62.003%))
  Logic Levels:           0  
  Clock Path Skew:        -3.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 3.663 - 5.000 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809     1.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.815     1.817    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y41         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.419     2.236 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[9]/Q
                         net (fo=3, routed)           0.684     2.920    ila/inst/ila_core_inst/DATA_I[236]
    SLICE_X30Y39         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][236]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.684     3.663    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X30Y39         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][236]_srl8/CLK
                         clock pessimism              0.000     3.663    
                         clock uncertainty           -0.214     3.450    
    SLICE_X30Y39         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.219     3.231    ila/inst/ila_core_inst/shifted_data_in_reg[7][236]_srl8
  -------------------------------------------------------------------
                         required time                          3.231    
                         arrival time                          -2.920    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][242]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.419ns (37.170%)  route 0.708ns (62.830%))
  Logic Levels:           0  
  Clock Path Skew:        -3.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 3.660 - 5.000 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809     1.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.815     1.817    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y41         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.419     2.236 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[15]/Q
                         net (fo=3, routed)           0.708     2.945    ila/inst/ila_core_inst/DATA_I[242]
    SLICE_X30Y35         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][242]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.681     3.660    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X30Y35         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][242]_srl8/CLK
                         clock pessimism              0.000     3.660    
                         clock uncertainty           -0.214     3.447    
    SLICE_X30Y35         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.190     3.257    ila/inst/ila_core_inst/shifted_data_in_reg[7][242]_srl8
  -------------------------------------------------------------------
                         required time                          3.257    
                         arrival time                          -2.945    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][231]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.419ns (32.223%)  route 0.881ns (67.777%))
  Logic Levels:           0  
  Clock Path Skew:        -3.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 3.663 - 5.000 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809     1.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.816     1.818    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y42         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.419     2.237 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[4]/Q
                         net (fo=3, routed)           0.881     3.119    ila/inst/ila_core_inst/DATA_I[231]
    SLICE_X34Y41         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][231]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.684     3.663    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y41         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][231]_srl8/CLK
                         clock pessimism              0.000     3.663    
                         clock uncertainty           -0.214     3.450    
    SLICE_X34Y41         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.016     3.434    ila/inst/ila_core_inst/shifted_data_in_reg[7][231]_srl8
  -------------------------------------------------------------------
                         required time                          3.434    
                         arrival time                          -3.119    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][164]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.518ns (40.589%)  route 0.758ns (59.411%))
  Logic Levels:           0  
  Clock Path Skew:        -3.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 3.669 - 5.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809     1.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.818     1.820    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y43         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518     2.338 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=3, routed)           0.758     3.097    ila/inst/ila_core_inst/DATA_I[164]
    SLICE_X10Y38         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][164]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.690     3.669    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X10Y38         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][164]_srl8/CLK
                         clock pessimism              0.000     3.669    
                         clock uncertainty           -0.214     3.456    
    SLICE_X10Y38         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044     3.412    ila/inst/ila_core_inst/shifted_data_in_reg[7][164]_srl8
  -------------------------------------------------------------------
                         required time                          3.412    
                         arrival time                          -3.097    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][213]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.456ns (35.477%)  route 0.829ns (64.523%))
  Logic Levels:           0  
  Clock Path Skew:        -3.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 3.662 - 5.000 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809     1.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.815     1.817    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y41         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.456     2.273 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg2_reg[18]/Q
                         net (fo=3, routed)           0.829     3.103    ila/inst/ila_core_inst/DATA_I[213]
    SLICE_X34Y40         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][213]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.683     3.662    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y40         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][213]_srl8/CLK
                         clock pessimism              0.000     3.662    
                         clock uncertainty           -0.214     3.449    
    SLICE_X34Y40         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     3.419    ila/inst/ila_core_inst/shifted_data_in_reg[7][213]_srl8
  -------------------------------------------------------------------
                         required time                          3.419    
                         arrival time                          -3.103    
  -------------------------------------------------------------------
                         slack                                  0.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.278ns  (arrival time - required time)
  Source:                 jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][140]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        -1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.624     0.624    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.636     0.638    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y37         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.141     0.779 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=3, routed)           0.068     0.847    ila/inst/ila_core_inst/DATA_I[140]
    SLICE_X12Y37         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][140]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.912    -0.761    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X12Y37         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][140]_srl8/CLK
                         clock pessimism              0.000    -0.761    
                         clock uncertainty            0.214    -0.547    
    SLICE_X12Y37         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.430    ila/inst/ila_core_inst/shifted_data_in_reg[7][140]_srl8
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.319ns  (arrival time - required time)
  Source:                 jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][220]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.190%)  route 0.110ns (43.810%))
  Logic Levels:           0  
  Clock Path Skew:        -1.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.624     0.624    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.630     0.632    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y38         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDRE (Prop_fdre_C_Q)         0.141     0.773 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg2_reg[25]/Q
                         net (fo=3, routed)           0.110     0.883    ila/inst/ila_core_inst/DATA_I[220]
    SLICE_X42Y38         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][220]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.907    -0.766    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X42Y38         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][220]_srl8/CLK
                         clock pessimism              0.000    -0.766    
                         clock uncertainty            0.214    -0.552    
    SLICE_X42Y38         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.435    ila/inst/ila_core_inst/shifted_data_in_reg[7][220]_srl8
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.320ns  (arrival time - required time)
  Source:                 jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][212]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.190%)  route 0.110ns (43.810%))
  Logic Levels:           0  
  Clock Path Skew:        -1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.624     0.624    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.634     0.636    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y40         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     0.777 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg2_reg[17]/Q
                         net (fo=3, routed)           0.110     0.887    ila/inst/ila_core_inst/DATA_I[212]
    SLICE_X34Y40         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][212]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.910    -0.763    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y40         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][212]_srl8/CLK
                         clock pessimism              0.000    -0.763    
                         clock uncertainty            0.214    -0.549    
    SLICE_X34Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.432    ila/inst/ila_core_inst/shifted_data_in_reg[7][212]_srl8
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  1.320    

Slack (MET) :             1.320ns  (arrival time - required time)
  Source:                 jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][228]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.190%)  route 0.110ns (43.810%))
  Logic Levels:           0  
  Clock Path Skew:        -1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.624     0.624    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.634     0.636    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y41         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     0.777 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q
                         net (fo=3, routed)           0.110     0.887    ila/inst/ila_core_inst/DATA_I[228]
    SLICE_X34Y41         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][228]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.910    -0.763    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y41         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][228]_srl8/CLK
                         clock pessimism              0.000    -0.763    
                         clock uncertainty            0.214    -0.549    
    SLICE_X34Y41         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.432    ila/inst/ila_core_inst/shifted_data_in_reg[7][228]_srl8
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  1.320    

Slack (MET) :             1.323ns  (arrival time - required time)
  Source:                 jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][151]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.816%)  route 0.140ns (52.184%))
  Logic Levels:           0  
  Clock Path Skew:        -1.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.624     0.624    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.634     0.636    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y36         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.128     0.764 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg0_reg[20]/Q
                         net (fo=3, routed)           0.140     0.904    ila/inst/ila_core_inst/DATA_I[151]
    SLICE_X14Y36         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][151]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.911    -0.762    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X14Y36         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][151]_srl8/CLK
                         clock pessimism              0.000    -0.762    
                         clock uncertainty            0.214    -0.548    
    SLICE_X14Y36         SRL16E (Hold_srl16e_CLK_D)
                                                      0.129    -0.419    ila/inst/ila_core_inst/shifted_data_in_reg[7][151]_srl8
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.324ns  (arrival time - required time)
  Source:                 jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][204]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.857%)  route 0.116ns (45.143%))
  Logic Levels:           0  
  Clock Path Skew:        -1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.624     0.624    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.630     0.632    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y38         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     0.773 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg2_reg[9]/Q
                         net (fo=3, routed)           0.116     0.889    ila/inst/ila_core_inst/DATA_I[204]
    SLICE_X38Y39         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][204]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.908    -0.765    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X38Y39         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][204]_srl8/CLK
                         clock pessimism              0.000    -0.765    
                         clock uncertainty            0.214    -0.551    
    SLICE_X38Y39         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.434    ila/inst/ila_core_inst/shifted_data_in_reg[7][204]_srl8
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.328ns  (arrival time - required time)
  Source:                 jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][230]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.190%)  route 0.110ns (43.810%))
  Logic Levels:           0  
  Clock Path Skew:        -1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.624     0.624    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.634     0.636    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y41         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     0.777 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[3]/Q
                         net (fo=3, routed)           0.110     0.887    ila/inst/ila_core_inst/DATA_I[230]
    SLICE_X34Y41         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][230]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.910    -0.763    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y41         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][230]_srl8/CLK
                         clock pessimism              0.000    -0.763    
                         clock uncertainty            0.214    -0.549    
    SLICE_X34Y41         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.440    ila/inst/ila_core_inst/shifted_data_in_reg[7][230]_srl8
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.330ns  (arrival time - required time)
  Source:                 jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][201]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.214%)  route 0.114ns (44.786%))
  Logic Levels:           0  
  Clock Path Skew:        -1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.624     0.624    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.630     0.632    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y39         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.141     0.773 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg2_reg[6]/Q
                         net (fo=3, routed)           0.114     0.888    ila/inst/ila_core_inst/DATA_I[201]
    SLICE_X38Y39         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][201]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.908    -0.765    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X38Y39         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][201]_srl8/CLK
                         clock pessimism              0.000    -0.765    
                         clock uncertainty            0.214    -0.551    
    SLICE_X38Y39         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.442    ila/inst/ila_core_inst/shifted_data_in_reg[7][201]_srl8
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.331ns  (arrival time - required time)
  Source:                 jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][219]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        -1.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.624     0.624    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.630     0.632    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y38         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDRE (Prop_fdre_C_Q)         0.141     0.773 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg2_reg[24]/Q
                         net (fo=3, routed)           0.113     0.886    ila/inst/ila_core_inst/DATA_I[219]
    SLICE_X42Y38         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][219]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.907    -0.766    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X42Y38         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][219]_srl8/CLK
                         clock pessimism              0.000    -0.766    
                         clock uncertainty            0.214    -0.552    
    SLICE_X42Y38         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.444    ila/inst/ila_core_inst/shifted_data_in_reg[7][219]_srl8
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.333ns  (arrival time - required time)
  Source:                 jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg2_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila/inst/ila_core_inst/shifted_data_in_reg[7][221]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.586%)  route 0.122ns (46.414%))
  Logic Levels:           0  
  Clock Path Skew:        -1.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.624     0.624    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.630     0.632    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y38         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDRE (Prop_fdre_C_Q)         0.141     0.773 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg2_reg[26]/Q
                         net (fo=3, routed)           0.122     0.895    ila/inst/ila_core_inst/DATA_I[221]
    SLICE_X42Y38         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][221]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.907    -0.766    ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X42Y38         SRL16E                                       r  ila/inst/ila_core_inst/shifted_data_in_reg[7][221]_srl8/CLK
                         clock pessimism              0.000    -0.766    
                         clock uncertainty            0.214    -0.552    
    SLICE_X42Y38         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.437    ila/inst/ila_core_inst/shifted_data_in_reg[7][221]_srl8
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  1.333    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_jtag2pt_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.933ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.933ns  (required time - arrival time)
  Source:                 jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AESGoogleVault/state_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@40.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.706ns  (logic 0.580ns (21.431%)  route 2.126ns (78.569%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    1.815ns = ( 31.815 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    30.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809    31.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    27.888 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    29.906    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.813    31.815    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y37         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y37         FDRE (Prop_fdre_C_Q)         0.456    32.271 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg0_reg[26]/Q
                         net (fo=3, routed)           2.126    34.398    AESGoogleVault/ks_inst/data_i[26]
    SLICE_X43Y38         LUT4 (Prop_lut4_I0_O)        0.124    34.522 r  AESGoogleVault/ks_inst/state[26]_i_1__0/O
                         net (fo=1, routed)           0.000    34.522    AESGoogleVault/p_1_in__0[26]
    SLICE_X43Y38         FDRE                                         r  AESGoogleVault/state_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    35.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639    36.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         1.677    38.656    AESGoogleVault/clk
    SLICE_X43Y38         FDRE                                         r  AESGoogleVault/state_reg[26]/C
                         clock pessimism              0.000    38.656    
                         clock uncertainty           -0.234    38.422    
    SLICE_X43Y38         FDRE (Setup_fdre_C_D)        0.032    38.454    AESGoogleVault/state_reg[26]
  -------------------------------------------------------------------
                         required time                         38.454    
                         arrival time                         -34.522    
  -------------------------------------------------------------------
                         slack                                  3.933    

Slack (MET) :             4.121ns  (required time - arrival time)
  Source:                 jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AESGoogleVault/state_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@40.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.520ns  (logic 0.580ns (23.017%)  route 1.940ns (76.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 38.659 - 40.000 ) 
    Source Clock Delay      (SCD):    1.815ns = ( 31.815 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    30.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809    31.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    27.888 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    29.906    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.813    31.815    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y37         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y37         FDRE (Prop_fdre_C_Q)         0.456    32.271 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg0_reg[25]/Q
                         net (fo=3, routed)           1.940    34.211    AESGoogleVault/ks_inst/data_i[25]
    SLICE_X41Y38         LUT3 (Prop_lut3_I0_O)        0.124    34.335 r  AESGoogleVault/ks_inst/state[25]_i_1__0/O
                         net (fo=1, routed)           0.000    34.335    AESGoogleVault/p_1_in__0[25]
    SLICE_X41Y38         FDRE                                         r  AESGoogleVault/state_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    35.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639    36.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         1.680    38.659    AESGoogleVault/clk
    SLICE_X41Y38         FDRE                                         r  AESGoogleVault/state_reg[25]/C
                         clock pessimism              0.000    38.659    
                         clock uncertainty           -0.234    38.425    
    SLICE_X41Y38         FDRE (Setup_fdre_C_D)        0.031    38.456    AESGoogleVault/state_reg[25]
  -------------------------------------------------------------------
                         required time                         38.456    
                         arrival time                         -34.335    
  -------------------------------------------------------------------
                         slack                                  4.121    

Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AESGoogleVault/state_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@40.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.396ns  (logic 0.580ns (24.209%)  route 1.816ns (75.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 38.658 - 40.000 ) 
    Source Clock Delay      (SCD):    1.815ns = ( 31.815 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    30.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809    31.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    27.888 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    29.906    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.813    31.815    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y37         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y37         FDRE (Prop_fdre_C_Q)         0.456    32.271 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg0_reg[24]/Q
                         net (fo=3, routed)           1.816    34.087    AESGoogleVault/ks_inst/data_i[24]
    SLICE_X40Y37         LUT3 (Prop_lut3_I0_O)        0.124    34.211 r  AESGoogleVault/ks_inst/state[24]_i_1__0/O
                         net (fo=1, routed)           0.000    34.211    AESGoogleVault/p_1_in__0[24]
    SLICE_X40Y37         FDRE                                         r  AESGoogleVault/state_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    35.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639    36.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         1.679    38.658    AESGoogleVault/clk
    SLICE_X40Y37         FDRE                                         r  AESGoogleVault/state_reg[24]/C
                         clock pessimism              0.000    38.658    
                         clock uncertainty           -0.234    38.424    
    SLICE_X40Y37         FDRE (Setup_fdre_C_D)        0.029    38.453    AESGoogleVault/state_reg[24]
  -------------------------------------------------------------------
                         required time                         38.453    
                         arrival time                         -34.211    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.293ns  (required time - arrival time)
  Source:                 jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AESGoogleVault/state_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@40.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.353ns  (logic 0.718ns (30.508%)  route 1.635ns (69.492%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 38.665 - 40.000 ) 
    Source Clock Delay      (SCD):    1.816ns = ( 31.816 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    30.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809    31.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    27.888 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    29.906    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.814    31.816    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y40         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.419    32.235 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[20]/Q
                         net (fo=3, routed)           1.635    33.871    AESGoogleVault/ks_inst/data_i[116]
    SLICE_X33Y46         LUT3 (Prop_lut3_I0_O)        0.299    34.170 r  AESGoogleVault/ks_inst/state[116]_i_1__0/O
                         net (fo=1, routed)           0.000    34.170    AESGoogleVault/p_1_in__0[116]
    SLICE_X33Y46         FDRE                                         r  AESGoogleVault/state_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    35.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639    36.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         1.686    38.665    AESGoogleVault/clk
    SLICE_X33Y46         FDRE                                         r  AESGoogleVault/state_reg[116]/C
                         clock pessimism              0.000    38.665    
                         clock uncertainty           -0.234    38.431    
    SLICE_X33Y46         FDRE (Setup_fdre_C_D)        0.031    38.462    AESGoogleVault/state_reg[116]
  -------------------------------------------------------------------
                         required time                         38.462    
                         arrival time                         -34.170    
  -------------------------------------------------------------------
                         slack                                  4.293    

Slack (MET) :             4.337ns  (required time - arrival time)
  Source:                 jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AESGoogleVault/state_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@40.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.300ns  (logic 0.716ns (31.136%)  route 1.584ns (68.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 38.657 - 40.000 ) 
    Source Clock Delay      (SCD):    1.815ns = ( 31.815 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    30.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809    31.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    27.888 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    29.906    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.813    31.815    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y37         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y37         FDRE (Prop_fdre_C_Q)         0.419    32.234 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg0_reg[30]/Q
                         net (fo=3, routed)           1.584    33.818    AESGoogleVault/ks_inst/data_i[30]
    SLICE_X45Y39         LUT3 (Prop_lut3_I0_O)        0.297    34.115 r  AESGoogleVault/ks_inst/state[30]_i_1__0/O
                         net (fo=1, routed)           0.000    34.115    AESGoogleVault/p_1_in__0[30]
    SLICE_X45Y39         FDRE                                         r  AESGoogleVault/state_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    35.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639    36.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         1.678    38.657    AESGoogleVault/clk
    SLICE_X45Y39         FDRE                                         r  AESGoogleVault/state_reg[30]/C
                         clock pessimism              0.000    38.657    
                         clock uncertainty           -0.234    38.423    
    SLICE_X45Y39         FDRE (Setup_fdre_C_D)        0.029    38.452    AESGoogleVault/state_reg[30]
  -------------------------------------------------------------------
                         required time                         38.452    
                         arrival time                         -34.115    
  -------------------------------------------------------------------
                         slack                                  4.337    

Slack (MET) :             4.368ns  (required time - arrival time)
  Source:                 jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AESGoogleVault/state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@40.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.276ns  (logic 0.580ns (25.485%)  route 1.696ns (74.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 38.662 - 40.000 ) 
    Source Clock Delay      (SCD):    1.816ns = ( 31.816 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    30.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809    31.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    27.888 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    29.906    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.814    31.816    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y37         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.456    32.272 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=3, routed)           1.696    33.968    AESGoogleVault/ks_inst/data_i[9]
    SLICE_X37Y39         LUT3 (Prop_lut3_I0_O)        0.124    34.092 r  AESGoogleVault/ks_inst/state[9]_i_1__0/O
                         net (fo=1, routed)           0.000    34.092    AESGoogleVault/p_1_in__0[9]
    SLICE_X37Y39         FDRE                                         r  AESGoogleVault/state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    35.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639    36.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         1.683    38.662    AESGoogleVault/clk
    SLICE_X37Y39         FDRE                                         r  AESGoogleVault/state_reg[9]/C
                         clock pessimism              0.000    38.662    
                         clock uncertainty           -0.234    38.428    
    SLICE_X37Y39         FDRE (Setup_fdre_C_D)        0.032    38.460    AESGoogleVault/state_reg[9]
  -------------------------------------------------------------------
                         required time                         38.460    
                         arrival time                         -34.092    
  -------------------------------------------------------------------
                         slack                                  4.368    

Slack (MET) :             4.396ns  (required time - arrival time)
  Source:                 jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AESGoogleVault/state_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@40.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.250ns  (logic 0.716ns (31.827%)  route 1.534ns (68.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 38.668 - 40.000 ) 
    Source Clock Delay      (SCD):    1.817ns = ( 31.817 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    30.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809    31.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    27.888 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    29.906    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.815    31.817    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y41         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.419    32.236 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[8]/Q
                         net (fo=3, routed)           1.534    33.770    AESGoogleVault/ks_inst/data_i[104]
    SLICE_X24Y48         LUT3 (Prop_lut3_I0_O)        0.297    34.067 r  AESGoogleVault/ks_inst/state[104]_i_1__0/O
                         net (fo=1, routed)           0.000    34.067    AESGoogleVault/p_1_in__0[104]
    SLICE_X24Y48         FDRE                                         r  AESGoogleVault/state_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    35.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639    36.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         1.689    38.668    AESGoogleVault/clk
    SLICE_X24Y48         FDRE                                         r  AESGoogleVault/state_reg[104]/C
                         clock pessimism              0.000    38.668    
                         clock uncertainty           -0.234    38.434    
    SLICE_X24Y48         FDRE (Setup_fdre_C_D)        0.029    38.463    AESGoogleVault/state_reg[104]
  -------------------------------------------------------------------
                         required time                         38.463    
                         arrival time                         -34.067    
  -------------------------------------------------------------------
                         slack                                  4.396    

Slack (MET) :             4.459ns  (required time - arrival time)
  Source:                 jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AESGoogleVault/state_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@40.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.185ns  (logic 0.580ns (26.541%)  route 1.605ns (73.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 38.663 - 40.000 ) 
    Source Clock Delay      (SCD):    1.814ns = ( 31.814 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    30.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809    31.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    27.888 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    29.906    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.812    31.814    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y36         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.456    32.270 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.605    33.876    AESGoogleVault/ks_inst/data_i[16]
    SLICE_X28Y38         LUT3 (Prop_lut3_I0_O)        0.124    34.000 r  AESGoogleVault/ks_inst/state[16]_i_1__0/O
                         net (fo=1, routed)           0.000    34.000    AESGoogleVault/p_1_in__0[16]
    SLICE_X28Y38         FDRE                                         r  AESGoogleVault/state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    35.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639    36.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         1.684    38.663    AESGoogleVault/clk
    SLICE_X28Y38         FDRE                                         r  AESGoogleVault/state_reg[16]/C
                         clock pessimism              0.000    38.663    
                         clock uncertainty           -0.234    38.429    
    SLICE_X28Y38         FDRE (Setup_fdre_C_D)        0.029    38.458    AESGoogleVault/state_reg[16]
  -------------------------------------------------------------------
                         required time                         38.458    
                         arrival time                         -34.000    
  -------------------------------------------------------------------
                         slack                                  4.459    

Slack (MET) :             4.463ns  (required time - arrival time)
  Source:                 jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AESGoogleVault/state_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@40.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.179ns  (logic 0.580ns (26.622%)  route 1.599ns (73.378%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 38.662 - 40.000 ) 
    Source Clock Delay      (SCD):    1.815ns = ( 31.815 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    30.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809    31.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    27.888 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    29.906    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.813    31.815    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y38         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38         FDRE (Prop_fdre_C_Q)         0.456    32.271 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg0_reg[12]/Q
                         net (fo=3, routed)           1.599    33.870    AESGoogleVault/ks_inst/data_i[12]
    SLICE_X36Y39         LUT3 (Prop_lut3_I0_O)        0.124    33.994 r  AESGoogleVault/ks_inst/state[12]_i_1__0/O
                         net (fo=1, routed)           0.000    33.994    AESGoogleVault/p_1_in__0[12]
    SLICE_X36Y39         FDRE                                         r  AESGoogleVault/state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    35.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639    36.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         1.683    38.662    AESGoogleVault/clk
    SLICE_X36Y39         FDRE                                         r  AESGoogleVault/state_reg[12]/C
                         clock pessimism              0.000    38.662    
                         clock uncertainty           -0.234    38.428    
    SLICE_X36Y39         FDRE (Setup_fdre_C_D)        0.029    38.457    AESGoogleVault/state_reg[12]
  -------------------------------------------------------------------
                         required time                         38.457    
                         arrival time                         -33.994    
  -------------------------------------------------------------------
                         slack                                  4.463    

Slack (MET) :             4.472ns  (required time - arrival time)
  Source:                 jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AESGoogleVault/state_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@40.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.166ns  (logic 0.718ns (33.145%)  route 1.448ns (66.855%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    1.815ns = ( 31.815 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    30.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809    31.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    27.888 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    29.906    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.813    31.815    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y38         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38         FDRE (Prop_fdre_C_Q)         0.419    32.234 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q
                         net (fo=3, routed)           1.448    33.683    AESGoogleVault/ks_inst/data_i[14]
    SLICE_X43Y38         LUT4 (Prop_lut4_I0_O)        0.299    33.982 r  AESGoogleVault/ks_inst/state[14]_i_1__0/O
                         net (fo=1, routed)           0.000    33.982    AESGoogleVault/p_1_in__0[14]
    SLICE_X43Y38         FDRE                                         r  AESGoogleVault/state_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    35.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639    36.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         1.677    38.656    AESGoogleVault/clk
    SLICE_X43Y38         FDRE                                         r  AESGoogleVault/state_reg[14]/C
                         clock pessimism              0.000    38.656    
                         clock uncertainty           -0.234    38.422    
    SLICE_X43Y38         FDRE (Setup_fdre_C_D)        0.031    38.453    AESGoogleVault/state_reg[14]
  -------------------------------------------------------------------
                         required time                         38.453    
                         arrival time                         -33.982    
  -------------------------------------------------------------------
                         slack                                  4.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.367ns  (arrival time - required time)
  Source:                 jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AESGoogleVault/state_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.209ns (64.832%)  route 0.113ns (35.168%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.624     0.624    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.639     0.641    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y43         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.164     0.805 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q
                         net (fo=3, routed)           0.113     0.919    AESGoogleVault/ks_inst/data_i[35]
    SLICE_X14Y43         LUT3 (Prop_lut3_I0_O)        0.045     0.964 r  AESGoogleVault/ks_inst/state[35]_i_1__0/O
                         net (fo=1, routed)           0.000     0.964    AESGoogleVault/p_1_in__0[35]
    SLICE_X14Y43         FDRE                                         r  AESGoogleVault/state_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         0.916    -0.757    AESGoogleVault/clk
    SLICE_X14Y43         FDRE                                         r  AESGoogleVault/state_reg[35]/C
                         clock pessimism              0.000    -0.757    
                         clock uncertainty            0.234    -0.523    
    SLICE_X14Y43         FDRE (Hold_fdre_C_D)         0.120    -0.403    AESGoogleVault/state_reg[35]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.425ns  (arrival time - required time)
  Source:                 jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigger_0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.212ns (57.837%)  route 0.155ns (42.163%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.624     0.624    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.638     0.640    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y41         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.164     0.804 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg4_reg[0]/Q
                         net (fo=3, routed)           0.155     0.959    trigger_0/A
    SLICE_X13Y39         LUT5 (Prop_lut5_I2_O)        0.048     1.007 r  trigger_0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.007    trigger_0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X13Y39         FDRE                                         r  trigger_0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         0.914    -0.759    trigger_0/clk
    SLICE_X13Y39         FDRE                                         r  trigger_0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.000    -0.759    
                         clock uncertainty            0.234    -0.525    
    SLICE_X13Y39         FDRE (Hold_fdre_C_D)         0.107    -0.418    trigger_0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  1.425    

Slack (MET) :             1.430ns  (arrival time - required time)
  Source:                 jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AESGoogleVault/state_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.647%)  route 0.147ns (41.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.624     0.624    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.639     0.641    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y43         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.164     0.805 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg1_reg[2]/Q
                         net (fo=3, routed)           0.147     0.953    AESGoogleVault/ks_inst/data_i[34]
    SLICE_X16Y43         LUT3 (Prop_lut3_I0_O)        0.045     0.998 r  AESGoogleVault/ks_inst/state[34]_i_1__0/O
                         net (fo=1, routed)           0.000     0.998    AESGoogleVault/p_1_in__0[34]
    SLICE_X16Y43         FDRE                                         r  AESGoogleVault/state_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         0.916    -0.757    AESGoogleVault/clk
    SLICE_X16Y43         FDRE                                         r  AESGoogleVault/state_reg[34]/C
                         clock pessimism              0.000    -0.757    
                         clock uncertainty            0.234    -0.523    
    SLICE_X16Y43         FDRE (Hold_fdre_C_D)         0.091    -0.432    AESGoogleVault/state_reg[34]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.431ns  (arrival time - required time)
  Source:                 jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AESGoogleVault/state_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.035%)  route 0.171ns (47.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.624     0.624    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.637     0.639    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y40         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg1_reg[23]/Q
                         net (fo=3, routed)           0.171     0.952    AESGoogleVault/ks_inst/data_i[55]
    SLICE_X25Y41         LUT3 (Prop_lut3_I0_O)        0.045     0.997 r  AESGoogleVault/ks_inst/state[55]_i_1__0/O
                         net (fo=1, routed)           0.000     0.997    AESGoogleVault/p_1_in__0[55]
    SLICE_X25Y41         FDRE                                         r  AESGoogleVault/state_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         0.914    -0.759    AESGoogleVault/clk
    SLICE_X25Y41         FDRE                                         r  AESGoogleVault/state_reg[55]/C
                         clock pessimism              0.000    -0.759    
                         clock uncertainty            0.234    -0.525    
    SLICE_X25Y41         FDRE (Hold_fdre_C_D)         0.091    -0.434    AESGoogleVault/state_reg[55]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  1.431    

Slack (MET) :             1.431ns  (arrival time - required time)
  Source:                 jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AESGoogleVault/state_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.864%)  route 0.173ns (48.136%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.624     0.624    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.637     0.639    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y40         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg1_reg[19]/Q
                         net (fo=3, routed)           0.173     0.953    AESGoogleVault/ks_inst/data_i[51]
    SLICE_X22Y40         LUT3 (Prop_lut3_I0_O)        0.045     0.998 r  AESGoogleVault/ks_inst/state[51]_i_1__0/O
                         net (fo=1, routed)           0.000     0.998    AESGoogleVault/p_1_in__0[51]
    SLICE_X22Y40         FDRE                                         r  AESGoogleVault/state_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         0.915    -0.758    AESGoogleVault/clk
    SLICE_X22Y40         FDRE                                         r  AESGoogleVault/state_reg[51]/C
                         clock pessimism              0.000    -0.758    
                         clock uncertainty            0.234    -0.524    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.091    -0.433    AESGoogleVault/state_reg[51]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  1.431    

Slack (MET) :             1.438ns  (arrival time - required time)
  Source:                 jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigger_0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.489%)  route 0.155ns (42.511%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.624     0.624    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.638     0.640    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y41         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.164     0.804 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg4_reg[0]/Q
                         net (fo=3, routed)           0.155     0.959    trigger_0/A
    SLICE_X13Y39         LUT5 (Prop_lut5_I2_O)        0.045     1.004 r  trigger_0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.004    trigger_0/FSM_sequential_state[0]_i_1_n_0
    SLICE_X13Y39         FDRE                                         r  trigger_0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         0.914    -0.759    trigger_0/clk
    SLICE_X13Y39         FDRE                                         r  trigger_0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.000    -0.759    
                         clock uncertainty            0.234    -0.525    
    SLICE_X13Y39         FDRE (Hold_fdre_C_D)         0.091    -0.434    trigger_0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.454ns  (arrival time - required time)
  Source:                 jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AESGoogleVault/state_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.246ns (59.901%)  route 0.165ns (40.099%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.624     0.624    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.639     0.641    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y43         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.148     0.789 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg1_reg[7]/Q
                         net (fo=3, routed)           0.165     0.954    AESGoogleVault/ks_inst/data_i[39]
    SLICE_X14Y43         LUT3 (Prop_lut3_I0_O)        0.098     1.052 r  AESGoogleVault/ks_inst/state[39]_i_1__0/O
                         net (fo=1, routed)           0.000     1.052    AESGoogleVault/p_1_in__0[39]
    SLICE_X14Y43         FDRE                                         r  AESGoogleVault/state_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         0.916    -0.757    AESGoogleVault/clk
    SLICE_X14Y43         FDRE                                         r  AESGoogleVault/state_reg[39]/C
                         clock pessimism              0.000    -0.757    
                         clock uncertainty            0.234    -0.523    
    SLICE_X14Y43         FDRE (Hold_fdre_C_D)         0.121    -0.402    AESGoogleVault/state_reg[39]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.488ns  (arrival time - required time)
  Source:                 jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AESGoogleVault/state_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.633%)  route 0.231ns (55.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.624     0.624    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.637     0.639    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y40         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg1_reg[21]/Q
                         net (fo=3, routed)           0.231     1.011    AESGoogleVault/ks_inst/data_i[53]
    SLICE_X22Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.056 r  AESGoogleVault/ks_inst/state[53]_i_1__0/O
                         net (fo=1, routed)           0.000     1.056    AESGoogleVault/p_1_in__0[53]
    SLICE_X22Y40         FDRE                                         r  AESGoogleVault/state_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         0.915    -0.758    AESGoogleVault/clk
    SLICE_X22Y40         FDRE                                         r  AESGoogleVault/state_reg[53]/C
                         clock pessimism              0.000    -0.758    
                         clock uncertainty            0.234    -0.524    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.092    -0.432    AESGoogleVault/state_reg[53]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.497ns  (arrival time - required time)
  Source:                 jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AESGoogleVault/state_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.636%)  route 0.240ns (56.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.624     0.624    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.634     0.636    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y41         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     0.777 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg3_reg[2]/Q
                         net (fo=3, routed)           0.240     1.017    AESGoogleVault/ks_inst/data_i[98]
    SLICE_X33Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.062 r  AESGoogleVault/ks_inst/state[98]_i_1__0/O
                         net (fo=1, routed)           0.000     1.062    AESGoogleVault/p_1_in__0[98]
    SLICE_X33Y47         FDRE                                         r  AESGoogleVault/state_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         0.913    -0.760    AESGoogleVault/clk
    SLICE_X33Y47         FDRE                                         r  AESGoogleVault/state_reg[98]/C
                         clock pessimism              0.000    -0.760    
                         clock uncertainty            0.234    -0.526    
    SLICE_X33Y47         FDRE (Hold_fdre_C_D)         0.092    -0.434    AESGoogleVault/state_reg[98]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  1.497    

Slack (MET) :             1.507ns  (arrival time - required time)
  Source:                 jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AESGoogleVault/state_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out1_jtag2pt_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.269%)  route 0.224ns (51.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.624     0.624    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.639     0.641    jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y43         FDRE                                         r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.164     0.805 r  jtag2pt_i/aes_reg_0/inst/aes_reg_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=3, routed)           0.224     1.029    AESGoogleVault/ks_inst/data_i[33]
    SLICE_X17Y43         LUT3 (Prop_lut3_I0_O)        0.045     1.074 r  AESGoogleVault/ks_inst/state[33]_i_1__0/O
                         net (fo=1, routed)           0.000     1.074    AESGoogleVault/p_1_in__0[33]
    SLICE_X17Y43         FDRE                                         r  AESGoogleVault/state_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=663, routed)         0.916    -0.757    AESGoogleVault/clk
    SLICE_X17Y43         FDRE                                         r  AESGoogleVault/state_reg[33]/C
                         clock pessimism              0.000    -0.757    
                         clock uncertainty            0.234    -0.523    
    SLICE_X17Y43         FDRE (Hold_fdre_C_D)         0.091    -0.432    AESGoogleVault/state_reg[33]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  1.507    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        3.614ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.156ns  (logic 0.419ns (36.253%)  route 0.737ns (63.747%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X47Y26         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.737     1.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X50Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X50Y26         FDCE (Setup_fdce_C_D)       -0.230     4.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.770    
                         arrival time                          -1.156    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.712ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.023ns  (logic 0.419ns (40.946%)  route 0.604ns (59.054%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X48Y22         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.604     1.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X47Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X47Y23         FDCE (Setup_fdce_C_D)       -0.265     4.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.735    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                  3.712    

Slack (MET) :             3.831ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.074ns  (logic 0.456ns (42.444%)  route 0.618ns (57.556%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X49Y22         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.618     1.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X47Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X47Y22         FDCE (Setup_fdce_C_D)       -0.095     4.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -1.074    
  -------------------------------------------------------------------
                         slack                                  3.831    

Slack (MET) :             3.844ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.061ns  (logic 0.456ns (42.988%)  route 0.605ns (57.012%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X48Y22         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.605     1.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X48Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X48Y23         FDCE (Setup_fdce_C_D)       -0.095     4.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -1.061    
  -------------------------------------------------------------------
                         slack                                  3.844    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.037ns  (logic 0.456ns (43.973%)  route 0.581ns (56.027%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X48Y22         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.581     1.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X47Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X47Y23         FDCE (Setup_fdce_C_D)       -0.095     4.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.902ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.003ns  (logic 0.518ns (51.652%)  route 0.485ns (48.348%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X46Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.485     1.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X48Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X48Y25         FDCE (Setup_fdce_C_D)       -0.095     4.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -1.003    
  -------------------------------------------------------------------
                         slack                                  3.902    

Slack (MET) :             3.903ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.054ns  (logic 0.456ns (43.255%)  route 0.598ns (56.745%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X47Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.598     1.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X50Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X50Y26         FDCE (Setup_fdce_C_D)       -0.043     4.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.957    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                  3.903    

Slack (MET) :             3.986ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.919ns  (logic 0.456ns (49.604%)  route 0.463ns (50.396%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X47Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.463     0.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X48Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X48Y26         FDCE (Setup_fdce_C_D)       -0.095     4.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -0.919    
  -------------------------------------------------------------------
                         slack                                  3.986    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out1_jtag2pt_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      998.378ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.378ns  (required time - arrival time)
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag2pt_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.527ns  (logic 0.456ns (29.864%)  route 1.071ns (70.136%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35                                       0.000     0.000 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           1.071     1.527    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X4Y35          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X4Y35          FDRE (Setup_fdre_C_D)       -0.095   999.905    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -1.527    
  -------------------------------------------------------------------
                         slack                                998.378    

Slack (MET) :             998.389ns  (required time - arrival time)
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag2pt_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.516ns  (logic 0.456ns (30.078%)  route 1.060ns (69.922%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14                                       0.000     0.000 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           1.060     1.516    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X5Y13          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X5Y13          FDRE (Setup_fdre_C_D)       -0.095   999.905    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -1.516    
  -------------------------------------------------------------------
                         slack                                998.389    

Slack (MET) :             998.433ns  (required time - arrival time)
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag2pt_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.520ns  (logic 0.456ns (30.001%)  route 1.064ns (69.999%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33                                       0.000     0.000 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           1.064     1.520    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X6Y33          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X6Y33          FDRE (Setup_fdre_C_D)       -0.047   999.953    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.953    
                         arrival time                          -1.520    
  -------------------------------------------------------------------
                         slack                                998.433    

Slack (MET) :             998.477ns  (required time - arrival time)
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag2pt_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.428ns  (logic 0.518ns (36.269%)  route 0.910ns (63.731%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24                                       0.000     0.000 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.910     1.428    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X5Y24          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X5Y24          FDRE (Setup_fdre_C_D)       -0.095   999.905    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -1.428    
  -------------------------------------------------------------------
                         slack                                998.477    

Slack (MET) :             998.634ns  (required time - arrival time)
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag2pt_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.096ns  (logic 0.419ns (38.221%)  route 0.677ns (61.779%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25                                       0.000     0.000 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.677     1.096    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X5Y25          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X5Y25          FDRE (Setup_fdre_C_D)       -0.270   999.730    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.730    
                         arrival time                          -1.096    
  -------------------------------------------------------------------
                         slack                                998.634    

Slack (MET) :             998.645ns  (required time - arrival time)
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag2pt_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.091ns  (logic 0.478ns (43.825%)  route 0.613ns (56.175%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24                                       0.000     0.000 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.613     1.091    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X5Y24          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X5Y24          FDRE (Setup_fdre_C_D)       -0.264   999.736    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.736    
                         arrival time                          -1.091    
  -------------------------------------------------------------------
                         slack                                998.645    

Slack (MET) :             998.709ns  (required time - arrival time)
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag2pt_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.024ns  (logic 0.419ns (40.907%)  route 0.605ns (59.093%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26                                       0.000     0.000 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.605     1.024    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X4Y26          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X4Y26          FDRE (Setup_fdre_C_D)       -0.267   999.733    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.733    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                998.709    

Slack (MET) :             998.718ns  (required time - arrival time)
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag2pt_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.061ns  (logic 0.478ns (45.069%)  route 0.583ns (54.931%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13                                      0.000     0.000 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.583     1.061    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X14Y14         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X14Y14         FDRE (Setup_fdre_C_D)       -0.221   999.779    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.779    
                         arrival time                          -1.061    
  -------------------------------------------------------------------
                         slack                                998.718    

Slack (MET) :             998.719ns  (required time - arrival time)
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag2pt_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.063ns  (logic 0.419ns (39.407%)  route 0.644ns (60.593%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33                                       0.000     0.000 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.644     1.063    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X2Y33          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X2Y33          FDRE (Setup_fdre_C_D)       -0.218   999.782    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.782    
                         arrival time                          -1.063    
  -------------------------------------------------------------------
                         slack                                998.719    

Slack (MET) :             998.724ns  (required time - arrival time)
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag2pt_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.060ns  (logic 0.478ns (45.079%)  route 0.582ns (54.921%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10                                      0.000     0.000 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X12Y10         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.582     1.060    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X14Y12         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X14Y12         FDRE (Setup_fdre_C_D)       -0.216   999.784    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.784    
                         arrival time                          -1.060    
  -------------------------------------------------------------------
                         slack                                998.724    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.350ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.227ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 0.456ns (20.999%)  route 1.716ns (79.001%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 3.637 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.802    -0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X45Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.282 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.716     1.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X52Y29         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.658     3.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X52Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.496     4.133    
                         clock uncertainty           -0.067     4.066    
    SLICE_X52Y29         FDCE (Recov_fdce_C_CLR)     -0.405     3.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                          3.661    
                         arrival time                          -1.434    
  -------------------------------------------------------------------
                         slack                                  2.227    

Slack (MET) :             2.275ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.456ns (20.689%)  route 1.748ns (79.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 3.646 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.802    -0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X45Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.282 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.748     1.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X48Y29         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.667     3.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X48Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/C
                         clock pessimism              0.568     4.214    
                         clock uncertainty           -0.067     4.147    
    SLICE_X48Y29         FDCE (Recov_fdce_C_CLR)     -0.405     3.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]
  -------------------------------------------------------------------
                         required time                          3.742    
                         arrival time                          -1.466    
  -------------------------------------------------------------------
                         slack                                  2.275    

Slack (MET) :             2.275ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.456ns (20.689%)  route 1.748ns (79.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 3.646 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.802    -0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X45Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.282 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.748     1.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X48Y29         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.667     3.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X48Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/C
                         clock pessimism              0.568     4.214    
                         clock uncertainty           -0.067     4.147    
    SLICE_X48Y29         FDCE (Recov_fdce_C_CLR)     -0.405     3.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          3.742    
                         arrival time                          -1.466    
  -------------------------------------------------------------------
                         slack                                  2.275    

Slack (MET) :             2.275ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.456ns (20.689%)  route 1.748ns (79.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 3.646 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.802    -0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X45Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.282 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.748     1.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X48Y29         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.667     3.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X48Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/C
                         clock pessimism              0.568     4.214    
                         clock uncertainty           -0.067     4.147    
    SLICE_X48Y29         FDCE (Recov_fdce_C_CLR)     -0.405     3.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                          3.742    
                         arrival time                          -1.466    
  -------------------------------------------------------------------
                         slack                                  2.275    

Slack (MET) :             2.280ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.456ns (20.730%)  route 1.744ns (79.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 3.646 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.802    -0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X45Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.282 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.744     1.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X49Y29         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.667     3.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X49Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism              0.568     4.214    
                         clock uncertainty           -0.067     4.147    
    SLICE_X49Y29         FDCE (Recov_fdce_C_CLR)     -0.405     3.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                          3.742    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                  2.280    

Slack (MET) :             2.280ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.456ns (20.730%)  route 1.744ns (79.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 3.646 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.802    -0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X45Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.282 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.744     1.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X49Y29         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.667     3.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X49Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/C
                         clock pessimism              0.568     4.214    
                         clock uncertainty           -0.067     4.147    
    SLICE_X49Y29         FDCE (Recov_fdce_C_CLR)     -0.405     3.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                          3.742    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                  2.280    

Slack (MET) :             2.280ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.456ns (20.730%)  route 1.744ns (79.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 3.646 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.802    -0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X45Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.282 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.744     1.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X49Y29         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.667     3.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X49Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/C
                         clock pessimism              0.568     4.214    
                         clock uncertainty           -0.067     4.147    
    SLICE_X49Y29         FDCE (Recov_fdce_C_CLR)     -0.405     3.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]
  -------------------------------------------------------------------
                         required time                          3.742    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                  2.280    

Slack (MET) :             2.280ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.456ns (20.730%)  route 1.744ns (79.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 3.646 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.802    -0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X45Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.282 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.744     1.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X49Y29         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.667     3.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X49Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/C
                         clock pessimism              0.568     4.214    
                         clock uncertainty           -0.067     4.147    
    SLICE_X49Y29         FDCE (Recov_fdce_C_CLR)     -0.405     3.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]
  -------------------------------------------------------------------
                         required time                          3.742    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                  2.280    

Slack (MET) :             2.360ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.456ns (22.370%)  route 1.582ns (77.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 3.637 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.802    -0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X45Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.282 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.582     1.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X52Y30         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.658     3.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X52Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.496     4.133    
                         clock uncertainty           -0.067     4.066    
    SLICE_X52Y30         FDCE (Recov_fdce_C_CLR)     -0.405     3.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                          3.661    
                         arrival time                          -1.301    
  -------------------------------------------------------------------
                         slack                                  2.360    

Slack (MET) :             2.360ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.456ns (22.370%)  route 1.582ns (77.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 3.637 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.802    -0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X45Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.282 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.582     1.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X52Y30         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.658     3.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X52Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]/C
                         clock pessimism              0.496     4.133    
                         clock uncertainty           -0.067     4.066    
    SLICE_X52Y30         FDCE (Recov_fdce_C_CLR)     -0.405     3.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]
  -------------------------------------------------------------------
                         required time                          3.661    
                         arrival time                          -1.301    
  -------------------------------------------------------------------
                         slack                                  2.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.612%)  route 0.131ns (44.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.625    -0.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X46Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.131    -0.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X45Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.900    -0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X45Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.272    -0.502    
    SLICE_X45Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.067%)  route 0.194ns (57.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.619    -0.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.404 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.194    -0.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X49Y23         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.892    -0.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X49Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.272    -0.510    
    SLICE_X49Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.067%)  route 0.194ns (57.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.619    -0.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.404 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.194    -0.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X49Y23         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.892    -0.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X49Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.272    -0.510    
    SLICE_X49Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.067%)  route 0.194ns (57.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.619    -0.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.404 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.194    -0.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X49Y23         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.892    -0.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X49Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.272    -0.510    
    SLICE_X49Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.067%)  route 0.194ns (57.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.619    -0.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.404 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.194    -0.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X49Y23         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.892    -0.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X49Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.272    -0.510    
    SLICE_X49Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.067%)  route 0.194ns (57.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.619    -0.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.404 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.194    -0.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X49Y23         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.892    -0.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X49Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism              0.272    -0.510    
    SLICE_X49Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.067%)  route 0.194ns (57.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.619    -0.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.404 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.194    -0.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X49Y23         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.892    -0.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X49Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism              0.272    -0.510    
    SLICE_X49Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.067%)  route 0.194ns (57.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.619    -0.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.404 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.194    -0.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X49Y23         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.892    -0.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X49Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism              0.272    -0.510    
    SLICE_X49Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.000%)  route 0.203ns (59.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.621    -0.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDPE (Prop_fdpe_C_Q)         0.141    -0.402 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.203    -0.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X45Y27         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.896    -0.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X45Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.272    -0.506    
    SLICE_X45Y27         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.000%)  route 0.203ns (59.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.621    -0.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDPE (Prop_fdpe_C_Q)         0.141    -0.402 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.203    -0.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X45Y27         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.896    -0.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X45Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.272    -0.506    
    SLICE_X45Y27         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.402    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.405ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.903ns (21.671%)  route 3.264ns (78.329%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 36.374 - 33.000 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.620     3.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.478     4.265 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.899     6.164    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X44Y73         LUT4 (Prop_lut4_I2_O)        0.301     6.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.718     7.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X44Y62         LUT1 (Prop_lut1_I0_O)        0.124     7.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.646     7.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X46Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775    34.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.508    36.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.381    36.755    
                         clock uncertainty           -0.035    36.720    
    SLICE_X46Y60         FDCE (Recov_fdce_C_CLR)     -0.361    36.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.359    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                 28.405    

Slack (MET) :             28.447ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.903ns (21.671%)  route 3.264ns (78.329%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 36.374 - 33.000 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.620     3.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.478     4.265 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.899     6.164    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X44Y73         LUT4 (Prop_lut4_I2_O)        0.301     6.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.718     7.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X44Y62         LUT1 (Prop_lut1_I0_O)        0.124     7.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.646     7.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X46Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775    34.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.508    36.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.381    36.755    
                         clock uncertainty           -0.035    36.720    
    SLICE_X46Y60         FDCE (Recov_fdce_C_CLR)     -0.319    36.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.401    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                 28.447    

Slack (MET) :             28.447ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.903ns (21.671%)  route 3.264ns (78.329%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 36.374 - 33.000 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.620     3.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.478     4.265 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.899     6.164    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X44Y73         LUT4 (Prop_lut4_I2_O)        0.301     6.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.718     7.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X44Y62         LUT1 (Prop_lut1_I0_O)        0.124     7.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.646     7.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X46Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775    34.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.508    36.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.381    36.755    
                         clock uncertainty           -0.035    36.720    
    SLICE_X46Y60         FDCE (Recov_fdce_C_CLR)     -0.319    36.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.401    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                 28.447    

Slack (MET) :             28.447ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.903ns (21.671%)  route 3.264ns (78.329%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 36.374 - 33.000 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.620     3.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.478     4.265 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.899     6.164    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X44Y73         LUT4 (Prop_lut4_I2_O)        0.301     6.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.718     7.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X44Y62         LUT1 (Prop_lut1_I0_O)        0.124     7.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.646     7.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X46Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775    34.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.508    36.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.381    36.755    
                         clock uncertainty           -0.035    36.720    
    SLICE_X46Y60         FDCE (Recov_fdce_C_CLR)     -0.319    36.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.401    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                 28.447    

Slack (MET) :             28.447ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.903ns (21.671%)  route 3.264ns (78.329%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 36.374 - 33.000 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.620     3.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.478     4.265 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.899     6.164    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X44Y73         LUT4 (Prop_lut4_I2_O)        0.301     6.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.718     7.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X44Y62         LUT1 (Prop_lut1_I0_O)        0.124     7.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.646     7.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X46Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775    34.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.508    36.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.381    36.755    
                         clock uncertainty           -0.035    36.720    
    SLICE_X46Y60         FDCE (Recov_fdce_C_CLR)     -0.319    36.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.401    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                 28.447    

Slack (MET) :             28.500ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.903ns (22.410%)  route 3.126ns (77.590%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.376ns = ( 36.376 - 33.000 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.620     3.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.478     4.265 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.899     6.164    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X44Y73         LUT4 (Prop_lut4_I2_O)        0.301     6.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.718     7.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X44Y62         LUT1 (Prop_lut1_I0_O)        0.124     7.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.509     7.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X45Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775    34.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.510    36.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X45Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.381    36.757    
                         clock uncertainty           -0.035    36.722    
    SLICE_X45Y60         FDCE (Recov_fdce_C_CLR)     -0.405    36.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.317    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                 28.500    

Slack (MET) :             28.587ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.026ns  (logic 0.903ns (22.429%)  route 3.123ns (77.571%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.373ns = ( 36.373 - 33.000 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.620     3.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.478     4.265 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.899     6.164    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X44Y73         LUT4 (Prop_lut4_I2_O)        0.301     6.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.718     7.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X44Y62         LUT1 (Prop_lut1_I0_O)        0.124     7.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.506     7.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X46Y61         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775    34.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.507    36.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.381    36.754    
                         clock uncertainty           -0.035    36.719    
    SLICE_X46Y61         FDCE (Recov_fdce_C_CLR)     -0.319    36.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.400    
                         arrival time                          -7.813    
  -------------------------------------------------------------------
                         slack                                 28.587    

Slack (MET) :             28.587ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.026ns  (logic 0.903ns (22.429%)  route 3.123ns (77.571%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.373ns = ( 36.373 - 33.000 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.620     3.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.478     4.265 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.899     6.164    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X44Y73         LUT4 (Prop_lut4_I2_O)        0.301     6.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.718     7.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X44Y62         LUT1 (Prop_lut1_I0_O)        0.124     7.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.506     7.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X46Y61         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775    34.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.507    36.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.381    36.754    
                         clock uncertainty           -0.035    36.719    
    SLICE_X46Y61         FDCE (Recov_fdce_C_CLR)     -0.319    36.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.400    
                         arrival time                          -7.813    
  -------------------------------------------------------------------
                         slack                                 28.587    

Slack (MET) :             28.587ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.026ns  (logic 0.903ns (22.429%)  route 3.123ns (77.571%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.373ns = ( 36.373 - 33.000 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.620     3.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.478     4.265 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.899     6.164    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X44Y73         LUT4 (Prop_lut4_I2_O)        0.301     6.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.718     7.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X44Y62         LUT1 (Prop_lut1_I0_O)        0.124     7.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.506     7.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X46Y61         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775    34.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.507    36.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.381    36.754    
                         clock uncertainty           -0.035    36.719    
    SLICE_X46Y61         FDCE (Recov_fdce_C_CLR)     -0.319    36.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.400    
                         arrival time                          -7.813    
  -------------------------------------------------------------------
                         slack                                 28.587    

Slack (MET) :             28.587ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.026ns  (logic 0.903ns (22.429%)  route 3.123ns (77.571%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.373ns = ( 36.373 - 33.000 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.620     3.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.478     4.265 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.899     6.164    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X44Y73         LUT4 (Prop_lut4_I2_O)        0.301     6.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.718     7.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X44Y62         LUT1 (Prop_lut1_I0_O)        0.124     7.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.506     7.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X46Y61         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775    34.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.507    36.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.381    36.754    
                         clock uncertainty           -0.035    36.719    
    SLICE_X46Y61         FDCE (Recov_fdce_C_CLR)     -0.319    36.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.400    
                         arrival time                          -7.813    
  -------------------------------------------------------------------
                         slack                                 28.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.504%)  route 0.169ns (54.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.618     1.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.613 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.169     1.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X50Y27         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.890     1.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X50Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.142     1.735    
    SLICE_X50Y27         FDCE (Remov_fdce_C_CLR)     -0.067     1.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.504%)  route 0.169ns (54.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.618     1.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.613 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.169     1.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X50Y27         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.890     1.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X50Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.142     1.735    
    SLICE_X50Y27         FDCE (Remov_fdce_C_CLR)     -0.067     1.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.685%)  route 0.233ns (62.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.618     1.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.613 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.233     1.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X50Y26         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.888     1.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X50Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.142     1.733    
    SLICE_X50Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.685%)  route 0.233ns (62.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.618     1.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.613 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.233     1.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X50Y26         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.888     1.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X50Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.142     1.733    
    SLICE_X50Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.685%)  route 0.233ns (62.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.618     1.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.613 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.233     1.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X50Y26         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.888     1.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X50Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.142     1.733    
    SLICE_X50Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.685%)  route 0.233ns (62.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.618     1.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.613 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.233     1.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X50Y26         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.888     1.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X50Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.142     1.733    
    SLICE_X50Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.685%)  route 0.233ns (62.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.618     1.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.613 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.233     1.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X50Y26         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.888     1.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X50Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.142     1.733    
    SLICE_X50Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.685%)  route 0.233ns (62.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.618     1.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.613 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.233     1.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X50Y26         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.888     1.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X50Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.142     1.733    
    SLICE_X50Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.685%)  route 0.233ns (62.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.618     1.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.613 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.233     1.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X50Y26         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.888     1.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X50Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.142     1.733    
    SLICE_X50Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.685%)  route 0.233ns (62.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.618     1.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.613 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.233     1.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X50Y26         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.888     1.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X50Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.142     1.733    
    SLICE_X50Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.180    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out1_jtag2pt_clk_wiz_0

Max Delay            37 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_0_2/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.546ns  (logic 1.441ns (56.598%)  route 1.105ns (43.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.155ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.899    -0.641    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_0_2/WCLK
    SLICE_X2Y45          RAMD64E                                      r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_0_2/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.676 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_0_2/RAMB/O
                         net (fo=1, routed)           1.105     1.781    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_0_2_n_1
    SLICE_X7Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.905 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[1]_i_1/O
                         net (fo=1, routed)           0.000     1.905    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[1]
    SLICE_X7Y43          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.683     1.683    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.767     1.770    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0
    SLICE_X7Y43          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C

Slack:                    inf
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_24_26/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.558ns  (logic 1.441ns (56.329%)  route 1.117ns (43.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.155ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.812    -0.728    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_24_26/WCLK
    SLICE_X8Y33          RAMD64E                                      r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_24_26/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.589 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_24_26/RAMB/O
                         net (fo=1, routed)           1.117     1.706    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_24_26_n_1
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.124     1.830 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[25]_i_1/O
                         net (fo=1, routed)           0.000     1.830    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[25]
    SLICE_X11Y32         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.683     1.683    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.682     1.685    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0
    SLICE_X11Y32         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/C

Slack:                    inf
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_12_14/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.539ns  (logic 1.433ns (56.434%)  route 1.106ns (43.566%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.155ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.818    -0.722    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_12_14/WCLK
    SLICE_X10Y40         RAMD64E                                      r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_12_14/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.309     0.587 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_12_14/RAMA/O
                         net (fo=1, routed)           1.106     1.694    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_12_14_n_0
    SLICE_X9Y41          LUT6 (Prop_lut6_I3_O)        0.124     1.818 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[12]_i_1/O
                         net (fo=1, routed)           0.000     1.818    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[12]
    SLICE_X9Y41          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.683     1.683    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.688     1.691    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0
    SLICE_X9Y41          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C

Slack:                    inf
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.454ns  (logic 1.438ns (58.607%)  route 1.016ns (41.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.155ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.897    -0.643    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17/WCLK
    SLICE_X2Y39          RAMD64E                                      r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314     0.671 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17/RAMC/O
                         net (fo=1, routed)           1.016     1.687    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17_n_2
    SLICE_X3Y38          LUT6 (Prop_lut6_I3_O)        0.124     1.811 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[17]_i_1/O
                         net (fo=1, routed)           0.000     1.811    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[17]
    SLICE_X3Y38          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.683     1.683    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.765     1.768    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0
    SLICE_X3Y38          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]/C

Slack:                    inf
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_0_2/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.390ns  (logic 1.438ns (60.160%)  route 0.952ns (39.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.155ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.899    -0.641    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_0_2/WCLK
    SLICE_X2Y45          RAMD64E                                      r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_0_2/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314     0.673 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_0_2/RAMC/O
                         net (fo=1, routed)           0.952     1.626    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_0_2_n_2
    SLICE_X7Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.750 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[2]_i_1/O
                         net (fo=1, routed)           0.000     1.750    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X7Y43          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.683     1.683    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.767     1.770    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0
    SLICE_X7Y43          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_24_26/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.475ns  (logic 1.438ns (58.108%)  route 1.037ns (41.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.155ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.812    -0.728    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_24_26/WCLK
    SLICE_X8Y33          RAMD64E                                      r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_24_26/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314     0.586 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_24_26/RAMC/O
                         net (fo=1, routed)           1.037     1.623    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_24_26_n_2
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.124     1.747 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[26]_i_1/O
                         net (fo=1, routed)           0.000     1.747    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[26]
    SLICE_X11Y32         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.683     1.683    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.682     1.685    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0
    SLICE_X11Y32         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[26]/C

Slack:                    inf
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_3_5/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.388ns  (logic 1.438ns (60.216%)  route 0.950ns (39.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.155ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.898    -0.642    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_3_5/WCLK
    SLICE_X2Y41          RAMD64E                                      r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_3_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314     0.672 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_3_5/RAMC/O
                         net (fo=1, routed)           0.950     1.622    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_3_5_n_2
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.124     1.746 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[5]_i_1/O
                         net (fo=1, routed)           0.000     1.746    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X3Y42          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.683     1.683    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.767     1.770    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0
    SLICE_X3Y42          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C

Slack:                    inf
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.384ns  (logic 1.433ns (60.101%)  route 0.951ns (39.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.765ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.155ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.894    -0.646    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/WCLK
    SLICE_X2Y35          RAMD64E                                      r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.309     0.663 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMA/O
                         net (fo=1, routed)           0.951     1.615    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I3_O)        0.124     1.739 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[21]_i_1/O
                         net (fo=1, routed)           0.000     1.739    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[21]
    SLICE_X5Y35          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.683     1.683    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.762     1.765    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0
    SLICE_X5Y35          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/C

Slack:                    inf
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_9_11/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.400ns  (logic 1.438ns (59.909%)  route 0.962ns (40.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.155ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.820    -0.720    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_9_11/WCLK
    SLICE_X10Y44         RAMD64E                                      r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_9_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314     0.594 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_9_11/RAMC/O
                         net (fo=1, routed)           0.962     1.557    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_9_11_n_2
    SLICE_X11Y42         LUT6 (Prop_lut6_I0_O)        0.124     1.681 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[11]_i_1/O
                         net (fo=1, routed)           0.000     1.681    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
    SLICE_X11Y42         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.683     1.683    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.689     1.692    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0
    SLICE_X11Y42         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C

Slack:                    inf
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_6_8/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.392ns  (logic 1.433ns (59.899%)  route 0.959ns (40.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.155ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.820    -0.720    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_6_8/WCLK
    SLICE_X8Y45          RAMD64E                                      r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_6_8/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.309     0.589 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_6_8/RAMA/O
                         net (fo=1, routed)           0.959     1.549    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_6_8_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.673 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[6]_i_1/O
                         net (fo=1, routed)           0.000     1.673    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X9Y43          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.683     1.683    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.689     1.692    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0
    SLICE_X9Y43          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_axi_en_exec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_axi_en_exec_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.653ns  (logic 0.367ns (56.164%)  route 0.286ns (43.836%))
  Logic Levels:           0  
  Clock Path Skew:        3.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.805ns
    Source Clock Delay      (SCD):    -1.346ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.155ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.675    -1.346    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X16Y22         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_axi_en_exec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y22         FDRE (Prop_fdre_C_Q)         0.367    -0.979 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_axi_en_exec_reg/Q
                         net (fo=1, routed)           0.286    -0.692    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_axi_en_exec
    SLICE_X16Y21         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_axi_en_exec_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809     1.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.803     1.805    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X16Y21         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_axi_en_exec_ff_reg/C

Slack:                    inf
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_axi_en_exec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_axi_en_exec_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.780ns  (logic 0.337ns (43.198%)  route 0.443ns (56.802%))
  Logic Levels:           0  
  Clock Path Skew:        3.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.155ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.678    -1.343    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X13Y22         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_axi_en_exec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.337    -1.006 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_axi_en_exec_reg/Q
                         net (fo=1, routed)           0.443    -0.562    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_axi_en_exec
    SLICE_X9Y22          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_axi_en_exec_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809     1.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.801     1.803    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X9Y22          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_axi_en_exec_ff_reg/C

Slack:                    inf
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.733ns  (logic 0.337ns (45.953%)  route 0.396ns (54.047%))
  Logic Levels:           0  
  Clock Path Skew:        3.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    -1.255ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.155ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.766    -1.255    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y35          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.337    -0.918 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.396    -0.521    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X4Y35          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809     1.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.891     1.893    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y35          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.754ns  (logic 0.337ns (44.683%)  route 0.417ns (55.317%))
  Logic Levels:           0  
  Clock Path Skew:        3.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    -1.266ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.155ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.755    -1.266    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X5Y26          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.337    -0.929 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.417    -0.511    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X2Y24          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809     1.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.877     1.879    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y24          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.752ns  (logic 0.385ns (51.212%)  route 0.367ns (48.788%))
  Logic Levels:           0  
  Clock Path Skew:        3.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    -1.256ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.155ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.765    -1.256    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X6Y14          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.385    -0.871 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.367    -0.504    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X7Y13          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809     1.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.891     1.893    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y13          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.768ns  (logic 0.367ns (47.798%)  route 0.401ns (52.202%))
  Logic Levels:           0  
  Clock Path Skew:        3.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    -1.266ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.155ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.755    -1.266    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X5Y26          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.367    -0.899 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.401    -0.498    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X4Y24          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809     1.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.876     1.878    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y24          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.874ns  (logic 0.385ns (44.071%)  route 0.489ns (55.929%))
  Logic Levels:           0  
  Clock Path Skew:        3.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    -1.334ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.155ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.687    -1.334    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X12Y13         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.385    -0.949 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.489    -0.460    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X14Y14         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809     1.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.813     1.815    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y14         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.874ns  (logic 0.385ns (44.032%)  route 0.489ns (55.968%))
  Logic Levels:           0  
  Clock Path Skew:        3.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.816ns
    Source Clock Delay      (SCD):    -1.331ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.155ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.690    -1.331    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X12Y10         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDRE (Prop_fdre_C_Q)         0.385    -0.946 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.489    -0.456    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X14Y12         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809     1.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.814     1.816    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y12         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifowren_xsdb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifowren_axi_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.900ns  (logic 0.367ns (40.796%)  route 0.533ns (59.204%))
  Logic Levels:           0  
  Clock Path Skew:        3.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.155ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.678    -1.343    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X16Y19         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifowren_xsdb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y19         FDRE (Prop_fdre_C_Q)         0.367    -0.976 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifowren_xsdb_reg/Q
                         net (fo=1, routed)           0.533    -0.443    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifowren_xsdb
    SLICE_X17Y19         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifowren_axi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809     1.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.805     1.807    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X17Y19         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifowren_axi_reg/C

Slack:                    inf
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.915ns  (logic 0.418ns (45.674%)  route 0.497ns (54.326%))
  Logic Levels:           0  
  Clock Path Skew:        3.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.816ns
    Source Clock Delay      (SCD):    -1.331ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.155ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.690    -1.331    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X12Y10         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDRE (Prop_fdre_C_Q)         0.418    -0.913 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.497    -0.415    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X14Y12         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809     1.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.814     1.816    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y12         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_jtag2pt_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Max Delay            17 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.167ns  (logic 0.518ns (44.371%)  route 0.649ns (55.629%))
  Logic Levels:           0  
  Clock Path Skew:        -3.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809     1.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.804     1.806    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X12Y21         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518     2.324 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[2]/Q
                         net (fo=1, routed)           0.649     2.974    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain[2]
    SLICE_X13Y21         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.680    -1.341    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X13Y21         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[2]/C

Slack:                    inf
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/axi_aresetn_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/aresetn_xsdb_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.078ns  (logic 0.456ns (42.300%)  route 0.622ns (57.700%))
  Logic Levels:           0  
  Clock Path Skew:        -3.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809     1.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.879     1.881    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X5Y22          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/axi_aresetn_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.456     2.337 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/axi_aresetn_ff_reg/Q
                         net (fo=1, routed)           0.622     2.959    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/axi_aresetn_ff
    SLICE_X6Y23          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/aresetn_xsdb_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.755    -1.266    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X6Y23          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/aresetn_xsdb_ff_reg/C

Slack:                    inf
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.050ns  (logic 0.419ns (39.911%)  route 0.631ns (60.089%))
  Logic Levels:           0  
  Clock Path Skew:        -3.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809     1.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.805     1.807    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X9Y20          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.419     2.226 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[15]/Q
                         net (fo=1, routed)           0.631     2.857    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain[15]
    SLICE_X10Y22         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.679    -1.342    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X10Y22         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[15]/C

Slack:                    inf
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.951ns  (logic 0.419ns (44.052%)  route 0.532ns (55.948%))
  Logic Levels:           0  
  Clock Path Skew:        -3.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809     1.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.882     1.884    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X5Y21          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.419     2.303 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[4]/Q
                         net (fo=1, routed)           0.532     2.836    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain[4]
    SLICE_X7Y22          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.756    -1.265    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X7Y22          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[4]/C

Slack:                    inf
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.931ns  (logic 0.456ns (48.972%)  route 0.475ns (51.028%))
  Logic Levels:           0  
  Clock Path Skew:        -3.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809     1.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.883     1.885    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X5Y20          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.456     2.341 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[7]/Q
                         net (fo=1, routed)           0.475     2.817    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain[7]
    SLICE_X6Y20          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.759    -1.262    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X6Y20          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[7]/C

Slack:                    inf
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.973ns  (logic 0.456ns (46.866%)  route 0.517ns (53.134%))
  Logic Levels:           0  
  Clock Path Skew:        -3.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809     1.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.804     1.806    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X15Y21         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456     2.262 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[3]/Q
                         net (fo=1, routed)           0.517     2.779    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain[3]
    SLICE_X13Y21         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.680    -1.341    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X13Y21         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[3]/C

Slack:                    inf
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.945ns  (logic 0.456ns (48.247%)  route 0.489ns (51.753%))
  Logic Levels:           0  
  Clock Path Skew:        -3.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809     1.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.805     1.807    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X9Y20          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     2.263 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[13]/Q
                         net (fo=1, routed)           0.489     2.753    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain[13]
    SLICE_X10Y22         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.679    -1.342    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X10Y22         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[13]/C

Slack:                    inf
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.937ns  (logic 0.419ns (44.715%)  route 0.518ns (55.285%))
  Logic Levels:           0  
  Clock Path Skew:        -3.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809     1.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.803     1.805    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X20Y20         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y20         FDRE (Prop_fdre_C_Q)         0.419     2.224 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[0]/Q
                         net (fo=1, routed)           0.518     2.742    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain[0]
    SLICE_X13Y22         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.678    -1.343    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X13Y22         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[0]/C

Slack:                    inf
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.934ns  (logic 0.456ns (48.818%)  route 0.478ns (51.182%))
  Logic Levels:           0  
  Clock Path Skew:        -3.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809     1.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.805     1.807    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X9Y20          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     2.263 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[14]/Q
                         net (fo=1, routed)           0.478     2.741    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain[14]
    SLICE_X11Y22         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.679    -1.342    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X11Y22         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[14]/C

Slack:                    inf
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.930ns  (logic 0.456ns (49.039%)  route 0.474ns (50.961%))
  Logic Levels:           0  
  Clock Path Skew:        -3.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809     1.809    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         1.806     1.808    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X15Y19         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.456     2.264 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[11]/Q
                         net (fo=1, routed)           0.474     2.738    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain[11]
    SLICE_X14Y21         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.680    -1.341    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X14Y21         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        -1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.624     0.624    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.631     0.633    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X15Y19         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.141     0.774 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[9]/Q
                         net (fo=1, routed)           0.110     0.884    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain[9]
    SLICE_X14Y20         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.905    -0.768    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X14Y20         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[9]/C

Slack:                    inf
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        -1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.624     0.624    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.631     0.633    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X13Y19         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.141     0.774 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[10]/Q
                         net (fo=1, routed)           0.112     0.886    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain[10]
    SLICE_X13Y20         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.905    -0.768    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X13Y20         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[10]/C

Slack:                    inf
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.942%)  route 0.120ns (46.058%))
  Logic Levels:           0  
  Clock Path Skew:        -1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.624     0.624    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.628     0.630    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X16Y21         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDRE (Prop_fdre_C_Q)         0.141     0.771 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[1]/Q
                         net (fo=1, routed)           0.120     0.892    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain[1]
    SLICE_X14Y21         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.904    -0.769    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X14Y21         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[1]/C

Slack:                    inf
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.233ns  (logic 0.128ns (55.026%)  route 0.105ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        -1.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.624     0.624    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.658     0.660    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X5Y20          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.128     0.788 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[5]/Q
                         net (fo=1, routed)           0.105     0.893    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain[5]
    SLICE_X6Y20          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.935    -0.738    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X6Y20          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[5]/C

Slack:                    inf
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.128ns (42.026%)  route 0.177ns (57.974%))
  Logic Levels:           0  
  Clock Path Skew:        -1.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.624     0.624    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.630     0.632    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X9Y20          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.128     0.760 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[12]/Q
                         net (fo=1, routed)           0.177     0.937    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain[12]
    SLICE_X11Y22         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.903    -0.770    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X11Y22         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[12]/C

Slack:                    inf
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.802%)  route 0.178ns (58.198%))
  Logic Levels:           0  
  Clock Path Skew:        -1.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.624     0.624    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.629     0.631    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X9Y22          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.128     0.759 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[6]/Q
                         net (fo=1, routed)           0.178     0.937    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain[6]
    SLICE_X8Y23          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.901    -0.772    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X8Y23          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[6]/C

Slack:                    inf
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.610%)  route 0.168ns (54.390%))
  Logic Levels:           0  
  Clock Path Skew:        -1.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.624     0.624    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.630     0.632    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X9Y20          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     0.773 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[13]/Q
                         net (fo=1, routed)           0.168     0.941    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain[13]
    SLICE_X10Y22         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.903    -0.770    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X10Y22         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[13]/C

Slack:                    inf
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.649%)  route 0.168ns (54.351%))
  Logic Levels:           0  
  Clock Path Skew:        -1.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.624     0.624    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.631     0.633    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X15Y19         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.141     0.774 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[11]/Q
                         net (fo=1, routed)           0.168     0.942    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain[11]
    SLICE_X14Y21         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.904    -0.769    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X14Y21         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[11]/C

Slack:                    inf
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.322%)  route 0.170ns (54.678%))
  Logic Levels:           0  
  Clock Path Skew:        -1.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.624     0.624    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.631     0.633    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X15Y19         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.141     0.774 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[8]/Q
                         net (fo=1, routed)           0.170     0.944    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain[8]
    SLICE_X15Y22         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.903    -0.770    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X15Y22         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[8]/C

Slack:                    inf
  Source:                 jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag2pt_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.892%)  route 0.173ns (55.108%))
  Logic Levels:           0  
  Clock Path Skew:        -1.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.624     0.624    jtag2pt_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  jtag2pt_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=793, routed)         0.630     0.632    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X9Y20          FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     0.773 r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_reg[14]/Q
                         net (fo=1, routed)           0.173     0.946    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain[14]
    SLICE_X11Y22         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.903    -0.770    jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X11Y22         FDRE                                         r  jtag2pt_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff_reg[14]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Max Delay            83 Endpoints
Min Delay            83 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.224ns  (logic 2.395ns (56.695%)  route 1.829ns (43.305%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.810    -0.730    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X34Y38         SRLC32E                                      r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.884 r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.800     1.684    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[1]
    SLICE_X34Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     2.341 r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.029     3.371    ila/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q
    SLICE_X37Y34         LUT2 (Prop_lut2_I1_O)        0.124     3.495 r  ila/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q_i_1/O
                         net (fo=1, routed)           0.000     3.495    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_cmp_temp
    SLICE_X37Y34         FDRE                                         r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.679    -1.342    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X37Y34         FDRE                                         r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C

Slack:                    inf
  Source:                 ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.213ns  (logic 2.494ns (59.202%)  route 1.719ns (40.798%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.808    -0.732    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X38Y37         SRL16E                                       r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.632     0.900 r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/Q
                         net (fo=1, routed)           0.524     1.425    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[1]
    SLICE_X38Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744     2.169 r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.860     3.028    ila/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q
    SLICE_X37Y34         LUT2 (Prop_lut2_I1_O)        0.118     3.146 r  ila/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.335     3.481    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X37Y32         FDRE                                         r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.677    -1.344    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X37Y32         FDRE                                         r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C

Slack:                    inf
  Source:                 ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.649ns  (logic 2.395ns (65.635%)  route 1.254ns (34.365%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.805    -0.735    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X42Y36         SRLC32E                                      r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.879 r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.631     1.510    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[1]
    SLICE_X42Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     2.167 r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.623     2.790    ila/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q
    SLICE_X40Y34         LUT2 (Prop_lut2_I1_O)        0.124     2.914 r  ila/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q_i_1/O
                         net (fo=1, routed)           0.000     2.914    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_hcmp_temp
    SLICE_X40Y34         FDRE                                         r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.677    -1.344    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X40Y34         FDRE                                         r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C

Slack:                    inf
  Source:                 ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.018ns  (logic 1.752ns (58.051%)  route 1.266ns (41.949%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.801    -0.739    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/CFG_CLK_I
    SLICE_X38Y31         SRLC32E                                      r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.889 r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.591     1.481    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.SRL_Q_1
    SLICE_X38Y30         LUT3 (Prop_lut3_I0_O)        0.124     1.605 r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O_INST_0/O
                         net (fo=3, routed)           0.675     2.279    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/O
    SLICE_X37Y34         FDRE                                         r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.679    -1.342    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X37Y34         FDRE                                         r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C

Slack:                    inf
  Source:                 ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.003ns  (logic 1.752ns (58.336%)  route 1.251ns (41.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.801    -0.739    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/CFG_CLK_I
    SLICE_X38Y31         SRLC32E                                      r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.889 r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.591     1.481    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.SRL_Q_1
    SLICE_X38Y30         LUT3 (Prop_lut3_I0_O)        0.124     1.605 r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O_INST_0/O
                         net (fo=3, routed)           0.660     2.265    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/O
    SLICE_X40Y34         FDRE                                         r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.677    -1.344    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X40Y34         FDRE                                         r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C

Slack:                    inf
  Source:                 ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.997ns  (logic 1.752ns (58.461%)  route 1.245ns (41.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.801    -0.739    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/CFG_CLK_I
    SLICE_X38Y31         SRLC32E                                      r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.889 r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.591     1.481    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.SRL_Q_1
    SLICE_X38Y30         LUT3 (Prop_lut3_I0_O)        0.124     1.605 r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O_INST_0/O
                         net (fo=3, routed)           0.653     2.258    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/O
    SLICE_X37Y32         FDRE                                         r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.677    -1.344    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X37Y32         FDRE                                         r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C

Slack:                    inf
  Source:                 ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.978ns  (logic 1.752ns (58.824%)  route 1.226ns (41.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.806    -0.734    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X34Y34         SRLC32E                                      r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.894 r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.597     1.491    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X30Y33         LUT3 (Prop_lut3_I0_O)        0.124     1.615 r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.630     2.245    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X32Y35         FDRE                                         r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.681    -1.340    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X32Y35         FDRE                                         r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/C

Slack:                    inf
  Source:                 ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.978ns  (logic 1.752ns (58.824%)  route 1.226ns (41.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.806    -0.734    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X34Y34         SRLC32E                                      r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.894 r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.597     1.491    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X30Y33         LUT3 (Prop_lut3_I0_O)        0.124     1.615 r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.630     2.245    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X32Y35         FDRE                                         r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.681    -1.340    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X32Y35         FDRE                                         r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/C

Slack:                    inf
  Source:                 ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.978ns  (logic 1.752ns (58.824%)  route 1.226ns (41.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.806    -0.734    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X34Y34         SRLC32E                                      r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.894 r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.597     1.491    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X30Y33         LUT3 (Prop_lut3_I0_O)        0.124     1.615 r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.630     2.245    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X32Y35         FDRE                                         r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.681    -1.340    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X32Y35         FDRE                                         r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/C

Slack:                    inf
  Source:                 ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.978ns  (logic 1.752ns (58.824%)  route 1.226ns (41.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.806    -0.734    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X34Y34         SRLC32E                                      r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.894 r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.597     1.491    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X30Y33         LUT3 (Prop_lut3_I0_O)        0.124     1.615 r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.630     2.245    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X32Y35         FDRE                                         r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.681    -1.340    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X32Y35         FDRE                                         r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.621ns  (logic 0.367ns (59.063%)  route 0.254ns (40.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -1.341ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.680    -1.341    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X37Y36         FDRE                                         r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.367    -0.974 r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]/Q
                         net (fo=2, routed)           0.254    -0.719    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[8]
    SLICE_X37Y37         FDRE                                         r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.809    -0.731    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X37Y37         FDRE                                         r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]/C

Slack:                    inf
  Source:                 ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.633ns  (logic 0.337ns (53.263%)  route 0.296ns (46.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -1.341ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.680    -1.341    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X31Y34         FDRE                                         r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.337    -1.004 r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/Q
                         net (fo=1, routed)           0.296    -0.708    ila/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[4]
    SLICE_X28Y34         FDRE                                         r  ila/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.808    -0.732    ila/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X28Y34         FDRE                                         r  ila/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/C

Slack:                    inf
  Source:                 ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.634ns  (logic 0.367ns (57.878%)  route 0.267ns (42.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.608ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -1.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.681    -1.340    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X33Y36         FDRE                                         r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.367    -0.973 r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/Q
                         net (fo=2, routed)           0.267    -0.705    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[7]
    SLICE_X35Y36         FDRE                                         r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.808    -0.732    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X35Y36         FDRE                                         r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/C

Slack:                    inf
  Source:                 ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.636ns  (logic 0.367ns (57.673%)  route 0.269ns (42.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -1.342ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.679    -1.342    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X39Y37         FDRE                                         r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.367    -0.975 r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/Q
                         net (fo=2, routed)           0.269    -0.705    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[9]
    SLICE_X37Y37         FDRE                                         r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.809    -0.731    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X37Y37         FDRE                                         r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/C

Slack:                    inf
  Source:                 ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.644ns  (logic 0.367ns (56.966%)  route 0.277ns (43.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -1.341ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.680    -1.341    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X31Y34         FDRE                                         r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.367    -0.974 r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[7]/Q
                         net (fo=1, routed)           0.277    -0.696    ila/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[7]
    SLICE_X31Y32         FDRE                                         r  ila/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.806    -0.734    ila/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X31Y32         FDRE                                         r  ila/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/C

Slack:                    inf
  Source:                 ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.644ns  (logic 0.367ns (56.966%)  route 0.277ns (43.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -1.341ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.680    -1.341    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X31Y34         FDRE                                         r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.367    -0.974 r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/Q
                         net (fo=1, routed)           0.277    -0.696    ila/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[9]
    SLICE_X31Y32         FDRE                                         r  ila/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.806    -0.734    ila/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X31Y32         FDRE                                         r  ila/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/C

Slack:                    inf
  Source:                 ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.647ns  (logic 0.367ns (56.702%)  route 0.280ns (43.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -1.341ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.680    -1.341    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X31Y34         FDRE                                         r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.367    -0.974 r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]/Q
                         net (fo=1, routed)           0.280    -0.693    ila/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[5]
    SLICE_X31Y32         FDRE                                         r  ila/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.806    -0.734    ila/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X31Y32         FDRE                                         r  ila/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/C

Slack:                    inf
  Source:                 ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.647ns  (logic 0.367ns (56.702%)  route 0.280ns (43.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -1.341ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.680    -1.341    ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X31Y34         FDRE                                         r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.367    -0.974 r  ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[6]/Q
                         net (fo=1, routed)           0.280    -0.693    ila/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[6]
    SLICE_X31Y32         FDRE                                         r  ila/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.806    -0.734    ila/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X31Y32         FDRE                                         r  ila/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/C

Slack:                    inf
  Source:                 ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.665ns  (logic 0.367ns (55.148%)  route 0.298ns (44.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -1.344ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.677    -1.344    ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/TCLK_I
    SLICE_X41Y34         FDRE                                         r  ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.367    -0.977 r  ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.298    -0.678    ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg
    SLICE_X41Y34         FDRE                                         r  ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.805    -0.735    ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/RCLK_I
    SLICE_X41Y34         FDRE                                         r  ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.672ns  (logic 0.337ns (50.162%)  route 0.335ns (49.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -1.345ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.676    -1.345    ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/RCLK_I
    SLICE_X41Y33         FDRE                                         r  ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.337    -1.008 r  ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.335    -0.673    ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1
    SLICE_X41Y33         FDRE                                         r  ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.804    -0.736    ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/TCLK_I
    SLICE_X41Y33         FDRE                                         r  ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out3_clk_wiz_0

Max Delay            79 Endpoints
Min Delay            87 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.545ns  (logic 0.518ns (20.350%)  route 2.027ns (79.650%))
  Logic Levels:           0  
  Clock Path Skew:        -5.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.630     3.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X46Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518     4.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/Q
                         net (fo=6, routed)           2.027     6.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/p_1_in1_in
    SLICE_X44Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.666    -1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X44Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.990ns  (logic 1.343ns (67.472%)  route 0.647ns (32.528%))
  Logic Levels:           0  
  Clock Path Skew:        -5.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns
    Source Clock Delay      (SCD):    3.955ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.788     3.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y25         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     5.298 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/O
                         net (fo=1, routed)           0.647     5.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X40Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.666    -1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X40Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.973ns  (logic 1.344ns (68.103%)  route 0.629ns (31.897%))
  Logic Levels:           0  
  Clock Path Skew:        -5.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns
    Source Clock Delay      (SCD):    3.957ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.790     3.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y26         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     5.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.629     5.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X41Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.668    -1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X41Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.934ns  (logic 1.309ns (67.667%)  route 0.625ns (32.333%))
  Logic Levels:           0  
  Clock Path Skew:        -5.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns
    Source Clock Delay      (SCD):    3.955ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.788     3.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y24         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     5.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/O
                         net (fo=1, routed)           0.625     5.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
    SLICE_X43Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.663    -1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X43Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.927ns  (logic 1.344ns (69.740%)  route 0.583ns (30.260%))
  Logic Levels:           0  
  Clock Path Skew:        -5.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns
    Source Clock Delay      (SCD):    3.955ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.788     3.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y25         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     5.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/O
                         net (fo=1, routed)           0.583     5.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X40Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.666    -1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X40Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.853ns  (logic 1.317ns (71.084%)  route 0.536ns (28.916%))
  Logic Levels:           0  
  Clock Path Skew:        -5.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns
    Source Clock Delay      (SCD):    3.955ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.788     3.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y24         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     5.272 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.536     5.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[15]
    SLICE_X41Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.666    -1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X41Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.849ns  (logic 1.309ns (70.807%)  route 0.540ns (29.193%))
  Logic Levels:           0  
  Clock Path Skew:        -5.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns
    Source Clock Delay      (SCD):    3.955ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.788     3.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y25         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     5.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.540     5.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[7]
    SLICE_X40Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.666    -1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X40Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.834ns  (logic 1.343ns (73.218%)  route 0.491ns (26.782%))
  Logic Levels:           0  
  Clock Path Skew:        -5.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns
    Source Clock Delay      (SCD):    3.957ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.790     3.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y26         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     5.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.491     5.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X40Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.668    -1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X40Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.836ns  (logic 1.317ns (71.750%)  route 0.519ns (28.250%))
  Logic Levels:           0  
  Clock Path Skew:        -5.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns
    Source Clock Delay      (SCD):    3.955ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.788     3.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y25         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     5.272 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.519     5.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[9]
    SLICE_X40Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.666    -1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X40Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.820ns  (logic 1.336ns (73.413%)  route 0.484ns (26.587%))
  Logic Levels:           0  
  Clock Path Skew:        -5.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns
    Source Clock Delay      (SCD):    3.957ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.790     3.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y26         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     5.293 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.484     5.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X40Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.668    -1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X40Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.141ns (56.984%)  route 0.106ns (43.016%))
  Logic Levels:           0  
  Clock Path Skew:        -2.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.560     1.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X52Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.141     1.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/Q
                         net (fo=5, routed)           0.106     1.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp
    SLICE_X55Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X55Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.220%)  route 0.074ns (36.780%))
  Logic Levels:           0  
  Clock Path Skew:        -2.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.623     1.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X43Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.074     1.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[6]
    SLICE_X42Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.898    -0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X42Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.635%)  route 0.073ns (36.365%))
  Logic Levels:           0  
  Clock Path Skew:        -2.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.625     1.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X49Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.128     1.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/Q
                         net (fo=2, routed)           0.073     1.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[18]
    SLICE_X48Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.900    -0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X48Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.148ns (55.535%)  route 0.118ns (44.465%))
  Logic Levels:           0  
  Clock Path Skew:        -2.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.561     1.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X54Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.148     1.563 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.118     1.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[2]
    SLICE_X53Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X53Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.424%)  route 0.129ns (46.576%))
  Logic Levels:           0  
  Clock Path Skew:        -2.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.561     1.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X54Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.148     1.563 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.129     1.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]_0[0]
    SLICE_X54Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X54Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.212%)  route 0.114ns (44.788%))
  Logic Levels:           0  
  Clock Path Skew:        -2.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.623     1.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X43Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.114     1.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[3]
    SLICE_X42Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.898    -0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X42Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        -2.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.623     1.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X43Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.116     1.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[5]
    SLICE_X42Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.898    -0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X42Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.523%)  route 0.136ns (51.477%))
  Logic Levels:           0  
  Clock Path Skew:        -2.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.622     1.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X43Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.136     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[10]
    SLICE_X42Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.899    -0.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X42Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        -2.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.624     1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X43Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.121     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[1]
    SLICE_X42Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.899    -0.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X42Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.128ns (49.125%)  route 0.133ns (50.875%))
  Logic Levels:           0  
  Clock Path Skew:        -2.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.626     1.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X49Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.128     1.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.133     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[8]
    SLICE_X51Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        0.899    -0.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X51Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay            95 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.314ns  (logic 0.456ns (13.760%)  route 2.858ns (86.240%))
  Logic Levels:           0  
  Clock Path Skew:        4.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.366ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.802    -0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X45Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.858     2.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X54Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.500     3.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X54Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.314ns  (logic 0.456ns (13.760%)  route 2.858ns (86.240%))
  Logic Levels:           0  
  Clock Path Skew:        4.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.366ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.802    -0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X45Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.858     2.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X54Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.500     3.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X54Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.314ns  (logic 0.456ns (13.760%)  route 2.858ns (86.240%))
  Logic Levels:           0  
  Clock Path Skew:        4.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.366ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.802    -0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X45Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.858     2.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X54Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.500     3.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X54Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.524ns  (logic 0.456ns (18.063%)  route 2.068ns (81.937%))
  Logic Levels:           0  
  Clock Path Skew:        4.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.536ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.802    -0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X45Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.068     1.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X49Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.670     3.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X49Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.524ns  (logic 0.456ns (18.063%)  route 2.068ns (81.937%))
  Logic Levels:           0  
  Clock Path Skew:        4.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.536ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.802    -0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X45Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.068     1.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X49Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.670     3.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X49Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.524ns  (logic 0.456ns (18.063%)  route 2.068ns (81.937%))
  Logic Levels:           0  
  Clock Path Skew:        4.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.536ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.802    -0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X45Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.068     1.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X49Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.670     3.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X49Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.524ns  (logic 0.456ns (18.063%)  route 2.068ns (81.937%))
  Logic Levels:           0  
  Clock Path Skew:        4.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.536ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.802    -0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X45Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.068     1.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X49Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.670     3.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X49Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.178ns  (logic 0.456ns (20.935%)  route 1.722ns (79.065%))
  Logic Levels:           0  
  Clock Path Skew:        4.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.532ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.802    -0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X45Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.722     1.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X43Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.666     3.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X43Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.178ns  (logic 0.456ns (20.935%)  route 1.722ns (79.065%))
  Logic Levels:           0  
  Clock Path Skew:        4.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.532ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.802    -0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X45Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.722     1.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X43Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.666     3.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X43Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.175ns  (logic 1.344ns (61.790%)  route 0.831ns (38.210%))
  Logic Levels:           0  
  Clock Path Skew:        4.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.529ns
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.794    -0.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y23         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     0.598 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/O
                         net (fo=1, routed)           0.831     1.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X39Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.663     3.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X39Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.385ns (57.943%)  route 0.279ns (42.057%))
  Logic Levels:           0  
  Clock Path Skew:        5.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.788ns
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.503    -1.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X54Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.385    -1.132 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.279    -0.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X54Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.621     3.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X54Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.762ns  (logic 0.337ns (44.209%)  route 0.425ns (55.791%))
  Logic Levels:           0  
  Clock Path Skew:        5.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.788ns
    Source Clock Delay      (SCD):    -1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.502    -1.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X52Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_fdre_C_Q)         0.337    -1.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.425    -0.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X52Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.621     3.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X52Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.776ns  (logic 0.337ns (43.434%)  route 0.439ns (56.566%))
  Logic Levels:           0  
  Clock Path Skew:        5.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.788ns
    Source Clock Delay      (SCD):    -1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.502    -1.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X53Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.337    -1.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.439    -0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X53Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.621     3.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X53Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.385ns (57.943%)  route 0.279ns (42.057%))
  Logic Levels:           0  
  Clock Path Skew:        5.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.954ns
    Source Clock Delay      (SCD):    -1.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.659    -1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X54Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.385    -0.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.279    -0.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[3]
    SLICE_X54Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.787     3.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X54Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.385ns (57.943%)  route 0.279ns (42.057%))
  Logic Levels:           0  
  Clock Path Skew:        5.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.956ns
    Source Clock Delay      (SCD):    -1.359ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.662    -1.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X56Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y32         FDRE (Prop_fdre_C_Q)         0.385    -0.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.279    -0.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X56Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.789     3.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X56Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.385ns (57.943%)  route 0.279ns (42.057%))
  Logic Levels:           0  
  Clock Path Skew:        5.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.958ns
    Source Clock Delay      (SCD):    -1.358ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.663    -1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X54Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDRE (Prop_fdre_C_Q)         0.385    -0.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.279    -0.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X54Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.791     3.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X54Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.687ns  (logic 0.367ns (53.436%)  route 0.320ns (46.564%))
  Logic Levels:           0  
  Clock Path Skew:        5.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.958ns
    Source Clock Delay      (SCD):    -1.355ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.666    -1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X44Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.367    -0.988 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.320    -0.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X43Y22         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.791     3.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X43Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.687ns  (logic 0.367ns (53.436%)  route 0.320ns (46.564%))
  Logic Levels:           0  
  Clock Path Skew:        5.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.958ns
    Source Clock Delay      (SCD):    -1.355ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.666    -1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X44Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.367    -0.988 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.320    -0.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X42Y22         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.791     3.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X42Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.687ns  (logic 0.367ns (53.436%)  route 0.320ns (46.564%))
  Logic Levels:           0  
  Clock Path Skew:        5.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.958ns
    Source Clock Delay      (SCD):    -1.355ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.666    -1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X44Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.367    -0.988 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.320    -0.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X42Y22         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.791     3.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X42Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.687ns  (logic 0.367ns (53.436%)  route 0.320ns (46.564%))
  Logic Levels:           0  
  Clock Path Skew:        5.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.958ns
    Source Clock Delay      (SCD):    -1.355ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=3352, routed)        1.666    -1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X44Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.367    -0.988 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.320    -0.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X42Y22         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.791     3.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X42Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_sys (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_jtag2pt_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_jtag2pt_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_jtag2pt_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 f  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           1.809     6.809    jtag2pt_i/clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922     2.888 f  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018     4.906    jtag2pt_i/clk_wiz/inst/clkfbout_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.002 f  jtag2pt_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.807     6.809    jtag2pt_i/clk_wiz/inst/clkfbout_buf_jtag2pt_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_jtag2pt_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_jtag2pt_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  clk_wiz/inst/clkout5_buf/O
                         net (fo=1, routed)           0.624     0.624    jtag2pt_i/clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296    -0.672 r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648    -0.024    jtag2pt_i/clk_wiz/inst/clkfbout_jtag2pt_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  jtag2pt_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     0.624    jtag2pt_i/clk_wiz/inst/clkfbout_buf_jtag2pt_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  jtag2pt_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.710ns  (logic 0.372ns (7.898%)  route 4.338ns (92.102%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.262     2.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X44Y73         LUT5 (Prop_lut5_I4_O)        0.124     2.386 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.029     3.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X46Y61         LUT4 (Prop_lut4_I1_O)        0.124     3.540 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.416     3.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X46Y60         LUT5 (Prop_lut5_I4_O)        0.124     4.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.629     4.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X44Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.509     3.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X44Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.710ns  (logic 0.372ns (7.898%)  route 4.338ns (92.102%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.262     2.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X44Y73         LUT5 (Prop_lut5_I4_O)        0.124     2.386 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.029     3.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X46Y61         LUT4 (Prop_lut4_I1_O)        0.124     3.540 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.416     3.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X46Y60         LUT5 (Prop_lut5_I4_O)        0.124     4.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.629     4.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X44Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.509     3.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X44Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.710ns  (logic 0.372ns (7.898%)  route 4.338ns (92.102%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.262     2.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X44Y73         LUT5 (Prop_lut5_I4_O)        0.124     2.386 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.029     3.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X46Y61         LUT4 (Prop_lut4_I1_O)        0.124     3.540 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.416     3.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X46Y60         LUT5 (Prop_lut5_I4_O)        0.124     4.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.629     4.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X44Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.509     3.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X44Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.710ns  (logic 0.372ns (7.898%)  route 4.338ns (92.102%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.262     2.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X44Y73         LUT5 (Prop_lut5_I4_O)        0.124     2.386 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.029     3.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X46Y61         LUT4 (Prop_lut4_I1_O)        0.124     3.540 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.416     3.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X46Y60         LUT5 (Prop_lut5_I4_O)        0.124     4.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.629     4.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X44Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.509     3.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X44Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.710ns  (logic 0.372ns (7.898%)  route 4.338ns (92.102%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.262     2.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X44Y73         LUT5 (Prop_lut5_I4_O)        0.124     2.386 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.029     3.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X46Y61         LUT4 (Prop_lut4_I1_O)        0.124     3.540 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.416     3.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X46Y60         LUT5 (Prop_lut5_I4_O)        0.124     4.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.629     4.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X44Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.509     3.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X44Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.710ns  (logic 0.372ns (7.898%)  route 4.338ns (92.102%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.262     2.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X44Y73         LUT5 (Prop_lut5_I4_O)        0.124     2.386 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.029     3.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X46Y61         LUT4 (Prop_lut4_I1_O)        0.124     3.540 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.416     3.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X46Y60         LUT5 (Prop_lut5_I4_O)        0.124     4.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.629     4.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X44Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.509     3.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X44Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.234ns  (logic 0.124ns (2.928%)  route 4.110ns (97.072%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          2.718     2.718    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X45Y75         LUT5 (Prop_lut5_I0_O)        0.124     2.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.393     4.234    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X35Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.499     3.365    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.234ns  (logic 0.124ns (2.928%)  route 4.110ns (97.072%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          2.718     2.718    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X45Y75         LUT5 (Prop_lut5_I0_O)        0.124     2.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.393     4.234    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X35Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.499     3.365    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.212ns  (logic 0.274ns (6.506%)  route 3.938ns (93.494%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.262     2.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X44Y73         LUT5 (Prop_lut5_I4_O)        0.124     2.386 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.029     3.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X46Y61         LUT4 (Prop_lut4_I0_O)        0.150     3.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.646     4.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X48Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.508     3.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X48Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.212ns  (logic 0.274ns (6.506%)  route 3.938ns (93.494%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.262     2.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X44Y73         LUT5 (Prop_lut5_I4_O)        0.124     2.386 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.029     3.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X46Y61         LUT4 (Prop_lut4_I0_O)        0.150     3.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.646     4.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X48Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.508     3.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X48Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.266     0.266    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X34Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.823     1.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.266     0.266    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X34Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.823     1.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.266     0.266    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X34Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.823     1.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.266     0.266    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X34Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.823     1.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.000ns (0.000%)  route 0.273ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.273     0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X31Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.827     1.815    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X31Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.000ns (0.000%)  route 0.273ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.273     0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X31Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.827     1.815    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X31Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.000ns (0.000%)  route 0.273ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.273     0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X31Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.827     1.815    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X31Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.000ns (0.000%)  route 0.273ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.273     0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X31Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.827     1.815    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X31Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.000ns (0.000%)  route 0.273ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.273     0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X30Y72         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.827     1.815    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X30Y72         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.000ns (0.000%)  route 0.273ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.273     0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X30Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.827     1.815    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X30Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[6]/C





