
<RENDERBATCH>

  <RENDERIMG RASNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/reset_0.jpg" SVGNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/reset_0.svg" TMPSVGFN="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/__xps/.dswkshop/reset_0.svg"/>

  <RENDERIMG RASNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/nf10_mdio_0.jpg" SVGNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/nf10_mdio_0.svg" TMPSVGFN="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/__xps/.dswkshop/nf10_mdio_0.svg"/>

  <RENDERIMG RASNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/nf10_axis_gen_check_1.jpg" SVGNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/nf10_axis_gen_check_1.svg" TMPSVGFN="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/__xps/.dswkshop/nf10_axis_gen_check_1.svg"/>

  <RENDERIMG RASNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/nf10_axis_gen_check_0.jpg" SVGNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/nf10_axis_gen_check_0.svg" TMPSVGFN="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/__xps/.dswkshop/nf10_axis_gen_check_0.svg"/>

  <RENDERIMG RASNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/nf10_10g_interface_3.jpg" SVGNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/nf10_10g_interface_3.svg" TMPSVGFN="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/__xps/.dswkshop/nf10_10g_interface_3.svg"/>

  <RENDERIMG RASNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/nf10_10g_interface_2.jpg" SVGNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/nf10_10g_interface_2.svg" TMPSVGFN="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/__xps/.dswkshop/nf10_10g_interface_2.svg"/>

  <RENDERIMG RASNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/nf10_10g_interface_1.jpg" SVGNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/nf10_10g_interface_1.svg" TMPSVGFN="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/__xps/.dswkshop/nf10_10g_interface_1.svg"/>

  <RENDERIMG RASNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/nf10_10g_interface_0.jpg" SVGNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/nf10_10g_interface_0.svg" TMPSVGFN="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/__xps/.dswkshop/nf10_10g_interface_0.svg"/>

  <RENDERIMG RASNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/microblaze_0_ilmb.jpg" SVGNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/microblaze_0_ilmb.svg" TMPSVGFN="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/__xps/.dswkshop/microblaze_0_ilmb.svg"/>

  <RENDERIMG RASNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/microblaze_0_i_bram_ctrl.jpg" SVGNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/microblaze_0_i_bram_ctrl.svg" TMPSVGFN="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/__xps/.dswkshop/microblaze_0_i_bram_ctrl.svg"/>

  <RENDERIMG RASNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/microblaze_0_dlmb.jpg" SVGNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/microblaze_0_dlmb.svg" TMPSVGFN="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/__xps/.dswkshop/microblaze_0_dlmb.svg"/>

  <RENDERIMG RASNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/microblaze_0_d_bram_ctrl.jpg" SVGNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/microblaze_0_d_bram_ctrl.svg" TMPSVGFN="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/__xps/.dswkshop/microblaze_0_d_bram_ctrl.svg"/>

  <RENDERIMG RASNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/microblaze_0_bram_block.jpg" SVGNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/microblaze_0_bram_block.svg" TMPSVGFN="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/__xps/.dswkshop/microblaze_0_bram_block.svg"/>

  <RENDERIMG RASNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/microblaze_0.jpg" SVGNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/microblaze_0.svg" TMPSVGFN="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/__xps/.dswkshop/microblaze_0.svg"/>

  <RENDERIMG RASNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/diff_input_buf_3.jpg" SVGNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/diff_input_buf_3.svg" TMPSVGFN="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/__xps/.dswkshop/diff_input_buf_3.svg"/>

  <RENDERIMG RASNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/diff_input_buf_2.jpg" SVGNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/diff_input_buf_2.svg" TMPSVGFN="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/__xps/.dswkshop/diff_input_buf_2.svg"/>

  <RENDERIMG RASNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/diff_input_buf_1.jpg" SVGNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/diff_input_buf_1.svg" TMPSVGFN="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/__xps/.dswkshop/diff_input_buf_1.svg"/>

  <RENDERIMG RASNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/diff_input_buf_0.jpg" SVGNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/diff_input_buf_0.svg" TMPSVGFN="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/__xps/.dswkshop/diff_input_buf_0.svg"/>

  <RENDERIMG RASNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/clock_generator_0.jpg" SVGNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/clock_generator_0.svg" TMPSVGFN="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/__xps/.dswkshop/clock_generator_0.svg"/>

  <RENDERIMG RASNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/axi_timebase_wdt_0.jpg" SVGNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/axi_timebase_wdt_0.svg" TMPSVGFN="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/__xps/.dswkshop/axi_timebase_wdt_0.svg"/>

  <RENDERIMG RASNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/axi_interconnect_memory_mapped_lite_0.jpg" SVGNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/axi_interconnect_memory_mapped_lite_0.svg" TMPSVGFN="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/__xps/.dswkshop/axi_interconnect_memory_mapped_lite_0.svg"/>

  <RENDERIMG RASNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/RS232_Uart_1.jpg" SVGNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/RS232_Uart_1.svg" TMPSVGFN="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/__xps/.dswkshop/RS232_Uart_1.svg"/>

  <RENDERIMG RASNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/system_blkd.jpg" SVGNAME="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/sw/embedded/SDK_Workspace/hw/imgs/system_blkd.svg" TMPSVGFN="/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/__xps/.dswkshop/system_blkd.svg"/>

</RENDERBATCH>