
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source runs/M400_W6/run.tcl
# read_verilog -sv runs/M400_W6/sum_signed.sv
# read_xdc runs/M400_W6/sum_signed.xdc
# synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Command: synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2525898
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3038.918 ; gain = 241.801 ; free physical = 139170 ; free virtual = 209871
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.481; parent = 2373.149; children = 254.332
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4011.996; parent = 3038.922; children = 973.074
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sum_signed' [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M400_W6/sum_signed.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'sum_signed' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M400_W6/sum_signed.sv:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3138.887 ; gain = 341.770 ; free physical = 139061 ; free virtual = 209765
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.481; parent = 2373.149; children = 254.332
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4111.965; parent = 3138.891; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3156.699 ; gain = 359.582 ; free physical = 139061 ; free virtual = 209765
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.481; parent = 2373.149; children = 254.332
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4129.777; parent = 3156.703; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3156.699 ; gain = 359.582 ; free physical = 139061 ; free virtual = 209765
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.481; parent = 2373.149; children = 254.332
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4129.777; parent = 3156.703; children = 973.074
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3156.699 ; gain = 0.000 ; free physical = 139080 ; free virtual = 209784
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M400_W6/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M400_W6/sum_signed.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3323.418 ; gain = 0.000 ; free physical = 139227 ; free virtual = 209944
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3323.418 ; gain = 0.000 ; free physical = 139227 ; free virtual = 209943
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 3323.418 ; gain = 526.301 ; free physical = 139334 ; free virtual = 210051
Synthesis current peak Physical Memory [PSS] (MB): peak = 2637.313; parent = 2382.981; children = 254.332
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4264.480; parent = 3291.406; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 3323.418 ; gain = 526.301 ; free physical = 139339 ; free virtual = 210056
Synthesis current peak Physical Memory [PSS] (MB): peak = 2637.313; parent = 2382.981; children = 254.332
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4264.480; parent = 3291.406; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 3323.418 ; gain = 526.301 ; free physical = 139339 ; free virtual = 210056
Synthesis current peak Physical Memory [PSS] (MB): peak = 2637.313; parent = 2382.981; children = 254.332
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4264.480; parent = 3291.406; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 3323.418 ; gain = 526.301 ; free physical = 139343 ; free virtual = 210061
Synthesis current peak Physical Memory [PSS] (MB): peak = 2637.313; parent = 2382.981; children = 254.332
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4264.480; parent = 3291.406; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   15 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 3     
	   2 Input   12 Bit       Adders := 6     
	   2 Input   11 Bit       Adders := 12    
	   2 Input   10 Bit       Adders := 25    
	   2 Input    9 Bit       Adders := 50    
	   2 Input    8 Bit       Adders := 100   
	   2 Input    7 Bit       Adders := 200   
+---Registers : 
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 6     
	               11 Bit    Registers := 12    
	               10 Bit    Registers := 28    
	                9 Bit    Registers := 50    
	                8 Bit    Registers := 100   
	                7 Bit    Registers := 200   
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 3323.418 ; gain = 526.301 ; free physical = 139430 ; free virtual = 210156
Synthesis current peak Physical Memory [PSS] (MB): peak = 2637.313; parent = 2382.981; children = 254.332
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4264.480; parent = 3291.406; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 3679.730 ; gain = 882.613 ; free physical = 138864 ; free virtual = 209762
Synthesis current peak Physical Memory [PSS] (MB): peak = 3215.235; parent = 2960.935; children = 254.332
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4652.809; parent = 3679.734; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 3692.730 ; gain = 895.613 ; free physical = 138849 ; free virtual = 209747
Synthesis current peak Physical Memory [PSS] (MB): peak = 3227.380; parent = 2973.079; children = 254.332
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4665.809; parent = 3692.734; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 3711.762 ; gain = 914.645 ; free physical = 138849 ; free virtual = 209746
Synthesis current peak Physical Memory [PSS] (MB): peak = 3230.993; parent = 2976.692; children = 254.332
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4684.840; parent = 3711.766; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 3721.668 ; gain = 924.551 ; free physical = 138894 ; free virtual = 209791
Synthesis current peak Physical Memory [PSS] (MB): peak = 3231.751; parent = 2977.450; children = 254.332
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4694.746; parent = 3721.672; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 3721.668 ; gain = 924.551 ; free physical = 138907 ; free virtual = 209804
Synthesis current peak Physical Memory [PSS] (MB): peak = 3231.767; parent = 2977.466; children = 254.332
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4694.746; parent = 3721.672; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 3721.668 ; gain = 924.551 ; free physical = 138910 ; free virtual = 209807
Synthesis current peak Physical Memory [PSS] (MB): peak = 3233.005; parent = 2978.704; children = 254.332
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4694.746; parent = 3721.672; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 3721.668 ; gain = 924.551 ; free physical = 138910 ; free virtual = 209807
Synthesis current peak Physical Memory [PSS] (MB): peak = 3233.067; parent = 2978.767; children = 254.332
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4694.746; parent = 3721.672; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 3721.668 ; gain = 924.551 ; free physical = 138911 ; free virtual = 209808
Synthesis current peak Physical Memory [PSS] (MB): peak = 3233.130; parent = 2978.829; children = 254.332
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4694.746; parent = 3721.672; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 3721.668 ; gain = 924.551 ; free physical = 138914 ; free virtual = 209811
Synthesis current peak Physical Memory [PSS] (MB): peak = 3233.161; parent = 2978.860; children = 254.332
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4694.746; parent = 3721.672; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|sum_signed  | vld_layer9_reg        | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|sum_signed  | reduce_layer73_reg[9] | 4      | 10    | YES          | NO                 | YES               | 10     | 0       | 
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   498|
|3     |LUT1   |   399|
|4     |LUT2   |  2798|
|5     |SRL16E |    11|
|6     |FDRE   |  3206|
|7     |IBUF   |  2403|
|8     |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 3721.668 ; gain = 924.551 ; free physical = 138914 ; free virtual = 209811
Synthesis current peak Physical Memory [PSS] (MB): peak = 3233.177; parent = 2978.876; children = 254.332
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4694.746; parent = 3721.672; children = 973.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 3721.668 ; gain = 757.832 ; free physical = 138935 ; free virtual = 209832
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 3721.676 ; gain = 924.551 ; free physical = 138935 ; free virtual = 209832
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3728.605 ; gain = 0.000 ; free physical = 139023 ; free virtual = 209920
INFO: [Netlist 29-17] Analyzing 2902 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sum_signed' is not ideal for floorplanning, since the cellview 'sum_signed' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M400_W6/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M400_W6/sum_signed.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3791.074 ; gain = 0.000 ; free physical = 139029 ; free virtual = 209927
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2404 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 2403 instances

Synth Design complete, checksum: a8f2e05a
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 3791.074 ; gain = 2086.746 ; free physical = 139237 ; free virtual = 210134
# report_utilization -file runs/M400_W6/util.rpt
# report_timing_summary -file runs/M400_W6/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 4538.062 ; gain = 746.988 ; free physical = 138693 ; free virtual = 209721
# exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  4 15:56:57 2025...
