--++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
--	Grupo de Apoio ao Projeto de Hardware  - GAPH
--	Projeto X10GiGA - FINEP/PUCRS/TERACOM
--
--	Módulo:	Memória - Gerador de Frames - Prototipação
--	Autor:	Jeferson Camargo de Oliveira
--
-- 	FRAME:	0004
-- 	RAMB:	03
-- 	CONJ:	A
--
--	Módulo gerado em 17 de July de 2008 às 16h55min pelo
--	programa gerador de frames OTN do projeto X10GiGA.
--++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;

----Pragma translate_off
library unisim ;
use unisim.vcomponents.all ;
----Pragma translate_on

entity FRAME0004_A3 is
port(
		addr	: in  std_logic_vector(9 downto 0);	-- Barramento de endereços da porta
		clk		: in  std_logic;					-- Entrada de clock para a porta
		dout	: out std_logic_vector(15 downto 0)	-- Saída de dados da porta
	);
end FRAME0004_A3;

architecture FRAME0004_A3 of FRAME0004_A3 is

	signal addrin	: std_logic_vector(9 downto 0);
	signal clkin	: std_logic;
	signal doutout	: std_logic_vector(15 downto 0);

	component RAMB16_S18 is
	generic(
		WRITE_MODE : string;
		INIT_00,INIT_01,INIT_02,INIT_03,INIT_04,INIT_05,INIT_06,INIT_07,
		INIT_08,INIT_09,INIT_0A,INIT_0B,INIT_0C,INIT_0D,INIT_0E,INIT_0F,
		INIT_10,INIT_11,INIT_12,INIT_13,INIT_14,INIT_15,INIT_16,INIT_17,
		INIT_18,INIT_19,INIT_1A,INIT_1B,INIT_1C,INIT_1D,INIT_1E,INIT_1F,
		INIT_20,INIT_21,INIT_22,INIT_23,INIT_24,INIT_25,INIT_26,INIT_27,
		INIT_28,INIT_29,INIT_2A,INIT_2B,INIT_2C,INIT_2D,INIT_2E,INIT_2F,
		INIT_30,INIT_31,INIT_32,INIT_33,INIT_34,INIT_35,INIT_36,INIT_37,
		INIT_38,INIT_39,INIT_3A,INIT_3B,INIT_3C,INIT_3D,INIT_3E,INIT_3F : bit_vector
	);
	port(
		DO   : out std_logic_vector(15 downto 0);	-- Port 16-bit Data Output
		DOP  : out std_logic_vector(1  downto 0);	-- Port 2-bit Parity Output
		ADDR : in  std_logic_vector(9  downto 0); 	-- Port 10-bit Address Input
		CLK  : in  std_logic;			 			-- Port Clock
		DI   : in  std_logic_vector(15 downto 0); 	-- Port 16-bit Data Input
		DIP  : in  std_logic_vector(1  downto 0); 	-- Port 2-bit parity Input
		EN   : in  std_logic;			 			-- Port RAM Enable Input
		SSR  : in  std_logic;			 			-- Port Synchronous Set/Reset Input
		WE   : in  std_logic			 			-- Port Write Enable Input
	);
	end component;

begin

	addrin <= addr;
	clkin  <= clk;
	dout   <= doutout;

	-- FRAME0004_RAMB03 instantiation
	FRAME0004_RAMB03 : RAMB16_S18
	generic map (

		-- The following generics are only necessary if you wish to change the default behavior.
		WRITE_MODE => "NO_CHANGE", 	-- WRITE_FIRST, READ_FIRST or NO_CHANGE

		-- The following generic INIT_xx declarations are only necessary
		-- if you wish to change the initial contents of the RAM to anything
		-- other than all zero's.
		INIT_00 => x"F14993966C527BBE3EBEF03512E82C6808F6BB3B3BCFBEE39341478177E7FBFF",
		INIT_01 => x"033AF672E5B6A7E23EEAC3E8486B8971166B8320FC359C9935C1448FDC778504",
		INIT_02 => x"D0B7E543B1070752092B3B1D32A9EB8B46AA8838F9C06BB445E32B64ABBAF2AB",
		INIT_03 => x"EA4B37E0A98B5578C321646A17EEB7D18DE5B4B1AFEB463E6C9D41362676E227",
		INIT_04 => x"3027158A3DC38A026A71A446B81F263542DA52060DA7DDD1633C85786C8EC08C",
		INIT_05 => x"A78BCCB2306A2BE37BB41C8D41A0DBC2216335E513FF4ADA0725FA3AEA62584E",
		INIT_06 => x"96FE3CB4962128CA78E7BEACE8B4325EB995F372C089D529EEFF13798D6295D8",
		INIT_07 => x"AE079257EE4530C632E6A3A43BAE7A40790A5EB8498A53AEA3A58209A2603D2C",
		INIT_08 => x"314A8DA1857E47C81D5C502F3EB2E5CC7942FC9CCC40BBFBFB53DE9468A3A906",
		INIT_09 => x"CFDC572D2415508BC8A407740A3C33E862121BC42ED41A5BFFC4C15B9165DF8F",
		INIT_0A => x"79C607C63CD857F9E57A6E536DC8200B81A61DF80FD4DA2D6B071B301713DB6B",
		INIT_0B => x"FA0C9C32FE6CB998C3EE5968BCB5863A496003CDEC503B3EC1FB6738FEDFBEC7",
		INIT_0C => x"F4846121C66217D1BAA672A3B552538D6A7BCE16D7E969D0DDB015712A9A7B35",
		INIT_0D => x"3573535EE47FAAB9297C627C16A1CFB9B51A746112118BA806A07D85B4D1276D",
		INIT_0E => x"096A64C71F7FEB9CF0AAA84333359EE4AD9E0C9014F8988B61CBBD7C4E5C2AC9",
		INIT_0F => x"858205BA78650075A548EC191E02CB3BE7CAB7869D66B1453485966926E0218E",
		INIT_10 => x"589BD10A66C3C54FE8BAFB353DD3B8596BF7C61A60D50F0E8F99295F2050267D",
		INIT_11 => x"E622F03D82E258CDF97A61B2F73ACD90D51F75DCDC2E91900BBA7B7B986CF62F",
		INIT_12 => x"F739D0C1BCDBFFFF2E2EC6063189034B2F068BD8B09A5338848B3FA060590C58",
		INIT_13 => x"6BB0CC67CAD93E7B3638726265B4C27949A607A3E8B31E8D7BED44FBAE361BA2",
		INIT_14 => x"D23315019C947A591E4B431E966866D2E0024306429030C5A3F4859C76A85AA3",
		INIT_15 => x"8E624BEFD0AB43DEAF0DC0519BB051ABB0F17E2A49F34CFE9E2DEB0905D8A37C",
		INIT_16 => x"46773E8B33A885F504F646749DCA2145377C6CDFDA19D80098A3522A9B1665E9",
		INIT_17 => x"26523F6FB7785C2698D723EABF9415B56B55801EA039F59C3D94EDA8E42E06B7",
		INIT_18 => x"A62BC7E1BC76B52DFFDEF1867F5588263ED2668D644511EBCBF566C47D6FB5C9",
		INIT_19 => x"6D17E6C4E6076E4A5F4FB53F3AD739A3C1202268F8A1876DA0BDC8E9AD8B6860",
		INIT_1A => x"F486950C91AFB838EBF8F9BC74D783A2C260842BF58D92F6A964FB7328C8A287",
		INIT_1B => x"1CEC01337017B1A208725C9BABF30E18955CC5A292D57FC4DC74994CA903DA20",
		INIT_1C => x"40FA4E7BC157F02F62D975805CA06A9FA806A5B92E361A595704F1F6E8742CB7",
		INIT_1D => x"AE178429097B0FEE1976EADAB00C1EEFB0D38DC2FF06B036D2F9244E4E1D94F9",
		INIT_1E => x"11768D5CF36CABD392DA5B5C5B46D711F7C47993FE8ACA657ACFEFBB3F3A8A48",
		INIT_1F => x"CB7CFF4CE9A9ADFB43DB371DC3227D149054C6D7F56629F45B514B81545D4EB4",
		INIT_20 => x"35779E0B8C36C99E0814AE7692F04B17A7F8924FAE6BC5B1B70CA77FB7341B66",
		INIT_21 => x"F1521474334713184F9FB99A503FD08570B18E91C96E5B5E82F607A854CFB794",
		INIT_22 => x"5266D359C1932014A7144F37BFDFF291771EF5EBBE6B9D14E5E5D244DC0899C9",
		INIT_23 => x"D5C37049E7FE3292F7D8D903DDAB4F443ABB9D4BCFABD81C7B825847B62226D0",
		INIT_24 => x"F568D45281C48C35C496FA0227DDEEE470BD187ED8E4496F9A1AF236E7253AB4",
		INIT_25 => x"01514019C65B853EBF46DDA0884C42CBF1678CA2F01146CE29EBF3E4BE8F4E09",
		INIT_26 => x"59EC92B4DA08C5DC3CE9821A8EDF7F9D6FC329A157FD4B92ECDDA26CC8D40786",
		INIT_27 => x"633267B0CD14789DE264C1F97FCC332F6E3F9EA9E0EC66556729A5CEAE2CD7FC",
		INIT_28 => x"7AB7F295AFA6A6719EE005450CB9F0F4A4A5142B1524A2B474157CCCE501B0B5",
		INIT_29 => x"9164E5FAE099A1C3DCC2C4FD5AFA822D0C7EB54243F99F7617ED687336A03ECD",
		INIT_2A => x"30DD94752AA40282BB2D64B61C0CD04A170C921811FA506DB768BD7372C4958C",
		INIT_2B => x"FB36EF4B0CEB48D47FC6A10B521BE430564CB08A07454507BE2FE86F70BABB70",
		INIT_2C => x"DEBC6BE81EB8B52DC140E70C495A8B634451557E835D46D61C36D18A65C4CC34",
		INIT_2D => x"124E502AF00E108AC2926143FDC48F6D54DB2A1D70F9DB188E929B585F3BDCB2",
		INIT_2E => x"5167E2BF38830893E30370F5520D747746979B0002A7E07C4BFDDA3506C3AC26",
		INIT_2F => x"8F20E366C7E1C7853DF09B086F3FD13B793838B156E897B1AA0E7BBE59BAABE4",
		INIT_30 => x"EAD7740EF2846E796C58F1C5D8D7C7410A58E3C46B4DCABAFE82016DC3543DA7",
		INIT_31 => x"DA52591F3A57FC4311F076AFAE540D35C1A7A4BD58776F28479B834B8B53AB27",
		INIT_32 => x"1F203752C9C4BF7B85FA52A897E84D8A81EECD966F2FC1F231080293697FF906",
		INIT_33 => x"7CD3CCC3563C5502513C4C86C57D97D4571D65EBE4AE2D6E4ACBA62A9FB54503",
		INIT_34 => x"3F7E76A1FC3CFBE7AC04B48265AC54226D24CF59BC57F3B7DCB69136B13A6850",
		INIT_35 => x"0B7CD61B49C704155730BB70B42BC961728FCA9C89433BAC24399C6DB9C538EC",
		INIT_36 => x"A920FED43329A6262B7E2608ACE2FF376E0D07218C501731E169D755F30A1EDD",
		INIT_37 => x"1902974E91AD383B7563FA914B64758DEA25B6A9D56B0D4CCEB87B3C26FFA80E",
		INIT_38 => x"8B1A944FAD4DC19D8721A8D19DFA3FB8A6ACB9683E8F6980DBFE8D1DF95647CD",
		INIT_39 => x"816E85A9FF1D733C1F4B5F11B341D8952DDF850B652912A439678B214D79F3B8",
		INIT_3A => x"F504C7F6AA807796E2C0CD23545DAB7B8517AB9B17A1521A1A21E2168521A0B5",
		INIT_3B => x"76A1A7A4860EA762D269566A302406117D0633B7E72D2116F1E7547F391D3943",
		INIT_3C => x"8A2680662CF7E5DD7D1F136DDA232B1FB807124F452F70B4BD117828E105617B",
		INIT_3D => x"85C91DED5ADA8EF9987D764FD54907FF588CB91B614DB5A547B8D7B892A3FB00",
		INIT_3E => x"B325ADE6FFFA8A885F797210F7AB35CCCF9FADAF82ABB1B81989FC17EFC0F9E1",
		INIT_3F => x"06CA666DEF183AC187179450A803A46CC4E18D861A9091A850649516F084B91E"
	)port map (
		DO   => doutout,			-- Port 16-bit Data Output
		DOP  => open,				-- Port 2-bit Parity Output
		ADDR => addrin,				-- Port 10-bit Address Input
		CLK  => clkin, 				-- Port Clock
		DI   => (others => '0'),	-- Port 16-bit Data Input
		DIP  => (others => '0'),	-- Port 2-bit parity Input
		EN   => '1',				-- Port RAM Enable Input
		SSR  => '0',				-- Port Synchronous Set/Reset Input
		WE   => '0'					-- Port Write Enable Input
	);
	-- End of FRAME0004_RAMB03 instantiation

end FRAME0004_A3;