// Seed: 1870340570
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8, id_9, id_10;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input wor id_4,
    output tri1 id_5,
    input supply0 id_6,
    input tri0 id_7,
    input wor id_8,
    input supply0 id_9,
    output tri0 id_10,
    output tri0 id_11,
    output wand id_12,
    input uwire id_13,
    input supply1 id_14,
    input tri id_15,
    output supply1 id_16,
    input tri id_17,
    input wand id_18,
    output wire id_19,
    input wire id_20,
    output tri0 id_21,
    input tri1 id_22,
    input uwire id_23
);
  wire id_25, id_26;
  assign id_16 = id_13;
  tri0 id_27 = 1, id_28;
  module_0(
      id_28, id_26, id_26, id_25, id_26, id_28, id_28
  );
endmodule
