================================================================================ 
Commit: 3288e4e9fb4cd9bc2a3faeecbcb75ac16041964e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:27:21 2024 +0530 
-------------------------------------------------------------------------------- 
Updated Doxygen files

-------------------------------------------------------------------------------- 
[Changed Files]
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm

================================================================================ 
Commit: 5fb6d27c6a02ab559b9ad5a9d69178acf020b2d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:23:13 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4213_80

Hsd-es-id: N/A"
Original commit date: Wed May 22 21:10:56 2024 -0700
Original commit hash: c855b3d852903a5f9b73e4a7f7c8e8c2749bd7c8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 11b8b5340d996e656a240d465ff2384f6ba7202e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:23:00 2024 +0530 
-------------------------------------------------------------------------------- 
Update BiosId VERSION_MINOR to 79

[Feature Description]
Update BiosId VERSION_MINOR to 79

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: NA
Original commit date: Wed May 22 20:13:47 2024 -0700
Change-Id: I62274a07dd6ab2605dc0220d8511d87fe5a300c7
Original commit hash: d6274d11ae4ffa615d3c4be0465ed6340b1c0f7c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e01c60f4d3754f93b3b67168b3db9d25dbb516b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:22:47 2024 +0530 
-------------------------------------------------------------------------------- 
Update CPU Socket type in SMBIOS Type 4

[Feature Description]
BIOS shall update the definitions to Type 4 structure.

53h: Socket BGA2049 ARL U/H
54h: Socket BGA2551 MTL
55h: Socket LGA1851 ARL S
56h: Socket BGA2114 ARL Hx

Package/Module: OneSilicon

[Impacted Platform]
ALL

Hsd-es-id: 15016020411
Original commit date: Fri Apr 26 17:32:12 2024 +0800
Change-Id: I4031c8676ddff9b2152e9b5cc8d7a0e7da1c9f4b
Original commit hash: f007341087b54a8d32feae97f7b81a82d781a7dd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 727694284501309b1c83017d8321e9298aa5ccbb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:22:32 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[MTL] set VarConOut and VarConIn as NULL"

[Issue Description]
Revert Change "[MTL] set VarConOut and VarConIn as NULL"

[Resolution]

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16023676406
Original commit date: Fri Apr 19 15:09:54 2024 +0800
Change-Id: I9130151bb1b1723ba6b8ce2e049679c2c0ae4d12
Original commit hash: ae951b932e99ad5b36672efdbd3032a3a7c04f0d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: b6e508424a0c70cde9ea320e87e6ac06ed5a440c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:22:17 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[ARL]PS2 KB YB Observed in DM after WR S5 cycle."

[Issue Description]
Revert change PS2 KB YB Observed in DM after WR S5 cycle.

[Resolution]

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16023676406
Original commit date: Fri Apr 19 15:04:41 2024 +0800
Change-Id: I5302983bd7184adce9952099a9715e09c8fb806d
Original commit hash: 15c03321f7a87009d9dae9121ca1cf7a31ff6a0e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: a3e9dab655b000eaad0c793d7686571ce2180329 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:22:02 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4213_01

Hsd-es-id: N/A"
Original commit date: Wed May 22 10:57:15 2024 -0700
Original commit hash: 4be97b561070614fa93ebe6282936f8e33e0b4f8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: a939c525af9b99a5f98456c8dcc72bab09d96b9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:21:21 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4213_00

Hsd-es-id: N/A"
Original commit date: Wed May 22 09:01:57 2024 +0000
Original commit hash: 87f38518d9dc4b201c7f8b0f3b017480f6213bd9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 32c55ea1d0b191a771d7cf8b0298d944a9765114 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:21:04 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O] MCLK GPIO is not needed when discrete BT module is used through I2S

[Issue Description]
I2S_MCLK GPIO is programmed when using discrete BT module even though
it is not physically used to connect the module.

[Resolution]
Skip I2S_MCLK GPIO programming only when one I2S instance is enabled and
discrete BT module is used.

Package/Module:
ClientOneSiliconPkg/Include/ConfigBlock
MeteorLakeFspPkg/Upd
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib

[Impacted Platform]
MTL, ARL

Hsd-es-id: 18038506284
Original commit date: Thu May 16 09:47:53 2024 +0200
Change-Id: I5118f3e62d66585ebfe75b5171cdf0020b6e1a54
Original commit hash: 693201408a2633cdb44ceb285d8c7711609541f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchAceInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/HdaSocLib/MtlSocAceLib.c
ClientOneSiliconPkg/Include/ConfigBlock/Hda/HdAudioConfig.h
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Library/PeiHdaLib.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c

================================================================================ 
Commit: 1b111585097d532e634ec610a48307fb74f61d37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:20:50 2024 +0530 
-------------------------------------------------------------------------------- 
[CNV] add WBEM UEFI variables

[Feature Description]
Add 320MHz Bandwidth Enablement per MCC

Package/Module:
CnvFeaturePkg

[Impacted Platform]
ALL

Hsd-es-id: 15016074428
Original commit date: Mon May 20 01:31:23 2024 -0700
Change-Id: Ibd54f2af6957749038a460500db83aa09ec3e894
Original commit hash: 9b6615a8acc09b7a0a60beb9e6af80f330906a51

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/CnvUefiConfigVariablesVer1.c
Features/Connectivity/CnvFeaturePkg/Include/CnvVariables.h

================================================================================ 
Commit: bb9753da68d62c9900e008a8382560400766b59c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:20:37 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4212_00

Hsd-es-id: N/A"
Original commit date: Tue May 21 21:31:33 2024 -0700
Original commit hash: 5cce64ca49d240b33af64116e2838fae7ae8b01c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 8356f3ab1b3e97e227968012973c9ea70196d4b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:20:23 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S] SUT is hanging after changing TCSS xHCI Support BIOS knob

[Issue Description]
SUT is hanging at PC 10AD after disable and re-enabled
"TCSS xHCI Support" Bios Knob.

[Resolution]
After enabled "TCSS xHCI Support" BIOS knob from disabled, all
iTBT RP and DMA will be enabled with MAX support for IOE.
ARL-S with IOE-P only supports 2 iTBT RP and 1 DMA but IOE-P
supports MAX 4 iTBT RP and 2 DMA.
Update for current supporting iTBT RP number.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
ARL-S, ARL-Hx

Hsd-es-id: 16024142136
Original commit date: Fri May 17 00:28:37 2024 +0800
Change-Id: Id166c1301c0029aeea86eb8eade1b79021658bd4
Original commit hash: a93e6b36be946182e8a02ae57a06890cdd66a3bd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: d602de6f1aac928089dc63b9e63653c25a650d90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:20:10 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4211_00

Hsd-es-id: N/A"
Original commit date: Mon May 20 21:31:53 2024 -0700
Original commit hash: 6b44ad6d9c899fd504fe85fbb03c68f48d1b5e9c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 0b4df8b9d57a142df105f53becb2eb1989feaddd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:19:57 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O] LE audio offload feature is not disabled

[Feature Description]
Need to add check condition when CNVi presence is "No" and discrete
offload is set to "disable". All offload related feature including LE
audio offload should be set to disable.

Package/Module:
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL, ARL

Hsd-es-id: 18038274916
Original commit date: Tue Apr 30 13:38:45 2024 +0200
Change-Id: Idd4118c4acff34a2281a8ff3ae7cc44855ec9b34
Original commit hash: 344b7119b36dab151ebc556479ca46367d66c82a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.c
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.c
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/SetupCallbackExList.h
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: a5d73e2b0c49b561e4b1ecb8b779e2c7e179f31e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:19:43 2024 +0530 
-------------------------------------------------------------------------------- 
Retrieve the EC Recovery Image Offset Based on EC Image Size

[Issue Description]
- Size of EC image would be different between different platform.
- Hardcoded of recovery offset is incorrect implementation.
- Change to dynamic way to deicide the offset.

[Resolution]
- Set the default EC recovery image offset as "0x40000"
- Read the 4K descriptor to get the size of EC region
- Check the EC image size shall be multiple of 2
- Divide the EC image size into 2 to get the recovery image offset

Package/Module:
BoardPkg/Features/CapsuleUpdate/Library/PlatformEcUpdateHookLib

[Impacted Platform]
ALL

Hsd-es-id: 15016063828
Original commit date: Tue May 14 18:29:49 2024 +0800
Change-Id: I471cdc6d7ede59677a3f6664a639ac9d28330fbc
Original commit hash: c6144809482f52b467b16a4b71b314101ae44270

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Features/CapsuleUpdate/Library/PlatformEcUpdateHookLib/PlatformEcUpdateHookLib.c
MeteorLakeBoardPkg/Features/CapsuleUpdate/Library/PlatformEcUpdateHookLib/PlatformEcUpdateHookLib.inf

================================================================================ 
Commit: 47380cdde664d43a7d144402f69f89fa8c6c42c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:19:30 2024 +0530 
-------------------------------------------------------------------------------- 
Delay for device ready in retimer read and capsule update

[Feature Description]
Add 3 sec delay wait for device ready for retimer function.

Package/Module:TcssCapsuleFeaturePkg,PlatSamplePkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 15016082540
Original commit date: Sun May 19 16:58:34 2024 +0800
Change-Id: Ic31571c3a58f85b8aa006a6e48dc00ebe0889bb4
Original commit hash: 98f48af7e9dba9fe855fed235b511b26fb4ae500

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Tcss/TcssCapsuleFeaturePkg/Include/TbtRetimerNvm.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.inf
Features/Tcss/TcssCapsuleFeaturePkg/TcssCapsuleFeaturePkg.dec
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
MeteorLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c
MeteorLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.inf

================================================================================ 
Commit: 8318d311e66f539b4e3353c820c430abd021b027 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:19:16 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-H]: BIOS request to support 2R memory Bomsku on ARL-H

[Feature Description]
2R memory support. Only SPD data update.
Only NativeDp & Edp display config is supported
in these boardsku.

Package/Module:
MeteorLakeBoardPkg/
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/

[Impacted Platform]
H

Hsd-es-id: 16024161240
Original commit date: Thu May 2 11:39:05 2024 +0530
Change-Id: I53ce04c752b76490d5ed18352cbc824c91ac0e07
Original commit hash: ab8b2330ece9525ca4d0ff7855be9f65074c78ef

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHLp5xT4RvpBom2RMem.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc

================================================================================ 
Commit: 393b58ef87fa13bdfe473b3dd671abff02379d48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:19:03 2024 +0530 
-------------------------------------------------------------------------------- 
Remove full configuration boot after Efi Network setting changes.

[Issue Description]
LPSS UART serial screen goes blank
after changing BIOS setting in EFI Network.

[Resolution]
Remove full configuration boot after Efi Network item changes.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 15015484999
Original commit date: Thu Apr 18 14:47:57 2024 +0800
Change-Id: I491ef979955ed4b5864105e8cfc411c6e2529b41
Original commit hash: 75fb0b534751cd450d52202499d1a94c1a723445

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PlatformSetup.c

================================================================================ 
Commit: 8d80709dc1e0d65fda4fca471a29932e46d946e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:18:49 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4210_00

Hsd-es-id: N/A"
Original commit date: Sun May 19 21:31:15 2024 -0700
Original commit hash: acebdb395436df900ff36eb17359c27512dd850b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 64bcab9f4ca2b476dae0c21daeb30dde148abc48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:18:36 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4206_00

Hsd-es-id: N/A"
Original commit date: Sat May 18 21:31:17 2024 -0700
Original commit hash: f8489cc080b316c1d0cb8475b58fead7fa846e4a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 33deba8ecd15b5845e9a2ead717d5efdea237402 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:18:22 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4205_00

Hsd-es-id: N/A"
Original commit date: Fri May 17 21:31:13 2024 -0700
Original commit hash: b144ca6fa4c198d86a731af88c0ab4c06b47e8a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 96e1208204a55c093d6c91867fa0e9cf66c6ab90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:18:09 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4204_00

Hsd-es-id: N/A"
Original commit date: Thu May 16 21:31:22 2024 -0700
Original commit hash: fbb7c4d62a80660b16fbde2931900276508ade7d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 0a107cb50167300e898dbc949d35a15113353122 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:17:56 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S][S05-DDR5_UDIMM_1DPC_OC] Device failed to enter RTD3 on IOE PXPF

[Issue Description]
In ACPI ASL code,for S05 board, PXPD RP instance was added instead of
PXPF RP instance. This caused the device attached PXPF RP failed to
enter D3cold.

[Resolution]
Replaced PXPD RP instance with PXPF RP instance.

Package/Module:BoardPkg

[Impacted Platform]
S

Hsd-es-id: 14022364262
Original commit date: Thu May 16 10:04:43 2024 -0700
Change-Id: I6fdd22920aa5389887571dbd0bd59dcbd3e90771
Original commit hash: c420be7b03a9bebd6be48478c89af1cd783f4003

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpOcRtd3.asl

================================================================================ 
Commit: dc4630d1347f9d5243141d54574eb3e2cf491ce1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:17:42 2024 +0530 
-------------------------------------------------------------------------------- 
Retimer version must not show when device initialized failed

[Issue Description]
Sometimes, retimer will show error version (not the NA) when device
initialized failed.

[Resolution]
BIOS should do continue the for loop to prevent it keep reading
the NVM version

Package/Module:
DxeFirmwareVersionInfoLib

[Impacted Platform]
MTL, ARL.

Hsd-es-id: 15016069858
Original commit date: Wed May 15 16:23:56 2024 +0800
Change-Id: I6a70f44d86bb5d5acc92f4eab131e9efcd8d3d48
Original commit hash: a8f7be1deb18c81967c3efaadaa7469e0498dd52

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c

================================================================================ 
Commit: 544c788223709a8c792c128880e610b9c490167f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:17:29 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4203_00

Hsd-es-id: N/A"
Original commit date: Wed May 15 21:33:02 2024 -0700
Original commit hash: d32db5f9410a8a8a1b5053646100b12b27172fa9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 389838479c01ae66a3c83a3d1af853e4ac943691 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:17:16 2024 +0530 
-------------------------------------------------------------------------------- 
[BR] dTBT Controllers get Disabled when disabling iTBT in BIOS

[Issue Description]
BR Controllers are getting YB after disabling iTBT in BIOS

[Resolution]
When BR win10 support is disabled, BR should not support switch mode

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
ARL-Hx, ARL-S

Hsd-es-id: 16024135559
Original commit date: Mon May 13 13:05:33 2024 +0800
Change-Id: I6caaecf18e4cc9e330adbe98ce8514a83a60257d
Original commit hash: d6f2479fa66b51786377c69f7a1c032083da3646

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c

================================================================================ 
Commit: 73ffe342108013175e292ea54492830cd5b143a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:17:02 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4202_01

Hsd-es-id: N/A"
Original commit date: Tue May 14 21:31:27 2024 -0700
Original commit hash: 74b3e6a19b375deb3a7f5a216f472d6bc8104247

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f3caca3ad5a7af722df248248e408aa9b5cbef14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:16:49 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL MOD PC]PO Learnings

[Issue Description]
HSIO and USB3 Programming changes

[Resolution]
Micro SD card and SSD Root port mapping changes
along with USB3 Mapping changes and PAC154X changes

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL H

Hsd-es-id: 15016024753
Original commit date: Wed May 8 15:15:53 2024 +0530
Change-Id: I61cb871efb77e376a29c5e9d50eba4142cf8cba5
Original commit hash: 4fda9a4bfc5ab49d65b1e3ad197772826bafc6ac

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlHLpCammModPcRtd3.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlH/SkuIdMtlHLpCammModularPc.dsc

================================================================================ 
Commit: 3c3a9c793ad9f6eccb07be5b81f797e68e557eb3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:16:35 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH] "THC IPTS" option under THC Configuration menu.

[Issue Description]
"THC IPTS" option displayed under THC Configuration menu.

[Resolution]
Remove "THC IPTS" option displayed under THC Configuration menu
for desktop.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
S

Hsd-es-id: 16024074869
Original commit date: Wed May 8 10:50:10 2024 -0700
Change-Id: I842217542a50f1eb46122a4eef12e4b385f076ae
Original commit hash: 9aed3187b54d54e7ad514ae3901ecb5bf0eb70a2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PchSetup.c
MeteorLakePlatSamplePkg/Setup/PlatformSetup.c

================================================================================ 
Commit: 8f484d31dfc9a9a9a458fc091ea698c2fde4c584 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:16:22 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] Resigning BIOS is not booting with SEP5 IFWI

[Issue Description]
Pre-Prod Resigned BIOS is not booting with SEP5 IFWI due to
ARL ACM is not being added in FIT table

[Resolution]
Modifying the postbuild script to support Dual ACM Build

Package/Module: MeteorlakeBoardPkg

[Impacted Platform]
ARL

Hsd-es-id: 16024154843
Original commit date: Tue May 14 11:10:32 2024 +0530
Change-Id: Ifa7d12366fdbcd235bcb7ab85fc4c11f44d79ecb
Original commit hash: fb8df2fabb5bef0378350a60dcd0bc9aeeaa9506

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/postbuild.bat

================================================================================ 
Commit: bcfabec6ee1a8367838af5616c6c91fd8bc1cf17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:16:08 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4202_00

Hsd-es-id: N/A"
Original commit date: Tue May 14 05:30:29 2024 +0000
Original commit hash: 3f89fecca0ff0c611c37f6b9ecc4ef2189c04762

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 3461eef0bc5ab3e28bc9cb471316b2b70e55134a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:15:54 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4200_00

Hsd-es-id: N/A"
Original commit date: Sun May 12 21:33:27 2024 -0700
Original commit hash: ae5d6c284a93404d570c39c911785a80707db685

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: caaedde4e986e6430ecf24aa5c3fdd6b7316a476 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:15:41 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4196_00

Hsd-es-id: N/A"
Original commit date: Sat May 11 21:33:14 2024 -0700
Original commit hash: 0151e00ec9c352e60df0a0bca06fe991d934038d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f0cee90ac69b0254885de5becd7f99017b07d54d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:15:25 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4195_01

Hsd-es-id: N/A"
Original commit date: Fri May 10 21:33:11 2024 -0700
Change-Id: I7f29693ca7e34857341ee68799ee192a05964fb9
Original commit hash: ab16cd0417b49b7f78d2563c83c364e07d3b1a8d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 4a745a49e6cb98b2a44674d936a111248dcd5449 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:15:10 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL U] Add Bios Guard support for ARL U

[Feature Description]
Add Bios Guard support for ARL U in external bios builds

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
H, U

Hsd-es-id: 18038438835
Original commit date: Fri May 10 04:27:34 2024 -0700
Change-Id: I7dee1b0a54a369efa21abeb31d9e466bc9914227
Original commit hash: d2285f9822e5e1b040973128b2724bb12436fe3f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf

================================================================================ 
Commit: cfee8eb2d7295878bf552a5ebedf61557c4f4f5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:14:56 2024 +0530 
-------------------------------------------------------------------------------- 
PCH Device ID in SMBIOS table

[Issue Description]
Wrong PCH Device ID used in SMBIOS 130

[Resolution]
Update PCH DID used in SMBIOS 130

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
S

Hsd-es-id: 14022424078
Original commit date: Wed May 22 15:46:56 2024 -0700
Change-Id: I91db1d1d3895978c3921a551af598a11b58c0731
Original commit hash: cc2c99686f07da62791d4fc77cffd310276b4ed4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
MeteorLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfigDxe.inf

================================================================================ 
Commit: b31efb772a27c4d789e247920906e7e9e1d8a008 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:14:40 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4195_82

Hsd-es-id: N/A"
Original commit date: Wed May 22 17:18:52 2024 -0700
Original commit hash: ae805ad644cf0182a809650add16ed7810849d88

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a5e0de2316b2ef42542f396d711555c0381bf901 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:14:27 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.4.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed May 22 16:40:05 2024 +0800
Change-Id: I25bca3a61543297c484d9a07736fd874ec52a020
Original commit hash: ab5bae51bbdac7f01226743dd5a385aee6246873

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2014ce51921136484eb94ce4b94b1bb5fb86b6ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:14:12 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] SAGV freq change request

[Feature Description]
1. Change SAGV Point0 to 3200 for -S
2. Change SAGV Point2 to Gear4
3. For 2*MAX_F_QCLK >= MAX_F_DDR5:
SaGv Point1 - Mid BW
SaGv Point2 - RFI mitigation (MAX_F_DDR5 - 1bin)
SaGv Point3 - High BW Low Latency
For 2*MAX_F_QCLK < MAX_F_DDR5:
SaGv Point1 - Mid BW
SaGv Point2 - High BW (MAX_F_DDR5)
SaGv Point3 - Low Latency point (2* MAX_F_QCLK)
Update SaGv Table Overwrite for 2DPC
UDIMM 0R1R: 3200G4 4800G4 5200G4 5600G2
UDIMM 0R2R: 3200G4 4800G4 5200G4 5600G2
UDIMM 1R1R: 3200G4 4400G4 4800G4 4800G2
UDIMM 2R2R: 3200G4 4000G4 4400G4 4400G2
SODIMM 0R1R: 3200G4 4400G4 4800G4 4800G2
SODIMM 0R2R: 3200G4 4400G4 4800G4 4800G2
SODIMM 1R1R: 3200G4 4400G4 4800G4 4800G2
SODIMM 2R2R: 3200G4 4000G4 4400G4 4400G2

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S/Hx

Hsd-es-id: 22020062966
Original commit date: Wed May 15 16:58:44 2024 +0800
Change-Id: I2228339eb59a52e7e59b86ec5ef706629ba0883b
Original commit hash: 1cbe09f9a48eafe33c67baa7651519221ea711ad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 067d214923fb064b709b6857ba146cd426b6a25e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:13:58 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.4.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed May 22 16:39:44 2024 +0800
Change-Id: Ie632f4acfa9088fbb5c0731f9d0455544a8e92cd
Original commit hash: c2819e216d6c89cef3135e2c7231ff99a2fc71c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b534a7d1e8c6f25b10f331b57df2a56d15fdaff7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:13:38 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Zero Margin on 1DPC 2Rx8 64G2

[Feature Description]
1. Disable CMD Slew Rate Training for 6400 2R DIMM due to
Comp is saturated
2. Disable Delay Comp
3. Limit DIMM ODT RttPark sweep range

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S/Hx

Hsd-es-id: 15016030549
Original commit date: Thu May 9 14:14:02 2024 +0800
Change-Id: I5ff727fccb163b61bacacce5308b4623aa216b92
Original commit hash: bbc97448a26097028bfa7a423f0eeb89e91d7fbc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 5cf8c27889f02c1cacf72d1fd290589c5e1a6ad9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:13:23 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.4.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed May 22 16:39:24 2024 +0800
Change-Id: Ib2e9133caf880fca9d8beaf495e100c15ae31602
Original commit hash: 515a6ba3e3cb8109c9187975ef2808a0ee336d05

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a230707cd2251832085e9383383ab681fcca6ba3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:13:09 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL/MTL] Command Voltage Centering hitting failure in high frequency

[Feature Description]
1. Continuous eyes and non-continuous eyes in CmdV training are
returning different result when eyes are too small.
To make both cases returns the same, the eye width checks should be
removed and eventually will fall under the else case of
MrcNonContinuousChannelEyeCheck and return MrcFail.
2. Even if we are seeing low margin in CmdV training,
the power training will still be able to recover the CmdV eye.
In order to proceed CmdV training with low margin,
set MinWidth to 1, so that we can proceed for power training
and only return a failure if centering does not find a pass.

Remove IsEarlyCentering from CmdVCentering1D

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 15016026077
Original commit date: Thu May 9 10:40:12 2024 +0800
Change-Id: I036607a01bc5c9df8fad97262562881be067d6d5
Original commit hash: ae87308e7b835ac6df0975d4aa5ad77f93a4134c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 23ec0f518df27fd26e457bbb484b2295ab6521e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:12:54 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.4.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed May 22 16:37:32 2024 +0800
Change-Id: Ie57c5cfceb6134fc72745ae3acccee610e192bf2
Original commit hash: fbd32a8b5b7632b9c639bf594e972af482e7219d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 206a3c1ce8cf60db567c4065733f6780d1ea13da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:12:39 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL/MTL] Read Timing Rank2Rank Margin are low

[Feature Description]
For 2R2R:
Set VrefPMCtrl and BiasPMCtrl to 0
Set ForceRxOn to 1
Disable Delay comp
Skip applying RxvrefTempOffset
Apply RxDqsDelayTempOffset to negate the effect of disable delay comp
For all config:
IO Reset before the DLL reset if Rcven failure occurs during
the 1D Sweep and RMT
Additional Changes:
Update ARL-HX 2R2R SODIMM to 3200G4 4400G4 4000G2 4400G2
(Remove SaGv setting from SODIMM list so it follows UDIMM for pt1-3)

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 15016066220
Original commit date: Fri Apr 26 09:36:40 2024 +0800
Change-Id: I83690969f6e861e9cd1c5a85a24dff15972526da
Original commit hash: 6f95af2d28af05a09e21574b39bd0066a9944420

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 2ea0fb2c7d0632db44872d74f8f7563ccf123396 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:12:23 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.4.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed May 22 16:34:36 2024 +0800
Change-Id: I96d699c6478c7dbafa178c235475a37f989202af
Original commit hash: 9d1fe6e4f1f97025d6e15075f634fc66971fdf74

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c6a6068a0738ed764726fb1183970d4b7d367284 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:12:08 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Dimm pass in to SelectDFETable_DDR5 as Rank parameter

[Issue Description]
When GetDdr5DFETableIndex calls SelectDFETable_DDR5,
it passed Dimm parameter as Rank parameter.
SelectDFETable_DDR5 convert Rank parameter to Dimm again

[Resolution]
Corrected the input parameter in as SelectDFETable_DDR5 as Dimm
Remove conversion to dimm in SelectDFETable_DDR5

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
Hx

Hsd-es-id: 22020062980
Original commit date: Tue May 14 10:19:52 2024 +0800
Change-Id: I857e0761f36af4a1e1001f390e6c36610c4e943a
Original commit hash: ab8f792538d4e2ff9674c93a590d44f5577bd887

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h

================================================================================ 
Commit: 212bf36c69a077c9a71619cfaa86d4d95ec38de0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:11:52 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.4.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 10 15:13:11 2024 -0700
Original commit hash: 7a7e77b901cae01b552f7f158edefb0e63884446

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 817a2a984b852db27e30606b0ea3f9bdf995e11d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:11:36 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.3.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 10 15:13:03 2024 -0700
Original commit hash: 5f0d8f1d67ba8dbd99caf259555c218e20d281d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 95019069254b1305c37acdb0da65730189d4f3c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:11:22 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-H | DDR5] Allow group B CAC ODT to sweep up to 80 ohms

[Feature Description]
This is to change MB_CAODT_B_START to 4 (80 ohms).

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
H, DDR5

Hsd-es-id: 22020054886
Original commit date: Thu May 9 16:07:57 2024 -0700
Change-Id: Id89cc5776818c6d236359f7d68d2105d45f34a14
Original commit hash: 9e6d3f31532965e49002a3e07ca8d0c984757579

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: b09a77a1b50aa24e9f1da941ce6b578f5461a9b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:11:08 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.3.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 10 15:12:53 2024 -0700
Original commit hash: 3338e1f22d4a574ea55c05323edff9f6996750ac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8b6caededcd0e03946bfe2024714b8f12e176f7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:10:53 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Add VpdPcdMrcMustStaticSpdData

[Feature Description]
Vendors might use DDR5 memory down on boards and there is no SPD eeprom.
However, boards have PMIC and other local devices to control the DRAM.
MRC need access DIMM PMIC and other local devices.
When static VPD SPD data is used, current MRC couldn't get Spd Address,
and can't access local devices behind SPD HUB.
Add new PCD fields VpdPcdMrcMustStaticSpdData, PcdMrcMustStaticSpdData.
Each fields have 16 bits. Each bit maps to one DIMM. When the bit is
set, VPD has static spd data. spd address table provides correct spd
addresses. BIOS passes the spd address info to MRC. MRC checks
MrcMustStaticSpdData. If the bit is set, MRC forces to use VPD spd
data, although spd address is not 0.
MRC can use the correct spd address to access local devices behind SPD
HUB, such like PMIC, etc.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl,
MeteorLakeBoardPkg, MeteorLakeOpenBoardPkg

[Impacted Platform]
All.

Hsd-es-id: 15015883572
Original commit date: Sun Apr 7 14:57:53 2024 +0800
Change-Id: Iebc585afdeca81a1a75b0731475c5b93b25afc3e
Original commit hash: df529e5aab00384ba4f32f0158273ee8c3e30e4b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHDDR5MemSDTBTRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: dbd0dc2f18537665ab293cec2f76beb3e28c25a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:10:38 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.3.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 10 15:12:23 2024 -0700
Original commit hash: cc766cc250ac2b9e8ac00cc35b113ee29e144c36

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 770a3b572c0b7ebfd66cf3a70cc0f5a51b63e30a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:10:14 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.3.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 10 15:10:57 2024 -0700
Original commit hash: 524a62375542f44cd0573e61d6ae4a3cd8d1dfa3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 17cf0c7e14fc73de9a7754dcf942ace3e852502b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:09:54 2024 +0530 
-------------------------------------------------------------------------------- 
Sweep CaODT when training CaVref in ECT

[Feature Description]
CaVref margin can be very narrow or 0 at freq 9200 and above. Enabling
CaODT and trying multiple values for Group A and B can help improve
the CaVref margin.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22019387968
Original commit date: Thu Jan 11 21:02:27 2024 -0800
Change-Id: Ifa100af4ddfb108cfd1713644ac91fa5f8d88b37
Original commit hash: e67a0b5cca4179841475b5b91032069000948a24

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 77661df7fa0a604960f4bc528d089b51d00493e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:09:32 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.3.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 3 14:42:13 2024 -0700
Original commit hash: 52af483e1cb380bdcc993c188d8a4bd0efac2538

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aa8199d9a9e654d04915a87a64b3b8084d8f2443 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:09:14 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL | LP5] ARL LP5 CAMM Freq Limit Change

[Feature Description]
For ARL LP5 CAMM, the max frequency was previously set to
6400, now the max frequency is set to 7467

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22020026047
Original commit date: Thu May 2 08:13:52 2024 -0700
Change-Id: Icfa70d395d9d2cf118291be7ff79fb78dca83661
Original commit hash: 5796d9c9fc68c52a0e30e81595bf517d95cff41d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 7e159ff2f3ca6768f7fc6f6edb6598f1bf275631 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:08:54 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.3.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 3 14:41:04 2024 -0700
Original commit hash: 3c4708c9763dff8852fa2c6d223ad2f916061ecf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b142d49eed66d0ab2d6ab7fd259ebe238d494c42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:08:15 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.3.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 3 14:40:39 2024 -0700
Original commit hash: 4d99be61dfc448b0ae829a39e7878d03e194c11f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5a8b76a15950358110c39684ac3fbb1bd357adde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:07:44 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.2.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 3 13:47:26 2024 -0700
Original commit hash: 5229ddca49096670d131fcb3b9a47d4eb1395e49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f398949ee6df775f2716885310c1b4402d048f04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:07:27 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.1.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 3 13:47:17 2024 -0700
Original commit hash: 6fea8dff1ff2189c61c1a733309a7525a0739b46

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: af0a07eb2d40b9bb8adaafba0e574401e25c9de7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:07:13 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL][MTL][LP5] Tune Vendor specific 1R/2R DqsOdtCompOffset and RdOdt...

[Feature Description]
(1) MRC must set all Vendor specific ONLY MTL/ARL 1R/2R LP5 devices
running 5400+ speeds as follows:
DqsOdtCompOffset from -10 to -16
RdOdt from 60 to 65
(2) MRC must remove Vendor specific ARL 2R 8400 downbin.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ARL-H LP5

Hsd-es-id: 22019986057
Original commit date: Fri Apr 26 13:55:19 2024 -0700
Change-Id: I2d675c8e82734da97a70c2b179c1b4b1146cb53f
Original commit hash: 6c899ab66173269d62d2de12526dad01fe6da964

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c

================================================================================ 
Commit: 1f6b76add92dbb0c0f495c587e067a031a348940 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:06:58 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.1.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 3 13:47:03 2024 -0700
Original commit hash: b7d922123cfdf15767c3f015e814036702075a0d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7fd27e903403d17494f9062a36150e1025898e7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:06:40 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL-S | DDR5] Using MCSHEDS instead of MCMNTS

[Issue Description]
As part of a timing adjustment for 6400 G4, Mrc
should have programmed the mcsheds spare bits.
Instead the mcmnts spare bits were programmed.

[Resolution]
Changed mcmnts spare bits to mcsheds spare bits
for programming.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 22019980212
Original commit date: Thu Apr 25 11:02:02 2024 -0700
Change-Id: I3c44a5784717234a9ffc534410ad11c68f6a8e68
Original commit hash: f5558dc10ebc327160d889ddaefd1ae56690f2f4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcConfiguration.c

================================================================================ 
Commit: edaaa006939cdd9e4afc778c7f172a50f510778f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:06:28 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.1.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 3 13:46:54 2024 -0700
Original commit hash: 60203d3f4a0b298a3f08a914ef0c098085854bd1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5f5907403117a96d418363c8b35a2175bc052cf4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:06:15 2024 +0530 
-------------------------------------------------------------------------------- 
[DDR5][MTL][ARL] request to fix DDR5 1R x16 WICA values to be matching..

[Feature Description]
(1) MRC must choose a common value of lower and upper bytes WICA offset
for vendor specific or WICA Half-Stage support.
(2) MRC must increase Write Leveling Fine sweep range guard band
adjustment from +10 to +20.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
DDR5 ALL

Hsd-es-id: 22019964949
Original commit date: Tue Apr 23 13:52:17 2024 -0700
Change-Id: I1788bc4f8bec405e32f9afbe25ddf6fe5bcc43a0
Original commit hash: af95e8e9244226f7f9cca75303cef106669f2799

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 0ed2e20a66a58396846e27bd34e52aa552428dde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:06:01 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.1.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 26 14:00:50 2024 -0700
Change-Id: I864d39ba44b5c038c3afc27116b2e4fa68ff84e9
Original commit hash: 0463015f3c0aac9f65fc4dce8bfb6bc6bfb6f270

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1687a783896a9e483f25fb4b0aa33eed5f756183 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 30 12:05:46 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4195_81

Hsd-es-id: N/A"
Original commit date: Wed May 22 12:40:39 2024 -0700
Original commit hash: 672bc815b81ee4f6c2cde60654d2b8b8a85a8765

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env
