module D_master_slave
(
	D,
	clk,
	Q
);

	input D, clk;
	output Q;
	reg Y, Yn, Qn;

	always @(clk)
	begin
	end
endmodule
