# async_fifo
This repository consists of async fifo complete physical design flow.

The different files and folders are as listed below:
a. Makefile: Makefile for running compilation, synthesis, etc.
b. rtl: This folder consists of verilog HDL files for the async fifo design.
c. synth: This folder consists of netlist, lef and sdc files.
d. apr: This folder consists of pnr data.
