<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<title>MEN - VME4L API - vme4l.h File Reference</title>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<meta name="Language" content="en, english">
<meta name="Copyright" content="All material copyright MEN Mikro Elektronik GmbH">
<link href="men_stylesheet.css" rel="stylesheet" type="text/css">
</head>
<body>

<div class="left_to_right" style="padding-top: 6px; background-color: #F0F0F0; height: 110px; border-bottom: 2px solid #D1D1D2;">
	<!-- Titel -->
	<img src="menlogo.gif" alt="MEN" style="float: left; height: 103px; width: 155px; margin: 0px;">
	<h1 style="margin: 0px; padding-top: 35px; padding-bottom: 0px;">VME4L API &nbsp; </h1>
	<h3>vme4l.h File Reference</h3>
</div>

<div class="left_to_right">
<!-- Hauptteil -->
	<div class="main">
<!-- Generated by Doxygen 1.3.2 -->
<div class="qindex"><a class="qindex" href="index.html">Main&nbsp;Page</a> | <a class="qindex" href="modules.html">Modules</a> | <a class="qindex" href="annotated.html">Data&nbsp;Structures</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Data&nbsp;Fields</a> | <a class="qindex" href="globals.html">Globals</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a></div>
<h1>vme4l.h File Reference</h1>VME4L definitions/structure shared between user/kernel-mode.  
<a href="#_details">More...</a>
<p>

<p>
<a href="vme4l_8h-source.html">Go to the source code of this file.</a><table border=0 cellpadding=0 cellspacing=0>
<tr><td></td></tr>
<tr><td colspan=2><br><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>struct &nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="structVME4L__AONLY__CYCLE.html">VME4L_AONLY_CYCLE</a></td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>struct &nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="structVME4L__BUS__ERROR__INFO.html">VME4L_BUS_ERROR_INFO</a></td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>struct &nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="structVME4L__MBOX__RW.html">VME4L_MBOX_RW</a></td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>struct &nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="structVME4L__RMW__CYCLE.html">VME4L_RMW_CYCLE</a></td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>struct &nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="structVME4L__RW__BLOCK.html">VME4L_RW_BLOCK</a></td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>struct &nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="structVME4L__SIG__INSTALL2.html">VME4L_SIG_INSTALL2</a></td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>struct &nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="structVME4L__SLAVE__WINDOW__CTRL.html">VME4L_SLAVE_WINDOW_CTRL</a></td></tr>

<tr><td colspan=2><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__VME4L__IRQVEC.html#a0">VME4L_IRQVEC_SPUR</a>&nbsp;&nbsp;&nbsp;0x100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">spurious VME interrupt </em> <a href="group__VME4L__IRQVEC.html#a0"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__VME4L__IRQVEC.html#a1">VME4L_IRQVEC_BUSERR</a>&nbsp;&nbsp;&nbsp;0x101</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">fake vector for bus error interrupt </em> <a href="group__VME4L__IRQVEC.html#a1"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__VME4L__IRQVEC.html#a2">VME4L_IRQVEC_ACFAIL</a>&nbsp;&nbsp;&nbsp;0x102</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">fake vector for ACFAIL interrupt </em> <a href="group__VME4L__IRQVEC.html#a2"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__VME4L__IRQVEC.html#a3">VME4L_IRQVEC_SYSFAIL</a>&nbsp;&nbsp;&nbsp;0x103</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">fake vector for SYSFAIL interrupt </em> <a href="group__VME4L__IRQVEC.html#a3"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__VME4L__IRQVEC.html#a4">VME4L_IRQVEC_MBOXRD</a>(_n)&nbsp;&nbsp;&nbsp;(0x110+((_n)*2))</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">fake vector for mailbox _n interrupt caused by VME read access </em> <a href="group__VME4L__IRQVEC.html#a4"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__VME4L__IRQVEC.html#a5">VME4L_IRQVEC_MBOXWR</a>(_n)&nbsp;&nbsp;&nbsp;(0x111+((_n)*2))</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">fake vector for mailbox _n interrupt caused by VME write access </em> <a href="group__VME4L__IRQVEC.html#a5"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__VME4L__IRQVEC.html#a6">VME4L_IRQVEC_LOCMON</a>(_n)&nbsp;&nbsp;&nbsp;(0x120+(_n))</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">fake vector for location monitor n interrupt </em> <a href="group__VME4L__IRQVEC.html#a6"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__VME4L__IRQVEC.html#a7">VME4L_NUM_VECTORS</a>&nbsp;&nbsp;&nbsp;0x130</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__VME4L__IRQLEV.html#a0">VME4L_IRQLEV_UNKNOWN</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">IRQ level unknown. </em> <a href="group__VME4L__IRQLEV.html#a0"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__VME4L__IRQLEV.html#a1">VME4L_IRQLEV_1</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VME IRQ level 1. </em> <a href="group__VME4L__IRQLEV.html#a1"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__VME4L__IRQLEV.html#a2">VME4L_IRQLEV_2</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VME IRQ level 2. </em> <a href="group__VME4L__IRQLEV.html#a2"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__VME4L__IRQLEV.html#a3">VME4L_IRQLEV_3</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VME IRQ level 3. </em> <a href="group__VME4L__IRQLEV.html#a3"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__VME4L__IRQLEV.html#a4">VME4L_IRQLEV_4</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VME IRQ level 4. </em> <a href="group__VME4L__IRQLEV.html#a4"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__VME4L__IRQLEV.html#a5">VME4L_IRQLEV_5</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VME IRQ level 5. </em> <a href="group__VME4L__IRQLEV.html#a5"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__VME4L__IRQLEV.html#a6">VME4L_IRQLEV_6</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VME IRQ level 6. </em> <a href="group__VME4L__IRQLEV.html#a6"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__VME4L__IRQLEV.html#a7">VME4L_IRQLEV_7</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VME IRQ level 7. </em> <a href="group__VME4L__IRQLEV.html#a7"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__VME4L__IRQLEV.html#a8">VME4L_IRQLEV_NUM</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__VME4L__IRQLEV.html#a9">VME4L_IRQLEV_BUSERR</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">fake level for bus error interrupt </em> <a href="group__VME4L__IRQLEV.html#a9"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__VME4L__IRQLEV.html#a10">VME4L_IRQLEV_ACFAIL</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">fake level for ACFAIL interrupt </em> <a href="group__VME4L__IRQLEV.html#a10"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__VME4L__IRQLEV.html#a11">VME4L_IRQLEV_SYSFAIL</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">fake level for SYSFAIL interrupt </em> <a href="group__VME4L__IRQLEV.html#a11"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__VME4L__IRQLEV.html#a12">VME4L_IRQLEV_MBOXRD</a>(_n)&nbsp;&nbsp;&nbsp;(0x10+((_n)*2))</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">fake level for mailbox _n interrupt caused by VME read access </em> <a href="group__VME4L__IRQLEV.html#a12"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__VME4L__IRQLEV.html#a13">VME4L_IRQLEV_MBOXWR</a>(_n)&nbsp;&nbsp;&nbsp;(0x11+((_n)*2))</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">fake level for mailbox _n interrupt caused by VME write access </em> <a href="group__VME4L__IRQLEV.html#a13"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__VME4L__IRQLEV.html#a14">VME4L_IRQLEV_MBOXWR_NNUM</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__VME4L__IRQLEV.html#a15">VME4L_IRQLEV_LOCMON</a>(_n)&nbsp;&nbsp;&nbsp;(0x20+(_n))</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">fake level for location monitor n interrupt </em> <a href="group__VME4L__IRQLEV.html#a15"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__VME4L__IRQLEV.html#a16">VME4L_IRQLEV_LOCMON_NUM</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__VME4L__IRQLEV.html#a17">VME4L_NUM_LEVELS</a>&nbsp;&nbsp;&nbsp;0x30</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__VME4L__RWFLAGS.html#a0">VME4L_RW_NOFLAGS</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">no flags </em> <a href="group__VME4L__RWFLAGS.html#a0"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__VME4L__RWFLAGS.html#a1">VME4L_RW_USE_SGL_DMA</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">use DMA engine for non-BLT spaces </em> <a href="group__VME4L__RWFLAGS.html#a1"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__VME4L__RWFLAGS.html#a2">VME4L_RW_KERNEL_SPACE_DMA</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__VME4L__RWFLAGS.html#a3">VME4L_RW_NOVMEINC</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__VME4L__IRQFLAGS.html#a0">VME4L_IRQ_NOFLAGS</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">no flags </em> <a href="group__VME4L__IRQFLAGS.html#a0"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__VME4L__IRQFLAGS.html#a1">VME4L_IRQ_ROAK</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">interrupt is cleared by VMEbus IACK </em> <a href="group__VME4L__IRQFLAGS.html#a1"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__VME4L__IRQFLAGS.html#a2">VME4L_IRQ_ENBL</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">enable specified interrupt level </em> <a href="group__VME4L__IRQFLAGS.html#a2"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__VME4L__SWAPMODE.html#a0">VME4L_NO_SWAP</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">no hardware swapping </em> <a href="group__VME4L__SWAPMODE.html#a0"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__VME4L__SWAPMODE.html#a1">VME4L_HW_SWAP1</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">X86 systems only: use hardware swap mode1. </em> <a href="group__VME4L__SWAPMODE.html#a1"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__VME4L__SWAPMODE.html#a2">VME4L_SW_ADR_SWAP</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">X86 systems only: perform address swapping in software. </em> <a href="group__VME4L__SWAPMODE.html#a2"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="vme4l_8h.html#a36">VME4L_IO_RW_BLOCK</a>&nbsp;&nbsp;&nbsp;_IOW( VME4L_IOC_MAGIC, 10, <a class="el" href="structVME4L__RW__BLOCK.html">VME4L_RW_BLOCK</a> )</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="vme4l_8h.html#a37">VME4L_IO_SIG_INSTALL2</a>&nbsp;&nbsp;&nbsp;_IOW( VME4L_IOC_MAGIC, 11, <a class="el" href="structVME4L__SIG__INSTALL2.html">VME4L_SIG_INSTALL2</a> )</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="vme4l_8h.html#a38">VME4L_IO_SIG_UNINSTALL</a>&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 12 )</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="vme4l_8h.html#a39">VME4L_IO_SYS_CTRL_FUNCTION_GET</a>&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 13 )</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="vme4l_8h.html#a40">VME4L_IO_SYS_CTRL_FUNCTION_SET</a>&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 14 )</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="vme4l_8h.html#a41">VME4L_IO_POSTED_WRITE_MODE_GET</a>&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 15 )</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="vme4l_8h.html#a42">VME4L_IO_POSTED_WRITE_MODE_SET</a>&nbsp;&nbsp;&nbsp;VME4L_IO_SET_POSTED_WRITE</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="vme4l_8h.html#a43">VME4L_IO_SYS_RESET</a>&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 16 )</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="vme4l_8h.html#a44">VME4L_IO_ARBITRATION_TIMEOUT_GET</a>&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 17 )</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="vme4l_8h.html#a45">VME4L_IO_BUS_ERROR_GET</a>&nbsp;&nbsp;&nbsp;_IOWR( VME4L_IOC_MAGIC, 18, <a class="el" href="structVME4L__BUS__ERROR__INFO.html">VME4L_BUS_ERROR_INFO</a> )</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="vme4l_8h.html#a46">VME4L_IO_REQUESTER_MODE_GET</a>&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 19 )</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="vme4l_8h.html#a47">VME4L_IO_REQUESTER_MODE_SET</a>&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 20 )</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="vme4l_8h.html#a48">VME4L_IO_IRQ_GENERATE2</a>&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 21 )</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="vme4l_8h.html#a49">VME4L_IO_IRQ_GEN_ACKED</a>&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 22 )</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="vme4l_8h.html#a50">VME4L_IO_IRQ_GEN_CLEAR</a>&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 23 )</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="vme4l_8h.html#a51">VME4L_IO_RMW_CYCLE</a>&nbsp;&nbsp;&nbsp;_IOWR( VME4L_IOC_MAGIC, 24, <a class="el" href="structVME4L__RMW__CYCLE.html">VME4L_RMW_CYCLE</a> )</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="vme4l_8h.html#a52">VME4L_IO_AONLY_CYCLE</a>&nbsp;&nbsp;&nbsp;_IOW( VME4L_IOC_MAGIC, 25, <a class="el" href="structVME4L__AONLY__CYCLE.html">VME4L_AONLY_CYCLE</a> )</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="vme4l_8h.html#a53">VME4L_IO_SWAP_MODE_SET</a>&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 26 )</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="vme4l_8h.html#a54">VME4L_IO_IRQ_ENABLE2</a>&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 27 )</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="vme4l_8h.html#a55">VME4L_IO_SLAVE_WINDOW_CTRL</a>&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 28 )</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="vme4l_8h.html#a56">VME4L_IO_MBOX_RW</a>&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 29 )</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="vme4l_8h.html#a57">VME4L_IO_LOCMON_REG_RW</a>&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 30 )</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="vme4l_8h.html#a58">VME4L_IO_ADDR_MOD_SET</a>&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 31 )</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="vme4l_8h.html#a59">VME4L_IO_ADDR_MOD_GET</a>&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 32 )</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="vme4l_8h.html#a60">VME4L_IO_GEO_ADDR_GET</a>&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 33 )</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="vme4l_8h.html#a61">VME4L_IO_REQUESTER_LVL_SET</a>&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 34 )</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="vme4l_8h.html#a62">VME4L_IO_REQUESTER_LVL_GET</a>&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 35 )</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="vme4l_8h.html#a63">VME4L_IO_CRCSR_BAR_SET</a>&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 36 )</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="vme4l_8h.html#a64">VME4L_IO_CRCSR_BAR_GET</a>&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 37 )</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="vme4l_8h.html#a65">VME4L_IOC_MAXNR</a>&nbsp;&nbsp;&nbsp;37</td></tr>

<tr><td colspan=2><br><h2>Typedefs</h2></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>typedef uint64_t&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="vme4l_8h.html#a66">vmeaddr_t</a></td></tr>

<tr><td colspan=2><br><h2>Enumerations</h2></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>enum &nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="vme4l_8h.html#a98">VME4L_SPACE</a> { <br>
&nbsp;&nbsp;<a class="el" href="vme4l_8h.html#a98a67">VME4L_SPC_A16_D16</a> = 0, 
<a class="el" href="vme4l_8h.html#a98a68">VME4L_SPC_A24_D64_BLT</a> = 1, 
<a class="el" href="vme4l_8h.html#a98a69">VME4L_SPC_A16_D32</a> = 2, 
<a class="el" href="vme4l_8h.html#a98a70">VME4L_SPC_A24_D16</a> = 4, 
<br>
&nbsp;&nbsp;<a class="el" href="vme4l_8h.html#a98a71">VME4L_SPC_A24_D16_BLT</a> = 5, 
<a class="el" href="vme4l_8h.html#a98a72">VME4L_SPC_A24_D32</a> = 6, 
<a class="el" href="vme4l_8h.html#a98a73">VME4L_SPC_A24_D32_BLT</a> = 7, 
<a class="el" href="vme4l_8h.html#a98a74">VME4L_SPC_A32_D32</a> = 8, 
<br>
&nbsp;&nbsp;<a class="el" href="vme4l_8h.html#a98a75">VME4L_SPC_A32_D32_BLT</a> = 9, 
<a class="el" href="vme4l_8h.html#a98a76">VME4L_SPC_A32_D64_BLT</a> = 10, 
<a class="el" href="vme4l_8h.html#a98a77">VME4L_SPC_SLV0</a> = 11, 
<a class="el" href="vme4l_8h.html#a98a78">VME4L_SPC_SLV1</a> = 12, 
<br>
&nbsp;&nbsp;<a class="el" href="vme4l_8h.html#a98a79">VME4L_SPC_SLV2</a> = 13, 
<a class="el" href="vme4l_8h.html#a98a80">VME4L_SPC_SLV3</a> = 14, 
<a class="el" href="vme4l_8h.html#a98a81">VME4L_SPC_SLV4</a> = 15, 
<a class="el" href="vme4l_8h.html#a98a82">VME4L_SPC_SLV5</a> = 16, 
<br>
&nbsp;&nbsp;<a class="el" href="vme4l_8h.html#a98a83">VME4L_SPC_SLV6</a> = 17, 
<a class="el" href="vme4l_8h.html#a98a84">VME4L_SPC_SLV7</a> = 18, 
<a class="el" href="vme4l_8h.html#a98a85">VME4L_SPC_MST0</a> = 19, 
<a class="el" href="vme4l_8h.html#a98a86">VME4L_SPC_MST1</a> = 20, 
<br>
&nbsp;&nbsp;<a class="el" href="vme4l_8h.html#a98a87">VME4L_SPC_MST2</a> = 21, 
<a class="el" href="vme4l_8h.html#a98a88">VME4L_SPC_MST3</a> = 22, 
<a class="el" href="vme4l_8h.html#a98a89">VME4L_SPC_MST4</a> = 23, 
<a class="el" href="vme4l_8h.html#a98a90">VME4L_SPC_MST5</a> = 24, 
<br>
&nbsp;&nbsp;<a class="el" href="vme4l_8h.html#a98a91">VME4L_SPC_MST6</a> = 25, 
<a class="el" href="vme4l_8h.html#a98a92">VME4L_SPC_MST7</a> = 26, 
<a class="el" href="vme4l_8h.html#a98a93">VME4L_SPC_A64_D32</a> = 27, 
<a class="el" href="vme4l_8h.html#a98a94">VME4L_SPC_A64_2EVME</a> = 28, 
<br>
&nbsp;&nbsp;<a class="el" href="vme4l_8h.html#a98a95">VME4L_SPC_A64_2ESST</a> = 29, 
<a class="el" href="vme4l_8h.html#a98a96">VME4L_SPC_CR_CSR</a> = 30, 
<a class="el" href="vme4l_8h.html#a98a97">VME4L_SPC_INVALID</a> = 255
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VME space definitions. </em> <a href="#a98">More...</a><em><br><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
VME4L definitions/structure shared between user/kernel-mode. 
<p>
<dl compact><dt><b>Author:</b></dt><dd><a href="mailto:klaus.popp@men.de">klaus.popp@men.de</a> <dl compact><dt><b>Date</b></dt><dd>2014/09/30 16:50:22 </dd></dl>
<dl compact><dt><b>Revision</b></dt><dd>2.6 </dd></dl>
</dd></dl>
<p>
Switches: -<p>
----------------------------------------------------------------------------- Copyright (c) 2003-2019, MEN Mikro Elektronik GmbH<hr><h2>Define Documentation</h2>
<a name="a59" doxytag="vme4l.h::VME4L_IO_ADDR_MOD_GET"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define VME4L_IO_ADDR_MOD_GET&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 32 )
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
    </td>
  </tr>
</table>
<a name="a58" doxytag="vme4l.h::VME4L_IO_ADDR_MOD_SET"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define VME4L_IO_ADDR_MOD_SET&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 31 )
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
    </td>
  </tr>
</table>
<a name="a52" doxytag="vme4l.h::VME4L_IO_AONLY_CYCLE"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define VME4L_IO_AONLY_CYCLE&nbsp;&nbsp;&nbsp;_IOW( VME4L_IOC_MAGIC, 25, <a class="el" href="structVME4L__AONLY__CYCLE.html">VME4L_AONLY_CYCLE</a> )
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
    </td>
  </tr>
</table>
<a name="a44" doxytag="vme4l.h::VME4L_IO_ARBITRATION_TIMEOUT_GET"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define VME4L_IO_ARBITRATION_TIMEOUT_GET&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 17 )
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
    </td>
  </tr>
</table>
<a name="a45" doxytag="vme4l.h::VME4L_IO_BUS_ERROR_GET"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define VME4L_IO_BUS_ERROR_GET&nbsp;&nbsp;&nbsp;_IOWR( VME4L_IOC_MAGIC, 18, <a class="el" href="structVME4L__BUS__ERROR__INFO.html">VME4L_BUS_ERROR_INFO</a> )
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
    </td>
  </tr>
</table>
<a name="a64" doxytag="vme4l.h::VME4L_IO_CRCSR_BAR_GET"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define VME4L_IO_CRCSR_BAR_GET&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 37 )
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
    </td>
  </tr>
</table>
<a name="a63" doxytag="vme4l.h::VME4L_IO_CRCSR_BAR_SET"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define VME4L_IO_CRCSR_BAR_SET&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 36 )
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
    </td>
  </tr>
</table>
<a name="a60" doxytag="vme4l.h::VME4L_IO_GEO_ADDR_GET"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define VME4L_IO_GEO_ADDR_GET&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 33 )
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
    </td>
  </tr>
</table>
<a name="a54" doxytag="vme4l.h::VME4L_IO_IRQ_ENABLE2"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define VME4L_IO_IRQ_ENABLE2&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 27 )
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
    </td>
  </tr>
</table>
<a name="a49" doxytag="vme4l.h::VME4L_IO_IRQ_GEN_ACKED"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define VME4L_IO_IRQ_GEN_ACKED&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 22 )
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
    </td>
  </tr>
</table>
<a name="a50" doxytag="vme4l.h::VME4L_IO_IRQ_GEN_CLEAR"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define VME4L_IO_IRQ_GEN_CLEAR&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 23 )
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
    </td>
  </tr>
</table>
<a name="a48" doxytag="vme4l.h::VME4L_IO_IRQ_GENERATE2"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define VME4L_IO_IRQ_GENERATE2&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 21 )
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
    </td>
  </tr>
</table>
<a name="a57" doxytag="vme4l.h::VME4L_IO_LOCMON_REG_RW"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define VME4L_IO_LOCMON_REG_RW&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 30 )
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
    </td>
  </tr>
</table>
<a name="a56" doxytag="vme4l.h::VME4L_IO_MBOX_RW"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define VME4L_IO_MBOX_RW&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 29 )
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
    </td>
  </tr>
</table>
<a name="a41" doxytag="vme4l.h::VME4L_IO_POSTED_WRITE_MODE_GET"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define VME4L_IO_POSTED_WRITE_MODE_GET&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 15 )
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
    </td>
  </tr>
</table>
<a name="a42" doxytag="vme4l.h::VME4L_IO_POSTED_WRITE_MODE_SET"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define VME4L_IO_POSTED_WRITE_MODE_SET&nbsp;&nbsp;&nbsp;VME4L_IO_SET_POSTED_WRITE
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
    </td>
  </tr>
</table>
<a name="a62" doxytag="vme4l.h::VME4L_IO_REQUESTER_LVL_GET"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define VME4L_IO_REQUESTER_LVL_GET&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 35 )
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
    </td>
  </tr>
</table>
<a name="a61" doxytag="vme4l.h::VME4L_IO_REQUESTER_LVL_SET"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define VME4L_IO_REQUESTER_LVL_SET&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 34 )
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
    </td>
  </tr>
</table>
<a name="a46" doxytag="vme4l.h::VME4L_IO_REQUESTER_MODE_GET"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define VME4L_IO_REQUESTER_MODE_GET&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 19 )
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
    </td>
  </tr>
</table>
<a name="a47" doxytag="vme4l.h::VME4L_IO_REQUESTER_MODE_SET"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define VME4L_IO_REQUESTER_MODE_SET&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 20 )
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
    </td>
  </tr>
</table>
<a name="a51" doxytag="vme4l.h::VME4L_IO_RMW_CYCLE"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define VME4L_IO_RMW_CYCLE&nbsp;&nbsp;&nbsp;_IOWR( VME4L_IOC_MAGIC, 24, <a class="el" href="structVME4L__RMW__CYCLE.html">VME4L_RMW_CYCLE</a> )
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
    </td>
  </tr>
</table>
<a name="a36" doxytag="vme4l.h::VME4L_IO_RW_BLOCK"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define VME4L_IO_RW_BLOCK&nbsp;&nbsp;&nbsp;_IOW( VME4L_IOC_MAGIC, 10, <a class="el" href="structVME4L__RW__BLOCK.html">VME4L_RW_BLOCK</a> )
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
    </td>
  </tr>
</table>
<a name="a37" doxytag="vme4l.h::VME4L_IO_SIG_INSTALL2"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define VME4L_IO_SIG_INSTALL2&nbsp;&nbsp;&nbsp;_IOW( VME4L_IOC_MAGIC, 11, <a class="el" href="structVME4L__SIG__INSTALL2.html">VME4L_SIG_INSTALL2</a> )
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
    </td>
  </tr>
</table>
<a name="a38" doxytag="vme4l.h::VME4L_IO_SIG_UNINSTALL"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define VME4L_IO_SIG_UNINSTALL&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 12 )
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
    </td>
  </tr>
</table>
<a name="a55" doxytag="vme4l.h::VME4L_IO_SLAVE_WINDOW_CTRL"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define VME4L_IO_SLAVE_WINDOW_CTRL&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 28 )
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
    </td>
  </tr>
</table>
<a name="a53" doxytag="vme4l.h::VME4L_IO_SWAP_MODE_SET"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define VME4L_IO_SWAP_MODE_SET&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 26 )
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
    </td>
  </tr>
</table>
<a name="a39" doxytag="vme4l.h::VME4L_IO_SYS_CTRL_FUNCTION_GET"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define VME4L_IO_SYS_CTRL_FUNCTION_GET&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 13 )
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
    </td>
  </tr>
</table>
<a name="a40" doxytag="vme4l.h::VME4L_IO_SYS_CTRL_FUNCTION_SET"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define VME4L_IO_SYS_CTRL_FUNCTION_SET&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 14 )
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
    </td>
  </tr>
</table>
<a name="a43" doxytag="vme4l.h::VME4L_IO_SYS_RESET"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define VME4L_IO_SYS_RESET&nbsp;&nbsp;&nbsp;_IO( VME4L_IOC_MAGIC, 16 )
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
    </td>
  </tr>
</table>
<a name="a65" doxytag="vme4l.h::VME4L_IOC_MAXNR"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define VME4L_IOC_MAXNR&nbsp;&nbsp;&nbsp;37
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
    </td>
  </tr>
</table>
<hr><h2>Typedef Documentation</h2>
<a name="a66" doxytag="vme4l.h::vmeaddr_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> typedef uint64_t <a class="el" href="vme4l_8h.html#a66">vmeaddr_t</a>
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
    </td>
  </tr>
</table>
<hr><h2>Enumeration Type Documentation</h2>
<a name="a98" doxytag="vme4l.h::VME4L_SPACE"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> enum <a class="el" href="vme4l_8h.html#a98">VME4L_SPACE</a>
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
VME space definitions. 
<p>
<dl compact><dt><b>Enumeration values: </b></dt><dd>
<table border=0 cellspacing=2 cellpadding=0>
<tr><td valign=top><em><a name="a98a67" doxytag="VME4L_SPC_A16_D16"></a><em>VME4L_SPC_A16_D16</em></em>&nbsp;</td><td>
Short non priviledged (D16). </td></tr>
<tr><td valign=top><em><a name="a98a68" doxytag="VME4L_SPC_A24_D64_BLT"></a><em>VME4L_SPC_A24_D64_BLT</em></em>&nbsp;</td><td>
Extended non priviledged (D64-BLT). </td></tr>
<tr><td valign=top><em><a name="a98a69" doxytag="VME4L_SPC_A16_D32"></a><em>VME4L_SPC_A16_D32</em></em>&nbsp;</td><td>
Short non priviledged (D32). </td></tr>
<tr><td valign=top><em><a name="a98a70" doxytag="VME4L_SPC_A24_D16"></a><em>VME4L_SPC_A24_D16</em></em>&nbsp;</td><td>
Standard non priviledged (D16). </td></tr>
<tr><td valign=top><em><a name="a98a71" doxytag="VME4L_SPC_A24_D16_BLT"></a><em>VME4L_SPC_A24_D16_BLT</em></em>&nbsp;</td><td>
Standard non priviledged (D16-BLT). </td></tr>
<tr><td valign=top><em><a name="a98a72" doxytag="VME4L_SPC_A24_D32"></a><em>VME4L_SPC_A24_D32</em></em>&nbsp;</td><td>
Standard non priviledged (D32). </td></tr>
<tr><td valign=top><em><a name="a98a73" doxytag="VME4L_SPC_A24_D32_BLT"></a><em>VME4L_SPC_A24_D32_BLT</em></em>&nbsp;</td><td>
Standard non priviledged (D32-BLT). </td></tr>
<tr><td valign=top><em><a name="a98a74" doxytag="VME4L_SPC_A32_D32"></a><em>VME4L_SPC_A32_D32</em></em>&nbsp;</td><td>
Extended non priviledged (D32). </td></tr>
<tr><td valign=top><em><a name="a98a75" doxytag="VME4L_SPC_A32_D32_BLT"></a><em>VME4L_SPC_A32_D32_BLT</em></em>&nbsp;</td><td>
Extended non priviledged (D32-BLT). </td></tr>
<tr><td valign=top><em><a name="a98a76" doxytag="VME4L_SPC_A32_D64_BLT"></a><em>VME4L_SPC_A32_D64_BLT</em></em>&nbsp;</td><td>
Extended non priviledged (D64-BLT). </td></tr>
<tr><td valign=top><em><a name="a98a77" doxytag="VME4L_SPC_SLV0"></a><em>VME4L_SPC_SLV0</em></em>&nbsp;</td><td>
slave (inbound) window #0 </td></tr>
<tr><td valign=top><em><a name="a98a78" doxytag="VME4L_SPC_SLV1"></a><em>VME4L_SPC_SLV1</em></em>&nbsp;</td><td>
slave (inbound) window #1 </td></tr>
<tr><td valign=top><em><a name="a98a79" doxytag="VME4L_SPC_SLV2"></a><em>VME4L_SPC_SLV2</em></em>&nbsp;</td><td>
slave (inbound) window #2 </td></tr>
<tr><td valign=top><em><a name="a98a80" doxytag="VME4L_SPC_SLV3"></a><em>VME4L_SPC_SLV3</em></em>&nbsp;</td><td>
slave (inbound) window #3 </td></tr>
<tr><td valign=top><em><a name="a98a81" doxytag="VME4L_SPC_SLV4"></a><em>VME4L_SPC_SLV4</em></em>&nbsp;</td><td>
slave (inbound) window #4 </td></tr>
<tr><td valign=top><em><a name="a98a82" doxytag="VME4L_SPC_SLV5"></a><em>VME4L_SPC_SLV5</em></em>&nbsp;</td><td>
slave (inbound) window #5 </td></tr>
<tr><td valign=top><em><a name="a98a83" doxytag="VME4L_SPC_SLV6"></a><em>VME4L_SPC_SLV6</em></em>&nbsp;</td><td>
slave (inbound) window #6 </td></tr>
<tr><td valign=top><em><a name="a98a84" doxytag="VME4L_SPC_SLV7"></a><em>VME4L_SPC_SLV7</em></em>&nbsp;</td><td>
slave (inbound) window #7 </td></tr>
<tr><td valign=top><em><a name="a98a85" doxytag="VME4L_SPC_MST0"></a><em>VME4L_SPC_MST0</em></em>&nbsp;</td><td>
master (outbound) window #0 </td></tr>
<tr><td valign=top><em><a name="a98a86" doxytag="VME4L_SPC_MST1"></a><em>VME4L_SPC_MST1</em></em>&nbsp;</td><td>
master (outbound) window #1 </td></tr>
<tr><td valign=top><em><a name="a98a87" doxytag="VME4L_SPC_MST2"></a><em>VME4L_SPC_MST2</em></em>&nbsp;</td><td>
master (outbound) window #2 </td></tr>
<tr><td valign=top><em><a name="a98a88" doxytag="VME4L_SPC_MST3"></a><em>VME4L_SPC_MST3</em></em>&nbsp;</td><td>
master (outbound) window #3 </td></tr>
<tr><td valign=top><em><a name="a98a89" doxytag="VME4L_SPC_MST4"></a><em>VME4L_SPC_MST4</em></em>&nbsp;</td><td>
master (outbound) window #4 </td></tr>
<tr><td valign=top><em><a name="a98a90" doxytag="VME4L_SPC_MST5"></a><em>VME4L_SPC_MST5</em></em>&nbsp;</td><td>
master (outbound) window #5 </td></tr>
<tr><td valign=top><em><a name="a98a91" doxytag="VME4L_SPC_MST6"></a><em>VME4L_SPC_MST6</em></em>&nbsp;</td><td>
master (outbound) window #6 </td></tr>
<tr><td valign=top><em><a name="a98a92" doxytag="VME4L_SPC_MST7"></a><em>VME4L_SPC_MST7</em></em>&nbsp;</td><td>
master (outbound) window #7 </td></tr>
<tr><td valign=top><em><a name="a98a93" doxytag="VME4L_SPC_A64_D32"></a><em>VME4L_SPC_A64_D32</em></em>&nbsp;</td><td>
Long non priviledged (D32). </td></tr>
<tr><td valign=top><em><a name="a98a94" doxytag="VME4L_SPC_A64_2EVME"></a><em>VME4L_SPC_A64_2EVME</em></em>&nbsp;</td><td>
Long non priviledged (2eVME). </td></tr>
<tr><td valign=top><em><a name="a98a95" doxytag="VME4L_SPC_A64_2ESST"></a><em>VME4L_SPC_A64_2ESST</em></em>&nbsp;</td><td>
Long non priviledged (2eSST). </td></tr>
<tr><td valign=top><em><a name="a98a96" doxytag="VME4L_SPC_CR_CSR"></a><em>VME4L_SPC_CR_CSR</em></em>&nbsp;</td><td>
Special CR/CSR config space (r/o). </td></tr>
<tr><td valign=top><em><a name="a98a97" doxytag="VME4L_SPC_INVALID"></a><em>VME4L_SPC_INVALID</em></em>&nbsp;</td><td>
</td></tr>
</table>
</dl>
    </td>
  </tr>
</table>

	</div>
</div>

<div class="footer">
<!-- Footer -->
	<p class="footer">
	Generated for VME4L API using <a href="http://www.doxygen.org">doxygen</a>.<br>
	Copyright &copy; 2019 <a href="http://www.men.de">MEN Mikro Elektronik GmbH</a>. All Rights Reserved.
	</p>
</div>

</body>
</html>

