v 20201216 2
C 10300 7400 1 0 0 out-1.sym
{
T 10300 7900 5 10 0 0 0 0 1
footprint=anchor
T 10300 7700 5 10 0 0 0 0 1
device=OUTPUT
T 10900 7500 5 10 1 1 0 1 1
refdes=Q
}
C 6100 6700 1 0 0 in-1.sym
{
T 6100 7200 5 10 0 0 0 0 1
footprint=anchor
T 6100 7000 5 10 0 0 0 0 1
device=INPUT
T 6100 6800 5 10 1 1 0 7 1
refdes=B
}
C 6100 6200 1 0 0 in-1.sym
{
T 6100 6700 5 10 0 0 0 0 1
footprint=anchor
T 6100 6500 5 10 0 0 0 0 1
device=INPUT
T 6100 6300 5 10 1 1 0 7 1
refdes=WE#
}
C 6100 7600 1 0 0 in-1.sym
{
T 6100 8100 5 10 0 0 0 0 1
footprint=anchor
T 6100 7900 5 10 0 0 0 0 1
device=INPUT
T 6100 7700 5 10 1 1 0 7 1
refdes=D
}
C 6100 6000 1 0 0 in-1.sym
{
T 6100 6500 5 10 0 0 0 0 1
footprint=anchor
T 6100 6300 5 10 0 0 0 0 1
device=INPUT
T 6100 6100 5 10 1 1 0 7 1
refdes=D#
}
C 8900 6900 1 0 0 in-1.sym
{
T 8900 7400 5 10 0 0 0 0 1
footprint=anchor
T 8900 7200 5 10 0 0 0 0 1
device=INPUT
T 9175 6975 5 10 1 1 0 5 1
refdes=GND
}
C 6100 8000 1 0 0 in-1.sym
{
T 6100 8500 5 10 0 0 0 0 1
footprint=anchor
T 6100 8300 5 10 0 0 0 0 1
device=INPUT
T 6450 8125 5 10 1 1 0 3 1
refdes=Vdd
}
C 9700 6700 1 0 0 gnd-1.sym
C 8900 7300 1 0 0 in-1.sym
{
T 8900 7800 5 10 0 0 0 0 1
footprint=anchor
T 8900 7600 5 10 0 0 0 0 1
device=INPUT
T 8900 7400 5 10 1 1 0 7 1
refdes=OE
}
C 9600 6200 1 0 1 in-1.sym
{
T 9600 6700 5 10 0 0 0 6 1
footprint=anchor
T 9600 6500 5 10 0 0 0 6 1
device=INPUT
T 9600 6300 5 10 1 1 0 1 1
refdes=Ï•
}
C 9500 7000 1 0 0 nandod.sym
{
T 9900 7500 5 10 1 1 0 4 1
refdes=O
}
N 6700 6300 6900 6300 4
{
T 6800 6350 5 10 1 1 0 3 1
netname=WE#
}
N 6700 6100 6900 6100 4
N 8400 7600 8400 5300 4
N 8400 5300 7200 5300 4
N 7200 5300 7200 5800 4
N 6700 7900 6900 7900 4
{
T 6650 7900 5 10 1 1 0 7 1
netname=WE#
}
C 7300 6500 1 0 0 vdd-1.sym
C 7300 8100 1 0 0 vdd-1.sym
N 7900 7600 9500 7600 4
{
T 8100 7650 5 10 1 1 0 0 1
netname=B#
}
C 6900 7100 1 0 0 nand1or.sym
{
T 7550 7600 5 10 1 1 0 4 1
refdes=N
}
C 6900 5500 1 0 0 nand1or.sym
{
T 7550 6000 5 10 1 1 0 4 1
refdes=P
}
N 6700 8100 7500 8100 4
C 7400 6800 1 0 0 gnd-1.sym
N 7200 7400 7200 6800 4
N 6700 6800 7900 6800 4
N 7900 6800 7900 6000 4
N 6700 7700 6900 7700 4
N 9500 7000 9800 7000 4
C 7400 5200 1 0 0 gnd-1.sym
C 8500 5700 1 0 0 gnd-1.sym
C 9000 6000 1 0 1 2n7002.sym
{
T 8775 6300 5 8 1 1 0 7 1
refdes=M
T 8900 6800 5 10 0 1 0 6 1
value=2N7002P
T 8500 6600 5 10 0 1 0 6 1
footprint=sot23-nmos
T 7500 6600 5 10 0 1 0 6 1
device=NMOS
}
N 8600 6500 8400 6500 4
N 8600 6000 8600 6100 4
