ARM GAS  /tmp/cciMjec5.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f4xx_dma2d.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.DMA2D_DeInit,"ax",%progbits
  16              		.align	1
  17              		.global	DMA2D_DeInit
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	DMA2D_DeInit:
  24              	.LFB112:
  25              		.file 1 "FWLIB/src/stm32f4xx_dma2d.c"
   1:FWLIB/src/stm32f4xx_dma2d.c **** /**
   2:FWLIB/src/stm32f4xx_dma2d.c ****   ******************************************************************************
   3:FWLIB/src/stm32f4xx_dma2d.c ****   * @file    stm32f4xx_dma2d.c
   4:FWLIB/src/stm32f4xx_dma2d.c ****   * @author  MCD Application Team
   5:FWLIB/src/stm32f4xx_dma2d.c ****   * @version V1.4.0
   6:FWLIB/src/stm32f4xx_dma2d.c ****   * @date    04-August-2014
   7:FWLIB/src/stm32f4xx_dma2d.c ****   * @brief   This file provides firmware functions to manage the following 
   8:FWLIB/src/stm32f4xx_dma2d.c ****   *          functionalities of the DMA2D controller (DMA2D) peripheral:
   9:FWLIB/src/stm32f4xx_dma2d.c ****   *           + Initialization and configuration
  10:FWLIB/src/stm32f4xx_dma2d.c ****   *           + Interrupts and flags management
  11:FWLIB/src/stm32f4xx_dma2d.c ****   *           
  12:FWLIB/src/stm32f4xx_dma2d.c ****   @verbatim  
  13:FWLIB/src/stm32f4xx_dma2d.c ****  ===============================================================================
  14:FWLIB/src/stm32f4xx_dma2d.c ****                       ##### How to use this driver #####
  15:FWLIB/src/stm32f4xx_dma2d.c ****  ===============================================================================
  16:FWLIB/src/stm32f4xx_dma2d.c ****     [..]
  17:FWLIB/src/stm32f4xx_dma2d.c ****         (#) Enable DMA2D clock using 
  18:FWLIB/src/stm32f4xx_dma2d.c ****             RCC_APB2PeriphResetCmd(RCC_APB2Periph_DMA2D, ENABLE) function.
  19:FWLIB/src/stm32f4xx_dma2d.c ****             
  20:FWLIB/src/stm32f4xx_dma2d.c ****         (#) Configures DMA2D
  21:FWLIB/src/stm32f4xx_dma2d.c ****           (++) transfer mode 
  22:FWLIB/src/stm32f4xx_dma2d.c ****           (++) pixel format, line_number, pixel_per_line
  23:FWLIB/src/stm32f4xx_dma2d.c ****           (++) output memory address
  24:FWLIB/src/stm32f4xx_dma2d.c ****           (++) alpha value
  25:FWLIB/src/stm32f4xx_dma2d.c ****           (++) output offset
  26:FWLIB/src/stm32f4xx_dma2d.c ****           (++) Default color (RGB)
  27:FWLIB/src/stm32f4xx_dma2d.c ****            
  28:FWLIB/src/stm32f4xx_dma2d.c ****         (#) Configures Foreground or/and background
  29:FWLIB/src/stm32f4xx_dma2d.c ****           (++) memory address
  30:FWLIB/src/stm32f4xx_dma2d.c ****           (++) alpha value
  31:FWLIB/src/stm32f4xx_dma2d.c ****           (++) offset and default color
  32:FWLIB/src/stm32f4xx_dma2d.c ****   
  33:FWLIB/src/stm32f4xx_dma2d.c ****         (#) Call the DMA2D_Start() to enable the DMA2D controller.
ARM GAS  /tmp/cciMjec5.s 			page 2


  34:FWLIB/src/stm32f4xx_dma2d.c ****         
  35:FWLIB/src/stm32f4xx_dma2d.c ****     @endverbatim
  36:FWLIB/src/stm32f4xx_dma2d.c ****   
  37:FWLIB/src/stm32f4xx_dma2d.c ****   ******************************************************************************
  38:FWLIB/src/stm32f4xx_dma2d.c ****   * @attention
  39:FWLIB/src/stm32f4xx_dma2d.c ****   *
  40:FWLIB/src/stm32f4xx_dma2d.c ****   * <h2><center>&copy; COPYRIGHT 2014 STMicroelectronics</center></h2>
  41:FWLIB/src/stm32f4xx_dma2d.c ****   *
  42:FWLIB/src/stm32f4xx_dma2d.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  43:FWLIB/src/stm32f4xx_dma2d.c ****   * You may not use this file except in compliance with the License.
  44:FWLIB/src/stm32f4xx_dma2d.c ****   * You may obtain a copy of the License at:
  45:FWLIB/src/stm32f4xx_dma2d.c ****   *
  46:FWLIB/src/stm32f4xx_dma2d.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  47:FWLIB/src/stm32f4xx_dma2d.c ****   *
  48:FWLIB/src/stm32f4xx_dma2d.c ****   * Unless required by applicable law or agreed to in writing, software 
  49:FWLIB/src/stm32f4xx_dma2d.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  50:FWLIB/src/stm32f4xx_dma2d.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  51:FWLIB/src/stm32f4xx_dma2d.c ****   * See the License for the specific language governing permissions and
  52:FWLIB/src/stm32f4xx_dma2d.c ****   * limitations under the License.
  53:FWLIB/src/stm32f4xx_dma2d.c ****   *
  54:FWLIB/src/stm32f4xx_dma2d.c ****   ******************************************************************************
  55:FWLIB/src/stm32f4xx_dma2d.c ****   */ 
  56:FWLIB/src/stm32f4xx_dma2d.c **** 
  57:FWLIB/src/stm32f4xx_dma2d.c **** /* Includes ------------------------------------------------------------------*/
  58:FWLIB/src/stm32f4xx_dma2d.c **** #include "stm32f4xx_dma2d.h"
  59:FWLIB/src/stm32f4xx_dma2d.c **** #include "stm32f4xx_rcc.h"
  60:FWLIB/src/stm32f4xx_dma2d.c **** 
  61:FWLIB/src/stm32f4xx_dma2d.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  62:FWLIB/src/stm32f4xx_dma2d.c ****   * @{
  63:FWLIB/src/stm32f4xx_dma2d.c ****   */
  64:FWLIB/src/stm32f4xx_dma2d.c **** 
  65:FWLIB/src/stm32f4xx_dma2d.c **** /** @defgroup DMA2D 
  66:FWLIB/src/stm32f4xx_dma2d.c ****   * @brief DMA2D driver modules
  67:FWLIB/src/stm32f4xx_dma2d.c ****   * @{
  68:FWLIB/src/stm32f4xx_dma2d.c ****   */
  69:FWLIB/src/stm32f4xx_dma2d.c **** 
  70:FWLIB/src/stm32f4xx_dma2d.c **** /* Private typedef -----------------------------------------------------------*/
  71:FWLIB/src/stm32f4xx_dma2d.c **** /* Private define ------------------------------------------------------------*/
  72:FWLIB/src/stm32f4xx_dma2d.c **** /* Private macro -------------------------------------------------------------*/
  73:FWLIB/src/stm32f4xx_dma2d.c **** /* Private variables ---------------------------------------------------------*/
  74:FWLIB/src/stm32f4xx_dma2d.c **** /* Private function prototypes -----------------------------------------------*/
  75:FWLIB/src/stm32f4xx_dma2d.c **** /* Private functions ---------------------------------------------------------*/
  76:FWLIB/src/stm32f4xx_dma2d.c **** 
  77:FWLIB/src/stm32f4xx_dma2d.c **** #define CR_MASK                     ((uint32_t)0xFFFCE0FC)  /* DMA2D CR Mask */
  78:FWLIB/src/stm32f4xx_dma2d.c **** #define PFCCR_MASK                  ((uint32_t)0x00FC00C0)  /* DMA2D FGPFCCR Mask */
  79:FWLIB/src/stm32f4xx_dma2d.c **** #define DEAD_MASK                   ((uint32_t)0xFFFF00FE)  /* DMA2D DEAD Mask */
  80:FWLIB/src/stm32f4xx_dma2d.c **** 
  81:FWLIB/src/stm32f4xx_dma2d.c **** /** @defgroup DMA2D_Private_Functions
  82:FWLIB/src/stm32f4xx_dma2d.c ****   * @{
  83:FWLIB/src/stm32f4xx_dma2d.c ****   */
  84:FWLIB/src/stm32f4xx_dma2d.c **** 
  85:FWLIB/src/stm32f4xx_dma2d.c **** /** @defgroup DMA2D_Group1 Initialization and Configuration functions
  86:FWLIB/src/stm32f4xx_dma2d.c ****  *  @brief   Initialization and Configuration functions 
  87:FWLIB/src/stm32f4xx_dma2d.c ****  *
  88:FWLIB/src/stm32f4xx_dma2d.c **** @verbatim
  89:FWLIB/src/stm32f4xx_dma2d.c ****  ===============================================================================
  90:FWLIB/src/stm32f4xx_dma2d.c ****             ##### Initialization and Configuration functions #####
ARM GAS  /tmp/cciMjec5.s 			page 3


  91:FWLIB/src/stm32f4xx_dma2d.c ****  ===============================================================================
  92:FWLIB/src/stm32f4xx_dma2d.c ****     [..]  This section provides functions allowing to:
  93:FWLIB/src/stm32f4xx_dma2d.c ****       (+) Initialize and configure the DMA2D
  94:FWLIB/src/stm32f4xx_dma2d.c ****       (+) Start/Abort/Suspend Transfer
  95:FWLIB/src/stm32f4xx_dma2d.c ****       (+) Initialize, configure and set Foreground and background
  96:FWLIB/src/stm32f4xx_dma2d.c ****       (+) configure and enable DeadTime
  97:FWLIB/src/stm32f4xx_dma2d.c ****       (+) configure lineWatermark
  98:FWLIB/src/stm32f4xx_dma2d.c ****     
  99:FWLIB/src/stm32f4xx_dma2d.c ****     
 100:FWLIB/src/stm32f4xx_dma2d.c **** @endverbatim
 101:FWLIB/src/stm32f4xx_dma2d.c ****   * @{
 102:FWLIB/src/stm32f4xx_dma2d.c ****   */
 103:FWLIB/src/stm32f4xx_dma2d.c **** 
 104:FWLIB/src/stm32f4xx_dma2d.c **** /**
 105:FWLIB/src/stm32f4xx_dma2d.c ****   * @brief  Deinitializes the DMA2D peripheral registers to their default reset
 106:FWLIB/src/stm32f4xx_dma2d.c ****   *         values.
 107:FWLIB/src/stm32f4xx_dma2d.c ****   * @param  None
 108:FWLIB/src/stm32f4xx_dma2d.c ****   * @retval None
 109:FWLIB/src/stm32f4xx_dma2d.c ****   */
 110:FWLIB/src/stm32f4xx_dma2d.c **** 
 111:FWLIB/src/stm32f4xx_dma2d.c **** void DMA2D_DeInit(void)
 112:FWLIB/src/stm32f4xx_dma2d.c **** {
  26              		.loc 1 112 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 08B5     		push	{r3, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 3, -8
  34              		.cfi_offset 14, -4
 113:FWLIB/src/stm32f4xx_dma2d.c ****   /* Enable DMA2D reset state */
 114:FWLIB/src/stm32f4xx_dma2d.c ****   RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_DMA2D, ENABLE);
  35              		.loc 1 114 0
  36 0002 0121     		movs	r1, #1
  37 0004 4FF40000 		mov	r0, #8388608
  38 0008 FFF7FEFF 		bl	RCC_AHB1PeriphResetCmd
  39              	.LVL0:
 115:FWLIB/src/stm32f4xx_dma2d.c ****   /* Release DMA2D from reset state */
 116:FWLIB/src/stm32f4xx_dma2d.c ****   RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_DMA2D, DISABLE);
  40              		.loc 1 116 0
  41 000c 0021     		movs	r1, #0
  42 000e 4FF40000 		mov	r0, #8388608
  43 0012 FFF7FEFF 		bl	RCC_AHB1PeriphResetCmd
  44              	.LVL1:
  45 0016 08BD     		pop	{r3, pc}
  46              		.cfi_endproc
  47              	.LFE112:
  49              		.section	.text.DMA2D_Init,"ax",%progbits
  50              		.align	1
  51              		.global	DMA2D_Init
  52              		.syntax unified
  53              		.thumb
  54              		.thumb_func
  55              		.fpu softvfp
  57              	DMA2D_Init:
  58              	.LFB113:
ARM GAS  /tmp/cciMjec5.s 			page 4


 117:FWLIB/src/stm32f4xx_dma2d.c **** }
 118:FWLIB/src/stm32f4xx_dma2d.c **** 
 119:FWLIB/src/stm32f4xx_dma2d.c **** 
 120:FWLIB/src/stm32f4xx_dma2d.c **** /**
 121:FWLIB/src/stm32f4xx_dma2d.c ****   * @brief  Initializes the DMA2D peripheral according to the specified parameters
 122:FWLIB/src/stm32f4xx_dma2d.c ****   *         in the DMA2D_InitStruct.
 123:FWLIB/src/stm32f4xx_dma2d.c ****   * @note   This function can be used only when the DMA2D is disabled.
 124:FWLIB/src/stm32f4xx_dma2d.c ****   * @param  DMA2D_InitStruct: pointer to a DMA2D_InitTypeDef structure that contains
 125:FWLIB/src/stm32f4xx_dma2d.c ****   *         the configuration information for the specified DMA2D peripheral.
 126:FWLIB/src/stm32f4xx_dma2d.c ****   * @retval None
 127:FWLIB/src/stm32f4xx_dma2d.c ****   */
 128:FWLIB/src/stm32f4xx_dma2d.c **** void DMA2D_Init(DMA2D_InitTypeDef* DMA2D_InitStruct)
 129:FWLIB/src/stm32f4xx_dma2d.c **** {
  59              		.loc 1 129 0
  60              		.cfi_startproc
  61              		@ args = 0, pretend = 0, frame = 0
  62              		@ frame_needed = 0, uses_anonymous_args = 0
  63              		@ link register save eliminated.
  64              	.LVL2:
  65 0000 30B4     		push	{r4, r5}
  66              	.LCFI1:
  67              		.cfi_def_cfa_offset 8
  68              		.cfi_offset 4, -8
  69              		.cfi_offset 5, -4
  70              	.LVL3:
 130:FWLIB/src/stm32f4xx_dma2d.c **** 
 131:FWLIB/src/stm32f4xx_dma2d.c ****   uint32_t outgreen = 0;
 132:FWLIB/src/stm32f4xx_dma2d.c ****   uint32_t outred   = 0;
 133:FWLIB/src/stm32f4xx_dma2d.c ****   uint32_t outalpha = 0;
 134:FWLIB/src/stm32f4xx_dma2d.c ****   uint32_t pixline  = 0;
 135:FWLIB/src/stm32f4xx_dma2d.c **** 
 136:FWLIB/src/stm32f4xx_dma2d.c ****   /* Check the parameters */
 137:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_MODE(DMA2D_InitStruct->DMA2D_Mode));
 138:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_CMODE(DMA2D_InitStruct->DMA2D_CMode));
 139:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_OGREEN(DMA2D_InitStruct->DMA2D_OutputGreen));
 140:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_ORED(DMA2D_InitStruct->DMA2D_OutputRed));
 141:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_OBLUE(DMA2D_InitStruct->DMA2D_OutputBlue));
 142:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_OALPHA(DMA2D_InitStruct->DMA2D_OutputAlpha));
 143:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_OUTPUT_OFFSET(DMA2D_InitStruct->DMA2D_OutputOffset));
 144:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_LINE(DMA2D_InitStruct->DMA2D_NumberOfLine));
 145:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_PIXEL(DMA2D_InitStruct->DMA2D_PixelPerLine));
 146:FWLIB/src/stm32f4xx_dma2d.c **** 
 147:FWLIB/src/stm32f4xx_dma2d.c ****   /* Configures the DMA2D operation mode */
 148:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->CR &= (uint32_t)CR_MASK;
  71              		.loc 1 148 0
  72 0002 2E4B     		ldr	r3, .L14
  73 0004 1A68     		ldr	r2, [r3]
  74 0006 22F00312 		bic	r2, r2, #196611
  75 000a 22F4F852 		bic	r2, r2, #7936
  76 000e 1A60     		str	r2, [r3]
 149:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->CR |= (DMA2D_InitStruct->DMA2D_Mode);
  77              		.loc 1 149 0
  78 0010 1A68     		ldr	r2, [r3]
  79 0012 0168     		ldr	r1, [r0]
  80 0014 0A43     		orrs	r2, r2, r1
  81 0016 1A60     		str	r2, [r3]
 150:FWLIB/src/stm32f4xx_dma2d.c **** 
ARM GAS  /tmp/cciMjec5.s 			page 5


 151:FWLIB/src/stm32f4xx_dma2d.c ****   /* Configures the color mode of the output image */
 152:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->OPFCCR &= ~(uint32_t)DMA2D_OPFCCR_CM;
  82              		.loc 1 152 0
  83 0018 5A6B     		ldr	r2, [r3, #52]
  84 001a 22F00702 		bic	r2, r2, #7
  85 001e 5A63     		str	r2, [r3, #52]
 153:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->OPFCCR |= (DMA2D_InitStruct->DMA2D_CMode);
  86              		.loc 1 153 0
  87 0020 5A6B     		ldr	r2, [r3, #52]
  88 0022 4168     		ldr	r1, [r0, #4]
  89 0024 0A43     		orrs	r2, r2, r1
  90 0026 5A63     		str	r2, [r3, #52]
 154:FWLIB/src/stm32f4xx_dma2d.c **** 
 155:FWLIB/src/stm32f4xx_dma2d.c ****   /* Configures the output color */
 156:FWLIB/src/stm32f4xx_dma2d.c **** 
 157:FWLIB/src/stm32f4xx_dma2d.c ****   if (DMA2D_InitStruct->DMA2D_CMode == DMA2D_ARGB8888)
  91              		.loc 1 157 0
  92 0028 4368     		ldr	r3, [r0, #4]
  93 002a 63B1     		cbz	r3, .L10
 158:FWLIB/src/stm32f4xx_dma2d.c ****   {
 159:FWLIB/src/stm32f4xx_dma2d.c ****     outgreen = DMA2D_InitStruct->DMA2D_OutputGreen << 8;
 160:FWLIB/src/stm32f4xx_dma2d.c ****     outred = DMA2D_InitStruct->DMA2D_OutputRed << 16;
 161:FWLIB/src/stm32f4xx_dma2d.c ****     outalpha = DMA2D_InitStruct->DMA2D_OutputAlpha << 24;
 162:FWLIB/src/stm32f4xx_dma2d.c ****   }
 163:FWLIB/src/stm32f4xx_dma2d.c ****   else
 164:FWLIB/src/stm32f4xx_dma2d.c ****   
 165:FWLIB/src/stm32f4xx_dma2d.c ****     if (DMA2D_InitStruct->DMA2D_CMode == DMA2D_RGB888)
  94              		.loc 1 165 0
  95 002c 012B     		cmp	r3, #1
  96 002e 31D0     		beq	.L11
 166:FWLIB/src/stm32f4xx_dma2d.c ****     {
 167:FWLIB/src/stm32f4xx_dma2d.c ****       outgreen = DMA2D_InitStruct->DMA2D_OutputGreen << 8;
 168:FWLIB/src/stm32f4xx_dma2d.c ****       outred = DMA2D_InitStruct->DMA2D_OutputRed << 16;
 169:FWLIB/src/stm32f4xx_dma2d.c ****       outalpha = (uint32_t)0x00000000;
 170:FWLIB/src/stm32f4xx_dma2d.c ****     }
 171:FWLIB/src/stm32f4xx_dma2d.c ****      
 172:FWLIB/src/stm32f4xx_dma2d.c ****   else
 173:FWLIB/src/stm32f4xx_dma2d.c **** 
 174:FWLIB/src/stm32f4xx_dma2d.c ****     if (DMA2D_InitStruct->DMA2D_CMode == DMA2D_RGB565)
  97              		.loc 1 174 0
  98 0030 022B     		cmp	r3, #2
  99 0032 35D0     		beq	.L12
 175:FWLIB/src/stm32f4xx_dma2d.c ****     {
 176:FWLIB/src/stm32f4xx_dma2d.c ****       outgreen = DMA2D_InitStruct->DMA2D_OutputGreen << 5;
 177:FWLIB/src/stm32f4xx_dma2d.c ****       outred = DMA2D_InitStruct->DMA2D_OutputRed << 11;
 178:FWLIB/src/stm32f4xx_dma2d.c ****       outalpha = (uint32_t)0x00000000;
 179:FWLIB/src/stm32f4xx_dma2d.c ****     }
 180:FWLIB/src/stm32f4xx_dma2d.c **** 
 181:FWLIB/src/stm32f4xx_dma2d.c ****   else
 182:FWLIB/src/stm32f4xx_dma2d.c **** 
 183:FWLIB/src/stm32f4xx_dma2d.c ****     if (DMA2D_InitStruct->DMA2D_CMode == DMA2D_ARGB1555)
 100              		.loc 1 183 0
 101 0034 032B     		cmp	r3, #3
 102 0036 39D0     		beq	.L13
 184:FWLIB/src/stm32f4xx_dma2d.c ****     {  
 185:FWLIB/src/stm32f4xx_dma2d.c ****       outgreen = DMA2D_InitStruct->DMA2D_OutputGreen << 5;
 186:FWLIB/src/stm32f4xx_dma2d.c ****       outred = DMA2D_InitStruct->DMA2D_OutputRed << 10;
ARM GAS  /tmp/cciMjec5.s 			page 6


 187:FWLIB/src/stm32f4xx_dma2d.c ****       outalpha = DMA2D_InitStruct->DMA2D_OutputAlpha << 15;
 188:FWLIB/src/stm32f4xx_dma2d.c ****     }
 189:FWLIB/src/stm32f4xx_dma2d.c **** 
 190:FWLIB/src/stm32f4xx_dma2d.c ****   else /* DMA2D_CMode = DMA2D_ARGB4444 */
 191:FWLIB/src/stm32f4xx_dma2d.c ****   {
 192:FWLIB/src/stm32f4xx_dma2d.c ****     outgreen = DMA2D_InitStruct->DMA2D_OutputGreen << 4;
 103              		.loc 1 192 0
 104 0038 C268     		ldr	r2, [r0, #12]
 105 003a 1201     		lsls	r2, r2, #4
 106              	.LVL4:
 193:FWLIB/src/stm32f4xx_dma2d.c ****     outred = DMA2D_InitStruct->DMA2D_OutputRed << 8;
 107              		.loc 1 193 0
 108 003c 0569     		ldr	r5, [r0, #16]
 109 003e 2D02     		lsls	r5, r5, #8
 110              	.LVL5:
 194:FWLIB/src/stm32f4xx_dma2d.c ****     outalpha = DMA2D_InitStruct->DMA2D_OutputAlpha << 12;
 111              		.loc 1 194 0
 112 0040 4169     		ldr	r1, [r0, #20]
 113 0042 0903     		lsls	r1, r1, #12
 114              	.LVL6:
 115 0044 05E0     		b	.L5
 116              	.LVL7:
 117              	.L10:
 159:FWLIB/src/stm32f4xx_dma2d.c ****     outred = DMA2D_InitStruct->DMA2D_OutputRed << 16;
 118              		.loc 1 159 0
 119 0046 C268     		ldr	r2, [r0, #12]
 120 0048 1202     		lsls	r2, r2, #8
 121              	.LVL8:
 160:FWLIB/src/stm32f4xx_dma2d.c ****     outalpha = DMA2D_InitStruct->DMA2D_OutputAlpha << 24;
 122              		.loc 1 160 0
 123 004a 0569     		ldr	r5, [r0, #16]
 124 004c 2D04     		lsls	r5, r5, #16
 125              	.LVL9:
 161:FWLIB/src/stm32f4xx_dma2d.c ****   }
 126              		.loc 1 161 0
 127 004e 4169     		ldr	r1, [r0, #20]
 128 0050 0906     		lsls	r1, r1, #24
 129              	.LVL10:
 130              	.L5:
 195:FWLIB/src/stm32f4xx_dma2d.c ****   }  
 196:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->OCOLR |= ((outgreen) | (outred) | (DMA2D_InitStruct->DMA2D_OutputBlue) | (outalpha));
 131              		.loc 1 196 0
 132 0052 1A4B     		ldr	r3, .L14
 133 0054 9C6B     		ldr	r4, [r3, #56]
 134 0056 2A43     		orrs	r2, r2, r5
 135              	.LVL11:
 136 0058 8568     		ldr	r5, [r0, #8]
 137              	.LVL12:
 138 005a 2A43     		orrs	r2, r2, r5
 139 005c 0A43     		orrs	r2, r2, r1
 140 005e 2243     		orrs	r2, r2, r4
 141 0060 9A63     		str	r2, [r3, #56]
 197:FWLIB/src/stm32f4xx_dma2d.c **** 
 198:FWLIB/src/stm32f4xx_dma2d.c ****   /* Configures the output memory address */
 199:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->OMAR = (DMA2D_InitStruct->DMA2D_OutputMemoryAdd);
 142              		.loc 1 199 0
 143 0062 8269     		ldr	r2, [r0, #24]
ARM GAS  /tmp/cciMjec5.s 			page 7


 144 0064 DA63     		str	r2, [r3, #60]
 200:FWLIB/src/stm32f4xx_dma2d.c **** 
 201:FWLIB/src/stm32f4xx_dma2d.c ****   /* Configure  the line Offset */
 202:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->OOR &= ~(uint32_t)DMA2D_OOR_LO;
 145              		.loc 1 202 0
 146 0066 1A6C     		ldr	r2, [r3, #64]
 147 0068 22F47F52 		bic	r2, r2, #16320
 148 006c 22F03F02 		bic	r2, r2, #63
 149 0070 1A64     		str	r2, [r3, #64]
 203:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->OOR |= (DMA2D_InitStruct->DMA2D_OutputOffset);
 150              		.loc 1 203 0
 151 0072 1A6C     		ldr	r2, [r3, #64]
 152 0074 C169     		ldr	r1, [r0, #28]
 153              	.LVL13:
 154 0076 0A43     		orrs	r2, r2, r1
 155 0078 1A64     		str	r2, [r3, #64]
 204:FWLIB/src/stm32f4xx_dma2d.c **** 
 205:FWLIB/src/stm32f4xx_dma2d.c ****   /* Configure the number of line and pixel per line */
 206:FWLIB/src/stm32f4xx_dma2d.c ****   pixline = DMA2D_InitStruct->DMA2D_PixelPerLine << 16; 
 156              		.loc 1 206 0
 157 007a 456A     		ldr	r5, [r0, #36]
 158              	.LVL14:
 207:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->NLR &= ~(DMA2D_NLR_NL | DMA2D_NLR_PL);
 159              		.loc 1 207 0
 160 007c 5C6C     		ldr	r4, [r3, #68]
 161 007e 04F04044 		and	r4, r4, #-1073741824
 162 0082 5C64     		str	r4, [r3, #68]
 208:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->NLR |= ((DMA2D_InitStruct->DMA2D_NumberOfLine) | (pixline));
 163              		.loc 1 208 0
 164 0084 5A6C     		ldr	r2, [r3, #68]
 165 0086 016A     		ldr	r1, [r0, #32]
 166 0088 41EA0541 		orr	r1, r1, r5, lsl #16
 167 008c 0A43     		orrs	r2, r2, r1
 168 008e 5A64     		str	r2, [r3, #68]
 209:FWLIB/src/stm32f4xx_dma2d.c **** 
 210:FWLIB/src/stm32f4xx_dma2d.c **** /**
 211:FWLIB/src/stm32f4xx_dma2d.c ****   * @brief  Fills each DMA2D_InitStruct member with its default value.
 212:FWLIB/src/stm32f4xx_dma2d.c ****   * @param  DMA2D_InitStruct: pointer to a DMA2D_InitTypeDef structure which will
 213:FWLIB/src/stm32f4xx_dma2d.c ****   *         be initialized.
 214:FWLIB/src/stm32f4xx_dma2d.c ****   * @retval None
 215:FWLIB/src/stm32f4xx_dma2d.c ****   */
 216:FWLIB/src/stm32f4xx_dma2d.c **** }
 169              		.loc 1 216 0
 170 0090 30BC     		pop	{r4, r5}
 171              	.LCFI2:
 172              		.cfi_remember_state
 173              		.cfi_restore 5
 174              		.cfi_restore 4
 175              		.cfi_def_cfa_offset 0
 176              	.LVL15:
 177 0092 7047     		bx	lr
 178              	.LVL16:
 179              	.L11:
 180              	.LCFI3:
 181              		.cfi_restore_state
 167:FWLIB/src/stm32f4xx_dma2d.c ****       outred = DMA2D_InitStruct->DMA2D_OutputRed << 16;
 182              		.loc 1 167 0
ARM GAS  /tmp/cciMjec5.s 			page 8


 183 0094 C268     		ldr	r2, [r0, #12]
 184 0096 1202     		lsls	r2, r2, #8
 185              	.LVL17:
 168:FWLIB/src/stm32f4xx_dma2d.c ****       outalpha = (uint32_t)0x00000000;
 186              		.loc 1 168 0
 187 0098 0569     		ldr	r5, [r0, #16]
 188 009a 2D04     		lsls	r5, r5, #16
 189              	.LVL18:
 169:FWLIB/src/stm32f4xx_dma2d.c ****     }
 190              		.loc 1 169 0
 191 009c 0021     		movs	r1, #0
 192 009e D8E7     		b	.L5
 193              	.LVL19:
 194              	.L12:
 176:FWLIB/src/stm32f4xx_dma2d.c ****       outred = DMA2D_InitStruct->DMA2D_OutputRed << 11;
 195              		.loc 1 176 0
 196 00a0 C268     		ldr	r2, [r0, #12]
 197 00a2 5201     		lsls	r2, r2, #5
 198              	.LVL20:
 177:FWLIB/src/stm32f4xx_dma2d.c ****       outalpha = (uint32_t)0x00000000;
 199              		.loc 1 177 0
 200 00a4 0569     		ldr	r5, [r0, #16]
 201 00a6 ED02     		lsls	r5, r5, #11
 202              	.LVL21:
 178:FWLIB/src/stm32f4xx_dma2d.c ****     }
 203              		.loc 1 178 0
 204 00a8 0021     		movs	r1, #0
 205 00aa D2E7     		b	.L5
 206              	.LVL22:
 207              	.L13:
 185:FWLIB/src/stm32f4xx_dma2d.c ****       outred = DMA2D_InitStruct->DMA2D_OutputRed << 10;
 208              		.loc 1 185 0
 209 00ac C268     		ldr	r2, [r0, #12]
 210 00ae 5201     		lsls	r2, r2, #5
 211              	.LVL23:
 186:FWLIB/src/stm32f4xx_dma2d.c ****       outalpha = DMA2D_InitStruct->DMA2D_OutputAlpha << 15;
 212              		.loc 1 186 0
 213 00b0 0569     		ldr	r5, [r0, #16]
 214 00b2 AD02     		lsls	r5, r5, #10
 215              	.LVL24:
 187:FWLIB/src/stm32f4xx_dma2d.c ****     }
 216              		.loc 1 187 0
 217 00b4 4169     		ldr	r1, [r0, #20]
 218 00b6 C903     		lsls	r1, r1, #15
 219              	.LVL25:
 220 00b8 CBE7     		b	.L5
 221              	.L15:
 222 00ba 00BF     		.align	2
 223              	.L14:
 224 00bc 00B00240 		.word	1073917952
 225              		.cfi_endproc
 226              	.LFE113:
 228              		.section	.text.DMA2D_StructInit,"ax",%progbits
 229              		.align	1
 230              		.global	DMA2D_StructInit
 231              		.syntax unified
 232              		.thumb
ARM GAS  /tmp/cciMjec5.s 			page 9


 233              		.thumb_func
 234              		.fpu softvfp
 236              	DMA2D_StructInit:
 237              	.LFB114:
 217:FWLIB/src/stm32f4xx_dma2d.c **** void DMA2D_StructInit(DMA2D_InitTypeDef* DMA2D_InitStruct)
 218:FWLIB/src/stm32f4xx_dma2d.c **** {
 238              		.loc 1 218 0
 239              		.cfi_startproc
 240              		@ args = 0, pretend = 0, frame = 0
 241              		@ frame_needed = 0, uses_anonymous_args = 0
 242              		@ link register save eliminated.
 243              	.LVL26:
 219:FWLIB/src/stm32f4xx_dma2d.c ****   /* Initialize the transfer mode member */
 220:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_InitStruct->DMA2D_Mode = DMA2D_M2M;
 244              		.loc 1 220 0
 245 0000 0023     		movs	r3, #0
 246 0002 0360     		str	r3, [r0]
 221:FWLIB/src/stm32f4xx_dma2d.c **** 
 222:FWLIB/src/stm32f4xx_dma2d.c ****   /* Initialize the output color mode members */
 223:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_InitStruct->DMA2D_CMode = DMA2D_ARGB8888;
 247              		.loc 1 223 0
 248 0004 4360     		str	r3, [r0, #4]
 224:FWLIB/src/stm32f4xx_dma2d.c **** 
 225:FWLIB/src/stm32f4xx_dma2d.c ****   /* Initialize the alpha and RGB values */
 226:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_InitStruct->DMA2D_OutputGreen = 0x00;
 249              		.loc 1 226 0
 250 0006 C360     		str	r3, [r0, #12]
 227:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_InitStruct->DMA2D_OutputBlue = 0x00;
 251              		.loc 1 227 0
 252 0008 8360     		str	r3, [r0, #8]
 228:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_InitStruct->DMA2D_OutputRed = 0x00;
 253              		.loc 1 228 0
 254 000a 0361     		str	r3, [r0, #16]
 229:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_InitStruct->DMA2D_OutputAlpha = 0x00;
 255              		.loc 1 229 0
 256 000c 4361     		str	r3, [r0, #20]
 230:FWLIB/src/stm32f4xx_dma2d.c **** 
 231:FWLIB/src/stm32f4xx_dma2d.c ****   /* Initialize the output memory address */
 232:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_InitStruct->DMA2D_OutputMemoryAdd = 0x00;
 257              		.loc 1 232 0
 258 000e 8361     		str	r3, [r0, #24]
 233:FWLIB/src/stm32f4xx_dma2d.c **** 
 234:FWLIB/src/stm32f4xx_dma2d.c ****   /* Initialize the output offset */
 235:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_InitStruct->DMA2D_OutputOffset = 0x00;
 259              		.loc 1 235 0
 260 0010 C361     		str	r3, [r0, #28]
 236:FWLIB/src/stm32f4xx_dma2d.c **** 
 237:FWLIB/src/stm32f4xx_dma2d.c ****   /* Initialize the number of line and the number of pixel per line */
 238:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_InitStruct->DMA2D_NumberOfLine = 0x00;
 261              		.loc 1 238 0
 262 0012 0362     		str	r3, [r0, #32]
 239:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_InitStruct->DMA2D_PixelPerLine = 0x00;
 263              		.loc 1 239 0
 264 0014 4362     		str	r3, [r0, #36]
 265 0016 7047     		bx	lr
 266              		.cfi_endproc
 267              	.LFE114:
ARM GAS  /tmp/cciMjec5.s 			page 10


 269              		.section	.text.DMA2D_StartTransfer,"ax",%progbits
 270              		.align	1
 271              		.global	DMA2D_StartTransfer
 272              		.syntax unified
 273              		.thumb
 274              		.thumb_func
 275              		.fpu softvfp
 277              	DMA2D_StartTransfer:
 278              	.LFB115:
 240:FWLIB/src/stm32f4xx_dma2d.c **** }
 241:FWLIB/src/stm32f4xx_dma2d.c **** 
 242:FWLIB/src/stm32f4xx_dma2d.c **** /**
 243:FWLIB/src/stm32f4xx_dma2d.c ****   * @brief  Start the DMA2D transfer.
 244:FWLIB/src/stm32f4xx_dma2d.c ****   * @param 
 245:FWLIB/src/stm32f4xx_dma2d.c ****   * @retval None
 246:FWLIB/src/stm32f4xx_dma2d.c ****   */
 247:FWLIB/src/stm32f4xx_dma2d.c **** 
 248:FWLIB/src/stm32f4xx_dma2d.c **** void DMA2D_StartTransfer(void)
 249:FWLIB/src/stm32f4xx_dma2d.c **** {
 279              		.loc 1 249 0
 280              		.cfi_startproc
 281              		@ args = 0, pretend = 0, frame = 0
 282              		@ frame_needed = 0, uses_anonymous_args = 0
 283              		@ link register save eliminated.
 250:FWLIB/src/stm32f4xx_dma2d.c ****     /* Start DMA2D transfer by setting START bit */
 251:FWLIB/src/stm32f4xx_dma2d.c ****     DMA2D->CR |= (uint32_t)DMA2D_CR_START;
 284              		.loc 1 251 0
 285 0000 024A     		ldr	r2, .L18
 286 0002 1368     		ldr	r3, [r2]
 287 0004 43F00103 		orr	r3, r3, #1
 288 0008 1360     		str	r3, [r2]
 289 000a 7047     		bx	lr
 290              	.L19:
 291              		.align	2
 292              	.L18:
 293 000c 00B00240 		.word	1073917952
 294              		.cfi_endproc
 295              	.LFE115:
 297              		.section	.text.DMA2D_AbortTransfer,"ax",%progbits
 298              		.align	1
 299              		.global	DMA2D_AbortTransfer
 300              		.syntax unified
 301              		.thumb
 302              		.thumb_func
 303              		.fpu softvfp
 305              	DMA2D_AbortTransfer:
 306              	.LFB116:
 252:FWLIB/src/stm32f4xx_dma2d.c **** }
 253:FWLIB/src/stm32f4xx_dma2d.c **** 
 254:FWLIB/src/stm32f4xx_dma2d.c **** /**
 255:FWLIB/src/stm32f4xx_dma2d.c ****   * @brief  Aboart the DMA2D transfer.
 256:FWLIB/src/stm32f4xx_dma2d.c ****   * @param
 257:FWLIB/src/stm32f4xx_dma2d.c ****   * @retval None
 258:FWLIB/src/stm32f4xx_dma2d.c ****   */
 259:FWLIB/src/stm32f4xx_dma2d.c **** 
 260:FWLIB/src/stm32f4xx_dma2d.c **** void DMA2D_AbortTransfer(void)
 261:FWLIB/src/stm32f4xx_dma2d.c **** {
ARM GAS  /tmp/cciMjec5.s 			page 11


 307              		.loc 1 261 0
 308              		.cfi_startproc
 309              		@ args = 0, pretend = 0, frame = 0
 310              		@ frame_needed = 0, uses_anonymous_args = 0
 311              		@ link register save eliminated.
 262:FWLIB/src/stm32f4xx_dma2d.c ****     /* Start DMA2D transfer by setting START bit */
 263:FWLIB/src/stm32f4xx_dma2d.c ****     DMA2D->CR |= (uint32_t)DMA2D_CR_ABORT;
 312              		.loc 1 263 0
 313 0000 024A     		ldr	r2, .L21
 314 0002 1368     		ldr	r3, [r2]
 315 0004 43F00403 		orr	r3, r3, #4
 316 0008 1360     		str	r3, [r2]
 317 000a 7047     		bx	lr
 318              	.L22:
 319              		.align	2
 320              	.L21:
 321 000c 00B00240 		.word	1073917952
 322              		.cfi_endproc
 323              	.LFE116:
 325              		.section	.text.DMA2D_Suspend,"ax",%progbits
 326              		.align	1
 327              		.global	DMA2D_Suspend
 328              		.syntax unified
 329              		.thumb
 330              		.thumb_func
 331              		.fpu softvfp
 333              	DMA2D_Suspend:
 334              	.LFB117:
 264:FWLIB/src/stm32f4xx_dma2d.c **** 
 265:FWLIB/src/stm32f4xx_dma2d.c **** }
 266:FWLIB/src/stm32f4xx_dma2d.c **** 
 267:FWLIB/src/stm32f4xx_dma2d.c **** /**
 268:FWLIB/src/stm32f4xx_dma2d.c ****   * @brief  Stop or continue the DMA2D transfer.
 269:FWLIB/src/stm32f4xx_dma2d.c ****   * @param  NewState: new state of the DMA2D peripheral.
 270:FWLIB/src/stm32f4xx_dma2d.c ****   *   This parameter can be: ENABLE or DISABLE.
 271:FWLIB/src/stm32f4xx_dma2d.c ****   * @retval None
 272:FWLIB/src/stm32f4xx_dma2d.c ****   */
 273:FWLIB/src/stm32f4xx_dma2d.c **** void DMA2D_Suspend(FunctionalState NewState)
 274:FWLIB/src/stm32f4xx_dma2d.c **** {
 335              		.loc 1 274 0
 336              		.cfi_startproc
 337              		@ args = 0, pretend = 0, frame = 0
 338              		@ frame_needed = 0, uses_anonymous_args = 0
 339              		@ link register save eliminated.
 340              	.LVL27:
 275:FWLIB/src/stm32f4xx_dma2d.c ****   /* Check the parameters */
 276:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 277:FWLIB/src/stm32f4xx_dma2d.c **** 
 278:FWLIB/src/stm32f4xx_dma2d.c ****   if (NewState != DISABLE)
 341              		.loc 1 278 0
 342 0000 28B9     		cbnz	r0, .L26
 279:FWLIB/src/stm32f4xx_dma2d.c ****   {
 280:FWLIB/src/stm32f4xx_dma2d.c ****     /* Suspend DMA2D transfer by setting STOP bit */
 281:FWLIB/src/stm32f4xx_dma2d.c ****     DMA2D->CR |= (uint32_t)DMA2D_CR_SUSP;
 282:FWLIB/src/stm32f4xx_dma2d.c ****   }
 283:FWLIB/src/stm32f4xx_dma2d.c ****   else
 284:FWLIB/src/stm32f4xx_dma2d.c ****   {
ARM GAS  /tmp/cciMjec5.s 			page 12


 285:FWLIB/src/stm32f4xx_dma2d.c ****     /* Continue DMA2D transfer by clearing STOP bit */
 286:FWLIB/src/stm32f4xx_dma2d.c ****     DMA2D->CR &= ~(uint32_t)DMA2D_CR_SUSP;
 343              		.loc 1 286 0
 344 0002 064A     		ldr	r2, .L27
 345 0004 1368     		ldr	r3, [r2]
 346 0006 23F00203 		bic	r3, r3, #2
 347 000a 1360     		str	r3, [r2]
 348 000c 7047     		bx	lr
 349              	.L26:
 281:FWLIB/src/stm32f4xx_dma2d.c ****   }
 350              		.loc 1 281 0
 351 000e 034A     		ldr	r2, .L27
 352 0010 1368     		ldr	r3, [r2]
 353 0012 43F00203 		orr	r3, r3, #2
 354 0016 1360     		str	r3, [r2]
 355 0018 7047     		bx	lr
 356              	.L28:
 357 001a 00BF     		.align	2
 358              	.L27:
 359 001c 00B00240 		.word	1073917952
 360              		.cfi_endproc
 361              	.LFE117:
 363              		.section	.text.DMA2D_FGConfig,"ax",%progbits
 364              		.align	1
 365              		.global	DMA2D_FGConfig
 366              		.syntax unified
 367              		.thumb
 368              		.thumb_func
 369              		.fpu softvfp
 371              	DMA2D_FGConfig:
 372              	.LFB118:
 287:FWLIB/src/stm32f4xx_dma2d.c ****   }
 288:FWLIB/src/stm32f4xx_dma2d.c **** }
 289:FWLIB/src/stm32f4xx_dma2d.c **** 
 290:FWLIB/src/stm32f4xx_dma2d.c **** /**
 291:FWLIB/src/stm32f4xx_dma2d.c ****   * @brief  Configures the Foreground according to the specified parameters
 292:FWLIB/src/stm32f4xx_dma2d.c ****   *         in the DMA2D_FGStruct.
 293:FWLIB/src/stm32f4xx_dma2d.c ****   * @note   This function can be used only when the transfer is disabled.
 294:FWLIB/src/stm32f4xx_dma2d.c ****   * @param  DMA2D_FGStruct: pointer to a DMA2D_FGTypeDef structure that contains
 295:FWLIB/src/stm32f4xx_dma2d.c ****   *         the configuration information for the specified Background.
 296:FWLIB/src/stm32f4xx_dma2d.c ****   * @retval None
 297:FWLIB/src/stm32f4xx_dma2d.c ****   */
 298:FWLIB/src/stm32f4xx_dma2d.c **** void DMA2D_FGConfig(DMA2D_FG_InitTypeDef* DMA2D_FG_InitStruct)
 299:FWLIB/src/stm32f4xx_dma2d.c **** {
 373              		.loc 1 299 0
 374              		.cfi_startproc
 375              		@ args = 0, pretend = 0, frame = 0
 376              		@ frame_needed = 0, uses_anonymous_args = 0
 377              		@ link register save eliminated.
 378              	.LVL28:
 379 0000 F0B4     		push	{r4, r5, r6, r7}
 380              	.LCFI4:
 381              		.cfi_def_cfa_offset 16
 382              		.cfi_offset 4, -16
 383              		.cfi_offset 5, -12
 384              		.cfi_offset 6, -8
 385              		.cfi_offset 7, -4
ARM GAS  /tmp/cciMjec5.s 			page 13


 386              	.LVL29:
 300:FWLIB/src/stm32f4xx_dma2d.c **** 
 301:FWLIB/src/stm32f4xx_dma2d.c ****   uint32_t fg_clutcolormode = 0;
 302:FWLIB/src/stm32f4xx_dma2d.c ****   uint32_t fg_clutsize = 0;
 303:FWLIB/src/stm32f4xx_dma2d.c ****   uint32_t fg_alpha_mode = 0;
 304:FWLIB/src/stm32f4xx_dma2d.c ****   uint32_t fg_alphavalue = 0;
 305:FWLIB/src/stm32f4xx_dma2d.c ****   uint32_t fg_colorgreen = 0;
 306:FWLIB/src/stm32f4xx_dma2d.c ****   uint32_t fg_colorred = 0;
 307:FWLIB/src/stm32f4xx_dma2d.c **** 
 308:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_FGO(DMA2D_FG_InitStruct->DMA2D_FGO));
 309:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_FGCM(DMA2D_FG_InitStruct->DMA2D_FGCM));
 310:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_FG_CLUT_CM(DMA2D_FG_InitStruct->DMA2D_FG_CLUT_CM));
 311:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_FG_CLUT_SIZE(DMA2D_FG_InitStruct->DMA2D_FG_CLUT_SIZE));
 312:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_FG_ALPHA_MODE(DMA2D_FG_InitStruct->DMA2D_FGPFC_ALPHA_MODE));
 313:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_FG_ALPHA_VALUE(DMA2D_FG_InitStruct->DMA2D_FGPFC_ALPHA_VALUE));
 314:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_FGC_BLUE(DMA2D_FG_InitStruct->DMA2D_FGC_BLUE));
 315:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_FGC_GREEN(DMA2D_FG_InitStruct->DMA2D_FGC_GREEN));
 316:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_FGC_RED(DMA2D_FG_InitStruct->DMA2D_FGC_RED));
 317:FWLIB/src/stm32f4xx_dma2d.c **** 
 318:FWLIB/src/stm32f4xx_dma2d.c ****   /* Configures the FG memory address */
 319:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->FGMAR = (DMA2D_FG_InitStruct->DMA2D_FGMA);
 387              		.loc 1 319 0
 388 0002 0268     		ldr	r2, [r0]
 389 0004 184B     		ldr	r3, .L31
 390 0006 DA60     		str	r2, [r3, #12]
 320:FWLIB/src/stm32f4xx_dma2d.c **** 
 321:FWLIB/src/stm32f4xx_dma2d.c ****   /* Configures the FG offset */
 322:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->FGOR &= ~(uint32_t)DMA2D_FGOR_LO;
 391              		.loc 1 322 0
 392 0008 1A69     		ldr	r2, [r3, #16]
 393 000a 22F47F52 		bic	r2, r2, #16320
 394 000e 22F03F02 		bic	r2, r2, #63
 395 0012 1A61     		str	r2, [r3, #16]
 323:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->FGOR |= (DMA2D_FG_InitStruct->DMA2D_FGO);
 396              		.loc 1 323 0
 397 0014 1A69     		ldr	r2, [r3, #16]
 398 0016 4168     		ldr	r1, [r0, #4]
 399 0018 0A43     		orrs	r2, r2, r1
 400 001a 1A61     		str	r2, [r3, #16]
 324:FWLIB/src/stm32f4xx_dma2d.c **** 
 325:FWLIB/src/stm32f4xx_dma2d.c ****   /* Configures foreground Pixel Format Convertor */
 326:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->FGPFCCR &= (uint32_t)PFCCR_MASK;
 401              		.loc 1 326 0
 402 001c D969     		ldr	r1, [r3, #28]
 403 001e 134A     		ldr	r2, .L31+4
 404 0020 0A40     		ands	r2, r2, r1
 405 0022 DA61     		str	r2, [r3, #28]
 327:FWLIB/src/stm32f4xx_dma2d.c ****   fg_clutcolormode = DMA2D_FG_InitStruct->DMA2D_FG_CLUT_CM << 4;
 406              		.loc 1 327 0
 407 0024 C768     		ldr	r7, [r0, #12]
 408              	.LVL30:
 328:FWLIB/src/stm32f4xx_dma2d.c ****   fg_clutsize = DMA2D_FG_InitStruct->DMA2D_FG_CLUT_SIZE << 8;
 409              		.loc 1 328 0
 410 0026 0669     		ldr	r6, [r0, #16]
 411              	.LVL31:
 329:FWLIB/src/stm32f4xx_dma2d.c ****   fg_alpha_mode = DMA2D_FG_InitStruct->DMA2D_FGPFC_ALPHA_MODE << 16;
 412              		.loc 1 329 0
ARM GAS  /tmp/cciMjec5.s 			page 14


 413 0028 4569     		ldr	r5, [r0, #20]
 414              	.LVL32:
 330:FWLIB/src/stm32f4xx_dma2d.c ****   fg_alphavalue = DMA2D_FG_InitStruct->DMA2D_FGPFC_ALPHA_VALUE << 24;
 415              		.loc 1 330 0
 416 002a 8469     		ldr	r4, [r0, #24]
 417              	.LVL33:
 331:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->FGPFCCR |= (DMA2D_FG_InitStruct->DMA2D_FGCM | fg_clutcolormode | fg_clutsize | \
 418              		.loc 1 331 0
 419 002c D969     		ldr	r1, [r3, #28]
 420 002e 8268     		ldr	r2, [r0, #8]
 421 0030 42EA0712 		orr	r2, r2, r7, lsl #4
 422 0034 42EA0622 		orr	r2, r2, r6, lsl #8
 423 0038 42EA0542 		orr	r2, r2, r5, lsl #16
 332:FWLIB/src/stm32f4xx_dma2d.c ****                     fg_alpha_mode | fg_alphavalue);
 424              		.loc 1 332 0
 425 003c 42EA0462 		orr	r2, r2, r4, lsl #24
 331:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->FGPFCCR |= (DMA2D_FG_InitStruct->DMA2D_FGCM | fg_clutcolormode | fg_clutsize | \
 426              		.loc 1 331 0
 427 0040 0A43     		orrs	r2, r2, r1
 428 0042 DA61     		str	r2, [r3, #28]
 333:FWLIB/src/stm32f4xx_dma2d.c **** 
 334:FWLIB/src/stm32f4xx_dma2d.c ****   /* Configures foreground color */
 335:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->FGCOLR &= ~(DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | DMA2D_FGCOLR_RED);
 429              		.loc 1 335 0
 430 0044 1A6A     		ldr	r2, [r3, #32]
 431 0046 02F07F42 		and	r2, r2, #-16777216
 432 004a 1A62     		str	r2, [r3, #32]
 336:FWLIB/src/stm32f4xx_dma2d.c ****   fg_colorgreen = DMA2D_FG_InitStruct->DMA2D_FGC_GREEN << 8;
 433              		.loc 1 336 0
 434 004c 056A     		ldr	r5, [r0, #32]
 435              	.LVL34:
 337:FWLIB/src/stm32f4xx_dma2d.c ****   fg_colorred = DMA2D_FG_InitStruct->DMA2D_FGC_RED << 16;
 436              		.loc 1 337 0
 437 004e 446A     		ldr	r4, [r0, #36]
 438              	.LVL35:
 338:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->FGCOLR |= (DMA2D_FG_InitStruct->DMA2D_FGC_BLUE | fg_colorgreen | fg_colorred);
 439              		.loc 1 338 0
 440 0050 196A     		ldr	r1, [r3, #32]
 441 0052 C269     		ldr	r2, [r0, #28]
 442 0054 42EA0522 		orr	r2, r2, r5, lsl #8
 443 0058 42EA0442 		orr	r2, r2, r4, lsl #16
 444 005c 0A43     		orrs	r2, r2, r1
 445 005e 1A62     		str	r2, [r3, #32]
 339:FWLIB/src/stm32f4xx_dma2d.c **** 
 340:FWLIB/src/stm32f4xx_dma2d.c ****   /* Configures foreground CLUT memory address */
 341:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->FGCMAR = DMA2D_FG_InitStruct->DMA2D_FGCMAR;
 446              		.loc 1 341 0
 447 0060 826A     		ldr	r2, [r0, #40]
 448 0062 DA62     		str	r2, [r3, #44]
 342:FWLIB/src/stm32f4xx_dma2d.c **** }
 449              		.loc 1 342 0
 450 0064 F0BC     		pop	{r4, r5, r6, r7}
 451              	.LCFI5:
 452              		.cfi_restore 7
 453              		.cfi_restore 6
 454              		.cfi_restore 5
 455              		.cfi_restore 4
ARM GAS  /tmp/cciMjec5.s 			page 15


 456              		.cfi_def_cfa_offset 0
 457              	.LVL36:
 458 0066 7047     		bx	lr
 459              	.L32:
 460              		.align	2
 461              	.L31:
 462 0068 00B00240 		.word	1073917952
 463 006c C000FC00 		.word	16515264
 464              		.cfi_endproc
 465              	.LFE118:
 467              		.section	.text.DMA2D_FG_StructInit,"ax",%progbits
 468              		.align	1
 469              		.global	DMA2D_FG_StructInit
 470              		.syntax unified
 471              		.thumb
 472              		.thumb_func
 473              		.fpu softvfp
 475              	DMA2D_FG_StructInit:
 476              	.LFB119:
 343:FWLIB/src/stm32f4xx_dma2d.c **** 
 344:FWLIB/src/stm32f4xx_dma2d.c **** /**
 345:FWLIB/src/stm32f4xx_dma2d.c ****   * @brief  Fills each DMA2D_FGStruct member with its default value.
 346:FWLIB/src/stm32f4xx_dma2d.c ****   * @param  DMA2D_FGStruct: pointer to a DMA2D_FGTypeDef structure which will
 347:FWLIB/src/stm32f4xx_dma2d.c ****   *         be initialized.
 348:FWLIB/src/stm32f4xx_dma2d.c ****   * @retval None
 349:FWLIB/src/stm32f4xx_dma2d.c ****   */
 350:FWLIB/src/stm32f4xx_dma2d.c **** void DMA2D_FG_StructInit(DMA2D_FG_InitTypeDef* DMA2D_FG_InitStruct)
 351:FWLIB/src/stm32f4xx_dma2d.c **** {
 477              		.loc 1 351 0
 478              		.cfi_startproc
 479              		@ args = 0, pretend = 0, frame = 0
 480              		@ frame_needed = 0, uses_anonymous_args = 0
 481              		@ link register save eliminated.
 482              	.LVL37:
 352:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D foreground memory address */
 353:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_FG_InitStruct->DMA2D_FGMA = 0x00;
 483              		.loc 1 353 0
 484 0000 0023     		movs	r3, #0
 485 0002 0360     		str	r3, [r0]
 354:FWLIB/src/stm32f4xx_dma2d.c **** 
 355:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D foreground offset */
 356:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_FG_InitStruct->DMA2D_FGO = 0x00;
 486              		.loc 1 356 0
 487 0004 4360     		str	r3, [r0, #4]
 357:FWLIB/src/stm32f4xx_dma2d.c **** 
 358:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D foreground color mode */
 359:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_FG_InitStruct->DMA2D_FGCM = CM_ARGB8888;
 488              		.loc 1 359 0
 489 0006 8360     		str	r3, [r0, #8]
 360:FWLIB/src/stm32f4xx_dma2d.c **** 
 361:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D foreground CLUT color mode */
 362:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_FG_InitStruct->DMA2D_FG_CLUT_CM = CLUT_CM_ARGB8888;
 490              		.loc 1 362 0
 491 0008 C360     		str	r3, [r0, #12]
 363:FWLIB/src/stm32f4xx_dma2d.c **** 
 364:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D foreground CLUT size */
 365:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_FG_InitStruct->DMA2D_FG_CLUT_SIZE = 0x00;
ARM GAS  /tmp/cciMjec5.s 			page 16


 492              		.loc 1 365 0
 493 000a 0361     		str	r3, [r0, #16]
 366:FWLIB/src/stm32f4xx_dma2d.c **** 
 367:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D foreground alpha mode */
 368:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_FG_InitStruct->DMA2D_FGPFC_ALPHA_MODE = NO_MODIF_ALPHA_VALUE;
 494              		.loc 1 368 0
 495 000c 4361     		str	r3, [r0, #20]
 369:FWLIB/src/stm32f4xx_dma2d.c **** 
 370:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D foreground alpha value */
 371:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_FG_InitStruct->DMA2D_FGPFC_ALPHA_VALUE = 0x00;
 496              		.loc 1 371 0
 497 000e 8361     		str	r3, [r0, #24]
 372:FWLIB/src/stm32f4xx_dma2d.c **** 
 373:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D foreground blue value */
 374:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_FG_InitStruct->DMA2D_FGC_BLUE = 0x00;
 498              		.loc 1 374 0
 499 0010 C361     		str	r3, [r0, #28]
 375:FWLIB/src/stm32f4xx_dma2d.c **** 
 376:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D foreground green value */
 377:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_FG_InitStruct->DMA2D_FGC_GREEN = 0x00;
 500              		.loc 1 377 0
 501 0012 0362     		str	r3, [r0, #32]
 378:FWLIB/src/stm32f4xx_dma2d.c **** 
 379:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D foreground red value */
 380:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_FG_InitStruct->DMA2D_FGC_RED = 0x00;
 502              		.loc 1 380 0
 503 0014 4362     		str	r3, [r0, #36]
 381:FWLIB/src/stm32f4xx_dma2d.c **** 
 382:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D foreground CLUT memory address */
 383:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_FG_InitStruct->DMA2D_FGCMAR = 0x00;
 504              		.loc 1 383 0
 505 0016 8362     		str	r3, [r0, #40]
 506 0018 7047     		bx	lr
 507              		.cfi_endproc
 508              	.LFE119:
 510              		.section	.text.DMA2D_BGConfig,"ax",%progbits
 511              		.align	1
 512              		.global	DMA2D_BGConfig
 513              		.syntax unified
 514              		.thumb
 515              		.thumb_func
 516              		.fpu softvfp
 518              	DMA2D_BGConfig:
 519              	.LFB120:
 384:FWLIB/src/stm32f4xx_dma2d.c **** }
 385:FWLIB/src/stm32f4xx_dma2d.c **** 
 386:FWLIB/src/stm32f4xx_dma2d.c **** 
 387:FWLIB/src/stm32f4xx_dma2d.c **** /**
 388:FWLIB/src/stm32f4xx_dma2d.c ****   * @brief  Configures the Background according to the specified parameters
 389:FWLIB/src/stm32f4xx_dma2d.c ****   *         in the DMA2D_BGStruct.
 390:FWLIB/src/stm32f4xx_dma2d.c ****   * @note   This function can be used only when the transfer is disabled.
 391:FWLIB/src/stm32f4xx_dma2d.c ****   * @param  DMA2D_BGStruct: pointer to a DMA2D_BGTypeDef structure that contains
 392:FWLIB/src/stm32f4xx_dma2d.c ****   *         the configuration information for the specified Background.
 393:FWLIB/src/stm32f4xx_dma2d.c ****   * @retval None
 394:FWLIB/src/stm32f4xx_dma2d.c ****   */
 395:FWLIB/src/stm32f4xx_dma2d.c **** void DMA2D_BGConfig(DMA2D_BG_InitTypeDef* DMA2D_BG_InitStruct)
 396:FWLIB/src/stm32f4xx_dma2d.c **** {
ARM GAS  /tmp/cciMjec5.s 			page 17


 520              		.loc 1 396 0
 521              		.cfi_startproc
 522              		@ args = 0, pretend = 0, frame = 0
 523              		@ frame_needed = 0, uses_anonymous_args = 0
 524              		@ link register save eliminated.
 525              	.LVL38:
 526 0000 F0B4     		push	{r4, r5, r6, r7}
 527              	.LCFI6:
 528              		.cfi_def_cfa_offset 16
 529              		.cfi_offset 4, -16
 530              		.cfi_offset 5, -12
 531              		.cfi_offset 6, -8
 532              		.cfi_offset 7, -4
 533              	.LVL39:
 397:FWLIB/src/stm32f4xx_dma2d.c **** 
 398:FWLIB/src/stm32f4xx_dma2d.c ****   uint32_t bg_clutcolormode = 0;
 399:FWLIB/src/stm32f4xx_dma2d.c ****   uint32_t bg_clutsize = 0;
 400:FWLIB/src/stm32f4xx_dma2d.c ****   uint32_t bg_alpha_mode = 0;
 401:FWLIB/src/stm32f4xx_dma2d.c ****   uint32_t bg_alphavalue = 0;
 402:FWLIB/src/stm32f4xx_dma2d.c ****   uint32_t bg_colorgreen = 0;
 403:FWLIB/src/stm32f4xx_dma2d.c ****   uint32_t bg_colorred = 0;
 404:FWLIB/src/stm32f4xx_dma2d.c **** 
 405:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_BGO(DMA2D_BG_InitStruct->DMA2D_BGO));
 406:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_BGCM(DMA2D_BG_InitStruct->DMA2D_BGCM));
 407:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_BG_CLUT_CM(DMA2D_BG_InitStruct->DMA2D_BG_CLUT_CM));
 408:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_BG_CLUT_SIZE(DMA2D_BG_InitStruct->DMA2D_BG_CLUT_SIZE));
 409:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_BG_ALPHA_MODE(DMA2D_BG_InitStruct->DMA2D_BGPFC_ALPHA_MODE));
 410:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_BG_ALPHA_VALUE(DMA2D_BG_InitStruct->DMA2D_BGPFC_ALPHA_VALUE));
 411:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_BGC_BLUE(DMA2D_BG_InitStruct->DMA2D_BGC_BLUE));
 412:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_BGC_GREEN(DMA2D_BG_InitStruct->DMA2D_BGC_GREEN));
 413:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_BGC_RED(DMA2D_BG_InitStruct->DMA2D_BGC_RED));
 414:FWLIB/src/stm32f4xx_dma2d.c **** 
 415:FWLIB/src/stm32f4xx_dma2d.c ****   /* Configures the BG memory address */
 416:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->BGMAR = (DMA2D_BG_InitStruct->DMA2D_BGMA);
 534              		.loc 1 416 0
 535 0002 0268     		ldr	r2, [r0]
 536 0004 184B     		ldr	r3, .L36
 537 0006 5A61     		str	r2, [r3, #20]
 417:FWLIB/src/stm32f4xx_dma2d.c **** 
 418:FWLIB/src/stm32f4xx_dma2d.c ****   /* Configures the BG offset */
 419:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->BGOR &= ~(uint32_t)DMA2D_BGOR_LO;
 538              		.loc 1 419 0
 539 0008 9A69     		ldr	r2, [r3, #24]
 540 000a 22F47F52 		bic	r2, r2, #16320
 541 000e 22F03F02 		bic	r2, r2, #63
 542 0012 9A61     		str	r2, [r3, #24]
 420:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->BGOR |= (DMA2D_BG_InitStruct->DMA2D_BGO);
 543              		.loc 1 420 0
 544 0014 9A69     		ldr	r2, [r3, #24]
 545 0016 4168     		ldr	r1, [r0, #4]
 546 0018 0A43     		orrs	r2, r2, r1
 547 001a 9A61     		str	r2, [r3, #24]
 421:FWLIB/src/stm32f4xx_dma2d.c **** 
 422:FWLIB/src/stm32f4xx_dma2d.c ****   /* Configures background Pixel Format Convertor */
 423:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->BGPFCCR &= (uint32_t)PFCCR_MASK;
 548              		.loc 1 423 0
 549 001c 596A     		ldr	r1, [r3, #36]
ARM GAS  /tmp/cciMjec5.s 			page 18


 550 001e 134A     		ldr	r2, .L36+4
 551 0020 0A40     		ands	r2, r2, r1
 552 0022 5A62     		str	r2, [r3, #36]
 424:FWLIB/src/stm32f4xx_dma2d.c ****   bg_clutcolormode = DMA2D_BG_InitStruct->DMA2D_BG_CLUT_CM << 4;
 553              		.loc 1 424 0
 554 0024 C768     		ldr	r7, [r0, #12]
 555              	.LVL40:
 425:FWLIB/src/stm32f4xx_dma2d.c ****   bg_clutsize = DMA2D_BG_InitStruct->DMA2D_BG_CLUT_SIZE << 8;
 556              		.loc 1 425 0
 557 0026 0669     		ldr	r6, [r0, #16]
 558              	.LVL41:
 426:FWLIB/src/stm32f4xx_dma2d.c ****   bg_alpha_mode = DMA2D_BG_InitStruct->DMA2D_BGPFC_ALPHA_MODE << 16;
 559              		.loc 1 426 0
 560 0028 4569     		ldr	r5, [r0, #20]
 561              	.LVL42:
 427:FWLIB/src/stm32f4xx_dma2d.c ****   bg_alphavalue = DMA2D_BG_InitStruct->DMA2D_BGPFC_ALPHA_VALUE << 24;
 562              		.loc 1 427 0
 563 002a 8469     		ldr	r4, [r0, #24]
 564              	.LVL43:
 428:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->BGPFCCR |= (DMA2D_BG_InitStruct->DMA2D_BGCM | bg_clutcolormode | bg_clutsize | \
 565              		.loc 1 428 0
 566 002c 596A     		ldr	r1, [r3, #36]
 567 002e 8268     		ldr	r2, [r0, #8]
 568 0030 42EA0712 		orr	r2, r2, r7, lsl #4
 569 0034 42EA0622 		orr	r2, r2, r6, lsl #8
 570 0038 42EA0542 		orr	r2, r2, r5, lsl #16
 429:FWLIB/src/stm32f4xx_dma2d.c ****                     bg_alpha_mode | bg_alphavalue);
 571              		.loc 1 429 0
 572 003c 42EA0462 		orr	r2, r2, r4, lsl #24
 428:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->BGPFCCR |= (DMA2D_BG_InitStruct->DMA2D_BGCM | bg_clutcolormode | bg_clutsize | \
 573              		.loc 1 428 0
 574 0040 0A43     		orrs	r2, r2, r1
 575 0042 5A62     		str	r2, [r3, #36]
 430:FWLIB/src/stm32f4xx_dma2d.c **** 
 431:FWLIB/src/stm32f4xx_dma2d.c ****   /* Configures background color */
 432:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->BGCOLR &= ~(DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | DMA2D_BGCOLR_RED);
 576              		.loc 1 432 0
 577 0044 9A6A     		ldr	r2, [r3, #40]
 578 0046 02F07F42 		and	r2, r2, #-16777216
 579 004a 9A62     		str	r2, [r3, #40]
 433:FWLIB/src/stm32f4xx_dma2d.c ****   bg_colorgreen = DMA2D_BG_InitStruct->DMA2D_BGC_GREEN << 8;
 580              		.loc 1 433 0
 581 004c 056A     		ldr	r5, [r0, #32]
 582              	.LVL44:
 434:FWLIB/src/stm32f4xx_dma2d.c ****   bg_colorred = DMA2D_BG_InitStruct->DMA2D_BGC_RED << 16;
 583              		.loc 1 434 0
 584 004e 446A     		ldr	r4, [r0, #36]
 585              	.LVL45:
 435:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->BGCOLR |= (DMA2D_BG_InitStruct->DMA2D_BGC_BLUE | bg_colorgreen | bg_colorred);
 586              		.loc 1 435 0
 587 0050 996A     		ldr	r1, [r3, #40]
 588 0052 C269     		ldr	r2, [r0, #28]
 589 0054 42EA0522 		orr	r2, r2, r5, lsl #8
 590 0058 42EA0442 		orr	r2, r2, r4, lsl #16
 591 005c 0A43     		orrs	r2, r2, r1
 592 005e 9A62     		str	r2, [r3, #40]
 436:FWLIB/src/stm32f4xx_dma2d.c ****   
ARM GAS  /tmp/cciMjec5.s 			page 19


 437:FWLIB/src/stm32f4xx_dma2d.c ****   /* Configures background CLUT memory address */
 438:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->BGCMAR = DMA2D_BG_InitStruct->DMA2D_BGCMAR;
 593              		.loc 1 438 0
 594 0060 826A     		ldr	r2, [r0, #40]
 595 0062 1A63     		str	r2, [r3, #48]
 439:FWLIB/src/stm32f4xx_dma2d.c **** 
 440:FWLIB/src/stm32f4xx_dma2d.c **** }
 596              		.loc 1 440 0
 597 0064 F0BC     		pop	{r4, r5, r6, r7}
 598              	.LCFI7:
 599              		.cfi_restore 7
 600              		.cfi_restore 6
 601              		.cfi_restore 5
 602              		.cfi_restore 4
 603              		.cfi_def_cfa_offset 0
 604              	.LVL46:
 605 0066 7047     		bx	lr
 606              	.L37:
 607              		.align	2
 608              	.L36:
 609 0068 00B00240 		.word	1073917952
 610 006c C000FC00 		.word	16515264
 611              		.cfi_endproc
 612              	.LFE120:
 614              		.section	.text.DMA2D_BG_StructInit,"ax",%progbits
 615              		.align	1
 616              		.global	DMA2D_BG_StructInit
 617              		.syntax unified
 618              		.thumb
 619              		.thumb_func
 620              		.fpu softvfp
 622              	DMA2D_BG_StructInit:
 623              	.LFB121:
 441:FWLIB/src/stm32f4xx_dma2d.c **** 
 442:FWLIB/src/stm32f4xx_dma2d.c **** /**
 443:FWLIB/src/stm32f4xx_dma2d.c ****   * @brief  Fills each DMA2D_BGStruct member with its default value.
 444:FWLIB/src/stm32f4xx_dma2d.c ****   * @param  DMA2D_BGStruct: pointer to a DMA2D_BGTypeDef structure which will
 445:FWLIB/src/stm32f4xx_dma2d.c ****   *         be initialized.
 446:FWLIB/src/stm32f4xx_dma2d.c ****   * @retval None
 447:FWLIB/src/stm32f4xx_dma2d.c ****   */
 448:FWLIB/src/stm32f4xx_dma2d.c **** void DMA2D_BG_StructInit(DMA2D_BG_InitTypeDef* DMA2D_BG_InitStruct)
 449:FWLIB/src/stm32f4xx_dma2d.c **** {
 624              		.loc 1 449 0
 625              		.cfi_startproc
 626              		@ args = 0, pretend = 0, frame = 0
 627              		@ frame_needed = 0, uses_anonymous_args = 0
 628              		@ link register save eliminated.
 629              	.LVL47:
 450:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D background memory address */
 451:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_BG_InitStruct->DMA2D_BGMA = 0x00;
 630              		.loc 1 451 0
 631 0000 0023     		movs	r3, #0
 632 0002 0360     		str	r3, [r0]
 452:FWLIB/src/stm32f4xx_dma2d.c **** 
 453:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D background offset */
 454:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_BG_InitStruct->DMA2D_BGO = 0x00;
 633              		.loc 1 454 0
ARM GAS  /tmp/cciMjec5.s 			page 20


 634 0004 4360     		str	r3, [r0, #4]
 455:FWLIB/src/stm32f4xx_dma2d.c **** 
 456:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D background color mode */
 457:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_BG_InitStruct->DMA2D_BGCM = CM_ARGB8888;
 635              		.loc 1 457 0
 636 0006 8360     		str	r3, [r0, #8]
 458:FWLIB/src/stm32f4xx_dma2d.c **** 
 459:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D background CLUT color mode */
 460:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_BG_InitStruct->DMA2D_BG_CLUT_CM = CLUT_CM_ARGB8888;
 637              		.loc 1 460 0
 638 0008 C360     		str	r3, [r0, #12]
 461:FWLIB/src/stm32f4xx_dma2d.c **** 
 462:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D background CLUT size */
 463:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_BG_InitStruct->DMA2D_BG_CLUT_SIZE = 0x00;
 639              		.loc 1 463 0
 640 000a 0361     		str	r3, [r0, #16]
 464:FWLIB/src/stm32f4xx_dma2d.c **** 
 465:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D background alpha mode */
 466:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_BG_InitStruct->DMA2D_BGPFC_ALPHA_MODE = NO_MODIF_ALPHA_VALUE;
 641              		.loc 1 466 0
 642 000c 4361     		str	r3, [r0, #20]
 467:FWLIB/src/stm32f4xx_dma2d.c **** 
 468:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D background alpha value */
 469:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_BG_InitStruct->DMA2D_BGPFC_ALPHA_VALUE = 0x00;
 643              		.loc 1 469 0
 644 000e 8361     		str	r3, [r0, #24]
 470:FWLIB/src/stm32f4xx_dma2d.c **** 
 471:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D background blue value */
 472:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_BG_InitStruct->DMA2D_BGC_BLUE = 0x00;
 645              		.loc 1 472 0
 646 0010 C361     		str	r3, [r0, #28]
 473:FWLIB/src/stm32f4xx_dma2d.c **** 
 474:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D background green value */
 475:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_BG_InitStruct->DMA2D_BGC_GREEN = 0x00;
 647              		.loc 1 475 0
 648 0012 0362     		str	r3, [r0, #32]
 476:FWLIB/src/stm32f4xx_dma2d.c **** 
 477:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D background red value */
 478:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_BG_InitStruct->DMA2D_BGC_RED = 0x00;
 649              		.loc 1 478 0
 650 0014 4362     		str	r3, [r0, #36]
 479:FWLIB/src/stm32f4xx_dma2d.c **** 
 480:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D background CLUT memory address */
 481:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_BG_InitStruct->DMA2D_BGCMAR = 0x00;
 651              		.loc 1 481 0
 652 0016 8362     		str	r3, [r0, #40]
 653 0018 7047     		bx	lr
 654              		.cfi_endproc
 655              	.LFE121:
 657              		.section	.text.DMA2D_FGStart,"ax",%progbits
 658              		.align	1
 659              		.global	DMA2D_FGStart
 660              		.syntax unified
 661              		.thumb
 662              		.thumb_func
 663              		.fpu softvfp
 665              	DMA2D_FGStart:
ARM GAS  /tmp/cciMjec5.s 			page 21


 666              	.LFB122:
 482:FWLIB/src/stm32f4xx_dma2d.c **** }
 483:FWLIB/src/stm32f4xx_dma2d.c **** 
 484:FWLIB/src/stm32f4xx_dma2d.c **** /**
 485:FWLIB/src/stm32f4xx_dma2d.c ****   * @brief  Start the automatic loading of the CLUT or abort the transfer.
 486:FWLIB/src/stm32f4xx_dma2d.c ****   * @param  NewState: new state of the DMA2D peripheral.
 487:FWLIB/src/stm32f4xx_dma2d.c ****   *   This parameter can be: ENABLE or DISABLE.
 488:FWLIB/src/stm32f4xx_dma2d.c ****   * @retval None
 489:FWLIB/src/stm32f4xx_dma2d.c ****   */
 490:FWLIB/src/stm32f4xx_dma2d.c **** 
 491:FWLIB/src/stm32f4xx_dma2d.c **** void DMA2D_FGStart(FunctionalState NewState) 
 492:FWLIB/src/stm32f4xx_dma2d.c **** {
 667              		.loc 1 492 0
 668              		.cfi_startproc
 669              		@ args = 0, pretend = 0, frame = 0
 670              		@ frame_needed = 0, uses_anonymous_args = 0
 671              		@ link register save eliminated.
 672              	.LVL48:
 493:FWLIB/src/stm32f4xx_dma2d.c ****   /* Check the parameters */
 494:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 495:FWLIB/src/stm32f4xx_dma2d.c **** 
 496:FWLIB/src/stm32f4xx_dma2d.c ****   if (NewState != DISABLE)
 673              		.loc 1 496 0
 674 0000 28B9     		cbnz	r0, .L42
 497:FWLIB/src/stm32f4xx_dma2d.c ****   {
 498:FWLIB/src/stm32f4xx_dma2d.c ****     /* Start the automatic loading of the CLUT */
 499:FWLIB/src/stm32f4xx_dma2d.c ****     DMA2D->FGPFCCR |= DMA2D_FGPFCCR_START;
 500:FWLIB/src/stm32f4xx_dma2d.c ****   }
 501:FWLIB/src/stm32f4xx_dma2d.c ****   else
 502:FWLIB/src/stm32f4xx_dma2d.c ****   {
 503:FWLIB/src/stm32f4xx_dma2d.c ****     /* abort the transfer */
 504:FWLIB/src/stm32f4xx_dma2d.c ****     DMA2D->FGPFCCR &= (uint32_t)~DMA2D_FGPFCCR_START;
 675              		.loc 1 504 0
 676 0002 064A     		ldr	r2, .L43
 677 0004 D369     		ldr	r3, [r2, #28]
 678 0006 23F02003 		bic	r3, r3, #32
 679 000a D361     		str	r3, [r2, #28]
 680 000c 7047     		bx	lr
 681              	.L42:
 499:FWLIB/src/stm32f4xx_dma2d.c ****   }
 682              		.loc 1 499 0
 683 000e 034A     		ldr	r2, .L43
 684 0010 D369     		ldr	r3, [r2, #28]
 685 0012 43F02003 		orr	r3, r3, #32
 686 0016 D361     		str	r3, [r2, #28]
 687 0018 7047     		bx	lr
 688              	.L44:
 689 001a 00BF     		.align	2
 690              	.L43:
 691 001c 00B00240 		.word	1073917952
 692              		.cfi_endproc
 693              	.LFE122:
 695              		.section	.text.DMA2D_BGStart,"ax",%progbits
 696              		.align	1
 697              		.global	DMA2D_BGStart
 698              		.syntax unified
 699              		.thumb
ARM GAS  /tmp/cciMjec5.s 			page 22


 700              		.thumb_func
 701              		.fpu softvfp
 703              	DMA2D_BGStart:
 704              	.LFB123:
 505:FWLIB/src/stm32f4xx_dma2d.c ****   }
 506:FWLIB/src/stm32f4xx_dma2d.c **** }
 507:FWLIB/src/stm32f4xx_dma2d.c **** 
 508:FWLIB/src/stm32f4xx_dma2d.c **** /**
 509:FWLIB/src/stm32f4xx_dma2d.c ****   * @brief  Start the automatic loading of the CLUT or abort the transfer.
 510:FWLIB/src/stm32f4xx_dma2d.c ****   * @param  NewState: new state of the DMA2D peripheral.
 511:FWLIB/src/stm32f4xx_dma2d.c ****   *   This parameter can be: ENABLE or DISABLE.
 512:FWLIB/src/stm32f4xx_dma2d.c ****   * @retval None
 513:FWLIB/src/stm32f4xx_dma2d.c ****   */
 514:FWLIB/src/stm32f4xx_dma2d.c ****   
 515:FWLIB/src/stm32f4xx_dma2d.c **** void DMA2D_BGStart(FunctionalState NewState) 
 516:FWLIB/src/stm32f4xx_dma2d.c **** {
 705              		.loc 1 516 0
 706              		.cfi_startproc
 707              		@ args = 0, pretend = 0, frame = 0
 708              		@ frame_needed = 0, uses_anonymous_args = 0
 709              		@ link register save eliminated.
 710              	.LVL49:
 517:FWLIB/src/stm32f4xx_dma2d.c ****   /* Check the parameters */
 518:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 519:FWLIB/src/stm32f4xx_dma2d.c ****   
 520:FWLIB/src/stm32f4xx_dma2d.c ****   if (NewState != DISABLE)
 711              		.loc 1 520 0
 712 0000 28B9     		cbnz	r0, .L48
 521:FWLIB/src/stm32f4xx_dma2d.c ****   {
 522:FWLIB/src/stm32f4xx_dma2d.c ****     /* Start the automatic loading of the CLUT */
 523:FWLIB/src/stm32f4xx_dma2d.c ****     DMA2D->BGPFCCR |= DMA2D_BGPFCCR_START;
 524:FWLIB/src/stm32f4xx_dma2d.c ****   }
 525:FWLIB/src/stm32f4xx_dma2d.c ****   else
 526:FWLIB/src/stm32f4xx_dma2d.c ****   {
 527:FWLIB/src/stm32f4xx_dma2d.c ****     /* abort the transfer */
 528:FWLIB/src/stm32f4xx_dma2d.c ****     DMA2D->BGPFCCR &= (uint32_t)~DMA2D_BGPFCCR_START;
 713              		.loc 1 528 0
 714 0002 064A     		ldr	r2, .L49
 715 0004 536A     		ldr	r3, [r2, #36]
 716 0006 23F02003 		bic	r3, r3, #32
 717 000a 5362     		str	r3, [r2, #36]
 718 000c 7047     		bx	lr
 719              	.L48:
 523:FWLIB/src/stm32f4xx_dma2d.c ****   }
 720              		.loc 1 523 0
 721 000e 034A     		ldr	r2, .L49
 722 0010 536A     		ldr	r3, [r2, #36]
 723 0012 43F02003 		orr	r3, r3, #32
 724 0016 5362     		str	r3, [r2, #36]
 725 0018 7047     		bx	lr
 726              	.L50:
 727 001a 00BF     		.align	2
 728              	.L49:
 729 001c 00B00240 		.word	1073917952
 730              		.cfi_endproc
 731              	.LFE123:
 733              		.section	.text.DMA2D_DeadTimeConfig,"ax",%progbits
ARM GAS  /tmp/cciMjec5.s 			page 23


 734              		.align	1
 735              		.global	DMA2D_DeadTimeConfig
 736              		.syntax unified
 737              		.thumb
 738              		.thumb_func
 739              		.fpu softvfp
 741              	DMA2D_DeadTimeConfig:
 742              	.LFB124:
 529:FWLIB/src/stm32f4xx_dma2d.c ****   }
 530:FWLIB/src/stm32f4xx_dma2d.c **** }
 531:FWLIB/src/stm32f4xx_dma2d.c **** 
 532:FWLIB/src/stm32f4xx_dma2d.c **** /**
 533:FWLIB/src/stm32f4xx_dma2d.c ****   * @brief  Configures the DMA2D dead time.
 534:FWLIB/src/stm32f4xx_dma2d.c ****   * @param  DMA2D_DeadTime: specifies the DMA2D dead time.
 535:FWLIB/src/stm32f4xx_dma2d.c ****   *   This parameter can be one of the following values:
 536:FWLIB/src/stm32f4xx_dma2d.c ****   * @retval None
 537:FWLIB/src/stm32f4xx_dma2d.c ****   */
 538:FWLIB/src/stm32f4xx_dma2d.c **** void DMA2D_DeadTimeConfig(uint32_t DMA2D_DeadTime, FunctionalState NewState)
 539:FWLIB/src/stm32f4xx_dma2d.c **** {
 743              		.loc 1 539 0
 744              		.cfi_startproc
 745              		@ args = 0, pretend = 0, frame = 0
 746              		@ frame_needed = 0, uses_anonymous_args = 0
 747              		@ link register save eliminated.
 748              	.LVL50:
 540:FWLIB/src/stm32f4xx_dma2d.c ****    uint32_t DeadTime;
 541:FWLIB/src/stm32f4xx_dma2d.c **** 
 542:FWLIB/src/stm32f4xx_dma2d.c ****   /* Check the parameters */
 543:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_DEAD_TIME(DMA2D_DeadTime));
 544:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 545:FWLIB/src/stm32f4xx_dma2d.c **** 
 546:FWLIB/src/stm32f4xx_dma2d.c ****   if (NewState != DISABLE)
 749              		.loc 1 546 0
 750 0000 29B9     		cbnz	r1, .L54
 547:FWLIB/src/stm32f4xx_dma2d.c ****   {
 548:FWLIB/src/stm32f4xx_dma2d.c ****     /* Enable and Configures the dead time */
 549:FWLIB/src/stm32f4xx_dma2d.c ****     DMA2D->AMTCR &= (uint32_t)DEAD_MASK;
 550:FWLIB/src/stm32f4xx_dma2d.c ****     DeadTime = DMA2D_DeadTime << 8;
 551:FWLIB/src/stm32f4xx_dma2d.c ****     DMA2D->AMTCR |= (DeadTime | DMA2D_AMTCR_EN);
 552:FWLIB/src/stm32f4xx_dma2d.c ****   }
 553:FWLIB/src/stm32f4xx_dma2d.c ****   else
 554:FWLIB/src/stm32f4xx_dma2d.c ****   {
 555:FWLIB/src/stm32f4xx_dma2d.c ****      DMA2D->AMTCR &= ~(uint32_t)DMA2D_AMTCR_EN;
 751              		.loc 1 555 0
 752 0002 0A4A     		ldr	r2, .L55
 753 0004 D36C     		ldr	r3, [r2, #76]
 754 0006 23F00103 		bic	r3, r3, #1
 755 000a D364     		str	r3, [r2, #76]
 756 000c 7047     		bx	lr
 757              	.L54:
 549:FWLIB/src/stm32f4xx_dma2d.c ****     DeadTime = DMA2D_DeadTime << 8;
 758              		.loc 1 549 0
 759 000e 074A     		ldr	r2, .L55
 760 0010 D36C     		ldr	r3, [r2, #76]
 761 0012 23F47F43 		bic	r3, r3, #65280
 762 0016 23F00103 		bic	r3, r3, #1
 763 001a D364     		str	r3, [r2, #76]
ARM GAS  /tmp/cciMjec5.s 			page 24


 764              	.LVL51:
 551:FWLIB/src/stm32f4xx_dma2d.c ****   }
 765              		.loc 1 551 0
 766 001c D36C     		ldr	r3, [r2, #76]
 767 001e 43EA0020 		orr	r0, r3, r0, lsl #8
 768              	.LVL52:
 769 0022 40F00100 		orr	r0, r0, #1
 770 0026 D064     		str	r0, [r2, #76]
 771 0028 7047     		bx	lr
 772              	.L56:
 773 002a 00BF     		.align	2
 774              	.L55:
 775 002c 00B00240 		.word	1073917952
 776              		.cfi_endproc
 777              	.LFE124:
 779              		.section	.text.DMA2D_LineWatermarkConfig,"ax",%progbits
 780              		.align	1
 781              		.global	DMA2D_LineWatermarkConfig
 782              		.syntax unified
 783              		.thumb
 784              		.thumb_func
 785              		.fpu softvfp
 787              	DMA2D_LineWatermarkConfig:
 788              	.LFB125:
 556:FWLIB/src/stm32f4xx_dma2d.c ****   }
 557:FWLIB/src/stm32f4xx_dma2d.c **** }
 558:FWLIB/src/stm32f4xx_dma2d.c **** 
 559:FWLIB/src/stm32f4xx_dma2d.c **** /**
 560:FWLIB/src/stm32f4xx_dma2d.c ****   * @brief  Define the configuration of the line watermark .
 561:FWLIB/src/stm32f4xx_dma2d.c ****   * @param  DMA2D_LWatermarkConfig: Line Watermark configuration.
 562:FWLIB/src/stm32f4xx_dma2d.c ****   * @retval None
 563:FWLIB/src/stm32f4xx_dma2d.c ****   */
 564:FWLIB/src/stm32f4xx_dma2d.c **** 
 565:FWLIB/src/stm32f4xx_dma2d.c **** void DMA2D_LineWatermarkConfig(uint32_t DMA2D_LWatermarkConfig)
 566:FWLIB/src/stm32f4xx_dma2d.c **** {
 789              		.loc 1 566 0
 790              		.cfi_startproc
 791              		@ args = 0, pretend = 0, frame = 0
 792              		@ frame_needed = 0, uses_anonymous_args = 0
 793              		@ link register save eliminated.
 794              	.LVL53:
 567:FWLIB/src/stm32f4xx_dma2d.c ****   /* Check the parameters */
 568:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_LineWatermark(DMA2D_LWatermarkConfig));
 569:FWLIB/src/stm32f4xx_dma2d.c **** 
 570:FWLIB/src/stm32f4xx_dma2d.c ****   /* Sets the Line watermark configuration */
 571:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->LWR = (uint32_t)DMA2D_LWatermarkConfig;
 795              		.loc 1 571 0
 796 0000 014B     		ldr	r3, .L58
 797 0002 9864     		str	r0, [r3, #72]
 798 0004 7047     		bx	lr
 799              	.L59:
 800 0006 00BF     		.align	2
 801              	.L58:
 802 0008 00B00240 		.word	1073917952
 803              		.cfi_endproc
 804              	.LFE125:
 806              		.section	.text.DMA2D_ITConfig,"ax",%progbits
ARM GAS  /tmp/cciMjec5.s 			page 25


 807              		.align	1
 808              		.global	DMA2D_ITConfig
 809              		.syntax unified
 810              		.thumb
 811              		.thumb_func
 812              		.fpu softvfp
 814              	DMA2D_ITConfig:
 815              	.LFB126:
 572:FWLIB/src/stm32f4xx_dma2d.c **** }
 573:FWLIB/src/stm32f4xx_dma2d.c **** 
 574:FWLIB/src/stm32f4xx_dma2d.c **** /**
 575:FWLIB/src/stm32f4xx_dma2d.c ****   * @}
 576:FWLIB/src/stm32f4xx_dma2d.c ****   */
 577:FWLIB/src/stm32f4xx_dma2d.c **** 
 578:FWLIB/src/stm32f4xx_dma2d.c **** /** @defgroup DMA2D_Group2 Interrupts and flags management functions
 579:FWLIB/src/stm32f4xx_dma2d.c ****  *  @brief   Interrupts and flags management functions
 580:FWLIB/src/stm32f4xx_dma2d.c ****  *
 581:FWLIB/src/stm32f4xx_dma2d.c **** @verbatim
 582:FWLIB/src/stm32f4xx_dma2d.c ****  ===============================================================================
 583:FWLIB/src/stm32f4xx_dma2d.c ****             ##### Interrupts and flags management functions #####
 584:FWLIB/src/stm32f4xx_dma2d.c ****  ===============================================================================
 585:FWLIB/src/stm32f4xx_dma2d.c **** 
 586:FWLIB/src/stm32f4xx_dma2d.c ****     [..] This section provides functions allowing to configure the DMA2D 
 587:FWLIB/src/stm32f4xx_dma2d.c ****          Interrupts and to get the status and clear flags and Interrupts 
 588:FWLIB/src/stm32f4xx_dma2d.c ****          pending bits.
 589:FWLIB/src/stm32f4xx_dma2d.c ****     [..] The DMA2D provides 6 Interrupts sources and 6 Flags
 590:FWLIB/src/stm32f4xx_dma2d.c ****     
 591:FWLIB/src/stm32f4xx_dma2d.c ****     *** Flags ***
 592:FWLIB/src/stm32f4xx_dma2d.c ****     =============
 593:FWLIB/src/stm32f4xx_dma2d.c ****     [..]
 594:FWLIB/src/stm32f4xx_dma2d.c ****       (+) DMA2D_FLAG_CE : Configuration Error Interrupt flag
 595:FWLIB/src/stm32f4xx_dma2d.c ****       (+) DMA2D_FLAG_CAE: CLUT Access Error Interrupt flag
 596:FWLIB/src/stm32f4xx_dma2d.c ****       (+) DMA2D_FLAG_TW:  Transfer Watermark Interrupt flag
 597:FWLIB/src/stm32f4xx_dma2d.c ****       (+) DMA2D_FLAG_TC:  Transfer Complete interrupt flag
 598:FWLIB/src/stm32f4xx_dma2d.c ****       (+) DMA2D_FLAG_TE:  Transfer Error interrupt flag
 599:FWLIB/src/stm32f4xx_dma2d.c ****       (+) DMA2D_FLAG_CTC: CLUT Transfer Complete Interrupt flag
 600:FWLIB/src/stm32f4xx_dma2d.c ****       
 601:FWLIB/src/stm32f4xx_dma2d.c ****     *** Interrupts ***
 602:FWLIB/src/stm32f4xx_dma2d.c ****     ==================
 603:FWLIB/src/stm32f4xx_dma2d.c ****     [..]
 604:FWLIB/src/stm32f4xx_dma2d.c ****       (+) DMA2D_IT_CE: Configuration Error Interrupt is generated when a wrong 
 605:FWLIB/src/stm32f4xx_dma2d.c ****                        configuration is detected
 606:FWLIB/src/stm32f4xx_dma2d.c ****       (+) DMA2D_IT_CAE: CLUT Access Error Interrupt
 607:FWLIB/src/stm32f4xx_dma2d.c ****       (+) DMA2D_IT_TW: Transfer Watermark Interrupt is generated when 
 608:FWLIB/src/stm32f4xx_dma2d.c ****                        the programmed watermark is reached 
 609:FWLIB/src/stm32f4xx_dma2d.c ****       (+) DMA2D_IT_TE: Transfer Error interrupt is generated when the CPU trying 
 610:FWLIB/src/stm32f4xx_dma2d.c ****                        to access the CLUT while a CLUT loading or a DMA2D1 transfer 
 611:FWLIB/src/stm32f4xx_dma2d.c ****                        is on going       
 612:FWLIB/src/stm32f4xx_dma2d.c ****       (+) DMA2D_IT_CTC: CLUT Transfer Complete Interrupt 
 613:FWLIB/src/stm32f4xx_dma2d.c ****       (+) DMA2D_IT_TC: Transfer Complete interrupt         
 614:FWLIB/src/stm32f4xx_dma2d.c **** @endverbatim
 615:FWLIB/src/stm32f4xx_dma2d.c ****   * @{
 616:FWLIB/src/stm32f4xx_dma2d.c ****   */
 617:FWLIB/src/stm32f4xx_dma2d.c **** /**
 618:FWLIB/src/stm32f4xx_dma2d.c ****   * @brief  Enables or disables the specified DMA2D's interrupts.
 619:FWLIB/src/stm32f4xx_dma2d.c ****   * @param  DMA2D_IT: specifies the DMA2D interrupts sources to be enabled or disabled.
 620:FWLIB/src/stm32f4xx_dma2d.c ****   *   This parameter can be any combination of the following values:
ARM GAS  /tmp/cciMjec5.s 			page 26


 621:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_CE:   Configuration Error Interrupt Enable.
 622:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_CTC:  CLUT Transfer Complete Interrupt Enable.
 623:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_CAE:  CLUT Access Error Interrupt Enable.
 624:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_TW:   Transfer Watermark Interrupt Enable.
 625:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_TC:   Transfer Complete interrupt enable.
 626:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_TE:   Transfer Error interrupt enable.
 627:FWLIB/src/stm32f4xx_dma2d.c ****   * @param NewState: new state of the specified DMA2D interrupts.
 628:FWLIB/src/stm32f4xx_dma2d.c ****   *   This parameter can be: ENABLE or DISABLE.
 629:FWLIB/src/stm32f4xx_dma2d.c ****   * @retval None
 630:FWLIB/src/stm32f4xx_dma2d.c ****   */
 631:FWLIB/src/stm32f4xx_dma2d.c **** 
 632:FWLIB/src/stm32f4xx_dma2d.c **** void DMA2D_ITConfig(uint32_t DMA2D_IT, FunctionalState NewState)
 633:FWLIB/src/stm32f4xx_dma2d.c **** {
 816              		.loc 1 633 0
 817              		.cfi_startproc
 818              		@ args = 0, pretend = 0, frame = 0
 819              		@ frame_needed = 0, uses_anonymous_args = 0
 820              		@ link register save eliminated.
 821              	.LVL54:
 634:FWLIB/src/stm32f4xx_dma2d.c ****   /* Check the parameters */
 635:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_IT(DMA2D_IT));
 636:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 637:FWLIB/src/stm32f4xx_dma2d.c **** 
 638:FWLIB/src/stm32f4xx_dma2d.c ****   if (NewState != DISABLE)
 822              		.loc 1 638 0
 823 0000 29B9     		cbnz	r1, .L63
 639:FWLIB/src/stm32f4xx_dma2d.c ****   {
 640:FWLIB/src/stm32f4xx_dma2d.c ****     /* Enable the selected DMA2D interrupts */
 641:FWLIB/src/stm32f4xx_dma2d.c ****     DMA2D->CR |= DMA2D_IT;
 642:FWLIB/src/stm32f4xx_dma2d.c ****   }
 643:FWLIB/src/stm32f4xx_dma2d.c ****   else
 644:FWLIB/src/stm32f4xx_dma2d.c ****   {
 645:FWLIB/src/stm32f4xx_dma2d.c ****     /* Disable the selected DMA2D interrupts */
 646:FWLIB/src/stm32f4xx_dma2d.c ****     DMA2D->CR &= (uint32_t)~DMA2D_IT;
 824              		.loc 1 646 0
 825 0002 054A     		ldr	r2, .L64
 826 0004 1368     		ldr	r3, [r2]
 827 0006 23EA0000 		bic	r0, r3, r0
 828              	.LVL55:
 829 000a 1060     		str	r0, [r2]
 830 000c 7047     		bx	lr
 831              	.LVL56:
 832              	.L63:
 641:FWLIB/src/stm32f4xx_dma2d.c ****   }
 833              		.loc 1 641 0
 834 000e 024A     		ldr	r2, .L64
 835 0010 1368     		ldr	r3, [r2]
 836 0012 1843     		orrs	r0, r0, r3
 837              	.LVL57:
 838 0014 1060     		str	r0, [r2]
 839 0016 7047     		bx	lr
 840              	.L65:
 841              		.align	2
 842              	.L64:
 843 0018 00B00240 		.word	1073917952
 844              		.cfi_endproc
 845              	.LFE126:
ARM GAS  /tmp/cciMjec5.s 			page 27


 847              		.section	.text.DMA2D_GetFlagStatus,"ax",%progbits
 848              		.align	1
 849              		.global	DMA2D_GetFlagStatus
 850              		.syntax unified
 851              		.thumb
 852              		.thumb_func
 853              		.fpu softvfp
 855              	DMA2D_GetFlagStatus:
 856              	.LFB127:
 647:FWLIB/src/stm32f4xx_dma2d.c ****   }
 648:FWLIB/src/stm32f4xx_dma2d.c **** }
 649:FWLIB/src/stm32f4xx_dma2d.c **** 
 650:FWLIB/src/stm32f4xx_dma2d.c **** /**
 651:FWLIB/src/stm32f4xx_dma2d.c ****   * @brief  Checks whether the specified DMA2D's flag is set or not.
 652:FWLIB/src/stm32f4xx_dma2d.c ****   * @param  DMA2D_FLAG: specifies the flag to check.
 653:FWLIB/src/stm32f4xx_dma2d.c ****   *   This parameter can be one of the following values:
 654:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_FLAG_CE:   Configuration Error Interrupt flag.
 655:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_FLAG_CTC:  CLUT Transfer Complete Interrupt flag.
 656:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_FLAG_CAE:  CLUT Access Error Interrupt flag.
 657:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_FLAG_TW:   Transfer Watermark Interrupt flag.
 658:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_FLAG_TC:   Transfer Complete interrupt flag.
 659:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_FLAG_TE:   Transfer Error interrupt flag.
 660:FWLIB/src/stm32f4xx_dma2d.c ****   * @retval The new state of DMA2D_FLAG (SET or RESET).
 661:FWLIB/src/stm32f4xx_dma2d.c ****   */
 662:FWLIB/src/stm32f4xx_dma2d.c **** 
 663:FWLIB/src/stm32f4xx_dma2d.c **** FlagStatus DMA2D_GetFlagStatus(uint32_t DMA2D_FLAG)
 664:FWLIB/src/stm32f4xx_dma2d.c **** {
 857              		.loc 1 664 0
 858              		.cfi_startproc
 859              		@ args = 0, pretend = 0, frame = 0
 860              		@ frame_needed = 0, uses_anonymous_args = 0
 861              		@ link register save eliminated.
 862              	.LVL58:
 665:FWLIB/src/stm32f4xx_dma2d.c ****   FlagStatus bitstatus = RESET;
 666:FWLIB/src/stm32f4xx_dma2d.c ****   
 667:FWLIB/src/stm32f4xx_dma2d.c ****   /* Check the parameters */
 668:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_GET_FLAG(DMA2D_FLAG));
 669:FWLIB/src/stm32f4xx_dma2d.c ****   
 670:FWLIB/src/stm32f4xx_dma2d.c ****   /* Check the status of the specified DMA2D flag */
 671:FWLIB/src/stm32f4xx_dma2d.c ****   if (((DMA2D->ISR) & DMA2D_FLAG) != (uint32_t)RESET)
 863              		.loc 1 671 0
 864 0000 034B     		ldr	r3, .L70
 865 0002 5B68     		ldr	r3, [r3, #4]
 866 0004 0342     		tst	r3, r0
 867 0006 01D1     		bne	.L69
 672:FWLIB/src/stm32f4xx_dma2d.c ****   {
 673:FWLIB/src/stm32f4xx_dma2d.c ****     /* DMA2D_FLAG is set */
 674:FWLIB/src/stm32f4xx_dma2d.c ****     bitstatus = SET;
 675:FWLIB/src/stm32f4xx_dma2d.c ****   }
 676:FWLIB/src/stm32f4xx_dma2d.c ****   else
 677:FWLIB/src/stm32f4xx_dma2d.c ****   {
 678:FWLIB/src/stm32f4xx_dma2d.c ****     /* DMA2D_FLAG is reset */
 679:FWLIB/src/stm32f4xx_dma2d.c ****     bitstatus = RESET;
 868              		.loc 1 679 0
 869 0008 0020     		movs	r0, #0
 870              	.LVL59:
 680:FWLIB/src/stm32f4xx_dma2d.c ****   }
ARM GAS  /tmp/cciMjec5.s 			page 28


 681:FWLIB/src/stm32f4xx_dma2d.c ****   /* Return the DMA2D_FLAG status */
 682:FWLIB/src/stm32f4xx_dma2d.c ****   return bitstatus;
 683:FWLIB/src/stm32f4xx_dma2d.c **** }
 871              		.loc 1 683 0
 872 000a 7047     		bx	lr
 873              	.LVL60:
 874              	.L69:
 674:FWLIB/src/stm32f4xx_dma2d.c ****   }
 875              		.loc 1 674 0
 876 000c 0120     		movs	r0, #1
 877              	.LVL61:
 878 000e 7047     		bx	lr
 879              	.L71:
 880              		.align	2
 881              	.L70:
 882 0010 00B00240 		.word	1073917952
 883              		.cfi_endproc
 884              	.LFE127:
 886              		.section	.text.DMA2D_ClearFlag,"ax",%progbits
 887              		.align	1
 888              		.global	DMA2D_ClearFlag
 889              		.syntax unified
 890              		.thumb
 891              		.thumb_func
 892              		.fpu softvfp
 894              	DMA2D_ClearFlag:
 895              	.LFB128:
 684:FWLIB/src/stm32f4xx_dma2d.c **** 
 685:FWLIB/src/stm32f4xx_dma2d.c **** /**
 686:FWLIB/src/stm32f4xx_dma2d.c ****   * @brief  Clears the DMA2D's pending flags.
 687:FWLIB/src/stm32f4xx_dma2d.c ****   * @param  DMA2D_FLAG: specifies the flag to clear.
 688:FWLIB/src/stm32f4xx_dma2d.c ****   *   This parameter can be any combination of the following values:
 689:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_FLAG_CE:   Configuration Error Interrupt flag.
 690:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_FLAG_CTC:  CLUT Transfer Complete Interrupt flag.
 691:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_FLAG_CAE:  CLUT Access Error Interrupt flag.
 692:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_FLAG_TW:   Transfer Watermark Interrupt flag.
 693:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_FLAG_TC:   Transfer Complete interrupt flag.
 694:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_FLAG_TE:   Transfer Error interrupt flag.
 695:FWLIB/src/stm32f4xx_dma2d.c ****   * @retval None
 696:FWLIB/src/stm32f4xx_dma2d.c ****   */
 697:FWLIB/src/stm32f4xx_dma2d.c **** void DMA2D_ClearFlag(uint32_t DMA2D_FLAG)
 698:FWLIB/src/stm32f4xx_dma2d.c **** {
 896              		.loc 1 698 0
 897              		.cfi_startproc
 898              		@ args = 0, pretend = 0, frame = 0
 899              		@ frame_needed = 0, uses_anonymous_args = 0
 900              		@ link register save eliminated.
 901              	.LVL62:
 699:FWLIB/src/stm32f4xx_dma2d.c ****   /* Check the parameters */
 700:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_GET_FLAG(DMA2D_FLAG));
 701:FWLIB/src/stm32f4xx_dma2d.c ****     
 702:FWLIB/src/stm32f4xx_dma2d.c ****   /* Clear the corresponding DMA2D flag */
 703:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->IFCR = (uint32_t)DMA2D_FLAG;
 902              		.loc 1 703 0
 903 0000 014B     		ldr	r3, .L73
 904 0002 9860     		str	r0, [r3, #8]
 905 0004 7047     		bx	lr
ARM GAS  /tmp/cciMjec5.s 			page 29


 906              	.L74:
 907 0006 00BF     		.align	2
 908              	.L73:
 909 0008 00B00240 		.word	1073917952
 910              		.cfi_endproc
 911              	.LFE128:
 913              		.section	.text.DMA2D_GetITStatus,"ax",%progbits
 914              		.align	1
 915              		.global	DMA2D_GetITStatus
 916              		.syntax unified
 917              		.thumb
 918              		.thumb_func
 919              		.fpu softvfp
 921              	DMA2D_GetITStatus:
 922              	.LFB129:
 704:FWLIB/src/stm32f4xx_dma2d.c **** }
 705:FWLIB/src/stm32f4xx_dma2d.c **** 
 706:FWLIB/src/stm32f4xx_dma2d.c **** /**
 707:FWLIB/src/stm32f4xx_dma2d.c ****   * @brief  Checks whether the specified DMA2D's interrupt has occurred or not.
 708:FWLIB/src/stm32f4xx_dma2d.c ****   * @param  DMA2D_IT: specifies the DMA2D interrupts sources to check.
 709:FWLIB/src/stm32f4xx_dma2d.c ****   *   This parameter can be one of the following values:
 710:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_CE:   Configuration Error Interrupt Enable.
 711:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_CTC:  CLUT Transfer Complete Interrupt Enable.
 712:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_CAE:  CLUT Access Error Interrupt Enable.
 713:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_TW:   Transfer Watermark Interrupt Enable.
 714:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_TC:   Transfer Complete interrupt enable.
 715:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_TE:   Transfer Error interrupt enable.
 716:FWLIB/src/stm32f4xx_dma2d.c ****   * @retval The new state of the DMA2D_IT (SET or RESET).
 717:FWLIB/src/stm32f4xx_dma2d.c ****   */
 718:FWLIB/src/stm32f4xx_dma2d.c **** ITStatus DMA2D_GetITStatus(uint32_t DMA2D_IT)
 719:FWLIB/src/stm32f4xx_dma2d.c **** {
 923              		.loc 1 719 0
 924              		.cfi_startproc
 925              		@ args = 0, pretend = 0, frame = 0
 926              		@ frame_needed = 0, uses_anonymous_args = 0
 927              		@ link register save eliminated.
 928              	.LVL63:
 720:FWLIB/src/stm32f4xx_dma2d.c ****   ITStatus bitstatus = RESET;
 721:FWLIB/src/stm32f4xx_dma2d.c ****   uint32_t DMA2D_IT_FLAG = DMA2D_IT >> 8;
 722:FWLIB/src/stm32f4xx_dma2d.c ****   
 723:FWLIB/src/stm32f4xx_dma2d.c ****   /* Check the parameters */
 724:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_IT(DMA2D_IT));
 725:FWLIB/src/stm32f4xx_dma2d.c **** 
 726:FWLIB/src/stm32f4xx_dma2d.c ****   if ((DMA2D->ISR & DMA2D_IT_FLAG) != (uint32_t)RESET)
 929              		.loc 1 726 0
 930 0000 074B     		ldr	r3, .L80
 931 0002 5B68     		ldr	r3, [r3, #4]
 932 0004 13EA1023 		ands	r3, r3, r0, lsr #8
 933 0008 07D0     		beq	.L78
 727:FWLIB/src/stm32f4xx_dma2d.c ****   {
 728:FWLIB/src/stm32f4xx_dma2d.c ****     bitstatus = SET;
 934              		.loc 1 728 0
 935 000a 0123     		movs	r3, #1
 936              	.L76:
 937              	.LVL64:
 729:FWLIB/src/stm32f4xx_dma2d.c ****   }
 730:FWLIB/src/stm32f4xx_dma2d.c ****   else
ARM GAS  /tmp/cciMjec5.s 			page 30


 731:FWLIB/src/stm32f4xx_dma2d.c ****   {
 732:FWLIB/src/stm32f4xx_dma2d.c ****     bitstatus = RESET;
 733:FWLIB/src/stm32f4xx_dma2d.c ****   }
 734:FWLIB/src/stm32f4xx_dma2d.c ****   
 735:FWLIB/src/stm32f4xx_dma2d.c ****   if (((DMA2D->CR & DMA2D_IT) != (uint32_t)RESET) && (bitstatus != (uint32_t)RESET))
 938              		.loc 1 735 0
 939 000c 044A     		ldr	r2, .L80
 940 000e 1268     		ldr	r2, [r2]
 941 0010 1042     		tst	r0, r2
 942 0012 00D1     		bne	.L77
 736:FWLIB/src/stm32f4xx_dma2d.c ****   {
 737:FWLIB/src/stm32f4xx_dma2d.c ****     bitstatus = SET;
 738:FWLIB/src/stm32f4xx_dma2d.c ****   }
 739:FWLIB/src/stm32f4xx_dma2d.c ****   else
 740:FWLIB/src/stm32f4xx_dma2d.c ****   {
 741:FWLIB/src/stm32f4xx_dma2d.c ****     bitstatus = RESET;
 943              		.loc 1 741 0
 944 0014 0023     		movs	r3, #0
 945              	.LVL65:
 946              	.L77:
 742:FWLIB/src/stm32f4xx_dma2d.c ****   }
 743:FWLIB/src/stm32f4xx_dma2d.c ****   return bitstatus;
 744:FWLIB/src/stm32f4xx_dma2d.c **** }
 947              		.loc 1 744 0
 948 0016 1846     		mov	r0, r3
 949              	.LVL66:
 950 0018 7047     		bx	lr
 951              	.LVL67:
 952              	.L78:
 732:FWLIB/src/stm32f4xx_dma2d.c ****   }
 953              		.loc 1 732 0
 954 001a 0023     		movs	r3, #0
 955 001c F6E7     		b	.L76
 956              	.L81:
 957 001e 00BF     		.align	2
 958              	.L80:
 959 0020 00B00240 		.word	1073917952
 960              		.cfi_endproc
 961              	.LFE129:
 963              		.section	.text.DMA2D_ClearITPendingBit,"ax",%progbits
 964              		.align	1
 965              		.global	DMA2D_ClearITPendingBit
 966              		.syntax unified
 967              		.thumb
 968              		.thumb_func
 969              		.fpu softvfp
 971              	DMA2D_ClearITPendingBit:
 972              	.LFB130:
 745:FWLIB/src/stm32f4xx_dma2d.c **** 
 746:FWLIB/src/stm32f4xx_dma2d.c **** /**
 747:FWLIB/src/stm32f4xx_dma2d.c ****   * @brief  Clears the DMA2D's interrupt pending bits.
 748:FWLIB/src/stm32f4xx_dma2d.c ****   * @param  DMA2D_IT: specifies the interrupt pending bit to clear.
 749:FWLIB/src/stm32f4xx_dma2d.c ****   *   This parameter can be any combination of the following values:
 750:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_CE:   Configuration Error Interrupt.
 751:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_CTC:  CLUT Transfer Complete Interrupt.
 752:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_CAE:  CLUT Access Error Interrupt.
 753:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_TW:   Transfer Watermark Interrupt.
ARM GAS  /tmp/cciMjec5.s 			page 31


 754:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_TC:   Transfer Complete interrupt.
 755:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_TE:   Transfer Error interrupt.
 756:FWLIB/src/stm32f4xx_dma2d.c ****   * @retval None
 757:FWLIB/src/stm32f4xx_dma2d.c ****   */
 758:FWLIB/src/stm32f4xx_dma2d.c **** void DMA2D_ClearITPendingBit(uint32_t DMA2D_IT)
 759:FWLIB/src/stm32f4xx_dma2d.c **** {
 973              		.loc 1 759 0
 974              		.cfi_startproc
 975              		@ args = 0, pretend = 0, frame = 0
 976              		@ frame_needed = 0, uses_anonymous_args = 0
 977              		@ link register save eliminated.
 978              	.LVL68:
 760:FWLIB/src/stm32f4xx_dma2d.c ****   /* Check the parameters */
 761:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_IT(DMA2D_IT));
 762:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_IT = DMA2D_IT >> 8;
 979              		.loc 1 762 0
 980 0000 000A     		lsrs	r0, r0, #8
 981              	.LVL69:
 763:FWLIB/src/stm32f4xx_dma2d.c ****     
 764:FWLIB/src/stm32f4xx_dma2d.c ****   /* Clear the corresponding DMA2D Interrupt */
 765:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->IFCR = (uint32_t)DMA2D_IT;
 982              		.loc 1 765 0
 983 0002 014B     		ldr	r3, .L83
 984 0004 9860     		str	r0, [r3, #8]
 985 0006 7047     		bx	lr
 986              	.L84:
 987              		.align	2
 988              	.L83:
 989 0008 00B00240 		.word	1073917952
 990              		.cfi_endproc
 991              	.LFE130:
 993              		.text
 994              	.Letext0:
 995              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 996              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 997              		.file 4 "CORE/core_cm4.h"
 998              		.file 5 "USER/system_stm32f4xx.h"
 999              		.file 6 "USER/stm32f4xx.h"
 1000              		.file 7 "FWLIB/inc/stm32f4xx_dma2d.h"
 1001              		.file 8 "FWLIB/inc/stm32f4xx_rcc.h"
ARM GAS  /tmp/cciMjec5.s 			page 32


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_dma2d.c
     /tmp/cciMjec5.s:16     .text.DMA2D_DeInit:0000000000000000 $t
     /tmp/cciMjec5.s:23     .text.DMA2D_DeInit:0000000000000000 DMA2D_DeInit
     /tmp/cciMjec5.s:50     .text.DMA2D_Init:0000000000000000 $t
     /tmp/cciMjec5.s:57     .text.DMA2D_Init:0000000000000000 DMA2D_Init
     /tmp/cciMjec5.s:224    .text.DMA2D_Init:00000000000000bc $d
     /tmp/cciMjec5.s:229    .text.DMA2D_StructInit:0000000000000000 $t
     /tmp/cciMjec5.s:236    .text.DMA2D_StructInit:0000000000000000 DMA2D_StructInit
     /tmp/cciMjec5.s:270    .text.DMA2D_StartTransfer:0000000000000000 $t
     /tmp/cciMjec5.s:277    .text.DMA2D_StartTransfer:0000000000000000 DMA2D_StartTransfer
     /tmp/cciMjec5.s:293    .text.DMA2D_StartTransfer:000000000000000c $d
     /tmp/cciMjec5.s:298    .text.DMA2D_AbortTransfer:0000000000000000 $t
     /tmp/cciMjec5.s:305    .text.DMA2D_AbortTransfer:0000000000000000 DMA2D_AbortTransfer
     /tmp/cciMjec5.s:321    .text.DMA2D_AbortTransfer:000000000000000c $d
     /tmp/cciMjec5.s:326    .text.DMA2D_Suspend:0000000000000000 $t
     /tmp/cciMjec5.s:333    .text.DMA2D_Suspend:0000000000000000 DMA2D_Suspend
     /tmp/cciMjec5.s:359    .text.DMA2D_Suspend:000000000000001c $d
     /tmp/cciMjec5.s:364    .text.DMA2D_FGConfig:0000000000000000 $t
     /tmp/cciMjec5.s:371    .text.DMA2D_FGConfig:0000000000000000 DMA2D_FGConfig
     /tmp/cciMjec5.s:462    .text.DMA2D_FGConfig:0000000000000068 $d
     /tmp/cciMjec5.s:468    .text.DMA2D_FG_StructInit:0000000000000000 $t
     /tmp/cciMjec5.s:475    .text.DMA2D_FG_StructInit:0000000000000000 DMA2D_FG_StructInit
     /tmp/cciMjec5.s:511    .text.DMA2D_BGConfig:0000000000000000 $t
     /tmp/cciMjec5.s:518    .text.DMA2D_BGConfig:0000000000000000 DMA2D_BGConfig
     /tmp/cciMjec5.s:609    .text.DMA2D_BGConfig:0000000000000068 $d
     /tmp/cciMjec5.s:615    .text.DMA2D_BG_StructInit:0000000000000000 $t
     /tmp/cciMjec5.s:622    .text.DMA2D_BG_StructInit:0000000000000000 DMA2D_BG_StructInit
     /tmp/cciMjec5.s:658    .text.DMA2D_FGStart:0000000000000000 $t
     /tmp/cciMjec5.s:665    .text.DMA2D_FGStart:0000000000000000 DMA2D_FGStart
     /tmp/cciMjec5.s:691    .text.DMA2D_FGStart:000000000000001c $d
     /tmp/cciMjec5.s:696    .text.DMA2D_BGStart:0000000000000000 $t
     /tmp/cciMjec5.s:703    .text.DMA2D_BGStart:0000000000000000 DMA2D_BGStart
     /tmp/cciMjec5.s:729    .text.DMA2D_BGStart:000000000000001c $d
     /tmp/cciMjec5.s:734    .text.DMA2D_DeadTimeConfig:0000000000000000 $t
     /tmp/cciMjec5.s:741    .text.DMA2D_DeadTimeConfig:0000000000000000 DMA2D_DeadTimeConfig
     /tmp/cciMjec5.s:775    .text.DMA2D_DeadTimeConfig:000000000000002c $d
     /tmp/cciMjec5.s:780    .text.DMA2D_LineWatermarkConfig:0000000000000000 $t
     /tmp/cciMjec5.s:787    .text.DMA2D_LineWatermarkConfig:0000000000000000 DMA2D_LineWatermarkConfig
     /tmp/cciMjec5.s:802    .text.DMA2D_LineWatermarkConfig:0000000000000008 $d
     /tmp/cciMjec5.s:807    .text.DMA2D_ITConfig:0000000000000000 $t
     /tmp/cciMjec5.s:814    .text.DMA2D_ITConfig:0000000000000000 DMA2D_ITConfig
     /tmp/cciMjec5.s:843    .text.DMA2D_ITConfig:0000000000000018 $d
     /tmp/cciMjec5.s:848    .text.DMA2D_GetFlagStatus:0000000000000000 $t
     /tmp/cciMjec5.s:855    .text.DMA2D_GetFlagStatus:0000000000000000 DMA2D_GetFlagStatus
     /tmp/cciMjec5.s:882    .text.DMA2D_GetFlagStatus:0000000000000010 $d
     /tmp/cciMjec5.s:887    .text.DMA2D_ClearFlag:0000000000000000 $t
     /tmp/cciMjec5.s:894    .text.DMA2D_ClearFlag:0000000000000000 DMA2D_ClearFlag
     /tmp/cciMjec5.s:909    .text.DMA2D_ClearFlag:0000000000000008 $d
     /tmp/cciMjec5.s:914    .text.DMA2D_GetITStatus:0000000000000000 $t
     /tmp/cciMjec5.s:921    .text.DMA2D_GetITStatus:0000000000000000 DMA2D_GetITStatus
     /tmp/cciMjec5.s:959    .text.DMA2D_GetITStatus:0000000000000020 $d
     /tmp/cciMjec5.s:964    .text.DMA2D_ClearITPendingBit:0000000000000000 $t
     /tmp/cciMjec5.s:971    .text.DMA2D_ClearITPendingBit:0000000000000000 DMA2D_ClearITPendingBit
     /tmp/cciMjec5.s:989    .text.DMA2D_ClearITPendingBit:0000000000000008 $d
                     .debug_frame:0000000000000010 $d

ARM GAS  /tmp/cciMjec5.s 			page 33


UNDEFINED SYMBOLS
RCC_AHB1PeriphResetCmd
