<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>MSE Controller: f2833x/v140/DSP2833x_headers/include/DSP2833x_Mcbsp.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSE Controller
   &#160;<span id="projectnumber">V7.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7025d2b2446856d70902cec2b7152006.html">f2833x</a></li><li class="navelem"><a class="el" href="dir_04528772291e8d2837135c466a1b299b.html">v140</a></li><li class="navelem"><a class="el" href="dir_b50d3d096ab707223c705c852576767d.html">DSP2833x_headers</a></li><li class="navelem"><a class="el" href="dir_b4ee6adf04ab806cb4acfcd7c81c1ce9.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">DSP2833x_Mcbsp.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_d_s_p2833x___mcbsp_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// FILE:   DSP2833x_Mcbsp.h</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// TITLE:  DSP2833x Device McBSP Register Definitions.</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">// $TI Release: F2833x/F2823x Header Files and Peripheral Examples V140 $</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// $Release Date: March  4, 2015 $</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// $Copyright: Copyright (C) 2007-2015 Texas Instruments Incorporated -</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//             http://www.ti.com/ ALL RIGHTS RESERVED $</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef DSP2833x_MCBSP_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define DSP2833x_MCBSP_H</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">//---------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">// McBSP Individual Register Bit Definitions:</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">// McBSP DRR2 register bit definitions:</span></div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="struct_d_r_r2___b_i_t_s.html">   26</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_d_r_r2___b_i_t_s.html">DRR2_BITS</a> {       <span class="comment">// bit   description</span></div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="struct_d_r_r2___b_i_t_s.html#ad51ef6be98e9de8063a70abce874f6cd">   27</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_d_r_r2___b_i_t_s.html#ad51ef6be98e9de8063a70abce874f6cd">HWLB</a>:8;     <span class="comment">// 16:23 High word low byte</span></div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="struct_d_r_r2___b_i_t_s.html#a54657429cbaf29936d6f0f4d7fa2e39a">   28</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_d_r_r2___b_i_t_s.html#a54657429cbaf29936d6f0f4d7fa2e39a">HWHB</a>:8;     <span class="comment">// 24:31 High word high byte</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;};</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="union_d_r_r2___r_e_g.html">   31</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_d_r_r2___r_e_g.html">DRR2_REG</a> {</div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="union_d_r_r2___r_e_g.html#a6e4e548a06243d73f5cc3141f28fa374">   32</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>            <a class="code" href="union_d_r_r2___r_e_g.html#a6e4e548a06243d73f5cc3141f28fa374">all</a>;</div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="union_d_r_r2___r_e_g.html#a5f70b721f96a1a4e1727b20f37f6d3a1">   33</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_d_r_r2___b_i_t_s.html">DRR2_BITS</a>  <a class="code" href="union_d_r_r2___r_e_g.html#a5f70b721f96a1a4e1727b20f37f6d3a1">bit</a>;</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;};</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">// McBSP DRR1 register bit definitions:</span></div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="struct_d_r_r1___b_i_t_s.html">   37</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_d_r_r1___b_i_t_s.html">DRR1_BITS</a> {       <span class="comment">// bit   description</span></div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="struct_d_r_r1___b_i_t_s.html#ab713d1c9313b575136d153a2cce5981c">   38</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_d_r_r1___b_i_t_s.html#ab713d1c9313b575136d153a2cce5981c">LWLB</a>:8;     <span class="comment">// 16:23 Low word low byte</span></div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="struct_d_r_r1___b_i_t_s.html#adbfa811db895ebdc60b4855c36116a9f">   39</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_d_r_r1___b_i_t_s.html#adbfa811db895ebdc60b4855c36116a9f">LWHB</a>:8;     <span class="comment">// 24:31 low word high byte</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;};</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="union_d_r_r1___r_e_g.html">   42</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_d_r_r1___r_e_g.html">DRR1_REG</a> {</div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="union_d_r_r1___r_e_g.html#aee82f8b3bdbd7ab8433f7195a28f2998">   43</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>            <a class="code" href="union_d_r_r1___r_e_g.html#aee82f8b3bdbd7ab8433f7195a28f2998">all</a>;</div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="union_d_r_r1___r_e_g.html#aad82640f49b81a3b10fc4189b8099773">   44</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_d_r_r1___b_i_t_s.html">DRR1_BITS</a>  <a class="code" href="union_d_r_r1___r_e_g.html#aad82640f49b81a3b10fc4189b8099773">bit</a>;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;};</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">// McBSP DXR2 register bit definitions:</span></div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="struct_d_x_r2___b_i_t_s.html">   48</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_d_x_r2___b_i_t_s.html">DXR2_BITS</a> {       <span class="comment">// bit   description</span></div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="struct_d_x_r2___b_i_t_s.html#aa145b575ec61863cebe6d8c35fa8ecda">   49</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_d_x_r2___b_i_t_s.html#aa145b575ec61863cebe6d8c35fa8ecda">HWLB</a>:8;     <span class="comment">// 16:23 High word low byte</span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="struct_d_x_r2___b_i_t_s.html#a98de155b33ccc20ed1cb040bcd5cdcb8">   50</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_d_x_r2___b_i_t_s.html#a98de155b33ccc20ed1cb040bcd5cdcb8">HWHB</a>:8;     <span class="comment">// 24:31 High word high byte</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;};</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="union_d_x_r2___r_e_g.html">   53</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_d_x_r2___r_e_g.html">DXR2_REG</a> {</div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="union_d_x_r2___r_e_g.html#a55b8a9180141a56fdd5c5d02edbeb756">   54</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>            <a class="code" href="union_d_x_r2___r_e_g.html#a55b8a9180141a56fdd5c5d02edbeb756">all</a>;</div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="union_d_x_r2___r_e_g.html#a10a5a863ba7beff7fde5d9aab6cb8055">   55</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_d_x_r2___b_i_t_s.html">DXR2_BITS</a>  <a class="code" href="union_d_x_r2___r_e_g.html#a10a5a863ba7beff7fde5d9aab6cb8055">bit</a>;</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;};</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">// McBSP DXR1 register bit definitions:</span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="struct_d_x_r1___b_i_t_s.html">   59</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_d_x_r1___b_i_t_s.html">DXR1_BITS</a> {       <span class="comment">// bit   description</span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="struct_d_x_r1___b_i_t_s.html#ac14a61a37392d8c80b54d26572cc4fbf">   60</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_d_x_r1___b_i_t_s.html#ac14a61a37392d8c80b54d26572cc4fbf">LWLB</a>:8;     <span class="comment">// 16:23 Low word low byte</span></div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="struct_d_x_r1___b_i_t_s.html#a0a312cc74543d14e0a79ab006e30d924">   61</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_d_x_r1___b_i_t_s.html#a0a312cc74543d14e0a79ab006e30d924">LWHB</a>:8;     <span class="comment">// 24:31 low word high byte</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;};</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="union_d_x_r1___r_e_g.html">   64</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_d_x_r1___r_e_g.html">DXR1_REG</a> {</div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="union_d_x_r1___r_e_g.html#a579f3a80d0eae6afbe3b6ac8488d46f2">   65</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="union_d_x_r1___r_e_g.html#a579f3a80d0eae6afbe3b6ac8488d46f2">all</a>;</div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="union_d_x_r1___r_e_g.html#a974c26fdecaf991763752ebf26d03417">   66</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_d_x_r1___b_i_t_s.html">DXR1_BITS</a>  <a class="code" href="union_d_x_r1___r_e_g.html#a974c26fdecaf991763752ebf26d03417">bit</a>;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;};</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">// SPCR2 control register bit definitions:</span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="struct_s_p_c_r2___b_i_t_s.html">   70</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_s_p_c_r2___b_i_t_s.html">SPCR2_BITS</a> {       <span class="comment">// bit   description</span></div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="struct_s_p_c_r2___b_i_t_s.html#a1d084c3dfd75cd486464ab0d59ea60df">   71</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_s_p_c_r2___b_i_t_s.html#a1d084c3dfd75cd486464ab0d59ea60df">XRST</a>:1;      <span class="comment">// 0     transmit reset</span></div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="struct_s_p_c_r2___b_i_t_s.html#a67dfea553c3b71cbc207e4b9c483ae07">   72</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_s_p_c_r2___b_i_t_s.html#a67dfea553c3b71cbc207e4b9c483ae07">XRDY</a>:1;      <span class="comment">// 1     transmit ready</span></div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="struct_s_p_c_r2___b_i_t_s.html#a24c553aabdae376203edcee37cda237d">   73</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_s_p_c_r2___b_i_t_s.html#a24c553aabdae376203edcee37cda237d">XEMPTY</a>:1;    <span class="comment">// 2     Transmit empty</span></div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="struct_s_p_c_r2___b_i_t_s.html#a5e21593f6ae0f59c5116746fa44c6a0c">   74</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_s_p_c_r2___b_i_t_s.html#a5e21593f6ae0f59c5116746fa44c6a0c">XSYNCERR</a>:1;  <span class="comment">// 3     Transmit syn errorINT flag</span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="struct_s_p_c_r2___b_i_t_s.html#a7bba9722509c449e87de81317bf1b8f1">   75</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_s_p_c_r2___b_i_t_s.html#a7bba9722509c449e87de81317bf1b8f1">XINTM</a>:2;     <span class="comment">// 5:4   Transmit interrupt types</span></div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="struct_s_p_c_r2___b_i_t_s.html#a4d1d107922c016393459a39fec3861a4">   76</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_s_p_c_r2___b_i_t_s.html#a4d1d107922c016393459a39fec3861a4">GRST</a>:1;      <span class="comment">// 6     CLKG reset</span></div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="struct_s_p_c_r2___b_i_t_s.html#a4750ef33b21ff00092d99cd3e6071eb9">   77</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_s_p_c_r2___b_i_t_s.html#a4750ef33b21ff00092d99cd3e6071eb9">FRST</a>:1;      <span class="comment">// 7     Frame sync reset</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="struct_s_p_c_r2___b_i_t_s.html#a2388d293ba0c89826e845211b8799f27">   78</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_s_p_c_r2___b_i_t_s.html#a2388d293ba0c89826e845211b8799f27">SOFT</a>:1;      <span class="comment">// 8     SOFT bit</span></div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="struct_s_p_c_r2___b_i_t_s.html#a5b85d5f6ec89e56380c01c7a49869e7a">   79</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_s_p_c_r2___b_i_t_s.html#a5b85d5f6ec89e56380c01c7a49869e7a">FREE</a>:1;      <span class="comment">// 9     FREE bit</span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="struct_s_p_c_r2___b_i_t_s.html#a900049951add39b818bcc2df2e19e311">   80</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_s_p_c_r2___b_i_t_s.html#a900049951add39b818bcc2df2e19e311">rsvd</a>:6;      <span class="comment">// 15:10 reserved</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;};</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="union_s_p_c_r2___r_e_g.html">   83</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_s_p_c_r2___r_e_g.html">SPCR2_REG</a> {</div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="union_s_p_c_r2___r_e_g.html#a33905ed5bec594bd4940c188d8518d50">   84</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>               <a class="code" href="union_s_p_c_r2___r_e_g.html#a33905ed5bec594bd4940c188d8518d50">all</a>;</div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="union_s_p_c_r2___r_e_g.html#a8527f708954e6c073e88722be9891f12">   85</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_s_p_c_r2___b_i_t_s.html">SPCR2_BITS</a>  <a class="code" href="union_s_p_c_r2___r_e_g.html#a8527f708954e6c073e88722be9891f12">bit</a>;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;};</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">// SPCR1 control register bit definitions:</span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="struct_s_p_c_r1___b_i_t_s.html">   89</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_s_p_c_r1___b_i_t_s.html">SPCR1_BITS</a> {       <span class="comment">// bit   description</span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="struct_s_p_c_r1___b_i_t_s.html#a12da8f4e7bac0c5273909f3eb231e0f7">   90</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_s_p_c_r1___b_i_t_s.html#a12da8f4e7bac0c5273909f3eb231e0f7">RRST</a>:1;      <span class="comment">// 0     Receive reset</span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="struct_s_p_c_r1___b_i_t_s.html#a9508e2b11c6ec77c6a1ff84ec7257a37">   91</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_s_p_c_r1___b_i_t_s.html#a9508e2b11c6ec77c6a1ff84ec7257a37">RRDY</a>:1;      <span class="comment">// 1     Receive  ready</span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="struct_s_p_c_r1___b_i_t_s.html#a9ea542a8b6e10df3f82ecd3e022c2b0c">   92</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_s_p_c_r1___b_i_t_s.html#a9ea542a8b6e10df3f82ecd3e022c2b0c">RFULL</a>:1;     <span class="comment">// 2     Receive  full</span></div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="struct_s_p_c_r1___b_i_t_s.html#ae45db758df8d41708aae57f6997a7fdf">   93</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_s_p_c_r1___b_i_t_s.html#ae45db758df8d41708aae57f6997a7fdf">RSYNCERR</a>:1;  <span class="comment">// 7     Receive  syn error</span></div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="struct_s_p_c_r1___b_i_t_s.html#abac8c809c3f8e96433391c9e27e46db1">   94</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_s_p_c_r1___b_i_t_s.html#abac8c809c3f8e96433391c9e27e46db1">RINTM</a>:2;     <span class="comment">// 5:4   Receive  interrupt types</span></div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="struct_s_p_c_r1___b_i_t_s.html#a8081662e674b5fd6793138b41d8c24ae">   95</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_s_p_c_r1___b_i_t_s.html#a8081662e674b5fd6793138b41d8c24ae">rsvd1</a>:1;     <span class="comment">// 6     reserved</span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="struct_s_p_c_r1___b_i_t_s.html#a1ae9e2cc5016dc18ea003add054d48ae">   96</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_s_p_c_r1___b_i_t_s.html#a1ae9e2cc5016dc18ea003add054d48ae">DXENA</a>:1;     <span class="comment">// 7     DX hi-z enable</span></div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="struct_s_p_c_r1___b_i_t_s.html#a12bf10c6bc2a81a31ed9c209b3d2dce1">   97</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_s_p_c_r1___b_i_t_s.html#a12bf10c6bc2a81a31ed9c209b3d2dce1">rsvd2</a>:3;     <span class="comment">// 10:8  reserved</span></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="struct_s_p_c_r1___b_i_t_s.html#a43c3072df6cde191299ee7a6ef77b827">   98</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_s_p_c_r1___b_i_t_s.html#a43c3072df6cde191299ee7a6ef77b827">CLKSTP</a>:2;    <span class="comment">// 12:11 CLKSTOP mode bit</span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="struct_s_p_c_r1___b_i_t_s.html#a3f45b28385d8e2a0e5ff75cb911be9a9">   99</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_s_p_c_r1___b_i_t_s.html#a3f45b28385d8e2a0e5ff75cb911be9a9">RJUST</a>:2;     <span class="comment">// 13:14 Right justified</span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="struct_s_p_c_r1___b_i_t_s.html#af049f67365b8b3ad3ad3c3124e5704fe">  100</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_s_p_c_r1___b_i_t_s.html#af049f67365b8b3ad3ad3c3124e5704fe">DLB</a>:1;       <span class="comment">// 15    Digital loop back</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;};</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="union_s_p_c_r1___r_e_g.html">  103</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_s_p_c_r1___r_e_g.html">SPCR1_REG</a> {</div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="union_s_p_c_r1___r_e_g.html#a1421308d49073f8852389772b0b9d62c">  104</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="union_s_p_c_r1___r_e_g.html#a1421308d49073f8852389772b0b9d62c">all</a>;</div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="union_s_p_c_r1___r_e_g.html#aadde059032983311f9f01409f3416cb8">  105</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_s_p_c_r1___b_i_t_s.html">SPCR1_BITS</a> <a class="code" href="union_s_p_c_r1___r_e_g.html#aadde059032983311f9f01409f3416cb8">bit</a>;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;};</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">// RCR2 control register bit definitions:</span></div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="struct_r_c_r2___b_i_t_s.html">  109</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_r_c_r2___b_i_t_s.html">RCR2_BITS</a> {         <span class="comment">// bit    description</span></div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="struct_r_c_r2___b_i_t_s.html#a61c01c83f33acac13cfef0d2de9314eb">  110</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_r2___b_i_t_s.html#a61c01c83f33acac13cfef0d2de9314eb">RDATDLY</a>:2;    <span class="comment">// 1:0    Receive data delay</span></div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="struct_r_c_r2___b_i_t_s.html#ab134e48d8ecb13c8db88d528dcc020eb">  111</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_r2___b_i_t_s.html#ab134e48d8ecb13c8db88d528dcc020eb">RFIG</a>:1;       <span class="comment">// 2      Receive  frame sync ignore</span></div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="struct_r_c_r2___b_i_t_s.html#a872f3388b7e09d028a7b57c8e3265c14">  112</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_r2___b_i_t_s.html#a872f3388b7e09d028a7b57c8e3265c14">RCOMPAND</a>:2;   <span class="comment">// 4:3    Receive  Companding Mode selects</span></div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="struct_r_c_r2___b_i_t_s.html#a34203dc15bd8448fdabe8a6e0a570249">  113</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_r2___b_i_t_s.html#a34203dc15bd8448fdabe8a6e0a570249">RWDLEN2</a>:3;    <span class="comment">// 7:5    Receive  word length</span></div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="struct_r_c_r2___b_i_t_s.html#afb694fa2566a9714261ff1c8f178cf69">  114</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_r2___b_i_t_s.html#afb694fa2566a9714261ff1c8f178cf69">RFRLEN2</a>:7;    <span class="comment">// 14:8   Receive  Frame sync</span></div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="struct_r_c_r2___b_i_t_s.html#ac3d269de16b331cad8edda778b704786">  115</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_r2___b_i_t_s.html#ac3d269de16b331cad8edda778b704786">RPHASE</a>:1;     <span class="comment">// 15     Receive Phase</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;};</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="union_r_c_r2___r_e_g.html">  118</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_r_c_r2___r_e_g.html">RCR2_REG</a> {</div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="union_r_c_r2___r_e_g.html#a170efacde358a85089d1bf927abccf94">  119</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code" href="union_r_c_r2___r_e_g.html#a170efacde358a85089d1bf927abccf94">all</a>;</div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="union_r_c_r2___r_e_g.html#ac5d2a813b16eb90f2ea735d890df9376">  120</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_r_c_r2___b_i_t_s.html">RCR2_BITS</a> <a class="code" href="union_r_c_r2___r_e_g.html#ac5d2a813b16eb90f2ea735d890df9376">bit</a>;</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;};</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">// RCR1 control register bit definitions:</span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="struct_r_c_r1___b_i_t_s.html">  124</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_r_c_r1___b_i_t_s.html">RCR1_BITS</a> {         <span class="comment">// bit   description</span></div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="struct_r_c_r1___b_i_t_s.html#a0a7093ae73c7ad21567db066f96c786a">  125</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_r1___b_i_t_s.html#a0a7093ae73c7ad21567db066f96c786a">rsvd1</a>:5;      <span class="comment">// 4:0   reserved</span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="struct_r_c_r1___b_i_t_s.html#a5997e83558e0dc6eaf5e3c9b90bd6adc">  126</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_r1___b_i_t_s.html#a5997e83558e0dc6eaf5e3c9b90bd6adc">RWDLEN1</a>:3;    <span class="comment">// 7:5   Receive word length</span></div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="struct_r_c_r1___b_i_t_s.html#a26f328670d8823f389803dd4c3649827">  127</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_r1___b_i_t_s.html#a26f328670d8823f389803dd4c3649827">RFRLEN1</a>:7;    <span class="comment">// 14:8  Receive frame length</span></div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="struct_r_c_r1___b_i_t_s.html#ad8d1653bf4581af4d2e0fd907fbaaf91">  128</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_r1___b_i_t_s.html#ad8d1653bf4581af4d2e0fd907fbaaf91">rsvd2</a>:1;      <span class="comment">// 15    reserved</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;};</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="union_r_c_r1___r_e_g.html">  131</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_r_c_r1___r_e_g.html">RCR1_REG</a> {</div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="union_r_c_r1___r_e_g.html#a2553fc3cb1d4e6686b9aee930baaee7f">  132</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code" href="union_r_c_r1___r_e_g.html#a2553fc3cb1d4e6686b9aee930baaee7f">all</a>;</div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="union_r_c_r1___r_e_g.html#a6126b4b87e2e223cb86111c91b19e172">  133</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_r_c_r1___b_i_t_s.html">RCR1_BITS</a> <a class="code" href="union_r_c_r1___r_e_g.html#a6126b4b87e2e223cb86111c91b19e172">bit</a>;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;};</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">// XCR2 control register bit definitions:</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="struct_x_c_r2___b_i_t_s.html">  138</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_x_c_r2___b_i_t_s.html">XCR2_BITS</a> {         <span class="comment">// bit    description</span></div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="struct_x_c_r2___b_i_t_s.html#ae255e345525325b6d66d2fea105cc9e1">  139</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_r2___b_i_t_s.html#ae255e345525325b6d66d2fea105cc9e1">XDATDLY</a>:2;    <span class="comment">// 1:0    Transmit data delay</span></div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="struct_x_c_r2___b_i_t_s.html#ae1f4788f78e09a01289a5a3ae30feecc">  140</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_r2___b_i_t_s.html#ae1f4788f78e09a01289a5a3ae30feecc">XFIG</a>:1;       <span class="comment">// 2      Transmit frame sync ignore</span></div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="struct_x_c_r2___b_i_t_s.html#ae6f97ebef71d559bdd3d62fc8f0dcdb2">  141</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_r2___b_i_t_s.html#ae6f97ebef71d559bdd3d62fc8f0dcdb2">XCOMPAND</a>:2;   <span class="comment">// 4:3    Transmit Companding Mode selects</span></div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="struct_x_c_r2___b_i_t_s.html#a82628dce351282470a0b25242de91783">  142</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_r2___b_i_t_s.html#a82628dce351282470a0b25242de91783">XWDLEN2</a>:3;    <span class="comment">// 7:5    Transmit  word length</span></div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="struct_x_c_r2___b_i_t_s.html#a906120263bf66f58a8dc696ed755b386">  143</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_r2___b_i_t_s.html#a906120263bf66f58a8dc696ed755b386">XFRLEN2</a>:7;    <span class="comment">// 14:8   Transmit  Frame sync</span></div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="struct_x_c_r2___b_i_t_s.html#a4b82ae3ac2e4c94f13509edcff8d2fb9">  144</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_r2___b_i_t_s.html#a4b82ae3ac2e4c94f13509edcff8d2fb9">XPHASE</a>:1;     <span class="comment">// 15     Transmit Phase</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;};</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="union_x_c_r2___r_e_g.html">  147</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_x_c_r2___r_e_g.html">XCR2_REG</a> {</div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="union_x_c_r2___r_e_g.html#a80a4ce4b2e6f5feef0ad6746ea8d2584">  148</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code" href="union_x_c_r2___r_e_g.html#a80a4ce4b2e6f5feef0ad6746ea8d2584">all</a>;</div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="union_x_c_r2___r_e_g.html#ad770d7c461f1bc88673a8ab1c8c547fb">  149</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_x_c_r2___b_i_t_s.html">XCR2_BITS</a> <a class="code" href="union_x_c_r2___r_e_g.html#ad770d7c461f1bc88673a8ab1c8c547fb">bit</a>;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;};</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">// XCR1 control register bit definitions:</span></div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="struct_x_c_r1___b_i_t_s.html">  153</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_x_c_r1___b_i_t_s.html">XCR1_BITS</a> {         <span class="comment">// bit   description</span></div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="struct_x_c_r1___b_i_t_s.html#a1c0b6fc5684298803989b5e4a0c062e8">  154</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_r1___b_i_t_s.html#a1c0b6fc5684298803989b5e4a0c062e8">rsvd1</a>:5;      <span class="comment">// 4:0   reserved</span></div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="struct_x_c_r1___b_i_t_s.html#ac40b01a0a0f2c84ebc86e4bd77c8aaa3">  155</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_r1___b_i_t_s.html#ac40b01a0a0f2c84ebc86e4bd77c8aaa3">XWDLEN1</a>:3;    <span class="comment">// 7:5   Transmit word length</span></div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="struct_x_c_r1___b_i_t_s.html#aa9d637408835737deda4a18ce456e2ed">  156</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_r1___b_i_t_s.html#aa9d637408835737deda4a18ce456e2ed">XFRLEN1</a>:7;    <span class="comment">// 14:8  Transmit frame length</span></div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="struct_x_c_r1___b_i_t_s.html#ae8daa7b16dcbf6ecbc431b8a6e3fe0d1">  157</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_r1___b_i_t_s.html#ae8daa7b16dcbf6ecbc431b8a6e3fe0d1">rsvd2</a>:1;      <span class="comment">// 15    reserved</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;};</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="union_x_c_r1___r_e_g.html">  160</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_x_c_r1___r_e_g.html">XCR1_REG</a> {</div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="union_x_c_r1___r_e_g.html#a502df39597587520b8a65ee7ecf9d221">  161</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>             <a class="code" href="union_x_c_r1___r_e_g.html#a502df39597587520b8a65ee7ecf9d221">all</a>;</div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="union_x_c_r1___r_e_g.html#ad40340b7256a373dfb3fa5d6ed5771b5">  162</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_x_c_r1___b_i_t_s.html">XCR1_BITS</a> <a class="code" href="union_x_c_r1___r_e_g.html#ad40340b7256a373dfb3fa5d6ed5771b5">bit</a>;</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;};</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">// SRGR2 Sample rate generator control register bit definitions:</span></div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="struct_s_r_g_r2___b_i_t_s.html">  166</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_s_r_g_r2___b_i_t_s.html">SRGR2_BITS</a> {        <span class="comment">// bit  description</span></div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="struct_s_r_g_r2___b_i_t_s.html#abe6462a3a5bc8b6e627136e31b8b7f67">  167</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_s_r_g_r2___b_i_t_s.html#abe6462a3a5bc8b6e627136e31b8b7f67">FPER</a>:12;      <span class="comment">// 11:0 Frame period</span></div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="struct_s_r_g_r2___b_i_t_s.html#aea1c2a5bd5f03db780280d379c5bcba8">  168</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_s_r_g_r2___b_i_t_s.html#aea1c2a5bd5f03db780280d379c5bcba8">FSGM</a>:1;       <span class="comment">// 12   Frame sync generator mode</span></div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="struct_s_r_g_r2___b_i_t_s.html#a90eb45ad50814cfcd16a04fcf4cfde63">  169</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_s_r_g_r2___b_i_t_s.html#a90eb45ad50814cfcd16a04fcf4cfde63">CLKSM</a>:1;      <span class="comment">// 13   Sample rate generator mode</span></div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="struct_s_r_g_r2___b_i_t_s.html#ad8ea5f38a2aba7d6200c1eba7e6a949a">  170</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_s_r_g_r2___b_i_t_s.html#ad8ea5f38a2aba7d6200c1eba7e6a949a">rsvd</a>:1;       <span class="comment">// 14   reserved</span></div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="struct_s_r_g_r2___b_i_t_s.html#a7a4c30e857ed364050681bd066d68616">  171</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_s_r_g_r2___b_i_t_s.html#a7a4c30e857ed364050681bd066d68616">GSYNC</a>:1;      <span class="comment">// 15   CLKG sync</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;};</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="union_s_r_g_r2___r_e_g.html">  174</a></span>&#160;<span class="keyword">union  </span><a class="code" href="union_s_r_g_r2___r_e_g.html">SRGR2_REG</a> {</div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="union_s_r_g_r2___r_e_g.html#a8a4ebb0b0a047ffe147ae580b585ef10">  175</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="union_s_r_g_r2___r_e_g.html#a8a4ebb0b0a047ffe147ae580b585ef10">all</a>;</div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="union_s_r_g_r2___r_e_g.html#a618a638153e2c94a25de2f28e1b34d52">  176</a></span>&#160;   <span class="keyword">struct  </span><a class="code" href="struct_s_r_g_r2___b_i_t_s.html">SRGR2_BITS</a>  <a class="code" href="union_s_r_g_r2___r_e_g.html#a618a638153e2c94a25de2f28e1b34d52">bit</a>;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;};</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">// SRGR1 control register bit definitions:</span></div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="struct_s_r_g_r1___b_i_t_s.html">  180</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_s_r_g_r1___b_i_t_s.html">SRGR1_BITS</a> {        <span class="comment">// bit   description</span></div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="struct_s_r_g_r1___b_i_t_s.html#a0294900b9effc99fef7dec8c14d9e82b">  181</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_s_r_g_r1___b_i_t_s.html#a0294900b9effc99fef7dec8c14d9e82b">CLKGDV</a>:8;     <span class="comment">// 7:0   CLKG divider</span></div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="struct_s_r_g_r1___b_i_t_s.html#a5029f7cf345798ca0eeb11d157046fc3">  182</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_s_r_g_r1___b_i_t_s.html#a5029f7cf345798ca0eeb11d157046fc3">FWID</a>:8;       <span class="comment">// 15:8  Frame width</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;};</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="union_s_r_g_r1___r_e_g.html">  185</a></span>&#160;<span class="keyword">union  </span><a class="code" href="union_s_r_g_r1___r_e_g.html">SRGR1_REG</a> {</div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="union_s_r_g_r1___r_e_g.html#ae6e182897e279e039ef992eb95906b12">  186</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="union_s_r_g_r1___r_e_g.html#ae6e182897e279e039ef992eb95906b12">all</a>;</div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="union_s_r_g_r1___r_e_g.html#a691a0bda4acec94c96075b9bf44ac7fb">  187</a></span>&#160;   <span class="keyword">struct  </span><a class="code" href="struct_s_r_g_r1___b_i_t_s.html">SRGR1_BITS</a>  <a class="code" href="union_s_r_g_r1___r_e_g.html#a691a0bda4acec94c96075b9bf44ac7fb">bit</a>;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;};</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">// MCR2 Multichannel control register bit definitions:</span></div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="struct_m_c_r2___b_i_t_s.html">  191</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_m_c_r2___b_i_t_s.html">MCR2_BITS</a> {         <span class="comment">// bit   description</span></div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="struct_m_c_r2___b_i_t_s.html#a9e488bb916be1b4489f92b1c5b5c01e2">  192</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_m_c_r2___b_i_t_s.html#a9e488bb916be1b4489f92b1c5b5c01e2">XMCM</a>:2;       <span class="comment">// 1:0   Transmit multichannel mode</span></div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="struct_m_c_r2___b_i_t_s.html#a0f8891681f320e1aa8f5e857573039da">  193</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_m_c_r2___b_i_t_s.html#a0f8891681f320e1aa8f5e857573039da">XCBLK</a>:3;      <span class="comment">// 2:4   Transmit current block</span></div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="struct_m_c_r2___b_i_t_s.html#ad9f7c8077d21a97611a5fd446d9e8335">  194</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_m_c_r2___b_i_t_s.html#ad9f7c8077d21a97611a5fd446d9e8335">XPABLK</a>:2;     <span class="comment">// 5:6   Transmit partition A Block</span></div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="struct_m_c_r2___b_i_t_s.html#ade3ee95c96b10a67cbf13345a23f3e17">  195</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_m_c_r2___b_i_t_s.html#ade3ee95c96b10a67cbf13345a23f3e17">XPBBLK</a>:2;     <span class="comment">// 7:8   Transmit partition B Block</span></div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="struct_m_c_r2___b_i_t_s.html#a256b1e80f8b87f2b388f9c09e9038740">  196</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_m_c_r2___b_i_t_s.html#a256b1e80f8b87f2b388f9c09e9038740">XMCME</a>:1;      <span class="comment">// 9     Transmit multi-channel enhance mode</span></div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="struct_m_c_r2___b_i_t_s.html#a856100ee023d940d8395f4d148ed9a03">  197</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_m_c_r2___b_i_t_s.html#a856100ee023d940d8395f4d148ed9a03">rsvd</a>:6;       <span class="comment">// 15:10 reserved</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;};</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="union_m_c_r2___r_e_g.html">  200</a></span>&#160;<span class="keyword">union  </span><a class="code" href="union_m_c_r2___r_e_g.html">MCR2_REG</a> {</div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="union_m_c_r2___r_e_g.html#a60f7cfa70dd7106d4a6fcec891140035">  201</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>             <a class="code" href="union_m_c_r2___r_e_g.html#a60f7cfa70dd7106d4a6fcec891140035">all</a>;</div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="union_m_c_r2___r_e_g.html#acabf7c1a5b7eea5d9551840bf6470e8a">  202</a></span>&#160;   <span class="keyword">struct  </span><a class="code" href="struct_m_c_r2___b_i_t_s.html">MCR2_BITS</a>  <a class="code" href="union_m_c_r2___r_e_g.html#acabf7c1a5b7eea5d9551840bf6470e8a">bit</a>;</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;};</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">// MCR1 Multichannel control register bit definitions:</span></div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="struct_m_c_r1___b_i_t_s.html">  206</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_m_c_r1___b_i_t_s.html">MCR1_BITS</a> {         <span class="comment">// bit   description</span></div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="struct_m_c_r1___b_i_t_s.html#a815eb9f0241a9689855f281ac470fce1">  207</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_m_c_r1___b_i_t_s.html#a815eb9f0241a9689855f281ac470fce1">RMCM</a>:1;       <span class="comment">// 0     Receive multichannel mode</span></div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="struct_m_c_r1___b_i_t_s.html#aed1b51460a5f1e89a312c59fd51d581c">  208</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_m_c_r1___b_i_t_s.html#aed1b51460a5f1e89a312c59fd51d581c">rsvd</a>:1;       <span class="comment">// 1     reserved</span></div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="struct_m_c_r1___b_i_t_s.html#a19c91cdab7e9f0d66f8502047d5ec76d">  209</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_m_c_r1___b_i_t_s.html#a19c91cdab7e9f0d66f8502047d5ec76d">RCBLK</a>:3;      <span class="comment">// 4:2   Receive current block</span></div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="struct_m_c_r1___b_i_t_s.html#a43e6542174aa87bf004f46a67b329d53">  210</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_m_c_r1___b_i_t_s.html#a43e6542174aa87bf004f46a67b329d53">RPABLK</a>:2;     <span class="comment">// 6:5   Receive partition A Block</span></div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="struct_m_c_r1___b_i_t_s.html#a946c847f4ce0d993049db5c00ce805a1">  211</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_m_c_r1___b_i_t_s.html#a946c847f4ce0d993049db5c00ce805a1">RPBBLK</a>:2;     <span class="comment">// 7:8   Receive partition B Block</span></div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="struct_m_c_r1___b_i_t_s.html#ade27d330e9086c49ab0dda1f6f0b7db3">  212</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_m_c_r1___b_i_t_s.html#ade27d330e9086c49ab0dda1f6f0b7db3">RMCME</a>:1;      <span class="comment">// 9     Receive multi-channel enhance mode</span></div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="struct_m_c_r1___b_i_t_s.html#a794adfb0e561f35d1e0488670ee61f97">  213</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_m_c_r1___b_i_t_s.html#a794adfb0e561f35d1e0488670ee61f97">rsvd1</a>:6;      <span class="comment">// 15:10 reserved</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;};</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="union_m_c_r1___r_e_g.html">  216</a></span>&#160;<span class="keyword">union  </span><a class="code" href="union_m_c_r1___r_e_g.html">MCR1_REG</a> {</div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="union_m_c_r1___r_e_g.html#a6ac5f975046681322e533e7dbc91067f">  217</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>             <a class="code" href="union_m_c_r1___r_e_g.html#a6ac5f975046681322e533e7dbc91067f">all</a>;</div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="union_m_c_r1___r_e_g.html#a760617574a603d53a93f33fc1dfb3357">  218</a></span>&#160;   <span class="keyword">struct  </span><a class="code" href="struct_m_c_r1___b_i_t_s.html">MCR1_BITS</a>  <a class="code" href="union_m_c_r1___r_e_g.html#a760617574a603d53a93f33fc1dfb3357">bit</a>;</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;};</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">// RCERA control register bit definitions:</span></div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_a___b_i_t_s.html">  222</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_r_c_e_r_a___b_i_t_s.html">RCERA_BITS</a> {         <span class="comment">// bit description</span></div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_a___b_i_t_s.html#a873e78b783d647e903ae3883e846eb50">  223</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_a___b_i_t_s.html#a873e78b783d647e903ae3883e846eb50">RCEA0</a>:1;       <span class="comment">// 0   Receive Channel enable bit</span></div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_a___b_i_t_s.html#aa433713c8ea7ee5806aa5c9cb6ec02ea">  224</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_a___b_i_t_s.html#aa433713c8ea7ee5806aa5c9cb6ec02ea">RCEA1</a>:1;       <span class="comment">// 1   Receive Channel enable bit</span></div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_a___b_i_t_s.html#a24e065f31e78ff1a3b89a7afd9fcb168">  225</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_a___b_i_t_s.html#a24e065f31e78ff1a3b89a7afd9fcb168">RCEA2</a>:1;       <span class="comment">// 2   Receive Channel enable bit</span></div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_a___b_i_t_s.html#accf99d5977771fe639b8cb86a442459c">  226</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_a___b_i_t_s.html#accf99d5977771fe639b8cb86a442459c">RCEA3</a>:1;       <span class="comment">// 3   Receive Channel enable bit</span></div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_a___b_i_t_s.html#aa000b70c7fa56ee7d50e366959db5572">  227</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_a___b_i_t_s.html#aa000b70c7fa56ee7d50e366959db5572">RCEA4</a>:1;       <span class="comment">// 4   Receive Channel enable bit</span></div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_a___b_i_t_s.html#ad847206c4280c3eb29ab2cd233acf811">  228</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_a___b_i_t_s.html#ad847206c4280c3eb29ab2cd233acf811">RCEA5</a>:1;       <span class="comment">// 5   Receive Channel enable bit</span></div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_a___b_i_t_s.html#ae30b73469cc5baefd55d28b8561fec67">  229</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_a___b_i_t_s.html#ae30b73469cc5baefd55d28b8561fec67">RCEA6</a>:1;       <span class="comment">// 6   Receive Channel enable bit</span></div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_a___b_i_t_s.html#a83fd669b6208f4b2cef62d54c301e469">  230</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_a___b_i_t_s.html#a83fd669b6208f4b2cef62d54c301e469">RCEA7</a>:1;       <span class="comment">// 7   Receive Channel enable bit</span></div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_a___b_i_t_s.html#a9983b31bef15ff4680ff77876706c8d3">  231</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_a___b_i_t_s.html#a9983b31bef15ff4680ff77876706c8d3">RCEA8</a>:1;       <span class="comment">// 8   Receive Channel enable bit</span></div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_a___b_i_t_s.html#ab0752e0f8f5d4394bac173b6b2df1fdc">  232</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_a___b_i_t_s.html#ab0752e0f8f5d4394bac173b6b2df1fdc">RCEA9</a>:1;       <span class="comment">// 9   Receive Channel enable bit</span></div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_a___b_i_t_s.html#aca5c8cdf242e7c4d88d19d0e7a928e05">  233</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_a___b_i_t_s.html#aca5c8cdf242e7c4d88d19d0e7a928e05">RCEA10</a>:1;      <span class="comment">// 10  Receive Channel enable bit</span></div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_a___b_i_t_s.html#ae1dfb650491600a6a01d6a88adce3690">  234</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_a___b_i_t_s.html#ae1dfb650491600a6a01d6a88adce3690">RCEA11</a>:1;      <span class="comment">// 11  Receive Channel enable bit</span></div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_a___b_i_t_s.html#aae5f1f0e2eaaa596ea59282a1272f893">  235</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_a___b_i_t_s.html#aae5f1f0e2eaaa596ea59282a1272f893">RCEA12</a>:1;      <span class="comment">// 12  Receive Channel enable bit</span></div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_a___b_i_t_s.html#aadf591d21b91c8c3a50269bde30b748f">  236</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_a___b_i_t_s.html#aadf591d21b91c8c3a50269bde30b748f">RCEA13</a>:1;      <span class="comment">// 13  Receive Channel enable bit</span></div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_a___b_i_t_s.html#afd4eb8c65d02cae66f56f93adb2c6531">  237</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_a___b_i_t_s.html#afd4eb8c65d02cae66f56f93adb2c6531">RCEA14</a>:1;      <span class="comment">// 14  Receive Channel enable bit</span></div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_a___b_i_t_s.html#a4974d6eecab02ed0311cea1db4ccaf25">  238</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_a___b_i_t_s.html#a4974d6eecab02ed0311cea1db4ccaf25">RCEA15</a>:1;      <span class="comment">// 15  Receive Channel enable bit</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;};</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="union_r_c_e_r_a___r_e_g.html">  241</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_r_c_e_r_a___r_e_g.html">RCERA_REG</a> {</div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="union_r_c_e_r_a___r_e_g.html#a06ffef10d3a1207b5452aa740e1b1367">  242</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="union_r_c_e_r_a___r_e_g.html#a06ffef10d3a1207b5452aa740e1b1367">all</a>;</div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="union_r_c_e_r_a___r_e_g.html#acc269b3e375ce9298ea34ef516c3e4f7">  243</a></span>&#160;   <span class="keyword">struct  </span><a class="code" href="struct_r_c_e_r_a___b_i_t_s.html">RCERA_BITS</a>  <a class="code" href="union_r_c_e_r_a___r_e_g.html#acc269b3e375ce9298ea34ef516c3e4f7">bit</a>;</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;};</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">// RCERB control register bit definitions:</span></div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_b___b_i_t_s.html">  247</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_r_c_e_r_b___b_i_t_s.html">RCERB_BITS</a> {         <span class="comment">// bit description</span></div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_b___b_i_t_s.html#a6cf4b944d8b23346fdb17e39171a2c9a">  248</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_b___b_i_t_s.html#a6cf4b944d8b23346fdb17e39171a2c9a">RCEB0</a>:1;       <span class="comment">// 0   Receive Channel enable bit</span></div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_b___b_i_t_s.html#aa67ace46a5a4a938b486aed4395a9fbb">  249</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_b___b_i_t_s.html#aa67ace46a5a4a938b486aed4395a9fbb">RCEB1</a>:1;       <span class="comment">// 1   Receive Channel enable bit</span></div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_b___b_i_t_s.html#aa52684c702000f5d7ef90482ebda9bf1">  250</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_b___b_i_t_s.html#aa52684c702000f5d7ef90482ebda9bf1">RCEB2</a>:1;       <span class="comment">// 2   Receive Channel enable bit</span></div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_b___b_i_t_s.html#a57f3080f3e958a834cafd11dd2ed3fb7">  251</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_b___b_i_t_s.html#a57f3080f3e958a834cafd11dd2ed3fb7">RCEB3</a>:1;       <span class="comment">// 3   Receive Channel enable bit</span></div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_b___b_i_t_s.html#acd4863a6f245dc914c9d933ce08226a9">  252</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_b___b_i_t_s.html#acd4863a6f245dc914c9d933ce08226a9">RCEB4</a>:1;       <span class="comment">// 4   Receive Channel enable bit</span></div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_b___b_i_t_s.html#a1384a8a882eb1f5d3f48f9510c6f6ce6">  253</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_b___b_i_t_s.html#a1384a8a882eb1f5d3f48f9510c6f6ce6">RCEB5</a>:1;       <span class="comment">// 5   Receive Channel enable bit</span></div>
<div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_b___b_i_t_s.html#a7a3bd13264e0ff0439b6e52b2523de9b">  254</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_b___b_i_t_s.html#a7a3bd13264e0ff0439b6e52b2523de9b">RCEB6</a>:1;       <span class="comment">// 6   Receive Channel enable bit</span></div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_b___b_i_t_s.html#afb2a9a64a0633976c60b83ff43e839b8">  255</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_b___b_i_t_s.html#afb2a9a64a0633976c60b83ff43e839b8">RCEB7</a>:1;       <span class="comment">// 7   Receive Channel enable bit</span></div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_b___b_i_t_s.html#a6c4e1d664c4c2cc4234ef0fa56a8008e">  256</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_b___b_i_t_s.html#a6c4e1d664c4c2cc4234ef0fa56a8008e">RCEB8</a>:1;       <span class="comment">// 8   Receive Channel enable bit</span></div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_b___b_i_t_s.html#a00e72701f7fff40994e5b5fa70f53ccc">  257</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_b___b_i_t_s.html#a00e72701f7fff40994e5b5fa70f53ccc">RCEB9</a>:1;       <span class="comment">// 9   Receive Channel enable bit</span></div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_b___b_i_t_s.html#af3083c967bdead3c5df883ed7d47c666">  258</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_b___b_i_t_s.html#af3083c967bdead3c5df883ed7d47c666">RCEB10</a>:1;      <span class="comment">// 10  Receive Channel enable bit</span></div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_b___b_i_t_s.html#aee346d9549bb142786f170d4ea4b3f5c">  259</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_b___b_i_t_s.html#aee346d9549bb142786f170d4ea4b3f5c">RCEB11</a>:1;      <span class="comment">// 11  Receive Channel enable bit</span></div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_b___b_i_t_s.html#a71a886f2fa226d06353324c9aa30d131">  260</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_b___b_i_t_s.html#a71a886f2fa226d06353324c9aa30d131">RCEB12</a>:1;      <span class="comment">// 12  Receive Channel enable bit</span></div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_b___b_i_t_s.html#a33f9ee7c5bfcac20343576cafdd5c6f4">  261</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_b___b_i_t_s.html#a33f9ee7c5bfcac20343576cafdd5c6f4">RCEB13</a>:1;      <span class="comment">// 13  Receive Channel enable bit</span></div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_b___b_i_t_s.html#aedacf82b20c12e0316d35f9a5b01b32a">  262</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_b___b_i_t_s.html#aedacf82b20c12e0316d35f9a5b01b32a">RCEB14</a>:1;      <span class="comment">// 14  Receive Channel enable bit</span></div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_b___b_i_t_s.html#a510f7fac62deda2c0e5c69ba27e2689f">  263</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_b___b_i_t_s.html#a510f7fac62deda2c0e5c69ba27e2689f">RCEB15</a>:1;      <span class="comment">// 15  Receive Channel enable bit</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;};</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="union_r_c_e_r_b___r_e_g.html">  266</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_r_c_e_r_b___r_e_g.html">RCERB_REG</a> {</div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="union_r_c_e_r_b___r_e_g.html#a3b2c9edb0c2a18c46dc6ae6bea1b7819">  267</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="union_r_c_e_r_b___r_e_g.html#a3b2c9edb0c2a18c46dc6ae6bea1b7819">all</a>;</div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="union_r_c_e_r_b___r_e_g.html#a5f8c95011c047d666c0ad95ca719f322">  268</a></span>&#160;   <span class="keyword">struct  </span><a class="code" href="struct_r_c_e_r_b___b_i_t_s.html">RCERB_BITS</a>  <a class="code" href="union_r_c_e_r_b___r_e_g.html#a5f8c95011c047d666c0ad95ca719f322">bit</a>;</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;};</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">// XCERA control register bit definitions:</span></div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_a___b_i_t_s.html">  272</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_x_c_e_r_a___b_i_t_s.html">XCERA_BITS</a> {         <span class="comment">// bit description</span></div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_a___b_i_t_s.html#affe74fd63be2261d18c675c831514f7d">  273</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_a___b_i_t_s.html#affe74fd63be2261d18c675c831514f7d">XCERA0</a>:1;       <span class="comment">// 0   Receive Channel enable bit</span></div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_a___b_i_t_s.html#a38c83387da8ba9a14e437f88b74fef4f">  274</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_a___b_i_t_s.html#a38c83387da8ba9a14e437f88b74fef4f">XCERA1</a>:1;       <span class="comment">// 1   Receive Channel enable bit</span></div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_a___b_i_t_s.html#aa469a753abe52d7d9204605002f7cafd">  275</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_a___b_i_t_s.html#aa469a753abe52d7d9204605002f7cafd">XCERA2</a>:1;       <span class="comment">// 2   Receive Channel enable bit</span></div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_a___b_i_t_s.html#ad1e3e874cf6ce79418903ac29b3c2f94">  276</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_a___b_i_t_s.html#ad1e3e874cf6ce79418903ac29b3c2f94">XCERA3</a>:1;       <span class="comment">// 3   Receive Channel enable bit</span></div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_a___b_i_t_s.html#a451dea94fa48732f5582615c6ba934c2">  277</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_a___b_i_t_s.html#a451dea94fa48732f5582615c6ba934c2">XCERA4</a>:1;       <span class="comment">// 4   Receive Channel enable bit</span></div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_a___b_i_t_s.html#a056d2b3650bde03103de57428664fce7">  278</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_a___b_i_t_s.html#a056d2b3650bde03103de57428664fce7">XCERA5</a>:1;       <span class="comment">// 5   Receive Channel enable bit</span></div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_a___b_i_t_s.html#a539d02807ac20f0d3744a0a9f55f2f2d">  279</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_a___b_i_t_s.html#a539d02807ac20f0d3744a0a9f55f2f2d">XCERA6</a>:1;       <span class="comment">// 6   Receive Channel enable bit</span></div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_a___b_i_t_s.html#ae2ccf3d1dfe5cfe1809d55270e5cb08f">  280</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_a___b_i_t_s.html#ae2ccf3d1dfe5cfe1809d55270e5cb08f">XCERA7</a>:1;       <span class="comment">// 7   Receive Channel enable bit</span></div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_a___b_i_t_s.html#acf9d9b88fae7bbdba1275f7a98177a06">  281</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_a___b_i_t_s.html#acf9d9b88fae7bbdba1275f7a98177a06">XCERA8</a>:1;       <span class="comment">// 8   Receive Channel enable bit</span></div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_a___b_i_t_s.html#a766ce7bdc0e695ff38e65b9b1967cfbe">  282</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_a___b_i_t_s.html#a766ce7bdc0e695ff38e65b9b1967cfbe">XCERA9</a>:1;       <span class="comment">// 9   Receive Channel enable bit</span></div>
<div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_a___b_i_t_s.html#af7ef50f29e1d16f0f075eb1d4cc8252a">  283</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_a___b_i_t_s.html#af7ef50f29e1d16f0f075eb1d4cc8252a">XCERA10</a>:1;      <span class="comment">// 10  Receive Channel enable bit</span></div>
<div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_a___b_i_t_s.html#a9c1b06e4f306e5fc9681020f4d815dae">  284</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_a___b_i_t_s.html#a9c1b06e4f306e5fc9681020f4d815dae">XCERA11</a>:1;      <span class="comment">// 11  Receive Channel enable bit</span></div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_a___b_i_t_s.html#af977fa387df779e23de5fa41c21cd7ed">  285</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_a___b_i_t_s.html#af977fa387df779e23de5fa41c21cd7ed">XCERA12</a>:1;      <span class="comment">// 12  Receive Channel enable bit</span></div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_a___b_i_t_s.html#a16d8406df0482fea5a4629138825faff">  286</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_a___b_i_t_s.html#a16d8406df0482fea5a4629138825faff">XCERA13</a>:1;      <span class="comment">// 13  Receive Channel enable bit</span></div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_a___b_i_t_s.html#ae479a6af853b26b09cf0d100b3a9028b">  287</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_a___b_i_t_s.html#ae479a6af853b26b09cf0d100b3a9028b">XCERA14</a>:1;      <span class="comment">// 14  Receive Channel enable bit</span></div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_a___b_i_t_s.html#a7763bae0737af48a0b1b4c6daa85bbe5">  288</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_a___b_i_t_s.html#a7763bae0737af48a0b1b4c6daa85bbe5">XCERA15</a>:1;      <span class="comment">// 15  Receive Channel enable bit</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;};</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="union_x_c_e_r_a___r_e_g.html">  291</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_x_c_e_r_a___r_e_g.html">XCERA_REG</a> {</div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="union_x_c_e_r_a___r_e_g.html#a224bdb8acf23837f8790ebbc54cc9a7a">  292</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="union_x_c_e_r_a___r_e_g.html#a224bdb8acf23837f8790ebbc54cc9a7a">all</a>;</div>
<div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="union_x_c_e_r_a___r_e_g.html#a6451c4bd8feaf803b31899881c7f4215">  293</a></span>&#160;   <span class="keyword">struct  </span><a class="code" href="struct_x_c_e_r_a___b_i_t_s.html">XCERA_BITS</a>  <a class="code" href="union_x_c_e_r_a___r_e_g.html#a6451c4bd8feaf803b31899881c7f4215">bit</a>;</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;};</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">// XCERB control register bit definitions:</span></div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_b___b_i_t_s.html">  297</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_x_c_e_r_b___b_i_t_s.html">XCERB_BITS</a> {         <span class="comment">// bit description</span></div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_b___b_i_t_s.html#a2b90f87983f78cbcde96937f5b1d84c1">  298</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_b___b_i_t_s.html#a2b90f87983f78cbcde96937f5b1d84c1">XCERB0</a>:1;       <span class="comment">// 0   Receive Channel enable bit</span></div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_b___b_i_t_s.html#a1171855f5cbdf112cc7917d76bb49934">  299</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_b___b_i_t_s.html#a1171855f5cbdf112cc7917d76bb49934">XCERB1</a>:1;       <span class="comment">// 1   Receive Channel enable bit</span></div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_b___b_i_t_s.html#a8d42c669d9241ca0c6b1c8c922964713">  300</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_b___b_i_t_s.html#a8d42c669d9241ca0c6b1c8c922964713">XCERB2</a>:1;       <span class="comment">// 2   Receive Channel enable bit</span></div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_b___b_i_t_s.html#ac8d4c1310054f85b442fd2ec251c3a18">  301</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_b___b_i_t_s.html#ac8d4c1310054f85b442fd2ec251c3a18">XCERB3</a>:1;       <span class="comment">// 3   Receive Channel enable bit</span></div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_b___b_i_t_s.html#acbd35822a00c6bfbe0b38544fcfd8147">  302</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_b___b_i_t_s.html#acbd35822a00c6bfbe0b38544fcfd8147">XCERB4</a>:1;       <span class="comment">// 4   Receive Channel enable bit</span></div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_b___b_i_t_s.html#a05b4ade997c6414186c461310d44f055">  303</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_b___b_i_t_s.html#a05b4ade997c6414186c461310d44f055">XCERB5</a>:1;       <span class="comment">// 5   Receive Channel enable bit</span></div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_b___b_i_t_s.html#a56568d3403db515113113c040b2b5ed2">  304</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_b___b_i_t_s.html#a56568d3403db515113113c040b2b5ed2">XCERB6</a>:1;       <span class="comment">// 6   Receive Channel enable bit</span></div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_b___b_i_t_s.html#a52f60f71d6b8d3150c2198c8333f8282">  305</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_b___b_i_t_s.html#a52f60f71d6b8d3150c2198c8333f8282">XCERB7</a>:1;       <span class="comment">// 7   Receive Channel enable bit</span></div>
<div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_b___b_i_t_s.html#ab40f91b1c91a65f279b39036a5151668">  306</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_b___b_i_t_s.html#ab40f91b1c91a65f279b39036a5151668">XCERB8</a>:1;       <span class="comment">// 8   Receive Channel enable bit</span></div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_b___b_i_t_s.html#ae2aedd9e21343c3eaa8a431117c8a02a">  307</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_b___b_i_t_s.html#ae2aedd9e21343c3eaa8a431117c8a02a">XCERB9</a>:1;       <span class="comment">// 9   Receive Channel enable bit</span></div>
<div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_b___b_i_t_s.html#ad80e8bea88e146526b09a5e500b2b2e0">  308</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_b___b_i_t_s.html#ad80e8bea88e146526b09a5e500b2b2e0">XCERB10</a>:1;      <span class="comment">// 10  Receive Channel enable bit</span></div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_b___b_i_t_s.html#a41a1637a981ba384c6ccfa69fd89e4a6">  309</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_b___b_i_t_s.html#a41a1637a981ba384c6ccfa69fd89e4a6">XCERB11</a>:1;      <span class="comment">// 11  Receive Channel enable bit</span></div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_b___b_i_t_s.html#a3af1095413c094bae7935278bc7d61b3">  310</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_b___b_i_t_s.html#a3af1095413c094bae7935278bc7d61b3">XCERB12</a>:1;      <span class="comment">// 12  Receive Channel enable bit</span></div>
<div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_b___b_i_t_s.html#a9b5c36bdb2012ac8153376deb78312e1">  311</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_b___b_i_t_s.html#a9b5c36bdb2012ac8153376deb78312e1">XCERB13</a>:1;      <span class="comment">// 13  Receive Channel enable bit</span></div>
<div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_b___b_i_t_s.html#a6568077649bff16cdfec5e88112243b1">  312</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_b___b_i_t_s.html#a6568077649bff16cdfec5e88112243b1">XCERB14</a>:1;      <span class="comment">// 14  Receive Channel enable bit</span></div>
<div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_b___b_i_t_s.html#aaaefb1bb0711547560584fcb20685aac">  313</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_b___b_i_t_s.html#aaaefb1bb0711547560584fcb20685aac">XCERB15</a>:1;      <span class="comment">// 15  Receive Channel enable bit</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;};</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="union_x_c_e_r_b___r_e_g.html">  316</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_x_c_e_r_b___r_e_g.html">XCERB_REG</a> {</div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="union_x_c_e_r_b___r_e_g.html#a21c75797e78f1655e09cba004c6bcd46">  317</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="union_x_c_e_r_b___r_e_g.html#a21c75797e78f1655e09cba004c6bcd46">all</a>;</div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="union_x_c_e_r_b___r_e_g.html#accf2d694be9a6fdc219772bd63882070">  318</a></span>&#160;   <span class="keyword">struct  </span><a class="code" href="struct_x_c_e_r_b___b_i_t_s.html">XCERB_BITS</a>  <a class="code" href="union_x_c_e_r_b___r_e_g.html#accf2d694be9a6fdc219772bd63882070">bit</a>;</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;};</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">// PCR control register bit definitions:</span></div>
<div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="struct_p_c_r___b_i_t_s.html">  322</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_p_c_r___b_i_t_s.html">PCR_BITS</a> {          <span class="comment">// bit description</span></div>
<div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="struct_p_c_r___b_i_t_s.html#aa546e5c63a34224e556a1d936a990370">  323</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_p_c_r___b_i_t_s.html#aa546e5c63a34224e556a1d936a990370">CLKRP</a>:1;       <span class="comment">// 0   Receive Clock polarity</span></div>
<div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="struct_p_c_r___b_i_t_s.html#a93d27a228eb52f9c08c996514185c3fb">  324</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_p_c_r___b_i_t_s.html#a93d27a228eb52f9c08c996514185c3fb">CLKXP</a>:1;       <span class="comment">// 1   Transmit clock polarity</span></div>
<div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="struct_p_c_r___b_i_t_s.html#ac747d0c33878cadfa6b636fdc231ff80">  325</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_p_c_r___b_i_t_s.html#ac747d0c33878cadfa6b636fdc231ff80">FSRP</a>:1;        <span class="comment">// 2   Receive Frame synchronization polarity</span></div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="struct_p_c_r___b_i_t_s.html#ab14e3f2ec8f7df06e1275db3294294c9">  326</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_p_c_r___b_i_t_s.html#ab14e3f2ec8f7df06e1275db3294294c9">FSXP</a>:1;        <span class="comment">// 3   Transmit Frame synchronization polarity</span></div>
<div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="struct_p_c_r___b_i_t_s.html#ab55c4e9cafa2f163f98e86e0e33aa0a1">  327</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_p_c_r___b_i_t_s.html#ab55c4e9cafa2f163f98e86e0e33aa0a1">DR_STAT</a>:1;     <span class="comment">// 4   DR pin status - reserved for this McBSP</span></div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="struct_p_c_r___b_i_t_s.html#ad8333c7aa4e95d77435b6ae73c71e2ef">  328</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_p_c_r___b_i_t_s.html#ad8333c7aa4e95d77435b6ae73c71e2ef">DX_STAT</a>:1;     <span class="comment">// 5   DX pin status - reserved for this McBSP</span></div>
<div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="struct_p_c_r___b_i_t_s.html#ab434cea780b8b00ade78b94099ca7765">  329</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_p_c_r___b_i_t_s.html#ab434cea780b8b00ade78b94099ca7765">CLKS_STAT</a>:1;   <span class="comment">// 6   CLKS pin status - reserved for 28x -McBSP</span></div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="struct_p_c_r___b_i_t_s.html#a5928a328051c88b72678df28854b2422">  330</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_p_c_r___b_i_t_s.html#a5928a328051c88b72678df28854b2422">SCLKME</a>:1;      <span class="comment">// 7   Enhanced sample clock mode selection bit.</span></div>
<div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="struct_p_c_r___b_i_t_s.html#a8758f73994f0b671f42e538d77c9dd54">  331</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_p_c_r___b_i_t_s.html#a8758f73994f0b671f42e538d77c9dd54">CLKRM</a>:1;       <span class="comment">// 8   Receiver Clock Mode</span></div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="struct_p_c_r___b_i_t_s.html#a02b86dfb85e6ad375a080a40fa55b6a4">  332</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_p_c_r___b_i_t_s.html#a02b86dfb85e6ad375a080a40fa55b6a4">CLKXM</a>:1;       <span class="comment">// 9   Transmitter Clock Mode.</span></div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="struct_p_c_r___b_i_t_s.html#a718892a2f17aa3745db43f8d12603570">  333</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_p_c_r___b_i_t_s.html#a718892a2f17aa3745db43f8d12603570">FSRM</a>:1;        <span class="comment">// 10  Receive Frame Synchronization Mode</span></div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="struct_p_c_r___b_i_t_s.html#ac837ceacad598adfa4c279388db5a677">  334</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_p_c_r___b_i_t_s.html#ac837ceacad598adfa4c279388db5a677">FSXM</a>:1;        <span class="comment">// 11  Transmit Frame Synchronization Mode</span></div>
<div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="struct_p_c_r___b_i_t_s.html#a2bdda62ab7b23bb6225a838349b0a8b1">  335</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_p_c_r___b_i_t_s.html#a2bdda62ab7b23bb6225a838349b0a8b1">RIOEN</a>:1;       <span class="comment">// 12  General Purpose I/O Mode - reserved in this 28x-McBSP</span></div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="struct_p_c_r___b_i_t_s.html#a0ccd23b6b79b32c68d7c4c2e341f633f">  336</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_p_c_r___b_i_t_s.html#a0ccd23b6b79b32c68d7c4c2e341f633f">XIOEN</a>:1;       <span class="comment">// 13  General Purpose I/O Mode - reserved in this 28x-McBSP</span></div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="struct_p_c_r___b_i_t_s.html#a8b3bb2c3ef8cd32be56374afd55e4332">  337</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_p_c_r___b_i_t_s.html#a8b3bb2c3ef8cd32be56374afd55e4332">IDEL_EN</a>:1;     <span class="comment">// 14  reserved in this 28x-McBSP</span></div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="struct_p_c_r___b_i_t_s.html#a095c3730557e29e25c06001c8999e69e">  338</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_p_c_r___b_i_t_s.html#a095c3730557e29e25c06001c8999e69e">rsvd</a>:1  ;      <span class="comment">// 15  reserved</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;};</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div>
<div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="union_p_c_r___r_e_g.html">  341</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_p_c_r___r_e_g.html">PCR_REG</a> {</div>
<div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="union_p_c_r___r_e_g.html#a98bf8dfc2915261a7150e035d3c183b9">  342</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>            <a class="code" href="union_p_c_r___r_e_g.html#a98bf8dfc2915261a7150e035d3c183b9">all</a>;</div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="union_p_c_r___r_e_g.html#a657a62b0bdcc8ac8d7b80b4b7240f569">  343</a></span>&#160;   <span class="keyword">struct  </span><a class="code" href="struct_p_c_r___b_i_t_s.html">PCR_BITS</a>  <a class="code" href="union_p_c_r___r_e_g.html#a657a62b0bdcc8ac8d7b80b4b7240f569">bit</a>;</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;};</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">// RCERC control register bit definitions:</span></div>
<div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_c___b_i_t_s.html">  347</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_r_c_e_r_c___b_i_t_s.html">RCERC_BITS</a> {         <span class="comment">// bit description</span></div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_c___b_i_t_s.html#a403ca82b7da1aacee605d4cb2db1c553">  348</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_c___b_i_t_s.html#a403ca82b7da1aacee605d4cb2db1c553">RCEC0</a>:1;       <span class="comment">// 0   Receive Channel enable bit</span></div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_c___b_i_t_s.html#a7d9cf7799562e3679a1d418e60b62343">  349</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_c___b_i_t_s.html#a7d9cf7799562e3679a1d418e60b62343">RCEC1</a>:1;       <span class="comment">// 1   Receive Channel enable bit</span></div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_c___b_i_t_s.html#acb7d03e0b6fa42f7cbed580afb89c2e4">  350</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_c___b_i_t_s.html#acb7d03e0b6fa42f7cbed580afb89c2e4">RCEC2</a>:1;       <span class="comment">// 2   Receive Channel enable bit</span></div>
<div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_c___b_i_t_s.html#abc07d4367d19c644ce701f7e1e2d69d2">  351</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_c___b_i_t_s.html#abc07d4367d19c644ce701f7e1e2d69d2">RCEC3</a>:1;       <span class="comment">// 3   Receive Channel enable bit</span></div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_c___b_i_t_s.html#a756fd989ef0900aa320ca50e64ae8d6b">  352</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_c___b_i_t_s.html#a756fd989ef0900aa320ca50e64ae8d6b">RCEC4</a>:1;       <span class="comment">// 4   Receive Channel enable bit</span></div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_c___b_i_t_s.html#a8396e44893bf44deb85740451c8a4f1a">  353</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_c___b_i_t_s.html#a8396e44893bf44deb85740451c8a4f1a">RCEC5</a>:1;       <span class="comment">// 5   Receive Channel enable bit</span></div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_c___b_i_t_s.html#a795315927bdcd68980deb8558ea1a323">  354</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_c___b_i_t_s.html#a795315927bdcd68980deb8558ea1a323">RCEC6</a>:1;       <span class="comment">// 6   Receive Channel enable bit</span></div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_c___b_i_t_s.html#a636045190e851ed6173e8397e135c193">  355</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_c___b_i_t_s.html#a636045190e851ed6173e8397e135c193">RCEC7</a>:1;       <span class="comment">// 7   Receive Channel enable bit</span></div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_c___b_i_t_s.html#aa83398c1987b19cbad995401d0c119a8">  356</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_c___b_i_t_s.html#aa83398c1987b19cbad995401d0c119a8">RCEC8</a>:1;       <span class="comment">// 8   Receive Channel enable bit</span></div>
<div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_c___b_i_t_s.html#affdcc7925c04083936902a5d1ffdb0aa">  357</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_c___b_i_t_s.html#affdcc7925c04083936902a5d1ffdb0aa">RCEC9</a>:1;       <span class="comment">// 9   Receive Channel enable bit</span></div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_c___b_i_t_s.html#a028fca5f02ba66d42ae6343f422213d3">  358</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_c___b_i_t_s.html#a028fca5f02ba66d42ae6343f422213d3">RCEC10</a>:1;      <span class="comment">// 10  Receive Channel enable bit</span></div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_c___b_i_t_s.html#a76d9371bbf7b10c99dfe5bf4d2338163">  359</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_c___b_i_t_s.html#a76d9371bbf7b10c99dfe5bf4d2338163">RCEC11</a>:1;      <span class="comment">// 11  Receive Channel enable bit</span></div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_c___b_i_t_s.html#aebd955377c71bcd968baf993f4008a48">  360</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_c___b_i_t_s.html#aebd955377c71bcd968baf993f4008a48">RCEC12</a>:1;      <span class="comment">// 12  Receive Channel enable bit</span></div>
<div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_c___b_i_t_s.html#af1102c76e1030f69429811e6e3960aa3">  361</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_c___b_i_t_s.html#af1102c76e1030f69429811e6e3960aa3">RCEC13</a>:1;      <span class="comment">// 13  Receive Channel enable bit</span></div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_c___b_i_t_s.html#aa129a2a4483edb457141bb51a91b53db">  362</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_c___b_i_t_s.html#aa129a2a4483edb457141bb51a91b53db">RCEC14</a>:1;      <span class="comment">// 14  Receive Channel enable bit</span></div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_c___b_i_t_s.html#a83decc4be3f3e70168653d03bfdf9513">  363</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_c___b_i_t_s.html#a83decc4be3f3e70168653d03bfdf9513">RCEC15</a>:1;      <span class="comment">// 15  Receive Channel enable bit</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;};</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div>
<div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="union_r_c_e_r_c___r_e_g.html">  366</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_r_c_e_r_c___r_e_g.html">RCERC_REG</a> {</div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="union_r_c_e_r_c___r_e_g.html#a5ab7190e274af8ddac88eaee9dea7482">  367</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="union_r_c_e_r_c___r_e_g.html#a5ab7190e274af8ddac88eaee9dea7482">all</a>;</div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="union_r_c_e_r_c___r_e_g.html#adcbd8e2a5ea8c03490707dd6170cc7fc">  368</a></span>&#160;   <span class="keyword">struct  </span><a class="code" href="struct_r_c_e_r_c___b_i_t_s.html">RCERC_BITS</a>  <a class="code" href="union_r_c_e_r_c___r_e_g.html#adcbd8e2a5ea8c03490707dd6170cc7fc">bit</a>;</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;};</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">// RCERD control register bit definitions:</span></div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_d___b_i_t_s.html">  372</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_r_c_e_r_d___b_i_t_s.html">RCERD_BITS</a> {         <span class="comment">// bit description</span></div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_d___b_i_t_s.html#a66f286b379bd7e100cd55ab6f83ec9d2">  373</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_d___b_i_t_s.html#a66f286b379bd7e100cd55ab6f83ec9d2">RCED0</a>:1;       <span class="comment">// 0   Receive Channel enable bit</span></div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_d___b_i_t_s.html#a02b411bb78f0d84f5d2c897b244a068d">  374</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_d___b_i_t_s.html#a02b411bb78f0d84f5d2c897b244a068d">RCED1</a>:1;       <span class="comment">// 1   Receive Channel enable bit</span></div>
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_d___b_i_t_s.html#a8a031a9b2a9c7eb67962236af53ed694">  375</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_d___b_i_t_s.html#a8a031a9b2a9c7eb67962236af53ed694">RCED2</a>:1;       <span class="comment">// 2   Receive Channel enable bit</span></div>
<div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_d___b_i_t_s.html#a6701718719f4924cebc573d7bb6ada08">  376</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_d___b_i_t_s.html#a6701718719f4924cebc573d7bb6ada08">RCED3</a>:1;       <span class="comment">// 3   Receive Channel enable bit</span></div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_d___b_i_t_s.html#a8cdb7a3defb11cd79ca88820c79f641f">  377</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_d___b_i_t_s.html#a8cdb7a3defb11cd79ca88820c79f641f">RCED4</a>:1;       <span class="comment">// 4   Receive Channel enable bit</span></div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_d___b_i_t_s.html#a63e8cadc8dd5c92d80a94c4044162ec7">  378</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_d___b_i_t_s.html#a63e8cadc8dd5c92d80a94c4044162ec7">RCED5</a>:1;       <span class="comment">// 5   Receive Channel enable bit</span></div>
<div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_d___b_i_t_s.html#aaed562bef6f2121d1a49182145eac78e">  379</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_d___b_i_t_s.html#aaed562bef6f2121d1a49182145eac78e">RCED6</a>:1;       <span class="comment">// 6   Receive Channel enable bit</span></div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_d___b_i_t_s.html#a14c68ccb4606f307a6eadd3628f104c1">  380</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_d___b_i_t_s.html#a14c68ccb4606f307a6eadd3628f104c1">RCED7</a>:1;       <span class="comment">// 7   Receive Channel enable bit</span></div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_d___b_i_t_s.html#a11c5f9e2f5434adfe34756195759ee19">  381</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_d___b_i_t_s.html#a11c5f9e2f5434adfe34756195759ee19">RCED8</a>:1;       <span class="comment">// 8   Receive Channel enable bit</span></div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_d___b_i_t_s.html#a4a7bc6db9f0e381fb8060cad8517358e">  382</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_d___b_i_t_s.html#a4a7bc6db9f0e381fb8060cad8517358e">RCED9</a>:1;       <span class="comment">// 9   Receive Channel enable bit</span></div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_d___b_i_t_s.html#a3fdc14369c5845264dff9452be12e31e">  383</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_d___b_i_t_s.html#a3fdc14369c5845264dff9452be12e31e">RCED10</a>:1;      <span class="comment">// 10  Receive Channel enable bit</span></div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_d___b_i_t_s.html#a928eac0b43dd398b6e815eccafa708d2">  384</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_d___b_i_t_s.html#a928eac0b43dd398b6e815eccafa708d2">RCED11</a>:1;      <span class="comment">// 11  Receive Channel enable bit</span></div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_d___b_i_t_s.html#aec8a4f3eef47d046cdfc656bc31e7dc0">  385</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_d___b_i_t_s.html#aec8a4f3eef47d046cdfc656bc31e7dc0">RCED12</a>:1;      <span class="comment">// 12  Receive Channel enable bit</span></div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_d___b_i_t_s.html#abbdfaf778a14475e46535f7a656e37f4">  386</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_d___b_i_t_s.html#abbdfaf778a14475e46535f7a656e37f4">RCED13</a>:1;      <span class="comment">// 13  Receive Channel enable bit</span></div>
<div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_d___b_i_t_s.html#a47ff50d3057974042cd9855de2e8e837">  387</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_d___b_i_t_s.html#a47ff50d3057974042cd9855de2e8e837">RCED14</a>:1;      <span class="comment">// 14  Receive Channel enable bit</span></div>
<div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_d___b_i_t_s.html#ace49bf1ca366f472d0e33c604f9287a7">  388</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_d___b_i_t_s.html#ace49bf1ca366f472d0e33c604f9287a7">RCED15</a>:1;      <span class="comment">// 15  Receive Channel enable bit</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;};</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div>
<div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="union_r_c_e_r_d___r_e_g.html">  391</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_r_c_e_r_d___r_e_g.html">RCERD_REG</a> {</div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="union_r_c_e_r_d___r_e_g.html#a47179f85357d6c7ea1c8343d8351a0b7">  392</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="union_r_c_e_r_d___r_e_g.html#a47179f85357d6c7ea1c8343d8351a0b7">all</a>;</div>
<div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="union_r_c_e_r_d___r_e_g.html#aae937319ea59b1c24984dfe68516292c">  393</a></span>&#160;   <span class="keyword">struct  </span><a class="code" href="struct_r_c_e_r_d___b_i_t_s.html">RCERD_BITS</a>  <a class="code" href="union_r_c_e_r_d___r_e_g.html#aae937319ea59b1c24984dfe68516292c">bit</a>;</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;};</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">// XCERC control register bit definitions:</span></div>
<div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_c___b_i_t_s.html">  397</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_x_c_e_r_c___b_i_t_s.html">XCERC_BITS</a> {         <span class="comment">// bit description</span></div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_c___b_i_t_s.html#a5e56b471be0cde43bf806f965b86e54a">  398</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_c___b_i_t_s.html#a5e56b471be0cde43bf806f965b86e54a">XCERC0</a>:1;       <span class="comment">// 0   Receive Channel enable bit</span></div>
<div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_c___b_i_t_s.html#ac5a5a49fae1c4693a0152ac97938ee9c">  399</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_c___b_i_t_s.html#ac5a5a49fae1c4693a0152ac97938ee9c">XCERC1</a>:1;       <span class="comment">// 1   Receive Channel enable bit</span></div>
<div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_c___b_i_t_s.html#ad80aa7922e4f4a570c35b56453aa7a57">  400</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_c___b_i_t_s.html#ad80aa7922e4f4a570c35b56453aa7a57">XCERC2</a>:1;       <span class="comment">// 2   Receive Channel enable bit</span></div>
<div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_c___b_i_t_s.html#a6bbafb78fda312891f2d2c906dbf7038">  401</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_c___b_i_t_s.html#a6bbafb78fda312891f2d2c906dbf7038">XCERC3</a>:1;       <span class="comment">// 3   Receive Channel enable bit</span></div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_c___b_i_t_s.html#a2a1810a62aa23cbb819c7f0e07c51a92">  402</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_c___b_i_t_s.html#a2a1810a62aa23cbb819c7f0e07c51a92">XCERC4</a>:1;       <span class="comment">// 4   Receive Channel enable bit</span></div>
<div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_c___b_i_t_s.html#a6ae3d2b18e37460f7597d6fa94f0c77b">  403</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_c___b_i_t_s.html#a6ae3d2b18e37460f7597d6fa94f0c77b">XCERC5</a>:1;       <span class="comment">// 5   Receive Channel enable bit</span></div>
<div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_c___b_i_t_s.html#ab2456bfac1d176774b1b0816cf9858c4">  404</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_c___b_i_t_s.html#ab2456bfac1d176774b1b0816cf9858c4">XCERC6</a>:1;       <span class="comment">// 6   Receive Channel enable bit</span></div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_c___b_i_t_s.html#a8e0745723e9d7d02532ffc40dc9f5aa2">  405</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_c___b_i_t_s.html#a8e0745723e9d7d02532ffc40dc9f5aa2">XCERC7</a>:1;       <span class="comment">// 7   Receive Channel enable bit</span></div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_c___b_i_t_s.html#a11824d0102b44812d96cf138835f0b00">  406</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_c___b_i_t_s.html#a11824d0102b44812d96cf138835f0b00">XCERC8</a>:1;       <span class="comment">// 8   Receive Channel enable bit</span></div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_c___b_i_t_s.html#a29ff06c81325b71ae8100408aa4092a8">  407</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_c___b_i_t_s.html#a29ff06c81325b71ae8100408aa4092a8">XCERC9</a>:1;       <span class="comment">// 9   Receive Channel enable bit</span></div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_c___b_i_t_s.html#ab1dbcbfaf9e8c0148617395f10e547d0">  408</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_c___b_i_t_s.html#ab1dbcbfaf9e8c0148617395f10e547d0">XCERC10</a>:1;      <span class="comment">// 10  Receive Channel enable bit</span></div>
<div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_c___b_i_t_s.html#a74ae4e133001493c4a5ebc6b42fe07f6">  409</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_c___b_i_t_s.html#a74ae4e133001493c4a5ebc6b42fe07f6">XCERC11</a>:1;      <span class="comment">// 11  Receive Channel enable bit</span></div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_c___b_i_t_s.html#ad81d504e7f9875b37013945e6b3fb758">  410</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_c___b_i_t_s.html#ad81d504e7f9875b37013945e6b3fb758">XCERC12</a>:1;      <span class="comment">// 12  Receive Channel enable bit</span></div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_c___b_i_t_s.html#ad22caa9c2fcb8601ef8bb965dd90a4cb">  411</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_c___b_i_t_s.html#ad22caa9c2fcb8601ef8bb965dd90a4cb">XCERC13</a>:1;      <span class="comment">// 13  Receive Channel enable bit</span></div>
<div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_c___b_i_t_s.html#a184056069295bc80a400b3261d17a45c">  412</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_c___b_i_t_s.html#a184056069295bc80a400b3261d17a45c">XCERC14</a>:1;      <span class="comment">// 14  Receive Channel enable bit</span></div>
<div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_c___b_i_t_s.html#aae7f92c03b9ee0a8ee52e62f0e750511">  413</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_c___b_i_t_s.html#aae7f92c03b9ee0a8ee52e62f0e750511">XCERC15</a>:1;      <span class="comment">// 15  Receive Channel enable bit</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;};</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div>
<div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="union_x_c_e_r_c___r_e_g.html">  416</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_x_c_e_r_c___r_e_g.html">XCERC_REG</a> {</div>
<div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="union_x_c_e_r_c___r_e_g.html#ada998b2975a3be053f4df00200d0ba6f">  417</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="union_x_c_e_r_c___r_e_g.html#ada998b2975a3be053f4df00200d0ba6f">all</a>;</div>
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="union_x_c_e_r_c___r_e_g.html#a4f09084acb6eabceec9b60781bb131cd">  418</a></span>&#160;   <span class="keyword">struct  </span><a class="code" href="struct_x_c_e_r_c___b_i_t_s.html">XCERC_BITS</a>  <a class="code" href="union_x_c_e_r_c___r_e_g.html#a4f09084acb6eabceec9b60781bb131cd">bit</a>;</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;};</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">// XCERD control register bit definitions:</span></div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_d___b_i_t_s.html">  422</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_x_c_e_r_d___b_i_t_s.html">XCERD_BITS</a> {         <span class="comment">// bit description</span></div>
<div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_d___b_i_t_s.html#a56634516eb7ed9bf981ba529fe12423f">  423</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_d___b_i_t_s.html#a56634516eb7ed9bf981ba529fe12423f">XCERD0</a>:1;       <span class="comment">// 0   Receive Channel enable bit</span></div>
<div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_d___b_i_t_s.html#a72286079d3c883e146dbd0c4d0beea05">  424</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_d___b_i_t_s.html#a72286079d3c883e146dbd0c4d0beea05">XCERD1</a>:1;       <span class="comment">// 1   Receive Channel enable bit</span></div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_d___b_i_t_s.html#a6b40535f4823975122a160f4daf8a0c4">  425</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_d___b_i_t_s.html#a6b40535f4823975122a160f4daf8a0c4">XCERD2</a>:1;       <span class="comment">// 2   Receive Channel enable bit</span></div>
<div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_d___b_i_t_s.html#a9b918c5851f05299844212ea3a2cc279">  426</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_d___b_i_t_s.html#a9b918c5851f05299844212ea3a2cc279">XCERD3</a>:1;       <span class="comment">// 3   Receive Channel enable bit</span></div>
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_d___b_i_t_s.html#a7eb465061bc9018bd23b1ecef8e54bab">  427</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_d___b_i_t_s.html#a7eb465061bc9018bd23b1ecef8e54bab">XCERD4</a>:1;       <span class="comment">// 4   Receive Channel enable bit</span></div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_d___b_i_t_s.html#a0f86288b0e1f80519e88f3e3181668a5">  428</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_d___b_i_t_s.html#a0f86288b0e1f80519e88f3e3181668a5">XCERD5</a>:1;       <span class="comment">// 5   Receive Channel enable bit</span></div>
<div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_d___b_i_t_s.html#af60dc2cf5efd89e252693cf56e6c8168">  429</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_d___b_i_t_s.html#af60dc2cf5efd89e252693cf56e6c8168">XCERD6</a>:1;       <span class="comment">// 6   Receive Channel enable bit</span></div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_d___b_i_t_s.html#a9616cac924264c4b73fd0d1fbdbce157">  430</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_d___b_i_t_s.html#a9616cac924264c4b73fd0d1fbdbce157">XCERD7</a>:1;       <span class="comment">// 7   Receive Channel enable bit</span></div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_d___b_i_t_s.html#aed6197031934b810fbb06e91f031f9fa">  431</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_d___b_i_t_s.html#aed6197031934b810fbb06e91f031f9fa">XCERD8</a>:1;       <span class="comment">// 8   Receive Channel enable bit</span></div>
<div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_d___b_i_t_s.html#af497908c7d70cf41f8fd09a2a2b29df3">  432</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_d___b_i_t_s.html#af497908c7d70cf41f8fd09a2a2b29df3">XCERD9</a>:1;       <span class="comment">// 9   Receive Channel enable bit</span></div>
<div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_d___b_i_t_s.html#a1621bd7f8813b91550ed333a5df2bf17">  433</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_d___b_i_t_s.html#a1621bd7f8813b91550ed333a5df2bf17">XCERD10</a>:1;      <span class="comment">// 10  Receive Channel enable bit</span></div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_d___b_i_t_s.html#a772f0696e99026aa920f35e87f8c1dd1">  434</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_d___b_i_t_s.html#a772f0696e99026aa920f35e87f8c1dd1">XCERD11</a>:1;      <span class="comment">// 11  Receive Channel enable bit</span></div>
<div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_d___b_i_t_s.html#ae40d70e6100a29105f32c28ef3c9076b">  435</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_d___b_i_t_s.html#ae40d70e6100a29105f32c28ef3c9076b">XCERD12</a>:1;      <span class="comment">// 12  Receive Channel enable bit</span></div>
<div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_d___b_i_t_s.html#a8be456b72e4396738e0dc05032a07479">  436</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_d___b_i_t_s.html#a8be456b72e4396738e0dc05032a07479">XCERD13</a>:1;      <span class="comment">// 13  Receive Channel enable bit</span></div>
<div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_d___b_i_t_s.html#a70084aa72a8a35a7dcaf096a2b47cba7">  437</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_d___b_i_t_s.html#a70084aa72a8a35a7dcaf096a2b47cba7">XCERD14</a>:1;      <span class="comment">// 14  Receive Channel enable bit</span></div>
<div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_d___b_i_t_s.html#a8aef7e8812dd5586c792520e8ce00273">  438</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_d___b_i_t_s.html#a8aef7e8812dd5586c792520e8ce00273">XCERD15</a>:1;      <span class="comment">// 15  Receive Channel enable bit</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;};</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div>
<div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="union_x_c_e_r_d___r_e_g.html">  441</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_x_c_e_r_d___r_e_g.html">XCERD_REG</a> {</div>
<div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="union_x_c_e_r_d___r_e_g.html#a779c0db42b7fd5cbb17478dd5910f8c9">  442</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="union_x_c_e_r_d___r_e_g.html#a779c0db42b7fd5cbb17478dd5910f8c9">all</a>;</div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="union_x_c_e_r_d___r_e_g.html#ab2ef4c8c6749f5f9e353dc9e43448717">  443</a></span>&#160;   <span class="keyword">struct  </span><a class="code" href="struct_x_c_e_r_d___b_i_t_s.html">XCERD_BITS</a>  <a class="code" href="union_x_c_e_r_d___r_e_g.html#ab2ef4c8c6749f5f9e353dc9e43448717">bit</a>;</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;};</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">// RCERE control register bit definitions:</span></div>
<div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_e___b_i_t_s.html">  447</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_r_c_e_r_e___b_i_t_s.html">RCERE_BITS</a> {         <span class="comment">// bit description</span></div>
<div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_e___b_i_t_s.html#ad2db1b9eadf51fde66ddb430f88e3005">  448</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_e___b_i_t_s.html#ad2db1b9eadf51fde66ddb430f88e3005">RCEE0</a>:1;       <span class="comment">// 0   Receive Channel enable bit</span></div>
<div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_e___b_i_t_s.html#a4a021330a20a8141b28a544a00bc5f7f">  449</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_e___b_i_t_s.html#a4a021330a20a8141b28a544a00bc5f7f">RCEE1</a>:1;       <span class="comment">// 1   Receive Channel enable bit</span></div>
<div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_e___b_i_t_s.html#a19bf4d13d2e390928bd87ae13cac4af2">  450</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_e___b_i_t_s.html#a19bf4d13d2e390928bd87ae13cac4af2">RCEE2</a>:1;       <span class="comment">// 2   Receive Channel enable bit</span></div>
<div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_e___b_i_t_s.html#a2d842b4153759fc77380844d5100e545">  451</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_e___b_i_t_s.html#a2d842b4153759fc77380844d5100e545">RCEE3</a>:1;       <span class="comment">// 3   Receive Channel enable bit</span></div>
<div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_e___b_i_t_s.html#a46cf5fd9ad53052768d611da6b021f47">  452</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_e___b_i_t_s.html#a46cf5fd9ad53052768d611da6b021f47">RCEE4</a>:1;       <span class="comment">// 4   Receive Channel enable bit</span></div>
<div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_e___b_i_t_s.html#a806259ce4dbf29be106ef42cffc6e0e9">  453</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_e___b_i_t_s.html#a806259ce4dbf29be106ef42cffc6e0e9">RCEE5</a>:1;       <span class="comment">// 5   Receive Channel enable bit</span></div>
<div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_e___b_i_t_s.html#a79c31d4b9794743b02e1fb5dcbc0279f">  454</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_e___b_i_t_s.html#a79c31d4b9794743b02e1fb5dcbc0279f">RCEE6</a>:1;       <span class="comment">// 6   Receive Channel enable bit</span></div>
<div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_e___b_i_t_s.html#a16e0752fe213f6b96f243f046ed6b277">  455</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_e___b_i_t_s.html#a16e0752fe213f6b96f243f046ed6b277">RCEE7</a>:1;       <span class="comment">// 7   Receive Channel enable bit</span></div>
<div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_e___b_i_t_s.html#a58bd59d712ea07a4440bec076b88b0f7">  456</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_e___b_i_t_s.html#a58bd59d712ea07a4440bec076b88b0f7">RCEE8</a>:1;       <span class="comment">// 8   Receive Channel enable bit</span></div>
<div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_e___b_i_t_s.html#a38c00efe5afde95aa4b1c97ed66b8f0d">  457</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_e___b_i_t_s.html#a38c00efe5afde95aa4b1c97ed66b8f0d">RCEE9</a>:1;       <span class="comment">// 9   Receive Channel enable bit</span></div>
<div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_e___b_i_t_s.html#a206aedcafc0c797a96bcc9dfd6508c73">  458</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_e___b_i_t_s.html#a206aedcafc0c797a96bcc9dfd6508c73">RCEE10</a>:1;      <span class="comment">// 10  Receive Channel enable bit</span></div>
<div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_e___b_i_t_s.html#acd8d8884bed7326a8399843fa3bd97db">  459</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_e___b_i_t_s.html#acd8d8884bed7326a8399843fa3bd97db">RCEE11</a>:1;      <span class="comment">// 11  Receive Channel enable bit</span></div>
<div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_e___b_i_t_s.html#a467fbb5508d0e6e368f308e4e2c17b01">  460</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_e___b_i_t_s.html#a467fbb5508d0e6e368f308e4e2c17b01">RCEE12</a>:1;      <span class="comment">// 12  Receive Channel enable bit</span></div>
<div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_e___b_i_t_s.html#a8bf23d89f3b093a44b715c2c036ded1d">  461</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_e___b_i_t_s.html#a8bf23d89f3b093a44b715c2c036ded1d">RCEE13</a>:1;      <span class="comment">// 13  Receive Channel enable bit</span></div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_e___b_i_t_s.html#ab10c7bdb8c58fc96b9b84e81b8ac8743">  462</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_e___b_i_t_s.html#ab10c7bdb8c58fc96b9b84e81b8ac8743">RCEE14</a>:1;      <span class="comment">// 14  Receive Channel enable bit</span></div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_e___b_i_t_s.html#a97e314586dc78bbb2e70ac1488a9cec0">  463</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_e___b_i_t_s.html#a97e314586dc78bbb2e70ac1488a9cec0">RCEE15</a>:1;      <span class="comment">// 15  Receive Channel enable bit</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;};</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="union_r_c_e_r_e___r_e_g.html">  466</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_r_c_e_r_e___r_e_g.html">RCERE_REG</a> {</div>
<div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="union_r_c_e_r_e___r_e_g.html#a8df0a4f8bc3b5192068c9b6413caa41c">  467</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="union_r_c_e_r_e___r_e_g.html#a8df0a4f8bc3b5192068c9b6413caa41c">all</a>;</div>
<div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="union_r_c_e_r_e___r_e_g.html#a5258fd4c545d5f1b99a1ba2d5e23da58">  468</a></span>&#160;   <span class="keyword">struct  </span><a class="code" href="struct_r_c_e_r_e___b_i_t_s.html">RCERE_BITS</a>  <a class="code" href="union_r_c_e_r_e___r_e_g.html#a5258fd4c545d5f1b99a1ba2d5e23da58">bit</a>;</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;};</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">// RCERF control register bit definitions:</span></div>
<div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_f___b_i_t_s.html">  472</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_r_c_e_r_f___b_i_t_s.html">RCERF_BITS</a> {         <span class="comment">// bit   description</span></div>
<div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_f___b_i_t_s.html#acc67a2372e717f6cf51aca88b687a3e7">  473</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_f___b_i_t_s.html#acc67a2372e717f6cf51aca88b687a3e7">RCEF0</a>:1;       <span class="comment">// 0   Receive Channel enable bit</span></div>
<div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_f___b_i_t_s.html#ae24d7604f56945af0ecab3d46cc7fd08">  474</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_f___b_i_t_s.html#ae24d7604f56945af0ecab3d46cc7fd08">RCEF1</a>:1;       <span class="comment">// 1   Receive Channel enable bit</span></div>
<div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_f___b_i_t_s.html#a8ccf77beffa9fd241841bffb53d5c2e9">  475</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_f___b_i_t_s.html#a8ccf77beffa9fd241841bffb53d5c2e9">RCEF2</a>:1;       <span class="comment">// 2   Receive Channel enable bit</span></div>
<div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_f___b_i_t_s.html#ae75383edac64f8436fbf1c5942a89ab9">  476</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_f___b_i_t_s.html#ae75383edac64f8436fbf1c5942a89ab9">RCEF3</a>:1;       <span class="comment">// 3   Receive Channel enable bit</span></div>
<div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_f___b_i_t_s.html#af920db9f1c9ed46eb163fd643072d392">  477</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_f___b_i_t_s.html#af920db9f1c9ed46eb163fd643072d392">RCEF4</a>:1;       <span class="comment">// 4   Receive Channel enable bit</span></div>
<div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_f___b_i_t_s.html#a99a5af8dc1d576d2b7f27c82d8af86b7">  478</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_f___b_i_t_s.html#a99a5af8dc1d576d2b7f27c82d8af86b7">RCEF5</a>:1;       <span class="comment">// 5   Receive Channel enable bit</span></div>
<div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_f___b_i_t_s.html#aefb238e8d9fb422dcdcdd83449d3c48e">  479</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_f___b_i_t_s.html#aefb238e8d9fb422dcdcdd83449d3c48e">RCEF6</a>:1;       <span class="comment">// 6   Receive Channel enable bit</span></div>
<div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_f___b_i_t_s.html#a65ead94f0d2f805b2b3fe7549d3aa702">  480</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_f___b_i_t_s.html#a65ead94f0d2f805b2b3fe7549d3aa702">RCEF7</a>:1;       <span class="comment">// 7   Receive Channel enable bit</span></div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_f___b_i_t_s.html#a071d541c71a2f82658540cad453ed877">  481</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_f___b_i_t_s.html#a071d541c71a2f82658540cad453ed877">RCEF8</a>:1;       <span class="comment">// 8   Receive Channel enable bit</span></div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_f___b_i_t_s.html#a343287edaa323b8a98524b000345bfd3">  482</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_f___b_i_t_s.html#a343287edaa323b8a98524b000345bfd3">RCEF9</a>:1;       <span class="comment">// 9   Receive Channel enable bit</span></div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_f___b_i_t_s.html#a4e9ccc889f8d602d4a6a1bb3cc98ab73">  483</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_f___b_i_t_s.html#a4e9ccc889f8d602d4a6a1bb3cc98ab73">RCEF10</a>:1;      <span class="comment">// 10  Receive Channel enable bit</span></div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_f___b_i_t_s.html#afd5d0dcd8d903e1294381e8488bbac83">  484</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_f___b_i_t_s.html#afd5d0dcd8d903e1294381e8488bbac83">RCEF11</a>:1;      <span class="comment">// 11  Receive Channel enable bit</span></div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_f___b_i_t_s.html#a89f425db2dd1acd9cd9699fc2363f6fb">  485</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_f___b_i_t_s.html#a89f425db2dd1acd9cd9699fc2363f6fb">RCEF12</a>:1;      <span class="comment">// 12  Receive Channel enable bit</span></div>
<div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_f___b_i_t_s.html#afb046e3988d58ba8187cfb1f5652e7c8">  486</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_f___b_i_t_s.html#afb046e3988d58ba8187cfb1f5652e7c8">RCEF13</a>:1;      <span class="comment">// 13  Receive Channel enable bit</span></div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_f___b_i_t_s.html#a168ef8c3d05b32f16425fdc544654ed1">  487</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_f___b_i_t_s.html#a168ef8c3d05b32f16425fdc544654ed1">RCEF14</a>:1;      <span class="comment">// 14  Receive Channel enable bit</span></div>
<div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_f___b_i_t_s.html#a55da21bf7b6d48ae6fea59d214b25369">  488</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_f___b_i_t_s.html#a55da21bf7b6d48ae6fea59d214b25369">RCEF15</a>:1;      <span class="comment">// 15  Receive Channel enable bit</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;};</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div>
<div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="union_r_c_e_r_f___r_e_g.html">  491</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_r_c_e_r_f___r_e_g.html">RCERF_REG</a> {</div>
<div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="union_r_c_e_r_f___r_e_g.html#a54ec13832825b35ec562939bb8f8854a">  492</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="union_r_c_e_r_f___r_e_g.html#a54ec13832825b35ec562939bb8f8854a">all</a>;</div>
<div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="union_r_c_e_r_f___r_e_g.html#abf68dda2c2f01b920a7e01248bd76714">  493</a></span>&#160;   <span class="keyword">struct  </span><a class="code" href="struct_r_c_e_r_f___b_i_t_s.html">RCERF_BITS</a>  <a class="code" href="union_r_c_e_r_f___r_e_g.html#abf68dda2c2f01b920a7e01248bd76714">bit</a>;</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;};</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">// XCERE control register bit definitions:</span></div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_e___b_i_t_s.html">  497</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_x_c_e_r_e___b_i_t_s.html">XCERE_BITS</a> {         <span class="comment">// bit description</span></div>
<div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_e___b_i_t_s.html#a74cb9805107351ca5c203ac9a94c2c35">  498</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_e___b_i_t_s.html#a74cb9805107351ca5c203ac9a94c2c35">XCERE0</a>:1;       <span class="comment">// 0   Receive Channel enable bit</span></div>
<div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_e___b_i_t_s.html#a1dd27273efef14e741394601d63bb3fe">  499</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_e___b_i_t_s.html#a1dd27273efef14e741394601d63bb3fe">XCERE1</a>:1;       <span class="comment">// 1   Receive Channel enable bit</span></div>
<div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_e___b_i_t_s.html#ac2d2ce4f6b28a6a240e7f7fb95eeb559">  500</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_e___b_i_t_s.html#ac2d2ce4f6b28a6a240e7f7fb95eeb559">XCERE2</a>:1;       <span class="comment">// 2   Receive Channel enable bit</span></div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_e___b_i_t_s.html#a3923c3a2a0629b65ebda9eed740eddfd">  501</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_e___b_i_t_s.html#a3923c3a2a0629b65ebda9eed740eddfd">XCERE3</a>:1;       <span class="comment">// 3   Receive Channel enable bit</span></div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_e___b_i_t_s.html#a2ffcf5e8b4983a119e9b90f507fd1bcb">  502</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_e___b_i_t_s.html#a2ffcf5e8b4983a119e9b90f507fd1bcb">XCERE4</a>:1;       <span class="comment">// 4   Receive Channel enable bit</span></div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_e___b_i_t_s.html#ab59c92b26ef54bb7cbae61ba59e2c8cd">  503</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_e___b_i_t_s.html#ab59c92b26ef54bb7cbae61ba59e2c8cd">XCERE5</a>:1;       <span class="comment">// 5   Receive Channel enable bit</span></div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_e___b_i_t_s.html#acc0e92f59ad3824dce0aa64afd437332">  504</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_e___b_i_t_s.html#acc0e92f59ad3824dce0aa64afd437332">XCERE6</a>:1;       <span class="comment">// 6   Receive Channel enable bit</span></div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_e___b_i_t_s.html#ab8b8ab12dc15f37e4404149ca3b9e4da">  505</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_e___b_i_t_s.html#ab8b8ab12dc15f37e4404149ca3b9e4da">XCERE7</a>:1;       <span class="comment">// 7   Receive Channel enable bit</span></div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_e___b_i_t_s.html#a3cbb5e42759c4c55277fa6895df4cc59">  506</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_e___b_i_t_s.html#a3cbb5e42759c4c55277fa6895df4cc59">XCERE8</a>:1;       <span class="comment">// 8   Receive Channel enable bit</span></div>
<div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_e___b_i_t_s.html#af836ac77351100499a7698d4d64f56b5">  507</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_e___b_i_t_s.html#af836ac77351100499a7698d4d64f56b5">XCERE9</a>:1;       <span class="comment">// 9   Receive Channel enable bit</span></div>
<div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_e___b_i_t_s.html#a504a49d985fc79458d61a489936e8cfa">  508</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_e___b_i_t_s.html#a504a49d985fc79458d61a489936e8cfa">XCERE10</a>:1;      <span class="comment">// 10  Receive Channel enable bit</span></div>
<div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_e___b_i_t_s.html#a7c2bc9ee573735e86f89b2b53a0965d5">  509</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_e___b_i_t_s.html#a7c2bc9ee573735e86f89b2b53a0965d5">XCERE11</a>:1;      <span class="comment">// 11  Receive Channel enable bit</span></div>
<div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_e___b_i_t_s.html#a4a706ef27bd882a847c11df16b997ae8">  510</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_e___b_i_t_s.html#a4a706ef27bd882a847c11df16b997ae8">XCERE12</a>:1;      <span class="comment">// 12  Receive Channel enable bit</span></div>
<div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_e___b_i_t_s.html#a26dea34161c6a433e475e8bad3d6fa4a">  511</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_e___b_i_t_s.html#a26dea34161c6a433e475e8bad3d6fa4a">XCERE13</a>:1;      <span class="comment">// 13  Receive Channel enable bit</span></div>
<div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_e___b_i_t_s.html#aa310030cabfc4ff8f21530222829eea2">  512</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_e___b_i_t_s.html#aa310030cabfc4ff8f21530222829eea2">XCERE14</a>:1;      <span class="comment">// 14  Receive Channel enable bit</span></div>
<div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_e___b_i_t_s.html#a7b55d6c6b325d7e8f63078a1c2cb3645">  513</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_e___b_i_t_s.html#a7b55d6c6b325d7e8f63078a1c2cb3645">XCERE15</a>:1;      <span class="comment">// 15  Receive Channel enable bit</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;};</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;</div>
<div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="union_x_c_e_r_e___r_e_g.html">  516</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_x_c_e_r_e___r_e_g.html">XCERE_REG</a> {</div>
<div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="union_x_c_e_r_e___r_e_g.html#ab35e970bc8815c967a7afdc3835696a8">  517</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="union_x_c_e_r_e___r_e_g.html#ab35e970bc8815c967a7afdc3835696a8">all</a>;</div>
<div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="union_x_c_e_r_e___r_e_g.html#acfbe27f7d1097f4298973932aa9e897a">  518</a></span>&#160;   <span class="keyword">struct  </span><a class="code" href="struct_x_c_e_r_e___b_i_t_s.html">XCERE_BITS</a>  <a class="code" href="union_x_c_e_r_e___r_e_g.html#acfbe27f7d1097f4298973932aa9e897a">bit</a>;</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;};</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">// XCERF control register bit definitions:</span></div>
<div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_f___b_i_t_s.html">  522</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_x_c_e_r_f___b_i_t_s.html">XCERF_BITS</a> {         <span class="comment">// bit description</span></div>
<div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_f___b_i_t_s.html#a5e8d8d25d7e7e35e2275f8da462c0863">  523</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_f___b_i_t_s.html#a5e8d8d25d7e7e35e2275f8da462c0863">XCERF0</a>:1;       <span class="comment">// 0   Receive Channel enable bit</span></div>
<div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_f___b_i_t_s.html#a23015ebe1a6caee53c236a5898e028fc">  524</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_f___b_i_t_s.html#a23015ebe1a6caee53c236a5898e028fc">XCERF1</a>:1;       <span class="comment">// 1   Receive Channel enable bit</span></div>
<div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_f___b_i_t_s.html#acc1ce63763187ab71df6c44c7cda5701">  525</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_f___b_i_t_s.html#acc1ce63763187ab71df6c44c7cda5701">XCERF2</a>:1;       <span class="comment">// 2   Receive Channel enable bit</span></div>
<div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_f___b_i_t_s.html#ae58a96441fdca115aff56ca60c4dd155">  526</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_f___b_i_t_s.html#ae58a96441fdca115aff56ca60c4dd155">XCERF3</a>:1;       <span class="comment">// 3   Receive Channel enable bit</span></div>
<div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_f___b_i_t_s.html#a338ea10647b7c813ad2c01ef3c72894a">  527</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_f___b_i_t_s.html#a338ea10647b7c813ad2c01ef3c72894a">XCERF4</a>:1;       <span class="comment">// 4   Receive Channel enable bit</span></div>
<div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_f___b_i_t_s.html#a2630e738fc2322966611cb1b7de47029">  528</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_f___b_i_t_s.html#a2630e738fc2322966611cb1b7de47029">XCERF5</a>:1;       <span class="comment">// 5   Receive Channel enable bit</span></div>
<div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_f___b_i_t_s.html#a82e1e5592ac77b2b11e875d0bc68c353">  529</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_f___b_i_t_s.html#a82e1e5592ac77b2b11e875d0bc68c353">XCERF6</a>:1;       <span class="comment">// 6   Receive Channel enable bit</span></div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_f___b_i_t_s.html#a34cb12f26ffd813af9a9f53e80d709e7">  530</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_f___b_i_t_s.html#a34cb12f26ffd813af9a9f53e80d709e7">XCERF7</a>:1;       <span class="comment">// 7   Receive Channel enable bit</span></div>
<div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_f___b_i_t_s.html#a834f2eac63bc87f7f8ce98df9f946d79">  531</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_f___b_i_t_s.html#a834f2eac63bc87f7f8ce98df9f946d79">XCERF8</a>:1;       <span class="comment">// 8   Receive Channel enable bit</span></div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_f___b_i_t_s.html#aa80b2676d6f652a460e673f9fe0fa083">  532</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_f___b_i_t_s.html#aa80b2676d6f652a460e673f9fe0fa083">XCERF9</a>:1;       <span class="comment">// 9   Receive Channel enable bit</span></div>
<div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_f___b_i_t_s.html#a6c52636a6795496c61c94a7f506335dd">  533</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_f___b_i_t_s.html#a6c52636a6795496c61c94a7f506335dd">XCERF10</a>:1;      <span class="comment">// 10  Receive Channel enable bit</span></div>
<div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_f___b_i_t_s.html#a210e494ec2d30bab95209dfb34a4b8ea">  534</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_f___b_i_t_s.html#a210e494ec2d30bab95209dfb34a4b8ea">XCERF11</a>:1;      <span class="comment">// 11  Receive Channel enable bit</span></div>
<div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_f___b_i_t_s.html#aa9411e04c7d7cf93f61dd9dbd829084b">  535</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_f___b_i_t_s.html#aa9411e04c7d7cf93f61dd9dbd829084b">XCERF12</a>:1;      <span class="comment">// 12  Receive Channel enable bit</span></div>
<div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_f___b_i_t_s.html#a662e059f7f471695ca65278cdc50905b">  536</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_f___b_i_t_s.html#a662e059f7f471695ca65278cdc50905b">XCERF13</a>:1;      <span class="comment">// 13  Receive Channel enable bit</span></div>
<div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_f___b_i_t_s.html#a4f573ab56a9e89d79fabe131edd856db">  537</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_f___b_i_t_s.html#a4f573ab56a9e89d79fabe131edd856db">XCERF14</a>:1;      <span class="comment">// 14  Receive Channel enable bit</span></div>
<div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_f___b_i_t_s.html#ad50b600d7b88d7ecf4700fd525df0080">  538</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_f___b_i_t_s.html#ad50b600d7b88d7ecf4700fd525df0080">XCERF15</a>:1;      <span class="comment">// 15  Receive Channel enable bit</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;};</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div>
<div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="union_x_c_e_r_f___r_e_g.html">  541</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_x_c_e_r_f___r_e_g.html">XCERF_REG</a> {</div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="union_x_c_e_r_f___r_e_g.html#af13b753de56671037714b1c879ee8187">  542</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="union_x_c_e_r_f___r_e_g.html#af13b753de56671037714b1c879ee8187">all</a>;</div>
<div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="union_x_c_e_r_f___r_e_g.html#a3fab8db5eee4d5236d950f2573a14a58">  543</a></span>&#160;   <span class="keyword">struct  </span><a class="code" href="struct_x_c_e_r_f___b_i_t_s.html">XCERF_BITS</a>  <a class="code" href="union_x_c_e_r_f___r_e_g.html#a3fab8db5eee4d5236d950f2573a14a58">bit</a>;</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;};</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">// RCERG control register bit definitions:</span></div>
<div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_g___b_i_t_s.html">  547</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_r_c_e_r_g___b_i_t_s.html">RCERG_BITS</a> {         <span class="comment">// bit description</span></div>
<div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_g___b_i_t_s.html#ac7e8c66490a11cf78d2d84137c4c1199">  548</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_g___b_i_t_s.html#ac7e8c66490a11cf78d2d84137c4c1199">RCEG0</a>:1;       <span class="comment">// 0   Receive Channel enable bit</span></div>
<div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_g___b_i_t_s.html#adff1f4f5e3f92fcac48b63d3373fcbae">  549</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_g___b_i_t_s.html#adff1f4f5e3f92fcac48b63d3373fcbae">RCEG1</a>:1;       <span class="comment">// 1   Receive Channel enable bit</span></div>
<div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_g___b_i_t_s.html#a6e9a4642c25b895982d556ad4b9b5955">  550</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_g___b_i_t_s.html#a6e9a4642c25b895982d556ad4b9b5955">RCEG2</a>:1;       <span class="comment">// 2   Receive Channel enable bit</span></div>
<div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_g___b_i_t_s.html#aca75613b41cbd9458f008501850527a0">  551</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_g___b_i_t_s.html#aca75613b41cbd9458f008501850527a0">RCEG3</a>:1;       <span class="comment">// 3   Receive Channel enable bit</span></div>
<div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_g___b_i_t_s.html#a60858c4661110777d4750b080d5e786a">  552</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_g___b_i_t_s.html#a60858c4661110777d4750b080d5e786a">RCEG4</a>:1;       <span class="comment">// 4   Receive Channel enable bit</span></div>
<div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_g___b_i_t_s.html#a262b2bc03ef92d7a0e7e827b1ba79d8b">  553</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_g___b_i_t_s.html#a262b2bc03ef92d7a0e7e827b1ba79d8b">RCEG5</a>:1;       <span class="comment">// 5   Receive Channel enable bit</span></div>
<div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_g___b_i_t_s.html#a8948b5cf67bda66b92a733c96e05a37e">  554</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_g___b_i_t_s.html#a8948b5cf67bda66b92a733c96e05a37e">RCEG6</a>:1;       <span class="comment">// 6   Receive Channel enable bit</span></div>
<div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_g___b_i_t_s.html#add2a5c26eb3b0be17fa16aa8a5a8e3b3">  555</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_g___b_i_t_s.html#add2a5c26eb3b0be17fa16aa8a5a8e3b3">RCEG7</a>:1;       <span class="comment">// 7   Receive Channel enable bit</span></div>
<div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_g___b_i_t_s.html#adfe00b9d31421c8737eb753c00d6a2ca">  556</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_g___b_i_t_s.html#adfe00b9d31421c8737eb753c00d6a2ca">RCEG8</a>:1;       <span class="comment">// 8   Receive Channel enable bit</span></div>
<div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_g___b_i_t_s.html#ac33e6ea591d2dac9f10c66e28b856482">  557</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_g___b_i_t_s.html#ac33e6ea591d2dac9f10c66e28b856482">RCEG9</a>:1;       <span class="comment">// 9   Receive Channel enable bit</span></div>
<div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_g___b_i_t_s.html#ad7dc6d2bf680f8c9fa3d2980a3ed27ac">  558</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_g___b_i_t_s.html#ad7dc6d2bf680f8c9fa3d2980a3ed27ac">RCEG10</a>:1;      <span class="comment">// 10  Receive Channel enable bit</span></div>
<div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_g___b_i_t_s.html#a31fbd3b906095e97b98eb2658e9e38ab">  559</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_g___b_i_t_s.html#a31fbd3b906095e97b98eb2658e9e38ab">RCEG11</a>:1;      <span class="comment">// 11  Receive Channel enable bit</span></div>
<div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_g___b_i_t_s.html#a93f7fab3cd6772a8ae9d0aea5fc67136">  560</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_g___b_i_t_s.html#a93f7fab3cd6772a8ae9d0aea5fc67136">RCEG12</a>:1;      <span class="comment">// 12  Receive Channel enable bit</span></div>
<div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_g___b_i_t_s.html#aea589ce46d10680cb79c41bcfc61e1d0">  561</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_g___b_i_t_s.html#aea589ce46d10680cb79c41bcfc61e1d0">RCEG13</a>:1;      <span class="comment">// 13  Receive Channel enable bit</span></div>
<div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_g___b_i_t_s.html#aa2c02efcd84d8c4f42ad23d05b9dffb9">  562</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_g___b_i_t_s.html#aa2c02efcd84d8c4f42ad23d05b9dffb9">RCEG14</a>:1;      <span class="comment">// 14  Receive Channel enable bit</span></div>
<div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_g___b_i_t_s.html#a7305f122d5a1a477b07d083bf390f211">  563</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_g___b_i_t_s.html#a7305f122d5a1a477b07d083bf390f211">RCEG15</a>:1;      <span class="comment">// 15  Receive Channel enable bit</span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;};</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;</div>
<div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="union_r_c_e_r_g___r_e_g.html">  566</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_r_c_e_r_g___r_e_g.html">RCERG_REG</a> {</div>
<div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="union_r_c_e_r_g___r_e_g.html#a61c1a034b526ae73361df996b251e92d">  567</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="union_r_c_e_r_g___r_e_g.html#a61c1a034b526ae73361df996b251e92d">all</a>;</div>
<div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="union_r_c_e_r_g___r_e_g.html#a5ecc51385ffc0459b4517e2620568bcf">  568</a></span>&#160;   <span class="keyword">struct  </span><a class="code" href="struct_r_c_e_r_g___b_i_t_s.html">RCERG_BITS</a>  <a class="code" href="union_r_c_e_r_g___r_e_g.html#a5ecc51385ffc0459b4517e2620568bcf">bit</a>;</div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;};</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">// RCERH control register bit definitions:</span></div>
<div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_h___b_i_t_s.html">  572</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_r_c_e_r_h___b_i_t_s.html">RCERH_BITS</a> {         <span class="comment">// bit description</span></div>
<div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_h___b_i_t_s.html#a8e7d25667c992f5e033bb24d4617c118">  573</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_h___b_i_t_s.html#a8e7d25667c992f5e033bb24d4617c118">RCEH0</a>:1;       <span class="comment">// 0   Receive Channel enable bit</span></div>
<div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_h___b_i_t_s.html#a6073c89d88b5a9a7045b9bd0b7ea9f48">  574</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_h___b_i_t_s.html#a6073c89d88b5a9a7045b9bd0b7ea9f48">RCEH1</a>:1;       <span class="comment">// 1   Receive Channel enable bit</span></div>
<div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_h___b_i_t_s.html#adf9a61c3eb616d2bd741ae44ab5134e9">  575</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_h___b_i_t_s.html#adf9a61c3eb616d2bd741ae44ab5134e9">RCEH2</a>:1;       <span class="comment">// 2   Receive Channel enable bit</span></div>
<div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_h___b_i_t_s.html#a9bcb799c9bf389cb9232fab107b20ec5">  576</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_h___b_i_t_s.html#a9bcb799c9bf389cb9232fab107b20ec5">RCEH3</a>:1;       <span class="comment">// 3   Receive Channel enable bit</span></div>
<div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_h___b_i_t_s.html#ab8d60b66044b02a55680691672801dfc">  577</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_h___b_i_t_s.html#ab8d60b66044b02a55680691672801dfc">RCEH4</a>:1;       <span class="comment">// 4   Receive Channel enable bit</span></div>
<div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_h___b_i_t_s.html#ac829a17d30312458bd663673ddeb8dba">  578</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_h___b_i_t_s.html#ac829a17d30312458bd663673ddeb8dba">RCEH5</a>:1;       <span class="comment">// 5   Receive Channel enable bit</span></div>
<div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_h___b_i_t_s.html#a030be8564cdd0caaa765310e7d4deef3">  579</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_h___b_i_t_s.html#a030be8564cdd0caaa765310e7d4deef3">RCEH6</a>:1;       <span class="comment">// 6   Receive Channel enable bit</span></div>
<div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_h___b_i_t_s.html#a788e60e5a7c6b8317bfdf977ff8b7e3c">  580</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_h___b_i_t_s.html#a788e60e5a7c6b8317bfdf977ff8b7e3c">RCEH7</a>:1;       <span class="comment">// 7   Receive Channel enable bit</span></div>
<div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_h___b_i_t_s.html#a686faf6213e349df3de9ccbb2f3fb60b">  581</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_h___b_i_t_s.html#a686faf6213e349df3de9ccbb2f3fb60b">RCEH8</a>:1;       <span class="comment">// 8   Receive Channel enable bit</span></div>
<div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_h___b_i_t_s.html#a3d5c1ce77c029d319313110449e90cc4">  582</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_h___b_i_t_s.html#a3d5c1ce77c029d319313110449e90cc4">RCEH9</a>:1;       <span class="comment">// 9   Receive Channel enable bit</span></div>
<div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_h___b_i_t_s.html#a2d2771a0c230a8153cfe1a74213d2901">  583</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_h___b_i_t_s.html#a2d2771a0c230a8153cfe1a74213d2901">RCEH10</a>:1;      <span class="comment">// 10  Receive Channel enable bit</span></div>
<div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_h___b_i_t_s.html#a44caf669097884caf8a9be79211357aa">  584</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_h___b_i_t_s.html#a44caf669097884caf8a9be79211357aa">RCEH11</a>:1;      <span class="comment">// 11  Receive Channel enable bit</span></div>
<div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_h___b_i_t_s.html#afe6ed08f069fe2b53ef4aedfc42bb289">  585</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_h___b_i_t_s.html#afe6ed08f069fe2b53ef4aedfc42bb289">RCEH12</a>:1;      <span class="comment">// 12  Receive Channel enable bit</span></div>
<div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_h___b_i_t_s.html#abe57853ead18c8176014b4367df577d5">  586</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_h___b_i_t_s.html#abe57853ead18c8176014b4367df577d5">RCEH13</a>:1;      <span class="comment">// 13  Receive Channel enable bit</span></div>
<div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_h___b_i_t_s.html#a18e323719b42919277a03678ff3d3f3b">  587</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_h___b_i_t_s.html#a18e323719b42919277a03678ff3d3f3b">RCEH14</a>:1;      <span class="comment">// 14  Receive Channel enable bit</span></div>
<div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="struct_r_c_e_r_h___b_i_t_s.html#aa5a21fb55e88ff6218881e1e3df27469">  588</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_r_c_e_r_h___b_i_t_s.html#aa5a21fb55e88ff6218881e1e3df27469">RCEH15</a>:1;      <span class="comment">// 15  Receive Channel enable bit</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;};</div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div>
<div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="union_r_c_e_r_h___r_e_g.html">  591</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_r_c_e_r_h___r_e_g.html">RCERH_REG</a> {</div>
<div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="union_r_c_e_r_h___r_e_g.html#a9713509d92b7e177f91ecacb65401bcc">  592</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="union_r_c_e_r_h___r_e_g.html#a9713509d92b7e177f91ecacb65401bcc">all</a>;</div>
<div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="union_r_c_e_r_h___r_e_g.html#a89e7745c031dd7be7b347bc11ac7e496">  593</a></span>&#160;   <span class="keyword">struct  </span><a class="code" href="struct_r_c_e_r_h___b_i_t_s.html">RCERH_BITS</a>  <a class="code" href="union_r_c_e_r_h___r_e_g.html#a89e7745c031dd7be7b347bc11ac7e496">bit</a>;</div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;};</div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;</div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment">// XCERG control register bit definitions:</span></div>
<div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_g___b_i_t_s.html">  597</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_x_c_e_r_g___b_i_t_s.html">XCERG_BITS</a> {         <span class="comment">// bit description</span></div>
<div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_g___b_i_t_s.html#aefe12fb8bc6a588c492266edb7347733">  598</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_g___b_i_t_s.html#aefe12fb8bc6a588c492266edb7347733">XCERG0</a>:1;       <span class="comment">// 0   Receive Channel enable bit</span></div>
<div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_g___b_i_t_s.html#a5eca45f72de9429f2b6a7039551b1aab">  599</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_g___b_i_t_s.html#a5eca45f72de9429f2b6a7039551b1aab">XCERG1</a>:1;       <span class="comment">// 1   Receive Channel enable bit</span></div>
<div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_g___b_i_t_s.html#a47b6d08ac2361eaa56dc0adae905284f">  600</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_g___b_i_t_s.html#a47b6d08ac2361eaa56dc0adae905284f">XCERG2</a>:1;       <span class="comment">// 2   Receive Channel enable bit</span></div>
<div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_g___b_i_t_s.html#a3defd968a8205d2b79f432faa4ead6f8">  601</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_g___b_i_t_s.html#a3defd968a8205d2b79f432faa4ead6f8">XCERG3</a>:1;       <span class="comment">// 3   Receive Channel enable bit</span></div>
<div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_g___b_i_t_s.html#ab42281470c600791bdf189488d9854dd">  602</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_g___b_i_t_s.html#ab42281470c600791bdf189488d9854dd">XCERG4</a>:1;       <span class="comment">// 4   Receive Channel enable bit</span></div>
<div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_g___b_i_t_s.html#a87741da21cb2047b47f2624e849a5f13">  603</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_g___b_i_t_s.html#a87741da21cb2047b47f2624e849a5f13">XCERG5</a>:1;       <span class="comment">// 5   Receive Channel enable bit</span></div>
<div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_g___b_i_t_s.html#a7ec97f50aba7e39ead3cc3e7be722a53">  604</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_g___b_i_t_s.html#a7ec97f50aba7e39ead3cc3e7be722a53">XCERG6</a>:1;       <span class="comment">// 6   Receive Channel enable bit</span></div>
<div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_g___b_i_t_s.html#acaa8467fcfd5d28531ee96152f098fbe">  605</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_g___b_i_t_s.html#acaa8467fcfd5d28531ee96152f098fbe">XCERG7</a>:1;       <span class="comment">// 7   Receive Channel enable bit</span></div>
<div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_g___b_i_t_s.html#ab0d504d9c7b3502b9d6e42de48d4a7cb">  606</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_g___b_i_t_s.html#ab0d504d9c7b3502b9d6e42de48d4a7cb">XCERG8</a>:1;       <span class="comment">// 8   Receive Channel enable bit</span></div>
<div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_g___b_i_t_s.html#a72f86f35b63523c803b483d8c8201f0b">  607</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_g___b_i_t_s.html#a72f86f35b63523c803b483d8c8201f0b">XCERG9</a>:1;       <span class="comment">// 9   Receive Channel enable bit</span></div>
<div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_g___b_i_t_s.html#a7092a3a7ad93cf5fe5535ebf1effab8d">  608</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_g___b_i_t_s.html#a7092a3a7ad93cf5fe5535ebf1effab8d">XCERG10</a>:1;      <span class="comment">// 10  Receive Channel enable bit</span></div>
<div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_g___b_i_t_s.html#ae6f3e4aeb3169c9264b10ea6f1840c62">  609</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_g___b_i_t_s.html#ae6f3e4aeb3169c9264b10ea6f1840c62">XCERG11</a>:1;      <span class="comment">// 11  Receive Channel enable bit</span></div>
<div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_g___b_i_t_s.html#a2359f3522a8b36d7680a4516be275809">  610</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_g___b_i_t_s.html#a2359f3522a8b36d7680a4516be275809">XCERG12</a>:1;      <span class="comment">// 12  Receive Channel enable bit</span></div>
<div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_g___b_i_t_s.html#a83102824f70f5e98a7bde33900810d9a">  611</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_g___b_i_t_s.html#a83102824f70f5e98a7bde33900810d9a">XCERG13</a>:1;      <span class="comment">// 13  Receive Channel enable bit</span></div>
<div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_g___b_i_t_s.html#a7d9b45eb8584b1dcb0b439c1db029608">  612</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_g___b_i_t_s.html#a7d9b45eb8584b1dcb0b439c1db029608">XCERG14</a>:1;      <span class="comment">// 14  Receive Channel enable bit</span></div>
<div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_g___b_i_t_s.html#a1d1cc388059a56f475d19463f8e14930">  613</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_g___b_i_t_s.html#a1d1cc388059a56f475d19463f8e14930">XCERG15</a>:1;      <span class="comment">// 15  Receive Channel enable bit</span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;};</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;</div>
<div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="union_x_c_e_r_g___r_e_g.html">  616</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_x_c_e_r_g___r_e_g.html">XCERG_REG</a> {</div>
<div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="union_x_c_e_r_g___r_e_g.html#a8983c46c2cfa15746ed0dc7cb5f509c0">  617</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="union_x_c_e_r_g___r_e_g.html#a8983c46c2cfa15746ed0dc7cb5f509c0">all</a>;</div>
<div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="union_x_c_e_r_g___r_e_g.html#a212a8789273caa66979151c45f091f49">  618</a></span>&#160;   <span class="keyword">struct  </span><a class="code" href="struct_x_c_e_r_g___b_i_t_s.html">XCERG_BITS</a>  <a class="code" href="union_x_c_e_r_g___r_e_g.html#a212a8789273caa66979151c45f091f49">bit</a>;</div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;};</div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;</div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment">// XCERH control register bit definitions:</span></div>
<div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_h___b_i_t_s.html">  622</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_x_c_e_r_h___b_i_t_s.html">XCERH_BITS</a> {         <span class="comment">// bit description</span></div>
<div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_h___b_i_t_s.html#ad0342e8bd35c87b15a527aa268030c54">  623</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_h___b_i_t_s.html#ad0342e8bd35c87b15a527aa268030c54">XCEH0</a>:1;       <span class="comment">// 0   Receive Channel enable bit</span></div>
<div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_h___b_i_t_s.html#a704810aeec0e508faffb1348b2a2c13f">  624</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_h___b_i_t_s.html#a704810aeec0e508faffb1348b2a2c13f">XCEH1</a>:1;       <span class="comment">// 1   Receive Channel enable bit</span></div>
<div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_h___b_i_t_s.html#a83262ec8531262f849cb4bcf2aecf24a">  625</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_h___b_i_t_s.html#a83262ec8531262f849cb4bcf2aecf24a">XCEH2</a>:1;       <span class="comment">// 2   Receive Channel enable bit</span></div>
<div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_h___b_i_t_s.html#a58b19077363fb579fc56406a2c61d3a1">  626</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_h___b_i_t_s.html#a58b19077363fb579fc56406a2c61d3a1">XCEH3</a>:1;       <span class="comment">// 3   Receive Channel enable bit</span></div>
<div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_h___b_i_t_s.html#a6bb73949b5e9b7d15824051825657d62">  627</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_h___b_i_t_s.html#a6bb73949b5e9b7d15824051825657d62">XCEH4</a>:1;       <span class="comment">// 4   Receive Channel enable bit</span></div>
<div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_h___b_i_t_s.html#adc58c9decb6bb289603a70e4c91ce922">  628</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_h___b_i_t_s.html#adc58c9decb6bb289603a70e4c91ce922">XCEH5</a>:1;       <span class="comment">// 5   Receive Channel enable bit</span></div>
<div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_h___b_i_t_s.html#a95d68c48d6bb8d6f0c75c4674bef29f9">  629</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_h___b_i_t_s.html#a95d68c48d6bb8d6f0c75c4674bef29f9">XCEH6</a>:1;       <span class="comment">// 6   Receive Channel enable bit</span></div>
<div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_h___b_i_t_s.html#a42b09cb7e154e45e86fb6e624ce94277">  630</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_h___b_i_t_s.html#a42b09cb7e154e45e86fb6e624ce94277">XCEH7</a>:1;       <span class="comment">// 7   Receive Channel enable bit</span></div>
<div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_h___b_i_t_s.html#aef3ba0fe4adb2869aee72322c3dc99ef">  631</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_h___b_i_t_s.html#aef3ba0fe4adb2869aee72322c3dc99ef">XCEH8</a>:1;       <span class="comment">// 8   Receive Channel enable bit</span></div>
<div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_h___b_i_t_s.html#a8bf3287bed117b69825a1e66b3a51b60">  632</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_h___b_i_t_s.html#a8bf3287bed117b69825a1e66b3a51b60">XCEH9</a>:1;       <span class="comment">// 9   Receive Channel enable bit</span></div>
<div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_h___b_i_t_s.html#af49cae39798250b758db32d3cad264c8">  633</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_h___b_i_t_s.html#af49cae39798250b758db32d3cad264c8">XCEH10</a>:1;      <span class="comment">// 10  Receive Channel enable bit</span></div>
<div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_h___b_i_t_s.html#a6b1263d151ad0967ad93e9909042da8d">  634</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_h___b_i_t_s.html#a6b1263d151ad0967ad93e9909042da8d">XCEH11</a>:1;      <span class="comment">// 11  Receive Channel enable bit</span></div>
<div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_h___b_i_t_s.html#a0435663ced1e35446a8c642ac368a085">  635</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_h___b_i_t_s.html#a0435663ced1e35446a8c642ac368a085">XCEH12</a>:1;      <span class="comment">// 12  Receive Channel enable bit</span></div>
<div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_h___b_i_t_s.html#ad6d7c7ff7f4e6290b6820b6b04465ac2">  636</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_h___b_i_t_s.html#ad6d7c7ff7f4e6290b6820b6b04465ac2">XCEH13</a>:1;      <span class="comment">// 13  Receive Channel enable bit</span></div>
<div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_h___b_i_t_s.html#a4593725e336841fbecf209f67215f5f4">  637</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_h___b_i_t_s.html#a4593725e336841fbecf209f67215f5f4">XCEH14</a>:1;      <span class="comment">// 14  Receive Channel enable bit</span></div>
<div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="struct_x_c_e_r_h___b_i_t_s.html#a527b9a01cf9f70502b6fefbb09b3a153">  638</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_x_c_e_r_h___b_i_t_s.html#a527b9a01cf9f70502b6fefbb09b3a153">XCEH15</a>:1;      <span class="comment">// 15  Receive Channel enable bit</span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;};</div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;</div>
<div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="union_x_c_e_r_h___r_e_g.html">  641</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_x_c_e_r_h___r_e_g.html">XCERH_REG</a> {</div>
<div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="union_x_c_e_r_h___r_e_g.html#a4687845f4c831eab1d2be4b8ab34ad12">  642</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="union_x_c_e_r_h___r_e_g.html#a4687845f4c831eab1d2be4b8ab34ad12">all</a>;</div>
<div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="union_x_c_e_r_h___r_e_g.html#aa746273ffcda50838b8063e723beb40a">  643</a></span>&#160;   <span class="keyword">struct  </span><a class="code" href="struct_x_c_e_r_h___b_i_t_s.html">XCERH_BITS</a>  <a class="code" href="union_x_c_e_r_h___r_e_g.html#aa746273ffcda50838b8063e723beb40a">bit</a>;</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;};</div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;</div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment">// McBSP Interrupt enable register for RINT/XINT</span></div>
<div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="struct_m_f_f_i_n_t___b_i_t_s.html">  648</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_m_f_f_i_n_t___b_i_t_s.html">MFFINT_BITS</a> {       <span class="comment">// bits description</span></div>
<div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="struct_m_f_f_i_n_t___b_i_t_s.html#acd0790c62473cd01e0e59e9d39a7a2ce">  649</a></span>&#160;    <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_m_f_f_i_n_t___b_i_t_s.html#acd0790c62473cd01e0e59e9d39a7a2ce">XINT</a>:1;      <span class="comment">// 0    XINT  interrupt enable</span></div>
<div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="struct_m_f_f_i_n_t___b_i_t_s.html#ae615fbf6ac4624a8edcf32a4b6500648">  650</a></span>&#160;    <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_m_f_f_i_n_t___b_i_t_s.html#ae615fbf6ac4624a8edcf32a4b6500648">rsvd1</a>:1;     <span class="comment">// 1    reserved</span></div>
<div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="struct_m_f_f_i_n_t___b_i_t_s.html#ae1e81c03d8d986f4b6147abb15294540">  651</a></span>&#160;    <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_m_f_f_i_n_t___b_i_t_s.html#ae1e81c03d8d986f4b6147abb15294540">RINT</a>:1;      <span class="comment">// 2    RINT  interrupt enable</span></div>
<div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="struct_m_f_f_i_n_t___b_i_t_s.html#a6553e7674a77763dee29b597db063953">  652</a></span>&#160;    <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_m_f_f_i_n_t___b_i_t_s.html#a6553e7674a77763dee29b597db063953">rsvd2</a>:13;    <span class="comment">// 15:3 reserved</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;};</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div>
<div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="union_m_f_f_i_n_t___r_e_g.html">  655</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_m_f_f_i_n_t___r_e_g.html">MFFINT_REG</a> {</div>
<div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="union_m_f_f_i_n_t___r_e_g.html#af6607d10da16d7ec763ebddcd59829db">  656</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="union_m_f_f_i_n_t___r_e_g.html#af6607d10da16d7ec763ebddcd59829db">all</a>;</div>
<div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="union_m_f_f_i_n_t___r_e_g.html#a8c5406148bf6abc79ca3d0695267ebb8">  657</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_m_f_f_i_n_t___b_i_t_s.html">MFFINT_BITS</a>  <a class="code" href="union_m_f_f_i_n_t___r_e_g.html#a8c5406148bf6abc79ca3d0695267ebb8">bit</a>;</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;};</div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;</div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">//---------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment">// McBSP Register File:</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="struct_m_c_b_s_p___r_e_g_s.html">  664</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_m_c_b_s_p___r_e_g_s.html">MCBSP_REGS</a> {</div>
<div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="struct_m_c_b_s_p___r_e_g_s.html#afce955ad6978e7a13dad4b00baa2021b">  665</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_d_r_r2___r_e_g.html">DRR2_REG</a>    <a class="code" href="struct_m_c_b_s_p___r_e_g_s.html#afce955ad6978e7a13dad4b00baa2021b">DRR2</a>;       <span class="comment">// MCBSP Data receive register bits 31-16</span></div>
<div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="struct_m_c_b_s_p___r_e_g_s.html#a8525c0c84cbbbc4d21ba664ac35914e4">  666</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_d_r_r1___r_e_g.html">DRR1_REG</a>    <a class="code" href="struct_m_c_b_s_p___r_e_g_s.html#a8525c0c84cbbbc4d21ba664ac35914e4">DRR1</a>;       <span class="comment">// MCBSP Data receive register bits 15-0</span></div>
<div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="struct_m_c_b_s_p___r_e_g_s.html#a1c316e46d72eaa6dc758b4d65ff84f8c">  667</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_d_x_r2___r_e_g.html">DXR2_REG</a>    <a class="code" href="struct_m_c_b_s_p___r_e_g_s.html#a1c316e46d72eaa6dc758b4d65ff84f8c">DXR2</a>;       <span class="comment">// MCBSP Data transmit register bits 31-16</span></div>
<div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="struct_m_c_b_s_p___r_e_g_s.html#ada0072b2ab619562d004fea1976e153e">  668</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_d_x_r1___r_e_g.html">DXR1_REG</a>    <a class="code" href="struct_m_c_b_s_p___r_e_g_s.html#ada0072b2ab619562d004fea1976e153e">DXR1</a>;       <span class="comment">// MCBSP Data transmit register bits 15-0</span></div>
<div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="struct_m_c_b_s_p___r_e_g_s.html#a0458ca0aab06debfdb25e63ca91570da">  669</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_s_p_c_r2___r_e_g.html">SPCR2_REG</a>   <a class="code" href="struct_m_c_b_s_p___r_e_g_s.html#a0458ca0aab06debfdb25e63ca91570da">SPCR2</a>;      <span class="comment">// MCBSP control register bits 31-16</span></div>
<div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="struct_m_c_b_s_p___r_e_g_s.html#ad5fae1b193662bf6451390d6ad7b4243">  670</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_s_p_c_r1___r_e_g.html">SPCR1_REG</a>   <a class="code" href="struct_m_c_b_s_p___r_e_g_s.html#ad5fae1b193662bf6451390d6ad7b4243">SPCR1</a>;      <span class="comment">// MCBSP control register bits 15-0</span></div>
<div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="struct_m_c_b_s_p___r_e_g_s.html#a11a5dee76c016c2092f8778ae42a1e99">  671</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_r_c_r2___r_e_g.html">RCR2_REG</a>    <a class="code" href="struct_m_c_b_s_p___r_e_g_s.html#a11a5dee76c016c2092f8778ae42a1e99">RCR2</a>;       <span class="comment">// MCBSP receive control register bits 31-16</span></div>
<div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="struct_m_c_b_s_p___r_e_g_s.html#a6116b7250033605cfbe9e15a562c9b71">  672</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_r_c_r1___r_e_g.html">RCR1_REG</a>    <a class="code" href="struct_m_c_b_s_p___r_e_g_s.html#a6116b7250033605cfbe9e15a562c9b71">RCR1</a>;       <span class="comment">// MCBSP receive control register bits 15-0</span></div>
<div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="struct_m_c_b_s_p___r_e_g_s.html#a26e6ced244b0f00720e7a6de73446fad">  673</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_x_c_r2___r_e_g.html">XCR2_REG</a>    <a class="code" href="struct_m_c_b_s_p___r_e_g_s.html#a26e6ced244b0f00720e7a6de73446fad">XCR2</a>;       <span class="comment">// MCBSP transmit control register bits 31-16</span></div>
<div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="struct_m_c_b_s_p___r_e_g_s.html#aad55c90c38f0fbd7c28e0c393a1ca472">  674</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_x_c_r1___r_e_g.html">XCR1_REG</a>    <a class="code" href="struct_m_c_b_s_p___r_e_g_s.html#aad55c90c38f0fbd7c28e0c393a1ca472">XCR1</a>;       <span class="comment">// MCBSP transmit control register bits 15-0</span></div>
<div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="struct_m_c_b_s_p___r_e_g_s.html#a9edcf839e2131e1d5ac33bec4dfdfbfd">  675</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_s_r_g_r2___r_e_g.html">SRGR2_REG</a>   <a class="code" href="struct_m_c_b_s_p___r_e_g_s.html#a9edcf839e2131e1d5ac33bec4dfdfbfd">SRGR2</a>;      <span class="comment">// MCBSP sample rate gen register bits 31-16</span></div>
<div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="struct_m_c_b_s_p___r_e_g_s.html#aaef2d7c327531024d56ef2c832abbe74">  676</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_s_r_g_r1___r_e_g.html">SRGR1_REG</a>   <a class="code" href="struct_m_c_b_s_p___r_e_g_s.html#aaef2d7c327531024d56ef2c832abbe74">SRGR1</a>;      <span class="comment">// MCBSP sample rate gen register bits 15-0</span></div>
<div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="struct_m_c_b_s_p___r_e_g_s.html#a2a492e51131b3e651c7b4cee60ac51d0">  677</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_m_c_r2___r_e_g.html">MCR2_REG</a>    <a class="code" href="struct_m_c_b_s_p___r_e_g_s.html#a2a492e51131b3e651c7b4cee60ac51d0">MCR2</a>;       <span class="comment">// MCBSP multichannel register bits 31-16</span></div>
<div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="struct_m_c_b_s_p___r_e_g_s.html#a6b0b14fb015f09d3b12a1b8c81fb5e4e">  678</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_m_c_r1___r_e_g.html">MCR1_REG</a>    <a class="code" href="struct_m_c_b_s_p___r_e_g_s.html#a6b0b14fb015f09d3b12a1b8c81fb5e4e">MCR1</a>;       <span class="comment">// MCBSP multichannel register bits 15-0</span></div>
<div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="struct_m_c_b_s_p___r_e_g_s.html#af8cfb2ab1a8c0573c24d932c00cda94c">  679</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_r_c_e_r_a___r_e_g.html">RCERA_REG</a>   <a class="code" href="struct_m_c_b_s_p___r_e_g_s.html#af8cfb2ab1a8c0573c24d932c00cda94c">RCERA</a>;      <span class="comment">// MCBSP Receive channel enable partition A</span></div>
<div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="struct_m_c_b_s_p___r_e_g_s.html#a1ce056a4aa2e55b3084b0b660af84f6e">  680</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_r_c_e_r_b___r_e_g.html">RCERB_REG</a>   <a class="code" href="struct_m_c_b_s_p___r_e_g_s.html#a1ce056a4aa2e55b3084b0b660af84f6e">RCERB</a>;      <span class="comment">// MCBSP Receive channel enable partition B</span></div>
<div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="struct_m_c_b_s_p___r_e_g_s.html#a327b0c3f44de6ccf8d67aed45d89bea0">  681</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_x_c_e_r_a___r_e_g.html">XCERA_REG</a>   <a class="code" href="struct_m_c_b_s_p___r_e_g_s.html#a327b0c3f44de6ccf8d67aed45d89bea0">XCERA</a>;      <span class="comment">// MCBSP Transmit channel enable partition A</span></div>
<div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="struct_m_c_b_s_p___r_e_g_s.html#a75cc4624019349288a3ae147f40139e9">  682</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_x_c_e_r_b___r_e_g.html">XCERB_REG</a>   <a class="code" href="struct_m_c_b_s_p___r_e_g_s.html#a75cc4624019349288a3ae147f40139e9">XCERB</a>;      <span class="comment">// MCBSP Transmit channel enable partition B</span></div>
<div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="struct_m_c_b_s_p___r_e_g_s.html#a811bacb4abac4f8cc9c954e318e137d4">  683</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_p_c_r___r_e_g.html">PCR_REG</a>     <a class="code" href="struct_m_c_b_s_p___r_e_g_s.html#a811bacb4abac4f8cc9c954e318e137d4">PCR</a>;        <span class="comment">// MCBSP Pin control register bits 15-0</span></div>
<div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="struct_m_c_b_s_p___r_e_g_s.html#af968e751882febf7ce7206cd06b322c0">  684</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_r_c_e_r_c___r_e_g.html">RCERC_REG</a>   <a class="code" href="struct_m_c_b_s_p___r_e_g_s.html#af968e751882febf7ce7206cd06b322c0">RCERC</a>;      <span class="comment">// MCBSP Receive channel enable partition C</span></div>
<div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="struct_m_c_b_s_p___r_e_g_s.html#a039e5e124554363de2cd0ad15333673f">  685</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_r_c_e_r_d___r_e_g.html">RCERD_REG</a>   <a class="code" href="struct_m_c_b_s_p___r_e_g_s.html#a039e5e124554363de2cd0ad15333673f">RCERD</a>;      <span class="comment">// MCBSP Receive channel enable partition D</span></div>
<div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="struct_m_c_b_s_p___r_e_g_s.html#a31b560b4416278397abc2c567fb684c8">  686</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_x_c_e_r_c___r_e_g.html">XCERC_REG</a>   <a class="code" href="struct_m_c_b_s_p___r_e_g_s.html#a31b560b4416278397abc2c567fb684c8">XCERC</a>;      <span class="comment">// MCBSP Transmit channel enable partition C</span></div>
<div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="struct_m_c_b_s_p___r_e_g_s.html#a14eb5ad610ad5b5488e491590d6adce1">  687</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_x_c_e_r_d___r_e_g.html">XCERD_REG</a>   <a class="code" href="struct_m_c_b_s_p___r_e_g_s.html#a14eb5ad610ad5b5488e491590d6adce1">XCERD</a>;      <span class="comment">// MCBSP Transmit channel enable partition D</span></div>
<div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="struct_m_c_b_s_p___r_e_g_s.html#a79869b5866813faa040686bb7901f05b">  688</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_r_c_e_r_e___r_e_g.html">RCERE_REG</a>   <a class="code" href="struct_m_c_b_s_p___r_e_g_s.html#a79869b5866813faa040686bb7901f05b">RCERE</a>;      <span class="comment">// MCBSP Receive channel enable partition E</span></div>
<div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="struct_m_c_b_s_p___r_e_g_s.html#a0a6408976bc974555dcc0a53482dbc79">  689</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_r_c_e_r_f___r_e_g.html">RCERF_REG</a>   <a class="code" href="struct_m_c_b_s_p___r_e_g_s.html#a0a6408976bc974555dcc0a53482dbc79">RCERF</a>;      <span class="comment">// MCBSP Receive channel enable partition F</span></div>
<div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="struct_m_c_b_s_p___r_e_g_s.html#ae63ecf9c2aa91666900e8c16dad7875c">  690</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_x_c_e_r_e___r_e_g.html">XCERE_REG</a>   <a class="code" href="struct_m_c_b_s_p___r_e_g_s.html#ae63ecf9c2aa91666900e8c16dad7875c">XCERE</a>;      <span class="comment">// MCBSP Transmit channel enable partition E</span></div>
<div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="struct_m_c_b_s_p___r_e_g_s.html#a421c1eb8900f754bd9f036d30a2968e0">  691</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_x_c_e_r_f___r_e_g.html">XCERF_REG</a>   <a class="code" href="struct_m_c_b_s_p___r_e_g_s.html#a421c1eb8900f754bd9f036d30a2968e0">XCERF</a>;      <span class="comment">// MCBSP Transmit channel enable partition F</span></div>
<div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="struct_m_c_b_s_p___r_e_g_s.html#a29fed4854110f1437a4e11de08253082">  692</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_r_c_e_r_g___r_e_g.html">RCERG_REG</a>   <a class="code" href="struct_m_c_b_s_p___r_e_g_s.html#a29fed4854110f1437a4e11de08253082">RCERG</a>;      <span class="comment">// MCBSP Receive channel enable partition G</span></div>
<div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="struct_m_c_b_s_p___r_e_g_s.html#a1bfa8507b7962cdbd0a0d43d4458f59a">  693</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_r_c_e_r_h___r_e_g.html">RCERH_REG</a>   <a class="code" href="struct_m_c_b_s_p___r_e_g_s.html#a1bfa8507b7962cdbd0a0d43d4458f59a">RCERH</a>;      <span class="comment">// MCBSP Receive channel enable partition H</span></div>
<div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="struct_m_c_b_s_p___r_e_g_s.html#aa10dc6495037beec9f9d72928b67625d">  694</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_x_c_e_r_g___r_e_g.html">XCERG_REG</a>   <a class="code" href="struct_m_c_b_s_p___r_e_g_s.html#aa10dc6495037beec9f9d72928b67625d">XCERG</a>;      <span class="comment">// MCBSP Transmit channel enable partition G</span></div>
<div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="struct_m_c_b_s_p___r_e_g_s.html#a74bbdd93d85309d200efea8435ab2a0e">  695</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_x_c_e_r_h___r_e_g.html">XCERH_REG</a>   <a class="code" href="struct_m_c_b_s_p___r_e_g_s.html#a74bbdd93d85309d200efea8435ab2a0e">XCERH</a>;      <span class="comment">// MCBSP Transmit channel enable partition H</span></div>
<div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="struct_m_c_b_s_p___r_e_g_s.html#a5d025e4e26740643656e288b90f6eccd">  696</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>            <a class="code" href="struct_m_c_b_s_p___r_e_g_s.html#a5d025e4e26740643656e288b90f6eccd">rsvd1</a>[4];   <span class="comment">// reserved</span></div>
<div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="struct_m_c_b_s_p___r_e_g_s.html#a3b33280ba0c56ed0b3184793f11527b4">  697</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_m_f_f_i_n_t___r_e_g.html">MFFINT_REG</a>  <a class="code" href="struct_m_c_b_s_p___r_e_g_s.html#a3b33280ba0c56ed0b3184793f11527b4">MFFINT</a>;     <span class="comment">// MCBSP Interrupt enable register for RINT/XINT</span></div>
<div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="struct_m_c_b_s_p___r_e_g_s.html#aeb77088b271058e35e785519dd628c14">  698</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>            <a class="code" href="struct_m_c_b_s_p___r_e_g_s.html#aeb77088b271058e35e785519dd628c14">rsvd2</a>;      <span class="comment">// reserved</span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;};</div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;</div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment">//---------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment">// McBSP External References &amp; Function Declarations:</span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="struct_m_c_b_s_p___r_e_g_s.html">MCBSP_REGS</a> <a class="code" href="_d_s_p2833x___mcbsp_8h.html#ae37a79ba20a0813655ec96c4a5a05a24">McbspaRegs</a>;</div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="struct_m_c_b_s_p___r_e_g_s.html">MCBSP_REGS</a> <a class="code" href="_d_s_p2833x___mcbsp_8h.html#a3b24259752fb222c753e11e0a97f9999">McbspbRegs</a>;</div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;</div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;}</div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* extern &quot;C&quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">#endif  // end of DSP2833x_MCBSP_H definition</span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;</div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">//===========================================================================</span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">// No more.</span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment">//===========================================================================</span></div>
<div class="ttc" id="struct_s_r_g_r1___b_i_t_s_html_a5029f7cf345798ca0eeb11d157046fc3"><div class="ttname"><a href="struct_s_r_g_r1___b_i_t_s.html#a5029f7cf345798ca0eeb11d157046fc3">SRGR1_BITS::FWID</a></div><div class="ttdeci">Uint16 FWID</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:182</div></div>
<div class="ttc" id="struct_r_c_r1___b_i_t_s_html_a26f328670d8823f389803dd4c3649827"><div class="ttname"><a href="struct_r_c_r1___b_i_t_s.html#a26f328670d8823f389803dd4c3649827">RCR1_BITS::RFRLEN1</a></div><div class="ttdeci">Uint16 RFRLEN1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:127</div></div>
<div class="ttc" id="struct_d_x_r2___b_i_t_s_html_aa145b575ec61863cebe6d8c35fa8ecda"><div class="ttname"><a href="struct_d_x_r2___b_i_t_s.html#aa145b575ec61863cebe6d8c35fa8ecda">DXR2_BITS::HWLB</a></div><div class="ttdeci">Uint16 HWLB</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:49</div></div>
<div class="ttc" id="struct_m_c_r1___b_i_t_s_html_a19c91cdab7e9f0d66f8502047d5ec76d"><div class="ttname"><a href="struct_m_c_r1___b_i_t_s.html#a19c91cdab7e9f0d66f8502047d5ec76d">MCR1_BITS::RCBLK</a></div><div class="ttdeci">Uint16 RCBLK</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:209</div></div>
<div class="ttc" id="struct_m_c_b_s_p___r_e_g_s_html_a0a6408976bc974555dcc0a53482dbc79"><div class="ttname"><a href="struct_m_c_b_s_p___r_e_g_s.html#a0a6408976bc974555dcc0a53482dbc79">MCBSP_REGS::RCERF</a></div><div class="ttdeci">union RCERF_REG RCERF</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:689</div></div>
<div class="ttc" id="struct_x_c_e_r_c___b_i_t_s_html_aae7f92c03b9ee0a8ee52e62f0e750511"><div class="ttname"><a href="struct_x_c_e_r_c___b_i_t_s.html#aae7f92c03b9ee0a8ee52e62f0e750511">XCERC_BITS::XCERC15</a></div><div class="ttdeci">Uint16 XCERC15</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:413</div></div>
<div class="ttc" id="struct_x_c_e_r_f___b_i_t_s_html"><div class="ttname"><a href="struct_x_c_e_r_f___b_i_t_s.html">XCERF_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:522</div></div>
<div class="ttc" id="struct_m_c_b_s_p___r_e_g_s_html_a811bacb4abac4f8cc9c954e318e137d4"><div class="ttname"><a href="struct_m_c_b_s_p___r_e_g_s.html#a811bacb4abac4f8cc9c954e318e137d4">MCBSP_REGS::PCR</a></div><div class="ttdeci">union PCR_REG PCR</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:683</div></div>
<div class="ttc" id="struct_r_c_e_r_f___b_i_t_s_html_ae75383edac64f8436fbf1c5942a89ab9"><div class="ttname"><a href="struct_r_c_e_r_f___b_i_t_s.html#ae75383edac64f8436fbf1c5942a89ab9">RCERF_BITS::RCEF3</a></div><div class="ttdeci">Uint16 RCEF3</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:476</div></div>
<div class="ttc" id="union_r_c_r1___r_e_g_html_a2553fc3cb1d4e6686b9aee930baaee7f"><div class="ttname"><a href="union_r_c_r1___r_e_g.html#a2553fc3cb1d4e6686b9aee930baaee7f">RCR1_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:132</div></div>
<div class="ttc" id="union_x_c_e_r_f___r_e_g_html_af13b753de56671037714b1c879ee8187"><div class="ttname"><a href="union_x_c_e_r_f___r_e_g.html#af13b753de56671037714b1c879ee8187">XCERF_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:542</div></div>
<div class="ttc" id="struct_r_c_e_r_g___b_i_t_s_html_adfe00b9d31421c8737eb753c00d6a2ca"><div class="ttname"><a href="struct_r_c_e_r_g___b_i_t_s.html#adfe00b9d31421c8737eb753c00d6a2ca">RCERG_BITS::RCEG8</a></div><div class="ttdeci">Uint16 RCEG8</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:556</div></div>
<div class="ttc" id="struct_x_c_e_r_d___b_i_t_s_html_a72286079d3c883e146dbd0c4d0beea05"><div class="ttname"><a href="struct_x_c_e_r_d___b_i_t_s.html#a72286079d3c883e146dbd0c4d0beea05">XCERD_BITS::XCERD1</a></div><div class="ttdeci">Uint16 XCERD1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:424</div></div>
<div class="ttc" id="struct_r_c_e_r_a___b_i_t_s_html"><div class="ttname"><a href="struct_r_c_e_r_a___b_i_t_s.html">RCERA_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:222</div></div>
<div class="ttc" id="struct_r_c_e_r_h___b_i_t_s_html_a2d2771a0c230a8153cfe1a74213d2901"><div class="ttname"><a href="struct_r_c_e_r_h___b_i_t_s.html#a2d2771a0c230a8153cfe1a74213d2901">RCERH_BITS::RCEH10</a></div><div class="ttdeci">Uint16 RCEH10</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:583</div></div>
<div class="ttc" id="_d_s_p2833x___mcbsp_8h_html_a3b24259752fb222c753e11e0a97f9999"><div class="ttname"><a href="_d_s_p2833x___mcbsp_8h.html#a3b24259752fb222c753e11e0a97f9999">McbspbRegs</a></div><div class="ttdeci">volatile struct MCBSP_REGS McbspbRegs</div><div class="ttdef"><b>Definition:</b> DSP2833x_GlobalVariableDefs.c:340</div></div>
<div class="ttc" id="struct_p_c_r___b_i_t_s_html"><div class="ttname"><a href="struct_p_c_r___b_i_t_s.html">PCR_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:322</div></div>
<div class="ttc" id="struct_r_c_e_r_b___b_i_t_s_html_a1384a8a882eb1f5d3f48f9510c6f6ce6"><div class="ttname"><a href="struct_r_c_e_r_b___b_i_t_s.html#a1384a8a882eb1f5d3f48f9510c6f6ce6">RCERB_BITS::RCEB5</a></div><div class="ttdeci">Uint16 RCEB5</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:253</div></div>
<div class="ttc" id="union_d_r_r1___r_e_g_html_aee82f8b3bdbd7ab8433f7195a28f2998"><div class="ttname"><a href="union_d_r_r1___r_e_g.html#aee82f8b3bdbd7ab8433f7195a28f2998">DRR1_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:43</div></div>
<div class="ttc" id="struct_x_c_e_r_h___b_i_t_s_html_a8bf3287bed117b69825a1e66b3a51b60"><div class="ttname"><a href="struct_x_c_e_r_h___b_i_t_s.html#a8bf3287bed117b69825a1e66b3a51b60">XCERH_BITS::XCEH9</a></div><div class="ttdeci">Uint16 XCEH9</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:632</div></div>
<div class="ttc" id="struct_r_c_e_r_f___b_i_t_s_html_a071d541c71a2f82658540cad453ed877"><div class="ttname"><a href="struct_r_c_e_r_f___b_i_t_s.html#a071d541c71a2f82658540cad453ed877">RCERF_BITS::RCEF8</a></div><div class="ttdeci">Uint16 RCEF8</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:481</div></div>
<div class="ttc" id="struct_s_p_c_r1___b_i_t_s_html_a12bf10c6bc2a81a31ed9c209b3d2dce1"><div class="ttname"><a href="struct_s_p_c_r1___b_i_t_s.html#a12bf10c6bc2a81a31ed9c209b3d2dce1">SPCR1_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:97</div></div>
<div class="ttc" id="struct_r_c_e_r_d___b_i_t_s_html_aec8a4f3eef47d046cdfc656bc31e7dc0"><div class="ttname"><a href="struct_r_c_e_r_d___b_i_t_s.html#aec8a4f3eef47d046cdfc656bc31e7dc0">RCERD_BITS::RCED12</a></div><div class="ttdeci">Uint16 RCED12</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:385</div></div>
<div class="ttc" id="struct_s_p_c_r1___b_i_t_s_html_a9ea542a8b6e10df3f82ecd3e022c2b0c"><div class="ttname"><a href="struct_s_p_c_r1___b_i_t_s.html#a9ea542a8b6e10df3f82ecd3e022c2b0c">SPCR1_BITS::RFULL</a></div><div class="ttdeci">Uint16 RFULL</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:92</div></div>
<div class="ttc" id="struct_m_c_r1___b_i_t_s_html_ade27d330e9086c49ab0dda1f6f0b7db3"><div class="ttname"><a href="struct_m_c_r1___b_i_t_s.html#ade27d330e9086c49ab0dda1f6f0b7db3">MCR1_BITS::RMCME</a></div><div class="ttdeci">Uint16 RMCME</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:212</div></div>
<div class="ttc" id="struct_x_c_e_r_b___b_i_t_s_html_aaaefb1bb0711547560584fcb20685aac"><div class="ttname"><a href="struct_x_c_e_r_b___b_i_t_s.html#aaaefb1bb0711547560584fcb20685aac">XCERB_BITS::XCERB15</a></div><div class="ttdeci">Uint16 XCERB15</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:313</div></div>
<div class="ttc" id="struct_x_c_e_r_d___b_i_t_s_html_a70084aa72a8a35a7dcaf096a2b47cba7"><div class="ttname"><a href="struct_x_c_e_r_d___b_i_t_s.html#a70084aa72a8a35a7dcaf096a2b47cba7">XCERD_BITS::XCERD14</a></div><div class="ttdeci">Uint16 XCERD14</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:437</div></div>
<div class="ttc" id="struct_x_c_e_r_f___b_i_t_s_html_a834f2eac63bc87f7f8ce98df9f946d79"><div class="ttname"><a href="struct_x_c_e_r_f___b_i_t_s.html#a834f2eac63bc87f7f8ce98df9f946d79">XCERF_BITS::XCERF8</a></div><div class="ttdeci">Uint16 XCERF8</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:531</div></div>
<div class="ttc" id="struct_x_c_e_r_g___b_i_t_s_html_acaa8467fcfd5d28531ee96152f098fbe"><div class="ttname"><a href="struct_x_c_e_r_g___b_i_t_s.html#acaa8467fcfd5d28531ee96152f098fbe">XCERG_BITS::XCERG7</a></div><div class="ttdeci">Uint16 XCERG7</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:605</div></div>
<div class="ttc" id="union_s_p_c_r1___r_e_g_html"><div class="ttname"><a href="union_s_p_c_r1___r_e_g.html">SPCR1_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:103</div></div>
<div class="ttc" id="struct_r_c_e_r_f___b_i_t_s_html_a99a5af8dc1d576d2b7f27c82d8af86b7"><div class="ttname"><a href="struct_r_c_e_r_f___b_i_t_s.html#a99a5af8dc1d576d2b7f27c82d8af86b7">RCERF_BITS::RCEF5</a></div><div class="ttdeci">Uint16 RCEF5</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:478</div></div>
<div class="ttc" id="struct_r_c_e_r_b___b_i_t_s_html_a00e72701f7fff40994e5b5fa70f53ccc"><div class="ttname"><a href="struct_r_c_e_r_b___b_i_t_s.html#a00e72701f7fff40994e5b5fa70f53ccc">RCERB_BITS::RCEB9</a></div><div class="ttdeci">Uint16 RCEB9</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:257</div></div>
<div class="ttc" id="struct_p_c_r___b_i_t_s_html_a2bdda62ab7b23bb6225a838349b0a8b1"><div class="ttname"><a href="struct_p_c_r___b_i_t_s.html#a2bdda62ab7b23bb6225a838349b0a8b1">PCR_BITS::RIOEN</a></div><div class="ttdeci">Uint16 RIOEN</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:335</div></div>
<div class="ttc" id="struct_m_c_b_s_p___r_e_g_s_html_aeb77088b271058e35e785519dd628c14"><div class="ttname"><a href="struct_m_c_b_s_p___r_e_g_s.html#aeb77088b271058e35e785519dd628c14">MCBSP_REGS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:698</div></div>
<div class="ttc" id="struct_r_c_e_r_c___b_i_t_s_html_a636045190e851ed6173e8397e135c193"><div class="ttname"><a href="struct_r_c_e_r_c___b_i_t_s.html#a636045190e851ed6173e8397e135c193">RCERC_BITS::RCEC7</a></div><div class="ttdeci">Uint16 RCEC7</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:355</div></div>
<div class="ttc" id="struct_r_c_e_r_c___b_i_t_s_html_a8396e44893bf44deb85740451c8a4f1a"><div class="ttname"><a href="struct_r_c_e_r_c___b_i_t_s.html#a8396e44893bf44deb85740451c8a4f1a">RCERC_BITS::RCEC5</a></div><div class="ttdeci">Uint16 RCEC5</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:353</div></div>
<div class="ttc" id="struct_r_c_e_r_d___b_i_t_s_html_a47ff50d3057974042cd9855de2e8e837"><div class="ttname"><a href="struct_r_c_e_r_d___b_i_t_s.html#a47ff50d3057974042cd9855de2e8e837">RCERD_BITS::RCED14</a></div><div class="ttdeci">Uint16 RCED14</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:387</div></div>
<div class="ttc" id="union_r_c_e_r_d___r_e_g_html_a47179f85357d6c7ea1c8343d8351a0b7"><div class="ttname"><a href="union_r_c_e_r_d___r_e_g.html#a47179f85357d6c7ea1c8343d8351a0b7">RCERD_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:392</div></div>
<div class="ttc" id="struct_r_c_e_r_e___b_i_t_s_html_a806259ce4dbf29be106ef42cffc6e0e9"><div class="ttname"><a href="struct_r_c_e_r_e___b_i_t_s.html#a806259ce4dbf29be106ef42cffc6e0e9">RCERE_BITS::RCEE5</a></div><div class="ttdeci">Uint16 RCEE5</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:453</div></div>
<div class="ttc" id="struct_d_r_r2___b_i_t_s_html"><div class="ttname"><a href="struct_d_r_r2___b_i_t_s.html">DRR2_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:26</div></div>
<div class="ttc" id="struct_x_c_r2___b_i_t_s_html_ae6f97ebef71d559bdd3d62fc8f0dcdb2"><div class="ttname"><a href="struct_x_c_r2___b_i_t_s.html#ae6f97ebef71d559bdd3d62fc8f0dcdb2">XCR2_BITS::XCOMPAND</a></div><div class="ttdeci">Uint16 XCOMPAND</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:141</div></div>
<div class="ttc" id="struct_r_c_e_r_a___b_i_t_s_html_aca5c8cdf242e7c4d88d19d0e7a928e05"><div class="ttname"><a href="struct_r_c_e_r_a___b_i_t_s.html#aca5c8cdf242e7c4d88d19d0e7a928e05">RCERA_BITS::RCEA10</a></div><div class="ttdeci">Uint16 RCEA10</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:233</div></div>
<div class="ttc" id="struct_p_c_r___b_i_t_s_html_ac837ceacad598adfa4c279388db5a677"><div class="ttname"><a href="struct_p_c_r___b_i_t_s.html#ac837ceacad598adfa4c279388db5a677">PCR_BITS::FSXM</a></div><div class="ttdeci">Uint16 FSXM</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:334</div></div>
<div class="ttc" id="struct_x_c_e_r_h___b_i_t_s_html_a527b9a01cf9f70502b6fefbb09b3a153"><div class="ttname"><a href="struct_x_c_e_r_h___b_i_t_s.html#a527b9a01cf9f70502b6fefbb09b3a153">XCERH_BITS::XCEH15</a></div><div class="ttdeci">Uint16 XCEH15</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:638</div></div>
<div class="ttc" id="struct_r_c_e_r_b___b_i_t_s_html_a510f7fac62deda2c0e5c69ba27e2689f"><div class="ttname"><a href="struct_r_c_e_r_b___b_i_t_s.html#a510f7fac62deda2c0e5c69ba27e2689f">RCERB_BITS::RCEB15</a></div><div class="ttdeci">Uint16 RCEB15</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:263</div></div>
<div class="ttc" id="struct_x_c_e_r_b___b_i_t_s_html"><div class="ttname"><a href="struct_x_c_e_r_b___b_i_t_s.html">XCERB_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:297</div></div>
<div class="ttc" id="struct_m_c_r2___b_i_t_s_html"><div class="ttname"><a href="struct_m_c_r2___b_i_t_s.html">MCR2_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:191</div></div>
<div class="ttc" id="struct_x_c_r2___b_i_t_s_html_a82628dce351282470a0b25242de91783"><div class="ttname"><a href="struct_x_c_r2___b_i_t_s.html#a82628dce351282470a0b25242de91783">XCR2_BITS::XWDLEN2</a></div><div class="ttdeci">Uint16 XWDLEN2</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:142</div></div>
<div class="ttc" id="struct_x_c_e_r_e___b_i_t_s_html_a74cb9805107351ca5c203ac9a94c2c35"><div class="ttname"><a href="struct_x_c_e_r_e___b_i_t_s.html#a74cb9805107351ca5c203ac9a94c2c35">XCERE_BITS::XCERE0</a></div><div class="ttdeci">Uint16 XCERE0</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:498</div></div>
<div class="ttc" id="struct_x_c_e_r_b___b_i_t_s_html_ae2aedd9e21343c3eaa8a431117c8a02a"><div class="ttname"><a href="struct_x_c_e_r_b___b_i_t_s.html#ae2aedd9e21343c3eaa8a431117c8a02a">XCERB_BITS::XCERB9</a></div><div class="ttdeci">Uint16 XCERB9</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:307</div></div>
<div class="ttc" id="struct_m_c_b_s_p___r_e_g_s_html_a1ce056a4aa2e55b3084b0b660af84f6e"><div class="ttname"><a href="struct_m_c_b_s_p___r_e_g_s.html#a1ce056a4aa2e55b3084b0b660af84f6e">MCBSP_REGS::RCERB</a></div><div class="ttdeci">union RCERB_REG RCERB</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:680</div></div>
<div class="ttc" id="union_x_c_e_r_e___r_e_g_html_acfbe27f7d1097f4298973932aa9e897a"><div class="ttname"><a href="union_x_c_e_r_e___r_e_g.html#acfbe27f7d1097f4298973932aa9e897a">XCERE_REG::bit</a></div><div class="ttdeci">struct XCERE_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:518</div></div>
<div class="ttc" id="struct_x_c_e_r_h___b_i_t_s_html_a4593725e336841fbecf209f67215f5f4"><div class="ttname"><a href="struct_x_c_e_r_h___b_i_t_s.html#a4593725e336841fbecf209f67215f5f4">XCERH_BITS::XCEH14</a></div><div class="ttdeci">Uint16 XCEH14</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:637</div></div>
<div class="ttc" id="struct_r_c_r2___b_i_t_s_html_ab134e48d8ecb13c8db88d528dcc020eb"><div class="ttname"><a href="struct_r_c_r2___b_i_t_s.html#ab134e48d8ecb13c8db88d528dcc020eb">RCR2_BITS::RFIG</a></div><div class="ttdeci">Uint16 RFIG</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:111</div></div>
<div class="ttc" id="struct_r_c_e_r_d___b_i_t_s_html_a6701718719f4924cebc573d7bb6ada08"><div class="ttname"><a href="struct_r_c_e_r_d___b_i_t_s.html#a6701718719f4924cebc573d7bb6ada08">RCERD_BITS::RCED3</a></div><div class="ttdeci">Uint16 RCED3</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:376</div></div>
<div class="ttc" id="struct_x_c_e_r_a___b_i_t_s_html_a539d02807ac20f0d3744a0a9f55f2f2d"><div class="ttname"><a href="struct_x_c_e_r_a___b_i_t_s.html#a539d02807ac20f0d3744a0a9f55f2f2d">XCERA_BITS::XCERA6</a></div><div class="ttdeci">Uint16 XCERA6</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:279</div></div>
<div class="ttc" id="struct_r_c_e_r_c___b_i_t_s_html_a83decc4be3f3e70168653d03bfdf9513"><div class="ttname"><a href="struct_r_c_e_r_c___b_i_t_s.html#a83decc4be3f3e70168653d03bfdf9513">RCERC_BITS::RCEC15</a></div><div class="ttdeci">Uint16 RCEC15</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:363</div></div>
<div class="ttc" id="struct_p_c_r___b_i_t_s_html_a0ccd23b6b79b32c68d7c4c2e341f633f"><div class="ttname"><a href="struct_p_c_r___b_i_t_s.html#a0ccd23b6b79b32c68d7c4c2e341f633f">PCR_BITS::XIOEN</a></div><div class="ttdeci">Uint16 XIOEN</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:336</div></div>
<div class="ttc" id="struct_r_c_r1___b_i_t_s_html"><div class="ttname"><a href="struct_r_c_r1___b_i_t_s.html">RCR1_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:124</div></div>
<div class="ttc" id="struct_x_c_e_r_c___b_i_t_s_html_a184056069295bc80a400b3261d17a45c"><div class="ttname"><a href="struct_x_c_e_r_c___b_i_t_s.html#a184056069295bc80a400b3261d17a45c">XCERC_BITS::XCERC14</a></div><div class="ttdeci">Uint16 XCERC14</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:412</div></div>
<div class="ttc" id="struct_r_c_e_r_b___b_i_t_s_html_a57f3080f3e958a834cafd11dd2ed3fb7"><div class="ttname"><a href="struct_r_c_e_r_b___b_i_t_s.html#a57f3080f3e958a834cafd11dd2ed3fb7">RCERB_BITS::RCEB3</a></div><div class="ttdeci">Uint16 RCEB3</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:251</div></div>
<div class="ttc" id="struct_r_c_e_r_c___b_i_t_s_html"><div class="ttname"><a href="struct_r_c_e_r_c___b_i_t_s.html">RCERC_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:347</div></div>
<div class="ttc" id="struct_m_c_r2___b_i_t_s_html_a0f8891681f320e1aa8f5e857573039da"><div class="ttname"><a href="struct_m_c_r2___b_i_t_s.html#a0f8891681f320e1aa8f5e857573039da">MCR2_BITS::XCBLK</a></div><div class="ttdeci">Uint16 XCBLK</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:193</div></div>
<div class="ttc" id="struct_x_c_r1___b_i_t_s_html_a1c0b6fc5684298803989b5e4a0c062e8"><div class="ttname"><a href="struct_x_c_r1___b_i_t_s.html#a1c0b6fc5684298803989b5e4a0c062e8">XCR1_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:154</div></div>
<div class="ttc" id="union_m_f_f_i_n_t___r_e_g_html"><div class="ttname"><a href="union_m_f_f_i_n_t___r_e_g.html">MFFINT_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:655</div></div>
<div class="ttc" id="struct_r_c_e_r_d___b_i_t_s_html_a928eac0b43dd398b6e815eccafa708d2"><div class="ttname"><a href="struct_r_c_e_r_d___b_i_t_s.html#a928eac0b43dd398b6e815eccafa708d2">RCERD_BITS::RCED11</a></div><div class="ttdeci">Uint16 RCED11</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:384</div></div>
<div class="ttc" id="struct_s_r_g_r2___b_i_t_s_html_a90eb45ad50814cfcd16a04fcf4cfde63"><div class="ttname"><a href="struct_s_r_g_r2___b_i_t_s.html#a90eb45ad50814cfcd16a04fcf4cfde63">SRGR2_BITS::CLKSM</a></div><div class="ttdeci">Uint16 CLKSM</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:169</div></div>
<div class="ttc" id="struct_r_c_e_r_e___b_i_t_s_html_a79c31d4b9794743b02e1fb5dcbc0279f"><div class="ttname"><a href="struct_r_c_e_r_e___b_i_t_s.html#a79c31d4b9794743b02e1fb5dcbc0279f">RCERE_BITS::RCEE6</a></div><div class="ttdeci">Uint16 RCEE6</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:454</div></div>
<div class="ttc" id="struct_x_c_e_r_c___b_i_t_s_html_a6bbafb78fda312891f2d2c906dbf7038"><div class="ttname"><a href="struct_x_c_e_r_c___b_i_t_s.html#a6bbafb78fda312891f2d2c906dbf7038">XCERC_BITS::XCERC3</a></div><div class="ttdeci">Uint16 XCERC3</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:401</div></div>
<div class="ttc" id="struct_x_c_e_r_e___b_i_t_s_html_a3cbb5e42759c4c55277fa6895df4cc59"><div class="ttname"><a href="struct_x_c_e_r_e___b_i_t_s.html#a3cbb5e42759c4c55277fa6895df4cc59">XCERE_BITS::XCERE8</a></div><div class="ttdeci">Uint16 XCERE8</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:506</div></div>
<div class="ttc" id="struct_r_c_e_r_h___b_i_t_s_html_ac829a17d30312458bd663673ddeb8dba"><div class="ttname"><a href="struct_r_c_e_r_h___b_i_t_s.html#ac829a17d30312458bd663673ddeb8dba">RCERH_BITS::RCEH5</a></div><div class="ttdeci">Uint16 RCEH5</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:578</div></div>
<div class="ttc" id="struct_r_c_r2___b_i_t_s_html_ac3d269de16b331cad8edda778b704786"><div class="ttname"><a href="struct_r_c_r2___b_i_t_s.html#ac3d269de16b331cad8edda778b704786">RCR2_BITS::RPHASE</a></div><div class="ttdeci">Uint16 RPHASE</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:115</div></div>
<div class="ttc" id="struct_s_p_c_r1___b_i_t_s_html_a3f45b28385d8e2a0e5ff75cb911be9a9"><div class="ttname"><a href="struct_s_p_c_r1___b_i_t_s.html#a3f45b28385d8e2a0e5ff75cb911be9a9">SPCR1_BITS::RJUST</a></div><div class="ttdeci">Uint16 RJUST</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:99</div></div>
<div class="ttc" id="struct_m_c_b_s_p___r_e_g_s_html_aa10dc6495037beec9f9d72928b67625d"><div class="ttname"><a href="struct_m_c_b_s_p___r_e_g_s.html#aa10dc6495037beec9f9d72928b67625d">MCBSP_REGS::XCERG</a></div><div class="ttdeci">union XCERG_REG XCERG</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:694</div></div>
<div class="ttc" id="struct_x_c_e_r_h___b_i_t_s_html_af49cae39798250b758db32d3cad264c8"><div class="ttname"><a href="struct_x_c_e_r_h___b_i_t_s.html#af49cae39798250b758db32d3cad264c8">XCERH_BITS::XCEH10</a></div><div class="ttdeci">Uint16 XCEH10</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:633</div></div>
<div class="ttc" id="struct_x_c_e_r_h___b_i_t_s_html_a0435663ced1e35446a8c642ac368a085"><div class="ttname"><a href="struct_x_c_e_r_h___b_i_t_s.html#a0435663ced1e35446a8c642ac368a085">XCERH_BITS::XCEH12</a></div><div class="ttdeci">Uint16 XCEH12</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:635</div></div>
<div class="ttc" id="struct_x_c_e_r_a___b_i_t_s_html_af7ef50f29e1d16f0f075eb1d4cc8252a"><div class="ttname"><a href="struct_x_c_e_r_a___b_i_t_s.html#af7ef50f29e1d16f0f075eb1d4cc8252a">XCERA_BITS::XCERA10</a></div><div class="ttdeci">Uint16 XCERA10</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:283</div></div>
<div class="ttc" id="union_m_c_r2___r_e_g_html_acabf7c1a5b7eea5d9551840bf6470e8a"><div class="ttname"><a href="union_m_c_r2___r_e_g.html#acabf7c1a5b7eea5d9551840bf6470e8a">MCR2_REG::bit</a></div><div class="ttdeci">struct MCR2_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:202</div></div>
<div class="ttc" id="struct_r_c_e_r_g___b_i_t_s_html_a93f7fab3cd6772a8ae9d0aea5fc67136"><div class="ttname"><a href="struct_r_c_e_r_g___b_i_t_s.html#a93f7fab3cd6772a8ae9d0aea5fc67136">RCERG_BITS::RCEG12</a></div><div class="ttdeci">Uint16 RCEG12</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:560</div></div>
<div class="ttc" id="struct_x_c_e_r_c___b_i_t_s_html_a11824d0102b44812d96cf138835f0b00"><div class="ttname"><a href="struct_x_c_e_r_c___b_i_t_s.html#a11824d0102b44812d96cf138835f0b00">XCERC_BITS::XCERC8</a></div><div class="ttdeci">Uint16 XCERC8</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:406</div></div>
<div class="ttc" id="struct_p_c_r___b_i_t_s_html_ac747d0c33878cadfa6b636fdc231ff80"><div class="ttname"><a href="struct_p_c_r___b_i_t_s.html#ac747d0c33878cadfa6b636fdc231ff80">PCR_BITS::FSRP</a></div><div class="ttdeci">Uint16 FSRP</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:325</div></div>
<div class="ttc" id="struct_s_r_g_r1___b_i_t_s_html"><div class="ttname"><a href="struct_s_r_g_r1___b_i_t_s.html">SRGR1_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:180</div></div>
<div class="ttc" id="struct_r_c_e_r_c___b_i_t_s_html_a7d9cf7799562e3679a1d418e60b62343"><div class="ttname"><a href="struct_r_c_e_r_c___b_i_t_s.html#a7d9cf7799562e3679a1d418e60b62343">RCERC_BITS::RCEC1</a></div><div class="ttdeci">Uint16 RCEC1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:349</div></div>
<div class="ttc" id="struct_p_c_r___b_i_t_s_html_a8758f73994f0b671f42e538d77c9dd54"><div class="ttname"><a href="struct_p_c_r___b_i_t_s.html#a8758f73994f0b671f42e538d77c9dd54">PCR_BITS::CLKRM</a></div><div class="ttdeci">Uint16 CLKRM</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:331</div></div>
<div class="ttc" id="union_r_c_r1___r_e_g_html"><div class="ttname"><a href="union_r_c_r1___r_e_g.html">RCR1_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:131</div></div>
<div class="ttc" id="struct_r_c_e_r_e___b_i_t_s_html_a38c00efe5afde95aa4b1c97ed66b8f0d"><div class="ttname"><a href="struct_r_c_e_r_e___b_i_t_s.html#a38c00efe5afde95aa4b1c97ed66b8f0d">RCERE_BITS::RCEE9</a></div><div class="ttdeci">Uint16 RCEE9</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:457</div></div>
<div class="ttc" id="struct_p_c_r___b_i_t_s_html_aa546e5c63a34224e556a1d936a990370"><div class="ttname"><a href="struct_p_c_r___b_i_t_s.html#aa546e5c63a34224e556a1d936a990370">PCR_BITS::CLKRP</a></div><div class="ttdeci">Uint16 CLKRP</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:323</div></div>
<div class="ttc" id="struct_p_c_r___b_i_t_s_html_a5928a328051c88b72678df28854b2422"><div class="ttname"><a href="struct_p_c_r___b_i_t_s.html#a5928a328051c88b72678df28854b2422">PCR_BITS::SCLKME</a></div><div class="ttdeci">Uint16 SCLKME</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:330</div></div>
<div class="ttc" id="struct_s_p_c_r1___b_i_t_s_html_abac8c809c3f8e96433391c9e27e46db1"><div class="ttname"><a href="struct_s_p_c_r1___b_i_t_s.html#abac8c809c3f8e96433391c9e27e46db1">SPCR1_BITS::RINTM</a></div><div class="ttdeci">Uint16 RINTM</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:94</div></div>
<div class="ttc" id="struct_x_c_e_r_a___b_i_t_s_html_a7763bae0737af48a0b1b4c6daa85bbe5"><div class="ttname"><a href="struct_x_c_e_r_a___b_i_t_s.html#a7763bae0737af48a0b1b4c6daa85bbe5">XCERA_BITS::XCERA15</a></div><div class="ttdeci">Uint16 XCERA15</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:288</div></div>
<div class="ttc" id="union_d_x_r2___r_e_g_html_a55b8a9180141a56fdd5c5d02edbeb756"><div class="ttname"><a href="union_d_x_r2___r_e_g.html#a55b8a9180141a56fdd5c5d02edbeb756">DXR2_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:54</div></div>
<div class="ttc" id="struct_s_r_g_r2___b_i_t_s_html_a7a4c30e857ed364050681bd066d68616"><div class="ttname"><a href="struct_s_r_g_r2___b_i_t_s.html#a7a4c30e857ed364050681bd066d68616">SRGR2_BITS::GSYNC</a></div><div class="ttdeci">Uint16 GSYNC</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:171</div></div>
<div class="ttc" id="struct_r_c_e_r_a___b_i_t_s_html_a873e78b783d647e903ae3883e846eb50"><div class="ttname"><a href="struct_r_c_e_r_a___b_i_t_s.html#a873e78b783d647e903ae3883e846eb50">RCERA_BITS::RCEA0</a></div><div class="ttdeci">Uint16 RCEA0</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:223</div></div>
<div class="ttc" id="struct_s_p_c_r1___b_i_t_s_html_a12da8f4e7bac0c5273909f3eb231e0f7"><div class="ttname"><a href="struct_s_p_c_r1___b_i_t_s.html#a12da8f4e7bac0c5273909f3eb231e0f7">SPCR1_BITS::RRST</a></div><div class="ttdeci">Uint16 RRST</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:90</div></div>
<div class="ttc" id="struct_x_c_r1___b_i_t_s_html"><div class="ttname"><a href="struct_x_c_r1___b_i_t_s.html">XCR1_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:153</div></div>
<div class="ttc" id="struct_x_c_e_r_b___b_i_t_s_html_a8d42c669d9241ca0c6b1c8c922964713"><div class="ttname"><a href="struct_x_c_e_r_b___b_i_t_s.html#a8d42c669d9241ca0c6b1c8c922964713">XCERB_BITS::XCERB2</a></div><div class="ttdeci">Uint16 XCERB2</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:300</div></div>
<div class="ttc" id="struct_r_c_e_r_f___b_i_t_s_html"><div class="ttname"><a href="struct_r_c_e_r_f___b_i_t_s.html">RCERF_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:472</div></div>
<div class="ttc" id="struct_p_c_r___b_i_t_s_html_ab55c4e9cafa2f163f98e86e0e33aa0a1"><div class="ttname"><a href="struct_p_c_r___b_i_t_s.html#ab55c4e9cafa2f163f98e86e0e33aa0a1">PCR_BITS::DR_STAT</a></div><div class="ttdeci">Uint16 DR_STAT</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:327</div></div>
<div class="ttc" id="struct_m_f_f_i_n_t___b_i_t_s_html"><div class="ttname"><a href="struct_m_f_f_i_n_t___b_i_t_s.html">MFFINT_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:648</div></div>
<div class="ttc" id="struct_x_c_e_r_e___b_i_t_s_html_a3923c3a2a0629b65ebda9eed740eddfd"><div class="ttname"><a href="struct_x_c_e_r_e___b_i_t_s.html#a3923c3a2a0629b65ebda9eed740eddfd">XCERE_BITS::XCERE3</a></div><div class="ttdeci">Uint16 XCERE3</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:501</div></div>
<div class="ttc" id="struct_r_c_e_r_e___b_i_t_s_html_a467fbb5508d0e6e368f308e4e2c17b01"><div class="ttname"><a href="struct_r_c_e_r_e___b_i_t_s.html#a467fbb5508d0e6e368f308e4e2c17b01">RCERE_BITS::RCEE12</a></div><div class="ttdeci">Uint16 RCEE12</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:460</div></div>
<div class="ttc" id="union_r_c_r2___r_e_g_html"><div class="ttname"><a href="union_r_c_r2___r_e_g.html">RCR2_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:118</div></div>
<div class="ttc" id="struct_r_c_e_r_e___b_i_t_s_html_ab10c7bdb8c58fc96b9b84e81b8ac8743"><div class="ttname"><a href="struct_r_c_e_r_e___b_i_t_s.html#ab10c7bdb8c58fc96b9b84e81b8ac8743">RCERE_BITS::RCEE14</a></div><div class="ttdeci">Uint16 RCEE14</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:462</div></div>
<div class="ttc" id="struct_x_c_e_r_d___b_i_t_s_html_a9616cac924264c4b73fd0d1fbdbce157"><div class="ttname"><a href="struct_x_c_e_r_d___b_i_t_s.html#a9616cac924264c4b73fd0d1fbdbce157">XCERD_BITS::XCERD7</a></div><div class="ttdeci">Uint16 XCERD7</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:430</div></div>
<div class="ttc" id="struct_p_c_r___b_i_t_s_html_a02b86dfb85e6ad375a080a40fa55b6a4"><div class="ttname"><a href="struct_p_c_r___b_i_t_s.html#a02b86dfb85e6ad375a080a40fa55b6a4">PCR_BITS::CLKXM</a></div><div class="ttdeci">Uint16 CLKXM</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:332</div></div>
<div class="ttc" id="struct_r_c_e_r_e___b_i_t_s_html_a46cf5fd9ad53052768d611da6b021f47"><div class="ttname"><a href="struct_r_c_e_r_e___b_i_t_s.html#a46cf5fd9ad53052768d611da6b021f47">RCERE_BITS::RCEE4</a></div><div class="ttdeci">Uint16 RCEE4</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:452</div></div>
<div class="ttc" id="struct_m_c_b_s_p___r_e_g_s_html_a8525c0c84cbbbc4d21ba664ac35914e4"><div class="ttname"><a href="struct_m_c_b_s_p___r_e_g_s.html#a8525c0c84cbbbc4d21ba664ac35914e4">MCBSP_REGS::DRR1</a></div><div class="ttdeci">union DRR1_REG DRR1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:666</div></div>
<div class="ttc" id="union_r_c_e_r_h___r_e_g_html_a9713509d92b7e177f91ecacb65401bcc"><div class="ttname"><a href="union_r_c_e_r_h___r_e_g.html#a9713509d92b7e177f91ecacb65401bcc">RCERH_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:592</div></div>
<div class="ttc" id="struct_x_c_e_r_d___b_i_t_s_html"><div class="ttname"><a href="struct_x_c_e_r_d___b_i_t_s.html">XCERD_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:422</div></div>
<div class="ttc" id="struct_s_p_c_r1___b_i_t_s_html"><div class="ttname"><a href="struct_s_p_c_r1___b_i_t_s.html">SPCR1_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:89</div></div>
<div class="ttc" id="struct_x_c_e_r_b___b_i_t_s_html_acbd35822a00c6bfbe0b38544fcfd8147"><div class="ttname"><a href="struct_x_c_e_r_b___b_i_t_s.html#acbd35822a00c6bfbe0b38544fcfd8147">XCERB_BITS::XCERB4</a></div><div class="ttdeci">Uint16 XCERB4</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:302</div></div>
<div class="ttc" id="union_x_c_e_r_b___r_e_g_html_accf2d694be9a6fdc219772bd63882070"><div class="ttname"><a href="union_x_c_e_r_b___r_e_g.html#accf2d694be9a6fdc219772bd63882070">XCERB_REG::bit</a></div><div class="ttdeci">struct XCERB_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:318</div></div>
<div class="ttc" id="union_x_c_e_r_d___r_e_g_html_a779c0db42b7fd5cbb17478dd5910f8c9"><div class="ttname"><a href="union_x_c_e_r_d___r_e_g.html#a779c0db42b7fd5cbb17478dd5910f8c9">XCERD_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:442</div></div>
<div class="ttc" id="struct_r_c_e_r_c___b_i_t_s_html_acb7d03e0b6fa42f7cbed580afb89c2e4"><div class="ttname"><a href="struct_r_c_e_r_c___b_i_t_s.html#acb7d03e0b6fa42f7cbed580afb89c2e4">RCERC_BITS::RCEC2</a></div><div class="ttdeci">Uint16 RCEC2</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:350</div></div>
<div class="ttc" id="struct_x_c_e_r_g___b_i_t_s_html_a83102824f70f5e98a7bde33900810d9a"><div class="ttname"><a href="struct_x_c_e_r_g___b_i_t_s.html#a83102824f70f5e98a7bde33900810d9a">XCERG_BITS::XCERG13</a></div><div class="ttdeci">Uint16 XCERG13</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:611</div></div>
<div class="ttc" id="struct_x_c_e_r_b___b_i_t_s_html_a6568077649bff16cdfec5e88112243b1"><div class="ttname"><a href="struct_x_c_e_r_b___b_i_t_s.html#a6568077649bff16cdfec5e88112243b1">XCERB_BITS::XCERB14</a></div><div class="ttdeci">Uint16 XCERB14</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:312</div></div>
<div class="ttc" id="union_x_c_r1___r_e_g_html_a502df39597587520b8a65ee7ecf9d221"><div class="ttname"><a href="union_x_c_r1___r_e_g.html#a502df39597587520b8a65ee7ecf9d221">XCR1_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:161</div></div>
<div class="ttc" id="union_x_c_e_r_a___r_e_g_html_a224bdb8acf23837f8790ebbc54cc9a7a"><div class="ttname"><a href="union_x_c_e_r_a___r_e_g.html#a224bdb8acf23837f8790ebbc54cc9a7a">XCERA_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:292</div></div>
<div class="ttc" id="struct_r_c_e_r_e___b_i_t_s_html_a58bd59d712ea07a4440bec076b88b0f7"><div class="ttname"><a href="struct_r_c_e_r_e___b_i_t_s.html#a58bd59d712ea07a4440bec076b88b0f7">RCERE_BITS::RCEE8</a></div><div class="ttdeci">Uint16 RCEE8</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:456</div></div>
<div class="ttc" id="struct_x_c_e_r_d___b_i_t_s_html_ae40d70e6100a29105f32c28ef3c9076b"><div class="ttname"><a href="struct_x_c_e_r_d___b_i_t_s.html#ae40d70e6100a29105f32c28ef3c9076b">XCERD_BITS::XCERD12</a></div><div class="ttdeci">Uint16 XCERD12</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:435</div></div>
<div class="ttc" id="struct_m_c_b_s_p___r_e_g_s_html_a9edcf839e2131e1d5ac33bec4dfdfbfd"><div class="ttname"><a href="struct_m_c_b_s_p___r_e_g_s.html#a9edcf839e2131e1d5ac33bec4dfdfbfd">MCBSP_REGS::SRGR2</a></div><div class="ttdeci">union SRGR2_REG SRGR2</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:675</div></div>
<div class="ttc" id="struct_r_c_e_r_e___b_i_t_s_html_a97e314586dc78bbb2e70ac1488a9cec0"><div class="ttname"><a href="struct_r_c_e_r_e___b_i_t_s.html#a97e314586dc78bbb2e70ac1488a9cec0">RCERE_BITS::RCEE15</a></div><div class="ttdeci">Uint16 RCEE15</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:463</div></div>
<div class="ttc" id="struct_x_c_r2___b_i_t_s_html_a4b82ae3ac2e4c94f13509edcff8d2fb9"><div class="ttname"><a href="struct_x_c_r2___b_i_t_s.html#a4b82ae3ac2e4c94f13509edcff8d2fb9">XCR2_BITS::XPHASE</a></div><div class="ttdeci">Uint16 XPHASE</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:144</div></div>
<div class="ttc" id="struct_x_c_e_r_d___b_i_t_s_html_a56634516eb7ed9bf981ba529fe12423f"><div class="ttname"><a href="struct_x_c_e_r_d___b_i_t_s.html#a56634516eb7ed9bf981ba529fe12423f">XCERD_BITS::XCERD0</a></div><div class="ttdeci">Uint16 XCERD0</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:423</div></div>
<div class="ttc" id="struct_r_c_e_r_a___b_i_t_s_html_aae5f1f0e2eaaa596ea59282a1272f893"><div class="ttname"><a href="struct_r_c_e_r_a___b_i_t_s.html#aae5f1f0e2eaaa596ea59282a1272f893">RCERA_BITS::RCEA12</a></div><div class="ttdeci">Uint16 RCEA12</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:235</div></div>
<div class="ttc" id="union_d_r_r1___r_e_g_html_aad82640f49b81a3b10fc4189b8099773"><div class="ttname"><a href="union_d_r_r1___r_e_g.html#aad82640f49b81a3b10fc4189b8099773">DRR1_REG::bit</a></div><div class="ttdeci">struct DRR1_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:44</div></div>
<div class="ttc" id="struct_x_c_e_r_h___b_i_t_s_html_ad6d7c7ff7f4e6290b6820b6b04465ac2"><div class="ttname"><a href="struct_x_c_e_r_h___b_i_t_s.html#ad6d7c7ff7f4e6290b6820b6b04465ac2">XCERH_BITS::XCEH13</a></div><div class="ttdeci">Uint16 XCEH13</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:636</div></div>
<div class="ttc" id="struct_s_p_c_r1___b_i_t_s_html_ae45db758df8d41708aae57f6997a7fdf"><div class="ttname"><a href="struct_s_p_c_r1___b_i_t_s.html#ae45db758df8d41708aae57f6997a7fdf">SPCR1_BITS::RSYNCERR</a></div><div class="ttdeci">Uint16 RSYNCERR</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:93</div></div>
<div class="ttc" id="struct_x_c_e_r_b___b_i_t_s_html_a2b90f87983f78cbcde96937f5b1d84c1"><div class="ttname"><a href="struct_x_c_e_r_b___b_i_t_s.html#a2b90f87983f78cbcde96937f5b1d84c1">XCERB_BITS::XCERB0</a></div><div class="ttdeci">Uint16 XCERB0</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:298</div></div>
<div class="ttc" id="struct_x_c_e_r_f___b_i_t_s_html_a34cb12f26ffd813af9a9f53e80d709e7"><div class="ttname"><a href="struct_x_c_e_r_f___b_i_t_s.html#a34cb12f26ffd813af9a9f53e80d709e7">XCERF_BITS::XCERF7</a></div><div class="ttdeci">Uint16 XCERF7</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:530</div></div>
<div class="ttc" id="struct_m_c_b_s_p___r_e_g_s_html_a5d025e4e26740643656e288b90f6eccd"><div class="ttname"><a href="struct_m_c_b_s_p___r_e_g_s.html#a5d025e4e26740643656e288b90f6eccd">MCBSP_REGS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1[4]</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:696</div></div>
<div class="ttc" id="struct_x_c_e_r_g___b_i_t_s_html_a5eca45f72de9429f2b6a7039551b1aab"><div class="ttname"><a href="struct_x_c_e_r_g___b_i_t_s.html#a5eca45f72de9429f2b6a7039551b1aab">XCERG_BITS::XCERG1</a></div><div class="ttdeci">Uint16 XCERG1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:599</div></div>
<div class="ttc" id="struct_x_c_e_r_g___b_i_t_s_html_a72f86f35b63523c803b483d8c8201f0b"><div class="ttname"><a href="struct_x_c_e_r_g___b_i_t_s.html#a72f86f35b63523c803b483d8c8201f0b">XCERG_BITS::XCERG9</a></div><div class="ttdeci">Uint16 XCERG9</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:607</div></div>
<div class="ttc" id="struct_x_c_e_r_c___b_i_t_s_html_ad22caa9c2fcb8601ef8bb965dd90a4cb"><div class="ttname"><a href="struct_x_c_e_r_c___b_i_t_s.html#ad22caa9c2fcb8601ef8bb965dd90a4cb">XCERC_BITS::XCERC13</a></div><div class="ttdeci">Uint16 XCERC13</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:411</div></div>
<div class="ttc" id="struct_r_c_e_r_b___b_i_t_s_html"><div class="ttname"><a href="struct_r_c_e_r_b___b_i_t_s.html">RCERB_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:247</div></div>
<div class="ttc" id="struct_m_c_b_s_p___r_e_g_s_html_a1c316e46d72eaa6dc758b4d65ff84f8c"><div class="ttname"><a href="struct_m_c_b_s_p___r_e_g_s.html#a1c316e46d72eaa6dc758b4d65ff84f8c">MCBSP_REGS::DXR2</a></div><div class="ttdeci">union DXR2_REG DXR2</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:667</div></div>
<div class="ttc" id="struct_m_c_b_s_p___r_e_g_s_html_a0458ca0aab06debfdb25e63ca91570da"><div class="ttname"><a href="struct_m_c_b_s_p___r_e_g_s.html#a0458ca0aab06debfdb25e63ca91570da">MCBSP_REGS::SPCR2</a></div><div class="ttdeci">union SPCR2_REG SPCR2</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:669</div></div>
<div class="ttc" id="struct_x_c_e_r_f___b_i_t_s_html_a210e494ec2d30bab95209dfb34a4b8ea"><div class="ttname"><a href="struct_x_c_e_r_f___b_i_t_s.html#a210e494ec2d30bab95209dfb34a4b8ea">XCERF_BITS::XCERF11</a></div><div class="ttdeci">Uint16 XCERF11</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:534</div></div>
<div class="ttc" id="struct_x_c_e_r_f___b_i_t_s_html_aa9411e04c7d7cf93f61dd9dbd829084b"><div class="ttname"><a href="struct_x_c_e_r_f___b_i_t_s.html#aa9411e04c7d7cf93f61dd9dbd829084b">XCERF_BITS::XCERF12</a></div><div class="ttdeci">Uint16 XCERF12</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:535</div></div>
<div class="ttc" id="union_s_r_g_r1___r_e_g_html_a691a0bda4acec94c96075b9bf44ac7fb"><div class="ttname"><a href="union_s_r_g_r1___r_e_g.html#a691a0bda4acec94c96075b9bf44ac7fb">SRGR1_REG::bit</a></div><div class="ttdeci">struct SRGR1_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:187</div></div>
<div class="ttc" id="union_m_c_r2___r_e_g_html_a60f7cfa70dd7106d4a6fcec891140035"><div class="ttname"><a href="union_m_c_r2___r_e_g.html#a60f7cfa70dd7106d4a6fcec891140035">MCR2_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:201</div></div>
<div class="ttc" id="struct_p_c_r___b_i_t_s_html_a8b3bb2c3ef8cd32be56374afd55e4332"><div class="ttname"><a href="struct_p_c_r___b_i_t_s.html#a8b3bb2c3ef8cd32be56374afd55e4332">PCR_BITS::IDEL_EN</a></div><div class="ttdeci">Uint16 IDEL_EN</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:337</div></div>
<div class="ttc" id="struct_r_c_e_r_e___b_i_t_s_html_a4a021330a20a8141b28a544a00bc5f7f"><div class="ttname"><a href="struct_r_c_e_r_e___b_i_t_s.html#a4a021330a20a8141b28a544a00bc5f7f">RCERE_BITS::RCEE1</a></div><div class="ttdeci">Uint16 RCEE1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:449</div></div>
<div class="ttc" id="struct_s_p_c_r1___b_i_t_s_html_a8081662e674b5fd6793138b41d8c24ae"><div class="ttname"><a href="struct_s_p_c_r1___b_i_t_s.html#a8081662e674b5fd6793138b41d8c24ae">SPCR1_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:95</div></div>
<div class="ttc" id="struct_r_c_e_r_f___b_i_t_s_html_a8ccf77beffa9fd241841bffb53d5c2e9"><div class="ttname"><a href="struct_r_c_e_r_f___b_i_t_s.html#a8ccf77beffa9fd241841bffb53d5c2e9">RCERF_BITS::RCEF2</a></div><div class="ttdeci">Uint16 RCEF2</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:475</div></div>
<div class="ttc" id="union_m_c_r1___r_e_g_html_a760617574a603d53a93f33fc1dfb3357"><div class="ttname"><a href="union_m_c_r1___r_e_g.html#a760617574a603d53a93f33fc1dfb3357">MCR1_REG::bit</a></div><div class="ttdeci">struct MCR1_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:218</div></div>
<div class="ttc" id="struct_x_c_e_r_c___b_i_t_s_html_a74ae4e133001493c4a5ebc6b42fe07f6"><div class="ttname"><a href="struct_x_c_e_r_c___b_i_t_s.html#a74ae4e133001493c4a5ebc6b42fe07f6">XCERC_BITS::XCERC11</a></div><div class="ttdeci">Uint16 XCERC11</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:409</div></div>
<div class="ttc" id="struct_r_c_e_r_c___b_i_t_s_html_af1102c76e1030f69429811e6e3960aa3"><div class="ttname"><a href="struct_r_c_e_r_c___b_i_t_s.html#af1102c76e1030f69429811e6e3960aa3">RCERC_BITS::RCEC13</a></div><div class="ttdeci">Uint16 RCEC13</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:361</div></div>
<div class="ttc" id="union_d_x_r1___r_e_g_html_a974c26fdecaf991763752ebf26d03417"><div class="ttname"><a href="union_d_x_r1___r_e_g.html#a974c26fdecaf991763752ebf26d03417">DXR1_REG::bit</a></div><div class="ttdeci">struct DXR1_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:66</div></div>
<div class="ttc" id="struct_x_c_e_r_f___b_i_t_s_html_a6c52636a6795496c61c94a7f506335dd"><div class="ttname"><a href="struct_x_c_e_r_f___b_i_t_s.html#a6c52636a6795496c61c94a7f506335dd">XCERF_BITS::XCERF10</a></div><div class="ttdeci">Uint16 XCERF10</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:533</div></div>
<div class="ttc" id="struct_x_c_e_r_g___b_i_t_s_html_a1d1cc388059a56f475d19463f8e14930"><div class="ttname"><a href="struct_x_c_e_r_g___b_i_t_s.html#a1d1cc388059a56f475d19463f8e14930">XCERG_BITS::XCERG15</a></div><div class="ttdeci">Uint16 XCERG15</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:613</div></div>
<div class="ttc" id="union_x_c_e_r_e___r_e_g_html_ab35e970bc8815c967a7afdc3835696a8"><div class="ttname"><a href="union_x_c_e_r_e___r_e_g.html#ab35e970bc8815c967a7afdc3835696a8">XCERE_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:517</div></div>
<div class="ttc" id="struct_x_c_e_r_a___b_i_t_s_html_a766ce7bdc0e695ff38e65b9b1967cfbe"><div class="ttname"><a href="struct_x_c_e_r_a___b_i_t_s.html#a766ce7bdc0e695ff38e65b9b1967cfbe">XCERA_BITS::XCERA9</a></div><div class="ttdeci">Uint16 XCERA9</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:282</div></div>
<div class="ttc" id="union_r_c_e_r_g___r_e_g_html_a61c1a034b526ae73361df996b251e92d"><div class="ttname"><a href="union_r_c_e_r_g___r_e_g.html#a61c1a034b526ae73361df996b251e92d">RCERG_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:567</div></div>
<div class="ttc" id="struct_m_c_r1___b_i_t_s_html_a815eb9f0241a9689855f281ac470fce1"><div class="ttname"><a href="struct_m_c_r1___b_i_t_s.html#a815eb9f0241a9689855f281ac470fce1">MCR1_BITS::RMCM</a></div><div class="ttdeci">Uint16 RMCM</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:207</div></div>
<div class="ttc" id="struct_m_c_b_s_p___r_e_g_s_html_a26e6ced244b0f00720e7a6de73446fad"><div class="ttname"><a href="struct_m_c_b_s_p___r_e_g_s.html#a26e6ced244b0f00720e7a6de73446fad">MCBSP_REGS::XCR2</a></div><div class="ttdeci">union XCR2_REG XCR2</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:673</div></div>
<div class="ttc" id="struct_x_c_e_r_f___b_i_t_s_html_a82e1e5592ac77b2b11e875d0bc68c353"><div class="ttname"><a href="struct_x_c_e_r_f___b_i_t_s.html#a82e1e5592ac77b2b11e875d0bc68c353">XCERF_BITS::XCERF6</a></div><div class="ttdeci">Uint16 XCERF6</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:529</div></div>
<div class="ttc" id="struct_r_c_e_r_h___b_i_t_s_html_a686faf6213e349df3de9ccbb2f3fb60b"><div class="ttname"><a href="struct_r_c_e_r_h___b_i_t_s.html#a686faf6213e349df3de9ccbb2f3fb60b">RCERH_BITS::RCEH8</a></div><div class="ttdeci">Uint16 RCEH8</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:581</div></div>
<div class="ttc" id="struct_r_c_e_r_c___b_i_t_s_html_a795315927bdcd68980deb8558ea1a323"><div class="ttname"><a href="struct_r_c_e_r_c___b_i_t_s.html#a795315927bdcd68980deb8558ea1a323">RCERC_BITS::RCEC6</a></div><div class="ttdeci">Uint16 RCEC6</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:354</div></div>
<div class="ttc" id="struct_r_c_e_r_d___b_i_t_s_html_ace49bf1ca366f472d0e33c604f9287a7"><div class="ttname"><a href="struct_r_c_e_r_d___b_i_t_s.html#ace49bf1ca366f472d0e33c604f9287a7">RCERD_BITS::RCED15</a></div><div class="ttdeci">Uint16 RCED15</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:388</div></div>
<div class="ttc" id="struct_x_c_e_r_c___b_i_t_s_html_ad81d504e7f9875b37013945e6b3fb758"><div class="ttname"><a href="struct_x_c_e_r_c___b_i_t_s.html#ad81d504e7f9875b37013945e6b3fb758">XCERC_BITS::XCERC12</a></div><div class="ttdeci">Uint16 XCERC12</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:410</div></div>
<div class="ttc" id="struct_d_r_r1___b_i_t_s_html"><div class="ttname"><a href="struct_d_r_r1___b_i_t_s.html">DRR1_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:37</div></div>
<div class="ttc" id="struct_x_c_e_r_a___b_i_t_s_html_a9c1b06e4f306e5fc9681020f4d815dae"><div class="ttname"><a href="struct_x_c_e_r_a___b_i_t_s.html#a9c1b06e4f306e5fc9681020f4d815dae">XCERA_BITS::XCERA11</a></div><div class="ttdeci">Uint16 XCERA11</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:284</div></div>
<div class="ttc" id="union_r_c_r1___r_e_g_html_a6126b4b87e2e223cb86111c91b19e172"><div class="ttname"><a href="union_r_c_r1___r_e_g.html#a6126b4b87e2e223cb86111c91b19e172">RCR1_REG::bit</a></div><div class="ttdeci">struct RCR1_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:133</div></div>
<div class="ttc" id="struct_r_c_e_r_a___b_i_t_s_html_ae1dfb650491600a6a01d6a88adce3690"><div class="ttname"><a href="struct_r_c_e_r_a___b_i_t_s.html#ae1dfb650491600a6a01d6a88adce3690">RCERA_BITS::RCEA11</a></div><div class="ttdeci">Uint16 RCEA11</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:234</div></div>
<div class="ttc" id="struct_m_c_b_s_p___r_e_g_s_html_aad55c90c38f0fbd7c28e0c393a1ca472"><div class="ttname"><a href="struct_m_c_b_s_p___r_e_g_s.html#aad55c90c38f0fbd7c28e0c393a1ca472">MCBSP_REGS::XCR1</a></div><div class="ttdeci">union XCR1_REG XCR1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:674</div></div>
<div class="ttc" id="struct_m_c_b_s_p___r_e_g_s_html_a75cc4624019349288a3ae147f40139e9"><div class="ttname"><a href="struct_m_c_b_s_p___r_e_g_s.html#a75cc4624019349288a3ae147f40139e9">MCBSP_REGS::XCERB</a></div><div class="ttdeci">union XCERB_REG XCERB</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:682</div></div>
<div class="ttc" id="struct_r_c_e_r_g___b_i_t_s_html_a31fbd3b906095e97b98eb2658e9e38ab"><div class="ttname"><a href="struct_r_c_e_r_g___b_i_t_s.html#a31fbd3b906095e97b98eb2658e9e38ab">RCERG_BITS::RCEG11</a></div><div class="ttdeci">Uint16 RCEG11</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:559</div></div>
<div class="ttc" id="struct_x_c_e_r_d___b_i_t_s_html_a9b918c5851f05299844212ea3a2cc279"><div class="ttname"><a href="struct_x_c_e_r_d___b_i_t_s.html#a9b918c5851f05299844212ea3a2cc279">XCERD_BITS::XCERD3</a></div><div class="ttdeci">Uint16 XCERD3</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:426</div></div>
<div class="ttc" id="struct_x_c_e_r_g___b_i_t_s_html"><div class="ttname"><a href="struct_x_c_e_r_g___b_i_t_s.html">XCERG_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:597</div></div>
<div class="ttc" id="struct_r_c_e_r_d___b_i_t_s_html_a3fdc14369c5845264dff9452be12e31e"><div class="ttname"><a href="struct_r_c_e_r_d___b_i_t_s.html#a3fdc14369c5845264dff9452be12e31e">RCERD_BITS::RCED10</a></div><div class="ttdeci">Uint16 RCED10</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:383</div></div>
<div class="ttc" id="struct_r_c_e_r_f___b_i_t_s_html_af920db9f1c9ed46eb163fd643072d392"><div class="ttname"><a href="struct_r_c_e_r_f___b_i_t_s.html#af920db9f1c9ed46eb163fd643072d392">RCERF_BITS::RCEF4</a></div><div class="ttdeci">Uint16 RCEF4</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:477</div></div>
<div class="ttc" id="struct_r_c_e_r_g___b_i_t_s_html_ad7dc6d2bf680f8c9fa3d2980a3ed27ac"><div class="ttname"><a href="struct_r_c_e_r_g___b_i_t_s.html#ad7dc6d2bf680f8c9fa3d2980a3ed27ac">RCERG_BITS::RCEG10</a></div><div class="ttdeci">Uint16 RCEG10</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:558</div></div>
<div class="ttc" id="struct_x_c_e_r_a___b_i_t_s_html_acf9d9b88fae7bbdba1275f7a98177a06"><div class="ttname"><a href="struct_x_c_e_r_a___b_i_t_s.html#acf9d9b88fae7bbdba1275f7a98177a06">XCERA_BITS::XCERA8</a></div><div class="ttdeci">Uint16 XCERA8</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:281</div></div>
<div class="ttc" id="struct_m_c_b_s_p___r_e_g_s_html_a79869b5866813faa040686bb7901f05b"><div class="ttname"><a href="struct_m_c_b_s_p___r_e_g_s.html#a79869b5866813faa040686bb7901f05b">MCBSP_REGS::RCERE</a></div><div class="ttdeci">union RCERE_REG RCERE</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:688</div></div>
<div class="ttc" id="struct_r_c_r2___b_i_t_s_html"><div class="ttname"><a href="struct_r_c_r2___b_i_t_s.html">RCR2_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:109</div></div>
<div class="ttc" id="struct_m_c_b_s_p___r_e_g_s_html_a3b33280ba0c56ed0b3184793f11527b4"><div class="ttname"><a href="struct_m_c_b_s_p___r_e_g_s.html#a3b33280ba0c56ed0b3184793f11527b4">MCBSP_REGS::MFFINT</a></div><div class="ttdeci">union MFFINT_REG MFFINT</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:697</div></div>
<div class="ttc" id="struct_m_c_b_s_p___r_e_g_s_html"><div class="ttname"><a href="struct_m_c_b_s_p___r_e_g_s.html">MCBSP_REGS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:664</div></div>
<div class="ttc" id="struct_m_c_b_s_p___r_e_g_s_html_af8cfb2ab1a8c0573c24d932c00cda94c"><div class="ttname"><a href="struct_m_c_b_s_p___r_e_g_s.html#af8cfb2ab1a8c0573c24d932c00cda94c">MCBSP_REGS::RCERA</a></div><div class="ttdeci">union RCERA_REG RCERA</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:679</div></div>
<div class="ttc" id="struct_r_c_e_r_d___b_i_t_s_html"><div class="ttname"><a href="struct_r_c_e_r_d___b_i_t_s.html">RCERD_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:372</div></div>
<div class="ttc" id="struct_r_c_e_r_f___b_i_t_s_html_aefb238e8d9fb422dcdcdd83449d3c48e"><div class="ttname"><a href="struct_r_c_e_r_f___b_i_t_s.html#aefb238e8d9fb422dcdcdd83449d3c48e">RCERF_BITS::RCEF6</a></div><div class="ttdeci">Uint16 RCEF6</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:479</div></div>
<div class="ttc" id="struct_x_c_e_r_f___b_i_t_s_html_ad50b600d7b88d7ecf4700fd525df0080"><div class="ttname"><a href="struct_x_c_e_r_f___b_i_t_s.html#ad50b600d7b88d7ecf4700fd525df0080">XCERF_BITS::XCERF15</a></div><div class="ttdeci">Uint16 XCERF15</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:538</div></div>
<div class="ttc" id="struct_r_c_e_r_b___b_i_t_s_html_af3083c967bdead3c5df883ed7d47c666"><div class="ttname"><a href="struct_r_c_e_r_b___b_i_t_s.html#af3083c967bdead3c5df883ed7d47c666">RCERB_BITS::RCEB10</a></div><div class="ttdeci">Uint16 RCEB10</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:258</div></div>
<div class="ttc" id="struct_r_c_r1___b_i_t_s_html_a0a7093ae73c7ad21567db066f96c786a"><div class="ttname"><a href="struct_r_c_r1___b_i_t_s.html#a0a7093ae73c7ad21567db066f96c786a">RCR1_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:125</div></div>
<div class="ttc" id="struct_r_c_e_r_g___b_i_t_s_html_ac7e8c66490a11cf78d2d84137c4c1199"><div class="ttname"><a href="struct_r_c_e_r_g___b_i_t_s.html#ac7e8c66490a11cf78d2d84137c4c1199">RCERG_BITS::RCEG0</a></div><div class="ttdeci">Uint16 RCEG0</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:548</div></div>
<div class="ttc" id="struct_r_c_e_r_d___b_i_t_s_html_a66f286b379bd7e100cd55ab6f83ec9d2"><div class="ttname"><a href="struct_r_c_e_r_d___b_i_t_s.html#a66f286b379bd7e100cd55ab6f83ec9d2">RCERD_BITS::RCED0</a></div><div class="ttdeci">Uint16 RCED0</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:373</div></div>
<div class="ttc" id="union_s_r_g_r1___r_e_g_html_ae6e182897e279e039ef992eb95906b12"><div class="ttname"><a href="union_s_r_g_r1___r_e_g.html#ae6e182897e279e039ef992eb95906b12">SRGR1_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:186</div></div>
<div class="ttc" id="struct_x_c_e_r_a___b_i_t_s_html_af977fa387df779e23de5fa41c21cd7ed"><div class="ttname"><a href="struct_x_c_e_r_a___b_i_t_s.html#af977fa387df779e23de5fa41c21cd7ed">XCERA_BITS::XCERA12</a></div><div class="ttdeci">Uint16 XCERA12</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:285</div></div>
<div class="ttc" id="struct_r_c_e_r_f___b_i_t_s_html_acc67a2372e717f6cf51aca88b687a3e7"><div class="ttname"><a href="struct_r_c_e_r_f___b_i_t_s.html#acc67a2372e717f6cf51aca88b687a3e7">RCERF_BITS::RCEF0</a></div><div class="ttdeci">Uint16 RCEF0</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:473</div></div>
<div class="ttc" id="union_d_r_r2___r_e_g_html_a6e4e548a06243d73f5cc3141f28fa374"><div class="ttname"><a href="union_d_r_r2___r_e_g.html#a6e4e548a06243d73f5cc3141f28fa374">DRR2_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:32</div></div>
<div class="ttc" id="struct_r_c_e_r_f___b_i_t_s_html_afb046e3988d58ba8187cfb1f5652e7c8"><div class="ttname"><a href="struct_r_c_e_r_f___b_i_t_s.html#afb046e3988d58ba8187cfb1f5652e7c8">RCERF_BITS::RCEF13</a></div><div class="ttdeci">Uint16 RCEF13</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:486</div></div>
<div class="ttc" id="struct_x_c_e_r_e___b_i_t_s_html_a7c2bc9ee573735e86f89b2b53a0965d5"><div class="ttname"><a href="struct_x_c_e_r_e___b_i_t_s.html#a7c2bc9ee573735e86f89b2b53a0965d5">XCERE_BITS::XCERE11</a></div><div class="ttdeci">Uint16 XCERE11</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:509</div></div>
<div class="ttc" id="struct_r_c_e_r_b___b_i_t_s_html_a7a3bd13264e0ff0439b6e52b2523de9b"><div class="ttname"><a href="struct_r_c_e_r_b___b_i_t_s.html#a7a3bd13264e0ff0439b6e52b2523de9b">RCERB_BITS::RCEB6</a></div><div class="ttdeci">Uint16 RCEB6</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:254</div></div>
<div class="ttc" id="struct_x_c_e_r_h___b_i_t_s_html_a83262ec8531262f849cb4bcf2aecf24a"><div class="ttname"><a href="struct_x_c_e_r_h___b_i_t_s.html#a83262ec8531262f849cb4bcf2aecf24a">XCERH_BITS::XCEH2</a></div><div class="ttdeci">Uint16 XCEH2</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:625</div></div>
<div class="ttc" id="union_x_c_r2___r_e_g_html_a80a4ce4b2e6f5feef0ad6746ea8d2584"><div class="ttname"><a href="union_x_c_r2___r_e_g.html#a80a4ce4b2e6f5feef0ad6746ea8d2584">XCR2_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:148</div></div>
<div class="ttc" id="struct_r_c_e_r_a___b_i_t_s_html_accf99d5977771fe639b8cb86a442459c"><div class="ttname"><a href="struct_r_c_e_r_a___b_i_t_s.html#accf99d5977771fe639b8cb86a442459c">RCERA_BITS::RCEA3</a></div><div class="ttdeci">Uint16 RCEA3</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:226</div></div>
<div class="ttc" id="struct_r_c_e_r_e___b_i_t_s_html_a19bf4d13d2e390928bd87ae13cac4af2"><div class="ttname"><a href="struct_r_c_e_r_e___b_i_t_s.html#a19bf4d13d2e390928bd87ae13cac4af2">RCERE_BITS::RCEE2</a></div><div class="ttdeci">Uint16 RCEE2</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:450</div></div>
<div class="ttc" id="struct_x_c_e_r_e___b_i_t_s_html_af836ac77351100499a7698d4d64f56b5"><div class="ttname"><a href="struct_x_c_e_r_e___b_i_t_s.html#af836ac77351100499a7698d4d64f56b5">XCERE_BITS::XCERE9</a></div><div class="ttdeci">Uint16 XCERE9</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:507</div></div>
<div class="ttc" id="struct_x_c_e_r_a___b_i_t_s_html_a056d2b3650bde03103de57428664fce7"><div class="ttname"><a href="struct_x_c_e_r_a___b_i_t_s.html#a056d2b3650bde03103de57428664fce7">XCERA_BITS::XCERA5</a></div><div class="ttdeci">Uint16 XCERA5</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:278</div></div>
<div class="ttc" id="struct_r_c_e_r_a___b_i_t_s_html_aa433713c8ea7ee5806aa5c9cb6ec02ea"><div class="ttname"><a href="struct_r_c_e_r_a___b_i_t_s.html#aa433713c8ea7ee5806aa5c9cb6ec02ea">RCERA_BITS::RCEA1</a></div><div class="ttdeci">Uint16 RCEA1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:224</div></div>
<div class="ttc" id="struct_s_p_c_r2___b_i_t_s_html_a1d084c3dfd75cd486464ab0d59ea60df"><div class="ttname"><a href="struct_s_p_c_r2___b_i_t_s.html#a1d084c3dfd75cd486464ab0d59ea60df">SPCR2_BITS::XRST</a></div><div class="ttdeci">Uint16 XRST</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:71</div></div>
<div class="ttc" id="union_x_c_e_r_a___r_e_g_html_a6451c4bd8feaf803b31899881c7f4215"><div class="ttname"><a href="union_x_c_e_r_a___r_e_g.html#a6451c4bd8feaf803b31899881c7f4215">XCERA_REG::bit</a></div><div class="ttdeci">struct XCERA_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:293</div></div>
<div class="ttc" id="struct_x_c_r2___b_i_t_s_html"><div class="ttname"><a href="struct_x_c_r2___b_i_t_s.html">XCR2_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:138</div></div>
<div class="ttc" id="struct_m_c_b_s_p___r_e_g_s_html_a6b0b14fb015f09d3b12a1b8c81fb5e4e"><div class="ttname"><a href="struct_m_c_b_s_p___r_e_g_s.html#a6b0b14fb015f09d3b12a1b8c81fb5e4e">MCBSP_REGS::MCR1</a></div><div class="ttdeci">union MCR1_REG MCR1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:678</div></div>
<div class="ttc" id="struct_r_c_e_r_h___b_i_t_s_html_a6073c89d88b5a9a7045b9bd0b7ea9f48"><div class="ttname"><a href="struct_r_c_e_r_h___b_i_t_s.html#a6073c89d88b5a9a7045b9bd0b7ea9f48">RCERH_BITS::RCEH1</a></div><div class="ttdeci">Uint16 RCEH1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:574</div></div>
<div class="ttc" id="struct_m_f_f_i_n_t___b_i_t_s_html_a6553e7674a77763dee29b597db063953"><div class="ttname"><a href="struct_m_f_f_i_n_t___b_i_t_s.html#a6553e7674a77763dee29b597db063953">MFFINT_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:652</div></div>
<div class="ttc" id="struct_r_c_r1___b_i_t_s_html_a5997e83558e0dc6eaf5e3c9b90bd6adc"><div class="ttname"><a href="struct_r_c_r1___b_i_t_s.html#a5997e83558e0dc6eaf5e3c9b90bd6adc">RCR1_BITS::RWDLEN1</a></div><div class="ttdeci">Uint16 RWDLEN1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:126</div></div>
<div class="ttc" id="union_r_c_e_r_e___r_e_g_html_a5258fd4c545d5f1b99a1ba2d5e23da58"><div class="ttname"><a href="union_r_c_e_r_e___r_e_g.html#a5258fd4c545d5f1b99a1ba2d5e23da58">RCERE_REG::bit</a></div><div class="ttdeci">struct RCERE_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:468</div></div>
<div class="ttc" id="struct_r_c_e_r_f___b_i_t_s_html_afd5d0dcd8d903e1294381e8488bbac83"><div class="ttname"><a href="struct_r_c_e_r_f___b_i_t_s.html#afd5d0dcd8d903e1294381e8488bbac83">RCERF_BITS::RCEF11</a></div><div class="ttdeci">Uint16 RCEF11</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:484</div></div>
<div class="ttc" id="union_x_c_e_r_d___r_e_g_html_ab2ef4c8c6749f5f9e353dc9e43448717"><div class="ttname"><a href="union_x_c_e_r_d___r_e_g.html#ab2ef4c8c6749f5f9e353dc9e43448717">XCERD_REG::bit</a></div><div class="ttdeci">struct XCERD_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:443</div></div>
<div class="ttc" id="union_d_x_r1___r_e_g_html_a579f3a80d0eae6afbe3b6ac8488d46f2"><div class="ttname"><a href="union_d_x_r1___r_e_g.html#a579f3a80d0eae6afbe3b6ac8488d46f2">DXR1_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:65</div></div>
<div class="ttc" id="struct_r_c_e_r_h___b_i_t_s_html_a030be8564cdd0caaa765310e7d4deef3"><div class="ttname"><a href="struct_r_c_e_r_h___b_i_t_s.html#a030be8564cdd0caaa765310e7d4deef3">RCERH_BITS::RCEH6</a></div><div class="ttdeci">Uint16 RCEH6</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:579</div></div>
<div class="ttc" id="union_r_c_e_r_e___r_e_g_html_a8df0a4f8bc3b5192068c9b6413caa41c"><div class="ttname"><a href="union_r_c_e_r_e___r_e_g.html#a8df0a4f8bc3b5192068c9b6413caa41c">RCERE_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:467</div></div>
<div class="ttc" id="struct_x_c_e_r_c___b_i_t_s_html_ab1dbcbfaf9e8c0148617395f10e547d0"><div class="ttname"><a href="struct_x_c_e_r_c___b_i_t_s.html#ab1dbcbfaf9e8c0148617395f10e547d0">XCERC_BITS::XCERC10</a></div><div class="ttdeci">Uint16 XCERC10</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:408</div></div>
<div class="ttc" id="struct_x_c_e_r_a___b_i_t_s_html_ad1e3e874cf6ce79418903ac29b3c2f94"><div class="ttname"><a href="struct_x_c_e_r_a___b_i_t_s.html#ad1e3e874cf6ce79418903ac29b3c2f94">XCERA_BITS::XCERA3</a></div><div class="ttdeci">Uint16 XCERA3</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:276</div></div>
<div class="ttc" id="struct_r_c_e_r_e___b_i_t_s_html_a206aedcafc0c797a96bcc9dfd6508c73"><div class="ttname"><a href="struct_r_c_e_r_e___b_i_t_s.html#a206aedcafc0c797a96bcc9dfd6508c73">RCERE_BITS::RCEE10</a></div><div class="ttdeci">Uint16 RCEE10</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:458</div></div>
<div class="ttc" id="struct_x_c_r2___b_i_t_s_html_ae255e345525325b6d66d2fea105cc9e1"><div class="ttname"><a href="struct_x_c_r2___b_i_t_s.html#ae255e345525325b6d66d2fea105cc9e1">XCR2_BITS::XDATDLY</a></div><div class="ttdeci">Uint16 XDATDLY</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:139</div></div>
<div class="ttc" id="union_d_r_r2___r_e_g_html_a5f70b721f96a1a4e1727b20f37f6d3a1"><div class="ttname"><a href="union_d_r_r2___r_e_g.html#a5f70b721f96a1a4e1727b20f37f6d3a1">DRR2_REG::bit</a></div><div class="ttdeci">struct DRR2_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:33</div></div>
<div class="ttc" id="struct_r_c_r2___b_i_t_s_html_a872f3388b7e09d028a7b57c8e3265c14"><div class="ttname"><a href="struct_r_c_r2___b_i_t_s.html#a872f3388b7e09d028a7b57c8e3265c14">RCR2_BITS::RCOMPAND</a></div><div class="ttdeci">Uint16 RCOMPAND</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:112</div></div>
<div class="ttc" id="struct_m_c_b_s_p___r_e_g_s_html_a6116b7250033605cfbe9e15a562c9b71"><div class="ttname"><a href="struct_m_c_b_s_p___r_e_g_s.html#a6116b7250033605cfbe9e15a562c9b71">MCBSP_REGS::RCR1</a></div><div class="ttdeci">union RCR1_REG RCR1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:672</div></div>
<div class="ttc" id="struct_m_c_r2___b_i_t_s_html_a256b1e80f8b87f2b388f9c09e9038740"><div class="ttname"><a href="struct_m_c_r2___b_i_t_s.html#a256b1e80f8b87f2b388f9c09e9038740">MCR2_BITS::XMCME</a></div><div class="ttdeci">Uint16 XMCME</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:196</div></div>
<div class="ttc" id="struct_x_c_e_r_b___b_i_t_s_html_a1171855f5cbdf112cc7917d76bb49934"><div class="ttname"><a href="struct_x_c_e_r_b___b_i_t_s.html#a1171855f5cbdf112cc7917d76bb49934">XCERB_BITS::XCERB1</a></div><div class="ttdeci">Uint16 XCERB1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:299</div></div>
<div class="ttc" id="struct_x_c_e_r_e___b_i_t_s_html_ab59c92b26ef54bb7cbae61ba59e2c8cd"><div class="ttname"><a href="struct_x_c_e_r_e___b_i_t_s.html#ab59c92b26ef54bb7cbae61ba59e2c8cd">XCERE_BITS::XCERE5</a></div><div class="ttdeci">Uint16 XCERE5</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:503</div></div>
<div class="ttc" id="struct_s_p_c_r1___b_i_t_s_html_a1ae9e2cc5016dc18ea003add054d48ae"><div class="ttname"><a href="struct_s_p_c_r1___b_i_t_s.html#a1ae9e2cc5016dc18ea003add054d48ae">SPCR1_BITS::DXENA</a></div><div class="ttdeci">Uint16 DXENA</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:96</div></div>
<div class="ttc" id="struct_m_c_r1___b_i_t_s_html_aed1b51460a5f1e89a312c59fd51d581c"><div class="ttname"><a href="struct_m_c_r1___b_i_t_s.html#aed1b51460a5f1e89a312c59fd51d581c">MCR1_BITS::rsvd</a></div><div class="ttdeci">Uint16 rsvd</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:208</div></div>
<div class="ttc" id="struct_x_c_e_r_b___b_i_t_s_html_ac8d4c1310054f85b442fd2ec251c3a18"><div class="ttname"><a href="struct_x_c_e_r_b___b_i_t_s.html#ac8d4c1310054f85b442fd2ec251c3a18">XCERB_BITS::XCERB3</a></div><div class="ttdeci">Uint16 XCERB3</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:301</div></div>
<div class="ttc" id="struct_r_c_e_r_e___b_i_t_s_html_a8bf23d89f3b093a44b715c2c036ded1d"><div class="ttname"><a href="struct_r_c_e_r_e___b_i_t_s.html#a8bf23d89f3b093a44b715c2c036ded1d">RCERE_BITS::RCEE13</a></div><div class="ttdeci">Uint16 RCEE13</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:461</div></div>
<div class="ttc" id="struct_r_c_e_r_g___b_i_t_s_html_a6e9a4642c25b895982d556ad4b9b5955"><div class="ttname"><a href="struct_r_c_e_r_g___b_i_t_s.html#a6e9a4642c25b895982d556ad4b9b5955">RCERG_BITS::RCEG2</a></div><div class="ttdeci">Uint16 RCEG2</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:550</div></div>
<div class="ttc" id="struct_m_c_b_s_p___r_e_g_s_html_a421c1eb8900f754bd9f036d30a2968e0"><div class="ttname"><a href="struct_m_c_b_s_p___r_e_g_s.html#a421c1eb8900f754bd9f036d30a2968e0">MCBSP_REGS::XCERF</a></div><div class="ttdeci">union XCERF_REG XCERF</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:691</div></div>
<div class="ttc" id="struct_r_c_e_r_f___b_i_t_s_html_ae24d7604f56945af0ecab3d46cc7fd08"><div class="ttname"><a href="struct_r_c_e_r_f___b_i_t_s.html#ae24d7604f56945af0ecab3d46cc7fd08">RCERF_BITS::RCEF1</a></div><div class="ttdeci">Uint16 RCEF1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:474</div></div>
<div class="ttc" id="struct_r_c_r2___b_i_t_s_html_a34203dc15bd8448fdabe8a6e0a570249"><div class="ttname"><a href="struct_r_c_r2___b_i_t_s.html#a34203dc15bd8448fdabe8a6e0a570249">RCR2_BITS::RWDLEN2</a></div><div class="ttdeci">Uint16 RWDLEN2</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:113</div></div>
<div class="ttc" id="struct_s_p_c_r2___b_i_t_s_html_a4d1d107922c016393459a39fec3861a4"><div class="ttname"><a href="struct_s_p_c_r2___b_i_t_s.html#a4d1d107922c016393459a39fec3861a4">SPCR2_BITS::GRST</a></div><div class="ttdeci">Uint16 GRST</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:76</div></div>
<div class="ttc" id="struct_x_c_e_r_b___b_i_t_s_html_ad80e8bea88e146526b09a5e500b2b2e0"><div class="ttname"><a href="struct_x_c_e_r_b___b_i_t_s.html#ad80e8bea88e146526b09a5e500b2b2e0">XCERB_BITS::XCERB10</a></div><div class="ttdeci">Uint16 XCERB10</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:308</div></div>
<div class="ttc" id="struct_r_c_r2___b_i_t_s_html_afb694fa2566a9714261ff1c8f178cf69"><div class="ttname"><a href="struct_r_c_r2___b_i_t_s.html#afb694fa2566a9714261ff1c8f178cf69">RCR2_BITS::RFRLEN2</a></div><div class="ttdeci">Uint16 RFRLEN2</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:114</div></div>
<div class="ttc" id="struct_r_c_e_r_e___b_i_t_s_html_a16e0752fe213f6b96f243f046ed6b277"><div class="ttname"><a href="struct_r_c_e_r_e___b_i_t_s.html#a16e0752fe213f6b96f243f046ed6b277">RCERE_BITS::RCEE7</a></div><div class="ttdeci">Uint16 RCEE7</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:455</div></div>
<div class="ttc" id="struct_d_r_r2___b_i_t_s_html_a54657429cbaf29936d6f0f4d7fa2e39a"><div class="ttname"><a href="struct_d_r_r2___b_i_t_s.html#a54657429cbaf29936d6f0f4d7fa2e39a">DRR2_BITS::HWHB</a></div><div class="ttdeci">Uint16 HWHB</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:28</div></div>
<div class="ttc" id="struct_x_c_e_r_h___b_i_t_s_html_aef3ba0fe4adb2869aee72322c3dc99ef"><div class="ttname"><a href="struct_x_c_e_r_h___b_i_t_s.html#aef3ba0fe4adb2869aee72322c3dc99ef">XCERH_BITS::XCEH8</a></div><div class="ttdeci">Uint16 XCEH8</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:631</div></div>
<div class="ttc" id="struct_r_c_e_r_c___b_i_t_s_html_aa83398c1987b19cbad995401d0c119a8"><div class="ttname"><a href="struct_r_c_e_r_c___b_i_t_s.html#aa83398c1987b19cbad995401d0c119a8">RCERC_BITS::RCEC8</a></div><div class="ttdeci">Uint16 RCEC8</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:356</div></div>
<div class="ttc" id="struct_r_c_e_r_g___b_i_t_s_html"><div class="ttname"><a href="struct_r_c_e_r_g___b_i_t_s.html">RCERG_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:547</div></div>
<div class="ttc" id="union_p_c_r___r_e_g_html_a98bf8dfc2915261a7150e035d3c183b9"><div class="ttname"><a href="union_p_c_r___r_e_g.html#a98bf8dfc2915261a7150e035d3c183b9">PCR_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:342</div></div>
<div class="ttc" id="struct_r_c_e_r_a___b_i_t_s_html_aa000b70c7fa56ee7d50e366959db5572"><div class="ttname"><a href="struct_r_c_e_r_a___b_i_t_s.html#aa000b70c7fa56ee7d50e366959db5572">RCERA_BITS::RCEA4</a></div><div class="ttdeci">Uint16 RCEA4</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:227</div></div>
<div class="ttc" id="struct_x_c_r1___b_i_t_s_html_ac40b01a0a0f2c84ebc86e4bd77c8aaa3"><div class="ttname"><a href="struct_x_c_r1___b_i_t_s.html#ac40b01a0a0f2c84ebc86e4bd77c8aaa3">XCR1_BITS::XWDLEN1</a></div><div class="ttdeci">Uint16 XWDLEN1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:155</div></div>
<div class="ttc" id="union_x_c_r2___r_e_g_html_ad770d7c461f1bc88673a8ab1c8c547fb"><div class="ttname"><a href="union_x_c_r2___r_e_g.html#ad770d7c461f1bc88673a8ab1c8c547fb">XCR2_REG::bit</a></div><div class="ttdeci">struct XCR2_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:149</div></div>
<div class="ttc" id="struct_x_c_e_r_h___b_i_t_s_html_adc58c9decb6bb289603a70e4c91ce922"><div class="ttname"><a href="struct_x_c_e_r_h___b_i_t_s.html#adc58c9decb6bb289603a70e4c91ce922">XCERH_BITS::XCEH5</a></div><div class="ttdeci">Uint16 XCEH5</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:628</div></div>
<div class="ttc" id="struct_x_c_e_r_d___b_i_t_s_html_a772f0696e99026aa920f35e87f8c1dd1"><div class="ttname"><a href="struct_x_c_e_r_d___b_i_t_s.html#a772f0696e99026aa920f35e87f8c1dd1">XCERD_BITS::XCERD11</a></div><div class="ttdeci">Uint16 XCERD11</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:434</div></div>
<div class="ttc" id="struct_r_c_e_r_a___b_i_t_s_html_ad847206c4280c3eb29ab2cd233acf811"><div class="ttname"><a href="struct_r_c_e_r_a___b_i_t_s.html#ad847206c4280c3eb29ab2cd233acf811">RCERA_BITS::RCEA5</a></div><div class="ttdeci">Uint16 RCEA5</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:228</div></div>
<div class="ttc" id="struct_r_c_e_r_c___b_i_t_s_html_aa129a2a4483edb457141bb51a91b53db"><div class="ttname"><a href="struct_r_c_e_r_c___b_i_t_s.html#aa129a2a4483edb457141bb51a91b53db">RCERC_BITS::RCEC14</a></div><div class="ttdeci">Uint16 RCEC14</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:362</div></div>
<div class="ttc" id="struct_x_c_e_r_e___b_i_t_s_html_a1dd27273efef14e741394601d63bb3fe"><div class="ttname"><a href="struct_x_c_e_r_e___b_i_t_s.html#a1dd27273efef14e741394601d63bb3fe">XCERE_BITS::XCERE1</a></div><div class="ttdeci">Uint16 XCERE1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:499</div></div>
<div class="ttc" id="struct_r_c_e_r_h___b_i_t_s_html_a8e7d25667c992f5e033bb24d4617c118"><div class="ttname"><a href="struct_r_c_e_r_h___b_i_t_s.html#a8e7d25667c992f5e033bb24d4617c118">RCERH_BITS::RCEH0</a></div><div class="ttdeci">Uint16 RCEH0</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:573</div></div>
<div class="ttc" id="struct_m_c_b_s_p___r_e_g_s_html_ad5fae1b193662bf6451390d6ad7b4243"><div class="ttname"><a href="struct_m_c_b_s_p___r_e_g_s.html#ad5fae1b193662bf6451390d6ad7b4243">MCBSP_REGS::SPCR1</a></div><div class="ttdeci">union SPCR1_REG SPCR1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:670</div></div>
<div class="ttc" id="struct_m_c_r2___b_i_t_s_html_a856100ee023d940d8395f4d148ed9a03"><div class="ttname"><a href="struct_m_c_r2___b_i_t_s.html#a856100ee023d940d8395f4d148ed9a03">MCR2_BITS::rsvd</a></div><div class="ttdeci">Uint16 rsvd</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:197</div></div>
<div class="ttc" id="union_d_r_r2___r_e_g_html"><div class="ttname"><a href="union_d_r_r2___r_e_g.html">DRR2_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:31</div></div>
<div class="ttc" id="struct_r_c_e_r_d___b_i_t_s_html_a4a7bc6db9f0e381fb8060cad8517358e"><div class="ttname"><a href="struct_r_c_e_r_d___b_i_t_s.html#a4a7bc6db9f0e381fb8060cad8517358e">RCERD_BITS::RCED9</a></div><div class="ttdeci">Uint16 RCED9</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:382</div></div>
<div class="ttc" id="struct_x_c_e_r_a___b_i_t_s_html_a38c83387da8ba9a14e437f88b74fef4f"><div class="ttname"><a href="struct_x_c_e_r_a___b_i_t_s.html#a38c83387da8ba9a14e437f88b74fef4f">XCERA_BITS::XCERA1</a></div><div class="ttdeci">Uint16 XCERA1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:274</div></div>
<div class="ttc" id="struct_x_c_e_r_d___b_i_t_s_html_af497908c7d70cf41f8fd09a2a2b29df3"><div class="ttname"><a href="struct_x_c_e_r_d___b_i_t_s.html#af497908c7d70cf41f8fd09a2a2b29df3">XCERD_BITS::XCERD9</a></div><div class="ttdeci">Uint16 XCERD9</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:432</div></div>
<div class="ttc" id="struct_x_c_e_r_d___b_i_t_s_html_a8aef7e8812dd5586c792520e8ce00273"><div class="ttname"><a href="struct_x_c_e_r_d___b_i_t_s.html#a8aef7e8812dd5586c792520e8ce00273">XCERD_BITS::XCERD15</a></div><div class="ttdeci">Uint16 XCERD15</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:438</div></div>
<div class="ttc" id="struct_x_c_e_r_g___b_i_t_s_html_a7d9b45eb8584b1dcb0b439c1db029608"><div class="ttname"><a href="struct_x_c_e_r_g___b_i_t_s.html#a7d9b45eb8584b1dcb0b439c1db029608">XCERG_BITS::XCERG14</a></div><div class="ttdeci">Uint16 XCERG14</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:612</div></div>
<div class="ttc" id="union_d_r_r1___r_e_g_html"><div class="ttname"><a href="union_d_r_r1___r_e_g.html">DRR1_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:42</div></div>
<div class="ttc" id="struct_s_p_c_r2___b_i_t_s_html_a24c553aabdae376203edcee37cda237d"><div class="ttname"><a href="struct_s_p_c_r2___b_i_t_s.html#a24c553aabdae376203edcee37cda237d">SPCR2_BITS::XEMPTY</a></div><div class="ttdeci">Uint16 XEMPTY</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:73</div></div>
<div class="ttc" id="union_r_c_e_r_c___r_e_g_html_adcbd8e2a5ea8c03490707dd6170cc7fc"><div class="ttname"><a href="union_r_c_e_r_c___r_e_g.html#adcbd8e2a5ea8c03490707dd6170cc7fc">RCERC_REG::bit</a></div><div class="ttdeci">struct RCERC_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:368</div></div>
<div class="ttc" id="struct_x_c_e_r_e___b_i_t_s_html_a504a49d985fc79458d61a489936e8cfa"><div class="ttname"><a href="struct_x_c_e_r_e___b_i_t_s.html#a504a49d985fc79458d61a489936e8cfa">XCERE_BITS::XCERE10</a></div><div class="ttdeci">Uint16 XCERE10</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:508</div></div>
<div class="ttc" id="struct_r_c_e_r_h___b_i_t_s_html_aa5a21fb55e88ff6218881e1e3df27469"><div class="ttname"><a href="struct_r_c_e_r_h___b_i_t_s.html#aa5a21fb55e88ff6218881e1e3df27469">RCERH_BITS::RCEH15</a></div><div class="ttdeci">Uint16 RCEH15</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:588</div></div>
<div class="ttc" id="struct_r_c_e_r_h___b_i_t_s_html_abe57853ead18c8176014b4367df577d5"><div class="ttname"><a href="struct_r_c_e_r_h___b_i_t_s.html#abe57853ead18c8176014b4367df577d5">RCERH_BITS::RCEH13</a></div><div class="ttdeci">Uint16 RCEH13</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:586</div></div>
<div class="ttc" id="union_m_c_r1___r_e_g_html_a6ac5f975046681322e533e7dbc91067f"><div class="ttname"><a href="union_m_c_r1___r_e_g.html#a6ac5f975046681322e533e7dbc91067f">MCR1_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:217</div></div>
<div class="ttc" id="union_m_c_r1___r_e_g_html"><div class="ttname"><a href="union_m_c_r1___r_e_g.html">MCR1_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:216</div></div>
<div class="ttc" id="struct_x_c_e_r_f___b_i_t_s_html_ae58a96441fdca115aff56ca60c4dd155"><div class="ttname"><a href="struct_x_c_e_r_f___b_i_t_s.html#ae58a96441fdca115aff56ca60c4dd155">XCERF_BITS::XCERF3</a></div><div class="ttdeci">Uint16 XCERF3</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:526</div></div>
<div class="ttc" id="union_r_c_e_r_b___r_e_g_html_a5f8c95011c047d666c0ad95ca719f322"><div class="ttname"><a href="union_r_c_e_r_b___r_e_g.html#a5f8c95011c047d666c0ad95ca719f322">RCERB_REG::bit</a></div><div class="ttdeci">struct RCERB_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:268</div></div>
<div class="ttc" id="struct_s_r_g_r2___b_i_t_s_html_abe6462a3a5bc8b6e627136e31b8b7f67"><div class="ttname"><a href="struct_s_r_g_r2___b_i_t_s.html#abe6462a3a5bc8b6e627136e31b8b7f67">SRGR2_BITS::FPER</a></div><div class="ttdeci">Uint16 FPER</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:167</div></div>
<div class="ttc" id="union_m_c_r2___r_e_g_html"><div class="ttname"><a href="union_m_c_r2___r_e_g.html">MCR2_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:200</div></div>
<div class="ttc" id="struct_p_c_r___b_i_t_s_html_a095c3730557e29e25c06001c8999e69e"><div class="ttname"><a href="struct_p_c_r___b_i_t_s.html#a095c3730557e29e25c06001c8999e69e">PCR_BITS::rsvd</a></div><div class="ttdeci">Uint16 rsvd</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:338</div></div>
<div class="ttc" id="struct_r_c_e_r_h___b_i_t_s_html_a44caf669097884caf8a9be79211357aa"><div class="ttname"><a href="struct_r_c_e_r_h___b_i_t_s.html#a44caf669097884caf8a9be79211357aa">RCERH_BITS::RCEH11</a></div><div class="ttdeci">Uint16 RCEH11</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:584</div></div>
<div class="ttc" id="struct_s_p_c_r2___b_i_t_s_html_a7bba9722509c449e87de81317bf1b8f1"><div class="ttname"><a href="struct_s_p_c_r2___b_i_t_s.html#a7bba9722509c449e87de81317bf1b8f1">SPCR2_BITS::XINTM</a></div><div class="ttdeci">Uint16 XINTM</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:75</div></div>
<div class="ttc" id="struct_r_c_e_r_g___b_i_t_s_html_a262b2bc03ef92d7a0e7e827b1ba79d8b"><div class="ttname"><a href="struct_r_c_e_r_g___b_i_t_s.html#a262b2bc03ef92d7a0e7e827b1ba79d8b">RCERG_BITS::RCEG5</a></div><div class="ttdeci">Uint16 RCEG5</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:553</div></div>
<div class="ttc" id="struct_x_c_e_r_h___b_i_t_s_html"><div class="ttname"><a href="struct_x_c_e_r_h___b_i_t_s.html">XCERH_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:622</div></div>
<div class="ttc" id="struct_r_c_e_r_h___b_i_t_s_html_afe6ed08f069fe2b53ef4aedfc42bb289"><div class="ttname"><a href="struct_r_c_e_r_h___b_i_t_s.html#afe6ed08f069fe2b53ef4aedfc42bb289">RCERH_BITS::RCEH12</a></div><div class="ttdeci">Uint16 RCEH12</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:585</div></div>
<div class="ttc" id="struct_r_c_e_r_b___b_i_t_s_html_aa52684c702000f5d7ef90482ebda9bf1"><div class="ttname"><a href="struct_r_c_e_r_b___b_i_t_s.html#aa52684c702000f5d7ef90482ebda9bf1">RCERB_BITS::RCEB2</a></div><div class="ttdeci">Uint16 RCEB2</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:250</div></div>
<div class="ttc" id="struct_m_c_b_s_p___r_e_g_s_html_ada0072b2ab619562d004fea1976e153e"><div class="ttname"><a href="struct_m_c_b_s_p___r_e_g_s.html#ada0072b2ab619562d004fea1976e153e">MCBSP_REGS::DXR1</a></div><div class="ttdeci">union DXR1_REG DXR1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:668</div></div>
<div class="ttc" id="struct_r_c_e_r_a___b_i_t_s_html_ae30b73469cc5baefd55d28b8561fec67"><div class="ttname"><a href="struct_r_c_e_r_a___b_i_t_s.html#ae30b73469cc5baefd55d28b8561fec67">RCERA_BITS::RCEA6</a></div><div class="ttdeci">Uint16 RCEA6</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:229</div></div>
<div class="ttc" id="struct_m_c_b_s_p___r_e_g_s_html_a74bbdd93d85309d200efea8435ab2a0e"><div class="ttname"><a href="struct_m_c_b_s_p___r_e_g_s.html#a74bbdd93d85309d200efea8435ab2a0e">MCBSP_REGS::XCERH</a></div><div class="ttdeci">union XCERH_REG XCERH</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:695</div></div>
<div class="ttc" id="struct_x_c_e_r_e___b_i_t_s_html_a26dea34161c6a433e475e8bad3d6fa4a"><div class="ttname"><a href="struct_x_c_e_r_e___b_i_t_s.html#a26dea34161c6a433e475e8bad3d6fa4a">XCERE_BITS::XCERE13</a></div><div class="ttdeci">Uint16 XCERE13</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:511</div></div>
<div class="ttc" id="union_x_c_e_r_b___r_e_g_html_a21c75797e78f1655e09cba004c6bcd46"><div class="ttname"><a href="union_x_c_e_r_b___r_e_g.html#a21c75797e78f1655e09cba004c6bcd46">XCERB_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:317</div></div>
<div class="ttc" id="struct_p_c_r___b_i_t_s_html_ab14e3f2ec8f7df06e1275db3294294c9"><div class="ttname"><a href="struct_p_c_r___b_i_t_s.html#ab14e3f2ec8f7df06e1275db3294294c9">PCR_BITS::FSXP</a></div><div class="ttdeci">Uint16 FSXP</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:326</div></div>
<div class="ttc" id="struct_x_c_r1___b_i_t_s_html_ae8daa7b16dcbf6ecbc431b8a6e3fe0d1"><div class="ttname"><a href="struct_x_c_r1___b_i_t_s.html#ae8daa7b16dcbf6ecbc431b8a6e3fe0d1">XCR1_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:157</div></div>
<div class="ttc" id="struct_x_c_e_r_g___b_i_t_s_html_a7ec97f50aba7e39ead3cc3e7be722a53"><div class="ttname"><a href="struct_x_c_e_r_g___b_i_t_s.html#a7ec97f50aba7e39ead3cc3e7be722a53">XCERG_BITS::XCERG6</a></div><div class="ttdeci">Uint16 XCERG6</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:604</div></div>
<div class="ttc" id="struct_x_c_e_r_f___b_i_t_s_html_aa80b2676d6f652a460e673f9fe0fa083"><div class="ttname"><a href="struct_x_c_e_r_f___b_i_t_s.html#aa80b2676d6f652a460e673f9fe0fa083">XCERF_BITS::XCERF9</a></div><div class="ttdeci">Uint16 XCERF9</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:532</div></div>
<div class="ttc" id="struct_s_r_g_r2___b_i_t_s_html_ad8ea5f38a2aba7d6200c1eba7e6a949a"><div class="ttname"><a href="struct_s_r_g_r2___b_i_t_s.html#ad8ea5f38a2aba7d6200c1eba7e6a949a">SRGR2_BITS::rsvd</a></div><div class="ttdeci">Uint16 rsvd</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:170</div></div>
<div class="ttc" id="struct_r_c_e_r_e___b_i_t_s_html_ad2db1b9eadf51fde66ddb430f88e3005"><div class="ttname"><a href="struct_r_c_e_r_e___b_i_t_s.html#ad2db1b9eadf51fde66ddb430f88e3005">RCERE_BITS::RCEE0</a></div><div class="ttdeci">Uint16 RCEE0</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:448</div></div>
<div class="ttc" id="struct_x_c_e_r_a___b_i_t_s_html_a451dea94fa48732f5582615c6ba934c2"><div class="ttname"><a href="struct_x_c_e_r_a___b_i_t_s.html#a451dea94fa48732f5582615c6ba934c2">XCERA_BITS::XCERA4</a></div><div class="ttdeci">Uint16 XCERA4</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:277</div></div>
<div class="ttc" id="struct_m_c_r2___b_i_t_s_html_a9e488bb916be1b4489f92b1c5b5c01e2"><div class="ttname"><a href="struct_m_c_r2___b_i_t_s.html#a9e488bb916be1b4489f92b1c5b5c01e2">MCR2_BITS::XMCM</a></div><div class="ttdeci">Uint16 XMCM</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:192</div></div>
<div class="ttc" id="union_x_c_e_r_g___r_e_g_html_a8983c46c2cfa15746ed0dc7cb5f509c0"><div class="ttname"><a href="union_x_c_e_r_g___r_e_g.html#a8983c46c2cfa15746ed0dc7cb5f509c0">XCERG_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:617</div></div>
<div class="ttc" id="struct_r_c_e_r_d___b_i_t_s_html_a11c5f9e2f5434adfe34756195759ee19"><div class="ttname"><a href="struct_r_c_e_r_d___b_i_t_s.html#a11c5f9e2f5434adfe34756195759ee19">RCERD_BITS::RCED8</a></div><div class="ttdeci">Uint16 RCED8</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:381</div></div>
<div class="ttc" id="struct_r_c_e_r_d___b_i_t_s_html_a8a031a9b2a9c7eb67962236af53ed694"><div class="ttname"><a href="struct_r_c_e_r_d___b_i_t_s.html#a8a031a9b2a9c7eb67962236af53ed694">RCERD_BITS::RCED2</a></div><div class="ttdeci">Uint16 RCED2</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:375</div></div>
<div class="ttc" id="union_r_c_e_r_a___r_e_g_html"><div class="ttname"><a href="union_r_c_e_r_a___r_e_g.html">RCERA_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:241</div></div>
<div class="ttc" id="struct_d_x_r2___b_i_t_s_html"><div class="ttname"><a href="struct_d_x_r2___b_i_t_s.html">DXR2_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:48</div></div>
<div class="ttc" id="struct_m_c_b_s_p___r_e_g_s_html_a039e5e124554363de2cd0ad15333673f"><div class="ttname"><a href="struct_m_c_b_s_p___r_e_g_s.html#a039e5e124554363de2cd0ad15333673f">MCBSP_REGS::RCERD</a></div><div class="ttdeci">union RCERD_REG RCERD</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:685</div></div>
<div class="ttc" id="struct_x_c_e_r_b___b_i_t_s_html_a56568d3403db515113113c040b2b5ed2"><div class="ttname"><a href="struct_x_c_e_r_b___b_i_t_s.html#a56568d3403db515113113c040b2b5ed2">XCERB_BITS::XCERB6</a></div><div class="ttdeci">Uint16 XCERB6</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:304</div></div>
<div class="ttc" id="struct_m_c_r1___b_i_t_s_html_a946c847f4ce0d993049db5c00ce805a1"><div class="ttname"><a href="struct_m_c_r1___b_i_t_s.html#a946c847f4ce0d993049db5c00ce805a1">MCR1_BITS::RPBBLK</a></div><div class="ttdeci">Uint16 RPBBLK</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:211</div></div>
<div class="ttc" id="struct_r_c_e_r_c___b_i_t_s_html_a403ca82b7da1aacee605d4cb2db1c553"><div class="ttname"><a href="struct_r_c_e_r_c___b_i_t_s.html#a403ca82b7da1aacee605d4cb2db1c553">RCERC_BITS::RCEC0</a></div><div class="ttdeci">Uint16 RCEC0</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:348</div></div>
<div class="ttc" id="union_r_c_e_r_a___r_e_g_html_a06ffef10d3a1207b5452aa740e1b1367"><div class="ttname"><a href="union_r_c_e_r_a___r_e_g.html#a06ffef10d3a1207b5452aa740e1b1367">RCERA_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:242</div></div>
<div class="ttc" id="struct_m_c_b_s_p___r_e_g_s_html_a2a492e51131b3e651c7b4cee60ac51d0"><div class="ttname"><a href="struct_m_c_b_s_p___r_e_g_s.html#a2a492e51131b3e651c7b4cee60ac51d0">MCBSP_REGS::MCR2</a></div><div class="ttdeci">union MCR2_REG MCR2</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:677</div></div>
<div class="ttc" id="struct_x_c_e_r_h___b_i_t_s_html_a6bb73949b5e9b7d15824051825657d62"><div class="ttname"><a href="struct_x_c_e_r_h___b_i_t_s.html#a6bb73949b5e9b7d15824051825657d62">XCERH_BITS::XCEH4</a></div><div class="ttdeci">Uint16 XCEH4</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:627</div></div>
<div class="ttc" id="union_r_c_e_r_f___r_e_g_html_a54ec13832825b35ec562939bb8f8854a"><div class="ttname"><a href="union_r_c_e_r_f___r_e_g.html#a54ec13832825b35ec562939bb8f8854a">RCERF_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:492</div></div>
<div class="ttc" id="union_m_f_f_i_n_t___r_e_g_html_af6607d10da16d7ec763ebddcd59829db"><div class="ttname"><a href="union_m_f_f_i_n_t___r_e_g.html#af6607d10da16d7ec763ebddcd59829db">MFFINT_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:656</div></div>
<div class="ttc" id="struct_x_c_e_r_e___b_i_t_s_html_a4a706ef27bd882a847c11df16b997ae8"><div class="ttname"><a href="struct_x_c_e_r_e___b_i_t_s.html#a4a706ef27bd882a847c11df16b997ae8">XCERE_BITS::XCERE12</a></div><div class="ttdeci">Uint16 XCERE12</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:510</div></div>
<div class="ttc" id="struct_r_c_e_r_c___b_i_t_s_html_aebd955377c71bcd968baf993f4008a48"><div class="ttname"><a href="struct_r_c_e_r_c___b_i_t_s.html#aebd955377c71bcd968baf993f4008a48">RCERC_BITS::RCEC12</a></div><div class="ttdeci">Uint16 RCEC12</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:360</div></div>
<div class="ttc" id="union_d_x_r2___r_e_g_html"><div class="ttname"><a href="union_d_x_r2___r_e_g.html">DXR2_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:53</div></div>
<div class="ttc" id="struct_x_c_e_r_d___b_i_t_s_html_a6b40535f4823975122a160f4daf8a0c4"><div class="ttname"><a href="struct_x_c_e_r_d___b_i_t_s.html#a6b40535f4823975122a160f4daf8a0c4">XCERD_BITS::XCERD2</a></div><div class="ttdeci">Uint16 XCERD2</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:425</div></div>
<div class="ttc" id="union_x_c_e_r_f___r_e_g_html_a3fab8db5eee4d5236d950f2573a14a58"><div class="ttname"><a href="union_x_c_e_r_f___r_e_g.html#a3fab8db5eee4d5236d950f2573a14a58">XCERF_REG::bit</a></div><div class="ttdeci">struct XCERF_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:543</div></div>
<div class="ttc" id="union_r_c_e_r_b___r_e_g_html"><div class="ttname"><a href="union_r_c_e_r_b___r_e_g.html">RCERB_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:266</div></div>
<div class="ttc" id="struct_x_c_e_r_h___b_i_t_s_html_a42b09cb7e154e45e86fb6e624ce94277"><div class="ttname"><a href="struct_x_c_e_r_h___b_i_t_s.html#a42b09cb7e154e45e86fb6e624ce94277">XCERH_BITS::XCEH7</a></div><div class="ttdeci">Uint16 XCEH7</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:630</div></div>
<div class="ttc" id="struct_r_c_e_r_h___b_i_t_s_html_a9bcb799c9bf389cb9232fab107b20ec5"><div class="ttname"><a href="struct_r_c_e_r_h___b_i_t_s.html#a9bcb799c9bf389cb9232fab107b20ec5">RCERH_BITS::RCEH3</a></div><div class="ttdeci">Uint16 RCEH3</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:576</div></div>
<div class="ttc" id="union_d_x_r1___r_e_g_html"><div class="ttname"><a href="union_d_x_r1___r_e_g.html">DXR1_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:64</div></div>
<div class="ttc" id="union_r_c_r2___r_e_g_html_a170efacde358a85089d1bf927abccf94"><div class="ttname"><a href="union_r_c_r2___r_e_g.html#a170efacde358a85089d1bf927abccf94">RCR2_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:119</div></div>
<div class="ttc" id="union_r_c_e_r_c___r_e_g_html_a5ab7190e274af8ddac88eaee9dea7482"><div class="ttname"><a href="union_r_c_e_r_c___r_e_g.html#a5ab7190e274af8ddac88eaee9dea7482">RCERC_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:367</div></div>
<div class="ttc" id="union_r_c_e_r_f___r_e_g_html"><div class="ttname"><a href="union_r_c_e_r_f___r_e_g.html">RCERF_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:491</div></div>
<div class="ttc" id="union_r_c_e_r_c___r_e_g_html"><div class="ttname"><a href="union_r_c_e_r_c___r_e_g.html">RCERC_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:366</div></div>
<div class="ttc" id="struct_x_c_e_r_c___b_i_t_s_html_a6ae3d2b18e37460f7597d6fa94f0c77b"><div class="ttname"><a href="struct_x_c_e_r_c___b_i_t_s.html#a6ae3d2b18e37460f7597d6fa94f0c77b">XCERC_BITS::XCERC5</a></div><div class="ttdeci">Uint16 XCERC5</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:403</div></div>
<div class="ttc" id="struct_r_c_e_r_c___b_i_t_s_html_affdcc7925c04083936902a5d1ffdb0aa"><div class="ttname"><a href="struct_r_c_e_r_c___b_i_t_s.html#affdcc7925c04083936902a5d1ffdb0aa">RCERC_BITS::RCEC9</a></div><div class="ttdeci">Uint16 RCEC9</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:357</div></div>
<div class="ttc" id="union_r_c_e_r_e___r_e_g_html"><div class="ttname"><a href="union_r_c_e_r_e___r_e_g.html">RCERE_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:466</div></div>
<div class="ttc" id="union_r_c_e_r_g___r_e_g_html"><div class="ttname"><a href="union_r_c_e_r_g___r_e_g.html">RCERG_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:566</div></div>
<div class="ttc" id="union_r_c_e_r_d___r_e_g_html"><div class="ttname"><a href="union_r_c_e_r_d___r_e_g.html">RCERD_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:391</div></div>
<div class="ttc" id="struct_r_c_e_r_c___b_i_t_s_html_a028fca5f02ba66d42ae6343f422213d3"><div class="ttname"><a href="struct_r_c_e_r_c___b_i_t_s.html#a028fca5f02ba66d42ae6343f422213d3">RCERC_BITS::RCEC10</a></div><div class="ttdeci">Uint16 RCEC10</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:358</div></div>
<div class="ttc" id="struct_x_c_e_r_a___b_i_t_s_html_a16d8406df0482fea5a4629138825faff"><div class="ttname"><a href="struct_x_c_e_r_a___b_i_t_s.html#a16d8406df0482fea5a4629138825faff">XCERA_BITS::XCERA13</a></div><div class="ttdeci">Uint16 XCERA13</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:286</div></div>
<div class="ttc" id="struct_x_c_e_r_c___b_i_t_s_html_a5e56b471be0cde43bf806f965b86e54a"><div class="ttname"><a href="struct_x_c_e_r_c___b_i_t_s.html#a5e56b471be0cde43bf806f965b86e54a">XCERC_BITS::XCERC0</a></div><div class="ttdeci">Uint16 XCERC0</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:398</div></div>
<div class="ttc" id="struct_r_c_e_r_e___b_i_t_s_html_a2d842b4153759fc77380844d5100e545"><div class="ttname"><a href="struct_r_c_e_r_e___b_i_t_s.html#a2d842b4153759fc77380844d5100e545">RCERE_BITS::RCEE3</a></div><div class="ttdeci">Uint16 RCEE3</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:451</div></div>
<div class="ttc" id="union_r_c_e_r_h___r_e_g_html"><div class="ttname"><a href="union_r_c_e_r_h___r_e_g.html">RCERH_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:591</div></div>
<div class="ttc" id="struct_r_c_e_r_b___b_i_t_s_html_aedacf82b20c12e0316d35f9a5b01b32a"><div class="ttname"><a href="struct_r_c_e_r_b___b_i_t_s.html#aedacf82b20c12e0316d35f9a5b01b32a">RCERB_BITS::RCEB14</a></div><div class="ttdeci">Uint16 RCEB14</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:262</div></div>
<div class="ttc" id="struct_x_c_e_r_d___b_i_t_s_html_af60dc2cf5efd89e252693cf56e6c8168"><div class="ttname"><a href="struct_x_c_e_r_d___b_i_t_s.html#af60dc2cf5efd89e252693cf56e6c8168">XCERD_BITS::XCERD6</a></div><div class="ttdeci">Uint16 XCERD6</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:429</div></div>
<div class="ttc" id="union_s_r_g_r2___r_e_g_html_a8a4ebb0b0a047ffe147ae580b585ef10"><div class="ttname"><a href="union_s_r_g_r2___r_e_g.html#a8a4ebb0b0a047ffe147ae580b585ef10">SRGR2_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:175</div></div>
<div class="ttc" id="struct_x_c_e_r_g___b_i_t_s_html_ab0d504d9c7b3502b9d6e42de48d4a7cb"><div class="ttname"><a href="struct_x_c_e_r_g___b_i_t_s.html#ab0d504d9c7b3502b9d6e42de48d4a7cb">XCERG_BITS::XCERG8</a></div><div class="ttdeci">Uint16 XCERG8</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:606</div></div>
<div class="ttc" id="struct_x_c_e_r_d___b_i_t_s_html_a8be456b72e4396738e0dc05032a07479"><div class="ttname"><a href="struct_x_c_e_r_d___b_i_t_s.html#a8be456b72e4396738e0dc05032a07479">XCERD_BITS::XCERD13</a></div><div class="ttdeci">Uint16 XCERD13</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:436</div></div>
<div class="ttc" id="struct_s_r_g_r2___b_i_t_s_html_aea1c2a5bd5f03db780280d379c5bcba8"><div class="ttname"><a href="struct_s_r_g_r2___b_i_t_s.html#aea1c2a5bd5f03db780280d379c5bcba8">SRGR2_BITS::FSGM</a></div><div class="ttdeci">Uint16 FSGM</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:168</div></div>
<div class="ttc" id="struct_r_c_e_r_f___b_i_t_s_html_a168ef8c3d05b32f16425fdc544654ed1"><div class="ttname"><a href="struct_r_c_e_r_f___b_i_t_s.html#a168ef8c3d05b32f16425fdc544654ed1">RCERF_BITS::RCEF14</a></div><div class="ttdeci">Uint16 RCEF14</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:487</div></div>
<div class="ttc" id="struct_r_c_e_r_b___b_i_t_s_html_aa67ace46a5a4a938b486aed4395a9fbb"><div class="ttname"><a href="struct_r_c_e_r_b___b_i_t_s.html#aa67ace46a5a4a938b486aed4395a9fbb">RCERB_BITS::RCEB1</a></div><div class="ttdeci">Uint16 RCEB1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:249</div></div>
<div class="ttc" id="struct_x_c_e_r_g___b_i_t_s_html_a2359f3522a8b36d7680a4516be275809"><div class="ttname"><a href="struct_x_c_e_r_g___b_i_t_s.html#a2359f3522a8b36d7680a4516be275809">XCERG_BITS::XCERG12</a></div><div class="ttdeci">Uint16 XCERG12</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:610</div></div>
<div class="ttc" id="struct_r_c_e_r_b___b_i_t_s_html_a33f9ee7c5bfcac20343576cafdd5c6f4"><div class="ttname"><a href="struct_r_c_e_r_b___b_i_t_s.html#a33f9ee7c5bfcac20343576cafdd5c6f4">RCERB_BITS::RCEB13</a></div><div class="ttdeci">Uint16 RCEB13</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:261</div></div>
<div class="ttc" id="struct_r_c_e_r_g___b_i_t_s_html_a7305f122d5a1a477b07d083bf390f211"><div class="ttname"><a href="struct_r_c_e_r_g___b_i_t_s.html#a7305f122d5a1a477b07d083bf390f211">RCERG_BITS::RCEG15</a></div><div class="ttdeci">Uint16 RCEG15</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:563</div></div>
<div class="ttc" id="struct_m_c_b_s_p___r_e_g_s_html_a14eb5ad610ad5b5488e491590d6adce1"><div class="ttname"><a href="struct_m_c_b_s_p___r_e_g_s.html#a14eb5ad610ad5b5488e491590d6adce1">MCBSP_REGS::XCERD</a></div><div class="ttdeci">union XCERD_REG XCERD</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:687</div></div>
<div class="ttc" id="struct_x_c_e_r_h___b_i_t_s_html_a704810aeec0e508faffb1348b2a2c13f"><div class="ttname"><a href="struct_x_c_e_r_h___b_i_t_s.html#a704810aeec0e508faffb1348b2a2c13f">XCERH_BITS::XCEH1</a></div><div class="ttdeci">Uint16 XCEH1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:624</div></div>
<div class="ttc" id="struct_x_c_e_r_e___b_i_t_s_html_ac2d2ce4f6b28a6a240e7f7fb95eeb559"><div class="ttname"><a href="struct_x_c_e_r_e___b_i_t_s.html#ac2d2ce4f6b28a6a240e7f7fb95eeb559">XCERE_BITS::XCERE2</a></div><div class="ttdeci">Uint16 XCERE2</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:500</div></div>
<div class="ttc" id="struct_x_c_e_r_h___b_i_t_s_html_a6b1263d151ad0967ad93e9909042da8d"><div class="ttname"><a href="struct_x_c_e_r_h___b_i_t_s.html#a6b1263d151ad0967ad93e9909042da8d">XCERH_BITS::XCEH11</a></div><div class="ttdeci">Uint16 XCEH11</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:634</div></div>
<div class="ttc" id="struct_x_c_e_r_h___b_i_t_s_html_a58b19077363fb579fc56406a2c61d3a1"><div class="ttname"><a href="struct_x_c_e_r_h___b_i_t_s.html#a58b19077363fb579fc56406a2c61d3a1">XCERH_BITS::XCEH3</a></div><div class="ttdeci">Uint16 XCEH3</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:626</div></div>
<div class="ttc" id="struct_m_f_f_i_n_t___b_i_t_s_html_ae1e81c03d8d986f4b6147abb15294540"><div class="ttname"><a href="struct_m_f_f_i_n_t___b_i_t_s.html#ae1e81c03d8d986f4b6147abb15294540">MFFINT_BITS::RINT</a></div><div class="ttdeci">Uint16 RINT</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:651</div></div>
<div class="ttc" id="struct_r_c_e_r_a___b_i_t_s_html_afd4eb8c65d02cae66f56f93adb2c6531"><div class="ttname"><a href="struct_r_c_e_r_a___b_i_t_s.html#afd4eb8c65d02cae66f56f93adb2c6531">RCERA_BITS::RCEA14</a></div><div class="ttdeci">Uint16 RCEA14</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:237</div></div>
<div class="ttc" id="union_x_c_r1___r_e_g_html"><div class="ttname"><a href="union_x_c_r1___r_e_g.html">XCR1_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:160</div></div>
<div class="ttc" id="union_r_c_e_r_d___r_e_g_html_aae937319ea59b1c24984dfe68516292c"><div class="ttname"><a href="union_r_c_e_r_d___r_e_g.html#aae937319ea59b1c24984dfe68516292c">RCERD_REG::bit</a></div><div class="ttdeci">struct RCERD_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:393</div></div>
<div class="ttc" id="struct_d_x_r1___b_i_t_s_html_ac14a61a37392d8c80b54d26572cc4fbf"><div class="ttname"><a href="struct_d_x_r1___b_i_t_s.html#ac14a61a37392d8c80b54d26572cc4fbf">DXR1_BITS::LWLB</a></div><div class="ttdeci">Uint16 LWLB</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:60</div></div>
<div class="ttc" id="struct_r_c_e_r_b___b_i_t_s_html_acd4863a6f245dc914c9d933ce08226a9"><div class="ttname"><a href="struct_r_c_e_r_b___b_i_t_s.html#acd4863a6f245dc914c9d933ce08226a9">RCERB_BITS::RCEB4</a></div><div class="ttdeci">Uint16 RCEB4</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:252</div></div>
<div class="ttc" id="struct_r_c_e_r_b___b_i_t_s_html_a6c4e1d664c4c2cc4234ef0fa56a8008e"><div class="ttname"><a href="struct_r_c_e_r_b___b_i_t_s.html#a6c4e1d664c4c2cc4234ef0fa56a8008e">RCERB_BITS::RCEB8</a></div><div class="ttdeci">Uint16 RCEB8</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:256</div></div>
<div class="ttc" id="union_r_c_r2___r_e_g_html_ac5d2a813b16eb90f2ea735d890df9376"><div class="ttname"><a href="union_r_c_r2___r_e_g.html#ac5d2a813b16eb90f2ea735d890df9376">RCR2_REG::bit</a></div><div class="ttdeci">struct RCR2_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:120</div></div>
<div class="ttc" id="union_x_c_e_r_a___r_e_g_html"><div class="ttname"><a href="union_x_c_e_r_a___r_e_g.html">XCERA_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:291</div></div>
<div class="ttc" id="struct_r_c_e_r_a___b_i_t_s_html_ab0752e0f8f5d4394bac173b6b2df1fdc"><div class="ttname"><a href="struct_r_c_e_r_a___b_i_t_s.html#ab0752e0f8f5d4394bac173b6b2df1fdc">RCERA_BITS::RCEA9</a></div><div class="ttdeci">Uint16 RCEA9</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:232</div></div>
<div class="ttc" id="struct_m_c_r1___b_i_t_s_html_a43e6542174aa87bf004f46a67b329d53"><div class="ttname"><a href="struct_m_c_r1___b_i_t_s.html#a43e6542174aa87bf004f46a67b329d53">MCR1_BITS::RPABLK</a></div><div class="ttdeci">Uint16 RPABLK</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:210</div></div>
<div class="ttc" id="struct_r_c_e_r_a___b_i_t_s_html_a9983b31bef15ff4680ff77876706c8d3"><div class="ttname"><a href="struct_r_c_e_r_a___b_i_t_s.html#a9983b31bef15ff4680ff77876706c8d3">RCERA_BITS::RCEA8</a></div><div class="ttdeci">Uint16 RCEA8</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:231</div></div>
<div class="ttc" id="union_x_c_r2___r_e_g_html"><div class="ttname"><a href="union_x_c_r2___r_e_g.html">XCR2_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:147</div></div>
<div class="ttc" id="struct_r_c_e_r_g___b_i_t_s_html_a8948b5cf67bda66b92a733c96e05a37e"><div class="ttname"><a href="struct_r_c_e_r_g___b_i_t_s.html#a8948b5cf67bda66b92a733c96e05a37e">RCERG_BITS::RCEG6</a></div><div class="ttdeci">Uint16 RCEG6</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:554</div></div>
<div class="ttc" id="struct_s_p_c_r2___b_i_t_s_html_a5e21593f6ae0f59c5116746fa44c6a0c"><div class="ttname"><a href="struct_s_p_c_r2___b_i_t_s.html#a5e21593f6ae0f59c5116746fa44c6a0c">SPCR2_BITS::XSYNCERR</a></div><div class="ttdeci">Uint16 XSYNCERR</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:74</div></div>
<div class="ttc" id="struct_r_c_e_r_h___b_i_t_s_html"><div class="ttname"><a href="struct_r_c_e_r_h___b_i_t_s.html">RCERH_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:572</div></div>
<div class="ttc" id="union_x_c_e_r_c___r_e_g_html_a4f09084acb6eabceec9b60781bb131cd"><div class="ttname"><a href="union_x_c_e_r_c___r_e_g.html#a4f09084acb6eabceec9b60781bb131cd">XCERC_REG::bit</a></div><div class="ttdeci">struct XCERC_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:418</div></div>
<div class="ttc" id="struct_r_c_e_r_d___b_i_t_s_html_a02b411bb78f0d84f5d2c897b244a068d"><div class="ttname"><a href="struct_r_c_e_r_d___b_i_t_s.html#a02b411bb78f0d84f5d2c897b244a068d">RCERD_BITS::RCED1</a></div><div class="ttdeci">Uint16 RCED1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:374</div></div>
<div class="ttc" id="union_x_c_e_r_b___r_e_g_html"><div class="ttname"><a href="union_x_c_e_r_b___r_e_g.html">XCERB_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:316</div></div>
<div class="ttc" id="struct_s_p_c_r1___b_i_t_s_html_a43c3072df6cde191299ee7a6ef77b827"><div class="ttname"><a href="struct_s_p_c_r1___b_i_t_s.html#a43c3072df6cde191299ee7a6ef77b827">SPCR1_BITS::CLKSTP</a></div><div class="ttdeci">Uint16 CLKSTP</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:98</div></div>
<div class="ttc" id="union_x_c_e_r_g___r_e_g_html_a212a8789273caa66979151c45f091f49"><div class="ttname"><a href="union_x_c_e_r_g___r_e_g.html#a212a8789273caa66979151c45f091f49">XCERG_REG::bit</a></div><div class="ttdeci">struct XCERG_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:618</div></div>
<div class="ttc" id="struct_m_c_b_s_p___r_e_g_s_html_a11a5dee76c016c2092f8778ae42a1e99"><div class="ttname"><a href="struct_m_c_b_s_p___r_e_g_s.html#a11a5dee76c016c2092f8778ae42a1e99">MCBSP_REGS::RCR2</a></div><div class="ttdeci">union RCR2_REG RCR2</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:671</div></div>
<div class="ttc" id="struct_r_c_e_r_g___b_i_t_s_html_aca75613b41cbd9458f008501850527a0"><div class="ttname"><a href="struct_r_c_e_r_g___b_i_t_s.html#aca75613b41cbd9458f008501850527a0">RCERG_BITS::RCEG3</a></div><div class="ttdeci">Uint16 RCEG3</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:551</div></div>
<div class="ttc" id="union_x_c_e_r_f___r_e_g_html"><div class="ttname"><a href="union_x_c_e_r_f___r_e_g.html">XCERF_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:541</div></div>
<div class="ttc" id="union_x_c_e_r_c___r_e_g_html"><div class="ttname"><a href="union_x_c_e_r_c___r_e_g.html">XCERC_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:416</div></div>
<div class="ttc" id="struct_r_c_e_r_h___b_i_t_s_html_a3d5c1ce77c029d319313110449e90cc4"><div class="ttname"><a href="struct_r_c_e_r_h___b_i_t_s.html#a3d5c1ce77c029d319313110449e90cc4">RCERH_BITS::RCEH9</a></div><div class="ttdeci">Uint16 RCEH9</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:582</div></div>
<div class="ttc" id="struct_x_c_e_r_g___b_i_t_s_html_a7092a3a7ad93cf5fe5535ebf1effab8d"><div class="ttname"><a href="struct_x_c_e_r_g___b_i_t_s.html#a7092a3a7ad93cf5fe5535ebf1effab8d">XCERG_BITS::XCERG10</a></div><div class="ttdeci">Uint16 XCERG10</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:608</div></div>
<div class="ttc" id="union_x_c_e_r_e___r_e_g_html"><div class="ttname"><a href="union_x_c_e_r_e___r_e_g.html">XCERE_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:516</div></div>
<div class="ttc" id="union_x_c_e_r_g___r_e_g_html"><div class="ttname"><a href="union_x_c_e_r_g___r_e_g.html">XCERG_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:616</div></div>
<div class="ttc" id="union_x_c_e_r_d___r_e_g_html"><div class="ttname"><a href="union_x_c_e_r_d___r_e_g.html">XCERD_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:441</div></div>
<div class="ttc" id="union_s_r_g_r2___r_e_g_html_a618a638153e2c94a25de2f28e1b34d52"><div class="ttname"><a href="union_s_r_g_r2___r_e_g.html#a618a638153e2c94a25de2f28e1b34d52">SRGR2_REG::bit</a></div><div class="ttdeci">struct SRGR2_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:176</div></div>
<div class="ttc" id="union_x_c_e_r_h___r_e_g_html"><div class="ttname"><a href="union_x_c_e_r_h___r_e_g.html">XCERH_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:641</div></div>
<div class="ttc" id="struct_x_c_e_r_e___b_i_t_s_html_a2ffcf5e8b4983a119e9b90f507fd1bcb"><div class="ttname"><a href="struct_x_c_e_r_e___b_i_t_s.html#a2ffcf5e8b4983a119e9b90f507fd1bcb">XCERE_BITS::XCERE4</a></div><div class="ttdeci">Uint16 XCERE4</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:502</div></div>
<div class="ttc" id="struct_r_c_e_r_g___b_i_t_s_html_ac33e6ea591d2dac9f10c66e28b856482"><div class="ttname"><a href="struct_r_c_e_r_g___b_i_t_s.html#ac33e6ea591d2dac9f10c66e28b856482">RCERG_BITS::RCEG9</a></div><div class="ttdeci">Uint16 RCEG9</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:557</div></div>
<div class="ttc" id="struct_x_c_r2___b_i_t_s_html_ae1f4788f78e09a01289a5a3ae30feecc"><div class="ttname"><a href="struct_x_c_r2___b_i_t_s.html#ae1f4788f78e09a01289a5a3ae30feecc">XCR2_BITS::XFIG</a></div><div class="ttdeci">Uint16 XFIG</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:140</div></div>
<div class="ttc" id="struct_x_c_e_r_e___b_i_t_s_html_aa310030cabfc4ff8f21530222829eea2"><div class="ttname"><a href="struct_x_c_e_r_e___b_i_t_s.html#aa310030cabfc4ff8f21530222829eea2">XCERE_BITS::XCERE14</a></div><div class="ttdeci">Uint16 XCERE14</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:512</div></div>
<div class="ttc" id="struct_x_c_e_r_g___b_i_t_s_html_a3defd968a8205d2b79f432faa4ead6f8"><div class="ttname"><a href="struct_x_c_e_r_g___b_i_t_s.html#a3defd968a8205d2b79f432faa4ead6f8">XCERG_BITS::XCERG3</a></div><div class="ttdeci">Uint16 XCERG3</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:601</div></div>
<div class="ttc" id="union_r_c_e_r_a___r_e_g_html_acc269b3e375ce9298ea34ef516c3e4f7"><div class="ttname"><a href="union_r_c_e_r_a___r_e_g.html#acc269b3e375ce9298ea34ef516c3e4f7">RCERA_REG::bit</a></div><div class="ttdeci">struct RCERA_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:243</div></div>
<div class="ttc" id="struct_r_c_e_r_c___b_i_t_s_html_abc07d4367d19c644ce701f7e1e2d69d2"><div class="ttname"><a href="struct_r_c_e_r_c___b_i_t_s.html#abc07d4367d19c644ce701f7e1e2d69d2">RCERC_BITS::RCEC3</a></div><div class="ttdeci">Uint16 RCEC3</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:351</div></div>
<div class="ttc" id="struct_r_c_e_r_b___b_i_t_s_html_a71a886f2fa226d06353324c9aa30d131"><div class="ttname"><a href="struct_r_c_e_r_b___b_i_t_s.html#a71a886f2fa226d06353324c9aa30d131">RCERB_BITS::RCEB12</a></div><div class="ttdeci">Uint16 RCEB12</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:260</div></div>
<div class="ttc" id="struct_r_c_e_r_c___b_i_t_s_html_a76d9371bbf7b10c99dfe5bf4d2338163"><div class="ttname"><a href="struct_r_c_e_r_c___b_i_t_s.html#a76d9371bbf7b10c99dfe5bf4d2338163">RCERC_BITS::RCEC11</a></div><div class="ttdeci">Uint16 RCEC11</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:359</div></div>
<div class="ttc" id="struct_x_c_e_r_f___b_i_t_s_html_a2630e738fc2322966611cb1b7de47029"><div class="ttname"><a href="struct_x_c_e_r_f___b_i_t_s.html#a2630e738fc2322966611cb1b7de47029">XCERF_BITS::XCERF5</a></div><div class="ttdeci">Uint16 XCERF5</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:528</div></div>
<div class="ttc" id="struct_r_c_e_r_e___b_i_t_s_html_acd8d8884bed7326a8399843fa3bd97db"><div class="ttname"><a href="struct_r_c_e_r_e___b_i_t_s.html#acd8d8884bed7326a8399843fa3bd97db">RCERE_BITS::RCEE11</a></div><div class="ttdeci">Uint16 RCEE11</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:459</div></div>
<div class="ttc" id="struct_r_c_e_r_c___b_i_t_s_html_a756fd989ef0900aa320ca50e64ae8d6b"><div class="ttname"><a href="struct_r_c_e_r_c___b_i_t_s.html#a756fd989ef0900aa320ca50e64ae8d6b">RCERC_BITS::RCEC4</a></div><div class="ttdeci">Uint16 RCEC4</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:352</div></div>
<div class="ttc" id="struct_d_r_r1___b_i_t_s_html_adbfa811db895ebdc60b4855c36116a9f"><div class="ttname"><a href="struct_d_r_r1___b_i_t_s.html#adbfa811db895ebdc60b4855c36116a9f">DRR1_BITS::LWHB</a></div><div class="ttdeci">Uint16 LWHB</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:39</div></div>
<div class="ttc" id="struct_x_c_e_r_a___b_i_t_s_html_aa469a753abe52d7d9204605002f7cafd"><div class="ttname"><a href="struct_x_c_e_r_a___b_i_t_s.html#aa469a753abe52d7d9204605002f7cafd">XCERA_BITS::XCERA2</a></div><div class="ttdeci">Uint16 XCERA2</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:275</div></div>
<div class="ttc" id="union_s_p_c_r2___r_e_g_html_a8527f708954e6c073e88722be9891f12"><div class="ttname"><a href="union_s_p_c_r2___r_e_g.html#a8527f708954e6c073e88722be9891f12">SPCR2_REG::bit</a></div><div class="ttdeci">struct SPCR2_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:85</div></div>
<div class="ttc" id="struct_r_c_e_r_h___b_i_t_s_html_ab8d60b66044b02a55680691672801dfc"><div class="ttname"><a href="struct_r_c_e_r_h___b_i_t_s.html#ab8d60b66044b02a55680691672801dfc">RCERH_BITS::RCEH4</a></div><div class="ttdeci">Uint16 RCEH4</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:577</div></div>
<div class="ttc" id="struct_r_c_e_r_h___b_i_t_s_html_a788e60e5a7c6b8317bfdf977ff8b7e3c"><div class="ttname"><a href="struct_r_c_e_r_h___b_i_t_s.html#a788e60e5a7c6b8317bfdf977ff8b7e3c">RCERH_BITS::RCEH7</a></div><div class="ttdeci">Uint16 RCEH7</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:580</div></div>
<div class="ttc" id="struct_x_c_e_r_a___b_i_t_s_html_ae479a6af853b26b09cf0d100b3a9028b"><div class="ttname"><a href="struct_x_c_e_r_a___b_i_t_s.html#ae479a6af853b26b09cf0d100b3a9028b">XCERA_BITS::XCERA14</a></div><div class="ttdeci">Uint16 XCERA14</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:287</div></div>
<div class="ttc" id="struct_p_c_r___b_i_t_s_html_ad8333c7aa4e95d77435b6ae73c71e2ef"><div class="ttname"><a href="struct_p_c_r___b_i_t_s.html#ad8333c7aa4e95d77435b6ae73c71e2ef">PCR_BITS::DX_STAT</a></div><div class="ttdeci">Uint16 DX_STAT</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:328</div></div>
<div class="ttc" id="union_r_c_e_r_h___r_e_g_html_a89e7745c031dd7be7b347bc11ac7e496"><div class="ttname"><a href="union_r_c_e_r_h___r_e_g.html#a89e7745c031dd7be7b347bc11ac7e496">RCERH_REG::bit</a></div><div class="ttdeci">struct RCERH_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:593</div></div>
<div class="ttc" id="struct_r_c_e_r_g___b_i_t_s_html_aea589ce46d10680cb79c41bcfc61e1d0"><div class="ttname"><a href="struct_r_c_e_r_g___b_i_t_s.html#aea589ce46d10680cb79c41bcfc61e1d0">RCERG_BITS::RCEG13</a></div><div class="ttdeci">Uint16 RCEG13</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:561</div></div>
<div class="ttc" id="struct_x_c_e_r_c___b_i_t_s_html_ad80aa7922e4f4a570c35b56453aa7a57"><div class="ttname"><a href="struct_x_c_e_r_c___b_i_t_s.html#ad80aa7922e4f4a570c35b56453aa7a57">XCERC_BITS::XCERC2</a></div><div class="ttdeci">Uint16 XCERC2</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:400</div></div>
<div class="ttc" id="struct_p_c_r___b_i_t_s_html_a93d27a228eb52f9c08c996514185c3fb"><div class="ttname"><a href="struct_p_c_r___b_i_t_s.html#a93d27a228eb52f9c08c996514185c3fb">PCR_BITS::CLKXP</a></div><div class="ttdeci">Uint16 CLKXP</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:324</div></div>
<div class="ttc" id="struct_x_c_e_r_g___b_i_t_s_html_ae6f3e4aeb3169c9264b10ea6f1840c62"><div class="ttname"><a href="struct_x_c_e_r_g___b_i_t_s.html#ae6f3e4aeb3169c9264b10ea6f1840c62">XCERG_BITS::XCERG11</a></div><div class="ttdeci">Uint16 XCERG11</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:609</div></div>
<div class="ttc" id="struct_x_c_e_r_e___b_i_t_s_html"><div class="ttname"><a href="struct_x_c_e_r_e___b_i_t_s.html">XCERE_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:497</div></div>
<div class="ttc" id="struct_x_c_e_r_c___b_i_t_s_html_a29ff06c81325b71ae8100408aa4092a8"><div class="ttname"><a href="struct_x_c_e_r_c___b_i_t_s.html#a29ff06c81325b71ae8100408aa4092a8">XCERC_BITS::XCERC9</a></div><div class="ttdeci">Uint16 XCERC9</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:407</div></div>
<div class="ttc" id="struct_x_c_e_r_a___b_i_t_s_html_ae2ccf3d1dfe5cfe1809d55270e5cb08f"><div class="ttname"><a href="struct_x_c_e_r_a___b_i_t_s.html#ae2ccf3d1dfe5cfe1809d55270e5cb08f">XCERA_BITS::XCERA7</a></div><div class="ttdeci">Uint16 XCERA7</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:280</div></div>
<div class="ttc" id="struct_d_r_r1___b_i_t_s_html_ab713d1c9313b575136d153a2cce5981c"><div class="ttname"><a href="struct_d_r_r1___b_i_t_s.html#ab713d1c9313b575136d153a2cce5981c">DRR1_BITS::LWLB</a></div><div class="ttdeci">Uint16 LWLB</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:38</div></div>
<div class="ttc" id="struct_r_c_e_r_b___b_i_t_s_html_aee346d9549bb142786f170d4ea4b3f5c"><div class="ttname"><a href="struct_r_c_e_r_b___b_i_t_s.html#aee346d9549bb142786f170d4ea4b3f5c">RCERB_BITS::RCEB11</a></div><div class="ttdeci">Uint16 RCEB11</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:259</div></div>
<div class="ttc" id="union_x_c_e_r_c___r_e_g_html_ada998b2975a3be053f4df00200d0ba6f"><div class="ttname"><a href="union_x_c_e_r_c___r_e_g.html#ada998b2975a3be053f4df00200d0ba6f">XCERC_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:417</div></div>
<div class="ttc" id="struct_r_c_e_r_a___b_i_t_s_html_aadf591d21b91c8c3a50269bde30b748f"><div class="ttname"><a href="struct_r_c_e_r_a___b_i_t_s.html#aadf591d21b91c8c3a50269bde30b748f">RCERA_BITS::RCEA13</a></div><div class="ttdeci">Uint16 RCEA13</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:236</div></div>
<div class="ttc" id="struct_r_c_e_r_g___b_i_t_s_html_adff1f4f5e3f92fcac48b63d3373fcbae"><div class="ttname"><a href="struct_r_c_e_r_g___b_i_t_s.html#adff1f4f5e3f92fcac48b63d3373fcbae">RCERG_BITS::RCEG1</a></div><div class="ttdeci">Uint16 RCEG1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:549</div></div>
<div class="ttc" id="struct_s_p_c_r2___b_i_t_s_html_a4750ef33b21ff00092d99cd3e6071eb9"><div class="ttname"><a href="struct_s_p_c_r2___b_i_t_s.html#a4750ef33b21ff00092d99cd3e6071eb9">SPCR2_BITS::FRST</a></div><div class="ttdeci">Uint16 FRST</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:77</div></div>
<div class="ttc" id="union_r_c_e_r_b___r_e_g_html_a3b2c9edb0c2a18c46dc6ae6bea1b7819"><div class="ttname"><a href="union_r_c_e_r_b___r_e_g.html#a3b2c9edb0c2a18c46dc6ae6bea1b7819">RCERB_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:267</div></div>
<div class="ttc" id="struct_s_p_c_r1___b_i_t_s_html_af049f67365b8b3ad3ad3c3124e5704fe"><div class="ttname"><a href="struct_s_p_c_r1___b_i_t_s.html#af049f67365b8b3ad3ad3c3124e5704fe">SPCR1_BITS::DLB</a></div><div class="ttdeci">Uint16 DLB</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:100</div></div>
<div class="ttc" id="union_m_f_f_i_n_t___r_e_g_html_a8c5406148bf6abc79ca3d0695267ebb8"><div class="ttname"><a href="union_m_f_f_i_n_t___r_e_g.html#a8c5406148bf6abc79ca3d0695267ebb8">MFFINT_REG::bit</a></div><div class="ttdeci">struct MFFINT_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:657</div></div>
<div class="ttc" id="struct_r_c_e_r_f___b_i_t_s_html_a89f425db2dd1acd9cd9699fc2363f6fb"><div class="ttname"><a href="struct_r_c_e_r_f___b_i_t_s.html#a89f425db2dd1acd9cd9699fc2363f6fb">RCERF_BITS::RCEF12</a></div><div class="ttdeci">Uint16 RCEF12</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:485</div></div>
<div class="ttc" id="struct_r_c_e_r_d___b_i_t_s_html_aaed562bef6f2121d1a49182145eac78e"><div class="ttname"><a href="struct_r_c_e_r_d___b_i_t_s.html#aaed562bef6f2121d1a49182145eac78e">RCERD_BITS::RCED6</a></div><div class="ttdeci">Uint16 RCED6</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:379</div></div>
<div class="ttc" id="struct_d_x_r1___b_i_t_s_html_a0a312cc74543d14e0a79ab006e30d924"><div class="ttname"><a href="struct_d_x_r1___b_i_t_s.html#a0a312cc74543d14e0a79ab006e30d924">DXR1_BITS::LWHB</a></div><div class="ttdeci">Uint16 LWHB</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:61</div></div>
<div class="ttc" id="union_r_c_e_r_g___r_e_g_html_a5ecc51385ffc0459b4517e2620568bcf"><div class="ttname"><a href="union_r_c_e_r_g___r_e_g.html#a5ecc51385ffc0459b4517e2620568bcf">RCERG_REG::bit</a></div><div class="ttdeci">struct RCERG_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:568</div></div>
<div class="ttc" id="struct_x_c_e_r_b___b_i_t_s_html_a3af1095413c094bae7935278bc7d61b3"><div class="ttname"><a href="struct_x_c_e_r_b___b_i_t_s.html#a3af1095413c094bae7935278bc7d61b3">XCERB_BITS::XCERB12</a></div><div class="ttdeci">Uint16 XCERB12</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:310</div></div>
<div class="ttc" id="struct_r_c_e_r_d___b_i_t_s_html_a63e8cadc8dd5c92d80a94c4044162ec7"><div class="ttname"><a href="struct_r_c_e_r_d___b_i_t_s.html#a63e8cadc8dd5c92d80a94c4044162ec7">RCERD_BITS::RCED5</a></div><div class="ttdeci">Uint16 RCED5</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:378</div></div>
<div class="ttc" id="struct_x_c_e_r_d___b_i_t_s_html_aed6197031934b810fbb06e91f031f9fa"><div class="ttname"><a href="struct_x_c_e_r_d___b_i_t_s.html#aed6197031934b810fbb06e91f031f9fa">XCERD_BITS::XCERD8</a></div><div class="ttdeci">Uint16 XCERD8</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:431</div></div>
<div class="ttc" id="struct_x_c_e_r_c___b_i_t_s_html_ab2456bfac1d176774b1b0816cf9858c4"><div class="ttname"><a href="struct_x_c_e_r_c___b_i_t_s.html#ab2456bfac1d176774b1b0816cf9858c4">XCERC_BITS::XCERC6</a></div><div class="ttdeci">Uint16 XCERC6</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:404</div></div>
<div class="ttc" id="struct_x_c_e_r_g___b_i_t_s_html_ab42281470c600791bdf189488d9854dd"><div class="ttname"><a href="struct_x_c_e_r_g___b_i_t_s.html#ab42281470c600791bdf189488d9854dd">XCERG_BITS::XCERG4</a></div><div class="ttdeci">Uint16 XCERG4</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:602</div></div>
<div class="ttc" id="struct_x_c_e_r_e___b_i_t_s_html_ab8b8ab12dc15f37e4404149ca3b9e4da"><div class="ttname"><a href="struct_x_c_e_r_e___b_i_t_s.html#ab8b8ab12dc15f37e4404149ca3b9e4da">XCERE_BITS::XCERE7</a></div><div class="ttdeci">Uint16 XCERE7</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:505</div></div>
<div class="ttc" id="struct_x_c_e_r_d___b_i_t_s_html_a0f86288b0e1f80519e88f3e3181668a5"><div class="ttname"><a href="struct_x_c_e_r_d___b_i_t_s.html#a0f86288b0e1f80519e88f3e3181668a5">XCERD_BITS::XCERD5</a></div><div class="ttdeci">Uint16 XCERD5</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:428</div></div>
<div class="ttc" id="struct_x_c_e_r_b___b_i_t_s_html_a05b4ade997c6414186c461310d44f055"><div class="ttname"><a href="struct_x_c_e_r_b___b_i_t_s.html#a05b4ade997c6414186c461310d44f055">XCERB_BITS::XCERB5</a></div><div class="ttdeci">Uint16 XCERB5</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:303</div></div>
<div class="ttc" id="union_s_p_c_r1___r_e_g_html_a1421308d49073f8852389772b0b9d62c"><div class="ttname"><a href="union_s_p_c_r1___r_e_g.html#a1421308d49073f8852389772b0b9d62c">SPCR1_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:104</div></div>
<div class="ttc" id="struct_d_x_r1___b_i_t_s_html"><div class="ttname"><a href="struct_d_x_r1___b_i_t_s.html">DXR1_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:59</div></div>
<div class="ttc" id="struct_s_p_c_r2___b_i_t_s_html_a900049951add39b818bcc2df2e19e311"><div class="ttname"><a href="struct_s_p_c_r2___b_i_t_s.html#a900049951add39b818bcc2df2e19e311">SPCR2_BITS::rsvd</a></div><div class="ttdeci">Uint16 rsvd</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:80</div></div>
<div class="ttc" id="union_r_c_e_r_f___r_e_g_html_abf68dda2c2f01b920a7e01248bd76714"><div class="ttname"><a href="union_r_c_e_r_f___r_e_g.html#abf68dda2c2f01b920a7e01248bd76714">RCERF_REG::bit</a></div><div class="ttdeci">struct RCERF_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:493</div></div>
<div class="ttc" id="struct_x_c_e_r_f___b_i_t_s_html_acc1ce63763187ab71df6c44c7cda5701"><div class="ttname"><a href="struct_x_c_e_r_f___b_i_t_s.html#acc1ce63763187ab71df6c44c7cda5701">XCERF_BITS::XCERF2</a></div><div class="ttdeci">Uint16 XCERF2</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:525</div></div>
<div class="ttc" id="union_x_c_r1___r_e_g_html_ad40340b7256a373dfb3fa5d6ed5771b5"><div class="ttname"><a href="union_x_c_r1___r_e_g.html#ad40340b7256a373dfb3fa5d6ed5771b5">XCR1_REG::bit</a></div><div class="ttdeci">struct XCR1_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:162</div></div>
<div class="ttc" id="struct_x_c_r2___b_i_t_s_html_a906120263bf66f58a8dc696ed755b386"><div class="ttname"><a href="struct_x_c_r2___b_i_t_s.html#a906120263bf66f58a8dc696ed755b386">XCR2_BITS::XFRLEN2</a></div><div class="ttdeci">Uint16 XFRLEN2</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:143</div></div>
<div class="ttc" id="union_s_p_c_r2___r_e_g_html_a33905ed5bec594bd4940c188d8518d50"><div class="ttname"><a href="union_s_p_c_r2___r_e_g.html#a33905ed5bec594bd4940c188d8518d50">SPCR2_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:84</div></div>
<div class="ttc" id="struct_r_c_e_r_b___b_i_t_s_html_afb2a9a64a0633976c60b83ff43e839b8"><div class="ttname"><a href="struct_r_c_e_r_b___b_i_t_s.html#afb2a9a64a0633976c60b83ff43e839b8">RCERB_BITS::RCEB7</a></div><div class="ttdeci">Uint16 RCEB7</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:255</div></div>
<div class="ttc" id="struct_x_c_e_r_g___b_i_t_s_html_a47b6d08ac2361eaa56dc0adae905284f"><div class="ttname"><a href="struct_x_c_e_r_g___b_i_t_s.html#a47b6d08ac2361eaa56dc0adae905284f">XCERG_BITS::XCERG2</a></div><div class="ttdeci">Uint16 XCERG2</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:600</div></div>
<div class="ttc" id="struct_s_p_c_r1___b_i_t_s_html_a9508e2b11c6ec77c6a1ff84ec7257a37"><div class="ttname"><a href="struct_s_p_c_r1___b_i_t_s.html#a9508e2b11c6ec77c6a1ff84ec7257a37">SPCR1_BITS::RRDY</a></div><div class="ttdeci">Uint16 RRDY</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:91</div></div>
<div class="ttc" id="struct_r_c_e_r_h___b_i_t_s_html_adf9a61c3eb616d2bd741ae44ab5134e9"><div class="ttname"><a href="struct_r_c_e_r_h___b_i_t_s.html#adf9a61c3eb616d2bd741ae44ab5134e9">RCERH_BITS::RCEH2</a></div><div class="ttdeci">Uint16 RCEH2</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:575</div></div>
<div class="ttc" id="struct_x_c_e_r_f___b_i_t_s_html_a338ea10647b7c813ad2c01ef3c72894a"><div class="ttname"><a href="struct_x_c_e_r_f___b_i_t_s.html#a338ea10647b7c813ad2c01ef3c72894a">XCERF_BITS::XCERF4</a></div><div class="ttdeci">Uint16 XCERF4</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:527</div></div>
<div class="ttc" id="struct_m_c_r2___b_i_t_s_html_ade3ee95c96b10a67cbf13345a23f3e17"><div class="ttname"><a href="struct_m_c_r2___b_i_t_s.html#ade3ee95c96b10a67cbf13345a23f3e17">MCR2_BITS::XPBBLK</a></div><div class="ttdeci">Uint16 XPBBLK</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:195</div></div>
<div class="ttc" id="union_p_c_r___r_e_g_html"><div class="ttname"><a href="union_p_c_r___r_e_g.html">PCR_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:341</div></div>
<div class="ttc" id="struct_d_x_r2___b_i_t_s_html_a98de155b33ccc20ed1cb040bcd5cdcb8"><div class="ttname"><a href="struct_d_x_r2___b_i_t_s.html#a98de155b33ccc20ed1cb040bcd5cdcb8">DXR2_BITS::HWHB</a></div><div class="ttdeci">Uint16 HWHB</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:50</div></div>
<div class="ttc" id="struct_m_c_b_s_p___r_e_g_s_html_ae63ecf9c2aa91666900e8c16dad7875c"><div class="ttname"><a href="struct_m_c_b_s_p___r_e_g_s.html#ae63ecf9c2aa91666900e8c16dad7875c">MCBSP_REGS::XCERE</a></div><div class="ttdeci">union XCERE_REG XCERE</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:690</div></div>
<div class="ttc" id="struct_x_c_e_r_f___b_i_t_s_html_a4f573ab56a9e89d79fabe131edd856db"><div class="ttname"><a href="struct_x_c_e_r_f___b_i_t_s.html#a4f573ab56a9e89d79fabe131edd856db">XCERF_BITS::XCERF14</a></div><div class="ttdeci">Uint16 XCERF14</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:537</div></div>
<div class="ttc" id="union_s_r_g_r2___r_e_g_html"><div class="ttname"><a href="union_s_r_g_r2___r_e_g.html">SRGR2_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:174</div></div>
<div class="ttc" id="struct_x_c_e_r_b___b_i_t_s_html_a52f60f71d6b8d3150c2198c8333f8282"><div class="ttname"><a href="struct_x_c_e_r_b___b_i_t_s.html#a52f60f71d6b8d3150c2198c8333f8282">XCERB_BITS::XCERB7</a></div><div class="ttdeci">Uint16 XCERB7</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:305</div></div>
<div class="ttc" id="struct_x_c_e_r_a___b_i_t_s_html"><div class="ttname"><a href="struct_x_c_e_r_a___b_i_t_s.html">XCERA_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:272</div></div>
<div class="ttc" id="struct_x_c_e_r_f___b_i_t_s_html_a23015ebe1a6caee53c236a5898e028fc"><div class="ttname"><a href="struct_x_c_e_r_f___b_i_t_s.html#a23015ebe1a6caee53c236a5898e028fc">XCERF_BITS::XCERF1</a></div><div class="ttdeci">Uint16 XCERF1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:524</div></div>
<div class="ttc" id="struct_m_c_r1___b_i_t_s_html"><div class="ttname"><a href="struct_m_c_r1___b_i_t_s.html">MCR1_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:206</div></div>
<div class="ttc" id="struct_m_c_b_s_p___r_e_g_s_html_af968e751882febf7ce7206cd06b322c0"><div class="ttname"><a href="struct_m_c_b_s_p___r_e_g_s.html#af968e751882febf7ce7206cd06b322c0">MCBSP_REGS::RCERC</a></div><div class="ttdeci">union RCERC_REG RCERC</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:684</div></div>
<div class="ttc" id="struct_m_c_b_s_p___r_e_g_s_html_a1bfa8507b7962cdbd0a0d43d4458f59a"><div class="ttname"><a href="struct_m_c_b_s_p___r_e_g_s.html#a1bfa8507b7962cdbd0a0d43d4458f59a">MCBSP_REGS::RCERH</a></div><div class="ttdeci">union RCERH_REG RCERH</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:693</div></div>
<div class="ttc" id="struct_x_c_e_r_g___b_i_t_s_html_a87741da21cb2047b47f2624e849a5f13"><div class="ttname"><a href="struct_x_c_e_r_g___b_i_t_s.html#a87741da21cb2047b47f2624e849a5f13">XCERG_BITS::XCERG5</a></div><div class="ttdeci">Uint16 XCERG5</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:603</div></div>
<div class="ttc" id="struct_m_c_r2___b_i_t_s_html_ad9f7c8077d21a97611a5fd446d9e8335"><div class="ttname"><a href="struct_m_c_r2___b_i_t_s.html#ad9f7c8077d21a97611a5fd446d9e8335">MCR2_BITS::XPABLK</a></div><div class="ttdeci">Uint16 XPABLK</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:194</div></div>
<div class="ttc" id="struct_r_c_e_r_h___b_i_t_s_html_a18e323719b42919277a03678ff3d3f3b"><div class="ttname"><a href="struct_r_c_e_r_h___b_i_t_s.html#a18e323719b42919277a03678ff3d3f3b">RCERH_BITS::RCEH14</a></div><div class="ttdeci">Uint16 RCEH14</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:587</div></div>
<div class="ttc" id="struct_x_c_e_r_b___b_i_t_s_html_a9b5c36bdb2012ac8153376deb78312e1"><div class="ttname"><a href="struct_x_c_e_r_b___b_i_t_s.html#a9b5c36bdb2012ac8153376deb78312e1">XCERB_BITS::XCERB13</a></div><div class="ttdeci">Uint16 XCERB13</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:311</div></div>
<div class="ttc" id="struct_m_c_b_s_p___r_e_g_s_html_a29fed4854110f1437a4e11de08253082"><div class="ttname"><a href="struct_m_c_b_s_p___r_e_g_s.html#a29fed4854110f1437a4e11de08253082">MCBSP_REGS::RCERG</a></div><div class="ttdeci">union RCERG_REG RCERG</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:692</div></div>
<div class="ttc" id="struct_x_c_e_r_f___b_i_t_s_html_a662e059f7f471695ca65278cdc50905b"><div class="ttname"><a href="struct_x_c_e_r_f___b_i_t_s.html#a662e059f7f471695ca65278cdc50905b">XCERF_BITS::XCERF13</a></div><div class="ttdeci">Uint16 XCERF13</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:536</div></div>
<div class="ttc" id="struct_s_p_c_r2___b_i_t_s_html_a2388d293ba0c89826e845211b8799f27"><div class="ttname"><a href="struct_s_p_c_r2___b_i_t_s.html#a2388d293ba0c89826e845211b8799f27">SPCR2_BITS::SOFT</a></div><div class="ttdeci">Uint16 SOFT</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:78</div></div>
<div class="ttc" id="struct_r_c_e_r_g___b_i_t_s_html_add2a5c26eb3b0be17fa16aa8a5a8e3b3"><div class="ttname"><a href="struct_r_c_e_r_g___b_i_t_s.html#add2a5c26eb3b0be17fa16aa8a5a8e3b3">RCERG_BITS::RCEG7</a></div><div class="ttdeci">Uint16 RCEG7</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:555</div></div>
<div class="ttc" id="union_p_c_r___r_e_g_html_a657a62b0bdcc8ac8d7b80b4b7240f569"><div class="ttname"><a href="union_p_c_r___r_e_g.html#a657a62b0bdcc8ac8d7b80b4b7240f569">PCR_REG::bit</a></div><div class="ttdeci">struct PCR_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:343</div></div>
<div class="ttc" id="struct_x_c_e_r_e___b_i_t_s_html_a7b55d6c6b325d7e8f63078a1c2cb3645"><div class="ttname"><a href="struct_x_c_e_r_e___b_i_t_s.html#a7b55d6c6b325d7e8f63078a1c2cb3645">XCERE_BITS::XCERE15</a></div><div class="ttdeci">Uint16 XCERE15</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:513</div></div>
<div class="ttc" id="struct_x_c_e_r_c___b_i_t_s_html_ac5a5a49fae1c4693a0152ac97938ee9c"><div class="ttname"><a href="struct_x_c_e_r_c___b_i_t_s.html#ac5a5a49fae1c4693a0152ac97938ee9c">XCERC_BITS::XCERC1</a></div><div class="ttdeci">Uint16 XCERC1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:399</div></div>
<div class="ttc" id="struct_x_c_e_r_c___b_i_t_s_html_a2a1810a62aa23cbb819c7f0e07c51a92"><div class="ttname"><a href="struct_x_c_e_r_c___b_i_t_s.html#a2a1810a62aa23cbb819c7f0e07c51a92">XCERC_BITS::XCERC4</a></div><div class="ttdeci">Uint16 XCERC4</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:402</div></div>
<div class="ttc" id="struct_x_c_e_r_g___b_i_t_s_html_aefe12fb8bc6a588c492266edb7347733"><div class="ttname"><a href="struct_x_c_e_r_g___b_i_t_s.html#aefe12fb8bc6a588c492266edb7347733">XCERG_BITS::XCERG0</a></div><div class="ttdeci">Uint16 XCERG0</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:598</div></div>
<div class="ttc" id="union_x_c_e_r_h___r_e_g_html_a4687845f4c831eab1d2be4b8ab34ad12"><div class="ttname"><a href="union_x_c_e_r_h___r_e_g.html#a4687845f4c831eab1d2be4b8ab34ad12">XCERH_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:642</div></div>
<div class="ttc" id="struct_r_c_r1___b_i_t_s_html_ad8d1653bf4581af4d2e0fd907fbaaf91"><div class="ttname"><a href="struct_r_c_r1___b_i_t_s.html#ad8d1653bf4581af4d2e0fd907fbaaf91">RCR1_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:128</div></div>
<div class="ttc" id="struct_m_c_b_s_p___r_e_g_s_html_a327b0c3f44de6ccf8d67aed45d89bea0"><div class="ttname"><a href="struct_m_c_b_s_p___r_e_g_s.html#a327b0c3f44de6ccf8d67aed45d89bea0">MCBSP_REGS::XCERA</a></div><div class="ttdeci">union XCERA_REG XCERA</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:681</div></div>
<div class="ttc" id="union_x_c_e_r_h___r_e_g_html_aa746273ffcda50838b8063e723beb40a"><div class="ttname"><a href="union_x_c_e_r_h___r_e_g.html#aa746273ffcda50838b8063e723beb40a">XCERH_REG::bit</a></div><div class="ttdeci">struct XCERH_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:643</div></div>
<div class="ttc" id="struct_x_c_e_r_a___b_i_t_s_html_affe74fd63be2261d18c675c831514f7d"><div class="ttname"><a href="struct_x_c_e_r_a___b_i_t_s.html#affe74fd63be2261d18c675c831514f7d">XCERA_BITS::XCERA0</a></div><div class="ttdeci">Uint16 XCERA0</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:273</div></div>
<div class="ttc" id="struct_r_c_e_r_g___b_i_t_s_html_a60858c4661110777d4750b080d5e786a"><div class="ttname"><a href="struct_r_c_e_r_g___b_i_t_s.html#a60858c4661110777d4750b080d5e786a">RCERG_BITS::RCEG4</a></div><div class="ttdeci">Uint16 RCEG4</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:552</div></div>
<div class="ttc" id="struct_x_c_e_r_c___b_i_t_s_html_a8e0745723e9d7d02532ffc40dc9f5aa2"><div class="ttname"><a href="struct_x_c_e_r_c___b_i_t_s.html#a8e0745723e9d7d02532ffc40dc9f5aa2">XCERC_BITS::XCERC7</a></div><div class="ttdeci">Uint16 XCERC7</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:405</div></div>
<div class="ttc" id="struct_m_f_f_i_n_t___b_i_t_s_html_acd0790c62473cd01e0e59e9d39a7a2ce"><div class="ttname"><a href="struct_m_f_f_i_n_t___b_i_t_s.html#acd0790c62473cd01e0e59e9d39a7a2ce">MFFINT_BITS::XINT</a></div><div class="ttdeci">Uint16 XINT</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:649</div></div>
<div class="ttc" id="struct_r_c_e_r_d___b_i_t_s_html_a8cdb7a3defb11cd79ca88820c79f641f"><div class="ttname"><a href="struct_r_c_e_r_d___b_i_t_s.html#a8cdb7a3defb11cd79ca88820c79f641f">RCERD_BITS::RCED4</a></div><div class="ttdeci">Uint16 RCED4</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:377</div></div>
<div class="ttc" id="struct_x_c_e_r_d___b_i_t_s_html_a1621bd7f8813b91550ed333a5df2bf17"><div class="ttname"><a href="struct_x_c_e_r_d___b_i_t_s.html#a1621bd7f8813b91550ed333a5df2bf17">XCERD_BITS::XCERD10</a></div><div class="ttdeci">Uint16 XCERD10</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:433</div></div>
<div class="ttc" id="struct_r_c_e_r_a___b_i_t_s_html_a4974d6eecab02ed0311cea1db4ccaf25"><div class="ttname"><a href="struct_r_c_e_r_a___b_i_t_s.html#a4974d6eecab02ed0311cea1db4ccaf25">RCERA_BITS::RCEA15</a></div><div class="ttdeci">Uint16 RCEA15</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:238</div></div>
<div class="ttc" id="struct_r_c_e_r_a___b_i_t_s_html_a83fd669b6208f4b2cef62d54c301e469"><div class="ttname"><a href="struct_r_c_e_r_a___b_i_t_s.html#a83fd669b6208f4b2cef62d54c301e469">RCERA_BITS::RCEA7</a></div><div class="ttdeci">Uint16 RCEA7</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:230</div></div>
<div class="ttc" id="struct_x_c_e_r_f___b_i_t_s_html_a5e8d8d25d7e7e35e2275f8da462c0863"><div class="ttname"><a href="struct_x_c_e_r_f___b_i_t_s.html#a5e8d8d25d7e7e35e2275f8da462c0863">XCERF_BITS::XCERF0</a></div><div class="ttdeci">Uint16 XCERF0</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:523</div></div>
<div class="ttc" id="struct_s_r_g_r2___b_i_t_s_html"><div class="ttname"><a href="struct_s_r_g_r2___b_i_t_s.html">SRGR2_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:166</div></div>
<div class="ttc" id="struct_r_c_e_r_f___b_i_t_s_html_a65ead94f0d2f805b2b3fe7549d3aa702"><div class="ttname"><a href="struct_r_c_e_r_f___b_i_t_s.html#a65ead94f0d2f805b2b3fe7549d3aa702">RCERF_BITS::RCEF7</a></div><div class="ttdeci">Uint16 RCEF7</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:480</div></div>
<div class="ttc" id="struct_r_c_e_r_d___b_i_t_s_html_abbdfaf778a14475e46535f7a656e37f4"><div class="ttname"><a href="struct_r_c_e_r_d___b_i_t_s.html#abbdfaf778a14475e46535f7a656e37f4">RCERD_BITS::RCED13</a></div><div class="ttdeci">Uint16 RCED13</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:386</div></div>
<div class="ttc" id="struct_x_c_r1___b_i_t_s_html_aa9d637408835737deda4a18ce456e2ed"><div class="ttname"><a href="struct_x_c_r1___b_i_t_s.html#aa9d637408835737deda4a18ce456e2ed">XCR1_BITS::XFRLEN1</a></div><div class="ttdeci">Uint16 XFRLEN1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:156</div></div>
<div class="ttc" id="struct_s_r_g_r1___b_i_t_s_html_a0294900b9effc99fef7dec8c14d9e82b"><div class="ttname"><a href="struct_s_r_g_r1___b_i_t_s.html#a0294900b9effc99fef7dec8c14d9e82b">SRGR1_BITS::CLKGDV</a></div><div class="ttdeci">Uint16 CLKGDV</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:181</div></div>
<div class="ttc" id="struct_x_c_e_r_d___b_i_t_s_html_a7eb465061bc9018bd23b1ecef8e54bab"><div class="ttname"><a href="struct_x_c_e_r_d___b_i_t_s.html#a7eb465061bc9018bd23b1ecef8e54bab">XCERD_BITS::XCERD4</a></div><div class="ttdeci">Uint16 XCERD4</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:427</div></div>
<div class="ttc" id="struct_m_f_f_i_n_t___b_i_t_s_html_ae615fbf6ac4624a8edcf32a4b6500648"><div class="ttname"><a href="struct_m_f_f_i_n_t___b_i_t_s.html#ae615fbf6ac4624a8edcf32a4b6500648">MFFINT_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:650</div></div>
<div class="ttc" id="struct_m_c_r1___b_i_t_s_html_a794adfb0e561f35d1e0488670ee61f97"><div class="ttname"><a href="struct_m_c_r1___b_i_t_s.html#a794adfb0e561f35d1e0488670ee61f97">MCR1_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:213</div></div>
<div class="ttc" id="struct_p_c_r___b_i_t_s_html_ab434cea780b8b00ade78b94099ca7765"><div class="ttname"><a href="struct_p_c_r___b_i_t_s.html#ab434cea780b8b00ade78b94099ca7765">PCR_BITS::CLKS_STAT</a></div><div class="ttdeci">Uint16 CLKS_STAT</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:329</div></div>
<div class="ttc" id="struct_r_c_r2___b_i_t_s_html_a61c01c83f33acac13cfef0d2de9314eb"><div class="ttname"><a href="struct_r_c_r2___b_i_t_s.html#a61c01c83f33acac13cfef0d2de9314eb">RCR2_BITS::RDATDLY</a></div><div class="ttdeci">Uint16 RDATDLY</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:110</div></div>
<div class="ttc" id="union_s_p_c_r1___r_e_g_html_aadde059032983311f9f01409f3416cb8"><div class="ttname"><a href="union_s_p_c_r1___r_e_g.html#aadde059032983311f9f01409f3416cb8">SPCR1_REG::bit</a></div><div class="ttdeci">struct SPCR1_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:105</div></div>
<div class="ttc" id="struct_r_c_e_r_e___b_i_t_s_html"><div class="ttname"><a href="struct_r_c_e_r_e___b_i_t_s.html">RCERE_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:447</div></div>
<div class="ttc" id="struct_p_c_r___b_i_t_s_html_a718892a2f17aa3745db43f8d12603570"><div class="ttname"><a href="struct_p_c_r___b_i_t_s.html#a718892a2f17aa3745db43f8d12603570">PCR_BITS::FSRM</a></div><div class="ttdeci">Uint16 FSRM</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:333</div></div>
<div class="ttc" id="struct_x_c_e_r_e___b_i_t_s_html_acc0e92f59ad3824dce0aa64afd437332"><div class="ttname"><a href="struct_x_c_e_r_e___b_i_t_s.html#acc0e92f59ad3824dce0aa64afd437332">XCERE_BITS::XCERE6</a></div><div class="ttdeci">Uint16 XCERE6</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:504</div></div>
<div class="ttc" id="struct_x_c_e_r_b___b_i_t_s_html_ab40f91b1c91a65f279b39036a5151668"><div class="ttname"><a href="struct_x_c_e_r_b___b_i_t_s.html#ab40f91b1c91a65f279b39036a5151668">XCERB_BITS::XCERB8</a></div><div class="ttdeci">Uint16 XCERB8</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:306</div></div>
<div class="ttc" id="struct_r_c_e_r_f___b_i_t_s_html_a343287edaa323b8a98524b000345bfd3"><div class="ttname"><a href="struct_r_c_e_r_f___b_i_t_s.html#a343287edaa323b8a98524b000345bfd3">RCERF_BITS::RCEF9</a></div><div class="ttdeci">Uint16 RCEF9</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:482</div></div>
<div class="ttc" id="_d_s_p2833x___mcbsp_8h_html_ae37a79ba20a0813655ec96c4a5a05a24"><div class="ttname"><a href="_d_s_p2833x___mcbsp_8h.html#ae37a79ba20a0813655ec96c4a5a05a24">McbspaRegs</a></div><div class="ttdeci">volatile struct MCBSP_REGS McbspaRegs</div><div class="ttdef"><b>Definition:</b> DSP2833x_GlobalVariableDefs.c:332</div></div>
<div class="ttc" id="struct_s_p_c_r2___b_i_t_s_html_a5b85d5f6ec89e56380c01c7a49869e7a"><div class="ttname"><a href="struct_s_p_c_r2___b_i_t_s.html#a5b85d5f6ec89e56380c01c7a49869e7a">SPCR2_BITS::FREE</a></div><div class="ttdeci">Uint16 FREE</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:79</div></div>
<div class="ttc" id="_d_s_p2833x___device_8h_html_a59a9f6be4562c327cbfb4f7e8e18f08b"><div class="ttname"><a href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a></div><div class="ttdeci">unsigned int Uint16</div><div class="ttdef"><b>Definition:</b> DSP2833x_Device.h:95</div></div>
<div class="ttc" id="union_d_x_r2___r_e_g_html_a10a5a863ba7beff7fde5d9aab6cb8055"><div class="ttname"><a href="union_d_x_r2___r_e_g.html#a10a5a863ba7beff7fde5d9aab6cb8055">DXR2_REG::bit</a></div><div class="ttdeci">struct DXR2_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:55</div></div>
<div class="ttc" id="struct_m_c_b_s_p___r_e_g_s_html_a31b560b4416278397abc2c567fb684c8"><div class="ttname"><a href="struct_m_c_b_s_p___r_e_g_s.html#a31b560b4416278397abc2c567fb684c8">MCBSP_REGS::XCERC</a></div><div class="ttdeci">union XCERC_REG XCERC</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:686</div></div>
<div class="ttc" id="union_s_r_g_r1___r_e_g_html"><div class="ttname"><a href="union_s_r_g_r1___r_e_g.html">SRGR1_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:185</div></div>
<div class="ttc" id="struct_x_c_e_r_b___b_i_t_s_html_a41a1637a981ba384c6ccfa69fd89e4a6"><div class="ttname"><a href="struct_x_c_e_r_b___b_i_t_s.html#a41a1637a981ba384c6ccfa69fd89e4a6">XCERB_BITS::XCERB11</a></div><div class="ttdeci">Uint16 XCERB11</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:309</div></div>
<div class="ttc" id="struct_x_c_e_r_c___b_i_t_s_html"><div class="ttname"><a href="struct_x_c_e_r_c___b_i_t_s.html">XCERC_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:397</div></div>
<div class="ttc" id="struct_m_c_b_s_p___r_e_g_s_html_aaef2d7c327531024d56ef2c832abbe74"><div class="ttname"><a href="struct_m_c_b_s_p___r_e_g_s.html#aaef2d7c327531024d56ef2c832abbe74">MCBSP_REGS::SRGR1</a></div><div class="ttdeci">union SRGR1_REG SRGR1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:676</div></div>
<div class="ttc" id="union_s_p_c_r2___r_e_g_html"><div class="ttname"><a href="union_s_p_c_r2___r_e_g.html">SPCR2_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:83</div></div>
<div class="ttc" id="struct_s_p_c_r2___b_i_t_s_html"><div class="ttname"><a href="struct_s_p_c_r2___b_i_t_s.html">SPCR2_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:70</div></div>
<div class="ttc" id="struct_r_c_e_r_g___b_i_t_s_html_aa2c02efcd84d8c4f42ad23d05b9dffb9"><div class="ttname"><a href="struct_r_c_e_r_g___b_i_t_s.html#aa2c02efcd84d8c4f42ad23d05b9dffb9">RCERG_BITS::RCEG14</a></div><div class="ttdeci">Uint16 RCEG14</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:562</div></div>
<div class="ttc" id="struct_r_c_e_r_f___b_i_t_s_html_a4e9ccc889f8d602d4a6a1bb3cc98ab73"><div class="ttname"><a href="struct_r_c_e_r_f___b_i_t_s.html#a4e9ccc889f8d602d4a6a1bb3cc98ab73">RCERF_BITS::RCEF10</a></div><div class="ttdeci">Uint16 RCEF10</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:483</div></div>
<div class="ttc" id="struct_m_c_b_s_p___r_e_g_s_html_afce955ad6978e7a13dad4b00baa2021b"><div class="ttname"><a href="struct_m_c_b_s_p___r_e_g_s.html#afce955ad6978e7a13dad4b00baa2021b">MCBSP_REGS::DRR2</a></div><div class="ttdeci">union DRR2_REG DRR2</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:665</div></div>
<div class="ttc" id="struct_r_c_e_r_b___b_i_t_s_html_a6cf4b944d8b23346fdb17e39171a2c9a"><div class="ttname"><a href="struct_r_c_e_r_b___b_i_t_s.html#a6cf4b944d8b23346fdb17e39171a2c9a">RCERB_BITS::RCEB0</a></div><div class="ttdeci">Uint16 RCEB0</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:248</div></div>
<div class="ttc" id="struct_r_c_e_r_f___b_i_t_s_html_a55da21bf7b6d48ae6fea59d214b25369"><div class="ttname"><a href="struct_r_c_e_r_f___b_i_t_s.html#a55da21bf7b6d48ae6fea59d214b25369">RCERF_BITS::RCEF15</a></div><div class="ttdeci">Uint16 RCEF15</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:488</div></div>
<div class="ttc" id="struct_r_c_e_r_a___b_i_t_s_html_a24e065f31e78ff1a3b89a7afd9fcb168"><div class="ttname"><a href="struct_r_c_e_r_a___b_i_t_s.html#a24e065f31e78ff1a3b89a7afd9fcb168">RCERA_BITS::RCEA2</a></div><div class="ttdeci">Uint16 RCEA2</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:225</div></div>
<div class="ttc" id="struct_x_c_e_r_h___b_i_t_s_html_a95d68c48d6bb8d6f0c75c4674bef29f9"><div class="ttname"><a href="struct_x_c_e_r_h___b_i_t_s.html#a95d68c48d6bb8d6f0c75c4674bef29f9">XCERH_BITS::XCEH6</a></div><div class="ttdeci">Uint16 XCEH6</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:629</div></div>
<div class="ttc" id="struct_r_c_e_r_d___b_i_t_s_html_a14c68ccb4606f307a6eadd3628f104c1"><div class="ttname"><a href="struct_r_c_e_r_d___b_i_t_s.html#a14c68ccb4606f307a6eadd3628f104c1">RCERD_BITS::RCED7</a></div><div class="ttdeci">Uint16 RCED7</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:380</div></div>
<div class="ttc" id="struct_d_r_r2___b_i_t_s_html_ad51ef6be98e9de8063a70abce874f6cd"><div class="ttname"><a href="struct_d_r_r2___b_i_t_s.html#ad51ef6be98e9de8063a70abce874f6cd">DRR2_BITS::HWLB</a></div><div class="ttdeci">Uint16 HWLB</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:27</div></div>
<div class="ttc" id="struct_s_p_c_r2___b_i_t_s_html_a67dfea553c3b71cbc207e4b9c483ae07"><div class="ttname"><a href="struct_s_p_c_r2___b_i_t_s.html#a67dfea553c3b71cbc207e4b9c483ae07">SPCR2_BITS::XRDY</a></div><div class="ttdeci">Uint16 XRDY</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:72</div></div>
<div class="ttc" id="struct_x_c_e_r_h___b_i_t_s_html_ad0342e8bd35c87b15a527aa268030c54"><div class="ttname"><a href="struct_x_c_e_r_h___b_i_t_s.html#ad0342e8bd35c87b15a527aa268030c54">XCERH_BITS::XCEH0</a></div><div class="ttdeci">Uint16 XCEH0</div><div class="ttdef"><b>Definition:</b> DSP2833x_Mcbsp.h:623</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat May 16 2015 06:32:55 for MSE Controller by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
