{"sha": "d70be98ee172834aa8cacdc9c8004200f87ddccb", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZDcwYmU5OGVlMTcyODM0YWE4Y2FjZGM5YzgwMDQyMDBmODdkZGNjYg==", "commit": {"author": {"name": "Segher Boessenkool", "email": "segher@kernel.crashing.org", "date": "2014-06-22T17:14:02Z"}, "committer": {"name": "Segher Boessenkool", "email": "segher@gcc.gnu.org", "date": "2014-06-22T17:14:02Z"}, "message": "Merge ashlsi3 and ashldi3\n\nFrom-SVN: r211877", "tree": {"sha": "8f1faca49767e274bd9f62a51f76d67400b91ced", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/8f1faca49767e274bd9f62a51f76d67400b91ced"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/d70be98ee172834aa8cacdc9c8004200f87ddccb", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d70be98ee172834aa8cacdc9c8004200f87ddccb", "html_url": "https://github.com/Rust-GCC/gccrs/commit/d70be98ee172834aa8cacdc9c8004200f87ddccb", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d70be98ee172834aa8cacdc9c8004200f87ddccb/comments", "author": {"login": "segher", "id": 417629, "node_id": "MDQ6VXNlcjQxNzYyOQ==", "avatar_url": "https://avatars.githubusercontent.com/u/417629?v=4", "gravatar_id": "", "url": "https://api.github.com/users/segher", "html_url": "https://github.com/segher", "followers_url": "https://api.github.com/users/segher/followers", "following_url": "https://api.github.com/users/segher/following{/other_user}", "gists_url": "https://api.github.com/users/segher/gists{/gist_id}", "starred_url": "https://api.github.com/users/segher/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/segher/subscriptions", "organizations_url": "https://api.github.com/users/segher/orgs", "repos_url": "https://api.github.com/users/segher/repos", "events_url": "https://api.github.com/users/segher/events{/privacy}", "received_events_url": "https://api.github.com/users/segher/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "f39a447c2d502c450ac233b77ebe766a84533327", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f39a447c2d502c450ac233b77ebe766a84533327", "html_url": "https://github.com/Rust-GCC/gccrs/commit/f39a447c2d502c450ac233b77ebe766a84533327"}], "stats": {"total": 185, "additions": 51, "deletions": 134}, "files": [{"sha": "89ac3b6174cd6c3455bb7cc31ac343a268162eb0", "filename": "gcc/ChangeLog", "status": "modified", "additions": 8, "deletions": 0, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d70be98ee172834aa8cacdc9c8004200f87ddccb/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d70be98ee172834aa8cacdc9c8004200f87ddccb/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=d70be98ee172834aa8cacdc9c8004200f87ddccb", "patch": "@@ -1,3 +1,11 @@\n+2014-06-22  Segher Boessenkool  <segher@kernel.crashing.org>\n+\n+\t* config/rs6000/rs6000.md (ashlsi3, two anonymous define_insns\n+\tand define_splits, ashldi3, *ashldi3_internal1, *ashldi3_internal2\n+\tand split, *ashldi3_internal3 and split): Delete, merge into...\n+\t(ashl<mode>3, ashl<mode>3_dot, ashl<mode>3_dot2): New.\n+\t(*ashlsi3_64): Fix formatting.  Replace \"i\" by \"n\".\n+\n 2014-06-22  Segher Boessenkool  <segher@kernel.crashing.org>\n \n \t* config/rs6000/rs6000.md (\"hH\"): New define_mode_attr."}, {"sha": "f8aca8915e947cf6ee269d2a89819d552082628f", "filename": "gcc/config/rs6000/rs6000.md", "status": "modified", "additions": 43, "deletions": 134, "changes": 177, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d70be98ee172834aa8cacdc9c8004200f87ddccb/gcc%2Fconfig%2Frs6000%2Frs6000.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d70be98ee172834aa8cacdc9c8004200f87ddccb/gcc%2Fconfig%2Frs6000%2Frs6000.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.md?ref=d70be98ee172834aa8cacdc9c8004200f87ddccb", "patch": "@@ -4382,92 +4382,82 @@\n \t\t    (const_int 0)))]\n   \"\")\n \n-(define_insn \"ashlsi3\"\n-  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r,r\")\n-\t(ashift:SI (match_operand:SI 1 \"gpc_reg_operand\" \"r,r\")\n-\t\t   (match_operand:SI 2 \"reg_or_cint_operand\" \"r,i\")))]\n+\n+(define_insn \"ashl<mode>3\"\n+  [(set (match_operand:GPR 0 \"gpc_reg_operand\" \"=r,r\")\n+\t(ashift:GPR (match_operand:GPR 1 \"gpc_reg_operand\" \"r,r\")\n+\t\t    (match_operand:GPR 2 \"reg_or_cint_operand\" \"r,n\")))]\n   \"\"\n   \"@\n-   slw %0,%1,%2\n-   slwi %0,%1,%h2\"\n+   sl<wd> %0,%1,%2\n+   sl<wd>i %0,%1,%<hH>2\"\n   [(set_attr \"type\" \"shift\")\n    (set_attr \"var_shift\" \"yes,no\")])\n \n (define_insn \"*ashlsi3_64\"\n   [(set (match_operand:DI 0 \"gpc_reg_operand\" \"=r,r\")\n-  \t(zero_extend:DI\n+\t(zero_extend:DI\n \t    (ashift:SI (match_operand:SI 1 \"gpc_reg_operand\" \"r,r\")\n-\t\t       (match_operand:SI 2 \"reg_or_cint_operand\" \"r,i\"))))]\n+\t\t       (match_operand:SI 2 \"reg_or_cint_operand\" \"r,n\"))))]\n   \"TARGET_POWERPC64\"\n   \"@\n    slw %0,%1,%2\n    slwi %0,%1,%h2\"\n   [(set_attr \"type\" \"shift\")\n    (set_attr \"var_shift\" \"yes,no\")])\n \n-(define_insn \"\"\n-  [(set (match_operand:CC 0 \"cc_reg_operand\" \"=x,x,?y,?y\")\n-\t(compare:CC (ashift:SI (match_operand:SI 1 \"gpc_reg_operand\" \"r,r,r,r\")\n-\t\t\t       (match_operand:SI 2 \"reg_or_cint_operand\" \"r,i,r,i\"))\n+(define_insn_and_split \"*ashl<mode>3_dot\"\n+  [(set (match_operand:CC 3 \"cc_reg_operand\" \"=x,x,?y,?y\")\n+\t(compare:CC (ashift:GPR (match_operand:GPR 1 \"gpc_reg_operand\" \"r,r,r,r\")\n+\t\t\t\t(match_operand:GPR 2 \"reg_or_cint_operand\" \"r,n,r,n\"))\n \t\t    (const_int 0)))\n-   (clobber (match_scratch:SI 3 \"=r,r,r,r\"))]\n-  \"TARGET_32BIT\"\n+   (clobber (match_scratch:GPR 0 \"=r,r,r,r\"))]\n+  \"<MODE>mode == Pmode && rs6000_gen_cell_microcode\"\n   \"@\n-   slw. %3,%1,%2\n-   slwi. %3,%1,%h2\n+   sl<wd>. %0,%1,%2\n+   sl<wd>i. %0,%1,%<hH>2\n    #\n    #\"\n+  \"&& reload_completed\"\n+  [(set (match_dup 0)\n+\t(ashift:GPR (match_dup 1)\n+\t\t    (match_dup 2)))\n+   (set (match_dup 3)\n+\t(compare:CC (match_dup 0)\n+\t\t    (const_int 0)))]\n+  \"\"\n   [(set_attr \"type\" \"shift\")\n    (set_attr \"var_shift\" \"yes,no,yes,no\")\n    (set_attr \"dot\" \"yes\")\n    (set_attr \"length\" \"4,4,8,8\")])\n \n-(define_split\n-  [(set (match_operand:CC 0 \"cc_reg_not_cr0_operand\" \"\")\n-\t(compare:CC (ashift:SI (match_operand:SI 1 \"gpc_reg_operand\" \"\")\n-\t\t\t       (match_operand:SI 2 \"reg_or_cint_operand\" \"\"))\n-\t\t    (const_int 0)))\n-   (clobber (match_scratch:SI 3 \"\"))]\n-  \"TARGET_32BIT && reload_completed\"\n-  [(set (match_dup 3)\n-\t(ashift:SI (match_dup 1) (match_dup 2)))\n-   (set (match_dup 0)\n-\t(compare:CC (match_dup 3)\n-\t\t    (const_int 0)))]\n-  \"\")\n-\n-(define_insn \"\"\n+(define_insn_and_split \"*ashl<mode>3_dot2\"\n   [(set (match_operand:CC 3 \"cc_reg_operand\" \"=x,x,?y,?y\")\n-\t(compare:CC (ashift:SI (match_operand:SI 1 \"gpc_reg_operand\" \"r,r,r,r\")\n-\t\t\t       (match_operand:SI 2 \"reg_or_cint_operand\" \"r,i,r,i\"))\n+\t(compare:CC (ashift:GPR (match_operand:GPR 1 \"gpc_reg_operand\" \"r,r,r,r\")\n+\t\t\t\t(match_operand:GPR 2 \"reg_or_cint_operand\" \"r,n,r,n\"))\n \t\t    (const_int 0)))\n-   (set (match_operand:SI 0 \"gpc_reg_operand\" \"=r,r,r,r\")\n-\t(ashift:SI (match_dup 1) (match_dup 2)))]\n-  \"TARGET_32BIT\"\n+   (set (match_operand:GPR 0 \"gpc_reg_operand\" \"=r,r,r,r\")\n+\t(ashift:GPR (match_dup 1)\n+\t\t    (match_dup 2)))]\n+  \"<MODE>mode == Pmode && rs6000_gen_cell_microcode\"\n   \"@\n-   slw. %0,%1,%2\n-   slwi. %0,%1,%h2\n+   sl<wd>. %0,%1,%2\n+   sl<wd>i. %0,%1,%<hH>2\n    #\n    #\"\n+  \"&& reload_completed\"\n+  [(set (match_dup 0)\n+\t(ashift:GPR (match_dup 1)\n+\t\t    (match_dup 2)))\n+   (set (match_dup 3)\n+\t(compare:CC (match_dup 0)\n+\t\t    (const_int 0)))]\n+  \"\"\n   [(set_attr \"type\" \"shift\")\n    (set_attr \"var_shift\" \"yes,no,yes,no\")\n    (set_attr \"dot\" \"yes\")\n    (set_attr \"length\" \"4,4,8,8\")])\n \n-(define_split\n-  [(set (match_operand:CC 3 \"cc_reg_not_cr0_operand\" \"\")\n-\t(compare:CC (ashift:SI (match_operand:SI 1 \"gpc_reg_operand\" \"\")\n-\t\t\t       (match_operand:SI 2 \"reg_or_cint_operand\" \"\"))\n-\t\t    (const_int 0)))\n-   (set (match_operand:SI 0 \"gpc_reg_operand\" \"\")\n-\t(ashift:SI (match_dup 1) (match_dup 2)))]\n-  \"TARGET_32BIT && reload_completed\"\n-  [(set (match_dup 0)\n-\t(ashift:SI (match_dup 1) (match_dup 2)))\n-   (set (match_dup 3)\n-\t(compare:CC (match_dup 0)\n-\t\t    (const_int 0)))]\n-  \"\")\n \n (define_insn \"rlwinm\"\n   [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n@@ -5026,6 +5016,7 @@\n \t\t    (const_int 0)))]\n   \"\")\n \n+\n (define_insn \"ashrsi3\"\n   [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r,r\")\n \t(ashiftrt:SI (match_operand:SI 1 \"gpc_reg_operand\" \"r,r\")\n@@ -7654,88 +7645,6 @@\n \t\t    (const_int 0)))]\n   \"\")\n \n-(define_expand \"ashldi3\"\n-  [(set (match_operand:DI 0 \"gpc_reg_operand\" \"\")\n-\t(ashift:DI (match_operand:DI 1 \"gpc_reg_operand\" \"\")\n-\t\t   (match_operand:SI 2 \"reg_or_cint_operand\" \"\")))]\n-  \"TARGET_POWERPC64\"\n-  \"\")\n-\n-(define_insn \"*ashldi3_internal1\"\n-  [(set (match_operand:DI 0 \"gpc_reg_operand\" \"=r,r\")\n-\t(ashift:DI (match_operand:DI 1 \"gpc_reg_operand\" \"r,r\")\n-\t\t   (match_operand:SI 2 \"reg_or_cint_operand\" \"r,i\")))]\n-  \"TARGET_POWERPC64\"\n-  \"@\n-   sld %0,%1,%2\n-   sldi %0,%1,%H2\"\n-  [(set_attr \"type\" \"shift\")\n-   (set_attr \"var_shift\" \"yes,no\")])\n-\n-(define_insn \"*ashldi3_internal2\"\n-  [(set (match_operand:CC 0 \"cc_reg_operand\" \"=x,x,?y,?y\")\n-\t(compare:CC (ashift:DI (match_operand:DI 1 \"gpc_reg_operand\" \"r,r,r,r\")\n-\t\t\t       (match_operand:SI 2 \"reg_or_cint_operand\" \"r,i,r,i\"))\n-\t\t    (const_int 0)))\n-   (clobber (match_scratch:DI 3 \"=r,r,r,r\"))]\n-  \"TARGET_64BIT\"\n-  \"@\n-   sld. %3,%1,%2\n-   sldi. %3,%1,%H2\n-   #\n-   #\"\n-  [(set_attr \"type\" \"shift\")\n-   (set_attr \"var_shift\" \"yes,no,yes,no\")\n-   (set_attr \"dot\" \"yes\")\n-   (set_attr \"length\" \"4,4,8,8\")])\n-\n-(define_split\n-  [(set (match_operand:CC 0 \"cc_reg_not_cr0_operand\" \"\")\n-\t(compare:CC (ashift:DI (match_operand:DI 1 \"gpc_reg_operand\" \"\")\n-\t\t\t       (match_operand:SI 2 \"reg_or_cint_operand\" \"\"))\n-\t\t    (const_int 0)))\n-   (clobber (match_scratch:DI 3 \"\"))]\n-  \"TARGET_POWERPC64 && reload_completed\"\n-  [(set (match_dup 3)\n-\t(ashift:DI (match_dup 1) (match_dup 2)))\n-   (set (match_dup 0)\n-\t(compare:CC (match_dup 3)\n-\t\t    (const_int 0)))]\n-  \"\")\n-\n-(define_insn \"*ashldi3_internal3\"\n-  [(set (match_operand:CC 3 \"cc_reg_operand\" \"=x,x,?y,?y\")\n-\t(compare:CC (ashift:DI (match_operand:DI 1 \"gpc_reg_operand\" \"r,r,r,r\")\n-\t\t\t       (match_operand:SI 2 \"reg_or_cint_operand\" \"r,i,r,i\"))\n-\t\t    (const_int 0)))\n-   (set (match_operand:DI 0 \"gpc_reg_operand\" \"=r,r,r,r\")\n-\t(ashift:DI (match_dup 1) (match_dup 2)))]\n-  \"TARGET_64BIT\"\n-  \"@\n-   sld. %0,%1,%2\n-   sldi. %0,%1,%H2\n-   #\n-   #\"\n-  [(set_attr \"type\" \"shift\")\n-   (set_attr \"var_shift\" \"yes,no,yes,no\")\n-   (set_attr \"dot\" \"yes\")\n-   (set_attr \"length\" \"4,4,8,8\")])\n-\n-(define_split\n-  [(set (match_operand:CC 3 \"cc_reg_not_cr0_operand\" \"\")\n-\t(compare:CC (ashift:DI (match_operand:DI 1 \"gpc_reg_operand\" \"\")\n-\t\t\t       (match_operand:SI 2 \"reg_or_cint_operand\" \"\"))\n-\t\t    (const_int 0)))\n-   (set (match_operand:DI 0 \"gpc_reg_operand\" \"\")\n-\t(ashift:DI (match_dup 1) (match_dup 2)))]\n-  \"TARGET_POWERPC64 && reload_completed\"\n-  [(set (match_dup 0)\n-\t(ashift:DI (match_dup 1) (match_dup 2)))\n-   (set (match_dup 3)\n-\t(compare:CC (match_dup 0)\n-\t\t    (const_int 0)))]\n-  \"\")\n-\n (define_insn \"*ashldi3_internal4\"\n   [(set (match_operand:DI 0 \"gpc_reg_operand\" \"=r\")\n \t(and:DI (ashift:DI (match_operand:DI 1 \"gpc_reg_operand\" \"r\")"}]}