
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: _146_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: an[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.02    0.05    0.13    0.29 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.29 ^ _146_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.61 ^ _146_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net1 (net)
                  0.05    0.00    0.61 ^ output1/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.21    0.81 ^ output1/X (sky130_fd_sc_hd__buf_2)
                                         an[0] (net)
                  0.17    0.00    0.81 ^ an[0] (out)
                                  0.81   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  6.94   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_1_0__f_clk/X                      10     12     -2 (VIOLATED)
clkbuf_1_1__f_clk/X                      10     12     -2 (VIOLATED)


max slew violations count Typical: 0
max fanout violations count Typical: 2
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 128 unannotated drivers.
 clk
 reset
 _064_/X
 _065_/Y
 _066_/Y
 _067_/Y
 _068_/Y
 _069_/Y
 _070_/Y
 _071_/Y
 _072_/Y
 _073_/Y
 _074_/X
 _075_/X
 _076_/X
 _077_/X
 _078_/Y
 _079_/Y
 _080_/X
 _081_/Y
 _082_/Y
 _083_/X
 _084_/X
 _085_/X
 _086_/X
 _087_/Y
 _088_/X
 _089_/X
 _090_/X
 _091_/X
 _092_/Y
 _093_/X
 _094_/Y
 _095_/Y
 _096_/Y
 _097_/X
 _098_/X
 _099_/Y
 _100_/X
 _101_/X
 _102_/X
 _103_/X
 _104_/X
 _105_/Y
 _106_/Y
 _107_/Y
 _108_/Y
 _109_/Y
 _110_/X
 _111_/Y
 _112_/Y
 _113_/Y
 _114_/Y
 _115_/X
 _116_/X
 _117_/X
 _118_/X
 _119_/X
 _120_/X
 _121_/Y
 _122_/X
 _123_/X
 _124_/Y
 _125_/Y
 _126_/X
 _127_/X
 _128_/Q
 _129_/Q
 _130_/Q
 _131_/Q
 _132_/Q
 _133_/Q
 _134_/Q
 _135_/Q
 _136_/Q
 _137_/Q
 _138_/Q
 _139_/Q
 _140_/Q
 _141_/Q
 _142_/Q
 _143_/Q
 _144_/Q
 _145_/Q
 _146_/Q
 _147_/Q
 _148_/Q
 _149_/Q
 _150_/Q
 _151_/Q
 clkbuf_0_clk/X
 clkbuf_1_0__f_clk/X
 clkbuf_1_1__f_clk/X
 cpu_top_16/HI
 cpu_top_16/LO
 hold1/X
 hold10/X
 hold11/X
 hold12/X
 hold13/X
 hold14/X
 hold15/X
 hold16/X
 hold17/X
 hold18/X
 hold2/X
 hold3/X
 hold4/X
 hold5/X
 hold6/X
 hold7/X
 hold8/X
 hold9/X
 output1/X
 output10/X
 output11/X
 output12/X
 output13/X
 output14/X
 output15/X
 output2/X
 output3/X
 output4/X
 output5/X
 output6/X
 output7/X
 output8/X
 output9/X
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 2
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There is 1 unconstrained endpoint.
  cx[0]
