library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fu is
  port( i_wb_reg_write  : in std_logic; 
	i_ex_rs_sel : in std_logic_vector(4 downto 0);
  	i_ex_rt_sel : in std_logic_vector(4 downto 0);
	i_mem_write_reg_sel : in std_logic_vector(4 downto 0);
	i_mem_write_reg_sel : in std_logic_vector(4 downto 0);
	o_forward_a : out std_logic_vector(1 downto 0);
	o_forward_b : out std_logic_vector(1 downto 0);
	);
 end fu;

architecture mixed of main_control is 

-- todo add anything?

begin



process

begin



end process;

end mixed;
