 1
具有即時切換性能的高精度時序產生器晶片之研製(II) 
The Design and Implementation of High-Precision Timing Generator Chip  
with Instantaneous Switching Capability 
計畫編號：NSC 97-2221-E-224 -061 
執行期間：97 年 8 月 1 日 至 98 年 10 月 31 日 
主  持  人：黃崇禧 國立雲林科技大學電機工程系暨研究所 助理教授 
共同主持人：曹恒偉 國立臺灣大學電子工程學研究所 教授  
計畫參與人員：張嘉文 張祐淳 陳文正 李政龍 陳俊宏 
 
一、 中文摘要 
時序產生器的設計目的，在於產生相對時
間的信號，主要原理是將輸入信號產生延遲或
合成多組相位信號後選擇控制的信號輸出。時
序產生器的觀念與應用常見於各種電路與系
統中，如自動化測試系統、脈波產生器、字模
產生器、邏輯分析儀、晶片中的內建自我測試
系統、時距數位化電路、時脈資料回復電路、
全數位頻率合成器、超寬頻系統…等。本計劃
旨在設計適用於量測儀器與自動化測試系統
裡類比前端電路中的時序產生器電路，可以經
由系統設定提供固定延遲，或具備即時切換時
序，以調整輸出的延遲時間。 
在本年度計畫中，主要將針對此量測工業
的需求，對時序產生器電路進行架構研究與電
路設計。主要達成目標為利用外部輸入的可變
精確參考時脈供作系統同步操作，使用延遲鎖
定迴路產生的多相位時脈作為穩定的時序，並
使用相位內插技術，有效的將時序產生器的時
間解析度提高至一個閘延遲以下；並設計易於
控制的介面電路，以達成即時切換功能。藉以
建構相關量測儀器與自動化測試系統中，類比
前端電路裡的關鍵性組件的晶片。 
關鍵詞：時序產生器、延遲鎖定迴路、自動化
測試系統 
英文摘要 
The purpose of designing the timing 
generator circuit is to generate a relative-timing 
signal.  The main operating principle of the 
timing generator is to delay the input signal or to 
select the desired output from the synthesized 
multi-phase signals.  The concept and 
application of the timing generator is widely 
utilized in many circuits and systems, ex. 
automatic test equipment (ATE), pulse generator, 
pattern generator, logic analyzer, built-in-self- 
test inside a chip, time digitizer, clock and data 
recovery circuit, direct digital frequency 
synthesizer, ultra-wide band system…etc.  This 
project is dedicated to design the timing 
generator in the analog front-end circuitry of the 
ATE system.  The delay time of the output 
signal can be adjusted with a fixed-step value or 
instantaneous switching its timing.    
This project is to fulfill the demand of 
instrumentation industry so as to focus on the 
design of the architecture and circuit of the 
timing generator.  The timing generator will 
achieve high resolution less than the intrinsic 
gate delay with the aid of delay-locked loop 
(DLL) and phase interpolation.  The 
instantaneous switching capability is also 
considered via designing the interfacing circuitry 
with the ease of control.  This aim of this 
project is to provide the developing capability of 
key components for the instrumentation industry 
in Taiwan.  
Keywords : timing generator, delay-locked 
loop,  automatic test equipment  
  3
Pump)、迴路濾波器(Loop Filter)等。但由於要
產生次閘延遲的解析度，所以採用的延遲單元
(Delay Cell)會再外加數位控制負載延遲電
路，故具有兩組路徑可控制其延遲時間(詳見
下下子節說明)。所以控制迴路分為兩組：第
一組迴路為主要迴路，控制基本延遲單元。當
此迴路操作時，所有的數位控制負載的延遲均
設為零。當主迴路穩定後，會利用多工器(MUX)
將壓控延遲線中延遲單元數減少，並啟動數位
控制負載延遲電路來補償減少的延遲，並利用
第二組次迴路來穩定數位負載控制電路。俟次
迴路穩定後，即可利用數位控制字組，對細級
延遲線中的第一組延遲單元來進行控制，進而
達成即時切換之功能。 
II. 粗級時序產生器 
粗級時序產生器主要由一組可產生多相
位輸出的延遲鎖定迴路組成。由細級時序輸出
之時脈，藉以做為壓控延遲線之輸入。其中的
延遲單元設計亦同於下節所說明的延遲單
元。惟與細級之間差異，主要在於本級的數位
控制負載的設定值均為零，也就是其粗級解析
度與基本延遲單元的閘延遲相同。最後藉由選
擇器(Selector)之輸入(SC0~SC2)可以設定所需
之粗級相位信號，亦具有即時切換功能。 
III. 延遲單元 
採用的延遲單元如圖四所示，主架構為採
用 餓 流 源 控 制 延 遲 單 元 (Starving-Current 
Controlled Delay Cell)，再加上數位控制負載所
組成的虛擬差動延遲單元(Pseudo-Differential 
Delay Cell)。如前所述，延遲單元中可調變延
遲時間大小共有兩個路徑。為增加操作頻率範
圍，採用多頻帶設計，即在餓流源控制路徑加
上並聯電晶體與開關(SW0~SW1)，藉以增加延
遲範圍。而數位控制負載採用串聯電阻-電容
(Shunt Resistor-Capacitor)型式。其開關(S0~S3)
負責控制二元權重(Binary-Weighted)延遲時間
大小，開關下面的串聯電晶體則藉由次迴路控
制電壓(VCTRL)來改變其電阻特性，藉以改變輸
出端點(Vout)所看到的等效時間延遲，可以使其
解析度剛好等效為基本閘延遲的二的冪次方
之ㄧ。以圖四為例，解析度則為十六分之ㄧ
(1/24)。 
為驗證此電路架構之可行性，該晶片電路
採用 TSMC 0.18µm 製程進行設計，晶片佈局
圖如圖五所示。粗級壓控延遲線共有八級，可
以將輸入參考頻率分為八個相位；而細級則可
將粗級閘延遲(即粗級解析度)再細劃分內插十
六級。後模擬系統控制電壓輸出波形如圖六所
示，俟粗級鎖定後再進行細級操作。圖七則為
在參考頻率 550MHz 時，共 128 級的時序輸出
波形，解析度可達 14.2ps。時間抖動如圖八所
示，大小為 4.5ps(p-p)。其線性度模擬結果如
圖九：DNL -0.21 ~ +0.78 與  INL -0.27 ~ 
+0.43。模擬結果總結於表一。 
四、結論與討論 
本研究計畫擬藉由對自動測試系統之架
構研究，以瞭解高速之時序產生器規格與需
求，並針對即時切換性能之架構設計進行可行
性評估。藉以提出新型的時序產生器架構，並
進行電路設計、模擬與送製。所提出的新型時
序產生器電路，具有閉迴路控制特性，可以避
免開迴路系統所需要的校準問題。雛型晶片使
用 TSMC 0.18µm 製程進行設計與送製，系統
參考時脈 550MHz，粗級時序產生器產生八組
多相位時脈，細級延遲鎖定迴路內插產生十六
組內插，可使解析度達 14.2ps。 
本計劃的時序產生器電路之研究結果，俟
送製與量測完成後，將投稿至相關領域國際會
議與期刊。未來並將持續研究，以建立自動測
試系統的類比前端電路模組。 
五、 計畫成果自評 
本計劃的時序產生器電路研究結果，與原
本計畫目標相符，初步規格解析度可達到次閘
  5
 
(a) 虛擬差動延遲單元 
 
(b) 多頻帶餓流源控制延遲單元 
 
(c) 數位控制負載 
圖四 完整延遲單元電路 
 
圖五 晶片佈局圖 
 
圖六 粗級與細級控制電壓輸出 
 
(a)1~48 
 
(b)48~96 
 
(c)96~128 
圖七 時序產生器輸出波形Post-Sim 
 
出席國際學術會議心得報告 
                                                             
計畫編號 NSC 97-2221-E-224 -061 
計畫名稱 具有即時切換性能的高精度時序產生器晶片之研製(II) 
出國人員姓名 
服務機關及職稱 
黃崇禧 
國立雲林科技大學電機工程系暨研究所 助理教授 
會議時間地點 UK, Belfast  2009/9/9 ~ 2009/9/11 
會議名稱 2009 22nd Annual IEEE International SOC Conference (SOCC’09) 
發表論文題目 Dual-Band CDR using a Half-Rate Linear Phase Detector 
 
一、 參加會議經過 
此次參與之會議為 2009 年“系統晶片國際會議” (System on a Chip Conference, 
SOCC’09)，舉辦地點在英國北愛爾蘭首府貝爾法斯特(Belfast, North Ireland, UK)的
Wellington Park Hotel，主辦單為北愛爾蘭排名第一的 Queen’s University Belfast，亦為美
國電機電子工程學會(Institute of Electrical and Electronics Engineers, IEEE)的電路與系統
學會(Circuits and System Society, CAS)贊助主辦。會議舉辦時間自九月九日至十一日，共
三天會程包含論文發表與 Embedded Tutorial課程。在會議的前一天，即由桃園機場搭乘
國泰航空班機經香港轉機飛抵達英國倫敦希斯洛國際機場(LHT)後，再轉搭 BMI 航空前
往貝爾法斯特。議程第一天(9/9)上午大會邀請國際 IC 設計大廠 Infineon 公司的副總
Hermann Eul發表主旨演說，題目為“The Future of Mobile Broadband Internet – Powered by 
The Semiconductor Industry”。另有兩場全體演說分別為 Silicon & Software Systems公司
的副總兼技術長 James O’Riordan與來自台灣的 IEEE Fellow台大電機系的陳良基教授。
下午分別有六個 Regular Paper Session的論文發表，共計有二十五篇論文。此次發表論文
即在下午的 Session WA2 - PLL and Clocks，以口頭形式報告論文“Dual-Band CDR using a 
Half-Rate Linear Phase Detector”，並與與會學界及業界先進交換對所發表的論文內容的意
見。 
第二天(9/10)則先參與在早上 Embedded Tutorial課程，主講人為德國 Plextek 公司的
Liam M. Devlin，題目為 “Microwave IC Design for Broadband Receivers”。上午共有三個
Dual-Band CDR using a Half-Rate Linear Phase Detector 
Chorng-Sii Hwang1, Chun-Yung Cho2, Chung-Chun Chen2, Hen-Wai Tsao2* 
1
Department of Electrical Engineering 
National Yunlin University of Sci. and Tech. 
Yunlin County, 64002, Taiwan 
cshwang@yuntech.edu.tw 
 
2
Graduate Institute of Electronics Engineering 
National Taiwan University 
Taipei, 10617, Taiwan 
tsaohw@cc.ee.ntu.edu.tw* 
ABSTRACT 
This paper describes a dual-band clock and 
data recovery circuit using a new half-rate linear 
phase detector. With the proposed sampling 
scheme, the phase detector produces UP/DN 
signals with equal pulsewidth and thus eliminates 
the demand of current scaling in the charge pump. 
The test chip fabricated by CMOS 0.18 μm 1P6M 
process can operate at 2.7 and 1.62 Gbps which 
satisfies the DisplayPort standard. It can recover 
the NRZ data of a (2
7
-1) PRBS with a bit error rate 
less than 10
-12
. The chip core occupies an area of 
0.36 mm
2
. The power consumption is 50 mW at 2.7 
Gbps with a 1.8 V supply voltage. 
 
 I. INTRODUCTION 
The increasing data rates for higher quality 
video and audio display in TVs and PCs raise the 
demand for higher speed in the clock and data 
recovery (CDR) circuit, posing great challenges at 
the levels of device, circuit, and architecture. The 
design of the phase/frequency detector and the 
oscillator dealing with random data sequences is 
becoming more and more difficult due to higher bit 
rates and lower supply voltages. The DisplayPort 
specification[1] is an extensible industry standard 
intended for both external (box-to-box) and internal 
(LCD panel) interfaces consisting of 1, 2, or 4 
lanes. The capabilities of the DisplayPort 
transmitter and receiver will determine whether the 
link rate is set to 2.7 or 1.62 Gbps per lane, which 
is determined by the transmission channel quality. 
There is no separate clock pair inside the channel, 
for the clock information is embedded in the 
transmitted data. The clock is retrieved from the 
data stream itself, which is encoded with the ANSI 
8B/10B coding rule[2]. The DisplayPort 
specification requires that the sink device clock 
recovery PLL have a closed loop bandwidth of no 
less than 20MHz. The reason is that the 8B/10B 
coding rule limits the maximum run length to be no 
more than five successive bits.  
In this paper, a dual-band CDR circuit is 
designed and fabricated. With a newly proposed 
half-rate linear phase detector, the problem of 
unequal width of UP/DN pulses in conventional 
ones[3-4] can be resolved without scaling the 
charging/ discharging currents in the charge pump. 
This makes the design of the charge pump more 
robust to process variation.  
 
 II. CIRCUIT DESCRIPTION 
A.  System Architecture  
The overall system architecture of the 
proposed dual-band clock and data recovery circuit 
is sketched in Fig. 1. It consists of a phase detector 
(PD), a frequency detector (FD), two charge 
pumps (CPs), a dual-band voltage-controlled 
oscillator (VCO), a lock detector (LD) and an on-
chip loop filter. It can accept the input noisy data 
and then generate the retimed data and clocks.  
PD
FD
CP-1
CP-2
Dual-Band
VCO
BS
VCTRL
R2
C2
C1
UP
DN
FDN
DOUT
DIN
FUP
LD
CK
 
Figure 1: System architecture of the dual-band CDR 
In order to alleviate the design constraints of 
power and circuit reliability, the CDR circuit adopts 
a half-rate linear PD which also halves the output 
frequency of the VCO. The PD can also produce 
the retimed data (DOUT) without any extra logic gate. 
When the system starts to function, the FD will 
detect the frequency deviation between the input 
data (DIN) and the VCO clocks. The FD is 
responsible of charging the large capacitor in the 
loop filter to minimize the frequency error. It will 
stop its function without disturbing the loop 
operation when the frequency is close enough. 
	
		
	


Authorized licensed use limited to: NATIONAL YUNLIN UNIV OF TECH. Downloaded on January 30, 2010 at 09:35 from IEEE Xplore.  Restrictions apply. 
sampled by the input data (DIN). The bit period is 
divided into four regions. The results are coped 
with proper logic circuitry to judge whether the 
VCO frequency is fast or slow. The final outputs 
(FUP, FDN) are sent to the second CP and the LD. 
 
Figure 5: Frequency detector 
D. Dual-Band VCO 
The VCO circuitry[7] is drawn in Fig. 6. The 
output frequency of the VCO is half of the input 
data rate. In order to meet the system loop 
bandwidth specification, a four-stage ring-oscillator 
with a band-selection signal (BS) is adopted to 
operate at either high or low bit-rate so as to 
reduce the VCO gain. When BS is activated, the 
VCO will operate at low frequency. 
The cross-coupled pair acts as a negative 
resistor to increase the frequency range and to 
improve the differential operation. To regulate the 
control voltage (VCTRL) can modulate the output 
resistance appeared at the output nodes. 
Therefore, the VCO output frequency also varies. 
 
(a)  
 
(b)  
Figure 6: VCO (a) 4-stage VCO (b) VCO cell  
E. Charge Pump and Loop Filter  
The loop filter consists of a series resistor, a 
series capacitor and a parallel capacitor. According 
to the bandwidth requirement of the DisplayPort 
standard, it can be fully integrated on-chip. 
There are two CPs with different current 
values inside the circuitry. In order to operate at 
the high speed, both CPs can work with the CML 
output swing. The output of the CP dedicated to 
the PD is connected to the output of the loop filer, 
which is the control voltage (VCTRL) of the VCO. As 
mentioned above, both of the charging and 
discharging currents can be designed to be equal 
without scaling. The current of the second CP is 
injected to the large series capacitor directly. It will 
stop its function when in-lock.  
 
 III. IMPLEMENTATION AND MESAUREMENT 
A prototype chip to attain the dual-band CDR 
function with the aid of an improved half-rate linear 
PD is designed and implemented using CMOS 
0.18m 1P6M process. The chip micrography is 
shown in Fig. 7. Its core circuitry occupies 600 x 
600 m2 without I/O pads. Figure 8 shows the high 
and low speed retimed data eyes in response to a 
(2
7
 - 1) pseudo-random bit sequence (PRBS). The 
rms jitter of high/low speed retimed data is 19.1 
and 13.5 ps, respectively. The spectrum plots of 
the recovered half-rate clock for both bit-rates are 
measured in Fig. 9. The proposed CDR can 
operate at both 2.7 and 1.62 Gbps input data rates 
correctly with the measured bit-error rate (BER) 
smaller than 10
-12
. The total power consumed by 
the core circuitry is 50 mW excluding the output 
driving buffer. The comparison table with other 
related reports is shown in Table 1. 
 
Figure 7: Chip micrography 

Authorized licensed use limited to: NATIONAL YUNLIN UNIV OF TECH. Downloaded on January 30, 2010 at 09:35 from IEEE Xplore.  Restrictions apply. 
