Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design full_adder_64_bit.ngc ...
WARNING:NetListWriters:298 - No output is written to full_adder_64_bit.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus s2/s1/s2/tempCarry<5 : 1> on block
   full_adder_64_bit is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus s2/s1/s1/tempCarry<5 : 1> on block
   full_adder_64_bit is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus s2/s2/s2/tempCarry<5 : 1> on block
   full_adder_64_bit is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus s2/s2/s1/tempCarry<5 : 1> on block
   full_adder_64_bit is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus s1/s1/s2/tempCarry<5 : 1> on block
   full_adder_64_bit is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus s1/s1/s1/tempCarry<5 : 1> on block
   full_adder_64_bit is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus s1/s2/s2/tempCarry<5 : 1> on block
   full_adder_64_bit is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus s1/s2/s1/tempCarry<5 : 1> on block
   full_adder_64_bit is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file full_adder_64_bit.edif ...
ngc2edif: Total memory usage is 92396 kilobytes

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design full_adder_64_bit.ngc ...
WARNING:NetListWriters:298 - No output is written to full_adder_64_bit.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus s2/s1/s2/tempCarry<5 : 1> on block
   full_adder_64_bit is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus s2/s1/s1/tempCarry<5 : 1> on block
   full_adder_64_bit is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus s2/s2/s2/tempCarry<5 : 1> on block
   full_adder_64_bit is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus s2/s2/s1/tempCarry<5 : 1> on block
   full_adder_64_bit is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus s1/s1/s2/tempCarry<5 : 1> on block
   full_adder_64_bit is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus s1/s1/s1/tempCarry<5 : 1> on block
   full_adder_64_bit is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus s1/s2/s2/tempCarry<5 : 1> on block
   full_adder_64_bit is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus s1/s2/s1/tempCarry<5 : 1> on block
   full_adder_64_bit is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file full_adder_64_bit.edif ...
ngc2edif: Total memory usage is 92396 kilobytes

