<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="UTF-8" />
<title>CSO MCQ – Full Set</title>

<style>
  body{font-family:Arial,Helvetica,sans-serif;background:#f6f9ff;padding:22px;color:#0f172a;line-height:1.55}
  h1{text-align:center;margin-bottom:18px}
  .info{text-align:center;color:#475569;margin-bottom:22px}
  .card{background:#fff;border-radius:14px;padding:14px 18px;margin:10px 0;
        box-shadow:0 10px 26px rgba(15,23,42,.06)}
  .q{font-weight:700}
  .a{color:#047857;font-weight:600;margin-top:4px}
  .ex{color:#52525b;margin-top:6px}
  .page{margin-top:26px;font-size:18px;font-weight:700;color:#1e293b}
</style>
</head>

<body>

<h1>CSO MCQ — Questions, Answers & Short Explanations</h1>
<p class="info">Full combined set (Page-1 → Page-9)</p>

<!-- ===== PAGE 1 ===== -->
<div class="page">PAGE 1</div>

<div class="card"><div class="q">1. Memory success fraction is called —</div><div class="a">Answer: Hit rate</div><div class="ex">Hits divided by total memory accesses.</div></div>
<div class="card"><div class="q">2. 0110 + 0110 =</div><div class="a">Answer: 1100</div><div class="ex">6 + 6 = 12 (binary 1100).</div></div>
<div class="card"><div class="q">3. CSA stands for —</div><div class="a">Answer: Carry Save Addition</div><div class="ex">Stores carries separately to speed addition.</div></div>
<div class="card"><div class="q">4. Individual control word is called —</div><div class="a">Answer: Micro-instruction</div><div class="ex">Controls one small CPU step.</div></div>
<div class="card"><div class="q">5. Binary to decimal device —</div><div class="a">Answer: Decoder</div><div class="ex">Activates one output line for each code.</div></div>
<div class="card"><div class="q">6. Operands not available —</div><div class="a">Answer: Data hazard</div><div class="ex">Instruction must wait for data.</div></div>
<div class="card"><div class="q">7. CISC stands for —</div><div class="a">Answer: Complex Instruction Set Computer</div><div class="ex">Large, complex instructions.</div></div>
<div class="card"><div class="q">8. ADD #5, R1 same as —</div><div class="a">Answer: ADDI 5, R1</div><div class="ex">Adds constant to register.</div></div>
<div class="card"><div class="q">9. Reads blocks together —</div><div class="a">Answer: Cache</div><div class="ex">Loads data by block/line.</div></div>
<div class="card"><div class="q">10. Full adder sum uses —</div><div class="a">Answer: XOR</div><div class="ex">Sum = A ⊕ B ⊕ Cin.</div></div>
<div class="card"><div class="q">11. Address bus is —</div><div class="a">Answer: Unidirectional</div><div class="ex">From CPU to memory only.</div></div>
<div class="card"><div class="q">12. CPU connects to memory using —</div><div class="a">Answer: System bus</div><div class="ex">Data + address + control lines.</div></div>
<div class="card"><div class="q">13. Input/Output instructions —</div><div class="a">Answer: IN, OUT</div><div class="ex">Used for device communication.</div></div>
<div class="card"><div class="q">14. R1 ← R2 means —</div><div class="a">Answer: Move</div><div class="ex">Copies data from R2 to R1.</div></div>
<div class="card"><div class="q">15. Interrupt that can be ignored —</div><div class="a">Answer: Maskable interrupt</div><div class="ex">CPU may disable it.</div></div>

<!-- ===== PAGE 2 ===== -->
<div class="page">PAGE 2</div>

<div class="card"><div class="q">16. Permanent storage —</div><div class="a">Answer: Secondary memory</div><div class="ex">Data kept even after power off.</div></div>
<div class="card"><div class="q">17. Increases apparent RAM —</div><div class="a">Answer: Virtual memory</div><div class="ex">Uses disk as extra RAM.</div></div>
<div class="card"><div class="q">18. Gray code is —</div><div class="a">Answer: Reflected binary</div><div class="ex">Only one bit changes at a time.</div></div>
<div class="card"><div class="q">19. IR stores —</div><div class="a">Answer: Current instruction</div><div class="ex">Instruction being executed.</div></div>
<div class="card"><div class="q">20. Fast memory between CPU & RAM —</div><div class="a">Answer: Cache</div><div class="ex">Reduces access time.</div></div>
<div class="card"><div class="q">21. 8086 I/O address size —</div><div class="a">Answer: 16-bit</div><div class="ex">64K I/O addresses.</div></div>
<div class="card"><div class="q">22. Automatic data transfer —</div><div class="a">Answer: DMA</div><div class="ex">Bypasses CPU.</div></div>
<div class="card"><div class="q">23. Highest hit ratio mapping —</div><div class="a">Answer: Associative mapping</div><div class="ex">Any block to any line.</div></div>
<div class="card"><div class="q">24. Single precision bias —</div><div class="a">Answer: 127</div><div class="ex">IEEE-754 exponent bias.</div></div>
<div class="card"><div class="q">25. MOV AX,[2A50] —</div><div class="a">Answer: Direct addressing</div><div class="ex">Address given directly.</div></div>
<div class="card"><div class="q">26. Loop unrolling improves —</div><div class="a">Answer: Speed</div><div class="ex">Fewer branches.</div></div>
<div class="card"><div class="q">27. Page table is in —</div><div class="a">Answer: Main memory</div><div class="ex">Maintained by OS.</div></div>
<div class="card"><div class="q">28. Micro-instruction contains —</div><div class="a">Answer: Control signals</div><div class="ex">Signals to hardware units.</div></div>
<div class="card"><div class="q">29. Smallest memory unit —</div><div class="a">Answer: Bit</div><div class="ex">0 or 1.</div></div>
<div class="card"><div class="q">30. Source program written in —</div><div class="a">Answer: High-level language</div><div class="ex">Like C, Java etc.</div></div>

<!-- ===== PAGE 3 ===== -->
<div class="page">PAGE 3</div>

<div class="card"><div class="q">31. Cache performance —</div><div class="a">Answer: Hit ratio</div><div class="ex">Higher hit → faster.</div></div>
<div class="card"><div class="q">32. Cannot be ignored —</div><div class="a">Answer: Non-maskable interrupt</div><div class="ex">Used for critical errors.</div></div>
<div class="card"><div class="q">33. Efficient stack —</div><div class="a">Answer: Register stack</div><div class="ex">Very fast.</div></div>
<div class="card"><div class="q">34. Directly with CPU —</div><div class="a">Answer: Main memory</div><div class="ex">Primary storage.</div></div>
<div class="card"><div class="q">35. R1 ← R1+R2 —</div><div class="a">Answer: Arithmetic op</div><div class="ex">Performs addition.</div></div>
<div class="card"><div class="q">36. MOV AL,BL —</div><div class="a">Answer: Register addressing</div><div class="ex">Transfer between registers.</div></div>
<div class="card"><div class="q">37. Stack works —</div><div class="a">Answer: LIFO</div><div class="ex">Last in, first out.</div></div>
<div class="card"><div class="q">38. Fastest adder —</div><div class="a">Answer: Carry look-ahead</div><div class="ex">Predicts carries early.</div></div>
<div class="card"><div class="q">39. RAID provides —</div><div class="a">Answer: Reliability + performance</div><div class="ex">Multiple disks together.</div></div>
<div class="card"><div class="q">40. Associative memory —</div><div class="a">Answer: Content-addressable</div><div class="ex">Search by data.</div></div>
<div class="card"><div class="q">41. Pipeline increases —</div><div class="a">Answer: Throughput</div><div class="ex">More instructions per time.</div></div>
<div class="card"><div class="q">42. Interrupt transfers to —</div><div class="a">Answer: ISR</div><div class="ex">Special handler routine.</div></div>
<div class="card"><div class="q">43. Basic CPU unit —</div><div class="a">Answer: ALU</div><div class="ex">Logical & arithmetic work.</div></div>
<div class="card"><div class="q">44. Von-Neumann uses —</div><div class="a">Answer: One memory</div><div class="ex">For data & instructions.</div></div>
<div class="card"><div class="q">45. Program counter holds —</div><div class="a">Answer: Next instruction address</div><div class="ex">Points to upcoming code.</div></div>

<!-- ===== PAGE 4 ===== -->
<div class="page">PAGE 4</div>

<div class="card"><div class="q">46. Constant in instruction —</div><div class="a">Answer: Immediate</div><div class="ex">Value written inside instruction.</div></div>
<div class="card"><div class="q">47. Reduces access time —</div><div class="a">Answer: Cache</div><div class="ex">Keeps frequently used data.</div></div>
<div class="card"><div class="q">48. DMA transfers —</div><div class="a">Answer: Device ↔ Memory</div><div class="ex">Without CPU.</div></div>
<div class="card"><div class="q">49. Group of micro-instructions —</div><div class="a">Answer: Micro-routine</div><div class="ex">Completes one function.</div></div>
<div class="card"><div class="q">50. MAR stores —</div><div class="a">Answer: Memory address</div><div class="ex">Where to read/write.</div></div>
<div class="card"><div class="q">51. Memory-mapped I/O —</div><div class="a">Answer: Same address space</div><div class="ex">I/O treated like memory.</div></div>
<div class="card"><div class="q">52. Instruction cycle —</div><div class="a">Answer: Fetch & Execute</div><div class="ex">Two main stages.</div></div>
<div class="card"><div class="q">53. De-Morgan relates —</div><div class="a">Answer: AND & OR</div><div class="ex">(AB)’=A’+B’, (A+B)’=A’B’.</div></div>
<div class="card"><div class="q">54. Booth algorithm —</div><div class="a">Answer: Multiplication</div><div class="ex">For signed numbers.</div></div>
<div class="card"><div class="q">55. Overflow occurs when —</div><div class="a">Answer: Result too large</div><div class="ex">Exceeds word size.</div></div>
<div class="card"><div class="q">56. Instruction length depends on —</div><div class="a">Answer: Opcode + operands</div><div class="ex">More fields → longer.</div></div>
<div class="card"><div class="q">57. Basic memory element —</div><div class="a">Answer: SR flip-flop</div><div class="ex">Stores 1 bit.</div></div>
<div class="card"><div class="q">58. ROM-based control —</div><div class="a">Answer: Micro-programmed control</div><div class="ex">Signals stored as program.</div></div>
<div class="card"><div class="q">59. Dependency hazard —</div><div class="a">Answer: Data hazard</div><div class="ex">Result not ready yet.</div></div>
<div class="card"><div class="q">60. Simplifies Boolean —</div><div class="a">Answer: K-map</div><div class="ex">Reduces logic expression.</div></div>

<!-- ===== PAGE 5 ===== -->
<div class="page">PAGE 5</div>

<div class="card"><div class="q">61. No address format —</div><div class="a">Answer: Zero-address</div><div class="ex">Uses stack.</div></div>
<div class="card"><div class="q">62. Next instruction —</div><div class="a">Answer: Program counter</div><div class="ex">Points forward.</div></div>
<div class="card"><div class="q">63. Boot program stored in —</div><div class="a">Answer: ROM</div><div class="ex">Permanent firmware.</div></div>
<div class="card"><div class="q">64. Time to access memory —</div><div class="a">Answer: Access time</div><div class="ex">Request to data received.</div></div>
<div class="card"><div class="q">65. Base + displacement —</div><div class="a">Answer: Base addressing</div><div class="ex">Base register + offset.</div></div>
<div class="card"><div class="q">66. Fixed cache line —</div><div class="a">Answer: Direct mapping</div><div class="ex">One block → one line.</div></div>
<div class="card"><div class="q">67. Signal to CPU —</div><div class="a">Answer: Interrupt</div><div class="ex">Requests attention.</div></div>
<div class="card"><div class="q">68. Carries data —</div><div class="a">Answer: Data bus</div><div class="ex">Transfers data bits.</div></div>
<div class="card"><div class="q">69. Shift right fill 0 —</div><div class="a">Answer: Logical shift</div><div class="ex">Does not keep sign.</div></div>
<div class="card"><div class="q">70. Analog → digital —</div><div class="a">Answer: ADC</div><div class="ex">Produces digital value.</div></div>
<div class="card"><div class="q">71. Changes PC —</div><div class="a">Answer: Branch/Jump</div><div class="ex">Alters flow.</div></div>
<div class="card"><div class="q">72. Loses data when off —</div><div class="a">Answer: RAM</div><div class="ex">Volatile memory.</div></div>
<div class="card"><div class="q">73. Holds data for write —</div><div class="a">Answer: MDR</div><div class="ex">Memory data register.</div></div>
<div class="card"><div class="q">74. Reduces branch penalty —</div><div class="a">Answer: Branch prediction</div><div class="ex">Guesses next path.</div></div>
<div class="card"><div class="q">75. Performs operations —</div><div class="a">Answer: ALU</div><div class="ex">Math + logic.</div></div>

<!-- ===== PAGE 6 ===== -->
<div class="page">PAGE 6</div>

<div class="card"><div class="q">76. Cannot disable —</div><div class="a">Answer: Non-maskable interrupt</div><div class="ex">Always serviced.</div></div>
<div class="card"><div class="q">77. Cache sits between —</div><div class="a">Answer: CPU & main memory</div><div class="ex">Acts as buffer.</div></div>
<div class="card"><div class="q">78. Word means —</div><div class="a">Answer: Group of bits</div><div class="ex">Fixed width data.</div></div>
<div class="card"><div class="q">79. RISC instructions —</div><div class="a">Answer: Simple, fixed length</div><div class="ex">Usually one per cycle.</div></div>
<div class="card"><div class="q">80. Interrupt —</div><div class="a">Answer: Stops CPU work</div><div class="ex">Switches to handler.</div></div>
<div class="card"><div class="q">81. Shift left equals —</div><div class="a">Answer: ×2</div><div class="ex">Value doubles.</div></div>
<div class="card"><div class="q">82. Simplest mapping —</div><div class="a">Answer: Direct mapping</div><div class="ex">Easy hardware.</div></div>
<div class="card"><div class="q">83. FIFO used in —</div><div class="a">Answer: Queue</div><div class="ex">First in, first out.</div></div>
<div class="card"><div class="q">84. Generates control —</div><div class="a">Answer: Control unit</div><div class="ex">Directs operations.</div></div>
<div class="card"><div class="q">85. Address translation —</div><div class="a">Answer: MMU</div><div class="ex">Virtual → physical.</div></div>

<!-- ===== PAGE 7 ===== -->
<div class="page">PAGE 7</div>

<div class="card"><div class="q">86. Carries address —</div><div class="a">Answer: Address bus</div><div class="ex">Tells where to access.</div></div>
<div class="card"><div class="q">87. Stores results —</div><div class="a">Answer: Accumulator</div><div class="ex">Temporary ALU storage.</div></div>
<div class="card"><div class="q">88. Stack pointer holds —</div><div class="a">Answer: Top of stack address</div><div class="ex">Current stack position.</div></div>
<div class="card"><div class="q">89. Branch hazard —</div><div class="a">Answer: Control hazard</div><div class="ex">Due to change in flow.</div></div>
<div class="card"><div class="q">90. 1011 + 0110 =</div><div class="a">Answer: 10001</div><div class="ex">11+6 = 17.</div></div>
<div class="card"><div class="q">91. Page table stored in —</div><div class="a">Answer: Main memory</div><div class="ex">Managed by OS.</div></div>
<div class="card"><div class="q">92. Direct transfer —</div><div class="a">Answer: DMA</div><div class="ex">Device ↔ memory.</div></div>
<div class="card"><div class="q">93. Cache unit of transfer —</div><div class="a">Answer: Block/line</div><div class="ex">Loads whole block.</div></div>
<div class="card"><div class="q">94. MOV AX,BX —</div><div class="a">Answer: Register-to-register</div><div class="ex">No memory access.</div></div>
<div class="card"><div class="q">95. Pipeline effect —</div><div class="a">Answer: More throughput</div><div class="ex">Faster completion rate.</div></div>

<!-- ===== PAGE 8 ===== -->
<div class="page">PAGE 8</div>

<div class="card"><div class="q">96. Non-volatile —</div><div class="a">Answer: ROM</div><div class="ex">Keeps data.</div></div>
<div class="card"><div class="q">97. Miss handled by —</div><div class="a">Answer: Main memory</div><div class="ex">Fetched to cache.</div></div>
<div class="card"><div class="q">98. Transfers control —</div><div class="a">Answer: Branch/Jump</div><div class="ex">Changes PC.</div></div>
<div class="card"><div class="q">99. Micro-program stored in —</div><div class="a">Answer: Control memory (ROM)</div><div class="ex">Pre-written control code.</div></div>
<div class="card"><div class="q">100. Signed numbers —</div><div class="a">Answer: 2’s complement</div><div class="ex">Standard representation.</div></div>
<div class="card"><div class="q">101. ALU —</div><div class="a">Answer: Arithmetic Logic Unit</div><div class="ex">Performs operations.</div></div>
<div class="card"><div class="q">102. Most flexible cache —</div><div class="a">Answer: Associative mapping</div><div class="ex">Any block anywhere.</div></div>
<div class="card"><div class="q">103. Read/Write signals —</div><div class="a">Answer: Control bus</div><div class="ex">Controls timing & ops.</div></div>
<div class="card"><div class="q">104. Interrupt priority —</div><div class="a">Answer: Interrupt controller</div><div class="ex">Decides order.</div></div>
<div class="card"><div class="q">105. Instruction size depends on —</div><div class="a">Answer: Opcode + operands</div><div class="ex">Defines total bits.</div></div>

<!-- ===== PAGE 9 ===== -->
<div class="page">PAGE 9</div>

<div class="card"><div class="q">106. Analog → digital —</div><div class="a">Answer: ADC</div><div class="ex">Produces digital signal.</div></div>
<div class="card"><div class="q">107. Digital → analog —</div><div class="a">Answer: DAC</div><div class="ex">Creates analog output.</div></div>
<div class="card"><div class="q">108. Overflow check —</div><div class="a">Answer: Sign bits</div><div class="ex">Unexpected sign change.</div></div>
<div class="card"><div class="q">109. Stack organization —</div><div class="a">Answer: Zero-address</div><div class="ex">Uses stack for operands.</div></div>
<div class="card"><div class="q">110. Memory hierarchy goal —</div><div class="a">Answer: Fast + low cost</div><div class="ex">Balance speed & price.</div></div>
<div class="card"><div class="q">111. ISR address stored in —</div><div class="a">Answer: Interrupt vector table</div><div class="ex">Table of handlers.</div></div>
<div class="card"><div class="q">112. Stores 1 bit —</div><div class="a">Answer: Flip-flop</div><div class="ex">Basic storage cell.</div></div>
<div class="card"><div class="q">113. Booth used for —</div><div class="a">Answer: Signed multiplication</div><div class="ex">Handles negatives.</div></div>
<div class="card"><div class="q">114. Data not available —</div><div class="a">Answer: Data hazard</div><div class="ex">Pipeline must wait.</div></div>
<div class="card"><div class="q">115. Fastest memory —</div><div class="a">Answer: Register</div><div class="ex">Inside CPU.</div></div>

</body>
</html>
