<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Jun 20 12:27:23 2024" VIVADOVERSION="2023.1">

  <SYSTEMINFO ARCH="zynq" BOARD="digilentinc.com:zybo-z7-20:part0:1.2" DEVICE="7z020" NAME="PetaENC_INT" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_s_axi_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_0" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="PmodENC_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_s_axi_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_0" PORT="s_axi_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="S_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_0" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_arready" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_0" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_arvalid" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_0" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="S_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_0" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_awready" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_0" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_awvalid" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_0" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_bready" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_0" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_0" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_bvalid" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_0" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="S_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_0" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_rready" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_0" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_0" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_rvalid" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_0" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="S_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_0" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_wready" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_0" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_0" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_wvalid" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_0" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Pmod_ENC_pin1_o" SIGIS="undef" SIGNAME="pmod_bridge_0_out0_O">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_bridge_0" PORT="out0_O"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="Pmod_ENC_pin7_i" SIGIS="undef" SIGNAME="pmod_bridge_0_out4_I">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_bridge_0" PORT="out4_I"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Pmod_ENC_pin2_o" SIGIS="undef" SIGNAME="pmod_bridge_0_out1_O">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_bridge_0" PORT="out1_O"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="Pmod_ENC_pin8_i" SIGIS="undef" SIGNAME="pmod_bridge_0_out5_I">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_bridge_0" PORT="out5_I"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Pmod_ENC_pin3_o" SIGIS="undef" SIGNAME="pmod_bridge_0_out2_O">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_bridge_0" PORT="out2_O"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="Pmod_ENC_pin9_i" SIGIS="undef" SIGNAME="pmod_bridge_0_out6_I">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_bridge_0" PORT="out6_I"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Pmod_ENC_pin10_o" SIGIS="undef" SIGNAME="pmod_bridge_0_out7_O">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_bridge_0" PORT="out7_O"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Pmod_ENC_pin4_o" SIGIS="undef" SIGNAME="pmod_bridge_0_out3_O">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_bridge_0" PORT="out3_O"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="Pmod_ENC_pin3_i" SIGIS="undef" SIGNAME="pmod_bridge_0_out2_I">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_bridge_0" PORT="out2_I"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="Pmod_ENC_pin4_i" SIGIS="undef" SIGNAME="pmod_bridge_0_out3_I">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_bridge_0" PORT="out3_I"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="Pmod_ENC_pin1_i" SIGIS="undef" SIGNAME="pmod_bridge_0_out0_I">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_bridge_0" PORT="out0_I"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="Pmod_ENC_pin2_i" SIGIS="undef" SIGNAME="pmod_bridge_0_out1_I">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_bridge_0" PORT="out1_I"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Pmod_ENC_pin10_t" SIGIS="undef" SIGNAME="pmod_bridge_0_out7_T">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_bridge_0" PORT="out7_T"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Pmod_ENC_pin8_t" SIGIS="undef" SIGNAME="pmod_bridge_0_out5_T">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_bridge_0" PORT="out5_T"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Pmod_ENC_pin9_t" SIGIS="undef" SIGNAME="pmod_bridge_0_out6_T">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_bridge_0" PORT="out6_T"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Pmod_ENC_pin4_t" SIGIS="undef" SIGNAME="pmod_bridge_0_out3_T">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_bridge_0" PORT="out3_T"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Pmod_ENC_pin9_o" SIGIS="undef" SIGNAME="pmod_bridge_0_out6_O">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_bridge_0" PORT="out6_O"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="Pmod_ENC_pin10_i" SIGIS="undef" SIGNAME="pmod_bridge_0_out7_I">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_bridge_0" PORT="out7_I"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Pmod_ENC_pin7_t" SIGIS="undef" SIGNAME="pmod_bridge_0_out4_T">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_bridge_0" PORT="out4_T"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Pmod_ENC_pin1_t" SIGIS="undef" SIGNAME="pmod_bridge_0_out0_T">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_bridge_0" PORT="out0_T"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Pmod_ENC_pin2_t" SIGIS="undef" SIGNAME="pmod_bridge_0_out1_T">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_bridge_0" PORT="out1_T"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Pmod_ENC_pin7_o" SIGIS="undef" SIGNAME="pmod_bridge_0_out4_O">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_bridge_0" PORT="out4_O"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Pmod_ENC_pin3_t" SIGIS="undef" SIGNAME="pmod_bridge_0_out2_T">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_bridge_0" PORT="out2_T"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Pmod_ENC_pin8_o" SIGIS="undef" SIGNAME="pmod_bridge_0_out5_O">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_bridge_0" PORT="out5_O"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ip2intc_irpt_0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_gpio_0_ip2intc_irpt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_0" PORT="ip2intc_irpt"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="pmod_bridge_0_Pmod_out" NAME="Pmod_ENC" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="PIN1_O" PHYSICAL="Pmod_ENC_pin1_o"/>
        <PORTMAP LOGICAL="PIN7_I" PHYSICAL="Pmod_ENC_pin7_i"/>
        <PORTMAP LOGICAL="PIN2_O" PHYSICAL="Pmod_ENC_pin2_o"/>
        <PORTMAP LOGICAL="PIN8_I" PHYSICAL="Pmod_ENC_pin8_i"/>
        <PORTMAP LOGICAL="PIN3_O" PHYSICAL="Pmod_ENC_pin3_o"/>
        <PORTMAP LOGICAL="PIN9_I" PHYSICAL="Pmod_ENC_pin9_i"/>
        <PORTMAP LOGICAL="PIN10_O" PHYSICAL="Pmod_ENC_pin10_o"/>
        <PORTMAP LOGICAL="PIN4_O" PHYSICAL="Pmod_ENC_pin4_o"/>
        <PORTMAP LOGICAL="PIN3_I" PHYSICAL="Pmod_ENC_pin3_i"/>
        <PORTMAP LOGICAL="PIN4_I" PHYSICAL="Pmod_ENC_pin4_i"/>
        <PORTMAP LOGICAL="PIN1_I" PHYSICAL="Pmod_ENC_pin1_i"/>
        <PORTMAP LOGICAL="PIN2_I" PHYSICAL="Pmod_ENC_pin2_i"/>
        <PORTMAP LOGICAL="PIN10_T" PHYSICAL="Pmod_ENC_pin10_t"/>
        <PORTMAP LOGICAL="PIN8_T" PHYSICAL="Pmod_ENC_pin8_t"/>
        <PORTMAP LOGICAL="PIN9_T" PHYSICAL="Pmod_ENC_pin9_t"/>
        <PORTMAP LOGICAL="PIN4_T" PHYSICAL="Pmod_ENC_pin4_t"/>
        <PORTMAP LOGICAL="PIN9_O" PHYSICAL="Pmod_ENC_pin9_o"/>
        <PORTMAP LOGICAL="PIN10_I" PHYSICAL="Pmod_ENC_pin10_i"/>
        <PORTMAP LOGICAL="PIN7_T" PHYSICAL="Pmod_ENC_pin7_t"/>
        <PORTMAP LOGICAL="PIN1_T" PHYSICAL="Pmod_ENC_pin1_t"/>
        <PORTMAP LOGICAL="PIN2_T" PHYSICAL="Pmod_ENC_pin2_t"/>
        <PORTMAP LOGICAL="PIN7_O" PHYSICAL="Pmod_ENC_pin7_o"/>
        <PORTMAP LOGICAL="PIN3_T" PHYSICAL="Pmod_ENC_pin3_t"/>
        <PORTMAP LOGICAL="PIN8_O" PHYSICAL="Pmod_ENC_pin8_o"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_S_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="PetaENC_INT_s_axi_aclk"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00000FFF" INSTANCE="axi_gpio_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S_AXI" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_gpio_0"/>
      </PERIPHERALS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/PmodENC_0" HWVERSION="1.0" INSTANCE="PmodENC_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="PmodENC" VLNV="xilinx.com:module_ref:PmodENC:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="PetaENC_INT_PmodENC_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_s_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="Pmod_top" RIGHT="0" SIGIS="undef" SIGNAME="pmod_bridge_0_in_top_bus_I">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_bridge_0" PORT="in_top_bus_I"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="counter" RIGHT="0" SIGIS="undef" SIGNAME="PmodENC_0_counter">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_0" PORT="gpio_io_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="30" FULLNAME="/axi_gpio_0" HWVERSION="2.0" INSTANCE="axi_gpio_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="PetaENC_INT_axi_gpio_0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_s_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_s_axi_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PetaENC_INT_imp" PORT="S_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PetaENC_INT_imp" PORT="S_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PetaENC_INT_imp" PORT="S_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PetaENC_INT_imp" PORT="S_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PetaENC_INT_imp" PORT="S_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PetaENC_INT_imp" PORT="S_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PetaENC_INT_imp" PORT="S_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PetaENC_INT_imp" PORT="S_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PetaENC_INT_imp" PORT="S_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PetaENC_INT_imp" PORT="S_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PetaENC_INT_imp" PORT="S_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PetaENC_INT_imp" PORT="S_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PetaENC_INT_imp" PORT="S_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PetaENC_INT_imp" PORT="S_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PetaENC_INT_imp" PORT="S_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PetaENC_INT_imp" PORT="S_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_gpio_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PetaENC_INT_imp" PORT="S_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ip2intc_irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_gpio_0_ip2intc_irpt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ip2intc_irpt_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="gpio_io_i" RIGHT="0" SIGIS="undef" SIGNAME="PmodENC_0_counter">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PmodENC_0" PORT="counter"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="gpio_io_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="gpio_io_t" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_S_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="PetaENC_INT_s_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio_io_i"/>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="gpio_io_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="8" FULLNAME="/pmod_bridge_0" HWVERSION="1.1" INSTANCE="pmod_bridge_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pmod_bridge" VLNV="digilentinc.com:ip:pmod_bridge:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Top_Row_Interface" VALUE="GPIO"/>
        <PARAMETER NAME="Bottom_Row_Interface" VALUE="Disabled"/>
        <PARAMETER NAME="Component_Name" VALUE="PetaENC_INT_pmod_bridge_0_0"/>
        <PARAMETER NAME="PMOD" VALUE="Custom"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="USE_PULLUPS" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="3" NAME="in_top_bus_I" RIGHT="0" SIGIS="undef" SIGNAME="pmod_bridge_0_in_top_bus_I">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PmodENC_0" PORT="Pmod_top"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="in_top_bus_O" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="in_top_bus_T" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out0_I" SIGIS="undef" SIGNAME="pmod_bridge_0_out0_I">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PetaENC_INT_imp" PORT="Pmod_ENC_pin1_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out1_I" SIGIS="undef" SIGNAME="pmod_bridge_0_out1_I">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PetaENC_INT_imp" PORT="Pmod_ENC_pin2_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out2_I" SIGIS="undef" SIGNAME="pmod_bridge_0_out2_I">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PetaENC_INT_imp" PORT="Pmod_ENC_pin3_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out3_I" SIGIS="undef" SIGNAME="pmod_bridge_0_out3_I">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PetaENC_INT_imp" PORT="Pmod_ENC_pin4_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out4_I" SIGIS="undef" SIGNAME="pmod_bridge_0_out4_I">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PetaENC_INT_imp" PORT="Pmod_ENC_pin7_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out5_I" SIGIS="undef" SIGNAME="pmod_bridge_0_out5_I">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PetaENC_INT_imp" PORT="Pmod_ENC_pin8_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out6_I" SIGIS="undef" SIGNAME="pmod_bridge_0_out6_I">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PetaENC_INT_imp" PORT="Pmod_ENC_pin9_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out7_I" SIGIS="undef" SIGNAME="pmod_bridge_0_out7_I">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PetaENC_INT_imp" PORT="Pmod_ENC_pin10_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out0_O" SIGIS="undef" SIGNAME="pmod_bridge_0_out0_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PetaENC_INT_imp" PORT="Pmod_ENC_pin1_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out1_O" SIGIS="undef" SIGNAME="pmod_bridge_0_out1_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PetaENC_INT_imp" PORT="Pmod_ENC_pin2_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out2_O" SIGIS="undef" SIGNAME="pmod_bridge_0_out2_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PetaENC_INT_imp" PORT="Pmod_ENC_pin3_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out3_O" SIGIS="undef" SIGNAME="pmod_bridge_0_out3_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PetaENC_INT_imp" PORT="Pmod_ENC_pin4_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out4_O" SIGIS="undef" SIGNAME="pmod_bridge_0_out4_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PetaENC_INT_imp" PORT="Pmod_ENC_pin7_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out5_O" SIGIS="undef" SIGNAME="pmod_bridge_0_out5_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PetaENC_INT_imp" PORT="Pmod_ENC_pin8_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out6_O" SIGIS="undef" SIGNAME="pmod_bridge_0_out6_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PetaENC_INT_imp" PORT="Pmod_ENC_pin9_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out7_O" SIGIS="undef" SIGNAME="pmod_bridge_0_out7_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PetaENC_INT_imp" PORT="Pmod_ENC_pin10_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out0_T" SIGIS="undef" SIGNAME="pmod_bridge_0_out0_T">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PetaENC_INT_imp" PORT="Pmod_ENC_pin1_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out1_T" SIGIS="undef" SIGNAME="pmod_bridge_0_out1_T">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PetaENC_INT_imp" PORT="Pmod_ENC_pin2_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out2_T" SIGIS="undef" SIGNAME="pmod_bridge_0_out2_T">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PetaENC_INT_imp" PORT="Pmod_ENC_pin3_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out3_T" SIGIS="undef" SIGNAME="pmod_bridge_0_out3_T">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PetaENC_INT_imp" PORT="Pmod_ENC_pin4_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out4_T" SIGIS="undef" SIGNAME="pmod_bridge_0_out4_T">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PetaENC_INT_imp" PORT="Pmod_ENC_pin7_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out5_T" SIGIS="undef" SIGNAME="pmod_bridge_0_out5_T">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PetaENC_INT_imp" PORT="Pmod_ENC_pin8_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out6_T" SIGIS="undef" SIGNAME="pmod_bridge_0_out6_T">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PetaENC_INT_imp" PORT="Pmod_ENC_pin9_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out7_T" SIGIS="undef" SIGNAME="pmod_bridge_0_out7_T">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PetaENC_INT_imp" PORT="Pmod_ENC_pin10_t"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="pmod_bridge_0_Pmod_out" NAME="Pmod_out" TYPE="INITIATOR" VLNV="digilentinc.com:interface:pmod:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="PIN1_O" PHYSICAL="out0_O"/>
            <PORTMAP LOGICAL="PIN7_I" PHYSICAL="out4_I"/>
            <PORTMAP LOGICAL="PIN2_O" PHYSICAL="out1_O"/>
            <PORTMAP LOGICAL="PIN8_I" PHYSICAL="out5_I"/>
            <PORTMAP LOGICAL="PIN3_O" PHYSICAL="out2_O"/>
            <PORTMAP LOGICAL="PIN9_I" PHYSICAL="out6_I"/>
            <PORTMAP LOGICAL="PIN10_O" PHYSICAL="out7_O"/>
            <PORTMAP LOGICAL="PIN4_O" PHYSICAL="out3_O"/>
            <PORTMAP LOGICAL="PIN3_I" PHYSICAL="out2_I"/>
            <PORTMAP LOGICAL="PIN4_I" PHYSICAL="out3_I"/>
            <PORTMAP LOGICAL="PIN1_I" PHYSICAL="out0_I"/>
            <PORTMAP LOGICAL="PIN2_I" PHYSICAL="out1_I"/>
            <PORTMAP LOGICAL="PIN10_T" PHYSICAL="out7_T"/>
            <PORTMAP LOGICAL="PIN8_T" PHYSICAL="out5_T"/>
            <PORTMAP LOGICAL="PIN9_T" PHYSICAL="out6_T"/>
            <PORTMAP LOGICAL="PIN4_T" PHYSICAL="out3_T"/>
            <PORTMAP LOGICAL="PIN9_O" PHYSICAL="out6_O"/>
            <PORTMAP LOGICAL="PIN10_I" PHYSICAL="out7_I"/>
            <PORTMAP LOGICAL="PIN7_T" PHYSICAL="out4_T"/>
            <PORTMAP LOGICAL="PIN1_T" PHYSICAL="out0_T"/>
            <PORTMAP LOGICAL="PIN2_T" PHYSICAL="out1_T"/>
            <PORTMAP LOGICAL="PIN7_O" PHYSICAL="out4_O"/>
            <PORTMAP LOGICAL="PIN3_T" PHYSICAL="out2_T"/>
            <PORTMAP LOGICAL="PIN8_O" PHYSICAL="out5_O"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO_Top_Row" TYPE="TARGET" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="in_top_bus_O"/>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="in_top_bus_T"/>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="in_top_bus_I"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0xF"/>
        <PARAMETER NAME="Component_Name" VALUE="PetaENC_INT_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="3" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_bridge_0" PORT="in_top_bus_T"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
