LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY sum10b IS

	PORT(	m, n: IN STD_LOGIC_VECTOR (9 DOWNTO 0);
			s: BUFFER STD_LOGIC_VECTOR (10 DOWNTO 0));
	END sum10b;

--

ARCHITECTURE arch OF sum10b IS
	
	COMPONENT half_adder
		PORT(	x: IN STD_LOGIC;
				y: IN STD_LOGIC;
				sum: OUT STD_LOGIC;
				cout: BUFFER STD_LOGIC);
	END COMPONENT;

	--
	
	COMPONENT full_adder
		PORT(	x, y, cin: IN STD_LOGIC;
				sum: OUT STD_LOGIC;
				cout: BUFFER STD_LOGIC);
	END COMPONENT;
	
	SIGNAL s_sum: STD_LOGIC_VECTOR(10 DOWNTO 0);