// Seed: 2844928301
module module_0 (
    output tri1 id_0,
    input  tri  id_1
    , id_3
);
  assign id_3 = 1;
endmodule
module module_1 (
    output tri1  id_0,
    output uwire id_1,
    input  wor   id_2,
    input  tri   id_3,
    output tri1  id_4,
    input  uwire id_5,
    output wor   id_6,
    input  tri   id_7,
    input  tri   id_8
    , id_12,
    output wor   id_9,
    input  tri0  id_10
);
  assign id_12 = id_12;
  assign id_12 = id_5 - 1'b0;
  if (1) begin : LABEL_0
    wire id_13;
    ;
    wire id_14;
  end
  module_0 modCall_1 (
      id_4,
      id_10
  );
  assign modCall_1.id_3 = 0;
endmodule
