#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55d44db10da0 .scope module, "top" "top" 2 3;
 .timescale 0 0;
v0x55d44e7d1990_0 .var/s "a", 32 0;
v0x55d44e7d1a30_0 .var/s "b", 32 0;
v0x55d44e7d1b00_0 .net/s "c", 64 0, L_0x55d44ed14ad0;  1 drivers
v0x55d44e7d1c00_0 .var "clk", 0 0;
v0x55d44e7d1ca0_0 .var/i "i", 31 0;
v0x55d44e7d1d90_0 .var "rst", 0 0;
S_0x55d44de3e860 .scope module, "w_0" "wallace" 2 9, 3 6 0, S_0x55d44db10da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 65 "c"
    .port_info 1 /INPUT 33 "a"
    .port_info 2 /INPUT 33 "b"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_0x7f865d7142f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44e7cf130_0 .net/2s *"_s137", 0 0, L_0x7f865d7142f0;  1 drivers
v0x55d44e7cf210_0 .net "a", 32 0, v0x55d44e7d1990_0;  1 drivers
v0x55d44e7cf2f0_0 .net "b", 32 0, v0x55d44e7d1a30_0;  1 drivers
v0x55d44e7cf3b0_0 .net "c", 64 0, L_0x55d44ed14ad0;  alias, 1 drivers
v0x55d44e7cf490_0 .net "ca", 649 0, v0x55d44e7ca970_0;  1 drivers
v0x55d44e7cf5b0_0 .net "ca2", 454 0, v0x55d44e7cb1f0_0;  1 drivers
v0x55d44e7cf6b0_0 .net "ca2_c", 454 0, L_0x55d44eac83d0;  1 drivers
v0x55d44e7cf7b0_0 .net "ca3", 324 0, v0x55d44e7cba80_0;  1 drivers
v0x55d44e7cf8b0_0 .net "ca3_c", 324 0, L_0x55d44eba7aa0;  1 drivers
v0x55d44e7cfa40_0 .net "ca4", 194 0, v0x55d44e7cc320_0;  1 drivers
v0x55d44e7cfb40_0 .net "ca4_c", 194 0, L_0x55d44ec2dd30;  1 drivers
RS_0x7f865d7870f8 .resolv tri, v0x55d44e7ccb40_0, L_0x55d44ec86d10;
v0x55d44e7cfc10_0 .net8 "ca5", 129 0, RS_0x7f865d7870f8;  2 drivers
o0x7f865d787098 .functor BUFZ 130, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55d44e7cfce0_0 .net "ca5_c", 129 0, o0x7f865d787098;  0 drivers
v0x55d44e7cfde0_0 .net "ca6", 64 0, v0x55d44e7cd3a0_0;  1 drivers
v0x55d44e7cfed0_0 .net "ca6_c", 64 0, L_0x55d44ecb31a0;  1 drivers
v0x55d44e7cffc0_0 .net "ca7", 64 0, v0x55d44e7cddb0_0;  1 drivers
v0x55d44e7d00b0_0 .net "ca7_c", 64 0, L_0x55d44ecdf7a0;  1 drivers
v0x55d44e7d01a0_0 .net "ca8", 64 0, v0x55d44e7ce5c0_0;  1 drivers
v0x55d44e7d0240_0 .net "ca8_c", 64 0, L_0x55d44ed0baf0;  1 drivers
v0x55d44e7d0330_0 .net "ca_c", 649 0, L_0x55d44e990450;  1 drivers
v0x55d44e7d03d0_0 .net "clk", 0 0, v0x55d44e7d1c00_0;  1 drivers
v0x55d44e7d0470_0 .var "d", 0 0;
v0x55d44e7d0510_0 .net "pp", 2079 0, v0x55d44e7ca140_0;  1 drivers
v0x55d44e7d05b0_0 .net "pp_c", 2079 0, v0x55d44e7ced00_0;  1 drivers
v0x55d44e7d06d0_0 .net "rst", 0 0, v0x55d44e7d1d90_0;  1 drivers
v0x55d44e7d0770_0 .net "sum", 649 0, v0x55d44e7ca880_0;  1 drivers
v0x55d44e7d0840_0 .net "sum2", 454 0, v0x55d44e7cb100_0;  1 drivers
v0x55d44e7d0940_0 .net "sum2_c", 454 0, L_0x55d44eac81f0;  1 drivers
v0x55d44e7d0a40_0 .net "sum3", 324 0, v0x55d44e7cb980_0;  1 drivers
v0x55d44e7d0b60_0 .net "sum3_c", 324 0, L_0x55d44eba7820;  1 drivers
v0x55d44e7d0c30_0 .net "sum4", 194 0, v0x55d44e7cc250_0;  1 drivers
v0x55d44e7d0d30_0 .net "sum4_c", 194 0, L_0x55d44ec2dbf0;  1 drivers
RS_0x7f865d7870c8 .resolv tri, v0x55d44e7cca50_0, L_0x55d44ec868f0;
v0x55d44e7d0e50_0 .net8 "sum5", 129 0, RS_0x7f865d7870c8;  2 drivers
o0x7f865d787068 .functor BUFZ 130, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55d44e7d1130_0 .net "sum5_c", 129 0, o0x7f865d787068;  0 drivers
v0x55d44e7d1230_0 .net "sum6", 64 0, v0x55d44e7cd2d0_0;  1 drivers
v0x55d44e7d1320_0 .net "sum6_c", 64 0, L_0x55d44ecb3010;  1 drivers
v0x55d44e7d1410_0 .net "sum7", 64 0, v0x55d44e7cdce0_0;  1 drivers
v0x55d44e7d1500_0 .net "sum7_c", 64 0, L_0x55d44ecdf660;  1 drivers
v0x55d44e7d15f0_0 .net "sum8", 64 0, v0x55d44e7ce520_0;  1 drivers
v0x55d44e7d1690_0 .net "sum8_c", 64 0, L_0x55d44ed0b9b0;  1 drivers
v0x55d44e7d1780_0 .net "sum_c", 649 0, L_0x55d44e990220;  1 drivers
L_0x7f865d713018 .functor BUFT 1, C4<01101011>, C4<0>, C4<0>, C4<0>;
v0x55d44e7d1820_0 .net "xin", 7 0, L_0x7f865d713018;  1 drivers
o0x7f865d82a908 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55d44e7d18c0_0 .net "xout", 7 0, o0x7f865d82a908;  0 drivers
L_0x55d44e7d1ea0 .part v0x55d44e7d1990_0, 0, 32;
L_0x55d44e7d1f90 .part v0x55d44e7d1a30_0, 0, 32;
L_0x55d44e858610 .part v0x55d44e7ca140_0, 0, 585;
L_0x55d44e8de7c0 .part v0x55d44e7ca140_0, 585, 585;
L_0x55d44e963e40 .part v0x55d44e7ca140_0, 1170, 585;
L_0x55d44e98fff0 .part v0x55d44e7ca140_0, 1755, 65;
L_0x55d44e990090 .part v0x55d44e7ca140_0, 1820, 65;
L_0x55d44e990130 .part v0x55d44e7ca140_0, 1885, 65;
L_0x55d44e990220 .concat8 [ 195 195 195 65], L_0x55d44e8582e0, L_0x55d44e8de4f0, L_0x55d44e963b70, L_0x55d44e98fc80;
L_0x55d44e990450 .concat8 [ 195 195 195 65], L_0x55d44e8584d0, L_0x55d44e8de680, L_0x55d44e963d00, L_0x55d44e98fe10;
L_0x55d44ea15cc0 .part v0x55d44e7ca880_0, 0, 325;
L_0x55d44ea15db0 .part v0x55d44e7ca970_0, 0, 260;
L_0x55d44ea9b980 .part v0x55d44e7ca970_0, 260, 325;
L_0x55d44ea9ba20 .part v0x55d44e7ca880_0, 325, 260;
L_0x55d44eac7e60 .part v0x55d44e7ca880_0, 585, 65;
L_0x55d44eac7f90 .part v0x55d44e7ca970_0, 585, 65;
L_0x55d44eac8150 .part v0x55d44e7ca140_0, 1950, 65;
L_0x55d44eac81f0 .concat8 [ 195 195 65 0], L_0x55d44ea15a90, L_0x55d44ea9b750, L_0x55d44eac7af0;
L_0x55d44eac83d0 .concat8 [ 195 195 65 0], L_0x55d44ea15b80, L_0x55d44ea9b840, L_0x55d44eac7c80;
L_0x55d44eb4df50 .part v0x55d44e7cb100_0, 0, 325;
L_0x55d44eac8330 .part v0x55d44e7cb1f0_0, 0, 260;
L_0x55d44eb7a940 .part v0x55d44e7cb100_0, 325, 65;
L_0x55d44eb7aaa0 .part v0x55d44e7cb1f0_0, 260, 65;
L_0x55d44eb7ab40 .part v0x55d44e7cb1f0_0, 325, 65;
L_0x55d44eba74d0 .part v0x55d44e7cb100_0, 390, 65;
L_0x55d44eba7600 .part v0x55d44e7cb1f0_0, 390, 65;
L_0x55d44eba7780 .part v0x55d44e7ca140_0, 2015, 65;
L_0x55d44eba7820 .concat8 [ 195 65 65 0], L_0x55d44eb4dd20, L_0x55d44eb7a5d0, L_0x55d44eba7160;
L_0x55d44eba7aa0 .concat8 [ 195 65 65 0], L_0x55d44eb4de10, L_0x55d44eb7a760, L_0x55d44eba72f0;
L_0x55d44ec2de70 .part v0x55d44e7cba80_0, 0, 260;
L_0x55d44ec5a400 .part v0x55d44e7cc250_0, 0, 65;
L_0x55d44ec5a4f0 .part v0x55d44e7cc250_0, 65, 65;
L_0x55d44ec5a6a0 .part v0x55d44e7cc320_0, 0, 65;
L_0x55d44ec867c0 .part v0x55d44e7cc250_0, 130, 65;
L_0x55d44ec86a10 .part v0x55d44e7cc320_0, 65, 65;
L_0x55d44ec86ab0 .part v0x55d44e7cc320_0, 130, 65;
L_0x55d44ec868f0 .concat8 [ 65 65 0 0], L_0x55d44ec5a090, L_0x55d44ec86450;
L_0x55d44ec86d10 .concat8 [ 65 65 0 0], L_0x55d44ec5a220, L_0x55d44ec865e0;
L_0x55d44ecb3380 .part RS_0x7f865d7870c8, 0, 65;
L_0x55d44ecb3420 .part RS_0x7f865d7870c8, 65, 65;
L_0x55d44ecb36a0 .part RS_0x7f865d7870f8, 0, 65;
L_0x55d44ecdf980 .part RS_0x7f865d7870f8, 65, 65;
L_0x55d44ed0bcd0 .part v0x55d44e7cba80_0, 260, 65;
L_0x55d44ed14820 .part v0x55d44e7ce520_0, 0, 64;
L_0x55d44ed14a30 .part v0x55d44e7ce5c0_0, 0, 64;
L_0x55d44ed14ad0 .concat8 [ 64 1 0 0], v0x55d44d708e40_0, L_0x7f865d7142f0;
S_0x55d44dea7d30 .scope module, "a_0" "three_fa" 3 28, 4 3 0, S_0x55d44de3e860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 195 "sum"
    .port_info 1 /OUTPUT 195 "ca"
    .port_info 2 /INPUT 585 "a"
v0x55d44de1cb40_0 .net "a", 584 0, L_0x55d44e858610;  1 drivers
v0x55d44de1c4b0_0 .net "ca", 194 0, L_0x55d44e8584d0;  1 drivers
v0x55d44de1c570_0 .net "sum", 194 0, L_0x55d44e8582e0;  1 drivers
L_0x55d44e7fecb0 .part L_0x55d44e858610, 0, 65;
L_0x55d44e7fed50 .part L_0x55d44e858610, 65, 65;
L_0x55d44e7fee40 .part L_0x55d44e858610, 130, 65;
L_0x55d44e82b6c0 .part L_0x55d44e858610, 195, 65;
L_0x55d44e82b7f0 .part L_0x55d44e858610, 260, 65;
L_0x55d44e82b890 .part L_0x55d44e858610, 325, 65;
L_0x55d44e8580b0 .part L_0x55d44e858610, 390, 65;
L_0x55d44e858150 .part L_0x55d44e858610, 455, 65;
L_0x55d44e858240 .part L_0x55d44e858610, 520, 65;
L_0x55d44e8582e0 .concat8 [ 65 65 65 0], L_0x55d44e7fe940, L_0x55d44e82b350, L_0x55d44e857d90;
L_0x55d44e8584d0 .concat8 [ 65 65 65 0], L_0x55d44e7fead0, L_0x55d44e82b4e0, L_0x55d44e857f20;
S_0x55d44df0efb0 .scope module, "a_0" "sixtyBitAdder" 4 7, 5 3 0, S_0x55d44dea7d30;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f865d713060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44d7b3730_0 .net/2u *"_s2", 0 0, L_0x7f865d713060;  1 drivers
L_0x7f865d7130a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44d7b07e0_0 .net/2u *"_s6", 0 0, L_0x7f865d7130a8;  1 drivers
v0x55d44d7ad890_0 .net "a", 64 0, L_0x55d44e7fecb0;  1 drivers
v0x55d44d79dea0_0 .net "b", 64 0, L_0x55d44e7fed50;  1 drivers
v0x55d44d7a6cf0_0 .net "ca", 64 0, L_0x55d44e7fead0;  1 drivers
v0x55d44d7a3da0_0 .net "cin", 64 0, L_0x55d44e7fee40;  1 drivers
v0x55d44d7a0e50_0 .net "sum", 64 0, L_0x55d44e7fe940;  1 drivers
L_0x55d44e7e8450 .part L_0x55d44e7fecb0, 0, 32;
L_0x55d44e7e84f0 .part L_0x55d44e7fed50, 0, 32;
L_0x55d44e7e8590 .part L_0x55d44e7fee40, 0, 32;
L_0x55d44e7fe670 .part L_0x55d44e7fecb0, 32, 32;
L_0x55d44e7fe760 .part L_0x55d44e7fed50, 32, 32;
L_0x55d44e7fe850 .part L_0x55d44e7fee40, 32, 32;
L_0x55d44e7fe940 .concat8 [ 32 32 1 0], L_0x55d44e7e8180, L_0x55d44e7fe3a0, L_0x7f865d7130a8;
L_0x55d44e7fead0 .concat8 [ 1 32 32 0], L_0x7f865d713060, L_0x55d44e7e82c0, L_0x55d44e7fe4e0;
S_0x55d44df77af0 .scope module, "FA_0" "thirtBitAdder" 5 13, 6 3 0, S_0x55d44df0efb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44dce0f30_0 .net "a", 31 0, L_0x55d44e7e8450;  1 drivers
v0x55d44dcddfe0_0 .net "b", 31 0, L_0x55d44e7e84f0;  1 drivers
v0x55d44dcce6e0_0 .net "ca", 31 0, L_0x55d44e7e82c0;  1 drivers
v0x55d44dcd7530_0 .net "cin", 31 0, L_0x55d44e7e8590;  1 drivers
v0x55d44dcd1690_0 .net "sum", 31 0, L_0x55d44e7e8180;  1 drivers
L_0x55d44e7dcfe0 .part L_0x55d44e7e8450, 0, 16;
L_0x55d44e7dd080 .part L_0x55d44e7e84f0, 0, 16;
L_0x55d44e7dd120 .part L_0x55d44e7e8590, 0, 16;
L_0x55d44e7e7e70 .part L_0x55d44e7e8450, 16, 16;
L_0x55d44e7e7f60 .part L_0x55d44e7e84f0, 16, 16;
L_0x55d44e7e8050 .part L_0x55d44e7e8590, 16, 16;
L_0x55d44e7e8180 .concat8 [ 16 16 0 0], L_0x55d44e7dcce0, L_0x55d44e7e7b70;
L_0x55d44e7e82c0 .concat8 [ 16 16 0 0], L_0x55d44e7dcd80, L_0x55d44e7e7c10;
S_0x55d44dfded70 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44df77af0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44df74ba0_0 .net "a", 15 0, L_0x55d44e7dcfe0;  1 drivers
v0x55d44df652a0_0 .net "b", 15 0, L_0x55d44e7dd080;  1 drivers
v0x55d44df6e0f0_0 .net "ca", 15 0, L_0x55d44e7dcd80;  1 drivers
v0x55d44df6b1a0_0 .net "cin", 15 0, L_0x55d44e7dd120;  1 drivers
v0x55d44df68250_0 .net "sum", 15 0, L_0x55d44e7dcce0;  1 drivers
L_0x55d44e7d49c0 .part L_0x55d44e7dcfe0, 0, 4;
L_0x55d44e7d4a60 .part L_0x55d44e7dd080, 0, 4;
L_0x55d44e7d4b00 .part L_0x55d44e7dd120, 0, 4;
L_0x55d44e7d73c0 .part L_0x55d44e7dcfe0, 4, 4;
L_0x55d44e7d74b0 .part L_0x55d44e7dd080, 4, 4;
L_0x55d44e7d75a0 .part L_0x55d44e7dd120, 4, 4;
L_0x55d44e7d9ec0 .part L_0x55d44e7dcfe0, 8, 4;
L_0x55d44e7d9f60 .part L_0x55d44e7dd080, 8, 4;
L_0x55d44e7da050 .part L_0x55d44e7dd120, 8, 4;
L_0x55d44e7dc8e0 .part L_0x55d44e7dcfe0, 12, 4;
L_0x55d44e7dca10 .part L_0x55d44e7dd080, 12, 4;
L_0x55d44e7dcb40 .part L_0x55d44e7dd120, 12, 4;
L_0x55d44e7dcce0 .concat8 [ 4 4 4 4], L_0x55d44e7d47b0, L_0x55d44e7d71b0, L_0x55d44e7d9cb0, L_0x55d44e7dc6d0;
L_0x55d44e7dcd80 .concat8 [ 4 4 4 4], L_0x55d44e7d4850, L_0x55d44e7d7250, L_0x55d44e7d9d50, L_0x55d44e7dc770;
S_0x55d44d2e8130 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44dfded70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e08d5a0_0 .net "a", 3 0, L_0x55d44e7d49c0;  1 drivers
v0x55d44e0c07e0_0 .net "b", 3 0, L_0x55d44e7d4a60;  1 drivers
v0x55d44e0f61a0_0 .net "ca", 3 0, L_0x55d44e7d4850;  1 drivers
v0x55d44e1293e0_0 .net "cin", 3 0, L_0x55d44e7d4b00;  1 drivers
v0x55d44e15d420_0 .net "sum", 3 0, L_0x55d44e7d47b0;  1 drivers
L_0x55d44e7d2740 .part L_0x55d44e7d49c0, 0, 1;
L_0x55d44e7d2800 .part L_0x55d44e7d4a60, 0, 1;
L_0x55d44e7d2930 .part L_0x55d44e7d4b00, 0, 1;
L_0x55d44e7d2f40 .part L_0x55d44e7d49c0, 1, 1;
L_0x55d44e7d3070 .part L_0x55d44e7d4a60, 1, 1;
L_0x55d44e7d31a0 .part L_0x55d44e7d4b00, 1, 1;
L_0x55d44e7d38e0 .part L_0x55d44e7d49c0, 2, 1;
L_0x55d44e7d3a10 .part L_0x55d44e7d4a60, 2, 1;
L_0x55d44e7d3b90 .part L_0x55d44e7d4b00, 2, 1;
L_0x55d44e7d41a0 .part L_0x55d44e7d49c0, 3, 1;
L_0x55d44e7d43c0 .part L_0x55d44e7d4a60, 3, 1;
L_0x55d44e7d4580 .part L_0x55d44e7d4b00, 3, 1;
L_0x55d44e7d47b0 .concat8 [ 1 1 1 1], L_0x55d44e7d2150, L_0x55d44e7d2ad0, L_0x55d44e7d3380, L_0x55d44e7d3d30;
L_0x55d44e7d4850 .concat8 [ 1 1 1 1], L_0x55d44e7d2610, L_0x55d44e7d2e30, L_0x55d44e7d37d0, L_0x55d44e7d4090;
S_0x55d44d558170 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d2e8130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7d20b0 .functor XOR 1, L_0x55d44e7d2740, L_0x55d44e7d2800, C4<0>, C4<0>;
L_0x55d44e7d2150 .functor XOR 1, L_0x55d44e7d20b0, L_0x55d44e7d2930, C4<0>, C4<0>;
L_0x55d44e7d2210 .functor AND 1, L_0x55d44e7d2740, L_0x55d44e7d2800, C4<1>, C4<1>;
L_0x55d44e7d2320 .functor AND 1, L_0x55d44e7d2740, L_0x55d44e7d2930, C4<1>, C4<1>;
L_0x55d44e7d2430 .functor OR 1, L_0x55d44e7d2210, L_0x55d44e7d2320, C4<0>, C4<0>;
L_0x55d44e7d2540 .functor AND 1, L_0x55d44e7d2930, L_0x55d44e7d2800, C4<1>, C4<1>;
L_0x55d44e7d2610 .functor OR 1, L_0x55d44e7d2430, L_0x55d44e7d2540, C4<0>, C4<0>;
v0x55d44e6e5710_0 .net *"_s0", 0 0, L_0x55d44e7d20b0;  1 drivers
v0x55d44e6e0130_0 .net *"_s10", 0 0, L_0x55d44e7d2540;  1 drivers
v0x55d44e6dab50_0 .net *"_s4", 0 0, L_0x55d44e7d2210;  1 drivers
v0x55d44e6d5570_0 .net *"_s6", 0 0, L_0x55d44e7d2320;  1 drivers
v0x55d44e6a7e90_0 .net *"_s8", 0 0, L_0x55d44e7d2430;  1 drivers
v0x55d44e6f2060_0 .net "a", 0 0, L_0x55d44e7d2740;  1 drivers
v0x55d44e6f5130_0 .net "b", 0 0, L_0x55d44e7d2800;  1 drivers
v0x55d44e6f02d0_0 .net "ca", 0 0, L_0x55d44e7d2610;  1 drivers
v0x55d44d07ef10_0 .net "cin", 0 0, L_0x55d44e7d2930;  1 drivers
v0x55d44dff1420_0 .net "sum", 0 0, L_0x55d44e7d2150;  1 drivers
S_0x55d44e333070 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d2e8130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7d2a60 .functor XOR 1, L_0x55d44e7d2f40, L_0x55d44e7d3070, C4<0>, C4<0>;
L_0x55d44e7d2ad0 .functor XOR 1, L_0x55d44e7d2a60, L_0x55d44e7d31a0, C4<0>, C4<0>;
L_0x55d44e7d2b40 .functor AND 1, L_0x55d44e7d2f40, L_0x55d44e7d3070, C4<1>, C4<1>;
L_0x55d44e7d2bb0 .functor AND 1, L_0x55d44e7d2f40, L_0x55d44e7d31a0, C4<1>, C4<1>;
L_0x55d44e7d2c70 .functor OR 1, L_0x55d44e7d2b40, L_0x55d44e7d2bb0, C4<0>, C4<0>;
L_0x55d44e7d2d80 .functor AND 1, L_0x55d44e7d31a0, L_0x55d44e7d3070, C4<1>, C4<1>;
L_0x55d44e7d2e30 .functor OR 1, L_0x55d44e7d2c70, L_0x55d44e7d2d80, C4<0>, C4<0>;
v0x55d44e6f0b80_0 .net *"_s0", 0 0, L_0x55d44e7d2a60;  1 drivers
v0x55d44ce0c910_0 .net *"_s10", 0 0, L_0x55d44e7d2d80;  1 drivers
v0x55d44ce422c0_0 .net *"_s4", 0 0, L_0x55d44e7d2b40;  1 drivers
v0x55d44ce75500_0 .net *"_s6", 0 0, L_0x55d44e7d2bb0;  1 drivers
v0x55d44cea9540_0 .net *"_s8", 0 0, L_0x55d44e7d2c70;  1 drivers
v0x55d44cedc780_0 .net "a", 0 0, L_0x55d44e7d2f40;  1 drivers
v0x55d44cf12110_0 .net "b", 0 0, L_0x55d44e7d3070;  1 drivers
v0x55d44cf45350_0 .net "ca", 0 0, L_0x55d44e7d2e30;  1 drivers
v0x55d44cf79390_0 .net "cin", 0 0, L_0x55d44e7d31a0;  1 drivers
v0x55d44cfac5d0_0 .net "sum", 0 0, L_0x55d44e7d2ad0;  1 drivers
S_0x55d44ddd75e0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d2e8130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7d3310 .functor XOR 1, L_0x55d44e7d38e0, L_0x55d44e7d3a10, C4<0>, C4<0>;
L_0x55d44e7d3380 .functor XOR 1, L_0x55d44e7d3310, L_0x55d44e7d3b90, C4<0>, C4<0>;
L_0x55d44e7d3440 .functor AND 1, L_0x55d44e7d38e0, L_0x55d44e7d3a10, C4<1>, C4<1>;
L_0x55d44e7d3550 .functor AND 1, L_0x55d44e7d38e0, L_0x55d44e7d3b90, C4<1>, C4<1>;
L_0x55d44e7d3610 .functor OR 1, L_0x55d44e7d3440, L_0x55d44e7d3550, C4<0>, C4<0>;
L_0x55d44e7d3720 .functor AND 1, L_0x55d44e7d3b90, L_0x55d44e7d3a10, C4<1>, C4<1>;
L_0x55d44e7d37d0 .functor OR 1, L_0x55d44e7d3610, L_0x55d44e7d3720, C4<0>, C4<0>;
v0x55d44cfe1ed0_0 .net *"_s0", 0 0, L_0x55d44e7d3310;  1 drivers
v0x55d44d015110_0 .net *"_s10", 0 0, L_0x55d44e7d3720;  1 drivers
v0x55d44d049150_0 .net *"_s4", 0 0, L_0x55d44e7d3440;  1 drivers
v0x55d44d07c390_0 .net *"_s6", 0 0, L_0x55d44e7d3550;  1 drivers
v0x55d44d07e840_0 .net *"_s8", 0 0, L_0x55d44e7d3610;  1 drivers
v0x55d44d0b2350_0 .net "a", 0 0, L_0x55d44e7d38e0;  1 drivers
v0x55d44d0e5590_0 .net "b", 0 0, L_0x55d44e7d3a10;  1 drivers
v0x55d44d1195d0_0 .net "ca", 0 0, L_0x55d44e7d37d0;  1 drivers
v0x55d44d14c810_0 .net "cin", 0 0, L_0x55d44e7d3b90;  1 drivers
v0x55d44d1821a0_0 .net "sum", 0 0, L_0x55d44e7d3380;  1 drivers
S_0x55d44dafd2d0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d2e8130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7d3cc0 .functor XOR 1, L_0x55d44e7d41a0, L_0x55d44e7d43c0, C4<0>, C4<0>;
L_0x55d44e7d3d30 .functor XOR 1, L_0x55d44e7d3cc0, L_0x55d44e7d4580, C4<0>, C4<0>;
L_0x55d44e7d3da0 .functor AND 1, L_0x55d44e7d41a0, L_0x55d44e7d43c0, C4<1>, C4<1>;
L_0x55d44e7d3e10 .functor AND 1, L_0x55d44e7d41a0, L_0x55d44e7d4580, C4<1>, C4<1>;
L_0x55d44e7d3ed0 .functor OR 1, L_0x55d44e7d3da0, L_0x55d44e7d3e10, C4<0>, C4<0>;
L_0x55d44e7d3fe0 .functor AND 1, L_0x55d44e7d4580, L_0x55d44e7d43c0, C4<1>, C4<1>;
L_0x55d44e7d4090 .functor OR 1, L_0x55d44e7d3ed0, L_0x55d44e7d3fe0, C4<0>, C4<0>;
v0x55d44d1b53e0_0 .net *"_s0", 0 0, L_0x55d44e7d3cc0;  1 drivers
v0x55d44d1e9420_0 .net *"_s10", 0 0, L_0x55d44e7d3fe0;  1 drivers
v0x55d44d21c660_0 .net *"_s4", 0 0, L_0x55d44e7d3da0;  1 drivers
v0x55d44d251f60_0 .net *"_s6", 0 0, L_0x55d44e7d3e10;  1 drivers
v0x55d44d2851a0_0 .net *"_s8", 0 0, L_0x55d44e7d3ed0;  1 drivers
v0x55d44d2b91e0_0 .net "a", 0 0, L_0x55d44e7d41a0;  1 drivers
v0x55d44d2ec420_0 .net "b", 0 0, L_0x55d44e7d43c0;  1 drivers
v0x55d44d2ee8d0_0 .net "ca", 0 0, L_0x55d44e7d4090;  1 drivers
v0x55d44e026320_0 .net "cin", 0 0, L_0x55d44e7d4580;  1 drivers
v0x55d44e059560_0 .net "sum", 0 0, L_0x55d44e7d3d30;  1 drivers
S_0x55d44db66740 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44dfded70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d55c460_0 .net "a", 3 0, L_0x55d44e7d73c0;  1 drivers
v0x55d44d55e910_0 .net "b", 3 0, L_0x55d44e7d74b0;  1 drivers
v0x55d44d592380_0 .net "ca", 3 0, L_0x55d44e7d7250;  1 drivers
v0x55d44d5c55c0_0 .net "cin", 3 0, L_0x55d44e7d75a0;  1 drivers
v0x55d44d5f9600_0 .net "sum", 3 0, L_0x55d44e7d71b0;  1 drivers
L_0x55d44e7d5100 .part L_0x55d44e7d73c0, 0, 1;
L_0x55d44e7d5230 .part L_0x55d44e7d74b0, 0, 1;
L_0x55d44e7d5360 .part L_0x55d44e7d75a0, 0, 1;
L_0x55d44e7d5970 .part L_0x55d44e7d73c0, 1, 1;
L_0x55d44e7d5aa0 .part L_0x55d44e7d74b0, 1, 1;
L_0x55d44e7d5bd0 .part L_0x55d44e7d75a0, 1, 1;
L_0x55d44e7d6310 .part L_0x55d44e7d73c0, 2, 1;
L_0x55d44e7d6440 .part L_0x55d44e7d74b0, 2, 1;
L_0x55d44e7d65c0 .part L_0x55d44e7d75a0, 2, 1;
L_0x55d44e7d6c00 .part L_0x55d44e7d73c0, 3, 1;
L_0x55d44e7d6dc0 .part L_0x55d44e7d74b0, 3, 1;
L_0x55d44e7d6f80 .part L_0x55d44e7d75a0, 3, 1;
L_0x55d44e7d71b0 .concat8 [ 1 1 1 1], L_0x55d44e7d4ba0, L_0x55d44e7d5500, L_0x55d44e7d5db0, L_0x55d44e7d6760;
L_0x55d44e7d7250 .concat8 [ 1 1 1 1], L_0x55d44e7d4ff0, L_0x55d44e7d5860, L_0x55d44e7d6200, L_0x55d44e7d6af0;
S_0x55d44dbcd9c0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44db66740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7d4740 .functor XOR 1, L_0x55d44e7d5100, L_0x55d44e7d5230, C4<0>, C4<0>;
L_0x55d44e7d4ba0 .functor XOR 1, L_0x55d44e7d4740, L_0x55d44e7d5360, C4<0>, C4<0>;
L_0x55d44e7d4c60 .functor AND 1, L_0x55d44e7d5100, L_0x55d44e7d5230, C4<1>, C4<1>;
L_0x55d44e7d4d70 .functor AND 1, L_0x55d44e7d5100, L_0x55d44e7d5360, C4<1>, C4<1>;
L_0x55d44e7d4e30 .functor OR 1, L_0x55d44e7d4c60, L_0x55d44e7d4d70, C4<0>, C4<0>;
L_0x55d44e7d4f40 .functor AND 1, L_0x55d44e7d5360, L_0x55d44e7d5230, C4<1>, C4<1>;
L_0x55d44e7d4ff0 .functor OR 1, L_0x55d44e7d4e30, L_0x55d44e7d4f40, C4<0>, C4<0>;
v0x55d44e190660_0 .net *"_s0", 0 0, L_0x55d44e7d4740;  1 drivers
v0x55d44e1c5f60_0 .net *"_s10", 0 0, L_0x55d44e7d4f40;  1 drivers
v0x55d44e1f91b0_0 .net *"_s4", 0 0, L_0x55d44e7d4c60;  1 drivers
v0x55d44e22d1f0_0 .net *"_s6", 0 0, L_0x55d44e7d4d70;  1 drivers
v0x55d44e260430_0 .net *"_s8", 0 0, L_0x55d44e7d4e30;  1 drivers
v0x55d44e296f90_0 .net "a", 0 0, L_0x55d44e7d5100;  1 drivers
v0x55d44e2ca1d0_0 .net "b", 0 0, L_0x55d44e7d5230;  1 drivers
v0x55d44e2fe210_0 .net "ca", 0 0, L_0x55d44e7d4ff0;  1 drivers
v0x55d44e331450_0 .net "cin", 0 0, L_0x55d44e7d5360;  1 drivers
v0x55d44e399ff0_0 .net "sum", 0 0, L_0x55d44e7d4ba0;  1 drivers
S_0x55d44dc37990 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44db66740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7d5490 .functor XOR 1, L_0x55d44e7d5970, L_0x55d44e7d5aa0, C4<0>, C4<0>;
L_0x55d44e7d5500 .functor XOR 1, L_0x55d44e7d5490, L_0x55d44e7d5bd0, C4<0>, C4<0>;
L_0x55d44e7d5570 .functor AND 1, L_0x55d44e7d5970, L_0x55d44e7d5aa0, C4<1>, C4<1>;
L_0x55d44e7d55e0 .functor AND 1, L_0x55d44e7d5970, L_0x55d44e7d5bd0, C4<1>, C4<1>;
L_0x55d44e7d56a0 .functor OR 1, L_0x55d44e7d5570, L_0x55d44e7d55e0, C4<0>, C4<0>;
L_0x55d44e7d57b0 .functor AND 1, L_0x55d44e7d5bd0, L_0x55d44e7d5aa0, C4<1>, C4<1>;
L_0x55d44e7d5860 .functor OR 1, L_0x55d44e7d56a0, L_0x55d44e7d57b0, C4<0>, C4<0>;
v0x55d44e3ce030_0 .net *"_s0", 0 0, L_0x55d44e7d5490;  1 drivers
v0x55d44e401270_0 .net *"_s10", 0 0, L_0x55d44e7d57b0;  1 drivers
v0x55d44e437700_0 .net *"_s4", 0 0, L_0x55d44e7d5570;  1 drivers
v0x55d44e46a940_0 .net *"_s6", 0 0, L_0x55d44e7d55e0;  1 drivers
v0x55d44e49e980_0 .net *"_s8", 0 0, L_0x55d44e7d56a0;  1 drivers
v0x55d44e4d1bc0_0 .net "a", 0 0, L_0x55d44e7d5970;  1 drivers
v0x55d44e5079f0_0 .net "b", 0 0, L_0x55d44e7d5aa0;  1 drivers
v0x55d44e53ac30_0 .net "ca", 0 0, L_0x55d44e7d5860;  1 drivers
v0x55d44e56ec70_0 .net "cin", 0 0, L_0x55d44e7d5bd0;  1 drivers
v0x55d44e5d74c0_0 .net "sum", 0 0, L_0x55d44e7d5500;  1 drivers
S_0x55d44dc9ec20 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44db66740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7d5d40 .functor XOR 1, L_0x55d44e7d6310, L_0x55d44e7d6440, C4<0>, C4<0>;
L_0x55d44e7d5db0 .functor XOR 1, L_0x55d44e7d5d40, L_0x55d44e7d65c0, C4<0>, C4<0>;
L_0x55d44e7d5e70 .functor AND 1, L_0x55d44e7d6310, L_0x55d44e7d6440, C4<1>, C4<1>;
L_0x55d44e7d5f80 .functor AND 1, L_0x55d44e7d6310, L_0x55d44e7d65c0, C4<1>, C4<1>;
L_0x55d44e7d6040 .functor OR 1, L_0x55d44e7d5e70, L_0x55d44e7d5f80, C4<0>, C4<0>;
L_0x55d44e7d6150 .functor AND 1, L_0x55d44e7d65c0, L_0x55d44e7d6440, C4<1>, C4<1>;
L_0x55d44e7d6200 .functor OR 1, L_0x55d44e7d6040, L_0x55d44e7d6150, C4<0>, C4<0>;
v0x55d44e60a700_0 .net *"_s0", 0 0, L_0x55d44e7d5d40;  1 drivers
v0x55d44e63e740_0 .net *"_s10", 0 0, L_0x55d44e7d6150;  1 drivers
v0x55d44e671980_0 .net *"_s4", 0 0, L_0x55d44e7d5e70;  1 drivers
v0x55d44e6cedf0_0 .net *"_s6", 0 0, L_0x55d44e7d5f80;  1 drivers
v0x55d44e6eef80_0 .net *"_s8", 0 0, L_0x55d44e7d6040;  1 drivers
v0x55d44e6d9800_0 .net "a", 0 0, L_0x55d44e7d6310;  1 drivers
v0x55d44e6dede0_0 .net "b", 0 0, L_0x55d44e7d6440;  1 drivers
v0x55d44e6e43c0_0 .net "ca", 0 0, L_0x55d44e7d6200;  1 drivers
v0x55d44e6e99a0_0 .net "cin", 0 0, L_0x55d44e7d65c0;  1 drivers
v0x55d44e6f0800_0 .net "sum", 0 0, L_0x55d44e7d5db0;  1 drivers
S_0x55d44dd07820 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44db66740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7d66f0 .functor XOR 1, L_0x55d44e7d6c00, L_0x55d44e7d6dc0, C4<0>, C4<0>;
L_0x55d44e7d6760 .functor XOR 1, L_0x55d44e7d66f0, L_0x55d44e7d6f80, C4<0>, C4<0>;
L_0x55d44e7d67d0 .functor AND 1, L_0x55d44e7d6c00, L_0x55d44e7d6dc0, C4<1>, C4<1>;
L_0x55d44e7d6840 .functor AND 1, L_0x55d44e7d6c00, L_0x55d44e7d6f80, C4<1>, C4<1>;
L_0x55d44e7d6930 .functor OR 1, L_0x55d44e7d67d0, L_0x55d44e7d6840, C4<0>, C4<0>;
L_0x55d44e7d6a40 .functor AND 1, L_0x55d44e7d6f80, L_0x55d44e7d6dc0, C4<1>, C4<1>;
L_0x55d44e7d6af0 .functor OR 1, L_0x55d44e7d6930, L_0x55d44e7d6a40, C4<0>, C4<0>;
v0x55d44d322380_0 .net *"_s0", 0 0, L_0x55d44e7d66f0;  1 drivers
v0x55d44d3555c0_0 .net *"_s10", 0 0, L_0x55d44e7d6a40;  1 drivers
v0x55d44d389600_0 .net *"_s4", 0 0, L_0x55d44e7d67d0;  1 drivers
v0x55d44d3bc840_0 .net *"_s6", 0 0, L_0x55d44e7d6840;  1 drivers
v0x55d44d3f21d0_0 .net *"_s8", 0 0, L_0x55d44e7d6930;  1 drivers
v0x55d44d425410_0 .net "a", 0 0, L_0x55d44e7d6c00;  1 drivers
v0x55d44d459450_0 .net "b", 0 0, L_0x55d44e7d6dc0;  1 drivers
v0x55d44d48c690_0 .net "ca", 0 0, L_0x55d44e7d6af0;  1 drivers
v0x55d44d4c1f90_0 .net "cin", 0 0, L_0x55d44e7d6f80;  1 drivers
v0x55d44d529220_0 .net "sum", 0 0, L_0x55d44e7d6760;  1 drivers
S_0x55d44dd6eaa0 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44dfded70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44deec9b0_0 .net "a", 3 0, L_0x55d44e7d9ec0;  1 drivers
v0x55d44df1fbf0_0 .net "b", 3 0, L_0x55d44e7d9f60;  1 drivers
v0x55d44df554f0_0 .net "ca", 3 0, L_0x55d44e7d9d50;  1 drivers
v0x55d44df88730_0 .net "cin", 3 0, L_0x55d44e7da050;  1 drivers
v0x55d44dfbc770_0 .net "sum", 3 0, L_0x55d44e7d9cb0;  1 drivers
L_0x55d44e7d7c30 .part L_0x55d44e7d9ec0, 0, 1;
L_0x55d44e7d7d60 .part L_0x55d44e7d9f60, 0, 1;
L_0x55d44e7d7e90 .part L_0x55d44e7da050, 0, 1;
L_0x55d44e7d84a0 .part L_0x55d44e7d9ec0, 1, 1;
L_0x55d44e7d85d0 .part L_0x55d44e7d9f60, 1, 1;
L_0x55d44e7d8700 .part L_0x55d44e7da050, 1, 1;
L_0x55d44e7d8e40 .part L_0x55d44e7d9ec0, 2, 1;
L_0x55d44e7d8f70 .part L_0x55d44e7d9f60, 2, 1;
L_0x55d44e7d90f0 .part L_0x55d44e7da050, 2, 1;
L_0x55d44e7d9700 .part L_0x55d44e7d9ec0, 3, 1;
L_0x55d44e7d98c0 .part L_0x55d44e7d9f60, 3, 1;
L_0x55d44e7d9a80 .part L_0x55d44e7da050, 3, 1;
L_0x55d44e7d9cb0 .concat8 [ 1 1 1 1], L_0x55d44e7d76d0, L_0x55d44e7d8030, L_0x55d44e7d88e0, L_0x55d44e7d9290;
L_0x55d44e7d9d50 .concat8 [ 1 1 1 1], L_0x55d44e7d7b20, L_0x55d44e7d8390, L_0x55d44e7d8d30, L_0x55d44e7d95f0;
S_0x55d44da96050 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dd6eaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7d7140 .functor XOR 1, L_0x55d44e7d7c30, L_0x55d44e7d7d60, C4<0>, C4<0>;
L_0x55d44e7d76d0 .functor XOR 1, L_0x55d44e7d7140, L_0x55d44e7d7e90, C4<0>, C4<0>;
L_0x55d44e7d7790 .functor AND 1, L_0x55d44e7d7c30, L_0x55d44e7d7d60, C4<1>, C4<1>;
L_0x55d44e7d78a0 .functor AND 1, L_0x55d44e7d7c30, L_0x55d44e7d7e90, C4<1>, C4<1>;
L_0x55d44e7d7960 .functor OR 1, L_0x55d44e7d7790, L_0x55d44e7d78a0, C4<0>, C4<0>;
L_0x55d44e7d7a70 .functor AND 1, L_0x55d44e7d7e90, L_0x55d44e7d7d60, C4<1>, C4<1>;
L_0x55d44e7d7b20 .functor OR 1, L_0x55d44e7d7960, L_0x55d44e7d7a70, C4<0>, C4<0>;
v0x55d44d62c840_0 .net *"_s0", 0 0, L_0x55d44e7d7140;  1 drivers
v0x55d44d663a30_0 .net *"_s10", 0 0, L_0x55d44e7d7a70;  1 drivers
v0x55d44d696c70_0 .net *"_s4", 0 0, L_0x55d44e7d7790;  1 drivers
v0x55d44d6cacb0_0 .net *"_s6", 0 0, L_0x55d44e7d78a0;  1 drivers
v0x55d44d6fdef0_0 .net *"_s8", 0 0, L_0x55d44e7d7960;  1 drivers
v0x55d44d7338b0_0 .net "a", 0 0, L_0x55d44e7d7c30;  1 drivers
v0x55d44d766af0_0 .net "b", 0 0, L_0x55d44e7d7d60;  1 drivers
v0x55d44d79ab30_0 .net "ca", 0 0, L_0x55d44e7d7b20;  1 drivers
v0x55d44d7cdd70_0 .net "cin", 0 0, L_0x55d44e7d7e90;  1 drivers
v0x55d44d8368b0_0 .net "sum", 0 0, L_0x55d44e7d76d0;  1 drivers
S_0x55d44d7bd130 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dd6eaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7d7fc0 .functor XOR 1, L_0x55d44e7d84a0, L_0x55d44e7d85d0, C4<0>, C4<0>;
L_0x55d44e7d8030 .functor XOR 1, L_0x55d44e7d7fc0, L_0x55d44e7d8700, C4<0>, C4<0>;
L_0x55d44e7d80a0 .functor AND 1, L_0x55d44e7d84a0, L_0x55d44e7d85d0, C4<1>, C4<1>;
L_0x55d44e7d8110 .functor AND 1, L_0x55d44e7d84a0, L_0x55d44e7d8700, C4<1>, C4<1>;
L_0x55d44e7d81d0 .functor OR 1, L_0x55d44e7d80a0, L_0x55d44e7d8110, C4<0>, C4<0>;
L_0x55d44e7d82e0 .functor AND 1, L_0x55d44e7d8700, L_0x55d44e7d85d0, C4<1>, C4<1>;
L_0x55d44e7d8390 .functor OR 1, L_0x55d44e7d81d0, L_0x55d44e7d82e0, C4<0>, C4<0>;
v0x55d44d86a8f0_0 .net *"_s0", 0 0, L_0x55d44e7d7fc0;  1 drivers
v0x55d44d89db30_0 .net *"_s10", 0 0, L_0x55d44e7d82e0;  1 drivers
v0x55d44d8d3e10_0 .net *"_s4", 0 0, L_0x55d44e7d80a0;  1 drivers
v0x55d44d907050_0 .net *"_s6", 0 0, L_0x55d44e7d8110;  1 drivers
v0x55d44d93b090_0 .net *"_s8", 0 0, L_0x55d44e7d81d0;  1 drivers
v0x55d44d96e2d0_0 .net "a", 0 0, L_0x55d44e7d84a0;  1 drivers
v0x55d44d9a3c90_0 .net "b", 0 0, L_0x55d44e7d85d0;  1 drivers
v0x55d44d9d6ed0_0 .net "ca", 0 0, L_0x55d44e7d8390;  1 drivers
v0x55d44da0af10_0 .net "cin", 0 0, L_0x55d44e7d8700;  1 drivers
v0x55d44da73a50_0 .net "sum", 0 0, L_0x55d44e7d8030;  1 drivers
S_0x55d44d825c70 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dd6eaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7d8870 .functor XOR 1, L_0x55d44e7d8e40, L_0x55d44e7d8f70, C4<0>, C4<0>;
L_0x55d44e7d88e0 .functor XOR 1, L_0x55d44e7d8870, L_0x55d44e7d90f0, C4<0>, C4<0>;
L_0x55d44e7d89a0 .functor AND 1, L_0x55d44e7d8e40, L_0x55d44e7d8f70, C4<1>, C4<1>;
L_0x55d44e7d8ab0 .functor AND 1, L_0x55d44e7d8e40, L_0x55d44e7d90f0, C4<1>, C4<1>;
L_0x55d44e7d8b70 .functor OR 1, L_0x55d44e7d89a0, L_0x55d44e7d8ab0, C4<0>, C4<0>;
L_0x55d44e7d8c80 .functor AND 1, L_0x55d44e7d90f0, L_0x55d44e7d8f70, C4<1>, C4<1>;
L_0x55d44e7d8d30 .functor OR 1, L_0x55d44e7d8b70, L_0x55d44e7d8c80, C4<0>, C4<0>;
v0x55d44daa6c90_0 .net *"_s0", 0 0, L_0x55d44e7d8870;  1 drivers
v0x55d44dadacd0_0 .net *"_s10", 0 0, L_0x55d44e7d8c80;  1 drivers
v0x55d44db0df10_0 .net *"_s4", 0 0, L_0x55d44e7d89a0;  1 drivers
v0x55d44db44140_0 .net *"_s6", 0 0, L_0x55d44e7d8ab0;  1 drivers
v0x55d44db77380_0 .net *"_s8", 0 0, L_0x55d44e7d8b70;  1 drivers
v0x55d44dbab3c0_0 .net "a", 0 0, L_0x55d44e7d8e40;  1 drivers
v0x55d44dbde600_0 .net "b", 0 0, L_0x55d44e7d8f70;  1 drivers
v0x55d44dc15390_0 .net "ca", 0 0, L_0x55d44e7d8d30;  1 drivers
v0x55d44dc485d0_0 .net "cin", 0 0, L_0x55d44e7d90f0;  1 drivers
v0x55d44dcaf860_0 .net "sum", 0 0, L_0x55d44e7d88e0;  1 drivers
S_0x55d44d88cef0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dd6eaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7d9220 .functor XOR 1, L_0x55d44e7d9700, L_0x55d44e7d98c0, C4<0>, C4<0>;
L_0x55d44e7d9290 .functor XOR 1, L_0x55d44e7d9220, L_0x55d44e7d9a80, C4<0>, C4<0>;
L_0x55d44e7d9300 .functor AND 1, L_0x55d44e7d9700, L_0x55d44e7d98c0, C4<1>, C4<1>;
L_0x55d44e7d9370 .functor AND 1, L_0x55d44e7d9700, L_0x55d44e7d9a80, C4<1>, C4<1>;
L_0x55d44e7d9430 .functor OR 1, L_0x55d44e7d9300, L_0x55d44e7d9370, C4<0>, C4<0>;
L_0x55d44e7d9540 .functor AND 1, L_0x55d44e7d9a80, L_0x55d44e7d98c0, C4<1>, C4<1>;
L_0x55d44e7d95f0 .functor OR 1, L_0x55d44e7d9430, L_0x55d44e7d9540, C4<0>, C4<0>;
v0x55d44dc7cef0_0 .net *"_s0", 0 0, L_0x55d44e7d9220;  1 drivers
v0x55d44dce5220_0 .net *"_s10", 0 0, L_0x55d44e7d9540;  1 drivers
v0x55d44dd18460_0 .net *"_s4", 0 0, L_0x55d44e7d9300;  1 drivers
v0x55d44dd4c4a0_0 .net *"_s6", 0 0, L_0x55d44e7d9370;  1 drivers
v0x55d44dd7f6e0_0 .net *"_s8", 0 0, L_0x55d44e7d9430;  1 drivers
v0x55d44ddb4fe0_0 .net "a", 0 0, L_0x55d44e7d9700;  1 drivers
v0x55d44dde8220_0 .net "b", 0 0, L_0x55d44e7d98c0;  1 drivers
v0x55d44de1c260_0 .net "ca", 0 0, L_0x55d44e7d95f0;  1 drivers
v0x55d44de4f4a0_0 .net "cin", 0 0, L_0x55d44e7d9a80;  1 drivers
v0x55d44deb8970_0 .net "sum", 0 0, L_0x55d44e7d9290;  1 drivers
S_0x55d44d8f6410 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44dfded70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44df87390_0 .net "a", 3 0, L_0x55d44e7dc8e0;  1 drivers
v0x55d44df84440_0 .net "b", 3 0, L_0x55d44e7dca10;  1 drivers
v0x55d44df814f0_0 .net "ca", 3 0, L_0x55d44e7dc770;  1 drivers
v0x55d44df71bf0_0 .net "cin", 3 0, L_0x55d44e7dcb40;  1 drivers
v0x55d44df7aa40_0 .net "sum", 3 0, L_0x55d44e7dc6d0;  1 drivers
L_0x55d44e7da650 .part L_0x55d44e7dc8e0, 0, 1;
L_0x55d44e7da780 .part L_0x55d44e7dca10, 0, 1;
L_0x55d44e7da8b0 .part L_0x55d44e7dcb40, 0, 1;
L_0x55d44e7daec0 .part L_0x55d44e7dc8e0, 1, 1;
L_0x55d44e7daff0 .part L_0x55d44e7dca10, 1, 1;
L_0x55d44e7db120 .part L_0x55d44e7dcb40, 1, 1;
L_0x55d44e7db860 .part L_0x55d44e7dc8e0, 2, 1;
L_0x55d44e7db990 .part L_0x55d44e7dca10, 2, 1;
L_0x55d44e7dbb10 .part L_0x55d44e7dcb40, 2, 1;
L_0x55d44e7dc120 .part L_0x55d44e7dc8e0, 3, 1;
L_0x55d44e7dc2e0 .part L_0x55d44e7dca10, 3, 1;
L_0x55d44e7dc4a0 .part L_0x55d44e7dcb40, 3, 1;
L_0x55d44e7dc6d0 .concat8 [ 1 1 1 1], L_0x55d44e7da0f0, L_0x55d44e7daa50, L_0x55d44e7db300, L_0x55d44e7dbcb0;
L_0x55d44e7dc770 .concat8 [ 1 1 1 1], L_0x55d44e7da540, L_0x55d44e7dadb0, L_0x55d44e7db750, L_0x55d44e7dc010;
S_0x55d44d95d690 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d8f6410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7d9c40 .functor XOR 1, L_0x55d44e7da650, L_0x55d44e7da780, C4<0>, C4<0>;
L_0x55d44e7da0f0 .functor XOR 1, L_0x55d44e7d9c40, L_0x55d44e7da8b0, C4<0>, C4<0>;
L_0x55d44e7da1b0 .functor AND 1, L_0x55d44e7da650, L_0x55d44e7da780, C4<1>, C4<1>;
L_0x55d44e7da2c0 .functor AND 1, L_0x55d44e7da650, L_0x55d44e7da8b0, C4<1>, C4<1>;
L_0x55d44e7da380 .functor OR 1, L_0x55d44e7da1b0, L_0x55d44e7da2c0, C4<0>, C4<0>;
L_0x55d44e7da490 .functor AND 1, L_0x55d44e7da8b0, L_0x55d44e7da780, C4<1>, C4<1>;
L_0x55d44e7da540 .functor OR 1, L_0x55d44e7da380, L_0x55d44e7da490, C4<0>, C4<0>;
v0x55d44dfef9b0_0 .net *"_s0", 0 0, L_0x55d44e7d9c40;  1 drivers
v0x55d44ce0a260_0 .net *"_s10", 0 0, L_0x55d44e7da490;  1 drivers
v0x55d44ce0c3e0_0 .net *"_s4", 0 0, L_0x55d44e7da1b0;  1 drivers
v0x55d44dbe0ab0_0 .net *"_s6", 0 0, L_0x55d44e7da2c0;  1 drivers
v0x55d44de521b0_0 .net *"_s8", 0 0, L_0x55d44e7da380;  1 drivers
v0x55d44de523d0_0 .net "a", 0 0, L_0x55d44e7da650;  1 drivers
v0x55d44df21500_0 .net "b", 0 0, L_0x55d44e7da780;  1 drivers
v0x55d44dff1e60_0 .net "ca", 0 0, L_0x55d44e7da540;  1 drivers
v0x55d44dff12c0_0 .net "cin", 0 0, L_0x55d44e7da8b0;  1 drivers
v0x55d44dfe57c0_0 .net "sum", 0 0, L_0x55d44e7da0f0;  1 drivers
S_0x55d44d9c6290 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d8f6410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7da9e0 .functor XOR 1, L_0x55d44e7daec0, L_0x55d44e7daff0, C4<0>, C4<0>;
L_0x55d44e7daa50 .functor XOR 1, L_0x55d44e7da9e0, L_0x55d44e7db120, C4<0>, C4<0>;
L_0x55d44e7daac0 .functor AND 1, L_0x55d44e7daec0, L_0x55d44e7daff0, C4<1>, C4<1>;
L_0x55d44e7dab30 .functor AND 1, L_0x55d44e7daec0, L_0x55d44e7db120, C4<1>, C4<1>;
L_0x55d44e7dabf0 .functor OR 1, L_0x55d44e7daac0, L_0x55d44e7dab30, C4<0>, C4<0>;
L_0x55d44e7dad00 .functor AND 1, L_0x55d44e7db120, L_0x55d44e7daff0, C4<1>, C4<1>;
L_0x55d44e7dadb0 .functor OR 1, L_0x55d44e7dabf0, L_0x55d44e7dad00, C4<0>, C4<0>;
v0x55d44dfee610_0 .net *"_s0", 0 0, L_0x55d44e7da9e0;  1 drivers
v0x55d44dfeb6c0_0 .net *"_s10", 0 0, L_0x55d44e7dad00;  1 drivers
v0x55d44dfe8770_0 .net *"_s4", 0 0, L_0x55d44e7daac0;  1 drivers
v0x55d44dfd8e70_0 .net *"_s6", 0 0, L_0x55d44e7dab30;  1 drivers
v0x55d44dfe1cc0_0 .net *"_s8", 0 0, L_0x55d44e7dabf0;  1 drivers
v0x55d44dfdbe20_0 .net "a", 0 0, L_0x55d44e7daec0;  1 drivers
v0x55d44dfcc520_0 .net "b", 0 0, L_0x55d44e7daff0;  1 drivers
v0x55d44dfd5370_0 .net "ca", 0 0, L_0x55d44e7dadb0;  1 drivers
v0x55d44dfd2420_0 .net "cin", 0 0, L_0x55d44e7db120;  1 drivers
v0x55d44dfcf4d0_0 .net "sum", 0 0, L_0x55d44e7daa50;  1 drivers
S_0x55d44da2d510 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d8f6410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7db290 .functor XOR 1, L_0x55d44e7db860, L_0x55d44e7db990, C4<0>, C4<0>;
L_0x55d44e7db300 .functor XOR 1, L_0x55d44e7db290, L_0x55d44e7dbb10, C4<0>, C4<0>;
L_0x55d44e7db3c0 .functor AND 1, L_0x55d44e7db860, L_0x55d44e7db990, C4<1>, C4<1>;
L_0x55d44e7db4d0 .functor AND 1, L_0x55d44e7db860, L_0x55d44e7dbb10, C4<1>, C4<1>;
L_0x55d44e7db590 .functor OR 1, L_0x55d44e7db3c0, L_0x55d44e7db4d0, C4<0>, C4<0>;
L_0x55d44e7db6a0 .functor AND 1, L_0x55d44e7dbb10, L_0x55d44e7db990, C4<1>, C4<1>;
L_0x55d44e7db750 .functor OR 1, L_0x55d44e7db590, L_0x55d44e7db6a0, C4<0>, C4<0>;
v0x55d44dfbfae0_0 .net *"_s0", 0 0, L_0x55d44e7db290;  1 drivers
v0x55d44dfc8930_0 .net *"_s10", 0 0, L_0x55d44e7db6a0;  1 drivers
v0x55d44dfc59e0_0 .net *"_s4", 0 0, L_0x55d44e7db3c0;  1 drivers
v0x55d44dfc2a90_0 .net *"_s6", 0 0, L_0x55d44e7db4d0;  1 drivers
v0x55d44dfb2580_0 .net *"_s8", 0 0, L_0x55d44e7db590;  1 drivers
v0x55d44dfbb3d0_0 .net "a", 0 0, L_0x55d44e7db860;  1 drivers
v0x55d44dfb8480_0 .net "b", 0 0, L_0x55d44e7db990;  1 drivers
v0x55d44dfb5530_0 .net "ca", 0 0, L_0x55d44e7db750;  1 drivers
v0x55d44dfa5c30_0 .net "cin", 0 0, L_0x55d44e7dbb10;  1 drivers
v0x55d44dfaea80_0 .net "sum", 0 0, L_0x55d44e7db300;  1 drivers
S_0x55d44d755eb0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d8f6410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7dbc40 .functor XOR 1, L_0x55d44e7dc120, L_0x55d44e7dc2e0, C4<0>, C4<0>;
L_0x55d44e7dbcb0 .functor XOR 1, L_0x55d44e7dbc40, L_0x55d44e7dc4a0, C4<0>, C4<0>;
L_0x55d44e7dbd20 .functor AND 1, L_0x55d44e7dc120, L_0x55d44e7dc2e0, C4<1>, C4<1>;
L_0x55d44e7dbd90 .functor AND 1, L_0x55d44e7dc120, L_0x55d44e7dc4a0, C4<1>, C4<1>;
L_0x55d44e7dbe50 .functor OR 1, L_0x55d44e7dbd20, L_0x55d44e7dbd90, C4<0>, C4<0>;
L_0x55d44e7dbf60 .functor AND 1, L_0x55d44e7dc4a0, L_0x55d44e7dc2e0, C4<1>, C4<1>;
L_0x55d44e7dc010 .functor OR 1, L_0x55d44e7dbe50, L_0x55d44e7dbf60, C4<0>, C4<0>;
v0x55d44dfa8be0_0 .net *"_s0", 0 0, L_0x55d44e7dbc40;  1 drivers
v0x55d44df992e0_0 .net *"_s10", 0 0, L_0x55d44e7dbf60;  1 drivers
v0x55d44dfa2130_0 .net *"_s4", 0 0, L_0x55d44e7dbd20;  1 drivers
v0x55d44df9f1e0_0 .net *"_s6", 0 0, L_0x55d44e7dbd90;  1 drivers
v0x55d44df9c290_0 .net *"_s8", 0 0, L_0x55d44e7dbe50;  1 drivers
v0x55d44df8c8a0_0 .net "a", 0 0, L_0x55d44e7dc120;  1 drivers
v0x55d44df956f0_0 .net "b", 0 0, L_0x55d44e7dc2e0;  1 drivers
v0x55d44df927a0_0 .net "ca", 0 0, L_0x55d44e7dc010;  1 drivers
v0x55d44df8f850_0 .net "cin", 0 0, L_0x55d44e7dc4a0;  1 drivers
v0x55d44df7e540_0 .net "sum", 0 0, L_0x55d44e7dbcb0;  1 drivers
S_0x55d44d47ba50 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44df77af0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44dcf13e0_0 .net "a", 15 0, L_0x55d44e7e7e70;  1 drivers
v0x55d44dcee490_0 .net "b", 15 0, L_0x55d44e7e7f60;  1 drivers
v0x55d44dceb540_0 .net "ca", 15 0, L_0x55d44e7e7c10;  1 drivers
v0x55d44dcdb030_0 .net "cin", 15 0, L_0x55d44e7e8050;  1 drivers
v0x55d44dce3e80_0 .net "sum", 15 0, L_0x55d44e7e7b70;  1 drivers
L_0x55d44e7df940 .part L_0x55d44e7e7e70, 0, 4;
L_0x55d44e7df9e0 .part L_0x55d44e7e7f60, 0, 4;
L_0x55d44e7dfa80 .part L_0x55d44e7e8050, 0, 4;
L_0x55d44e7e2310 .part L_0x55d44e7e7e70, 4, 4;
L_0x55d44e7e2400 .part L_0x55d44e7e7f60, 4, 4;
L_0x55d44e7e24f0 .part L_0x55d44e7e8050, 4, 4;
L_0x55d44e7e4dd0 .part L_0x55d44e7e7e70, 8, 4;
L_0x55d44e7e4e70 .part L_0x55d44e7e7f60, 8, 4;
L_0x55d44e7e4f60 .part L_0x55d44e7e8050, 8, 4;
L_0x55d44e7e7770 .part L_0x55d44e7e7e70, 12, 4;
L_0x55d44e7e78a0 .part L_0x55d44e7e7f60, 12, 4;
L_0x55d44e7e79d0 .part L_0x55d44e7e8050, 12, 4;
L_0x55d44e7e7b70 .concat8 [ 4 4 4 4], L_0x55d44e7df730, L_0x55d44e7e2100, L_0x55d44e7e4bc0, L_0x55d44e7e7560;
L_0x55d44e7e7c10 .concat8 [ 4 4 4 4], L_0x55d44e7df7d0, L_0x55d44e7e21a0, L_0x55d44e7e4c60, L_0x55d44e7e7600;
S_0x55d44d4e45a0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44d47ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44ded8e20_0 .net "a", 3 0, L_0x55d44e7df940;  1 drivers
v0x55d44dec9520_0 .net "b", 3 0, L_0x55d44e7df9e0;  1 drivers
v0x55d44ded2370_0 .net "ca", 3 0, L_0x55d44e7df7d0;  1 drivers
v0x55d44decf420_0 .net "cin", 3 0, L_0x55d44e7dfa80;  1 drivers
v0x55d44decc4d0_0 .net "sum", 3 0, L_0x55d44e7df730;  1 drivers
L_0x55d44e7dd6b0 .part L_0x55d44e7df940, 0, 1;
L_0x55d44e7dd7e0 .part L_0x55d44e7df9e0, 0, 1;
L_0x55d44e7dd910 .part L_0x55d44e7dfa80, 0, 1;
L_0x55d44e7ddf20 .part L_0x55d44e7df940, 1, 1;
L_0x55d44e7de050 .part L_0x55d44e7df9e0, 1, 1;
L_0x55d44e7de180 .part L_0x55d44e7dfa80, 1, 1;
L_0x55d44e7de8c0 .part L_0x55d44e7df940, 2, 1;
L_0x55d44e7de9f0 .part L_0x55d44e7df9e0, 2, 1;
L_0x55d44e7deb70 .part L_0x55d44e7dfa80, 2, 1;
L_0x55d44e7df180 .part L_0x55d44e7df940, 3, 1;
L_0x55d44e7df340 .part L_0x55d44e7df9e0, 3, 1;
L_0x55d44e7df500 .part L_0x55d44e7dfa80, 3, 1;
L_0x55d44e7df730 .concat8 [ 1 1 1 1], L_0x55d44e7dc660, L_0x55d44e7ddab0, L_0x55d44e7de360, L_0x55d44e7ded10;
L_0x55d44e7df7d0 .concat8 [ 1 1 1 1], L_0x55d44e7dd5a0, L_0x55d44e7dde10, L_0x55d44e7de7b0, L_0x55d44e7df070;
S_0x55d44d54b820 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d4e45a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7dcc70 .functor XOR 1, L_0x55d44e7dd6b0, L_0x55d44e7dd7e0, C4<0>, C4<0>;
L_0x55d44e7dc660 .functor XOR 1, L_0x55d44e7dcc70, L_0x55d44e7dd910, C4<0>, C4<0>;
L_0x55d44e7dd210 .functor AND 1, L_0x55d44e7dd6b0, L_0x55d44e7dd7e0, C4<1>, C4<1>;
L_0x55d44e7dd320 .functor AND 1, L_0x55d44e7dd6b0, L_0x55d44e7dd910, C4<1>, C4<1>;
L_0x55d44e7dd3e0 .functor OR 1, L_0x55d44e7dd210, L_0x55d44e7dd320, C4<0>, C4<0>;
L_0x55d44e7dd4f0 .functor AND 1, L_0x55d44e7dd910, L_0x55d44e7dd7e0, C4<1>, C4<1>;
L_0x55d44e7dd5a0 .functor OR 1, L_0x55d44e7dd3e0, L_0x55d44e7dd4f0, C4<0>, C4<0>;
v0x55d44df58860_0 .net *"_s0", 0 0, L_0x55d44e7dcc70;  1 drivers
v0x55d44df616b0_0 .net *"_s10", 0 0, L_0x55d44e7dd4f0;  1 drivers
v0x55d44df5e760_0 .net *"_s4", 0 0, L_0x55d44e7dd210;  1 drivers
v0x55d44df5b810_0 .net *"_s6", 0 0, L_0x55d44e7dd320;  1 drivers
v0x55d44df4b300_0 .net *"_s8", 0 0, L_0x55d44e7dd3e0;  1 drivers
v0x55d44df54150_0 .net "a", 0 0, L_0x55d44e7dd6b0;  1 drivers
v0x55d44df51200_0 .net "b", 0 0, L_0x55d44e7dd7e0;  1 drivers
v0x55d44df4e2b0_0 .net "ca", 0 0, L_0x55d44e7dd5a0;  1 drivers
v0x55d44df3e9b0_0 .net "cin", 0 0, L_0x55d44e7dd910;  1 drivers
v0x55d44df47800_0 .net "sum", 0 0, L_0x55d44e7dc660;  1 drivers
S_0x55d44d5b4980 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d4e45a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7dda40 .functor XOR 1, L_0x55d44e7ddf20, L_0x55d44e7de050, C4<0>, C4<0>;
L_0x55d44e7ddab0 .functor XOR 1, L_0x55d44e7dda40, L_0x55d44e7de180, C4<0>, C4<0>;
L_0x55d44e7ddb20 .functor AND 1, L_0x55d44e7ddf20, L_0x55d44e7de050, C4<1>, C4<1>;
L_0x55d44e7ddb90 .functor AND 1, L_0x55d44e7ddf20, L_0x55d44e7de180, C4<1>, C4<1>;
L_0x55d44e7ddc50 .functor OR 1, L_0x55d44e7ddb20, L_0x55d44e7ddb90, C4<0>, C4<0>;
L_0x55d44e7ddd60 .functor AND 1, L_0x55d44e7de180, L_0x55d44e7de050, C4<1>, C4<1>;
L_0x55d44e7dde10 .functor OR 1, L_0x55d44e7ddc50, L_0x55d44e7ddd60, C4<0>, C4<0>;
v0x55d44df41960_0 .net *"_s0", 0 0, L_0x55d44e7dda40;  1 drivers
v0x55d44df32060_0 .net *"_s10", 0 0, L_0x55d44e7ddd60;  1 drivers
v0x55d44df3aeb0_0 .net *"_s4", 0 0, L_0x55d44e7ddb20;  1 drivers
v0x55d44df37f60_0 .net *"_s6", 0 0, L_0x55d44e7ddb90;  1 drivers
v0x55d44df35010_0 .net *"_s8", 0 0, L_0x55d44e7ddc50;  1 drivers
v0x55d44df25620_0 .net "a", 0 0, L_0x55d44e7ddf20;  1 drivers
v0x55d44df2e470_0 .net "b", 0 0, L_0x55d44e7de050;  1 drivers
v0x55d44df2b520_0 .net "ca", 0 0, L_0x55d44e7dde10;  1 drivers
v0x55d44df285d0_0 .net "cin", 0 0, L_0x55d44e7de180;  1 drivers
v0x55d44df15a00_0 .net "sum", 0 0, L_0x55d44e7ddab0;  1 drivers
S_0x55d44d61bc00 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d4e45a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7de2f0 .functor XOR 1, L_0x55d44e7de8c0, L_0x55d44e7de9f0, C4<0>, C4<0>;
L_0x55d44e7de360 .functor XOR 1, L_0x55d44e7de2f0, L_0x55d44e7deb70, C4<0>, C4<0>;
L_0x55d44e7de420 .functor AND 1, L_0x55d44e7de8c0, L_0x55d44e7de9f0, C4<1>, C4<1>;
L_0x55d44e7de530 .functor AND 1, L_0x55d44e7de8c0, L_0x55d44e7deb70, C4<1>, C4<1>;
L_0x55d44e7de5f0 .functor OR 1, L_0x55d44e7de420, L_0x55d44e7de530, C4<0>, C4<0>;
L_0x55d44e7de700 .functor AND 1, L_0x55d44e7deb70, L_0x55d44e7de9f0, C4<1>, C4<1>;
L_0x55d44e7de7b0 .functor OR 1, L_0x55d44e7de5f0, L_0x55d44e7de700, C4<0>, C4<0>;
v0x55d44df1e850_0 .net *"_s0", 0 0, L_0x55d44e7de2f0;  1 drivers
v0x55d44df1b900_0 .net *"_s10", 0 0, L_0x55d44e7de700;  1 drivers
v0x55d44df189b0_0 .net *"_s4", 0 0, L_0x55d44e7de420;  1 drivers
v0x55d44df090b0_0 .net *"_s6", 0 0, L_0x55d44e7de530;  1 drivers
v0x55d44df11f00_0 .net *"_s8", 0 0, L_0x55d44e7de5f0;  1 drivers
v0x55d44df0c060_0 .net "a", 0 0, L_0x55d44e7de8c0;  1 drivers
v0x55d44defc760_0 .net "b", 0 0, L_0x55d44e7de9f0;  1 drivers
v0x55d44df055b0_0 .net "ca", 0 0, L_0x55d44e7de7b0;  1 drivers
v0x55d44df02660_0 .net "cin", 0 0, L_0x55d44e7deb70;  1 drivers
v0x55d44deff710_0 .net "sum", 0 0, L_0x55d44e7de360;  1 drivers
S_0x55d44d686030 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d4e45a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7deca0 .functor XOR 1, L_0x55d44e7df180, L_0x55d44e7df340, C4<0>, C4<0>;
L_0x55d44e7ded10 .functor XOR 1, L_0x55d44e7deca0, L_0x55d44e7df500, C4<0>, C4<0>;
L_0x55d44e7ded80 .functor AND 1, L_0x55d44e7df180, L_0x55d44e7df340, C4<1>, C4<1>;
L_0x55d44e7dedf0 .functor AND 1, L_0x55d44e7df180, L_0x55d44e7df500, C4<1>, C4<1>;
L_0x55d44e7deeb0 .functor OR 1, L_0x55d44e7ded80, L_0x55d44e7dedf0, C4<0>, C4<0>;
L_0x55d44e7defc0 .functor AND 1, L_0x55d44e7df500, L_0x55d44e7df340, C4<1>, C4<1>;
L_0x55d44e7df070 .functor OR 1, L_0x55d44e7deeb0, L_0x55d44e7defc0, C4<0>, C4<0>;
v0x55d44deefd20_0 .net *"_s0", 0 0, L_0x55d44e7deca0;  1 drivers
v0x55d44def8b70_0 .net *"_s10", 0 0, L_0x55d44e7defc0;  1 drivers
v0x55d44def5c20_0 .net *"_s4", 0 0, L_0x55d44e7ded80;  1 drivers
v0x55d44def2cd0_0 .net *"_s6", 0 0, L_0x55d44e7dedf0;  1 drivers
v0x55d44dee27c0_0 .net *"_s8", 0 0, L_0x55d44e7deeb0;  1 drivers
v0x55d44deeb610_0 .net "a", 0 0, L_0x55d44e7df180;  1 drivers
v0x55d44dee86c0_0 .net "b", 0 0, L_0x55d44e7df340;  1 drivers
v0x55d44dee5770_0 .net "ca", 0 0, L_0x55d44e7df070;  1 drivers
v0x55d44ded5e70_0 .net "cin", 0 0, L_0x55d44e7df500;  1 drivers
v0x55d44dedecc0_0 .net "sum", 0 0, L_0x55d44e7ded10;  1 drivers
S_0x55d44d6ed2b0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44d47ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44de2c010_0 .net "a", 3 0, L_0x55d44e7e2310;  1 drivers
v0x55d44de34e60_0 .net "b", 3 0, L_0x55d44e7e2400;  1 drivers
v0x55d44de31f10_0 .net "ca", 3 0, L_0x55d44e7e21a0;  1 drivers
v0x55d44de2efc0_0 .net "cin", 3 0, L_0x55d44e7e24f0;  1 drivers
v0x55d44de1f5d0_0 .net "sum", 3 0, L_0x55d44e7e2100;  1 drivers
L_0x55d44e7e0080 .part L_0x55d44e7e2310, 0, 1;
L_0x55d44e7e01b0 .part L_0x55d44e7e2400, 0, 1;
L_0x55d44e7e02e0 .part L_0x55d44e7e24f0, 0, 1;
L_0x55d44e7e08f0 .part L_0x55d44e7e2310, 1, 1;
L_0x55d44e7e0a20 .part L_0x55d44e7e2400, 1, 1;
L_0x55d44e7e0b50 .part L_0x55d44e7e24f0, 1, 1;
L_0x55d44e7e1290 .part L_0x55d44e7e2310, 2, 1;
L_0x55d44e7e13c0 .part L_0x55d44e7e2400, 2, 1;
L_0x55d44e7e1540 .part L_0x55d44e7e24f0, 2, 1;
L_0x55d44e7e1b50 .part L_0x55d44e7e2310, 3, 1;
L_0x55d44e7e1d10 .part L_0x55d44e7e2400, 3, 1;
L_0x55d44e7e1ed0 .part L_0x55d44e7e24f0, 3, 1;
L_0x55d44e7e2100 .concat8 [ 1 1 1 1], L_0x55d44e7dfb20, L_0x55d44e7e0480, L_0x55d44e7e0d30, L_0x55d44e7e16e0;
L_0x55d44e7e21a0 .concat8 [ 1 1 1 1], L_0x55d44e7dff70, L_0x55d44e7e07e0, L_0x55d44e7e1180, L_0x55d44e7e1a40;
S_0x55d44d4147d0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d6ed2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7df6c0 .functor XOR 1, L_0x55d44e7e0080, L_0x55d44e7e01b0, C4<0>, C4<0>;
L_0x55d44e7dfb20 .functor XOR 1, L_0x55d44e7df6c0, L_0x55d44e7e02e0, C4<0>, C4<0>;
L_0x55d44e7dfbe0 .functor AND 1, L_0x55d44e7e0080, L_0x55d44e7e01b0, C4<1>, C4<1>;
L_0x55d44e7dfcf0 .functor AND 1, L_0x55d44e7e0080, L_0x55d44e7e02e0, C4<1>, C4<1>;
L_0x55d44e7dfdb0 .functor OR 1, L_0x55d44e7dfbe0, L_0x55d44e7dfcf0, C4<0>, C4<0>;
L_0x55d44e7dfec0 .functor AND 1, L_0x55d44e7e02e0, L_0x55d44e7e01b0, C4<1>, C4<1>;
L_0x55d44e7dff70 .functor OR 1, L_0x55d44e7dfdb0, L_0x55d44e7dfec0, C4<0>, C4<0>;
v0x55d44debcae0_0 .net *"_s0", 0 0, L_0x55d44e7df6c0;  1 drivers
v0x55d44dec5930_0 .net *"_s10", 0 0, L_0x55d44e7dfec0;  1 drivers
v0x55d44dec29e0_0 .net *"_s4", 0 0, L_0x55d44e7dfbe0;  1 drivers
v0x55d44debfa90_0 .net *"_s6", 0 0, L_0x55d44e7dfcf0;  1 drivers
v0x55d44deae780_0 .net *"_s8", 0 0, L_0x55d44e7dfdb0;  1 drivers
v0x55d44deb75d0_0 .net "a", 0 0, L_0x55d44e7e0080;  1 drivers
v0x55d44deb1730_0 .net "b", 0 0, L_0x55d44e7e01b0;  1 drivers
v0x55d44dea1e30_0 .net "ca", 0 0, L_0x55d44e7dff70;  1 drivers
v0x55d44deaac80_0 .net "cin", 0 0, L_0x55d44e7e02e0;  1 drivers
v0x55d44dea4de0_0 .net "sum", 0 0, L_0x55d44e7dfb20;  1 drivers
S_0x55d44e4c0f80 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d6ed2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7e0410 .functor XOR 1, L_0x55d44e7e08f0, L_0x55d44e7e0a20, C4<0>, C4<0>;
L_0x55d44e7e0480 .functor XOR 1, L_0x55d44e7e0410, L_0x55d44e7e0b50, C4<0>, C4<0>;
L_0x55d44e7e04f0 .functor AND 1, L_0x55d44e7e08f0, L_0x55d44e7e0a20, C4<1>, C4<1>;
L_0x55d44e7e0560 .functor AND 1, L_0x55d44e7e08f0, L_0x55d44e7e0b50, C4<1>, C4<1>;
L_0x55d44e7e0620 .functor OR 1, L_0x55d44e7e04f0, L_0x55d44e7e0560, C4<0>, C4<0>;
L_0x55d44e7e0730 .functor AND 1, L_0x55d44e7e0b50, L_0x55d44e7e0a20, C4<1>, C4<1>;
L_0x55d44e7e07e0 .functor OR 1, L_0x55d44e7e0620, L_0x55d44e7e0730, C4<0>, C4<0>;
v0x55d44de954e0_0 .net *"_s0", 0 0, L_0x55d44e7e0410;  1 drivers
v0x55d44de9e330_0 .net *"_s10", 0 0, L_0x55d44e7e0730;  1 drivers
v0x55d44de9b3e0_0 .net *"_s4", 0 0, L_0x55d44e7e04f0;  1 drivers
v0x55d44de98490_0 .net *"_s6", 0 0, L_0x55d44e7e0560;  1 drivers
v0x55d44de88aa0_0 .net *"_s8", 0 0, L_0x55d44e7e0620;  1 drivers
v0x55d44de918f0_0 .net "a", 0 0, L_0x55d44e7e08f0;  1 drivers
v0x55d44de8e9a0_0 .net "b", 0 0, L_0x55d44e7e0a20;  1 drivers
v0x55d44de8ba50_0 .net "ca", 0 0, L_0x55d44e7e07e0;  1 drivers
v0x55d44de7b540_0 .net "cin", 0 0, L_0x55d44e7e0b50;  1 drivers
v0x55d44de84390_0 .net "sum", 0 0, L_0x55d44e7e0480;  1 drivers
S_0x55d44e529ff0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d6ed2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7e0cc0 .functor XOR 1, L_0x55d44e7e1290, L_0x55d44e7e13c0, C4<0>, C4<0>;
L_0x55d44e7e0d30 .functor XOR 1, L_0x55d44e7e0cc0, L_0x55d44e7e1540, C4<0>, C4<0>;
L_0x55d44e7e0df0 .functor AND 1, L_0x55d44e7e1290, L_0x55d44e7e13c0, C4<1>, C4<1>;
L_0x55d44e7e0f00 .functor AND 1, L_0x55d44e7e1290, L_0x55d44e7e1540, C4<1>, C4<1>;
L_0x55d44e7e0fc0 .functor OR 1, L_0x55d44e7e0df0, L_0x55d44e7e0f00, C4<0>, C4<0>;
L_0x55d44e7e10d0 .functor AND 1, L_0x55d44e7e1540, L_0x55d44e7e13c0, C4<1>, C4<1>;
L_0x55d44e7e1180 .functor OR 1, L_0x55d44e7e0fc0, L_0x55d44e7e10d0, C4<0>, C4<0>;
v0x55d44de81440_0 .net *"_s0", 0 0, L_0x55d44e7e0cc0;  1 drivers
v0x55d44de7e4f0_0 .net *"_s10", 0 0, L_0x55d44e7e10d0;  1 drivers
v0x55d44de6ebf0_0 .net *"_s4", 0 0, L_0x55d44e7e0df0;  1 drivers
v0x55d44de77a40_0 .net *"_s6", 0 0, L_0x55d44e7e0f00;  1 drivers
v0x55d44de71ba0_0 .net *"_s8", 0 0, L_0x55d44e7e0fc0;  1 drivers
v0x55d44de622a0_0 .net "a", 0 0, L_0x55d44e7e1290;  1 drivers
v0x55d44de6b0f0_0 .net "b", 0 0, L_0x55d44e7e13c0;  1 drivers
v0x55d44de681a0_0 .net "ca", 0 0, L_0x55d44e7e1180;  1 drivers
v0x55d44de65250_0 .net "cin", 0 0, L_0x55d44e7e1540;  1 drivers
v0x55d44de55860_0 .net "sum", 0 0, L_0x55d44e7e0d30;  1 drivers
S_0x55d44e591270 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d6ed2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7e1670 .functor XOR 1, L_0x55d44e7e1b50, L_0x55d44e7e1d10, C4<0>, C4<0>;
L_0x55d44e7e16e0 .functor XOR 1, L_0x55d44e7e1670, L_0x55d44e7e1ed0, C4<0>, C4<0>;
L_0x55d44e7e1750 .functor AND 1, L_0x55d44e7e1b50, L_0x55d44e7e1d10, C4<1>, C4<1>;
L_0x55d44e7e17c0 .functor AND 1, L_0x55d44e7e1b50, L_0x55d44e7e1ed0, C4<1>, C4<1>;
L_0x55d44e7e1880 .functor OR 1, L_0x55d44e7e1750, L_0x55d44e7e17c0, C4<0>, C4<0>;
L_0x55d44e7e1990 .functor AND 1, L_0x55d44e7e1ed0, L_0x55d44e7e1d10, C4<1>, C4<1>;
L_0x55d44e7e1a40 .functor OR 1, L_0x55d44e7e1880, L_0x55d44e7e1990, C4<0>, C4<0>;
v0x55d44de5e6b0_0 .net *"_s0", 0 0, L_0x55d44e7e1670;  1 drivers
v0x55d44de5b760_0 .net *"_s10", 0 0, L_0x55d44e7e1990;  1 drivers
v0x55d44de58810_0 .net *"_s4", 0 0, L_0x55d44e7e1750;  1 drivers
v0x55d44de452b0_0 .net *"_s6", 0 0, L_0x55d44e7e17c0;  1 drivers
v0x55d44de4e100_0 .net *"_s8", 0 0, L_0x55d44e7e1880;  1 drivers
v0x55d44de4b1b0_0 .net "a", 0 0, L_0x55d44e7e1b50;  1 drivers
v0x55d44de48260_0 .net "b", 0 0, L_0x55d44e7e1d10;  1 drivers
v0x55d44de38960_0 .net "ca", 0 0, L_0x55d44e7e1a40;  1 drivers
v0x55d44de417b0_0 .net "cin", 0 0, L_0x55d44e7e1ed0;  1 drivers
v0x55d44de3b910_0 .net "sum", 0 0, L_0x55d44e7e16e0;  1 drivers
S_0x55d44e5f9ac0 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44d47ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dd91b50_0 .net "a", 3 0, L_0x55d44e7e4dd0;  1 drivers
v0x55d44dd9a9a0_0 .net "b", 3 0, L_0x55d44e7e4e70;  1 drivers
v0x55d44dd97a50_0 .net "ca", 3 0, L_0x55d44e7e4c60;  1 drivers
v0x55d44dd94b00_0 .net "cin", 3 0, L_0x55d44e7e4f60;  1 drivers
v0x55d44dd85110_0 .net "sum", 3 0, L_0x55d44e7e4bc0;  1 drivers
L_0x55d44e7e2b80 .part L_0x55d44e7e4dd0, 0, 1;
L_0x55d44e7e2cb0 .part L_0x55d44e7e4e70, 0, 1;
L_0x55d44e7e2de0 .part L_0x55d44e7e4f60, 0, 1;
L_0x55d44e7e33f0 .part L_0x55d44e7e4dd0, 1, 1;
L_0x55d44e7e3520 .part L_0x55d44e7e4e70, 1, 1;
L_0x55d44e7e3650 .part L_0x55d44e7e4f60, 1, 1;
L_0x55d44e7e3d90 .part L_0x55d44e7e4dd0, 2, 1;
L_0x55d44e7e3ec0 .part L_0x55d44e7e4e70, 2, 1;
L_0x55d44e7e4040 .part L_0x55d44e7e4f60, 2, 1;
L_0x55d44e7e4610 .part L_0x55d44e7e4dd0, 3, 1;
L_0x55d44e7e47d0 .part L_0x55d44e7e4e70, 3, 1;
L_0x55d44e7e4990 .part L_0x55d44e7e4f60, 3, 1;
L_0x55d44e7e4bc0 .concat8 [ 1 1 1 1], L_0x55d44e7e2620, L_0x55d44e7e2f80, L_0x55d44e7e3830, L_0x55d44e7e41e0;
L_0x55d44e7e4c60 .concat8 [ 1 1 1 1], L_0x55d44e7e2a70, L_0x55d44e7e32e0, L_0x55d44e7e3c80, L_0x55d44e7e4500;
S_0x55d44e660d40 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e5f9ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7e2090 .functor XOR 1, L_0x55d44e7e2b80, L_0x55d44e7e2cb0, C4<0>, C4<0>;
L_0x55d44e7e2620 .functor XOR 1, L_0x55d44e7e2090, L_0x55d44e7e2de0, C4<0>, C4<0>;
L_0x55d44e7e26e0 .functor AND 1, L_0x55d44e7e2b80, L_0x55d44e7e2cb0, C4<1>, C4<1>;
L_0x55d44e7e27f0 .functor AND 1, L_0x55d44e7e2b80, L_0x55d44e7e2de0, C4<1>, C4<1>;
L_0x55d44e7e28b0 .functor OR 1, L_0x55d44e7e26e0, L_0x55d44e7e27f0, C4<0>, C4<0>;
L_0x55d44e7e29c0 .functor AND 1, L_0x55d44e7e2de0, L_0x55d44e7e2cb0, C4<1>, C4<1>;
L_0x55d44e7e2a70 .functor OR 1, L_0x55d44e7e28b0, L_0x55d44e7e29c0, C4<0>, C4<0>;
v0x55d44de28420_0 .net *"_s0", 0 0, L_0x55d44e7e2090;  1 drivers
v0x55d44de254d0_0 .net *"_s10", 0 0, L_0x55d44e7e29c0;  1 drivers
v0x55d44de22580_0 .net *"_s4", 0 0, L_0x55d44e7e26e0;  1 drivers
v0x55d44de12070_0 .net *"_s6", 0 0, L_0x55d44e7e27f0;  1 drivers
v0x55d44de1aec0_0 .net *"_s8", 0 0, L_0x55d44e7e28b0;  1 drivers
v0x55d44de17f70_0 .net "a", 0 0, L_0x55d44e7e2b80;  1 drivers
v0x55d44de15020_0 .net "b", 0 0, L_0x55d44e7e2cb0;  1 drivers
v0x55d44de05720_0 .net "ca", 0 0, L_0x55d44e7e2a70;  1 drivers
v0x55d44de0e570_0 .net "cin", 0 0, L_0x55d44e7e2de0;  1 drivers
v0x55d44de086d0_0 .net "sum", 0 0, L_0x55d44e7e2620;  1 drivers
S_0x55d44d344980 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e5f9ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7e2f10 .functor XOR 1, L_0x55d44e7e33f0, L_0x55d44e7e3520, C4<0>, C4<0>;
L_0x55d44e7e2f80 .functor XOR 1, L_0x55d44e7e2f10, L_0x55d44e7e3650, C4<0>, C4<0>;
L_0x55d44e7e2ff0 .functor AND 1, L_0x55d44e7e33f0, L_0x55d44e7e3520, C4<1>, C4<1>;
L_0x55d44e7e3060 .functor AND 1, L_0x55d44e7e33f0, L_0x55d44e7e3650, C4<1>, C4<1>;
L_0x55d44e7e3120 .functor OR 1, L_0x55d44e7e2ff0, L_0x55d44e7e3060, C4<0>, C4<0>;
L_0x55d44e7e3230 .functor AND 1, L_0x55d44e7e3650, L_0x55d44e7e3520, C4<1>, C4<1>;
L_0x55d44e7e32e0 .functor OR 1, L_0x55d44e7e3120, L_0x55d44e7e3230, C4<0>, C4<0>;
v0x55d44ddf8dd0_0 .net *"_s0", 0 0, L_0x55d44e7e2f10;  1 drivers
v0x55d44de01c20_0 .net *"_s10", 0 0, L_0x55d44e7e3230;  1 drivers
v0x55d44ddfecd0_0 .net *"_s4", 0 0, L_0x55d44e7e2ff0;  1 drivers
v0x55d44ddfbd80_0 .net *"_s6", 0 0, L_0x55d44e7e3060;  1 drivers
v0x55d44ddec390_0 .net *"_s8", 0 0, L_0x55d44e7e3120;  1 drivers
v0x55d44ddf51e0_0 .net "a", 0 0, L_0x55d44e7e33f0;  1 drivers
v0x55d44ddf2290_0 .net "b", 0 0, L_0x55d44e7e3520;  1 drivers
v0x55d44ddef340_0 .net "ca", 0 0, L_0x55d44e7e32e0;  1 drivers
v0x55d44ddde030_0 .net "cin", 0 0, L_0x55d44e7e3650;  1 drivers
v0x55d44dde6e80_0 .net "sum", 0 0, L_0x55d44e7e2f80;  1 drivers
S_0x55d44d3abc00 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e5f9ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7e37c0 .functor XOR 1, L_0x55d44e7e3d90, L_0x55d44e7e3ec0, C4<0>, C4<0>;
L_0x55d44e7e3830 .functor XOR 1, L_0x55d44e7e37c0, L_0x55d44e7e4040, C4<0>, C4<0>;
L_0x55d44e7e38f0 .functor AND 1, L_0x55d44e7e3d90, L_0x55d44e7e3ec0, C4<1>, C4<1>;
L_0x55d44e7e3a00 .functor AND 1, L_0x55d44e7e3d90, L_0x55d44e7e4040, C4<1>, C4<1>;
L_0x55d44e7e3ac0 .functor OR 1, L_0x55d44e7e38f0, L_0x55d44e7e3a00, C4<0>, C4<0>;
L_0x55d44e7e3bd0 .functor AND 1, L_0x55d44e7e4040, L_0x55d44e7e3ec0, C4<1>, C4<1>;
L_0x55d44e7e3c80 .functor OR 1, L_0x55d44e7e3ac0, L_0x55d44e7e3bd0, C4<0>, C4<0>;
v0x55d44dde3f30_0 .net *"_s0", 0 0, L_0x55d44e7e37c0;  1 drivers
v0x55d44dde0fe0_0 .net *"_s10", 0 0, L_0x55d44e7e3bd0;  1 drivers
v0x55d44ddd16e0_0 .net *"_s4", 0 0, L_0x55d44e7e38f0;  1 drivers
v0x55d44ddda530_0 .net *"_s6", 0 0, L_0x55d44e7e3a00;  1 drivers
v0x55d44ddd4690_0 .net *"_s8", 0 0, L_0x55d44e7e3ac0;  1 drivers
v0x55d44ddc4d90_0 .net "a", 0 0, L_0x55d44e7e3d90;  1 drivers
v0x55d44ddcdbe0_0 .net "b", 0 0, L_0x55d44e7e3ec0;  1 drivers
v0x55d44ddcac90_0 .net "ca", 0 0, L_0x55d44e7e3c80;  1 drivers
v0x55d44ddc7d40_0 .net "cin", 0 0, L_0x55d44e7e4040;  1 drivers
v0x55d44ddb8350_0 .net "sum", 0 0, L_0x55d44e7e3830;  1 drivers
S_0x55d44e459d00 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e5f9ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7e4170 .functor XOR 1, L_0x55d44e7e4610, L_0x55d44e7e47d0, C4<0>, C4<0>;
L_0x55d44e7e41e0 .functor XOR 1, L_0x55d44e7e4170, L_0x55d44e7e4990, C4<0>, C4<0>;
L_0x55d44e7e4250 .functor AND 1, L_0x55d44e7e4610, L_0x55d44e7e47d0, C4<1>, C4<1>;
L_0x55d44e7e42c0 .functor AND 1, L_0x55d44e7e4610, L_0x55d44e7e4990, C4<1>, C4<1>;
L_0x55d44e7e4380 .functor OR 1, L_0x55d44e7e4250, L_0x55d44e7e42c0, C4<0>, C4<0>;
L_0x55d44e7e4490 .functor AND 1, L_0x55d44e7e4990, L_0x55d44e7e47d0, C4<1>, C4<1>;
L_0x55d44e7e4500 .functor OR 1, L_0x55d44e7e4380, L_0x55d44e7e4490, C4<0>, C4<0>;
v0x55d44ddc11a0_0 .net *"_s0", 0 0, L_0x55d44e7e4170;  1 drivers
v0x55d44ddbe250_0 .net *"_s10", 0 0, L_0x55d44e7e4490;  1 drivers
v0x55d44ddbb300_0 .net *"_s4", 0 0, L_0x55d44e7e4250;  1 drivers
v0x55d44ddaadf0_0 .net *"_s6", 0 0, L_0x55d44e7e42c0;  1 drivers
v0x55d44ddb3c40_0 .net *"_s8", 0 0, L_0x55d44e7e4380;  1 drivers
v0x55d44ddb0cf0_0 .net "a", 0 0, L_0x55d44e7e4610;  1 drivers
v0x55d44ddadda0_0 .net "b", 0 0, L_0x55d44e7e47d0;  1 drivers
v0x55d44dd9e4a0_0 .net "ca", 0 0, L_0x55d44e7e4500;  1 drivers
v0x55d44dda72f0_0 .net "cin", 0 0, L_0x55d44e7e4990;  1 drivers
v0x55d44dda1450_0 .net "sum", 0 0, L_0x55d44e7e41e0;  1 drivers
S_0x55d44e17fa20 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44d47ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dcf4fd0_0 .net "a", 3 0, L_0x55d44e7e7770;  1 drivers
v0x55d44dcfde20_0 .net "b", 3 0, L_0x55d44e7e78a0;  1 drivers
v0x55d44dcfaed0_0 .net "ca", 3 0, L_0x55d44e7e7600;  1 drivers
v0x55d44dcf7f80_0 .net "cin", 3 0, L_0x55d44e7e79d0;  1 drivers
v0x55d44dce8590_0 .net "sum", 3 0, L_0x55d44e7e7560;  1 drivers
L_0x55d44e7e5520 .part L_0x55d44e7e7770, 0, 1;
L_0x55d44e7e5650 .part L_0x55d44e7e78a0, 0, 1;
L_0x55d44e7e5780 .part L_0x55d44e7e79d0, 0, 1;
L_0x55d44e7e5d90 .part L_0x55d44e7e7770, 1, 1;
L_0x55d44e7e5ec0 .part L_0x55d44e7e78a0, 1, 1;
L_0x55d44e7e5ff0 .part L_0x55d44e7e79d0, 1, 1;
L_0x55d44e7e6730 .part L_0x55d44e7e7770, 2, 1;
L_0x55d44e7e6860 .part L_0x55d44e7e78a0, 2, 1;
L_0x55d44e7e69e0 .part L_0x55d44e7e79d0, 2, 1;
L_0x55d44e7e6fb0 .part L_0x55d44e7e7770, 3, 1;
L_0x55d44e7e7170 .part L_0x55d44e7e78a0, 3, 1;
L_0x55d44e7e7330 .part L_0x55d44e7e79d0, 3, 1;
L_0x55d44e7e7560 .concat8 [ 1 1 1 1], L_0x55d44e7e5000, L_0x55d44e7e5920, L_0x55d44e7e61d0, L_0x55d44e7e6b80;
L_0x55d44e7e7600 .concat8 [ 1 1 1 1], L_0x55d44e7e5410, L_0x55d44e7e5c80, L_0x55d44e7e6620, L_0x55d44e7e6ea0;
S_0x55d44e1e8570 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e17fa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7e4b50 .functor XOR 1, L_0x55d44e7e5520, L_0x55d44e7e5650, C4<0>, C4<0>;
L_0x55d44e7e5000 .functor XOR 1, L_0x55d44e7e4b50, L_0x55d44e7e5780, C4<0>, C4<0>;
L_0x55d44e7e50c0 .functor AND 1, L_0x55d44e7e5520, L_0x55d44e7e5650, C4<1>, C4<1>;
L_0x55d44e7e51d0 .functor AND 1, L_0x55d44e7e5520, L_0x55d44e7e5780, C4<1>, C4<1>;
L_0x55d44e7e5290 .functor OR 1, L_0x55d44e7e50c0, L_0x55d44e7e51d0, C4<0>, C4<0>;
L_0x55d44e7e53a0 .functor AND 1, L_0x55d44e7e5780, L_0x55d44e7e5650, C4<1>, C4<1>;
L_0x55d44e7e5410 .functor OR 1, L_0x55d44e7e5290, L_0x55d44e7e53a0, C4<0>, C4<0>;
v0x55d44dd8df60_0 .net *"_s0", 0 0, L_0x55d44e7e4b50;  1 drivers
v0x55d44dd8b010_0 .net *"_s10", 0 0, L_0x55d44e7e53a0;  1 drivers
v0x55d44dd880c0_0 .net *"_s4", 0 0, L_0x55d44e7e50c0;  1 drivers
v0x55d44dd754f0_0 .net *"_s6", 0 0, L_0x55d44e7e51d0;  1 drivers
v0x55d44dd7e340_0 .net *"_s8", 0 0, L_0x55d44e7e5290;  1 drivers
v0x55d44dd7b3f0_0 .net "a", 0 0, L_0x55d44e7e5520;  1 drivers
v0x55d44dd784a0_0 .net "b", 0 0, L_0x55d44e7e5650;  1 drivers
v0x55d44dd68ba0_0 .net "ca", 0 0, L_0x55d44e7e5410;  1 drivers
v0x55d44dd719f0_0 .net "cin", 0 0, L_0x55d44e7e5780;  1 drivers
v0x55d44dd6bb50_0 .net "sum", 0 0, L_0x55d44e7e5000;  1 drivers
S_0x55d44e24f7f0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e17fa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7e58b0 .functor XOR 1, L_0x55d44e7e5d90, L_0x55d44e7e5ec0, C4<0>, C4<0>;
L_0x55d44e7e5920 .functor XOR 1, L_0x55d44e7e58b0, L_0x55d44e7e5ff0, C4<0>, C4<0>;
L_0x55d44e7e5990 .functor AND 1, L_0x55d44e7e5d90, L_0x55d44e7e5ec0, C4<1>, C4<1>;
L_0x55d44e7e5a00 .functor AND 1, L_0x55d44e7e5d90, L_0x55d44e7e5ff0, C4<1>, C4<1>;
L_0x55d44e7e5ac0 .functor OR 1, L_0x55d44e7e5990, L_0x55d44e7e5a00, C4<0>, C4<0>;
L_0x55d44e7e5bd0 .functor AND 1, L_0x55d44e7e5ff0, L_0x55d44e7e5ec0, C4<1>, C4<1>;
L_0x55d44e7e5c80 .functor OR 1, L_0x55d44e7e5ac0, L_0x55d44e7e5bd0, C4<0>, C4<0>;
v0x55d44dd5c250_0 .net *"_s0", 0 0, L_0x55d44e7e58b0;  1 drivers
v0x55d44dd650a0_0 .net *"_s10", 0 0, L_0x55d44e7e5bd0;  1 drivers
v0x55d44dd62150_0 .net *"_s4", 0 0, L_0x55d44e7e5990;  1 drivers
v0x55d44dd5f200_0 .net *"_s6", 0 0, L_0x55d44e7e5a00;  1 drivers
v0x55d44dd4f810_0 .net *"_s8", 0 0, L_0x55d44e7e5ac0;  1 drivers
v0x55d44dd58660_0 .net "a", 0 0, L_0x55d44e7e5d90;  1 drivers
v0x55d44dd55710_0 .net "b", 0 0, L_0x55d44e7e5ec0;  1 drivers
v0x55d44dd527c0_0 .net "ca", 0 0, L_0x55d44e7e5c80;  1 drivers
v0x55d44dd422b0_0 .net "cin", 0 0, L_0x55d44e7e5ff0;  1 drivers
v0x55d44dd4b100_0 .net "sum", 0 0, L_0x55d44e7e5920;  1 drivers
S_0x55d44e2b9590 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e17fa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7e6160 .functor XOR 1, L_0x55d44e7e6730, L_0x55d44e7e6860, C4<0>, C4<0>;
L_0x55d44e7e61d0 .functor XOR 1, L_0x55d44e7e6160, L_0x55d44e7e69e0, C4<0>, C4<0>;
L_0x55d44e7e6290 .functor AND 1, L_0x55d44e7e6730, L_0x55d44e7e6860, C4<1>, C4<1>;
L_0x55d44e7e63a0 .functor AND 1, L_0x55d44e7e6730, L_0x55d44e7e69e0, C4<1>, C4<1>;
L_0x55d44e7e6460 .functor OR 1, L_0x55d44e7e6290, L_0x55d44e7e63a0, C4<0>, C4<0>;
L_0x55d44e7e6570 .functor AND 1, L_0x55d44e7e69e0, L_0x55d44e7e6860, C4<1>, C4<1>;
L_0x55d44e7e6620 .functor OR 1, L_0x55d44e7e6460, L_0x55d44e7e6570, C4<0>, C4<0>;
v0x55d44dd481b0_0 .net *"_s0", 0 0, L_0x55d44e7e6160;  1 drivers
v0x55d44dd45260_0 .net *"_s10", 0 0, L_0x55d44e7e6570;  1 drivers
v0x55d44dd35960_0 .net *"_s4", 0 0, L_0x55d44e7e6290;  1 drivers
v0x55d44dd3e7b0_0 .net *"_s6", 0 0, L_0x55d44e7e63a0;  1 drivers
v0x55d44dd38910_0 .net *"_s8", 0 0, L_0x55d44e7e6460;  1 drivers
v0x55d44dd29010_0 .net "a", 0 0, L_0x55d44e7e6730;  1 drivers
v0x55d44dd31e60_0 .net "b", 0 0, L_0x55d44e7e6860;  1 drivers
v0x55d44dd2ef10_0 .net "ca", 0 0, L_0x55d44e7e6620;  1 drivers
v0x55d44dd2bfc0_0 .net "cin", 0 0, L_0x55d44e7e69e0;  1 drivers
v0x55d44dd1c5d0_0 .net "sum", 0 0, L_0x55d44e7e61d0;  1 drivers
S_0x55d44e320810 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e17fa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7e6b10 .functor XOR 1, L_0x55d44e7e6fb0, L_0x55d44e7e7170, C4<0>, C4<0>;
L_0x55d44e7e6b80 .functor XOR 1, L_0x55d44e7e6b10, L_0x55d44e7e7330, C4<0>, C4<0>;
L_0x55d44e7e6bf0 .functor AND 1, L_0x55d44e7e6fb0, L_0x55d44e7e7170, C4<1>, C4<1>;
L_0x55d44e7e6c60 .functor AND 1, L_0x55d44e7e6fb0, L_0x55d44e7e7330, C4<1>, C4<1>;
L_0x55d44e7e6d20 .functor OR 1, L_0x55d44e7e6bf0, L_0x55d44e7e6c60, C4<0>, C4<0>;
L_0x55d44e7e6e30 .functor AND 1, L_0x55d44e7e7330, L_0x55d44e7e7170, C4<1>, C4<1>;
L_0x55d44e7e6ea0 .functor OR 1, L_0x55d44e7e6d20, L_0x55d44e7e6e30, C4<0>, C4<0>;
v0x55d44dd25420_0 .net *"_s0", 0 0, L_0x55d44e7e6b10;  1 drivers
v0x55d44dd224d0_0 .net *"_s10", 0 0, L_0x55d44e7e6e30;  1 drivers
v0x55d44dd1f580_0 .net *"_s4", 0 0, L_0x55d44e7e6bf0;  1 drivers
v0x55d44dd0e270_0 .net *"_s6", 0 0, L_0x55d44e7e6c60;  1 drivers
v0x55d44dd170c0_0 .net *"_s8", 0 0, L_0x55d44e7e6d20;  1 drivers
v0x55d44dd14170_0 .net "a", 0 0, L_0x55d44e7e6fb0;  1 drivers
v0x55d44dd11220_0 .net "b", 0 0, L_0x55d44e7e7170;  1 drivers
v0x55d44dd01920_0 .net "ca", 0 0, L_0x55d44e7e6ea0;  1 drivers
v0x55d44dd0a770_0 .net "cin", 0 0, L_0x55d44e7e7330;  1 drivers
v0x55d44dd048d0_0 .net "sum", 0 0, L_0x55d44e7e6b80;  1 drivers
S_0x55d44e3893b0 .scope module, "FA_1" "thirtBitAdder" 5 14, 6 3 0, S_0x55d44df0efb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44d7c6b30_0 .net "a", 31 0, L_0x55d44e7fe670;  1 drivers
v0x55d44d7b7230_0 .net "b", 31 0, L_0x55d44e7fe760;  1 drivers
v0x55d44d7c0080_0 .net "ca", 31 0, L_0x55d44e7fe4e0;  1 drivers
v0x55d44d7ba1e0_0 .net "cin", 31 0, L_0x55d44e7fe850;  1 drivers
v0x55d44d7aa8e0_0 .net "sum", 31 0, L_0x55d44e7fe3a0;  1 drivers
L_0x55d44e7f3220 .part L_0x55d44e7fe670, 0, 16;
L_0x55d44e7f32c0 .part L_0x55d44e7fe760, 0, 16;
L_0x55d44e7f3360 .part L_0x55d44e7fe850, 0, 16;
L_0x55d44e7fe090 .part L_0x55d44e7fe670, 16, 16;
L_0x55d44e7fe180 .part L_0x55d44e7fe760, 16, 16;
L_0x55d44e7fe270 .part L_0x55d44e7fe850, 16, 16;
L_0x55d44e7fe3a0 .concat8 [ 16 16 0 0], L_0x55d44e7f2f20, L_0x55d44e7fdd90;
L_0x55d44e7fe4e0 .concat8 [ 16 16 0 0], L_0x55d44e7f2fc0, L_0x55d44e7fde30;
S_0x55d44e3f0630 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44e3893b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44da505c0_0 .net "a", 15 0, L_0x55d44e7f3220;  1 drivers
v0x55d44da59410_0 .net "b", 15 0, L_0x55d44e7f32c0;  1 drivers
v0x55d44da564c0_0 .net "ca", 15 0, L_0x55d44e7f2fc0;  1 drivers
v0x55d44da53570_0 .net "cin", 15 0, L_0x55d44e7f3360;  1 drivers
v0x55d44da43b80_0 .net "sum", 15 0, L_0x55d44e7f2f20;  1 drivers
L_0x55d44e7ead30 .part L_0x55d44e7f3220, 0, 4;
L_0x55d44e7eadd0 .part L_0x55d44e7f32c0, 0, 4;
L_0x55d44e7eae70 .part L_0x55d44e7f3360, 0, 4;
L_0x55d44e7ed6c0 .part L_0x55d44e7f3220, 4, 4;
L_0x55d44e7ed7b0 .part L_0x55d44e7f32c0, 4, 4;
L_0x55d44e7ed8a0 .part L_0x55d44e7f3360, 4, 4;
L_0x55d44e7f0180 .part L_0x55d44e7f3220, 8, 4;
L_0x55d44e7f0220 .part L_0x55d44e7f32c0, 8, 4;
L_0x55d44e7f0310 .part L_0x55d44e7f3360, 8, 4;
L_0x55d44e7f2b20 .part L_0x55d44e7f3220, 12, 4;
L_0x55d44e7f2c50 .part L_0x55d44e7f32c0, 12, 4;
L_0x55d44e7f2d80 .part L_0x55d44e7f3360, 12, 4;
L_0x55d44e7f2f20 .concat8 [ 4 4 4 4], L_0x55d44e7eab20, L_0x55d44e7ed4b0, L_0x55d44e7eff70, L_0x55d44e7f2910;
L_0x55d44e7f2fc0 .concat8 [ 4 4 4 4], L_0x55d44e7eabc0, L_0x55d44e7ed550, L_0x55d44e7f0010, L_0x55d44e7f29b0;
S_0x55d44e1187a0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44e3f0630;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dc442e0_0 .net "a", 3 0, L_0x55d44e7ead30;  1 drivers
v0x55d44dc41390_0 .net "b", 3 0, L_0x55d44e7eadd0;  1 drivers
v0x55d44dc31a90_0 .net "ca", 3 0, L_0x55d44e7eabc0;  1 drivers
v0x55d44dc3a8e0_0 .net "cin", 3 0, L_0x55d44e7eae70;  1 drivers
v0x55d44dc34a40_0 .net "sum", 3 0, L_0x55d44e7eab20;  1 drivers
L_0x55d44e7e8ae0 .part L_0x55d44e7ead30, 0, 1;
L_0x55d44e7e8c10 .part L_0x55d44e7eadd0, 0, 1;
L_0x55d44e7e8d40 .part L_0x55d44e7eae70, 0, 1;
L_0x55d44e7e9350 .part L_0x55d44e7ead30, 1, 1;
L_0x55d44e7e9480 .part L_0x55d44e7eadd0, 1, 1;
L_0x55d44e7e95b0 .part L_0x55d44e7eae70, 1, 1;
L_0x55d44e7e9cf0 .part L_0x55d44e7ead30, 2, 1;
L_0x55d44e7e9e20 .part L_0x55d44e7eadd0, 2, 1;
L_0x55d44e7e9fa0 .part L_0x55d44e7eae70, 2, 1;
L_0x55d44e7ea570 .part L_0x55d44e7ead30, 3, 1;
L_0x55d44e7ea730 .part L_0x55d44e7eadd0, 3, 1;
L_0x55d44e7ea8f0 .part L_0x55d44e7eae70, 3, 1;
L_0x55d44e7eab20 .concat8 [ 1 1 1 1], L_0x55d44e7e74f0, L_0x55d44e7e8ee0, L_0x55d44e7e9790, L_0x55d44e7ea140;
L_0x55d44e7eabc0 .concat8 [ 1 1 1 1], L_0x55d44e7e89d0, L_0x55d44e7e9240, L_0x55d44e7e9be0, L_0x55d44e7ea460;
S_0x55d44d13bbd0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e1187a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7e7b00 .functor XOR 1, L_0x55d44e7e8ae0, L_0x55d44e7e8c10, C4<0>, C4<0>;
L_0x55d44e7e74f0 .functor XOR 1, L_0x55d44e7e7b00, L_0x55d44e7e8d40, C4<0>, C4<0>;
L_0x55d44e7e8680 .functor AND 1, L_0x55d44e7e8ae0, L_0x55d44e7e8c10, C4<1>, C4<1>;
L_0x55d44e7e8790 .functor AND 1, L_0x55d44e7e8ae0, L_0x55d44e7e8d40, C4<1>, C4<1>;
L_0x55d44e7e8850 .functor OR 1, L_0x55d44e7e8680, L_0x55d44e7e8790, C4<0>, C4<0>;
L_0x55d44e7e8960 .functor AND 1, L_0x55d44e7e8d40, L_0x55d44e7e8c10, C4<1>, C4<1>;
L_0x55d44e7e89d0 .functor OR 1, L_0x55d44e7e8850, L_0x55d44e7e8960, C4<0>, C4<0>;
v0x55d44dcc1d90_0 .net *"_s0", 0 0, L_0x55d44e7e7b00;  1 drivers
v0x55d44dccabe0_0 .net *"_s10", 0 0, L_0x55d44e7e8960;  1 drivers
v0x55d44dcc7c90_0 .net *"_s4", 0 0, L_0x55d44e7e8680;  1 drivers
v0x55d44dcc4d40_0 .net *"_s6", 0 0, L_0x55d44e7e8790;  1 drivers
v0x55d44dcb5350_0 .net *"_s8", 0 0, L_0x55d44e7e8850;  1 drivers
v0x55d44dcbe1a0_0 .net "a", 0 0, L_0x55d44e7e8ae0;  1 drivers
v0x55d44dcbb250_0 .net "b", 0 0, L_0x55d44e7e8c10;  1 drivers
v0x55d44dcb8300_0 .net "ca", 0 0, L_0x55d44e7e89d0;  1 drivers
v0x55d44dca5670_0 .net "cin", 0 0, L_0x55d44e7e8d40;  1 drivers
v0x55d44dcae4c0_0 .net "sum", 0 0, L_0x55d44e7e74f0;  1 drivers
S_0x55d44d1a47a0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e1187a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7e8e70 .functor XOR 1, L_0x55d44e7e9350, L_0x55d44e7e9480, C4<0>, C4<0>;
L_0x55d44e7e8ee0 .functor XOR 1, L_0x55d44e7e8e70, L_0x55d44e7e95b0, C4<0>, C4<0>;
L_0x55d44e7e8f50 .functor AND 1, L_0x55d44e7e9350, L_0x55d44e7e9480, C4<1>, C4<1>;
L_0x55d44e7e8fc0 .functor AND 1, L_0x55d44e7e9350, L_0x55d44e7e95b0, C4<1>, C4<1>;
L_0x55d44e7e9080 .functor OR 1, L_0x55d44e7e8f50, L_0x55d44e7e8fc0, C4<0>, C4<0>;
L_0x55d44e7e9190 .functor AND 1, L_0x55d44e7e95b0, L_0x55d44e7e9480, C4<1>, C4<1>;
L_0x55d44e7e9240 .functor OR 1, L_0x55d44e7e9080, L_0x55d44e7e9190, C4<0>, C4<0>;
v0x55d44dcab570_0 .net *"_s0", 0 0, L_0x55d44e7e8e70;  1 drivers
v0x55d44dca8620_0 .net *"_s10", 0 0, L_0x55d44e7e9190;  1 drivers
v0x55d44dc98d20_0 .net *"_s4", 0 0, L_0x55d44e7e8f50;  1 drivers
v0x55d44dca1b70_0 .net *"_s6", 0 0, L_0x55d44e7e8fc0;  1 drivers
v0x55d44dc9bcd0_0 .net *"_s8", 0 0, L_0x55d44e7e9080;  1 drivers
v0x55d44dc8c3d0_0 .net "a", 0 0, L_0x55d44e7e9350;  1 drivers
v0x55d44dc95220_0 .net "b", 0 0, L_0x55d44e7e9480;  1 drivers
v0x55d44dc922d0_0 .net "ca", 0 0, L_0x55d44e7e9240;  1 drivers
v0x55d44dc8f380_0 .net "cin", 0 0, L_0x55d44e7e95b0;  1 drivers
v0x55d44dc7f990_0 .net "sum", 0 0, L_0x55d44e7e8ee0;  1 drivers
S_0x55d44d20ba20 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e1187a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7e9720 .functor XOR 1, L_0x55d44e7e9cf0, L_0x55d44e7e9e20, C4<0>, C4<0>;
L_0x55d44e7e9790 .functor XOR 1, L_0x55d44e7e9720, L_0x55d44e7e9fa0, C4<0>, C4<0>;
L_0x55d44e7e9850 .functor AND 1, L_0x55d44e7e9cf0, L_0x55d44e7e9e20, C4<1>, C4<1>;
L_0x55d44e7e9960 .functor AND 1, L_0x55d44e7e9cf0, L_0x55d44e7e9fa0, C4<1>, C4<1>;
L_0x55d44e7e9a20 .functor OR 1, L_0x55d44e7e9850, L_0x55d44e7e9960, C4<0>, C4<0>;
L_0x55d44e7e9b30 .functor AND 1, L_0x55d44e7e9fa0, L_0x55d44e7e9e20, C4<1>, C4<1>;
L_0x55d44e7e9be0 .functor OR 1, L_0x55d44e7e9a20, L_0x55d44e7e9b30, C4<0>, C4<0>;
v0x55d44dc887e0_0 .net *"_s0", 0 0, L_0x55d44e7e9720;  1 drivers
v0x55d44dc85890_0 .net *"_s10", 0 0, L_0x55d44e7e9b30;  1 drivers
v0x55d44dc82940_0 .net *"_s4", 0 0, L_0x55d44e7e9850;  1 drivers
v0x55d44dc72420_0 .net *"_s6", 0 0, L_0x55d44e7e9960;  1 drivers
v0x55d44dc7b270_0 .net *"_s8", 0 0, L_0x55d44e7e9a20;  1 drivers
v0x55d44dc78320_0 .net "a", 0 0, L_0x55d44e7e9cf0;  1 drivers
v0x55d44dc753d0_0 .net "b", 0 0, L_0x55d44e7e9e20;  1 drivers
v0x55d44dc65ad0_0 .net "ca", 0 0, L_0x55d44e7e9be0;  1 drivers
v0x55d44dc6e920_0 .net "cin", 0 0, L_0x55d44e7e9fa0;  1 drivers
v0x55d44dc68a80_0 .net "sum", 0 0, L_0x55d44e7e9790;  1 drivers
S_0x55d44d274560 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e1187a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7ea0d0 .functor XOR 1, L_0x55d44e7ea570, L_0x55d44e7ea730, C4<0>, C4<0>;
L_0x55d44e7ea140 .functor XOR 1, L_0x55d44e7ea0d0, L_0x55d44e7ea8f0, C4<0>, C4<0>;
L_0x55d44e7ea1b0 .functor AND 1, L_0x55d44e7ea570, L_0x55d44e7ea730, C4<1>, C4<1>;
L_0x55d44e7ea220 .functor AND 1, L_0x55d44e7ea570, L_0x55d44e7ea8f0, C4<1>, C4<1>;
L_0x55d44e7ea2e0 .functor OR 1, L_0x55d44e7ea1b0, L_0x55d44e7ea220, C4<0>, C4<0>;
L_0x55d44e7ea3f0 .functor AND 1, L_0x55d44e7ea8f0, L_0x55d44e7ea730, C4<1>, C4<1>;
L_0x55d44e7ea460 .functor OR 1, L_0x55d44e7ea2e0, L_0x55d44e7ea3f0, C4<0>, C4<0>;
v0x55d44dc59180_0 .net *"_s0", 0 0, L_0x55d44e7ea0d0;  1 drivers
v0x55d44dc61fd0_0 .net *"_s10", 0 0, L_0x55d44e7ea3f0;  1 drivers
v0x55d44dc5f080_0 .net *"_s4", 0 0, L_0x55d44e7ea1b0;  1 drivers
v0x55d44dc5c130_0 .net *"_s6", 0 0, L_0x55d44e7ea220;  1 drivers
v0x55d44dc4c740_0 .net *"_s8", 0 0, L_0x55d44e7ea2e0;  1 drivers
v0x55d44dc55590_0 .net "a", 0 0, L_0x55d44e7ea570;  1 drivers
v0x55d44dc52640_0 .net "b", 0 0, L_0x55d44e7ea730;  1 drivers
v0x55d44dc4f6f0_0 .net "ca", 0 0, L_0x55d44e7ea460;  1 drivers
v0x55d44dc3e3e0_0 .net "cin", 0 0, L_0x55d44e7ea8f0;  1 drivers
v0x55d44dc47230_0 .net "sum", 0 0, L_0x55d44e7ea140;  1 drivers
S_0x55d44d2db7e0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44e3f0630;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dba70d0_0 .net "a", 3 0, L_0x55d44e7ed6c0;  1 drivers
v0x55d44dba4180_0 .net "b", 3 0, L_0x55d44e7ed7b0;  1 drivers
v0x55d44db94880_0 .net "ca", 3 0, L_0x55d44e7ed550;  1 drivers
v0x55d44db9d6d0_0 .net "cin", 3 0, L_0x55d44e7ed8a0;  1 drivers
v0x55d44db97830_0 .net "sum", 3 0, L_0x55d44e7ed4b0;  1 drivers
L_0x55d44e7eb470 .part L_0x55d44e7ed6c0, 0, 1;
L_0x55d44e7eb5a0 .part L_0x55d44e7ed7b0, 0, 1;
L_0x55d44e7eb6d0 .part L_0x55d44e7ed8a0, 0, 1;
L_0x55d44e7ebce0 .part L_0x55d44e7ed6c0, 1, 1;
L_0x55d44e7ebe10 .part L_0x55d44e7ed7b0, 1, 1;
L_0x55d44e7ebf40 .part L_0x55d44e7ed8a0, 1, 1;
L_0x55d44e7ec680 .part L_0x55d44e7ed6c0, 2, 1;
L_0x55d44e7ec7b0 .part L_0x55d44e7ed7b0, 2, 1;
L_0x55d44e7ec930 .part L_0x55d44e7ed8a0, 2, 1;
L_0x55d44e7ecf00 .part L_0x55d44e7ed6c0, 3, 1;
L_0x55d44e7ed0c0 .part L_0x55d44e7ed7b0, 3, 1;
L_0x55d44e7ed280 .part L_0x55d44e7ed8a0, 3, 1;
L_0x55d44e7ed4b0 .concat8 [ 1 1 1 1], L_0x55d44e7eaf10, L_0x55d44e7eb870, L_0x55d44e7ec120, L_0x55d44e7ecad0;
L_0x55d44e7ed550 .concat8 [ 1 1 1 1], L_0x55d44e7eb360, L_0x55d44e7ebbd0, L_0x55d44e7ec570, L_0x55d44e7ecdf0;
S_0x55d44e048920 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d2db7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7eaab0 .functor XOR 1, L_0x55d44e7eb470, L_0x55d44e7eb5a0, C4<0>, C4<0>;
L_0x55d44e7eaf10 .functor XOR 1, L_0x55d44e7eaab0, L_0x55d44e7eb6d0, C4<0>, C4<0>;
L_0x55d44e7eafd0 .functor AND 1, L_0x55d44e7eb470, L_0x55d44e7eb5a0, C4<1>, C4<1>;
L_0x55d44e7eb0e0 .functor AND 1, L_0x55d44e7eb470, L_0x55d44e7eb6d0, C4<1>, C4<1>;
L_0x55d44e7eb1a0 .functor OR 1, L_0x55d44e7eafd0, L_0x55d44e7eb0e0, C4<0>, C4<0>;
L_0x55d44e7eb2b0 .functor AND 1, L_0x55d44e7eb6d0, L_0x55d44e7eb5a0, C4<1>, C4<1>;
L_0x55d44e7eb360 .functor OR 1, L_0x55d44e7eb1a0, L_0x55d44e7eb2b0, C4<0>, C4<0>;
v0x55d44dc25140_0 .net *"_s0", 0 0, L_0x55d44e7eaab0;  1 drivers
v0x55d44dc2df90_0 .net *"_s10", 0 0, L_0x55d44e7eb2b0;  1 drivers
v0x55d44dc2b040_0 .net *"_s4", 0 0, L_0x55d44e7eafd0;  1 drivers
v0x55d44dc280f0_0 .net *"_s6", 0 0, L_0x55d44e7eb0e0;  1 drivers
v0x55d44dc18700_0 .net *"_s8", 0 0, L_0x55d44e7eb1a0;  1 drivers
v0x55d44dc21550_0 .net "a", 0 0, L_0x55d44e7eb470;  1 drivers
v0x55d44dc1e600_0 .net "b", 0 0, L_0x55d44e7eb5a0;  1 drivers
v0x55d44dc1b6b0_0 .net "ca", 0 0, L_0x55d44e7eb360;  1 drivers
v0x55d44dc0b1a0_0 .net "cin", 0 0, L_0x55d44e7eb6d0;  1 drivers
v0x55d44dc13ff0_0 .net "sum", 0 0, L_0x55d44e7eaf10;  1 drivers
S_0x55d44e0afba0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d2db7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7eb800 .functor XOR 1, L_0x55d44e7ebce0, L_0x55d44e7ebe10, C4<0>, C4<0>;
L_0x55d44e7eb870 .functor XOR 1, L_0x55d44e7eb800, L_0x55d44e7ebf40, C4<0>, C4<0>;
L_0x55d44e7eb8e0 .functor AND 1, L_0x55d44e7ebce0, L_0x55d44e7ebe10, C4<1>, C4<1>;
L_0x55d44e7eb950 .functor AND 1, L_0x55d44e7ebce0, L_0x55d44e7ebf40, C4<1>, C4<1>;
L_0x55d44e7eba10 .functor OR 1, L_0x55d44e7eb8e0, L_0x55d44e7eb950, C4<0>, C4<0>;
L_0x55d44e7ebb20 .functor AND 1, L_0x55d44e7ebf40, L_0x55d44e7ebe10, C4<1>, C4<1>;
L_0x55d44e7ebbd0 .functor OR 1, L_0x55d44e7eba10, L_0x55d44e7ebb20, C4<0>, C4<0>;
v0x55d44dc110a0_0 .net *"_s0", 0 0, L_0x55d44e7eb800;  1 drivers
v0x55d44dc0e150_0 .net *"_s10", 0 0, L_0x55d44e7ebb20;  1 drivers
v0x55d44dbfe850_0 .net *"_s4", 0 0, L_0x55d44e7eb8e0;  1 drivers
v0x55d44dc076a0_0 .net *"_s6", 0 0, L_0x55d44e7eb950;  1 drivers
v0x55d44dc01800_0 .net *"_s8", 0 0, L_0x55d44e7eba10;  1 drivers
v0x55d44dbf1f00_0 .net "a", 0 0, L_0x55d44e7ebce0;  1 drivers
v0x55d44dbfad50_0 .net "b", 0 0, L_0x55d44e7ebe10;  1 drivers
v0x55d44dbf7e00_0 .net "ca", 0 0, L_0x55d44e7ebbd0;  1 drivers
v0x55d44dbf4eb0_0 .net "cin", 0 0, L_0x55d44e7ebf40;  1 drivers
v0x55d44dbe54c0_0 .net "sum", 0 0, L_0x55d44e7eb870;  1 drivers
S_0x55d44d0d4950 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d2db7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7ec0b0 .functor XOR 1, L_0x55d44e7ec680, L_0x55d44e7ec7b0, C4<0>, C4<0>;
L_0x55d44e7ec120 .functor XOR 1, L_0x55d44e7ec0b0, L_0x55d44e7ec930, C4<0>, C4<0>;
L_0x55d44e7ec1e0 .functor AND 1, L_0x55d44e7ec680, L_0x55d44e7ec7b0, C4<1>, C4<1>;
L_0x55d44e7ec2f0 .functor AND 1, L_0x55d44e7ec680, L_0x55d44e7ec930, C4<1>, C4<1>;
L_0x55d44e7ec3b0 .functor OR 1, L_0x55d44e7ec1e0, L_0x55d44e7ec2f0, C4<0>, C4<0>;
L_0x55d44e7ec4c0 .functor AND 1, L_0x55d44e7ec930, L_0x55d44e7ec7b0, C4<1>, C4<1>;
L_0x55d44e7ec570 .functor OR 1, L_0x55d44e7ec3b0, L_0x55d44e7ec4c0, C4<0>, C4<0>;
v0x55d44dbee310_0 .net *"_s0", 0 0, L_0x55d44e7ec0b0;  1 drivers
v0x55d44dbeb3c0_0 .net *"_s10", 0 0, L_0x55d44e7ec4c0;  1 drivers
v0x55d44dbe8470_0 .net *"_s4", 0 0, L_0x55d44e7ec1e0;  1 drivers
v0x55d44dbd4410_0 .net *"_s6", 0 0, L_0x55d44e7ec2f0;  1 drivers
v0x55d44dbdd260_0 .net *"_s8", 0 0, L_0x55d44e7ec3b0;  1 drivers
v0x55d44dbda310_0 .net "a", 0 0, L_0x55d44e7ec680;  1 drivers
v0x55d44dbd73c0_0 .net "b", 0 0, L_0x55d44e7ec7b0;  1 drivers
v0x55d44dbc7ac0_0 .net "ca", 0 0, L_0x55d44e7ec570;  1 drivers
v0x55d44dbd0910_0 .net "cin", 0 0, L_0x55d44e7ec930;  1 drivers
v0x55d44dbcaa70_0 .net "sum", 0 0, L_0x55d44e7ec120;  1 drivers
S_0x55d44ce648c0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d2db7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7eca60 .functor XOR 1, L_0x55d44e7ecf00, L_0x55d44e7ed0c0, C4<0>, C4<0>;
L_0x55d44e7ecad0 .functor XOR 1, L_0x55d44e7eca60, L_0x55d44e7ed280, C4<0>, C4<0>;
L_0x55d44e7ecb40 .functor AND 1, L_0x55d44e7ecf00, L_0x55d44e7ed0c0, C4<1>, C4<1>;
L_0x55d44e7ecbb0 .functor AND 1, L_0x55d44e7ecf00, L_0x55d44e7ed280, C4<1>, C4<1>;
L_0x55d44e7ecc70 .functor OR 1, L_0x55d44e7ecb40, L_0x55d44e7ecbb0, C4<0>, C4<0>;
L_0x55d44e7ecd80 .functor AND 1, L_0x55d44e7ed280, L_0x55d44e7ed0c0, C4<1>, C4<1>;
L_0x55d44e7ecdf0 .functor OR 1, L_0x55d44e7ecc70, L_0x55d44e7ecd80, C4<0>, C4<0>;
v0x55d44dbbb170_0 .net *"_s0", 0 0, L_0x55d44e7eca60;  1 drivers
v0x55d44dbc3fc0_0 .net *"_s10", 0 0, L_0x55d44e7ecd80;  1 drivers
v0x55d44dbc1070_0 .net *"_s4", 0 0, L_0x55d44e7ecb40;  1 drivers
v0x55d44dbbe120_0 .net *"_s6", 0 0, L_0x55d44e7ecbb0;  1 drivers
v0x55d44dbae730_0 .net *"_s8", 0 0, L_0x55d44e7ecc70;  1 drivers
v0x55d44dbb7580_0 .net "a", 0 0, L_0x55d44e7ecf00;  1 drivers
v0x55d44dbb4630_0 .net "b", 0 0, L_0x55d44e7ed0c0;  1 drivers
v0x55d44dbb16e0_0 .net "ca", 0 0, L_0x55d44e7ecdf0;  1 drivers
v0x55d44dba11d0_0 .net "cin", 0 0, L_0x55d44e7ed280;  1 drivers
v0x55d44dbaa020_0 .net "sum", 0 0, L_0x55d44e7ecad0;  1 drivers
S_0x55d44cecbb40 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44e3f0630;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44db09c20_0 .net "a", 3 0, L_0x55d44e7f0180;  1 drivers
v0x55d44db06cd0_0 .net "b", 3 0, L_0x55d44e7f0220;  1 drivers
v0x55d44daf73d0_0 .net "ca", 3 0, L_0x55d44e7f0010;  1 drivers
v0x55d44db00220_0 .net "cin", 3 0, L_0x55d44e7f0310;  1 drivers
v0x55d44dafa380_0 .net "sum", 3 0, L_0x55d44e7eff70;  1 drivers
L_0x55d44e7edf30 .part L_0x55d44e7f0180, 0, 1;
L_0x55d44e7ee060 .part L_0x55d44e7f0220, 0, 1;
L_0x55d44e7ee190 .part L_0x55d44e7f0310, 0, 1;
L_0x55d44e7ee7a0 .part L_0x55d44e7f0180, 1, 1;
L_0x55d44e7ee8d0 .part L_0x55d44e7f0220, 1, 1;
L_0x55d44e7eea00 .part L_0x55d44e7f0310, 1, 1;
L_0x55d44e7ef140 .part L_0x55d44e7f0180, 2, 1;
L_0x55d44e7ef270 .part L_0x55d44e7f0220, 2, 1;
L_0x55d44e7ef3f0 .part L_0x55d44e7f0310, 2, 1;
L_0x55d44e7ef9c0 .part L_0x55d44e7f0180, 3, 1;
L_0x55d44e7efb80 .part L_0x55d44e7f0220, 3, 1;
L_0x55d44e7efd40 .part L_0x55d44e7f0310, 3, 1;
L_0x55d44e7eff70 .concat8 [ 1 1 1 1], L_0x55d44e7ed9d0, L_0x55d44e7ee330, L_0x55d44e7eebe0, L_0x55d44e7ef590;
L_0x55d44e7f0010 .concat8 [ 1 1 1 1], L_0x55d44e7ede20, L_0x55d44e7ee690, L_0x55d44e7ef030, L_0x55d44e7ef8b0;
S_0x55d44cf34710 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44cecbb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7ed440 .functor XOR 1, L_0x55d44e7edf30, L_0x55d44e7ee060, C4<0>, C4<0>;
L_0x55d44e7ed9d0 .functor XOR 1, L_0x55d44e7ed440, L_0x55d44e7ee190, C4<0>, C4<0>;
L_0x55d44e7eda90 .functor AND 1, L_0x55d44e7edf30, L_0x55d44e7ee060, C4<1>, C4<1>;
L_0x55d44e7edba0 .functor AND 1, L_0x55d44e7edf30, L_0x55d44e7ee190, C4<1>, C4<1>;
L_0x55d44e7edc60 .functor OR 1, L_0x55d44e7eda90, L_0x55d44e7edba0, C4<0>, C4<0>;
L_0x55d44e7edd70 .functor AND 1, L_0x55d44e7ee190, L_0x55d44e7ee060, C4<1>, C4<1>;
L_0x55d44e7ede20 .functor OR 1, L_0x55d44e7edc60, L_0x55d44e7edd70, C4<0>, C4<0>;
v0x55d44db87f30_0 .net *"_s0", 0 0, L_0x55d44e7ed440;  1 drivers
v0x55d44db90d80_0 .net *"_s10", 0 0, L_0x55d44e7edd70;  1 drivers
v0x55d44db8de30_0 .net *"_s4", 0 0, L_0x55d44e7eda90;  1 drivers
v0x55d44db8aee0_0 .net *"_s6", 0 0, L_0x55d44e7edba0;  1 drivers
v0x55d44db7b4f0_0 .net *"_s8", 0 0, L_0x55d44e7edc60;  1 drivers
v0x55d44db84340_0 .net "a", 0 0, L_0x55d44e7edf30;  1 drivers
v0x55d44db813f0_0 .net "b", 0 0, L_0x55d44e7ee060;  1 drivers
v0x55d44db7e4a0_0 .net "ca", 0 0, L_0x55d44e7ede20;  1 drivers
v0x55d44db6d190_0 .net "cin", 0 0, L_0x55d44e7ee190;  1 drivers
v0x55d44db75fe0_0 .net "sum", 0 0, L_0x55d44e7ed9d0;  1 drivers
S_0x55d44cf9b990 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44cecbb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7ee2c0 .functor XOR 1, L_0x55d44e7ee7a0, L_0x55d44e7ee8d0, C4<0>, C4<0>;
L_0x55d44e7ee330 .functor XOR 1, L_0x55d44e7ee2c0, L_0x55d44e7eea00, C4<0>, C4<0>;
L_0x55d44e7ee3a0 .functor AND 1, L_0x55d44e7ee7a0, L_0x55d44e7ee8d0, C4<1>, C4<1>;
L_0x55d44e7ee410 .functor AND 1, L_0x55d44e7ee7a0, L_0x55d44e7eea00, C4<1>, C4<1>;
L_0x55d44e7ee4d0 .functor OR 1, L_0x55d44e7ee3a0, L_0x55d44e7ee410, C4<0>, C4<0>;
L_0x55d44e7ee5e0 .functor AND 1, L_0x55d44e7eea00, L_0x55d44e7ee8d0, C4<1>, C4<1>;
L_0x55d44e7ee690 .functor OR 1, L_0x55d44e7ee4d0, L_0x55d44e7ee5e0, C4<0>, C4<0>;
v0x55d44db73090_0 .net *"_s0", 0 0, L_0x55d44e7ee2c0;  1 drivers
v0x55d44db70140_0 .net *"_s10", 0 0, L_0x55d44e7ee5e0;  1 drivers
v0x55d44db60840_0 .net *"_s4", 0 0, L_0x55d44e7ee3a0;  1 drivers
v0x55d44db69690_0 .net *"_s6", 0 0, L_0x55d44e7ee410;  1 drivers
v0x55d44db637f0_0 .net *"_s8", 0 0, L_0x55d44e7ee4d0;  1 drivers
v0x55d44db53ef0_0 .net "a", 0 0, L_0x55d44e7ee7a0;  1 drivers
v0x55d44db5cd40_0 .net "b", 0 0, L_0x55d44e7ee8d0;  1 drivers
v0x55d44db59df0_0 .net "ca", 0 0, L_0x55d44e7ee690;  1 drivers
v0x55d44db56ea0_0 .net "cin", 0 0, L_0x55d44e7eea00;  1 drivers
v0x55d44db474b0_0 .net "sum", 0 0, L_0x55d44e7ee330;  1 drivers
S_0x55d44d0044d0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44cecbb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7eeb70 .functor XOR 1, L_0x55d44e7ef140, L_0x55d44e7ef270, C4<0>, C4<0>;
L_0x55d44e7eebe0 .functor XOR 1, L_0x55d44e7eeb70, L_0x55d44e7ef3f0, C4<0>, C4<0>;
L_0x55d44e7eeca0 .functor AND 1, L_0x55d44e7ef140, L_0x55d44e7ef270, C4<1>, C4<1>;
L_0x55d44e7eedb0 .functor AND 1, L_0x55d44e7ef140, L_0x55d44e7ef3f0, C4<1>, C4<1>;
L_0x55d44e7eee70 .functor OR 1, L_0x55d44e7eeca0, L_0x55d44e7eedb0, C4<0>, C4<0>;
L_0x55d44e7eef80 .functor AND 1, L_0x55d44e7ef3f0, L_0x55d44e7ef270, C4<1>, C4<1>;
L_0x55d44e7ef030 .functor OR 1, L_0x55d44e7eee70, L_0x55d44e7eef80, C4<0>, C4<0>;
v0x55d44db50300_0 .net *"_s0", 0 0, L_0x55d44e7eeb70;  1 drivers
v0x55d44db4d3b0_0 .net *"_s10", 0 0, L_0x55d44e7eef80;  1 drivers
v0x55d44db4a460_0 .net *"_s4", 0 0, L_0x55d44e7eeca0;  1 drivers
v0x55d44db39f50_0 .net *"_s6", 0 0, L_0x55d44e7eedb0;  1 drivers
v0x55d44db42da0_0 .net *"_s8", 0 0, L_0x55d44e7eee70;  1 drivers
v0x55d44db3fe50_0 .net "a", 0 0, L_0x55d44e7ef140;  1 drivers
v0x55d44db3cf00_0 .net "b", 0 0, L_0x55d44e7ef270;  1 drivers
v0x55d44db2d600_0 .net "ca", 0 0, L_0x55d44e7ef030;  1 drivers
v0x55d44db36450_0 .net "cin", 0 0, L_0x55d44e7ef3f0;  1 drivers
v0x55d44db305b0_0 .net "sum", 0 0, L_0x55d44e7eebe0;  1 drivers
S_0x55d44d06b750 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44cecbb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7ef520 .functor XOR 1, L_0x55d44e7ef9c0, L_0x55d44e7efb80, C4<0>, C4<0>;
L_0x55d44e7ef590 .functor XOR 1, L_0x55d44e7ef520, L_0x55d44e7efd40, C4<0>, C4<0>;
L_0x55d44e7ef600 .functor AND 1, L_0x55d44e7ef9c0, L_0x55d44e7efb80, C4<1>, C4<1>;
L_0x55d44e7ef670 .functor AND 1, L_0x55d44e7ef9c0, L_0x55d44e7efd40, C4<1>, C4<1>;
L_0x55d44e7ef730 .functor OR 1, L_0x55d44e7ef600, L_0x55d44e7ef670, C4<0>, C4<0>;
L_0x55d44e7ef840 .functor AND 1, L_0x55d44e7efd40, L_0x55d44e7efb80, C4<1>, C4<1>;
L_0x55d44e7ef8b0 .functor OR 1, L_0x55d44e7ef730, L_0x55d44e7ef840, C4<0>, C4<0>;
v0x55d44db20cb0_0 .net *"_s0", 0 0, L_0x55d44e7ef520;  1 drivers
v0x55d44db29b00_0 .net *"_s10", 0 0, L_0x55d44e7ef840;  1 drivers
v0x55d44db26bb0_0 .net *"_s4", 0 0, L_0x55d44e7ef600;  1 drivers
v0x55d44db23c60_0 .net *"_s6", 0 0, L_0x55d44e7ef670;  1 drivers
v0x55d44db14270_0 .net *"_s8", 0 0, L_0x55d44e7ef730;  1 drivers
v0x55d44db1d0c0_0 .net "a", 0 0, L_0x55d44e7ef9c0;  1 drivers
v0x55d44db1a170_0 .net "b", 0 0, L_0x55d44e7efb80;  1 drivers
v0x55d44db17220_0 .net "ca", 0 0, L_0x55d44e7ef8b0;  1 drivers
v0x55d44db03d20_0 .net "cin", 0 0, L_0x55d44e7efd40;  1 drivers
v0x55d44db0cb70_0 .net "sum", 0 0, L_0x55d44e7ef590;  1 drivers
S_0x55d44db10b80 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44e3f0630;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44da6f760_0 .net "a", 3 0, L_0x55d44e7f2b20;  1 drivers
v0x55d44da6c810_0 .net "b", 3 0, L_0x55d44e7f2c50;  1 drivers
v0x55d44da5cf10_0 .net "ca", 3 0, L_0x55d44e7f29b0;  1 drivers
v0x55d44da65d60_0 .net "cin", 3 0, L_0x55d44e7f2d80;  1 drivers
v0x55d44da5fec0_0 .net "sum", 3 0, L_0x55d44e7f2910;  1 drivers
L_0x55d44e7f08d0 .part L_0x55d44e7f2b20, 0, 1;
L_0x55d44e7f0a00 .part L_0x55d44e7f2c50, 0, 1;
L_0x55d44e7f0b30 .part L_0x55d44e7f2d80, 0, 1;
L_0x55d44e7f1140 .part L_0x55d44e7f2b20, 1, 1;
L_0x55d44e7f1270 .part L_0x55d44e7f2c50, 1, 1;
L_0x55d44e7f13a0 .part L_0x55d44e7f2d80, 1, 1;
L_0x55d44e7f1ae0 .part L_0x55d44e7f2b20, 2, 1;
L_0x55d44e7f1c10 .part L_0x55d44e7f2c50, 2, 1;
L_0x55d44e7f1d90 .part L_0x55d44e7f2d80, 2, 1;
L_0x55d44e7f2360 .part L_0x55d44e7f2b20, 3, 1;
L_0x55d44e7f2520 .part L_0x55d44e7f2c50, 3, 1;
L_0x55d44e7f26e0 .part L_0x55d44e7f2d80, 3, 1;
L_0x55d44e7f2910 .concat8 [ 1 1 1 1], L_0x55d44e7f03b0, L_0x55d44e7f0cd0, L_0x55d44e7f1580, L_0x55d44e7f1f30;
L_0x55d44e7f29b0 .concat8 [ 1 1 1 1], L_0x55d44e7f07c0, L_0x55d44e7f1030, L_0x55d44e7f19d0, L_0x55d44e7f2250;
S_0x55d44db10920 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44db10b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7eff00 .functor XOR 1, L_0x55d44e7f08d0, L_0x55d44e7f0a00, C4<0>, C4<0>;
L_0x55d44e7f03b0 .functor XOR 1, L_0x55d44e7eff00, L_0x55d44e7f0b30, C4<0>, C4<0>;
L_0x55d44e7f0470 .functor AND 1, L_0x55d44e7f08d0, L_0x55d44e7f0a00, C4<1>, C4<1>;
L_0x55d44e7f0580 .functor AND 1, L_0x55d44e7f08d0, L_0x55d44e7f0b30, C4<1>, C4<1>;
L_0x55d44e7f0640 .functor OR 1, L_0x55d44e7f0470, L_0x55d44e7f0580, C4<0>, C4<0>;
L_0x55d44e7f0750 .functor AND 1, L_0x55d44e7f0b30, L_0x55d44e7f0a00, C4<1>, C4<1>;
L_0x55d44e7f07c0 .functor OR 1, L_0x55d44e7f0640, L_0x55d44e7f0750, C4<0>, C4<0>;
v0x55d44daeaa80_0 .net *"_s0", 0 0, L_0x55d44e7eff00;  1 drivers
v0x55d44daf38d0_0 .net *"_s10", 0 0, L_0x55d44e7f0750;  1 drivers
v0x55d44daf0980_0 .net *"_s4", 0 0, L_0x55d44e7f0470;  1 drivers
v0x55d44daeda30_0 .net *"_s6", 0 0, L_0x55d44e7f0580;  1 drivers
v0x55d44dade040_0 .net *"_s8", 0 0, L_0x55d44e7f0640;  1 drivers
v0x55d44dae6e90_0 .net "a", 0 0, L_0x55d44e7f08d0;  1 drivers
v0x55d44dae3f40_0 .net "b", 0 0, L_0x55d44e7f0a00;  1 drivers
v0x55d44dae0ff0_0 .net "ca", 0 0, L_0x55d44e7f07c0;  1 drivers
v0x55d44dad0ae0_0 .net "cin", 0 0, L_0x55d44e7f0b30;  1 drivers
v0x55d44dad9930_0 .net "sum", 0 0, L_0x55d44e7f03b0;  1 drivers
S_0x55d44d62ea20 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44db10b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7f0c60 .functor XOR 1, L_0x55d44e7f1140, L_0x55d44e7f1270, C4<0>, C4<0>;
L_0x55d44e7f0cd0 .functor XOR 1, L_0x55d44e7f0c60, L_0x55d44e7f13a0, C4<0>, C4<0>;
L_0x55d44e7f0d40 .functor AND 1, L_0x55d44e7f1140, L_0x55d44e7f1270, C4<1>, C4<1>;
L_0x55d44e7f0db0 .functor AND 1, L_0x55d44e7f1140, L_0x55d44e7f13a0, C4<1>, C4<1>;
L_0x55d44e7f0e70 .functor OR 1, L_0x55d44e7f0d40, L_0x55d44e7f0db0, C4<0>, C4<0>;
L_0x55d44e7f0f80 .functor AND 1, L_0x55d44e7f13a0, L_0x55d44e7f1270, C4<1>, C4<1>;
L_0x55d44e7f1030 .functor OR 1, L_0x55d44e7f0e70, L_0x55d44e7f0f80, C4<0>, C4<0>;
v0x55d44dad69e0_0 .net *"_s0", 0 0, L_0x55d44e7f0c60;  1 drivers
v0x55d44dad3a90_0 .net *"_s10", 0 0, L_0x55d44e7f0f80;  1 drivers
v0x55d44dac4190_0 .net *"_s4", 0 0, L_0x55d44e7f0d40;  1 drivers
v0x55d44daccfe0_0 .net *"_s6", 0 0, L_0x55d44e7f0db0;  1 drivers
v0x55d44dac7140_0 .net *"_s8", 0 0, L_0x55d44e7f0e70;  1 drivers
v0x55d44dab7840_0 .net "a", 0 0, L_0x55d44e7f1140;  1 drivers
v0x55d44dac0690_0 .net "b", 0 0, L_0x55d44e7f1270;  1 drivers
v0x55d44dabd740_0 .net "ca", 0 0, L_0x55d44e7f1030;  1 drivers
v0x55d44daba7f0_0 .net "cin", 0 0, L_0x55d44e7f13a0;  1 drivers
v0x55d44daaae00_0 .net "sum", 0 0, L_0x55d44e7f0cd0;  1 drivers
S_0x55d44d55edc0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44db10b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7f1510 .functor XOR 1, L_0x55d44e7f1ae0, L_0x55d44e7f1c10, C4<0>, C4<0>;
L_0x55d44e7f1580 .functor XOR 1, L_0x55d44e7f1510, L_0x55d44e7f1d90, C4<0>, C4<0>;
L_0x55d44e7f1640 .functor AND 1, L_0x55d44e7f1ae0, L_0x55d44e7f1c10, C4<1>, C4<1>;
L_0x55d44e7f1750 .functor AND 1, L_0x55d44e7f1ae0, L_0x55d44e7f1d90, C4<1>, C4<1>;
L_0x55d44e7f1810 .functor OR 1, L_0x55d44e7f1640, L_0x55d44e7f1750, C4<0>, C4<0>;
L_0x55d44e7f1920 .functor AND 1, L_0x55d44e7f1d90, L_0x55d44e7f1c10, C4<1>, C4<1>;
L_0x55d44e7f19d0 .functor OR 1, L_0x55d44e7f1810, L_0x55d44e7f1920, C4<0>, C4<0>;
v0x55d44dab3c50_0 .net *"_s0", 0 0, L_0x55d44e7f1510;  1 drivers
v0x55d44dab0d00_0 .net *"_s10", 0 0, L_0x55d44e7f1920;  1 drivers
v0x55d44daaddb0_0 .net *"_s4", 0 0, L_0x55d44e7f1640;  1 drivers
v0x55d44da9caa0_0 .net *"_s6", 0 0, L_0x55d44e7f1750;  1 drivers
v0x55d44daa58f0_0 .net *"_s8", 0 0, L_0x55d44e7f1810;  1 drivers
v0x55d44daa29a0_0 .net "a", 0 0, L_0x55d44e7f1ae0;  1 drivers
v0x55d44da9fa50_0 .net "b", 0 0, L_0x55d44e7f1c10;  1 drivers
v0x55d44da90150_0 .net "ca", 0 0, L_0x55d44e7f19d0;  1 drivers
v0x55d44da98fa0_0 .net "cin", 0 0, L_0x55d44e7f1d90;  1 drivers
v0x55d44da93100_0 .net "sum", 0 0, L_0x55d44e7f1580;  1 drivers
S_0x55d44d2eed80 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44db10b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7f1ec0 .functor XOR 1, L_0x55d44e7f2360, L_0x55d44e7f2520, C4<0>, C4<0>;
L_0x55d44e7f1f30 .functor XOR 1, L_0x55d44e7f1ec0, L_0x55d44e7f26e0, C4<0>, C4<0>;
L_0x55d44e7f1fa0 .functor AND 1, L_0x55d44e7f2360, L_0x55d44e7f2520, C4<1>, C4<1>;
L_0x55d44e7f2010 .functor AND 1, L_0x55d44e7f2360, L_0x55d44e7f26e0, C4<1>, C4<1>;
L_0x55d44e7f20d0 .functor OR 1, L_0x55d44e7f1fa0, L_0x55d44e7f2010, C4<0>, C4<0>;
L_0x55d44e7f21e0 .functor AND 1, L_0x55d44e7f26e0, L_0x55d44e7f2520, C4<1>, C4<1>;
L_0x55d44e7f2250 .functor OR 1, L_0x55d44e7f20d0, L_0x55d44e7f21e0, C4<0>, C4<0>;
v0x55d44da83800_0 .net *"_s0", 0 0, L_0x55d44e7f1ec0;  1 drivers
v0x55d44da8c650_0 .net *"_s10", 0 0, L_0x55d44e7f21e0;  1 drivers
v0x55d44da89700_0 .net *"_s4", 0 0, L_0x55d44e7f1fa0;  1 drivers
v0x55d44da867b0_0 .net *"_s6", 0 0, L_0x55d44e7f2010;  1 drivers
v0x55d44da76dc0_0 .net *"_s8", 0 0, L_0x55d44e7f20d0;  1 drivers
v0x55d44da7fc10_0 .net "a", 0 0, L_0x55d44e7f2360;  1 drivers
v0x55d44da7ccc0_0 .net "b", 0 0, L_0x55d44e7f2520;  1 drivers
v0x55d44da79d70_0 .net "ca", 0 0, L_0x55d44e7f2250;  1 drivers
v0x55d44da69860_0 .net "cin", 0 0, L_0x55d44e7f26e0;  1 drivers
v0x55d44da726b0_0 .net "sum", 0 0, L_0x55d44e7f1f30;  1 drivers
S_0x55d44dff0a90 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44e3893b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44d7d96a0_0 .net "a", 15 0, L_0x55d44e7fe090;  1 drivers
v0x55d44d7d6750_0 .net "b", 15 0, L_0x55d44e7fe180;  1 drivers
v0x55d44d7c3b80_0 .net "ca", 15 0, L_0x55d44e7fde30;  1 drivers
v0x55d44d7cc9d0_0 .net "cin", 15 0, L_0x55d44e7fe270;  1 drivers
v0x55d44d7c9a80_0 .net "sum", 15 0, L_0x55d44e7fdd90;  1 drivers
L_0x55d44e7f5ba0 .part L_0x55d44e7fe090, 0, 4;
L_0x55d44e7f5c40 .part L_0x55d44e7fe180, 0, 4;
L_0x55d44e7f5ce0 .part L_0x55d44e7fe270, 0, 4;
L_0x55d44e7f8530 .part L_0x55d44e7fe090, 4, 4;
L_0x55d44e7f8620 .part L_0x55d44e7fe180, 4, 4;
L_0x55d44e7f8710 .part L_0x55d44e7fe270, 4, 4;
L_0x55d44e7faff0 .part L_0x55d44e7fe090, 8, 4;
L_0x55d44e7fb090 .part L_0x55d44e7fe180, 8, 4;
L_0x55d44e7fb180 .part L_0x55d44e7fe270, 8, 4;
L_0x55d44e7fd990 .part L_0x55d44e7fe090, 12, 4;
L_0x55d44e7fdac0 .part L_0x55d44e7fe180, 12, 4;
L_0x55d44e7fdbf0 .part L_0x55d44e7fe270, 12, 4;
L_0x55d44e7fdd90 .concat8 [ 4 4 4 4], L_0x55d44e7f5940, L_0x55d44e7f8320, L_0x55d44e7fade0, L_0x55d44e7fd780;
L_0x55d44e7fde30 .concat8 [ 4 4 4 4], L_0x55d44e7f59e0, L_0x55d44e7f83c0, L_0x55d44e7fae80, L_0x55d44e7fd820;
S_0x55d44dff0640 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44dff0a90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d9b3a40_0 .net "a", 3 0, L_0x55d44e7f5ba0;  1 drivers
v0x55d44d9bc890_0 .net "b", 3 0, L_0x55d44e7f5c40;  1 drivers
v0x55d44d9b9940_0 .net "ca", 3 0, L_0x55d44e7f59e0;  1 drivers
v0x55d44d9b69f0_0 .net "cin", 3 0, L_0x55d44e7f5ce0;  1 drivers
v0x55d44d9a7000_0 .net "sum", 3 0, L_0x55d44e7f5940;  1 drivers
L_0x55d44e7f38f0 .part L_0x55d44e7f5ba0, 0, 1;
L_0x55d44e7f3a20 .part L_0x55d44e7f5c40, 0, 1;
L_0x55d44e7f3b50 .part L_0x55d44e7f5ce0, 0, 1;
L_0x55d44e7f4160 .part L_0x55d44e7f5ba0, 1, 1;
L_0x55d44e7f4290 .part L_0x55d44e7f5c40, 1, 1;
L_0x55d44e7f43c0 .part L_0x55d44e7f5ce0, 1, 1;
L_0x55d44e7f4b00 .part L_0x55d44e7f5ba0, 2, 1;
L_0x55d44e7f4c30 .part L_0x55d44e7f5c40, 2, 1;
L_0x55d44e7f4db0 .part L_0x55d44e7f5ce0, 2, 1;
L_0x55d44e7f5330 .part L_0x55d44e7f5ba0, 3, 1;
L_0x55d44e7f5550 .part L_0x55d44e7f5c40, 3, 1;
L_0x55d44e7f5710 .part L_0x55d44e7f5ce0, 3, 1;
L_0x55d44e7f5940 .concat8 [ 1 1 1 1], L_0x55d44e7f28a0, L_0x55d44e7f3cf0, L_0x55d44e7f45a0, L_0x55d44e7f4f50;
L_0x55d44e7f59e0 .concat8 [ 1 1 1 1], L_0x55d44e7f37e0, L_0x55d44e7f4050, L_0x55d44e7f49f0, L_0x55d44e7f5220;
S_0x55d44df89880 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dff0640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7f2eb0 .functor XOR 1, L_0x55d44e7f38f0, L_0x55d44e7f3a20, C4<0>, C4<0>;
L_0x55d44e7f28a0 .functor XOR 1, L_0x55d44e7f2eb0, L_0x55d44e7f3b50, C4<0>, C4<0>;
L_0x55d44e7f3450 .functor AND 1, L_0x55d44e7f38f0, L_0x55d44e7f3a20, C4<1>, C4<1>;
L_0x55d44e7f3560 .functor AND 1, L_0x55d44e7f38f0, L_0x55d44e7f3b50, C4<1>, C4<1>;
L_0x55d44e7f3620 .functor OR 1, L_0x55d44e7f3450, L_0x55d44e7f3560, C4<0>, C4<0>;
L_0x55d44e7f3730 .functor AND 1, L_0x55d44e7f3b50, L_0x55d44e7f3a20, C4<1>, C4<1>;
L_0x55d44e7f37e0 .functor OR 1, L_0x55d44e7f3620, L_0x55d44e7f3730, C4<0>, C4<0>;
v0x55d44da4c9d0_0 .net *"_s0", 0 0, L_0x55d44e7f2eb0;  1 drivers
v0x55d44da49a80_0 .net *"_s10", 0 0, L_0x55d44e7f3730;  1 drivers
v0x55d44da46b30_0 .net *"_s4", 0 0, L_0x55d44e7f3450;  1 drivers
v0x55d44da33f60_0 .net *"_s6", 0 0, L_0x55d44e7f3560;  1 drivers
v0x55d44da3cdb0_0 .net *"_s8", 0 0, L_0x55d44e7f3620;  1 drivers
v0x55d44da39e60_0 .net "a", 0 0, L_0x55d44e7f38f0;  1 drivers
v0x55d44da36f10_0 .net "b", 0 0, L_0x55d44e7f3a20;  1 drivers
v0x55d44da27610_0 .net "ca", 0 0, L_0x55d44e7f37e0;  1 drivers
v0x55d44da30460_0 .net "cin", 0 0, L_0x55d44e7f3b50;  1 drivers
v0x55d44da2a5c0_0 .net "sum", 0 0, L_0x55d44e7f28a0;  1 drivers
S_0x55d44dfbcbf0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dff0640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7f3c80 .functor XOR 1, L_0x55d44e7f4160, L_0x55d44e7f4290, C4<0>, C4<0>;
L_0x55d44e7f3cf0 .functor XOR 1, L_0x55d44e7f3c80, L_0x55d44e7f43c0, C4<0>, C4<0>;
L_0x55d44e7f3d60 .functor AND 1, L_0x55d44e7f4160, L_0x55d44e7f4290, C4<1>, C4<1>;
L_0x55d44e7f3dd0 .functor AND 1, L_0x55d44e7f4160, L_0x55d44e7f43c0, C4<1>, C4<1>;
L_0x55d44e7f3e90 .functor OR 1, L_0x55d44e7f3d60, L_0x55d44e7f3dd0, C4<0>, C4<0>;
L_0x55d44e7f3fa0 .functor AND 1, L_0x55d44e7f43c0, L_0x55d44e7f4290, C4<1>, C4<1>;
L_0x55d44e7f4050 .functor OR 1, L_0x55d44e7f3e90, L_0x55d44e7f3fa0, C4<0>, C4<0>;
v0x55d44da1acc0_0 .net *"_s0", 0 0, L_0x55d44e7f3c80;  1 drivers
v0x55d44da23b10_0 .net *"_s10", 0 0, L_0x55d44e7f3fa0;  1 drivers
v0x55d44da20bc0_0 .net *"_s4", 0 0, L_0x55d44e7f3d60;  1 drivers
v0x55d44da1dc70_0 .net *"_s6", 0 0, L_0x55d44e7f3dd0;  1 drivers
v0x55d44da0e280_0 .net *"_s8", 0 0, L_0x55d44e7f3e90;  1 drivers
v0x55d44da170d0_0 .net "a", 0 0, L_0x55d44e7f4160;  1 drivers
v0x55d44da14180_0 .net "b", 0 0, L_0x55d44e7f4290;  1 drivers
v0x55d44da11230_0 .net "ca", 0 0, L_0x55d44e7f4050;  1 drivers
v0x55d44da00d20_0 .net "cin", 0 0, L_0x55d44e7f43c0;  1 drivers
v0x55d44da09b70_0 .net "sum", 0 0, L_0x55d44e7f3cf0;  1 drivers
S_0x55d44dfc95e0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dff0640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7f4530 .functor XOR 1, L_0x55d44e7f4b00, L_0x55d44e7f4c30, C4<0>, C4<0>;
L_0x55d44e7f45a0 .functor XOR 1, L_0x55d44e7f4530, L_0x55d44e7f4db0, C4<0>, C4<0>;
L_0x55d44e7f4660 .functor AND 1, L_0x55d44e7f4b00, L_0x55d44e7f4c30, C4<1>, C4<1>;
L_0x55d44e7f4770 .functor AND 1, L_0x55d44e7f4b00, L_0x55d44e7f4db0, C4<1>, C4<1>;
L_0x55d44e7f4830 .functor OR 1, L_0x55d44e7f4660, L_0x55d44e7f4770, C4<0>, C4<0>;
L_0x55d44e7f4940 .functor AND 1, L_0x55d44e7f4db0, L_0x55d44e7f4c30, C4<1>, C4<1>;
L_0x55d44e7f49f0 .functor OR 1, L_0x55d44e7f4830, L_0x55d44e7f4940, C4<0>, C4<0>;
v0x55d44da06c20_0 .net *"_s0", 0 0, L_0x55d44e7f4530;  1 drivers
v0x55d44da03cd0_0 .net *"_s10", 0 0, L_0x55d44e7f4940;  1 drivers
v0x55d44d9f43d0_0 .net *"_s4", 0 0, L_0x55d44e7f4660;  1 drivers
v0x55d44d9fd220_0 .net *"_s6", 0 0, L_0x55d44e7f4770;  1 drivers
v0x55d44d9f7380_0 .net *"_s8", 0 0, L_0x55d44e7f4830;  1 drivers
v0x55d44d9e7a80_0 .net "a", 0 0, L_0x55d44e7f4b00;  1 drivers
v0x55d44d9f08d0_0 .net "b", 0 0, L_0x55d44e7f4c30;  1 drivers
v0x55d44d9ed980_0 .net "ca", 0 0, L_0x55d44e7f49f0;  1 drivers
v0x55d44d9eaa30_0 .net "cin", 0 0, L_0x55d44e7f4db0;  1 drivers
v0x55d44d9db040_0 .net "sum", 0 0, L_0x55d44e7f45a0;  1 drivers
S_0x55d44dfc8ce0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dff0640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7f4ee0 .functor XOR 1, L_0x55d44e7f5330, L_0x55d44e7f5550, C4<0>, C4<0>;
L_0x55d44e7f4f50 .functor XOR 1, L_0x55d44e7f4ee0, L_0x55d44e7f5710, C4<0>, C4<0>;
L_0x55d44e7f4fc0 .functor AND 1, L_0x55d44e7f5330, L_0x55d44e7f5550, C4<1>, C4<1>;
L_0x55d44e7f5030 .functor AND 1, L_0x55d44e7f5330, L_0x55d44e7f5710, C4<1>, C4<1>;
L_0x55d44e7f50a0 .functor OR 1, L_0x55d44e7f4fc0, L_0x55d44e7f5030, C4<0>, C4<0>;
L_0x55d44e7f51b0 .functor AND 1, L_0x55d44e7f5710, L_0x55d44e7f5550, C4<1>, C4<1>;
L_0x55d44e7f5220 .functor OR 1, L_0x55d44e7f50a0, L_0x55d44e7f51b0, C4<0>, C4<0>;
v0x55d44d9e3e90_0 .net *"_s0", 0 0, L_0x55d44e7f4ee0;  1 drivers
v0x55d44d9e0f40_0 .net *"_s10", 0 0, L_0x55d44e7f51b0;  1 drivers
v0x55d44d9ddff0_0 .net *"_s4", 0 0, L_0x55d44e7f4fc0;  1 drivers
v0x55d44d9ccce0_0 .net *"_s6", 0 0, L_0x55d44e7f5030;  1 drivers
v0x55d44d9d5b30_0 .net *"_s8", 0 0, L_0x55d44e7f50a0;  1 drivers
v0x55d44d9d2be0_0 .net "a", 0 0, L_0x55d44e7f5330;  1 drivers
v0x55d44d9cfc90_0 .net "b", 0 0, L_0x55d44e7f5550;  1 drivers
v0x55d44d9c0390_0 .net "ca", 0 0, L_0x55d44e7f5220;  1 drivers
v0x55d44d9c91e0_0 .net "cin", 0 0, L_0x55d44e7f5710;  1 drivers
v0x55d44d9c3340_0 .net "sum", 0 0, L_0x55d44e7f4f50;  1 drivers
S_0x55d44df963a0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44dff0a90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d917c00_0 .net "a", 3 0, L_0x55d44e7f8530;  1 drivers
v0x55d44d920a50_0 .net "b", 3 0, L_0x55d44e7f8620;  1 drivers
v0x55d44d91db00_0 .net "ca", 3 0, L_0x55d44e7f83c0;  1 drivers
v0x55d44d91abb0_0 .net "cin", 3 0, L_0x55d44e7f8710;  1 drivers
v0x55d44d90b1c0_0 .net "sum", 3 0, L_0x55d44e7f8320;  1 drivers
L_0x55d44e7f62e0 .part L_0x55d44e7f8530, 0, 1;
L_0x55d44e7f6410 .part L_0x55d44e7f8620, 0, 1;
L_0x55d44e7f6540 .part L_0x55d44e7f8710, 0, 1;
L_0x55d44e7f6b50 .part L_0x55d44e7f8530, 1, 1;
L_0x55d44e7f6c80 .part L_0x55d44e7f8620, 1, 1;
L_0x55d44e7f6db0 .part L_0x55d44e7f8710, 1, 1;
L_0x55d44e7f74f0 .part L_0x55d44e7f8530, 2, 1;
L_0x55d44e7f7620 .part L_0x55d44e7f8620, 2, 1;
L_0x55d44e7f77a0 .part L_0x55d44e7f8710, 2, 1;
L_0x55d44e7f7d70 .part L_0x55d44e7f8530, 3, 1;
L_0x55d44e7f7f30 .part L_0x55d44e7f8620, 3, 1;
L_0x55d44e7f80f0 .part L_0x55d44e7f8710, 3, 1;
L_0x55d44e7f8320 .concat8 [ 1 1 1 1], L_0x55d44e7f5d80, L_0x55d44e7f66e0, L_0x55d44e7f6f90, L_0x55d44e7f7940;
L_0x55d44e7f83c0 .concat8 [ 1 1 1 1], L_0x55d44e7f61d0, L_0x55d44e7f6a40, L_0x55d44e7f73e0, L_0x55d44e7f7c60;
S_0x55d44df95aa0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df963a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7f58d0 .functor XOR 1, L_0x55d44e7f62e0, L_0x55d44e7f6410, C4<0>, C4<0>;
L_0x55d44e7f5d80 .functor XOR 1, L_0x55d44e7f58d0, L_0x55d44e7f6540, C4<0>, C4<0>;
L_0x55d44e7f5e40 .functor AND 1, L_0x55d44e7f62e0, L_0x55d44e7f6410, C4<1>, C4<1>;
L_0x55d44e7f5f50 .functor AND 1, L_0x55d44e7f62e0, L_0x55d44e7f6540, C4<1>, C4<1>;
L_0x55d44e7f6010 .functor OR 1, L_0x55d44e7f5e40, L_0x55d44e7f5f50, C4<0>, C4<0>;
L_0x55d44e7f6120 .functor AND 1, L_0x55d44e7f6540, L_0x55d44e7f6410, C4<1>, C4<1>;
L_0x55d44e7f61d0 .functor OR 1, L_0x55d44e7f6010, L_0x55d44e7f6120, C4<0>, C4<0>;
v0x55d44d9afe50_0 .net *"_s0", 0 0, L_0x55d44e7f58d0;  1 drivers
v0x55d44d9acf00_0 .net *"_s10", 0 0, L_0x55d44e7f6120;  1 drivers
v0x55d44d9a9fb0_0 .net *"_s4", 0 0, L_0x55d44e7f5e40;  1 drivers
v0x55d44d999aa0_0 .net *"_s6", 0 0, L_0x55d44e7f5f50;  1 drivers
v0x55d44d9a28f0_0 .net *"_s8", 0 0, L_0x55d44e7f6010;  1 drivers
v0x55d44d99f9a0_0 .net "a", 0 0, L_0x55d44e7f62e0;  1 drivers
v0x55d44d99ca50_0 .net "b", 0 0, L_0x55d44e7f6410;  1 drivers
v0x55d44d98d150_0 .net "ca", 0 0, L_0x55d44e7f61d0;  1 drivers
v0x55d44d995fa0_0 .net "cin", 0 0, L_0x55d44e7f6540;  1 drivers
v0x55d44d990100_0 .net "sum", 0 0, L_0x55d44e7f5d80;  1 drivers
S_0x55d44df55970 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df963a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7f6670 .functor XOR 1, L_0x55d44e7f6b50, L_0x55d44e7f6c80, C4<0>, C4<0>;
L_0x55d44e7f66e0 .functor XOR 1, L_0x55d44e7f6670, L_0x55d44e7f6db0, C4<0>, C4<0>;
L_0x55d44e7f6750 .functor AND 1, L_0x55d44e7f6b50, L_0x55d44e7f6c80, C4<1>, C4<1>;
L_0x55d44e7f67c0 .functor AND 1, L_0x55d44e7f6b50, L_0x55d44e7f6db0, C4<1>, C4<1>;
L_0x55d44e7f6880 .functor OR 1, L_0x55d44e7f6750, L_0x55d44e7f67c0, C4<0>, C4<0>;
L_0x55d44e7f6990 .functor AND 1, L_0x55d44e7f6db0, L_0x55d44e7f6c80, C4<1>, C4<1>;
L_0x55d44e7f6a40 .functor OR 1, L_0x55d44e7f6880, L_0x55d44e7f6990, C4<0>, C4<0>;
v0x55d44d980800_0 .net *"_s0", 0 0, L_0x55d44e7f6670;  1 drivers
v0x55d44d989650_0 .net *"_s10", 0 0, L_0x55d44e7f6990;  1 drivers
v0x55d44d986700_0 .net *"_s4", 0 0, L_0x55d44e7f6750;  1 drivers
v0x55d44d9837b0_0 .net *"_s6", 0 0, L_0x55d44e7f67c0;  1 drivers
v0x55d44d973dc0_0 .net *"_s8", 0 0, L_0x55d44e7f6880;  1 drivers
v0x55d44d97cc10_0 .net "a", 0 0, L_0x55d44e7f6b50;  1 drivers
v0x55d44d979cc0_0 .net "b", 0 0, L_0x55d44e7f6c80;  1 drivers
v0x55d44d976d70_0 .net "ca", 0 0, L_0x55d44e7f6a40;  1 drivers
v0x55d44d9640e0_0 .net "cin", 0 0, L_0x55d44e7f6db0;  1 drivers
v0x55d44d96cf30_0 .net "sum", 0 0, L_0x55d44e7f66e0;  1 drivers
S_0x55d44df62360 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df963a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7f6f20 .functor XOR 1, L_0x55d44e7f74f0, L_0x55d44e7f7620, C4<0>, C4<0>;
L_0x55d44e7f6f90 .functor XOR 1, L_0x55d44e7f6f20, L_0x55d44e7f77a0, C4<0>, C4<0>;
L_0x55d44e7f7050 .functor AND 1, L_0x55d44e7f74f0, L_0x55d44e7f7620, C4<1>, C4<1>;
L_0x55d44e7f7160 .functor AND 1, L_0x55d44e7f74f0, L_0x55d44e7f77a0, C4<1>, C4<1>;
L_0x55d44e7f7220 .functor OR 1, L_0x55d44e7f7050, L_0x55d44e7f7160, C4<0>, C4<0>;
L_0x55d44e7f7330 .functor AND 1, L_0x55d44e7f77a0, L_0x55d44e7f7620, C4<1>, C4<1>;
L_0x55d44e7f73e0 .functor OR 1, L_0x55d44e7f7220, L_0x55d44e7f7330, C4<0>, C4<0>;
v0x55d44d969fe0_0 .net *"_s0", 0 0, L_0x55d44e7f6f20;  1 drivers
v0x55d44d967090_0 .net *"_s10", 0 0, L_0x55d44e7f7330;  1 drivers
v0x55d44d957790_0 .net *"_s4", 0 0, L_0x55d44e7f7050;  1 drivers
v0x55d44d9605e0_0 .net *"_s6", 0 0, L_0x55d44e7f7160;  1 drivers
v0x55d44d95a740_0 .net *"_s8", 0 0, L_0x55d44e7f7220;  1 drivers
v0x55d44d94ae40_0 .net "a", 0 0, L_0x55d44e7f74f0;  1 drivers
v0x55d44d953c90_0 .net "b", 0 0, L_0x55d44e7f7620;  1 drivers
v0x55d44d950d40_0 .net "ca", 0 0, L_0x55d44e7f73e0;  1 drivers
v0x55d44d94ddf0_0 .net "cin", 0 0, L_0x55d44e7f77a0;  1 drivers
v0x55d44d93e400_0 .net "sum", 0 0, L_0x55d44e7f6f90;  1 drivers
S_0x55d44df61a60 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df963a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7f78d0 .functor XOR 1, L_0x55d44e7f7d70, L_0x55d44e7f7f30, C4<0>, C4<0>;
L_0x55d44e7f7940 .functor XOR 1, L_0x55d44e7f78d0, L_0x55d44e7f80f0, C4<0>, C4<0>;
L_0x55d44e7f79b0 .functor AND 1, L_0x55d44e7f7d70, L_0x55d44e7f7f30, C4<1>, C4<1>;
L_0x55d44e7f7a20 .functor AND 1, L_0x55d44e7f7d70, L_0x55d44e7f80f0, C4<1>, C4<1>;
L_0x55d44e7f7ae0 .functor OR 1, L_0x55d44e7f79b0, L_0x55d44e7f7a20, C4<0>, C4<0>;
L_0x55d44e7f7bf0 .functor AND 1, L_0x55d44e7f80f0, L_0x55d44e7f7f30, C4<1>, C4<1>;
L_0x55d44e7f7c60 .functor OR 1, L_0x55d44e7f7ae0, L_0x55d44e7f7bf0, C4<0>, C4<0>;
v0x55d44d947250_0 .net *"_s0", 0 0, L_0x55d44e7f78d0;  1 drivers
v0x55d44d944300_0 .net *"_s10", 0 0, L_0x55d44e7f7bf0;  1 drivers
v0x55d44d9413b0_0 .net *"_s4", 0 0, L_0x55d44e7f79b0;  1 drivers
v0x55d44d930ea0_0 .net *"_s6", 0 0, L_0x55d44e7f7a20;  1 drivers
v0x55d44d939cf0_0 .net *"_s8", 0 0, L_0x55d44e7f7ae0;  1 drivers
v0x55d44d936da0_0 .net "a", 0 0, L_0x55d44e7f7d70;  1 drivers
v0x55d44d933e50_0 .net "b", 0 0, L_0x55d44e7f7f30;  1 drivers
v0x55d44d924550_0 .net "ca", 0 0, L_0x55d44e7f7c60;  1 drivers
v0x55d44d92d3a0_0 .net "cin", 0 0, L_0x55d44e7f80f0;  1 drivers
v0x55d44d927500_0 .net "sum", 0 0, L_0x55d44e7f7940;  1 drivers
S_0x55d44df2f120 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44dff0a90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d8834f0_0 .net "a", 3 0, L_0x55d44e7faff0;  1 drivers
v0x55d44d8805a0_0 .net "b", 3 0, L_0x55d44e7fb090;  1 drivers
v0x55d44d87d650_0 .net "ca", 3 0, L_0x55d44e7fae80;  1 drivers
v0x55d44d86dc60_0 .net "cin", 3 0, L_0x55d44e7fb180;  1 drivers
v0x55d44d876ab0_0 .net "sum", 3 0, L_0x55d44e7fade0;  1 drivers
L_0x55d44e7f8da0 .part L_0x55d44e7faff0, 0, 1;
L_0x55d44e7f8ed0 .part L_0x55d44e7fb090, 0, 1;
L_0x55d44e7f9000 .part L_0x55d44e7fb180, 0, 1;
L_0x55d44e7f9610 .part L_0x55d44e7faff0, 1, 1;
L_0x55d44e7f9740 .part L_0x55d44e7fb090, 1, 1;
L_0x55d44e7f9870 .part L_0x55d44e7fb180, 1, 1;
L_0x55d44e7f9fb0 .part L_0x55d44e7faff0, 2, 1;
L_0x55d44e7fa0e0 .part L_0x55d44e7fb090, 2, 1;
L_0x55d44e7fa260 .part L_0x55d44e7fb180, 2, 1;
L_0x55d44e7fa830 .part L_0x55d44e7faff0, 3, 1;
L_0x55d44e7fa9f0 .part L_0x55d44e7fb090, 3, 1;
L_0x55d44e7fabb0 .part L_0x55d44e7fb180, 3, 1;
L_0x55d44e7fade0 .concat8 [ 1 1 1 1], L_0x55d44e7f8840, L_0x55d44e7f91a0, L_0x55d44e7f9a50, L_0x55d44e7fa400;
L_0x55d44e7fae80 .concat8 [ 1 1 1 1], L_0x55d44e7f8c90, L_0x55d44e7f9500, L_0x55d44e7f9ea0, L_0x55d44e7fa720;
S_0x55d44df2e820 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df2f120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7f82b0 .functor XOR 1, L_0x55d44e7f8da0, L_0x55d44e7f8ed0, C4<0>, C4<0>;
L_0x55d44e7f8840 .functor XOR 1, L_0x55d44e7f82b0, L_0x55d44e7f9000, C4<0>, C4<0>;
L_0x55d44e7f8900 .functor AND 1, L_0x55d44e7f8da0, L_0x55d44e7f8ed0, C4<1>, C4<1>;
L_0x55d44e7f8a10 .functor AND 1, L_0x55d44e7f8da0, L_0x55d44e7f9000, C4<1>, C4<1>;
L_0x55d44e7f8ad0 .functor OR 1, L_0x55d44e7f8900, L_0x55d44e7f8a10, C4<0>, C4<0>;
L_0x55d44e7f8be0 .functor AND 1, L_0x55d44e7f9000, L_0x55d44e7f8ed0, C4<1>, C4<1>;
L_0x55d44e7f8c90 .functor OR 1, L_0x55d44e7f8ad0, L_0x55d44e7f8be0, C4<0>, C4<0>;
v0x55d44d914010_0 .net *"_s0", 0 0, L_0x55d44e7f82b0;  1 drivers
v0x55d44d9110c0_0 .net *"_s10", 0 0, L_0x55d44e7f8be0;  1 drivers
v0x55d44d90e170_0 .net *"_s4", 0 0, L_0x55d44e7f8900;  1 drivers
v0x55d44d8fce60_0 .net *"_s6", 0 0, L_0x55d44e7f8a10;  1 drivers
v0x55d44d905cb0_0 .net *"_s8", 0 0, L_0x55d44e7f8ad0;  1 drivers
v0x55d44d8ffe10_0 .net "a", 0 0, L_0x55d44e7f8da0;  1 drivers
v0x55d44d8f0510_0 .net "b", 0 0, L_0x55d44e7f8ed0;  1 drivers
v0x55d44d8f9360_0 .net "ca", 0 0, L_0x55d44e7f8c90;  1 drivers
v0x55d44d8f34c0_0 .net "cin", 0 0, L_0x55d44e7f9000;  1 drivers
v0x55d44d8e3bc0_0 .net "sum", 0 0, L_0x55d44e7f8840;  1 drivers
S_0x55d44df20cd0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df2f120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7f9130 .functor XOR 1, L_0x55d44e7f9610, L_0x55d44e7f9740, C4<0>, C4<0>;
L_0x55d44e7f91a0 .functor XOR 1, L_0x55d44e7f9130, L_0x55d44e7f9870, C4<0>, C4<0>;
L_0x55d44e7f9210 .functor AND 1, L_0x55d44e7f9610, L_0x55d44e7f9740, C4<1>, C4<1>;
L_0x55d44e7f9280 .functor AND 1, L_0x55d44e7f9610, L_0x55d44e7f9870, C4<1>, C4<1>;
L_0x55d44e7f9340 .functor OR 1, L_0x55d44e7f9210, L_0x55d44e7f9280, C4<0>, C4<0>;
L_0x55d44e7f9450 .functor AND 1, L_0x55d44e7f9870, L_0x55d44e7f9740, C4<1>, C4<1>;
L_0x55d44e7f9500 .functor OR 1, L_0x55d44e7f9340, L_0x55d44e7f9450, C4<0>, C4<0>;
v0x55d44d8eca10_0 .net *"_s0", 0 0, L_0x55d44e7f9130;  1 drivers
v0x55d44d8e9ac0_0 .net *"_s10", 0 0, L_0x55d44e7f9450;  1 drivers
v0x55d44d8e6b70_0 .net *"_s4", 0 0, L_0x55d44e7f9210;  1 drivers
v0x55d44d8d7180_0 .net *"_s6", 0 0, L_0x55d44e7f9280;  1 drivers
v0x55d44d8dffd0_0 .net *"_s8", 0 0, L_0x55d44e7f9340;  1 drivers
v0x55d44d8dd080_0 .net "a", 0 0, L_0x55d44e7f9610;  1 drivers
v0x55d44d8da130_0 .net "b", 0 0, L_0x55d44e7f9740;  1 drivers
v0x55d44d8c9c20_0 .net "ca", 0 0, L_0x55d44e7f9500;  1 drivers
v0x55d44d8d2a70_0 .net "cin", 0 0, L_0x55d44e7f9870;  1 drivers
v0x55d44d8cfb20_0 .net "sum", 0 0, L_0x55d44e7f91a0;  1 drivers
S_0x55d44df20880 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df2f120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7f99e0 .functor XOR 1, L_0x55d44e7f9fb0, L_0x55d44e7fa0e0, C4<0>, C4<0>;
L_0x55d44e7f9a50 .functor XOR 1, L_0x55d44e7f99e0, L_0x55d44e7fa260, C4<0>, C4<0>;
L_0x55d44e7f9b10 .functor AND 1, L_0x55d44e7f9fb0, L_0x55d44e7fa0e0, C4<1>, C4<1>;
L_0x55d44e7f9c20 .functor AND 1, L_0x55d44e7f9fb0, L_0x55d44e7fa260, C4<1>, C4<1>;
L_0x55d44e7f9ce0 .functor OR 1, L_0x55d44e7f9b10, L_0x55d44e7f9c20, C4<0>, C4<0>;
L_0x55d44e7f9df0 .functor AND 1, L_0x55d44e7fa260, L_0x55d44e7fa0e0, C4<1>, C4<1>;
L_0x55d44e7f9ea0 .functor OR 1, L_0x55d44e7f9ce0, L_0x55d44e7f9df0, C4<0>, C4<0>;
v0x55d44d8ccbd0_0 .net *"_s0", 0 0, L_0x55d44e7f99e0;  1 drivers
v0x55d44d8bd2d0_0 .net *"_s10", 0 0, L_0x55d44e7f9df0;  1 drivers
v0x55d44d8c6120_0 .net *"_s4", 0 0, L_0x55d44e7f9b10;  1 drivers
v0x55d44d8c0280_0 .net *"_s6", 0 0, L_0x55d44e7f9c20;  1 drivers
v0x55d44d8b0980_0 .net *"_s8", 0 0, L_0x55d44e7f9ce0;  1 drivers
v0x55d44d8b97d0_0 .net "a", 0 0, L_0x55d44e7f9fb0;  1 drivers
v0x55d44d8b6880_0 .net "b", 0 0, L_0x55d44e7fa0e0;  1 drivers
v0x55d44d8b3930_0 .net "ca", 0 0, L_0x55d44e7f9ea0;  1 drivers
v0x55d44d8a3f40_0 .net "cin", 0 0, L_0x55d44e7fa260;  1 drivers
v0x55d44d8acd90_0 .net "sum", 0 0, L_0x55d44e7f9a50;  1 drivers
S_0x55d44deb9ac0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df2f120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7fa390 .functor XOR 1, L_0x55d44e7fa830, L_0x55d44e7fa9f0, C4<0>, C4<0>;
L_0x55d44e7fa400 .functor XOR 1, L_0x55d44e7fa390, L_0x55d44e7fabb0, C4<0>, C4<0>;
L_0x55d44e7fa470 .functor AND 1, L_0x55d44e7fa830, L_0x55d44e7fa9f0, C4<1>, C4<1>;
L_0x55d44e7fa4e0 .functor AND 1, L_0x55d44e7fa830, L_0x55d44e7fabb0, C4<1>, C4<1>;
L_0x55d44e7fa5a0 .functor OR 1, L_0x55d44e7fa470, L_0x55d44e7fa4e0, C4<0>, C4<0>;
L_0x55d44e7fa6b0 .functor AND 1, L_0x55d44e7fabb0, L_0x55d44e7fa9f0, C4<1>, C4<1>;
L_0x55d44e7fa720 .functor OR 1, L_0x55d44e7fa5a0, L_0x55d44e7fa6b0, C4<0>, C4<0>;
v0x55d44d8a9e40_0 .net *"_s0", 0 0, L_0x55d44e7fa390;  1 drivers
v0x55d44d8a6ef0_0 .net *"_s10", 0 0, L_0x55d44e7fa6b0;  1 drivers
v0x55d44d893940_0 .net *"_s4", 0 0, L_0x55d44e7fa470;  1 drivers
v0x55d44d89c790_0 .net *"_s6", 0 0, L_0x55d44e7fa4e0;  1 drivers
v0x55d44d899840_0 .net *"_s8", 0 0, L_0x55d44e7fa5a0;  1 drivers
v0x55d44d8968f0_0 .net "a", 0 0, L_0x55d44e7fa830;  1 drivers
v0x55d44d886ff0_0 .net "b", 0 0, L_0x55d44e7fa9f0;  1 drivers
v0x55d44d88fe40_0 .net "ca", 0 0, L_0x55d44e7fa720;  1 drivers
v0x55d44d889fa0_0 .net "cin", 0 0, L_0x55d44e7fabb0;  1 drivers
v0x55d44d87a6a0_0 .net "sum", 0 0, L_0x55d44e7fa400;  1 drivers
S_0x55d44deece30 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44dff0a90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d7e9030_0 .net "a", 3 0, L_0x55d44e7fd990;  1 drivers
v0x55d44d7e60e0_0 .net "b", 3 0, L_0x55d44e7fdac0;  1 drivers
v0x55d44d7e3190_0 .net "ca", 3 0, L_0x55d44e7fd820;  1 drivers
v0x55d44d7d37a0_0 .net "cin", 3 0, L_0x55d44e7fdbf0;  1 drivers
v0x55d44d7dc5f0_0 .net "sum", 3 0, L_0x55d44e7fd780;  1 drivers
L_0x55d44e7fb740 .part L_0x55d44e7fd990, 0, 1;
L_0x55d44e7fb870 .part L_0x55d44e7fdac0, 0, 1;
L_0x55d44e7fb9a0 .part L_0x55d44e7fdbf0, 0, 1;
L_0x55d44e7fbfb0 .part L_0x55d44e7fd990, 1, 1;
L_0x55d44e7fc0e0 .part L_0x55d44e7fdac0, 1, 1;
L_0x55d44e7fc210 .part L_0x55d44e7fdbf0, 1, 1;
L_0x55d44e7fc950 .part L_0x55d44e7fd990, 2, 1;
L_0x55d44e7fca80 .part L_0x55d44e7fdac0, 2, 1;
L_0x55d44e7fcc00 .part L_0x55d44e7fdbf0, 2, 1;
L_0x55d44e7fd1d0 .part L_0x55d44e7fd990, 3, 1;
L_0x55d44e7fd390 .part L_0x55d44e7fdac0, 3, 1;
L_0x55d44e7fd550 .part L_0x55d44e7fdbf0, 3, 1;
L_0x55d44e7fd780 .concat8 [ 1 1 1 1], L_0x55d44e7fb220, L_0x55d44e7fbb40, L_0x55d44e7fc3f0, L_0x55d44e7fcda0;
L_0x55d44e7fd820 .concat8 [ 1 1 1 1], L_0x55d44e7fb630, L_0x55d44e7fbea0, L_0x55d44e7fc840, L_0x55d44e7fd0c0;
S_0x55d44def9820 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44deece30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7fad70 .functor XOR 1, L_0x55d44e7fb740, L_0x55d44e7fb870, C4<0>, C4<0>;
L_0x55d44e7fb220 .functor XOR 1, L_0x55d44e7fad70, L_0x55d44e7fb9a0, C4<0>, C4<0>;
L_0x55d44e7fb2e0 .functor AND 1, L_0x55d44e7fb740, L_0x55d44e7fb870, C4<1>, C4<1>;
L_0x55d44e7fb3f0 .functor AND 1, L_0x55d44e7fb740, L_0x55d44e7fb9a0, C4<1>, C4<1>;
L_0x55d44e7fb4b0 .functor OR 1, L_0x55d44e7fb2e0, L_0x55d44e7fb3f0, C4<0>, C4<0>;
L_0x55d44e7fb5c0 .functor AND 1, L_0x55d44e7fb9a0, L_0x55d44e7fb870, C4<1>, C4<1>;
L_0x55d44e7fb630 .functor OR 1, L_0x55d44e7fb4b0, L_0x55d44e7fb5c0, C4<0>, C4<0>;
v0x55d44d873b60_0 .net *"_s0", 0 0, L_0x55d44e7fad70;  1 drivers
v0x55d44d870c10_0 .net *"_s10", 0 0, L_0x55d44e7fb5c0;  1 drivers
v0x55d44d860700_0 .net *"_s4", 0 0, L_0x55d44e7fb2e0;  1 drivers
v0x55d44d869550_0 .net *"_s6", 0 0, L_0x55d44e7fb3f0;  1 drivers
v0x55d44d866600_0 .net *"_s8", 0 0, L_0x55d44e7fb4b0;  1 drivers
v0x55d44d8636b0_0 .net "a", 0 0, L_0x55d44e7fb740;  1 drivers
v0x55d44d853db0_0 .net "b", 0 0, L_0x55d44e7fb870;  1 drivers
v0x55d44d85cc00_0 .net "ca", 0 0, L_0x55d44e7fb630;  1 drivers
v0x55d44d856d60_0 .net "cin", 0 0, L_0x55d44e7fb9a0;  1 drivers
v0x55d44d847460_0 .net "sum", 0 0, L_0x55d44e7fb220;  1 drivers
S_0x55d44def8f20 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44deece30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7fbad0 .functor XOR 1, L_0x55d44e7fbfb0, L_0x55d44e7fc0e0, C4<0>, C4<0>;
L_0x55d44e7fbb40 .functor XOR 1, L_0x55d44e7fbad0, L_0x55d44e7fc210, C4<0>, C4<0>;
L_0x55d44e7fbbb0 .functor AND 1, L_0x55d44e7fbfb0, L_0x55d44e7fc0e0, C4<1>, C4<1>;
L_0x55d44e7fbc20 .functor AND 1, L_0x55d44e7fbfb0, L_0x55d44e7fc210, C4<1>, C4<1>;
L_0x55d44e7fbce0 .functor OR 1, L_0x55d44e7fbbb0, L_0x55d44e7fbc20, C4<0>, C4<0>;
L_0x55d44e7fbdf0 .functor AND 1, L_0x55d44e7fc210, L_0x55d44e7fc0e0, C4<1>, C4<1>;
L_0x55d44e7fbea0 .functor OR 1, L_0x55d44e7fbce0, L_0x55d44e7fbdf0, C4<0>, C4<0>;
v0x55d44d8502b0_0 .net *"_s0", 0 0, L_0x55d44e7fbad0;  1 drivers
v0x55d44d84d360_0 .net *"_s10", 0 0, L_0x55d44e7fbdf0;  1 drivers
v0x55d44d84a410_0 .net *"_s4", 0 0, L_0x55d44e7fbbb0;  1 drivers
v0x55d44d83aa20_0 .net *"_s6", 0 0, L_0x55d44e7fbc20;  1 drivers
v0x55d44d843870_0 .net *"_s8", 0 0, L_0x55d44e7fbce0;  1 drivers
v0x55d44d840920_0 .net "a", 0 0, L_0x55d44e7fbfb0;  1 drivers
v0x55d44d83d9d0_0 .net "b", 0 0, L_0x55d44e7fc0e0;  1 drivers
v0x55d44d82c6c0_0 .net "ca", 0 0, L_0x55d44e7fbea0;  1 drivers
v0x55d44d835510_0 .net "cin", 0 0, L_0x55d44e7fc210;  1 drivers
v0x55d44d8325c0_0 .net "sum", 0 0, L_0x55d44e7fbb40;  1 drivers
S_0x55d44dec65e0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44deece30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7fc380 .functor XOR 1, L_0x55d44e7fc950, L_0x55d44e7fca80, C4<0>, C4<0>;
L_0x55d44e7fc3f0 .functor XOR 1, L_0x55d44e7fc380, L_0x55d44e7fcc00, C4<0>, C4<0>;
L_0x55d44e7fc4b0 .functor AND 1, L_0x55d44e7fc950, L_0x55d44e7fca80, C4<1>, C4<1>;
L_0x55d44e7fc5c0 .functor AND 1, L_0x55d44e7fc950, L_0x55d44e7fcc00, C4<1>, C4<1>;
L_0x55d44e7fc680 .functor OR 1, L_0x55d44e7fc4b0, L_0x55d44e7fc5c0, C4<0>, C4<0>;
L_0x55d44e7fc790 .functor AND 1, L_0x55d44e7fcc00, L_0x55d44e7fca80, C4<1>, C4<1>;
L_0x55d44e7fc840 .functor OR 1, L_0x55d44e7fc680, L_0x55d44e7fc790, C4<0>, C4<0>;
v0x55d44d82f670_0 .net *"_s0", 0 0, L_0x55d44e7fc380;  1 drivers
v0x55d44d81fd70_0 .net *"_s10", 0 0, L_0x55d44e7fc790;  1 drivers
v0x55d44d828bc0_0 .net *"_s4", 0 0, L_0x55d44e7fc4b0;  1 drivers
v0x55d44d822d20_0 .net *"_s6", 0 0, L_0x55d44e7fc5c0;  1 drivers
v0x55d44d813420_0 .net *"_s8", 0 0, L_0x55d44e7fc680;  1 drivers
v0x55d44d81c270_0 .net "a", 0 0, L_0x55d44e7fc950;  1 drivers
v0x55d44d819320_0 .net "b", 0 0, L_0x55d44e7fca80;  1 drivers
v0x55d44d8163d0_0 .net "ca", 0 0, L_0x55d44e7fc840;  1 drivers
v0x55d44d8069e0_0 .net "cin", 0 0, L_0x55d44e7fcc00;  1 drivers
v0x55d44d80f830_0 .net "sum", 0 0, L_0x55d44e7fc3f0;  1 drivers
S_0x55d44dec5ce0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44deece30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7fcd30 .functor XOR 1, L_0x55d44e7fd1d0, L_0x55d44e7fd390, C4<0>, C4<0>;
L_0x55d44e7fcda0 .functor XOR 1, L_0x55d44e7fcd30, L_0x55d44e7fd550, C4<0>, C4<0>;
L_0x55d44e7fce10 .functor AND 1, L_0x55d44e7fd1d0, L_0x55d44e7fd390, C4<1>, C4<1>;
L_0x55d44e7fce80 .functor AND 1, L_0x55d44e7fd1d0, L_0x55d44e7fd550, C4<1>, C4<1>;
L_0x55d44e7fcf40 .functor OR 1, L_0x55d44e7fce10, L_0x55d44e7fce80, C4<0>, C4<0>;
L_0x55d44e7fd050 .functor AND 1, L_0x55d44e7fd550, L_0x55d44e7fd390, C4<1>, C4<1>;
L_0x55d44e7fd0c0 .functor OR 1, L_0x55d44e7fcf40, L_0x55d44e7fd050, C4<0>, C4<0>;
v0x55d44d80c8e0_0 .net *"_s0", 0 0, L_0x55d44e7fcd30;  1 drivers
v0x55d44d809990_0 .net *"_s10", 0 0, L_0x55d44e7fd050;  1 drivers
v0x55d44d7f9480_0 .net *"_s4", 0 0, L_0x55d44e7fce10;  1 drivers
v0x55d44d8022d0_0 .net *"_s6", 0 0, L_0x55d44e7fce80;  1 drivers
v0x55d44d7ff380_0 .net *"_s8", 0 0, L_0x55d44e7fcf40;  1 drivers
v0x55d44d7fc430_0 .net "a", 0 0, L_0x55d44e7fd1d0;  1 drivers
v0x55d44d7ecb30_0 .net "b", 0 0, L_0x55d44e7fd390;  1 drivers
v0x55d44d7f5980_0 .net "ca", 0 0, L_0x55d44e7fd0c0;  1 drivers
v0x55d44d7efae0_0 .net "cin", 0 0, L_0x55d44e7fd550;  1 drivers
v0x55d44d7e01e0_0 .net "sum", 0 0, L_0x55d44e7fcda0;  1 drivers
S_0x55d44de85bb0 .scope module, "a_1" "sixtyBitAdder" 4 8, 5 3 0, S_0x55d44dea7d30;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f865d7130f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44e0e84b0_0 .net/2u *"_s2", 0 0, L_0x7f865d7130f0;  1 drivers
L_0x7f865d713138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44e0e2610_0 .net/2u *"_s6", 0 0, L_0x7f865d713138;  1 drivers
v0x55d44e0d2d10_0 .net "a", 64 0, L_0x55d44e82b6c0;  1 drivers
v0x55d44e0dbb60_0 .net "b", 64 0, L_0x55d44e82b7f0;  1 drivers
v0x55d44e0d8c10_0 .net "ca", 64 0, L_0x55d44e82b4e0;  1 drivers
v0x55d44e0d5cc0_0 .net "cin", 64 0, L_0x55d44e82b890;  1 drivers
v0x55d44e0c62d0_0 .net "sum", 64 0, L_0x55d44e82b350;  1 drivers
L_0x55d44e814f10 .part L_0x55d44e82b6c0, 0, 32;
L_0x55d44e814fb0 .part L_0x55d44e82b7f0, 0, 32;
L_0x55d44e815050 .part L_0x55d44e82b890, 0, 32;
L_0x55d44e82b080 .part L_0x55d44e82b6c0, 32, 32;
L_0x55d44e82b170 .part L_0x55d44e82b7f0, 32, 32;
L_0x55d44e82b260 .part L_0x55d44e82b890, 32, 32;
L_0x55d44e82b350 .concat8 [ 32 32 1 0], L_0x55d44e814c40, L_0x55d44e82adb0, L_0x7f865d713138;
L_0x55d44e82b4e0 .concat8 [ 1 32 32 0], L_0x7f865d7130f0, L_0x55d44e814d80, L_0x55d44e82aef0;
S_0x55d44de925a0 .scope module, "FA_0" "thirtBitAdder" 5 13, 6 3 0, S_0x55d44de85bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44e60e870_0 .net "a", 31 0, L_0x55d44e814f10;  1 drivers
v0x55d44e6176c0_0 .net "b", 31 0, L_0x55d44e814fb0;  1 drivers
v0x55d44e614770_0 .net "ca", 31 0, L_0x55d44e814d80;  1 drivers
v0x55d44e611820_0 .net "cin", 31 0, L_0x55d44e815050;  1 drivers
v0x55d44e600510_0 .net "sum", 31 0, L_0x55d44e814c40;  1 drivers
L_0x55d44e809b20 .part L_0x55d44e814f10, 0, 16;
L_0x55d44e809bc0 .part L_0x55d44e814fb0, 0, 16;
L_0x55d44e809c60 .part L_0x55d44e815050, 0, 16;
L_0x55d44e814930 .part L_0x55d44e814f10, 16, 16;
L_0x55d44e814a20 .part L_0x55d44e814fb0, 16, 16;
L_0x55d44e814b10 .part L_0x55d44e815050, 16, 16;
L_0x55d44e814c40 .concat8 [ 16 16 0 0], L_0x55d44e809820, L_0x55d44e814630;
L_0x55d44e814d80 .concat8 [ 16 16 0 0], L_0x55d44e8098c0, L_0x55d44e8146d0;
S_0x55d44de91ca0 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44de925a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44d527e80_0 .net "a", 15 0, L_0x55d44e809b20;  1 drivers
v0x55d44d524f30_0 .net "b", 15 0, L_0x55d44e809bc0;  1 drivers
v0x55d44d521fe0_0 .net "ca", 15 0, L_0x55d44e8098c0;  1 drivers
v0x55d44d5126e0_0 .net "cin", 15 0, L_0x55d44e809c60;  1 drivers
v0x55d44d51b530_0 .net "sum", 15 0, L_0x55d44e809820;  1 drivers
L_0x55d44e801630 .part L_0x55d44e809b20, 0, 4;
L_0x55d44e8016d0 .part L_0x55d44e809bc0, 0, 4;
L_0x55d44e801770 .part L_0x55d44e809c60, 0, 4;
L_0x55d44e803fc0 .part L_0x55d44e809b20, 4, 4;
L_0x55d44e8040b0 .part L_0x55d44e809bc0, 4, 4;
L_0x55d44e8041a0 .part L_0x55d44e809c60, 4, 4;
L_0x55d44e806a80 .part L_0x55d44e809b20, 8, 4;
L_0x55d44e806b20 .part L_0x55d44e809bc0, 8, 4;
L_0x55d44e806c10 .part L_0x55d44e809c60, 8, 4;
L_0x55d44e809420 .part L_0x55d44e809b20, 12, 4;
L_0x55d44e809550 .part L_0x55d44e809bc0, 12, 4;
L_0x55d44e809680 .part L_0x55d44e809c60, 12, 4;
L_0x55d44e809820 .concat8 [ 4 4 4 4], L_0x55d44e801420, L_0x55d44e803db0, L_0x55d44e806870, L_0x55d44e809210;
L_0x55d44e8098c0 .concat8 [ 4 4 4 4], L_0x55d44e8014c0, L_0x55d44e803e50, L_0x55d44e806910, L_0x55d44e8092b0;
S_0x55d44de5f360 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44de91ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d7133d0_0 .net "a", 3 0, L_0x55d44e801630;  1 drivers
v0x55d44d7039e0_0 .net "b", 3 0, L_0x55d44e8016d0;  1 drivers
v0x55d44d70c830_0 .net "ca", 3 0, L_0x55d44e8014c0;  1 drivers
v0x55d44d7098e0_0 .net "cin", 3 0, L_0x55d44e801770;  1 drivers
v0x55d44d706990_0 .net "sum", 3 0, L_0x55d44e801420;  1 drivers
L_0x55d44e7ff3e0 .part L_0x55d44e801630, 0, 1;
L_0x55d44e7ff510 .part L_0x55d44e8016d0, 0, 1;
L_0x55d44e7ff640 .part L_0x55d44e801770, 0, 1;
L_0x55d44e7ffc50 .part L_0x55d44e801630, 1, 1;
L_0x55d44e7ffd80 .part L_0x55d44e8016d0, 1, 1;
L_0x55d44e7ffeb0 .part L_0x55d44e801770, 1, 1;
L_0x55d44e8005f0 .part L_0x55d44e801630, 2, 1;
L_0x55d44e800720 .part L_0x55d44e8016d0, 2, 1;
L_0x55d44e8008a0 .part L_0x55d44e801770, 2, 1;
L_0x55d44e800e70 .part L_0x55d44e801630, 3, 1;
L_0x55d44e801030 .part L_0x55d44e8016d0, 3, 1;
L_0x55d44e8011f0 .part L_0x55d44e801770, 3, 1;
L_0x55d44e801420 .concat8 [ 1 1 1 1], L_0x55d44e7fd710, L_0x55d44e7ff7e0, L_0x55d44e800090, L_0x55d44e800a40;
L_0x55d44e8014c0 .concat8 [ 1 1 1 1], L_0x55d44e7ff2d0, L_0x55d44e7ffb40, L_0x55d44e8004e0, L_0x55d44e800d60;
S_0x55d44de5ea60 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44de5f360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7fdd20 .functor XOR 1, L_0x55d44e7ff3e0, L_0x55d44e7ff510, C4<0>, C4<0>;
L_0x55d44e7fd710 .functor XOR 1, L_0x55d44e7fdd20, L_0x55d44e7ff640, C4<0>, C4<0>;
L_0x55d44e7fef80 .functor AND 1, L_0x55d44e7ff3e0, L_0x55d44e7ff510, C4<1>, C4<1>;
L_0x55d44e7ff090 .functor AND 1, L_0x55d44e7ff3e0, L_0x55d44e7ff640, C4<1>, C4<1>;
L_0x55d44e7ff150 .functor OR 1, L_0x55d44e7fef80, L_0x55d44e7ff090, C4<0>, C4<0>;
L_0x55d44e7ff260 .functor AND 1, L_0x55d44e7ff640, L_0x55d44e7ff510, C4<1>, C4<1>;
L_0x55d44e7ff2d0 .functor OR 1, L_0x55d44e7ff150, L_0x55d44e7ff260, C4<0>, C4<0>;
v0x55d44d790940_0 .net *"_s0", 0 0, L_0x55d44e7fdd20;  1 drivers
v0x55d44d799790_0 .net *"_s10", 0 0, L_0x55d44e7ff260;  1 drivers
v0x55d44d796840_0 .net *"_s4", 0 0, L_0x55d44e7fef80;  1 drivers
v0x55d44d7938f0_0 .net *"_s6", 0 0, L_0x55d44e7ff090;  1 drivers
v0x55d44d783ff0_0 .net *"_s8", 0 0, L_0x55d44e7ff150;  1 drivers
v0x55d44d78ce40_0 .net "a", 0 0, L_0x55d44e7ff3e0;  1 drivers
v0x55d44d786fa0_0 .net "b", 0 0, L_0x55d44e7ff510;  1 drivers
v0x55d44d7776a0_0 .net "ca", 0 0, L_0x55d44e7ff2d0;  1 drivers
v0x55d44d7804f0_0 .net "cin", 0 0, L_0x55d44e7ff640;  1 drivers
v0x55d44d77d5a0_0 .net "sum", 0 0, L_0x55d44e7fd710;  1 drivers
S_0x55d44de50580 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44de5f360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e7ff770 .functor XOR 1, L_0x55d44e7ffc50, L_0x55d44e7ffd80, C4<0>, C4<0>;
L_0x55d44e7ff7e0 .functor XOR 1, L_0x55d44e7ff770, L_0x55d44e7ffeb0, C4<0>, C4<0>;
L_0x55d44e7ff850 .functor AND 1, L_0x55d44e7ffc50, L_0x55d44e7ffd80, C4<1>, C4<1>;
L_0x55d44e7ff8c0 .functor AND 1, L_0x55d44e7ffc50, L_0x55d44e7ffeb0, C4<1>, C4<1>;
L_0x55d44e7ff980 .functor OR 1, L_0x55d44e7ff850, L_0x55d44e7ff8c0, C4<0>, C4<0>;
L_0x55d44e7ffa90 .functor AND 1, L_0x55d44e7ffeb0, L_0x55d44e7ffd80, C4<1>, C4<1>;
L_0x55d44e7ffb40 .functor OR 1, L_0x55d44e7ff980, L_0x55d44e7ffa90, C4<0>, C4<0>;
v0x55d44d77a650_0 .net *"_s0", 0 0, L_0x55d44e7ff770;  1 drivers
v0x55d44d76ac60_0 .net *"_s10", 0 0, L_0x55d44e7ffa90;  1 drivers
v0x55d44d773ab0_0 .net *"_s4", 0 0, L_0x55d44e7ff850;  1 drivers
v0x55d44d770b60_0 .net *"_s6", 0 0, L_0x55d44e7ff8c0;  1 drivers
v0x55d44d76dc10_0 .net *"_s8", 0 0, L_0x55d44e7ff980;  1 drivers
v0x55d44d75c900_0 .net "a", 0 0, L_0x55d44e7ffc50;  1 drivers
v0x55d44d765750_0 .net "b", 0 0, L_0x55d44e7ffd80;  1 drivers
v0x55d44d762800_0 .net "ca", 0 0, L_0x55d44e7ffb40;  1 drivers
v0x55d44d75f8b0_0 .net "cin", 0 0, L_0x55d44e7ffeb0;  1 drivers
v0x55d44d74ffb0_0 .net "sum", 0 0, L_0x55d44e7ff7e0;  1 drivers
S_0x55d44dde9370 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44de5f360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e800020 .functor XOR 1, L_0x55d44e8005f0, L_0x55d44e800720, C4<0>, C4<0>;
L_0x55d44e800090 .functor XOR 1, L_0x55d44e800020, L_0x55d44e8008a0, C4<0>, C4<0>;
L_0x55d44e800150 .functor AND 1, L_0x55d44e8005f0, L_0x55d44e800720, C4<1>, C4<1>;
L_0x55d44e800260 .functor AND 1, L_0x55d44e8005f0, L_0x55d44e8008a0, C4<1>, C4<1>;
L_0x55d44e800320 .functor OR 1, L_0x55d44e800150, L_0x55d44e800260, C4<0>, C4<0>;
L_0x55d44e800430 .functor AND 1, L_0x55d44e8008a0, L_0x55d44e800720, C4<1>, C4<1>;
L_0x55d44e8004e0 .functor OR 1, L_0x55d44e800320, L_0x55d44e800430, C4<0>, C4<0>;
v0x55d44d758e00_0 .net *"_s0", 0 0, L_0x55d44e800020;  1 drivers
v0x55d44d752f60_0 .net *"_s10", 0 0, L_0x55d44e800430;  1 drivers
v0x55d44d743660_0 .net *"_s4", 0 0, L_0x55d44e800150;  1 drivers
v0x55d44d74c4b0_0 .net *"_s6", 0 0, L_0x55d44e800260;  1 drivers
v0x55d44d749560_0 .net *"_s8", 0 0, L_0x55d44e800320;  1 drivers
v0x55d44d746610_0 .net "a", 0 0, L_0x55d44e8005f0;  1 drivers
v0x55d44d736c20_0 .net "b", 0 0, L_0x55d44e800720;  1 drivers
v0x55d44d73fa70_0 .net "ca", 0 0, L_0x55d44e8004e0;  1 drivers
v0x55d44d73cb20_0 .net "cin", 0 0, L_0x55d44e8008a0;  1 drivers
v0x55d44d739bd0_0 .net "sum", 0 0, L_0x55d44e800090;  1 drivers
S_0x55d44de1c6e0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44de5f360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8009d0 .functor XOR 1, L_0x55d44e800e70, L_0x55d44e801030, C4<0>, C4<0>;
L_0x55d44e800a40 .functor XOR 1, L_0x55d44e8009d0, L_0x55d44e8011f0, C4<0>, C4<0>;
L_0x55d44e800ab0 .functor AND 1, L_0x55d44e800e70, L_0x55d44e801030, C4<1>, C4<1>;
L_0x55d44e800b20 .functor AND 1, L_0x55d44e800e70, L_0x55d44e8011f0, C4<1>, C4<1>;
L_0x55d44e800be0 .functor OR 1, L_0x55d44e800ab0, L_0x55d44e800b20, C4<0>, C4<0>;
L_0x55d44e800cf0 .functor AND 1, L_0x55d44e8011f0, L_0x55d44e801030, C4<1>, C4<1>;
L_0x55d44e800d60 .functor OR 1, L_0x55d44e800be0, L_0x55d44e800cf0, C4<0>, C4<0>;
v0x55d44d7296c0_0 .net *"_s0", 0 0, L_0x55d44e8009d0;  1 drivers
v0x55d44d732510_0 .net *"_s10", 0 0, L_0x55d44e800cf0;  1 drivers
v0x55d44d72f5c0_0 .net *"_s4", 0 0, L_0x55d44e800ab0;  1 drivers
v0x55d44d72c670_0 .net *"_s6", 0 0, L_0x55d44e800b20;  1 drivers
v0x55d44d71cd70_0 .net *"_s8", 0 0, L_0x55d44e800be0;  1 drivers
v0x55d44d725bc0_0 .net "a", 0 0, L_0x55d44e800e70;  1 drivers
v0x55d44d71fd20_0 .net "b", 0 0, L_0x55d44e801030;  1 drivers
v0x55d44d710420_0 .net "ca", 0 0, L_0x55d44e800d60;  1 drivers
v0x55d44d719270_0 .net "cin", 0 0, L_0x55d44e8011f0;  1 drivers
v0x55d44d716320_0 .net "sum", 0 0, L_0x55d44e800a40;  1 drivers
S_0x55d44de290d0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44de91ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d676790_0 .net "a", 3 0, L_0x55d44e803fc0;  1 drivers
v0x55d44d666da0_0 .net "b", 3 0, L_0x55d44e8040b0;  1 drivers
v0x55d44d66fbf0_0 .net "ca", 3 0, L_0x55d44e803e50;  1 drivers
v0x55d44d66cca0_0 .net "cin", 3 0, L_0x55d44e8041a0;  1 drivers
v0x55d44d669d50_0 .net "sum", 3 0, L_0x55d44e803db0;  1 drivers
L_0x55d44e801d70 .part L_0x55d44e803fc0, 0, 1;
L_0x55d44e801ea0 .part L_0x55d44e8040b0, 0, 1;
L_0x55d44e801fd0 .part L_0x55d44e8041a0, 0, 1;
L_0x55d44e8025e0 .part L_0x55d44e803fc0, 1, 1;
L_0x55d44e802710 .part L_0x55d44e8040b0, 1, 1;
L_0x55d44e802840 .part L_0x55d44e8041a0, 1, 1;
L_0x55d44e802f80 .part L_0x55d44e803fc0, 2, 1;
L_0x55d44e8030b0 .part L_0x55d44e8040b0, 2, 1;
L_0x55d44e803230 .part L_0x55d44e8041a0, 2, 1;
L_0x55d44e803800 .part L_0x55d44e803fc0, 3, 1;
L_0x55d44e8039c0 .part L_0x55d44e8040b0, 3, 1;
L_0x55d44e803b80 .part L_0x55d44e8041a0, 3, 1;
L_0x55d44e803db0 .concat8 [ 1 1 1 1], L_0x55d44e801810, L_0x55d44e802170, L_0x55d44e802a20, L_0x55d44e8033d0;
L_0x55d44e803e50 .concat8 [ 1 1 1 1], L_0x55d44e801c60, L_0x55d44e8024d0, L_0x55d44e802e70, L_0x55d44e8036f0;
S_0x55d44de287d0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44de290d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8013b0 .functor XOR 1, L_0x55d44e801d70, L_0x55d44e801ea0, C4<0>, C4<0>;
L_0x55d44e801810 .functor XOR 1, L_0x55d44e8013b0, L_0x55d44e801fd0, C4<0>, C4<0>;
L_0x55d44e8018d0 .functor AND 1, L_0x55d44e801d70, L_0x55d44e801ea0, C4<1>, C4<1>;
L_0x55d44e8019e0 .functor AND 1, L_0x55d44e801d70, L_0x55d44e801fd0, C4<1>, C4<1>;
L_0x55d44e801aa0 .functor OR 1, L_0x55d44e8018d0, L_0x55d44e8019e0, C4<0>, C4<0>;
L_0x55d44e801bb0 .functor AND 1, L_0x55d44e801fd0, L_0x55d44e801ea0, C4<1>, C4<1>;
L_0x55d44e801c60 .functor OR 1, L_0x55d44e801aa0, L_0x55d44e801bb0, C4<0>, C4<0>;
v0x55d44d6f3d00_0 .net *"_s0", 0 0, L_0x55d44e8013b0;  1 drivers
v0x55d44d6fcb50_0 .net *"_s10", 0 0, L_0x55d44e801bb0;  1 drivers
v0x55d44d6f9c00_0 .net *"_s4", 0 0, L_0x55d44e8018d0;  1 drivers
v0x55d44d6f6cb0_0 .net *"_s6", 0 0, L_0x55d44e8019e0;  1 drivers
v0x55d44d6e73b0_0 .net *"_s8", 0 0, L_0x55d44e801aa0;  1 drivers
v0x55d44d6f0200_0 .net "a", 0 0, L_0x55d44e801d70;  1 drivers
v0x55d44d6ea360_0 .net "b", 0 0, L_0x55d44e801ea0;  1 drivers
v0x55d44d6daa60_0 .net "ca", 0 0, L_0x55d44e801c60;  1 drivers
v0x55d44d6e38b0_0 .net "cin", 0 0, L_0x55d44e801fd0;  1 drivers
v0x55d44d6e0960_0 .net "sum", 0 0, L_0x55d44e801810;  1 drivers
S_0x55d44ddf5e90 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44de290d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e802100 .functor XOR 1, L_0x55d44e8025e0, L_0x55d44e802710, C4<0>, C4<0>;
L_0x55d44e802170 .functor XOR 1, L_0x55d44e802100, L_0x55d44e802840, C4<0>, C4<0>;
L_0x55d44e8021e0 .functor AND 1, L_0x55d44e8025e0, L_0x55d44e802710, C4<1>, C4<1>;
L_0x55d44e802250 .functor AND 1, L_0x55d44e8025e0, L_0x55d44e802840, C4<1>, C4<1>;
L_0x55d44e802310 .functor OR 1, L_0x55d44e8021e0, L_0x55d44e802250, C4<0>, C4<0>;
L_0x55d44e802420 .functor AND 1, L_0x55d44e802840, L_0x55d44e802710, C4<1>, C4<1>;
L_0x55d44e8024d0 .functor OR 1, L_0x55d44e802310, L_0x55d44e802420, C4<0>, C4<0>;
v0x55d44d6dda10_0 .net *"_s0", 0 0, L_0x55d44e802100;  1 drivers
v0x55d44d6ce020_0 .net *"_s10", 0 0, L_0x55d44e802420;  1 drivers
v0x55d44d6d6e70_0 .net *"_s4", 0 0, L_0x55d44e8021e0;  1 drivers
v0x55d44d6d3f20_0 .net *"_s6", 0 0, L_0x55d44e802250;  1 drivers
v0x55d44d6d0fd0_0 .net *"_s8", 0 0, L_0x55d44e802310;  1 drivers
v0x55d44d6c0ac0_0 .net "a", 0 0, L_0x55d44e8025e0;  1 drivers
v0x55d44d6c9910_0 .net "b", 0 0, L_0x55d44e802710;  1 drivers
v0x55d44d6c69c0_0 .net "ca", 0 0, L_0x55d44e8024d0;  1 drivers
v0x55d44d6c3a70_0 .net "cin", 0 0, L_0x55d44e802840;  1 drivers
v0x55d44d6b4170_0 .net "sum", 0 0, L_0x55d44e802170;  1 drivers
S_0x55d44ddf5590 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44de290d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8029b0 .functor XOR 1, L_0x55d44e802f80, L_0x55d44e8030b0, C4<0>, C4<0>;
L_0x55d44e802a20 .functor XOR 1, L_0x55d44e8029b0, L_0x55d44e803230, C4<0>, C4<0>;
L_0x55d44e802ae0 .functor AND 1, L_0x55d44e802f80, L_0x55d44e8030b0, C4<1>, C4<1>;
L_0x55d44e802bf0 .functor AND 1, L_0x55d44e802f80, L_0x55d44e803230, C4<1>, C4<1>;
L_0x55d44e802cb0 .functor OR 1, L_0x55d44e802ae0, L_0x55d44e802bf0, C4<0>, C4<0>;
L_0x55d44e802dc0 .functor AND 1, L_0x55d44e803230, L_0x55d44e8030b0, C4<1>, C4<1>;
L_0x55d44e802e70 .functor OR 1, L_0x55d44e802cb0, L_0x55d44e802dc0, C4<0>, C4<0>;
v0x55d44d6bcfc0_0 .net *"_s0", 0 0, L_0x55d44e8029b0;  1 drivers
v0x55d44d6b7120_0 .net *"_s10", 0 0, L_0x55d44e802dc0;  1 drivers
v0x55d44d6a7820_0 .net *"_s4", 0 0, L_0x55d44e802ae0;  1 drivers
v0x55d44d6b0670_0 .net *"_s6", 0 0, L_0x55d44e802bf0;  1 drivers
v0x55d44d6ad720_0 .net *"_s8", 0 0, L_0x55d44e802cb0;  1 drivers
v0x55d44d6aa7d0_0 .net "a", 0 0, L_0x55d44e802f80;  1 drivers
v0x55d44d69ade0_0 .net "b", 0 0, L_0x55d44e8030b0;  1 drivers
v0x55d44d6a3c30_0 .net "ca", 0 0, L_0x55d44e802e70;  1 drivers
v0x55d44d6a0ce0_0 .net "cin", 0 0, L_0x55d44e803230;  1 drivers
v0x55d44d69dd90_0 .net "sum", 0 0, L_0x55d44e802a20;  1 drivers
S_0x55d44ddb5460 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44de290d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e803360 .functor XOR 1, L_0x55d44e803800, L_0x55d44e8039c0, C4<0>, C4<0>;
L_0x55d44e8033d0 .functor XOR 1, L_0x55d44e803360, L_0x55d44e803b80, C4<0>, C4<0>;
L_0x55d44e803440 .functor AND 1, L_0x55d44e803800, L_0x55d44e8039c0, C4<1>, C4<1>;
L_0x55d44e8034b0 .functor AND 1, L_0x55d44e803800, L_0x55d44e803b80, C4<1>, C4<1>;
L_0x55d44e803570 .functor OR 1, L_0x55d44e803440, L_0x55d44e8034b0, C4<0>, C4<0>;
L_0x55d44e803680 .functor AND 1, L_0x55d44e803b80, L_0x55d44e8039c0, C4<1>, C4<1>;
L_0x55d44e8036f0 .functor OR 1, L_0x55d44e803570, L_0x55d44e803680, C4<0>, C4<0>;
v0x55d44d68ca80_0 .net *"_s0", 0 0, L_0x55d44e803360;  1 drivers
v0x55d44d6958d0_0 .net *"_s10", 0 0, L_0x55d44e803680;  1 drivers
v0x55d44d692980_0 .net *"_s4", 0 0, L_0x55d44e803440;  1 drivers
v0x55d44d68fa30_0 .net *"_s6", 0 0, L_0x55d44e8034b0;  1 drivers
v0x55d44d680130_0 .net *"_s8", 0 0, L_0x55d44e803570;  1 drivers
v0x55d44d688f80_0 .net "a", 0 0, L_0x55d44e803800;  1 drivers
v0x55d44d6830e0_0 .net "b", 0 0, L_0x55d44e8039c0;  1 drivers
v0x55d44d6737e0_0 .net "ca", 0 0, L_0x55d44e8036f0;  1 drivers
v0x55d44d67c630_0 .net "cin", 0 0, L_0x55d44e803b80;  1 drivers
v0x55d44d6796e0_0 .net "sum", 0 0, L_0x55d44e8033d0;  1 drivers
S_0x55d44ddc1e50 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44de91ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d5d9120_0 .net "a", 3 0, L_0x55d44e806a80;  1 drivers
v0x55d44d5c9730_0 .net "b", 3 0, L_0x55d44e806b20;  1 drivers
v0x55d44d5d2580_0 .net "ca", 3 0, L_0x55d44e806910;  1 drivers
v0x55d44d5cf630_0 .net "cin", 3 0, L_0x55d44e806c10;  1 drivers
v0x55d44d5cc6e0_0 .net "sum", 3 0, L_0x55d44e806870;  1 drivers
L_0x55d44e804830 .part L_0x55d44e806a80, 0, 1;
L_0x55d44e804960 .part L_0x55d44e806b20, 0, 1;
L_0x55d44e804a90 .part L_0x55d44e806c10, 0, 1;
L_0x55d44e8050a0 .part L_0x55d44e806a80, 1, 1;
L_0x55d44e8051d0 .part L_0x55d44e806b20, 1, 1;
L_0x55d44e805300 .part L_0x55d44e806c10, 1, 1;
L_0x55d44e805a40 .part L_0x55d44e806a80, 2, 1;
L_0x55d44e805b70 .part L_0x55d44e806b20, 2, 1;
L_0x55d44e805cf0 .part L_0x55d44e806c10, 2, 1;
L_0x55d44e8062c0 .part L_0x55d44e806a80, 3, 1;
L_0x55d44e806480 .part L_0x55d44e806b20, 3, 1;
L_0x55d44e806640 .part L_0x55d44e806c10, 3, 1;
L_0x55d44e806870 .concat8 [ 1 1 1 1], L_0x55d44e8042d0, L_0x55d44e804c30, L_0x55d44e8054e0, L_0x55d44e805e90;
L_0x55d44e806910 .concat8 [ 1 1 1 1], L_0x55d44e804720, L_0x55d44e804f90, L_0x55d44e805930, L_0x55d44e8061b0;
S_0x55d44ddc1550 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44ddc1e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e803d40 .functor XOR 1, L_0x55d44e804830, L_0x55d44e804960, C4<0>, C4<0>;
L_0x55d44e8042d0 .functor XOR 1, L_0x55d44e803d40, L_0x55d44e804a90, C4<0>, C4<0>;
L_0x55d44e804390 .functor AND 1, L_0x55d44e804830, L_0x55d44e804960, C4<1>, C4<1>;
L_0x55d44e8044a0 .functor AND 1, L_0x55d44e804830, L_0x55d44e804a90, C4<1>, C4<1>;
L_0x55d44e804560 .functor OR 1, L_0x55d44e804390, L_0x55d44e8044a0, C4<0>, C4<0>;
L_0x55d44e804670 .functor AND 1, L_0x55d44e804a90, L_0x55d44e804960, C4<1>, C4<1>;
L_0x55d44e804720 .functor OR 1, L_0x55d44e804560, L_0x55d44e804670, C4<0>, C4<0>;
v0x55d44d659840_0 .net *"_s0", 0 0, L_0x55d44e803d40;  1 drivers
v0x55d44d662690_0 .net *"_s10", 0 0, L_0x55d44e804670;  1 drivers
v0x55d44d65f740_0 .net *"_s4", 0 0, L_0x55d44e804390;  1 drivers
v0x55d44d65c7f0_0 .net *"_s6", 0 0, L_0x55d44e8044a0;  1 drivers
v0x55d44d64cef0_0 .net *"_s8", 0 0, L_0x55d44e804560;  1 drivers
v0x55d44d655d40_0 .net "a", 0 0, L_0x55d44e804830;  1 drivers
v0x55d44d64fea0_0 .net "b", 0 0, L_0x55d44e804960;  1 drivers
v0x55d44d6405a0_0 .net "ca", 0 0, L_0x55d44e804720;  1 drivers
v0x55d44d6493f0_0 .net "cin", 0 0, L_0x55d44e804a90;  1 drivers
v0x55d44d6464a0_0 .net "sum", 0 0, L_0x55d44e8042d0;  1 drivers
S_0x55d44dd8ec10 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44ddc1e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e804bc0 .functor XOR 1, L_0x55d44e8050a0, L_0x55d44e8051d0, C4<0>, C4<0>;
L_0x55d44e804c30 .functor XOR 1, L_0x55d44e804bc0, L_0x55d44e805300, C4<0>, C4<0>;
L_0x55d44e804ca0 .functor AND 1, L_0x55d44e8050a0, L_0x55d44e8051d0, C4<1>, C4<1>;
L_0x55d44e804d10 .functor AND 1, L_0x55d44e8050a0, L_0x55d44e805300, C4<1>, C4<1>;
L_0x55d44e804dd0 .functor OR 1, L_0x55d44e804ca0, L_0x55d44e804d10, C4<0>, C4<0>;
L_0x55d44e804ee0 .functor AND 1, L_0x55d44e805300, L_0x55d44e8051d0, C4<1>, C4<1>;
L_0x55d44e804f90 .functor OR 1, L_0x55d44e804dd0, L_0x55d44e804ee0, C4<0>, C4<0>;
v0x55d44d643550_0 .net *"_s0", 0 0, L_0x55d44e804bc0;  1 drivers
v0x55d44d633b60_0 .net *"_s10", 0 0, L_0x55d44e804ee0;  1 drivers
v0x55d44d63c9b0_0 .net *"_s4", 0 0, L_0x55d44e804ca0;  1 drivers
v0x55d44d639a60_0 .net *"_s6", 0 0, L_0x55d44e804d10;  1 drivers
v0x55d44d636b10_0 .net *"_s8", 0 0, L_0x55d44e804dd0;  1 drivers
v0x55d44d622650_0 .net "a", 0 0, L_0x55d44e8050a0;  1 drivers
v0x55d44d62b4a0_0 .net "b", 0 0, L_0x55d44e8051d0;  1 drivers
v0x55d44d628550_0 .net "ca", 0 0, L_0x55d44e804f90;  1 drivers
v0x55d44d625600_0 .net "cin", 0 0, L_0x55d44e805300;  1 drivers
v0x55d44d615d00_0 .net "sum", 0 0, L_0x55d44e804c30;  1 drivers
S_0x55d44dd8e310 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44ddc1e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e805470 .functor XOR 1, L_0x55d44e805a40, L_0x55d44e805b70, C4<0>, C4<0>;
L_0x55d44e8054e0 .functor XOR 1, L_0x55d44e805470, L_0x55d44e805cf0, C4<0>, C4<0>;
L_0x55d44e8055a0 .functor AND 1, L_0x55d44e805a40, L_0x55d44e805b70, C4<1>, C4<1>;
L_0x55d44e8056b0 .functor AND 1, L_0x55d44e805a40, L_0x55d44e805cf0, C4<1>, C4<1>;
L_0x55d44e805770 .functor OR 1, L_0x55d44e8055a0, L_0x55d44e8056b0, C4<0>, C4<0>;
L_0x55d44e805880 .functor AND 1, L_0x55d44e805cf0, L_0x55d44e805b70, C4<1>, C4<1>;
L_0x55d44e805930 .functor OR 1, L_0x55d44e805770, L_0x55d44e805880, C4<0>, C4<0>;
v0x55d44d61eb50_0 .net *"_s0", 0 0, L_0x55d44e805470;  1 drivers
v0x55d44d618cb0_0 .net *"_s10", 0 0, L_0x55d44e805880;  1 drivers
v0x55d44d6093b0_0 .net *"_s4", 0 0, L_0x55d44e8055a0;  1 drivers
v0x55d44d612200_0 .net *"_s6", 0 0, L_0x55d44e8056b0;  1 drivers
v0x55d44d60f2b0_0 .net *"_s8", 0 0, L_0x55d44e805770;  1 drivers
v0x55d44d60c360_0 .net "a", 0 0, L_0x55d44e805a40;  1 drivers
v0x55d44d5fc970_0 .net "b", 0 0, L_0x55d44e805b70;  1 drivers
v0x55d44d6057c0_0 .net "ca", 0 0, L_0x55d44e805930;  1 drivers
v0x55d44d602870_0 .net "cin", 0 0, L_0x55d44e805cf0;  1 drivers
v0x55d44d5ff920_0 .net "sum", 0 0, L_0x55d44e8054e0;  1 drivers
S_0x55d44dd807c0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44ddc1e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e805e20 .functor XOR 1, L_0x55d44e8062c0, L_0x55d44e806480, C4<0>, C4<0>;
L_0x55d44e805e90 .functor XOR 1, L_0x55d44e805e20, L_0x55d44e806640, C4<0>, C4<0>;
L_0x55d44e805f00 .functor AND 1, L_0x55d44e8062c0, L_0x55d44e806480, C4<1>, C4<1>;
L_0x55d44e805f70 .functor AND 1, L_0x55d44e8062c0, L_0x55d44e806640, C4<1>, C4<1>;
L_0x55d44e806030 .functor OR 1, L_0x55d44e805f00, L_0x55d44e805f70, C4<0>, C4<0>;
L_0x55d44e806140 .functor AND 1, L_0x55d44e806640, L_0x55d44e806480, C4<1>, C4<1>;
L_0x55d44e8061b0 .functor OR 1, L_0x55d44e806030, L_0x55d44e806140, C4<0>, C4<0>;
v0x55d44d5ef410_0 .net *"_s0", 0 0, L_0x55d44e805e20;  1 drivers
v0x55d44d5f8260_0 .net *"_s10", 0 0, L_0x55d44e806140;  1 drivers
v0x55d44d5f5310_0 .net *"_s4", 0 0, L_0x55d44e805f00;  1 drivers
v0x55d44d5f23c0_0 .net *"_s6", 0 0, L_0x55d44e805f70;  1 drivers
v0x55d44d5e2ac0_0 .net *"_s8", 0 0, L_0x55d44e806030;  1 drivers
v0x55d44d5eb910_0 .net "a", 0 0, L_0x55d44e8062c0;  1 drivers
v0x55d44d5e5a70_0 .net "b", 0 0, L_0x55d44e806480;  1 drivers
v0x55d44d5d6170_0 .net "ca", 0 0, L_0x55d44e8061b0;  1 drivers
v0x55d44d5defc0_0 .net "cin", 0 0, L_0x55d44e806640;  1 drivers
v0x55d44d5dc070_0 .net "sum", 0 0, L_0x55d44e805e90;  1 drivers
S_0x55d44dd195b0 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44de91ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d52c590_0 .net "a", 3 0, L_0x55d44e809420;  1 drivers
v0x55d44d5353e0_0 .net "b", 3 0, L_0x55d44e809550;  1 drivers
v0x55d44d532490_0 .net "ca", 3 0, L_0x55d44e8092b0;  1 drivers
v0x55d44d52f540_0 .net "cin", 3 0, L_0x55d44e809680;  1 drivers
v0x55d44d51f030_0 .net "sum", 3 0, L_0x55d44e809210;  1 drivers
L_0x55d44e8071d0 .part L_0x55d44e809420, 0, 1;
L_0x55d44e807300 .part L_0x55d44e809550, 0, 1;
L_0x55d44e807430 .part L_0x55d44e809680, 0, 1;
L_0x55d44e807a40 .part L_0x55d44e809420, 1, 1;
L_0x55d44e807b70 .part L_0x55d44e809550, 1, 1;
L_0x55d44e807ca0 .part L_0x55d44e809680, 1, 1;
L_0x55d44e8083e0 .part L_0x55d44e809420, 2, 1;
L_0x55d44e808510 .part L_0x55d44e809550, 2, 1;
L_0x55d44e808690 .part L_0x55d44e809680, 2, 1;
L_0x55d44e808c60 .part L_0x55d44e809420, 3, 1;
L_0x55d44e808e20 .part L_0x55d44e809550, 3, 1;
L_0x55d44e808fe0 .part L_0x55d44e809680, 3, 1;
L_0x55d44e809210 .concat8 [ 1 1 1 1], L_0x55d44e806cb0, L_0x55d44e8075d0, L_0x55d44e807e80, L_0x55d44e808830;
L_0x55d44e8092b0 .concat8 [ 1 1 1 1], L_0x55d44e8070c0, L_0x55d44e807930, L_0x55d44e8082d0, L_0x55d44e808b50;
S_0x55d44dd4c920 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dd195b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e806800 .functor XOR 1, L_0x55d44e8071d0, L_0x55d44e807300, C4<0>, C4<0>;
L_0x55d44e806cb0 .functor XOR 1, L_0x55d44e806800, L_0x55d44e807430, C4<0>, C4<0>;
L_0x55d44e806d70 .functor AND 1, L_0x55d44e8071d0, L_0x55d44e807300, C4<1>, C4<1>;
L_0x55d44e806e80 .functor AND 1, L_0x55d44e8071d0, L_0x55d44e807430, C4<1>, C4<1>;
L_0x55d44e806f40 .functor OR 1, L_0x55d44e806d70, L_0x55d44e806e80, C4<0>, C4<0>;
L_0x55d44e807050 .functor AND 1, L_0x55d44e807430, L_0x55d44e807300, C4<1>, C4<1>;
L_0x55d44e8070c0 .functor OR 1, L_0x55d44e806f40, L_0x55d44e807050, C4<0>, C4<0>;
v0x55d44d5bb3d0_0 .net *"_s0", 0 0, L_0x55d44e806800;  1 drivers
v0x55d44d5c4220_0 .net *"_s10", 0 0, L_0x55d44e807050;  1 drivers
v0x55d44d5c12d0_0 .net *"_s4", 0 0, L_0x55d44e806d70;  1 drivers
v0x55d44d5be380_0 .net *"_s6", 0 0, L_0x55d44e806e80;  1 drivers
v0x55d44d5aea80_0 .net *"_s8", 0 0, L_0x55d44e806f40;  1 drivers
v0x55d44d5b78d0_0 .net "a", 0 0, L_0x55d44e8071d0;  1 drivers
v0x55d44d5b1a30_0 .net "b", 0 0, L_0x55d44e807300;  1 drivers
v0x55d44d5a2130_0 .net "ca", 0 0, L_0x55d44e8070c0;  1 drivers
v0x55d44d5aaf80_0 .net "cin", 0 0, L_0x55d44e807430;  1 drivers
v0x55d44d5a8030_0 .net "sum", 0 0, L_0x55d44e806cb0;  1 drivers
S_0x55d44dd59310 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dd195b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e807560 .functor XOR 1, L_0x55d44e807a40, L_0x55d44e807b70, C4<0>, C4<0>;
L_0x55d44e8075d0 .functor XOR 1, L_0x55d44e807560, L_0x55d44e807ca0, C4<0>, C4<0>;
L_0x55d44e807640 .functor AND 1, L_0x55d44e807a40, L_0x55d44e807b70, C4<1>, C4<1>;
L_0x55d44e8076b0 .functor AND 1, L_0x55d44e807a40, L_0x55d44e807ca0, C4<1>, C4<1>;
L_0x55d44e807770 .functor OR 1, L_0x55d44e807640, L_0x55d44e8076b0, C4<0>, C4<0>;
L_0x55d44e807880 .functor AND 1, L_0x55d44e807ca0, L_0x55d44e807b70, C4<1>, C4<1>;
L_0x55d44e807930 .functor OR 1, L_0x55d44e807770, L_0x55d44e807880, C4<0>, C4<0>;
v0x55d44d5a50e0_0 .net *"_s0", 0 0, L_0x55d44e807560;  1 drivers
v0x55d44d5956f0_0 .net *"_s10", 0 0, L_0x55d44e807880;  1 drivers
v0x55d44d59e540_0 .net *"_s4", 0 0, L_0x55d44e807640;  1 drivers
v0x55d44d59b5f0_0 .net *"_s6", 0 0, L_0x55d44e8076b0;  1 drivers
v0x55d44d5986a0_0 .net *"_s8", 0 0, L_0x55d44e807770;  1 drivers
v0x55d44d588190_0 .net "a", 0 0, L_0x55d44e807a40;  1 drivers
v0x55d44d590fe0_0 .net "b", 0 0, L_0x55d44e807b70;  1 drivers
v0x55d44d58e090_0 .net "ca", 0 0, L_0x55d44e807930;  1 drivers
v0x55d44d58b140_0 .net "cin", 0 0, L_0x55d44e807ca0;  1 drivers
v0x55d44d57b840_0 .net "sum", 0 0, L_0x55d44e8075d0;  1 drivers
S_0x55d44dd58a10 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dd195b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e807e10 .functor XOR 1, L_0x55d44e8083e0, L_0x55d44e808510, C4<0>, C4<0>;
L_0x55d44e807e80 .functor XOR 1, L_0x55d44e807e10, L_0x55d44e808690, C4<0>, C4<0>;
L_0x55d44e807f40 .functor AND 1, L_0x55d44e8083e0, L_0x55d44e808510, C4<1>, C4<1>;
L_0x55d44e808050 .functor AND 1, L_0x55d44e8083e0, L_0x55d44e808690, C4<1>, C4<1>;
L_0x55d44e808110 .functor OR 1, L_0x55d44e807f40, L_0x55d44e808050, C4<0>, C4<0>;
L_0x55d44e808220 .functor AND 1, L_0x55d44e808690, L_0x55d44e808510, C4<1>, C4<1>;
L_0x55d44e8082d0 .functor OR 1, L_0x55d44e808110, L_0x55d44e808220, C4<0>, C4<0>;
v0x55d44d584690_0 .net *"_s0", 0 0, L_0x55d44e807e10;  1 drivers
v0x55d44d57e7f0_0 .net *"_s10", 0 0, L_0x55d44e808220;  1 drivers
v0x55d44d56eef0_0 .net *"_s4", 0 0, L_0x55d44e807f40;  1 drivers
v0x55d44d577d40_0 .net *"_s6", 0 0, L_0x55d44e808050;  1 drivers
v0x55d44d574df0_0 .net *"_s8", 0 0, L_0x55d44e808110;  1 drivers
v0x55d44d571ea0_0 .net "a", 0 0, L_0x55d44e8083e0;  1 drivers
v0x55d44d5624b0_0 .net "b", 0 0, L_0x55d44e808510;  1 drivers
v0x55d44d56b300_0 .net "ca", 0 0, L_0x55d44e8082d0;  1 drivers
v0x55d44d5683b0_0 .net "cin", 0 0, L_0x55d44e808690;  1 drivers
v0x55d44d565460_0 .net "sum", 0 0, L_0x55d44e807e80;  1 drivers
S_0x55d44dd260d0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dd195b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8087c0 .functor XOR 1, L_0x55d44e808c60, L_0x55d44e808e20, C4<0>, C4<0>;
L_0x55d44e808830 .functor XOR 1, L_0x55d44e8087c0, L_0x55d44e808fe0, C4<0>, C4<0>;
L_0x55d44e8088a0 .functor AND 1, L_0x55d44e808c60, L_0x55d44e808e20, C4<1>, C4<1>;
L_0x55d44e808910 .functor AND 1, L_0x55d44e808c60, L_0x55d44e808fe0, C4<1>, C4<1>;
L_0x55d44e8089d0 .functor OR 1, L_0x55d44e8088a0, L_0x55d44e808910, C4<0>, C4<0>;
L_0x55d44e808ae0 .functor AND 1, L_0x55d44e808fe0, L_0x55d44e808e20, C4<1>, C4<1>;
L_0x55d44e808b50 .functor OR 1, L_0x55d44e8089d0, L_0x55d44e808ae0, C4<0>, C4<0>;
v0x55d44d552270_0 .net *"_s0", 0 0, L_0x55d44e8087c0;  1 drivers
v0x55d44d55b0c0_0 .net *"_s10", 0 0, L_0x55d44e808ae0;  1 drivers
v0x55d44d555220_0 .net *"_s4", 0 0, L_0x55d44e8088a0;  1 drivers
v0x55d44d545920_0 .net *"_s6", 0 0, L_0x55d44e808910;  1 drivers
v0x55d44d54e770_0 .net *"_s8", 0 0, L_0x55d44e8089d0;  1 drivers
v0x55d44d5488d0_0 .net "a", 0 0, L_0x55d44e808c60;  1 drivers
v0x55d44d538fd0_0 .net "b", 0 0, L_0x55d44e808e20;  1 drivers
v0x55d44d541e20_0 .net "ca", 0 0, L_0x55d44e808b50;  1 drivers
v0x55d44d53eed0_0 .net "cin", 0 0, L_0x55d44e808fe0;  1 drivers
v0x55d44d53bf80_0 .net "sum", 0 0, L_0x55d44e808830;  1 drivers
S_0x55d44dd257d0 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44de925a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44e62abb0_0 .net "a", 15 0, L_0x55d44e814930;  1 drivers
v0x55d44e61b2b0_0 .net "b", 15 0, L_0x55d44e814a20;  1 drivers
v0x55d44e624100_0 .net "ca", 15 0, L_0x55d44e8146d0;  1 drivers
v0x55d44e6211b0_0 .net "cin", 15 0, L_0x55d44e814b10;  1 drivers
v0x55d44e61e260_0 .net "sum", 15 0, L_0x55d44e814630;  1 drivers
L_0x55d44e80c440 .part L_0x55d44e814930, 0, 4;
L_0x55d44e80c4e0 .part L_0x55d44e814a20, 0, 4;
L_0x55d44e80c580 .part L_0x55d44e814b10, 0, 4;
L_0x55d44e80edd0 .part L_0x55d44e814930, 4, 4;
L_0x55d44e80eec0 .part L_0x55d44e814a20, 4, 4;
L_0x55d44e80efb0 .part L_0x55d44e814b10, 4, 4;
L_0x55d44e811890 .part L_0x55d44e814930, 8, 4;
L_0x55d44e811930 .part L_0x55d44e814a20, 8, 4;
L_0x55d44e811a20 .part L_0x55d44e814b10, 8, 4;
L_0x55d44e814230 .part L_0x55d44e814930, 12, 4;
L_0x55d44e814360 .part L_0x55d44e814a20, 12, 4;
L_0x55d44e814490 .part L_0x55d44e814b10, 12, 4;
L_0x55d44e814630 .concat8 [ 4 4 4 4], L_0x55d44e80c230, L_0x55d44e80ebc0, L_0x55d44e811680, L_0x55d44e814020;
L_0x55d44e8146d0 .concat8 [ 4 4 4 4], L_0x55d44e80c2d0, L_0x55d44e80ec60, L_0x55d44e811720, L_0x55d44e8140c0;
S_0x55d44dce56a0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44dd257d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d48b2f0_0 .net "a", 3 0, L_0x55d44e80c440;  1 drivers
v0x55d44d4883a0_0 .net "b", 3 0, L_0x55d44e80c4e0;  1 drivers
v0x55d44d485450_0 .net "ca", 3 0, L_0x55d44e80c2d0;  1 drivers
v0x55d44d475b50_0 .net "cin", 3 0, L_0x55d44e80c580;  1 drivers
v0x55d44d47e9a0_0 .net "sum", 3 0, L_0x55d44e80c230;  1 drivers
L_0x55d44e80a1f0 .part L_0x55d44e80c440, 0, 1;
L_0x55d44e80a320 .part L_0x55d44e80c4e0, 0, 1;
L_0x55d44e80a450 .part L_0x55d44e80c580, 0, 1;
L_0x55d44e80aa60 .part L_0x55d44e80c440, 1, 1;
L_0x55d44e80ab90 .part L_0x55d44e80c4e0, 1, 1;
L_0x55d44e80acc0 .part L_0x55d44e80c580, 1, 1;
L_0x55d44e80b400 .part L_0x55d44e80c440, 2, 1;
L_0x55d44e80b530 .part L_0x55d44e80c4e0, 2, 1;
L_0x55d44e80b6b0 .part L_0x55d44e80c580, 2, 1;
L_0x55d44e80bc80 .part L_0x55d44e80c440, 3, 1;
L_0x55d44e80be40 .part L_0x55d44e80c4e0, 3, 1;
L_0x55d44e80c000 .part L_0x55d44e80c580, 3, 1;
L_0x55d44e80c230 .concat8 [ 1 1 1 1], L_0x55d44e8091a0, L_0x55d44e80a5f0, L_0x55d44e80aea0, L_0x55d44e80b850;
L_0x55d44e80c2d0 .concat8 [ 1 1 1 1], L_0x55d44e80a0e0, L_0x55d44e80a950, L_0x55d44e80b2f0, L_0x55d44e80bb70;
S_0x55d44dcf2090 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dce56a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8097b0 .functor XOR 1, L_0x55d44e80a1f0, L_0x55d44e80a320, C4<0>, C4<0>;
L_0x55d44e8091a0 .functor XOR 1, L_0x55d44e8097b0, L_0x55d44e80a450, C4<0>, C4<0>;
L_0x55d44e809d50 .functor AND 1, L_0x55d44e80a1f0, L_0x55d44e80a320, C4<1>, C4<1>;
L_0x55d44e809e60 .functor AND 1, L_0x55d44e80a1f0, L_0x55d44e80a450, C4<1>, C4<1>;
L_0x55d44e809f20 .functor OR 1, L_0x55d44e809d50, L_0x55d44e809e60, C4<0>, C4<0>;
L_0x55d44e80a030 .functor AND 1, L_0x55d44e80a450, L_0x55d44e80a320, C4<1>, C4<1>;
L_0x55d44e80a0e0 .functor OR 1, L_0x55d44e809f20, L_0x55d44e80a030, C4<0>, C4<0>;
v0x55d44d515690_0 .net *"_s0", 0 0, L_0x55d44e8097b0;  1 drivers
v0x55d44d505d90_0 .net *"_s10", 0 0, L_0x55d44e80a030;  1 drivers
v0x55d44d50ebe0_0 .net *"_s4", 0 0, L_0x55d44e809d50;  1 drivers
v0x55d44d50bc90_0 .net *"_s6", 0 0, L_0x55d44e809e60;  1 drivers
v0x55d44d508d40_0 .net *"_s8", 0 0, L_0x55d44e809f20;  1 drivers
v0x55d44d4f9350_0 .net "a", 0 0, L_0x55d44e80a1f0;  1 drivers
v0x55d44d5021a0_0 .net "b", 0 0, L_0x55d44e80a320;  1 drivers
v0x55d44d4ff250_0 .net "ca", 0 0, L_0x55d44e80a0e0;  1 drivers
v0x55d44d4fc300_0 .net "cin", 0 0, L_0x55d44e80a450;  1 drivers
v0x55d44d4eaff0_0 .net "sum", 0 0, L_0x55d44e8091a0;  1 drivers
S_0x55d44dcf1790 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dce56a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e80a580 .functor XOR 1, L_0x55d44e80aa60, L_0x55d44e80ab90, C4<0>, C4<0>;
L_0x55d44e80a5f0 .functor XOR 1, L_0x55d44e80a580, L_0x55d44e80acc0, C4<0>, C4<0>;
L_0x55d44e80a660 .functor AND 1, L_0x55d44e80aa60, L_0x55d44e80ab90, C4<1>, C4<1>;
L_0x55d44e80a6d0 .functor AND 1, L_0x55d44e80aa60, L_0x55d44e80acc0, C4<1>, C4<1>;
L_0x55d44e80a790 .functor OR 1, L_0x55d44e80a660, L_0x55d44e80a6d0, C4<0>, C4<0>;
L_0x55d44e80a8a0 .functor AND 1, L_0x55d44e80acc0, L_0x55d44e80ab90, C4<1>, C4<1>;
L_0x55d44e80a950 .functor OR 1, L_0x55d44e80a790, L_0x55d44e80a8a0, C4<0>, C4<0>;
v0x55d44d4f3e40_0 .net *"_s0", 0 0, L_0x55d44e80a580;  1 drivers
v0x55d44d4f0ef0_0 .net *"_s10", 0 0, L_0x55d44e80a8a0;  1 drivers
v0x55d44d4edfa0_0 .net *"_s4", 0 0, L_0x55d44e80a660;  1 drivers
v0x55d44d4de6a0_0 .net *"_s6", 0 0, L_0x55d44e80a6d0;  1 drivers
v0x55d44d4e74f0_0 .net *"_s8", 0 0, L_0x55d44e80a790;  1 drivers
v0x55d44d4e1650_0 .net "a", 0 0, L_0x55d44e80aa60;  1 drivers
v0x55d44d4d1d50_0 .net "b", 0 0, L_0x55d44e80ab90;  1 drivers
v0x55d44d4daba0_0 .net "ca", 0 0, L_0x55d44e80a950;  1 drivers
v0x55d44d4d7c50_0 .net "cin", 0 0, L_0x55d44e80acc0;  1 drivers
v0x55d44d4d4d00_0 .net "sum", 0 0, L_0x55d44e80a5f0;  1 drivers
S_0x55d44dcbee50 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dce56a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e80ae30 .functor XOR 1, L_0x55d44e80b400, L_0x55d44e80b530, C4<0>, C4<0>;
L_0x55d44e80aea0 .functor XOR 1, L_0x55d44e80ae30, L_0x55d44e80b6b0, C4<0>, C4<0>;
L_0x55d44e80af60 .functor AND 1, L_0x55d44e80b400, L_0x55d44e80b530, C4<1>, C4<1>;
L_0x55d44e80b070 .functor AND 1, L_0x55d44e80b400, L_0x55d44e80b6b0, C4<1>, C4<1>;
L_0x55d44e80b130 .functor OR 1, L_0x55d44e80af60, L_0x55d44e80b070, C4<0>, C4<0>;
L_0x55d44e80b240 .functor AND 1, L_0x55d44e80b6b0, L_0x55d44e80b530, C4<1>, C4<1>;
L_0x55d44e80b2f0 .functor OR 1, L_0x55d44e80b130, L_0x55d44e80b240, C4<0>, C4<0>;
v0x55d44d4c5310_0 .net *"_s0", 0 0, L_0x55d44e80ae30;  1 drivers
v0x55d44d4ce160_0 .net *"_s10", 0 0, L_0x55d44e80b240;  1 drivers
v0x55d44d4cb210_0 .net *"_s4", 0 0, L_0x55d44e80af60;  1 drivers
v0x55d44d4c82c0_0 .net *"_s6", 0 0, L_0x55d44e80b070;  1 drivers
v0x55d44d4b7da0_0 .net *"_s8", 0 0, L_0x55d44e80b130;  1 drivers
v0x55d44d4c0bf0_0 .net "a", 0 0, L_0x55d44e80b400;  1 drivers
v0x55d44d4bdca0_0 .net "b", 0 0, L_0x55d44e80b530;  1 drivers
v0x55d44d4bad50_0 .net "ca", 0 0, L_0x55d44e80b2f0;  1 drivers
v0x55d44d4ab450_0 .net "cin", 0 0, L_0x55d44e80b6b0;  1 drivers
v0x55d44d4b42a0_0 .net "sum", 0 0, L_0x55d44e80aea0;  1 drivers
S_0x55d44dcbe550 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dce56a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e80b7e0 .functor XOR 1, L_0x55d44e80bc80, L_0x55d44e80be40, C4<0>, C4<0>;
L_0x55d44e80b850 .functor XOR 1, L_0x55d44e80b7e0, L_0x55d44e80c000, C4<0>, C4<0>;
L_0x55d44e80b8c0 .functor AND 1, L_0x55d44e80bc80, L_0x55d44e80be40, C4<1>, C4<1>;
L_0x55d44e80b930 .functor AND 1, L_0x55d44e80bc80, L_0x55d44e80c000, C4<1>, C4<1>;
L_0x55d44e80b9f0 .functor OR 1, L_0x55d44e80b8c0, L_0x55d44e80b930, C4<0>, C4<0>;
L_0x55d44e80bb00 .functor AND 1, L_0x55d44e80c000, L_0x55d44e80be40, C4<1>, C4<1>;
L_0x55d44e80bb70 .functor OR 1, L_0x55d44e80b9f0, L_0x55d44e80bb00, C4<0>, C4<0>;
v0x55d44d4ae400_0 .net *"_s0", 0 0, L_0x55d44e80b7e0;  1 drivers
v0x55d44d49eb00_0 .net *"_s10", 0 0, L_0x55d44e80bb00;  1 drivers
v0x55d44d4a7950_0 .net *"_s4", 0 0, L_0x55d44e80b8c0;  1 drivers
v0x55d44d4a4a00_0 .net *"_s6", 0 0, L_0x55d44e80b930;  1 drivers
v0x55d44d4a1ab0_0 .net *"_s8", 0 0, L_0x55d44e80b9f0;  1 drivers
v0x55d44d4920c0_0 .net "a", 0 0, L_0x55d44e80bc80;  1 drivers
v0x55d44d49af10_0 .net "b", 0 0, L_0x55d44e80be40;  1 drivers
v0x55d44d497fc0_0 .net "ca", 0 0, L_0x55d44e80bb70;  1 drivers
v0x55d44d495070_0 .net "cin", 0 0, L_0x55d44e80c000;  1 drivers
v0x55d44d4824a0_0 .net "sum", 0 0, L_0x55d44e80b850;  1 drivers
S_0x55d44dcb0940 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44dd257d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d3f0e30_0 .net "a", 3 0, L_0x55d44e80edd0;  1 drivers
v0x55d44d3edee0_0 .net "b", 3 0, L_0x55d44e80eec0;  1 drivers
v0x55d44d3eaf90_0 .net "ca", 3 0, L_0x55d44e80ec60;  1 drivers
v0x55d44d3db690_0 .net "cin", 3 0, L_0x55d44e80efb0;  1 drivers
v0x55d44d3e44e0_0 .net "sum", 3 0, L_0x55d44e80ebc0;  1 drivers
L_0x55d44e80cb80 .part L_0x55d44e80edd0, 0, 1;
L_0x55d44e80ccb0 .part L_0x55d44e80eec0, 0, 1;
L_0x55d44e80cde0 .part L_0x55d44e80efb0, 0, 1;
L_0x55d44e80d3f0 .part L_0x55d44e80edd0, 1, 1;
L_0x55d44e80d520 .part L_0x55d44e80eec0, 1, 1;
L_0x55d44e80d650 .part L_0x55d44e80efb0, 1, 1;
L_0x55d44e80dd90 .part L_0x55d44e80edd0, 2, 1;
L_0x55d44e80dec0 .part L_0x55d44e80eec0, 2, 1;
L_0x55d44e80e040 .part L_0x55d44e80efb0, 2, 1;
L_0x55d44e80e610 .part L_0x55d44e80edd0, 3, 1;
L_0x55d44e80e7d0 .part L_0x55d44e80eec0, 3, 1;
L_0x55d44e80e990 .part L_0x55d44e80efb0, 3, 1;
L_0x55d44e80ebc0 .concat8 [ 1 1 1 1], L_0x55d44e80c620, L_0x55d44e80cf80, L_0x55d44e80d830, L_0x55d44e80e1e0;
L_0x55d44e80ec60 .concat8 [ 1 1 1 1], L_0x55d44e80ca70, L_0x55d44e80d2e0, L_0x55d44e80dc80, L_0x55d44e80e500;
S_0x55d44dcb04f0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dcb0940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e80c1c0 .functor XOR 1, L_0x55d44e80cb80, L_0x55d44e80ccb0, C4<0>, C4<0>;
L_0x55d44e80c620 .functor XOR 1, L_0x55d44e80c1c0, L_0x55d44e80cde0, C4<0>, C4<0>;
L_0x55d44e80c6e0 .functor AND 1, L_0x55d44e80cb80, L_0x55d44e80ccb0, C4<1>, C4<1>;
L_0x55d44e80c7f0 .functor AND 1, L_0x55d44e80cb80, L_0x55d44e80cde0, C4<1>, C4<1>;
L_0x55d44e80c8b0 .functor OR 1, L_0x55d44e80c6e0, L_0x55d44e80c7f0, C4<0>, C4<0>;
L_0x55d44e80c9c0 .functor AND 1, L_0x55d44e80cde0, L_0x55d44e80ccb0, C4<1>, C4<1>;
L_0x55d44e80ca70 .functor OR 1, L_0x55d44e80c8b0, L_0x55d44e80c9c0, C4<0>, C4<0>;
v0x55d44d478b00_0 .net *"_s0", 0 0, L_0x55d44e80c1c0;  1 drivers
v0x55d44d469200_0 .net *"_s10", 0 0, L_0x55d44e80c9c0;  1 drivers
v0x55d44d472050_0 .net *"_s4", 0 0, L_0x55d44e80c6e0;  1 drivers
v0x55d44d46f100_0 .net *"_s6", 0 0, L_0x55d44e80c7f0;  1 drivers
v0x55d44d46c1b0_0 .net *"_s8", 0 0, L_0x55d44e80c8b0;  1 drivers
v0x55d44d45c7c0_0 .net "a", 0 0, L_0x55d44e80cb80;  1 drivers
v0x55d44d465610_0 .net "b", 0 0, L_0x55d44e80ccb0;  1 drivers
v0x55d44d4626c0_0 .net "ca", 0 0, L_0x55d44e80ca70;  1 drivers
v0x55d44d45f770_0 .net "cin", 0 0, L_0x55d44e80cde0;  1 drivers
v0x55d44d44f260_0 .net "sum", 0 0, L_0x55d44e80c620;  1 drivers
S_0x55d44dc49720 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dcb0940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e80cf10 .functor XOR 1, L_0x55d44e80d3f0, L_0x55d44e80d520, C4<0>, C4<0>;
L_0x55d44e80cf80 .functor XOR 1, L_0x55d44e80cf10, L_0x55d44e80d650, C4<0>, C4<0>;
L_0x55d44e80cff0 .functor AND 1, L_0x55d44e80d3f0, L_0x55d44e80d520, C4<1>, C4<1>;
L_0x55d44e80d060 .functor AND 1, L_0x55d44e80d3f0, L_0x55d44e80d650, C4<1>, C4<1>;
L_0x55d44e80d120 .functor OR 1, L_0x55d44e80cff0, L_0x55d44e80d060, C4<0>, C4<0>;
L_0x55d44e80d230 .functor AND 1, L_0x55d44e80d650, L_0x55d44e80d520, C4<1>, C4<1>;
L_0x55d44e80d2e0 .functor OR 1, L_0x55d44e80d120, L_0x55d44e80d230, C4<0>, C4<0>;
v0x55d44d4580b0_0 .net *"_s0", 0 0, L_0x55d44e80cf10;  1 drivers
v0x55d44d455160_0 .net *"_s10", 0 0, L_0x55d44e80d230;  1 drivers
v0x55d44d452210_0 .net *"_s4", 0 0, L_0x55d44e80cff0;  1 drivers
v0x55d44d442910_0 .net *"_s6", 0 0, L_0x55d44e80d060;  1 drivers
v0x55d44d44b760_0 .net *"_s8", 0 0, L_0x55d44e80d120;  1 drivers
v0x55d44d4458c0_0 .net "a", 0 0, L_0x55d44e80d3f0;  1 drivers
v0x55d44d435fc0_0 .net "b", 0 0, L_0x55d44e80d520;  1 drivers
v0x55d44d43ee10_0 .net "ca", 0 0, L_0x55d44e80d2e0;  1 drivers
v0x55d44d43bec0_0 .net "cin", 0 0, L_0x55d44e80d650;  1 drivers
v0x55d44d438f70_0 .net "sum", 0 0, L_0x55d44e80cf80;  1 drivers
S_0x55d44dc7ca90 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dcb0940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e80d7c0 .functor XOR 1, L_0x55d44e80dd90, L_0x55d44e80dec0, C4<0>, C4<0>;
L_0x55d44e80d830 .functor XOR 1, L_0x55d44e80d7c0, L_0x55d44e80e040, C4<0>, C4<0>;
L_0x55d44e80d8f0 .functor AND 1, L_0x55d44e80dd90, L_0x55d44e80dec0, C4<1>, C4<1>;
L_0x55d44e80da00 .functor AND 1, L_0x55d44e80dd90, L_0x55d44e80e040, C4<1>, C4<1>;
L_0x55d44e80dac0 .functor OR 1, L_0x55d44e80d8f0, L_0x55d44e80da00, C4<0>, C4<0>;
L_0x55d44e80dbd0 .functor AND 1, L_0x55d44e80e040, L_0x55d44e80dec0, C4<1>, C4<1>;
L_0x55d44e80dc80 .functor OR 1, L_0x55d44e80dac0, L_0x55d44e80dbd0, C4<0>, C4<0>;
v0x55d44d429580_0 .net *"_s0", 0 0, L_0x55d44e80d7c0;  1 drivers
v0x55d44d4323d0_0 .net *"_s10", 0 0, L_0x55d44e80dbd0;  1 drivers
v0x55d44d42f480_0 .net *"_s4", 0 0, L_0x55d44e80d8f0;  1 drivers
v0x55d44d42c530_0 .net *"_s6", 0 0, L_0x55d44e80da00;  1 drivers
v0x55d44d41b220_0 .net *"_s8", 0 0, L_0x55d44e80dac0;  1 drivers
v0x55d44d424070_0 .net "a", 0 0, L_0x55d44e80dd90;  1 drivers
v0x55d44d421120_0 .net "b", 0 0, L_0x55d44e80dec0;  1 drivers
v0x55d44d41e1d0_0 .net "ca", 0 0, L_0x55d44e80dc80;  1 drivers
v0x55d44d40e8d0_0 .net "cin", 0 0, L_0x55d44e80e040;  1 drivers
v0x55d44d417720_0 .net "sum", 0 0, L_0x55d44e80d830;  1 drivers
S_0x55d44dc89490 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dcb0940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e80e170 .functor XOR 1, L_0x55d44e80e610, L_0x55d44e80e7d0, C4<0>, C4<0>;
L_0x55d44e80e1e0 .functor XOR 1, L_0x55d44e80e170, L_0x55d44e80e990, C4<0>, C4<0>;
L_0x55d44e80e250 .functor AND 1, L_0x55d44e80e610, L_0x55d44e80e7d0, C4<1>, C4<1>;
L_0x55d44e80e2c0 .functor AND 1, L_0x55d44e80e610, L_0x55d44e80e990, C4<1>, C4<1>;
L_0x55d44e80e380 .functor OR 1, L_0x55d44e80e250, L_0x55d44e80e2c0, C4<0>, C4<0>;
L_0x55d44e80e490 .functor AND 1, L_0x55d44e80e990, L_0x55d44e80e7d0, C4<1>, C4<1>;
L_0x55d44e80e500 .functor OR 1, L_0x55d44e80e380, L_0x55d44e80e490, C4<0>, C4<0>;
v0x55d44d411880_0 .net *"_s0", 0 0, L_0x55d44e80e170;  1 drivers
v0x55d44d401f80_0 .net *"_s10", 0 0, L_0x55d44e80e490;  1 drivers
v0x55d44d40add0_0 .net *"_s4", 0 0, L_0x55d44e80e250;  1 drivers
v0x55d44d407e80_0 .net *"_s6", 0 0, L_0x55d44e80e2c0;  1 drivers
v0x55d44d404f30_0 .net *"_s8", 0 0, L_0x55d44e80e380;  1 drivers
v0x55d44d3f5540_0 .net "a", 0 0, L_0x55d44e80e610;  1 drivers
v0x55d44d3fe390_0 .net "b", 0 0, L_0x55d44e80e7d0;  1 drivers
v0x55d44d3fb440_0 .net "ca", 0 0, L_0x55d44e80e500;  1 drivers
v0x55d44d3f84f0_0 .net "cin", 0 0, L_0x55d44e80e990;  1 drivers
v0x55d44d3e7fe0_0 .net "sum", 0 0, L_0x55d44e80e1e0;  1 drivers
S_0x55d44dc88b90 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44dd257d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d354220_0 .net "a", 3 0, L_0x55d44e811890;  1 drivers
v0x55d44d3512d0_0 .net "b", 3 0, L_0x55d44e811930;  1 drivers
v0x55d44d34e380_0 .net "ca", 3 0, L_0x55d44e811720;  1 drivers
v0x55d44d33ea80_0 .net "cin", 3 0, L_0x55d44e811a20;  1 drivers
v0x55d44d3478d0_0 .net "sum", 3 0, L_0x55d44e811680;  1 drivers
L_0x55d44e80f640 .part L_0x55d44e811890, 0, 1;
L_0x55d44e80f770 .part L_0x55d44e811930, 0, 1;
L_0x55d44e80f8a0 .part L_0x55d44e811a20, 0, 1;
L_0x55d44e80feb0 .part L_0x55d44e811890, 1, 1;
L_0x55d44e80ffe0 .part L_0x55d44e811930, 1, 1;
L_0x55d44e810110 .part L_0x55d44e811a20, 1, 1;
L_0x55d44e810850 .part L_0x55d44e811890, 2, 1;
L_0x55d44e810980 .part L_0x55d44e811930, 2, 1;
L_0x55d44e810b00 .part L_0x55d44e811a20, 2, 1;
L_0x55d44e8110d0 .part L_0x55d44e811890, 3, 1;
L_0x55d44e811290 .part L_0x55d44e811930, 3, 1;
L_0x55d44e811450 .part L_0x55d44e811a20, 3, 1;
L_0x55d44e811680 .concat8 [ 1 1 1 1], L_0x55d44e80f0e0, L_0x55d44e80fa40, L_0x55d44e8102f0, L_0x55d44e810ca0;
L_0x55d44e811720 .concat8 [ 1 1 1 1], L_0x55d44e80f530, L_0x55d44e80fda0, L_0x55d44e810740, L_0x55d44e810fc0;
S_0x55d44dc56240 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dc88b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e80eb50 .functor XOR 1, L_0x55d44e80f640, L_0x55d44e80f770, C4<0>, C4<0>;
L_0x55d44e80f0e0 .functor XOR 1, L_0x55d44e80eb50, L_0x55d44e80f8a0, C4<0>, C4<0>;
L_0x55d44e80f1a0 .functor AND 1, L_0x55d44e80f640, L_0x55d44e80f770, C4<1>, C4<1>;
L_0x55d44e80f2b0 .functor AND 1, L_0x55d44e80f640, L_0x55d44e80f8a0, C4<1>, C4<1>;
L_0x55d44e80f370 .functor OR 1, L_0x55d44e80f1a0, L_0x55d44e80f2b0, C4<0>, C4<0>;
L_0x55d44e80f480 .functor AND 1, L_0x55d44e80f8a0, L_0x55d44e80f770, C4<1>, C4<1>;
L_0x55d44e80f530 .functor OR 1, L_0x55d44e80f370, L_0x55d44e80f480, C4<0>, C4<0>;
v0x55d44d3de640_0 .net *"_s0", 0 0, L_0x55d44e80eb50;  1 drivers
v0x55d44d3ced40_0 .net *"_s10", 0 0, L_0x55d44e80f480;  1 drivers
v0x55d44d3d7b90_0 .net *"_s4", 0 0, L_0x55d44e80f1a0;  1 drivers
v0x55d44d3d4c40_0 .net *"_s6", 0 0, L_0x55d44e80f2b0;  1 drivers
v0x55d44d3d1cf0_0 .net *"_s8", 0 0, L_0x55d44e80f370;  1 drivers
v0x55d44d3c2300_0 .net "a", 0 0, L_0x55d44e80f640;  1 drivers
v0x55d44d3cb150_0 .net "b", 0 0, L_0x55d44e80f770;  1 drivers
v0x55d44d3c8200_0 .net "ca", 0 0, L_0x55d44e80f530;  1 drivers
v0x55d44d3c52b0_0 .net "cin", 0 0, L_0x55d44e80f8a0;  1 drivers
v0x55d44d3b2650_0 .net "sum", 0 0, L_0x55d44e80f0e0;  1 drivers
S_0x55d44dc55940 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dc88b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e80f9d0 .functor XOR 1, L_0x55d44e80feb0, L_0x55d44e80ffe0, C4<0>, C4<0>;
L_0x55d44e80fa40 .functor XOR 1, L_0x55d44e80f9d0, L_0x55d44e810110, C4<0>, C4<0>;
L_0x55d44e80fab0 .functor AND 1, L_0x55d44e80feb0, L_0x55d44e80ffe0, C4<1>, C4<1>;
L_0x55d44e80fb20 .functor AND 1, L_0x55d44e80feb0, L_0x55d44e810110, C4<1>, C4<1>;
L_0x55d44e80fbe0 .functor OR 1, L_0x55d44e80fab0, L_0x55d44e80fb20, C4<0>, C4<0>;
L_0x55d44e80fcf0 .functor AND 1, L_0x55d44e810110, L_0x55d44e80ffe0, C4<1>, C4<1>;
L_0x55d44e80fda0 .functor OR 1, L_0x55d44e80fbe0, L_0x55d44e80fcf0, C4<0>, C4<0>;
v0x55d44d3bb4a0_0 .net *"_s0", 0 0, L_0x55d44e80f9d0;  1 drivers
v0x55d44d3b8550_0 .net *"_s10", 0 0, L_0x55d44e80fcf0;  1 drivers
v0x55d44d3b5600_0 .net *"_s4", 0 0, L_0x55d44e80fab0;  1 drivers
v0x55d44d3a5d00_0 .net *"_s6", 0 0, L_0x55d44e80fb20;  1 drivers
v0x55d44d3aeb50_0 .net *"_s8", 0 0, L_0x55d44e80fbe0;  1 drivers
v0x55d44d3a8cb0_0 .net "a", 0 0, L_0x55d44e80feb0;  1 drivers
v0x55d44d3993b0_0 .net "b", 0 0, L_0x55d44e80ffe0;  1 drivers
v0x55d44d3a2200_0 .net "ca", 0 0, L_0x55d44e80fda0;  1 drivers
v0x55d44d39f2b0_0 .net "cin", 0 0, L_0x55d44e810110;  1 drivers
v0x55d44d39c360_0 .net "sum", 0 0, L_0x55d44e80fa40;  1 drivers
S_0x55d44dc15810 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dc88b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e810280 .functor XOR 1, L_0x55d44e810850, L_0x55d44e810980, C4<0>, C4<0>;
L_0x55d44e8102f0 .functor XOR 1, L_0x55d44e810280, L_0x55d44e810b00, C4<0>, C4<0>;
L_0x55d44e8103b0 .functor AND 1, L_0x55d44e810850, L_0x55d44e810980, C4<1>, C4<1>;
L_0x55d44e8104c0 .functor AND 1, L_0x55d44e810850, L_0x55d44e810b00, C4<1>, C4<1>;
L_0x55d44e810580 .functor OR 1, L_0x55d44e8103b0, L_0x55d44e8104c0, C4<0>, C4<0>;
L_0x55d44e810690 .functor AND 1, L_0x55d44e810b00, L_0x55d44e810980, C4<1>, C4<1>;
L_0x55d44e810740 .functor OR 1, L_0x55d44e810580, L_0x55d44e810690, C4<0>, C4<0>;
v0x55d44d38c970_0 .net *"_s0", 0 0, L_0x55d44e810280;  1 drivers
v0x55d44d3957c0_0 .net *"_s10", 0 0, L_0x55d44e810690;  1 drivers
v0x55d44d392870_0 .net *"_s4", 0 0, L_0x55d44e8103b0;  1 drivers
v0x55d44d38f920_0 .net *"_s6", 0 0, L_0x55d44e8104c0;  1 drivers
v0x55d44d37f410_0 .net *"_s8", 0 0, L_0x55d44e810580;  1 drivers
v0x55d44d388260_0 .net "a", 0 0, L_0x55d44e810850;  1 drivers
v0x55d44d385310_0 .net "b", 0 0, L_0x55d44e810980;  1 drivers
v0x55d44d3823c0_0 .net "ca", 0 0, L_0x55d44e810740;  1 drivers
v0x55d44d372ac0_0 .net "cin", 0 0, L_0x55d44e810b00;  1 drivers
v0x55d44d37b910_0 .net "sum", 0 0, L_0x55d44e8102f0;  1 drivers
S_0x55d44dc22200 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dc88b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e810c30 .functor XOR 1, L_0x55d44e8110d0, L_0x55d44e811290, C4<0>, C4<0>;
L_0x55d44e810ca0 .functor XOR 1, L_0x55d44e810c30, L_0x55d44e811450, C4<0>, C4<0>;
L_0x55d44e810d10 .functor AND 1, L_0x55d44e8110d0, L_0x55d44e811290, C4<1>, C4<1>;
L_0x55d44e810d80 .functor AND 1, L_0x55d44e8110d0, L_0x55d44e811450, C4<1>, C4<1>;
L_0x55d44e810e40 .functor OR 1, L_0x55d44e810d10, L_0x55d44e810d80, C4<0>, C4<0>;
L_0x55d44e810f50 .functor AND 1, L_0x55d44e811450, L_0x55d44e811290, C4<1>, C4<1>;
L_0x55d44e810fc0 .functor OR 1, L_0x55d44e810e40, L_0x55d44e810f50, C4<0>, C4<0>;
v0x55d44d375a70_0 .net *"_s0", 0 0, L_0x55d44e810c30;  1 drivers
v0x55d44d366170_0 .net *"_s10", 0 0, L_0x55d44e810f50;  1 drivers
v0x55d44d36efc0_0 .net *"_s4", 0 0, L_0x55d44e810d10;  1 drivers
v0x55d44d36c070_0 .net *"_s6", 0 0, L_0x55d44e810d80;  1 drivers
v0x55d44d369120_0 .net *"_s8", 0 0, L_0x55d44e810e40;  1 drivers
v0x55d44d359730_0 .net "a", 0 0, L_0x55d44e8110d0;  1 drivers
v0x55d44d362580_0 .net "b", 0 0, L_0x55d44e811290;  1 drivers
v0x55d44d35f630_0 .net "ca", 0 0, L_0x55d44e810fc0;  1 drivers
v0x55d44d35c6e0_0 .net "cin", 0 0, L_0x55d44e811450;  1 drivers
v0x55d44d34b3d0_0 .net "sum", 0 0, L_0x55d44e810ca0;  1 drivers
S_0x55d44dc21900 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44dd257d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e63d3a0_0 .net "a", 3 0, L_0x55d44e814230;  1 drivers
v0x55d44e63a450_0 .net "b", 3 0, L_0x55d44e814360;  1 drivers
v0x55d44e637500_0 .net "ca", 3 0, L_0x55d44e8140c0;  1 drivers
v0x55d44e627c00_0 .net "cin", 3 0, L_0x55d44e814490;  1 drivers
v0x55d44e630a50_0 .net "sum", 3 0, L_0x55d44e814020;  1 drivers
L_0x55d44e811fe0 .part L_0x55d44e814230, 0, 1;
L_0x55d44e812110 .part L_0x55d44e814360, 0, 1;
L_0x55d44e812240 .part L_0x55d44e814490, 0, 1;
L_0x55d44e812850 .part L_0x55d44e814230, 1, 1;
L_0x55d44e812980 .part L_0x55d44e814360, 1, 1;
L_0x55d44e812ab0 .part L_0x55d44e814490, 1, 1;
L_0x55d44e8131f0 .part L_0x55d44e814230, 2, 1;
L_0x55d44e813320 .part L_0x55d44e814360, 2, 1;
L_0x55d44e8134a0 .part L_0x55d44e814490, 2, 1;
L_0x55d44e813a70 .part L_0x55d44e814230, 3, 1;
L_0x55d44e813c30 .part L_0x55d44e814360, 3, 1;
L_0x55d44e813df0 .part L_0x55d44e814490, 3, 1;
L_0x55d44e814020 .concat8 [ 1 1 1 1], L_0x55d44e811ac0, L_0x55d44e8123e0, L_0x55d44e812c90, L_0x55d44e813640;
L_0x55d44e8140c0 .concat8 [ 1 1 1 1], L_0x55d44e811ed0, L_0x55d44e812740, L_0x55d44e8130e0, L_0x55d44e813960;
S_0x55d44dbeefc0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dc21900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e811610 .functor XOR 1, L_0x55d44e811fe0, L_0x55d44e812110, C4<0>, C4<0>;
L_0x55d44e811ac0 .functor XOR 1, L_0x55d44e811610, L_0x55d44e812240, C4<0>, C4<0>;
L_0x55d44e811b80 .functor AND 1, L_0x55d44e811fe0, L_0x55d44e812110, C4<1>, C4<1>;
L_0x55d44e811c90 .functor AND 1, L_0x55d44e811fe0, L_0x55d44e812240, C4<1>, C4<1>;
L_0x55d44e811d50 .functor OR 1, L_0x55d44e811b80, L_0x55d44e811c90, C4<0>, C4<0>;
L_0x55d44e811e60 .functor AND 1, L_0x55d44e812240, L_0x55d44e812110, C4<1>, C4<1>;
L_0x55d44e811ed0 .functor OR 1, L_0x55d44e811d50, L_0x55d44e811e60, C4<0>, C4<0>;
v0x55d44d341a30_0 .net *"_s0", 0 0, L_0x55d44e811610;  1 drivers
v0x55d44d332130_0 .net *"_s10", 0 0, L_0x55d44e811e60;  1 drivers
v0x55d44d33af80_0 .net *"_s4", 0 0, L_0x55d44e811b80;  1 drivers
v0x55d44d338030_0 .net *"_s6", 0 0, L_0x55d44e811c90;  1 drivers
v0x55d44d3350e0_0 .net *"_s8", 0 0, L_0x55d44e811d50;  1 drivers
v0x55d44d3256f0_0 .net "a", 0 0, L_0x55d44e811fe0;  1 drivers
v0x55d44d32e540_0 .net "b", 0 0, L_0x55d44e812110;  1 drivers
v0x55d44d32b5f0_0 .net "ca", 0 0, L_0x55d44e811ed0;  1 drivers
v0x55d44d3286a0_0 .net "cin", 0 0, L_0x55d44e812240;  1 drivers
v0x55d44d318190_0 .net "sum", 0 0, L_0x55d44e811ac0;  1 drivers
S_0x55d44dbee6c0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dc21900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e812370 .functor XOR 1, L_0x55d44e812850, L_0x55d44e812980, C4<0>, C4<0>;
L_0x55d44e8123e0 .functor XOR 1, L_0x55d44e812370, L_0x55d44e812ab0, C4<0>, C4<0>;
L_0x55d44e812450 .functor AND 1, L_0x55d44e812850, L_0x55d44e812980, C4<1>, C4<1>;
L_0x55d44e8124c0 .functor AND 1, L_0x55d44e812850, L_0x55d44e812ab0, C4<1>, C4<1>;
L_0x55d44e812580 .functor OR 1, L_0x55d44e812450, L_0x55d44e8124c0, C4<0>, C4<0>;
L_0x55d44e812690 .functor AND 1, L_0x55d44e812ab0, L_0x55d44e812980, C4<1>, C4<1>;
L_0x55d44e812740 .functor OR 1, L_0x55d44e812580, L_0x55d44e812690, C4<0>, C4<0>;
v0x55d44d320fe0_0 .net *"_s0", 0 0, L_0x55d44e812370;  1 drivers
v0x55d44d31e090_0 .net *"_s10", 0 0, L_0x55d44e812690;  1 drivers
v0x55d44d31b140_0 .net *"_s4", 0 0, L_0x55d44e812450;  1 drivers
v0x55d44d30b840_0 .net *"_s6", 0 0, L_0x55d44e8124c0;  1 drivers
v0x55d44d314690_0 .net *"_s8", 0 0, L_0x55d44e812580;  1 drivers
v0x55d44d30e7f0_0 .net "a", 0 0, L_0x55d44e812850;  1 drivers
v0x55d44d2feef0_0 .net "b", 0 0, L_0x55d44e812980;  1 drivers
v0x55d44d307d40_0 .net "ca", 0 0, L_0x55d44e812740;  1 drivers
v0x55d44d304df0_0 .net "cin", 0 0, L_0x55d44e812ab0;  1 drivers
v0x55d44d301ea0_0 .net "sum", 0 0, L_0x55d44e8123e0;  1 drivers
S_0x55d44dbdf6e0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dc21900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e812c20 .functor XOR 1, L_0x55d44e8131f0, L_0x55d44e813320, C4<0>, C4<0>;
L_0x55d44e812c90 .functor XOR 1, L_0x55d44e812c20, L_0x55d44e8134a0, C4<0>, C4<0>;
L_0x55d44e812d50 .functor AND 1, L_0x55d44e8131f0, L_0x55d44e813320, C4<1>, C4<1>;
L_0x55d44e812e60 .functor AND 1, L_0x55d44e8131f0, L_0x55d44e8134a0, C4<1>, C4<1>;
L_0x55d44e812f20 .functor OR 1, L_0x55d44e812d50, L_0x55d44e812e60, C4<0>, C4<0>;
L_0x55d44e813030 .functor AND 1, L_0x55d44e8134a0, L_0x55d44e813320, C4<1>, C4<1>;
L_0x55d44e8130e0 .functor OR 1, L_0x55d44e812f20, L_0x55d44e813030, C4<0>, C4<0>;
v0x55d44d2f24b0_0 .net *"_s0", 0 0, L_0x55d44e812c20;  1 drivers
v0x55d44d2fb300_0 .net *"_s10", 0 0, L_0x55d44e813030;  1 drivers
v0x55d44d2f83b0_0 .net *"_s4", 0 0, L_0x55d44e812d50;  1 drivers
v0x55d44d2f5460_0 .net *"_s6", 0 0, L_0x55d44e812e60;  1 drivers
v0x55d44e667790_0 .net *"_s8", 0 0, L_0x55d44e812f20;  1 drivers
v0x55d44e6705e0_0 .net "a", 0 0, L_0x55d44e8131f0;  1 drivers
v0x55d44e66d690_0 .net "b", 0 0, L_0x55d44e813320;  1 drivers
v0x55d44e66a740_0 .net "ca", 0 0, L_0x55d44e8130e0;  1 drivers
v0x55d44e65ae40_0 .net "cin", 0 0, L_0x55d44e8134a0;  1 drivers
v0x55d44e663c90_0 .net "sum", 0 0, L_0x55d44e812c90;  1 drivers
S_0x55d44db784d0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dc21900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8135d0 .functor XOR 1, L_0x55d44e813a70, L_0x55d44e813c30, C4<0>, C4<0>;
L_0x55d44e813640 .functor XOR 1, L_0x55d44e8135d0, L_0x55d44e813df0, C4<0>, C4<0>;
L_0x55d44e8136b0 .functor AND 1, L_0x55d44e813a70, L_0x55d44e813c30, C4<1>, C4<1>;
L_0x55d44e813720 .functor AND 1, L_0x55d44e813a70, L_0x55d44e813df0, C4<1>, C4<1>;
L_0x55d44e8137e0 .functor OR 1, L_0x55d44e8136b0, L_0x55d44e813720, C4<0>, C4<0>;
L_0x55d44e8138f0 .functor AND 1, L_0x55d44e813df0, L_0x55d44e813c30, C4<1>, C4<1>;
L_0x55d44e813960 .functor OR 1, L_0x55d44e8137e0, L_0x55d44e8138f0, C4<0>, C4<0>;
v0x55d44e65ddf0_0 .net *"_s0", 0 0, L_0x55d44e8135d0;  1 drivers
v0x55d44e64e4f0_0 .net *"_s10", 0 0, L_0x55d44e8138f0;  1 drivers
v0x55d44e657340_0 .net *"_s4", 0 0, L_0x55d44e8136b0;  1 drivers
v0x55d44e6543f0_0 .net *"_s6", 0 0, L_0x55d44e813720;  1 drivers
v0x55d44e6514a0_0 .net *"_s8", 0 0, L_0x55d44e8137e0;  1 drivers
v0x55d44e641ab0_0 .net "a", 0 0, L_0x55d44e813a70;  1 drivers
v0x55d44e64a900_0 .net "b", 0 0, L_0x55d44e813c30;  1 drivers
v0x55d44e6479b0_0 .net "ca", 0 0, L_0x55d44e813960;  1 drivers
v0x55d44e644a60_0 .net "cin", 0 0, L_0x55d44e813df0;  1 drivers
v0x55d44e634550_0 .net "sum", 0 0, L_0x55d44e813640;  1 drivers
S_0x55d44dbab840 .scope module, "FA_1" "thirtBitAdder" 5 14, 6 3 0, S_0x55d44de85bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44e0ebfb0_0 .net "a", 31 0, L_0x55d44e82b080;  1 drivers
v0x55d44e0f4e00_0 .net "b", 31 0, L_0x55d44e82b170;  1 drivers
v0x55d44e0f1eb0_0 .net "ca", 31 0, L_0x55d44e82aef0;  1 drivers
v0x55d44e0eef60_0 .net "cin", 31 0, L_0x55d44e82b260;  1 drivers
v0x55d44e0df660_0 .net "sum", 31 0, L_0x55d44e82adb0;  1 drivers
L_0x55d44e81fc90 .part L_0x55d44e82b080, 0, 16;
L_0x55d44e81fd30 .part L_0x55d44e82b170, 0, 16;
L_0x55d44e81fdd0 .part L_0x55d44e82b260, 0, 16;
L_0x55d44e82aaa0 .part L_0x55d44e82b080, 16, 16;
L_0x55d44e82ab90 .part L_0x55d44e82b170, 16, 16;
L_0x55d44e82ac80 .part L_0x55d44e82b260, 16, 16;
L_0x55d44e82adb0 .concat8 [ 16 16 0 0], L_0x55d44e81f990, L_0x55d44e82a7a0;
L_0x55d44e82aef0 .concat8 [ 16 16 0 0], L_0x55d44e81fa30, L_0x55d44e82a840;
S_0x55d44dbb8230 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44dbab840;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44e38c300_0 .net "a", 15 0, L_0x55d44e81fc90;  1 drivers
v0x55d44e386460_0 .net "b", 15 0, L_0x55d44e81fd30;  1 drivers
v0x55d44e376b60_0 .net "ca", 15 0, L_0x55d44e81fa30;  1 drivers
v0x55d44e37f9b0_0 .net "cin", 15 0, L_0x55d44e81fdd0;  1 drivers
v0x55d44e37ca60_0 .net "sum", 15 0, L_0x55d44e81f990;  1 drivers
L_0x55d44e8177a0 .part L_0x55d44e81fc90, 0, 4;
L_0x55d44e817840 .part L_0x55d44e81fd30, 0, 4;
L_0x55d44e8178e0 .part L_0x55d44e81fdd0, 0, 4;
L_0x55d44e81a130 .part L_0x55d44e81fc90, 4, 4;
L_0x55d44e81a220 .part L_0x55d44e81fd30, 4, 4;
L_0x55d44e81a310 .part L_0x55d44e81fdd0, 4, 4;
L_0x55d44e81cbf0 .part L_0x55d44e81fc90, 8, 4;
L_0x55d44e81cc90 .part L_0x55d44e81fd30, 8, 4;
L_0x55d44e81cd80 .part L_0x55d44e81fdd0, 8, 4;
L_0x55d44e81f590 .part L_0x55d44e81fc90, 12, 4;
L_0x55d44e81f6c0 .part L_0x55d44e81fd30, 12, 4;
L_0x55d44e81f7f0 .part L_0x55d44e81fdd0, 12, 4;
L_0x55d44e81f990 .concat8 [ 4 4 4 4], L_0x55d44e817540, L_0x55d44e819f20, L_0x55d44e81c9e0, L_0x55d44e81f380;
L_0x55d44e81fa30 .concat8 [ 4 4 4 4], L_0x55d44e8175e0, L_0x55d44e819fc0, L_0x55d44e81ca80, L_0x55d44e81f420;
S_0x55d44dbb7930 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44dbb8230;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e57ae30_0 .net "a", 3 0, L_0x55d44e8177a0;  1 drivers
v0x55d44e577ee0_0 .net "b", 3 0, L_0x55d44e817840;  1 drivers
v0x55d44e574f90_0 .net "ca", 3 0, L_0x55d44e8175e0;  1 drivers
v0x55d44e564a80_0 .net "cin", 3 0, L_0x55d44e8178e0;  1 drivers
v0x55d44e56d8d0_0 .net "sum", 3 0, L_0x55d44e817540;  1 drivers
L_0x55d44e8155a0 .part L_0x55d44e8177a0, 0, 1;
L_0x55d44e8156d0 .part L_0x55d44e817840, 0, 1;
L_0x55d44e815800 .part L_0x55d44e8178e0, 0, 1;
L_0x55d44e815e10 .part L_0x55d44e8177a0, 1, 1;
L_0x55d44e815f40 .part L_0x55d44e817840, 1, 1;
L_0x55d44e816070 .part L_0x55d44e8178e0, 1, 1;
L_0x55d44e816720 .part L_0x55d44e8177a0, 2, 1;
L_0x55d44e816850 .part L_0x55d44e817840, 2, 1;
L_0x55d44e816980 .part L_0x55d44e8178e0, 2, 1;
L_0x55d44e816f90 .part L_0x55d44e8177a0, 3, 1;
L_0x55d44e817150 .part L_0x55d44e817840, 3, 1;
L_0x55d44e817310 .part L_0x55d44e8178e0, 3, 1;
L_0x55d44e817540 .concat8 [ 1 1 1 1], L_0x55d44e813fb0, L_0x55d44e8159a0, L_0x55d44e816210, L_0x55d44e816b20;
L_0x55d44e8175e0 .concat8 [ 1 1 1 1], L_0x55d44e815490, L_0x55d44e815d00, L_0x55d44e816610, L_0x55d44e816e80;
S_0x55d44db84ff0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dbb7930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8145c0 .functor XOR 1, L_0x55d44e8155a0, L_0x55d44e8156d0, C4<0>, C4<0>;
L_0x55d44e813fb0 .functor XOR 1, L_0x55d44e8145c0, L_0x55d44e815800, C4<0>, C4<0>;
L_0x55d44e815140 .functor AND 1, L_0x55d44e8155a0, L_0x55d44e8156d0, C4<1>, C4<1>;
L_0x55d44e815250 .functor AND 1, L_0x55d44e8155a0, L_0x55d44e815800, C4<1>, C4<1>;
L_0x55d44e815310 .functor OR 1, L_0x55d44e815140, L_0x55d44e815250, C4<0>, C4<0>;
L_0x55d44e815420 .functor AND 1, L_0x55d44e815800, L_0x55d44e8156d0, C4<1>, C4<1>;
L_0x55d44e815490 .functor OR 1, L_0x55d44e815310, L_0x55d44e815420, C4<0>, C4<0>;
v0x55d44e609360_0 .net *"_s0", 0 0, L_0x55d44e8145c0;  1 drivers
v0x55d44e606410_0 .net *"_s10", 0 0, L_0x55d44e815420;  1 drivers
v0x55d44e5f3bc0_0 .net *"_s4", 0 0, L_0x55d44e815140;  1 drivers
v0x55d44e5fca10_0 .net *"_s6", 0 0, L_0x55d44e815250;  1 drivers
v0x55d44e5f6b70_0 .net *"_s8", 0 0, L_0x55d44e815310;  1 drivers
v0x55d44e5e7270_0 .net "a", 0 0, L_0x55d44e8155a0;  1 drivers
v0x55d44e5f00c0_0 .net "b", 0 0, L_0x55d44e8156d0;  1 drivers
v0x55d44e5ed170_0 .net "ca", 0 0, L_0x55d44e815490;  1 drivers
v0x55d44e5ea220_0 .net "cin", 0 0, L_0x55d44e815800;  1 drivers
v0x55d44e5da830_0 .net "sum", 0 0, L_0x55d44e813fb0;  1 drivers
S_0x55d44db846f0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dbb7930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e815930 .functor XOR 1, L_0x55d44e815e10, L_0x55d44e815f40, C4<0>, C4<0>;
L_0x55d44e8159a0 .functor XOR 1, L_0x55d44e815930, L_0x55d44e816070, C4<0>, C4<0>;
L_0x55d44e815a10 .functor AND 1, L_0x55d44e815e10, L_0x55d44e815f40, C4<1>, C4<1>;
L_0x55d44e815a80 .functor AND 1, L_0x55d44e815e10, L_0x55d44e816070, C4<1>, C4<1>;
L_0x55d44e815b40 .functor OR 1, L_0x55d44e815a10, L_0x55d44e815a80, C4<0>, C4<0>;
L_0x55d44e815c50 .functor AND 1, L_0x55d44e816070, L_0x55d44e815f40, C4<1>, C4<1>;
L_0x55d44e815d00 .functor OR 1, L_0x55d44e815b40, L_0x55d44e815c50, C4<0>, C4<0>;
v0x55d44e5e3680_0 .net *"_s0", 0 0, L_0x55d44e815930;  1 drivers
v0x55d44e5e0730_0 .net *"_s10", 0 0, L_0x55d44e815c50;  1 drivers
v0x55d44e5dd7e0_0 .net *"_s4", 0 0, L_0x55d44e815a10;  1 drivers
v0x55d44e5cd2d0_0 .net *"_s6", 0 0, L_0x55d44e815a80;  1 drivers
v0x55d44e5d6120_0 .net *"_s8", 0 0, L_0x55d44e815b40;  1 drivers
v0x55d44e5d31d0_0 .net "a", 0 0, L_0x55d44e815e10;  1 drivers
v0x55d44e5d0280_0 .net "b", 0 0, L_0x55d44e815f40;  1 drivers
v0x55d44e5c0980_0 .net "ca", 0 0, L_0x55d44e815d00;  1 drivers
v0x55d44e5c97d0_0 .net "cin", 0 0, L_0x55d44e816070;  1 drivers
v0x55d44e5c3930_0 .net "sum", 0 0, L_0x55d44e8159a0;  1 drivers
S_0x55d44db445c0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dbb7930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8161a0 .functor XOR 1, L_0x55d44e816720, L_0x55d44e816850, C4<0>, C4<0>;
L_0x55d44e816210 .functor XOR 1, L_0x55d44e8161a0, L_0x55d44e816980, C4<0>, C4<0>;
L_0x55d44e816280 .functor AND 1, L_0x55d44e816720, L_0x55d44e816850, C4<1>, C4<1>;
L_0x55d44e816390 .functor AND 1, L_0x55d44e816720, L_0x55d44e816980, C4<1>, C4<1>;
L_0x55d44e816450 .functor OR 1, L_0x55d44e816280, L_0x55d44e816390, C4<0>, C4<0>;
L_0x55d44e816560 .functor AND 1, L_0x55d44e816980, L_0x55d44e816850, C4<1>, C4<1>;
L_0x55d44e816610 .functor OR 1, L_0x55d44e816450, L_0x55d44e816560, C4<0>, C4<0>;
v0x55d44e5b4030_0 .net *"_s0", 0 0, L_0x55d44e8161a0;  1 drivers
v0x55d44e5bce80_0 .net *"_s10", 0 0, L_0x55d44e816560;  1 drivers
v0x55d44e5b9f30_0 .net *"_s4", 0 0, L_0x55d44e816280;  1 drivers
v0x55d44e5b6fe0_0 .net *"_s6", 0 0, L_0x55d44e816390;  1 drivers
v0x55d44e5a75f0_0 .net *"_s8", 0 0, L_0x55d44e816450;  1 drivers
v0x55d44e5b0440_0 .net "a", 0 0, L_0x55d44e816720;  1 drivers
v0x55d44e5ad4f0_0 .net "b", 0 0, L_0x55d44e816850;  1 drivers
v0x55d44e5aa5a0_0 .net "ca", 0 0, L_0x55d44e816610;  1 drivers
v0x55d44e597cc0_0 .net "cin", 0 0, L_0x55d44e816980;  1 drivers
v0x55d44e5a0b10_0 .net "sum", 0 0, L_0x55d44e816210;  1 drivers
S_0x55d44db50fb0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dbb7930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e816ab0 .functor XOR 1, L_0x55d44e816f90, L_0x55d44e817150, C4<0>, C4<0>;
L_0x55d44e816b20 .functor XOR 1, L_0x55d44e816ab0, L_0x55d44e817310, C4<0>, C4<0>;
L_0x55d44e816b90 .functor AND 1, L_0x55d44e816f90, L_0x55d44e817150, C4<1>, C4<1>;
L_0x55d44e816c00 .functor AND 1, L_0x55d44e816f90, L_0x55d44e817310, C4<1>, C4<1>;
L_0x55d44e816cc0 .functor OR 1, L_0x55d44e816b90, L_0x55d44e816c00, C4<0>, C4<0>;
L_0x55d44e816dd0 .functor AND 1, L_0x55d44e817310, L_0x55d44e817150, C4<1>, C4<1>;
L_0x55d44e816e80 .functor OR 1, L_0x55d44e816cc0, L_0x55d44e816dd0, C4<0>, C4<0>;
v0x55d44e59dbc0_0 .net *"_s0", 0 0, L_0x55d44e816ab0;  1 drivers
v0x55d44e59ac70_0 .net *"_s10", 0 0, L_0x55d44e816dd0;  1 drivers
v0x55d44e58b370_0 .net *"_s4", 0 0, L_0x55d44e816b90;  1 drivers
v0x55d44e5941c0_0 .net *"_s6", 0 0, L_0x55d44e816c00;  1 drivers
v0x55d44e58e320_0 .net *"_s8", 0 0, L_0x55d44e816cc0;  1 drivers
v0x55d44e57ea20_0 .net "a", 0 0, L_0x55d44e816f90;  1 drivers
v0x55d44e587870_0 .net "b", 0 0, L_0x55d44e817150;  1 drivers
v0x55d44e584920_0 .net "ca", 0 0, L_0x55d44e816e80;  1 drivers
v0x55d44e5819d0_0 .net "cin", 0 0, L_0x55d44e817310;  1 drivers
v0x55d44e571fe0_0 .net "sum", 0 0, L_0x55d44e816b20;  1 drivers
S_0x55d44db506b0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44dbb8230;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e4dda20_0 .net "a", 3 0, L_0x55d44e81a130;  1 drivers
v0x55d44e4daad0_0 .net "b", 3 0, L_0x55d44e81a220;  1 drivers
v0x55d44e4c79d0_0 .net "ca", 3 0, L_0x55d44e819fc0;  1 drivers
v0x55d44e4d0820_0 .net "cin", 3 0, L_0x55d44e81a310;  1 drivers
v0x55d44e4ca980_0 .net "sum", 3 0, L_0x55d44e819f20;  1 drivers
L_0x55d44e817ee0 .part L_0x55d44e81a130, 0, 1;
L_0x55d44e818010 .part L_0x55d44e81a220, 0, 1;
L_0x55d44e818140 .part L_0x55d44e81a310, 0, 1;
L_0x55d44e818750 .part L_0x55d44e81a130, 1, 1;
L_0x55d44e818880 .part L_0x55d44e81a220, 1, 1;
L_0x55d44e8189b0 .part L_0x55d44e81a310, 1, 1;
L_0x55d44e8190f0 .part L_0x55d44e81a130, 2, 1;
L_0x55d44e819220 .part L_0x55d44e81a220, 2, 1;
L_0x55d44e8193a0 .part L_0x55d44e81a310, 2, 1;
L_0x55d44e819970 .part L_0x55d44e81a130, 3, 1;
L_0x55d44e819b30 .part L_0x55d44e81a220, 3, 1;
L_0x55d44e819cf0 .part L_0x55d44e81a310, 3, 1;
L_0x55d44e819f20 .concat8 [ 1 1 1 1], L_0x55d44e817980, L_0x55d44e8182e0, L_0x55d44e818b90, L_0x55d44e819540;
L_0x55d44e819fc0 .concat8 [ 1 1 1 1], L_0x55d44e817dd0, L_0x55d44e818640, L_0x55d44e818fe0, L_0x55d44e819860;
S_0x55d44db1dd70 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44db506b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8174d0 .functor XOR 1, L_0x55d44e817ee0, L_0x55d44e818010, C4<0>, C4<0>;
L_0x55d44e817980 .functor XOR 1, L_0x55d44e8174d0, L_0x55d44e818140, C4<0>, C4<0>;
L_0x55d44e817a40 .functor AND 1, L_0x55d44e817ee0, L_0x55d44e818010, C4<1>, C4<1>;
L_0x55d44e817b50 .functor AND 1, L_0x55d44e817ee0, L_0x55d44e818140, C4<1>, C4<1>;
L_0x55d44e817c10 .functor OR 1, L_0x55d44e817a40, L_0x55d44e817b50, C4<0>, C4<0>;
L_0x55d44e817d20 .functor AND 1, L_0x55d44e818140, L_0x55d44e818010, C4<1>, C4<1>;
L_0x55d44e817dd0 .functor OR 1, L_0x55d44e817c10, L_0x55d44e817d20, C4<0>, C4<0>;
v0x55d44e56a980_0 .net *"_s0", 0 0, L_0x55d44e8174d0;  1 drivers
v0x55d44e567a30_0 .net *"_s10", 0 0, L_0x55d44e817d20;  1 drivers
v0x55d44e558130_0 .net *"_s4", 0 0, L_0x55d44e817a40;  1 drivers
v0x55d44e560f80_0 .net *"_s6", 0 0, L_0x55d44e817b50;  1 drivers
v0x55d44e55b0e0_0 .net *"_s8", 0 0, L_0x55d44e817c10;  1 drivers
v0x55d44e54b7e0_0 .net "a", 0 0, L_0x55d44e817ee0;  1 drivers
v0x55d44e554630_0 .net "b", 0 0, L_0x55d44e818010;  1 drivers
v0x55d44e5516e0_0 .net "ca", 0 0, L_0x55d44e817dd0;  1 drivers
v0x55d44e54e790_0 .net "cin", 0 0, L_0x55d44e818140;  1 drivers
v0x55d44e53eda0_0 .net "sum", 0 0, L_0x55d44e817980;  1 drivers
S_0x55d44db1d470 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44db506b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e818270 .functor XOR 1, L_0x55d44e818750, L_0x55d44e818880, C4<0>, C4<0>;
L_0x55d44e8182e0 .functor XOR 1, L_0x55d44e818270, L_0x55d44e8189b0, C4<0>, C4<0>;
L_0x55d44e818350 .functor AND 1, L_0x55d44e818750, L_0x55d44e818880, C4<1>, C4<1>;
L_0x55d44e8183c0 .functor AND 1, L_0x55d44e818750, L_0x55d44e8189b0, C4<1>, C4<1>;
L_0x55d44e818480 .functor OR 1, L_0x55d44e818350, L_0x55d44e8183c0, C4<0>, C4<0>;
L_0x55d44e818590 .functor AND 1, L_0x55d44e8189b0, L_0x55d44e818880, C4<1>, C4<1>;
L_0x55d44e818640 .functor OR 1, L_0x55d44e818480, L_0x55d44e818590, C4<0>, C4<0>;
v0x55d44e547bf0_0 .net *"_s0", 0 0, L_0x55d44e818270;  1 drivers
v0x55d44e544ca0_0 .net *"_s10", 0 0, L_0x55d44e818590;  1 drivers
v0x55d44e541d50_0 .net *"_s4", 0 0, L_0x55d44e818350;  1 drivers
v0x55d44e530a40_0 .net *"_s6", 0 0, L_0x55d44e8183c0;  1 drivers
v0x55d44e539890_0 .net *"_s8", 0 0, L_0x55d44e818480;  1 drivers
v0x55d44e536940_0 .net "a", 0 0, L_0x55d44e818750;  1 drivers
v0x55d44e5240f0_0 .net "b", 0 0, L_0x55d44e818880;  1 drivers
v0x55d44e52cf40_0 .net "ca", 0 0, L_0x55d44e818640;  1 drivers
v0x55d44e5270a0_0 .net "cin", 0 0, L_0x55d44e8189b0;  1 drivers
v0x55d44e5177a0_0 .net "sum", 0 0, L_0x55d44e8182e0;  1 drivers
S_0x55d44db0eff0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44db506b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e818b20 .functor XOR 1, L_0x55d44e8190f0, L_0x55d44e819220, C4<0>, C4<0>;
L_0x55d44e818b90 .functor XOR 1, L_0x55d44e818b20, L_0x55d44e8193a0, C4<0>, C4<0>;
L_0x55d44e818c50 .functor AND 1, L_0x55d44e8190f0, L_0x55d44e819220, C4<1>, C4<1>;
L_0x55d44e818d60 .functor AND 1, L_0x55d44e8190f0, L_0x55d44e8193a0, C4<1>, C4<1>;
L_0x55d44e818e20 .functor OR 1, L_0x55d44e818c50, L_0x55d44e818d60, C4<0>, C4<0>;
L_0x55d44e818f30 .functor AND 1, L_0x55d44e8193a0, L_0x55d44e819220, C4<1>, C4<1>;
L_0x55d44e818fe0 .functor OR 1, L_0x55d44e818e20, L_0x55d44e818f30, C4<0>, C4<0>;
v0x55d44e5205f0_0 .net *"_s0", 0 0, L_0x55d44e818b20;  1 drivers
v0x55d44e51d6a0_0 .net *"_s10", 0 0, L_0x55d44e818f30;  1 drivers
v0x55d44e51a750_0 .net *"_s4", 0 0, L_0x55d44e818c50;  1 drivers
v0x55d44e50ad60_0 .net *"_s6", 0 0, L_0x55d44e818d60;  1 drivers
v0x55d44e513bb0_0 .net *"_s8", 0 0, L_0x55d44e818e20;  1 drivers
v0x55d44e510c60_0 .net "a", 0 0, L_0x55d44e8190f0;  1 drivers
v0x55d44e50dd10_0 .net "b", 0 0, L_0x55d44e819220;  1 drivers
v0x55d44e4fd800_0 .net "ca", 0 0, L_0x55d44e818fe0;  1 drivers
v0x55d44e506650_0 .net "cin", 0 0, L_0x55d44e8193a0;  1 drivers
v0x55d44e503700_0 .net "sum", 0 0, L_0x55d44e818b90;  1 drivers
S_0x55d44daa7de0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44db506b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8194d0 .functor XOR 1, L_0x55d44e819970, L_0x55d44e819b30, C4<0>, C4<0>;
L_0x55d44e819540 .functor XOR 1, L_0x55d44e8194d0, L_0x55d44e819cf0, C4<0>, C4<0>;
L_0x55d44e8195b0 .functor AND 1, L_0x55d44e819970, L_0x55d44e819b30, C4<1>, C4<1>;
L_0x55d44e819620 .functor AND 1, L_0x55d44e819970, L_0x55d44e819cf0, C4<1>, C4<1>;
L_0x55d44e8196e0 .functor OR 1, L_0x55d44e8195b0, L_0x55d44e819620, C4<0>, C4<0>;
L_0x55d44e8197f0 .functor AND 1, L_0x55d44e819cf0, L_0x55d44e819b30, C4<1>, C4<1>;
L_0x55d44e819860 .functor OR 1, L_0x55d44e8196e0, L_0x55d44e8197f0, C4<0>, C4<0>;
v0x55d44e5007b0_0 .net *"_s0", 0 0, L_0x55d44e8194d0;  1 drivers
v0x55d44e4f0eb0_0 .net *"_s10", 0 0, L_0x55d44e8197f0;  1 drivers
v0x55d44e4f9d00_0 .net *"_s4", 0 0, L_0x55d44e8195b0;  1 drivers
v0x55d44e4f3e60_0 .net *"_s6", 0 0, L_0x55d44e819620;  1 drivers
v0x55d44e4e4560_0 .net *"_s8", 0 0, L_0x55d44e8196e0;  1 drivers
v0x55d44e4ed3b0_0 .net "a", 0 0, L_0x55d44e819970;  1 drivers
v0x55d44e4ea460_0 .net "b", 0 0, L_0x55d44e819b30;  1 drivers
v0x55d44e4e7510_0 .net "ca", 0 0, L_0x55d44e819860;  1 drivers
v0x55d44e4d7b20_0 .net "cin", 0 0, L_0x55d44e819cf0;  1 drivers
v0x55d44e4e0970_0 .net "sum", 0 0, L_0x55d44e819540;  1 drivers
S_0x55d44dadb150 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44dbb8230;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e43da20_0 .net "a", 3 0, L_0x55d44e81cbf0;  1 drivers
v0x55d44e42d510_0 .net "b", 3 0, L_0x55d44e81cc90;  1 drivers
v0x55d44e436360_0 .net "ca", 3 0, L_0x55d44e81ca80;  1 drivers
v0x55d44e433410_0 .net "cin", 3 0, L_0x55d44e81cd80;  1 drivers
v0x55d44e4304c0_0 .net "sum", 3 0, L_0x55d44e81c9e0;  1 drivers
L_0x55d44e81a9a0 .part L_0x55d44e81cbf0, 0, 1;
L_0x55d44e81aad0 .part L_0x55d44e81cc90, 0, 1;
L_0x55d44e81ac00 .part L_0x55d44e81cd80, 0, 1;
L_0x55d44e81b210 .part L_0x55d44e81cbf0, 1, 1;
L_0x55d44e81b340 .part L_0x55d44e81cc90, 1, 1;
L_0x55d44e81b470 .part L_0x55d44e81cd80, 1, 1;
L_0x55d44e81bbb0 .part L_0x55d44e81cbf0, 2, 1;
L_0x55d44e81bce0 .part L_0x55d44e81cc90, 2, 1;
L_0x55d44e81be60 .part L_0x55d44e81cd80, 2, 1;
L_0x55d44e81c430 .part L_0x55d44e81cbf0, 3, 1;
L_0x55d44e81c5f0 .part L_0x55d44e81cc90, 3, 1;
L_0x55d44e81c7b0 .part L_0x55d44e81cd80, 3, 1;
L_0x55d44e81c9e0 .concat8 [ 1 1 1 1], L_0x55d44e81a440, L_0x55d44e81ada0, L_0x55d44e81b650, L_0x55d44e81c000;
L_0x55d44e81ca80 .concat8 [ 1 1 1 1], L_0x55d44e81a890, L_0x55d44e81b100, L_0x55d44e81baa0, L_0x55d44e81c320;
S_0x55d44dae7b40 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dadb150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e819eb0 .functor XOR 1, L_0x55d44e81a9a0, L_0x55d44e81aad0, C4<0>, C4<0>;
L_0x55d44e81a440 .functor XOR 1, L_0x55d44e819eb0, L_0x55d44e81ac00, C4<0>, C4<0>;
L_0x55d44e81a500 .functor AND 1, L_0x55d44e81a9a0, L_0x55d44e81aad0, C4<1>, C4<1>;
L_0x55d44e81a610 .functor AND 1, L_0x55d44e81a9a0, L_0x55d44e81ac00, C4<1>, C4<1>;
L_0x55d44e81a6d0 .functor OR 1, L_0x55d44e81a500, L_0x55d44e81a610, C4<0>, C4<0>;
L_0x55d44e81a7e0 .functor AND 1, L_0x55d44e81ac00, L_0x55d44e81aad0, C4<1>, C4<1>;
L_0x55d44e81a890 .functor OR 1, L_0x55d44e81a6d0, L_0x55d44e81a7e0, C4<0>, C4<0>;
v0x55d44e4bb080_0 .net *"_s0", 0 0, L_0x55d44e819eb0;  1 drivers
v0x55d44e4c3ed0_0 .net *"_s10", 0 0, L_0x55d44e81a7e0;  1 drivers
v0x55d44e4be030_0 .net *"_s4", 0 0, L_0x55d44e81a500;  1 drivers
v0x55d44e4ae730_0 .net *"_s6", 0 0, L_0x55d44e81a610;  1 drivers
v0x55d44e4b7580_0 .net *"_s8", 0 0, L_0x55d44e81a6d0;  1 drivers
v0x55d44e4b4630_0 .net "a", 0 0, L_0x55d44e81a9a0;  1 drivers
v0x55d44e4b16e0_0 .net "b", 0 0, L_0x55d44e81aad0;  1 drivers
v0x55d44e4a1cf0_0 .net "ca", 0 0, L_0x55d44e81a890;  1 drivers
v0x55d44e4aab40_0 .net "cin", 0 0, L_0x55d44e81ac00;  1 drivers
v0x55d44e4a7bf0_0 .net "sum", 0 0, L_0x55d44e81a440;  1 drivers
S_0x55d44dae7240 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dadb150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e81ad30 .functor XOR 1, L_0x55d44e81b210, L_0x55d44e81b340, C4<0>, C4<0>;
L_0x55d44e81ada0 .functor XOR 1, L_0x55d44e81ad30, L_0x55d44e81b470, C4<0>, C4<0>;
L_0x55d44e81ae10 .functor AND 1, L_0x55d44e81b210, L_0x55d44e81b340, C4<1>, C4<1>;
L_0x55d44e81ae80 .functor AND 1, L_0x55d44e81b210, L_0x55d44e81b470, C4<1>, C4<1>;
L_0x55d44e81af40 .functor OR 1, L_0x55d44e81ae10, L_0x55d44e81ae80, C4<0>, C4<0>;
L_0x55d44e81b050 .functor AND 1, L_0x55d44e81b470, L_0x55d44e81b340, C4<1>, C4<1>;
L_0x55d44e81b100 .functor OR 1, L_0x55d44e81af40, L_0x55d44e81b050, C4<0>, C4<0>;
v0x55d44e4a4ca0_0 .net *"_s0", 0 0, L_0x55d44e81ad30;  1 drivers
v0x55d44e494790_0 .net *"_s10", 0 0, L_0x55d44e81b050;  1 drivers
v0x55d44e49d5e0_0 .net *"_s4", 0 0, L_0x55d44e81ae10;  1 drivers
v0x55d44e49a690_0 .net *"_s6", 0 0, L_0x55d44e81ae80;  1 drivers
v0x55d44e497740_0 .net *"_s8", 0 0, L_0x55d44e81af40;  1 drivers
v0x55d44e487e40_0 .net "a", 0 0, L_0x55d44e81b210;  1 drivers
v0x55d44e490c90_0 .net "b", 0 0, L_0x55d44e81b340;  1 drivers
v0x55d44e48adf0_0 .net "ca", 0 0, L_0x55d44e81b100;  1 drivers
v0x55d44e47b4f0_0 .net "cin", 0 0, L_0x55d44e81b470;  1 drivers
v0x55d44e484340_0 .net "sum", 0 0, L_0x55d44e81ada0;  1 drivers
S_0x55d44dab4900 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dadb150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e81b5e0 .functor XOR 1, L_0x55d44e81bbb0, L_0x55d44e81bce0, C4<0>, C4<0>;
L_0x55d44e81b650 .functor XOR 1, L_0x55d44e81b5e0, L_0x55d44e81be60, C4<0>, C4<0>;
L_0x55d44e81b710 .functor AND 1, L_0x55d44e81bbb0, L_0x55d44e81bce0, C4<1>, C4<1>;
L_0x55d44e81b820 .functor AND 1, L_0x55d44e81bbb0, L_0x55d44e81be60, C4<1>, C4<1>;
L_0x55d44e81b8e0 .functor OR 1, L_0x55d44e81b710, L_0x55d44e81b820, C4<0>, C4<0>;
L_0x55d44e81b9f0 .functor AND 1, L_0x55d44e81be60, L_0x55d44e81bce0, C4<1>, C4<1>;
L_0x55d44e81baa0 .functor OR 1, L_0x55d44e81b8e0, L_0x55d44e81b9f0, C4<0>, C4<0>;
v0x55d44e4813f0_0 .net *"_s0", 0 0, L_0x55d44e81b5e0;  1 drivers
v0x55d44e47e4a0_0 .net *"_s10", 0 0, L_0x55d44e81b9f0;  1 drivers
v0x55d44e46eab0_0 .net *"_s4", 0 0, L_0x55d44e81b710;  1 drivers
v0x55d44e477900_0 .net *"_s6", 0 0, L_0x55d44e81b820;  1 drivers
v0x55d44e4749b0_0 .net *"_s8", 0 0, L_0x55d44e81b8e0;  1 drivers
v0x55d44e471a60_0 .net "a", 0 0, L_0x55d44e81bbb0;  1 drivers
v0x55d44e460750_0 .net "b", 0 0, L_0x55d44e81bce0;  1 drivers
v0x55d44e4695a0_0 .net "ca", 0 0, L_0x55d44e81baa0;  1 drivers
v0x55d44e466650_0 .net "cin", 0 0, L_0x55d44e81be60;  1 drivers
v0x55d44e463700_0 .net "sum", 0 0, L_0x55d44e81b650;  1 drivers
S_0x55d44dab4000 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dadb150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e81bf90 .functor XOR 1, L_0x55d44e81c430, L_0x55d44e81c5f0, C4<0>, C4<0>;
L_0x55d44e81c000 .functor XOR 1, L_0x55d44e81bf90, L_0x55d44e81c7b0, C4<0>, C4<0>;
L_0x55d44e81c070 .functor AND 1, L_0x55d44e81c430, L_0x55d44e81c5f0, C4<1>, C4<1>;
L_0x55d44e81c0e0 .functor AND 1, L_0x55d44e81c430, L_0x55d44e81c7b0, C4<1>, C4<1>;
L_0x55d44e81c1a0 .functor OR 1, L_0x55d44e81c070, L_0x55d44e81c0e0, C4<0>, C4<0>;
L_0x55d44e81c2b0 .functor AND 1, L_0x55d44e81c7b0, L_0x55d44e81c5f0, C4<1>, C4<1>;
L_0x55d44e81c320 .functor OR 1, L_0x55d44e81c1a0, L_0x55d44e81c2b0, C4<0>, C4<0>;
v0x55d44e453e00_0 .net *"_s0", 0 0, L_0x55d44e81bf90;  1 drivers
v0x55d44e45cc50_0 .net *"_s10", 0 0, L_0x55d44e81c2b0;  1 drivers
v0x55d44e456db0_0 .net *"_s4", 0 0, L_0x55d44e81c070;  1 drivers
v0x55d44e4474b0_0 .net *"_s6", 0 0, L_0x55d44e81c0e0;  1 drivers
v0x55d44e450300_0 .net *"_s8", 0 0, L_0x55d44e81c1a0;  1 drivers
v0x55d44e44d3b0_0 .net "a", 0 0, L_0x55d44e81c430;  1 drivers
v0x55d44e44a460_0 .net "b", 0 0, L_0x55d44e81c5f0;  1 drivers
v0x55d44e43aa70_0 .net "ca", 0 0, L_0x55d44e81c320;  1 drivers
v0x55d44e4438c0_0 .net "cin", 0 0, L_0x55d44e81c7b0;  1 drivers
v0x55d44e440970_0 .net "sum", 0 0, L_0x55d44e81c000;  1 drivers
S_0x55d44da73ed0 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44dbb8230;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e38fe00_0 .net "a", 3 0, L_0x55d44e81f590;  1 drivers
v0x55d44e398c50_0 .net "b", 3 0, L_0x55d44e81f6c0;  1 drivers
v0x55d44e395d00_0 .net "ca", 3 0, L_0x55d44e81f420;  1 drivers
v0x55d44e392db0_0 .net "cin", 3 0, L_0x55d44e81f7f0;  1 drivers
v0x55d44e3834b0_0 .net "sum", 3 0, L_0x55d44e81f380;  1 drivers
L_0x55d44e81d340 .part L_0x55d44e81f590, 0, 1;
L_0x55d44e81d470 .part L_0x55d44e81f6c0, 0, 1;
L_0x55d44e81d5a0 .part L_0x55d44e81f7f0, 0, 1;
L_0x55d44e81dbb0 .part L_0x55d44e81f590, 1, 1;
L_0x55d44e81dce0 .part L_0x55d44e81f6c0, 1, 1;
L_0x55d44e81de10 .part L_0x55d44e81f7f0, 1, 1;
L_0x55d44e81e550 .part L_0x55d44e81f590, 2, 1;
L_0x55d44e81e680 .part L_0x55d44e81f6c0, 2, 1;
L_0x55d44e81e800 .part L_0x55d44e81f7f0, 2, 1;
L_0x55d44e81edd0 .part L_0x55d44e81f590, 3, 1;
L_0x55d44e81ef90 .part L_0x55d44e81f6c0, 3, 1;
L_0x55d44e81f150 .part L_0x55d44e81f7f0, 3, 1;
L_0x55d44e81f380 .concat8 [ 1 1 1 1], L_0x55d44e81ce20, L_0x55d44e81d740, L_0x55d44e81dff0, L_0x55d44e81e9a0;
L_0x55d44e81f420 .concat8 [ 1 1 1 1], L_0x55d44e81d230, L_0x55d44e81daa0, L_0x55d44e81e440, L_0x55d44e81ecc0;
S_0x55d44da808c0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44da73ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e81c970 .functor XOR 1, L_0x55d44e81d340, L_0x55d44e81d470, C4<0>, C4<0>;
L_0x55d44e81ce20 .functor XOR 1, L_0x55d44e81c970, L_0x55d44e81d5a0, C4<0>, C4<0>;
L_0x55d44e81cee0 .functor AND 1, L_0x55d44e81d340, L_0x55d44e81d470, C4<1>, C4<1>;
L_0x55d44e81cff0 .functor AND 1, L_0x55d44e81d340, L_0x55d44e81d5a0, C4<1>, C4<1>;
L_0x55d44e81d0b0 .functor OR 1, L_0x55d44e81cee0, L_0x55d44e81cff0, C4<0>, C4<0>;
L_0x55d44e81d1c0 .functor AND 1, L_0x55d44e81d5a0, L_0x55d44e81d470, C4<1>, C4<1>;
L_0x55d44e81d230 .functor OR 1, L_0x55d44e81d0b0, L_0x55d44e81d1c0, C4<0>, C4<0>;
v0x55d44e420bc0_0 .net *"_s0", 0 0, L_0x55d44e81c970;  1 drivers
v0x55d44e429a10_0 .net *"_s10", 0 0, L_0x55d44e81d1c0;  1 drivers
v0x55d44e423b70_0 .net *"_s4", 0 0, L_0x55d44e81cee0;  1 drivers
v0x55d44e414270_0 .net *"_s6", 0 0, L_0x55d44e81cff0;  1 drivers
v0x55d44e41d0c0_0 .net *"_s8", 0 0, L_0x55d44e81d0b0;  1 drivers
v0x55d44e41a170_0 .net "a", 0 0, L_0x55d44e81d340;  1 drivers
v0x55d44e417220_0 .net "b", 0 0, L_0x55d44e81d470;  1 drivers
v0x55d44e407830_0 .net "ca", 0 0, L_0x55d44e81d230;  1 drivers
v0x55d44e410680_0 .net "cin", 0 0, L_0x55d44e81d5a0;  1 drivers
v0x55d44e40d730_0 .net "sum", 0 0, L_0x55d44e81ce20;  1 drivers
S_0x55d44da7ffc0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44da73ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e81d6d0 .functor XOR 1, L_0x55d44e81dbb0, L_0x55d44e81dce0, C4<0>, C4<0>;
L_0x55d44e81d740 .functor XOR 1, L_0x55d44e81d6d0, L_0x55d44e81de10, C4<0>, C4<0>;
L_0x55d44e81d7b0 .functor AND 1, L_0x55d44e81dbb0, L_0x55d44e81dce0, C4<1>, C4<1>;
L_0x55d44e81d820 .functor AND 1, L_0x55d44e81dbb0, L_0x55d44e81de10, C4<1>, C4<1>;
L_0x55d44e81d8e0 .functor OR 1, L_0x55d44e81d7b0, L_0x55d44e81d820, C4<0>, C4<0>;
L_0x55d44e81d9f0 .functor AND 1, L_0x55d44e81de10, L_0x55d44e81dce0, C4<1>, C4<1>;
L_0x55d44e81daa0 .functor OR 1, L_0x55d44e81d8e0, L_0x55d44e81d9f0, C4<0>, C4<0>;
v0x55d44e40a7e0_0 .net *"_s0", 0 0, L_0x55d44e81d6d0;  1 drivers
v0x55d44e3f7080_0 .net *"_s10", 0 0, L_0x55d44e81d9f0;  1 drivers
v0x55d44e3ffed0_0 .net *"_s4", 0 0, L_0x55d44e81d7b0;  1 drivers
v0x55d44e3fa030_0 .net *"_s6", 0 0, L_0x55d44e81d820;  1 drivers
v0x55d44e3ea730_0 .net *"_s8", 0 0, L_0x55d44e81d8e0;  1 drivers
v0x55d44e3f3580_0 .net "a", 0 0, L_0x55d44e81dbb0;  1 drivers
v0x55d44e3ed6e0_0 .net "b", 0 0, L_0x55d44e81dce0;  1 drivers
v0x55d44e3ddde0_0 .net "ca", 0 0, L_0x55d44e81daa0;  1 drivers
v0x55d44e3e6c30_0 .net "cin", 0 0, L_0x55d44e81de10;  1 drivers
v0x55d44e3e3ce0_0 .net "sum", 0 0, L_0x55d44e81d740;  1 drivers
S_0x55d44da4d680 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44da73ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e81df80 .functor XOR 1, L_0x55d44e81e550, L_0x55d44e81e680, C4<0>, C4<0>;
L_0x55d44e81dff0 .functor XOR 1, L_0x55d44e81df80, L_0x55d44e81e800, C4<0>, C4<0>;
L_0x55d44e81e0b0 .functor AND 1, L_0x55d44e81e550, L_0x55d44e81e680, C4<1>, C4<1>;
L_0x55d44e81e1c0 .functor AND 1, L_0x55d44e81e550, L_0x55d44e81e800, C4<1>, C4<1>;
L_0x55d44e81e280 .functor OR 1, L_0x55d44e81e0b0, L_0x55d44e81e1c0, C4<0>, C4<0>;
L_0x55d44e81e390 .functor AND 1, L_0x55d44e81e800, L_0x55d44e81e680, C4<1>, C4<1>;
L_0x55d44e81e440 .functor OR 1, L_0x55d44e81e280, L_0x55d44e81e390, C4<0>, C4<0>;
v0x55d44e3e0d90_0 .net *"_s0", 0 0, L_0x55d44e81df80;  1 drivers
v0x55d44e3d13a0_0 .net *"_s10", 0 0, L_0x55d44e81e390;  1 drivers
v0x55d44e3da1f0_0 .net *"_s4", 0 0, L_0x55d44e81e0b0;  1 drivers
v0x55d44e3d72a0_0 .net *"_s6", 0 0, L_0x55d44e81e1c0;  1 drivers
v0x55d44e3d4350_0 .net *"_s8", 0 0, L_0x55d44e81e280;  1 drivers
v0x55d44e3c3e40_0 .net "a", 0 0, L_0x55d44e81e550;  1 drivers
v0x55d44e3ccc90_0 .net "b", 0 0, L_0x55d44e81e680;  1 drivers
v0x55d44e3c9d40_0 .net "ca", 0 0, L_0x55d44e81e440;  1 drivers
v0x55d44e3c6df0_0 .net "cin", 0 0, L_0x55d44e81e800;  1 drivers
v0x55d44e3b74f0_0 .net "sum", 0 0, L_0x55d44e81dff0;  1 drivers
S_0x55d44da4cd80 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44da73ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e81e930 .functor XOR 1, L_0x55d44e81edd0, L_0x55d44e81ef90, C4<0>, C4<0>;
L_0x55d44e81e9a0 .functor XOR 1, L_0x55d44e81e930, L_0x55d44e81f150, C4<0>, C4<0>;
L_0x55d44e81ea10 .functor AND 1, L_0x55d44e81edd0, L_0x55d44e81ef90, C4<1>, C4<1>;
L_0x55d44e81ea80 .functor AND 1, L_0x55d44e81edd0, L_0x55d44e81f150, C4<1>, C4<1>;
L_0x55d44e81eb40 .functor OR 1, L_0x55d44e81ea10, L_0x55d44e81ea80, C4<0>, C4<0>;
L_0x55d44e81ec50 .functor AND 1, L_0x55d44e81f150, L_0x55d44e81ef90, C4<1>, C4<1>;
L_0x55d44e81ecc0 .functor OR 1, L_0x55d44e81eb40, L_0x55d44e81ec50, C4<0>, C4<0>;
v0x55d44e3c0340_0 .net *"_s0", 0 0, L_0x55d44e81e930;  1 drivers
v0x55d44e3ba4a0_0 .net *"_s10", 0 0, L_0x55d44e81ec50;  1 drivers
v0x55d44e3aaba0_0 .net *"_s4", 0 0, L_0x55d44e81ea10;  1 drivers
v0x55d44e3b39f0_0 .net *"_s6", 0 0, L_0x55d44e81ea80;  1 drivers
v0x55d44e3b0aa0_0 .net *"_s8", 0 0, L_0x55d44e81eb40;  1 drivers
v0x55d44e3adb50_0 .net "a", 0 0, L_0x55d44e81edd0;  1 drivers
v0x55d44e39e160_0 .net "b", 0 0, L_0x55d44e81ef90;  1 drivers
v0x55d44e3a6fb0_0 .net "ca", 0 0, L_0x55d44e81ecc0;  1 drivers
v0x55d44e3a4060_0 .net "cin", 0 0, L_0x55d44e81f150;  1 drivers
v0x55d44e3a1110_0 .net "sum", 0 0, L_0x55d44e81e9a0;  1 drivers
S_0x55d44da3f230 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44dbab840;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44e108f00_0 .net "a", 15 0, L_0x55d44e82aaa0;  1 drivers
v0x55d44e0f9510_0 .net "b", 15 0, L_0x55d44e82ab90;  1 drivers
v0x55d44e102360_0 .net "ca", 15 0, L_0x55d44e82a840;  1 drivers
v0x55d44e0ff410_0 .net "cin", 15 0, L_0x55d44e82ac80;  1 drivers
v0x55d44e0fc4c0_0 .net "sum", 15 0, L_0x55d44e82a7a0;  1 drivers
L_0x55d44e8225b0 .part L_0x55d44e82aaa0, 0, 4;
L_0x55d44e822650 .part L_0x55d44e82ab90, 0, 4;
L_0x55d44e8226f0 .part L_0x55d44e82ac80, 0, 4;
L_0x55d44e824f40 .part L_0x55d44e82aaa0, 4, 4;
L_0x55d44e825030 .part L_0x55d44e82ab90, 4, 4;
L_0x55d44e825120 .part L_0x55d44e82ac80, 4, 4;
L_0x55d44e827a00 .part L_0x55d44e82aaa0, 8, 4;
L_0x55d44e827aa0 .part L_0x55d44e82ab90, 8, 4;
L_0x55d44e827b90 .part L_0x55d44e82ac80, 8, 4;
L_0x55d44e82a3a0 .part L_0x55d44e82aaa0, 12, 4;
L_0x55d44e82a4d0 .part L_0x55d44e82ab90, 12, 4;
L_0x55d44e82a600 .part L_0x55d44e82ac80, 12, 4;
L_0x55d44e82a7a0 .concat8 [ 4 4 4 4], L_0x55d44e8223a0, L_0x55d44e824d30, L_0x55d44e8277f0, L_0x55d44e82a190;
L_0x55d44e82a840 .concat8 [ 4 4 4 4], L_0x55d44e822440, L_0x55d44e824dd0, L_0x55d44e827890, L_0x55d44e82a230;
S_0x55d44d9d8020 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44da3f230;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e2f0520_0 .net "a", 3 0, L_0x55d44e8225b0;  1 drivers
v0x55d44e2ea680_0 .net "b", 3 0, L_0x55d44e822650;  1 drivers
v0x55d44e2dad80_0 .net "ca", 3 0, L_0x55d44e822440;  1 drivers
v0x55d44e2e3bd0_0 .net "cin", 3 0, L_0x55d44e8226f0;  1 drivers
v0x55d44e2e0c80_0 .net "sum", 3 0, L_0x55d44e8223a0;  1 drivers
L_0x55d44e820360 .part L_0x55d44e8225b0, 0, 1;
L_0x55d44e820490 .part L_0x55d44e822650, 0, 1;
L_0x55d44e8205c0 .part L_0x55d44e8226f0, 0, 1;
L_0x55d44e820bd0 .part L_0x55d44e8225b0, 1, 1;
L_0x55d44e820d00 .part L_0x55d44e822650, 1, 1;
L_0x55d44e820e30 .part L_0x55d44e8226f0, 1, 1;
L_0x55d44e821570 .part L_0x55d44e8225b0, 2, 1;
L_0x55d44e8216a0 .part L_0x55d44e822650, 2, 1;
L_0x55d44e821820 .part L_0x55d44e8226f0, 2, 1;
L_0x55d44e821df0 .part L_0x55d44e8225b0, 3, 1;
L_0x55d44e821fb0 .part L_0x55d44e822650, 3, 1;
L_0x55d44e822170 .part L_0x55d44e8226f0, 3, 1;
L_0x55d44e8223a0 .concat8 [ 1 1 1 1], L_0x55d44e81f310, L_0x55d44e820760, L_0x55d44e821010, L_0x55d44e8219c0;
L_0x55d44e822440 .concat8 [ 1 1 1 1], L_0x55d44e820250, L_0x55d44e820ac0, L_0x55d44e821460, L_0x55d44e821ce0;
S_0x55d44da0b390 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d9d8020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e81f920 .functor XOR 1, L_0x55d44e820360, L_0x55d44e820490, C4<0>, C4<0>;
L_0x55d44e81f310 .functor XOR 1, L_0x55d44e81f920, L_0x55d44e8205c0, C4<0>, C4<0>;
L_0x55d44e81fec0 .functor AND 1, L_0x55d44e820360, L_0x55d44e820490, C4<1>, C4<1>;
L_0x55d44e81ffd0 .functor AND 1, L_0x55d44e820360, L_0x55d44e8205c0, C4<1>, C4<1>;
L_0x55d44e820090 .functor OR 1, L_0x55d44e81fec0, L_0x55d44e81ffd0, C4<0>, C4<0>;
L_0x55d44e8201a0 .functor AND 1, L_0x55d44e8205c0, L_0x55d44e820490, C4<1>, C4<1>;
L_0x55d44e820250 .functor OR 1, L_0x55d44e820090, L_0x55d44e8201a0, C4<0>, C4<0>;
v0x55d44e379b10_0 .net *"_s0", 0 0, L_0x55d44e81f920;  1 drivers
v0x55d44e36a120_0 .net *"_s10", 0 0, L_0x55d44e8201a0;  1 drivers
v0x55d44e372f70_0 .net *"_s4", 0 0, L_0x55d44e81fec0;  1 drivers
v0x55d44e370020_0 .net *"_s6", 0 0, L_0x55d44e81ffd0;  1 drivers
v0x55d44e36d0d0_0 .net *"_s8", 0 0, L_0x55d44e820090;  1 drivers
v0x55d44e35cbc0_0 .net "a", 0 0, L_0x55d44e820360;  1 drivers
v0x55d44e365a10_0 .net "b", 0 0, L_0x55d44e820490;  1 drivers
v0x55d44e362ac0_0 .net "ca", 0 0, L_0x55d44e820250;  1 drivers
v0x55d44e35fb70_0 .net "cin", 0 0, L_0x55d44e8205c0;  1 drivers
v0x55d44e350270_0 .net "sum", 0 0, L_0x55d44e81f310;  1 drivers
S_0x55d44da17d80 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d9d8020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8206f0 .functor XOR 1, L_0x55d44e820bd0, L_0x55d44e820d00, C4<0>, C4<0>;
L_0x55d44e820760 .functor XOR 1, L_0x55d44e8206f0, L_0x55d44e820e30, C4<0>, C4<0>;
L_0x55d44e8207d0 .functor AND 1, L_0x55d44e820bd0, L_0x55d44e820d00, C4<1>, C4<1>;
L_0x55d44e820840 .functor AND 1, L_0x55d44e820bd0, L_0x55d44e820e30, C4<1>, C4<1>;
L_0x55d44e820900 .functor OR 1, L_0x55d44e8207d0, L_0x55d44e820840, C4<0>, C4<0>;
L_0x55d44e820a10 .functor AND 1, L_0x55d44e820e30, L_0x55d44e820d00, C4<1>, C4<1>;
L_0x55d44e820ac0 .functor OR 1, L_0x55d44e820900, L_0x55d44e820a10, C4<0>, C4<0>;
v0x55d44e3590c0_0 .net *"_s0", 0 0, L_0x55d44e8206f0;  1 drivers
v0x55d44e353220_0 .net *"_s10", 0 0, L_0x55d44e820a10;  1 drivers
v0x55d44e343920_0 .net *"_s4", 0 0, L_0x55d44e8207d0;  1 drivers
v0x55d44e34c770_0 .net *"_s6", 0 0, L_0x55d44e820840;  1 drivers
v0x55d44e349820_0 .net *"_s8", 0 0, L_0x55d44e820900;  1 drivers
v0x55d44e3468d0_0 .net "a", 0 0, L_0x55d44e820bd0;  1 drivers
v0x55d44e336ee0_0 .net "b", 0 0, L_0x55d44e820d00;  1 drivers
v0x55d44e33fd30_0 .net "ca", 0 0, L_0x55d44e820ac0;  1 drivers
v0x55d44e33cde0_0 .net "cin", 0 0, L_0x55d44e820e30;  1 drivers
v0x55d44e339e90_0 .net "sum", 0 0, L_0x55d44e820760;  1 drivers
S_0x55d44da17480 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d9d8020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e820fa0 .functor XOR 1, L_0x55d44e821570, L_0x55d44e8216a0, C4<0>, C4<0>;
L_0x55d44e821010 .functor XOR 1, L_0x55d44e820fa0, L_0x55d44e821820, C4<0>, C4<0>;
L_0x55d44e8210d0 .functor AND 1, L_0x55d44e821570, L_0x55d44e8216a0, C4<1>, C4<1>;
L_0x55d44e8211e0 .functor AND 1, L_0x55d44e821570, L_0x55d44e821820, C4<1>, C4<1>;
L_0x55d44e8212a0 .functor OR 1, L_0x55d44e8210d0, L_0x55d44e8211e0, C4<0>, C4<0>;
L_0x55d44e8213b0 .functor AND 1, L_0x55d44e821820, L_0x55d44e8216a0, C4<1>, C4<1>;
L_0x55d44e821460 .functor OR 1, L_0x55d44e8212a0, L_0x55d44e8213b0, C4<0>, C4<0>;
v0x55d44e327260_0 .net *"_s0", 0 0, L_0x55d44e820fa0;  1 drivers
v0x55d44e3300b0_0 .net *"_s10", 0 0, L_0x55d44e8213b0;  1 drivers
v0x55d44e32d160_0 .net *"_s4", 0 0, L_0x55d44e8210d0;  1 drivers
v0x55d44e32a210_0 .net *"_s6", 0 0, L_0x55d44e8211e0;  1 drivers
v0x55d44e31a910_0 .net *"_s8", 0 0, L_0x55d44e8212a0;  1 drivers
v0x55d44e323760_0 .net "a", 0 0, L_0x55d44e821570;  1 drivers
v0x55d44e31d8c0_0 .net "b", 0 0, L_0x55d44e8216a0;  1 drivers
v0x55d44e30dfc0_0 .net "ca", 0 0, L_0x55d44e821460;  1 drivers
v0x55d44e316e10_0 .net "cin", 0 0, L_0x55d44e821820;  1 drivers
v0x55d44e313ec0_0 .net "sum", 0 0, L_0x55d44e821010;  1 drivers
S_0x55d44d9e4b40 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d9d8020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e821950 .functor XOR 1, L_0x55d44e821df0, L_0x55d44e821fb0, C4<0>, C4<0>;
L_0x55d44e8219c0 .functor XOR 1, L_0x55d44e821950, L_0x55d44e822170, C4<0>, C4<0>;
L_0x55d44e821a30 .functor AND 1, L_0x55d44e821df0, L_0x55d44e821fb0, C4<1>, C4<1>;
L_0x55d44e821aa0 .functor AND 1, L_0x55d44e821df0, L_0x55d44e822170, C4<1>, C4<1>;
L_0x55d44e821b60 .functor OR 1, L_0x55d44e821a30, L_0x55d44e821aa0, C4<0>, C4<0>;
L_0x55d44e821c70 .functor AND 1, L_0x55d44e822170, L_0x55d44e821fb0, C4<1>, C4<1>;
L_0x55d44e821ce0 .functor OR 1, L_0x55d44e821b60, L_0x55d44e821c70, C4<0>, C4<0>;
v0x55d44e310f70_0 .net *"_s0", 0 0, L_0x55d44e821950;  1 drivers
v0x55d44e301580_0 .net *"_s10", 0 0, L_0x55d44e821c70;  1 drivers
v0x55d44e30a3d0_0 .net *"_s4", 0 0, L_0x55d44e821a30;  1 drivers
v0x55d44e307480_0 .net *"_s6", 0 0, L_0x55d44e821aa0;  1 drivers
v0x55d44e304530_0 .net *"_s8", 0 0, L_0x55d44e821b60;  1 drivers
v0x55d44e2f4020_0 .net "a", 0 0, L_0x55d44e821df0;  1 drivers
v0x55d44e2fce70_0 .net "b", 0 0, L_0x55d44e821fb0;  1 drivers
v0x55d44e2f9f20_0 .net "ca", 0 0, L_0x55d44e821ce0;  1 drivers
v0x55d44e2f6fd0_0 .net "cin", 0 0, L_0x55d44e822170;  1 drivers
v0x55d44e2e76d0_0 .net "sum", 0 0, L_0x55d44e8219c0;  1 drivers
S_0x55d44d9e4240 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44da3f230;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e252740_0 .net "a", 3 0, L_0x55d44e824f40;  1 drivers
v0x55d44e24c8a0_0 .net "b", 3 0, L_0x55d44e825030;  1 drivers
v0x55d44e23cfa0_0 .net "ca", 3 0, L_0x55d44e824dd0;  1 drivers
v0x55d44e245df0_0 .net "cin", 3 0, L_0x55d44e825120;  1 drivers
v0x55d44e242ea0_0 .net "sum", 3 0, L_0x55d44e824d30;  1 drivers
L_0x55d44e822cf0 .part L_0x55d44e824f40, 0, 1;
L_0x55d44e822e20 .part L_0x55d44e825030, 0, 1;
L_0x55d44e822f50 .part L_0x55d44e825120, 0, 1;
L_0x55d44e823560 .part L_0x55d44e824f40, 1, 1;
L_0x55d44e823690 .part L_0x55d44e825030, 1, 1;
L_0x55d44e8237c0 .part L_0x55d44e825120, 1, 1;
L_0x55d44e823f00 .part L_0x55d44e824f40, 2, 1;
L_0x55d44e824030 .part L_0x55d44e825030, 2, 1;
L_0x55d44e8241b0 .part L_0x55d44e825120, 2, 1;
L_0x55d44e824780 .part L_0x55d44e824f40, 3, 1;
L_0x55d44e824940 .part L_0x55d44e825030, 3, 1;
L_0x55d44e824b00 .part L_0x55d44e825120, 3, 1;
L_0x55d44e824d30 .concat8 [ 1 1 1 1], L_0x55d44e822790, L_0x55d44e8230f0, L_0x55d44e8239a0, L_0x55d44e824350;
L_0x55d44e824dd0 .concat8 [ 1 1 1 1], L_0x55d44e822be0, L_0x55d44e823450, L_0x55d44e823df0, L_0x55d44e824670;
S_0x55d44d9a4110 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d9e4240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e822330 .functor XOR 1, L_0x55d44e822cf0, L_0x55d44e822e20, C4<0>, C4<0>;
L_0x55d44e822790 .functor XOR 1, L_0x55d44e822330, L_0x55d44e822f50, C4<0>, C4<0>;
L_0x55d44e822850 .functor AND 1, L_0x55d44e822cf0, L_0x55d44e822e20, C4<1>, C4<1>;
L_0x55d44e822960 .functor AND 1, L_0x55d44e822cf0, L_0x55d44e822f50, C4<1>, C4<1>;
L_0x55d44e822a20 .functor OR 1, L_0x55d44e822850, L_0x55d44e822960, C4<0>, C4<0>;
L_0x55d44e822b30 .functor AND 1, L_0x55d44e822f50, L_0x55d44e822e20, C4<1>, C4<1>;
L_0x55d44e822be0 .functor OR 1, L_0x55d44e822a20, L_0x55d44e822b30, C4<0>, C4<0>;
v0x55d44e2ddd30_0 .net *"_s0", 0 0, L_0x55d44e822330;  1 drivers
v0x55d44e2ce340_0 .net *"_s10", 0 0, L_0x55d44e822b30;  1 drivers
v0x55d44e2d7190_0 .net *"_s4", 0 0, L_0x55d44e822850;  1 drivers
v0x55d44e2d4240_0 .net *"_s6", 0 0, L_0x55d44e822960;  1 drivers
v0x55d44e2d12f0_0 .net *"_s8", 0 0, L_0x55d44e822a20;  1 drivers
v0x55d44e2bffe0_0 .net "a", 0 0, L_0x55d44e822cf0;  1 drivers
v0x55d44e2c8e30_0 .net "b", 0 0, L_0x55d44e822e20;  1 drivers
v0x55d44e2c5ee0_0 .net "ca", 0 0, L_0x55d44e822be0;  1 drivers
v0x55d44e2c2f90_0 .net "cin", 0 0, L_0x55d44e822f50;  1 drivers
v0x55d44e2b3690_0 .net "sum", 0 0, L_0x55d44e822790;  1 drivers
S_0x55d44d9b0b00 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d9e4240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e823080 .functor XOR 1, L_0x55d44e823560, L_0x55d44e823690, C4<0>, C4<0>;
L_0x55d44e8230f0 .functor XOR 1, L_0x55d44e823080, L_0x55d44e8237c0, C4<0>, C4<0>;
L_0x55d44e823160 .functor AND 1, L_0x55d44e823560, L_0x55d44e823690, C4<1>, C4<1>;
L_0x55d44e8231d0 .functor AND 1, L_0x55d44e823560, L_0x55d44e8237c0, C4<1>, C4<1>;
L_0x55d44e823290 .functor OR 1, L_0x55d44e823160, L_0x55d44e8231d0, C4<0>, C4<0>;
L_0x55d44e8233a0 .functor AND 1, L_0x55d44e8237c0, L_0x55d44e823690, C4<1>, C4<1>;
L_0x55d44e823450 .functor OR 1, L_0x55d44e823290, L_0x55d44e8233a0, C4<0>, C4<0>;
v0x55d44e2bc4e0_0 .net *"_s0", 0 0, L_0x55d44e823080;  1 drivers
v0x55d44e2b6640_0 .net *"_s10", 0 0, L_0x55d44e8233a0;  1 drivers
v0x55d44e2a6d40_0 .net *"_s4", 0 0, L_0x55d44e823160;  1 drivers
v0x55d44e2afb90_0 .net *"_s6", 0 0, L_0x55d44e8231d0;  1 drivers
v0x55d44e2acc40_0 .net *"_s8", 0 0, L_0x55d44e823290;  1 drivers
v0x55d44e2a9cf0_0 .net "a", 0 0, L_0x55d44e823560;  1 drivers
v0x55d44e29a300_0 .net "b", 0 0, L_0x55d44e823690;  1 drivers
v0x55d44e2a3150_0 .net "ca", 0 0, L_0x55d44e823450;  1 drivers
v0x55d44e2a0200_0 .net "cin", 0 0, L_0x55d44e8237c0;  1 drivers
v0x55d44e29d2b0_0 .net "sum", 0 0, L_0x55d44e8230f0;  1 drivers
S_0x55d44d9b0200 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d9e4240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e823930 .functor XOR 1, L_0x55d44e823f00, L_0x55d44e824030, C4<0>, C4<0>;
L_0x55d44e8239a0 .functor XOR 1, L_0x55d44e823930, L_0x55d44e8241b0, C4<0>, C4<0>;
L_0x55d44e823a60 .functor AND 1, L_0x55d44e823f00, L_0x55d44e824030, C4<1>, C4<1>;
L_0x55d44e823b70 .functor AND 1, L_0x55d44e823f00, L_0x55d44e8241b0, C4<1>, C4<1>;
L_0x55d44e823c30 .functor OR 1, L_0x55d44e823a60, L_0x55d44e823b70, C4<0>, C4<0>;
L_0x55d44e823d40 .functor AND 1, L_0x55d44e8241b0, L_0x55d44e824030, C4<1>, C4<1>;
L_0x55d44e823df0 .functor OR 1, L_0x55d44e823c30, L_0x55d44e823d40, C4<0>, C4<0>;
v0x55d44e28cda0_0 .net *"_s0", 0 0, L_0x55d44e823930;  1 drivers
v0x55d44e295bf0_0 .net *"_s10", 0 0, L_0x55d44e823d40;  1 drivers
v0x55d44e292ca0_0 .net *"_s4", 0 0, L_0x55d44e823a60;  1 drivers
v0x55d44e28fd50_0 .net *"_s6", 0 0, L_0x55d44e823b70;  1 drivers
v0x55d44e280450_0 .net *"_s8", 0 0, L_0x55d44e823c30;  1 drivers
v0x55d44e2892a0_0 .net "a", 0 0, L_0x55d44e823f00;  1 drivers
v0x55d44e283400_0 .net "b", 0 0, L_0x55d44e824030;  1 drivers
v0x55d44e273b00_0 .net "ca", 0 0, L_0x55d44e823df0;  1 drivers
v0x55d44e27c950_0 .net "cin", 0 0, L_0x55d44e8241b0;  1 drivers
v0x55d44e279a00_0 .net "sum", 0 0, L_0x55d44e8239a0;  1 drivers
S_0x55d44d97d8c0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d9e4240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8242e0 .functor XOR 1, L_0x55d44e824780, L_0x55d44e824940, C4<0>, C4<0>;
L_0x55d44e824350 .functor XOR 1, L_0x55d44e8242e0, L_0x55d44e824b00, C4<0>, C4<0>;
L_0x55d44e8243c0 .functor AND 1, L_0x55d44e824780, L_0x55d44e824940, C4<1>, C4<1>;
L_0x55d44e824430 .functor AND 1, L_0x55d44e824780, L_0x55d44e824b00, C4<1>, C4<1>;
L_0x55d44e8244f0 .functor OR 1, L_0x55d44e8243c0, L_0x55d44e824430, C4<0>, C4<0>;
L_0x55d44e824600 .functor AND 1, L_0x55d44e824b00, L_0x55d44e824940, C4<1>, C4<1>;
L_0x55d44e824670 .functor OR 1, L_0x55d44e8244f0, L_0x55d44e824600, C4<0>, C4<0>;
v0x55d44e276ab0_0 .net *"_s0", 0 0, L_0x55d44e8242e0;  1 drivers
v0x55d44e2670c0_0 .net *"_s10", 0 0, L_0x55d44e824600;  1 drivers
v0x55d44e26ff10_0 .net *"_s4", 0 0, L_0x55d44e8243c0;  1 drivers
v0x55d44e26cfc0_0 .net *"_s6", 0 0, L_0x55d44e824430;  1 drivers
v0x55d44e26a070_0 .net *"_s8", 0 0, L_0x55d44e8244f0;  1 drivers
v0x55d44e256240_0 .net "a", 0 0, L_0x55d44e824780;  1 drivers
v0x55d44e25f090_0 .net "b", 0 0, L_0x55d44e824940;  1 drivers
v0x55d44e25c140_0 .net "ca", 0 0, L_0x55d44e824670;  1 drivers
v0x55d44e2591f0_0 .net "cin", 0 0, L_0x55d44e824b00;  1 drivers
v0x55d44e2498f0_0 .net "sum", 0 0, L_0x55d44e824350;  1 drivers
S_0x55d44d97cfc0 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44da3f230;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e1b8270_0 .net "a", 3 0, L_0x55d44e827a00;  1 drivers
v0x55d44e1b23d0_0 .net "b", 3 0, L_0x55d44e827aa0;  1 drivers
v0x55d44e1a2ad0_0 .net "ca", 3 0, L_0x55d44e827890;  1 drivers
v0x55d44e1ab920_0 .net "cin", 3 0, L_0x55d44e827b90;  1 drivers
v0x55d44e1a89d0_0 .net "sum", 3 0, L_0x55d44e8277f0;  1 drivers
L_0x55d44e8257b0 .part L_0x55d44e827a00, 0, 1;
L_0x55d44e8258e0 .part L_0x55d44e827aa0, 0, 1;
L_0x55d44e825a10 .part L_0x55d44e827b90, 0, 1;
L_0x55d44e826020 .part L_0x55d44e827a00, 1, 1;
L_0x55d44e826150 .part L_0x55d44e827aa0, 1, 1;
L_0x55d44e826280 .part L_0x55d44e827b90, 1, 1;
L_0x55d44e8269c0 .part L_0x55d44e827a00, 2, 1;
L_0x55d44e826af0 .part L_0x55d44e827aa0, 2, 1;
L_0x55d44e826c70 .part L_0x55d44e827b90, 2, 1;
L_0x55d44e827240 .part L_0x55d44e827a00, 3, 1;
L_0x55d44e827400 .part L_0x55d44e827aa0, 3, 1;
L_0x55d44e8275c0 .part L_0x55d44e827b90, 3, 1;
L_0x55d44e8277f0 .concat8 [ 1 1 1 1], L_0x55d44e825250, L_0x55d44e825bb0, L_0x55d44e826460, L_0x55d44e826e10;
L_0x55d44e827890 .concat8 [ 1 1 1 1], L_0x55d44e8256a0, L_0x55d44e825f10, L_0x55d44e8268b0, L_0x55d44e827130;
S_0x55d44d96f3b0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d97cfc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e824cc0 .functor XOR 1, L_0x55d44e8257b0, L_0x55d44e8258e0, C4<0>, C4<0>;
L_0x55d44e825250 .functor XOR 1, L_0x55d44e824cc0, L_0x55d44e825a10, C4<0>, C4<0>;
L_0x55d44e825310 .functor AND 1, L_0x55d44e8257b0, L_0x55d44e8258e0, C4<1>, C4<1>;
L_0x55d44e825420 .functor AND 1, L_0x55d44e8257b0, L_0x55d44e825a10, C4<1>, C4<1>;
L_0x55d44e8254e0 .functor OR 1, L_0x55d44e825310, L_0x55d44e825420, C4<0>, C4<0>;
L_0x55d44e8255f0 .functor AND 1, L_0x55d44e825a10, L_0x55d44e8258e0, C4<1>, C4<1>;
L_0x55d44e8256a0 .functor OR 1, L_0x55d44e8254e0, L_0x55d44e8255f0, C4<0>, C4<0>;
v0x55d44e23ff50_0 .net *"_s0", 0 0, L_0x55d44e824cc0;  1 drivers
v0x55d44e230560_0 .net *"_s10", 0 0, L_0x55d44e8255f0;  1 drivers
v0x55d44e2393b0_0 .net *"_s4", 0 0, L_0x55d44e825310;  1 drivers
v0x55d44e236460_0 .net *"_s6", 0 0, L_0x55d44e825420;  1 drivers
v0x55d44e233510_0 .net *"_s8", 0 0, L_0x55d44e8254e0;  1 drivers
v0x55d44e223000_0 .net "a", 0 0, L_0x55d44e8257b0;  1 drivers
v0x55d44e22be50_0 .net "b", 0 0, L_0x55d44e8258e0;  1 drivers
v0x55d44e228f00_0 .net "ca", 0 0, L_0x55d44e8256a0;  1 drivers
v0x55d44e225fb0_0 .net "cin", 0 0, L_0x55d44e825a10;  1 drivers
v0x55d44e2166b0_0 .net "sum", 0 0, L_0x55d44e825250;  1 drivers
S_0x55d44d96ef60 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d97cfc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e825b40 .functor XOR 1, L_0x55d44e826020, L_0x55d44e826150, C4<0>, C4<0>;
L_0x55d44e825bb0 .functor XOR 1, L_0x55d44e825b40, L_0x55d44e826280, C4<0>, C4<0>;
L_0x55d44e825c20 .functor AND 1, L_0x55d44e826020, L_0x55d44e826150, C4<1>, C4<1>;
L_0x55d44e825c90 .functor AND 1, L_0x55d44e826020, L_0x55d44e826280, C4<1>, C4<1>;
L_0x55d44e825d50 .functor OR 1, L_0x55d44e825c20, L_0x55d44e825c90, C4<0>, C4<0>;
L_0x55d44e825e60 .functor AND 1, L_0x55d44e826280, L_0x55d44e826150, C4<1>, C4<1>;
L_0x55d44e825f10 .functor OR 1, L_0x55d44e825d50, L_0x55d44e825e60, C4<0>, C4<0>;
v0x55d44e21f500_0 .net *"_s0", 0 0, L_0x55d44e825b40;  1 drivers
v0x55d44e219660_0 .net *"_s10", 0 0, L_0x55d44e825e60;  1 drivers
v0x55d44e209d60_0 .net *"_s4", 0 0, L_0x55d44e825c20;  1 drivers
v0x55d44e212bb0_0 .net *"_s6", 0 0, L_0x55d44e825c90;  1 drivers
v0x55d44e20fc60_0 .net *"_s8", 0 0, L_0x55d44e825d50;  1 drivers
v0x55d44e20cd10_0 .net "a", 0 0, L_0x55d44e826020;  1 drivers
v0x55d44e1fd320_0 .net "b", 0 0, L_0x55d44e826150;  1 drivers
v0x55d44e206170_0 .net "ca", 0 0, L_0x55d44e825f10;  1 drivers
v0x55d44e203220_0 .net "cin", 0 0, L_0x55d44e826280;  1 drivers
v0x55d44e2002d0_0 .net "sum", 0 0, L_0x55d44e825bb0;  1 drivers
S_0x55d44d9081a0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d97cfc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8263f0 .functor XOR 1, L_0x55d44e8269c0, L_0x55d44e826af0, C4<0>, C4<0>;
L_0x55d44e826460 .functor XOR 1, L_0x55d44e8263f0, L_0x55d44e826c70, C4<0>, C4<0>;
L_0x55d44e826520 .functor AND 1, L_0x55d44e8269c0, L_0x55d44e826af0, C4<1>, C4<1>;
L_0x55d44e826630 .functor AND 1, L_0x55d44e8269c0, L_0x55d44e826c70, C4<1>, C4<1>;
L_0x55d44e8266f0 .functor OR 1, L_0x55d44e826520, L_0x55d44e826630, C4<0>, C4<0>;
L_0x55d44e826800 .functor AND 1, L_0x55d44e826c70, L_0x55d44e826af0, C4<1>, C4<1>;
L_0x55d44e8268b0 .functor OR 1, L_0x55d44e8266f0, L_0x55d44e826800, C4<0>, C4<0>;
v0x55d44e1eefc0_0 .net *"_s0", 0 0, L_0x55d44e8263f0;  1 drivers
v0x55d44e1f7e10_0 .net *"_s10", 0 0, L_0x55d44e826800;  1 drivers
v0x55d44e1f4ec0_0 .net *"_s4", 0 0, L_0x55d44e826520;  1 drivers
v0x55d44e1f1f70_0 .net *"_s6", 0 0, L_0x55d44e826630;  1 drivers
v0x55d44e1e2670_0 .net *"_s8", 0 0, L_0x55d44e8266f0;  1 drivers
v0x55d44e1eb4c0_0 .net "a", 0 0, L_0x55d44e8269c0;  1 drivers
v0x55d44e1e5620_0 .net "b", 0 0, L_0x55d44e826af0;  1 drivers
v0x55d44e1d5d20_0 .net "ca", 0 0, L_0x55d44e8268b0;  1 drivers
v0x55d44e1deb70_0 .net "cin", 0 0, L_0x55d44e826c70;  1 drivers
v0x55d44e1dbc20_0 .net "sum", 0 0, L_0x55d44e826460;  1 drivers
S_0x55d44d93b510 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d97cfc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e826da0 .functor XOR 1, L_0x55d44e827240, L_0x55d44e827400, C4<0>, C4<0>;
L_0x55d44e826e10 .functor XOR 1, L_0x55d44e826da0, L_0x55d44e8275c0, C4<0>, C4<0>;
L_0x55d44e826e80 .functor AND 1, L_0x55d44e827240, L_0x55d44e827400, C4<1>, C4<1>;
L_0x55d44e826ef0 .functor AND 1, L_0x55d44e827240, L_0x55d44e8275c0, C4<1>, C4<1>;
L_0x55d44e826fb0 .functor OR 1, L_0x55d44e826e80, L_0x55d44e826ef0, C4<0>, C4<0>;
L_0x55d44e8270c0 .functor AND 1, L_0x55d44e8275c0, L_0x55d44e827400, C4<1>, C4<1>;
L_0x55d44e827130 .functor OR 1, L_0x55d44e826fb0, L_0x55d44e8270c0, C4<0>, C4<0>;
v0x55d44e1d8cd0_0 .net *"_s0", 0 0, L_0x55d44e826da0;  1 drivers
v0x55d44e1c92e0_0 .net *"_s10", 0 0, L_0x55d44e8270c0;  1 drivers
v0x55d44e1d2130_0 .net *"_s4", 0 0, L_0x55d44e826e80;  1 drivers
v0x55d44e1cf1e0_0 .net *"_s6", 0 0, L_0x55d44e826ef0;  1 drivers
v0x55d44e1cc290_0 .net *"_s8", 0 0, L_0x55d44e826fb0;  1 drivers
v0x55d44e1bbd70_0 .net "a", 0 0, L_0x55d44e827240;  1 drivers
v0x55d44e1c4bc0_0 .net "b", 0 0, L_0x55d44e827400;  1 drivers
v0x55d44e1c1c70_0 .net "ca", 0 0, L_0x55d44e827130;  1 drivers
v0x55d44e1bed20_0 .net "cin", 0 0, L_0x55d44e8275c0;  1 drivers
v0x55d44e1af420_0 .net "sum", 0 0, L_0x55d44e826e10;  1 drivers
S_0x55d44d947f00 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44da3f230;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e11b6f0_0 .net "a", 3 0, L_0x55d44e82a3a0;  1 drivers
v0x55d44e115850_0 .net "b", 3 0, L_0x55d44e82a4d0;  1 drivers
v0x55d44e105f50_0 .net "ca", 3 0, L_0x55d44e82a230;  1 drivers
v0x55d44e10eda0_0 .net "cin", 3 0, L_0x55d44e82a600;  1 drivers
v0x55d44e10be50_0 .net "sum", 3 0, L_0x55d44e82a190;  1 drivers
L_0x55d44e828150 .part L_0x55d44e82a3a0, 0, 1;
L_0x55d44e828280 .part L_0x55d44e82a4d0, 0, 1;
L_0x55d44e8283b0 .part L_0x55d44e82a600, 0, 1;
L_0x55d44e8289c0 .part L_0x55d44e82a3a0, 1, 1;
L_0x55d44e828af0 .part L_0x55d44e82a4d0, 1, 1;
L_0x55d44e828c20 .part L_0x55d44e82a600, 1, 1;
L_0x55d44e829360 .part L_0x55d44e82a3a0, 2, 1;
L_0x55d44e829490 .part L_0x55d44e82a4d0, 2, 1;
L_0x55d44e829610 .part L_0x55d44e82a600, 2, 1;
L_0x55d44e829be0 .part L_0x55d44e82a3a0, 3, 1;
L_0x55d44e829da0 .part L_0x55d44e82a4d0, 3, 1;
L_0x55d44e829f60 .part L_0x55d44e82a600, 3, 1;
L_0x55d44e82a190 .concat8 [ 1 1 1 1], L_0x55d44e827c30, L_0x55d44e828550, L_0x55d44e828e00, L_0x55d44e8297b0;
L_0x55d44e82a230 .concat8 [ 1 1 1 1], L_0x55d44e828040, L_0x55d44e8288b0, L_0x55d44e829250, L_0x55d44e829ad0;
S_0x55d44d947600 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d947f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e827780 .functor XOR 1, L_0x55d44e828150, L_0x55d44e828280, C4<0>, C4<0>;
L_0x55d44e827c30 .functor XOR 1, L_0x55d44e827780, L_0x55d44e8283b0, C4<0>, C4<0>;
L_0x55d44e827cf0 .functor AND 1, L_0x55d44e828150, L_0x55d44e828280, C4<1>, C4<1>;
L_0x55d44e827e00 .functor AND 1, L_0x55d44e828150, L_0x55d44e8283b0, C4<1>, C4<1>;
L_0x55d44e827ec0 .functor OR 1, L_0x55d44e827cf0, L_0x55d44e827e00, C4<0>, C4<0>;
L_0x55d44e827fd0 .functor AND 1, L_0x55d44e8283b0, L_0x55d44e828280, C4<1>, C4<1>;
L_0x55d44e828040 .functor OR 1, L_0x55d44e827ec0, L_0x55d44e827fd0, C4<0>, C4<0>;
v0x55d44e1a5a80_0 .net *"_s0", 0 0, L_0x55d44e827780;  1 drivers
v0x55d44e196090_0 .net *"_s10", 0 0, L_0x55d44e827fd0;  1 drivers
v0x55d44e19eee0_0 .net *"_s4", 0 0, L_0x55d44e827cf0;  1 drivers
v0x55d44e19bf90_0 .net *"_s6", 0 0, L_0x55d44e827e00;  1 drivers
v0x55d44e199040_0 .net *"_s8", 0 0, L_0x55d44e827ec0;  1 drivers
v0x55d44e186470_0 .net "a", 0 0, L_0x55d44e828150;  1 drivers
v0x55d44e18f2c0_0 .net "b", 0 0, L_0x55d44e828280;  1 drivers
v0x55d44e18c370_0 .net "ca", 0 0, L_0x55d44e828040;  1 drivers
v0x55d44e189420_0 .net "cin", 0 0, L_0x55d44e8283b0;  1 drivers
v0x55d44e179b20_0 .net "sum", 0 0, L_0x55d44e827c30;  1 drivers
S_0x55d44d914cc0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d947f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8284e0 .functor XOR 1, L_0x55d44e8289c0, L_0x55d44e828af0, C4<0>, C4<0>;
L_0x55d44e828550 .functor XOR 1, L_0x55d44e8284e0, L_0x55d44e828c20, C4<0>, C4<0>;
L_0x55d44e8285c0 .functor AND 1, L_0x55d44e8289c0, L_0x55d44e828af0, C4<1>, C4<1>;
L_0x55d44e828630 .functor AND 1, L_0x55d44e8289c0, L_0x55d44e828c20, C4<1>, C4<1>;
L_0x55d44e8286f0 .functor OR 1, L_0x55d44e8285c0, L_0x55d44e828630, C4<0>, C4<0>;
L_0x55d44e828800 .functor AND 1, L_0x55d44e828c20, L_0x55d44e828af0, C4<1>, C4<1>;
L_0x55d44e8288b0 .functor OR 1, L_0x55d44e8286f0, L_0x55d44e828800, C4<0>, C4<0>;
v0x55d44e182970_0 .net *"_s0", 0 0, L_0x55d44e8284e0;  1 drivers
v0x55d44e17cad0_0 .net *"_s10", 0 0, L_0x55d44e828800;  1 drivers
v0x55d44e16d1d0_0 .net *"_s4", 0 0, L_0x55d44e8285c0;  1 drivers
v0x55d44e176020_0 .net *"_s6", 0 0, L_0x55d44e828630;  1 drivers
v0x55d44e1730d0_0 .net *"_s8", 0 0, L_0x55d44e8286f0;  1 drivers
v0x55d44e170180_0 .net "a", 0 0, L_0x55d44e8289c0;  1 drivers
v0x55d44e160790_0 .net "b", 0 0, L_0x55d44e828af0;  1 drivers
v0x55d44e1695e0_0 .net "ca", 0 0, L_0x55d44e8288b0;  1 drivers
v0x55d44e166690_0 .net "cin", 0 0, L_0x55d44e828c20;  1 drivers
v0x55d44e163740_0 .net "sum", 0 0, L_0x55d44e828550;  1 drivers
S_0x55d44d9143c0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d947f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e828d90 .functor XOR 1, L_0x55d44e829360, L_0x55d44e829490, C4<0>, C4<0>;
L_0x55d44e828e00 .functor XOR 1, L_0x55d44e828d90, L_0x55d44e829610, C4<0>, C4<0>;
L_0x55d44e828ec0 .functor AND 1, L_0x55d44e829360, L_0x55d44e829490, C4<1>, C4<1>;
L_0x55d44e828fd0 .functor AND 1, L_0x55d44e829360, L_0x55d44e829610, C4<1>, C4<1>;
L_0x55d44e829090 .functor OR 1, L_0x55d44e828ec0, L_0x55d44e828fd0, C4<0>, C4<0>;
L_0x55d44e8291a0 .functor AND 1, L_0x55d44e829610, L_0x55d44e829490, C4<1>, C4<1>;
L_0x55d44e829250 .functor OR 1, L_0x55d44e829090, L_0x55d44e8291a0, C4<0>, C4<0>;
v0x55d44e153230_0 .net *"_s0", 0 0, L_0x55d44e828d90;  1 drivers
v0x55d44e15c080_0 .net *"_s10", 0 0, L_0x55d44e8291a0;  1 drivers
v0x55d44e159130_0 .net *"_s4", 0 0, L_0x55d44e828ec0;  1 drivers
v0x55d44e1561e0_0 .net *"_s6", 0 0, L_0x55d44e828fd0;  1 drivers
v0x55d44e1468e0_0 .net *"_s8", 0 0, L_0x55d44e829090;  1 drivers
v0x55d44e14f730_0 .net "a", 0 0, L_0x55d44e829360;  1 drivers
v0x55d44e149890_0 .net "b", 0 0, L_0x55d44e829490;  1 drivers
v0x55d44e139f90_0 .net "ca", 0 0, L_0x55d44e829250;  1 drivers
v0x55d44e142de0_0 .net "cin", 0 0, L_0x55d44e829610;  1 drivers
v0x55d44e13fe90_0 .net "sum", 0 0, L_0x55d44e828e00;  1 drivers
S_0x55d44d8d4290 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d947f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e829740 .functor XOR 1, L_0x55d44e829be0, L_0x55d44e829da0, C4<0>, C4<0>;
L_0x55d44e8297b0 .functor XOR 1, L_0x55d44e829740, L_0x55d44e829f60, C4<0>, C4<0>;
L_0x55d44e829820 .functor AND 1, L_0x55d44e829be0, L_0x55d44e829da0, C4<1>, C4<1>;
L_0x55d44e829890 .functor AND 1, L_0x55d44e829be0, L_0x55d44e829f60, C4<1>, C4<1>;
L_0x55d44e829950 .functor OR 1, L_0x55d44e829820, L_0x55d44e829890, C4<0>, C4<0>;
L_0x55d44e829a60 .functor AND 1, L_0x55d44e829f60, L_0x55d44e829da0, C4<1>, C4<1>;
L_0x55d44e829ad0 .functor OR 1, L_0x55d44e829950, L_0x55d44e829a60, C4<0>, C4<0>;
v0x55d44e13cf40_0 .net *"_s0", 0 0, L_0x55d44e829740;  1 drivers
v0x55d44e12d550_0 .net *"_s10", 0 0, L_0x55d44e829a60;  1 drivers
v0x55d44e1363a0_0 .net *"_s4", 0 0, L_0x55d44e829820;  1 drivers
v0x55d44e133450_0 .net *"_s6", 0 0, L_0x55d44e829890;  1 drivers
v0x55d44e130500_0 .net *"_s8", 0 0, L_0x55d44e829950;  1 drivers
v0x55d44e11f1f0_0 .net "a", 0 0, L_0x55d44e829be0;  1 drivers
v0x55d44e128040_0 .net "b", 0 0, L_0x55d44e829da0;  1 drivers
v0x55d44e1250f0_0 .net "ca", 0 0, L_0x55d44e829ad0;  1 drivers
v0x55d44e1221a0_0 .net "cin", 0 0, L_0x55d44e829f60;  1 drivers
v0x55d44e1128a0_0 .net "sum", 0 0, L_0x55d44e8297b0;  1 drivers
S_0x55d44d8e0c80 .scope module, "a_2" "sixtyBitAdder" 4 9, 5 3 0, S_0x55d44dea7d30;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f865d713180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44de51690_0 .net/2u *"_s2", 0 0, L_0x7f865d713180;  1 drivers
L_0x7f865d7131c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44dde8ef0_0 .net/2u *"_s6", 0 0, L_0x7f865d7131c8;  1 drivers
v0x55d44de50ab0_0 .net "a", 64 0, L_0x55d44e8580b0;  1 drivers
v0x55d44de50b70_0 .net "b", 64 0, L_0x55d44e858150;  1 drivers
v0x55d44de507a0_0 .net "ca", 64 0, L_0x55d44e857f20;  1 drivers
v0x55d44dde97a0_0 .net "cin", 64 0, L_0x55d44e858240;  1 drivers
v0x55d44dde9140_0 .net "sum", 64 0, L_0x55d44e857d90;  1 drivers
L_0x55d44e841900 .part L_0x55d44e8580b0, 0, 32;
L_0x55d44e8419a0 .part L_0x55d44e858150, 0, 32;
L_0x55d44e841a40 .part L_0x55d44e858240, 0, 32;
L_0x55d44e857ac0 .part L_0x55d44e8580b0, 32, 32;
L_0x55d44e857bb0 .part L_0x55d44e858150, 32, 32;
L_0x55d44e857ca0 .part L_0x55d44e858240, 32, 32;
L_0x55d44e857d90 .concat8 [ 32 32 1 0], L_0x55d44e841630, L_0x55d44e8577f0, L_0x7f865d7131c8;
L_0x55d44e857f20 .concat8 [ 1 32 32 0], L_0x7f865d713180, L_0x55d44e841770, L_0x55d44e857930;
S_0x55d44d8e0380 .scope module, "FA_0" "thirtBitAdder" 5 13, 6 3 0, S_0x55d44d8e0c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44cebc2a0_0 .net "a", 31 0, L_0x55d44e841900;  1 drivers
v0x55d44ceac8b0_0 .net "b", 31 0, L_0x55d44e8419a0;  1 drivers
v0x55d44ceb5700_0 .net "ca", 31 0, L_0x55d44e841770;  1 drivers
v0x55d44ceb27b0_0 .net "cin", 31 0, L_0x55d44e841a40;  1 drivers
v0x55d44ceaf860_0 .net "sum", 31 0, L_0x55d44e841630;  1 drivers
L_0x55d44e836510 .part L_0x55d44e841900, 0, 16;
L_0x55d44e8365b0 .part L_0x55d44e8419a0, 0, 16;
L_0x55d44e836650 .part L_0x55d44e841a40, 0, 16;
L_0x55d44e841320 .part L_0x55d44e841900, 16, 16;
L_0x55d44e841410 .part L_0x55d44e8419a0, 16, 16;
L_0x55d44e841500 .part L_0x55d44e841a40, 16, 16;
L_0x55d44e841630 .concat8 [ 16 16 0 0], L_0x55d44e836210, L_0x55d44e841020;
L_0x55d44e841770 .concat8 [ 16 16 0 0], L_0x55d44e8362b0, L_0x55d44e8410c0;
S_0x55d44d8ada40 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44d8e0380;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44d155280_0 .net "a", 15 0, L_0x55d44e836510;  1 drivers
v0x55d44d142620_0 .net "b", 15 0, L_0x55d44e8365b0;  1 drivers
v0x55d44d14b470_0 .net "ca", 15 0, L_0x55d44e8362b0;  1 drivers
v0x55d44d148520_0 .net "cin", 15 0, L_0x55d44e836650;  1 drivers
v0x55d44d1455d0_0 .net "sum", 15 0, L_0x55d44e836210;  1 drivers
L_0x55d44e82e020 .part L_0x55d44e836510, 0, 4;
L_0x55d44e82e0c0 .part L_0x55d44e8365b0, 0, 4;
L_0x55d44e82e160 .part L_0x55d44e836650, 0, 4;
L_0x55d44e8309b0 .part L_0x55d44e836510, 4, 4;
L_0x55d44e830aa0 .part L_0x55d44e8365b0, 4, 4;
L_0x55d44e830b90 .part L_0x55d44e836650, 4, 4;
L_0x55d44e833470 .part L_0x55d44e836510, 8, 4;
L_0x55d44e833510 .part L_0x55d44e8365b0, 8, 4;
L_0x55d44e833600 .part L_0x55d44e836650, 8, 4;
L_0x55d44e835e10 .part L_0x55d44e836510, 12, 4;
L_0x55d44e835f40 .part L_0x55d44e8365b0, 12, 4;
L_0x55d44e836070 .part L_0x55d44e836650, 12, 4;
L_0x55d44e836210 .concat8 [ 4 4 4 4], L_0x55d44e82de10, L_0x55d44e8307a0, L_0x55d44e833260, L_0x55d44e835c00;
L_0x55d44e8362b0 .concat8 [ 4 4 4 4], L_0x55d44e82deb0, L_0x55d44e830840, L_0x55d44e833300, L_0x55d44e835ca0;
S_0x55d44d8ad140 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44d8ada40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e03ef20_0 .net "a", 3 0, L_0x55d44e82e020;  1 drivers
v0x55d44e03bfd0_0 .net "b", 3 0, L_0x55d44e82e0c0;  1 drivers
v0x55d44e039080_0 .net "ca", 3 0, L_0x55d44e82deb0;  1 drivers
v0x55d44e029690_0 .net "cin", 3 0, L_0x55d44e82e160;  1 drivers
v0x55d44e0324e0_0 .net "sum", 3 0, L_0x55d44e82de10;  1 drivers
L_0x55d44e82bdd0 .part L_0x55d44e82e020, 0, 1;
L_0x55d44e82bf00 .part L_0x55d44e82e0c0, 0, 1;
L_0x55d44e82c030 .part L_0x55d44e82e160, 0, 1;
L_0x55d44e82c640 .part L_0x55d44e82e020, 1, 1;
L_0x55d44e82c770 .part L_0x55d44e82e0c0, 1, 1;
L_0x55d44e82c8a0 .part L_0x55d44e82e160, 1, 1;
L_0x55d44e82cfe0 .part L_0x55d44e82e020, 2, 1;
L_0x55d44e82d110 .part L_0x55d44e82e0c0, 2, 1;
L_0x55d44e82d290 .part L_0x55d44e82e160, 2, 1;
L_0x55d44e82d860 .part L_0x55d44e82e020, 3, 1;
L_0x55d44e82da20 .part L_0x55d44e82e0c0, 3, 1;
L_0x55d44e82dbe0 .part L_0x55d44e82e160, 3, 1;
L_0x55d44e82de10 .concat8 [ 1 1 1 1], L_0x55d44e82a120, L_0x55d44e82c1d0, L_0x55d44e82ca80, L_0x55d44e82d430;
L_0x55d44e82deb0 .concat8 [ 1 1 1 1], L_0x55d44e82bcc0, L_0x55d44e82c530, L_0x55d44e82ced0, L_0x55d44e82d750;
S_0x55d44d89ec10 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d8ad140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e82a730 .functor XOR 1, L_0x55d44e82bdd0, L_0x55d44e82bf00, C4<0>, C4<0>;
L_0x55d44e82a120 .functor XOR 1, L_0x55d44e82a730, L_0x55d44e82c030, C4<0>, C4<0>;
L_0x55d44e82b930 .functor AND 1, L_0x55d44e82bdd0, L_0x55d44e82bf00, C4<1>, C4<1>;
L_0x55d44e82ba40 .functor AND 1, L_0x55d44e82bdd0, L_0x55d44e82c030, C4<1>, C4<1>;
L_0x55d44e82bb00 .functor OR 1, L_0x55d44e82b930, L_0x55d44e82ba40, C4<0>, C4<0>;
L_0x55d44e82bc10 .functor AND 1, L_0x55d44e82c030, L_0x55d44e82bf00, C4<1>, C4<1>;
L_0x55d44e82bcc0 .functor OR 1, L_0x55d44e82bb00, L_0x55d44e82bc10, C4<0>, C4<0>;
v0x55d44e0cf120_0 .net *"_s0", 0 0, L_0x55d44e82a730;  1 drivers
v0x55d44e0cc1d0_0 .net *"_s10", 0 0, L_0x55d44e82bc10;  1 drivers
v0x55d44e0c9280_0 .net *"_s4", 0 0, L_0x55d44e82b930;  1 drivers
v0x55d44e0b65f0_0 .net *"_s6", 0 0, L_0x55d44e82ba40;  1 drivers
v0x55d44e0bf440_0 .net *"_s8", 0 0, L_0x55d44e82bb00;  1 drivers
v0x55d44e0bc4f0_0 .net "a", 0 0, L_0x55d44e82bdd0;  1 drivers
v0x55d44e0b95a0_0 .net "b", 0 0, L_0x55d44e82bf00;  1 drivers
v0x55d44e0a9ca0_0 .net "ca", 0 0, L_0x55d44e82bcc0;  1 drivers
v0x55d44e0b2af0_0 .net "cin", 0 0, L_0x55d44e82c030;  1 drivers
v0x55d44e0acc50_0 .net "sum", 0 0, L_0x55d44e82a120;  1 drivers
S_0x55d44d837a00 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d8ad140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e82c160 .functor XOR 1, L_0x55d44e82c640, L_0x55d44e82c770, C4<0>, C4<0>;
L_0x55d44e82c1d0 .functor XOR 1, L_0x55d44e82c160, L_0x55d44e82c8a0, C4<0>, C4<0>;
L_0x55d44e82c240 .functor AND 1, L_0x55d44e82c640, L_0x55d44e82c770, C4<1>, C4<1>;
L_0x55d44e82c2b0 .functor AND 1, L_0x55d44e82c640, L_0x55d44e82c8a0, C4<1>, C4<1>;
L_0x55d44e82c370 .functor OR 1, L_0x55d44e82c240, L_0x55d44e82c2b0, C4<0>, C4<0>;
L_0x55d44e82c480 .functor AND 1, L_0x55d44e82c8a0, L_0x55d44e82c770, C4<1>, C4<1>;
L_0x55d44e82c530 .functor OR 1, L_0x55d44e82c370, L_0x55d44e82c480, C4<0>, C4<0>;
v0x55d44e09d350_0 .net *"_s0", 0 0, L_0x55d44e82c160;  1 drivers
v0x55d44e0a61a0_0 .net *"_s10", 0 0, L_0x55d44e82c480;  1 drivers
v0x55d44e0a3250_0 .net *"_s4", 0 0, L_0x55d44e82c240;  1 drivers
v0x55d44e0a0300_0 .net *"_s6", 0 0, L_0x55d44e82c2b0;  1 drivers
v0x55d44e090910_0 .net *"_s8", 0 0, L_0x55d44e82c370;  1 drivers
v0x55d44e099760_0 .net "a", 0 0, L_0x55d44e82c640;  1 drivers
v0x55d44e096810_0 .net "b", 0 0, L_0x55d44e82c770;  1 drivers
v0x55d44e0938c0_0 .net "ca", 0 0, L_0x55d44e82c530;  1 drivers
v0x55d44e0833b0_0 .net "cin", 0 0, L_0x55d44e82c8a0;  1 drivers
v0x55d44e08c200_0 .net "sum", 0 0, L_0x55d44e82c1d0;  1 drivers
S_0x55d44d86ad70 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d8ad140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e82ca10 .functor XOR 1, L_0x55d44e82cfe0, L_0x55d44e82d110, C4<0>, C4<0>;
L_0x55d44e82ca80 .functor XOR 1, L_0x55d44e82ca10, L_0x55d44e82d290, C4<0>, C4<0>;
L_0x55d44e82cb40 .functor AND 1, L_0x55d44e82cfe0, L_0x55d44e82d110, C4<1>, C4<1>;
L_0x55d44e82cc50 .functor AND 1, L_0x55d44e82cfe0, L_0x55d44e82d290, C4<1>, C4<1>;
L_0x55d44e82cd10 .functor OR 1, L_0x55d44e82cb40, L_0x55d44e82cc50, C4<0>, C4<0>;
L_0x55d44e82ce20 .functor AND 1, L_0x55d44e82d290, L_0x55d44e82d110, C4<1>, C4<1>;
L_0x55d44e82ced0 .functor OR 1, L_0x55d44e82cd10, L_0x55d44e82ce20, C4<0>, C4<0>;
v0x55d44e0892b0_0 .net *"_s0", 0 0, L_0x55d44e82ca10;  1 drivers
v0x55d44e086360_0 .net *"_s10", 0 0, L_0x55d44e82ce20;  1 drivers
v0x55d44e076a60_0 .net *"_s4", 0 0, L_0x55d44e82cb40;  1 drivers
v0x55d44e07f8b0_0 .net *"_s6", 0 0, L_0x55d44e82cc50;  1 drivers
v0x55d44e079a10_0 .net *"_s8", 0 0, L_0x55d44e82cd10;  1 drivers
v0x55d44e06a110_0 .net "a", 0 0, L_0x55d44e82cfe0;  1 drivers
v0x55d44e072f60_0 .net "b", 0 0, L_0x55d44e82d110;  1 drivers
v0x55d44e070010_0 .net "ca", 0 0, L_0x55d44e82ced0;  1 drivers
v0x55d44e06d0c0_0 .net "cin", 0 0, L_0x55d44e82d290;  1 drivers
v0x55d44e05d6d0_0 .net "sum", 0 0, L_0x55d44e82ca80;  1 drivers
S_0x55d44d877760 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d8ad140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e82d3c0 .functor XOR 1, L_0x55d44e82d860, L_0x55d44e82da20, C4<0>, C4<0>;
L_0x55d44e82d430 .functor XOR 1, L_0x55d44e82d3c0, L_0x55d44e82dbe0, C4<0>, C4<0>;
L_0x55d44e82d4a0 .functor AND 1, L_0x55d44e82d860, L_0x55d44e82da20, C4<1>, C4<1>;
L_0x55d44e82d510 .functor AND 1, L_0x55d44e82d860, L_0x55d44e82dbe0, C4<1>, C4<1>;
L_0x55d44e82d5d0 .functor OR 1, L_0x55d44e82d4a0, L_0x55d44e82d510, C4<0>, C4<0>;
L_0x55d44e82d6e0 .functor AND 1, L_0x55d44e82dbe0, L_0x55d44e82da20, C4<1>, C4<1>;
L_0x55d44e82d750 .functor OR 1, L_0x55d44e82d5d0, L_0x55d44e82d6e0, C4<0>, C4<0>;
v0x55d44e066520_0 .net *"_s0", 0 0, L_0x55d44e82d3c0;  1 drivers
v0x55d44e0635d0_0 .net *"_s10", 0 0, L_0x55d44e82d6e0;  1 drivers
v0x55d44e060680_0 .net *"_s4", 0 0, L_0x55d44e82d4a0;  1 drivers
v0x55d44e04f370_0 .net *"_s6", 0 0, L_0x55d44e82d510;  1 drivers
v0x55d44e0581c0_0 .net *"_s8", 0 0, L_0x55d44e82d5d0;  1 drivers
v0x55d44e052320_0 .net "a", 0 0, L_0x55d44e82d860;  1 drivers
v0x55d44e042a20_0 .net "b", 0 0, L_0x55d44e82da20;  1 drivers
v0x55d44e04b870_0 .net "ca", 0 0, L_0x55d44e82d750;  1 drivers
v0x55d44e0459d0_0 .net "cin", 0 0, L_0x55d44e82dbe0;  1 drivers
v0x55d44e0360d0_0 .net "sum", 0 0, L_0x55d44e82d430;  1 drivers
S_0x55d44d876e60 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44d8ada40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d29bc50_0 .net "a", 3 0, L_0x55d44e8309b0;  1 drivers
v0x55d44d298d00_0 .net "b", 3 0, L_0x55d44e830aa0;  1 drivers
v0x55d44d289310_0 .net "ca", 3 0, L_0x55d44e830840;  1 drivers
v0x55d44d292160_0 .net "cin", 3 0, L_0x55d44e830b90;  1 drivers
v0x55d44d28f210_0 .net "sum", 3 0, L_0x55d44e8307a0;  1 drivers
L_0x55d44e82e760 .part L_0x55d44e8309b0, 0, 1;
L_0x55d44e82e890 .part L_0x55d44e830aa0, 0, 1;
L_0x55d44e82e9c0 .part L_0x55d44e830b90, 0, 1;
L_0x55d44e82efd0 .part L_0x55d44e8309b0, 1, 1;
L_0x55d44e82f100 .part L_0x55d44e830aa0, 1, 1;
L_0x55d44e82f230 .part L_0x55d44e830b90, 1, 1;
L_0x55d44e82f970 .part L_0x55d44e8309b0, 2, 1;
L_0x55d44e82faa0 .part L_0x55d44e830aa0, 2, 1;
L_0x55d44e82fc20 .part L_0x55d44e830b90, 2, 1;
L_0x55d44e8301f0 .part L_0x55d44e8309b0, 3, 1;
L_0x55d44e8303b0 .part L_0x55d44e830aa0, 3, 1;
L_0x55d44e830570 .part L_0x55d44e830b90, 3, 1;
L_0x55d44e8307a0 .concat8 [ 1 1 1 1], L_0x55d44e82e200, L_0x55d44e82eb60, L_0x55d44e82f410, L_0x55d44e82fdc0;
L_0x55d44e830840 .concat8 [ 1 1 1 1], L_0x55d44e82e650, L_0x55d44e82eec0, L_0x55d44e82f860, L_0x55d44e8300e0;
S_0x55d44d844520 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d876e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e82dda0 .functor XOR 1, L_0x55d44e82e760, L_0x55d44e82e890, C4<0>, C4<0>;
L_0x55d44e82e200 .functor XOR 1, L_0x55d44e82dda0, L_0x55d44e82e9c0, C4<0>, C4<0>;
L_0x55d44e82e2c0 .functor AND 1, L_0x55d44e82e760, L_0x55d44e82e890, C4<1>, C4<1>;
L_0x55d44e82e3d0 .functor AND 1, L_0x55d44e82e760, L_0x55d44e82e9c0, C4<1>, C4<1>;
L_0x55d44e82e490 .functor OR 1, L_0x55d44e82e2c0, L_0x55d44e82e3d0, C4<0>, C4<0>;
L_0x55d44e82e5a0 .functor AND 1, L_0x55d44e82e9c0, L_0x55d44e82e890, C4<1>, C4<1>;
L_0x55d44e82e650 .functor OR 1, L_0x55d44e82e490, L_0x55d44e82e5a0, C4<0>, C4<0>;
v0x55d44e02f590_0 .net *"_s0", 0 0, L_0x55d44e82dda0;  1 drivers
v0x55d44e02c640_0 .net *"_s10", 0 0, L_0x55d44e82e5a0;  1 drivers
v0x55d44e01c130_0 .net *"_s4", 0 0, L_0x55d44e82e2c0;  1 drivers
v0x55d44e024f80_0 .net *"_s6", 0 0, L_0x55d44e82e3d0;  1 drivers
v0x55d44e022030_0 .net *"_s8", 0 0, L_0x55d44e82e490;  1 drivers
v0x55d44e01f0e0_0 .net "a", 0 0, L_0x55d44e82e760;  1 drivers
v0x55d44e00f7e0_0 .net "b", 0 0, L_0x55d44e82e890;  1 drivers
v0x55d44e018630_0 .net "ca", 0 0, L_0x55d44e82e650;  1 drivers
v0x55d44e012790_0 .net "cin", 0 0, L_0x55d44e82e9c0;  1 drivers
v0x55d44e002e90_0 .net "sum", 0 0, L_0x55d44e82e200;  1 drivers
S_0x55d44d843c20 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d876e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e82eaf0 .functor XOR 1, L_0x55d44e82efd0, L_0x55d44e82f100, C4<0>, C4<0>;
L_0x55d44e82eb60 .functor XOR 1, L_0x55d44e82eaf0, L_0x55d44e82f230, C4<0>, C4<0>;
L_0x55d44e82ebd0 .functor AND 1, L_0x55d44e82efd0, L_0x55d44e82f100, C4<1>, C4<1>;
L_0x55d44e82ec40 .functor AND 1, L_0x55d44e82efd0, L_0x55d44e82f230, C4<1>, C4<1>;
L_0x55d44e82ed00 .functor OR 1, L_0x55d44e82ebd0, L_0x55d44e82ec40, C4<0>, C4<0>;
L_0x55d44e82ee10 .functor AND 1, L_0x55d44e82f230, L_0x55d44e82f100, C4<1>, C4<1>;
L_0x55d44e82eec0 .functor OR 1, L_0x55d44e82ed00, L_0x55d44e82ee10, C4<0>, C4<0>;
v0x55d44e00bce0_0 .net *"_s0", 0 0, L_0x55d44e82eaf0;  1 drivers
v0x55d44e008d90_0 .net *"_s10", 0 0, L_0x55d44e82ee10;  1 drivers
v0x55d44e005e40_0 .net *"_s4", 0 0, L_0x55d44e82ebd0;  1 drivers
v0x55d44dff6450_0 .net *"_s6", 0 0, L_0x55d44e82ec40;  1 drivers
v0x55d44dfff2a0_0 .net *"_s8", 0 0, L_0x55d44e82ed00;  1 drivers
v0x55d44dffc350_0 .net "a", 0 0, L_0x55d44e82efd0;  1 drivers
v0x55d44dff9400_0 .net "b", 0 0, L_0x55d44e82f100;  1 drivers
v0x55d44d2e2230_0 .net "ca", 0 0, L_0x55d44e82eec0;  1 drivers
v0x55d44d2eb080_0 .net "cin", 0 0, L_0x55d44e82f230;  1 drivers
v0x55d44d2e51e0_0 .net "sum", 0 0, L_0x55d44e82eb60;  1 drivers
S_0x55d44d803af0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d876e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e82f3a0 .functor XOR 1, L_0x55d44e82f970, L_0x55d44e82faa0, C4<0>, C4<0>;
L_0x55d44e82f410 .functor XOR 1, L_0x55d44e82f3a0, L_0x55d44e82fc20, C4<0>, C4<0>;
L_0x55d44e82f4d0 .functor AND 1, L_0x55d44e82f970, L_0x55d44e82faa0, C4<1>, C4<1>;
L_0x55d44e82f5e0 .functor AND 1, L_0x55d44e82f970, L_0x55d44e82fc20, C4<1>, C4<1>;
L_0x55d44e82f6a0 .functor OR 1, L_0x55d44e82f4d0, L_0x55d44e82f5e0, C4<0>, C4<0>;
L_0x55d44e82f7b0 .functor AND 1, L_0x55d44e82fc20, L_0x55d44e82faa0, C4<1>, C4<1>;
L_0x55d44e82f860 .functor OR 1, L_0x55d44e82f6a0, L_0x55d44e82f7b0, C4<0>, C4<0>;
v0x55d44d2d58e0_0 .net *"_s0", 0 0, L_0x55d44e82f3a0;  1 drivers
v0x55d44d2de730_0 .net *"_s10", 0 0, L_0x55d44e82f7b0;  1 drivers
v0x55d44d2d8890_0 .net *"_s4", 0 0, L_0x55d44e82f4d0;  1 drivers
v0x55d44d2c8f90_0 .net *"_s6", 0 0, L_0x55d44e82f5e0;  1 drivers
v0x55d44d2d1de0_0 .net *"_s8", 0 0, L_0x55d44e82f6a0;  1 drivers
v0x55d44d2cee90_0 .net "a", 0 0, L_0x55d44e82f970;  1 drivers
v0x55d44d2cbf40_0 .net "b", 0 0, L_0x55d44e82faa0;  1 drivers
v0x55d44d2bc550_0 .net "ca", 0 0, L_0x55d44e82f860;  1 drivers
v0x55d44d2c53a0_0 .net "cin", 0 0, L_0x55d44e82fc20;  1 drivers
v0x55d44d2c2450_0 .net "sum", 0 0, L_0x55d44e82f410;  1 drivers
S_0x55d44d8104e0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d876e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e82fd50 .functor XOR 1, L_0x55d44e8301f0, L_0x55d44e8303b0, C4<0>, C4<0>;
L_0x55d44e82fdc0 .functor XOR 1, L_0x55d44e82fd50, L_0x55d44e830570, C4<0>, C4<0>;
L_0x55d44e82fe30 .functor AND 1, L_0x55d44e8301f0, L_0x55d44e8303b0, C4<1>, C4<1>;
L_0x55d44e82fea0 .functor AND 1, L_0x55d44e8301f0, L_0x55d44e830570, C4<1>, C4<1>;
L_0x55d44e82ff60 .functor OR 1, L_0x55d44e82fe30, L_0x55d44e82fea0, C4<0>, C4<0>;
L_0x55d44e830070 .functor AND 1, L_0x55d44e830570, L_0x55d44e8303b0, C4<1>, C4<1>;
L_0x55d44e8300e0 .functor OR 1, L_0x55d44e82ff60, L_0x55d44e830070, C4<0>, C4<0>;
v0x55d44d2bf500_0 .net *"_s0", 0 0, L_0x55d44e82fd50;  1 drivers
v0x55d44d2aeff0_0 .net *"_s10", 0 0, L_0x55d44e830070;  1 drivers
v0x55d44d2b7e40_0 .net *"_s4", 0 0, L_0x55d44e82fe30;  1 drivers
v0x55d44d2b4ef0_0 .net *"_s6", 0 0, L_0x55d44e82fea0;  1 drivers
v0x55d44d2b1fa0_0 .net *"_s8", 0 0, L_0x55d44e82ff60;  1 drivers
v0x55d44d2a26a0_0 .net "a", 0 0, L_0x55d44e8301f0;  1 drivers
v0x55d44d2ab4f0_0 .net "b", 0 0, L_0x55d44e8303b0;  1 drivers
v0x55d44d2a5650_0 .net "ca", 0 0, L_0x55d44e8300e0;  1 drivers
v0x55d44d295d50_0 .net "cin", 0 0, L_0x55d44e830570;  1 drivers
v0x55d44d29eba0_0 .net "sum", 0 0, L_0x55d44e82fdc0;  1 drivers
S_0x55d44d80fbe0 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44d8ada40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d1ff0d0_0 .net "a", 3 0, L_0x55d44e833470;  1 drivers
v0x55d44d1fc180_0 .net "b", 3 0, L_0x55d44e833510;  1 drivers
v0x55d44d1ec790_0 .net "ca", 3 0, L_0x55d44e833300;  1 drivers
v0x55d44d1f55e0_0 .net "cin", 3 0, L_0x55d44e833600;  1 drivers
v0x55d44d1f2690_0 .net "sum", 3 0, L_0x55d44e833260;  1 drivers
L_0x55d44e831220 .part L_0x55d44e833470, 0, 1;
L_0x55d44e831350 .part L_0x55d44e833510, 0, 1;
L_0x55d44e831480 .part L_0x55d44e833600, 0, 1;
L_0x55d44e831a90 .part L_0x55d44e833470, 1, 1;
L_0x55d44e831bc0 .part L_0x55d44e833510, 1, 1;
L_0x55d44e831cf0 .part L_0x55d44e833600, 1, 1;
L_0x55d44e832430 .part L_0x55d44e833470, 2, 1;
L_0x55d44e832560 .part L_0x55d44e833510, 2, 1;
L_0x55d44e8326e0 .part L_0x55d44e833600, 2, 1;
L_0x55d44e832cb0 .part L_0x55d44e833470, 3, 1;
L_0x55d44e832e70 .part L_0x55d44e833510, 3, 1;
L_0x55d44e833030 .part L_0x55d44e833600, 3, 1;
L_0x55d44e833260 .concat8 [ 1 1 1 1], L_0x55d44e830cc0, L_0x55d44e831620, L_0x55d44e831ed0, L_0x55d44e832880;
L_0x55d44e833300 .concat8 [ 1 1 1 1], L_0x55d44e831110, L_0x55d44e831980, L_0x55d44e832320, L_0x55d44e832ba0;
S_0x55d44d7dd2a0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d80fbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e830730 .functor XOR 1, L_0x55d44e831220, L_0x55d44e831350, C4<0>, C4<0>;
L_0x55d44e830cc0 .functor XOR 1, L_0x55d44e830730, L_0x55d44e831480, C4<0>, C4<0>;
L_0x55d44e830d80 .functor AND 1, L_0x55d44e831220, L_0x55d44e831350, C4<1>, C4<1>;
L_0x55d44e830e90 .functor AND 1, L_0x55d44e831220, L_0x55d44e831480, C4<1>, C4<1>;
L_0x55d44e830f50 .functor OR 1, L_0x55d44e830d80, L_0x55d44e830e90, C4<0>, C4<0>;
L_0x55d44e831060 .functor AND 1, L_0x55d44e831480, L_0x55d44e831350, C4<1>, C4<1>;
L_0x55d44e831110 .functor OR 1, L_0x55d44e830f50, L_0x55d44e831060, C4<0>, C4<0>;
v0x55d44d28c2c0_0 .net *"_s0", 0 0, L_0x55d44e830730;  1 drivers
v0x55d44d27afb0_0 .net *"_s10", 0 0, L_0x55d44e831060;  1 drivers
v0x55d44d283e00_0 .net *"_s4", 0 0, L_0x55d44e830d80;  1 drivers
v0x55d44d280eb0_0 .net *"_s6", 0 0, L_0x55d44e830e90;  1 drivers
v0x55d44d27df60_0 .net *"_s8", 0 0, L_0x55d44e830f50;  1 drivers
v0x55d44d26e660_0 .net "a", 0 0, L_0x55d44e831220;  1 drivers
v0x55d44d2774b0_0 .net "b", 0 0, L_0x55d44e831350;  1 drivers
v0x55d44d271610_0 .net "ca", 0 0, L_0x55d44e831110;  1 drivers
v0x55d44d261d10_0 .net "cin", 0 0, L_0x55d44e831480;  1 drivers
v0x55d44d26ab60_0 .net "sum", 0 0, L_0x55d44e830cc0;  1 drivers
S_0x55d44d7dc9a0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d80fbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8315b0 .functor XOR 1, L_0x55d44e831a90, L_0x55d44e831bc0, C4<0>, C4<0>;
L_0x55d44e831620 .functor XOR 1, L_0x55d44e8315b0, L_0x55d44e831cf0, C4<0>, C4<0>;
L_0x55d44e831690 .functor AND 1, L_0x55d44e831a90, L_0x55d44e831bc0, C4<1>, C4<1>;
L_0x55d44e831700 .functor AND 1, L_0x55d44e831a90, L_0x55d44e831cf0, C4<1>, C4<1>;
L_0x55d44e8317c0 .functor OR 1, L_0x55d44e831690, L_0x55d44e831700, C4<0>, C4<0>;
L_0x55d44e8318d0 .functor AND 1, L_0x55d44e831cf0, L_0x55d44e831bc0, C4<1>, C4<1>;
L_0x55d44e831980 .functor OR 1, L_0x55d44e8317c0, L_0x55d44e8318d0, C4<0>, C4<0>;
v0x55d44d267c10_0 .net *"_s0", 0 0, L_0x55d44e8315b0;  1 drivers
v0x55d44d264cc0_0 .net *"_s10", 0 0, L_0x55d44e8318d0;  1 drivers
v0x55d44d2552d0_0 .net *"_s4", 0 0, L_0x55d44e831690;  1 drivers
v0x55d44d25e120_0 .net *"_s6", 0 0, L_0x55d44e831700;  1 drivers
v0x55d44d25b1d0_0 .net *"_s8", 0 0, L_0x55d44e8317c0;  1 drivers
v0x55d44d258280_0 .net "a", 0 0, L_0x55d44e831a90;  1 drivers
v0x55d44d247d70_0 .net "b", 0 0, L_0x55d44e831bc0;  1 drivers
v0x55d44d250bc0_0 .net "ca", 0 0, L_0x55d44e831980;  1 drivers
v0x55d44d24dc70_0 .net "cin", 0 0, L_0x55d44e831cf0;  1 drivers
v0x55d44d24ad20_0 .net "sum", 0 0, L_0x55d44e831620;  1 drivers
S_0x55d44d7cee50 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d80fbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e831e60 .functor XOR 1, L_0x55d44e832430, L_0x55d44e832560, C4<0>, C4<0>;
L_0x55d44e831ed0 .functor XOR 1, L_0x55d44e831e60, L_0x55d44e8326e0, C4<0>, C4<0>;
L_0x55d44e831f90 .functor AND 1, L_0x55d44e832430, L_0x55d44e832560, C4<1>, C4<1>;
L_0x55d44e8320a0 .functor AND 1, L_0x55d44e832430, L_0x55d44e8326e0, C4<1>, C4<1>;
L_0x55d44e832160 .functor OR 1, L_0x55d44e831f90, L_0x55d44e8320a0, C4<0>, C4<0>;
L_0x55d44e832270 .functor AND 1, L_0x55d44e8326e0, L_0x55d44e832560, C4<1>, C4<1>;
L_0x55d44e832320 .functor OR 1, L_0x55d44e832160, L_0x55d44e832270, C4<0>, C4<0>;
v0x55d44d23b420_0 .net *"_s0", 0 0, L_0x55d44e831e60;  1 drivers
v0x55d44d244270_0 .net *"_s10", 0 0, L_0x55d44e832270;  1 drivers
v0x55d44d23e3d0_0 .net *"_s4", 0 0, L_0x55d44e831f90;  1 drivers
v0x55d44d22ead0_0 .net *"_s6", 0 0, L_0x55d44e8320a0;  1 drivers
v0x55d44d237920_0 .net *"_s8", 0 0, L_0x55d44e832160;  1 drivers
v0x55d44d2349d0_0 .net "a", 0 0, L_0x55d44e832430;  1 drivers
v0x55d44d231a80_0 .net "b", 0 0, L_0x55d44e832560;  1 drivers
v0x55d44d222090_0 .net "ca", 0 0, L_0x55d44e832320;  1 drivers
v0x55d44d22aee0_0 .net "cin", 0 0, L_0x55d44e8326e0;  1 drivers
v0x55d44d227f90_0 .net "sum", 0 0, L_0x55d44e831ed0;  1 drivers
S_0x55d44d767c40 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d80fbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e832810 .functor XOR 1, L_0x55d44e832cb0, L_0x55d44e832e70, C4<0>, C4<0>;
L_0x55d44e832880 .functor XOR 1, L_0x55d44e832810, L_0x55d44e833030, C4<0>, C4<0>;
L_0x55d44e8328f0 .functor AND 1, L_0x55d44e832cb0, L_0x55d44e832e70, C4<1>, C4<1>;
L_0x55d44e832960 .functor AND 1, L_0x55d44e832cb0, L_0x55d44e833030, C4<1>, C4<1>;
L_0x55d44e832a20 .functor OR 1, L_0x55d44e8328f0, L_0x55d44e832960, C4<0>, C4<0>;
L_0x55d44e832b30 .functor AND 1, L_0x55d44e833030, L_0x55d44e832e70, C4<1>, C4<1>;
L_0x55d44e832ba0 .functor OR 1, L_0x55d44e832a20, L_0x55d44e832b30, C4<0>, C4<0>;
v0x55d44d225040_0 .net *"_s0", 0 0, L_0x55d44e832810;  1 drivers
v0x55d44d212470_0 .net *"_s10", 0 0, L_0x55d44e832b30;  1 drivers
v0x55d44d21b2c0_0 .net *"_s4", 0 0, L_0x55d44e8328f0;  1 drivers
v0x55d44d218370_0 .net *"_s6", 0 0, L_0x55d44e832960;  1 drivers
v0x55d44d215420_0 .net *"_s8", 0 0, L_0x55d44e832a20;  1 drivers
v0x55d44d205b20_0 .net "a", 0 0, L_0x55d44e832cb0;  1 drivers
v0x55d44d20e970_0 .net "b", 0 0, L_0x55d44e832e70;  1 drivers
v0x55d44d208ad0_0 .net "ca", 0 0, L_0x55d44e832ba0;  1 drivers
v0x55d44d1f91d0_0 .net "cin", 0 0, L_0x55d44e833030;  1 drivers
v0x55d44d202020_0 .net "sum", 0 0, L_0x55d44e832880;  1 drivers
S_0x55d44d79afb0 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44d8ada40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d164c10_0 .net "a", 3 0, L_0x55d44e835e10;  1 drivers
v0x55d44d161cc0_0 .net "b", 3 0, L_0x55d44e835f40;  1 drivers
v0x55d44d1522d0_0 .net "ca", 3 0, L_0x55d44e835ca0;  1 drivers
v0x55d44d15b120_0 .net "cin", 3 0, L_0x55d44e836070;  1 drivers
v0x55d44d1581d0_0 .net "sum", 3 0, L_0x55d44e835c00;  1 drivers
L_0x55d44e833bc0 .part L_0x55d44e835e10, 0, 1;
L_0x55d44e833cf0 .part L_0x55d44e835f40, 0, 1;
L_0x55d44e833e20 .part L_0x55d44e836070, 0, 1;
L_0x55d44e834430 .part L_0x55d44e835e10, 1, 1;
L_0x55d44e834560 .part L_0x55d44e835f40, 1, 1;
L_0x55d44e834690 .part L_0x55d44e836070, 1, 1;
L_0x55d44e834dd0 .part L_0x55d44e835e10, 2, 1;
L_0x55d44e834f00 .part L_0x55d44e835f40, 2, 1;
L_0x55d44e835080 .part L_0x55d44e836070, 2, 1;
L_0x55d44e835650 .part L_0x55d44e835e10, 3, 1;
L_0x55d44e835810 .part L_0x55d44e835f40, 3, 1;
L_0x55d44e8359d0 .part L_0x55d44e836070, 3, 1;
L_0x55d44e835c00 .concat8 [ 1 1 1 1], L_0x55d44e8336a0, L_0x55d44e833fc0, L_0x55d44e834870, L_0x55d44e835220;
L_0x55d44e835ca0 .concat8 [ 1 1 1 1], L_0x55d44e833ab0, L_0x55d44e834320, L_0x55d44e834cc0, L_0x55d44e835540;
S_0x55d44d7a79a0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d79afb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8331f0 .functor XOR 1, L_0x55d44e833bc0, L_0x55d44e833cf0, C4<0>, C4<0>;
L_0x55d44e8336a0 .functor XOR 1, L_0x55d44e8331f0, L_0x55d44e833e20, C4<0>, C4<0>;
L_0x55d44e833760 .functor AND 1, L_0x55d44e833bc0, L_0x55d44e833cf0, C4<1>, C4<1>;
L_0x55d44e833870 .functor AND 1, L_0x55d44e833bc0, L_0x55d44e833e20, C4<1>, C4<1>;
L_0x55d44e833930 .functor OR 1, L_0x55d44e833760, L_0x55d44e833870, C4<0>, C4<0>;
L_0x55d44e833a40 .functor AND 1, L_0x55d44e833e20, L_0x55d44e833cf0, C4<1>, C4<1>;
L_0x55d44e833ab0 .functor OR 1, L_0x55d44e833930, L_0x55d44e833a40, C4<0>, C4<0>;
v0x55d44d1ef740_0 .net *"_s0", 0 0, L_0x55d44e8331f0;  1 drivers
v0x55d44d1df230_0 .net *"_s10", 0 0, L_0x55d44e833a40;  1 drivers
v0x55d44d1e8080_0 .net *"_s4", 0 0, L_0x55d44e833760;  1 drivers
v0x55d44d1e5130_0 .net *"_s6", 0 0, L_0x55d44e833870;  1 drivers
v0x55d44d1e21e0_0 .net *"_s8", 0 0, L_0x55d44e833930;  1 drivers
v0x55d44d1d28e0_0 .net "a", 0 0, L_0x55d44e833bc0;  1 drivers
v0x55d44d1db730_0 .net "b", 0 0, L_0x55d44e833cf0;  1 drivers
v0x55d44d1d5890_0 .net "ca", 0 0, L_0x55d44e833ab0;  1 drivers
v0x55d44d1c5f90_0 .net "cin", 0 0, L_0x55d44e833e20;  1 drivers
v0x55d44d1cede0_0 .net "sum", 0 0, L_0x55d44e8336a0;  1 drivers
S_0x55d44d7a70a0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d79afb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e833f50 .functor XOR 1, L_0x55d44e834430, L_0x55d44e834560, C4<0>, C4<0>;
L_0x55d44e833fc0 .functor XOR 1, L_0x55d44e833f50, L_0x55d44e834690, C4<0>, C4<0>;
L_0x55d44e834030 .functor AND 1, L_0x55d44e834430, L_0x55d44e834560, C4<1>, C4<1>;
L_0x55d44e8340a0 .functor AND 1, L_0x55d44e834430, L_0x55d44e834690, C4<1>, C4<1>;
L_0x55d44e834160 .functor OR 1, L_0x55d44e834030, L_0x55d44e8340a0, C4<0>, C4<0>;
L_0x55d44e834270 .functor AND 1, L_0x55d44e834690, L_0x55d44e834560, C4<1>, C4<1>;
L_0x55d44e834320 .functor OR 1, L_0x55d44e834160, L_0x55d44e834270, C4<0>, C4<0>;
v0x55d44d1cbe90_0 .net *"_s0", 0 0, L_0x55d44e833f50;  1 drivers
v0x55d44d1c8f40_0 .net *"_s10", 0 0, L_0x55d44e834270;  1 drivers
v0x55d44d1b9550_0 .net *"_s4", 0 0, L_0x55d44e834030;  1 drivers
v0x55d44d1c23a0_0 .net *"_s6", 0 0, L_0x55d44e8340a0;  1 drivers
v0x55d44d1bf450_0 .net *"_s8", 0 0, L_0x55d44e834160;  1 drivers
v0x55d44d1bc500_0 .net "a", 0 0, L_0x55d44e834430;  1 drivers
v0x55d44d1ab1f0_0 .net "b", 0 0, L_0x55d44e834560;  1 drivers
v0x55d44d1b4040_0 .net "ca", 0 0, L_0x55d44e834320;  1 drivers
v0x55d44d1b10f0_0 .net "cin", 0 0, L_0x55d44e834690;  1 drivers
v0x55d44d1ae1a0_0 .net "sum", 0 0, L_0x55d44e833fc0;  1 drivers
S_0x55d44d774760 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d79afb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e834800 .functor XOR 1, L_0x55d44e834dd0, L_0x55d44e834f00, C4<0>, C4<0>;
L_0x55d44e834870 .functor XOR 1, L_0x55d44e834800, L_0x55d44e835080, C4<0>, C4<0>;
L_0x55d44e834930 .functor AND 1, L_0x55d44e834dd0, L_0x55d44e834f00, C4<1>, C4<1>;
L_0x55d44e834a40 .functor AND 1, L_0x55d44e834dd0, L_0x55d44e835080, C4<1>, C4<1>;
L_0x55d44e834b00 .functor OR 1, L_0x55d44e834930, L_0x55d44e834a40, C4<0>, C4<0>;
L_0x55d44e834c10 .functor AND 1, L_0x55d44e835080, L_0x55d44e834f00, C4<1>, C4<1>;
L_0x55d44e834cc0 .functor OR 1, L_0x55d44e834b00, L_0x55d44e834c10, C4<0>, C4<0>;
v0x55d44d19e8a0_0 .net *"_s0", 0 0, L_0x55d44e834800;  1 drivers
v0x55d44d1a76f0_0 .net *"_s10", 0 0, L_0x55d44e834c10;  1 drivers
v0x55d44d1a1850_0 .net *"_s4", 0 0, L_0x55d44e834930;  1 drivers
v0x55d44d191f50_0 .net *"_s6", 0 0, L_0x55d44e834a40;  1 drivers
v0x55d44d19ada0_0 .net *"_s8", 0 0, L_0x55d44e834b00;  1 drivers
v0x55d44d197e50_0 .net "a", 0 0, L_0x55d44e834dd0;  1 drivers
v0x55d44d194f00_0 .net "b", 0 0, L_0x55d44e834f00;  1 drivers
v0x55d44d185510_0 .net "ca", 0 0, L_0x55d44e834cc0;  1 drivers
v0x55d44d18e360_0 .net "cin", 0 0, L_0x55d44e835080;  1 drivers
v0x55d44d18b410_0 .net "sum", 0 0, L_0x55d44e834870;  1 drivers
S_0x55d44d773e60 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d79afb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8351b0 .functor XOR 1, L_0x55d44e835650, L_0x55d44e835810, C4<0>, C4<0>;
L_0x55d44e835220 .functor XOR 1, L_0x55d44e8351b0, L_0x55d44e8359d0, C4<0>, C4<0>;
L_0x55d44e835290 .functor AND 1, L_0x55d44e835650, L_0x55d44e835810, C4<1>, C4<1>;
L_0x55d44e835300 .functor AND 1, L_0x55d44e835650, L_0x55d44e8359d0, C4<1>, C4<1>;
L_0x55d44e8353c0 .functor OR 1, L_0x55d44e835290, L_0x55d44e835300, C4<0>, C4<0>;
L_0x55d44e8354d0 .functor AND 1, L_0x55d44e8359d0, L_0x55d44e835810, C4<1>, C4<1>;
L_0x55d44e835540 .functor OR 1, L_0x55d44e8353c0, L_0x55d44e8354d0, C4<0>, C4<0>;
v0x55d44d1884c0_0 .net *"_s0", 0 0, L_0x55d44e8351b0;  1 drivers
v0x55d44d177fb0_0 .net *"_s10", 0 0, L_0x55d44e8354d0;  1 drivers
v0x55d44d180e00_0 .net *"_s4", 0 0, L_0x55d44e835290;  1 drivers
v0x55d44d17deb0_0 .net *"_s6", 0 0, L_0x55d44e835300;  1 drivers
v0x55d44d17af60_0 .net *"_s8", 0 0, L_0x55d44e8353c0;  1 drivers
v0x55d44d16b660_0 .net "a", 0 0, L_0x55d44e835650;  1 drivers
v0x55d44d1744b0_0 .net "b", 0 0, L_0x55d44e835810;  1 drivers
v0x55d44d16e610_0 .net "ca", 0 0, L_0x55d44e835540;  1 drivers
v0x55d44d15ed10_0 .net "cin", 0 0, L_0x55d44e8359d0;  1 drivers
v0x55d44d167b60_0 .net "sum", 0 0, L_0x55d44e835220;  1 drivers
S_0x55d44d733d30 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44d8e0380;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44cecea90_0 .net "a", 15 0, L_0x55d44e841320;  1 drivers
v0x55d44cec8bf0_0 .net "b", 15 0, L_0x55d44e841410;  1 drivers
v0x55d44ceb92f0_0 .net "ca", 15 0, L_0x55d44e8410c0;  1 drivers
v0x55d44cec2140_0 .net "cin", 15 0, L_0x55d44e841500;  1 drivers
v0x55d44cebf1f0_0 .net "sum", 15 0, L_0x55d44e841020;  1 drivers
L_0x55d44e838e30 .part L_0x55d44e841320, 0, 4;
L_0x55d44e838ed0 .part L_0x55d44e841410, 0, 4;
L_0x55d44e838f70 .part L_0x55d44e841500, 0, 4;
L_0x55d44e83b7c0 .part L_0x55d44e841320, 4, 4;
L_0x55d44e83b8b0 .part L_0x55d44e841410, 4, 4;
L_0x55d44e83b9a0 .part L_0x55d44e841500, 4, 4;
L_0x55d44e83e280 .part L_0x55d44e841320, 8, 4;
L_0x55d44e83e320 .part L_0x55d44e841410, 8, 4;
L_0x55d44e83e410 .part L_0x55d44e841500, 8, 4;
L_0x55d44e840c20 .part L_0x55d44e841320, 12, 4;
L_0x55d44e840d50 .part L_0x55d44e841410, 12, 4;
L_0x55d44e840e80 .part L_0x55d44e841500, 12, 4;
L_0x55d44e841020 .concat8 [ 4 4 4 4], L_0x55d44e838c20, L_0x55d44e83b5b0, L_0x55d44e83e070, L_0x55d44e840a10;
L_0x55d44e8410c0 .concat8 [ 4 4 4 4], L_0x55d44e838cc0, L_0x55d44e83b650, L_0x55d44e83e110, L_0x55d44e840ab0;
S_0x55d44d740720 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44d733d30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d0b8670_0 .net "a", 3 0, L_0x55d44e838e30;  1 drivers
v0x55d44d0a8160_0 .net "b", 3 0, L_0x55d44e838ed0;  1 drivers
v0x55d44d0b0fb0_0 .net "ca", 3 0, L_0x55d44e838cc0;  1 drivers
v0x55d44d0ae060_0 .net "cin", 3 0, L_0x55d44e838f70;  1 drivers
v0x55d44d0ab110_0 .net "sum", 3 0, L_0x55d44e838c20;  1 drivers
L_0x55d44e836be0 .part L_0x55d44e838e30, 0, 1;
L_0x55d44e836d10 .part L_0x55d44e838ed0, 0, 1;
L_0x55d44e836e40 .part L_0x55d44e838f70, 0, 1;
L_0x55d44e837400 .part L_0x55d44e838e30, 1, 1;
L_0x55d44e837530 .part L_0x55d44e838ed0, 1, 1;
L_0x55d44e837660 .part L_0x55d44e838f70, 1, 1;
L_0x55d44e837df0 .part L_0x55d44e838e30, 2, 1;
L_0x55d44e837f20 .part L_0x55d44e838ed0, 2, 1;
L_0x55d44e8380a0 .part L_0x55d44e838f70, 2, 1;
L_0x55d44e838670 .part L_0x55d44e838e30, 3, 1;
L_0x55d44e838830 .part L_0x55d44e838ed0, 3, 1;
L_0x55d44e8389f0 .part L_0x55d44e838f70, 3, 1;
L_0x55d44e838c20 .concat8 [ 1 1 1 1], L_0x55d44e835b90, L_0x55d44e836fe0, L_0x55d44e837890, L_0x55d44e838240;
L_0x55d44e838cc0 .concat8 [ 1 1 1 1], L_0x55d44e836ad0, L_0x55d44e8372f0, L_0x55d44e837ce0, L_0x55d44e838560;
S_0x55d44d73fe20 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d740720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8361a0 .functor XOR 1, L_0x55d44e836be0, L_0x55d44e836d10, C4<0>, C4<0>;
L_0x55d44e835b90 .functor XOR 1, L_0x55d44e8361a0, L_0x55d44e836e40, C4<0>, C4<0>;
L_0x55d44e836740 .functor AND 1, L_0x55d44e836be0, L_0x55d44e836d10, C4<1>, C4<1>;
L_0x55d44e836850 .functor AND 1, L_0x55d44e836be0, L_0x55d44e836e40, C4<1>, C4<1>;
L_0x55d44e836910 .functor OR 1, L_0x55d44e836740, L_0x55d44e836850, C4<0>, C4<0>;
L_0x55d44e836a20 .functor AND 1, L_0x55d44e836e40, L_0x55d44e836d10, C4<1>, C4<1>;
L_0x55d44e836ad0 .functor OR 1, L_0x55d44e836910, L_0x55d44e836a20, C4<0>, C4<0>;
v0x55d44d135cd0_0 .net *"_s0", 0 0, L_0x55d44e8361a0;  1 drivers
v0x55d44d13eb20_0 .net *"_s10", 0 0, L_0x55d44e836a20;  1 drivers
v0x55d44d138c80_0 .net *"_s4", 0 0, L_0x55d44e836740;  1 drivers
v0x55d44d129380_0 .net *"_s6", 0 0, L_0x55d44e836850;  1 drivers
v0x55d44d1321d0_0 .net *"_s8", 0 0, L_0x55d44e836910;  1 drivers
v0x55d44d12f280_0 .net "a", 0 0, L_0x55d44e836be0;  1 drivers
v0x55d44d12c330_0 .net "b", 0 0, L_0x55d44e836d10;  1 drivers
v0x55d44d11c940_0 .net "ca", 0 0, L_0x55d44e836ad0;  1 drivers
v0x55d44d125790_0 .net "cin", 0 0, L_0x55d44e836e40;  1 drivers
v0x55d44d122840_0 .net "sum", 0 0, L_0x55d44e835b90;  1 drivers
S_0x55d44d70d4e0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d740720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e836f70 .functor XOR 1, L_0x55d44e837400, L_0x55d44e837530, C4<0>, C4<0>;
L_0x55d44e836fe0 .functor XOR 1, L_0x55d44e836f70, L_0x55d44e837660, C4<0>, C4<0>;
L_0x55d44e837050 .functor AND 1, L_0x55d44e837400, L_0x55d44e837530, C4<1>, C4<1>;
L_0x55d44e8370c0 .functor AND 1, L_0x55d44e837400, L_0x55d44e837660, C4<1>, C4<1>;
L_0x55d44e837130 .functor OR 1, L_0x55d44e837050, L_0x55d44e8370c0, C4<0>, C4<0>;
L_0x55d44e837240 .functor AND 1, L_0x55d44e837660, L_0x55d44e837530, C4<1>, C4<1>;
L_0x55d44e8372f0 .functor OR 1, L_0x55d44e837130, L_0x55d44e837240, C4<0>, C4<0>;
v0x55d44d11f8f0_0 .net *"_s0", 0 0, L_0x55d44e836f70;  1 drivers
v0x55d44d10f3e0_0 .net *"_s10", 0 0, L_0x55d44e837240;  1 drivers
v0x55d44d118230_0 .net *"_s4", 0 0, L_0x55d44e837050;  1 drivers
v0x55d44d1152e0_0 .net *"_s6", 0 0, L_0x55d44e8370c0;  1 drivers
v0x55d44d112390_0 .net *"_s8", 0 0, L_0x55d44e837130;  1 drivers
v0x55d44d102a90_0 .net "a", 0 0, L_0x55d44e837400;  1 drivers
v0x55d44d10b8e0_0 .net "b", 0 0, L_0x55d44e837530;  1 drivers
v0x55d44d105a40_0 .net "ca", 0 0, L_0x55d44e8372f0;  1 drivers
v0x55d44d0f6140_0 .net "cin", 0 0, L_0x55d44e837660;  1 drivers
v0x55d44d0fef90_0 .net "sum", 0 0, L_0x55d44e836fe0;  1 drivers
S_0x55d44d70cbe0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d740720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e837820 .functor XOR 1, L_0x55d44e837df0, L_0x55d44e837f20, C4<0>, C4<0>;
L_0x55d44e837890 .functor XOR 1, L_0x55d44e837820, L_0x55d44e8380a0, C4<0>, C4<0>;
L_0x55d44e837950 .functor AND 1, L_0x55d44e837df0, L_0x55d44e837f20, C4<1>, C4<1>;
L_0x55d44e837a60 .functor AND 1, L_0x55d44e837df0, L_0x55d44e8380a0, C4<1>, C4<1>;
L_0x55d44e837b20 .functor OR 1, L_0x55d44e837950, L_0x55d44e837a60, C4<0>, C4<0>;
L_0x55d44e837c30 .functor AND 1, L_0x55d44e8380a0, L_0x55d44e837f20, C4<1>, C4<1>;
L_0x55d44e837ce0 .functor OR 1, L_0x55d44e837b20, L_0x55d44e837c30, C4<0>, C4<0>;
v0x55d44d0fc040_0 .net *"_s0", 0 0, L_0x55d44e837820;  1 drivers
v0x55d44d0f90f0_0 .net *"_s10", 0 0, L_0x55d44e837c30;  1 drivers
v0x55d44d0e9700_0 .net *"_s4", 0 0, L_0x55d44e837950;  1 drivers
v0x55d44d0f2550_0 .net *"_s6", 0 0, L_0x55d44e837a60;  1 drivers
v0x55d44d0ef600_0 .net *"_s8", 0 0, L_0x55d44e837b20;  1 drivers
v0x55d44d0ec6b0_0 .net "a", 0 0, L_0x55d44e837df0;  1 drivers
v0x55d44d0db3a0_0 .net "b", 0 0, L_0x55d44e837f20;  1 drivers
v0x55d44d0e41f0_0 .net "ca", 0 0, L_0x55d44e837ce0;  1 drivers
v0x55d44d0e12a0_0 .net "cin", 0 0, L_0x55d44e8380a0;  1 drivers
v0x55d44d0de350_0 .net "sum", 0 0, L_0x55d44e837890;  1 drivers
S_0x55d44d6fefd0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d740720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8381d0 .functor XOR 1, L_0x55d44e838670, L_0x55d44e838830, C4<0>, C4<0>;
L_0x55d44e838240 .functor XOR 1, L_0x55d44e8381d0, L_0x55d44e8389f0, C4<0>, C4<0>;
L_0x55d44e8382b0 .functor AND 1, L_0x55d44e838670, L_0x55d44e838830, C4<1>, C4<1>;
L_0x55d44e838320 .functor AND 1, L_0x55d44e838670, L_0x55d44e8389f0, C4<1>, C4<1>;
L_0x55d44e8383e0 .functor OR 1, L_0x55d44e8382b0, L_0x55d44e838320, C4<0>, C4<0>;
L_0x55d44e8384f0 .functor AND 1, L_0x55d44e8389f0, L_0x55d44e838830, C4<1>, C4<1>;
L_0x55d44e838560 .functor OR 1, L_0x55d44e8383e0, L_0x55d44e8384f0, C4<0>, C4<0>;
v0x55d44d0cea50_0 .net *"_s0", 0 0, L_0x55d44e8381d0;  1 drivers
v0x55d44d0d78a0_0 .net *"_s10", 0 0, L_0x55d44e8384f0;  1 drivers
v0x55d44d0d1a00_0 .net *"_s4", 0 0, L_0x55d44e8382b0;  1 drivers
v0x55d44d0c2100_0 .net *"_s6", 0 0, L_0x55d44e838320;  1 drivers
v0x55d44d0caf50_0 .net *"_s8", 0 0, L_0x55d44e8383e0;  1 drivers
v0x55d44d0c8000_0 .net "a", 0 0, L_0x55d44e838670;  1 drivers
v0x55d44d0c50b0_0 .net "b", 0 0, L_0x55d44e838830;  1 drivers
v0x55d44d0b56c0_0 .net "ca", 0 0, L_0x55d44e838560;  1 drivers
v0x55d44d0be510_0 .net "cin", 0 0, L_0x55d44e8389f0;  1 drivers
v0x55d44d0bb5c0_0 .net "sum", 0 0, L_0x55d44e838240;  1 drivers
S_0x55d44d6feb80 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44d733d30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d00af20_0 .net "a", 3 0, L_0x55d44e83b7c0;  1 drivers
v0x55d44d013d70_0 .net "b", 3 0, L_0x55d44e83b8b0;  1 drivers
v0x55d44d010e20_0 .net "ca", 3 0, L_0x55d44e83b650;  1 drivers
v0x55d44d00ded0_0 .net "cin", 3 0, L_0x55d44e83b9a0;  1 drivers
v0x55d44cffe5d0_0 .net "sum", 3 0, L_0x55d44e83b5b0;  1 drivers
L_0x55d44e839570 .part L_0x55d44e83b7c0, 0, 1;
L_0x55d44e8396a0 .part L_0x55d44e83b8b0, 0, 1;
L_0x55d44e8397d0 .part L_0x55d44e83b9a0, 0, 1;
L_0x55d44e839de0 .part L_0x55d44e83b7c0, 1, 1;
L_0x55d44e839f10 .part L_0x55d44e83b8b0, 1, 1;
L_0x55d44e83a040 .part L_0x55d44e83b9a0, 1, 1;
L_0x55d44e83a780 .part L_0x55d44e83b7c0, 2, 1;
L_0x55d44e83a8b0 .part L_0x55d44e83b8b0, 2, 1;
L_0x55d44e83aa30 .part L_0x55d44e83b9a0, 2, 1;
L_0x55d44e83b000 .part L_0x55d44e83b7c0, 3, 1;
L_0x55d44e83b1c0 .part L_0x55d44e83b8b0, 3, 1;
L_0x55d44e83b380 .part L_0x55d44e83b9a0, 3, 1;
L_0x55d44e83b5b0 .concat8 [ 1 1 1 1], L_0x55d44e839010, L_0x55d44e839970, L_0x55d44e83a220, L_0x55d44e83abd0;
L_0x55d44e83b650 .concat8 [ 1 1 1 1], L_0x55d44e839460, L_0x55d44e839cd0, L_0x55d44e83a670, L_0x55d44e83aef0;
S_0x55d44d697dc0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d6feb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e838bb0 .functor XOR 1, L_0x55d44e839570, L_0x55d44e8396a0, C4<0>, C4<0>;
L_0x55d44e839010 .functor XOR 1, L_0x55d44e838bb0, L_0x55d44e8397d0, C4<0>, C4<0>;
L_0x55d44e8390d0 .functor AND 1, L_0x55d44e839570, L_0x55d44e8396a0, C4<1>, C4<1>;
L_0x55d44e8391e0 .functor AND 1, L_0x55d44e839570, L_0x55d44e8397d0, C4<1>, C4<1>;
L_0x55d44e8392a0 .functor OR 1, L_0x55d44e8390d0, L_0x55d44e8391e0, C4<0>, C4<0>;
L_0x55d44e8393b0 .functor AND 1, L_0x55d44e8397d0, L_0x55d44e8396a0, C4<1>, C4<1>;
L_0x55d44e839460 .functor OR 1, L_0x55d44e8392a0, L_0x55d44e8393b0, C4<0>, C4<0>;
v0x55d44d09b810_0 .net *"_s0", 0 0, L_0x55d44e838bb0;  1 drivers
v0x55d44d0a4660_0 .net *"_s10", 0 0, L_0x55d44e8393b0;  1 drivers
v0x55d44d09e7c0_0 .net *"_s4", 0 0, L_0x55d44e8390d0;  1 drivers
v0x55d44d08eec0_0 .net *"_s6", 0 0, L_0x55d44e8391e0;  1 drivers
v0x55d44d097d10_0 .net *"_s8", 0 0, L_0x55d44e8392a0;  1 drivers
v0x55d44d094dc0_0 .net "a", 0 0, L_0x55d44e839570;  1 drivers
v0x55d44d091e70_0 .net "b", 0 0, L_0x55d44e8396a0;  1 drivers
v0x55d44d082480_0 .net "ca", 0 0, L_0x55d44e839460;  1 drivers
v0x55d44d08b2d0_0 .net "cin", 0 0, L_0x55d44e8397d0;  1 drivers
v0x55d44d088380_0 .net "sum", 0 0, L_0x55d44e839010;  1 drivers
S_0x55d44d6cb130 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d6feb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e839900 .functor XOR 1, L_0x55d44e839de0, L_0x55d44e839f10, C4<0>, C4<0>;
L_0x55d44e839970 .functor XOR 1, L_0x55d44e839900, L_0x55d44e83a040, C4<0>, C4<0>;
L_0x55d44e8399e0 .functor AND 1, L_0x55d44e839de0, L_0x55d44e839f10, C4<1>, C4<1>;
L_0x55d44e839a50 .functor AND 1, L_0x55d44e839de0, L_0x55d44e83a040, C4<1>, C4<1>;
L_0x55d44e839b10 .functor OR 1, L_0x55d44e8399e0, L_0x55d44e839a50, C4<0>, C4<0>;
L_0x55d44e839c20 .functor AND 1, L_0x55d44e83a040, L_0x55d44e839f10, C4<1>, C4<1>;
L_0x55d44e839cd0 .functor OR 1, L_0x55d44e839b10, L_0x55d44e839c20, C4<0>, C4<0>;
v0x55d44d085430_0 .net *"_s0", 0 0, L_0x55d44e839900;  1 drivers
v0x55d44d0721a0_0 .net *"_s10", 0 0, L_0x55d44e839c20;  1 drivers
v0x55d44d07aff0_0 .net *"_s4", 0 0, L_0x55d44e8399e0;  1 drivers
v0x55d44d075150_0 .net *"_s6", 0 0, L_0x55d44e839a50;  1 drivers
v0x55d44d065850_0 .net *"_s8", 0 0, L_0x55d44e839b10;  1 drivers
v0x55d44d06e6a0_0 .net "a", 0 0, L_0x55d44e839de0;  1 drivers
v0x55d44d068800_0 .net "b", 0 0, L_0x55d44e839f10;  1 drivers
v0x55d44d058f00_0 .net "ca", 0 0, L_0x55d44e839cd0;  1 drivers
v0x55d44d061d50_0 .net "cin", 0 0, L_0x55d44e83a040;  1 drivers
v0x55d44d05ee00_0 .net "sum", 0 0, L_0x55d44e839970;  1 drivers
S_0x55d44d6d7b20 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d6feb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e83a1b0 .functor XOR 1, L_0x55d44e83a780, L_0x55d44e83a8b0, C4<0>, C4<0>;
L_0x55d44e83a220 .functor XOR 1, L_0x55d44e83a1b0, L_0x55d44e83aa30, C4<0>, C4<0>;
L_0x55d44e83a2e0 .functor AND 1, L_0x55d44e83a780, L_0x55d44e83a8b0, C4<1>, C4<1>;
L_0x55d44e83a3f0 .functor AND 1, L_0x55d44e83a780, L_0x55d44e83aa30, C4<1>, C4<1>;
L_0x55d44e83a4b0 .functor OR 1, L_0x55d44e83a2e0, L_0x55d44e83a3f0, C4<0>, C4<0>;
L_0x55d44e83a5c0 .functor AND 1, L_0x55d44e83aa30, L_0x55d44e83a8b0, C4<1>, C4<1>;
L_0x55d44e83a670 .functor OR 1, L_0x55d44e83a4b0, L_0x55d44e83a5c0, C4<0>, C4<0>;
v0x55d44d05beb0_0 .net *"_s0", 0 0, L_0x55d44e83a1b0;  1 drivers
v0x55d44d04c4c0_0 .net *"_s10", 0 0, L_0x55d44e83a5c0;  1 drivers
v0x55d44d055310_0 .net *"_s4", 0 0, L_0x55d44e83a2e0;  1 drivers
v0x55d44d0523c0_0 .net *"_s6", 0 0, L_0x55d44e83a3f0;  1 drivers
v0x55d44d04f470_0 .net *"_s8", 0 0, L_0x55d44e83a4b0;  1 drivers
v0x55d44d03ef60_0 .net "a", 0 0, L_0x55d44e83a780;  1 drivers
v0x55d44d047db0_0 .net "b", 0 0, L_0x55d44e83a8b0;  1 drivers
v0x55d44d044e60_0 .net "ca", 0 0, L_0x55d44e83a670;  1 drivers
v0x55d44d041f10_0 .net "cin", 0 0, L_0x55d44e83aa30;  1 drivers
v0x55d44d032610_0 .net "sum", 0 0, L_0x55d44e83a220;  1 drivers
S_0x55d44d6d7220 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d6feb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e83ab60 .functor XOR 1, L_0x55d44e83b000, L_0x55d44e83b1c0, C4<0>, C4<0>;
L_0x55d44e83abd0 .functor XOR 1, L_0x55d44e83ab60, L_0x55d44e83b380, C4<0>, C4<0>;
L_0x55d44e83ac40 .functor AND 1, L_0x55d44e83b000, L_0x55d44e83b1c0, C4<1>, C4<1>;
L_0x55d44e83acb0 .functor AND 1, L_0x55d44e83b000, L_0x55d44e83b380, C4<1>, C4<1>;
L_0x55d44e83ad70 .functor OR 1, L_0x55d44e83ac40, L_0x55d44e83acb0, C4<0>, C4<0>;
L_0x55d44e83ae80 .functor AND 1, L_0x55d44e83b380, L_0x55d44e83b1c0, C4<1>, C4<1>;
L_0x55d44e83aef0 .functor OR 1, L_0x55d44e83ad70, L_0x55d44e83ae80, C4<0>, C4<0>;
v0x55d44d03b460_0 .net *"_s0", 0 0, L_0x55d44e83ab60;  1 drivers
v0x55d44d0355c0_0 .net *"_s10", 0 0, L_0x55d44e83ae80;  1 drivers
v0x55d44d025cc0_0 .net *"_s4", 0 0, L_0x55d44e83ac40;  1 drivers
v0x55d44d02eb10_0 .net *"_s6", 0 0, L_0x55d44e83acb0;  1 drivers
v0x55d44d02bbc0_0 .net *"_s8", 0 0, L_0x55d44e83ad70;  1 drivers
v0x55d44d028c70_0 .net "a", 0 0, L_0x55d44e83b000;  1 drivers
v0x55d44d019280_0 .net "b", 0 0, L_0x55d44e83b1c0;  1 drivers
v0x55d44d0220d0_0 .net "ca", 0 0, L_0x55d44e83aef0;  1 drivers
v0x55d44d01f180_0 .net "cin", 0 0, L_0x55d44e83b380;  1 drivers
v0x55d44d01c230_0 .net "sum", 0 0, L_0x55d44e83abd0;  1 drivers
S_0x55d44d6a48e0 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44d733d30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44cf6f1a0_0 .net "a", 3 0, L_0x55d44e83e280;  1 drivers
v0x55d44cf77ff0_0 .net "b", 3 0, L_0x55d44e83e320;  1 drivers
v0x55d44cf750a0_0 .net "ca", 3 0, L_0x55d44e83e110;  1 drivers
v0x55d44cf72150_0 .net "cin", 3 0, L_0x55d44e83e410;  1 drivers
v0x55d44cf62850_0 .net "sum", 3 0, L_0x55d44e83e070;  1 drivers
L_0x55d44e83c030 .part L_0x55d44e83e280, 0, 1;
L_0x55d44e83c160 .part L_0x55d44e83e320, 0, 1;
L_0x55d44e83c290 .part L_0x55d44e83e410, 0, 1;
L_0x55d44e83c8a0 .part L_0x55d44e83e280, 1, 1;
L_0x55d44e83c9d0 .part L_0x55d44e83e320, 1, 1;
L_0x55d44e83cb00 .part L_0x55d44e83e410, 1, 1;
L_0x55d44e83d240 .part L_0x55d44e83e280, 2, 1;
L_0x55d44e83d370 .part L_0x55d44e83e320, 2, 1;
L_0x55d44e83d4f0 .part L_0x55d44e83e410, 2, 1;
L_0x55d44e83dac0 .part L_0x55d44e83e280, 3, 1;
L_0x55d44e83dc80 .part L_0x55d44e83e320, 3, 1;
L_0x55d44e83de40 .part L_0x55d44e83e410, 3, 1;
L_0x55d44e83e070 .concat8 [ 1 1 1 1], L_0x55d44e83bad0, L_0x55d44e83c430, L_0x55d44e83cce0, L_0x55d44e83d690;
L_0x55d44e83e110 .concat8 [ 1 1 1 1], L_0x55d44e83bf20, L_0x55d44e83c790, L_0x55d44e83d130, L_0x55d44e83d9b0;
S_0x55d44d6a3fe0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d6a48e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e83b540 .functor XOR 1, L_0x55d44e83c030, L_0x55d44e83c160, C4<0>, C4<0>;
L_0x55d44e83bad0 .functor XOR 1, L_0x55d44e83b540, L_0x55d44e83c290, C4<0>, C4<0>;
L_0x55d44e83bb90 .functor AND 1, L_0x55d44e83c030, L_0x55d44e83c160, C4<1>, C4<1>;
L_0x55d44e83bca0 .functor AND 1, L_0x55d44e83c030, L_0x55d44e83c290, C4<1>, C4<1>;
L_0x55d44e83bd60 .functor OR 1, L_0x55d44e83bb90, L_0x55d44e83bca0, C4<0>, C4<0>;
L_0x55d44e83be70 .functor AND 1, L_0x55d44e83c290, L_0x55d44e83c160, C4<1>, C4<1>;
L_0x55d44e83bf20 .functor OR 1, L_0x55d44e83bd60, L_0x55d44e83be70, C4<0>, C4<0>;
v0x55d44d007420_0 .net *"_s0", 0 0, L_0x55d44e83b540;  1 drivers
v0x55d44d001580_0 .net *"_s10", 0 0, L_0x55d44e83be70;  1 drivers
v0x55d44cff1c80_0 .net *"_s4", 0 0, L_0x55d44e83bb90;  1 drivers
v0x55d44cffaad0_0 .net *"_s6", 0 0, L_0x55d44e83bca0;  1 drivers
v0x55d44cff7b80_0 .net *"_s8", 0 0, L_0x55d44e83bd60;  1 drivers
v0x55d44cff4c30_0 .net "a", 0 0, L_0x55d44e83c030;  1 drivers
v0x55d44cfe5240_0 .net "b", 0 0, L_0x55d44e83c160;  1 drivers
v0x55d44cfee090_0 .net "ca", 0 0, L_0x55d44e83bf20;  1 drivers
v0x55d44cfeb140_0 .net "cin", 0 0, L_0x55d44e83c290;  1 drivers
v0x55d44cfe81f0_0 .net "sum", 0 0, L_0x55d44e83bad0;  1 drivers
S_0x55d44d663eb0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d6a48e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e83c3c0 .functor XOR 1, L_0x55d44e83c8a0, L_0x55d44e83c9d0, C4<0>, C4<0>;
L_0x55d44e83c430 .functor XOR 1, L_0x55d44e83c3c0, L_0x55d44e83cb00, C4<0>, C4<0>;
L_0x55d44e83c4a0 .functor AND 1, L_0x55d44e83c8a0, L_0x55d44e83c9d0, C4<1>, C4<1>;
L_0x55d44e83c510 .functor AND 1, L_0x55d44e83c8a0, L_0x55d44e83cb00, C4<1>, C4<1>;
L_0x55d44e83c5d0 .functor OR 1, L_0x55d44e83c4a0, L_0x55d44e83c510, C4<0>, C4<0>;
L_0x55d44e83c6e0 .functor AND 1, L_0x55d44e83cb00, L_0x55d44e83c9d0, C4<1>, C4<1>;
L_0x55d44e83c790 .functor OR 1, L_0x55d44e83c5d0, L_0x55d44e83c6e0, C4<0>, C4<0>;
v0x55d44cfd7ce0_0 .net *"_s0", 0 0, L_0x55d44e83c3c0;  1 drivers
v0x55d44cfe0b30_0 .net *"_s10", 0 0, L_0x55d44e83c6e0;  1 drivers
v0x55d44cfddbe0_0 .net *"_s4", 0 0, L_0x55d44e83c4a0;  1 drivers
v0x55d44cfdac90_0 .net *"_s6", 0 0, L_0x55d44e83c510;  1 drivers
v0x55d44cfcb390_0 .net *"_s8", 0 0, L_0x55d44e83c5d0;  1 drivers
v0x55d44cfd41e0_0 .net "a", 0 0, L_0x55d44e83c8a0;  1 drivers
v0x55d44cfce340_0 .net "b", 0 0, L_0x55d44e83c9d0;  1 drivers
v0x55d44cfbea40_0 .net "ca", 0 0, L_0x55d44e83c790;  1 drivers
v0x55d44cfc7890_0 .net "cin", 0 0, L_0x55d44e83cb00;  1 drivers
v0x55d44cfc4940_0 .net "sum", 0 0, L_0x55d44e83c430;  1 drivers
S_0x55d44d6708a0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d6a48e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e83cc70 .functor XOR 1, L_0x55d44e83d240, L_0x55d44e83d370, C4<0>, C4<0>;
L_0x55d44e83cce0 .functor XOR 1, L_0x55d44e83cc70, L_0x55d44e83d4f0, C4<0>, C4<0>;
L_0x55d44e83cda0 .functor AND 1, L_0x55d44e83d240, L_0x55d44e83d370, C4<1>, C4<1>;
L_0x55d44e83ceb0 .functor AND 1, L_0x55d44e83d240, L_0x55d44e83d4f0, C4<1>, C4<1>;
L_0x55d44e83cf70 .functor OR 1, L_0x55d44e83cda0, L_0x55d44e83ceb0, C4<0>, C4<0>;
L_0x55d44e83d080 .functor AND 1, L_0x55d44e83d4f0, L_0x55d44e83d370, C4<1>, C4<1>;
L_0x55d44e83d130 .functor OR 1, L_0x55d44e83cf70, L_0x55d44e83d080, C4<0>, C4<0>;
v0x55d44cfc19f0_0 .net *"_s0", 0 0, L_0x55d44e83cc70;  1 drivers
v0x55d44cfb2000_0 .net *"_s10", 0 0, L_0x55d44e83d080;  1 drivers
v0x55d44cfbae50_0 .net *"_s4", 0 0, L_0x55d44e83cda0;  1 drivers
v0x55d44cfb7f00_0 .net *"_s6", 0 0, L_0x55d44e83ceb0;  1 drivers
v0x55d44cfb4fb0_0 .net *"_s8", 0 0, L_0x55d44e83cf70;  1 drivers
v0x55d44cfa23e0_0 .net "a", 0 0, L_0x55d44e83d240;  1 drivers
v0x55d44cfab230_0 .net "b", 0 0, L_0x55d44e83d370;  1 drivers
v0x55d44cfa82e0_0 .net "ca", 0 0, L_0x55d44e83d130;  1 drivers
v0x55d44cfa5390_0 .net "cin", 0 0, L_0x55d44e83d4f0;  1 drivers
v0x55d44cf95a90_0 .net "sum", 0 0, L_0x55d44e83cce0;  1 drivers
S_0x55d44d66ffa0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d6a48e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e83d620 .functor XOR 1, L_0x55d44e83dac0, L_0x55d44e83dc80, C4<0>, C4<0>;
L_0x55d44e83d690 .functor XOR 1, L_0x55d44e83d620, L_0x55d44e83de40, C4<0>, C4<0>;
L_0x55d44e83d700 .functor AND 1, L_0x55d44e83dac0, L_0x55d44e83dc80, C4<1>, C4<1>;
L_0x55d44e83d770 .functor AND 1, L_0x55d44e83dac0, L_0x55d44e83de40, C4<1>, C4<1>;
L_0x55d44e83d830 .functor OR 1, L_0x55d44e83d700, L_0x55d44e83d770, C4<0>, C4<0>;
L_0x55d44e83d940 .functor AND 1, L_0x55d44e83de40, L_0x55d44e83dc80, C4<1>, C4<1>;
L_0x55d44e83d9b0 .functor OR 1, L_0x55d44e83d830, L_0x55d44e83d940, C4<0>, C4<0>;
v0x55d44cf9e8e0_0 .net *"_s0", 0 0, L_0x55d44e83d620;  1 drivers
v0x55d44cf98a40_0 .net *"_s10", 0 0, L_0x55d44e83d940;  1 drivers
v0x55d44cf89140_0 .net *"_s4", 0 0, L_0x55d44e83d700;  1 drivers
v0x55d44cf91f90_0 .net *"_s6", 0 0, L_0x55d44e83d770;  1 drivers
v0x55d44cf8f040_0 .net *"_s8", 0 0, L_0x55d44e83d830;  1 drivers
v0x55d44cf8c0f0_0 .net "a", 0 0, L_0x55d44e83dac0;  1 drivers
v0x55d44cf7c700_0 .net "b", 0 0, L_0x55d44e83dc80;  1 drivers
v0x55d44cf85550_0 .net "ca", 0 0, L_0x55d44e83d9b0;  1 drivers
v0x55d44cf82600_0 .net "cin", 0 0, L_0x55d44e83de40;  1 drivers
v0x55d44cf7f6b0_0 .net "sum", 0 0, L_0x55d44e83d690;  1 drivers
S_0x55d44d63d660 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44d733d30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44ced2590_0 .net "a", 3 0, L_0x55d44e840c20;  1 drivers
v0x55d44cedb3e0_0 .net "b", 3 0, L_0x55d44e840d50;  1 drivers
v0x55d44ced8490_0 .net "ca", 3 0, L_0x55d44e840ab0;  1 drivers
v0x55d44ced5540_0 .net "cin", 3 0, L_0x55d44e840e80;  1 drivers
v0x55d44cec5c40_0 .net "sum", 3 0, L_0x55d44e840a10;  1 drivers
L_0x55d44e83e9d0 .part L_0x55d44e840c20, 0, 1;
L_0x55d44e83eb00 .part L_0x55d44e840d50, 0, 1;
L_0x55d44e83ec30 .part L_0x55d44e840e80, 0, 1;
L_0x55d44e83f240 .part L_0x55d44e840c20, 1, 1;
L_0x55d44e83f370 .part L_0x55d44e840d50, 1, 1;
L_0x55d44e83f4a0 .part L_0x55d44e840e80, 1, 1;
L_0x55d44e83fbe0 .part L_0x55d44e840c20, 2, 1;
L_0x55d44e83fd10 .part L_0x55d44e840d50, 2, 1;
L_0x55d44e83fe90 .part L_0x55d44e840e80, 2, 1;
L_0x55d44e840460 .part L_0x55d44e840c20, 3, 1;
L_0x55d44e840620 .part L_0x55d44e840d50, 3, 1;
L_0x55d44e8407e0 .part L_0x55d44e840e80, 3, 1;
L_0x55d44e840a10 .concat8 [ 1 1 1 1], L_0x55d44e83e4b0, L_0x55d44e83edd0, L_0x55d44e83f680, L_0x55d44e840030;
L_0x55d44e840ab0 .concat8 [ 1 1 1 1], L_0x55d44e83e8c0, L_0x55d44e83f130, L_0x55d44e83fad0, L_0x55d44e840350;
S_0x55d44d63cd60 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d63d660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e83e000 .functor XOR 1, L_0x55d44e83e9d0, L_0x55d44e83eb00, C4<0>, C4<0>;
L_0x55d44e83e4b0 .functor XOR 1, L_0x55d44e83e000, L_0x55d44e83ec30, C4<0>, C4<0>;
L_0x55d44e83e570 .functor AND 1, L_0x55d44e83e9d0, L_0x55d44e83eb00, C4<1>, C4<1>;
L_0x55d44e83e680 .functor AND 1, L_0x55d44e83e9d0, L_0x55d44e83ec30, C4<1>, C4<1>;
L_0x55d44e83e740 .functor OR 1, L_0x55d44e83e570, L_0x55d44e83e680, C4<0>, C4<0>;
L_0x55d44e83e850 .functor AND 1, L_0x55d44e83ec30, L_0x55d44e83eb00, C4<1>, C4<1>;
L_0x55d44e83e8c0 .functor OR 1, L_0x55d44e83e740, L_0x55d44e83e850, C4<0>, C4<0>;
v0x55d44cf6b6a0_0 .net *"_s0", 0 0, L_0x55d44e83e000;  1 drivers
v0x55d44cf65800_0 .net *"_s10", 0 0, L_0x55d44e83e850;  1 drivers
v0x55d44cf55f00_0 .net *"_s4", 0 0, L_0x55d44e83e570;  1 drivers
v0x55d44cf5ed50_0 .net *"_s6", 0 0, L_0x55d44e83e680;  1 drivers
v0x55d44cf5be00_0 .net *"_s8", 0 0, L_0x55d44e83e740;  1 drivers
v0x55d44cf58eb0_0 .net "a", 0 0, L_0x55d44e83e9d0;  1 drivers
v0x55d44cf494c0_0 .net "b", 0 0, L_0x55d44e83eb00;  1 drivers
v0x55d44cf52310_0 .net "ca", 0 0, L_0x55d44e83e8c0;  1 drivers
v0x55d44cf4f3c0_0 .net "cin", 0 0, L_0x55d44e83ec30;  1 drivers
v0x55d44cf4c470_0 .net "sum", 0 0, L_0x55d44e83e4b0;  1 drivers
S_0x55d44d62d8d0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d63d660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e83ed60 .functor XOR 1, L_0x55d44e83f240, L_0x55d44e83f370, C4<0>, C4<0>;
L_0x55d44e83edd0 .functor XOR 1, L_0x55d44e83ed60, L_0x55d44e83f4a0, C4<0>, C4<0>;
L_0x55d44e83ee40 .functor AND 1, L_0x55d44e83f240, L_0x55d44e83f370, C4<1>, C4<1>;
L_0x55d44e83eeb0 .functor AND 1, L_0x55d44e83f240, L_0x55d44e83f4a0, C4<1>, C4<1>;
L_0x55d44e83ef70 .functor OR 1, L_0x55d44e83ee40, L_0x55d44e83eeb0, C4<0>, C4<0>;
L_0x55d44e83f080 .functor AND 1, L_0x55d44e83f4a0, L_0x55d44e83f370, C4<1>, C4<1>;
L_0x55d44e83f130 .functor OR 1, L_0x55d44e83ef70, L_0x55d44e83f080, C4<0>, C4<0>;
v0x55d44cf3b160_0 .net *"_s0", 0 0, L_0x55d44e83ed60;  1 drivers
v0x55d44cf43fb0_0 .net *"_s10", 0 0, L_0x55d44e83f080;  1 drivers
v0x55d44cf41060_0 .net *"_s4", 0 0, L_0x55d44e83ee40;  1 drivers
v0x55d44cf3e110_0 .net *"_s6", 0 0, L_0x55d44e83eeb0;  1 drivers
v0x55d44cf2e810_0 .net *"_s8", 0 0, L_0x55d44e83ef70;  1 drivers
v0x55d44cf37660_0 .net "a", 0 0, L_0x55d44e83f240;  1 drivers
v0x55d44cf317c0_0 .net "b", 0 0, L_0x55d44e83f370;  1 drivers
v0x55d44cf21ec0_0 .net "ca", 0 0, L_0x55d44e83f130;  1 drivers
v0x55d44cf2ad10_0 .net "cin", 0 0, L_0x55d44e83f4a0;  1 drivers
v0x55d44cf27dc0_0 .net "sum", 0 0, L_0x55d44e83edd0;  1 drivers
S_0x55d44d5c6710 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d63d660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e83f610 .functor XOR 1, L_0x55d44e83fbe0, L_0x55d44e83fd10, C4<0>, C4<0>;
L_0x55d44e83f680 .functor XOR 1, L_0x55d44e83f610, L_0x55d44e83fe90, C4<0>, C4<0>;
L_0x55d44e83f740 .functor AND 1, L_0x55d44e83fbe0, L_0x55d44e83fd10, C4<1>, C4<1>;
L_0x55d44e83f850 .functor AND 1, L_0x55d44e83fbe0, L_0x55d44e83fe90, C4<1>, C4<1>;
L_0x55d44e83f910 .functor OR 1, L_0x55d44e83f740, L_0x55d44e83f850, C4<0>, C4<0>;
L_0x55d44e83fa20 .functor AND 1, L_0x55d44e83fe90, L_0x55d44e83fd10, C4<1>, C4<1>;
L_0x55d44e83fad0 .functor OR 1, L_0x55d44e83f910, L_0x55d44e83fa20, C4<0>, C4<0>;
v0x55d44cf24e70_0 .net *"_s0", 0 0, L_0x55d44e83f610;  1 drivers
v0x55d44cf15480_0 .net *"_s10", 0 0, L_0x55d44e83fa20;  1 drivers
v0x55d44cf1e2d0_0 .net *"_s4", 0 0, L_0x55d44e83f740;  1 drivers
v0x55d44cf1b380_0 .net *"_s6", 0 0, L_0x55d44e83f850;  1 drivers
v0x55d44cf18430_0 .net *"_s8", 0 0, L_0x55d44e83f910;  1 drivers
v0x55d44cf07f20_0 .net "a", 0 0, L_0x55d44e83fbe0;  1 drivers
v0x55d44cf10d70_0 .net "b", 0 0, L_0x55d44e83fd10;  1 drivers
v0x55d44cf0de20_0 .net "ca", 0 0, L_0x55d44e83fad0;  1 drivers
v0x55d44cf0aed0_0 .net "cin", 0 0, L_0x55d44e83fe90;  1 drivers
v0x55d44cefb5d0_0 .net "sum", 0 0, L_0x55d44e83f680;  1 drivers
S_0x55d44d5f9a80 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d63d660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e83ffc0 .functor XOR 1, L_0x55d44e840460, L_0x55d44e840620, C4<0>, C4<0>;
L_0x55d44e840030 .functor XOR 1, L_0x55d44e83ffc0, L_0x55d44e8407e0, C4<0>, C4<0>;
L_0x55d44e8400a0 .functor AND 1, L_0x55d44e840460, L_0x55d44e840620, C4<1>, C4<1>;
L_0x55d44e840110 .functor AND 1, L_0x55d44e840460, L_0x55d44e8407e0, C4<1>, C4<1>;
L_0x55d44e8401d0 .functor OR 1, L_0x55d44e8400a0, L_0x55d44e840110, C4<0>, C4<0>;
L_0x55d44e8402e0 .functor AND 1, L_0x55d44e8407e0, L_0x55d44e840620, C4<1>, C4<1>;
L_0x55d44e840350 .functor OR 1, L_0x55d44e8401d0, L_0x55d44e8402e0, C4<0>, C4<0>;
v0x55d44cf04420_0 .net *"_s0", 0 0, L_0x55d44e83ffc0;  1 drivers
v0x55d44cefe580_0 .net *"_s10", 0 0, L_0x55d44e8402e0;  1 drivers
v0x55d44ceeec80_0 .net *"_s4", 0 0, L_0x55d44e8400a0;  1 drivers
v0x55d44cef7ad0_0 .net *"_s6", 0 0, L_0x55d44e840110;  1 drivers
v0x55d44cef4b80_0 .net *"_s8", 0 0, L_0x55d44e8401d0;  1 drivers
v0x55d44cef1c30_0 .net "a", 0 0, L_0x55d44e840460;  1 drivers
v0x55d44cee2240_0 .net "b", 0 0, L_0x55d44e840620;  1 drivers
v0x55d44ceeb090_0 .net "ca", 0 0, L_0x55d44e840350;  1 drivers
v0x55d44cee8140_0 .net "cin", 0 0, L_0x55d44e8407e0;  1 drivers
v0x55d44cee51f0_0 .net "sum", 0 0, L_0x55d44e840030;  1 drivers
S_0x55d44d606470 .scope module, "FA_1" "thirtBitAdder" 5 14, 6 3 0, S_0x55d44d8e0c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44de654c0_0 .net "a", 31 0, L_0x55d44e857ac0;  1 drivers
v0x55d44de55b00_0 .net "b", 31 0, L_0x55d44e857bb0;  1 drivers
v0x55d44de5b9d0_0 .net "ca", 31 0, L_0x55d44e857930;  1 drivers
v0x55d44de5ba90_0 .net "cin", 31 0, L_0x55d44e857ca0;  1 drivers
v0x55d44de58a80_0 .net "sum", 31 0, L_0x55d44e8577f0;  1 drivers
L_0x55d44e84c6d0 .part L_0x55d44e857ac0, 0, 16;
L_0x55d44e84c770 .part L_0x55d44e857bb0, 0, 16;
L_0x55d44e84c810 .part L_0x55d44e857ca0, 0, 16;
L_0x55d44e8574e0 .part L_0x55d44e857ac0, 16, 16;
L_0x55d44e8575d0 .part L_0x55d44e857bb0, 16, 16;
L_0x55d44e8576c0 .part L_0x55d44e857ca0, 16, 16;
L_0x55d44e8577f0 .concat8 [ 16 16 0 0], L_0x55d44e84c3d0, L_0x55d44e8571e0;
L_0x55d44e857930 .concat8 [ 16 16 0 0], L_0x55d44e84c470, L_0x55d44e857280;
S_0x55d44d605b70 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44d606470;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44df65540_0 .net "a", 15 0, L_0x55d44e84c6d0;  1 drivers
v0x55d44df6e4a0_0 .net "b", 15 0, L_0x55d44e84c770;  1 drivers
v0x55d44df6b410_0 .net "ca", 15 0, L_0x55d44e84c470;  1 drivers
v0x55d44df6b4d0_0 .net "cin", 15 0, L_0x55d44e84c810;  1 drivers
v0x55d44df684c0_0 .net "sum", 15 0, L_0x55d44e84c3d0;  1 drivers
L_0x55d44e8441e0 .part L_0x55d44e84c6d0, 0, 4;
L_0x55d44e844280 .part L_0x55d44e84c770, 0, 4;
L_0x55d44e844320 .part L_0x55d44e84c810, 0, 4;
L_0x55d44e846b70 .part L_0x55d44e84c6d0, 4, 4;
L_0x55d44e846c60 .part L_0x55d44e84c770, 4, 4;
L_0x55d44e846d50 .part L_0x55d44e84c810, 4, 4;
L_0x55d44e849630 .part L_0x55d44e84c6d0, 8, 4;
L_0x55d44e8496d0 .part L_0x55d44e84c770, 8, 4;
L_0x55d44e8497c0 .part L_0x55d44e84c810, 8, 4;
L_0x55d44e84bfd0 .part L_0x55d44e84c6d0, 12, 4;
L_0x55d44e84c100 .part L_0x55d44e84c770, 12, 4;
L_0x55d44e84c230 .part L_0x55d44e84c810, 12, 4;
L_0x55d44e84c3d0 .concat8 [ 4 4 4 4], L_0x55d44e843fd0, L_0x55d44e846960, L_0x55d44e849420, L_0x55d44e84bdc0;
L_0x55d44e84c470 .concat8 [ 4 4 4 4], L_0x55d44e844070, L_0x55d44e846a00, L_0x55d44e8494c0, L_0x55d44e84be60;
S_0x55d44d5d3230 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44d605b70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44ce123f0_0 .net "a", 3 0, L_0x55d44e8441e0;  1 drivers
v0x55d44ce1b240_0 .net "b", 3 0, L_0x55d44e844280;  1 drivers
v0x55d44ce182f0_0 .net "ca", 3 0, L_0x55d44e844070;  1 drivers
v0x55d44ce153a0_0 .net "cin", 3 0, L_0x55d44e844320;  1 drivers
v0x55d44d07ed50_0 .net "sum", 3 0, L_0x55d44e843fd0;  1 drivers
L_0x55d44e841f90 .part L_0x55d44e8441e0, 0, 1;
L_0x55d44e8420c0 .part L_0x55d44e844280, 0, 1;
L_0x55d44e8421f0 .part L_0x55d44e844320, 0, 1;
L_0x55d44e842800 .part L_0x55d44e8441e0, 1, 1;
L_0x55d44e842930 .part L_0x55d44e844280, 1, 1;
L_0x55d44e842a60 .part L_0x55d44e844320, 1, 1;
L_0x55d44e8431a0 .part L_0x55d44e8441e0, 2, 1;
L_0x55d44e8432d0 .part L_0x55d44e844280, 2, 1;
L_0x55d44e843450 .part L_0x55d44e844320, 2, 1;
L_0x55d44e843a20 .part L_0x55d44e8441e0, 3, 1;
L_0x55d44e843be0 .part L_0x55d44e844280, 3, 1;
L_0x55d44e843da0 .part L_0x55d44e844320, 3, 1;
L_0x55d44e843fd0 .concat8 [ 1 1 1 1], L_0x55d44e8409a0, L_0x55d44e842390, L_0x55d44e842c40, L_0x55d44e8435f0;
L_0x55d44e844070 .concat8 [ 1 1 1 1], L_0x55d44e841e80, L_0x55d44e8426f0, L_0x55d44e843090, L_0x55d44e843910;
S_0x55d44d5d2930 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d5d3230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e840fb0 .functor XOR 1, L_0x55d44e841f90, L_0x55d44e8420c0, C4<0>, C4<0>;
L_0x55d44e8409a0 .functor XOR 1, L_0x55d44e840fb0, L_0x55d44e8421f0, C4<0>, C4<0>;
L_0x55d44e841b30 .functor AND 1, L_0x55d44e841f90, L_0x55d44e8420c0, C4<1>, C4<1>;
L_0x55d44e841c40 .functor AND 1, L_0x55d44e841f90, L_0x55d44e8421f0, C4<1>, C4<1>;
L_0x55d44e841d00 .functor OR 1, L_0x55d44e841b30, L_0x55d44e841c40, C4<0>, C4<0>;
L_0x55d44e841e10 .functor AND 1, L_0x55d44e8421f0, L_0x55d44e8420c0, C4<1>, C4<1>;
L_0x55d44e841e80 .functor OR 1, L_0x55d44e841d00, L_0x55d44e841e10, C4<0>, C4<0>;
v0x55d44ce9f350_0 .net *"_s0", 0 0, L_0x55d44e840fb0;  1 drivers
v0x55d44cea81a0_0 .net *"_s10", 0 0, L_0x55d44e841e10;  1 drivers
v0x55d44cea5250_0 .net *"_s4", 0 0, L_0x55d44e841b30;  1 drivers
v0x55d44cea2300_0 .net *"_s6", 0 0, L_0x55d44e841c40;  1 drivers
v0x55d44ce92a00_0 .net *"_s8", 0 0, L_0x55d44e841d00;  1 drivers
v0x55d44ce9b850_0 .net "a", 0 0, L_0x55d44e841f90;  1 drivers
v0x55d44ce959b0_0 .net "b", 0 0, L_0x55d44e8420c0;  1 drivers
v0x55d44ce860b0_0 .net "ca", 0 0, L_0x55d44e841e80;  1 drivers
v0x55d44ce8ef00_0 .net "cin", 0 0, L_0x55d44e8421f0;  1 drivers
v0x55d44ce8bfb0_0 .net "sum", 0 0, L_0x55d44e8409a0;  1 drivers
S_0x55d44d592800 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d5d3230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e842320 .functor XOR 1, L_0x55d44e842800, L_0x55d44e842930, C4<0>, C4<0>;
L_0x55d44e842390 .functor XOR 1, L_0x55d44e842320, L_0x55d44e842a60, C4<0>, C4<0>;
L_0x55d44e842400 .functor AND 1, L_0x55d44e842800, L_0x55d44e842930, C4<1>, C4<1>;
L_0x55d44e842470 .functor AND 1, L_0x55d44e842800, L_0x55d44e842a60, C4<1>, C4<1>;
L_0x55d44e842530 .functor OR 1, L_0x55d44e842400, L_0x55d44e842470, C4<0>, C4<0>;
L_0x55d44e842640 .functor AND 1, L_0x55d44e842a60, L_0x55d44e842930, C4<1>, C4<1>;
L_0x55d44e8426f0 .functor OR 1, L_0x55d44e842530, L_0x55d44e842640, C4<0>, C4<0>;
v0x55d44ce89060_0 .net *"_s0", 0 0, L_0x55d44e842320;  1 drivers
v0x55d44ce79670_0 .net *"_s10", 0 0, L_0x55d44e842640;  1 drivers
v0x55d44ce824c0_0 .net *"_s4", 0 0, L_0x55d44e842400;  1 drivers
v0x55d44ce7f570_0 .net *"_s6", 0 0, L_0x55d44e842470;  1 drivers
v0x55d44ce7c620_0 .net *"_s8", 0 0, L_0x55d44e842530;  1 drivers
v0x55d44ce6b310_0 .net "a", 0 0, L_0x55d44e842800;  1 drivers
v0x55d44ce74160_0 .net "b", 0 0, L_0x55d44e842930;  1 drivers
v0x55d44ce6e2c0_0 .net "ca", 0 0, L_0x55d44e8426f0;  1 drivers
v0x55d44ce5e9c0_0 .net "cin", 0 0, L_0x55d44e842a60;  1 drivers
v0x55d44ce67810_0 .net "sum", 0 0, L_0x55d44e842390;  1 drivers
S_0x55d44d59f1f0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d5d3230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e842bd0 .functor XOR 1, L_0x55d44e8431a0, L_0x55d44e8432d0, C4<0>, C4<0>;
L_0x55d44e842c40 .functor XOR 1, L_0x55d44e842bd0, L_0x55d44e843450, C4<0>, C4<0>;
L_0x55d44e842d00 .functor AND 1, L_0x55d44e8431a0, L_0x55d44e8432d0, C4<1>, C4<1>;
L_0x55d44e842e10 .functor AND 1, L_0x55d44e8431a0, L_0x55d44e843450, C4<1>, C4<1>;
L_0x55d44e842ed0 .functor OR 1, L_0x55d44e842d00, L_0x55d44e842e10, C4<0>, C4<0>;
L_0x55d44e842fe0 .functor AND 1, L_0x55d44e843450, L_0x55d44e8432d0, C4<1>, C4<1>;
L_0x55d44e843090 .functor OR 1, L_0x55d44e842ed0, L_0x55d44e842fe0, C4<0>, C4<0>;
v0x55d44ce61970_0 .net *"_s0", 0 0, L_0x55d44e842bd0;  1 drivers
v0x55d44ce52070_0 .net *"_s10", 0 0, L_0x55d44e842fe0;  1 drivers
v0x55d44ce5aec0_0 .net *"_s4", 0 0, L_0x55d44e842d00;  1 drivers
v0x55d44ce57f70_0 .net *"_s6", 0 0, L_0x55d44e842e10;  1 drivers
v0x55d44ce55020_0 .net *"_s8", 0 0, L_0x55d44e842ed0;  1 drivers
v0x55d44ce45630_0 .net "a", 0 0, L_0x55d44e8431a0;  1 drivers
v0x55d44ce4e480_0 .net "b", 0 0, L_0x55d44e8432d0;  1 drivers
v0x55d44ce4b530_0 .net "ca", 0 0, L_0x55d44e843090;  1 drivers
v0x55d44ce485e0_0 .net "cin", 0 0, L_0x55d44e843450;  1 drivers
v0x55d44ce380d0_0 .net "sum", 0 0, L_0x55d44e842c40;  1 drivers
S_0x55d44d59e8f0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d5d3230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e843580 .functor XOR 1, L_0x55d44e843a20, L_0x55d44e843be0, C4<0>, C4<0>;
L_0x55d44e8435f0 .functor XOR 1, L_0x55d44e843580, L_0x55d44e843da0, C4<0>, C4<0>;
L_0x55d44e843660 .functor AND 1, L_0x55d44e843a20, L_0x55d44e843be0, C4<1>, C4<1>;
L_0x55d44e8436d0 .functor AND 1, L_0x55d44e843a20, L_0x55d44e843da0, C4<1>, C4<1>;
L_0x55d44e843790 .functor OR 1, L_0x55d44e843660, L_0x55d44e8436d0, C4<0>, C4<0>;
L_0x55d44e8438a0 .functor AND 1, L_0x55d44e843da0, L_0x55d44e843be0, C4<1>, C4<1>;
L_0x55d44e843910 .functor OR 1, L_0x55d44e843790, L_0x55d44e8438a0, C4<0>, C4<0>;
v0x55d44ce40f20_0 .net *"_s0", 0 0, L_0x55d44e843580;  1 drivers
v0x55d44ce3dfd0_0 .net *"_s10", 0 0, L_0x55d44e8438a0;  1 drivers
v0x55d44ce3b080_0 .net *"_s4", 0 0, L_0x55d44e843660;  1 drivers
v0x55d44ce2b780_0 .net *"_s6", 0 0, L_0x55d44e8436d0;  1 drivers
v0x55d44ce345d0_0 .net *"_s8", 0 0, L_0x55d44e843790;  1 drivers
v0x55d44ce2e730_0 .net "a", 0 0, L_0x55d44e843a20;  1 drivers
v0x55d44ce1ee30_0 .net "b", 0 0, L_0x55d44e843be0;  1 drivers
v0x55d44ce27c80_0 .net "ca", 0 0, L_0x55d44e843910;  1 drivers
v0x55d44ce24d30_0 .net "cin", 0 0, L_0x55d44e843da0;  1 drivers
v0x55d44ce21de0_0 .net "sum", 0 0, L_0x55d44e8435f0;  1 drivers
S_0x55d44d56bfb0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44d605b70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dfef7a0_0 .net "a", 3 0, L_0x55d44e846b70;  1 drivers
v0x55d44dfef060_0 .net "b", 3 0, L_0x55d44e846c60;  1 drivers
v0x55d44dfc93b0_0 .net "ca", 3 0, L_0x55d44e846a00;  1 drivers
v0x55d44dfc9470_0 .net "cin", 3 0, L_0x55d44e846d50;  1 drivers
v0x55d44dfe2d10_0 .net "sum", 3 0, L_0x55d44e846960;  1 drivers
L_0x55d44e844920 .part L_0x55d44e846b70, 0, 1;
L_0x55d44e844a50 .part L_0x55d44e846c60, 0, 1;
L_0x55d44e844b80 .part L_0x55d44e846d50, 0, 1;
L_0x55d44e845190 .part L_0x55d44e846b70, 1, 1;
L_0x55d44e8452c0 .part L_0x55d44e846c60, 1, 1;
L_0x55d44e8453f0 .part L_0x55d44e846d50, 1, 1;
L_0x55d44e845b30 .part L_0x55d44e846b70, 2, 1;
L_0x55d44e845c60 .part L_0x55d44e846c60, 2, 1;
L_0x55d44e845de0 .part L_0x55d44e846d50, 2, 1;
L_0x55d44e8463b0 .part L_0x55d44e846b70, 3, 1;
L_0x55d44e846570 .part L_0x55d44e846c60, 3, 1;
L_0x55d44e846730 .part L_0x55d44e846d50, 3, 1;
L_0x55d44e846960 .concat8 [ 1 1 1 1], L_0x55d44e8443c0, L_0x55d44e844d20, L_0x55d44e8455d0, L_0x55d44e845f80;
L_0x55d44e846a00 .concat8 [ 1 1 1 1], L_0x55d44e844810, L_0x55d44e845080, L_0x55d44e845a20, L_0x55d44e8462a0;
S_0x55d44d56b6b0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d56bfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e843f60 .functor XOR 1, L_0x55d44e844920, L_0x55d44e844a50, C4<0>, C4<0>;
L_0x55d44e8443c0 .functor XOR 1, L_0x55d44e843f60, L_0x55d44e844b80, C4<0>, C4<0>;
L_0x55d44e844480 .functor AND 1, L_0x55d44e844920, L_0x55d44e844a50, C4<1>, C4<1>;
L_0x55d44e844590 .functor AND 1, L_0x55d44e844920, L_0x55d44e844b80, C4<1>, C4<1>;
L_0x55d44e844650 .functor OR 1, L_0x55d44e844480, L_0x55d44e844590, C4<0>, C4<0>;
L_0x55d44e844760 .functor AND 1, L_0x55d44e844b80, L_0x55d44e844a50, C4<1>, C4<1>;
L_0x55d44e844810 .functor OR 1, L_0x55d44e844650, L_0x55d44e844760, C4<0>, C4<0>;
v0x55d44e262ca0_0 .net *"_s0", 0 0, L_0x55d44e843f60;  1 drivers
v0x55d44dff1be0_0 .net *"_s10", 0 0, L_0x55d44e844760;  1 drivers
v0x55d44de51f10_0 .net *"_s4", 0 0, L_0x55d44e844480;  1 drivers
v0x55d44de51fd0_0 .net *"_s6", 0 0, L_0x55d44e844590;  1 drivers
v0x55d44de51cc0_0 .net *"_s8", 0 0, L_0x55d44e844650;  1 drivers
v0x55d44d07eb30_0 .net "a", 0 0, L_0x55d44e844920;  1 drivers
v0x55d44d07ebf0_0 .net "b", 0 0, L_0x55d44e844a50;  1 drivers
v0x55d44dbe0830_0 .net "ca", 0 0, L_0x55d44e844810;  1 drivers
v0x55d44dbe08f0_0 .net "cin", 0 0, L_0x55d44e844b80;  1 drivers
v0x55d44db107e0_0 .net "sum", 0 0, L_0x55d44e8443c0;  1 drivers
S_0x55d44d55d540 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d56bfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e844cb0 .functor XOR 1, L_0x55d44e845190, L_0x55d44e8452c0, C4<0>, C4<0>;
L_0x55d44e844d20 .functor XOR 1, L_0x55d44e844cb0, L_0x55d44e8453f0, C4<0>, C4<0>;
L_0x55d44e844d90 .functor AND 1, L_0x55d44e845190, L_0x55d44e8452c0, C4<1>, C4<1>;
L_0x55d44e844e00 .functor AND 1, L_0x55d44e845190, L_0x55d44e8453f0, C4<1>, C4<1>;
L_0x55d44e844ec0 .functor OR 1, L_0x55d44e844d90, L_0x55d44e844e00, C4<0>, C4<0>;
L_0x55d44e844fd0 .functor AND 1, L_0x55d44e8453f0, L_0x55d44e8452c0, C4<1>, C4<1>;
L_0x55d44e845080 .functor OR 1, L_0x55d44e844ec0, L_0x55d44e844fd0, C4<0>, C4<0>;
v0x55d44d8a0a60_0 .net *"_s0", 0 0, L_0x55d44e844cb0;  1 drivers
v0x55d44d8a05a0_0 .net *"_s10", 0 0, L_0x55d44e844fd0;  1 drivers
v0x55d44d8a0350_0 .net *"_s4", 0 0, L_0x55d44e844d90;  1 drivers
v0x55d44d8a0410_0 .net *"_s6", 0 0, L_0x55d44e844e00;  1 drivers
v0x55d44d62ec60_0 .net *"_s8", 0 0, L_0x55d44e844ec0;  1 drivers
v0x55d44d55ec00_0 .net "a", 0 0, L_0x55d44e845190;  1 drivers
v0x55d44d55ecc0_0 .net "b", 0 0, L_0x55d44e8452c0;  1 drivers
v0x55d44e6f2770_0 .net "ca", 0 0, L_0x55d44e845080;  1 drivers
v0x55d44e6f2830_0 .net "cin", 0 0, L_0x55d44e8453f0;  1 drivers
v0x55d44e6f1fb0_0 .net "sum", 0 0, L_0x55d44e844d20;  1 drivers
S_0x55d44d55d0f0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d56bfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e845560 .functor XOR 1, L_0x55d44e845b30, L_0x55d44e845c60, C4<0>, C4<0>;
L_0x55d44e8455d0 .functor XOR 1, L_0x55d44e845560, L_0x55d44e845de0, C4<0>, C4<0>;
L_0x55d44e845690 .functor AND 1, L_0x55d44e845b30, L_0x55d44e845c60, C4<1>, C4<1>;
L_0x55d44e8457a0 .functor AND 1, L_0x55d44e845b30, L_0x55d44e845de0, C4<1>, C4<1>;
L_0x55d44e845860 .functor OR 1, L_0x55d44e845690, L_0x55d44e8457a0, C4<0>, C4<0>;
L_0x55d44e845970 .functor AND 1, L_0x55d44e845de0, L_0x55d44e845c60, C4<1>, C4<1>;
L_0x55d44e845a20 .functor OR 1, L_0x55d44e845860, L_0x55d44e845970, C4<0>, C4<0>;
v0x55d44d2eebc0_0 .net *"_s0", 0 0, L_0x55d44e845560;  1 drivers
v0x55d44e403650_0 .net *"_s10", 0 0, L_0x55d44e845970;  1 drivers
v0x55d44e403460_0 .net *"_s4", 0 0, L_0x55d44e845690;  1 drivers
v0x55d44e403520_0 .net *"_s6", 0 0, L_0x55d44e8457a0;  1 drivers
v0x55d44d07f040_0 .net *"_s8", 0 0, L_0x55d44e845860;  1 drivers
v0x55d44df89400_0 .net "a", 0 0, L_0x55d44e845b30;  1 drivers
v0x55d44df894c0_0 .net "b", 0 0, L_0x55d44e845c60;  1 drivers
v0x55d44dff0fc0_0 .net "ca", 0 0, L_0x55d44e845a20;  1 drivers
v0x55d44dff1080_0 .net "cin", 0 0, L_0x55d44e845de0;  1 drivers
v0x55d44dff0d60_0 .net "sum", 0 0, L_0x55d44e8455d0;  1 drivers
S_0x55d44d4f6330 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d56bfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e845f10 .functor XOR 1, L_0x55d44e8463b0, L_0x55d44e846570, C4<0>, C4<0>;
L_0x55d44e845f80 .functor XOR 1, L_0x55d44e845f10, L_0x55d44e846730, C4<0>, C4<0>;
L_0x55d44e845ff0 .functor AND 1, L_0x55d44e8463b0, L_0x55d44e846570, C4<1>, C4<1>;
L_0x55d44e846060 .functor AND 1, L_0x55d44e8463b0, L_0x55d44e846730, C4<1>, C4<1>;
L_0x55d44e846120 .functor OR 1, L_0x55d44e845ff0, L_0x55d44e846060, C4<0>, C4<0>;
L_0x55d44e846230 .functor AND 1, L_0x55d44e846730, L_0x55d44e846570, C4<1>, C4<1>;
L_0x55d44e8462a0 .functor OR 1, L_0x55d44e846120, L_0x55d44e846230, C4<0>, C4<0>;
v0x55d44df89cb0_0 .net *"_s0", 0 0, L_0x55d44e845f10;  1 drivers
v0x55d44df89650_0 .net *"_s10", 0 0, L_0x55d44e846230;  1 drivers
v0x55d44dfbd050_0 .net *"_s4", 0 0, L_0x55d44e845ff0;  1 drivers
v0x55d44dfbd110_0 .net *"_s6", 0 0, L_0x55d44e846060;  1 drivers
v0x55d44dfbc9c0_0 .net *"_s8", 0 0, L_0x55d44e846120;  1 drivers
v0x55d44dff02d0_0 .net "a", 0 0, L_0x55d44e8463b0;  1 drivers
v0x55d44dff0390_0 .net "b", 0 0, L_0x55d44e846570;  1 drivers
v0x55d44dfefbd0_0 .net "ca", 0 0, L_0x55d44e8462a0;  1 drivers
v0x55d44dfefc90_0 .net "cin", 0 0, L_0x55d44e846730;  1 drivers
v0x55d44dfc9af0_0 .net "sum", 0 0, L_0x55d44e845f80;  1 drivers
S_0x55d44d5296a0 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44d605b70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dfb2820_0 .net "a", 3 0, L_0x55d44e849630;  1 drivers
v0x55d44dfbb780_0 .net "b", 3 0, L_0x55d44e8496d0;  1 drivers
v0x55d44dfb86f0_0 .net "ca", 3 0, L_0x55d44e8494c0;  1 drivers
v0x55d44dfb87b0_0 .net "cin", 3 0, L_0x55d44e8497c0;  1 drivers
v0x55d44dfb57a0_0 .net "sum", 3 0, L_0x55d44e849420;  1 drivers
L_0x55d44e8473e0 .part L_0x55d44e849630, 0, 1;
L_0x55d44e847510 .part L_0x55d44e8496d0, 0, 1;
L_0x55d44e847640 .part L_0x55d44e8497c0, 0, 1;
L_0x55d44e847c50 .part L_0x55d44e849630, 1, 1;
L_0x55d44e847d80 .part L_0x55d44e8496d0, 1, 1;
L_0x55d44e847eb0 .part L_0x55d44e8497c0, 1, 1;
L_0x55d44e8485f0 .part L_0x55d44e849630, 2, 1;
L_0x55d44e848720 .part L_0x55d44e8496d0, 2, 1;
L_0x55d44e8488a0 .part L_0x55d44e8497c0, 2, 1;
L_0x55d44e848e70 .part L_0x55d44e849630, 3, 1;
L_0x55d44e849030 .part L_0x55d44e8496d0, 3, 1;
L_0x55d44e8491f0 .part L_0x55d44e8497c0, 3, 1;
L_0x55d44e849420 .concat8 [ 1 1 1 1], L_0x55d44e846e80, L_0x55d44e8477e0, L_0x55d44e848090, L_0x55d44e848a40;
L_0x55d44e8494c0 .concat8 [ 1 1 1 1], L_0x55d44e8472d0, L_0x55d44e847b40, L_0x55d44e8484e0, L_0x55d44e848d60;
S_0x55d44d536090 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d5296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8468f0 .functor XOR 1, L_0x55d44e8473e0, L_0x55d44e847510, C4<0>, C4<0>;
L_0x55d44e846e80 .functor XOR 1, L_0x55d44e8468f0, L_0x55d44e847640, C4<0>, C4<0>;
L_0x55d44e846f40 .functor AND 1, L_0x55d44e8473e0, L_0x55d44e847510, C4<1>, C4<1>;
L_0x55d44e847050 .functor AND 1, L_0x55d44e8473e0, L_0x55d44e847640, C4<1>, C4<1>;
L_0x55d44e847110 .functor OR 1, L_0x55d44e846f40, L_0x55d44e847050, C4<0>, C4<0>;
L_0x55d44e847220 .functor AND 1, L_0x55d44e847640, L_0x55d44e847510, C4<1>, C4<1>;
L_0x55d44e8472d0 .functor OR 1, L_0x55d44e847110, L_0x55d44e847220, C4<0>, C4<0>;
v0x55d44dfe2710_0 .net *"_s0", 0 0, L_0x55d44e8468f0;  1 drivers
v0x55d44dfd63c0_0 .net *"_s10", 0 0, L_0x55d44e847220;  1 drivers
v0x55d44dfd5dc0_0 .net *"_s4", 0 0, L_0x55d44e846f40;  1 drivers
v0x55d44dfd5e80_0 .net *"_s6", 0 0, L_0x55d44e847050;  1 drivers
v0x55d44dfc9160_0 .net *"_s8", 0 0, L_0x55d44e847110;  1 drivers
v0x55d44dfe5a60_0 .net "a", 0 0, L_0x55d44e8473e0;  1 drivers
v0x55d44dfe5b20_0 .net "b", 0 0, L_0x55d44e847510;  1 drivers
v0x55d44dfee9c0_0 .net "ca", 0 0, L_0x55d44e8472d0;  1 drivers
v0x55d44dfeea80_0 .net "cin", 0 0, L_0x55d44e847640;  1 drivers
v0x55d44dfeb9e0_0 .net "sum", 0 0, L_0x55d44e846e80;  1 drivers
S_0x55d44d535790 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d5296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e847770 .functor XOR 1, L_0x55d44e847c50, L_0x55d44e847d80, C4<0>, C4<0>;
L_0x55d44e8477e0 .functor XOR 1, L_0x55d44e847770, L_0x55d44e847eb0, C4<0>, C4<0>;
L_0x55d44e847850 .functor AND 1, L_0x55d44e847c50, L_0x55d44e847d80, C4<1>, C4<1>;
L_0x55d44e8478c0 .functor AND 1, L_0x55d44e847c50, L_0x55d44e847eb0, C4<1>, C4<1>;
L_0x55d44e847980 .functor OR 1, L_0x55d44e847850, L_0x55d44e8478c0, C4<0>, C4<0>;
L_0x55d44e847a90 .functor AND 1, L_0x55d44e847eb0, L_0x55d44e847d80, C4<1>, C4<1>;
L_0x55d44e847b40 .functor OR 1, L_0x55d44e847980, L_0x55d44e847a90, C4<0>, C4<0>;
v0x55d44dfe89e0_0 .net *"_s0", 0 0, L_0x55d44e847770;  1 drivers
v0x55d44dfd9110_0 .net *"_s10", 0 0, L_0x55d44e847a90;  1 drivers
v0x55d44dfe2070_0 .net *"_s4", 0 0, L_0x55d44e847850;  1 drivers
v0x55d44dfe2130_0 .net *"_s6", 0 0, L_0x55d44e8478c0;  1 drivers
v0x55d44dfdefe0_0 .net *"_s8", 0 0, L_0x55d44e847980;  1 drivers
v0x55d44dfdc090_0 .net "a", 0 0, L_0x55d44e847c50;  1 drivers
v0x55d44dfdc150_0 .net "b", 0 0, L_0x55d44e847d80;  1 drivers
v0x55d44dfcc7c0_0 .net "ca", 0 0, L_0x55d44e847b40;  1 drivers
v0x55d44dfcc880_0 .net "cin", 0 0, L_0x55d44e847eb0;  1 drivers
v0x55d44dfd57d0_0 .net "sum", 0 0, L_0x55d44e8477e0;  1 drivers
S_0x55d44d502e50 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d5296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e848020 .functor XOR 1, L_0x55d44e8485f0, L_0x55d44e848720, C4<0>, C4<0>;
L_0x55d44e848090 .functor XOR 1, L_0x55d44e848020, L_0x55d44e8488a0, C4<0>, C4<0>;
L_0x55d44e848150 .functor AND 1, L_0x55d44e8485f0, L_0x55d44e848720, C4<1>, C4<1>;
L_0x55d44e848260 .functor AND 1, L_0x55d44e8485f0, L_0x55d44e8488a0, C4<1>, C4<1>;
L_0x55d44e848320 .functor OR 1, L_0x55d44e848150, L_0x55d44e848260, C4<0>, C4<0>;
L_0x55d44e848430 .functor AND 1, L_0x55d44e8488a0, L_0x55d44e848720, C4<1>, C4<1>;
L_0x55d44e8484e0 .functor OR 1, L_0x55d44e848320, L_0x55d44e848430, C4<0>, C4<0>;
v0x55d44dfd2690_0 .net *"_s0", 0 0, L_0x55d44e848020;  1 drivers
v0x55d44dfcf740_0 .net *"_s10", 0 0, L_0x55d44e848430;  1 drivers
v0x55d44dfbfd80_0 .net *"_s4", 0 0, L_0x55d44e848150;  1 drivers
v0x55d44dfbfe40_0 .net *"_s6", 0 0, L_0x55d44e848260;  1 drivers
v0x55d44dfc5c50_0 .net *"_s8", 0 0, L_0x55d44e848320;  1 drivers
v0x55d44dfc2d00_0 .net "a", 0 0, L_0x55d44e8485f0;  1 drivers
v0x55d44dfc2dc0_0 .net "b", 0 0, L_0x55d44e848720;  1 drivers
v0x55d44df96800_0 .net "ca", 0 0, L_0x55d44e8484e0;  1 drivers
v0x55d44df968c0_0 .net "cin", 0 0, L_0x55d44e8488a0;  1 drivers
v0x55d44dfbc610_0 .net "sum", 0 0, L_0x55d44e848090;  1 drivers
S_0x55d44d502550 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d5296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8489d0 .functor XOR 1, L_0x55d44e848e70, L_0x55d44e849030, C4<0>, C4<0>;
L_0x55d44e848a40 .functor XOR 1, L_0x55d44e8489d0, L_0x55d44e8491f0, C4<0>, C4<0>;
L_0x55d44e848ab0 .functor AND 1, L_0x55d44e848e70, L_0x55d44e849030, C4<1>, C4<1>;
L_0x55d44e848b20 .functor AND 1, L_0x55d44e848e70, L_0x55d44e8491f0, C4<1>, C4<1>;
L_0x55d44e848be0 .functor OR 1, L_0x55d44e848ab0, L_0x55d44e848b20, C4<0>, C4<0>;
L_0x55d44e848cf0 .functor AND 1, L_0x55d44e8491f0, L_0x55d44e849030, C4<1>, C4<1>;
L_0x55d44e848d60 .functor OR 1, L_0x55d44e848be0, L_0x55d44e848cf0, C4<0>, C4<0>;
v0x55d44dfbbe20_0 .net *"_s0", 0 0, L_0x55d44e8489d0;  1 drivers
v0x55d44df96170_0 .net *"_s10", 0 0, L_0x55d44e848cf0;  1 drivers
v0x55d44dfafad0_0 .net *"_s4", 0 0, L_0x55d44e848ab0;  1 drivers
v0x55d44dfafb90_0 .net *"_s6", 0 0, L_0x55d44e848b20;  1 drivers
v0x55d44dfaf4d0_0 .net *"_s8", 0 0, L_0x55d44e848be0;  1 drivers
v0x55d44dfa3180_0 .net "a", 0 0, L_0x55d44e848e70;  1 drivers
v0x55d44dfa3240_0 .net "b", 0 0, L_0x55d44e849030;  1 drivers
v0x55d44dfa2b80_0 .net "ca", 0 0, L_0x55d44e848d60;  1 drivers
v0x55d44dfa2c40_0 .net "cin", 0 0, L_0x55d44e8491f0;  1 drivers
v0x55d44df95fd0_0 .net "sum", 0 0, L_0x55d44e848a40;  1 drivers
S_0x55d44d4c2380 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44d605b70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44df71e90_0 .net "a", 3 0, L_0x55d44e84bfd0;  1 drivers
v0x55d44df7adf0_0 .net "b", 3 0, L_0x55d44e84c100;  1 drivers
v0x55d44df77d60_0 .net "ca", 3 0, L_0x55d44e84be60;  1 drivers
v0x55d44df77e20_0 .net "cin", 3 0, L_0x55d44e84c230;  1 drivers
v0x55d44df74e10_0 .net "sum", 3 0, L_0x55d44e84bdc0;  1 drivers
L_0x55d44e849d80 .part L_0x55d44e84bfd0, 0, 1;
L_0x55d44e849eb0 .part L_0x55d44e84c100, 0, 1;
L_0x55d44e849fe0 .part L_0x55d44e84c230, 0, 1;
L_0x55d44e84a5f0 .part L_0x55d44e84bfd0, 1, 1;
L_0x55d44e84a720 .part L_0x55d44e84c100, 1, 1;
L_0x55d44e84a850 .part L_0x55d44e84c230, 1, 1;
L_0x55d44e84af90 .part L_0x55d44e84bfd0, 2, 1;
L_0x55d44e84b0c0 .part L_0x55d44e84c100, 2, 1;
L_0x55d44e84b240 .part L_0x55d44e84c230, 2, 1;
L_0x55d44e84b810 .part L_0x55d44e84bfd0, 3, 1;
L_0x55d44e84b9d0 .part L_0x55d44e84c100, 3, 1;
L_0x55d44e84bb90 .part L_0x55d44e84c230, 3, 1;
L_0x55d44e84bdc0 .concat8 [ 1 1 1 1], L_0x55d44e849860, L_0x55d44e84a180, L_0x55d44e84aa30, L_0x55d44e84b3e0;
L_0x55d44e84be60 .concat8 [ 1 1 1 1], L_0x55d44e849c70, L_0x55d44e84a4e0, L_0x55d44e84ae80, L_0x55d44e84b700;
S_0x55d44d4cee10 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d4c2380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8493b0 .functor XOR 1, L_0x55d44e849d80, L_0x55d44e849eb0, C4<0>, C4<0>;
L_0x55d44e849860 .functor XOR 1, L_0x55d44e8493b0, L_0x55d44e849fe0, C4<0>, C4<0>;
L_0x55d44e849920 .functor AND 1, L_0x55d44e849d80, L_0x55d44e849eb0, C4<1>, C4<1>;
L_0x55d44e849a30 .functor AND 1, L_0x55d44e849d80, L_0x55d44e849fe0, C4<1>, C4<1>;
L_0x55d44e849af0 .functor OR 1, L_0x55d44e849920, L_0x55d44e849a30, C4<0>, C4<0>;
L_0x55d44e849c00 .functor AND 1, L_0x55d44e849fe0, L_0x55d44e849eb0, C4<1>, C4<1>;
L_0x55d44e849c70 .functor OR 1, L_0x55d44e849af0, L_0x55d44e849c00, C4<0>, C4<0>;
v0x55d44dfa5ed0_0 .net *"_s0", 0 0, L_0x55d44e8493b0;  1 drivers
v0x55d44dfaee30_0 .net *"_s10", 0 0, L_0x55d44e849c00;  1 drivers
v0x55d44dfabda0_0 .net *"_s4", 0 0, L_0x55d44e849920;  1 drivers
v0x55d44dfabe60_0 .net *"_s6", 0 0, L_0x55d44e849a30;  1 drivers
v0x55d44dfa8e50_0 .net *"_s8", 0 0, L_0x55d44e849af0;  1 drivers
v0x55d44df99580_0 .net "a", 0 0, L_0x55d44e849d80;  1 drivers
v0x55d44df99640_0 .net "b", 0 0, L_0x55d44e849eb0;  1 drivers
v0x55d44dfa24e0_0 .net "ca", 0 0, L_0x55d44e849c70;  1 drivers
v0x55d44dfa25a0_0 .net "cin", 0 0, L_0x55d44e849fe0;  1 drivers
v0x55d44df9f500_0 .net "sum", 0 0, L_0x55d44e849860;  1 drivers
S_0x55d44d4ce510 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d4c2380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e84a110 .functor XOR 1, L_0x55d44e84a5f0, L_0x55d44e84a720, C4<0>, C4<0>;
L_0x55d44e84a180 .functor XOR 1, L_0x55d44e84a110, L_0x55d44e84a850, C4<0>, C4<0>;
L_0x55d44e84a1f0 .functor AND 1, L_0x55d44e84a5f0, L_0x55d44e84a720, C4<1>, C4<1>;
L_0x55d44e84a260 .functor AND 1, L_0x55d44e84a5f0, L_0x55d44e84a850, C4<1>, C4<1>;
L_0x55d44e84a320 .functor OR 1, L_0x55d44e84a1f0, L_0x55d44e84a260, C4<0>, C4<0>;
L_0x55d44e84a430 .functor AND 1, L_0x55d44e84a850, L_0x55d44e84a720, C4<1>, C4<1>;
L_0x55d44e84a4e0 .functor OR 1, L_0x55d44e84a320, L_0x55d44e84a430, C4<0>, C4<0>;
v0x55d44df9c500_0 .net *"_s0", 0 0, L_0x55d44e84a110;  1 drivers
v0x55d44df8cb40_0 .net *"_s10", 0 0, L_0x55d44e84a430;  1 drivers
v0x55d44df92a10_0 .net *"_s4", 0 0, L_0x55d44e84a1f0;  1 drivers
v0x55d44df92ad0_0 .net *"_s6", 0 0, L_0x55d44e84a260;  1 drivers
v0x55d44df8fac0_0 .net *"_s8", 0 0, L_0x55d44e84a320;  1 drivers
v0x55d44df55dd0_0 .net "a", 0 0, L_0x55d44e84a5f0;  1 drivers
v0x55d44df55e90_0 .net "b", 0 0, L_0x55d44e84a720;  1 drivers
v0x55d44df55740_0 .net "ca", 0 0, L_0x55d44e84a4e0;  1 drivers
v0x55d44df55800_0 .net "cin", 0 0, L_0x55d44e84a850;  1 drivers
v0x55d44df89100_0 .net "sum", 0 0, L_0x55d44e84a180;  1 drivers
S_0x55d44d49bbc0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d4c2380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e84a9c0 .functor XOR 1, L_0x55d44e84af90, L_0x55d44e84b0c0, C4<0>, C4<0>;
L_0x55d44e84aa30 .functor XOR 1, L_0x55d44e84a9c0, L_0x55d44e84b240, C4<0>, C4<0>;
L_0x55d44e84aaf0 .functor AND 1, L_0x55d44e84af90, L_0x55d44e84b0c0, C4<1>, C4<1>;
L_0x55d44e84ac00 .functor AND 1, L_0x55d44e84af90, L_0x55d44e84b240, C4<1>, C4<1>;
L_0x55d44e84acc0 .functor OR 1, L_0x55d44e84aaf0, L_0x55d44e84ac00, C4<0>, C4<0>;
L_0x55d44e84add0 .functor AND 1, L_0x55d44e84b240, L_0x55d44e84b0c0, C4<1>, C4<1>;
L_0x55d44e84ae80 .functor OR 1, L_0x55d44e84acc0, L_0x55d44e84add0, C4<0>, C4<0>;
v0x55d44df88950_0 .net *"_s0", 0 0, L_0x55d44e84a9c0;  1 drivers
v0x55d44df627c0_0 .net *"_s10", 0 0, L_0x55d44e84add0;  1 drivers
v0x55d44df88520_0 .net *"_s4", 0 0, L_0x55d44e84aaf0;  1 drivers
v0x55d44df885e0_0 .net *"_s6", 0 0, L_0x55d44e84ac00;  1 drivers
v0x55d44df87de0_0 .net *"_s8", 0 0, L_0x55d44e84acc0;  1 drivers
v0x55d44df62130_0 .net "a", 0 0, L_0x55d44e84af90;  1 drivers
v0x55d44df621f0_0 .net "b", 0 0, L_0x55d44e84b0c0;  1 drivers
v0x55d44df7ba90_0 .net "ca", 0 0, L_0x55d44e84ae80;  1 drivers
v0x55d44df7bb50_0 .net "cin", 0 0, L_0x55d44e84b240;  1 drivers
v0x55d44df7b540_0 .net "sum", 0 0, L_0x55d44e84aa30;  1 drivers
S_0x55d44d49b2c0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d4c2380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e84b370 .functor XOR 1, L_0x55d44e84b810, L_0x55d44e84b9d0, C4<0>, C4<0>;
L_0x55d44e84b3e0 .functor XOR 1, L_0x55d44e84b370, L_0x55d44e84bb90, C4<0>, C4<0>;
L_0x55d44e84b450 .functor AND 1, L_0x55d44e84b810, L_0x55d44e84b9d0, C4<1>, C4<1>;
L_0x55d44e84b4c0 .functor AND 1, L_0x55d44e84b810, L_0x55d44e84bb90, C4<1>, C4<1>;
L_0x55d44e84b580 .functor OR 1, L_0x55d44e84b450, L_0x55d44e84b4c0, C4<0>, C4<0>;
L_0x55d44e84b690 .functor AND 1, L_0x55d44e84bb90, L_0x55d44e84b9d0, C4<1>, C4<1>;
L_0x55d44e84b700 .functor OR 1, L_0x55d44e84b580, L_0x55d44e84b690, C4<0>, C4<0>;
v0x55d44df6f140_0 .net *"_s0", 0 0, L_0x55d44e84b370;  1 drivers
v0x55d44df6eb40_0 .net *"_s10", 0 0, L_0x55d44e84b690;  1 drivers
v0x55d44df61ee0_0 .net *"_s4", 0 0, L_0x55d44e84b450;  1 drivers
v0x55d44df61fa0_0 .net *"_s6", 0 0, L_0x55d44e84b4c0;  1 drivers
v0x55d44df7e7e0_0 .net *"_s8", 0 0, L_0x55d44e84b580;  1 drivers
v0x55d44df87740_0 .net "a", 0 0, L_0x55d44e84b810;  1 drivers
v0x55d44df87800_0 .net "b", 0 0, L_0x55d44e84b9d0;  1 drivers
v0x55d44df846b0_0 .net "ca", 0 0, L_0x55d44e84b700;  1 drivers
v0x55d44df84770_0 .net "cin", 0 0, L_0x55d44e84bb90;  1 drivers
v0x55d44df81810_0 .net "sum", 0 0, L_0x55d44e84b3e0;  1 drivers
S_0x55d44d48d770 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44d606470;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44de71e10_0 .net "a", 15 0, L_0x55d44e8574e0;  1 drivers
v0x55d44de62540_0 .net "b", 15 0, L_0x55d44e8575d0;  1 drivers
v0x55d44de6b4a0_0 .net "ca", 15 0, L_0x55d44e857280;  1 drivers
v0x55d44de6b560_0 .net "cin", 15 0, L_0x55d44e8576c0;  1 drivers
v0x55d44de68410_0 .net "sum", 15 0, L_0x55d44e8571e0;  1 drivers
L_0x55d44e84eff0 .part L_0x55d44e8574e0, 0, 4;
L_0x55d44e84f090 .part L_0x55d44e8575d0, 0, 4;
L_0x55d44e84f130 .part L_0x55d44e8576c0, 0, 4;
L_0x55d44e851980 .part L_0x55d44e8574e0, 4, 4;
L_0x55d44e851a70 .part L_0x55d44e8575d0, 4, 4;
L_0x55d44e851b60 .part L_0x55d44e8576c0, 4, 4;
L_0x55d44e854440 .part L_0x55d44e8574e0, 8, 4;
L_0x55d44e8544e0 .part L_0x55d44e8575d0, 8, 4;
L_0x55d44e8545d0 .part L_0x55d44e8576c0, 8, 4;
L_0x55d44e856de0 .part L_0x55d44e8574e0, 12, 4;
L_0x55d44e856f10 .part L_0x55d44e8575d0, 12, 4;
L_0x55d44e857040 .part L_0x55d44e8576c0, 12, 4;
L_0x55d44e8571e0 .concat8 [ 4 4 4 4], L_0x55d44e84ede0, L_0x55d44e851770, L_0x55d44e854230, L_0x55d44e856bd0;
L_0x55d44e857280 .concat8 [ 4 4 4 4], L_0x55d44e84ee80, L_0x55d44e851810, L_0x55d44e8542d0, L_0x55d44e856c70;
S_0x55d44d426560 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44d48d770;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44df21200_0 .net "a", 3 0, L_0x55d44e84eff0;  1 drivers
v0x55d44df20ef0_0 .net "b", 3 0, L_0x55d44e84f090;  1 drivers
v0x55d44deb9ef0_0 .net "ca", 3 0, L_0x55d44e84ee80;  1 drivers
v0x55d44deb9fb0_0 .net "cin", 3 0, L_0x55d44e84f130;  1 drivers
v0x55d44deb9890_0 .net "sum", 3 0, L_0x55d44e84ede0;  1 drivers
L_0x55d44e84cda0 .part L_0x55d44e84eff0, 0, 1;
L_0x55d44e84ced0 .part L_0x55d44e84f090, 0, 1;
L_0x55d44e84d000 .part L_0x55d44e84f130, 0, 1;
L_0x55d44e84d610 .part L_0x55d44e84eff0, 1, 1;
L_0x55d44e84d740 .part L_0x55d44e84f090, 1, 1;
L_0x55d44e84d870 .part L_0x55d44e84f130, 1, 1;
L_0x55d44e84dfb0 .part L_0x55d44e84eff0, 2, 1;
L_0x55d44e84e0e0 .part L_0x55d44e84f090, 2, 1;
L_0x55d44e84e260 .part L_0x55d44e84f130, 2, 1;
L_0x55d44e84e830 .part L_0x55d44e84eff0, 3, 1;
L_0x55d44e84e9f0 .part L_0x55d44e84f090, 3, 1;
L_0x55d44e84ebb0 .part L_0x55d44e84f130, 3, 1;
L_0x55d44e84ede0 .concat8 [ 1 1 1 1], L_0x55d44e84bd50, L_0x55d44e84d1a0, L_0x55d44e84da50, L_0x55d44e84e400;
L_0x55d44e84ee80 .concat8 [ 1 1 1 1], L_0x55d44e84cc90, L_0x55d44e84d500, L_0x55d44e84dea0, L_0x55d44e84e720;
S_0x55d44d4598d0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d426560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e84c360 .functor XOR 1, L_0x55d44e84cda0, L_0x55d44e84ced0, C4<0>, C4<0>;
L_0x55d44e84bd50 .functor XOR 1, L_0x55d44e84c360, L_0x55d44e84d000, C4<0>, C4<0>;
L_0x55d44e84c900 .functor AND 1, L_0x55d44e84cda0, L_0x55d44e84ced0, C4<1>, C4<1>;
L_0x55d44e84ca10 .functor AND 1, L_0x55d44e84cda0, L_0x55d44e84d000, C4<1>, C4<1>;
L_0x55d44e84cad0 .functor OR 1, L_0x55d44e84c900, L_0x55d44e84ca10, C4<0>, C4<0>;
L_0x55d44e84cbe0 .functor AND 1, L_0x55d44e84d000, L_0x55d44e84ced0, C4<1>, C4<1>;
L_0x55d44e84cc90 .functor OR 1, L_0x55d44e84cad0, L_0x55d44e84cbe0, C4<0>, C4<0>;
v0x55d44df58b00_0 .net *"_s0", 0 0, L_0x55d44e84c360;  1 drivers
v0x55d44df5e9d0_0 .net *"_s10", 0 0, L_0x55d44e84cbe0;  1 drivers
v0x55d44df5ba80_0 .net *"_s4", 0 0, L_0x55d44e84c900;  1 drivers
v0x55d44df5bb40_0 .net *"_s6", 0 0, L_0x55d44e84ca10;  1 drivers
v0x55d44df2f580_0 .net *"_s8", 0 0, L_0x55d44e84cad0;  1 drivers
v0x55d44df552e0_0 .net "a", 0 0, L_0x55d44e84cda0;  1 drivers
v0x55d44df553a0_0 .net "b", 0 0, L_0x55d44e84ced0;  1 drivers
v0x55d44df54ba0_0 .net "ca", 0 0, L_0x55d44e84cc90;  1 drivers
v0x55d44df54c60_0 .net "cin", 0 0, L_0x55d44e84d000;  1 drivers
v0x55d44df2efa0_0 .net "sum", 0 0, L_0x55d44e84bd50;  1 drivers
S_0x55d44d4662c0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d426560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e84d130 .functor XOR 1, L_0x55d44e84d610, L_0x55d44e84d740, C4<0>, C4<0>;
L_0x55d44e84d1a0 .functor XOR 1, L_0x55d44e84d130, L_0x55d44e84d870, C4<0>, C4<0>;
L_0x55d44e84d210 .functor AND 1, L_0x55d44e84d610, L_0x55d44e84d740, C4<1>, C4<1>;
L_0x55d44e84d280 .functor AND 1, L_0x55d44e84d610, L_0x55d44e84d870, C4<1>, C4<1>;
L_0x55d44e84d340 .functor OR 1, L_0x55d44e84d210, L_0x55d44e84d280, C4<0>, C4<0>;
L_0x55d44e84d450 .functor AND 1, L_0x55d44e84d870, L_0x55d44e84d740, C4<1>, C4<1>;
L_0x55d44e84d500 .functor OR 1, L_0x55d44e84d340, L_0x55d44e84d450, C4<0>, C4<0>;
v0x55d44df48850_0 .net *"_s0", 0 0, L_0x55d44e84d130;  1 drivers
v0x55d44df48250_0 .net *"_s10", 0 0, L_0x55d44e84d450;  1 drivers
v0x55d44df3bf00_0 .net *"_s4", 0 0, L_0x55d44e84d210;  1 drivers
v0x55d44df3bfc0_0 .net *"_s6", 0 0, L_0x55d44e84d280;  1 drivers
v0x55d44df3b900_0 .net *"_s8", 0 0, L_0x55d44e84d340;  1 drivers
v0x55d44df2eca0_0 .net "a", 0 0, L_0x55d44e84d610;  1 drivers
v0x55d44df2ed60_0 .net "b", 0 0, L_0x55d44e84d740;  1 drivers
v0x55d44df4b5a0_0 .net "ca", 0 0, L_0x55d44e84d500;  1 drivers
v0x55d44df4b660_0 .net "cin", 0 0, L_0x55d44e84d870;  1 drivers
v0x55d44df545b0_0 .net "sum", 0 0, L_0x55d44e84d1a0;  1 drivers
S_0x55d44d4659c0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d426560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e84d9e0 .functor XOR 1, L_0x55d44e84dfb0, L_0x55d44e84e0e0, C4<0>, C4<0>;
L_0x55d44e84da50 .functor XOR 1, L_0x55d44e84d9e0, L_0x55d44e84e260, C4<0>, C4<0>;
L_0x55d44e84db10 .functor AND 1, L_0x55d44e84dfb0, L_0x55d44e84e0e0, C4<1>, C4<1>;
L_0x55d44e84dc20 .functor AND 1, L_0x55d44e84dfb0, L_0x55d44e84e260, C4<1>, C4<1>;
L_0x55d44e84dce0 .functor OR 1, L_0x55d44e84db10, L_0x55d44e84dc20, C4<0>, C4<0>;
L_0x55d44e84ddf0 .functor AND 1, L_0x55d44e84e260, L_0x55d44e84e0e0, C4<1>, C4<1>;
L_0x55d44e84dea0 .functor OR 1, L_0x55d44e84dce0, L_0x55d44e84ddf0, C4<0>, C4<0>;
v0x55d44df51470_0 .net *"_s0", 0 0, L_0x55d44e84d9e0;  1 drivers
v0x55d44df4e520_0 .net *"_s10", 0 0, L_0x55d44e84ddf0;  1 drivers
v0x55d44df3ec50_0 .net *"_s4", 0 0, L_0x55d44e84db10;  1 drivers
v0x55d44df3ed10_0 .net *"_s6", 0 0, L_0x55d44e84dc20;  1 drivers
v0x55d44df47bb0_0 .net *"_s8", 0 0, L_0x55d44e84dce0;  1 drivers
v0x55d44df44b20_0 .net "a", 0 0, L_0x55d44e84dfb0;  1 drivers
v0x55d44df44be0_0 .net "b", 0 0, L_0x55d44e84e0e0;  1 drivers
v0x55d44df41bd0_0 .net "ca", 0 0, L_0x55d44e84dea0;  1 drivers
v0x55d44df41c90_0 .net "cin", 0 0, L_0x55d44e84e260;  1 drivers
v0x55d44df323b0_0 .net "sum", 0 0, L_0x55d44e84da50;  1 drivers
S_0x55d44d433080 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d426560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e84e390 .functor XOR 1, L_0x55d44e84e830, L_0x55d44e84e9f0, C4<0>, C4<0>;
L_0x55d44e84e400 .functor XOR 1, L_0x55d44e84e390, L_0x55d44e84ebb0, C4<0>, C4<0>;
L_0x55d44e84e470 .functor AND 1, L_0x55d44e84e830, L_0x55d44e84e9f0, C4<1>, C4<1>;
L_0x55d44e84e4e0 .functor AND 1, L_0x55d44e84e830, L_0x55d44e84ebb0, C4<1>, C4<1>;
L_0x55d44e84e5a0 .functor OR 1, L_0x55d44e84e470, L_0x55d44e84e4e0, C4<0>, C4<0>;
L_0x55d44e84e6b0 .functor AND 1, L_0x55d44e84ebb0, L_0x55d44e84e9f0, C4<1>, C4<1>;
L_0x55d44e84e720 .functor OR 1, L_0x55d44e84e5a0, L_0x55d44e84e6b0, C4<0>, C4<0>;
v0x55d44df3b260_0 .net *"_s0", 0 0, L_0x55d44e84e390;  1 drivers
v0x55d44df381d0_0 .net *"_s10", 0 0, L_0x55d44e84e6b0;  1 drivers
v0x55d44df35280_0 .net *"_s4", 0 0, L_0x55d44e84e470;  1 drivers
v0x55d44df35340_0 .net *"_s6", 0 0, L_0x55d44e84e4e0;  1 drivers
v0x55d44df258c0_0 .net *"_s8", 0 0, L_0x55d44e84e5a0;  1 drivers
v0x55d44df2b790_0 .net "a", 0 0, L_0x55d44e84e830;  1 drivers
v0x55d44df2b850_0 .net "b", 0 0, L_0x55d44e84e9f0;  1 drivers
v0x55d44df28840_0 .net "ca", 0 0, L_0x55d44e84e720;  1 drivers
v0x55d44df28900_0 .net "cin", 0 0, L_0x55d44e84ebb0;  1 drivers
v0x55d44deb96f0_0 .net "sum", 0 0, L_0x55d44e84e400;  1 drivers
S_0x55d44d432780 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44d48d770;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dec6a40_0 .net "a", 3 0, L_0x55d44e851980;  1 drivers
v0x55d44deec7a0_0 .net "b", 3 0, L_0x55d44e851a70;  1 drivers
v0x55d44deec060_0 .net "ca", 3 0, L_0x55d44e851810;  1 drivers
v0x55d44deec120_0 .net "cin", 3 0, L_0x55d44e851b60;  1 drivers
v0x55d44dec63b0_0 .net "sum", 3 0, L_0x55d44e851770;  1 drivers
L_0x55d44e84f730 .part L_0x55d44e851980, 0, 1;
L_0x55d44e84f860 .part L_0x55d44e851a70, 0, 1;
L_0x55d44e84f990 .part L_0x55d44e851b60, 0, 1;
L_0x55d44e84ffa0 .part L_0x55d44e851980, 1, 1;
L_0x55d44e8500d0 .part L_0x55d44e851a70, 1, 1;
L_0x55d44e850200 .part L_0x55d44e851b60, 1, 1;
L_0x55d44e850940 .part L_0x55d44e851980, 2, 1;
L_0x55d44e850a70 .part L_0x55d44e851a70, 2, 1;
L_0x55d44e850bf0 .part L_0x55d44e851b60, 2, 1;
L_0x55d44e8511c0 .part L_0x55d44e851980, 3, 1;
L_0x55d44e851380 .part L_0x55d44e851a70, 3, 1;
L_0x55d44e851540 .part L_0x55d44e851b60, 3, 1;
L_0x55d44e851770 .concat8 [ 1 1 1 1], L_0x55d44e84f1d0, L_0x55d44e84fb30, L_0x55d44e8503e0, L_0x55d44e850d90;
L_0x55d44e851810 .concat8 [ 1 1 1 1], L_0x55d44e84f620, L_0x55d44e84fe90, L_0x55d44e850830, L_0x55d44e8510b0;
S_0x55d44d3f2650 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d432780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e84ed70 .functor XOR 1, L_0x55d44e84f730, L_0x55d44e84f860, C4<0>, C4<0>;
L_0x55d44e84f1d0 .functor XOR 1, L_0x55d44e84ed70, L_0x55d44e84f990, C4<0>, C4<0>;
L_0x55d44e84f290 .functor AND 1, L_0x55d44e84f730, L_0x55d44e84f860, C4<1>, C4<1>;
L_0x55d44e84f3a0 .functor AND 1, L_0x55d44e84f730, L_0x55d44e84f990, C4<1>, C4<1>;
L_0x55d44e84f460 .functor OR 1, L_0x55d44e84f290, L_0x55d44e84f3a0, C4<0>, C4<0>;
L_0x55d44e84f570 .functor AND 1, L_0x55d44e84f990, L_0x55d44e84f860, C4<1>, C4<1>;
L_0x55d44e84f620 .functor OR 1, L_0x55d44e84f460, L_0x55d44e84f570, C4<0>, C4<0>;
v0x55d44deed290_0 .net *"_s0", 0 0, L_0x55d44e84ed70;  1 drivers
v0x55d44deecc00_0 .net *"_s10", 0 0, L_0x55d44e84f570;  1 drivers
v0x55d44df20510_0 .net *"_s4", 0 0, L_0x55d44e84f290;  1 drivers
v0x55d44df205d0_0 .net *"_s6", 0 0, L_0x55d44e84f3a0;  1 drivers
v0x55d44df1fe10_0 .net *"_s8", 0 0, L_0x55d44e84f460;  1 drivers
v0x55d44def9c80_0 .net "a", 0 0, L_0x55d44e84f730;  1 drivers
v0x55d44def9d40_0 .net "b", 0 0, L_0x55d44e84f860;  1 drivers
v0x55d44df1f9e0_0 .net "ca", 0 0, L_0x55d44e84f620;  1 drivers
v0x55d44df1faa0_0 .net "cin", 0 0, L_0x55d44e84f990;  1 drivers
v0x55d44df1f350_0 .net "sum", 0 0, L_0x55d44e84f1d0;  1 drivers
S_0x55d44d3ff040 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d432780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e84fac0 .functor XOR 1, L_0x55d44e84ffa0, L_0x55d44e8500d0, C4<0>, C4<0>;
L_0x55d44e84fb30 .functor XOR 1, L_0x55d44e84fac0, L_0x55d44e850200, C4<0>, C4<0>;
L_0x55d44e84fba0 .functor AND 1, L_0x55d44e84ffa0, L_0x55d44e8500d0, C4<1>, C4<1>;
L_0x55d44e84fc10 .functor AND 1, L_0x55d44e84ffa0, L_0x55d44e850200, C4<1>, C4<1>;
L_0x55d44e84fcd0 .functor OR 1, L_0x55d44e84fba0, L_0x55d44e84fc10, C4<0>, C4<0>;
L_0x55d44e84fde0 .functor AND 1, L_0x55d44e850200, L_0x55d44e8500d0, C4<1>, C4<1>;
L_0x55d44e84fe90 .functor OR 1, L_0x55d44e84fcd0, L_0x55d44e84fde0, C4<0>, C4<0>;
v0x55d44def95f0_0 .net *"_s0", 0 0, L_0x55d44e84fac0;  1 drivers
v0x55d44df12f50_0 .net *"_s10", 0 0, L_0x55d44e84fde0;  1 drivers
v0x55d44df12950_0 .net *"_s4", 0 0, L_0x55d44e84fba0;  1 drivers
v0x55d44df12a10_0 .net *"_s6", 0 0, L_0x55d44e84fc10;  1 drivers
v0x55d44df06600_0 .net *"_s8", 0 0, L_0x55d44e84fcd0;  1 drivers
v0x55d44df06000_0 .net "a", 0 0, L_0x55d44e84ffa0;  1 drivers
v0x55d44df060c0_0 .net "b", 0 0, L_0x55d44e8500d0;  1 drivers
v0x55d44def93a0_0 .net "ca", 0 0, L_0x55d44e84fe90;  1 drivers
v0x55d44def9460_0 .net "cin", 0 0, L_0x55d44e850200;  1 drivers
v0x55d44df15d50_0 .net "sum", 0 0, L_0x55d44e84fb30;  1 drivers
S_0x55d44d3fe740 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d432780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e850370 .functor XOR 1, L_0x55d44e850940, L_0x55d44e850a70, C4<0>, C4<0>;
L_0x55d44e8503e0 .functor XOR 1, L_0x55d44e850370, L_0x55d44e850bf0, C4<0>, C4<0>;
L_0x55d44e8504a0 .functor AND 1, L_0x55d44e850940, L_0x55d44e850a70, C4<1>, C4<1>;
L_0x55d44e8505b0 .functor AND 1, L_0x55d44e850940, L_0x55d44e850bf0, C4<1>, C4<1>;
L_0x55d44e850670 .functor OR 1, L_0x55d44e8504a0, L_0x55d44e8505b0, C4<0>, C4<0>;
L_0x55d44e850780 .functor AND 1, L_0x55d44e850bf0, L_0x55d44e850a70, C4<1>, C4<1>;
L_0x55d44e850830 .functor OR 1, L_0x55d44e850670, L_0x55d44e850780, C4<0>, C4<0>;
v0x55d44df1ec00_0 .net *"_s0", 0 0, L_0x55d44e850370;  1 drivers
v0x55d44df1bb70_0 .net *"_s10", 0 0, L_0x55d44e850780;  1 drivers
v0x55d44df18c20_0 .net *"_s4", 0 0, L_0x55d44e8504a0;  1 drivers
v0x55d44df18ce0_0 .net *"_s6", 0 0, L_0x55d44e8505b0;  1 drivers
v0x55d44df09350_0 .net *"_s8", 0 0, L_0x55d44e850670;  1 drivers
v0x55d44df122b0_0 .net "a", 0 0, L_0x55d44e850940;  1 drivers
v0x55d44df12370_0 .net "b", 0 0, L_0x55d44e850a70;  1 drivers
v0x55d44df0f220_0 .net "ca", 0 0, L_0x55d44e850830;  1 drivers
v0x55d44df0f2e0_0 .net "cin", 0 0, L_0x55d44e850bf0;  1 drivers
v0x55d44df0c380_0 .net "sum", 0 0, L_0x55d44e8503e0;  1 drivers
S_0x55d44d3cbe00 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d432780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e850d20 .functor XOR 1, L_0x55d44e8511c0, L_0x55d44e851380, C4<0>, C4<0>;
L_0x55d44e850d90 .functor XOR 1, L_0x55d44e850d20, L_0x55d44e851540, C4<0>, C4<0>;
L_0x55d44e850e00 .functor AND 1, L_0x55d44e8511c0, L_0x55d44e851380, C4<1>, C4<1>;
L_0x55d44e850e70 .functor AND 1, L_0x55d44e8511c0, L_0x55d44e851540, C4<1>, C4<1>;
L_0x55d44e850f30 .functor OR 1, L_0x55d44e850e00, L_0x55d44e850e70, C4<0>, C4<0>;
L_0x55d44e851040 .functor AND 1, L_0x55d44e851540, L_0x55d44e851380, C4<1>, C4<1>;
L_0x55d44e8510b0 .functor OR 1, L_0x55d44e850f30, L_0x55d44e851040, C4<0>, C4<0>;
v0x55d44defca00_0 .net *"_s0", 0 0, L_0x55d44e850d20;  1 drivers
v0x55d44df05960_0 .net *"_s10", 0 0, L_0x55d44e851040;  1 drivers
v0x55d44df028d0_0 .net *"_s4", 0 0, L_0x55d44e850e00;  1 drivers
v0x55d44df02990_0 .net *"_s6", 0 0, L_0x55d44e850e70;  1 drivers
v0x55d44deff980_0 .net *"_s8", 0 0, L_0x55d44e850f30;  1 drivers
v0x55d44deeffc0_0 .net "a", 0 0, L_0x55d44e8511c0;  1 drivers
v0x55d44def0080_0 .net "b", 0 0, L_0x55d44e851380;  1 drivers
v0x55d44def5e90_0 .net "ca", 0 0, L_0x55d44e8510b0;  1 drivers
v0x55d44def5f50_0 .net "cin", 0 0, L_0x55d44e851540;  1 drivers
v0x55d44def2ff0_0 .net "sum", 0 0, L_0x55d44e850d90;  1 drivers
S_0x55d44d3cb500 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44d48d770;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44deabcd0_0 .net "a", 3 0, L_0x55d44e854440;  1 drivers
v0x55d44deab6d0_0 .net "b", 3 0, L_0x55d44e8544e0;  1 drivers
v0x55d44de9f380_0 .net "ca", 3 0, L_0x55d44e8542d0;  1 drivers
v0x55d44de9f440_0 .net "cin", 3 0, L_0x55d44e8545d0;  1 drivers
v0x55d44de9ed80_0 .net "sum", 3 0, L_0x55d44e854230;  1 drivers
L_0x55d44e8521f0 .part L_0x55d44e854440, 0, 1;
L_0x55d44e852320 .part L_0x55d44e8544e0, 0, 1;
L_0x55d44e852450 .part L_0x55d44e8545d0, 0, 1;
L_0x55d44e852a60 .part L_0x55d44e854440, 1, 1;
L_0x55d44e852b90 .part L_0x55d44e8544e0, 1, 1;
L_0x55d44e852cc0 .part L_0x55d44e8545d0, 1, 1;
L_0x55d44e853400 .part L_0x55d44e854440, 2, 1;
L_0x55d44e853530 .part L_0x55d44e8544e0, 2, 1;
L_0x55d44e8536b0 .part L_0x55d44e8545d0, 2, 1;
L_0x55d44e853c80 .part L_0x55d44e854440, 3, 1;
L_0x55d44e853e40 .part L_0x55d44e8544e0, 3, 1;
L_0x55d44e854000 .part L_0x55d44e8545d0, 3, 1;
L_0x55d44e854230 .concat8 [ 1 1 1 1], L_0x55d44e851c90, L_0x55d44e8525f0, L_0x55d44e852ea0, L_0x55d44e853850;
L_0x55d44e8542d0 .concat8 [ 1 1 1 1], L_0x55d44e8520e0, L_0x55d44e852950, L_0x55d44e8532f0, L_0x55d44e853b70;
S_0x55d44d3bd920 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d3cb500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e851700 .functor XOR 1, L_0x55d44e8521f0, L_0x55d44e852320, C4<0>, C4<0>;
L_0x55d44e851c90 .functor XOR 1, L_0x55d44e851700, L_0x55d44e852450, C4<0>, C4<0>;
L_0x55d44e851d50 .functor AND 1, L_0x55d44e8521f0, L_0x55d44e852320, C4<1>, C4<1>;
L_0x55d44e851e60 .functor AND 1, L_0x55d44e8521f0, L_0x55d44e852450, C4<1>, C4<1>;
L_0x55d44e851f20 .functor OR 1, L_0x55d44e851d50, L_0x55d44e851e60, C4<0>, C4<0>;
L_0x55d44e852030 .functor AND 1, L_0x55d44e852450, L_0x55d44e852320, C4<1>, C4<1>;
L_0x55d44e8520e0 .functor OR 1, L_0x55d44e851f20, L_0x55d44e852030, C4<0>, C4<0>;
v0x55d44dedfd10_0 .net *"_s0", 0 0, L_0x55d44e851700;  1 drivers
v0x55d44dedf710_0 .net *"_s10", 0 0, L_0x55d44e852030;  1 drivers
v0x55d44ded33c0_0 .net *"_s4", 0 0, L_0x55d44e851d50;  1 drivers
v0x55d44ded3480_0 .net *"_s6", 0 0, L_0x55d44e851e60;  1 drivers
v0x55d44ded2dc0_0 .net *"_s8", 0 0, L_0x55d44e851f20;  1 drivers
v0x55d44dec6160_0 .net "a", 0 0, L_0x55d44e8521f0;  1 drivers
v0x55d44dec6220_0 .net "b", 0 0, L_0x55d44e852320;  1 drivers
v0x55d44dee2a60_0 .net "ca", 0 0, L_0x55d44e8520e0;  1 drivers
v0x55d44dee2b20_0 .net "cin", 0 0, L_0x55d44e852450;  1 drivers
v0x55d44deeba70_0 .net "sum", 0 0, L_0x55d44e851c90;  1 drivers
S_0x55d44d3bd4d0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d3cb500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e852580 .functor XOR 1, L_0x55d44e852a60, L_0x55d44e852b90, C4<0>, C4<0>;
L_0x55d44e8525f0 .functor XOR 1, L_0x55d44e852580, L_0x55d44e852cc0, C4<0>, C4<0>;
L_0x55d44e852660 .functor AND 1, L_0x55d44e852a60, L_0x55d44e852b90, C4<1>, C4<1>;
L_0x55d44e8526d0 .functor AND 1, L_0x55d44e852a60, L_0x55d44e852cc0, C4<1>, C4<1>;
L_0x55d44e852790 .functor OR 1, L_0x55d44e852660, L_0x55d44e8526d0, C4<0>, C4<0>;
L_0x55d44e8528a0 .functor AND 1, L_0x55d44e852cc0, L_0x55d44e852b90, C4<1>, C4<1>;
L_0x55d44e852950 .functor OR 1, L_0x55d44e852790, L_0x55d44e8528a0, C4<0>, C4<0>;
v0x55d44dee8930_0 .net *"_s0", 0 0, L_0x55d44e852580;  1 drivers
v0x55d44dee59e0_0 .net *"_s10", 0 0, L_0x55d44e8528a0;  1 drivers
v0x55d44ded6110_0 .net *"_s4", 0 0, L_0x55d44e852660;  1 drivers
v0x55d44ded61d0_0 .net *"_s6", 0 0, L_0x55d44e8526d0;  1 drivers
v0x55d44dedf070_0 .net *"_s8", 0 0, L_0x55d44e852790;  1 drivers
v0x55d44dedbfe0_0 .net "a", 0 0, L_0x55d44e852a60;  1 drivers
v0x55d44dedc0a0_0 .net "b", 0 0, L_0x55d44e852b90;  1 drivers
v0x55d44ded9090_0 .net "ca", 0 0, L_0x55d44e852950;  1 drivers
v0x55d44ded9150_0 .net "cin", 0 0, L_0x55d44e852cc0;  1 drivers
v0x55d44dec9870_0 .net "sum", 0 0, L_0x55d44e8525f0;  1 drivers
S_0x55d44d356710 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d3cb500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e852e30 .functor XOR 1, L_0x55d44e853400, L_0x55d44e853530, C4<0>, C4<0>;
L_0x55d44e852ea0 .functor XOR 1, L_0x55d44e852e30, L_0x55d44e8536b0, C4<0>, C4<0>;
L_0x55d44e852f60 .functor AND 1, L_0x55d44e853400, L_0x55d44e853530, C4<1>, C4<1>;
L_0x55d44e853070 .functor AND 1, L_0x55d44e853400, L_0x55d44e8536b0, C4<1>, C4<1>;
L_0x55d44e853130 .functor OR 1, L_0x55d44e852f60, L_0x55d44e853070, C4<0>, C4<0>;
L_0x55d44e853240 .functor AND 1, L_0x55d44e8536b0, L_0x55d44e853530, C4<1>, C4<1>;
L_0x55d44e8532f0 .functor OR 1, L_0x55d44e853130, L_0x55d44e853240, C4<0>, C4<0>;
v0x55d44ded2720_0 .net *"_s0", 0 0, L_0x55d44e852e30;  1 drivers
v0x55d44decf690_0 .net *"_s10", 0 0, L_0x55d44e853240;  1 drivers
v0x55d44decc740_0 .net *"_s4", 0 0, L_0x55d44e852f60;  1 drivers
v0x55d44decc800_0 .net *"_s6", 0 0, L_0x55d44e853070;  1 drivers
v0x55d44debcd80_0 .net *"_s8", 0 0, L_0x55d44e853130;  1 drivers
v0x55d44dec2c50_0 .net "a", 0 0, L_0x55d44e853400;  1 drivers
v0x55d44dec2d10_0 .net "b", 0 0, L_0x55d44e853530;  1 drivers
v0x55d44debfd00_0 .net "ca", 0 0, L_0x55d44e8532f0;  1 drivers
v0x55d44debfdc0_0 .net "cin", 0 0, L_0x55d44e8536b0;  1 drivers
v0x55d44de860c0_0 .net "sum", 0 0, L_0x55d44e852ea0;  1 drivers
S_0x55d44d389a80 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d3cb500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8537e0 .functor XOR 1, L_0x55d44e853c80, L_0x55d44e853e40, C4<0>, C4<0>;
L_0x55d44e853850 .functor XOR 1, L_0x55d44e8537e0, L_0x55d44e854000, C4<0>, C4<0>;
L_0x55d44e8538c0 .functor AND 1, L_0x55d44e853c80, L_0x55d44e853e40, C4<1>, C4<1>;
L_0x55d44e853930 .functor AND 1, L_0x55d44e853c80, L_0x55d44e854000, C4<1>, C4<1>;
L_0x55d44e8539f0 .functor OR 1, L_0x55d44e8538c0, L_0x55d44e853930, C4<0>, C4<0>;
L_0x55d44e853b00 .functor AND 1, L_0x55d44e854000, L_0x55d44e853e40, C4<1>, C4<1>;
L_0x55d44e853b70 .functor OR 1, L_0x55d44e8539f0, L_0x55d44e853b00, C4<0>, C4<0>;
v0x55d44de85980_0 .net *"_s0", 0 0, L_0x55d44e8537e0;  1 drivers
v0x55d44deb9290_0 .net *"_s10", 0 0, L_0x55d44e853b00;  1 drivers
v0x55d44deb8b90_0 .net *"_s4", 0 0, L_0x55d44e8538c0;  1 drivers
v0x55d44deb8c50_0 .net *"_s6", 0 0, L_0x55d44e853930;  1 drivers
v0x55d44de92a00_0 .net *"_s8", 0 0, L_0x55d44e8539f0;  1 drivers
v0x55d44deb8760_0 .net "a", 0 0, L_0x55d44e853c80;  1 drivers
v0x55d44deb8820_0 .net "b", 0 0, L_0x55d44e853e40;  1 drivers
v0x55d44deb8020_0 .net "ca", 0 0, L_0x55d44e853b70;  1 drivers
v0x55d44deb80e0_0 .net "cin", 0 0, L_0x55d44e854000;  1 drivers
v0x55d44de92420_0 .net "sum", 0 0, L_0x55d44e853850;  1 drivers
S_0x55d44d396470 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44d48d770;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44de7e760_0 .net "a", 3 0, L_0x55d44e856de0;  1 drivers
v0x55d44de6ee90_0 .net "b", 3 0, L_0x55d44e856f10;  1 drivers
v0x55d44de77df0_0 .net "ca", 3 0, L_0x55d44e856c70;  1 drivers
v0x55d44de77eb0_0 .net "cin", 3 0, L_0x55d44e857040;  1 drivers
v0x55d44de74d60_0 .net "sum", 3 0, L_0x55d44e856bd0;  1 drivers
L_0x55d44e854b90 .part L_0x55d44e856de0, 0, 1;
L_0x55d44e854cc0 .part L_0x55d44e856f10, 0, 1;
L_0x55d44e854df0 .part L_0x55d44e857040, 0, 1;
L_0x55d44e855400 .part L_0x55d44e856de0, 1, 1;
L_0x55d44e855530 .part L_0x55d44e856f10, 1, 1;
L_0x55d44e855660 .part L_0x55d44e857040, 1, 1;
L_0x55d44e855da0 .part L_0x55d44e856de0, 2, 1;
L_0x55d44e855ed0 .part L_0x55d44e856f10, 2, 1;
L_0x55d44e856050 .part L_0x55d44e857040, 2, 1;
L_0x55d44e856620 .part L_0x55d44e856de0, 3, 1;
L_0x55d44e8567e0 .part L_0x55d44e856f10, 3, 1;
L_0x55d44e8569a0 .part L_0x55d44e857040, 3, 1;
L_0x55d44e856bd0 .concat8 [ 1 1 1 1], L_0x55d44e854670, L_0x55d44e854f90, L_0x55d44e855840, L_0x55d44e8561f0;
L_0x55d44e856c70 .concat8 [ 1 1 1 1], L_0x55d44e854a80, L_0x55d44e8552f0, L_0x55d44e855c90, L_0x55d44e856510;
S_0x55d44d395b70 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d396470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8541c0 .functor XOR 1, L_0x55d44e854b90, L_0x55d44e854cc0, C4<0>, C4<0>;
L_0x55d44e854670 .functor XOR 1, L_0x55d44e8541c0, L_0x55d44e854df0, C4<0>, C4<0>;
L_0x55d44e854730 .functor AND 1, L_0x55d44e854b90, L_0x55d44e854cc0, C4<1>, C4<1>;
L_0x55d44e854840 .functor AND 1, L_0x55d44e854b90, L_0x55d44e854df0, C4<1>, C4<1>;
L_0x55d44e854900 .functor OR 1, L_0x55d44e854730, L_0x55d44e854840, C4<0>, C4<0>;
L_0x55d44e854a10 .functor AND 1, L_0x55d44e854df0, L_0x55d44e854cc0, C4<1>, C4<1>;
L_0x55d44e854a80 .functor OR 1, L_0x55d44e854900, L_0x55d44e854a10, C4<0>, C4<0>;
v0x55d44de92120_0 .net *"_s0", 0 0, L_0x55d44e8541c0;  1 drivers
v0x55d44deaea20_0 .net *"_s10", 0 0, L_0x55d44e854a10;  1 drivers
v0x55d44deb7980_0 .net *"_s4", 0 0, L_0x55d44e854730;  1 drivers
v0x55d44deb7a40_0 .net *"_s6", 0 0, L_0x55d44e854840;  1 drivers
v0x55d44deb48f0_0 .net *"_s8", 0 0, L_0x55d44e854900;  1 drivers
v0x55d44deb19a0_0 .net "a", 0 0, L_0x55d44e854b90;  1 drivers
v0x55d44deb1a60_0 .net "b", 0 0, L_0x55d44e854cc0;  1 drivers
v0x55d44dea20d0_0 .net "ca", 0 0, L_0x55d44e854a80;  1 drivers
v0x55d44dea2190_0 .net "cin", 0 0, L_0x55d44e854df0;  1 drivers
v0x55d44deab0e0_0 .net "sum", 0 0, L_0x55d44e854670;  1 drivers
S_0x55d44d363230 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d396470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e854f20 .functor XOR 1, L_0x55d44e855400, L_0x55d44e855530, C4<0>, C4<0>;
L_0x55d44e854f90 .functor XOR 1, L_0x55d44e854f20, L_0x55d44e855660, C4<0>, C4<0>;
L_0x55d44e855000 .functor AND 1, L_0x55d44e855400, L_0x55d44e855530, C4<1>, C4<1>;
L_0x55d44e855070 .functor AND 1, L_0x55d44e855400, L_0x55d44e855660, C4<1>, C4<1>;
L_0x55d44e855130 .functor OR 1, L_0x55d44e855000, L_0x55d44e855070, C4<0>, C4<0>;
L_0x55d44e855240 .functor AND 1, L_0x55d44e855660, L_0x55d44e855530, C4<1>, C4<1>;
L_0x55d44e8552f0 .functor OR 1, L_0x55d44e855130, L_0x55d44e855240, C4<0>, C4<0>;
v0x55d44dea7fa0_0 .net *"_s0", 0 0, L_0x55d44e854f20;  1 drivers
v0x55d44dea5050_0 .net *"_s10", 0 0, L_0x55d44e855240;  1 drivers
v0x55d44de95780_0 .net *"_s4", 0 0, L_0x55d44e855000;  1 drivers
v0x55d44de95840_0 .net *"_s6", 0 0, L_0x55d44e855070;  1 drivers
v0x55d44de9e6e0_0 .net *"_s8", 0 0, L_0x55d44e855130;  1 drivers
v0x55d44de9b650_0 .net "a", 0 0, L_0x55d44e855400;  1 drivers
v0x55d44de9b710_0 .net "b", 0 0, L_0x55d44e855530;  1 drivers
v0x55d44de98700_0 .net "ca", 0 0, L_0x55d44e8552f0;  1 drivers
v0x55d44de987c0_0 .net "cin", 0 0, L_0x55d44e855660;  1 drivers
v0x55d44de88df0_0 .net "sum", 0 0, L_0x55d44e854f90;  1 drivers
S_0x55d44d362930 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d396470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8557d0 .functor XOR 1, L_0x55d44e855da0, L_0x55d44e855ed0, C4<0>, C4<0>;
L_0x55d44e855840 .functor XOR 1, L_0x55d44e8557d0, L_0x55d44e856050, C4<0>, C4<0>;
L_0x55d44e855900 .functor AND 1, L_0x55d44e855da0, L_0x55d44e855ed0, C4<1>, C4<1>;
L_0x55d44e855a10 .functor AND 1, L_0x55d44e855da0, L_0x55d44e856050, C4<1>, C4<1>;
L_0x55d44e855ad0 .functor OR 1, L_0x55d44e855900, L_0x55d44e855a10, C4<0>, C4<0>;
L_0x55d44e855be0 .functor AND 1, L_0x55d44e856050, L_0x55d44e855ed0, C4<1>, C4<1>;
L_0x55d44e855c90 .functor OR 1, L_0x55d44e855ad0, L_0x55d44e855be0, C4<0>, C4<0>;
v0x55d44de8ec10_0 .net *"_s0", 0 0, L_0x55d44e8557d0;  1 drivers
v0x55d44de8bcc0_0 .net *"_s10", 0 0, L_0x55d44e855be0;  1 drivers
v0x55d44de5f7c0_0 .net *"_s4", 0 0, L_0x55d44e855900;  1 drivers
v0x55d44de5f880_0 .net *"_s6", 0 0, L_0x55d44e855a10;  1 drivers
v0x55d44de85520_0 .net *"_s8", 0 0, L_0x55d44e855ad0;  1 drivers
v0x55d44de84de0_0 .net "a", 0 0, L_0x55d44e855da0;  1 drivers
v0x55d44de84ea0_0 .net "b", 0 0, L_0x55d44e855ed0;  1 drivers
v0x55d44de5f130_0 .net "ca", 0 0, L_0x55d44e855c90;  1 drivers
v0x55d44de5f1f0_0 .net "cin", 0 0, L_0x55d44e856050;  1 drivers
v0x55d44de78b40_0 .net "sum", 0 0, L_0x55d44e855840;  1 drivers
S_0x55d44d322800 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d396470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e856180 .functor XOR 1, L_0x55d44e856620, L_0x55d44e8567e0, C4<0>, C4<0>;
L_0x55d44e8561f0 .functor XOR 1, L_0x55d44e856180, L_0x55d44e8569a0, C4<0>, C4<0>;
L_0x55d44e856260 .functor AND 1, L_0x55d44e856620, L_0x55d44e8567e0, C4<1>, C4<1>;
L_0x55d44e8562d0 .functor AND 1, L_0x55d44e856620, L_0x55d44e8569a0, C4<1>, C4<1>;
L_0x55d44e856390 .functor OR 1, L_0x55d44e856260, L_0x55d44e8562d0, C4<0>, C4<0>;
L_0x55d44e8564a0 .functor AND 1, L_0x55d44e8569a0, L_0x55d44e8567e0, C4<1>, C4<1>;
L_0x55d44e856510 .functor OR 1, L_0x55d44e856390, L_0x55d44e8564a0, C4<0>, C4<0>;
v0x55d44de78490_0 .net *"_s0", 0 0, L_0x55d44e856180;  1 drivers
v0x55d44de6c140_0 .net *"_s10", 0 0, L_0x55d44e8564a0;  1 drivers
v0x55d44de6bb40_0 .net *"_s4", 0 0, L_0x55d44e856260;  1 drivers
v0x55d44de6bc00_0 .net *"_s6", 0 0, L_0x55d44e8562d0;  1 drivers
v0x55d44de5eee0_0 .net *"_s8", 0 0, L_0x55d44e856390;  1 drivers
v0x55d44de7b7e0_0 .net "a", 0 0, L_0x55d44e856620;  1 drivers
v0x55d44de7b8a0_0 .net "b", 0 0, L_0x55d44e8567e0;  1 drivers
v0x55d44de84740_0 .net "ca", 0 0, L_0x55d44e856510;  1 drivers
v0x55d44de84800_0 .net "cin", 0 0, L_0x55d44e8569a0;  1 drivers
v0x55d44de81760_0 .net "sum", 0 0, L_0x55d44e8561f0;  1 drivers
S_0x55d44d32f1f0 .scope module, "a_1" "three_fa" 3 29, 4 3 0, S_0x55d44de3e860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 195 "sum"
    .port_info 1 /OUTPUT 195 "ca"
    .port_info 2 /INPUT 585 "a"
v0x55d44e63e530_0 .net "a", 584 0, L_0x55d44e8de7c0;  1 drivers
v0x55d44e63ddf0_0 .net "ca", 194 0, L_0x55d44e8de680;  1 drivers
v0x55d44e63deb0_0 .net "sum", 194 0, L_0x55d44e8de4f0;  1 drivers
L_0x55d44e884e70 .part L_0x55d44e8de7c0, 0, 65;
L_0x55d44e884f10 .part L_0x55d44e8de7c0, 65, 65;
L_0x55d44e885000 .part L_0x55d44e8de7c0, 130, 65;
L_0x55d44e8b1880 .part L_0x55d44e8de7c0, 195, 65;
L_0x55d44e8b19b0 .part L_0x55d44e8de7c0, 260, 65;
L_0x55d44e8b1a50 .part L_0x55d44e8de7c0, 325, 65;
L_0x55d44e8de2c0 .part L_0x55d44e8de7c0, 390, 65;
L_0x55d44e8de360 .part L_0x55d44e8de7c0, 455, 65;
L_0x55d44e8de450 .part L_0x55d44e8de7c0, 520, 65;
L_0x55d44e8de4f0 .concat8 [ 65 65 65 0], L_0x55d44e884b00, L_0x55d44e8b1510, L_0x55d44e8ddf50;
L_0x55d44e8de680 .concat8 [ 65 65 65 0], L_0x55d44e884c90, L_0x55d44e8b16a0, L_0x55d44e8de0e0;
S_0x55d44d32e8f0 .scope module, "a_0" "sixtyBitAdder" 4 7, 5 3 0, S_0x55d44d32f1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f865d713210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44da49cf0_0 .net/2u *"_s2", 0 0, L_0x7f865d713210;  1 drivers
L_0x7f865d713258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44da46da0_0 .net/2u *"_s6", 0 0, L_0x7f865d713258;  1 drivers
v0x55d44d9d7ba0_0 .net "a", 64 0, L_0x55d44e884e70;  1 drivers
v0x55d44d9d7c60_0 .net "b", 64 0, L_0x55d44e884f10;  1 drivers
v0x55d44da3f760_0 .net "ca", 64 0, L_0x55d44e884c90;  1 drivers
v0x55d44da3f450_0 .net "cin", 64 0, L_0x55d44e885000;  1 drivers
v0x55d44d9d8450_0 .net "sum", 64 0, L_0x55d44e884b00;  1 drivers
L_0x55d44e86e6b0 .part L_0x55d44e884e70, 0, 32;
L_0x55d44e86e750 .part L_0x55d44e884f10, 0, 32;
L_0x55d44e86e7f0 .part L_0x55d44e885000, 0, 32;
L_0x55d44e884830 .part L_0x55d44e884e70, 32, 32;
L_0x55d44e884920 .part L_0x55d44e884f10, 32, 32;
L_0x55d44e884a10 .part L_0x55d44e885000, 32, 32;
L_0x55d44e884b00 .concat8 [ 32 32 1 0], L_0x55d44e86e3e0, L_0x55d44e884560, L_0x7f865d713258;
L_0x55d44e884c90 .concat8 [ 1 32 32 0], L_0x7f865d713210, L_0x55d44e86e520, L_0x55d44e8846a0;
S_0x55d44d2fbfb0 .scope module, "FA_0" "thirtBitAdder" 5 13, 6 3 0, S_0x55d44d32e8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44dc4c9e0_0 .net "a", 31 0, L_0x55d44e86e6b0;  1 drivers
v0x55d44dc528b0_0 .net "b", 31 0, L_0x55d44e86e750;  1 drivers
v0x55d44dc4f960_0 .net "ca", 31 0, L_0x55d44e86e520;  1 drivers
v0x55d44dc4fa20_0 .net "cin", 31 0, L_0x55d44e86e7f0;  1 drivers
v0x55d44dc15c70_0 .net "sum", 31 0, L_0x55d44e86e3e0;  1 drivers
L_0x55d44e8632c0 .part L_0x55d44e86e6b0, 0, 16;
L_0x55d44e863360 .part L_0x55d44e86e750, 0, 16;
L_0x55d44e863400 .part L_0x55d44e86e7f0, 0, 16;
L_0x55d44e86e0d0 .part L_0x55d44e86e6b0, 16, 16;
L_0x55d44e86e1c0 .part L_0x55d44e86e750, 16, 16;
L_0x55d44e86e2b0 .part L_0x55d44e86e7f0, 16, 16;
L_0x55d44e86e3e0 .concat8 [ 16 16 0 0], L_0x55d44e862fc0, L_0x55d44e86ddd0;
L_0x55d44e86e520 .concat8 [ 16 16 0 0], L_0x55d44e863060, L_0x55d44e86de70;
S_0x55d44d2fb6b0 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44d2fbfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44dd5c4f0_0 .net "a", 15 0, L_0x55d44e8632c0;  1 drivers
v0x55d44dd65450_0 .net "b", 15 0, L_0x55d44e863360;  1 drivers
v0x55d44dd623c0_0 .net "ca", 15 0, L_0x55d44e863060;  1 drivers
v0x55d44dd62480_0 .net "cin", 15 0, L_0x55d44e863400;  1 drivers
v0x55d44dd5f470_0 .net "sum", 15 0, L_0x55d44e862fc0;  1 drivers
L_0x55d44e85add0 .part L_0x55d44e8632c0, 0, 4;
L_0x55d44e85ae70 .part L_0x55d44e863360, 0, 4;
L_0x55d44e85af10 .part L_0x55d44e863400, 0, 4;
L_0x55d44e85d760 .part L_0x55d44e8632c0, 4, 4;
L_0x55d44e85d850 .part L_0x55d44e863360, 4, 4;
L_0x55d44e85d940 .part L_0x55d44e863400, 4, 4;
L_0x55d44e860220 .part L_0x55d44e8632c0, 8, 4;
L_0x55d44e8602c0 .part L_0x55d44e863360, 8, 4;
L_0x55d44e8603b0 .part L_0x55d44e863400, 8, 4;
L_0x55d44e862bc0 .part L_0x55d44e8632c0, 12, 4;
L_0x55d44e862cf0 .part L_0x55d44e863360, 12, 4;
L_0x55d44e862e20 .part L_0x55d44e863400, 12, 4;
L_0x55d44e862fc0 .concat8 [ 4 4 4 4], L_0x55d44e85abc0, L_0x55d44e85d550, L_0x55d44e860010, L_0x55d44e8629b0;
L_0x55d44e863060 .concat8 [ 4 4 4 4], L_0x55d44e85ac60, L_0x55d44e85d5f0, L_0x55d44e8600b0, L_0x55d44e862a50;
S_0x55d44e6cebf0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44d2fb6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44de1b910_0 .net "a", 3 0, L_0x55d44e85add0;  1 drivers
v0x55d44ddf5c60_0 .net "b", 3 0, L_0x55d44e85ae70;  1 drivers
v0x55d44de0f5c0_0 .net "ca", 3 0, L_0x55d44e85ac60;  1 drivers
v0x55d44de0f680_0 .net "cin", 3 0, L_0x55d44e85af10;  1 drivers
v0x55d44de0efc0_0 .net "sum", 3 0, L_0x55d44e85abc0;  1 drivers
L_0x55d44e858b60 .part L_0x55d44e85add0, 0, 1;
L_0x55d44e858c90 .part L_0x55d44e85ae70, 0, 1;
L_0x55d44e858dc0 .part L_0x55d44e85af10, 0, 1;
L_0x55d44e859390 .part L_0x55d44e85add0, 1, 1;
L_0x55d44e8594c0 .part L_0x55d44e85ae70, 1, 1;
L_0x55d44e8595f0 .part L_0x55d44e85af10, 1, 1;
L_0x55d44e859d30 .part L_0x55d44e85add0, 2, 1;
L_0x55d44e859e60 .part L_0x55d44e85ae70, 2, 1;
L_0x55d44e859fe0 .part L_0x55d44e85af10, 2, 1;
L_0x55d44e85a5b0 .part L_0x55d44e85add0, 3, 1;
L_0x55d44e85a7d0 .part L_0x55d44e85ae70, 3, 1;
L_0x55d44e85a990 .part L_0x55d44e85af10, 3, 1;
L_0x55d44e85abc0 .concat8 [ 1 1 1 1], L_0x55d44e856b60, L_0x55d44e858f60, L_0x55d44e8597d0, L_0x55d44e85a180;
L_0x55d44e85ac60 .concat8 [ 1 1 1 1], L_0x55d44e858a50, L_0x55d44e859280, L_0x55d44e859c20, L_0x55d44e85a4a0;
S_0x55d44e6ce970 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e6cebf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e857170 .functor XOR 1, L_0x55d44e858b60, L_0x55d44e858c90, C4<0>, C4<0>;
L_0x55d44e856b60 .functor XOR 1, L_0x55d44e857170, L_0x55d44e858dc0, C4<0>, C4<0>;
L_0x55d44e858700 .functor AND 1, L_0x55d44e858b60, L_0x55d44e858c90, C4<1>, C4<1>;
L_0x55d44e858810 .functor AND 1, L_0x55d44e858b60, L_0x55d44e858dc0, C4<1>, C4<1>;
L_0x55d44e8588d0 .functor OR 1, L_0x55d44e858700, L_0x55d44e858810, C4<0>, C4<0>;
L_0x55d44e8589e0 .functor AND 1, L_0x55d44e858dc0, L_0x55d44e858c90, C4<1>, C4<1>;
L_0x55d44e858a50 .functor OR 1, L_0x55d44e8588d0, L_0x55d44e8589e0, C4<0>, C4<0>;
v0x55d44de4fdc0_0 .net *"_s0", 0 0, L_0x55d44e857170;  1 drivers
v0x55d44de4f6c0_0 .net *"_s10", 0 0, L_0x55d44e8589e0;  1 drivers
v0x55d44de29530_0 .net *"_s4", 0 0, L_0x55d44e858700;  1 drivers
v0x55d44de295f0_0 .net *"_s6", 0 0, L_0x55d44e858810;  1 drivers
v0x55d44de4f290_0 .net *"_s8", 0 0, L_0x55d44e8588d0;  1 drivers
v0x55d44de4eb50_0 .net "a", 0 0, L_0x55d44e858b60;  1 drivers
v0x55d44de4ec10_0 .net "b", 0 0, L_0x55d44e858c90;  1 drivers
v0x55d44de28ea0_0 .net "ca", 0 0, L_0x55d44e858a50;  1 drivers
v0x55d44de28f60_0 .net "cin", 0 0, L_0x55d44e858dc0;  1 drivers
v0x55d44de428b0_0 .net "sum", 0 0, L_0x55d44e856b60;  1 drivers
S_0x55d44e6c3770 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e6cebf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e858ef0 .functor XOR 1, L_0x55d44e859390, L_0x55d44e8594c0, C4<0>, C4<0>;
L_0x55d44e858f60 .functor XOR 1, L_0x55d44e858ef0, L_0x55d44e8595f0, C4<0>, C4<0>;
L_0x55d44e858fd0 .functor AND 1, L_0x55d44e859390, L_0x55d44e8594c0, C4<1>, C4<1>;
L_0x55d44e859040 .functor AND 1, L_0x55d44e859390, L_0x55d44e8595f0, C4<1>, C4<1>;
L_0x55d44e859100 .functor OR 1, L_0x55d44e858fd0, L_0x55d44e859040, C4<0>, C4<0>;
L_0x55d44e859210 .functor AND 1, L_0x55d44e8595f0, L_0x55d44e8594c0, C4<1>, C4<1>;
L_0x55d44e859280 .functor OR 1, L_0x55d44e859100, L_0x55d44e859210, C4<0>, C4<0>;
v0x55d44de42200_0 .net *"_s0", 0 0, L_0x55d44e858ef0;  1 drivers
v0x55d44de35eb0_0 .net *"_s10", 0 0, L_0x55d44e859210;  1 drivers
v0x55d44de358b0_0 .net *"_s4", 0 0, L_0x55d44e858fd0;  1 drivers
v0x55d44de35970_0 .net *"_s6", 0 0, L_0x55d44e859040;  1 drivers
v0x55d44de28c50_0 .net *"_s8", 0 0, L_0x55d44e859100;  1 drivers
v0x55d44de45550_0 .net "a", 0 0, L_0x55d44e859390;  1 drivers
v0x55d44de45610_0 .net "b", 0 0, L_0x55d44e8594c0;  1 drivers
v0x55d44de4e4b0_0 .net "ca", 0 0, L_0x55d44e859280;  1 drivers
v0x55d44de4e570_0 .net "cin", 0 0, L_0x55d44e8595f0;  1 drivers
v0x55d44de4b4d0_0 .net "sum", 0 0, L_0x55d44e858f60;  1 drivers
S_0x55d44e6c34f0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e6cebf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e859760 .functor XOR 1, L_0x55d44e859d30, L_0x55d44e859e60, C4<0>, C4<0>;
L_0x55d44e8597d0 .functor XOR 1, L_0x55d44e859760, L_0x55d44e859fe0, C4<0>, C4<0>;
L_0x55d44e859890 .functor AND 1, L_0x55d44e859d30, L_0x55d44e859e60, C4<1>, C4<1>;
L_0x55d44e8599a0 .functor AND 1, L_0x55d44e859d30, L_0x55d44e859fe0, C4<1>, C4<1>;
L_0x55d44e859a60 .functor OR 1, L_0x55d44e859890, L_0x55d44e8599a0, C4<0>, C4<0>;
L_0x55d44e859b70 .functor AND 1, L_0x55d44e859fe0, L_0x55d44e859e60, C4<1>, C4<1>;
L_0x55d44e859c20 .functor OR 1, L_0x55d44e859a60, L_0x55d44e859b70, C4<0>, C4<0>;
v0x55d44de484d0_0 .net *"_s0", 0 0, L_0x55d44e859760;  1 drivers
v0x55d44de38c00_0 .net *"_s10", 0 0, L_0x55d44e859b70;  1 drivers
v0x55d44de41b60_0 .net *"_s4", 0 0, L_0x55d44e859890;  1 drivers
v0x55d44de41c20_0 .net *"_s6", 0 0, L_0x55d44e8599a0;  1 drivers
v0x55d44de3ead0_0 .net *"_s8", 0 0, L_0x55d44e859a60;  1 drivers
v0x55d44de3bb80_0 .net "a", 0 0, L_0x55d44e859d30;  1 drivers
v0x55d44de3bc40_0 .net "b", 0 0, L_0x55d44e859e60;  1 drivers
v0x55d44de2c2b0_0 .net "ca", 0 0, L_0x55d44e859c20;  1 drivers
v0x55d44de2c370_0 .net "cin", 0 0, L_0x55d44e859fe0;  1 drivers
v0x55d44de352c0_0 .net "sum", 0 0, L_0x55d44e8597d0;  1 drivers
S_0x55d44e6b82f0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e6cebf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e85a110 .functor XOR 1, L_0x55d44e85a5b0, L_0x55d44e85a7d0, C4<0>, C4<0>;
L_0x55d44e85a180 .functor XOR 1, L_0x55d44e85a110, L_0x55d44e85a990, C4<0>, C4<0>;
L_0x55d44e85a1f0 .functor AND 1, L_0x55d44e85a5b0, L_0x55d44e85a7d0, C4<1>, C4<1>;
L_0x55d44e85a260 .functor AND 1, L_0x55d44e85a5b0, L_0x55d44e85a990, C4<1>, C4<1>;
L_0x55d44e85a320 .functor OR 1, L_0x55d44e85a1f0, L_0x55d44e85a260, C4<0>, C4<0>;
L_0x55d44e85a430 .functor AND 1, L_0x55d44e85a990, L_0x55d44e85a7d0, C4<1>, C4<1>;
L_0x55d44e85a4a0 .functor OR 1, L_0x55d44e85a320, L_0x55d44e85a430, C4<0>, C4<0>;
v0x55d44de32180_0 .net *"_s0", 0 0, L_0x55d44e85a110;  1 drivers
v0x55d44de2f230_0 .net *"_s10", 0 0, L_0x55d44e85a430;  1 drivers
v0x55d44de1f870_0 .net *"_s4", 0 0, L_0x55d44e85a1f0;  1 drivers
v0x55d44de1f930_0 .net *"_s6", 0 0, L_0x55d44e85a260;  1 drivers
v0x55d44de25740_0 .net *"_s8", 0 0, L_0x55d44e85a320;  1 drivers
v0x55d44de227f0_0 .net "a", 0 0, L_0x55d44e85a5b0;  1 drivers
v0x55d44de228b0_0 .net "b", 0 0, L_0x55d44e85a7d0;  1 drivers
v0x55d44ddf62f0_0 .net "ca", 0 0, L_0x55d44e85a4a0;  1 drivers
v0x55d44ddf63b0_0 .net "cin", 0 0, L_0x55d44e85a990;  1 drivers
v0x55d44de1c100_0 .net "sum", 0 0, L_0x55d44e85a180;  1 drivers
S_0x55d44e6b8070 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44d2fb6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44ddcec30_0 .net "a", 3 0, L_0x55d44e85d760;  1 drivers
v0x55d44ddce630_0 .net "b", 3 0, L_0x55d44e85d850;  1 drivers
v0x55d44ddc19d0_0 .net "ca", 3 0, L_0x55d44e85d5f0;  1 drivers
v0x55d44ddc1a90_0 .net "cin", 3 0, L_0x55d44e85d940;  1 drivers
v0x55d44ddde2d0_0 .net "sum", 3 0, L_0x55d44e85d550;  1 drivers
L_0x55d44e85b510 .part L_0x55d44e85d760, 0, 1;
L_0x55d44e85b640 .part L_0x55d44e85d850, 0, 1;
L_0x55d44e85b770 .part L_0x55d44e85d940, 0, 1;
L_0x55d44e85bd80 .part L_0x55d44e85d760, 1, 1;
L_0x55d44e85beb0 .part L_0x55d44e85d850, 1, 1;
L_0x55d44e85bfe0 .part L_0x55d44e85d940, 1, 1;
L_0x55d44e85c720 .part L_0x55d44e85d760, 2, 1;
L_0x55d44e85c850 .part L_0x55d44e85d850, 2, 1;
L_0x55d44e85c9d0 .part L_0x55d44e85d940, 2, 1;
L_0x55d44e85cfa0 .part L_0x55d44e85d760, 3, 1;
L_0x55d44e85d160 .part L_0x55d44e85d850, 3, 1;
L_0x55d44e85d320 .part L_0x55d44e85d940, 3, 1;
L_0x55d44e85d550 .concat8 [ 1 1 1 1], L_0x55d44e85afb0, L_0x55d44e85b910, L_0x55d44e85c1c0, L_0x55d44e85cb70;
L_0x55d44e85d5f0 .concat8 [ 1 1 1 1], L_0x55d44e85b400, L_0x55d44e85bc70, L_0x55d44e85c610, L_0x55d44e85ce90;
S_0x55d44e6ace70 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e6b8070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e85ab50 .functor XOR 1, L_0x55d44e85b510, L_0x55d44e85b640, C4<0>, C4<0>;
L_0x55d44e85afb0 .functor XOR 1, L_0x55d44e85ab50, L_0x55d44e85b770, C4<0>, C4<0>;
L_0x55d44e85b070 .functor AND 1, L_0x55d44e85b510, L_0x55d44e85b640, C4<1>, C4<1>;
L_0x55d44e85b180 .functor AND 1, L_0x55d44e85b510, L_0x55d44e85b770, C4<1>, C4<1>;
L_0x55d44e85b240 .functor OR 1, L_0x55d44e85b070, L_0x55d44e85b180, C4<0>, C4<0>;
L_0x55d44e85b350 .functor AND 1, L_0x55d44e85b770, L_0x55d44e85b640, C4<1>, C4<1>;
L_0x55d44e85b400 .functor OR 1, L_0x55d44e85b240, L_0x55d44e85b350, C4<0>, C4<0>;
v0x55d44de02c70_0 .net *"_s0", 0 0, L_0x55d44e85ab50;  1 drivers
v0x55d44de02670_0 .net *"_s10", 0 0, L_0x55d44e85b350;  1 drivers
v0x55d44ddf5a10_0 .net *"_s4", 0 0, L_0x55d44e85b070;  1 drivers
v0x55d44ddf5ad0_0 .net *"_s6", 0 0, L_0x55d44e85b180;  1 drivers
v0x55d44de12310_0 .net *"_s8", 0 0, L_0x55d44e85b240;  1 drivers
v0x55d44de1b270_0 .net "a", 0 0, L_0x55d44e85b510;  1 drivers
v0x55d44de1b330_0 .net "b", 0 0, L_0x55d44e85b640;  1 drivers
v0x55d44de181e0_0 .net "ca", 0 0, L_0x55d44e85b400;  1 drivers
v0x55d44de182a0_0 .net "cin", 0 0, L_0x55d44e85b770;  1 drivers
v0x55d44de15340_0 .net "sum", 0 0, L_0x55d44e85afb0;  1 drivers
S_0x55d44e6acbf0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e6b8070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e85b8a0 .functor XOR 1, L_0x55d44e85bd80, L_0x55d44e85beb0, C4<0>, C4<0>;
L_0x55d44e85b910 .functor XOR 1, L_0x55d44e85b8a0, L_0x55d44e85bfe0, C4<0>, C4<0>;
L_0x55d44e85b980 .functor AND 1, L_0x55d44e85bd80, L_0x55d44e85beb0, C4<1>, C4<1>;
L_0x55d44e85b9f0 .functor AND 1, L_0x55d44e85bd80, L_0x55d44e85bfe0, C4<1>, C4<1>;
L_0x55d44e85bab0 .functor OR 1, L_0x55d44e85b980, L_0x55d44e85b9f0, C4<0>, C4<0>;
L_0x55d44e85bbc0 .functor AND 1, L_0x55d44e85bfe0, L_0x55d44e85beb0, C4<1>, C4<1>;
L_0x55d44e85bc70 .functor OR 1, L_0x55d44e85bab0, L_0x55d44e85bbc0, C4<0>, C4<0>;
v0x55d44de059c0_0 .net *"_s0", 0 0, L_0x55d44e85b8a0;  1 drivers
v0x55d44de0e920_0 .net *"_s10", 0 0, L_0x55d44e85bbc0;  1 drivers
v0x55d44de0b890_0 .net *"_s4", 0 0, L_0x55d44e85b980;  1 drivers
v0x55d44de0b950_0 .net *"_s6", 0 0, L_0x55d44e85b9f0;  1 drivers
v0x55d44de08940_0 .net *"_s8", 0 0, L_0x55d44e85bab0;  1 drivers
v0x55d44ddf9070_0 .net "a", 0 0, L_0x55d44e85bd80;  1 drivers
v0x55d44ddf9130_0 .net "b", 0 0, L_0x55d44e85beb0;  1 drivers
v0x55d44de01fd0_0 .net "ca", 0 0, L_0x55d44e85bc70;  1 drivers
v0x55d44de02090_0 .net "cin", 0 0, L_0x55d44e85bfe0;  1 drivers
v0x55d44ddfeff0_0 .net "sum", 0 0, L_0x55d44e85b910;  1 drivers
S_0x55d44e672a60 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e6b8070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e85c150 .functor XOR 1, L_0x55d44e85c720, L_0x55d44e85c850, C4<0>, C4<0>;
L_0x55d44e85c1c0 .functor XOR 1, L_0x55d44e85c150, L_0x55d44e85c9d0, C4<0>, C4<0>;
L_0x55d44e85c280 .functor AND 1, L_0x55d44e85c720, L_0x55d44e85c850, C4<1>, C4<1>;
L_0x55d44e85c390 .functor AND 1, L_0x55d44e85c720, L_0x55d44e85c9d0, C4<1>, C4<1>;
L_0x55d44e85c450 .functor OR 1, L_0x55d44e85c280, L_0x55d44e85c390, C4<0>, C4<0>;
L_0x55d44e85c560 .functor AND 1, L_0x55d44e85c9d0, L_0x55d44e85c850, C4<1>, C4<1>;
L_0x55d44e85c610 .functor OR 1, L_0x55d44e85c450, L_0x55d44e85c560, C4<0>, C4<0>;
v0x55d44ddfbff0_0 .net *"_s0", 0 0, L_0x55d44e85c150;  1 drivers
v0x55d44ddec630_0 .net *"_s10", 0 0, L_0x55d44e85c560;  1 drivers
v0x55d44ddf2500_0 .net *"_s4", 0 0, L_0x55d44e85c280;  1 drivers
v0x55d44ddf25c0_0 .net *"_s6", 0 0, L_0x55d44e85c390;  1 drivers
v0x55d44ddef5b0_0 .net *"_s8", 0 0, L_0x55d44e85c450;  1 drivers
v0x55d44ddb58c0_0 .net "a", 0 0, L_0x55d44e85c720;  1 drivers
v0x55d44ddb5980_0 .net "b", 0 0, L_0x55d44e85c850;  1 drivers
v0x55d44ddb5230_0 .net "ca", 0 0, L_0x55d44e85c610;  1 drivers
v0x55d44ddb52f0_0 .net "cin", 0 0, L_0x55d44e85c9d0;  1 drivers
v0x55d44dde8bf0_0 .net "sum", 0 0, L_0x55d44e85c1c0;  1 drivers
S_0x55d44e672610 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e6b8070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e85cb00 .functor XOR 1, L_0x55d44e85cfa0, L_0x55d44e85d160, C4<0>, C4<0>;
L_0x55d44e85cb70 .functor XOR 1, L_0x55d44e85cb00, L_0x55d44e85d320, C4<0>, C4<0>;
L_0x55d44e85cbe0 .functor AND 1, L_0x55d44e85cfa0, L_0x55d44e85d160, C4<1>, C4<1>;
L_0x55d44e85cc50 .functor AND 1, L_0x55d44e85cfa0, L_0x55d44e85d320, C4<1>, C4<1>;
L_0x55d44e85cd10 .functor OR 1, L_0x55d44e85cbe0, L_0x55d44e85cc50, C4<0>, C4<0>;
L_0x55d44e85ce20 .functor AND 1, L_0x55d44e85d320, L_0x55d44e85d160, C4<1>, C4<1>;
L_0x55d44e85ce90 .functor OR 1, L_0x55d44e85cd10, L_0x55d44e85ce20, C4<0>, C4<0>;
v0x55d44dde8440_0 .net *"_s0", 0 0, L_0x55d44e85cb00;  1 drivers
v0x55d44ddc22b0_0 .net *"_s10", 0 0, L_0x55d44e85ce20;  1 drivers
v0x55d44dde8010_0 .net *"_s4", 0 0, L_0x55d44e85cbe0;  1 drivers
v0x55d44dde80d0_0 .net *"_s6", 0 0, L_0x55d44e85cc50;  1 drivers
v0x55d44dde78d0_0 .net *"_s8", 0 0, L_0x55d44e85cd10;  1 drivers
v0x55d44ddc1c20_0 .net "a", 0 0, L_0x55d44e85cfa0;  1 drivers
v0x55d44ddc1ce0_0 .net "b", 0 0, L_0x55d44e85d160;  1 drivers
v0x55d44dddb580_0 .net "ca", 0 0, L_0x55d44e85ce90;  1 drivers
v0x55d44dddb640_0 .net "cin", 0 0, L_0x55d44e85d320;  1 drivers
v0x55d44dddb030_0 .net "sum", 0 0, L_0x55d44e85cb70;  1 drivers
S_0x55d44e60b850 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44d2fb6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dda76a0_0 .net "a", 3 0, L_0x55d44e860220;  1 drivers
v0x55d44dda4610_0 .net "b", 3 0, L_0x55d44e8602c0;  1 drivers
v0x55d44dda16c0_0 .net "ca", 3 0, L_0x55d44e8600b0;  1 drivers
v0x55d44dda1780_0 .net "cin", 3 0, L_0x55d44e8603b0;  1 drivers
v0x55d44dd91df0_0 .net "sum", 3 0, L_0x55d44e860010;  1 drivers
L_0x55d44e85dfd0 .part L_0x55d44e860220, 0, 1;
L_0x55d44e85e100 .part L_0x55d44e8602c0, 0, 1;
L_0x55d44e85e230 .part L_0x55d44e8603b0, 0, 1;
L_0x55d44e85e840 .part L_0x55d44e860220, 1, 1;
L_0x55d44e85e970 .part L_0x55d44e8602c0, 1, 1;
L_0x55d44e85eaa0 .part L_0x55d44e8603b0, 1, 1;
L_0x55d44e85f1e0 .part L_0x55d44e860220, 2, 1;
L_0x55d44e85f310 .part L_0x55d44e8602c0, 2, 1;
L_0x55d44e85f490 .part L_0x55d44e8603b0, 2, 1;
L_0x55d44e85fa60 .part L_0x55d44e860220, 3, 1;
L_0x55d44e85fc20 .part L_0x55d44e8602c0, 3, 1;
L_0x55d44e85fde0 .part L_0x55d44e8603b0, 3, 1;
L_0x55d44e860010 .concat8 [ 1 1 1 1], L_0x55d44e85da70, L_0x55d44e85e3d0, L_0x55d44e85ec80, L_0x55d44e85f630;
L_0x55d44e8600b0 .concat8 [ 1 1 1 1], L_0x55d44e85dec0, L_0x55d44e85e730, L_0x55d44e85f0d0, L_0x55d44e85f950;
S_0x55d44e63ebc0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e60b850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e85d4e0 .functor XOR 1, L_0x55d44e85dfd0, L_0x55d44e85e100, C4<0>, C4<0>;
L_0x55d44e85da70 .functor XOR 1, L_0x55d44e85d4e0, L_0x55d44e85e230, C4<0>, C4<0>;
L_0x55d44e85db30 .functor AND 1, L_0x55d44e85dfd0, L_0x55d44e85e100, C4<1>, C4<1>;
L_0x55d44e85dc40 .functor AND 1, L_0x55d44e85dfd0, L_0x55d44e85e230, C4<1>, C4<1>;
L_0x55d44e85dd00 .functor OR 1, L_0x55d44e85db30, L_0x55d44e85dc40, C4<0>, C4<0>;
L_0x55d44e85de10 .functor AND 1, L_0x55d44e85e230, L_0x55d44e85e100, C4<1>, C4<1>;
L_0x55d44e85dec0 .functor OR 1, L_0x55d44e85dd00, L_0x55d44e85de10, C4<0>, C4<0>;
v0x55d44dde7230_0 .net *"_s0", 0 0, L_0x55d44e85d4e0;  1 drivers
v0x55d44dde41a0_0 .net *"_s10", 0 0, L_0x55d44e85de10;  1 drivers
v0x55d44dde1250_0 .net *"_s4", 0 0, L_0x55d44e85db30;  1 drivers
v0x55d44dde1310_0 .net *"_s6", 0 0, L_0x55d44e85dc40;  1 drivers
v0x55d44ddd1980_0 .net *"_s8", 0 0, L_0x55d44e85dd00;  1 drivers
v0x55d44ddda8e0_0 .net "a", 0 0, L_0x55d44e85dfd0;  1 drivers
v0x55d44ddda9a0_0 .net "b", 0 0, L_0x55d44e85e100;  1 drivers
v0x55d44ddd7850_0 .net "ca", 0 0, L_0x55d44e85dec0;  1 drivers
v0x55d44ddd7910_0 .net "cin", 0 0, L_0x55d44e85e230;  1 drivers
v0x55d44ddd49b0_0 .net "sum", 0 0, L_0x55d44e85da70;  1 drivers
S_0x55d44e64b5b0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e60b850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e85e360 .functor XOR 1, L_0x55d44e85e840, L_0x55d44e85e970, C4<0>, C4<0>;
L_0x55d44e85e3d0 .functor XOR 1, L_0x55d44e85e360, L_0x55d44e85eaa0, C4<0>, C4<0>;
L_0x55d44e85e440 .functor AND 1, L_0x55d44e85e840, L_0x55d44e85e970, C4<1>, C4<1>;
L_0x55d44e85e4b0 .functor AND 1, L_0x55d44e85e840, L_0x55d44e85eaa0, C4<1>, C4<1>;
L_0x55d44e85e570 .functor OR 1, L_0x55d44e85e440, L_0x55d44e85e4b0, C4<0>, C4<0>;
L_0x55d44e85e680 .functor AND 1, L_0x55d44e85eaa0, L_0x55d44e85e970, C4<1>, C4<1>;
L_0x55d44e85e730 .functor OR 1, L_0x55d44e85e570, L_0x55d44e85e680, C4<0>, C4<0>;
v0x55d44ddc5030_0 .net *"_s0", 0 0, L_0x55d44e85e360;  1 drivers
v0x55d44ddcdf90_0 .net *"_s10", 0 0, L_0x55d44e85e680;  1 drivers
v0x55d44ddcaf00_0 .net *"_s4", 0 0, L_0x55d44e85e440;  1 drivers
v0x55d44ddcafc0_0 .net *"_s6", 0 0, L_0x55d44e85e4b0;  1 drivers
v0x55d44ddc7fb0_0 .net *"_s8", 0 0, L_0x55d44e85e570;  1 drivers
v0x55d44ddb85f0_0 .net "a", 0 0, L_0x55d44e85e840;  1 drivers
v0x55d44ddb86b0_0 .net "b", 0 0, L_0x55d44e85e970;  1 drivers
v0x55d44ddbe4c0_0 .net "ca", 0 0, L_0x55d44e85e730;  1 drivers
v0x55d44ddbe580_0 .net "cin", 0 0, L_0x55d44e85eaa0;  1 drivers
v0x55d44ddbb620_0 .net "sum", 0 0, L_0x55d44e85e3d0;  1 drivers
S_0x55d44e64acb0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e60b850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e85ec10 .functor XOR 1, L_0x55d44e85f1e0, L_0x55d44e85f310, C4<0>, C4<0>;
L_0x55d44e85ec80 .functor XOR 1, L_0x55d44e85ec10, L_0x55d44e85f490, C4<0>, C4<0>;
L_0x55d44e85ed40 .functor AND 1, L_0x55d44e85f1e0, L_0x55d44e85f310, C4<1>, C4<1>;
L_0x55d44e85ee50 .functor AND 1, L_0x55d44e85f1e0, L_0x55d44e85f490, C4<1>, C4<1>;
L_0x55d44e85ef10 .functor OR 1, L_0x55d44e85ed40, L_0x55d44e85ee50, C4<0>, C4<0>;
L_0x55d44e85f020 .functor AND 1, L_0x55d44e85f490, L_0x55d44e85f310, C4<1>, C4<1>;
L_0x55d44e85f0d0 .functor OR 1, L_0x55d44e85ef10, L_0x55d44e85f020, C4<0>, C4<0>;
v0x55d44dd8f070_0 .net *"_s0", 0 0, L_0x55d44e85ec10;  1 drivers
v0x55d44ddb4dd0_0 .net *"_s10", 0 0, L_0x55d44e85f020;  1 drivers
v0x55d44ddb4690_0 .net *"_s4", 0 0, L_0x55d44e85ed40;  1 drivers
v0x55d44ddb4750_0 .net *"_s6", 0 0, L_0x55d44e85ee50;  1 drivers
v0x55d44dd8e9e0_0 .net *"_s8", 0 0, L_0x55d44e85ef10;  1 drivers
v0x55d44dda8340_0 .net "a", 0 0, L_0x55d44e85f1e0;  1 drivers
v0x55d44dda8400_0 .net "b", 0 0, L_0x55d44e85f310;  1 drivers
v0x55d44dda7d40_0 .net "ca", 0 0, L_0x55d44e85f0d0;  1 drivers
v0x55d44dda7e00_0 .net "cin", 0 0, L_0x55d44e85f490;  1 drivers
v0x55d44dd9baa0_0 .net "sum", 0 0, L_0x55d44e85ec80;  1 drivers
S_0x55d44e618370 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e60b850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e85f5c0 .functor XOR 1, L_0x55d44e85fa60, L_0x55d44e85fc20, C4<0>, C4<0>;
L_0x55d44e85f630 .functor XOR 1, L_0x55d44e85f5c0, L_0x55d44e85fde0, C4<0>, C4<0>;
L_0x55d44e85f6a0 .functor AND 1, L_0x55d44e85fa60, L_0x55d44e85fc20, C4<1>, C4<1>;
L_0x55d44e85f710 .functor AND 1, L_0x55d44e85fa60, L_0x55d44e85fde0, C4<1>, C4<1>;
L_0x55d44e85f7d0 .functor OR 1, L_0x55d44e85f6a0, L_0x55d44e85f710, C4<0>, C4<0>;
L_0x55d44e85f8e0 .functor AND 1, L_0x55d44e85fde0, L_0x55d44e85fc20, C4<1>, C4<1>;
L_0x55d44e85f950 .functor OR 1, L_0x55d44e85f7d0, L_0x55d44e85f8e0, C4<0>, C4<0>;
v0x55d44dd9b3f0_0 .net *"_s0", 0 0, L_0x55d44e85f5c0;  1 drivers
v0x55d44dd8e790_0 .net *"_s10", 0 0, L_0x55d44e85f8e0;  1 drivers
v0x55d44ddab090_0 .net *"_s4", 0 0, L_0x55d44e85f6a0;  1 drivers
v0x55d44ddab150_0 .net *"_s6", 0 0, L_0x55d44e85f710;  1 drivers
v0x55d44ddb3ff0_0 .net *"_s8", 0 0, L_0x55d44e85f7d0;  1 drivers
v0x55d44ddb0f60_0 .net "a", 0 0, L_0x55d44e85fa60;  1 drivers
v0x55d44ddb1020_0 .net "b", 0 0, L_0x55d44e85fc20;  1 drivers
v0x55d44ddae010_0 .net "ca", 0 0, L_0x55d44e85f950;  1 drivers
v0x55d44ddae0d0_0 .net "cin", 0 0, L_0x55d44e85fde0;  1 drivers
v0x55d44dd9e7f0_0 .net "sum", 0 0, L_0x55d44e85f630;  1 drivers
S_0x55d44e617a70 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44d2fb6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dd68e40_0 .net "a", 3 0, L_0x55d44e862bc0;  1 drivers
v0x55d44dd71da0_0 .net "b", 3 0, L_0x55d44e862cf0;  1 drivers
v0x55d44dd6ed10_0 .net "ca", 3 0, L_0x55d44e862a50;  1 drivers
v0x55d44dd6edd0_0 .net "cin", 3 0, L_0x55d44e862e20;  1 drivers
v0x55d44dd6bdc0_0 .net "sum", 3 0, L_0x55d44e8629b0;  1 drivers
L_0x55d44e860970 .part L_0x55d44e862bc0, 0, 1;
L_0x55d44e860aa0 .part L_0x55d44e862cf0, 0, 1;
L_0x55d44e860bd0 .part L_0x55d44e862e20, 0, 1;
L_0x55d44e8611e0 .part L_0x55d44e862bc0, 1, 1;
L_0x55d44e861310 .part L_0x55d44e862cf0, 1, 1;
L_0x55d44e861440 .part L_0x55d44e862e20, 1, 1;
L_0x55d44e861b80 .part L_0x55d44e862bc0, 2, 1;
L_0x55d44e861cb0 .part L_0x55d44e862cf0, 2, 1;
L_0x55d44e861e30 .part L_0x55d44e862e20, 2, 1;
L_0x55d44e862400 .part L_0x55d44e862bc0, 3, 1;
L_0x55d44e8625c0 .part L_0x55d44e862cf0, 3, 1;
L_0x55d44e862780 .part L_0x55d44e862e20, 3, 1;
L_0x55d44e8629b0 .concat8 [ 1 1 1 1], L_0x55d44e860450, L_0x55d44e860d70, L_0x55d44e861620, L_0x55d44e861fd0;
L_0x55d44e862a50 .concat8 [ 1 1 1 1], L_0x55d44e860860, L_0x55d44e8610d0, L_0x55d44e861a70, L_0x55d44e8622f0;
S_0x55d44e5d7940 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e617a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e85ffa0 .functor XOR 1, L_0x55d44e860970, L_0x55d44e860aa0, C4<0>, C4<0>;
L_0x55d44e860450 .functor XOR 1, L_0x55d44e85ffa0, L_0x55d44e860bd0, C4<0>, C4<0>;
L_0x55d44e860510 .functor AND 1, L_0x55d44e860970, L_0x55d44e860aa0, C4<1>, C4<1>;
L_0x55d44e860620 .functor AND 1, L_0x55d44e860970, L_0x55d44e860bd0, C4<1>, C4<1>;
L_0x55d44e8606e0 .functor OR 1, L_0x55d44e860510, L_0x55d44e860620, C4<0>, C4<0>;
L_0x55d44e8607f0 .functor AND 1, L_0x55d44e860bd0, L_0x55d44e860aa0, C4<1>, C4<1>;
L_0x55d44e860860 .functor OR 1, L_0x55d44e8606e0, L_0x55d44e8607f0, C4<0>, C4<0>;
v0x55d44dd9ad50_0 .net *"_s0", 0 0, L_0x55d44e85ffa0;  1 drivers
v0x55d44dd97cc0_0 .net *"_s10", 0 0, L_0x55d44e8607f0;  1 drivers
v0x55d44dd94d70_0 .net *"_s4", 0 0, L_0x55d44e860510;  1 drivers
v0x55d44dd94e30_0 .net *"_s6", 0 0, L_0x55d44e860620;  1 drivers
v0x55d44dd853b0_0 .net *"_s8", 0 0, L_0x55d44e8606e0;  1 drivers
v0x55d44dd8b280_0 .net "a", 0 0, L_0x55d44e860970;  1 drivers
v0x55d44dd8b340_0 .net "b", 0 0, L_0x55d44e860aa0;  1 drivers
v0x55d44dd88330_0 .net "ca", 0 0, L_0x55d44e860860;  1 drivers
v0x55d44dd883f0_0 .net "cin", 0 0, L_0x55d44e860bd0;  1 drivers
v0x55d44dd191e0_0 .net "sum", 0 0, L_0x55d44e860450;  1 drivers
S_0x55d44e5e4330 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e617a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e860d00 .functor XOR 1, L_0x55d44e8611e0, L_0x55d44e861310, C4<0>, C4<0>;
L_0x55d44e860d70 .functor XOR 1, L_0x55d44e860d00, L_0x55d44e861440, C4<0>, C4<0>;
L_0x55d44e860de0 .functor AND 1, L_0x55d44e8611e0, L_0x55d44e861310, C4<1>, C4<1>;
L_0x55d44e860e50 .functor AND 1, L_0x55d44e8611e0, L_0x55d44e861440, C4<1>, C4<1>;
L_0x55d44e860f10 .functor OR 1, L_0x55d44e860de0, L_0x55d44e860e50, C4<0>, C4<0>;
L_0x55d44e861020 .functor AND 1, L_0x55d44e861440, L_0x55d44e861310, C4<1>, C4<1>;
L_0x55d44e8610d0 .functor OR 1, L_0x55d44e860f10, L_0x55d44e861020, C4<0>, C4<0>;
v0x55d44dd80cf0_0 .net *"_s0", 0 0, L_0x55d44e860d00;  1 drivers
v0x55d44dd809e0_0 .net *"_s10", 0 0, L_0x55d44e861020;  1 drivers
v0x55d44dd199e0_0 .net *"_s4", 0 0, L_0x55d44e860de0;  1 drivers
v0x55d44dd19aa0_0 .net *"_s6", 0 0, L_0x55d44e860e50;  1 drivers
v0x55d44dd19380_0 .net *"_s8", 0 0, L_0x55d44e860f10;  1 drivers
v0x55d44dd4cd80_0 .net "a", 0 0, L_0x55d44e8611e0;  1 drivers
v0x55d44dd4ce40_0 .net "b", 0 0, L_0x55d44e861310;  1 drivers
v0x55d44dd4c6f0_0 .net "ca", 0 0, L_0x55d44e8610d0;  1 drivers
v0x55d44dd4c7b0_0 .net "cin", 0 0, L_0x55d44e861440;  1 drivers
v0x55d44dd800b0_0 .net "sum", 0 0, L_0x55d44e860d70;  1 drivers
S_0x55d44e5e3a30 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e617a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8615b0 .functor XOR 1, L_0x55d44e861b80, L_0x55d44e861cb0, C4<0>, C4<0>;
L_0x55d44e861620 .functor XOR 1, L_0x55d44e8615b0, L_0x55d44e861e30, C4<0>, C4<0>;
L_0x55d44e8616e0 .functor AND 1, L_0x55d44e861b80, L_0x55d44e861cb0, C4<1>, C4<1>;
L_0x55d44e8617f0 .functor AND 1, L_0x55d44e861b80, L_0x55d44e861e30, C4<1>, C4<1>;
L_0x55d44e8618b0 .functor OR 1, L_0x55d44e8616e0, L_0x55d44e8617f0, C4<0>, C4<0>;
L_0x55d44e8619c0 .functor AND 1, L_0x55d44e861e30, L_0x55d44e861cb0, C4<1>, C4<1>;
L_0x55d44e861a70 .functor OR 1, L_0x55d44e8618b0, L_0x55d44e8619c0, C4<0>, C4<0>;
v0x55d44dd7f900_0 .net *"_s0", 0 0, L_0x55d44e8615b0;  1 drivers
v0x55d44dd59770_0 .net *"_s10", 0 0, L_0x55d44e8619c0;  1 drivers
v0x55d44dd7f4d0_0 .net *"_s4", 0 0, L_0x55d44e8616e0;  1 drivers
v0x55d44dd7f590_0 .net *"_s6", 0 0, L_0x55d44e8617f0;  1 drivers
v0x55d44dd7ed90_0 .net *"_s8", 0 0, L_0x55d44e8618b0;  1 drivers
v0x55d44dd590e0_0 .net "a", 0 0, L_0x55d44e861b80;  1 drivers
v0x55d44dd591a0_0 .net "b", 0 0, L_0x55d44e861cb0;  1 drivers
v0x55d44dd72a40_0 .net "ca", 0 0, L_0x55d44e861a70;  1 drivers
v0x55d44dd72b00_0 .net "cin", 0 0, L_0x55d44e861e30;  1 drivers
v0x55d44dd724f0_0 .net "sum", 0 0, L_0x55d44e861620;  1 drivers
S_0x55d44e5b10f0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e617a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e861f60 .functor XOR 1, L_0x55d44e862400, L_0x55d44e8625c0, C4<0>, C4<0>;
L_0x55d44e861fd0 .functor XOR 1, L_0x55d44e861f60, L_0x55d44e862780, C4<0>, C4<0>;
L_0x55d44e862040 .functor AND 1, L_0x55d44e862400, L_0x55d44e8625c0, C4<1>, C4<1>;
L_0x55d44e8620b0 .functor AND 1, L_0x55d44e862400, L_0x55d44e862780, C4<1>, C4<1>;
L_0x55d44e862170 .functor OR 1, L_0x55d44e862040, L_0x55d44e8620b0, C4<0>, C4<0>;
L_0x55d44e862280 .functor AND 1, L_0x55d44e862780, L_0x55d44e8625c0, C4<1>, C4<1>;
L_0x55d44e8622f0 .functor OR 1, L_0x55d44e862170, L_0x55d44e862280, C4<0>, C4<0>;
v0x55d44dd660f0_0 .net *"_s0", 0 0, L_0x55d44e861f60;  1 drivers
v0x55d44dd65af0_0 .net *"_s10", 0 0, L_0x55d44e862280;  1 drivers
v0x55d44dd58e90_0 .net *"_s4", 0 0, L_0x55d44e862040;  1 drivers
v0x55d44dd58f50_0 .net *"_s6", 0 0, L_0x55d44e8620b0;  1 drivers
v0x55d44dd75790_0 .net *"_s8", 0 0, L_0x55d44e862170;  1 drivers
v0x55d44dd7e6f0_0 .net "a", 0 0, L_0x55d44e862400;  1 drivers
v0x55d44dd7e7b0_0 .net "b", 0 0, L_0x55d44e8625c0;  1 drivers
v0x55d44dd7b660_0 .net "ca", 0 0, L_0x55d44e8622f0;  1 drivers
v0x55d44dd7b720_0 .net "cin", 0 0, L_0x55d44e862780;  1 drivers
v0x55d44dd787c0_0 .net "sum", 0 0, L_0x55d44e861fd0;  1 drivers
S_0x55d44e5b07f0 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44d2fbfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44dc59420_0 .net "a", 15 0, L_0x55d44e86e0d0;  1 drivers
v0x55d44dc62380_0 .net "b", 15 0, L_0x55d44e86e1c0;  1 drivers
v0x55d44dc5f2f0_0 .net "ca", 15 0, L_0x55d44e86de70;  1 drivers
v0x55d44dc5f3b0_0 .net "cin", 15 0, L_0x55d44e86e2b0;  1 drivers
v0x55d44dc5c3a0_0 .net "sum", 15 0, L_0x55d44e86ddd0;  1 drivers
L_0x55d44e865be0 .part L_0x55d44e86e0d0, 0, 4;
L_0x55d44e865c80 .part L_0x55d44e86e1c0, 0, 4;
L_0x55d44e865d20 .part L_0x55d44e86e2b0, 0, 4;
L_0x55d44e868570 .part L_0x55d44e86e0d0, 4, 4;
L_0x55d44e868660 .part L_0x55d44e86e1c0, 4, 4;
L_0x55d44e868750 .part L_0x55d44e86e2b0, 4, 4;
L_0x55d44e86b030 .part L_0x55d44e86e0d0, 8, 4;
L_0x55d44e86b0d0 .part L_0x55d44e86e1c0, 8, 4;
L_0x55d44e86b1c0 .part L_0x55d44e86e2b0, 8, 4;
L_0x55d44e86d9d0 .part L_0x55d44e86e0d0, 12, 4;
L_0x55d44e86db00 .part L_0x55d44e86e1c0, 12, 4;
L_0x55d44e86dc30 .part L_0x55d44e86e2b0, 12, 4;
L_0x55d44e86ddd0 .concat8 [ 4 4 4 4], L_0x55d44e8659d0, L_0x55d44e868360, L_0x55d44e86ae20, L_0x55d44e86d7c0;
L_0x55d44e86de70 .concat8 [ 4 4 4 4], L_0x55d44e865a70, L_0x55d44e868400, L_0x55d44e86aec0, L_0x55d44e86d860;
S_0x55d44e5a2f90 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44e5b07f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dce5470_0 .net "a", 3 0, L_0x55d44e865be0;  1 drivers
v0x55d44dd18d80_0 .net "b", 3 0, L_0x55d44e865c80;  1 drivers
v0x55d44dd18680_0 .net "ca", 3 0, L_0x55d44e865a70;  1 drivers
v0x55d44dd18740_0 .net "cin", 3 0, L_0x55d44e865d20;  1 drivers
v0x55d44dcf24f0_0 .net "sum", 3 0, L_0x55d44e8659d0;  1 drivers
L_0x55d44e863990 .part L_0x55d44e865be0, 0, 1;
L_0x55d44e863ac0 .part L_0x55d44e865c80, 0, 1;
L_0x55d44e863bf0 .part L_0x55d44e865d20, 0, 1;
L_0x55d44e864200 .part L_0x55d44e865be0, 1, 1;
L_0x55d44e864330 .part L_0x55d44e865c80, 1, 1;
L_0x55d44e864460 .part L_0x55d44e865d20, 1, 1;
L_0x55d44e864ba0 .part L_0x55d44e865be0, 2, 1;
L_0x55d44e864cd0 .part L_0x55d44e865c80, 2, 1;
L_0x55d44e864e50 .part L_0x55d44e865d20, 2, 1;
L_0x55d44e865420 .part L_0x55d44e865be0, 3, 1;
L_0x55d44e8655e0 .part L_0x55d44e865c80, 3, 1;
L_0x55d44e8657a0 .part L_0x55d44e865d20, 3, 1;
L_0x55d44e8659d0 .concat8 [ 1 1 1 1], L_0x55d44e862940, L_0x55d44e863d90, L_0x55d44e864640, L_0x55d44e864ff0;
L_0x55d44e865a70 .concat8 [ 1 1 1 1], L_0x55d44e863880, L_0x55d44e8640f0, L_0x55d44e864a90, L_0x55d44e865310;
S_0x55d44e5a2b40 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e5a2f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e862f50 .functor XOR 1, L_0x55d44e863990, L_0x55d44e863ac0, C4<0>, C4<0>;
L_0x55d44e862940 .functor XOR 1, L_0x55d44e862f50, L_0x55d44e863bf0, C4<0>, C4<0>;
L_0x55d44e8634f0 .functor AND 1, L_0x55d44e863990, L_0x55d44e863ac0, C4<1>, C4<1>;
L_0x55d44e863600 .functor AND 1, L_0x55d44e863990, L_0x55d44e863bf0, C4<1>, C4<1>;
L_0x55d44e8636c0 .functor OR 1, L_0x55d44e8634f0, L_0x55d44e863600, C4<0>, C4<0>;
L_0x55d44e8637d0 .functor AND 1, L_0x55d44e863bf0, L_0x55d44e863ac0, C4<1>, C4<1>;
L_0x55d44e863880 .functor OR 1, L_0x55d44e8636c0, L_0x55d44e8637d0, C4<0>, C4<0>;
v0x55d44dd4fab0_0 .net *"_s0", 0 0, L_0x55d44e862f50;  1 drivers
v0x55d44dd55980_0 .net *"_s10", 0 0, L_0x55d44e8637d0;  1 drivers
v0x55d44dd52a30_0 .net *"_s4", 0 0, L_0x55d44e8634f0;  1 drivers
v0x55d44dd52af0_0 .net *"_s6", 0 0, L_0x55d44e863600;  1 drivers
v0x55d44dd26530_0 .net *"_s8", 0 0, L_0x55d44e8636c0;  1 drivers
v0x55d44dd4c290_0 .net "a", 0 0, L_0x55d44e863990;  1 drivers
v0x55d44dd4c350_0 .net "b", 0 0, L_0x55d44e863ac0;  1 drivers
v0x55d44dd4bb50_0 .net "ca", 0 0, L_0x55d44e863880;  1 drivers
v0x55d44dd4bc10_0 .net "cin", 0 0, L_0x55d44e863bf0;  1 drivers
v0x55d44dd25f50_0 .net "sum", 0 0, L_0x55d44e862940;  1 drivers
S_0x55d44e53bd80 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e5a2f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e863d20 .functor XOR 1, L_0x55d44e864200, L_0x55d44e864330, C4<0>, C4<0>;
L_0x55d44e863d90 .functor XOR 1, L_0x55d44e863d20, L_0x55d44e864460, C4<0>, C4<0>;
L_0x55d44e863e00 .functor AND 1, L_0x55d44e864200, L_0x55d44e864330, C4<1>, C4<1>;
L_0x55d44e863e70 .functor AND 1, L_0x55d44e864200, L_0x55d44e864460, C4<1>, C4<1>;
L_0x55d44e863f30 .functor OR 1, L_0x55d44e863e00, L_0x55d44e863e70, C4<0>, C4<0>;
L_0x55d44e864040 .functor AND 1, L_0x55d44e864460, L_0x55d44e864330, C4<1>, C4<1>;
L_0x55d44e8640f0 .functor OR 1, L_0x55d44e863f30, L_0x55d44e864040, C4<0>, C4<0>;
v0x55d44dd3f800_0 .net *"_s0", 0 0, L_0x55d44e863d20;  1 drivers
v0x55d44dd3f200_0 .net *"_s10", 0 0, L_0x55d44e864040;  1 drivers
v0x55d44dd32eb0_0 .net *"_s4", 0 0, L_0x55d44e863e00;  1 drivers
v0x55d44dd32f70_0 .net *"_s6", 0 0, L_0x55d44e863e70;  1 drivers
v0x55d44dd328b0_0 .net *"_s8", 0 0, L_0x55d44e863f30;  1 drivers
v0x55d44dd25c50_0 .net "a", 0 0, L_0x55d44e864200;  1 drivers
v0x55d44dd25d10_0 .net "b", 0 0, L_0x55d44e864330;  1 drivers
v0x55d44dd42550_0 .net "ca", 0 0, L_0x55d44e8640f0;  1 drivers
v0x55d44dd42610_0 .net "cin", 0 0, L_0x55d44e864460;  1 drivers
v0x55d44dd4b560_0 .net "sum", 0 0, L_0x55d44e863d90;  1 drivers
S_0x55d44e56f0f0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e5a2f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8645d0 .functor XOR 1, L_0x55d44e864ba0, L_0x55d44e864cd0, C4<0>, C4<0>;
L_0x55d44e864640 .functor XOR 1, L_0x55d44e8645d0, L_0x55d44e864e50, C4<0>, C4<0>;
L_0x55d44e864700 .functor AND 1, L_0x55d44e864ba0, L_0x55d44e864cd0, C4<1>, C4<1>;
L_0x55d44e864810 .functor AND 1, L_0x55d44e864ba0, L_0x55d44e864e50, C4<1>, C4<1>;
L_0x55d44e8648d0 .functor OR 1, L_0x55d44e864700, L_0x55d44e864810, C4<0>, C4<0>;
L_0x55d44e8649e0 .functor AND 1, L_0x55d44e864e50, L_0x55d44e864cd0, C4<1>, C4<1>;
L_0x55d44e864a90 .functor OR 1, L_0x55d44e8648d0, L_0x55d44e8649e0, C4<0>, C4<0>;
v0x55d44dd48420_0 .net *"_s0", 0 0, L_0x55d44e8645d0;  1 drivers
v0x55d44dd454d0_0 .net *"_s10", 0 0, L_0x55d44e8649e0;  1 drivers
v0x55d44dd35c00_0 .net *"_s4", 0 0, L_0x55d44e864700;  1 drivers
v0x55d44dd35cc0_0 .net *"_s6", 0 0, L_0x55d44e864810;  1 drivers
v0x55d44dd3eb60_0 .net *"_s8", 0 0, L_0x55d44e8648d0;  1 drivers
v0x55d44dd3bad0_0 .net "a", 0 0, L_0x55d44e864ba0;  1 drivers
v0x55d44dd3bb90_0 .net "b", 0 0, L_0x55d44e864cd0;  1 drivers
v0x55d44dd38b80_0 .net "ca", 0 0, L_0x55d44e864a90;  1 drivers
v0x55d44dd38c40_0 .net "cin", 0 0, L_0x55d44e864e50;  1 drivers
v0x55d44dd29360_0 .net "sum", 0 0, L_0x55d44e864640;  1 drivers
S_0x55d44e57bae0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e5a2f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e864f80 .functor XOR 1, L_0x55d44e865420, L_0x55d44e8655e0, C4<0>, C4<0>;
L_0x55d44e864ff0 .functor XOR 1, L_0x55d44e864f80, L_0x55d44e8657a0, C4<0>, C4<0>;
L_0x55d44e865060 .functor AND 1, L_0x55d44e865420, L_0x55d44e8655e0, C4<1>, C4<1>;
L_0x55d44e8650d0 .functor AND 1, L_0x55d44e865420, L_0x55d44e8657a0, C4<1>, C4<1>;
L_0x55d44e865190 .functor OR 1, L_0x55d44e865060, L_0x55d44e8650d0, C4<0>, C4<0>;
L_0x55d44e8652a0 .functor AND 1, L_0x55d44e8657a0, L_0x55d44e8655e0, C4<1>, C4<1>;
L_0x55d44e865310 .functor OR 1, L_0x55d44e865190, L_0x55d44e8652a0, C4<0>, C4<0>;
v0x55d44dd32210_0 .net *"_s0", 0 0, L_0x55d44e864f80;  1 drivers
v0x55d44dd2f180_0 .net *"_s10", 0 0, L_0x55d44e8652a0;  1 drivers
v0x55d44dd2c230_0 .net *"_s4", 0 0, L_0x55d44e865060;  1 drivers
v0x55d44dd2c2f0_0 .net *"_s6", 0 0, L_0x55d44e8650d0;  1 drivers
v0x55d44dd1c870_0 .net *"_s8", 0 0, L_0x55d44e865190;  1 drivers
v0x55d44dd22740_0 .net "a", 0 0, L_0x55d44e865420;  1 drivers
v0x55d44dd22800_0 .net "b", 0 0, L_0x55d44e8655e0;  1 drivers
v0x55d44dd1f7f0_0 .net "ca", 0 0, L_0x55d44e865310;  1 drivers
v0x55d44dd1f8b0_0 .net "cin", 0 0, L_0x55d44e8657a0;  1 drivers
v0x55d44dce5bb0_0 .net "sum", 0 0, L_0x55d44e864ff0;  1 drivers
S_0x55d44e57b1e0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44e5b07f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dcd7f80_0 .net "a", 3 0, L_0x55d44e868570;  1 drivers
v0x55d44dccbc30_0 .net "b", 3 0, L_0x55d44e868660;  1 drivers
v0x55d44dccb630_0 .net "ca", 3 0, L_0x55d44e868400;  1 drivers
v0x55d44dccb6f0_0 .net "cin", 3 0, L_0x55d44e868750;  1 drivers
v0x55d44dcbe9d0_0 .net "sum", 3 0, L_0x55d44e868360;  1 drivers
L_0x55d44e866320 .part L_0x55d44e868570, 0, 1;
L_0x55d44e866450 .part L_0x55d44e868660, 0, 1;
L_0x55d44e866580 .part L_0x55d44e868750, 0, 1;
L_0x55d44e866b90 .part L_0x55d44e868570, 1, 1;
L_0x55d44e866cc0 .part L_0x55d44e868660, 1, 1;
L_0x55d44e866df0 .part L_0x55d44e868750, 1, 1;
L_0x55d44e867530 .part L_0x55d44e868570, 2, 1;
L_0x55d44e867660 .part L_0x55d44e868660, 2, 1;
L_0x55d44e8677e0 .part L_0x55d44e868750, 2, 1;
L_0x55d44e867db0 .part L_0x55d44e868570, 3, 1;
L_0x55d44e867f70 .part L_0x55d44e868660, 3, 1;
L_0x55d44e868130 .part L_0x55d44e868750, 3, 1;
L_0x55d44e868360 .concat8 [ 1 1 1 1], L_0x55d44e865dc0, L_0x55d44e866720, L_0x55d44e866fd0, L_0x55d44e867980;
L_0x55d44e868400 .concat8 [ 1 1 1 1], L_0x55d44e866210, L_0x55d44e866a80, L_0x55d44e867420, L_0x55d44e867ca0;
S_0x55d44e5488a0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e57b1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e865960 .functor XOR 1, L_0x55d44e866320, L_0x55d44e866450, C4<0>, C4<0>;
L_0x55d44e865dc0 .functor XOR 1, L_0x55d44e865960, L_0x55d44e866580, C4<0>, C4<0>;
L_0x55d44e865e80 .functor AND 1, L_0x55d44e866320, L_0x55d44e866450, C4<1>, C4<1>;
L_0x55d44e865f90 .functor AND 1, L_0x55d44e866320, L_0x55d44e866580, C4<1>, C4<1>;
L_0x55d44e866050 .functor OR 1, L_0x55d44e865e80, L_0x55d44e865f90, C4<0>, C4<0>;
L_0x55d44e866160 .functor AND 1, L_0x55d44e866580, L_0x55d44e866450, C4<1>, C4<1>;
L_0x55d44e866210 .functor OR 1, L_0x55d44e866050, L_0x55d44e866160, C4<0>, C4<0>;
v0x55d44dd18250_0 .net *"_s0", 0 0, L_0x55d44e865960;  1 drivers
v0x55d44dd17b10_0 .net *"_s10", 0 0, L_0x55d44e866160;  1 drivers
v0x55d44dcf1e60_0 .net *"_s4", 0 0, L_0x55d44e865e80;  1 drivers
v0x55d44dcf1f20_0 .net *"_s6", 0 0, L_0x55d44e865f90;  1 drivers
v0x55d44dd0b7c0_0 .net *"_s8", 0 0, L_0x55d44e866050;  1 drivers
v0x55d44dd0b1c0_0 .net "a", 0 0, L_0x55d44e866320;  1 drivers
v0x55d44dd0b280_0 .net "b", 0 0, L_0x55d44e866450;  1 drivers
v0x55d44dcfee70_0 .net "ca", 0 0, L_0x55d44e866210;  1 drivers
v0x55d44dcfef30_0 .net "cin", 0 0, L_0x55d44e866580;  1 drivers
v0x55d44dcfe920_0 .net "sum", 0 0, L_0x55d44e865dc0;  1 drivers
S_0x55d44e547fa0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e57b1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8666b0 .functor XOR 1, L_0x55d44e866b90, L_0x55d44e866cc0, C4<0>, C4<0>;
L_0x55d44e866720 .functor XOR 1, L_0x55d44e8666b0, L_0x55d44e866df0, C4<0>, C4<0>;
L_0x55d44e866790 .functor AND 1, L_0x55d44e866b90, L_0x55d44e866cc0, C4<1>, C4<1>;
L_0x55d44e866800 .functor AND 1, L_0x55d44e866b90, L_0x55d44e866df0, C4<1>, C4<1>;
L_0x55d44e8668c0 .functor OR 1, L_0x55d44e866790, L_0x55d44e866800, C4<0>, C4<0>;
L_0x55d44e8669d0 .functor AND 1, L_0x55d44e866df0, L_0x55d44e866cc0, C4<1>, C4<1>;
L_0x55d44e866a80 .functor OR 1, L_0x55d44e8668c0, L_0x55d44e8669d0, C4<0>, C4<0>;
v0x55d44dcf1c10_0 .net *"_s0", 0 0, L_0x55d44e8666b0;  1 drivers
v0x55d44dd0e510_0 .net *"_s10", 0 0, L_0x55d44e8669d0;  1 drivers
v0x55d44dd17470_0 .net *"_s4", 0 0, L_0x55d44e866790;  1 drivers
v0x55d44dd17530_0 .net *"_s6", 0 0, L_0x55d44e866800;  1 drivers
v0x55d44dd143e0_0 .net *"_s8", 0 0, L_0x55d44e8668c0;  1 drivers
v0x55d44dd11490_0 .net "a", 0 0, L_0x55d44e866b90;  1 drivers
v0x55d44dd11550_0 .net "b", 0 0, L_0x55d44e866cc0;  1 drivers
v0x55d44dd01bc0_0 .net "ca", 0 0, L_0x55d44e866a80;  1 drivers
v0x55d44dd01c80_0 .net "cin", 0 0, L_0x55d44e866df0;  1 drivers
v0x55d44dd0abd0_0 .net "sum", 0 0, L_0x55d44e866720;  1 drivers
S_0x55d44e507e70 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e57b1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e866f60 .functor XOR 1, L_0x55d44e867530, L_0x55d44e867660, C4<0>, C4<0>;
L_0x55d44e866fd0 .functor XOR 1, L_0x55d44e866f60, L_0x55d44e8677e0, C4<0>, C4<0>;
L_0x55d44e867090 .functor AND 1, L_0x55d44e867530, L_0x55d44e867660, C4<1>, C4<1>;
L_0x55d44e8671a0 .functor AND 1, L_0x55d44e867530, L_0x55d44e8677e0, C4<1>, C4<1>;
L_0x55d44e867260 .functor OR 1, L_0x55d44e867090, L_0x55d44e8671a0, C4<0>, C4<0>;
L_0x55d44e867370 .functor AND 1, L_0x55d44e8677e0, L_0x55d44e867660, C4<1>, C4<1>;
L_0x55d44e867420 .functor OR 1, L_0x55d44e867260, L_0x55d44e867370, C4<0>, C4<0>;
v0x55d44dd07a90_0 .net *"_s0", 0 0, L_0x55d44e866f60;  1 drivers
v0x55d44dd04b40_0 .net *"_s10", 0 0, L_0x55d44e867370;  1 drivers
v0x55d44dcf5270_0 .net *"_s4", 0 0, L_0x55d44e867090;  1 drivers
v0x55d44dcf5330_0 .net *"_s6", 0 0, L_0x55d44e8671a0;  1 drivers
v0x55d44dcfe1d0_0 .net *"_s8", 0 0, L_0x55d44e867260;  1 drivers
v0x55d44dcfb140_0 .net "a", 0 0, L_0x55d44e867530;  1 drivers
v0x55d44dcfb200_0 .net "b", 0 0, L_0x55d44e867660;  1 drivers
v0x55d44dcf81f0_0 .net "ca", 0 0, L_0x55d44e867420;  1 drivers
v0x55d44dcf82b0_0 .net "cin", 0 0, L_0x55d44e8677e0;  1 drivers
v0x55d44dce88e0_0 .net "sum", 0 0, L_0x55d44e866fd0;  1 drivers
S_0x55d44e514860 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e57b1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e867910 .functor XOR 1, L_0x55d44e867db0, L_0x55d44e867f70, C4<0>, C4<0>;
L_0x55d44e867980 .functor XOR 1, L_0x55d44e867910, L_0x55d44e868130, C4<0>, C4<0>;
L_0x55d44e8679f0 .functor AND 1, L_0x55d44e867db0, L_0x55d44e867f70, C4<1>, C4<1>;
L_0x55d44e867a60 .functor AND 1, L_0x55d44e867db0, L_0x55d44e868130, C4<1>, C4<1>;
L_0x55d44e867b20 .functor OR 1, L_0x55d44e8679f0, L_0x55d44e867a60, C4<0>, C4<0>;
L_0x55d44e867c30 .functor AND 1, L_0x55d44e868130, L_0x55d44e867f70, C4<1>, C4<1>;
L_0x55d44e867ca0 .functor OR 1, L_0x55d44e867b20, L_0x55d44e867c30, C4<0>, C4<0>;
v0x55d44dcee700_0 .net *"_s0", 0 0, L_0x55d44e867910;  1 drivers
v0x55d44dceb7b0_0 .net *"_s10", 0 0, L_0x55d44e867c30;  1 drivers
v0x55d44dcbf2b0_0 .net *"_s4", 0 0, L_0x55d44e8679f0;  1 drivers
v0x55d44dcbf370_0 .net *"_s6", 0 0, L_0x55d44e867a60;  1 drivers
v0x55d44dce5010_0 .net *"_s8", 0 0, L_0x55d44e867b20;  1 drivers
v0x55d44dce48d0_0 .net "a", 0 0, L_0x55d44e867db0;  1 drivers
v0x55d44dce4990_0 .net "b", 0 0, L_0x55d44e867f70;  1 drivers
v0x55d44dcbec20_0 .net "ca", 0 0, L_0x55d44e867ca0;  1 drivers
v0x55d44dcbece0_0 .net "cin", 0 0, L_0x55d44e868130;  1 drivers
v0x55d44dcd8630_0 .net "sum", 0 0, L_0x55d44e867980;  1 drivers
S_0x55d44e513f60 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44e5b07f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dca25c0_0 .net "a", 3 0, L_0x55d44e86b030;  1 drivers
v0x55d44dc96270_0 .net "b", 3 0, L_0x55d44e86b0d0;  1 drivers
v0x55d44dc95c70_0 .net "ca", 3 0, L_0x55d44e86aec0;  1 drivers
v0x55d44dc95d30_0 .net "cin", 3 0, L_0x55d44e86b1c0;  1 drivers
v0x55d44dc89010_0 .net "sum", 3 0, L_0x55d44e86ae20;  1 drivers
L_0x55d44e868de0 .part L_0x55d44e86b030, 0, 1;
L_0x55d44e868f10 .part L_0x55d44e86b0d0, 0, 1;
L_0x55d44e869040 .part L_0x55d44e86b1c0, 0, 1;
L_0x55d44e869650 .part L_0x55d44e86b030, 1, 1;
L_0x55d44e869780 .part L_0x55d44e86b0d0, 1, 1;
L_0x55d44e8698b0 .part L_0x55d44e86b1c0, 1, 1;
L_0x55d44e869ff0 .part L_0x55d44e86b030, 2, 1;
L_0x55d44e86a120 .part L_0x55d44e86b0d0, 2, 1;
L_0x55d44e86a2a0 .part L_0x55d44e86b1c0, 2, 1;
L_0x55d44e86a870 .part L_0x55d44e86b030, 3, 1;
L_0x55d44e86aa30 .part L_0x55d44e86b0d0, 3, 1;
L_0x55d44e86abf0 .part L_0x55d44e86b1c0, 3, 1;
L_0x55d44e86ae20 .concat8 [ 1 1 1 1], L_0x55d44e868880, L_0x55d44e8691e0, L_0x55d44e869a90, L_0x55d44e86a440;
L_0x55d44e86aec0 .concat8 [ 1 1 1 1], L_0x55d44e868cd0, L_0x55d44e869540, L_0x55d44e869ee0, L_0x55d44e86a760;
S_0x55d44e4e1620 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e513f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8682f0 .functor XOR 1, L_0x55d44e868de0, L_0x55d44e868f10, C4<0>, C4<0>;
L_0x55d44e868880 .functor XOR 1, L_0x55d44e8682f0, L_0x55d44e869040, C4<0>, C4<0>;
L_0x55d44e868940 .functor AND 1, L_0x55d44e868de0, L_0x55d44e868f10, C4<1>, C4<1>;
L_0x55d44e868a50 .functor AND 1, L_0x55d44e868de0, L_0x55d44e869040, C4<1>, C4<1>;
L_0x55d44e868b10 .functor OR 1, L_0x55d44e868940, L_0x55d44e868a50, C4<0>, C4<0>;
L_0x55d44e868c20 .functor AND 1, L_0x55d44e869040, L_0x55d44e868f10, C4<1>, C4<1>;
L_0x55d44e868cd0 .functor OR 1, L_0x55d44e868b10, L_0x55d44e868c20, C4<0>, C4<0>;
v0x55d44dcdb2d0_0 .net *"_s0", 0 0, L_0x55d44e8682f0;  1 drivers
v0x55d44dce4230_0 .net *"_s10", 0 0, L_0x55d44e868c20;  1 drivers
v0x55d44dce11a0_0 .net *"_s4", 0 0, L_0x55d44e868940;  1 drivers
v0x55d44dce1260_0 .net *"_s6", 0 0, L_0x55d44e868a50;  1 drivers
v0x55d44dcde250_0 .net *"_s8", 0 0, L_0x55d44e868b10;  1 drivers
v0x55d44dcce980_0 .net "a", 0 0, L_0x55d44e868de0;  1 drivers
v0x55d44dccea40_0 .net "b", 0 0, L_0x55d44e868f10;  1 drivers
v0x55d44dcd78e0_0 .net "ca", 0 0, L_0x55d44e868cd0;  1 drivers
v0x55d44dcd79a0_0 .net "cin", 0 0, L_0x55d44e869040;  1 drivers
v0x55d44dcd4900_0 .net "sum", 0 0, L_0x55d44e868880;  1 drivers
S_0x55d44e4e0d20 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e513f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e869170 .functor XOR 1, L_0x55d44e869650, L_0x55d44e869780, C4<0>, C4<0>;
L_0x55d44e8691e0 .functor XOR 1, L_0x55d44e869170, L_0x55d44e8698b0, C4<0>, C4<0>;
L_0x55d44e869250 .functor AND 1, L_0x55d44e869650, L_0x55d44e869780, C4<1>, C4<1>;
L_0x55d44e8692c0 .functor AND 1, L_0x55d44e869650, L_0x55d44e8698b0, C4<1>, C4<1>;
L_0x55d44e869380 .functor OR 1, L_0x55d44e869250, L_0x55d44e8692c0, C4<0>, C4<0>;
L_0x55d44e869490 .functor AND 1, L_0x55d44e8698b0, L_0x55d44e869780, C4<1>, C4<1>;
L_0x55d44e869540 .functor OR 1, L_0x55d44e869380, L_0x55d44e869490, C4<0>, C4<0>;
v0x55d44dcd1900_0 .net *"_s0", 0 0, L_0x55d44e869170;  1 drivers
v0x55d44dcc2030_0 .net *"_s10", 0 0, L_0x55d44e869490;  1 drivers
v0x55d44dccaf90_0 .net *"_s4", 0 0, L_0x55d44e869250;  1 drivers
v0x55d44dccb050_0 .net *"_s6", 0 0, L_0x55d44e8692c0;  1 drivers
v0x55d44dcc7f00_0 .net *"_s8", 0 0, L_0x55d44e869380;  1 drivers
v0x55d44dcc4fb0_0 .net "a", 0 0, L_0x55d44e869650;  1 drivers
v0x55d44dcc5070_0 .net "b", 0 0, L_0x55d44e869780;  1 drivers
v0x55d44dcb55f0_0 .net "ca", 0 0, L_0x55d44e869540;  1 drivers
v0x55d44dcb56b0_0 .net "cin", 0 0, L_0x55d44e8698b0;  1 drivers
v0x55d44dcbb570_0 .net "sum", 0 0, L_0x55d44e8691e0;  1 drivers
S_0x55d44e4d2ca0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e513f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e869a20 .functor XOR 1, L_0x55d44e869ff0, L_0x55d44e86a120, C4<0>, C4<0>;
L_0x55d44e869a90 .functor XOR 1, L_0x55d44e869a20, L_0x55d44e86a2a0, C4<0>, C4<0>;
L_0x55d44e869b50 .functor AND 1, L_0x55d44e869ff0, L_0x55d44e86a120, C4<1>, C4<1>;
L_0x55d44e869c60 .functor AND 1, L_0x55d44e869ff0, L_0x55d44e86a2a0, C4<1>, C4<1>;
L_0x55d44e869d20 .functor OR 1, L_0x55d44e869b50, L_0x55d44e869c60, C4<0>, C4<0>;
L_0x55d44e869e30 .functor AND 1, L_0x55d44e86a2a0, L_0x55d44e86a120, C4<1>, C4<1>;
L_0x55d44e869ee0 .functor OR 1, L_0x55d44e869d20, L_0x55d44e869e30, C4<0>, C4<0>;
v0x55d44dcb8570_0 .net *"_s0", 0 0, L_0x55d44e869a20;  1 drivers
v0x55d44dc492a0_0 .net *"_s10", 0 0, L_0x55d44e869e30;  1 drivers
v0x55d44dcb0e70_0 .net *"_s4", 0 0, L_0x55d44e869b50;  1 drivers
v0x55d44dcb0f30_0 .net *"_s6", 0 0, L_0x55d44e869c60;  1 drivers
v0x55d44dcb0b60_0 .net *"_s8", 0 0, L_0x55d44e869d20;  1 drivers
v0x55d44dc49b50_0 .net "a", 0 0, L_0x55d44e869ff0;  1 drivers
v0x55d44dc49c10_0 .net "b", 0 0, L_0x55d44e86a120;  1 drivers
v0x55d44dc494f0_0 .net "ca", 0 0, L_0x55d44e869ee0;  1 drivers
v0x55d44dc495b0_0 .net "cin", 0 0, L_0x55d44e86a2a0;  1 drivers
v0x55d44dc7c910_0 .net "sum", 0 0, L_0x55d44e869a90;  1 drivers
S_0x55d44e46ba90 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e513f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e86a3d0 .functor XOR 1, L_0x55d44e86a870, L_0x55d44e86aa30, C4<0>, C4<0>;
L_0x55d44e86a440 .functor XOR 1, L_0x55d44e86a3d0, L_0x55d44e86abf0, C4<0>, C4<0>;
L_0x55d44e86a4b0 .functor AND 1, L_0x55d44e86a870, L_0x55d44e86aa30, C4<1>, C4<1>;
L_0x55d44e86a520 .functor AND 1, L_0x55d44e86a870, L_0x55d44e86abf0, C4<1>, C4<1>;
L_0x55d44e86a5e0 .functor OR 1, L_0x55d44e86a4b0, L_0x55d44e86a520, C4<0>, C4<0>;
L_0x55d44e86a6f0 .functor AND 1, L_0x55d44e86abf0, L_0x55d44e86aa30, C4<1>, C4<1>;
L_0x55d44e86a760 .functor OR 1, L_0x55d44e86a5e0, L_0x55d44e86a6f0, C4<0>, C4<0>;
v0x55d44dcb0180_0 .net *"_s0", 0 0, L_0x55d44e86a3d0;  1 drivers
v0x55d44dcafa80_0 .net *"_s10", 0 0, L_0x55d44e86a6f0;  1 drivers
v0x55d44dc898f0_0 .net *"_s4", 0 0, L_0x55d44e86a4b0;  1 drivers
v0x55d44dc899b0_0 .net *"_s6", 0 0, L_0x55d44e86a520;  1 drivers
v0x55d44dcaf650_0 .net *"_s8", 0 0, L_0x55d44e86a5e0;  1 drivers
v0x55d44dcaef10_0 .net "a", 0 0, L_0x55d44e86a870;  1 drivers
v0x55d44dcaefd0_0 .net "b", 0 0, L_0x55d44e86aa30;  1 drivers
v0x55d44dc89260_0 .net "ca", 0 0, L_0x55d44e86a760;  1 drivers
v0x55d44dc89320_0 .net "cin", 0 0, L_0x55d44e86abf0;  1 drivers
v0x55d44dca2c70_0 .net "sum", 0 0, L_0x55d44e86a440;  1 drivers
S_0x55d44e49ee00 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44e5b07f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dc65d70_0 .net "a", 3 0, L_0x55d44e86d9d0;  1 drivers
v0x55d44dc6ecd0_0 .net "b", 3 0, L_0x55d44e86db00;  1 drivers
v0x55d44dc6bc40_0 .net "ca", 3 0, L_0x55d44e86d860;  1 drivers
v0x55d44dc6bd00_0 .net "cin", 3 0, L_0x55d44e86dc30;  1 drivers
v0x55d44dc68cf0_0 .net "sum", 3 0, L_0x55d44e86d7c0;  1 drivers
L_0x55d44e86b780 .part L_0x55d44e86d9d0, 0, 1;
L_0x55d44e86b8b0 .part L_0x55d44e86db00, 0, 1;
L_0x55d44e86b9e0 .part L_0x55d44e86dc30, 0, 1;
L_0x55d44e86bff0 .part L_0x55d44e86d9d0, 1, 1;
L_0x55d44e86c120 .part L_0x55d44e86db00, 1, 1;
L_0x55d44e86c250 .part L_0x55d44e86dc30, 1, 1;
L_0x55d44e86c990 .part L_0x55d44e86d9d0, 2, 1;
L_0x55d44e86cac0 .part L_0x55d44e86db00, 2, 1;
L_0x55d44e86cc40 .part L_0x55d44e86dc30, 2, 1;
L_0x55d44e86d210 .part L_0x55d44e86d9d0, 3, 1;
L_0x55d44e86d3d0 .part L_0x55d44e86db00, 3, 1;
L_0x55d44e86d590 .part L_0x55d44e86dc30, 3, 1;
L_0x55d44e86d7c0 .concat8 [ 1 1 1 1], L_0x55d44e86b260, L_0x55d44e86bb80, L_0x55d44e86c430, L_0x55d44e86cde0;
L_0x55d44e86d860 .concat8 [ 1 1 1 1], L_0x55d44e86b670, L_0x55d44e86bee0, L_0x55d44e86c880, L_0x55d44e86d100;
S_0x55d44e4ab7f0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e49ee00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e86adb0 .functor XOR 1, L_0x55d44e86b780, L_0x55d44e86b8b0, C4<0>, C4<0>;
L_0x55d44e86b260 .functor XOR 1, L_0x55d44e86adb0, L_0x55d44e86b9e0, C4<0>, C4<0>;
L_0x55d44e86b320 .functor AND 1, L_0x55d44e86b780, L_0x55d44e86b8b0, C4<1>, C4<1>;
L_0x55d44e86b430 .functor AND 1, L_0x55d44e86b780, L_0x55d44e86b9e0, C4<1>, C4<1>;
L_0x55d44e86b4f0 .functor OR 1, L_0x55d44e86b320, L_0x55d44e86b430, C4<0>, C4<0>;
L_0x55d44e86b600 .functor AND 1, L_0x55d44e86b9e0, L_0x55d44e86b8b0, C4<1>, C4<1>;
L_0x55d44e86b670 .functor OR 1, L_0x55d44e86b4f0, L_0x55d44e86b600, C4<0>, C4<0>;
v0x55d44dca5910_0 .net *"_s0", 0 0, L_0x55d44e86adb0;  1 drivers
v0x55d44dcae870_0 .net *"_s10", 0 0, L_0x55d44e86b600;  1 drivers
v0x55d44dcab7e0_0 .net *"_s4", 0 0, L_0x55d44e86b320;  1 drivers
v0x55d44dcab8a0_0 .net *"_s6", 0 0, L_0x55d44e86b430;  1 drivers
v0x55d44dca8890_0 .net *"_s8", 0 0, L_0x55d44e86b4f0;  1 drivers
v0x55d44dc98fc0_0 .net "a", 0 0, L_0x55d44e86b780;  1 drivers
v0x55d44dc99080_0 .net "b", 0 0, L_0x55d44e86b8b0;  1 drivers
v0x55d44dca1f20_0 .net "ca", 0 0, L_0x55d44e86b670;  1 drivers
v0x55d44dca1fe0_0 .net "cin", 0 0, L_0x55d44e86b9e0;  1 drivers
v0x55d44dc9ef40_0 .net "sum", 0 0, L_0x55d44e86b260;  1 drivers
S_0x55d44e4aaef0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e49ee00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e86bb10 .functor XOR 1, L_0x55d44e86bff0, L_0x55d44e86c120, C4<0>, C4<0>;
L_0x55d44e86bb80 .functor XOR 1, L_0x55d44e86bb10, L_0x55d44e86c250, C4<0>, C4<0>;
L_0x55d44e86bbf0 .functor AND 1, L_0x55d44e86bff0, L_0x55d44e86c120, C4<1>, C4<1>;
L_0x55d44e86bc60 .functor AND 1, L_0x55d44e86bff0, L_0x55d44e86c250, C4<1>, C4<1>;
L_0x55d44e86bd20 .functor OR 1, L_0x55d44e86bbf0, L_0x55d44e86bc60, C4<0>, C4<0>;
L_0x55d44e86be30 .functor AND 1, L_0x55d44e86c250, L_0x55d44e86c120, C4<1>, C4<1>;
L_0x55d44e86bee0 .functor OR 1, L_0x55d44e86bd20, L_0x55d44e86be30, C4<0>, C4<0>;
v0x55d44dc9bf40_0 .net *"_s0", 0 0, L_0x55d44e86bb10;  1 drivers
v0x55d44dc8c670_0 .net *"_s10", 0 0, L_0x55d44e86be30;  1 drivers
v0x55d44dc955d0_0 .net *"_s4", 0 0, L_0x55d44e86bbf0;  1 drivers
v0x55d44dc95690_0 .net *"_s6", 0 0, L_0x55d44e86bc60;  1 drivers
v0x55d44dc92540_0 .net *"_s8", 0 0, L_0x55d44e86bd20;  1 drivers
v0x55d44dc8f5f0_0 .net "a", 0 0, L_0x55d44e86bff0;  1 drivers
v0x55d44dc8f6b0_0 .net "b", 0 0, L_0x55d44e86c120;  1 drivers
v0x55d44dc7fc30_0 .net "ca", 0 0, L_0x55d44e86bee0;  1 drivers
v0x55d44dc7fcf0_0 .net "cin", 0 0, L_0x55d44e86c250;  1 drivers
v0x55d44dc85bb0_0 .net "sum", 0 0, L_0x55d44e86bb80;  1 drivers
S_0x55d44e4785b0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e49ee00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e86c3c0 .functor XOR 1, L_0x55d44e86c990, L_0x55d44e86cac0, C4<0>, C4<0>;
L_0x55d44e86c430 .functor XOR 1, L_0x55d44e86c3c0, L_0x55d44e86cc40, C4<0>, C4<0>;
L_0x55d44e86c4f0 .functor AND 1, L_0x55d44e86c990, L_0x55d44e86cac0, C4<1>, C4<1>;
L_0x55d44e86c600 .functor AND 1, L_0x55d44e86c990, L_0x55d44e86cc40, C4<1>, C4<1>;
L_0x55d44e86c6c0 .functor OR 1, L_0x55d44e86c4f0, L_0x55d44e86c600, C4<0>, C4<0>;
L_0x55d44e86c7d0 .functor AND 1, L_0x55d44e86cc40, L_0x55d44e86cac0, C4<1>, C4<1>;
L_0x55d44e86c880 .functor OR 1, L_0x55d44e86c6c0, L_0x55d44e86c7d0, C4<0>, C4<0>;
v0x55d44dc82bb0_0 .net *"_s0", 0 0, L_0x55d44e86c3c0;  1 drivers
v0x55d44dc566a0_0 .net *"_s10", 0 0, L_0x55d44e86c7d0;  1 drivers
v0x55d44dc7c400_0 .net *"_s4", 0 0, L_0x55d44e86c4f0;  1 drivers
v0x55d44dc7c4c0_0 .net *"_s6", 0 0, L_0x55d44e86c600;  1 drivers
v0x55d44dc7bcc0_0 .net *"_s8", 0 0, L_0x55d44e86c6c0;  1 drivers
v0x55d44dc56010_0 .net "a", 0 0, L_0x55d44e86c990;  1 drivers
v0x55d44dc560d0_0 .net "b", 0 0, L_0x55d44e86cac0;  1 drivers
v0x55d44dc6f970_0 .net "ca", 0 0, L_0x55d44e86c880;  1 drivers
v0x55d44dc6fa30_0 .net "cin", 0 0, L_0x55d44e86cc40;  1 drivers
v0x55d44dc6f420_0 .net "sum", 0 0, L_0x55d44e86c430;  1 drivers
S_0x55d44e477cb0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e49ee00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e86cd70 .functor XOR 1, L_0x55d44e86d210, L_0x55d44e86d3d0, C4<0>, C4<0>;
L_0x55d44e86cde0 .functor XOR 1, L_0x55d44e86cd70, L_0x55d44e86d590, C4<0>, C4<0>;
L_0x55d44e86ce50 .functor AND 1, L_0x55d44e86d210, L_0x55d44e86d3d0, C4<1>, C4<1>;
L_0x55d44e86cec0 .functor AND 1, L_0x55d44e86d210, L_0x55d44e86d590, C4<1>, C4<1>;
L_0x55d44e86cf80 .functor OR 1, L_0x55d44e86ce50, L_0x55d44e86cec0, C4<0>, C4<0>;
L_0x55d44e86d090 .functor AND 1, L_0x55d44e86d590, L_0x55d44e86d3d0, C4<1>, C4<1>;
L_0x55d44e86d100 .functor OR 1, L_0x55d44e86cf80, L_0x55d44e86d090, C4<0>, C4<0>;
v0x55d44dc63020_0 .net *"_s0", 0 0, L_0x55d44e86cd70;  1 drivers
v0x55d44dc62a20_0 .net *"_s10", 0 0, L_0x55d44e86d090;  1 drivers
v0x55d44dc55dc0_0 .net *"_s4", 0 0, L_0x55d44e86ce50;  1 drivers
v0x55d44dc55e80_0 .net *"_s6", 0 0, L_0x55d44e86cec0;  1 drivers
v0x55d44dc726c0_0 .net *"_s8", 0 0, L_0x55d44e86cf80;  1 drivers
v0x55d44dc7b620_0 .net "a", 0 0, L_0x55d44e86d210;  1 drivers
v0x55d44dc7b6e0_0 .net "b", 0 0, L_0x55d44e86d3d0;  1 drivers
v0x55d44dc78590_0 .net "ca", 0 0, L_0x55d44e86d100;  1 drivers
v0x55d44dc78650_0 .net "cin", 0 0, L_0x55d44e86d590;  1 drivers
v0x55d44dc756f0_0 .net "sum", 0 0, L_0x55d44e86cde0;  1 drivers
S_0x55d44e437b80 .scope module, "FA_1" "thirtBitAdder" 5 14, 6 3 0, S_0x55d44d32e8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44da597c0_0 .net "a", 31 0, L_0x55d44e884830;  1 drivers
v0x55d44da56730_0 .net "b", 31 0, L_0x55d44e884920;  1 drivers
v0x55d44da537e0_0 .net "ca", 31 0, L_0x55d44e8846a0;  1 drivers
v0x55d44da538a0_0 .net "cin", 31 0, L_0x55d44e884a10;  1 drivers
v0x55d44da43e20_0 .net "sum", 31 0, L_0x55d44e884560;  1 drivers
L_0x55d44e879480 .part L_0x55d44e884830, 0, 16;
L_0x55d44e879520 .part L_0x55d44e884920, 0, 16;
L_0x55d44e8795c0 .part L_0x55d44e884a10, 0, 16;
L_0x55d44e884250 .part L_0x55d44e884830, 16, 16;
L_0x55d44e884340 .part L_0x55d44e884920, 16, 16;
L_0x55d44e884430 .part L_0x55d44e884a10, 16, 16;
L_0x55d44e884560 .concat8 [ 16 16 0 0], L_0x55d44e879180, L_0x55d44e883f50;
L_0x55d44e8846a0 .concat8 [ 16 16 0 0], L_0x55d44e879220, L_0x55d44e883ff0;
S_0x55d44e444570 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44e437b80;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44db63a60_0 .net "a", 15 0, L_0x55d44e879480;  1 drivers
v0x55d44db54190_0 .net "b", 15 0, L_0x55d44e879520;  1 drivers
v0x55d44db5d0f0_0 .net "ca", 15 0, L_0x55d44e879220;  1 drivers
v0x55d44db5d1b0_0 .net "cin", 15 0, L_0x55d44e8795c0;  1 drivers
v0x55d44db5a060_0 .net "sum", 15 0, L_0x55d44e879180;  1 drivers
L_0x55d44e870f90 .part L_0x55d44e879480, 0, 4;
L_0x55d44e871030 .part L_0x55d44e879520, 0, 4;
L_0x55d44e8710d0 .part L_0x55d44e8795c0, 0, 4;
L_0x55d44e873920 .part L_0x55d44e879480, 4, 4;
L_0x55d44e873a10 .part L_0x55d44e879520, 4, 4;
L_0x55d44e873b00 .part L_0x55d44e8795c0, 4, 4;
L_0x55d44e8763e0 .part L_0x55d44e879480, 8, 4;
L_0x55d44e876480 .part L_0x55d44e879520, 8, 4;
L_0x55d44e876570 .part L_0x55d44e8795c0, 8, 4;
L_0x55d44e878d80 .part L_0x55d44e879480, 12, 4;
L_0x55d44e878eb0 .part L_0x55d44e879520, 12, 4;
L_0x55d44e878fe0 .part L_0x55d44e8795c0, 12, 4;
L_0x55d44e879180 .concat8 [ 4 4 4 4], L_0x55d44e870d80, L_0x55d44e873710, L_0x55d44e8761d0, L_0x55d44e878b70;
L_0x55d44e879220 .concat8 [ 4 4 4 4], L_0x55d44e870e20, L_0x55d44e8737b0, L_0x55d44e876270, L_0x55d44e878c10;
S_0x55d44e443c70 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44e444570;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dc15180_0 .net "a", 3 0, L_0x55d44e870f90;  1 drivers
v0x55d44dc14a40_0 .net "b", 3 0, L_0x55d44e871030;  1 drivers
v0x55d44dbeed90_0 .net "ca", 3 0, L_0x55d44e870e20;  1 drivers
v0x55d44dbeee50_0 .net "cin", 3 0, L_0x55d44e8710d0;  1 drivers
v0x55d44dc086f0_0 .net "sum", 3 0, L_0x55d44e870d80;  1 drivers
L_0x55d44e86ed40 .part L_0x55d44e870f90, 0, 1;
L_0x55d44e86ee70 .part L_0x55d44e871030, 0, 1;
L_0x55d44e86efa0 .part L_0x55d44e8710d0, 0, 1;
L_0x55d44e86f5b0 .part L_0x55d44e870f90, 1, 1;
L_0x55d44e86f6e0 .part L_0x55d44e871030, 1, 1;
L_0x55d44e86f810 .part L_0x55d44e8710d0, 1, 1;
L_0x55d44e86ff50 .part L_0x55d44e870f90, 2, 1;
L_0x55d44e870080 .part L_0x55d44e871030, 2, 1;
L_0x55d44e870200 .part L_0x55d44e8710d0, 2, 1;
L_0x55d44e8707d0 .part L_0x55d44e870f90, 3, 1;
L_0x55d44e870990 .part L_0x55d44e871030, 3, 1;
L_0x55d44e870b50 .part L_0x55d44e8710d0, 3, 1;
L_0x55d44e870d80 .concat8 [ 1 1 1 1], L_0x55d44e86d750, L_0x55d44e86f140, L_0x55d44e86f9f0, L_0x55d44e8703a0;
L_0x55d44e870e20 .concat8 [ 1 1 1 1], L_0x55d44e86ec30, L_0x55d44e86f4a0, L_0x55d44e86fe40, L_0x55d44e8706c0;
S_0x55d44e411330 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e443c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e86dd60 .functor XOR 1, L_0x55d44e86ed40, L_0x55d44e86ee70, C4<0>, C4<0>;
L_0x55d44e86d750 .functor XOR 1, L_0x55d44e86dd60, L_0x55d44e86efa0, C4<0>, C4<0>;
L_0x55d44e86e8e0 .functor AND 1, L_0x55d44e86ed40, L_0x55d44e86ee70, C4<1>, C4<1>;
L_0x55d44e86e9f0 .functor AND 1, L_0x55d44e86ed40, L_0x55d44e86efa0, C4<1>, C4<1>;
L_0x55d44e86eab0 .functor OR 1, L_0x55d44e86e8e0, L_0x55d44e86e9f0, C4<0>, C4<0>;
L_0x55d44e86ebc0 .functor AND 1, L_0x55d44e86efa0, L_0x55d44e86ee70, C4<1>, C4<1>;
L_0x55d44e86ec30 .functor OR 1, L_0x55d44e86eab0, L_0x55d44e86ebc0, C4<0>, C4<0>;
v0x55d44dc155e0_0 .net *"_s0", 0 0, L_0x55d44e86dd60;  1 drivers
v0x55d44dc48ef0_0 .net *"_s10", 0 0, L_0x55d44e86ebc0;  1 drivers
v0x55d44dc487f0_0 .net *"_s4", 0 0, L_0x55d44e86e8e0;  1 drivers
v0x55d44dc488b0_0 .net *"_s6", 0 0, L_0x55d44e86e9f0;  1 drivers
v0x55d44dc22660_0 .net *"_s8", 0 0, L_0x55d44e86eab0;  1 drivers
v0x55d44dc483c0_0 .net "a", 0 0, L_0x55d44e86ed40;  1 drivers
v0x55d44dc48480_0 .net "b", 0 0, L_0x55d44e86ee70;  1 drivers
v0x55d44dc47c80_0 .net "ca", 0 0, L_0x55d44e86ec30;  1 drivers
v0x55d44dc47d40_0 .net "cin", 0 0, L_0x55d44e86efa0;  1 drivers
v0x55d44dc22080_0 .net "sum", 0 0, L_0x55d44e86d750;  1 drivers
S_0x55d44e410a30 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e443c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e86f0d0 .functor XOR 1, L_0x55d44e86f5b0, L_0x55d44e86f6e0, C4<0>, C4<0>;
L_0x55d44e86f140 .functor XOR 1, L_0x55d44e86f0d0, L_0x55d44e86f810, C4<0>, C4<0>;
L_0x55d44e86f1b0 .functor AND 1, L_0x55d44e86f5b0, L_0x55d44e86f6e0, C4<1>, C4<1>;
L_0x55d44e86f220 .functor AND 1, L_0x55d44e86f5b0, L_0x55d44e86f810, C4<1>, C4<1>;
L_0x55d44e86f2e0 .functor OR 1, L_0x55d44e86f1b0, L_0x55d44e86f220, C4<0>, C4<0>;
L_0x55d44e86f3f0 .functor AND 1, L_0x55d44e86f810, L_0x55d44e86f6e0, C4<1>, C4<1>;
L_0x55d44e86f4a0 .functor OR 1, L_0x55d44e86f2e0, L_0x55d44e86f3f0, C4<0>, C4<0>;
v0x55d44dc3b930_0 .net *"_s0", 0 0, L_0x55d44e86f0d0;  1 drivers
v0x55d44dc3b330_0 .net *"_s10", 0 0, L_0x55d44e86f3f0;  1 drivers
v0x55d44dc2efe0_0 .net *"_s4", 0 0, L_0x55d44e86f1b0;  1 drivers
v0x55d44dc2f0a0_0 .net *"_s6", 0 0, L_0x55d44e86f220;  1 drivers
v0x55d44dc2e9e0_0 .net *"_s8", 0 0, L_0x55d44e86f2e0;  1 drivers
v0x55d44dc21d80_0 .net "a", 0 0, L_0x55d44e86f5b0;  1 drivers
v0x55d44dc21e40_0 .net "b", 0 0, L_0x55d44e86f6e0;  1 drivers
v0x55d44dc3e680_0 .net "ca", 0 0, L_0x55d44e86f4a0;  1 drivers
v0x55d44dc3e740_0 .net "cin", 0 0, L_0x55d44e86f810;  1 drivers
v0x55d44dc47690_0 .net "sum", 0 0, L_0x55d44e86f140;  1 drivers
S_0x55d44e402350 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e443c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e86f980 .functor XOR 1, L_0x55d44e86ff50, L_0x55d44e870080, C4<0>, C4<0>;
L_0x55d44e86f9f0 .functor XOR 1, L_0x55d44e86f980, L_0x55d44e870200, C4<0>, C4<0>;
L_0x55d44e86fab0 .functor AND 1, L_0x55d44e86ff50, L_0x55d44e870080, C4<1>, C4<1>;
L_0x55d44e86fbc0 .functor AND 1, L_0x55d44e86ff50, L_0x55d44e870200, C4<1>, C4<1>;
L_0x55d44e86fc80 .functor OR 1, L_0x55d44e86fab0, L_0x55d44e86fbc0, C4<0>, C4<0>;
L_0x55d44e86fd90 .functor AND 1, L_0x55d44e870200, L_0x55d44e870080, C4<1>, C4<1>;
L_0x55d44e86fe40 .functor OR 1, L_0x55d44e86fc80, L_0x55d44e86fd90, C4<0>, C4<0>;
v0x55d44dc44550_0 .net *"_s0", 0 0, L_0x55d44e86f980;  1 drivers
v0x55d44dc41600_0 .net *"_s10", 0 0, L_0x55d44e86fd90;  1 drivers
v0x55d44dc31d30_0 .net *"_s4", 0 0, L_0x55d44e86fab0;  1 drivers
v0x55d44dc31df0_0 .net *"_s6", 0 0, L_0x55d44e86fbc0;  1 drivers
v0x55d44dc3ac90_0 .net *"_s8", 0 0, L_0x55d44e86fc80;  1 drivers
v0x55d44dc37c00_0 .net "a", 0 0, L_0x55d44e86ff50;  1 drivers
v0x55d44dc37cc0_0 .net "b", 0 0, L_0x55d44e870080;  1 drivers
v0x55d44dc34cb0_0 .net "ca", 0 0, L_0x55d44e86fe40;  1 drivers
v0x55d44dc34d70_0 .net "cin", 0 0, L_0x55d44e870200;  1 drivers
v0x55d44dc25490_0 .net "sum", 0 0, L_0x55d44e86f9f0;  1 drivers
S_0x55d44e39b140 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e443c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e870330 .functor XOR 1, L_0x55d44e8707d0, L_0x55d44e870990, C4<0>, C4<0>;
L_0x55d44e8703a0 .functor XOR 1, L_0x55d44e870330, L_0x55d44e870b50, C4<0>, C4<0>;
L_0x55d44e870410 .functor AND 1, L_0x55d44e8707d0, L_0x55d44e870990, C4<1>, C4<1>;
L_0x55d44e870480 .functor AND 1, L_0x55d44e8707d0, L_0x55d44e870b50, C4<1>, C4<1>;
L_0x55d44e870540 .functor OR 1, L_0x55d44e870410, L_0x55d44e870480, C4<0>, C4<0>;
L_0x55d44e870650 .functor AND 1, L_0x55d44e870b50, L_0x55d44e870990, C4<1>, C4<1>;
L_0x55d44e8706c0 .functor OR 1, L_0x55d44e870540, L_0x55d44e870650, C4<0>, C4<0>;
v0x55d44dc2e340_0 .net *"_s0", 0 0, L_0x55d44e870330;  1 drivers
v0x55d44dc2b2b0_0 .net *"_s10", 0 0, L_0x55d44e870650;  1 drivers
v0x55d44dc28360_0 .net *"_s4", 0 0, L_0x55d44e870410;  1 drivers
v0x55d44dc28420_0 .net *"_s6", 0 0, L_0x55d44e870480;  1 drivers
v0x55d44dc189a0_0 .net *"_s8", 0 0, L_0x55d44e870540;  1 drivers
v0x55d44dc1e870_0 .net "a", 0 0, L_0x55d44e8707d0;  1 drivers
v0x55d44dc1e930_0 .net "b", 0 0, L_0x55d44e870990;  1 drivers
v0x55d44dc1b920_0 .net "ca", 0 0, L_0x55d44e8706c0;  1 drivers
v0x55d44dc1b9e0_0 .net "cin", 0 0, L_0x55d44e870b50;  1 drivers
v0x55d44dbef4d0_0 .net "sum", 0 0, L_0x55d44e8703a0;  1 drivers
S_0x55d44e3ce4b0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44e444570;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dbb8690_0 .net "a", 3 0, L_0x55d44e873920;  1 drivers
v0x55d44dbde3f0_0 .net "b", 3 0, L_0x55d44e873a10;  1 drivers
v0x55d44dbddcb0_0 .net "ca", 3 0, L_0x55d44e8737b0;  1 drivers
v0x55d44dbddd70_0 .net "cin", 3 0, L_0x55d44e873b00;  1 drivers
v0x55d44dbb8000_0 .net "sum", 3 0, L_0x55d44e873710;  1 drivers
L_0x55d44e8716d0 .part L_0x55d44e873920, 0, 1;
L_0x55d44e871800 .part L_0x55d44e873a10, 0, 1;
L_0x55d44e871930 .part L_0x55d44e873b00, 0, 1;
L_0x55d44e871f40 .part L_0x55d44e873920, 1, 1;
L_0x55d44e872070 .part L_0x55d44e873a10, 1, 1;
L_0x55d44e8721a0 .part L_0x55d44e873b00, 1, 1;
L_0x55d44e8728e0 .part L_0x55d44e873920, 2, 1;
L_0x55d44e872a10 .part L_0x55d44e873a10, 2, 1;
L_0x55d44e872b90 .part L_0x55d44e873b00, 2, 1;
L_0x55d44e873160 .part L_0x55d44e873920, 3, 1;
L_0x55d44e873320 .part L_0x55d44e873a10, 3, 1;
L_0x55d44e8734e0 .part L_0x55d44e873b00, 3, 1;
L_0x55d44e873710 .concat8 [ 1 1 1 1], L_0x55d44e871170, L_0x55d44e871ad0, L_0x55d44e872380, L_0x55d44e872d30;
L_0x55d44e8737b0 .concat8 [ 1 1 1 1], L_0x55d44e8715c0, L_0x55d44e871e30, L_0x55d44e8727d0, L_0x55d44e873050;
S_0x55d44e3daea0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e3ce4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e870d10 .functor XOR 1, L_0x55d44e8716d0, L_0x55d44e871800, C4<0>, C4<0>;
L_0x55d44e871170 .functor XOR 1, L_0x55d44e870d10, L_0x55d44e871930, C4<0>, C4<0>;
L_0x55d44e871230 .functor AND 1, L_0x55d44e8716d0, L_0x55d44e871800, C4<1>, C4<1>;
L_0x55d44e871340 .functor AND 1, L_0x55d44e8716d0, L_0x55d44e871930, C4<1>, C4<1>;
L_0x55d44e871400 .functor OR 1, L_0x55d44e871230, L_0x55d44e871340, C4<0>, C4<0>;
L_0x55d44e871510 .functor AND 1, L_0x55d44e871930, L_0x55d44e871800, C4<1>, C4<1>;
L_0x55d44e8715c0 .functor OR 1, L_0x55d44e871400, L_0x55d44e871510, C4<0>, C4<0>;
v0x55d44dc080f0_0 .net *"_s0", 0 0, L_0x55d44e870d10;  1 drivers
v0x55d44dbfbda0_0 .net *"_s10", 0 0, L_0x55d44e871510;  1 drivers
v0x55d44dbfb7a0_0 .net *"_s4", 0 0, L_0x55d44e871230;  1 drivers
v0x55d44dbfb860_0 .net *"_s6", 0 0, L_0x55d44e871340;  1 drivers
v0x55d44dbeeb40_0 .net *"_s8", 0 0, L_0x55d44e871400;  1 drivers
v0x55d44dc0b440_0 .net "a", 0 0, L_0x55d44e8716d0;  1 drivers
v0x55d44dc0b500_0 .net "b", 0 0, L_0x55d44e871800;  1 drivers
v0x55d44dc143a0_0 .net "ca", 0 0, L_0x55d44e8715c0;  1 drivers
v0x55d44dc14460_0 .net "cin", 0 0, L_0x55d44e871930;  1 drivers
v0x55d44dc113c0_0 .net "sum", 0 0, L_0x55d44e871170;  1 drivers
S_0x55d44e3da5a0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e3ce4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e871a60 .functor XOR 1, L_0x55d44e871f40, L_0x55d44e872070, C4<0>, C4<0>;
L_0x55d44e871ad0 .functor XOR 1, L_0x55d44e871a60, L_0x55d44e8721a0, C4<0>, C4<0>;
L_0x55d44e871b40 .functor AND 1, L_0x55d44e871f40, L_0x55d44e872070, C4<1>, C4<1>;
L_0x55d44e871bb0 .functor AND 1, L_0x55d44e871f40, L_0x55d44e8721a0, C4<1>, C4<1>;
L_0x55d44e871c70 .functor OR 1, L_0x55d44e871b40, L_0x55d44e871bb0, C4<0>, C4<0>;
L_0x55d44e871d80 .functor AND 1, L_0x55d44e8721a0, L_0x55d44e872070, C4<1>, C4<1>;
L_0x55d44e871e30 .functor OR 1, L_0x55d44e871c70, L_0x55d44e871d80, C4<0>, C4<0>;
v0x55d44dc0e3c0_0 .net *"_s0", 0 0, L_0x55d44e871a60;  1 drivers
v0x55d44dbfeaf0_0 .net *"_s10", 0 0, L_0x55d44e871d80;  1 drivers
v0x55d44dc07a50_0 .net *"_s4", 0 0, L_0x55d44e871b40;  1 drivers
v0x55d44dc07b10_0 .net *"_s6", 0 0, L_0x55d44e871bb0;  1 drivers
v0x55d44dc049c0_0 .net *"_s8", 0 0, L_0x55d44e871c70;  1 drivers
v0x55d44dc01a70_0 .net "a", 0 0, L_0x55d44e871f40;  1 drivers
v0x55d44dc01b30_0 .net "b", 0 0, L_0x55d44e872070;  1 drivers
v0x55d44dbf21a0_0 .net "ca", 0 0, L_0x55d44e871e30;  1 drivers
v0x55d44dbf2260_0 .net "cin", 0 0, L_0x55d44e8721a0;  1 drivers
v0x55d44dbfb1b0_0 .net "sum", 0 0, L_0x55d44e871ad0;  1 drivers
S_0x55d44e3a7c60 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e3ce4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e872310 .functor XOR 1, L_0x55d44e8728e0, L_0x55d44e872a10, C4<0>, C4<0>;
L_0x55d44e872380 .functor XOR 1, L_0x55d44e872310, L_0x55d44e872b90, C4<0>, C4<0>;
L_0x55d44e872440 .functor AND 1, L_0x55d44e8728e0, L_0x55d44e872a10, C4<1>, C4<1>;
L_0x55d44e872550 .functor AND 1, L_0x55d44e8728e0, L_0x55d44e872b90, C4<1>, C4<1>;
L_0x55d44e872610 .functor OR 1, L_0x55d44e872440, L_0x55d44e872550, C4<0>, C4<0>;
L_0x55d44e872720 .functor AND 1, L_0x55d44e872b90, L_0x55d44e872a10, C4<1>, C4<1>;
L_0x55d44e8727d0 .functor OR 1, L_0x55d44e872610, L_0x55d44e872720, C4<0>, C4<0>;
v0x55d44dbf8070_0 .net *"_s0", 0 0, L_0x55d44e872310;  1 drivers
v0x55d44dbf5120_0 .net *"_s10", 0 0, L_0x55d44e872720;  1 drivers
v0x55d44dbe5760_0 .net *"_s4", 0 0, L_0x55d44e872440;  1 drivers
v0x55d44dbe5820_0 .net *"_s6", 0 0, L_0x55d44e872550;  1 drivers
v0x55d44dbeb630_0 .net *"_s8", 0 0, L_0x55d44e872610;  1 drivers
v0x55d44dbe86e0_0 .net "a", 0 0, L_0x55d44e8728e0;  1 drivers
v0x55d44dbe87a0_0 .net "b", 0 0, L_0x55d44e872a10;  1 drivers
v0x55d44db78050_0 .net "ca", 0 0, L_0x55d44e8727d0;  1 drivers
v0x55d44db78110_0 .net "cin", 0 0, L_0x55d44e872b90;  1 drivers
v0x55d44dbdfcc0_0 .net "sum", 0 0, L_0x55d44e872380;  1 drivers
S_0x55d44e3a7360 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e3ce4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e872cc0 .functor XOR 1, L_0x55d44e873160, L_0x55d44e873320, C4<0>, C4<0>;
L_0x55d44e872d30 .functor XOR 1, L_0x55d44e872cc0, L_0x55d44e8734e0, C4<0>, C4<0>;
L_0x55d44e872da0 .functor AND 1, L_0x55d44e873160, L_0x55d44e873320, C4<1>, C4<1>;
L_0x55d44e872e10 .functor AND 1, L_0x55d44e873160, L_0x55d44e8734e0, C4<1>, C4<1>;
L_0x55d44e872ed0 .functor OR 1, L_0x55d44e872da0, L_0x55d44e872e10, C4<0>, C4<0>;
L_0x55d44e872fe0 .functor AND 1, L_0x55d44e8734e0, L_0x55d44e873320, C4<1>, C4<1>;
L_0x55d44e873050 .functor OR 1, L_0x55d44e872ed0, L_0x55d44e872fe0, C4<0>, C4<0>;
v0x55d44dbdf900_0 .net *"_s0", 0 0, L_0x55d44e872cc0;  1 drivers
v0x55d44db78900_0 .net *"_s10", 0 0, L_0x55d44e872fe0;  1 drivers
v0x55d44db782a0_0 .net *"_s4", 0 0, L_0x55d44e872da0;  1 drivers
v0x55d44db78360_0 .net *"_s6", 0 0, L_0x55d44e872e10;  1 drivers
v0x55d44dbabca0_0 .net *"_s8", 0 0, L_0x55d44e872ed0;  1 drivers
v0x55d44dbab610_0 .net "a", 0 0, L_0x55d44e873160;  1 drivers
v0x55d44dbab6d0_0 .net "b", 0 0, L_0x55d44e873320;  1 drivers
v0x55d44dbdef20_0 .net "ca", 0 0, L_0x55d44e873050;  1 drivers
v0x55d44dbdefe0_0 .net "cin", 0 0, L_0x55d44e8734e0;  1 drivers
v0x55d44dbde8d0_0 .net "sum", 0 0, L_0x55d44e872d30;  1 drivers
S_0x55d44e367230 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44e444570;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44db84b70_0 .net "a", 3 0, L_0x55d44e8763e0;  1 drivers
v0x55d44dba1470_0 .net "b", 3 0, L_0x55d44e876480;  1 drivers
v0x55d44dbaa3d0_0 .net "ca", 3 0, L_0x55d44e876270;  1 drivers
v0x55d44dbaa490_0 .net "cin", 3 0, L_0x55d44e876570;  1 drivers
v0x55d44dba7340_0 .net "sum", 3 0, L_0x55d44e8761d0;  1 drivers
L_0x55d44e874190 .part L_0x55d44e8763e0, 0, 1;
L_0x55d44e8742c0 .part L_0x55d44e876480, 0, 1;
L_0x55d44e8743f0 .part L_0x55d44e876570, 0, 1;
L_0x55d44e874a00 .part L_0x55d44e8763e0, 1, 1;
L_0x55d44e874b30 .part L_0x55d44e876480, 1, 1;
L_0x55d44e874c60 .part L_0x55d44e876570, 1, 1;
L_0x55d44e8753a0 .part L_0x55d44e8763e0, 2, 1;
L_0x55d44e8754d0 .part L_0x55d44e876480, 2, 1;
L_0x55d44e875650 .part L_0x55d44e876570, 2, 1;
L_0x55d44e875c20 .part L_0x55d44e8763e0, 3, 1;
L_0x55d44e875de0 .part L_0x55d44e876480, 3, 1;
L_0x55d44e875fa0 .part L_0x55d44e876570, 3, 1;
L_0x55d44e8761d0 .concat8 [ 1 1 1 1], L_0x55d44e873c30, L_0x55d44e874590, L_0x55d44e874e40, L_0x55d44e8757f0;
L_0x55d44e876270 .concat8 [ 1 1 1 1], L_0x55d44e874080, L_0x55d44e8748f0, L_0x55d44e875290, L_0x55d44e875b10;
S_0x55d44e373c20 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e367230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8736a0 .functor XOR 1, L_0x55d44e874190, L_0x55d44e8742c0, C4<0>, C4<0>;
L_0x55d44e873c30 .functor XOR 1, L_0x55d44e8736a0, L_0x55d44e8743f0, C4<0>, C4<0>;
L_0x55d44e873cf0 .functor AND 1, L_0x55d44e874190, L_0x55d44e8742c0, C4<1>, C4<1>;
L_0x55d44e873e00 .functor AND 1, L_0x55d44e874190, L_0x55d44e8743f0, C4<1>, C4<1>;
L_0x55d44e873ec0 .functor OR 1, L_0x55d44e873cf0, L_0x55d44e873e00, C4<0>, C4<0>;
L_0x55d44e873fd0 .functor AND 1, L_0x55d44e8743f0, L_0x55d44e8742c0, C4<1>, C4<1>;
L_0x55d44e874080 .functor OR 1, L_0x55d44e873ec0, L_0x55d44e873fd0, C4<0>, C4<0>;
v0x55d44dbd1960_0 .net *"_s0", 0 0, L_0x55d44e8736a0;  1 drivers
v0x55d44dbd1360_0 .net *"_s10", 0 0, L_0x55d44e873fd0;  1 drivers
v0x55d44dbc5010_0 .net *"_s4", 0 0, L_0x55d44e873cf0;  1 drivers
v0x55d44dbc50d0_0 .net *"_s6", 0 0, L_0x55d44e873e00;  1 drivers
v0x55d44dbc4a10_0 .net *"_s8", 0 0, L_0x55d44e873ec0;  1 drivers
v0x55d44dbb7db0_0 .net "a", 0 0, L_0x55d44e874190;  1 drivers
v0x55d44dbb7e70_0 .net "b", 0 0, L_0x55d44e8742c0;  1 drivers
v0x55d44dbd46b0_0 .net "ca", 0 0, L_0x55d44e874080;  1 drivers
v0x55d44dbd4770_0 .net "cin", 0 0, L_0x55d44e8743f0;  1 drivers
v0x55d44dbdd6c0_0 .net "sum", 0 0, L_0x55d44e873c30;  1 drivers
S_0x55d44e373320 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e367230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e874520 .functor XOR 1, L_0x55d44e874a00, L_0x55d44e874b30, C4<0>, C4<0>;
L_0x55d44e874590 .functor XOR 1, L_0x55d44e874520, L_0x55d44e874c60, C4<0>, C4<0>;
L_0x55d44e874600 .functor AND 1, L_0x55d44e874a00, L_0x55d44e874b30, C4<1>, C4<1>;
L_0x55d44e874670 .functor AND 1, L_0x55d44e874a00, L_0x55d44e874c60, C4<1>, C4<1>;
L_0x55d44e874730 .functor OR 1, L_0x55d44e874600, L_0x55d44e874670, C4<0>, C4<0>;
L_0x55d44e874840 .functor AND 1, L_0x55d44e874c60, L_0x55d44e874b30, C4<1>, C4<1>;
L_0x55d44e8748f0 .functor OR 1, L_0x55d44e874730, L_0x55d44e874840, C4<0>, C4<0>;
v0x55d44dbda580_0 .net *"_s0", 0 0, L_0x55d44e874520;  1 drivers
v0x55d44dbd7630_0 .net *"_s10", 0 0, L_0x55d44e874840;  1 drivers
v0x55d44dbc7d60_0 .net *"_s4", 0 0, L_0x55d44e874600;  1 drivers
v0x55d44dbc7e20_0 .net *"_s6", 0 0, L_0x55d44e874670;  1 drivers
v0x55d44dbd0cc0_0 .net *"_s8", 0 0, L_0x55d44e874730;  1 drivers
v0x55d44dbcdc30_0 .net "a", 0 0, L_0x55d44e874a00;  1 drivers
v0x55d44dbcdcf0_0 .net "b", 0 0, L_0x55d44e874b30;  1 drivers
v0x55d44dbcace0_0 .net "ca", 0 0, L_0x55d44e8748f0;  1 drivers
v0x55d44dbcada0_0 .net "cin", 0 0, L_0x55d44e874c60;  1 drivers
v0x55d44dbbb4c0_0 .net "sum", 0 0, L_0x55d44e874590;  1 drivers
S_0x55d44e3409e0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e367230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e874dd0 .functor XOR 1, L_0x55d44e8753a0, L_0x55d44e8754d0, C4<0>, C4<0>;
L_0x55d44e874e40 .functor XOR 1, L_0x55d44e874dd0, L_0x55d44e875650, C4<0>, C4<0>;
L_0x55d44e874f00 .functor AND 1, L_0x55d44e8753a0, L_0x55d44e8754d0, C4<1>, C4<1>;
L_0x55d44e875010 .functor AND 1, L_0x55d44e8753a0, L_0x55d44e875650, C4<1>, C4<1>;
L_0x55d44e8750d0 .functor OR 1, L_0x55d44e874f00, L_0x55d44e875010, C4<0>, C4<0>;
L_0x55d44e8751e0 .functor AND 1, L_0x55d44e875650, L_0x55d44e8754d0, C4<1>, C4<1>;
L_0x55d44e875290 .functor OR 1, L_0x55d44e8750d0, L_0x55d44e8751e0, C4<0>, C4<0>;
v0x55d44dbc4370_0 .net *"_s0", 0 0, L_0x55d44e874dd0;  1 drivers
v0x55d44dbc12e0_0 .net *"_s10", 0 0, L_0x55d44e8751e0;  1 drivers
v0x55d44dbbe390_0 .net *"_s4", 0 0, L_0x55d44e874f00;  1 drivers
v0x55d44dbbe450_0 .net *"_s6", 0 0, L_0x55d44e875010;  1 drivers
v0x55d44dbae9d0_0 .net *"_s8", 0 0, L_0x55d44e8750d0;  1 drivers
v0x55d44dbb48a0_0 .net "a", 0 0, L_0x55d44e8753a0;  1 drivers
v0x55d44dbb4960_0 .net "b", 0 0, L_0x55d44e8754d0;  1 drivers
v0x55d44dbb1950_0 .net "ca", 0 0, L_0x55d44e875290;  1 drivers
v0x55d44dbb1a10_0 .net "cin", 0 0, L_0x55d44e875650;  1 drivers
v0x55d44db85500_0 .net "sum", 0 0, L_0x55d44e874e40;  1 drivers
S_0x55d44e3400e0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e367230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e875780 .functor XOR 1, L_0x55d44e875c20, L_0x55d44e875de0, C4<0>, C4<0>;
L_0x55d44e8757f0 .functor XOR 1, L_0x55d44e875780, L_0x55d44e875fa0, C4<0>, C4<0>;
L_0x55d44e875860 .functor AND 1, L_0x55d44e875c20, L_0x55d44e875de0, C4<1>, C4<1>;
L_0x55d44e8758d0 .functor AND 1, L_0x55d44e875c20, L_0x55d44e875fa0, C4<1>, C4<1>;
L_0x55d44e875990 .functor OR 1, L_0x55d44e875860, L_0x55d44e8758d0, C4<0>, C4<0>;
L_0x55d44e875aa0 .functor AND 1, L_0x55d44e875fa0, L_0x55d44e875de0, C4<1>, C4<1>;
L_0x55d44e875b10 .functor OR 1, L_0x55d44e875990, L_0x55d44e875aa0, C4<0>, C4<0>;
v0x55d44dbab1b0_0 .net *"_s0", 0 0, L_0x55d44e875780;  1 drivers
v0x55d44dbaaa70_0 .net *"_s10", 0 0, L_0x55d44e875aa0;  1 drivers
v0x55d44db84dc0_0 .net *"_s4", 0 0, L_0x55d44e875860;  1 drivers
v0x55d44db84e80_0 .net *"_s6", 0 0, L_0x55d44e8758d0;  1 drivers
v0x55d44db9e720_0 .net *"_s8", 0 0, L_0x55d44e875990;  1 drivers
v0x55d44db9e120_0 .net "a", 0 0, L_0x55d44e875c20;  1 drivers
v0x55d44db9e1e0_0 .net "b", 0 0, L_0x55d44e875de0;  1 drivers
v0x55d44db91dd0_0 .net "ca", 0 0, L_0x55d44e875b10;  1 drivers
v0x55d44db91e90_0 .net "cin", 0 0, L_0x55d44e875fa0;  1 drivers
v0x55d44db91880_0 .net "sum", 0 0, L_0x55d44e8757f0;  1 drivers
S_0x55d44e332530 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44e444570;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44db703b0_0 .net "a", 3 0, L_0x55d44e878d80;  1 drivers
v0x55d44db60ae0_0 .net "b", 3 0, L_0x55d44e878eb0;  1 drivers
v0x55d44db69a40_0 .net "ca", 3 0, L_0x55d44e878c10;  1 drivers
v0x55d44db69b00_0 .net "cin", 3 0, L_0x55d44e878fe0;  1 drivers
v0x55d44db669b0_0 .net "sum", 3 0, L_0x55d44e878b70;  1 drivers
L_0x55d44e876b30 .part L_0x55d44e878d80, 0, 1;
L_0x55d44e876c60 .part L_0x55d44e878eb0, 0, 1;
L_0x55d44e876d90 .part L_0x55d44e878fe0, 0, 1;
L_0x55d44e8773a0 .part L_0x55d44e878d80, 1, 1;
L_0x55d44e8774d0 .part L_0x55d44e878eb0, 1, 1;
L_0x55d44e877600 .part L_0x55d44e878fe0, 1, 1;
L_0x55d44e877d40 .part L_0x55d44e878d80, 2, 1;
L_0x55d44e877e70 .part L_0x55d44e878eb0, 2, 1;
L_0x55d44e877ff0 .part L_0x55d44e878fe0, 2, 1;
L_0x55d44e8785c0 .part L_0x55d44e878d80, 3, 1;
L_0x55d44e878780 .part L_0x55d44e878eb0, 3, 1;
L_0x55d44e878940 .part L_0x55d44e878fe0, 3, 1;
L_0x55d44e878b70 .concat8 [ 1 1 1 1], L_0x55d44e876610, L_0x55d44e876f30, L_0x55d44e8777e0, L_0x55d44e878190;
L_0x55d44e878c10 .concat8 [ 1 1 1 1], L_0x55d44e876a20, L_0x55d44e877290, L_0x55d44e877c30, L_0x55d44e8784b0;
S_0x55d44e2cb320 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e332530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e876160 .functor XOR 1, L_0x55d44e876b30, L_0x55d44e876c60, C4<0>, C4<0>;
L_0x55d44e876610 .functor XOR 1, L_0x55d44e876160, L_0x55d44e876d90, C4<0>, C4<0>;
L_0x55d44e8766d0 .functor AND 1, L_0x55d44e876b30, L_0x55d44e876c60, C4<1>, C4<1>;
L_0x55d44e8767e0 .functor AND 1, L_0x55d44e876b30, L_0x55d44e876d90, C4<1>, C4<1>;
L_0x55d44e8768a0 .functor OR 1, L_0x55d44e8766d0, L_0x55d44e8767e0, C4<0>, C4<0>;
L_0x55d44e8769b0 .functor AND 1, L_0x55d44e876d90, L_0x55d44e876c60, C4<1>, C4<1>;
L_0x55d44e876a20 .functor OR 1, L_0x55d44e8768a0, L_0x55d44e8769b0, C4<0>, C4<0>;
v0x55d44dba43f0_0 .net *"_s0", 0 0, L_0x55d44e876160;  1 drivers
v0x55d44db94b20_0 .net *"_s10", 0 0, L_0x55d44e8769b0;  1 drivers
v0x55d44db9da80_0 .net *"_s4", 0 0, L_0x55d44e8766d0;  1 drivers
v0x55d44db9db40_0 .net *"_s6", 0 0, L_0x55d44e8767e0;  1 drivers
v0x55d44db9a9f0_0 .net *"_s8", 0 0, L_0x55d44e8768a0;  1 drivers
v0x55d44db97aa0_0 .net "a", 0 0, L_0x55d44e876b30;  1 drivers
v0x55d44db97b60_0 .net "b", 0 0, L_0x55d44e876c60;  1 drivers
v0x55d44db881d0_0 .net "ca", 0 0, L_0x55d44e876a20;  1 drivers
v0x55d44db88290_0 .net "cin", 0 0, L_0x55d44e876d90;  1 drivers
v0x55d44db911e0_0 .net "sum", 0 0, L_0x55d44e876610;  1 drivers
S_0x55d44e2fe690 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e332530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e876ec0 .functor XOR 1, L_0x55d44e8773a0, L_0x55d44e8774d0, C4<0>, C4<0>;
L_0x55d44e876f30 .functor XOR 1, L_0x55d44e876ec0, L_0x55d44e877600, C4<0>, C4<0>;
L_0x55d44e876fa0 .functor AND 1, L_0x55d44e8773a0, L_0x55d44e8774d0, C4<1>, C4<1>;
L_0x55d44e877010 .functor AND 1, L_0x55d44e8773a0, L_0x55d44e877600, C4<1>, C4<1>;
L_0x55d44e8770d0 .functor OR 1, L_0x55d44e876fa0, L_0x55d44e877010, C4<0>, C4<0>;
L_0x55d44e8771e0 .functor AND 1, L_0x55d44e877600, L_0x55d44e8774d0, C4<1>, C4<1>;
L_0x55d44e877290 .functor OR 1, L_0x55d44e8770d0, L_0x55d44e8771e0, C4<0>, C4<0>;
v0x55d44db8e0a0_0 .net *"_s0", 0 0, L_0x55d44e876ec0;  1 drivers
v0x55d44db8b150_0 .net *"_s10", 0 0, L_0x55d44e8771e0;  1 drivers
v0x55d44db7b790_0 .net *"_s4", 0 0, L_0x55d44e876fa0;  1 drivers
v0x55d44db7b850_0 .net *"_s6", 0 0, L_0x55d44e877010;  1 drivers
v0x55d44db81660_0 .net *"_s8", 0 0, L_0x55d44e8770d0;  1 drivers
v0x55d44db7e710_0 .net "a", 0 0, L_0x55d44e8773a0;  1 drivers
v0x55d44db7e7d0_0 .net "b", 0 0, L_0x55d44e8774d0;  1 drivers
v0x55d44db44a20_0 .net "ca", 0 0, L_0x55d44e877290;  1 drivers
v0x55d44db44ae0_0 .net "cin", 0 0, L_0x55d44e877600;  1 drivers
v0x55d44db44440_0 .net "sum", 0 0, L_0x55d44e876f30;  1 drivers
S_0x55d44e30b080 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e332530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e877770 .functor XOR 1, L_0x55d44e877d40, L_0x55d44e877e70, C4<0>, C4<0>;
L_0x55d44e8777e0 .functor XOR 1, L_0x55d44e877770, L_0x55d44e877ff0, C4<0>, C4<0>;
L_0x55d44e8778a0 .functor AND 1, L_0x55d44e877d40, L_0x55d44e877e70, C4<1>, C4<1>;
L_0x55d44e8779b0 .functor AND 1, L_0x55d44e877d40, L_0x55d44e877ff0, C4<1>, C4<1>;
L_0x55d44e877a70 .functor OR 1, L_0x55d44e8778a0, L_0x55d44e8779b0, C4<0>, C4<0>;
L_0x55d44e877b80 .functor AND 1, L_0x55d44e877ff0, L_0x55d44e877e70, C4<1>, C4<1>;
L_0x55d44e877c30 .functor OR 1, L_0x55d44e877a70, L_0x55d44e877b80, C4<0>, C4<0>;
v0x55d44db77ca0_0 .net *"_s0", 0 0, L_0x55d44e877770;  1 drivers
v0x55d44db775a0_0 .net *"_s10", 0 0, L_0x55d44e877b80;  1 drivers
v0x55d44db51410_0 .net *"_s4", 0 0, L_0x55d44e8778a0;  1 drivers
v0x55d44db514d0_0 .net *"_s6", 0 0, L_0x55d44e8779b0;  1 drivers
v0x55d44db77170_0 .net *"_s8", 0 0, L_0x55d44e877a70;  1 drivers
v0x55d44db76a30_0 .net "a", 0 0, L_0x55d44e877d40;  1 drivers
v0x55d44db76af0_0 .net "b", 0 0, L_0x55d44e877e70;  1 drivers
v0x55d44db50d80_0 .net "ca", 0 0, L_0x55d44e877c30;  1 drivers
v0x55d44db50e40_0 .net "cin", 0 0, L_0x55d44e877ff0;  1 drivers
v0x55d44db6a790_0 .net "sum", 0 0, L_0x55d44e8777e0;  1 drivers
S_0x55d44e30a780 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e332530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e878120 .functor XOR 1, L_0x55d44e8785c0, L_0x55d44e878780, C4<0>, C4<0>;
L_0x55d44e878190 .functor XOR 1, L_0x55d44e878120, L_0x55d44e878940, C4<0>, C4<0>;
L_0x55d44e878200 .functor AND 1, L_0x55d44e8785c0, L_0x55d44e878780, C4<1>, C4<1>;
L_0x55d44e878270 .functor AND 1, L_0x55d44e8785c0, L_0x55d44e878940, C4<1>, C4<1>;
L_0x55d44e878330 .functor OR 1, L_0x55d44e878200, L_0x55d44e878270, C4<0>, C4<0>;
L_0x55d44e878440 .functor AND 1, L_0x55d44e878940, L_0x55d44e878780, C4<1>, C4<1>;
L_0x55d44e8784b0 .functor OR 1, L_0x55d44e878330, L_0x55d44e878440, C4<0>, C4<0>;
v0x55d44db6a0e0_0 .net *"_s0", 0 0, L_0x55d44e878120;  1 drivers
v0x55d44db5dd90_0 .net *"_s10", 0 0, L_0x55d44e878440;  1 drivers
v0x55d44db5d790_0 .net *"_s4", 0 0, L_0x55d44e878200;  1 drivers
v0x55d44db5d850_0 .net *"_s6", 0 0, L_0x55d44e878270;  1 drivers
v0x55d44db50b30_0 .net *"_s8", 0 0, L_0x55d44e878330;  1 drivers
v0x55d44db6d430_0 .net "a", 0 0, L_0x55d44e8785c0;  1 drivers
v0x55d44db6d4f0_0 .net "b", 0 0, L_0x55d44e878780;  1 drivers
v0x55d44db76390_0 .net "ca", 0 0, L_0x55d44e8784b0;  1 drivers
v0x55d44db76450_0 .net "cin", 0 0, L_0x55d44e878940;  1 drivers
v0x55d44db733b0_0 .net "sum", 0 0, L_0x55d44e878190;  1 drivers
S_0x55d44e2d7e40 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44e437b80;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44da66110_0 .net "a", 15 0, L_0x55d44e884250;  1 drivers
v0x55d44da63080_0 .net "b", 15 0, L_0x55d44e884340;  1 drivers
v0x55d44da60130_0 .net "ca", 15 0, L_0x55d44e883ff0;  1 drivers
v0x55d44da601f0_0 .net "cin", 15 0, L_0x55d44e884430;  1 drivers
v0x55d44da50860_0 .net "sum", 15 0, L_0x55d44e883f50;  1 drivers
L_0x55d44e87bd60 .part L_0x55d44e884250, 0, 4;
L_0x55d44e87be00 .part L_0x55d44e884340, 0, 4;
L_0x55d44e87bea0 .part L_0x55d44e884430, 0, 4;
L_0x55d44e87e6f0 .part L_0x55d44e884250, 4, 4;
L_0x55d44e87e7e0 .part L_0x55d44e884340, 4, 4;
L_0x55d44e87e8d0 .part L_0x55d44e884430, 4, 4;
L_0x55d44e8811b0 .part L_0x55d44e884250, 8, 4;
L_0x55d44e881250 .part L_0x55d44e884340, 8, 4;
L_0x55d44e881340 .part L_0x55d44e884430, 8, 4;
L_0x55d44e883b50 .part L_0x55d44e884250, 12, 4;
L_0x55d44e883c80 .part L_0x55d44e884340, 12, 4;
L_0x55d44e883db0 .part L_0x55d44e884430, 12, 4;
L_0x55d44e883f50 .concat8 [ 4 4 4 4], L_0x55d44e87bb50, L_0x55d44e87e4e0, L_0x55d44e880fa0, L_0x55d44e883940;
L_0x55d44e883ff0 .concat8 [ 4 4 4 4], L_0x55d44e87bbf0, L_0x55d44e87e580, L_0x55d44e881040, L_0x55d44e8839e0;
S_0x55d44e2d7540 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44e2d7e40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44db10100_0 .net "a", 3 0, L_0x55d44e87bd60;  1 drivers
v0x55d44daa7960_0 .net "b", 3 0, L_0x55d44e87be00;  1 drivers
v0x55d44db0f520_0 .net "ca", 3 0, L_0x55d44e87bbf0;  1 drivers
v0x55d44db0f5e0_0 .net "cin", 3 0, L_0x55d44e87bea0;  1 drivers
v0x55d44db0f210_0 .net "sum", 3 0, L_0x55d44e87bb50;  1 drivers
L_0x55d44e879b10 .part L_0x55d44e87bd60, 0, 1;
L_0x55d44e879c40 .part L_0x55d44e87be00, 0, 1;
L_0x55d44e879d70 .part L_0x55d44e87bea0, 0, 1;
L_0x55d44e87a380 .part L_0x55d44e87bd60, 1, 1;
L_0x55d44e87a4b0 .part L_0x55d44e87be00, 1, 1;
L_0x55d44e87a5e0 .part L_0x55d44e87bea0, 1, 1;
L_0x55d44e87ad20 .part L_0x55d44e87bd60, 2, 1;
L_0x55d44e87ae50 .part L_0x55d44e87be00, 2, 1;
L_0x55d44e87afd0 .part L_0x55d44e87bea0, 2, 1;
L_0x55d44e87b5a0 .part L_0x55d44e87bd60, 3, 1;
L_0x55d44e87b760 .part L_0x55d44e87be00, 3, 1;
L_0x55d44e87b920 .part L_0x55d44e87bea0, 3, 1;
L_0x55d44e87bb50 .concat8 [ 1 1 1 1], L_0x55d44e878b00, L_0x55d44e879f10, L_0x55d44e87a7c0, L_0x55d44e87b170;
L_0x55d44e87bbf0 .concat8 [ 1 1 1 1], L_0x55d44e879a00, L_0x55d44e87a270, L_0x55d44e87ac10, L_0x55d44e87b490;
S_0x55d44e297410 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e2d7540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e879110 .functor XOR 1, L_0x55d44e879b10, L_0x55d44e879c40, C4<0>, C4<0>;
L_0x55d44e878b00 .functor XOR 1, L_0x55d44e879110, L_0x55d44e879d70, C4<0>, C4<0>;
L_0x55d44e8796b0 .functor AND 1, L_0x55d44e879b10, L_0x55d44e879c40, C4<1>, C4<1>;
L_0x55d44e8797c0 .functor AND 1, L_0x55d44e879b10, L_0x55d44e879d70, C4<1>, C4<1>;
L_0x55d44e879880 .functor OR 1, L_0x55d44e8796b0, L_0x55d44e8797c0, C4<0>, C4<0>;
L_0x55d44e879990 .functor AND 1, L_0x55d44e879d70, L_0x55d44e879c40, C4<1>, C4<1>;
L_0x55d44e879a00 .functor OR 1, L_0x55d44e879880, L_0x55d44e879990, C4<0>, C4<0>;
v0x55d44db57110_0 .net *"_s0", 0 0, L_0x55d44e879110;  1 drivers
v0x55d44db47750_0 .net *"_s10", 0 0, L_0x55d44e879990;  1 drivers
v0x55d44db4d620_0 .net *"_s4", 0 0, L_0x55d44e8796b0;  1 drivers
v0x55d44db4d6e0_0 .net *"_s6", 0 0, L_0x55d44e8797c0;  1 drivers
v0x55d44db4a6d0_0 .net *"_s8", 0 0, L_0x55d44e879880;  1 drivers
v0x55d44db1e1d0_0 .net "a", 0 0, L_0x55d44e879b10;  1 drivers
v0x55d44db1e290_0 .net "b", 0 0, L_0x55d44e879c40;  1 drivers
v0x55d44db43f30_0 .net "ca", 0 0, L_0x55d44e879a00;  1 drivers
v0x55d44db43ff0_0 .net "cin", 0 0, L_0x55d44e879d70;  1 drivers
v0x55d44db438a0_0 .net "sum", 0 0, L_0x55d44e878b00;  1 drivers
S_0x55d44e2a3e00 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e2d7540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e879ea0 .functor XOR 1, L_0x55d44e87a380, L_0x55d44e87a4b0, C4<0>, C4<0>;
L_0x55d44e879f10 .functor XOR 1, L_0x55d44e879ea0, L_0x55d44e87a5e0, C4<0>, C4<0>;
L_0x55d44e879f80 .functor AND 1, L_0x55d44e87a380, L_0x55d44e87a4b0, C4<1>, C4<1>;
L_0x55d44e879ff0 .functor AND 1, L_0x55d44e87a380, L_0x55d44e87a5e0, C4<1>, C4<1>;
L_0x55d44e87a0b0 .functor OR 1, L_0x55d44e879f80, L_0x55d44e879ff0, C4<0>, C4<0>;
L_0x55d44e87a1c0 .functor AND 1, L_0x55d44e87a5e0, L_0x55d44e87a4b0, C4<1>, C4<1>;
L_0x55d44e87a270 .functor OR 1, L_0x55d44e87a0b0, L_0x55d44e87a1c0, C4<0>, C4<0>;
v0x55d44db1db40_0 .net *"_s0", 0 0, L_0x55d44e879ea0;  1 drivers
v0x55d44db374a0_0 .net *"_s10", 0 0, L_0x55d44e87a1c0;  1 drivers
v0x55d44db36ea0_0 .net *"_s4", 0 0, L_0x55d44e879f80;  1 drivers
v0x55d44db36f60_0 .net *"_s6", 0 0, L_0x55d44e879ff0;  1 drivers
v0x55d44db2ab50_0 .net *"_s8", 0 0, L_0x55d44e87a0b0;  1 drivers
v0x55d44db2a550_0 .net "a", 0 0, L_0x55d44e87a380;  1 drivers
v0x55d44db2a610_0 .net "b", 0 0, L_0x55d44e87a4b0;  1 drivers
v0x55d44db1d8f0_0 .net "ca", 0 0, L_0x55d44e87a270;  1 drivers
v0x55d44db1d9b0_0 .net "cin", 0 0, L_0x55d44e87a5e0;  1 drivers
v0x55d44db3a2a0_0 .net "sum", 0 0, L_0x55d44e879f10;  1 drivers
S_0x55d44e2a3500 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e2d7540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e87a750 .functor XOR 1, L_0x55d44e87ad20, L_0x55d44e87ae50, C4<0>, C4<0>;
L_0x55d44e87a7c0 .functor XOR 1, L_0x55d44e87a750, L_0x55d44e87afd0, C4<0>, C4<0>;
L_0x55d44e87a880 .functor AND 1, L_0x55d44e87ad20, L_0x55d44e87ae50, C4<1>, C4<1>;
L_0x55d44e87a990 .functor AND 1, L_0x55d44e87ad20, L_0x55d44e87afd0, C4<1>, C4<1>;
L_0x55d44e87aa50 .functor OR 1, L_0x55d44e87a880, L_0x55d44e87a990, C4<0>, C4<0>;
L_0x55d44e87ab60 .functor AND 1, L_0x55d44e87afd0, L_0x55d44e87ae50, C4<1>, C4<1>;
L_0x55d44e87ac10 .functor OR 1, L_0x55d44e87aa50, L_0x55d44e87ab60, C4<0>, C4<0>;
v0x55d44db43150_0 .net *"_s0", 0 0, L_0x55d44e87a750;  1 drivers
v0x55d44db400c0_0 .net *"_s10", 0 0, L_0x55d44e87ab60;  1 drivers
v0x55d44db3d170_0 .net *"_s4", 0 0, L_0x55d44e87a880;  1 drivers
v0x55d44db3d230_0 .net *"_s6", 0 0, L_0x55d44e87a990;  1 drivers
v0x55d44db2d8a0_0 .net *"_s8", 0 0, L_0x55d44e87aa50;  1 drivers
v0x55d44db36800_0 .net "a", 0 0, L_0x55d44e87ad20;  1 drivers
v0x55d44db368c0_0 .net "b", 0 0, L_0x55d44e87ae50;  1 drivers
v0x55d44db33770_0 .net "ca", 0 0, L_0x55d44e87ac10;  1 drivers
v0x55d44db33830_0 .net "cin", 0 0, L_0x55d44e87afd0;  1 drivers
v0x55d44db308d0_0 .net "sum", 0 0, L_0x55d44e87a7c0;  1 drivers
S_0x55d44e270bc0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e2d7540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e87b100 .functor XOR 1, L_0x55d44e87b5a0, L_0x55d44e87b760, C4<0>, C4<0>;
L_0x55d44e87b170 .functor XOR 1, L_0x55d44e87b100, L_0x55d44e87b920, C4<0>, C4<0>;
L_0x55d44e87b1e0 .functor AND 1, L_0x55d44e87b5a0, L_0x55d44e87b760, C4<1>, C4<1>;
L_0x55d44e87b250 .functor AND 1, L_0x55d44e87b5a0, L_0x55d44e87b920, C4<1>, C4<1>;
L_0x55d44e87b310 .functor OR 1, L_0x55d44e87b1e0, L_0x55d44e87b250, C4<0>, C4<0>;
L_0x55d44e87b420 .functor AND 1, L_0x55d44e87b920, L_0x55d44e87b760, C4<1>, C4<1>;
L_0x55d44e87b490 .functor OR 1, L_0x55d44e87b310, L_0x55d44e87b420, C4<0>, C4<0>;
v0x55d44db20f50_0 .net *"_s0", 0 0, L_0x55d44e87b100;  1 drivers
v0x55d44db29eb0_0 .net *"_s10", 0 0, L_0x55d44e87b420;  1 drivers
v0x55d44db26e20_0 .net *"_s4", 0 0, L_0x55d44e87b1e0;  1 drivers
v0x55d44db26ee0_0 .net *"_s6", 0 0, L_0x55d44e87b250;  1 drivers
v0x55d44db23ed0_0 .net *"_s8", 0 0, L_0x55d44e87b310;  1 drivers
v0x55d44db14510_0 .net "a", 0 0, L_0x55d44e87b5a0;  1 drivers
v0x55d44db145d0_0 .net "b", 0 0, L_0x55d44e87b760;  1 drivers
v0x55d44db1a3e0_0 .net "ca", 0 0, L_0x55d44e87b490;  1 drivers
v0x55d44db1a4a0_0 .net "cin", 0 0, L_0x55d44e87b920;  1 drivers
v0x55d44db17540_0 .net "sum", 0 0, L_0x55d44e87b170;  1 drivers
S_0x55d44e2702c0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44e2d7e40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dae41b0_0 .net "a", 3 0, L_0x55d44e87e6f0;  1 drivers
v0x55d44dae1260_0 .net "b", 3 0, L_0x55d44e87e7e0;  1 drivers
v0x55d44dab4d60_0 .net "ca", 3 0, L_0x55d44e87e580;  1 drivers
v0x55d44dab4e20_0 .net "cin", 3 0, L_0x55d44e87e8d0;  1 drivers
v0x55d44dadaac0_0 .net "sum", 3 0, L_0x55d44e87e4e0;  1 drivers
L_0x55d44e87c4a0 .part L_0x55d44e87e6f0, 0, 1;
L_0x55d44e87c5d0 .part L_0x55d44e87e7e0, 0, 1;
L_0x55d44e87c700 .part L_0x55d44e87e8d0, 0, 1;
L_0x55d44e87cd10 .part L_0x55d44e87e6f0, 1, 1;
L_0x55d44e87ce40 .part L_0x55d44e87e7e0, 1, 1;
L_0x55d44e87cf70 .part L_0x55d44e87e8d0, 1, 1;
L_0x55d44e87d6b0 .part L_0x55d44e87e6f0, 2, 1;
L_0x55d44e87d7e0 .part L_0x55d44e87e7e0, 2, 1;
L_0x55d44e87d960 .part L_0x55d44e87e8d0, 2, 1;
L_0x55d44e87df30 .part L_0x55d44e87e6f0, 3, 1;
L_0x55d44e87e0f0 .part L_0x55d44e87e7e0, 3, 1;
L_0x55d44e87e2b0 .part L_0x55d44e87e8d0, 3, 1;
L_0x55d44e87e4e0 .concat8 [ 1 1 1 1], L_0x55d44e87bf40, L_0x55d44e87c8a0, L_0x55d44e87d150, L_0x55d44e87db00;
L_0x55d44e87e580 .concat8 [ 1 1 1 1], L_0x55d44e87c390, L_0x55d44e87cc00, L_0x55d44e87d5a0, L_0x55d44e87de20;
S_0x55d44e261510 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e2702c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e87bae0 .functor XOR 1, L_0x55d44e87c4a0, L_0x55d44e87c5d0, C4<0>, C4<0>;
L_0x55d44e87bf40 .functor XOR 1, L_0x55d44e87bae0, L_0x55d44e87c700, C4<0>, C4<0>;
L_0x55d44e87c000 .functor AND 1, L_0x55d44e87c4a0, L_0x55d44e87c5d0, C4<1>, C4<1>;
L_0x55d44e87c110 .functor AND 1, L_0x55d44e87c4a0, L_0x55d44e87c700, C4<1>, C4<1>;
L_0x55d44e87c1d0 .functor OR 1, L_0x55d44e87c000, L_0x55d44e87c110, C4<0>, C4<0>;
L_0x55d44e87c2e0 .functor AND 1, L_0x55d44e87c700, L_0x55d44e87c5d0, C4<1>, C4<1>;
L_0x55d44e87c390 .functor OR 1, L_0x55d44e87c1d0, L_0x55d44e87c2e0, C4<0>, C4<0>;
v0x55d44daa8210_0 .net *"_s0", 0 0, L_0x55d44e87bae0;  1 drivers
v0x55d44daa7bb0_0 .net *"_s10", 0 0, L_0x55d44e87c2e0;  1 drivers
v0x55d44dadb5b0_0 .net *"_s4", 0 0, L_0x55d44e87c000;  1 drivers
v0x55d44dadb670_0 .net *"_s6", 0 0, L_0x55d44e87c110;  1 drivers
v0x55d44dadaf20_0 .net *"_s8", 0 0, L_0x55d44e87c1d0;  1 drivers
v0x55d44db0e830_0 .net "a", 0 0, L_0x55d44e87c4a0;  1 drivers
v0x55d44db0e8f0_0 .net "b", 0 0, L_0x55d44e87c5d0;  1 drivers
v0x55d44db0e130_0 .net "ca", 0 0, L_0x55d44e87c390;  1 drivers
v0x55d44db0e1f0_0 .net "cin", 0 0, L_0x55d44e87c700;  1 drivers
v0x55d44dae8050_0 .net "sum", 0 0, L_0x55d44e87bf40;  1 drivers
S_0x55d44e1fa300 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e2702c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e87c830 .functor XOR 1, L_0x55d44e87cd10, L_0x55d44e87ce40, C4<0>, C4<0>;
L_0x55d44e87c8a0 .functor XOR 1, L_0x55d44e87c830, L_0x55d44e87cf70, C4<0>, C4<0>;
L_0x55d44e87c910 .functor AND 1, L_0x55d44e87cd10, L_0x55d44e87ce40, C4<1>, C4<1>;
L_0x55d44e87c980 .functor AND 1, L_0x55d44e87cd10, L_0x55d44e87cf70, C4<1>, C4<1>;
L_0x55d44e87ca40 .functor OR 1, L_0x55d44e87c910, L_0x55d44e87c980, C4<0>, C4<0>;
L_0x55d44e87cb50 .functor AND 1, L_0x55d44e87cf70, L_0x55d44e87ce40, C4<1>, C4<1>;
L_0x55d44e87cc00 .functor OR 1, L_0x55d44e87ca40, L_0x55d44e87cb50, C4<0>, C4<0>;
v0x55d44db0dd00_0 .net *"_s0", 0 0, L_0x55d44e87c830;  1 drivers
v0x55d44db0d5c0_0 .net *"_s10", 0 0, L_0x55d44e87cb50;  1 drivers
v0x55d44dae7910_0 .net *"_s4", 0 0, L_0x55d44e87c910;  1 drivers
v0x55d44dae79d0_0 .net *"_s6", 0 0, L_0x55d44e87c980;  1 drivers
v0x55d44db01270_0 .net *"_s8", 0 0, L_0x55d44e87ca40;  1 drivers
v0x55d44db00c70_0 .net "a", 0 0, L_0x55d44e87cd10;  1 drivers
v0x55d44db00d30_0 .net "b", 0 0, L_0x55d44e87ce40;  1 drivers
v0x55d44daf4920_0 .net "ca", 0 0, L_0x55d44e87cc00;  1 drivers
v0x55d44daf49e0_0 .net "cin", 0 0, L_0x55d44e87cf70;  1 drivers
v0x55d44daf43d0_0 .net "sum", 0 0, L_0x55d44e87c8a0;  1 drivers
S_0x55d44e22d670 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e2702c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e87d0e0 .functor XOR 1, L_0x55d44e87d6b0, L_0x55d44e87d7e0, C4<0>, C4<0>;
L_0x55d44e87d150 .functor XOR 1, L_0x55d44e87d0e0, L_0x55d44e87d960, C4<0>, C4<0>;
L_0x55d44e87d210 .functor AND 1, L_0x55d44e87d6b0, L_0x55d44e87d7e0, C4<1>, C4<1>;
L_0x55d44e87d320 .functor AND 1, L_0x55d44e87d6b0, L_0x55d44e87d960, C4<1>, C4<1>;
L_0x55d44e87d3e0 .functor OR 1, L_0x55d44e87d210, L_0x55d44e87d320, C4<0>, C4<0>;
L_0x55d44e87d4f0 .functor AND 1, L_0x55d44e87d960, L_0x55d44e87d7e0, C4<1>, C4<1>;
L_0x55d44e87d5a0 .functor OR 1, L_0x55d44e87d3e0, L_0x55d44e87d4f0, C4<0>, C4<0>;
v0x55d44dae76c0_0 .net *"_s0", 0 0, L_0x55d44e87d0e0;  1 drivers
v0x55d44db03fc0_0 .net *"_s10", 0 0, L_0x55d44e87d4f0;  1 drivers
v0x55d44db0cf20_0 .net *"_s4", 0 0, L_0x55d44e87d210;  1 drivers
v0x55d44db0cfe0_0 .net *"_s6", 0 0, L_0x55d44e87d320;  1 drivers
v0x55d44db09e90_0 .net *"_s8", 0 0, L_0x55d44e87d3e0;  1 drivers
v0x55d44db06f40_0 .net "a", 0 0, L_0x55d44e87d6b0;  1 drivers
v0x55d44db07000_0 .net "b", 0 0, L_0x55d44e87d7e0;  1 drivers
v0x55d44daf7670_0 .net "ca", 0 0, L_0x55d44e87d5a0;  1 drivers
v0x55d44daf7730_0 .net "cin", 0 0, L_0x55d44e87d960;  1 drivers
v0x55d44db00680_0 .net "sum", 0 0, L_0x55d44e87d150;  1 drivers
S_0x55d44e23a060 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e2702c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e87da90 .functor XOR 1, L_0x55d44e87df30, L_0x55d44e87e0f0, C4<0>, C4<0>;
L_0x55d44e87db00 .functor XOR 1, L_0x55d44e87da90, L_0x55d44e87e2b0, C4<0>, C4<0>;
L_0x55d44e87db70 .functor AND 1, L_0x55d44e87df30, L_0x55d44e87e0f0, C4<1>, C4<1>;
L_0x55d44e87dbe0 .functor AND 1, L_0x55d44e87df30, L_0x55d44e87e2b0, C4<1>, C4<1>;
L_0x55d44e87dca0 .functor OR 1, L_0x55d44e87db70, L_0x55d44e87dbe0, C4<0>, C4<0>;
L_0x55d44e87ddb0 .functor AND 1, L_0x55d44e87e2b0, L_0x55d44e87e0f0, C4<1>, C4<1>;
L_0x55d44e87de20 .functor OR 1, L_0x55d44e87dca0, L_0x55d44e87ddb0, C4<0>, C4<0>;
v0x55d44dafd540_0 .net *"_s0", 0 0, L_0x55d44e87da90;  1 drivers
v0x55d44dafa5f0_0 .net *"_s10", 0 0, L_0x55d44e87ddb0;  1 drivers
v0x55d44daead20_0 .net *"_s4", 0 0, L_0x55d44e87db70;  1 drivers
v0x55d44daeade0_0 .net *"_s6", 0 0, L_0x55d44e87dbe0;  1 drivers
v0x55d44daf3c80_0 .net *"_s8", 0 0, L_0x55d44e87dca0;  1 drivers
v0x55d44daf0bf0_0 .net "a", 0 0, L_0x55d44e87df30;  1 drivers
v0x55d44daf0cb0_0 .net "b", 0 0, L_0x55d44e87e0f0;  1 drivers
v0x55d44daedca0_0 .net "ca", 0 0, L_0x55d44e87de20;  1 drivers
v0x55d44daedd60_0 .net "cin", 0 0, L_0x55d44e87e2b0;  1 drivers
v0x55d44dade390_0 .net "sum", 0 0, L_0x55d44e87db00;  1 drivers
S_0x55d44e239760 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44e2d7e40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44daa6340_0 .net "a", 3 0, L_0x55d44e8811b0;  1 drivers
v0x55d44da80690_0 .net "b", 3 0, L_0x55d44e881250;  1 drivers
v0x55d44da99ff0_0 .net "ca", 3 0, L_0x55d44e881040;  1 drivers
v0x55d44da9a0b0_0 .net "cin", 3 0, L_0x55d44e881340;  1 drivers
v0x55d44da999f0_0 .net "sum", 3 0, L_0x55d44e880fa0;  1 drivers
L_0x55d44e87ef60 .part L_0x55d44e8811b0, 0, 1;
L_0x55d44e87f090 .part L_0x55d44e881250, 0, 1;
L_0x55d44e87f1c0 .part L_0x55d44e881340, 0, 1;
L_0x55d44e87f7d0 .part L_0x55d44e8811b0, 1, 1;
L_0x55d44e87f900 .part L_0x55d44e881250, 1, 1;
L_0x55d44e87fa30 .part L_0x55d44e881340, 1, 1;
L_0x55d44e880170 .part L_0x55d44e8811b0, 2, 1;
L_0x55d44e8802a0 .part L_0x55d44e881250, 2, 1;
L_0x55d44e880420 .part L_0x55d44e881340, 2, 1;
L_0x55d44e8809f0 .part L_0x55d44e8811b0, 3, 1;
L_0x55d44e880bb0 .part L_0x55d44e881250, 3, 1;
L_0x55d44e880d70 .part L_0x55d44e881340, 3, 1;
L_0x55d44e880fa0 .concat8 [ 1 1 1 1], L_0x55d44e87ea00, L_0x55d44e87f360, L_0x55d44e87fc10, L_0x55d44e8805c0;
L_0x55d44e881040 .concat8 [ 1 1 1 1], L_0x55d44e87ee50, L_0x55d44e87f6c0, L_0x55d44e880060, L_0x55d44e8808e0;
S_0x55d44e206e20 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e239760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e87e470 .functor XOR 1, L_0x55d44e87ef60, L_0x55d44e87f090, C4<0>, C4<0>;
L_0x55d44e87ea00 .functor XOR 1, L_0x55d44e87e470, L_0x55d44e87f1c0, C4<0>, C4<0>;
L_0x55d44e87eac0 .functor AND 1, L_0x55d44e87ef60, L_0x55d44e87f090, C4<1>, C4<1>;
L_0x55d44e87ebd0 .functor AND 1, L_0x55d44e87ef60, L_0x55d44e87f1c0, C4<1>, C4<1>;
L_0x55d44e87ec90 .functor OR 1, L_0x55d44e87eac0, L_0x55d44e87ebd0, C4<0>, C4<0>;
L_0x55d44e87eda0 .functor AND 1, L_0x55d44e87f1c0, L_0x55d44e87f090, C4<1>, C4<1>;
L_0x55d44e87ee50 .functor OR 1, L_0x55d44e87ec90, L_0x55d44e87eda0, C4<0>, C4<0>;
v0x55d44dada380_0 .net *"_s0", 0 0, L_0x55d44e87e470;  1 drivers
v0x55d44dab46d0_0 .net *"_s10", 0 0, L_0x55d44e87eda0;  1 drivers
v0x55d44dace030_0 .net *"_s4", 0 0, L_0x55d44e87eac0;  1 drivers
v0x55d44dace0f0_0 .net *"_s6", 0 0, L_0x55d44e87ebd0;  1 drivers
v0x55d44dacda30_0 .net *"_s8", 0 0, L_0x55d44e87ec90;  1 drivers
v0x55d44dac16e0_0 .net "a", 0 0, L_0x55d44e87ef60;  1 drivers
v0x55d44dac17a0_0 .net "b", 0 0, L_0x55d44e87f090;  1 drivers
v0x55d44dac10e0_0 .net "ca", 0 0, L_0x55d44e87ee50;  1 drivers
v0x55d44dac11a0_0 .net "cin", 0 0, L_0x55d44e87f1c0;  1 drivers
v0x55d44dab4530_0 .net "sum", 0 0, L_0x55d44e87ea00;  1 drivers
S_0x55d44e206520 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e239760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e87f2f0 .functor XOR 1, L_0x55d44e87f7d0, L_0x55d44e87f900, C4<0>, C4<0>;
L_0x55d44e87f360 .functor XOR 1, L_0x55d44e87f2f0, L_0x55d44e87fa30, C4<0>, C4<0>;
L_0x55d44e87f3d0 .functor AND 1, L_0x55d44e87f7d0, L_0x55d44e87f900, C4<1>, C4<1>;
L_0x55d44e87f440 .functor AND 1, L_0x55d44e87f7d0, L_0x55d44e87fa30, C4<1>, C4<1>;
L_0x55d44e87f500 .functor OR 1, L_0x55d44e87f3d0, L_0x55d44e87f440, C4<0>, C4<0>;
L_0x55d44e87f610 .functor AND 1, L_0x55d44e87fa30, L_0x55d44e87f900, C4<1>, C4<1>;
L_0x55d44e87f6c0 .functor OR 1, L_0x55d44e87f500, L_0x55d44e87f610, C4<0>, C4<0>;
v0x55d44dad0d80_0 .net *"_s0", 0 0, L_0x55d44e87f2f0;  1 drivers
v0x55d44dad9ce0_0 .net *"_s10", 0 0, L_0x55d44e87f610;  1 drivers
v0x55d44dad6c50_0 .net *"_s4", 0 0, L_0x55d44e87f3d0;  1 drivers
v0x55d44dad6d10_0 .net *"_s6", 0 0, L_0x55d44e87f440;  1 drivers
v0x55d44dad3d00_0 .net *"_s8", 0 0, L_0x55d44e87f500;  1 drivers
v0x55d44dac4430_0 .net "a", 0 0, L_0x55d44e87f7d0;  1 drivers
v0x55d44dac44f0_0 .net "b", 0 0, L_0x55d44e87f900;  1 drivers
v0x55d44dacd390_0 .net "ca", 0 0, L_0x55d44e87f6c0;  1 drivers
v0x55d44dacd450_0 .net "cin", 0 0, L_0x55d44e87fa30;  1 drivers
v0x55d44daca3b0_0 .net "sum", 0 0, L_0x55d44e87f360;  1 drivers
S_0x55d44e1c6350 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e239760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e87fba0 .functor XOR 1, L_0x55d44e880170, L_0x55d44e8802a0, C4<0>, C4<0>;
L_0x55d44e87fc10 .functor XOR 1, L_0x55d44e87fba0, L_0x55d44e880420, C4<0>, C4<0>;
L_0x55d44e87fcd0 .functor AND 1, L_0x55d44e880170, L_0x55d44e8802a0, C4<1>, C4<1>;
L_0x55d44e87fde0 .functor AND 1, L_0x55d44e880170, L_0x55d44e880420, C4<1>, C4<1>;
L_0x55d44e87fea0 .functor OR 1, L_0x55d44e87fcd0, L_0x55d44e87fde0, C4<0>, C4<0>;
L_0x55d44e87ffb0 .functor AND 1, L_0x55d44e880420, L_0x55d44e8802a0, C4<1>, C4<1>;
L_0x55d44e880060 .functor OR 1, L_0x55d44e87fea0, L_0x55d44e87ffb0, C4<0>, C4<0>;
v0x55d44dac73b0_0 .net *"_s0", 0 0, L_0x55d44e87fba0;  1 drivers
v0x55d44dab7ae0_0 .net *"_s10", 0 0, L_0x55d44e87ffb0;  1 drivers
v0x55d44dac0a40_0 .net *"_s4", 0 0, L_0x55d44e87fcd0;  1 drivers
v0x55d44dac0b00_0 .net *"_s6", 0 0, L_0x55d44e87fde0;  1 drivers
v0x55d44dabd9b0_0 .net *"_s8", 0 0, L_0x55d44e87fea0;  1 drivers
v0x55d44dabaa60_0 .net "a", 0 0, L_0x55d44e880170;  1 drivers
v0x55d44dabab20_0 .net "b", 0 0, L_0x55d44e8802a0;  1 drivers
v0x55d44daab0a0_0 .net "ca", 0 0, L_0x55d44e880060;  1 drivers
v0x55d44daab160_0 .net "cin", 0 0, L_0x55d44e880420;  1 drivers
v0x55d44dab1020_0 .net "sum", 0 0, L_0x55d44e87fc10;  1 drivers
S_0x55d44e1d2de0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e239760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e880550 .functor XOR 1, L_0x55d44e8809f0, L_0x55d44e880bb0, C4<0>, C4<0>;
L_0x55d44e8805c0 .functor XOR 1, L_0x55d44e880550, L_0x55d44e880d70, C4<0>, C4<0>;
L_0x55d44e880630 .functor AND 1, L_0x55d44e8809f0, L_0x55d44e880bb0, C4<1>, C4<1>;
L_0x55d44e8806a0 .functor AND 1, L_0x55d44e8809f0, L_0x55d44e880d70, C4<1>, C4<1>;
L_0x55d44e880760 .functor OR 1, L_0x55d44e880630, L_0x55d44e8806a0, C4<0>, C4<0>;
L_0x55d44e880870 .functor AND 1, L_0x55d44e880d70, L_0x55d44e880bb0, C4<1>, C4<1>;
L_0x55d44e8808e0 .functor OR 1, L_0x55d44e880760, L_0x55d44e880870, C4<0>, C4<0>;
v0x55d44daae020_0 .net *"_s0", 0 0, L_0x55d44e880550;  1 drivers
v0x55d44da74330_0 .net *"_s10", 0 0, L_0x55d44e880870;  1 drivers
v0x55d44da73ca0_0 .net *"_s4", 0 0, L_0x55d44e880630;  1 drivers
v0x55d44da73d60_0 .net *"_s6", 0 0, L_0x55d44e8806a0;  1 drivers
v0x55d44daa75b0_0 .net *"_s8", 0 0, L_0x55d44e880760;  1 drivers
v0x55d44daa6eb0_0 .net "a", 0 0, L_0x55d44e8809f0;  1 drivers
v0x55d44daa6f70_0 .net "b", 0 0, L_0x55d44e880bb0;  1 drivers
v0x55d44da80d20_0 .net "ca", 0 0, L_0x55d44e8808e0;  1 drivers
v0x55d44da80de0_0 .net "cin", 0 0, L_0x55d44e880d70;  1 drivers
v0x55d44daa6b30_0 .net "sum", 0 0, L_0x55d44e8805c0;  1 drivers
S_0x55d44e1d24e0 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44e2d7e40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44da72a60_0 .net "a", 3 0, L_0x55d44e883b50;  1 drivers
v0x55d44da6f9d0_0 .net "b", 3 0, L_0x55d44e883c80;  1 drivers
v0x55d44da6ca80_0 .net "ca", 3 0, L_0x55d44e8839e0;  1 drivers
v0x55d44da6cb40_0 .net "cin", 3 0, L_0x55d44e883db0;  1 drivers
v0x55d44da5d1b0_0 .net "sum", 3 0, L_0x55d44e883940;  1 drivers
L_0x55d44e881900 .part L_0x55d44e883b50, 0, 1;
L_0x55d44e881a30 .part L_0x55d44e883c80, 0, 1;
L_0x55d44e881b60 .part L_0x55d44e883db0, 0, 1;
L_0x55d44e882170 .part L_0x55d44e883b50, 1, 1;
L_0x55d44e8822a0 .part L_0x55d44e883c80, 1, 1;
L_0x55d44e8823d0 .part L_0x55d44e883db0, 1, 1;
L_0x55d44e882b10 .part L_0x55d44e883b50, 2, 1;
L_0x55d44e882c40 .part L_0x55d44e883c80, 2, 1;
L_0x55d44e882dc0 .part L_0x55d44e883db0, 2, 1;
L_0x55d44e883390 .part L_0x55d44e883b50, 3, 1;
L_0x55d44e883550 .part L_0x55d44e883c80, 3, 1;
L_0x55d44e883710 .part L_0x55d44e883db0, 3, 1;
L_0x55d44e883940 .concat8 [ 1 1 1 1], L_0x55d44e8813e0, L_0x55d44e881d00, L_0x55d44e8825b0, L_0x55d44e882f60;
L_0x55d44e8839e0 .concat8 [ 1 1 1 1], L_0x55d44e8817f0, L_0x55d44e882060, L_0x55d44e882a00, L_0x55d44e883280;
S_0x55d44e19fb90 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e1d24e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e880f30 .functor XOR 1, L_0x55d44e881900, L_0x55d44e881a30, C4<0>, C4<0>;
L_0x55d44e8813e0 .functor XOR 1, L_0x55d44e880f30, L_0x55d44e881b60, C4<0>, C4<0>;
L_0x55d44e8814a0 .functor AND 1, L_0x55d44e881900, L_0x55d44e881a30, C4<1>, C4<1>;
L_0x55d44e8815b0 .functor AND 1, L_0x55d44e881900, L_0x55d44e881b60, C4<1>, C4<1>;
L_0x55d44e881670 .functor OR 1, L_0x55d44e8814a0, L_0x55d44e8815b0, C4<0>, C4<0>;
L_0x55d44e881780 .functor AND 1, L_0x55d44e881b60, L_0x55d44e881a30, C4<1>, C4<1>;
L_0x55d44e8817f0 .functor OR 1, L_0x55d44e881670, L_0x55d44e881780, C4<0>, C4<0>;
v0x55d44da8d6a0_0 .net *"_s0", 0 0, L_0x55d44e880f30;  1 drivers
v0x55d44da8d0a0_0 .net *"_s10", 0 0, L_0x55d44e881780;  1 drivers
v0x55d44da80440_0 .net *"_s4", 0 0, L_0x55d44e8814a0;  1 drivers
v0x55d44da80500_0 .net *"_s6", 0 0, L_0x55d44e8815b0;  1 drivers
v0x55d44da9cd40_0 .net *"_s8", 0 0, L_0x55d44e881670;  1 drivers
v0x55d44daa5ca0_0 .net "a", 0 0, L_0x55d44e881900;  1 drivers
v0x55d44daa5d60_0 .net "b", 0 0, L_0x55d44e881a30;  1 drivers
v0x55d44daa2c10_0 .net "ca", 0 0, L_0x55d44e8817f0;  1 drivers
v0x55d44daa2cd0_0 .net "cin", 0 0, L_0x55d44e881b60;  1 drivers
v0x55d44da9fd70_0 .net "sum", 0 0, L_0x55d44e8813e0;  1 drivers
S_0x55d44e19f290 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e1d24e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e881c90 .functor XOR 1, L_0x55d44e882170, L_0x55d44e8822a0, C4<0>, C4<0>;
L_0x55d44e881d00 .functor XOR 1, L_0x55d44e881c90, L_0x55d44e8823d0, C4<0>, C4<0>;
L_0x55d44e881d70 .functor AND 1, L_0x55d44e882170, L_0x55d44e8822a0, C4<1>, C4<1>;
L_0x55d44e881de0 .functor AND 1, L_0x55d44e882170, L_0x55d44e8823d0, C4<1>, C4<1>;
L_0x55d44e881ea0 .functor OR 1, L_0x55d44e881d70, L_0x55d44e881de0, C4<0>, C4<0>;
L_0x55d44e881fb0 .functor AND 1, L_0x55d44e8823d0, L_0x55d44e8822a0, C4<1>, C4<1>;
L_0x55d44e882060 .functor OR 1, L_0x55d44e881ea0, L_0x55d44e881fb0, C4<0>, C4<0>;
v0x55d44da903f0_0 .net *"_s0", 0 0, L_0x55d44e881c90;  1 drivers
v0x55d44da99350_0 .net *"_s10", 0 0, L_0x55d44e881fb0;  1 drivers
v0x55d44da962c0_0 .net *"_s4", 0 0, L_0x55d44e881d70;  1 drivers
v0x55d44da96380_0 .net *"_s6", 0 0, L_0x55d44e881de0;  1 drivers
v0x55d44da93370_0 .net *"_s8", 0 0, L_0x55d44e881ea0;  1 drivers
v0x55d44da83aa0_0 .net "a", 0 0, L_0x55d44e882170;  1 drivers
v0x55d44da83b60_0 .net "b", 0 0, L_0x55d44e8822a0;  1 drivers
v0x55d44da8ca00_0 .net "ca", 0 0, L_0x55d44e882060;  1 drivers
v0x55d44da8cac0_0 .net "cin", 0 0, L_0x55d44e8823d0;  1 drivers
v0x55d44da89a20_0 .net "sum", 0 0, L_0x55d44e881d00;  1 drivers
S_0x55d44e191740 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e1d24e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e882540 .functor XOR 1, L_0x55d44e882b10, L_0x55d44e882c40, C4<0>, C4<0>;
L_0x55d44e8825b0 .functor XOR 1, L_0x55d44e882540, L_0x55d44e882dc0, C4<0>, C4<0>;
L_0x55d44e882670 .functor AND 1, L_0x55d44e882b10, L_0x55d44e882c40, C4<1>, C4<1>;
L_0x55d44e882780 .functor AND 1, L_0x55d44e882b10, L_0x55d44e882dc0, C4<1>, C4<1>;
L_0x55d44e882840 .functor OR 1, L_0x55d44e882670, L_0x55d44e882780, C4<0>, C4<0>;
L_0x55d44e882950 .functor AND 1, L_0x55d44e882dc0, L_0x55d44e882c40, C4<1>, C4<1>;
L_0x55d44e882a00 .functor OR 1, L_0x55d44e882840, L_0x55d44e882950, C4<0>, C4<0>;
v0x55d44da86a20_0 .net *"_s0", 0 0, L_0x55d44e882540;  1 drivers
v0x55d44da77060_0 .net *"_s10", 0 0, L_0x55d44e882950;  1 drivers
v0x55d44da7cf30_0 .net *"_s4", 0 0, L_0x55d44e882670;  1 drivers
v0x55d44da7cff0_0 .net *"_s6", 0 0, L_0x55d44e882780;  1 drivers
v0x55d44da79fe0_0 .net *"_s8", 0 0, L_0x55d44e882840;  1 drivers
v0x55d44da4dae0_0 .net "a", 0 0, L_0x55d44e882b10;  1 drivers
v0x55d44da4dba0_0 .net "b", 0 0, L_0x55d44e882c40;  1 drivers
v0x55d44da73840_0 .net "ca", 0 0, L_0x55d44e882a00;  1 drivers
v0x55d44da73900_0 .net "cin", 0 0, L_0x55d44e882dc0;  1 drivers
v0x55d44da731b0_0 .net "sum", 0 0, L_0x55d44e8825b0;  1 drivers
S_0x55d44e12a530 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e1d24e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e882ef0 .functor XOR 1, L_0x55d44e883390, L_0x55d44e883550, C4<0>, C4<0>;
L_0x55d44e882f60 .functor XOR 1, L_0x55d44e882ef0, L_0x55d44e883710, C4<0>, C4<0>;
L_0x55d44e882fd0 .functor AND 1, L_0x55d44e883390, L_0x55d44e883550, C4<1>, C4<1>;
L_0x55d44e883040 .functor AND 1, L_0x55d44e883390, L_0x55d44e883710, C4<1>, C4<1>;
L_0x55d44e883100 .functor OR 1, L_0x55d44e882fd0, L_0x55d44e883040, C4<0>, C4<0>;
L_0x55d44e883210 .functor AND 1, L_0x55d44e883710, L_0x55d44e883550, C4<1>, C4<1>;
L_0x55d44e883280 .functor OR 1, L_0x55d44e883100, L_0x55d44e883210, C4<0>, C4<0>;
v0x55d44da4d450_0 .net *"_s0", 0 0, L_0x55d44e882ef0;  1 drivers
v0x55d44da66db0_0 .net *"_s10", 0 0, L_0x55d44e883210;  1 drivers
v0x55d44da667b0_0 .net *"_s4", 0 0, L_0x55d44e882fd0;  1 drivers
v0x55d44da66870_0 .net *"_s6", 0 0, L_0x55d44e883040;  1 drivers
v0x55d44da5a460_0 .net *"_s8", 0 0, L_0x55d44e883100;  1 drivers
v0x55d44da59e60_0 .net "a", 0 0, L_0x55d44e883390;  1 drivers
v0x55d44da59f20_0 .net "b", 0 0, L_0x55d44e883550;  1 drivers
v0x55d44da4d200_0 .net "ca", 0 0, L_0x55d44e883280;  1 drivers
v0x55d44da4d2c0_0 .net "cin", 0 0, L_0x55d44e883710;  1 drivers
v0x55d44da69bb0_0 .net "sum", 0 0, L_0x55d44e882f60;  1 drivers
S_0x55d44e15d8a0 .scope module, "a_1" "sixtyBitAdder" 4 8, 5 3 0, S_0x55d44d32f1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f865d7132a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44d6497a0_0 .net/2u *"_s2", 0 0, L_0x7f865d7132a0;  1 drivers
L_0x7f865d7132e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44d646710_0 .net/2u *"_s6", 0 0, L_0x7f865d7132e8;  1 drivers
v0x55d44d6437c0_0 .net "a", 64 0, L_0x55d44e8b1880;  1 drivers
v0x55d44d643880_0 .net "b", 64 0, L_0x55d44e8b19b0;  1 drivers
v0x55d44d633e00_0 .net "ca", 64 0, L_0x55d44e8b16a0;  1 drivers
v0x55d44d639cd0_0 .net "cin", 64 0, L_0x55d44e8b1a50;  1 drivers
v0x55d44d636d80_0 .net "sum", 64 0, L_0x55d44e8b1510;  1 drivers
L_0x55d44e89b080 .part L_0x55d44e8b1880, 0, 32;
L_0x55d44e89b120 .part L_0x55d44e8b19b0, 0, 32;
L_0x55d44e89b1c0 .part L_0x55d44e8b1a50, 0, 32;
L_0x55d44e8b1240 .part L_0x55d44e8b1880, 32, 32;
L_0x55d44e8b1330 .part L_0x55d44e8b19b0, 32, 32;
L_0x55d44e8b1420 .part L_0x55d44e8b1a50, 32, 32;
L_0x55d44e8b1510 .concat8 [ 32 32 1 0], L_0x55d44e89adb0, L_0x55d44e8b0f70, L_0x7f865d7132e8;
L_0x55d44e8b16a0 .concat8 [ 1 32 32 0], L_0x7f865d7132a0, L_0x55d44e89aef0, L_0x55d44e8b10b0;
S_0x55d44e16a290 .scope module, "FA_0" "thirtBitAdder" 5 13, 6 3 0, S_0x55d44e15d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44d856fd0_0 .net "a", 31 0, L_0x55d44e89b080;  1 drivers
v0x55d44d847700_0 .net "b", 31 0, L_0x55d44e89b120;  1 drivers
v0x55d44d850660_0 .net "ca", 31 0, L_0x55d44e89aef0;  1 drivers
v0x55d44d850720_0 .net "cin", 31 0, L_0x55d44e89b1c0;  1 drivers
v0x55d44d84d5d0_0 .net "sum", 31 0, L_0x55d44e89adb0;  1 drivers
L_0x55d44e88fc90 .part L_0x55d44e89b080, 0, 16;
L_0x55d44e88fd30 .part L_0x55d44e89b120, 0, 16;
L_0x55d44e88fdd0 .part L_0x55d44e89b1c0, 0, 16;
L_0x55d44e89aaa0 .part L_0x55d44e89b080, 16, 16;
L_0x55d44e89ab90 .part L_0x55d44e89b120, 16, 16;
L_0x55d44e89ac80 .part L_0x55d44e89b1c0, 16, 16;
L_0x55d44e89adb0 .concat8 [ 16 16 0 0], L_0x55d44e88f990, L_0x55d44e89a7a0;
L_0x55d44e89aef0 .concat8 [ 16 16 0 0], L_0x55d44e88fa30, L_0x55d44e89a840;
S_0x55d44e169990 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44e16a290;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44d960990_0 .net "a", 15 0, L_0x55d44e88fc90;  1 drivers
v0x55d44d95d900_0 .net "b", 15 0, L_0x55d44e88fd30;  1 drivers
v0x55d44d95a9b0_0 .net "ca", 15 0, L_0x55d44e88fa30;  1 drivers
v0x55d44d95aa70_0 .net "cin", 15 0, L_0x55d44e88fdd0;  1 drivers
v0x55d44d94b0e0_0 .net "sum", 15 0, L_0x55d44e88f990;  1 drivers
L_0x55d44e8877a0 .part L_0x55d44e88fc90, 0, 4;
L_0x55d44e887840 .part L_0x55d44e88fd30, 0, 4;
L_0x55d44e8878e0 .part L_0x55d44e88fdd0, 0, 4;
L_0x55d44e88a130 .part L_0x55d44e88fc90, 4, 4;
L_0x55d44e88a220 .part L_0x55d44e88fd30, 4, 4;
L_0x55d44e88a310 .part L_0x55d44e88fdd0, 4, 4;
L_0x55d44e88cbf0 .part L_0x55d44e88fc90, 8, 4;
L_0x55d44e88cc90 .part L_0x55d44e88fd30, 8, 4;
L_0x55d44e88cd80 .part L_0x55d44e88fdd0, 8, 4;
L_0x55d44e88f590 .part L_0x55d44e88fc90, 12, 4;
L_0x55d44e88f6c0 .part L_0x55d44e88fd30, 12, 4;
L_0x55d44e88f7f0 .part L_0x55d44e88fdd0, 12, 4;
L_0x55d44e88f990 .concat8 [ 4 4 4 4], L_0x55d44e887590, L_0x55d44e889f20, L_0x55d44e88c9e0, L_0x55d44e88f380;
L_0x55d44e88fa30 .concat8 [ 4 4 4 4], L_0x55d44e887630, L_0x55d44e889fc0, L_0x55d44e88ca80, L_0x55d44e88f420;
S_0x55d44e137050 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44e169990;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44da114a0_0 .net "a", 3 0, L_0x55d44e8877a0;  1 drivers
v0x55d44d9e4fa0_0 .net "b", 3 0, L_0x55d44e887840;  1 drivers
v0x55d44da0ad00_0 .net "ca", 3 0, L_0x55d44e887630;  1 drivers
v0x55d44da0adc0_0 .net "cin", 3 0, L_0x55d44e8878e0;  1 drivers
v0x55d44da0a5c0_0 .net "sum", 3 0, L_0x55d44e887590;  1 drivers
L_0x55d44e885550 .part L_0x55d44e8877a0, 0, 1;
L_0x55d44e885680 .part L_0x55d44e887840, 0, 1;
L_0x55d44e8857b0 .part L_0x55d44e8878e0, 0, 1;
L_0x55d44e885dc0 .part L_0x55d44e8877a0, 1, 1;
L_0x55d44e885ef0 .part L_0x55d44e887840, 1, 1;
L_0x55d44e886020 .part L_0x55d44e8878e0, 1, 1;
L_0x55d44e886760 .part L_0x55d44e8877a0, 2, 1;
L_0x55d44e886890 .part L_0x55d44e887840, 2, 1;
L_0x55d44e886a10 .part L_0x55d44e8878e0, 2, 1;
L_0x55d44e886fe0 .part L_0x55d44e8877a0, 3, 1;
L_0x55d44e8871a0 .part L_0x55d44e887840, 3, 1;
L_0x55d44e887360 .part L_0x55d44e8878e0, 3, 1;
L_0x55d44e887590 .concat8 [ 1 1 1 1], L_0x55d44e8838d0, L_0x55d44e885950, L_0x55d44e886200, L_0x55d44e886bb0;
L_0x55d44e887630 .concat8 [ 1 1 1 1], L_0x55d44e885440, L_0x55d44e885cb0, L_0x55d44e886650, L_0x55d44e886ed0;
S_0x55d44e136750 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e137050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e883ee0 .functor XOR 1, L_0x55d44e885550, L_0x55d44e885680, C4<0>, C4<0>;
L_0x55d44e8838d0 .functor XOR 1, L_0x55d44e883ee0, L_0x55d44e8857b0, C4<0>, C4<0>;
L_0x55d44e8850f0 .functor AND 1, L_0x55d44e885550, L_0x55d44e885680, C4<1>, C4<1>;
L_0x55d44e885200 .functor AND 1, L_0x55d44e885550, L_0x55d44e8857b0, C4<1>, C4<1>;
L_0x55d44e8852c0 .functor OR 1, L_0x55d44e8850f0, L_0x55d44e885200, C4<0>, C4<0>;
L_0x55d44e8853d0 .functor AND 1, L_0x55d44e8857b0, L_0x55d44e885680, C4<1>, C4<1>;
L_0x55d44e885440 .functor OR 1, L_0x55d44e8852c0, L_0x55d44e8853d0, C4<0>, C4<0>;
v0x55d44d9d7df0_0 .net *"_s0", 0 0, L_0x55d44e883ee0;  1 drivers
v0x55d44da0b7f0_0 .net *"_s10", 0 0, L_0x55d44e8853d0;  1 drivers
v0x55d44da0b160_0 .net *"_s4", 0 0, L_0x55d44e8850f0;  1 drivers
v0x55d44da0b220_0 .net *"_s6", 0 0, L_0x55d44e885200;  1 drivers
v0x55d44da3ea70_0 .net *"_s8", 0 0, L_0x55d44e8852c0;  1 drivers
v0x55d44da3e370_0 .net "a", 0 0, L_0x55d44e885550;  1 drivers
v0x55d44da3e430_0 .net "b", 0 0, L_0x55d44e885680;  1 drivers
v0x55d44da181e0_0 .net "ca", 0 0, L_0x55d44e885440;  1 drivers
v0x55d44da182a0_0 .net "cin", 0 0, L_0x55d44e8857b0;  1 drivers
v0x55d44da3dff0_0 .net "sum", 0 0, L_0x55d44e8838d0;  1 drivers
S_0x55d44e0f6620 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e137050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8858e0 .functor XOR 1, L_0x55d44e885dc0, L_0x55d44e885ef0, C4<0>, C4<0>;
L_0x55d44e885950 .functor XOR 1, L_0x55d44e8858e0, L_0x55d44e886020, C4<0>, C4<0>;
L_0x55d44e8859c0 .functor AND 1, L_0x55d44e885dc0, L_0x55d44e885ef0, C4<1>, C4<1>;
L_0x55d44e885a30 .functor AND 1, L_0x55d44e885dc0, L_0x55d44e886020, C4<1>, C4<1>;
L_0x55d44e885af0 .functor OR 1, L_0x55d44e8859c0, L_0x55d44e885a30, C4<0>, C4<0>;
L_0x55d44e885c00 .functor AND 1, L_0x55d44e886020, L_0x55d44e885ef0, C4<1>, C4<1>;
L_0x55d44e885cb0 .functor OR 1, L_0x55d44e885af0, L_0x55d44e885c00, C4<0>, C4<0>;
v0x55d44da3d800_0 .net *"_s0", 0 0, L_0x55d44e8858e0;  1 drivers
v0x55d44da17b50_0 .net *"_s10", 0 0, L_0x55d44e885c00;  1 drivers
v0x55d44da314b0_0 .net *"_s4", 0 0, L_0x55d44e8859c0;  1 drivers
v0x55d44da31570_0 .net *"_s6", 0 0, L_0x55d44e885a30;  1 drivers
v0x55d44da30eb0_0 .net *"_s8", 0 0, L_0x55d44e885af0;  1 drivers
v0x55d44da24b60_0 .net "a", 0 0, L_0x55d44e885dc0;  1 drivers
v0x55d44da24c20_0 .net "b", 0 0, L_0x55d44e885ef0;  1 drivers
v0x55d44da24560_0 .net "ca", 0 0, L_0x55d44e885cb0;  1 drivers
v0x55d44da24620_0 .net "cin", 0 0, L_0x55d44e886020;  1 drivers
v0x55d44da179b0_0 .net "sum", 0 0, L_0x55d44e885950;  1 drivers
S_0x55d44e103010 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e137050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e886190 .functor XOR 1, L_0x55d44e886760, L_0x55d44e886890, C4<0>, C4<0>;
L_0x55d44e886200 .functor XOR 1, L_0x55d44e886190, L_0x55d44e886a10, C4<0>, C4<0>;
L_0x55d44e8862c0 .functor AND 1, L_0x55d44e886760, L_0x55d44e886890, C4<1>, C4<1>;
L_0x55d44e8863d0 .functor AND 1, L_0x55d44e886760, L_0x55d44e886a10, C4<1>, C4<1>;
L_0x55d44e886490 .functor OR 1, L_0x55d44e8862c0, L_0x55d44e8863d0, C4<0>, C4<0>;
L_0x55d44e8865a0 .functor AND 1, L_0x55d44e886a10, L_0x55d44e886890, C4<1>, C4<1>;
L_0x55d44e886650 .functor OR 1, L_0x55d44e886490, L_0x55d44e8865a0, C4<0>, C4<0>;
v0x55d44da34200_0 .net *"_s0", 0 0, L_0x55d44e886190;  1 drivers
v0x55d44da3d160_0 .net *"_s10", 0 0, L_0x55d44e8865a0;  1 drivers
v0x55d44da3a0d0_0 .net *"_s4", 0 0, L_0x55d44e8862c0;  1 drivers
v0x55d44da3a190_0 .net *"_s6", 0 0, L_0x55d44e8863d0;  1 drivers
v0x55d44da37180_0 .net *"_s8", 0 0, L_0x55d44e886490;  1 drivers
v0x55d44da278b0_0 .net "a", 0 0, L_0x55d44e886760;  1 drivers
v0x55d44da27970_0 .net "b", 0 0, L_0x55d44e886890;  1 drivers
v0x55d44da30810_0 .net "ca", 0 0, L_0x55d44e886650;  1 drivers
v0x55d44da308d0_0 .net "cin", 0 0, L_0x55d44e886a10;  1 drivers
v0x55d44da2d830_0 .net "sum", 0 0, L_0x55d44e886200;  1 drivers
S_0x55d44e102710 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e137050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e886b40 .functor XOR 1, L_0x55d44e886fe0, L_0x55d44e8871a0, C4<0>, C4<0>;
L_0x55d44e886bb0 .functor XOR 1, L_0x55d44e886b40, L_0x55d44e887360, C4<0>, C4<0>;
L_0x55d44e886c20 .functor AND 1, L_0x55d44e886fe0, L_0x55d44e8871a0, C4<1>, C4<1>;
L_0x55d44e886c90 .functor AND 1, L_0x55d44e886fe0, L_0x55d44e887360, C4<1>, C4<1>;
L_0x55d44e886d50 .functor OR 1, L_0x55d44e886c20, L_0x55d44e886c90, C4<0>, C4<0>;
L_0x55d44e886e60 .functor AND 1, L_0x55d44e887360, L_0x55d44e8871a0, C4<1>, C4<1>;
L_0x55d44e886ed0 .functor OR 1, L_0x55d44e886d50, L_0x55d44e886e60, C4<0>, C4<0>;
v0x55d44da2a830_0 .net *"_s0", 0 0, L_0x55d44e886b40;  1 drivers
v0x55d44da1af60_0 .net *"_s10", 0 0, L_0x55d44e886e60;  1 drivers
v0x55d44da23ec0_0 .net *"_s4", 0 0, L_0x55d44e886c20;  1 drivers
v0x55d44da23f80_0 .net *"_s6", 0 0, L_0x55d44e886c90;  1 drivers
v0x55d44da20e30_0 .net *"_s8", 0 0, L_0x55d44e886d50;  1 drivers
v0x55d44da1dee0_0 .net "a", 0 0, L_0x55d44e886fe0;  1 drivers
v0x55d44da1dfa0_0 .net "b", 0 0, L_0x55d44e8871a0;  1 drivers
v0x55d44da0e520_0 .net "ca", 0 0, L_0x55d44e886ed0;  1 drivers
v0x55d44da0e5e0_0 .net "cin", 0 0, L_0x55d44e887360;  1 drivers
v0x55d44da144a0_0 .net "sum", 0 0, L_0x55d44e886bb0;  1 drivers
S_0x55d44e0cfdd0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44e169990;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d9b08d0_0 .net "a", 3 0, L_0x55d44e88a130;  1 drivers
v0x55d44d9ca230_0 .net "b", 3 0, L_0x55d44e88a220;  1 drivers
v0x55d44d9c9c30_0 .net "ca", 3 0, L_0x55d44e889fc0;  1 drivers
v0x55d44d9c9cf0_0 .net "cin", 3 0, L_0x55d44e88a310;  1 drivers
v0x55d44d9bd8e0_0 .net "sum", 3 0, L_0x55d44e889f20;  1 drivers
L_0x55d44e887ee0 .part L_0x55d44e88a130, 0, 1;
L_0x55d44e888010 .part L_0x55d44e88a220, 0, 1;
L_0x55d44e888140 .part L_0x55d44e88a310, 0, 1;
L_0x55d44e888750 .part L_0x55d44e88a130, 1, 1;
L_0x55d44e888880 .part L_0x55d44e88a220, 1, 1;
L_0x55d44e8889b0 .part L_0x55d44e88a310, 1, 1;
L_0x55d44e8890f0 .part L_0x55d44e88a130, 2, 1;
L_0x55d44e889220 .part L_0x55d44e88a220, 2, 1;
L_0x55d44e8893a0 .part L_0x55d44e88a310, 2, 1;
L_0x55d44e889970 .part L_0x55d44e88a130, 3, 1;
L_0x55d44e889b30 .part L_0x55d44e88a220, 3, 1;
L_0x55d44e889cf0 .part L_0x55d44e88a310, 3, 1;
L_0x55d44e889f20 .concat8 [ 1 1 1 1], L_0x55d44e887980, L_0x55d44e8882e0, L_0x55d44e888b90, L_0x55d44e889540;
L_0x55d44e889fc0 .concat8 [ 1 1 1 1], L_0x55d44e887dd0, L_0x55d44e888640, L_0x55d44e888fe0, L_0x55d44e889860;
S_0x55d44e0cf4d0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e0cfdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e887520 .functor XOR 1, L_0x55d44e887ee0, L_0x55d44e888010, C4<0>, C4<0>;
L_0x55d44e887980 .functor XOR 1, L_0x55d44e887520, L_0x55d44e888140, C4<0>, C4<0>;
L_0x55d44e887a40 .functor AND 1, L_0x55d44e887ee0, L_0x55d44e888010, C4<1>, C4<1>;
L_0x55d44e887b50 .functor AND 1, L_0x55d44e887ee0, L_0x55d44e888140, C4<1>, C4<1>;
L_0x55d44e887c10 .functor OR 1, L_0x55d44e887a40, L_0x55d44e887b50, C4<0>, C4<0>;
L_0x55d44e887d20 .functor AND 1, L_0x55d44e888140, L_0x55d44e888010, C4<1>, C4<1>;
L_0x55d44e887dd0 .functor OR 1, L_0x55d44e887c10, L_0x55d44e887d20, C4<0>, C4<0>;
v0x55d44d9e4910_0 .net *"_s0", 0 0, L_0x55d44e887520;  1 drivers
v0x55d44d9fe270_0 .net *"_s10", 0 0, L_0x55d44e887d20;  1 drivers
v0x55d44d9fdc70_0 .net *"_s4", 0 0, L_0x55d44e887a40;  1 drivers
v0x55d44d9fdd30_0 .net *"_s6", 0 0, L_0x55d44e887b50;  1 drivers
v0x55d44d9f1920_0 .net *"_s8", 0 0, L_0x55d44e887c10;  1 drivers
v0x55d44d9f1320_0 .net "a", 0 0, L_0x55d44e887ee0;  1 drivers
v0x55d44d9f13e0_0 .net "b", 0 0, L_0x55d44e888010;  1 drivers
v0x55d44d9e46c0_0 .net "ca", 0 0, L_0x55d44e887dd0;  1 drivers
v0x55d44d9e4780_0 .net "cin", 0 0, L_0x55d44e888140;  1 drivers
v0x55d44da01070_0 .net "sum", 0 0, L_0x55d44e887980;  1 drivers
S_0x55d44e0c18c0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e0cfdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e888270 .functor XOR 1, L_0x55d44e888750, L_0x55d44e888880, C4<0>, C4<0>;
L_0x55d44e8882e0 .functor XOR 1, L_0x55d44e888270, L_0x55d44e8889b0, C4<0>, C4<0>;
L_0x55d44e888350 .functor AND 1, L_0x55d44e888750, L_0x55d44e888880, C4<1>, C4<1>;
L_0x55d44e8883c0 .functor AND 1, L_0x55d44e888750, L_0x55d44e8889b0, C4<1>, C4<1>;
L_0x55d44e888480 .functor OR 1, L_0x55d44e888350, L_0x55d44e8883c0, C4<0>, C4<0>;
L_0x55d44e888590 .functor AND 1, L_0x55d44e8889b0, L_0x55d44e888880, C4<1>, C4<1>;
L_0x55d44e888640 .functor OR 1, L_0x55d44e888480, L_0x55d44e888590, C4<0>, C4<0>;
v0x55d44da09f20_0 .net *"_s0", 0 0, L_0x55d44e888270;  1 drivers
v0x55d44da06e90_0 .net *"_s10", 0 0, L_0x55d44e888590;  1 drivers
v0x55d44da03f40_0 .net *"_s4", 0 0, L_0x55d44e888350;  1 drivers
v0x55d44da04000_0 .net *"_s6", 0 0, L_0x55d44e8883c0;  1 drivers
v0x55d44d9f4670_0 .net *"_s8", 0 0, L_0x55d44e888480;  1 drivers
v0x55d44d9fd5d0_0 .net "a", 0 0, L_0x55d44e888750;  1 drivers
v0x55d44d9fd690_0 .net "b", 0 0, L_0x55d44e888880;  1 drivers
v0x55d44d9fa540_0 .net "ca", 0 0, L_0x55d44e888640;  1 drivers
v0x55d44d9fa600_0 .net "cin", 0 0, L_0x55d44e8889b0;  1 drivers
v0x55d44d9f76a0_0 .net "sum", 0 0, L_0x55d44e8882e0;  1 drivers
S_0x55d44e0c1470 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e0cfdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e888b20 .functor XOR 1, L_0x55d44e8890f0, L_0x55d44e889220, C4<0>, C4<0>;
L_0x55d44e888b90 .functor XOR 1, L_0x55d44e888b20, L_0x55d44e8893a0, C4<0>, C4<0>;
L_0x55d44e888c50 .functor AND 1, L_0x55d44e8890f0, L_0x55d44e889220, C4<1>, C4<1>;
L_0x55d44e888d60 .functor AND 1, L_0x55d44e8890f0, L_0x55d44e8893a0, C4<1>, C4<1>;
L_0x55d44e888e20 .functor OR 1, L_0x55d44e888c50, L_0x55d44e888d60, C4<0>, C4<0>;
L_0x55d44e888f30 .functor AND 1, L_0x55d44e8893a0, L_0x55d44e889220, C4<1>, C4<1>;
L_0x55d44e888fe0 .functor OR 1, L_0x55d44e888e20, L_0x55d44e888f30, C4<0>, C4<0>;
v0x55d44d9e7d20_0 .net *"_s0", 0 0, L_0x55d44e888b20;  1 drivers
v0x55d44d9f0c80_0 .net *"_s10", 0 0, L_0x55d44e888f30;  1 drivers
v0x55d44d9edbf0_0 .net *"_s4", 0 0, L_0x55d44e888c50;  1 drivers
v0x55d44d9edcb0_0 .net *"_s6", 0 0, L_0x55d44e888d60;  1 drivers
v0x55d44d9eaca0_0 .net *"_s8", 0 0, L_0x55d44e888e20;  1 drivers
v0x55d44d9db2e0_0 .net "a", 0 0, L_0x55d44e8890f0;  1 drivers
v0x55d44d9db3a0_0 .net "b", 0 0, L_0x55d44e889220;  1 drivers
v0x55d44d9e11b0_0 .net "ca", 0 0, L_0x55d44e888fe0;  1 drivers
v0x55d44d9e1270_0 .net "cin", 0 0, L_0x55d44e8893a0;  1 drivers
v0x55d44d9de310_0 .net "sum", 0 0, L_0x55d44e888b90;  1 drivers
S_0x55d44e05a6b0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e0cfdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8894d0 .functor XOR 1, L_0x55d44e889970, L_0x55d44e889b30, C4<0>, C4<0>;
L_0x55d44e889540 .functor XOR 1, L_0x55d44e8894d0, L_0x55d44e889cf0, C4<0>, C4<0>;
L_0x55d44e8895b0 .functor AND 1, L_0x55d44e889970, L_0x55d44e889b30, C4<1>, C4<1>;
L_0x55d44e889620 .functor AND 1, L_0x55d44e889970, L_0x55d44e889cf0, C4<1>, C4<1>;
L_0x55d44e8896e0 .functor OR 1, L_0x55d44e8895b0, L_0x55d44e889620, C4<0>, C4<0>;
L_0x55d44e8897f0 .functor AND 1, L_0x55d44e889cf0, L_0x55d44e889b30, C4<1>, C4<1>;
L_0x55d44e889860 .functor OR 1, L_0x55d44e8896e0, L_0x55d44e8897f0, C4<0>, C4<0>;
v0x55d44d9a4570_0 .net *"_s0", 0 0, L_0x55d44e8894d0;  1 drivers
v0x55d44d9a3ee0_0 .net *"_s10", 0 0, L_0x55d44e8897f0;  1 drivers
v0x55d44d9d77f0_0 .net *"_s4", 0 0, L_0x55d44e8895b0;  1 drivers
v0x55d44d9d78b0_0 .net *"_s6", 0 0, L_0x55d44e889620;  1 drivers
v0x55d44d9d70f0_0 .net *"_s8", 0 0, L_0x55d44e8896e0;  1 drivers
v0x55d44d9b0f60_0 .net "a", 0 0, L_0x55d44e889970;  1 drivers
v0x55d44d9b1020_0 .net "b", 0 0, L_0x55d44e889b30;  1 drivers
v0x55d44d9d6cc0_0 .net "ca", 0 0, L_0x55d44e889860;  1 drivers
v0x55d44d9d6d80_0 .net "cin", 0 0, L_0x55d44e889cf0;  1 drivers
v0x55d44d9d6630_0 .net "sum", 0 0, L_0x55d44e889540;  1 drivers
S_0x55d44e08da20 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44e169990;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d99fc10_0 .net "a", 3 0, L_0x55d44e88cbf0;  1 drivers
v0x55d44d99ccc0_0 .net "b", 3 0, L_0x55d44e88cc90;  1 drivers
v0x55d44d98d3f0_0 .net "ca", 3 0, L_0x55d44e88ca80;  1 drivers
v0x55d44d98d4b0_0 .net "cin", 3 0, L_0x55d44e88cd80;  1 drivers
v0x55d44d996350_0 .net "sum", 3 0, L_0x55d44e88c9e0;  1 drivers
L_0x55d44e88a9a0 .part L_0x55d44e88cbf0, 0, 1;
L_0x55d44e88aad0 .part L_0x55d44e88cc90, 0, 1;
L_0x55d44e88ac00 .part L_0x55d44e88cd80, 0, 1;
L_0x55d44e88b210 .part L_0x55d44e88cbf0, 1, 1;
L_0x55d44e88b340 .part L_0x55d44e88cc90, 1, 1;
L_0x55d44e88b470 .part L_0x55d44e88cd80, 1, 1;
L_0x55d44e88bbb0 .part L_0x55d44e88cbf0, 2, 1;
L_0x55d44e88bce0 .part L_0x55d44e88cc90, 2, 1;
L_0x55d44e88be60 .part L_0x55d44e88cd80, 2, 1;
L_0x55d44e88c430 .part L_0x55d44e88cbf0, 3, 1;
L_0x55d44e88c5f0 .part L_0x55d44e88cc90, 3, 1;
L_0x55d44e88c7b0 .part L_0x55d44e88cd80, 3, 1;
L_0x55d44e88c9e0 .concat8 [ 1 1 1 1], L_0x55d44e88a440, L_0x55d44e88ada0, L_0x55d44e88b650, L_0x55d44e88c000;
L_0x55d44e88ca80 .concat8 [ 1 1 1 1], L_0x55d44e88a890, L_0x55d44e88b100, L_0x55d44e88baa0, L_0x55d44e88c320;
S_0x55d44e09a410 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e08da20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e889eb0 .functor XOR 1, L_0x55d44e88a9a0, L_0x55d44e88aad0, C4<0>, C4<0>;
L_0x55d44e88a440 .functor XOR 1, L_0x55d44e889eb0, L_0x55d44e88ac00, C4<0>, C4<0>;
L_0x55d44e88a500 .functor AND 1, L_0x55d44e88a9a0, L_0x55d44e88aad0, C4<1>, C4<1>;
L_0x55d44e88a610 .functor AND 1, L_0x55d44e88a9a0, L_0x55d44e88ac00, C4<1>, C4<1>;
L_0x55d44e88a6d0 .functor OR 1, L_0x55d44e88a500, L_0x55d44e88a610, C4<0>, C4<0>;
L_0x55d44e88a7e0 .functor AND 1, L_0x55d44e88ac00, L_0x55d44e88aad0, C4<1>, C4<1>;
L_0x55d44e88a890 .functor OR 1, L_0x55d44e88a6d0, L_0x55d44e88a7e0, C4<0>, C4<0>;
v0x55d44d9bd2e0_0 .net *"_s0", 0 0, L_0x55d44e889eb0;  1 drivers
v0x55d44d9b0680_0 .net *"_s10", 0 0, L_0x55d44e88a7e0;  1 drivers
v0x55d44d9ccf80_0 .net *"_s4", 0 0, L_0x55d44e88a500;  1 drivers
v0x55d44d9cd040_0 .net *"_s6", 0 0, L_0x55d44e88a610;  1 drivers
v0x55d44d9d5ee0_0 .net *"_s8", 0 0, L_0x55d44e88a6d0;  1 drivers
v0x55d44d9d2e50_0 .net "a", 0 0, L_0x55d44e88a9a0;  1 drivers
v0x55d44d9d2f10_0 .net "b", 0 0, L_0x55d44e88aad0;  1 drivers
v0x55d44d9cff00_0 .net "ca", 0 0, L_0x55d44e88a890;  1 drivers
v0x55d44d9cffc0_0 .net "cin", 0 0, L_0x55d44e88ac00;  1 drivers
v0x55d44d9c06e0_0 .net "sum", 0 0, L_0x55d44e88a440;  1 drivers
S_0x55d44e099b10 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e08da20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e88ad30 .functor XOR 1, L_0x55d44e88b210, L_0x55d44e88b340, C4<0>, C4<0>;
L_0x55d44e88ada0 .functor XOR 1, L_0x55d44e88ad30, L_0x55d44e88b470, C4<0>, C4<0>;
L_0x55d44e88ae10 .functor AND 1, L_0x55d44e88b210, L_0x55d44e88b340, C4<1>, C4<1>;
L_0x55d44e88ae80 .functor AND 1, L_0x55d44e88b210, L_0x55d44e88b470, C4<1>, C4<1>;
L_0x55d44e88af40 .functor OR 1, L_0x55d44e88ae10, L_0x55d44e88ae80, C4<0>, C4<0>;
L_0x55d44e88b050 .functor AND 1, L_0x55d44e88b470, L_0x55d44e88b340, C4<1>, C4<1>;
L_0x55d44e88b100 .functor OR 1, L_0x55d44e88af40, L_0x55d44e88b050, C4<0>, C4<0>;
v0x55d44d9c9590_0 .net *"_s0", 0 0, L_0x55d44e88ad30;  1 drivers
v0x55d44d9c6500_0 .net *"_s10", 0 0, L_0x55d44e88b050;  1 drivers
v0x55d44d9c35b0_0 .net *"_s4", 0 0, L_0x55d44e88ae10;  1 drivers
v0x55d44d9c3670_0 .net *"_s6", 0 0, L_0x55d44e88ae80;  1 drivers
v0x55d44d9b3ce0_0 .net *"_s8", 0 0, L_0x55d44e88af40;  1 drivers
v0x55d44d9bcc40_0 .net "a", 0 0, L_0x55d44e88b210;  1 drivers
v0x55d44d9bcd00_0 .net "b", 0 0, L_0x55d44e88b340;  1 drivers
v0x55d44d9b9bb0_0 .net "ca", 0 0, L_0x55d44e88b100;  1 drivers
v0x55d44d9b9c70_0 .net "cin", 0 0, L_0x55d44e88b470;  1 drivers
v0x55d44d9b6d10_0 .net "sum", 0 0, L_0x55d44e88ada0;  1 drivers
S_0x55d44e0671d0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e08da20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e88b5e0 .functor XOR 1, L_0x55d44e88bbb0, L_0x55d44e88bce0, C4<0>, C4<0>;
L_0x55d44e88b650 .functor XOR 1, L_0x55d44e88b5e0, L_0x55d44e88be60, C4<0>, C4<0>;
L_0x55d44e88b710 .functor AND 1, L_0x55d44e88bbb0, L_0x55d44e88bce0, C4<1>, C4<1>;
L_0x55d44e88b820 .functor AND 1, L_0x55d44e88bbb0, L_0x55d44e88be60, C4<1>, C4<1>;
L_0x55d44e88b8e0 .functor OR 1, L_0x55d44e88b710, L_0x55d44e88b820, C4<0>, C4<0>;
L_0x55d44e88b9f0 .functor AND 1, L_0x55d44e88be60, L_0x55d44e88bce0, C4<1>, C4<1>;
L_0x55d44e88baa0 .functor OR 1, L_0x55d44e88b8e0, L_0x55d44e88b9f0, C4<0>, C4<0>;
v0x55d44d9a72a0_0 .net *"_s0", 0 0, L_0x55d44e88b5e0;  1 drivers
v0x55d44d9ad170_0 .net *"_s10", 0 0, L_0x55d44e88b9f0;  1 drivers
v0x55d44d9aa220_0 .net *"_s4", 0 0, L_0x55d44e88b710;  1 drivers
v0x55d44d9aa2e0_0 .net *"_s6", 0 0, L_0x55d44e88b820;  1 drivers
v0x55d44d97dd20_0 .net *"_s8", 0 0, L_0x55d44e88b8e0;  1 drivers
v0x55d44d9a3a80_0 .net "a", 0 0, L_0x55d44e88bbb0;  1 drivers
v0x55d44d9a3b40_0 .net "b", 0 0, L_0x55d44e88bce0;  1 drivers
v0x55d44d9a3340_0 .net "ca", 0 0, L_0x55d44e88baa0;  1 drivers
v0x55d44d9a3400_0 .net "cin", 0 0, L_0x55d44e88be60;  1 drivers
v0x55d44d97d740_0 .net "sum", 0 0, L_0x55d44e88b650;  1 drivers
S_0x55d44e0668d0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e08da20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e88bf90 .functor XOR 1, L_0x55d44e88c430, L_0x55d44e88c5f0, C4<0>, C4<0>;
L_0x55d44e88c000 .functor XOR 1, L_0x55d44e88bf90, L_0x55d44e88c7b0, C4<0>, C4<0>;
L_0x55d44e88c070 .functor AND 1, L_0x55d44e88c430, L_0x55d44e88c5f0, C4<1>, C4<1>;
L_0x55d44e88c0e0 .functor AND 1, L_0x55d44e88c430, L_0x55d44e88c7b0, C4<1>, C4<1>;
L_0x55d44e88c1a0 .functor OR 1, L_0x55d44e88c070, L_0x55d44e88c0e0, C4<0>, C4<0>;
L_0x55d44e88c2b0 .functor AND 1, L_0x55d44e88c7b0, L_0x55d44e88c5f0, C4<1>, C4<1>;
L_0x55d44e88c320 .functor OR 1, L_0x55d44e88c1a0, L_0x55d44e88c2b0, C4<0>, C4<0>;
v0x55d44d996ff0_0 .net *"_s0", 0 0, L_0x55d44e88bf90;  1 drivers
v0x55d44d9969f0_0 .net *"_s10", 0 0, L_0x55d44e88c2b0;  1 drivers
v0x55d44d98a6a0_0 .net *"_s4", 0 0, L_0x55d44e88c070;  1 drivers
v0x55d44d98a760_0 .net *"_s6", 0 0, L_0x55d44e88c0e0;  1 drivers
v0x55d44d98a0a0_0 .net *"_s8", 0 0, L_0x55d44e88c1a0;  1 drivers
v0x55d44d97d440_0 .net "a", 0 0, L_0x55d44e88c430;  1 drivers
v0x55d44d97d500_0 .net "b", 0 0, L_0x55d44e88c5f0;  1 drivers
v0x55d44d999d40_0 .net "ca", 0 0, L_0x55d44e88c320;  1 drivers
v0x55d44d999e00_0 .net "cin", 0 0, L_0x55d44e88c7b0;  1 drivers
v0x55d44d9a2d50_0 .net "sum", 0 0, L_0x55d44e88c000;  1 drivers
S_0x55d44e0267a0 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44e169990;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d96d2e0_0 .net "a", 3 0, L_0x55d44e88f590;  1 drivers
v0x55d44d96a250_0 .net "b", 3 0, L_0x55d44e88f6c0;  1 drivers
v0x55d44d967300_0 .net "ca", 3 0, L_0x55d44e88f420;  1 drivers
v0x55d44d9673c0_0 .net "cin", 3 0, L_0x55d44e88f7f0;  1 drivers
v0x55d44d957a30_0 .net "sum", 3 0, L_0x55d44e88f380;  1 drivers
L_0x55d44e88d340 .part L_0x55d44e88f590, 0, 1;
L_0x55d44e88d470 .part L_0x55d44e88f6c0, 0, 1;
L_0x55d44e88d5a0 .part L_0x55d44e88f7f0, 0, 1;
L_0x55d44e88dbb0 .part L_0x55d44e88f590, 1, 1;
L_0x55d44e88dce0 .part L_0x55d44e88f6c0, 1, 1;
L_0x55d44e88de10 .part L_0x55d44e88f7f0, 1, 1;
L_0x55d44e88e550 .part L_0x55d44e88f590, 2, 1;
L_0x55d44e88e680 .part L_0x55d44e88f6c0, 2, 1;
L_0x55d44e88e800 .part L_0x55d44e88f7f0, 2, 1;
L_0x55d44e88edd0 .part L_0x55d44e88f590, 3, 1;
L_0x55d44e88ef90 .part L_0x55d44e88f6c0, 3, 1;
L_0x55d44e88f150 .part L_0x55d44e88f7f0, 3, 1;
L_0x55d44e88f380 .concat8 [ 1 1 1 1], L_0x55d44e88ce20, L_0x55d44e88d740, L_0x55d44e88dff0, L_0x55d44e88e9a0;
L_0x55d44e88f420 .concat8 [ 1 1 1 1], L_0x55d44e88d230, L_0x55d44e88daa0, L_0x55d44e88e440, L_0x55d44e88ecc0;
S_0x55d44e033190 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e0267a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e88c970 .functor XOR 1, L_0x55d44e88d340, L_0x55d44e88d470, C4<0>, C4<0>;
L_0x55d44e88ce20 .functor XOR 1, L_0x55d44e88c970, L_0x55d44e88d5a0, C4<0>, C4<0>;
L_0x55d44e88cee0 .functor AND 1, L_0x55d44e88d340, L_0x55d44e88d470, C4<1>, C4<1>;
L_0x55d44e88cff0 .functor AND 1, L_0x55d44e88d340, L_0x55d44e88d5a0, C4<1>, C4<1>;
L_0x55d44e88d0b0 .functor OR 1, L_0x55d44e88cee0, L_0x55d44e88cff0, C4<0>, C4<0>;
L_0x55d44e88d1c0 .functor AND 1, L_0x55d44e88d5a0, L_0x55d44e88d470, C4<1>, C4<1>;
L_0x55d44e88d230 .functor OR 1, L_0x55d44e88d0b0, L_0x55d44e88d1c0, C4<0>, C4<0>;
v0x55d44d9932c0_0 .net *"_s0", 0 0, L_0x55d44e88c970;  1 drivers
v0x55d44d990370_0 .net *"_s10", 0 0, L_0x55d44e88d1c0;  1 drivers
v0x55d44d980aa0_0 .net *"_s4", 0 0, L_0x55d44e88cee0;  1 drivers
v0x55d44d980b60_0 .net *"_s6", 0 0, L_0x55d44e88cff0;  1 drivers
v0x55d44d989a00_0 .net *"_s8", 0 0, L_0x55d44e88d0b0;  1 drivers
v0x55d44d986970_0 .net "a", 0 0, L_0x55d44e88d340;  1 drivers
v0x55d44d986a30_0 .net "b", 0 0, L_0x55d44e88d470;  1 drivers
v0x55d44d983a20_0 .net "ca", 0 0, L_0x55d44e88d230;  1 drivers
v0x55d44d983ae0_0 .net "cin", 0 0, L_0x55d44e88d5a0;  1 drivers
v0x55d44d974110_0 .net "sum", 0 0, L_0x55d44e88ce20;  1 drivers
S_0x55d44e032890 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e0267a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e88d6d0 .functor XOR 1, L_0x55d44e88dbb0, L_0x55d44e88dce0, C4<0>, C4<0>;
L_0x55d44e88d740 .functor XOR 1, L_0x55d44e88d6d0, L_0x55d44e88de10, C4<0>, C4<0>;
L_0x55d44e88d7b0 .functor AND 1, L_0x55d44e88dbb0, L_0x55d44e88dce0, C4<1>, C4<1>;
L_0x55d44e88d820 .functor AND 1, L_0x55d44e88dbb0, L_0x55d44e88de10, C4<1>, C4<1>;
L_0x55d44e88d8e0 .functor OR 1, L_0x55d44e88d7b0, L_0x55d44e88d820, C4<0>, C4<0>;
L_0x55d44e88d9f0 .functor AND 1, L_0x55d44e88de10, L_0x55d44e88dce0, C4<1>, C4<1>;
L_0x55d44e88daa0 .functor OR 1, L_0x55d44e88d8e0, L_0x55d44e88d9f0, C4<0>, C4<0>;
v0x55d44d979f30_0 .net *"_s0", 0 0, L_0x55d44e88d6d0;  1 drivers
v0x55d44d976fe0_0 .net *"_s10", 0 0, L_0x55d44e88d9f0;  1 drivers
v0x55d44d907d20_0 .net *"_s4", 0 0, L_0x55d44e88d7b0;  1 drivers
v0x55d44d907de0_0 .net *"_s6", 0 0, L_0x55d44e88d820;  1 drivers
v0x55d44d96f8e0_0 .net *"_s8", 0 0, L_0x55d44e88d8e0;  1 drivers
v0x55d44d96f5d0_0 .net "a", 0 0, L_0x55d44e88dbb0;  1 drivers
v0x55d44d96f690_0 .net "b", 0 0, L_0x55d44e88dce0;  1 drivers
v0x55d44d9085d0_0 .net "ca", 0 0, L_0x55d44e88daa0;  1 drivers
v0x55d44d908690_0 .net "cin", 0 0, L_0x55d44e88de10;  1 drivers
v0x55d44d908020_0 .net "sum", 0 0, L_0x55d44e88d740;  1 drivers
S_0x55d44dffff50 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e0267a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e88df80 .functor XOR 1, L_0x55d44e88e550, L_0x55d44e88e680, C4<0>, C4<0>;
L_0x55d44e88dff0 .functor XOR 1, L_0x55d44e88df80, L_0x55d44e88e800, C4<0>, C4<0>;
L_0x55d44e88e0b0 .functor AND 1, L_0x55d44e88e550, L_0x55d44e88e680, C4<1>, C4<1>;
L_0x55d44e88e1c0 .functor AND 1, L_0x55d44e88e550, L_0x55d44e88e800, C4<1>, C4<1>;
L_0x55d44e88e280 .functor OR 1, L_0x55d44e88e0b0, L_0x55d44e88e1c0, C4<0>, C4<0>;
L_0x55d44e88e390 .functor AND 1, L_0x55d44e88e800, L_0x55d44e88e680, C4<1>, C4<1>;
L_0x55d44e88e440 .functor OR 1, L_0x55d44e88e280, L_0x55d44e88e390, C4<0>, C4<0>;
v0x55d44d93b970_0 .net *"_s0", 0 0, L_0x55d44e88df80;  1 drivers
v0x55d44d93b2e0_0 .net *"_s10", 0 0, L_0x55d44e88e390;  1 drivers
v0x55d44d96ebf0_0 .net *"_s4", 0 0, L_0x55d44e88e0b0;  1 drivers
v0x55d44d96ecb0_0 .net *"_s6", 0 0, L_0x55d44e88e1c0;  1 drivers
v0x55d44d96e4f0_0 .net *"_s8", 0 0, L_0x55d44e88e280;  1 drivers
v0x55d44d948360_0 .net "a", 0 0, L_0x55d44e88e550;  1 drivers
v0x55d44d948420_0 .net "b", 0 0, L_0x55d44e88e680;  1 drivers
v0x55d44d96e0c0_0 .net "ca", 0 0, L_0x55d44e88e440;  1 drivers
v0x55d44d96e180_0 .net "cin", 0 0, L_0x55d44e88e800;  1 drivers
v0x55d44d96da30_0 .net "sum", 0 0, L_0x55d44e88dff0;  1 drivers
S_0x55d44dfff650 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e0267a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e88e930 .functor XOR 1, L_0x55d44e88edd0, L_0x55d44e88ef90, C4<0>, C4<0>;
L_0x55d44e88e9a0 .functor XOR 1, L_0x55d44e88e930, L_0x55d44e88f150, C4<0>, C4<0>;
L_0x55d44e88ea10 .functor AND 1, L_0x55d44e88edd0, L_0x55d44e88ef90, C4<1>, C4<1>;
L_0x55d44e88ea80 .functor AND 1, L_0x55d44e88edd0, L_0x55d44e88f150, C4<1>, C4<1>;
L_0x55d44e88eb40 .functor OR 1, L_0x55d44e88ea10, L_0x55d44e88ea80, C4<0>, C4<0>;
L_0x55d44e88ec50 .functor AND 1, L_0x55d44e88f150, L_0x55d44e88ef90, C4<1>, C4<1>;
L_0x55d44e88ecc0 .functor OR 1, L_0x55d44e88eb40, L_0x55d44e88ec50, C4<0>, C4<0>;
v0x55d44d947cd0_0 .net *"_s0", 0 0, L_0x55d44e88e930;  1 drivers
v0x55d44d961630_0 .net *"_s10", 0 0, L_0x55d44e88ec50;  1 drivers
v0x55d44d961030_0 .net *"_s4", 0 0, L_0x55d44e88ea10;  1 drivers
v0x55d44d9610f0_0 .net *"_s6", 0 0, L_0x55d44e88ea80;  1 drivers
v0x55d44d954ce0_0 .net *"_s8", 0 0, L_0x55d44e88eb40;  1 drivers
v0x55d44d9546e0_0 .net "a", 0 0, L_0x55d44e88edd0;  1 drivers
v0x55d44d9547a0_0 .net "b", 0 0, L_0x55d44e88ef90;  1 drivers
v0x55d44d947a80_0 .net "ca", 0 0, L_0x55d44e88ecc0;  1 drivers
v0x55d44d947b40_0 .net "cin", 0 0, L_0x55d44e88f150;  1 drivers
v0x55d44d964430_0 .net "sum", 0 0, L_0x55d44e88e9a0;  1 drivers
S_0x55d44d2ed500 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44e16a290;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44d863920_0 .net "a", 15 0, L_0x55d44e89aaa0;  1 drivers
v0x55d44d854050_0 .net "b", 15 0, L_0x55d44e89ab90;  1 drivers
v0x55d44d85cfb0_0 .net "ca", 15 0, L_0x55d44e89a840;  1 drivers
v0x55d44d85d070_0 .net "cin", 15 0, L_0x55d44e89ac80;  1 drivers
v0x55d44d859f20_0 .net "sum", 15 0, L_0x55d44e89a7a0;  1 drivers
L_0x55d44e8925b0 .part L_0x55d44e89aaa0, 0, 4;
L_0x55d44e892650 .part L_0x55d44e89ab90, 0, 4;
L_0x55d44e8926f0 .part L_0x55d44e89ac80, 0, 4;
L_0x55d44e894f40 .part L_0x55d44e89aaa0, 4, 4;
L_0x55d44e895030 .part L_0x55d44e89ab90, 4, 4;
L_0x55d44e895120 .part L_0x55d44e89ac80, 4, 4;
L_0x55d44e897a00 .part L_0x55d44e89aaa0, 8, 4;
L_0x55d44e897aa0 .part L_0x55d44e89ab90, 8, 4;
L_0x55d44e897b90 .part L_0x55d44e89ac80, 8, 4;
L_0x55d44e89a3a0 .part L_0x55d44e89aaa0, 12, 4;
L_0x55d44e89a4d0 .part L_0x55d44e89ab90, 12, 4;
L_0x55d44e89a600 .part L_0x55d44e89ac80, 12, 4;
L_0x55d44e89a7a0 .concat8 [ 4 4 4 4], L_0x55d44e8923a0, L_0x55d44e894d30, L_0x55d44e8977f0, L_0x55d44e89a190;
L_0x55d44e89a840 .concat8 [ 4 4 4 4], L_0x55d44e892440, L_0x55d44e894dd0, L_0x55d44e897890, L_0x55d44e89a230;
S_0x55d44d2ed0b0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44d2ed500;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d911330_0 .net "a", 3 0, L_0x55d44e8925b0;  1 drivers
v0x55d44d90e3e0_0 .net "b", 3 0, L_0x55d44e892650;  1 drivers
v0x55d44d8d46f0_0 .net "ca", 3 0, L_0x55d44e892440;  1 drivers
v0x55d44d8d47b0_0 .net "cin", 3 0, L_0x55d44e8926f0;  1 drivers
v0x55d44d8d4060_0 .net "sum", 3 0, L_0x55d44e8923a0;  1 drivers
L_0x55d44e890360 .part L_0x55d44e8925b0, 0, 1;
L_0x55d44e890490 .part L_0x55d44e892650, 0, 1;
L_0x55d44e8905c0 .part L_0x55d44e8926f0, 0, 1;
L_0x55d44e890bd0 .part L_0x55d44e8925b0, 1, 1;
L_0x55d44e890d00 .part L_0x55d44e892650, 1, 1;
L_0x55d44e890e30 .part L_0x55d44e8926f0, 1, 1;
L_0x55d44e891570 .part L_0x55d44e8925b0, 2, 1;
L_0x55d44e8916a0 .part L_0x55d44e892650, 2, 1;
L_0x55d44e891820 .part L_0x55d44e8926f0, 2, 1;
L_0x55d44e891df0 .part L_0x55d44e8925b0, 3, 1;
L_0x55d44e891fb0 .part L_0x55d44e892650, 3, 1;
L_0x55d44e892170 .part L_0x55d44e8926f0, 3, 1;
L_0x55d44e8923a0 .concat8 [ 1 1 1 1], L_0x55d44e88f310, L_0x55d44e890760, L_0x55d44e891010, L_0x55d44e8919c0;
L_0x55d44e892440 .concat8 [ 1 1 1 1], L_0x55d44e890250, L_0x55d44e890ac0, L_0x55d44e891460, L_0x55d44e891ce0;
S_0x55d44d2862f0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d2ed0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e88f920 .functor XOR 1, L_0x55d44e890360, L_0x55d44e890490, C4<0>, C4<0>;
L_0x55d44e88f310 .functor XOR 1, L_0x55d44e88f920, L_0x55d44e8905c0, C4<0>, C4<0>;
L_0x55d44e88fec0 .functor AND 1, L_0x55d44e890360, L_0x55d44e890490, C4<1>, C4<1>;
L_0x55d44e88ffd0 .functor AND 1, L_0x55d44e890360, L_0x55d44e8905c0, C4<1>, C4<1>;
L_0x55d44e890090 .functor OR 1, L_0x55d44e88fec0, L_0x55d44e88ffd0, C4<0>, C4<0>;
L_0x55d44e8901a0 .functor AND 1, L_0x55d44e8905c0, L_0x55d44e890490, C4<1>, C4<1>;
L_0x55d44e890250 .functor OR 1, L_0x55d44e890090, L_0x55d44e8901a0, C4<0>, C4<0>;
v0x55d44d954040_0 .net *"_s0", 0 0, L_0x55d44e88f920;  1 drivers
v0x55d44d950fb0_0 .net *"_s10", 0 0, L_0x55d44e8901a0;  1 drivers
v0x55d44d94e060_0 .net *"_s4", 0 0, L_0x55d44e88fec0;  1 drivers
v0x55d44d94e120_0 .net *"_s6", 0 0, L_0x55d44e88ffd0;  1 drivers
v0x55d44d93e6a0_0 .net *"_s8", 0 0, L_0x55d44e890090;  1 drivers
v0x55d44d944570_0 .net "a", 0 0, L_0x55d44e890360;  1 drivers
v0x55d44d944630_0 .net "b", 0 0, L_0x55d44e890490;  1 drivers
v0x55d44d941620_0 .net "ca", 0 0, L_0x55d44e890250;  1 drivers
v0x55d44d9416e0_0 .net "cin", 0 0, L_0x55d44e8905c0;  1 drivers
v0x55d44d9151d0_0 .net "sum", 0 0, L_0x55d44e88f310;  1 drivers
S_0x55d44d2b9660 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d2ed0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8906f0 .functor XOR 1, L_0x55d44e890bd0, L_0x55d44e890d00, C4<0>, C4<0>;
L_0x55d44e890760 .functor XOR 1, L_0x55d44e8906f0, L_0x55d44e890e30, C4<0>, C4<0>;
L_0x55d44e8907d0 .functor AND 1, L_0x55d44e890bd0, L_0x55d44e890d00, C4<1>, C4<1>;
L_0x55d44e890840 .functor AND 1, L_0x55d44e890bd0, L_0x55d44e890e30, C4<1>, C4<1>;
L_0x55d44e890900 .functor OR 1, L_0x55d44e8907d0, L_0x55d44e890840, C4<0>, C4<0>;
L_0x55d44e890a10 .functor AND 1, L_0x55d44e890e30, L_0x55d44e890d00, C4<1>, C4<1>;
L_0x55d44e890ac0 .functor OR 1, L_0x55d44e890900, L_0x55d44e890a10, C4<0>, C4<0>;
v0x55d44d93ae80_0 .net *"_s0", 0 0, L_0x55d44e8906f0;  1 drivers
v0x55d44d93a740_0 .net *"_s10", 0 0, L_0x55d44e890a10;  1 drivers
v0x55d44d914a90_0 .net *"_s4", 0 0, L_0x55d44e8907d0;  1 drivers
v0x55d44d914b50_0 .net *"_s6", 0 0, L_0x55d44e890840;  1 drivers
v0x55d44d92e3f0_0 .net *"_s8", 0 0, L_0x55d44e890900;  1 drivers
v0x55d44d92ddf0_0 .net "a", 0 0, L_0x55d44e890bd0;  1 drivers
v0x55d44d92deb0_0 .net "b", 0 0, L_0x55d44e890d00;  1 drivers
v0x55d44d921aa0_0 .net "ca", 0 0, L_0x55d44e890ac0;  1 drivers
v0x55d44d921b60_0 .net "cin", 0 0, L_0x55d44e890e30;  1 drivers
v0x55d44d921550_0 .net "sum", 0 0, L_0x55d44e890760;  1 drivers
S_0x55d44d2c6050 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d2ed0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e890fa0 .functor XOR 1, L_0x55d44e891570, L_0x55d44e8916a0, C4<0>, C4<0>;
L_0x55d44e891010 .functor XOR 1, L_0x55d44e890fa0, L_0x55d44e891820, C4<0>, C4<0>;
L_0x55d44e8910d0 .functor AND 1, L_0x55d44e891570, L_0x55d44e8916a0, C4<1>, C4<1>;
L_0x55d44e8911e0 .functor AND 1, L_0x55d44e891570, L_0x55d44e891820, C4<1>, C4<1>;
L_0x55d44e8912a0 .functor OR 1, L_0x55d44e8910d0, L_0x55d44e8911e0, C4<0>, C4<0>;
L_0x55d44e8913b0 .functor AND 1, L_0x55d44e891820, L_0x55d44e8916a0, C4<1>, C4<1>;
L_0x55d44e891460 .functor OR 1, L_0x55d44e8912a0, L_0x55d44e8913b0, C4<0>, C4<0>;
v0x55d44d914840_0 .net *"_s0", 0 0, L_0x55d44e890fa0;  1 drivers
v0x55d44d931140_0 .net *"_s10", 0 0, L_0x55d44e8913b0;  1 drivers
v0x55d44d93a0a0_0 .net *"_s4", 0 0, L_0x55d44e8910d0;  1 drivers
v0x55d44d93a160_0 .net *"_s6", 0 0, L_0x55d44e8911e0;  1 drivers
v0x55d44d937010_0 .net *"_s8", 0 0, L_0x55d44e8912a0;  1 drivers
v0x55d44d9340c0_0 .net "a", 0 0, L_0x55d44e891570;  1 drivers
v0x55d44d934180_0 .net "b", 0 0, L_0x55d44e8916a0;  1 drivers
v0x55d44d9247f0_0 .net "ca", 0 0, L_0x55d44e891460;  1 drivers
v0x55d44d9248b0_0 .net "cin", 0 0, L_0x55d44e891820;  1 drivers
v0x55d44d92d800_0 .net "sum", 0 0, L_0x55d44e891010;  1 drivers
S_0x55d44d2c5750 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d2ed0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e891950 .functor XOR 1, L_0x55d44e891df0, L_0x55d44e891fb0, C4<0>, C4<0>;
L_0x55d44e8919c0 .functor XOR 1, L_0x55d44e891950, L_0x55d44e892170, C4<0>, C4<0>;
L_0x55d44e891a30 .functor AND 1, L_0x55d44e891df0, L_0x55d44e891fb0, C4<1>, C4<1>;
L_0x55d44e891aa0 .functor AND 1, L_0x55d44e891df0, L_0x55d44e892170, C4<1>, C4<1>;
L_0x55d44e891b60 .functor OR 1, L_0x55d44e891a30, L_0x55d44e891aa0, C4<0>, C4<0>;
L_0x55d44e891c70 .functor AND 1, L_0x55d44e892170, L_0x55d44e891fb0, C4<1>, C4<1>;
L_0x55d44e891ce0 .functor OR 1, L_0x55d44e891b60, L_0x55d44e891c70, C4<0>, C4<0>;
v0x55d44d92a6c0_0 .net *"_s0", 0 0, L_0x55d44e891950;  1 drivers
v0x55d44d927770_0 .net *"_s10", 0 0, L_0x55d44e891c70;  1 drivers
v0x55d44d917ea0_0 .net *"_s4", 0 0, L_0x55d44e891a30;  1 drivers
v0x55d44d917f60_0 .net *"_s6", 0 0, L_0x55d44e891aa0;  1 drivers
v0x55d44d920e00_0 .net *"_s8", 0 0, L_0x55d44e891b60;  1 drivers
v0x55d44d91dd70_0 .net "a", 0 0, L_0x55d44e891df0;  1 drivers
v0x55d44d91de30_0 .net "b", 0 0, L_0x55d44e891fb0;  1 drivers
v0x55d44d91ae20_0 .net "ca", 0 0, L_0x55d44e891ce0;  1 drivers
v0x55d44d91aee0_0 .net "cin", 0 0, L_0x55d44e892170;  1 drivers
v0x55d44d90b510_0 .net "sum", 0 0, L_0x55d44e8919c0;  1 drivers
S_0x55d44d292e10 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44d2ed500;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d8d34c0_0 .net "a", 3 0, L_0x55d44e894f40;  1 drivers
v0x55d44d8ad810_0 .net "b", 3 0, L_0x55d44e895030;  1 drivers
v0x55d44d8c7170_0 .net "ca", 3 0, L_0x55d44e894dd0;  1 drivers
v0x55d44d8c7230_0 .net "cin", 3 0, L_0x55d44e895120;  1 drivers
v0x55d44d8c6b70_0 .net "sum", 3 0, L_0x55d44e894d30;  1 drivers
L_0x55d44e892cf0 .part L_0x55d44e894f40, 0, 1;
L_0x55d44e892e20 .part L_0x55d44e895030, 0, 1;
L_0x55d44e892f50 .part L_0x55d44e895120, 0, 1;
L_0x55d44e893560 .part L_0x55d44e894f40, 1, 1;
L_0x55d44e893690 .part L_0x55d44e895030, 1, 1;
L_0x55d44e8937c0 .part L_0x55d44e895120, 1, 1;
L_0x55d44e893f00 .part L_0x55d44e894f40, 2, 1;
L_0x55d44e894030 .part L_0x55d44e895030, 2, 1;
L_0x55d44e8941b0 .part L_0x55d44e895120, 2, 1;
L_0x55d44e894780 .part L_0x55d44e894f40, 3, 1;
L_0x55d44e894940 .part L_0x55d44e895030, 3, 1;
L_0x55d44e894b00 .part L_0x55d44e895120, 3, 1;
L_0x55d44e894d30 .concat8 [ 1 1 1 1], L_0x55d44e892790, L_0x55d44e8930f0, L_0x55d44e8939a0, L_0x55d44e894350;
L_0x55d44e894dd0 .concat8 [ 1 1 1 1], L_0x55d44e892be0, L_0x55d44e893450, L_0x55d44e893df0, L_0x55d44e894670;
S_0x55d44d292510 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d292e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e892330 .functor XOR 1, L_0x55d44e892cf0, L_0x55d44e892e20, C4<0>, C4<0>;
L_0x55d44e892790 .functor XOR 1, L_0x55d44e892330, L_0x55d44e892f50, C4<0>, C4<0>;
L_0x55d44e892850 .functor AND 1, L_0x55d44e892cf0, L_0x55d44e892e20, C4<1>, C4<1>;
L_0x55d44e892960 .functor AND 1, L_0x55d44e892cf0, L_0x55d44e892f50, C4<1>, C4<1>;
L_0x55d44e892a20 .functor OR 1, L_0x55d44e892850, L_0x55d44e892960, C4<0>, C4<0>;
L_0x55d44e892b30 .functor AND 1, L_0x55d44e892f50, L_0x55d44e892e20, C4<1>, C4<1>;
L_0x55d44e892be0 .functor OR 1, L_0x55d44e892a20, L_0x55d44e892b30, C4<0>, C4<0>;
v0x55d44d907970_0 .net *"_s0", 0 0, L_0x55d44e892330;  1 drivers
v0x55d44d907270_0 .net *"_s10", 0 0, L_0x55d44e892b30;  1 drivers
v0x55d44d8e10e0_0 .net *"_s4", 0 0, L_0x55d44e892850;  1 drivers
v0x55d44d8e11a0_0 .net *"_s6", 0 0, L_0x55d44e892960;  1 drivers
v0x55d44d906e40_0 .net *"_s8", 0 0, L_0x55d44e892a20;  1 drivers
v0x55d44d906700_0 .net "a", 0 0, L_0x55d44e892cf0;  1 drivers
v0x55d44d9067c0_0 .net "b", 0 0, L_0x55d44e892e20;  1 drivers
v0x55d44d8e0a50_0 .net "ca", 0 0, L_0x55d44e892be0;  1 drivers
v0x55d44d8e0b10_0 .net "cin", 0 0, L_0x55d44e892f50;  1 drivers
v0x55d44d8fa460_0 .net "sum", 0 0, L_0x55d44e892790;  1 drivers
S_0x55d44d2523e0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d292e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e893080 .functor XOR 1, L_0x55d44e893560, L_0x55d44e893690, C4<0>, C4<0>;
L_0x55d44e8930f0 .functor XOR 1, L_0x55d44e893080, L_0x55d44e8937c0, C4<0>, C4<0>;
L_0x55d44e893160 .functor AND 1, L_0x55d44e893560, L_0x55d44e893690, C4<1>, C4<1>;
L_0x55d44e8931d0 .functor AND 1, L_0x55d44e893560, L_0x55d44e8937c0, C4<1>, C4<1>;
L_0x55d44e893290 .functor OR 1, L_0x55d44e893160, L_0x55d44e8931d0, C4<0>, C4<0>;
L_0x55d44e8933a0 .functor AND 1, L_0x55d44e8937c0, L_0x55d44e893690, C4<1>, C4<1>;
L_0x55d44e893450 .functor OR 1, L_0x55d44e893290, L_0x55d44e8933a0, C4<0>, C4<0>;
v0x55d44d8f9db0_0 .net *"_s0", 0 0, L_0x55d44e893080;  1 drivers
v0x55d44d8eda60_0 .net *"_s10", 0 0, L_0x55d44e8933a0;  1 drivers
v0x55d44d8ed460_0 .net *"_s4", 0 0, L_0x55d44e893160;  1 drivers
v0x55d44d8ed520_0 .net *"_s6", 0 0, L_0x55d44e8931d0;  1 drivers
v0x55d44d8e0800_0 .net *"_s8", 0 0, L_0x55d44e893290;  1 drivers
v0x55d44d8fd100_0 .net "a", 0 0, L_0x55d44e893560;  1 drivers
v0x55d44d8fd1c0_0 .net "b", 0 0, L_0x55d44e893690;  1 drivers
v0x55d44d906060_0 .net "ca", 0 0, L_0x55d44e893450;  1 drivers
v0x55d44d906120_0 .net "cin", 0 0, L_0x55d44e8937c0;  1 drivers
v0x55d44d903080_0 .net "sum", 0 0, L_0x55d44e8930f0;  1 drivers
S_0x55d44d25edd0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d292e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e893930 .functor XOR 1, L_0x55d44e893f00, L_0x55d44e894030, C4<0>, C4<0>;
L_0x55d44e8939a0 .functor XOR 1, L_0x55d44e893930, L_0x55d44e8941b0, C4<0>, C4<0>;
L_0x55d44e893a60 .functor AND 1, L_0x55d44e893f00, L_0x55d44e894030, C4<1>, C4<1>;
L_0x55d44e893b70 .functor AND 1, L_0x55d44e893f00, L_0x55d44e8941b0, C4<1>, C4<1>;
L_0x55d44e893c30 .functor OR 1, L_0x55d44e893a60, L_0x55d44e893b70, C4<0>, C4<0>;
L_0x55d44e893d40 .functor AND 1, L_0x55d44e8941b0, L_0x55d44e894030, C4<1>, C4<1>;
L_0x55d44e893df0 .functor OR 1, L_0x55d44e893c30, L_0x55d44e893d40, C4<0>, C4<0>;
v0x55d44d900080_0 .net *"_s0", 0 0, L_0x55d44e893930;  1 drivers
v0x55d44d8f07b0_0 .net *"_s10", 0 0, L_0x55d44e893d40;  1 drivers
v0x55d44d8f9710_0 .net *"_s4", 0 0, L_0x55d44e893a60;  1 drivers
v0x55d44d8f97d0_0 .net *"_s6", 0 0, L_0x55d44e893b70;  1 drivers
v0x55d44d8f6680_0 .net *"_s8", 0 0, L_0x55d44e893c30;  1 drivers
v0x55d44d8f3730_0 .net "a", 0 0, L_0x55d44e893f00;  1 drivers
v0x55d44d8f37f0_0 .net "b", 0 0, L_0x55d44e894030;  1 drivers
v0x55d44d8e3e60_0 .net "ca", 0 0, L_0x55d44e893df0;  1 drivers
v0x55d44d8e3f20_0 .net "cin", 0 0, L_0x55d44e8941b0;  1 drivers
v0x55d44d8ece70_0 .net "sum", 0 0, L_0x55d44e8939a0;  1 drivers
S_0x55d44d25e4d0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d292e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8942e0 .functor XOR 1, L_0x55d44e894780, L_0x55d44e894940, C4<0>, C4<0>;
L_0x55d44e894350 .functor XOR 1, L_0x55d44e8942e0, L_0x55d44e894b00, C4<0>, C4<0>;
L_0x55d44e8943c0 .functor AND 1, L_0x55d44e894780, L_0x55d44e894940, C4<1>, C4<1>;
L_0x55d44e894430 .functor AND 1, L_0x55d44e894780, L_0x55d44e894b00, C4<1>, C4<1>;
L_0x55d44e8944f0 .functor OR 1, L_0x55d44e8943c0, L_0x55d44e894430, C4<0>, C4<0>;
L_0x55d44e894600 .functor AND 1, L_0x55d44e894b00, L_0x55d44e894940, C4<1>, C4<1>;
L_0x55d44e894670 .functor OR 1, L_0x55d44e8944f0, L_0x55d44e894600, C4<0>, C4<0>;
v0x55d44d8e9d30_0 .net *"_s0", 0 0, L_0x55d44e8942e0;  1 drivers
v0x55d44d8e6de0_0 .net *"_s10", 0 0, L_0x55d44e894600;  1 drivers
v0x55d44d8d7420_0 .net *"_s4", 0 0, L_0x55d44e8943c0;  1 drivers
v0x55d44d8d74e0_0 .net *"_s6", 0 0, L_0x55d44e894430;  1 drivers
v0x55d44d8dd2f0_0 .net *"_s8", 0 0, L_0x55d44e8944f0;  1 drivers
v0x55d44d8da3a0_0 .net "a", 0 0, L_0x55d44e894780;  1 drivers
v0x55d44d8da460_0 .net "b", 0 0, L_0x55d44e894940;  1 drivers
v0x55d44d8adea0_0 .net "ca", 0 0, L_0x55d44e894670;  1 drivers
v0x55d44d8adf60_0 .net "cin", 0 0, L_0x55d44e894b00;  1 drivers
v0x55d44d8d3cb0_0 .net "sum", 0 0, L_0x55d44e894350;  1 drivers
S_0x55d44d22bb90 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44d2ed500;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d877bc0_0 .net "a", 3 0, L_0x55d44e897a00;  1 drivers
v0x55d44d89d920_0 .net "b", 3 0, L_0x55d44e897aa0;  1 drivers
v0x55d44d89d1e0_0 .net "ca", 3 0, L_0x55d44e897890;  1 drivers
v0x55d44d89d2a0_0 .net "cin", 3 0, L_0x55d44e897b90;  1 drivers
v0x55d44d877530_0 .net "sum", 3 0, L_0x55d44e8977f0;  1 drivers
L_0x55d44e8957b0 .part L_0x55d44e897a00, 0, 1;
L_0x55d44e8958e0 .part L_0x55d44e897aa0, 0, 1;
L_0x55d44e895a10 .part L_0x55d44e897b90, 0, 1;
L_0x55d44e896020 .part L_0x55d44e897a00, 1, 1;
L_0x55d44e896150 .part L_0x55d44e897aa0, 1, 1;
L_0x55d44e896280 .part L_0x55d44e897b90, 1, 1;
L_0x55d44e8969c0 .part L_0x55d44e897a00, 2, 1;
L_0x55d44e896af0 .part L_0x55d44e897aa0, 2, 1;
L_0x55d44e896c70 .part L_0x55d44e897b90, 2, 1;
L_0x55d44e897240 .part L_0x55d44e897a00, 3, 1;
L_0x55d44e897400 .part L_0x55d44e897aa0, 3, 1;
L_0x55d44e8975c0 .part L_0x55d44e897b90, 3, 1;
L_0x55d44e8977f0 .concat8 [ 1 1 1 1], L_0x55d44e895250, L_0x55d44e895bb0, L_0x55d44e896460, L_0x55d44e896e10;
L_0x55d44e897890 .concat8 [ 1 1 1 1], L_0x55d44e8956a0, L_0x55d44e895f10, L_0x55d44e8968b0, L_0x55d44e897130;
S_0x55d44d22b290 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d22bb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e894cc0 .functor XOR 1, L_0x55d44e8957b0, L_0x55d44e8958e0, C4<0>, C4<0>;
L_0x55d44e895250 .functor XOR 1, L_0x55d44e894cc0, L_0x55d44e895a10, C4<0>, C4<0>;
L_0x55d44e895310 .functor AND 1, L_0x55d44e8957b0, L_0x55d44e8958e0, C4<1>, C4<1>;
L_0x55d44e895420 .functor AND 1, L_0x55d44e8957b0, L_0x55d44e895a10, C4<1>, C4<1>;
L_0x55d44e8954e0 .functor OR 1, L_0x55d44e895310, L_0x55d44e895420, C4<0>, C4<0>;
L_0x55d44e8955f0 .functor AND 1, L_0x55d44e895a10, L_0x55d44e8958e0, C4<1>, C4<1>;
L_0x55d44e8956a0 .functor OR 1, L_0x55d44e8954e0, L_0x55d44e8955f0, C4<0>, C4<0>;
v0x55d44d8ba820_0 .net *"_s0", 0 0, L_0x55d44e894cc0;  1 drivers
v0x55d44d8ba220_0 .net *"_s10", 0 0, L_0x55d44e8955f0;  1 drivers
v0x55d44d8ad5c0_0 .net *"_s4", 0 0, L_0x55d44e895310;  1 drivers
v0x55d44d8ad680_0 .net *"_s6", 0 0, L_0x55d44e895420;  1 drivers
v0x55d44d8c9ec0_0 .net *"_s8", 0 0, L_0x55d44e8954e0;  1 drivers
v0x55d44d8d2e20_0 .net "a", 0 0, L_0x55d44e8957b0;  1 drivers
v0x55d44d8d2ee0_0 .net "b", 0 0, L_0x55d44e8958e0;  1 drivers
v0x55d44d8cfd90_0 .net "ca", 0 0, L_0x55d44e8956a0;  1 drivers
v0x55d44d8cfe50_0 .net "cin", 0 0, L_0x55d44e895a10;  1 drivers
v0x55d44d8ccef0_0 .net "sum", 0 0, L_0x55d44e895250;  1 drivers
S_0x55d44d21d740 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d22bb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e895b40 .functor XOR 1, L_0x55d44e896020, L_0x55d44e896150, C4<0>, C4<0>;
L_0x55d44e895bb0 .functor XOR 1, L_0x55d44e895b40, L_0x55d44e896280, C4<0>, C4<0>;
L_0x55d44e895c20 .functor AND 1, L_0x55d44e896020, L_0x55d44e896150, C4<1>, C4<1>;
L_0x55d44e895c90 .functor AND 1, L_0x55d44e896020, L_0x55d44e896280, C4<1>, C4<1>;
L_0x55d44e895d50 .functor OR 1, L_0x55d44e895c20, L_0x55d44e895c90, C4<0>, C4<0>;
L_0x55d44e895e60 .functor AND 1, L_0x55d44e896280, L_0x55d44e896150, C4<1>, C4<1>;
L_0x55d44e895f10 .functor OR 1, L_0x55d44e895d50, L_0x55d44e895e60, C4<0>, C4<0>;
v0x55d44d8bd570_0 .net *"_s0", 0 0, L_0x55d44e895b40;  1 drivers
v0x55d44d8c64d0_0 .net *"_s10", 0 0, L_0x55d44e895e60;  1 drivers
v0x55d44d8c3440_0 .net *"_s4", 0 0, L_0x55d44e895c20;  1 drivers
v0x55d44d8c3500_0 .net *"_s6", 0 0, L_0x55d44e895c90;  1 drivers
v0x55d44d8c04f0_0 .net *"_s8", 0 0, L_0x55d44e895d50;  1 drivers
v0x55d44d8b0c20_0 .net "a", 0 0, L_0x55d44e896020;  1 drivers
v0x55d44d8b0ce0_0 .net "b", 0 0, L_0x55d44e896150;  1 drivers
v0x55d44d8b9b80_0 .net "ca", 0 0, L_0x55d44e895f10;  1 drivers
v0x55d44d8b9c40_0 .net "cin", 0 0, L_0x55d44e896280;  1 drivers
v0x55d44d8b6ba0_0 .net "sum", 0 0, L_0x55d44e895bb0;  1 drivers
S_0x55d44d1b6530 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d22bb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8963f0 .functor XOR 1, L_0x55d44e8969c0, L_0x55d44e896af0, C4<0>, C4<0>;
L_0x55d44e896460 .functor XOR 1, L_0x55d44e8963f0, L_0x55d44e896c70, C4<0>, C4<0>;
L_0x55d44e896520 .functor AND 1, L_0x55d44e8969c0, L_0x55d44e896af0, C4<1>, C4<1>;
L_0x55d44e896630 .functor AND 1, L_0x55d44e8969c0, L_0x55d44e896c70, C4<1>, C4<1>;
L_0x55d44e8966f0 .functor OR 1, L_0x55d44e896520, L_0x55d44e896630, C4<0>, C4<0>;
L_0x55d44e896800 .functor AND 1, L_0x55d44e896c70, L_0x55d44e896af0, C4<1>, C4<1>;
L_0x55d44e8968b0 .functor OR 1, L_0x55d44e8966f0, L_0x55d44e896800, C4<0>, C4<0>;
v0x55d44d8b3ba0_0 .net *"_s0", 0 0, L_0x55d44e8963f0;  1 drivers
v0x55d44d8a41e0_0 .net *"_s10", 0 0, L_0x55d44e896800;  1 drivers
v0x55d44d8aa0b0_0 .net *"_s4", 0 0, L_0x55d44e896520;  1 drivers
v0x55d44d8aa170_0 .net *"_s6", 0 0, L_0x55d44e896630;  1 drivers
v0x55d44d8a7160_0 .net *"_s8", 0 0, L_0x55d44e8966f0;  1 drivers
v0x55d44d89fd20_0 .net "a", 0 0, L_0x55d44e8969c0;  1 drivers
v0x55d44d89fde0_0 .net "b", 0 0, L_0x55d44e896af0;  1 drivers
v0x55d44d837580_0 .net "ca", 0 0, L_0x55d44e8968b0;  1 drivers
v0x55d44d837640_0 .net "cin", 0 0, L_0x55d44e896c70;  1 drivers
v0x55d44d89f1f0_0 .net "sum", 0 0, L_0x55d44e896460;  1 drivers
S_0x55d44d1e98a0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d22bb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e896da0 .functor XOR 1, L_0x55d44e897240, L_0x55d44e897400, C4<0>, C4<0>;
L_0x55d44e896e10 .functor XOR 1, L_0x55d44e896da0, L_0x55d44e8975c0, C4<0>, C4<0>;
L_0x55d44e896e80 .functor AND 1, L_0x55d44e897240, L_0x55d44e897400, C4<1>, C4<1>;
L_0x55d44e896ef0 .functor AND 1, L_0x55d44e897240, L_0x55d44e8975c0, C4<1>, C4<1>;
L_0x55d44e896fb0 .functor OR 1, L_0x55d44e896e80, L_0x55d44e896ef0, C4<0>, C4<0>;
L_0x55d44e8970c0 .functor AND 1, L_0x55d44e8975c0, L_0x55d44e897400, C4<1>, C4<1>;
L_0x55d44e897130 .functor OR 1, L_0x55d44e896fb0, L_0x55d44e8970c0, C4<0>, C4<0>;
v0x55d44d89ee30_0 .net *"_s0", 0 0, L_0x55d44e896da0;  1 drivers
v0x55d44d837e30_0 .net *"_s10", 0 0, L_0x55d44e8970c0;  1 drivers
v0x55d44d8377d0_0 .net *"_s4", 0 0, L_0x55d44e896e80;  1 drivers
v0x55d44d837890_0 .net *"_s6", 0 0, L_0x55d44e896ef0;  1 drivers
v0x55d44d86b1d0_0 .net *"_s8", 0 0, L_0x55d44e896fb0;  1 drivers
v0x55d44d86ab40_0 .net "a", 0 0, L_0x55d44e897240;  1 drivers
v0x55d44d86ac00_0 .net "b", 0 0, L_0x55d44e897400;  1 drivers
v0x55d44d89e450_0 .net "ca", 0 0, L_0x55d44e897130;  1 drivers
v0x55d44d89e510_0 .net "cin", 0 0, L_0x55d44e8975c0;  1 drivers
v0x55d44d89de00_0 .net "sum", 0 0, L_0x55d44e896e10;  1 drivers
S_0x55d44d1f6290 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44d2ed500;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d8440a0_0 .net "a", 3 0, L_0x55d44e89a3a0;  1 drivers
v0x55d44d8609a0_0 .net "b", 3 0, L_0x55d44e89a4d0;  1 drivers
v0x55d44d869900_0 .net "ca", 3 0, L_0x55d44e89a230;  1 drivers
v0x55d44d8699c0_0 .net "cin", 3 0, L_0x55d44e89a600;  1 drivers
v0x55d44d866870_0 .net "sum", 3 0, L_0x55d44e89a190;  1 drivers
L_0x55d44e898150 .part L_0x55d44e89a3a0, 0, 1;
L_0x55d44e898280 .part L_0x55d44e89a4d0, 0, 1;
L_0x55d44e8983b0 .part L_0x55d44e89a600, 0, 1;
L_0x55d44e8989c0 .part L_0x55d44e89a3a0, 1, 1;
L_0x55d44e898af0 .part L_0x55d44e89a4d0, 1, 1;
L_0x55d44e898c20 .part L_0x55d44e89a600, 1, 1;
L_0x55d44e899360 .part L_0x55d44e89a3a0, 2, 1;
L_0x55d44e899490 .part L_0x55d44e89a4d0, 2, 1;
L_0x55d44e899610 .part L_0x55d44e89a600, 2, 1;
L_0x55d44e899be0 .part L_0x55d44e89a3a0, 3, 1;
L_0x55d44e899da0 .part L_0x55d44e89a4d0, 3, 1;
L_0x55d44e899f60 .part L_0x55d44e89a600, 3, 1;
L_0x55d44e89a190 .concat8 [ 1 1 1 1], L_0x55d44e897c30, L_0x55d44e898550, L_0x55d44e898e00, L_0x55d44e8997b0;
L_0x55d44e89a230 .concat8 [ 1 1 1 1], L_0x55d44e898040, L_0x55d44e8988b0, L_0x55d44e899250, L_0x55d44e899ad0;
S_0x55d44d1f5990 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d1f6290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e897780 .functor XOR 1, L_0x55d44e898150, L_0x55d44e898280, C4<0>, C4<0>;
L_0x55d44e897c30 .functor XOR 1, L_0x55d44e897780, L_0x55d44e8983b0, C4<0>, C4<0>;
L_0x55d44e897cf0 .functor AND 1, L_0x55d44e898150, L_0x55d44e898280, C4<1>, C4<1>;
L_0x55d44e897e00 .functor AND 1, L_0x55d44e898150, L_0x55d44e8983b0, C4<1>, C4<1>;
L_0x55d44e897ec0 .functor OR 1, L_0x55d44e897cf0, L_0x55d44e897e00, C4<0>, C4<0>;
L_0x55d44e897fd0 .functor AND 1, L_0x55d44e8983b0, L_0x55d44e898280, C4<1>, C4<1>;
L_0x55d44e898040 .functor OR 1, L_0x55d44e897ec0, L_0x55d44e897fd0, C4<0>, C4<0>;
v0x55d44d890e90_0 .net *"_s0", 0 0, L_0x55d44e897780;  1 drivers
v0x55d44d890890_0 .net *"_s10", 0 0, L_0x55d44e897fd0;  1 drivers
v0x55d44d884540_0 .net *"_s4", 0 0, L_0x55d44e897cf0;  1 drivers
v0x55d44d884600_0 .net *"_s6", 0 0, L_0x55d44e897e00;  1 drivers
v0x55d44d883f40_0 .net *"_s8", 0 0, L_0x55d44e897ec0;  1 drivers
v0x55d44d8772e0_0 .net "a", 0 0, L_0x55d44e898150;  1 drivers
v0x55d44d8773a0_0 .net "b", 0 0, L_0x55d44e898280;  1 drivers
v0x55d44d893be0_0 .net "ca", 0 0, L_0x55d44e898040;  1 drivers
v0x55d44d893ca0_0 .net "cin", 0 0, L_0x55d44e8983b0;  1 drivers
v0x55d44d89cbf0_0 .net "sum", 0 0, L_0x55d44e897c30;  1 drivers
S_0x55d44d1c3050 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d1f6290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8984e0 .functor XOR 1, L_0x55d44e8989c0, L_0x55d44e898af0, C4<0>, C4<0>;
L_0x55d44e898550 .functor XOR 1, L_0x55d44e8984e0, L_0x55d44e898c20, C4<0>, C4<0>;
L_0x55d44e8985c0 .functor AND 1, L_0x55d44e8989c0, L_0x55d44e898af0, C4<1>, C4<1>;
L_0x55d44e898630 .functor AND 1, L_0x55d44e8989c0, L_0x55d44e898c20, C4<1>, C4<1>;
L_0x55d44e8986f0 .functor OR 1, L_0x55d44e8985c0, L_0x55d44e898630, C4<0>, C4<0>;
L_0x55d44e898800 .functor AND 1, L_0x55d44e898c20, L_0x55d44e898af0, C4<1>, C4<1>;
L_0x55d44e8988b0 .functor OR 1, L_0x55d44e8986f0, L_0x55d44e898800, C4<0>, C4<0>;
v0x55d44d899ab0_0 .net *"_s0", 0 0, L_0x55d44e8984e0;  1 drivers
v0x55d44d896b60_0 .net *"_s10", 0 0, L_0x55d44e898800;  1 drivers
v0x55d44d887290_0 .net *"_s4", 0 0, L_0x55d44e8985c0;  1 drivers
v0x55d44d887350_0 .net *"_s6", 0 0, L_0x55d44e898630;  1 drivers
v0x55d44d8901f0_0 .net *"_s8", 0 0, L_0x55d44e8986f0;  1 drivers
v0x55d44d88d160_0 .net "a", 0 0, L_0x55d44e8989c0;  1 drivers
v0x55d44d88d220_0 .net "b", 0 0, L_0x55d44e898af0;  1 drivers
v0x55d44d88a210_0 .net "ca", 0 0, L_0x55d44e8988b0;  1 drivers
v0x55d44d88a2d0_0 .net "cin", 0 0, L_0x55d44e898c20;  1 drivers
v0x55d44d87a9f0_0 .net "sum", 0 0, L_0x55d44e898550;  1 drivers
S_0x55d44d1c2750 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d1f6290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e898d90 .functor XOR 1, L_0x55d44e899360, L_0x55d44e899490, C4<0>, C4<0>;
L_0x55d44e898e00 .functor XOR 1, L_0x55d44e898d90, L_0x55d44e899610, C4<0>, C4<0>;
L_0x55d44e898ec0 .functor AND 1, L_0x55d44e899360, L_0x55d44e899490, C4<1>, C4<1>;
L_0x55d44e898fd0 .functor AND 1, L_0x55d44e899360, L_0x55d44e899610, C4<1>, C4<1>;
L_0x55d44e899090 .functor OR 1, L_0x55d44e898ec0, L_0x55d44e898fd0, C4<0>, C4<0>;
L_0x55d44e8991a0 .functor AND 1, L_0x55d44e899610, L_0x55d44e899490, C4<1>, C4<1>;
L_0x55d44e899250 .functor OR 1, L_0x55d44e899090, L_0x55d44e8991a0, C4<0>, C4<0>;
v0x55d44d8838a0_0 .net *"_s0", 0 0, L_0x55d44e898d90;  1 drivers
v0x55d44d880810_0 .net *"_s10", 0 0, L_0x55d44e8991a0;  1 drivers
v0x55d44d87d8c0_0 .net *"_s4", 0 0, L_0x55d44e898ec0;  1 drivers
v0x55d44d87d980_0 .net *"_s6", 0 0, L_0x55d44e898fd0;  1 drivers
v0x55d44d86df00_0 .net *"_s8", 0 0, L_0x55d44e899090;  1 drivers
v0x55d44d873dd0_0 .net "a", 0 0, L_0x55d44e899360;  1 drivers
v0x55d44d873e90_0 .net "b", 0 0, L_0x55d44e899490;  1 drivers
v0x55d44d870e80_0 .net "ca", 0 0, L_0x55d44e899250;  1 drivers
v0x55d44d870f40_0 .net "cin", 0 0, L_0x55d44e899610;  1 drivers
v0x55d44d844a30_0 .net "sum", 0 0, L_0x55d44e898e00;  1 drivers
S_0x55d44d182620 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d1f6290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e899740 .functor XOR 1, L_0x55d44e899be0, L_0x55d44e899da0, C4<0>, C4<0>;
L_0x55d44e8997b0 .functor XOR 1, L_0x55d44e899740, L_0x55d44e899f60, C4<0>, C4<0>;
L_0x55d44e899820 .functor AND 1, L_0x55d44e899be0, L_0x55d44e899da0, C4<1>, C4<1>;
L_0x55d44e899890 .functor AND 1, L_0x55d44e899be0, L_0x55d44e899f60, C4<1>, C4<1>;
L_0x55d44e899950 .functor OR 1, L_0x55d44e899820, L_0x55d44e899890, C4<0>, C4<0>;
L_0x55d44e899a60 .functor AND 1, L_0x55d44e899f60, L_0x55d44e899da0, C4<1>, C4<1>;
L_0x55d44e899ad0 .functor OR 1, L_0x55d44e899950, L_0x55d44e899a60, C4<0>, C4<0>;
v0x55d44d86a6e0_0 .net *"_s0", 0 0, L_0x55d44e899740;  1 drivers
v0x55d44d869fa0_0 .net *"_s10", 0 0, L_0x55d44e899a60;  1 drivers
v0x55d44d8442f0_0 .net *"_s4", 0 0, L_0x55d44e899820;  1 drivers
v0x55d44d8443b0_0 .net *"_s6", 0 0, L_0x55d44e899890;  1 drivers
v0x55d44d85dc50_0 .net *"_s8", 0 0, L_0x55d44e899950;  1 drivers
v0x55d44d85d650_0 .net "a", 0 0, L_0x55d44e899be0;  1 drivers
v0x55d44d85d710_0 .net "b", 0 0, L_0x55d44e899da0;  1 drivers
v0x55d44d851300_0 .net "ca", 0 0, L_0x55d44e899ad0;  1 drivers
v0x55d44d8513c0_0 .net "cin", 0 0, L_0x55d44e899f60;  1 drivers
v0x55d44d850db0_0 .net "sum", 0 0, L_0x55d44e8997b0;  1 drivers
S_0x55d44d18f010 .scope module, "FA_1" "thirtBitAdder" 5 14, 6 3 0, S_0x55d44e15d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44d6560f0_0 .net "a", 31 0, L_0x55d44e8b1240;  1 drivers
v0x55d44d653060_0 .net "b", 31 0, L_0x55d44e8b1330;  1 drivers
v0x55d44d650110_0 .net "ca", 31 0, L_0x55d44e8b10b0;  1 drivers
v0x55d44d6501d0_0 .net "cin", 31 0, L_0x55d44e8b1420;  1 drivers
v0x55d44d640840_0 .net "sum", 31 0, L_0x55d44e8b0f70;  1 drivers
L_0x55d44e8a5e50 .part L_0x55d44e8b1240, 0, 16;
L_0x55d44e8a5ef0 .part L_0x55d44e8b1330, 0, 16;
L_0x55d44e8a5f90 .part L_0x55d44e8b1420, 0, 16;
L_0x55d44e8b0c60 .part L_0x55d44e8b1240, 16, 16;
L_0x55d44e8b0d50 .part L_0x55d44e8b1330, 16, 16;
L_0x55d44e8b0e40 .part L_0x55d44e8b1420, 16, 16;
L_0x55d44e8b0f70 .concat8 [ 16 16 0 0], L_0x55d44e8a5b50, L_0x55d44e8b0960;
L_0x55d44e8b10b0 .concat8 [ 16 16 0 0], L_0x55d44e8a5bf0, L_0x55d44e8b0a00;
S_0x55d44d18e710 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44d18f010;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44d762a70_0 .net "a", 15 0, L_0x55d44e8a5e50;  1 drivers
v0x55d44d75fb20_0 .net "b", 15 0, L_0x55d44e8a5ef0;  1 drivers
v0x55d44d750250_0 .net "ca", 15 0, L_0x55d44e8a5bf0;  1 drivers
v0x55d44d750310_0 .net "cin", 15 0, L_0x55d44e8a5f90;  1 drivers
v0x55d44d7591b0_0 .net "sum", 15 0, L_0x55d44e8a5b50;  1 drivers
L_0x55d44e89d960 .part L_0x55d44e8a5e50, 0, 4;
L_0x55d44e89da00 .part L_0x55d44e8a5ef0, 0, 4;
L_0x55d44e89daa0 .part L_0x55d44e8a5f90, 0, 4;
L_0x55d44e8a02f0 .part L_0x55d44e8a5e50, 4, 4;
L_0x55d44e8a03e0 .part L_0x55d44e8a5ef0, 4, 4;
L_0x55d44e8a04d0 .part L_0x55d44e8a5f90, 4, 4;
L_0x55d44e8a2db0 .part L_0x55d44e8a5e50, 8, 4;
L_0x55d44e8a2e50 .part L_0x55d44e8a5ef0, 8, 4;
L_0x55d44e8a2f40 .part L_0x55d44e8a5f90, 8, 4;
L_0x55d44e8a5750 .part L_0x55d44e8a5e50, 12, 4;
L_0x55d44e8a5880 .part L_0x55d44e8a5ef0, 12, 4;
L_0x55d44e8a59b0 .part L_0x55d44e8a5f90, 12, 4;
L_0x55d44e8a5b50 .concat8 [ 4 4 4 4], L_0x55d44e89d750, L_0x55d44e8a00e0, L_0x55d44e8a2ba0, L_0x55d44e8a5540;
L_0x55d44e8a5bf0 .concat8 [ 4 4 4 4], L_0x55d44e89d7f0, L_0x55d44e8a0180, L_0x55d44e8a2c40, L_0x55d44e8a55e0;
S_0x55d44d15bdd0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44d18e710;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d816640_0 .net "a", 3 0, L_0x55d44e89d960;  1 drivers
v0x55d44d806c80_0 .net "b", 3 0, L_0x55d44e89da00;  1 drivers
v0x55d44d80cb50_0 .net "ca", 3 0, L_0x55d44e89d7f0;  1 drivers
v0x55d44d80cc10_0 .net "cin", 3 0, L_0x55d44e89daa0;  1 drivers
v0x55d44d809c00_0 .net "sum", 3 0, L_0x55d44e89d750;  1 drivers
L_0x55d44e89b710 .part L_0x55d44e89d960, 0, 1;
L_0x55d44e89b840 .part L_0x55d44e89da00, 0, 1;
L_0x55d44e89b970 .part L_0x55d44e89daa0, 0, 1;
L_0x55d44e89bf80 .part L_0x55d44e89d960, 1, 1;
L_0x55d44e89c0b0 .part L_0x55d44e89da00, 1, 1;
L_0x55d44e89c1e0 .part L_0x55d44e89daa0, 1, 1;
L_0x55d44e89c920 .part L_0x55d44e89d960, 2, 1;
L_0x55d44e89ca50 .part L_0x55d44e89da00, 2, 1;
L_0x55d44e89cbd0 .part L_0x55d44e89daa0, 2, 1;
L_0x55d44e89d1a0 .part L_0x55d44e89d960, 3, 1;
L_0x55d44e89d360 .part L_0x55d44e89da00, 3, 1;
L_0x55d44e89d520 .part L_0x55d44e89daa0, 3, 1;
L_0x55d44e89d750 .concat8 [ 1 1 1 1], L_0x55d44e89a120, L_0x55d44e89bb10, L_0x55d44e89c3c0, L_0x55d44e89cd70;
L_0x55d44e89d7f0 .concat8 [ 1 1 1 1], L_0x55d44e89b600, L_0x55d44e89be70, L_0x55d44e89c810, L_0x55d44e89d090;
S_0x55d44d15b4d0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d15bdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e89a730 .functor XOR 1, L_0x55d44e89b710, L_0x55d44e89b840, C4<0>, C4<0>;
L_0x55d44e89a120 .functor XOR 1, L_0x55d44e89a730, L_0x55d44e89b970, C4<0>, C4<0>;
L_0x55d44e89b2b0 .functor AND 1, L_0x55d44e89b710, L_0x55d44e89b840, C4<1>, C4<1>;
L_0x55d44e89b3c0 .functor AND 1, L_0x55d44e89b710, L_0x55d44e89b970, C4<1>, C4<1>;
L_0x55d44e89b480 .functor OR 1, L_0x55d44e89b2b0, L_0x55d44e89b3c0, C4<0>, C4<0>;
L_0x55d44e89b590 .functor AND 1, L_0x55d44e89b970, L_0x55d44e89b840, C4<1>, C4<1>;
L_0x55d44e89b600 .functor OR 1, L_0x55d44e89b480, L_0x55d44e89b590, C4<0>, C4<0>;
v0x55d44d84a680_0 .net *"_s0", 0 0, L_0x55d44e89a730;  1 drivers
v0x55d44d83acc0_0 .net *"_s10", 0 0, L_0x55d44e89b590;  1 drivers
v0x55d44d840b90_0 .net *"_s4", 0 0, L_0x55d44e89b2b0;  1 drivers
v0x55d44d840c50_0 .net *"_s6", 0 0, L_0x55d44e89b3c0;  1 drivers
v0x55d44d83dc40_0 .net *"_s8", 0 0, L_0x55d44e89b480;  1 drivers
v0x55d44d803f50_0 .net "a", 0 0, L_0x55d44e89b710;  1 drivers
v0x55d44d804010_0 .net "b", 0 0, L_0x55d44e89b840;  1 drivers
v0x55d44d8038c0_0 .net "ca", 0 0, L_0x55d44e89b600;  1 drivers
v0x55d44d803980_0 .net "cin", 0 0, L_0x55d44e89b970;  1 drivers
v0x55d44d837280_0 .net "sum", 0 0, L_0x55d44e89a120;  1 drivers
S_0x55d44d14d8f0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d15bdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e89baa0 .functor XOR 1, L_0x55d44e89bf80, L_0x55d44e89c0b0, C4<0>, C4<0>;
L_0x55d44e89bb10 .functor XOR 1, L_0x55d44e89baa0, L_0x55d44e89c1e0, C4<0>, C4<0>;
L_0x55d44e89bb80 .functor AND 1, L_0x55d44e89bf80, L_0x55d44e89c0b0, C4<1>, C4<1>;
L_0x55d44e89bbf0 .functor AND 1, L_0x55d44e89bf80, L_0x55d44e89c1e0, C4<1>, C4<1>;
L_0x55d44e89bcb0 .functor OR 1, L_0x55d44e89bb80, L_0x55d44e89bbf0, C4<0>, C4<0>;
L_0x55d44e89bdc0 .functor AND 1, L_0x55d44e89c1e0, L_0x55d44e89c0b0, C4<1>, C4<1>;
L_0x55d44e89be70 .functor OR 1, L_0x55d44e89bcb0, L_0x55d44e89bdc0, C4<0>, C4<0>;
v0x55d44d836ad0_0 .net *"_s0", 0 0, L_0x55d44e89baa0;  1 drivers
v0x55d44d810940_0 .net *"_s10", 0 0, L_0x55d44e89bdc0;  1 drivers
v0x55d44d8366a0_0 .net *"_s4", 0 0, L_0x55d44e89bb80;  1 drivers
v0x55d44d836760_0 .net *"_s6", 0 0, L_0x55d44e89bbf0;  1 drivers
v0x55d44d835f60_0 .net *"_s8", 0 0, L_0x55d44e89bcb0;  1 drivers
v0x55d44d8102b0_0 .net "a", 0 0, L_0x55d44e89bf80;  1 drivers
v0x55d44d810370_0 .net "b", 0 0, L_0x55d44e89c0b0;  1 drivers
v0x55d44d829c10_0 .net "ca", 0 0, L_0x55d44e89be70;  1 drivers
v0x55d44d829cd0_0 .net "cin", 0 0, L_0x55d44e89c1e0;  1 drivers
v0x55d44d8296c0_0 .net "sum", 0 0, L_0x55d44e89bb10;  1 drivers
S_0x55d44d14d4a0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d15bdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e89c350 .functor XOR 1, L_0x55d44e89c920, L_0x55d44e89ca50, C4<0>, C4<0>;
L_0x55d44e89c3c0 .functor XOR 1, L_0x55d44e89c350, L_0x55d44e89cbd0, C4<0>, C4<0>;
L_0x55d44e89c480 .functor AND 1, L_0x55d44e89c920, L_0x55d44e89ca50, C4<1>, C4<1>;
L_0x55d44e89c590 .functor AND 1, L_0x55d44e89c920, L_0x55d44e89cbd0, C4<1>, C4<1>;
L_0x55d44e89c650 .functor OR 1, L_0x55d44e89c480, L_0x55d44e89c590, C4<0>, C4<0>;
L_0x55d44e89c760 .functor AND 1, L_0x55d44e89cbd0, L_0x55d44e89ca50, C4<1>, C4<1>;
L_0x55d44e89c810 .functor OR 1, L_0x55d44e89c650, L_0x55d44e89c760, C4<0>, C4<0>;
v0x55d44d81d2c0_0 .net *"_s0", 0 0, L_0x55d44e89c350;  1 drivers
v0x55d44d81ccc0_0 .net *"_s10", 0 0, L_0x55d44e89c760;  1 drivers
v0x55d44d810060_0 .net *"_s4", 0 0, L_0x55d44e89c480;  1 drivers
v0x55d44d810120_0 .net *"_s6", 0 0, L_0x55d44e89c590;  1 drivers
v0x55d44d82c960_0 .net *"_s8", 0 0, L_0x55d44e89c650;  1 drivers
v0x55d44d8358c0_0 .net "a", 0 0, L_0x55d44e89c920;  1 drivers
v0x55d44d835980_0 .net "b", 0 0, L_0x55d44e89ca50;  1 drivers
v0x55d44d832830_0 .net "ca", 0 0, L_0x55d44e89c810;  1 drivers
v0x55d44d8328f0_0 .net "cin", 0 0, L_0x55d44e89cbd0;  1 drivers
v0x55d44d82f990_0 .net "sum", 0 0, L_0x55d44e89c3c0;  1 drivers
S_0x55d44d0e66e0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d15bdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e89cd00 .functor XOR 1, L_0x55d44e89d1a0, L_0x55d44e89d360, C4<0>, C4<0>;
L_0x55d44e89cd70 .functor XOR 1, L_0x55d44e89cd00, L_0x55d44e89d520, C4<0>, C4<0>;
L_0x55d44e89cde0 .functor AND 1, L_0x55d44e89d1a0, L_0x55d44e89d360, C4<1>, C4<1>;
L_0x55d44e89ce50 .functor AND 1, L_0x55d44e89d1a0, L_0x55d44e89d520, C4<1>, C4<1>;
L_0x55d44e89cf10 .functor OR 1, L_0x55d44e89cde0, L_0x55d44e89ce50, C4<0>, C4<0>;
L_0x55d44e89d020 .functor AND 1, L_0x55d44e89d520, L_0x55d44e89d360, C4<1>, C4<1>;
L_0x55d44e89d090 .functor OR 1, L_0x55d44e89cf10, L_0x55d44e89d020, C4<0>, C4<0>;
v0x55d44d820010_0 .net *"_s0", 0 0, L_0x55d44e89cd00;  1 drivers
v0x55d44d828f70_0 .net *"_s10", 0 0, L_0x55d44e89d020;  1 drivers
v0x55d44d825ee0_0 .net *"_s4", 0 0, L_0x55d44e89cde0;  1 drivers
v0x55d44d825fa0_0 .net *"_s6", 0 0, L_0x55d44e89ce50;  1 drivers
v0x55d44d822f90_0 .net *"_s8", 0 0, L_0x55d44e89cf10;  1 drivers
v0x55d44d8136c0_0 .net "a", 0 0, L_0x55d44e89d1a0;  1 drivers
v0x55d44d813780_0 .net "b", 0 0, L_0x55d44e89d360;  1 drivers
v0x55d44d81c620_0 .net "ca", 0 0, L_0x55d44e89d090;  1 drivers
v0x55d44d81c6e0_0 .net "cin", 0 0, L_0x55d44e89d520;  1 drivers
v0x55d44d819640_0 .net "sum", 0 0, L_0x55d44e89cd70;  1 drivers
S_0x55d44d119a50 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44d18e710;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d767a10_0 .net "a", 3 0, L_0x55d44e8a02f0;  1 drivers
v0x55d44d79b410_0 .net "b", 3 0, L_0x55d44e8a03e0;  1 drivers
v0x55d44d79ad80_0 .net "ca", 3 0, L_0x55d44e8a0180;  1 drivers
v0x55d44d79ae40_0 .net "cin", 3 0, L_0x55d44e8a04d0;  1 drivers
v0x55d44d7ce690_0 .net "sum", 3 0, L_0x55d44e8a00e0;  1 drivers
L_0x55d44e89e0a0 .part L_0x55d44e8a02f0, 0, 1;
L_0x55d44e89e1d0 .part L_0x55d44e8a03e0, 0, 1;
L_0x55d44e89e300 .part L_0x55d44e8a04d0, 0, 1;
L_0x55d44e89e910 .part L_0x55d44e8a02f0, 1, 1;
L_0x55d44e89ea40 .part L_0x55d44e8a03e0, 1, 1;
L_0x55d44e89eb70 .part L_0x55d44e8a04d0, 1, 1;
L_0x55d44e89f2b0 .part L_0x55d44e8a02f0, 2, 1;
L_0x55d44e89f3e0 .part L_0x55d44e8a03e0, 2, 1;
L_0x55d44e89f560 .part L_0x55d44e8a04d0, 2, 1;
L_0x55d44e89fb30 .part L_0x55d44e8a02f0, 3, 1;
L_0x55d44e89fcf0 .part L_0x55d44e8a03e0, 3, 1;
L_0x55d44e89feb0 .part L_0x55d44e8a04d0, 3, 1;
L_0x55d44e8a00e0 .concat8 [ 1 1 1 1], L_0x55d44e89db40, L_0x55d44e89e4a0, L_0x55d44e89ed50, L_0x55d44e89f700;
L_0x55d44e8a0180 .concat8 [ 1 1 1 1], L_0x55d44e89df90, L_0x55d44e89e800, L_0x55d44e89f1a0, L_0x55d44e89fa20;
S_0x55d44d126440 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d119a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e89d6e0 .functor XOR 1, L_0x55d44e89e0a0, L_0x55d44e89e1d0, C4<0>, C4<0>;
L_0x55d44e89db40 .functor XOR 1, L_0x55d44e89d6e0, L_0x55d44e89e300, C4<0>, C4<0>;
L_0x55d44e89dc00 .functor AND 1, L_0x55d44e89e0a0, L_0x55d44e89e1d0, C4<1>, C4<1>;
L_0x55d44e89dd10 .functor AND 1, L_0x55d44e89e0a0, L_0x55d44e89e300, C4<1>, C4<1>;
L_0x55d44e89ddd0 .functor OR 1, L_0x55d44e89dc00, L_0x55d44e89dd10, C4<0>, C4<0>;
L_0x55d44e89dee0 .functor AND 1, L_0x55d44e89e300, L_0x55d44e89e1d0, C4<1>, C4<1>;
L_0x55d44e89df90 .functor OR 1, L_0x55d44e89ddd0, L_0x55d44e89dee0, C4<0>, C4<0>;
v0x55d44d7dd700_0 .net *"_s0", 0 0, L_0x55d44e89d6e0;  1 drivers
v0x55d44d803460_0 .net *"_s10", 0 0, L_0x55d44e89dee0;  1 drivers
v0x55d44d802d20_0 .net *"_s4", 0 0, L_0x55d44e89dc00;  1 drivers
v0x55d44d802de0_0 .net *"_s6", 0 0, L_0x55d44e89dd10;  1 drivers
v0x55d44d7dd070_0 .net *"_s8", 0 0, L_0x55d44e89ddd0;  1 drivers
v0x55d44d7f69d0_0 .net "a", 0 0, L_0x55d44e89e0a0;  1 drivers
v0x55d44d7f6a90_0 .net "b", 0 0, L_0x55d44e89e1d0;  1 drivers
v0x55d44d7f63d0_0 .net "ca", 0 0, L_0x55d44e89df90;  1 drivers
v0x55d44d7f6490_0 .net "cin", 0 0, L_0x55d44e89e300;  1 drivers
v0x55d44d7ea130_0 .net "sum", 0 0, L_0x55d44e89db40;  1 drivers
S_0x55d44d125b40 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d119a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e89e430 .functor XOR 1, L_0x55d44e89e910, L_0x55d44e89ea40, C4<0>, C4<0>;
L_0x55d44e89e4a0 .functor XOR 1, L_0x55d44e89e430, L_0x55d44e89eb70, C4<0>, C4<0>;
L_0x55d44e89e510 .functor AND 1, L_0x55d44e89e910, L_0x55d44e89ea40, C4<1>, C4<1>;
L_0x55d44e89e580 .functor AND 1, L_0x55d44e89e910, L_0x55d44e89eb70, C4<1>, C4<1>;
L_0x55d44e89e640 .functor OR 1, L_0x55d44e89e510, L_0x55d44e89e580, C4<0>, C4<0>;
L_0x55d44e89e750 .functor AND 1, L_0x55d44e89eb70, L_0x55d44e89ea40, C4<1>, C4<1>;
L_0x55d44e89e800 .functor OR 1, L_0x55d44e89e640, L_0x55d44e89e750, C4<0>, C4<0>;
v0x55d44d7e9a80_0 .net *"_s0", 0 0, L_0x55d44e89e430;  1 drivers
v0x55d44d7dce20_0 .net *"_s10", 0 0, L_0x55d44e89e750;  1 drivers
v0x55d44d7f9720_0 .net *"_s4", 0 0, L_0x55d44e89e510;  1 drivers
v0x55d44d7f97e0_0 .net *"_s6", 0 0, L_0x55d44e89e580;  1 drivers
v0x55d44d802680_0 .net *"_s8", 0 0, L_0x55d44e89e640;  1 drivers
v0x55d44d7ff5f0_0 .net "a", 0 0, L_0x55d44e89e910;  1 drivers
v0x55d44d7ff6b0_0 .net "b", 0 0, L_0x55d44e89ea40;  1 drivers
v0x55d44d7fc6a0_0 .net "ca", 0 0, L_0x55d44e89e800;  1 drivers
v0x55d44d7fc760_0 .net "cin", 0 0, L_0x55d44e89eb70;  1 drivers
v0x55d44d7ece80_0 .net "sum", 0 0, L_0x55d44e89e4a0;  1 drivers
S_0x55d44d0f3200 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d119a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e89ece0 .functor XOR 1, L_0x55d44e89f2b0, L_0x55d44e89f3e0, C4<0>, C4<0>;
L_0x55d44e89ed50 .functor XOR 1, L_0x55d44e89ece0, L_0x55d44e89f560, C4<0>, C4<0>;
L_0x55d44e89ee10 .functor AND 1, L_0x55d44e89f2b0, L_0x55d44e89f3e0, C4<1>, C4<1>;
L_0x55d44e89ef20 .functor AND 1, L_0x55d44e89f2b0, L_0x55d44e89f560, C4<1>, C4<1>;
L_0x55d44e89efe0 .functor OR 1, L_0x55d44e89ee10, L_0x55d44e89ef20, C4<0>, C4<0>;
L_0x55d44e89f0f0 .functor AND 1, L_0x55d44e89f560, L_0x55d44e89f3e0, C4<1>, C4<1>;
L_0x55d44e89f1a0 .functor OR 1, L_0x55d44e89efe0, L_0x55d44e89f0f0, C4<0>, C4<0>;
v0x55d44d7f5d30_0 .net *"_s0", 0 0, L_0x55d44e89ece0;  1 drivers
v0x55d44d7f2ca0_0 .net *"_s10", 0 0, L_0x55d44e89f0f0;  1 drivers
v0x55d44d7efd50_0 .net *"_s4", 0 0, L_0x55d44e89ee10;  1 drivers
v0x55d44d7efe10_0 .net *"_s6", 0 0, L_0x55d44e89ef20;  1 drivers
v0x55d44d7e0480_0 .net *"_s8", 0 0, L_0x55d44e89efe0;  1 drivers
v0x55d44d7e93e0_0 .net "a", 0 0, L_0x55d44e89f2b0;  1 drivers
v0x55d44d7e94a0_0 .net "b", 0 0, L_0x55d44e89f3e0;  1 drivers
v0x55d44d7e6350_0 .net "ca", 0 0, L_0x55d44e89f1a0;  1 drivers
v0x55d44d7e6410_0 .net "cin", 0 0, L_0x55d44e89f560;  1 drivers
v0x55d44d7e34b0_0 .net "sum", 0 0, L_0x55d44e89ed50;  1 drivers
S_0x55d44d0f2900 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d119a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e89f690 .functor XOR 1, L_0x55d44e89fb30, L_0x55d44e89fcf0, C4<0>, C4<0>;
L_0x55d44e89f700 .functor XOR 1, L_0x55d44e89f690, L_0x55d44e89feb0, C4<0>, C4<0>;
L_0x55d44e89f770 .functor AND 1, L_0x55d44e89fb30, L_0x55d44e89fcf0, C4<1>, C4<1>;
L_0x55d44e89f7e0 .functor AND 1, L_0x55d44e89fb30, L_0x55d44e89feb0, C4<1>, C4<1>;
L_0x55d44e89f8a0 .functor OR 1, L_0x55d44e89f770, L_0x55d44e89f7e0, C4<0>, C4<0>;
L_0x55d44e89f9b0 .functor AND 1, L_0x55d44e89feb0, L_0x55d44e89fcf0, C4<1>, C4<1>;
L_0x55d44e89fa20 .functor OR 1, L_0x55d44e89f8a0, L_0x55d44e89f9b0, C4<0>, C4<0>;
v0x55d44d7d3a40_0 .net *"_s0", 0 0, L_0x55d44e89f690;  1 drivers
v0x55d44d7d9910_0 .net *"_s10", 0 0, L_0x55d44e89f9b0;  1 drivers
v0x55d44d7d69c0_0 .net *"_s4", 0 0, L_0x55d44e89f770;  1 drivers
v0x55d44d7d6a80_0 .net *"_s6", 0 0, L_0x55d44e89f7e0;  1 drivers
v0x55d44d7677c0_0 .net *"_s8", 0 0, L_0x55d44e89f8a0;  1 drivers
v0x55d44d7cf380_0 .net "a", 0 0, L_0x55d44e89fb30;  1 drivers
v0x55d44d7cf440_0 .net "b", 0 0, L_0x55d44e89fcf0;  1 drivers
v0x55d44d7cf070_0 .net "ca", 0 0, L_0x55d44e89fa20;  1 drivers
v0x55d44d7cf130_0 .net "cin", 0 0, L_0x55d44e89feb0;  1 drivers
v0x55d44d768120_0 .net "sum", 0 0, L_0x55d44e89f700;  1 drivers
S_0x55d44d0b27d0 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44d18e710;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d774530_0 .net "a", 3 0, L_0x55d44e8a2db0;  1 drivers
v0x55d44d78de90_0 .net "b", 3 0, L_0x55d44e8a2e50;  1 drivers
v0x55d44d78d890_0 .net "ca", 3 0, L_0x55d44e8a2c40;  1 drivers
v0x55d44d78d950_0 .net "cin", 3 0, L_0x55d44e8a2f40;  1 drivers
v0x55d44d781540_0 .net "sum", 3 0, L_0x55d44e8a2ba0;  1 drivers
L_0x55d44e8a0b60 .part L_0x55d44e8a2db0, 0, 1;
L_0x55d44e8a0c90 .part L_0x55d44e8a2e50, 0, 1;
L_0x55d44e8a0dc0 .part L_0x55d44e8a2f40, 0, 1;
L_0x55d44e8a13d0 .part L_0x55d44e8a2db0, 1, 1;
L_0x55d44e8a1500 .part L_0x55d44e8a2e50, 1, 1;
L_0x55d44e8a1630 .part L_0x55d44e8a2f40, 1, 1;
L_0x55d44e8a1d70 .part L_0x55d44e8a2db0, 2, 1;
L_0x55d44e8a1ea0 .part L_0x55d44e8a2e50, 2, 1;
L_0x55d44e8a2020 .part L_0x55d44e8a2f40, 2, 1;
L_0x55d44e8a25f0 .part L_0x55d44e8a2db0, 3, 1;
L_0x55d44e8a27b0 .part L_0x55d44e8a2e50, 3, 1;
L_0x55d44e8a2970 .part L_0x55d44e8a2f40, 3, 1;
L_0x55d44e8a2ba0 .concat8 [ 1 1 1 1], L_0x55d44e8a0600, L_0x55d44e8a0f60, L_0x55d44e8a1810, L_0x55d44e8a21c0;
L_0x55d44e8a2c40 .concat8 [ 1 1 1 1], L_0x55d44e8a0a50, L_0x55d44e8a12c0, L_0x55d44e8a1c60, L_0x55d44e8a24e0;
S_0x55d44d0bf1c0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d0b27d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8a0070 .functor XOR 1, L_0x55d44e8a0b60, L_0x55d44e8a0c90, C4<0>, C4<0>;
L_0x55d44e8a0600 .functor XOR 1, L_0x55d44e8a0070, L_0x55d44e8a0dc0, C4<0>, C4<0>;
L_0x55d44e8a06c0 .functor AND 1, L_0x55d44e8a0b60, L_0x55d44e8a0c90, C4<1>, C4<1>;
L_0x55d44e8a07d0 .functor AND 1, L_0x55d44e8a0b60, L_0x55d44e8a0dc0, C4<1>, C4<1>;
L_0x55d44e8a0890 .functor OR 1, L_0x55d44e8a06c0, L_0x55d44e8a07d0, C4<0>, C4<0>;
L_0x55d44e8a09a0 .functor AND 1, L_0x55d44e8a0dc0, L_0x55d44e8a0c90, C4<1>, C4<1>;
L_0x55d44e8a0a50 .functor OR 1, L_0x55d44e8a0890, L_0x55d44e8a09a0, C4<0>, C4<0>;
v0x55d44d7cdf90_0 .net *"_s0", 0 0, L_0x55d44e8a0070;  1 drivers
v0x55d44d7a7e00_0 .net *"_s10", 0 0, L_0x55d44e8a09a0;  1 drivers
v0x55d44d7cdb60_0 .net *"_s4", 0 0, L_0x55d44e8a06c0;  1 drivers
v0x55d44d7cdc20_0 .net *"_s6", 0 0, L_0x55d44e8a07d0;  1 drivers
v0x55d44d7cd420_0 .net *"_s8", 0 0, L_0x55d44e8a0890;  1 drivers
v0x55d44d7a7770_0 .net "a", 0 0, L_0x55d44e8a0b60;  1 drivers
v0x55d44d7a7830_0 .net "b", 0 0, L_0x55d44e8a0c90;  1 drivers
v0x55d44d7c10d0_0 .net "ca", 0 0, L_0x55d44e8a0a50;  1 drivers
v0x55d44d7c1190_0 .net "cin", 0 0, L_0x55d44e8a0dc0;  1 drivers
v0x55d44d7c0b80_0 .net "sum", 0 0, L_0x55d44e8a0600;  1 drivers
S_0x55d44d0be8c0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d0b27d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8a0ef0 .functor XOR 1, L_0x55d44e8a13d0, L_0x55d44e8a1500, C4<0>, C4<0>;
L_0x55d44e8a0f60 .functor XOR 1, L_0x55d44e8a0ef0, L_0x55d44e8a1630, C4<0>, C4<0>;
L_0x55d44e8a0fd0 .functor AND 1, L_0x55d44e8a13d0, L_0x55d44e8a1500, C4<1>, C4<1>;
L_0x55d44e8a1040 .functor AND 1, L_0x55d44e8a13d0, L_0x55d44e8a1630, C4<1>, C4<1>;
L_0x55d44e8a1100 .functor OR 1, L_0x55d44e8a0fd0, L_0x55d44e8a1040, C4<0>, C4<0>;
L_0x55d44e8a1210 .functor AND 1, L_0x55d44e8a1630, L_0x55d44e8a1500, C4<1>, C4<1>;
L_0x55d44e8a12c0 .functor OR 1, L_0x55d44e8a1100, L_0x55d44e8a1210, C4<0>, C4<0>;
v0x55d44d7b4780_0 .net *"_s0", 0 0, L_0x55d44e8a0ef0;  1 drivers
v0x55d44d7b4180_0 .net *"_s10", 0 0, L_0x55d44e8a1210;  1 drivers
v0x55d44d7a7520_0 .net *"_s4", 0 0, L_0x55d44e8a0fd0;  1 drivers
v0x55d44d7a75e0_0 .net *"_s6", 0 0, L_0x55d44e8a1040;  1 drivers
v0x55d44d7c3e20_0 .net *"_s8", 0 0, L_0x55d44e8a1100;  1 drivers
v0x55d44d7ccd80_0 .net "a", 0 0, L_0x55d44e8a13d0;  1 drivers
v0x55d44d7cce40_0 .net "b", 0 0, L_0x55d44e8a1500;  1 drivers
v0x55d44d7c9cf0_0 .net "ca", 0 0, L_0x55d44e8a12c0;  1 drivers
v0x55d44d7c9db0_0 .net "cin", 0 0, L_0x55d44e8a1630;  1 drivers
v0x55d44d7c6e50_0 .net "sum", 0 0, L_0x55d44e8a0f60;  1 drivers
S_0x55d44d08bf80 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d0b27d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8a17a0 .functor XOR 1, L_0x55d44e8a1d70, L_0x55d44e8a1ea0, C4<0>, C4<0>;
L_0x55d44e8a1810 .functor XOR 1, L_0x55d44e8a17a0, L_0x55d44e8a2020, C4<0>, C4<0>;
L_0x55d44e8a18d0 .functor AND 1, L_0x55d44e8a1d70, L_0x55d44e8a1ea0, C4<1>, C4<1>;
L_0x55d44e8a19e0 .functor AND 1, L_0x55d44e8a1d70, L_0x55d44e8a2020, C4<1>, C4<1>;
L_0x55d44e8a1aa0 .functor OR 1, L_0x55d44e8a18d0, L_0x55d44e8a19e0, C4<0>, C4<0>;
L_0x55d44e8a1bb0 .functor AND 1, L_0x55d44e8a2020, L_0x55d44e8a1ea0, C4<1>, C4<1>;
L_0x55d44e8a1c60 .functor OR 1, L_0x55d44e8a1aa0, L_0x55d44e8a1bb0, C4<0>, C4<0>;
v0x55d44d7b74d0_0 .net *"_s0", 0 0, L_0x55d44e8a17a0;  1 drivers
v0x55d44d7c0430_0 .net *"_s10", 0 0, L_0x55d44e8a1bb0;  1 drivers
v0x55d44d7bd3a0_0 .net *"_s4", 0 0, L_0x55d44e8a18d0;  1 drivers
v0x55d44d7bd460_0 .net *"_s6", 0 0, L_0x55d44e8a19e0;  1 drivers
v0x55d44d7ba450_0 .net *"_s8", 0 0, L_0x55d44e8a1aa0;  1 drivers
v0x55d44d7aab80_0 .net "a", 0 0, L_0x55d44e8a1d70;  1 drivers
v0x55d44d7aac40_0 .net "b", 0 0, L_0x55d44e8a1ea0;  1 drivers
v0x55d44d7b3ae0_0 .net "ca", 0 0, L_0x55d44e8a1c60;  1 drivers
v0x55d44d7b3ba0_0 .net "cin", 0 0, L_0x55d44e8a2020;  1 drivers
v0x55d44d7b0b00_0 .net "sum", 0 0, L_0x55d44e8a1810;  1 drivers
S_0x55d44d08b680 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d0b27d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8a2150 .functor XOR 1, L_0x55d44e8a25f0, L_0x55d44e8a27b0, C4<0>, C4<0>;
L_0x55d44e8a21c0 .functor XOR 1, L_0x55d44e8a2150, L_0x55d44e8a2970, C4<0>, C4<0>;
L_0x55d44e8a2230 .functor AND 1, L_0x55d44e8a25f0, L_0x55d44e8a27b0, C4<1>, C4<1>;
L_0x55d44e8a22a0 .functor AND 1, L_0x55d44e8a25f0, L_0x55d44e8a2970, C4<1>, C4<1>;
L_0x55d44e8a2360 .functor OR 1, L_0x55d44e8a2230, L_0x55d44e8a22a0, C4<0>, C4<0>;
L_0x55d44e8a2470 .functor AND 1, L_0x55d44e8a2970, L_0x55d44e8a27b0, C4<1>, C4<1>;
L_0x55d44e8a24e0 .functor OR 1, L_0x55d44e8a2360, L_0x55d44e8a2470, C4<0>, C4<0>;
v0x55d44d7adb00_0 .net *"_s0", 0 0, L_0x55d44e8a2150;  1 drivers
v0x55d44d79e140_0 .net *"_s10", 0 0, L_0x55d44e8a2470;  1 drivers
v0x55d44d7a4010_0 .net *"_s4", 0 0, L_0x55d44e8a2230;  1 drivers
v0x55d44d7a40d0_0 .net *"_s6", 0 0, L_0x55d44e8a22a0;  1 drivers
v0x55d44d7a10c0_0 .net *"_s8", 0 0, L_0x55d44e8a2360;  1 drivers
v0x55d44d774bc0_0 .net "a", 0 0, L_0x55d44e8a25f0;  1 drivers
v0x55d44d774c80_0 .net "b", 0 0, L_0x55d44e8a27b0;  1 drivers
v0x55d44d79a920_0 .net "ca", 0 0, L_0x55d44e8a24e0;  1 drivers
v0x55d44d79a9e0_0 .net "cin", 0 0, L_0x55d44e8a2970;  1 drivers
v0x55d44d79a290_0 .net "sum", 0 0, L_0x55d44e8a21c0;  1 drivers
S_0x55d44d07d470 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44d18e710;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d74cf00_0 .net "a", 3 0, L_0x55d44e8a5750;  1 drivers
v0x55d44d7402a0_0 .net "b", 3 0, L_0x55d44e8a5880;  1 drivers
v0x55d44d75cba0_0 .net "ca", 3 0, L_0x55d44e8a55e0;  1 drivers
v0x55d44d75cc60_0 .net "cin", 3 0, L_0x55d44e8a59b0;  1 drivers
v0x55d44d765b00_0 .net "sum", 3 0, L_0x55d44e8a5540;  1 drivers
L_0x55d44e8a3500 .part L_0x55d44e8a5750, 0, 1;
L_0x55d44e8a3630 .part L_0x55d44e8a5880, 0, 1;
L_0x55d44e8a3760 .part L_0x55d44e8a59b0, 0, 1;
L_0x55d44e8a3d70 .part L_0x55d44e8a5750, 1, 1;
L_0x55d44e8a3ea0 .part L_0x55d44e8a5880, 1, 1;
L_0x55d44e8a3fd0 .part L_0x55d44e8a59b0, 1, 1;
L_0x55d44e8a4710 .part L_0x55d44e8a5750, 2, 1;
L_0x55d44e8a4840 .part L_0x55d44e8a5880, 2, 1;
L_0x55d44e8a49c0 .part L_0x55d44e8a59b0, 2, 1;
L_0x55d44e8a4f90 .part L_0x55d44e8a5750, 3, 1;
L_0x55d44e8a5150 .part L_0x55d44e8a5880, 3, 1;
L_0x55d44e8a5310 .part L_0x55d44e8a59b0, 3, 1;
L_0x55d44e8a5540 .concat8 [ 1 1 1 1], L_0x55d44e8a2fe0, L_0x55d44e8a3900, L_0x55d44e8a41b0, L_0x55d44e8a4b60;
L_0x55d44e8a55e0 .concat8 [ 1 1 1 1], L_0x55d44e8a33f0, L_0x55d44e8a3c60, L_0x55d44e8a4600, L_0x55d44e8a4e80;
S_0x55d44d07d020 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d07d470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8a2b30 .functor XOR 1, L_0x55d44e8a3500, L_0x55d44e8a3630, C4<0>, C4<0>;
L_0x55d44e8a2fe0 .functor XOR 1, L_0x55d44e8a2b30, L_0x55d44e8a3760, C4<0>, C4<0>;
L_0x55d44e8a30a0 .functor AND 1, L_0x55d44e8a3500, L_0x55d44e8a3630, C4<1>, C4<1>;
L_0x55d44e8a31b0 .functor AND 1, L_0x55d44e8a3500, L_0x55d44e8a3760, C4<1>, C4<1>;
L_0x55d44e8a3270 .functor OR 1, L_0x55d44e8a30a0, L_0x55d44e8a31b0, C4<0>, C4<0>;
L_0x55d44e8a3380 .functor AND 1, L_0x55d44e8a3760, L_0x55d44e8a3630, C4<1>, C4<1>;
L_0x55d44e8a33f0 .functor OR 1, L_0x55d44e8a3270, L_0x55d44e8a3380, C4<0>, C4<0>;
v0x55d44d780f40_0 .net *"_s0", 0 0, L_0x55d44e8a2b30;  1 drivers
v0x55d44d7742e0_0 .net *"_s10", 0 0, L_0x55d44e8a3380;  1 drivers
v0x55d44d790be0_0 .net *"_s4", 0 0, L_0x55d44e8a30a0;  1 drivers
v0x55d44d790ca0_0 .net *"_s6", 0 0, L_0x55d44e8a31b0;  1 drivers
v0x55d44d799b40_0 .net *"_s8", 0 0, L_0x55d44e8a3270;  1 drivers
v0x55d44d796ab0_0 .net "a", 0 0, L_0x55d44e8a3500;  1 drivers
v0x55d44d796b70_0 .net "b", 0 0, L_0x55d44e8a3630;  1 drivers
v0x55d44d793b60_0 .net "ca", 0 0, L_0x55d44e8a33f0;  1 drivers
v0x55d44d793c20_0 .net "cin", 0 0, L_0x55d44e8a3760;  1 drivers
v0x55d44d784340_0 .net "sum", 0 0, L_0x55d44e8a2fe0;  1 drivers
S_0x55d44d016260 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d07d470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8a3890 .functor XOR 1, L_0x55d44e8a3d70, L_0x55d44e8a3ea0, C4<0>, C4<0>;
L_0x55d44e8a3900 .functor XOR 1, L_0x55d44e8a3890, L_0x55d44e8a3fd0, C4<0>, C4<0>;
L_0x55d44e8a3970 .functor AND 1, L_0x55d44e8a3d70, L_0x55d44e8a3ea0, C4<1>, C4<1>;
L_0x55d44e8a39e0 .functor AND 1, L_0x55d44e8a3d70, L_0x55d44e8a3fd0, C4<1>, C4<1>;
L_0x55d44e8a3aa0 .functor OR 1, L_0x55d44e8a3970, L_0x55d44e8a39e0, C4<0>, C4<0>;
L_0x55d44e8a3bb0 .functor AND 1, L_0x55d44e8a3fd0, L_0x55d44e8a3ea0, C4<1>, C4<1>;
L_0x55d44e8a3c60 .functor OR 1, L_0x55d44e8a3aa0, L_0x55d44e8a3bb0, C4<0>, C4<0>;
v0x55d44d78d1f0_0 .net *"_s0", 0 0, L_0x55d44e8a3890;  1 drivers
v0x55d44d78a160_0 .net *"_s10", 0 0, L_0x55d44e8a3bb0;  1 drivers
v0x55d44d787210_0 .net *"_s4", 0 0, L_0x55d44e8a3970;  1 drivers
v0x55d44d7872d0_0 .net *"_s6", 0 0, L_0x55d44e8a39e0;  1 drivers
v0x55d44d777940_0 .net *"_s8", 0 0, L_0x55d44e8a3aa0;  1 drivers
v0x55d44d7808a0_0 .net "a", 0 0, L_0x55d44e8a3d70;  1 drivers
v0x55d44d780960_0 .net "b", 0 0, L_0x55d44e8a3ea0;  1 drivers
v0x55d44d77d810_0 .net "ca", 0 0, L_0x55d44e8a3c60;  1 drivers
v0x55d44d77d8d0_0 .net "cin", 0 0, L_0x55d44e8a3fd0;  1 drivers
v0x55d44d77a970_0 .net "sum", 0 0, L_0x55d44e8a3900;  1 drivers
S_0x55d44d0495d0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d07d470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8a4140 .functor XOR 1, L_0x55d44e8a4710, L_0x55d44e8a4840, C4<0>, C4<0>;
L_0x55d44e8a41b0 .functor XOR 1, L_0x55d44e8a4140, L_0x55d44e8a49c0, C4<0>, C4<0>;
L_0x55d44e8a4270 .functor AND 1, L_0x55d44e8a4710, L_0x55d44e8a4840, C4<1>, C4<1>;
L_0x55d44e8a4380 .functor AND 1, L_0x55d44e8a4710, L_0x55d44e8a49c0, C4<1>, C4<1>;
L_0x55d44e8a4440 .functor OR 1, L_0x55d44e8a4270, L_0x55d44e8a4380, C4<0>, C4<0>;
L_0x55d44e8a4550 .functor AND 1, L_0x55d44e8a49c0, L_0x55d44e8a4840, C4<1>, C4<1>;
L_0x55d44e8a4600 .functor OR 1, L_0x55d44e8a4440, L_0x55d44e8a4550, C4<0>, C4<0>;
v0x55d44d76af00_0 .net *"_s0", 0 0, L_0x55d44e8a4140;  1 drivers
v0x55d44d770dd0_0 .net *"_s10", 0 0, L_0x55d44e8a4550;  1 drivers
v0x55d44d76de80_0 .net *"_s4", 0 0, L_0x55d44e8a4270;  1 drivers
v0x55d44d76df40_0 .net *"_s6", 0 0, L_0x55d44e8a4380;  1 drivers
v0x55d44d734190_0 .net *"_s8", 0 0, L_0x55d44e8a4440;  1 drivers
v0x55d44d733b00_0 .net "a", 0 0, L_0x55d44e8a4710;  1 drivers
v0x55d44d733bc0_0 .net "b", 0 0, L_0x55d44e8a4840;  1 drivers
v0x55d44d767410_0 .net "ca", 0 0, L_0x55d44e8a4600;  1 drivers
v0x55d44d7674d0_0 .net "cin", 0 0, L_0x55d44e8a49c0;  1 drivers
v0x55d44d766dc0_0 .net "sum", 0 0, L_0x55d44e8a41b0;  1 drivers
S_0x55d44d055fc0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d07d470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8a4af0 .functor XOR 1, L_0x55d44e8a4f90, L_0x55d44e8a5150, C4<0>, C4<0>;
L_0x55d44e8a4b60 .functor XOR 1, L_0x55d44e8a4af0, L_0x55d44e8a5310, C4<0>, C4<0>;
L_0x55d44e8a4bd0 .functor AND 1, L_0x55d44e8a4f90, L_0x55d44e8a5150, C4<1>, C4<1>;
L_0x55d44e8a4c40 .functor AND 1, L_0x55d44e8a4f90, L_0x55d44e8a5310, C4<1>, C4<1>;
L_0x55d44e8a4d00 .functor OR 1, L_0x55d44e8a4bd0, L_0x55d44e8a4c40, C4<0>, C4<0>;
L_0x55d44e8a4e10 .functor AND 1, L_0x55d44e8a5310, L_0x55d44e8a5150, C4<1>, C4<1>;
L_0x55d44e8a4e80 .functor OR 1, L_0x55d44e8a4d00, L_0x55d44e8a4e10, C4<0>, C4<0>;
v0x55d44d740b80_0 .net *"_s0", 0 0, L_0x55d44e8a4af0;  1 drivers
v0x55d44d7668e0_0 .net *"_s10", 0 0, L_0x55d44e8a4e10;  1 drivers
v0x55d44d7661a0_0 .net *"_s4", 0 0, L_0x55d44e8a4bd0;  1 drivers
v0x55d44d766260_0 .net *"_s6", 0 0, L_0x55d44e8a4c40;  1 drivers
v0x55d44d7404f0_0 .net *"_s8", 0 0, L_0x55d44e8a4d00;  1 drivers
v0x55d44d759e50_0 .net "a", 0 0, L_0x55d44e8a4f90;  1 drivers
v0x55d44d759f10_0 .net "b", 0 0, L_0x55d44e8a5150;  1 drivers
v0x55d44d759850_0 .net "ca", 0 0, L_0x55d44e8a4e80;  1 drivers
v0x55d44d759910_0 .net "cin", 0 0, L_0x55d44e8a5310;  1 drivers
v0x55d44d74d5b0_0 .net "sum", 0 0, L_0x55d44e8a4b60;  1 drivers
S_0x55d44d0556c0 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44d18f010;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44d662a40_0 .net "a", 15 0, L_0x55d44e8b0c60;  1 drivers
v0x55d44d65f9b0_0 .net "b", 15 0, L_0x55d44e8b0d50;  1 drivers
v0x55d44d65ca60_0 .net "ca", 15 0, L_0x55d44e8b0a00;  1 drivers
v0x55d44d65cb20_0 .net "cin", 15 0, L_0x55d44e8b0e40;  1 drivers
v0x55d44d64d190_0 .net "sum", 15 0, L_0x55d44e8b0960;  1 drivers
L_0x55d44e8a8770 .part L_0x55d44e8b0c60, 0, 4;
L_0x55d44e8a8810 .part L_0x55d44e8b0d50, 0, 4;
L_0x55d44e8a88b0 .part L_0x55d44e8b0e40, 0, 4;
L_0x55d44e8ab100 .part L_0x55d44e8b0c60, 4, 4;
L_0x55d44e8ab1f0 .part L_0x55d44e8b0d50, 4, 4;
L_0x55d44e8ab2e0 .part L_0x55d44e8b0e40, 4, 4;
L_0x55d44e8adbc0 .part L_0x55d44e8b0c60, 8, 4;
L_0x55d44e8adc60 .part L_0x55d44e8b0d50, 8, 4;
L_0x55d44e8add50 .part L_0x55d44e8b0e40, 8, 4;
L_0x55d44e8b0560 .part L_0x55d44e8b0c60, 12, 4;
L_0x55d44e8b0690 .part L_0x55d44e8b0d50, 12, 4;
L_0x55d44e8b07c0 .part L_0x55d44e8b0e40, 12, 4;
L_0x55d44e8b0960 .concat8 [ 4 4 4 4], L_0x55d44e8a8560, L_0x55d44e8aaef0, L_0x55d44e8ad9b0, L_0x55d44e8b0350;
L_0x55d44e8b0a00 .concat8 [ 4 4 4 4], L_0x55d44e8a8600, L_0x55d44e8aaf90, L_0x55d44e8ada50, L_0x55d44e8b03f0;
S_0x55d44d022d80 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44d0556c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d716590_0 .net "a", 3 0, L_0x55d44e8a8770;  1 drivers
v0x55d44d713640_0 .net "b", 3 0, L_0x55d44e8a8810;  1 drivers
v0x55d44d703c80_0 .net "ca", 3 0, L_0x55d44e8a8600;  1 drivers
v0x55d44d703d40_0 .net "cin", 3 0, L_0x55d44e8a88b0;  1 drivers
v0x55d44d709b50_0 .net "sum", 3 0, L_0x55d44e8a8560;  1 drivers
L_0x55d44e8a6520 .part L_0x55d44e8a8770, 0, 1;
L_0x55d44e8a6650 .part L_0x55d44e8a8810, 0, 1;
L_0x55d44e8a6780 .part L_0x55d44e8a88b0, 0, 1;
L_0x55d44e8a6d90 .part L_0x55d44e8a8770, 1, 1;
L_0x55d44e8a6ec0 .part L_0x55d44e8a8810, 1, 1;
L_0x55d44e8a6ff0 .part L_0x55d44e8a88b0, 1, 1;
L_0x55d44e8a7730 .part L_0x55d44e8a8770, 2, 1;
L_0x55d44e8a7860 .part L_0x55d44e8a8810, 2, 1;
L_0x55d44e8a79e0 .part L_0x55d44e8a88b0, 2, 1;
L_0x55d44e8a7fb0 .part L_0x55d44e8a8770, 3, 1;
L_0x55d44e8a8170 .part L_0x55d44e8a8810, 3, 1;
L_0x55d44e8a8330 .part L_0x55d44e8a88b0, 3, 1;
L_0x55d44e8a8560 .concat8 [ 1 1 1 1], L_0x55d44e8a54d0, L_0x55d44e8a6920, L_0x55d44e8a71d0, L_0x55d44e8a7b80;
L_0x55d44e8a8600 .concat8 [ 1 1 1 1], L_0x55d44e8a6410, L_0x55d44e8a6c80, L_0x55d44e8a7620, L_0x55d44e8a7ea0;
S_0x55d44d022480 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d022d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8a5ae0 .functor XOR 1, L_0x55d44e8a6520, L_0x55d44e8a6650, C4<0>, C4<0>;
L_0x55d44e8a54d0 .functor XOR 1, L_0x55d44e8a5ae0, L_0x55d44e8a6780, C4<0>, C4<0>;
L_0x55d44e8a6080 .functor AND 1, L_0x55d44e8a6520, L_0x55d44e8a6650, C4<1>, C4<1>;
L_0x55d44e8a6190 .functor AND 1, L_0x55d44e8a6520, L_0x55d44e8a6780, C4<1>, C4<1>;
L_0x55d44e8a6250 .functor OR 1, L_0x55d44e8a6080, L_0x55d44e8a6190, C4<0>, C4<0>;
L_0x55d44e8a6360 .functor AND 1, L_0x55d44e8a6780, L_0x55d44e8a6650, C4<1>, C4<1>;
L_0x55d44e8a6410 .functor OR 1, L_0x55d44e8a6250, L_0x55d44e8a6360, C4<0>, C4<0>;
v0x55d44d756120_0 .net *"_s0", 0 0, L_0x55d44e8a5ae0;  1 drivers
v0x55d44d7531d0_0 .net *"_s10", 0 0, L_0x55d44e8a6360;  1 drivers
v0x55d44d743900_0 .net *"_s4", 0 0, L_0x55d44e8a6080;  1 drivers
v0x55d44d7439c0_0 .net *"_s6", 0 0, L_0x55d44e8a6190;  1 drivers
v0x55d44d74c860_0 .net *"_s8", 0 0, L_0x55d44e8a6250;  1 drivers
v0x55d44d7497d0_0 .net "a", 0 0, L_0x55d44e8a6520;  1 drivers
v0x55d44d749890_0 .net "b", 0 0, L_0x55d44e8a6650;  1 drivers
v0x55d44d746880_0 .net "ca", 0 0, L_0x55d44e8a6410;  1 drivers
v0x55d44d746940_0 .net "cin", 0 0, L_0x55d44e8a6780;  1 drivers
v0x55d44d736f70_0 .net "sum", 0 0, L_0x55d44e8a54d0;  1 drivers
S_0x55d44cfe2350 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d022d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8a68b0 .functor XOR 1, L_0x55d44e8a6d90, L_0x55d44e8a6ec0, C4<0>, C4<0>;
L_0x55d44e8a6920 .functor XOR 1, L_0x55d44e8a68b0, L_0x55d44e8a6ff0, C4<0>, C4<0>;
L_0x55d44e8a6990 .functor AND 1, L_0x55d44e8a6d90, L_0x55d44e8a6ec0, C4<1>, C4<1>;
L_0x55d44e8a6a00 .functor AND 1, L_0x55d44e8a6d90, L_0x55d44e8a6ff0, C4<1>, C4<1>;
L_0x55d44e8a6ac0 .functor OR 1, L_0x55d44e8a6990, L_0x55d44e8a6a00, C4<0>, C4<0>;
L_0x55d44e8a6bd0 .functor AND 1, L_0x55d44e8a6ff0, L_0x55d44e8a6ec0, C4<1>, C4<1>;
L_0x55d44e8a6c80 .functor OR 1, L_0x55d44e8a6ac0, L_0x55d44e8a6bd0, C4<0>, C4<0>;
v0x55d44d73cd90_0 .net *"_s0", 0 0, L_0x55d44e8a68b0;  1 drivers
v0x55d44d739e40_0 .net *"_s10", 0 0, L_0x55d44e8a6bd0;  1 drivers
v0x55d44d70d940_0 .net *"_s4", 0 0, L_0x55d44e8a6990;  1 drivers
v0x55d44d70da00_0 .net *"_s6", 0 0, L_0x55d44e8a6a00;  1 drivers
v0x55d44d7336a0_0 .net *"_s8", 0 0, L_0x55d44e8a6ac0;  1 drivers
v0x55d44d732f60_0 .net "a", 0 0, L_0x55d44e8a6d90;  1 drivers
v0x55d44d733020_0 .net "b", 0 0, L_0x55d44e8a6ec0;  1 drivers
v0x55d44d70d2b0_0 .net "ca", 0 0, L_0x55d44e8a6c80;  1 drivers
v0x55d44d70d370_0 .net "cin", 0 0, L_0x55d44e8a6ff0;  1 drivers
v0x55d44d726cc0_0 .net "sum", 0 0, L_0x55d44e8a6920;  1 drivers
S_0x55d44cfeed40 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d022d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8a7160 .functor XOR 1, L_0x55d44e8a7730, L_0x55d44e8a7860, C4<0>, C4<0>;
L_0x55d44e8a71d0 .functor XOR 1, L_0x55d44e8a7160, L_0x55d44e8a79e0, C4<0>, C4<0>;
L_0x55d44e8a7290 .functor AND 1, L_0x55d44e8a7730, L_0x55d44e8a7860, C4<1>, C4<1>;
L_0x55d44e8a73a0 .functor AND 1, L_0x55d44e8a7730, L_0x55d44e8a79e0, C4<1>, C4<1>;
L_0x55d44e8a7460 .functor OR 1, L_0x55d44e8a7290, L_0x55d44e8a73a0, C4<0>, C4<0>;
L_0x55d44e8a7570 .functor AND 1, L_0x55d44e8a79e0, L_0x55d44e8a7860, C4<1>, C4<1>;
L_0x55d44e8a7620 .functor OR 1, L_0x55d44e8a7460, L_0x55d44e8a7570, C4<0>, C4<0>;
v0x55d44d726610_0 .net *"_s0", 0 0, L_0x55d44e8a7160;  1 drivers
v0x55d44d71a2c0_0 .net *"_s10", 0 0, L_0x55d44e8a7570;  1 drivers
v0x55d44d719cc0_0 .net *"_s4", 0 0, L_0x55d44e8a7290;  1 drivers
v0x55d44d719d80_0 .net *"_s6", 0 0, L_0x55d44e8a73a0;  1 drivers
v0x55d44d70d060_0 .net *"_s8", 0 0, L_0x55d44e8a7460;  1 drivers
v0x55d44d729960_0 .net "a", 0 0, L_0x55d44e8a7730;  1 drivers
v0x55d44d729a20_0 .net "b", 0 0, L_0x55d44e8a7860;  1 drivers
v0x55d44d7328c0_0 .net "ca", 0 0, L_0x55d44e8a7620;  1 drivers
v0x55d44d732980_0 .net "cin", 0 0, L_0x55d44e8a79e0;  1 drivers
v0x55d44d72f8e0_0 .net "sum", 0 0, L_0x55d44e8a71d0;  1 drivers
S_0x55d44cfee440 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d022d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8a7b10 .functor XOR 1, L_0x55d44e8a7fb0, L_0x55d44e8a8170, C4<0>, C4<0>;
L_0x55d44e8a7b80 .functor XOR 1, L_0x55d44e8a7b10, L_0x55d44e8a8330, C4<0>, C4<0>;
L_0x55d44e8a7bf0 .functor AND 1, L_0x55d44e8a7fb0, L_0x55d44e8a8170, C4<1>, C4<1>;
L_0x55d44e8a7c60 .functor AND 1, L_0x55d44e8a7fb0, L_0x55d44e8a8330, C4<1>, C4<1>;
L_0x55d44e8a7d20 .functor OR 1, L_0x55d44e8a7bf0, L_0x55d44e8a7c60, C4<0>, C4<0>;
L_0x55d44e8a7e30 .functor AND 1, L_0x55d44e8a8330, L_0x55d44e8a8170, C4<1>, C4<1>;
L_0x55d44e8a7ea0 .functor OR 1, L_0x55d44e8a7d20, L_0x55d44e8a7e30, C4<0>, C4<0>;
v0x55d44d72c8e0_0 .net *"_s0", 0 0, L_0x55d44e8a7b10;  1 drivers
v0x55d44d71d010_0 .net *"_s10", 0 0, L_0x55d44e8a7e30;  1 drivers
v0x55d44d725f70_0 .net *"_s4", 0 0, L_0x55d44e8a7bf0;  1 drivers
v0x55d44d726030_0 .net *"_s6", 0 0, L_0x55d44e8a7c60;  1 drivers
v0x55d44d722ee0_0 .net *"_s8", 0 0, L_0x55d44e8a7d20;  1 drivers
v0x55d44d71ff90_0 .net "a", 0 0, L_0x55d44e8a7fb0;  1 drivers
v0x55d44d720050_0 .net "b", 0 0, L_0x55d44e8a8170;  1 drivers
v0x55d44d7106c0_0 .net "ca", 0 0, L_0x55d44e8a7ea0;  1 drivers
v0x55d44d710780_0 .net "cin", 0 0, L_0x55d44e8a8330;  1 drivers
v0x55d44d7196d0_0 .net "sum", 0 0, L_0x55d44e8a7b80;  1 drivers
S_0x55d44cfbbb00 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44d0556c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d6e3c60_0 .net "a", 3 0, L_0x55d44e8ab100;  1 drivers
v0x55d44d6e0bd0_0 .net "b", 3 0, L_0x55d44e8ab1f0;  1 drivers
v0x55d44d6ddc80_0 .net "ca", 3 0, L_0x55d44e8aaf90;  1 drivers
v0x55d44d6ddd40_0 .net "cin", 3 0, L_0x55d44e8ab2e0;  1 drivers
v0x55d44d6ce2c0_0 .net "sum", 3 0, L_0x55d44e8aaef0;  1 drivers
L_0x55d44e8a8eb0 .part L_0x55d44e8ab100, 0, 1;
L_0x55d44e8a8fe0 .part L_0x55d44e8ab1f0, 0, 1;
L_0x55d44e8a9110 .part L_0x55d44e8ab2e0, 0, 1;
L_0x55d44e8a9720 .part L_0x55d44e8ab100, 1, 1;
L_0x55d44e8a9850 .part L_0x55d44e8ab1f0, 1, 1;
L_0x55d44e8a9980 .part L_0x55d44e8ab2e0, 1, 1;
L_0x55d44e8aa0c0 .part L_0x55d44e8ab100, 2, 1;
L_0x55d44e8aa1f0 .part L_0x55d44e8ab1f0, 2, 1;
L_0x55d44e8aa370 .part L_0x55d44e8ab2e0, 2, 1;
L_0x55d44e8aa940 .part L_0x55d44e8ab100, 3, 1;
L_0x55d44e8aab00 .part L_0x55d44e8ab1f0, 3, 1;
L_0x55d44e8aacc0 .part L_0x55d44e8ab2e0, 3, 1;
L_0x55d44e8aaef0 .concat8 [ 1 1 1 1], L_0x55d44e8a8950, L_0x55d44e8a92b0, L_0x55d44e8a9b60, L_0x55d44e8aa510;
L_0x55d44e8aaf90 .concat8 [ 1 1 1 1], L_0x55d44e8a8da0, L_0x55d44e8a9610, L_0x55d44e8a9fb0, L_0x55d44e8aa830;
S_0x55d44cfbb200 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44cfbbb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8a84f0 .functor XOR 1, L_0x55d44e8a8eb0, L_0x55d44e8a8fe0, C4<0>, C4<0>;
L_0x55d44e8a8950 .functor XOR 1, L_0x55d44e8a84f0, L_0x55d44e8a9110, C4<0>, C4<0>;
L_0x55d44e8a8a10 .functor AND 1, L_0x55d44e8a8eb0, L_0x55d44e8a8fe0, C4<1>, C4<1>;
L_0x55d44e8a8b20 .functor AND 1, L_0x55d44e8a8eb0, L_0x55d44e8a9110, C4<1>, C4<1>;
L_0x55d44e8a8be0 .functor OR 1, L_0x55d44e8a8a10, L_0x55d44e8a8b20, C4<0>, C4<0>;
L_0x55d44e8a8cf0 .functor AND 1, L_0x55d44e8a9110, L_0x55d44e8a8fe0, C4<1>, C4<1>;
L_0x55d44e8a8da0 .functor OR 1, L_0x55d44e8a8be0, L_0x55d44e8a8cf0, C4<0>, C4<0>;
v0x55d44d706c00_0 .net *"_s0", 0 0, L_0x55d44e8a84f0;  1 drivers
v0x55d44d697940_0 .net *"_s10", 0 0, L_0x55d44e8a8cf0;  1 drivers
v0x55d44d6ff500_0 .net *"_s4", 0 0, L_0x55d44e8a8a10;  1 drivers
v0x55d44d6ff5c0_0 .net *"_s6", 0 0, L_0x55d44e8a8b20;  1 drivers
v0x55d44d6ff1f0_0 .net *"_s8", 0 0, L_0x55d44e8a8be0;  1 drivers
v0x55d44d6981f0_0 .net "a", 0 0, L_0x55d44e8a8eb0;  1 drivers
v0x55d44d6982b0_0 .net "b", 0 0, L_0x55d44e8a8fe0;  1 drivers
v0x55d44d697b90_0 .net "ca", 0 0, L_0x55d44e8a8da0;  1 drivers
v0x55d44d697c50_0 .net "cin", 0 0, L_0x55d44e8a9110;  1 drivers
v0x55d44d6cb640_0 .net "sum", 0 0, L_0x55d44e8a8950;  1 drivers
S_0x55d44cfad6b0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44cfbbb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8a9240 .functor XOR 1, L_0x55d44e8a9720, L_0x55d44e8a9850, C4<0>, C4<0>;
L_0x55d44e8a92b0 .functor XOR 1, L_0x55d44e8a9240, L_0x55d44e8a9980, C4<0>, C4<0>;
L_0x55d44e8a9320 .functor AND 1, L_0x55d44e8a9720, L_0x55d44e8a9850, C4<1>, C4<1>;
L_0x55d44e8a9390 .functor AND 1, L_0x55d44e8a9720, L_0x55d44e8a9980, C4<1>, C4<1>;
L_0x55d44e8a9450 .functor OR 1, L_0x55d44e8a9320, L_0x55d44e8a9390, C4<0>, C4<0>;
L_0x55d44e8a9560 .functor AND 1, L_0x55d44e8a9980, L_0x55d44e8a9850, C4<1>, C4<1>;
L_0x55d44e8a9610 .functor OR 1, L_0x55d44e8a9450, L_0x55d44e8a9560, C4<0>, C4<0>;
v0x55d44d6caf00_0 .net *"_s0", 0 0, L_0x55d44e8a9240;  1 drivers
v0x55d44d6fe810_0 .net *"_s10", 0 0, L_0x55d44e8a9560;  1 drivers
v0x55d44d6fe110_0 .net *"_s4", 0 0, L_0x55d44e8a9320;  1 drivers
v0x55d44d6fe1d0_0 .net *"_s6", 0 0, L_0x55d44e8a9390;  1 drivers
v0x55d44d6d7f80_0 .net *"_s8", 0 0, L_0x55d44e8a9450;  1 drivers
v0x55d44d6fdce0_0 .net "a", 0 0, L_0x55d44e8a9720;  1 drivers
v0x55d44d6fdda0_0 .net "b", 0 0, L_0x55d44e8a9850;  1 drivers
v0x55d44d6fd5a0_0 .net "ca", 0 0, L_0x55d44e8a9610;  1 drivers
v0x55d44d6fd660_0 .net "cin", 0 0, L_0x55d44e8a9980;  1 drivers
v0x55d44d6d79a0_0 .net "sum", 0 0, L_0x55d44e8a92b0;  1 drivers
S_0x55d44cf464a0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44cfbbb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8a9af0 .functor XOR 1, L_0x55d44e8aa0c0, L_0x55d44e8aa1f0, C4<0>, C4<0>;
L_0x55d44e8a9b60 .functor XOR 1, L_0x55d44e8a9af0, L_0x55d44e8aa370, C4<0>, C4<0>;
L_0x55d44e8a9c20 .functor AND 1, L_0x55d44e8aa0c0, L_0x55d44e8aa1f0, C4<1>, C4<1>;
L_0x55d44e8a9d30 .functor AND 1, L_0x55d44e8aa0c0, L_0x55d44e8aa370, C4<1>, C4<1>;
L_0x55d44e8a9df0 .functor OR 1, L_0x55d44e8a9c20, L_0x55d44e8a9d30, C4<0>, C4<0>;
L_0x55d44e8a9f00 .functor AND 1, L_0x55d44e8aa370, L_0x55d44e8aa1f0, C4<1>, C4<1>;
L_0x55d44e8a9fb0 .functor OR 1, L_0x55d44e8a9df0, L_0x55d44e8a9f00, C4<0>, C4<0>;
v0x55d44d6f1250_0 .net *"_s0", 0 0, L_0x55d44e8a9af0;  1 drivers
v0x55d44d6f0c50_0 .net *"_s10", 0 0, L_0x55d44e8a9f00;  1 drivers
v0x55d44d6e4900_0 .net *"_s4", 0 0, L_0x55d44e8a9c20;  1 drivers
v0x55d44d6e49c0_0 .net *"_s6", 0 0, L_0x55d44e8a9d30;  1 drivers
v0x55d44d6e4300_0 .net *"_s8", 0 0, L_0x55d44e8a9df0;  1 drivers
v0x55d44d6d76a0_0 .net "a", 0 0, L_0x55d44e8aa0c0;  1 drivers
v0x55d44d6d7760_0 .net "b", 0 0, L_0x55d44e8aa1f0;  1 drivers
v0x55d44d6f3fa0_0 .net "ca", 0 0, L_0x55d44e8a9fb0;  1 drivers
v0x55d44d6f4060_0 .net "cin", 0 0, L_0x55d44e8aa370;  1 drivers
v0x55d44d6fcfb0_0 .net "sum", 0 0, L_0x55d44e8a9b60;  1 drivers
S_0x55d44cf79810 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44cfbbb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8aa4a0 .functor XOR 1, L_0x55d44e8aa940, L_0x55d44e8aab00, C4<0>, C4<0>;
L_0x55d44e8aa510 .functor XOR 1, L_0x55d44e8aa4a0, L_0x55d44e8aacc0, C4<0>, C4<0>;
L_0x55d44e8aa580 .functor AND 1, L_0x55d44e8aa940, L_0x55d44e8aab00, C4<1>, C4<1>;
L_0x55d44e8aa5f0 .functor AND 1, L_0x55d44e8aa940, L_0x55d44e8aacc0, C4<1>, C4<1>;
L_0x55d44e8aa6b0 .functor OR 1, L_0x55d44e8aa580, L_0x55d44e8aa5f0, C4<0>, C4<0>;
L_0x55d44e8aa7c0 .functor AND 1, L_0x55d44e8aacc0, L_0x55d44e8aab00, C4<1>, C4<1>;
L_0x55d44e8aa830 .functor OR 1, L_0x55d44e8aa6b0, L_0x55d44e8aa7c0, C4<0>, C4<0>;
v0x55d44d6f9e70_0 .net *"_s0", 0 0, L_0x55d44e8aa4a0;  1 drivers
v0x55d44d6f6f20_0 .net *"_s10", 0 0, L_0x55d44e8aa7c0;  1 drivers
v0x55d44d6e7650_0 .net *"_s4", 0 0, L_0x55d44e8aa580;  1 drivers
v0x55d44d6e7710_0 .net *"_s6", 0 0, L_0x55d44e8aa5f0;  1 drivers
v0x55d44d6f05b0_0 .net *"_s8", 0 0, L_0x55d44e8aa6b0;  1 drivers
v0x55d44d6ed520_0 .net "a", 0 0, L_0x55d44e8aa940;  1 drivers
v0x55d44d6ed5e0_0 .net "b", 0 0, L_0x55d44e8aab00;  1 drivers
v0x55d44d6ea5d0_0 .net "ca", 0 0, L_0x55d44e8aa830;  1 drivers
v0x55d44d6ea690_0 .net "cin", 0 0, L_0x55d44e8aacc0;  1 drivers
v0x55d44d6dadb0_0 .net "sum", 0 0, L_0x55d44e8aa510;  1 drivers
S_0x55d44cf86200 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44d0556c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d697590_0 .net "a", 3 0, L_0x55d44e8adbc0;  1 drivers
v0x55d44d696e90_0 .net "b", 3 0, L_0x55d44e8adc60;  1 drivers
v0x55d44d670d00_0 .net "ca", 3 0, L_0x55d44e8ada50;  1 drivers
v0x55d44d670dc0_0 .net "cin", 3 0, L_0x55d44e8add50;  1 drivers
v0x55d44d696a60_0 .net "sum", 3 0, L_0x55d44e8ad9b0;  1 drivers
L_0x55d44e8ab970 .part L_0x55d44e8adbc0, 0, 1;
L_0x55d44e8abaa0 .part L_0x55d44e8adc60, 0, 1;
L_0x55d44e8abbd0 .part L_0x55d44e8add50, 0, 1;
L_0x55d44e8ac1e0 .part L_0x55d44e8adbc0, 1, 1;
L_0x55d44e8ac310 .part L_0x55d44e8adc60, 1, 1;
L_0x55d44e8ac440 .part L_0x55d44e8add50, 1, 1;
L_0x55d44e8acb80 .part L_0x55d44e8adbc0, 2, 1;
L_0x55d44e8accb0 .part L_0x55d44e8adc60, 2, 1;
L_0x55d44e8ace30 .part L_0x55d44e8add50, 2, 1;
L_0x55d44e8ad400 .part L_0x55d44e8adbc0, 3, 1;
L_0x55d44e8ad5c0 .part L_0x55d44e8adc60, 3, 1;
L_0x55d44e8ad780 .part L_0x55d44e8add50, 3, 1;
L_0x55d44e8ad9b0 .concat8 [ 1 1 1 1], L_0x55d44e8ab410, L_0x55d44e8abd70, L_0x55d44e8ac620, L_0x55d44e8acfd0;
L_0x55d44e8ada50 .concat8 [ 1 1 1 1], L_0x55d44e8ab860, L_0x55d44e8ac0d0, L_0x55d44e8aca70, L_0x55d44e8ad2f0;
S_0x55d44cf85900 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44cf86200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8aae80 .functor XOR 1, L_0x55d44e8ab970, L_0x55d44e8abaa0, C4<0>, C4<0>;
L_0x55d44e8ab410 .functor XOR 1, L_0x55d44e8aae80, L_0x55d44e8abbd0, C4<0>, C4<0>;
L_0x55d44e8ab4d0 .functor AND 1, L_0x55d44e8ab970, L_0x55d44e8abaa0, C4<1>, C4<1>;
L_0x55d44e8ab5e0 .functor AND 1, L_0x55d44e8ab970, L_0x55d44e8abbd0, C4<1>, C4<1>;
L_0x55d44e8ab6a0 .functor OR 1, L_0x55d44e8ab4d0, L_0x55d44e8ab5e0, C4<0>, C4<0>;
L_0x55d44e8ab7b0 .functor AND 1, L_0x55d44e8abbd0, L_0x55d44e8abaa0, C4<1>, C4<1>;
L_0x55d44e8ab860 .functor OR 1, L_0x55d44e8ab6a0, L_0x55d44e8ab7b0, C4<0>, C4<0>;
v0x55d44d6d4190_0 .net *"_s0", 0 0, L_0x55d44e8aae80;  1 drivers
v0x55d44d6d1240_0 .net *"_s10", 0 0, L_0x55d44e8ab7b0;  1 drivers
v0x55d44d6a4d40_0 .net *"_s4", 0 0, L_0x55d44e8ab4d0;  1 drivers
v0x55d44d6a4e00_0 .net *"_s6", 0 0, L_0x55d44e8ab5e0;  1 drivers
v0x55d44d6caaa0_0 .net *"_s8", 0 0, L_0x55d44e8ab6a0;  1 drivers
v0x55d44d6ca360_0 .net "a", 0 0, L_0x55d44e8ab970;  1 drivers
v0x55d44d6ca420_0 .net "b", 0 0, L_0x55d44e8abaa0;  1 drivers
v0x55d44d6a46b0_0 .net "ca", 0 0, L_0x55d44e8ab860;  1 drivers
v0x55d44d6a4770_0 .net "cin", 0 0, L_0x55d44e8abbd0;  1 drivers
v0x55d44d6be0c0_0 .net "sum", 0 0, L_0x55d44e8ab410;  1 drivers
S_0x55d44cf52fc0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44cf86200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8abd00 .functor XOR 1, L_0x55d44e8ac1e0, L_0x55d44e8ac310, C4<0>, C4<0>;
L_0x55d44e8abd70 .functor XOR 1, L_0x55d44e8abd00, L_0x55d44e8ac440, C4<0>, C4<0>;
L_0x55d44e8abde0 .functor AND 1, L_0x55d44e8ac1e0, L_0x55d44e8ac310, C4<1>, C4<1>;
L_0x55d44e8abe50 .functor AND 1, L_0x55d44e8ac1e0, L_0x55d44e8ac440, C4<1>, C4<1>;
L_0x55d44e8abf10 .functor OR 1, L_0x55d44e8abde0, L_0x55d44e8abe50, C4<0>, C4<0>;
L_0x55d44e8ac020 .functor AND 1, L_0x55d44e8ac440, L_0x55d44e8ac310, C4<1>, C4<1>;
L_0x55d44e8ac0d0 .functor OR 1, L_0x55d44e8abf10, L_0x55d44e8ac020, C4<0>, C4<0>;
v0x55d44d6bda10_0 .net *"_s0", 0 0, L_0x55d44e8abd00;  1 drivers
v0x55d44d6b16c0_0 .net *"_s10", 0 0, L_0x55d44e8ac020;  1 drivers
v0x55d44d6b10c0_0 .net *"_s4", 0 0, L_0x55d44e8abde0;  1 drivers
v0x55d44d6b1180_0 .net *"_s6", 0 0, L_0x55d44e8abe50;  1 drivers
v0x55d44d6a4460_0 .net *"_s8", 0 0, L_0x55d44e8abf10;  1 drivers
v0x55d44d6c0d60_0 .net "a", 0 0, L_0x55d44e8ac1e0;  1 drivers
v0x55d44d6c0e20_0 .net "b", 0 0, L_0x55d44e8ac310;  1 drivers
v0x55d44d6c9cc0_0 .net "ca", 0 0, L_0x55d44e8ac0d0;  1 drivers
v0x55d44d6c9d80_0 .net "cin", 0 0, L_0x55d44e8ac440;  1 drivers
v0x55d44d6c6ce0_0 .net "sum", 0 0, L_0x55d44e8abd70;  1 drivers
S_0x55d44cf526c0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44cf86200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8ac5b0 .functor XOR 1, L_0x55d44e8acb80, L_0x55d44e8accb0, C4<0>, C4<0>;
L_0x55d44e8ac620 .functor XOR 1, L_0x55d44e8ac5b0, L_0x55d44e8ace30, C4<0>, C4<0>;
L_0x55d44e8ac6e0 .functor AND 1, L_0x55d44e8acb80, L_0x55d44e8accb0, C4<1>, C4<1>;
L_0x55d44e8ac7f0 .functor AND 1, L_0x55d44e8acb80, L_0x55d44e8ace30, C4<1>, C4<1>;
L_0x55d44e8ac8b0 .functor OR 1, L_0x55d44e8ac6e0, L_0x55d44e8ac7f0, C4<0>, C4<0>;
L_0x55d44e8ac9c0 .functor AND 1, L_0x55d44e8ace30, L_0x55d44e8accb0, C4<1>, C4<1>;
L_0x55d44e8aca70 .functor OR 1, L_0x55d44e8ac8b0, L_0x55d44e8ac9c0, C4<0>, C4<0>;
v0x55d44d6c3ce0_0 .net *"_s0", 0 0, L_0x55d44e8ac5b0;  1 drivers
v0x55d44d6b4410_0 .net *"_s10", 0 0, L_0x55d44e8ac9c0;  1 drivers
v0x55d44d6bd370_0 .net *"_s4", 0 0, L_0x55d44e8ac6e0;  1 drivers
v0x55d44d6bd430_0 .net *"_s6", 0 0, L_0x55d44e8ac7f0;  1 drivers
v0x55d44d6ba2e0_0 .net *"_s8", 0 0, L_0x55d44e8ac8b0;  1 drivers
v0x55d44d6b7390_0 .net "a", 0 0, L_0x55d44e8acb80;  1 drivers
v0x55d44d6b7450_0 .net "b", 0 0, L_0x55d44e8accb0;  1 drivers
v0x55d44d6a7ac0_0 .net "ca", 0 0, L_0x55d44e8aca70;  1 drivers
v0x55d44d6a7b80_0 .net "cin", 0 0, L_0x55d44e8ace30;  1 drivers
v0x55d44d6b0ad0_0 .net "sum", 0 0, L_0x55d44e8ac620;  1 drivers
S_0x55d44cf12590 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44cf86200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8acf60 .functor XOR 1, L_0x55d44e8ad400, L_0x55d44e8ad5c0, C4<0>, C4<0>;
L_0x55d44e8acfd0 .functor XOR 1, L_0x55d44e8acf60, L_0x55d44e8ad780, C4<0>, C4<0>;
L_0x55d44e8ad040 .functor AND 1, L_0x55d44e8ad400, L_0x55d44e8ad5c0, C4<1>, C4<1>;
L_0x55d44e8ad0b0 .functor AND 1, L_0x55d44e8ad400, L_0x55d44e8ad780, C4<1>, C4<1>;
L_0x55d44e8ad170 .functor OR 1, L_0x55d44e8ad040, L_0x55d44e8ad0b0, C4<0>, C4<0>;
L_0x55d44e8ad280 .functor AND 1, L_0x55d44e8ad780, L_0x55d44e8ad5c0, C4<1>, C4<1>;
L_0x55d44e8ad2f0 .functor OR 1, L_0x55d44e8ad170, L_0x55d44e8ad280, C4<0>, C4<0>;
v0x55d44d6ad990_0 .net *"_s0", 0 0, L_0x55d44e8acf60;  1 drivers
v0x55d44d6aaa40_0 .net *"_s10", 0 0, L_0x55d44e8ad280;  1 drivers
v0x55d44d69b080_0 .net *"_s4", 0 0, L_0x55d44e8ad040;  1 drivers
v0x55d44d69b140_0 .net *"_s6", 0 0, L_0x55d44e8ad0b0;  1 drivers
v0x55d44d6a0f50_0 .net *"_s8", 0 0, L_0x55d44e8ad170;  1 drivers
v0x55d44d69e000_0 .net "a", 0 0, L_0x55d44e8ad400;  1 drivers
v0x55d44d69e0c0_0 .net "b", 0 0, L_0x55d44e8ad5c0;  1 drivers
v0x55d44d664310_0 .net "ca", 0 0, L_0x55d44e8ad2f0;  1 drivers
v0x55d44d6643d0_0 .net "cin", 0 0, L_0x55d44e8ad780;  1 drivers
v0x55d44d663d30_0 .net "sum", 0 0, L_0x55d44e8acfd0;  1 drivers
S_0x55d44cf1ef80 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44d0556c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d64a440_0 .net "a", 3 0, L_0x55d44e8b0560;  1 drivers
v0x55d44d649e40_0 .net "b", 3 0, L_0x55d44e8b0690;  1 drivers
v0x55d44d63d1e0_0 .net "ca", 3 0, L_0x55d44e8b03f0;  1 drivers
v0x55d44d63d2a0_0 .net "cin", 3 0, L_0x55d44e8b07c0;  1 drivers
v0x55d44d659ae0_0 .net "sum", 3 0, L_0x55d44e8b0350;  1 drivers
L_0x55d44e8ae310 .part L_0x55d44e8b0560, 0, 1;
L_0x55d44e8ae440 .part L_0x55d44e8b0690, 0, 1;
L_0x55d44e8ae570 .part L_0x55d44e8b07c0, 0, 1;
L_0x55d44e8aeb80 .part L_0x55d44e8b0560, 1, 1;
L_0x55d44e8aecb0 .part L_0x55d44e8b0690, 1, 1;
L_0x55d44e8aede0 .part L_0x55d44e8b07c0, 1, 1;
L_0x55d44e8af520 .part L_0x55d44e8b0560, 2, 1;
L_0x55d44e8af650 .part L_0x55d44e8b0690, 2, 1;
L_0x55d44e8af7d0 .part L_0x55d44e8b07c0, 2, 1;
L_0x55d44e8afda0 .part L_0x55d44e8b0560, 3, 1;
L_0x55d44e8aff60 .part L_0x55d44e8b0690, 3, 1;
L_0x55d44e8b0120 .part L_0x55d44e8b07c0, 3, 1;
L_0x55d44e8b0350 .concat8 [ 1 1 1 1], L_0x55d44e8addf0, L_0x55d44e8ae710, L_0x55d44e8aefc0, L_0x55d44e8af970;
L_0x55d44e8b03f0 .concat8 [ 1 1 1 1], L_0x55d44e8ae200, L_0x55d44e8aea70, L_0x55d44e8af410, L_0x55d44e8afc90;
S_0x55d44cf1e680 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44cf1ef80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8ad940 .functor XOR 1, L_0x55d44e8ae310, L_0x55d44e8ae440, C4<0>, C4<0>;
L_0x55d44e8addf0 .functor XOR 1, L_0x55d44e8ad940, L_0x55d44e8ae570, C4<0>, C4<0>;
L_0x55d44e8adeb0 .functor AND 1, L_0x55d44e8ae310, L_0x55d44e8ae440, C4<1>, C4<1>;
L_0x55d44e8adfc0 .functor AND 1, L_0x55d44e8ae310, L_0x55d44e8ae570, C4<1>, C4<1>;
L_0x55d44e8ae080 .functor OR 1, L_0x55d44e8adeb0, L_0x55d44e8adfc0, C4<0>, C4<0>;
L_0x55d44e8ae190 .functor AND 1, L_0x55d44e8ae570, L_0x55d44e8ae440, C4<1>, C4<1>;
L_0x55d44e8ae200 .functor OR 1, L_0x55d44e8ae080, L_0x55d44e8ae190, C4<0>, C4<0>;
v0x55d44d696320_0 .net *"_s0", 0 0, L_0x55d44e8ad940;  1 drivers
v0x55d44d670670_0 .net *"_s10", 0 0, L_0x55d44e8ae190;  1 drivers
v0x55d44d689fd0_0 .net *"_s4", 0 0, L_0x55d44e8adeb0;  1 drivers
v0x55d44d68a090_0 .net *"_s6", 0 0, L_0x55d44e8adfc0;  1 drivers
v0x55d44d6899d0_0 .net *"_s8", 0 0, L_0x55d44e8ae080;  1 drivers
v0x55d44d67d680_0 .net "a", 0 0, L_0x55d44e8ae310;  1 drivers
v0x55d44d67d740_0 .net "b", 0 0, L_0x55d44e8ae440;  1 drivers
v0x55d44d67d080_0 .net "ca", 0 0, L_0x55d44e8ae200;  1 drivers
v0x55d44d67d140_0 .net "cin", 0 0, L_0x55d44e8ae570;  1 drivers
v0x55d44d6704d0_0 .net "sum", 0 0, L_0x55d44e8addf0;  1 drivers
S_0x55d44ceebd40 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44cf1ef80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8ae6a0 .functor XOR 1, L_0x55d44e8aeb80, L_0x55d44e8aecb0, C4<0>, C4<0>;
L_0x55d44e8ae710 .functor XOR 1, L_0x55d44e8ae6a0, L_0x55d44e8aede0, C4<0>, C4<0>;
L_0x55d44e8ae780 .functor AND 1, L_0x55d44e8aeb80, L_0x55d44e8aecb0, C4<1>, C4<1>;
L_0x55d44e8ae7f0 .functor AND 1, L_0x55d44e8aeb80, L_0x55d44e8aede0, C4<1>, C4<1>;
L_0x55d44e8ae8b0 .functor OR 1, L_0x55d44e8ae780, L_0x55d44e8ae7f0, C4<0>, C4<0>;
L_0x55d44e8ae9c0 .functor AND 1, L_0x55d44e8aede0, L_0x55d44e8aecb0, C4<1>, C4<1>;
L_0x55d44e8aea70 .functor OR 1, L_0x55d44e8ae8b0, L_0x55d44e8ae9c0, C4<0>, C4<0>;
v0x55d44d68cd20_0 .net *"_s0", 0 0, L_0x55d44e8ae6a0;  1 drivers
v0x55d44d695c80_0 .net *"_s10", 0 0, L_0x55d44e8ae9c0;  1 drivers
v0x55d44d692bf0_0 .net *"_s4", 0 0, L_0x55d44e8ae780;  1 drivers
v0x55d44d692cb0_0 .net *"_s6", 0 0, L_0x55d44e8ae7f0;  1 drivers
v0x55d44d68fca0_0 .net *"_s8", 0 0, L_0x55d44e8ae8b0;  1 drivers
v0x55d44d6803d0_0 .net "a", 0 0, L_0x55d44e8aeb80;  1 drivers
v0x55d44d680490_0 .net "b", 0 0, L_0x55d44e8aecb0;  1 drivers
v0x55d44d689330_0 .net "ca", 0 0, L_0x55d44e8aea70;  1 drivers
v0x55d44d6893f0_0 .net "cin", 0 0, L_0x55d44e8aede0;  1 drivers
v0x55d44d686350_0 .net "sum", 0 0, L_0x55d44e8ae710;  1 drivers
S_0x55d44ceeb440 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44cf1ef80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8aef50 .functor XOR 1, L_0x55d44e8af520, L_0x55d44e8af650, C4<0>, C4<0>;
L_0x55d44e8aefc0 .functor XOR 1, L_0x55d44e8aef50, L_0x55d44e8af7d0, C4<0>, C4<0>;
L_0x55d44e8af080 .functor AND 1, L_0x55d44e8af520, L_0x55d44e8af650, C4<1>, C4<1>;
L_0x55d44e8af190 .functor AND 1, L_0x55d44e8af520, L_0x55d44e8af7d0, C4<1>, C4<1>;
L_0x55d44e8af250 .functor OR 1, L_0x55d44e8af080, L_0x55d44e8af190, C4<0>, C4<0>;
L_0x55d44e8af360 .functor AND 1, L_0x55d44e8af7d0, L_0x55d44e8af650, C4<1>, C4<1>;
L_0x55d44e8af410 .functor OR 1, L_0x55d44e8af250, L_0x55d44e8af360, C4<0>, C4<0>;
v0x55d44d683350_0 .net *"_s0", 0 0, L_0x55d44e8aef50;  1 drivers
v0x55d44d673a80_0 .net *"_s10", 0 0, L_0x55d44e8af360;  1 drivers
v0x55d44d67c9e0_0 .net *"_s4", 0 0, L_0x55d44e8af080;  1 drivers
v0x55d44d67caa0_0 .net *"_s6", 0 0, L_0x55d44e8af190;  1 drivers
v0x55d44d679950_0 .net *"_s8", 0 0, L_0x55d44e8af250;  1 drivers
v0x55d44d676a00_0 .net "a", 0 0, L_0x55d44e8af520;  1 drivers
v0x55d44d676ac0_0 .net "b", 0 0, L_0x55d44e8af650;  1 drivers
v0x55d44d667040_0 .net "ca", 0 0, L_0x55d44e8af410;  1 drivers
v0x55d44d667100_0 .net "cin", 0 0, L_0x55d44e8af7d0;  1 drivers
v0x55d44d66cfc0_0 .net "sum", 0 0, L_0x55d44e8aefc0;  1 drivers
S_0x55d44cedd860 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44cf1ef80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8af900 .functor XOR 1, L_0x55d44e8afda0, L_0x55d44e8aff60, C4<0>, C4<0>;
L_0x55d44e8af970 .functor XOR 1, L_0x55d44e8af900, L_0x55d44e8b0120, C4<0>, C4<0>;
L_0x55d44e8af9e0 .functor AND 1, L_0x55d44e8afda0, L_0x55d44e8aff60, C4<1>, C4<1>;
L_0x55d44e8afa50 .functor AND 1, L_0x55d44e8afda0, L_0x55d44e8b0120, C4<1>, C4<1>;
L_0x55d44e8afb10 .functor OR 1, L_0x55d44e8af9e0, L_0x55d44e8afa50, C4<0>, C4<0>;
L_0x55d44e8afc20 .functor AND 1, L_0x55d44e8b0120, L_0x55d44e8aff60, C4<1>, C4<1>;
L_0x55d44e8afc90 .functor OR 1, L_0x55d44e8afb10, L_0x55d44e8afc20, C4<0>, C4<0>;
v0x55d44d669fc0_0 .net *"_s0", 0 0, L_0x55d44e8af900;  1 drivers
v0x55d44d63dac0_0 .net *"_s10", 0 0, L_0x55d44e8afc20;  1 drivers
v0x55d44d663820_0 .net *"_s4", 0 0, L_0x55d44e8af9e0;  1 drivers
v0x55d44d6638e0_0 .net *"_s6", 0 0, L_0x55d44e8afa50;  1 drivers
v0x55d44d6630e0_0 .net *"_s8", 0 0, L_0x55d44e8afb10;  1 drivers
v0x55d44d63d430_0 .net "a", 0 0, L_0x55d44e8afda0;  1 drivers
v0x55d44d63d4f0_0 .net "b", 0 0, L_0x55d44e8aff60;  1 drivers
v0x55d44d656d90_0 .net "ca", 0 0, L_0x55d44e8afc90;  1 drivers
v0x55d44d656e50_0 .net "cin", 0 0, L_0x55d44e8b0120;  1 drivers
v0x55d44d656840_0 .net "sum", 0 0, L_0x55d44e8af970;  1 drivers
S_0x55d44cedd410 .scope module, "a_2" "sixtyBitAdder" 4 9, 5 3 0, S_0x55d44d32f1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f865d713330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44e654660_0 .net/2u *"_s2", 0 0, L_0x7f865d713330;  1 drivers
L_0x7f865d713378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44e651710_0 .net/2u *"_s6", 0 0, L_0x7f865d713378;  1 drivers
v0x55d44e641d50_0 .net "a", 64 0, L_0x55d44e8de2c0;  1 drivers
v0x55d44e641e10_0 .net "b", 64 0, L_0x55d44e8de360;  1 drivers
v0x55d44e647c20_0 .net "ca", 64 0, L_0x55d44e8de0e0;  1 drivers
v0x55d44e644cd0_0 .net "cin", 64 0, L_0x55d44e8de450;  1 drivers
v0x55d44e6187d0_0 .net "sum", 64 0, L_0x55d44e8ddf50;  1 drivers
L_0x55d44e8c7ac0 .part L_0x55d44e8de2c0, 0, 32;
L_0x55d44e8c7b60 .part L_0x55d44e8de360, 0, 32;
L_0x55d44e8c7c00 .part L_0x55d44e8de450, 0, 32;
L_0x55d44e8ddc80 .part L_0x55d44e8de2c0, 32, 32;
L_0x55d44e8ddd70 .part L_0x55d44e8de360, 32, 32;
L_0x55d44e8dde60 .part L_0x55d44e8de450, 32, 32;
L_0x55d44e8ddf50 .concat8 [ 32 32 1 0], L_0x55d44e8c77f0, L_0x55d44e8dd9b0, L_0x7f865d713378;
L_0x55d44e8de0e0 .concat8 [ 1 32 32 0], L_0x7f865d713330, L_0x55d44e8c7930, L_0x55d44e8ddaf0;
S_0x55d44ce76650 .scope module, "FA_0" "thirtBitAdder" 5 13, 6 3 0, S_0x55d44cedd410;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44d442bb0_0 .net "a", 31 0, L_0x55d44e8c7ac0;  1 drivers
v0x55d44d44bb10_0 .net "b", 31 0, L_0x55d44e8c7b60;  1 drivers
v0x55d44d448a80_0 .net "ca", 31 0, L_0x55d44e8c7930;  1 drivers
v0x55d44d448b40_0 .net "cin", 31 0, L_0x55d44e8c7c00;  1 drivers
v0x55d44d445b30_0 .net "sum", 31 0, L_0x55d44e8c77f0;  1 drivers
L_0x55d44e8bc6d0 .part L_0x55d44e8c7ac0, 0, 16;
L_0x55d44e8bc770 .part L_0x55d44e8c7b60, 0, 16;
L_0x55d44e8bc810 .part L_0x55d44e8c7c00, 0, 16;
L_0x55d44e8c74e0 .part L_0x55d44e8c7ac0, 16, 16;
L_0x55d44e8c75d0 .part L_0x55d44e8c7b60, 16, 16;
L_0x55d44e8c76c0 .part L_0x55d44e8c7c00, 16, 16;
L_0x55d44e8c77f0 .concat8 [ 16 16 0 0], L_0x55d44e8bc3d0, L_0x55d44e8c71e0;
L_0x55d44e8c7930 .concat8 [ 16 16 0 0], L_0x55d44e8bc470, L_0x55d44e8c7280;
S_0x55d44cea99c0 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44ce76650;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44d55b470_0 .net "a", 15 0, L_0x55d44e8bc6d0;  1 drivers
v0x55d44d5583e0_0 .net "b", 15 0, L_0x55d44e8bc770;  1 drivers
v0x55d44d555490_0 .net "ca", 15 0, L_0x55d44e8bc470;  1 drivers
v0x55d44d555550_0 .net "cin", 15 0, L_0x55d44e8bc810;  1 drivers
v0x55d44d545bc0_0 .net "sum", 15 0, L_0x55d44e8bc3d0;  1 drivers
L_0x55d44e8b41e0 .part L_0x55d44e8bc6d0, 0, 4;
L_0x55d44e8b4280 .part L_0x55d44e8bc770, 0, 4;
L_0x55d44e8b4320 .part L_0x55d44e8bc810, 0, 4;
L_0x55d44e8b6b70 .part L_0x55d44e8bc6d0, 4, 4;
L_0x55d44e8b6c60 .part L_0x55d44e8bc770, 4, 4;
L_0x55d44e8b6d50 .part L_0x55d44e8bc810, 4, 4;
L_0x55d44e8b9630 .part L_0x55d44e8bc6d0, 8, 4;
L_0x55d44e8b96d0 .part L_0x55d44e8bc770, 8, 4;
L_0x55d44e8b97c0 .part L_0x55d44e8bc810, 8, 4;
L_0x55d44e8bbfd0 .part L_0x55d44e8bc6d0, 12, 4;
L_0x55d44e8bc100 .part L_0x55d44e8bc770, 12, 4;
L_0x55d44e8bc230 .part L_0x55d44e8bc810, 12, 4;
L_0x55d44e8bc3d0 .concat8 [ 4 4 4 4], L_0x55d44e8b3fd0, L_0x55d44e8b6960, L_0x55d44e8b9420, L_0x55d44e8bbd70;
L_0x55d44e8bc470 .concat8 [ 4 4 4 4], L_0x55d44e8b4070, L_0x55d44e8b6a00, L_0x55d44e8b94c0, L_0x55d44e8bbe10;
S_0x55d44ceb63b0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44cea99c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d60c5d0_0 .net "a", 3 0, L_0x55d44e8b41e0;  1 drivers
v0x55d44d5fcc10_0 .net "b", 3 0, L_0x55d44e8b4280;  1 drivers
v0x55d44d602ae0_0 .net "ca", 3 0, L_0x55d44e8b4070;  1 drivers
v0x55d44d602ba0_0 .net "cin", 3 0, L_0x55d44e8b4320;  1 drivers
v0x55d44d5ffb90_0 .net "sum", 3 0, L_0x55d44e8b3fd0;  1 drivers
L_0x55d44e8b1f90 .part L_0x55d44e8b41e0, 0, 1;
L_0x55d44e8b20c0 .part L_0x55d44e8b4280, 0, 1;
L_0x55d44e8b21f0 .part L_0x55d44e8b4320, 0, 1;
L_0x55d44e8b2800 .part L_0x55d44e8b41e0, 1, 1;
L_0x55d44e8b2930 .part L_0x55d44e8b4280, 1, 1;
L_0x55d44e8b2a60 .part L_0x55d44e8b4320, 1, 1;
L_0x55d44e8b31a0 .part L_0x55d44e8b41e0, 2, 1;
L_0x55d44e8b32d0 .part L_0x55d44e8b4280, 2, 1;
L_0x55d44e8b3450 .part L_0x55d44e8b4320, 2, 1;
L_0x55d44e8b3a20 .part L_0x55d44e8b41e0, 3, 1;
L_0x55d44e8b3be0 .part L_0x55d44e8b4280, 3, 1;
L_0x55d44e8b3da0 .part L_0x55d44e8b4320, 3, 1;
L_0x55d44e8b3fd0 .concat8 [ 1 1 1 1], L_0x55d44e8b02e0, L_0x55d44e8b2390, L_0x55d44e8b2c40, L_0x55d44e8b35f0;
L_0x55d44e8b4070 .concat8 [ 1 1 1 1], L_0x55d44e8b1e80, L_0x55d44e8b26f0, L_0x55d44e8b3090, L_0x55d44e8b3910;
S_0x55d44ceb5ab0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44ceb63b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8b08f0 .functor XOR 1, L_0x55d44e8b1f90, L_0x55d44e8b20c0, C4<0>, C4<0>;
L_0x55d44e8b02e0 .functor XOR 1, L_0x55d44e8b08f0, L_0x55d44e8b21f0, C4<0>, C4<0>;
L_0x55d44e8b1af0 .functor AND 1, L_0x55d44e8b1f90, L_0x55d44e8b20c0, C4<1>, C4<1>;
L_0x55d44e8b1c00 .functor AND 1, L_0x55d44e8b1f90, L_0x55d44e8b21f0, C4<1>, C4<1>;
L_0x55d44e8b1cc0 .functor OR 1, L_0x55d44e8b1af0, L_0x55d44e8b1c00, C4<0>, C4<0>;
L_0x55d44e8b1dd0 .functor AND 1, L_0x55d44e8b21f0, L_0x55d44e8b20c0, C4<1>, C4<1>;
L_0x55d44e8b1e80 .functor OR 1, L_0x55d44e8b1cc0, L_0x55d44e8b1dd0, C4<0>, C4<0>;
v0x55d44d5c6290_0 .net *"_s0", 0 0, L_0x55d44e8b08f0;  1 drivers
v0x55d44d62de00_0 .net *"_s10", 0 0, L_0x55d44e8b1dd0;  1 drivers
v0x55d44d62daf0_0 .net *"_s4", 0 0, L_0x55d44e8b1af0;  1 drivers
v0x55d44d62dbb0_0 .net *"_s6", 0 0, L_0x55d44e8b1c00;  1 drivers
v0x55d44d5c6b40_0 .net *"_s8", 0 0, L_0x55d44e8b1cc0;  1 drivers
v0x55d44d5c64e0_0 .net "a", 0 0, L_0x55d44e8b1f90;  1 drivers
v0x55d44d5c65a0_0 .net "b", 0 0, L_0x55d44e8b20c0;  1 drivers
v0x55d44d5f9ee0_0 .net "ca", 0 0, L_0x55d44e8b1e80;  1 drivers
v0x55d44d5f9fa0_0 .net "cin", 0 0, L_0x55d44e8b21f0;  1 drivers
v0x55d44d5f9900_0 .net "sum", 0 0, L_0x55d44e8b02e0;  1 drivers
S_0x55d44ce83170 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44ceb63b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8b2320 .functor XOR 1, L_0x55d44e8b2800, L_0x55d44e8b2930, C4<0>, C4<0>;
L_0x55d44e8b2390 .functor XOR 1, L_0x55d44e8b2320, L_0x55d44e8b2a60, C4<0>, C4<0>;
L_0x55d44e8b2400 .functor AND 1, L_0x55d44e8b2800, L_0x55d44e8b2930, C4<1>, C4<1>;
L_0x55d44e8b2470 .functor AND 1, L_0x55d44e8b2800, L_0x55d44e8b2a60, C4<1>, C4<1>;
L_0x55d44e8b2530 .functor OR 1, L_0x55d44e8b2400, L_0x55d44e8b2470, C4<0>, C4<0>;
L_0x55d44e8b2640 .functor AND 1, L_0x55d44e8b2a60, L_0x55d44e8b2930, C4<1>, C4<1>;
L_0x55d44e8b26f0 .functor OR 1, L_0x55d44e8b2530, L_0x55d44e8b2640, C4<0>, C4<0>;
v0x55d44d62ca60_0 .net *"_s0", 0 0, L_0x55d44e8b2320;  1 drivers
v0x55d44d6068d0_0 .net *"_s10", 0 0, L_0x55d44e8b2640;  1 drivers
v0x55d44d62c630_0 .net *"_s4", 0 0, L_0x55d44e8b2400;  1 drivers
v0x55d44d62c6f0_0 .net *"_s6", 0 0, L_0x55d44e8b2470;  1 drivers
v0x55d44d62bef0_0 .net *"_s8", 0 0, L_0x55d44e8b2530;  1 drivers
v0x55d44d606240_0 .net "a", 0 0, L_0x55d44e8b2800;  1 drivers
v0x55d44d606300_0 .net "b", 0 0, L_0x55d44e8b2930;  1 drivers
v0x55d44d61fba0_0 .net "ca", 0 0, L_0x55d44e8b26f0;  1 drivers
v0x55d44d61fc60_0 .net "cin", 0 0, L_0x55d44e8b2a60;  1 drivers
v0x55d44d61f650_0 .net "sum", 0 0, L_0x55d44e8b2390;  1 drivers
S_0x55d44ce82870 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44ceb63b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8b2bd0 .functor XOR 1, L_0x55d44e8b31a0, L_0x55d44e8b32d0, C4<0>, C4<0>;
L_0x55d44e8b2c40 .functor XOR 1, L_0x55d44e8b2bd0, L_0x55d44e8b3450, C4<0>, C4<0>;
L_0x55d44e8b2d00 .functor AND 1, L_0x55d44e8b31a0, L_0x55d44e8b32d0, C4<1>, C4<1>;
L_0x55d44e8b2e10 .functor AND 1, L_0x55d44e8b31a0, L_0x55d44e8b3450, C4<1>, C4<1>;
L_0x55d44e8b2ed0 .functor OR 1, L_0x55d44e8b2d00, L_0x55d44e8b2e10, C4<0>, C4<0>;
L_0x55d44e8b2fe0 .functor AND 1, L_0x55d44e8b3450, L_0x55d44e8b32d0, C4<1>, C4<1>;
L_0x55d44e8b3090 .functor OR 1, L_0x55d44e8b2ed0, L_0x55d44e8b2fe0, C4<0>, C4<0>;
v0x55d44d613250_0 .net *"_s0", 0 0, L_0x55d44e8b2bd0;  1 drivers
v0x55d44d612c50_0 .net *"_s10", 0 0, L_0x55d44e8b2fe0;  1 drivers
v0x55d44d605ff0_0 .net *"_s4", 0 0, L_0x55d44e8b2d00;  1 drivers
v0x55d44d6060b0_0 .net *"_s6", 0 0, L_0x55d44e8b2e10;  1 drivers
v0x55d44d6228f0_0 .net *"_s8", 0 0, L_0x55d44e8b2ed0;  1 drivers
v0x55d44d62b850_0 .net "a", 0 0, L_0x55d44e8b31a0;  1 drivers
v0x55d44d62b910_0 .net "b", 0 0, L_0x55d44e8b32d0;  1 drivers
v0x55d44d6287c0_0 .net "ca", 0 0, L_0x55d44e8b3090;  1 drivers
v0x55d44d628880_0 .net "cin", 0 0, L_0x55d44e8b3450;  1 drivers
v0x55d44d625920_0 .net "sum", 0 0, L_0x55d44e8b2c40;  1 drivers
S_0x55d44ce42740 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44ceb63b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8b3580 .functor XOR 1, L_0x55d44e8b3a20, L_0x55d44e8b3be0, C4<0>, C4<0>;
L_0x55d44e8b35f0 .functor XOR 1, L_0x55d44e8b3580, L_0x55d44e8b3da0, C4<0>, C4<0>;
L_0x55d44e8b3660 .functor AND 1, L_0x55d44e8b3a20, L_0x55d44e8b3be0, C4<1>, C4<1>;
L_0x55d44e8b36d0 .functor AND 1, L_0x55d44e8b3a20, L_0x55d44e8b3da0, C4<1>, C4<1>;
L_0x55d44e8b3790 .functor OR 1, L_0x55d44e8b3660, L_0x55d44e8b36d0, C4<0>, C4<0>;
L_0x55d44e8b38a0 .functor AND 1, L_0x55d44e8b3da0, L_0x55d44e8b3be0, C4<1>, C4<1>;
L_0x55d44e8b3910 .functor OR 1, L_0x55d44e8b3790, L_0x55d44e8b38a0, C4<0>, C4<0>;
v0x55d44d615fa0_0 .net *"_s0", 0 0, L_0x55d44e8b3580;  1 drivers
v0x55d44d61ef00_0 .net *"_s10", 0 0, L_0x55d44e8b38a0;  1 drivers
v0x55d44d61be70_0 .net *"_s4", 0 0, L_0x55d44e8b3660;  1 drivers
v0x55d44d61bf30_0 .net *"_s6", 0 0, L_0x55d44e8b36d0;  1 drivers
v0x55d44d618f20_0 .net *"_s8", 0 0, L_0x55d44e8b3790;  1 drivers
v0x55d44d609650_0 .net "a", 0 0, L_0x55d44e8b3a20;  1 drivers
v0x55d44d609710_0 .net "b", 0 0, L_0x55d44e8b3be0;  1 drivers
v0x55d44d6125b0_0 .net "ca", 0 0, L_0x55d44e8b3910;  1 drivers
v0x55d44d612670_0 .net "cin", 0 0, L_0x55d44e8b3da0;  1 drivers
v0x55d44d60f5d0_0 .net "sum", 0 0, L_0x55d44e8b35f0;  1 drivers
S_0x55d44ce4f130 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44cea99c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d59f650_0 .net "a", 3 0, L_0x55d44e8b6b70;  1 drivers
v0x55d44d5c53b0_0 .net "b", 3 0, L_0x55d44e8b6c60;  1 drivers
v0x55d44d5c4c70_0 .net "ca", 3 0, L_0x55d44e8b6a00;  1 drivers
v0x55d44d5c4d30_0 .net "cin", 3 0, L_0x55d44e8b6d50;  1 drivers
v0x55d44d59efc0_0 .net "sum", 3 0, L_0x55d44e8b6960;  1 drivers
L_0x55d44e8b4920 .part L_0x55d44e8b6b70, 0, 1;
L_0x55d44e8b4a50 .part L_0x55d44e8b6c60, 0, 1;
L_0x55d44e8b4b80 .part L_0x55d44e8b6d50, 0, 1;
L_0x55d44e8b5190 .part L_0x55d44e8b6b70, 1, 1;
L_0x55d44e8b52c0 .part L_0x55d44e8b6c60, 1, 1;
L_0x55d44e8b53f0 .part L_0x55d44e8b6d50, 1, 1;
L_0x55d44e8b5b30 .part L_0x55d44e8b6b70, 2, 1;
L_0x55d44e8b5c60 .part L_0x55d44e8b6c60, 2, 1;
L_0x55d44e8b5de0 .part L_0x55d44e8b6d50, 2, 1;
L_0x55d44e8b63b0 .part L_0x55d44e8b6b70, 3, 1;
L_0x55d44e8b6570 .part L_0x55d44e8b6c60, 3, 1;
L_0x55d44e8b6730 .part L_0x55d44e8b6d50, 3, 1;
L_0x55d44e8b6960 .concat8 [ 1 1 1 1], L_0x55d44e8b43c0, L_0x55d44e8b4d20, L_0x55d44e8b55d0, L_0x55d44e8b5f80;
L_0x55d44e8b6a00 .concat8 [ 1 1 1 1], L_0x55d44e8b4810, L_0x55d44e8b5080, L_0x55d44e8b5a20, L_0x55d44e8b62a0;
S_0x55d44ce4e830 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44ce4f130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8b3f60 .functor XOR 1, L_0x55d44e8b4920, L_0x55d44e8b4a50, C4<0>, C4<0>;
L_0x55d44e8b43c0 .functor XOR 1, L_0x55d44e8b3f60, L_0x55d44e8b4b80, C4<0>, C4<0>;
L_0x55d44e8b4480 .functor AND 1, L_0x55d44e8b4920, L_0x55d44e8b4a50, C4<1>, C4<1>;
L_0x55d44e8b4590 .functor AND 1, L_0x55d44e8b4920, L_0x55d44e8b4b80, C4<1>, C4<1>;
L_0x55d44e8b4650 .functor OR 1, L_0x55d44e8b4480, L_0x55d44e8b4590, C4<0>, C4<0>;
L_0x55d44e8b4760 .functor AND 1, L_0x55d44e8b4b80, L_0x55d44e8b4a50, C4<1>, C4<1>;
L_0x55d44e8b4810 .functor OR 1, L_0x55d44e8b4650, L_0x55d44e8b4760, C4<0>, C4<0>;
v0x55d44d5d3690_0 .net *"_s0", 0 0, L_0x55d44e8b3f60;  1 drivers
v0x55d44d5f93f0_0 .net *"_s10", 0 0, L_0x55d44e8b4760;  1 drivers
v0x55d44d5f8cb0_0 .net *"_s4", 0 0, L_0x55d44e8b4480;  1 drivers
v0x55d44d5f8d70_0 .net *"_s6", 0 0, L_0x55d44e8b4590;  1 drivers
v0x55d44d5d3000_0 .net *"_s8", 0 0, L_0x55d44e8b4650;  1 drivers
v0x55d44d5ec960_0 .net "a", 0 0, L_0x55d44e8b4920;  1 drivers
v0x55d44d5eca20_0 .net "b", 0 0, L_0x55d44e8b4a50;  1 drivers
v0x55d44d5ec360_0 .net "ca", 0 0, L_0x55d44e8b4810;  1 drivers
v0x55d44d5ec420_0 .net "cin", 0 0, L_0x55d44e8b4b80;  1 drivers
v0x55d44d5e00c0_0 .net "sum", 0 0, L_0x55d44e8b43c0;  1 drivers
S_0x55d44ce1bef0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44ce4f130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8b4cb0 .functor XOR 1, L_0x55d44e8b5190, L_0x55d44e8b52c0, C4<0>, C4<0>;
L_0x55d44e8b4d20 .functor XOR 1, L_0x55d44e8b4cb0, L_0x55d44e8b53f0, C4<0>, C4<0>;
L_0x55d44e8b4d90 .functor AND 1, L_0x55d44e8b5190, L_0x55d44e8b52c0, C4<1>, C4<1>;
L_0x55d44e8b4e00 .functor AND 1, L_0x55d44e8b5190, L_0x55d44e8b53f0, C4<1>, C4<1>;
L_0x55d44e8b4ec0 .functor OR 1, L_0x55d44e8b4d90, L_0x55d44e8b4e00, C4<0>, C4<0>;
L_0x55d44e8b4fd0 .functor AND 1, L_0x55d44e8b53f0, L_0x55d44e8b52c0, C4<1>, C4<1>;
L_0x55d44e8b5080 .functor OR 1, L_0x55d44e8b4ec0, L_0x55d44e8b4fd0, C4<0>, C4<0>;
v0x55d44d5dfa10_0 .net *"_s0", 0 0, L_0x55d44e8b4cb0;  1 drivers
v0x55d44d5d2db0_0 .net *"_s10", 0 0, L_0x55d44e8b4fd0;  1 drivers
v0x55d44d5ef6b0_0 .net *"_s4", 0 0, L_0x55d44e8b4d90;  1 drivers
v0x55d44d5ef770_0 .net *"_s6", 0 0, L_0x55d44e8b4e00;  1 drivers
v0x55d44d5f8610_0 .net *"_s8", 0 0, L_0x55d44e8b4ec0;  1 drivers
v0x55d44d5f5580_0 .net "a", 0 0, L_0x55d44e8b5190;  1 drivers
v0x55d44d5f5640_0 .net "b", 0 0, L_0x55d44e8b52c0;  1 drivers
v0x55d44d5f2630_0 .net "ca", 0 0, L_0x55d44e8b5080;  1 drivers
v0x55d44d5f26f0_0 .net "cin", 0 0, L_0x55d44e8b53f0;  1 drivers
v0x55d44d5e2e10_0 .net "sum", 0 0, L_0x55d44e8b4d20;  1 drivers
S_0x55d44ce1b5f0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44ce4f130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8b5560 .functor XOR 1, L_0x55d44e8b5b30, L_0x55d44e8b5c60, C4<0>, C4<0>;
L_0x55d44e8b55d0 .functor XOR 1, L_0x55d44e8b5560, L_0x55d44e8b5de0, C4<0>, C4<0>;
L_0x55d44e8b5690 .functor AND 1, L_0x55d44e8b5b30, L_0x55d44e8b5c60, C4<1>, C4<1>;
L_0x55d44e8b57a0 .functor AND 1, L_0x55d44e8b5b30, L_0x55d44e8b5de0, C4<1>, C4<1>;
L_0x55d44e8b5860 .functor OR 1, L_0x55d44e8b5690, L_0x55d44e8b57a0, C4<0>, C4<0>;
L_0x55d44e8b5970 .functor AND 1, L_0x55d44e8b5de0, L_0x55d44e8b5c60, C4<1>, C4<1>;
L_0x55d44e8b5a20 .functor OR 1, L_0x55d44e8b5860, L_0x55d44e8b5970, C4<0>, C4<0>;
v0x55d44d5ebcc0_0 .net *"_s0", 0 0, L_0x55d44e8b5560;  1 drivers
v0x55d44d5e8c30_0 .net *"_s10", 0 0, L_0x55d44e8b5970;  1 drivers
v0x55d44d5e5ce0_0 .net *"_s4", 0 0, L_0x55d44e8b5690;  1 drivers
v0x55d44d5e5da0_0 .net *"_s6", 0 0, L_0x55d44e8b57a0;  1 drivers
v0x55d44d5d6410_0 .net *"_s8", 0 0, L_0x55d44e8b5860;  1 drivers
v0x55d44d5df370_0 .net "a", 0 0, L_0x55d44e8b5b30;  1 drivers
v0x55d44d5df430_0 .net "b", 0 0, L_0x55d44e8b5c60;  1 drivers
v0x55d44d5dc2e0_0 .net "ca", 0 0, L_0x55d44e8b5a20;  1 drivers
v0x55d44d5dc3a0_0 .net "cin", 0 0, L_0x55d44e8b5de0;  1 drivers
v0x55d44d5d9440_0 .net "sum", 0 0, L_0x55d44e8b55d0;  1 drivers
S_0x55d44e332da0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44ce4f130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8b5f10 .functor XOR 1, L_0x55d44e8b63b0, L_0x55d44e8b6570, C4<0>, C4<0>;
L_0x55d44e8b5f80 .functor XOR 1, L_0x55d44e8b5f10, L_0x55d44e8b6730, C4<0>, C4<0>;
L_0x55d44e8b5ff0 .functor AND 1, L_0x55d44e8b63b0, L_0x55d44e8b6570, C4<1>, C4<1>;
L_0x55d44e8b6060 .functor AND 1, L_0x55d44e8b63b0, L_0x55d44e8b6730, C4<1>, C4<1>;
L_0x55d44e8b6120 .functor OR 1, L_0x55d44e8b5ff0, L_0x55d44e8b6060, C4<0>, C4<0>;
L_0x55d44e8b6230 .functor AND 1, L_0x55d44e8b6730, L_0x55d44e8b6570, C4<1>, C4<1>;
L_0x55d44e8b62a0 .functor OR 1, L_0x55d44e8b6120, L_0x55d44e8b6230, C4<0>, C4<0>;
v0x55d44d5c99d0_0 .net *"_s0", 0 0, L_0x55d44e8b5f10;  1 drivers
v0x55d44d5cf8a0_0 .net *"_s10", 0 0, L_0x55d44e8b6230;  1 drivers
v0x55d44d5cc950_0 .net *"_s4", 0 0, L_0x55d44e8b5ff0;  1 drivers
v0x55d44d5cca10_0 .net *"_s6", 0 0, L_0x55d44e8b6060;  1 drivers
v0x55d44d592c60_0 .net *"_s8", 0 0, L_0x55d44e8b6120;  1 drivers
v0x55d44d5925d0_0 .net "a", 0 0, L_0x55d44e8b63b0;  1 drivers
v0x55d44d592690_0 .net "b", 0 0, L_0x55d44e8b6570;  1 drivers
v0x55d44d5c5ee0_0 .net "ca", 0 0, L_0x55d44e8b62a0;  1 drivers
v0x55d44d5c5fa0_0 .net "cin", 0 0, L_0x55d44e8b6730;  1 drivers
v0x55d44d5c5890_0 .net "sum", 0 0, L_0x55d44e8b5f80;  1 drivers
S_0x55d44df21af0 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44cea99c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d56bb30_0 .net "a", 3 0, L_0x55d44e8b9630;  1 drivers
v0x55d44d588430_0 .net "b", 3 0, L_0x55d44e8b96d0;  1 drivers
v0x55d44d591390_0 .net "ca", 3 0, L_0x55d44e8b94c0;  1 drivers
v0x55d44d591450_0 .net "cin", 3 0, L_0x55d44e8b97c0;  1 drivers
v0x55d44d58e300_0 .net "sum", 3 0, L_0x55d44e8b9420;  1 drivers
L_0x55d44e8b73e0 .part L_0x55d44e8b9630, 0, 1;
L_0x55d44e8b7510 .part L_0x55d44e8b96d0, 0, 1;
L_0x55d44e8b7640 .part L_0x55d44e8b97c0, 0, 1;
L_0x55d44e8b7c50 .part L_0x55d44e8b9630, 1, 1;
L_0x55d44e8b7d80 .part L_0x55d44e8b96d0, 1, 1;
L_0x55d44e8b7eb0 .part L_0x55d44e8b97c0, 1, 1;
L_0x55d44e8b85f0 .part L_0x55d44e8b9630, 2, 1;
L_0x55d44e8b8720 .part L_0x55d44e8b96d0, 2, 1;
L_0x55d44e8b88a0 .part L_0x55d44e8b97c0, 2, 1;
L_0x55d44e8b8e70 .part L_0x55d44e8b9630, 3, 1;
L_0x55d44e8b9030 .part L_0x55d44e8b96d0, 3, 1;
L_0x55d44e8b91f0 .part L_0x55d44e8b97c0, 3, 1;
L_0x55d44e8b9420 .concat8 [ 1 1 1 1], L_0x55d44e8b6e80, L_0x55d44e8b77e0, L_0x55d44e8b8090, L_0x55d44e8b8a40;
L_0x55d44e8b94c0 .concat8 [ 1 1 1 1], L_0x55d44e8b72d0, L_0x55d44e8b7b40, L_0x55d44e8b84e0, L_0x55d44e8b8d60;
S_0x55d44df217f0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df21af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8b68f0 .functor XOR 1, L_0x55d44e8b73e0, L_0x55d44e8b7510, C4<0>, C4<0>;
L_0x55d44e8b6e80 .functor XOR 1, L_0x55d44e8b68f0, L_0x55d44e8b7640, C4<0>, C4<0>;
L_0x55d44e8b6f40 .functor AND 1, L_0x55d44e8b73e0, L_0x55d44e8b7510, C4<1>, C4<1>;
L_0x55d44e8b7050 .functor AND 1, L_0x55d44e8b73e0, L_0x55d44e8b7640, C4<1>, C4<1>;
L_0x55d44e8b7110 .functor OR 1, L_0x55d44e8b6f40, L_0x55d44e8b7050, C4<0>, C4<0>;
L_0x55d44e8b7220 .functor AND 1, L_0x55d44e8b7640, L_0x55d44e8b7510, C4<1>, C4<1>;
L_0x55d44e8b72d0 .functor OR 1, L_0x55d44e8b7110, L_0x55d44e8b7220, C4<0>, C4<0>;
v0x55d44d5b8920_0 .net *"_s0", 0 0, L_0x55d44e8b68f0;  1 drivers
v0x55d44d5b8320_0 .net *"_s10", 0 0, L_0x55d44e8b7220;  1 drivers
v0x55d44d5abfd0_0 .net *"_s4", 0 0, L_0x55d44e8b6f40;  1 drivers
v0x55d44d5ac090_0 .net *"_s6", 0 0, L_0x55d44e8b7050;  1 drivers
v0x55d44d5ab9d0_0 .net *"_s8", 0 0, L_0x55d44e8b7110;  1 drivers
v0x55d44d59ed70_0 .net "a", 0 0, L_0x55d44e8b73e0;  1 drivers
v0x55d44d59ee30_0 .net "b", 0 0, L_0x55d44e8b7510;  1 drivers
v0x55d44d5bb670_0 .net "ca", 0 0, L_0x55d44e8b72d0;  1 drivers
v0x55d44d5bb730_0 .net "cin", 0 0, L_0x55d44e8b7640;  1 drivers
v0x55d44d5c4680_0 .net "sum", 0 0, L_0x55d44e8b6e80;  1 drivers
S_0x55d44dbe0280 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df21af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8b7770 .functor XOR 1, L_0x55d44e8b7c50, L_0x55d44e8b7d80, C4<0>, C4<0>;
L_0x55d44e8b77e0 .functor XOR 1, L_0x55d44e8b7770, L_0x55d44e8b7eb0, C4<0>, C4<0>;
L_0x55d44e8b7850 .functor AND 1, L_0x55d44e8b7c50, L_0x55d44e8b7d80, C4<1>, C4<1>;
L_0x55d44e8b78c0 .functor AND 1, L_0x55d44e8b7c50, L_0x55d44e8b7eb0, C4<1>, C4<1>;
L_0x55d44e8b7980 .functor OR 1, L_0x55d44e8b7850, L_0x55d44e8b78c0, C4<0>, C4<0>;
L_0x55d44e8b7a90 .functor AND 1, L_0x55d44e8b7eb0, L_0x55d44e8b7d80, C4<1>, C4<1>;
L_0x55d44e8b7b40 .functor OR 1, L_0x55d44e8b7980, L_0x55d44e8b7a90, C4<0>, C4<0>;
v0x55d44d5c1540_0 .net *"_s0", 0 0, L_0x55d44e8b7770;  1 drivers
v0x55d44d5be5f0_0 .net *"_s10", 0 0, L_0x55d44e8b7a90;  1 drivers
v0x55d44d5aed20_0 .net *"_s4", 0 0, L_0x55d44e8b7850;  1 drivers
v0x55d44d5aede0_0 .net *"_s6", 0 0, L_0x55d44e8b78c0;  1 drivers
v0x55d44d5b7c80_0 .net *"_s8", 0 0, L_0x55d44e8b7980;  1 drivers
v0x55d44d5b4bf0_0 .net "a", 0 0, L_0x55d44e8b7c50;  1 drivers
v0x55d44d5b4cb0_0 .net "b", 0 0, L_0x55d44e8b7d80;  1 drivers
v0x55d44d5b1ca0_0 .net "ca", 0 0, L_0x55d44e8b7b40;  1 drivers
v0x55d44d5b1d60_0 .net "cin", 0 0, L_0x55d44e8b7eb0;  1 drivers
v0x55d44d5a2480_0 .net "sum", 0 0, L_0x55d44e8b77e0;  1 drivers
S_0x55d44d62e470 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df21af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8b8020 .functor XOR 1, L_0x55d44e8b85f0, L_0x55d44e8b8720, C4<0>, C4<0>;
L_0x55d44e8b8090 .functor XOR 1, L_0x55d44e8b8020, L_0x55d44e8b88a0, C4<0>, C4<0>;
L_0x55d44e8b8150 .functor AND 1, L_0x55d44e8b85f0, L_0x55d44e8b8720, C4<1>, C4<1>;
L_0x55d44e8b8260 .functor AND 1, L_0x55d44e8b85f0, L_0x55d44e8b88a0, C4<1>, C4<1>;
L_0x55d44e8b8320 .functor OR 1, L_0x55d44e8b8150, L_0x55d44e8b8260, C4<0>, C4<0>;
L_0x55d44e8b8430 .functor AND 1, L_0x55d44e8b88a0, L_0x55d44e8b8720, C4<1>, C4<1>;
L_0x55d44e8b84e0 .functor OR 1, L_0x55d44e8b8320, L_0x55d44e8b8430, C4<0>, C4<0>;
v0x55d44d5ab330_0 .net *"_s0", 0 0, L_0x55d44e8b8020;  1 drivers
v0x55d44d5ab3f0_0 .net *"_s10", 0 0, L_0x55d44e8b8430;  1 drivers
v0x55d44d5a82a0_0 .net *"_s4", 0 0, L_0x55d44e8b8150;  1 drivers
v0x55d44d5a5350_0 .net *"_s6", 0 0, L_0x55d44e8b8260;  1 drivers
v0x55d44d595990_0 .net *"_s8", 0 0, L_0x55d44e8b8320;  1 drivers
v0x55d44d59b860_0 .net "a", 0 0, L_0x55d44e8b85f0;  1 drivers
v0x55d44d59b920_0 .net "b", 0 0, L_0x55d44e8b8720;  1 drivers
v0x55d44d598910_0 .net "ca", 0 0, L_0x55d44e8b84e0;  1 drivers
v0x55d44d5989d0_0 .net "cin", 0 0, L_0x55d44e8b88a0;  1 drivers
v0x55d44d56c4c0_0 .net "sum", 0 0, L_0x55d44e8b8090;  1 drivers
S_0x55d44d55f0b0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df21af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8b89d0 .functor XOR 1, L_0x55d44e8b8e70, L_0x55d44e8b9030, C4<0>, C4<0>;
L_0x55d44e8b8a40 .functor XOR 1, L_0x55d44e8b89d0, L_0x55d44e8b91f0, C4<0>, C4<0>;
L_0x55d44e8b8ab0 .functor AND 1, L_0x55d44e8b8e70, L_0x55d44e8b9030, C4<1>, C4<1>;
L_0x55d44e8b8b20 .functor AND 1, L_0x55d44e8b8e70, L_0x55d44e8b91f0, C4<1>, C4<1>;
L_0x55d44e8b8be0 .functor OR 1, L_0x55d44e8b8ab0, L_0x55d44e8b8b20, C4<0>, C4<0>;
L_0x55d44e8b8cf0 .functor AND 1, L_0x55d44e8b91f0, L_0x55d44e8b9030, C4<1>, C4<1>;
L_0x55d44e8b8d60 .functor OR 1, L_0x55d44e8b8be0, L_0x55d44e8b8cf0, C4<0>, C4<0>;
v0x55d44d592170_0 .net *"_s0", 0 0, L_0x55d44e8b89d0;  1 drivers
v0x55d44d591a30_0 .net *"_s10", 0 0, L_0x55d44e8b8cf0;  1 drivers
v0x55d44d56bd80_0 .net *"_s4", 0 0, L_0x55d44e8b8ab0;  1 drivers
v0x55d44d56be40_0 .net *"_s6", 0 0, L_0x55d44e8b8b20;  1 drivers
v0x55d44d5856e0_0 .net *"_s8", 0 0, L_0x55d44e8b8be0;  1 drivers
v0x55d44d5850e0_0 .net "a", 0 0, L_0x55d44e8b8e70;  1 drivers
v0x55d44d5851a0_0 .net "b", 0 0, L_0x55d44e8b9030;  1 drivers
v0x55d44d578d90_0 .net "ca", 0 0, L_0x55d44e8b8d60;  1 drivers
v0x55d44d578e50_0 .net "cin", 0 0, L_0x55d44e8b91f0;  1 drivers
v0x55d44d578840_0 .net "sum", 0 0, L_0x55d44e8b8a40;  1 drivers
S_0x55d44d2ef070 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44cea99c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d542e70_0 .net "a", 3 0, L_0x55d44e8bbfd0;  1 drivers
v0x55d44d542870_0 .net "b", 3 0, L_0x55d44e8bc100;  1 drivers
v0x55d44d535c10_0 .net "ca", 3 0, L_0x55d44e8bbe10;  1 drivers
v0x55d44d535cd0_0 .net "cin", 3 0, L_0x55d44e8bc230;  1 drivers
v0x55d44d552510_0 .net "sum", 3 0, L_0x55d44e8bbd70;  1 drivers
L_0x55d44e8b9d80 .part L_0x55d44e8bbfd0, 0, 1;
L_0x55d44e8b9eb0 .part L_0x55d44e8bc100, 0, 1;
L_0x55d44e8b9fe0 .part L_0x55d44e8bc230, 0, 1;
L_0x55d44e8ba5f0 .part L_0x55d44e8bbfd0, 1, 1;
L_0x55d44e8ba720 .part L_0x55d44e8bc100, 1, 1;
L_0x55d44e8ba850 .part L_0x55d44e8bc230, 1, 1;
L_0x55d44e8baf90 .part L_0x55d44e8bbfd0, 2, 1;
L_0x55d44e8bb0c0 .part L_0x55d44e8bc100, 2, 1;
L_0x55d44e8bb1f0 .part L_0x55d44e8bc230, 2, 1;
L_0x55d44e8bb7c0 .part L_0x55d44e8bbfd0, 3, 1;
L_0x55d44e8bb980 .part L_0x55d44e8bc100, 3, 1;
L_0x55d44e8bbb40 .part L_0x55d44e8bc230, 3, 1;
L_0x55d44e8bbd70 .concat8 [ 1 1 1 1], L_0x55d44e8b9860, L_0x55d44e8ba180, L_0x55d44e8baa30, L_0x55d44e8bb390;
L_0x55d44e8bbe10 .concat8 [ 1 1 1 1], L_0x55d44e8b9c70, L_0x55d44e8ba4e0, L_0x55d44e8bae80, L_0x55d44e8bb6b0;
S_0x55d44e4d3b00 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d2ef070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8b93b0 .functor XOR 1, L_0x55d44e8b9d80, L_0x55d44e8b9eb0, C4<0>, C4<0>;
L_0x55d44e8b9860 .functor XOR 1, L_0x55d44e8b93b0, L_0x55d44e8b9fe0, C4<0>, C4<0>;
L_0x55d44e8b9920 .functor AND 1, L_0x55d44e8b9d80, L_0x55d44e8b9eb0, C4<1>, C4<1>;
L_0x55d44e8b9a30 .functor AND 1, L_0x55d44e8b9d80, L_0x55d44e8b9fe0, C4<1>, C4<1>;
L_0x55d44e8b9af0 .functor OR 1, L_0x55d44e8b9920, L_0x55d44e8b9a30, C4<0>, C4<0>;
L_0x55d44e8b9c00 .functor AND 1, L_0x55d44e8b9fe0, L_0x55d44e8b9eb0, C4<1>, C4<1>;
L_0x55d44e8b9c70 .functor OR 1, L_0x55d44e8b9af0, L_0x55d44e8b9c00, C4<0>, C4<0>;
v0x55d44d58b3b0_0 .net *"_s0", 0 0, L_0x55d44e8b93b0;  1 drivers
v0x55d44d57bae0_0 .net *"_s10", 0 0, L_0x55d44e8b9c00;  1 drivers
v0x55d44d584a40_0 .net *"_s4", 0 0, L_0x55d44e8b9920;  1 drivers
v0x55d44d584b00_0 .net *"_s6", 0 0, L_0x55d44e8b9a30;  1 drivers
v0x55d44d5819b0_0 .net *"_s8", 0 0, L_0x55d44e8b9af0;  1 drivers
v0x55d44d57ea60_0 .net "a", 0 0, L_0x55d44e8b9d80;  1 drivers
v0x55d44d57eb20_0 .net "b", 0 0, L_0x55d44e8b9eb0;  1 drivers
v0x55d44d56f190_0 .net "ca", 0 0, L_0x55d44e8b9c70;  1 drivers
v0x55d44d56f250_0 .net "cin", 0 0, L_0x55d44e8b9fe0;  1 drivers
v0x55d44d5781a0_0 .net "sum", 0 0, L_0x55d44e8b9860;  1 drivers
S_0x55d44e4d3510 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d2ef070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8ba110 .functor XOR 1, L_0x55d44e8ba5f0, L_0x55d44e8ba720, C4<0>, C4<0>;
L_0x55d44e8ba180 .functor XOR 1, L_0x55d44e8ba110, L_0x55d44e8ba850, C4<0>, C4<0>;
L_0x55d44e8ba1f0 .functor AND 1, L_0x55d44e8ba5f0, L_0x55d44e8ba720, C4<1>, C4<1>;
L_0x55d44e8ba260 .functor AND 1, L_0x55d44e8ba5f0, L_0x55d44e8ba850, C4<1>, C4<1>;
L_0x55d44e8ba320 .functor OR 1, L_0x55d44e8ba1f0, L_0x55d44e8ba260, C4<0>, C4<0>;
L_0x55d44e8ba430 .functor AND 1, L_0x55d44e8ba850, L_0x55d44e8ba720, C4<1>, C4<1>;
L_0x55d44e8ba4e0 .functor OR 1, L_0x55d44e8ba320, L_0x55d44e8ba430, C4<0>, C4<0>;
v0x55d44d575060_0 .net *"_s0", 0 0, L_0x55d44e8ba110;  1 drivers
v0x55d44d572110_0 .net *"_s10", 0 0, L_0x55d44e8ba430;  1 drivers
v0x55d44d562750_0 .net *"_s4", 0 0, L_0x55d44e8ba1f0;  1 drivers
v0x55d44d562810_0 .net *"_s6", 0 0, L_0x55d44e8ba260;  1 drivers
v0x55d44d568620_0 .net *"_s8", 0 0, L_0x55d44e8ba320;  1 drivers
v0x55d44d5656d0_0 .net "a", 0 0, L_0x55d44e8ba5f0;  1 drivers
v0x55d44d565790_0 .net "b", 0 0, L_0x55d44e8ba720;  1 drivers
v0x55d44d55e690_0 .net "ca", 0 0, L_0x55d44e8ba4e0;  1 drivers
v0x55d44d55e750_0 .net "cin", 0 0, L_0x55d44e8ba850;  1 drivers
v0x55d44d4f5f60_0 .net "sum", 0 0, L_0x55d44e8ba180;  1 drivers
S_0x55d44dfe2940 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d2ef070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8ba9c0 .functor XOR 1, L_0x55d44e8baf90, L_0x55d44e8bb0c0, C4<0>, C4<0>;
L_0x55d44e8baa30 .functor XOR 1, L_0x55d44e8ba9c0, L_0x55d44e8bb1f0, C4<0>, C4<0>;
L_0x55d44e8baaf0 .functor AND 1, L_0x55d44e8baf90, L_0x55d44e8bb0c0, C4<1>, C4<1>;
L_0x55d44e8bac00 .functor AND 1, L_0x55d44e8baf90, L_0x55d44e8bb1f0, C4<1>, C4<1>;
L_0x55d44e8bacc0 .functor OR 1, L_0x55d44e8baaf0, L_0x55d44e8bac00, C4<0>, C4<0>;
L_0x55d44e8badd0 .functor AND 1, L_0x55d44e8bb1f0, L_0x55d44e8bb0c0, C4<1>, C4<1>;
L_0x55d44e8bae80 .functor OR 1, L_0x55d44e8bacc0, L_0x55d44e8badd0, C4<0>, C4<0>;
v0x55d44d55da70_0 .net *"_s0", 0 0, L_0x55d44e8ba9c0;  1 drivers
v0x55d44d55db30_0 .net *"_s10", 0 0, L_0x55d44e8badd0;  1 drivers
v0x55d44d55d760_0 .net *"_s4", 0 0, L_0x55d44e8baaf0;  1 drivers
v0x55d44d4f6760_0 .net *"_s6", 0 0, L_0x55d44e8bac00;  1 drivers
v0x55d44d4f6100_0 .net *"_s8", 0 0, L_0x55d44e8bacc0;  1 drivers
v0x55d44d529b00_0 .net "a", 0 0, L_0x55d44e8baf90;  1 drivers
v0x55d44d529bc0_0 .net "b", 0 0, L_0x55d44e8bb0c0;  1 drivers
v0x55d44d529470_0 .net "ca", 0 0, L_0x55d44e8bae80;  1 drivers
v0x55d44d529530_0 .net "cin", 0 0, L_0x55d44e8bb1f0;  1 drivers
v0x55d44d55ce30_0 .net "sum", 0 0, L_0x55d44e8baa30;  1 drivers
S_0x55d44dfd5ff0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d2ef070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8bb320 .functor XOR 1, L_0x55d44e8bb7c0, L_0x55d44e8bb980, C4<0>, C4<0>;
L_0x55d44e8bb390 .functor XOR 1, L_0x55d44e8bb320, L_0x55d44e8bbb40, C4<0>, C4<0>;
L_0x55d44e8bb400 .functor AND 1, L_0x55d44e8bb7c0, L_0x55d44e8bb980, C4<1>, C4<1>;
L_0x55d44e8bb470 .functor AND 1, L_0x55d44e8bb7c0, L_0x55d44e8bbb40, C4<1>, C4<1>;
L_0x55d44e8bb530 .functor OR 1, L_0x55d44e8bb400, L_0x55d44e8bb470, C4<0>, C4<0>;
L_0x55d44e8bb640 .functor AND 1, L_0x55d44e8bbb40, L_0x55d44e8bb980, C4<1>, C4<1>;
L_0x55d44e8bb6b0 .functor OR 1, L_0x55d44e8bb530, L_0x55d44e8bb640, C4<0>, C4<0>;
v0x55d44d55c680_0 .net *"_s0", 0 0, L_0x55d44e8bb320;  1 drivers
v0x55d44d5364f0_0 .net *"_s10", 0 0, L_0x55d44e8bb640;  1 drivers
v0x55d44d55c250_0 .net *"_s4", 0 0, L_0x55d44e8bb400;  1 drivers
v0x55d44d55c310_0 .net *"_s6", 0 0, L_0x55d44e8bb470;  1 drivers
v0x55d44d55bb10_0 .net *"_s8", 0 0, L_0x55d44e8bb530;  1 drivers
v0x55d44d535e60_0 .net "a", 0 0, L_0x55d44e8bb7c0;  1 drivers
v0x55d44d535f20_0 .net "b", 0 0, L_0x55d44e8bb980;  1 drivers
v0x55d44d54f7c0_0 .net "ca", 0 0, L_0x55d44e8bb6b0;  1 drivers
v0x55d44d54f880_0 .net "cin", 0 0, L_0x55d44e8bbb40;  1 drivers
v0x55d44d54f270_0 .net "sum", 0 0, L_0x55d44e8bb390;  1 drivers
S_0x55d44dfe54c0 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44ce76650;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44d44f500_0 .net "a", 15 0, L_0x55d44e8c74e0;  1 drivers
v0x55d44d458460_0 .net "b", 15 0, L_0x55d44e8c75d0;  1 drivers
v0x55d44d4553d0_0 .net "ca", 15 0, L_0x55d44e8c7280;  1 drivers
v0x55d44d455490_0 .net "cin", 15 0, L_0x55d44e8c76c0;  1 drivers
v0x55d44d452480_0 .net "sum", 15 0, L_0x55d44e8c71e0;  1 drivers
L_0x55d44e8beff0 .part L_0x55d44e8c74e0, 0, 4;
L_0x55d44e8bf090 .part L_0x55d44e8c75d0, 0, 4;
L_0x55d44e8bf130 .part L_0x55d44e8c76c0, 0, 4;
L_0x55d44e8c1980 .part L_0x55d44e8c74e0, 4, 4;
L_0x55d44e8c1a70 .part L_0x55d44e8c75d0, 4, 4;
L_0x55d44e8c1b60 .part L_0x55d44e8c76c0, 4, 4;
L_0x55d44e8c4440 .part L_0x55d44e8c74e0, 8, 4;
L_0x55d44e8c44e0 .part L_0x55d44e8c75d0, 8, 4;
L_0x55d44e8c45d0 .part L_0x55d44e8c76c0, 8, 4;
L_0x55d44e8c6de0 .part L_0x55d44e8c74e0, 12, 4;
L_0x55d44e8c6f10 .part L_0x55d44e8c75d0, 12, 4;
L_0x55d44e8c7040 .part L_0x55d44e8c76c0, 12, 4;
L_0x55d44e8c71e0 .concat8 [ 4 4 4 4], L_0x55d44e8bede0, L_0x55d44e8c1770, L_0x55d44e8c4230, L_0x55d44e8c6bd0;
L_0x55d44e8c7280 .concat8 [ 4 4 4 4], L_0x55d44e8bee80, L_0x55d44e8c1810, L_0x55d44e8c42d0, L_0x55d44e8c6c70;
S_0x55d44dfedf50 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44dfe54c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d50ef90_0 .net "a", 3 0, L_0x55d44e8beff0;  1 drivers
v0x55d44d50bf00_0 .net "b", 3 0, L_0x55d44e8bf090;  1 drivers
v0x55d44d508fb0_0 .net "ca", 3 0, L_0x55d44e8bee80;  1 drivers
v0x55d44d509070_0 .net "cin", 3 0, L_0x55d44e8bf130;  1 drivers
v0x55d44d4f95f0_0 .net "sum", 3 0, L_0x55d44e8bede0;  1 drivers
L_0x55d44e8bcda0 .part L_0x55d44e8beff0, 0, 1;
L_0x55d44e8bced0 .part L_0x55d44e8bf090, 0, 1;
L_0x55d44e8bd000 .part L_0x55d44e8bf130, 0, 1;
L_0x55d44e8bd610 .part L_0x55d44e8beff0, 1, 1;
L_0x55d44e8bd740 .part L_0x55d44e8bf090, 1, 1;
L_0x55d44e8bd870 .part L_0x55d44e8bf130, 1, 1;
L_0x55d44e8bdfb0 .part L_0x55d44e8beff0, 2, 1;
L_0x55d44e8be0e0 .part L_0x55d44e8bf090, 2, 1;
L_0x55d44e8be260 .part L_0x55d44e8bf130, 2, 1;
L_0x55d44e8be830 .part L_0x55d44e8beff0, 3, 1;
L_0x55d44e8be9f0 .part L_0x55d44e8bf090, 3, 1;
L_0x55d44e8bebb0 .part L_0x55d44e8bf130, 3, 1;
L_0x55d44e8bede0 .concat8 [ 1 1 1 1], L_0x55d44e8bbd00, L_0x55d44e8bd1a0, L_0x55d44e8bda50, L_0x55d44e8be400;
L_0x55d44e8bee80 .concat8 [ 1 1 1 1], L_0x55d44e8bcc90, L_0x55d44e8bd500, L_0x55d44e8bdea0, L_0x55d44e8be720;
S_0x55d44dfedb70 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dfedf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8bc360 .functor XOR 1, L_0x55d44e8bcda0, L_0x55d44e8bced0, C4<0>, C4<0>;
L_0x55d44e8bbd00 .functor XOR 1, L_0x55d44e8bc360, L_0x55d44e8bd000, C4<0>, C4<0>;
L_0x55d44e8bc900 .functor AND 1, L_0x55d44e8bcda0, L_0x55d44e8bced0, C4<1>, C4<1>;
L_0x55d44e8bca10 .functor AND 1, L_0x55d44e8bcda0, L_0x55d44e8bd000, C4<1>, C4<1>;
L_0x55d44e8bcad0 .functor OR 1, L_0x55d44e8bc900, L_0x55d44e8bca10, C4<0>, C4<0>;
L_0x55d44e8bcbe0 .functor AND 1, L_0x55d44e8bd000, L_0x55d44e8bced0, C4<1>, C4<1>;
L_0x55d44e8bcc90 .functor OR 1, L_0x55d44e8bcad0, L_0x55d44e8bcbe0, C4<0>, C4<0>;
v0x55d44d54eb20_0 .net *"_s0", 0 0, L_0x55d44e8bc360;  1 drivers
v0x55d44d54ba90_0 .net *"_s10", 0 0, L_0x55d44e8bcbe0;  1 drivers
v0x55d44d548b40_0 .net *"_s4", 0 0, L_0x55d44e8bc900;  1 drivers
v0x55d44d548c00_0 .net *"_s6", 0 0, L_0x55d44e8bca10;  1 drivers
v0x55d44d539270_0 .net *"_s8", 0 0, L_0x55d44e8bcad0;  1 drivers
v0x55d44d5421d0_0 .net "a", 0 0, L_0x55d44e8bcda0;  1 drivers
v0x55d44d542290_0 .net "b", 0 0, L_0x55d44e8bced0;  1 drivers
v0x55d44d53f140_0 .net "ca", 0 0, L_0x55d44e8bcc90;  1 drivers
v0x55d44d53f200_0 .net "cin", 0 0, L_0x55d44e8bd000;  1 drivers
v0x55d44d53c2a0_0 .net "sum", 0 0, L_0x55d44e8bbd00;  1 drivers
S_0x55d44dfe50a0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dfedf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8bd130 .functor XOR 1, L_0x55d44e8bd610, L_0x55d44e8bd740, C4<0>, C4<0>;
L_0x55d44e8bd1a0 .functor XOR 1, L_0x55d44e8bd130, L_0x55d44e8bd870, C4<0>, C4<0>;
L_0x55d44e8bd210 .functor AND 1, L_0x55d44e8bd610, L_0x55d44e8bd740, C4<1>, C4<1>;
L_0x55d44e8bd280 .functor AND 1, L_0x55d44e8bd610, L_0x55d44e8bd870, C4<1>, C4<1>;
L_0x55d44e8bd340 .functor OR 1, L_0x55d44e8bd210, L_0x55d44e8bd280, C4<0>, C4<0>;
L_0x55d44e8bd450 .functor AND 1, L_0x55d44e8bd870, L_0x55d44e8bd740, C4<1>, C4<1>;
L_0x55d44e8bd500 .functor OR 1, L_0x55d44e8bd340, L_0x55d44e8bd450, C4<0>, C4<0>;
v0x55d44d52c830_0 .net *"_s0", 0 0, L_0x55d44e8bd130;  1 drivers
v0x55d44d532700_0 .net *"_s10", 0 0, L_0x55d44e8bd450;  1 drivers
v0x55d44d52f7b0_0 .net *"_s4", 0 0, L_0x55d44e8bd210;  1 drivers
v0x55d44d52f870_0 .net *"_s6", 0 0, L_0x55d44e8bd280;  1 drivers
v0x55d44d5032b0_0 .net *"_s8", 0 0, L_0x55d44e8bd340;  1 drivers
v0x55d44d529010_0 .net "a", 0 0, L_0x55d44e8bd610;  1 drivers
v0x55d44d5290d0_0 .net "b", 0 0, L_0x55d44e8bd740;  1 drivers
v0x55d44d5288d0_0 .net "ca", 0 0, L_0x55d44e8bd500;  1 drivers
v0x55d44d528990_0 .net "cin", 0 0, L_0x55d44e8bd870;  1 drivers
v0x55d44d502cd0_0 .net "sum", 0 0, L_0x55d44e8bd1a0;  1 drivers
S_0x55d44dfeb000 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dfedf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8bd9e0 .functor XOR 1, L_0x55d44e8bdfb0, L_0x55d44e8be0e0, C4<0>, C4<0>;
L_0x55d44e8bda50 .functor XOR 1, L_0x55d44e8bd9e0, L_0x55d44e8be260, C4<0>, C4<0>;
L_0x55d44e8bdb10 .functor AND 1, L_0x55d44e8bdfb0, L_0x55d44e8be0e0, C4<1>, C4<1>;
L_0x55d44e8bdc20 .functor AND 1, L_0x55d44e8bdfb0, L_0x55d44e8be260, C4<1>, C4<1>;
L_0x55d44e8bdce0 .functor OR 1, L_0x55d44e8bdb10, L_0x55d44e8bdc20, C4<0>, C4<0>;
L_0x55d44e8bddf0 .functor AND 1, L_0x55d44e8be260, L_0x55d44e8be0e0, C4<1>, C4<1>;
L_0x55d44e8bdea0 .functor OR 1, L_0x55d44e8bdce0, L_0x55d44e8bddf0, C4<0>, C4<0>;
v0x55d44d51c580_0 .net *"_s0", 0 0, L_0x55d44e8bd9e0;  1 drivers
v0x55d44d51c640_0 .net *"_s10", 0 0, L_0x55d44e8bddf0;  1 drivers
v0x55d44d51bf80_0 .net *"_s4", 0 0, L_0x55d44e8bdb10;  1 drivers
v0x55d44d50fc30_0 .net *"_s6", 0 0, L_0x55d44e8bdc20;  1 drivers
v0x55d44d50f630_0 .net *"_s8", 0 0, L_0x55d44e8bdce0;  1 drivers
v0x55d44d5029d0_0 .net "a", 0 0, L_0x55d44e8bdfb0;  1 drivers
v0x55d44d502a90_0 .net "b", 0 0, L_0x55d44e8be0e0;  1 drivers
v0x55d44d51f2d0_0 .net "ca", 0 0, L_0x55d44e8bdea0;  1 drivers
v0x55d44d51f390_0 .net "cin", 0 0, L_0x55d44e8be260;  1 drivers
v0x55d44d5282e0_0 .net "sum", 0 0, L_0x55d44e8bda50;  1 drivers
S_0x55d44dfeac20 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dfedf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8be390 .functor XOR 1, L_0x55d44e8be830, L_0x55d44e8be9f0, C4<0>, C4<0>;
L_0x55d44e8be400 .functor XOR 1, L_0x55d44e8be390, L_0x55d44e8bebb0, C4<0>, C4<0>;
L_0x55d44e8be470 .functor AND 1, L_0x55d44e8be830, L_0x55d44e8be9f0, C4<1>, C4<1>;
L_0x55d44e8be4e0 .functor AND 1, L_0x55d44e8be830, L_0x55d44e8bebb0, C4<1>, C4<1>;
L_0x55d44e8be5a0 .functor OR 1, L_0x55d44e8be470, L_0x55d44e8be4e0, C4<0>, C4<0>;
L_0x55d44e8be6b0 .functor AND 1, L_0x55d44e8bebb0, L_0x55d44e8be9f0, C4<1>, C4<1>;
L_0x55d44e8be720 .functor OR 1, L_0x55d44e8be5a0, L_0x55d44e8be6b0, C4<0>, C4<0>;
v0x55d44d5251a0_0 .net *"_s0", 0 0, L_0x55d44e8be390;  1 drivers
v0x55d44d522250_0 .net *"_s10", 0 0, L_0x55d44e8be6b0;  1 drivers
v0x55d44d512980_0 .net *"_s4", 0 0, L_0x55d44e8be470;  1 drivers
v0x55d44d512a40_0 .net *"_s6", 0 0, L_0x55d44e8be4e0;  1 drivers
v0x55d44d51b8e0_0 .net *"_s8", 0 0, L_0x55d44e8be5a0;  1 drivers
v0x55d44d518850_0 .net "a", 0 0, L_0x55d44e8be830;  1 drivers
v0x55d44d518910_0 .net "b", 0 0, L_0x55d44e8be9f0;  1 drivers
v0x55d44d515900_0 .net "ca", 0 0, L_0x55d44e8be720;  1 drivers
v0x55d44d5159c0_0 .net "cin", 0 0, L_0x55d44e8bebb0;  1 drivers
v0x55d44d5060e0_0 .net "sum", 0 0, L_0x55d44e8be400;  1 drivers
S_0x55d44dfe80b0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44dfe54c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d4cb480_0 .net "a", 3 0, L_0x55d44e8c1980;  1 drivers
v0x55d44d4c8530_0 .net "b", 3 0, L_0x55d44e8c1a70;  1 drivers
v0x55d44d49c020_0 .net "ca", 3 0, L_0x55d44e8c1810;  1 drivers
v0x55d44d49c0e0_0 .net "cin", 3 0, L_0x55d44e8c1b60;  1 drivers
v0x55d44d4c1d80_0 .net "sum", 3 0, L_0x55d44e8c1770;  1 drivers
L_0x55d44e8bf730 .part L_0x55d44e8c1980, 0, 1;
L_0x55d44e8bf860 .part L_0x55d44e8c1a70, 0, 1;
L_0x55d44e8bf990 .part L_0x55d44e8c1b60, 0, 1;
L_0x55d44e8bffa0 .part L_0x55d44e8c1980, 1, 1;
L_0x55d44e8c00d0 .part L_0x55d44e8c1a70, 1, 1;
L_0x55d44e8c0200 .part L_0x55d44e8c1b60, 1, 1;
L_0x55d44e8c0940 .part L_0x55d44e8c1980, 2, 1;
L_0x55d44e8c0a70 .part L_0x55d44e8c1a70, 2, 1;
L_0x55d44e8c0bf0 .part L_0x55d44e8c1b60, 2, 1;
L_0x55d44e8c11c0 .part L_0x55d44e8c1980, 3, 1;
L_0x55d44e8c1380 .part L_0x55d44e8c1a70, 3, 1;
L_0x55d44e8c1540 .part L_0x55d44e8c1b60, 3, 1;
L_0x55d44e8c1770 .concat8 [ 1 1 1 1], L_0x55d44e8bf1d0, L_0x55d44e8bfb30, L_0x55d44e8c03e0, L_0x55d44e8c0d90;
L_0x55d44e8c1810 .concat8 [ 1 1 1 1], L_0x55d44e8bf620, L_0x55d44e8bfe90, L_0x55d44e8c0830, L_0x55d44e8c10b0;
S_0x55d44dfe7cd0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dfe80b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8bed70 .functor XOR 1, L_0x55d44e8bf730, L_0x55d44e8bf860, C4<0>, C4<0>;
L_0x55d44e8bf1d0 .functor XOR 1, L_0x55d44e8bed70, L_0x55d44e8bf990, C4<0>, C4<0>;
L_0x55d44e8bf290 .functor AND 1, L_0x55d44e8bf730, L_0x55d44e8bf860, C4<1>, C4<1>;
L_0x55d44e8bf3a0 .functor AND 1, L_0x55d44e8bf730, L_0x55d44e8bf990, C4<1>, C4<1>;
L_0x55d44e8bf460 .functor OR 1, L_0x55d44e8bf290, L_0x55d44e8bf3a0, C4<0>, C4<0>;
L_0x55d44e8bf570 .functor AND 1, L_0x55d44e8bf990, L_0x55d44e8bf860, C4<1>, C4<1>;
L_0x55d44e8bf620 .functor OR 1, L_0x55d44e8bf460, L_0x55d44e8bf570, C4<0>, C4<0>;
v0x55d44d4ff4c0_0 .net *"_s0", 0 0, L_0x55d44e8bed70;  1 drivers
v0x55d44d4fc570_0 .net *"_s10", 0 0, L_0x55d44e8bf570;  1 drivers
v0x55d44d4c27e0_0 .net *"_s4", 0 0, L_0x55d44e8bf290;  1 drivers
v0x55d44d4c28a0_0 .net *"_s6", 0 0, L_0x55d44e8bf3a0;  1 drivers
v0x55d44d4c2190_0 .net *"_s8", 0 0, L_0x55d44e8bf460;  1 drivers
v0x55d44d4f5b00_0 .net "a", 0 0, L_0x55d44e8bf730;  1 drivers
v0x55d44d4f5bc0_0 .net "b", 0 0, L_0x55d44e8bf860;  1 drivers
v0x55d44d4f5400_0 .net "ca", 0 0, L_0x55d44e8bf620;  1 drivers
v0x55d44d4f54c0_0 .net "cin", 0 0, L_0x55d44e8bf990;  1 drivers
v0x55d44d4cf320_0 .net "sum", 0 0, L_0x55d44e8bf1d0;  1 drivers
S_0x55d44dfe4d20 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dfe80b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8bfac0 .functor XOR 1, L_0x55d44e8bffa0, L_0x55d44e8c00d0, C4<0>, C4<0>;
L_0x55d44e8bfb30 .functor XOR 1, L_0x55d44e8bfac0, L_0x55d44e8c0200, C4<0>, C4<0>;
L_0x55d44e8bfba0 .functor AND 1, L_0x55d44e8bffa0, L_0x55d44e8c00d0, C4<1>, C4<1>;
L_0x55d44e8bfc10 .functor AND 1, L_0x55d44e8bffa0, L_0x55d44e8c0200, C4<1>, C4<1>;
L_0x55d44e8bfcd0 .functor OR 1, L_0x55d44e8bfba0, L_0x55d44e8bfc10, C4<0>, C4<0>;
L_0x55d44e8bfde0 .functor AND 1, L_0x55d44e8c0200, L_0x55d44e8c00d0, C4<1>, C4<1>;
L_0x55d44e8bfe90 .functor OR 1, L_0x55d44e8bfcd0, L_0x55d44e8bfde0, C4<0>, C4<0>;
v0x55d44d4f4fd0_0 .net *"_s0", 0 0, L_0x55d44e8bfac0;  1 drivers
v0x55d44d4f4890_0 .net *"_s10", 0 0, L_0x55d44e8bfde0;  1 drivers
v0x55d44d4cebe0_0 .net *"_s4", 0 0, L_0x55d44e8bfba0;  1 drivers
v0x55d44d4ceca0_0 .net *"_s6", 0 0, L_0x55d44e8bfc10;  1 drivers
v0x55d44d4e8540_0 .net *"_s8", 0 0, L_0x55d44e8bfcd0;  1 drivers
v0x55d44d4e7f40_0 .net "a", 0 0, L_0x55d44e8bffa0;  1 drivers
v0x55d44d4e8000_0 .net "b", 0 0, L_0x55d44e8c00d0;  1 drivers
v0x55d44d4dbbf0_0 .net "ca", 0 0, L_0x55d44e8bfe90;  1 drivers
v0x55d44d4dbcb0_0 .net "cin", 0 0, L_0x55d44e8c0200;  1 drivers
v0x55d44d4db6a0_0 .net "sum", 0 0, L_0x55d44e8bfb30;  1 drivers
S_0x55d44dfec050 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dfe80b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8c0370 .functor XOR 1, L_0x55d44e8c0940, L_0x55d44e8c0a70, C4<0>, C4<0>;
L_0x55d44e8c03e0 .functor XOR 1, L_0x55d44e8c0370, L_0x55d44e8c0bf0, C4<0>, C4<0>;
L_0x55d44e8c04a0 .functor AND 1, L_0x55d44e8c0940, L_0x55d44e8c0a70, C4<1>, C4<1>;
L_0x55d44e8c05b0 .functor AND 1, L_0x55d44e8c0940, L_0x55d44e8c0bf0, C4<1>, C4<1>;
L_0x55d44e8c0670 .functor OR 1, L_0x55d44e8c04a0, L_0x55d44e8c05b0, C4<0>, C4<0>;
L_0x55d44e8c0780 .functor AND 1, L_0x55d44e8c0bf0, L_0x55d44e8c0a70, C4<1>, C4<1>;
L_0x55d44e8c0830 .functor OR 1, L_0x55d44e8c0670, L_0x55d44e8c0780, C4<0>, C4<0>;
v0x55d44d4ce990_0 .net *"_s0", 0 0, L_0x55d44e8c0370;  1 drivers
v0x55d44d4cea50_0 .net *"_s10", 0 0, L_0x55d44e8c0780;  1 drivers
v0x55d44d4eb290_0 .net *"_s4", 0 0, L_0x55d44e8c04a0;  1 drivers
v0x55d44d4f41f0_0 .net *"_s6", 0 0, L_0x55d44e8c05b0;  1 drivers
v0x55d44d4f1160_0 .net *"_s8", 0 0, L_0x55d44e8c0670;  1 drivers
v0x55d44d4ee210_0 .net "a", 0 0, L_0x55d44e8c0940;  1 drivers
v0x55d44d4ee2d0_0 .net "b", 0 0, L_0x55d44e8c0a70;  1 drivers
v0x55d44d4de940_0 .net "ca", 0 0, L_0x55d44e8c0830;  1 drivers
v0x55d44d4dea00_0 .net "cin", 0 0, L_0x55d44e8c0bf0;  1 drivers
v0x55d44d4e7950_0 .net "sum", 0 0, L_0x55d44e8c03e0;  1 drivers
S_0x55d44dfed480 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dfe80b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8c0d20 .functor XOR 1, L_0x55d44e8c11c0, L_0x55d44e8c1380, C4<0>, C4<0>;
L_0x55d44e8c0d90 .functor XOR 1, L_0x55d44e8c0d20, L_0x55d44e8c1540, C4<0>, C4<0>;
L_0x55d44e8c0e00 .functor AND 1, L_0x55d44e8c11c0, L_0x55d44e8c1380, C4<1>, C4<1>;
L_0x55d44e8c0e70 .functor AND 1, L_0x55d44e8c11c0, L_0x55d44e8c1540, C4<1>, C4<1>;
L_0x55d44e8c0f30 .functor OR 1, L_0x55d44e8c0e00, L_0x55d44e8c0e70, C4<0>, C4<0>;
L_0x55d44e8c1040 .functor AND 1, L_0x55d44e8c1540, L_0x55d44e8c1380, C4<1>, C4<1>;
L_0x55d44e8c10b0 .functor OR 1, L_0x55d44e8c0f30, L_0x55d44e8c1040, C4<0>, C4<0>;
v0x55d44d4e4810_0 .net *"_s0", 0 0, L_0x55d44e8c0d20;  1 drivers
v0x55d44d4e18c0_0 .net *"_s10", 0 0, L_0x55d44e8c1040;  1 drivers
v0x55d44d4d1ff0_0 .net *"_s4", 0 0, L_0x55d44e8c0e00;  1 drivers
v0x55d44d4d20b0_0 .net *"_s6", 0 0, L_0x55d44e8c0e70;  1 drivers
v0x55d44d4daf50_0 .net *"_s8", 0 0, L_0x55d44e8c0f30;  1 drivers
v0x55d44d4d7ec0_0 .net "a", 0 0, L_0x55d44e8c11c0;  1 drivers
v0x55d44d4d7f80_0 .net "b", 0 0, L_0x55d44e8c1380;  1 drivers
v0x55d44d4d4f70_0 .net "ca", 0 0, L_0x55d44e8c10b0;  1 drivers
v0x55d44d4d5030_0 .net "cin", 0 0, L_0x55d44e8c1540;  1 drivers
v0x55d44d4c5660_0 .net "sum", 0 0, L_0x55d44e8c0d90;  1 drivers
S_0x55d44dfe9100 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44dfe54c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d4596a0_0 .net "a", 3 0, L_0x55d44e8c4440;  1 drivers
v0x55d44d48cfb0_0 .net "b", 3 0, L_0x55d44e8c44e0;  1 drivers
v0x55d44d48c8b0_0 .net "ca", 3 0, L_0x55d44e8c42d0;  1 drivers
v0x55d44d48c970_0 .net "cin", 3 0, L_0x55d44e8c45d0;  1 drivers
v0x55d44d466720_0 .net "sum", 3 0, L_0x55d44e8c4230;  1 drivers
L_0x55d44e8c21f0 .part L_0x55d44e8c4440, 0, 1;
L_0x55d44e8c2320 .part L_0x55d44e8c44e0, 0, 1;
L_0x55d44e8c2450 .part L_0x55d44e8c45d0, 0, 1;
L_0x55d44e8c2a60 .part L_0x55d44e8c4440, 1, 1;
L_0x55d44e8c2b90 .part L_0x55d44e8c44e0, 1, 1;
L_0x55d44e8c2cc0 .part L_0x55d44e8c45d0, 1, 1;
L_0x55d44e8c3400 .part L_0x55d44e8c4440, 2, 1;
L_0x55d44e8c3530 .part L_0x55d44e8c44e0, 2, 1;
L_0x55d44e8c36b0 .part L_0x55d44e8c45d0, 2, 1;
L_0x55d44e8c3c80 .part L_0x55d44e8c4440, 3, 1;
L_0x55d44e8c3e40 .part L_0x55d44e8c44e0, 3, 1;
L_0x55d44e8c4000 .part L_0x55d44e8c45d0, 3, 1;
L_0x55d44e8c4230 .concat8 [ 1 1 1 1], L_0x55d44e8c1c90, L_0x55d44e8c25f0, L_0x55d44e8c2ea0, L_0x55d44e8c3850;
L_0x55d44e8c42d0 .concat8 [ 1 1 1 1], L_0x55d44e8c20e0, L_0x55d44e8c2950, L_0x55d44e8c32f0, L_0x55d44e8c3b70;
S_0x55d44dfea530 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dfe9100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8c1700 .functor XOR 1, L_0x55d44e8c21f0, L_0x55d44e8c2320, C4<0>, C4<0>;
L_0x55d44e8c1c90 .functor XOR 1, L_0x55d44e8c1700, L_0x55d44e8c2450, C4<0>, C4<0>;
L_0x55d44e8c1d50 .functor AND 1, L_0x55d44e8c21f0, L_0x55d44e8c2320, C4<1>, C4<1>;
L_0x55d44e8c1e60 .functor AND 1, L_0x55d44e8c21f0, L_0x55d44e8c2450, C4<1>, C4<1>;
L_0x55d44e8c1f20 .functor OR 1, L_0x55d44e8c1d50, L_0x55d44e8c1e60, C4<0>, C4<0>;
L_0x55d44e8c2030 .functor AND 1, L_0x55d44e8c2450, L_0x55d44e8c2320, C4<1>, C4<1>;
L_0x55d44e8c20e0 .functor OR 1, L_0x55d44e8c1f20, L_0x55d44e8c2030, C4<0>, C4<0>;
v0x55d44d4c1640_0 .net *"_s0", 0 0, L_0x55d44e8c1700;  1 drivers
v0x55d44d4c1700_0 .net *"_s10", 0 0, L_0x55d44e8c2030;  1 drivers
v0x55d44d49b990_0 .net *"_s4", 0 0, L_0x55d44e8c1d50;  1 drivers
v0x55d44d4b52f0_0 .net *"_s6", 0 0, L_0x55d44e8c1e60;  1 drivers
v0x55d44d4b4cf0_0 .net *"_s8", 0 0, L_0x55d44e8c1f20;  1 drivers
v0x55d44d4a89a0_0 .net "a", 0 0, L_0x55d44e8c21f0;  1 drivers
v0x55d44d4a8a60_0 .net "b", 0 0, L_0x55d44e8c2320;  1 drivers
v0x55d44d4a83a0_0 .net "ca", 0 0, L_0x55d44e8c20e0;  1 drivers
v0x55d44d4a8460_0 .net "cin", 0 0, L_0x55d44e8c2450;  1 drivers
v0x55d44d49b7f0_0 .net "sum", 0 0, L_0x55d44e8c1c90;  1 drivers
S_0x55d44dfe61b0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dfe9100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8c2580 .functor XOR 1, L_0x55d44e8c2a60, L_0x55d44e8c2b90, C4<0>, C4<0>;
L_0x55d44e8c25f0 .functor XOR 1, L_0x55d44e8c2580, L_0x55d44e8c2cc0, C4<0>, C4<0>;
L_0x55d44e8c2660 .functor AND 1, L_0x55d44e8c2a60, L_0x55d44e8c2b90, C4<1>, C4<1>;
L_0x55d44e8c26d0 .functor AND 1, L_0x55d44e8c2a60, L_0x55d44e8c2cc0, C4<1>, C4<1>;
L_0x55d44e8c2790 .functor OR 1, L_0x55d44e8c2660, L_0x55d44e8c26d0, C4<0>, C4<0>;
L_0x55d44e8c28a0 .functor AND 1, L_0x55d44e8c2cc0, L_0x55d44e8c2b90, C4<1>, C4<1>;
L_0x55d44e8c2950 .functor OR 1, L_0x55d44e8c2790, L_0x55d44e8c28a0, C4<0>, C4<0>;
v0x55d44d4b8040_0 .net *"_s0", 0 0, L_0x55d44e8c2580;  1 drivers
v0x55d44d4c0fa0_0 .net *"_s10", 0 0, L_0x55d44e8c28a0;  1 drivers
v0x55d44d4bdf10_0 .net *"_s4", 0 0, L_0x55d44e8c2660;  1 drivers
v0x55d44d4bdfd0_0 .net *"_s6", 0 0, L_0x55d44e8c26d0;  1 drivers
v0x55d44d4bafc0_0 .net *"_s8", 0 0, L_0x55d44e8c2790;  1 drivers
v0x55d44d4ab6f0_0 .net "a", 0 0, L_0x55d44e8c2a60;  1 drivers
v0x55d44d4ab7b0_0 .net "b", 0 0, L_0x55d44e8c2b90;  1 drivers
v0x55d44d4b4650_0 .net "ca", 0 0, L_0x55d44e8c2950;  1 drivers
v0x55d44d4b4710_0 .net "cin", 0 0, L_0x55d44e8c2cc0;  1 drivers
v0x55d44d4b1670_0 .net "sum", 0 0, L_0x55d44e8c25f0;  1 drivers
S_0x55d44dfe75e0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dfe9100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8c2e30 .functor XOR 1, L_0x55d44e8c3400, L_0x55d44e8c3530, C4<0>, C4<0>;
L_0x55d44e8c2ea0 .functor XOR 1, L_0x55d44e8c2e30, L_0x55d44e8c36b0, C4<0>, C4<0>;
L_0x55d44e8c2f60 .functor AND 1, L_0x55d44e8c3400, L_0x55d44e8c3530, C4<1>, C4<1>;
L_0x55d44e8c3070 .functor AND 1, L_0x55d44e8c3400, L_0x55d44e8c36b0, C4<1>, C4<1>;
L_0x55d44e8c3130 .functor OR 1, L_0x55d44e8c2f60, L_0x55d44e8c3070, C4<0>, C4<0>;
L_0x55d44e8c3240 .functor AND 1, L_0x55d44e8c36b0, L_0x55d44e8c3530, C4<1>, C4<1>;
L_0x55d44e8c32f0 .functor OR 1, L_0x55d44e8c3130, L_0x55d44e8c3240, C4<0>, C4<0>;
v0x55d44d4ae670_0 .net *"_s0", 0 0, L_0x55d44e8c2e30;  1 drivers
v0x55d44d4ae730_0 .net *"_s10", 0 0, L_0x55d44e8c3240;  1 drivers
v0x55d44d49eda0_0 .net *"_s4", 0 0, L_0x55d44e8c2f60;  1 drivers
v0x55d44d4a7d00_0 .net *"_s6", 0 0, L_0x55d44e8c3070;  1 drivers
v0x55d44d4a4c70_0 .net *"_s8", 0 0, L_0x55d44e8c3130;  1 drivers
v0x55d44d4a1d20_0 .net "a", 0 0, L_0x55d44e8c3400;  1 drivers
v0x55d44d4a1de0_0 .net "b", 0 0, L_0x55d44e8c3530;  1 drivers
v0x55d44d492360_0 .net "ca", 0 0, L_0x55d44e8c32f0;  1 drivers
v0x55d44d492420_0 .net "cin", 0 0, L_0x55d44e8c36b0;  1 drivers
v0x55d44d4982e0_0 .net "sum", 0 0, L_0x55d44e8c2ea0;  1 drivers
S_0x55d44dfe32a0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dfe9100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8c37e0 .functor XOR 1, L_0x55d44e8c3c80, L_0x55d44e8c3e40, C4<0>, C4<0>;
L_0x55d44e8c3850 .functor XOR 1, L_0x55d44e8c37e0, L_0x55d44e8c4000, C4<0>, C4<0>;
L_0x55d44e8c38c0 .functor AND 1, L_0x55d44e8c3c80, L_0x55d44e8c3e40, C4<1>, C4<1>;
L_0x55d44e8c3930 .functor AND 1, L_0x55d44e8c3c80, L_0x55d44e8c4000, C4<1>, C4<1>;
L_0x55d44e8c39f0 .functor OR 1, L_0x55d44e8c38c0, L_0x55d44e8c3930, C4<0>, C4<0>;
L_0x55d44e8c3b00 .functor AND 1, L_0x55d44e8c4000, L_0x55d44e8c3e40, C4<1>, C4<1>;
L_0x55d44e8c3b70 .functor OR 1, L_0x55d44e8c39f0, L_0x55d44e8c3b00, C4<0>, C4<0>;
v0x55d44d4952e0_0 .net *"_s0", 0 0, L_0x55d44e8c37e0;  1 drivers
v0x55d44d4260e0_0 .net *"_s10", 0 0, L_0x55d44e8c3b00;  1 drivers
v0x55d44d48dca0_0 .net *"_s4", 0 0, L_0x55d44e8c38c0;  1 drivers
v0x55d44d48dd60_0 .net *"_s6", 0 0, L_0x55d44e8c3930;  1 drivers
v0x55d44d48d990_0 .net *"_s8", 0 0, L_0x55d44e8c39f0;  1 drivers
v0x55d44d426990_0 .net "a", 0 0, L_0x55d44e8c3c80;  1 drivers
v0x55d44d426a50_0 .net "b", 0 0, L_0x55d44e8c3e40;  1 drivers
v0x55d44d426330_0 .net "ca", 0 0, L_0x55d44e8c3b70;  1 drivers
v0x55d44d4263f0_0 .net "cin", 0 0, L_0x55d44e8c4000;  1 drivers
v0x55d44d459de0_0 .net "sum", 0 0, L_0x55d44e8c3850;  1 drivers
S_0x55d44dfe4630 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44dfe54c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d44c1b0_0 .net "a", 3 0, L_0x55d44e8c6de0;  1 drivers
v0x55d44d43fe60_0 .net "b", 3 0, L_0x55d44e8c6f10;  1 drivers
v0x55d44d43f860_0 .net "ca", 3 0, L_0x55d44e8c6c70;  1 drivers
v0x55d44d43f920_0 .net "cin", 3 0, L_0x55d44e8c7040;  1 drivers
v0x55d44d432c00_0 .net "sum", 3 0, L_0x55d44e8c6bd0;  1 drivers
L_0x55d44e8c4b90 .part L_0x55d44e8c6de0, 0, 1;
L_0x55d44e8c4cc0 .part L_0x55d44e8c6f10, 0, 1;
L_0x55d44e8c4df0 .part L_0x55d44e8c7040, 0, 1;
L_0x55d44e8c5400 .part L_0x55d44e8c6de0, 1, 1;
L_0x55d44e8c5530 .part L_0x55d44e8c6f10, 1, 1;
L_0x55d44e8c5660 .part L_0x55d44e8c7040, 1, 1;
L_0x55d44e8c5da0 .part L_0x55d44e8c6de0, 2, 1;
L_0x55d44e8c5ed0 .part L_0x55d44e8c6f10, 2, 1;
L_0x55d44e8c6050 .part L_0x55d44e8c7040, 2, 1;
L_0x55d44e8c6620 .part L_0x55d44e8c6de0, 3, 1;
L_0x55d44e8c67e0 .part L_0x55d44e8c6f10, 3, 1;
L_0x55d44e8c69a0 .part L_0x55d44e8c7040, 3, 1;
L_0x55d44e8c6bd0 .concat8 [ 1 1 1 1], L_0x55d44e8c4670, L_0x55d44e8c4f90, L_0x55d44e8c5840, L_0x55d44e8c61f0;
L_0x55d44e8c6c70 .concat8 [ 1 1 1 1], L_0x55d44e8c4a80, L_0x55d44e8c52f0, L_0x55d44e8c5c90, L_0x55d44e8c6510;
S_0x55d44dfd8b70 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dfe4630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8c41c0 .functor XOR 1, L_0x55d44e8c4b90, L_0x55d44e8c4cc0, C4<0>, C4<0>;
L_0x55d44e8c4670 .functor XOR 1, L_0x55d44e8c41c0, L_0x55d44e8c4df0, C4<0>, C4<0>;
L_0x55d44e8c4730 .functor AND 1, L_0x55d44e8c4b90, L_0x55d44e8c4cc0, C4<1>, C4<1>;
L_0x55d44e8c4840 .functor AND 1, L_0x55d44e8c4b90, L_0x55d44e8c4df0, C4<1>, C4<1>;
L_0x55d44e8c4900 .functor OR 1, L_0x55d44e8c4730, L_0x55d44e8c4840, C4<0>, C4<0>;
L_0x55d44e8c4a10 .functor AND 1, L_0x55d44e8c4df0, L_0x55d44e8c4cc0, C4<1>, C4<1>;
L_0x55d44e8c4a80 .functor OR 1, L_0x55d44e8c4900, L_0x55d44e8c4a10, C4<0>, C4<0>;
v0x55d44d48c480_0 .net *"_s0", 0 0, L_0x55d44e8c41c0;  1 drivers
v0x55d44d48bd40_0 .net *"_s10", 0 0, L_0x55d44e8c4a10;  1 drivers
v0x55d44d466090_0 .net *"_s4", 0 0, L_0x55d44e8c4730;  1 drivers
v0x55d44d466150_0 .net *"_s6", 0 0, L_0x55d44e8c4840;  1 drivers
v0x55d44d47f9f0_0 .net *"_s8", 0 0, L_0x55d44e8c4900;  1 drivers
v0x55d44d47f3f0_0 .net "a", 0 0, L_0x55d44e8c4b90;  1 drivers
v0x55d44d47f4b0_0 .net "b", 0 0, L_0x55d44e8c4cc0;  1 drivers
v0x55d44d4730a0_0 .net "ca", 0 0, L_0x55d44e8c4a80;  1 drivers
v0x55d44d473160_0 .net "cin", 0 0, L_0x55d44e8c4df0;  1 drivers
v0x55d44d472b50_0 .net "sum", 0 0, L_0x55d44e8c4670;  1 drivers
S_0x55d44dfe1600 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dfe4630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8c4f20 .functor XOR 1, L_0x55d44e8c5400, L_0x55d44e8c5530, C4<0>, C4<0>;
L_0x55d44e8c4f90 .functor XOR 1, L_0x55d44e8c4f20, L_0x55d44e8c5660, C4<0>, C4<0>;
L_0x55d44e8c5000 .functor AND 1, L_0x55d44e8c5400, L_0x55d44e8c5530, C4<1>, C4<1>;
L_0x55d44e8c5070 .functor AND 1, L_0x55d44e8c5400, L_0x55d44e8c5660, C4<1>, C4<1>;
L_0x55d44e8c5130 .functor OR 1, L_0x55d44e8c5000, L_0x55d44e8c5070, C4<0>, C4<0>;
L_0x55d44e8c5240 .functor AND 1, L_0x55d44e8c5660, L_0x55d44e8c5530, C4<1>, C4<1>;
L_0x55d44e8c52f0 .functor OR 1, L_0x55d44e8c5130, L_0x55d44e8c5240, C4<0>, C4<0>;
v0x55d44d465e40_0 .net *"_s0", 0 0, L_0x55d44e8c4f20;  1 drivers
v0x55d44d482740_0 .net *"_s10", 0 0, L_0x55d44e8c5240;  1 drivers
v0x55d44d48b6a0_0 .net *"_s4", 0 0, L_0x55d44e8c5000;  1 drivers
v0x55d44d48b760_0 .net *"_s6", 0 0, L_0x55d44e8c5070;  1 drivers
v0x55d44d488610_0 .net *"_s8", 0 0, L_0x55d44e8c5130;  1 drivers
v0x55d44d4856c0_0 .net "a", 0 0, L_0x55d44e8c5400;  1 drivers
v0x55d44d485780_0 .net "b", 0 0, L_0x55d44e8c5530;  1 drivers
v0x55d44d475df0_0 .net "ca", 0 0, L_0x55d44e8c52f0;  1 drivers
v0x55d44d475eb0_0 .net "cin", 0 0, L_0x55d44e8c5660;  1 drivers
v0x55d44d47ee00_0 .net "sum", 0 0, L_0x55d44e8c4f90;  1 drivers
S_0x55d44dfe1220 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dfe4630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8c57d0 .functor XOR 1, L_0x55d44e8c5da0, L_0x55d44e8c5ed0, C4<0>, C4<0>;
L_0x55d44e8c5840 .functor XOR 1, L_0x55d44e8c57d0, L_0x55d44e8c6050, C4<0>, C4<0>;
L_0x55d44e8c5900 .functor AND 1, L_0x55d44e8c5da0, L_0x55d44e8c5ed0, C4<1>, C4<1>;
L_0x55d44e8c5a10 .functor AND 1, L_0x55d44e8c5da0, L_0x55d44e8c6050, C4<1>, C4<1>;
L_0x55d44e8c5ad0 .functor OR 1, L_0x55d44e8c5900, L_0x55d44e8c5a10, C4<0>, C4<0>;
L_0x55d44e8c5be0 .functor AND 1, L_0x55d44e8c6050, L_0x55d44e8c5ed0, C4<1>, C4<1>;
L_0x55d44e8c5c90 .functor OR 1, L_0x55d44e8c5ad0, L_0x55d44e8c5be0, C4<0>, C4<0>;
v0x55d44d47bcc0_0 .net *"_s0", 0 0, L_0x55d44e8c57d0;  1 drivers
v0x55d44d47bd80_0 .net *"_s10", 0 0, L_0x55d44e8c5be0;  1 drivers
v0x55d44d478d70_0 .net *"_s4", 0 0, L_0x55d44e8c5900;  1 drivers
v0x55d44d4694a0_0 .net *"_s6", 0 0, L_0x55d44e8c5a10;  1 drivers
v0x55d44d472400_0 .net *"_s8", 0 0, L_0x55d44e8c5ad0;  1 drivers
v0x55d44d46f370_0 .net "a", 0 0, L_0x55d44e8c5da0;  1 drivers
v0x55d44d46f430_0 .net "b", 0 0, L_0x55d44e8c5ed0;  1 drivers
v0x55d44d46c420_0 .net "ca", 0 0, L_0x55d44e8c5c90;  1 drivers
v0x55d44d46c4e0_0 .net "cin", 0 0, L_0x55d44e8c6050;  1 drivers
v0x55d44d45cb10_0 .net "sum", 0 0, L_0x55d44e8c5840;  1 drivers
S_0x55d44dfd8750 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dfe4630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8c6180 .functor XOR 1, L_0x55d44e8c6620, L_0x55d44e8c67e0, C4<0>, C4<0>;
L_0x55d44e8c61f0 .functor XOR 1, L_0x55d44e8c6180, L_0x55d44e8c69a0, C4<0>, C4<0>;
L_0x55d44e8c6260 .functor AND 1, L_0x55d44e8c6620, L_0x55d44e8c67e0, C4<1>, C4<1>;
L_0x55d44e8c62d0 .functor AND 1, L_0x55d44e8c6620, L_0x55d44e8c69a0, C4<1>, C4<1>;
L_0x55d44e8c6390 .functor OR 1, L_0x55d44e8c6260, L_0x55d44e8c62d0, C4<0>, C4<0>;
L_0x55d44e8c64a0 .functor AND 1, L_0x55d44e8c69a0, L_0x55d44e8c67e0, C4<1>, C4<1>;
L_0x55d44e8c6510 .functor OR 1, L_0x55d44e8c6390, L_0x55d44e8c64a0, C4<0>, C4<0>;
v0x55d44d462930_0 .net *"_s0", 0 0, L_0x55d44e8c6180;  1 drivers
v0x55d44d45f9e0_0 .net *"_s10", 0 0, L_0x55d44e8c64a0;  1 drivers
v0x55d44d4334e0_0 .net *"_s4", 0 0, L_0x55d44e8c6260;  1 drivers
v0x55d44d4335a0_0 .net *"_s6", 0 0, L_0x55d44e8c62d0;  1 drivers
v0x55d44d459240_0 .net *"_s8", 0 0, L_0x55d44e8c6390;  1 drivers
v0x55d44d458b00_0 .net "a", 0 0, L_0x55d44e8c6620;  1 drivers
v0x55d44d458bc0_0 .net "b", 0 0, L_0x55d44e8c67e0;  1 drivers
v0x55d44d432e50_0 .net "ca", 0 0, L_0x55d44e8c6510;  1 drivers
v0x55d44d432f10_0 .net "cin", 0 0, L_0x55d44e8c69a0;  1 drivers
v0x55d44d44c860_0 .net "sum", 0 0, L_0x55d44e8c61f0;  1 drivers
S_0x55d44dfde6b0 .scope module, "FA_1" "thirtBitAdder" 5 14, 6 3 0, S_0x55d44cedd410;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44e660fb0_0 .net "a", 31 0, L_0x55d44e8ddc80;  1 drivers
v0x55d44e65e060_0 .net "b", 31 0, L_0x55d44e8ddd70;  1 drivers
v0x55d44e64e790_0 .net "ca", 31 0, L_0x55d44e8ddaf0;  1 drivers
v0x55d44e64e850_0 .net "cin", 31 0, L_0x55d44e8dde60;  1 drivers
v0x55d44e6576f0_0 .net "sum", 31 0, L_0x55d44e8dd9b0;  1 drivers
L_0x55d44e8d2890 .part L_0x55d44e8ddc80, 0, 16;
L_0x55d44e8d2930 .part L_0x55d44e8ddd70, 0, 16;
L_0x55d44e8d29d0 .part L_0x55d44e8dde60, 0, 16;
L_0x55d44e8dd6a0 .part L_0x55d44e8ddc80, 16, 16;
L_0x55d44e8dd790 .part L_0x55d44e8ddd70, 16, 16;
L_0x55d44e8dd880 .part L_0x55d44e8dde60, 16, 16;
L_0x55d44e8dd9b0 .concat8 [ 16 16 0 0], L_0x55d44e8d2590, L_0x55d44e8dd3a0;
L_0x55d44e8ddaf0 .concat8 [ 16 16 0 0], L_0x55d44e8d2630, L_0x55d44e8dd440;
S_0x55d44dfde2d0 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44dfde6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44d32ed70_0 .net "a", 15 0, L_0x55d44e8d2890;  1 drivers
v0x55d44d34b670_0 .net "b", 15 0, L_0x55d44e8d2930;  1 drivers
v0x55d44d3545d0_0 .net "ca", 15 0, L_0x55d44e8d2630;  1 drivers
v0x55d44d354690_0 .net "cin", 15 0, L_0x55d44e8d29d0;  1 drivers
v0x55d44d351540_0 .net "sum", 15 0, L_0x55d44e8d2590;  1 drivers
L_0x55d44e8ca3a0 .part L_0x55d44e8d2890, 0, 4;
L_0x55d44e8ca440 .part L_0x55d44e8d2930, 0, 4;
L_0x55d44e8ca4e0 .part L_0x55d44e8d29d0, 0, 4;
L_0x55d44e8ccd30 .part L_0x55d44e8d2890, 4, 4;
L_0x55d44e8cce20 .part L_0x55d44e8d2930, 4, 4;
L_0x55d44e8ccf10 .part L_0x55d44e8d29d0, 4, 4;
L_0x55d44e8cf7f0 .part L_0x55d44e8d2890, 8, 4;
L_0x55d44e8cf890 .part L_0x55d44e8d2930, 8, 4;
L_0x55d44e8cf980 .part L_0x55d44e8d29d0, 8, 4;
L_0x55d44e8d2190 .part L_0x55d44e8d2890, 12, 4;
L_0x55d44e8d22c0 .part L_0x55d44e8d2930, 12, 4;
L_0x55d44e8d23f0 .part L_0x55d44e8d29d0, 12, 4;
L_0x55d44e8d2590 .concat8 [ 4 4 4 4], L_0x55d44e8ca190, L_0x55d44e8ccb20, L_0x55d44e8cf5e0, L_0x55d44e8d1f80;
L_0x55d44e8d2630 .concat8 [ 4 4 4 4], L_0x55d44e8ca230, L_0x55d44e8ccbc0, L_0x55d44e8cf680, L_0x55d44e8d2020;
S_0x55d44dfdb760 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44dfde2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d402220_0 .net "a", 3 0, L_0x55d44e8ca3a0;  1 drivers
v0x55d44d40b180_0 .net "b", 3 0, L_0x55d44e8ca440;  1 drivers
v0x55d44d4080f0_0 .net "ca", 3 0, L_0x55d44e8ca230;  1 drivers
v0x55d44d4081b0_0 .net "cin", 3 0, L_0x55d44e8ca4e0;  1 drivers
v0x55d44d4051a0_0 .net "sum", 3 0, L_0x55d44e8ca190;  1 drivers
L_0x55d44e8c8150 .part L_0x55d44e8ca3a0, 0, 1;
L_0x55d44e8c8280 .part L_0x55d44e8ca440, 0, 1;
L_0x55d44e8c83b0 .part L_0x55d44e8ca4e0, 0, 1;
L_0x55d44e8c89c0 .part L_0x55d44e8ca3a0, 1, 1;
L_0x55d44e8c8af0 .part L_0x55d44e8ca440, 1, 1;
L_0x55d44e8c8c20 .part L_0x55d44e8ca4e0, 1, 1;
L_0x55d44e8c9360 .part L_0x55d44e8ca3a0, 2, 1;
L_0x55d44e8c9490 .part L_0x55d44e8ca440, 2, 1;
L_0x55d44e8c9610 .part L_0x55d44e8ca4e0, 2, 1;
L_0x55d44e8c9be0 .part L_0x55d44e8ca3a0, 3, 1;
L_0x55d44e8c9da0 .part L_0x55d44e8ca440, 3, 1;
L_0x55d44e8c9f60 .part L_0x55d44e8ca4e0, 3, 1;
L_0x55d44e8ca190 .concat8 [ 1 1 1 1], L_0x55d44e8c6b60, L_0x55d44e8c8550, L_0x55d44e8c8e00, L_0x55d44e8c97b0;
L_0x55d44e8ca230 .concat8 [ 1 1 1 1], L_0x55d44e8c8040, L_0x55d44e8c88b0, L_0x55d44e8c9250, L_0x55d44e8c9ad0;
S_0x55d44dfdb380 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dfdb760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8c7170 .functor XOR 1, L_0x55d44e8c8150, L_0x55d44e8c8280, C4<0>, C4<0>;
L_0x55d44e8c6b60 .functor XOR 1, L_0x55d44e8c7170, L_0x55d44e8c83b0, C4<0>, C4<0>;
L_0x55d44e8c7cf0 .functor AND 1, L_0x55d44e8c8150, L_0x55d44e8c8280, C4<1>, C4<1>;
L_0x55d44e8c7e00 .functor AND 1, L_0x55d44e8c8150, L_0x55d44e8c83b0, C4<1>, C4<1>;
L_0x55d44e8c7ec0 .functor OR 1, L_0x55d44e8c7cf0, L_0x55d44e8c7e00, C4<0>, C4<0>;
L_0x55d44e8c7fd0 .functor AND 1, L_0x55d44e8c83b0, L_0x55d44e8c8280, C4<1>, C4<1>;
L_0x55d44e8c8040 .functor OR 1, L_0x55d44e8c7ec0, L_0x55d44e8c7fd0, C4<0>, C4<0>;
v0x55d44d436260_0 .net *"_s0", 0 0, L_0x55d44e8c7170;  1 drivers
v0x55d44d43f1c0_0 .net *"_s10", 0 0, L_0x55d44e8c7fd0;  1 drivers
v0x55d44d43c130_0 .net *"_s4", 0 0, L_0x55d44e8c7cf0;  1 drivers
v0x55d44d43c1f0_0 .net *"_s6", 0 0, L_0x55d44e8c7e00;  1 drivers
v0x55d44d4391e0_0 .net *"_s8", 0 0, L_0x55d44e8c7ec0;  1 drivers
v0x55d44d429820_0 .net "a", 0 0, L_0x55d44e8c8150;  1 drivers
v0x55d44d4298e0_0 .net "b", 0 0, L_0x55d44e8c8280;  1 drivers
v0x55d44d42f6f0_0 .net "ca", 0 0, L_0x55d44e8c8040;  1 drivers
v0x55d44d42f7b0_0 .net "cin", 0 0, L_0x55d44e8c83b0;  1 drivers
v0x55d44d42c850_0 .net "sum", 0 0, L_0x55d44e8c6b60;  1 drivers
S_0x55d44dfd83d0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dfdb760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8c84e0 .functor XOR 1, L_0x55d44e8c89c0, L_0x55d44e8c8af0, C4<0>, C4<0>;
L_0x55d44e8c8550 .functor XOR 1, L_0x55d44e8c84e0, L_0x55d44e8c8c20, C4<0>, C4<0>;
L_0x55d44e8c85c0 .functor AND 1, L_0x55d44e8c89c0, L_0x55d44e8c8af0, C4<1>, C4<1>;
L_0x55d44e8c8630 .functor AND 1, L_0x55d44e8c89c0, L_0x55d44e8c8c20, C4<1>, C4<1>;
L_0x55d44e8c86f0 .functor OR 1, L_0x55d44e8c85c0, L_0x55d44e8c8630, C4<0>, C4<0>;
L_0x55d44e8c8800 .functor AND 1, L_0x55d44e8c8c20, L_0x55d44e8c8af0, C4<1>, C4<1>;
L_0x55d44e8c88b0 .functor OR 1, L_0x55d44e8c86f0, L_0x55d44e8c8800, C4<0>, C4<0>;
v0x55d44d3f2ab0_0 .net *"_s0", 0 0, L_0x55d44e8c84e0;  1 drivers
v0x55d44d3f2420_0 .net *"_s10", 0 0, L_0x55d44e8c8800;  1 drivers
v0x55d44d425d30_0 .net *"_s4", 0 0, L_0x55d44e8c85c0;  1 drivers
v0x55d44d425df0_0 .net *"_s6", 0 0, L_0x55d44e8c8630;  1 drivers
v0x55d44d425630_0 .net *"_s8", 0 0, L_0x55d44e8c86f0;  1 drivers
v0x55d44d3ff4a0_0 .net "a", 0 0, L_0x55d44e8c89c0;  1 drivers
v0x55d44d3ff560_0 .net "b", 0 0, L_0x55d44e8c8af0;  1 drivers
v0x55d44d425200_0 .net "ca", 0 0, L_0x55d44e8c88b0;  1 drivers
v0x55d44d4252c0_0 .net "cin", 0 0, L_0x55d44e8c8c20;  1 drivers
v0x55d44d424b70_0 .net "sum", 0 0, L_0x55d44e8c8550;  1 drivers
S_0x55d44dfdf700 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dfdb760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8c8d90 .functor XOR 1, L_0x55d44e8c9360, L_0x55d44e8c9490, C4<0>, C4<0>;
L_0x55d44e8c8e00 .functor XOR 1, L_0x55d44e8c8d90, L_0x55d44e8c9610, C4<0>, C4<0>;
L_0x55d44e8c8ec0 .functor AND 1, L_0x55d44e8c9360, L_0x55d44e8c9490, C4<1>, C4<1>;
L_0x55d44e8c8fd0 .functor AND 1, L_0x55d44e8c9360, L_0x55d44e8c9610, C4<1>, C4<1>;
L_0x55d44e8c9090 .functor OR 1, L_0x55d44e8c8ec0, L_0x55d44e8c8fd0, C4<0>, C4<0>;
L_0x55d44e8c91a0 .functor AND 1, L_0x55d44e8c9610, L_0x55d44e8c9490, C4<1>, C4<1>;
L_0x55d44e8c9250 .functor OR 1, L_0x55d44e8c9090, L_0x55d44e8c91a0, C4<0>, C4<0>;
v0x55d44d3fee10_0 .net *"_s0", 0 0, L_0x55d44e8c8d90;  1 drivers
v0x55d44d3feed0_0 .net *"_s10", 0 0, L_0x55d44e8c91a0;  1 drivers
v0x55d44d418770_0 .net *"_s4", 0 0, L_0x55d44e8c8ec0;  1 drivers
v0x55d44d418170_0 .net *"_s6", 0 0, L_0x55d44e8c8fd0;  1 drivers
v0x55d44d40be20_0 .net *"_s8", 0 0, L_0x55d44e8c9090;  1 drivers
v0x55d44d40b820_0 .net "a", 0 0, L_0x55d44e8c9360;  1 drivers
v0x55d44d40b8e0_0 .net "b", 0 0, L_0x55d44e8c9490;  1 drivers
v0x55d44d3febc0_0 .net "ca", 0 0, L_0x55d44e8c9250;  1 drivers
v0x55d44d3fec80_0 .net "cin", 0 0, L_0x55d44e8c9610;  1 drivers
v0x55d44d41b570_0 .net "sum", 0 0, L_0x55d44e8c8e00;  1 drivers
S_0x55d44dfe0b30 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dfdb760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8c9740 .functor XOR 1, L_0x55d44e8c9be0, L_0x55d44e8c9da0, C4<0>, C4<0>;
L_0x55d44e8c97b0 .functor XOR 1, L_0x55d44e8c9740, L_0x55d44e8c9f60, C4<0>, C4<0>;
L_0x55d44e8c9820 .functor AND 1, L_0x55d44e8c9be0, L_0x55d44e8c9da0, C4<1>, C4<1>;
L_0x55d44e8c9890 .functor AND 1, L_0x55d44e8c9be0, L_0x55d44e8c9f60, C4<1>, C4<1>;
L_0x55d44e8c9950 .functor OR 1, L_0x55d44e8c9820, L_0x55d44e8c9890, C4<0>, C4<0>;
L_0x55d44e8c9a60 .functor AND 1, L_0x55d44e8c9f60, L_0x55d44e8c9da0, C4<1>, C4<1>;
L_0x55d44e8c9ad0 .functor OR 1, L_0x55d44e8c9950, L_0x55d44e8c9a60, C4<0>, C4<0>;
v0x55d44d424420_0 .net *"_s0", 0 0, L_0x55d44e8c9740;  1 drivers
v0x55d44d421390_0 .net *"_s10", 0 0, L_0x55d44e8c9a60;  1 drivers
v0x55d44d41e440_0 .net *"_s4", 0 0, L_0x55d44e8c9820;  1 drivers
v0x55d44d41e500_0 .net *"_s6", 0 0, L_0x55d44e8c9890;  1 drivers
v0x55d44d40eb70_0 .net *"_s8", 0 0, L_0x55d44e8c9950;  1 drivers
v0x55d44d417ad0_0 .net "a", 0 0, L_0x55d44e8c9be0;  1 drivers
v0x55d44d417b90_0 .net "b", 0 0, L_0x55d44e8c9da0;  1 drivers
v0x55d44d414a40_0 .net "ca", 0 0, L_0x55d44e8c9ad0;  1 drivers
v0x55d44d414b00_0 .net "cin", 0 0, L_0x55d44e8c9f60;  1 drivers
v0x55d44d411ba0_0 .net "sum", 0 0, L_0x55d44e8c97b0;  1 drivers
S_0x55d44dfdc7b0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44dfde2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d3bde50_0 .net "a", 3 0, L_0x55d44e8ccd30;  1 drivers
v0x55d44d3bdb40_0 .net "b", 3 0, L_0x55d44e8cce20;  1 drivers
v0x55d44d356b40_0 .net "ca", 3 0, L_0x55d44e8ccbc0;  1 drivers
v0x55d44d356c00_0 .net "cin", 3 0, L_0x55d44e8ccf10;  1 drivers
v0x55d44d3564e0_0 .net "sum", 3 0, L_0x55d44e8ccb20;  1 drivers
L_0x55d44e8caae0 .part L_0x55d44e8ccd30, 0, 1;
L_0x55d44e8cac10 .part L_0x55d44e8cce20, 0, 1;
L_0x55d44e8cad40 .part L_0x55d44e8ccf10, 0, 1;
L_0x55d44e8cb350 .part L_0x55d44e8ccd30, 1, 1;
L_0x55d44e8cb480 .part L_0x55d44e8cce20, 1, 1;
L_0x55d44e8cb5b0 .part L_0x55d44e8ccf10, 1, 1;
L_0x55d44e8cbcf0 .part L_0x55d44e8ccd30, 2, 1;
L_0x55d44e8cbe20 .part L_0x55d44e8cce20, 2, 1;
L_0x55d44e8cbfa0 .part L_0x55d44e8ccf10, 2, 1;
L_0x55d44e8cc570 .part L_0x55d44e8ccd30, 3, 1;
L_0x55d44e8cc730 .part L_0x55d44e8cce20, 3, 1;
L_0x55d44e8cc8f0 .part L_0x55d44e8ccf10, 3, 1;
L_0x55d44e8ccb20 .concat8 [ 1 1 1 1], L_0x55d44e8ca580, L_0x55d44e8caee0, L_0x55d44e8cb790, L_0x55d44e8cc140;
L_0x55d44e8ccbc0 .concat8 [ 1 1 1 1], L_0x55d44e8ca9d0, L_0x55d44e8cb240, L_0x55d44e8cbbe0, L_0x55d44e8cc460;
S_0x55d44dfddbe0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dfdc7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8ca120 .functor XOR 1, L_0x55d44e8caae0, L_0x55d44e8cac10, C4<0>, C4<0>;
L_0x55d44e8ca580 .functor XOR 1, L_0x55d44e8ca120, L_0x55d44e8cad40, C4<0>, C4<0>;
L_0x55d44e8ca640 .functor AND 1, L_0x55d44e8caae0, L_0x55d44e8cac10, C4<1>, C4<1>;
L_0x55d44e8ca750 .functor AND 1, L_0x55d44e8caae0, L_0x55d44e8cad40, C4<1>, C4<1>;
L_0x55d44e8ca810 .functor OR 1, L_0x55d44e8ca640, L_0x55d44e8ca750, C4<0>, C4<0>;
L_0x55d44e8ca920 .functor AND 1, L_0x55d44e8cad40, L_0x55d44e8cac10, C4<1>, C4<1>;
L_0x55d44e8ca9d0 .functor OR 1, L_0x55d44e8ca810, L_0x55d44e8ca920, C4<0>, C4<0>;
v0x55d44d3f57e0_0 .net *"_s0", 0 0, L_0x55d44e8ca120;  1 drivers
v0x55d44d3fb6b0_0 .net *"_s10", 0 0, L_0x55d44e8ca920;  1 drivers
v0x55d44d3f8760_0 .net *"_s4", 0 0, L_0x55d44e8ca640;  1 drivers
v0x55d44d3f8820_0 .net *"_s6", 0 0, L_0x55d44e8ca750;  1 drivers
v0x55d44d3cc260_0 .net *"_s8", 0 0, L_0x55d44e8ca810;  1 drivers
v0x55d44d3f1fc0_0 .net "a", 0 0, L_0x55d44e8caae0;  1 drivers
v0x55d44d3f2080_0 .net "b", 0 0, L_0x55d44e8cac10;  1 drivers
v0x55d44d3f1880_0 .net "ca", 0 0, L_0x55d44e8ca9d0;  1 drivers
v0x55d44d3f1940_0 .net "cin", 0 0, L_0x55d44e8cad40;  1 drivers
v0x55d44d3cbc80_0 .net "sum", 0 0, L_0x55d44e8ca580;  1 drivers
S_0x55d44dfd9860 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dfdc7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8cae70 .functor XOR 1, L_0x55d44e8cb350, L_0x55d44e8cb480, C4<0>, C4<0>;
L_0x55d44e8caee0 .functor XOR 1, L_0x55d44e8cae70, L_0x55d44e8cb5b0, C4<0>, C4<0>;
L_0x55d44e8caf50 .functor AND 1, L_0x55d44e8cb350, L_0x55d44e8cb480, C4<1>, C4<1>;
L_0x55d44e8cafc0 .functor AND 1, L_0x55d44e8cb350, L_0x55d44e8cb5b0, C4<1>, C4<1>;
L_0x55d44e8cb080 .functor OR 1, L_0x55d44e8caf50, L_0x55d44e8cafc0, C4<0>, C4<0>;
L_0x55d44e8cb190 .functor AND 1, L_0x55d44e8cb5b0, L_0x55d44e8cb480, C4<1>, C4<1>;
L_0x55d44e8cb240 .functor OR 1, L_0x55d44e8cb080, L_0x55d44e8cb190, C4<0>, C4<0>;
v0x55d44d3e5530_0 .net *"_s0", 0 0, L_0x55d44e8cae70;  1 drivers
v0x55d44d3e4f30_0 .net *"_s10", 0 0, L_0x55d44e8cb190;  1 drivers
v0x55d44d3d8be0_0 .net *"_s4", 0 0, L_0x55d44e8caf50;  1 drivers
v0x55d44d3d8ca0_0 .net *"_s6", 0 0, L_0x55d44e8cafc0;  1 drivers
v0x55d44d3d85e0_0 .net *"_s8", 0 0, L_0x55d44e8cb080;  1 drivers
v0x55d44d3cb980_0 .net "a", 0 0, L_0x55d44e8cb350;  1 drivers
v0x55d44d3cba40_0 .net "b", 0 0, L_0x55d44e8cb480;  1 drivers
v0x55d44d3e8280_0 .net "ca", 0 0, L_0x55d44e8cb240;  1 drivers
v0x55d44d3e8340_0 .net "cin", 0 0, L_0x55d44e8cb5b0;  1 drivers
v0x55d44d3f1290_0 .net "sum", 0 0, L_0x55d44e8caee0;  1 drivers
S_0x55d44dfdac90 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dfdc7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8cb720 .functor XOR 1, L_0x55d44e8cbcf0, L_0x55d44e8cbe20, C4<0>, C4<0>;
L_0x55d44e8cb790 .functor XOR 1, L_0x55d44e8cb720, L_0x55d44e8cbfa0, C4<0>, C4<0>;
L_0x55d44e8cb850 .functor AND 1, L_0x55d44e8cbcf0, L_0x55d44e8cbe20, C4<1>, C4<1>;
L_0x55d44e8cb960 .functor AND 1, L_0x55d44e8cbcf0, L_0x55d44e8cbfa0, C4<1>, C4<1>;
L_0x55d44e8cba20 .functor OR 1, L_0x55d44e8cb850, L_0x55d44e8cb960, C4<0>, C4<0>;
L_0x55d44e8cbb30 .functor AND 1, L_0x55d44e8cbfa0, L_0x55d44e8cbe20, C4<1>, C4<1>;
L_0x55d44e8cbbe0 .functor OR 1, L_0x55d44e8cba20, L_0x55d44e8cbb30, C4<0>, C4<0>;
v0x55d44d3ee150_0 .net *"_s0", 0 0, L_0x55d44e8cb720;  1 drivers
v0x55d44d3ee210_0 .net *"_s10", 0 0, L_0x55d44e8cbb30;  1 drivers
v0x55d44d3eb200_0 .net *"_s4", 0 0, L_0x55d44e8cb850;  1 drivers
v0x55d44d3db930_0 .net *"_s6", 0 0, L_0x55d44e8cb960;  1 drivers
v0x55d44d3e4890_0 .net *"_s8", 0 0, L_0x55d44e8cba20;  1 drivers
v0x55d44d3e1800_0 .net "a", 0 0, L_0x55d44e8cbcf0;  1 drivers
v0x55d44d3e18c0_0 .net "b", 0 0, L_0x55d44e8cbe20;  1 drivers
v0x55d44d3de8b0_0 .net "ca", 0 0, L_0x55d44e8cbbe0;  1 drivers
v0x55d44d3de970_0 .net "cin", 0 0, L_0x55d44e8cbfa0;  1 drivers
v0x55d44d3cf090_0 .net "sum", 0 0, L_0x55d44e8cb790;  1 drivers
S_0x55d44dfd6950 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dfdc7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8cc0d0 .functor XOR 1, L_0x55d44e8cc570, L_0x55d44e8cc730, C4<0>, C4<0>;
L_0x55d44e8cc140 .functor XOR 1, L_0x55d44e8cc0d0, L_0x55d44e8cc8f0, C4<0>, C4<0>;
L_0x55d44e8cc1b0 .functor AND 1, L_0x55d44e8cc570, L_0x55d44e8cc730, C4<1>, C4<1>;
L_0x55d44e8cc220 .functor AND 1, L_0x55d44e8cc570, L_0x55d44e8cc8f0, C4<1>, C4<1>;
L_0x55d44e8cc2e0 .functor OR 1, L_0x55d44e8cc1b0, L_0x55d44e8cc220, C4<0>, C4<0>;
L_0x55d44e8cc3f0 .functor AND 1, L_0x55d44e8cc8f0, L_0x55d44e8cc730, C4<1>, C4<1>;
L_0x55d44e8cc460 .functor OR 1, L_0x55d44e8cc2e0, L_0x55d44e8cc3f0, C4<0>, C4<0>;
v0x55d44d3d7f40_0 .net *"_s0", 0 0, L_0x55d44e8cc0d0;  1 drivers
v0x55d44d3d4eb0_0 .net *"_s10", 0 0, L_0x55d44e8cc3f0;  1 drivers
v0x55d44d3d1f60_0 .net *"_s4", 0 0, L_0x55d44e8cc1b0;  1 drivers
v0x55d44d3d2020_0 .net *"_s6", 0 0, L_0x55d44e8cc220;  1 drivers
v0x55d44d3c25a0_0 .net *"_s8", 0 0, L_0x55d44e8cc2e0;  1 drivers
v0x55d44d3c8470_0 .net "a", 0 0, L_0x55d44e8cc570;  1 drivers
v0x55d44d3c8530_0 .net "b", 0 0, L_0x55d44e8cc730;  1 drivers
v0x55d44d3c5520_0 .net "ca", 0 0, L_0x55d44e8cc460;  1 drivers
v0x55d44d3c55e0_0 .net "cin", 0 0, L_0x55d44e8cc8f0;  1 drivers
v0x55d44d356340_0 .net "sum", 0 0, L_0x55d44e8cc140;  1 drivers
S_0x55d44dfd7ce0 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44dfde2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d363690_0 .net "a", 3 0, L_0x55d44e8cf7f0;  1 drivers
v0x55d44d3893f0_0 .net "b", 3 0, L_0x55d44e8cf890;  1 drivers
v0x55d44d388cb0_0 .net "ca", 3 0, L_0x55d44e8cf680;  1 drivers
v0x55d44d388d70_0 .net "cin", 3 0, L_0x55d44e8cf980;  1 drivers
v0x55d44d363000_0 .net "sum", 3 0, L_0x55d44e8cf5e0;  1 drivers
L_0x55d44e8cd5a0 .part L_0x55d44e8cf7f0, 0, 1;
L_0x55d44e8cd6d0 .part L_0x55d44e8cf890, 0, 1;
L_0x55d44e8cd800 .part L_0x55d44e8cf980, 0, 1;
L_0x55d44e8cde10 .part L_0x55d44e8cf7f0, 1, 1;
L_0x55d44e8cdf40 .part L_0x55d44e8cf890, 1, 1;
L_0x55d44e8ce070 .part L_0x55d44e8cf980, 1, 1;
L_0x55d44e8ce7b0 .part L_0x55d44e8cf7f0, 2, 1;
L_0x55d44e8ce8e0 .part L_0x55d44e8cf890, 2, 1;
L_0x55d44e8cea60 .part L_0x55d44e8cf980, 2, 1;
L_0x55d44e8cf030 .part L_0x55d44e8cf7f0, 3, 1;
L_0x55d44e8cf1f0 .part L_0x55d44e8cf890, 3, 1;
L_0x55d44e8cf3b0 .part L_0x55d44e8cf980, 3, 1;
L_0x55d44e8cf5e0 .concat8 [ 1 1 1 1], L_0x55d44e8cd040, L_0x55d44e8cd9a0, L_0x55d44e8ce250, L_0x55d44e8cec00;
L_0x55d44e8cf680 .concat8 [ 1 1 1 1], L_0x55d44e8cd490, L_0x55d44e8cdd00, L_0x55d44e8ce6a0, L_0x55d44e8cef20;
S_0x55d44dfcc220 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dfd7ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8ccab0 .functor XOR 1, L_0x55d44e8cd5a0, L_0x55d44e8cd6d0, C4<0>, C4<0>;
L_0x55d44e8cd040 .functor XOR 1, L_0x55d44e8ccab0, L_0x55d44e8cd800, C4<0>, C4<0>;
L_0x55d44e8cd100 .functor AND 1, L_0x55d44e8cd5a0, L_0x55d44e8cd6d0, C4<1>, C4<1>;
L_0x55d44e8cd210 .functor AND 1, L_0x55d44e8cd5a0, L_0x55d44e8cd800, C4<1>, C4<1>;
L_0x55d44e8cd2d0 .functor OR 1, L_0x55d44e8cd100, L_0x55d44e8cd210, C4<0>, C4<0>;
L_0x55d44e8cd3e0 .functor AND 1, L_0x55d44e8cd800, L_0x55d44e8cd6d0, C4<1>, C4<1>;
L_0x55d44e8cd490 .functor OR 1, L_0x55d44e8cd2d0, L_0x55d44e8cd3e0, C4<0>, C4<0>;
v0x55d44d389ee0_0 .net *"_s0", 0 0, L_0x55d44e8ccab0;  1 drivers
v0x55d44d389fa0_0 .net *"_s10", 0 0, L_0x55d44e8cd3e0;  1 drivers
v0x55d44d389850_0 .net *"_s4", 0 0, L_0x55d44e8cd100;  1 drivers
v0x55d44d3bd160_0 .net *"_s6", 0 0, L_0x55d44e8cd210;  1 drivers
v0x55d44d3bca60_0 .net *"_s8", 0 0, L_0x55d44e8cd2d0;  1 drivers
v0x55d44d3968d0_0 .net "a", 0 0, L_0x55d44e8cd5a0;  1 drivers
v0x55d44d396990_0 .net "b", 0 0, L_0x55d44e8cd6d0;  1 drivers
v0x55d44d3bc630_0 .net "ca", 0 0, L_0x55d44e8cd490;  1 drivers
v0x55d44d3bc6f0_0 .net "cin", 0 0, L_0x55d44e8cd800;  1 drivers
v0x55d44d3bbfa0_0 .net "sum", 0 0, L_0x55d44e8cd040;  1 drivers
S_0x55d44dfd4cb0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dfd7ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8cd930 .functor XOR 1, L_0x55d44e8cde10, L_0x55d44e8cdf40, C4<0>, C4<0>;
L_0x55d44e8cd9a0 .functor XOR 1, L_0x55d44e8cd930, L_0x55d44e8ce070, C4<0>, C4<0>;
L_0x55d44e8cda10 .functor AND 1, L_0x55d44e8cde10, L_0x55d44e8cdf40, C4<1>, C4<1>;
L_0x55d44e8cda80 .functor AND 1, L_0x55d44e8cde10, L_0x55d44e8ce070, C4<1>, C4<1>;
L_0x55d44e8cdb40 .functor OR 1, L_0x55d44e8cda10, L_0x55d44e8cda80, C4<0>, C4<0>;
L_0x55d44e8cdc50 .functor AND 1, L_0x55d44e8ce070, L_0x55d44e8cdf40, C4<1>, C4<1>;
L_0x55d44e8cdd00 .functor OR 1, L_0x55d44e8cdb40, L_0x55d44e8cdc50, C4<0>, C4<0>;
v0x55d44d396240_0 .net *"_s0", 0 0, L_0x55d44e8cd930;  1 drivers
v0x55d44d3afba0_0 .net *"_s10", 0 0, L_0x55d44e8cdc50;  1 drivers
v0x55d44d3af5a0_0 .net *"_s4", 0 0, L_0x55d44e8cda10;  1 drivers
v0x55d44d3af660_0 .net *"_s6", 0 0, L_0x55d44e8cda80;  1 drivers
v0x55d44d3a3250_0 .net *"_s8", 0 0, L_0x55d44e8cdb40;  1 drivers
v0x55d44d3a2c50_0 .net "a", 0 0, L_0x55d44e8cde10;  1 drivers
v0x55d44d3a2d10_0 .net "b", 0 0, L_0x55d44e8cdf40;  1 drivers
v0x55d44d395ff0_0 .net "ca", 0 0, L_0x55d44e8cdd00;  1 drivers
v0x55d44d3960b0_0 .net "cin", 0 0, L_0x55d44e8ce070;  1 drivers
v0x55d44d3b29a0_0 .net "sum", 0 0, L_0x55d44e8cd9a0;  1 drivers
S_0x55d44dfd48d0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dfd7ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8ce1e0 .functor XOR 1, L_0x55d44e8ce7b0, L_0x55d44e8ce8e0, C4<0>, C4<0>;
L_0x55d44e8ce250 .functor XOR 1, L_0x55d44e8ce1e0, L_0x55d44e8cea60, C4<0>, C4<0>;
L_0x55d44e8ce310 .functor AND 1, L_0x55d44e8ce7b0, L_0x55d44e8ce8e0, C4<1>, C4<1>;
L_0x55d44e8ce420 .functor AND 1, L_0x55d44e8ce7b0, L_0x55d44e8cea60, C4<1>, C4<1>;
L_0x55d44e8ce4e0 .functor OR 1, L_0x55d44e8ce310, L_0x55d44e8ce420, C4<0>, C4<0>;
L_0x55d44e8ce5f0 .functor AND 1, L_0x55d44e8cea60, L_0x55d44e8ce8e0, C4<1>, C4<1>;
L_0x55d44e8ce6a0 .functor OR 1, L_0x55d44e8ce4e0, L_0x55d44e8ce5f0, C4<0>, C4<0>;
v0x55d44d3bb850_0 .net *"_s0", 0 0, L_0x55d44e8ce1e0;  1 drivers
v0x55d44d3bb910_0 .net *"_s10", 0 0, L_0x55d44e8ce5f0;  1 drivers
v0x55d44d3b87c0_0 .net *"_s4", 0 0, L_0x55d44e8ce310;  1 drivers
v0x55d44d3b5870_0 .net *"_s6", 0 0, L_0x55d44e8ce420;  1 drivers
v0x55d44d3a5fa0_0 .net *"_s8", 0 0, L_0x55d44e8ce4e0;  1 drivers
v0x55d44d3aef00_0 .net "a", 0 0, L_0x55d44e8ce7b0;  1 drivers
v0x55d44d3aefc0_0 .net "b", 0 0, L_0x55d44e8ce8e0;  1 drivers
v0x55d44d3abe70_0 .net "ca", 0 0, L_0x55d44e8ce6a0;  1 drivers
v0x55d44d3abf30_0 .net "cin", 0 0, L_0x55d44e8cea60;  1 drivers
v0x55d44d3a8fd0_0 .net "sum", 0 0, L_0x55d44e8ce250;  1 drivers
S_0x55d44dfcbe00 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dfd7ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8ceb90 .functor XOR 1, L_0x55d44e8cf030, L_0x55d44e8cf1f0, C4<0>, C4<0>;
L_0x55d44e8cec00 .functor XOR 1, L_0x55d44e8ceb90, L_0x55d44e8cf3b0, C4<0>, C4<0>;
L_0x55d44e8cec70 .functor AND 1, L_0x55d44e8cf030, L_0x55d44e8cf1f0, C4<1>, C4<1>;
L_0x55d44e8cece0 .functor AND 1, L_0x55d44e8cf030, L_0x55d44e8cf3b0, C4<1>, C4<1>;
L_0x55d44e8ceda0 .functor OR 1, L_0x55d44e8cec70, L_0x55d44e8cece0, C4<0>, C4<0>;
L_0x55d44e8ceeb0 .functor AND 1, L_0x55d44e8cf3b0, L_0x55d44e8cf1f0, C4<1>, C4<1>;
L_0x55d44e8cef20 .functor OR 1, L_0x55d44e8ceda0, L_0x55d44e8ceeb0, C4<0>, C4<0>;
v0x55d44d399650_0 .net *"_s0", 0 0, L_0x55d44e8ceb90;  1 drivers
v0x55d44d3a25b0_0 .net *"_s10", 0 0, L_0x55d44e8ceeb0;  1 drivers
v0x55d44d39f520_0 .net *"_s4", 0 0, L_0x55d44e8cec70;  1 drivers
v0x55d44d39f5e0_0 .net *"_s6", 0 0, L_0x55d44e8cece0;  1 drivers
v0x55d44d39c5d0_0 .net *"_s8", 0 0, L_0x55d44e8ceda0;  1 drivers
v0x55d44d38cc10_0 .net "a", 0 0, L_0x55d44e8cf030;  1 drivers
v0x55d44d38ccd0_0 .net "b", 0 0, L_0x55d44e8cf1f0;  1 drivers
v0x55d44d392ae0_0 .net "ca", 0 0, L_0x55d44e8cef20;  1 drivers
v0x55d44d392ba0_0 .net "cin", 0 0, L_0x55d44e8cf3b0;  1 drivers
v0x55d44d38fc40_0 .net "sum", 0 0, L_0x55d44e8cec00;  1 drivers
S_0x55d44dfd1d60 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44dfde2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d348920_0 .net "a", 3 0, L_0x55d44e8d2190;  1 drivers
v0x55d44d348320_0 .net "b", 3 0, L_0x55d44e8d22c0;  1 drivers
v0x55d44d33bfd0_0 .net "ca", 3 0, L_0x55d44e8d2020;  1 drivers
v0x55d44d33c090_0 .net "cin", 3 0, L_0x55d44e8d23f0;  1 drivers
v0x55d44d33b9d0_0 .net "sum", 3 0, L_0x55d44e8d1f80;  1 drivers
L_0x55d44e8cff40 .part L_0x55d44e8d2190, 0, 1;
L_0x55d44e8d0070 .part L_0x55d44e8d22c0, 0, 1;
L_0x55d44e8d01a0 .part L_0x55d44e8d23f0, 0, 1;
L_0x55d44e8d07b0 .part L_0x55d44e8d2190, 1, 1;
L_0x55d44e8d08e0 .part L_0x55d44e8d22c0, 1, 1;
L_0x55d44e8d0a10 .part L_0x55d44e8d23f0, 1, 1;
L_0x55d44e8d1150 .part L_0x55d44e8d2190, 2, 1;
L_0x55d44e8d1280 .part L_0x55d44e8d22c0, 2, 1;
L_0x55d44e8d1400 .part L_0x55d44e8d23f0, 2, 1;
L_0x55d44e8d19d0 .part L_0x55d44e8d2190, 3, 1;
L_0x55d44e8d1b90 .part L_0x55d44e8d22c0, 3, 1;
L_0x55d44e8d1d50 .part L_0x55d44e8d23f0, 3, 1;
L_0x55d44e8d1f80 .concat8 [ 1 1 1 1], L_0x55d44e8cfa20, L_0x55d44e8d0340, L_0x55d44e8d0bf0, L_0x55d44e8d15a0;
L_0x55d44e8d2020 .concat8 [ 1 1 1 1], L_0x55d44e8cfe30, L_0x55d44e8d06a0, L_0x55d44e8d1040, L_0x55d44e8d18c0;
S_0x55d44dfd1980 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dfd1d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8cf570 .functor XOR 1, L_0x55d44e8cff40, L_0x55d44e8d0070, C4<0>, C4<0>;
L_0x55d44e8cfa20 .functor XOR 1, L_0x55d44e8cf570, L_0x55d44e8d01a0, C4<0>, C4<0>;
L_0x55d44e8cfae0 .functor AND 1, L_0x55d44e8cff40, L_0x55d44e8d0070, C4<1>, C4<1>;
L_0x55d44e8cfbf0 .functor AND 1, L_0x55d44e8cff40, L_0x55d44e8d01a0, C4<1>, C4<1>;
L_0x55d44e8cfcb0 .functor OR 1, L_0x55d44e8cfae0, L_0x55d44e8cfbf0, C4<0>, C4<0>;
L_0x55d44e8cfdc0 .functor AND 1, L_0x55d44e8d01a0, L_0x55d44e8d0070, C4<1>, C4<1>;
L_0x55d44e8cfe30 .functor OR 1, L_0x55d44e8cfcb0, L_0x55d44e8cfdc0, C4<0>, C4<0>;
v0x55d44d37c960_0 .net *"_s0", 0 0, L_0x55d44e8cf570;  1 drivers
v0x55d44d37c360_0 .net *"_s10", 0 0, L_0x55d44e8cfdc0;  1 drivers
v0x55d44d370010_0 .net *"_s4", 0 0, L_0x55d44e8cfae0;  1 drivers
v0x55d44d3700d0_0 .net *"_s6", 0 0, L_0x55d44e8cfbf0;  1 drivers
v0x55d44d36fa10_0 .net *"_s8", 0 0, L_0x55d44e8cfcb0;  1 drivers
v0x55d44d362db0_0 .net "a", 0 0, L_0x55d44e8cff40;  1 drivers
v0x55d44d362e70_0 .net "b", 0 0, L_0x55d44e8d0070;  1 drivers
v0x55d44d37f6b0_0 .net "ca", 0 0, L_0x55d44e8cfe30;  1 drivers
v0x55d44d37f770_0 .net "cin", 0 0, L_0x55d44e8d01a0;  1 drivers
v0x55d44d3886c0_0 .net "sum", 0 0, L_0x55d44e8cfa20;  1 drivers
S_0x55d44dfcee10 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dfd1d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8d02d0 .functor XOR 1, L_0x55d44e8d07b0, L_0x55d44e8d08e0, C4<0>, C4<0>;
L_0x55d44e8d0340 .functor XOR 1, L_0x55d44e8d02d0, L_0x55d44e8d0a10, C4<0>, C4<0>;
L_0x55d44e8d03b0 .functor AND 1, L_0x55d44e8d07b0, L_0x55d44e8d08e0, C4<1>, C4<1>;
L_0x55d44e8d0420 .functor AND 1, L_0x55d44e8d07b0, L_0x55d44e8d0a10, C4<1>, C4<1>;
L_0x55d44e8d04e0 .functor OR 1, L_0x55d44e8d03b0, L_0x55d44e8d0420, C4<0>, C4<0>;
L_0x55d44e8d05f0 .functor AND 1, L_0x55d44e8d0a10, L_0x55d44e8d08e0, C4<1>, C4<1>;
L_0x55d44e8d06a0 .functor OR 1, L_0x55d44e8d04e0, L_0x55d44e8d05f0, C4<0>, C4<0>;
v0x55d44d385580_0 .net *"_s0", 0 0, L_0x55d44e8d02d0;  1 drivers
v0x55d44d382630_0 .net *"_s10", 0 0, L_0x55d44e8d05f0;  1 drivers
v0x55d44d372d60_0 .net *"_s4", 0 0, L_0x55d44e8d03b0;  1 drivers
v0x55d44d372e20_0 .net *"_s6", 0 0, L_0x55d44e8d0420;  1 drivers
v0x55d44d37bcc0_0 .net *"_s8", 0 0, L_0x55d44e8d04e0;  1 drivers
v0x55d44d378c30_0 .net "a", 0 0, L_0x55d44e8d07b0;  1 drivers
v0x55d44d378cf0_0 .net "b", 0 0, L_0x55d44e8d08e0;  1 drivers
v0x55d44d375ce0_0 .net "ca", 0 0, L_0x55d44e8d06a0;  1 drivers
v0x55d44d375da0_0 .net "cin", 0 0, L_0x55d44e8d0a10;  1 drivers
v0x55d44d3664c0_0 .net "sum", 0 0, L_0x55d44e8d0340;  1 drivers
S_0x55d44dfcea30 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dfd1d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8d0b80 .functor XOR 1, L_0x55d44e8d1150, L_0x55d44e8d1280, C4<0>, C4<0>;
L_0x55d44e8d0bf0 .functor XOR 1, L_0x55d44e8d0b80, L_0x55d44e8d1400, C4<0>, C4<0>;
L_0x55d44e8d0cb0 .functor AND 1, L_0x55d44e8d1150, L_0x55d44e8d1280, C4<1>, C4<1>;
L_0x55d44e8d0dc0 .functor AND 1, L_0x55d44e8d1150, L_0x55d44e8d1400, C4<1>, C4<1>;
L_0x55d44e8d0e80 .functor OR 1, L_0x55d44e8d0cb0, L_0x55d44e8d0dc0, C4<0>, C4<0>;
L_0x55d44e8d0f90 .functor AND 1, L_0x55d44e8d1400, L_0x55d44e8d1280, C4<1>, C4<1>;
L_0x55d44e8d1040 .functor OR 1, L_0x55d44e8d0e80, L_0x55d44e8d0f90, C4<0>, C4<0>;
v0x55d44d36f370_0 .net *"_s0", 0 0, L_0x55d44e8d0b80;  1 drivers
v0x55d44d36f430_0 .net *"_s10", 0 0, L_0x55d44e8d0f90;  1 drivers
v0x55d44d36c2e0_0 .net *"_s4", 0 0, L_0x55d44e8d0cb0;  1 drivers
v0x55d44d369390_0 .net *"_s6", 0 0, L_0x55d44e8d0dc0;  1 drivers
v0x55d44d3599d0_0 .net *"_s8", 0 0, L_0x55d44e8d0e80;  1 drivers
v0x55d44d35f8a0_0 .net "a", 0 0, L_0x55d44e8d1150;  1 drivers
v0x55d44d35f960_0 .net "b", 0 0, L_0x55d44e8d1280;  1 drivers
v0x55d44d35c950_0 .net "ca", 0 0, L_0x55d44e8d1040;  1 drivers
v0x55d44d35ca10_0 .net "cin", 0 0, L_0x55d44e8d1400;  1 drivers
v0x55d44d322d10_0 .net "sum", 0 0, L_0x55d44e8d0bf0;  1 drivers
S_0x55d44dfcba80 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dfd1d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8d1530 .functor XOR 1, L_0x55d44e8d19d0, L_0x55d44e8d1b90, C4<0>, C4<0>;
L_0x55d44e8d15a0 .functor XOR 1, L_0x55d44e8d1530, L_0x55d44e8d1d50, C4<0>, C4<0>;
L_0x55d44e8d1610 .functor AND 1, L_0x55d44e8d19d0, L_0x55d44e8d1b90, C4<1>, C4<1>;
L_0x55d44e8d1680 .functor AND 1, L_0x55d44e8d19d0, L_0x55d44e8d1d50, C4<1>, C4<1>;
L_0x55d44e8d1740 .functor OR 1, L_0x55d44e8d1610, L_0x55d44e8d1680, C4<0>, C4<0>;
L_0x55d44e8d1850 .functor AND 1, L_0x55d44e8d1d50, L_0x55d44e8d1b90, C4<1>, C4<1>;
L_0x55d44e8d18c0 .functor OR 1, L_0x55d44e8d1740, L_0x55d44e8d1850, C4<0>, C4<0>;
v0x55d44d3225d0_0 .net *"_s0", 0 0, L_0x55d44e8d1530;  1 drivers
v0x55d44d355ee0_0 .net *"_s10", 0 0, L_0x55d44e8d1850;  1 drivers
v0x55d44d3557e0_0 .net *"_s4", 0 0, L_0x55d44e8d1610;  1 drivers
v0x55d44d3558a0_0 .net *"_s6", 0 0, L_0x55d44e8d1680;  1 drivers
v0x55d44d32f650_0 .net *"_s8", 0 0, L_0x55d44e8d1740;  1 drivers
v0x55d44d3553b0_0 .net "a", 0 0, L_0x55d44e8d19d0;  1 drivers
v0x55d44d355470_0 .net "b", 0 0, L_0x55d44e8d1b90;  1 drivers
v0x55d44d354c70_0 .net "ca", 0 0, L_0x55d44e8d18c0;  1 drivers
v0x55d44d354d30_0 .net "cin", 0 0, L_0x55d44e8d1d50;  1 drivers
v0x55d44d32f070_0 .net "sum", 0 0, L_0x55d44e8d15a0;  1 drivers
S_0x55d44dfd2db0 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44dfde6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44e66d900_0 .net "a", 15 0, L_0x55d44e8dd6a0;  1 drivers
v0x55d44e66a9b0_0 .net "b", 15 0, L_0x55d44e8dd790;  1 drivers
v0x55d44e65b0e0_0 .net "ca", 15 0, L_0x55d44e8dd440;  1 drivers
v0x55d44e65b1a0_0 .net "cin", 15 0, L_0x55d44e8dd880;  1 drivers
v0x55d44e664040_0 .net "sum", 15 0, L_0x55d44e8dd3a0;  1 drivers
L_0x55d44e8d51b0 .part L_0x55d44e8dd6a0, 0, 4;
L_0x55d44e8d5250 .part L_0x55d44e8dd790, 0, 4;
L_0x55d44e8d52f0 .part L_0x55d44e8dd880, 0, 4;
L_0x55d44e8d7b40 .part L_0x55d44e8dd6a0, 4, 4;
L_0x55d44e8d7c30 .part L_0x55d44e8dd790, 4, 4;
L_0x55d44e8d7d20 .part L_0x55d44e8dd880, 4, 4;
L_0x55d44e8da600 .part L_0x55d44e8dd6a0, 8, 4;
L_0x55d44e8da6a0 .part L_0x55d44e8dd790, 8, 4;
L_0x55d44e8da790 .part L_0x55d44e8dd880, 8, 4;
L_0x55d44e8dcfa0 .part L_0x55d44e8dd6a0, 12, 4;
L_0x55d44e8dd0d0 .part L_0x55d44e8dd790, 12, 4;
L_0x55d44e8dd200 .part L_0x55d44e8dd880, 12, 4;
L_0x55d44e8dd3a0 .concat8 [ 4 4 4 4], L_0x55d44e8d4fa0, L_0x55d44e8d7930, L_0x55d44e8da3f0, L_0x55d44e8dcd40;
L_0x55d44e8dd440 .concat8 [ 4 4 4 4], L_0x55d44e8d5040, L_0x55d44e8d79d0, L_0x55d44e8da490, L_0x55d44e8dcde0;
S_0x55d44dfd41e0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44dfd2db0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d30ea60_0 .net "a", 3 0, L_0x55d44e8d51b0;  1 drivers
v0x55d44d2ff190_0 .net "b", 3 0, L_0x55d44e8d5250;  1 drivers
v0x55d44d3080f0_0 .net "ca", 3 0, L_0x55d44e8d5040;  1 drivers
v0x55d44d3081b0_0 .net "cin", 3 0, L_0x55d44e8d52f0;  1 drivers
v0x55d44d305060_0 .net "sum", 3 0, L_0x55d44e8d4fa0;  1 drivers
L_0x55d44e8d2f60 .part L_0x55d44e8d51b0, 0, 1;
L_0x55d44e8d3090 .part L_0x55d44e8d5250, 0, 1;
L_0x55d44e8d31c0 .part L_0x55d44e8d52f0, 0, 1;
L_0x55d44e8d37d0 .part L_0x55d44e8d51b0, 1, 1;
L_0x55d44e8d3900 .part L_0x55d44e8d5250, 1, 1;
L_0x55d44e8d3a30 .part L_0x55d44e8d52f0, 1, 1;
L_0x55d44e8d4170 .part L_0x55d44e8d51b0, 2, 1;
L_0x55d44e8d42a0 .part L_0x55d44e8d5250, 2, 1;
L_0x55d44e8d4420 .part L_0x55d44e8d52f0, 2, 1;
L_0x55d44e8d49f0 .part L_0x55d44e8d51b0, 3, 1;
L_0x55d44e8d4bb0 .part L_0x55d44e8d5250, 3, 1;
L_0x55d44e8d4d70 .part L_0x55d44e8d52f0, 3, 1;
L_0x55d44e8d4fa0 .concat8 [ 1 1 1 1], L_0x55d44e8d1f10, L_0x55d44e8d3360, L_0x55d44e8d3c10, L_0x55d44e8d45c0;
L_0x55d44e8d5040 .concat8 [ 1 1 1 1], L_0x55d44e8d2e50, L_0x55d44e8d36c0, L_0x55d44e8d4060, L_0x55d44e8d48e0;
S_0x55d44dfcfe60 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dfd41e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8d2520 .functor XOR 1, L_0x55d44e8d2f60, L_0x55d44e8d3090, C4<0>, C4<0>;
L_0x55d44e8d1f10 .functor XOR 1, L_0x55d44e8d2520, L_0x55d44e8d31c0, C4<0>, C4<0>;
L_0x55d44e8d2ac0 .functor AND 1, L_0x55d44e8d2f60, L_0x55d44e8d3090, C4<1>, C4<1>;
L_0x55d44e8d2bd0 .functor AND 1, L_0x55d44e8d2f60, L_0x55d44e8d31c0, C4<1>, C4<1>;
L_0x55d44e8d2c90 .functor OR 1, L_0x55d44e8d2ac0, L_0x55d44e8d2bd0, C4<0>, C4<0>;
L_0x55d44e8d2da0 .functor AND 1, L_0x55d44e8d31c0, L_0x55d44e8d3090, C4<1>, C4<1>;
L_0x55d44e8d2e50 .functor OR 1, L_0x55d44e8d2c90, L_0x55d44e8d2da0, C4<0>, C4<0>;
v0x55d44d34e5f0_0 .net *"_s0", 0 0, L_0x55d44e8d2520;  1 drivers
v0x55d44d33ed20_0 .net *"_s10", 0 0, L_0x55d44e8d2da0;  1 drivers
v0x55d44d347c80_0 .net *"_s4", 0 0, L_0x55d44e8d2ac0;  1 drivers
v0x55d44d347d40_0 .net *"_s6", 0 0, L_0x55d44e8d2bd0;  1 drivers
v0x55d44d344bf0_0 .net *"_s8", 0 0, L_0x55d44e8d2c90;  1 drivers
v0x55d44d341ca0_0 .net "a", 0 0, L_0x55d44e8d2f60;  1 drivers
v0x55d44d341d60_0 .net "b", 0 0, L_0x55d44e8d3090;  1 drivers
v0x55d44d3323d0_0 .net "ca", 0 0, L_0x55d44e8d2e50;  1 drivers
v0x55d44d332490_0 .net "cin", 0 0, L_0x55d44e8d31c0;  1 drivers
v0x55d44d33b3e0_0 .net "sum", 0 0, L_0x55d44e8d1f10;  1 drivers
S_0x55d44dfd1290 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dfd41e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8d32f0 .functor XOR 1, L_0x55d44e8d37d0, L_0x55d44e8d3900, C4<0>, C4<0>;
L_0x55d44e8d3360 .functor XOR 1, L_0x55d44e8d32f0, L_0x55d44e8d3a30, C4<0>, C4<0>;
L_0x55d44e8d33d0 .functor AND 1, L_0x55d44e8d37d0, L_0x55d44e8d3900, C4<1>, C4<1>;
L_0x55d44e8d3440 .functor AND 1, L_0x55d44e8d37d0, L_0x55d44e8d3a30, C4<1>, C4<1>;
L_0x55d44e8d3500 .functor OR 1, L_0x55d44e8d33d0, L_0x55d44e8d3440, C4<0>, C4<0>;
L_0x55d44e8d3610 .functor AND 1, L_0x55d44e8d3a30, L_0x55d44e8d3900, C4<1>, C4<1>;
L_0x55d44e8d36c0 .functor OR 1, L_0x55d44e8d3500, L_0x55d44e8d3610, C4<0>, C4<0>;
v0x55d44d3382a0_0 .net *"_s0", 0 0, L_0x55d44e8d32f0;  1 drivers
v0x55d44d335350_0 .net *"_s10", 0 0, L_0x55d44e8d3610;  1 drivers
v0x55d44d325990_0 .net *"_s4", 0 0, L_0x55d44e8d33d0;  1 drivers
v0x55d44d325a50_0 .net *"_s6", 0 0, L_0x55d44e8d3440;  1 drivers
v0x55d44d32b860_0 .net *"_s8", 0 0, L_0x55d44e8d3500;  1 drivers
v0x55d44d328910_0 .net "a", 0 0, L_0x55d44e8d37d0;  1 drivers
v0x55d44d3289d0_0 .net "b", 0 0, L_0x55d44e8d3900;  1 drivers
v0x55d44d2fc410_0 .net "ca", 0 0, L_0x55d44e8d36c0;  1 drivers
v0x55d44d2fc4d0_0 .net "cin", 0 0, L_0x55d44e8d3a30;  1 drivers
v0x55d44d322220_0 .net "sum", 0 0, L_0x55d44e8d3360;  1 drivers
S_0x55d44dfccf10 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dfd41e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8d3ba0 .functor XOR 1, L_0x55d44e8d4170, L_0x55d44e8d42a0, C4<0>, C4<0>;
L_0x55d44e8d3c10 .functor XOR 1, L_0x55d44e8d3ba0, L_0x55d44e8d4420, C4<0>, C4<0>;
L_0x55d44e8d3cd0 .functor AND 1, L_0x55d44e8d4170, L_0x55d44e8d42a0, C4<1>, C4<1>;
L_0x55d44e8d3de0 .functor AND 1, L_0x55d44e8d4170, L_0x55d44e8d4420, C4<1>, C4<1>;
L_0x55d44e8d3ea0 .functor OR 1, L_0x55d44e8d3cd0, L_0x55d44e8d3de0, C4<0>, C4<0>;
L_0x55d44e8d3fb0 .functor AND 1, L_0x55d44e8d4420, L_0x55d44e8d42a0, C4<1>, C4<1>;
L_0x55d44e8d4060 .functor OR 1, L_0x55d44e8d3ea0, L_0x55d44e8d3fb0, C4<0>, C4<0>;
v0x55d44d321a30_0 .net *"_s0", 0 0, L_0x55d44e8d3ba0;  1 drivers
v0x55d44d321af0_0 .net *"_s10", 0 0, L_0x55d44e8d3fb0;  1 drivers
v0x55d44d2fbd80_0 .net *"_s4", 0 0, L_0x55d44e8d3cd0;  1 drivers
v0x55d44d3156e0_0 .net *"_s6", 0 0, L_0x55d44e8d3de0;  1 drivers
v0x55d44d3150e0_0 .net *"_s8", 0 0, L_0x55d44e8d3ea0;  1 drivers
v0x55d44d308d90_0 .net "a", 0 0, L_0x55d44e8d4170;  1 drivers
v0x55d44d308e50_0 .net "b", 0 0, L_0x55d44e8d42a0;  1 drivers
v0x55d44d308790_0 .net "ca", 0 0, L_0x55d44e8d4060;  1 drivers
v0x55d44d308850_0 .net "cin", 0 0, L_0x55d44e8d4420;  1 drivers
v0x55d44d2fbbe0_0 .net "sum", 0 0, L_0x55d44e8d3c10;  1 drivers
S_0x55d44dfce340 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dfd41e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8d4550 .functor XOR 1, L_0x55d44e8d49f0, L_0x55d44e8d4bb0, C4<0>, C4<0>;
L_0x55d44e8d45c0 .functor XOR 1, L_0x55d44e8d4550, L_0x55d44e8d4d70, C4<0>, C4<0>;
L_0x55d44e8d4630 .functor AND 1, L_0x55d44e8d49f0, L_0x55d44e8d4bb0, C4<1>, C4<1>;
L_0x55d44e8d46a0 .functor AND 1, L_0x55d44e8d49f0, L_0x55d44e8d4d70, C4<1>, C4<1>;
L_0x55d44e8d4760 .functor OR 1, L_0x55d44e8d4630, L_0x55d44e8d46a0, C4<0>, C4<0>;
L_0x55d44e8d4870 .functor AND 1, L_0x55d44e8d4d70, L_0x55d44e8d4bb0, C4<1>, C4<1>;
L_0x55d44e8d48e0 .functor OR 1, L_0x55d44e8d4760, L_0x55d44e8d4870, C4<0>, C4<0>;
v0x55d44d318430_0 .net *"_s0", 0 0, L_0x55d44e8d4550;  1 drivers
v0x55d44d321390_0 .net *"_s10", 0 0, L_0x55d44e8d4870;  1 drivers
v0x55d44d31e300_0 .net *"_s4", 0 0, L_0x55d44e8d4630;  1 drivers
v0x55d44d31e3c0_0 .net *"_s6", 0 0, L_0x55d44e8d46a0;  1 drivers
v0x55d44d31b3b0_0 .net *"_s8", 0 0, L_0x55d44e8d4760;  1 drivers
v0x55d44d30bae0_0 .net "a", 0 0, L_0x55d44e8d49f0;  1 drivers
v0x55d44d30bba0_0 .net "b", 0 0, L_0x55d44e8d4bb0;  1 drivers
v0x55d44d314a40_0 .net "ca", 0 0, L_0x55d44e8d48e0;  1 drivers
v0x55d44d314b00_0 .net "cin", 0 0, L_0x55d44e8d4d70;  1 drivers
v0x55d44d311a60_0 .net "sum", 0 0, L_0x55d44e8d45c0;  1 drivers
S_0x55d44dfca000 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44dfd2db0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e6aefb0_0 .net "a", 3 0, L_0x55d44e8d7b40;  1 drivers
v0x55d44e6b73b0_0 .net "b", 3 0, L_0x55d44e8d7c30;  1 drivers
v0x55d44e6b5db0_0 .net "ca", 3 0, L_0x55d44e8d79d0;  1 drivers
v0x55d44e6b5e70_0 .net "cin", 3 0, L_0x55d44e8d7d20;  1 drivers
v0x55d44e6b47b0_0 .net "sum", 3 0, L_0x55d44e8d7930;  1 drivers
L_0x55d44e8d58f0 .part L_0x55d44e8d7b40, 0, 1;
L_0x55d44e8d5a20 .part L_0x55d44e8d7c30, 0, 1;
L_0x55d44e8d5b50 .part L_0x55d44e8d7d20, 0, 1;
L_0x55d44e8d6160 .part L_0x55d44e8d7b40, 1, 1;
L_0x55d44e8d6290 .part L_0x55d44e8d7c30, 1, 1;
L_0x55d44e8d63c0 .part L_0x55d44e8d7d20, 1, 1;
L_0x55d44e8d6b00 .part L_0x55d44e8d7b40, 2, 1;
L_0x55d44e8d6c30 .part L_0x55d44e8d7c30, 2, 1;
L_0x55d44e8d6db0 .part L_0x55d44e8d7d20, 2, 1;
L_0x55d44e8d7380 .part L_0x55d44e8d7b40, 3, 1;
L_0x55d44e8d7540 .part L_0x55d44e8d7c30, 3, 1;
L_0x55d44e8d7700 .part L_0x55d44e8d7d20, 3, 1;
L_0x55d44e8d7930 .concat8 [ 1 1 1 1], L_0x55d44e8d5390, L_0x55d44e8d5cf0, L_0x55d44e8d65a0, L_0x55d44e8d6f50;
L_0x55d44e8d79d0 .concat8 [ 1 1 1 1], L_0x55d44e8d57e0, L_0x55d44e8d6050, L_0x55d44e8d69f0, L_0x55d44e8d7270;
S_0x55d44dfcb390 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dfca000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8d4f30 .functor XOR 1, L_0x55d44e8d58f0, L_0x55d44e8d5a20, C4<0>, C4<0>;
L_0x55d44e8d5390 .functor XOR 1, L_0x55d44e8d4f30, L_0x55d44e8d5b50, C4<0>, C4<0>;
L_0x55d44e8d5450 .functor AND 1, L_0x55d44e8d58f0, L_0x55d44e8d5a20, C4<1>, C4<1>;
L_0x55d44e8d5560 .functor AND 1, L_0x55d44e8d58f0, L_0x55d44e8d5b50, C4<1>, C4<1>;
L_0x55d44e8d5620 .functor OR 1, L_0x55d44e8d5450, L_0x55d44e8d5560, C4<0>, C4<0>;
L_0x55d44e8d5730 .functor AND 1, L_0x55d44e8d5b50, L_0x55d44e8d5a20, C4<1>, C4<1>;
L_0x55d44e8d57e0 .functor OR 1, L_0x55d44e8d5620, L_0x55d44e8d5730, C4<0>, C4<0>;
v0x55d44d302110_0 .net *"_s0", 0 0, L_0x55d44e8d4f30;  1 drivers
v0x55d44d2f2750_0 .net *"_s10", 0 0, L_0x55d44e8d5730;  1 drivers
v0x55d44d2f8620_0 .net *"_s4", 0 0, L_0x55d44e8d5450;  1 drivers
v0x55d44d2f86e0_0 .net *"_s6", 0 0, L_0x55d44e8d5560;  1 drivers
v0x55d44d2f56d0_0 .net *"_s8", 0 0, L_0x55d44e8d5620;  1 drivers
v0x55d44e68aeb0_0 .net "a", 0 0, L_0x55d44e8d58f0;  1 drivers
v0x55d44e68af70_0 .net "b", 0 0, L_0x55d44e8d5a20;  1 drivers
v0x55d44e67fcb0_0 .net "ca", 0 0, L_0x55d44e8d57e0;  1 drivers
v0x55d44e67fd70_0 .net "cin", 0 0, L_0x55d44e8d5b50;  1 drivers
v0x55d44e67fae0_0 .net "sum", 0 0, L_0x55d44e8d5390;  1 drivers
S_0x55d44dfbf7e0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dfca000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8d5c80 .functor XOR 1, L_0x55d44e8d6160, L_0x55d44e8d6290, C4<0>, C4<0>;
L_0x55d44e8d5cf0 .functor XOR 1, L_0x55d44e8d5c80, L_0x55d44e8d63c0, C4<0>, C4<0>;
L_0x55d44e8d5d60 .functor AND 1, L_0x55d44e8d6160, L_0x55d44e8d6290, C4<1>, C4<1>;
L_0x55d44e8d5dd0 .functor AND 1, L_0x55d44e8d6160, L_0x55d44e8d63c0, C4<1>, C4<1>;
L_0x55d44e8d5e90 .functor OR 1, L_0x55d44e8d5d60, L_0x55d44e8d5dd0, C4<0>, C4<0>;
L_0x55d44e8d5fa0 .functor AND 1, L_0x55d44e8d63c0, L_0x55d44e8d6290, C4<1>, C4<1>;
L_0x55d44e8d6050 .functor OR 1, L_0x55d44e8d5e90, L_0x55d44e8d5fa0, C4<0>, C4<0>;
v0x55d44e6a1a30_0 .net *"_s0", 0 0, L_0x55d44e8d5c80;  1 drivers
v0x55d44e6a17b0_0 .net *"_s10", 0 0, L_0x55d44e8d5fa0;  1 drivers
v0x55d44e6965b0_0 .net *"_s4", 0 0, L_0x55d44e8d5d60;  1 drivers
v0x55d44e696670_0 .net *"_s6", 0 0, L_0x55d44e8d5dd0;  1 drivers
v0x55d44e696330_0 .net *"_s8", 0 0, L_0x55d44e8d5e90;  1 drivers
v0x55d44e68b130_0 .net "a", 0 0, L_0x55d44e8d6160;  1 drivers
v0x55d44e68b1f0_0 .net "b", 0 0, L_0x55d44e8d6290;  1 drivers
v0x55d44e6c58b0_0 .net "ca", 0 0, L_0x55d44e8d6050;  1 drivers
v0x55d44e6c5970_0 .net "cin", 0 0, L_0x55d44e8d63c0;  1 drivers
v0x55d44e6cdd60_0 .net "sum", 0 0, L_0x55d44e8d5cf0;  1 drivers
S_0x55d44dfc8270 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dfca000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8d6530 .functor XOR 1, L_0x55d44e8d6b00, L_0x55d44e8d6c30, C4<0>, C4<0>;
L_0x55d44e8d65a0 .functor XOR 1, L_0x55d44e8d6530, L_0x55d44e8d6db0, C4<0>, C4<0>;
L_0x55d44e8d6660 .functor AND 1, L_0x55d44e8d6b00, L_0x55d44e8d6c30, C4<1>, C4<1>;
L_0x55d44e8d6770 .functor AND 1, L_0x55d44e8d6b00, L_0x55d44e8d6db0, C4<1>, C4<1>;
L_0x55d44e8d6830 .functor OR 1, L_0x55d44e8d6660, L_0x55d44e8d6770, C4<0>, C4<0>;
L_0x55d44e8d6940 .functor AND 1, L_0x55d44e8d6db0, L_0x55d44e8d6c30, C4<1>, C4<1>;
L_0x55d44e8d69f0 .functor OR 1, L_0x55d44e8d6830, L_0x55d44e8d6940, C4<0>, C4<0>;
v0x55d44e6cc6b0_0 .net *"_s0", 0 0, L_0x55d44e8d6530;  1 drivers
v0x55d44e6cc770_0 .net *"_s10", 0 0, L_0x55d44e8d6940;  1 drivers
v0x55d44e6cb0b0_0 .net *"_s4", 0 0, L_0x55d44e8d6660;  1 drivers
v0x55d44e6c9ab0_0 .net *"_s6", 0 0, L_0x55d44e8d6770;  1 drivers
v0x55d44e6c84b0_0 .net *"_s8", 0 0, L_0x55d44e8d6830;  1 drivers
v0x55d44e6c6eb0_0 .net "a", 0 0, L_0x55d44e8d6b00;  1 drivers
v0x55d44e6c6f70_0 .net "b", 0 0, L_0x55d44e8d6c30;  1 drivers
v0x55d44e6c4220_0 .net "ca", 0 0, L_0x55d44e8d69f0;  1 drivers
v0x55d44e6c42e0_0 .net "cin", 0 0, L_0x55d44e8d6db0;  1 drivers
v0x55d44e6ba4e0_0 .net "sum", 0 0, L_0x55d44e8d65a0;  1 drivers
S_0x55d44dfc7e90 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dfca000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8d6ee0 .functor XOR 1, L_0x55d44e8d7380, L_0x55d44e8d7540, C4<0>, C4<0>;
L_0x55d44e8d6f50 .functor XOR 1, L_0x55d44e8d6ee0, L_0x55d44e8d7700, C4<0>, C4<0>;
L_0x55d44e8d6fc0 .functor AND 1, L_0x55d44e8d7380, L_0x55d44e8d7540, C4<1>, C4<1>;
L_0x55d44e8d7030 .functor AND 1, L_0x55d44e8d7380, L_0x55d44e8d7700, C4<1>, C4<1>;
L_0x55d44e8d70f0 .functor OR 1, L_0x55d44e8d6fc0, L_0x55d44e8d7030, C4<0>, C4<0>;
L_0x55d44e8d7200 .functor AND 1, L_0x55d44e8d7700, L_0x55d44e8d7540, C4<1>, C4<1>;
L_0x55d44e8d7270 .functor OR 1, L_0x55d44e8d70f0, L_0x55d44e8d7200, C4<0>, C4<0>;
v0x55d44e6c2830_0 .net *"_s0", 0 0, L_0x55d44e8d6ee0;  1 drivers
v0x55d44e6c1230_0 .net *"_s10", 0 0, L_0x55d44e8d7200;  1 drivers
v0x55d44e6bfc30_0 .net *"_s4", 0 0, L_0x55d44e8d6fc0;  1 drivers
v0x55d44e6bfcf0_0 .net *"_s6", 0 0, L_0x55d44e8d7030;  1 drivers
v0x55d44e6be630_0 .net *"_s8", 0 0, L_0x55d44e8d70f0;  1 drivers
v0x55d44e6bd030_0 .net "a", 0 0, L_0x55d44e8d7380;  1 drivers
v0x55d44e6bd0f0_0 .net "b", 0 0, L_0x55d44e8d7540;  1 drivers
v0x55d44e6bba30_0 .net "ca", 0 0, L_0x55d44e8d7270;  1 drivers
v0x55d44e6bbaf0_0 .net "cin", 0 0, L_0x55d44e8d7700;  1 drivers
v0x55d44e6b8e50_0 .net "sum", 0 0, L_0x55d44e8d6f50;  1 drivers
S_0x55d44dfbf3c0 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44dfd2db0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e681db0_0 .net "a", 3 0, L_0x55d44e8da600;  1 drivers
v0x55d44e68a1b0_0 .net "b", 3 0, L_0x55d44e8da6a0;  1 drivers
v0x55d44e688bb0_0 .net "ca", 3 0, L_0x55d44e8da490;  1 drivers
v0x55d44e688c70_0 .net "cin", 3 0, L_0x55d44e8da790;  1 drivers
v0x55d44e6875b0_0 .net "sum", 3 0, L_0x55d44e8da3f0;  1 drivers
L_0x55d44e8d83b0 .part L_0x55d44e8da600, 0, 1;
L_0x55d44e8d84e0 .part L_0x55d44e8da6a0, 0, 1;
L_0x55d44e8d8610 .part L_0x55d44e8da790, 0, 1;
L_0x55d44e8d8c20 .part L_0x55d44e8da600, 1, 1;
L_0x55d44e8d8d50 .part L_0x55d44e8da6a0, 1, 1;
L_0x55d44e8d8e80 .part L_0x55d44e8da790, 1, 1;
L_0x55d44e8d95c0 .part L_0x55d44e8da600, 2, 1;
L_0x55d44e8d96f0 .part L_0x55d44e8da6a0, 2, 1;
L_0x55d44e8d9870 .part L_0x55d44e8da790, 2, 1;
L_0x55d44e8d9e40 .part L_0x55d44e8da600, 3, 1;
L_0x55d44e8da000 .part L_0x55d44e8da6a0, 3, 1;
L_0x55d44e8da1c0 .part L_0x55d44e8da790, 3, 1;
L_0x55d44e8da3f0 .concat8 [ 1 1 1 1], L_0x55d44e8d7e50, L_0x55d44e8d87b0, L_0x55d44e8d9060, L_0x55d44e8d9a10;
L_0x55d44e8da490 .concat8 [ 1 1 1 1], L_0x55d44e8d82a0, L_0x55d44e8d8b10, L_0x55d44e8d94b0, L_0x55d44e8d9d30;
S_0x55d44dfc5320 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dfbf3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8d78c0 .functor XOR 1, L_0x55d44e8d83b0, L_0x55d44e8d84e0, C4<0>, C4<0>;
L_0x55d44e8d7e50 .functor XOR 1, L_0x55d44e8d78c0, L_0x55d44e8d8610, C4<0>, C4<0>;
L_0x55d44e8d7f10 .functor AND 1, L_0x55d44e8d83b0, L_0x55d44e8d84e0, C4<1>, C4<1>;
L_0x55d44e8d8020 .functor AND 1, L_0x55d44e8d83b0, L_0x55d44e8d8610, C4<1>, C4<1>;
L_0x55d44e8d80e0 .functor OR 1, L_0x55d44e8d7f10, L_0x55d44e8d8020, C4<0>, C4<0>;
L_0x55d44e8d81f0 .functor AND 1, L_0x55d44e8d8610, L_0x55d44e8d84e0, C4<1>, C4<1>;
L_0x55d44e8d82a0 .functor OR 1, L_0x55d44e8d80e0, L_0x55d44e8d81f0, C4<0>, C4<0>;
v0x55d44e6b31b0_0 .net *"_s0", 0 0, L_0x55d44e8d78c0;  1 drivers
v0x55d44e6b3270_0 .net *"_s10", 0 0, L_0x55d44e8d81f0;  1 drivers
v0x55d44e6b1bb0_0 .net *"_s4", 0 0, L_0x55d44e8d7f10;  1 drivers
v0x55d44e6b05b0_0 .net *"_s6", 0 0, L_0x55d44e8d8020;  1 drivers
v0x55d44e6ad920_0 .net *"_s8", 0 0, L_0x55d44e8d80e0;  1 drivers
v0x55d44e6a3b30_0 .net "a", 0 0, L_0x55d44e8d83b0;  1 drivers
v0x55d44e6a3bf0_0 .net "b", 0 0, L_0x55d44e8d84e0;  1 drivers
v0x55d44e6abf30_0 .net "ca", 0 0, L_0x55d44e8d82a0;  1 drivers
v0x55d44e6abff0_0 .net "cin", 0 0, L_0x55d44e8d8610;  1 drivers
v0x55d44e6aa9e0_0 .net "sum", 0 0, L_0x55d44e8d7e50;  1 drivers
S_0x55d44dfc4f40 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dfbf3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8d8740 .functor XOR 1, L_0x55d44e8d8c20, L_0x55d44e8d8d50, C4<0>, C4<0>;
L_0x55d44e8d87b0 .functor XOR 1, L_0x55d44e8d8740, L_0x55d44e8d8e80, C4<0>, C4<0>;
L_0x55d44e8d8820 .functor AND 1, L_0x55d44e8d8c20, L_0x55d44e8d8d50, C4<1>, C4<1>;
L_0x55d44e8d8890 .functor AND 1, L_0x55d44e8d8c20, L_0x55d44e8d8e80, C4<1>, C4<1>;
L_0x55d44e8d8950 .functor OR 1, L_0x55d44e8d8820, L_0x55d44e8d8890, C4<0>, C4<0>;
L_0x55d44e8d8a60 .functor AND 1, L_0x55d44e8d8e80, L_0x55d44e8d8d50, C4<1>, C4<1>;
L_0x55d44e8d8b10 .functor OR 1, L_0x55d44e8d8950, L_0x55d44e8d8a60, C4<0>, C4<0>;
v0x55d44e6a9330_0 .net *"_s0", 0 0, L_0x55d44e8d8740;  1 drivers
v0x55d44e6a7d30_0 .net *"_s10", 0 0, L_0x55d44e8d8a60;  1 drivers
v0x55d44e6a6730_0 .net *"_s4", 0 0, L_0x55d44e8d8820;  1 drivers
v0x55d44e6a67f0_0 .net *"_s6", 0 0, L_0x55d44e8d8890;  1 drivers
v0x55d44e6a5130_0 .net *"_s8", 0 0, L_0x55d44e8d8950;  1 drivers
v0x55d44e6a24a0_0 .net "a", 0 0, L_0x55d44e8d8c20;  1 drivers
v0x55d44e6a2560_0 .net "b", 0 0, L_0x55d44e8d8d50;  1 drivers
v0x55d44e6986b0_0 .net "ca", 0 0, L_0x55d44e8d8b10;  1 drivers
v0x55d44e698770_0 .net "cin", 0 0, L_0x55d44e8d8e80;  1 drivers
v0x55d44e6a0b60_0 .net "sum", 0 0, L_0x55d44e8d87b0;  1 drivers
S_0x55d44dfc23d0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dfbf3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8d8ff0 .functor XOR 1, L_0x55d44e8d95c0, L_0x55d44e8d96f0, C4<0>, C4<0>;
L_0x55d44e8d9060 .functor XOR 1, L_0x55d44e8d8ff0, L_0x55d44e8d9870, C4<0>, C4<0>;
L_0x55d44e8d9120 .functor AND 1, L_0x55d44e8d95c0, L_0x55d44e8d96f0, C4<1>, C4<1>;
L_0x55d44e8d9230 .functor AND 1, L_0x55d44e8d95c0, L_0x55d44e8d9870, C4<1>, C4<1>;
L_0x55d44e8d92f0 .functor OR 1, L_0x55d44e8d9120, L_0x55d44e8d9230, C4<0>, C4<0>;
L_0x55d44e8d9400 .functor AND 1, L_0x55d44e8d9870, L_0x55d44e8d96f0, C4<1>, C4<1>;
L_0x55d44e8d94b0 .functor OR 1, L_0x55d44e8d92f0, L_0x55d44e8d9400, C4<0>, C4<0>;
v0x55d44e69f4b0_0 .net *"_s0", 0 0, L_0x55d44e8d8ff0;  1 drivers
v0x55d44e69f570_0 .net *"_s10", 0 0, L_0x55d44e8d9400;  1 drivers
v0x55d44e69deb0_0 .net *"_s4", 0 0, L_0x55d44e8d9120;  1 drivers
v0x55d44e69c8b0_0 .net *"_s6", 0 0, L_0x55d44e8d9230;  1 drivers
v0x55d44e69b2b0_0 .net *"_s8", 0 0, L_0x55d44e8d92f0;  1 drivers
v0x55d44e699cb0_0 .net "a", 0 0, L_0x55d44e8d95c0;  1 drivers
v0x55d44e699d70_0 .net "b", 0 0, L_0x55d44e8d96f0;  1 drivers
v0x55d44e697020_0 .net "ca", 0 0, L_0x55d44e8d94b0;  1 drivers
v0x55d44e6970e0_0 .net "cin", 0 0, L_0x55d44e8d9870;  1 drivers
v0x55d44e68d2e0_0 .net "sum", 0 0, L_0x55d44e8d9060;  1 drivers
S_0x55d44dfc1ff0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dfbf3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8d99a0 .functor XOR 1, L_0x55d44e8d9e40, L_0x55d44e8da000, C4<0>, C4<0>;
L_0x55d44e8d9a10 .functor XOR 1, L_0x55d44e8d99a0, L_0x55d44e8da1c0, C4<0>, C4<0>;
L_0x55d44e8d9a80 .functor AND 1, L_0x55d44e8d9e40, L_0x55d44e8da000, C4<1>, C4<1>;
L_0x55d44e8d9af0 .functor AND 1, L_0x55d44e8d9e40, L_0x55d44e8da1c0, C4<1>, C4<1>;
L_0x55d44e8d9bb0 .functor OR 1, L_0x55d44e8d9a80, L_0x55d44e8d9af0, C4<0>, C4<0>;
L_0x55d44e8d9cc0 .functor AND 1, L_0x55d44e8da1c0, L_0x55d44e8da000, C4<1>, C4<1>;
L_0x55d44e8d9d30 .functor OR 1, L_0x55d44e8d9bb0, L_0x55d44e8d9cc0, C4<0>, C4<0>;
v0x55d44e695630_0 .net *"_s0", 0 0, L_0x55d44e8d99a0;  1 drivers
v0x55d44e694030_0 .net *"_s10", 0 0, L_0x55d44e8d9cc0;  1 drivers
v0x55d44e692a30_0 .net *"_s4", 0 0, L_0x55d44e8d9a80;  1 drivers
v0x55d44e692af0_0 .net *"_s6", 0 0, L_0x55d44e8d9af0;  1 drivers
v0x55d44e691430_0 .net *"_s8", 0 0, L_0x55d44e8d9bb0;  1 drivers
v0x55d44e68fe30_0 .net "a", 0 0, L_0x55d44e8d9e40;  1 drivers
v0x55d44e68fef0_0 .net "b", 0 0, L_0x55d44e8da000;  1 drivers
v0x55d44e68e830_0 .net "ca", 0 0, L_0x55d44e8d9d30;  1 drivers
v0x55d44e68e8f0_0 .net "cin", 0 0, L_0x55d44e8da1c0;  1 drivers
v0x55d44e68bc50_0 .net "sum", 0 0, L_0x55d44e8d9a10;  1 drivers
S_0x55d44dfbf040 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44dfd2db0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e657d90_0 .net "a", 3 0, L_0x55d44e8dcfa0;  1 drivers
v0x55d44e64b130_0 .net "b", 3 0, L_0x55d44e8dd0d0;  1 drivers
v0x55d44e667a30_0 .net "ca", 3 0, L_0x55d44e8dcde0;  1 drivers
v0x55d44e667af0_0 .net "cin", 3 0, L_0x55d44e8dd200;  1 drivers
v0x55d44e670990_0 .net "sum", 3 0, L_0x55d44e8dcd40;  1 drivers
L_0x55d44e8dad50 .part L_0x55d44e8dcfa0, 0, 1;
L_0x55d44e8dae80 .part L_0x55d44e8dd0d0, 0, 1;
L_0x55d44e8dafb0 .part L_0x55d44e8dd200, 0, 1;
L_0x55d44e8db5c0 .part L_0x55d44e8dcfa0, 1, 1;
L_0x55d44e8db6f0 .part L_0x55d44e8dd0d0, 1, 1;
L_0x55d44e8db820 .part L_0x55d44e8dd200, 1, 1;
L_0x55d44e8dbf60 .part L_0x55d44e8dcfa0, 2, 1;
L_0x55d44e8dc090 .part L_0x55d44e8dd0d0, 2, 1;
L_0x55d44e8dc1c0 .part L_0x55d44e8dd200, 2, 1;
L_0x55d44e8dc790 .part L_0x55d44e8dcfa0, 3, 1;
L_0x55d44e8dc950 .part L_0x55d44e8dd0d0, 3, 1;
L_0x55d44e8dcb10 .part L_0x55d44e8dd200, 3, 1;
L_0x55d44e8dcd40 .concat8 [ 1 1 1 1], L_0x55d44e8da830, L_0x55d44e8db150, L_0x55d44e8dba00, L_0x55d44e8dc360;
L_0x55d44e8dcde0 .concat8 [ 1 1 1 1], L_0x55d44e8dac40, L_0x55d44e8db4b0, L_0x55d44e8dbe50, L_0x55d44e8dc680;
S_0x55d44dfc6370 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dfbf040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8da380 .functor XOR 1, L_0x55d44e8dad50, L_0x55d44e8dae80, C4<0>, C4<0>;
L_0x55d44e8da830 .functor XOR 1, L_0x55d44e8da380, L_0x55d44e8dafb0, C4<0>, C4<0>;
L_0x55d44e8da8f0 .functor AND 1, L_0x55d44e8dad50, L_0x55d44e8dae80, C4<1>, C4<1>;
L_0x55d44e8daa00 .functor AND 1, L_0x55d44e8dad50, L_0x55d44e8dafb0, C4<1>, C4<1>;
L_0x55d44e8daac0 .functor OR 1, L_0x55d44e8da8f0, L_0x55d44e8daa00, C4<0>, C4<0>;
L_0x55d44e8dabd0 .functor AND 1, L_0x55d44e8dafb0, L_0x55d44e8dae80, C4<1>, C4<1>;
L_0x55d44e8dac40 .functor OR 1, L_0x55d44e8daac0, L_0x55d44e8dabd0, C4<0>, C4<0>;
v0x55d44e685fb0_0 .net *"_s0", 0 0, L_0x55d44e8da380;  1 drivers
v0x55d44e6849b0_0 .net *"_s10", 0 0, L_0x55d44e8dabd0;  1 drivers
v0x55d44e6833b0_0 .net *"_s4", 0 0, L_0x55d44e8da8f0;  1 drivers
v0x55d44e683470_0 .net *"_s6", 0 0, L_0x55d44e8daa00;  1 drivers
v0x55d44e680720_0 .net *"_s8", 0 0, L_0x55d44e8daac0;  1 drivers
v0x55d44e676900_0 .net "a", 0 0, L_0x55d44e8dad50;  1 drivers
v0x55d44e6769c0_0 .net "b", 0 0, L_0x55d44e8dae80;  1 drivers
v0x55d44e67ed00_0 .net "ca", 0 0, L_0x55d44e8dac40;  1 drivers
v0x55d44e67edc0_0 .net "cin", 0 0, L_0x55d44e8dafb0;  1 drivers
v0x55d44e67d7b0_0 .net "sum", 0 0, L_0x55d44e8da830;  1 drivers
S_0x55d44dfc77a0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dfbf040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8db0e0 .functor XOR 1, L_0x55d44e8db5c0, L_0x55d44e8db6f0, C4<0>, C4<0>;
L_0x55d44e8db150 .functor XOR 1, L_0x55d44e8db0e0, L_0x55d44e8db820, C4<0>, C4<0>;
L_0x55d44e8db1c0 .functor AND 1, L_0x55d44e8db5c0, L_0x55d44e8db6f0, C4<1>, C4<1>;
L_0x55d44e8db230 .functor AND 1, L_0x55d44e8db5c0, L_0x55d44e8db820, C4<1>, C4<1>;
L_0x55d44e8db2f0 .functor OR 1, L_0x55d44e8db1c0, L_0x55d44e8db230, C4<0>, C4<0>;
L_0x55d44e8db400 .functor AND 1, L_0x55d44e8db820, L_0x55d44e8db6f0, C4<1>, C4<1>;
L_0x55d44e8db4b0 .functor OR 1, L_0x55d44e8db2f0, L_0x55d44e8db400, C4<0>, C4<0>;
v0x55d44e67c100_0 .net *"_s0", 0 0, L_0x55d44e8db0e0;  1 drivers
v0x55d44e67ab00_0 .net *"_s10", 0 0, L_0x55d44e8db400;  1 drivers
v0x55d44e679500_0 .net *"_s4", 0 0, L_0x55d44e8db1c0;  1 drivers
v0x55d44e6795c0_0 .net *"_s6", 0 0, L_0x55d44e8db230;  1 drivers
v0x55d44e677f00_0 .net *"_s8", 0 0, L_0x55d44e8db2f0;  1 drivers
v0x55d44e675270_0 .net "a", 0 0, L_0x55d44e8db5c0;  1 drivers
v0x55d44e675330_0 .net "b", 0 0, L_0x55d44e8db6f0;  1 drivers
v0x55d44e60b3d0_0 .net "ca", 0 0, L_0x55d44e8db4b0;  1 drivers
v0x55d44e60b490_0 .net "cin", 0 0, L_0x55d44e8db820;  1 drivers
v0x55d44e673040_0 .net "sum", 0 0, L_0x55d44e8db150;  1 drivers
S_0x55d44dfc3420 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dfbf040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8db990 .functor XOR 1, L_0x55d44e8dbf60, L_0x55d44e8dc090, C4<0>, C4<0>;
L_0x55d44e8dba00 .functor XOR 1, L_0x55d44e8db990, L_0x55d44e8dc1c0, C4<0>, C4<0>;
L_0x55d44e8dbac0 .functor AND 1, L_0x55d44e8dbf60, L_0x55d44e8dc090, C4<1>, C4<1>;
L_0x55d44e8dbbd0 .functor AND 1, L_0x55d44e8dbf60, L_0x55d44e8dc1c0, C4<1>, C4<1>;
L_0x55d44e8dbc90 .functor OR 1, L_0x55d44e8dbac0, L_0x55d44e8dbbd0, C4<0>, C4<0>;
L_0x55d44e8dbda0 .functor AND 1, L_0x55d44e8dc1c0, L_0x55d44e8dc090, C4<1>, C4<1>;
L_0x55d44e8dbe50 .functor OR 1, L_0x55d44e8dbc90, L_0x55d44e8dbda0, C4<0>, C4<0>;
v0x55d44e672c80_0 .net *"_s0", 0 0, L_0x55d44e8db990;  1 drivers
v0x55d44e672d40_0 .net *"_s10", 0 0, L_0x55d44e8dbda0;  1 drivers
v0x55d44e60bc80_0 .net *"_s4", 0 0, L_0x55d44e8dbac0;  1 drivers
v0x55d44e60b620_0 .net *"_s6", 0 0, L_0x55d44e8dbbd0;  1 drivers
v0x55d44e63f020_0 .net *"_s8", 0 0, L_0x55d44e8dbc90;  1 drivers
v0x55d44e63e990_0 .net "a", 0 0, L_0x55d44e8dbf60;  1 drivers
v0x55d44e63ea50_0 .net "b", 0 0, L_0x55d44e8dc090;  1 drivers
v0x55d44e6722a0_0 .net "ca", 0 0, L_0x55d44e8dbe50;  1 drivers
v0x55d44e672360_0 .net "cin", 0 0, L_0x55d44e8dc1c0;  1 drivers
v0x55d44e671c50_0 .net "sum", 0 0, L_0x55d44e8dba00;  1 drivers
S_0x55d44dfc4850 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dfbf040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8dc2f0 .functor XOR 1, L_0x55d44e8dc790, L_0x55d44e8dc950, C4<0>, C4<0>;
L_0x55d44e8dc360 .functor XOR 1, L_0x55d44e8dc2f0, L_0x55d44e8dcb10, C4<0>, C4<0>;
L_0x55d44e8dc3d0 .functor AND 1, L_0x55d44e8dc790, L_0x55d44e8dc950, C4<1>, C4<1>;
L_0x55d44e8dc440 .functor AND 1, L_0x55d44e8dc790, L_0x55d44e8dcb10, C4<1>, C4<1>;
L_0x55d44e8dc500 .functor OR 1, L_0x55d44e8dc3d0, L_0x55d44e8dc440, C4<0>, C4<0>;
L_0x55d44e8dc610 .functor AND 1, L_0x55d44e8dcb10, L_0x55d44e8dc950, C4<1>, C4<1>;
L_0x55d44e8dc680 .functor OR 1, L_0x55d44e8dc500, L_0x55d44e8dc610, C4<0>, C4<0>;
v0x55d44e64ba10_0 .net *"_s0", 0 0, L_0x55d44e8dc2f0;  1 drivers
v0x55d44e671770_0 .net *"_s10", 0 0, L_0x55d44e8dc610;  1 drivers
v0x55d44e671030_0 .net *"_s4", 0 0, L_0x55d44e8dc3d0;  1 drivers
v0x55d44e6710f0_0 .net *"_s6", 0 0, L_0x55d44e8dc440;  1 drivers
v0x55d44e64b380_0 .net *"_s8", 0 0, L_0x55d44e8dc500;  1 drivers
v0x55d44e664ce0_0 .net "a", 0 0, L_0x55d44e8dc790;  1 drivers
v0x55d44e664da0_0 .net "b", 0 0, L_0x55d44e8dc950;  1 drivers
v0x55d44e6646e0_0 .net "ca", 0 0, L_0x55d44e8dc680;  1 drivers
v0x55d44e6647a0_0 .net "cin", 0 0, L_0x55d44e8dcb10;  1 drivers
v0x55d44e658440_0 .net "sum", 0 0, L_0x55d44e8dc360;  1 drivers
S_0x55d44dfc04d0 .scope module, "a_10" "three_fam" 3 64, 10 3 0, S_0x55d44de3e860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 195 "sum"
    .port_info 1 /OUTPUT 195 "ca"
    .port_info 2 /INPUT 325 "s"
    .port_info 3 /INPUT 260 "c"
v0x55d44d529900_0 .net "c", 259 0, L_0x55d44ec2de70;  1 drivers
v0x55d44d5362f0_0 .net "ca", 194 0, L_0x55d44ec2dd30;  alias, 1 drivers
v0x55d44d54f5c0_0 .net "s", 324 0, v0x55d44e7cb980_0;  alias, 1 drivers
v0x55d44d542c70_0 .net "sum", 194 0, L_0x55d44ec2dbf0;  alias, 1 drivers
L_0x55d44ebd4480 .part v0x55d44e7cb980_0, 0, 65;
L_0x55d44ebd4520 .part v0x55d44e7cb980_0, 65, 65;
L_0x55d44ebd4650 .part L_0x55d44ec2de70, 0, 65;
L_0x55d44ec00ee0 .part L_0x55d44ec2de70, 65, 65;
L_0x55d44ec00fd0 .part v0x55d44e7cb980_0, 130, 65;
L_0x55d44ec01070 .part L_0x55d44ec2de70, 130, 65;
L_0x55d44ec2d930 .part v0x55d44e7cb980_0, 195, 65;
L_0x55d44ec2d9d0 .part v0x55d44e7cb980_0, 260, 65;
L_0x55d44ec2dac0 .part L_0x55d44ec2de70, 195, 65;
L_0x55d44ec2dbf0 .concat8 [ 65 65 65 0], L_0x55d44ebd4110, L_0x55d44ec00b70, L_0x55d44ec2d5c0;
L_0x55d44ec2dd30 .concat8 [ 65 65 65 0], L_0x55d44ebd42a0, L_0x55d44ec00d00, L_0x55d44ec2d750;
S_0x55d44dfc1900 .scope module, "a_0" "sixtyBitAdder" 10 10, 5 3 0, S_0x55d44dfc04d0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f865d713cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44e23d240_0 .net/2u *"_s2", 0 0, L_0x7f865d713cc0;  1 drivers
L_0x7f865d713d08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44e2461a0_0 .net/2u *"_s6", 0 0, L_0x7f865d713d08;  1 drivers
v0x55d44e243110_0 .net "a", 64 0, L_0x55d44ebd4480;  1 drivers
v0x55d44e2431d0_0 .net "b", 64 0, L_0x55d44ebd4520;  1 drivers
v0x55d44e2401c0_0 .net "ca", 64 0, L_0x55d44ebd42a0;  1 drivers
v0x55d44e230800_0 .net "cin", 64 0, L_0x55d44ebd4650;  1 drivers
v0x55d44e2366d0_0 .net "sum", 64 0, L_0x55d44ebd4110;  1 drivers
L_0x55d44ebbdc70 .part L_0x55d44ebd4480, 0, 32;
L_0x55d44ebbdd10 .part L_0x55d44ebd4520, 0, 32;
L_0x55d44ebbddb0 .part L_0x55d44ebd4650, 0, 32;
L_0x55d44ebd3e40 .part L_0x55d44ebd4480, 32, 32;
L_0x55d44ebd3f30 .part L_0x55d44ebd4520, 32, 32;
L_0x55d44ebd4020 .part L_0x55d44ebd4650, 32, 32;
L_0x55d44ebd4110 .concat8 [ 32 32 1 0], L_0x55d44ebbd9a0, L_0x55d44ebd3b70, L_0x7f865d713d08;
L_0x55d44ebd42a0 .concat8 [ 1 32 32 0], L_0x7f865d713cc0, L_0x55d44ebbdae0, L_0x55d44ebd3cb0;
S_0x55d44dfbd5c0 .scope module, "FA_0" "thirtBitAdder" 5 13, 6 3 0, S_0x55d44dfc1900;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44e44a6d0_0 .net "a", 31 0, L_0x55d44ebbdc70;  1 drivers
v0x55d44e43ad10_0 .net "b", 31 0, L_0x55d44ebbdd10;  1 drivers
v0x55d44e440be0_0 .net "ca", 31 0, L_0x55d44ebbdae0;  1 drivers
v0x55d44e440ca0_0 .net "cin", 31 0, L_0x55d44ebbddb0;  1 drivers
v0x55d44e43dc90_0 .net "sum", 31 0, L_0x55d44ebbd9a0;  1 drivers
L_0x55d44ebb2880 .part L_0x55d44ebbdc70, 0, 16;
L_0x55d44ebb2920 .part L_0x55d44ebbdd10, 0, 16;
L_0x55d44ebb29c0 .part L_0x55d44ebbddb0, 0, 16;
L_0x55d44ebbd690 .part L_0x55d44ebbdc70, 16, 16;
L_0x55d44ebbd780 .part L_0x55d44ebbdd10, 16, 16;
L_0x55d44ebbd870 .part L_0x55d44ebbddb0, 16, 16;
L_0x55d44ebbd9a0 .concat8 [ 16 16 0 0], L_0x55d44ebb2580, L_0x55d44ebbd390;
L_0x55d44ebbdae0 .concat8 [ 16 16 0 0], L_0x55d44ebb2620, L_0x55d44ebbd430;
S_0x55d44dfbe950 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44dfbd5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44e53f040_0 .net "a", 15 0, L_0x55d44ebb2880;  1 drivers
v0x55d44e544f10_0 .net "b", 15 0, L_0x55d44ebb2920;  1 drivers
v0x55d44e541fc0_0 .net "ca", 15 0, L_0x55d44ebb2620;  1 drivers
v0x55d44e542080_0 .net "cin", 15 0, L_0x55d44ebb29c0;  1 drivers
v0x55d44e5082d0_0 .net "sum", 15 0, L_0x55d44ebb2580;  1 drivers
L_0x55d44ebaa380 .part L_0x55d44ebb2880, 0, 4;
L_0x55d44ebaa420 .part L_0x55d44ebb2920, 0, 4;
L_0x55d44ebaa4c0 .part L_0x55d44ebb29c0, 0, 4;
L_0x55d44ebacd10 .part L_0x55d44ebb2880, 4, 4;
L_0x55d44ebace00 .part L_0x55d44ebb2920, 4, 4;
L_0x55d44ebacef0 .part L_0x55d44ebb29c0, 4, 4;
L_0x55d44ebaf7d0 .part L_0x55d44ebb2880, 8, 4;
L_0x55d44ebaf870 .part L_0x55d44ebb2920, 8, 4;
L_0x55d44ebaf960 .part L_0x55d44ebb29c0, 8, 4;
L_0x55d44ebb2120 .part L_0x55d44ebb2880, 12, 4;
L_0x55d44ebb22b0 .part L_0x55d44ebb2920, 12, 4;
L_0x55d44ebb23e0 .part L_0x55d44ebb29c0, 12, 4;
L_0x55d44ebb2580 .concat8 [ 4 4 4 4], L_0x55d44ebaa170, L_0x55d44ebacb00, L_0x55d44ebaf5c0, L_0x55d44ebb1f60;
L_0x55d44ebb2620 .concat8 [ 4 4 4 4], L_0x55d44ebaa210, L_0x55d44ebacba0, L_0x55d44ebaf660, L_0x55d44ebb2000;
S_0x55d44dfbc050 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44dfbe950;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e609db0_0 .net "a", 3 0, L_0x55d44ebaa380;  1 drivers
v0x55d44e5e4100_0 .net "b", 3 0, L_0x55d44ebaa420;  1 drivers
v0x55d44e5fda60_0 .net "ca", 3 0, L_0x55d44ebaa210;  1 drivers
v0x55d44e5fdb20_0 .net "cin", 3 0, L_0x55d44ebaa4c0;  1 drivers
v0x55d44e5fd460_0 .net "sum", 3 0, L_0x55d44ebaa170;  1 drivers
L_0x55d44eba8130 .part L_0x55d44ebaa380, 0, 1;
L_0x55d44eba8260 .part L_0x55d44ebaa420, 0, 1;
L_0x55d44eba8390 .part L_0x55d44ebaa4c0, 0, 1;
L_0x55d44eba89a0 .part L_0x55d44ebaa380, 1, 1;
L_0x55d44eba8ad0 .part L_0x55d44ebaa420, 1, 1;
L_0x55d44eba8c00 .part L_0x55d44ebaa4c0, 1, 1;
L_0x55d44eba9340 .part L_0x55d44ebaa380, 2, 1;
L_0x55d44eba9470 .part L_0x55d44ebaa420, 2, 1;
L_0x55d44eba95f0 .part L_0x55d44ebaa4c0, 2, 1;
L_0x55d44eba9bc0 .part L_0x55d44ebaa380, 3, 1;
L_0x55d44eba9d80 .part L_0x55d44ebaa420, 3, 1;
L_0x55d44eba9f40 .part L_0x55d44ebaa4c0, 3, 1;
L_0x55d44ebaa170 .concat8 [ 1 1 1 1], L_0x55d44eba5f30, L_0x55d44eba8530, L_0x55d44eba8de0, L_0x55d44eba9790;
L_0x55d44ebaa210 .concat8 [ 1 1 1 1], L_0x55d44eba8020, L_0x55d44eba8890, L_0x55d44eba9230, L_0x55d44eba9ab0;
S_0x55d44dfaf700 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dfbc050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eba6540 .functor XOR 1, L_0x55d44eba8130, L_0x55d44eba8260, C4<0>, C4<0>;
L_0x55d44eba5f30 .functor XOR 1, L_0x55d44eba6540, L_0x55d44eba8390, C4<0>, C4<0>;
L_0x55d44eba7cd0 .functor AND 1, L_0x55d44eba8130, L_0x55d44eba8260, C4<1>, C4<1>;
L_0x55d44eba7de0 .functor AND 1, L_0x55d44eba8130, L_0x55d44eba8390, C4<1>, C4<1>;
L_0x55d44eba7ea0 .functor OR 1, L_0x55d44eba7cd0, L_0x55d44eba7de0, C4<0>, C4<0>;
L_0x55d44eba7fb0 .functor AND 1, L_0x55d44eba8390, L_0x55d44eba8260, C4<1>, C4<1>;
L_0x55d44eba8020 .functor OR 1, L_0x55d44eba7ea0, L_0x55d44eba7fb0, C4<0>, C4<0>;
v0x55d44e618140_0 .net *"_s0", 0 0, L_0x55d44eba6540;  1 drivers
v0x55d44e6181e0_0 .net *"_s10", 0 0, L_0x55d44eba7fb0;  1 drivers
v0x55d44e631aa0_0 .net *"_s4", 0 0, L_0x55d44eba7cd0;  1 drivers
v0x55d44e631b60_0 .net *"_s6", 0 0, L_0x55d44eba7de0;  1 drivers
v0x55d44e6314a0_0 .net *"_s8", 0 0, L_0x55d44eba7ea0;  1 drivers
v0x55d44e625150_0 .net "a", 0 0, L_0x55d44eba8130;  1 drivers
v0x55d44e625210_0 .net "b", 0 0, L_0x55d44eba8260;  1 drivers
v0x55d44e624b50_0 .net "ca", 0 0, L_0x55d44eba8020;  1 drivers
v0x55d44e624c10_0 .net "cin", 0 0, L_0x55d44eba8390;  1 drivers
v0x55d44e617fa0_0 .net "sum", 0 0, L_0x55d44eba5f30;  1 drivers
S_0x55d44dfa2db0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dfbc050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eba84c0 .functor XOR 1, L_0x55d44eba89a0, L_0x55d44eba8ad0, C4<0>, C4<0>;
L_0x55d44eba8530 .functor XOR 1, L_0x55d44eba84c0, L_0x55d44eba8c00, C4<0>, C4<0>;
L_0x55d44eba85a0 .functor AND 1, L_0x55d44eba89a0, L_0x55d44eba8ad0, C4<1>, C4<1>;
L_0x55d44eba8610 .functor AND 1, L_0x55d44eba89a0, L_0x55d44eba8c00, C4<1>, C4<1>;
L_0x55d44eba86d0 .functor OR 1, L_0x55d44eba85a0, L_0x55d44eba8610, C4<0>, C4<0>;
L_0x55d44eba87e0 .functor AND 1, L_0x55d44eba8c00, L_0x55d44eba8ad0, C4<1>, C4<1>;
L_0x55d44eba8890 .functor OR 1, L_0x55d44eba86d0, L_0x55d44eba87e0, C4<0>, C4<0>;
v0x55d44e6347f0_0 .net *"_s0", 0 0, L_0x55d44eba84c0;  1 drivers
v0x55d44e63d750_0 .net *"_s10", 0 0, L_0x55d44eba87e0;  1 drivers
v0x55d44e63a6c0_0 .net *"_s4", 0 0, L_0x55d44eba85a0;  1 drivers
v0x55d44e63a780_0 .net *"_s6", 0 0, L_0x55d44eba8610;  1 drivers
v0x55d44e637770_0 .net *"_s8", 0 0, L_0x55d44eba86d0;  1 drivers
v0x55d44e627ea0_0 .net "a", 0 0, L_0x55d44eba89a0;  1 drivers
v0x55d44e627f60_0 .net "b", 0 0, L_0x55d44eba8ad0;  1 drivers
v0x55d44e630e00_0 .net "ca", 0 0, L_0x55d44eba8890;  1 drivers
v0x55d44e630ec0_0 .net "cin", 0 0, L_0x55d44eba8c00;  1 drivers
v0x55d44e62de20_0 .net "sum", 0 0, L_0x55d44eba8530;  1 drivers
S_0x55d44dfb2280 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dfbc050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eba8d70 .functor XOR 1, L_0x55d44eba9340, L_0x55d44eba9470, C4<0>, C4<0>;
L_0x55d44eba8de0 .functor XOR 1, L_0x55d44eba8d70, L_0x55d44eba95f0, C4<0>, C4<0>;
L_0x55d44eba8ea0 .functor AND 1, L_0x55d44eba9340, L_0x55d44eba9470, C4<1>, C4<1>;
L_0x55d44eba8fb0 .functor AND 1, L_0x55d44eba9340, L_0x55d44eba95f0, C4<1>, C4<1>;
L_0x55d44eba9070 .functor OR 1, L_0x55d44eba8ea0, L_0x55d44eba8fb0, C4<0>, C4<0>;
L_0x55d44eba9180 .functor AND 1, L_0x55d44eba95f0, L_0x55d44eba9470, C4<1>, C4<1>;
L_0x55d44eba9230 .functor OR 1, L_0x55d44eba9070, L_0x55d44eba9180, C4<0>, C4<0>;
v0x55d44e62ae20_0 .net *"_s0", 0 0, L_0x55d44eba8d70;  1 drivers
v0x55d44e62aee0_0 .net *"_s10", 0 0, L_0x55d44eba9180;  1 drivers
v0x55d44e61b550_0 .net *"_s4", 0 0, L_0x55d44eba8ea0;  1 drivers
v0x55d44e6244b0_0 .net *"_s6", 0 0, L_0x55d44eba8fb0;  1 drivers
v0x55d44e621420_0 .net *"_s8", 0 0, L_0x55d44eba9070;  1 drivers
v0x55d44e61e4d0_0 .net "a", 0 0, L_0x55d44eba9340;  1 drivers
v0x55d44e61e590_0 .net "b", 0 0, L_0x55d44eba9470;  1 drivers
v0x55d44e60eb10_0 .net "ca", 0 0, L_0x55d44eba9230;  1 drivers
v0x55d44e60ebd0_0 .net "cin", 0 0, L_0x55d44eba95f0;  1 drivers
v0x55d44e614a90_0 .net "sum", 0 0, L_0x55d44eba8de0;  1 drivers
S_0x55d44dfbad10 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dfbc050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eba9720 .functor XOR 1, L_0x55d44eba9bc0, L_0x55d44eba9d80, C4<0>, C4<0>;
L_0x55d44eba9790 .functor XOR 1, L_0x55d44eba9720, L_0x55d44eba9f40, C4<0>, C4<0>;
L_0x55d44eba9800 .functor AND 1, L_0x55d44eba9bc0, L_0x55d44eba9d80, C4<1>, C4<1>;
L_0x55d44eba9870 .functor AND 1, L_0x55d44eba9bc0, L_0x55d44eba9f40, C4<1>, C4<1>;
L_0x55d44eba9930 .functor OR 1, L_0x55d44eba9800, L_0x55d44eba9870, C4<0>, C4<0>;
L_0x55d44eba9a40 .functor AND 1, L_0x55d44eba9f40, L_0x55d44eba9d80, C4<1>, C4<1>;
L_0x55d44eba9ab0 .functor OR 1, L_0x55d44eba9930, L_0x55d44eba9a40, C4<0>, C4<0>;
v0x55d44e611a90_0 .net *"_s0", 0 0, L_0x55d44eba9720;  1 drivers
v0x55d44e5d7da0_0 .net *"_s10", 0 0, L_0x55d44eba9a40;  1 drivers
v0x55d44e5d7710_0 .net *"_s4", 0 0, L_0x55d44eba9800;  1 drivers
v0x55d44e5d77d0_0 .net *"_s6", 0 0, L_0x55d44eba9870;  1 drivers
v0x55d44e60b020_0 .net *"_s8", 0 0, L_0x55d44eba9930;  1 drivers
v0x55d44e60a920_0 .net "a", 0 0, L_0x55d44eba9bc0;  1 drivers
v0x55d44e60a9e0_0 .net "b", 0 0, L_0x55d44eba9d80;  1 drivers
v0x55d44e5e4790_0 .net "ca", 0 0, L_0x55d44eba9ab0;  1 drivers
v0x55d44e5e4850_0 .net "cin", 0 0, L_0x55d44eba9f40;  1 drivers
v0x55d44e60a5a0_0 .net "sum", 0 0, L_0x55d44eba9790;  1 drivers
S_0x55d44dfba930 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44dfbe950;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e5d64d0_0 .net "a", 3 0, L_0x55d44ebacd10;  1 drivers
v0x55d44e5d3440_0 .net "b", 3 0, L_0x55d44ebace00;  1 drivers
v0x55d44e5d04f0_0 .net "ca", 3 0, L_0x55d44ebacba0;  1 drivers
v0x55d44e5d05b0_0 .net "cin", 3 0, L_0x55d44ebacef0;  1 drivers
v0x55d44e5c0c20_0 .net "sum", 3 0, L_0x55d44ebacb00;  1 drivers
L_0x55d44ebaaac0 .part L_0x55d44ebacd10, 0, 1;
L_0x55d44ebaabf0 .part L_0x55d44ebace00, 0, 1;
L_0x55d44ebaad20 .part L_0x55d44ebacef0, 0, 1;
L_0x55d44ebab330 .part L_0x55d44ebacd10, 1, 1;
L_0x55d44ebab460 .part L_0x55d44ebace00, 1, 1;
L_0x55d44ebab590 .part L_0x55d44ebacef0, 1, 1;
L_0x55d44ebabcd0 .part L_0x55d44ebacd10, 2, 1;
L_0x55d44ebabe00 .part L_0x55d44ebace00, 2, 1;
L_0x55d44ebabf80 .part L_0x55d44ebacef0, 2, 1;
L_0x55d44ebac550 .part L_0x55d44ebacd10, 3, 1;
L_0x55d44ebac710 .part L_0x55d44ebace00, 3, 1;
L_0x55d44ebac8d0 .part L_0x55d44ebacef0, 3, 1;
L_0x55d44ebacb00 .concat8 [ 1 1 1 1], L_0x55d44ebaa560, L_0x55d44ebaaec0, L_0x55d44ebab770, L_0x55d44ebac120;
L_0x55d44ebacba0 .concat8 [ 1 1 1 1], L_0x55d44ebaa9b0, L_0x55d44ebab220, L_0x55d44ebabbc0, L_0x55d44ebac440;
S_0x55d44dfb1e60 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dfba930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebaa100 .functor XOR 1, L_0x55d44ebaaac0, L_0x55d44ebaabf0, C4<0>, C4<0>;
L_0x55d44ebaa560 .functor XOR 1, L_0x55d44ebaa100, L_0x55d44ebaad20, C4<0>, C4<0>;
L_0x55d44ebaa620 .functor AND 1, L_0x55d44ebaaac0, L_0x55d44ebaabf0, C4<1>, C4<1>;
L_0x55d44ebaa730 .functor AND 1, L_0x55d44ebaaac0, L_0x55d44ebaad20, C4<1>, C4<1>;
L_0x55d44ebaa7f0 .functor OR 1, L_0x55d44ebaa620, L_0x55d44ebaa730, C4<0>, C4<0>;
L_0x55d44ebaa900 .functor AND 1, L_0x55d44ebaad20, L_0x55d44ebaabf0, C4<1>, C4<1>;
L_0x55d44ebaa9b0 .functor OR 1, L_0x55d44ebaa7f0, L_0x55d44ebaa900, C4<0>, C4<0>;
v0x55d44e5f1110_0 .net *"_s0", 0 0, L_0x55d44ebaa100;  1 drivers
v0x55d44e5f0b10_0 .net *"_s10", 0 0, L_0x55d44ebaa900;  1 drivers
v0x55d44e5e3eb0_0 .net *"_s4", 0 0, L_0x55d44ebaa620;  1 drivers
v0x55d44e5e3f70_0 .net *"_s6", 0 0, L_0x55d44ebaa730;  1 drivers
v0x55d44e6007b0_0 .net *"_s8", 0 0, L_0x55d44ebaa7f0;  1 drivers
v0x55d44e609710_0 .net "a", 0 0, L_0x55d44ebaaac0;  1 drivers
v0x55d44e6097d0_0 .net "b", 0 0, L_0x55d44ebaabf0;  1 drivers
v0x55d44e606680_0 .net "ca", 0 0, L_0x55d44ebaa9b0;  1 drivers
v0x55d44e606740_0 .net "cin", 0 0, L_0x55d44ebaad20;  1 drivers
v0x55d44e6037e0_0 .net "sum", 0 0, L_0x55d44ebaa560;  1 drivers
S_0x55d44dfb7dc0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dfba930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebaae50 .functor XOR 1, L_0x55d44ebab330, L_0x55d44ebab460, C4<0>, C4<0>;
L_0x55d44ebaaec0 .functor XOR 1, L_0x55d44ebaae50, L_0x55d44ebab590, C4<0>, C4<0>;
L_0x55d44ebaaf30 .functor AND 1, L_0x55d44ebab330, L_0x55d44ebab460, C4<1>, C4<1>;
L_0x55d44ebaafa0 .functor AND 1, L_0x55d44ebab330, L_0x55d44ebab590, C4<1>, C4<1>;
L_0x55d44ebab060 .functor OR 1, L_0x55d44ebaaf30, L_0x55d44ebaafa0, C4<0>, C4<0>;
L_0x55d44ebab170 .functor AND 1, L_0x55d44ebab590, L_0x55d44ebab460, C4<1>, C4<1>;
L_0x55d44ebab220 .functor OR 1, L_0x55d44ebab060, L_0x55d44ebab170, C4<0>, C4<0>;
v0x55d44e5f3e60_0 .net *"_s0", 0 0, L_0x55d44ebaae50;  1 drivers
v0x55d44e5fcdc0_0 .net *"_s10", 0 0, L_0x55d44ebab170;  1 drivers
v0x55d44e5f9d30_0 .net *"_s4", 0 0, L_0x55d44ebaaf30;  1 drivers
v0x55d44e5f9df0_0 .net *"_s6", 0 0, L_0x55d44ebaafa0;  1 drivers
v0x55d44e5f6de0_0 .net *"_s8", 0 0, L_0x55d44ebab060;  1 drivers
v0x55d44e5e7510_0 .net "a", 0 0, L_0x55d44ebab330;  1 drivers
v0x55d44e5e75d0_0 .net "b", 0 0, L_0x55d44ebab460;  1 drivers
v0x55d44e5f0470_0 .net "ca", 0 0, L_0x55d44ebab220;  1 drivers
v0x55d44e5f0530_0 .net "cin", 0 0, L_0x55d44ebab590;  1 drivers
v0x55d44e5ed490_0 .net "sum", 0 0, L_0x55d44ebaaec0;  1 drivers
S_0x55d44dfb79e0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dfba930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebab700 .functor XOR 1, L_0x55d44ebabcd0, L_0x55d44ebabe00, C4<0>, C4<0>;
L_0x55d44ebab770 .functor XOR 1, L_0x55d44ebab700, L_0x55d44ebabf80, C4<0>, C4<0>;
L_0x55d44ebab830 .functor AND 1, L_0x55d44ebabcd0, L_0x55d44ebabe00, C4<1>, C4<1>;
L_0x55d44ebab940 .functor AND 1, L_0x55d44ebabcd0, L_0x55d44ebabf80, C4<1>, C4<1>;
L_0x55d44ebaba00 .functor OR 1, L_0x55d44ebab830, L_0x55d44ebab940, C4<0>, C4<0>;
L_0x55d44ebabb10 .functor AND 1, L_0x55d44ebabf80, L_0x55d44ebabe00, C4<1>, C4<1>;
L_0x55d44ebabbc0 .functor OR 1, L_0x55d44ebaba00, L_0x55d44ebabb10, C4<0>, C4<0>;
v0x55d44e5ea490_0 .net *"_s0", 0 0, L_0x55d44ebab700;  1 drivers
v0x55d44e5ea550_0 .net *"_s10", 0 0, L_0x55d44ebabb10;  1 drivers
v0x55d44e5daad0_0 .net *"_s4", 0 0, L_0x55d44ebab830;  1 drivers
v0x55d44e5e09a0_0 .net *"_s6", 0 0, L_0x55d44ebab940;  1 drivers
v0x55d44e5dda50_0 .net *"_s8", 0 0, L_0x55d44ebaba00;  1 drivers
v0x55d44e5b1550_0 .net "a", 0 0, L_0x55d44ebabcd0;  1 drivers
v0x55d44e5b1610_0 .net "b", 0 0, L_0x55d44ebabe00;  1 drivers
v0x55d44e5d72b0_0 .net "ca", 0 0, L_0x55d44ebabbc0;  1 drivers
v0x55d44e5d7370_0 .net "cin", 0 0, L_0x55d44ebabf80;  1 drivers
v0x55d44e5d6c20_0 .net "sum", 0 0, L_0x55d44ebab770;  1 drivers
S_0x55d44dfb4e70 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dfba930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebac0b0 .functor XOR 1, L_0x55d44ebac550, L_0x55d44ebac710, C4<0>, C4<0>;
L_0x55d44ebac120 .functor XOR 1, L_0x55d44ebac0b0, L_0x55d44ebac8d0, C4<0>, C4<0>;
L_0x55d44ebac190 .functor AND 1, L_0x55d44ebac550, L_0x55d44ebac710, C4<1>, C4<1>;
L_0x55d44ebac200 .functor AND 1, L_0x55d44ebac550, L_0x55d44ebac8d0, C4<1>, C4<1>;
L_0x55d44ebac2c0 .functor OR 1, L_0x55d44ebac190, L_0x55d44ebac200, C4<0>, C4<0>;
L_0x55d44ebac3d0 .functor AND 1, L_0x55d44ebac8d0, L_0x55d44ebac710, C4<1>, C4<1>;
L_0x55d44ebac440 .functor OR 1, L_0x55d44ebac2c0, L_0x55d44ebac3d0, C4<0>, C4<0>;
v0x55d44e5b0ec0_0 .net *"_s0", 0 0, L_0x55d44ebac0b0;  1 drivers
v0x55d44e5ca820_0 .net *"_s10", 0 0, L_0x55d44ebac3d0;  1 drivers
v0x55d44e5ca220_0 .net *"_s4", 0 0, L_0x55d44ebac190;  1 drivers
v0x55d44e5ca2e0_0 .net *"_s6", 0 0, L_0x55d44ebac200;  1 drivers
v0x55d44e5bded0_0 .net *"_s8", 0 0, L_0x55d44ebac2c0;  1 drivers
v0x55d44e5bd8d0_0 .net "a", 0 0, L_0x55d44ebac550;  1 drivers
v0x55d44e5bd990_0 .net "b", 0 0, L_0x55d44ebac710;  1 drivers
v0x55d44e5b0c70_0 .net "ca", 0 0, L_0x55d44ebac440;  1 drivers
v0x55d44e5b0d30_0 .net "cin", 0 0, L_0x55d44ebac8d0;  1 drivers
v0x55d44e5cd620_0 .net "sum", 0 0, L_0x55d44ebac120;  1 drivers
S_0x55d44dfb4a90 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44dfbe950;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e597f60_0 .net "a", 3 0, L_0x55d44ebaf7d0;  1 drivers
v0x55d44e5a0ec0_0 .net "b", 3 0, L_0x55d44ebaf870;  1 drivers
v0x55d44e59de30_0 .net "ca", 3 0, L_0x55d44ebaf660;  1 drivers
v0x55d44e59def0_0 .net "cin", 3 0, L_0x55d44ebaf960;  1 drivers
v0x55d44e59aee0_0 .net "sum", 3 0, L_0x55d44ebaf5c0;  1 drivers
L_0x55d44ebad580 .part L_0x55d44ebaf7d0, 0, 1;
L_0x55d44ebad6b0 .part L_0x55d44ebaf870, 0, 1;
L_0x55d44ebad7e0 .part L_0x55d44ebaf960, 0, 1;
L_0x55d44ebaddf0 .part L_0x55d44ebaf7d0, 1, 1;
L_0x55d44ebadf20 .part L_0x55d44ebaf870, 1, 1;
L_0x55d44ebae050 .part L_0x55d44ebaf960, 1, 1;
L_0x55d44ebae790 .part L_0x55d44ebaf7d0, 2, 1;
L_0x55d44ebae8c0 .part L_0x55d44ebaf870, 2, 1;
L_0x55d44ebaea40 .part L_0x55d44ebaf960, 2, 1;
L_0x55d44ebaf010 .part L_0x55d44ebaf7d0, 3, 1;
L_0x55d44ebaf1d0 .part L_0x55d44ebaf870, 3, 1;
L_0x55d44ebaf390 .part L_0x55d44ebaf960, 3, 1;
L_0x55d44ebaf5c0 .concat8 [ 1 1 1 1], L_0x55d44ebad020, L_0x55d44ebad980, L_0x55d44ebae230, L_0x55d44ebaebe0;
L_0x55d44ebaf660 .concat8 [ 1 1 1 1], L_0x55d44ebad470, L_0x55d44ebadce0, L_0x55d44ebae680, L_0x55d44ebaef00;
S_0x55d44dfb1ae0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dfb4a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebaca90 .functor XOR 1, L_0x55d44ebad580, L_0x55d44ebad6b0, C4<0>, C4<0>;
L_0x55d44ebad020 .functor XOR 1, L_0x55d44ebaca90, L_0x55d44ebad7e0, C4<0>, C4<0>;
L_0x55d44ebad0e0 .functor AND 1, L_0x55d44ebad580, L_0x55d44ebad6b0, C4<1>, C4<1>;
L_0x55d44ebad1f0 .functor AND 1, L_0x55d44ebad580, L_0x55d44ebad7e0, C4<1>, C4<1>;
L_0x55d44ebad2b0 .functor OR 1, L_0x55d44ebad0e0, L_0x55d44ebad1f0, C4<0>, C4<0>;
L_0x55d44ebad3c0 .functor AND 1, L_0x55d44ebad7e0, L_0x55d44ebad6b0, C4<1>, C4<1>;
L_0x55d44ebad470 .functor OR 1, L_0x55d44ebad2b0, L_0x55d44ebad3c0, C4<0>, C4<0>;
v0x55d44e5c9b80_0 .net *"_s0", 0 0, L_0x55d44ebaca90;  1 drivers
v0x55d44e5c9c40_0 .net *"_s10", 0 0, L_0x55d44ebad3c0;  1 drivers
v0x55d44e5c6af0_0 .net *"_s4", 0 0, L_0x55d44ebad0e0;  1 drivers
v0x55d44e5c3ba0_0 .net *"_s6", 0 0, L_0x55d44ebad1f0;  1 drivers
v0x55d44e5b42d0_0 .net *"_s8", 0 0, L_0x55d44ebad2b0;  1 drivers
v0x55d44e5bd230_0 .net "a", 0 0, L_0x55d44ebad580;  1 drivers
v0x55d44e5bd2f0_0 .net "b", 0 0, L_0x55d44ebad6b0;  1 drivers
v0x55d44e5ba1a0_0 .net "ca", 0 0, L_0x55d44ebad470;  1 drivers
v0x55d44e5ba260_0 .net "cin", 0 0, L_0x55d44ebad7e0;  1 drivers
v0x55d44e5b7300_0 .net "sum", 0 0, L_0x55d44ebad020;  1 drivers
S_0x55d44dfb8e10 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dfb4a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebad910 .functor XOR 1, L_0x55d44ebaddf0, L_0x55d44ebadf20, C4<0>, C4<0>;
L_0x55d44ebad980 .functor XOR 1, L_0x55d44ebad910, L_0x55d44ebae050, C4<0>, C4<0>;
L_0x55d44ebad9f0 .functor AND 1, L_0x55d44ebaddf0, L_0x55d44ebadf20, C4<1>, C4<1>;
L_0x55d44ebada60 .functor AND 1, L_0x55d44ebaddf0, L_0x55d44ebae050, C4<1>, C4<1>;
L_0x55d44ebadb20 .functor OR 1, L_0x55d44ebad9f0, L_0x55d44ebada60, C4<0>, C4<0>;
L_0x55d44ebadc30 .functor AND 1, L_0x55d44ebae050, L_0x55d44ebadf20, C4<1>, C4<1>;
L_0x55d44ebadce0 .functor OR 1, L_0x55d44ebadb20, L_0x55d44ebadc30, C4<0>, C4<0>;
v0x55d44e5a7890_0 .net *"_s0", 0 0, L_0x55d44ebad910;  1 drivers
v0x55d44e5ad760_0 .net *"_s10", 0 0, L_0x55d44ebadc30;  1 drivers
v0x55d44e5aa810_0 .net *"_s4", 0 0, L_0x55d44ebad9f0;  1 drivers
v0x55d44e5aa8d0_0 .net *"_s6", 0 0, L_0x55d44ebada60;  1 drivers
v0x55d44e53b900_0 .net *"_s8", 0 0, L_0x55d44ebadb20;  1 drivers
v0x55d44e5a34c0_0 .net "a", 0 0, L_0x55d44ebaddf0;  1 drivers
v0x55d44e5a3580_0 .net "b", 0 0, L_0x55d44ebadf20;  1 drivers
v0x55d44e5a31b0_0 .net "ca", 0 0, L_0x55d44ebadce0;  1 drivers
v0x55d44e5a3270_0 .net "cin", 0 0, L_0x55d44ebae050;  1 drivers
v0x55d44e53c260_0 .net "sum", 0 0, L_0x55d44ebad980;  1 drivers
S_0x55d44dfba240 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dfb4a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebae1c0 .functor XOR 1, L_0x55d44ebae790, L_0x55d44ebae8c0, C4<0>, C4<0>;
L_0x55d44ebae230 .functor XOR 1, L_0x55d44ebae1c0, L_0x55d44ebaea40, C4<0>, C4<0>;
L_0x55d44ebae2f0 .functor AND 1, L_0x55d44ebae790, L_0x55d44ebae8c0, C4<1>, C4<1>;
L_0x55d44ebae400 .functor AND 1, L_0x55d44ebae790, L_0x55d44ebaea40, C4<1>, C4<1>;
L_0x55d44ebae4c0 .functor OR 1, L_0x55d44ebae2f0, L_0x55d44ebae400, C4<0>, C4<0>;
L_0x55d44ebae5d0 .functor AND 1, L_0x55d44ebaea40, L_0x55d44ebae8c0, C4<1>, C4<1>;
L_0x55d44ebae680 .functor OR 1, L_0x55d44ebae4c0, L_0x55d44ebae5d0, C4<0>, C4<0>;
v0x55d44e53bb50_0 .net *"_s0", 0 0, L_0x55d44ebae1c0;  1 drivers
v0x55d44e53bc10_0 .net *"_s10", 0 0, L_0x55d44ebae5d0;  1 drivers
v0x55d44e56f550_0 .net *"_s4", 0 0, L_0x55d44ebae2f0;  1 drivers
v0x55d44e56eec0_0 .net *"_s6", 0 0, L_0x55d44ebae400;  1 drivers
v0x55d44e5a27d0_0 .net *"_s8", 0 0, L_0x55d44ebae4c0;  1 drivers
v0x55d44e5a20d0_0 .net "a", 0 0, L_0x55d44ebae790;  1 drivers
v0x55d44e5a2190_0 .net "b", 0 0, L_0x55d44ebae8c0;  1 drivers
v0x55d44e57bf40_0 .net "ca", 0 0, L_0x55d44ebae680;  1 drivers
v0x55d44e57c000_0 .net "cin", 0 0, L_0x55d44ebaea40;  1 drivers
v0x55d44e5a1d50_0 .net "sum", 0 0, L_0x55d44ebae230;  1 drivers
S_0x55d44dfb5ec0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dfb4a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebaeb70 .functor XOR 1, L_0x55d44ebaf010, L_0x55d44ebaf1d0, C4<0>, C4<0>;
L_0x55d44ebaebe0 .functor XOR 1, L_0x55d44ebaeb70, L_0x55d44ebaf390, C4<0>, C4<0>;
L_0x55d44ebaec50 .functor AND 1, L_0x55d44ebaf010, L_0x55d44ebaf1d0, C4<1>, C4<1>;
L_0x55d44ebaecc0 .functor AND 1, L_0x55d44ebaf010, L_0x55d44ebaf390, C4<1>, C4<1>;
L_0x55d44ebaed80 .functor OR 1, L_0x55d44ebaec50, L_0x55d44ebaecc0, C4<0>, C4<0>;
L_0x55d44ebaee90 .functor AND 1, L_0x55d44ebaf390, L_0x55d44ebaf1d0, C4<1>, C4<1>;
L_0x55d44ebaef00 .functor OR 1, L_0x55d44ebaed80, L_0x55d44ebaee90, C4<0>, C4<0>;
v0x55d44e5a1560_0 .net *"_s0", 0 0, L_0x55d44ebaeb70;  1 drivers
v0x55d44e57b8b0_0 .net *"_s10", 0 0, L_0x55d44ebaee90;  1 drivers
v0x55d44e595210_0 .net *"_s4", 0 0, L_0x55d44ebaec50;  1 drivers
v0x55d44e5952d0_0 .net *"_s6", 0 0, L_0x55d44ebaecc0;  1 drivers
v0x55d44e594c10_0 .net *"_s8", 0 0, L_0x55d44ebaed80;  1 drivers
v0x55d44e5888c0_0 .net "a", 0 0, L_0x55d44ebaf010;  1 drivers
v0x55d44e588980_0 .net "b", 0 0, L_0x55d44ebaf1d0;  1 drivers
v0x55d44e5882c0_0 .net "ca", 0 0, L_0x55d44ebaef00;  1 drivers
v0x55d44e588380_0 .net "cin", 0 0, L_0x55d44ebaf390;  1 drivers
v0x55d44e57b710_0 .net "sum", 0 0, L_0x55d44ebaebe0;  1 drivers
S_0x55d44dfb72f0 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44dfbe950;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e54ba80_0 .net "a", 3 0, L_0x55d44ebb2120;  1 drivers
v0x55d44e5549e0_0 .net "b", 3 0, L_0x55d44ebb22b0;  1 drivers
v0x55d44e551950_0 .net "ca", 3 0, L_0x55d44ebb2000;  1 drivers
v0x55d44e551a10_0 .net "cin", 3 0, L_0x55d44ebb23e0;  1 drivers
v0x55d44e54ea00_0 .net "sum", 3 0, L_0x55d44ebb1f60;  1 drivers
L_0x55d44ebaff20 .part L_0x55d44ebb2120, 0, 1;
L_0x55d44ebb0050 .part L_0x55d44ebb22b0, 0, 1;
L_0x55d44ebb0180 .part L_0x55d44ebb23e0, 0, 1;
L_0x55d44ebb0790 .part L_0x55d44ebb2120, 1, 1;
L_0x55d44ebb08c0 .part L_0x55d44ebb22b0, 1, 1;
L_0x55d44ebb09f0 .part L_0x55d44ebb23e0, 1, 1;
L_0x55d44ebb1130 .part L_0x55d44ebb2120, 2, 1;
L_0x55d44ebb1260 .part L_0x55d44ebb22b0, 2, 1;
L_0x55d44ebb13e0 .part L_0x55d44ebb23e0, 2, 1;
L_0x55d44ebb19b0 .part L_0x55d44ebb2120, 3, 1;
L_0x55d44ebb1b70 .part L_0x55d44ebb22b0, 3, 1;
L_0x55d44ebb1d30 .part L_0x55d44ebb23e0, 3, 1;
L_0x55d44ebb1f60 .concat8 [ 1 1 1 1], L_0x55d44ebafa00, L_0x55d44ebb0320, L_0x55d44ebb0bd0, L_0x55d44ebb1580;
L_0x55d44ebb2000 .concat8 [ 1 1 1 1], L_0x55d44ebafe10, L_0x55d44ebb0680, L_0x55d44ebb1020, L_0x55d44ebb18a0;
S_0x55d44dfb2f70 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dfb72f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebaf550 .functor XOR 1, L_0x55d44ebaff20, L_0x55d44ebb0050, C4<0>, C4<0>;
L_0x55d44ebafa00 .functor XOR 1, L_0x55d44ebaf550, L_0x55d44ebb0180, C4<0>, C4<0>;
L_0x55d44ebafac0 .functor AND 1, L_0x55d44ebaff20, L_0x55d44ebb0050, C4<1>, C4<1>;
L_0x55d44ebafbd0 .functor AND 1, L_0x55d44ebaff20, L_0x55d44ebb0180, C4<1>, C4<1>;
L_0x55d44ebafc90 .functor OR 1, L_0x55d44ebafac0, L_0x55d44ebafbd0, C4<0>, C4<0>;
L_0x55d44ebafda0 .functor AND 1, L_0x55d44ebb0180, L_0x55d44ebb0050, C4<1>, C4<1>;
L_0x55d44ebafe10 .functor OR 1, L_0x55d44ebafc90, L_0x55d44ebafda0, C4<0>, C4<0>;
v0x55d44e58b610_0 .net *"_s0", 0 0, L_0x55d44ebaf550;  1 drivers
v0x55d44e594570_0 .net *"_s10", 0 0, L_0x55d44ebafda0;  1 drivers
v0x55d44e5914e0_0 .net *"_s4", 0 0, L_0x55d44ebafac0;  1 drivers
v0x55d44e5915a0_0 .net *"_s6", 0 0, L_0x55d44ebafbd0;  1 drivers
v0x55d44e58e590_0 .net *"_s8", 0 0, L_0x55d44ebafc90;  1 drivers
v0x55d44e57ecc0_0 .net "a", 0 0, L_0x55d44ebaff20;  1 drivers
v0x55d44e57ed80_0 .net "b", 0 0, L_0x55d44ebb0050;  1 drivers
v0x55d44e587c20_0 .net "ca", 0 0, L_0x55d44ebafe10;  1 drivers
v0x55d44e587ce0_0 .net "cin", 0 0, L_0x55d44ebb0180;  1 drivers
v0x55d44e584c40_0 .net "sum", 0 0, L_0x55d44ebafa00;  1 drivers
S_0x55d44dfb43a0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dfb72f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebb02b0 .functor XOR 1, L_0x55d44ebb0790, L_0x55d44ebb08c0, C4<0>, C4<0>;
L_0x55d44ebb0320 .functor XOR 1, L_0x55d44ebb02b0, L_0x55d44ebb09f0, C4<0>, C4<0>;
L_0x55d44ebb0390 .functor AND 1, L_0x55d44ebb0790, L_0x55d44ebb08c0, C4<1>, C4<1>;
L_0x55d44ebb0400 .functor AND 1, L_0x55d44ebb0790, L_0x55d44ebb09f0, C4<1>, C4<1>;
L_0x55d44ebb04c0 .functor OR 1, L_0x55d44ebb0390, L_0x55d44ebb0400, C4<0>, C4<0>;
L_0x55d44ebb05d0 .functor AND 1, L_0x55d44ebb09f0, L_0x55d44ebb08c0, C4<1>, C4<1>;
L_0x55d44ebb0680 .functor OR 1, L_0x55d44ebb04c0, L_0x55d44ebb05d0, C4<0>, C4<0>;
v0x55d44e581c40_0 .net *"_s0", 0 0, L_0x55d44ebb02b0;  1 drivers
v0x55d44e572280_0 .net *"_s10", 0 0, L_0x55d44ebb05d0;  1 drivers
v0x55d44e578150_0 .net *"_s4", 0 0, L_0x55d44ebb0390;  1 drivers
v0x55d44e578210_0 .net *"_s6", 0 0, L_0x55d44ebb0400;  1 drivers
v0x55d44e575200_0 .net *"_s8", 0 0, L_0x55d44ebb04c0;  1 drivers
v0x55d44e548d00_0 .net "a", 0 0, L_0x55d44ebb0790;  1 drivers
v0x55d44e548dc0_0 .net "b", 0 0, L_0x55d44ebb08c0;  1 drivers
v0x55d44e56ea60_0 .net "ca", 0 0, L_0x55d44ebb0680;  1 drivers
v0x55d44e56eb20_0 .net "cin", 0 0, L_0x55d44ebb09f0;  1 drivers
v0x55d44e56e3d0_0 .net "sum", 0 0, L_0x55d44ebb0320;  1 drivers
S_0x55d44dfb0060 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dfb72f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebb0b60 .functor XOR 1, L_0x55d44ebb1130, L_0x55d44ebb1260, C4<0>, C4<0>;
L_0x55d44ebb0bd0 .functor XOR 1, L_0x55d44ebb0b60, L_0x55d44ebb13e0, C4<0>, C4<0>;
L_0x55d44ebb0c90 .functor AND 1, L_0x55d44ebb1130, L_0x55d44ebb1260, C4<1>, C4<1>;
L_0x55d44ebb0da0 .functor AND 1, L_0x55d44ebb1130, L_0x55d44ebb13e0, C4<1>, C4<1>;
L_0x55d44ebb0e60 .functor OR 1, L_0x55d44ebb0c90, L_0x55d44ebb0da0, C4<0>, C4<0>;
L_0x55d44ebb0f70 .functor AND 1, L_0x55d44ebb13e0, L_0x55d44ebb1260, C4<1>, C4<1>;
L_0x55d44ebb1020 .functor OR 1, L_0x55d44ebb0e60, L_0x55d44ebb0f70, C4<0>, C4<0>;
v0x55d44e548670_0 .net *"_s0", 0 0, L_0x55d44ebb0b60;  1 drivers
v0x55d44e548730_0 .net *"_s10", 0 0, L_0x55d44ebb0f70;  1 drivers
v0x55d44e561fd0_0 .net *"_s4", 0 0, L_0x55d44ebb0c90;  1 drivers
v0x55d44e5619d0_0 .net *"_s6", 0 0, L_0x55d44ebb0da0;  1 drivers
v0x55d44e555680_0 .net *"_s8", 0 0, L_0x55d44ebb0e60;  1 drivers
v0x55d44e555080_0 .net "a", 0 0, L_0x55d44ebb1130;  1 drivers
v0x55d44e555140_0 .net "b", 0 0, L_0x55d44ebb1260;  1 drivers
v0x55d44e548420_0 .net "ca", 0 0, L_0x55d44ebb1020;  1 drivers
v0x55d44e5484e0_0 .net "cin", 0 0, L_0x55d44ebb13e0;  1 drivers
v0x55d44e564dd0_0 .net "sum", 0 0, L_0x55d44ebb0bd0;  1 drivers
S_0x55d44dfb13f0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dfb72f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebb1510 .functor XOR 1, L_0x55d44ebb19b0, L_0x55d44ebb1b70, C4<0>, C4<0>;
L_0x55d44ebb1580 .functor XOR 1, L_0x55d44ebb1510, L_0x55d44ebb1d30, C4<0>, C4<0>;
L_0x55d44ebb15f0 .functor AND 1, L_0x55d44ebb19b0, L_0x55d44ebb1b70, C4<1>, C4<1>;
L_0x55d44ebb1660 .functor AND 1, L_0x55d44ebb19b0, L_0x55d44ebb1d30, C4<1>, C4<1>;
L_0x55d44ebb1720 .functor OR 1, L_0x55d44ebb15f0, L_0x55d44ebb1660, C4<0>, C4<0>;
L_0x55d44ebb1830 .functor AND 1, L_0x55d44ebb1d30, L_0x55d44ebb1b70, C4<1>, C4<1>;
L_0x55d44ebb18a0 .functor OR 1, L_0x55d44ebb1720, L_0x55d44ebb1830, C4<0>, C4<0>;
v0x55d44e56dc80_0 .net *"_s0", 0 0, L_0x55d44ebb1510;  1 drivers
v0x55d44e56abf0_0 .net *"_s10", 0 0, L_0x55d44ebb1830;  1 drivers
v0x55d44e567ca0_0 .net *"_s4", 0 0, L_0x55d44ebb15f0;  1 drivers
v0x55d44e567d60_0 .net *"_s6", 0 0, L_0x55d44ebb1660;  1 drivers
v0x55d44e5583d0_0 .net *"_s8", 0 0, L_0x55d44ebb1720;  1 drivers
v0x55d44e561330_0 .net "a", 0 0, L_0x55d44ebb19b0;  1 drivers
v0x55d44e5613f0_0 .net "b", 0 0, L_0x55d44ebb1b70;  1 drivers
v0x55d44e55e2a0_0 .net "ca", 0 0, L_0x55d44ebb18a0;  1 drivers
v0x55d44e55e360_0 .net "cin", 0 0, L_0x55d44ebb1d30;  1 drivers
v0x55d44e55b400_0 .net "sum", 0 0, L_0x55d44ebb1580;  1 drivers
S_0x55d44dfa5930 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44dfbd5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44e457020_0 .net "a", 15 0, L_0x55d44ebbd690;  1 drivers
v0x55d44e447750_0 .net "b", 15 0, L_0x55d44ebbd780;  1 drivers
v0x55d44e4506b0_0 .net "ca", 15 0, L_0x55d44ebbd430;  1 drivers
v0x55d44e450770_0 .net "cin", 15 0, L_0x55d44ebbd870;  1 drivers
v0x55d44e44d620_0 .net "sum", 15 0, L_0x55d44ebbd390;  1 drivers
L_0x55d44ebb51a0 .part L_0x55d44ebbd690, 0, 4;
L_0x55d44ebb5240 .part L_0x55d44ebbd780, 0, 4;
L_0x55d44ebb52e0 .part L_0x55d44ebbd870, 0, 4;
L_0x55d44ebb7b30 .part L_0x55d44ebbd690, 4, 4;
L_0x55d44ebb7c20 .part L_0x55d44ebbd780, 4, 4;
L_0x55d44ebb7d10 .part L_0x55d44ebbd870, 4, 4;
L_0x55d44ebba5f0 .part L_0x55d44ebbd690, 8, 4;
L_0x55d44ebba690 .part L_0x55d44ebbd780, 8, 4;
L_0x55d44ebba780 .part L_0x55d44ebbd870, 8, 4;
L_0x55d44ebbcf90 .part L_0x55d44ebbd690, 12, 4;
L_0x55d44ebbd0c0 .part L_0x55d44ebbd780, 12, 4;
L_0x55d44ebbd1f0 .part L_0x55d44ebbd870, 12, 4;
L_0x55d44ebbd390 .concat8 [ 4 4 4 4], L_0x55d44ebb4f90, L_0x55d44ebb7920, L_0x55d44ebba3e0, L_0x55d44ebbcd80;
L_0x55d44ebbd430 .concat8 [ 4 4 4 4], L_0x55d44ebb5030, L_0x55d44ebb79c0, L_0x55d44ebba480, L_0x55d44ebbce20;
S_0x55d44dfae3c0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44dfa5930;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e5077e0_0 .net "a", 3 0, L_0x55d44ebb51a0;  1 drivers
v0x55d44e5070a0_0 .net "b", 3 0, L_0x55d44ebb5240;  1 drivers
v0x55d44e4e13f0_0 .net "ca", 3 0, L_0x55d44ebb5030;  1 drivers
v0x55d44e4e14b0_0 .net "cin", 3 0, L_0x55d44ebb52e0;  1 drivers
v0x55d44e4fad50_0 .net "sum", 3 0, L_0x55d44ebb4f90;  1 drivers
L_0x55d44ebb2f50 .part L_0x55d44ebb51a0, 0, 1;
L_0x55d44ebb3080 .part L_0x55d44ebb5240, 0, 1;
L_0x55d44ebb31b0 .part L_0x55d44ebb52e0, 0, 1;
L_0x55d44ebb37c0 .part L_0x55d44ebb51a0, 1, 1;
L_0x55d44ebb38f0 .part L_0x55d44ebb5240, 1, 1;
L_0x55d44ebb3a20 .part L_0x55d44ebb52e0, 1, 1;
L_0x55d44ebb4160 .part L_0x55d44ebb51a0, 2, 1;
L_0x55d44ebb4290 .part L_0x55d44ebb5240, 2, 1;
L_0x55d44ebb4410 .part L_0x55d44ebb52e0, 2, 1;
L_0x55d44ebb49e0 .part L_0x55d44ebb51a0, 3, 1;
L_0x55d44ebb4ba0 .part L_0x55d44ebb5240, 3, 1;
L_0x55d44ebb4d60 .part L_0x55d44ebb52e0, 3, 1;
L_0x55d44ebb4f90 .concat8 [ 1 1 1 1], L_0x55d44ebb1ef0, L_0x55d44ebb3350, L_0x55d44ebb3c00, L_0x55d44ebb45b0;
L_0x55d44ebb5030 .concat8 [ 1 1 1 1], L_0x55d44ebb2e40, L_0x55d44ebb36b0, L_0x55d44ebb4050, L_0x55d44ebb48d0;
S_0x55d44dfadfe0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dfae3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebb2510 .functor XOR 1, L_0x55d44ebb2f50, L_0x55d44ebb3080, C4<0>, C4<0>;
L_0x55d44ebb1ef0 .functor XOR 1, L_0x55d44ebb2510, L_0x55d44ebb31b0, C4<0>, C4<0>;
L_0x55d44ebb2ab0 .functor AND 1, L_0x55d44ebb2f50, L_0x55d44ebb3080, C4<1>, C4<1>;
L_0x55d44ebb2bc0 .functor AND 1, L_0x55d44ebb2f50, L_0x55d44ebb31b0, C4<1>, C4<1>;
L_0x55d44ebb2c80 .functor OR 1, L_0x55d44ebb2ab0, L_0x55d44ebb2bc0, C4<0>, C4<0>;
L_0x55d44ebb2d90 .functor AND 1, L_0x55d44ebb31b0, L_0x55d44ebb3080, C4<1>, C4<1>;
L_0x55d44ebb2e40 .functor OR 1, L_0x55d44ebb2c80, L_0x55d44ebb2d90, C4<0>, C4<0>;
v0x55d44e507c40_0 .net *"_s0", 0 0, L_0x55d44ebb2510;  1 drivers
v0x55d44e53b550_0 .net *"_s10", 0 0, L_0x55d44ebb2d90;  1 drivers
v0x55d44e53ae50_0 .net *"_s4", 0 0, L_0x55d44ebb2ab0;  1 drivers
v0x55d44e53af10_0 .net *"_s6", 0 0, L_0x55d44ebb2bc0;  1 drivers
v0x55d44e514cc0_0 .net *"_s8", 0 0, L_0x55d44ebb2c80;  1 drivers
v0x55d44e53aa20_0 .net "a", 0 0, L_0x55d44ebb2f50;  1 drivers
v0x55d44e53aae0_0 .net "b", 0 0, L_0x55d44ebb3080;  1 drivers
v0x55d44e53a2e0_0 .net "ca", 0 0, L_0x55d44ebb2e40;  1 drivers
v0x55d44e53a3a0_0 .net "cin", 0 0, L_0x55d44ebb31b0;  1 drivers
v0x55d44e5146e0_0 .net "sum", 0 0, L_0x55d44ebb1ef0;  1 drivers
S_0x55d44dfa5510 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dfae3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebb32e0 .functor XOR 1, L_0x55d44ebb37c0, L_0x55d44ebb38f0, C4<0>, C4<0>;
L_0x55d44ebb3350 .functor XOR 1, L_0x55d44ebb32e0, L_0x55d44ebb3a20, C4<0>, C4<0>;
L_0x55d44ebb33c0 .functor AND 1, L_0x55d44ebb37c0, L_0x55d44ebb38f0, C4<1>, C4<1>;
L_0x55d44ebb3430 .functor AND 1, L_0x55d44ebb37c0, L_0x55d44ebb3a20, C4<1>, C4<1>;
L_0x55d44ebb34f0 .functor OR 1, L_0x55d44ebb33c0, L_0x55d44ebb3430, C4<0>, C4<0>;
L_0x55d44ebb3600 .functor AND 1, L_0x55d44ebb3a20, L_0x55d44ebb38f0, C4<1>, C4<1>;
L_0x55d44ebb36b0 .functor OR 1, L_0x55d44ebb34f0, L_0x55d44ebb3600, C4<0>, C4<0>;
v0x55d44e52df90_0 .net *"_s0", 0 0, L_0x55d44ebb32e0;  1 drivers
v0x55d44e52d990_0 .net *"_s10", 0 0, L_0x55d44ebb3600;  1 drivers
v0x55d44e521640_0 .net *"_s4", 0 0, L_0x55d44ebb33c0;  1 drivers
v0x55d44e521700_0 .net *"_s6", 0 0, L_0x55d44ebb3430;  1 drivers
v0x55d44e521040_0 .net *"_s8", 0 0, L_0x55d44ebb34f0;  1 drivers
v0x55d44e5143e0_0 .net "a", 0 0, L_0x55d44ebb37c0;  1 drivers
v0x55d44e5144a0_0 .net "b", 0 0, L_0x55d44ebb38f0;  1 drivers
v0x55d44e530ce0_0 .net "ca", 0 0, L_0x55d44ebb36b0;  1 drivers
v0x55d44e530da0_0 .net "cin", 0 0, L_0x55d44ebb3a20;  1 drivers
v0x55d44e539cf0_0 .net "sum", 0 0, L_0x55d44ebb3350;  1 drivers
S_0x55d44dfab470 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dfae3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebb3b90 .functor XOR 1, L_0x55d44ebb4160, L_0x55d44ebb4290, C4<0>, C4<0>;
L_0x55d44ebb3c00 .functor XOR 1, L_0x55d44ebb3b90, L_0x55d44ebb4410, C4<0>, C4<0>;
L_0x55d44ebb3cc0 .functor AND 1, L_0x55d44ebb4160, L_0x55d44ebb4290, C4<1>, C4<1>;
L_0x55d44ebb3dd0 .functor AND 1, L_0x55d44ebb4160, L_0x55d44ebb4410, C4<1>, C4<1>;
L_0x55d44ebb3e90 .functor OR 1, L_0x55d44ebb3cc0, L_0x55d44ebb3dd0, C4<0>, C4<0>;
L_0x55d44ebb3fa0 .functor AND 1, L_0x55d44ebb4410, L_0x55d44ebb4290, C4<1>, C4<1>;
L_0x55d44ebb4050 .functor OR 1, L_0x55d44ebb3e90, L_0x55d44ebb3fa0, C4<0>, C4<0>;
v0x55d44e536bb0_0 .net *"_s0", 0 0, L_0x55d44ebb3b90;  1 drivers
v0x55d44e536c70_0 .net *"_s10", 0 0, L_0x55d44ebb3fa0;  1 drivers
v0x55d44e533c60_0 .net *"_s4", 0 0, L_0x55d44ebb3cc0;  1 drivers
v0x55d44e524390_0 .net *"_s6", 0 0, L_0x55d44ebb3dd0;  1 drivers
v0x55d44e52d2f0_0 .net *"_s8", 0 0, L_0x55d44ebb3e90;  1 drivers
v0x55d44e52a260_0 .net "a", 0 0, L_0x55d44ebb4160;  1 drivers
v0x55d44e52a320_0 .net "b", 0 0, L_0x55d44ebb4290;  1 drivers
v0x55d44e527310_0 .net "ca", 0 0, L_0x55d44ebb4050;  1 drivers
v0x55d44e5273d0_0 .net "cin", 0 0, L_0x55d44ebb4410;  1 drivers
v0x55d44e517af0_0 .net "sum", 0 0, L_0x55d44ebb3c00;  1 drivers
S_0x55d44dfab090 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dfae3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebb4540 .functor XOR 1, L_0x55d44ebb49e0, L_0x55d44ebb4ba0, C4<0>, C4<0>;
L_0x55d44ebb45b0 .functor XOR 1, L_0x55d44ebb4540, L_0x55d44ebb4d60, C4<0>, C4<0>;
L_0x55d44ebb4620 .functor AND 1, L_0x55d44ebb49e0, L_0x55d44ebb4ba0, C4<1>, C4<1>;
L_0x55d44ebb4690 .functor AND 1, L_0x55d44ebb49e0, L_0x55d44ebb4d60, C4<1>, C4<1>;
L_0x55d44ebb4750 .functor OR 1, L_0x55d44ebb4620, L_0x55d44ebb4690, C4<0>, C4<0>;
L_0x55d44ebb4860 .functor AND 1, L_0x55d44ebb4d60, L_0x55d44ebb4ba0, C4<1>, C4<1>;
L_0x55d44ebb48d0 .functor OR 1, L_0x55d44ebb4750, L_0x55d44ebb4860, C4<0>, C4<0>;
v0x55d44e5209a0_0 .net *"_s0", 0 0, L_0x55d44ebb4540;  1 drivers
v0x55d44e51d910_0 .net *"_s10", 0 0, L_0x55d44ebb4860;  1 drivers
v0x55d44e51a9c0_0 .net *"_s4", 0 0, L_0x55d44ebb4620;  1 drivers
v0x55d44e51aa80_0 .net *"_s6", 0 0, L_0x55d44ebb4690;  1 drivers
v0x55d44e50b000_0 .net *"_s8", 0 0, L_0x55d44ebb4750;  1 drivers
v0x55d44e510ed0_0 .net "a", 0 0, L_0x55d44ebb49e0;  1 drivers
v0x55d44e510f90_0 .net "b", 0 0, L_0x55d44ebb4ba0;  1 drivers
v0x55d44e50df80_0 .net "ca", 0 0, L_0x55d44ebb48d0;  1 drivers
v0x55d44e50e040_0 .net "cin", 0 0, L_0x55d44ebb4d60;  1 drivers
v0x55d44e4e1b30_0 .net "sum", 0 0, L_0x55d44ebb45b0;  1 drivers
S_0x55d44dfa8520 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44dfa5930;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e4abc50_0 .net "a", 3 0, L_0x55d44ebb7b30;  1 drivers
v0x55d44e4d19b0_0 .net "b", 3 0, L_0x55d44ebb7c20;  1 drivers
v0x55d44e4d1270_0 .net "ca", 3 0, L_0x55d44ebb79c0;  1 drivers
v0x55d44e4d1330_0 .net "cin", 3 0, L_0x55d44ebb7d10;  1 drivers
v0x55d44e4ab5c0_0 .net "sum", 3 0, L_0x55d44ebb7920;  1 drivers
L_0x55d44ebb58e0 .part L_0x55d44ebb7b30, 0, 1;
L_0x55d44ebb5a10 .part L_0x55d44ebb7c20, 0, 1;
L_0x55d44ebb5b40 .part L_0x55d44ebb7d10, 0, 1;
L_0x55d44ebb6150 .part L_0x55d44ebb7b30, 1, 1;
L_0x55d44ebb6280 .part L_0x55d44ebb7c20, 1, 1;
L_0x55d44ebb63b0 .part L_0x55d44ebb7d10, 1, 1;
L_0x55d44ebb6af0 .part L_0x55d44ebb7b30, 2, 1;
L_0x55d44ebb6c20 .part L_0x55d44ebb7c20, 2, 1;
L_0x55d44ebb6da0 .part L_0x55d44ebb7d10, 2, 1;
L_0x55d44ebb7370 .part L_0x55d44ebb7b30, 3, 1;
L_0x55d44ebb7530 .part L_0x55d44ebb7c20, 3, 1;
L_0x55d44ebb76f0 .part L_0x55d44ebb7d10, 3, 1;
L_0x55d44ebb7920 .concat8 [ 1 1 1 1], L_0x55d44ebb5380, L_0x55d44ebb5ce0, L_0x55d44ebb6590, L_0x55d44ebb6f40;
L_0x55d44ebb79c0 .concat8 [ 1 1 1 1], L_0x55d44ebb57d0, L_0x55d44ebb6040, L_0x55d44ebb69e0, L_0x55d44ebb7260;
S_0x55d44dfa8140 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dfa8520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebb4f20 .functor XOR 1, L_0x55d44ebb58e0, L_0x55d44ebb5a10, C4<0>, C4<0>;
L_0x55d44ebb5380 .functor XOR 1, L_0x55d44ebb4f20, L_0x55d44ebb5b40, C4<0>, C4<0>;
L_0x55d44ebb5440 .functor AND 1, L_0x55d44ebb58e0, L_0x55d44ebb5a10, C4<1>, C4<1>;
L_0x55d44ebb5550 .functor AND 1, L_0x55d44ebb58e0, L_0x55d44ebb5b40, C4<1>, C4<1>;
L_0x55d44ebb5610 .functor OR 1, L_0x55d44ebb5440, L_0x55d44ebb5550, C4<0>, C4<0>;
L_0x55d44ebb5720 .functor AND 1, L_0x55d44ebb5b40, L_0x55d44ebb5a10, C4<1>, C4<1>;
L_0x55d44ebb57d0 .functor OR 1, L_0x55d44ebb5610, L_0x55d44ebb5720, C4<0>, C4<0>;
v0x55d44e4fa750_0 .net *"_s0", 0 0, L_0x55d44ebb4f20;  1 drivers
v0x55d44e4ee400_0 .net *"_s10", 0 0, L_0x55d44ebb5720;  1 drivers
v0x55d44e4ede00_0 .net *"_s4", 0 0, L_0x55d44ebb5440;  1 drivers
v0x55d44e4edec0_0 .net *"_s6", 0 0, L_0x55d44ebb5550;  1 drivers
v0x55d44e4e11a0_0 .net *"_s8", 0 0, L_0x55d44ebb5610;  1 drivers
v0x55d44e4fdaa0_0 .net "a", 0 0, L_0x55d44ebb58e0;  1 drivers
v0x55d44e4fdb60_0 .net "b", 0 0, L_0x55d44ebb5a10;  1 drivers
v0x55d44e506a00_0 .net "ca", 0 0, L_0x55d44ebb57d0;  1 drivers
v0x55d44e506ac0_0 .net "cin", 0 0, L_0x55d44ebb5b40;  1 drivers
v0x55d44e503a20_0 .net "sum", 0 0, L_0x55d44ebb5380;  1 drivers
S_0x55d44dfa5190 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dfa8520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebb5c70 .functor XOR 1, L_0x55d44ebb6150, L_0x55d44ebb6280, C4<0>, C4<0>;
L_0x55d44ebb5ce0 .functor XOR 1, L_0x55d44ebb5c70, L_0x55d44ebb63b0, C4<0>, C4<0>;
L_0x55d44ebb5d50 .functor AND 1, L_0x55d44ebb6150, L_0x55d44ebb6280, C4<1>, C4<1>;
L_0x55d44ebb5dc0 .functor AND 1, L_0x55d44ebb6150, L_0x55d44ebb63b0, C4<1>, C4<1>;
L_0x55d44ebb5e80 .functor OR 1, L_0x55d44ebb5d50, L_0x55d44ebb5dc0, C4<0>, C4<0>;
L_0x55d44ebb5f90 .functor AND 1, L_0x55d44ebb63b0, L_0x55d44ebb6280, C4<1>, C4<1>;
L_0x55d44ebb6040 .functor OR 1, L_0x55d44ebb5e80, L_0x55d44ebb5f90, C4<0>, C4<0>;
v0x55d44e500a20_0 .net *"_s0", 0 0, L_0x55d44ebb5c70;  1 drivers
v0x55d44e4f1150_0 .net *"_s10", 0 0, L_0x55d44ebb5f90;  1 drivers
v0x55d44e4fa0b0_0 .net *"_s4", 0 0, L_0x55d44ebb5d50;  1 drivers
v0x55d44e4fa170_0 .net *"_s6", 0 0, L_0x55d44ebb5dc0;  1 drivers
v0x55d44e4f7020_0 .net *"_s8", 0 0, L_0x55d44ebb5e80;  1 drivers
v0x55d44e4f40d0_0 .net "a", 0 0, L_0x55d44ebb6150;  1 drivers
v0x55d44e4f4190_0 .net "b", 0 0, L_0x55d44ebb6280;  1 drivers
v0x55d44e4e4800_0 .net "ca", 0 0, L_0x55d44ebb6040;  1 drivers
v0x55d44e4e48c0_0 .net "cin", 0 0, L_0x55d44ebb63b0;  1 drivers
v0x55d44e4ed810_0 .net "sum", 0 0, L_0x55d44ebb5ce0;  1 drivers
S_0x55d44dfac4c0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dfa8520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebb6520 .functor XOR 1, L_0x55d44ebb6af0, L_0x55d44ebb6c20, C4<0>, C4<0>;
L_0x55d44ebb6590 .functor XOR 1, L_0x55d44ebb6520, L_0x55d44ebb6da0, C4<0>, C4<0>;
L_0x55d44ebb6650 .functor AND 1, L_0x55d44ebb6af0, L_0x55d44ebb6c20, C4<1>, C4<1>;
L_0x55d44ebb6760 .functor AND 1, L_0x55d44ebb6af0, L_0x55d44ebb6da0, C4<1>, C4<1>;
L_0x55d44ebb6820 .functor OR 1, L_0x55d44ebb6650, L_0x55d44ebb6760, C4<0>, C4<0>;
L_0x55d44ebb6930 .functor AND 1, L_0x55d44ebb6da0, L_0x55d44ebb6c20, C4<1>, C4<1>;
L_0x55d44ebb69e0 .functor OR 1, L_0x55d44ebb6820, L_0x55d44ebb6930, C4<0>, C4<0>;
v0x55d44e4ea6d0_0 .net *"_s0", 0 0, L_0x55d44ebb6520;  1 drivers
v0x55d44e4ea790_0 .net *"_s10", 0 0, L_0x55d44ebb6930;  1 drivers
v0x55d44e4e7780_0 .net *"_s4", 0 0, L_0x55d44ebb6650;  1 drivers
v0x55d44e4d7dc0_0 .net *"_s6", 0 0, L_0x55d44ebb6760;  1 drivers
v0x55d44e4ddc90_0 .net *"_s8", 0 0, L_0x55d44ebb6820;  1 drivers
v0x55d44e4dad40_0 .net "a", 0 0, L_0x55d44ebb6af0;  1 drivers
v0x55d44e4dae00_0 .net "b", 0 0, L_0x55d44ebb6c20;  1 drivers
v0x55d44e46b610_0 .net "ca", 0 0, L_0x55d44ebb69e0;  1 drivers
v0x55d44e46b6d0_0 .net "cin", 0 0, L_0x55d44ebb6da0;  1 drivers
v0x55d44e4d3280_0 .net "sum", 0 0, L_0x55d44ebb6590;  1 drivers
S_0x55d44dfad8f0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dfa8520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebb6ed0 .functor XOR 1, L_0x55d44ebb7370, L_0x55d44ebb7530, C4<0>, C4<0>;
L_0x55d44ebb6f40 .functor XOR 1, L_0x55d44ebb6ed0, L_0x55d44ebb76f0, C4<0>, C4<0>;
L_0x55d44ebb6fb0 .functor AND 1, L_0x55d44ebb7370, L_0x55d44ebb7530, C4<1>, C4<1>;
L_0x55d44ebb7020 .functor AND 1, L_0x55d44ebb7370, L_0x55d44ebb76f0, C4<1>, C4<1>;
L_0x55d44ebb70e0 .functor OR 1, L_0x55d44ebb6fb0, L_0x55d44ebb7020, C4<0>, C4<0>;
L_0x55d44ebb71f0 .functor AND 1, L_0x55d44ebb76f0, L_0x55d44ebb7530, C4<1>, C4<1>;
L_0x55d44ebb7260 .functor OR 1, L_0x55d44ebb70e0, L_0x55d44ebb71f0, C4<0>, C4<0>;
v0x55d44e4d2ec0_0 .net *"_s0", 0 0, L_0x55d44ebb6ed0;  1 drivers
v0x55d44e46bec0_0 .net *"_s10", 0 0, L_0x55d44ebb71f0;  1 drivers
v0x55d44e46b860_0 .net *"_s4", 0 0, L_0x55d44ebb6fb0;  1 drivers
v0x55d44e46b920_0 .net *"_s6", 0 0, L_0x55d44ebb7020;  1 drivers
v0x55d44e49f260_0 .net *"_s8", 0 0, L_0x55d44ebb70e0;  1 drivers
v0x55d44e49ebd0_0 .net "a", 0 0, L_0x55d44ebb7370;  1 drivers
v0x55d44e49ec90_0 .net "b", 0 0, L_0x55d44ebb7530;  1 drivers
v0x55d44e4d24e0_0 .net "ca", 0 0, L_0x55d44ebb7260;  1 drivers
v0x55d44e4d25a0_0 .net "cin", 0 0, L_0x55d44ebb76f0;  1 drivers
v0x55d44e4d1e90_0 .net "sum", 0 0, L_0x55d44ebb6f40;  1 drivers
S_0x55d44dfa9570 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44dfa5930;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e478130_0 .net "a", 3 0, L_0x55d44ebba5f0;  1 drivers
v0x55d44e494a30_0 .net "b", 3 0, L_0x55d44ebba690;  1 drivers
v0x55d44e49d990_0 .net "ca", 3 0, L_0x55d44ebba480;  1 drivers
v0x55d44e49da50_0 .net "cin", 3 0, L_0x55d44ebba780;  1 drivers
v0x55d44e49a900_0 .net "sum", 3 0, L_0x55d44ebba3e0;  1 drivers
L_0x55d44ebb83a0 .part L_0x55d44ebba5f0, 0, 1;
L_0x55d44ebb84d0 .part L_0x55d44ebba690, 0, 1;
L_0x55d44ebb8600 .part L_0x55d44ebba780, 0, 1;
L_0x55d44ebb8c10 .part L_0x55d44ebba5f0, 1, 1;
L_0x55d44ebb8d40 .part L_0x55d44ebba690, 1, 1;
L_0x55d44ebb8e70 .part L_0x55d44ebba780, 1, 1;
L_0x55d44ebb95b0 .part L_0x55d44ebba5f0, 2, 1;
L_0x55d44ebb96e0 .part L_0x55d44ebba690, 2, 1;
L_0x55d44ebb9860 .part L_0x55d44ebba780, 2, 1;
L_0x55d44ebb9e30 .part L_0x55d44ebba5f0, 3, 1;
L_0x55d44ebb9ff0 .part L_0x55d44ebba690, 3, 1;
L_0x55d44ebba1b0 .part L_0x55d44ebba780, 3, 1;
L_0x55d44ebba3e0 .concat8 [ 1 1 1 1], L_0x55d44ebb7e40, L_0x55d44ebb87a0, L_0x55d44ebb9050, L_0x55d44ebb9a00;
L_0x55d44ebba480 .concat8 [ 1 1 1 1], L_0x55d44ebb8290, L_0x55d44ebb8b00, L_0x55d44ebb94a0, L_0x55d44ebb9d20;
S_0x55d44dfaa9a0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dfa9570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebb78b0 .functor XOR 1, L_0x55d44ebb83a0, L_0x55d44ebb84d0, C4<0>, C4<0>;
L_0x55d44ebb7e40 .functor XOR 1, L_0x55d44ebb78b0, L_0x55d44ebb8600, C4<0>, C4<0>;
L_0x55d44ebb7f00 .functor AND 1, L_0x55d44ebb83a0, L_0x55d44ebb84d0, C4<1>, C4<1>;
L_0x55d44ebb8010 .functor AND 1, L_0x55d44ebb83a0, L_0x55d44ebb8600, C4<1>, C4<1>;
L_0x55d44ebb80d0 .functor OR 1, L_0x55d44ebb7f00, L_0x55d44ebb8010, C4<0>, C4<0>;
L_0x55d44ebb81e0 .functor AND 1, L_0x55d44ebb8600, L_0x55d44ebb84d0, C4<1>, C4<1>;
L_0x55d44ebb8290 .functor OR 1, L_0x55d44ebb80d0, L_0x55d44ebb81e0, C4<0>, C4<0>;
v0x55d44e4c4f20_0 .net *"_s0", 0 0, L_0x55d44ebb78b0;  1 drivers
v0x55d44e4c4fe0_0 .net *"_s10", 0 0, L_0x55d44ebb81e0;  1 drivers
v0x55d44e4c4920_0 .net *"_s4", 0 0, L_0x55d44ebb7f00;  1 drivers
v0x55d44e4b85d0_0 .net *"_s6", 0 0, L_0x55d44ebb8010;  1 drivers
v0x55d44e4b7fd0_0 .net *"_s8", 0 0, L_0x55d44ebb80d0;  1 drivers
v0x55d44e4ab370_0 .net "a", 0 0, L_0x55d44ebb83a0;  1 drivers
v0x55d44e4ab430_0 .net "b", 0 0, L_0x55d44ebb84d0;  1 drivers
v0x55d44e4c7c70_0 .net "ca", 0 0, L_0x55d44ebb8290;  1 drivers
v0x55d44e4c7d30_0 .net "cin", 0 0, L_0x55d44ebb8600;  1 drivers
v0x55d44e4d0c80_0 .net "sum", 0 0, L_0x55d44ebb7e40;  1 drivers
S_0x55d44dfa6620 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dfa9570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebb8730 .functor XOR 1, L_0x55d44ebb8c10, L_0x55d44ebb8d40, C4<0>, C4<0>;
L_0x55d44ebb87a0 .functor XOR 1, L_0x55d44ebb8730, L_0x55d44ebb8e70, C4<0>, C4<0>;
L_0x55d44ebb8810 .functor AND 1, L_0x55d44ebb8c10, L_0x55d44ebb8d40, C4<1>, C4<1>;
L_0x55d44ebb8880 .functor AND 1, L_0x55d44ebb8c10, L_0x55d44ebb8e70, C4<1>, C4<1>;
L_0x55d44ebb8940 .functor OR 1, L_0x55d44ebb8810, L_0x55d44ebb8880, C4<0>, C4<0>;
L_0x55d44ebb8a50 .functor AND 1, L_0x55d44ebb8e70, L_0x55d44ebb8d40, C4<1>, C4<1>;
L_0x55d44ebb8b00 .functor OR 1, L_0x55d44ebb8940, L_0x55d44ebb8a50, C4<0>, C4<0>;
v0x55d44e4cdb40_0 .net *"_s0", 0 0, L_0x55d44ebb8730;  1 drivers
v0x55d44e4cabf0_0 .net *"_s10", 0 0, L_0x55d44ebb8a50;  1 drivers
v0x55d44e4bb320_0 .net *"_s4", 0 0, L_0x55d44ebb8810;  1 drivers
v0x55d44e4bb3e0_0 .net *"_s6", 0 0, L_0x55d44ebb8880;  1 drivers
v0x55d44e4c4280_0 .net *"_s8", 0 0, L_0x55d44ebb8940;  1 drivers
v0x55d44e4c11f0_0 .net "a", 0 0, L_0x55d44ebb8c10;  1 drivers
v0x55d44e4c12b0_0 .net "b", 0 0, L_0x55d44ebb8d40;  1 drivers
v0x55d44e4be2a0_0 .net "ca", 0 0, L_0x55d44ebb8b00;  1 drivers
v0x55d44e4be360_0 .net "cin", 0 0, L_0x55d44ebb8e70;  1 drivers
v0x55d44e4aea80_0 .net "sum", 0 0, L_0x55d44ebb87a0;  1 drivers
S_0x55d44dfa7a50 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dfa9570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebb8fe0 .functor XOR 1, L_0x55d44ebb95b0, L_0x55d44ebb96e0, C4<0>, C4<0>;
L_0x55d44ebb9050 .functor XOR 1, L_0x55d44ebb8fe0, L_0x55d44ebb9860, C4<0>, C4<0>;
L_0x55d44ebb9110 .functor AND 1, L_0x55d44ebb95b0, L_0x55d44ebb96e0, C4<1>, C4<1>;
L_0x55d44ebb9220 .functor AND 1, L_0x55d44ebb95b0, L_0x55d44ebb9860, C4<1>, C4<1>;
L_0x55d44ebb92e0 .functor OR 1, L_0x55d44ebb9110, L_0x55d44ebb9220, C4<0>, C4<0>;
L_0x55d44ebb93f0 .functor AND 1, L_0x55d44ebb9860, L_0x55d44ebb96e0, C4<1>, C4<1>;
L_0x55d44ebb94a0 .functor OR 1, L_0x55d44ebb92e0, L_0x55d44ebb93f0, C4<0>, C4<0>;
v0x55d44e4b7930_0 .net *"_s0", 0 0, L_0x55d44ebb8fe0;  1 drivers
v0x55d44e4b79f0_0 .net *"_s10", 0 0, L_0x55d44ebb93f0;  1 drivers
v0x55d44e4b48a0_0 .net *"_s4", 0 0, L_0x55d44ebb9110;  1 drivers
v0x55d44e4b1950_0 .net *"_s6", 0 0, L_0x55d44ebb9220;  1 drivers
v0x55d44e4a1f90_0 .net *"_s8", 0 0, L_0x55d44ebb92e0;  1 drivers
v0x55d44e4a7e60_0 .net "a", 0 0, L_0x55d44ebb95b0;  1 drivers
v0x55d44e4a7f20_0 .net "b", 0 0, L_0x55d44ebb96e0;  1 drivers
v0x55d44e4a4f10_0 .net "ca", 0 0, L_0x55d44ebb94a0;  1 drivers
v0x55d44e4a4fd0_0 .net "cin", 0 0, L_0x55d44ebb9860;  1 drivers
v0x55d44e478ac0_0 .net "sum", 0 0, L_0x55d44ebb9050;  1 drivers
S_0x55d44dfa3710 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dfa9570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebb9990 .functor XOR 1, L_0x55d44ebb9e30, L_0x55d44ebb9ff0, C4<0>, C4<0>;
L_0x55d44ebb9a00 .functor XOR 1, L_0x55d44ebb9990, L_0x55d44ebba1b0, C4<0>, C4<0>;
L_0x55d44ebb9a70 .functor AND 1, L_0x55d44ebb9e30, L_0x55d44ebb9ff0, C4<1>, C4<1>;
L_0x55d44ebb9ae0 .functor AND 1, L_0x55d44ebb9e30, L_0x55d44ebba1b0, C4<1>, C4<1>;
L_0x55d44ebb9ba0 .functor OR 1, L_0x55d44ebb9a70, L_0x55d44ebb9ae0, C4<0>, C4<0>;
L_0x55d44ebb9cb0 .functor AND 1, L_0x55d44ebba1b0, L_0x55d44ebb9ff0, C4<1>, C4<1>;
L_0x55d44ebb9d20 .functor OR 1, L_0x55d44ebb9ba0, L_0x55d44ebb9cb0, C4<0>, C4<0>;
v0x55d44e49e770_0 .net *"_s0", 0 0, L_0x55d44ebb9990;  1 drivers
v0x55d44e49e030_0 .net *"_s10", 0 0, L_0x55d44ebb9cb0;  1 drivers
v0x55d44e478380_0 .net *"_s4", 0 0, L_0x55d44ebb9a70;  1 drivers
v0x55d44e478440_0 .net *"_s6", 0 0, L_0x55d44ebb9ae0;  1 drivers
v0x55d44e491ce0_0 .net *"_s8", 0 0, L_0x55d44ebb9ba0;  1 drivers
v0x55d44e4916e0_0 .net "a", 0 0, L_0x55d44ebb9e30;  1 drivers
v0x55d44e4917a0_0 .net "b", 0 0, L_0x55d44ebb9ff0;  1 drivers
v0x55d44e485390_0 .net "ca", 0 0, L_0x55d44ebb9d20;  1 drivers
v0x55d44e485450_0 .net "cin", 0 0, L_0x55d44ebba1b0;  1 drivers
v0x55d44e484e40_0 .net "sum", 0 0, L_0x55d44ebb9a00;  1 drivers
S_0x55d44dfa4aa0 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44dfa5930;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e463970_0 .net "a", 3 0, L_0x55d44ebbcf90;  1 drivers
v0x55d44e4540a0_0 .net "b", 3 0, L_0x55d44ebbd0c0;  1 drivers
v0x55d44e45d000_0 .net "ca", 3 0, L_0x55d44ebbce20;  1 drivers
v0x55d44e45d0c0_0 .net "cin", 3 0, L_0x55d44ebbd1f0;  1 drivers
v0x55d44e459f70_0 .net "sum", 3 0, L_0x55d44ebbcd80;  1 drivers
L_0x55d44ebbad40 .part L_0x55d44ebbcf90, 0, 1;
L_0x55d44ebbae70 .part L_0x55d44ebbd0c0, 0, 1;
L_0x55d44ebbafa0 .part L_0x55d44ebbd1f0, 0, 1;
L_0x55d44ebbb5b0 .part L_0x55d44ebbcf90, 1, 1;
L_0x55d44ebbb6e0 .part L_0x55d44ebbd0c0, 1, 1;
L_0x55d44ebbb810 .part L_0x55d44ebbd1f0, 1, 1;
L_0x55d44ebbbf50 .part L_0x55d44ebbcf90, 2, 1;
L_0x55d44ebbc080 .part L_0x55d44ebbd0c0, 2, 1;
L_0x55d44ebbc200 .part L_0x55d44ebbd1f0, 2, 1;
L_0x55d44ebbc7d0 .part L_0x55d44ebbcf90, 3, 1;
L_0x55d44ebbc990 .part L_0x55d44ebbd0c0, 3, 1;
L_0x55d44ebbcb50 .part L_0x55d44ebbd1f0, 3, 1;
L_0x55d44ebbcd80 .concat8 [ 1 1 1 1], L_0x55d44ebba820, L_0x55d44ebbb140, L_0x55d44ebbb9f0, L_0x55d44ebbc3a0;
L_0x55d44ebbce20 .concat8 [ 1 1 1 1], L_0x55d44ebbac30, L_0x55d44ebbb4a0, L_0x55d44ebbbe40, L_0x55d44ebbc6c0;
S_0x55d44df98fe0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dfa4aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebba370 .functor XOR 1, L_0x55d44ebbad40, L_0x55d44ebbae70, C4<0>, C4<0>;
L_0x55d44ebba820 .functor XOR 1, L_0x55d44ebba370, L_0x55d44ebbafa0, C4<0>, C4<0>;
L_0x55d44ebba8e0 .functor AND 1, L_0x55d44ebbad40, L_0x55d44ebbae70, C4<1>, C4<1>;
L_0x55d44ebba9f0 .functor AND 1, L_0x55d44ebbad40, L_0x55d44ebbafa0, C4<1>, C4<1>;
L_0x55d44ebbaab0 .functor OR 1, L_0x55d44ebba8e0, L_0x55d44ebba9f0, C4<0>, C4<0>;
L_0x55d44ebbabc0 .functor AND 1, L_0x55d44ebbafa0, L_0x55d44ebbae70, C4<1>, C4<1>;
L_0x55d44ebbac30 .functor OR 1, L_0x55d44ebbaab0, L_0x55d44ebbabc0, C4<0>, C4<0>;
v0x55d44e4979b0_0 .net *"_s0", 0 0, L_0x55d44ebba370;  1 drivers
v0x55d44e4880e0_0 .net *"_s10", 0 0, L_0x55d44ebbabc0;  1 drivers
v0x55d44e491040_0 .net *"_s4", 0 0, L_0x55d44ebba8e0;  1 drivers
v0x55d44e491100_0 .net *"_s6", 0 0, L_0x55d44ebba9f0;  1 drivers
v0x55d44e48dfb0_0 .net *"_s8", 0 0, L_0x55d44ebbaab0;  1 drivers
v0x55d44e48b060_0 .net "a", 0 0, L_0x55d44ebbad40;  1 drivers
v0x55d44e48b120_0 .net "b", 0 0, L_0x55d44ebbae70;  1 drivers
v0x55d44e47b790_0 .net "ca", 0 0, L_0x55d44ebbac30;  1 drivers
v0x55d44e47b850_0 .net "cin", 0 0, L_0x55d44ebbafa0;  1 drivers
v0x55d44e4847a0_0 .net "sum", 0 0, L_0x55d44ebba820;  1 drivers
S_0x55d44dfa1a70 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dfa4aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebbb0d0 .functor XOR 1, L_0x55d44ebbb5b0, L_0x55d44ebbb6e0, C4<0>, C4<0>;
L_0x55d44ebbb140 .functor XOR 1, L_0x55d44ebbb0d0, L_0x55d44ebbb810, C4<0>, C4<0>;
L_0x55d44ebbb1b0 .functor AND 1, L_0x55d44ebbb5b0, L_0x55d44ebbb6e0, C4<1>, C4<1>;
L_0x55d44ebbb220 .functor AND 1, L_0x55d44ebbb5b0, L_0x55d44ebbb810, C4<1>, C4<1>;
L_0x55d44ebbb2e0 .functor OR 1, L_0x55d44ebbb1b0, L_0x55d44ebbb220, C4<0>, C4<0>;
L_0x55d44ebbb3f0 .functor AND 1, L_0x55d44ebbb810, L_0x55d44ebbb6e0, C4<1>, C4<1>;
L_0x55d44ebbb4a0 .functor OR 1, L_0x55d44ebbb2e0, L_0x55d44ebbb3f0, C4<0>, C4<0>;
v0x55d44e481660_0 .net *"_s0", 0 0, L_0x55d44ebbb0d0;  1 drivers
v0x55d44e47e710_0 .net *"_s10", 0 0, L_0x55d44ebbb3f0;  1 drivers
v0x55d44e46ed50_0 .net *"_s4", 0 0, L_0x55d44ebbb1b0;  1 drivers
v0x55d44e46ee10_0 .net *"_s6", 0 0, L_0x55d44ebbb220;  1 drivers
v0x55d44e474c20_0 .net *"_s8", 0 0, L_0x55d44ebbb2e0;  1 drivers
v0x55d44e471cd0_0 .net "a", 0 0, L_0x55d44ebbb5b0;  1 drivers
v0x55d44e471d90_0 .net "b", 0 0, L_0x55d44ebbb6e0;  1 drivers
v0x55d44e437fe0_0 .net "ca", 0 0, L_0x55d44ebbb4a0;  1 drivers
v0x55d44e4380a0_0 .net "cin", 0 0, L_0x55d44ebbb810;  1 drivers
v0x55d44e437a00_0 .net "sum", 0 0, L_0x55d44ebbb140;  1 drivers
S_0x55d44dfa1690 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dfa4aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebbb980 .functor XOR 1, L_0x55d44ebbbf50, L_0x55d44ebbc080, C4<0>, C4<0>;
L_0x55d44ebbb9f0 .functor XOR 1, L_0x55d44ebbb980, L_0x55d44ebbc200, C4<0>, C4<0>;
L_0x55d44ebbbab0 .functor AND 1, L_0x55d44ebbbf50, L_0x55d44ebbc080, C4<1>, C4<1>;
L_0x55d44ebbbbc0 .functor AND 1, L_0x55d44ebbbf50, L_0x55d44ebbc200, C4<1>, C4<1>;
L_0x55d44ebbbc80 .functor OR 1, L_0x55d44ebbbab0, L_0x55d44ebbbbc0, C4<0>, C4<0>;
L_0x55d44ebbbd90 .functor AND 1, L_0x55d44ebbc200, L_0x55d44ebbc080, C4<1>, C4<1>;
L_0x55d44ebbbe40 .functor OR 1, L_0x55d44ebbbc80, L_0x55d44ebbbd90, C4<0>, C4<0>;
v0x55d44e46b260_0 .net *"_s0", 0 0, L_0x55d44ebbb980;  1 drivers
v0x55d44e46b320_0 .net *"_s10", 0 0, L_0x55d44ebbbd90;  1 drivers
v0x55d44e46ab60_0 .net *"_s4", 0 0, L_0x55d44ebbbab0;  1 drivers
v0x55d44e4449d0_0 .net *"_s6", 0 0, L_0x55d44ebbbbc0;  1 drivers
v0x55d44e46a730_0 .net *"_s8", 0 0, L_0x55d44ebbbc80;  1 drivers
v0x55d44e469ff0_0 .net "a", 0 0, L_0x55d44ebbbf50;  1 drivers
v0x55d44e46a0b0_0 .net "b", 0 0, L_0x55d44ebbc080;  1 drivers
v0x55d44e444340_0 .net "ca", 0 0, L_0x55d44ebbbe40;  1 drivers
v0x55d44e444400_0 .net "cin", 0 0, L_0x55d44ebbc200;  1 drivers
v0x55d44e45dd50_0 .net "sum", 0 0, L_0x55d44ebbb9f0;  1 drivers
S_0x55d44df98bc0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dfa4aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebbc330 .functor XOR 1, L_0x55d44ebbc7d0, L_0x55d44ebbc990, C4<0>, C4<0>;
L_0x55d44ebbc3a0 .functor XOR 1, L_0x55d44ebbc330, L_0x55d44ebbcb50, C4<0>, C4<0>;
L_0x55d44ebbc410 .functor AND 1, L_0x55d44ebbc7d0, L_0x55d44ebbc990, C4<1>, C4<1>;
L_0x55d44ebbc480 .functor AND 1, L_0x55d44ebbc7d0, L_0x55d44ebbcb50, C4<1>, C4<1>;
L_0x55d44ebbc540 .functor OR 1, L_0x55d44ebbc410, L_0x55d44ebbc480, C4<0>, C4<0>;
L_0x55d44ebbc650 .functor AND 1, L_0x55d44ebbcb50, L_0x55d44ebbc990, C4<1>, C4<1>;
L_0x55d44ebbc6c0 .functor OR 1, L_0x55d44ebbc540, L_0x55d44ebbc650, C4<0>, C4<0>;
v0x55d44e45d6a0_0 .net *"_s0", 0 0, L_0x55d44ebbc330;  1 drivers
v0x55d44e451350_0 .net *"_s10", 0 0, L_0x55d44ebbc650;  1 drivers
v0x55d44e450d50_0 .net *"_s4", 0 0, L_0x55d44ebbc410;  1 drivers
v0x55d44e450e10_0 .net *"_s6", 0 0, L_0x55d44ebbc480;  1 drivers
v0x55d44e4440f0_0 .net *"_s8", 0 0, L_0x55d44ebbc540;  1 drivers
v0x55d44e4609f0_0 .net "a", 0 0, L_0x55d44ebbc7d0;  1 drivers
v0x55d44e460ab0_0 .net "b", 0 0, L_0x55d44ebbc990;  1 drivers
v0x55d44e469950_0 .net "ca", 0 0, L_0x55d44ebbc6c0;  1 drivers
v0x55d44e469a10_0 .net "cin", 0 0, L_0x55d44ebbcb50;  1 drivers
v0x55d44e466970_0 .net "sum", 0 0, L_0x55d44ebbc3a0;  1 drivers
S_0x55d44df9eb20 .scope module, "FA_1" "thirtBitAdder" 5 14, 6 3 0, S_0x55d44dfc1900;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44e249b90_0 .net "a", 31 0, L_0x55d44ebd3e40;  1 drivers
v0x55d44e252af0_0 .net "b", 31 0, L_0x55d44ebd3f30;  1 drivers
v0x55d44e24fa60_0 .net "ca", 31 0, L_0x55d44ebd3cb0;  1 drivers
v0x55d44e24fb20_0 .net "cin", 31 0, L_0x55d44ebd4020;  1 drivers
v0x55d44e24cb10_0 .net "sum", 31 0, L_0x55d44ebd3b70;  1 drivers
L_0x55d44ebc8a40 .part L_0x55d44ebd3e40, 0, 16;
L_0x55d44ebc8ae0 .part L_0x55d44ebd3f30, 0, 16;
L_0x55d44ebc8b80 .part L_0x55d44ebd4020, 0, 16;
L_0x55d44ebd3860 .part L_0x55d44ebd3e40, 16, 16;
L_0x55d44ebd3950 .part L_0x55d44ebd3f30, 16, 16;
L_0x55d44ebd3a40 .part L_0x55d44ebd4020, 16, 16;
L_0x55d44ebd3b70 .concat8 [ 16 16 0 0], L_0x55d44ebc8740, L_0x55d44ebd3560;
L_0x55d44ebd3cb0 .concat8 [ 16 16 0 0], L_0x55d44ebc87e0, L_0x55d44ebd3600;
S_0x55d44df9e740 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44df9eb20;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44e349a90_0 .net "a", 15 0, L_0x55d44ebc8a40;  1 drivers
v0x55d44e346b40_0 .net "b", 15 0, L_0x55d44ebc8ae0;  1 drivers
v0x55d44e337180_0 .net "ca", 15 0, L_0x55d44ebc87e0;  1 drivers
v0x55d44e337240_0 .net "cin", 15 0, L_0x55d44ebc8b80;  1 drivers
v0x55d44e33d050_0 .net "sum", 15 0, L_0x55d44ebc8740;  1 drivers
L_0x55d44ebc0550 .part L_0x55d44ebc8a40, 0, 4;
L_0x55d44ebc05f0 .part L_0x55d44ebc8ae0, 0, 4;
L_0x55d44ebc0690 .part L_0x55d44ebc8b80, 0, 4;
L_0x55d44ebc2ee0 .part L_0x55d44ebc8a40, 4, 4;
L_0x55d44ebc2fd0 .part L_0x55d44ebc8ae0, 4, 4;
L_0x55d44ebc30c0 .part L_0x55d44ebc8b80, 4, 4;
L_0x55d44ebc59a0 .part L_0x55d44ebc8a40, 8, 4;
L_0x55d44ebc5a40 .part L_0x55d44ebc8ae0, 8, 4;
L_0x55d44ebc5b30 .part L_0x55d44ebc8b80, 8, 4;
L_0x55d44ebc8340 .part L_0x55d44ebc8a40, 12, 4;
L_0x55d44ebc8470 .part L_0x55d44ebc8ae0, 12, 4;
L_0x55d44ebc85a0 .part L_0x55d44ebc8b80, 12, 4;
L_0x55d44ebc8740 .concat8 [ 4 4 4 4], L_0x55d44ebc0340, L_0x55d44ebc2cd0, L_0x55d44ebc5790, L_0x55d44ebc8130;
L_0x55d44ebc87e0 .concat8 [ 4 4 4 4], L_0x55d44ebc03e0, L_0x55d44ebc2d70, L_0x55d44ebc5830, L_0x55d44ebc81d0;
S_0x55d44df9bbd0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44df9e740;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e39af10_0 .net "a", 3 0, L_0x55d44ebc0550;  1 drivers
v0x55d44e3ce910_0 .net "b", 3 0, L_0x55d44ebc05f0;  1 drivers
v0x55d44e3ce280_0 .net "ca", 3 0, L_0x55d44ebc03e0;  1 drivers
v0x55d44e3ce340_0 .net "cin", 3 0, L_0x55d44ebc0690;  1 drivers
v0x55d44e401b90_0 .net "sum", 3 0, L_0x55d44ebc0340;  1 drivers
L_0x55d44ebbe300 .part L_0x55d44ebc0550, 0, 1;
L_0x55d44ebbe430 .part L_0x55d44ebc05f0, 0, 1;
L_0x55d44ebbe560 .part L_0x55d44ebc0690, 0, 1;
L_0x55d44ebbeb70 .part L_0x55d44ebc0550, 1, 1;
L_0x55d44ebbeca0 .part L_0x55d44ebc05f0, 1, 1;
L_0x55d44ebbedd0 .part L_0x55d44ebc0690, 1, 1;
L_0x55d44ebbf510 .part L_0x55d44ebc0550, 2, 1;
L_0x55d44ebbf640 .part L_0x55d44ebc05f0, 2, 1;
L_0x55d44ebbf7c0 .part L_0x55d44ebc0690, 2, 1;
L_0x55d44ebbfd90 .part L_0x55d44ebc0550, 3, 1;
L_0x55d44ebbff50 .part L_0x55d44ebc05f0, 3, 1;
L_0x55d44ebc0110 .part L_0x55d44ebc0690, 3, 1;
L_0x55d44ebc0340 .concat8 [ 1 1 1 1], L_0x55d44ebbcd10, L_0x55d44ebbe700, L_0x55d44ebbefb0, L_0x55d44ebbf960;
L_0x55d44ebc03e0 .concat8 [ 1 1 1 1], L_0x55d44ebbe1f0, L_0x55d44ebbea60, L_0x55d44ebbf400, L_0x55d44ebbfc80;
S_0x55d44df9b7f0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df9bbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebbd320 .functor XOR 1, L_0x55d44ebbe300, L_0x55d44ebbe430, C4<0>, C4<0>;
L_0x55d44ebbcd10 .functor XOR 1, L_0x55d44ebbd320, L_0x55d44ebbe560, C4<0>, C4<0>;
L_0x55d44ebbdea0 .functor AND 1, L_0x55d44ebbe300, L_0x55d44ebbe430, C4<1>, C4<1>;
L_0x55d44ebbdfb0 .functor AND 1, L_0x55d44ebbe300, L_0x55d44ebbe560, C4<1>, C4<1>;
L_0x55d44ebbe070 .functor OR 1, L_0x55d44ebbdea0, L_0x55d44ebbdfb0, C4<0>, C4<0>;
L_0x55d44ebbe180 .functor AND 1, L_0x55d44ebbe560, L_0x55d44ebbe430, C4<1>, C4<1>;
L_0x55d44ebbe1f0 .functor OR 1, L_0x55d44ebbe070, L_0x55d44ebbe180, C4<0>, C4<0>;
v0x55d44e411790_0 .net *"_s0", 0 0, L_0x55d44ebbd320;  1 drivers
v0x55d44e4374f0_0 .net *"_s10", 0 0, L_0x55d44ebbe180;  1 drivers
v0x55d44e436db0_0 .net *"_s4", 0 0, L_0x55d44ebbdea0;  1 drivers
v0x55d44e436e70_0 .net *"_s6", 0 0, L_0x55d44ebbdfb0;  1 drivers
v0x55d44e411100_0 .net *"_s8", 0 0, L_0x55d44ebbe070;  1 drivers
v0x55d44e42aa60_0 .net "a", 0 0, L_0x55d44ebbe300;  1 drivers
v0x55d44e42ab20_0 .net "b", 0 0, L_0x55d44ebbe430;  1 drivers
v0x55d44e42a460_0 .net "ca", 0 0, L_0x55d44ebbe1f0;  1 drivers
v0x55d44e42a520_0 .net "cin", 0 0, L_0x55d44ebbe560;  1 drivers
v0x55d44e41e1c0_0 .net "sum", 0 0, L_0x55d44ebbcd10;  1 drivers
S_0x55d44df98840 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df9bbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebbe690 .functor XOR 1, L_0x55d44ebbeb70, L_0x55d44ebbeca0, C4<0>, C4<0>;
L_0x55d44ebbe700 .functor XOR 1, L_0x55d44ebbe690, L_0x55d44ebbedd0, C4<0>, C4<0>;
L_0x55d44ebbe770 .functor AND 1, L_0x55d44ebbeb70, L_0x55d44ebbeca0, C4<1>, C4<1>;
L_0x55d44ebbe7e0 .functor AND 1, L_0x55d44ebbeb70, L_0x55d44ebbedd0, C4<1>, C4<1>;
L_0x55d44ebbe8a0 .functor OR 1, L_0x55d44ebbe770, L_0x55d44ebbe7e0, C4<0>, C4<0>;
L_0x55d44ebbe9b0 .functor AND 1, L_0x55d44ebbedd0, L_0x55d44ebbeca0, C4<1>, C4<1>;
L_0x55d44ebbea60 .functor OR 1, L_0x55d44ebbe8a0, L_0x55d44ebbe9b0, C4<0>, C4<0>;
v0x55d44e41db10_0 .net *"_s0", 0 0, L_0x55d44ebbe690;  1 drivers
v0x55d44e410eb0_0 .net *"_s10", 0 0, L_0x55d44ebbe9b0;  1 drivers
v0x55d44e42d7b0_0 .net *"_s4", 0 0, L_0x55d44ebbe770;  1 drivers
v0x55d44e42d870_0 .net *"_s6", 0 0, L_0x55d44ebbe7e0;  1 drivers
v0x55d44e436710_0 .net *"_s8", 0 0, L_0x55d44ebbe8a0;  1 drivers
v0x55d44e433680_0 .net "a", 0 0, L_0x55d44ebbeb70;  1 drivers
v0x55d44e433740_0 .net "b", 0 0, L_0x55d44ebbeca0;  1 drivers
v0x55d44e430730_0 .net "ca", 0 0, L_0x55d44ebbea60;  1 drivers
v0x55d44e4307f0_0 .net "cin", 0 0, L_0x55d44ebbedd0;  1 drivers
v0x55d44e420f10_0 .net "sum", 0 0, L_0x55d44ebbe700;  1 drivers
S_0x55d44df9fb70 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df9bbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebbef40 .functor XOR 1, L_0x55d44ebbf510, L_0x55d44ebbf640, C4<0>, C4<0>;
L_0x55d44ebbefb0 .functor XOR 1, L_0x55d44ebbef40, L_0x55d44ebbf7c0, C4<0>, C4<0>;
L_0x55d44ebbf070 .functor AND 1, L_0x55d44ebbf510, L_0x55d44ebbf640, C4<1>, C4<1>;
L_0x55d44ebbf180 .functor AND 1, L_0x55d44ebbf510, L_0x55d44ebbf7c0, C4<1>, C4<1>;
L_0x55d44ebbf240 .functor OR 1, L_0x55d44ebbf070, L_0x55d44ebbf180, C4<0>, C4<0>;
L_0x55d44ebbf350 .functor AND 1, L_0x55d44ebbf7c0, L_0x55d44ebbf640, C4<1>, C4<1>;
L_0x55d44ebbf400 .functor OR 1, L_0x55d44ebbf240, L_0x55d44ebbf350, C4<0>, C4<0>;
v0x55d44e429dc0_0 .net *"_s0", 0 0, L_0x55d44ebbef40;  1 drivers
v0x55d44e429e80_0 .net *"_s10", 0 0, L_0x55d44ebbf350;  1 drivers
v0x55d44e426d30_0 .net *"_s4", 0 0, L_0x55d44ebbf070;  1 drivers
v0x55d44e423de0_0 .net *"_s6", 0 0, L_0x55d44ebbf180;  1 drivers
v0x55d44e414510_0 .net *"_s8", 0 0, L_0x55d44ebbf240;  1 drivers
v0x55d44e41d470_0 .net "a", 0 0, L_0x55d44ebbf510;  1 drivers
v0x55d44e41d530_0 .net "b", 0 0, L_0x55d44ebbf640;  1 drivers
v0x55d44e41a3e0_0 .net "ca", 0 0, L_0x55d44ebbf400;  1 drivers
v0x55d44e41a4a0_0 .net "cin", 0 0, L_0x55d44ebbf7c0;  1 drivers
v0x55d44e417540_0 .net "sum", 0 0, L_0x55d44ebbefb0;  1 drivers
S_0x55d44dfa0fa0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df9bbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebbf8f0 .functor XOR 1, L_0x55d44ebbfd90, L_0x55d44ebbff50, C4<0>, C4<0>;
L_0x55d44ebbf960 .functor XOR 1, L_0x55d44ebbf8f0, L_0x55d44ebc0110, C4<0>, C4<0>;
L_0x55d44ebbf9d0 .functor AND 1, L_0x55d44ebbfd90, L_0x55d44ebbff50, C4<1>, C4<1>;
L_0x55d44ebbfa40 .functor AND 1, L_0x55d44ebbfd90, L_0x55d44ebc0110, C4<1>, C4<1>;
L_0x55d44ebbfb00 .functor OR 1, L_0x55d44ebbf9d0, L_0x55d44ebbfa40, C4<0>, C4<0>;
L_0x55d44ebbfc10 .functor AND 1, L_0x55d44ebc0110, L_0x55d44ebbff50, C4<1>, C4<1>;
L_0x55d44ebbfc80 .functor OR 1, L_0x55d44ebbfb00, L_0x55d44ebbfc10, C4<0>, C4<0>;
v0x55d44e407ad0_0 .net *"_s0", 0 0, L_0x55d44ebbf8f0;  1 drivers
v0x55d44e40d9a0_0 .net *"_s10", 0 0, L_0x55d44ebbfc10;  1 drivers
v0x55d44e40aa50_0 .net *"_s4", 0 0, L_0x55d44ebbf9d0;  1 drivers
v0x55d44e40ab10_0 .net *"_s6", 0 0, L_0x55d44ebbfa40;  1 drivers
v0x55d44e39acc0_0 .net *"_s8", 0 0, L_0x55d44ebbfb00;  1 drivers
v0x55d44e402880_0 .net "a", 0 0, L_0x55d44ebbfd90;  1 drivers
v0x55d44e402940_0 .net "b", 0 0, L_0x55d44ebbff50;  1 drivers
v0x55d44e402570_0 .net "ca", 0 0, L_0x55d44ebbfc80;  1 drivers
v0x55d44e402630_0 .net "cin", 0 0, L_0x55d44ebc0110;  1 drivers
v0x55d44e39b620_0 .net "sum", 0 0, L_0x55d44ebbf960;  1 drivers
S_0x55d44df9cc20 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44df9e740;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e3a7a30_0 .net "a", 3 0, L_0x55d44ebc2ee0;  1 drivers
v0x55d44e3c1390_0 .net "b", 3 0, L_0x55d44ebc2fd0;  1 drivers
v0x55d44e3c0d90_0 .net "ca", 3 0, L_0x55d44ebc2d70;  1 drivers
v0x55d44e3c0e50_0 .net "cin", 3 0, L_0x55d44ebc30c0;  1 drivers
v0x55d44e3b4a40_0 .net "sum", 3 0, L_0x55d44ebc2cd0;  1 drivers
L_0x55d44ebc0c90 .part L_0x55d44ebc2ee0, 0, 1;
L_0x55d44ebc0dc0 .part L_0x55d44ebc2fd0, 0, 1;
L_0x55d44ebc0ef0 .part L_0x55d44ebc30c0, 0, 1;
L_0x55d44ebc1500 .part L_0x55d44ebc2ee0, 1, 1;
L_0x55d44ebc1630 .part L_0x55d44ebc2fd0, 1, 1;
L_0x55d44ebc1760 .part L_0x55d44ebc30c0, 1, 1;
L_0x55d44ebc1ea0 .part L_0x55d44ebc2ee0, 2, 1;
L_0x55d44ebc1fd0 .part L_0x55d44ebc2fd0, 2, 1;
L_0x55d44ebc2150 .part L_0x55d44ebc30c0, 2, 1;
L_0x55d44ebc2720 .part L_0x55d44ebc2ee0, 3, 1;
L_0x55d44ebc28e0 .part L_0x55d44ebc2fd0, 3, 1;
L_0x55d44ebc2aa0 .part L_0x55d44ebc30c0, 3, 1;
L_0x55d44ebc2cd0 .concat8 [ 1 1 1 1], L_0x55d44ebc0730, L_0x55d44ebc1090, L_0x55d44ebc1940, L_0x55d44ebc22f0;
L_0x55d44ebc2d70 .concat8 [ 1 1 1 1], L_0x55d44ebc0b80, L_0x55d44ebc13f0, L_0x55d44ebc1d90, L_0x55d44ebc2610;
S_0x55d44df9e050 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df9cc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebc02d0 .functor XOR 1, L_0x55d44ebc0c90, L_0x55d44ebc0dc0, C4<0>, C4<0>;
L_0x55d44ebc0730 .functor XOR 1, L_0x55d44ebc02d0, L_0x55d44ebc0ef0, C4<0>, C4<0>;
L_0x55d44ebc07f0 .functor AND 1, L_0x55d44ebc0c90, L_0x55d44ebc0dc0, C4<1>, C4<1>;
L_0x55d44ebc0900 .functor AND 1, L_0x55d44ebc0c90, L_0x55d44ebc0ef0, C4<1>, C4<1>;
L_0x55d44ebc09c0 .functor OR 1, L_0x55d44ebc07f0, L_0x55d44ebc0900, C4<0>, C4<0>;
L_0x55d44ebc0ad0 .functor AND 1, L_0x55d44ebc0ef0, L_0x55d44ebc0dc0, C4<1>, C4<1>;
L_0x55d44ebc0b80 .functor OR 1, L_0x55d44ebc09c0, L_0x55d44ebc0ad0, C4<0>, C4<0>;
v0x55d44e401490_0 .net *"_s0", 0 0, L_0x55d44ebc02d0;  1 drivers
v0x55d44e3db300_0 .net *"_s10", 0 0, L_0x55d44ebc0ad0;  1 drivers
v0x55d44e401060_0 .net *"_s4", 0 0, L_0x55d44ebc07f0;  1 drivers
v0x55d44e401120_0 .net *"_s6", 0 0, L_0x55d44ebc0900;  1 drivers
v0x55d44e400920_0 .net *"_s8", 0 0, L_0x55d44ebc09c0;  1 drivers
v0x55d44e3dac70_0 .net "a", 0 0, L_0x55d44ebc0c90;  1 drivers
v0x55d44e3dad30_0 .net "b", 0 0, L_0x55d44ebc0dc0;  1 drivers
v0x55d44e3f45d0_0 .net "ca", 0 0, L_0x55d44ebc0b80;  1 drivers
v0x55d44e3f4690_0 .net "cin", 0 0, L_0x55d44ebc0ef0;  1 drivers
v0x55d44e3f4080_0 .net "sum", 0 0, L_0x55d44ebc0730;  1 drivers
S_0x55d44df99cd0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df9cc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebc1020 .functor XOR 1, L_0x55d44ebc1500, L_0x55d44ebc1630, C4<0>, C4<0>;
L_0x55d44ebc1090 .functor XOR 1, L_0x55d44ebc1020, L_0x55d44ebc1760, C4<0>, C4<0>;
L_0x55d44ebc1100 .functor AND 1, L_0x55d44ebc1500, L_0x55d44ebc1630, C4<1>, C4<1>;
L_0x55d44ebc1170 .functor AND 1, L_0x55d44ebc1500, L_0x55d44ebc1760, C4<1>, C4<1>;
L_0x55d44ebc1230 .functor OR 1, L_0x55d44ebc1100, L_0x55d44ebc1170, C4<0>, C4<0>;
L_0x55d44ebc1340 .functor AND 1, L_0x55d44ebc1760, L_0x55d44ebc1630, C4<1>, C4<1>;
L_0x55d44ebc13f0 .functor OR 1, L_0x55d44ebc1230, L_0x55d44ebc1340, C4<0>, C4<0>;
v0x55d44e3e7c80_0 .net *"_s0", 0 0, L_0x55d44ebc1020;  1 drivers
v0x55d44e3e7680_0 .net *"_s10", 0 0, L_0x55d44ebc1340;  1 drivers
v0x55d44e3daa20_0 .net *"_s4", 0 0, L_0x55d44ebc1100;  1 drivers
v0x55d44e3daae0_0 .net *"_s6", 0 0, L_0x55d44ebc1170;  1 drivers
v0x55d44e3f7320_0 .net *"_s8", 0 0, L_0x55d44ebc1230;  1 drivers
v0x55d44e400280_0 .net "a", 0 0, L_0x55d44ebc1500;  1 drivers
v0x55d44e400340_0 .net "b", 0 0, L_0x55d44ebc1630;  1 drivers
v0x55d44e3fd1f0_0 .net "ca", 0 0, L_0x55d44ebc13f0;  1 drivers
v0x55d44e3fd2b0_0 .net "cin", 0 0, L_0x55d44ebc1760;  1 drivers
v0x55d44e3fa350_0 .net "sum", 0 0, L_0x55d44ebc1090;  1 drivers
S_0x55d44df9b100 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df9cc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebc18d0 .functor XOR 1, L_0x55d44ebc1ea0, L_0x55d44ebc1fd0, C4<0>, C4<0>;
L_0x55d44ebc1940 .functor XOR 1, L_0x55d44ebc18d0, L_0x55d44ebc2150, C4<0>, C4<0>;
L_0x55d44ebc1a00 .functor AND 1, L_0x55d44ebc1ea0, L_0x55d44ebc1fd0, C4<1>, C4<1>;
L_0x55d44ebc1b10 .functor AND 1, L_0x55d44ebc1ea0, L_0x55d44ebc2150, C4<1>, C4<1>;
L_0x55d44ebc1bd0 .functor OR 1, L_0x55d44ebc1a00, L_0x55d44ebc1b10, C4<0>, C4<0>;
L_0x55d44ebc1ce0 .functor AND 1, L_0x55d44ebc2150, L_0x55d44ebc1fd0, C4<1>, C4<1>;
L_0x55d44ebc1d90 .functor OR 1, L_0x55d44ebc1bd0, L_0x55d44ebc1ce0, C4<0>, C4<0>;
v0x55d44e3ea9d0_0 .net *"_s0", 0 0, L_0x55d44ebc18d0;  1 drivers
v0x55d44e3eaa90_0 .net *"_s10", 0 0, L_0x55d44ebc1ce0;  1 drivers
v0x55d44e3f3930_0 .net *"_s4", 0 0, L_0x55d44ebc1a00;  1 drivers
v0x55d44e3f08a0_0 .net *"_s6", 0 0, L_0x55d44ebc1b10;  1 drivers
v0x55d44e3ed950_0 .net *"_s8", 0 0, L_0x55d44ebc1bd0;  1 drivers
v0x55d44e3de080_0 .net "a", 0 0, L_0x55d44ebc1ea0;  1 drivers
v0x55d44e3de140_0 .net "b", 0 0, L_0x55d44ebc1fd0;  1 drivers
v0x55d44e3e6fe0_0 .net "ca", 0 0, L_0x55d44ebc1d90;  1 drivers
v0x55d44e3e70a0_0 .net "cin", 0 0, L_0x55d44ebc2150;  1 drivers
v0x55d44e3e4000_0 .net "sum", 0 0, L_0x55d44ebc1940;  1 drivers
S_0x55d44df96dc0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df9cc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebc2280 .functor XOR 1, L_0x55d44ebc2720, L_0x55d44ebc28e0, C4<0>, C4<0>;
L_0x55d44ebc22f0 .functor XOR 1, L_0x55d44ebc2280, L_0x55d44ebc2aa0, C4<0>, C4<0>;
L_0x55d44ebc2360 .functor AND 1, L_0x55d44ebc2720, L_0x55d44ebc28e0, C4<1>, C4<1>;
L_0x55d44ebc23d0 .functor AND 1, L_0x55d44ebc2720, L_0x55d44ebc2aa0, C4<1>, C4<1>;
L_0x55d44ebc2490 .functor OR 1, L_0x55d44ebc2360, L_0x55d44ebc23d0, C4<0>, C4<0>;
L_0x55d44ebc25a0 .functor AND 1, L_0x55d44ebc2aa0, L_0x55d44ebc28e0, C4<1>, C4<1>;
L_0x55d44ebc2610 .functor OR 1, L_0x55d44ebc2490, L_0x55d44ebc25a0, C4<0>, C4<0>;
v0x55d44e3e1000_0 .net *"_s0", 0 0, L_0x55d44ebc2280;  1 drivers
v0x55d44e3d1640_0 .net *"_s10", 0 0, L_0x55d44ebc25a0;  1 drivers
v0x55d44e3d7510_0 .net *"_s4", 0 0, L_0x55d44ebc2360;  1 drivers
v0x55d44e3d75d0_0 .net *"_s6", 0 0, L_0x55d44ebc23d0;  1 drivers
v0x55d44e3d45c0_0 .net *"_s8", 0 0, L_0x55d44ebc2490;  1 drivers
v0x55d44e3a80c0_0 .net "a", 0 0, L_0x55d44ebc2720;  1 drivers
v0x55d44e3a8180_0 .net "b", 0 0, L_0x55d44ebc28e0;  1 drivers
v0x55d44e3cde20_0 .net "ca", 0 0, L_0x55d44ebc2610;  1 drivers
v0x55d44e3cdee0_0 .net "cin", 0 0, L_0x55d44ebc2aa0;  1 drivers
v0x55d44e3cd790_0 .net "sum", 0 0, L_0x55d44ebc22f0;  1 drivers
S_0x55d44df98150 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44df9e740;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e380400_0 .net "a", 3 0, L_0x55d44ebc59a0;  1 drivers
v0x55d44e3737a0_0 .net "b", 3 0, L_0x55d44ebc5a40;  1 drivers
v0x55d44e3900a0_0 .net "ca", 3 0, L_0x55d44ebc5830;  1 drivers
v0x55d44e390160_0 .net "cin", 3 0, L_0x55d44ebc5b30;  1 drivers
v0x55d44e399000_0 .net "sum", 3 0, L_0x55d44ebc5790;  1 drivers
L_0x55d44ebc3750 .part L_0x55d44ebc59a0, 0, 1;
L_0x55d44ebc3880 .part L_0x55d44ebc5a40, 0, 1;
L_0x55d44ebc39b0 .part L_0x55d44ebc5b30, 0, 1;
L_0x55d44ebc3fc0 .part L_0x55d44ebc59a0, 1, 1;
L_0x55d44ebc40f0 .part L_0x55d44ebc5a40, 1, 1;
L_0x55d44ebc4220 .part L_0x55d44ebc5b30, 1, 1;
L_0x55d44ebc4960 .part L_0x55d44ebc59a0, 2, 1;
L_0x55d44ebc4a90 .part L_0x55d44ebc5a40, 2, 1;
L_0x55d44ebc4c10 .part L_0x55d44ebc5b30, 2, 1;
L_0x55d44ebc51e0 .part L_0x55d44ebc59a0, 3, 1;
L_0x55d44ebc53a0 .part L_0x55d44ebc5a40, 3, 1;
L_0x55d44ebc5560 .part L_0x55d44ebc5b30, 3, 1;
L_0x55d44ebc5790 .concat8 [ 1 1 1 1], L_0x55d44ebc31f0, L_0x55d44ebc3b50, L_0x55d44ebc4400, L_0x55d44ebc4db0;
L_0x55d44ebc5830 .concat8 [ 1 1 1 1], L_0x55d44ebc3640, L_0x55d44ebc3eb0, L_0x55d44ebc4850, L_0x55d44ebc50d0;
S_0x55d44df8c5a0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df98150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebc2c60 .functor XOR 1, L_0x55d44ebc3750, L_0x55d44ebc3880, C4<0>, C4<0>;
L_0x55d44ebc31f0 .functor XOR 1, L_0x55d44ebc2c60, L_0x55d44ebc39b0, C4<0>, C4<0>;
L_0x55d44ebc32b0 .functor AND 1, L_0x55d44ebc3750, L_0x55d44ebc3880, C4<1>, C4<1>;
L_0x55d44ebc33c0 .functor AND 1, L_0x55d44ebc3750, L_0x55d44ebc39b0, C4<1>, C4<1>;
L_0x55d44ebc3480 .functor OR 1, L_0x55d44ebc32b0, L_0x55d44ebc33c0, C4<0>, C4<0>;
L_0x55d44ebc3590 .functor AND 1, L_0x55d44ebc39b0, L_0x55d44ebc3880, C4<1>, C4<1>;
L_0x55d44ebc3640 .functor OR 1, L_0x55d44ebc3480, L_0x55d44ebc3590, C4<0>, C4<0>;
v0x55d44e3b4440_0 .net *"_s0", 0 0, L_0x55d44ebc2c60;  1 drivers
v0x55d44e3b4500_0 .net *"_s10", 0 0, L_0x55d44ebc3590;  1 drivers
v0x55d44e3a77e0_0 .net *"_s4", 0 0, L_0x55d44ebc32b0;  1 drivers
v0x55d44e3c40e0_0 .net *"_s6", 0 0, L_0x55d44ebc33c0;  1 drivers
v0x55d44e3cd040_0 .net *"_s8", 0 0, L_0x55d44ebc3480;  1 drivers
v0x55d44e3c9fb0_0 .net "a", 0 0, L_0x55d44ebc3750;  1 drivers
v0x55d44e3ca070_0 .net "b", 0 0, L_0x55d44ebc3880;  1 drivers
v0x55d44e3c7060_0 .net "ca", 0 0, L_0x55d44ebc3640;  1 drivers
v0x55d44e3c7120_0 .net "cin", 0 0, L_0x55d44ebc39b0;  1 drivers
v0x55d44e3b7840_0 .net "sum", 0 0, L_0x55d44ebc31f0;  1 drivers
S_0x55d44df95030 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df98150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebc3ae0 .functor XOR 1, L_0x55d44ebc3fc0, L_0x55d44ebc40f0, C4<0>, C4<0>;
L_0x55d44ebc3b50 .functor XOR 1, L_0x55d44ebc3ae0, L_0x55d44ebc4220, C4<0>, C4<0>;
L_0x55d44ebc3bc0 .functor AND 1, L_0x55d44ebc3fc0, L_0x55d44ebc40f0, C4<1>, C4<1>;
L_0x55d44ebc3c30 .functor AND 1, L_0x55d44ebc3fc0, L_0x55d44ebc4220, C4<1>, C4<1>;
L_0x55d44ebc3cf0 .functor OR 1, L_0x55d44ebc3bc0, L_0x55d44ebc3c30, C4<0>, C4<0>;
L_0x55d44ebc3e00 .functor AND 1, L_0x55d44ebc4220, L_0x55d44ebc40f0, C4<1>, C4<1>;
L_0x55d44ebc3eb0 .functor OR 1, L_0x55d44ebc3cf0, L_0x55d44ebc3e00, C4<0>, C4<0>;
v0x55d44e3c06f0_0 .net *"_s0", 0 0, L_0x55d44ebc3ae0;  1 drivers
v0x55d44e3bd660_0 .net *"_s10", 0 0, L_0x55d44ebc3e00;  1 drivers
v0x55d44e3ba710_0 .net *"_s4", 0 0, L_0x55d44ebc3bc0;  1 drivers
v0x55d44e3ba7d0_0 .net *"_s6", 0 0, L_0x55d44ebc3c30;  1 drivers
v0x55d44e3aae40_0 .net *"_s8", 0 0, L_0x55d44ebc3cf0;  1 drivers
v0x55d44e3b3da0_0 .net "a", 0 0, L_0x55d44ebc3fc0;  1 drivers
v0x55d44e3b3e60_0 .net "b", 0 0, L_0x55d44ebc40f0;  1 drivers
v0x55d44e3b0d10_0 .net "ca", 0 0, L_0x55d44ebc3eb0;  1 drivers
v0x55d44e3b0dd0_0 .net "cin", 0 0, L_0x55d44ebc4220;  1 drivers
v0x55d44e3ade70_0 .net "sum", 0 0, L_0x55d44ebc3b50;  1 drivers
S_0x55d44df94c50 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df98150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebc4390 .functor XOR 1, L_0x55d44ebc4960, L_0x55d44ebc4a90, C4<0>, C4<0>;
L_0x55d44ebc4400 .functor XOR 1, L_0x55d44ebc4390, L_0x55d44ebc4c10, C4<0>, C4<0>;
L_0x55d44ebc44c0 .functor AND 1, L_0x55d44ebc4960, L_0x55d44ebc4a90, C4<1>, C4<1>;
L_0x55d44ebc45d0 .functor AND 1, L_0x55d44ebc4960, L_0x55d44ebc4c10, C4<1>, C4<1>;
L_0x55d44ebc4690 .functor OR 1, L_0x55d44ebc44c0, L_0x55d44ebc45d0, C4<0>, C4<0>;
L_0x55d44ebc47a0 .functor AND 1, L_0x55d44ebc4c10, L_0x55d44ebc4a90, C4<1>, C4<1>;
L_0x55d44ebc4850 .functor OR 1, L_0x55d44ebc4690, L_0x55d44ebc47a0, C4<0>, C4<0>;
v0x55d44e39e400_0 .net *"_s0", 0 0, L_0x55d44ebc4390;  1 drivers
v0x55d44e39e4c0_0 .net *"_s10", 0 0, L_0x55d44ebc47a0;  1 drivers
v0x55d44e3a42d0_0 .net *"_s4", 0 0, L_0x55d44ebc44c0;  1 drivers
v0x55d44e3a1380_0 .net *"_s6", 0 0, L_0x55d44ebc45d0;  1 drivers
v0x55d44e367690_0 .net *"_s8", 0 0, L_0x55d44ebc4690;  1 drivers
v0x55d44e367000_0 .net "a", 0 0, L_0x55d44ebc4960;  1 drivers
v0x55d44e3670c0_0 .net "b", 0 0, L_0x55d44ebc4a90;  1 drivers
v0x55d44e39a910_0 .net "ca", 0 0, L_0x55d44ebc4850;  1 drivers
v0x55d44e39a9d0_0 .net "cin", 0 0, L_0x55d44ebc4c10;  1 drivers
v0x55d44e39a2c0_0 .net "sum", 0 0, L_0x55d44ebc4400;  1 drivers
S_0x55d44df8c180 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df98150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebc4d40 .functor XOR 1, L_0x55d44ebc51e0, L_0x55d44ebc53a0, C4<0>, C4<0>;
L_0x55d44ebc4db0 .functor XOR 1, L_0x55d44ebc4d40, L_0x55d44ebc5560, C4<0>, C4<0>;
L_0x55d44ebc4e20 .functor AND 1, L_0x55d44ebc51e0, L_0x55d44ebc53a0, C4<1>, C4<1>;
L_0x55d44ebc4e90 .functor AND 1, L_0x55d44ebc51e0, L_0x55d44ebc5560, C4<1>, C4<1>;
L_0x55d44ebc4f50 .functor OR 1, L_0x55d44ebc4e20, L_0x55d44ebc4e90, C4<0>, C4<0>;
L_0x55d44ebc5060 .functor AND 1, L_0x55d44ebc5560, L_0x55d44ebc53a0, C4<1>, C4<1>;
L_0x55d44ebc50d0 .functor OR 1, L_0x55d44ebc4f50, L_0x55d44ebc5060, C4<0>, C4<0>;
v0x55d44e374080_0 .net *"_s0", 0 0, L_0x55d44ebc4d40;  1 drivers
v0x55d44e399de0_0 .net *"_s10", 0 0, L_0x55d44ebc5060;  1 drivers
v0x55d44e3996a0_0 .net *"_s4", 0 0, L_0x55d44ebc4e20;  1 drivers
v0x55d44e399760_0 .net *"_s6", 0 0, L_0x55d44ebc4e90;  1 drivers
v0x55d44e3739f0_0 .net *"_s8", 0 0, L_0x55d44ebc4f50;  1 drivers
v0x55d44e38d350_0 .net "a", 0 0, L_0x55d44ebc51e0;  1 drivers
v0x55d44e38d410_0 .net "b", 0 0, L_0x55d44ebc53a0;  1 drivers
v0x55d44e38cd50_0 .net "ca", 0 0, L_0x55d44ebc50d0;  1 drivers
v0x55d44e38ce10_0 .net "cin", 0 0, L_0x55d44ebc5560;  1 drivers
v0x55d44e380ab0_0 .net "sum", 0 0, L_0x55d44ebc4db0;  1 drivers
S_0x55d44df920e0 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44df9e740;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e3563e0_0 .net "a", 3 0, L_0x55d44ebc8340;  1 drivers
v0x55d44e353490_0 .net "b", 3 0, L_0x55d44ebc8470;  1 drivers
v0x55d44e343bc0_0 .net "ca", 3 0, L_0x55d44ebc81d0;  1 drivers
v0x55d44e343c80_0 .net "cin", 3 0, L_0x55d44ebc85a0;  1 drivers
v0x55d44e34cb20_0 .net "sum", 3 0, L_0x55d44ebc8130;  1 drivers
L_0x55d44ebc60f0 .part L_0x55d44ebc8340, 0, 1;
L_0x55d44ebc6220 .part L_0x55d44ebc8470, 0, 1;
L_0x55d44ebc6350 .part L_0x55d44ebc85a0, 0, 1;
L_0x55d44ebc6960 .part L_0x55d44ebc8340, 1, 1;
L_0x55d44ebc6a90 .part L_0x55d44ebc8470, 1, 1;
L_0x55d44ebc6bc0 .part L_0x55d44ebc85a0, 1, 1;
L_0x55d44ebc7300 .part L_0x55d44ebc8340, 2, 1;
L_0x55d44ebc7430 .part L_0x55d44ebc8470, 2, 1;
L_0x55d44ebc75b0 .part L_0x55d44ebc85a0, 2, 1;
L_0x55d44ebc7b80 .part L_0x55d44ebc8340, 3, 1;
L_0x55d44ebc7d40 .part L_0x55d44ebc8470, 3, 1;
L_0x55d44ebc7f00 .part L_0x55d44ebc85a0, 3, 1;
L_0x55d44ebc8130 .concat8 [ 1 1 1 1], L_0x55d44ebc5bd0, L_0x55d44ebc64f0, L_0x55d44ebc6da0, L_0x55d44ebc7750;
L_0x55d44ebc81d0 .concat8 [ 1 1 1 1], L_0x55d44ebc5fe0, L_0x55d44ebc6850, L_0x55d44ebc71f0, L_0x55d44ebc7a70;
S_0x55d44df91d00 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df920e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebc5720 .functor XOR 1, L_0x55d44ebc60f0, L_0x55d44ebc6220, C4<0>, C4<0>;
L_0x55d44ebc5bd0 .functor XOR 1, L_0x55d44ebc5720, L_0x55d44ebc6350, C4<0>, C4<0>;
L_0x55d44ebc5c90 .functor AND 1, L_0x55d44ebc60f0, L_0x55d44ebc6220, C4<1>, C4<1>;
L_0x55d44ebc5da0 .functor AND 1, L_0x55d44ebc60f0, L_0x55d44ebc6350, C4<1>, C4<1>;
L_0x55d44ebc5e60 .functor OR 1, L_0x55d44ebc5c90, L_0x55d44ebc5da0, C4<0>, C4<0>;
L_0x55d44ebc5f70 .functor AND 1, L_0x55d44ebc6350, L_0x55d44ebc6220, C4<1>, C4<1>;
L_0x55d44ebc5fe0 .functor OR 1, L_0x55d44ebc5e60, L_0x55d44ebc5f70, C4<0>, C4<0>;
v0x55d44e395f70_0 .net *"_s0", 0 0, L_0x55d44ebc5720;  1 drivers
v0x55d44e393020_0 .net *"_s10", 0 0, L_0x55d44ebc5f70;  1 drivers
v0x55d44e383750_0 .net *"_s4", 0 0, L_0x55d44ebc5c90;  1 drivers
v0x55d44e383810_0 .net *"_s6", 0 0, L_0x55d44ebc5da0;  1 drivers
v0x55d44e38c6b0_0 .net *"_s8", 0 0, L_0x55d44ebc5e60;  1 drivers
v0x55d44e389620_0 .net "a", 0 0, L_0x55d44ebc60f0;  1 drivers
v0x55d44e3896e0_0 .net "b", 0 0, L_0x55d44ebc6220;  1 drivers
v0x55d44e3866d0_0 .net "ca", 0 0, L_0x55d44ebc5fe0;  1 drivers
v0x55d44e386790_0 .net "cin", 0 0, L_0x55d44ebc6350;  1 drivers
v0x55d44e376eb0_0 .net "sum", 0 0, L_0x55d44ebc5bd0;  1 drivers
S_0x55d44df8f190 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df920e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebc6480 .functor XOR 1, L_0x55d44ebc6960, L_0x55d44ebc6a90, C4<0>, C4<0>;
L_0x55d44ebc64f0 .functor XOR 1, L_0x55d44ebc6480, L_0x55d44ebc6bc0, C4<0>, C4<0>;
L_0x55d44ebc6560 .functor AND 1, L_0x55d44ebc6960, L_0x55d44ebc6a90, C4<1>, C4<1>;
L_0x55d44ebc65d0 .functor AND 1, L_0x55d44ebc6960, L_0x55d44ebc6bc0, C4<1>, C4<1>;
L_0x55d44ebc6690 .functor OR 1, L_0x55d44ebc6560, L_0x55d44ebc65d0, C4<0>, C4<0>;
L_0x55d44ebc67a0 .functor AND 1, L_0x55d44ebc6bc0, L_0x55d44ebc6a90, C4<1>, C4<1>;
L_0x55d44ebc6850 .functor OR 1, L_0x55d44ebc6690, L_0x55d44ebc67a0, C4<0>, C4<0>;
v0x55d44e37fd60_0 .net *"_s0", 0 0, L_0x55d44ebc6480;  1 drivers
v0x55d44e37ccd0_0 .net *"_s10", 0 0, L_0x55d44ebc67a0;  1 drivers
v0x55d44e379d80_0 .net *"_s4", 0 0, L_0x55d44ebc6560;  1 drivers
v0x55d44e379e40_0 .net *"_s6", 0 0, L_0x55d44ebc65d0;  1 drivers
v0x55d44e36a3c0_0 .net *"_s8", 0 0, L_0x55d44ebc6690;  1 drivers
v0x55d44e370290_0 .net "a", 0 0, L_0x55d44ebc6960;  1 drivers
v0x55d44e370350_0 .net "b", 0 0, L_0x55d44ebc6a90;  1 drivers
v0x55d44e36d340_0 .net "ca", 0 0, L_0x55d44ebc6850;  1 drivers
v0x55d44e36d400_0 .net "cin", 0 0, L_0x55d44ebc6bc0;  1 drivers
v0x55d44e340ef0_0 .net "sum", 0 0, L_0x55d44ebc64f0;  1 drivers
S_0x55d44df8edb0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df920e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebc6d30 .functor XOR 1, L_0x55d44ebc7300, L_0x55d44ebc7430, C4<0>, C4<0>;
L_0x55d44ebc6da0 .functor XOR 1, L_0x55d44ebc6d30, L_0x55d44ebc75b0, C4<0>, C4<0>;
L_0x55d44ebc6e60 .functor AND 1, L_0x55d44ebc7300, L_0x55d44ebc7430, C4<1>, C4<1>;
L_0x55d44ebc6f70 .functor AND 1, L_0x55d44ebc7300, L_0x55d44ebc75b0, C4<1>, C4<1>;
L_0x55d44ebc7030 .functor OR 1, L_0x55d44ebc6e60, L_0x55d44ebc6f70, C4<0>, C4<0>;
L_0x55d44ebc7140 .functor AND 1, L_0x55d44ebc75b0, L_0x55d44ebc7430, C4<1>, C4<1>;
L_0x55d44ebc71f0 .functor OR 1, L_0x55d44ebc7030, L_0x55d44ebc7140, C4<0>, C4<0>;
v0x55d44e366ba0_0 .net *"_s0", 0 0, L_0x55d44ebc6d30;  1 drivers
v0x55d44e366c60_0 .net *"_s10", 0 0, L_0x55d44ebc7140;  1 drivers
v0x55d44e366460_0 .net *"_s4", 0 0, L_0x55d44ebc6e60;  1 drivers
v0x55d44e3407b0_0 .net *"_s6", 0 0, L_0x55d44ebc6f70;  1 drivers
v0x55d44e35a110_0 .net *"_s8", 0 0, L_0x55d44ebc7030;  1 drivers
v0x55d44e359b10_0 .net "a", 0 0, L_0x55d44ebc7300;  1 drivers
v0x55d44e359bd0_0 .net "b", 0 0, L_0x55d44ebc7430;  1 drivers
v0x55d44e34d7c0_0 .net "ca", 0 0, L_0x55d44ebc71f0;  1 drivers
v0x55d44e34d880_0 .net "cin", 0 0, L_0x55d44ebc75b0;  1 drivers
v0x55d44e34d270_0 .net "sum", 0 0, L_0x55d44ebc6da0;  1 drivers
S_0x55d44df8be00 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df920e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebc76e0 .functor XOR 1, L_0x55d44ebc7b80, L_0x55d44ebc7d40, C4<0>, C4<0>;
L_0x55d44ebc7750 .functor XOR 1, L_0x55d44ebc76e0, L_0x55d44ebc7f00, C4<0>, C4<0>;
L_0x55d44ebc77c0 .functor AND 1, L_0x55d44ebc7b80, L_0x55d44ebc7d40, C4<1>, C4<1>;
L_0x55d44ebc7830 .functor AND 1, L_0x55d44ebc7b80, L_0x55d44ebc7f00, C4<1>, C4<1>;
L_0x55d44ebc78f0 .functor OR 1, L_0x55d44ebc77c0, L_0x55d44ebc7830, C4<0>, C4<0>;
L_0x55d44ebc7a00 .functor AND 1, L_0x55d44ebc7f00, L_0x55d44ebc7d40, C4<1>, C4<1>;
L_0x55d44ebc7a70 .functor OR 1, L_0x55d44ebc78f0, L_0x55d44ebc7a00, C4<0>, C4<0>;
v0x55d44e340560_0 .net *"_s0", 0 0, L_0x55d44ebc76e0;  1 drivers
v0x55d44e35ce60_0 .net *"_s10", 0 0, L_0x55d44ebc7a00;  1 drivers
v0x55d44e365dc0_0 .net *"_s4", 0 0, L_0x55d44ebc77c0;  1 drivers
v0x55d44e365e80_0 .net *"_s6", 0 0, L_0x55d44ebc7830;  1 drivers
v0x55d44e362d30_0 .net *"_s8", 0 0, L_0x55d44ebc78f0;  1 drivers
v0x55d44e35fde0_0 .net "a", 0 0, L_0x55d44ebc7b80;  1 drivers
v0x55d44e35fea0_0 .net "b", 0 0, L_0x55d44ebc7d40;  1 drivers
v0x55d44e350510_0 .net "ca", 0 0, L_0x55d44ebc7a70;  1 drivers
v0x55d44e3505d0_0 .net "cin", 0 0, L_0x55d44ebc7f00;  1 drivers
v0x55d44e359520_0 .net "sum", 0 0, L_0x55d44ebc7750;  1 drivers
S_0x55d44df93130 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44df9eb20;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44e2564e0_0 .net "a", 15 0, L_0x55d44ebd3860;  1 drivers
v0x55d44e25f440_0 .net "b", 15 0, L_0x55d44ebd3950;  1 drivers
v0x55d44e25c3b0_0 .net "ca", 15 0, L_0x55d44ebd3600;  1 drivers
v0x55d44e25c470_0 .net "cin", 15 0, L_0x55d44ebd3a40;  1 drivers
v0x55d44e259460_0 .net "sum", 15 0, L_0x55d44ebd3560;  1 drivers
L_0x55d44ebcb360 .part L_0x55d44ebd3860, 0, 4;
L_0x55d44ebcb400 .part L_0x55d44ebd3950, 0, 4;
L_0x55d44ebcb4a0 .part L_0x55d44ebd3a40, 0, 4;
L_0x55d44ebcdcf0 .part L_0x55d44ebd3860, 4, 4;
L_0x55d44ebcdde0 .part L_0x55d44ebd3950, 4, 4;
L_0x55d44ebcded0 .part L_0x55d44ebd3a40, 4, 4;
L_0x55d44ebd07b0 .part L_0x55d44ebd3860, 8, 4;
L_0x55d44ebd0850 .part L_0x55d44ebd3950, 8, 4;
L_0x55d44ebd0940 .part L_0x55d44ebd3a40, 8, 4;
L_0x55d44ebd3100 .part L_0x55d44ebd3860, 12, 4;
L_0x55d44ebd3290 .part L_0x55d44ebd3950, 12, 4;
L_0x55d44ebd33c0 .part L_0x55d44ebd3a40, 12, 4;
L_0x55d44ebd3560 .concat8 [ 4 4 4 4], L_0x55d44ebcb150, L_0x55d44ebcdae0, L_0x55d44ebd05a0, L_0x55d44ebd2f40;
L_0x55d44ebd3600 .concat8 [ 4 4 4 4], L_0x55d44ebcb1f0, L_0x55d44ebcdb80, L_0x55d44ebd0640, L_0x55d44ebd2fe0;
S_0x55d44df94560 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44df93130;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e3171c0_0 .net "a", 3 0, L_0x55d44ebcb360;  1 drivers
v0x55d44e314130_0 .net "b", 3 0, L_0x55d44ebcb400;  1 drivers
v0x55d44e3111e0_0 .net "ca", 3 0, L_0x55d44ebcb1f0;  1 drivers
v0x55d44e3112a0_0 .net "cin", 3 0, L_0x55d44ebcb4a0;  1 drivers
v0x55d44e301820_0 .net "sum", 3 0, L_0x55d44ebcb150;  1 drivers
L_0x55d44ebc9110 .part L_0x55d44ebcb360, 0, 1;
L_0x55d44ebc9240 .part L_0x55d44ebcb400, 0, 1;
L_0x55d44ebc9370 .part L_0x55d44ebcb4a0, 0, 1;
L_0x55d44ebc9980 .part L_0x55d44ebcb360, 1, 1;
L_0x55d44ebc9ab0 .part L_0x55d44ebcb400, 1, 1;
L_0x55d44ebc9be0 .part L_0x55d44ebcb4a0, 1, 1;
L_0x55d44ebca320 .part L_0x55d44ebcb360, 2, 1;
L_0x55d44ebca450 .part L_0x55d44ebcb400, 2, 1;
L_0x55d44ebca5d0 .part L_0x55d44ebcb4a0, 2, 1;
L_0x55d44ebcaba0 .part L_0x55d44ebcb360, 3, 1;
L_0x55d44ebcad60 .part L_0x55d44ebcb400, 3, 1;
L_0x55d44ebcaf20 .part L_0x55d44ebcb4a0, 3, 1;
L_0x55d44ebcb150 .concat8 [ 1 1 1 1], L_0x55d44ebc80c0, L_0x55d44ebc9510, L_0x55d44ebc9dc0, L_0x55d44ebca770;
L_0x55d44ebcb1f0 .concat8 [ 1 1 1 1], L_0x55d44ebc9000, L_0x55d44ebc9870, L_0x55d44ebca210, L_0x55d44ebcaa90;
S_0x55d44df901e0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df94560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebc86d0 .functor XOR 1, L_0x55d44ebc9110, L_0x55d44ebc9240, C4<0>, C4<0>;
L_0x55d44ebc80c0 .functor XOR 1, L_0x55d44ebc86d0, L_0x55d44ebc9370, C4<0>, C4<0>;
L_0x55d44ebc8c70 .functor AND 1, L_0x55d44ebc9110, L_0x55d44ebc9240, C4<1>, C4<1>;
L_0x55d44ebc8d80 .functor AND 1, L_0x55d44ebc9110, L_0x55d44ebc9370, C4<1>, C4<1>;
L_0x55d44ebc8e40 .functor OR 1, L_0x55d44ebc8c70, L_0x55d44ebc8d80, C4<0>, C4<0>;
L_0x55d44ebc8f50 .functor AND 1, L_0x55d44ebc9370, L_0x55d44ebc9240, C4<1>, C4<1>;
L_0x55d44ebc9000 .functor OR 1, L_0x55d44ebc8e40, L_0x55d44ebc8f50, C4<0>, C4<0>;
v0x55d44e33a100_0 .net *"_s0", 0 0, L_0x55d44ebc86d0;  1 drivers
v0x55d44e2caea0_0 .net *"_s10", 0 0, L_0x55d44ebc8f50;  1 drivers
v0x55d44e332a60_0 .net *"_s4", 0 0, L_0x55d44ebc8c70;  1 drivers
v0x55d44e332b20_0 .net *"_s6", 0 0, L_0x55d44ebc8d80;  1 drivers
v0x55d44e332750_0 .net *"_s8", 0 0, L_0x55d44ebc8e40;  1 drivers
v0x55d44e2cb750_0 .net "a", 0 0, L_0x55d44ebc9110;  1 drivers
v0x55d44e2cb810_0 .net "b", 0 0, L_0x55d44ebc9240;  1 drivers
v0x55d44e2cb0f0_0 .net "ca", 0 0, L_0x55d44ebc9000;  1 drivers
v0x55d44e2cb1b0_0 .net "cin", 0 0, L_0x55d44ebc9370;  1 drivers
v0x55d44e2feba0_0 .net "sum", 0 0, L_0x55d44ebc80c0;  1 drivers
S_0x55d44df91610 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df94560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebc94a0 .functor XOR 1, L_0x55d44ebc9980, L_0x55d44ebc9ab0, C4<0>, C4<0>;
L_0x55d44ebc9510 .functor XOR 1, L_0x55d44ebc94a0, L_0x55d44ebc9be0, C4<0>, C4<0>;
L_0x55d44ebc9580 .functor AND 1, L_0x55d44ebc9980, L_0x55d44ebc9ab0, C4<1>, C4<1>;
L_0x55d44ebc95f0 .functor AND 1, L_0x55d44ebc9980, L_0x55d44ebc9be0, C4<1>, C4<1>;
L_0x55d44ebc96b0 .functor OR 1, L_0x55d44ebc9580, L_0x55d44ebc95f0, C4<0>, C4<0>;
L_0x55d44ebc97c0 .functor AND 1, L_0x55d44ebc9be0, L_0x55d44ebc9ab0, C4<1>, C4<1>;
L_0x55d44ebc9870 .functor OR 1, L_0x55d44ebc96b0, L_0x55d44ebc97c0, C4<0>, C4<0>;
v0x55d44e2fe460_0 .net *"_s0", 0 0, L_0x55d44ebc94a0;  1 drivers
v0x55d44e331d70_0 .net *"_s10", 0 0, L_0x55d44ebc97c0;  1 drivers
v0x55d44e331670_0 .net *"_s4", 0 0, L_0x55d44ebc9580;  1 drivers
v0x55d44e331730_0 .net *"_s6", 0 0, L_0x55d44ebc95f0;  1 drivers
v0x55d44e30b4e0_0 .net *"_s8", 0 0, L_0x55d44ebc96b0;  1 drivers
v0x55d44e331240_0 .net "a", 0 0, L_0x55d44ebc9980;  1 drivers
v0x55d44e331300_0 .net "b", 0 0, L_0x55d44ebc9ab0;  1 drivers
v0x55d44e330b00_0 .net "ca", 0 0, L_0x55d44ebc9870;  1 drivers
v0x55d44e330bc0_0 .net "cin", 0 0, L_0x55d44ebc9be0;  1 drivers
v0x55d44e30af00_0 .net "sum", 0 0, L_0x55d44ebc9510;  1 drivers
S_0x55d44df8d290 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df94560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebc9d50 .functor XOR 1, L_0x55d44ebca320, L_0x55d44ebca450, C4<0>, C4<0>;
L_0x55d44ebc9dc0 .functor XOR 1, L_0x55d44ebc9d50, L_0x55d44ebca5d0, C4<0>, C4<0>;
L_0x55d44ebc9e80 .functor AND 1, L_0x55d44ebca320, L_0x55d44ebca450, C4<1>, C4<1>;
L_0x55d44ebc9f90 .functor AND 1, L_0x55d44ebca320, L_0x55d44ebca5d0, C4<1>, C4<1>;
L_0x55d44ebca050 .functor OR 1, L_0x55d44ebc9e80, L_0x55d44ebc9f90, C4<0>, C4<0>;
L_0x55d44ebca160 .functor AND 1, L_0x55d44ebca5d0, L_0x55d44ebca450, C4<1>, C4<1>;
L_0x55d44ebca210 .functor OR 1, L_0x55d44ebca050, L_0x55d44ebca160, C4<0>, C4<0>;
v0x55d44e3247b0_0 .net *"_s0", 0 0, L_0x55d44ebc9d50;  1 drivers
v0x55d44e324870_0 .net *"_s10", 0 0, L_0x55d44ebca160;  1 drivers
v0x55d44e3241b0_0 .net *"_s4", 0 0, L_0x55d44ebc9e80;  1 drivers
v0x55d44e317e60_0 .net *"_s6", 0 0, L_0x55d44ebc9f90;  1 drivers
v0x55d44e317860_0 .net *"_s8", 0 0, L_0x55d44ebca050;  1 drivers
v0x55d44e30ac00_0 .net "a", 0 0, L_0x55d44ebca320;  1 drivers
v0x55d44e30acc0_0 .net "b", 0 0, L_0x55d44ebca450;  1 drivers
v0x55d44e327500_0 .net "ca", 0 0, L_0x55d44ebca210;  1 drivers
v0x55d44e3275c0_0 .net "cin", 0 0, L_0x55d44ebca5d0;  1 drivers
v0x55d44e330510_0 .net "sum", 0 0, L_0x55d44ebc9dc0;  1 drivers
S_0x55d44df8e6c0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df94560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebca700 .functor XOR 1, L_0x55d44ebcaba0, L_0x55d44ebcad60, C4<0>, C4<0>;
L_0x55d44ebca770 .functor XOR 1, L_0x55d44ebca700, L_0x55d44ebcaf20, C4<0>, C4<0>;
L_0x55d44ebca7e0 .functor AND 1, L_0x55d44ebcaba0, L_0x55d44ebcad60, C4<1>, C4<1>;
L_0x55d44ebca850 .functor AND 1, L_0x55d44ebcaba0, L_0x55d44ebcaf20, C4<1>, C4<1>;
L_0x55d44ebca910 .functor OR 1, L_0x55d44ebca7e0, L_0x55d44ebca850, C4<0>, C4<0>;
L_0x55d44ebcaa20 .functor AND 1, L_0x55d44ebcaf20, L_0x55d44ebcad60, C4<1>, C4<1>;
L_0x55d44ebcaa90 .functor OR 1, L_0x55d44ebca910, L_0x55d44ebcaa20, C4<0>, C4<0>;
v0x55d44e32d3d0_0 .net *"_s0", 0 0, L_0x55d44ebca700;  1 drivers
v0x55d44e32a480_0 .net *"_s10", 0 0, L_0x55d44ebcaa20;  1 drivers
v0x55d44e31abb0_0 .net *"_s4", 0 0, L_0x55d44ebca7e0;  1 drivers
v0x55d44e31ac70_0 .net *"_s6", 0 0, L_0x55d44ebca850;  1 drivers
v0x55d44e323b10_0 .net *"_s8", 0 0, L_0x55d44ebca910;  1 drivers
v0x55d44e320a80_0 .net "a", 0 0, L_0x55d44ebcaba0;  1 drivers
v0x55d44e320b40_0 .net "b", 0 0, L_0x55d44ebcad60;  1 drivers
v0x55d44e31db30_0 .net "ca", 0 0, L_0x55d44ebcaa90;  1 drivers
v0x55d44e31dbf0_0 .net "cin", 0 0, L_0x55d44ebcaf20;  1 drivers
v0x55d44e30e310_0 .net "sum", 0 0, L_0x55d44ebca770;  1 drivers
S_0x55d44df8a2e0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44df93130;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e2caaf0_0 .net "a", 3 0, L_0x55d44ebcdcf0;  1 drivers
v0x55d44e2ca3f0_0 .net "b", 3 0, L_0x55d44ebcdde0;  1 drivers
v0x55d44e2a4260_0 .net "ca", 3 0, L_0x55d44ebcdb80;  1 drivers
v0x55d44e2a4320_0 .net "cin", 3 0, L_0x55d44ebcded0;  1 drivers
v0x55d44e2c9fc0_0 .net "sum", 3 0, L_0x55d44ebcdae0;  1 drivers
L_0x55d44ebcbaa0 .part L_0x55d44ebcdcf0, 0, 1;
L_0x55d44ebcbbd0 .part L_0x55d44ebcdde0, 0, 1;
L_0x55d44ebcbd00 .part L_0x55d44ebcded0, 0, 1;
L_0x55d44ebcc310 .part L_0x55d44ebcdcf0, 1, 1;
L_0x55d44ebcc440 .part L_0x55d44ebcdde0, 1, 1;
L_0x55d44ebcc570 .part L_0x55d44ebcded0, 1, 1;
L_0x55d44ebcccb0 .part L_0x55d44ebcdcf0, 2, 1;
L_0x55d44ebccde0 .part L_0x55d44ebcdde0, 2, 1;
L_0x55d44ebccf60 .part L_0x55d44ebcded0, 2, 1;
L_0x55d44ebcd530 .part L_0x55d44ebcdcf0, 3, 1;
L_0x55d44ebcd6f0 .part L_0x55d44ebcdde0, 3, 1;
L_0x55d44ebcd8b0 .part L_0x55d44ebcded0, 3, 1;
L_0x55d44ebcdae0 .concat8 [ 1 1 1 1], L_0x55d44ebcb540, L_0x55d44ebcbea0, L_0x55d44ebcc750, L_0x55d44ebcd100;
L_0x55d44ebcdb80 .concat8 [ 1 1 1 1], L_0x55d44ebcb990, L_0x55d44ebcc200, L_0x55d44ebccba0, L_0x55d44ebcd420;
S_0x55d44df8b710 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df8a2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebcb0e0 .functor XOR 1, L_0x55d44ebcbaa0, L_0x55d44ebcbbd0, C4<0>, C4<0>;
L_0x55d44ebcb540 .functor XOR 1, L_0x55d44ebcb0e0, L_0x55d44ebcbd00, C4<0>, C4<0>;
L_0x55d44ebcb600 .functor AND 1, L_0x55d44ebcbaa0, L_0x55d44ebcbbd0, C4<1>, C4<1>;
L_0x55d44ebcb710 .functor AND 1, L_0x55d44ebcbaa0, L_0x55d44ebcbd00, C4<1>, C4<1>;
L_0x55d44ebcb7d0 .functor OR 1, L_0x55d44ebcb600, L_0x55d44ebcb710, C4<0>, C4<0>;
L_0x55d44ebcb8e0 .functor AND 1, L_0x55d44ebcbd00, L_0x55d44ebcbbd0, C4<1>, C4<1>;
L_0x55d44ebcb990 .functor OR 1, L_0x55d44ebcb7d0, L_0x55d44ebcb8e0, C4<0>, C4<0>;
v0x55d44e3076f0_0 .net *"_s0", 0 0, L_0x55d44ebcb0e0;  1 drivers
v0x55d44e3047a0_0 .net *"_s10", 0 0, L_0x55d44ebcb8e0;  1 drivers
v0x55d44e2d82a0_0 .net *"_s4", 0 0, L_0x55d44ebcb600;  1 drivers
v0x55d44e2d8360_0 .net *"_s6", 0 0, L_0x55d44ebcb710;  1 drivers
v0x55d44e2fe000_0 .net *"_s8", 0 0, L_0x55d44ebcb7d0;  1 drivers
v0x55d44e2fd8c0_0 .net "a", 0 0, L_0x55d44ebcbaa0;  1 drivers
v0x55d44e2fd980_0 .net "b", 0 0, L_0x55d44ebcbbd0;  1 drivers
v0x55d44e2d7c10_0 .net "ca", 0 0, L_0x55d44ebcb990;  1 drivers
v0x55d44e2d7cd0_0 .net "cin", 0 0, L_0x55d44ebcbd00;  1 drivers
v0x55d44e2f1620_0 .net "sum", 0 0, L_0x55d44ebcb540;  1 drivers
S_0x55d44df88b80 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df8a2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebcbe30 .functor XOR 1, L_0x55d44ebcc310, L_0x55d44ebcc440, C4<0>, C4<0>;
L_0x55d44ebcbea0 .functor XOR 1, L_0x55d44ebcbe30, L_0x55d44ebcc570, C4<0>, C4<0>;
L_0x55d44ebcbf10 .functor AND 1, L_0x55d44ebcc310, L_0x55d44ebcc440, C4<1>, C4<1>;
L_0x55d44ebcbf80 .functor AND 1, L_0x55d44ebcc310, L_0x55d44ebcc570, C4<1>, C4<1>;
L_0x55d44ebcc040 .functor OR 1, L_0x55d44ebcbf10, L_0x55d44ebcbf80, C4<0>, C4<0>;
L_0x55d44ebcc150 .functor AND 1, L_0x55d44ebcc570, L_0x55d44ebcc440, C4<1>, C4<1>;
L_0x55d44ebcc200 .functor OR 1, L_0x55d44ebcc040, L_0x55d44ebcc150, C4<0>, C4<0>;
v0x55d44e2f0f70_0 .net *"_s0", 0 0, L_0x55d44ebcbe30;  1 drivers
v0x55d44e2e4c20_0 .net *"_s10", 0 0, L_0x55d44ebcc150;  1 drivers
v0x55d44e2e4620_0 .net *"_s4", 0 0, L_0x55d44ebcbf10;  1 drivers
v0x55d44e2e46e0_0 .net *"_s6", 0 0, L_0x55d44ebcbf80;  1 drivers
v0x55d44e2d79c0_0 .net *"_s8", 0 0, L_0x55d44ebcc040;  1 drivers
v0x55d44e2f42c0_0 .net "a", 0 0, L_0x55d44ebcc310;  1 drivers
v0x55d44e2f4380_0 .net "b", 0 0, L_0x55d44ebcc440;  1 drivers
v0x55d44e2fd220_0 .net "ca", 0 0, L_0x55d44ebcc200;  1 drivers
v0x55d44e2fd2e0_0 .net "cin", 0 0, L_0x55d44ebcc570;  1 drivers
v0x55d44e2fa240_0 .net "sum", 0 0, L_0x55d44ebcbea0;  1 drivers
S_0x55d44df7b6c0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df8a2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebcc6e0 .functor XOR 1, L_0x55d44ebcccb0, L_0x55d44ebccde0, C4<0>, C4<0>;
L_0x55d44ebcc750 .functor XOR 1, L_0x55d44ebcc6e0, L_0x55d44ebccf60, C4<0>, C4<0>;
L_0x55d44ebcc810 .functor AND 1, L_0x55d44ebcccb0, L_0x55d44ebccde0, C4<1>, C4<1>;
L_0x55d44ebcc920 .functor AND 1, L_0x55d44ebcccb0, L_0x55d44ebccf60, C4<1>, C4<1>;
L_0x55d44ebcc9e0 .functor OR 1, L_0x55d44ebcc810, L_0x55d44ebcc920, C4<0>, C4<0>;
L_0x55d44ebccaf0 .functor AND 1, L_0x55d44ebccf60, L_0x55d44ebccde0, C4<1>, C4<1>;
L_0x55d44ebccba0 .functor OR 1, L_0x55d44ebcc9e0, L_0x55d44ebccaf0, C4<0>, C4<0>;
v0x55d44e2f7240_0 .net *"_s0", 0 0, L_0x55d44ebcc6e0;  1 drivers
v0x55d44e2f7300_0 .net *"_s10", 0 0, L_0x55d44ebccaf0;  1 drivers
v0x55d44e2e7970_0 .net *"_s4", 0 0, L_0x55d44ebcc810;  1 drivers
v0x55d44e2f08d0_0 .net *"_s6", 0 0, L_0x55d44ebcc920;  1 drivers
v0x55d44e2ed840_0 .net *"_s8", 0 0, L_0x55d44ebcc9e0;  1 drivers
v0x55d44e2ea8f0_0 .net "a", 0 0, L_0x55d44ebcccb0;  1 drivers
v0x55d44e2ea9b0_0 .net "b", 0 0, L_0x55d44ebccde0;  1 drivers
v0x55d44e2db020_0 .net "ca", 0 0, L_0x55d44ebccba0;  1 drivers
v0x55d44e2db0e0_0 .net "cin", 0 0, L_0x55d44ebccf60;  1 drivers
v0x55d44e2e4030_0 .net "sum", 0 0, L_0x55d44ebcc750;  1 drivers
S_0x55d44df6ed70 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df8a2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebcd090 .functor XOR 1, L_0x55d44ebcd530, L_0x55d44ebcd6f0, C4<0>, C4<0>;
L_0x55d44ebcd100 .functor XOR 1, L_0x55d44ebcd090, L_0x55d44ebcd8b0, C4<0>, C4<0>;
L_0x55d44ebcd170 .functor AND 1, L_0x55d44ebcd530, L_0x55d44ebcd6f0, C4<1>, C4<1>;
L_0x55d44ebcd1e0 .functor AND 1, L_0x55d44ebcd530, L_0x55d44ebcd8b0, C4<1>, C4<1>;
L_0x55d44ebcd2a0 .functor OR 1, L_0x55d44ebcd170, L_0x55d44ebcd1e0, C4<0>, C4<0>;
L_0x55d44ebcd3b0 .functor AND 1, L_0x55d44ebcd8b0, L_0x55d44ebcd6f0, C4<1>, C4<1>;
L_0x55d44ebcd420 .functor OR 1, L_0x55d44ebcd2a0, L_0x55d44ebcd3b0, C4<0>, C4<0>;
v0x55d44e2e0ef0_0 .net *"_s0", 0 0, L_0x55d44ebcd090;  1 drivers
v0x55d44e2ddfa0_0 .net *"_s10", 0 0, L_0x55d44ebcd3b0;  1 drivers
v0x55d44e2ce5e0_0 .net *"_s4", 0 0, L_0x55d44ebcd170;  1 drivers
v0x55d44e2ce6a0_0 .net *"_s6", 0 0, L_0x55d44ebcd1e0;  1 drivers
v0x55d44e2d44b0_0 .net *"_s8", 0 0, L_0x55d44ebcd2a0;  1 drivers
v0x55d44e2d1560_0 .net "a", 0 0, L_0x55d44ebcd530;  1 drivers
v0x55d44e2d1620_0 .net "b", 0 0, L_0x55d44ebcd6f0;  1 drivers
v0x55d44e297870_0 .net "ca", 0 0, L_0x55d44ebcd420;  1 drivers
v0x55d44e297930_0 .net "cin", 0 0, L_0x55d44ebcd8b0;  1 drivers
v0x55d44e297290_0 .net "sum", 0 0, L_0x55d44ebcd100;  1 drivers
S_0x55d44df7e240 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44df93130;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e289cf0_0 .net "a", 3 0, L_0x55d44ebd07b0;  1 drivers
v0x55d44e27d9a0_0 .net "b", 3 0, L_0x55d44ebd0850;  1 drivers
v0x55d44e27d3a0_0 .net "ca", 3 0, L_0x55d44ebd0640;  1 drivers
v0x55d44e27d460_0 .net "cin", 3 0, L_0x55d44ebd0940;  1 drivers
v0x55d44e270740_0 .net "sum", 3 0, L_0x55d44ebd05a0;  1 drivers
L_0x55d44ebce560 .part L_0x55d44ebd07b0, 0, 1;
L_0x55d44ebce690 .part L_0x55d44ebd0850, 0, 1;
L_0x55d44ebce7c0 .part L_0x55d44ebd0940, 0, 1;
L_0x55d44ebcedd0 .part L_0x55d44ebd07b0, 1, 1;
L_0x55d44ebcef00 .part L_0x55d44ebd0850, 1, 1;
L_0x55d44ebcf030 .part L_0x55d44ebd0940, 1, 1;
L_0x55d44ebcf770 .part L_0x55d44ebd07b0, 2, 1;
L_0x55d44ebcf8a0 .part L_0x55d44ebd0850, 2, 1;
L_0x55d44ebcfa20 .part L_0x55d44ebd0940, 2, 1;
L_0x55d44ebcfff0 .part L_0x55d44ebd07b0, 3, 1;
L_0x55d44ebd01b0 .part L_0x55d44ebd0850, 3, 1;
L_0x55d44ebd0370 .part L_0x55d44ebd0940, 3, 1;
L_0x55d44ebd05a0 .concat8 [ 1 1 1 1], L_0x55d44ebce000, L_0x55d44ebce960, L_0x55d44ebcf210, L_0x55d44ebcfbc0;
L_0x55d44ebd0640 .concat8 [ 1 1 1 1], L_0x55d44ebce450, L_0x55d44ebcecc0, L_0x55d44ebcf660, L_0x55d44ebcfee0;
S_0x55d44df86cd0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df7e240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebcda70 .functor XOR 1, L_0x55d44ebce560, L_0x55d44ebce690, C4<0>, C4<0>;
L_0x55d44ebce000 .functor XOR 1, L_0x55d44ebcda70, L_0x55d44ebce7c0, C4<0>, C4<0>;
L_0x55d44ebce0c0 .functor AND 1, L_0x55d44ebce560, L_0x55d44ebce690, C4<1>, C4<1>;
L_0x55d44ebce1d0 .functor AND 1, L_0x55d44ebce560, L_0x55d44ebce7c0, C4<1>, C4<1>;
L_0x55d44ebce290 .functor OR 1, L_0x55d44ebce0c0, L_0x55d44ebce1d0, C4<0>, C4<0>;
L_0x55d44ebce3a0 .functor AND 1, L_0x55d44ebce7c0, L_0x55d44ebce690, C4<1>, C4<1>;
L_0x55d44ebce450 .functor OR 1, L_0x55d44ebce290, L_0x55d44ebce3a0, C4<0>, C4<0>;
v0x55d44e2c9880_0 .net *"_s0", 0 0, L_0x55d44ebcda70;  1 drivers
v0x55d44e2c9940_0 .net *"_s10", 0 0, L_0x55d44ebce3a0;  1 drivers
v0x55d44e2a3bd0_0 .net *"_s4", 0 0, L_0x55d44ebce0c0;  1 drivers
v0x55d44e2bd530_0 .net *"_s6", 0 0, L_0x55d44ebce1d0;  1 drivers
v0x55d44e2bcf30_0 .net *"_s8", 0 0, L_0x55d44ebce290;  1 drivers
v0x55d44e2b0be0_0 .net "a", 0 0, L_0x55d44ebce560;  1 drivers
v0x55d44e2b0ca0_0 .net "b", 0 0, L_0x55d44ebce690;  1 drivers
v0x55d44e2b05e0_0 .net "ca", 0 0, L_0x55d44ebce450;  1 drivers
v0x55d44e2b06a0_0 .net "cin", 0 0, L_0x55d44ebce7c0;  1 drivers
v0x55d44e2a3a10_0 .net "sum", 0 0, L_0x55d44ebce000;  1 drivers
S_0x55d44df868f0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df7e240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebce8f0 .functor XOR 1, L_0x55d44ebcedd0, L_0x55d44ebcef00, C4<0>, C4<0>;
L_0x55d44ebce960 .functor XOR 1, L_0x55d44ebce8f0, L_0x55d44ebcf030, C4<0>, C4<0>;
L_0x55d44ebce9d0 .functor AND 1, L_0x55d44ebcedd0, L_0x55d44ebcef00, C4<1>, C4<1>;
L_0x55d44ebcea40 .functor AND 1, L_0x55d44ebcedd0, L_0x55d44ebcf030, C4<1>, C4<1>;
L_0x55d44ebceb00 .functor OR 1, L_0x55d44ebce9d0, L_0x55d44ebcea40, C4<0>, C4<0>;
L_0x55d44ebcec10 .functor AND 1, L_0x55d44ebcf030, L_0x55d44ebcef00, C4<1>, C4<1>;
L_0x55d44ebcecc0 .functor OR 1, L_0x55d44ebceb00, L_0x55d44ebcec10, C4<0>, C4<0>;
v0x55d44e2c0280_0 .net *"_s0", 0 0, L_0x55d44ebce8f0;  1 drivers
v0x55d44e2c0340_0 .net *"_s10", 0 0, L_0x55d44ebcec10;  1 drivers
v0x55d44e2c91e0_0 .net *"_s4", 0 0, L_0x55d44ebce9d0;  1 drivers
v0x55d44e2c92a0_0 .net *"_s6", 0 0, L_0x55d44ebcea40;  1 drivers
v0x55d44e2c6150_0 .net *"_s8", 0 0, L_0x55d44ebceb00;  1 drivers
v0x55d44e2c3200_0 .net "a", 0 0, L_0x55d44ebcedd0;  1 drivers
v0x55d44e2c32c0_0 .net "b", 0 0, L_0x55d44ebcef00;  1 drivers
v0x55d44e2b3930_0 .net "ca", 0 0, L_0x55d44ebcecc0;  1 drivers
v0x55d44e2b39f0_0 .net "cin", 0 0, L_0x55d44ebcf030;  1 drivers
v0x55d44e2bc940_0 .net "sum", 0 0, L_0x55d44ebce960;  1 drivers
S_0x55d44df7de20 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df7e240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebcf1a0 .functor XOR 1, L_0x55d44ebcf770, L_0x55d44ebcf8a0, C4<0>, C4<0>;
L_0x55d44ebcf210 .functor XOR 1, L_0x55d44ebcf1a0, L_0x55d44ebcfa20, C4<0>, C4<0>;
L_0x55d44ebcf2d0 .functor AND 1, L_0x55d44ebcf770, L_0x55d44ebcf8a0, C4<1>, C4<1>;
L_0x55d44ebcf3e0 .functor AND 1, L_0x55d44ebcf770, L_0x55d44ebcfa20, C4<1>, C4<1>;
L_0x55d44ebcf4a0 .functor OR 1, L_0x55d44ebcf2d0, L_0x55d44ebcf3e0, C4<0>, C4<0>;
L_0x55d44ebcf5b0 .functor AND 1, L_0x55d44ebcfa20, L_0x55d44ebcf8a0, C4<1>, C4<1>;
L_0x55d44ebcf660 .functor OR 1, L_0x55d44ebcf4a0, L_0x55d44ebcf5b0, C4<0>, C4<0>;
v0x55d44e2b9800_0 .net *"_s0", 0 0, L_0x55d44ebcf1a0;  1 drivers
v0x55d44e2b98c0_0 .net *"_s10", 0 0, L_0x55d44ebcf5b0;  1 drivers
v0x55d44e2b68b0_0 .net *"_s4", 0 0, L_0x55d44ebcf2d0;  1 drivers
v0x55d44e2b6970_0 .net *"_s6", 0 0, L_0x55d44ebcf3e0;  1 drivers
v0x55d44e2a6fe0_0 .net *"_s8", 0 0, L_0x55d44ebcf4a0;  1 drivers
v0x55d44e2aff40_0 .net "a", 0 0, L_0x55d44ebcf770;  1 drivers
v0x55d44e2b0000_0 .net "b", 0 0, L_0x55d44ebcf8a0;  1 drivers
v0x55d44e2aceb0_0 .net "ca", 0 0, L_0x55d44ebcf660;  1 drivers
v0x55d44e2acf70_0 .net "cin", 0 0, L_0x55d44ebcfa20;  1 drivers
v0x55d44e2aa010_0 .net "sum", 0 0, L_0x55d44ebcf210;  1 drivers
S_0x55d44df83d80 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df7e240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebcfb50 .functor XOR 1, L_0x55d44ebcfff0, L_0x55d44ebd01b0, C4<0>, C4<0>;
L_0x55d44ebcfbc0 .functor XOR 1, L_0x55d44ebcfb50, L_0x55d44ebd0370, C4<0>, C4<0>;
L_0x55d44ebcfc30 .functor AND 1, L_0x55d44ebcfff0, L_0x55d44ebd01b0, C4<1>, C4<1>;
L_0x55d44ebcfca0 .functor AND 1, L_0x55d44ebcfff0, L_0x55d44ebd0370, C4<1>, C4<1>;
L_0x55d44ebcfd60 .functor OR 1, L_0x55d44ebcfc30, L_0x55d44ebcfca0, C4<0>, C4<0>;
L_0x55d44ebcfe70 .functor AND 1, L_0x55d44ebd0370, L_0x55d44ebd01b0, C4<1>, C4<1>;
L_0x55d44ebcfee0 .functor OR 1, L_0x55d44ebcfd60, L_0x55d44ebcfe70, C4<0>, C4<0>;
v0x55d44e29a5a0_0 .net *"_s0", 0 0, L_0x55d44ebcfb50;  1 drivers
v0x55d44e2a0470_0 .net *"_s10", 0 0, L_0x55d44ebcfe70;  1 drivers
v0x55d44e29d520_0 .net *"_s4", 0 0, L_0x55d44ebcfc30;  1 drivers
v0x55d44e271020_0 .net *"_s6", 0 0, L_0x55d44ebcfca0;  1 drivers
v0x55d44e296d80_0 .net *"_s8", 0 0, L_0x55d44ebcfd60;  1 drivers
v0x55d44e296640_0 .net "a", 0 0, L_0x55d44ebcfff0;  1 drivers
v0x55d44e296700_0 .net "b", 0 0, L_0x55d44ebd01b0;  1 drivers
v0x55d44e270990_0 .net "ca", 0 0, L_0x55d44ebcfee0;  1 drivers
v0x55d44e270a50_0 .net "cin", 0 0, L_0x55d44ebd0370;  1 drivers
v0x55d44e28a3a0_0 .net "sum", 0 0, L_0x55d44ebcfbc0;  1 drivers
S_0x55d44df839a0 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44df93130;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e253790_0 .net "a", 3 0, L_0x55d44ebd3100;  1 drivers
v0x55d44e253190_0 .net "b", 3 0, L_0x55d44ebd3290;  1 drivers
v0x55d44e246e40_0 .net "ca", 3 0, L_0x55d44ebd2fe0;  1 drivers
v0x55d44e246840_0 .net "cin", 3 0, L_0x55d44ebd33c0;  1 drivers
v0x55d44e239be0_0 .net "sum", 3 0, L_0x55d44ebd2f40;  1 drivers
L_0x55d44ebd0f00 .part L_0x55d44ebd3100, 0, 1;
L_0x55d44ebd1030 .part L_0x55d44ebd3290, 0, 1;
L_0x55d44ebd1160 .part L_0x55d44ebd33c0, 0, 1;
L_0x55d44ebd1770 .part L_0x55d44ebd3100, 1, 1;
L_0x55d44ebd18a0 .part L_0x55d44ebd3290, 1, 1;
L_0x55d44ebd19d0 .part L_0x55d44ebd33c0, 1, 1;
L_0x55d44ebd2110 .part L_0x55d44ebd3100, 2, 1;
L_0x55d44ebd2240 .part L_0x55d44ebd3290, 2, 1;
L_0x55d44ebd23c0 .part L_0x55d44ebd33c0, 2, 1;
L_0x55d44ebd2990 .part L_0x55d44ebd3100, 3, 1;
L_0x55d44ebd2b50 .part L_0x55d44ebd3290, 3, 1;
L_0x55d44ebd2d10 .part L_0x55d44ebd33c0, 3, 1;
L_0x55d44ebd2f40 .concat8 [ 1 1 1 1], L_0x55d44ebd09e0, L_0x55d44ebd1300, L_0x55d44ebd1bb0, L_0x55d44ebd2560;
L_0x55d44ebd2fe0 .concat8 [ 1 1 1 1], L_0x55d44ebd0df0, L_0x55d44ebd1660, L_0x55d44ebd2000, L_0x55d44ebd2880;
S_0x55d44df80e30 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df839a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebd0530 .functor XOR 1, L_0x55d44ebd0f00, L_0x55d44ebd1030, C4<0>, C4<0>;
L_0x55d44ebd09e0 .functor XOR 1, L_0x55d44ebd0530, L_0x55d44ebd1160, C4<0>, C4<0>;
L_0x55d44ebd0aa0 .functor AND 1, L_0x55d44ebd0f00, L_0x55d44ebd1030, C4<1>, C4<1>;
L_0x55d44ebd0bb0 .functor AND 1, L_0x55d44ebd0f00, L_0x55d44ebd1160, C4<1>, C4<1>;
L_0x55d44ebd0c70 .functor OR 1, L_0x55d44ebd0aa0, L_0x55d44ebd0bb0, C4<0>, C4<0>;
L_0x55d44ebd0d80 .functor AND 1, L_0x55d44ebd1160, L_0x55d44ebd1030, C4<1>, C4<1>;
L_0x55d44ebd0df0 .functor OR 1, L_0x55d44ebd0c70, L_0x55d44ebd0d80, C4<0>, C4<0>;
v0x55d44e28d040_0 .net *"_s0", 0 0, L_0x55d44ebd0530;  1 drivers
v0x55d44e28d100_0 .net *"_s10", 0 0, L_0x55d44ebd0d80;  1 drivers
v0x55d44e295fa0_0 .net *"_s4", 0 0, L_0x55d44ebd0aa0;  1 drivers
v0x55d44e292f10_0 .net *"_s6", 0 0, L_0x55d44ebd0bb0;  1 drivers
v0x55d44e28ffc0_0 .net *"_s8", 0 0, L_0x55d44ebd0c70;  1 drivers
v0x55d44e2806f0_0 .net "a", 0 0, L_0x55d44ebd0f00;  1 drivers
v0x55d44e2807b0_0 .net "b", 0 0, L_0x55d44ebd1030;  1 drivers
v0x55d44e289650_0 .net "ca", 0 0, L_0x55d44ebd0df0;  1 drivers
v0x55d44e289710_0 .net "cin", 0 0, L_0x55d44ebd1160;  1 drivers
v0x55d44e286670_0 .net "sum", 0 0, L_0x55d44ebd09e0;  1 drivers
S_0x55d44df80a50 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df839a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebd1290 .functor XOR 1, L_0x55d44ebd1770, L_0x55d44ebd18a0, C4<0>, C4<0>;
L_0x55d44ebd1300 .functor XOR 1, L_0x55d44ebd1290, L_0x55d44ebd19d0, C4<0>, C4<0>;
L_0x55d44ebd1370 .functor AND 1, L_0x55d44ebd1770, L_0x55d44ebd18a0, C4<1>, C4<1>;
L_0x55d44ebd13e0 .functor AND 1, L_0x55d44ebd1770, L_0x55d44ebd19d0, C4<1>, C4<1>;
L_0x55d44ebd14a0 .functor OR 1, L_0x55d44ebd1370, L_0x55d44ebd13e0, C4<0>, C4<0>;
L_0x55d44ebd15b0 .functor AND 1, L_0x55d44ebd19d0, L_0x55d44ebd18a0, C4<1>, C4<1>;
L_0x55d44ebd1660 .functor OR 1, L_0x55d44ebd14a0, L_0x55d44ebd15b0, C4<0>, C4<0>;
v0x55d44e283670_0 .net *"_s0", 0 0, L_0x55d44ebd1290;  1 drivers
v0x55d44e273da0_0 .net *"_s10", 0 0, L_0x55d44ebd15b0;  1 drivers
v0x55d44e27cd00_0 .net *"_s4", 0 0, L_0x55d44ebd1370;  1 drivers
v0x55d44e279c70_0 .net *"_s6", 0 0, L_0x55d44ebd13e0;  1 drivers
v0x55d44e276d20_0 .net *"_s8", 0 0, L_0x55d44ebd14a0;  1 drivers
v0x55d44e267360_0 .net "a", 0 0, L_0x55d44ebd1770;  1 drivers
v0x55d44e267420_0 .net "b", 0 0, L_0x55d44ebd18a0;  1 drivers
v0x55d44e26d230_0 .net "ca", 0 0, L_0x55d44ebd1660;  1 drivers
v0x55d44e26d2f0_0 .net "cin", 0 0, L_0x55d44ebd19d0;  1 drivers
v0x55d44e26a390_0 .net "sum", 0 0, L_0x55d44ebd1300;  1 drivers
S_0x55d44df7daa0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df839a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebd1b40 .functor XOR 1, L_0x55d44ebd2110, L_0x55d44ebd2240, C4<0>, C4<0>;
L_0x55d44ebd1bb0 .functor XOR 1, L_0x55d44ebd1b40, L_0x55d44ebd23c0, C4<0>, C4<0>;
L_0x55d44ebd1c70 .functor AND 1, L_0x55d44ebd2110, L_0x55d44ebd2240, C4<1>, C4<1>;
L_0x55d44ebd1d80 .functor AND 1, L_0x55d44ebd2110, L_0x55d44ebd23c0, C4<1>, C4<1>;
L_0x55d44ebd1e40 .functor OR 1, L_0x55d44ebd1c70, L_0x55d44ebd1d80, C4<0>, C4<0>;
L_0x55d44ebd1f50 .functor AND 1, L_0x55d44ebd23c0, L_0x55d44ebd2240, C4<1>, C4<1>;
L_0x55d44ebd2000 .functor OR 1, L_0x55d44ebd1e40, L_0x55d44ebd1f50, C4<0>, C4<0>;
v0x55d44e2628a0_0 .net *"_s0", 0 0, L_0x55d44ebd1b40;  1 drivers
v0x55d44e262960_0 .net *"_s10", 0 0, L_0x55d44ebd1f50;  1 drivers
v0x55d44e262620_0 .net *"_s4", 0 0, L_0x55d44ebd1c70;  1 drivers
v0x55d44e1f9e80_0 .net *"_s6", 0 0, L_0x55d44ebd1d80;  1 drivers
v0x55d44e261a40_0 .net *"_s8", 0 0, L_0x55d44ebd1e40;  1 drivers
v0x55d44e261730_0 .net "a", 0 0, L_0x55d44ebd2110;  1 drivers
v0x55d44e2617f0_0 .net "b", 0 0, L_0x55d44ebd2240;  1 drivers
v0x55d44e1fa730_0 .net "ca", 0 0, L_0x55d44ebd2000;  1 drivers
v0x55d44e1fa7f0_0 .net "cin", 0 0, L_0x55d44ebd23c0;  1 drivers
v0x55d44e1fa180_0 .net "sum", 0 0, L_0x55d44ebd1bb0;  1 drivers
S_0x55d44df84dd0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df839a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebd24f0 .functor XOR 1, L_0x55d44ebd2990, L_0x55d44ebd2b50, C4<0>, C4<0>;
L_0x55d44ebd2560 .functor XOR 1, L_0x55d44ebd24f0, L_0x55d44ebd2d10, C4<0>, C4<0>;
L_0x55d44ebd25d0 .functor AND 1, L_0x55d44ebd2990, L_0x55d44ebd2b50, C4<1>, C4<1>;
L_0x55d44ebd2640 .functor AND 1, L_0x55d44ebd2990, L_0x55d44ebd2d10, C4<1>, C4<1>;
L_0x55d44ebd2700 .functor OR 1, L_0x55d44ebd25d0, L_0x55d44ebd2640, C4<0>, C4<0>;
L_0x55d44ebd2810 .functor AND 1, L_0x55d44ebd2d10, L_0x55d44ebd2b50, C4<1>, C4<1>;
L_0x55d44ebd2880 .functor OR 1, L_0x55d44ebd2700, L_0x55d44ebd2810, C4<0>, C4<0>;
v0x55d44e22dad0_0 .net *"_s0", 0 0, L_0x55d44ebd24f0;  1 drivers
v0x55d44e22d440_0 .net *"_s10", 0 0, L_0x55d44ebd2810;  1 drivers
v0x55d44e260d50_0 .net *"_s4", 0 0, L_0x55d44ebd25d0;  1 drivers
v0x55d44e260650_0 .net *"_s6", 0 0, L_0x55d44ebd2640;  1 drivers
v0x55d44e23a4c0_0 .net *"_s8", 0 0, L_0x55d44ebd2700;  1 drivers
v0x55d44e260220_0 .net "a", 0 0, L_0x55d44ebd2990;  1 drivers
v0x55d44e2602e0_0 .net "b", 0 0, L_0x55d44ebd2b50;  1 drivers
v0x55d44e25fae0_0 .net "ca", 0 0, L_0x55d44ebd2880;  1 drivers
v0x55d44e25fba0_0 .net "cin", 0 0, L_0x55d44ebd2d10;  1 drivers
v0x55d44e239ee0_0 .net "sum", 0 0, L_0x55d44ebd2560;  1 drivers
S_0x55d44df86200 .scope module, "a_1" "sixtyBitAdder" 10 11, 5 3 0, S_0x55d44dfc04d0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f865d713d50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44d0d4bc0_0 .net/2u *"_s2", 0 0, L_0x7f865d713d50;  1 drivers
L_0x7f865d713d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44d0d1c70_0 .net/2u *"_s6", 0 0, L_0x7f865d713d98;  1 drivers
v0x55d44d0c23a0_0 .net "a", 64 0, L_0x55d44ec00ee0;  1 drivers
v0x55d44d0cb300_0 .net "b", 64 0, L_0x55d44ec00fd0;  1 drivers
v0x55d44d0c8270_0 .net "ca", 64 0, L_0x55d44ec00d00;  1 drivers
v0x55d44d0c5320_0 .net "cin", 64 0, L_0x55d44ec01070;  1 drivers
v0x55d44d0b5960_0 .net "sum", 64 0, L_0x55d44ec00b70;  1 drivers
L_0x55d44ebea680 .part L_0x55d44ec00ee0, 0, 32;
L_0x55d44ebea720 .part L_0x55d44ec00fd0, 0, 32;
L_0x55d44ebea7c0 .part L_0x55d44ec01070, 0, 32;
L_0x55d44ec008a0 .part L_0x55d44ec00ee0, 32, 32;
L_0x55d44ec00990 .part L_0x55d44ec00fd0, 32, 32;
L_0x55d44ec00a80 .part L_0x55d44ec01070, 32, 32;
L_0x55d44ec00b70 .concat8 [ 32 32 1 0], L_0x55d44ebea3b0, L_0x55d44ec005d0, L_0x7f865d713d98;
L_0x55d44ec00d00 .concat8 [ 1 32 32 0], L_0x7f865d713d50, L_0x55d44ebea4f0, L_0x55d44ec00710;
S_0x55d44df81e80 .scope module, "FA_0" "thirtBitAdder" 5 13, 6 3 0, S_0x55d44df86200;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44e009000_0 .net "a", 31 0, L_0x55d44ebea680;  1 drivers
v0x55d44e0060b0_0 .net "b", 31 0, L_0x55d44ebea720;  1 drivers
v0x55d44dff66f0_0 .net "ca", 31 0, L_0x55d44ebea4f0;  1 drivers
v0x55d44dffc5c0_0 .net "cin", 31 0, L_0x55d44ebea7c0;  1 drivers
v0x55d44dff9670_0 .net "sum", 31 0, L_0x55d44ebea3b0;  1 drivers
L_0x55d44ebdf290 .part L_0x55d44ebea680, 0, 16;
L_0x55d44ebdf330 .part L_0x55d44ebea720, 0, 16;
L_0x55d44ebdf3d0 .part L_0x55d44ebea7c0, 0, 16;
L_0x55d44ebea0a0 .part L_0x55d44ebea680, 16, 16;
L_0x55d44ebea190 .part L_0x55d44ebea720, 16, 16;
L_0x55d44ebea280 .part L_0x55d44ebea7c0, 16, 16;
L_0x55d44ebea3b0 .concat8 [ 16 16 0 0], L_0x55d44ebdef90, L_0x55d44ebe9da0;
L_0x55d44ebea4f0 .concat8 [ 16 16 0 0], L_0x55d44ebdf030, L_0x55d44ebe9e40;
S_0x55d44df832b0 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44df81e80;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44e128a90_0 .net "a", 15 0, L_0x55d44ebdf290;  1 drivers
v0x55d44e102de0_0 .net "b", 15 0, L_0x55d44ebdf330;  1 drivers
v0x55d44e11c740_0 .net "ca", 15 0, L_0x55d44ebdf030;  1 drivers
v0x55d44e11c140_0 .net "cin", 15 0, L_0x55d44ebdf3d0;  1 drivers
v0x55d44e10fdf0_0 .net "sum", 15 0, L_0x55d44ebdef90;  1 drivers
L_0x55d44ebd6da0 .part L_0x55d44ebdf290, 0, 4;
L_0x55d44ebd6e40 .part L_0x55d44ebdf330, 0, 4;
L_0x55d44ebd6ee0 .part L_0x55d44ebdf3d0, 0, 4;
L_0x55d44ebd9730 .part L_0x55d44ebdf290, 4, 4;
L_0x55d44ebd9820 .part L_0x55d44ebdf330, 4, 4;
L_0x55d44ebd9910 .part L_0x55d44ebdf3d0, 4, 4;
L_0x55d44ebdc1f0 .part L_0x55d44ebdf290, 8, 4;
L_0x55d44ebdc290 .part L_0x55d44ebdf330, 8, 4;
L_0x55d44ebdc380 .part L_0x55d44ebdf3d0, 8, 4;
L_0x55d44ebdeb90 .part L_0x55d44ebdf290, 12, 4;
L_0x55d44ebdecc0 .part L_0x55d44ebdf330, 12, 4;
L_0x55d44ebdedf0 .part L_0x55d44ebdf3d0, 12, 4;
L_0x55d44ebdef90 .concat8 [ 4 4 4 4], L_0x55d44ebd6b90, L_0x55d44ebd9520, L_0x55d44ebdbfe0, L_0x55d44ebde980;
L_0x55d44ebdf030 .concat8 [ 4 4 4 4], L_0x55d44ebd6c30, L_0x55d44ebd95c0, L_0x55d44ebdc080, L_0x55d44ebdea20;
S_0x55d44df7ef30 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44df832b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e1f8860_0 .net "a", 3 0, L_0x55d44ebd6da0;  1 drivers
v0x55d44e1d2bb0_0 .net "b", 3 0, L_0x55d44ebd6e40;  1 drivers
v0x55d44e1ec510_0 .net "ca", 3 0, L_0x55d44ebd6c30;  1 drivers
v0x55d44e1ebf10_0 .net "cin", 3 0, L_0x55d44ebd6ee0;  1 drivers
v0x55d44e1dfbc0_0 .net "sum", 3 0, L_0x55d44ebd6b90;  1 drivers
L_0x55d44ebd4b50 .part L_0x55d44ebd6da0, 0, 1;
L_0x55d44ebd4c80 .part L_0x55d44ebd6e40, 0, 1;
L_0x55d44ebd4db0 .part L_0x55d44ebd6ee0, 0, 1;
L_0x55d44ebd53c0 .part L_0x55d44ebd6da0, 1, 1;
L_0x55d44ebd54f0 .part L_0x55d44ebd6e40, 1, 1;
L_0x55d44ebd5620 .part L_0x55d44ebd6ee0, 1, 1;
L_0x55d44ebd5d60 .part L_0x55d44ebd6da0, 2, 1;
L_0x55d44ebd5e90 .part L_0x55d44ebd6e40, 2, 1;
L_0x55d44ebd6010 .part L_0x55d44ebd6ee0, 2, 1;
L_0x55d44ebd65e0 .part L_0x55d44ebd6da0, 3, 1;
L_0x55d44ebd67a0 .part L_0x55d44ebd6e40, 3, 1;
L_0x55d44ebd6960 .part L_0x55d44ebd6ee0, 3, 1;
L_0x55d44ebd6b90 .concat8 [ 1 1 1 1], L_0x55d44ebd2ed0, L_0x55d44ebd4f50, L_0x55d44ebd5800, L_0x55d44ebd61b0;
L_0x55d44ebd6c30 .concat8 [ 1 1 1 1], L_0x55d44ebd4a40, L_0x55d44ebd52b0, L_0x55d44ebd5c50, L_0x55d44ebd64d0;
S_0x55d44df80360 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df7ef30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebd34f0 .functor XOR 1, L_0x55d44ebd4b50, L_0x55d44ebd4c80, C4<0>, C4<0>;
L_0x55d44ebd2ed0 .functor XOR 1, L_0x55d44ebd34f0, L_0x55d44ebd4db0, C4<0>, C4<0>;
L_0x55d44ebd46f0 .functor AND 1, L_0x55d44ebd4b50, L_0x55d44ebd4c80, C4<1>, C4<1>;
L_0x55d44ebd4800 .functor AND 1, L_0x55d44ebd4b50, L_0x55d44ebd4db0, C4<1>, C4<1>;
L_0x55d44ebd48c0 .functor OR 1, L_0x55d44ebd46f0, L_0x55d44ebd4800, C4<0>, C4<0>;
L_0x55d44ebd49d0 .functor AND 1, L_0x55d44ebd4db0, L_0x55d44ebd4c80, C4<1>, C4<1>;
L_0x55d44ebd4a40 .functor OR 1, L_0x55d44ebd48c0, L_0x55d44ebd49d0, C4<0>, C4<0>;
v0x55d44e233780_0 .net *"_s0", 0 0, L_0x55d44ebd34f0;  1 drivers
v0x55d44e207280_0 .net *"_s10", 0 0, L_0x55d44ebd49d0;  1 drivers
v0x55d44e22cfe0_0 .net *"_s4", 0 0, L_0x55d44ebd46f0;  1 drivers
v0x55d44e22c8a0_0 .net *"_s6", 0 0, L_0x55d44ebd4800;  1 drivers
v0x55d44e206bf0_0 .net *"_s8", 0 0, L_0x55d44ebd48c0;  1 drivers
v0x55d44e220550_0 .net "a", 0 0, L_0x55d44ebd4b50;  1 drivers
v0x55d44e220610_0 .net "b", 0 0, L_0x55d44ebd4c80;  1 drivers
v0x55d44e21ff50_0 .net "ca", 0 0, L_0x55d44ebd4a40;  1 drivers
v0x55d44e220010_0 .net "cin", 0 0, L_0x55d44ebd4db0;  1 drivers
v0x55d44e213cb0_0 .net "sum", 0 0, L_0x55d44ebd2ed0;  1 drivers
S_0x55d44df7c020 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df7ef30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebd4ee0 .functor XOR 1, L_0x55d44ebd53c0, L_0x55d44ebd54f0, C4<0>, C4<0>;
L_0x55d44ebd4f50 .functor XOR 1, L_0x55d44ebd4ee0, L_0x55d44ebd5620, C4<0>, C4<0>;
L_0x55d44ebd4fc0 .functor AND 1, L_0x55d44ebd53c0, L_0x55d44ebd54f0, C4<1>, C4<1>;
L_0x55d44ebd5030 .functor AND 1, L_0x55d44ebd53c0, L_0x55d44ebd5620, C4<1>, C4<1>;
L_0x55d44ebd50f0 .functor OR 1, L_0x55d44ebd4fc0, L_0x55d44ebd5030, C4<0>, C4<0>;
L_0x55d44ebd5200 .functor AND 1, L_0x55d44ebd5620, L_0x55d44ebd54f0, C4<1>, C4<1>;
L_0x55d44ebd52b0 .functor OR 1, L_0x55d44ebd50f0, L_0x55d44ebd5200, C4<0>, C4<0>;
v0x55d44e213600_0 .net *"_s0", 0 0, L_0x55d44ebd4ee0;  1 drivers
v0x55d44e2069a0_0 .net *"_s10", 0 0, L_0x55d44ebd5200;  1 drivers
v0x55d44e2232a0_0 .net *"_s4", 0 0, L_0x55d44ebd4fc0;  1 drivers
v0x55d44e22c200_0 .net *"_s6", 0 0, L_0x55d44ebd5030;  1 drivers
v0x55d44e229170_0 .net *"_s8", 0 0, L_0x55d44ebd50f0;  1 drivers
v0x55d44e226220_0 .net "a", 0 0, L_0x55d44ebd53c0;  1 drivers
v0x55d44e2262e0_0 .net "b", 0 0, L_0x55d44ebd54f0;  1 drivers
v0x55d44e216950_0 .net "ca", 0 0, L_0x55d44ebd52b0;  1 drivers
v0x55d44e216a10_0 .net "cin", 0 0, L_0x55d44ebd5620;  1 drivers
v0x55d44e21f960_0 .net "sum", 0 0, L_0x55d44ebd4f50;  1 drivers
S_0x55d44df7d3b0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df7ef30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebd5790 .functor XOR 1, L_0x55d44ebd5d60, L_0x55d44ebd5e90, C4<0>, C4<0>;
L_0x55d44ebd5800 .functor XOR 1, L_0x55d44ebd5790, L_0x55d44ebd6010, C4<0>, C4<0>;
L_0x55d44ebd58c0 .functor AND 1, L_0x55d44ebd5d60, L_0x55d44ebd5e90, C4<1>, C4<1>;
L_0x55d44ebd59d0 .functor AND 1, L_0x55d44ebd5d60, L_0x55d44ebd6010, C4<1>, C4<1>;
L_0x55d44ebd5a90 .functor OR 1, L_0x55d44ebd58c0, L_0x55d44ebd59d0, C4<0>, C4<0>;
L_0x55d44ebd5ba0 .functor AND 1, L_0x55d44ebd6010, L_0x55d44ebd5e90, C4<1>, C4<1>;
L_0x55d44ebd5c50 .functor OR 1, L_0x55d44ebd5a90, L_0x55d44ebd5ba0, C4<0>, C4<0>;
v0x55d44e21c820_0 .net *"_s0", 0 0, L_0x55d44ebd5790;  1 drivers
v0x55d44e21c8e0_0 .net *"_s10", 0 0, L_0x55d44ebd5ba0;  1 drivers
v0x55d44e2198d0_0 .net *"_s4", 0 0, L_0x55d44ebd58c0;  1 drivers
v0x55d44e20a000_0 .net *"_s6", 0 0, L_0x55d44ebd59d0;  1 drivers
v0x55d44e212f60_0 .net *"_s8", 0 0, L_0x55d44ebd5a90;  1 drivers
v0x55d44e20fed0_0 .net "a", 0 0, L_0x55d44ebd5d60;  1 drivers
v0x55d44e20ff90_0 .net "b", 0 0, L_0x55d44ebd5e90;  1 drivers
v0x55d44e20cf80_0 .net "ca", 0 0, L_0x55d44ebd5c50;  1 drivers
v0x55d44e20d040_0 .net "cin", 0 0, L_0x55d44ebd6010;  1 drivers
v0x55d44e1fd670_0 .net "sum", 0 0, L_0x55d44ebd5800;  1 drivers
S_0x55d44df718f0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df7ef30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebd6140 .functor XOR 1, L_0x55d44ebd65e0, L_0x55d44ebd67a0, C4<0>, C4<0>;
L_0x55d44ebd61b0 .functor XOR 1, L_0x55d44ebd6140, L_0x55d44ebd6960, C4<0>, C4<0>;
L_0x55d44ebd6220 .functor AND 1, L_0x55d44ebd65e0, L_0x55d44ebd67a0, C4<1>, C4<1>;
L_0x55d44ebd6290 .functor AND 1, L_0x55d44ebd65e0, L_0x55d44ebd6960, C4<1>, C4<1>;
L_0x55d44ebd6350 .functor OR 1, L_0x55d44ebd6220, L_0x55d44ebd6290, C4<0>, C4<0>;
L_0x55d44ebd6460 .functor AND 1, L_0x55d44ebd6960, L_0x55d44ebd67a0, C4<1>, C4<1>;
L_0x55d44ebd64d0 .functor OR 1, L_0x55d44ebd6350, L_0x55d44ebd6460, C4<0>, C4<0>;
v0x55d44e203490_0 .net *"_s0", 0 0, L_0x55d44ebd6140;  1 drivers
v0x55d44e200540_0 .net *"_s10", 0 0, L_0x55d44ebd6460;  1 drivers
v0x55d44e1c67b0_0 .net *"_s4", 0 0, L_0x55d44ebd6220;  1 drivers
v0x55d44e1c6160_0 .net *"_s6", 0 0, L_0x55d44ebd6290;  1 drivers
v0x55d44e1f9ad0_0 .net *"_s8", 0 0, L_0x55d44ebd6350;  1 drivers
v0x55d44e1f93d0_0 .net "a", 0 0, L_0x55d44ebd65e0;  1 drivers
v0x55d44e1f9490_0 .net "b", 0 0, L_0x55d44ebd67a0;  1 drivers
v0x55d44e1d3240_0 .net "ca", 0 0, L_0x55d44ebd64d0;  1 drivers
v0x55d44e1d3300_0 .net "cin", 0 0, L_0x55d44ebd6960;  1 drivers
v0x55d44e1f9050_0 .net "sum", 0 0, L_0x55d44ebd61b0;  1 drivers
S_0x55d44df7a380 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44df832b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e1af6c0_0 .net "a", 3 0, L_0x55d44ebd9730;  1 drivers
v0x55d44e1b8620_0 .net "b", 3 0, L_0x55d44ebd9820;  1 drivers
v0x55d44e1b5590_0 .net "ca", 3 0, L_0x55d44ebd95c0;  1 drivers
v0x55d44e1b2640_0 .net "cin", 3 0, L_0x55d44ebd9910;  1 drivers
v0x55d44e1a2d70_0 .net "sum", 3 0, L_0x55d44ebd9520;  1 drivers
L_0x55d44ebd74e0 .part L_0x55d44ebd9730, 0, 1;
L_0x55d44ebd7610 .part L_0x55d44ebd9820, 0, 1;
L_0x55d44ebd7740 .part L_0x55d44ebd9910, 0, 1;
L_0x55d44ebd7d50 .part L_0x55d44ebd9730, 1, 1;
L_0x55d44ebd7e80 .part L_0x55d44ebd9820, 1, 1;
L_0x55d44ebd7fb0 .part L_0x55d44ebd9910, 1, 1;
L_0x55d44ebd86f0 .part L_0x55d44ebd9730, 2, 1;
L_0x55d44ebd8820 .part L_0x55d44ebd9820, 2, 1;
L_0x55d44ebd89a0 .part L_0x55d44ebd9910, 2, 1;
L_0x55d44ebd8f70 .part L_0x55d44ebd9730, 3, 1;
L_0x55d44ebd9130 .part L_0x55d44ebd9820, 3, 1;
L_0x55d44ebd92f0 .part L_0x55d44ebd9910, 3, 1;
L_0x55d44ebd9520 .concat8 [ 1 1 1 1], L_0x55d44ebd6f80, L_0x55d44ebd78e0, L_0x55d44ebd8190, L_0x55d44ebd8b40;
L_0x55d44ebd95c0 .concat8 [ 1 1 1 1], L_0x55d44ebd73d0, L_0x55d44ebd7c40, L_0x55d44ebd85e0, L_0x55d44ebd8e60;
S_0x55d44df79fa0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df7a380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebd6b20 .functor XOR 1, L_0x55d44ebd74e0, L_0x55d44ebd7610, C4<0>, C4<0>;
L_0x55d44ebd6f80 .functor XOR 1, L_0x55d44ebd6b20, L_0x55d44ebd7740, C4<0>, C4<0>;
L_0x55d44ebd7040 .functor AND 1, L_0x55d44ebd74e0, L_0x55d44ebd7610, C4<1>, C4<1>;
L_0x55d44ebd7150 .functor AND 1, L_0x55d44ebd74e0, L_0x55d44ebd7740, C4<1>, C4<1>;
L_0x55d44ebd7210 .functor OR 1, L_0x55d44ebd7040, L_0x55d44ebd7150, C4<0>, C4<0>;
L_0x55d44ebd7320 .functor AND 1, L_0x55d44ebd7740, L_0x55d44ebd7610, C4<1>, C4<1>;
L_0x55d44ebd73d0 .functor OR 1, L_0x55d44ebd7210, L_0x55d44ebd7320, C4<0>, C4<0>;
v0x55d44e1df5c0_0 .net *"_s0", 0 0, L_0x55d44ebd6b20;  1 drivers
v0x55d44e1df680_0 .net *"_s10", 0 0, L_0x55d44ebd7320;  1 drivers
v0x55d44e1d2960_0 .net *"_s4", 0 0, L_0x55d44ebd7040;  1 drivers
v0x55d44e1ef260_0 .net *"_s6", 0 0, L_0x55d44ebd7150;  1 drivers
v0x55d44e1f81c0_0 .net *"_s8", 0 0, L_0x55d44ebd7210;  1 drivers
v0x55d44e1f5130_0 .net "a", 0 0, L_0x55d44ebd74e0;  1 drivers
v0x55d44e1f51f0_0 .net "b", 0 0, L_0x55d44ebd7610;  1 drivers
v0x55d44e1f21e0_0 .net "ca", 0 0, L_0x55d44ebd73d0;  1 drivers
v0x55d44e1f22a0_0 .net "cin", 0 0, L_0x55d44ebd7740;  1 drivers
v0x55d44e1e29c0_0 .net "sum", 0 0, L_0x55d44ebd6f80;  1 drivers
S_0x55d44df714d0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df7a380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebd7870 .functor XOR 1, L_0x55d44ebd7d50, L_0x55d44ebd7e80, C4<0>, C4<0>;
L_0x55d44ebd78e0 .functor XOR 1, L_0x55d44ebd7870, L_0x55d44ebd7fb0, C4<0>, C4<0>;
L_0x55d44ebd7950 .functor AND 1, L_0x55d44ebd7d50, L_0x55d44ebd7e80, C4<1>, C4<1>;
L_0x55d44ebd79c0 .functor AND 1, L_0x55d44ebd7d50, L_0x55d44ebd7fb0, C4<1>, C4<1>;
L_0x55d44ebd7a80 .functor OR 1, L_0x55d44ebd7950, L_0x55d44ebd79c0, C4<0>, C4<0>;
L_0x55d44ebd7b90 .functor AND 1, L_0x55d44ebd7fb0, L_0x55d44ebd7e80, C4<1>, C4<1>;
L_0x55d44ebd7c40 .functor OR 1, L_0x55d44ebd7a80, L_0x55d44ebd7b90, C4<0>, C4<0>;
v0x55d44e1eb870_0 .net *"_s0", 0 0, L_0x55d44ebd7870;  1 drivers
v0x55d44e1e87e0_0 .net *"_s10", 0 0, L_0x55d44ebd7b90;  1 drivers
v0x55d44e1e5890_0 .net *"_s4", 0 0, L_0x55d44ebd7950;  1 drivers
v0x55d44e1d5fc0_0 .net *"_s6", 0 0, L_0x55d44ebd79c0;  1 drivers
v0x55d44e1def20_0 .net *"_s8", 0 0, L_0x55d44ebd7a80;  1 drivers
v0x55d44e1dbe90_0 .net "a", 0 0, L_0x55d44ebd7d50;  1 drivers
v0x55d44e1dbf50_0 .net "b", 0 0, L_0x55d44ebd7e80;  1 drivers
v0x55d44e1d8f40_0 .net "ca", 0 0, L_0x55d44ebd7c40;  1 drivers
v0x55d44e1d9000_0 .net "cin", 0 0, L_0x55d44ebd7fb0;  1 drivers
v0x55d44e1c9630_0 .net "sum", 0 0, L_0x55d44ebd78e0;  1 drivers
S_0x55d44df77430 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df7a380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebd8120 .functor XOR 1, L_0x55d44ebd86f0, L_0x55d44ebd8820, C4<0>, C4<0>;
L_0x55d44ebd8190 .functor XOR 1, L_0x55d44ebd8120, L_0x55d44ebd89a0, C4<0>, C4<0>;
L_0x55d44ebd8250 .functor AND 1, L_0x55d44ebd86f0, L_0x55d44ebd8820, C4<1>, C4<1>;
L_0x55d44ebd8360 .functor AND 1, L_0x55d44ebd86f0, L_0x55d44ebd89a0, C4<1>, C4<1>;
L_0x55d44ebd8420 .functor OR 1, L_0x55d44ebd8250, L_0x55d44ebd8360, C4<0>, C4<0>;
L_0x55d44ebd8530 .functor AND 1, L_0x55d44ebd89a0, L_0x55d44ebd8820, C4<1>, C4<1>;
L_0x55d44ebd85e0 .functor OR 1, L_0x55d44ebd8420, L_0x55d44ebd8530, C4<0>, C4<0>;
v0x55d44e1cf450_0 .net *"_s0", 0 0, L_0x55d44ebd8120;  1 drivers
v0x55d44e1cf510_0 .net *"_s10", 0 0, L_0x55d44ebd8530;  1 drivers
v0x55d44e1cc500_0 .net *"_s4", 0 0, L_0x55d44ebd8250;  1 drivers
v0x55d44e19fff0_0 .net *"_s6", 0 0, L_0x55d44ebd8360;  1 drivers
v0x55d44e1c5d50_0 .net *"_s8", 0 0, L_0x55d44ebd8420;  1 drivers
v0x55d44e1c5610_0 .net "a", 0 0, L_0x55d44ebd86f0;  1 drivers
v0x55d44e1c56d0_0 .net "b", 0 0, L_0x55d44ebd8820;  1 drivers
v0x55d44e19f960_0 .net "ca", 0 0, L_0x55d44ebd85e0;  1 drivers
v0x55d44e19fa20_0 .net "cin", 0 0, L_0x55d44ebd89a0;  1 drivers
v0x55d44e1b9370_0 .net "sum", 0 0, L_0x55d44ebd8190;  1 drivers
S_0x55d44df77050 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df7a380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebd8ad0 .functor XOR 1, L_0x55d44ebd8f70, L_0x55d44ebd9130, C4<0>, C4<0>;
L_0x55d44ebd8b40 .functor XOR 1, L_0x55d44ebd8ad0, L_0x55d44ebd92f0, C4<0>, C4<0>;
L_0x55d44ebd8bb0 .functor AND 1, L_0x55d44ebd8f70, L_0x55d44ebd9130, C4<1>, C4<1>;
L_0x55d44ebd8c20 .functor AND 1, L_0x55d44ebd8f70, L_0x55d44ebd92f0, C4<1>, C4<1>;
L_0x55d44ebd8ce0 .functor OR 1, L_0x55d44ebd8bb0, L_0x55d44ebd8c20, C4<0>, C4<0>;
L_0x55d44ebd8df0 .functor AND 1, L_0x55d44ebd92f0, L_0x55d44ebd9130, C4<1>, C4<1>;
L_0x55d44ebd8e60 .functor OR 1, L_0x55d44ebd8ce0, L_0x55d44ebd8df0, C4<0>, C4<0>;
v0x55d44e1b8cc0_0 .net *"_s0", 0 0, L_0x55d44ebd8ad0;  1 drivers
v0x55d44e1ac970_0 .net *"_s10", 0 0, L_0x55d44ebd8df0;  1 drivers
v0x55d44e1ac370_0 .net *"_s4", 0 0, L_0x55d44ebd8bb0;  1 drivers
v0x55d44e19f710_0 .net *"_s6", 0 0, L_0x55d44ebd8c20;  1 drivers
v0x55d44e1bc010_0 .net *"_s8", 0 0, L_0x55d44ebd8ce0;  1 drivers
v0x55d44e1c4f70_0 .net "a", 0 0, L_0x55d44ebd8f70;  1 drivers
v0x55d44e1c5030_0 .net "b", 0 0, L_0x55d44ebd9130;  1 drivers
v0x55d44e1c1ee0_0 .net "ca", 0 0, L_0x55d44ebd8e60;  1 drivers
v0x55d44e1c1fa0_0 .net "cin", 0 0, L_0x55d44ebd92f0;  1 drivers
v0x55d44e1bf040_0 .net "sum", 0 0, L_0x55d44ebd8b40;  1 drivers
S_0x55d44df744e0 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44df832b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e182d20_0 .net "a", 3 0, L_0x55d44ebdc1f0;  1 drivers
v0x55d44e17fc90_0 .net "b", 3 0, L_0x55d44ebdc290;  1 drivers
v0x55d44e17cd40_0 .net "ca", 3 0, L_0x55d44ebdc080;  1 drivers
v0x55d44e16d470_0 .net "cin", 3 0, L_0x55d44ebdc380;  1 drivers
v0x55d44e1763d0_0 .net "sum", 3 0, L_0x55d44ebdbfe0;  1 drivers
L_0x55d44ebd9fa0 .part L_0x55d44ebdc1f0, 0, 1;
L_0x55d44ebda0d0 .part L_0x55d44ebdc290, 0, 1;
L_0x55d44ebda200 .part L_0x55d44ebdc380, 0, 1;
L_0x55d44ebda810 .part L_0x55d44ebdc1f0, 1, 1;
L_0x55d44ebda940 .part L_0x55d44ebdc290, 1, 1;
L_0x55d44ebdaa70 .part L_0x55d44ebdc380, 1, 1;
L_0x55d44ebdb1b0 .part L_0x55d44ebdc1f0, 2, 1;
L_0x55d44ebdb2e0 .part L_0x55d44ebdc290, 2, 1;
L_0x55d44ebdb460 .part L_0x55d44ebdc380, 2, 1;
L_0x55d44ebdba30 .part L_0x55d44ebdc1f0, 3, 1;
L_0x55d44ebdbbf0 .part L_0x55d44ebdc290, 3, 1;
L_0x55d44ebdbdb0 .part L_0x55d44ebdc380, 3, 1;
L_0x55d44ebdbfe0 .concat8 [ 1 1 1 1], L_0x55d44ebd9a40, L_0x55d44ebda3a0, L_0x55d44ebdac50, L_0x55d44ebdb600;
L_0x55d44ebdc080 .concat8 [ 1 1 1 1], L_0x55d44ebd9e90, L_0x55d44ebda700, L_0x55d44ebdb0a0, L_0x55d44ebdb920;
S_0x55d44df74100 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df744e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebd94b0 .functor XOR 1, L_0x55d44ebd9fa0, L_0x55d44ebda0d0, C4<0>, C4<0>;
L_0x55d44ebd9a40 .functor XOR 1, L_0x55d44ebd94b0, L_0x55d44ebda200, C4<0>, C4<0>;
L_0x55d44ebd9b00 .functor AND 1, L_0x55d44ebd9fa0, L_0x55d44ebda0d0, C4<1>, C4<1>;
L_0x55d44ebd9c10 .functor AND 1, L_0x55d44ebd9fa0, L_0x55d44ebda200, C4<1>, C4<1>;
L_0x55d44ebd9cd0 .functor OR 1, L_0x55d44ebd9b00, L_0x55d44ebd9c10, C4<0>, C4<0>;
L_0x55d44ebd9de0 .functor AND 1, L_0x55d44ebda200, L_0x55d44ebda0d0, C4<1>, C4<1>;
L_0x55d44ebd9e90 .functor OR 1, L_0x55d44ebd9cd0, L_0x55d44ebd9de0, C4<0>, C4<0>;
v0x55d44e1abcd0_0 .net *"_s0", 0 0, L_0x55d44ebd94b0;  1 drivers
v0x55d44e1abd70_0 .net *"_s10", 0 0, L_0x55d44ebd9de0;  1 drivers
v0x55d44e1a8c40_0 .net *"_s4", 0 0, L_0x55d44ebd9b00;  1 drivers
v0x55d44e1a5cf0_0 .net *"_s6", 0 0, L_0x55d44ebd9c10;  1 drivers
v0x55d44e196330_0 .net *"_s8", 0 0, L_0x55d44ebd9cd0;  1 drivers
v0x55d44e19c200_0 .net "a", 0 0, L_0x55d44ebd9fa0;  1 drivers
v0x55d44e19c2c0_0 .net "b", 0 0, L_0x55d44ebda0d0;  1 drivers
v0x55d44e1992b0_0 .net "ca", 0 0, L_0x55d44ebd9e90;  1 drivers
v0x55d44e199370_0 .net "cin", 0 0, L_0x55d44ebda200;  1 drivers
v0x55d44e12a0b0_0 .net "sum", 0 0, L_0x55d44ebd9a40;  1 drivers
S_0x55d44df71150 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df744e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebda330 .functor XOR 1, L_0x55d44ebda810, L_0x55d44ebda940, C4<0>, C4<0>;
L_0x55d44ebda3a0 .functor XOR 1, L_0x55d44ebda330, L_0x55d44ebdaa70, C4<0>, C4<0>;
L_0x55d44ebda410 .functor AND 1, L_0x55d44ebda810, L_0x55d44ebda940, C4<1>, C4<1>;
L_0x55d44ebda480 .functor AND 1, L_0x55d44ebda810, L_0x55d44ebdaa70, C4<1>, C4<1>;
L_0x55d44ebda540 .functor OR 1, L_0x55d44ebda410, L_0x55d44ebda480, C4<0>, C4<0>;
L_0x55d44ebda650 .functor AND 1, L_0x55d44ebdaa70, L_0x55d44ebda940, C4<1>, C4<1>;
L_0x55d44ebda700 .functor OR 1, L_0x55d44ebda540, L_0x55d44ebda650, C4<0>, C4<0>;
v0x55d44e191c70_0 .net *"_s0", 0 0, L_0x55d44ebda330;  1 drivers
v0x55d44e191d30_0 .net *"_s10", 0 0, L_0x55d44ebda650;  1 drivers
v0x55d44e191960_0 .net *"_s4", 0 0, L_0x55d44ebda410;  1 drivers
v0x55d44e12a960_0 .net *"_s6", 0 0, L_0x55d44ebda480;  1 drivers
v0x55d44e12a300_0 .net *"_s8", 0 0, L_0x55d44ebda540;  1 drivers
v0x55d44e15dd00_0 .net "a", 0 0, L_0x55d44ebda810;  1 drivers
v0x55d44e15ddc0_0 .net "b", 0 0, L_0x55d44ebda940;  1 drivers
v0x55d44e15d670_0 .net "ca", 0 0, L_0x55d44ebda700;  1 drivers
v0x55d44e15d730_0 .net "cin", 0 0, L_0x55d44ebdaa70;  1 drivers
v0x55d44e191030_0 .net "sum", 0 0, L_0x55d44ebda3a0;  1 drivers
S_0x55d44df78480 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df744e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebdabe0 .functor XOR 1, L_0x55d44ebdb1b0, L_0x55d44ebdb2e0, C4<0>, C4<0>;
L_0x55d44ebdac50 .functor XOR 1, L_0x55d44ebdabe0, L_0x55d44ebdb460, C4<0>, C4<0>;
L_0x55d44ebdad10 .functor AND 1, L_0x55d44ebdb1b0, L_0x55d44ebdb2e0, C4<1>, C4<1>;
L_0x55d44ebdae20 .functor AND 1, L_0x55d44ebdb1b0, L_0x55d44ebdb460, C4<1>, C4<1>;
L_0x55d44ebdaee0 .functor OR 1, L_0x55d44ebdad10, L_0x55d44ebdae20, C4<0>, C4<0>;
L_0x55d44ebdaff0 .functor AND 1, L_0x55d44ebdb460, L_0x55d44ebdb2e0, C4<1>, C4<1>;
L_0x55d44ebdb0a0 .functor OR 1, L_0x55d44ebdaee0, L_0x55d44ebdaff0, C4<0>, C4<0>;
v0x55d44e190880_0 .net *"_s0", 0 0, L_0x55d44ebdabe0;  1 drivers
v0x55d44e190940_0 .net *"_s10", 0 0, L_0x55d44ebdaff0;  1 drivers
v0x55d44e16a6f0_0 .net *"_s4", 0 0, L_0x55d44ebdad10;  1 drivers
v0x55d44e190450_0 .net *"_s6", 0 0, L_0x55d44ebdae20;  1 drivers
v0x55d44e18fd10_0 .net *"_s8", 0 0, L_0x55d44ebdaee0;  1 drivers
v0x55d44e16a060_0 .net "a", 0 0, L_0x55d44ebdb1b0;  1 drivers
v0x55d44e16a120_0 .net "b", 0 0, L_0x55d44ebdb2e0;  1 drivers
v0x55d44e1839c0_0 .net "ca", 0 0, L_0x55d44ebdb0a0;  1 drivers
v0x55d44e183a80_0 .net "cin", 0 0, L_0x55d44ebdb460;  1 drivers
v0x55d44e183470_0 .net "sum", 0 0, L_0x55d44ebdac50;  1 drivers
S_0x55d44df798b0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df744e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebdb590 .functor XOR 1, L_0x55d44ebdba30, L_0x55d44ebdbbf0, C4<0>, C4<0>;
L_0x55d44ebdb600 .functor XOR 1, L_0x55d44ebdb590, L_0x55d44ebdbdb0, C4<0>, C4<0>;
L_0x55d44ebdb670 .functor AND 1, L_0x55d44ebdba30, L_0x55d44ebdbbf0, C4<1>, C4<1>;
L_0x55d44ebdb6e0 .functor AND 1, L_0x55d44ebdba30, L_0x55d44ebdbdb0, C4<1>, C4<1>;
L_0x55d44ebdb7a0 .functor OR 1, L_0x55d44ebdb670, L_0x55d44ebdb6e0, C4<0>, C4<0>;
L_0x55d44ebdb8b0 .functor AND 1, L_0x55d44ebdbdb0, L_0x55d44ebdbbf0, C4<1>, C4<1>;
L_0x55d44ebdb920 .functor OR 1, L_0x55d44ebdb7a0, L_0x55d44ebdb8b0, C4<0>, C4<0>;
v0x55d44e177070_0 .net *"_s0", 0 0, L_0x55d44ebdb590;  1 drivers
v0x55d44e176a70_0 .net *"_s10", 0 0, L_0x55d44ebdb8b0;  1 drivers
v0x55d44e169e10_0 .net *"_s4", 0 0, L_0x55d44ebdb670;  1 drivers
v0x55d44e186710_0 .net *"_s6", 0 0, L_0x55d44ebdb6e0;  1 drivers
v0x55d44e18f670_0 .net *"_s8", 0 0, L_0x55d44ebdb7a0;  1 drivers
v0x55d44e18c5e0_0 .net "a", 0 0, L_0x55d44ebdba30;  1 drivers
v0x55d44e18c6a0_0 .net "b", 0 0, L_0x55d44ebdbbf0;  1 drivers
v0x55d44e189690_0 .net "ca", 0 0, L_0x55d44ebdb920;  1 drivers
v0x55d44e189750_0 .net "cin", 0 0, L_0x55d44ebdbdb0;  1 drivers
v0x55d44e179e70_0 .net "sum", 0 0, L_0x55d44ebdb600;  1 drivers
S_0x55d44df75530 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44df832b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e0f63f0_0 .net "a", 3 0, L_0x55d44ebdeb90;  1 drivers
v0x55d44e129d00_0 .net "b", 3 0, L_0x55d44ebdecc0;  1 drivers
v0x55d44e129600_0 .net "ca", 3 0, L_0x55d44ebdea20;  1 drivers
v0x55d44e103470_0 .net "cin", 3 0, L_0x55d44ebdedf0;  1 drivers
v0x55d44e1291d0_0 .net "sum", 3 0, L_0x55d44ebde980;  1 drivers
L_0x55d44ebdc940 .part L_0x55d44ebdeb90, 0, 1;
L_0x55d44ebdca70 .part L_0x55d44ebdecc0, 0, 1;
L_0x55d44ebdcba0 .part L_0x55d44ebdedf0, 0, 1;
L_0x55d44ebdd1b0 .part L_0x55d44ebdeb90, 1, 1;
L_0x55d44ebdd2e0 .part L_0x55d44ebdecc0, 1, 1;
L_0x55d44ebdd410 .part L_0x55d44ebdedf0, 1, 1;
L_0x55d44ebddb50 .part L_0x55d44ebdeb90, 2, 1;
L_0x55d44ebddc80 .part L_0x55d44ebdecc0, 2, 1;
L_0x55d44ebdde00 .part L_0x55d44ebdedf0, 2, 1;
L_0x55d44ebde3d0 .part L_0x55d44ebdeb90, 3, 1;
L_0x55d44ebde590 .part L_0x55d44ebdecc0, 3, 1;
L_0x55d44ebde750 .part L_0x55d44ebdedf0, 3, 1;
L_0x55d44ebde980 .concat8 [ 1 1 1 1], L_0x55d44ebdc420, L_0x55d44ebdcd40, L_0x55d44ebdd5f0, L_0x55d44ebddfa0;
L_0x55d44ebdea20 .concat8 [ 1 1 1 1], L_0x55d44ebdc830, L_0x55d44ebdd0a0, L_0x55d44ebdda40, L_0x55d44ebde2c0;
S_0x55d44df76960 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df75530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebdbf70 .functor XOR 1, L_0x55d44ebdc940, L_0x55d44ebdca70, C4<0>, C4<0>;
L_0x55d44ebdc420 .functor XOR 1, L_0x55d44ebdbf70, L_0x55d44ebdcba0, C4<0>, C4<0>;
L_0x55d44ebdc4e0 .functor AND 1, L_0x55d44ebdc940, L_0x55d44ebdca70, C4<1>, C4<1>;
L_0x55d44ebdc5f0 .functor AND 1, L_0x55d44ebdc940, L_0x55d44ebdcba0, C4<1>, C4<1>;
L_0x55d44ebdc6b0 .functor OR 1, L_0x55d44ebdc4e0, L_0x55d44ebdc5f0, C4<0>, C4<0>;
L_0x55d44ebdc7c0 .functor AND 1, L_0x55d44ebdcba0, L_0x55d44ebdca70, C4<1>, C4<1>;
L_0x55d44ebdc830 .functor OR 1, L_0x55d44ebdc6b0, L_0x55d44ebdc7c0, C4<0>, C4<0>;
v0x55d44e173340_0 .net *"_s0", 0 0, L_0x55d44ebdbf70;  1 drivers
v0x55d44e173400_0 .net *"_s10", 0 0, L_0x55d44ebdc7c0;  1 drivers
v0x55d44e1703f0_0 .net *"_s4", 0 0, L_0x55d44ebdc4e0;  1 drivers
v0x55d44e160a30_0 .net *"_s6", 0 0, L_0x55d44ebdc5f0;  1 drivers
v0x55d44e166900_0 .net *"_s8", 0 0, L_0x55d44ebdc6b0;  1 drivers
v0x55d44e1639b0_0 .net "a", 0 0, L_0x55d44ebdc940;  1 drivers
v0x55d44e163a70_0 .net "b", 0 0, L_0x55d44ebdca70;  1 drivers
v0x55d44e1374b0_0 .net "ca", 0 0, L_0x55d44ebdc830;  1 drivers
v0x55d44e137570_0 .net "cin", 0 0, L_0x55d44ebdcba0;  1 drivers
v0x55d44e15d2c0_0 .net "sum", 0 0, L_0x55d44ebdc420;  1 drivers
S_0x55d44df725e0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df75530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebdccd0 .functor XOR 1, L_0x55d44ebdd1b0, L_0x55d44ebdd2e0, C4<0>, C4<0>;
L_0x55d44ebdcd40 .functor XOR 1, L_0x55d44ebdccd0, L_0x55d44ebdd410, C4<0>, C4<0>;
L_0x55d44ebdcdb0 .functor AND 1, L_0x55d44ebdd1b0, L_0x55d44ebdd2e0, C4<1>, C4<1>;
L_0x55d44ebdce20 .functor AND 1, L_0x55d44ebdd1b0, L_0x55d44ebdd410, C4<1>, C4<1>;
L_0x55d44ebdcee0 .functor OR 1, L_0x55d44ebdcdb0, L_0x55d44ebdce20, C4<0>, C4<0>;
L_0x55d44ebdcff0 .functor AND 1, L_0x55d44ebdd410, L_0x55d44ebdd2e0, C4<1>, C4<1>;
L_0x55d44ebdd0a0 .functor OR 1, L_0x55d44ebdcee0, L_0x55d44ebdcff0, C4<0>, C4<0>;
v0x55d44e15cad0_0 .net *"_s0", 0 0, L_0x55d44ebdccd0;  1 drivers
v0x55d44e136e20_0 .net *"_s10", 0 0, L_0x55d44ebdcff0;  1 drivers
v0x55d44e150780_0 .net *"_s4", 0 0, L_0x55d44ebdcdb0;  1 drivers
v0x55d44e150180_0 .net *"_s6", 0 0, L_0x55d44ebdce20;  1 drivers
v0x55d44e143e30_0 .net *"_s8", 0 0, L_0x55d44ebdcee0;  1 drivers
v0x55d44e143830_0 .net "a", 0 0, L_0x55d44ebdd1b0;  1 drivers
v0x55d44e1438f0_0 .net "b", 0 0, L_0x55d44ebdd2e0;  1 drivers
v0x55d44e136bd0_0 .net "ca", 0 0, L_0x55d44ebdd0a0;  1 drivers
v0x55d44e136c90_0 .net "cin", 0 0, L_0x55d44ebdd410;  1 drivers
v0x55d44e153580_0 .net "sum", 0 0, L_0x55d44ebdcd40;  1 drivers
S_0x55d44df73a10 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df75530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebdd580 .functor XOR 1, L_0x55d44ebddb50, L_0x55d44ebddc80, C4<0>, C4<0>;
L_0x55d44ebdd5f0 .functor XOR 1, L_0x55d44ebdd580, L_0x55d44ebdde00, C4<0>, C4<0>;
L_0x55d44ebdd6b0 .functor AND 1, L_0x55d44ebddb50, L_0x55d44ebddc80, C4<1>, C4<1>;
L_0x55d44ebdd7c0 .functor AND 1, L_0x55d44ebddb50, L_0x55d44ebdde00, C4<1>, C4<1>;
L_0x55d44ebdd880 .functor OR 1, L_0x55d44ebdd6b0, L_0x55d44ebdd7c0, C4<0>, C4<0>;
L_0x55d44ebdd990 .functor AND 1, L_0x55d44ebdde00, L_0x55d44ebddc80, C4<1>, C4<1>;
L_0x55d44ebdda40 .functor OR 1, L_0x55d44ebdd880, L_0x55d44ebdd990, C4<0>, C4<0>;
v0x55d44e15c430_0 .net *"_s0", 0 0, L_0x55d44ebdd580;  1 drivers
v0x55d44e15c4f0_0 .net *"_s10", 0 0, L_0x55d44ebdd990;  1 drivers
v0x55d44e1593a0_0 .net *"_s4", 0 0, L_0x55d44ebdd6b0;  1 drivers
v0x55d44e156450_0 .net *"_s6", 0 0, L_0x55d44ebdd7c0;  1 drivers
v0x55d44e146b80_0 .net *"_s8", 0 0, L_0x55d44ebdd880;  1 drivers
v0x55d44e14fae0_0 .net "a", 0 0, L_0x55d44ebddb50;  1 drivers
v0x55d44e14fba0_0 .net "b", 0 0, L_0x55d44ebddc80;  1 drivers
v0x55d44e14ca50_0 .net "ca", 0 0, L_0x55d44ebdda40;  1 drivers
v0x55d44e14cb10_0 .net "cin", 0 0, L_0x55d44ebdde00;  1 drivers
v0x55d44e149bb0_0 .net "sum", 0 0, L_0x55d44ebdd5f0;  1 drivers
S_0x55d44df6f6d0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df75530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebddf30 .functor XOR 1, L_0x55d44ebde3d0, L_0x55d44ebde590, C4<0>, C4<0>;
L_0x55d44ebddfa0 .functor XOR 1, L_0x55d44ebddf30, L_0x55d44ebde750, C4<0>, C4<0>;
L_0x55d44ebde010 .functor AND 1, L_0x55d44ebde3d0, L_0x55d44ebde590, C4<1>, C4<1>;
L_0x55d44ebde080 .functor AND 1, L_0x55d44ebde3d0, L_0x55d44ebde750, C4<1>, C4<1>;
L_0x55d44ebde140 .functor OR 1, L_0x55d44ebde010, L_0x55d44ebde080, C4<0>, C4<0>;
L_0x55d44ebde250 .functor AND 1, L_0x55d44ebde750, L_0x55d44ebde590, C4<1>, C4<1>;
L_0x55d44ebde2c0 .functor OR 1, L_0x55d44ebde140, L_0x55d44ebde250, C4<0>, C4<0>;
v0x55d44e13a230_0 .net *"_s0", 0 0, L_0x55d44ebddf30;  1 drivers
v0x55d44e143190_0 .net *"_s10", 0 0, L_0x55d44ebde250;  1 drivers
v0x55d44e140100_0 .net *"_s4", 0 0, L_0x55d44ebde010;  1 drivers
v0x55d44e13d1b0_0 .net *"_s6", 0 0, L_0x55d44ebde080;  1 drivers
v0x55d44e12d7f0_0 .net *"_s8", 0 0, L_0x55d44ebde140;  1 drivers
v0x55d44e1336c0_0 .net "a", 0 0, L_0x55d44ebde3d0;  1 drivers
v0x55d44e133780_0 .net "b", 0 0, L_0x55d44ebde590;  1 drivers
v0x55d44e130770_0 .net "ca", 0 0, L_0x55d44ebde2c0;  1 drivers
v0x55d44e130830_0 .net "cin", 0 0, L_0x55d44ebde750;  1 drivers
v0x55d44e0f6b30_0 .net "sum", 0 0, L_0x55d44ebddfa0;  1 drivers
S_0x55d44df70a60 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44df81e80;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44e0189e0_0 .net "a", 15 0, L_0x55d44ebea0a0;  1 drivers
v0x55d44e015950_0 .net "b", 15 0, L_0x55d44ebea190;  1 drivers
v0x55d44e012a00_0 .net "ca", 15 0, L_0x55d44ebe9e40;  1 drivers
v0x55d44e003130_0 .net "cin", 15 0, L_0x55d44ebea280;  1 drivers
v0x55d44e00c090_0 .net "sum", 15 0, L_0x55d44ebe9da0;  1 drivers
L_0x55d44ebe1bb0 .part L_0x55d44ebea0a0, 0, 4;
L_0x55d44ebe1c50 .part L_0x55d44ebea190, 0, 4;
L_0x55d44ebe1cf0 .part L_0x55d44ebea280, 0, 4;
L_0x55d44ebe4540 .part L_0x55d44ebea0a0, 4, 4;
L_0x55d44ebe4630 .part L_0x55d44ebea190, 4, 4;
L_0x55d44ebe4720 .part L_0x55d44ebea280, 4, 4;
L_0x55d44ebe7000 .part L_0x55d44ebea0a0, 8, 4;
L_0x55d44ebe70a0 .part L_0x55d44ebea190, 8, 4;
L_0x55d44ebe7190 .part L_0x55d44ebea280, 8, 4;
L_0x55d44ebe99a0 .part L_0x55d44ebea0a0, 12, 4;
L_0x55d44ebe9ad0 .part L_0x55d44ebea190, 12, 4;
L_0x55d44ebe9c00 .part L_0x55d44ebea280, 12, 4;
L_0x55d44ebe9da0 .concat8 [ 4 4 4 4], L_0x55d44ebe19a0, L_0x55d44ebe4330, L_0x55d44ebe6df0, L_0x55d44ebe9790;
L_0x55d44ebe9e40 .concat8 [ 4 4 4 4], L_0x55d44ebe1a40, L_0x55d44ebe43d0, L_0x55d44ebe6e90, L_0x55d44ebe9830;
S_0x55d44df64fa0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44df70a60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e0e8860_0 .net "a", 3 0, L_0x55d44ebe1bb0;  1 drivers
v0x55d44e0e57d0_0 .net "b", 3 0, L_0x55d44ebe1c50;  1 drivers
v0x55d44e0e2880_0 .net "ca", 3 0, L_0x55d44ebe1a40;  1 drivers
v0x55d44e0d2fb0_0 .net "cin", 3 0, L_0x55d44ebe1cf0;  1 drivers
v0x55d44e0dbf10_0 .net "sum", 3 0, L_0x55d44ebe19a0;  1 drivers
L_0x55d44ebdf960 .part L_0x55d44ebe1bb0, 0, 1;
L_0x55d44ebdfa90 .part L_0x55d44ebe1c50, 0, 1;
L_0x55d44ebdfbc0 .part L_0x55d44ebe1cf0, 0, 1;
L_0x55d44ebe01d0 .part L_0x55d44ebe1bb0, 1, 1;
L_0x55d44ebe0300 .part L_0x55d44ebe1c50, 1, 1;
L_0x55d44ebe0430 .part L_0x55d44ebe1cf0, 1, 1;
L_0x55d44ebe0b70 .part L_0x55d44ebe1bb0, 2, 1;
L_0x55d44ebe0ca0 .part L_0x55d44ebe1c50, 2, 1;
L_0x55d44ebe0e20 .part L_0x55d44ebe1cf0, 2, 1;
L_0x55d44ebe13f0 .part L_0x55d44ebe1bb0, 3, 1;
L_0x55d44ebe15b0 .part L_0x55d44ebe1c50, 3, 1;
L_0x55d44ebe1770 .part L_0x55d44ebe1cf0, 3, 1;
L_0x55d44ebe19a0 .concat8 [ 1 1 1 1], L_0x55d44ebde910, L_0x55d44ebdfd60, L_0x55d44ebe0610, L_0x55d44ebe0fc0;
L_0x55d44ebe1a40 .concat8 [ 1 1 1 1], L_0x55d44ebdf850, L_0x55d44ebe00c0, L_0x55d44ebe0a60, L_0x55d44ebe12e0;
S_0x55d44df6da30 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df64fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebdef20 .functor XOR 1, L_0x55d44ebdf960, L_0x55d44ebdfa90, C4<0>, C4<0>;
L_0x55d44ebde910 .functor XOR 1, L_0x55d44ebdef20, L_0x55d44ebdfbc0, C4<0>, C4<0>;
L_0x55d44ebdf4c0 .functor AND 1, L_0x55d44ebdf960, L_0x55d44ebdfa90, C4<1>, C4<1>;
L_0x55d44ebdf5d0 .functor AND 1, L_0x55d44ebdf960, L_0x55d44ebdfbc0, C4<1>, C4<1>;
L_0x55d44ebdf690 .functor OR 1, L_0x55d44ebdf4c0, L_0x55d44ebdf5d0, C4<0>, C4<0>;
L_0x55d44ebdf7a0 .functor AND 1, L_0x55d44ebdfbc0, L_0x55d44ebdfa90, C4<1>, C4<1>;
L_0x55d44ebdf850 .functor OR 1, L_0x55d44ebdf690, L_0x55d44ebdf7a0, C4<0>, C4<0>;
v0x55d44e10f7f0_0 .net *"_s0", 0 0, L_0x55d44ebdef20;  1 drivers
v0x55d44e102b90_0 .net *"_s10", 0 0, L_0x55d44ebdf7a0;  1 drivers
v0x55d44e11f490_0 .net *"_s4", 0 0, L_0x55d44ebdf4c0;  1 drivers
v0x55d44e1283f0_0 .net *"_s6", 0 0, L_0x55d44ebdf5d0;  1 drivers
v0x55d44e125360_0 .net *"_s8", 0 0, L_0x55d44ebdf690;  1 drivers
v0x55d44e122410_0 .net "a", 0 0, L_0x55d44ebdf960;  1 drivers
v0x55d44e1224d0_0 .net "b", 0 0, L_0x55d44ebdfa90;  1 drivers
v0x55d44e112b40_0 .net "ca", 0 0, L_0x55d44ebdf850;  1 drivers
v0x55d44e112c00_0 .net "cin", 0 0, L_0x55d44ebdfbc0;  1 drivers
v0x55d44e11bb50_0 .net "sum", 0 0, L_0x55d44ebde910;  1 drivers
S_0x55d44df6d650 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df64fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebdfcf0 .functor XOR 1, L_0x55d44ebe01d0, L_0x55d44ebe0300, C4<0>, C4<0>;
L_0x55d44ebdfd60 .functor XOR 1, L_0x55d44ebdfcf0, L_0x55d44ebe0430, C4<0>, C4<0>;
L_0x55d44ebdfdd0 .functor AND 1, L_0x55d44ebe01d0, L_0x55d44ebe0300, C4<1>, C4<1>;
L_0x55d44ebdfe40 .functor AND 1, L_0x55d44ebe01d0, L_0x55d44ebe0430, C4<1>, C4<1>;
L_0x55d44ebdff00 .functor OR 1, L_0x55d44ebdfdd0, L_0x55d44ebdfe40, C4<0>, C4<0>;
L_0x55d44ebe0010 .functor AND 1, L_0x55d44ebe0430, L_0x55d44ebe0300, C4<1>, C4<1>;
L_0x55d44ebe00c0 .functor OR 1, L_0x55d44ebdff00, L_0x55d44ebe0010, C4<0>, C4<0>;
v0x55d44e118a10_0 .net *"_s0", 0 0, L_0x55d44ebdfcf0;  1 drivers
v0x55d44e115ac0_0 .net *"_s10", 0 0, L_0x55d44ebe0010;  1 drivers
v0x55d44e1061f0_0 .net *"_s4", 0 0, L_0x55d44ebdfdd0;  1 drivers
v0x55d44e10f150_0 .net *"_s6", 0 0, L_0x55d44ebdfe40;  1 drivers
v0x55d44e10c0c0_0 .net *"_s8", 0 0, L_0x55d44ebdff00;  1 drivers
v0x55d44e109170_0 .net "a", 0 0, L_0x55d44ebe01d0;  1 drivers
v0x55d44e109230_0 .net "b", 0 0, L_0x55d44ebe0300;  1 drivers
v0x55d44e0f97b0_0 .net "ca", 0 0, L_0x55d44ebe00c0;  1 drivers
v0x55d44e0f9870_0 .net "cin", 0 0, L_0x55d44ebe0430;  1 drivers
v0x55d44e0ff730_0 .net "sum", 0 0, L_0x55d44ebdfd60;  1 drivers
S_0x55d44df64b80 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df64fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebe05a0 .functor XOR 1, L_0x55d44ebe0b70, L_0x55d44ebe0ca0, C4<0>, C4<0>;
L_0x55d44ebe0610 .functor XOR 1, L_0x55d44ebe05a0, L_0x55d44ebe0e20, C4<0>, C4<0>;
L_0x55d44ebe06d0 .functor AND 1, L_0x55d44ebe0b70, L_0x55d44ebe0ca0, C4<1>, C4<1>;
L_0x55d44ebe07e0 .functor AND 1, L_0x55d44ebe0b70, L_0x55d44ebe0e20, C4<1>, C4<1>;
L_0x55d44ebe08a0 .functor OR 1, L_0x55d44ebe06d0, L_0x55d44ebe07e0, C4<0>, C4<0>;
L_0x55d44ebe09b0 .functor AND 1, L_0x55d44ebe0e20, L_0x55d44ebe0ca0, C4<1>, C4<1>;
L_0x55d44ebe0a60 .functor OR 1, L_0x55d44ebe08a0, L_0x55d44ebe09b0, C4<0>, C4<0>;
v0x55d44e0fc730_0 .net *"_s0", 0 0, L_0x55d44ebe05a0;  1 drivers
v0x55d44e0fc7f0_0 .net *"_s10", 0 0, L_0x55d44ebe09b0;  1 drivers
v0x55d44e0d0230_0 .net *"_s4", 0 0, L_0x55d44ebe06d0;  1 drivers
v0x55d44e0f5f90_0 .net *"_s6", 0 0, L_0x55d44ebe07e0;  1 drivers
v0x55d44e0f5850_0 .net *"_s8", 0 0, L_0x55d44ebe08a0;  1 drivers
v0x55d44e0cfba0_0 .net "a", 0 0, L_0x55d44ebe0b70;  1 drivers
v0x55d44e0cfc60_0 .net "b", 0 0, L_0x55d44ebe0ca0;  1 drivers
v0x55d44e0e9500_0 .net "ca", 0 0, L_0x55d44ebe0a60;  1 drivers
v0x55d44e0e95c0_0 .net "cin", 0 0, L_0x55d44ebe0e20;  1 drivers
v0x55d44e0e8fb0_0 .net "sum", 0 0, L_0x55d44ebe0610;  1 drivers
S_0x55d44df6aae0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df64fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebe0f50 .functor XOR 1, L_0x55d44ebe13f0, L_0x55d44ebe15b0, C4<0>, C4<0>;
L_0x55d44ebe0fc0 .functor XOR 1, L_0x55d44ebe0f50, L_0x55d44ebe1770, C4<0>, C4<0>;
L_0x55d44ebe1030 .functor AND 1, L_0x55d44ebe13f0, L_0x55d44ebe15b0, C4<1>, C4<1>;
L_0x55d44ebe10a0 .functor AND 1, L_0x55d44ebe13f0, L_0x55d44ebe1770, C4<1>, C4<1>;
L_0x55d44ebe1160 .functor OR 1, L_0x55d44ebe1030, L_0x55d44ebe10a0, C4<0>, C4<0>;
L_0x55d44ebe1270 .functor AND 1, L_0x55d44ebe1770, L_0x55d44ebe15b0, C4<1>, C4<1>;
L_0x55d44ebe12e0 .functor OR 1, L_0x55d44ebe1160, L_0x55d44ebe1270, C4<0>, C4<0>;
v0x55d44e0dcbb0_0 .net *"_s0", 0 0, L_0x55d44ebe0f50;  1 drivers
v0x55d44e0dc5b0_0 .net *"_s10", 0 0, L_0x55d44ebe1270;  1 drivers
v0x55d44e0cf950_0 .net *"_s4", 0 0, L_0x55d44ebe1030;  1 drivers
v0x55d44e0ec250_0 .net *"_s6", 0 0, L_0x55d44ebe10a0;  1 drivers
v0x55d44e0f51b0_0 .net *"_s8", 0 0, L_0x55d44ebe1160;  1 drivers
v0x55d44e0f2120_0 .net "a", 0 0, L_0x55d44ebe13f0;  1 drivers
v0x55d44e0f21e0_0 .net "b", 0 0, L_0x55d44ebe15b0;  1 drivers
v0x55d44e0ef1d0_0 .net "ca", 0 0, L_0x55d44ebe12e0;  1 drivers
v0x55d44e0ef290_0 .net "cin", 0 0, L_0x55d44ebe1770;  1 drivers
v0x55d44e0df9b0_0 .net "sum", 0 0, L_0x55d44ebe0fc0;  1 drivers
S_0x55d44df6a700 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44df70a60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e0acec0_0 .net "a", 3 0, L_0x55d44ebe4540;  1 drivers
v0x55d44e09d5f0_0 .net "b", 3 0, L_0x55d44ebe4630;  1 drivers
v0x55d44e0a6550_0 .net "ca", 3 0, L_0x55d44ebe43d0;  1 drivers
v0x55d44e0a34c0_0 .net "cin", 3 0, L_0x55d44ebe4720;  1 drivers
v0x55d44e0a0570_0 .net "sum", 3 0, L_0x55d44ebe4330;  1 drivers
L_0x55d44ebe22f0 .part L_0x55d44ebe4540, 0, 1;
L_0x55d44ebe2420 .part L_0x55d44ebe4630, 0, 1;
L_0x55d44ebe2550 .part L_0x55d44ebe4720, 0, 1;
L_0x55d44ebe2b60 .part L_0x55d44ebe4540, 1, 1;
L_0x55d44ebe2c90 .part L_0x55d44ebe4630, 1, 1;
L_0x55d44ebe2dc0 .part L_0x55d44ebe4720, 1, 1;
L_0x55d44ebe3500 .part L_0x55d44ebe4540, 2, 1;
L_0x55d44ebe3630 .part L_0x55d44ebe4630, 2, 1;
L_0x55d44ebe37b0 .part L_0x55d44ebe4720, 2, 1;
L_0x55d44ebe3d80 .part L_0x55d44ebe4540, 3, 1;
L_0x55d44ebe3f40 .part L_0x55d44ebe4630, 3, 1;
L_0x55d44ebe4100 .part L_0x55d44ebe4720, 3, 1;
L_0x55d44ebe4330 .concat8 [ 1 1 1 1], L_0x55d44ebe1d90, L_0x55d44ebe26f0, L_0x55d44ebe2fa0, L_0x55d44ebe3950;
L_0x55d44ebe43d0 .concat8 [ 1 1 1 1], L_0x55d44ebe21e0, L_0x55d44ebe2a50, L_0x55d44ebe33f0, L_0x55d44ebe3c70;
S_0x55d44df67b90 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df6a700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebe1930 .functor XOR 1, L_0x55d44ebe22f0, L_0x55d44ebe2420, C4<0>, C4<0>;
L_0x55d44ebe1d90 .functor XOR 1, L_0x55d44ebe1930, L_0x55d44ebe2550, C4<0>, C4<0>;
L_0x55d44ebe1e50 .functor AND 1, L_0x55d44ebe22f0, L_0x55d44ebe2420, C4<1>, C4<1>;
L_0x55d44ebe1f60 .functor AND 1, L_0x55d44ebe22f0, L_0x55d44ebe2550, C4<1>, C4<1>;
L_0x55d44ebe2020 .functor OR 1, L_0x55d44ebe1e50, L_0x55d44ebe1f60, C4<0>, C4<0>;
L_0x55d44ebe2130 .functor AND 1, L_0x55d44ebe2550, L_0x55d44ebe2420, C4<1>, C4<1>;
L_0x55d44ebe21e0 .functor OR 1, L_0x55d44ebe2020, L_0x55d44ebe2130, C4<0>, C4<0>;
v0x55d44e0d8e80_0 .net *"_s0", 0 0, L_0x55d44ebe1930;  1 drivers
v0x55d44e0d8f40_0 .net *"_s10", 0 0, L_0x55d44ebe2130;  1 drivers
v0x55d44e0d5f30_0 .net *"_s4", 0 0, L_0x55d44ebe1e50;  1 drivers
v0x55d44e0c6570_0 .net *"_s6", 0 0, L_0x55d44ebe1f60;  1 drivers
v0x55d44e0cc440_0 .net *"_s8", 0 0, L_0x55d44ebe2020;  1 drivers
v0x55d44e0c94f0_0 .net "a", 0 0, L_0x55d44ebe22f0;  1 drivers
v0x55d44e0c95b0_0 .net "b", 0 0, L_0x55d44ebe2420;  1 drivers
v0x55d44e05a230_0 .net "ca", 0 0, L_0x55d44ebe21e0;  1 drivers
v0x55d44e05a2f0_0 .net "cin", 0 0, L_0x55d44ebe2550;  1 drivers
v0x55d44e0c1ea0_0 .net "sum", 0 0, L_0x55d44ebe1d90;  1 drivers
S_0x55d44df677b0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df6a700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebe2680 .functor XOR 1, L_0x55d44ebe2b60, L_0x55d44ebe2c90, C4<0>, C4<0>;
L_0x55d44ebe26f0 .functor XOR 1, L_0x55d44ebe2680, L_0x55d44ebe2dc0, C4<0>, C4<0>;
L_0x55d44ebe2760 .functor AND 1, L_0x55d44ebe2b60, L_0x55d44ebe2c90, C4<1>, C4<1>;
L_0x55d44ebe27d0 .functor AND 1, L_0x55d44ebe2b60, L_0x55d44ebe2dc0, C4<1>, C4<1>;
L_0x55d44ebe2890 .functor OR 1, L_0x55d44ebe2760, L_0x55d44ebe27d0, C4<0>, C4<0>;
L_0x55d44ebe29a0 .functor AND 1, L_0x55d44ebe2dc0, L_0x55d44ebe2c90, C4<1>, C4<1>;
L_0x55d44ebe2a50 .functor OR 1, L_0x55d44ebe2890, L_0x55d44ebe29a0, C4<0>, C4<0>;
v0x55d44e0c1ae0_0 .net *"_s0", 0 0, L_0x55d44ebe2680;  1 drivers
v0x55d44e05aae0_0 .net *"_s10", 0 0, L_0x55d44ebe29a0;  1 drivers
v0x55d44e05a480_0 .net *"_s4", 0 0, L_0x55d44ebe2760;  1 drivers
v0x55d44e08de80_0 .net *"_s6", 0 0, L_0x55d44ebe27d0;  1 drivers
v0x55d44e08d7f0_0 .net *"_s8", 0 0, L_0x55d44ebe2890;  1 drivers
v0x55d44e0c1100_0 .net "a", 0 0, L_0x55d44ebe2b60;  1 drivers
v0x55d44e0c11c0_0 .net "b", 0 0, L_0x55d44ebe2c90;  1 drivers
v0x55d44e0c0a00_0 .net "ca", 0 0, L_0x55d44ebe2a50;  1 drivers
v0x55d44e0c0ac0_0 .net "cin", 0 0, L_0x55d44ebe2dc0;  1 drivers
v0x55d44e09a920_0 .net "sum", 0 0, L_0x55d44ebe26f0;  1 drivers
S_0x55d44df64800 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df6a700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebe2f30 .functor XOR 1, L_0x55d44ebe3500, L_0x55d44ebe3630, C4<0>, C4<0>;
L_0x55d44ebe2fa0 .functor XOR 1, L_0x55d44ebe2f30, L_0x55d44ebe37b0, C4<0>, C4<0>;
L_0x55d44ebe3060 .functor AND 1, L_0x55d44ebe3500, L_0x55d44ebe3630, C4<1>, C4<1>;
L_0x55d44ebe3170 .functor AND 1, L_0x55d44ebe3500, L_0x55d44ebe37b0, C4<1>, C4<1>;
L_0x55d44ebe3230 .functor OR 1, L_0x55d44ebe3060, L_0x55d44ebe3170, C4<0>, C4<0>;
L_0x55d44ebe3340 .functor AND 1, L_0x55d44ebe37b0, L_0x55d44ebe3630, C4<1>, C4<1>;
L_0x55d44ebe33f0 .functor OR 1, L_0x55d44ebe3230, L_0x55d44ebe3340, C4<0>, C4<0>;
v0x55d44e0c05d0_0 .net *"_s0", 0 0, L_0x55d44ebe2f30;  1 drivers
v0x55d44e0c0690_0 .net *"_s10", 0 0, L_0x55d44ebe3340;  1 drivers
v0x55d44e0bfe90_0 .net *"_s4", 0 0, L_0x55d44ebe3060;  1 drivers
v0x55d44e09a1e0_0 .net *"_s6", 0 0, L_0x55d44ebe3170;  1 drivers
v0x55d44e0b3b40_0 .net *"_s8", 0 0, L_0x55d44ebe3230;  1 drivers
v0x55d44e0b3540_0 .net "a", 0 0, L_0x55d44ebe3500;  1 drivers
v0x55d44e0b3600_0 .net "b", 0 0, L_0x55d44ebe3630;  1 drivers
v0x55d44e0a71f0_0 .net "ca", 0 0, L_0x55d44ebe33f0;  1 drivers
v0x55d44e0a72b0_0 .net "cin", 0 0, L_0x55d44ebe37b0;  1 drivers
v0x55d44e0a6ca0_0 .net "sum", 0 0, L_0x55d44ebe2fa0;  1 drivers
S_0x55d44df6bb30 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df6a700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebe38e0 .functor XOR 1, L_0x55d44ebe3d80, L_0x55d44ebe3f40, C4<0>, C4<0>;
L_0x55d44ebe3950 .functor XOR 1, L_0x55d44ebe38e0, L_0x55d44ebe4100, C4<0>, C4<0>;
L_0x55d44ebe39c0 .functor AND 1, L_0x55d44ebe3d80, L_0x55d44ebe3f40, C4<1>, C4<1>;
L_0x55d44ebe3a30 .functor AND 1, L_0x55d44ebe3d80, L_0x55d44ebe4100, C4<1>, C4<1>;
L_0x55d44ebe3af0 .functor OR 1, L_0x55d44ebe39c0, L_0x55d44ebe3a30, C4<0>, C4<0>;
L_0x55d44ebe3c00 .functor AND 1, L_0x55d44ebe4100, L_0x55d44ebe3f40, C4<1>, C4<1>;
L_0x55d44ebe3c70 .functor OR 1, L_0x55d44ebe3af0, L_0x55d44ebe3c00, C4<0>, C4<0>;
v0x55d44e099f90_0 .net *"_s0", 0 0, L_0x55d44ebe38e0;  1 drivers
v0x55d44e0b6890_0 .net *"_s10", 0 0, L_0x55d44ebe3c00;  1 drivers
v0x55d44e0bf7f0_0 .net *"_s4", 0 0, L_0x55d44ebe39c0;  1 drivers
v0x55d44e0bc760_0 .net *"_s6", 0 0, L_0x55d44ebe3a30;  1 drivers
v0x55d44e0b9810_0 .net *"_s8", 0 0, L_0x55d44ebe3af0;  1 drivers
v0x55d44e0a9f40_0 .net "a", 0 0, L_0x55d44ebe3d80;  1 drivers
v0x55d44e0aa000_0 .net "b", 0 0, L_0x55d44ebe3f40;  1 drivers
v0x55d44e0b2ea0_0 .net "ca", 0 0, L_0x55d44ebe3c70;  1 drivers
v0x55d44e0b2f60_0 .net "cin", 0 0, L_0x55d44ebe4100;  1 drivers
v0x55d44e0afec0_0 .net "sum", 0 0, L_0x55d44ebe3950;  1 drivers
S_0x55d44df6cf60 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44df70a60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e059e80_0 .net "a", 3 0, L_0x55d44ebe7000;  1 drivers
v0x55d44e059780_0 .net "b", 3 0, L_0x55d44ebe70a0;  1 drivers
v0x55d44e0335f0_0 .net "ca", 3 0, L_0x55d44ebe6e90;  1 drivers
v0x55d44e059350_0 .net "cin", 3 0, L_0x55d44ebe7190;  1 drivers
v0x55d44e058c10_0 .net "sum", 3 0, L_0x55d44ebe6df0;  1 drivers
L_0x55d44ebe4db0 .part L_0x55d44ebe7000, 0, 1;
L_0x55d44ebe4ee0 .part L_0x55d44ebe70a0, 0, 1;
L_0x55d44ebe5010 .part L_0x55d44ebe7190, 0, 1;
L_0x55d44ebe5620 .part L_0x55d44ebe7000, 1, 1;
L_0x55d44ebe5750 .part L_0x55d44ebe70a0, 1, 1;
L_0x55d44ebe5880 .part L_0x55d44ebe7190, 1, 1;
L_0x55d44ebe5fc0 .part L_0x55d44ebe7000, 2, 1;
L_0x55d44ebe60f0 .part L_0x55d44ebe70a0, 2, 1;
L_0x55d44ebe6270 .part L_0x55d44ebe7190, 2, 1;
L_0x55d44ebe6840 .part L_0x55d44ebe7000, 3, 1;
L_0x55d44ebe6a00 .part L_0x55d44ebe70a0, 3, 1;
L_0x55d44ebe6bc0 .part L_0x55d44ebe7190, 3, 1;
L_0x55d44ebe6df0 .concat8 [ 1 1 1 1], L_0x55d44ebe4850, L_0x55d44ebe51b0, L_0x55d44ebe5a60, L_0x55d44ebe6410;
L_0x55d44ebe6e90 .concat8 [ 1 1 1 1], L_0x55d44ebe4ca0, L_0x55d44ebe5510, L_0x55d44ebe5eb0, L_0x55d44ebe6730;
S_0x55d44df68be0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df6cf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebe42c0 .functor XOR 1, L_0x55d44ebe4db0, L_0x55d44ebe4ee0, C4<0>, C4<0>;
L_0x55d44ebe4850 .functor XOR 1, L_0x55d44ebe42c0, L_0x55d44ebe5010, C4<0>, C4<0>;
L_0x55d44ebe4910 .functor AND 1, L_0x55d44ebe4db0, L_0x55d44ebe4ee0, C4<1>, C4<1>;
L_0x55d44ebe4a20 .functor AND 1, L_0x55d44ebe4db0, L_0x55d44ebe5010, C4<1>, C4<1>;
L_0x55d44ebe4ae0 .functor OR 1, L_0x55d44ebe4910, L_0x55d44ebe4a20, C4<0>, C4<0>;
L_0x55d44ebe4bf0 .functor AND 1, L_0x55d44ebe5010, L_0x55d44ebe4ee0, C4<1>, C4<1>;
L_0x55d44ebe4ca0 .functor OR 1, L_0x55d44ebe4ae0, L_0x55d44ebe4bf0, C4<0>, C4<0>;
v0x55d44e090bb0_0 .net *"_s0", 0 0, L_0x55d44ebe42c0;  1 drivers
v0x55d44e090c50_0 .net *"_s10", 0 0, L_0x55d44ebe4bf0;  1 drivers
v0x55d44e096a80_0 .net *"_s4", 0 0, L_0x55d44ebe4910;  1 drivers
v0x55d44e093b30_0 .net *"_s6", 0 0, L_0x55d44ebe4a20;  1 drivers
v0x55d44e067630_0 .net *"_s8", 0 0, L_0x55d44ebe4ae0;  1 drivers
v0x55d44e08d390_0 .net "a", 0 0, L_0x55d44ebe4db0;  1 drivers
v0x55d44e08d450_0 .net "b", 0 0, L_0x55d44ebe4ee0;  1 drivers
v0x55d44e08cc50_0 .net "ca", 0 0, L_0x55d44ebe4ca0;  1 drivers
v0x55d44e08cd10_0 .net "cin", 0 0, L_0x55d44ebe5010;  1 drivers
v0x55d44e066fa0_0 .net "sum", 0 0, L_0x55d44ebe4850;  1 drivers
S_0x55d44df6a010 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df6cf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebe5140 .functor XOR 1, L_0x55d44ebe5620, L_0x55d44ebe5750, C4<0>, C4<0>;
L_0x55d44ebe51b0 .functor XOR 1, L_0x55d44ebe5140, L_0x55d44ebe5880, C4<0>, C4<0>;
L_0x55d44ebe5220 .functor AND 1, L_0x55d44ebe5620, L_0x55d44ebe5750, C4<1>, C4<1>;
L_0x55d44ebe5290 .functor AND 1, L_0x55d44ebe5620, L_0x55d44ebe5880, C4<1>, C4<1>;
L_0x55d44ebe5350 .functor OR 1, L_0x55d44ebe5220, L_0x55d44ebe5290, C4<0>, C4<0>;
L_0x55d44ebe5460 .functor AND 1, L_0x55d44ebe5880, L_0x55d44ebe5750, C4<1>, C4<1>;
L_0x55d44ebe5510 .functor OR 1, L_0x55d44ebe5350, L_0x55d44ebe5460, C4<0>, C4<0>;
v0x55d44e080900_0 .net *"_s0", 0 0, L_0x55d44ebe5140;  1 drivers
v0x55d44e0809c0_0 .net *"_s10", 0 0, L_0x55d44ebe5460;  1 drivers
v0x55d44e080300_0 .net *"_s4", 0 0, L_0x55d44ebe5220;  1 drivers
v0x55d44e073fb0_0 .net *"_s6", 0 0, L_0x55d44ebe5290;  1 drivers
v0x55d44e0739b0_0 .net *"_s8", 0 0, L_0x55d44ebe5350;  1 drivers
v0x55d44e066d50_0 .net "a", 0 0, L_0x55d44ebe5620;  1 drivers
v0x55d44e066e10_0 .net "b", 0 0, L_0x55d44ebe5750;  1 drivers
v0x55d44e083650_0 .net "ca", 0 0, L_0x55d44ebe5510;  1 drivers
v0x55d44e083710_0 .net "cin", 0 0, L_0x55d44ebe5880;  1 drivers
v0x55d44e08c660_0 .net "sum", 0 0, L_0x55d44ebe51b0;  1 drivers
S_0x55d44df65c90 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df6cf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebe59f0 .functor XOR 1, L_0x55d44ebe5fc0, L_0x55d44ebe60f0, C4<0>, C4<0>;
L_0x55d44ebe5a60 .functor XOR 1, L_0x55d44ebe59f0, L_0x55d44ebe6270, C4<0>, C4<0>;
L_0x55d44ebe5b20 .functor AND 1, L_0x55d44ebe5fc0, L_0x55d44ebe60f0, C4<1>, C4<1>;
L_0x55d44ebe5c30 .functor AND 1, L_0x55d44ebe5fc0, L_0x55d44ebe6270, C4<1>, C4<1>;
L_0x55d44ebe5cf0 .functor OR 1, L_0x55d44ebe5b20, L_0x55d44ebe5c30, C4<0>, C4<0>;
L_0x55d44ebe5e00 .functor AND 1, L_0x55d44ebe6270, L_0x55d44ebe60f0, C4<1>, C4<1>;
L_0x55d44ebe5eb0 .functor OR 1, L_0x55d44ebe5cf0, L_0x55d44ebe5e00, C4<0>, C4<0>;
v0x55d44e089520_0 .net *"_s0", 0 0, L_0x55d44ebe59f0;  1 drivers
v0x55d44e0895e0_0 .net *"_s10", 0 0, L_0x55d44ebe5e00;  1 drivers
v0x55d44e0865d0_0 .net *"_s4", 0 0, L_0x55d44ebe5b20;  1 drivers
v0x55d44e076d00_0 .net *"_s6", 0 0, L_0x55d44ebe5c30;  1 drivers
v0x55d44e07fc60_0 .net *"_s8", 0 0, L_0x55d44ebe5cf0;  1 drivers
v0x55d44e07cbd0_0 .net "a", 0 0, L_0x55d44ebe5fc0;  1 drivers
v0x55d44e07cc90_0 .net "b", 0 0, L_0x55d44ebe60f0;  1 drivers
v0x55d44e079c80_0 .net "ca", 0 0, L_0x55d44ebe5eb0;  1 drivers
v0x55d44e079d40_0 .net "cin", 0 0, L_0x55d44ebe6270;  1 drivers
v0x55d44e06a460_0 .net "sum", 0 0, L_0x55d44ebe5a60;  1 drivers
S_0x55d44df670c0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df6cf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebe63a0 .functor XOR 1, L_0x55d44ebe6840, L_0x55d44ebe6a00, C4<0>, C4<0>;
L_0x55d44ebe6410 .functor XOR 1, L_0x55d44ebe63a0, L_0x55d44ebe6bc0, C4<0>, C4<0>;
L_0x55d44ebe6480 .functor AND 1, L_0x55d44ebe6840, L_0x55d44ebe6a00, C4<1>, C4<1>;
L_0x55d44ebe64f0 .functor AND 1, L_0x55d44ebe6840, L_0x55d44ebe6bc0, C4<1>, C4<1>;
L_0x55d44ebe65b0 .functor OR 1, L_0x55d44ebe6480, L_0x55d44ebe64f0, C4<0>, C4<0>;
L_0x55d44ebe66c0 .functor AND 1, L_0x55d44ebe6bc0, L_0x55d44ebe6a00, C4<1>, C4<1>;
L_0x55d44ebe6730 .functor OR 1, L_0x55d44ebe65b0, L_0x55d44ebe66c0, C4<0>, C4<0>;
v0x55d44e073310_0 .net *"_s0", 0 0, L_0x55d44ebe63a0;  1 drivers
v0x55d44e070280_0 .net *"_s10", 0 0, L_0x55d44ebe66c0;  1 drivers
v0x55d44e06d330_0 .net *"_s4", 0 0, L_0x55d44ebe6480;  1 drivers
v0x55d44e05d970_0 .net *"_s6", 0 0, L_0x55d44ebe64f0;  1 drivers
v0x55d44e063840_0 .net *"_s8", 0 0, L_0x55d44ebe65b0;  1 drivers
v0x55d44e0608f0_0 .net "a", 0 0, L_0x55d44ebe6840;  1 drivers
v0x55d44e0609b0_0 .net "b", 0 0, L_0x55d44ebe6a00;  1 drivers
v0x55d44e026c00_0 .net "ca", 0 0, L_0x55d44ebe6730;  1 drivers
v0x55d44e026cc0_0 .net "cin", 0 0, L_0x55d44ebe6bc0;  1 drivers
v0x55d44e026620_0 .net "sum", 0 0, L_0x55d44ebe6410;  1 drivers
S_0x55d44df62d80 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44df70a60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e01c3d0_0 .net "a", 3 0, L_0x55d44ebe99a0;  1 drivers
v0x55d44e025330_0 .net "b", 3 0, L_0x55d44ebe9ad0;  1 drivers
v0x55d44e0222a0_0 .net "ca", 3 0, L_0x55d44ebe9830;  1 drivers
v0x55d44e01f350_0 .net "cin", 3 0, L_0x55d44ebe9c00;  1 drivers
v0x55d44e00fa80_0 .net "sum", 3 0, L_0x55d44ebe9790;  1 drivers
L_0x55d44ebe7750 .part L_0x55d44ebe99a0, 0, 1;
L_0x55d44ebe7880 .part L_0x55d44ebe9ad0, 0, 1;
L_0x55d44ebe79b0 .part L_0x55d44ebe9c00, 0, 1;
L_0x55d44ebe7fc0 .part L_0x55d44ebe99a0, 1, 1;
L_0x55d44ebe80f0 .part L_0x55d44ebe9ad0, 1, 1;
L_0x55d44ebe8220 .part L_0x55d44ebe9c00, 1, 1;
L_0x55d44ebe8960 .part L_0x55d44ebe99a0, 2, 1;
L_0x55d44ebe8a90 .part L_0x55d44ebe9ad0, 2, 1;
L_0x55d44ebe8c10 .part L_0x55d44ebe9c00, 2, 1;
L_0x55d44ebe91e0 .part L_0x55d44ebe99a0, 3, 1;
L_0x55d44ebe93a0 .part L_0x55d44ebe9ad0, 3, 1;
L_0x55d44ebe9560 .part L_0x55d44ebe9c00, 3, 1;
L_0x55d44ebe9790 .concat8 [ 1 1 1 1], L_0x55d44ebe7230, L_0x55d44ebe7b50, L_0x55d44ebe8400, L_0x55d44ebe8db0;
L_0x55d44ebe9830 .concat8 [ 1 1 1 1], L_0x55d44ebe7640, L_0x55d44ebe7eb0, L_0x55d44ebe8850, L_0x55d44ebe90d0;
S_0x55d44df64110 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df62d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebe6d80 .functor XOR 1, L_0x55d44ebe7750, L_0x55d44ebe7880, C4<0>, C4<0>;
L_0x55d44ebe7230 .functor XOR 1, L_0x55d44ebe6d80, L_0x55d44ebe79b0, C4<0>, C4<0>;
L_0x55d44ebe72f0 .functor AND 1, L_0x55d44ebe7750, L_0x55d44ebe7880, C4<1>, C4<1>;
L_0x55d44ebe7400 .functor AND 1, L_0x55d44ebe7750, L_0x55d44ebe79b0, C4<1>, C4<1>;
L_0x55d44ebe74c0 .functor OR 1, L_0x55d44ebe72f0, L_0x55d44ebe7400, C4<0>, C4<0>;
L_0x55d44ebe75d0 .functor AND 1, L_0x55d44ebe79b0, L_0x55d44ebe7880, C4<1>, C4<1>;
L_0x55d44ebe7640 .functor OR 1, L_0x55d44ebe74c0, L_0x55d44ebe75d0, C4<0>, C4<0>;
v0x55d44e032f60_0 .net *"_s0", 0 0, L_0x55d44ebe6d80;  1 drivers
v0x55d44e033020_0 .net *"_s10", 0 0, L_0x55d44ebe75d0;  1 drivers
v0x55d44e04c8c0_0 .net *"_s4", 0 0, L_0x55d44ebe72f0;  1 drivers
v0x55d44e04c2c0_0 .net *"_s6", 0 0, L_0x55d44ebe7400;  1 drivers
v0x55d44e03ff70_0 .net *"_s8", 0 0, L_0x55d44ebe74c0;  1 drivers
v0x55d44e03f970_0 .net "a", 0 0, L_0x55d44ebe7750;  1 drivers
v0x55d44e03fa30_0 .net "b", 0 0, L_0x55d44ebe7880;  1 drivers
v0x55d44e032d10_0 .net "ca", 0 0, L_0x55d44ebe7640;  1 drivers
v0x55d44e032dd0_0 .net "cin", 0 0, L_0x55d44ebe79b0;  1 drivers
v0x55d44e04f6c0_0 .net "sum", 0 0, L_0x55d44ebe7230;  1 drivers
S_0x55d44df58560 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df62d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebe7ae0 .functor XOR 1, L_0x55d44ebe7fc0, L_0x55d44ebe80f0, C4<0>, C4<0>;
L_0x55d44ebe7b50 .functor XOR 1, L_0x55d44ebe7ae0, L_0x55d44ebe8220, C4<0>, C4<0>;
L_0x55d44ebe7bc0 .functor AND 1, L_0x55d44ebe7fc0, L_0x55d44ebe80f0, C4<1>, C4<1>;
L_0x55d44ebe7c30 .functor AND 1, L_0x55d44ebe7fc0, L_0x55d44ebe8220, C4<1>, C4<1>;
L_0x55d44ebe7cf0 .functor OR 1, L_0x55d44ebe7bc0, L_0x55d44ebe7c30, C4<0>, C4<0>;
L_0x55d44ebe7e00 .functor AND 1, L_0x55d44ebe8220, L_0x55d44ebe80f0, C4<1>, C4<1>;
L_0x55d44ebe7eb0 .functor OR 1, L_0x55d44ebe7cf0, L_0x55d44ebe7e00, C4<0>, C4<0>;
v0x55d44e058570_0 .net *"_s0", 0 0, L_0x55d44ebe7ae0;  1 drivers
v0x55d44e0554e0_0 .net *"_s10", 0 0, L_0x55d44ebe7e00;  1 drivers
v0x55d44e052590_0 .net *"_s4", 0 0, L_0x55d44ebe7bc0;  1 drivers
v0x55d44e042cc0_0 .net *"_s6", 0 0, L_0x55d44ebe7c30;  1 drivers
v0x55d44e04bc20_0 .net *"_s8", 0 0, L_0x55d44ebe7cf0;  1 drivers
v0x55d44e048b90_0 .net "a", 0 0, L_0x55d44ebe7fc0;  1 drivers
v0x55d44e048c50_0 .net "b", 0 0, L_0x55d44ebe80f0;  1 drivers
v0x55d44e045c40_0 .net "ca", 0 0, L_0x55d44ebe7eb0;  1 drivers
v0x55d44e045d00_0 .net "cin", 0 0, L_0x55d44ebe8220;  1 drivers
v0x55d44e036420_0 .net "sum", 0 0, L_0x55d44ebe7b50;  1 drivers
S_0x55d44df60ff0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df62d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebe8390 .functor XOR 1, L_0x55d44ebe8960, L_0x55d44ebe8a90, C4<0>, C4<0>;
L_0x55d44ebe8400 .functor XOR 1, L_0x55d44ebe8390, L_0x55d44ebe8c10, C4<0>, C4<0>;
L_0x55d44ebe84c0 .functor AND 1, L_0x55d44ebe8960, L_0x55d44ebe8a90, C4<1>, C4<1>;
L_0x55d44ebe85d0 .functor AND 1, L_0x55d44ebe8960, L_0x55d44ebe8c10, C4<1>, C4<1>;
L_0x55d44ebe8690 .functor OR 1, L_0x55d44ebe84c0, L_0x55d44ebe85d0, C4<0>, C4<0>;
L_0x55d44ebe87a0 .functor AND 1, L_0x55d44ebe8c10, L_0x55d44ebe8a90, C4<1>, C4<1>;
L_0x55d44ebe8850 .functor OR 1, L_0x55d44ebe8690, L_0x55d44ebe87a0, C4<0>, C4<0>;
v0x55d44e03f2d0_0 .net *"_s0", 0 0, L_0x55d44ebe8390;  1 drivers
v0x55d44e03f390_0 .net *"_s10", 0 0, L_0x55d44ebe87a0;  1 drivers
v0x55d44e03c240_0 .net *"_s4", 0 0, L_0x55d44ebe84c0;  1 drivers
v0x55d44e0392f0_0 .net *"_s6", 0 0, L_0x55d44ebe85d0;  1 drivers
v0x55d44e029930_0 .net *"_s8", 0 0, L_0x55d44ebe8690;  1 drivers
v0x55d44e02f800_0 .net "a", 0 0, L_0x55d44ebe8960;  1 drivers
v0x55d44e02f8c0_0 .net "b", 0 0, L_0x55d44ebe8a90;  1 drivers
v0x55d44e02c8b0_0 .net "ca", 0 0, L_0x55d44ebe8850;  1 drivers
v0x55d44e02c970_0 .net "cin", 0 0, L_0x55d44ebe8c10;  1 drivers
v0x55d44e000460_0 .net "sum", 0 0, L_0x55d44ebe8400;  1 drivers
S_0x55d44df60c10 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df62d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebe8d40 .functor XOR 1, L_0x55d44ebe91e0, L_0x55d44ebe93a0, C4<0>, C4<0>;
L_0x55d44ebe8db0 .functor XOR 1, L_0x55d44ebe8d40, L_0x55d44ebe9560, C4<0>, C4<0>;
L_0x55d44ebe8e20 .functor AND 1, L_0x55d44ebe91e0, L_0x55d44ebe93a0, C4<1>, C4<1>;
L_0x55d44ebe8e90 .functor AND 1, L_0x55d44ebe91e0, L_0x55d44ebe9560, C4<1>, C4<1>;
L_0x55d44ebe8f50 .functor OR 1, L_0x55d44ebe8e20, L_0x55d44ebe8e90, C4<0>, C4<0>;
L_0x55d44ebe9060 .functor AND 1, L_0x55d44ebe9560, L_0x55d44ebe93a0, C4<1>, C4<1>;
L_0x55d44ebe90d0 .functor OR 1, L_0x55d44ebe8f50, L_0x55d44ebe9060, C4<0>, C4<0>;
v0x55d44e026110_0 .net *"_s0", 0 0, L_0x55d44ebe8d40;  1 drivers
v0x55d44e0259d0_0 .net *"_s10", 0 0, L_0x55d44ebe9060;  1 drivers
v0x55d44dfffd20_0 .net *"_s4", 0 0, L_0x55d44ebe8e20;  1 drivers
v0x55d44e019680_0 .net *"_s6", 0 0, L_0x55d44ebe8e90;  1 drivers
v0x55d44e019080_0 .net *"_s8", 0 0, L_0x55d44ebe8f50;  1 drivers
v0x55d44e00cd30_0 .net "a", 0 0, L_0x55d44ebe91e0;  1 drivers
v0x55d44e00cdf0_0 .net "b", 0 0, L_0x55d44ebe93a0;  1 drivers
v0x55d44e00c730_0 .net "ca", 0 0, L_0x55d44ebe90d0;  1 drivers
v0x55d44e00c7f0_0 .net "cin", 0 0, L_0x55d44ebe9560;  1 drivers
v0x55d44dfffb80_0 .net "sum", 0 0, L_0x55d44ebe8db0;  1 drivers
S_0x55d44df58140 .scope module, "FA_1" "thirtBitAdder" 5 14, 6 3 0, S_0x55d44df86200;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44d0e45a0_0 .net "a", 31 0, L_0x55d44ec008a0;  1 drivers
v0x55d44d0e1510_0 .net "b", 31 0, L_0x55d44ec00990;  1 drivers
v0x55d44d0de5c0_0 .net "ca", 31 0, L_0x55d44ec00710;  1 drivers
v0x55d44d0cecf0_0 .net "cin", 31 0, L_0x55d44ec00a80;  1 drivers
v0x55d44d0d7c50_0 .net "sum", 31 0, L_0x55d44ec005d0;  1 drivers
L_0x55d44ebf54b0 .part L_0x55d44ec008a0, 0, 16;
L_0x55d44ebf5550 .part L_0x55d44ec00990, 0, 16;
L_0x55d44ebf55f0 .part L_0x55d44ec00a80, 0, 16;
L_0x55d44ec002c0 .part L_0x55d44ec008a0, 16, 16;
L_0x55d44ec003b0 .part L_0x55d44ec00990, 16, 16;
L_0x55d44ec004a0 .part L_0x55d44ec00a80, 16, 16;
L_0x55d44ec005d0 .concat8 [ 16 16 0 0], L_0x55d44ebf51b0, L_0x55d44ebfffc0;
L_0x55d44ec00710 .concat8 [ 16 16 0 0], L_0x55d44ebf5250, L_0x55d44ec00060;
S_0x55d44df5e0a0 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44df58140;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44d1eca30_0 .net "a", 15 0, L_0x55d44ebf54b0;  1 drivers
v0x55d44d1f2900_0 .net "b", 15 0, L_0x55d44ebf5550;  1 drivers
v0x55d44d1ef9b0_0 .net "ca", 15 0, L_0x55d44ebf5250;  1 drivers
v0x55d44d1c34b0_0 .net "cin", 15 0, L_0x55d44ebf55f0;  1 drivers
v0x55d44d1e9210_0 .net "sum", 15 0, L_0x55d44ebf51b0;  1 drivers
L_0x55d44ebecf60 .part L_0x55d44ebf54b0, 0, 4;
L_0x55d44ebed000 .part L_0x55d44ebf5550, 0, 4;
L_0x55d44ebed0a0 .part L_0x55d44ebf55f0, 0, 4;
L_0x55d44ebef8f0 .part L_0x55d44ebf54b0, 4, 4;
L_0x55d44ebef9e0 .part L_0x55d44ebf5550, 4, 4;
L_0x55d44ebefad0 .part L_0x55d44ebf55f0, 4, 4;
L_0x55d44ebf23b0 .part L_0x55d44ebf54b0, 8, 4;
L_0x55d44ebf2450 .part L_0x55d44ebf5550, 8, 4;
L_0x55d44ebf2540 .part L_0x55d44ebf55f0, 8, 4;
L_0x55d44ebf4db0 .part L_0x55d44ebf54b0, 12, 4;
L_0x55d44ebf4ee0 .part L_0x55d44ebf5550, 12, 4;
L_0x55d44ebf5010 .part L_0x55d44ebf55f0, 12, 4;
L_0x55d44ebf51b0 .concat8 [ 4 4 4 4], L_0x55d44ebecd50, L_0x55d44ebef6e0, L_0x55d44ebf21a0, L_0x55d44ebf4b50;
L_0x55d44ebf5250 .concat8 [ 4 4 4 4], L_0x55d44ebecdf0, L_0x55d44ebef780, L_0x55d44ebf2240, L_0x55d44ebf4bf0;
S_0x55d44df5dcc0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44df5e0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d2bc7f0_0 .net "a", 3 0, L_0x55d44ebecf60;  1 drivers
v0x55d44d2c26c0_0 .net "b", 3 0, L_0x55d44ebed000;  1 drivers
v0x55d44d2bf770_0 .net "ca", 3 0, L_0x55d44ebecdf0;  1 drivers
v0x55d44d293270_0 .net "cin", 3 0, L_0x55d44ebed0a0;  1 drivers
v0x55d44d2b8fd0_0 .net "sum", 3 0, L_0x55d44ebecd50;  1 drivers
L_0x55d44ebead10 .part L_0x55d44ebecf60, 0, 1;
L_0x55d44ebeae40 .part L_0x55d44ebed000, 0, 1;
L_0x55d44ebeaf70 .part L_0x55d44ebed0a0, 0, 1;
L_0x55d44ebeb580 .part L_0x55d44ebecf60, 1, 1;
L_0x55d44ebeb6b0 .part L_0x55d44ebed000, 1, 1;
L_0x55d44ebeb7e0 .part L_0x55d44ebed0a0, 1, 1;
L_0x55d44ebebf20 .part L_0x55d44ebecf60, 2, 1;
L_0x55d44ebec050 .part L_0x55d44ebed000, 2, 1;
L_0x55d44ebec1d0 .part L_0x55d44ebed0a0, 2, 1;
L_0x55d44ebec7a0 .part L_0x55d44ebecf60, 3, 1;
L_0x55d44ebec960 .part L_0x55d44ebed000, 3, 1;
L_0x55d44ebecb20 .part L_0x55d44ebed0a0, 3, 1;
L_0x55d44ebecd50 .concat8 [ 1 1 1 1], L_0x55d44ebe9720, L_0x55d44ebeb110, L_0x55d44ebeb9c0, L_0x55d44ebec370;
L_0x55d44ebecdf0 .concat8 [ 1 1 1 1], L_0x55d44ebeac00, L_0x55d44ebeb470, L_0x55d44ebebe10, L_0x55d44ebec690;
S_0x55d44df5b150 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df5dcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebe9d30 .functor XOR 1, L_0x55d44ebead10, L_0x55d44ebeae40, C4<0>, C4<0>;
L_0x55d44ebe9720 .functor XOR 1, L_0x55d44ebe9d30, L_0x55d44ebeaf70, C4<0>, C4<0>;
L_0x55d44ebea8b0 .functor AND 1, L_0x55d44ebead10, L_0x55d44ebeae40, C4<1>, C4<1>;
L_0x55d44ebea9c0 .functor AND 1, L_0x55d44ebead10, L_0x55d44ebeaf70, C4<1>, C4<1>;
L_0x55d44ebeaa80 .functor OR 1, L_0x55d44ebea8b0, L_0x55d44ebea9c0, C4<0>, C4<0>;
L_0x55d44ebeab90 .functor AND 1, L_0x55d44ebeaf70, L_0x55d44ebeae40, C4<1>, C4<1>;
L_0x55d44ebeac00 .functor OR 1, L_0x55d44ebeaa80, L_0x55d44ebeab90, C4<0>, C4<0>;
v0x55d44d2ee650_0 .net *"_s0", 0 0, L_0x55d44ebe9d30;  1 drivers
v0x55d44d285e70_0 .net *"_s10", 0 0, L_0x55d44ebeab90;  1 drivers
v0x55d44d2eda30_0 .net *"_s4", 0 0, L_0x55d44ebea8b0;  1 drivers
v0x55d44d2ed720_0 .net *"_s6", 0 0, L_0x55d44ebea9c0;  1 drivers
v0x55d44d286720_0 .net *"_s8", 0 0, L_0x55d44ebeaa80;  1 drivers
v0x55d44d2860c0_0 .net "a", 0 0, L_0x55d44ebead10;  1 drivers
v0x55d44d286180_0 .net "b", 0 0, L_0x55d44ebeae40;  1 drivers
v0x55d44d2b9ac0_0 .net "ca", 0 0, L_0x55d44ebeac00;  1 drivers
v0x55d44d2b9b80_0 .net "cin", 0 0, L_0x55d44ebeaf70;  1 drivers
v0x55d44d2b94e0_0 .net "sum", 0 0, L_0x55d44ebe9720;  1 drivers
S_0x55d44df5ad70 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df5dcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebeb0a0 .functor XOR 1, L_0x55d44ebeb580, L_0x55d44ebeb6b0, C4<0>, C4<0>;
L_0x55d44ebeb110 .functor XOR 1, L_0x55d44ebeb0a0, L_0x55d44ebeb7e0, C4<0>, C4<0>;
L_0x55d44ebeb180 .functor AND 1, L_0x55d44ebeb580, L_0x55d44ebeb6b0, C4<1>, C4<1>;
L_0x55d44ebeb1f0 .functor AND 1, L_0x55d44ebeb580, L_0x55d44ebeb7e0, C4<1>, C4<1>;
L_0x55d44ebeb2b0 .functor OR 1, L_0x55d44ebeb180, L_0x55d44ebeb1f0, C4<0>, C4<0>;
L_0x55d44ebeb3c0 .functor AND 1, L_0x55d44ebeb7e0, L_0x55d44ebeb6b0, C4<1>, C4<1>;
L_0x55d44ebeb470 .functor OR 1, L_0x55d44ebeb2b0, L_0x55d44ebeb3c0, C4<0>, C4<0>;
v0x55d44d2ecd40_0 .net *"_s0", 0 0, L_0x55d44ebeb0a0;  1 drivers
v0x55d44d2ec640_0 .net *"_s10", 0 0, L_0x55d44ebeb3c0;  1 drivers
v0x55d44d2c64b0_0 .net *"_s4", 0 0, L_0x55d44ebeb180;  1 drivers
v0x55d44d2ec210_0 .net *"_s6", 0 0, L_0x55d44ebeb1f0;  1 drivers
v0x55d44d2ebad0_0 .net *"_s8", 0 0, L_0x55d44ebeb2b0;  1 drivers
v0x55d44d2c5e20_0 .net "a", 0 0, L_0x55d44ebeb580;  1 drivers
v0x55d44d2c5ee0_0 .net "b", 0 0, L_0x55d44ebeb6b0;  1 drivers
v0x55d44d2df780_0 .net "ca", 0 0, L_0x55d44ebeb470;  1 drivers
v0x55d44d2df840_0 .net "cin", 0 0, L_0x55d44ebeb7e0;  1 drivers
v0x55d44d2df230_0 .net "sum", 0 0, L_0x55d44ebeb110;  1 drivers
S_0x55d44df57dc0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df5dcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebeb950 .functor XOR 1, L_0x55d44ebebf20, L_0x55d44ebec050, C4<0>, C4<0>;
L_0x55d44ebeb9c0 .functor XOR 1, L_0x55d44ebeb950, L_0x55d44ebec1d0, C4<0>, C4<0>;
L_0x55d44ebeba80 .functor AND 1, L_0x55d44ebebf20, L_0x55d44ebec050, C4<1>, C4<1>;
L_0x55d44ebebb90 .functor AND 1, L_0x55d44ebebf20, L_0x55d44ebec1d0, C4<1>, C4<1>;
L_0x55d44ebebc50 .functor OR 1, L_0x55d44ebeba80, L_0x55d44ebebb90, C4<0>, C4<0>;
L_0x55d44ebebd60 .functor AND 1, L_0x55d44ebec1d0, L_0x55d44ebec050, C4<1>, C4<1>;
L_0x55d44ebebe10 .functor OR 1, L_0x55d44ebebc50, L_0x55d44ebebd60, C4<0>, C4<0>;
v0x55d44d2d2e30_0 .net *"_s0", 0 0, L_0x55d44ebeb950;  1 drivers
v0x55d44d2d2ef0_0 .net *"_s10", 0 0, L_0x55d44ebebd60;  1 drivers
v0x55d44d2d2830_0 .net *"_s4", 0 0, L_0x55d44ebeba80;  1 drivers
v0x55d44d2c5bd0_0 .net *"_s6", 0 0, L_0x55d44ebebb90;  1 drivers
v0x55d44d2e24d0_0 .net *"_s8", 0 0, L_0x55d44ebebc50;  1 drivers
v0x55d44d2eb430_0 .net "a", 0 0, L_0x55d44ebebf20;  1 drivers
v0x55d44d2eb4f0_0 .net "b", 0 0, L_0x55d44ebec050;  1 drivers
v0x55d44d2e83a0_0 .net "ca", 0 0, L_0x55d44ebebe10;  1 drivers
v0x55d44d2e8460_0 .net "cin", 0 0, L_0x55d44ebec1d0;  1 drivers
v0x55d44d2e5500_0 .net "sum", 0 0, L_0x55d44ebeb9c0;  1 drivers
S_0x55d44df5f0f0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df5dcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebec300 .functor XOR 1, L_0x55d44ebec7a0, L_0x55d44ebec960, C4<0>, C4<0>;
L_0x55d44ebec370 .functor XOR 1, L_0x55d44ebec300, L_0x55d44ebecb20, C4<0>, C4<0>;
L_0x55d44ebec3e0 .functor AND 1, L_0x55d44ebec7a0, L_0x55d44ebec960, C4<1>, C4<1>;
L_0x55d44ebec450 .functor AND 1, L_0x55d44ebec7a0, L_0x55d44ebecb20, C4<1>, C4<1>;
L_0x55d44ebec510 .functor OR 1, L_0x55d44ebec3e0, L_0x55d44ebec450, C4<0>, C4<0>;
L_0x55d44ebec620 .functor AND 1, L_0x55d44ebecb20, L_0x55d44ebec960, C4<1>, C4<1>;
L_0x55d44ebec690 .functor OR 1, L_0x55d44ebec510, L_0x55d44ebec620, C4<0>, C4<0>;
v0x55d44d2d5b80_0 .net *"_s0", 0 0, L_0x55d44ebec300;  1 drivers
v0x55d44d2deae0_0 .net *"_s10", 0 0, L_0x55d44ebec620;  1 drivers
v0x55d44d2dba50_0 .net *"_s4", 0 0, L_0x55d44ebec3e0;  1 drivers
v0x55d44d2d8b00_0 .net *"_s6", 0 0, L_0x55d44ebec450;  1 drivers
v0x55d44d2c9230_0 .net *"_s8", 0 0, L_0x55d44ebec510;  1 drivers
v0x55d44d2d2190_0 .net "a", 0 0, L_0x55d44ebec7a0;  1 drivers
v0x55d44d2d2250_0 .net "b", 0 0, L_0x55d44ebec960;  1 drivers
v0x55d44d2cf100_0 .net "ca", 0 0, L_0x55d44ebec690;  1 drivers
v0x55d44d2cf1c0_0 .net "cin", 0 0, L_0x55d44ebecb20;  1 drivers
v0x55d44d2cc260_0 .net "sum", 0 0, L_0x55d44ebec370;  1 drivers
S_0x55d44df60520 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44df5e0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d278500_0 .net "a", 3 0, L_0x55d44ebef8f0;  1 drivers
v0x55d44d277f00_0 .net "b", 3 0, L_0x55d44ebef9e0;  1 drivers
v0x55d44d26bbb0_0 .net "ca", 3 0, L_0x55d44ebef780;  1 drivers
v0x55d44d26b5b0_0 .net "cin", 3 0, L_0x55d44ebefad0;  1 drivers
v0x55d44d25e950_0 .net "sum", 3 0, L_0x55d44ebef6e0;  1 drivers
L_0x55d44ebed6a0 .part L_0x55d44ebef8f0, 0, 1;
L_0x55d44ebed7d0 .part L_0x55d44ebef9e0, 0, 1;
L_0x55d44ebed900 .part L_0x55d44ebefad0, 0, 1;
L_0x55d44ebedf10 .part L_0x55d44ebef8f0, 1, 1;
L_0x55d44ebee040 .part L_0x55d44ebef9e0, 1, 1;
L_0x55d44ebee170 .part L_0x55d44ebefad0, 1, 1;
L_0x55d44ebee8b0 .part L_0x55d44ebef8f0, 2, 1;
L_0x55d44ebee9e0 .part L_0x55d44ebef9e0, 2, 1;
L_0x55d44ebeeb60 .part L_0x55d44ebefad0, 2, 1;
L_0x55d44ebef130 .part L_0x55d44ebef8f0, 3, 1;
L_0x55d44ebef2f0 .part L_0x55d44ebef9e0, 3, 1;
L_0x55d44ebef4b0 .part L_0x55d44ebefad0, 3, 1;
L_0x55d44ebef6e0 .concat8 [ 1 1 1 1], L_0x55d44ebed140, L_0x55d44ebedaa0, L_0x55d44ebee350, L_0x55d44ebeed00;
L_0x55d44ebef780 .concat8 [ 1 1 1 1], L_0x55d44ebed590, L_0x55d44ebede00, L_0x55d44ebee7a0, L_0x55d44ebef020;
S_0x55d44df5c1a0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df60520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebecce0 .functor XOR 1, L_0x55d44ebed6a0, L_0x55d44ebed7d0, C4<0>, C4<0>;
L_0x55d44ebed140 .functor XOR 1, L_0x55d44ebecce0, L_0x55d44ebed900, C4<0>, C4<0>;
L_0x55d44ebed200 .functor AND 1, L_0x55d44ebed6a0, L_0x55d44ebed7d0, C4<1>, C4<1>;
L_0x55d44ebed310 .functor AND 1, L_0x55d44ebed6a0, L_0x55d44ebed900, C4<1>, C4<1>;
L_0x55d44ebed3d0 .functor OR 1, L_0x55d44ebed200, L_0x55d44ebed310, C4<0>, C4<0>;
L_0x55d44ebed4e0 .functor AND 1, L_0x55d44ebed900, L_0x55d44ebed7d0, C4<1>, C4<1>;
L_0x55d44ebed590 .functor OR 1, L_0x55d44ebed3d0, L_0x55d44ebed4e0, C4<0>, C4<0>;
v0x55d44d2b8890_0 .net *"_s0", 0 0, L_0x55d44ebecce0;  1 drivers
v0x55d44d2b8950_0 .net *"_s10", 0 0, L_0x55d44ebed4e0;  1 drivers
v0x55d44d292be0_0 .net *"_s4", 0 0, L_0x55d44ebed200;  1 drivers
v0x55d44d2ac540_0 .net *"_s6", 0 0, L_0x55d44ebed310;  1 drivers
v0x55d44d2abf40_0 .net *"_s8", 0 0, L_0x55d44ebed3d0;  1 drivers
v0x55d44d29fbf0_0 .net "a", 0 0, L_0x55d44ebed6a0;  1 drivers
v0x55d44d29fcb0_0 .net "b", 0 0, L_0x55d44ebed7d0;  1 drivers
v0x55d44d29f5f0_0 .net "ca", 0 0, L_0x55d44ebed590;  1 drivers
v0x55d44d29f6b0_0 .net "cin", 0 0, L_0x55d44ebed900;  1 drivers
v0x55d44d292a40_0 .net "sum", 0 0, L_0x55d44ebed140;  1 drivers
S_0x55d44df5d5d0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df60520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebeda30 .functor XOR 1, L_0x55d44ebedf10, L_0x55d44ebee040, C4<0>, C4<0>;
L_0x55d44ebedaa0 .functor XOR 1, L_0x55d44ebeda30, L_0x55d44ebee170, C4<0>, C4<0>;
L_0x55d44ebedb10 .functor AND 1, L_0x55d44ebedf10, L_0x55d44ebee040, C4<1>, C4<1>;
L_0x55d44ebedb80 .functor AND 1, L_0x55d44ebedf10, L_0x55d44ebee170, C4<1>, C4<1>;
L_0x55d44ebedc40 .functor OR 1, L_0x55d44ebedb10, L_0x55d44ebedb80, C4<0>, C4<0>;
L_0x55d44ebedd50 .functor AND 1, L_0x55d44ebee170, L_0x55d44ebee040, C4<1>, C4<1>;
L_0x55d44ebede00 .functor OR 1, L_0x55d44ebedc40, L_0x55d44ebedd50, C4<0>, C4<0>;
v0x55d44d2af290_0 .net *"_s0", 0 0, L_0x55d44ebeda30;  1 drivers
v0x55d44d2b81f0_0 .net *"_s10", 0 0, L_0x55d44ebedd50;  1 drivers
v0x55d44d2b5160_0 .net *"_s4", 0 0, L_0x55d44ebedb10;  1 drivers
v0x55d44d2b2210_0 .net *"_s6", 0 0, L_0x55d44ebedb80;  1 drivers
v0x55d44d2a2940_0 .net *"_s8", 0 0, L_0x55d44ebedc40;  1 drivers
v0x55d44d2ab8a0_0 .net "a", 0 0, L_0x55d44ebedf10;  1 drivers
v0x55d44d2ab960_0 .net "b", 0 0, L_0x55d44ebee040;  1 drivers
v0x55d44d2a8810_0 .net "ca", 0 0, L_0x55d44ebede00;  1 drivers
v0x55d44d2a88d0_0 .net "cin", 0 0, L_0x55d44ebee170;  1 drivers
v0x55d44d2a5970_0 .net "sum", 0 0, L_0x55d44ebedaa0;  1 drivers
S_0x55d44df59250 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df60520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebee2e0 .functor XOR 1, L_0x55d44ebee8b0, L_0x55d44ebee9e0, C4<0>, C4<0>;
L_0x55d44ebee350 .functor XOR 1, L_0x55d44ebee2e0, L_0x55d44ebeeb60, C4<0>, C4<0>;
L_0x55d44ebee410 .functor AND 1, L_0x55d44ebee8b0, L_0x55d44ebee9e0, C4<1>, C4<1>;
L_0x55d44ebee520 .functor AND 1, L_0x55d44ebee8b0, L_0x55d44ebeeb60, C4<1>, C4<1>;
L_0x55d44ebee5e0 .functor OR 1, L_0x55d44ebee410, L_0x55d44ebee520, C4<0>, C4<0>;
L_0x55d44ebee6f0 .functor AND 1, L_0x55d44ebeeb60, L_0x55d44ebee9e0, C4<1>, C4<1>;
L_0x55d44ebee7a0 .functor OR 1, L_0x55d44ebee5e0, L_0x55d44ebee6f0, C4<0>, C4<0>;
v0x55d44d295ff0_0 .net *"_s0", 0 0, L_0x55d44ebee2e0;  1 drivers
v0x55d44d2960b0_0 .net *"_s10", 0 0, L_0x55d44ebee6f0;  1 drivers
v0x55d44d29ef50_0 .net *"_s4", 0 0, L_0x55d44ebee410;  1 drivers
v0x55d44d29bec0_0 .net *"_s6", 0 0, L_0x55d44ebee520;  1 drivers
v0x55d44d298f70_0 .net *"_s8", 0 0, L_0x55d44ebee5e0;  1 drivers
v0x55d44d2895b0_0 .net "a", 0 0, L_0x55d44ebee8b0;  1 drivers
v0x55d44d289670_0 .net "b", 0 0, L_0x55d44ebee9e0;  1 drivers
v0x55d44d28f480_0 .net "ca", 0 0, L_0x55d44ebee7a0;  1 drivers
v0x55d44d28f540_0 .net "cin", 0 0, L_0x55d44ebeeb60;  1 drivers
v0x55d44d28c5e0_0 .net "sum", 0 0, L_0x55d44ebee350;  1 drivers
S_0x55d44df5a680 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df60520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebeec90 .functor XOR 1, L_0x55d44ebef130, L_0x55d44ebef2f0, C4<0>, C4<0>;
L_0x55d44ebeed00 .functor XOR 1, L_0x55d44ebeec90, L_0x55d44ebef4b0, C4<0>, C4<0>;
L_0x55d44ebeed70 .functor AND 1, L_0x55d44ebef130, L_0x55d44ebef2f0, C4<1>, C4<1>;
L_0x55d44ebeede0 .functor AND 1, L_0x55d44ebef130, L_0x55d44ebef4b0, C4<1>, C4<1>;
L_0x55d44ebeeea0 .functor OR 1, L_0x55d44ebeed70, L_0x55d44ebeede0, C4<0>, C4<0>;
L_0x55d44ebeefb0 .functor AND 1, L_0x55d44ebef4b0, L_0x55d44ebef2f0, C4<1>, C4<1>;
L_0x55d44ebef020 .functor OR 1, L_0x55d44ebeeea0, L_0x55d44ebeefb0, C4<0>, C4<0>;
v0x55d44d252840_0 .net *"_s0", 0 0, L_0x55d44ebeec90;  1 drivers
v0x55d44d2521b0_0 .net *"_s10", 0 0, L_0x55d44ebeefb0;  1 drivers
v0x55d44d285ac0_0 .net *"_s4", 0 0, L_0x55d44ebeed70;  1 drivers
v0x55d44d2853c0_0 .net *"_s6", 0 0, L_0x55d44ebeede0;  1 drivers
v0x55d44d25f230_0 .net *"_s8", 0 0, L_0x55d44ebeeea0;  1 drivers
v0x55d44d284f90_0 .net "a", 0 0, L_0x55d44ebef130;  1 drivers
v0x55d44d285050_0 .net "b", 0 0, L_0x55d44ebef2f0;  1 drivers
v0x55d44d284850_0 .net "ca", 0 0, L_0x55d44ebef020;  1 drivers
v0x55d44d284910_0 .net "cin", 0 0, L_0x55d44ebef4b0;  1 drivers
v0x55d44d25ec50_0 .net "sum", 0 0, L_0x55d44ebeed00;  1 drivers
S_0x55d44df56340 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44df5e0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d244620_0 .net "a", 3 0, L_0x55d44ebf23b0;  1 drivers
v0x55d44d241590_0 .net "b", 3 0, L_0x55d44ebf2450;  1 drivers
v0x55d44d23e640_0 .net "ca", 3 0, L_0x55d44ebf2240;  1 drivers
v0x55d44d22ed70_0 .net "cin", 3 0, L_0x55d44ebf2540;  1 drivers
v0x55d44d237cd0_0 .net "sum", 3 0, L_0x55d44ebf21a0;  1 drivers
L_0x55d44ebf0160 .part L_0x55d44ebf23b0, 0, 1;
L_0x55d44ebf0290 .part L_0x55d44ebf2450, 0, 1;
L_0x55d44ebf03c0 .part L_0x55d44ebf2540, 0, 1;
L_0x55d44ebf09d0 .part L_0x55d44ebf23b0, 1, 1;
L_0x55d44ebf0b00 .part L_0x55d44ebf2450, 1, 1;
L_0x55d44ebf0c30 .part L_0x55d44ebf2540, 1, 1;
L_0x55d44ebf1370 .part L_0x55d44ebf23b0, 2, 1;
L_0x55d44ebf14a0 .part L_0x55d44ebf2450, 2, 1;
L_0x55d44ebf1620 .part L_0x55d44ebf2540, 2, 1;
L_0x55d44ebf1bf0 .part L_0x55d44ebf23b0, 3, 1;
L_0x55d44ebf1db0 .part L_0x55d44ebf2450, 3, 1;
L_0x55d44ebf1f70 .part L_0x55d44ebf2540, 3, 1;
L_0x55d44ebf21a0 .concat8 [ 1 1 1 1], L_0x55d44ebefc00, L_0x55d44ebf0560, L_0x55d44ebf0e10, L_0x55d44ebf17c0;
L_0x55d44ebf2240 .concat8 [ 1 1 1 1], L_0x55d44ebf0050, L_0x55d44ebf08c0, L_0x55d44ebf1260, L_0x55d44ebf1ae0;
S_0x55d44df576d0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df56340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebef670 .functor XOR 1, L_0x55d44ebf0160, L_0x55d44ebf0290, C4<0>, C4<0>;
L_0x55d44ebefc00 .functor XOR 1, L_0x55d44ebef670, L_0x55d44ebf03c0, C4<0>, C4<0>;
L_0x55d44ebefcc0 .functor AND 1, L_0x55d44ebf0160, L_0x55d44ebf0290, C4<1>, C4<1>;
L_0x55d44ebefdd0 .functor AND 1, L_0x55d44ebf0160, L_0x55d44ebf03c0, C4<1>, C4<1>;
L_0x55d44ebefe90 .functor OR 1, L_0x55d44ebefcc0, L_0x55d44ebefdd0, C4<0>, C4<0>;
L_0x55d44ebeffa0 .functor AND 1, L_0x55d44ebf03c0, L_0x55d44ebf0290, C4<1>, C4<1>;
L_0x55d44ebf0050 .functor OR 1, L_0x55d44ebefe90, L_0x55d44ebeffa0, C4<0>, C4<0>;
v0x55d44d27b250_0 .net *"_s0", 0 0, L_0x55d44ebef670;  1 drivers
v0x55d44d27b2f0_0 .net *"_s10", 0 0, L_0x55d44ebeffa0;  1 drivers
v0x55d44d2841b0_0 .net *"_s4", 0 0, L_0x55d44ebefcc0;  1 drivers
v0x55d44d281120_0 .net *"_s6", 0 0, L_0x55d44ebefdd0;  1 drivers
v0x55d44d27e1d0_0 .net *"_s8", 0 0, L_0x55d44ebefe90;  1 drivers
v0x55d44d26e900_0 .net "a", 0 0, L_0x55d44ebf0160;  1 drivers
v0x55d44d26e9c0_0 .net "b", 0 0, L_0x55d44ebf0290;  1 drivers
v0x55d44d277860_0 .net "ca", 0 0, L_0x55d44ebf0050;  1 drivers
v0x55d44d277920_0 .net "cin", 0 0, L_0x55d44ebf03c0;  1 drivers
v0x55d44d2747d0_0 .net "sum", 0 0, L_0x55d44ebefc00;  1 drivers
S_0x55d44df54dd0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df56340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebf04f0 .functor XOR 1, L_0x55d44ebf09d0, L_0x55d44ebf0b00, C4<0>, C4<0>;
L_0x55d44ebf0560 .functor XOR 1, L_0x55d44ebf04f0, L_0x55d44ebf0c30, C4<0>, C4<0>;
L_0x55d44ebf05d0 .functor AND 1, L_0x55d44ebf09d0, L_0x55d44ebf0b00, C4<1>, C4<1>;
L_0x55d44ebf0640 .functor AND 1, L_0x55d44ebf09d0, L_0x55d44ebf0c30, C4<1>, C4<1>;
L_0x55d44ebf0700 .functor OR 1, L_0x55d44ebf05d0, L_0x55d44ebf0640, C4<0>, C4<0>;
L_0x55d44ebf0810 .functor AND 1, L_0x55d44ebf0c30, L_0x55d44ebf0b00, C4<1>, C4<1>;
L_0x55d44ebf08c0 .functor OR 1, L_0x55d44ebf0700, L_0x55d44ebf0810, C4<0>, C4<0>;
v0x55d44d271880_0 .net *"_s0", 0 0, L_0x55d44ebf04f0;  1 drivers
v0x55d44d271940_0 .net *"_s10", 0 0, L_0x55d44ebf0810;  1 drivers
v0x55d44d261fb0_0 .net *"_s4", 0 0, L_0x55d44ebf05d0;  1 drivers
v0x55d44d26af10_0 .net *"_s6", 0 0, L_0x55d44ebf0640;  1 drivers
v0x55d44d267e80_0 .net *"_s8", 0 0, L_0x55d44ebf0700;  1 drivers
v0x55d44d264f30_0 .net "a", 0 0, L_0x55d44ebf09d0;  1 drivers
v0x55d44d264ff0_0 .net "b", 0 0, L_0x55d44ebf0b00;  1 drivers
v0x55d44d255570_0 .net "ca", 0 0, L_0x55d44ebf08c0;  1 drivers
v0x55d44d255630_0 .net "cin", 0 0, L_0x55d44ebf0c30;  1 drivers
v0x55d44d25b4f0_0 .net "sum", 0 0, L_0x55d44ebf0560;  1 drivers
S_0x55d44df48480 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df56340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebf0da0 .functor XOR 1, L_0x55d44ebf1370, L_0x55d44ebf14a0, C4<0>, C4<0>;
L_0x55d44ebf0e10 .functor XOR 1, L_0x55d44ebf0da0, L_0x55d44ebf1620, C4<0>, C4<0>;
L_0x55d44ebf0ed0 .functor AND 1, L_0x55d44ebf1370, L_0x55d44ebf14a0, C4<1>, C4<1>;
L_0x55d44ebf0fe0 .functor AND 1, L_0x55d44ebf1370, L_0x55d44ebf1620, C4<1>, C4<1>;
L_0x55d44ebf10a0 .functor OR 1, L_0x55d44ebf0ed0, L_0x55d44ebf0fe0, C4<0>, C4<0>;
L_0x55d44ebf11b0 .functor AND 1, L_0x55d44ebf1620, L_0x55d44ebf14a0, C4<1>, C4<1>;
L_0x55d44ebf1260 .functor OR 1, L_0x55d44ebf10a0, L_0x55d44ebf11b0, C4<0>, C4<0>;
v0x55d44d2584f0_0 .net *"_s0", 0 0, L_0x55d44ebf0da0;  1 drivers
v0x55d44d2585b0_0 .net *"_s10", 0 0, L_0x55d44ebf11b0;  1 drivers
v0x55d44d22bff0_0 .net *"_s4", 0 0, L_0x55d44ebf0ed0;  1 drivers
v0x55d44d251d50_0 .net *"_s6", 0 0, L_0x55d44ebf0fe0;  1 drivers
v0x55d44d251610_0 .net *"_s8", 0 0, L_0x55d44ebf10a0;  1 drivers
v0x55d44d22b960_0 .net "a", 0 0, L_0x55d44ebf1370;  1 drivers
v0x55d44d22ba20_0 .net "b", 0 0, L_0x55d44ebf14a0;  1 drivers
v0x55d44d2452c0_0 .net "ca", 0 0, L_0x55d44ebf1260;  1 drivers
v0x55d44d245380_0 .net "cin", 0 0, L_0x55d44ebf1620;  1 drivers
v0x55d44d244d70_0 .net "sum", 0 0, L_0x55d44ebf0e10;  1 drivers
S_0x55d44df3bb30 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df56340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebf1750 .functor XOR 1, L_0x55d44ebf1bf0, L_0x55d44ebf1db0, C4<0>, C4<0>;
L_0x55d44ebf17c0 .functor XOR 1, L_0x55d44ebf1750, L_0x55d44ebf1f70, C4<0>, C4<0>;
L_0x55d44ebf1830 .functor AND 1, L_0x55d44ebf1bf0, L_0x55d44ebf1db0, C4<1>, C4<1>;
L_0x55d44ebf18a0 .functor AND 1, L_0x55d44ebf1bf0, L_0x55d44ebf1f70, C4<1>, C4<1>;
L_0x55d44ebf1960 .functor OR 1, L_0x55d44ebf1830, L_0x55d44ebf18a0, C4<0>, C4<0>;
L_0x55d44ebf1a70 .functor AND 1, L_0x55d44ebf1f70, L_0x55d44ebf1db0, C4<1>, C4<1>;
L_0x55d44ebf1ae0 .functor OR 1, L_0x55d44ebf1960, L_0x55d44ebf1a70, C4<0>, C4<0>;
v0x55d44d238970_0 .net *"_s0", 0 0, L_0x55d44ebf1750;  1 drivers
v0x55d44d238370_0 .net *"_s10", 0 0, L_0x55d44ebf1a70;  1 drivers
v0x55d44d22b710_0 .net *"_s4", 0 0, L_0x55d44ebf1830;  1 drivers
v0x55d44d248010_0 .net *"_s6", 0 0, L_0x55d44ebf18a0;  1 drivers
v0x55d44d250f70_0 .net *"_s8", 0 0, L_0x55d44ebf1960;  1 drivers
v0x55d44d24dee0_0 .net "a", 0 0, L_0x55d44ebf1bf0;  1 drivers
v0x55d44d24dfa0_0 .net "b", 0 0, L_0x55d44ebf1db0;  1 drivers
v0x55d44d24af90_0 .net "ca", 0 0, L_0x55d44ebf1ae0;  1 drivers
v0x55d44d24b050_0 .net "cin", 0 0, L_0x55d44ebf1f70;  1 drivers
v0x55d44d23b770_0 .net "sum", 0 0, L_0x55d44ebf17c0;  1 drivers
S_0x55d44df4b000 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44df5e0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d208d40_0 .net "a", 3 0, L_0x55d44ebf4db0;  1 drivers
v0x55d44d1f9470_0 .net "b", 3 0, L_0x55d44ebf4ee0;  1 drivers
v0x55d44d2023d0_0 .net "ca", 3 0, L_0x55d44ebf4bf0;  1 drivers
v0x55d44d1ff340_0 .net "cin", 3 0, L_0x55d44ebf5010;  1 drivers
v0x55d44d1fc3f0_0 .net "sum", 3 0, L_0x55d44ebf4b50;  1 drivers
L_0x55d44ebf2b00 .part L_0x55d44ebf4db0, 0, 1;
L_0x55d44ebf2c30 .part L_0x55d44ebf4ee0, 0, 1;
L_0x55d44ebf2d60 .part L_0x55d44ebf5010, 0, 1;
L_0x55d44ebf3370 .part L_0x55d44ebf4db0, 1, 1;
L_0x55d44ebf34a0 .part L_0x55d44ebf4ee0, 1, 1;
L_0x55d44ebf35d0 .part L_0x55d44ebf5010, 1, 1;
L_0x55d44ebf3d10 .part L_0x55d44ebf4db0, 2, 1;
L_0x55d44ebf3e40 .part L_0x55d44ebf4ee0, 2, 1;
L_0x55d44ebf3fc0 .part L_0x55d44ebf5010, 2, 1;
L_0x55d44ebf4540 .part L_0x55d44ebf4db0, 3, 1;
L_0x55d44ebf4760 .part L_0x55d44ebf4ee0, 3, 1;
L_0x55d44ebf4920 .part L_0x55d44ebf5010, 3, 1;
L_0x55d44ebf4b50 .concat8 [ 1 1 1 1], L_0x55d44ebf25e0, L_0x55d44ebf2f00, L_0x55d44ebf37b0, L_0x55d44ebf4160;
L_0x55d44ebf4bf0 .concat8 [ 1 1 1 1], L_0x55d44ebf29f0, L_0x55d44ebf3260, L_0x55d44ebf3c00, L_0x55d44ebf4430;
S_0x55d44df53a90 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df4b000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebf2130 .functor XOR 1, L_0x55d44ebf2b00, L_0x55d44ebf2c30, C4<0>, C4<0>;
L_0x55d44ebf25e0 .functor XOR 1, L_0x55d44ebf2130, L_0x55d44ebf2d60, C4<0>, C4<0>;
L_0x55d44ebf26a0 .functor AND 1, L_0x55d44ebf2b00, L_0x55d44ebf2c30, C4<1>, C4<1>;
L_0x55d44ebf27b0 .functor AND 1, L_0x55d44ebf2b00, L_0x55d44ebf2d60, C4<1>, C4<1>;
L_0x55d44ebf2870 .functor OR 1, L_0x55d44ebf26a0, L_0x55d44ebf27b0, C4<0>, C4<0>;
L_0x55d44ebf2980 .functor AND 1, L_0x55d44ebf2d60, L_0x55d44ebf2c30, C4<1>, C4<1>;
L_0x55d44ebf29f0 .functor OR 1, L_0x55d44ebf2870, L_0x55d44ebf2980, C4<0>, C4<0>;
v0x55d44d234c40_0 .net *"_s0", 0 0, L_0x55d44ebf2130;  1 drivers
v0x55d44d234d00_0 .net *"_s10", 0 0, L_0x55d44ebf2980;  1 drivers
v0x55d44d231cf0_0 .net *"_s4", 0 0, L_0x55d44ebf26a0;  1 drivers
v0x55d44d222330_0 .net *"_s6", 0 0, L_0x55d44ebf27b0;  1 drivers
v0x55d44d228200_0 .net *"_s8", 0 0, L_0x55d44ebf2870;  1 drivers
v0x55d44d2252b0_0 .net "a", 0 0, L_0x55d44ebf2b00;  1 drivers
v0x55d44d225370_0 .net "b", 0 0, L_0x55d44ebf2c30;  1 drivers
v0x55d44d1b60b0_0 .net "ca", 0 0, L_0x55d44ebf29f0;  1 drivers
v0x55d44d1b6170_0 .net "cin", 0 0, L_0x55d44ebf2d60;  1 drivers
v0x55d44d21dd20_0 .net "sum", 0 0, L_0x55d44ebf25e0;  1 drivers
S_0x55d44df536b0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df4b000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebf2e90 .functor XOR 1, L_0x55d44ebf3370, L_0x55d44ebf34a0, C4<0>, C4<0>;
L_0x55d44ebf2f00 .functor XOR 1, L_0x55d44ebf2e90, L_0x55d44ebf35d0, C4<0>, C4<0>;
L_0x55d44ebf2f70 .functor AND 1, L_0x55d44ebf3370, L_0x55d44ebf34a0, C4<1>, C4<1>;
L_0x55d44ebf2fe0 .functor AND 1, L_0x55d44ebf3370, L_0x55d44ebf35d0, C4<1>, C4<1>;
L_0x55d44ebf30a0 .functor OR 1, L_0x55d44ebf2f70, L_0x55d44ebf2fe0, C4<0>, C4<0>;
L_0x55d44ebf31b0 .functor AND 1, L_0x55d44ebf35d0, L_0x55d44ebf34a0, C4<1>, C4<1>;
L_0x55d44ebf3260 .functor OR 1, L_0x55d44ebf30a0, L_0x55d44ebf31b0, C4<0>, C4<0>;
v0x55d44d21d960_0 .net *"_s0", 0 0, L_0x55d44ebf2e90;  1 drivers
v0x55d44d1b6960_0 .net *"_s10", 0 0, L_0x55d44ebf31b0;  1 drivers
v0x55d44d1b6300_0 .net *"_s4", 0 0, L_0x55d44ebf2f70;  1 drivers
v0x55d44d1e9d00_0 .net *"_s6", 0 0, L_0x55d44ebf2fe0;  1 drivers
v0x55d44d1e9670_0 .net *"_s8", 0 0, L_0x55d44ebf30a0;  1 drivers
v0x55d44d21cf80_0 .net "a", 0 0, L_0x55d44ebf3370;  1 drivers
v0x55d44d21d040_0 .net "b", 0 0, L_0x55d44ebf34a0;  1 drivers
v0x55d44d21c880_0 .net "ca", 0 0, L_0x55d44ebf3260;  1 drivers
v0x55d44d21c940_0 .net "cin", 0 0, L_0x55d44ebf35d0;  1 drivers
v0x55d44d1f67a0_0 .net "sum", 0 0, L_0x55d44ebf2f00;  1 drivers
S_0x55d44df4abe0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df4b000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebf3740 .functor XOR 1, L_0x55d44ebf3d10, L_0x55d44ebf3e40, C4<0>, C4<0>;
L_0x55d44ebf37b0 .functor XOR 1, L_0x55d44ebf3740, L_0x55d44ebf3fc0, C4<0>, C4<0>;
L_0x55d44ebf3870 .functor AND 1, L_0x55d44ebf3d10, L_0x55d44ebf3e40, C4<1>, C4<1>;
L_0x55d44ebf3980 .functor AND 1, L_0x55d44ebf3d10, L_0x55d44ebf3fc0, C4<1>, C4<1>;
L_0x55d44ebf3a40 .functor OR 1, L_0x55d44ebf3870, L_0x55d44ebf3980, C4<0>, C4<0>;
L_0x55d44ebf3b50 .functor AND 1, L_0x55d44ebf3fc0, L_0x55d44ebf3e40, C4<1>, C4<1>;
L_0x55d44ebf3c00 .functor OR 1, L_0x55d44ebf3a40, L_0x55d44ebf3b50, C4<0>, C4<0>;
v0x55d44d21c450_0 .net *"_s0", 0 0, L_0x55d44ebf3740;  1 drivers
v0x55d44d21c510_0 .net *"_s10", 0 0, L_0x55d44ebf3b50;  1 drivers
v0x55d44d21bd10_0 .net *"_s4", 0 0, L_0x55d44ebf3870;  1 drivers
v0x55d44d1f6060_0 .net *"_s6", 0 0, L_0x55d44ebf3980;  1 drivers
v0x55d44d20f9c0_0 .net *"_s8", 0 0, L_0x55d44ebf3a40;  1 drivers
v0x55d44d20f3c0_0 .net "a", 0 0, L_0x55d44ebf3d10;  1 drivers
v0x55d44d20f480_0 .net "b", 0 0, L_0x55d44ebf3e40;  1 drivers
v0x55d44d203070_0 .net "ca", 0 0, L_0x55d44ebf3c00;  1 drivers
v0x55d44d203130_0 .net "cin", 0 0, L_0x55d44ebf3fc0;  1 drivers
v0x55d44d202b20_0 .net "sum", 0 0, L_0x55d44ebf37b0;  1 drivers
S_0x55d44df50b40 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df4b000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebf40f0 .functor XOR 1, L_0x55d44ebf4540, L_0x55d44ebf4760, C4<0>, C4<0>;
L_0x55d44ebf4160 .functor XOR 1, L_0x55d44ebf40f0, L_0x55d44ebf4920, C4<0>, C4<0>;
L_0x55d44ebf41d0 .functor AND 1, L_0x55d44ebf4540, L_0x55d44ebf4760, C4<1>, C4<1>;
L_0x55d44ebf4240 .functor AND 1, L_0x55d44ebf4540, L_0x55d44ebf4920, C4<1>, C4<1>;
L_0x55d44ebf42b0 .functor OR 1, L_0x55d44ebf41d0, L_0x55d44ebf4240, C4<0>, C4<0>;
L_0x55d44ebf43c0 .functor AND 1, L_0x55d44ebf4920, L_0x55d44ebf4760, C4<1>, C4<1>;
L_0x55d44ebf4430 .functor OR 1, L_0x55d44ebf42b0, L_0x55d44ebf43c0, C4<0>, C4<0>;
v0x55d44d1f5e10_0 .net *"_s0", 0 0, L_0x55d44ebf40f0;  1 drivers
v0x55d44d212710_0 .net *"_s10", 0 0, L_0x55d44ebf43c0;  1 drivers
v0x55d44d21b670_0 .net *"_s4", 0 0, L_0x55d44ebf41d0;  1 drivers
v0x55d44d2185e0_0 .net *"_s6", 0 0, L_0x55d44ebf4240;  1 drivers
v0x55d44d215690_0 .net *"_s8", 0 0, L_0x55d44ebf42b0;  1 drivers
v0x55d44d205dc0_0 .net "a", 0 0, L_0x55d44ebf4540;  1 drivers
v0x55d44d205e80_0 .net "b", 0 0, L_0x55d44ebf4760;  1 drivers
v0x55d44d20ed20_0 .net "ca", 0 0, L_0x55d44ebf4430;  1 drivers
v0x55d44d20ede0_0 .net "cin", 0 0, L_0x55d44ebf4920;  1 drivers
v0x55d44d20bd40_0 .net "sum", 0 0, L_0x55d44ebf4160;  1 drivers
S_0x55d44df50760 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44df58140;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44d0d82f0_0 .net "a", 15 0, L_0x55d44ec002c0;  1 drivers
v0x55d44d0cbfa0_0 .net "b", 15 0, L_0x55d44ec003b0;  1 drivers
v0x55d44d0cb9a0_0 .net "ca", 15 0, L_0x55d44ec00060;  1 drivers
v0x55d44d0bed40_0 .net "cin", 15 0, L_0x55d44ec004a0;  1 drivers
v0x55d44d0db640_0 .net "sum", 15 0, L_0x55d44ebfffc0;  1 drivers
L_0x55d44ebf7dd0 .part L_0x55d44ec002c0, 0, 4;
L_0x55d44ebf7e70 .part L_0x55d44ec003b0, 0, 4;
L_0x55d44ebf7f10 .part L_0x55d44ec004a0, 0, 4;
L_0x55d44ebfa760 .part L_0x55d44ec002c0, 4, 4;
L_0x55d44ebfa850 .part L_0x55d44ec003b0, 4, 4;
L_0x55d44ebfa940 .part L_0x55d44ec004a0, 4, 4;
L_0x55d44ebfd220 .part L_0x55d44ec002c0, 8, 4;
L_0x55d44ebfd2c0 .part L_0x55d44ec003b0, 8, 4;
L_0x55d44ebfd3b0 .part L_0x55d44ec004a0, 8, 4;
L_0x55d44ebffbc0 .part L_0x55d44ec002c0, 12, 4;
L_0x55d44ebffcf0 .part L_0x55d44ec003b0, 12, 4;
L_0x55d44ebffe20 .part L_0x55d44ec004a0, 12, 4;
L_0x55d44ebfffc0 .concat8 [ 4 4 4 4], L_0x55d44ebf7bc0, L_0x55d44ebfa550, L_0x55d44ebfd010, L_0x55d44ebff9b0;
L_0x55d44ec00060 .concat8 [ 4 4 4 4], L_0x55d44ebf7c60, L_0x55d44ebfa5f0, L_0x55d44ebfd0b0, L_0x55d44ebffa50;
S_0x55d44df4dbf0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44df50760;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d1a8140_0 .net "a", 3 0, L_0x55d44ebf7dd0;  1 drivers
v0x55d44d19bdf0_0 .net "b", 3 0, L_0x55d44ebf7e70;  1 drivers
v0x55d44d19b7f0_0 .net "ca", 3 0, L_0x55d44ebf7c60;  1 drivers
v0x55d44d18eb90_0 .net "cin", 3 0, L_0x55d44ebf7f10;  1 drivers
v0x55d44d1ab490_0 .net "sum", 3 0, L_0x55d44ebf7bc0;  1 drivers
L_0x55d44ebf5b80 .part L_0x55d44ebf7dd0, 0, 1;
L_0x55d44ebf5cb0 .part L_0x55d44ebf7e70, 0, 1;
L_0x55d44ebf5de0 .part L_0x55d44ebf7f10, 0, 1;
L_0x55d44ebf63f0 .part L_0x55d44ebf7dd0, 1, 1;
L_0x55d44ebf6520 .part L_0x55d44ebf7e70, 1, 1;
L_0x55d44ebf6650 .part L_0x55d44ebf7f10, 1, 1;
L_0x55d44ebf6d90 .part L_0x55d44ebf7dd0, 2, 1;
L_0x55d44ebf6ec0 .part L_0x55d44ebf7e70, 2, 1;
L_0x55d44ebf7040 .part L_0x55d44ebf7f10, 2, 1;
L_0x55d44ebf7610 .part L_0x55d44ebf7dd0, 3, 1;
L_0x55d44ebf77d0 .part L_0x55d44ebf7e70, 3, 1;
L_0x55d44ebf7990 .part L_0x55d44ebf7f10, 3, 1;
L_0x55d44ebf7bc0 .concat8 [ 1 1 1 1], L_0x55d44ebf4ae0, L_0x55d44ebf5f80, L_0x55d44ebf6830, L_0x55d44ebf71e0;
L_0x55d44ebf7c60 .concat8 [ 1 1 1 1], L_0x55d44ebf5a70, L_0x55d44ebf62e0, L_0x55d44ebf6c80, L_0x55d44ebf7500;
S_0x55d44df4d810 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df4dbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebf5140 .functor XOR 1, L_0x55d44ebf5b80, L_0x55d44ebf5cb0, C4<0>, C4<0>;
L_0x55d44ebf4ae0 .functor XOR 1, L_0x55d44ebf5140, L_0x55d44ebf5de0, C4<0>, C4<0>;
L_0x55d44ebf56e0 .functor AND 1, L_0x55d44ebf5b80, L_0x55d44ebf5cb0, C4<1>, C4<1>;
L_0x55d44ebf57f0 .functor AND 1, L_0x55d44ebf5b80, L_0x55d44ebf5de0, C4<1>, C4<1>;
L_0x55d44ebf58b0 .functor OR 1, L_0x55d44ebf56e0, L_0x55d44ebf57f0, C4<0>, C4<0>;
L_0x55d44ebf59c0 .functor AND 1, L_0x55d44ebf5de0, L_0x55d44ebf5cb0, C4<1>, C4<1>;
L_0x55d44ebf5a70 .functor OR 1, L_0x55d44ebf58b0, L_0x55d44ebf59c0, C4<0>, C4<0>;
v0x55d44d1e8ad0_0 .net *"_s0", 0 0, L_0x55d44ebf5140;  1 drivers
v0x55d44d1c2e20_0 .net *"_s10", 0 0, L_0x55d44ebf59c0;  1 drivers
v0x55d44d1dc780_0 .net *"_s4", 0 0, L_0x55d44ebf56e0;  1 drivers
v0x55d44d1dc180_0 .net *"_s6", 0 0, L_0x55d44ebf57f0;  1 drivers
v0x55d44d1cfe30_0 .net *"_s8", 0 0, L_0x55d44ebf58b0;  1 drivers
v0x55d44d1cf830_0 .net "a", 0 0, L_0x55d44ebf5b80;  1 drivers
v0x55d44d1cf8f0_0 .net "b", 0 0, L_0x55d44ebf5cb0;  1 drivers
v0x55d44d1c2bd0_0 .net "ca", 0 0, L_0x55d44ebf5a70;  1 drivers
v0x55d44d1c2c90_0 .net "cin", 0 0, L_0x55d44ebf5de0;  1 drivers
v0x55d44d1df580_0 .net "sum", 0 0, L_0x55d44ebf4ae0;  1 drivers
S_0x55d44df4a860 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df4dbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebf5f10 .functor XOR 1, L_0x55d44ebf63f0, L_0x55d44ebf6520, C4<0>, C4<0>;
L_0x55d44ebf5f80 .functor XOR 1, L_0x55d44ebf5f10, L_0x55d44ebf6650, C4<0>, C4<0>;
L_0x55d44ebf5ff0 .functor AND 1, L_0x55d44ebf63f0, L_0x55d44ebf6520, C4<1>, C4<1>;
L_0x55d44ebf6060 .functor AND 1, L_0x55d44ebf63f0, L_0x55d44ebf6650, C4<1>, C4<1>;
L_0x55d44ebf6120 .functor OR 1, L_0x55d44ebf5ff0, L_0x55d44ebf6060, C4<0>, C4<0>;
L_0x55d44ebf6230 .functor AND 1, L_0x55d44ebf6650, L_0x55d44ebf6520, C4<1>, C4<1>;
L_0x55d44ebf62e0 .functor OR 1, L_0x55d44ebf6120, L_0x55d44ebf6230, C4<0>, C4<0>;
v0x55d44d1e8430_0 .net *"_s0", 0 0, L_0x55d44ebf5f10;  1 drivers
v0x55d44d1e53a0_0 .net *"_s10", 0 0, L_0x55d44ebf6230;  1 drivers
v0x55d44d1e2450_0 .net *"_s4", 0 0, L_0x55d44ebf5ff0;  1 drivers
v0x55d44d1d2b80_0 .net *"_s6", 0 0, L_0x55d44ebf6060;  1 drivers
v0x55d44d1dbae0_0 .net *"_s8", 0 0, L_0x55d44ebf6120;  1 drivers
v0x55d44d1d8a50_0 .net "a", 0 0, L_0x55d44ebf63f0;  1 drivers
v0x55d44d1d8b10_0 .net "b", 0 0, L_0x55d44ebf6520;  1 drivers
v0x55d44d1d5b00_0 .net "ca", 0 0, L_0x55d44ebf62e0;  1 drivers
v0x55d44d1d5bc0_0 .net "cin", 0 0, L_0x55d44ebf6650;  1 drivers
v0x55d44d1c62e0_0 .net "sum", 0 0, L_0x55d44ebf5f80;  1 drivers
S_0x55d44df51b90 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df4dbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebf67c0 .functor XOR 1, L_0x55d44ebf6d90, L_0x55d44ebf6ec0, C4<0>, C4<0>;
L_0x55d44ebf6830 .functor XOR 1, L_0x55d44ebf67c0, L_0x55d44ebf7040, C4<0>, C4<0>;
L_0x55d44ebf68f0 .functor AND 1, L_0x55d44ebf6d90, L_0x55d44ebf6ec0, C4<1>, C4<1>;
L_0x55d44ebf6a00 .functor AND 1, L_0x55d44ebf6d90, L_0x55d44ebf7040, C4<1>, C4<1>;
L_0x55d44ebf6ac0 .functor OR 1, L_0x55d44ebf68f0, L_0x55d44ebf6a00, C4<0>, C4<0>;
L_0x55d44ebf6bd0 .functor AND 1, L_0x55d44ebf7040, L_0x55d44ebf6ec0, C4<1>, C4<1>;
L_0x55d44ebf6c80 .functor OR 1, L_0x55d44ebf6ac0, L_0x55d44ebf6bd0, C4<0>, C4<0>;
v0x55d44d1cf190_0 .net *"_s0", 0 0, L_0x55d44ebf67c0;  1 drivers
v0x55d44d1cf250_0 .net *"_s10", 0 0, L_0x55d44ebf6bd0;  1 drivers
v0x55d44d1cc100_0 .net *"_s4", 0 0, L_0x55d44ebf68f0;  1 drivers
v0x55d44d1c91b0_0 .net *"_s6", 0 0, L_0x55d44ebf6a00;  1 drivers
v0x55d44d1b97f0_0 .net *"_s8", 0 0, L_0x55d44ebf6ac0;  1 drivers
v0x55d44d1bf6c0_0 .net "a", 0 0, L_0x55d44ebf6d90;  1 drivers
v0x55d44d1bf780_0 .net "b", 0 0, L_0x55d44ebf6ec0;  1 drivers
v0x55d44d1bc770_0 .net "ca", 0 0, L_0x55d44ebf6c80;  1 drivers
v0x55d44d1bc830_0 .net "cin", 0 0, L_0x55d44ebf7040;  1 drivers
v0x55d44d182b30_0 .net "sum", 0 0, L_0x55d44ebf6830;  1 drivers
S_0x55d44df52fc0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df4dbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebf7170 .functor XOR 1, L_0x55d44ebf7610, L_0x55d44ebf77d0, C4<0>, C4<0>;
L_0x55d44ebf71e0 .functor XOR 1, L_0x55d44ebf7170, L_0x55d44ebf7990, C4<0>, C4<0>;
L_0x55d44ebf7250 .functor AND 1, L_0x55d44ebf7610, L_0x55d44ebf77d0, C4<1>, C4<1>;
L_0x55d44ebf72c0 .functor AND 1, L_0x55d44ebf7610, L_0x55d44ebf7990, C4<1>, C4<1>;
L_0x55d44ebf7380 .functor OR 1, L_0x55d44ebf7250, L_0x55d44ebf72c0, C4<0>, C4<0>;
L_0x55d44ebf7490 .functor AND 1, L_0x55d44ebf7990, L_0x55d44ebf77d0, C4<1>, C4<1>;
L_0x55d44ebf7500 .functor OR 1, L_0x55d44ebf7380, L_0x55d44ebf7490, C4<0>, C4<0>;
v0x55d44d1823f0_0 .net *"_s0", 0 0, L_0x55d44ebf7170;  1 drivers
v0x55d44d1b5d00_0 .net *"_s10", 0 0, L_0x55d44ebf7490;  1 drivers
v0x55d44d1b5600_0 .net *"_s4", 0 0, L_0x55d44ebf7250;  1 drivers
v0x55d44d18f470_0 .net *"_s6", 0 0, L_0x55d44ebf72c0;  1 drivers
v0x55d44d1b51d0_0 .net *"_s8", 0 0, L_0x55d44ebf7380;  1 drivers
v0x55d44d1b4a90_0 .net "a", 0 0, L_0x55d44ebf7610;  1 drivers
v0x55d44d1b4b50_0 .net "b", 0 0, L_0x55d44ebf77d0;  1 drivers
v0x55d44d18ede0_0 .net "ca", 0 0, L_0x55d44ebf7500;  1 drivers
v0x55d44d18eea0_0 .net "cin", 0 0, L_0x55d44ebf7990;  1 drivers
v0x55d44d1a87f0_0 .net "sum", 0 0, L_0x55d44ebf71e0;  1 drivers
S_0x55d44df4ec40 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44df50760;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d16e880_0 .net "a", 3 0, L_0x55d44ebfa760;  1 drivers
v0x55d44d15efb0_0 .net "b", 3 0, L_0x55d44ebfa850;  1 drivers
v0x55d44d167f10_0 .net "ca", 3 0, L_0x55d44ebfa5f0;  1 drivers
v0x55d44d164e80_0 .net "cin", 3 0, L_0x55d44ebfa940;  1 drivers
v0x55d44d161f30_0 .net "sum", 3 0, L_0x55d44ebfa550;  1 drivers
L_0x55d44ebf8510 .part L_0x55d44ebfa760, 0, 1;
L_0x55d44ebf8640 .part L_0x55d44ebfa850, 0, 1;
L_0x55d44ebf8770 .part L_0x55d44ebfa940, 0, 1;
L_0x55d44ebf8d80 .part L_0x55d44ebfa760, 1, 1;
L_0x55d44ebf8eb0 .part L_0x55d44ebfa850, 1, 1;
L_0x55d44ebf8fe0 .part L_0x55d44ebfa940, 1, 1;
L_0x55d44ebf9720 .part L_0x55d44ebfa760, 2, 1;
L_0x55d44ebf9850 .part L_0x55d44ebfa850, 2, 1;
L_0x55d44ebf99d0 .part L_0x55d44ebfa940, 2, 1;
L_0x55d44ebf9fa0 .part L_0x55d44ebfa760, 3, 1;
L_0x55d44ebfa160 .part L_0x55d44ebfa850, 3, 1;
L_0x55d44ebfa320 .part L_0x55d44ebfa940, 3, 1;
L_0x55d44ebfa550 .concat8 [ 1 1 1 1], L_0x55d44ebf7fb0, L_0x55d44ebf8910, L_0x55d44ebf91c0, L_0x55d44ebf9b70;
L_0x55d44ebfa5f0 .concat8 [ 1 1 1 1], L_0x55d44ebf8400, L_0x55d44ebf8c70, L_0x55d44ebf9610, L_0x55d44ebf9e90;
S_0x55d44df50070 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df4ec40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebf7b50 .functor XOR 1, L_0x55d44ebf8510, L_0x55d44ebf8640, C4<0>, C4<0>;
L_0x55d44ebf7fb0 .functor XOR 1, L_0x55d44ebf7b50, L_0x55d44ebf8770, C4<0>, C4<0>;
L_0x55d44ebf8070 .functor AND 1, L_0x55d44ebf8510, L_0x55d44ebf8640, C4<1>, C4<1>;
L_0x55d44ebf8180 .functor AND 1, L_0x55d44ebf8510, L_0x55d44ebf8770, C4<1>, C4<1>;
L_0x55d44ebf8240 .functor OR 1, L_0x55d44ebf8070, L_0x55d44ebf8180, C4<0>, C4<0>;
L_0x55d44ebf8350 .functor AND 1, L_0x55d44ebf8770, L_0x55d44ebf8640, C4<1>, C4<1>;
L_0x55d44ebf8400 .functor OR 1, L_0x55d44ebf8240, L_0x55d44ebf8350, C4<0>, C4<0>;
v0x55d44d1b43f0_0 .net *"_s0", 0 0, L_0x55d44ebf7b50;  1 drivers
v0x55d44d1b44b0_0 .net *"_s10", 0 0, L_0x55d44ebf8350;  1 drivers
v0x55d44d1b1360_0 .net *"_s4", 0 0, L_0x55d44ebf8070;  1 drivers
v0x55d44d1ae410_0 .net *"_s6", 0 0, L_0x55d44ebf8180;  1 drivers
v0x55d44d19eb40_0 .net *"_s8", 0 0, L_0x55d44ebf8240;  1 drivers
v0x55d44d1a7aa0_0 .net "a", 0 0, L_0x55d44ebf8510;  1 drivers
v0x55d44d1a7b60_0 .net "b", 0 0, L_0x55d44ebf8640;  1 drivers
v0x55d44d1a4a10_0 .net "ca", 0 0, L_0x55d44ebf8400;  1 drivers
v0x55d44d1a4ad0_0 .net "cin", 0 0, L_0x55d44ebf8770;  1 drivers
v0x55d44d1a1b70_0 .net "sum", 0 0, L_0x55d44ebf7fb0;  1 drivers
S_0x55d44df4bcf0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df4ec40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebf88a0 .functor XOR 1, L_0x55d44ebf8d80, L_0x55d44ebf8eb0, C4<0>, C4<0>;
L_0x55d44ebf8910 .functor XOR 1, L_0x55d44ebf88a0, L_0x55d44ebf8fe0, C4<0>, C4<0>;
L_0x55d44ebf8980 .functor AND 1, L_0x55d44ebf8d80, L_0x55d44ebf8eb0, C4<1>, C4<1>;
L_0x55d44ebf89f0 .functor AND 1, L_0x55d44ebf8d80, L_0x55d44ebf8fe0, C4<1>, C4<1>;
L_0x55d44ebf8ab0 .functor OR 1, L_0x55d44ebf8980, L_0x55d44ebf89f0, C4<0>, C4<0>;
L_0x55d44ebf8bc0 .functor AND 1, L_0x55d44ebf8fe0, L_0x55d44ebf8eb0, C4<1>, C4<1>;
L_0x55d44ebf8c70 .functor OR 1, L_0x55d44ebf8ab0, L_0x55d44ebf8bc0, C4<0>, C4<0>;
v0x55d44d1921f0_0 .net *"_s0", 0 0, L_0x55d44ebf88a0;  1 drivers
v0x55d44d19b150_0 .net *"_s10", 0 0, L_0x55d44ebf8bc0;  1 drivers
v0x55d44d1980c0_0 .net *"_s4", 0 0, L_0x55d44ebf8980;  1 drivers
v0x55d44d195170_0 .net *"_s6", 0 0, L_0x55d44ebf89f0;  1 drivers
v0x55d44d1857b0_0 .net *"_s8", 0 0, L_0x55d44ebf8ab0;  1 drivers
v0x55d44d18b680_0 .net "a", 0 0, L_0x55d44ebf8d80;  1 drivers
v0x55d44d18b740_0 .net "b", 0 0, L_0x55d44ebf8eb0;  1 drivers
v0x55d44d188730_0 .net "ca", 0 0, L_0x55d44ebf8c70;  1 drivers
v0x55d44d1887f0_0 .net "cin", 0 0, L_0x55d44ebf8fe0;  1 drivers
v0x55d44d15c2e0_0 .net "sum", 0 0, L_0x55d44ebf8910;  1 drivers
S_0x55d44df4d120 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df4ec40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebf9150 .functor XOR 1, L_0x55d44ebf9720, L_0x55d44ebf9850, C4<0>, C4<0>;
L_0x55d44ebf91c0 .functor XOR 1, L_0x55d44ebf9150, L_0x55d44ebf99d0, C4<0>, C4<0>;
L_0x55d44ebf9280 .functor AND 1, L_0x55d44ebf9720, L_0x55d44ebf9850, C4<1>, C4<1>;
L_0x55d44ebf9390 .functor AND 1, L_0x55d44ebf9720, L_0x55d44ebf99d0, C4<1>, C4<1>;
L_0x55d44ebf9450 .functor OR 1, L_0x55d44ebf9280, L_0x55d44ebf9390, C4<0>, C4<0>;
L_0x55d44ebf9560 .functor AND 1, L_0x55d44ebf99d0, L_0x55d44ebf9850, C4<1>, C4<1>;
L_0x55d44ebf9610 .functor OR 1, L_0x55d44ebf9450, L_0x55d44ebf9560, C4<0>, C4<0>;
v0x55d44d181f90_0 .net *"_s0", 0 0, L_0x55d44ebf9150;  1 drivers
v0x55d44d182050_0 .net *"_s10", 0 0, L_0x55d44ebf9560;  1 drivers
v0x55d44d181850_0 .net *"_s4", 0 0, L_0x55d44ebf9280;  1 drivers
v0x55d44d15bba0_0 .net *"_s6", 0 0, L_0x55d44ebf9390;  1 drivers
v0x55d44d175500_0 .net *"_s8", 0 0, L_0x55d44ebf9450;  1 drivers
v0x55d44d174f00_0 .net "a", 0 0, L_0x55d44ebf9720;  1 drivers
v0x55d44d174fc0_0 .net "b", 0 0, L_0x55d44ebf9850;  1 drivers
v0x55d44d168bb0_0 .net "ca", 0 0, L_0x55d44ebf9610;  1 drivers
v0x55d44d168c70_0 .net "cin", 0 0, L_0x55d44ebf99d0;  1 drivers
v0x55d44d168660_0 .net "sum", 0 0, L_0x55d44ebf91c0;  1 drivers
S_0x55d44df48de0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df4ec40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebf9b00 .functor XOR 1, L_0x55d44ebf9fa0, L_0x55d44ebfa160, C4<0>, C4<0>;
L_0x55d44ebf9b70 .functor XOR 1, L_0x55d44ebf9b00, L_0x55d44ebfa320, C4<0>, C4<0>;
L_0x55d44ebf9be0 .functor AND 1, L_0x55d44ebf9fa0, L_0x55d44ebfa160, C4<1>, C4<1>;
L_0x55d44ebf9c50 .functor AND 1, L_0x55d44ebf9fa0, L_0x55d44ebfa320, C4<1>, C4<1>;
L_0x55d44ebf9d10 .functor OR 1, L_0x55d44ebf9be0, L_0x55d44ebf9c50, C4<0>, C4<0>;
L_0x55d44ebf9e20 .functor AND 1, L_0x55d44ebfa320, L_0x55d44ebfa160, C4<1>, C4<1>;
L_0x55d44ebf9e90 .functor OR 1, L_0x55d44ebf9d10, L_0x55d44ebf9e20, C4<0>, C4<0>;
v0x55d44d15b950_0 .net *"_s0", 0 0, L_0x55d44ebf9b00;  1 drivers
v0x55d44d178250_0 .net *"_s10", 0 0, L_0x55d44ebf9e20;  1 drivers
v0x55d44d1811b0_0 .net *"_s4", 0 0, L_0x55d44ebf9be0;  1 drivers
v0x55d44d17e120_0 .net *"_s6", 0 0, L_0x55d44ebf9c50;  1 drivers
v0x55d44d17b1d0_0 .net *"_s8", 0 0, L_0x55d44ebf9d10;  1 drivers
v0x55d44d16b900_0 .net "a", 0 0, L_0x55d44ebf9fa0;  1 drivers
v0x55d44d16b9c0_0 .net "b", 0 0, L_0x55d44ebfa160;  1 drivers
v0x55d44d174860_0 .net "ca", 0 0, L_0x55d44ebf9e90;  1 drivers
v0x55d44d174920_0 .net "cin", 0 0, L_0x55d44ebfa320;  1 drivers
v0x55d44d171880_0 .net "sum", 0 0, L_0x55d44ebf9b70;  1 drivers
S_0x55d44df4a170 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44df50760;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d129620_0 .net "a", 3 0, L_0x55d44ebfd220;  1 drivers
v0x55d44d132580_0 .net "b", 3 0, L_0x55d44ebfd2c0;  1 drivers
v0x55d44d12f4f0_0 .net "ca", 3 0, L_0x55d44ebfd0b0;  1 drivers
v0x55d44d12c5a0_0 .net "cin", 3 0, L_0x55d44ebfd3b0;  1 drivers
v0x55d44d11cbe0_0 .net "sum", 3 0, L_0x55d44ebfd010;  1 drivers
L_0x55d44ebfafd0 .part L_0x55d44ebfd220, 0, 1;
L_0x55d44ebfb100 .part L_0x55d44ebfd2c0, 0, 1;
L_0x55d44ebfb230 .part L_0x55d44ebfd3b0, 0, 1;
L_0x55d44ebfb840 .part L_0x55d44ebfd220, 1, 1;
L_0x55d44ebfb970 .part L_0x55d44ebfd2c0, 1, 1;
L_0x55d44ebfbaa0 .part L_0x55d44ebfd3b0, 1, 1;
L_0x55d44ebfc1e0 .part L_0x55d44ebfd220, 2, 1;
L_0x55d44ebfc310 .part L_0x55d44ebfd2c0, 2, 1;
L_0x55d44ebfc490 .part L_0x55d44ebfd3b0, 2, 1;
L_0x55d44ebfca60 .part L_0x55d44ebfd220, 3, 1;
L_0x55d44ebfcc20 .part L_0x55d44ebfd2c0, 3, 1;
L_0x55d44ebfcde0 .part L_0x55d44ebfd3b0, 3, 1;
L_0x55d44ebfd010 .concat8 [ 1 1 1 1], L_0x55d44ebfaa70, L_0x55d44ebfb3d0, L_0x55d44ebfbc80, L_0x55d44ebfc630;
L_0x55d44ebfd0b0 .concat8 [ 1 1 1 1], L_0x55d44ebfaec0, L_0x55d44ebfb730, L_0x55d44ebfc0d0, L_0x55d44ebfc950;
S_0x55d44df3e6b0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df4a170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebfa4e0 .functor XOR 1, L_0x55d44ebfafd0, L_0x55d44ebfb100, C4<0>, C4<0>;
L_0x55d44ebfaa70 .functor XOR 1, L_0x55d44ebfa4e0, L_0x55d44ebfb230, C4<0>, C4<0>;
L_0x55d44ebfab30 .functor AND 1, L_0x55d44ebfafd0, L_0x55d44ebfb100, C4<1>, C4<1>;
L_0x55d44ebfac40 .functor AND 1, L_0x55d44ebfafd0, L_0x55d44ebfb230, C4<1>, C4<1>;
L_0x55d44ebfad00 .functor OR 1, L_0x55d44ebfab30, L_0x55d44ebfac40, C4<0>, C4<0>;
L_0x55d44ebfae10 .functor AND 1, L_0x55d44ebfb230, L_0x55d44ebfb100, C4<1>, C4<1>;
L_0x55d44ebfaec0 .functor OR 1, L_0x55d44ebfad00, L_0x55d44ebfae10, C4<0>, C4<0>;
v0x55d44d152570_0 .net *"_s0", 0 0, L_0x55d44ebfa4e0;  1 drivers
v0x55d44d152610_0 .net *"_s10", 0 0, L_0x55d44ebfae10;  1 drivers
v0x55d44d158440_0 .net *"_s4", 0 0, L_0x55d44ebfab30;  1 drivers
v0x55d44d1554f0_0 .net *"_s6", 0 0, L_0x55d44ebfac40;  1 drivers
v0x55d44d0e6260_0 .net *"_s8", 0 0, L_0x55d44ebfad00;  1 drivers
v0x55d44d14de20_0 .net "a", 0 0, L_0x55d44ebfafd0;  1 drivers
v0x55d44d14dee0_0 .net "b", 0 0, L_0x55d44ebfb100;  1 drivers
v0x55d44d14db10_0 .net "ca", 0 0, L_0x55d44ebfaec0;  1 drivers
v0x55d44d14dbd0_0 .net "cin", 0 0, L_0x55d44ebfb230;  1 drivers
v0x55d44d0e6b10_0 .net "sum", 0 0, L_0x55d44ebfaa70;  1 drivers
S_0x55d44df47140 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df4a170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebfb360 .functor XOR 1, L_0x55d44ebfb840, L_0x55d44ebfb970, C4<0>, C4<0>;
L_0x55d44ebfb3d0 .functor XOR 1, L_0x55d44ebfb360, L_0x55d44ebfbaa0, C4<0>, C4<0>;
L_0x55d44ebfb440 .functor AND 1, L_0x55d44ebfb840, L_0x55d44ebfb970, C4<1>, C4<1>;
L_0x55d44ebfb4b0 .functor AND 1, L_0x55d44ebfb840, L_0x55d44ebfbaa0, C4<1>, C4<1>;
L_0x55d44ebfb570 .functor OR 1, L_0x55d44ebfb440, L_0x55d44ebfb4b0, C4<0>, C4<0>;
L_0x55d44ebfb680 .functor AND 1, L_0x55d44ebfbaa0, L_0x55d44ebfb970, C4<1>, C4<1>;
L_0x55d44ebfb730 .functor OR 1, L_0x55d44ebfb570, L_0x55d44ebfb680, C4<0>, C4<0>;
v0x55d44d0e64b0_0 .net *"_s0", 0 0, L_0x55d44ebfb360;  1 drivers
v0x55d44d0e6570_0 .net *"_s10", 0 0, L_0x55d44ebfb680;  1 drivers
v0x55d44d119eb0_0 .net *"_s4", 0 0, L_0x55d44ebfb440;  1 drivers
v0x55d44d119820_0 .net *"_s6", 0 0, L_0x55d44ebfb4b0;  1 drivers
v0x55d44d14d130_0 .net *"_s8", 0 0, L_0x55d44ebfb570;  1 drivers
v0x55d44d14ca30_0 .net "a", 0 0, L_0x55d44ebfb840;  1 drivers
v0x55d44d14caf0_0 .net "b", 0 0, L_0x55d44ebfb970;  1 drivers
v0x55d44d1268a0_0 .net "ca", 0 0, L_0x55d44ebfb730;  1 drivers
v0x55d44d126960_0 .net "cin", 0 0, L_0x55d44ebfbaa0;  1 drivers
v0x55d44d14c6b0_0 .net "sum", 0 0, L_0x55d44ebfb3d0;  1 drivers
S_0x55d44df46d60 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df4a170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebfbc10 .functor XOR 1, L_0x55d44ebfc1e0, L_0x55d44ebfc310, C4<0>, C4<0>;
L_0x55d44ebfbc80 .functor XOR 1, L_0x55d44ebfbc10, L_0x55d44ebfc490, C4<0>, C4<0>;
L_0x55d44ebfbd40 .functor AND 1, L_0x55d44ebfc1e0, L_0x55d44ebfc310, C4<1>, C4<1>;
L_0x55d44ebfbe50 .functor AND 1, L_0x55d44ebfc1e0, L_0x55d44ebfc490, C4<1>, C4<1>;
L_0x55d44ebfbf10 .functor OR 1, L_0x55d44ebfbd40, L_0x55d44ebfbe50, C4<0>, C4<0>;
L_0x55d44ebfc020 .functor AND 1, L_0x55d44ebfc490, L_0x55d44ebfc310, C4<1>, C4<1>;
L_0x55d44ebfc0d0 .functor OR 1, L_0x55d44ebfbf10, L_0x55d44ebfc020, C4<0>, C4<0>;
v0x55d44d14bec0_0 .net *"_s0", 0 0, L_0x55d44ebfbc10;  1 drivers
v0x55d44d14bf80_0 .net *"_s10", 0 0, L_0x55d44ebfc020;  1 drivers
v0x55d44d126210_0 .net *"_s4", 0 0, L_0x55d44ebfbd40;  1 drivers
v0x55d44d13fb70_0 .net *"_s6", 0 0, L_0x55d44ebfbe50;  1 drivers
v0x55d44d13f570_0 .net *"_s8", 0 0, L_0x55d44ebfbf10;  1 drivers
v0x55d44d133220_0 .net "a", 0 0, L_0x55d44ebfc1e0;  1 drivers
v0x55d44d1332e0_0 .net "b", 0 0, L_0x55d44ebfc310;  1 drivers
v0x55d44d132c20_0 .net "ca", 0 0, L_0x55d44ebfc0d0;  1 drivers
v0x55d44d132ce0_0 .net "cin", 0 0, L_0x55d44ebfc490;  1 drivers
v0x55d44d126070_0 .net "sum", 0 0, L_0x55d44ebfbc80;  1 drivers
S_0x55d44df3e290 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df4a170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebfc5c0 .functor XOR 1, L_0x55d44ebfca60, L_0x55d44ebfcc20, C4<0>, C4<0>;
L_0x55d44ebfc630 .functor XOR 1, L_0x55d44ebfc5c0, L_0x55d44ebfcde0, C4<0>, C4<0>;
L_0x55d44ebfc6a0 .functor AND 1, L_0x55d44ebfca60, L_0x55d44ebfcc20, C4<1>, C4<1>;
L_0x55d44ebfc710 .functor AND 1, L_0x55d44ebfca60, L_0x55d44ebfcde0, C4<1>, C4<1>;
L_0x55d44ebfc7d0 .functor OR 1, L_0x55d44ebfc6a0, L_0x55d44ebfc710, C4<0>, C4<0>;
L_0x55d44ebfc8e0 .functor AND 1, L_0x55d44ebfcde0, L_0x55d44ebfcc20, C4<1>, C4<1>;
L_0x55d44ebfc950 .functor OR 1, L_0x55d44ebfc7d0, L_0x55d44ebfc8e0, C4<0>, C4<0>;
v0x55d44d1428c0_0 .net *"_s0", 0 0, L_0x55d44ebfc5c0;  1 drivers
v0x55d44d14b820_0 .net *"_s10", 0 0, L_0x55d44ebfc8e0;  1 drivers
v0x55d44d148790_0 .net *"_s4", 0 0, L_0x55d44ebfc6a0;  1 drivers
v0x55d44d145840_0 .net *"_s6", 0 0, L_0x55d44ebfc710;  1 drivers
v0x55d44d135f70_0 .net *"_s8", 0 0, L_0x55d44ebfc7d0;  1 drivers
v0x55d44d13eed0_0 .net "a", 0 0, L_0x55d44ebfca60;  1 drivers
v0x55d44d13ef90_0 .net "b", 0 0, L_0x55d44ebfcc20;  1 drivers
v0x55d44d13be40_0 .net "ca", 0 0, L_0x55d44ebfc950;  1 drivers
v0x55d44d13bf00_0 .net "cin", 0 0, L_0x55d44ebfcde0;  1 drivers
v0x55d44d138fa0_0 .net "sum", 0 0, L_0x55d44ebfc630;  1 drivers
S_0x55d44df441f0 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44df50760;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d0bf620_0 .net "a", 3 0, L_0x55d44ebffbc0;  1 drivers
v0x55d44d0e5380_0 .net "b", 3 0, L_0x55d44ebffcf0;  1 drivers
v0x55d44d0e4c40_0 .net "ca", 3 0, L_0x55d44ebffa50;  1 drivers
v0x55d44d0bef90_0 .net "cin", 3 0, L_0x55d44ebffe20;  1 drivers
v0x55d44d0d88f0_0 .net "sum", 3 0, L_0x55d44ebff9b0;  1 drivers
L_0x55d44ebfd970 .part L_0x55d44ebffbc0, 0, 1;
L_0x55d44ebfdaa0 .part L_0x55d44ebffcf0, 0, 1;
L_0x55d44ebfdbd0 .part L_0x55d44ebffe20, 0, 1;
L_0x55d44ebfe1e0 .part L_0x55d44ebffbc0, 1, 1;
L_0x55d44ebfe310 .part L_0x55d44ebffcf0, 1, 1;
L_0x55d44ebfe440 .part L_0x55d44ebffe20, 1, 1;
L_0x55d44ebfeb80 .part L_0x55d44ebffbc0, 2, 1;
L_0x55d44ebfecb0 .part L_0x55d44ebffcf0, 2, 1;
L_0x55d44ebfee30 .part L_0x55d44ebffe20, 2, 1;
L_0x55d44ebff400 .part L_0x55d44ebffbc0, 3, 1;
L_0x55d44ebff5c0 .part L_0x55d44ebffcf0, 3, 1;
L_0x55d44ebff780 .part L_0x55d44ebffe20, 3, 1;
L_0x55d44ebff9b0 .concat8 [ 1 1 1 1], L_0x55d44ebfd450, L_0x55d44ebfdd70, L_0x55d44ebfe620, L_0x55d44ebfefd0;
L_0x55d44ebffa50 .concat8 [ 1 1 1 1], L_0x55d44ebfd860, L_0x55d44ebfe0d0, L_0x55d44ebfea70, L_0x55d44ebff2f0;
S_0x55d44df43e10 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df441f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebfcfa0 .functor XOR 1, L_0x55d44ebfd970, L_0x55d44ebfdaa0, C4<0>, C4<0>;
L_0x55d44ebfd450 .functor XOR 1, L_0x55d44ebfcfa0, L_0x55d44ebfdbd0, C4<0>, C4<0>;
L_0x55d44ebfd510 .functor AND 1, L_0x55d44ebfd970, L_0x55d44ebfdaa0, C4<1>, C4<1>;
L_0x55d44ebfd620 .functor AND 1, L_0x55d44ebfd970, L_0x55d44ebfdbd0, C4<1>, C4<1>;
L_0x55d44ebfd6e0 .functor OR 1, L_0x55d44ebfd510, L_0x55d44ebfd620, C4<0>, C4<0>;
L_0x55d44ebfd7f0 .functor AND 1, L_0x55d44ebfdbd0, L_0x55d44ebfdaa0, C4<1>, C4<1>;
L_0x55d44ebfd860 .functor OR 1, L_0x55d44ebfd6e0, L_0x55d44ebfd7f0, C4<0>, C4<0>;
v0x55d44d122ab0_0 .net *"_s0", 0 0, L_0x55d44ebfcfa0;  1 drivers
v0x55d44d122b70_0 .net *"_s10", 0 0, L_0x55d44ebfd7f0;  1 drivers
v0x55d44d11fb60_0 .net *"_s4", 0 0, L_0x55d44ebfd510;  1 drivers
v0x55d44d0f3660_0 .net *"_s6", 0 0, L_0x55d44ebfd620;  1 drivers
v0x55d44d1193c0_0 .net *"_s8", 0 0, L_0x55d44ebfd6e0;  1 drivers
v0x55d44d118c80_0 .net "a", 0 0, L_0x55d44ebfd970;  1 drivers
v0x55d44d118d40_0 .net "b", 0 0, L_0x55d44ebfdaa0;  1 drivers
v0x55d44d0f2fd0_0 .net "ca", 0 0, L_0x55d44ebfd860;  1 drivers
v0x55d44d0f3090_0 .net "cin", 0 0, L_0x55d44ebfdbd0;  1 drivers
v0x55d44d10c9e0_0 .net "sum", 0 0, L_0x55d44ebfd450;  1 drivers
S_0x55d44df412a0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df441f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebfdd00 .functor XOR 1, L_0x55d44ebfe1e0, L_0x55d44ebfe310, C4<0>, C4<0>;
L_0x55d44ebfdd70 .functor XOR 1, L_0x55d44ebfdd00, L_0x55d44ebfe440, C4<0>, C4<0>;
L_0x55d44ebfdde0 .functor AND 1, L_0x55d44ebfe1e0, L_0x55d44ebfe310, C4<1>, C4<1>;
L_0x55d44ebfde50 .functor AND 1, L_0x55d44ebfe1e0, L_0x55d44ebfe440, C4<1>, C4<1>;
L_0x55d44ebfdf10 .functor OR 1, L_0x55d44ebfdde0, L_0x55d44ebfde50, C4<0>, C4<0>;
L_0x55d44ebfe020 .functor AND 1, L_0x55d44ebfe440, L_0x55d44ebfe310, C4<1>, C4<1>;
L_0x55d44ebfe0d0 .functor OR 1, L_0x55d44ebfdf10, L_0x55d44ebfe020, C4<0>, C4<0>;
v0x55d44d10c330_0 .net *"_s0", 0 0, L_0x55d44ebfdd00;  1 drivers
v0x55d44d0fffe0_0 .net *"_s10", 0 0, L_0x55d44ebfe020;  1 drivers
v0x55d44d0ff9e0_0 .net *"_s4", 0 0, L_0x55d44ebfdde0;  1 drivers
v0x55d44d0f2d80_0 .net *"_s6", 0 0, L_0x55d44ebfde50;  1 drivers
v0x55d44d10f680_0 .net *"_s8", 0 0, L_0x55d44ebfdf10;  1 drivers
v0x55d44d1185e0_0 .net "a", 0 0, L_0x55d44ebfe1e0;  1 drivers
v0x55d44d1186a0_0 .net "b", 0 0, L_0x55d44ebfe310;  1 drivers
v0x55d44d115550_0 .net "ca", 0 0, L_0x55d44ebfe0d0;  1 drivers
v0x55d44d115610_0 .net "cin", 0 0, L_0x55d44ebfe440;  1 drivers
v0x55d44d1126b0_0 .net "sum", 0 0, L_0x55d44ebfdd70;  1 drivers
S_0x55d44df40ec0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df441f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebfe5b0 .functor XOR 1, L_0x55d44ebfeb80, L_0x55d44ebfecb0, C4<0>, C4<0>;
L_0x55d44ebfe620 .functor XOR 1, L_0x55d44ebfe5b0, L_0x55d44ebfee30, C4<0>, C4<0>;
L_0x55d44ebfe6e0 .functor AND 1, L_0x55d44ebfeb80, L_0x55d44ebfecb0, C4<1>, C4<1>;
L_0x55d44ebfe7f0 .functor AND 1, L_0x55d44ebfeb80, L_0x55d44ebfee30, C4<1>, C4<1>;
L_0x55d44ebfe8b0 .functor OR 1, L_0x55d44ebfe6e0, L_0x55d44ebfe7f0, C4<0>, C4<0>;
L_0x55d44ebfe9c0 .functor AND 1, L_0x55d44ebfee30, L_0x55d44ebfecb0, C4<1>, C4<1>;
L_0x55d44ebfea70 .functor OR 1, L_0x55d44ebfe8b0, L_0x55d44ebfe9c0, C4<0>, C4<0>;
v0x55d44d102d30_0 .net *"_s0", 0 0, L_0x55d44ebfe5b0;  1 drivers
v0x55d44d102df0_0 .net *"_s10", 0 0, L_0x55d44ebfe9c0;  1 drivers
v0x55d44d10bc90_0 .net *"_s4", 0 0, L_0x55d44ebfe6e0;  1 drivers
v0x55d44d108c00_0 .net *"_s6", 0 0, L_0x55d44ebfe7f0;  1 drivers
v0x55d44d105cb0_0 .net *"_s8", 0 0, L_0x55d44ebfe8b0;  1 drivers
v0x55d44d0f63e0_0 .net "a", 0 0, L_0x55d44ebfeb80;  1 drivers
v0x55d44d0f64a0_0 .net "b", 0 0, L_0x55d44ebfecb0;  1 drivers
v0x55d44d0ff340_0 .net "ca", 0 0, L_0x55d44ebfea70;  1 drivers
v0x55d44d0ff400_0 .net "cin", 0 0, L_0x55d44ebfee30;  1 drivers
v0x55d44d0fc360_0 .net "sum", 0 0, L_0x55d44ebfe620;  1 drivers
S_0x55d44df3df10 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df441f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebfef60 .functor XOR 1, L_0x55d44ebff400, L_0x55d44ebff5c0, C4<0>, C4<0>;
L_0x55d44ebfefd0 .functor XOR 1, L_0x55d44ebfef60, L_0x55d44ebff780, C4<0>, C4<0>;
L_0x55d44ebff040 .functor AND 1, L_0x55d44ebff400, L_0x55d44ebff5c0, C4<1>, C4<1>;
L_0x55d44ebff0b0 .functor AND 1, L_0x55d44ebff400, L_0x55d44ebff780, C4<1>, C4<1>;
L_0x55d44ebff170 .functor OR 1, L_0x55d44ebff040, L_0x55d44ebff0b0, C4<0>, C4<0>;
L_0x55d44ebff280 .functor AND 1, L_0x55d44ebff780, L_0x55d44ebff5c0, C4<1>, C4<1>;
L_0x55d44ebff2f0 .functor OR 1, L_0x55d44ebff170, L_0x55d44ebff280, C4<0>, C4<0>;
v0x55d44d0f9360_0 .net *"_s0", 0 0, L_0x55d44ebfef60;  1 drivers
v0x55d44d0e99a0_0 .net *"_s10", 0 0, L_0x55d44ebff280;  1 drivers
v0x55d44d0ef870_0 .net *"_s4", 0 0, L_0x55d44ebff040;  1 drivers
v0x55d44d0ec920_0 .net *"_s6", 0 0, L_0x55d44ebff0b0;  1 drivers
v0x55d44d0b2c30_0 .net *"_s8", 0 0, L_0x55d44ebff170;  1 drivers
v0x55d44d0b25a0_0 .net "a", 0 0, L_0x55d44ebff400;  1 drivers
v0x55d44d0b2660_0 .net "b", 0 0, L_0x55d44ebff5c0;  1 drivers
v0x55d44d0e5eb0_0 .net "ca", 0 0, L_0x55d44ebff2f0;  1 drivers
v0x55d44d0e5f70_0 .net "cin", 0 0, L_0x55d44ebff780;  1 drivers
v0x55d44d0e5860_0 .net "sum", 0 0, L_0x55d44ebfefd0;  1 drivers
S_0x55d44df45240 .scope module, "a_2" "sixtyBitAdder" 10 12, 5 3 0, S_0x55d44dfc04d0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f865d713de0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44d5b8720_0 .net/2u *"_s2", 0 0, L_0x7f865d713de0;  1 drivers
L_0x7f865d713e28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44d5abdd0_0 .net/2u *"_s6", 0 0, L_0x7f865d713e28;  1 drivers
v0x55d44d56c210_0 .net "a", 64 0, L_0x55d44ec2d930;  1 drivers
v0x55d44d591e30_0 .net "b", 64 0, L_0x55d44ec2d9d0;  1 drivers
v0x55d44d5854e0_0 .net "ca", 64 0, L_0x55d44ec2d750;  1 drivers
v0x55d44d578b90_0 .net "cin", 64 0, L_0x55d44ec2dac0;  1 drivers
v0x55d44d4f6560_0 .net "sum", 64 0, L_0x55d44ec2d5c0;  1 drivers
L_0x55d44ec17130 .part L_0x55d44ec2d930, 0, 32;
L_0x55d44ec171d0 .part L_0x55d44ec2d9d0, 0, 32;
L_0x55d44ec17270 .part L_0x55d44ec2dac0, 0, 32;
L_0x55d44ec2d2f0 .part L_0x55d44ec2d930, 32, 32;
L_0x55d44ec2d3e0 .part L_0x55d44ec2d9d0, 32, 32;
L_0x55d44ec2d4d0 .part L_0x55d44ec2dac0, 32, 32;
L_0x55d44ec2d5c0 .concat8 [ 32 32 1 0], L_0x55d44ec16e60, L_0x55d44ec2d020, L_0x7f865d713e28;
L_0x55d44ec2d750 .concat8 [ 1 32 32 0], L_0x7f865d713de0, L_0x55d44ec16fa0, L_0x55d44ec2d160;
S_0x55d44df46670 .scope module, "FA_0" "thirtBitAdder" 5 13, 6 3 0, S_0x55d44df45240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44cea54c0_0 .net "a", 31 0, L_0x55d44ec17130;  1 drivers
v0x55d44cea2570_0 .net "b", 31 0, L_0x55d44ec171d0;  1 drivers
v0x55d44ce92ca0_0 .net "ca", 31 0, L_0x55d44ec16fa0;  1 drivers
v0x55d44ce9bc00_0 .net "cin", 31 0, L_0x55d44ec17270;  1 drivers
v0x55d44ce98b70_0 .net "sum", 31 0, L_0x55d44ec16e60;  1 drivers
L_0x55d44ec0bd40 .part L_0x55d44ec17130, 0, 16;
L_0x55d44ec0bde0 .part L_0x55d44ec171d0, 0, 16;
L_0x55d44ec0be80 .part L_0x55d44ec17270, 0, 16;
L_0x55d44ec16b50 .part L_0x55d44ec17130, 16, 16;
L_0x55d44ec16c40 .part L_0x55d44ec171d0, 16, 16;
L_0x55d44ec16d30 .part L_0x55d44ec17270, 16, 16;
L_0x55d44ec16e60 .concat8 [ 16 16 0 0], L_0x55d44ec0ba40, L_0x55d44ec16850;
L_0x55d44ec16fa0 .concat8 [ 16 16 0 0], L_0x55d44ec0bae0, L_0x55d44ec168f0;
S_0x55d44df422f0 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44df46670;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44cf468d0_0 .net "a", 15 0, L_0x55d44ec0bd40;  1 drivers
v0x55d44cf46270_0 .net "b", 15 0, L_0x55d44ec0bde0;  1 drivers
v0x55d44cf79c70_0 .net "ca", 15 0, L_0x55d44ec0bae0;  1 drivers
v0x55d44cf795e0_0 .net "cin", 15 0, L_0x55d44ec0be80;  1 drivers
v0x55d44cfacef0_0 .net "sum", 15 0, L_0x55d44ec0ba40;  1 drivers
L_0x55d44ec03850 .part L_0x55d44ec0bd40, 0, 4;
L_0x55d44ec038f0 .part L_0x55d44ec0bde0, 0, 4;
L_0x55d44ec03990 .part L_0x55d44ec0be80, 0, 4;
L_0x55d44ec061e0 .part L_0x55d44ec0bd40, 4, 4;
L_0x55d44ec062d0 .part L_0x55d44ec0bde0, 4, 4;
L_0x55d44ec063c0 .part L_0x55d44ec0be80, 4, 4;
L_0x55d44ec08ca0 .part L_0x55d44ec0bd40, 8, 4;
L_0x55d44ec08d40 .part L_0x55d44ec0bde0, 8, 4;
L_0x55d44ec08e30 .part L_0x55d44ec0be80, 8, 4;
L_0x55d44ec0b640 .part L_0x55d44ec0bd40, 12, 4;
L_0x55d44ec0b770 .part L_0x55d44ec0bde0, 12, 4;
L_0x55d44ec0b8a0 .part L_0x55d44ec0be80, 12, 4;
L_0x55d44ec0ba40 .concat8 [ 4 4 4 4], L_0x55d44ec03640, L_0x55d44ec05fd0, L_0x55d44ec08a90, L_0x55d44ec0b430;
L_0x55d44ec0bae0 .concat8 [ 4 4 4 4], L_0x55d44ec036e0, L_0x55d44ec06070, L_0x55d44ec08b30, L_0x55d44ec0b4d0;
S_0x55d44df43720 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44df422f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d016690_0 .net "a", 3 0, L_0x55d44ec03850;  1 drivers
v0x55d44d016030_0 .net "b", 3 0, L_0x55d44ec038f0;  1 drivers
v0x55d44d049a30_0 .net "ca", 3 0, L_0x55d44ec036e0;  1 drivers
v0x55d44d0493a0_0 .net "cin", 3 0, L_0x55d44ec03990;  1 drivers
v0x55d44d07ccb0_0 .net "sum", 3 0, L_0x55d44ec03640;  1 drivers
L_0x55d44ec01600 .part L_0x55d44ec03850, 0, 1;
L_0x55d44ec01730 .part L_0x55d44ec038f0, 0, 1;
L_0x55d44ec01860 .part L_0x55d44ec03990, 0, 1;
L_0x55d44ec01e70 .part L_0x55d44ec03850, 1, 1;
L_0x55d44ec01fa0 .part L_0x55d44ec038f0, 1, 1;
L_0x55d44ec020d0 .part L_0x55d44ec03990, 1, 1;
L_0x55d44ec02810 .part L_0x55d44ec03850, 2, 1;
L_0x55d44ec02940 .part L_0x55d44ec038f0, 2, 1;
L_0x55d44ec02ac0 .part L_0x55d44ec03990, 2, 1;
L_0x55d44ec03090 .part L_0x55d44ec03850, 3, 1;
L_0x55d44ec03250 .part L_0x55d44ec038f0, 3, 1;
L_0x55d44ec03410 .part L_0x55d44ec03990, 3, 1;
L_0x55d44ec03640 .concat8 [ 1 1 1 1], L_0x55d44ebff940, L_0x55d44ec01a00, L_0x55d44ec022b0, L_0x55d44ec02c60;
L_0x55d44ec036e0 .concat8 [ 1 1 1 1], L_0x55d44ec014f0, L_0x55d44ec01d60, L_0x55d44ec02700, L_0x55d44ec02f80;
S_0x55d44df3f3a0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df43720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ebfff50 .functor XOR 1, L_0x55d44ec01600, L_0x55d44ec01730, C4<0>, C4<0>;
L_0x55d44ebff940 .functor XOR 1, L_0x55d44ebfff50, L_0x55d44ec01860, C4<0>, C4<0>;
L_0x55d44ec01160 .functor AND 1, L_0x55d44ec01600, L_0x55d44ec01730, C4<1>, C4<1>;
L_0x55d44ec01270 .functor AND 1, L_0x55d44ec01600, L_0x55d44ec01860, C4<1>, C4<1>;
L_0x55d44ec01330 .functor OR 1, L_0x55d44ec01160, L_0x55d44ec01270, C4<0>, C4<0>;
L_0x55d44ec01440 .functor AND 1, L_0x55d44ec01860, L_0x55d44ec01730, C4<1>, C4<1>;
L_0x55d44ec014f0 .functor OR 1, L_0x55d44ec01330, L_0x55d44ec01440, C4<0>, C4<0>;
v0x55d44d0bb830_0 .net *"_s0", 0 0, L_0x55d44ebfff50;  1 drivers
v0x55d44d0bb8f0_0 .net *"_s10", 0 0, L_0x55d44ec01440;  1 drivers
v0x55d44d0b88e0_0 .net *"_s4", 0 0, L_0x55d44ec01160;  1 drivers
v0x55d44d08c3e0_0 .net *"_s6", 0 0, L_0x55d44ec01270;  1 drivers
v0x55d44d0b2140_0 .net *"_s8", 0 0, L_0x55d44ec01330;  1 drivers
v0x55d44d0b1a00_0 .net "a", 0 0, L_0x55d44ec01600;  1 drivers
v0x55d44d0b1ac0_0 .net "b", 0 0, L_0x55d44ec01730;  1 drivers
v0x55d44d08bd50_0 .net "ca", 0 0, L_0x55d44ec014f0;  1 drivers
v0x55d44d08be10_0 .net "cin", 0 0, L_0x55d44ec01860;  1 drivers
v0x55d44d0a5760_0 .net "sum", 0 0, L_0x55d44ebff940;  1 drivers
S_0x55d44df407d0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df43720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec01990 .functor XOR 1, L_0x55d44ec01e70, L_0x55d44ec01fa0, C4<0>, C4<0>;
L_0x55d44ec01a00 .functor XOR 1, L_0x55d44ec01990, L_0x55d44ec020d0, C4<0>, C4<0>;
L_0x55d44ec01a70 .functor AND 1, L_0x55d44ec01e70, L_0x55d44ec01fa0, C4<1>, C4<1>;
L_0x55d44ec01ae0 .functor AND 1, L_0x55d44ec01e70, L_0x55d44ec020d0, C4<1>, C4<1>;
L_0x55d44ec01ba0 .functor OR 1, L_0x55d44ec01a70, L_0x55d44ec01ae0, C4<0>, C4<0>;
L_0x55d44ec01cb0 .functor AND 1, L_0x55d44ec020d0, L_0x55d44ec01fa0, C4<1>, C4<1>;
L_0x55d44ec01d60 .functor OR 1, L_0x55d44ec01ba0, L_0x55d44ec01cb0, C4<0>, C4<0>;
v0x55d44d0a50b0_0 .net *"_s0", 0 0, L_0x55d44ec01990;  1 drivers
v0x55d44d098d60_0 .net *"_s10", 0 0, L_0x55d44ec01cb0;  1 drivers
v0x55d44d098760_0 .net *"_s4", 0 0, L_0x55d44ec01a70;  1 drivers
v0x55d44d08bb00_0 .net *"_s6", 0 0, L_0x55d44ec01ae0;  1 drivers
v0x55d44d0a8400_0 .net *"_s8", 0 0, L_0x55d44ec01ba0;  1 drivers
v0x55d44d0b1360_0 .net "a", 0 0, L_0x55d44ec01e70;  1 drivers
v0x55d44d0b1420_0 .net "b", 0 0, L_0x55d44ec01fa0;  1 drivers
v0x55d44d0ae2d0_0 .net "ca", 0 0, L_0x55d44ec01d60;  1 drivers
v0x55d44d0ae390_0 .net "cin", 0 0, L_0x55d44ec020d0;  1 drivers
v0x55d44d0ab430_0 .net "sum", 0 0, L_0x55d44ec01a00;  1 drivers
S_0x55d44df3c490 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df43720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec02240 .functor XOR 1, L_0x55d44ec02810, L_0x55d44ec02940, C4<0>, C4<0>;
L_0x55d44ec022b0 .functor XOR 1, L_0x55d44ec02240, L_0x55d44ec02ac0, C4<0>, C4<0>;
L_0x55d44ec02370 .functor AND 1, L_0x55d44ec02810, L_0x55d44ec02940, C4<1>, C4<1>;
L_0x55d44ec02480 .functor AND 1, L_0x55d44ec02810, L_0x55d44ec02ac0, C4<1>, C4<1>;
L_0x55d44ec02540 .functor OR 1, L_0x55d44ec02370, L_0x55d44ec02480, C4<0>, C4<0>;
L_0x55d44ec02650 .functor AND 1, L_0x55d44ec02ac0, L_0x55d44ec02940, C4<1>, C4<1>;
L_0x55d44ec02700 .functor OR 1, L_0x55d44ec02540, L_0x55d44ec02650, C4<0>, C4<0>;
v0x55d44d09bab0_0 .net *"_s0", 0 0, L_0x55d44ec02240;  1 drivers
v0x55d44d09bb70_0 .net *"_s10", 0 0, L_0x55d44ec02650;  1 drivers
v0x55d44d0a4a10_0 .net *"_s4", 0 0, L_0x55d44ec02370;  1 drivers
v0x55d44d0a1980_0 .net *"_s6", 0 0, L_0x55d44ec02480;  1 drivers
v0x55d44d09ea30_0 .net *"_s8", 0 0, L_0x55d44ec02540;  1 drivers
v0x55d44d08f160_0 .net "a", 0 0, L_0x55d44ec02810;  1 drivers
v0x55d44d08f220_0 .net "b", 0 0, L_0x55d44ec02940;  1 drivers
v0x55d44d0980c0_0 .net "ca", 0 0, L_0x55d44ec02700;  1 drivers
v0x55d44d098180_0 .net "cin", 0 0, L_0x55d44ec02ac0;  1 drivers
v0x55d44d0950e0_0 .net "sum", 0 0, L_0x55d44ec022b0;  1 drivers
S_0x55d44df3d820 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df43720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec02bf0 .functor XOR 1, L_0x55d44ec03090, L_0x55d44ec03250, C4<0>, C4<0>;
L_0x55d44ec02c60 .functor XOR 1, L_0x55d44ec02bf0, L_0x55d44ec03410, C4<0>, C4<0>;
L_0x55d44ec02cd0 .functor AND 1, L_0x55d44ec03090, L_0x55d44ec03250, C4<1>, C4<1>;
L_0x55d44ec02d40 .functor AND 1, L_0x55d44ec03090, L_0x55d44ec03410, C4<1>, C4<1>;
L_0x55d44ec02e00 .functor OR 1, L_0x55d44ec02cd0, L_0x55d44ec02d40, C4<0>, C4<0>;
L_0x55d44ec02f10 .functor AND 1, L_0x55d44ec03410, L_0x55d44ec03250, C4<1>, C4<1>;
L_0x55d44ec02f80 .functor OR 1, L_0x55d44ec02e00, L_0x55d44ec02f10, C4<0>, C4<0>;
v0x55d44d0920e0_0 .net *"_s0", 0 0, L_0x55d44ec02bf0;  1 drivers
v0x55d44d082720_0 .net *"_s10", 0 0, L_0x55d44ec02f10;  1 drivers
v0x55d44d0885f0_0 .net *"_s4", 0 0, L_0x55d44ec02cd0;  1 drivers
v0x55d44d0856a0_0 .net *"_s6", 0 0, L_0x55d44ec02d40;  1 drivers
v0x55d44d07e5c0_0 .net *"_s8", 0 0, L_0x55d44ec02e00;  1 drivers
v0x55d44d015de0_0 .net "a", 0 0, L_0x55d44ec03090;  1 drivers
v0x55d44d015ea0_0 .net "b", 0 0, L_0x55d44ec03250;  1 drivers
v0x55d44d07d9a0_0 .net "ca", 0 0, L_0x55d44ec02f80;  1 drivers
v0x55d44d07da60_0 .net "cin", 0 0, L_0x55d44ec03410;  1 drivers
v0x55d44d07d740_0 .net "sum", 0 0, L_0x55d44ec02c60;  1 drivers
S_0x55d44df31d60 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44df422f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d03beb0_0 .net "a", 3 0, L_0x55d44ec061e0;  1 drivers
v0x55d44d02fb60_0 .net "b", 3 0, L_0x55d44ec062d0;  1 drivers
v0x55d44d02f560_0 .net "ca", 3 0, L_0x55d44ec06070;  1 drivers
v0x55d44d022900_0 .net "cin", 3 0, L_0x55d44ec063c0;  1 drivers
v0x55d44d03f200_0 .net "sum", 3 0, L_0x55d44ec05fd0;  1 drivers
L_0x55d44ec03f90 .part L_0x55d44ec061e0, 0, 1;
L_0x55d44ec040c0 .part L_0x55d44ec062d0, 0, 1;
L_0x55d44ec041f0 .part L_0x55d44ec063c0, 0, 1;
L_0x55d44ec04800 .part L_0x55d44ec061e0, 1, 1;
L_0x55d44ec04930 .part L_0x55d44ec062d0, 1, 1;
L_0x55d44ec04a60 .part L_0x55d44ec063c0, 1, 1;
L_0x55d44ec051a0 .part L_0x55d44ec061e0, 2, 1;
L_0x55d44ec052d0 .part L_0x55d44ec062d0, 2, 1;
L_0x55d44ec05450 .part L_0x55d44ec063c0, 2, 1;
L_0x55d44ec05a20 .part L_0x55d44ec061e0, 3, 1;
L_0x55d44ec05be0 .part L_0x55d44ec062d0, 3, 1;
L_0x55d44ec05da0 .part L_0x55d44ec063c0, 3, 1;
L_0x55d44ec05fd0 .concat8 [ 1 1 1 1], L_0x55d44ec03a30, L_0x55d44ec04390, L_0x55d44ec04c40, L_0x55d44ec055f0;
L_0x55d44ec06070 .concat8 [ 1 1 1 1], L_0x55d44ec03e80, L_0x55d44ec046f0, L_0x55d44ec05090, L_0x55d44ec05910;
S_0x55d44df3a7f0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df31d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec035d0 .functor XOR 1, L_0x55d44ec03f90, L_0x55d44ec040c0, C4<0>, C4<0>;
L_0x55d44ec03a30 .functor XOR 1, L_0x55d44ec035d0, L_0x55d44ec041f0, C4<0>, C4<0>;
L_0x55d44ec03af0 .functor AND 1, L_0x55d44ec03f90, L_0x55d44ec040c0, C4<1>, C4<1>;
L_0x55d44ec03c00 .functor AND 1, L_0x55d44ec03f90, L_0x55d44ec041f0, C4<1>, C4<1>;
L_0x55d44ec03cc0 .functor OR 1, L_0x55d44ec03af0, L_0x55d44ec03c00, C4<0>, C4<0>;
L_0x55d44ec03dd0 .functor AND 1, L_0x55d44ec041f0, L_0x55d44ec040c0, C4<1>, C4<1>;
L_0x55d44ec03e80 .functor OR 1, L_0x55d44ec03cc0, L_0x55d44ec03dd0, C4<0>, C4<0>;
v0x55d44d07c5b0_0 .net *"_s0", 0 0, L_0x55d44ec035d0;  1 drivers
v0x55d44d07c670_0 .net *"_s10", 0 0, L_0x55d44ec03dd0;  1 drivers
v0x55d44d056420_0 .net *"_s4", 0 0, L_0x55d44ec03af0;  1 drivers
v0x55d44d07c180_0 .net *"_s6", 0 0, L_0x55d44ec03c00;  1 drivers
v0x55d44d07ba40_0 .net *"_s8", 0 0, L_0x55d44ec03cc0;  1 drivers
v0x55d44d055d90_0 .net "a", 0 0, L_0x55d44ec03f90;  1 drivers
v0x55d44d055e50_0 .net "b", 0 0, L_0x55d44ec040c0;  1 drivers
v0x55d44d06f6f0_0 .net "ca", 0 0, L_0x55d44ec03e80;  1 drivers
v0x55d44d06f7b0_0 .net "cin", 0 0, L_0x55d44ec041f0;  1 drivers
v0x55d44d06f1a0_0 .net "sum", 0 0, L_0x55d44ec03a30;  1 drivers
S_0x55d44df3a410 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df31d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec04320 .functor XOR 1, L_0x55d44ec04800, L_0x55d44ec04930, C4<0>, C4<0>;
L_0x55d44ec04390 .functor XOR 1, L_0x55d44ec04320, L_0x55d44ec04a60, C4<0>, C4<0>;
L_0x55d44ec04400 .functor AND 1, L_0x55d44ec04800, L_0x55d44ec04930, C4<1>, C4<1>;
L_0x55d44ec04470 .functor AND 1, L_0x55d44ec04800, L_0x55d44ec04a60, C4<1>, C4<1>;
L_0x55d44ec04530 .functor OR 1, L_0x55d44ec04400, L_0x55d44ec04470, C4<0>, C4<0>;
L_0x55d44ec04640 .functor AND 1, L_0x55d44ec04a60, L_0x55d44ec04930, C4<1>, C4<1>;
L_0x55d44ec046f0 .functor OR 1, L_0x55d44ec04530, L_0x55d44ec04640, C4<0>, C4<0>;
v0x55d44d062da0_0 .net *"_s0", 0 0, L_0x55d44ec04320;  1 drivers
v0x55d44d0627a0_0 .net *"_s10", 0 0, L_0x55d44ec04640;  1 drivers
v0x55d44d055b40_0 .net *"_s4", 0 0, L_0x55d44ec04400;  1 drivers
v0x55d44d072440_0 .net *"_s6", 0 0, L_0x55d44ec04470;  1 drivers
v0x55d44d07b3a0_0 .net *"_s8", 0 0, L_0x55d44ec04530;  1 drivers
v0x55d44d078310_0 .net "a", 0 0, L_0x55d44ec04800;  1 drivers
v0x55d44d0783d0_0 .net "b", 0 0, L_0x55d44ec04930;  1 drivers
v0x55d44d0753c0_0 .net "ca", 0 0, L_0x55d44ec046f0;  1 drivers
v0x55d44d075480_0 .net "cin", 0 0, L_0x55d44ec04a60;  1 drivers
v0x55d44d065ba0_0 .net "sum", 0 0, L_0x55d44ec04390;  1 drivers
S_0x55d44df31940 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df31d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec04bd0 .functor XOR 1, L_0x55d44ec051a0, L_0x55d44ec052d0, C4<0>, C4<0>;
L_0x55d44ec04c40 .functor XOR 1, L_0x55d44ec04bd0, L_0x55d44ec05450, C4<0>, C4<0>;
L_0x55d44ec04d00 .functor AND 1, L_0x55d44ec051a0, L_0x55d44ec052d0, C4<1>, C4<1>;
L_0x55d44ec04e10 .functor AND 1, L_0x55d44ec051a0, L_0x55d44ec05450, C4<1>, C4<1>;
L_0x55d44ec04ed0 .functor OR 1, L_0x55d44ec04d00, L_0x55d44ec04e10, C4<0>, C4<0>;
L_0x55d44ec04fe0 .functor AND 1, L_0x55d44ec05450, L_0x55d44ec052d0, C4<1>, C4<1>;
L_0x55d44ec05090 .functor OR 1, L_0x55d44ec04ed0, L_0x55d44ec04fe0, C4<0>, C4<0>;
v0x55d44d06ea50_0 .net *"_s0", 0 0, L_0x55d44ec04bd0;  1 drivers
v0x55d44d06eb10_0 .net *"_s10", 0 0, L_0x55d44ec04fe0;  1 drivers
v0x55d44d06b9c0_0 .net *"_s4", 0 0, L_0x55d44ec04d00;  1 drivers
v0x55d44d068a70_0 .net *"_s6", 0 0, L_0x55d44ec04e10;  1 drivers
v0x55d44d0591a0_0 .net *"_s8", 0 0, L_0x55d44ec04ed0;  1 drivers
v0x55d44d062100_0 .net "a", 0 0, L_0x55d44ec051a0;  1 drivers
v0x55d44d0621c0_0 .net "b", 0 0, L_0x55d44ec052d0;  1 drivers
v0x55d44d05f070_0 .net "ca", 0 0, L_0x55d44ec05090;  1 drivers
v0x55d44d05f130_0 .net "cin", 0 0, L_0x55d44ec05450;  1 drivers
v0x55d44d05c1d0_0 .net "sum", 0 0, L_0x55d44ec04c40;  1 drivers
S_0x55d44df378a0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df31d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec05580 .functor XOR 1, L_0x55d44ec05a20, L_0x55d44ec05be0, C4<0>, C4<0>;
L_0x55d44ec055f0 .functor XOR 1, L_0x55d44ec05580, L_0x55d44ec05da0, C4<0>, C4<0>;
L_0x55d44ec05660 .functor AND 1, L_0x55d44ec05a20, L_0x55d44ec05be0, C4<1>, C4<1>;
L_0x55d44ec056d0 .functor AND 1, L_0x55d44ec05a20, L_0x55d44ec05da0, C4<1>, C4<1>;
L_0x55d44ec05790 .functor OR 1, L_0x55d44ec05660, L_0x55d44ec056d0, C4<0>, C4<0>;
L_0x55d44ec058a0 .functor AND 1, L_0x55d44ec05da0, L_0x55d44ec05be0, C4<1>, C4<1>;
L_0x55d44ec05910 .functor OR 1, L_0x55d44ec05790, L_0x55d44ec058a0, C4<0>, C4<0>;
v0x55d44d04c760_0 .net *"_s0", 0 0, L_0x55d44ec05580;  1 drivers
v0x55d44d052630_0 .net *"_s10", 0 0, L_0x55d44ec058a0;  1 drivers
v0x55d44d04f6e0_0 .net *"_s4", 0 0, L_0x55d44ec05660;  1 drivers
v0x55d44d0231e0_0 .net *"_s6", 0 0, L_0x55d44ec056d0;  1 drivers
v0x55d44d048f40_0 .net *"_s8", 0 0, L_0x55d44ec05790;  1 drivers
v0x55d44d048800_0 .net "a", 0 0, L_0x55d44ec05a20;  1 drivers
v0x55d44d0488c0_0 .net "b", 0 0, L_0x55d44ec05be0;  1 drivers
v0x55d44d022b50_0 .net "ca", 0 0, L_0x55d44ec05910;  1 drivers
v0x55d44d022c10_0 .net "cin", 0 0, L_0x55d44ec05da0;  1 drivers
v0x55d44d03c560_0 .net "sum", 0 0, L_0x55d44ec055f0;  1 drivers
S_0x55d44df374c0 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44df422f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d011090_0 .net "a", 3 0, L_0x55d44ec08ca0;  1 drivers
v0x55d44d00e140_0 .net "b", 3 0, L_0x55d44ec08d40;  1 drivers
v0x55d44cffe870_0 .net "ca", 3 0, L_0x55d44ec08b30;  1 drivers
v0x55d44d0077d0_0 .net "cin", 3 0, L_0x55d44ec08e30;  1 drivers
v0x55d44d004740_0 .net "sum", 3 0, L_0x55d44ec08a90;  1 drivers
L_0x55d44ec06a50 .part L_0x55d44ec08ca0, 0, 1;
L_0x55d44ec06b80 .part L_0x55d44ec08d40, 0, 1;
L_0x55d44ec06cb0 .part L_0x55d44ec08e30, 0, 1;
L_0x55d44ec072c0 .part L_0x55d44ec08ca0, 1, 1;
L_0x55d44ec073f0 .part L_0x55d44ec08d40, 1, 1;
L_0x55d44ec07520 .part L_0x55d44ec08e30, 1, 1;
L_0x55d44ec07c60 .part L_0x55d44ec08ca0, 2, 1;
L_0x55d44ec07d90 .part L_0x55d44ec08d40, 2, 1;
L_0x55d44ec07f10 .part L_0x55d44ec08e30, 2, 1;
L_0x55d44ec084e0 .part L_0x55d44ec08ca0, 3, 1;
L_0x55d44ec086a0 .part L_0x55d44ec08d40, 3, 1;
L_0x55d44ec08860 .part L_0x55d44ec08e30, 3, 1;
L_0x55d44ec08a90 .concat8 [ 1 1 1 1], L_0x55d44ec064f0, L_0x55d44ec06e50, L_0x55d44ec07700, L_0x55d44ec080b0;
L_0x55d44ec08b30 .concat8 [ 1 1 1 1], L_0x55d44ec06940, L_0x55d44ec071b0, L_0x55d44ec07b50, L_0x55d44ec083d0;
S_0x55d44df34950 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df374c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec05f60 .functor XOR 1, L_0x55d44ec06a50, L_0x55d44ec06b80, C4<0>, C4<0>;
L_0x55d44ec064f0 .functor XOR 1, L_0x55d44ec05f60, L_0x55d44ec06cb0, C4<0>, C4<0>;
L_0x55d44ec065b0 .functor AND 1, L_0x55d44ec06a50, L_0x55d44ec06b80, C4<1>, C4<1>;
L_0x55d44ec066c0 .functor AND 1, L_0x55d44ec06a50, L_0x55d44ec06cb0, C4<1>, C4<1>;
L_0x55d44ec06780 .functor OR 1, L_0x55d44ec065b0, L_0x55d44ec066c0, C4<0>, C4<0>;
L_0x55d44ec06890 .functor AND 1, L_0x55d44ec06cb0, L_0x55d44ec06b80, C4<1>, C4<1>;
L_0x55d44ec06940 .functor OR 1, L_0x55d44ec06780, L_0x55d44ec06890, C4<0>, C4<0>;
v0x55d44d048160_0 .net *"_s0", 0 0, L_0x55d44ec05f60;  1 drivers
v0x55d44d048200_0 .net *"_s10", 0 0, L_0x55d44ec06890;  1 drivers
v0x55d44d0450d0_0 .net *"_s4", 0 0, L_0x55d44ec065b0;  1 drivers
v0x55d44d042180_0 .net *"_s6", 0 0, L_0x55d44ec066c0;  1 drivers
v0x55d44d0328b0_0 .net *"_s8", 0 0, L_0x55d44ec06780;  1 drivers
v0x55d44d03b810_0 .net "a", 0 0, L_0x55d44ec06a50;  1 drivers
v0x55d44d03b8d0_0 .net "b", 0 0, L_0x55d44ec06b80;  1 drivers
v0x55d44d038780_0 .net "ca", 0 0, L_0x55d44ec06940;  1 drivers
v0x55d44d038840_0 .net "cin", 0 0, L_0x55d44ec06cb0;  1 drivers
v0x55d44d035830_0 .net "sum", 0 0, L_0x55d44ec064f0;  1 drivers
S_0x55d44df34570 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df374c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec06de0 .functor XOR 1, L_0x55d44ec072c0, L_0x55d44ec073f0, C4<0>, C4<0>;
L_0x55d44ec06e50 .functor XOR 1, L_0x55d44ec06de0, L_0x55d44ec07520, C4<0>, C4<0>;
L_0x55d44ec06ec0 .functor AND 1, L_0x55d44ec072c0, L_0x55d44ec073f0, C4<1>, C4<1>;
L_0x55d44ec06f30 .functor AND 1, L_0x55d44ec072c0, L_0x55d44ec07520, C4<1>, C4<1>;
L_0x55d44ec06ff0 .functor OR 1, L_0x55d44ec06ec0, L_0x55d44ec06f30, C4<0>, C4<0>;
L_0x55d44ec07100 .functor AND 1, L_0x55d44ec07520, L_0x55d44ec073f0, C4<1>, C4<1>;
L_0x55d44ec071b0 .functor OR 1, L_0x55d44ec06ff0, L_0x55d44ec07100, C4<0>, C4<0>;
v0x55d44d025f60_0 .net *"_s0", 0 0, L_0x55d44ec06de0;  1 drivers
v0x55d44d026020_0 .net *"_s10", 0 0, L_0x55d44ec07100;  1 drivers
v0x55d44d02eec0_0 .net *"_s4", 0 0, L_0x55d44ec06ec0;  1 drivers
v0x55d44d02be30_0 .net *"_s6", 0 0, L_0x55d44ec06f30;  1 drivers
v0x55d44d028ee0_0 .net *"_s8", 0 0, L_0x55d44ec06ff0;  1 drivers
v0x55d44d019520_0 .net "a", 0 0, L_0x55d44ec072c0;  1 drivers
v0x55d44d0195e0_0 .net "b", 0 0, L_0x55d44ec073f0;  1 drivers
v0x55d44d01f3f0_0 .net "ca", 0 0, L_0x55d44ec071b0;  1 drivers
v0x55d44d01f4b0_0 .net "cin", 0 0, L_0x55d44ec07520;  1 drivers
v0x55d44d01c550_0 .net "sum", 0 0, L_0x55d44ec06e50;  1 drivers
S_0x55d44df315c0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df374c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec07690 .functor XOR 1, L_0x55d44ec07c60, L_0x55d44ec07d90, C4<0>, C4<0>;
L_0x55d44ec07700 .functor XOR 1, L_0x55d44ec07690, L_0x55d44ec07f10, C4<0>, C4<0>;
L_0x55d44ec077c0 .functor AND 1, L_0x55d44ec07c60, L_0x55d44ec07d90, C4<1>, C4<1>;
L_0x55d44ec078d0 .functor AND 1, L_0x55d44ec07c60, L_0x55d44ec07f10, C4<1>, C4<1>;
L_0x55d44ec07990 .functor OR 1, L_0x55d44ec077c0, L_0x55d44ec078d0, C4<0>, C4<0>;
L_0x55d44ec07aa0 .functor AND 1, L_0x55d44ec07f10, L_0x55d44ec07d90, C4<1>, C4<1>;
L_0x55d44ec07b50 .functor OR 1, L_0x55d44ec07990, L_0x55d44ec07aa0, C4<0>, C4<0>;
v0x55d44cfe27b0_0 .net *"_s0", 0 0, L_0x55d44ec07690;  1 drivers
v0x55d44cfe2870_0 .net *"_s10", 0 0, L_0x55d44ec07aa0;  1 drivers
v0x55d44cfe2120_0 .net *"_s4", 0 0, L_0x55d44ec077c0;  1 drivers
v0x55d44d015a30_0 .net *"_s6", 0 0, L_0x55d44ec078d0;  1 drivers
v0x55d44d015330_0 .net *"_s8", 0 0, L_0x55d44ec07990;  1 drivers
v0x55d44cfef1a0_0 .net "a", 0 0, L_0x55d44ec07c60;  1 drivers
v0x55d44cfef260_0 .net "b", 0 0, L_0x55d44ec07d90;  1 drivers
v0x55d44d014f00_0 .net "ca", 0 0, L_0x55d44ec07b50;  1 drivers
v0x55d44d014fc0_0 .net "cin", 0 0, L_0x55d44ec07f10;  1 drivers
v0x55d44d014870_0 .net "sum", 0 0, L_0x55d44ec07700;  1 drivers
S_0x55d44df388f0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df374c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec08040 .functor XOR 1, L_0x55d44ec084e0, L_0x55d44ec086a0, C4<0>, C4<0>;
L_0x55d44ec080b0 .functor XOR 1, L_0x55d44ec08040, L_0x55d44ec08860, C4<0>, C4<0>;
L_0x55d44ec08120 .functor AND 1, L_0x55d44ec084e0, L_0x55d44ec086a0, C4<1>, C4<1>;
L_0x55d44ec08190 .functor AND 1, L_0x55d44ec084e0, L_0x55d44ec08860, C4<1>, C4<1>;
L_0x55d44ec08250 .functor OR 1, L_0x55d44ec08120, L_0x55d44ec08190, C4<0>, C4<0>;
L_0x55d44ec08360 .functor AND 1, L_0x55d44ec08860, L_0x55d44ec086a0, C4<1>, C4<1>;
L_0x55d44ec083d0 .functor OR 1, L_0x55d44ec08250, L_0x55d44ec08360, C4<0>, C4<0>;
v0x55d44cfeeb10_0 .net *"_s0", 0 0, L_0x55d44ec08040;  1 drivers
v0x55d44d008470_0 .net *"_s10", 0 0, L_0x55d44ec08360;  1 drivers
v0x55d44d007e70_0 .net *"_s4", 0 0, L_0x55d44ec08120;  1 drivers
v0x55d44cffbb20_0 .net *"_s6", 0 0, L_0x55d44ec08190;  1 drivers
v0x55d44cffb520_0 .net *"_s8", 0 0, L_0x55d44ec08250;  1 drivers
v0x55d44cfee8c0_0 .net "a", 0 0, L_0x55d44ec084e0;  1 drivers
v0x55d44cfee980_0 .net "b", 0 0, L_0x55d44ec086a0;  1 drivers
v0x55d44d00b1c0_0 .net "ca", 0 0, L_0x55d44ec083d0;  1 drivers
v0x55d44d00b280_0 .net "cin", 0 0, L_0x55d44ec08860;  1 drivers
v0x55d44d0141d0_0 .net "sum", 0 0, L_0x55d44ec080b0;  1 drivers
S_0x55d44df39d20 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44df422f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44cfb8170_0 .net "a", 3 0, L_0x55d44ec0b640;  1 drivers
v0x55d44cfb5220_0 .net "b", 3 0, L_0x55d44ec0b770;  1 drivers
v0x55d44cf46020_0 .net "ca", 3 0, L_0x55d44ec0b4d0;  1 drivers
v0x55d44cfadbe0_0 .net "cin", 3 0, L_0x55d44ec0b8a0;  1 drivers
v0x55d44cfad8d0_0 .net "sum", 3 0, L_0x55d44ec0b430;  1 drivers
L_0x55d44ec093f0 .part L_0x55d44ec0b640, 0, 1;
L_0x55d44ec09520 .part L_0x55d44ec0b770, 0, 1;
L_0x55d44ec09650 .part L_0x55d44ec0b8a0, 0, 1;
L_0x55d44ec09c60 .part L_0x55d44ec0b640, 1, 1;
L_0x55d44ec09d90 .part L_0x55d44ec0b770, 1, 1;
L_0x55d44ec09ec0 .part L_0x55d44ec0b8a0, 1, 1;
L_0x55d44ec0a600 .part L_0x55d44ec0b640, 2, 1;
L_0x55d44ec0a730 .part L_0x55d44ec0b770, 2, 1;
L_0x55d44ec0a8b0 .part L_0x55d44ec0b8a0, 2, 1;
L_0x55d44ec0ae80 .part L_0x55d44ec0b640, 3, 1;
L_0x55d44ec0b040 .part L_0x55d44ec0b770, 3, 1;
L_0x55d44ec0b200 .part L_0x55d44ec0b8a0, 3, 1;
L_0x55d44ec0b430 .concat8 [ 1 1 1 1], L_0x55d44ec08ed0, L_0x55d44ec097f0, L_0x55d44ec0a0a0, L_0x55d44ec0aa50;
L_0x55d44ec0b4d0 .concat8 [ 1 1 1 1], L_0x55d44ec092e0, L_0x55d44ec09b50, L_0x55d44ec0a4f0, L_0x55d44ec0ad70;
S_0x55d44df359a0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df39d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec08a20 .functor XOR 1, L_0x55d44ec093f0, L_0x55d44ec09520, C4<0>, C4<0>;
L_0x55d44ec08ed0 .functor XOR 1, L_0x55d44ec08a20, L_0x55d44ec09650, C4<0>, C4<0>;
L_0x55d44ec08f90 .functor AND 1, L_0x55d44ec093f0, L_0x55d44ec09520, C4<1>, C4<1>;
L_0x55d44ec090a0 .functor AND 1, L_0x55d44ec093f0, L_0x55d44ec09650, C4<1>, C4<1>;
L_0x55d44ec09160 .functor OR 1, L_0x55d44ec08f90, L_0x55d44ec090a0, C4<0>, C4<0>;
L_0x55d44ec09270 .functor AND 1, L_0x55d44ec09650, L_0x55d44ec09520, C4<1>, C4<1>;
L_0x55d44ec092e0 .functor OR 1, L_0x55d44ec09160, L_0x55d44ec09270, C4<0>, C4<0>;
v0x55d44d0017f0_0 .net *"_s0", 0 0, L_0x55d44ec08a20;  1 drivers
v0x55d44d0018b0_0 .net *"_s10", 0 0, L_0x55d44ec09270;  1 drivers
v0x55d44cff1f20_0 .net *"_s4", 0 0, L_0x55d44ec08f90;  1 drivers
v0x55d44cffae80_0 .net *"_s6", 0 0, L_0x55d44ec090a0;  1 drivers
v0x55d44cff7df0_0 .net *"_s8", 0 0, L_0x55d44ec09160;  1 drivers
v0x55d44cff4ea0_0 .net "a", 0 0, L_0x55d44ec093f0;  1 drivers
v0x55d44cff4f60_0 .net "b", 0 0, L_0x55d44ec09520;  1 drivers
v0x55d44cfe54e0_0 .net "ca", 0 0, L_0x55d44ec092e0;  1 drivers
v0x55d44cfe55a0_0 .net "cin", 0 0, L_0x55d44ec09650;  1 drivers
v0x55d44cfeb460_0 .net "sum", 0 0, L_0x55d44ec08ed0;  1 drivers
S_0x55d44df36dd0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df39d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec09780 .functor XOR 1, L_0x55d44ec09c60, L_0x55d44ec09d90, C4<0>, C4<0>;
L_0x55d44ec097f0 .functor XOR 1, L_0x55d44ec09780, L_0x55d44ec09ec0, C4<0>, C4<0>;
L_0x55d44ec09860 .functor AND 1, L_0x55d44ec09c60, L_0x55d44ec09d90, C4<1>, C4<1>;
L_0x55d44ec098d0 .functor AND 1, L_0x55d44ec09c60, L_0x55d44ec09ec0, C4<1>, C4<1>;
L_0x55d44ec09990 .functor OR 1, L_0x55d44ec09860, L_0x55d44ec098d0, C4<0>, C4<0>;
L_0x55d44ec09aa0 .functor AND 1, L_0x55d44ec09ec0, L_0x55d44ec09d90, C4<1>, C4<1>;
L_0x55d44ec09b50 .functor OR 1, L_0x55d44ec09990, L_0x55d44ec09aa0, C4<0>, C4<0>;
v0x55d44cfe8460_0 .net *"_s0", 0 0, L_0x55d44ec09780;  1 drivers
v0x55d44cfbbf60_0 .net *"_s10", 0 0, L_0x55d44ec09aa0;  1 drivers
v0x55d44cfe1cc0_0 .net *"_s4", 0 0, L_0x55d44ec09860;  1 drivers
v0x55d44cfe1580_0 .net *"_s6", 0 0, L_0x55d44ec098d0;  1 drivers
v0x55d44cfbb8d0_0 .net *"_s8", 0 0, L_0x55d44ec09990;  1 drivers
v0x55d44cfd5230_0 .net "a", 0 0, L_0x55d44ec09c60;  1 drivers
v0x55d44cfd52f0_0 .net "b", 0 0, L_0x55d44ec09d90;  1 drivers
v0x55d44cfd4c30_0 .net "ca", 0 0, L_0x55d44ec09b50;  1 drivers
v0x55d44cfd4cf0_0 .net "cin", 0 0, L_0x55d44ec09ec0;  1 drivers
v0x55d44cfc8990_0 .net "sum", 0 0, L_0x55d44ec097f0;  1 drivers
S_0x55d44df32a50 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df39d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec0a030 .functor XOR 1, L_0x55d44ec0a600, L_0x55d44ec0a730, C4<0>, C4<0>;
L_0x55d44ec0a0a0 .functor XOR 1, L_0x55d44ec0a030, L_0x55d44ec0a8b0, C4<0>, C4<0>;
L_0x55d44ec0a160 .functor AND 1, L_0x55d44ec0a600, L_0x55d44ec0a730, C4<1>, C4<1>;
L_0x55d44ec0a270 .functor AND 1, L_0x55d44ec0a600, L_0x55d44ec0a8b0, C4<1>, C4<1>;
L_0x55d44ec0a330 .functor OR 1, L_0x55d44ec0a160, L_0x55d44ec0a270, C4<0>, C4<0>;
L_0x55d44ec0a440 .functor AND 1, L_0x55d44ec0a8b0, L_0x55d44ec0a730, C4<1>, C4<1>;
L_0x55d44ec0a4f0 .functor OR 1, L_0x55d44ec0a330, L_0x55d44ec0a440, C4<0>, C4<0>;
v0x55d44cfc82e0_0 .net *"_s0", 0 0, L_0x55d44ec0a030;  1 drivers
v0x55d44cfc83a0_0 .net *"_s10", 0 0, L_0x55d44ec0a440;  1 drivers
v0x55d44cfbb680_0 .net *"_s4", 0 0, L_0x55d44ec0a160;  1 drivers
v0x55d44cfd7f80_0 .net *"_s6", 0 0, L_0x55d44ec0a270;  1 drivers
v0x55d44cfe0ee0_0 .net *"_s8", 0 0, L_0x55d44ec0a330;  1 drivers
v0x55d44cfdde50_0 .net "a", 0 0, L_0x55d44ec0a600;  1 drivers
v0x55d44cfddf10_0 .net "b", 0 0, L_0x55d44ec0a730;  1 drivers
v0x55d44cfdaf00_0 .net "ca", 0 0, L_0x55d44ec0a4f0;  1 drivers
v0x55d44cfdafc0_0 .net "cin", 0 0, L_0x55d44ec0a8b0;  1 drivers
v0x55d44cfcb6e0_0 .net "sum", 0 0, L_0x55d44ec0a0a0;  1 drivers
S_0x55d44df33e80 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df39d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec0a9e0 .functor XOR 1, L_0x55d44ec0ae80, L_0x55d44ec0b040, C4<0>, C4<0>;
L_0x55d44ec0aa50 .functor XOR 1, L_0x55d44ec0a9e0, L_0x55d44ec0b200, C4<0>, C4<0>;
L_0x55d44ec0aac0 .functor AND 1, L_0x55d44ec0ae80, L_0x55d44ec0b040, C4<1>, C4<1>;
L_0x55d44ec0ab30 .functor AND 1, L_0x55d44ec0ae80, L_0x55d44ec0b200, C4<1>, C4<1>;
L_0x55d44ec0abf0 .functor OR 1, L_0x55d44ec0aac0, L_0x55d44ec0ab30, C4<0>, C4<0>;
L_0x55d44ec0ad00 .functor AND 1, L_0x55d44ec0b200, L_0x55d44ec0b040, C4<1>, C4<1>;
L_0x55d44ec0ad70 .functor OR 1, L_0x55d44ec0abf0, L_0x55d44ec0ad00, C4<0>, C4<0>;
v0x55d44cfd4590_0 .net *"_s0", 0 0, L_0x55d44ec0a9e0;  1 drivers
v0x55d44cfd1500_0 .net *"_s10", 0 0, L_0x55d44ec0ad00;  1 drivers
v0x55d44cfce5b0_0 .net *"_s4", 0 0, L_0x55d44ec0aac0;  1 drivers
v0x55d44cfbece0_0 .net *"_s6", 0 0, L_0x55d44ec0ab30;  1 drivers
v0x55d44cfc7c40_0 .net *"_s8", 0 0, L_0x55d44ec0abf0;  1 drivers
v0x55d44cfc4bb0_0 .net "a", 0 0, L_0x55d44ec0ae80;  1 drivers
v0x55d44cfc4c70_0 .net "b", 0 0, L_0x55d44ec0b040;  1 drivers
v0x55d44cfc1c60_0 .net "ca", 0 0, L_0x55d44ec0ad70;  1 drivers
v0x55d44cfc1d20_0 .net "cin", 0 0, L_0x55d44ec0b200;  1 drivers
v0x55d44cfb2350_0 .net "sum", 0 0, L_0x55d44ec0aa50;  1 drivers
S_0x55d44df2fb40 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44df46670;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44ce8ff50_0 .net "a", 15 0, L_0x55d44ec16b50;  1 drivers
v0x55d44ce8f950_0 .net "b", 15 0, L_0x55d44ec16c40;  1 drivers
v0x55d44ce82cf0_0 .net "ca", 15 0, L_0x55d44ec168f0;  1 drivers
v0x55d44ce9f5f0_0 .net "cin", 15 0, L_0x55d44ec16d30;  1 drivers
v0x55d44cea8550_0 .net "sum", 15 0, L_0x55d44ec16850;  1 drivers
L_0x55d44ec0e660 .part L_0x55d44ec16b50, 0, 4;
L_0x55d44ec0e700 .part L_0x55d44ec16c40, 0, 4;
L_0x55d44ec0e7a0 .part L_0x55d44ec16d30, 0, 4;
L_0x55d44ec10ff0 .part L_0x55d44ec16b50, 4, 4;
L_0x55d44ec110e0 .part L_0x55d44ec16c40, 4, 4;
L_0x55d44ec111d0 .part L_0x55d44ec16d30, 4, 4;
L_0x55d44ec13ab0 .part L_0x55d44ec16b50, 8, 4;
L_0x55d44ec13b50 .part L_0x55d44ec16c40, 8, 4;
L_0x55d44ec13c40 .part L_0x55d44ec16d30, 8, 4;
L_0x55d44ec16450 .part L_0x55d44ec16b50, 12, 4;
L_0x55d44ec16580 .part L_0x55d44ec16c40, 12, 4;
L_0x55d44ec166b0 .part L_0x55d44ec16d30, 12, 4;
L_0x55d44ec16850 .concat8 [ 4 4 4 4], L_0x55d44ec0e450, L_0x55d44ec10de0, L_0x55d44ec138a0, L_0x55d44ec16240;
L_0x55d44ec168f0 .concat8 [ 4 4 4 4], L_0x55d44ec0e4f0, L_0x55d44ec10e80, L_0x55d44ec13940, L_0x55d44ec162e0;
S_0x55d44df30ed0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44df2fb40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44cf5fda0_0 .net "a", 3 0, L_0x55d44ec0e660;  1 drivers
v0x55d44cf5f7a0_0 .net "b", 3 0, L_0x55d44ec0e700;  1 drivers
v0x55d44cf52b40_0 .net "ca", 3 0, L_0x55d44ec0e4f0;  1 drivers
v0x55d44cf6f440_0 .net "cin", 3 0, L_0x55d44ec0e7a0;  1 drivers
v0x55d44cf783a0_0 .net "sum", 3 0, L_0x55d44ec0e450;  1 drivers
L_0x55d44ec0c410 .part L_0x55d44ec0e660, 0, 1;
L_0x55d44ec0c540 .part L_0x55d44ec0e700, 0, 1;
L_0x55d44ec0c670 .part L_0x55d44ec0e7a0, 0, 1;
L_0x55d44ec0cc80 .part L_0x55d44ec0e660, 1, 1;
L_0x55d44ec0cdb0 .part L_0x55d44ec0e700, 1, 1;
L_0x55d44ec0cee0 .part L_0x55d44ec0e7a0, 1, 1;
L_0x55d44ec0d620 .part L_0x55d44ec0e660, 2, 1;
L_0x55d44ec0d750 .part L_0x55d44ec0e700, 2, 1;
L_0x55d44ec0d8d0 .part L_0x55d44ec0e7a0, 2, 1;
L_0x55d44ec0dea0 .part L_0x55d44ec0e660, 3, 1;
L_0x55d44ec0e060 .part L_0x55d44ec0e700, 3, 1;
L_0x55d44ec0e220 .part L_0x55d44ec0e7a0, 3, 1;
L_0x55d44ec0e450 .concat8 [ 1 1 1 1], L_0x55d44ec0b3c0, L_0x55d44ec0c810, L_0x55d44ec0d0c0, L_0x55d44ec0da70;
L_0x55d44ec0e4f0 .concat8 [ 1 1 1 1], L_0x55d44ec0c300, L_0x55d44ec0cb70, L_0x55d44ec0d510, L_0x55d44ec0dd90;
S_0x55d44df25320 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df30ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec0b9d0 .functor XOR 1, L_0x55d44ec0c410, L_0x55d44ec0c540, C4<0>, C4<0>;
L_0x55d44ec0b3c0 .functor XOR 1, L_0x55d44ec0b9d0, L_0x55d44ec0c670, C4<0>, C4<0>;
L_0x55d44ec0bf70 .functor AND 1, L_0x55d44ec0c410, L_0x55d44ec0c540, C4<1>, C4<1>;
L_0x55d44ec0c080 .functor AND 1, L_0x55d44ec0c410, L_0x55d44ec0c670, C4<1>, C4<1>;
L_0x55d44ec0c140 .functor OR 1, L_0x55d44ec0bf70, L_0x55d44ec0c080, C4<0>, C4<0>;
L_0x55d44ec0c250 .functor AND 1, L_0x55d44ec0c670, L_0x55d44ec0c540, C4<1>, C4<1>;
L_0x55d44ec0c300 .functor OR 1, L_0x55d44ec0c140, L_0x55d44ec0c250, C4<0>, C4<0>;
v0x55d44cfac7f0_0 .net *"_s0", 0 0, L_0x55d44ec0b9d0;  1 drivers
v0x55d44cf86660_0 .net *"_s10", 0 0, L_0x55d44ec0c250;  1 drivers
v0x55d44cfac3c0_0 .net *"_s4", 0 0, L_0x55d44ec0bf70;  1 drivers
v0x55d44cfabc80_0 .net *"_s6", 0 0, L_0x55d44ec0c080;  1 drivers
v0x55d44cf85fd0_0 .net *"_s8", 0 0, L_0x55d44ec0c140;  1 drivers
v0x55d44cf9f930_0 .net "a", 0 0, L_0x55d44ec0c410;  1 drivers
v0x55d44cf9f9f0_0 .net "b", 0 0, L_0x55d44ec0c540;  1 drivers
v0x55d44cf9f330_0 .net "ca", 0 0, L_0x55d44ec0c300;  1 drivers
v0x55d44cf9f3f0_0 .net "cin", 0 0, L_0x55d44ec0c670;  1 drivers
v0x55d44cf93090_0 .net "sum", 0 0, L_0x55d44ec0b3c0;  1 drivers
S_0x55d44df2ddb0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df30ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec0c7a0 .functor XOR 1, L_0x55d44ec0cc80, L_0x55d44ec0cdb0, C4<0>, C4<0>;
L_0x55d44ec0c810 .functor XOR 1, L_0x55d44ec0c7a0, L_0x55d44ec0cee0, C4<0>, C4<0>;
L_0x55d44ec0c880 .functor AND 1, L_0x55d44ec0cc80, L_0x55d44ec0cdb0, C4<1>, C4<1>;
L_0x55d44ec0c8f0 .functor AND 1, L_0x55d44ec0cc80, L_0x55d44ec0cee0, C4<1>, C4<1>;
L_0x55d44ec0c9b0 .functor OR 1, L_0x55d44ec0c880, L_0x55d44ec0c8f0, C4<0>, C4<0>;
L_0x55d44ec0cac0 .functor AND 1, L_0x55d44ec0cee0, L_0x55d44ec0cdb0, C4<1>, C4<1>;
L_0x55d44ec0cb70 .functor OR 1, L_0x55d44ec0c9b0, L_0x55d44ec0cac0, C4<0>, C4<0>;
v0x55d44cf929e0_0 .net *"_s0", 0 0, L_0x55d44ec0c7a0;  1 drivers
v0x55d44cf85d80_0 .net *"_s10", 0 0, L_0x55d44ec0cac0;  1 drivers
v0x55d44cfa2680_0 .net *"_s4", 0 0, L_0x55d44ec0c880;  1 drivers
v0x55d44cfab5e0_0 .net *"_s6", 0 0, L_0x55d44ec0c8f0;  1 drivers
v0x55d44cfa8550_0 .net *"_s8", 0 0, L_0x55d44ec0c9b0;  1 drivers
v0x55d44cfa5600_0 .net "a", 0 0, L_0x55d44ec0cc80;  1 drivers
v0x55d44cfa56c0_0 .net "b", 0 0, L_0x55d44ec0cdb0;  1 drivers
v0x55d44cf95d30_0 .net "ca", 0 0, L_0x55d44ec0cb70;  1 drivers
v0x55d44cf95df0_0 .net "cin", 0 0, L_0x55d44ec0cee0;  1 drivers
v0x55d44cf9ed40_0 .net "sum", 0 0, L_0x55d44ec0c810;  1 drivers
S_0x55d44df2d9d0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df30ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec0d050 .functor XOR 1, L_0x55d44ec0d620, L_0x55d44ec0d750, C4<0>, C4<0>;
L_0x55d44ec0d0c0 .functor XOR 1, L_0x55d44ec0d050, L_0x55d44ec0d8d0, C4<0>, C4<0>;
L_0x55d44ec0d180 .functor AND 1, L_0x55d44ec0d620, L_0x55d44ec0d750, C4<1>, C4<1>;
L_0x55d44ec0d290 .functor AND 1, L_0x55d44ec0d620, L_0x55d44ec0d8d0, C4<1>, C4<1>;
L_0x55d44ec0d350 .functor OR 1, L_0x55d44ec0d180, L_0x55d44ec0d290, C4<0>, C4<0>;
L_0x55d44ec0d460 .functor AND 1, L_0x55d44ec0d8d0, L_0x55d44ec0d750, C4<1>, C4<1>;
L_0x55d44ec0d510 .functor OR 1, L_0x55d44ec0d350, L_0x55d44ec0d460, C4<0>, C4<0>;
v0x55d44cf9bc00_0 .net *"_s0", 0 0, L_0x55d44ec0d050;  1 drivers
v0x55d44cf9bcc0_0 .net *"_s10", 0 0, L_0x55d44ec0d460;  1 drivers
v0x55d44cf98cb0_0 .net *"_s4", 0 0, L_0x55d44ec0d180;  1 drivers
v0x55d44cf893e0_0 .net *"_s6", 0 0, L_0x55d44ec0d290;  1 drivers
v0x55d44cf92340_0 .net *"_s8", 0 0, L_0x55d44ec0d350;  1 drivers
v0x55d44cf8f2b0_0 .net "a", 0 0, L_0x55d44ec0d620;  1 drivers
v0x55d44cf8f370_0 .net "b", 0 0, L_0x55d44ec0d750;  1 drivers
v0x55d44cf8c360_0 .net "ca", 0 0, L_0x55d44ec0d510;  1 drivers
v0x55d44cf8c420_0 .net "cin", 0 0, L_0x55d44ec0d8d0;  1 drivers
v0x55d44cf7ca50_0 .net "sum", 0 0, L_0x55d44ec0d0c0;  1 drivers
S_0x55d44df24f00 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df30ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec0da00 .functor XOR 1, L_0x55d44ec0dea0, L_0x55d44ec0e060, C4<0>, C4<0>;
L_0x55d44ec0da70 .functor XOR 1, L_0x55d44ec0da00, L_0x55d44ec0e220, C4<0>, C4<0>;
L_0x55d44ec0dae0 .functor AND 1, L_0x55d44ec0dea0, L_0x55d44ec0e060, C4<1>, C4<1>;
L_0x55d44ec0db50 .functor AND 1, L_0x55d44ec0dea0, L_0x55d44ec0e220, C4<1>, C4<1>;
L_0x55d44ec0dc10 .functor OR 1, L_0x55d44ec0dae0, L_0x55d44ec0db50, C4<0>, C4<0>;
L_0x55d44ec0dd20 .functor AND 1, L_0x55d44ec0e220, L_0x55d44ec0e060, C4<1>, C4<1>;
L_0x55d44ec0dd90 .functor OR 1, L_0x55d44ec0dc10, L_0x55d44ec0dd20, C4<0>, C4<0>;
v0x55d44cf82870_0 .net *"_s0", 0 0, L_0x55d44ec0da00;  1 drivers
v0x55d44cf7f920_0 .net *"_s10", 0 0, L_0x55d44ec0dd20;  1 drivers
v0x55d44cf53420_0 .net *"_s4", 0 0, L_0x55d44ec0dae0;  1 drivers
v0x55d44cf79180_0 .net *"_s6", 0 0, L_0x55d44ec0db50;  1 drivers
v0x55d44cf78a40_0 .net *"_s8", 0 0, L_0x55d44ec0dc10;  1 drivers
v0x55d44cf52d90_0 .net "a", 0 0, L_0x55d44ec0dea0;  1 drivers
v0x55d44cf52e50_0 .net "b", 0 0, L_0x55d44ec0e060;  1 drivers
v0x55d44cf6c6f0_0 .net "ca", 0 0, L_0x55d44ec0dd90;  1 drivers
v0x55d44cf6c7b0_0 .net "cin", 0 0, L_0x55d44ec0e220;  1 drivers
v0x55d44cf6c1a0_0 .net "sum", 0 0, L_0x55d44ec0da70;  1 drivers
S_0x55d44df2ae60 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44df2fb40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44cf2eab0_0 .net "a", 3 0, L_0x55d44ec10ff0;  1 drivers
v0x55d44cf37a10_0 .net "b", 3 0, L_0x55d44ec110e0;  1 drivers
v0x55d44cf34980_0 .net "ca", 3 0, L_0x55d44ec10e80;  1 drivers
v0x55d44cf31a30_0 .net "cin", 3 0, L_0x55d44ec111d0;  1 drivers
v0x55d44cf22160_0 .net "sum", 3 0, L_0x55d44ec10de0;  1 drivers
L_0x55d44ec0eda0 .part L_0x55d44ec10ff0, 0, 1;
L_0x55d44ec0eed0 .part L_0x55d44ec110e0, 0, 1;
L_0x55d44ec0f000 .part L_0x55d44ec111d0, 0, 1;
L_0x55d44ec0f610 .part L_0x55d44ec10ff0, 1, 1;
L_0x55d44ec0f740 .part L_0x55d44ec110e0, 1, 1;
L_0x55d44ec0f870 .part L_0x55d44ec111d0, 1, 1;
L_0x55d44ec0ffb0 .part L_0x55d44ec10ff0, 2, 1;
L_0x55d44ec100e0 .part L_0x55d44ec110e0, 2, 1;
L_0x55d44ec10260 .part L_0x55d44ec111d0, 2, 1;
L_0x55d44ec10830 .part L_0x55d44ec10ff0, 3, 1;
L_0x55d44ec109f0 .part L_0x55d44ec110e0, 3, 1;
L_0x55d44ec10bb0 .part L_0x55d44ec111d0, 3, 1;
L_0x55d44ec10de0 .concat8 [ 1 1 1 1], L_0x55d44ec0e840, L_0x55d44ec0f1a0, L_0x55d44ec0fa50, L_0x55d44ec10400;
L_0x55d44ec10e80 .concat8 [ 1 1 1 1], L_0x55d44ec0ec90, L_0x55d44ec0f500, L_0x55d44ec0fea0, L_0x55d44ec10720;
S_0x55d44df2aa80 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df2ae60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec0e3e0 .functor XOR 1, L_0x55d44ec0eda0, L_0x55d44ec0eed0, C4<0>, C4<0>;
L_0x55d44ec0e840 .functor XOR 1, L_0x55d44ec0e3e0, L_0x55d44ec0f000, C4<0>, C4<0>;
L_0x55d44ec0e900 .functor AND 1, L_0x55d44ec0eda0, L_0x55d44ec0eed0, C4<1>, C4<1>;
L_0x55d44ec0ea10 .functor AND 1, L_0x55d44ec0eda0, L_0x55d44ec0f000, C4<1>, C4<1>;
L_0x55d44ec0ead0 .functor OR 1, L_0x55d44ec0e900, L_0x55d44ec0ea10, C4<0>, C4<0>;
L_0x55d44ec0ebe0 .functor AND 1, L_0x55d44ec0f000, L_0x55d44ec0eed0, C4<1>, C4<1>;
L_0x55d44ec0ec90 .functor OR 1, L_0x55d44ec0ead0, L_0x55d44ec0ebe0, C4<0>, C4<0>;
v0x55d44cf75310_0 .net *"_s0", 0 0, L_0x55d44ec0e3e0;  1 drivers
v0x55d44cf753d0_0 .net *"_s10", 0 0, L_0x55d44ec0ebe0;  1 drivers
v0x55d44cf723c0_0 .net *"_s4", 0 0, L_0x55d44ec0e900;  1 drivers
v0x55d44cf62af0_0 .net *"_s6", 0 0, L_0x55d44ec0ea10;  1 drivers
v0x55d44cf6ba50_0 .net *"_s8", 0 0, L_0x55d44ec0ead0;  1 drivers
v0x55d44cf689c0_0 .net "a", 0 0, L_0x55d44ec0eda0;  1 drivers
v0x55d44cf68a80_0 .net "b", 0 0, L_0x55d44ec0eed0;  1 drivers
v0x55d44cf65a70_0 .net "ca", 0 0, L_0x55d44ec0ec90;  1 drivers
v0x55d44cf65b30_0 .net "cin", 0 0, L_0x55d44ec0f000;  1 drivers
v0x55d44cf56250_0 .net "sum", 0 0, L_0x55d44ec0e840;  1 drivers
S_0x55d44df27f10 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df2ae60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec0f130 .functor XOR 1, L_0x55d44ec0f610, L_0x55d44ec0f740, C4<0>, C4<0>;
L_0x55d44ec0f1a0 .functor XOR 1, L_0x55d44ec0f130, L_0x55d44ec0f870, C4<0>, C4<0>;
L_0x55d44ec0f210 .functor AND 1, L_0x55d44ec0f610, L_0x55d44ec0f740, C4<1>, C4<1>;
L_0x55d44ec0f280 .functor AND 1, L_0x55d44ec0f610, L_0x55d44ec0f870, C4<1>, C4<1>;
L_0x55d44ec0f340 .functor OR 1, L_0x55d44ec0f210, L_0x55d44ec0f280, C4<0>, C4<0>;
L_0x55d44ec0f450 .functor AND 1, L_0x55d44ec0f870, L_0x55d44ec0f740, C4<1>, C4<1>;
L_0x55d44ec0f500 .functor OR 1, L_0x55d44ec0f340, L_0x55d44ec0f450, C4<0>, C4<0>;
v0x55d44cf5f100_0 .net *"_s0", 0 0, L_0x55d44ec0f130;  1 drivers
v0x55d44cf5c070_0 .net *"_s10", 0 0, L_0x55d44ec0f450;  1 drivers
v0x55d44cf59120_0 .net *"_s4", 0 0, L_0x55d44ec0f210;  1 drivers
v0x55d44cf49760_0 .net *"_s6", 0 0, L_0x55d44ec0f280;  1 drivers
v0x55d44cf4f630_0 .net *"_s8", 0 0, L_0x55d44ec0f340;  1 drivers
v0x55d44cf4c6e0_0 .net "a", 0 0, L_0x55d44ec0f610;  1 drivers
v0x55d44cf4c7a0_0 .net "b", 0 0, L_0x55d44ec0f740;  1 drivers
v0x55d44cf129f0_0 .net "ca", 0 0, L_0x55d44ec0f500;  1 drivers
v0x55d44cf12ab0_0 .net "cin", 0 0, L_0x55d44ec0f870;  1 drivers
v0x55d44cf12410_0 .net "sum", 0 0, L_0x55d44ec0f1a0;  1 drivers
S_0x55d44df27b30 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df2ae60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec0f9e0 .functor XOR 1, L_0x55d44ec0ffb0, L_0x55d44ec100e0, C4<0>, C4<0>;
L_0x55d44ec0fa50 .functor XOR 1, L_0x55d44ec0f9e0, L_0x55d44ec10260, C4<0>, C4<0>;
L_0x55d44ec0fb10 .functor AND 1, L_0x55d44ec0ffb0, L_0x55d44ec100e0, C4<1>, C4<1>;
L_0x55d44ec0fc20 .functor AND 1, L_0x55d44ec0ffb0, L_0x55d44ec10260, C4<1>, C4<1>;
L_0x55d44ec0fce0 .functor OR 1, L_0x55d44ec0fb10, L_0x55d44ec0fc20, C4<0>, C4<0>;
L_0x55d44ec0fdf0 .functor AND 1, L_0x55d44ec10260, L_0x55d44ec100e0, C4<1>, C4<1>;
L_0x55d44ec0fea0 .functor OR 1, L_0x55d44ec0fce0, L_0x55d44ec0fdf0, C4<0>, C4<0>;
v0x55d44cf45c70_0 .net *"_s0", 0 0, L_0x55d44ec0f9e0;  1 drivers
v0x55d44cf45d30_0 .net *"_s10", 0 0, L_0x55d44ec0fdf0;  1 drivers
v0x55d44cf45570_0 .net *"_s4", 0 0, L_0x55d44ec0fb10;  1 drivers
v0x55d44cf1f3e0_0 .net *"_s6", 0 0, L_0x55d44ec0fc20;  1 drivers
v0x55d44cf45140_0 .net *"_s8", 0 0, L_0x55d44ec0fce0;  1 drivers
v0x55d44cf44a00_0 .net "a", 0 0, L_0x55d44ec0ffb0;  1 drivers
v0x55d44cf44ac0_0 .net "b", 0 0, L_0x55d44ec100e0;  1 drivers
v0x55d44cf1ed50_0 .net "ca", 0 0, L_0x55d44ec0fea0;  1 drivers
v0x55d44cf1ee10_0 .net "cin", 0 0, L_0x55d44ec10260;  1 drivers
v0x55d44cf38760_0 .net "sum", 0 0, L_0x55d44ec0fa50;  1 drivers
S_0x55d44df24af0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df2ae60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec10390 .functor XOR 1, L_0x55d44ec10830, L_0x55d44ec109f0, C4<0>, C4<0>;
L_0x55d44ec10400 .functor XOR 1, L_0x55d44ec10390, L_0x55d44ec10bb0, C4<0>, C4<0>;
L_0x55d44ec10470 .functor AND 1, L_0x55d44ec10830, L_0x55d44ec109f0, C4<1>, C4<1>;
L_0x55d44ec104e0 .functor AND 1, L_0x55d44ec10830, L_0x55d44ec10bb0, C4<1>, C4<1>;
L_0x55d44ec105a0 .functor OR 1, L_0x55d44ec10470, L_0x55d44ec104e0, C4<0>, C4<0>;
L_0x55d44ec106b0 .functor AND 1, L_0x55d44ec10bb0, L_0x55d44ec109f0, C4<1>, C4<1>;
L_0x55d44ec10720 .functor OR 1, L_0x55d44ec105a0, L_0x55d44ec106b0, C4<0>, C4<0>;
v0x55d44cf380b0_0 .net *"_s0", 0 0, L_0x55d44ec10390;  1 drivers
v0x55d44cf2bd60_0 .net *"_s10", 0 0, L_0x55d44ec106b0;  1 drivers
v0x55d44cf2b760_0 .net *"_s4", 0 0, L_0x55d44ec10470;  1 drivers
v0x55d44cf1eb00_0 .net *"_s6", 0 0, L_0x55d44ec104e0;  1 drivers
v0x55d44cf3b400_0 .net *"_s8", 0 0, L_0x55d44ec105a0;  1 drivers
v0x55d44cf44360_0 .net "a", 0 0, L_0x55d44ec10830;  1 drivers
v0x55d44cf44420_0 .net "b", 0 0, L_0x55d44ec109f0;  1 drivers
v0x55d44cf412d0_0 .net "ca", 0 0, L_0x55d44ec10720;  1 drivers
v0x55d44cf41390_0 .net "cin", 0 0, L_0x55d44ec10bb0;  1 drivers
v0x55d44cf3e430_0 .net "sum", 0 0, L_0x55d44ec10400;  1 drivers
S_0x55d44df2beb0 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44df2fb40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44cee5460_0 .net "a", 3 0, L_0x55d44ec13ab0;  1 drivers
v0x55d44ce761d0_0 .net "b", 3 0, L_0x55d44ec13b50;  1 drivers
v0x55d44ceddd90_0 .net "ca", 3 0, L_0x55d44ec13940;  1 drivers
v0x55d44cedda80_0 .net "cin", 3 0, L_0x55d44ec13c40;  1 drivers
v0x55d44ce76a80_0 .net "sum", 3 0, L_0x55d44ec138a0;  1 drivers
L_0x55d44ec11860 .part L_0x55d44ec13ab0, 0, 1;
L_0x55d44ec11990 .part L_0x55d44ec13b50, 0, 1;
L_0x55d44ec11ac0 .part L_0x55d44ec13c40, 0, 1;
L_0x55d44ec120d0 .part L_0x55d44ec13ab0, 1, 1;
L_0x55d44ec12200 .part L_0x55d44ec13b50, 1, 1;
L_0x55d44ec12330 .part L_0x55d44ec13c40, 1, 1;
L_0x55d44ec12a70 .part L_0x55d44ec13ab0, 2, 1;
L_0x55d44ec12ba0 .part L_0x55d44ec13b50, 2, 1;
L_0x55d44ec12d20 .part L_0x55d44ec13c40, 2, 1;
L_0x55d44ec132f0 .part L_0x55d44ec13ab0, 3, 1;
L_0x55d44ec134b0 .part L_0x55d44ec13b50, 3, 1;
L_0x55d44ec13670 .part L_0x55d44ec13c40, 3, 1;
L_0x55d44ec138a0 .concat8 [ 1 1 1 1], L_0x55d44ec11300, L_0x55d44ec11c60, L_0x55d44ec12510, L_0x55d44ec12ec0;
L_0x55d44ec13940 .concat8 [ 1 1 1 1], L_0x55d44ec11750, L_0x55d44ec11fc0, L_0x55d44ec12960, L_0x55d44ec131e0;
S_0x55d44df2d2e0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df2beb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec10d70 .functor XOR 1, L_0x55d44ec11860, L_0x55d44ec11990, C4<0>, C4<0>;
L_0x55d44ec11300 .functor XOR 1, L_0x55d44ec10d70, L_0x55d44ec11ac0, C4<0>, C4<0>;
L_0x55d44ec113c0 .functor AND 1, L_0x55d44ec11860, L_0x55d44ec11990, C4<1>, C4<1>;
L_0x55d44ec114d0 .functor AND 1, L_0x55d44ec11860, L_0x55d44ec11ac0, C4<1>, C4<1>;
L_0x55d44ec11590 .functor OR 1, L_0x55d44ec113c0, L_0x55d44ec114d0, C4<0>, C4<0>;
L_0x55d44ec116a0 .functor AND 1, L_0x55d44ec11ac0, L_0x55d44ec11990, C4<1>, C4<1>;
L_0x55d44ec11750 .functor OR 1, L_0x55d44ec11590, L_0x55d44ec116a0, C4<0>, C4<0>;
v0x55d44cf2b0c0_0 .net *"_s0", 0 0, L_0x55d44ec10d70;  1 drivers
v0x55d44cf2b160_0 .net *"_s10", 0 0, L_0x55d44ec116a0;  1 drivers
v0x55d44cf28030_0 .net *"_s4", 0 0, L_0x55d44ec113c0;  1 drivers
v0x55d44cf250e0_0 .net *"_s6", 0 0, L_0x55d44ec114d0;  1 drivers
v0x55d44cf15720_0 .net *"_s8", 0 0, L_0x55d44ec11590;  1 drivers
v0x55d44cf1b5f0_0 .net "a", 0 0, L_0x55d44ec11860;  1 drivers
v0x55d44cf1b6b0_0 .net "b", 0 0, L_0x55d44ec11990;  1 drivers
v0x55d44cf186a0_0 .net "ca", 0 0, L_0x55d44ec11750;  1 drivers
v0x55d44cf18760_0 .net "cin", 0 0, L_0x55d44ec11ac0;  1 drivers
v0x55d44ceec1a0_0 .net "sum", 0 0, L_0x55d44ec11300;  1 drivers
S_0x55d44df28f60 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df2beb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec11bf0 .functor XOR 1, L_0x55d44ec120d0, L_0x55d44ec12200, C4<0>, C4<0>;
L_0x55d44ec11c60 .functor XOR 1, L_0x55d44ec11bf0, L_0x55d44ec12330, C4<0>, C4<0>;
L_0x55d44ec11cd0 .functor AND 1, L_0x55d44ec120d0, L_0x55d44ec12200, C4<1>, C4<1>;
L_0x55d44ec11d40 .functor AND 1, L_0x55d44ec120d0, L_0x55d44ec12330, C4<1>, C4<1>;
L_0x55d44ec11e00 .functor OR 1, L_0x55d44ec11cd0, L_0x55d44ec11d40, C4<0>, C4<0>;
L_0x55d44ec11f10 .functor AND 1, L_0x55d44ec12330, L_0x55d44ec12200, C4<1>, C4<1>;
L_0x55d44ec11fc0 .functor OR 1, L_0x55d44ec11e00, L_0x55d44ec11f10, C4<0>, C4<0>;
v0x55d44cf11f00_0 .net *"_s0", 0 0, L_0x55d44ec11bf0;  1 drivers
v0x55d44cf11fc0_0 .net *"_s10", 0 0, L_0x55d44ec11f10;  1 drivers
v0x55d44cf117c0_0 .net *"_s4", 0 0, L_0x55d44ec11cd0;  1 drivers
v0x55d44ceebb10_0 .net *"_s6", 0 0, L_0x55d44ec11d40;  1 drivers
v0x55d44cf05470_0 .net *"_s8", 0 0, L_0x55d44ec11e00;  1 drivers
v0x55d44cf04e70_0 .net "a", 0 0, L_0x55d44ec120d0;  1 drivers
v0x55d44cf04f30_0 .net "b", 0 0, L_0x55d44ec12200;  1 drivers
v0x55d44cef8b20_0 .net "ca", 0 0, L_0x55d44ec11fc0;  1 drivers
v0x55d44cef8be0_0 .net "cin", 0 0, L_0x55d44ec12330;  1 drivers
v0x55d44cef85d0_0 .net "sum", 0 0, L_0x55d44ec11c60;  1 drivers
S_0x55d44df2a390 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df2beb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec124a0 .functor XOR 1, L_0x55d44ec12a70, L_0x55d44ec12ba0, C4<0>, C4<0>;
L_0x55d44ec12510 .functor XOR 1, L_0x55d44ec124a0, L_0x55d44ec12d20, C4<0>, C4<0>;
L_0x55d44ec125d0 .functor AND 1, L_0x55d44ec12a70, L_0x55d44ec12ba0, C4<1>, C4<1>;
L_0x55d44ec126e0 .functor AND 1, L_0x55d44ec12a70, L_0x55d44ec12d20, C4<1>, C4<1>;
L_0x55d44ec127a0 .functor OR 1, L_0x55d44ec125d0, L_0x55d44ec126e0, C4<0>, C4<0>;
L_0x55d44ec128b0 .functor AND 1, L_0x55d44ec12d20, L_0x55d44ec12ba0, C4<1>, C4<1>;
L_0x55d44ec12960 .functor OR 1, L_0x55d44ec127a0, L_0x55d44ec128b0, C4<0>, C4<0>;
v0x55d44ceeb8c0_0 .net *"_s0", 0 0, L_0x55d44ec124a0;  1 drivers
v0x55d44ceeb980_0 .net *"_s10", 0 0, L_0x55d44ec128b0;  1 drivers
v0x55d44cf081c0_0 .net *"_s4", 0 0, L_0x55d44ec125d0;  1 drivers
v0x55d44cf11120_0 .net *"_s6", 0 0, L_0x55d44ec126e0;  1 drivers
v0x55d44cf0e090_0 .net *"_s8", 0 0, L_0x55d44ec127a0;  1 drivers
v0x55d44cf0b140_0 .net "a", 0 0, L_0x55d44ec12a70;  1 drivers
v0x55d44cf0b200_0 .net "b", 0 0, L_0x55d44ec12ba0;  1 drivers
v0x55d44cefb870_0 .net "ca", 0 0, L_0x55d44ec12960;  1 drivers
v0x55d44cefb930_0 .net "cin", 0 0, L_0x55d44ec12d20;  1 drivers
v0x55d44cf04880_0 .net "sum", 0 0, L_0x55d44ec12510;  1 drivers
S_0x55d44df26010 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df2beb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec12e50 .functor XOR 1, L_0x55d44ec132f0, L_0x55d44ec134b0, C4<0>, C4<0>;
L_0x55d44ec12ec0 .functor XOR 1, L_0x55d44ec12e50, L_0x55d44ec13670, C4<0>, C4<0>;
L_0x55d44ec12f30 .functor AND 1, L_0x55d44ec132f0, L_0x55d44ec134b0, C4<1>, C4<1>;
L_0x55d44ec12fa0 .functor AND 1, L_0x55d44ec132f0, L_0x55d44ec13670, C4<1>, C4<1>;
L_0x55d44ec13060 .functor OR 1, L_0x55d44ec12f30, L_0x55d44ec12fa0, C4<0>, C4<0>;
L_0x55d44ec13170 .functor AND 1, L_0x55d44ec13670, L_0x55d44ec134b0, C4<1>, C4<1>;
L_0x55d44ec131e0 .functor OR 1, L_0x55d44ec13060, L_0x55d44ec13170, C4<0>, C4<0>;
v0x55d44cf01740_0 .net *"_s0", 0 0, L_0x55d44ec12e50;  1 drivers
v0x55d44cefe7f0_0 .net *"_s10", 0 0, L_0x55d44ec13170;  1 drivers
v0x55d44ceeef20_0 .net *"_s4", 0 0, L_0x55d44ec12f30;  1 drivers
v0x55d44cef7e80_0 .net *"_s6", 0 0, L_0x55d44ec12fa0;  1 drivers
v0x55d44cef4df0_0 .net *"_s8", 0 0, L_0x55d44ec13060;  1 drivers
v0x55d44cef1ea0_0 .net "a", 0 0, L_0x55d44ec132f0;  1 drivers
v0x55d44cef1f60_0 .net "b", 0 0, L_0x55d44ec134b0;  1 drivers
v0x55d44cee24e0_0 .net "ca", 0 0, L_0x55d44ec131e0;  1 drivers
v0x55d44cee25a0_0 .net "cin", 0 0, L_0x55d44ec13670;  1 drivers
v0x55d44cee8460_0 .net "sum", 0 0, L_0x55d44ec12ec0;  1 drivers
S_0x55d44df27440 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44df2fb40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44cea9330_0 .net "a", 3 0, L_0x55d44ec16450;  1 drivers
v0x55d44cea8bf0_0 .net "b", 3 0, L_0x55d44ec16580;  1 drivers
v0x55d44ce82f40_0 .net "ca", 3 0, L_0x55d44ec162e0;  1 drivers
v0x55d44ce9c8a0_0 .net "cin", 3 0, L_0x55d44ec166b0;  1 drivers
v0x55d44ce9c2a0_0 .net "sum", 3 0, L_0x55d44ec16240;  1 drivers
L_0x55d44ec14200 .part L_0x55d44ec16450, 0, 1;
L_0x55d44ec14330 .part L_0x55d44ec16580, 0, 1;
L_0x55d44ec14460 .part L_0x55d44ec166b0, 0, 1;
L_0x55d44ec14a70 .part L_0x55d44ec16450, 1, 1;
L_0x55d44ec14ba0 .part L_0x55d44ec16580, 1, 1;
L_0x55d44ec14cd0 .part L_0x55d44ec166b0, 1, 1;
L_0x55d44ec15370 .part L_0x55d44ec16450, 2, 1;
L_0x55d44ec154a0 .part L_0x55d44ec16580, 2, 1;
L_0x55d44ec15620 .part L_0x55d44ec166b0, 2, 1;
L_0x55d44ec15c90 .part L_0x55d44ec16450, 3, 1;
L_0x55d44ec15e50 .part L_0x55d44ec16580, 3, 1;
L_0x55d44ec16010 .part L_0x55d44ec166b0, 3, 1;
L_0x55d44ec16240 .concat8 [ 1 1 1 1], L_0x55d44ec13ce0, L_0x55d44ec14600, L_0x55d44ec14eb0, L_0x55d44ec157c0;
L_0x55d44ec162e0 .concat8 [ 1 1 1 1], L_0x55d44ec140f0, L_0x55d44ec14960, L_0x55d44ec15260, L_0x55d44ec15b80;
S_0x55d44df22fd0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df27440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec13830 .functor XOR 1, L_0x55d44ec14200, L_0x55d44ec14330, C4<0>, C4<0>;
L_0x55d44ec13ce0 .functor XOR 1, L_0x55d44ec13830, L_0x55d44ec14460, C4<0>, C4<0>;
L_0x55d44ec13da0 .functor AND 1, L_0x55d44ec14200, L_0x55d44ec14330, C4<1>, C4<1>;
L_0x55d44ec13eb0 .functor AND 1, L_0x55d44ec14200, L_0x55d44ec14460, C4<1>, C4<1>;
L_0x55d44ec13f70 .functor OR 1, L_0x55d44ec13da0, L_0x55d44ec13eb0, C4<0>, C4<0>;
L_0x55d44ec14080 .functor AND 1, L_0x55d44ec14460, L_0x55d44ec14330, C4<1>, C4<1>;
L_0x55d44ec140f0 .functor OR 1, L_0x55d44ec13f70, L_0x55d44ec14080, C4<0>, C4<0>;
v0x55d44ce76420_0 .net *"_s0", 0 0, L_0x55d44ec13830;  1 drivers
v0x55d44ce764e0_0 .net *"_s10", 0 0, L_0x55d44ec14080;  1 drivers
v0x55d44cea9e20_0 .net *"_s4", 0 0, L_0x55d44ec13da0;  1 drivers
v0x55d44cea9790_0 .net *"_s6", 0 0, L_0x55d44ec13eb0;  1 drivers
v0x55d44cedd0a0_0 .net *"_s8", 0 0, L_0x55d44ec13f70;  1 drivers
v0x55d44cedc9a0_0 .net "a", 0 0, L_0x55d44ec14200;  1 drivers
v0x55d44cedca60_0 .net "b", 0 0, L_0x55d44ec14330;  1 drivers
v0x55d44ceb6810_0 .net "ca", 0 0, L_0x55d44ec140f0;  1 drivers
v0x55d44ceb68d0_0 .net "cin", 0 0, L_0x55d44ec14460;  1 drivers
v0x55d44cedc620_0 .net "sum", 0 0, L_0x55d44ec13ce0;  1 drivers
S_0x55d44df24400 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df27440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec14590 .functor XOR 1, L_0x55d44ec14a70, L_0x55d44ec14ba0, C4<0>, C4<0>;
L_0x55d44ec14600 .functor XOR 1, L_0x55d44ec14590, L_0x55d44ec14cd0, C4<0>, C4<0>;
L_0x55d44ec14670 .functor AND 1, L_0x55d44ec14a70, L_0x55d44ec14ba0, C4<1>, C4<1>;
L_0x55d44ec146e0 .functor AND 1, L_0x55d44ec14a70, L_0x55d44ec14cd0, C4<1>, C4<1>;
L_0x55d44ec147a0 .functor OR 1, L_0x55d44ec14670, L_0x55d44ec146e0, C4<0>, C4<0>;
L_0x55d44ec148b0 .functor AND 1, L_0x55d44ec14cd0, L_0x55d44ec14ba0, C4<1>, C4<1>;
L_0x55d44ec14960 .functor OR 1, L_0x55d44ec147a0, L_0x55d44ec148b0, C4<0>, C4<0>;
v0x55d44cedbe30_0 .net *"_s0", 0 0, L_0x55d44ec14590;  1 drivers
v0x55d44ceb6180_0 .net *"_s10", 0 0, L_0x55d44ec148b0;  1 drivers
v0x55d44cecfae0_0 .net *"_s4", 0 0, L_0x55d44ec14670;  1 drivers
v0x55d44cecf4e0_0 .net *"_s6", 0 0, L_0x55d44ec146e0;  1 drivers
v0x55d44cec3190_0 .net *"_s8", 0 0, L_0x55d44ec147a0;  1 drivers
v0x55d44cec2b90_0 .net "a", 0 0, L_0x55d44ec14a70;  1 drivers
v0x55d44cec2c50_0 .net "b", 0 0, L_0x55d44ec14ba0;  1 drivers
v0x55d44ceb5f30_0 .net "ca", 0 0, L_0x55d44ec14960;  1 drivers
v0x55d44ceb5ff0_0 .net "cin", 0 0, L_0x55d44ec14cd0;  1 drivers
v0x55d44ced28e0_0 .net "sum", 0 0, L_0x55d44ec14600;  1 drivers
S_0x55d44df12b80 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df27440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec14e40 .functor XOR 1, L_0x55d44ec15370, L_0x55d44ec154a0, C4<0>, C4<0>;
L_0x55d44ec14eb0 .functor XOR 1, L_0x55d44ec14e40, L_0x55d44ec15620, C4<0>, C4<0>;
L_0x55d44ec14f70 .functor AND 1, L_0x55d44ec15370, L_0x55d44ec154a0, C4<1>, C4<1>;
L_0x55d44ec14fe0 .functor AND 1, L_0x55d44ec15370, L_0x55d44ec15620, C4<1>, C4<1>;
L_0x55d44ec150a0 .functor OR 1, L_0x55d44ec14f70, L_0x55d44ec14fe0, C4<0>, C4<0>;
L_0x55d44ec151b0 .functor AND 1, L_0x55d44ec15620, L_0x55d44ec154a0, C4<1>, C4<1>;
L_0x55d44ec15260 .functor OR 1, L_0x55d44ec150a0, L_0x55d44ec151b0, C4<0>, C4<0>;
v0x55d44cedb790_0 .net *"_s0", 0 0, L_0x55d44ec14e40;  1 drivers
v0x55d44cedb850_0 .net *"_s10", 0 0, L_0x55d44ec151b0;  1 drivers
v0x55d44ced8700_0 .net *"_s4", 0 0, L_0x55d44ec14f70;  1 drivers
v0x55d44ced57b0_0 .net *"_s6", 0 0, L_0x55d44ec14fe0;  1 drivers
v0x55d44cec5ee0_0 .net *"_s8", 0 0, L_0x55d44ec150a0;  1 drivers
v0x55d44cecee40_0 .net "a", 0 0, L_0x55d44ec15370;  1 drivers
v0x55d44cecef00_0 .net "b", 0 0, L_0x55d44ec154a0;  1 drivers
v0x55d44cecbdb0_0 .net "ca", 0 0, L_0x55d44ec15260;  1 drivers
v0x55d44cecbe70_0 .net "cin", 0 0, L_0x55d44ec15620;  1 drivers
v0x55d44cec8f10_0 .net "sum", 0 0, L_0x55d44ec14eb0;  1 drivers
S_0x55d44df06230 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df27440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec15750 .functor XOR 1, L_0x55d44ec15c90, L_0x55d44ec15e50, C4<0>, C4<0>;
L_0x55d44ec157c0 .functor XOR 1, L_0x55d44ec15750, L_0x55d44ec16010, C4<0>, C4<0>;
L_0x55d44ec15830 .functor AND 1, L_0x55d44ec15c90, L_0x55d44ec15e50, C4<1>, C4<1>;
L_0x55d44ec15940 .functor AND 1, L_0x55d44ec15c90, L_0x55d44ec16010, C4<1>, C4<1>;
L_0x55d44ec15a00 .functor OR 1, L_0x55d44ec15830, L_0x55d44ec15940, C4<0>, C4<0>;
L_0x55d44ec15b10 .functor AND 1, L_0x55d44ec16010, L_0x55d44ec15e50, C4<1>, C4<1>;
L_0x55d44ec15b80 .functor OR 1, L_0x55d44ec15a00, L_0x55d44ec15b10, C4<0>, C4<0>;
v0x55d44ceb9590_0 .net *"_s0", 0 0, L_0x55d44ec15750;  1 drivers
v0x55d44cec24f0_0 .net *"_s10", 0 0, L_0x55d44ec15b10;  1 drivers
v0x55d44cebf460_0 .net *"_s4", 0 0, L_0x55d44ec15830;  1 drivers
v0x55d44cebc510_0 .net *"_s6", 0 0, L_0x55d44ec15940;  1 drivers
v0x55d44ceacb50_0 .net *"_s8", 0 0, L_0x55d44ec15a00;  1 drivers
v0x55d44ceb2a20_0 .net "a", 0 0, L_0x55d44ec15c90;  1 drivers
v0x55d44ceb2ae0_0 .net "b", 0 0, L_0x55d44ec15e50;  1 drivers
v0x55d44ceafad0_0 .net "ca", 0 0, L_0x55d44ec15b80;  1 drivers
v0x55d44ceafb90_0 .net "cin", 0 0, L_0x55d44ec16010;  1 drivers
v0x55d44ce83680_0 .net "sum", 0 0, L_0x55d44ec157c0;  1 drivers
S_0x55d44df15700 .scope module, "FA_1" "thirtBitAdder" 5 14, 6 3 0, S_0x55d44df45240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44d5ec760_0 .net "a", 31 0, L_0x55d44ec2d2f0;  1 drivers
v0x55d44d5dfe10_0 .net "b", 31 0, L_0x55d44ec2d3e0;  1 drivers
v0x55d44d592a60_0 .net "ca", 31 0, L_0x55d44ec2d160;  1 drivers
v0x55d44d5c5be0_0 .net "cin", 31 0, L_0x55d44ec2d4d0;  1 drivers
v0x55d44d59f450_0 .net "sum", 31 0, L_0x55d44ec2d020;  1 drivers
L_0x55d44ec21f00 .part L_0x55d44ec2d2f0, 0, 16;
L_0x55d44ec21fa0 .part L_0x55d44ec2d3e0, 0, 16;
L_0x55d44ec22040 .part L_0x55d44ec2d4d0, 0, 16;
L_0x55d44ec2cd10 .part L_0x55d44ec2d2f0, 16, 16;
L_0x55d44ec2ce00 .part L_0x55d44ec2d3e0, 16, 16;
L_0x55d44ec2cef0 .part L_0x55d44ec2d4d0, 16, 16;
L_0x55d44ec2d020 .concat8 [ 16 16 0 0], L_0x55d44ec21c00, L_0x55d44ec2ca10;
L_0x55d44ec2d160 .concat8 [ 16 16 0 0], L_0x55d44ec21ca0, L_0x55d44ec2cab0;
S_0x55d44df1e190 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44df15700;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44dc7ccf0_0 .net "a", 15 0, L_0x55d44ec21f00;  1 drivers
v0x55d44dc896f0_0 .net "b", 15 0, L_0x55d44ec21fa0;  1 drivers
v0x55d44dca29c0_0 .net "ca", 15 0, L_0x55d44ec21ca0;  1 drivers
v0x55d44dc96070_0 .net "cin", 15 0, L_0x55d44ec22040;  1 drivers
v0x55d44dc564a0_0 .net "sum", 15 0, L_0x55d44ec21c00;  1 drivers
L_0x55d44ec19a10 .part L_0x55d44ec21f00, 0, 4;
L_0x55d44ec19ab0 .part L_0x55d44ec21fa0, 0, 4;
L_0x55d44ec19b50 .part L_0x55d44ec22040, 0, 4;
L_0x55d44ec1c3a0 .part L_0x55d44ec21f00, 4, 4;
L_0x55d44ec1c490 .part L_0x55d44ec21fa0, 4, 4;
L_0x55d44ec1c580 .part L_0x55d44ec22040, 4, 4;
L_0x55d44ec1ee60 .part L_0x55d44ec21f00, 8, 4;
L_0x55d44ec1ef00 .part L_0x55d44ec21fa0, 8, 4;
L_0x55d44ec1eff0 .part L_0x55d44ec22040, 8, 4;
L_0x55d44ec21800 .part L_0x55d44ec21f00, 12, 4;
L_0x55d44ec21930 .part L_0x55d44ec21fa0, 12, 4;
L_0x55d44ec21a60 .part L_0x55d44ec22040, 12, 4;
L_0x55d44ec21c00 .concat8 [ 4 4 4 4], L_0x55d44ec19800, L_0x55d44ec1c190, L_0x55d44ec1ec50, L_0x55d44ec215f0;
L_0x55d44ec21ca0 .concat8 [ 4 4 4 4], L_0x55d44ec198a0, L_0x55d44ec1c230, L_0x55d44ec1ecf0, L_0x55d44ec21690;
S_0x55d44df1ddb0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44df1e190;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44ce581e0_0 .net "a", 3 0, L_0x55d44ec19a10;  1 drivers
v0x55d44ce55290_0 .net "b", 3 0, L_0x55d44ec19ab0;  1 drivers
v0x55d44ce458d0_0 .net "ca", 3 0, L_0x55d44ec198a0;  1 drivers
v0x55d44ce4b7a0_0 .net "cin", 3 0, L_0x55d44ec19b50;  1 drivers
v0x55d44ce48850_0 .net "sum", 3 0, L_0x55d44ec19800;  1 drivers
L_0x55d44ec177c0 .part L_0x55d44ec19a10, 0, 1;
L_0x55d44ec178f0 .part L_0x55d44ec19ab0, 0, 1;
L_0x55d44ec17a20 .part L_0x55d44ec19b50, 0, 1;
L_0x55d44ec18030 .part L_0x55d44ec19a10, 1, 1;
L_0x55d44ec18160 .part L_0x55d44ec19ab0, 1, 1;
L_0x55d44ec18290 .part L_0x55d44ec19b50, 1, 1;
L_0x55d44ec189d0 .part L_0x55d44ec19a10, 2, 1;
L_0x55d44ec18b00 .part L_0x55d44ec19ab0, 2, 1;
L_0x55d44ec18c80 .part L_0x55d44ec19b50, 2, 1;
L_0x55d44ec19250 .part L_0x55d44ec19a10, 3, 1;
L_0x55d44ec19410 .part L_0x55d44ec19ab0, 3, 1;
L_0x55d44ec195d0 .part L_0x55d44ec19b50, 3, 1;
L_0x55d44ec19800 .concat8 [ 1 1 1 1], L_0x55d44ec161d0, L_0x55d44ec17bc0, L_0x55d44ec18470, L_0x55d44ec18e20;
L_0x55d44ec198a0 .concat8 [ 1 1 1 1], L_0x55d44ec176b0, L_0x55d44ec17f20, L_0x55d44ec188c0, L_0x55d44ec19140;
S_0x55d44df152e0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df1ddb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec167e0 .functor XOR 1, L_0x55d44ec177c0, L_0x55d44ec178f0, C4<0>, C4<0>;
L_0x55d44ec161d0 .functor XOR 1, L_0x55d44ec167e0, L_0x55d44ec17a20, C4<0>, C4<0>;
L_0x55d44ec17360 .functor AND 1, L_0x55d44ec177c0, L_0x55d44ec178f0, C4<1>, C4<1>;
L_0x55d44ec17470 .functor AND 1, L_0x55d44ec177c0, L_0x55d44ec17a20, C4<1>, C4<1>;
L_0x55d44ec17530 .functor OR 1, L_0x55d44ec17360, L_0x55d44ec17470, C4<0>, C4<0>;
L_0x55d44ec17640 .functor AND 1, L_0x55d44ec17a20, L_0x55d44ec178f0, C4<1>, C4<1>;
L_0x55d44ec176b0 .functor OR 1, L_0x55d44ec17530, L_0x55d44ec17640, C4<0>, C4<0>;
v0x55d44ce95c20_0 .net *"_s0", 0 0, L_0x55d44ec167e0;  1 drivers
v0x55d44ce86350_0 .net *"_s10", 0 0, L_0x55d44ec17640;  1 drivers
v0x55d44ce8f2b0_0 .net *"_s4", 0 0, L_0x55d44ec17360;  1 drivers
v0x55d44ce8c220_0 .net *"_s6", 0 0, L_0x55d44ec17470;  1 drivers
v0x55d44ce892d0_0 .net *"_s8", 0 0, L_0x55d44ec17530;  1 drivers
v0x55d44ce79910_0 .net "a", 0 0, L_0x55d44ec177c0;  1 drivers
v0x55d44ce799d0_0 .net "b", 0 0, L_0x55d44ec178f0;  1 drivers
v0x55d44ce7f7e0_0 .net "ca", 0 0, L_0x55d44ec176b0;  1 drivers
v0x55d44ce7f8a0_0 .net "cin", 0 0, L_0x55d44ec17a20;  1 drivers
v0x55d44ce7c940_0 .net "sum", 0 0, L_0x55d44ec161d0;  1 drivers
S_0x55d44df1b240 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df1ddb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec17b50 .functor XOR 1, L_0x55d44ec18030, L_0x55d44ec18160, C4<0>, C4<0>;
L_0x55d44ec17bc0 .functor XOR 1, L_0x55d44ec17b50, L_0x55d44ec18290, C4<0>, C4<0>;
L_0x55d44ec17c30 .functor AND 1, L_0x55d44ec18030, L_0x55d44ec18160, C4<1>, C4<1>;
L_0x55d44ec17ca0 .functor AND 1, L_0x55d44ec18030, L_0x55d44ec18290, C4<1>, C4<1>;
L_0x55d44ec17d60 .functor OR 1, L_0x55d44ec17c30, L_0x55d44ec17ca0, C4<0>, C4<0>;
L_0x55d44ec17e70 .functor AND 1, L_0x55d44ec18290, L_0x55d44ec18160, C4<1>, C4<1>;
L_0x55d44ec17f20 .functor OR 1, L_0x55d44ec17d60, L_0x55d44ec17e70, C4<0>, C4<0>;
v0x55d44ce42ba0_0 .net *"_s0", 0 0, L_0x55d44ec17b50;  1 drivers
v0x55d44ce42510_0 .net *"_s10", 0 0, L_0x55d44ec17e70;  1 drivers
v0x55d44ce75e20_0 .net *"_s4", 0 0, L_0x55d44ec17c30;  1 drivers
v0x55d44ce75720_0 .net *"_s6", 0 0, L_0x55d44ec17ca0;  1 drivers
v0x55d44ce4f590_0 .net *"_s8", 0 0, L_0x55d44ec17d60;  1 drivers
v0x55d44ce752f0_0 .net "a", 0 0, L_0x55d44ec18030;  1 drivers
v0x55d44ce753b0_0 .net "b", 0 0, L_0x55d44ec18160;  1 drivers
v0x55d44ce74bb0_0 .net "ca", 0 0, L_0x55d44ec17f20;  1 drivers
v0x55d44ce74c70_0 .net "cin", 0 0, L_0x55d44ec18290;  1 drivers
v0x55d44ce4efb0_0 .net "sum", 0 0, L_0x55d44ec17bc0;  1 drivers
S_0x55d44df1ae60 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df1ddb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec18400 .functor XOR 1, L_0x55d44ec189d0, L_0x55d44ec18b00, C4<0>, C4<0>;
L_0x55d44ec18470 .functor XOR 1, L_0x55d44ec18400, L_0x55d44ec18c80, C4<0>, C4<0>;
L_0x55d44ec18530 .functor AND 1, L_0x55d44ec189d0, L_0x55d44ec18b00, C4<1>, C4<1>;
L_0x55d44ec18640 .functor AND 1, L_0x55d44ec189d0, L_0x55d44ec18c80, C4<1>, C4<1>;
L_0x55d44ec18700 .functor OR 1, L_0x55d44ec18530, L_0x55d44ec18640, C4<0>, C4<0>;
L_0x55d44ec18810 .functor AND 1, L_0x55d44ec18c80, L_0x55d44ec18b00, C4<1>, C4<1>;
L_0x55d44ec188c0 .functor OR 1, L_0x55d44ec18700, L_0x55d44ec18810, C4<0>, C4<0>;
v0x55d44ce68860_0 .net *"_s0", 0 0, L_0x55d44ec18400;  1 drivers
v0x55d44ce68920_0 .net *"_s10", 0 0, L_0x55d44ec18810;  1 drivers
v0x55d44ce68260_0 .net *"_s4", 0 0, L_0x55d44ec18530;  1 drivers
v0x55d44ce5bf10_0 .net *"_s6", 0 0, L_0x55d44ec18640;  1 drivers
v0x55d44ce5b910_0 .net *"_s8", 0 0, L_0x55d44ec18700;  1 drivers
v0x55d44ce4ecb0_0 .net "a", 0 0, L_0x55d44ec189d0;  1 drivers
v0x55d44ce4ed70_0 .net "b", 0 0, L_0x55d44ec18b00;  1 drivers
v0x55d44ce6b5b0_0 .net "ca", 0 0, L_0x55d44ec188c0;  1 drivers
v0x55d44ce6b670_0 .net "cin", 0 0, L_0x55d44ec18c80;  1 drivers
v0x55d44ce745c0_0 .net "sum", 0 0, L_0x55d44ec18470;  1 drivers
S_0x55d44df182f0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df1ddb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec18db0 .functor XOR 1, L_0x55d44ec19250, L_0x55d44ec19410, C4<0>, C4<0>;
L_0x55d44ec18e20 .functor XOR 1, L_0x55d44ec18db0, L_0x55d44ec195d0, C4<0>, C4<0>;
L_0x55d44ec18e90 .functor AND 1, L_0x55d44ec19250, L_0x55d44ec19410, C4<1>, C4<1>;
L_0x55d44ec18f00 .functor AND 1, L_0x55d44ec19250, L_0x55d44ec195d0, C4<1>, C4<1>;
L_0x55d44ec18fc0 .functor OR 1, L_0x55d44ec18e90, L_0x55d44ec18f00, C4<0>, C4<0>;
L_0x55d44ec190d0 .functor AND 1, L_0x55d44ec195d0, L_0x55d44ec19410, C4<1>, C4<1>;
L_0x55d44ec19140 .functor OR 1, L_0x55d44ec18fc0, L_0x55d44ec190d0, C4<0>, C4<0>;
v0x55d44ce71480_0 .net *"_s0", 0 0, L_0x55d44ec18db0;  1 drivers
v0x55d44ce6e530_0 .net *"_s10", 0 0, L_0x55d44ec190d0;  1 drivers
v0x55d44ce5ec60_0 .net *"_s4", 0 0, L_0x55d44ec18e90;  1 drivers
v0x55d44ce67bc0_0 .net *"_s6", 0 0, L_0x55d44ec18f00;  1 drivers
v0x55d44ce64b30_0 .net *"_s8", 0 0, L_0x55d44ec18fc0;  1 drivers
v0x55d44ce61be0_0 .net "a", 0 0, L_0x55d44ec19250;  1 drivers
v0x55d44ce61ca0_0 .net "b", 0 0, L_0x55d44ec19410;  1 drivers
v0x55d44ce52310_0 .net "ca", 0 0, L_0x55d44ec19140;  1 drivers
v0x55d44ce523d0_0 .net "cin", 0 0, L_0x55d44ec195d0;  1 drivers
v0x55d44ce5b320_0 .net "sum", 0 0, L_0x55d44ec18e20;  1 drivers
S_0x55d44df17f10 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44df1e190;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e6a15e0_0 .net "a", 3 0, L_0x55d44ec1c3a0;  1 drivers
v0x55d44e696160_0 .net "b", 3 0, L_0x55d44ec1c490;  1 drivers
v0x55d44df89ab0_0 .net "ca", 3 0, L_0x55d44ec1c230;  1 drivers
v0x55d44dfbce50_0 .net "cin", 3 0, L_0x55d44ec1c580;  1 drivers
v0x55d44dfc9840_0 .net "sum", 3 0, L_0x55d44ec1c190;  1 drivers
L_0x55d44ec1a150 .part L_0x55d44ec1c3a0, 0, 1;
L_0x55d44ec1a280 .part L_0x55d44ec1c490, 0, 1;
L_0x55d44ec1a3b0 .part L_0x55d44ec1c580, 0, 1;
L_0x55d44ec1a9c0 .part L_0x55d44ec1c3a0, 1, 1;
L_0x55d44ec1aaf0 .part L_0x55d44ec1c490, 1, 1;
L_0x55d44ec1ac20 .part L_0x55d44ec1c580, 1, 1;
L_0x55d44ec1b360 .part L_0x55d44ec1c3a0, 2, 1;
L_0x55d44ec1b490 .part L_0x55d44ec1c490, 2, 1;
L_0x55d44ec1b610 .part L_0x55d44ec1c580, 2, 1;
L_0x55d44ec1bbe0 .part L_0x55d44ec1c3a0, 3, 1;
L_0x55d44ec1bda0 .part L_0x55d44ec1c490, 3, 1;
L_0x55d44ec1bf60 .part L_0x55d44ec1c580, 3, 1;
L_0x55d44ec1c190 .concat8 [ 1 1 1 1], L_0x55d44ec19bf0, L_0x55d44ec1a550, L_0x55d44ec1ae00, L_0x55d44ec1b7b0;
L_0x55d44ec1c230 .concat8 [ 1 1 1 1], L_0x55d44ec1a040, L_0x55d44ec1a8b0, L_0x55d44ec1b250, L_0x55d44ec1bad0;
S_0x55d44df14f60 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df17f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec19790 .functor XOR 1, L_0x55d44ec1a150, L_0x55d44ec1a280, C4<0>, C4<0>;
L_0x55d44ec19bf0 .functor XOR 1, L_0x55d44ec19790, L_0x55d44ec1a3b0, C4<0>, C4<0>;
L_0x55d44ec19cb0 .functor AND 1, L_0x55d44ec1a150, L_0x55d44ec1a280, C4<1>, C4<1>;
L_0x55d44ec19dc0 .functor AND 1, L_0x55d44ec1a150, L_0x55d44ec1a3b0, C4<1>, C4<1>;
L_0x55d44ec19e80 .functor OR 1, L_0x55d44ec19cb0, L_0x55d44ec19dc0, C4<0>, C4<0>;
L_0x55d44ec19f90 .functor AND 1, L_0x55d44ec1a3b0, L_0x55d44ec1a280, C4<1>, C4<1>;
L_0x55d44ec1a040 .functor OR 1, L_0x55d44ec19e80, L_0x55d44ec19f90, C4<0>, C4<0>;
v0x55d44ce1c350_0 .net *"_s0", 0 0, L_0x55d44ec19790;  1 drivers
v0x55d44ce1c410_0 .net *"_s10", 0 0, L_0x55d44ec19f90;  1 drivers
v0x55d44ce420b0_0 .net *"_s4", 0 0, L_0x55d44ec19cb0;  1 drivers
v0x55d44ce41970_0 .net *"_s6", 0 0, L_0x55d44ec19dc0;  1 drivers
v0x55d44ce1bcc0_0 .net *"_s8", 0 0, L_0x55d44ec19e80;  1 drivers
v0x55d44ce35620_0 .net "a", 0 0, L_0x55d44ec1a150;  1 drivers
v0x55d44ce356e0_0 .net "b", 0 0, L_0x55d44ec1a280;  1 drivers
v0x55d44ce35020_0 .net "ca", 0 0, L_0x55d44ec1a040;  1 drivers
v0x55d44ce350e0_0 .net "cin", 0 0, L_0x55d44ec1a3b0;  1 drivers
v0x55d44ce28d80_0 .net "sum", 0 0, L_0x55d44ec19bf0;  1 drivers
S_0x55d44df1c290 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df17f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec1a4e0 .functor XOR 1, L_0x55d44ec1a9c0, L_0x55d44ec1aaf0, C4<0>, C4<0>;
L_0x55d44ec1a550 .functor XOR 1, L_0x55d44ec1a4e0, L_0x55d44ec1ac20, C4<0>, C4<0>;
L_0x55d44ec1a5c0 .functor AND 1, L_0x55d44ec1a9c0, L_0x55d44ec1aaf0, C4<1>, C4<1>;
L_0x55d44ec1a630 .functor AND 1, L_0x55d44ec1a9c0, L_0x55d44ec1ac20, C4<1>, C4<1>;
L_0x55d44ec1a6f0 .functor OR 1, L_0x55d44ec1a5c0, L_0x55d44ec1a630, C4<0>, C4<0>;
L_0x55d44ec1a800 .functor AND 1, L_0x55d44ec1ac20, L_0x55d44ec1aaf0, C4<1>, C4<1>;
L_0x55d44ec1a8b0 .functor OR 1, L_0x55d44ec1a6f0, L_0x55d44ec1a800, C4<0>, C4<0>;
v0x55d44ce286d0_0 .net *"_s0", 0 0, L_0x55d44ec1a4e0;  1 drivers
v0x55d44ce1ba70_0 .net *"_s10", 0 0, L_0x55d44ec1a800;  1 drivers
v0x55d44ce38370_0 .net *"_s4", 0 0, L_0x55d44ec1a5c0;  1 drivers
v0x55d44ce412d0_0 .net *"_s6", 0 0, L_0x55d44ec1a630;  1 drivers
v0x55d44ce3e240_0 .net *"_s8", 0 0, L_0x55d44ec1a6f0;  1 drivers
v0x55d44ce3b2f0_0 .net "a", 0 0, L_0x55d44ec1a9c0;  1 drivers
v0x55d44ce3b3b0_0 .net "b", 0 0, L_0x55d44ec1aaf0;  1 drivers
v0x55d44ce2ba20_0 .net "ca", 0 0, L_0x55d44ec1a8b0;  1 drivers
v0x55d44ce2bae0_0 .net "cin", 0 0, L_0x55d44ec1ac20;  1 drivers
v0x55d44ce34a30_0 .net "sum", 0 0, L_0x55d44ec1a550;  1 drivers
S_0x55d44df1d6c0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df17f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec1ad90 .functor XOR 1, L_0x55d44ec1b360, L_0x55d44ec1b490, C4<0>, C4<0>;
L_0x55d44ec1ae00 .functor XOR 1, L_0x55d44ec1ad90, L_0x55d44ec1b610, C4<0>, C4<0>;
L_0x55d44ec1aec0 .functor AND 1, L_0x55d44ec1b360, L_0x55d44ec1b490, C4<1>, C4<1>;
L_0x55d44ec1afd0 .functor AND 1, L_0x55d44ec1b360, L_0x55d44ec1b610, C4<1>, C4<1>;
L_0x55d44ec1b090 .functor OR 1, L_0x55d44ec1aec0, L_0x55d44ec1afd0, C4<0>, C4<0>;
L_0x55d44ec1b1a0 .functor AND 1, L_0x55d44ec1b610, L_0x55d44ec1b490, C4<1>, C4<1>;
L_0x55d44ec1b250 .functor OR 1, L_0x55d44ec1b090, L_0x55d44ec1b1a0, C4<0>, C4<0>;
v0x55d44ce318f0_0 .net *"_s0", 0 0, L_0x55d44ec1ad90;  1 drivers
v0x55d44ce319b0_0 .net *"_s10", 0 0, L_0x55d44ec1b1a0;  1 drivers
v0x55d44ce2e9a0_0 .net *"_s4", 0 0, L_0x55d44ec1aec0;  1 drivers
v0x55d44ce1f0d0_0 .net *"_s6", 0 0, L_0x55d44ec1afd0;  1 drivers
v0x55d44ce28030_0 .net *"_s8", 0 0, L_0x55d44ec1b090;  1 drivers
v0x55d44ce24fa0_0 .net "a", 0 0, L_0x55d44ec1b360;  1 drivers
v0x55d44ce25060_0 .net "b", 0 0, L_0x55d44ec1b490;  1 drivers
v0x55d44ce22050_0 .net "ca", 0 0, L_0x55d44ec1b250;  1 drivers
v0x55d44ce22110_0 .net "cin", 0 0, L_0x55d44ec1b610;  1 drivers
v0x55d44ce12740_0 .net "sum", 0 0, L_0x55d44ec1ae00;  1 drivers
S_0x55d44df19340 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df17f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec1b740 .functor XOR 1, L_0x55d44ec1bbe0, L_0x55d44ec1bda0, C4<0>, C4<0>;
L_0x55d44ec1b7b0 .functor XOR 1, L_0x55d44ec1b740, L_0x55d44ec1bf60, C4<0>, C4<0>;
L_0x55d44ec1b820 .functor AND 1, L_0x55d44ec1bbe0, L_0x55d44ec1bda0, C4<1>, C4<1>;
L_0x55d44ec1b890 .functor AND 1, L_0x55d44ec1bbe0, L_0x55d44ec1bf60, C4<1>, C4<1>;
L_0x55d44ec1b950 .functor OR 1, L_0x55d44ec1b820, L_0x55d44ec1b890, C4<0>, C4<0>;
L_0x55d44ec1ba60 .functor AND 1, L_0x55d44ec1bf60, L_0x55d44ec1bda0, C4<1>, C4<1>;
L_0x55d44ec1bad0 .functor OR 1, L_0x55d44ec1b950, L_0x55d44ec1ba60, C4<0>, C4<0>;
v0x55d44ce18560_0 .net *"_s0", 0 0, L_0x55d44ec1b740;  1 drivers
v0x55d44ce15610_0 .net *"_s10", 0 0, L_0x55d44ec1ba60;  1 drivers
v0x55d44ce0c190_0 .net *"_s4", 0 0, L_0x55d44ec1b820;  1 drivers
v0x55d44e68ace0_0 .net *"_s6", 0 0, L_0x55d44ec1b890;  1 drivers
v0x55d44e6ce7e0_0 .net *"_s8", 0 0, L_0x55d44ec1b950;  1 drivers
v0x55d44e6c3360_0 .net "a", 0 0, L_0x55d44ec1bbe0;  1 drivers
v0x55d44e6c3420_0 .net "b", 0 0, L_0x55d44ec1bda0;  1 drivers
v0x55d44e6b7ee0_0 .net "ca", 0 0, L_0x55d44ec1bad0;  1 drivers
v0x55d44e6b7fa0_0 .net "cin", 0 0, L_0x55d44ec1bf60;  1 drivers
v0x55d44e6acb10_0 .net "sum", 0 0, L_0x55d44ec1b7b0;  1 drivers
S_0x55d44df1a770 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44df1e190;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44de851e0_0 .net "a", 3 0, L_0x55d44ec1ee60;  1 drivers
v0x55d44de78890_0 .net "b", 3 0, L_0x55d44ec1ef00;  1 drivers
v0x55d44de6bf40_0 .net "ca", 3 0, L_0x55d44ec1ecf0;  1 drivers
v0x55d44dde95a0_0 .net "cin", 3 0, L_0x55d44ec1eff0;  1 drivers
v0x55d44de1c940_0 .net "sum", 3 0, L_0x55d44ec1ec50;  1 drivers
L_0x55d44ec1cc10 .part L_0x55d44ec1ee60, 0, 1;
L_0x55d44ec1cd40 .part L_0x55d44ec1ef00, 0, 1;
L_0x55d44ec1ce70 .part L_0x55d44ec1eff0, 0, 1;
L_0x55d44ec1d480 .part L_0x55d44ec1ee60, 1, 1;
L_0x55d44ec1d5b0 .part L_0x55d44ec1ef00, 1, 1;
L_0x55d44ec1d6e0 .part L_0x55d44ec1eff0, 1, 1;
L_0x55d44ec1de20 .part L_0x55d44ec1ee60, 2, 1;
L_0x55d44ec1df50 .part L_0x55d44ec1ef00, 2, 1;
L_0x55d44ec1e0d0 .part L_0x55d44ec1eff0, 2, 1;
L_0x55d44ec1e6a0 .part L_0x55d44ec1ee60, 3, 1;
L_0x55d44ec1e860 .part L_0x55d44ec1ef00, 3, 1;
L_0x55d44ec1ea20 .part L_0x55d44ec1eff0, 3, 1;
L_0x55d44ec1ec50 .concat8 [ 1 1 1 1], L_0x55d44ec1c6b0, L_0x55d44ec1d010, L_0x55d44ec1d8c0, L_0x55d44ec1e270;
L_0x55d44ec1ecf0 .concat8 [ 1 1 1 1], L_0x55d44ec1cb00, L_0x55d44ec1d370, L_0x55d44ec1dd10, L_0x55d44ec1e590;
S_0x55d44df163f0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df1a770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec1c120 .functor XOR 1, L_0x55d44ec1cc10, L_0x55d44ec1cd40, C4<0>, C4<0>;
L_0x55d44ec1c6b0 .functor XOR 1, L_0x55d44ec1c120, L_0x55d44ec1ce70, C4<0>, C4<0>;
L_0x55d44ec1c770 .functor AND 1, L_0x55d44ec1cc10, L_0x55d44ec1cd40, C4<1>, C4<1>;
L_0x55d44ec1c880 .functor AND 1, L_0x55d44ec1cc10, L_0x55d44ec1ce70, C4<1>, C4<1>;
L_0x55d44ec1c940 .functor OR 1, L_0x55d44ec1c770, L_0x55d44ec1c880, C4<0>, C4<0>;
L_0x55d44ec1ca50 .functor AND 1, L_0x55d44ec1ce70, L_0x55d44ec1cd40, C4<1>, C4<1>;
L_0x55d44ec1cb00 .functor OR 1, L_0x55d44ec1c940, L_0x55d44ec1ca50, C4<0>, C4<0>;
v0x55d44dfe2b10_0 .net *"_s0", 0 0, L_0x55d44ec1c120;  1 drivers
v0x55d44dfe2bb0_0 .net *"_s10", 0 0, L_0x55d44ec1ca50;  1 drivers
v0x55d44dfd61c0_0 .net *"_s4", 0 0, L_0x55d44ec1c770;  1 drivers
v0x55d44df96600_0 .net *"_s6", 0 0, L_0x55d44ec1c880;  1 drivers
v0x55d44dfbc220_0 .net *"_s8", 0 0, L_0x55d44ec1c940;  1 drivers
v0x55d44dfaf8d0_0 .net "a", 0 0, L_0x55d44ec1cc10;  1 drivers
v0x55d44dfaf990_0 .net "b", 0 0, L_0x55d44ec1cd40;  1 drivers
v0x55d44dfa2f80_0 .net "ca", 0 0, L_0x55d44ec1cb00;  1 drivers
v0x55d44dfa3020_0 .net "cin", 0 0, L_0x55d44ec1ce70;  1 drivers
v0x55d44df55bd0_0 .net "sum", 0 0, L_0x55d44ec1c6b0;  1 drivers
S_0x55d44df17820 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df1a770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec1cfa0 .functor XOR 1, L_0x55d44ec1d480, L_0x55d44ec1d5b0, C4<0>, C4<0>;
L_0x55d44ec1d010 .functor XOR 1, L_0x55d44ec1cfa0, L_0x55d44ec1d6e0, C4<0>, C4<0>;
L_0x55d44ec1d080 .functor AND 1, L_0x55d44ec1d480, L_0x55d44ec1d5b0, C4<1>, C4<1>;
L_0x55d44ec1d0f0 .functor AND 1, L_0x55d44ec1d480, L_0x55d44ec1d6e0, C4<1>, C4<1>;
L_0x55d44ec1d1b0 .functor OR 1, L_0x55d44ec1d080, L_0x55d44ec1d0f0, C4<0>, C4<0>;
L_0x55d44ec1d2c0 .functor AND 1, L_0x55d44ec1d6e0, L_0x55d44ec1d5b0, C4<1>, C4<1>;
L_0x55d44ec1d370 .functor OR 1, L_0x55d44ec1d1b0, L_0x55d44ec1d2c0, C4<0>, C4<0>;
v0x55d44df88d50_0 .net *"_s0", 0 0, L_0x55d44ec1cfa0;  1 drivers
v0x55d44df625c0_0 .net *"_s10", 0 0, L_0x55d44ec1d2c0;  1 drivers
v0x55d44df7b890_0 .net *"_s4", 0 0, L_0x55d44ec1d080;  1 drivers
v0x55d44df6ef40_0 .net *"_s6", 0 0, L_0x55d44ec1d0f0;  1 drivers
v0x55d44df2f380_0 .net *"_s8", 0 0, L_0x55d44ec1d1b0;  1 drivers
v0x55d44df54fa0_0 .net "a", 0 0, L_0x55d44ec1d480;  1 drivers
v0x55d44df55060_0 .net "b", 0 0, L_0x55d44ec1d5b0;  1 drivers
v0x55d44df48650_0 .net "ca", 0 0, L_0x55d44ec1d370;  1 drivers
v0x55d44df486f0_0 .net "cin", 0 0, L_0x55d44ec1d6e0;  1 drivers
v0x55d44df3bd00_0 .net "sum", 0 0, L_0x55d44ec1d010;  1 drivers
S_0x55d44df134e0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df1a770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec1d850 .functor XOR 1, L_0x55d44ec1de20, L_0x55d44ec1df50, C4<0>, C4<0>;
L_0x55d44ec1d8c0 .functor XOR 1, L_0x55d44ec1d850, L_0x55d44ec1e0d0, C4<0>, C4<0>;
L_0x55d44ec1d980 .functor AND 1, L_0x55d44ec1de20, L_0x55d44ec1df50, C4<1>, C4<1>;
L_0x55d44ec1da90 .functor AND 1, L_0x55d44ec1de20, L_0x55d44ec1e0d0, C4<1>, C4<1>;
L_0x55d44ec1db50 .functor OR 1, L_0x55d44ec1d980, L_0x55d44ec1da90, C4<0>, C4<0>;
L_0x55d44ec1dc60 .functor AND 1, L_0x55d44ec1e0d0, L_0x55d44ec1df50, C4<1>, C4<1>;
L_0x55d44ec1dd10 .functor OR 1, L_0x55d44ec1db50, L_0x55d44ec1dc60, C4<0>, C4<0>;
v0x55d44deb9cf0_0 .net *"_s0", 0 0, L_0x55d44ec1d850;  1 drivers
v0x55d44deb9db0_0 .net *"_s10", 0 0, L_0x55d44ec1dc60;  1 drivers
v0x55d44deed090_0 .net *"_s4", 0 0, L_0x55d44ec1d980;  1 drivers
v0x55d44def9a80_0 .net *"_s6", 0 0, L_0x55d44ec1da90;  1 drivers
v0x55d44df12d50_0 .net *"_s8", 0 0, L_0x55d44ec1db50;  1 drivers
v0x55d44df06400_0 .net "a", 0 0, L_0x55d44ec1de20;  1 drivers
v0x55d44df064c0_0 .net "b", 0 0, L_0x55d44ec1df50;  1 drivers
v0x55d44dec6840_0 .net "ca", 0 0, L_0x55d44ec1dd10;  1 drivers
v0x55d44dec68e0_0 .net "cin", 0 0, L_0x55d44ec1e0d0;  1 drivers
v0x55d44deec460_0 .net "sum", 0 0, L_0x55d44ec1d8c0;  1 drivers
S_0x55d44df14870 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df1a770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec1e200 .functor XOR 1, L_0x55d44ec1e6a0, L_0x55d44ec1e860, C4<0>, C4<0>;
L_0x55d44ec1e270 .functor XOR 1, L_0x55d44ec1e200, L_0x55d44ec1ea20, C4<0>, C4<0>;
L_0x55d44ec1e2e0 .functor AND 1, L_0x55d44ec1e6a0, L_0x55d44ec1e860, C4<1>, C4<1>;
L_0x55d44ec1e350 .functor AND 1, L_0x55d44ec1e6a0, L_0x55d44ec1ea20, C4<1>, C4<1>;
L_0x55d44ec1e410 .functor OR 1, L_0x55d44ec1e2e0, L_0x55d44ec1e350, C4<0>, C4<0>;
L_0x55d44ec1e520 .functor AND 1, L_0x55d44ec1ea20, L_0x55d44ec1e860, C4<1>, C4<1>;
L_0x55d44ec1e590 .functor OR 1, L_0x55d44ec1e410, L_0x55d44ec1e520, C4<0>, C4<0>;
v0x55d44dedfb10_0 .net *"_s0", 0 0, L_0x55d44ec1e200;  1 drivers
v0x55d44ded31c0_0 .net *"_s10", 0 0, L_0x55d44ec1e520;  1 drivers
v0x55d44de85e10_0 .net *"_s4", 0 0, L_0x55d44ec1e2e0;  1 drivers
v0x55d44deb8f90_0 .net *"_s6", 0 0, L_0x55d44ec1e350;  1 drivers
v0x55d44de92800_0 .net *"_s8", 0 0, L_0x55d44ec1e410;  1 drivers
v0x55d44deabad0_0 .net "a", 0 0, L_0x55d44ec1e6a0;  1 drivers
v0x55d44deabb90_0 .net "b", 0 0, L_0x55d44ec1e860;  1 drivers
v0x55d44de9f180_0 .net "ca", 0 0, L_0x55d44ec1e590;  1 drivers
v0x55d44de9f220_0 .net "cin", 0 0, L_0x55d44ec1ea20;  1 drivers
v0x55d44de5f5c0_0 .net "sum", 0 0, L_0x55d44ec1e270;  1 drivers
S_0x55d44df08db0 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44df1e190;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dcbf0b0_0 .net "a", 3 0, L_0x55d44ec21800;  1 drivers
v0x55d44dce4cd0_0 .net "b", 3 0, L_0x55d44ec21930;  1 drivers
v0x55d44dcd8380_0 .net "ca", 3 0, L_0x55d44ec21690;  1 drivers
v0x55d44dccba30_0 .net "cin", 3 0, L_0x55d44ec21a60;  1 drivers
v0x55d44dc49950_0 .net "sum", 3 0, L_0x55d44ec215f0;  1 drivers
L_0x55d44ec1f5b0 .part L_0x55d44ec21800, 0, 1;
L_0x55d44ec1f6e0 .part L_0x55d44ec21930, 0, 1;
L_0x55d44ec1f810 .part L_0x55d44ec21a60, 0, 1;
L_0x55d44ec1fe20 .part L_0x55d44ec21800, 1, 1;
L_0x55d44ec1ff50 .part L_0x55d44ec21930, 1, 1;
L_0x55d44ec20080 .part L_0x55d44ec21a60, 1, 1;
L_0x55d44ec207c0 .part L_0x55d44ec21800, 2, 1;
L_0x55d44ec208f0 .part L_0x55d44ec21930, 2, 1;
L_0x55d44ec20a70 .part L_0x55d44ec21a60, 2, 1;
L_0x55d44ec21040 .part L_0x55d44ec21800, 3, 1;
L_0x55d44ec21200 .part L_0x55d44ec21930, 3, 1;
L_0x55d44ec213c0 .part L_0x55d44ec21a60, 3, 1;
L_0x55d44ec215f0 .concat8 [ 1 1 1 1], L_0x55d44ec1f090, L_0x55d44ec1f9b0, L_0x55d44ec20260, L_0x55d44ec20c10;
L_0x55d44ec21690 .concat8 [ 1 1 1 1], L_0x55d44ec1f4a0, L_0x55d44ec1fd10, L_0x55d44ec206b0, L_0x55d44ec20f30;
S_0x55d44df11840 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df08db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec1ebe0 .functor XOR 1, L_0x55d44ec1f5b0, L_0x55d44ec1f6e0, C4<0>, C4<0>;
L_0x55d44ec1f090 .functor XOR 1, L_0x55d44ec1ebe0, L_0x55d44ec1f810, C4<0>, C4<0>;
L_0x55d44ec1f150 .functor AND 1, L_0x55d44ec1f5b0, L_0x55d44ec1f6e0, C4<1>, C4<1>;
L_0x55d44ec1f260 .functor AND 1, L_0x55d44ec1f5b0, L_0x55d44ec1f810, C4<1>, C4<1>;
L_0x55d44ec1f320 .functor OR 1, L_0x55d44ec1f150, L_0x55d44ec1f260, C4<0>, C4<0>;
L_0x55d44ec1f430 .functor AND 1, L_0x55d44ec1f810, L_0x55d44ec1f6e0, C4<1>, C4<1>;
L_0x55d44ec1f4a0 .functor OR 1, L_0x55d44ec1f320, L_0x55d44ec1f430, C4<0>, C4<0>;
v0x55d44de29330_0 .net *"_s0", 0 0, L_0x55d44ec1ebe0;  1 drivers
v0x55d44de293f0_0 .net *"_s10", 0 0, L_0x55d44ec1f430;  1 drivers
v0x55d44de42600_0 .net *"_s4", 0 0, L_0x55d44ec1f150;  1 drivers
v0x55d44de35cb0_0 .net *"_s6", 0 0, L_0x55d44ec1f260;  1 drivers
v0x55d44ddf60f0_0 .net *"_s8", 0 0, L_0x55d44ec1f320;  1 drivers
v0x55d44de1bd10_0 .net "a", 0 0, L_0x55d44ec1f5b0;  1 drivers
v0x55d44de1bdd0_0 .net "b", 0 0, L_0x55d44ec1f6e0;  1 drivers
v0x55d44de0f3c0_0 .net "ca", 0 0, L_0x55d44ec1f4a0;  1 drivers
v0x55d44de0f460_0 .net "cin", 0 0, L_0x55d44ec1f810;  1 drivers
v0x55d44de02a70_0 .net "sum", 0 0, L_0x55d44ec1f090;  1 drivers
S_0x55d44df11460 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df08db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec1f940 .functor XOR 1, L_0x55d44ec1fe20, L_0x55d44ec1ff50, C4<0>, C4<0>;
L_0x55d44ec1f9b0 .functor XOR 1, L_0x55d44ec1f940, L_0x55d44ec20080, C4<0>, C4<0>;
L_0x55d44ec1fa20 .functor AND 1, L_0x55d44ec1fe20, L_0x55d44ec1ff50, C4<1>, C4<1>;
L_0x55d44ec1fa90 .functor AND 1, L_0x55d44ec1fe20, L_0x55d44ec20080, C4<1>, C4<1>;
L_0x55d44ec1fb50 .functor OR 1, L_0x55d44ec1fa20, L_0x55d44ec1fa90, C4<0>, C4<0>;
L_0x55d44ec1fc60 .functor AND 1, L_0x55d44ec20080, L_0x55d44ec1ff50, C4<1>, C4<1>;
L_0x55d44ec1fd10 .functor OR 1, L_0x55d44ec1fb50, L_0x55d44ec1fc60, C4<0>, C4<0>;
v0x55d44ddb56c0_0 .net *"_s0", 0 0, L_0x55d44ec1f940;  1 drivers
v0x55d44dde8840_0 .net *"_s10", 0 0, L_0x55d44ec1fc60;  1 drivers
v0x55d44ddc20b0_0 .net *"_s4", 0 0, L_0x55d44ec1fa20;  1 drivers
v0x55d44dddb380_0 .net *"_s6", 0 0, L_0x55d44ec1fa90;  1 drivers
v0x55d44ddcea30_0 .net *"_s8", 0 0, L_0x55d44ec1fb50;  1 drivers
v0x55d44dd8ee70_0 .net "a", 0 0, L_0x55d44ec1fe20;  1 drivers
v0x55d44dd8ef30_0 .net "b", 0 0, L_0x55d44ec1ff50;  1 drivers
v0x55d44ddb4a90_0 .net "ca", 0 0, L_0x55d44ec1fd10;  1 drivers
v0x55d44ddb4b30_0 .net "cin", 0 0, L_0x55d44ec20080;  1 drivers
v0x55d44dda8140_0 .net "sum", 0 0, L_0x55d44ec1f9b0;  1 drivers
S_0x55d44df08990 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df08db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec201f0 .functor XOR 1, L_0x55d44ec207c0, L_0x55d44ec208f0, C4<0>, C4<0>;
L_0x55d44ec20260 .functor XOR 1, L_0x55d44ec201f0, L_0x55d44ec20a70, C4<0>, C4<0>;
L_0x55d44ec20320 .functor AND 1, L_0x55d44ec207c0, L_0x55d44ec208f0, C4<1>, C4<1>;
L_0x55d44ec20430 .functor AND 1, L_0x55d44ec207c0, L_0x55d44ec20a70, C4<1>, C4<1>;
L_0x55d44ec204f0 .functor OR 1, L_0x55d44ec20320, L_0x55d44ec20430, C4<0>, C4<0>;
L_0x55d44ec20600 .functor AND 1, L_0x55d44ec20a70, L_0x55d44ec208f0, C4<1>, C4<1>;
L_0x55d44ec206b0 .functor OR 1, L_0x55d44ec204f0, L_0x55d44ec20600, C4<0>, C4<0>;
v0x55d44dd9b7f0_0 .net *"_s0", 0 0, L_0x55d44ec201f0;  1 drivers
v0x55d44dd9b8b0_0 .net *"_s10", 0 0, L_0x55d44ec20600;  1 drivers
v0x55d44dd197e0_0 .net *"_s4", 0 0, L_0x55d44ec20320;  1 drivers
v0x55d44dd4cb80_0 .net *"_s6", 0 0, L_0x55d44ec20430;  1 drivers
v0x55d44dd59570_0 .net *"_s8", 0 0, L_0x55d44ec204f0;  1 drivers
v0x55d44dd72840_0 .net "a", 0 0, L_0x55d44ec207c0;  1 drivers
v0x55d44dd72900_0 .net "b", 0 0, L_0x55d44ec208f0;  1 drivers
v0x55d44dd65ef0_0 .net "ca", 0 0, L_0x55d44ec206b0;  1 drivers
v0x55d44dd65f90_0 .net "cin", 0 0, L_0x55d44ec20a70;  1 drivers
v0x55d44dd26330_0 .net "sum", 0 0, L_0x55d44ec20260;  1 drivers
S_0x55d44df0e8f0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df08db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec20ba0 .functor XOR 1, L_0x55d44ec21040, L_0x55d44ec21200, C4<0>, C4<0>;
L_0x55d44ec20c10 .functor XOR 1, L_0x55d44ec20ba0, L_0x55d44ec213c0, C4<0>, C4<0>;
L_0x55d44ec20c80 .functor AND 1, L_0x55d44ec21040, L_0x55d44ec21200, C4<1>, C4<1>;
L_0x55d44ec20cf0 .functor AND 1, L_0x55d44ec21040, L_0x55d44ec213c0, C4<1>, C4<1>;
L_0x55d44ec20db0 .functor OR 1, L_0x55d44ec20c80, L_0x55d44ec20cf0, C4<0>, C4<0>;
L_0x55d44ec20ec0 .functor AND 1, L_0x55d44ec213c0, L_0x55d44ec21200, C4<1>, C4<1>;
L_0x55d44ec20f30 .functor OR 1, L_0x55d44ec20db0, L_0x55d44ec20ec0, C4<0>, C4<0>;
v0x55d44dd4bf50_0 .net *"_s0", 0 0, L_0x55d44ec20ba0;  1 drivers
v0x55d44dd3f600_0 .net *"_s10", 0 0, L_0x55d44ec20ec0;  1 drivers
v0x55d44dd32cb0_0 .net *"_s4", 0 0, L_0x55d44ec20c80;  1 drivers
v0x55d44dce5900_0 .net *"_s6", 0 0, L_0x55d44ec20cf0;  1 drivers
v0x55d44dd18a80_0 .net *"_s8", 0 0, L_0x55d44ec20db0;  1 drivers
v0x55d44dcf22f0_0 .net "a", 0 0, L_0x55d44ec21040;  1 drivers
v0x55d44dcf23b0_0 .net "b", 0 0, L_0x55d44ec21200;  1 drivers
v0x55d44dd0b5c0_0 .net "ca", 0 0, L_0x55d44ec20f30;  1 drivers
v0x55d44dd0b660_0 .net "cin", 0 0, L_0x55d44ec213c0;  1 drivers
v0x55d44dcfec70_0 .net "sum", 0 0, L_0x55d44ec20c10;  1 drivers
S_0x55d44df0e510 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44df15700;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44d6066d0_0 .net "a", 15 0, L_0x55d44ec2cd10;  1 drivers
v0x55d44d61f9a0_0 .net "b", 15 0, L_0x55d44ec2ce00;  1 drivers
v0x55d44d613050_0 .net "ca", 15 0, L_0x55d44ec2cab0;  1 drivers
v0x55d44d5d3490_0 .net "cin", 15 0, L_0x55d44ec2cef0;  1 drivers
v0x55d44d5f90b0_0 .net "sum", 15 0, L_0x55d44ec2ca10;  1 drivers
L_0x55d44ec24820 .part L_0x55d44ec2cd10, 0, 4;
L_0x55d44ec248c0 .part L_0x55d44ec2ce00, 0, 4;
L_0x55d44ec24960 .part L_0x55d44ec2cef0, 0, 4;
L_0x55d44ec271b0 .part L_0x55d44ec2cd10, 4, 4;
L_0x55d44ec272a0 .part L_0x55d44ec2ce00, 4, 4;
L_0x55d44ec27390 .part L_0x55d44ec2cef0, 4, 4;
L_0x55d44ec29c70 .part L_0x55d44ec2cd10, 8, 4;
L_0x55d44ec29d10 .part L_0x55d44ec2ce00, 8, 4;
L_0x55d44ec29e00 .part L_0x55d44ec2cef0, 8, 4;
L_0x55d44ec2c610 .part L_0x55d44ec2cd10, 12, 4;
L_0x55d44ec2c740 .part L_0x55d44ec2ce00, 12, 4;
L_0x55d44ec2c870 .part L_0x55d44ec2cef0, 12, 4;
L_0x55d44ec2ca10 .concat8 [ 4 4 4 4], L_0x55d44ec24610, L_0x55d44ec26fa0, L_0x55d44ec29a60, L_0x55d44ec2c400;
L_0x55d44ec2cab0 .concat8 [ 4 4 4 4], L_0x55d44ec246b0, L_0x55d44ec27040, L_0x55d44ec29b00, L_0x55d44ec2c4a0;
S_0x55d44df0b9a0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44df0e510;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44daa8010_0 .net "a", 3 0, L_0x55d44ec24820;  1 drivers
v0x55d44dadb3b0_0 .net "b", 3 0, L_0x55d44ec248c0;  1 drivers
v0x55d44dae7da0_0 .net "ca", 3 0, L_0x55d44ec246b0;  1 drivers
v0x55d44db01070_0 .net "cin", 3 0, L_0x55d44ec24960;  1 drivers
v0x55d44daf4720_0 .net "sum", 3 0, L_0x55d44ec24610;  1 drivers
L_0x55d44ec225d0 .part L_0x55d44ec24820, 0, 1;
L_0x55d44ec22700 .part L_0x55d44ec248c0, 0, 1;
L_0x55d44ec22830 .part L_0x55d44ec24960, 0, 1;
L_0x55d44ec22e40 .part L_0x55d44ec24820, 1, 1;
L_0x55d44ec22f70 .part L_0x55d44ec248c0, 1, 1;
L_0x55d44ec230a0 .part L_0x55d44ec24960, 1, 1;
L_0x55d44ec237e0 .part L_0x55d44ec24820, 2, 1;
L_0x55d44ec23910 .part L_0x55d44ec248c0, 2, 1;
L_0x55d44ec23a90 .part L_0x55d44ec24960, 2, 1;
L_0x55d44ec24060 .part L_0x55d44ec24820, 3, 1;
L_0x55d44ec24220 .part L_0x55d44ec248c0, 3, 1;
L_0x55d44ec243e0 .part L_0x55d44ec24960, 3, 1;
L_0x55d44ec24610 .concat8 [ 1 1 1 1], L_0x55d44ec21580, L_0x55d44ec229d0, L_0x55d44ec23280, L_0x55d44ec23c30;
L_0x55d44ec246b0 .concat8 [ 1 1 1 1], L_0x55d44ec224c0, L_0x55d44ec22d30, L_0x55d44ec236d0, L_0x55d44ec23f50;
S_0x55d44df0b5c0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df0b9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec21b90 .functor XOR 1, L_0x55d44ec225d0, L_0x55d44ec22700, C4<0>, C4<0>;
L_0x55d44ec21580 .functor XOR 1, L_0x55d44ec21b90, L_0x55d44ec22830, C4<0>, C4<0>;
L_0x55d44ec22130 .functor AND 1, L_0x55d44ec225d0, L_0x55d44ec22700, C4<1>, C4<1>;
L_0x55d44ec22240 .functor AND 1, L_0x55d44ec225d0, L_0x55d44ec22830, C4<1>, C4<1>;
L_0x55d44ec22300 .functor OR 1, L_0x55d44ec22130, L_0x55d44ec22240, C4<0>, C4<0>;
L_0x55d44ec22410 .functor AND 1, L_0x55d44ec22830, L_0x55d44ec22700, C4<1>, C4<1>;
L_0x55d44ec224c0 .functor OR 1, L_0x55d44ec22300, L_0x55d44ec22410, C4<0>, C4<0>;
v0x55d44dc7c0c0_0 .net *"_s0", 0 0, L_0x55d44ec21b90;  1 drivers
v0x55d44dc7c180_0 .net *"_s10", 0 0, L_0x55d44ec22410;  1 drivers
v0x55d44dc6f770_0 .net *"_s4", 0 0, L_0x55d44ec22130;  1 drivers
v0x55d44dc62e20_0 .net *"_s6", 0 0, L_0x55d44ec22240;  1 drivers
v0x55d44dc15a70_0 .net *"_s8", 0 0, L_0x55d44ec22300;  1 drivers
v0x55d44dc48bf0_0 .net "a", 0 0, L_0x55d44ec225d0;  1 drivers
v0x55d44dc48cb0_0 .net "b", 0 0, L_0x55d44ec22700;  1 drivers
v0x55d44dc22460_0 .net "ca", 0 0, L_0x55d44ec224c0;  1 drivers
v0x55d44dc22500_0 .net "cin", 0 0, L_0x55d44ec22830;  1 drivers
v0x55d44dc3b730_0 .net "sum", 0 0, L_0x55d44ec21580;  1 drivers
S_0x55d44df08610 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df0b9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec22960 .functor XOR 1, L_0x55d44ec22e40, L_0x55d44ec22f70, C4<0>, C4<0>;
L_0x55d44ec229d0 .functor XOR 1, L_0x55d44ec22960, L_0x55d44ec230a0, C4<0>, C4<0>;
L_0x55d44ec22a40 .functor AND 1, L_0x55d44ec22e40, L_0x55d44ec22f70, C4<1>, C4<1>;
L_0x55d44ec22ab0 .functor AND 1, L_0x55d44ec22e40, L_0x55d44ec230a0, C4<1>, C4<1>;
L_0x55d44ec22b70 .functor OR 1, L_0x55d44ec22a40, L_0x55d44ec22ab0, C4<0>, C4<0>;
L_0x55d44ec22c80 .functor AND 1, L_0x55d44ec230a0, L_0x55d44ec22f70, C4<1>, C4<1>;
L_0x55d44ec22d30 .functor OR 1, L_0x55d44ec22b70, L_0x55d44ec22c80, C4<0>, C4<0>;
v0x55d44dc2ede0_0 .net *"_s0", 0 0, L_0x55d44ec22960;  1 drivers
v0x55d44dbef220_0 .net *"_s10", 0 0, L_0x55d44ec22c80;  1 drivers
v0x55d44dc14e40_0 .net *"_s4", 0 0, L_0x55d44ec22a40;  1 drivers
v0x55d44dc084f0_0 .net *"_s6", 0 0, L_0x55d44ec22ab0;  1 drivers
v0x55d44dbfbba0_0 .net *"_s8", 0 0, L_0x55d44ec22b70;  1 drivers
v0x55d44db78700_0 .net "a", 0 0, L_0x55d44ec22e40;  1 drivers
v0x55d44db787c0_0 .net "b", 0 0, L_0x55d44ec22f70;  1 drivers
v0x55d44dbabaa0_0 .net "ca", 0 0, L_0x55d44ec22d30;  1 drivers
v0x55d44dbabb40_0 .net "cin", 0 0, L_0x55d44ec230a0;  1 drivers
v0x55d44dbb8490_0 .net "sum", 0 0, L_0x55d44ec229d0;  1 drivers
S_0x55d44df0f940 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df0b9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec23210 .functor XOR 1, L_0x55d44ec237e0, L_0x55d44ec23910, C4<0>, C4<0>;
L_0x55d44ec23280 .functor XOR 1, L_0x55d44ec23210, L_0x55d44ec23a90, C4<0>, C4<0>;
L_0x55d44ec23340 .functor AND 1, L_0x55d44ec237e0, L_0x55d44ec23910, C4<1>, C4<1>;
L_0x55d44ec23450 .functor AND 1, L_0x55d44ec237e0, L_0x55d44ec23a90, C4<1>, C4<1>;
L_0x55d44ec23510 .functor OR 1, L_0x55d44ec23340, L_0x55d44ec23450, C4<0>, C4<0>;
L_0x55d44ec23620 .functor AND 1, L_0x55d44ec23a90, L_0x55d44ec23910, C4<1>, C4<1>;
L_0x55d44ec236d0 .functor OR 1, L_0x55d44ec23510, L_0x55d44ec23620, C4<0>, C4<0>;
v0x55d44dbd1760_0 .net *"_s0", 0 0, L_0x55d44ec23210;  1 drivers
v0x55d44dbd1820_0 .net *"_s10", 0 0, L_0x55d44ec23620;  1 drivers
v0x55d44dbc4e10_0 .net *"_s4", 0 0, L_0x55d44ec23340;  1 drivers
v0x55d44db85250_0 .net *"_s6", 0 0, L_0x55d44ec23450;  1 drivers
v0x55d44dbaae70_0 .net *"_s8", 0 0, L_0x55d44ec23510;  1 drivers
v0x55d44db9e520_0 .net "a", 0 0, L_0x55d44ec237e0;  1 drivers
v0x55d44db9e5e0_0 .net "b", 0 0, L_0x55d44ec23910;  1 drivers
v0x55d44db91bd0_0 .net "ca", 0 0, L_0x55d44ec236d0;  1 drivers
v0x55d44db91c70_0 .net "cin", 0 0, L_0x55d44ec23a90;  1 drivers
v0x55d44db44820_0 .net "sum", 0 0, L_0x55d44ec23280;  1 drivers
S_0x55d44df10d70 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df0b9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec23bc0 .functor XOR 1, L_0x55d44ec24060, L_0x55d44ec24220, C4<0>, C4<0>;
L_0x55d44ec23c30 .functor XOR 1, L_0x55d44ec23bc0, L_0x55d44ec243e0, C4<0>, C4<0>;
L_0x55d44ec23ca0 .functor AND 1, L_0x55d44ec24060, L_0x55d44ec24220, C4<1>, C4<1>;
L_0x55d44ec23d10 .functor AND 1, L_0x55d44ec24060, L_0x55d44ec243e0, C4<1>, C4<1>;
L_0x55d44ec23dd0 .functor OR 1, L_0x55d44ec23ca0, L_0x55d44ec23d10, C4<0>, C4<0>;
L_0x55d44ec23ee0 .functor AND 1, L_0x55d44ec243e0, L_0x55d44ec24220, C4<1>, C4<1>;
L_0x55d44ec23f50 .functor OR 1, L_0x55d44ec23dd0, L_0x55d44ec23ee0, C4<0>, C4<0>;
v0x55d44db779a0_0 .net *"_s0", 0 0, L_0x55d44ec23bc0;  1 drivers
v0x55d44db51210_0 .net *"_s10", 0 0, L_0x55d44ec23ee0;  1 drivers
v0x55d44db6a4e0_0 .net *"_s4", 0 0, L_0x55d44ec23ca0;  1 drivers
v0x55d44db5db90_0 .net *"_s6", 0 0, L_0x55d44ec23d10;  1 drivers
v0x55d44db1dfd0_0 .net *"_s8", 0 0, L_0x55d44ec23dd0;  1 drivers
v0x55d44db43bf0_0 .net "a", 0 0, L_0x55d44ec24060;  1 drivers
v0x55d44db43cb0_0 .net "b", 0 0, L_0x55d44ec24220;  1 drivers
v0x55d44db372a0_0 .net "ca", 0 0, L_0x55d44ec23f50;  1 drivers
v0x55d44db37340_0 .net "cin", 0 0, L_0x55d44ec243e0;  1 drivers
v0x55d44db2a950_0 .net "sum", 0 0, L_0x55d44ec23c30;  1 drivers
S_0x55d44df0c9f0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44df0e510;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d98a4a0_0 .net "a", 3 0, L_0x55d44ec271b0;  1 drivers
v0x55d44d9083d0_0 .net "b", 3 0, L_0x55d44ec272a0;  1 drivers
v0x55d44d93b770_0 .net "ca", 3 0, L_0x55d44ec27040;  1 drivers
v0x55d44d948160_0 .net "cin", 3 0, L_0x55d44ec27390;  1 drivers
v0x55d44d961430_0 .net "sum", 3 0, L_0x55d44ec26fa0;  1 drivers
L_0x55d44ec24f60 .part L_0x55d44ec271b0, 0, 1;
L_0x55d44ec25090 .part L_0x55d44ec272a0, 0, 1;
L_0x55d44ec251c0 .part L_0x55d44ec27390, 0, 1;
L_0x55d44ec257d0 .part L_0x55d44ec271b0, 1, 1;
L_0x55d44ec25900 .part L_0x55d44ec272a0, 1, 1;
L_0x55d44ec25a30 .part L_0x55d44ec27390, 1, 1;
L_0x55d44ec26170 .part L_0x55d44ec271b0, 2, 1;
L_0x55d44ec262a0 .part L_0x55d44ec272a0, 2, 1;
L_0x55d44ec26420 .part L_0x55d44ec27390, 2, 1;
L_0x55d44ec269f0 .part L_0x55d44ec271b0, 3, 1;
L_0x55d44ec26bb0 .part L_0x55d44ec272a0, 3, 1;
L_0x55d44ec26d70 .part L_0x55d44ec27390, 3, 1;
L_0x55d44ec26fa0 .concat8 [ 1 1 1 1], L_0x55d44ec24a00, L_0x55d44ec25360, L_0x55d44ec25c10, L_0x55d44ec265c0;
L_0x55d44ec27040 .concat8 [ 1 1 1 1], L_0x55d44ec24e50, L_0x55d44ec256c0, L_0x55d44ec26060, L_0x55d44ec268e0;
S_0x55d44df0de20 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df0c9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec245a0 .functor XOR 1, L_0x55d44ec24f60, L_0x55d44ec25090, C4<0>, C4<0>;
L_0x55d44ec24a00 .functor XOR 1, L_0x55d44ec245a0, L_0x55d44ec251c0, C4<0>, C4<0>;
L_0x55d44ec24ac0 .functor AND 1, L_0x55d44ec24f60, L_0x55d44ec25090, C4<1>, C4<1>;
L_0x55d44ec24bd0 .functor AND 1, L_0x55d44ec24f60, L_0x55d44ec251c0, C4<1>, C4<1>;
L_0x55d44ec24c90 .functor OR 1, L_0x55d44ec24ac0, L_0x55d44ec24bd0, C4<0>, C4<0>;
L_0x55d44ec24da0 .functor AND 1, L_0x55d44ec251c0, L_0x55d44ec25090, C4<1>, C4<1>;
L_0x55d44ec24e50 .functor OR 1, L_0x55d44ec24c90, L_0x55d44ec24da0, C4<0>, C4<0>;
v0x55d44dab4b60_0 .net *"_s0", 0 0, L_0x55d44ec245a0;  1 drivers
v0x55d44dab4c20_0 .net *"_s10", 0 0, L_0x55d44ec24da0;  1 drivers
v0x55d44dada780_0 .net *"_s4", 0 0, L_0x55d44ec24ac0;  1 drivers
v0x55d44dacde30_0 .net *"_s6", 0 0, L_0x55d44ec24bd0;  1 drivers
v0x55d44dac14e0_0 .net *"_s8", 0 0, L_0x55d44ec24c90;  1 drivers
v0x55d44da74130_0 .net "a", 0 0, L_0x55d44ec24f60;  1 drivers
v0x55d44da741f0_0 .net "b", 0 0, L_0x55d44ec25090;  1 drivers
v0x55d44daa72b0_0 .net "ca", 0 0, L_0x55d44ec24e50;  1 drivers
v0x55d44daa7350_0 .net "cin", 0 0, L_0x55d44ec251c0;  1 drivers
v0x55d44da80b20_0 .net "sum", 0 0, L_0x55d44ec24a00;  1 drivers
S_0x55d44df09aa0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df0c9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec252f0 .functor XOR 1, L_0x55d44ec257d0, L_0x55d44ec25900, C4<0>, C4<0>;
L_0x55d44ec25360 .functor XOR 1, L_0x55d44ec252f0, L_0x55d44ec25a30, C4<0>, C4<0>;
L_0x55d44ec253d0 .functor AND 1, L_0x55d44ec257d0, L_0x55d44ec25900, C4<1>, C4<1>;
L_0x55d44ec25440 .functor AND 1, L_0x55d44ec257d0, L_0x55d44ec25a30, C4<1>, C4<1>;
L_0x55d44ec25500 .functor OR 1, L_0x55d44ec253d0, L_0x55d44ec25440, C4<0>, C4<0>;
L_0x55d44ec25610 .functor AND 1, L_0x55d44ec25a30, L_0x55d44ec25900, C4<1>, C4<1>;
L_0x55d44ec256c0 .functor OR 1, L_0x55d44ec25500, L_0x55d44ec25610, C4<0>, C4<0>;
v0x55d44da99df0_0 .net *"_s0", 0 0, L_0x55d44ec252f0;  1 drivers
v0x55d44da8d4a0_0 .net *"_s10", 0 0, L_0x55d44ec25610;  1 drivers
v0x55d44da4d8e0_0 .net *"_s4", 0 0, L_0x55d44ec253d0;  1 drivers
v0x55d44da73500_0 .net *"_s6", 0 0, L_0x55d44ec25440;  1 drivers
v0x55d44da66bb0_0 .net *"_s8", 0 0, L_0x55d44ec25500;  1 drivers
v0x55d44da5a260_0 .net "a", 0 0, L_0x55d44ec257d0;  1 drivers
v0x55d44da5a320_0 .net "b", 0 0, L_0x55d44ec25900;  1 drivers
v0x55d44d9d8250_0 .net "ca", 0 0, L_0x55d44ec256c0;  1 drivers
v0x55d44d9d82f0_0 .net "cin", 0 0, L_0x55d44ec25a30;  1 drivers
v0x55d44da0b5f0_0 .net "sum", 0 0, L_0x55d44ec25360;  1 drivers
S_0x55d44df0aed0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df0c9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec25ba0 .functor XOR 1, L_0x55d44ec26170, L_0x55d44ec262a0, C4<0>, C4<0>;
L_0x55d44ec25c10 .functor XOR 1, L_0x55d44ec25ba0, L_0x55d44ec26420, C4<0>, C4<0>;
L_0x55d44ec25cd0 .functor AND 1, L_0x55d44ec26170, L_0x55d44ec262a0, C4<1>, C4<1>;
L_0x55d44ec25de0 .functor AND 1, L_0x55d44ec26170, L_0x55d44ec26420, C4<1>, C4<1>;
L_0x55d44ec25ea0 .functor OR 1, L_0x55d44ec25cd0, L_0x55d44ec25de0, C4<0>, C4<0>;
L_0x55d44ec25fb0 .functor AND 1, L_0x55d44ec26420, L_0x55d44ec262a0, C4<1>, C4<1>;
L_0x55d44ec26060 .functor OR 1, L_0x55d44ec25ea0, L_0x55d44ec25fb0, C4<0>, C4<0>;
v0x55d44da17fe0_0 .net *"_s0", 0 0, L_0x55d44ec25ba0;  1 drivers
v0x55d44da180a0_0 .net *"_s10", 0 0, L_0x55d44ec25fb0;  1 drivers
v0x55d44da312b0_0 .net *"_s4", 0 0, L_0x55d44ec25cd0;  1 drivers
v0x55d44da24960_0 .net *"_s6", 0 0, L_0x55d44ec25de0;  1 drivers
v0x55d44d9e4da0_0 .net *"_s8", 0 0, L_0x55d44ec25ea0;  1 drivers
v0x55d44da0a9c0_0 .net "a", 0 0, L_0x55d44ec26170;  1 drivers
v0x55d44da0aa80_0 .net "b", 0 0, L_0x55d44ec262a0;  1 drivers
v0x55d44d9fe070_0 .net "ca", 0 0, L_0x55d44ec26060;  1 drivers
v0x55d44d9fe110_0 .net "cin", 0 0, L_0x55d44ec26420;  1 drivers
v0x55d44d9f1720_0 .net "sum", 0 0, L_0x55d44ec25c10;  1 drivers
S_0x55d44df06b90 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df0c9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec26550 .functor XOR 1, L_0x55d44ec269f0, L_0x55d44ec26bb0, C4<0>, C4<0>;
L_0x55d44ec265c0 .functor XOR 1, L_0x55d44ec26550, L_0x55d44ec26d70, C4<0>, C4<0>;
L_0x55d44ec26630 .functor AND 1, L_0x55d44ec269f0, L_0x55d44ec26bb0, C4<1>, C4<1>;
L_0x55d44ec266a0 .functor AND 1, L_0x55d44ec269f0, L_0x55d44ec26d70, C4<1>, C4<1>;
L_0x55d44ec26760 .functor OR 1, L_0x55d44ec26630, L_0x55d44ec266a0, C4<0>, C4<0>;
L_0x55d44ec26870 .functor AND 1, L_0x55d44ec26d70, L_0x55d44ec26bb0, C4<1>, C4<1>;
L_0x55d44ec268e0 .functor OR 1, L_0x55d44ec26760, L_0x55d44ec26870, C4<0>, C4<0>;
v0x55d44d9a4370_0 .net *"_s0", 0 0, L_0x55d44ec26550;  1 drivers
v0x55d44d9d74f0_0 .net *"_s10", 0 0, L_0x55d44ec26870;  1 drivers
v0x55d44d9b0d60_0 .net *"_s4", 0 0, L_0x55d44ec26630;  1 drivers
v0x55d44d9ca030_0 .net *"_s6", 0 0, L_0x55d44ec266a0;  1 drivers
v0x55d44d9bd6e0_0 .net *"_s8", 0 0, L_0x55d44ec26760;  1 drivers
v0x55d44d97db20_0 .net "a", 0 0, L_0x55d44ec269f0;  1 drivers
v0x55d44d97dbe0_0 .net "b", 0 0, L_0x55d44ec26bb0;  1 drivers
v0x55d44d9a3740_0 .net "ca", 0 0, L_0x55d44ec268e0;  1 drivers
v0x55d44d9a37e0_0 .net "cin", 0 0, L_0x55d44ec26d70;  1 drivers
v0x55d44d996df0_0 .net "sum", 0 0, L_0x55d44ec265c0;  1 drivers
S_0x55d44df07f20 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44df0e510;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d7f67d0_0 .net "a", 3 0, L_0x55d44ec29c70;  1 drivers
v0x55d44d7e9e80_0 .net "b", 3 0, L_0x55d44ec29d10;  1 drivers
v0x55d44d767e70_0 .net "ca", 3 0, L_0x55d44ec29b00;  1 drivers
v0x55d44d79b210_0 .net "cin", 3 0, L_0x55d44ec29e00;  1 drivers
v0x55d44d7a7c00_0 .net "sum", 3 0, L_0x55d44ec29a60;  1 drivers
L_0x55d44ec27a20 .part L_0x55d44ec29c70, 0, 1;
L_0x55d44ec27b50 .part L_0x55d44ec29d10, 0, 1;
L_0x55d44ec27c80 .part L_0x55d44ec29e00, 0, 1;
L_0x55d44ec28290 .part L_0x55d44ec29c70, 1, 1;
L_0x55d44ec283c0 .part L_0x55d44ec29d10, 1, 1;
L_0x55d44ec284f0 .part L_0x55d44ec29e00, 1, 1;
L_0x55d44ec28c30 .part L_0x55d44ec29c70, 2, 1;
L_0x55d44ec28d60 .part L_0x55d44ec29d10, 2, 1;
L_0x55d44ec28ee0 .part L_0x55d44ec29e00, 2, 1;
L_0x55d44ec294b0 .part L_0x55d44ec29c70, 3, 1;
L_0x55d44ec29670 .part L_0x55d44ec29d10, 3, 1;
L_0x55d44ec29830 .part L_0x55d44ec29e00, 3, 1;
L_0x55d44ec29a60 .concat8 [ 1 1 1 1], L_0x55d44ec274c0, L_0x55d44ec27e20, L_0x55d44ec286d0, L_0x55d44ec29080;
L_0x55d44ec29b00 .concat8 [ 1 1 1 1], L_0x55d44ec27910, L_0x55d44ec28180, L_0x55d44ec28b20, L_0x55d44ec293a0;
S_0x55d44defc460 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df07f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec26f30 .functor XOR 1, L_0x55d44ec27a20, L_0x55d44ec27b50, C4<0>, C4<0>;
L_0x55d44ec274c0 .functor XOR 1, L_0x55d44ec26f30, L_0x55d44ec27c80, C4<0>, C4<0>;
L_0x55d44ec27580 .functor AND 1, L_0x55d44ec27a20, L_0x55d44ec27b50, C4<1>, C4<1>;
L_0x55d44ec27690 .functor AND 1, L_0x55d44ec27a20, L_0x55d44ec27c80, C4<1>, C4<1>;
L_0x55d44ec27750 .functor OR 1, L_0x55d44ec27580, L_0x55d44ec27690, C4<0>, C4<0>;
L_0x55d44ec27860 .functor AND 1, L_0x55d44ec27c80, L_0x55d44ec27b50, C4<1>, C4<1>;
L_0x55d44ec27910 .functor OR 1, L_0x55d44ec27750, L_0x55d44ec27860, C4<0>, C4<0>;
v0x55d44d954ae0_0 .net *"_s0", 0 0, L_0x55d44ec26f30;  1 drivers
v0x55d44d954b80_0 .net *"_s10", 0 0, L_0x55d44ec27860;  1 drivers
v0x55d44d914f20_0 .net *"_s4", 0 0, L_0x55d44ec27580;  1 drivers
v0x55d44d93ab40_0 .net *"_s6", 0 0, L_0x55d44ec27690;  1 drivers
v0x55d44d92e1f0_0 .net *"_s8", 0 0, L_0x55d44ec27750;  1 drivers
v0x55d44d9218a0_0 .net "a", 0 0, L_0x55d44ec27a20;  1 drivers
v0x55d44d921960_0 .net "b", 0 0, L_0x55d44ec27b50;  1 drivers
v0x55d44d8d44f0_0 .net "ca", 0 0, L_0x55d44ec27910;  1 drivers
v0x55d44d8d4590_0 .net "cin", 0 0, L_0x55d44ec27c80;  1 drivers
v0x55d44d907670_0 .net "sum", 0 0, L_0x55d44ec274c0;  1 drivers
S_0x55d44df04ef0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df07f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec27db0 .functor XOR 1, L_0x55d44ec28290, L_0x55d44ec283c0, C4<0>, C4<0>;
L_0x55d44ec27e20 .functor XOR 1, L_0x55d44ec27db0, L_0x55d44ec284f0, C4<0>, C4<0>;
L_0x55d44ec27e90 .functor AND 1, L_0x55d44ec28290, L_0x55d44ec283c0, C4<1>, C4<1>;
L_0x55d44ec27f00 .functor AND 1, L_0x55d44ec28290, L_0x55d44ec284f0, C4<1>, C4<1>;
L_0x55d44ec27fc0 .functor OR 1, L_0x55d44ec27e90, L_0x55d44ec27f00, C4<0>, C4<0>;
L_0x55d44ec280d0 .functor AND 1, L_0x55d44ec284f0, L_0x55d44ec283c0, C4<1>, C4<1>;
L_0x55d44ec28180 .functor OR 1, L_0x55d44ec27fc0, L_0x55d44ec280d0, C4<0>, C4<0>;
v0x55d44d8e0ee0_0 .net *"_s0", 0 0, L_0x55d44ec27db0;  1 drivers
v0x55d44d8fa1b0_0 .net *"_s10", 0 0, L_0x55d44ec280d0;  1 drivers
v0x55d44d8ed860_0 .net *"_s4", 0 0, L_0x55d44ec27e90;  1 drivers
v0x55d44d8adca0_0 .net *"_s6", 0 0, L_0x55d44ec27f00;  1 drivers
v0x55d44d8d38c0_0 .net *"_s8", 0 0, L_0x55d44ec27fc0;  1 drivers
v0x55d44d8c6f70_0 .net "a", 0 0, L_0x55d44ec28290;  1 drivers
v0x55d44d8c7030_0 .net "b", 0 0, L_0x55d44ec283c0;  1 drivers
v0x55d44d8ba620_0 .net "ca", 0 0, L_0x55d44ec28180;  1 drivers
v0x55d44d8ba6c0_0 .net "cin", 0 0, L_0x55d44ec284f0;  1 drivers
v0x55d44d837c30_0 .net "sum", 0 0, L_0x55d44ec27e20;  1 drivers
S_0x55d44df04b10 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df07f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec28660 .functor XOR 1, L_0x55d44ec28c30, L_0x55d44ec28d60, C4<0>, C4<0>;
L_0x55d44ec286d0 .functor XOR 1, L_0x55d44ec28660, L_0x55d44ec28ee0, C4<0>, C4<0>;
L_0x55d44ec28790 .functor AND 1, L_0x55d44ec28c30, L_0x55d44ec28d60, C4<1>, C4<1>;
L_0x55d44ec288a0 .functor AND 1, L_0x55d44ec28c30, L_0x55d44ec28ee0, C4<1>, C4<1>;
L_0x55d44ec28960 .functor OR 1, L_0x55d44ec28790, L_0x55d44ec288a0, C4<0>, C4<0>;
L_0x55d44ec28a70 .functor AND 1, L_0x55d44ec28ee0, L_0x55d44ec28d60, C4<1>, C4<1>;
L_0x55d44ec28b20 .functor OR 1, L_0x55d44ec28960, L_0x55d44ec28a70, C4<0>, C4<0>;
v0x55d44d86afd0_0 .net *"_s0", 0 0, L_0x55d44ec28660;  1 drivers
v0x55d44d86b090_0 .net *"_s10", 0 0, L_0x55d44ec28a70;  1 drivers
v0x55d44d8779c0_0 .net *"_s4", 0 0, L_0x55d44ec28790;  1 drivers
v0x55d44d890c90_0 .net *"_s6", 0 0, L_0x55d44ec288a0;  1 drivers
v0x55d44d884340_0 .net *"_s8", 0 0, L_0x55d44ec28960;  1 drivers
v0x55d44d844780_0 .net "a", 0 0, L_0x55d44ec28c30;  1 drivers
v0x55d44d844840_0 .net "b", 0 0, L_0x55d44ec28d60;  1 drivers
v0x55d44d86a3a0_0 .net "ca", 0 0, L_0x55d44ec28b20;  1 drivers
v0x55d44d86a440_0 .net "cin", 0 0, L_0x55d44ec28ee0;  1 drivers
v0x55d44d85da50_0 .net "sum", 0 0, L_0x55d44ec286d0;  1 drivers
S_0x55d44defc040 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df07f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec29010 .functor XOR 1, L_0x55d44ec294b0, L_0x55d44ec29670, C4<0>, C4<0>;
L_0x55d44ec29080 .functor XOR 1, L_0x55d44ec29010, L_0x55d44ec29830, C4<0>, C4<0>;
L_0x55d44ec290f0 .functor AND 1, L_0x55d44ec294b0, L_0x55d44ec29670, C4<1>, C4<1>;
L_0x55d44ec29160 .functor AND 1, L_0x55d44ec294b0, L_0x55d44ec29830, C4<1>, C4<1>;
L_0x55d44ec29220 .functor OR 1, L_0x55d44ec290f0, L_0x55d44ec29160, C4<0>, C4<0>;
L_0x55d44ec29330 .functor AND 1, L_0x55d44ec29830, L_0x55d44ec29670, C4<1>, C4<1>;
L_0x55d44ec293a0 .functor OR 1, L_0x55d44ec29220, L_0x55d44ec29330, C4<0>, C4<0>;
v0x55d44d851100_0 .net *"_s0", 0 0, L_0x55d44ec29010;  1 drivers
v0x55d44d803d50_0 .net *"_s10", 0 0, L_0x55d44ec29330;  1 drivers
v0x55d44d836ed0_0 .net *"_s4", 0 0, L_0x55d44ec290f0;  1 drivers
v0x55d44d810740_0 .net *"_s6", 0 0, L_0x55d44ec29160;  1 drivers
v0x55d44d829a10_0 .net *"_s8", 0 0, L_0x55d44ec29220;  1 drivers
v0x55d44d81d0c0_0 .net "a", 0 0, L_0x55d44ec294b0;  1 drivers
v0x55d44d81d180_0 .net "b", 0 0, L_0x55d44ec29670;  1 drivers
v0x55d44d7dd500_0 .net "ca", 0 0, L_0x55d44ec293a0;  1 drivers
v0x55d44d7dd5a0_0 .net "cin", 0 0, L_0x55d44ec29830;  1 drivers
v0x55d44d803120_0 .net "sum", 0 0, L_0x55d44ec29080;  1 drivers
S_0x55d44df01fa0 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44df0e510;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d6634e0_0 .net "a", 3 0, L_0x55d44ec2c610;  1 drivers
v0x55d44d656b90_0 .net "b", 3 0, L_0x55d44ec2c740;  1 drivers
v0x55d44d64a240_0 .net "ca", 3 0, L_0x55d44ec2c4a0;  1 drivers
v0x55d44d5c6940_0 .net "cin", 3 0, L_0x55d44ec2c870;  1 drivers
v0x55d44d5f9ce0_0 .net "sum", 3 0, L_0x55d44ec2c400;  1 drivers
L_0x55d44ec2a3c0 .part L_0x55d44ec2c610, 0, 1;
L_0x55d44ec2a4f0 .part L_0x55d44ec2c740, 0, 1;
L_0x55d44ec2a620 .part L_0x55d44ec2c870, 0, 1;
L_0x55d44ec2ac30 .part L_0x55d44ec2c610, 1, 1;
L_0x55d44ec2ad60 .part L_0x55d44ec2c740, 1, 1;
L_0x55d44ec2ae90 .part L_0x55d44ec2c870, 1, 1;
L_0x55d44ec2b5d0 .part L_0x55d44ec2c610, 2, 1;
L_0x55d44ec2b700 .part L_0x55d44ec2c740, 2, 1;
L_0x55d44ec2b880 .part L_0x55d44ec2c870, 2, 1;
L_0x55d44ec2be50 .part L_0x55d44ec2c610, 3, 1;
L_0x55d44ec2c010 .part L_0x55d44ec2c740, 3, 1;
L_0x55d44ec2c1d0 .part L_0x55d44ec2c870, 3, 1;
L_0x55d44ec2c400 .concat8 [ 1 1 1 1], L_0x55d44ec29ea0, L_0x55d44ec2a7c0, L_0x55d44ec2b070, L_0x55d44ec2ba20;
L_0x55d44ec2c4a0 .concat8 [ 1 1 1 1], L_0x55d44ec2a2b0, L_0x55d44ec2ab20, L_0x55d44ec2b4c0, L_0x55d44ec2bd40;
S_0x55d44df01bc0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df01fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec299f0 .functor XOR 1, L_0x55d44ec2a3c0, L_0x55d44ec2a4f0, C4<0>, C4<0>;
L_0x55d44ec29ea0 .functor XOR 1, L_0x55d44ec299f0, L_0x55d44ec2a620, C4<0>, C4<0>;
L_0x55d44ec29f60 .functor AND 1, L_0x55d44ec2a3c0, L_0x55d44ec2a4f0, C4<1>, C4<1>;
L_0x55d44ec2a070 .functor AND 1, L_0x55d44ec2a3c0, L_0x55d44ec2a620, C4<1>, C4<1>;
L_0x55d44ec2a130 .functor OR 1, L_0x55d44ec29f60, L_0x55d44ec2a070, C4<0>, C4<0>;
L_0x55d44ec2a240 .functor AND 1, L_0x55d44ec2a620, L_0x55d44ec2a4f0, C4<1>, C4<1>;
L_0x55d44ec2a2b0 .functor OR 1, L_0x55d44ec2a130, L_0x55d44ec2a240, C4<0>, C4<0>;
v0x55d44d7c0ed0_0 .net *"_s0", 0 0, L_0x55d44ec299f0;  1 drivers
v0x55d44d7c0f90_0 .net *"_s10", 0 0, L_0x55d44ec2a240;  1 drivers
v0x55d44d7b4580_0 .net *"_s4", 0 0, L_0x55d44ec29f60;  1 drivers
v0x55d44d7749c0_0 .net *"_s6", 0 0, L_0x55d44ec2a070;  1 drivers
v0x55d44d79a5e0_0 .net *"_s8", 0 0, L_0x55d44ec2a130;  1 drivers
v0x55d44d78dc90_0 .net "a", 0 0, L_0x55d44ec2a3c0;  1 drivers
v0x55d44d78dd50_0 .net "b", 0 0, L_0x55d44ec2a4f0;  1 drivers
v0x55d44d781340_0 .net "ca", 0 0, L_0x55d44ec2a2b0;  1 drivers
v0x55d44d7813e0_0 .net "cin", 0 0, L_0x55d44ec2a620;  1 drivers
v0x55d44d733f90_0 .net "sum", 0 0, L_0x55d44ec29ea0;  1 drivers
S_0x55d44deff050 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df01fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec2a750 .functor XOR 1, L_0x55d44ec2ac30, L_0x55d44ec2ad60, C4<0>, C4<0>;
L_0x55d44ec2a7c0 .functor XOR 1, L_0x55d44ec2a750, L_0x55d44ec2ae90, C4<0>, C4<0>;
L_0x55d44ec2a830 .functor AND 1, L_0x55d44ec2ac30, L_0x55d44ec2ad60, C4<1>, C4<1>;
L_0x55d44ec2a8a0 .functor AND 1, L_0x55d44ec2ac30, L_0x55d44ec2ae90, C4<1>, C4<1>;
L_0x55d44ec2a960 .functor OR 1, L_0x55d44ec2a830, L_0x55d44ec2a8a0, C4<0>, C4<0>;
L_0x55d44ec2aa70 .functor AND 1, L_0x55d44ec2ae90, L_0x55d44ec2ad60, C4<1>, C4<1>;
L_0x55d44ec2ab20 .functor OR 1, L_0x55d44ec2a960, L_0x55d44ec2aa70, C4<0>, C4<0>;
v0x55d44d767110_0 .net *"_s0", 0 0, L_0x55d44ec2a750;  1 drivers
v0x55d44d740980_0 .net *"_s10", 0 0, L_0x55d44ec2aa70;  1 drivers
v0x55d44d759c50_0 .net *"_s4", 0 0, L_0x55d44ec2a830;  1 drivers
v0x55d44d74d300_0 .net *"_s6", 0 0, L_0x55d44ec2a8a0;  1 drivers
v0x55d44d70d740_0 .net *"_s8", 0 0, L_0x55d44ec2a960;  1 drivers
v0x55d44d733360_0 .net "a", 0 0, L_0x55d44ec2ac30;  1 drivers
v0x55d44d733420_0 .net "b", 0 0, L_0x55d44ec2ad60;  1 drivers
v0x55d44d726a10_0 .net "ca", 0 0, L_0x55d44ec2ab20;  1 drivers
v0x55d44d726ab0_0 .net "cin", 0 0, L_0x55d44ec2ae90;  1 drivers
v0x55d44d71a0c0_0 .net "sum", 0 0, L_0x55d44ec2a7c0;  1 drivers
S_0x55d44defec70 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df01fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec2b000 .functor XOR 1, L_0x55d44ec2b5d0, L_0x55d44ec2b700, C4<0>, C4<0>;
L_0x55d44ec2b070 .functor XOR 1, L_0x55d44ec2b000, L_0x55d44ec2b880, C4<0>, C4<0>;
L_0x55d44ec2b130 .functor AND 1, L_0x55d44ec2b5d0, L_0x55d44ec2b700, C4<1>, C4<1>;
L_0x55d44ec2b240 .functor AND 1, L_0x55d44ec2b5d0, L_0x55d44ec2b880, C4<1>, C4<1>;
L_0x55d44ec2b300 .functor OR 1, L_0x55d44ec2b130, L_0x55d44ec2b240, C4<0>, C4<0>;
L_0x55d44ec2b410 .functor AND 1, L_0x55d44ec2b880, L_0x55d44ec2b700, C4<1>, C4<1>;
L_0x55d44ec2b4c0 .functor OR 1, L_0x55d44ec2b300, L_0x55d44ec2b410, C4<0>, C4<0>;
v0x55d44d697ff0_0 .net *"_s0", 0 0, L_0x55d44ec2b000;  1 drivers
v0x55d44d6980b0_0 .net *"_s10", 0 0, L_0x55d44ec2b410;  1 drivers
v0x55d44d6cb390_0 .net *"_s4", 0 0, L_0x55d44ec2b130;  1 drivers
v0x55d44d6d7d80_0 .net *"_s6", 0 0, L_0x55d44ec2b240;  1 drivers
v0x55d44d6f1050_0 .net *"_s8", 0 0, L_0x55d44ec2b300;  1 drivers
v0x55d44d6e4700_0 .net "a", 0 0, L_0x55d44ec2b5d0;  1 drivers
v0x55d44d6e47c0_0 .net "b", 0 0, L_0x55d44ec2b700;  1 drivers
v0x55d44d6a4b40_0 .net "ca", 0 0, L_0x55d44ec2b4c0;  1 drivers
v0x55d44d6a4be0_0 .net "cin", 0 0, L_0x55d44ec2b880;  1 drivers
v0x55d44d6ca760_0 .net "sum", 0 0, L_0x55d44ec2b070;  1 drivers
S_0x55d44defbcc0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df01fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec2b9b0 .functor XOR 1, L_0x55d44ec2be50, L_0x55d44ec2c010, C4<0>, C4<0>;
L_0x55d44ec2ba20 .functor XOR 1, L_0x55d44ec2b9b0, L_0x55d44ec2c1d0, C4<0>, C4<0>;
L_0x55d44ec2ba90 .functor AND 1, L_0x55d44ec2be50, L_0x55d44ec2c010, C4<1>, C4<1>;
L_0x55d44ec2bb00 .functor AND 1, L_0x55d44ec2be50, L_0x55d44ec2c1d0, C4<1>, C4<1>;
L_0x55d44ec2bbc0 .functor OR 1, L_0x55d44ec2ba90, L_0x55d44ec2bb00, C4<0>, C4<0>;
L_0x55d44ec2bcd0 .functor AND 1, L_0x55d44ec2c1d0, L_0x55d44ec2c010, C4<1>, C4<1>;
L_0x55d44ec2bd40 .functor OR 1, L_0x55d44ec2bbc0, L_0x55d44ec2bcd0, C4<0>, C4<0>;
v0x55d44d6bde10_0 .net *"_s0", 0 0, L_0x55d44ec2b9b0;  1 drivers
v0x55d44d6b14c0_0 .net *"_s10", 0 0, L_0x55d44ec2bcd0;  1 drivers
v0x55d44d664110_0 .net *"_s4", 0 0, L_0x55d44ec2ba90;  1 drivers
v0x55d44d697290_0 .net *"_s6", 0 0, L_0x55d44ec2bb00;  1 drivers
v0x55d44d670b00_0 .net *"_s8", 0 0, L_0x55d44ec2bbc0;  1 drivers
v0x55d44d689dd0_0 .net "a", 0 0, L_0x55d44ec2be50;  1 drivers
v0x55d44d689e90_0 .net "b", 0 0, L_0x55d44ec2c010;  1 drivers
v0x55d44d67d480_0 .net "ca", 0 0, L_0x55d44ec2bd40;  1 drivers
v0x55d44d67d520_0 .net "cin", 0 0, L_0x55d44ec2c1d0;  1 drivers
v0x55d44d63d8c0_0 .net "sum", 0 0, L_0x55d44ec2ba20;  1 drivers
S_0x55d44df02ff0 .scope module, "a_11" "sixtyBitAdder" 3 72, 5 3 0, S_0x55d44de3e860;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f865d713e70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44de1d0b0_0 .net/2u *"_s2", 0 0, L_0x7f865d713e70;  1 drivers
L_0x7f865d713eb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44de1d190_0 .net/2u *"_s6", 0 0, L_0x7f865d713eb8;  1 drivers
v0x55d44de1e440_0 .net "a", 64 0, L_0x55d44ec5a400;  1 drivers
v0x55d44de1e510_0 .net "b", 64 0, L_0x55d44ec5a4f0;  1 drivers
v0x55d44de1bb40_0 .net "ca", 64 0, L_0x55d44ec5a220;  1 drivers
v0x55d44de0f1f0_0 .net "cin", 64 0, L_0x55d44ec5a6a0;  1 drivers
v0x55d44de0f2d0_0 .net "sum", 64 0, L_0x55d44ec5a090;  1 drivers
L_0x55d44ec43d00 .part L_0x55d44ec5a400, 0, 32;
L_0x55d44ec43da0 .part L_0x55d44ec5a4f0, 0, 32;
L_0x55d44ec43e40 .part L_0x55d44ec5a6a0, 0, 32;
L_0x55d44ec59dc0 .part L_0x55d44ec5a400, 32, 32;
L_0x55d44ec59eb0 .part L_0x55d44ec5a4f0, 32, 32;
L_0x55d44ec59fa0 .part L_0x55d44ec5a6a0, 32, 32;
L_0x55d44ec5a090 .concat8 [ 32 32 1 0], L_0x55d44ec43a30, L_0x55d44ec59af0, L_0x7f865d713eb8;
L_0x55d44ec5a220 .concat8 [ 1 32 32 0], L_0x7f865d713e70, L_0x55d44ec43b70, L_0x55d44ec59c30;
S_0x55d44df04420 .scope module, "FA_0" "thirtBitAdder" 5 13, 6 3 0, S_0x55d44df02ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44ce8fd50_0 .net "a", 31 0, L_0x55d44ec43d00;  1 drivers
v0x55d44ce429a0_0 .net "b", 31 0, L_0x55d44ec43da0;  1 drivers
v0x55d44ce75b20_0 .net "ca", 31 0, L_0x55d44ec43b70;  1 drivers
v0x55d44ce4f390_0 .net "cin", 31 0, L_0x55d44ec43e40;  1 drivers
v0x55d44ce68660_0 .net "sum", 31 0, L_0x55d44ec43a30;  1 drivers
L_0x55d44ec38b50 .part L_0x55d44ec43d00, 0, 16;
L_0x55d44ec38bf0 .part L_0x55d44ec43da0, 0, 16;
L_0x55d44ec38c90 .part L_0x55d44ec43e40, 0, 16;
L_0x55d44ec43720 .part L_0x55d44ec43d00, 16, 16;
L_0x55d44ec43810 .part L_0x55d44ec43da0, 16, 16;
L_0x55d44ec43900 .part L_0x55d44ec43e40, 16, 16;
L_0x55d44ec43a30 .concat8 [ 16 16 0 0], L_0x55d44ec38850, L_0x55d44ec43420;
L_0x55d44ec43b70 .concat8 [ 16 16 0 0], L_0x55d44ec388f0, L_0x55d44ec434c0;
S_0x55d44df000a0 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44df04420;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44e23a2c0_0 .net "a", 15 0, L_0x55d44ec38b50;  1 drivers
v0x55d44e253590_0 .net "b", 15 0, L_0x55d44ec38bf0;  1 drivers
v0x55d44e246c40_0 .net "ca", 15 0, L_0x55d44ec388f0;  1 drivers
v0x55d44e207080_0 .net "cin", 15 0, L_0x55d44ec38c90;  1 drivers
v0x55d44e22cca0_0 .net "sum", 15 0, L_0x55d44ec38850;  1 drivers
L_0x55d44ec30720 .part L_0x55d44ec38b50, 0, 4;
L_0x55d44ec307c0 .part L_0x55d44ec38bf0, 0, 4;
L_0x55d44ec30860 .part L_0x55d44ec38c90, 0, 4;
L_0x55d44ec330b0 .part L_0x55d44ec38b50, 4, 4;
L_0x55d44ec331a0 .part L_0x55d44ec38bf0, 4, 4;
L_0x55d44ec33290 .part L_0x55d44ec38c90, 4, 4;
L_0x55d44ec35b70 .part L_0x55d44ec38b50, 8, 4;
L_0x55d44ec35c10 .part L_0x55d44ec38bf0, 8, 4;
L_0x55d44ec35d00 .part L_0x55d44ec38c90, 8, 4;
L_0x55d44ec38450 .part L_0x55d44ec38b50, 12, 4;
L_0x55d44ec38580 .part L_0x55d44ec38bf0, 12, 4;
L_0x55d44ec386b0 .part L_0x55d44ec38c90, 12, 4;
L_0x55d44ec38850 .concat8 [ 4 4 4 4], L_0x55d44ec30510, L_0x55d44ec32ea0, L_0x55d44ec35960, L_0x55d44ec38240;
L_0x55d44ec388f0 .concat8 [ 4 4 4 4], L_0x55d44ec305b0, L_0x55d44ec32f40, L_0x55d44ec35a00, L_0x55d44ec382e0;
S_0x55d44df014d0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44df000a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d356940_0 .net "a", 3 0, L_0x55d44ec30720;  1 drivers
v0x55d44d389ce0_0 .net "b", 3 0, L_0x55d44ec307c0;  1 drivers
v0x55d44d3966d0_0 .net "ca", 3 0, L_0x55d44ec305b0;  1 drivers
v0x55d44d3af9a0_0 .net "cin", 3 0, L_0x55d44ec30860;  1 drivers
v0x55d44d3a3050_0 .net "sum", 3 0, L_0x55d44ec30510;  1 drivers
L_0x55d44ec2e510 .part L_0x55d44ec30720, 0, 1;
L_0x55d44ec2e640 .part L_0x55d44ec307c0, 0, 1;
L_0x55d44ec2e770 .part L_0x55d44ec30860, 0, 1;
L_0x55d44ec2ed40 .part L_0x55d44ec30720, 1, 1;
L_0x55d44ec2ee70 .part L_0x55d44ec307c0, 1, 1;
L_0x55d44ec2efa0 .part L_0x55d44ec30860, 1, 1;
L_0x55d44ec2f6e0 .part L_0x55d44ec30720, 2, 1;
L_0x55d44ec2f810 .part L_0x55d44ec307c0, 2, 1;
L_0x55d44ec2f990 .part L_0x55d44ec30860, 2, 1;
L_0x55d44ec2ff60 .part L_0x55d44ec30720, 3, 1;
L_0x55d44ec30120 .part L_0x55d44ec307c0, 3, 1;
L_0x55d44ec302e0 .part L_0x55d44ec30860, 3, 1;
L_0x55d44ec30510 .concat8 [ 1 1 1 1], L_0x55d44ec2c390, L_0x55d44ec2e910, L_0x55d44ec2f180, L_0x55d44ec2fb30;
L_0x55d44ec305b0 .concat8 [ 1 1 1 1], L_0x55d44ec2e400, L_0x55d44ec2ec30, L_0x55d44ec2f5d0, L_0x55d44ec2fe50;
S_0x55d44defd150 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df014d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec2c9a0 .functor XOR 1, L_0x55d44ec2e510, L_0x55d44ec2e640, C4<0>, C4<0>;
L_0x55d44ec2c390 .functor XOR 1, L_0x55d44ec2c9a0, L_0x55d44ec2e770, C4<0>, C4<0>;
L_0x55d44ec2e0b0 .functor AND 1, L_0x55d44ec2e510, L_0x55d44ec2e640, C4<1>, C4<1>;
L_0x55d44ec2e1c0 .functor AND 1, L_0x55d44ec2e510, L_0x55d44ec2e770, C4<1>, C4<1>;
L_0x55d44ec2e280 .functor OR 1, L_0x55d44ec2e0b0, L_0x55d44ec2e1c0, C4<0>, C4<0>;
L_0x55d44ec2e390 .functor AND 1, L_0x55d44ec2e770, L_0x55d44ec2e640, C4<1>, C4<1>;
L_0x55d44ec2e400 .functor OR 1, L_0x55d44ec2e280, L_0x55d44ec2e390, C4<0>, C4<0>;
v0x55d44d5030b0_0 .net *"_s0", 0 0, L_0x55d44ec2c9a0;  1 drivers
v0x55d44d528cd0_0 .net *"_s10", 0 0, L_0x55d44ec2e390;  1 drivers
v0x55d44d51c380_0 .net *"_s4", 0 0, L_0x55d44ec2e0b0;  1 drivers
v0x55d44d50fa30_0 .net *"_s6", 0 0, L_0x55d44ec2e1c0;  1 drivers
v0x55d44d4c25e0_0 .net *"_s8", 0 0, L_0x55d44ec2e280;  1 drivers
v0x55d44d4f5800_0 .net "a", 0 0, L_0x55d44ec2e510;  1 drivers
v0x55d44d4f58c0_0 .net "b", 0 0, L_0x55d44ec2e640;  1 drivers
v0x55d44d4cf070_0 .net "ca", 0 0, L_0x55d44ec2e400;  1 drivers
v0x55d44d4cf110_0 .net "cin", 0 0, L_0x55d44ec2e770;  1 drivers
v0x55d44d4e8340_0 .net "sum", 0 0, L_0x55d44ec2c390;  1 drivers
S_0x55d44defe580 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df014d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec2e8a0 .functor XOR 1, L_0x55d44ec2ed40, L_0x55d44ec2ee70, C4<0>, C4<0>;
L_0x55d44ec2e910 .functor XOR 1, L_0x55d44ec2e8a0, L_0x55d44ec2efa0, C4<0>, C4<0>;
L_0x55d44ec2e980 .functor AND 1, L_0x55d44ec2ed40, L_0x55d44ec2ee70, C4<1>, C4<1>;
L_0x55d44ec2e9f0 .functor AND 1, L_0x55d44ec2ed40, L_0x55d44ec2efa0, C4<1>, C4<1>;
L_0x55d44ec2eab0 .functor OR 1, L_0x55d44ec2e980, L_0x55d44ec2e9f0, C4<0>, C4<0>;
L_0x55d44ec2ebc0 .functor AND 1, L_0x55d44ec2efa0, L_0x55d44ec2ee70, C4<1>, C4<1>;
L_0x55d44ec2ec30 .functor OR 1, L_0x55d44ec2eab0, L_0x55d44ec2ebc0, C4<0>, C4<0>;
v0x55d44d4db9f0_0 .net *"_s0", 0 0, L_0x55d44ec2e8a0;  1 drivers
v0x55d44d49be20_0 .net *"_s10", 0 0, L_0x55d44ec2ebc0;  1 drivers
v0x55d44d4c1a40_0 .net *"_s4", 0 0, L_0x55d44ec2e980;  1 drivers
v0x55d44d4b50f0_0 .net *"_s6", 0 0, L_0x55d44ec2e9f0;  1 drivers
v0x55d44d4a87a0_0 .net *"_s8", 0 0, L_0x55d44ec2eab0;  1 drivers
v0x55d44d426790_0 .net "a", 0 0, L_0x55d44ec2ed40;  1 drivers
v0x55d44d426850_0 .net "b", 0 0, L_0x55d44ec2ee70;  1 drivers
v0x55d44d459b30_0 .net "ca", 0 0, L_0x55d44ec2ec30;  1 drivers
v0x55d44d459bd0_0 .net "cin", 0 0, L_0x55d44ec2efa0;  1 drivers
v0x55d44d466520_0 .net "sum", 0 0, L_0x55d44ec2e910;  1 drivers
S_0x55d44defa240 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df014d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec2f110 .functor XOR 1, L_0x55d44ec2f6e0, L_0x55d44ec2f810, C4<0>, C4<0>;
L_0x55d44ec2f180 .functor XOR 1, L_0x55d44ec2f110, L_0x55d44ec2f990, C4<0>, C4<0>;
L_0x55d44ec2f240 .functor AND 1, L_0x55d44ec2f6e0, L_0x55d44ec2f810, C4<1>, C4<1>;
L_0x55d44ec2f350 .functor AND 1, L_0x55d44ec2f6e0, L_0x55d44ec2f990, C4<1>, C4<1>;
L_0x55d44ec2f410 .functor OR 1, L_0x55d44ec2f240, L_0x55d44ec2f350, C4<0>, C4<0>;
L_0x55d44ec2f520 .functor AND 1, L_0x55d44ec2f990, L_0x55d44ec2f810, C4<1>, C4<1>;
L_0x55d44ec2f5d0 .functor OR 1, L_0x55d44ec2f410, L_0x55d44ec2f520, C4<0>, C4<0>;
v0x55d44d47f7f0_0 .net *"_s0", 0 0, L_0x55d44ec2f110;  1 drivers
v0x55d44d47f8b0_0 .net *"_s10", 0 0, L_0x55d44ec2f520;  1 drivers
v0x55d44d472ea0_0 .net *"_s4", 0 0, L_0x55d44ec2f240;  1 drivers
v0x55d44d4332e0_0 .net *"_s6", 0 0, L_0x55d44ec2f350;  1 drivers
v0x55d44d458f00_0 .net *"_s8", 0 0, L_0x55d44ec2f410;  1 drivers
v0x55d44d44c5b0_0 .net "a", 0 0, L_0x55d44ec2f6e0;  1 drivers
v0x55d44d44c670_0 .net "b", 0 0, L_0x55d44ec2f810;  1 drivers
v0x55d44d43fc60_0 .net "ca", 0 0, L_0x55d44ec2f5d0;  1 drivers
v0x55d44d43fd00_0 .net "cin", 0 0, L_0x55d44ec2f990;  1 drivers
v0x55d44d3f28b0_0 .net "sum", 0 0, L_0x55d44ec2f180;  1 drivers
S_0x55d44defb5d0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df014d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec2fac0 .functor XOR 1, L_0x55d44ec2ff60, L_0x55d44ec30120, C4<0>, C4<0>;
L_0x55d44ec2fb30 .functor XOR 1, L_0x55d44ec2fac0, L_0x55d44ec302e0, C4<0>, C4<0>;
L_0x55d44ec2fba0 .functor AND 1, L_0x55d44ec2ff60, L_0x55d44ec30120, C4<1>, C4<1>;
L_0x55d44ec2fc10 .functor AND 1, L_0x55d44ec2ff60, L_0x55d44ec302e0, C4<1>, C4<1>;
L_0x55d44ec2fcd0 .functor OR 1, L_0x55d44ec2fba0, L_0x55d44ec2fc10, C4<0>, C4<0>;
L_0x55d44ec2fde0 .functor AND 1, L_0x55d44ec302e0, L_0x55d44ec30120, C4<1>, C4<1>;
L_0x55d44ec2fe50 .functor OR 1, L_0x55d44ec2fcd0, L_0x55d44ec2fde0, C4<0>, C4<0>;
v0x55d44d425a30_0 .net *"_s0", 0 0, L_0x55d44ec2fac0;  1 drivers
v0x55d44d3ff2a0_0 .net *"_s10", 0 0, L_0x55d44ec2fde0;  1 drivers
v0x55d44d418570_0 .net *"_s4", 0 0, L_0x55d44ec2fba0;  1 drivers
v0x55d44d40bc20_0 .net *"_s6", 0 0, L_0x55d44ec2fc10;  1 drivers
v0x55d44d3cc060_0 .net *"_s8", 0 0, L_0x55d44ec2fcd0;  1 drivers
v0x55d44d3f1c80_0 .net "a", 0 0, L_0x55d44ec2ff60;  1 drivers
v0x55d44d3f1d40_0 .net "b", 0 0, L_0x55d44ec30120;  1 drivers
v0x55d44d3e5330_0 .net "ca", 0 0, L_0x55d44ec2fe50;  1 drivers
v0x55d44d3e53d0_0 .net "cin", 0 0, L_0x55d44ec302e0;  1 drivers
v0x55d44d3d89e0_0 .net "sum", 0 0, L_0x55d44ec2fb30;  1 drivers
S_0x55d44deefa20 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44df000a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e5bdcd0_0 .net "a", 3 0, L_0x55d44ec330b0;  1 drivers
v0x55d44e53bfb0_0 .net "b", 3 0, L_0x55d44ec331a0;  1 drivers
v0x55d44e56f350_0 .net "ca", 3 0, L_0x55d44ec32f40;  1 drivers
v0x55d44e57bd40_0 .net "cin", 3 0, L_0x55d44ec33290;  1 drivers
v0x55d44e595010_0 .net "sum", 3 0, L_0x55d44ec32ea0;  1 drivers
L_0x55d44ec30e60 .part L_0x55d44ec330b0, 0, 1;
L_0x55d44ec30f90 .part L_0x55d44ec331a0, 0, 1;
L_0x55d44ec310c0 .part L_0x55d44ec33290, 0, 1;
L_0x55d44ec316d0 .part L_0x55d44ec330b0, 1, 1;
L_0x55d44ec31800 .part L_0x55d44ec331a0, 1, 1;
L_0x55d44ec31930 .part L_0x55d44ec33290, 1, 1;
L_0x55d44ec32070 .part L_0x55d44ec330b0, 2, 1;
L_0x55d44ec321a0 .part L_0x55d44ec331a0, 2, 1;
L_0x55d44ec32320 .part L_0x55d44ec33290, 2, 1;
L_0x55d44ec328f0 .part L_0x55d44ec330b0, 3, 1;
L_0x55d44ec32ab0 .part L_0x55d44ec331a0, 3, 1;
L_0x55d44ec32c70 .part L_0x55d44ec33290, 3, 1;
L_0x55d44ec32ea0 .concat8 [ 1 1 1 1], L_0x55d44ec30900, L_0x55d44ec31260, L_0x55d44ec31b10, L_0x55d44ec324c0;
L_0x55d44ec32f40 .concat8 [ 1 1 1 1], L_0x55d44ec30d50, L_0x55d44ec315c0, L_0x55d44ec31f60, L_0x55d44ec327e0;
S_0x55d44def84b0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44deefa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec304a0 .functor XOR 1, L_0x55d44ec30e60, L_0x55d44ec30f90, C4<0>, C4<0>;
L_0x55d44ec30900 .functor XOR 1, L_0x55d44ec304a0, L_0x55d44ec310c0, C4<0>, C4<0>;
L_0x55d44ec309c0 .functor AND 1, L_0x55d44ec30e60, L_0x55d44ec30f90, C4<1>, C4<1>;
L_0x55d44ec30ad0 .functor AND 1, L_0x55d44ec30e60, L_0x55d44ec310c0, C4<1>, C4<1>;
L_0x55d44ec30b90 .functor OR 1, L_0x55d44ec309c0, L_0x55d44ec30ad0, C4<0>, C4<0>;
L_0x55d44ec30ca0 .functor AND 1, L_0x55d44ec310c0, L_0x55d44ec30f90, C4<1>, C4<1>;
L_0x55d44ec30d50 .functor OR 1, L_0x55d44ec30b90, L_0x55d44ec30ca0, C4<0>, C4<0>;
v0x55d44d363490_0 .net *"_s0", 0 0, L_0x55d44ec304a0;  1 drivers
v0x55d44d363550_0 .net *"_s10", 0 0, L_0x55d44ec30ca0;  1 drivers
v0x55d44d3890b0_0 .net *"_s4", 0 0, L_0x55d44ec309c0;  1 drivers
v0x55d44d37c760_0 .net *"_s6", 0 0, L_0x55d44ec30ad0;  1 drivers
v0x55d44d36fe10_0 .net *"_s8", 0 0, L_0x55d44ec30b90;  1 drivers
v0x55d44d322a60_0 .net "a", 0 0, L_0x55d44ec30e60;  1 drivers
v0x55d44d322b20_0 .net "b", 0 0, L_0x55d44ec30f90;  1 drivers
v0x55d44d355be0_0 .net "ca", 0 0, L_0x55d44ec30d50;  1 drivers
v0x55d44d355c80_0 .net "cin", 0 0, L_0x55d44ec310c0;  1 drivers
v0x55d44d32f450_0 .net "sum", 0 0, L_0x55d44ec30900;  1 drivers
S_0x55d44def80d0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44deefa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec311f0 .functor XOR 1, L_0x55d44ec316d0, L_0x55d44ec31800, C4<0>, C4<0>;
L_0x55d44ec31260 .functor XOR 1, L_0x55d44ec311f0, L_0x55d44ec31930, C4<0>, C4<0>;
L_0x55d44ec312d0 .functor AND 1, L_0x55d44ec316d0, L_0x55d44ec31800, C4<1>, C4<1>;
L_0x55d44ec31340 .functor AND 1, L_0x55d44ec316d0, L_0x55d44ec31930, C4<1>, C4<1>;
L_0x55d44ec31400 .functor OR 1, L_0x55d44ec312d0, L_0x55d44ec31340, C4<0>, C4<0>;
L_0x55d44ec31510 .functor AND 1, L_0x55d44ec31930, L_0x55d44ec31800, C4<1>, C4<1>;
L_0x55d44ec315c0 .functor OR 1, L_0x55d44ec31400, L_0x55d44ec31510, C4<0>, C4<0>;
v0x55d44d348720_0 .net *"_s0", 0 0, L_0x55d44ec311f0;  1 drivers
v0x55d44d33bdd0_0 .net *"_s10", 0 0, L_0x55d44ec31510;  1 drivers
v0x55d44d2fc210_0 .net *"_s4", 0 0, L_0x55d44ec312d0;  1 drivers
v0x55d44d321e30_0 .net *"_s6", 0 0, L_0x55d44ec31340;  1 drivers
v0x55d44d3154e0_0 .net *"_s8", 0 0, L_0x55d44ec31400;  1 drivers
v0x55d44d308b90_0 .net "a", 0 0, L_0x55d44ec316d0;  1 drivers
v0x55d44d308c50_0 .net "b", 0 0, L_0x55d44ec31800;  1 drivers
v0x55d44e60ba80_0 .net "ca", 0 0, L_0x55d44ec315c0;  1 drivers
v0x55d44e60bb20_0 .net "cin", 0 0, L_0x55d44ec31930;  1 drivers
v0x55d44e63ee20_0 .net "sum", 0 0, L_0x55d44ec31260;  1 drivers
S_0x55d44deef600 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44deefa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec31aa0 .functor XOR 1, L_0x55d44ec32070, L_0x55d44ec321a0, C4<0>, C4<0>;
L_0x55d44ec31b10 .functor XOR 1, L_0x55d44ec31aa0, L_0x55d44ec32320, C4<0>, C4<0>;
L_0x55d44ec31bd0 .functor AND 1, L_0x55d44ec32070, L_0x55d44ec321a0, C4<1>, C4<1>;
L_0x55d44ec31ce0 .functor AND 1, L_0x55d44ec32070, L_0x55d44ec32320, C4<1>, C4<1>;
L_0x55d44ec31da0 .functor OR 1, L_0x55d44ec31bd0, L_0x55d44ec31ce0, C4<0>, C4<0>;
L_0x55d44ec31eb0 .functor AND 1, L_0x55d44ec32320, L_0x55d44ec321a0, C4<1>, C4<1>;
L_0x55d44ec31f60 .functor OR 1, L_0x55d44ec31da0, L_0x55d44ec31eb0, C4<0>, C4<0>;
v0x55d44e64b810_0 .net *"_s0", 0 0, L_0x55d44ec31aa0;  1 drivers
v0x55d44e64b8d0_0 .net *"_s10", 0 0, L_0x55d44ec31eb0;  1 drivers
v0x55d44e664ae0_0 .net *"_s4", 0 0, L_0x55d44ec31bd0;  1 drivers
v0x55d44e658190_0 .net *"_s6", 0 0, L_0x55d44ec31ce0;  1 drivers
v0x55d44e6185d0_0 .net *"_s8", 0 0, L_0x55d44ec31da0;  1 drivers
v0x55d44e63e1f0_0 .net "a", 0 0, L_0x55d44ec32070;  1 drivers
v0x55d44e63e2b0_0 .net "b", 0 0, L_0x55d44ec321a0;  1 drivers
v0x55d44e6318a0_0 .net "ca", 0 0, L_0x55d44ec31f60;  1 drivers
v0x55d44e631940_0 .net "cin", 0 0, L_0x55d44ec32320;  1 drivers
v0x55d44e624f50_0 .net "sum", 0 0, L_0x55d44ec31b10;  1 drivers
S_0x55d44def5560 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44deefa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec32450 .functor XOR 1, L_0x55d44ec328f0, L_0x55d44ec32ab0, C4<0>, C4<0>;
L_0x55d44ec324c0 .functor XOR 1, L_0x55d44ec32450, L_0x55d44ec32c70, C4<0>, C4<0>;
L_0x55d44ec32530 .functor AND 1, L_0x55d44ec328f0, L_0x55d44ec32ab0, C4<1>, C4<1>;
L_0x55d44ec325a0 .functor AND 1, L_0x55d44ec328f0, L_0x55d44ec32c70, C4<1>, C4<1>;
L_0x55d44ec32660 .functor OR 1, L_0x55d44ec32530, L_0x55d44ec325a0, C4<0>, C4<0>;
L_0x55d44ec32770 .functor AND 1, L_0x55d44ec32c70, L_0x55d44ec32ab0, C4<1>, C4<1>;
L_0x55d44ec327e0 .functor OR 1, L_0x55d44ec32660, L_0x55d44ec32770, C4<0>, C4<0>;
v0x55d44e5d7ba0_0 .net *"_s0", 0 0, L_0x55d44ec32450;  1 drivers
v0x55d44e60ad20_0 .net *"_s10", 0 0, L_0x55d44ec32770;  1 drivers
v0x55d44e5e4590_0 .net *"_s4", 0 0, L_0x55d44ec32530;  1 drivers
v0x55d44e5fd860_0 .net *"_s6", 0 0, L_0x55d44ec325a0;  1 drivers
v0x55d44e5f0f10_0 .net *"_s8", 0 0, L_0x55d44ec32660;  1 drivers
v0x55d44e5b1350_0 .net "a", 0 0, L_0x55d44ec328f0;  1 drivers
v0x55d44e5b1410_0 .net "b", 0 0, L_0x55d44ec32ab0;  1 drivers
v0x55d44e5d6f70_0 .net "ca", 0 0, L_0x55d44ec327e0;  1 drivers
v0x55d44e5d7010_0 .net "cin", 0 0, L_0x55d44ec32c70;  1 drivers
v0x55d44e5ca620_0 .net "sum", 0 0, L_0x55d44ec324c0;  1 drivers
S_0x55d44def5180 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44df000a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e42a860_0 .net "a", 3 0, L_0x55d44ec35b70;  1 drivers
v0x55d44e41df10_0 .net "b", 3 0, L_0x55d44ec35c10;  1 drivers
v0x55d44e39b370_0 .net "ca", 3 0, L_0x55d44ec35a00;  1 drivers
v0x55d44e3ce710_0 .net "cin", 3 0, L_0x55d44ec35d00;  1 drivers
v0x55d44e3db100_0 .net "sum", 3 0, L_0x55d44ec35960;  1 drivers
L_0x55d44ec33920 .part L_0x55d44ec35b70, 0, 1;
L_0x55d44ec33a50 .part L_0x55d44ec35c10, 0, 1;
L_0x55d44ec33b80 .part L_0x55d44ec35d00, 0, 1;
L_0x55d44ec34190 .part L_0x55d44ec35b70, 1, 1;
L_0x55d44ec342c0 .part L_0x55d44ec35c10, 1, 1;
L_0x55d44ec343f0 .part L_0x55d44ec35d00, 1, 1;
L_0x55d44ec34b30 .part L_0x55d44ec35b70, 2, 1;
L_0x55d44ec34c60 .part L_0x55d44ec35c10, 2, 1;
L_0x55d44ec34de0 .part L_0x55d44ec35d00, 2, 1;
L_0x55d44ec353b0 .part L_0x55d44ec35b70, 3, 1;
L_0x55d44ec35570 .part L_0x55d44ec35c10, 3, 1;
L_0x55d44ec35730 .part L_0x55d44ec35d00, 3, 1;
L_0x55d44ec35960 .concat8 [ 1 1 1 1], L_0x55d44ec333c0, L_0x55d44ec33d20, L_0x55d44ec345d0, L_0x55d44ec34f80;
L_0x55d44ec35a00 .concat8 [ 1 1 1 1], L_0x55d44ec33810, L_0x55d44ec34080, L_0x55d44ec34a20, L_0x55d44ec352a0;
S_0x55d44def2610 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44def5180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec32e30 .functor XOR 1, L_0x55d44ec33920, L_0x55d44ec33a50, C4<0>, C4<0>;
L_0x55d44ec333c0 .functor XOR 1, L_0x55d44ec32e30, L_0x55d44ec33b80, C4<0>, C4<0>;
L_0x55d44ec33480 .functor AND 1, L_0x55d44ec33920, L_0x55d44ec33a50, C4<1>, C4<1>;
L_0x55d44ec33590 .functor AND 1, L_0x55d44ec33920, L_0x55d44ec33b80, C4<1>, C4<1>;
L_0x55d44ec33650 .functor OR 1, L_0x55d44ec33480, L_0x55d44ec33590, C4<0>, C4<0>;
L_0x55d44ec33760 .functor AND 1, L_0x55d44ec33b80, L_0x55d44ec33a50, C4<1>, C4<1>;
L_0x55d44ec33810 .functor OR 1, L_0x55d44ec33650, L_0x55d44ec33760, C4<0>, C4<0>;
v0x55d44e5886c0_0 .net *"_s0", 0 0, L_0x55d44ec32e30;  1 drivers
v0x55d44e588760_0 .net *"_s10", 0 0, L_0x55d44ec33760;  1 drivers
v0x55d44e548b00_0 .net *"_s4", 0 0, L_0x55d44ec33480;  1 drivers
v0x55d44e56e720_0 .net *"_s6", 0 0, L_0x55d44ec33590;  1 drivers
v0x55d44e561dd0_0 .net *"_s8", 0 0, L_0x55d44ec33650;  1 drivers
v0x55d44e555480_0 .net "a", 0 0, L_0x55d44ec33920;  1 drivers
v0x55d44e555540_0 .net "b", 0 0, L_0x55d44ec33a50;  1 drivers
v0x55d44e5080d0_0 .net "ca", 0 0, L_0x55d44ec33810;  1 drivers
v0x55d44e508170_0 .net "cin", 0 0, L_0x55d44ec33b80;  1 drivers
v0x55d44e53b250_0 .net "sum", 0 0, L_0x55d44ec333c0;  1 drivers
S_0x55d44def2230 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44def5180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec33cb0 .functor XOR 1, L_0x55d44ec34190, L_0x55d44ec342c0, C4<0>, C4<0>;
L_0x55d44ec33d20 .functor XOR 1, L_0x55d44ec33cb0, L_0x55d44ec343f0, C4<0>, C4<0>;
L_0x55d44ec33d90 .functor AND 1, L_0x55d44ec34190, L_0x55d44ec342c0, C4<1>, C4<1>;
L_0x55d44ec33e00 .functor AND 1, L_0x55d44ec34190, L_0x55d44ec343f0, C4<1>, C4<1>;
L_0x55d44ec33ec0 .functor OR 1, L_0x55d44ec33d90, L_0x55d44ec33e00, C4<0>, C4<0>;
L_0x55d44ec33fd0 .functor AND 1, L_0x55d44ec343f0, L_0x55d44ec342c0, C4<1>, C4<1>;
L_0x55d44ec34080 .functor OR 1, L_0x55d44ec33ec0, L_0x55d44ec33fd0, C4<0>, C4<0>;
v0x55d44e514ac0_0 .net *"_s0", 0 0, L_0x55d44ec33cb0;  1 drivers
v0x55d44e52dd90_0 .net *"_s10", 0 0, L_0x55d44ec33fd0;  1 drivers
v0x55d44e521440_0 .net *"_s4", 0 0, L_0x55d44ec33d90;  1 drivers
v0x55d44e4e1880_0 .net *"_s6", 0 0, L_0x55d44ec33e00;  1 drivers
v0x55d44e5074a0_0 .net *"_s8", 0 0, L_0x55d44ec33ec0;  1 drivers
v0x55d44e4fab50_0 .net "a", 0 0, L_0x55d44ec34190;  1 drivers
v0x55d44e4fac10_0 .net "b", 0 0, L_0x55d44ec342c0;  1 drivers
v0x55d44e4ee200_0 .net "ca", 0 0, L_0x55d44ec34080;  1 drivers
v0x55d44e4ee2a0_0 .net "cin", 0 0, L_0x55d44ec343f0;  1 drivers
v0x55d44e46bcc0_0 .net "sum", 0 0, L_0x55d44ec33d20;  1 drivers
S_0x55d44deef280 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44def5180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec34560 .functor XOR 1, L_0x55d44ec34b30, L_0x55d44ec34c60, C4<0>, C4<0>;
L_0x55d44ec345d0 .functor XOR 1, L_0x55d44ec34560, L_0x55d44ec34de0, C4<0>, C4<0>;
L_0x55d44ec34690 .functor AND 1, L_0x55d44ec34b30, L_0x55d44ec34c60, C4<1>, C4<1>;
L_0x55d44ec347a0 .functor AND 1, L_0x55d44ec34b30, L_0x55d44ec34de0, C4<1>, C4<1>;
L_0x55d44ec34860 .functor OR 1, L_0x55d44ec34690, L_0x55d44ec347a0, C4<0>, C4<0>;
L_0x55d44ec34970 .functor AND 1, L_0x55d44ec34de0, L_0x55d44ec34c60, C4<1>, C4<1>;
L_0x55d44ec34a20 .functor OR 1, L_0x55d44ec34860, L_0x55d44ec34970, C4<0>, C4<0>;
v0x55d44e49f060_0 .net *"_s0", 0 0, L_0x55d44ec34560;  1 drivers
v0x55d44e49f120_0 .net *"_s10", 0 0, L_0x55d44ec34970;  1 drivers
v0x55d44e4aba50_0 .net *"_s4", 0 0, L_0x55d44ec34690;  1 drivers
v0x55d44e4c4d20_0 .net *"_s6", 0 0, L_0x55d44ec347a0;  1 drivers
v0x55d44e4b83d0_0 .net *"_s8", 0 0, L_0x55d44ec34860;  1 drivers
v0x55d44e478810_0 .net "a", 0 0, L_0x55d44ec34b30;  1 drivers
v0x55d44e4788d0_0 .net "b", 0 0, L_0x55d44ec34c60;  1 drivers
v0x55d44e49e430_0 .net "ca", 0 0, L_0x55d44ec34a20;  1 drivers
v0x55d44e49e4d0_0 .net "cin", 0 0, L_0x55d44ec34de0;  1 drivers
v0x55d44e491ae0_0 .net "sum", 0 0, L_0x55d44ec345d0;  1 drivers
S_0x55d44def65b0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44def5180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec34f10 .functor XOR 1, L_0x55d44ec353b0, L_0x55d44ec35570, C4<0>, C4<0>;
L_0x55d44ec34f80 .functor XOR 1, L_0x55d44ec34f10, L_0x55d44ec35730, C4<0>, C4<0>;
L_0x55d44ec34ff0 .functor AND 1, L_0x55d44ec353b0, L_0x55d44ec35570, C4<1>, C4<1>;
L_0x55d44ec35060 .functor AND 1, L_0x55d44ec353b0, L_0x55d44ec35730, C4<1>, C4<1>;
L_0x55d44ec35120 .functor OR 1, L_0x55d44ec34ff0, L_0x55d44ec35060, C4<0>, C4<0>;
L_0x55d44ec35230 .functor AND 1, L_0x55d44ec35730, L_0x55d44ec35570, C4<1>, C4<1>;
L_0x55d44ec352a0 .functor OR 1, L_0x55d44ec35120, L_0x55d44ec35230, C4<0>, C4<0>;
v0x55d44e485190_0 .net *"_s0", 0 0, L_0x55d44ec34f10;  1 drivers
v0x55d44e437de0_0 .net *"_s10", 0 0, L_0x55d44ec35230;  1 drivers
v0x55d44e46af60_0 .net *"_s4", 0 0, L_0x55d44ec34ff0;  1 drivers
v0x55d44e4447d0_0 .net *"_s6", 0 0, L_0x55d44ec35060;  1 drivers
v0x55d44e45daa0_0 .net *"_s8", 0 0, L_0x55d44ec35120;  1 drivers
v0x55d44e451150_0 .net "a", 0 0, L_0x55d44ec353b0;  1 drivers
v0x55d44e451210_0 .net "b", 0 0, L_0x55d44ec35570;  1 drivers
v0x55d44e411590_0 .net "ca", 0 0, L_0x55d44ec352a0;  1 drivers
v0x55d44e411630_0 .net "cin", 0 0, L_0x55d44ec35730;  1 drivers
v0x55d44e4371b0_0 .net "sum", 0 0, L_0x55d44ec34f80;  1 drivers
S_0x55d44def79e0 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44df000a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e296a40_0 .net "a", 3 0, L_0x55d44ec38450;  1 drivers
v0x55d44e28a0f0_0 .net "b", 3 0, L_0x55d44ec38580;  1 drivers
v0x55d44e27d7a0_0 .net "ca", 3 0, L_0x55d44ec382e0;  1 drivers
v0x55d44e1fa530_0 .net "cin", 3 0, L_0x55d44ec386b0;  1 drivers
v0x55d44e22d8d0_0 .net "sum", 3 0, L_0x55d44ec38240;  1 drivers
L_0x55d44ec36270 .part L_0x55d44ec38450, 0, 1;
L_0x55d44ec363a0 .part L_0x55d44ec38580, 0, 1;
L_0x55d44ec364d0 .part L_0x55d44ec386b0, 0, 1;
L_0x55d44ec36af0 .part L_0x55d44ec38450, 1, 1;
L_0x55d44ec36c20 .part L_0x55d44ec38580, 1, 1;
L_0x55d44ec36d50 .part L_0x55d44ec386b0, 1, 1;
L_0x55d44ec37410 .part L_0x55d44ec38450, 2, 1;
L_0x55d44ec37540 .part L_0x55d44ec38580, 2, 1;
L_0x55d44ec376c0 .part L_0x55d44ec386b0, 2, 1;
L_0x55d44ec37c90 .part L_0x55d44ec38450, 3, 1;
L_0x55d44ec37e50 .part L_0x55d44ec38580, 3, 1;
L_0x55d44ec38010 .part L_0x55d44ec386b0, 3, 1;
L_0x55d44ec38240 .concat8 [ 1 1 1 1], L_0x55d44ec35da0, L_0x55d44ec36670, L_0x55d44ec36ef0, L_0x55d44ec37860;
L_0x55d44ec382e0 .concat8 [ 1 1 1 1], L_0x55d44ec36160, L_0x55d44ec369e0, L_0x55d44ec37300, L_0x55d44ec37b80;
S_0x55d44def3660 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44def79e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec358f0 .functor XOR 1, L_0x55d44ec36270, L_0x55d44ec363a0, C4<0>, C4<0>;
L_0x55d44ec35da0 .functor XOR 1, L_0x55d44ec358f0, L_0x55d44ec364d0, C4<0>, C4<0>;
L_0x55d44ec35e60 .functor AND 1, L_0x55d44ec36270, L_0x55d44ec363a0, C4<1>, C4<1>;
L_0x55d44ec35f70 .functor AND 1, L_0x55d44ec36270, L_0x55d44ec364d0, C4<1>, C4<1>;
L_0x55d44ec35fe0 .functor OR 1, L_0x55d44ec35e60, L_0x55d44ec35f70, C4<0>, C4<0>;
L_0x55d44ec360f0 .functor AND 1, L_0x55d44ec364d0, L_0x55d44ec363a0, C4<1>, C4<1>;
L_0x55d44ec36160 .functor OR 1, L_0x55d44ec35fe0, L_0x55d44ec360f0, C4<0>, C4<0>;
v0x55d44e3f43d0_0 .net *"_s0", 0 0, L_0x55d44ec358f0;  1 drivers
v0x55d44e3f4490_0 .net *"_s10", 0 0, L_0x55d44ec360f0;  1 drivers
v0x55d44e3e7a80_0 .net *"_s4", 0 0, L_0x55d44ec35e60;  1 drivers
v0x55d44e3a7ec0_0 .net *"_s6", 0 0, L_0x55d44ec35f70;  1 drivers
v0x55d44e3cdae0_0 .net *"_s8", 0 0, L_0x55d44ec35fe0;  1 drivers
v0x55d44e3c1190_0 .net "a", 0 0, L_0x55d44ec36270;  1 drivers
v0x55d44e3c1250_0 .net "b", 0 0, L_0x55d44ec363a0;  1 drivers
v0x55d44e3b4840_0 .net "ca", 0 0, L_0x55d44ec36160;  1 drivers
v0x55d44e3b48e0_0 .net "cin", 0 0, L_0x55d44ec364d0;  1 drivers
v0x55d44e367490_0 .net "sum", 0 0, L_0x55d44ec35da0;  1 drivers
S_0x55d44def4a90 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44def79e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec36600 .functor XOR 1, L_0x55d44ec36af0, L_0x55d44ec36c20, C4<0>, C4<0>;
L_0x55d44ec36670 .functor XOR 1, L_0x55d44ec36600, L_0x55d44ec36d50, C4<0>, C4<0>;
L_0x55d44ec366e0 .functor AND 1, L_0x55d44ec36af0, L_0x55d44ec36c20, C4<1>, C4<1>;
L_0x55d44ec367a0 .functor AND 1, L_0x55d44ec36af0, L_0x55d44ec36d50, C4<1>, C4<1>;
L_0x55d44ec36860 .functor OR 1, L_0x55d44ec366e0, L_0x55d44ec367a0, C4<0>, C4<0>;
L_0x55d44ec36970 .functor AND 1, L_0x55d44ec36d50, L_0x55d44ec36c20, C4<1>, C4<1>;
L_0x55d44ec369e0 .functor OR 1, L_0x55d44ec36860, L_0x55d44ec36970, C4<0>, C4<0>;
v0x55d44e39a610_0 .net *"_s0", 0 0, L_0x55d44ec36600;  1 drivers
v0x55d44e373e80_0 .net *"_s10", 0 0, L_0x55d44ec36970;  1 drivers
v0x55d44e38d150_0 .net *"_s4", 0 0, L_0x55d44ec366e0;  1 drivers
v0x55d44e380800_0 .net *"_s6", 0 0, L_0x55d44ec367a0;  1 drivers
v0x55d44e340c40_0 .net *"_s8", 0 0, L_0x55d44ec36860;  1 drivers
v0x55d44e366860_0 .net "a", 0 0, L_0x55d44ec36af0;  1 drivers
v0x55d44e366920_0 .net "b", 0 0, L_0x55d44ec36c20;  1 drivers
v0x55d44e359f10_0 .net "ca", 0 0, L_0x55d44ec369e0;  1 drivers
v0x55d44e359fb0_0 .net "cin", 0 0, L_0x55d44ec36d50;  1 drivers
v0x55d44e34d5c0_0 .net "sum", 0 0, L_0x55d44ec36670;  1 drivers
S_0x55d44def0710 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44def79e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec36e80 .functor XOR 1, L_0x55d44ec37410, L_0x55d44ec37540, C4<0>, C4<0>;
L_0x55d44ec36ef0 .functor XOR 1, L_0x55d44ec36e80, L_0x55d44ec376c0, C4<0>, C4<0>;
L_0x55d44ec36fb0 .functor AND 1, L_0x55d44ec37410, L_0x55d44ec37540, C4<1>, C4<1>;
L_0x55d44ec370c0 .functor AND 1, L_0x55d44ec37410, L_0x55d44ec376c0, C4<1>, C4<1>;
L_0x55d44ec37180 .functor OR 1, L_0x55d44ec36fb0, L_0x55d44ec370c0, C4<0>, C4<0>;
L_0x55d44ec37290 .functor AND 1, L_0x55d44ec376c0, L_0x55d44ec37540, C4<1>, C4<1>;
L_0x55d44ec37300 .functor OR 1, L_0x55d44ec37180, L_0x55d44ec37290, C4<0>, C4<0>;
v0x55d44e2cb550_0 .net *"_s0", 0 0, L_0x55d44ec36e80;  1 drivers
v0x55d44e2cb610_0 .net *"_s10", 0 0, L_0x55d44ec37290;  1 drivers
v0x55d44e2fe8f0_0 .net *"_s4", 0 0, L_0x55d44ec36fb0;  1 drivers
v0x55d44e30b2e0_0 .net *"_s6", 0 0, L_0x55d44ec370c0;  1 drivers
v0x55d44e3245b0_0 .net *"_s8", 0 0, L_0x55d44ec37180;  1 drivers
v0x55d44e317c60_0 .net "a", 0 0, L_0x55d44ec37410;  1 drivers
v0x55d44e317d20_0 .net "b", 0 0, L_0x55d44ec37540;  1 drivers
v0x55d44e2d80a0_0 .net "ca", 0 0, L_0x55d44ec37300;  1 drivers
v0x55d44e2d8140_0 .net "cin", 0 0, L_0x55d44ec376c0;  1 drivers
v0x55d44e2fdcc0_0 .net "sum", 0 0, L_0x55d44ec36ef0;  1 drivers
S_0x55d44def1b40 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44def79e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec377f0 .functor XOR 1, L_0x55d44ec37c90, L_0x55d44ec37e50, C4<0>, C4<0>;
L_0x55d44ec37860 .functor XOR 1, L_0x55d44ec377f0, L_0x55d44ec38010, C4<0>, C4<0>;
L_0x55d44ec378d0 .functor AND 1, L_0x55d44ec37c90, L_0x55d44ec37e50, C4<1>, C4<1>;
L_0x55d44ec37940 .functor AND 1, L_0x55d44ec37c90, L_0x55d44ec38010, C4<1>, C4<1>;
L_0x55d44ec37a00 .functor OR 1, L_0x55d44ec378d0, L_0x55d44ec37940, C4<0>, C4<0>;
L_0x55d44ec37b10 .functor AND 1, L_0x55d44ec38010, L_0x55d44ec37e50, C4<1>, C4<1>;
L_0x55d44ec37b80 .functor OR 1, L_0x55d44ec37a00, L_0x55d44ec37b10, C4<0>, C4<0>;
v0x55d44e2f1370_0 .net *"_s0", 0 0, L_0x55d44ec377f0;  1 drivers
v0x55d44e2e4a20_0 .net *"_s10", 0 0, L_0x55d44ec37b10;  1 drivers
v0x55d44e297670_0 .net *"_s4", 0 0, L_0x55d44ec378d0;  1 drivers
v0x55d44e2ca7f0_0 .net *"_s6", 0 0, L_0x55d44ec37940;  1 drivers
v0x55d44e2a4060_0 .net *"_s8", 0 0, L_0x55d44ec37a00;  1 drivers
v0x55d44e2bd330_0 .net "a", 0 0, L_0x55d44ec37c90;  1 drivers
v0x55d44e2bd3f0_0 .net "b", 0 0, L_0x55d44ec37e50;  1 drivers
v0x55d44e2b09e0_0 .net "ca", 0 0, L_0x55d44ec37b80;  1 drivers
v0x55d44e2b0a80_0 .net "cin", 0 0, L_0x55d44ec38010;  1 drivers
v0x55d44e270e20_0 .net "sum", 0 0, L_0x55d44ec37860;  1 drivers
S_0x55d44deed800 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44df04420;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44cecf8e0_0 .net "a", 15 0, L_0x55d44ec43720;  1 drivers
v0x55d44cec2f90_0 .net "b", 15 0, L_0x55d44ec43810;  1 drivers
v0x55d44ce833d0_0 .net "ca", 15 0, L_0x55d44ec434c0;  1 drivers
v0x55d44cea8ff0_0 .net "cin", 15 0, L_0x55d44ec43900;  1 drivers
v0x55d44ce9c6a0_0 .net "sum", 15 0, L_0x55d44ec43420;  1 drivers
L_0x55d44ec3b370 .part L_0x55d44ec43720, 0, 4;
L_0x55d44ec3b410 .part L_0x55d44ec43810, 0, 4;
L_0x55d44ec3b4b0 .part L_0x55d44ec43900, 0, 4;
L_0x55d44ec3dc00 .part L_0x55d44ec43720, 4, 4;
L_0x55d44ec3dcf0 .part L_0x55d44ec43810, 4, 4;
L_0x55d44ec3dde0 .part L_0x55d44ec43900, 4, 4;
L_0x55d44ec40680 .part L_0x55d44ec43720, 8, 4;
L_0x55d44ec40720 .part L_0x55d44ec43810, 8, 4;
L_0x55d44ec40810 .part L_0x55d44ec43900, 8, 4;
L_0x55d44ec43020 .part L_0x55d44ec43720, 12, 4;
L_0x55d44ec43150 .part L_0x55d44ec43810, 12, 4;
L_0x55d44ec43280 .part L_0x55d44ec43900, 12, 4;
L_0x55d44ec43420 .concat8 [ 4 4 4 4], L_0x55d44ec3b160, L_0x55d44ec3d9f0, L_0x55d44ec40470, L_0x55d44ec42e10;
L_0x55d44ec434c0 .concat8 [ 4 4 4 4], L_0x55d44ec3b200, L_0x55d44ec3da90, L_0x55d44ec40510, L_0x55d44ec42eb0;
S_0x55d44deeeb90 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44deed800;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e08dc80_0 .net "a", 3 0, L_0x55d44ec3b370;  1 drivers
v0x55d44e09a670_0 .net "b", 3 0, L_0x55d44ec3b410;  1 drivers
v0x55d44e0b3940_0 .net "ca", 3 0, L_0x55d44ec3b200;  1 drivers
v0x55d44e0a6ff0_0 .net "cin", 3 0, L_0x55d44ec3b4b0;  1 drivers
v0x55d44e067430_0 .net "sum", 3 0, L_0x55d44ec3b160;  1 drivers
L_0x55d44ec391e0 .part L_0x55d44ec3b370, 0, 1;
L_0x55d44ec39310 .part L_0x55d44ec3b410, 0, 1;
L_0x55d44ec39440 .part L_0x55d44ec3b4b0, 0, 1;
L_0x55d44ec39a10 .part L_0x55d44ec3b370, 1, 1;
L_0x55d44ec39b40 .part L_0x55d44ec3b410, 1, 1;
L_0x55d44ec39c70 .part L_0x55d44ec3b4b0, 1, 1;
L_0x55d44ec3a330 .part L_0x55d44ec3b370, 2, 1;
L_0x55d44ec3a460 .part L_0x55d44ec3b410, 2, 1;
L_0x55d44ec3a5e0 .part L_0x55d44ec3b4b0, 2, 1;
L_0x55d44ec3abb0 .part L_0x55d44ec3b370, 3, 1;
L_0x55d44ec3ad70 .part L_0x55d44ec3b410, 3, 1;
L_0x55d44ec3af30 .part L_0x55d44ec3b4b0, 3, 1;
L_0x55d44ec3b160 .concat8 [ 1 1 1 1], L_0x55d44ec381d0, L_0x55d44ec395e0, L_0x55d44ec39e10, L_0x55d44ec3a780;
L_0x55d44ec3b200 .concat8 [ 1 1 1 1], L_0x55d44ec390d0, L_0x55d44ec39900, L_0x55d44ec3a220, L_0x55d44ec3aaa0;
S_0x55d44deec290 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44deeeb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec387e0 .functor XOR 1, L_0x55d44ec391e0, L_0x55d44ec39310, C4<0>, C4<0>;
L_0x55d44ec381d0 .functor XOR 1, L_0x55d44ec387e0, L_0x55d44ec39440, C4<0>, C4<0>;
L_0x55d44ec38d80 .functor AND 1, L_0x55d44ec391e0, L_0x55d44ec39310, C4<1>, C4<1>;
L_0x55d44ec38e90 .functor AND 1, L_0x55d44ec391e0, L_0x55d44ec39440, C4<1>, C4<1>;
L_0x55d44ec38f50 .functor OR 1, L_0x55d44ec38d80, L_0x55d44ec38e90, C4<0>, C4<0>;
L_0x55d44ec39060 .functor AND 1, L_0x55d44ec39440, L_0x55d44ec39310, C4<1>, C4<1>;
L_0x55d44ec390d0 .functor OR 1, L_0x55d44ec38f50, L_0x55d44ec39060, C4<0>, C4<0>;
v0x55d44e220350_0 .net *"_s0", 0 0, L_0x55d44ec387e0;  1 drivers
v0x55d44e220410_0 .net *"_s10", 0 0, L_0x55d44ec39060;  1 drivers
v0x55d44e213a00_0 .net *"_s4", 0 0, L_0x55d44ec38d80;  1 drivers
v0x55d44e1c65b0_0 .net *"_s6", 0 0, L_0x55d44ec38e90;  1 drivers
v0x55d44e1f97d0_0 .net *"_s8", 0 0, L_0x55d44ec38f50;  1 drivers
v0x55d44e1d3040_0 .net "a", 0 0, L_0x55d44ec391e0;  1 drivers
v0x55d44e1d3100_0 .net "b", 0 0, L_0x55d44ec39310;  1 drivers
v0x55d44e1ec310_0 .net "ca", 0 0, L_0x55d44ec390d0;  1 drivers
v0x55d44e1ec3b0_0 .net "cin", 0 0, L_0x55d44ec39440;  1 drivers
v0x55d44e1df9c0_0 .net "sum", 0 0, L_0x55d44ec381d0;  1 drivers
S_0x55d44dedf940 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44deeeb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec39570 .functor XOR 1, L_0x55d44ec39a10, L_0x55d44ec39b40, C4<0>, C4<0>;
L_0x55d44ec395e0 .functor XOR 1, L_0x55d44ec39570, L_0x55d44ec39c70, C4<0>, C4<0>;
L_0x55d44ec39650 .functor AND 1, L_0x55d44ec39a10, L_0x55d44ec39b40, C4<1>, C4<1>;
L_0x55d44ec396c0 .functor AND 1, L_0x55d44ec39a10, L_0x55d44ec39c70, C4<1>, C4<1>;
L_0x55d44ec39780 .functor OR 1, L_0x55d44ec39650, L_0x55d44ec396c0, C4<0>, C4<0>;
L_0x55d44ec39890 .functor AND 1, L_0x55d44ec39c70, L_0x55d44ec39b40, C4<1>, C4<1>;
L_0x55d44ec39900 .functor OR 1, L_0x55d44ec39780, L_0x55d44ec39890, C4<0>, C4<0>;
v0x55d44e19fdf0_0 .net *"_s0", 0 0, L_0x55d44ec39570;  1 drivers
v0x55d44e1c5a10_0 .net *"_s10", 0 0, L_0x55d44ec39890;  1 drivers
v0x55d44e1b90c0_0 .net *"_s4", 0 0, L_0x55d44ec39650;  1 drivers
v0x55d44e1ac770_0 .net *"_s6", 0 0, L_0x55d44ec396c0;  1 drivers
v0x55d44e12a760_0 .net *"_s8", 0 0, L_0x55d44ec39780;  1 drivers
v0x55d44e15db00_0 .net "a", 0 0, L_0x55d44ec39a10;  1 drivers
v0x55d44e15dbc0_0 .net "b", 0 0, L_0x55d44ec39b40;  1 drivers
v0x55d44e16a4f0_0 .net "ca", 0 0, L_0x55d44ec39900;  1 drivers
v0x55d44e16a590_0 .net "cin", 0 0, L_0x55d44ec39c70;  1 drivers
v0x55d44e1837c0_0 .net "sum", 0 0, L_0x55d44ec395e0;  1 drivers
S_0x55d44ded2ff0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44deeeb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec39da0 .functor XOR 1, L_0x55d44ec3a330, L_0x55d44ec3a460, C4<0>, C4<0>;
L_0x55d44ec39e10 .functor XOR 1, L_0x55d44ec39da0, L_0x55d44ec3a5e0, C4<0>, C4<0>;
L_0x55d44ec39ed0 .functor AND 1, L_0x55d44ec3a330, L_0x55d44ec3a460, C4<1>, C4<1>;
L_0x55d44ec39fe0 .functor AND 1, L_0x55d44ec3a330, L_0x55d44ec3a5e0, C4<1>, C4<1>;
L_0x55d44ec3a0a0 .functor OR 1, L_0x55d44ec39ed0, L_0x55d44ec39fe0, C4<0>, C4<0>;
L_0x55d44ec3a1b0 .functor AND 1, L_0x55d44ec3a5e0, L_0x55d44ec3a460, C4<1>, C4<1>;
L_0x55d44ec3a220 .functor OR 1, L_0x55d44ec3a0a0, L_0x55d44ec3a1b0, C4<0>, C4<0>;
v0x55d44e176e70_0 .net *"_s0", 0 0, L_0x55d44ec39da0;  1 drivers
v0x55d44e176f30_0 .net *"_s10", 0 0, L_0x55d44ec3a1b0;  1 drivers
v0x55d44e1372b0_0 .net *"_s4", 0 0, L_0x55d44ec39ed0;  1 drivers
v0x55d44e15ced0_0 .net *"_s6", 0 0, L_0x55d44ec39fe0;  1 drivers
v0x55d44e150580_0 .net *"_s8", 0 0, L_0x55d44ec3a0a0;  1 drivers
v0x55d44e143c30_0 .net "a", 0 0, L_0x55d44ec3a330;  1 drivers
v0x55d44e143cf0_0 .net "b", 0 0, L_0x55d44ec3a460;  1 drivers
v0x55d44e0f6880_0 .net "ca", 0 0, L_0x55d44ec3a220;  1 drivers
v0x55d44e0f6920_0 .net "cin", 0 0, L_0x55d44ec3a5e0;  1 drivers
v0x55d44e129a00_0 .net "sum", 0 0, L_0x55d44ec39e10;  1 drivers
S_0x55d44dee24c0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44deeeb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec3a710 .functor XOR 1, L_0x55d44ec3abb0, L_0x55d44ec3ad70, C4<0>, C4<0>;
L_0x55d44ec3a780 .functor XOR 1, L_0x55d44ec3a710, L_0x55d44ec3af30, C4<0>, C4<0>;
L_0x55d44ec3a7f0 .functor AND 1, L_0x55d44ec3abb0, L_0x55d44ec3ad70, C4<1>, C4<1>;
L_0x55d44ec3a860 .functor AND 1, L_0x55d44ec3abb0, L_0x55d44ec3af30, C4<1>, C4<1>;
L_0x55d44ec3a920 .functor OR 1, L_0x55d44ec3a7f0, L_0x55d44ec3a860, C4<0>, C4<0>;
L_0x55d44ec3aa30 .functor AND 1, L_0x55d44ec3af30, L_0x55d44ec3ad70, C4<1>, C4<1>;
L_0x55d44ec3aaa0 .functor OR 1, L_0x55d44ec3a920, L_0x55d44ec3aa30, C4<0>, C4<0>;
v0x55d44e103270_0 .net *"_s0", 0 0, L_0x55d44ec3a710;  1 drivers
v0x55d44e11c540_0 .net *"_s10", 0 0, L_0x55d44ec3aa30;  1 drivers
v0x55d44e10fbf0_0 .net *"_s4", 0 0, L_0x55d44ec3a7f0;  1 drivers
v0x55d44e0d0030_0 .net *"_s6", 0 0, L_0x55d44ec3a860;  1 drivers
v0x55d44e0f5c50_0 .net *"_s8", 0 0, L_0x55d44ec3a920;  1 drivers
v0x55d44e0e9300_0 .net "a", 0 0, L_0x55d44ec3abb0;  1 drivers
v0x55d44e0e93c0_0 .net "b", 0 0, L_0x55d44ec3ad70;  1 drivers
v0x55d44e0dc9b0_0 .net "ca", 0 0, L_0x55d44ec3aaa0;  1 drivers
v0x55d44e0dca50_0 .net "cin", 0 0, L_0x55d44ec3af30;  1 drivers
v0x55d44e05a8e0_0 .net "sum", 0 0, L_0x55d44ec3a780;  1 drivers
S_0x55d44deeaf50 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44deed800;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d1b6760_0 .net "a", 3 0, L_0x55d44ec3dc00;  1 drivers
v0x55d44d1e9b00_0 .net "b", 3 0, L_0x55d44ec3dcf0;  1 drivers
v0x55d44d1f64f0_0 .net "ca", 3 0, L_0x55d44ec3da90;  1 drivers
v0x55d44d20f7c0_0 .net "cin", 3 0, L_0x55d44ec3dde0;  1 drivers
v0x55d44d202e70_0 .net "sum", 3 0, L_0x55d44ec3d9f0;  1 drivers
L_0x55d44ec3ba70 .part L_0x55d44ec3dc00, 0, 1;
L_0x55d44ec3bba0 .part L_0x55d44ec3dcf0, 0, 1;
L_0x55d44ec3bcd0 .part L_0x55d44ec3dde0, 0, 1;
L_0x55d44ec3c2a0 .part L_0x55d44ec3dc00, 1, 1;
L_0x55d44ec3c3d0 .part L_0x55d44ec3dcf0, 1, 1;
L_0x55d44ec3c500 .part L_0x55d44ec3dde0, 1, 1;
L_0x55d44ec3cbc0 .part L_0x55d44ec3dc00, 2, 1;
L_0x55d44ec3ccf0 .part L_0x55d44ec3dcf0, 2, 1;
L_0x55d44ec3ce70 .part L_0x55d44ec3dde0, 2, 1;
L_0x55d44ec3d440 .part L_0x55d44ec3dc00, 3, 1;
L_0x55d44ec3d600 .part L_0x55d44ec3dcf0, 3, 1;
L_0x55d44ec3d7c0 .part L_0x55d44ec3dde0, 3, 1;
L_0x55d44ec3d9f0 .concat8 [ 1 1 1 1], L_0x55d44ec3b550, L_0x55d44ec3be70, L_0x55d44ec3c6a0, L_0x55d44ec3d010;
L_0x55d44ec3da90 .concat8 [ 1 1 1 1], L_0x55d44ec3b960, L_0x55d44ec3c190, L_0x55d44ec3cab0, L_0x55d44ec3d330;
S_0x55d44deeab70 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44deeaf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec3b0f0 .functor XOR 1, L_0x55d44ec3ba70, L_0x55d44ec3bba0, C4<0>, C4<0>;
L_0x55d44ec3b550 .functor XOR 1, L_0x55d44ec3b0f0, L_0x55d44ec3bcd0, C4<0>, C4<0>;
L_0x55d44ec3b610 .functor AND 1, L_0x55d44ec3ba70, L_0x55d44ec3bba0, C4<1>, C4<1>;
L_0x55d44ec3b720 .functor AND 1, L_0x55d44ec3ba70, L_0x55d44ec3bcd0, C4<1>, C4<1>;
L_0x55d44ec3b7e0 .functor OR 1, L_0x55d44ec3b610, L_0x55d44ec3b720, C4<0>, C4<0>;
L_0x55d44ec3b8f0 .functor AND 1, L_0x55d44ec3bcd0, L_0x55d44ec3bba0, C4<1>, C4<1>;
L_0x55d44ec3b960 .functor OR 1, L_0x55d44ec3b7e0, L_0x55d44ec3b8f0, C4<0>, C4<0>;
v0x55d44e08d050_0 .net *"_s0", 0 0, L_0x55d44ec3b0f0;  1 drivers
v0x55d44e08d110_0 .net *"_s10", 0 0, L_0x55d44ec3b8f0;  1 drivers
v0x55d44e080700_0 .net *"_s4", 0 0, L_0x55d44ec3b610;  1 drivers
v0x55d44e073db0_0 .net *"_s6", 0 0, L_0x55d44ec3b720;  1 drivers
v0x55d44e026a00_0 .net *"_s8", 0 0, L_0x55d44ec3b7e0;  1 drivers
v0x55d44e059b80_0 .net "a", 0 0, L_0x55d44ec3ba70;  1 drivers
v0x55d44e059c40_0 .net "b", 0 0, L_0x55d44ec3bba0;  1 drivers
v0x55d44e0333f0_0 .net "ca", 0 0, L_0x55d44ec3b960;  1 drivers
v0x55d44e033490_0 .net "cin", 0 0, L_0x55d44ec3bcd0;  1 drivers
v0x55d44e04c6c0_0 .net "sum", 0 0, L_0x55d44ec3b550;  1 drivers
S_0x55d44dee20a0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44deeaf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec3be00 .functor XOR 1, L_0x55d44ec3c2a0, L_0x55d44ec3c3d0, C4<0>, C4<0>;
L_0x55d44ec3be70 .functor XOR 1, L_0x55d44ec3be00, L_0x55d44ec3c500, C4<0>, C4<0>;
L_0x55d44ec3bee0 .functor AND 1, L_0x55d44ec3c2a0, L_0x55d44ec3c3d0, C4<1>, C4<1>;
L_0x55d44ec3bf50 .functor AND 1, L_0x55d44ec3c2a0, L_0x55d44ec3c500, C4<1>, C4<1>;
L_0x55d44ec3c010 .functor OR 1, L_0x55d44ec3bee0, L_0x55d44ec3bf50, C4<0>, C4<0>;
L_0x55d44ec3c120 .functor AND 1, L_0x55d44ec3c500, L_0x55d44ec3c3d0, C4<1>, C4<1>;
L_0x55d44ec3c190 .functor OR 1, L_0x55d44ec3c010, L_0x55d44ec3c120, C4<0>, C4<0>;
v0x55d44e03fd70_0 .net *"_s0", 0 0, L_0x55d44ec3be00;  1 drivers
v0x55d44e0001b0_0 .net *"_s10", 0 0, L_0x55d44ec3c120;  1 drivers
v0x55d44e025dd0_0 .net *"_s4", 0 0, L_0x55d44ec3bee0;  1 drivers
v0x55d44e019480_0 .net *"_s6", 0 0, L_0x55d44ec3bf50;  1 drivers
v0x55d44e00cb30_0 .net *"_s8", 0 0, L_0x55d44ec3c010;  1 drivers
v0x55d44d286520_0 .net "a", 0 0, L_0x55d44ec3c2a0;  1 drivers
v0x55d44d2865e0_0 .net "b", 0 0, L_0x55d44ec3c3d0;  1 drivers
v0x55d44d2b98c0_0 .net "ca", 0 0, L_0x55d44ec3c190;  1 drivers
v0x55d44d2b9960_0 .net "cin", 0 0, L_0x55d44ec3c500;  1 drivers
v0x55d44d2c62b0_0 .net "sum", 0 0, L_0x55d44ec3be70;  1 drivers
S_0x55d44dee8000 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44deeaf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec3c630 .functor XOR 1, L_0x55d44ec3cbc0, L_0x55d44ec3ccf0, C4<0>, C4<0>;
L_0x55d44ec3c6a0 .functor XOR 1, L_0x55d44ec3c630, L_0x55d44ec3ce70, C4<0>, C4<0>;
L_0x55d44ec3c760 .functor AND 1, L_0x55d44ec3cbc0, L_0x55d44ec3ccf0, C4<1>, C4<1>;
L_0x55d44ec3c870 .functor AND 1, L_0x55d44ec3cbc0, L_0x55d44ec3ce70, C4<1>, C4<1>;
L_0x55d44ec3c930 .functor OR 1, L_0x55d44ec3c760, L_0x55d44ec3c870, C4<0>, C4<0>;
L_0x55d44ec3ca40 .functor AND 1, L_0x55d44ec3ce70, L_0x55d44ec3ccf0, C4<1>, C4<1>;
L_0x55d44ec3cab0 .functor OR 1, L_0x55d44ec3c930, L_0x55d44ec3ca40, C4<0>, C4<0>;
v0x55d44d2df580_0 .net *"_s0", 0 0, L_0x55d44ec3c630;  1 drivers
v0x55d44d2df640_0 .net *"_s10", 0 0, L_0x55d44ec3ca40;  1 drivers
v0x55d44d2d2c30_0 .net *"_s4", 0 0, L_0x55d44ec3c760;  1 drivers
v0x55d44d293070_0 .net *"_s6", 0 0, L_0x55d44ec3c870;  1 drivers
v0x55d44d2b8c90_0 .net *"_s8", 0 0, L_0x55d44ec3c930;  1 drivers
v0x55d44d2ac340_0 .net "a", 0 0, L_0x55d44ec3cbc0;  1 drivers
v0x55d44d2ac400_0 .net "b", 0 0, L_0x55d44ec3ccf0;  1 drivers
v0x55d44d29f9f0_0 .net "ca", 0 0, L_0x55d44ec3cab0;  1 drivers
v0x55d44d29fa90_0 .net "cin", 0 0, L_0x55d44ec3ce70;  1 drivers
v0x55d44d252640_0 .net "sum", 0 0, L_0x55d44ec3c6a0;  1 drivers
S_0x55d44dee7c20 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44deeaf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec3cfa0 .functor XOR 1, L_0x55d44ec3d440, L_0x55d44ec3d600, C4<0>, C4<0>;
L_0x55d44ec3d010 .functor XOR 1, L_0x55d44ec3cfa0, L_0x55d44ec3d7c0, C4<0>, C4<0>;
L_0x55d44ec3d080 .functor AND 1, L_0x55d44ec3d440, L_0x55d44ec3d600, C4<1>, C4<1>;
L_0x55d44ec3d0f0 .functor AND 1, L_0x55d44ec3d440, L_0x55d44ec3d7c0, C4<1>, C4<1>;
L_0x55d44ec3d1b0 .functor OR 1, L_0x55d44ec3d080, L_0x55d44ec3d0f0, C4<0>, C4<0>;
L_0x55d44ec3d2c0 .functor AND 1, L_0x55d44ec3d7c0, L_0x55d44ec3d600, C4<1>, C4<1>;
L_0x55d44ec3d330 .functor OR 1, L_0x55d44ec3d1b0, L_0x55d44ec3d2c0, C4<0>, C4<0>;
v0x55d44d2857c0_0 .net *"_s0", 0 0, L_0x55d44ec3cfa0;  1 drivers
v0x55d44d25f030_0 .net *"_s10", 0 0, L_0x55d44ec3d2c0;  1 drivers
v0x55d44d278300_0 .net *"_s4", 0 0, L_0x55d44ec3d080;  1 drivers
v0x55d44d26b9b0_0 .net *"_s6", 0 0, L_0x55d44ec3d0f0;  1 drivers
v0x55d44d22bdf0_0 .net *"_s8", 0 0, L_0x55d44ec3d1b0;  1 drivers
v0x55d44d251a10_0 .net "a", 0 0, L_0x55d44ec3d440;  1 drivers
v0x55d44d251ad0_0 .net "b", 0 0, L_0x55d44ec3d600;  1 drivers
v0x55d44d2450c0_0 .net "ca", 0 0, L_0x55d44ec3d330;  1 drivers
v0x55d44d245160_0 .net "cin", 0 0, L_0x55d44ec3d7c0;  1 drivers
v0x55d44d238770_0 .net "sum", 0 0, L_0x55d44ec3d010;  1 drivers
S_0x55d44dee50b0 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44deed800;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d098b60_0 .net "a", 3 0, L_0x55d44ec40680;  1 drivers
v0x55d44d016490_0 .net "b", 3 0, L_0x55d44ec40720;  1 drivers
v0x55d44d049830_0 .net "ca", 3 0, L_0x55d44ec40510;  1 drivers
v0x55d44d056220_0 .net "cin", 3 0, L_0x55d44ec40810;  1 drivers
v0x55d44d06f4f0_0 .net "sum", 3 0, L_0x55d44ec40470;  1 drivers
L_0x55d44ec3e430 .part L_0x55d44ec40680, 0, 1;
L_0x55d44ec3e560 .part L_0x55d44ec40720, 0, 1;
L_0x55d44ec3e690 .part L_0x55d44ec40810, 0, 1;
L_0x55d44ec3eca0 .part L_0x55d44ec40680, 1, 1;
L_0x55d44ec3edd0 .part L_0x55d44ec40720, 1, 1;
L_0x55d44ec3ef00 .part L_0x55d44ec40810, 1, 1;
L_0x55d44ec3f640 .part L_0x55d44ec40680, 2, 1;
L_0x55d44ec3f770 .part L_0x55d44ec40720, 2, 1;
L_0x55d44ec3f8f0 .part L_0x55d44ec40810, 2, 1;
L_0x55d44ec3fec0 .part L_0x55d44ec40680, 3, 1;
L_0x55d44ec40080 .part L_0x55d44ec40720, 3, 1;
L_0x55d44ec40240 .part L_0x55d44ec40810, 3, 1;
L_0x55d44ec40470 .concat8 [ 1 1 1 1], L_0x55d44ec3ded0, L_0x55d44ec3e830, L_0x55d44ec3f0e0, L_0x55d44ec3fa90;
L_0x55d44ec40510 .concat8 [ 1 1 1 1], L_0x55d44ec3e320, L_0x55d44ec3eb90, L_0x55d44ec3f530, L_0x55d44ec3fdb0;
S_0x55d44dee4cd0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dee50b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec3d980 .functor XOR 1, L_0x55d44ec3e430, L_0x55d44ec3e560, C4<0>, C4<0>;
L_0x55d44ec3ded0 .functor XOR 1, L_0x55d44ec3d980, L_0x55d44ec3e690, C4<0>, C4<0>;
L_0x55d44ec3df90 .functor AND 1, L_0x55d44ec3e430, L_0x55d44ec3e560, C4<1>, C4<1>;
L_0x55d44ec3e0a0 .functor AND 1, L_0x55d44ec3e430, L_0x55d44ec3e690, C4<1>, C4<1>;
L_0x55d44ec3e160 .functor OR 1, L_0x55d44ec3df90, L_0x55d44ec3e0a0, C4<0>, C4<0>;
L_0x55d44ec3e270 .functor AND 1, L_0x55d44ec3e690, L_0x55d44ec3e560, C4<1>, C4<1>;
L_0x55d44ec3e320 .functor OR 1, L_0x55d44ec3e160, L_0x55d44ec3e270, C4<0>, C4<0>;
v0x55d44d1c32b0_0 .net *"_s0", 0 0, L_0x55d44ec3d980;  1 drivers
v0x55d44d1c3350_0 .net *"_s10", 0 0, L_0x55d44ec3e270;  1 drivers
v0x55d44d1e8ed0_0 .net *"_s4", 0 0, L_0x55d44ec3df90;  1 drivers
v0x55d44d1dc580_0 .net *"_s6", 0 0, L_0x55d44ec3e0a0;  1 drivers
v0x55d44d1cfc30_0 .net *"_s8", 0 0, L_0x55d44ec3e160;  1 drivers
v0x55d44d182880_0 .net "a", 0 0, L_0x55d44ec3e430;  1 drivers
v0x55d44d182940_0 .net "b", 0 0, L_0x55d44ec3e560;  1 drivers
v0x55d44d1b5a00_0 .net "ca", 0 0, L_0x55d44ec3e320;  1 drivers
v0x55d44d1b5aa0_0 .net "cin", 0 0, L_0x55d44ec3e690;  1 drivers
v0x55d44d18f270_0 .net "sum", 0 0, L_0x55d44ec3ded0;  1 drivers
S_0x55d44dee1d20 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dee50b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec3e7c0 .functor XOR 1, L_0x55d44ec3eca0, L_0x55d44ec3edd0, C4<0>, C4<0>;
L_0x55d44ec3e830 .functor XOR 1, L_0x55d44ec3e7c0, L_0x55d44ec3ef00, C4<0>, C4<0>;
L_0x55d44ec3e8a0 .functor AND 1, L_0x55d44ec3eca0, L_0x55d44ec3edd0, C4<1>, C4<1>;
L_0x55d44ec3e910 .functor AND 1, L_0x55d44ec3eca0, L_0x55d44ec3ef00, C4<1>, C4<1>;
L_0x55d44ec3e9d0 .functor OR 1, L_0x55d44ec3e8a0, L_0x55d44ec3e910, C4<0>, C4<0>;
L_0x55d44ec3eae0 .functor AND 1, L_0x55d44ec3ef00, L_0x55d44ec3edd0, C4<1>, C4<1>;
L_0x55d44ec3eb90 .functor OR 1, L_0x55d44ec3e9d0, L_0x55d44ec3eae0, C4<0>, C4<0>;
v0x55d44d1a8540_0 .net *"_s0", 0 0, L_0x55d44ec3e7c0;  1 drivers
v0x55d44d19bbf0_0 .net *"_s10", 0 0, L_0x55d44ec3eae0;  1 drivers
v0x55d44d15c030_0 .net *"_s4", 0 0, L_0x55d44ec3e8a0;  1 drivers
v0x55d44d181c50_0 .net *"_s6", 0 0, L_0x55d44ec3e910;  1 drivers
v0x55d44d175300_0 .net *"_s8", 0 0, L_0x55d44ec3e9d0;  1 drivers
v0x55d44d1689b0_0 .net "a", 0 0, L_0x55d44ec3eca0;  1 drivers
v0x55d44d168a70_0 .net "b", 0 0, L_0x55d44ec3edd0;  1 drivers
v0x55d44d0e6910_0 .net "ca", 0 0, L_0x55d44ec3eb90;  1 drivers
v0x55d44d0e69b0_0 .net "cin", 0 0, L_0x55d44ec3ef00;  1 drivers
v0x55d44d119cb0_0 .net "sum", 0 0, L_0x55d44ec3e830;  1 drivers
S_0x55d44dee9050 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dee50b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec3f070 .functor XOR 1, L_0x55d44ec3f640, L_0x55d44ec3f770, C4<0>, C4<0>;
L_0x55d44ec3f0e0 .functor XOR 1, L_0x55d44ec3f070, L_0x55d44ec3f8f0, C4<0>, C4<0>;
L_0x55d44ec3f1a0 .functor AND 1, L_0x55d44ec3f640, L_0x55d44ec3f770, C4<1>, C4<1>;
L_0x55d44ec3f2b0 .functor AND 1, L_0x55d44ec3f640, L_0x55d44ec3f8f0, C4<1>, C4<1>;
L_0x55d44ec3f370 .functor OR 1, L_0x55d44ec3f1a0, L_0x55d44ec3f2b0, C4<0>, C4<0>;
L_0x55d44ec3f480 .functor AND 1, L_0x55d44ec3f8f0, L_0x55d44ec3f770, C4<1>, C4<1>;
L_0x55d44ec3f530 .functor OR 1, L_0x55d44ec3f370, L_0x55d44ec3f480, C4<0>, C4<0>;
v0x55d44d1266a0_0 .net *"_s0", 0 0, L_0x55d44ec3f070;  1 drivers
v0x55d44d126760_0 .net *"_s10", 0 0, L_0x55d44ec3f480;  1 drivers
v0x55d44d13f970_0 .net *"_s4", 0 0, L_0x55d44ec3f1a0;  1 drivers
v0x55d44d133020_0 .net *"_s6", 0 0, L_0x55d44ec3f2b0;  1 drivers
v0x55d44d0f3460_0 .net *"_s8", 0 0, L_0x55d44ec3f370;  1 drivers
v0x55d44d119080_0 .net "a", 0 0, L_0x55d44ec3f640;  1 drivers
v0x55d44d119140_0 .net "b", 0 0, L_0x55d44ec3f770;  1 drivers
v0x55d44d10c730_0 .net "ca", 0 0, L_0x55d44ec3f530;  1 drivers
v0x55d44d10c7d0_0 .net "cin", 0 0, L_0x55d44ec3f8f0;  1 drivers
v0x55d44d0ffde0_0 .net "sum", 0 0, L_0x55d44ec3f0e0;  1 drivers
S_0x55d44deea480 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dee50b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec3fa20 .functor XOR 1, L_0x55d44ec3fec0, L_0x55d44ec40080, C4<0>, C4<0>;
L_0x55d44ec3fa90 .functor XOR 1, L_0x55d44ec3fa20, L_0x55d44ec40240, C4<0>, C4<0>;
L_0x55d44ec3fb00 .functor AND 1, L_0x55d44ec3fec0, L_0x55d44ec40080, C4<1>, C4<1>;
L_0x55d44ec3fb70 .functor AND 1, L_0x55d44ec3fec0, L_0x55d44ec40240, C4<1>, C4<1>;
L_0x55d44ec3fc30 .functor OR 1, L_0x55d44ec3fb00, L_0x55d44ec3fb70, C4<0>, C4<0>;
L_0x55d44ec3fd40 .functor AND 1, L_0x55d44ec40240, L_0x55d44ec40080, C4<1>, C4<1>;
L_0x55d44ec3fdb0 .functor OR 1, L_0x55d44ec3fc30, L_0x55d44ec3fd40, C4<0>, C4<0>;
v0x55d44d0b2a30_0 .net *"_s0", 0 0, L_0x55d44ec3fa20;  1 drivers
v0x55d44d0e5bb0_0 .net *"_s10", 0 0, L_0x55d44ec3fd40;  1 drivers
v0x55d44d0bf420_0 .net *"_s4", 0 0, L_0x55d44ec3fb00;  1 drivers
v0x55d44d0d86f0_0 .net *"_s6", 0 0, L_0x55d44ec3fb70;  1 drivers
v0x55d44d0cbda0_0 .net *"_s8", 0 0, L_0x55d44ec3fc30;  1 drivers
v0x55d44d08c1e0_0 .net "a", 0 0, L_0x55d44ec3fec0;  1 drivers
v0x55d44d08c2a0_0 .net "b", 0 0, L_0x55d44ec40080;  1 drivers
v0x55d44d0b1e00_0 .net "ca", 0 0, L_0x55d44ec3fdb0;  1 drivers
v0x55d44d0b1ea0_0 .net "cin", 0 0, L_0x55d44ec40240;  1 drivers
v0x55d44d0a54b0_0 .net "sum", 0 0, L_0x55d44ec3fa90;  1 drivers
S_0x55d44dee6100 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44deed800;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44cf05270_0 .net "a", 3 0, L_0x55d44ec43020;  1 drivers
v0x55d44cef8920_0 .net "b", 3 0, L_0x55d44ec43150;  1 drivers
v0x55d44ce76880_0 .net "ca", 3 0, L_0x55d44ec42eb0;  1 drivers
v0x55d44cea9c20_0 .net "cin", 3 0, L_0x55d44ec43280;  1 drivers
v0x55d44ceb6610_0 .net "sum", 3 0, L_0x55d44ec42e10;  1 drivers
L_0x55d44ec40dd0 .part L_0x55d44ec43020, 0, 1;
L_0x55d44ec40f00 .part L_0x55d44ec43150, 0, 1;
L_0x55d44ec41030 .part L_0x55d44ec43280, 0, 1;
L_0x55d44ec41640 .part L_0x55d44ec43020, 1, 1;
L_0x55d44ec41770 .part L_0x55d44ec43150, 1, 1;
L_0x55d44ec418a0 .part L_0x55d44ec43280, 1, 1;
L_0x55d44ec41fe0 .part L_0x55d44ec43020, 2, 1;
L_0x55d44ec42110 .part L_0x55d44ec43150, 2, 1;
L_0x55d44ec42290 .part L_0x55d44ec43280, 2, 1;
L_0x55d44ec42860 .part L_0x55d44ec43020, 3, 1;
L_0x55d44ec42a20 .part L_0x55d44ec43150, 3, 1;
L_0x55d44ec42be0 .part L_0x55d44ec43280, 3, 1;
L_0x55d44ec42e10 .concat8 [ 1 1 1 1], L_0x55d44ec408b0, L_0x55d44ec411d0, L_0x55d44ec41a80, L_0x55d44ec42430;
L_0x55d44ec42eb0 .concat8 [ 1 1 1 1], L_0x55d44ec40cc0, L_0x55d44ec41530, L_0x55d44ec41ed0, L_0x55d44ec42750;
S_0x55d44dee7530 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dee6100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec40400 .functor XOR 1, L_0x55d44ec40dd0, L_0x55d44ec40f00, C4<0>, C4<0>;
L_0x55d44ec408b0 .functor XOR 1, L_0x55d44ec40400, L_0x55d44ec41030, C4<0>, C4<0>;
L_0x55d44ec40970 .functor AND 1, L_0x55d44ec40dd0, L_0x55d44ec40f00, C4<1>, C4<1>;
L_0x55d44ec40a80 .functor AND 1, L_0x55d44ec40dd0, L_0x55d44ec41030, C4<1>, C4<1>;
L_0x55d44ec40b40 .functor OR 1, L_0x55d44ec40970, L_0x55d44ec40a80, C4<0>, C4<0>;
L_0x55d44ec40c50 .functor AND 1, L_0x55d44ec41030, L_0x55d44ec40f00, C4<1>, C4<1>;
L_0x55d44ec40cc0 .functor OR 1, L_0x55d44ec40b40, L_0x55d44ec40c50, C4<0>, C4<0>;
v0x55d44d062ba0_0 .net *"_s0", 0 0, L_0x55d44ec40400;  1 drivers
v0x55d44d062c60_0 .net *"_s10", 0 0, L_0x55d44ec40c50;  1 drivers
v0x55d44d022fe0_0 .net *"_s4", 0 0, L_0x55d44ec40970;  1 drivers
v0x55d44d048c00_0 .net *"_s6", 0 0, L_0x55d44ec40a80;  1 drivers
v0x55d44d03c2b0_0 .net *"_s8", 0 0, L_0x55d44ec40b40;  1 drivers
v0x55d44d02f960_0 .net "a", 0 0, L_0x55d44ec40dd0;  1 drivers
v0x55d44d02fa20_0 .net "b", 0 0, L_0x55d44ec40f00;  1 drivers
v0x55d44cfe25b0_0 .net "ca", 0 0, L_0x55d44ec40cc0;  1 drivers
v0x55d44cfe2650_0 .net "cin", 0 0, L_0x55d44ec41030;  1 drivers
v0x55d44d015730_0 .net "sum", 0 0, L_0x55d44ec408b0;  1 drivers
S_0x55d44dee31b0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dee6100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec41160 .functor XOR 1, L_0x55d44ec41640, L_0x55d44ec41770, C4<0>, C4<0>;
L_0x55d44ec411d0 .functor XOR 1, L_0x55d44ec41160, L_0x55d44ec418a0, C4<0>, C4<0>;
L_0x55d44ec41240 .functor AND 1, L_0x55d44ec41640, L_0x55d44ec41770, C4<1>, C4<1>;
L_0x55d44ec412b0 .functor AND 1, L_0x55d44ec41640, L_0x55d44ec418a0, C4<1>, C4<1>;
L_0x55d44ec41370 .functor OR 1, L_0x55d44ec41240, L_0x55d44ec412b0, C4<0>, C4<0>;
L_0x55d44ec41480 .functor AND 1, L_0x55d44ec418a0, L_0x55d44ec41770, C4<1>, C4<1>;
L_0x55d44ec41530 .functor OR 1, L_0x55d44ec41370, L_0x55d44ec41480, C4<0>, C4<0>;
v0x55d44cfeefa0_0 .net *"_s0", 0 0, L_0x55d44ec41160;  1 drivers
v0x55d44d008270_0 .net *"_s10", 0 0, L_0x55d44ec41480;  1 drivers
v0x55d44cffb920_0 .net *"_s4", 0 0, L_0x55d44ec41240;  1 drivers
v0x55d44cfbbd60_0 .net *"_s6", 0 0, L_0x55d44ec412b0;  1 drivers
v0x55d44cfe1980_0 .net *"_s8", 0 0, L_0x55d44ec41370;  1 drivers
v0x55d44cfd5030_0 .net "a", 0 0, L_0x55d44ec41640;  1 drivers
v0x55d44cfd50f0_0 .net "b", 0 0, L_0x55d44ec41770;  1 drivers
v0x55d44cfc86e0_0 .net "ca", 0 0, L_0x55d44ec41530;  1 drivers
v0x55d44cfc8780_0 .net "cin", 0 0, L_0x55d44ec418a0;  1 drivers
v0x55d44cf466d0_0 .net "sum", 0 0, L_0x55d44ec411d0;  1 drivers
S_0x55d44dee45e0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dee6100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec41a10 .functor XOR 1, L_0x55d44ec41fe0, L_0x55d44ec42110, C4<0>, C4<0>;
L_0x55d44ec41a80 .functor XOR 1, L_0x55d44ec41a10, L_0x55d44ec42290, C4<0>, C4<0>;
L_0x55d44ec41b40 .functor AND 1, L_0x55d44ec41fe0, L_0x55d44ec42110, C4<1>, C4<1>;
L_0x55d44ec41c50 .functor AND 1, L_0x55d44ec41fe0, L_0x55d44ec42290, C4<1>, C4<1>;
L_0x55d44ec41d10 .functor OR 1, L_0x55d44ec41b40, L_0x55d44ec41c50, C4<0>, C4<0>;
L_0x55d44ec41e20 .functor AND 1, L_0x55d44ec42290, L_0x55d44ec42110, C4<1>, C4<1>;
L_0x55d44ec41ed0 .functor OR 1, L_0x55d44ec41d10, L_0x55d44ec41e20, C4<0>, C4<0>;
v0x55d44cf79a70_0 .net *"_s0", 0 0, L_0x55d44ec41a10;  1 drivers
v0x55d44cf79b30_0 .net *"_s10", 0 0, L_0x55d44ec41e20;  1 drivers
v0x55d44cf86460_0 .net *"_s4", 0 0, L_0x55d44ec41b40;  1 drivers
v0x55d44cf9f730_0 .net *"_s6", 0 0, L_0x55d44ec41c50;  1 drivers
v0x55d44cf92de0_0 .net *"_s8", 0 0, L_0x55d44ec41d10;  1 drivers
v0x55d44cf53220_0 .net "a", 0 0, L_0x55d44ec41fe0;  1 drivers
v0x55d44cf532e0_0 .net "b", 0 0, L_0x55d44ec42110;  1 drivers
v0x55d44cf78e40_0 .net "ca", 0 0, L_0x55d44ec41ed0;  1 drivers
v0x55d44cf78ee0_0 .net "cin", 0 0, L_0x55d44ec42290;  1 drivers
v0x55d44cf6c4f0_0 .net "sum", 0 0, L_0x55d44ec41a80;  1 drivers
S_0x55d44dee02a0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dee6100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec423c0 .functor XOR 1, L_0x55d44ec42860, L_0x55d44ec42a20, C4<0>, C4<0>;
L_0x55d44ec42430 .functor XOR 1, L_0x55d44ec423c0, L_0x55d44ec42be0, C4<0>, C4<0>;
L_0x55d44ec424a0 .functor AND 1, L_0x55d44ec42860, L_0x55d44ec42a20, C4<1>, C4<1>;
L_0x55d44ec42510 .functor AND 1, L_0x55d44ec42860, L_0x55d44ec42be0, C4<1>, C4<1>;
L_0x55d44ec425d0 .functor OR 1, L_0x55d44ec424a0, L_0x55d44ec42510, C4<0>, C4<0>;
L_0x55d44ec426e0 .functor AND 1, L_0x55d44ec42be0, L_0x55d44ec42a20, C4<1>, C4<1>;
L_0x55d44ec42750 .functor OR 1, L_0x55d44ec425d0, L_0x55d44ec426e0, C4<0>, C4<0>;
v0x55d44cf5fba0_0 .net *"_s0", 0 0, L_0x55d44ec423c0;  1 drivers
v0x55d44cf127f0_0 .net *"_s10", 0 0, L_0x55d44ec426e0;  1 drivers
v0x55d44cf45970_0 .net *"_s4", 0 0, L_0x55d44ec424a0;  1 drivers
v0x55d44cf1f1e0_0 .net *"_s6", 0 0, L_0x55d44ec42510;  1 drivers
v0x55d44cf384b0_0 .net *"_s8", 0 0, L_0x55d44ec425d0;  1 drivers
v0x55d44cf2bb60_0 .net "a", 0 0, L_0x55d44ec42860;  1 drivers
v0x55d44cf2bc20_0 .net "b", 0 0, L_0x55d44ec42a20;  1 drivers
v0x55d44ceebfa0_0 .net "ca", 0 0, L_0x55d44ec42750;  1 drivers
v0x55d44ceec040_0 .net "cin", 0 0, L_0x55d44ec42be0;  1 drivers
v0x55d44cf11bc0_0 .net "sum", 0 0, L_0x55d44ec42430;  1 drivers
S_0x55d44dee1630 .scope module, "FA_1" "thirtBitAdder" 5 14, 6 3 0, S_0x55d44df02ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44de24340_0 .net "a", 31 0, L_0x55d44ec59dc0;  1 drivers
v0x55d44de24420_0 .net "b", 31 0, L_0x55d44ec59eb0;  1 drivers
v0x55d44de1ffc0_0 .net "ca", 31 0, L_0x55d44ec59c30;  1 drivers
v0x55d44de20090_0 .net "cin", 31 0, L_0x55d44ec59fa0;  1 drivers
v0x55d44de213f0_0 .net "sum", 31 0, L_0x55d44ec59af0;  1 drivers
L_0x55d44ec4ead0 .part L_0x55d44ec59dc0, 0, 16;
L_0x55d44ec4eb70 .part L_0x55d44ec59eb0, 0, 16;
L_0x55d44ec4ec10 .part L_0x55d44ec59fa0, 0, 16;
L_0x55d44ec59820 .part L_0x55d44ec59dc0, 16, 16;
L_0x55d44ec59910 .part L_0x55d44ec59eb0, 16, 16;
L_0x55d44ec59a00 .part L_0x55d44ec59fa0, 16, 16;
L_0x55d44ec59af0 .concat8 [ 16 16 0 0], L_0x55d44ec4e7d0, L_0x55d44ec59520;
L_0x55d44ec59c30 .concat8 [ 16 16 0 0], L_0x55d44ec4e870, L_0x55d44ec595c0;
S_0x55d44ded5b70 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44dee1630;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44de7b240_0 .net "a", 15 0, L_0x55d44ec4ead0;  1 drivers
v0x55d44de7b320_0 .net "b", 15 0, L_0x55d44ec4eb70;  1 drivers
v0x55d44de83cd0_0 .net "ca", 15 0, L_0x55d44ec4e870;  1 drivers
v0x55d44de83da0_0 .net "cin", 15 0, L_0x55d44ec4ec10;  1 drivers
v0x55d44de838f0_0 .net "sum", 15 0, L_0x55d44ec4e7d0;  1 drivers
L_0x55d44ec465e0 .part L_0x55d44ec4ead0, 0, 4;
L_0x55d44ec46680 .part L_0x55d44ec4eb70, 0, 4;
L_0x55d44ec46720 .part L_0x55d44ec4ec10, 0, 4;
L_0x55d44ec48f70 .part L_0x55d44ec4ead0, 4, 4;
L_0x55d44ec49060 .part L_0x55d44ec4eb70, 4, 4;
L_0x55d44ec49150 .part L_0x55d44ec4ec10, 4, 4;
L_0x55d44ec4ba30 .part L_0x55d44ec4ead0, 8, 4;
L_0x55d44ec4bad0 .part L_0x55d44ec4eb70, 8, 4;
L_0x55d44ec4bbc0 .part L_0x55d44ec4ec10, 8, 4;
L_0x55d44ec4e3d0 .part L_0x55d44ec4ead0, 12, 4;
L_0x55d44ec4e500 .part L_0x55d44ec4eb70, 12, 4;
L_0x55d44ec4e630 .part L_0x55d44ec4ec10, 12, 4;
L_0x55d44ec4e7d0 .concat8 [ 4 4 4 4], L_0x55d44ec463d0, L_0x55d44ec48d60, L_0x55d44ec4b820, L_0x55d44ec4e1c0;
L_0x55d44ec4e870 .concat8 [ 4 4 4 4], L_0x55d44ec46470, L_0x55d44ec48e00, L_0x55d44ec4b8c0, L_0x55d44ec4e260;
S_0x55d44dede600 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44ded5b70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44decfdb0_0 .net "a", 3 0, L_0x55d44ec465e0;  1 drivers
v0x55d44decfeb0_0 .net "b", 3 0, L_0x55d44ec46680;  1 drivers
v0x55d44ded11e0_0 .net "ca", 3 0, L_0x55d44ec46470;  1 drivers
v0x55d44ded12d0_0 .net "cin", 3 0, L_0x55d44ec46720;  1 drivers
v0x55d44decce60_0 .net "sum", 3 0, L_0x55d44ec463d0;  1 drivers
L_0x55d44ec44390 .part L_0x55d44ec465e0, 0, 1;
L_0x55d44ec444c0 .part L_0x55d44ec46680, 0, 1;
L_0x55d44ec445f0 .part L_0x55d44ec46720, 0, 1;
L_0x55d44ec44c00 .part L_0x55d44ec465e0, 1, 1;
L_0x55d44ec44d30 .part L_0x55d44ec46680, 1, 1;
L_0x55d44ec44e60 .part L_0x55d44ec46720, 1, 1;
L_0x55d44ec455a0 .part L_0x55d44ec465e0, 2, 1;
L_0x55d44ec456d0 .part L_0x55d44ec46680, 2, 1;
L_0x55d44ec45850 .part L_0x55d44ec46720, 2, 1;
L_0x55d44ec45e20 .part L_0x55d44ec465e0, 3, 1;
L_0x55d44ec45fe0 .part L_0x55d44ec46680, 3, 1;
L_0x55d44ec461a0 .part L_0x55d44ec46720, 3, 1;
L_0x55d44ec463d0 .concat8 [ 1 1 1 1], L_0x55d44ec42da0, L_0x55d44ec44790, L_0x55d44ec45040, L_0x55d44ec459f0;
L_0x55d44ec46470 .concat8 [ 1 1 1 1], L_0x55d44ec44280, L_0x55d44ec44af0, L_0x55d44ec45490, L_0x55d44ec45d10;
S_0x55d44dede220 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dede600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec433b0 .functor XOR 1, L_0x55d44ec44390, L_0x55d44ec444c0, C4<0>, C4<0>;
L_0x55d44ec42da0 .functor XOR 1, L_0x55d44ec433b0, L_0x55d44ec445f0, C4<0>, C4<0>;
L_0x55d44ec43f30 .functor AND 1, L_0x55d44ec44390, L_0x55d44ec444c0, C4<1>, C4<1>;
L_0x55d44ec44040 .functor AND 1, L_0x55d44ec44390, L_0x55d44ec445f0, C4<1>, C4<1>;
L_0x55d44ec44100 .functor OR 1, L_0x55d44ec43f30, L_0x55d44ec44040, C4<0>, C4<0>;
L_0x55d44ec44210 .functor AND 1, L_0x55d44ec445f0, L_0x55d44ec444c0, C4<1>, C4<1>;
L_0x55d44ec44280 .functor OR 1, L_0x55d44ec44100, L_0x55d44ec44210, C4<0>, C4<0>;
v0x55d44ce5bd10_0 .net *"_s0", 0 0, L_0x55d44ec433b0;  1 drivers
v0x55d44ce5bdd0_0 .net *"_s10", 0 0, L_0x55d44ec44210;  1 drivers
v0x55d44ce1c150_0 .net *"_s4", 0 0, L_0x55d44ec43f30;  1 drivers
v0x55d44ce41d70_0 .net *"_s6", 0 0, L_0x55d44ec44040;  1 drivers
v0x55d44ce35420_0 .net *"_s8", 0 0, L_0x55d44ec44100;  1 drivers
v0x55d44ce28ad0_0 .net "a", 0 0, L_0x55d44ec44390;  1 drivers
v0x55d44ce28b90_0 .net "b", 0 0, L_0x55d44ec444c0;  1 drivers
v0x55d44ded5750_0 .net "ca", 0 0, L_0x55d44ec44280;  1 drivers
v0x55d44ded57f0_0 .net "cin", 0 0, L_0x55d44ec445f0;  1 drivers
v0x55d44dedb6b0_0 .net "sum", 0 0, L_0x55d44ec42da0;  1 drivers
S_0x55d44dedb2d0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dede600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec44720 .functor XOR 1, L_0x55d44ec44c00, L_0x55d44ec44d30, C4<0>, C4<0>;
L_0x55d44ec44790 .functor XOR 1, L_0x55d44ec44720, L_0x55d44ec44e60, C4<0>, C4<0>;
L_0x55d44ec44800 .functor AND 1, L_0x55d44ec44c00, L_0x55d44ec44d30, C4<1>, C4<1>;
L_0x55d44ec44870 .functor AND 1, L_0x55d44ec44c00, L_0x55d44ec44e60, C4<1>, C4<1>;
L_0x55d44ec44930 .functor OR 1, L_0x55d44ec44800, L_0x55d44ec44870, C4<0>, C4<0>;
L_0x55d44ec44a40 .functor AND 1, L_0x55d44ec44e60, L_0x55d44ec44d30, C4<1>, C4<1>;
L_0x55d44ec44af0 .functor OR 1, L_0x55d44ec44930, L_0x55d44ec44a40, C4<0>, C4<0>;
v0x55d44ded8760_0 .net *"_s0", 0 0, L_0x55d44ec44720;  1 drivers
v0x55d44ded8840_0 .net *"_s10", 0 0, L_0x55d44ec44a40;  1 drivers
v0x55d44ded8380_0 .net *"_s4", 0 0, L_0x55d44ec44800;  1 drivers
v0x55d44ded8450_0 .net *"_s6", 0 0, L_0x55d44ec44870;  1 drivers
v0x55d44ded53d0_0 .net *"_s8", 0 0, L_0x55d44ec44930;  1 drivers
v0x55d44dedc700_0 .net "a", 0 0, L_0x55d44ec44c00;  1 drivers
v0x55d44dedc7c0_0 .net "b", 0 0, L_0x55d44ec44d30;  1 drivers
v0x55d44deddb30_0 .net "ca", 0 0, L_0x55d44ec44af0;  1 drivers
v0x55d44deddbd0_0 .net "cin", 0 0, L_0x55d44ec44e60;  1 drivers
v0x55d44ded97b0_0 .net "sum", 0 0, L_0x55d44ec44790;  1 drivers
S_0x55d44dedabe0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dede600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec44fd0 .functor XOR 1, L_0x55d44ec455a0, L_0x55d44ec456d0, C4<0>, C4<0>;
L_0x55d44ec45040 .functor XOR 1, L_0x55d44ec44fd0, L_0x55d44ec45850, C4<0>, C4<0>;
L_0x55d44ec45100 .functor AND 1, L_0x55d44ec455a0, L_0x55d44ec456d0, C4<1>, C4<1>;
L_0x55d44ec45210 .functor AND 1, L_0x55d44ec455a0, L_0x55d44ec45850, C4<1>, C4<1>;
L_0x55d44ec452d0 .functor OR 1, L_0x55d44ec45100, L_0x55d44ec45210, C4<0>, C4<0>;
L_0x55d44ec453e0 .functor AND 1, L_0x55d44ec45850, L_0x55d44ec456d0, C4<1>, C4<1>;
L_0x55d44ec45490 .functor OR 1, L_0x55d44ec452d0, L_0x55d44ec453e0, C4<0>, C4<0>;
v0x55d44ded6860_0 .net *"_s0", 0 0, L_0x55d44ec44fd0;  1 drivers
v0x55d44ded6920_0 .net *"_s10", 0 0, L_0x55d44ec453e0;  1 drivers
v0x55d44ded7c90_0 .net *"_s4", 0 0, L_0x55d44ec45100;  1 drivers
v0x55d44ded7d80_0 .net *"_s6", 0 0, L_0x55d44ec45210;  1 drivers
v0x55d44ded3950_0 .net *"_s8", 0 0, L_0x55d44ec452d0;  1 drivers
v0x55d44ded4ce0_0 .net "a", 0 0, L_0x55d44ec455a0;  1 drivers
v0x55d44ded4da0_0 .net "b", 0 0, L_0x55d44ec456d0;  1 drivers
v0x55d44dec9220_0 .net "ca", 0 0, L_0x55d44ec45490;  1 drivers
v0x55d44dec92c0_0 .net "cin", 0 0, L_0x55d44ec45850;  1 drivers
v0x55d44ded1cb0_0 .net "sum", 0 0, L_0x55d44ec45040;  1 drivers
S_0x55d44ded18d0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dede600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec45980 .functor XOR 1, L_0x55d44ec45e20, L_0x55d44ec45fe0, C4<0>, C4<0>;
L_0x55d44ec459f0 .functor XOR 1, L_0x55d44ec45980, L_0x55d44ec461a0, C4<0>, C4<0>;
L_0x55d44ec45a60 .functor AND 1, L_0x55d44ec45e20, L_0x55d44ec45fe0, C4<1>, C4<1>;
L_0x55d44ec45ad0 .functor AND 1, L_0x55d44ec45e20, L_0x55d44ec461a0, C4<1>, C4<1>;
L_0x55d44ec45b90 .functor OR 1, L_0x55d44ec45a60, L_0x55d44ec45ad0, C4<0>, C4<0>;
L_0x55d44ec45ca0 .functor AND 1, L_0x55d44ec461a0, L_0x55d44ec45fe0, C4<1>, C4<1>;
L_0x55d44ec45d10 .functor OR 1, L_0x55d44ec45b90, L_0x55d44ec45ca0, C4<0>, C4<0>;
v0x55d44dec8e00_0 .net *"_s0", 0 0, L_0x55d44ec45980;  1 drivers
v0x55d44dec8ee0_0 .net *"_s10", 0 0, L_0x55d44ec45ca0;  1 drivers
v0x55d44deced60_0 .net *"_s4", 0 0, L_0x55d44ec45a60;  1 drivers
v0x55d44decee30_0 .net *"_s6", 0 0, L_0x55d44ec45ad0;  1 drivers
v0x55d44dece980_0 .net *"_s8", 0 0, L_0x55d44ec45b90;  1 drivers
v0x55d44decbe10_0 .net "a", 0 0, L_0x55d44ec45e20;  1 drivers
v0x55d44decbed0_0 .net "b", 0 0, L_0x55d44ec45fe0;  1 drivers
v0x55d44decba30_0 .net "ca", 0 0, L_0x55d44ec45d10;  1 drivers
v0x55d44decbad0_0 .net "cin", 0 0, L_0x55d44ec461a0;  1 drivers
v0x55d44dec8a80_0 .net "sum", 0 0, L_0x55d44ec459f0;  1 drivers
S_0x55d44dece290 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44ded5b70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44deb3fc0_0 .net "a", 3 0, L_0x55d44ec48f70;  1 drivers
v0x55d44deb40c0_0 .net "b", 3 0, L_0x55d44ec49060;  1 drivers
v0x55d44deb3be0_0 .net "ca", 3 0, L_0x55d44ec48e00;  1 drivers
v0x55d44deb3cd0_0 .net "cin", 3 0, L_0x55d44ec49150;  1 drivers
v0x55d44deb1070_0 .net "sum", 3 0, L_0x55d44ec48d60;  1 drivers
L_0x55d44ec46d20 .part L_0x55d44ec48f70, 0, 1;
L_0x55d44ec46e50 .part L_0x55d44ec49060, 0, 1;
L_0x55d44ec46f80 .part L_0x55d44ec49150, 0, 1;
L_0x55d44ec47590 .part L_0x55d44ec48f70, 1, 1;
L_0x55d44ec476c0 .part L_0x55d44ec49060, 1, 1;
L_0x55d44ec477f0 .part L_0x55d44ec49150, 1, 1;
L_0x55d44ec47f30 .part L_0x55d44ec48f70, 2, 1;
L_0x55d44ec48060 .part L_0x55d44ec49060, 2, 1;
L_0x55d44ec481e0 .part L_0x55d44ec49150, 2, 1;
L_0x55d44ec487b0 .part L_0x55d44ec48f70, 3, 1;
L_0x55d44ec48970 .part L_0x55d44ec49060, 3, 1;
L_0x55d44ec48b30 .part L_0x55d44ec49150, 3, 1;
L_0x55d44ec48d60 .concat8 [ 1 1 1 1], L_0x55d44ec467c0, L_0x55d44ec47120, L_0x55d44ec479d0, L_0x55d44ec48380;
L_0x55d44ec48e00 .concat8 [ 1 1 1 1], L_0x55d44ec46c10, L_0x55d44ec47480, L_0x55d44ec47e20, L_0x55d44ec486a0;
S_0x55d44dec9f10 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dece290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec46360 .functor XOR 1, L_0x55d44ec46d20, L_0x55d44ec46e50, C4<0>, C4<0>;
L_0x55d44ec467c0 .functor XOR 1, L_0x55d44ec46360, L_0x55d44ec46f80, C4<0>, C4<0>;
L_0x55d44ec46880 .functor AND 1, L_0x55d44ec46d20, L_0x55d44ec46e50, C4<1>, C4<1>;
L_0x55d44ec46990 .functor AND 1, L_0x55d44ec46d20, L_0x55d44ec46f80, C4<1>, C4<1>;
L_0x55d44ec46a50 .functor OR 1, L_0x55d44ec46880, L_0x55d44ec46990, C4<0>, C4<0>;
L_0x55d44ec46b60 .functor AND 1, L_0x55d44ec46f80, L_0x55d44ec46e50, C4<1>, C4<1>;
L_0x55d44ec46c10 .functor OR 1, L_0x55d44ec46a50, L_0x55d44ec46b60, C4<0>, C4<0>;
v0x55d44decb340_0 .net *"_s0", 0 0, L_0x55d44ec46360;  1 drivers
v0x55d44decb400_0 .net *"_s10", 0 0, L_0x55d44ec46b60;  1 drivers
v0x55d44dec7000_0 .net *"_s4", 0 0, L_0x55d44ec46880;  1 drivers
v0x55d44dec70f0_0 .net *"_s6", 0 0, L_0x55d44ec46990;  1 drivers
v0x55d44dec8390_0 .net *"_s8", 0 0, L_0x55d44ec46a50;  1 drivers
v0x55d44debc7e0_0 .net "a", 0 0, L_0x55d44ec46d20;  1 drivers
v0x55d44debc8a0_0 .net "b", 0 0, L_0x55d44ec46e50;  1 drivers
v0x55d44dec5270_0 .net "ca", 0 0, L_0x55d44ec46c10;  1 drivers
v0x55d44dec5310_0 .net "cin", 0 0, L_0x55d44ec46f80;  1 drivers
v0x55d44dec4e90_0 .net "sum", 0 0, L_0x55d44ec467c0;  1 drivers
S_0x55d44debc3c0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dece290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec470b0 .functor XOR 1, L_0x55d44ec47590, L_0x55d44ec476c0, C4<0>, C4<0>;
L_0x55d44ec47120 .functor XOR 1, L_0x55d44ec470b0, L_0x55d44ec477f0, C4<0>, C4<0>;
L_0x55d44ec47190 .functor AND 1, L_0x55d44ec47590, L_0x55d44ec476c0, C4<1>, C4<1>;
L_0x55d44ec47200 .functor AND 1, L_0x55d44ec47590, L_0x55d44ec477f0, C4<1>, C4<1>;
L_0x55d44ec472c0 .functor OR 1, L_0x55d44ec47190, L_0x55d44ec47200, C4<0>, C4<0>;
L_0x55d44ec473d0 .functor AND 1, L_0x55d44ec477f0, L_0x55d44ec476c0, C4<1>, C4<1>;
L_0x55d44ec47480 .functor OR 1, L_0x55d44ec472c0, L_0x55d44ec473d0, C4<0>, C4<0>;
v0x55d44dec2320_0 .net *"_s0", 0 0, L_0x55d44ec470b0;  1 drivers
v0x55d44dec2400_0 .net *"_s10", 0 0, L_0x55d44ec473d0;  1 drivers
v0x55d44dec1f40_0 .net *"_s4", 0 0, L_0x55d44ec47190;  1 drivers
v0x55d44dec2010_0 .net *"_s6", 0 0, L_0x55d44ec47200;  1 drivers
v0x55d44debf3d0_0 .net *"_s8", 0 0, L_0x55d44ec472c0;  1 drivers
v0x55d44debeff0_0 .net "a", 0 0, L_0x55d44ec47590;  1 drivers
v0x55d44debf0b0_0 .net "b", 0 0, L_0x55d44ec476c0;  1 drivers
v0x55d44debc040_0 .net "ca", 0 0, L_0x55d44ec47480;  1 drivers
v0x55d44debc0e0_0 .net "cin", 0 0, L_0x55d44ec477f0;  1 drivers
v0x55d44dec3370_0 .net "sum", 0 0, L_0x55d44ec47120;  1 drivers
S_0x55d44dec47a0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dece290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec47960 .functor XOR 1, L_0x55d44ec47f30, L_0x55d44ec48060, C4<0>, C4<0>;
L_0x55d44ec479d0 .functor XOR 1, L_0x55d44ec47960, L_0x55d44ec481e0, C4<0>, C4<0>;
L_0x55d44ec47a90 .functor AND 1, L_0x55d44ec47f30, L_0x55d44ec48060, C4<1>, C4<1>;
L_0x55d44ec47ba0 .functor AND 1, L_0x55d44ec47f30, L_0x55d44ec481e0, C4<1>, C4<1>;
L_0x55d44ec47c60 .functor OR 1, L_0x55d44ec47a90, L_0x55d44ec47ba0, C4<0>, C4<0>;
L_0x55d44ec47d70 .functor AND 1, L_0x55d44ec481e0, L_0x55d44ec48060, C4<1>, C4<1>;
L_0x55d44ec47e20 .functor OR 1, L_0x55d44ec47c60, L_0x55d44ec47d70, C4<0>, C4<0>;
v0x55d44dec0420_0 .net *"_s0", 0 0, L_0x55d44ec47960;  1 drivers
v0x55d44dec04e0_0 .net *"_s10", 0 0, L_0x55d44ec47d70;  1 drivers
v0x55d44dec1850_0 .net *"_s4", 0 0, L_0x55d44ec47a90;  1 drivers
v0x55d44dec1940_0 .net *"_s6", 0 0, L_0x55d44ec47ba0;  1 drivers
v0x55d44debd4d0_0 .net *"_s8", 0 0, L_0x55d44ec47c60;  1 drivers
v0x55d44debe900_0 .net "a", 0 0, L_0x55d44ec47f30;  1 drivers
v0x55d44debe9c0_0 .net "b", 0 0, L_0x55d44ec48060;  1 drivers
v0x55d44deba520_0 .net "ca", 0 0, L_0x55d44ec47e20;  1 drivers
v0x55d44deba5c0_0 .net "cin", 0 0, L_0x55d44ec481e0;  1 drivers
v0x55d44debb950_0 .net "sum", 0 0, L_0x55d44ec479d0;  1 drivers
S_0x55d44deb8dc0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dece290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec48310 .functor XOR 1, L_0x55d44ec487b0, L_0x55d44ec48970, C4<0>, C4<0>;
L_0x55d44ec48380 .functor XOR 1, L_0x55d44ec48310, L_0x55d44ec48b30, C4<0>, C4<0>;
L_0x55d44ec483f0 .functor AND 1, L_0x55d44ec487b0, L_0x55d44ec48970, C4<1>, C4<1>;
L_0x55d44ec48460 .functor AND 1, L_0x55d44ec487b0, L_0x55d44ec48b30, C4<1>, C4<1>;
L_0x55d44ec48520 .functor OR 1, L_0x55d44ec483f0, L_0x55d44ec48460, C4<0>, C4<0>;
L_0x55d44ec48630 .functor AND 1, L_0x55d44ec48b30, L_0x55d44ec48970, C4<1>, C4<1>;
L_0x55d44ec486a0 .functor OR 1, L_0x55d44ec48520, L_0x55d44ec48630, C4<0>, C4<0>;
v0x55d44deab900_0 .net *"_s0", 0 0, L_0x55d44ec48310;  1 drivers
v0x55d44deab9e0_0 .net *"_s10", 0 0, L_0x55d44ec48630;  1 drivers
v0x55d44de9efb0_0 .net *"_s4", 0 0, L_0x55d44ec483f0;  1 drivers
v0x55d44de9f080_0 .net *"_s6", 0 0, L_0x55d44ec48460;  1 drivers
v0x55d44deae480_0 .net *"_s8", 0 0, L_0x55d44ec48520;  1 drivers
v0x55d44deb6f10_0 .net "a", 0 0, L_0x55d44ec487b0;  1 drivers
v0x55d44deb6fd0_0 .net "b", 0 0, L_0x55d44ec48970;  1 drivers
v0x55d44deb6b30_0 .net "ca", 0 0, L_0x55d44ec486a0;  1 drivers
v0x55d44deb6bd0_0 .net "cin", 0 0, L_0x55d44ec48b30;  1 drivers
v0x55d44deae060_0 .net "sum", 0 0, L_0x55d44ec48380;  1 drivers
S_0x55d44deb0c90 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44ded5b70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44de9d890_0 .net "a", 3 0, L_0x55d44ec4ba30;  1 drivers
v0x55d44de9d990_0 .net "b", 3 0, L_0x55d44ec4bad0;  1 drivers
v0x55d44de94dc0_0 .net "ca", 3 0, L_0x55d44ec4b8c0;  1 drivers
v0x55d44de94eb0_0 .net "cin", 3 0, L_0x55d44ec4bbc0;  1 drivers
v0x55d44de9ad20_0 .net "sum", 3 0, L_0x55d44ec4b820;  1 drivers
L_0x55d44ec497e0 .part L_0x55d44ec4ba30, 0, 1;
L_0x55d44ec49910 .part L_0x55d44ec4bad0, 0, 1;
L_0x55d44ec49a40 .part L_0x55d44ec4bbc0, 0, 1;
L_0x55d44ec4a050 .part L_0x55d44ec4ba30, 1, 1;
L_0x55d44ec4a180 .part L_0x55d44ec4bad0, 1, 1;
L_0x55d44ec4a2b0 .part L_0x55d44ec4bbc0, 1, 1;
L_0x55d44ec4a9f0 .part L_0x55d44ec4ba30, 2, 1;
L_0x55d44ec4ab20 .part L_0x55d44ec4bad0, 2, 1;
L_0x55d44ec4aca0 .part L_0x55d44ec4bbc0, 2, 1;
L_0x55d44ec4b270 .part L_0x55d44ec4ba30, 3, 1;
L_0x55d44ec4b430 .part L_0x55d44ec4bad0, 3, 1;
L_0x55d44ec4b5f0 .part L_0x55d44ec4bbc0, 3, 1;
L_0x55d44ec4b820 .concat8 [ 1 1 1 1], L_0x55d44ec49280, L_0x55d44ec49be0, L_0x55d44ec4a490, L_0x55d44ec4ae40;
L_0x55d44ec4b8c0 .concat8 [ 1 1 1 1], L_0x55d44ec496d0, L_0x55d44ec49f40, L_0x55d44ec4a8e0, L_0x55d44ec4b160;
S_0x55d44deadce0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44deb0c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec48cf0 .functor XOR 1, L_0x55d44ec497e0, L_0x55d44ec49910, C4<0>, C4<0>;
L_0x55d44ec49280 .functor XOR 1, L_0x55d44ec48cf0, L_0x55d44ec49a40, C4<0>, C4<0>;
L_0x55d44ec49340 .functor AND 1, L_0x55d44ec497e0, L_0x55d44ec49910, C4<1>, C4<1>;
L_0x55d44ec49450 .functor AND 1, L_0x55d44ec497e0, L_0x55d44ec49a40, C4<1>, C4<1>;
L_0x55d44ec49510 .functor OR 1, L_0x55d44ec49340, L_0x55d44ec49450, C4<0>, C4<0>;
L_0x55d44ec49620 .functor AND 1, L_0x55d44ec49a40, L_0x55d44ec49910, C4<1>, C4<1>;
L_0x55d44ec496d0 .functor OR 1, L_0x55d44ec49510, L_0x55d44ec49620, C4<0>, C4<0>;
v0x55d44deb5010_0 .net *"_s0", 0 0, L_0x55d44ec48cf0;  1 drivers
v0x55d44deb50b0_0 .net *"_s10", 0 0, L_0x55d44ec49620;  1 drivers
v0x55d44deb6440_0 .net *"_s4", 0 0, L_0x55d44ec49340;  1 drivers
v0x55d44deb6510_0 .net *"_s6", 0 0, L_0x55d44ec49450;  1 drivers
v0x55d44deb20c0_0 .net *"_s8", 0 0, L_0x55d44ec49510;  1 drivers
v0x55d44deb34f0_0 .net "a", 0 0, L_0x55d44ec497e0;  1 drivers
v0x55d44deb35b0_0 .net "b", 0 0, L_0x55d44ec49910;  1 drivers
v0x55d44deaf170_0 .net "ca", 0 0, L_0x55d44ec496d0;  1 drivers
v0x55d44deaf210_0 .net "cin", 0 0, L_0x55d44ec49a40;  1 drivers
v0x55d44deb05a0_0 .net "sum", 0 0, L_0x55d44ec49280;  1 drivers
S_0x55d44deac260 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44deb0c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec49b70 .functor XOR 1, L_0x55d44ec4a050, L_0x55d44ec4a180, C4<0>, C4<0>;
L_0x55d44ec49be0 .functor XOR 1, L_0x55d44ec49b70, L_0x55d44ec4a2b0, C4<0>, C4<0>;
L_0x55d44ec49c50 .functor AND 1, L_0x55d44ec4a050, L_0x55d44ec4a180, C4<1>, C4<1>;
L_0x55d44ec49cc0 .functor AND 1, L_0x55d44ec4a050, L_0x55d44ec4a2b0, C4<1>, C4<1>;
L_0x55d44ec49d80 .functor OR 1, L_0x55d44ec49c50, L_0x55d44ec49cc0, C4<0>, C4<0>;
L_0x55d44ec49e90 .functor AND 1, L_0x55d44ec4a2b0, L_0x55d44ec4a180, C4<1>, C4<1>;
L_0x55d44ec49f40 .functor OR 1, L_0x55d44ec49d80, L_0x55d44ec49e90, C4<0>, C4<0>;
v0x55d44dead5f0_0 .net *"_s0", 0 0, L_0x55d44ec49b70;  1 drivers
v0x55d44dead6d0_0 .net *"_s10", 0 0, L_0x55d44ec49e90;  1 drivers
v0x55d44dea1b30_0 .net *"_s4", 0 0, L_0x55d44ec49c50;  1 drivers
v0x55d44dea1c00_0 .net *"_s6", 0 0, L_0x55d44ec49cc0;  1 drivers
v0x55d44deaa5c0_0 .net *"_s8", 0 0, L_0x55d44ec49d80;  1 drivers
v0x55d44deaa1e0_0 .net "a", 0 0, L_0x55d44ec4a050;  1 drivers
v0x55d44deaa2a0_0 .net "b", 0 0, L_0x55d44ec4a180;  1 drivers
v0x55d44dea1710_0 .net "ca", 0 0, L_0x55d44ec49f40;  1 drivers
v0x55d44dea17b0_0 .net "cin", 0 0, L_0x55d44ec4a2b0;  1 drivers
v0x55d44dea7670_0 .net "sum", 0 0, L_0x55d44ec49be0;  1 drivers
S_0x55d44dea7290 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44deb0c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec4a420 .functor XOR 1, L_0x55d44ec4a9f0, L_0x55d44ec4ab20, C4<0>, C4<0>;
L_0x55d44ec4a490 .functor XOR 1, L_0x55d44ec4a420, L_0x55d44ec4aca0, C4<0>, C4<0>;
L_0x55d44ec4a550 .functor AND 1, L_0x55d44ec4a9f0, L_0x55d44ec4ab20, C4<1>, C4<1>;
L_0x55d44ec4a660 .functor AND 1, L_0x55d44ec4a9f0, L_0x55d44ec4aca0, C4<1>, C4<1>;
L_0x55d44ec4a720 .functor OR 1, L_0x55d44ec4a550, L_0x55d44ec4a660, C4<0>, C4<0>;
L_0x55d44ec4a830 .functor AND 1, L_0x55d44ec4aca0, L_0x55d44ec4ab20, C4<1>, C4<1>;
L_0x55d44ec4a8e0 .functor OR 1, L_0x55d44ec4a720, L_0x55d44ec4a830, C4<0>, C4<0>;
v0x55d44dea4720_0 .net *"_s0", 0 0, L_0x55d44ec4a420;  1 drivers
v0x55d44dea47e0_0 .net *"_s10", 0 0, L_0x55d44ec4a830;  1 drivers
v0x55d44dea4340_0 .net *"_s4", 0 0, L_0x55d44ec4a550;  1 drivers
v0x55d44dea4430_0 .net *"_s6", 0 0, L_0x55d44ec4a660;  1 drivers
v0x55d44dea1390_0 .net *"_s8", 0 0, L_0x55d44ec4a720;  1 drivers
v0x55d44dea86c0_0 .net "a", 0 0, L_0x55d44ec4a9f0;  1 drivers
v0x55d44dea8780_0 .net "b", 0 0, L_0x55d44ec4ab20;  1 drivers
v0x55d44dea9af0_0 .net "ca", 0 0, L_0x55d44ec4a8e0;  1 drivers
v0x55d44dea9b90_0 .net "cin", 0 0, L_0x55d44ec4aca0;  1 drivers
v0x55d44dea5770_0 .net "sum", 0 0, L_0x55d44ec4a490;  1 drivers
S_0x55d44dea6ba0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44deb0c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec4add0 .functor XOR 1, L_0x55d44ec4b270, L_0x55d44ec4b430, C4<0>, C4<0>;
L_0x55d44ec4ae40 .functor XOR 1, L_0x55d44ec4add0, L_0x55d44ec4b5f0, C4<0>, C4<0>;
L_0x55d44ec4aeb0 .functor AND 1, L_0x55d44ec4b270, L_0x55d44ec4b430, C4<1>, C4<1>;
L_0x55d44ec4af20 .functor AND 1, L_0x55d44ec4b270, L_0x55d44ec4b5f0, C4<1>, C4<1>;
L_0x55d44ec4afe0 .functor OR 1, L_0x55d44ec4aeb0, L_0x55d44ec4af20, C4<0>, C4<0>;
L_0x55d44ec4b0f0 .functor AND 1, L_0x55d44ec4b5f0, L_0x55d44ec4b430, C4<1>, C4<1>;
L_0x55d44ec4b160 .functor OR 1, L_0x55d44ec4afe0, L_0x55d44ec4b0f0, C4<0>, C4<0>;
v0x55d44dea2820_0 .net *"_s0", 0 0, L_0x55d44ec4add0;  1 drivers
v0x55d44dea2900_0 .net *"_s10", 0 0, L_0x55d44ec4b0f0;  1 drivers
v0x55d44dea3c50_0 .net *"_s4", 0 0, L_0x55d44ec4aeb0;  1 drivers
v0x55d44dea3d20_0 .net *"_s6", 0 0, L_0x55d44ec4af20;  1 drivers
v0x55d44de9f910_0 .net *"_s8", 0 0, L_0x55d44ec4afe0;  1 drivers
v0x55d44dea0ca0_0 .net "a", 0 0, L_0x55d44ec4b270;  1 drivers
v0x55d44dea0d60_0 .net "b", 0 0, L_0x55d44ec4b430;  1 drivers
v0x55d44de951e0_0 .net "ca", 0 0, L_0x55d44ec4b160;  1 drivers
v0x55d44de95280_0 .net "cin", 0 0, L_0x55d44ec4b5f0;  1 drivers
v0x55d44de9dc70_0 .net "sum", 0 0, L_0x55d44ec4ae40;  1 drivers
S_0x55d44de9a940 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44ded5b70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44de85010_0 .net "a", 3 0, L_0x55d44ec4e3d0;  1 drivers
v0x55d44de85110_0 .net "b", 3 0, L_0x55d44ec4e500;  1 drivers
v0x55d44de786c0_0 .net "ca", 3 0, L_0x55d44ec4e260;  1 drivers
v0x55d44de787b0_0 .net "cin", 3 0, L_0x55d44ec4e630;  1 drivers
v0x55d44de6bd70_0 .net "sum", 3 0, L_0x55d44ec4e1c0;  1 drivers
L_0x55d44ec4c180 .part L_0x55d44ec4e3d0, 0, 1;
L_0x55d44ec4c2b0 .part L_0x55d44ec4e500, 0, 1;
L_0x55d44ec4c3e0 .part L_0x55d44ec4e630, 0, 1;
L_0x55d44ec4c9f0 .part L_0x55d44ec4e3d0, 1, 1;
L_0x55d44ec4cb20 .part L_0x55d44ec4e500, 1, 1;
L_0x55d44ec4cc50 .part L_0x55d44ec4e630, 1, 1;
L_0x55d44ec4d390 .part L_0x55d44ec4e3d0, 2, 1;
L_0x55d44ec4d4c0 .part L_0x55d44ec4e500, 2, 1;
L_0x55d44ec4d640 .part L_0x55d44ec4e630, 2, 1;
L_0x55d44ec4dc10 .part L_0x55d44ec4e3d0, 3, 1;
L_0x55d44ec4ddd0 .part L_0x55d44ec4e500, 3, 1;
L_0x55d44ec4df90 .part L_0x55d44ec4e630, 3, 1;
L_0x55d44ec4e1c0 .concat8 [ 1 1 1 1], L_0x55d44ec4bc60, L_0x55d44ec4c580, L_0x55d44ec4ce30, L_0x55d44ec4d7e0;
L_0x55d44ec4e260 .concat8 [ 1 1 1 1], L_0x55d44ec4c070, L_0x55d44ec4c8e0, L_0x55d44ec4d280, L_0x55d44ec4db00;
S_0x55d44de97dd0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44de9a940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec4b7b0 .functor XOR 1, L_0x55d44ec4c180, L_0x55d44ec4c2b0, C4<0>, C4<0>;
L_0x55d44ec4bc60 .functor XOR 1, L_0x55d44ec4b7b0, L_0x55d44ec4c3e0, C4<0>, C4<0>;
L_0x55d44ec4bd20 .functor AND 1, L_0x55d44ec4c180, L_0x55d44ec4c2b0, C4<1>, C4<1>;
L_0x55d44ec4be30 .functor AND 1, L_0x55d44ec4c180, L_0x55d44ec4c3e0, C4<1>, C4<1>;
L_0x55d44ec4bef0 .functor OR 1, L_0x55d44ec4bd20, L_0x55d44ec4be30, C4<0>, C4<0>;
L_0x55d44ec4c000 .functor AND 1, L_0x55d44ec4c3e0, L_0x55d44ec4c2b0, C4<1>, C4<1>;
L_0x55d44ec4c070 .functor OR 1, L_0x55d44ec4bef0, L_0x55d44ec4c000, C4<0>, C4<0>;
v0x55d44de979f0_0 .net *"_s0", 0 0, L_0x55d44ec4b7b0;  1 drivers
v0x55d44de97ab0_0 .net *"_s10", 0 0, L_0x55d44ec4c000;  1 drivers
v0x55d44de94a40_0 .net *"_s4", 0 0, L_0x55d44ec4bd20;  1 drivers
v0x55d44de94b30_0 .net *"_s6", 0 0, L_0x55d44ec4be30;  1 drivers
v0x55d44de9bd70_0 .net *"_s8", 0 0, L_0x55d44ec4bef0;  1 drivers
v0x55d44de9d1a0_0 .net "a", 0 0, L_0x55d44ec4c180;  1 drivers
v0x55d44de9d260_0 .net "b", 0 0, L_0x55d44ec4c2b0;  1 drivers
v0x55d44de98e20_0 .net "ca", 0 0, L_0x55d44ec4c070;  1 drivers
v0x55d44de98ec0_0 .net "cin", 0 0, L_0x55d44ec4c3e0;  1 drivers
v0x55d44de9a250_0 .net "sum", 0 0, L_0x55d44ec4bc60;  1 drivers
S_0x55d44de95ed0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44de9a940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec4c510 .functor XOR 1, L_0x55d44ec4c9f0, L_0x55d44ec4cb20, C4<0>, C4<0>;
L_0x55d44ec4c580 .functor XOR 1, L_0x55d44ec4c510, L_0x55d44ec4cc50, C4<0>, C4<0>;
L_0x55d44ec4c5f0 .functor AND 1, L_0x55d44ec4c9f0, L_0x55d44ec4cb20, C4<1>, C4<1>;
L_0x55d44ec4c660 .functor AND 1, L_0x55d44ec4c9f0, L_0x55d44ec4cc50, C4<1>, C4<1>;
L_0x55d44ec4c720 .functor OR 1, L_0x55d44ec4c5f0, L_0x55d44ec4c660, C4<0>, C4<0>;
L_0x55d44ec4c830 .functor AND 1, L_0x55d44ec4cc50, L_0x55d44ec4cb20, C4<1>, C4<1>;
L_0x55d44ec4c8e0 .functor OR 1, L_0x55d44ec4c720, L_0x55d44ec4c830, C4<0>, C4<0>;
v0x55d44de97300_0 .net *"_s0", 0 0, L_0x55d44ec4c510;  1 drivers
v0x55d44de973e0_0 .net *"_s10", 0 0, L_0x55d44ec4c830;  1 drivers
v0x55d44de92fc0_0 .net *"_s4", 0 0, L_0x55d44ec4c5f0;  1 drivers
v0x55d44de93090_0 .net *"_s6", 0 0, L_0x55d44ec4c660;  1 drivers
v0x55d44de94350_0 .net *"_s8", 0 0, L_0x55d44ec4c720;  1 drivers
v0x55d44de887a0_0 .net "a", 0 0, L_0x55d44ec4c9f0;  1 drivers
v0x55d44de88860_0 .net "b", 0 0, L_0x55d44ec4cb20;  1 drivers
v0x55d44de91230_0 .net "ca", 0 0, L_0x55d44ec4c8e0;  1 drivers
v0x55d44de912d0_0 .net "cin", 0 0, L_0x55d44ec4cc50;  1 drivers
v0x55d44de90e50_0 .net "sum", 0 0, L_0x55d44ec4c580;  1 drivers
S_0x55d44de88380 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44de9a940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec4cdc0 .functor XOR 1, L_0x55d44ec4d390, L_0x55d44ec4d4c0, C4<0>, C4<0>;
L_0x55d44ec4ce30 .functor XOR 1, L_0x55d44ec4cdc0, L_0x55d44ec4d640, C4<0>, C4<0>;
L_0x55d44ec4cef0 .functor AND 1, L_0x55d44ec4d390, L_0x55d44ec4d4c0, C4<1>, C4<1>;
L_0x55d44ec4d000 .functor AND 1, L_0x55d44ec4d390, L_0x55d44ec4d640, C4<1>, C4<1>;
L_0x55d44ec4d0c0 .functor OR 1, L_0x55d44ec4cef0, L_0x55d44ec4d000, C4<0>, C4<0>;
L_0x55d44ec4d1d0 .functor AND 1, L_0x55d44ec4d640, L_0x55d44ec4d4c0, C4<1>, C4<1>;
L_0x55d44ec4d280 .functor OR 1, L_0x55d44ec4d0c0, L_0x55d44ec4d1d0, C4<0>, C4<0>;
v0x55d44de8e2e0_0 .net *"_s0", 0 0, L_0x55d44ec4cdc0;  1 drivers
v0x55d44de8e3a0_0 .net *"_s10", 0 0, L_0x55d44ec4d1d0;  1 drivers
v0x55d44de8df00_0 .net *"_s4", 0 0, L_0x55d44ec4cef0;  1 drivers
v0x55d44de8dff0_0 .net *"_s6", 0 0, L_0x55d44ec4d000;  1 drivers
v0x55d44de8b390_0 .net *"_s8", 0 0, L_0x55d44ec4d0c0;  1 drivers
v0x55d44de8afb0_0 .net "a", 0 0, L_0x55d44ec4d390;  1 drivers
v0x55d44de8b070_0 .net "b", 0 0, L_0x55d44ec4d4c0;  1 drivers
v0x55d44de88000_0 .net "ca", 0 0, L_0x55d44ec4d280;  1 drivers
v0x55d44de880a0_0 .net "cin", 0 0, L_0x55d44ec4d640;  1 drivers
v0x55d44de8f330_0 .net "sum", 0 0, L_0x55d44ec4ce30;  1 drivers
S_0x55d44de90760 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44de9a940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec4d770 .functor XOR 1, L_0x55d44ec4dc10, L_0x55d44ec4ddd0, C4<0>, C4<0>;
L_0x55d44ec4d7e0 .functor XOR 1, L_0x55d44ec4d770, L_0x55d44ec4df90, C4<0>, C4<0>;
L_0x55d44ec4d850 .functor AND 1, L_0x55d44ec4dc10, L_0x55d44ec4ddd0, C4<1>, C4<1>;
L_0x55d44ec4d8c0 .functor AND 1, L_0x55d44ec4dc10, L_0x55d44ec4df90, C4<1>, C4<1>;
L_0x55d44ec4d980 .functor OR 1, L_0x55d44ec4d850, L_0x55d44ec4d8c0, C4<0>, C4<0>;
L_0x55d44ec4da90 .functor AND 1, L_0x55d44ec4df90, L_0x55d44ec4ddd0, C4<1>, C4<1>;
L_0x55d44ec4db00 .functor OR 1, L_0x55d44ec4d980, L_0x55d44ec4da90, C4<0>, C4<0>;
v0x55d44de8c3e0_0 .net *"_s0", 0 0, L_0x55d44ec4d770;  1 drivers
v0x55d44de8c4c0_0 .net *"_s10", 0 0, L_0x55d44ec4da90;  1 drivers
v0x55d44de8d810_0 .net *"_s4", 0 0, L_0x55d44ec4d850;  1 drivers
v0x55d44de8d8e0_0 .net *"_s6", 0 0, L_0x55d44ec4d8c0;  1 drivers
v0x55d44de89490_0 .net *"_s8", 0 0, L_0x55d44ec4d980;  1 drivers
v0x55d44de8a8c0_0 .net "a", 0 0, L_0x55d44ec4dc10;  1 drivers
v0x55d44de8a980_0 .net "b", 0 0, L_0x55d44ec4ddd0;  1 drivers
v0x55d44de86580_0 .net "ca", 0 0, L_0x55d44ec4db00;  1 drivers
v0x55d44de86620_0 .net "cin", 0 0, L_0x55d44ec4df90;  1 drivers
v0x55d44de87910_0 .net "sum", 0 0, L_0x55d44ec4d7e0;  1 drivers
S_0x55d44de7ae20 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44dee1630;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44de25e60_0 .net "a", 15 0, L_0x55d44ec59820;  1 drivers
v0x55d44de25f40_0 .net "b", 15 0, L_0x55d44ec59910;  1 drivers
v0x55d44de27290_0 .net "ca", 15 0, L_0x55d44ec595c0;  1 drivers
v0x55d44de27360_0 .net "cin", 15 0, L_0x55d44ec59a00;  1 drivers
v0x55d44de22f10_0 .net "sum", 15 0, L_0x55d44ec59520;  1 drivers
L_0x55d44ec513f0 .part L_0x55d44ec59820, 0, 4;
L_0x55d44ec51490 .part L_0x55d44ec59910, 0, 4;
L_0x55d44ec51530 .part L_0x55d44ec59a00, 0, 4;
L_0x55d44ec53d80 .part L_0x55d44ec59820, 4, 4;
L_0x55d44ec53e70 .part L_0x55d44ec59910, 4, 4;
L_0x55d44ec53f60 .part L_0x55d44ec59a00, 4, 4;
L_0x55d44ec56840 .part L_0x55d44ec59820, 8, 4;
L_0x55d44ec568e0 .part L_0x55d44ec59910, 8, 4;
L_0x55d44ec569d0 .part L_0x55d44ec59a00, 8, 4;
L_0x55d44ec59120 .part L_0x55d44ec59820, 12, 4;
L_0x55d44ec59250 .part L_0x55d44ec59910, 12, 4;
L_0x55d44ec59380 .part L_0x55d44ec59a00, 12, 4;
L_0x55d44ec59520 .concat8 [ 4 4 4 4], L_0x55d44ec511e0, L_0x55d44ec53b70, L_0x55d44ec56630, L_0x55d44ec58f10;
L_0x55d44ec595c0 .concat8 [ 4 4 4 4], L_0x55d44ec51280, L_0x55d44ec53c10, L_0x55d44ec566d0, L_0x55d44ec58fb0;
S_0x55d44de80d80 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44de7ae20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44de6da60_0 .net "a", 3 0, L_0x55d44ec513f0;  1 drivers
v0x55d44de6db60_0 .net "b", 3 0, L_0x55d44ec51490;  1 drivers
v0x55d44de61fa0_0 .net "ca", 3 0, L_0x55d44ec51280;  1 drivers
v0x55d44de62090_0 .net "cin", 3 0, L_0x55d44ec51530;  1 drivers
v0x55d44de6aa30_0 .net "sum", 3 0, L_0x55d44ec511e0;  1 drivers
L_0x55d44ec4f1a0 .part L_0x55d44ec513f0, 0, 1;
L_0x55d44ec4f2d0 .part L_0x55d44ec51490, 0, 1;
L_0x55d44ec4f400 .part L_0x55d44ec51530, 0, 1;
L_0x55d44ec4fa10 .part L_0x55d44ec513f0, 1, 1;
L_0x55d44ec4fb40 .part L_0x55d44ec51490, 1, 1;
L_0x55d44ec4fc70 .part L_0x55d44ec51530, 1, 1;
L_0x55d44ec503b0 .part L_0x55d44ec513f0, 2, 1;
L_0x55d44ec504e0 .part L_0x55d44ec51490, 2, 1;
L_0x55d44ec50660 .part L_0x55d44ec51530, 2, 1;
L_0x55d44ec50c30 .part L_0x55d44ec513f0, 3, 1;
L_0x55d44ec50df0 .part L_0x55d44ec51490, 3, 1;
L_0x55d44ec50fb0 .part L_0x55d44ec51530, 3, 1;
L_0x55d44ec511e0 .concat8 [ 1 1 1 1], L_0x55d44ec4e150, L_0x55d44ec4f5a0, L_0x55d44ec4fe50, L_0x55d44ec50800;
L_0x55d44ec51280 .concat8 [ 1 1 1 1], L_0x55d44ec4f090, L_0x55d44ec4f900, L_0x55d44ec502a0, L_0x55d44ec50b20;
S_0x55d44de809a0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44de80d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec4e760 .functor XOR 1, L_0x55d44ec4f1a0, L_0x55d44ec4f2d0, C4<0>, C4<0>;
L_0x55d44ec4e150 .functor XOR 1, L_0x55d44ec4e760, L_0x55d44ec4f400, C4<0>, C4<0>;
L_0x55d44ec4ed00 .functor AND 1, L_0x55d44ec4f1a0, L_0x55d44ec4f2d0, C4<1>, C4<1>;
L_0x55d44ec4ee10 .functor AND 1, L_0x55d44ec4f1a0, L_0x55d44ec4f400, C4<1>, C4<1>;
L_0x55d44ec4eed0 .functor OR 1, L_0x55d44ec4ed00, L_0x55d44ec4ee10, C4<0>, C4<0>;
L_0x55d44ec4efe0 .functor AND 1, L_0x55d44ec4f400, L_0x55d44ec4f2d0, C4<1>, C4<1>;
L_0x55d44ec4f090 .functor OR 1, L_0x55d44ec4eed0, L_0x55d44ec4efe0, C4<0>, C4<0>;
v0x55d44de7de30_0 .net *"_s0", 0 0, L_0x55d44ec4e760;  1 drivers
v0x55d44de7def0_0 .net *"_s10", 0 0, L_0x55d44ec4efe0;  1 drivers
v0x55d44de7da50_0 .net *"_s4", 0 0, L_0x55d44ec4ed00;  1 drivers
v0x55d44de7db40_0 .net *"_s6", 0 0, L_0x55d44ec4ee10;  1 drivers
v0x55d44de7aaa0_0 .net *"_s8", 0 0, L_0x55d44ec4eed0;  1 drivers
v0x55d44de81dd0_0 .net "a", 0 0, L_0x55d44ec4f1a0;  1 drivers
v0x55d44de81e90_0 .net "b", 0 0, L_0x55d44ec4f2d0;  1 drivers
v0x55d44de83200_0 .net "ca", 0 0, L_0x55d44ec4f090;  1 drivers
v0x55d44de832a0_0 .net "cin", 0 0, L_0x55d44ec4f400;  1 drivers
v0x55d44de7ee80_0 .net "sum", 0 0, L_0x55d44ec4e150;  1 drivers
S_0x55d44de802b0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44de80d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec4f530 .functor XOR 1, L_0x55d44ec4fa10, L_0x55d44ec4fb40, C4<0>, C4<0>;
L_0x55d44ec4f5a0 .functor XOR 1, L_0x55d44ec4f530, L_0x55d44ec4fc70, C4<0>, C4<0>;
L_0x55d44ec4f610 .functor AND 1, L_0x55d44ec4fa10, L_0x55d44ec4fb40, C4<1>, C4<1>;
L_0x55d44ec4f680 .functor AND 1, L_0x55d44ec4fa10, L_0x55d44ec4fc70, C4<1>, C4<1>;
L_0x55d44ec4f740 .functor OR 1, L_0x55d44ec4f610, L_0x55d44ec4f680, C4<0>, C4<0>;
L_0x55d44ec4f850 .functor AND 1, L_0x55d44ec4fc70, L_0x55d44ec4fb40, C4<1>, C4<1>;
L_0x55d44ec4f900 .functor OR 1, L_0x55d44ec4f740, L_0x55d44ec4f850, C4<0>, C4<0>;
v0x55d44de7bf30_0 .net *"_s0", 0 0, L_0x55d44ec4f530;  1 drivers
v0x55d44de7c010_0 .net *"_s10", 0 0, L_0x55d44ec4f850;  1 drivers
v0x55d44de7d360_0 .net *"_s4", 0 0, L_0x55d44ec4f610;  1 drivers
v0x55d44de7d430_0 .net *"_s6", 0 0, L_0x55d44ec4f680;  1 drivers
v0x55d44de79020_0 .net *"_s8", 0 0, L_0x55d44ec4f740;  1 drivers
v0x55d44de7a3b0_0 .net "a", 0 0, L_0x55d44ec4fa10;  1 drivers
v0x55d44de7a470_0 .net "b", 0 0, L_0x55d44ec4fb40;  1 drivers
v0x55d44de6e8f0_0 .net "ca", 0 0, L_0x55d44ec4f900;  1 drivers
v0x55d44de6e990_0 .net "cin", 0 0, L_0x55d44ec4fc70;  1 drivers
v0x55d44de77380_0 .net "sum", 0 0, L_0x55d44ec4f5a0;  1 drivers
S_0x55d44de76fa0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44de80d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec4fde0 .functor XOR 1, L_0x55d44ec503b0, L_0x55d44ec504e0, C4<0>, C4<0>;
L_0x55d44ec4fe50 .functor XOR 1, L_0x55d44ec4fde0, L_0x55d44ec50660, C4<0>, C4<0>;
L_0x55d44ec4ff10 .functor AND 1, L_0x55d44ec503b0, L_0x55d44ec504e0, C4<1>, C4<1>;
L_0x55d44ec50020 .functor AND 1, L_0x55d44ec503b0, L_0x55d44ec50660, C4<1>, C4<1>;
L_0x55d44ec500e0 .functor OR 1, L_0x55d44ec4ff10, L_0x55d44ec50020, C4<0>, C4<0>;
L_0x55d44ec501f0 .functor AND 1, L_0x55d44ec50660, L_0x55d44ec504e0, C4<1>, C4<1>;
L_0x55d44ec502a0 .functor OR 1, L_0x55d44ec500e0, L_0x55d44ec501f0, C4<0>, C4<0>;
v0x55d44de6e4d0_0 .net *"_s0", 0 0, L_0x55d44ec4fde0;  1 drivers
v0x55d44de6e590_0 .net *"_s10", 0 0, L_0x55d44ec501f0;  1 drivers
v0x55d44de74430_0 .net *"_s4", 0 0, L_0x55d44ec4ff10;  1 drivers
v0x55d44de74520_0 .net *"_s6", 0 0, L_0x55d44ec50020;  1 drivers
v0x55d44de74050_0 .net *"_s8", 0 0, L_0x55d44ec500e0;  1 drivers
v0x55d44de714e0_0 .net "a", 0 0, L_0x55d44ec503b0;  1 drivers
v0x55d44de715a0_0 .net "b", 0 0, L_0x55d44ec504e0;  1 drivers
v0x55d44de71100_0 .net "ca", 0 0, L_0x55d44ec502a0;  1 drivers
v0x55d44de711a0_0 .net "cin", 0 0, L_0x55d44ec50660;  1 drivers
v0x55d44de6e150_0 .net "sum", 0 0, L_0x55d44ec4fe50;  1 drivers
S_0x55d44de75480 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44de80d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec50790 .functor XOR 1, L_0x55d44ec50c30, L_0x55d44ec50df0, C4<0>, C4<0>;
L_0x55d44ec50800 .functor XOR 1, L_0x55d44ec50790, L_0x55d44ec50fb0, C4<0>, C4<0>;
L_0x55d44ec50870 .functor AND 1, L_0x55d44ec50c30, L_0x55d44ec50df0, C4<1>, C4<1>;
L_0x55d44ec508e0 .functor AND 1, L_0x55d44ec50c30, L_0x55d44ec50fb0, C4<1>, C4<1>;
L_0x55d44ec509a0 .functor OR 1, L_0x55d44ec50870, L_0x55d44ec508e0, C4<0>, C4<0>;
L_0x55d44ec50ab0 .functor AND 1, L_0x55d44ec50fb0, L_0x55d44ec50df0, C4<1>, C4<1>;
L_0x55d44ec50b20 .functor OR 1, L_0x55d44ec509a0, L_0x55d44ec50ab0, C4<0>, C4<0>;
v0x55d44de768b0_0 .net *"_s0", 0 0, L_0x55d44ec50790;  1 drivers
v0x55d44de76990_0 .net *"_s10", 0 0, L_0x55d44ec50ab0;  1 drivers
v0x55d44de72530_0 .net *"_s4", 0 0, L_0x55d44ec50870;  1 drivers
v0x55d44de72600_0 .net *"_s6", 0 0, L_0x55d44ec508e0;  1 drivers
v0x55d44de73960_0 .net *"_s8", 0 0, L_0x55d44ec509a0;  1 drivers
v0x55d44de6f5e0_0 .net "a", 0 0, L_0x55d44ec50c30;  1 drivers
v0x55d44de6f6a0_0 .net "b", 0 0, L_0x55d44ec50df0;  1 drivers
v0x55d44de70a10_0 .net "ca", 0 0, L_0x55d44ec50b20;  1 drivers
v0x55d44de70ab0_0 .net "cin", 0 0, L_0x55d44ec50fb0;  1 drivers
v0x55d44de6c6d0_0 .net "sum", 0 0, L_0x55d44ec50800;  1 drivers
S_0x55d44de6a650 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44de7ae20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44de57680_0 .net "a", 3 0, L_0x55d44ec53d80;  1 drivers
v0x55d44de57780_0 .net "b", 3 0, L_0x55d44ec53e70;  1 drivers
v0x55d44de532a0_0 .net "ca", 3 0, L_0x55d44ec53c10;  1 drivers
v0x55d44de53390_0 .net "cin", 3 0, L_0x55d44ec53f60;  1 drivers
v0x55d44de546d0_0 .net "sum", 3 0, L_0x55d44ec53b70;  1 drivers
L_0x55d44ec51b30 .part L_0x55d44ec53d80, 0, 1;
L_0x55d44ec51c60 .part L_0x55d44ec53e70, 0, 1;
L_0x55d44ec51d90 .part L_0x55d44ec53f60, 0, 1;
L_0x55d44ec523a0 .part L_0x55d44ec53d80, 1, 1;
L_0x55d44ec524d0 .part L_0x55d44ec53e70, 1, 1;
L_0x55d44ec52600 .part L_0x55d44ec53f60, 1, 1;
L_0x55d44ec52d40 .part L_0x55d44ec53d80, 2, 1;
L_0x55d44ec52e70 .part L_0x55d44ec53e70, 2, 1;
L_0x55d44ec52ff0 .part L_0x55d44ec53f60, 2, 1;
L_0x55d44ec535c0 .part L_0x55d44ec53d80, 3, 1;
L_0x55d44ec53780 .part L_0x55d44ec53e70, 3, 1;
L_0x55d44ec53940 .part L_0x55d44ec53f60, 3, 1;
L_0x55d44ec53b70 .concat8 [ 1 1 1 1], L_0x55d44ec515d0, L_0x55d44ec51f30, L_0x55d44ec527e0, L_0x55d44ec53190;
L_0x55d44ec53c10 .concat8 [ 1 1 1 1], L_0x55d44ec51a20, L_0x55d44ec52290, L_0x55d44ec52c30, L_0x55d44ec534b0;
S_0x55d44de61b80 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44de6a650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec51170 .functor XOR 1, L_0x55d44ec51b30, L_0x55d44ec51c60, C4<0>, C4<0>;
L_0x55d44ec515d0 .functor XOR 1, L_0x55d44ec51170, L_0x55d44ec51d90, C4<0>, C4<0>;
L_0x55d44ec51690 .functor AND 1, L_0x55d44ec51b30, L_0x55d44ec51c60, C4<1>, C4<1>;
L_0x55d44ec517a0 .functor AND 1, L_0x55d44ec51b30, L_0x55d44ec51d90, C4<1>, C4<1>;
L_0x55d44ec51860 .functor OR 1, L_0x55d44ec51690, L_0x55d44ec517a0, C4<0>, C4<0>;
L_0x55d44ec51970 .functor AND 1, L_0x55d44ec51d90, L_0x55d44ec51c60, C4<1>, C4<1>;
L_0x55d44ec51a20 .functor OR 1, L_0x55d44ec51860, L_0x55d44ec51970, C4<0>, C4<0>;
v0x55d44de67ae0_0 .net *"_s0", 0 0, L_0x55d44ec51170;  1 drivers
v0x55d44de67ba0_0 .net *"_s10", 0 0, L_0x55d44ec51970;  1 drivers
v0x55d44de67700_0 .net *"_s4", 0 0, L_0x55d44ec51690;  1 drivers
v0x55d44de677f0_0 .net *"_s6", 0 0, L_0x55d44ec517a0;  1 drivers
v0x55d44de64b90_0 .net *"_s8", 0 0, L_0x55d44ec51860;  1 drivers
v0x55d44de647b0_0 .net "a", 0 0, L_0x55d44ec51b30;  1 drivers
v0x55d44de64870_0 .net "b", 0 0, L_0x55d44ec51c60;  1 drivers
v0x55d44de61800_0 .net "ca", 0 0, L_0x55d44ec51a20;  1 drivers
v0x55d44de618a0_0 .net "cin", 0 0, L_0x55d44ec51d90;  1 drivers
v0x55d44de68b30_0 .net "sum", 0 0, L_0x55d44ec515d0;  1 drivers
S_0x55d44de69f60 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44de6a650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec51ec0 .functor XOR 1, L_0x55d44ec523a0, L_0x55d44ec524d0, C4<0>, C4<0>;
L_0x55d44ec51f30 .functor XOR 1, L_0x55d44ec51ec0, L_0x55d44ec52600, C4<0>, C4<0>;
L_0x55d44ec51fa0 .functor AND 1, L_0x55d44ec523a0, L_0x55d44ec524d0, C4<1>, C4<1>;
L_0x55d44ec52010 .functor AND 1, L_0x55d44ec523a0, L_0x55d44ec52600, C4<1>, C4<1>;
L_0x55d44ec520d0 .functor OR 1, L_0x55d44ec51fa0, L_0x55d44ec52010, C4<0>, C4<0>;
L_0x55d44ec521e0 .functor AND 1, L_0x55d44ec52600, L_0x55d44ec524d0, C4<1>, C4<1>;
L_0x55d44ec52290 .functor OR 1, L_0x55d44ec520d0, L_0x55d44ec521e0, C4<0>, C4<0>;
v0x55d44de65be0_0 .net *"_s0", 0 0, L_0x55d44ec51ec0;  1 drivers
v0x55d44de65cc0_0 .net *"_s10", 0 0, L_0x55d44ec521e0;  1 drivers
v0x55d44de67010_0 .net *"_s4", 0 0, L_0x55d44ec51fa0;  1 drivers
v0x55d44de670e0_0 .net *"_s6", 0 0, L_0x55d44ec52010;  1 drivers
v0x55d44de62c90_0 .net *"_s8", 0 0, L_0x55d44ec520d0;  1 drivers
v0x55d44de640c0_0 .net "a", 0 0, L_0x55d44ec523a0;  1 drivers
v0x55d44de64180_0 .net "b", 0 0, L_0x55d44ec524d0;  1 drivers
v0x55d44de5fd80_0 .net "ca", 0 0, L_0x55d44ec52290;  1 drivers
v0x55d44de5fe20_0 .net "cin", 0 0, L_0x55d44ec52600;  1 drivers
v0x55d44de61110_0 .net "sum", 0 0, L_0x55d44ec51f30;  1 drivers
S_0x55d44de55560 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44de6a650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec52770 .functor XOR 1, L_0x55d44ec52d40, L_0x55d44ec52e70, C4<0>, C4<0>;
L_0x55d44ec527e0 .functor XOR 1, L_0x55d44ec52770, L_0x55d44ec52ff0, C4<0>, C4<0>;
L_0x55d44ec528a0 .functor AND 1, L_0x55d44ec52d40, L_0x55d44ec52e70, C4<1>, C4<1>;
L_0x55d44ec529b0 .functor AND 1, L_0x55d44ec52d40, L_0x55d44ec52ff0, C4<1>, C4<1>;
L_0x55d44ec52a70 .functor OR 1, L_0x55d44ec528a0, L_0x55d44ec529b0, C4<0>, C4<0>;
L_0x55d44ec52b80 .functor AND 1, L_0x55d44ec52ff0, L_0x55d44ec52e70, C4<1>, C4<1>;
L_0x55d44ec52c30 .functor OR 1, L_0x55d44ec52a70, L_0x55d44ec52b80, C4<0>, C4<0>;
v0x55d44de5dff0_0 .net *"_s0", 0 0, L_0x55d44ec52770;  1 drivers
v0x55d44de5e0b0_0 .net *"_s10", 0 0, L_0x55d44ec52b80;  1 drivers
v0x55d44de5dc10_0 .net *"_s4", 0 0, L_0x55d44ec528a0;  1 drivers
v0x55d44de5dd00_0 .net *"_s6", 0 0, L_0x55d44ec529b0;  1 drivers
v0x55d44de55140_0 .net *"_s8", 0 0, L_0x55d44ec52a70;  1 drivers
v0x55d44de5b0a0_0 .net "a", 0 0, L_0x55d44ec52d40;  1 drivers
v0x55d44de5b160_0 .net "b", 0 0, L_0x55d44ec52e70;  1 drivers
v0x55d44de5acc0_0 .net "ca", 0 0, L_0x55d44ec52c30;  1 drivers
v0x55d44de5ad60_0 .net "cin", 0 0, L_0x55d44ec52ff0;  1 drivers
v0x55d44de58150_0 .net "sum", 0 0, L_0x55d44ec527e0;  1 drivers
S_0x55d44de57d70 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44de6a650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec53120 .functor XOR 1, L_0x55d44ec535c0, L_0x55d44ec53780, C4<0>, C4<0>;
L_0x55d44ec53190 .functor XOR 1, L_0x55d44ec53120, L_0x55d44ec53940, C4<0>, C4<0>;
L_0x55d44ec53200 .functor AND 1, L_0x55d44ec535c0, L_0x55d44ec53780, C4<1>, C4<1>;
L_0x55d44ec53270 .functor AND 1, L_0x55d44ec535c0, L_0x55d44ec53940, C4<1>, C4<1>;
L_0x55d44ec53330 .functor OR 1, L_0x55d44ec53200, L_0x55d44ec53270, C4<0>, C4<0>;
L_0x55d44ec53440 .functor AND 1, L_0x55d44ec53940, L_0x55d44ec53780, C4<1>, C4<1>;
L_0x55d44ec534b0 .functor OR 1, L_0x55d44ec53330, L_0x55d44ec53440, C4<0>, C4<0>;
v0x55d44de54dc0_0 .net *"_s0", 0 0, L_0x55d44ec53120;  1 drivers
v0x55d44de54ea0_0 .net *"_s10", 0 0, L_0x55d44ec53440;  1 drivers
v0x55d44de5c0f0_0 .net *"_s4", 0 0, L_0x55d44ec53200;  1 drivers
v0x55d44de5c1c0_0 .net *"_s6", 0 0, L_0x55d44ec53270;  1 drivers
v0x55d44de5d520_0 .net *"_s8", 0 0, L_0x55d44ec53330;  1 drivers
v0x55d44de591a0_0 .net "a", 0 0, L_0x55d44ec535c0;  1 drivers
v0x55d44de59260_0 .net "b", 0 0, L_0x55d44ec53780;  1 drivers
v0x55d44de5a5d0_0 .net "ca", 0 0, L_0x55d44ec534b0;  1 drivers
v0x55d44de5a670_0 .net "cin", 0 0, L_0x55d44ec53940;  1 drivers
v0x55d44de56250_0 .net "sum", 0 0, L_0x55d44ec53190;  1 drivers
S_0x55d44dcb17d0 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44de7ae20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44de37ec0_0 .net "a", 3 0, L_0x55d44ec56840;  1 drivers
v0x55d44de37fc0_0 .net "b", 3 0, L_0x55d44ec568e0;  1 drivers
v0x55d44de3f1f0_0 .net "ca", 3 0, L_0x55d44ec566d0;  1 drivers
v0x55d44de3f2e0_0 .net "cin", 3 0, L_0x55d44ec569d0;  1 drivers
v0x55d44de40620_0 .net "sum", 3 0, L_0x55d44ec56630;  1 drivers
L_0x55d44ec545f0 .part L_0x55d44ec56840, 0, 1;
L_0x55d44ec54720 .part L_0x55d44ec568e0, 0, 1;
L_0x55d44ec54850 .part L_0x55d44ec569d0, 0, 1;
L_0x55d44ec54e60 .part L_0x55d44ec56840, 1, 1;
L_0x55d44ec54f90 .part L_0x55d44ec568e0, 1, 1;
L_0x55d44ec550c0 .part L_0x55d44ec569d0, 1, 1;
L_0x55d44ec55800 .part L_0x55d44ec56840, 2, 1;
L_0x55d44ec55930 .part L_0x55d44ec568e0, 2, 1;
L_0x55d44ec55ab0 .part L_0x55d44ec569d0, 2, 1;
L_0x55d44ec56080 .part L_0x55d44ec56840, 3, 1;
L_0x55d44ec56240 .part L_0x55d44ec568e0, 3, 1;
L_0x55d44ec56400 .part L_0x55d44ec569d0, 3, 1;
L_0x55d44ec56630 .concat8 [ 1 1 1 1], L_0x55d44ec54090, L_0x55d44ec549f0, L_0x55d44ec552a0, L_0x55d44ec55c50;
L_0x55d44ec566d0 .concat8 [ 1 1 1 1], L_0x55d44ec544e0, L_0x55d44ec54d50, L_0x55d44ec556f0, L_0x55d44ec55f70;
S_0x55d44dcb11b0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dcb17d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec53b00 .functor XOR 1, L_0x55d44ec545f0, L_0x55d44ec54720, C4<0>, C4<0>;
L_0x55d44ec54090 .functor XOR 1, L_0x55d44ec53b00, L_0x55d44ec54850, C4<0>, C4<0>;
L_0x55d44ec54150 .functor AND 1, L_0x55d44ec545f0, L_0x55d44ec54720, C4<1>, C4<1>;
L_0x55d44ec54260 .functor AND 1, L_0x55d44ec545f0, L_0x55d44ec54850, C4<1>, C4<1>;
L_0x55d44ec54320 .functor OR 1, L_0x55d44ec54150, L_0x55d44ec54260, C4<0>, C4<0>;
L_0x55d44ec54430 .functor AND 1, L_0x55d44ec54850, L_0x55d44ec54720, C4<1>, C4<1>;
L_0x55d44ec544e0 .functor OR 1, L_0x55d44ec54320, L_0x55d44ec54430, C4<0>, C4<0>;
v0x55d44de42430_0 .net *"_s0", 0 0, L_0x55d44ec53b00;  1 drivers
v0x55d44de424d0_0 .net *"_s10", 0 0, L_0x55d44ec54430;  1 drivers
v0x55d44de35ae0_0 .net *"_s4", 0 0, L_0x55d44ec54150;  1 drivers
v0x55d44de35bb0_0 .net *"_s6", 0 0, L_0x55d44ec54260;  1 drivers
v0x55d44de44fb0_0 .net *"_s8", 0 0, L_0x55d44ec54320;  1 drivers
v0x55d44de4da40_0 .net "a", 0 0, L_0x55d44ec545f0;  1 drivers
v0x55d44de4db00_0 .net "b", 0 0, L_0x55d44ec54720;  1 drivers
v0x55d44de4d660_0 .net "ca", 0 0, L_0x55d44ec544e0;  1 drivers
v0x55d44de4d700_0 .net "cin", 0 0, L_0x55d44ec54850;  1 drivers
v0x55d44de44b90_0 .net "sum", 0 0, L_0x55d44ec54090;  1 drivers
S_0x55d44de4aaf0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dcb17d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec54980 .functor XOR 1, L_0x55d44ec54e60, L_0x55d44ec54f90, C4<0>, C4<0>;
L_0x55d44ec549f0 .functor XOR 1, L_0x55d44ec54980, L_0x55d44ec550c0, C4<0>, C4<0>;
L_0x55d44ec54a60 .functor AND 1, L_0x55d44ec54e60, L_0x55d44ec54f90, C4<1>, C4<1>;
L_0x55d44ec54ad0 .functor AND 1, L_0x55d44ec54e60, L_0x55d44ec550c0, C4<1>, C4<1>;
L_0x55d44ec54b90 .functor OR 1, L_0x55d44ec54a60, L_0x55d44ec54ad0, C4<0>, C4<0>;
L_0x55d44ec54ca0 .functor AND 1, L_0x55d44ec550c0, L_0x55d44ec54f90, C4<1>, C4<1>;
L_0x55d44ec54d50 .functor OR 1, L_0x55d44ec54b90, L_0x55d44ec54ca0, C4<0>, C4<0>;
v0x55d44de4a710_0 .net *"_s0", 0 0, L_0x55d44ec54980;  1 drivers
v0x55d44de4a7f0_0 .net *"_s10", 0 0, L_0x55d44ec54ca0;  1 drivers
v0x55d44de47ba0_0 .net *"_s4", 0 0, L_0x55d44ec54a60;  1 drivers
v0x55d44de47c70_0 .net *"_s6", 0 0, L_0x55d44ec54ad0;  1 drivers
v0x55d44de477c0_0 .net *"_s8", 0 0, L_0x55d44ec54b90;  1 drivers
v0x55d44de44810_0 .net "a", 0 0, L_0x55d44ec54e60;  1 drivers
v0x55d44de448d0_0 .net "b", 0 0, L_0x55d44ec54f90;  1 drivers
v0x55d44de4bb40_0 .net "ca", 0 0, L_0x55d44ec54d50;  1 drivers
v0x55d44de4bbe0_0 .net "cin", 0 0, L_0x55d44ec550c0;  1 drivers
v0x55d44de4cf70_0 .net "sum", 0 0, L_0x55d44ec549f0;  1 drivers
S_0x55d44de48bf0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dcb17d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec55230 .functor XOR 1, L_0x55d44ec55800, L_0x55d44ec55930, C4<0>, C4<0>;
L_0x55d44ec552a0 .functor XOR 1, L_0x55d44ec55230, L_0x55d44ec55ab0, C4<0>, C4<0>;
L_0x55d44ec55360 .functor AND 1, L_0x55d44ec55800, L_0x55d44ec55930, C4<1>, C4<1>;
L_0x55d44ec55470 .functor AND 1, L_0x55d44ec55800, L_0x55d44ec55ab0, C4<1>, C4<1>;
L_0x55d44ec55530 .functor OR 1, L_0x55d44ec55360, L_0x55d44ec55470, C4<0>, C4<0>;
L_0x55d44ec55640 .functor AND 1, L_0x55d44ec55ab0, L_0x55d44ec55930, C4<1>, C4<1>;
L_0x55d44ec556f0 .functor OR 1, L_0x55d44ec55530, L_0x55d44ec55640, C4<0>, C4<0>;
v0x55d44de4a020_0 .net *"_s0", 0 0, L_0x55d44ec55230;  1 drivers
v0x55d44de4a0e0_0 .net *"_s10", 0 0, L_0x55d44ec55640;  1 drivers
v0x55d44de45ca0_0 .net *"_s4", 0 0, L_0x55d44ec55360;  1 drivers
v0x55d44de45d90_0 .net *"_s6", 0 0, L_0x55d44ec55470;  1 drivers
v0x55d44de470d0_0 .net *"_s8", 0 0, L_0x55d44ec55530;  1 drivers
v0x55d44de42d90_0 .net "a", 0 0, L_0x55d44ec55800;  1 drivers
v0x55d44de42e50_0 .net "b", 0 0, L_0x55d44ec55930;  1 drivers
v0x55d44de44120_0 .net "ca", 0 0, L_0x55d44ec556f0;  1 drivers
v0x55d44de441c0_0 .net "cin", 0 0, L_0x55d44ec55ab0;  1 drivers
v0x55d44de38660_0 .net "sum", 0 0, L_0x55d44ec552a0;  1 drivers
S_0x55d44de410f0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dcb17d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec55be0 .functor XOR 1, L_0x55d44ec56080, L_0x55d44ec56240, C4<0>, C4<0>;
L_0x55d44ec55c50 .functor XOR 1, L_0x55d44ec55be0, L_0x55d44ec56400, C4<0>, C4<0>;
L_0x55d44ec55cc0 .functor AND 1, L_0x55d44ec56080, L_0x55d44ec56240, C4<1>, C4<1>;
L_0x55d44ec55d30 .functor AND 1, L_0x55d44ec56080, L_0x55d44ec56400, C4<1>, C4<1>;
L_0x55d44ec55df0 .functor OR 1, L_0x55d44ec55cc0, L_0x55d44ec55d30, C4<0>, C4<0>;
L_0x55d44ec55f00 .functor AND 1, L_0x55d44ec56400, L_0x55d44ec56240, C4<1>, C4<1>;
L_0x55d44ec55f70 .functor OR 1, L_0x55d44ec55df0, L_0x55d44ec55f00, C4<0>, C4<0>;
v0x55d44de40d10_0 .net *"_s0", 0 0, L_0x55d44ec55be0;  1 drivers
v0x55d44de40df0_0 .net *"_s10", 0 0, L_0x55d44ec55f00;  1 drivers
v0x55d44de38240_0 .net *"_s4", 0 0, L_0x55d44ec55cc0;  1 drivers
v0x55d44de38310_0 .net *"_s6", 0 0, L_0x55d44ec55d30;  1 drivers
v0x55d44de3e1a0_0 .net *"_s8", 0 0, L_0x55d44ec55df0;  1 drivers
v0x55d44de3ddc0_0 .net "a", 0 0, L_0x55d44ec56080;  1 drivers
v0x55d44de3de80_0 .net "b", 0 0, L_0x55d44ec56240;  1 drivers
v0x55d44de3b250_0 .net "ca", 0 0, L_0x55d44ec55f70;  1 drivers
v0x55d44de3b2f0_0 .net "cin", 0 0, L_0x55d44ec56400;  1 drivers
v0x55d44de3ae70_0 .net "sum", 0 0, L_0x55d44ec55c50;  1 drivers
S_0x55d44de3c2a0 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44de7ae20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44de21ec0_0 .net "a", 3 0, L_0x55d44ec59120;  1 drivers
v0x55d44de21fc0_0 .net "b", 3 0, L_0x55d44ec59250;  1 drivers
v0x55d44de21ae0_0 .net "ca", 3 0, L_0x55d44ec58fb0;  1 drivers
v0x55d44de21bd0_0 .net "cin", 3 0, L_0x55d44ec59380;  1 drivers
v0x55d44de1eb30_0 .net "sum", 3 0, L_0x55d44ec58f10;  1 drivers
L_0x55d44ec56f90 .part L_0x55d44ec59120, 0, 1;
L_0x55d44ec570c0 .part L_0x55d44ec59250, 0, 1;
L_0x55d44ec571f0 .part L_0x55d44ec59380, 0, 1;
L_0x55d44ec57770 .part L_0x55d44ec59120, 1, 1;
L_0x55d44ec578a0 .part L_0x55d44ec59250, 1, 1;
L_0x55d44ec579d0 .part L_0x55d44ec59380, 1, 1;
L_0x55d44ec580e0 .part L_0x55d44ec59120, 2, 1;
L_0x55d44ec58210 .part L_0x55d44ec59250, 2, 1;
L_0x55d44ec58390 .part L_0x55d44ec59380, 2, 1;
L_0x55d44ec58960 .part L_0x55d44ec59120, 3, 1;
L_0x55d44ec58b20 .part L_0x55d44ec59250, 3, 1;
L_0x55d44ec58ce0 .part L_0x55d44ec59380, 3, 1;
L_0x55d44ec58f10 .concat8 [ 1 1 1 1], L_0x55d44ec56a70, L_0x55d44ec57390, L_0x55d44ec57bc0, L_0x55d44ec58530;
L_0x55d44ec58fb0 .concat8 [ 1 1 1 1], L_0x55d44ec56e80, L_0x55d44ec57660, L_0x55d44ec57fd0, L_0x55d44ec58850;
S_0x55d44de3d6d0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44de3c2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec565c0 .functor XOR 1, L_0x55d44ec56f90, L_0x55d44ec570c0, C4<0>, C4<0>;
L_0x55d44ec56a70 .functor XOR 1, L_0x55d44ec565c0, L_0x55d44ec571f0, C4<0>, C4<0>;
L_0x55d44ec56b30 .functor AND 1, L_0x55d44ec56f90, L_0x55d44ec570c0, C4<1>, C4<1>;
L_0x55d44ec56c40 .functor AND 1, L_0x55d44ec56f90, L_0x55d44ec571f0, C4<1>, C4<1>;
L_0x55d44ec56d00 .functor OR 1, L_0x55d44ec56b30, L_0x55d44ec56c40, C4<0>, C4<0>;
L_0x55d44ec56e10 .functor AND 1, L_0x55d44ec571f0, L_0x55d44ec570c0, C4<1>, C4<1>;
L_0x55d44ec56e80 .functor OR 1, L_0x55d44ec56d00, L_0x55d44ec56e10, C4<0>, C4<0>;
v0x55d44de39350_0 .net *"_s0", 0 0, L_0x55d44ec565c0;  1 drivers
v0x55d44de39410_0 .net *"_s10", 0 0, L_0x55d44ec56e10;  1 drivers
v0x55d44de3a780_0 .net *"_s4", 0 0, L_0x55d44ec56b30;  1 drivers
v0x55d44de3a870_0 .net *"_s6", 0 0, L_0x55d44ec56c40;  1 drivers
v0x55d44de36440_0 .net *"_s8", 0 0, L_0x55d44ec56d00;  1 drivers
v0x55d44de377d0_0 .net "a", 0 0, L_0x55d44ec56f90;  1 drivers
v0x55d44de37890_0 .net "b", 0 0, L_0x55d44ec570c0;  1 drivers
v0x55d44de2bd10_0 .net "ca", 0 0, L_0x55d44ec56e80;  1 drivers
v0x55d44de2bdb0_0 .net "cin", 0 0, L_0x55d44ec571f0;  1 drivers
v0x55d44de347a0_0 .net "sum", 0 0, L_0x55d44ec56a70;  1 drivers
S_0x55d44de343c0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44de3c2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec57320 .functor XOR 1, L_0x55d44ec57770, L_0x55d44ec578a0, C4<0>, C4<0>;
L_0x55d44ec57390 .functor XOR 1, L_0x55d44ec57320, L_0x55d44ec579d0, C4<0>, C4<0>;
L_0x55d44ec57400 .functor AND 1, L_0x55d44ec57770, L_0x55d44ec578a0, C4<1>, C4<1>;
L_0x55d44ec57470 .functor AND 1, L_0x55d44ec57770, L_0x55d44ec579d0, C4<1>, C4<1>;
L_0x55d44ec574e0 .functor OR 1, L_0x55d44ec57400, L_0x55d44ec57470, C4<0>, C4<0>;
L_0x55d44ec575f0 .functor AND 1, L_0x55d44ec579d0, L_0x55d44ec578a0, C4<1>, C4<1>;
L_0x55d44ec57660 .functor OR 1, L_0x55d44ec574e0, L_0x55d44ec575f0, C4<0>, C4<0>;
v0x55d44de2b8f0_0 .net *"_s0", 0 0, L_0x55d44ec57320;  1 drivers
v0x55d44de2b9d0_0 .net *"_s10", 0 0, L_0x55d44ec575f0;  1 drivers
v0x55d44de31850_0 .net *"_s4", 0 0, L_0x55d44ec57400;  1 drivers
v0x55d44de31920_0 .net *"_s6", 0 0, L_0x55d44ec57470;  1 drivers
v0x55d44de31470_0 .net *"_s8", 0 0, L_0x55d44ec574e0;  1 drivers
v0x55d44de2e900_0 .net "a", 0 0, L_0x55d44ec57770;  1 drivers
v0x55d44de2e9c0_0 .net "b", 0 0, L_0x55d44ec578a0;  1 drivers
v0x55d44de2e520_0 .net "ca", 0 0, L_0x55d44ec57660;  1 drivers
v0x55d44de2e5c0_0 .net "cin", 0 0, L_0x55d44ec579d0;  1 drivers
v0x55d44de2b570_0 .net "sum", 0 0, L_0x55d44ec57390;  1 drivers
S_0x55d44de328a0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44de3c2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec57b50 .functor XOR 1, L_0x55d44ec580e0, L_0x55d44ec58210, C4<0>, C4<0>;
L_0x55d44ec57bc0 .functor XOR 1, L_0x55d44ec57b50, L_0x55d44ec58390, C4<0>, C4<0>;
L_0x55d44ec57c80 .functor AND 1, L_0x55d44ec580e0, L_0x55d44ec58210, C4<1>, C4<1>;
L_0x55d44ec57d90 .functor AND 1, L_0x55d44ec580e0, L_0x55d44ec58390, C4<1>, C4<1>;
L_0x55d44ec57e50 .functor OR 1, L_0x55d44ec57c80, L_0x55d44ec57d90, C4<0>, C4<0>;
L_0x55d44ec57f60 .functor AND 1, L_0x55d44ec58390, L_0x55d44ec58210, C4<1>, C4<1>;
L_0x55d44ec57fd0 .functor OR 1, L_0x55d44ec57e50, L_0x55d44ec57f60, C4<0>, C4<0>;
v0x55d44de33cd0_0 .net *"_s0", 0 0, L_0x55d44ec57b50;  1 drivers
v0x55d44de33d90_0 .net *"_s10", 0 0, L_0x55d44ec57f60;  1 drivers
v0x55d44de2f950_0 .net *"_s4", 0 0, L_0x55d44ec57c80;  1 drivers
v0x55d44de2fa40_0 .net *"_s6", 0 0, L_0x55d44ec57d90;  1 drivers
v0x55d44de30d80_0 .net *"_s8", 0 0, L_0x55d44ec57e50;  1 drivers
v0x55d44de2ca00_0 .net "a", 0 0, L_0x55d44ec580e0;  1 drivers
v0x55d44de2cac0_0 .net "b", 0 0, L_0x55d44ec58210;  1 drivers
v0x55d44de2de30_0 .net "ca", 0 0, L_0x55d44ec57fd0;  1 drivers
v0x55d44de2ded0_0 .net "cin", 0 0, L_0x55d44ec58390;  1 drivers
v0x55d44de29af0_0 .net "sum", 0 0, L_0x55d44ec57bc0;  1 drivers
S_0x55d44de2ae80 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44de3c2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec584c0 .functor XOR 1, L_0x55d44ec58960, L_0x55d44ec58b20, C4<0>, C4<0>;
L_0x55d44ec58530 .functor XOR 1, L_0x55d44ec584c0, L_0x55d44ec58ce0, C4<0>, C4<0>;
L_0x55d44ec585a0 .functor AND 1, L_0x55d44ec58960, L_0x55d44ec58b20, C4<1>, C4<1>;
L_0x55d44ec58610 .functor AND 1, L_0x55d44ec58960, L_0x55d44ec58ce0, C4<1>, C4<1>;
L_0x55d44ec586d0 .functor OR 1, L_0x55d44ec585a0, L_0x55d44ec58610, C4<0>, C4<0>;
L_0x55d44ec587e0 .functor AND 1, L_0x55d44ec58ce0, L_0x55d44ec58b20, C4<1>, C4<1>;
L_0x55d44ec58850 .functor OR 1, L_0x55d44ec586d0, L_0x55d44ec587e0, C4<0>, C4<0>;
v0x55d44de1f2d0_0 .net *"_s0", 0 0, L_0x55d44ec584c0;  1 drivers
v0x55d44de1f3b0_0 .net *"_s10", 0 0, L_0x55d44ec587e0;  1 drivers
v0x55d44de27d60_0 .net *"_s4", 0 0, L_0x55d44ec585a0;  1 drivers
v0x55d44de27e30_0 .net *"_s6", 0 0, L_0x55d44ec58610;  1 drivers
v0x55d44de27980_0 .net *"_s8", 0 0, L_0x55d44ec586d0;  1 drivers
v0x55d44de1eeb0_0 .net "a", 0 0, L_0x55d44ec58960;  1 drivers
v0x55d44de1ef70_0 .net "b", 0 0, L_0x55d44ec58b20;  1 drivers
v0x55d44de24e10_0 .net "ca", 0 0, L_0x55d44ec58850;  1 drivers
v0x55d44de24eb0_0 .net "cin", 0 0, L_0x55d44ec58ce0;  1 drivers
v0x55d44de24a30_0 .net "sum", 0 0, L_0x55d44ec58530;  1 drivers
S_0x55d44de028a0 .scope module, "a_12" "sixtyBitAdder" 3 73, 5 3 0, S_0x55d44de3e860;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f865d713f00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44dc94b60_0 .net/2u *"_s2", 0 0, L_0x7f865d713f00;  1 drivers
L_0x7f865d713f48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44dc94c40_0 .net/2u *"_s6", 0 0, L_0x7f865d713f48;  1 drivers
v0x55d44dc94780_0 .net "a", 64 0, L_0x55d44ec867c0;  1 drivers
v0x55d44dc94840_0 .net "b", 64 0, L_0x55d44ec86a10;  1 drivers
v0x55d44dc8bcb0_0 .net "ca", 64 0, L_0x55d44ec865e0;  1 drivers
v0x55d44dc8bd90_0 .net "cin", 64 0, L_0x55d44ec86ab0;  1 drivers
v0x55d44dc91c10_0 .net "sum", 64 0, L_0x55d44ec86450;  1 drivers
L_0x55d44ec70430 .part L_0x55d44ec867c0, 0, 32;
L_0x55d44ec704d0 .part L_0x55d44ec86a10, 0, 32;
L_0x55d44ec70570 .part L_0x55d44ec86ab0, 0, 32;
L_0x55d44ec86180 .part L_0x55d44ec867c0, 32, 32;
L_0x55d44ec86270 .part L_0x55d44ec86a10, 32, 32;
L_0x55d44ec86360 .part L_0x55d44ec86ab0, 32, 32;
L_0x55d44ec86450 .concat8 [ 32 32 1 0], L_0x55d44ec70160, L_0x55d44ec85eb0, L_0x7f865d713f48;
L_0x55d44ec865e0 .concat8 [ 1 32 32 0], L_0x7f865d713f00, L_0x55d44ec702a0, L_0x55d44ec85ff0;
S_0x55d44de11d70 .scope module, "FA_0" "thirtBitAdder" 5 13, 6 3 0, S_0x55d44de028a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44dd4f510_0 .net "a", 31 0, L_0x55d44ec70430;  1 drivers
v0x55d44dd4f5f0_0 .net "b", 31 0, L_0x55d44ec704d0;  1 drivers
v0x55d44dd57fa0_0 .net "ca", 31 0, L_0x55d44ec702a0;  1 drivers
v0x55d44dd58090_0 .net "cin", 31 0, L_0x55d44ec70570;  1 drivers
v0x55d44dd57bc0_0 .net "sum", 31 0, L_0x55d44ec70160;  1 drivers
L_0x55d44ec65040 .part L_0x55d44ec70430, 0, 16;
L_0x55d44ec650e0 .part L_0x55d44ec704d0, 0, 16;
L_0x55d44ec65180 .part L_0x55d44ec70570, 0, 16;
L_0x55d44ec6fe50 .part L_0x55d44ec70430, 16, 16;
L_0x55d44ec6ff40 .part L_0x55d44ec704d0, 16, 16;
L_0x55d44ec70030 .part L_0x55d44ec70570, 16, 16;
L_0x55d44ec70160 .concat8 [ 16 16 0 0], L_0x55d44ec64d40, L_0x55d44ec6fb50;
L_0x55d44ec702a0 .concat8 [ 16 16 0 0], L_0x55d44ec64de0, L_0x55d44ec6fbf0;
S_0x55d44de1a800 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44de11d70;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44ddb78b0_0 .net "a", 15 0, L_0x55d44ec65040;  1 drivers
v0x55d44ddb7990_0 .net "b", 15 0, L_0x55d44ec650e0;  1 drivers
v0x55d44ddbebe0_0 .net "ca", 15 0, L_0x55d44ec64de0;  1 drivers
v0x55d44ddbecb0_0 .net "cin", 15 0, L_0x55d44ec65180;  1 drivers
v0x55d44ddc0010_0 .net "sum", 15 0, L_0x55d44ec64d40;  1 drivers
L_0x55d44ec5cdd0 .part L_0x55d44ec65040, 0, 4;
L_0x55d44ec5ce70 .part L_0x55d44ec650e0, 0, 4;
L_0x55d44ec5cf10 .part L_0x55d44ec65180, 0, 4;
L_0x55d44ec5f660 .part L_0x55d44ec65040, 4, 4;
L_0x55d44ec5f750 .part L_0x55d44ec650e0, 4, 4;
L_0x55d44ec5f840 .part L_0x55d44ec65180, 4, 4;
L_0x55d44ec61fe0 .part L_0x55d44ec65040, 8, 4;
L_0x55d44ec62080 .part L_0x55d44ec650e0, 8, 4;
L_0x55d44ec62170 .part L_0x55d44ec65180, 8, 4;
L_0x55d44ec64940 .part L_0x55d44ec65040, 12, 4;
L_0x55d44ec64a70 .part L_0x55d44ec650e0, 12, 4;
L_0x55d44ec64ba0 .part L_0x55d44ec65180, 12, 4;
L_0x55d44ec64d40 .concat8 [ 4 4 4 4], L_0x55d44ec5cbc0, L_0x55d44ec5f450, L_0x55d44ec61dd0, L_0x55d44ec64730;
L_0x55d44ec64de0 .concat8 [ 4 4 4 4], L_0x55d44ec5cc60, L_0x55d44ec5f4f0, L_0x55d44ec61e70, L_0x55d44ec647d0;
S_0x55d44de1a420 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44de1a800;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44de07540_0 .net "a", 3 0, L_0x55d44ec5cdd0;  1 drivers
v0x55d44de07640_0 .net "b", 3 0, L_0x55d44ec5ce70;  1 drivers
v0x55d44de03200_0 .net "ca", 3 0, L_0x55d44ec5cc60;  1 drivers
v0x55d44de032f0_0 .net "cin", 3 0, L_0x55d44ec5cf10;  1 drivers
v0x55d44de04590_0 .net "sum", 3 0, L_0x55d44ec5cbc0;  1 drivers
L_0x55d44ec5ac40 .part L_0x55d44ec5cdd0, 0, 1;
L_0x55d44ec5ad70 .part L_0x55d44ec5ce70, 0, 1;
L_0x55d44ec5aea0 .part L_0x55d44ec5cf10, 0, 1;
L_0x55d44ec5b470 .part L_0x55d44ec5cdd0, 1, 1;
L_0x55d44ec5b5a0 .part L_0x55d44ec5ce70, 1, 1;
L_0x55d44ec5b6d0 .part L_0x55d44ec5cf10, 1, 1;
L_0x55d44ec5bd90 .part L_0x55d44ec5cdd0, 2, 1;
L_0x55d44ec5bec0 .part L_0x55d44ec5ce70, 2, 1;
L_0x55d44ec5c040 .part L_0x55d44ec5cf10, 2, 1;
L_0x55d44ec5c610 .part L_0x55d44ec5cdd0, 3, 1;
L_0x55d44ec5c7d0 .part L_0x55d44ec5ce70, 3, 1;
L_0x55d44ec5c990 .part L_0x55d44ec5cf10, 3, 1;
L_0x55d44ec5cbc0 .concat8 [ 1 1 1 1], L_0x55d44ec58ea0, L_0x55d44ec5b040, L_0x55d44ec5b870, L_0x55d44ec5c1e0;
L_0x55d44ec5cc60 .concat8 [ 1 1 1 1], L_0x55d44ec5ab30, L_0x55d44ec5b360, L_0x55d44ec5bc80, L_0x55d44ec5c500;
S_0x55d44de11950 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44de1a420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec594b0 .functor XOR 1, L_0x55d44ec5ac40, L_0x55d44ec5ad70, C4<0>, C4<0>;
L_0x55d44ec58ea0 .functor XOR 1, L_0x55d44ec594b0, L_0x55d44ec5aea0, C4<0>, C4<0>;
L_0x55d44ec5a7e0 .functor AND 1, L_0x55d44ec5ac40, L_0x55d44ec5ad70, C4<1>, C4<1>;
L_0x55d44ec5a8f0 .functor AND 1, L_0x55d44ec5ac40, L_0x55d44ec5aea0, C4<1>, C4<1>;
L_0x55d44ec5a9b0 .functor OR 1, L_0x55d44ec5a7e0, L_0x55d44ec5a8f0, C4<0>, C4<0>;
L_0x55d44ec5aac0 .functor AND 1, L_0x55d44ec5aea0, L_0x55d44ec5ad70, C4<1>, C4<1>;
L_0x55d44ec5ab30 .functor OR 1, L_0x55d44ec5a9b0, L_0x55d44ec5aac0, C4<0>, C4<0>;
v0x55d44de178b0_0 .net *"_s0", 0 0, L_0x55d44ec594b0;  1 drivers
v0x55d44de17990_0 .net *"_s10", 0 0, L_0x55d44ec5aac0;  1 drivers
v0x55d44de174d0_0 .net *"_s4", 0 0, L_0x55d44ec5a7e0;  1 drivers
v0x55d44de175a0_0 .net *"_s6", 0 0, L_0x55d44ec5a8f0;  1 drivers
v0x55d44de14960_0 .net *"_s8", 0 0, L_0x55d44ec5a9b0;  1 drivers
v0x55d44de14580_0 .net "a", 0 0, L_0x55d44ec5ac40;  1 drivers
v0x55d44de14640_0 .net "b", 0 0, L_0x55d44ec5ad70;  1 drivers
v0x55d44de115d0_0 .net "ca", 0 0, L_0x55d44ec5ab30;  1 drivers
v0x55d44de11670_0 .net "cin", 0 0, L_0x55d44ec5aea0;  1 drivers
v0x55d44de18900_0 .net "sum", 0 0, L_0x55d44ec58ea0;  1 drivers
S_0x55d44de19d30 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44de1a420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec5afd0 .functor XOR 1, L_0x55d44ec5b470, L_0x55d44ec5b5a0, C4<0>, C4<0>;
L_0x55d44ec5b040 .functor XOR 1, L_0x55d44ec5afd0, L_0x55d44ec5b6d0, C4<0>, C4<0>;
L_0x55d44ec5b0b0 .functor AND 1, L_0x55d44ec5b470, L_0x55d44ec5b5a0, C4<1>, C4<1>;
L_0x55d44ec5b120 .functor AND 1, L_0x55d44ec5b470, L_0x55d44ec5b6d0, C4<1>, C4<1>;
L_0x55d44ec5b1e0 .functor OR 1, L_0x55d44ec5b0b0, L_0x55d44ec5b120, C4<0>, C4<0>;
L_0x55d44ec5b2f0 .functor AND 1, L_0x55d44ec5b6d0, L_0x55d44ec5b5a0, C4<1>, C4<1>;
L_0x55d44ec5b360 .functor OR 1, L_0x55d44ec5b1e0, L_0x55d44ec5b2f0, C4<0>, C4<0>;
v0x55d44de159b0_0 .net *"_s0", 0 0, L_0x55d44ec5afd0;  1 drivers
v0x55d44de15a90_0 .net *"_s10", 0 0, L_0x55d44ec5b2f0;  1 drivers
v0x55d44de16de0_0 .net *"_s4", 0 0, L_0x55d44ec5b0b0;  1 drivers
v0x55d44de16eb0_0 .net *"_s6", 0 0, L_0x55d44ec5b120;  1 drivers
v0x55d44de12a60_0 .net *"_s8", 0 0, L_0x55d44ec5b1e0;  1 drivers
v0x55d44de13e90_0 .net "a", 0 0, L_0x55d44ec5b470;  1 drivers
v0x55d44de13f50_0 .net "b", 0 0, L_0x55d44ec5b5a0;  1 drivers
v0x55d44de0fb50_0 .net "ca", 0 0, L_0x55d44ec5b360;  1 drivers
v0x55d44de0fbf0_0 .net "cin", 0 0, L_0x55d44ec5b6d0;  1 drivers
v0x55d44de10ee0_0 .net "sum", 0 0, L_0x55d44ec5b040;  1 drivers
S_0x55d44de05420 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44de1a420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec5b800 .functor XOR 1, L_0x55d44ec5bd90, L_0x55d44ec5bec0, C4<0>, C4<0>;
L_0x55d44ec5b870 .functor XOR 1, L_0x55d44ec5b800, L_0x55d44ec5c040, C4<0>, C4<0>;
L_0x55d44ec5b930 .functor AND 1, L_0x55d44ec5bd90, L_0x55d44ec5bec0, C4<1>, C4<1>;
L_0x55d44ec5ba40 .functor AND 1, L_0x55d44ec5bd90, L_0x55d44ec5c040, C4<1>, C4<1>;
L_0x55d44ec5bb00 .functor OR 1, L_0x55d44ec5b930, L_0x55d44ec5ba40, C4<0>, C4<0>;
L_0x55d44ec5bc10 .functor AND 1, L_0x55d44ec5c040, L_0x55d44ec5bec0, C4<1>, C4<1>;
L_0x55d44ec5bc80 .functor OR 1, L_0x55d44ec5bb00, L_0x55d44ec5bc10, C4<0>, C4<0>;
v0x55d44de0deb0_0 .net *"_s0", 0 0, L_0x55d44ec5b800;  1 drivers
v0x55d44de0df70_0 .net *"_s10", 0 0, L_0x55d44ec5bc10;  1 drivers
v0x55d44de0dad0_0 .net *"_s4", 0 0, L_0x55d44ec5b930;  1 drivers
v0x55d44de0dbc0_0 .net *"_s6", 0 0, L_0x55d44ec5ba40;  1 drivers
v0x55d44de05000_0 .net *"_s8", 0 0, L_0x55d44ec5bb00;  1 drivers
v0x55d44de0af60_0 .net "a", 0 0, L_0x55d44ec5bd90;  1 drivers
v0x55d44de0b020_0 .net "b", 0 0, L_0x55d44ec5bec0;  1 drivers
v0x55d44de0ab80_0 .net "ca", 0 0, L_0x55d44ec5bc80;  1 drivers
v0x55d44de0ac20_0 .net "cin", 0 0, L_0x55d44ec5c040;  1 drivers
v0x55d44de08010_0 .net "sum", 0 0, L_0x55d44ec5b870;  1 drivers
S_0x55d44de07c30 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44de1a420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec5c170 .functor XOR 1, L_0x55d44ec5c610, L_0x55d44ec5c7d0, C4<0>, C4<0>;
L_0x55d44ec5c1e0 .functor XOR 1, L_0x55d44ec5c170, L_0x55d44ec5c990, C4<0>, C4<0>;
L_0x55d44ec5c250 .functor AND 1, L_0x55d44ec5c610, L_0x55d44ec5c7d0, C4<1>, C4<1>;
L_0x55d44ec5c2c0 .functor AND 1, L_0x55d44ec5c610, L_0x55d44ec5c990, C4<1>, C4<1>;
L_0x55d44ec5c380 .functor OR 1, L_0x55d44ec5c250, L_0x55d44ec5c2c0, C4<0>, C4<0>;
L_0x55d44ec5c490 .functor AND 1, L_0x55d44ec5c990, L_0x55d44ec5c7d0, C4<1>, C4<1>;
L_0x55d44ec5c500 .functor OR 1, L_0x55d44ec5c380, L_0x55d44ec5c490, C4<0>, C4<0>;
v0x55d44de04c80_0 .net *"_s0", 0 0, L_0x55d44ec5c170;  1 drivers
v0x55d44de04d60_0 .net *"_s10", 0 0, L_0x55d44ec5c490;  1 drivers
v0x55d44de0bfb0_0 .net *"_s4", 0 0, L_0x55d44ec5c250;  1 drivers
v0x55d44de0c080_0 .net *"_s6", 0 0, L_0x55d44ec5c2c0;  1 drivers
v0x55d44de0d3e0_0 .net *"_s8", 0 0, L_0x55d44ec5c380;  1 drivers
v0x55d44de09060_0 .net "a", 0 0, L_0x55d44ec5c610;  1 drivers
v0x55d44de09120_0 .net "b", 0 0, L_0x55d44ec5c7d0;  1 drivers
v0x55d44de0a490_0 .net "ca", 0 0, L_0x55d44ec5c500;  1 drivers
v0x55d44de0a530_0 .net "cin", 0 0, L_0x55d44ec5c990;  1 drivers
v0x55d44de06110_0 .net "sum", 0 0, L_0x55d44ec5c1e0;  1 drivers
S_0x55d44ddf8ad0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44de1a800;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44ddf1100_0 .net "a", 3 0, L_0x55d44ec5f660;  1 drivers
v0x55d44ddf1200_0 .net "b", 3 0, L_0x55d44ec5f750;  1 drivers
v0x55d44ddecd80_0 .net "ca", 3 0, L_0x55d44ec5f4f0;  1 drivers
v0x55d44ddece70_0 .net "cin", 3 0, L_0x55d44ec5f840;  1 drivers
v0x55d44ddee1b0_0 .net "sum", 3 0, L_0x55d44ec5f450;  1 drivers
L_0x55d44ec5d4d0 .part L_0x55d44ec5f660, 0, 1;
L_0x55d44ec5d600 .part L_0x55d44ec5f750, 0, 1;
L_0x55d44ec5d730 .part L_0x55d44ec5f840, 0, 1;
L_0x55d44ec5dd00 .part L_0x55d44ec5f660, 1, 1;
L_0x55d44ec5de30 .part L_0x55d44ec5f750, 1, 1;
L_0x55d44ec5df60 .part L_0x55d44ec5f840, 1, 1;
L_0x55d44ec5e620 .part L_0x55d44ec5f660, 2, 1;
L_0x55d44ec5e750 .part L_0x55d44ec5f750, 2, 1;
L_0x55d44ec5e8d0 .part L_0x55d44ec5f840, 2, 1;
L_0x55d44ec5eea0 .part L_0x55d44ec5f660, 3, 1;
L_0x55d44ec5f060 .part L_0x55d44ec5f750, 3, 1;
L_0x55d44ec5f220 .part L_0x55d44ec5f840, 3, 1;
L_0x55d44ec5f450 .concat8 [ 1 1 1 1], L_0x55d44ec5cfb0, L_0x55d44ec5d8d0, L_0x55d44ec5e100, L_0x55d44ec5ea70;
L_0x55d44ec5f4f0 .concat8 [ 1 1 1 1], L_0x55d44ec5d3c0, L_0x55d44ec5dbf0, L_0x55d44ec5e510, L_0x55d44ec5ed90;
S_0x55d44de01560 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44ddf8ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec5cb50 .functor XOR 1, L_0x55d44ec5d4d0, L_0x55d44ec5d600, C4<0>, C4<0>;
L_0x55d44ec5cfb0 .functor XOR 1, L_0x55d44ec5cb50, L_0x55d44ec5d730, C4<0>, C4<0>;
L_0x55d44ec5d070 .functor AND 1, L_0x55d44ec5d4d0, L_0x55d44ec5d600, C4<1>, C4<1>;
L_0x55d44ec5d180 .functor AND 1, L_0x55d44ec5d4d0, L_0x55d44ec5d730, C4<1>, C4<1>;
L_0x55d44ec5d240 .functor OR 1, L_0x55d44ec5d070, L_0x55d44ec5d180, C4<0>, C4<0>;
L_0x55d44ec5d350 .functor AND 1, L_0x55d44ec5d730, L_0x55d44ec5d600, C4<1>, C4<1>;
L_0x55d44ec5d3c0 .functor OR 1, L_0x55d44ec5d240, L_0x55d44ec5d350, C4<0>, C4<0>;
v0x55d44de01180_0 .net *"_s0", 0 0, L_0x55d44ec5cb50;  1 drivers
v0x55d44de01240_0 .net *"_s10", 0 0, L_0x55d44ec5d350;  1 drivers
v0x55d44ddf86b0_0 .net *"_s4", 0 0, L_0x55d44ec5d070;  1 drivers
v0x55d44ddf87a0_0 .net *"_s6", 0 0, L_0x55d44ec5d180;  1 drivers
v0x55d44ddfe610_0 .net *"_s8", 0 0, L_0x55d44ec5d240;  1 drivers
v0x55d44ddfe230_0 .net "a", 0 0, L_0x55d44ec5d4d0;  1 drivers
v0x55d44ddfe2f0_0 .net "b", 0 0, L_0x55d44ec5d600;  1 drivers
v0x55d44ddfb6c0_0 .net "ca", 0 0, L_0x55d44ec5d3c0;  1 drivers
v0x55d44ddfb760_0 .net "cin", 0 0, L_0x55d44ec5d730;  1 drivers
v0x55d44ddfb2e0_0 .net "sum", 0 0, L_0x55d44ec5cfb0;  1 drivers
S_0x55d44ddf8330 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44ddf8ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec5d860 .functor XOR 1, L_0x55d44ec5dd00, L_0x55d44ec5de30, C4<0>, C4<0>;
L_0x55d44ec5d8d0 .functor XOR 1, L_0x55d44ec5d860, L_0x55d44ec5df60, C4<0>, C4<0>;
L_0x55d44ec5d940 .functor AND 1, L_0x55d44ec5dd00, L_0x55d44ec5de30, C4<1>, C4<1>;
L_0x55d44ec5d9b0 .functor AND 1, L_0x55d44ec5dd00, L_0x55d44ec5df60, C4<1>, C4<1>;
L_0x55d44ec5da70 .functor OR 1, L_0x55d44ec5d940, L_0x55d44ec5d9b0, C4<0>, C4<0>;
L_0x55d44ec5db80 .functor AND 1, L_0x55d44ec5df60, L_0x55d44ec5de30, C4<1>, C4<1>;
L_0x55d44ec5dbf0 .functor OR 1, L_0x55d44ec5da70, L_0x55d44ec5db80, C4<0>, C4<0>;
v0x55d44ddff660_0 .net *"_s0", 0 0, L_0x55d44ec5d860;  1 drivers
v0x55d44ddff740_0 .net *"_s10", 0 0, L_0x55d44ec5db80;  1 drivers
v0x55d44de00a90_0 .net *"_s4", 0 0, L_0x55d44ec5d940;  1 drivers
v0x55d44de00b60_0 .net *"_s6", 0 0, L_0x55d44ec5d9b0;  1 drivers
v0x55d44ddfc710_0 .net *"_s8", 0 0, L_0x55d44ec5da70;  1 drivers
v0x55d44ddfdb40_0 .net "a", 0 0, L_0x55d44ec5dd00;  1 drivers
v0x55d44ddfdc00_0 .net "b", 0 0, L_0x55d44ec5de30;  1 drivers
v0x55d44ddf97c0_0 .net "ca", 0 0, L_0x55d44ec5dbf0;  1 drivers
v0x55d44ddf9860_0 .net "cin", 0 0, L_0x55d44ec5df60;  1 drivers
v0x55d44ddfabf0_0 .net "sum", 0 0, L_0x55d44ec5d8d0;  1 drivers
S_0x55d44ddf68b0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44ddf8ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec5e090 .functor XOR 1, L_0x55d44ec5e620, L_0x55d44ec5e750, C4<0>, C4<0>;
L_0x55d44ec5e100 .functor XOR 1, L_0x55d44ec5e090, L_0x55d44ec5e8d0, C4<0>, C4<0>;
L_0x55d44ec5e1c0 .functor AND 1, L_0x55d44ec5e620, L_0x55d44ec5e750, C4<1>, C4<1>;
L_0x55d44ec5e2d0 .functor AND 1, L_0x55d44ec5e620, L_0x55d44ec5e8d0, C4<1>, C4<1>;
L_0x55d44ec5e390 .functor OR 1, L_0x55d44ec5e1c0, L_0x55d44ec5e2d0, C4<0>, C4<0>;
L_0x55d44ec5e4a0 .functor AND 1, L_0x55d44ec5e8d0, L_0x55d44ec5e750, C4<1>, C4<1>;
L_0x55d44ec5e510 .functor OR 1, L_0x55d44ec5e390, L_0x55d44ec5e4a0, C4<0>, C4<0>;
v0x55d44ddf7c40_0 .net *"_s0", 0 0, L_0x55d44ec5e090;  1 drivers
v0x55d44ddf7d00_0 .net *"_s10", 0 0, L_0x55d44ec5e4a0;  1 drivers
v0x55d44ddec090_0 .net *"_s4", 0 0, L_0x55d44ec5e1c0;  1 drivers
v0x55d44ddec180_0 .net *"_s6", 0 0, L_0x55d44ec5e2d0;  1 drivers
v0x55d44ddf4b20_0 .net *"_s8", 0 0, L_0x55d44ec5e390;  1 drivers
v0x55d44ddf4740_0 .net "a", 0 0, L_0x55d44ec5e620;  1 drivers
v0x55d44ddf4800_0 .net "b", 0 0, L_0x55d44ec5e750;  1 drivers
v0x55d44ddebc70_0 .net "ca", 0 0, L_0x55d44ec5e510;  1 drivers
v0x55d44ddebd10_0 .net "cin", 0 0, L_0x55d44ec5e8d0;  1 drivers
v0x55d44ddf1bd0_0 .net "sum", 0 0, L_0x55d44ec5e100;  1 drivers
S_0x55d44ddf17f0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44ddf8ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec5ea00 .functor XOR 1, L_0x55d44ec5eea0, L_0x55d44ec5f060, C4<0>, C4<0>;
L_0x55d44ec5ea70 .functor XOR 1, L_0x55d44ec5ea00, L_0x55d44ec5f220, C4<0>, C4<0>;
L_0x55d44ec5eae0 .functor AND 1, L_0x55d44ec5eea0, L_0x55d44ec5f060, C4<1>, C4<1>;
L_0x55d44ec5eb50 .functor AND 1, L_0x55d44ec5eea0, L_0x55d44ec5f220, C4<1>, C4<1>;
L_0x55d44ec5ec10 .functor OR 1, L_0x55d44ec5eae0, L_0x55d44ec5eb50, C4<0>, C4<0>;
L_0x55d44ec5ed20 .functor AND 1, L_0x55d44ec5f220, L_0x55d44ec5f060, C4<1>, C4<1>;
L_0x55d44ec5ed90 .functor OR 1, L_0x55d44ec5ec10, L_0x55d44ec5ed20, C4<0>, C4<0>;
v0x55d44ddeec80_0 .net *"_s0", 0 0, L_0x55d44ec5ea00;  1 drivers
v0x55d44ddeed60_0 .net *"_s10", 0 0, L_0x55d44ec5ed20;  1 drivers
v0x55d44ddee8a0_0 .net *"_s4", 0 0, L_0x55d44ec5eae0;  1 drivers
v0x55d44ddee970_0 .net *"_s6", 0 0, L_0x55d44ec5eb50;  1 drivers
v0x55d44ddeb8f0_0 .net *"_s8", 0 0, L_0x55d44ec5ec10;  1 drivers
v0x55d44ddf2c20_0 .net "a", 0 0, L_0x55d44ec5eea0;  1 drivers
v0x55d44ddf2ce0_0 .net "b", 0 0, L_0x55d44ec5f060;  1 drivers
v0x55d44ddf4050_0 .net "ca", 0 0, L_0x55d44ec5ed90;  1 drivers
v0x55d44ddf40f0_0 .net "cin", 0 0, L_0x55d44ec5f220;  1 drivers
v0x55d44ddefcd0_0 .net "sum", 0 0, L_0x55d44ec5ea70;  1 drivers
S_0x55d44dde9dd0 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44de1a800;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44ddd3bf0_0 .net "a", 3 0, L_0x55d44ec61fe0;  1 drivers
v0x55d44ddd3cf0_0 .net "b", 3 0, L_0x55d44ec62080;  1 drivers
v0x55d44ddd0c40_0 .net "ca", 3 0, L_0x55d44ec61e70;  1 drivers
v0x55d44ddd0d30_0 .net "cin", 3 0, L_0x55d44ec62170;  1 drivers
v0x55d44ddd7f70_0 .net "sum", 3 0, L_0x55d44ec61dd0;  1 drivers
L_0x55d44ec5fe50 .part L_0x55d44ec61fe0, 0, 1;
L_0x55d44ec5ff80 .part L_0x55d44ec62080, 0, 1;
L_0x55d44ec600b0 .part L_0x55d44ec62170, 0, 1;
L_0x55d44ec60680 .part L_0x55d44ec61fe0, 1, 1;
L_0x55d44ec607b0 .part L_0x55d44ec62080, 1, 1;
L_0x55d44ec608e0 .part L_0x55d44ec62170, 1, 1;
L_0x55d44ec60fa0 .part L_0x55d44ec61fe0, 2, 1;
L_0x55d44ec610d0 .part L_0x55d44ec62080, 2, 1;
L_0x55d44ec61250 .part L_0x55d44ec62170, 2, 1;
L_0x55d44ec61820 .part L_0x55d44ec61fe0, 3, 1;
L_0x55d44ec619e0 .part L_0x55d44ec62080, 3, 1;
L_0x55d44ec61ba0 .part L_0x55d44ec62170, 3, 1;
L_0x55d44ec61dd0 .concat8 [ 1 1 1 1], L_0x55d44ec5f930, L_0x55d44ec60250, L_0x55d44ec60a80, L_0x55d44ec613f0;
L_0x55d44ec61e70 .concat8 [ 1 1 1 1], L_0x55d44ec5fd40, L_0x55d44ec60570, L_0x55d44ec60e90, L_0x55d44ec61710;
S_0x55d44ddeb200 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dde9dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec5f3e0 .functor XOR 1, L_0x55d44ec5fe50, L_0x55d44ec5ff80, C4<0>, C4<0>;
L_0x55d44ec5f930 .functor XOR 1, L_0x55d44ec5f3e0, L_0x55d44ec600b0, C4<0>, C4<0>;
L_0x55d44ec5f9f0 .functor AND 1, L_0x55d44ec5fe50, L_0x55d44ec5ff80, C4<1>, C4<1>;
L_0x55d44ec5fb00 .functor AND 1, L_0x55d44ec5fe50, L_0x55d44ec600b0, C4<1>, C4<1>;
L_0x55d44ec5fbc0 .functor OR 1, L_0x55d44ec5f9f0, L_0x55d44ec5fb00, C4<0>, C4<0>;
L_0x55d44ec5fcd0 .functor AND 1, L_0x55d44ec600b0, L_0x55d44ec5ff80, C4<1>, C4<1>;
L_0x55d44ec5fd40 .functor OR 1, L_0x55d44ec5fbc0, L_0x55d44ec5fcd0, C4<0>, C4<0>;
v0x55d44dde8670_0 .net *"_s0", 0 0, L_0x55d44ec5f3e0;  1 drivers
v0x55d44dde8710_0 .net *"_s10", 0 0, L_0x55d44ec5fcd0;  1 drivers
v0x55d44dddb1b0_0 .net *"_s4", 0 0, L_0x55d44ec5f9f0;  1 drivers
v0x55d44dddb280_0 .net *"_s6", 0 0, L_0x55d44ec5fb00;  1 drivers
v0x55d44ddce860_0 .net *"_s8", 0 0, L_0x55d44ec5fbc0;  1 drivers
v0x55d44ddddd30_0 .net "a", 0 0, L_0x55d44ec5fe50;  1 drivers
v0x55d44dddddf0_0 .net "b", 0 0, L_0x55d44ec5ff80;  1 drivers
v0x55d44dde67c0_0 .net "ca", 0 0, L_0x55d44ec5fd40;  1 drivers
v0x55d44dde6860_0 .net "cin", 0 0, L_0x55d44ec600b0;  1 drivers
v0x55d44dde63e0_0 .net "sum", 0 0, L_0x55d44ec5f930;  1 drivers
S_0x55d44dddd910 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dde9dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec601e0 .functor XOR 1, L_0x55d44ec60680, L_0x55d44ec607b0, C4<0>, C4<0>;
L_0x55d44ec60250 .functor XOR 1, L_0x55d44ec601e0, L_0x55d44ec608e0, C4<0>, C4<0>;
L_0x55d44ec602c0 .functor AND 1, L_0x55d44ec60680, L_0x55d44ec607b0, C4<1>, C4<1>;
L_0x55d44ec60330 .functor AND 1, L_0x55d44ec60680, L_0x55d44ec608e0, C4<1>, C4<1>;
L_0x55d44ec603f0 .functor OR 1, L_0x55d44ec602c0, L_0x55d44ec60330, C4<0>, C4<0>;
L_0x55d44ec60500 .functor AND 1, L_0x55d44ec608e0, L_0x55d44ec607b0, C4<1>, C4<1>;
L_0x55d44ec60570 .functor OR 1, L_0x55d44ec603f0, L_0x55d44ec60500, C4<0>, C4<0>;
v0x55d44dde3870_0 .net *"_s0", 0 0, L_0x55d44ec601e0;  1 drivers
v0x55d44dde3950_0 .net *"_s10", 0 0, L_0x55d44ec60500;  1 drivers
v0x55d44dde3490_0 .net *"_s4", 0 0, L_0x55d44ec602c0;  1 drivers
v0x55d44dde3560_0 .net *"_s6", 0 0, L_0x55d44ec60330;  1 drivers
v0x55d44dde0920_0 .net *"_s8", 0 0, L_0x55d44ec603f0;  1 drivers
v0x55d44dde0540_0 .net "a", 0 0, L_0x55d44ec60680;  1 drivers
v0x55d44dde0600_0 .net "b", 0 0, L_0x55d44ec607b0;  1 drivers
v0x55d44dddd590_0 .net "ca", 0 0, L_0x55d44ec60570;  1 drivers
v0x55d44dddd630_0 .net "cin", 0 0, L_0x55d44ec608e0;  1 drivers
v0x55d44dde48c0_0 .net "sum", 0 0, L_0x55d44ec60250;  1 drivers
S_0x55d44dde5cf0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dde9dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec60a10 .functor XOR 1, L_0x55d44ec60fa0, L_0x55d44ec610d0, C4<0>, C4<0>;
L_0x55d44ec60a80 .functor XOR 1, L_0x55d44ec60a10, L_0x55d44ec61250, C4<0>, C4<0>;
L_0x55d44ec60b40 .functor AND 1, L_0x55d44ec60fa0, L_0x55d44ec610d0, C4<1>, C4<1>;
L_0x55d44ec60c50 .functor AND 1, L_0x55d44ec60fa0, L_0x55d44ec61250, C4<1>, C4<1>;
L_0x55d44ec60d10 .functor OR 1, L_0x55d44ec60b40, L_0x55d44ec60c50, C4<0>, C4<0>;
L_0x55d44ec60e20 .functor AND 1, L_0x55d44ec61250, L_0x55d44ec610d0, C4<1>, C4<1>;
L_0x55d44ec60e90 .functor OR 1, L_0x55d44ec60d10, L_0x55d44ec60e20, C4<0>, C4<0>;
v0x55d44dde1970_0 .net *"_s0", 0 0, L_0x55d44ec60a10;  1 drivers
v0x55d44dde1a30_0 .net *"_s10", 0 0, L_0x55d44ec60e20;  1 drivers
v0x55d44dde2da0_0 .net *"_s4", 0 0, L_0x55d44ec60b40;  1 drivers
v0x55d44dde2e90_0 .net *"_s6", 0 0, L_0x55d44ec60c50;  1 drivers
v0x55d44dddea20_0 .net *"_s8", 0 0, L_0x55d44ec60d10;  1 drivers
v0x55d44dddfe50_0 .net "a", 0 0, L_0x55d44ec60fa0;  1 drivers
v0x55d44dddff10_0 .net "b", 0 0, L_0x55d44ec610d0;  1 drivers
v0x55d44dddbb10_0 .net "ca", 0 0, L_0x55d44ec60e90;  1 drivers
v0x55d44dddbbb0_0 .net "cin", 0 0, L_0x55d44ec61250;  1 drivers
v0x55d44dddcea0_0 .net "sum", 0 0, L_0x55d44ec60a80;  1 drivers
S_0x55d44ddd13e0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dde9dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec61380 .functor XOR 1, L_0x55d44ec61820, L_0x55d44ec619e0, C4<0>, C4<0>;
L_0x55d44ec613f0 .functor XOR 1, L_0x55d44ec61380, L_0x55d44ec61ba0, C4<0>, C4<0>;
L_0x55d44ec61460 .functor AND 1, L_0x55d44ec61820, L_0x55d44ec619e0, C4<1>, C4<1>;
L_0x55d44ec614d0 .functor AND 1, L_0x55d44ec61820, L_0x55d44ec61ba0, C4<1>, C4<1>;
L_0x55d44ec61590 .functor OR 1, L_0x55d44ec61460, L_0x55d44ec614d0, C4<0>, C4<0>;
L_0x55d44ec616a0 .functor AND 1, L_0x55d44ec61ba0, L_0x55d44ec619e0, C4<1>, C4<1>;
L_0x55d44ec61710 .functor OR 1, L_0x55d44ec61590, L_0x55d44ec616a0, C4<0>, C4<0>;
v0x55d44ddd9e70_0 .net *"_s0", 0 0, L_0x55d44ec61380;  1 drivers
v0x55d44ddd9f50_0 .net *"_s10", 0 0, L_0x55d44ec616a0;  1 drivers
v0x55d44ddd9a90_0 .net *"_s4", 0 0, L_0x55d44ec61460;  1 drivers
v0x55d44ddd9b60_0 .net *"_s6", 0 0, L_0x55d44ec614d0;  1 drivers
v0x55d44ddd0fc0_0 .net *"_s8", 0 0, L_0x55d44ec61590;  1 drivers
v0x55d44ddd6f20_0 .net "a", 0 0, L_0x55d44ec61820;  1 drivers
v0x55d44ddd6fe0_0 .net "b", 0 0, L_0x55d44ec619e0;  1 drivers
v0x55d44ddd6b40_0 .net "ca", 0 0, L_0x55d44ec61710;  1 drivers
v0x55d44ddd6be0_0 .net "cin", 0 0, L_0x55d44ec61ba0;  1 drivers
v0x55d44ddd3fd0_0 .net "sum", 0 0, L_0x55d44ec613f0;  1 drivers
S_0x55d44ddd93a0 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44de1a800;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44ddbd7b0_0 .net "a", 3 0, L_0x55d44ec64940;  1 drivers
v0x55d44ddbd8b0_0 .net "b", 3 0, L_0x55d44ec64a70;  1 drivers
v0x55d44ddbac40_0 .net "ca", 3 0, L_0x55d44ec647d0;  1 drivers
v0x55d44ddbad30_0 .net "cin", 3 0, L_0x55d44ec64ba0;  1 drivers
v0x55d44ddba860_0 .net "sum", 3 0, L_0x55d44ec64730;  1 drivers
L_0x55d44ec62730 .part L_0x55d44ec64940, 0, 1;
L_0x55d44ec62860 .part L_0x55d44ec64a70, 0, 1;
L_0x55d44ec62990 .part L_0x55d44ec64ba0, 0, 1;
L_0x55d44ec62f60 .part L_0x55d44ec64940, 1, 1;
L_0x55d44ec63090 .part L_0x55d44ec64a70, 1, 1;
L_0x55d44ec631c0 .part L_0x55d44ec64ba0, 1, 1;
L_0x55d44ec63900 .part L_0x55d44ec64940, 2, 1;
L_0x55d44ec63a30 .part L_0x55d44ec64a70, 2, 1;
L_0x55d44ec63bb0 .part L_0x55d44ec64ba0, 2, 1;
L_0x55d44ec64180 .part L_0x55d44ec64940, 3, 1;
L_0x55d44ec64340 .part L_0x55d44ec64a70, 3, 1;
L_0x55d44ec64500 .part L_0x55d44ec64ba0, 3, 1;
L_0x55d44ec64730 .concat8 [ 1 1 1 1], L_0x55d44ec62210, L_0x55d44ec62b30, L_0x55d44ec633a0, L_0x55d44ec63d50;
L_0x55d44ec647d0 .concat8 [ 1 1 1 1], L_0x55d44ec62620, L_0x55d44ec62e50, L_0x55d44ec637f0, L_0x55d44ec64070;
S_0x55d44ddd5020 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44ddd93a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec61d60 .functor XOR 1, L_0x55d44ec62730, L_0x55d44ec62860, C4<0>, C4<0>;
L_0x55d44ec62210 .functor XOR 1, L_0x55d44ec61d60, L_0x55d44ec62990, C4<0>, C4<0>;
L_0x55d44ec622d0 .functor AND 1, L_0x55d44ec62730, L_0x55d44ec62860, C4<1>, C4<1>;
L_0x55d44ec623e0 .functor AND 1, L_0x55d44ec62730, L_0x55d44ec62990, C4<1>, C4<1>;
L_0x55d44ec624a0 .functor OR 1, L_0x55d44ec622d0, L_0x55d44ec623e0, C4<0>, C4<0>;
L_0x55d44ec625b0 .functor AND 1, L_0x55d44ec62990, L_0x55d44ec62860, C4<1>, C4<1>;
L_0x55d44ec62620 .functor OR 1, L_0x55d44ec624a0, L_0x55d44ec625b0, C4<0>, C4<0>;
v0x55d44ddd6450_0 .net *"_s0", 0 0, L_0x55d44ec61d60;  1 drivers
v0x55d44ddd6510_0 .net *"_s10", 0 0, L_0x55d44ec625b0;  1 drivers
v0x55d44ddd20d0_0 .net *"_s4", 0 0, L_0x55d44ec622d0;  1 drivers
v0x55d44ddd21c0_0 .net *"_s6", 0 0, L_0x55d44ec623e0;  1 drivers
v0x55d44ddd3500_0 .net *"_s8", 0 0, L_0x55d44ec624a0;  1 drivers
v0x55d44ddcf1c0_0 .net "a", 0 0, L_0x55d44ec62730;  1 drivers
v0x55d44ddcf280_0 .net "b", 0 0, L_0x55d44ec62860;  1 drivers
v0x55d44ddd0550_0 .net "ca", 0 0, L_0x55d44ec62620;  1 drivers
v0x55d44ddd05f0_0 .net "cin", 0 0, L_0x55d44ec62990;  1 drivers
v0x55d44ddc4a90_0 .net "sum", 0 0, L_0x55d44ec62210;  1 drivers
S_0x55d44ddcd520 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44ddd93a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec62ac0 .functor XOR 1, L_0x55d44ec62f60, L_0x55d44ec63090, C4<0>, C4<0>;
L_0x55d44ec62b30 .functor XOR 1, L_0x55d44ec62ac0, L_0x55d44ec631c0, C4<0>, C4<0>;
L_0x55d44ec62ba0 .functor AND 1, L_0x55d44ec62f60, L_0x55d44ec63090, C4<1>, C4<1>;
L_0x55d44ec62c10 .functor AND 1, L_0x55d44ec62f60, L_0x55d44ec631c0, C4<1>, C4<1>;
L_0x55d44ec62cd0 .functor OR 1, L_0x55d44ec62ba0, L_0x55d44ec62c10, C4<0>, C4<0>;
L_0x55d44ec62de0 .functor AND 1, L_0x55d44ec631c0, L_0x55d44ec63090, C4<1>, C4<1>;
L_0x55d44ec62e50 .functor OR 1, L_0x55d44ec62cd0, L_0x55d44ec62de0, C4<0>, C4<0>;
v0x55d44ddcd140_0 .net *"_s0", 0 0, L_0x55d44ec62ac0;  1 drivers
v0x55d44ddcd220_0 .net *"_s10", 0 0, L_0x55d44ec62de0;  1 drivers
v0x55d44ddc4670_0 .net *"_s4", 0 0, L_0x55d44ec62ba0;  1 drivers
v0x55d44ddc4740_0 .net *"_s6", 0 0, L_0x55d44ec62c10;  1 drivers
v0x55d44ddca5d0_0 .net *"_s8", 0 0, L_0x55d44ec62cd0;  1 drivers
v0x55d44ddca1f0_0 .net "a", 0 0, L_0x55d44ec62f60;  1 drivers
v0x55d44ddca2b0_0 .net "b", 0 0, L_0x55d44ec63090;  1 drivers
v0x55d44ddc7680_0 .net "ca", 0 0, L_0x55d44ec62e50;  1 drivers
v0x55d44ddc7720_0 .net "cin", 0 0, L_0x55d44ec631c0;  1 drivers
v0x55d44ddc72a0_0 .net "sum", 0 0, L_0x55d44ec62b30;  1 drivers
S_0x55d44ddc42f0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44ddd93a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec63330 .functor XOR 1, L_0x55d44ec63900, L_0x55d44ec63a30, C4<0>, C4<0>;
L_0x55d44ec633a0 .functor XOR 1, L_0x55d44ec63330, L_0x55d44ec63bb0, C4<0>, C4<0>;
L_0x55d44ec63460 .functor AND 1, L_0x55d44ec63900, L_0x55d44ec63a30, C4<1>, C4<1>;
L_0x55d44ec63570 .functor AND 1, L_0x55d44ec63900, L_0x55d44ec63bb0, C4<1>, C4<1>;
L_0x55d44ec63630 .functor OR 1, L_0x55d44ec63460, L_0x55d44ec63570, C4<0>, C4<0>;
L_0x55d44ec63740 .functor AND 1, L_0x55d44ec63bb0, L_0x55d44ec63a30, C4<1>, C4<1>;
L_0x55d44ec637f0 .functor OR 1, L_0x55d44ec63630, L_0x55d44ec63740, C4<0>, C4<0>;
v0x55d44ddcb620_0 .net *"_s0", 0 0, L_0x55d44ec63330;  1 drivers
v0x55d44ddcb6e0_0 .net *"_s10", 0 0, L_0x55d44ec63740;  1 drivers
v0x55d44ddcca50_0 .net *"_s4", 0 0, L_0x55d44ec63460;  1 drivers
v0x55d44ddccb40_0 .net *"_s6", 0 0, L_0x55d44ec63570;  1 drivers
v0x55d44ddc86d0_0 .net *"_s8", 0 0, L_0x55d44ec63630;  1 drivers
v0x55d44ddc9b00_0 .net "a", 0 0, L_0x55d44ec63900;  1 drivers
v0x55d44ddc9bc0_0 .net "b", 0 0, L_0x55d44ec63a30;  1 drivers
v0x55d44ddc5780_0 .net "ca", 0 0, L_0x55d44ec637f0;  1 drivers
v0x55d44ddc5820_0 .net "cin", 0 0, L_0x55d44ec63bb0;  1 drivers
v0x55d44ddc6bb0_0 .net "sum", 0 0, L_0x55d44ec633a0;  1 drivers
S_0x55d44ddc2870 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44ddd93a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec63ce0 .functor XOR 1, L_0x55d44ec64180, L_0x55d44ec64340, C4<0>, C4<0>;
L_0x55d44ec63d50 .functor XOR 1, L_0x55d44ec63ce0, L_0x55d44ec64500, C4<0>, C4<0>;
L_0x55d44ec63dc0 .functor AND 1, L_0x55d44ec64180, L_0x55d44ec64340, C4<1>, C4<1>;
L_0x55d44ec63e30 .functor AND 1, L_0x55d44ec64180, L_0x55d44ec64500, C4<1>, C4<1>;
L_0x55d44ec63ef0 .functor OR 1, L_0x55d44ec63dc0, L_0x55d44ec63e30, C4<0>, C4<0>;
L_0x55d44ec64000 .functor AND 1, L_0x55d44ec64500, L_0x55d44ec64340, C4<1>, C4<1>;
L_0x55d44ec64070 .functor OR 1, L_0x55d44ec63ef0, L_0x55d44ec64000, C4<0>, C4<0>;
v0x55d44ddc3c00_0 .net *"_s0", 0 0, L_0x55d44ec63ce0;  1 drivers
v0x55d44ddc3ce0_0 .net *"_s10", 0 0, L_0x55d44ec64000;  1 drivers
v0x55d44ddb8050_0 .net *"_s4", 0 0, L_0x55d44ec63dc0;  1 drivers
v0x55d44ddb8120_0 .net *"_s6", 0 0, L_0x55d44ec63e30;  1 drivers
v0x55d44ddc0ae0_0 .net *"_s8", 0 0, L_0x55d44ec63ef0;  1 drivers
v0x55d44ddc0700_0 .net "a", 0 0, L_0x55d44ec64180;  1 drivers
v0x55d44ddc07c0_0 .net "b", 0 0, L_0x55d44ec64340;  1 drivers
v0x55d44ddb7c30_0 .net "ca", 0 0, L_0x55d44ec64070;  1 drivers
v0x55d44ddb7cd0_0 .net "cin", 0 0, L_0x55d44ec64500;  1 drivers
v0x55d44ddbdb90_0 .net "sum", 0 0, L_0x55d44ec63d50;  1 drivers
S_0x55d44ddbbc90 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44de11d70;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44dd5e070_0 .net "a", 15 0, L_0x55d44ec6fe50;  1 drivers
v0x55d44dd5e150_0 .net "b", 15 0, L_0x55d44ec6ff40;  1 drivers
v0x55d44dd59d30_0 .net "ca", 15 0, L_0x55d44ec6fbf0;  1 drivers
v0x55d44dd59df0_0 .net "cin", 15 0, L_0x55d44ec70030;  1 drivers
v0x55d44dd5b0c0_0 .net "sum", 15 0, L_0x55d44ec6fb50;  1 drivers
L_0x55d44ec67960 .part L_0x55d44ec6fe50, 0, 4;
L_0x55d44ec67a00 .part L_0x55d44ec6ff40, 0, 4;
L_0x55d44ec67aa0 .part L_0x55d44ec70030, 0, 4;
L_0x55d44ec6a2f0 .part L_0x55d44ec6fe50, 4, 4;
L_0x55d44ec6a3e0 .part L_0x55d44ec6ff40, 4, 4;
L_0x55d44ec6a4d0 .part L_0x55d44ec70030, 4, 4;
L_0x55d44ec6cdb0 .part L_0x55d44ec6fe50, 8, 4;
L_0x55d44ec6ce50 .part L_0x55d44ec6ff40, 8, 4;
L_0x55d44ec6cf40 .part L_0x55d44ec70030, 8, 4;
L_0x55d44ec6f750 .part L_0x55d44ec6fe50, 12, 4;
L_0x55d44ec6f880 .part L_0x55d44ec6ff40, 12, 4;
L_0x55d44ec6f9b0 .part L_0x55d44ec70030, 12, 4;
L_0x55d44ec6fb50 .concat8 [ 4 4 4 4], L_0x55d44ec67750, L_0x55d44ec6a0e0, L_0x55d44ec6cba0, L_0x55d44ec6f540;
L_0x55d44ec6fbf0 .concat8 [ 4 4 4 4], L_0x55d44ec677f0, L_0x55d44ec6a180, L_0x55d44ec6cc40, L_0x55d44ec6f5e0;
S_0x55d44ddbd0c0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44ddbbc90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dda3ce0_0 .net "a", 3 0, L_0x55d44ec67960;  1 drivers
v0x55d44dda3de0_0 .net "b", 3 0, L_0x55d44ec67a00;  1 drivers
v0x55d44dda3900_0 .net "ca", 3 0, L_0x55d44ec677f0;  1 drivers
v0x55d44dda0d90_0 .net "cin", 3 0, L_0x55d44ec67aa0;  1 drivers
v0x55d44dda0e70_0 .net "sum", 3 0, L_0x55d44ec67750;  1 drivers
L_0x55d44ec65710 .part L_0x55d44ec67960, 0, 1;
L_0x55d44ec65840 .part L_0x55d44ec67a00, 0, 1;
L_0x55d44ec65970 .part L_0x55d44ec67aa0, 0, 1;
L_0x55d44ec65f80 .part L_0x55d44ec67960, 1, 1;
L_0x55d44ec660b0 .part L_0x55d44ec67a00, 1, 1;
L_0x55d44ec661e0 .part L_0x55d44ec67aa0, 1, 1;
L_0x55d44ec66920 .part L_0x55d44ec67960, 2, 1;
L_0x55d44ec66a50 .part L_0x55d44ec67a00, 2, 1;
L_0x55d44ec66bd0 .part L_0x55d44ec67aa0, 2, 1;
L_0x55d44ec671a0 .part L_0x55d44ec67960, 3, 1;
L_0x55d44ec67360 .part L_0x55d44ec67a00, 3, 1;
L_0x55d44ec67520 .part L_0x55d44ec67aa0, 3, 1;
L_0x55d44ec67750 .concat8 [ 1 1 1 1], L_0x55d44ec646c0, L_0x55d44ec65b10, L_0x55d44ec663c0, L_0x55d44ec66d70;
L_0x55d44ec677f0 .concat8 [ 1 1 1 1], L_0x55d44ec65600, L_0x55d44ec65e70, L_0x55d44ec66810, L_0x55d44ec67090;
S_0x55d44ddb8d40 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44ddbd0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec64cd0 .functor XOR 1, L_0x55d44ec65710, L_0x55d44ec65840, C4<0>, C4<0>;
L_0x55d44ec646c0 .functor XOR 1, L_0x55d44ec64cd0, L_0x55d44ec65970, C4<0>, C4<0>;
L_0x55d44ec65270 .functor AND 1, L_0x55d44ec65710, L_0x55d44ec65840, C4<1>, C4<1>;
L_0x55d44ec65380 .functor AND 1, L_0x55d44ec65710, L_0x55d44ec65970, C4<1>, C4<1>;
L_0x55d44ec65440 .functor OR 1, L_0x55d44ec65270, L_0x55d44ec65380, C4<0>, C4<0>;
L_0x55d44ec65550 .functor AND 1, L_0x55d44ec65970, L_0x55d44ec65840, C4<1>, C4<1>;
L_0x55d44ec65600 .functor OR 1, L_0x55d44ec65440, L_0x55d44ec65550, C4<0>, C4<0>;
v0x55d44ddba170_0 .net *"_s0", 0 0, L_0x55d44ec64cd0;  1 drivers
v0x55d44ddba230_0 .net *"_s10", 0 0, L_0x55d44ec65550;  1 drivers
v0x55d44ddb5e30_0 .net *"_s4", 0 0, L_0x55d44ec65270;  1 drivers
v0x55d44ddb5f20_0 .net *"_s6", 0 0, L_0x55d44ec65380;  1 drivers
v0x55d44ddb71c0_0 .net *"_s8", 0 0, L_0x55d44ec65440;  1 drivers
v0x55d44ddb48c0_0 .net "a", 0 0, L_0x55d44ec65710;  1 drivers
v0x55d44ddb4980_0 .net "b", 0 0, L_0x55d44ec65840;  1 drivers
v0x55d44dda7f70_0 .net "ca", 0 0, L_0x55d44ec65600;  1 drivers
v0x55d44dda8010_0 .net "cin", 0 0, L_0x55d44ec65970;  1 drivers
v0x55d44dd9b620_0 .net "sum", 0 0, L_0x55d44ec646c0;  1 drivers
S_0x55d44ddaaaf0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44ddbd0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec65aa0 .functor XOR 1, L_0x55d44ec65f80, L_0x55d44ec660b0, C4<0>, C4<0>;
L_0x55d44ec65b10 .functor XOR 1, L_0x55d44ec65aa0, L_0x55d44ec661e0, C4<0>, C4<0>;
L_0x55d44ec65b80 .functor AND 1, L_0x55d44ec65f80, L_0x55d44ec660b0, C4<1>, C4<1>;
L_0x55d44ec65bf0 .functor AND 1, L_0x55d44ec65f80, L_0x55d44ec661e0, C4<1>, C4<1>;
L_0x55d44ec65cb0 .functor OR 1, L_0x55d44ec65b80, L_0x55d44ec65bf0, C4<0>, C4<0>;
L_0x55d44ec65dc0 .functor AND 1, L_0x55d44ec661e0, L_0x55d44ec660b0, C4<1>, C4<1>;
L_0x55d44ec65e70 .functor OR 1, L_0x55d44ec65cb0, L_0x55d44ec65dc0, C4<0>, C4<0>;
v0x55d44ddb3580_0 .net *"_s0", 0 0, L_0x55d44ec65aa0;  1 drivers
v0x55d44ddb3660_0 .net *"_s10", 0 0, L_0x55d44ec65dc0;  1 drivers
v0x55d44ddb31a0_0 .net *"_s4", 0 0, L_0x55d44ec65b80;  1 drivers
v0x55d44ddb3270_0 .net *"_s6", 0 0, L_0x55d44ec65bf0;  1 drivers
v0x55d44ddaa6d0_0 .net *"_s8", 0 0, L_0x55d44ec65cb0;  1 drivers
v0x55d44ddb0630_0 .net "a", 0 0, L_0x55d44ec65f80;  1 drivers
v0x55d44ddb06f0_0 .net "b", 0 0, L_0x55d44ec660b0;  1 drivers
v0x55d44ddb0250_0 .net "ca", 0 0, L_0x55d44ec65e70;  1 drivers
v0x55d44ddb02f0_0 .net "cin", 0 0, L_0x55d44ec661e0;  1 drivers
v0x55d44ddad6e0_0 .net "sum", 0 0, L_0x55d44ec65b10;  1 drivers
S_0x55d44ddad300 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44ddbd0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec66350 .functor XOR 1, L_0x55d44ec66920, L_0x55d44ec66a50, C4<0>, C4<0>;
L_0x55d44ec663c0 .functor XOR 1, L_0x55d44ec66350, L_0x55d44ec66bd0, C4<0>, C4<0>;
L_0x55d44ec66480 .functor AND 1, L_0x55d44ec66920, L_0x55d44ec66a50, C4<1>, C4<1>;
L_0x55d44ec66590 .functor AND 1, L_0x55d44ec66920, L_0x55d44ec66bd0, C4<1>, C4<1>;
L_0x55d44ec66650 .functor OR 1, L_0x55d44ec66480, L_0x55d44ec66590, C4<0>, C4<0>;
L_0x55d44ec66760 .functor AND 1, L_0x55d44ec66bd0, L_0x55d44ec66a50, C4<1>, C4<1>;
L_0x55d44ec66810 .functor OR 1, L_0x55d44ec66650, L_0x55d44ec66760, C4<0>, C4<0>;
v0x55d44ddaa350_0 .net *"_s0", 0 0, L_0x55d44ec66350;  1 drivers
v0x55d44ddaa410_0 .net *"_s10", 0 0, L_0x55d44ec66760;  1 drivers
v0x55d44ddb1680_0 .net *"_s4", 0 0, L_0x55d44ec66480;  1 drivers
v0x55d44ddb1770_0 .net *"_s6", 0 0, L_0x55d44ec66590;  1 drivers
v0x55d44ddb2ab0_0 .net *"_s8", 0 0, L_0x55d44ec66650;  1 drivers
v0x55d44ddae730_0 .net "a", 0 0, L_0x55d44ec66920;  1 drivers
v0x55d44ddae7f0_0 .net "b", 0 0, L_0x55d44ec66a50;  1 drivers
v0x55d44ddafb60_0 .net "ca", 0 0, L_0x55d44ec66810;  1 drivers
v0x55d44ddafc00_0 .net "cin", 0 0, L_0x55d44ec66bd0;  1 drivers
v0x55d44ddab7e0_0 .net "sum", 0 0, L_0x55d44ec663c0;  1 drivers
S_0x55d44ddacc10 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44ddbd0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec66d00 .functor XOR 1, L_0x55d44ec671a0, L_0x55d44ec67360, C4<0>, C4<0>;
L_0x55d44ec66d70 .functor XOR 1, L_0x55d44ec66d00, L_0x55d44ec67520, C4<0>, C4<0>;
L_0x55d44ec66de0 .functor AND 1, L_0x55d44ec671a0, L_0x55d44ec67360, C4<1>, C4<1>;
L_0x55d44ec66e50 .functor AND 1, L_0x55d44ec671a0, L_0x55d44ec67520, C4<1>, C4<1>;
L_0x55d44ec66f10 .functor OR 1, L_0x55d44ec66de0, L_0x55d44ec66e50, C4<0>, C4<0>;
L_0x55d44ec67020 .functor AND 1, L_0x55d44ec67520, L_0x55d44ec67360, C4<1>, C4<1>;
L_0x55d44ec67090 .functor OR 1, L_0x55d44ec66f10, L_0x55d44ec67020, C4<0>, C4<0>;
v0x55d44dda88d0_0 .net *"_s0", 0 0, L_0x55d44ec66d00;  1 drivers
v0x55d44dda89b0_0 .net *"_s10", 0 0, L_0x55d44ec67020;  1 drivers
v0x55d44dda9c60_0 .net *"_s4", 0 0, L_0x55d44ec66de0;  1 drivers
v0x55d44dda9d30_0 .net *"_s6", 0 0, L_0x55d44ec66e50;  1 drivers
v0x55d44dd9e1a0_0 .net *"_s8", 0 0, L_0x55d44ec66f10;  1 drivers
v0x55d44dda6c30_0 .net "a", 0 0, L_0x55d44ec671a0;  1 drivers
v0x55d44dda6cf0_0 .net "b", 0 0, L_0x55d44ec67360;  1 drivers
v0x55d44dda6850_0 .net "ca", 0 0, L_0x55d44ec67090;  1 drivers
v0x55d44dda68f0_0 .net "cin", 0 0, L_0x55d44ec67520;  1 drivers
v0x55d44dd9dd80_0 .net "sum", 0 0, L_0x55d44ec66d70;  1 drivers
S_0x55d44dda09b0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44ddbbc90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dd8d8a0_0 .net "a", 3 0, L_0x55d44ec6a2f0;  1 drivers
v0x55d44dd8d9a0_0 .net "b", 3 0, L_0x55d44ec6a3e0;  1 drivers
v0x55d44dd8d4c0_0 .net "ca", 3 0, L_0x55d44ec6a180;  1 drivers
v0x55d44dd8d580_0 .net "cin", 3 0, L_0x55d44ec6a4d0;  1 drivers
v0x55d44dd849f0_0 .net "sum", 3 0, L_0x55d44ec6a0e0;  1 drivers
L_0x55d44ec680a0 .part L_0x55d44ec6a2f0, 0, 1;
L_0x55d44ec681d0 .part L_0x55d44ec6a3e0, 0, 1;
L_0x55d44ec68300 .part L_0x55d44ec6a4d0, 0, 1;
L_0x55d44ec68910 .part L_0x55d44ec6a2f0, 1, 1;
L_0x55d44ec68a40 .part L_0x55d44ec6a3e0, 1, 1;
L_0x55d44ec68b70 .part L_0x55d44ec6a4d0, 1, 1;
L_0x55d44ec692b0 .part L_0x55d44ec6a2f0, 2, 1;
L_0x55d44ec693e0 .part L_0x55d44ec6a3e0, 2, 1;
L_0x55d44ec69560 .part L_0x55d44ec6a4d0, 2, 1;
L_0x55d44ec69b30 .part L_0x55d44ec6a2f0, 3, 1;
L_0x55d44ec69cf0 .part L_0x55d44ec6a3e0, 3, 1;
L_0x55d44ec69eb0 .part L_0x55d44ec6a4d0, 3, 1;
L_0x55d44ec6a0e0 .concat8 [ 1 1 1 1], L_0x55d44ec67b40, L_0x55d44ec684a0, L_0x55d44ec68d50, L_0x55d44ec69700;
L_0x55d44ec6a180 .concat8 [ 1 1 1 1], L_0x55d44ec67f90, L_0x55d44ec68800, L_0x55d44ec691a0, L_0x55d44ec69a20;
S_0x55d44dd9da00 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dda09b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec676e0 .functor XOR 1, L_0x55d44ec680a0, L_0x55d44ec681d0, C4<0>, C4<0>;
L_0x55d44ec67b40 .functor XOR 1, L_0x55d44ec676e0, L_0x55d44ec68300, C4<0>, C4<0>;
L_0x55d44ec67c00 .functor AND 1, L_0x55d44ec680a0, L_0x55d44ec681d0, C4<1>, C4<1>;
L_0x55d44ec67d10 .functor AND 1, L_0x55d44ec680a0, L_0x55d44ec68300, C4<1>, C4<1>;
L_0x55d44ec67dd0 .functor OR 1, L_0x55d44ec67c00, L_0x55d44ec67d10, C4<0>, C4<0>;
L_0x55d44ec67ee0 .functor AND 1, L_0x55d44ec68300, L_0x55d44ec681d0, C4<1>, C4<1>;
L_0x55d44ec67f90 .functor OR 1, L_0x55d44ec67dd0, L_0x55d44ec67ee0, C4<0>, C4<0>;
v0x55d44dda4d30_0 .net *"_s0", 0 0, L_0x55d44ec676e0;  1 drivers
v0x55d44dda4df0_0 .net *"_s10", 0 0, L_0x55d44ec67ee0;  1 drivers
v0x55d44dda6160_0 .net *"_s4", 0 0, L_0x55d44ec67c00;  1 drivers
v0x55d44dda6250_0 .net *"_s6", 0 0, L_0x55d44ec67d10;  1 drivers
v0x55d44dda1de0_0 .net *"_s8", 0 0, L_0x55d44ec67dd0;  1 drivers
v0x55d44dda3210_0 .net "a", 0 0, L_0x55d44ec680a0;  1 drivers
v0x55d44dda32d0_0 .net "b", 0 0, L_0x55d44ec681d0;  1 drivers
v0x55d44dd9ee90_0 .net "ca", 0 0, L_0x55d44ec67f90;  1 drivers
v0x55d44dd9ef30_0 .net "cin", 0 0, L_0x55d44ec68300;  1 drivers
v0x55d44dda02c0_0 .net "sum", 0 0, L_0x55d44ec67b40;  1 drivers
S_0x55d44dd9bf80 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dda09b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec68430 .functor XOR 1, L_0x55d44ec68910, L_0x55d44ec68a40, C4<0>, C4<0>;
L_0x55d44ec684a0 .functor XOR 1, L_0x55d44ec68430, L_0x55d44ec68b70, C4<0>, C4<0>;
L_0x55d44ec68510 .functor AND 1, L_0x55d44ec68910, L_0x55d44ec68a40, C4<1>, C4<1>;
L_0x55d44ec68580 .functor AND 1, L_0x55d44ec68910, L_0x55d44ec68b70, C4<1>, C4<1>;
L_0x55d44ec68640 .functor OR 1, L_0x55d44ec68510, L_0x55d44ec68580, C4<0>, C4<0>;
L_0x55d44ec68750 .functor AND 1, L_0x55d44ec68b70, L_0x55d44ec68a40, C4<1>, C4<1>;
L_0x55d44ec68800 .functor OR 1, L_0x55d44ec68640, L_0x55d44ec68750, C4<0>, C4<0>;
v0x55d44dd9d310_0 .net *"_s0", 0 0, L_0x55d44ec68430;  1 drivers
v0x55d44dd9d3f0_0 .net *"_s10", 0 0, L_0x55d44ec68750;  1 drivers
v0x55d44dd91850_0 .net *"_s4", 0 0, L_0x55d44ec68510;  1 drivers
v0x55d44dd91920_0 .net *"_s6", 0 0, L_0x55d44ec68580;  1 drivers
v0x55d44dd9a2e0_0 .net *"_s8", 0 0, L_0x55d44ec68640;  1 drivers
v0x55d44dd99f00_0 .net "a", 0 0, L_0x55d44ec68910;  1 drivers
v0x55d44dd99fc0_0 .net "b", 0 0, L_0x55d44ec68a40;  1 drivers
v0x55d44dd91430_0 .net "ca", 0 0, L_0x55d44ec68800;  1 drivers
v0x55d44dd914d0_0 .net "cin", 0 0, L_0x55d44ec68b70;  1 drivers
v0x55d44dd97390_0 .net "sum", 0 0, L_0x55d44ec684a0;  1 drivers
S_0x55d44dd96fb0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dda09b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec68ce0 .functor XOR 1, L_0x55d44ec692b0, L_0x55d44ec693e0, C4<0>, C4<0>;
L_0x55d44ec68d50 .functor XOR 1, L_0x55d44ec68ce0, L_0x55d44ec69560, C4<0>, C4<0>;
L_0x55d44ec68e10 .functor AND 1, L_0x55d44ec692b0, L_0x55d44ec693e0, C4<1>, C4<1>;
L_0x55d44ec68f20 .functor AND 1, L_0x55d44ec692b0, L_0x55d44ec69560, C4<1>, C4<1>;
L_0x55d44ec68fe0 .functor OR 1, L_0x55d44ec68e10, L_0x55d44ec68f20, C4<0>, C4<0>;
L_0x55d44ec690f0 .functor AND 1, L_0x55d44ec69560, L_0x55d44ec693e0, C4<1>, C4<1>;
L_0x55d44ec691a0 .functor OR 1, L_0x55d44ec68fe0, L_0x55d44ec690f0, C4<0>, C4<0>;
v0x55d44dd94440_0 .net *"_s0", 0 0, L_0x55d44ec68ce0;  1 drivers
v0x55d44dd94500_0 .net *"_s10", 0 0, L_0x55d44ec690f0;  1 drivers
v0x55d44dd94060_0 .net *"_s4", 0 0, L_0x55d44ec68e10;  1 drivers
v0x55d44dd94150_0 .net *"_s6", 0 0, L_0x55d44ec68f20;  1 drivers
v0x55d44dd910b0_0 .net *"_s8", 0 0, L_0x55d44ec68fe0;  1 drivers
v0x55d44dd983e0_0 .net "a", 0 0, L_0x55d44ec692b0;  1 drivers
v0x55d44dd984a0_0 .net "b", 0 0, L_0x55d44ec693e0;  1 drivers
v0x55d44dd99810_0 .net "ca", 0 0, L_0x55d44ec691a0;  1 drivers
v0x55d44dd998b0_0 .net "cin", 0 0, L_0x55d44ec69560;  1 drivers
v0x55d44dd95490_0 .net "sum", 0 0, L_0x55d44ec68d50;  1 drivers
S_0x55d44dd968c0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dda09b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec69690 .functor XOR 1, L_0x55d44ec69b30, L_0x55d44ec69cf0, C4<0>, C4<0>;
L_0x55d44ec69700 .functor XOR 1, L_0x55d44ec69690, L_0x55d44ec69eb0, C4<0>, C4<0>;
L_0x55d44ec69770 .functor AND 1, L_0x55d44ec69b30, L_0x55d44ec69cf0, C4<1>, C4<1>;
L_0x55d44ec697e0 .functor AND 1, L_0x55d44ec69b30, L_0x55d44ec69eb0, C4<1>, C4<1>;
L_0x55d44ec698a0 .functor OR 1, L_0x55d44ec69770, L_0x55d44ec697e0, C4<0>, C4<0>;
L_0x55d44ec699b0 .functor AND 1, L_0x55d44ec69eb0, L_0x55d44ec69cf0, C4<1>, C4<1>;
L_0x55d44ec69a20 .functor OR 1, L_0x55d44ec698a0, L_0x55d44ec699b0, C4<0>, C4<0>;
v0x55d44dd92540_0 .net *"_s0", 0 0, L_0x55d44ec69690;  1 drivers
v0x55d44dd92620_0 .net *"_s10", 0 0, L_0x55d44ec699b0;  1 drivers
v0x55d44dd93970_0 .net *"_s4", 0 0, L_0x55d44ec69770;  1 drivers
v0x55d44dd93a40_0 .net *"_s6", 0 0, L_0x55d44ec697e0;  1 drivers
v0x55d44dd8f630_0 .net *"_s8", 0 0, L_0x55d44ec698a0;  1 drivers
v0x55d44dd8f710_0 .net "a", 0 0, L_0x55d44ec69b30;  1 drivers
v0x55d44dd909c0_0 .net "b", 0 0, L_0x55d44ec69cf0;  1 drivers
v0x55d44dd90a80_0 .net "ca", 0 0, L_0x55d44ec69a20;  1 drivers
v0x55d44dd84e10_0 .net "cin", 0 0, L_0x55d44ec69eb0;  1 drivers
v0x55d44dd84eb0_0 .net "sum", 0 0, L_0x55d44ec69700;  1 drivers
S_0x55d44dd8a950 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44ddbbc90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dd75ee0_0 .net "a", 3 0, L_0x55d44ec6cdb0;  1 drivers
v0x55d44dd75fe0_0 .net "b", 3 0, L_0x55d44ec6ce50;  1 drivers
v0x55d44dd77310_0 .net "ca", 3 0, L_0x55d44ec6cc40;  1 drivers
v0x55d44dd77400_0 .net "cin", 3 0, L_0x55d44ec6cf40;  1 drivers
v0x55d44dd72fd0_0 .net "sum", 3 0, L_0x55d44ec6cba0;  1 drivers
L_0x55d44ec6ab60 .part L_0x55d44ec6cdb0, 0, 1;
L_0x55d44ec6ac90 .part L_0x55d44ec6ce50, 0, 1;
L_0x55d44ec6adc0 .part L_0x55d44ec6cf40, 0, 1;
L_0x55d44ec6b3d0 .part L_0x55d44ec6cdb0, 1, 1;
L_0x55d44ec6b500 .part L_0x55d44ec6ce50, 1, 1;
L_0x55d44ec6b630 .part L_0x55d44ec6cf40, 1, 1;
L_0x55d44ec6bd70 .part L_0x55d44ec6cdb0, 2, 1;
L_0x55d44ec6bea0 .part L_0x55d44ec6ce50, 2, 1;
L_0x55d44ec6c020 .part L_0x55d44ec6cf40, 2, 1;
L_0x55d44ec6c5f0 .part L_0x55d44ec6cdb0, 3, 1;
L_0x55d44ec6c7b0 .part L_0x55d44ec6ce50, 3, 1;
L_0x55d44ec6c970 .part L_0x55d44ec6cf40, 3, 1;
L_0x55d44ec6cba0 .concat8 [ 1 1 1 1], L_0x55d44ec6a600, L_0x55d44ec6af60, L_0x55d44ec6b810, L_0x55d44ec6c1c0;
L_0x55d44ec6cc40 .concat8 [ 1 1 1 1], L_0x55d44ec6aa50, L_0x55d44ec6b2c0, L_0x55d44ec6bc60, L_0x55d44ec6c4e0;
S_0x55d44dd8a570 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dd8a950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec6a070 .functor XOR 1, L_0x55d44ec6ab60, L_0x55d44ec6ac90, C4<0>, C4<0>;
L_0x55d44ec6a600 .functor XOR 1, L_0x55d44ec6a070, L_0x55d44ec6adc0, C4<0>, C4<0>;
L_0x55d44ec6a6c0 .functor AND 1, L_0x55d44ec6ab60, L_0x55d44ec6ac90, C4<1>, C4<1>;
L_0x55d44ec6a7d0 .functor AND 1, L_0x55d44ec6ab60, L_0x55d44ec6adc0, C4<1>, C4<1>;
L_0x55d44ec6a890 .functor OR 1, L_0x55d44ec6a6c0, L_0x55d44ec6a7d0, C4<0>, C4<0>;
L_0x55d44ec6a9a0 .functor AND 1, L_0x55d44ec6adc0, L_0x55d44ec6ac90, C4<1>, C4<1>;
L_0x55d44ec6aa50 .functor OR 1, L_0x55d44ec6a890, L_0x55d44ec6a9a0, C4<0>, C4<0>;
v0x55d44dd87a00_0 .net *"_s0", 0 0, L_0x55d44ec6a070;  1 drivers
v0x55d44dd87aa0_0 .net *"_s10", 0 0, L_0x55d44ec6a9a0;  1 drivers
v0x55d44dd87620_0 .net *"_s4", 0 0, L_0x55d44ec6a6c0;  1 drivers
v0x55d44dd87710_0 .net *"_s6", 0 0, L_0x55d44ec6a7d0;  1 drivers
v0x55d44dd845e0_0 .net *"_s8", 0 0, L_0x55d44ec6a890;  1 drivers
v0x55d44dd8b9a0_0 .net "a", 0 0, L_0x55d44ec6ab60;  1 drivers
v0x55d44dd8ba60_0 .net "b", 0 0, L_0x55d44ec6ac90;  1 drivers
v0x55d44dd8cdd0_0 .net "ca", 0 0, L_0x55d44ec6aa50;  1 drivers
v0x55d44dd8ce70_0 .net "cin", 0 0, L_0x55d44ec6adc0;  1 drivers
v0x55d44dd88a50_0 .net "sum", 0 0, L_0x55d44ec6a600;  1 drivers
S_0x55d44dd89e80 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dd8a950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec6aef0 .functor XOR 1, L_0x55d44ec6b3d0, L_0x55d44ec6b500, C4<0>, C4<0>;
L_0x55d44ec6af60 .functor XOR 1, L_0x55d44ec6aef0, L_0x55d44ec6b630, C4<0>, C4<0>;
L_0x55d44ec6afd0 .functor AND 1, L_0x55d44ec6b3d0, L_0x55d44ec6b500, C4<1>, C4<1>;
L_0x55d44ec6b040 .functor AND 1, L_0x55d44ec6b3d0, L_0x55d44ec6b630, C4<1>, C4<1>;
L_0x55d44ec6b100 .functor OR 1, L_0x55d44ec6afd0, L_0x55d44ec6b040, C4<0>, C4<0>;
L_0x55d44ec6b210 .functor AND 1, L_0x55d44ec6b630, L_0x55d44ec6b500, C4<1>, C4<1>;
L_0x55d44ec6b2c0 .functor OR 1, L_0x55d44ec6b100, L_0x55d44ec6b210, C4<0>, C4<0>;
v0x55d44dd85b00_0 .net *"_s0", 0 0, L_0x55d44ec6aef0;  1 drivers
v0x55d44dd85be0_0 .net *"_s10", 0 0, L_0x55d44ec6b210;  1 drivers
v0x55d44dd86f30_0 .net *"_s4", 0 0, L_0x55d44ec6afd0;  1 drivers
v0x55d44dd87000_0 .net *"_s6", 0 0, L_0x55d44ec6b040;  1 drivers
v0x55d44dd82ac0_0 .net *"_s8", 0 0, L_0x55d44ec6b100;  1 drivers
v0x55d44dd82ba0_0 .net "a", 0 0, L_0x55d44ec6b3d0;  1 drivers
v0x55d44dd83ef0_0 .net "b", 0 0, L_0x55d44ec6b500;  1 drivers
v0x55d44dd83fb0_0 .net "ca", 0 0, L_0x55d44ec6b2c0;  1 drivers
v0x55d44dd72670_0 .net "cin", 0 0, L_0x55d44ec6b630;  1 drivers
v0x55d44dd72710_0 .net "sum", 0 0, L_0x55d44ec6af60;  1 drivers
S_0x55d44dd65d20 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dd8a950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec6b7a0 .functor XOR 1, L_0x55d44ec6bd70, L_0x55d44ec6bea0, C4<0>, C4<0>;
L_0x55d44ec6b810 .functor XOR 1, L_0x55d44ec6b7a0, L_0x55d44ec6c020, C4<0>, C4<0>;
L_0x55d44ec6b8d0 .functor AND 1, L_0x55d44ec6bd70, L_0x55d44ec6bea0, C4<1>, C4<1>;
L_0x55d44ec6b9e0 .functor AND 1, L_0x55d44ec6bd70, L_0x55d44ec6c020, C4<1>, C4<1>;
L_0x55d44ec6baa0 .functor OR 1, L_0x55d44ec6b8d0, L_0x55d44ec6b9e0, C4<0>, C4<0>;
L_0x55d44ec6bbb0 .functor AND 1, L_0x55d44ec6c020, L_0x55d44ec6bea0, C4<1>, C4<1>;
L_0x55d44ec6bc60 .functor OR 1, L_0x55d44ec6baa0, L_0x55d44ec6bbb0, C4<0>, C4<0>;
v0x55d44dd751f0_0 .net *"_s0", 0 0, L_0x55d44ec6b7a0;  1 drivers
v0x55d44dd752b0_0 .net *"_s10", 0 0, L_0x55d44ec6bbb0;  1 drivers
v0x55d44dd7dc80_0 .net *"_s4", 0 0, L_0x55d44ec6b8d0;  1 drivers
v0x55d44dd7dd70_0 .net *"_s6", 0 0, L_0x55d44ec6b9e0;  1 drivers
v0x55d44dd7d8a0_0 .net *"_s8", 0 0, L_0x55d44ec6baa0;  1 drivers
v0x55d44dd74dd0_0 .net "a", 0 0, L_0x55d44ec6bd70;  1 drivers
v0x55d44dd74e90_0 .net "b", 0 0, L_0x55d44ec6bea0;  1 drivers
v0x55d44dd7ad30_0 .net "ca", 0 0, L_0x55d44ec6bc60;  1 drivers
v0x55d44dd7adf0_0 .net "cin", 0 0, L_0x55d44ec6c020;  1 drivers
v0x55d44dd7a950_0 .net "sum", 0 0, L_0x55d44ec6b810;  1 drivers
S_0x55d44dd77de0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dd8a950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec6c150 .functor XOR 1, L_0x55d44ec6c5f0, L_0x55d44ec6c7b0, C4<0>, C4<0>;
L_0x55d44ec6c1c0 .functor XOR 1, L_0x55d44ec6c150, L_0x55d44ec6c970, C4<0>, C4<0>;
L_0x55d44ec6c230 .functor AND 1, L_0x55d44ec6c5f0, L_0x55d44ec6c7b0, C4<1>, C4<1>;
L_0x55d44ec6c2a0 .functor AND 1, L_0x55d44ec6c5f0, L_0x55d44ec6c970, C4<1>, C4<1>;
L_0x55d44ec6c360 .functor OR 1, L_0x55d44ec6c230, L_0x55d44ec6c2a0, C4<0>, C4<0>;
L_0x55d44ec6c470 .functor AND 1, L_0x55d44ec6c970, L_0x55d44ec6c7b0, C4<1>, C4<1>;
L_0x55d44ec6c4e0 .functor OR 1, L_0x55d44ec6c360, L_0x55d44ec6c470, C4<0>, C4<0>;
v0x55d44dd77a00_0 .net *"_s0", 0 0, L_0x55d44ec6c150;  1 drivers
v0x55d44dd77ae0_0 .net *"_s10", 0 0, L_0x55d44ec6c470;  1 drivers
v0x55d44dd74a50_0 .net *"_s4", 0 0, L_0x55d44ec6c230;  1 drivers
v0x55d44dd74b40_0 .net *"_s6", 0 0, L_0x55d44ec6c2a0;  1 drivers
v0x55d44dd7bd80_0 .net *"_s8", 0 0, L_0x55d44ec6c360;  1 drivers
v0x55d44dd7d1b0_0 .net "a", 0 0, L_0x55d44ec6c5f0;  1 drivers
v0x55d44dd7d270_0 .net "b", 0 0, L_0x55d44ec6c7b0;  1 drivers
v0x55d44dd78e30_0 .net "ca", 0 0, L_0x55d44ec6c4e0;  1 drivers
v0x55d44dd78ed0_0 .net "cin", 0 0, L_0x55d44ec6c970;  1 drivers
v0x55d44dd7a260_0 .net "sum", 0 0, L_0x55d44ec6c1c0;  1 drivers
S_0x55d44dd74360 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44ddbbc90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dd5fb90_0 .net "a", 3 0, L_0x55d44ec6f750;  1 drivers
v0x55d44dd5fc90_0 .net "b", 3 0, L_0x55d44ec6f880;  1 drivers
v0x55d44dd60fc0_0 .net "ca", 3 0, L_0x55d44ec6f5e0;  1 drivers
v0x55d44dd610b0_0 .net "cin", 3 0, L_0x55d44ec6f9b0;  1 drivers
v0x55d44dd5cc40_0 .net "sum", 3 0, L_0x55d44ec6f540;  1 drivers
L_0x55d44ec6d500 .part L_0x55d44ec6f750, 0, 1;
L_0x55d44ec6d630 .part L_0x55d44ec6f880, 0, 1;
L_0x55d44ec6d760 .part L_0x55d44ec6f9b0, 0, 1;
L_0x55d44ec6dd70 .part L_0x55d44ec6f750, 1, 1;
L_0x55d44ec6dea0 .part L_0x55d44ec6f880, 1, 1;
L_0x55d44ec6dfd0 .part L_0x55d44ec6f9b0, 1, 1;
L_0x55d44ec6e710 .part L_0x55d44ec6f750, 2, 1;
L_0x55d44ec6e840 .part L_0x55d44ec6f880, 2, 1;
L_0x55d44ec6e9c0 .part L_0x55d44ec6f9b0, 2, 1;
L_0x55d44ec6ef90 .part L_0x55d44ec6f750, 3, 1;
L_0x55d44ec6f150 .part L_0x55d44ec6f880, 3, 1;
L_0x55d44ec6f310 .part L_0x55d44ec6f9b0, 3, 1;
L_0x55d44ec6f540 .concat8 [ 1 1 1 1], L_0x55d44ec6cfe0, L_0x55d44ec6d900, L_0x55d44ec6e1b0, L_0x55d44ec6eb60;
L_0x55d44ec6f5e0 .concat8 [ 1 1 1 1], L_0x55d44ec6d3f0, L_0x55d44ec6dc60, L_0x55d44ec6e600, L_0x55d44ec6ee80;
S_0x55d44dd688a0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dd74360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec6cb30 .functor XOR 1, L_0x55d44ec6d500, L_0x55d44ec6d630, C4<0>, C4<0>;
L_0x55d44ec6cfe0 .functor XOR 1, L_0x55d44ec6cb30, L_0x55d44ec6d760, C4<0>, C4<0>;
L_0x55d44ec6d0a0 .functor AND 1, L_0x55d44ec6d500, L_0x55d44ec6d630, C4<1>, C4<1>;
L_0x55d44ec6d1b0 .functor AND 1, L_0x55d44ec6d500, L_0x55d44ec6d760, C4<1>, C4<1>;
L_0x55d44ec6d270 .functor OR 1, L_0x55d44ec6d0a0, L_0x55d44ec6d1b0, C4<0>, C4<0>;
L_0x55d44ec6d380 .functor AND 1, L_0x55d44ec6d760, L_0x55d44ec6d630, C4<1>, C4<1>;
L_0x55d44ec6d3f0 .functor OR 1, L_0x55d44ec6d270, L_0x55d44ec6d380, C4<0>, C4<0>;
v0x55d44dd71330_0 .net *"_s0", 0 0, L_0x55d44ec6cb30;  1 drivers
v0x55d44dd713d0_0 .net *"_s10", 0 0, L_0x55d44ec6d380;  1 drivers
v0x55d44dd70f50_0 .net *"_s4", 0 0, L_0x55d44ec6d0a0;  1 drivers
v0x55d44dd71040_0 .net *"_s6", 0 0, L_0x55d44ec6d1b0;  1 drivers
v0x55d44dd68480_0 .net *"_s8", 0 0, L_0x55d44ec6d270;  1 drivers
v0x55d44dd6e3e0_0 .net "a", 0 0, L_0x55d44ec6d500;  1 drivers
v0x55d44dd6e4a0_0 .net "b", 0 0, L_0x55d44ec6d630;  1 drivers
v0x55d44dd6e000_0 .net "ca", 0 0, L_0x55d44ec6d3f0;  1 drivers
v0x55d44dd6e0a0_0 .net "cin", 0 0, L_0x55d44ec6d760;  1 drivers
v0x55d44dd6b490_0 .net "sum", 0 0, L_0x55d44ec6cfe0;  1 drivers
S_0x55d44dd6b0b0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dd74360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec6d890 .functor XOR 1, L_0x55d44ec6dd70, L_0x55d44ec6dea0, C4<0>, C4<0>;
L_0x55d44ec6d900 .functor XOR 1, L_0x55d44ec6d890, L_0x55d44ec6dfd0, C4<0>, C4<0>;
L_0x55d44ec6d970 .functor AND 1, L_0x55d44ec6dd70, L_0x55d44ec6dea0, C4<1>, C4<1>;
L_0x55d44ec6d9e0 .functor AND 1, L_0x55d44ec6dd70, L_0x55d44ec6dfd0, C4<1>, C4<1>;
L_0x55d44ec6daa0 .functor OR 1, L_0x55d44ec6d970, L_0x55d44ec6d9e0, C4<0>, C4<0>;
L_0x55d44ec6dbb0 .functor AND 1, L_0x55d44ec6dfd0, L_0x55d44ec6dea0, C4<1>, C4<1>;
L_0x55d44ec6dc60 .functor OR 1, L_0x55d44ec6daa0, L_0x55d44ec6dbb0, C4<0>, C4<0>;
v0x55d44dd68100_0 .net *"_s0", 0 0, L_0x55d44ec6d890;  1 drivers
v0x55d44dd681e0_0 .net *"_s10", 0 0, L_0x55d44ec6dbb0;  1 drivers
v0x55d44dd6f430_0 .net *"_s4", 0 0, L_0x55d44ec6d970;  1 drivers
v0x55d44dd6f500_0 .net *"_s6", 0 0, L_0x55d44ec6d9e0;  1 drivers
v0x55d44dd70860_0 .net *"_s8", 0 0, L_0x55d44ec6daa0;  1 drivers
v0x55d44dd6c4e0_0 .net "a", 0 0, L_0x55d44ec6dd70;  1 drivers
v0x55d44dd6c5a0_0 .net "b", 0 0, L_0x55d44ec6dea0;  1 drivers
v0x55d44dd6d910_0 .net "ca", 0 0, L_0x55d44ec6dc60;  1 drivers
v0x55d44dd6d9b0_0 .net "cin", 0 0, L_0x55d44ec6dfd0;  1 drivers
v0x55d44dd69590_0 .net "sum", 0 0, L_0x55d44ec6d900;  1 drivers
S_0x55d44dd6a9c0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dd74360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec6e140 .functor XOR 1, L_0x55d44ec6e710, L_0x55d44ec6e840, C4<0>, C4<0>;
L_0x55d44ec6e1b0 .functor XOR 1, L_0x55d44ec6e140, L_0x55d44ec6e9c0, C4<0>, C4<0>;
L_0x55d44ec6e270 .functor AND 1, L_0x55d44ec6e710, L_0x55d44ec6e840, C4<1>, C4<1>;
L_0x55d44ec6e380 .functor AND 1, L_0x55d44ec6e710, L_0x55d44ec6e9c0, C4<1>, C4<1>;
L_0x55d44ec6e440 .functor OR 1, L_0x55d44ec6e270, L_0x55d44ec6e380, C4<0>, C4<0>;
L_0x55d44ec6e550 .functor AND 1, L_0x55d44ec6e9c0, L_0x55d44ec6e840, C4<1>, C4<1>;
L_0x55d44ec6e600 .functor OR 1, L_0x55d44ec6e440, L_0x55d44ec6e550, C4<0>, C4<0>;
v0x55d44dd66680_0 .net *"_s0", 0 0, L_0x55d44ec6e140;  1 drivers
v0x55d44dd66740_0 .net *"_s10", 0 0, L_0x55d44ec6e550;  1 drivers
v0x55d44dd67a10_0 .net *"_s4", 0 0, L_0x55d44ec6e270;  1 drivers
v0x55d44dd67b00_0 .net *"_s6", 0 0, L_0x55d44ec6e380;  1 drivers
v0x55d44dd5bf50_0 .net *"_s8", 0 0, L_0x55d44ec6e440;  1 drivers
v0x55d44dd649e0_0 .net "a", 0 0, L_0x55d44ec6e710;  1 drivers
v0x55d44dd64aa0_0 .net "b", 0 0, L_0x55d44ec6e840;  1 drivers
v0x55d44dd64600_0 .net "ca", 0 0, L_0x55d44ec6e600;  1 drivers
v0x55d44dd646a0_0 .net "cin", 0 0, L_0x55d44ec6e9c0;  1 drivers
v0x55d44dd5bb30_0 .net "sum", 0 0, L_0x55d44ec6e1b0;  1 drivers
S_0x55d44dd61a90 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dd74360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec6eaf0 .functor XOR 1, L_0x55d44ec6ef90, L_0x55d44ec6f150, C4<0>, C4<0>;
L_0x55d44ec6eb60 .functor XOR 1, L_0x55d44ec6eaf0, L_0x55d44ec6f310, C4<0>, C4<0>;
L_0x55d44ec6ebd0 .functor AND 1, L_0x55d44ec6ef90, L_0x55d44ec6f150, C4<1>, C4<1>;
L_0x55d44ec6ec40 .functor AND 1, L_0x55d44ec6ef90, L_0x55d44ec6f310, C4<1>, C4<1>;
L_0x55d44ec6ed00 .functor OR 1, L_0x55d44ec6ebd0, L_0x55d44ec6ec40, C4<0>, C4<0>;
L_0x55d44ec6ee10 .functor AND 1, L_0x55d44ec6f310, L_0x55d44ec6f150, C4<1>, C4<1>;
L_0x55d44ec6ee80 .functor OR 1, L_0x55d44ec6ed00, L_0x55d44ec6ee10, C4<0>, C4<0>;
v0x55d44dd616b0_0 .net *"_s0", 0 0, L_0x55d44ec6eaf0;  1 drivers
v0x55d44dd61790_0 .net *"_s10", 0 0, L_0x55d44ec6ee10;  1 drivers
v0x55d44dd5eb40_0 .net *"_s4", 0 0, L_0x55d44ec6ebd0;  1 drivers
v0x55d44dd5ec10_0 .net *"_s6", 0 0, L_0x55d44ec6ec40;  1 drivers
v0x55d44dd5e760_0 .net *"_s8", 0 0, L_0x55d44ec6ed00;  1 drivers
v0x55d44dd5b7b0_0 .net "a", 0 0, L_0x55d44ec6ef90;  1 drivers
v0x55d44dd5b870_0 .net "b", 0 0, L_0x55d44ec6f150;  1 drivers
v0x55d44dd62ae0_0 .net "ca", 0 0, L_0x55d44ec6ee80;  1 drivers
v0x55d44dd62b80_0 .net "cin", 0 0, L_0x55d44ec6f310;  1 drivers
v0x55d44dd63f10_0 .net "sum", 0 0, L_0x55d44ec6eb60;  1 drivers
S_0x55d44dd4f0f0 .scope module, "FA_1" "thirtBitAdder" 5 14, 6 3 0, S_0x55d44de028a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44dc96800_0 .net "a", 31 0, L_0x55d44ec86180;  1 drivers
v0x55d44dc968e0_0 .net "b", 31 0, L_0x55d44ec86270;  1 drivers
v0x55d44dc97b90_0 .net "ca", 31 0, L_0x55d44ec85ff0;  1 drivers
v0x55d44dc97c50_0 .net "cin", 31 0, L_0x55d44ec86360;  1 drivers
v0x55d44dc8c0d0_0 .net "sum", 31 0, L_0x55d44ec85eb0;  1 drivers
L_0x55d44ec7b150 .part L_0x55d44ec86180, 0, 16;
L_0x55d44ec7b1f0 .part L_0x55d44ec86270, 0, 16;
L_0x55d44ec7b290 .part L_0x55d44ec86360, 0, 16;
L_0x55d44ec85ba0 .part L_0x55d44ec86180, 16, 16;
L_0x55d44ec85c90 .part L_0x55d44ec86270, 16, 16;
L_0x55d44ec85d80 .part L_0x55d44ec86360, 16, 16;
L_0x55d44ec85eb0 .concat8 [ 16 16 0 0], L_0x55d44ec7ae00, L_0x55d44ec858a0;
L_0x55d44ec85ff0 .concat8 [ 16 16 0 0], L_0x55d44ec7aef0, L_0x55d44ec85940;
S_0x55d44dd55050 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44dd4f0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44dcf78c0_0 .net "a", 15 0, L_0x55d44ec7b150;  1 drivers
v0x55d44dcf79a0_0 .net "b", 15 0, L_0x55d44ec7b1f0;  1 drivers
v0x55d44dcf74e0_0 .net "ca", 15 0, L_0x55d44ec7aef0;  1 drivers
v0x55d44dcf75a0_0 .net "cin", 15 0, L_0x55d44ec7b290;  1 drivers
v0x55d44dcf4530_0 .net "sum", 15 0, L_0x55d44ec7ae00;  1 drivers
L_0x55d44ec72d10 .part L_0x55d44ec7b150, 0, 4;
L_0x55d44ec72db0 .part L_0x55d44ec7b1f0, 0, 4;
L_0x55d44ec72e50 .part L_0x55d44ec7b290, 0, 4;
L_0x55d44ec756a0 .part L_0x55d44ec7b150, 4, 4;
L_0x55d44ec75790 .part L_0x55d44ec7b1f0, 4, 4;
L_0x55d44ec75880 .part L_0x55d44ec7b290, 4, 4;
L_0x55d44ec78110 .part L_0x55d44ec7b150, 8, 4;
L_0x55d44ec781b0 .part L_0x55d44ec7b1f0, 8, 4;
L_0x55d44ec78250 .part L_0x55d44ec7b290, 8, 4;
L_0x55d44ec7aa00 .part L_0x55d44ec7b150, 12, 4;
L_0x55d44ec7ab30 .part L_0x55d44ec7b1f0, 12, 4;
L_0x55d44ec7ac60 .part L_0x55d44ec7b290, 12, 4;
L_0x55d44ec7ae00 .concat8 [ 4 4 4 4], L_0x55d44ec72b00, L_0x55d44ec75490, L_0x55d44ec77f50, L_0x55d44ec7a7f0;
L_0x55d44ec7aef0 .concat8 [ 4 4 4 4], L_0x55d44ec72ba0, L_0x55d44ec75530, L_0x55d44ec77ff0, L_0x55d44ec7a890;
S_0x55d44dd54c70 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44dd55050;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dd42ca0_0 .net "a", 3 0, L_0x55d44ec72d10;  1 drivers
v0x55d44dd42da0_0 .net "b", 3 0, L_0x55d44ec72db0;  1 drivers
v0x55d44dd440d0_0 .net "ca", 3 0, L_0x55d44ec72ba0;  1 drivers
v0x55d44dd441c0_0 .net "cin", 3 0, L_0x55d44ec72e50;  1 drivers
v0x55d44dd3fd90_0 .net "sum", 3 0, L_0x55d44ec72b00;  1 drivers
L_0x55d44ec70ac0 .part L_0x55d44ec72d10, 0, 1;
L_0x55d44ec70bf0 .part L_0x55d44ec72db0, 0, 1;
L_0x55d44ec70d20 .part L_0x55d44ec72e50, 0, 1;
L_0x55d44ec71330 .part L_0x55d44ec72d10, 1, 1;
L_0x55d44ec71460 .part L_0x55d44ec72db0, 1, 1;
L_0x55d44ec71590 .part L_0x55d44ec72e50, 1, 1;
L_0x55d44ec71cd0 .part L_0x55d44ec72d10, 2, 1;
L_0x55d44ec71e00 .part L_0x55d44ec72db0, 2, 1;
L_0x55d44ec71f80 .part L_0x55d44ec72e50, 2, 1;
L_0x55d44ec72550 .part L_0x55d44ec72d10, 3, 1;
L_0x55d44ec72710 .part L_0x55d44ec72db0, 3, 1;
L_0x55d44ec728d0 .part L_0x55d44ec72e50, 3, 1;
L_0x55d44ec72b00 .concat8 [ 1 1 1 1], L_0x55d44ec6f4d0, L_0x55d44ec70ec0, L_0x55d44ec71770, L_0x55d44ec72120;
L_0x55d44ec72ba0 .concat8 [ 1 1 1 1], L_0x55d44ec709b0, L_0x55d44ec71220, L_0x55d44ec71bc0, L_0x55d44ec72440;
S_0x55d44dd52100 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dd54c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec6fae0 .functor XOR 1, L_0x55d44ec70ac0, L_0x55d44ec70bf0, C4<0>, C4<0>;
L_0x55d44ec6f4d0 .functor XOR 1, L_0x55d44ec6fae0, L_0x55d44ec70d20, C4<0>, C4<0>;
L_0x55d44ec70660 .functor AND 1, L_0x55d44ec70ac0, L_0x55d44ec70bf0, C4<1>, C4<1>;
L_0x55d44ec70770 .functor AND 1, L_0x55d44ec70ac0, L_0x55d44ec70d20, C4<1>, C4<1>;
L_0x55d44ec70830 .functor OR 1, L_0x55d44ec70660, L_0x55d44ec70770, C4<0>, C4<0>;
L_0x55d44ec70940 .functor AND 1, L_0x55d44ec70d20, L_0x55d44ec70bf0, C4<1>, C4<1>;
L_0x55d44ec709b0 .functor OR 1, L_0x55d44ec70830, L_0x55d44ec70940, C4<0>, C4<0>;
v0x55d44dd51d20_0 .net *"_s0", 0 0, L_0x55d44ec6fae0;  1 drivers
v0x55d44dd51dc0_0 .net *"_s10", 0 0, L_0x55d44ec70940;  1 drivers
v0x55d44dd4ed70_0 .net *"_s4", 0 0, L_0x55d44ec70660;  1 drivers
v0x55d44dd4ee60_0 .net *"_s6", 0 0, L_0x55d44ec70770;  1 drivers
v0x55d44dd560a0_0 .net *"_s8", 0 0, L_0x55d44ec70830;  1 drivers
v0x55d44dd574d0_0 .net "a", 0 0, L_0x55d44ec70ac0;  1 drivers
v0x55d44dd57590_0 .net "b", 0 0, L_0x55d44ec70bf0;  1 drivers
v0x55d44dd53150_0 .net "ca", 0 0, L_0x55d44ec709b0;  1 drivers
v0x55d44dd531f0_0 .net "cin", 0 0, L_0x55d44ec70d20;  1 drivers
v0x55d44dd54580_0 .net "sum", 0 0, L_0x55d44ec6f4d0;  1 drivers
S_0x55d44dd50200 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dd54c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec70e50 .functor XOR 1, L_0x55d44ec71330, L_0x55d44ec71460, C4<0>, C4<0>;
L_0x55d44ec70ec0 .functor XOR 1, L_0x55d44ec70e50, L_0x55d44ec71590, C4<0>, C4<0>;
L_0x55d44ec70f30 .functor AND 1, L_0x55d44ec71330, L_0x55d44ec71460, C4<1>, C4<1>;
L_0x55d44ec70fa0 .functor AND 1, L_0x55d44ec71330, L_0x55d44ec71590, C4<1>, C4<1>;
L_0x55d44ec71060 .functor OR 1, L_0x55d44ec70f30, L_0x55d44ec70fa0, C4<0>, C4<0>;
L_0x55d44ec71170 .functor AND 1, L_0x55d44ec71590, L_0x55d44ec71460, C4<1>, C4<1>;
L_0x55d44ec71220 .functor OR 1, L_0x55d44ec71060, L_0x55d44ec71170, C4<0>, C4<0>;
v0x55d44dd51630_0 .net *"_s0", 0 0, L_0x55d44ec70e50;  1 drivers
v0x55d44dd51710_0 .net *"_s10", 0 0, L_0x55d44ec71170;  1 drivers
v0x55d44dd4d2f0_0 .net *"_s4", 0 0, L_0x55d44ec70f30;  1 drivers
v0x55d44dd4d3c0_0 .net *"_s6", 0 0, L_0x55d44ec70fa0;  1 drivers
v0x55d44dd4e680_0 .net *"_s8", 0 0, L_0x55d44ec71060;  1 drivers
v0x55d44dd4e760_0 .net "a", 0 0, L_0x55d44ec71330;  1 drivers
v0x55d44dd4bd80_0 .net "b", 0 0, L_0x55d44ec71460;  1 drivers
v0x55d44dd4be40_0 .net "ca", 0 0, L_0x55d44ec71220;  1 drivers
v0x55d44dd3f430_0 .net "cin", 0 0, L_0x55d44ec71590;  1 drivers
v0x55d44dd3f4d0_0 .net "sum", 0 0, L_0x55d44ec70ec0;  1 drivers
S_0x55d44dd32ae0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dd54c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec71700 .functor XOR 1, L_0x55d44ec71cd0, L_0x55d44ec71e00, C4<0>, C4<0>;
L_0x55d44ec71770 .functor XOR 1, L_0x55d44ec71700, L_0x55d44ec71f80, C4<0>, C4<0>;
L_0x55d44ec71830 .functor AND 1, L_0x55d44ec71cd0, L_0x55d44ec71e00, C4<1>, C4<1>;
L_0x55d44ec71940 .functor AND 1, L_0x55d44ec71cd0, L_0x55d44ec71f80, C4<1>, C4<1>;
L_0x55d44ec71a00 .functor OR 1, L_0x55d44ec71830, L_0x55d44ec71940, C4<0>, C4<0>;
L_0x55d44ec71b10 .functor AND 1, L_0x55d44ec71f80, L_0x55d44ec71e00, C4<1>, C4<1>;
L_0x55d44ec71bc0 .functor OR 1, L_0x55d44ec71a00, L_0x55d44ec71b10, C4<0>, C4<0>;
v0x55d44dd41fb0_0 .net *"_s0", 0 0, L_0x55d44ec71700;  1 drivers
v0x55d44dd42070_0 .net *"_s10", 0 0, L_0x55d44ec71b10;  1 drivers
v0x55d44dd4aa40_0 .net *"_s4", 0 0, L_0x55d44ec71830;  1 drivers
v0x55d44dd4ab30_0 .net *"_s6", 0 0, L_0x55d44ec71940;  1 drivers
v0x55d44dd4a660_0 .net *"_s8", 0 0, L_0x55d44ec71a00;  1 drivers
v0x55d44dd41b90_0 .net "a", 0 0, L_0x55d44ec71cd0;  1 drivers
v0x55d44dd41c50_0 .net "b", 0 0, L_0x55d44ec71e00;  1 drivers
v0x55d44dd47af0_0 .net "ca", 0 0, L_0x55d44ec71bc0;  1 drivers
v0x55d44dd47bb0_0 .net "cin", 0 0, L_0x55d44ec71f80;  1 drivers
v0x55d44dd47710_0 .net "sum", 0 0, L_0x55d44ec71770;  1 drivers
S_0x55d44dd44ba0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dd54c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec720b0 .functor XOR 1, L_0x55d44ec72550, L_0x55d44ec72710, C4<0>, C4<0>;
L_0x55d44ec72120 .functor XOR 1, L_0x55d44ec720b0, L_0x55d44ec728d0, C4<0>, C4<0>;
L_0x55d44ec72190 .functor AND 1, L_0x55d44ec72550, L_0x55d44ec72710, C4<1>, C4<1>;
L_0x55d44ec72200 .functor AND 1, L_0x55d44ec72550, L_0x55d44ec728d0, C4<1>, C4<1>;
L_0x55d44ec722c0 .functor OR 1, L_0x55d44ec72190, L_0x55d44ec72200, C4<0>, C4<0>;
L_0x55d44ec723d0 .functor AND 1, L_0x55d44ec728d0, L_0x55d44ec72710, C4<1>, C4<1>;
L_0x55d44ec72440 .functor OR 1, L_0x55d44ec722c0, L_0x55d44ec723d0, C4<0>, C4<0>;
v0x55d44dd447c0_0 .net *"_s0", 0 0, L_0x55d44ec720b0;  1 drivers
v0x55d44dd448a0_0 .net *"_s10", 0 0, L_0x55d44ec723d0;  1 drivers
v0x55d44dd41810_0 .net *"_s4", 0 0, L_0x55d44ec72190;  1 drivers
v0x55d44dd41900_0 .net *"_s6", 0 0, L_0x55d44ec72200;  1 drivers
v0x55d44dd48b40_0 .net *"_s8", 0 0, L_0x55d44ec722c0;  1 drivers
v0x55d44dd49f70_0 .net "a", 0 0, L_0x55d44ec72550;  1 drivers
v0x55d44dd4a030_0 .net "b", 0 0, L_0x55d44ec72710;  1 drivers
v0x55d44dd45bf0_0 .net "ca", 0 0, L_0x55d44ec72440;  1 drivers
v0x55d44dd45c90_0 .net "cin", 0 0, L_0x55d44ec728d0;  1 drivers
v0x55d44dd47020_0 .net "sum", 0 0, L_0x55d44ec72120;  1 drivers
S_0x55d44dd41120 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44dd55050;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dd2c950_0 .net "a", 3 0, L_0x55d44ec756a0;  1 drivers
v0x55d44dd2ca50_0 .net "b", 3 0, L_0x55d44ec75790;  1 drivers
v0x55d44dd2dd80_0 .net "ca", 3 0, L_0x55d44ec75530;  1 drivers
v0x55d44dd2de70_0 .net "cin", 3 0, L_0x55d44ec75880;  1 drivers
v0x55d44dd29a00_0 .net "sum", 3 0, L_0x55d44ec75490;  1 drivers
L_0x55d44ec73450 .part L_0x55d44ec756a0, 0, 1;
L_0x55d44ec73580 .part L_0x55d44ec75790, 0, 1;
L_0x55d44ec736b0 .part L_0x55d44ec75880, 0, 1;
L_0x55d44ec73cc0 .part L_0x55d44ec756a0, 1, 1;
L_0x55d44ec73df0 .part L_0x55d44ec75790, 1, 1;
L_0x55d44ec73f20 .part L_0x55d44ec75880, 1, 1;
L_0x55d44ec74660 .part L_0x55d44ec756a0, 2, 1;
L_0x55d44ec74790 .part L_0x55d44ec75790, 2, 1;
L_0x55d44ec74910 .part L_0x55d44ec75880, 2, 1;
L_0x55d44ec74ee0 .part L_0x55d44ec756a0, 3, 1;
L_0x55d44ec750a0 .part L_0x55d44ec75790, 3, 1;
L_0x55d44ec75260 .part L_0x55d44ec75880, 3, 1;
L_0x55d44ec75490 .concat8 [ 1 1 1 1], L_0x55d44ec72ef0, L_0x55d44ec73850, L_0x55d44ec74100, L_0x55d44ec74ab0;
L_0x55d44ec75530 .concat8 [ 1 1 1 1], L_0x55d44ec73340, L_0x55d44ec73bb0, L_0x55d44ec74550, L_0x55d44ec74dd0;
S_0x55d44dd35660 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dd41120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec72a90 .functor XOR 1, L_0x55d44ec73450, L_0x55d44ec73580, C4<0>, C4<0>;
L_0x55d44ec72ef0 .functor XOR 1, L_0x55d44ec72a90, L_0x55d44ec736b0, C4<0>, C4<0>;
L_0x55d44ec72fb0 .functor AND 1, L_0x55d44ec73450, L_0x55d44ec73580, C4<1>, C4<1>;
L_0x55d44ec730c0 .functor AND 1, L_0x55d44ec73450, L_0x55d44ec736b0, C4<1>, C4<1>;
L_0x55d44ec73180 .functor OR 1, L_0x55d44ec72fb0, L_0x55d44ec730c0, C4<0>, C4<0>;
L_0x55d44ec73290 .functor AND 1, L_0x55d44ec736b0, L_0x55d44ec73580, C4<1>, C4<1>;
L_0x55d44ec73340 .functor OR 1, L_0x55d44ec73180, L_0x55d44ec73290, C4<0>, C4<0>;
v0x55d44dd3e0f0_0 .net *"_s0", 0 0, L_0x55d44ec72a90;  1 drivers
v0x55d44dd3e190_0 .net *"_s10", 0 0, L_0x55d44ec73290;  1 drivers
v0x55d44dd3dd10_0 .net *"_s4", 0 0, L_0x55d44ec72fb0;  1 drivers
v0x55d44dd3de00_0 .net *"_s6", 0 0, L_0x55d44ec730c0;  1 drivers
v0x55d44dd35240_0 .net *"_s8", 0 0, L_0x55d44ec73180;  1 drivers
v0x55d44dd3b1a0_0 .net "a", 0 0, L_0x55d44ec73450;  1 drivers
v0x55d44dd3b260_0 .net "b", 0 0, L_0x55d44ec73580;  1 drivers
v0x55d44dd3adc0_0 .net "ca", 0 0, L_0x55d44ec73340;  1 drivers
v0x55d44dd3ae60_0 .net "cin", 0 0, L_0x55d44ec736b0;  1 drivers
v0x55d44dd38250_0 .net "sum", 0 0, L_0x55d44ec72ef0;  1 drivers
S_0x55d44dd37e70 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dd41120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec737e0 .functor XOR 1, L_0x55d44ec73cc0, L_0x55d44ec73df0, C4<0>, C4<0>;
L_0x55d44ec73850 .functor XOR 1, L_0x55d44ec737e0, L_0x55d44ec73f20, C4<0>, C4<0>;
L_0x55d44ec738c0 .functor AND 1, L_0x55d44ec73cc0, L_0x55d44ec73df0, C4<1>, C4<1>;
L_0x55d44ec73930 .functor AND 1, L_0x55d44ec73cc0, L_0x55d44ec73f20, C4<1>, C4<1>;
L_0x55d44ec739f0 .functor OR 1, L_0x55d44ec738c0, L_0x55d44ec73930, C4<0>, C4<0>;
L_0x55d44ec73b00 .functor AND 1, L_0x55d44ec73f20, L_0x55d44ec73df0, C4<1>, C4<1>;
L_0x55d44ec73bb0 .functor OR 1, L_0x55d44ec739f0, L_0x55d44ec73b00, C4<0>, C4<0>;
v0x55d44dd34ec0_0 .net *"_s0", 0 0, L_0x55d44ec737e0;  1 drivers
v0x55d44dd34fa0_0 .net *"_s10", 0 0, L_0x55d44ec73b00;  1 drivers
v0x55d44dd3c1f0_0 .net *"_s4", 0 0, L_0x55d44ec738c0;  1 drivers
v0x55d44dd3c2c0_0 .net *"_s6", 0 0, L_0x55d44ec73930;  1 drivers
v0x55d44dd3d620_0 .net *"_s8", 0 0, L_0x55d44ec739f0;  1 drivers
v0x55d44dd392a0_0 .net "a", 0 0, L_0x55d44ec73cc0;  1 drivers
v0x55d44dd39360_0 .net "b", 0 0, L_0x55d44ec73df0;  1 drivers
v0x55d44dd3a6d0_0 .net "ca", 0 0, L_0x55d44ec73bb0;  1 drivers
v0x55d44dd3a770_0 .net "cin", 0 0, L_0x55d44ec73f20;  1 drivers
v0x55d44dd36350_0 .net "sum", 0 0, L_0x55d44ec73850;  1 drivers
S_0x55d44dd37780 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dd41120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec74090 .functor XOR 1, L_0x55d44ec74660, L_0x55d44ec74790, C4<0>, C4<0>;
L_0x55d44ec74100 .functor XOR 1, L_0x55d44ec74090, L_0x55d44ec74910, C4<0>, C4<0>;
L_0x55d44ec741c0 .functor AND 1, L_0x55d44ec74660, L_0x55d44ec74790, C4<1>, C4<1>;
L_0x55d44ec742d0 .functor AND 1, L_0x55d44ec74660, L_0x55d44ec74910, C4<1>, C4<1>;
L_0x55d44ec74390 .functor OR 1, L_0x55d44ec741c0, L_0x55d44ec742d0, C4<0>, C4<0>;
L_0x55d44ec744a0 .functor AND 1, L_0x55d44ec74910, L_0x55d44ec74790, C4<1>, C4<1>;
L_0x55d44ec74550 .functor OR 1, L_0x55d44ec74390, L_0x55d44ec744a0, C4<0>, C4<0>;
v0x55d44dd33440_0 .net *"_s0", 0 0, L_0x55d44ec74090;  1 drivers
v0x55d44dd33500_0 .net *"_s10", 0 0, L_0x55d44ec744a0;  1 drivers
v0x55d44dd347d0_0 .net *"_s4", 0 0, L_0x55d44ec741c0;  1 drivers
v0x55d44dd348c0_0 .net *"_s6", 0 0, L_0x55d44ec742d0;  1 drivers
v0x55d44dd28d10_0 .net *"_s8", 0 0, L_0x55d44ec74390;  1 drivers
v0x55d44dd317a0_0 .net "a", 0 0, L_0x55d44ec74660;  1 drivers
v0x55d44dd31860_0 .net "b", 0 0, L_0x55d44ec74790;  1 drivers
v0x55d44dd313c0_0 .net "ca", 0 0, L_0x55d44ec74550;  1 drivers
v0x55d44dd31460_0 .net "cin", 0 0, L_0x55d44ec74910;  1 drivers
v0x55d44dd288f0_0 .net "sum", 0 0, L_0x55d44ec74100;  1 drivers
S_0x55d44dd2e850 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dd41120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec74a40 .functor XOR 1, L_0x55d44ec74ee0, L_0x55d44ec750a0, C4<0>, C4<0>;
L_0x55d44ec74ab0 .functor XOR 1, L_0x55d44ec74a40, L_0x55d44ec75260, C4<0>, C4<0>;
L_0x55d44ec74b20 .functor AND 1, L_0x55d44ec74ee0, L_0x55d44ec750a0, C4<1>, C4<1>;
L_0x55d44ec74b90 .functor AND 1, L_0x55d44ec74ee0, L_0x55d44ec75260, C4<1>, C4<1>;
L_0x55d44ec74c50 .functor OR 1, L_0x55d44ec74b20, L_0x55d44ec74b90, C4<0>, C4<0>;
L_0x55d44ec74d60 .functor AND 1, L_0x55d44ec75260, L_0x55d44ec750a0, C4<1>, C4<1>;
L_0x55d44ec74dd0 .functor OR 1, L_0x55d44ec74c50, L_0x55d44ec74d60, C4<0>, C4<0>;
v0x55d44dd2e470_0 .net *"_s0", 0 0, L_0x55d44ec74a40;  1 drivers
v0x55d44dd2e550_0 .net *"_s10", 0 0, L_0x55d44ec74d60;  1 drivers
v0x55d44dd2b900_0 .net *"_s4", 0 0, L_0x55d44ec74b20;  1 drivers
v0x55d44dd2b9d0_0 .net *"_s6", 0 0, L_0x55d44ec74b90;  1 drivers
v0x55d44dd2b520_0 .net *"_s8", 0 0, L_0x55d44ec74c50;  1 drivers
v0x55d44dd28570_0 .net "a", 0 0, L_0x55d44ec74ee0;  1 drivers
v0x55d44dd28630_0 .net "b", 0 0, L_0x55d44ec750a0;  1 drivers
v0x55d44dd2f8a0_0 .net "ca", 0 0, L_0x55d44ec74dd0;  1 drivers
v0x55d44dd2f940_0 .net "cin", 0 0, L_0x55d44ec75260;  1 drivers
v0x55d44dd30cd0_0 .net "sum", 0 0, L_0x55d44ec74ab0;  1 drivers
S_0x55d44dd2ae30 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44dd55050;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dd136d0_0 .net "a", 3 0, L_0x55d44ec78110;  1 drivers
v0x55d44dd137d0_0 .net "b", 3 0, L_0x55d44ec781b0;  1 drivers
v0x55d44dd10b60_0 .net "ca", 3 0, L_0x55d44ec77ff0;  1 drivers
v0x55d44dd10c50_0 .net "cin", 3 0, L_0x55d44ec78250;  1 drivers
v0x55d44dd10780_0 .net "sum", 3 0, L_0x55d44ec77f50;  1 drivers
L_0x55d44ec75f10 .part L_0x55d44ec78110, 0, 1;
L_0x55d44ec76040 .part L_0x55d44ec781b0, 0, 1;
L_0x55d44ec76170 .part L_0x55d44ec78250, 0, 1;
L_0x55d44ec76780 .part L_0x55d44ec78110, 1, 1;
L_0x55d44ec768b0 .part L_0x55d44ec781b0, 1, 1;
L_0x55d44ec769e0 .part L_0x55d44ec78250, 1, 1;
L_0x55d44ec77120 .part L_0x55d44ec78110, 2, 1;
L_0x55d44ec77250 .part L_0x55d44ec781b0, 2, 1;
L_0x55d44ec773d0 .part L_0x55d44ec78250, 2, 1;
L_0x55d44ec779a0 .part L_0x55d44ec78110, 3, 1;
L_0x55d44ec77b60 .part L_0x55d44ec781b0, 3, 1;
L_0x55d44ec77d20 .part L_0x55d44ec78250, 3, 1;
L_0x55d44ec77f50 .concat8 [ 1 1 1 1], L_0x55d44ec759b0, L_0x55d44ec76310, L_0x55d44ec76bc0, L_0x55d44ec77570;
L_0x55d44ec77ff0 .concat8 [ 1 1 1 1], L_0x55d44ec75e00, L_0x55d44ec76670, L_0x55d44ec77010, L_0x55d44ec77890;
S_0x55d44dd26af0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dd2ae30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec75420 .functor XOR 1, L_0x55d44ec75f10, L_0x55d44ec76040, C4<0>, C4<0>;
L_0x55d44ec759b0 .functor XOR 1, L_0x55d44ec75420, L_0x55d44ec76170, C4<0>, C4<0>;
L_0x55d44ec75a70 .functor AND 1, L_0x55d44ec75f10, L_0x55d44ec76040, C4<1>, C4<1>;
L_0x55d44ec75b80 .functor AND 1, L_0x55d44ec75f10, L_0x55d44ec76170, C4<1>, C4<1>;
L_0x55d44ec75c40 .functor OR 1, L_0x55d44ec75a70, L_0x55d44ec75b80, C4<0>, C4<0>;
L_0x55d44ec75d50 .functor AND 1, L_0x55d44ec76170, L_0x55d44ec76040, C4<1>, C4<1>;
L_0x55d44ec75e00 .functor OR 1, L_0x55d44ec75c40, L_0x55d44ec75d50, C4<0>, C4<0>;
v0x55d44dd27e80_0 .net *"_s0", 0 0, L_0x55d44ec75420;  1 drivers
v0x55d44dd27f20_0 .net *"_s10", 0 0, L_0x55d44ec75d50;  1 drivers
v0x55d44dd1c2d0_0 .net *"_s4", 0 0, L_0x55d44ec75a70;  1 drivers
v0x55d44dd1c3c0_0 .net *"_s6", 0 0, L_0x55d44ec75b80;  1 drivers
v0x55d44dd24d60_0 .net *"_s8", 0 0, L_0x55d44ec75c40;  1 drivers
v0x55d44dd24980_0 .net "a", 0 0, L_0x55d44ec75f10;  1 drivers
v0x55d44dd24a40_0 .net "b", 0 0, L_0x55d44ec76040;  1 drivers
v0x55d44dd1beb0_0 .net "ca", 0 0, L_0x55d44ec75e00;  1 drivers
v0x55d44dd1bf50_0 .net "cin", 0 0, L_0x55d44ec76170;  1 drivers
v0x55d44dd21e10_0 .net "sum", 0 0, L_0x55d44ec759b0;  1 drivers
S_0x55d44dd21a30 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dd2ae30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec762a0 .functor XOR 1, L_0x55d44ec76780, L_0x55d44ec768b0, C4<0>, C4<0>;
L_0x55d44ec76310 .functor XOR 1, L_0x55d44ec762a0, L_0x55d44ec769e0, C4<0>, C4<0>;
L_0x55d44ec76380 .functor AND 1, L_0x55d44ec76780, L_0x55d44ec768b0, C4<1>, C4<1>;
L_0x55d44ec763f0 .functor AND 1, L_0x55d44ec76780, L_0x55d44ec769e0, C4<1>, C4<1>;
L_0x55d44ec764b0 .functor OR 1, L_0x55d44ec76380, L_0x55d44ec763f0, C4<0>, C4<0>;
L_0x55d44ec765c0 .functor AND 1, L_0x55d44ec769e0, L_0x55d44ec768b0, C4<1>, C4<1>;
L_0x55d44ec76670 .functor OR 1, L_0x55d44ec764b0, L_0x55d44ec765c0, C4<0>, C4<0>;
v0x55d44dd1eec0_0 .net *"_s0", 0 0, L_0x55d44ec762a0;  1 drivers
v0x55d44dd1efa0_0 .net *"_s10", 0 0, L_0x55d44ec765c0;  1 drivers
v0x55d44dd1eae0_0 .net *"_s4", 0 0, L_0x55d44ec76380;  1 drivers
v0x55d44dd1ebb0_0 .net *"_s6", 0 0, L_0x55d44ec763f0;  1 drivers
v0x55d44dd1bb30_0 .net *"_s8", 0 0, L_0x55d44ec764b0;  1 drivers
v0x55d44dd1bc10_0 .net "a", 0 0, L_0x55d44ec76780;  1 drivers
v0x55d44dd22e60_0 .net "b", 0 0, L_0x55d44ec768b0;  1 drivers
v0x55d44dd22f20_0 .net "ca", 0 0, L_0x55d44ec76670;  1 drivers
v0x55d44dd24290_0 .net "cin", 0 0, L_0x55d44ec769e0;  1 drivers
v0x55d44dd24330_0 .net "sum", 0 0, L_0x55d44ec76310;  1 drivers
S_0x55d44dd1ff10 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dd2ae30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec76b50 .functor XOR 1, L_0x55d44ec77120, L_0x55d44ec77250, C4<0>, C4<0>;
L_0x55d44ec76bc0 .functor XOR 1, L_0x55d44ec76b50, L_0x55d44ec773d0, C4<0>, C4<0>;
L_0x55d44ec76c80 .functor AND 1, L_0x55d44ec77120, L_0x55d44ec77250, C4<1>, C4<1>;
L_0x55d44ec76d90 .functor AND 1, L_0x55d44ec77120, L_0x55d44ec773d0, C4<1>, C4<1>;
L_0x55d44ec76e50 .functor OR 1, L_0x55d44ec76c80, L_0x55d44ec76d90, C4<0>, C4<0>;
L_0x55d44ec76f60 .functor AND 1, L_0x55d44ec773d0, L_0x55d44ec77250, C4<1>, C4<1>;
L_0x55d44ec77010 .functor OR 1, L_0x55d44ec76e50, L_0x55d44ec76f60, C4<0>, C4<0>;
v0x55d44dd21340_0 .net *"_s0", 0 0, L_0x55d44ec76b50;  1 drivers
v0x55d44dd21400_0 .net *"_s10", 0 0, L_0x55d44ec76f60;  1 drivers
v0x55d44dd1cfc0_0 .net *"_s4", 0 0, L_0x55d44ec76c80;  1 drivers
v0x55d44dd1d0b0_0 .net *"_s6", 0 0, L_0x55d44ec76d90;  1 drivers
v0x55d44dd1e3f0_0 .net *"_s8", 0 0, L_0x55d44ec76e50;  1 drivers
v0x55d44dd1a010_0 .net "a", 0 0, L_0x55d44ec77120;  1 drivers
v0x55d44dd1a0d0_0 .net "b", 0 0, L_0x55d44ec77250;  1 drivers
v0x55d44dd1b440_0 .net "ca", 0 0, L_0x55d44ec77010;  1 drivers
v0x55d44dd1b500_0 .net "cin", 0 0, L_0x55d44ec773d0;  1 drivers
v0x55d44dd188b0_0 .net "sum", 0 0, L_0x55d44ec76bc0;  1 drivers
S_0x55d44dd0b3f0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dd2ae30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec77500 .functor XOR 1, L_0x55d44ec779a0, L_0x55d44ec77b60, C4<0>, C4<0>;
L_0x55d44ec77570 .functor XOR 1, L_0x55d44ec77500, L_0x55d44ec77d20, C4<0>, C4<0>;
L_0x55d44ec775e0 .functor AND 1, L_0x55d44ec779a0, L_0x55d44ec77b60, C4<1>, C4<1>;
L_0x55d44ec77650 .functor AND 1, L_0x55d44ec779a0, L_0x55d44ec77d20, C4<1>, C4<1>;
L_0x55d44ec77710 .functor OR 1, L_0x55d44ec775e0, L_0x55d44ec77650, C4<0>, C4<0>;
L_0x55d44ec77820 .functor AND 1, L_0x55d44ec77d20, L_0x55d44ec77b60, C4<1>, C4<1>;
L_0x55d44ec77890 .functor OR 1, L_0x55d44ec77710, L_0x55d44ec77820, C4<0>, C4<0>;
v0x55d44dcfeaa0_0 .net *"_s0", 0 0, L_0x55d44ec77500;  1 drivers
v0x55d44dcfeb80_0 .net *"_s10", 0 0, L_0x55d44ec77820;  1 drivers
v0x55d44dd0df70_0 .net *"_s4", 0 0, L_0x55d44ec775e0;  1 drivers
v0x55d44dd0e060_0 .net *"_s6", 0 0, L_0x55d44ec77650;  1 drivers
v0x55d44dd16a00_0 .net *"_s8", 0 0, L_0x55d44ec77710;  1 drivers
v0x55d44dd16620_0 .net "a", 0 0, L_0x55d44ec779a0;  1 drivers
v0x55d44dd166e0_0 .net "b", 0 0, L_0x55d44ec77b60;  1 drivers
v0x55d44dd0db50_0 .net "ca", 0 0, L_0x55d44ec77890;  1 drivers
v0x55d44dd0dbf0_0 .net "cin", 0 0, L_0x55d44ec77d20;  1 drivers
v0x55d44dd13ab0_0 .net "sum", 0 0, L_0x55d44ec77570;  1 drivers
S_0x55d44dd0d7d0 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44dd55050;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dcf48b0_0 .net "a", 3 0, L_0x55d44ec7aa00;  1 drivers
v0x55d44dcf49b0_0 .net "b", 3 0, L_0x55d44ec7ab30;  1 drivers
v0x55d44dcfa810_0 .net "ca", 3 0, L_0x55d44ec7a890;  1 drivers
v0x55d44dcfa900_0 .net "cin", 3 0, L_0x55d44ec7ac60;  1 drivers
v0x55d44dcfa430_0 .net "sum", 3 0, L_0x55d44ec7a7f0;  1 drivers
L_0x55d44ec78810 .part L_0x55d44ec7aa00, 0, 1;
L_0x55d44ec78940 .part L_0x55d44ec7ab30, 0, 1;
L_0x55d44ec78a70 .part L_0x55d44ec7ac60, 0, 1;
L_0x55d44ec79040 .part L_0x55d44ec7aa00, 1, 1;
L_0x55d44ec79170 .part L_0x55d44ec7ab30, 1, 1;
L_0x55d44ec792a0 .part L_0x55d44ec7ac60, 1, 1;
L_0x55d44ec79960 .part L_0x55d44ec7aa00, 2, 1;
L_0x55d44ec79a90 .part L_0x55d44ec7ab30, 2, 1;
L_0x55d44ec79c10 .part L_0x55d44ec7ac60, 2, 1;
L_0x55d44ec7a1e0 .part L_0x55d44ec7aa00, 3, 1;
L_0x55d44ec7a400 .part L_0x55d44ec7ab30, 3, 1;
L_0x55d44ec7a5c0 .part L_0x55d44ec7ac60, 3, 1;
L_0x55d44ec7a7f0 .concat8 [ 1 1 1 1], L_0x55d44ec782f0, L_0x55d44ec78c10, L_0x55d44ec79440, L_0x55d44ec79db0;
L_0x55d44ec7a890 .concat8 [ 1 1 1 1], L_0x55d44ec78700, L_0x55d44ec78f30, L_0x55d44ec79850, L_0x55d44ec7a0d0;
S_0x55d44dd14b00 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dd0d7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec77ee0 .functor XOR 1, L_0x55d44ec78810, L_0x55d44ec78940, C4<0>, C4<0>;
L_0x55d44ec782f0 .functor XOR 1, L_0x55d44ec77ee0, L_0x55d44ec78a70, C4<0>, C4<0>;
L_0x55d44ec783b0 .functor AND 1, L_0x55d44ec78810, L_0x55d44ec78940, C4<1>, C4<1>;
L_0x55d44ec784c0 .functor AND 1, L_0x55d44ec78810, L_0x55d44ec78a70, C4<1>, C4<1>;
L_0x55d44ec78580 .functor OR 1, L_0x55d44ec783b0, L_0x55d44ec784c0, C4<0>, C4<0>;
L_0x55d44ec78690 .functor AND 1, L_0x55d44ec78a70, L_0x55d44ec78940, C4<1>, C4<1>;
L_0x55d44ec78700 .functor OR 1, L_0x55d44ec78580, L_0x55d44ec78690, C4<0>, C4<0>;
v0x55d44dd15f30_0 .net *"_s0", 0 0, L_0x55d44ec77ee0;  1 drivers
v0x55d44dd15fd0_0 .net *"_s10", 0 0, L_0x55d44ec78690;  1 drivers
v0x55d44dd11bb0_0 .net *"_s4", 0 0, L_0x55d44ec783b0;  1 drivers
v0x55d44dd11ca0_0 .net *"_s6", 0 0, L_0x55d44ec784c0;  1 drivers
v0x55d44dd12fe0_0 .net *"_s8", 0 0, L_0x55d44ec78580;  1 drivers
v0x55d44dd0ec60_0 .net "a", 0 0, L_0x55d44ec78810;  1 drivers
v0x55d44dd0ed20_0 .net "b", 0 0, L_0x55d44ec78940;  1 drivers
v0x55d44dd10090_0 .net "ca", 0 0, L_0x55d44ec78700;  1 drivers
v0x55d44dd10130_0 .net "cin", 0 0, L_0x55d44ec78a70;  1 drivers
v0x55d44dd0bd50_0 .net "sum", 0 0, L_0x55d44ec782f0;  1 drivers
S_0x55d44dd0d0e0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dd0d7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec78ba0 .functor XOR 1, L_0x55d44ec79040, L_0x55d44ec79170, C4<0>, C4<0>;
L_0x55d44ec78c10 .functor XOR 1, L_0x55d44ec78ba0, L_0x55d44ec792a0, C4<0>, C4<0>;
L_0x55d44ec78c80 .functor AND 1, L_0x55d44ec79040, L_0x55d44ec79170, C4<1>, C4<1>;
L_0x55d44ec78cf0 .functor AND 1, L_0x55d44ec79040, L_0x55d44ec792a0, C4<1>, C4<1>;
L_0x55d44ec78db0 .functor OR 1, L_0x55d44ec78c80, L_0x55d44ec78cf0, C4<0>, C4<0>;
L_0x55d44ec78ec0 .functor AND 1, L_0x55d44ec792a0, L_0x55d44ec79170, C4<1>, C4<1>;
L_0x55d44ec78f30 .functor OR 1, L_0x55d44ec78db0, L_0x55d44ec78ec0, C4<0>, C4<0>;
v0x55d44dd01620_0 .net *"_s0", 0 0, L_0x55d44ec78ba0;  1 drivers
v0x55d44dd01700_0 .net *"_s10", 0 0, L_0x55d44ec78ec0;  1 drivers
v0x55d44dd0a0b0_0 .net *"_s4", 0 0, L_0x55d44ec78c80;  1 drivers
v0x55d44dd0a180_0 .net *"_s6", 0 0, L_0x55d44ec78cf0;  1 drivers
v0x55d44dd09cd0_0 .net *"_s8", 0 0, L_0x55d44ec78db0;  1 drivers
v0x55d44dd01200_0 .net "a", 0 0, L_0x55d44ec79040;  1 drivers
v0x55d44dd012c0_0 .net "b", 0 0, L_0x55d44ec79170;  1 drivers
v0x55d44dd07160_0 .net "ca", 0 0, L_0x55d44ec78f30;  1 drivers
v0x55d44dd07200_0 .net "cin", 0 0, L_0x55d44ec792a0;  1 drivers
v0x55d44dd06d80_0 .net "sum", 0 0, L_0x55d44ec78c10;  1 drivers
S_0x55d44dd04210 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dd0d7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec793d0 .functor XOR 1, L_0x55d44ec79960, L_0x55d44ec79a90, C4<0>, C4<0>;
L_0x55d44ec79440 .functor XOR 1, L_0x55d44ec793d0, L_0x55d44ec79c10, C4<0>, C4<0>;
L_0x55d44ec79500 .functor AND 1, L_0x55d44ec79960, L_0x55d44ec79a90, C4<1>, C4<1>;
L_0x55d44ec79610 .functor AND 1, L_0x55d44ec79960, L_0x55d44ec79c10, C4<1>, C4<1>;
L_0x55d44ec796d0 .functor OR 1, L_0x55d44ec79500, L_0x55d44ec79610, C4<0>, C4<0>;
L_0x55d44ec797e0 .functor AND 1, L_0x55d44ec79c10, L_0x55d44ec79a90, C4<1>, C4<1>;
L_0x55d44ec79850 .functor OR 1, L_0x55d44ec796d0, L_0x55d44ec797e0, C4<0>, C4<0>;
v0x55d44dd03e30_0 .net *"_s0", 0 0, L_0x55d44ec793d0;  1 drivers
v0x55d44dd03ef0_0 .net *"_s10", 0 0, L_0x55d44ec797e0;  1 drivers
v0x55d44dd00e80_0 .net *"_s4", 0 0, L_0x55d44ec79500;  1 drivers
v0x55d44dd00f70_0 .net *"_s6", 0 0, L_0x55d44ec79610;  1 drivers
v0x55d44dd081b0_0 .net *"_s8", 0 0, L_0x55d44ec796d0;  1 drivers
v0x55d44dd095e0_0 .net "a", 0 0, L_0x55d44ec79960;  1 drivers
v0x55d44dd096a0_0 .net "b", 0 0, L_0x55d44ec79a90;  1 drivers
v0x55d44dd05260_0 .net "ca", 0 0, L_0x55d44ec79850;  1 drivers
v0x55d44dd05300_0 .net "cin", 0 0, L_0x55d44ec79c10;  1 drivers
v0x55d44dd06690_0 .net "sum", 0 0, L_0x55d44ec79440;  1 drivers
S_0x55d44dd02310 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dd0d7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec79d40 .functor XOR 1, L_0x55d44ec7a1e0, L_0x55d44ec7a400, C4<0>, C4<0>;
L_0x55d44ec79db0 .functor XOR 1, L_0x55d44ec79d40, L_0x55d44ec7a5c0, C4<0>, C4<0>;
L_0x55d44ec79e20 .functor AND 1, L_0x55d44ec7a1e0, L_0x55d44ec7a400, C4<1>, C4<1>;
L_0x55d44ec79e90 .functor AND 1, L_0x55d44ec7a1e0, L_0x55d44ec7a5c0, C4<1>, C4<1>;
L_0x55d44ec79f50 .functor OR 1, L_0x55d44ec79e20, L_0x55d44ec79e90, C4<0>, C4<0>;
L_0x55d44ec7a060 .functor AND 1, L_0x55d44ec7a5c0, L_0x55d44ec7a400, C4<1>, C4<1>;
L_0x55d44ec7a0d0 .functor OR 1, L_0x55d44ec79f50, L_0x55d44ec7a060, C4<0>, C4<0>;
v0x55d44dd03740_0 .net *"_s0", 0 0, L_0x55d44ec79d40;  1 drivers
v0x55d44dd03820_0 .net *"_s10", 0 0, L_0x55d44ec7a060;  1 drivers
v0x55d44dcff400_0 .net *"_s4", 0 0, L_0x55d44ec79e20;  1 drivers
v0x55d44dcff4d0_0 .net *"_s6", 0 0, L_0x55d44ec79e90;  1 drivers
v0x55d44dd00790_0 .net *"_s8", 0 0, L_0x55d44ec79f50;  1 drivers
v0x55d44dcf4cd0_0 .net "a", 0 0, L_0x55d44ec7a1e0;  1 drivers
v0x55d44dcf4d90_0 .net "b", 0 0, L_0x55d44ec7a400;  1 drivers
v0x55d44dcfd760_0 .net "ca", 0 0, L_0x55d44ec7a0d0;  1 drivers
v0x55d44dcfd800_0 .net "cin", 0 0, L_0x55d44ec7a5c0;  1 drivers
v0x55d44dcfd380_0 .net "sum", 0 0, L_0x55d44ec79db0;  1 drivers
S_0x55d44dcfb860 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44dd4f0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44dc9da90_0 .net "a", 15 0, L_0x55d44ec85ba0;  1 drivers
v0x55d44dc9db70_0 .net "b", 15 0, L_0x55d44ec85c90;  1 drivers
v0x55d44dc99710_0 .net "ca", 15 0, L_0x55d44ec85940;  1 drivers
v0x55d44dc997d0_0 .net "cin", 15 0, L_0x55d44ec85d80;  1 drivers
v0x55d44dc9ab40_0 .net "sum", 15 0, L_0x55d44ec858a0;  1 drivers
L_0x55d44ec7d970 .part L_0x55d44ec85ba0, 0, 4;
L_0x55d44ec7da10 .part L_0x55d44ec85c90, 0, 4;
L_0x55d44ec7dab0 .part L_0x55d44ec85d80, 0, 4;
L_0x55d44ec80200 .part L_0x55d44ec85ba0, 4, 4;
L_0x55d44ec802f0 .part L_0x55d44ec85c90, 4, 4;
L_0x55d44ec803e0 .part L_0x55d44ec85d80, 4, 4;
L_0x55d44ec82b80 .part L_0x55d44ec85ba0, 8, 4;
L_0x55d44ec82c20 .part L_0x55d44ec85c90, 8, 4;
L_0x55d44ec82d10 .part L_0x55d44ec85d80, 8, 4;
L_0x55d44ec854a0 .part L_0x55d44ec85ba0, 12, 4;
L_0x55d44ec855d0 .part L_0x55d44ec85c90, 12, 4;
L_0x55d44ec85700 .part L_0x55d44ec85d80, 12, 4;
L_0x55d44ec858a0 .concat8 [ 4 4 4 4], L_0x55d44ec7d760, L_0x55d44ec7fff0, L_0x55d44ec82970, L_0x55d44ec85290;
L_0x55d44ec85940 .concat8 [ 4 4 4 4], L_0x55d44ec7d800, L_0x55d44ec80090, L_0x55d44ec82a10, L_0x55d44ec85330;
S_0x55d44dcfcc90 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44dcfb860;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dce37c0_0 .net "a", 3 0, L_0x55d44ec7d970;  1 drivers
v0x55d44dce38c0_0 .net "b", 3 0, L_0x55d44ec7da10;  1 drivers
v0x55d44dce33e0_0 .net "ca", 3 0, L_0x55d44ec7d800;  1 drivers
v0x55d44dce34d0_0 .net "cin", 3 0, L_0x55d44ec7dab0;  1 drivers
v0x55d44dcda910_0 .net "sum", 3 0, L_0x55d44ec7d760;  1 drivers
L_0x55d44ec7b7e0 .part L_0x55d44ec7d970, 0, 1;
L_0x55d44ec7b910 .part L_0x55d44ec7da10, 0, 1;
L_0x55d44ec7ba40 .part L_0x55d44ec7dab0, 0, 1;
L_0x55d44ec7c010 .part L_0x55d44ec7d970, 1, 1;
L_0x55d44ec7c140 .part L_0x55d44ec7da10, 1, 1;
L_0x55d44ec7c270 .part L_0x55d44ec7dab0, 1, 1;
L_0x55d44ec7c930 .part L_0x55d44ec7d970, 2, 1;
L_0x55d44ec7ca60 .part L_0x55d44ec7da10, 2, 1;
L_0x55d44ec7cbe0 .part L_0x55d44ec7dab0, 2, 1;
L_0x55d44ec7d1b0 .part L_0x55d44ec7d970, 3, 1;
L_0x55d44ec7d370 .part L_0x55d44ec7da10, 3, 1;
L_0x55d44ec7d530 .part L_0x55d44ec7dab0, 3, 1;
L_0x55d44ec7d760 .concat8 [ 1 1 1 1], L_0x55d44ec7a780, L_0x55d44ec7bbe0, L_0x55d44ec7c410, L_0x55d44ec7cd80;
L_0x55d44ec7d800 .concat8 [ 1 1 1 1], L_0x55d44ec7b6d0, L_0x55d44ec7bf00, L_0x55d44ec7c820, L_0x55d44ec7d0a0;
S_0x55d44dcf8910 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dcfcc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec7ad90 .functor XOR 1, L_0x55d44ec7b7e0, L_0x55d44ec7b910, C4<0>, C4<0>;
L_0x55d44ec7a780 .functor XOR 1, L_0x55d44ec7ad90, L_0x55d44ec7ba40, C4<0>, C4<0>;
L_0x55d44ec7b380 .functor AND 1, L_0x55d44ec7b7e0, L_0x55d44ec7b910, C4<1>, C4<1>;
L_0x55d44ec7b490 .functor AND 1, L_0x55d44ec7b7e0, L_0x55d44ec7ba40, C4<1>, C4<1>;
L_0x55d44ec7b550 .functor OR 1, L_0x55d44ec7b380, L_0x55d44ec7b490, C4<0>, C4<0>;
L_0x55d44ec7b660 .functor AND 1, L_0x55d44ec7ba40, L_0x55d44ec7b910, C4<1>, C4<1>;
L_0x55d44ec7b6d0 .functor OR 1, L_0x55d44ec7b550, L_0x55d44ec7b660, C4<0>, C4<0>;
v0x55d44dcf9d40_0 .net *"_s0", 0 0, L_0x55d44ec7ad90;  1 drivers
v0x55d44dcf9de0_0 .net *"_s10", 0 0, L_0x55d44ec7b660;  1 drivers
v0x55d44dcf59c0_0 .net *"_s4", 0 0, L_0x55d44ec7b380;  1 drivers
v0x55d44dcf5ab0_0 .net *"_s6", 0 0, L_0x55d44ec7b490;  1 drivers
v0x55d44dcf6df0_0 .net *"_s8", 0 0, L_0x55d44ec7b550;  1 drivers
v0x55d44dcf2ab0_0 .net "a", 0 0, L_0x55d44ec7b7e0;  1 drivers
v0x55d44dcf2b70_0 .net "b", 0 0, L_0x55d44ec7b910;  1 drivers
v0x55d44dcf3e40_0 .net "ca", 0 0, L_0x55d44ec7b6d0;  1 drivers
v0x55d44dcf3ee0_0 .net "cin", 0 0, L_0x55d44ec7ba40;  1 drivers
v0x55d44dce8290_0 .net "sum", 0 0, L_0x55d44ec7a780;  1 drivers
S_0x55d44dcf0d20 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dcfcc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec7bb70 .functor XOR 1, L_0x55d44ec7c010, L_0x55d44ec7c140, C4<0>, C4<0>;
L_0x55d44ec7bbe0 .functor XOR 1, L_0x55d44ec7bb70, L_0x55d44ec7c270, C4<0>, C4<0>;
L_0x55d44ec7bc50 .functor AND 1, L_0x55d44ec7c010, L_0x55d44ec7c140, C4<1>, C4<1>;
L_0x55d44ec7bcc0 .functor AND 1, L_0x55d44ec7c010, L_0x55d44ec7c270, C4<1>, C4<1>;
L_0x55d44ec7bd80 .functor OR 1, L_0x55d44ec7bc50, L_0x55d44ec7bcc0, C4<0>, C4<0>;
L_0x55d44ec7be90 .functor AND 1, L_0x55d44ec7c270, L_0x55d44ec7c140, C4<1>, C4<1>;
L_0x55d44ec7bf00 .functor OR 1, L_0x55d44ec7bd80, L_0x55d44ec7be90, C4<0>, C4<0>;
v0x55d44dcf0940_0 .net *"_s0", 0 0, L_0x55d44ec7bb70;  1 drivers
v0x55d44dcf0a20_0 .net *"_s10", 0 0, L_0x55d44ec7be90;  1 drivers
v0x55d44dce7e70_0 .net *"_s4", 0 0, L_0x55d44ec7bc50;  1 drivers
v0x55d44dce7f40_0 .net *"_s6", 0 0, L_0x55d44ec7bcc0;  1 drivers
v0x55d44dceddd0_0 .net *"_s8", 0 0, L_0x55d44ec7bd80;  1 drivers
v0x55d44dcedeb0_0 .net "a", 0 0, L_0x55d44ec7c010;  1 drivers
v0x55d44dced9f0_0 .net "b", 0 0, L_0x55d44ec7c140;  1 drivers
v0x55d44dcedab0_0 .net "ca", 0 0, L_0x55d44ec7bf00;  1 drivers
v0x55d44dceae80_0 .net "cin", 0 0, L_0x55d44ec7c270;  1 drivers
v0x55d44dceaf20_0 .net "sum", 0 0, L_0x55d44ec7bbe0;  1 drivers
S_0x55d44dceaaa0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dcfcc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec7c3a0 .functor XOR 1, L_0x55d44ec7c930, L_0x55d44ec7ca60, C4<0>, C4<0>;
L_0x55d44ec7c410 .functor XOR 1, L_0x55d44ec7c3a0, L_0x55d44ec7cbe0, C4<0>, C4<0>;
L_0x55d44ec7c4d0 .functor AND 1, L_0x55d44ec7c930, L_0x55d44ec7ca60, C4<1>, C4<1>;
L_0x55d44ec7c5e0 .functor AND 1, L_0x55d44ec7c930, L_0x55d44ec7cbe0, C4<1>, C4<1>;
L_0x55d44ec7c6a0 .functor OR 1, L_0x55d44ec7c4d0, L_0x55d44ec7c5e0, C4<0>, C4<0>;
L_0x55d44ec7c7b0 .functor AND 1, L_0x55d44ec7cbe0, L_0x55d44ec7ca60, C4<1>, C4<1>;
L_0x55d44ec7c820 .functor OR 1, L_0x55d44ec7c6a0, L_0x55d44ec7c7b0, C4<0>, C4<0>;
v0x55d44dce7af0_0 .net *"_s0", 0 0, L_0x55d44ec7c3a0;  1 drivers
v0x55d44dce7bb0_0 .net *"_s10", 0 0, L_0x55d44ec7c7b0;  1 drivers
v0x55d44dceee20_0 .net *"_s4", 0 0, L_0x55d44ec7c4d0;  1 drivers
v0x55d44dceef10_0 .net *"_s6", 0 0, L_0x55d44ec7c5e0;  1 drivers
v0x55d44dcf0250_0 .net *"_s8", 0 0, L_0x55d44ec7c6a0;  1 drivers
v0x55d44dcebed0_0 .net "a", 0 0, L_0x55d44ec7c930;  1 drivers
v0x55d44dcebf90_0 .net "b", 0 0, L_0x55d44ec7ca60;  1 drivers
v0x55d44dced300_0 .net "ca", 0 0, L_0x55d44ec7c820;  1 drivers
v0x55d44dced3c0_0 .net "cin", 0 0, L_0x55d44ec7cbe0;  1 drivers
v0x55d44dce8f80_0 .net "sum", 0 0, L_0x55d44ec7c410;  1 drivers
S_0x55d44dcea3b0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dcfcc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec7cd10 .functor XOR 1, L_0x55d44ec7d1b0, L_0x55d44ec7d370, C4<0>, C4<0>;
L_0x55d44ec7cd80 .functor XOR 1, L_0x55d44ec7cd10, L_0x55d44ec7d530, C4<0>, C4<0>;
L_0x55d44ec7cdf0 .functor AND 1, L_0x55d44ec7d1b0, L_0x55d44ec7d370, C4<1>, C4<1>;
L_0x55d44ec7ce60 .functor AND 1, L_0x55d44ec7d1b0, L_0x55d44ec7d530, C4<1>, C4<1>;
L_0x55d44ec7cf20 .functor OR 1, L_0x55d44ec7cdf0, L_0x55d44ec7ce60, C4<0>, C4<0>;
L_0x55d44ec7d030 .functor AND 1, L_0x55d44ec7d530, L_0x55d44ec7d370, C4<1>, C4<1>;
L_0x55d44ec7d0a0 .functor OR 1, L_0x55d44ec7cf20, L_0x55d44ec7d030, C4<0>, C4<0>;
v0x55d44dce6070_0 .net *"_s0", 0 0, L_0x55d44ec7cd10;  1 drivers
v0x55d44dce6150_0 .net *"_s10", 0 0, L_0x55d44ec7d030;  1 drivers
v0x55d44dce7400_0 .net *"_s4", 0 0, L_0x55d44ec7cdf0;  1 drivers
v0x55d44dce74f0_0 .net *"_s6", 0 0, L_0x55d44ec7ce60;  1 drivers
v0x55d44dce4b00_0 .net *"_s8", 0 0, L_0x55d44ec7cf20;  1 drivers
v0x55d44dcd81b0_0 .net "a", 0 0, L_0x55d44ec7d1b0;  1 drivers
v0x55d44dcd8270_0 .net "b", 0 0, L_0x55d44ec7d370;  1 drivers
v0x55d44dccb860_0 .net "ca", 0 0, L_0x55d44ec7d0a0;  1 drivers
v0x55d44dccb900_0 .net "cin", 0 0, L_0x55d44ec7d530;  1 drivers
v0x55d44dcdad30_0 .net "sum", 0 0, L_0x55d44ec7cd80;  1 drivers
S_0x55d44dce0870 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44dcfb860;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dccd550_0 .net "a", 3 0, L_0x55d44ec80200;  1 drivers
v0x55d44dccd650_0 .net "b", 3 0, L_0x55d44ec802f0;  1 drivers
v0x55d44dcc1a90_0 .net "ca", 3 0, L_0x55d44ec80090;  1 drivers
v0x55d44dcc1b80_0 .net "cin", 3 0, L_0x55d44ec803e0;  1 drivers
v0x55d44dcca520_0 .net "sum", 3 0, L_0x55d44ec7fff0;  1 drivers
L_0x55d44ec7e070 .part L_0x55d44ec80200, 0, 1;
L_0x55d44ec7e1a0 .part L_0x55d44ec802f0, 0, 1;
L_0x55d44ec7e2d0 .part L_0x55d44ec803e0, 0, 1;
L_0x55d44ec7e8a0 .part L_0x55d44ec80200, 1, 1;
L_0x55d44ec7e9d0 .part L_0x55d44ec802f0, 1, 1;
L_0x55d44ec7eb00 .part L_0x55d44ec803e0, 1, 1;
L_0x55d44ec7f1c0 .part L_0x55d44ec80200, 2, 1;
L_0x55d44ec7f2f0 .part L_0x55d44ec802f0, 2, 1;
L_0x55d44ec7f470 .part L_0x55d44ec803e0, 2, 1;
L_0x55d44ec7fa40 .part L_0x55d44ec80200, 3, 1;
L_0x55d44ec7fc00 .part L_0x55d44ec802f0, 3, 1;
L_0x55d44ec7fdc0 .part L_0x55d44ec803e0, 3, 1;
L_0x55d44ec7fff0 .concat8 [ 1 1 1 1], L_0x55d44ec7db50, L_0x55d44ec7e470, L_0x55d44ec7eca0, L_0x55d44ec7f610;
L_0x55d44ec80090 .concat8 [ 1 1 1 1], L_0x55d44ec7df60, L_0x55d44ec7e790, L_0x55d44ec7f0b0, L_0x55d44ec7f930;
S_0x55d44dce0490 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dce0870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec7d6f0 .functor XOR 1, L_0x55d44ec7e070, L_0x55d44ec7e1a0, C4<0>, C4<0>;
L_0x55d44ec7db50 .functor XOR 1, L_0x55d44ec7d6f0, L_0x55d44ec7e2d0, C4<0>, C4<0>;
L_0x55d44ec7dc10 .functor AND 1, L_0x55d44ec7e070, L_0x55d44ec7e1a0, C4<1>, C4<1>;
L_0x55d44ec7dd20 .functor AND 1, L_0x55d44ec7e070, L_0x55d44ec7e2d0, C4<1>, C4<1>;
L_0x55d44ec7dde0 .functor OR 1, L_0x55d44ec7dc10, L_0x55d44ec7dd20, C4<0>, C4<0>;
L_0x55d44ec7def0 .functor AND 1, L_0x55d44ec7e2d0, L_0x55d44ec7e1a0, C4<1>, C4<1>;
L_0x55d44ec7df60 .functor OR 1, L_0x55d44ec7dde0, L_0x55d44ec7def0, C4<0>, C4<0>;
v0x55d44dcdd920_0 .net *"_s0", 0 0, L_0x55d44ec7d6f0;  1 drivers
v0x55d44dcdd9c0_0 .net *"_s10", 0 0, L_0x55d44ec7def0;  1 drivers
v0x55d44dcdd540_0 .net *"_s4", 0 0, L_0x55d44ec7dc10;  1 drivers
v0x55d44dcdd630_0 .net *"_s6", 0 0, L_0x55d44ec7dd20;  1 drivers
v0x55d44dcda590_0 .net *"_s8", 0 0, L_0x55d44ec7dde0;  1 drivers
v0x55d44dce18c0_0 .net "a", 0 0, L_0x55d44ec7e070;  1 drivers
v0x55d44dce1980_0 .net "b", 0 0, L_0x55d44ec7e1a0;  1 drivers
v0x55d44dce2cf0_0 .net "ca", 0 0, L_0x55d44ec7df60;  1 drivers
v0x55d44dce2d90_0 .net "cin", 0 0, L_0x55d44ec7e2d0;  1 drivers
v0x55d44dcde970_0 .net "sum", 0 0, L_0x55d44ec7db50;  1 drivers
S_0x55d44dcdfda0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dce0870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec7e400 .functor XOR 1, L_0x55d44ec7e8a0, L_0x55d44ec7e9d0, C4<0>, C4<0>;
L_0x55d44ec7e470 .functor XOR 1, L_0x55d44ec7e400, L_0x55d44ec7eb00, C4<0>, C4<0>;
L_0x55d44ec7e4e0 .functor AND 1, L_0x55d44ec7e8a0, L_0x55d44ec7e9d0, C4<1>, C4<1>;
L_0x55d44ec7e550 .functor AND 1, L_0x55d44ec7e8a0, L_0x55d44ec7eb00, C4<1>, C4<1>;
L_0x55d44ec7e610 .functor OR 1, L_0x55d44ec7e4e0, L_0x55d44ec7e550, C4<0>, C4<0>;
L_0x55d44ec7e720 .functor AND 1, L_0x55d44ec7eb00, L_0x55d44ec7e9d0, C4<1>, C4<1>;
L_0x55d44ec7e790 .functor OR 1, L_0x55d44ec7e610, L_0x55d44ec7e720, C4<0>, C4<0>;
v0x55d44dcdba20_0 .net *"_s0", 0 0, L_0x55d44ec7e400;  1 drivers
v0x55d44dcdbb00_0 .net *"_s10", 0 0, L_0x55d44ec7e720;  1 drivers
v0x55d44dcdce50_0 .net *"_s4", 0 0, L_0x55d44ec7e4e0;  1 drivers
v0x55d44dcdcf20_0 .net *"_s6", 0 0, L_0x55d44ec7e550;  1 drivers
v0x55d44dcd8b10_0 .net *"_s8", 0 0, L_0x55d44ec7e610;  1 drivers
v0x55d44dcd9ea0_0 .net "a", 0 0, L_0x55d44ec7e8a0;  1 drivers
v0x55d44dcd9f60_0 .net "b", 0 0, L_0x55d44ec7e9d0;  1 drivers
v0x55d44dcce3e0_0 .net "ca", 0 0, L_0x55d44ec7e790;  1 drivers
v0x55d44dcce480_0 .net "cin", 0 0, L_0x55d44ec7eb00;  1 drivers
v0x55d44dcd6e70_0 .net "sum", 0 0, L_0x55d44ec7e470;  1 drivers
S_0x55d44dcd6a90 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dce0870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec7ec30 .functor XOR 1, L_0x55d44ec7f1c0, L_0x55d44ec7f2f0, C4<0>, C4<0>;
L_0x55d44ec7eca0 .functor XOR 1, L_0x55d44ec7ec30, L_0x55d44ec7f470, C4<0>, C4<0>;
L_0x55d44ec7ed60 .functor AND 1, L_0x55d44ec7f1c0, L_0x55d44ec7f2f0, C4<1>, C4<1>;
L_0x55d44ec7ee70 .functor AND 1, L_0x55d44ec7f1c0, L_0x55d44ec7f470, C4<1>, C4<1>;
L_0x55d44ec7ef30 .functor OR 1, L_0x55d44ec7ed60, L_0x55d44ec7ee70, C4<0>, C4<0>;
L_0x55d44ec7f040 .functor AND 1, L_0x55d44ec7f470, L_0x55d44ec7f2f0, C4<1>, C4<1>;
L_0x55d44ec7f0b0 .functor OR 1, L_0x55d44ec7ef30, L_0x55d44ec7f040, C4<0>, C4<0>;
v0x55d44dccdfc0_0 .net *"_s0", 0 0, L_0x55d44ec7ec30;  1 drivers
v0x55d44dcce080_0 .net *"_s10", 0 0, L_0x55d44ec7f040;  1 drivers
v0x55d44dcd3f20_0 .net *"_s4", 0 0, L_0x55d44ec7ed60;  1 drivers
v0x55d44dcd4010_0 .net *"_s6", 0 0, L_0x55d44ec7ee70;  1 drivers
v0x55d44dcd3b40_0 .net *"_s8", 0 0, L_0x55d44ec7ef30;  1 drivers
v0x55d44dcd0fd0_0 .net "a", 0 0, L_0x55d44ec7f1c0;  1 drivers
v0x55d44dcd1090_0 .net "b", 0 0, L_0x55d44ec7f2f0;  1 drivers
v0x55d44dcd0bf0_0 .net "ca", 0 0, L_0x55d44ec7f0b0;  1 drivers
v0x55d44dcd0c90_0 .net "cin", 0 0, L_0x55d44ec7f470;  1 drivers
v0x55d44dccdc40_0 .net "sum", 0 0, L_0x55d44ec7eca0;  1 drivers
S_0x55d44dcd4f70 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dce0870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec7f5a0 .functor XOR 1, L_0x55d44ec7fa40, L_0x55d44ec7fc00, C4<0>, C4<0>;
L_0x55d44ec7f610 .functor XOR 1, L_0x55d44ec7f5a0, L_0x55d44ec7fdc0, C4<0>, C4<0>;
L_0x55d44ec7f680 .functor AND 1, L_0x55d44ec7fa40, L_0x55d44ec7fc00, C4<1>, C4<1>;
L_0x55d44ec7f6f0 .functor AND 1, L_0x55d44ec7fa40, L_0x55d44ec7fdc0, C4<1>, C4<1>;
L_0x55d44ec7f7b0 .functor OR 1, L_0x55d44ec7f680, L_0x55d44ec7f6f0, C4<0>, C4<0>;
L_0x55d44ec7f8c0 .functor AND 1, L_0x55d44ec7fdc0, L_0x55d44ec7fc00, C4<1>, C4<1>;
L_0x55d44ec7f930 .functor OR 1, L_0x55d44ec7f7b0, L_0x55d44ec7f8c0, C4<0>, C4<0>;
v0x55d44dcd63a0_0 .net *"_s0", 0 0, L_0x55d44ec7f5a0;  1 drivers
v0x55d44dcd6480_0 .net *"_s10", 0 0, L_0x55d44ec7f8c0;  1 drivers
v0x55d44dcd2020_0 .net *"_s4", 0 0, L_0x55d44ec7f680;  1 drivers
v0x55d44dcd20f0_0 .net *"_s6", 0 0, L_0x55d44ec7f6f0;  1 drivers
v0x55d44dcd3450_0 .net *"_s8", 0 0, L_0x55d44ec7f7b0;  1 drivers
v0x55d44dccf0d0_0 .net "a", 0 0, L_0x55d44ec7fa40;  1 drivers
v0x55d44dccf190_0 .net "b", 0 0, L_0x55d44ec7fc00;  1 drivers
v0x55d44dcd0500_0 .net "ca", 0 0, L_0x55d44ec7f930;  1 drivers
v0x55d44dcd05a0_0 .net "cin", 0 0, L_0x55d44ec7fdc0;  1 drivers
v0x55d44dccc1c0_0 .net "sum", 0 0, L_0x55d44ec7f610;  1 drivers
S_0x55d44dcca140 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44dcfb860;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dcb5d40_0 .net "a", 3 0, L_0x55d44ec82b80;  1 drivers
v0x55d44dcb5e40_0 .net "b", 3 0, L_0x55d44ec82c20;  1 drivers
v0x55d44dcb7170_0 .net "ca", 3 0, L_0x55d44ec82a10;  1 drivers
v0x55d44dcb7260_0 .net "cin", 3 0, L_0x55d44ec82d10;  1 drivers
v0x55d44dcb2d00_0 .net "sum", 3 0, L_0x55d44ec82970;  1 drivers
L_0x55d44ec809f0 .part L_0x55d44ec82b80, 0, 1;
L_0x55d44ec80b20 .part L_0x55d44ec82c20, 0, 1;
L_0x55d44ec80c50 .part L_0x55d44ec82d10, 0, 1;
L_0x55d44ec81220 .part L_0x55d44ec82b80, 1, 1;
L_0x55d44ec81350 .part L_0x55d44ec82c20, 1, 1;
L_0x55d44ec81480 .part L_0x55d44ec82d10, 1, 1;
L_0x55d44ec81b40 .part L_0x55d44ec82b80, 2, 1;
L_0x55d44ec81c70 .part L_0x55d44ec82c20, 2, 1;
L_0x55d44ec81df0 .part L_0x55d44ec82d10, 2, 1;
L_0x55d44ec823c0 .part L_0x55d44ec82b80, 3, 1;
L_0x55d44ec82580 .part L_0x55d44ec82c20, 3, 1;
L_0x55d44ec82740 .part L_0x55d44ec82d10, 3, 1;
L_0x55d44ec82970 .concat8 [ 1 1 1 1], L_0x55d44ec804d0, L_0x55d44ec80df0, L_0x55d44ec81620, L_0x55d44ec81f90;
L_0x55d44ec82a10 .concat8 [ 1 1 1 1], L_0x55d44ec808e0, L_0x55d44ec81110, L_0x55d44ec81a30, L_0x55d44ec822b0;
S_0x55d44dcc1670 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dcca140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec7ff80 .functor XOR 1, L_0x55d44ec809f0, L_0x55d44ec80b20, C4<0>, C4<0>;
L_0x55d44ec804d0 .functor XOR 1, L_0x55d44ec7ff80, L_0x55d44ec80c50, C4<0>, C4<0>;
L_0x55d44ec80590 .functor AND 1, L_0x55d44ec809f0, L_0x55d44ec80b20, C4<1>, C4<1>;
L_0x55d44ec806a0 .functor AND 1, L_0x55d44ec809f0, L_0x55d44ec80c50, C4<1>, C4<1>;
L_0x55d44ec80760 .functor OR 1, L_0x55d44ec80590, L_0x55d44ec806a0, C4<0>, C4<0>;
L_0x55d44ec80870 .functor AND 1, L_0x55d44ec80c50, L_0x55d44ec80b20, C4<1>, C4<1>;
L_0x55d44ec808e0 .functor OR 1, L_0x55d44ec80760, L_0x55d44ec80870, C4<0>, C4<0>;
v0x55d44dcc75d0_0 .net *"_s0", 0 0, L_0x55d44ec7ff80;  1 drivers
v0x55d44dcc7670_0 .net *"_s10", 0 0, L_0x55d44ec80870;  1 drivers
v0x55d44dcc71f0_0 .net *"_s4", 0 0, L_0x55d44ec80590;  1 drivers
v0x55d44dcc72e0_0 .net *"_s6", 0 0, L_0x55d44ec806a0;  1 drivers
v0x55d44dcc4680_0 .net *"_s8", 0 0, L_0x55d44ec80760;  1 drivers
v0x55d44dcc42a0_0 .net "a", 0 0, L_0x55d44ec809f0;  1 drivers
v0x55d44dcc4360_0 .net "b", 0 0, L_0x55d44ec80b20;  1 drivers
v0x55d44dcc12f0_0 .net "ca", 0 0, L_0x55d44ec808e0;  1 drivers
v0x55d44dcc1390_0 .net "cin", 0 0, L_0x55d44ec80c50;  1 drivers
v0x55d44dcc8620_0 .net "sum", 0 0, L_0x55d44ec804d0;  1 drivers
S_0x55d44dcc9a50 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dcca140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec80d80 .functor XOR 1, L_0x55d44ec81220, L_0x55d44ec81350, C4<0>, C4<0>;
L_0x55d44ec80df0 .functor XOR 1, L_0x55d44ec80d80, L_0x55d44ec81480, C4<0>, C4<0>;
L_0x55d44ec80e60 .functor AND 1, L_0x55d44ec81220, L_0x55d44ec81350, C4<1>, C4<1>;
L_0x55d44ec80ed0 .functor AND 1, L_0x55d44ec81220, L_0x55d44ec81480, C4<1>, C4<1>;
L_0x55d44ec80f90 .functor OR 1, L_0x55d44ec80e60, L_0x55d44ec80ed0, C4<0>, C4<0>;
L_0x55d44ec810a0 .functor AND 1, L_0x55d44ec81480, L_0x55d44ec81350, C4<1>, C4<1>;
L_0x55d44ec81110 .functor OR 1, L_0x55d44ec80f90, L_0x55d44ec810a0, C4<0>, C4<0>;
v0x55d44dcc56d0_0 .net *"_s0", 0 0, L_0x55d44ec80d80;  1 drivers
v0x55d44dcc57b0_0 .net *"_s10", 0 0, L_0x55d44ec810a0;  1 drivers
v0x55d44dcc6b00_0 .net *"_s4", 0 0, L_0x55d44ec80e60;  1 drivers
v0x55d44dcc6bd0_0 .net *"_s6", 0 0, L_0x55d44ec80ed0;  1 drivers
v0x55d44dcc2780_0 .net *"_s8", 0 0, L_0x55d44ec80f90;  1 drivers
v0x55d44dcc2860_0 .net "a", 0 0, L_0x55d44ec81220;  1 drivers
v0x55d44dcc3bb0_0 .net "b", 0 0, L_0x55d44ec81350;  1 drivers
v0x55d44dcc3c70_0 .net "ca", 0 0, L_0x55d44ec81110;  1 drivers
v0x55d44dcbf870_0 .net "cin", 0 0, L_0x55d44ec81480;  1 drivers
v0x55d44dcbf910_0 .net "sum", 0 0, L_0x55d44ec80df0;  1 drivers
S_0x55d44dcc0c00 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dcca140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec815b0 .functor XOR 1, L_0x55d44ec81b40, L_0x55d44ec81c70, C4<0>, C4<0>;
L_0x55d44ec81620 .functor XOR 1, L_0x55d44ec815b0, L_0x55d44ec81df0, C4<0>, C4<0>;
L_0x55d44ec816e0 .functor AND 1, L_0x55d44ec81b40, L_0x55d44ec81c70, C4<1>, C4<1>;
L_0x55d44ec817f0 .functor AND 1, L_0x55d44ec81b40, L_0x55d44ec81df0, C4<1>, C4<1>;
L_0x55d44ec818b0 .functor OR 1, L_0x55d44ec816e0, L_0x55d44ec817f0, C4<0>, C4<0>;
L_0x55d44ec819c0 .functor AND 1, L_0x55d44ec81df0, L_0x55d44ec81c70, C4<1>, C4<1>;
L_0x55d44ec81a30 .functor OR 1, L_0x55d44ec818b0, L_0x55d44ec819c0, C4<0>, C4<0>;
v0x55d44dcb5050_0 .net *"_s0", 0 0, L_0x55d44ec815b0;  1 drivers
v0x55d44dcb5110_0 .net *"_s10", 0 0, L_0x55d44ec819c0;  1 drivers
v0x55d44dcbdae0_0 .net *"_s4", 0 0, L_0x55d44ec816e0;  1 drivers
v0x55d44dcbdbd0_0 .net *"_s6", 0 0, L_0x55d44ec817f0;  1 drivers
v0x55d44dcbd700_0 .net *"_s8", 0 0, L_0x55d44ec818b0;  1 drivers
v0x55d44dcb4c30_0 .net "a", 0 0, L_0x55d44ec81b40;  1 drivers
v0x55d44dcb4cf0_0 .net "b", 0 0, L_0x55d44ec81c70;  1 drivers
v0x55d44dcbab90_0 .net "ca", 0 0, L_0x55d44ec81a30;  1 drivers
v0x55d44dcbac50_0 .net "cin", 0 0, L_0x55d44ec81df0;  1 drivers
v0x55d44dcba7b0_0 .net "sum", 0 0, L_0x55d44ec81620;  1 drivers
S_0x55d44dcb7c40 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dcca140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec81f20 .functor XOR 1, L_0x55d44ec823c0, L_0x55d44ec82580, C4<0>, C4<0>;
L_0x55d44ec81f90 .functor XOR 1, L_0x55d44ec81f20, L_0x55d44ec82740, C4<0>, C4<0>;
L_0x55d44ec82000 .functor AND 1, L_0x55d44ec823c0, L_0x55d44ec82580, C4<1>, C4<1>;
L_0x55d44ec82070 .functor AND 1, L_0x55d44ec823c0, L_0x55d44ec82740, C4<1>, C4<1>;
L_0x55d44ec82130 .functor OR 1, L_0x55d44ec82000, L_0x55d44ec82070, C4<0>, C4<0>;
L_0x55d44ec82240 .functor AND 1, L_0x55d44ec82740, L_0x55d44ec82580, C4<1>, C4<1>;
L_0x55d44ec822b0 .functor OR 1, L_0x55d44ec82130, L_0x55d44ec82240, C4<0>, C4<0>;
v0x55d44dcb7860_0 .net *"_s0", 0 0, L_0x55d44ec81f20;  1 drivers
v0x55d44dcb7940_0 .net *"_s10", 0 0, L_0x55d44ec82240;  1 drivers
v0x55d44dcb4820_0 .net *"_s4", 0 0, L_0x55d44ec82000;  1 drivers
v0x55d44dcb4910_0 .net *"_s6", 0 0, L_0x55d44ec82070;  1 drivers
v0x55d44dcbbbe0_0 .net *"_s8", 0 0, L_0x55d44ec82130;  1 drivers
v0x55d44dcbd010_0 .net "a", 0 0, L_0x55d44ec823c0;  1 drivers
v0x55d44dcbd0d0_0 .net "b", 0 0, L_0x55d44ec82580;  1 drivers
v0x55d44dcb8c90_0 .net "ca", 0 0, L_0x55d44ec822b0;  1 drivers
v0x55d44dcb8d30_0 .net "cin", 0 0, L_0x55d44ec82740;  1 drivers
v0x55d44dcba0c0_0 .net "sum", 0 0, L_0x55d44ec81f90;  1 drivers
S_0x55d44dcb4130 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44dcfb860;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dc9f5b0_0 .net "a", 3 0, L_0x55d44ec854a0;  1 drivers
v0x55d44dc9f6b0_0 .net "b", 3 0, L_0x55d44ec855d0;  1 drivers
v0x55d44dca09e0_0 .net "ca", 3 0, L_0x55d44ec85330;  1 drivers
v0x55d44dca0ad0_0 .net "cin", 3 0, L_0x55d44ec85700;  1 drivers
v0x55d44dc9c660_0 .net "sum", 3 0, L_0x55d44ec85290;  1 drivers
L_0x55d44ec832d0 .part L_0x55d44ec854a0, 0, 1;
L_0x55d44ec83400 .part L_0x55d44ec855d0, 0, 1;
L_0x55d44ec83530 .part L_0x55d44ec85700, 0, 1;
L_0x55d44ec83b00 .part L_0x55d44ec854a0, 1, 1;
L_0x55d44ec83c30 .part L_0x55d44ec855d0, 1, 1;
L_0x55d44ec83d60 .part L_0x55d44ec85700, 1, 1;
L_0x55d44ec84460 .part L_0x55d44ec854a0, 2, 1;
L_0x55d44ec84590 .part L_0x55d44ec855d0, 2, 1;
L_0x55d44ec84710 .part L_0x55d44ec85700, 2, 1;
L_0x55d44ec84ce0 .part L_0x55d44ec854a0, 3, 1;
L_0x55d44ec84ea0 .part L_0x55d44ec855d0, 3, 1;
L_0x55d44ec85060 .part L_0x55d44ec85700, 3, 1;
L_0x55d44ec85290 .concat8 [ 1 1 1 1], L_0x55d44ec82db0, L_0x55d44ec836d0, L_0x55d44ec83f00, L_0x55d44ec848b0;
L_0x55d44ec85330 .concat8 [ 1 1 1 1], L_0x55d44ec831c0, L_0x55d44ec839f0, L_0x55d44ec84350, L_0x55d44ec84bd0;
S_0x55d44dca27f0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dcb4130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec82900 .functor XOR 1, L_0x55d44ec832d0, L_0x55d44ec83400, C4<0>, C4<0>;
L_0x55d44ec82db0 .functor XOR 1, L_0x55d44ec82900, L_0x55d44ec83530, C4<0>, C4<0>;
L_0x55d44ec82e70 .functor AND 1, L_0x55d44ec832d0, L_0x55d44ec83400, C4<1>, C4<1>;
L_0x55d44ec82f80 .functor AND 1, L_0x55d44ec832d0, L_0x55d44ec83530, C4<1>, C4<1>;
L_0x55d44ec83040 .functor OR 1, L_0x55d44ec82e70, L_0x55d44ec82f80, C4<0>, C4<0>;
L_0x55d44ec83150 .functor AND 1, L_0x55d44ec83530, L_0x55d44ec83400, C4<1>, C4<1>;
L_0x55d44ec831c0 .functor OR 1, L_0x55d44ec83040, L_0x55d44ec83150, C4<0>, C4<0>;
v0x55d44dc95ea0_0 .net *"_s0", 0 0, L_0x55d44ec82900;  1 drivers
v0x55d44dc95f40_0 .net *"_s10", 0 0, L_0x55d44ec83150;  1 drivers
v0x55d44dca5370_0 .net *"_s4", 0 0, L_0x55d44ec82e70;  1 drivers
v0x55d44dca5460_0 .net *"_s6", 0 0, L_0x55d44ec82f80;  1 drivers
v0x55d44dcade00_0 .net *"_s8", 0 0, L_0x55d44ec83040;  1 drivers
v0x55d44dcada20_0 .net "a", 0 0, L_0x55d44ec832d0;  1 drivers
v0x55d44dcadae0_0 .net "b", 0 0, L_0x55d44ec83400;  1 drivers
v0x55d44dca4f50_0 .net "ca", 0 0, L_0x55d44ec831c0;  1 drivers
v0x55d44dca4ff0_0 .net "cin", 0 0, L_0x55d44ec83530;  1 drivers
v0x55d44dcaaeb0_0 .net "sum", 0 0, L_0x55d44ec82db0;  1 drivers
S_0x55d44dcaaad0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dcb4130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec83660 .functor XOR 1, L_0x55d44ec83b00, L_0x55d44ec83c30, C4<0>, C4<0>;
L_0x55d44ec836d0 .functor XOR 1, L_0x55d44ec83660, L_0x55d44ec83d60, C4<0>, C4<0>;
L_0x55d44ec83740 .functor AND 1, L_0x55d44ec83b00, L_0x55d44ec83c30, C4<1>, C4<1>;
L_0x55d44ec837b0 .functor AND 1, L_0x55d44ec83b00, L_0x55d44ec83d60, C4<1>, C4<1>;
L_0x55d44ec83870 .functor OR 1, L_0x55d44ec83740, L_0x55d44ec837b0, C4<0>, C4<0>;
L_0x55d44ec83980 .functor AND 1, L_0x55d44ec83d60, L_0x55d44ec83c30, C4<1>, C4<1>;
L_0x55d44ec839f0 .functor OR 1, L_0x55d44ec83870, L_0x55d44ec83980, C4<0>, C4<0>;
v0x55d44dca7f60_0 .net *"_s0", 0 0, L_0x55d44ec83660;  1 drivers
v0x55d44dca8040_0 .net *"_s10", 0 0, L_0x55d44ec83980;  1 drivers
v0x55d44dca7b80_0 .net *"_s4", 0 0, L_0x55d44ec83740;  1 drivers
v0x55d44dca7c50_0 .net *"_s6", 0 0, L_0x55d44ec837b0;  1 drivers
v0x55d44dca4bd0_0 .net *"_s8", 0 0, L_0x55d44ec83870;  1 drivers
v0x55d44dcabf00_0 .net "a", 0 0, L_0x55d44ec83b00;  1 drivers
v0x55d44dcabfc0_0 .net "b", 0 0, L_0x55d44ec83c30;  1 drivers
v0x55d44dcad330_0 .net "ca", 0 0, L_0x55d44ec839f0;  1 drivers
v0x55d44dcad3d0_0 .net "cin", 0 0, L_0x55d44ec83d60;  1 drivers
v0x55d44dca8fb0_0 .net "sum", 0 0, L_0x55d44ec836d0;  1 drivers
S_0x55d44dcaa3e0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dcb4130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec83e90 .functor XOR 1, L_0x55d44ec84460, L_0x55d44ec84590, C4<0>, C4<0>;
L_0x55d44ec83f00 .functor XOR 1, L_0x55d44ec83e90, L_0x55d44ec84710, C4<0>, C4<0>;
L_0x55d44ec83fc0 .functor AND 1, L_0x55d44ec84460, L_0x55d44ec84590, C4<1>, C4<1>;
L_0x55d44ec840d0 .functor AND 1, L_0x55d44ec84460, L_0x55d44ec84710, C4<1>, C4<1>;
L_0x55d44ec84190 .functor OR 1, L_0x55d44ec83fc0, L_0x55d44ec840d0, C4<0>, C4<0>;
L_0x55d44ec842a0 .functor AND 1, L_0x55d44ec84710, L_0x55d44ec84590, C4<1>, C4<1>;
L_0x55d44ec84350 .functor OR 1, L_0x55d44ec84190, L_0x55d44ec842a0, C4<0>, C4<0>;
v0x55d44dca6060_0 .net *"_s0", 0 0, L_0x55d44ec83e90;  1 drivers
v0x55d44dca6120_0 .net *"_s10", 0 0, L_0x55d44ec842a0;  1 drivers
v0x55d44dca7490_0 .net *"_s4", 0 0, L_0x55d44ec83fc0;  1 drivers
v0x55d44dca7580_0 .net *"_s6", 0 0, L_0x55d44ec840d0;  1 drivers
v0x55d44dca3150_0 .net *"_s8", 0 0, L_0x55d44ec84190;  1 drivers
v0x55d44dca44e0_0 .net "a", 0 0, L_0x55d44ec84460;  1 drivers
v0x55d44dca45a0_0 .net "b", 0 0, L_0x55d44ec84590;  1 drivers
v0x55d44dc98a20_0 .net "ca", 0 0, L_0x55d44ec84350;  1 drivers
v0x55d44dc98ac0_0 .net "cin", 0 0, L_0x55d44ec84710;  1 drivers
v0x55d44dca14b0_0 .net "sum", 0 0, L_0x55d44ec83f00;  1 drivers
S_0x55d44dca10d0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dcb4130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec84840 .functor XOR 1, L_0x55d44ec84ce0, L_0x55d44ec84ea0, C4<0>, C4<0>;
L_0x55d44ec848b0 .functor XOR 1, L_0x55d44ec84840, L_0x55d44ec85060, C4<0>, C4<0>;
L_0x55d44ec84920 .functor AND 1, L_0x55d44ec84ce0, L_0x55d44ec84ea0, C4<1>, C4<1>;
L_0x55d44ec84990 .functor AND 1, L_0x55d44ec84ce0, L_0x55d44ec85060, C4<1>, C4<1>;
L_0x55d44ec84a50 .functor OR 1, L_0x55d44ec84920, L_0x55d44ec84990, C4<0>, C4<0>;
L_0x55d44ec84b60 .functor AND 1, L_0x55d44ec85060, L_0x55d44ec84ea0, C4<1>, C4<1>;
L_0x55d44ec84bd0 .functor OR 1, L_0x55d44ec84a50, L_0x55d44ec84b60, C4<0>, C4<0>;
v0x55d44dc98600_0 .net *"_s0", 0 0, L_0x55d44ec84840;  1 drivers
v0x55d44dc986e0_0 .net *"_s10", 0 0, L_0x55d44ec84b60;  1 drivers
v0x55d44dc9e560_0 .net *"_s4", 0 0, L_0x55d44ec84920;  1 drivers
v0x55d44dc9e630_0 .net *"_s6", 0 0, L_0x55d44ec84990;  1 drivers
v0x55d44dc9e180_0 .net *"_s8", 0 0, L_0x55d44ec84a50;  1 drivers
v0x55d44dc9b610_0 .net "a", 0 0, L_0x55d44ec84ce0;  1 drivers
v0x55d44dc9b6d0_0 .net "b", 0 0, L_0x55d44ec84ea0;  1 drivers
v0x55d44dc9b230_0 .net "ca", 0 0, L_0x55d44ec84bd0;  1 drivers
v0x55d44dc9b2d0_0 .net "cin", 0 0, L_0x55d44ec85060;  1 drivers
v0x55d44dc98280_0 .net "sum", 0 0, L_0x55d44ec848b0;  1 drivers
S_0x55d44dc91830 .scope module, "a_13" "sixtyBitAdder" 3 81, 5 3 0, S_0x55d44de3e860;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f865d713f90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44db03600_0 .net/2u *"_s2", 0 0, L_0x7f865d713f90;  1 drivers
L_0x7f865d713fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44db036e0_0 .net/2u *"_s6", 0 0, L_0x7f865d713fd8;  1 drivers
v0x55d44db09560_0 .net "a", 64 0, L_0x55d44ecb3380;  1 drivers
v0x55d44db09620_0 .net "b", 64 0, L_0x55d44ecb3420;  1 drivers
v0x55d44db09180_0 .net "ca", 64 0, L_0x55d44ecb31a0;  alias, 1 drivers
v0x55d44db09260_0 .net "cin", 64 0, L_0x55d44ecb36a0;  1 drivers
v0x55d44db06610_0 .net "sum", 64 0, L_0x55d44ecb3010;  alias, 1 drivers
L_0x55d44ec9ce80 .part L_0x55d44ecb3380, 0, 32;
L_0x55d44ec9cf20 .part L_0x55d44ecb3420, 0, 32;
L_0x55d44ec9cfc0 .part L_0x55d44ecb36a0, 0, 32;
L_0x55d44ecb2d40 .part L_0x55d44ecb3380, 32, 32;
L_0x55d44ecb2e30 .part L_0x55d44ecb3420, 32, 32;
L_0x55d44ecb2f20 .part L_0x55d44ecb36a0, 32, 32;
L_0x55d44ecb3010 .concat8 [ 32 32 1 0], L_0x55d44ec9cbb0, L_0x55d44ecb2a70, L_0x7f865d713fd8;
L_0x55d44ecb31a0 .concat8 [ 1 32 32 0], L_0x7f865d713f90, L_0x55d44ec9ccf0, L_0x55d44ecb2bb0;
S_0x55d44dc8ecc0 .scope module, "FA_0" "thirtBitAdder" 5 13, 6 3 0, S_0x55d44dc91830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44dbcd300_0 .net "a", 31 0, L_0x55d44ec9ce80;  1 drivers
v0x55d44dbcd400_0 .net "b", 31 0, L_0x55d44ec9cf20;  1 drivers
v0x55d44dbccf20_0 .net "ca", 31 0, L_0x55d44ec9ccf0;  1 drivers
v0x55d44dbcd000_0 .net "cin", 31 0, L_0x55d44ec9cfc0;  1 drivers
v0x55d44dbca3b0_0 .net "sum", 31 0, L_0x55d44ec9cbb0;  1 drivers
L_0x55d44ec91bd0 .part L_0x55d44ec9ce80, 0, 16;
L_0x55d44ec91c70 .part L_0x55d44ec9cf20, 0, 16;
L_0x55d44ec91d10 .part L_0x55d44ec9cfc0, 0, 16;
L_0x55d44ec9c8e0 .part L_0x55d44ec9ce80, 16, 16;
L_0x55d44ec9c9d0 .part L_0x55d44ec9cf20, 16, 16;
L_0x55d44ec9cac0 .part L_0x55d44ec9cfc0, 16, 16;
L_0x55d44ec9cbb0 .concat8 [ 16 16 0 0], L_0x55d44ec918d0, L_0x55d44ec9c5e0;
L_0x55d44ec9ccf0 .concat8 [ 16 16 0 0], L_0x55d44ec91970, L_0x55d44ec9c680;
S_0x55d44dc8e8e0 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44dc8ecc0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44dc39750_0 .net "a", 15 0, L_0x55d44ec91bd0;  1 drivers
v0x55d44dc39830_0 .net "b", 15 0, L_0x55d44ec91c70;  1 drivers
v0x55d44dc353d0_0 .net "ca", 15 0, L_0x55d44ec91970;  1 drivers
v0x55d44dc35490_0 .net "cin", 15 0, L_0x55d44ec91d10;  1 drivers
v0x55d44dc36800_0 .net "sum", 15 0, L_0x55d44ec918d0;  1 drivers
L_0x55d44ec896e0 .part L_0x55d44ec91bd0, 0, 4;
L_0x55d44ec89780 .part L_0x55d44ec91c70, 0, 4;
L_0x55d44ec89820 .part L_0x55d44ec91d10, 0, 4;
L_0x55d44ec8c070 .part L_0x55d44ec91bd0, 4, 4;
L_0x55d44ec8c160 .part L_0x55d44ec91c70, 4, 4;
L_0x55d44ec8c250 .part L_0x55d44ec91d10, 4, 4;
L_0x55d44ec8eb30 .part L_0x55d44ec91bd0, 8, 4;
L_0x55d44ec8ebd0 .part L_0x55d44ec91c70, 8, 4;
L_0x55d44ec8ecc0 .part L_0x55d44ec91d10, 8, 4;
L_0x55d44ec914d0 .part L_0x55d44ec91bd0, 12, 4;
L_0x55d44ec91600 .part L_0x55d44ec91c70, 12, 4;
L_0x55d44ec91730 .part L_0x55d44ec91d10, 12, 4;
L_0x55d44ec918d0 .concat8 [ 4 4 4 4], L_0x55d44ec894d0, L_0x55d44ec8be60, L_0x55d44ec8e920, L_0x55d44ec912c0;
L_0x55d44ec91970 .concat8 [ 4 4 4 4], L_0x55d44ec89570, L_0x55d44ec8bf00, L_0x55d44ec8e9c0, L_0x55d44ec91360;
S_0x55d44dc8b930 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44dc8e8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dc72120_0 .net "a", 3 0, L_0x55d44ec896e0;  1 drivers
v0x55d44dc72220_0 .net "b", 3 0, L_0x55d44ec89780;  1 drivers
v0x55d44dc7abb0_0 .net "ca", 3 0, L_0x55d44ec89570;  1 drivers
v0x55d44dc7aca0_0 .net "cin", 3 0, L_0x55d44ec89820;  1 drivers
v0x55d44dc7a7d0_0 .net "sum", 3 0, L_0x55d44ec894d0;  1 drivers
L_0x55d44ec87490 .part L_0x55d44ec896e0, 0, 1;
L_0x55d44ec875c0 .part L_0x55d44ec89780, 0, 1;
L_0x55d44ec876f0 .part L_0x55d44ec89820, 0, 1;
L_0x55d44ec87d00 .part L_0x55d44ec896e0, 1, 1;
L_0x55d44ec87e30 .part L_0x55d44ec89780, 1, 1;
L_0x55d44ec87f60 .part L_0x55d44ec89820, 1, 1;
L_0x55d44ec886a0 .part L_0x55d44ec896e0, 2, 1;
L_0x55d44ec887d0 .part L_0x55d44ec89780, 2, 1;
L_0x55d44ec88950 .part L_0x55d44ec89820, 2, 1;
L_0x55d44ec88f20 .part L_0x55d44ec896e0, 3, 1;
L_0x55d44ec890e0 .part L_0x55d44ec89780, 3, 1;
L_0x55d44ec892a0 .part L_0x55d44ec89820, 3, 1;
L_0x55d44ec894d0 .concat8 [ 1 1 1 1], L_0x55d44ec85220, L_0x55d44ec87890, L_0x55d44ec88140, L_0x55d44ec88af0;
L_0x55d44ec89570 .concat8 [ 1 1 1 1], L_0x55d44ec87380, L_0x55d44ec87bf0, L_0x55d44ec88590, L_0x55d44ec88e10;
S_0x55d44dc92c60 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dc8b930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec85830 .functor XOR 1, L_0x55d44ec87490, L_0x55d44ec875c0, C4<0>, C4<0>;
L_0x55d44ec85220 .functor XOR 1, L_0x55d44ec85830, L_0x55d44ec876f0, C4<0>, C4<0>;
L_0x55d44ec87030 .functor AND 1, L_0x55d44ec87490, L_0x55d44ec875c0, C4<1>, C4<1>;
L_0x55d44ec87140 .functor AND 1, L_0x55d44ec87490, L_0x55d44ec876f0, C4<1>, C4<1>;
L_0x55d44ec87200 .functor OR 1, L_0x55d44ec87030, L_0x55d44ec87140, C4<0>, C4<0>;
L_0x55d44ec87310 .functor AND 1, L_0x55d44ec876f0, L_0x55d44ec875c0, C4<1>, C4<1>;
L_0x55d44ec87380 .functor OR 1, L_0x55d44ec87200, L_0x55d44ec87310, C4<0>, C4<0>;
v0x55d44dc94090_0 .net *"_s0", 0 0, L_0x55d44ec85830;  1 drivers
v0x55d44dc94130_0 .net *"_s10", 0 0, L_0x55d44ec87310;  1 drivers
v0x55d44dc8fd10_0 .net *"_s4", 0 0, L_0x55d44ec87030;  1 drivers
v0x55d44dc8fde0_0 .net *"_s6", 0 0, L_0x55d44ec87140;  1 drivers
v0x55d44dc91140_0 .net *"_s8", 0 0, L_0x55d44ec87200;  1 drivers
v0x55d44dc8cdc0_0 .net "a", 0 0, L_0x55d44ec87490;  1 drivers
v0x55d44dc8ce80_0 .net "b", 0 0, L_0x55d44ec875c0;  1 drivers
v0x55d44dc8e1f0_0 .net "ca", 0 0, L_0x55d44ec87380;  1 drivers
v0x55d44dc8e290_0 .net "cin", 0 0, L_0x55d44ec876f0;  1 drivers
v0x55d44dc89eb0_0 .net "sum", 0 0, L_0x55d44ec85220;  1 drivers
S_0x55d44dc8b240 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dc8b930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec87820 .functor XOR 1, L_0x55d44ec87d00, L_0x55d44ec87e30, C4<0>, C4<0>;
L_0x55d44ec87890 .functor XOR 1, L_0x55d44ec87820, L_0x55d44ec87f60, C4<0>, C4<0>;
L_0x55d44ec87900 .functor AND 1, L_0x55d44ec87d00, L_0x55d44ec87e30, C4<1>, C4<1>;
L_0x55d44ec87970 .functor AND 1, L_0x55d44ec87d00, L_0x55d44ec87f60, C4<1>, C4<1>;
L_0x55d44ec87a30 .functor OR 1, L_0x55d44ec87900, L_0x55d44ec87970, C4<0>, C4<0>;
L_0x55d44ec87b40 .functor AND 1, L_0x55d44ec87f60, L_0x55d44ec87e30, C4<1>, C4<1>;
L_0x55d44ec87bf0 .functor OR 1, L_0x55d44ec87a30, L_0x55d44ec87b40, C4<0>, C4<0>;
v0x55d44dc7f690_0 .net *"_s0", 0 0, L_0x55d44ec87820;  1 drivers
v0x55d44dc7f770_0 .net *"_s10", 0 0, L_0x55d44ec87b40;  1 drivers
v0x55d44dc88120_0 .net *"_s4", 0 0, L_0x55d44ec87900;  1 drivers
v0x55d44dc881f0_0 .net *"_s6", 0 0, L_0x55d44ec87970;  1 drivers
v0x55d44dc87d40_0 .net *"_s8", 0 0, L_0x55d44ec87a30;  1 drivers
v0x55d44dc7f270_0 .net "a", 0 0, L_0x55d44ec87d00;  1 drivers
v0x55d44dc7f330_0 .net "b", 0 0, L_0x55d44ec87e30;  1 drivers
v0x55d44dc851d0_0 .net "ca", 0 0, L_0x55d44ec87bf0;  1 drivers
v0x55d44dc85270_0 .net "cin", 0 0, L_0x55d44ec87f60;  1 drivers
v0x55d44dc84df0_0 .net "sum", 0 0, L_0x55d44ec87890;  1 drivers
S_0x55d44dc82280 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dc8b930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec880d0 .functor XOR 1, L_0x55d44ec886a0, L_0x55d44ec887d0, C4<0>, C4<0>;
L_0x55d44ec88140 .functor XOR 1, L_0x55d44ec880d0, L_0x55d44ec88950, C4<0>, C4<0>;
L_0x55d44ec88200 .functor AND 1, L_0x55d44ec886a0, L_0x55d44ec887d0, C4<1>, C4<1>;
L_0x55d44ec88310 .functor AND 1, L_0x55d44ec886a0, L_0x55d44ec88950, C4<1>, C4<1>;
L_0x55d44ec883d0 .functor OR 1, L_0x55d44ec88200, L_0x55d44ec88310, C4<0>, C4<0>;
L_0x55d44ec884e0 .functor AND 1, L_0x55d44ec88950, L_0x55d44ec887d0, C4<1>, C4<1>;
L_0x55d44ec88590 .functor OR 1, L_0x55d44ec883d0, L_0x55d44ec884e0, C4<0>, C4<0>;
v0x55d44dc81ea0_0 .net *"_s0", 0 0, L_0x55d44ec880d0;  1 drivers
v0x55d44dc81f60_0 .net *"_s10", 0 0, L_0x55d44ec884e0;  1 drivers
v0x55d44dc7eef0_0 .net *"_s4", 0 0, L_0x55d44ec88200;  1 drivers
v0x55d44dc7efe0_0 .net *"_s6", 0 0, L_0x55d44ec88310;  1 drivers
v0x55d44dc86220_0 .net *"_s8", 0 0, L_0x55d44ec883d0;  1 drivers
v0x55d44dc87650_0 .net "a", 0 0, L_0x55d44ec886a0;  1 drivers
v0x55d44dc87710_0 .net "b", 0 0, L_0x55d44ec887d0;  1 drivers
v0x55d44dc832d0_0 .net "ca", 0 0, L_0x55d44ec88590;  1 drivers
v0x55d44dc83390_0 .net "cin", 0 0, L_0x55d44ec88950;  1 drivers
v0x55d44dc84700_0 .net "sum", 0 0, L_0x55d44ec88140;  1 drivers
S_0x55d44dc80380 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dc8b930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec88a80 .functor XOR 1, L_0x55d44ec88f20, L_0x55d44ec890e0, C4<0>, C4<0>;
L_0x55d44ec88af0 .functor XOR 1, L_0x55d44ec88a80, L_0x55d44ec892a0, C4<0>, C4<0>;
L_0x55d44ec88b60 .functor AND 1, L_0x55d44ec88f20, L_0x55d44ec890e0, C4<1>, C4<1>;
L_0x55d44ec88bd0 .functor AND 1, L_0x55d44ec88f20, L_0x55d44ec892a0, C4<1>, C4<1>;
L_0x55d44ec88c90 .functor OR 1, L_0x55d44ec88b60, L_0x55d44ec88bd0, C4<0>, C4<0>;
L_0x55d44ec88da0 .functor AND 1, L_0x55d44ec892a0, L_0x55d44ec890e0, C4<1>, C4<1>;
L_0x55d44ec88e10 .functor OR 1, L_0x55d44ec88c90, L_0x55d44ec88da0, C4<0>, C4<0>;
v0x55d44dc817b0_0 .net *"_s0", 0 0, L_0x55d44ec88a80;  1 drivers
v0x55d44dc81890_0 .net *"_s10", 0 0, L_0x55d44ec88da0;  1 drivers
v0x55d44dc7d470_0 .net *"_s4", 0 0, L_0x55d44ec88b60;  1 drivers
v0x55d44dc7d560_0 .net *"_s6", 0 0, L_0x55d44ec88bd0;  1 drivers
v0x55d44dc7e800_0 .net *"_s8", 0 0, L_0x55d44ec88c90;  1 drivers
v0x55d44dc7bef0_0 .net "a", 0 0, L_0x55d44ec88f20;  1 drivers
v0x55d44dc7bfb0_0 .net "b", 0 0, L_0x55d44ec890e0;  1 drivers
v0x55d44dc6f5a0_0 .net "ca", 0 0, L_0x55d44ec88e10;  1 drivers
v0x55d44dc6f640_0 .net "cin", 0 0, L_0x55d44ec892a0;  1 drivers
v0x55d44dc62c50_0 .net "sum", 0 0, L_0x55d44ec88af0;  1 drivers
S_0x55d44dc71d00 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44dc8e8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dc635b0_0 .net "a", 3 0, L_0x55d44ec8c070;  1 drivers
v0x55d44dc636b0_0 .net "b", 3 0, L_0x55d44ec8c160;  1 drivers
v0x55d44dc64940_0 .net "ca", 3 0, L_0x55d44ec8bf00;  1 drivers
v0x55d44dc64a30_0 .net "cin", 3 0, L_0x55d44ec8c250;  1 drivers
v0x55d44dc58e80_0 .net "sum", 3 0, L_0x55d44ec8be60;  1 drivers
L_0x55d44ec89e20 .part L_0x55d44ec8c070, 0, 1;
L_0x55d44ec89f50 .part L_0x55d44ec8c160, 0, 1;
L_0x55d44ec8a080 .part L_0x55d44ec8c250, 0, 1;
L_0x55d44ec8a690 .part L_0x55d44ec8c070, 1, 1;
L_0x55d44ec8a7c0 .part L_0x55d44ec8c160, 1, 1;
L_0x55d44ec8a8f0 .part L_0x55d44ec8c250, 1, 1;
L_0x55d44ec8b030 .part L_0x55d44ec8c070, 2, 1;
L_0x55d44ec8b160 .part L_0x55d44ec8c160, 2, 1;
L_0x55d44ec8b2e0 .part L_0x55d44ec8c250, 2, 1;
L_0x55d44ec8b8b0 .part L_0x55d44ec8c070, 3, 1;
L_0x55d44ec8ba70 .part L_0x55d44ec8c160, 3, 1;
L_0x55d44ec8bc30 .part L_0x55d44ec8c250, 3, 1;
L_0x55d44ec8be60 .concat8 [ 1 1 1 1], L_0x55d44ec898c0, L_0x55d44ec8a220, L_0x55d44ec8aad0, L_0x55d44ec8b480;
L_0x55d44ec8bf00 .concat8 [ 1 1 1 1], L_0x55d44ec89d10, L_0x55d44ec8a580, L_0x55d44ec8af20, L_0x55d44ec8b7a0;
S_0x55d44dc77c60 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dc71d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec89460 .functor XOR 1, L_0x55d44ec89e20, L_0x55d44ec89f50, C4<0>, C4<0>;
L_0x55d44ec898c0 .functor XOR 1, L_0x55d44ec89460, L_0x55d44ec8a080, C4<0>, C4<0>;
L_0x55d44ec89980 .functor AND 1, L_0x55d44ec89e20, L_0x55d44ec89f50, C4<1>, C4<1>;
L_0x55d44ec89a90 .functor AND 1, L_0x55d44ec89e20, L_0x55d44ec8a080, C4<1>, C4<1>;
L_0x55d44ec89b50 .functor OR 1, L_0x55d44ec89980, L_0x55d44ec89a90, C4<0>, C4<0>;
L_0x55d44ec89c60 .functor AND 1, L_0x55d44ec8a080, L_0x55d44ec89f50, C4<1>, C4<1>;
L_0x55d44ec89d10 .functor OR 1, L_0x55d44ec89b50, L_0x55d44ec89c60, C4<0>, C4<0>;
v0x55d44dc77880_0 .net *"_s0", 0 0, L_0x55d44ec89460;  1 drivers
v0x55d44dc77920_0 .net *"_s10", 0 0, L_0x55d44ec89c60;  1 drivers
v0x55d44dc74d10_0 .net *"_s4", 0 0, L_0x55d44ec89980;  1 drivers
v0x55d44dc74e00_0 .net *"_s6", 0 0, L_0x55d44ec89a90;  1 drivers
v0x55d44dc74930_0 .net *"_s8", 0 0, L_0x55d44ec89b50;  1 drivers
v0x55d44dc71980_0 .net "a", 0 0, L_0x55d44ec89e20;  1 drivers
v0x55d44dc71a40_0 .net "b", 0 0, L_0x55d44ec89f50;  1 drivers
v0x55d44dc78cb0_0 .net "ca", 0 0, L_0x55d44ec89d10;  1 drivers
v0x55d44dc78d50_0 .net "cin", 0 0, L_0x55d44ec8a080;  1 drivers
v0x55d44dc7a0e0_0 .net "sum", 0 0, L_0x55d44ec898c0;  1 drivers
S_0x55d44dc75d60 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dc71d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec8a1b0 .functor XOR 1, L_0x55d44ec8a690, L_0x55d44ec8a7c0, C4<0>, C4<0>;
L_0x55d44ec8a220 .functor XOR 1, L_0x55d44ec8a1b0, L_0x55d44ec8a8f0, C4<0>, C4<0>;
L_0x55d44ec8a290 .functor AND 1, L_0x55d44ec8a690, L_0x55d44ec8a7c0, C4<1>, C4<1>;
L_0x55d44ec8a300 .functor AND 1, L_0x55d44ec8a690, L_0x55d44ec8a8f0, C4<1>, C4<1>;
L_0x55d44ec8a3c0 .functor OR 1, L_0x55d44ec8a290, L_0x55d44ec8a300, C4<0>, C4<0>;
L_0x55d44ec8a4d0 .functor AND 1, L_0x55d44ec8a8f0, L_0x55d44ec8a7c0, C4<1>, C4<1>;
L_0x55d44ec8a580 .functor OR 1, L_0x55d44ec8a3c0, L_0x55d44ec8a4d0, C4<0>, C4<0>;
v0x55d44dc77190_0 .net *"_s0", 0 0, L_0x55d44ec8a1b0;  1 drivers
v0x55d44dc77270_0 .net *"_s10", 0 0, L_0x55d44ec8a4d0;  1 drivers
v0x55d44dc72e10_0 .net *"_s4", 0 0, L_0x55d44ec8a290;  1 drivers
v0x55d44dc72ee0_0 .net *"_s6", 0 0, L_0x55d44ec8a300;  1 drivers
v0x55d44dc74240_0 .net *"_s8", 0 0, L_0x55d44ec8a3c0;  1 drivers
v0x55d44dc6ff00_0 .net "a", 0 0, L_0x55d44ec8a690;  1 drivers
v0x55d44dc6ffc0_0 .net "b", 0 0, L_0x55d44ec8a7c0;  1 drivers
v0x55d44dc71290_0 .net "ca", 0 0, L_0x55d44ec8a580;  1 drivers
v0x55d44dc71330_0 .net "cin", 0 0, L_0x55d44ec8a8f0;  1 drivers
v0x55d44dc657d0_0 .net "sum", 0 0, L_0x55d44ec8a220;  1 drivers
S_0x55d44dc6e260 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dc71d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec8aa60 .functor XOR 1, L_0x55d44ec8b030, L_0x55d44ec8b160, C4<0>, C4<0>;
L_0x55d44ec8aad0 .functor XOR 1, L_0x55d44ec8aa60, L_0x55d44ec8b2e0, C4<0>, C4<0>;
L_0x55d44ec8ab90 .functor AND 1, L_0x55d44ec8b030, L_0x55d44ec8b160, C4<1>, C4<1>;
L_0x55d44ec8aca0 .functor AND 1, L_0x55d44ec8b030, L_0x55d44ec8b2e0, C4<1>, C4<1>;
L_0x55d44ec8ad60 .functor OR 1, L_0x55d44ec8ab90, L_0x55d44ec8aca0, C4<0>, C4<0>;
L_0x55d44ec8ae70 .functor AND 1, L_0x55d44ec8b2e0, L_0x55d44ec8b160, C4<1>, C4<1>;
L_0x55d44ec8af20 .functor OR 1, L_0x55d44ec8ad60, L_0x55d44ec8ae70, C4<0>, C4<0>;
v0x55d44dc6de80_0 .net *"_s0", 0 0, L_0x55d44ec8aa60;  1 drivers
v0x55d44dc6df40_0 .net *"_s10", 0 0, L_0x55d44ec8ae70;  1 drivers
v0x55d44dc653b0_0 .net *"_s4", 0 0, L_0x55d44ec8ab90;  1 drivers
v0x55d44dc654a0_0 .net *"_s6", 0 0, L_0x55d44ec8aca0;  1 drivers
v0x55d44dc6b310_0 .net *"_s8", 0 0, L_0x55d44ec8ad60;  1 drivers
v0x55d44dc6af30_0 .net "a", 0 0, L_0x55d44ec8b030;  1 drivers
v0x55d44dc6aff0_0 .net "b", 0 0, L_0x55d44ec8b160;  1 drivers
v0x55d44dc683c0_0 .net "ca", 0 0, L_0x55d44ec8af20;  1 drivers
v0x55d44dc68460_0 .net "cin", 0 0, L_0x55d44ec8b2e0;  1 drivers
v0x55d44dc67fe0_0 .net "sum", 0 0, L_0x55d44ec8aad0;  1 drivers
S_0x55d44dc65030 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dc71d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec8b410 .functor XOR 1, L_0x55d44ec8b8b0, L_0x55d44ec8ba70, C4<0>, C4<0>;
L_0x55d44ec8b480 .functor XOR 1, L_0x55d44ec8b410, L_0x55d44ec8bc30, C4<0>, C4<0>;
L_0x55d44ec8b4f0 .functor AND 1, L_0x55d44ec8b8b0, L_0x55d44ec8ba70, C4<1>, C4<1>;
L_0x55d44ec8b560 .functor AND 1, L_0x55d44ec8b8b0, L_0x55d44ec8bc30, C4<1>, C4<1>;
L_0x55d44ec8b620 .functor OR 1, L_0x55d44ec8b4f0, L_0x55d44ec8b560, C4<0>, C4<0>;
L_0x55d44ec8b730 .functor AND 1, L_0x55d44ec8bc30, L_0x55d44ec8ba70, C4<1>, C4<1>;
L_0x55d44ec8b7a0 .functor OR 1, L_0x55d44ec8b620, L_0x55d44ec8b730, C4<0>, C4<0>;
v0x55d44dc6c360_0 .net *"_s0", 0 0, L_0x55d44ec8b410;  1 drivers
v0x55d44dc6c440_0 .net *"_s10", 0 0, L_0x55d44ec8b730;  1 drivers
v0x55d44dc6d790_0 .net *"_s4", 0 0, L_0x55d44ec8b4f0;  1 drivers
v0x55d44dc6d860_0 .net *"_s6", 0 0, L_0x55d44ec8b560;  1 drivers
v0x55d44dc69410_0 .net *"_s8", 0 0, L_0x55d44ec8b620;  1 drivers
v0x55d44dc6a840_0 .net "a", 0 0, L_0x55d44ec8b8b0;  1 drivers
v0x55d44dc6a900_0 .net "b", 0 0, L_0x55d44ec8ba70;  1 drivers
v0x55d44dc664c0_0 .net "ca", 0 0, L_0x55d44ec8b7a0;  1 drivers
v0x55d44dc66560_0 .net "cin", 0 0, L_0x55d44ec8bc30;  1 drivers
v0x55d44dc678f0_0 .net "sum", 0 0, L_0x55d44ec8b480;  1 drivers
S_0x55d44dc61910 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44dc8e8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dc514b0_0 .net "a", 3 0, L_0x55d44ec8eb30;  1 drivers
v0x55d44dc515b0_0 .net "b", 3 0, L_0x55d44ec8ebd0;  1 drivers
v0x55d44dc4d130_0 .net "ca", 3 0, L_0x55d44ec8e9c0;  1 drivers
v0x55d44dc4d220_0 .net "cin", 3 0, L_0x55d44ec8ecc0;  1 drivers
v0x55d44dc4e560_0 .net "sum", 3 0, L_0x55d44ec8e920;  1 drivers
L_0x55d44ec8c8e0 .part L_0x55d44ec8eb30, 0, 1;
L_0x55d44ec8ca10 .part L_0x55d44ec8ebd0, 0, 1;
L_0x55d44ec8cb40 .part L_0x55d44ec8ecc0, 0, 1;
L_0x55d44ec8d150 .part L_0x55d44ec8eb30, 1, 1;
L_0x55d44ec8d280 .part L_0x55d44ec8ebd0, 1, 1;
L_0x55d44ec8d3b0 .part L_0x55d44ec8ecc0, 1, 1;
L_0x55d44ec8daf0 .part L_0x55d44ec8eb30, 2, 1;
L_0x55d44ec8dc20 .part L_0x55d44ec8ebd0, 2, 1;
L_0x55d44ec8dda0 .part L_0x55d44ec8ecc0, 2, 1;
L_0x55d44ec8e370 .part L_0x55d44ec8eb30, 3, 1;
L_0x55d44ec8e530 .part L_0x55d44ec8ebd0, 3, 1;
L_0x55d44ec8e6f0 .part L_0x55d44ec8ecc0, 3, 1;
L_0x55d44ec8e920 .concat8 [ 1 1 1 1], L_0x55d44ec8c380, L_0x55d44ec8cce0, L_0x55d44ec8d590, L_0x55d44ec8df40;
L_0x55d44ec8e9c0 .concat8 [ 1 1 1 1], L_0x55d44ec8c7d0, L_0x55d44ec8d040, L_0x55d44ec8d9e0, L_0x55d44ec8e260;
S_0x55d44dc61530 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dc61910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec8bdf0 .functor XOR 1, L_0x55d44ec8c8e0, L_0x55d44ec8ca10, C4<0>, C4<0>;
L_0x55d44ec8c380 .functor XOR 1, L_0x55d44ec8bdf0, L_0x55d44ec8cb40, C4<0>, C4<0>;
L_0x55d44ec8c440 .functor AND 1, L_0x55d44ec8c8e0, L_0x55d44ec8ca10, C4<1>, C4<1>;
L_0x55d44ec8c550 .functor AND 1, L_0x55d44ec8c8e0, L_0x55d44ec8cb40, C4<1>, C4<1>;
L_0x55d44ec8c610 .functor OR 1, L_0x55d44ec8c440, L_0x55d44ec8c550, C4<0>, C4<0>;
L_0x55d44ec8c720 .functor AND 1, L_0x55d44ec8cb40, L_0x55d44ec8ca10, C4<1>, C4<1>;
L_0x55d44ec8c7d0 .functor OR 1, L_0x55d44ec8c610, L_0x55d44ec8c720, C4<0>, C4<0>;
v0x55d44dc58a60_0 .net *"_s0", 0 0, L_0x55d44ec8bdf0;  1 drivers
v0x55d44dc58b00_0 .net *"_s10", 0 0, L_0x55d44ec8c720;  1 drivers
v0x55d44dc5e9c0_0 .net *"_s4", 0 0, L_0x55d44ec8c440;  1 drivers
v0x55d44dc5eab0_0 .net *"_s6", 0 0, L_0x55d44ec8c550;  1 drivers
v0x55d44dc5e5e0_0 .net *"_s8", 0 0, L_0x55d44ec8c610;  1 drivers
v0x55d44dc5ba70_0 .net "a", 0 0, L_0x55d44ec8c8e0;  1 drivers
v0x55d44dc5bb30_0 .net "b", 0 0, L_0x55d44ec8ca10;  1 drivers
v0x55d44dc5b690_0 .net "ca", 0 0, L_0x55d44ec8c7d0;  1 drivers
v0x55d44dc5b730_0 .net "cin", 0 0, L_0x55d44ec8cb40;  1 drivers
v0x55d44dc586e0_0 .net "sum", 0 0, L_0x55d44ec8c380;  1 drivers
S_0x55d44dc5fa10 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dc61910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec8cc70 .functor XOR 1, L_0x55d44ec8d150, L_0x55d44ec8d280, C4<0>, C4<0>;
L_0x55d44ec8cce0 .functor XOR 1, L_0x55d44ec8cc70, L_0x55d44ec8d3b0, C4<0>, C4<0>;
L_0x55d44ec8cd50 .functor AND 1, L_0x55d44ec8d150, L_0x55d44ec8d280, C4<1>, C4<1>;
L_0x55d44ec8cdc0 .functor AND 1, L_0x55d44ec8d150, L_0x55d44ec8d3b0, C4<1>, C4<1>;
L_0x55d44ec8ce80 .functor OR 1, L_0x55d44ec8cd50, L_0x55d44ec8cdc0, C4<0>, C4<0>;
L_0x55d44ec8cf90 .functor AND 1, L_0x55d44ec8d3b0, L_0x55d44ec8d280, C4<1>, C4<1>;
L_0x55d44ec8d040 .functor OR 1, L_0x55d44ec8ce80, L_0x55d44ec8cf90, C4<0>, C4<0>;
v0x55d44dc60e40_0 .net *"_s0", 0 0, L_0x55d44ec8cc70;  1 drivers
v0x55d44dc60f20_0 .net *"_s10", 0 0, L_0x55d44ec8cf90;  1 drivers
v0x55d44dc5cac0_0 .net *"_s4", 0 0, L_0x55d44ec8cd50;  1 drivers
v0x55d44dc5cb90_0 .net *"_s6", 0 0, L_0x55d44ec8cdc0;  1 drivers
v0x55d44dc5def0_0 .net *"_s8", 0 0, L_0x55d44ec8ce80;  1 drivers
v0x55d44dc5dfd0_0 .net "a", 0 0, L_0x55d44ec8d150;  1 drivers
v0x55d44dc59b70_0 .net "b", 0 0, L_0x55d44ec8d280;  1 drivers
v0x55d44dc59c30_0 .net "ca", 0 0, L_0x55d44ec8d040;  1 drivers
v0x55d44dc5afa0_0 .net "cin", 0 0, L_0x55d44ec8d3b0;  1 drivers
v0x55d44dc5b040_0 .net "sum", 0 0, L_0x55d44ec8cce0;  1 drivers
S_0x55d44dc56c60 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dc61910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec8d520 .functor XOR 1, L_0x55d44ec8daf0, L_0x55d44ec8dc20, C4<0>, C4<0>;
L_0x55d44ec8d590 .functor XOR 1, L_0x55d44ec8d520, L_0x55d44ec8dda0, C4<0>, C4<0>;
L_0x55d44ec8d650 .functor AND 1, L_0x55d44ec8daf0, L_0x55d44ec8dc20, C4<1>, C4<1>;
L_0x55d44ec8d760 .functor AND 1, L_0x55d44ec8daf0, L_0x55d44ec8dda0, C4<1>, C4<1>;
L_0x55d44ec8d820 .functor OR 1, L_0x55d44ec8d650, L_0x55d44ec8d760, C4<0>, C4<0>;
L_0x55d44ec8d930 .functor AND 1, L_0x55d44ec8dda0, L_0x55d44ec8dc20, C4<1>, C4<1>;
L_0x55d44ec8d9e0 .functor OR 1, L_0x55d44ec8d820, L_0x55d44ec8d930, C4<0>, C4<0>;
v0x55d44dc57ff0_0 .net *"_s0", 0 0, L_0x55d44ec8d520;  1 drivers
v0x55d44dc580b0_0 .net *"_s10", 0 0, L_0x55d44ec8d930;  1 drivers
v0x55d44dc4c440_0 .net *"_s4", 0 0, L_0x55d44ec8d650;  1 drivers
v0x55d44dc4c530_0 .net *"_s6", 0 0, L_0x55d44ec8d760;  1 drivers
v0x55d44dc54ed0_0 .net *"_s8", 0 0, L_0x55d44ec8d820;  1 drivers
v0x55d44dc54af0_0 .net "a", 0 0, L_0x55d44ec8daf0;  1 drivers
v0x55d44dc54bb0_0 .net "b", 0 0, L_0x55d44ec8dc20;  1 drivers
v0x55d44dc4c020_0 .net "ca", 0 0, L_0x55d44ec8d9e0;  1 drivers
v0x55d44dc4c0e0_0 .net "cin", 0 0, L_0x55d44ec8dda0;  1 drivers
v0x55d44dc51f80_0 .net "sum", 0 0, L_0x55d44ec8d590;  1 drivers
S_0x55d44dc51ba0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dc61910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec8ded0 .functor XOR 1, L_0x55d44ec8e370, L_0x55d44ec8e530, C4<0>, C4<0>;
L_0x55d44ec8df40 .functor XOR 1, L_0x55d44ec8ded0, L_0x55d44ec8e6f0, C4<0>, C4<0>;
L_0x55d44ec8dfb0 .functor AND 1, L_0x55d44ec8e370, L_0x55d44ec8e530, C4<1>, C4<1>;
L_0x55d44ec8e020 .functor AND 1, L_0x55d44ec8e370, L_0x55d44ec8e6f0, C4<1>, C4<1>;
L_0x55d44ec8e0e0 .functor OR 1, L_0x55d44ec8dfb0, L_0x55d44ec8e020, C4<0>, C4<0>;
L_0x55d44ec8e1f0 .functor AND 1, L_0x55d44ec8e6f0, L_0x55d44ec8e530, C4<1>, C4<1>;
L_0x55d44ec8e260 .functor OR 1, L_0x55d44ec8e0e0, L_0x55d44ec8e1f0, C4<0>, C4<0>;
v0x55d44dc4f030_0 .net *"_s0", 0 0, L_0x55d44ec8ded0;  1 drivers
v0x55d44dc4f110_0 .net *"_s10", 0 0, L_0x55d44ec8e1f0;  1 drivers
v0x55d44dc4ec50_0 .net *"_s4", 0 0, L_0x55d44ec8dfb0;  1 drivers
v0x55d44dc4ed40_0 .net *"_s6", 0 0, L_0x55d44ec8e020;  1 drivers
v0x55d44dc4bca0_0 .net *"_s8", 0 0, L_0x55d44ec8e0e0;  1 drivers
v0x55d44dc52fd0_0 .net "a", 0 0, L_0x55d44ec8e370;  1 drivers
v0x55d44dc53090_0 .net "b", 0 0, L_0x55d44ec8e530;  1 drivers
v0x55d44dc54400_0 .net "ca", 0 0, L_0x55d44ec8e260;  1 drivers
v0x55d44dc544a0_0 .net "cin", 0 0, L_0x55d44ec8e6f0;  1 drivers
v0x55d44dc50080_0 .net "sum", 0 0, L_0x55d44ec8df40;  1 drivers
S_0x55d44dc4a180 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44dc8e8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dc33fa0_0 .net "a", 3 0, L_0x55d44ec914d0;  1 drivers
v0x55d44dc340a0_0 .net "b", 3 0, L_0x55d44ec91600;  1 drivers
v0x55d44dc30ff0_0 .net "ca", 3 0, L_0x55d44ec91360;  1 drivers
v0x55d44dc310e0_0 .net "cin", 3 0, L_0x55d44ec91730;  1 drivers
v0x55d44dc38320_0 .net "sum", 3 0, L_0x55d44ec912c0;  1 drivers
L_0x55d44ec8f280 .part L_0x55d44ec914d0, 0, 1;
L_0x55d44ec8f3b0 .part L_0x55d44ec91600, 0, 1;
L_0x55d44ec8f4e0 .part L_0x55d44ec91730, 0, 1;
L_0x55d44ec8faf0 .part L_0x55d44ec914d0, 1, 1;
L_0x55d44ec8fc20 .part L_0x55d44ec91600, 1, 1;
L_0x55d44ec8fd50 .part L_0x55d44ec91730, 1, 1;
L_0x55d44ec90490 .part L_0x55d44ec914d0, 2, 1;
L_0x55d44ec905c0 .part L_0x55d44ec91600, 2, 1;
L_0x55d44ec90740 .part L_0x55d44ec91730, 2, 1;
L_0x55d44ec90d10 .part L_0x55d44ec914d0, 3, 1;
L_0x55d44ec90ed0 .part L_0x55d44ec91600, 3, 1;
L_0x55d44ec91090 .part L_0x55d44ec91730, 3, 1;
L_0x55d44ec912c0 .concat8 [ 1 1 1 1], L_0x55d44ec8ed60, L_0x55d44ec8f680, L_0x55d44ec8ff30, L_0x55d44ec908e0;
L_0x55d44ec91360 .concat8 [ 1 1 1 1], L_0x55d44ec8f170, L_0x55d44ec8f9e0, L_0x55d44ec90380, L_0x55d44ec90c00;
S_0x55d44dc4b5b0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dc4a180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec8e8b0 .functor XOR 1, L_0x55d44ec8f280, L_0x55d44ec8f3b0, C4<0>, C4<0>;
L_0x55d44ec8ed60 .functor XOR 1, L_0x55d44ec8e8b0, L_0x55d44ec8f4e0, C4<0>, C4<0>;
L_0x55d44ec8ee20 .functor AND 1, L_0x55d44ec8f280, L_0x55d44ec8f3b0, C4<1>, C4<1>;
L_0x55d44ec8ef30 .functor AND 1, L_0x55d44ec8f280, L_0x55d44ec8f4e0, C4<1>, C4<1>;
L_0x55d44ec8eff0 .functor OR 1, L_0x55d44ec8ee20, L_0x55d44ec8ef30, C4<0>, C4<0>;
L_0x55d44ec8f100 .functor AND 1, L_0x55d44ec8f4e0, L_0x55d44ec8f3b0, C4<1>, C4<1>;
L_0x55d44ec8f170 .functor OR 1, L_0x55d44ec8eff0, L_0x55d44ec8f100, C4<0>, C4<0>;
v0x55d44dc48a20_0 .net *"_s0", 0 0, L_0x55d44ec8e8b0;  1 drivers
v0x55d44dc48ac0_0 .net *"_s10", 0 0, L_0x55d44ec8f100;  1 drivers
v0x55d44dc3b560_0 .net *"_s4", 0 0, L_0x55d44ec8ee20;  1 drivers
v0x55d44dc3b650_0 .net *"_s6", 0 0, L_0x55d44ec8ef30;  1 drivers
v0x55d44dc2ec10_0 .net *"_s8", 0 0, L_0x55d44ec8eff0;  1 drivers
v0x55d44dc3e0e0_0 .net "a", 0 0, L_0x55d44ec8f280;  1 drivers
v0x55d44dc3e1a0_0 .net "b", 0 0, L_0x55d44ec8f3b0;  1 drivers
v0x55d44dc46b70_0 .net "ca", 0 0, L_0x55d44ec8f170;  1 drivers
v0x55d44dc46c10_0 .net "cin", 0 0, L_0x55d44ec8f4e0;  1 drivers
v0x55d44dc46790_0 .net "sum", 0 0, L_0x55d44ec8ed60;  1 drivers
S_0x55d44dc3dcc0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dc4a180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec8f610 .functor XOR 1, L_0x55d44ec8faf0, L_0x55d44ec8fc20, C4<0>, C4<0>;
L_0x55d44ec8f680 .functor XOR 1, L_0x55d44ec8f610, L_0x55d44ec8fd50, C4<0>, C4<0>;
L_0x55d44ec8f6f0 .functor AND 1, L_0x55d44ec8faf0, L_0x55d44ec8fc20, C4<1>, C4<1>;
L_0x55d44ec8f760 .functor AND 1, L_0x55d44ec8faf0, L_0x55d44ec8fd50, C4<1>, C4<1>;
L_0x55d44ec8f820 .functor OR 1, L_0x55d44ec8f6f0, L_0x55d44ec8f760, C4<0>, C4<0>;
L_0x55d44ec8f930 .functor AND 1, L_0x55d44ec8fd50, L_0x55d44ec8fc20, C4<1>, C4<1>;
L_0x55d44ec8f9e0 .functor OR 1, L_0x55d44ec8f820, L_0x55d44ec8f930, C4<0>, C4<0>;
v0x55d44dc43c20_0 .net *"_s0", 0 0, L_0x55d44ec8f610;  1 drivers
v0x55d44dc43d00_0 .net *"_s10", 0 0, L_0x55d44ec8f930;  1 drivers
v0x55d44dc43840_0 .net *"_s4", 0 0, L_0x55d44ec8f6f0;  1 drivers
v0x55d44dc43910_0 .net *"_s6", 0 0, L_0x55d44ec8f760;  1 drivers
v0x55d44dc40cd0_0 .net *"_s8", 0 0, L_0x55d44ec8f820;  1 drivers
v0x55d44dc408f0_0 .net "a", 0 0, L_0x55d44ec8faf0;  1 drivers
v0x55d44dc409b0_0 .net "b", 0 0, L_0x55d44ec8fc20;  1 drivers
v0x55d44dc3d940_0 .net "ca", 0 0, L_0x55d44ec8f9e0;  1 drivers
v0x55d44dc3d9e0_0 .net "cin", 0 0, L_0x55d44ec8fd50;  1 drivers
v0x55d44dc44c70_0 .net "sum", 0 0, L_0x55d44ec8f680;  1 drivers
S_0x55d44dc460a0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dc4a180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec8fec0 .functor XOR 1, L_0x55d44ec90490, L_0x55d44ec905c0, C4<0>, C4<0>;
L_0x55d44ec8ff30 .functor XOR 1, L_0x55d44ec8fec0, L_0x55d44ec90740, C4<0>, C4<0>;
L_0x55d44ec8fff0 .functor AND 1, L_0x55d44ec90490, L_0x55d44ec905c0, C4<1>, C4<1>;
L_0x55d44ec90100 .functor AND 1, L_0x55d44ec90490, L_0x55d44ec90740, C4<1>, C4<1>;
L_0x55d44ec901c0 .functor OR 1, L_0x55d44ec8fff0, L_0x55d44ec90100, C4<0>, C4<0>;
L_0x55d44ec902d0 .functor AND 1, L_0x55d44ec90740, L_0x55d44ec905c0, C4<1>, C4<1>;
L_0x55d44ec90380 .functor OR 1, L_0x55d44ec901c0, L_0x55d44ec902d0, C4<0>, C4<0>;
v0x55d44dc41d20_0 .net *"_s0", 0 0, L_0x55d44ec8fec0;  1 drivers
v0x55d44dc41de0_0 .net *"_s10", 0 0, L_0x55d44ec902d0;  1 drivers
v0x55d44dc43150_0 .net *"_s4", 0 0, L_0x55d44ec8fff0;  1 drivers
v0x55d44dc43240_0 .net *"_s6", 0 0, L_0x55d44ec90100;  1 drivers
v0x55d44dc3edd0_0 .net *"_s8", 0 0, L_0x55d44ec901c0;  1 drivers
v0x55d44dc40200_0 .net "a", 0 0, L_0x55d44ec90490;  1 drivers
v0x55d44dc402c0_0 .net "b", 0 0, L_0x55d44ec905c0;  1 drivers
v0x55d44dc3bec0_0 .net "ca", 0 0, L_0x55d44ec90380;  1 drivers
v0x55d44dc3bf60_0 .net "cin", 0 0, L_0x55d44ec90740;  1 drivers
v0x55d44dc3d250_0 .net "sum", 0 0, L_0x55d44ec8ff30;  1 drivers
S_0x55d44dc31790 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dc4a180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec90870 .functor XOR 1, L_0x55d44ec90d10, L_0x55d44ec90ed0, C4<0>, C4<0>;
L_0x55d44ec908e0 .functor XOR 1, L_0x55d44ec90870, L_0x55d44ec91090, C4<0>, C4<0>;
L_0x55d44ec90950 .functor AND 1, L_0x55d44ec90d10, L_0x55d44ec90ed0, C4<1>, C4<1>;
L_0x55d44ec909c0 .functor AND 1, L_0x55d44ec90d10, L_0x55d44ec91090, C4<1>, C4<1>;
L_0x55d44ec90a80 .functor OR 1, L_0x55d44ec90950, L_0x55d44ec909c0, C4<0>, C4<0>;
L_0x55d44ec90b90 .functor AND 1, L_0x55d44ec91090, L_0x55d44ec90ed0, C4<1>, C4<1>;
L_0x55d44ec90c00 .functor OR 1, L_0x55d44ec90a80, L_0x55d44ec90b90, C4<0>, C4<0>;
v0x55d44dc3a220_0 .net *"_s0", 0 0, L_0x55d44ec90870;  1 drivers
v0x55d44dc3a300_0 .net *"_s10", 0 0, L_0x55d44ec90b90;  1 drivers
v0x55d44dc39e40_0 .net *"_s4", 0 0, L_0x55d44ec90950;  1 drivers
v0x55d44dc39f10_0 .net *"_s6", 0 0, L_0x55d44ec909c0;  1 drivers
v0x55d44dc31370_0 .net *"_s8", 0 0, L_0x55d44ec90a80;  1 drivers
v0x55d44dc372d0_0 .net "a", 0 0, L_0x55d44ec90d10;  1 drivers
v0x55d44dc37390_0 .net "b", 0 0, L_0x55d44ec90ed0;  1 drivers
v0x55d44dc36ef0_0 .net "ca", 0 0, L_0x55d44ec90c00;  1 drivers
v0x55d44dc36f90_0 .net "cin", 0 0, L_0x55d44ec91090;  1 drivers
v0x55d44dc34380_0 .net "sum", 0 0, L_0x55d44ec908e0;  1 drivers
S_0x55d44dc32480 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44dc8ecc0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44dbd0250_0 .net "a", 15 0, L_0x55d44ec9c8e0;  1 drivers
v0x55d44dbd0330_0 .net "b", 15 0, L_0x55d44ec9c9d0;  1 drivers
v0x55d44dbcfe70_0 .net "ca", 15 0, L_0x55d44ec9c680;  1 drivers
v0x55d44dbcff60_0 .net "cin", 15 0, L_0x55d44ec9cac0;  1 drivers
v0x55d44dbc73a0_0 .net "sum", 15 0, L_0x55d44ec9c5e0;  1 drivers
L_0x55d44ec944f0 .part L_0x55d44ec9c8e0, 0, 4;
L_0x55d44ec94590 .part L_0x55d44ec9c9d0, 0, 4;
L_0x55d44ec94630 .part L_0x55d44ec9cac0, 0, 4;
L_0x55d44ec96e80 .part L_0x55d44ec9c8e0, 4, 4;
L_0x55d44ec96f70 .part L_0x55d44ec9c9d0, 4, 4;
L_0x55d44ec97060 .part L_0x55d44ec9cac0, 4, 4;
L_0x55d44ec99900 .part L_0x55d44ec9c8e0, 8, 4;
L_0x55d44ec999a0 .part L_0x55d44ec9c9d0, 8, 4;
L_0x55d44ec99a90 .part L_0x55d44ec9cac0, 8, 4;
L_0x55d44ec9c1e0 .part L_0x55d44ec9c8e0, 12, 4;
L_0x55d44ec9c310 .part L_0x55d44ec9c9d0, 12, 4;
L_0x55d44ec9c440 .part L_0x55d44ec9cac0, 12, 4;
L_0x55d44ec9c5e0 .concat8 [ 4 4 4 4], L_0x55d44ec942e0, L_0x55d44ec96c70, L_0x55d44ec996f0, L_0x55d44ec9bfd0;
L_0x55d44ec9c680 .concat8 [ 4 4 4 4], L_0x55d44ec94380, L_0x55d44ec96d10, L_0x55d44ec99790, L_0x55d44ec9c070;
S_0x55d44dc338b0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44dc32480;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dc1ef90_0 .net "a", 3 0, L_0x55d44ec944f0;  1 drivers
v0x55d44dc1f090_0 .net "b", 3 0, L_0x55d44ec94590;  1 drivers
v0x55d44dc203c0_0 .net "ca", 3 0, L_0x55d44ec94380;  1 drivers
v0x55d44dc204b0_0 .net "cin", 3 0, L_0x55d44ec94630;  1 drivers
v0x55d44dc1c040_0 .net "sum", 3 0, L_0x55d44ec942e0;  1 drivers
L_0x55d44ec922a0 .part L_0x55d44ec944f0, 0, 1;
L_0x55d44ec923d0 .part L_0x55d44ec94590, 0, 1;
L_0x55d44ec92500 .part L_0x55d44ec94630, 0, 1;
L_0x55d44ec92b10 .part L_0x55d44ec944f0, 1, 1;
L_0x55d44ec92c40 .part L_0x55d44ec94590, 1, 1;
L_0x55d44ec92d70 .part L_0x55d44ec94630, 1, 1;
L_0x55d44ec934b0 .part L_0x55d44ec944f0, 2, 1;
L_0x55d44ec935e0 .part L_0x55d44ec94590, 2, 1;
L_0x55d44ec93760 .part L_0x55d44ec94630, 2, 1;
L_0x55d44ec93d30 .part L_0x55d44ec944f0, 3, 1;
L_0x55d44ec93ef0 .part L_0x55d44ec94590, 3, 1;
L_0x55d44ec940b0 .part L_0x55d44ec94630, 3, 1;
L_0x55d44ec942e0 .concat8 [ 1 1 1 1], L_0x55d44ec91250, L_0x55d44ec926a0, L_0x55d44ec92f50, L_0x55d44ec93900;
L_0x55d44ec94380 .concat8 [ 1 1 1 1], L_0x55d44ec92190, L_0x55d44ec92a00, L_0x55d44ec933a0, L_0x55d44ec93c20;
S_0x55d44dc2f570 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dc338b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec91860 .functor XOR 1, L_0x55d44ec922a0, L_0x55d44ec923d0, C4<0>, C4<0>;
L_0x55d44ec91250 .functor XOR 1, L_0x55d44ec91860, L_0x55d44ec92500, C4<0>, C4<0>;
L_0x55d44ec91e00 .functor AND 1, L_0x55d44ec922a0, L_0x55d44ec923d0, C4<1>, C4<1>;
L_0x55d44ec91f10 .functor AND 1, L_0x55d44ec922a0, L_0x55d44ec92500, C4<1>, C4<1>;
L_0x55d44ec91fd0 .functor OR 1, L_0x55d44ec91e00, L_0x55d44ec91f10, C4<0>, C4<0>;
L_0x55d44ec920e0 .functor AND 1, L_0x55d44ec92500, L_0x55d44ec923d0, C4<1>, C4<1>;
L_0x55d44ec92190 .functor OR 1, L_0x55d44ec91fd0, L_0x55d44ec920e0, C4<0>, C4<0>;
v0x55d44dc30900_0 .net *"_s0", 0 0, L_0x55d44ec91860;  1 drivers
v0x55d44dc309a0_0 .net *"_s10", 0 0, L_0x55d44ec920e0;  1 drivers
v0x55d44dc24e40_0 .net *"_s4", 0 0, L_0x55d44ec91e00;  1 drivers
v0x55d44dc24f30_0 .net *"_s6", 0 0, L_0x55d44ec91f10;  1 drivers
v0x55d44dc2d8d0_0 .net *"_s8", 0 0, L_0x55d44ec91fd0;  1 drivers
v0x55d44dc2d4f0_0 .net "a", 0 0, L_0x55d44ec922a0;  1 drivers
v0x55d44dc2d5b0_0 .net "b", 0 0, L_0x55d44ec923d0;  1 drivers
v0x55d44dc24a20_0 .net "ca", 0 0, L_0x55d44ec92190;  1 drivers
v0x55d44dc24ac0_0 .net "cin", 0 0, L_0x55d44ec92500;  1 drivers
v0x55d44dc2a980_0 .net "sum", 0 0, L_0x55d44ec91250;  1 drivers
S_0x55d44dc2a5a0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dc338b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec92630 .functor XOR 1, L_0x55d44ec92b10, L_0x55d44ec92c40, C4<0>, C4<0>;
L_0x55d44ec926a0 .functor XOR 1, L_0x55d44ec92630, L_0x55d44ec92d70, C4<0>, C4<0>;
L_0x55d44ec92710 .functor AND 1, L_0x55d44ec92b10, L_0x55d44ec92c40, C4<1>, C4<1>;
L_0x55d44ec92780 .functor AND 1, L_0x55d44ec92b10, L_0x55d44ec92d70, C4<1>, C4<1>;
L_0x55d44ec92840 .functor OR 1, L_0x55d44ec92710, L_0x55d44ec92780, C4<0>, C4<0>;
L_0x55d44ec92950 .functor AND 1, L_0x55d44ec92d70, L_0x55d44ec92c40, C4<1>, C4<1>;
L_0x55d44ec92a00 .functor OR 1, L_0x55d44ec92840, L_0x55d44ec92950, C4<0>, C4<0>;
v0x55d44dc27a30_0 .net *"_s0", 0 0, L_0x55d44ec92630;  1 drivers
v0x55d44dc27b10_0 .net *"_s10", 0 0, L_0x55d44ec92950;  1 drivers
v0x55d44dc27650_0 .net *"_s4", 0 0, L_0x55d44ec92710;  1 drivers
v0x55d44dc27720_0 .net *"_s6", 0 0, L_0x55d44ec92780;  1 drivers
v0x55d44dc246a0_0 .net *"_s8", 0 0, L_0x55d44ec92840;  1 drivers
v0x55d44dc2b9d0_0 .net "a", 0 0, L_0x55d44ec92b10;  1 drivers
v0x55d44dc2ba90_0 .net "b", 0 0, L_0x55d44ec92c40;  1 drivers
v0x55d44dc2ce00_0 .net "ca", 0 0, L_0x55d44ec92a00;  1 drivers
v0x55d44dc2cea0_0 .net "cin", 0 0, L_0x55d44ec92d70;  1 drivers
v0x55d44dc28a80_0 .net "sum", 0 0, L_0x55d44ec926a0;  1 drivers
S_0x55d44dc29eb0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dc338b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec92ee0 .functor XOR 1, L_0x55d44ec934b0, L_0x55d44ec935e0, C4<0>, C4<0>;
L_0x55d44ec92f50 .functor XOR 1, L_0x55d44ec92ee0, L_0x55d44ec93760, C4<0>, C4<0>;
L_0x55d44ec93010 .functor AND 1, L_0x55d44ec934b0, L_0x55d44ec935e0, C4<1>, C4<1>;
L_0x55d44ec93120 .functor AND 1, L_0x55d44ec934b0, L_0x55d44ec93760, C4<1>, C4<1>;
L_0x55d44ec931e0 .functor OR 1, L_0x55d44ec93010, L_0x55d44ec93120, C4<0>, C4<0>;
L_0x55d44ec932f0 .functor AND 1, L_0x55d44ec93760, L_0x55d44ec935e0, C4<1>, C4<1>;
L_0x55d44ec933a0 .functor OR 1, L_0x55d44ec931e0, L_0x55d44ec932f0, C4<0>, C4<0>;
v0x55d44dc25b30_0 .net *"_s0", 0 0, L_0x55d44ec92ee0;  1 drivers
v0x55d44dc25bf0_0 .net *"_s10", 0 0, L_0x55d44ec932f0;  1 drivers
v0x55d44dc26f60_0 .net *"_s4", 0 0, L_0x55d44ec93010;  1 drivers
v0x55d44dc27050_0 .net *"_s6", 0 0, L_0x55d44ec93120;  1 drivers
v0x55d44dc22c20_0 .net *"_s8", 0 0, L_0x55d44ec931e0;  1 drivers
v0x55d44dc23fb0_0 .net "a", 0 0, L_0x55d44ec934b0;  1 drivers
v0x55d44dc24070_0 .net "b", 0 0, L_0x55d44ec935e0;  1 drivers
v0x55d44dc18400_0 .net "ca", 0 0, L_0x55d44ec933a0;  1 drivers
v0x55d44dc184a0_0 .net "cin", 0 0, L_0x55d44ec93760;  1 drivers
v0x55d44dc20e90_0 .net "sum", 0 0, L_0x55d44ec92f50;  1 drivers
S_0x55d44dc20ab0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dc338b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec93890 .functor XOR 1, L_0x55d44ec93d30, L_0x55d44ec93ef0, C4<0>, C4<0>;
L_0x55d44ec93900 .functor XOR 1, L_0x55d44ec93890, L_0x55d44ec940b0, C4<0>, C4<0>;
L_0x55d44ec93970 .functor AND 1, L_0x55d44ec93d30, L_0x55d44ec93ef0, C4<1>, C4<1>;
L_0x55d44ec939e0 .functor AND 1, L_0x55d44ec93d30, L_0x55d44ec940b0, C4<1>, C4<1>;
L_0x55d44ec93aa0 .functor OR 1, L_0x55d44ec93970, L_0x55d44ec939e0, C4<0>, C4<0>;
L_0x55d44ec93bb0 .functor AND 1, L_0x55d44ec940b0, L_0x55d44ec93ef0, C4<1>, C4<1>;
L_0x55d44ec93c20 .functor OR 1, L_0x55d44ec93aa0, L_0x55d44ec93bb0, C4<0>, C4<0>;
v0x55d44dc17fe0_0 .net *"_s0", 0 0, L_0x55d44ec93890;  1 drivers
v0x55d44dc180c0_0 .net *"_s10", 0 0, L_0x55d44ec93bb0;  1 drivers
v0x55d44dc1df40_0 .net *"_s4", 0 0, L_0x55d44ec93970;  1 drivers
v0x55d44dc1e010_0 .net *"_s6", 0 0, L_0x55d44ec939e0;  1 drivers
v0x55d44dc1db60_0 .net *"_s8", 0 0, L_0x55d44ec93aa0;  1 drivers
v0x55d44dc1aff0_0 .net "a", 0 0, L_0x55d44ec93d30;  1 drivers
v0x55d44dc1b0b0_0 .net "b", 0 0, L_0x55d44ec93ef0;  1 drivers
v0x55d44dc1ac10_0 .net "ca", 0 0, L_0x55d44ec93c20;  1 drivers
v0x55d44dc1acb0_0 .net "cin", 0 0, L_0x55d44ec940b0;  1 drivers
v0x55d44dc17c60_0 .net "sum", 0 0, L_0x55d44ec93900;  1 drivers
S_0x55d44dc1d470 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44dc32480;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dc04090_0 .net "a", 3 0, L_0x55d44ec96e80;  1 drivers
v0x55d44dc04190_0 .net "b", 3 0, L_0x55d44ec96f70;  1 drivers
v0x55d44dc03cb0_0 .net "ca", 3 0, L_0x55d44ec96d10;  1 drivers
v0x55d44dc03da0_0 .net "cin", 3 0, L_0x55d44ec97060;  1 drivers
v0x55d44dc01140_0 .net "sum", 3 0, L_0x55d44ec96c70;  1 drivers
L_0x55d44ec94c30 .part L_0x55d44ec96e80, 0, 1;
L_0x55d44ec94d60 .part L_0x55d44ec96f70, 0, 1;
L_0x55d44ec94e90 .part L_0x55d44ec97060, 0, 1;
L_0x55d44ec954a0 .part L_0x55d44ec96e80, 1, 1;
L_0x55d44ec955d0 .part L_0x55d44ec96f70, 1, 1;
L_0x55d44ec95700 .part L_0x55d44ec97060, 1, 1;
L_0x55d44ec95e40 .part L_0x55d44ec96e80, 2, 1;
L_0x55d44ec95f70 .part L_0x55d44ec96f70, 2, 1;
L_0x55d44ec960f0 .part L_0x55d44ec97060, 2, 1;
L_0x55d44ec966c0 .part L_0x55d44ec96e80, 3, 1;
L_0x55d44ec96880 .part L_0x55d44ec96f70, 3, 1;
L_0x55d44ec96a40 .part L_0x55d44ec97060, 3, 1;
L_0x55d44ec96c70 .concat8 [ 1 1 1 1], L_0x55d44ec946d0, L_0x55d44ec95030, L_0x55d44ec958e0, L_0x55d44ec96290;
L_0x55d44ec96d10 .concat8 [ 1 1 1 1], L_0x55d44ec94b20, L_0x55d44ec95390, L_0x55d44ec95d30, L_0x55d44ec965b0;
S_0x55d44dc190f0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dc1d470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec94270 .functor XOR 1, L_0x55d44ec94c30, L_0x55d44ec94d60, C4<0>, C4<0>;
L_0x55d44ec946d0 .functor XOR 1, L_0x55d44ec94270, L_0x55d44ec94e90, C4<0>, C4<0>;
L_0x55d44ec94790 .functor AND 1, L_0x55d44ec94c30, L_0x55d44ec94d60, C4<1>, C4<1>;
L_0x55d44ec948a0 .functor AND 1, L_0x55d44ec94c30, L_0x55d44ec94e90, C4<1>, C4<1>;
L_0x55d44ec94960 .functor OR 1, L_0x55d44ec94790, L_0x55d44ec948a0, C4<0>, C4<0>;
L_0x55d44ec94a70 .functor AND 1, L_0x55d44ec94e90, L_0x55d44ec94d60, C4<1>, C4<1>;
L_0x55d44ec94b20 .functor OR 1, L_0x55d44ec94960, L_0x55d44ec94a70, C4<0>, C4<0>;
v0x55d44dc1a520_0 .net *"_s0", 0 0, L_0x55d44ec94270;  1 drivers
v0x55d44dc1a5c0_0 .net *"_s10", 0 0, L_0x55d44ec94a70;  1 drivers
v0x55d44dc161e0_0 .net *"_s4", 0 0, L_0x55d44ec94790;  1 drivers
v0x55d44dc162d0_0 .net *"_s6", 0 0, L_0x55d44ec948a0;  1 drivers
v0x55d44dc17570_0 .net *"_s8", 0 0, L_0x55d44ec94960;  1 drivers
v0x55d44dc14c70_0 .net "a", 0 0, L_0x55d44ec94c30;  1 drivers
v0x55d44dc14d30_0 .net "b", 0 0, L_0x55d44ec94d60;  1 drivers
v0x55d44dc08320_0 .net "ca", 0 0, L_0x55d44ec94b20;  1 drivers
v0x55d44dc083c0_0 .net "cin", 0 0, L_0x55d44ec94e90;  1 drivers
v0x55d44dbfb9d0_0 .net "sum", 0 0, L_0x55d44ec946d0;  1 drivers
S_0x55d44dc0aea0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dc1d470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec94fc0 .functor XOR 1, L_0x55d44ec954a0, L_0x55d44ec955d0, C4<0>, C4<0>;
L_0x55d44ec95030 .functor XOR 1, L_0x55d44ec94fc0, L_0x55d44ec95700, C4<0>, C4<0>;
L_0x55d44ec950a0 .functor AND 1, L_0x55d44ec954a0, L_0x55d44ec955d0, C4<1>, C4<1>;
L_0x55d44ec95110 .functor AND 1, L_0x55d44ec954a0, L_0x55d44ec95700, C4<1>, C4<1>;
L_0x55d44ec951d0 .functor OR 1, L_0x55d44ec950a0, L_0x55d44ec95110, C4<0>, C4<0>;
L_0x55d44ec952e0 .functor AND 1, L_0x55d44ec95700, L_0x55d44ec955d0, C4<1>, C4<1>;
L_0x55d44ec95390 .functor OR 1, L_0x55d44ec951d0, L_0x55d44ec952e0, C4<0>, C4<0>;
v0x55d44dc13930_0 .net *"_s0", 0 0, L_0x55d44ec94fc0;  1 drivers
v0x55d44dc13a10_0 .net *"_s10", 0 0, L_0x55d44ec952e0;  1 drivers
v0x55d44dc13550_0 .net *"_s4", 0 0, L_0x55d44ec950a0;  1 drivers
v0x55d44dc13620_0 .net *"_s6", 0 0, L_0x55d44ec95110;  1 drivers
v0x55d44dc0aa80_0 .net *"_s8", 0 0, L_0x55d44ec951d0;  1 drivers
v0x55d44dc109e0_0 .net "a", 0 0, L_0x55d44ec954a0;  1 drivers
v0x55d44dc10aa0_0 .net "b", 0 0, L_0x55d44ec955d0;  1 drivers
v0x55d44dc10600_0 .net "ca", 0 0, L_0x55d44ec95390;  1 drivers
v0x55d44dc106a0_0 .net "cin", 0 0, L_0x55d44ec95700;  1 drivers
v0x55d44dc0da90_0 .net "sum", 0 0, L_0x55d44ec95030;  1 drivers
S_0x55d44dc0d6b0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dc1d470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec95870 .functor XOR 1, L_0x55d44ec95e40, L_0x55d44ec95f70, C4<0>, C4<0>;
L_0x55d44ec958e0 .functor XOR 1, L_0x55d44ec95870, L_0x55d44ec960f0, C4<0>, C4<0>;
L_0x55d44ec959a0 .functor AND 1, L_0x55d44ec95e40, L_0x55d44ec95f70, C4<1>, C4<1>;
L_0x55d44ec95ab0 .functor AND 1, L_0x55d44ec95e40, L_0x55d44ec960f0, C4<1>, C4<1>;
L_0x55d44ec95b70 .functor OR 1, L_0x55d44ec959a0, L_0x55d44ec95ab0, C4<0>, C4<0>;
L_0x55d44ec95c80 .functor AND 1, L_0x55d44ec960f0, L_0x55d44ec95f70, C4<1>, C4<1>;
L_0x55d44ec95d30 .functor OR 1, L_0x55d44ec95b70, L_0x55d44ec95c80, C4<0>, C4<0>;
v0x55d44dc0a700_0 .net *"_s0", 0 0, L_0x55d44ec95870;  1 drivers
v0x55d44dc0a7c0_0 .net *"_s10", 0 0, L_0x55d44ec95c80;  1 drivers
v0x55d44dc11a30_0 .net *"_s4", 0 0, L_0x55d44ec959a0;  1 drivers
v0x55d44dc11b20_0 .net *"_s6", 0 0, L_0x55d44ec95ab0;  1 drivers
v0x55d44dc12e60_0 .net *"_s8", 0 0, L_0x55d44ec95b70;  1 drivers
v0x55d44dc0eae0_0 .net "a", 0 0, L_0x55d44ec95e40;  1 drivers
v0x55d44dc0eba0_0 .net "b", 0 0, L_0x55d44ec95f70;  1 drivers
v0x55d44dc0ff10_0 .net "ca", 0 0, L_0x55d44ec95d30;  1 drivers
v0x55d44dc0ffb0_0 .net "cin", 0 0, L_0x55d44ec960f0;  1 drivers
v0x55d44dc0bb90_0 .net "sum", 0 0, L_0x55d44ec958e0;  1 drivers
S_0x55d44dc0cfc0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dc1d470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec96220 .functor XOR 1, L_0x55d44ec966c0, L_0x55d44ec96880, C4<0>, C4<0>;
L_0x55d44ec96290 .functor XOR 1, L_0x55d44ec96220, L_0x55d44ec96a40, C4<0>, C4<0>;
L_0x55d44ec96300 .functor AND 1, L_0x55d44ec966c0, L_0x55d44ec96880, C4<1>, C4<1>;
L_0x55d44ec96370 .functor AND 1, L_0x55d44ec966c0, L_0x55d44ec96a40, C4<1>, C4<1>;
L_0x55d44ec96430 .functor OR 1, L_0x55d44ec96300, L_0x55d44ec96370, C4<0>, C4<0>;
L_0x55d44ec96540 .functor AND 1, L_0x55d44ec96a40, L_0x55d44ec96880, C4<1>, C4<1>;
L_0x55d44ec965b0 .functor OR 1, L_0x55d44ec96430, L_0x55d44ec96540, C4<0>, C4<0>;
v0x55d44dc08c80_0 .net *"_s0", 0 0, L_0x55d44ec96220;  1 drivers
v0x55d44dc08d60_0 .net *"_s10", 0 0, L_0x55d44ec96540;  1 drivers
v0x55d44dc0a010_0 .net *"_s4", 0 0, L_0x55d44ec96300;  1 drivers
v0x55d44dc0a0e0_0 .net *"_s6", 0 0, L_0x55d44ec96370;  1 drivers
v0x55d44dbfe550_0 .net *"_s8", 0 0, L_0x55d44ec96430;  1 drivers
v0x55d44dc06fe0_0 .net "a", 0 0, L_0x55d44ec966c0;  1 drivers
v0x55d44dc070a0_0 .net "b", 0 0, L_0x55d44ec96880;  1 drivers
v0x55d44dc06c00_0 .net "ca", 0 0, L_0x55d44ec965b0;  1 drivers
v0x55d44dc06ca0_0 .net "cin", 0 0, L_0x55d44ec96a40;  1 drivers
v0x55d44dbfe130_0 .net "sum", 0 0, L_0x55d44ec96290;  1 drivers
S_0x55d44dc00d60 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44dc32480;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dbed870_0 .net "a", 3 0, L_0x55d44ec99900;  1 drivers
v0x55d44dbed970_0 .net "b", 3 0, L_0x55d44ec999a0;  1 drivers
v0x55d44dbe4da0_0 .net "ca", 3 0, L_0x55d44ec99790;  1 drivers
v0x55d44dbe4e90_0 .net "cin", 3 0, L_0x55d44ec99a90;  1 drivers
v0x55d44dbead00_0 .net "sum", 3 0, L_0x55d44ec996f0;  1 drivers
L_0x55d44ec976f0 .part L_0x55d44ec99900, 0, 1;
L_0x55d44ec97820 .part L_0x55d44ec999a0, 0, 1;
L_0x55d44ec97950 .part L_0x55d44ec99a90, 0, 1;
L_0x55d44ec97f60 .part L_0x55d44ec99900, 1, 1;
L_0x55d44ec98090 .part L_0x55d44ec999a0, 1, 1;
L_0x55d44ec981c0 .part L_0x55d44ec99a90, 1, 1;
L_0x55d44ec98900 .part L_0x55d44ec99900, 2, 1;
L_0x55d44ec98a30 .part L_0x55d44ec999a0, 2, 1;
L_0x55d44ec98bb0 .part L_0x55d44ec99a90, 2, 1;
L_0x55d44ec990e0 .part L_0x55d44ec99900, 3, 1;
L_0x55d44ec99300 .part L_0x55d44ec999a0, 3, 1;
L_0x55d44ec994c0 .part L_0x55d44ec99a90, 3, 1;
L_0x55d44ec996f0 .concat8 [ 1 1 1 1], L_0x55d44ec97190, L_0x55d44ec97af0, L_0x55d44ec983a0, L_0x55d44ec98d50;
L_0x55d44ec99790 .concat8 [ 1 1 1 1], L_0x55d44ec975e0, L_0x55d44ec97e50, L_0x55d44ec987f0, L_0x55d44ec99020;
S_0x55d44dbfddb0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dc00d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec96c00 .functor XOR 1, L_0x55d44ec976f0, L_0x55d44ec97820, C4<0>, C4<0>;
L_0x55d44ec97190 .functor XOR 1, L_0x55d44ec96c00, L_0x55d44ec97950, C4<0>, C4<0>;
L_0x55d44ec97250 .functor AND 1, L_0x55d44ec976f0, L_0x55d44ec97820, C4<1>, C4<1>;
L_0x55d44ec97360 .functor AND 1, L_0x55d44ec976f0, L_0x55d44ec97950, C4<1>, C4<1>;
L_0x55d44ec97420 .functor OR 1, L_0x55d44ec97250, L_0x55d44ec97360, C4<0>, C4<0>;
L_0x55d44ec97530 .functor AND 1, L_0x55d44ec97950, L_0x55d44ec97820, C4<1>, C4<1>;
L_0x55d44ec975e0 .functor OR 1, L_0x55d44ec97420, L_0x55d44ec97530, C4<0>, C4<0>;
v0x55d44dc050e0_0 .net *"_s0", 0 0, L_0x55d44ec96c00;  1 drivers
v0x55d44dc05180_0 .net *"_s10", 0 0, L_0x55d44ec97530;  1 drivers
v0x55d44dc06510_0 .net *"_s4", 0 0, L_0x55d44ec97250;  1 drivers
v0x55d44dc06600_0 .net *"_s6", 0 0, L_0x55d44ec97360;  1 drivers
v0x55d44dc02190_0 .net *"_s8", 0 0, L_0x55d44ec97420;  1 drivers
v0x55d44dc035c0_0 .net "a", 0 0, L_0x55d44ec976f0;  1 drivers
v0x55d44dc03680_0 .net "b", 0 0, L_0x55d44ec97820;  1 drivers
v0x55d44dbff240_0 .net "ca", 0 0, L_0x55d44ec975e0;  1 drivers
v0x55d44dbff2e0_0 .net "cin", 0 0, L_0x55d44ec97950;  1 drivers
v0x55d44dc00670_0 .net "sum", 0 0, L_0x55d44ec97190;  1 drivers
S_0x55d44dbfc330 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dc00d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec97a80 .functor XOR 1, L_0x55d44ec97f60, L_0x55d44ec98090, C4<0>, C4<0>;
L_0x55d44ec97af0 .functor XOR 1, L_0x55d44ec97a80, L_0x55d44ec981c0, C4<0>, C4<0>;
L_0x55d44ec97b60 .functor AND 1, L_0x55d44ec97f60, L_0x55d44ec98090, C4<1>, C4<1>;
L_0x55d44ec97bd0 .functor AND 1, L_0x55d44ec97f60, L_0x55d44ec981c0, C4<1>, C4<1>;
L_0x55d44ec97c90 .functor OR 1, L_0x55d44ec97b60, L_0x55d44ec97bd0, C4<0>, C4<0>;
L_0x55d44ec97da0 .functor AND 1, L_0x55d44ec981c0, L_0x55d44ec98090, C4<1>, C4<1>;
L_0x55d44ec97e50 .functor OR 1, L_0x55d44ec97c90, L_0x55d44ec97da0, C4<0>, C4<0>;
v0x55d44dbfd6c0_0 .net *"_s0", 0 0, L_0x55d44ec97a80;  1 drivers
v0x55d44dbfd7a0_0 .net *"_s10", 0 0, L_0x55d44ec97da0;  1 drivers
v0x55d44dbf1c00_0 .net *"_s4", 0 0, L_0x55d44ec97b60;  1 drivers
v0x55d44dbf1cd0_0 .net *"_s6", 0 0, L_0x55d44ec97bd0;  1 drivers
v0x55d44dbfa690_0 .net *"_s8", 0 0, L_0x55d44ec97c90;  1 drivers
v0x55d44dbfa2b0_0 .net "a", 0 0, L_0x55d44ec97f60;  1 drivers
v0x55d44dbfa370_0 .net "b", 0 0, L_0x55d44ec98090;  1 drivers
v0x55d44dbf17e0_0 .net "ca", 0 0, L_0x55d44ec97e50;  1 drivers
v0x55d44dbf1880_0 .net "cin", 0 0, L_0x55d44ec981c0;  1 drivers
v0x55d44dbf7740_0 .net "sum", 0 0, L_0x55d44ec97af0;  1 drivers
S_0x55d44dbf7360 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dc00d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec98330 .functor XOR 1, L_0x55d44ec98900, L_0x55d44ec98a30, C4<0>, C4<0>;
L_0x55d44ec983a0 .functor XOR 1, L_0x55d44ec98330, L_0x55d44ec98bb0, C4<0>, C4<0>;
L_0x55d44ec98460 .functor AND 1, L_0x55d44ec98900, L_0x55d44ec98a30, C4<1>, C4<1>;
L_0x55d44ec98570 .functor AND 1, L_0x55d44ec98900, L_0x55d44ec98bb0, C4<1>, C4<1>;
L_0x55d44ec98630 .functor OR 1, L_0x55d44ec98460, L_0x55d44ec98570, C4<0>, C4<0>;
L_0x55d44ec98740 .functor AND 1, L_0x55d44ec98bb0, L_0x55d44ec98a30, C4<1>, C4<1>;
L_0x55d44ec987f0 .functor OR 1, L_0x55d44ec98630, L_0x55d44ec98740, C4<0>, C4<0>;
v0x55d44dbf47f0_0 .net *"_s0", 0 0, L_0x55d44ec98330;  1 drivers
v0x55d44dbf48b0_0 .net *"_s10", 0 0, L_0x55d44ec98740;  1 drivers
v0x55d44dbf4410_0 .net *"_s4", 0 0, L_0x55d44ec98460;  1 drivers
v0x55d44dbf4500_0 .net *"_s6", 0 0, L_0x55d44ec98570;  1 drivers
v0x55d44dbf1460_0 .net *"_s8", 0 0, L_0x55d44ec98630;  1 drivers
v0x55d44dbf8790_0 .net "a", 0 0, L_0x55d44ec98900;  1 drivers
v0x55d44dbf8850_0 .net "b", 0 0, L_0x55d44ec98a30;  1 drivers
v0x55d44dbf9bc0_0 .net "ca", 0 0, L_0x55d44ec987f0;  1 drivers
v0x55d44dbf9c60_0 .net "cin", 0 0, L_0x55d44ec98bb0;  1 drivers
v0x55d44dbf5840_0 .net "sum", 0 0, L_0x55d44ec983a0;  1 drivers
S_0x55d44dbf6c70 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dc00d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec98ce0 .functor XOR 1, L_0x55d44ec990e0, L_0x55d44ec99300, C4<0>, C4<0>;
L_0x55d44ec98d50 .functor XOR 1, L_0x55d44ec98ce0, L_0x55d44ec994c0, C4<0>, C4<0>;
L_0x55d44ec98dc0 .functor AND 1, L_0x55d44ec990e0, L_0x55d44ec99300, C4<1>, C4<1>;
L_0x55d44ec98e30 .functor AND 1, L_0x55d44ec990e0, L_0x55d44ec994c0, C4<1>, C4<1>;
L_0x55d44ec98ef0 .functor OR 1, L_0x55d44ec98dc0, L_0x55d44ec98e30, C4<0>, C4<0>;
L_0x55d44ec98fb0 .functor AND 1, L_0x55d44ec994c0, L_0x55d44ec99300, C4<1>, C4<1>;
L_0x55d44ec99020 .functor OR 1, L_0x55d44ec98ef0, L_0x55d44ec98fb0, C4<0>, C4<0>;
v0x55d44dbf28f0_0 .net *"_s0", 0 0, L_0x55d44ec98ce0;  1 drivers
v0x55d44dbf29d0_0 .net *"_s10", 0 0, L_0x55d44ec98fb0;  1 drivers
v0x55d44dbf3d20_0 .net *"_s4", 0 0, L_0x55d44ec98dc0;  1 drivers
v0x55d44dbf3df0_0 .net *"_s6", 0 0, L_0x55d44ec98e30;  1 drivers
v0x55d44dbef9e0_0 .net *"_s8", 0 0, L_0x55d44ec98ef0;  1 drivers
v0x55d44dbf0d70_0 .net "a", 0 0, L_0x55d44ec990e0;  1 drivers
v0x55d44dbf0e30_0 .net "b", 0 0, L_0x55d44ec99300;  1 drivers
v0x55d44dbe51c0_0 .net "ca", 0 0, L_0x55d44ec99020;  1 drivers
v0x55d44dbe5260_0 .net "cin", 0 0, L_0x55d44ec994c0;  1 drivers
v0x55d44dbedc50_0 .net "sum", 0 0, L_0x55d44ec98d50;  1 drivers
S_0x55d44dbea920 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44dc32480;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dbd1ef0_0 .net "a", 3 0, L_0x55d44ec9c1e0;  1 drivers
v0x55d44dbd1ff0_0 .net "b", 3 0, L_0x55d44ec9c310;  1 drivers
v0x55d44dbd3280_0 .net "ca", 3 0, L_0x55d44ec9c070;  1 drivers
v0x55d44dbd3370_0 .net "cin", 3 0, L_0x55d44ec9c440;  1 drivers
v0x55d44dbc77c0_0 .net "sum", 3 0, L_0x55d44ec9bfd0;  1 drivers
L_0x55d44ec9a050 .part L_0x55d44ec9c1e0, 0, 1;
L_0x55d44ec9a180 .part L_0x55d44ec9c310, 0, 1;
L_0x55d44ec9a2b0 .part L_0x55d44ec9c440, 0, 1;
L_0x55d44ec9a880 .part L_0x55d44ec9c1e0, 1, 1;
L_0x55d44ec9a9b0 .part L_0x55d44ec9c310, 1, 1;
L_0x55d44ec9aae0 .part L_0x55d44ec9c440, 1, 1;
L_0x55d44ec9b1a0 .part L_0x55d44ec9c1e0, 2, 1;
L_0x55d44ec9b2d0 .part L_0x55d44ec9c310, 2, 1;
L_0x55d44ec9b450 .part L_0x55d44ec9c440, 2, 1;
L_0x55d44ec9ba20 .part L_0x55d44ec9c1e0, 3, 1;
L_0x55d44ec9bbe0 .part L_0x55d44ec9c310, 3, 1;
L_0x55d44ec9bda0 .part L_0x55d44ec9c440, 3, 1;
L_0x55d44ec9bfd0 .concat8 [ 1 1 1 1], L_0x55d44ec99b30, L_0x55d44ec9a450, L_0x55d44ec9ac80, L_0x55d44ec9b5f0;
L_0x55d44ec9c070 .concat8 [ 1 1 1 1], L_0x55d44ec99f40, L_0x55d44ec9a770, L_0x55d44ec9b090, L_0x55d44ec9b910;
S_0x55d44dbe7db0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dbea920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec99680 .functor XOR 1, L_0x55d44ec9a050, L_0x55d44ec9a180, C4<0>, C4<0>;
L_0x55d44ec99b30 .functor XOR 1, L_0x55d44ec99680, L_0x55d44ec9a2b0, C4<0>, C4<0>;
L_0x55d44ec99bf0 .functor AND 1, L_0x55d44ec9a050, L_0x55d44ec9a180, C4<1>, C4<1>;
L_0x55d44ec99d00 .functor AND 1, L_0x55d44ec9a050, L_0x55d44ec9a2b0, C4<1>, C4<1>;
L_0x55d44ec99dc0 .functor OR 1, L_0x55d44ec99bf0, L_0x55d44ec99d00, C4<0>, C4<0>;
L_0x55d44ec99ed0 .functor AND 1, L_0x55d44ec9a2b0, L_0x55d44ec9a180, C4<1>, C4<1>;
L_0x55d44ec99f40 .functor OR 1, L_0x55d44ec99dc0, L_0x55d44ec99ed0, C4<0>, C4<0>;
v0x55d44dbe79d0_0 .net *"_s0", 0 0, L_0x55d44ec99680;  1 drivers
v0x55d44dbe7a70_0 .net *"_s10", 0 0, L_0x55d44ec99ed0;  1 drivers
v0x55d44dbe4990_0 .net *"_s4", 0 0, L_0x55d44ec99bf0;  1 drivers
v0x55d44dbe4a80_0 .net *"_s6", 0 0, L_0x55d44ec99d00;  1 drivers
v0x55d44dbebd50_0 .net *"_s8", 0 0, L_0x55d44ec99dc0;  1 drivers
v0x55d44dbed180_0 .net "a", 0 0, L_0x55d44ec9a050;  1 drivers
v0x55d44dbed240_0 .net "b", 0 0, L_0x55d44ec9a180;  1 drivers
v0x55d44dbe8e00_0 .net "ca", 0 0, L_0x55d44ec99f40;  1 drivers
v0x55d44dbe8ea0_0 .net "cin", 0 0, L_0x55d44ec9a2b0;  1 drivers
v0x55d44dbea230_0 .net "sum", 0 0, L_0x55d44ec99b30;  1 drivers
S_0x55d44dbe5eb0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dbea920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec9a3e0 .functor XOR 1, L_0x55d44ec9a880, L_0x55d44ec9a9b0, C4<0>, C4<0>;
L_0x55d44ec9a450 .functor XOR 1, L_0x55d44ec9a3e0, L_0x55d44ec9aae0, C4<0>, C4<0>;
L_0x55d44ec9a4c0 .functor AND 1, L_0x55d44ec9a880, L_0x55d44ec9a9b0, C4<1>, C4<1>;
L_0x55d44ec9a530 .functor AND 1, L_0x55d44ec9a880, L_0x55d44ec9aae0, C4<1>, C4<1>;
L_0x55d44ec9a5f0 .functor OR 1, L_0x55d44ec9a4c0, L_0x55d44ec9a530, C4<0>, C4<0>;
L_0x55d44ec9a700 .functor AND 1, L_0x55d44ec9aae0, L_0x55d44ec9a9b0, C4<1>, C4<1>;
L_0x55d44ec9a770 .functor OR 1, L_0x55d44ec9a5f0, L_0x55d44ec9a700, C4<0>, C4<0>;
v0x55d44dbe72e0_0 .net *"_s0", 0 0, L_0x55d44ec9a3e0;  1 drivers
v0x55d44dbe73c0_0 .net *"_s10", 0 0, L_0x55d44ec9a700;  1 drivers
v0x55d44dbe2e70_0 .net *"_s4", 0 0, L_0x55d44ec9a4c0;  1 drivers
v0x55d44dbe2f40_0 .net *"_s6", 0 0, L_0x55d44ec9a530;  1 drivers
v0x55d44dbe42a0_0 .net *"_s8", 0 0, L_0x55d44ec9a5f0;  1 drivers
v0x55d44dbd1590_0 .net "a", 0 0, L_0x55d44ec9a880;  1 drivers
v0x55d44dbd1650_0 .net "b", 0 0, L_0x55d44ec9a9b0;  1 drivers
v0x55d44dbc4c40_0 .net "ca", 0 0, L_0x55d44ec9a770;  1 drivers
v0x55d44dbc4ce0_0 .net "cin", 0 0, L_0x55d44ec9aae0;  1 drivers
v0x55d44dbd4110_0 .net "sum", 0 0, L_0x55d44ec9a450;  1 drivers
S_0x55d44dbdcba0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dbea920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec9ac10 .functor XOR 1, L_0x55d44ec9b1a0, L_0x55d44ec9b2d0, C4<0>, C4<0>;
L_0x55d44ec9ac80 .functor XOR 1, L_0x55d44ec9ac10, L_0x55d44ec9b450, C4<0>, C4<0>;
L_0x55d44ec9ad40 .functor AND 1, L_0x55d44ec9b1a0, L_0x55d44ec9b2d0, C4<1>, C4<1>;
L_0x55d44ec9ae50 .functor AND 1, L_0x55d44ec9b1a0, L_0x55d44ec9b450, C4<1>, C4<1>;
L_0x55d44ec9af10 .functor OR 1, L_0x55d44ec9ad40, L_0x55d44ec9ae50, C4<0>, C4<0>;
L_0x55d44ec9b020 .functor AND 1, L_0x55d44ec9b450, L_0x55d44ec9b2d0, C4<1>, C4<1>;
L_0x55d44ec9b090 .functor OR 1, L_0x55d44ec9af10, L_0x55d44ec9b020, C4<0>, C4<0>;
v0x55d44dbdc7c0_0 .net *"_s0", 0 0, L_0x55d44ec9ac10;  1 drivers
v0x55d44dbdc880_0 .net *"_s10", 0 0, L_0x55d44ec9b020;  1 drivers
v0x55d44dbd3cf0_0 .net *"_s4", 0 0, L_0x55d44ec9ad40;  1 drivers
v0x55d44dbd3de0_0 .net *"_s6", 0 0, L_0x55d44ec9ae50;  1 drivers
v0x55d44dbd9c50_0 .net *"_s8", 0 0, L_0x55d44ec9af10;  1 drivers
v0x55d44dbd9870_0 .net "a", 0 0, L_0x55d44ec9b1a0;  1 drivers
v0x55d44dbd9930_0 .net "b", 0 0, L_0x55d44ec9b2d0;  1 drivers
v0x55d44dbd6d00_0 .net "ca", 0 0, L_0x55d44ec9b090;  1 drivers
v0x55d44dbd6da0_0 .net "cin", 0 0, L_0x55d44ec9b450;  1 drivers
v0x55d44dbd6920_0 .net "sum", 0 0, L_0x55d44ec9ac80;  1 drivers
S_0x55d44dbd3970 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dbea920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec9b580 .functor XOR 1, L_0x55d44ec9ba20, L_0x55d44ec9bbe0, C4<0>, C4<0>;
L_0x55d44ec9b5f0 .functor XOR 1, L_0x55d44ec9b580, L_0x55d44ec9bda0, C4<0>, C4<0>;
L_0x55d44ec9b660 .functor AND 1, L_0x55d44ec9ba20, L_0x55d44ec9bbe0, C4<1>, C4<1>;
L_0x55d44ec9b6d0 .functor AND 1, L_0x55d44ec9ba20, L_0x55d44ec9bda0, C4<1>, C4<1>;
L_0x55d44ec9b790 .functor OR 1, L_0x55d44ec9b660, L_0x55d44ec9b6d0, C4<0>, C4<0>;
L_0x55d44ec9b8a0 .functor AND 1, L_0x55d44ec9bda0, L_0x55d44ec9bbe0, C4<1>, C4<1>;
L_0x55d44ec9b910 .functor OR 1, L_0x55d44ec9b790, L_0x55d44ec9b8a0, C4<0>, C4<0>;
v0x55d44dbdaca0_0 .net *"_s0", 0 0, L_0x55d44ec9b580;  1 drivers
v0x55d44dbdad80_0 .net *"_s10", 0 0, L_0x55d44ec9b8a0;  1 drivers
v0x55d44dbdc0d0_0 .net *"_s4", 0 0, L_0x55d44ec9b660;  1 drivers
v0x55d44dbdc1a0_0 .net *"_s6", 0 0, L_0x55d44ec9b6d0;  1 drivers
v0x55d44dbd7d50_0 .net *"_s8", 0 0, L_0x55d44ec9b790;  1 drivers
v0x55d44dbd9180_0 .net "a", 0 0, L_0x55d44ec9ba20;  1 drivers
v0x55d44dbd9240_0 .net "b", 0 0, L_0x55d44ec9bbe0;  1 drivers
v0x55d44dbd4e00_0 .net "ca", 0 0, L_0x55d44ec9b910;  1 drivers
v0x55d44dbd4ea0_0 .net "cin", 0 0, L_0x55d44ec9bda0;  1 drivers
v0x55d44dbd6230_0 .net "sum", 0 0, L_0x55d44ec9b5f0;  1 drivers
S_0x55d44dbc9fd0 .scope module, "FA_1" "thirtBitAdder" 5 14, 6 3 0, S_0x55d44dc91830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44db03a20_0 .net "a", 31 0, L_0x55d44ecb2d40;  1 drivers
v0x55d44db03b00_0 .net "b", 31 0, L_0x55d44ecb2e30;  1 drivers
v0x55d44db0c4b0_0 .net "ca", 31 0, L_0x55d44ecb2bb0;  1 drivers
v0x55d44db0c570_0 .net "cin", 31 0, L_0x55d44ecb2f20;  1 drivers
v0x55d44db0c0d0_0 .net "sum", 31 0, L_0x55d44ecb2a70;  1 drivers
L_0x55d44eca7950 .part L_0x55d44ecb2d40, 0, 16;
L_0x55d44eca79f0 .part L_0x55d44ecb2e30, 0, 16;
L_0x55d44eca7a90 .part L_0x55d44ecb2f20, 0, 16;
L_0x55d44ecb2760 .part L_0x55d44ecb2d40, 16, 16;
L_0x55d44ecb2850 .part L_0x55d44ecb2e30, 16, 16;
L_0x55d44ecb2940 .part L_0x55d44ecb2f20, 16, 16;
L_0x55d44ecb2a70 .concat8 [ 16 16 0 0], L_0x55d44eca7650, L_0x55d44ecb2460;
L_0x55d44ecb2bb0 .concat8 [ 16 16 0 0], L_0x55d44eca76f0, L_0x55d44ecb2500;
S_0x55d44dbc7020 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44dbc9fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44db74e50_0 .net "a", 15 0, L_0x55d44eca7950;  1 drivers
v0x55d44db74f30_0 .net "b", 15 0, L_0x55d44eca79f0;  1 drivers
v0x55d44db70ad0_0 .net "ca", 15 0, L_0x55d44eca76f0;  1 drivers
v0x55d44db70b90_0 .net "cin", 15 0, L_0x55d44eca7a90;  1 drivers
v0x55d44db71f00_0 .net "sum", 15 0, L_0x55d44eca7650;  1 drivers
L_0x55d44ec9f6a0 .part L_0x55d44eca7950, 0, 4;
L_0x55d44ec9f740 .part L_0x55d44eca79f0, 0, 4;
L_0x55d44ec9f7e0 .part L_0x55d44eca7a90, 0, 4;
L_0x55d44eca1f30 .part L_0x55d44eca7950, 4, 4;
L_0x55d44eca2020 .part L_0x55d44eca79f0, 4, 4;
L_0x55d44eca2110 .part L_0x55d44eca7a90, 4, 4;
L_0x55d44eca48b0 .part L_0x55d44eca7950, 8, 4;
L_0x55d44eca4950 .part L_0x55d44eca79f0, 8, 4;
L_0x55d44eca4a40 .part L_0x55d44eca7a90, 8, 4;
L_0x55d44eca7250 .part L_0x55d44eca7950, 12, 4;
L_0x55d44eca7380 .part L_0x55d44eca79f0, 12, 4;
L_0x55d44eca74b0 .part L_0x55d44eca7a90, 12, 4;
L_0x55d44eca7650 .concat8 [ 4 4 4 4], L_0x55d44ec9f490, L_0x55d44eca1d20, L_0x55d44eca46a0, L_0x55d44eca7040;
L_0x55d44eca76f0 .concat8 [ 4 4 4 4], L_0x55d44ec9f530, L_0x55d44eca1dc0, L_0x55d44eca4740, L_0x55d44eca70e0;
S_0x55d44dbce350 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44dbc7020;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dbae010_0 .net "a", 3 0, L_0x55d44ec9f6a0;  1 drivers
v0x55d44dbae110_0 .net "b", 3 0, L_0x55d44ec9f740;  1 drivers
v0x55d44dbb3f70_0 .net "ca", 3 0, L_0x55d44ec9f530;  1 drivers
v0x55d44dbb4060_0 .net "cin", 3 0, L_0x55d44ec9f7e0;  1 drivers
v0x55d44dbb3b90_0 .net "sum", 3 0, L_0x55d44ec9f490;  1 drivers
L_0x55d44ec9d510 .part L_0x55d44ec9f6a0, 0, 1;
L_0x55d44ec9d640 .part L_0x55d44ec9f740, 0, 1;
L_0x55d44ec9d770 .part L_0x55d44ec9f7e0, 0, 1;
L_0x55d44ec9dd40 .part L_0x55d44ec9f6a0, 1, 1;
L_0x55d44ec9de70 .part L_0x55d44ec9f740, 1, 1;
L_0x55d44ec9dfa0 .part L_0x55d44ec9f7e0, 1, 1;
L_0x55d44ec9e660 .part L_0x55d44ec9f6a0, 2, 1;
L_0x55d44ec9e790 .part L_0x55d44ec9f740, 2, 1;
L_0x55d44ec9e910 .part L_0x55d44ec9f7e0, 2, 1;
L_0x55d44ec9eee0 .part L_0x55d44ec9f6a0, 3, 1;
L_0x55d44ec9f0a0 .part L_0x55d44ec9f740, 3, 1;
L_0x55d44ec9f260 .part L_0x55d44ec9f7e0, 3, 1;
L_0x55d44ec9f490 .concat8 [ 1 1 1 1], L_0x55d44ec9bf60, L_0x55d44ec9d910, L_0x55d44ec9e140, L_0x55d44ec9eab0;
L_0x55d44ec9f530 .concat8 [ 1 1 1 1], L_0x55d44ec9d400, L_0x55d44ec9dc30, L_0x55d44ec9e550, L_0x55d44ec9edd0;
S_0x55d44dbcf780 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dbce350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec9c570 .functor XOR 1, L_0x55d44ec9d510, L_0x55d44ec9d640, C4<0>, C4<0>;
L_0x55d44ec9bf60 .functor XOR 1, L_0x55d44ec9c570, L_0x55d44ec9d770, C4<0>, C4<0>;
L_0x55d44ec9d0b0 .functor AND 1, L_0x55d44ec9d510, L_0x55d44ec9d640, C4<1>, C4<1>;
L_0x55d44ec9d1c0 .functor AND 1, L_0x55d44ec9d510, L_0x55d44ec9d770, C4<1>, C4<1>;
L_0x55d44ec9d280 .functor OR 1, L_0x55d44ec9d0b0, L_0x55d44ec9d1c0, C4<0>, C4<0>;
L_0x55d44ec9d390 .functor AND 1, L_0x55d44ec9d770, L_0x55d44ec9d640, C4<1>, C4<1>;
L_0x55d44ec9d400 .functor OR 1, L_0x55d44ec9d280, L_0x55d44ec9d390, C4<0>, C4<0>;
v0x55d44dbcb400_0 .net *"_s0", 0 0, L_0x55d44ec9c570;  1 drivers
v0x55d44dbcb4a0_0 .net *"_s10", 0 0, L_0x55d44ec9d390;  1 drivers
v0x55d44dbcc830_0 .net *"_s4", 0 0, L_0x55d44ec9d0b0;  1 drivers
v0x55d44dbcc920_0 .net *"_s6", 0 0, L_0x55d44ec9d1c0;  1 drivers
v0x55d44dbc84b0_0 .net *"_s8", 0 0, L_0x55d44ec9d280;  1 drivers
v0x55d44dbc98e0_0 .net "a", 0 0, L_0x55d44ec9d510;  1 drivers
v0x55d44dbc99a0_0 .net "b", 0 0, L_0x55d44ec9d640;  1 drivers
v0x55d44dbc55a0_0 .net "ca", 0 0, L_0x55d44ec9d400;  1 drivers
v0x55d44dbc5640_0 .net "cin", 0 0, L_0x55d44ec9d770;  1 drivers
v0x55d44dbc6930_0 .net "sum", 0 0, L_0x55d44ec9bf60;  1 drivers
S_0x55d44dbbae70 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dbce350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec9d8a0 .functor XOR 1, L_0x55d44ec9dd40, L_0x55d44ec9de70, C4<0>, C4<0>;
L_0x55d44ec9d910 .functor XOR 1, L_0x55d44ec9d8a0, L_0x55d44ec9dfa0, C4<0>, C4<0>;
L_0x55d44ec9d980 .functor AND 1, L_0x55d44ec9dd40, L_0x55d44ec9de70, C4<1>, C4<1>;
L_0x55d44ec9d9f0 .functor AND 1, L_0x55d44ec9dd40, L_0x55d44ec9dfa0, C4<1>, C4<1>;
L_0x55d44ec9dab0 .functor OR 1, L_0x55d44ec9d980, L_0x55d44ec9d9f0, C4<0>, C4<0>;
L_0x55d44ec9dbc0 .functor AND 1, L_0x55d44ec9dfa0, L_0x55d44ec9de70, C4<1>, C4<1>;
L_0x55d44ec9dc30 .functor OR 1, L_0x55d44ec9dab0, L_0x55d44ec9dbc0, C4<0>, C4<0>;
v0x55d44dbc3900_0 .net *"_s0", 0 0, L_0x55d44ec9d8a0;  1 drivers
v0x55d44dbc39e0_0 .net *"_s10", 0 0, L_0x55d44ec9dbc0;  1 drivers
v0x55d44dbc3520_0 .net *"_s4", 0 0, L_0x55d44ec9d980;  1 drivers
v0x55d44dbc35f0_0 .net *"_s6", 0 0, L_0x55d44ec9d9f0;  1 drivers
v0x55d44dbbaa50_0 .net *"_s8", 0 0, L_0x55d44ec9dab0;  1 drivers
v0x55d44dbbab30_0 .net "a", 0 0, L_0x55d44ec9dd40;  1 drivers
v0x55d44dbc09b0_0 .net "b", 0 0, L_0x55d44ec9de70;  1 drivers
v0x55d44dbc0a70_0 .net "ca", 0 0, L_0x55d44ec9dc30;  1 drivers
v0x55d44dbc05d0_0 .net "cin", 0 0, L_0x55d44ec9dfa0;  1 drivers
v0x55d44dbc0670_0 .net "sum", 0 0, L_0x55d44ec9d910;  1 drivers
S_0x55d44dbbda60 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dbce350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec9e0d0 .functor XOR 1, L_0x55d44ec9e660, L_0x55d44ec9e790, C4<0>, C4<0>;
L_0x55d44ec9e140 .functor XOR 1, L_0x55d44ec9e0d0, L_0x55d44ec9e910, C4<0>, C4<0>;
L_0x55d44ec9e200 .functor AND 1, L_0x55d44ec9e660, L_0x55d44ec9e790, C4<1>, C4<1>;
L_0x55d44ec9e310 .functor AND 1, L_0x55d44ec9e660, L_0x55d44ec9e910, C4<1>, C4<1>;
L_0x55d44ec9e3d0 .functor OR 1, L_0x55d44ec9e200, L_0x55d44ec9e310, C4<0>, C4<0>;
L_0x55d44ec9e4e0 .functor AND 1, L_0x55d44ec9e910, L_0x55d44ec9e790, C4<1>, C4<1>;
L_0x55d44ec9e550 .functor OR 1, L_0x55d44ec9e3d0, L_0x55d44ec9e4e0, C4<0>, C4<0>;
v0x55d44dbbd680_0 .net *"_s0", 0 0, L_0x55d44ec9e0d0;  1 drivers
v0x55d44dbbd740_0 .net *"_s10", 0 0, L_0x55d44ec9e4e0;  1 drivers
v0x55d44dbba6d0_0 .net *"_s4", 0 0, L_0x55d44ec9e200;  1 drivers
v0x55d44dbba7c0_0 .net *"_s6", 0 0, L_0x55d44ec9e310;  1 drivers
v0x55d44dbc1a00_0 .net *"_s8", 0 0, L_0x55d44ec9e3d0;  1 drivers
v0x55d44dbc2e30_0 .net "a", 0 0, L_0x55d44ec9e660;  1 drivers
v0x55d44dbc2ef0_0 .net "b", 0 0, L_0x55d44ec9e790;  1 drivers
v0x55d44dbbeab0_0 .net "ca", 0 0, L_0x55d44ec9e550;  1 drivers
v0x55d44dbbeb70_0 .net "cin", 0 0, L_0x55d44ec9e910;  1 drivers
v0x55d44dbbfee0_0 .net "sum", 0 0, L_0x55d44ec9e140;  1 drivers
S_0x55d44dbbbb60 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dbce350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec9ea40 .functor XOR 1, L_0x55d44ec9eee0, L_0x55d44ec9f0a0, C4<0>, C4<0>;
L_0x55d44ec9eab0 .functor XOR 1, L_0x55d44ec9ea40, L_0x55d44ec9f260, C4<0>, C4<0>;
L_0x55d44ec9eb20 .functor AND 1, L_0x55d44ec9eee0, L_0x55d44ec9f0a0, C4<1>, C4<1>;
L_0x55d44ec9eb90 .functor AND 1, L_0x55d44ec9eee0, L_0x55d44ec9f260, C4<1>, C4<1>;
L_0x55d44ec9ec50 .functor OR 1, L_0x55d44ec9eb20, L_0x55d44ec9eb90, C4<0>, C4<0>;
L_0x55d44ec9ed60 .functor AND 1, L_0x55d44ec9f260, L_0x55d44ec9f0a0, C4<1>, C4<1>;
L_0x55d44ec9edd0 .functor OR 1, L_0x55d44ec9ec50, L_0x55d44ec9ed60, C4<0>, C4<0>;
v0x55d44dbbcf90_0 .net *"_s0", 0 0, L_0x55d44ec9ea40;  1 drivers
v0x55d44dbbd070_0 .net *"_s10", 0 0, L_0x55d44ec9ed60;  1 drivers
v0x55d44dbb8c50_0 .net *"_s4", 0 0, L_0x55d44ec9eb20;  1 drivers
v0x55d44dbb8d40_0 .net *"_s6", 0 0, L_0x55d44ec9eb90;  1 drivers
v0x55d44dbb9fe0_0 .net *"_s8", 0 0, L_0x55d44ec9ec50;  1 drivers
v0x55d44dbae430_0 .net "a", 0 0, L_0x55d44ec9eee0;  1 drivers
v0x55d44dbae4f0_0 .net "b", 0 0, L_0x55d44ec9f0a0;  1 drivers
v0x55d44dbb6ec0_0 .net "ca", 0 0, L_0x55d44ec9edd0;  1 drivers
v0x55d44dbb6f60_0 .net "cin", 0 0, L_0x55d44ec9f260;  1 drivers
v0x55d44dbb6ae0_0 .net "sum", 0 0, L_0x55d44ec9eab0;  1 drivers
S_0x55d44dbb1020 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44dbc7020;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44db9ecb0_0 .net "a", 3 0, L_0x55d44eca1f30;  1 drivers
v0x55d44db9edb0_0 .net "b", 3 0, L_0x55d44eca2020;  1 drivers
v0x55d44dba0040_0 .net "ca", 3 0, L_0x55d44eca1dc0;  1 drivers
v0x55d44dba0130_0 .net "cin", 3 0, L_0x55d44eca2110;  1 drivers
v0x55d44db94580_0 .net "sum", 3 0, L_0x55d44eca1d20;  1 drivers
L_0x55d44ec9fda0 .part L_0x55d44eca1f30, 0, 1;
L_0x55d44ec9fed0 .part L_0x55d44eca2020, 0, 1;
L_0x55d44eca0000 .part L_0x55d44eca2110, 0, 1;
L_0x55d44eca05d0 .part L_0x55d44eca1f30, 1, 1;
L_0x55d44eca0700 .part L_0x55d44eca2020, 1, 1;
L_0x55d44eca0830 .part L_0x55d44eca2110, 1, 1;
L_0x55d44eca0ef0 .part L_0x55d44eca1f30, 2, 1;
L_0x55d44eca1020 .part L_0x55d44eca2020, 2, 1;
L_0x55d44eca11a0 .part L_0x55d44eca2110, 2, 1;
L_0x55d44eca1770 .part L_0x55d44eca1f30, 3, 1;
L_0x55d44eca1930 .part L_0x55d44eca2020, 3, 1;
L_0x55d44eca1af0 .part L_0x55d44eca2110, 3, 1;
L_0x55d44eca1d20 .concat8 [ 1 1 1 1], L_0x55d44ec9f880, L_0x55d44eca01a0, L_0x55d44eca09d0, L_0x55d44eca1340;
L_0x55d44eca1dc0 .concat8 [ 1 1 1 1], L_0x55d44ec9fc90, L_0x55d44eca04c0, L_0x55d44eca0de0, L_0x55d44eca1660;
S_0x55d44dbb0c40 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dbb1020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ec9f420 .functor XOR 1, L_0x55d44ec9fda0, L_0x55d44ec9fed0, C4<0>, C4<0>;
L_0x55d44ec9f880 .functor XOR 1, L_0x55d44ec9f420, L_0x55d44eca0000, C4<0>, C4<0>;
L_0x55d44ec9f940 .functor AND 1, L_0x55d44ec9fda0, L_0x55d44ec9fed0, C4<1>, C4<1>;
L_0x55d44ec9fa50 .functor AND 1, L_0x55d44ec9fda0, L_0x55d44eca0000, C4<1>, C4<1>;
L_0x55d44ec9fb10 .functor OR 1, L_0x55d44ec9f940, L_0x55d44ec9fa50, C4<0>, C4<0>;
L_0x55d44ec9fc20 .functor AND 1, L_0x55d44eca0000, L_0x55d44ec9fed0, C4<1>, C4<1>;
L_0x55d44ec9fc90 .functor OR 1, L_0x55d44ec9fb10, L_0x55d44ec9fc20, C4<0>, C4<0>;
v0x55d44dbadc90_0 .net *"_s0", 0 0, L_0x55d44ec9f420;  1 drivers
v0x55d44dbadd30_0 .net *"_s10", 0 0, L_0x55d44ec9fc20;  1 drivers
v0x55d44dbb4fc0_0 .net *"_s4", 0 0, L_0x55d44ec9f940;  1 drivers
v0x55d44dbb50b0_0 .net *"_s6", 0 0, L_0x55d44ec9fa50;  1 drivers
v0x55d44dbb63f0_0 .net *"_s8", 0 0, L_0x55d44ec9fb10;  1 drivers
v0x55d44dbb2070_0 .net "a", 0 0, L_0x55d44ec9fda0;  1 drivers
v0x55d44dbb2130_0 .net "b", 0 0, L_0x55d44ec9fed0;  1 drivers
v0x55d44dbb34a0_0 .net "ca", 0 0, L_0x55d44ec9fc90;  1 drivers
v0x55d44dbb3540_0 .net "cin", 0 0, L_0x55d44eca0000;  1 drivers
v0x55d44dbaf120_0 .net "sum", 0 0, L_0x55d44ec9f880;  1 drivers
S_0x55d44dbb0550 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dbb1020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eca0130 .functor XOR 1, L_0x55d44eca05d0, L_0x55d44eca0700, C4<0>, C4<0>;
L_0x55d44eca01a0 .functor XOR 1, L_0x55d44eca0130, L_0x55d44eca0830, C4<0>, C4<0>;
L_0x55d44eca0210 .functor AND 1, L_0x55d44eca05d0, L_0x55d44eca0700, C4<1>, C4<1>;
L_0x55d44eca0280 .functor AND 1, L_0x55d44eca05d0, L_0x55d44eca0830, C4<1>, C4<1>;
L_0x55d44eca0340 .functor OR 1, L_0x55d44eca0210, L_0x55d44eca0280, C4<0>, C4<0>;
L_0x55d44eca0450 .functor AND 1, L_0x55d44eca0830, L_0x55d44eca0700, C4<1>, C4<1>;
L_0x55d44eca04c0 .functor OR 1, L_0x55d44eca0340, L_0x55d44eca0450, C4<0>, C4<0>;
v0x55d44dbac210_0 .net *"_s0", 0 0, L_0x55d44eca0130;  1 drivers
v0x55d44dbac2f0_0 .net *"_s10", 0 0, L_0x55d44eca0450;  1 drivers
v0x55d44dbad5a0_0 .net *"_s4", 0 0, L_0x55d44eca0210;  1 drivers
v0x55d44dbad670_0 .net *"_s6", 0 0, L_0x55d44eca0280;  1 drivers
v0x55d44dbaaca0_0 .net *"_s8", 0 0, L_0x55d44eca0340;  1 drivers
v0x55d44db9e350_0 .net "a", 0 0, L_0x55d44eca05d0;  1 drivers
v0x55d44db9e410_0 .net "b", 0 0, L_0x55d44eca0700;  1 drivers
v0x55d44db91a00_0 .net "ca", 0 0, L_0x55d44eca04c0;  1 drivers
v0x55d44db91aa0_0 .net "cin", 0 0, L_0x55d44eca0830;  1 drivers
v0x55d44dba0ed0_0 .net "sum", 0 0, L_0x55d44eca01a0;  1 drivers
S_0x55d44dba9960 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dbb1020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eca0960 .functor XOR 1, L_0x55d44eca0ef0, L_0x55d44eca1020, C4<0>, C4<0>;
L_0x55d44eca09d0 .functor XOR 1, L_0x55d44eca0960, L_0x55d44eca11a0, C4<0>, C4<0>;
L_0x55d44eca0a90 .functor AND 1, L_0x55d44eca0ef0, L_0x55d44eca1020, C4<1>, C4<1>;
L_0x55d44eca0ba0 .functor AND 1, L_0x55d44eca0ef0, L_0x55d44eca11a0, C4<1>, C4<1>;
L_0x55d44eca0c60 .functor OR 1, L_0x55d44eca0a90, L_0x55d44eca0ba0, C4<0>, C4<0>;
L_0x55d44eca0d70 .functor AND 1, L_0x55d44eca11a0, L_0x55d44eca1020, C4<1>, C4<1>;
L_0x55d44eca0de0 .functor OR 1, L_0x55d44eca0c60, L_0x55d44eca0d70, C4<0>, C4<0>;
v0x55d44dba9580_0 .net *"_s0", 0 0, L_0x55d44eca0960;  1 drivers
v0x55d44dba9640_0 .net *"_s10", 0 0, L_0x55d44eca0d70;  1 drivers
v0x55d44dba0ab0_0 .net *"_s4", 0 0, L_0x55d44eca0a90;  1 drivers
v0x55d44dba0ba0_0 .net *"_s6", 0 0, L_0x55d44eca0ba0;  1 drivers
v0x55d44dba6a10_0 .net *"_s8", 0 0, L_0x55d44eca0c60;  1 drivers
v0x55d44dba6630_0 .net "a", 0 0, L_0x55d44eca0ef0;  1 drivers
v0x55d44dba66f0_0 .net "b", 0 0, L_0x55d44eca1020;  1 drivers
v0x55d44dba3ac0_0 .net "ca", 0 0, L_0x55d44eca0de0;  1 drivers
v0x55d44dba3b60_0 .net "cin", 0 0, L_0x55d44eca11a0;  1 drivers
v0x55d44dba36e0_0 .net "sum", 0 0, L_0x55d44eca09d0;  1 drivers
S_0x55d44dba0730 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dbb1020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eca12d0 .functor XOR 1, L_0x55d44eca1770, L_0x55d44eca1930, C4<0>, C4<0>;
L_0x55d44eca1340 .functor XOR 1, L_0x55d44eca12d0, L_0x55d44eca1af0, C4<0>, C4<0>;
L_0x55d44eca13b0 .functor AND 1, L_0x55d44eca1770, L_0x55d44eca1930, C4<1>, C4<1>;
L_0x55d44eca1420 .functor AND 1, L_0x55d44eca1770, L_0x55d44eca1af0, C4<1>, C4<1>;
L_0x55d44eca14e0 .functor OR 1, L_0x55d44eca13b0, L_0x55d44eca1420, C4<0>, C4<0>;
L_0x55d44eca15f0 .functor AND 1, L_0x55d44eca1af0, L_0x55d44eca1930, C4<1>, C4<1>;
L_0x55d44eca1660 .functor OR 1, L_0x55d44eca14e0, L_0x55d44eca15f0, C4<0>, C4<0>;
v0x55d44dba7a60_0 .net *"_s0", 0 0, L_0x55d44eca12d0;  1 drivers
v0x55d44dba7b40_0 .net *"_s10", 0 0, L_0x55d44eca15f0;  1 drivers
v0x55d44dba8e90_0 .net *"_s4", 0 0, L_0x55d44eca13b0;  1 drivers
v0x55d44dba8f60_0 .net *"_s6", 0 0, L_0x55d44eca1420;  1 drivers
v0x55d44dba4b10_0 .net *"_s8", 0 0, L_0x55d44eca14e0;  1 drivers
v0x55d44dba5f40_0 .net "a", 0 0, L_0x55d44eca1770;  1 drivers
v0x55d44dba6000_0 .net "b", 0 0, L_0x55d44eca1930;  1 drivers
v0x55d44dba1bc0_0 .net "ca", 0 0, L_0x55d44eca1660;  1 drivers
v0x55d44dba1c60_0 .net "cin", 0 0, L_0x55d44eca1af0;  1 drivers
v0x55d44dba2ff0_0 .net "sum", 0 0, L_0x55d44eca1340;  1 drivers
S_0x55d44db9d010 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44dbc7020;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44db8cca0_0 .net "a", 3 0, L_0x55d44eca48b0;  1 drivers
v0x55d44db8cda0_0 .net "b", 3 0, L_0x55d44eca4950;  1 drivers
v0x55d44db88920_0 .net "ca", 3 0, L_0x55d44eca4740;  1 drivers
v0x55d44db88a10_0 .net "cin", 3 0, L_0x55d44eca4a40;  1 drivers
v0x55d44db89d50_0 .net "sum", 3 0, L_0x55d44eca46a0;  1 drivers
L_0x55d44eca2720 .part L_0x55d44eca48b0, 0, 1;
L_0x55d44eca2850 .part L_0x55d44eca4950, 0, 1;
L_0x55d44eca2980 .part L_0x55d44eca4a40, 0, 1;
L_0x55d44eca2f50 .part L_0x55d44eca48b0, 1, 1;
L_0x55d44eca3080 .part L_0x55d44eca4950, 1, 1;
L_0x55d44eca31b0 .part L_0x55d44eca4a40, 1, 1;
L_0x55d44eca3870 .part L_0x55d44eca48b0, 2, 1;
L_0x55d44eca39a0 .part L_0x55d44eca4950, 2, 1;
L_0x55d44eca3b20 .part L_0x55d44eca4a40, 2, 1;
L_0x55d44eca40f0 .part L_0x55d44eca48b0, 3, 1;
L_0x55d44eca42b0 .part L_0x55d44eca4950, 3, 1;
L_0x55d44eca4470 .part L_0x55d44eca4a40, 3, 1;
L_0x55d44eca46a0 .concat8 [ 1 1 1 1], L_0x55d44eca2200, L_0x55d44eca2b20, L_0x55d44eca3350, L_0x55d44eca3cc0;
L_0x55d44eca4740 .concat8 [ 1 1 1 1], L_0x55d44eca2610, L_0x55d44eca2e40, L_0x55d44eca3760, L_0x55d44eca3fe0;
S_0x55d44db9cc30 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44db9d010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eca1cb0 .functor XOR 1, L_0x55d44eca2720, L_0x55d44eca2850, C4<0>, C4<0>;
L_0x55d44eca2200 .functor XOR 1, L_0x55d44eca1cb0, L_0x55d44eca2980, C4<0>, C4<0>;
L_0x55d44eca22c0 .functor AND 1, L_0x55d44eca2720, L_0x55d44eca2850, C4<1>, C4<1>;
L_0x55d44eca23d0 .functor AND 1, L_0x55d44eca2720, L_0x55d44eca2980, C4<1>, C4<1>;
L_0x55d44eca2490 .functor OR 1, L_0x55d44eca22c0, L_0x55d44eca23d0, C4<0>, C4<0>;
L_0x55d44eca25a0 .functor AND 1, L_0x55d44eca2980, L_0x55d44eca2850, C4<1>, C4<1>;
L_0x55d44eca2610 .functor OR 1, L_0x55d44eca2490, L_0x55d44eca25a0, C4<0>, C4<0>;
v0x55d44db94160_0 .net *"_s0", 0 0, L_0x55d44eca1cb0;  1 drivers
v0x55d44db94200_0 .net *"_s10", 0 0, L_0x55d44eca25a0;  1 drivers
v0x55d44db9a0c0_0 .net *"_s4", 0 0, L_0x55d44eca22c0;  1 drivers
v0x55d44db9a1b0_0 .net *"_s6", 0 0, L_0x55d44eca23d0;  1 drivers
v0x55d44db99ce0_0 .net *"_s8", 0 0, L_0x55d44eca2490;  1 drivers
v0x55d44db97170_0 .net "a", 0 0, L_0x55d44eca2720;  1 drivers
v0x55d44db97230_0 .net "b", 0 0, L_0x55d44eca2850;  1 drivers
v0x55d44db96d90_0 .net "ca", 0 0, L_0x55d44eca2610;  1 drivers
v0x55d44db96e30_0 .net "cin", 0 0, L_0x55d44eca2980;  1 drivers
v0x55d44db93de0_0 .net "sum", 0 0, L_0x55d44eca2200;  1 drivers
S_0x55d44db9b110 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44db9d010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eca2ab0 .functor XOR 1, L_0x55d44eca2f50, L_0x55d44eca3080, C4<0>, C4<0>;
L_0x55d44eca2b20 .functor XOR 1, L_0x55d44eca2ab0, L_0x55d44eca31b0, C4<0>, C4<0>;
L_0x55d44eca2b90 .functor AND 1, L_0x55d44eca2f50, L_0x55d44eca3080, C4<1>, C4<1>;
L_0x55d44eca2c00 .functor AND 1, L_0x55d44eca2f50, L_0x55d44eca31b0, C4<1>, C4<1>;
L_0x55d44eca2cc0 .functor OR 1, L_0x55d44eca2b90, L_0x55d44eca2c00, C4<0>, C4<0>;
L_0x55d44eca2dd0 .functor AND 1, L_0x55d44eca31b0, L_0x55d44eca3080, C4<1>, C4<1>;
L_0x55d44eca2e40 .functor OR 1, L_0x55d44eca2cc0, L_0x55d44eca2dd0, C4<0>, C4<0>;
v0x55d44db9c540_0 .net *"_s0", 0 0, L_0x55d44eca2ab0;  1 drivers
v0x55d44db9c620_0 .net *"_s10", 0 0, L_0x55d44eca2dd0;  1 drivers
v0x55d44db981c0_0 .net *"_s4", 0 0, L_0x55d44eca2b90;  1 drivers
v0x55d44db98290_0 .net *"_s6", 0 0, L_0x55d44eca2c00;  1 drivers
v0x55d44db995f0_0 .net *"_s8", 0 0, L_0x55d44eca2cc0;  1 drivers
v0x55d44db996d0_0 .net "a", 0 0, L_0x55d44eca2f50;  1 drivers
v0x55d44db95270_0 .net "b", 0 0, L_0x55d44eca3080;  1 drivers
v0x55d44db95330_0 .net "ca", 0 0, L_0x55d44eca2e40;  1 drivers
v0x55d44db966a0_0 .net "cin", 0 0, L_0x55d44eca31b0;  1 drivers
v0x55d44db96740_0 .net "sum", 0 0, L_0x55d44eca2b20;  1 drivers
S_0x55d44db92360 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44db9d010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eca32e0 .functor XOR 1, L_0x55d44eca3870, L_0x55d44eca39a0, C4<0>, C4<0>;
L_0x55d44eca3350 .functor XOR 1, L_0x55d44eca32e0, L_0x55d44eca3b20, C4<0>, C4<0>;
L_0x55d44eca3410 .functor AND 1, L_0x55d44eca3870, L_0x55d44eca39a0, C4<1>, C4<1>;
L_0x55d44eca3520 .functor AND 1, L_0x55d44eca3870, L_0x55d44eca3b20, C4<1>, C4<1>;
L_0x55d44eca35e0 .functor OR 1, L_0x55d44eca3410, L_0x55d44eca3520, C4<0>, C4<0>;
L_0x55d44eca36f0 .functor AND 1, L_0x55d44eca3b20, L_0x55d44eca39a0, C4<1>, C4<1>;
L_0x55d44eca3760 .functor OR 1, L_0x55d44eca35e0, L_0x55d44eca36f0, C4<0>, C4<0>;
v0x55d44db936f0_0 .net *"_s0", 0 0, L_0x55d44eca32e0;  1 drivers
v0x55d44db937b0_0 .net *"_s10", 0 0, L_0x55d44eca36f0;  1 drivers
v0x55d44db87c30_0 .net *"_s4", 0 0, L_0x55d44eca3410;  1 drivers
v0x55d44db87d20_0 .net *"_s6", 0 0, L_0x55d44eca3520;  1 drivers
v0x55d44db906c0_0 .net *"_s8", 0 0, L_0x55d44eca35e0;  1 drivers
v0x55d44db902e0_0 .net "a", 0 0, L_0x55d44eca3870;  1 drivers
v0x55d44db903a0_0 .net "b", 0 0, L_0x55d44eca39a0;  1 drivers
v0x55d44db87810_0 .net "ca", 0 0, L_0x55d44eca3760;  1 drivers
v0x55d44db878d0_0 .net "cin", 0 0, L_0x55d44eca3b20;  1 drivers
v0x55d44db8d770_0 .net "sum", 0 0, L_0x55d44eca3350;  1 drivers
S_0x55d44db8d390 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44db9d010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eca3c50 .functor XOR 1, L_0x55d44eca40f0, L_0x55d44eca42b0, C4<0>, C4<0>;
L_0x55d44eca3cc0 .functor XOR 1, L_0x55d44eca3c50, L_0x55d44eca4470, C4<0>, C4<0>;
L_0x55d44eca3d30 .functor AND 1, L_0x55d44eca40f0, L_0x55d44eca42b0, C4<1>, C4<1>;
L_0x55d44eca3da0 .functor AND 1, L_0x55d44eca40f0, L_0x55d44eca4470, C4<1>, C4<1>;
L_0x55d44eca3e60 .functor OR 1, L_0x55d44eca3d30, L_0x55d44eca3da0, C4<0>, C4<0>;
L_0x55d44eca3f70 .functor AND 1, L_0x55d44eca4470, L_0x55d44eca42b0, C4<1>, C4<1>;
L_0x55d44eca3fe0 .functor OR 1, L_0x55d44eca3e60, L_0x55d44eca3f70, C4<0>, C4<0>;
v0x55d44db8a820_0 .net *"_s0", 0 0, L_0x55d44eca3c50;  1 drivers
v0x55d44db8a900_0 .net *"_s10", 0 0, L_0x55d44eca3f70;  1 drivers
v0x55d44db8a440_0 .net *"_s4", 0 0, L_0x55d44eca3d30;  1 drivers
v0x55d44db8a530_0 .net *"_s6", 0 0, L_0x55d44eca3da0;  1 drivers
v0x55d44db87490_0 .net *"_s8", 0 0, L_0x55d44eca3e60;  1 drivers
v0x55d44db8e7c0_0 .net "a", 0 0, L_0x55d44eca40f0;  1 drivers
v0x55d44db8e880_0 .net "b", 0 0, L_0x55d44eca42b0;  1 drivers
v0x55d44db8fbf0_0 .net "ca", 0 0, L_0x55d44eca3fe0;  1 drivers
v0x55d44db8fc90_0 .net "cin", 0 0, L_0x55d44eca4470;  1 drivers
v0x55d44db8b870_0 .net "sum", 0 0, L_0x55d44eca3cc0;  1 drivers
S_0x55d44db85a10 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44dbc7020;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44db6f6a0_0 .net "a", 3 0, L_0x55d44eca7250;  1 drivers
v0x55d44db6f7a0_0 .net "b", 3 0, L_0x55d44eca7380;  1 drivers
v0x55d44db6c6f0_0 .net "ca", 3 0, L_0x55d44eca70e0;  1 drivers
v0x55d44db6c7e0_0 .net "cin", 3 0, L_0x55d44eca74b0;  1 drivers
v0x55d44db73a20_0 .net "sum", 3 0, L_0x55d44eca7040;  1 drivers
L_0x55d44eca5000 .part L_0x55d44eca7250, 0, 1;
L_0x55d44eca5130 .part L_0x55d44eca7380, 0, 1;
L_0x55d44eca5260 .part L_0x55d44eca74b0, 0, 1;
L_0x55d44eca5870 .part L_0x55d44eca7250, 1, 1;
L_0x55d44eca59a0 .part L_0x55d44eca7380, 1, 1;
L_0x55d44eca5ad0 .part L_0x55d44eca74b0, 1, 1;
L_0x55d44eca6210 .part L_0x55d44eca7250, 2, 1;
L_0x55d44eca6340 .part L_0x55d44eca7380, 2, 1;
L_0x55d44eca64c0 .part L_0x55d44eca74b0, 2, 1;
L_0x55d44eca6a90 .part L_0x55d44eca7250, 3, 1;
L_0x55d44eca6c50 .part L_0x55d44eca7380, 3, 1;
L_0x55d44eca6e10 .part L_0x55d44eca74b0, 3, 1;
L_0x55d44eca7040 .concat8 [ 1 1 1 1], L_0x55d44eca4ae0, L_0x55d44eca5400, L_0x55d44eca5cb0, L_0x55d44eca6660;
L_0x55d44eca70e0 .concat8 [ 1 1 1 1], L_0x55d44eca4ef0, L_0x55d44eca5760, L_0x55d44eca6100, L_0x55d44eca6980;
S_0x55d44db86da0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44db85a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eca4630 .functor XOR 1, L_0x55d44eca5000, L_0x55d44eca5130, C4<0>, C4<0>;
L_0x55d44eca4ae0 .functor XOR 1, L_0x55d44eca4630, L_0x55d44eca5260, C4<0>, C4<0>;
L_0x55d44eca4ba0 .functor AND 1, L_0x55d44eca5000, L_0x55d44eca5130, C4<1>, C4<1>;
L_0x55d44eca4cb0 .functor AND 1, L_0x55d44eca5000, L_0x55d44eca5260, C4<1>, C4<1>;
L_0x55d44eca4d70 .functor OR 1, L_0x55d44eca4ba0, L_0x55d44eca4cb0, C4<0>, C4<0>;
L_0x55d44eca4e80 .functor AND 1, L_0x55d44eca5260, L_0x55d44eca5130, C4<1>, C4<1>;
L_0x55d44eca4ef0 .functor OR 1, L_0x55d44eca4d70, L_0x55d44eca4e80, C4<0>, C4<0>;
v0x55d44db7b1f0_0 .net *"_s0", 0 0, L_0x55d44eca4630;  1 drivers
v0x55d44db7b290_0 .net *"_s10", 0 0, L_0x55d44eca4e80;  1 drivers
v0x55d44db83c80_0 .net *"_s4", 0 0, L_0x55d44eca4ba0;  1 drivers
v0x55d44db83d70_0 .net *"_s6", 0 0, L_0x55d44eca4cb0;  1 drivers
v0x55d44db838a0_0 .net *"_s8", 0 0, L_0x55d44eca4d70;  1 drivers
v0x55d44db7add0_0 .net "a", 0 0, L_0x55d44eca5000;  1 drivers
v0x55d44db7ae90_0 .net "b", 0 0, L_0x55d44eca5130;  1 drivers
v0x55d44db80d30_0 .net "ca", 0 0, L_0x55d44eca4ef0;  1 drivers
v0x55d44db80dd0_0 .net "cin", 0 0, L_0x55d44eca5260;  1 drivers
v0x55d44db80950_0 .net "sum", 0 0, L_0x55d44eca4ae0;  1 drivers
S_0x55d44db7dde0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44db85a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eca5390 .functor XOR 1, L_0x55d44eca5870, L_0x55d44eca59a0, C4<0>, C4<0>;
L_0x55d44eca5400 .functor XOR 1, L_0x55d44eca5390, L_0x55d44eca5ad0, C4<0>, C4<0>;
L_0x55d44eca5470 .functor AND 1, L_0x55d44eca5870, L_0x55d44eca59a0, C4<1>, C4<1>;
L_0x55d44eca54e0 .functor AND 1, L_0x55d44eca5870, L_0x55d44eca5ad0, C4<1>, C4<1>;
L_0x55d44eca55a0 .functor OR 1, L_0x55d44eca5470, L_0x55d44eca54e0, C4<0>, C4<0>;
L_0x55d44eca56b0 .functor AND 1, L_0x55d44eca5ad0, L_0x55d44eca59a0, C4<1>, C4<1>;
L_0x55d44eca5760 .functor OR 1, L_0x55d44eca55a0, L_0x55d44eca56b0, C4<0>, C4<0>;
v0x55d44db7da00_0 .net *"_s0", 0 0, L_0x55d44eca5390;  1 drivers
v0x55d44db7dae0_0 .net *"_s10", 0 0, L_0x55d44eca56b0;  1 drivers
v0x55d44db7aa50_0 .net *"_s4", 0 0, L_0x55d44eca5470;  1 drivers
v0x55d44db7ab20_0 .net *"_s6", 0 0, L_0x55d44eca54e0;  1 drivers
v0x55d44db81d80_0 .net *"_s8", 0 0, L_0x55d44eca55a0;  1 drivers
v0x55d44db831b0_0 .net "a", 0 0, L_0x55d44eca5870;  1 drivers
v0x55d44db83270_0 .net "b", 0 0, L_0x55d44eca59a0;  1 drivers
v0x55d44db7ee30_0 .net "ca", 0 0, L_0x55d44eca5760;  1 drivers
v0x55d44db7eed0_0 .net "cin", 0 0, L_0x55d44eca5ad0;  1 drivers
v0x55d44db80260_0 .net "sum", 0 0, L_0x55d44eca5400;  1 drivers
S_0x55d44db7bee0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44db85a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eca5c40 .functor XOR 1, L_0x55d44eca6210, L_0x55d44eca6340, C4<0>, C4<0>;
L_0x55d44eca5cb0 .functor XOR 1, L_0x55d44eca5c40, L_0x55d44eca64c0, C4<0>, C4<0>;
L_0x55d44eca5d70 .functor AND 1, L_0x55d44eca6210, L_0x55d44eca6340, C4<1>, C4<1>;
L_0x55d44eca5e80 .functor AND 1, L_0x55d44eca6210, L_0x55d44eca64c0, C4<1>, C4<1>;
L_0x55d44eca5f40 .functor OR 1, L_0x55d44eca5d70, L_0x55d44eca5e80, C4<0>, C4<0>;
L_0x55d44eca6050 .functor AND 1, L_0x55d44eca64c0, L_0x55d44eca6340, C4<1>, C4<1>;
L_0x55d44eca6100 .functor OR 1, L_0x55d44eca5f40, L_0x55d44eca6050, C4<0>, C4<0>;
v0x55d44db7d310_0 .net *"_s0", 0 0, L_0x55d44eca5c40;  1 drivers
v0x55d44db7d3d0_0 .net *"_s10", 0 0, L_0x55d44eca6050;  1 drivers
v0x55d44db78f30_0 .net *"_s4", 0 0, L_0x55d44eca5d70;  1 drivers
v0x55d44db79020_0 .net *"_s6", 0 0, L_0x55d44eca5e80;  1 drivers
v0x55d44db7a360_0 .net *"_s8", 0 0, L_0x55d44eca5f40;  1 drivers
v0x55d44db777d0_0 .net "a", 0 0, L_0x55d44eca6210;  1 drivers
v0x55d44db77890_0 .net "b", 0 0, L_0x55d44eca6340;  1 drivers
v0x55d44db6a310_0 .net "ca", 0 0, L_0x55d44eca6100;  1 drivers
v0x55d44db6a3b0_0 .net "cin", 0 0, L_0x55d44eca64c0;  1 drivers
v0x55d44db5d9c0_0 .net "sum", 0 0, L_0x55d44eca5cb0;  1 drivers
S_0x55d44db6ce90 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44db85a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eca65f0 .functor XOR 1, L_0x55d44eca6a90, L_0x55d44eca6c50, C4<0>, C4<0>;
L_0x55d44eca6660 .functor XOR 1, L_0x55d44eca65f0, L_0x55d44eca6e10, C4<0>, C4<0>;
L_0x55d44eca66d0 .functor AND 1, L_0x55d44eca6a90, L_0x55d44eca6c50, C4<1>, C4<1>;
L_0x55d44eca6740 .functor AND 1, L_0x55d44eca6a90, L_0x55d44eca6e10, C4<1>, C4<1>;
L_0x55d44eca6800 .functor OR 1, L_0x55d44eca66d0, L_0x55d44eca6740, C4<0>, C4<0>;
L_0x55d44eca6910 .functor AND 1, L_0x55d44eca6e10, L_0x55d44eca6c50, C4<1>, C4<1>;
L_0x55d44eca6980 .functor OR 1, L_0x55d44eca6800, L_0x55d44eca6910, C4<0>, C4<0>;
v0x55d44db75920_0 .net *"_s0", 0 0, L_0x55d44eca65f0;  1 drivers
v0x55d44db75a00_0 .net *"_s10", 0 0, L_0x55d44eca6910;  1 drivers
v0x55d44db75540_0 .net *"_s4", 0 0, L_0x55d44eca66d0;  1 drivers
v0x55d44db75610_0 .net *"_s6", 0 0, L_0x55d44eca6740;  1 drivers
v0x55d44db6ca70_0 .net *"_s8", 0 0, L_0x55d44eca6800;  1 drivers
v0x55d44db729d0_0 .net "a", 0 0, L_0x55d44eca6a90;  1 drivers
v0x55d44db72a90_0 .net "b", 0 0, L_0x55d44eca6c50;  1 drivers
v0x55d44db725f0_0 .net "ca", 0 0, L_0x55d44eca6980;  1 drivers
v0x55d44db72690_0 .net "cin", 0 0, L_0x55d44eca6e10;  1 drivers
v0x55d44db6fa80_0 .net "sum", 0 0, L_0x55d44eca6660;  1 drivers
S_0x55d44db6db80 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44dbc9fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44d96fc20_0 .net "a", 15 0, L_0x55d44ecb2760;  1 drivers
v0x55d44d96fd00_0 .net "b", 15 0, L_0x55d44ecb2850;  1 drivers
v0x55d44db00ea0_0 .net "ca", 15 0, L_0x55d44ecb2500;  1 drivers
v0x55d44db00f60_0 .net "cin", 15 0, L_0x55d44ecb2940;  1 drivers
v0x55d44daf4550_0 .net "sum", 15 0, L_0x55d44ecb2460;  1 drivers
L_0x55d44ecaa270 .part L_0x55d44ecb2760, 0, 4;
L_0x55d44ecaa310 .part L_0x55d44ecb2850, 0, 4;
L_0x55d44ecaa3b0 .part L_0x55d44ecb2940, 0, 4;
L_0x55d44ecacc00 .part L_0x55d44ecb2760, 4, 4;
L_0x55d44ecaccf0 .part L_0x55d44ecb2850, 4, 4;
L_0x55d44ecacde0 .part L_0x55d44ecb2940, 4, 4;
L_0x55d44ecaf6c0 .part L_0x55d44ecb2760, 8, 4;
L_0x55d44ecaf760 .part L_0x55d44ecb2850, 8, 4;
L_0x55d44ecaf850 .part L_0x55d44ecb2940, 8, 4;
L_0x55d44ecb2060 .part L_0x55d44ecb2760, 12, 4;
L_0x55d44ecb2190 .part L_0x55d44ecb2850, 12, 4;
L_0x55d44ecb22c0 .part L_0x55d44ecb2940, 12, 4;
L_0x55d44ecb2460 .concat8 [ 4 4 4 4], L_0x55d44ecaa060, L_0x55d44ecac9f0, L_0x55d44ecaf4b0, L_0x55d44ecb1e50;
L_0x55d44ecb2500 .concat8 [ 4 4 4 4], L_0x55d44ecaa100, L_0x55d44ecaca90, L_0x55d44ecaf550, L_0x55d44ecb1ef0;
S_0x55d44db6efb0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44db6db80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44db53450_0 .net "a", 3 0, L_0x55d44ecaa270;  1 drivers
v0x55d44db53550_0 .net "b", 3 0, L_0x55d44ecaa310;  1 drivers
v0x55d44db5a780_0 .net "ca", 3 0, L_0x55d44ecaa100;  1 drivers
v0x55d44db5a870_0 .net "cin", 3 0, L_0x55d44ecaa3b0;  1 drivers
v0x55d44db5bbb0_0 .net "sum", 3 0, L_0x55d44ecaa060;  1 drivers
L_0x55d44eca8020 .part L_0x55d44ecaa270, 0, 1;
L_0x55d44eca8150 .part L_0x55d44ecaa310, 0, 1;
L_0x55d44eca8280 .part L_0x55d44ecaa3b0, 0, 1;
L_0x55d44eca8890 .part L_0x55d44ecaa270, 1, 1;
L_0x55d44eca89c0 .part L_0x55d44ecaa310, 1, 1;
L_0x55d44eca8af0 .part L_0x55d44ecaa3b0, 1, 1;
L_0x55d44eca9230 .part L_0x55d44ecaa270, 2, 1;
L_0x55d44eca9360 .part L_0x55d44ecaa310, 2, 1;
L_0x55d44eca94e0 .part L_0x55d44ecaa3b0, 2, 1;
L_0x55d44eca9ab0 .part L_0x55d44ecaa270, 3, 1;
L_0x55d44eca9c70 .part L_0x55d44ecaa310, 3, 1;
L_0x55d44eca9e30 .part L_0x55d44ecaa3b0, 3, 1;
L_0x55d44ecaa060 .concat8 [ 1 1 1 1], L_0x55d44eca6fd0, L_0x55d44eca8420, L_0x55d44eca8cd0, L_0x55d44eca9680;
L_0x55d44ecaa100 .concat8 [ 1 1 1 1], L_0x55d44eca7f10, L_0x55d44eca8780, L_0x55d44eca9120, L_0x55d44eca99a0;
S_0x55d44db6ac70 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44db6efb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eca75e0 .functor XOR 1, L_0x55d44eca8020, L_0x55d44eca8150, C4<0>, C4<0>;
L_0x55d44eca6fd0 .functor XOR 1, L_0x55d44eca75e0, L_0x55d44eca8280, C4<0>, C4<0>;
L_0x55d44eca7b80 .functor AND 1, L_0x55d44eca8020, L_0x55d44eca8150, C4<1>, C4<1>;
L_0x55d44eca7c90 .functor AND 1, L_0x55d44eca8020, L_0x55d44eca8280, C4<1>, C4<1>;
L_0x55d44eca7d50 .functor OR 1, L_0x55d44eca7b80, L_0x55d44eca7c90, C4<0>, C4<0>;
L_0x55d44eca7e60 .functor AND 1, L_0x55d44eca8280, L_0x55d44eca8150, C4<1>, C4<1>;
L_0x55d44eca7f10 .functor OR 1, L_0x55d44eca7d50, L_0x55d44eca7e60, C4<0>, C4<0>;
v0x55d44db6c000_0 .net *"_s0", 0 0, L_0x55d44eca75e0;  1 drivers
v0x55d44db6c0a0_0 .net *"_s10", 0 0, L_0x55d44eca7e60;  1 drivers
v0x55d44db60540_0 .net *"_s4", 0 0, L_0x55d44eca7b80;  1 drivers
v0x55d44db60630_0 .net *"_s6", 0 0, L_0x55d44eca7c90;  1 drivers
v0x55d44db68fd0_0 .net *"_s8", 0 0, L_0x55d44eca7d50;  1 drivers
v0x55d44db68bf0_0 .net "a", 0 0, L_0x55d44eca8020;  1 drivers
v0x55d44db68cb0_0 .net "b", 0 0, L_0x55d44eca8150;  1 drivers
v0x55d44db60120_0 .net "ca", 0 0, L_0x55d44eca7f10;  1 drivers
v0x55d44db601c0_0 .net "cin", 0 0, L_0x55d44eca8280;  1 drivers
v0x55d44db66080_0 .net "sum", 0 0, L_0x55d44eca6fd0;  1 drivers
S_0x55d44db65ca0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44db6efb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eca83b0 .functor XOR 1, L_0x55d44eca8890, L_0x55d44eca89c0, C4<0>, C4<0>;
L_0x55d44eca8420 .functor XOR 1, L_0x55d44eca83b0, L_0x55d44eca8af0, C4<0>, C4<0>;
L_0x55d44eca8490 .functor AND 1, L_0x55d44eca8890, L_0x55d44eca89c0, C4<1>, C4<1>;
L_0x55d44eca8500 .functor AND 1, L_0x55d44eca8890, L_0x55d44eca8af0, C4<1>, C4<1>;
L_0x55d44eca85c0 .functor OR 1, L_0x55d44eca8490, L_0x55d44eca8500, C4<0>, C4<0>;
L_0x55d44eca86d0 .functor AND 1, L_0x55d44eca8af0, L_0x55d44eca89c0, C4<1>, C4<1>;
L_0x55d44eca8780 .functor OR 1, L_0x55d44eca85c0, L_0x55d44eca86d0, C4<0>, C4<0>;
v0x55d44db63130_0 .net *"_s0", 0 0, L_0x55d44eca83b0;  1 drivers
v0x55d44db63210_0 .net *"_s10", 0 0, L_0x55d44eca86d0;  1 drivers
v0x55d44db62d50_0 .net *"_s4", 0 0, L_0x55d44eca8490;  1 drivers
v0x55d44db62e20_0 .net *"_s6", 0 0, L_0x55d44eca8500;  1 drivers
v0x55d44db5fda0_0 .net *"_s8", 0 0, L_0x55d44eca85c0;  1 drivers
v0x55d44db5fe80_0 .net "a", 0 0, L_0x55d44eca8890;  1 drivers
v0x55d44db670d0_0 .net "b", 0 0, L_0x55d44eca89c0;  1 drivers
v0x55d44db67190_0 .net "ca", 0 0, L_0x55d44eca8780;  1 drivers
v0x55d44db68500_0 .net "cin", 0 0, L_0x55d44eca8af0;  1 drivers
v0x55d44db685a0_0 .net "sum", 0 0, L_0x55d44eca8420;  1 drivers
S_0x55d44db64180 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44db6efb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eca8c60 .functor XOR 1, L_0x55d44eca9230, L_0x55d44eca9360, C4<0>, C4<0>;
L_0x55d44eca8cd0 .functor XOR 1, L_0x55d44eca8c60, L_0x55d44eca94e0, C4<0>, C4<0>;
L_0x55d44eca8d90 .functor AND 1, L_0x55d44eca9230, L_0x55d44eca9360, C4<1>, C4<1>;
L_0x55d44eca8ea0 .functor AND 1, L_0x55d44eca9230, L_0x55d44eca94e0, C4<1>, C4<1>;
L_0x55d44eca8f60 .functor OR 1, L_0x55d44eca8d90, L_0x55d44eca8ea0, C4<0>, C4<0>;
L_0x55d44eca9070 .functor AND 1, L_0x55d44eca94e0, L_0x55d44eca9360, C4<1>, C4<1>;
L_0x55d44eca9120 .functor OR 1, L_0x55d44eca8f60, L_0x55d44eca9070, C4<0>, C4<0>;
v0x55d44db655b0_0 .net *"_s0", 0 0, L_0x55d44eca8c60;  1 drivers
v0x55d44db65670_0 .net *"_s10", 0 0, L_0x55d44eca9070;  1 drivers
v0x55d44db61230_0 .net *"_s4", 0 0, L_0x55d44eca8d90;  1 drivers
v0x55d44db61320_0 .net *"_s6", 0 0, L_0x55d44eca8ea0;  1 drivers
v0x55d44db62660_0 .net *"_s8", 0 0, L_0x55d44eca8f60;  1 drivers
v0x55d44db5e320_0 .net "a", 0 0, L_0x55d44eca9230;  1 drivers
v0x55d44db5e3e0_0 .net "b", 0 0, L_0x55d44eca9360;  1 drivers
v0x55d44db5f6b0_0 .net "ca", 0 0, L_0x55d44eca9120;  1 drivers
v0x55d44db5f770_0 .net "cin", 0 0, L_0x55d44eca94e0;  1 drivers
v0x55d44db53bf0_0 .net "sum", 0 0, L_0x55d44eca8cd0;  1 drivers
S_0x55d44db5c680 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44db6efb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eca9610 .functor XOR 1, L_0x55d44eca9ab0, L_0x55d44eca9c70, C4<0>, C4<0>;
L_0x55d44eca9680 .functor XOR 1, L_0x55d44eca9610, L_0x55d44eca9e30, C4<0>, C4<0>;
L_0x55d44eca96f0 .functor AND 1, L_0x55d44eca9ab0, L_0x55d44eca9c70, C4<1>, C4<1>;
L_0x55d44eca9760 .functor AND 1, L_0x55d44eca9ab0, L_0x55d44eca9e30, C4<1>, C4<1>;
L_0x55d44eca9820 .functor OR 1, L_0x55d44eca96f0, L_0x55d44eca9760, C4<0>, C4<0>;
L_0x55d44eca9930 .functor AND 1, L_0x55d44eca9e30, L_0x55d44eca9c70, C4<1>, C4<1>;
L_0x55d44eca99a0 .functor OR 1, L_0x55d44eca9820, L_0x55d44eca9930, C4<0>, C4<0>;
v0x55d44db5c2a0_0 .net *"_s0", 0 0, L_0x55d44eca9610;  1 drivers
v0x55d44db5c380_0 .net *"_s10", 0 0, L_0x55d44eca9930;  1 drivers
v0x55d44db537d0_0 .net *"_s4", 0 0, L_0x55d44eca96f0;  1 drivers
v0x55d44db538c0_0 .net *"_s6", 0 0, L_0x55d44eca9760;  1 drivers
v0x55d44db59730_0 .net *"_s8", 0 0, L_0x55d44eca9820;  1 drivers
v0x55d44db59350_0 .net "a", 0 0, L_0x55d44eca9ab0;  1 drivers
v0x55d44db59410_0 .net "b", 0 0, L_0x55d44eca9c70;  1 drivers
v0x55d44db567e0_0 .net "ca", 0 0, L_0x55d44eca99a0;  1 drivers
v0x55d44db56880_0 .net "cin", 0 0, L_0x55d44eca9e30;  1 drivers
v0x55d44db56400_0 .net "sum", 0 0, L_0x55d44eca9680;  1 drivers
S_0x55d44db57830 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44db6db80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44db39830_0 .net "a", 3 0, L_0x55d44ecacc00;  1 drivers
v0x55d44db39930_0 .net "b", 3 0, L_0x55d44ecaccf0;  1 drivers
v0x55d44db3f790_0 .net "ca", 3 0, L_0x55d44ecaca90;  1 drivers
v0x55d44db3f880_0 .net "cin", 3 0, L_0x55d44ecacde0;  1 drivers
v0x55d44db3f3b0_0 .net "sum", 3 0, L_0x55d44ecac9f0;  1 drivers
L_0x55d44ecaa9b0 .part L_0x55d44ecacc00, 0, 1;
L_0x55d44ecaaae0 .part L_0x55d44ecaccf0, 0, 1;
L_0x55d44ecaac10 .part L_0x55d44ecacde0, 0, 1;
L_0x55d44ecab220 .part L_0x55d44ecacc00, 1, 1;
L_0x55d44ecab350 .part L_0x55d44ecaccf0, 1, 1;
L_0x55d44ecab480 .part L_0x55d44ecacde0, 1, 1;
L_0x55d44ecabbc0 .part L_0x55d44ecacc00, 2, 1;
L_0x55d44ecabcf0 .part L_0x55d44ecaccf0, 2, 1;
L_0x55d44ecabe70 .part L_0x55d44ecacde0, 2, 1;
L_0x55d44ecac440 .part L_0x55d44ecacc00, 3, 1;
L_0x55d44ecac600 .part L_0x55d44ecaccf0, 3, 1;
L_0x55d44ecac7c0 .part L_0x55d44ecacde0, 3, 1;
L_0x55d44ecac9f0 .concat8 [ 1 1 1 1], L_0x55d44ecaa450, L_0x55d44ecaadb0, L_0x55d44ecab660, L_0x55d44ecac010;
L_0x55d44ecaca90 .concat8 [ 1 1 1 1], L_0x55d44ecaa8a0, L_0x55d44ecab110, L_0x55d44ecabab0, L_0x55d44ecac330;
S_0x55d44db58c60 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44db57830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eca9ff0 .functor XOR 1, L_0x55d44ecaa9b0, L_0x55d44ecaaae0, C4<0>, C4<0>;
L_0x55d44ecaa450 .functor XOR 1, L_0x55d44eca9ff0, L_0x55d44ecaac10, C4<0>, C4<0>;
L_0x55d44ecaa510 .functor AND 1, L_0x55d44ecaa9b0, L_0x55d44ecaaae0, C4<1>, C4<1>;
L_0x55d44ecaa620 .functor AND 1, L_0x55d44ecaa9b0, L_0x55d44ecaac10, C4<1>, C4<1>;
L_0x55d44ecaa6e0 .functor OR 1, L_0x55d44ecaa510, L_0x55d44ecaa620, C4<0>, C4<0>;
L_0x55d44ecaa7f0 .functor AND 1, L_0x55d44ecaac10, L_0x55d44ecaaae0, C4<1>, C4<1>;
L_0x55d44ecaa8a0 .functor OR 1, L_0x55d44ecaa6e0, L_0x55d44ecaa7f0, C4<0>, C4<0>;
v0x55d44db548e0_0 .net *"_s0", 0 0, L_0x55d44eca9ff0;  1 drivers
v0x55d44db54980_0 .net *"_s10", 0 0, L_0x55d44ecaa7f0;  1 drivers
v0x55d44db55d10_0 .net *"_s4", 0 0, L_0x55d44ecaa510;  1 drivers
v0x55d44db55e00_0 .net *"_s6", 0 0, L_0x55d44ecaa620;  1 drivers
v0x55d44db519d0_0 .net *"_s8", 0 0, L_0x55d44ecaa6e0;  1 drivers
v0x55d44db52d60_0 .net "a", 0 0, L_0x55d44ecaa9b0;  1 drivers
v0x55d44db52e20_0 .net "b", 0 0, L_0x55d44ecaaae0;  1 drivers
v0x55d44db471b0_0 .net "ca", 0 0, L_0x55d44ecaa8a0;  1 drivers
v0x55d44db47250_0 .net "cin", 0 0, L_0x55d44ecaac10;  1 drivers
v0x55d44db4fc40_0 .net "sum", 0 0, L_0x55d44ecaa450;  1 drivers
S_0x55d44db4f860 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44db57830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecaad40 .functor XOR 1, L_0x55d44ecab220, L_0x55d44ecab350, C4<0>, C4<0>;
L_0x55d44ecaadb0 .functor XOR 1, L_0x55d44ecaad40, L_0x55d44ecab480, C4<0>, C4<0>;
L_0x55d44ecaae20 .functor AND 1, L_0x55d44ecab220, L_0x55d44ecab350, C4<1>, C4<1>;
L_0x55d44ecaae90 .functor AND 1, L_0x55d44ecab220, L_0x55d44ecab480, C4<1>, C4<1>;
L_0x55d44ecaaf50 .functor OR 1, L_0x55d44ecaae20, L_0x55d44ecaae90, C4<0>, C4<0>;
L_0x55d44ecab060 .functor AND 1, L_0x55d44ecab480, L_0x55d44ecab350, C4<1>, C4<1>;
L_0x55d44ecab110 .functor OR 1, L_0x55d44ecaaf50, L_0x55d44ecab060, C4<0>, C4<0>;
v0x55d44db46d90_0 .net *"_s0", 0 0, L_0x55d44ecaad40;  1 drivers
v0x55d44db46e70_0 .net *"_s10", 0 0, L_0x55d44ecab060;  1 drivers
v0x55d44db4ccf0_0 .net *"_s4", 0 0, L_0x55d44ecaae20;  1 drivers
v0x55d44db4cdc0_0 .net *"_s6", 0 0, L_0x55d44ecaae90;  1 drivers
v0x55d44db4c910_0 .net *"_s8", 0 0, L_0x55d44ecaaf50;  1 drivers
v0x55d44db49da0_0 .net "a", 0 0, L_0x55d44ecab220;  1 drivers
v0x55d44db49e60_0 .net "b", 0 0, L_0x55d44ecab350;  1 drivers
v0x55d44db499c0_0 .net "ca", 0 0, L_0x55d44ecab110;  1 drivers
v0x55d44db49a60_0 .net "cin", 0 0, L_0x55d44ecab480;  1 drivers
v0x55d44db46a10_0 .net "sum", 0 0, L_0x55d44ecaadb0;  1 drivers
S_0x55d44db4dd40 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44db57830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecab5f0 .functor XOR 1, L_0x55d44ecabbc0, L_0x55d44ecabcf0, C4<0>, C4<0>;
L_0x55d44ecab660 .functor XOR 1, L_0x55d44ecab5f0, L_0x55d44ecabe70, C4<0>, C4<0>;
L_0x55d44ecab720 .functor AND 1, L_0x55d44ecabbc0, L_0x55d44ecabcf0, C4<1>, C4<1>;
L_0x55d44ecab830 .functor AND 1, L_0x55d44ecabbc0, L_0x55d44ecabe70, C4<1>, C4<1>;
L_0x55d44ecab8f0 .functor OR 1, L_0x55d44ecab720, L_0x55d44ecab830, C4<0>, C4<0>;
L_0x55d44ecaba00 .functor AND 1, L_0x55d44ecabe70, L_0x55d44ecabcf0, C4<1>, C4<1>;
L_0x55d44ecabab0 .functor OR 1, L_0x55d44ecab8f0, L_0x55d44ecaba00, C4<0>, C4<0>;
v0x55d44db4f170_0 .net *"_s0", 0 0, L_0x55d44ecab5f0;  1 drivers
v0x55d44db4f230_0 .net *"_s10", 0 0, L_0x55d44ecaba00;  1 drivers
v0x55d44db4adf0_0 .net *"_s4", 0 0, L_0x55d44ecab720;  1 drivers
v0x55d44db4aee0_0 .net *"_s6", 0 0, L_0x55d44ecab830;  1 drivers
v0x55d44db4c220_0 .net *"_s8", 0 0, L_0x55d44ecab8f0;  1 drivers
v0x55d44db47ea0_0 .net "a", 0 0, L_0x55d44ecabbc0;  1 drivers
v0x55d44db47f60_0 .net "b", 0 0, L_0x55d44ecabcf0;  1 drivers
v0x55d44db492d0_0 .net "ca", 0 0, L_0x55d44ecabab0;  1 drivers
v0x55d44db49370_0 .net "cin", 0 0, L_0x55d44ecabe70;  1 drivers
v0x55d44db44f90_0 .net "sum", 0 0, L_0x55d44ecab660;  1 drivers
S_0x55d44db46320 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44db57830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecabfa0 .functor XOR 1, L_0x55d44ecac440, L_0x55d44ecac600, C4<0>, C4<0>;
L_0x55d44ecac010 .functor XOR 1, L_0x55d44ecabfa0, L_0x55d44ecac7c0, C4<0>, C4<0>;
L_0x55d44ecac080 .functor AND 1, L_0x55d44ecac440, L_0x55d44ecac600, C4<1>, C4<1>;
L_0x55d44ecac0f0 .functor AND 1, L_0x55d44ecac440, L_0x55d44ecac7c0, C4<1>, C4<1>;
L_0x55d44ecac1b0 .functor OR 1, L_0x55d44ecac080, L_0x55d44ecac0f0, C4<0>, C4<0>;
L_0x55d44ecac2c0 .functor AND 1, L_0x55d44ecac7c0, L_0x55d44ecac600, C4<1>, C4<1>;
L_0x55d44ecac330 .functor OR 1, L_0x55d44ecac1b0, L_0x55d44ecac2c0, C4<0>, C4<0>;
v0x55d44db43a20_0 .net *"_s0", 0 0, L_0x55d44ecabfa0;  1 drivers
v0x55d44db43b00_0 .net *"_s10", 0 0, L_0x55d44ecac2c0;  1 drivers
v0x55d44db370d0_0 .net *"_s4", 0 0, L_0x55d44ecac080;  1 drivers
v0x55d44db371a0_0 .net *"_s6", 0 0, L_0x55d44ecac0f0;  1 drivers
v0x55d44db2a780_0 .net *"_s8", 0 0, L_0x55d44ecac1b0;  1 drivers
v0x55d44db39c50_0 .net "a", 0 0, L_0x55d44ecac440;  1 drivers
v0x55d44db39d10_0 .net "b", 0 0, L_0x55d44ecac600;  1 drivers
v0x55d44db426e0_0 .net "ca", 0 0, L_0x55d44ecac330;  1 drivers
v0x55d44db42780_0 .net "cin", 0 0, L_0x55d44ecac7c0;  1 drivers
v0x55d44db42300_0 .net "sum", 0 0, L_0x55d44ecac010;  1 drivers
S_0x55d44db3c840 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44db6db80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44db209b0_0 .net "a", 3 0, L_0x55d44ecaf6c0;  1 drivers
v0x55d44db20ab0_0 .net "b", 3 0, L_0x55d44ecaf760;  1 drivers
v0x55d44db29440_0 .net "ca", 3 0, L_0x55d44ecaf550;  1 drivers
v0x55d44db29530_0 .net "cin", 3 0, L_0x55d44ecaf850;  1 drivers
v0x55d44db29060_0 .net "sum", 3 0, L_0x55d44ecaf4b0;  1 drivers
L_0x55d44ecad470 .part L_0x55d44ecaf6c0, 0, 1;
L_0x55d44ecad5a0 .part L_0x55d44ecaf760, 0, 1;
L_0x55d44ecad6d0 .part L_0x55d44ecaf850, 0, 1;
L_0x55d44ecadce0 .part L_0x55d44ecaf6c0, 1, 1;
L_0x55d44ecade10 .part L_0x55d44ecaf760, 1, 1;
L_0x55d44ecadf40 .part L_0x55d44ecaf850, 1, 1;
L_0x55d44ecae680 .part L_0x55d44ecaf6c0, 2, 1;
L_0x55d44ecae7b0 .part L_0x55d44ecaf760, 2, 1;
L_0x55d44ecae930 .part L_0x55d44ecaf850, 2, 1;
L_0x55d44ecaef00 .part L_0x55d44ecaf6c0, 3, 1;
L_0x55d44ecaf0c0 .part L_0x55d44ecaf760, 3, 1;
L_0x55d44ecaf280 .part L_0x55d44ecaf850, 3, 1;
L_0x55d44ecaf4b0 .concat8 [ 1 1 1 1], L_0x55d44ecacf10, L_0x55d44ecad870, L_0x55d44ecae120, L_0x55d44ecaead0;
L_0x55d44ecaf550 .concat8 [ 1 1 1 1], L_0x55d44ecad360, L_0x55d44ecadbd0, L_0x55d44ecae570, L_0x55d44ecaedf0;
S_0x55d44db3c460 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44db3c840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecac980 .functor XOR 1, L_0x55d44ecad470, L_0x55d44ecad5a0, C4<0>, C4<0>;
L_0x55d44ecacf10 .functor XOR 1, L_0x55d44ecac980, L_0x55d44ecad6d0, C4<0>, C4<0>;
L_0x55d44ecacfd0 .functor AND 1, L_0x55d44ecad470, L_0x55d44ecad5a0, C4<1>, C4<1>;
L_0x55d44ecad0e0 .functor AND 1, L_0x55d44ecad470, L_0x55d44ecad6d0, C4<1>, C4<1>;
L_0x55d44ecad1a0 .functor OR 1, L_0x55d44ecacfd0, L_0x55d44ecad0e0, C4<0>, C4<0>;
L_0x55d44ecad2b0 .functor AND 1, L_0x55d44ecad6d0, L_0x55d44ecad5a0, C4<1>, C4<1>;
L_0x55d44ecad360 .functor OR 1, L_0x55d44ecad1a0, L_0x55d44ecad2b0, C4<0>, C4<0>;
v0x55d44db394b0_0 .net *"_s0", 0 0, L_0x55d44ecac980;  1 drivers
v0x55d44db39550_0 .net *"_s10", 0 0, L_0x55d44ecad2b0;  1 drivers
v0x55d44db407e0_0 .net *"_s4", 0 0, L_0x55d44ecacfd0;  1 drivers
v0x55d44db408d0_0 .net *"_s6", 0 0, L_0x55d44ecad0e0;  1 drivers
v0x55d44db41c10_0 .net *"_s8", 0 0, L_0x55d44ecad1a0;  1 drivers
v0x55d44db3d890_0 .net "a", 0 0, L_0x55d44ecad470;  1 drivers
v0x55d44db3d950_0 .net "b", 0 0, L_0x55d44ecad5a0;  1 drivers
v0x55d44db3ecc0_0 .net "ca", 0 0, L_0x55d44ecad360;  1 drivers
v0x55d44db3ed60_0 .net "cin", 0 0, L_0x55d44ecad6d0;  1 drivers
v0x55d44db3a940_0 .net "sum", 0 0, L_0x55d44ecacf10;  1 drivers
S_0x55d44db3bd70 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44db3c840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecad800 .functor XOR 1, L_0x55d44ecadce0, L_0x55d44ecade10, C4<0>, C4<0>;
L_0x55d44ecad870 .functor XOR 1, L_0x55d44ecad800, L_0x55d44ecadf40, C4<0>, C4<0>;
L_0x55d44ecad8e0 .functor AND 1, L_0x55d44ecadce0, L_0x55d44ecade10, C4<1>, C4<1>;
L_0x55d44ecad950 .functor AND 1, L_0x55d44ecadce0, L_0x55d44ecadf40, C4<1>, C4<1>;
L_0x55d44ecada10 .functor OR 1, L_0x55d44ecad8e0, L_0x55d44ecad950, C4<0>, C4<0>;
L_0x55d44ecadb20 .functor AND 1, L_0x55d44ecadf40, L_0x55d44ecade10, C4<1>, C4<1>;
L_0x55d44ecadbd0 .functor OR 1, L_0x55d44ecada10, L_0x55d44ecadb20, C4<0>, C4<0>;
v0x55d44db37a30_0 .net *"_s0", 0 0, L_0x55d44ecad800;  1 drivers
v0x55d44db37b10_0 .net *"_s10", 0 0, L_0x55d44ecadb20;  1 drivers
v0x55d44db38dc0_0 .net *"_s4", 0 0, L_0x55d44ecad8e0;  1 drivers
v0x55d44db38e90_0 .net *"_s6", 0 0, L_0x55d44ecad950;  1 drivers
v0x55d44db2d300_0 .net *"_s8", 0 0, L_0x55d44ecada10;  1 drivers
v0x55d44db2d3e0_0 .net "a", 0 0, L_0x55d44ecadce0;  1 drivers
v0x55d44db35d90_0 .net "b", 0 0, L_0x55d44ecade10;  1 drivers
v0x55d44db35e50_0 .net "ca", 0 0, L_0x55d44ecadbd0;  1 drivers
v0x55d44db359b0_0 .net "cin", 0 0, L_0x55d44ecadf40;  1 drivers
v0x55d44db35a50_0 .net "sum", 0 0, L_0x55d44ecad870;  1 drivers
S_0x55d44db2cee0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44db3c840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecae0b0 .functor XOR 1, L_0x55d44ecae680, L_0x55d44ecae7b0, C4<0>, C4<0>;
L_0x55d44ecae120 .functor XOR 1, L_0x55d44ecae0b0, L_0x55d44ecae930, C4<0>, C4<0>;
L_0x55d44ecae1e0 .functor AND 1, L_0x55d44ecae680, L_0x55d44ecae7b0, C4<1>, C4<1>;
L_0x55d44ecae2f0 .functor AND 1, L_0x55d44ecae680, L_0x55d44ecae930, C4<1>, C4<1>;
L_0x55d44ecae3b0 .functor OR 1, L_0x55d44ecae1e0, L_0x55d44ecae2f0, C4<0>, C4<0>;
L_0x55d44ecae4c0 .functor AND 1, L_0x55d44ecae930, L_0x55d44ecae7b0, C4<1>, C4<1>;
L_0x55d44ecae570 .functor OR 1, L_0x55d44ecae3b0, L_0x55d44ecae4c0, C4<0>, C4<0>;
v0x55d44db32e40_0 .net *"_s0", 0 0, L_0x55d44ecae0b0;  1 drivers
v0x55d44db32f00_0 .net *"_s10", 0 0, L_0x55d44ecae4c0;  1 drivers
v0x55d44db32a60_0 .net *"_s4", 0 0, L_0x55d44ecae1e0;  1 drivers
v0x55d44db32b50_0 .net *"_s6", 0 0, L_0x55d44ecae2f0;  1 drivers
v0x55d44db2fef0_0 .net *"_s8", 0 0, L_0x55d44ecae3b0;  1 drivers
v0x55d44db2fb10_0 .net "a", 0 0, L_0x55d44ecae680;  1 drivers
v0x55d44db2fbd0_0 .net "b", 0 0, L_0x55d44ecae7b0;  1 drivers
v0x55d44db2cb60_0 .net "ca", 0 0, L_0x55d44ecae570;  1 drivers
v0x55d44db2cc20_0 .net "cin", 0 0, L_0x55d44ecae930;  1 drivers
v0x55d44db33e90_0 .net "sum", 0 0, L_0x55d44ecae120;  1 drivers
S_0x55d44db352c0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44db3c840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecaea60 .functor XOR 1, L_0x55d44ecaef00, L_0x55d44ecaf0c0, C4<0>, C4<0>;
L_0x55d44ecaead0 .functor XOR 1, L_0x55d44ecaea60, L_0x55d44ecaf280, C4<0>, C4<0>;
L_0x55d44ecaeb40 .functor AND 1, L_0x55d44ecaef00, L_0x55d44ecaf0c0, C4<1>, C4<1>;
L_0x55d44ecaebb0 .functor AND 1, L_0x55d44ecaef00, L_0x55d44ecaf280, C4<1>, C4<1>;
L_0x55d44ecaec70 .functor OR 1, L_0x55d44ecaeb40, L_0x55d44ecaebb0, C4<0>, C4<0>;
L_0x55d44ecaed80 .functor AND 1, L_0x55d44ecaf280, L_0x55d44ecaf0c0, C4<1>, C4<1>;
L_0x55d44ecaedf0 .functor OR 1, L_0x55d44ecaec70, L_0x55d44ecaed80, C4<0>, C4<0>;
v0x55d44db30f40_0 .net *"_s0", 0 0, L_0x55d44ecaea60;  1 drivers
v0x55d44db31020_0 .net *"_s10", 0 0, L_0x55d44ecaed80;  1 drivers
v0x55d44db32370_0 .net *"_s4", 0 0, L_0x55d44ecaeb40;  1 drivers
v0x55d44db32460_0 .net *"_s6", 0 0, L_0x55d44ecaebb0;  1 drivers
v0x55d44db2dff0_0 .net *"_s8", 0 0, L_0x55d44ecaec70;  1 drivers
v0x55d44db2f420_0 .net "a", 0 0, L_0x55d44ecaef00;  1 drivers
v0x55d44db2f4e0_0 .net "b", 0 0, L_0x55d44ecaf0c0;  1 drivers
v0x55d44db2b0e0_0 .net "ca", 0 0, L_0x55d44ecaedf0;  1 drivers
v0x55d44db2b180_0 .net "cin", 0 0, L_0x55d44ecaf280;  1 drivers
v0x55d44db2c470_0 .net "sum", 0 0, L_0x55d44ecaead0;  1 drivers
S_0x55d44db20590 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44db6db80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44db11cb0_0 .net "a", 3 0, L_0x55d44ecb2060;  1 drivers
v0x55d44db11db0_0 .net "b", 3 0, L_0x55d44ecb2190;  1 drivers
v0x55d44db130e0_0 .net "ca", 3 0, L_0x55d44ecb1ef0;  1 drivers
v0x55d44db131d0_0 .net "cin", 3 0, L_0x55d44ecb22c0;  1 drivers
v0x55d44d970240_0 .net "sum", 3 0, L_0x55d44ecb1e50;  1 drivers
L_0x55d44ecafe10 .part L_0x55d44ecb2060, 0, 1;
L_0x55d44ecaff40 .part L_0x55d44ecb2190, 0, 1;
L_0x55d44ecb0070 .part L_0x55d44ecb22c0, 0, 1;
L_0x55d44ecb0680 .part L_0x55d44ecb2060, 1, 1;
L_0x55d44ecb07b0 .part L_0x55d44ecb2190, 1, 1;
L_0x55d44ecb08e0 .part L_0x55d44ecb22c0, 1, 1;
L_0x55d44ecb1020 .part L_0x55d44ecb2060, 2, 1;
L_0x55d44ecb1150 .part L_0x55d44ecb2190, 2, 1;
L_0x55d44ecb12d0 .part L_0x55d44ecb22c0, 2, 1;
L_0x55d44ecb18a0 .part L_0x55d44ecb2060, 3, 1;
L_0x55d44ecb1a60 .part L_0x55d44ecb2190, 3, 1;
L_0x55d44ecb1c20 .part L_0x55d44ecb22c0, 3, 1;
L_0x55d44ecb1e50 .concat8 [ 1 1 1 1], L_0x55d44ecaf8f0, L_0x55d44ecb0210, L_0x55d44ecb0ac0, L_0x55d44ecb1470;
L_0x55d44ecb1ef0 .concat8 [ 1 1 1 1], L_0x55d44ecafd00, L_0x55d44ecb0570, L_0x55d44ecb0f10, L_0x55d44ecb1790;
S_0x55d44db264f0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44db20590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecaf440 .functor XOR 1, L_0x55d44ecafe10, L_0x55d44ecaff40, C4<0>, C4<0>;
L_0x55d44ecaf8f0 .functor XOR 1, L_0x55d44ecaf440, L_0x55d44ecb0070, C4<0>, C4<0>;
L_0x55d44ecaf9b0 .functor AND 1, L_0x55d44ecafe10, L_0x55d44ecaff40, C4<1>, C4<1>;
L_0x55d44ecafac0 .functor AND 1, L_0x55d44ecafe10, L_0x55d44ecb0070, C4<1>, C4<1>;
L_0x55d44ecafb80 .functor OR 1, L_0x55d44ecaf9b0, L_0x55d44ecafac0, C4<0>, C4<0>;
L_0x55d44ecafc90 .functor AND 1, L_0x55d44ecb0070, L_0x55d44ecaff40, C4<1>, C4<1>;
L_0x55d44ecafd00 .functor OR 1, L_0x55d44ecafb80, L_0x55d44ecafc90, C4<0>, C4<0>;
v0x55d44db26110_0 .net *"_s0", 0 0, L_0x55d44ecaf440;  1 drivers
v0x55d44db261b0_0 .net *"_s10", 0 0, L_0x55d44ecafc90;  1 drivers
v0x55d44db235a0_0 .net *"_s4", 0 0, L_0x55d44ecaf9b0;  1 drivers
v0x55d44db23690_0 .net *"_s6", 0 0, L_0x55d44ecafac0;  1 drivers
v0x55d44db231c0_0 .net *"_s8", 0 0, L_0x55d44ecafb80;  1 drivers
v0x55d44db20210_0 .net "a", 0 0, L_0x55d44ecafe10;  1 drivers
v0x55d44db202d0_0 .net "b", 0 0, L_0x55d44ecaff40;  1 drivers
v0x55d44db27540_0 .net "ca", 0 0, L_0x55d44ecafd00;  1 drivers
v0x55d44db275e0_0 .net "cin", 0 0, L_0x55d44ecb0070;  1 drivers
v0x55d44db28970_0 .net "sum", 0 0, L_0x55d44ecaf8f0;  1 drivers
S_0x55d44db245f0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44db20590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecb01a0 .functor XOR 1, L_0x55d44ecb0680, L_0x55d44ecb07b0, C4<0>, C4<0>;
L_0x55d44ecb0210 .functor XOR 1, L_0x55d44ecb01a0, L_0x55d44ecb08e0, C4<0>, C4<0>;
L_0x55d44ecb0280 .functor AND 1, L_0x55d44ecb0680, L_0x55d44ecb07b0, C4<1>, C4<1>;
L_0x55d44ecb02f0 .functor AND 1, L_0x55d44ecb0680, L_0x55d44ecb08e0, C4<1>, C4<1>;
L_0x55d44ecb03b0 .functor OR 1, L_0x55d44ecb0280, L_0x55d44ecb02f0, C4<0>, C4<0>;
L_0x55d44ecb04c0 .functor AND 1, L_0x55d44ecb08e0, L_0x55d44ecb07b0, C4<1>, C4<1>;
L_0x55d44ecb0570 .functor OR 1, L_0x55d44ecb03b0, L_0x55d44ecb04c0, C4<0>, C4<0>;
v0x55d44db25a20_0 .net *"_s0", 0 0, L_0x55d44ecb01a0;  1 drivers
v0x55d44db25b00_0 .net *"_s10", 0 0, L_0x55d44ecb04c0;  1 drivers
v0x55d44db216a0_0 .net *"_s4", 0 0, L_0x55d44ecb0280;  1 drivers
v0x55d44db21770_0 .net *"_s6", 0 0, L_0x55d44ecb02f0;  1 drivers
v0x55d44db22ad0_0 .net *"_s8", 0 0, L_0x55d44ecb03b0;  1 drivers
v0x55d44db1e790_0 .net "a", 0 0, L_0x55d44ecb0680;  1 drivers
v0x55d44db1e850_0 .net "b", 0 0, L_0x55d44ecb07b0;  1 drivers
v0x55d44db1fb20_0 .net "ca", 0 0, L_0x55d44ecb0570;  1 drivers
v0x55d44db1fbc0_0 .net "cin", 0 0, L_0x55d44ecb08e0;  1 drivers
v0x55d44db13f70_0 .net "sum", 0 0, L_0x55d44ecb0210;  1 drivers
S_0x55d44db1ca00 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44db20590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecb0a50 .functor XOR 1, L_0x55d44ecb1020, L_0x55d44ecb1150, C4<0>, C4<0>;
L_0x55d44ecb0ac0 .functor XOR 1, L_0x55d44ecb0a50, L_0x55d44ecb12d0, C4<0>, C4<0>;
L_0x55d44ecb0b80 .functor AND 1, L_0x55d44ecb1020, L_0x55d44ecb1150, C4<1>, C4<1>;
L_0x55d44ecb0c90 .functor AND 1, L_0x55d44ecb1020, L_0x55d44ecb12d0, C4<1>, C4<1>;
L_0x55d44ecb0d50 .functor OR 1, L_0x55d44ecb0b80, L_0x55d44ecb0c90, C4<0>, C4<0>;
L_0x55d44ecb0e60 .functor AND 1, L_0x55d44ecb12d0, L_0x55d44ecb1150, C4<1>, C4<1>;
L_0x55d44ecb0f10 .functor OR 1, L_0x55d44ecb0d50, L_0x55d44ecb0e60, C4<0>, C4<0>;
v0x55d44db1c620_0 .net *"_s0", 0 0, L_0x55d44ecb0a50;  1 drivers
v0x55d44db1c6e0_0 .net *"_s10", 0 0, L_0x55d44ecb0e60;  1 drivers
v0x55d44db13b50_0 .net *"_s4", 0 0, L_0x55d44ecb0b80;  1 drivers
v0x55d44db13c40_0 .net *"_s6", 0 0, L_0x55d44ecb0c90;  1 drivers
v0x55d44db19ab0_0 .net *"_s8", 0 0, L_0x55d44ecb0d50;  1 drivers
v0x55d44db196d0_0 .net "a", 0 0, L_0x55d44ecb1020;  1 drivers
v0x55d44db19790_0 .net "b", 0 0, L_0x55d44ecb1150;  1 drivers
v0x55d44db16b60_0 .net "ca", 0 0, L_0x55d44ecb0f10;  1 drivers
v0x55d44db16c00_0 .net "cin", 0 0, L_0x55d44ecb12d0;  1 drivers
v0x55d44db16780_0 .net "sum", 0 0, L_0x55d44ecb0ac0;  1 drivers
S_0x55d44db137d0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44db20590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecb1400 .functor XOR 1, L_0x55d44ecb18a0, L_0x55d44ecb1a60, C4<0>, C4<0>;
L_0x55d44ecb1470 .functor XOR 1, L_0x55d44ecb1400, L_0x55d44ecb1c20, C4<0>, C4<0>;
L_0x55d44ecb14e0 .functor AND 1, L_0x55d44ecb18a0, L_0x55d44ecb1a60, C4<1>, C4<1>;
L_0x55d44ecb1550 .functor AND 1, L_0x55d44ecb18a0, L_0x55d44ecb1c20, C4<1>, C4<1>;
L_0x55d44ecb1610 .functor OR 1, L_0x55d44ecb14e0, L_0x55d44ecb1550, C4<0>, C4<0>;
L_0x55d44ecb1720 .functor AND 1, L_0x55d44ecb1c20, L_0x55d44ecb1a60, C4<1>, C4<1>;
L_0x55d44ecb1790 .functor OR 1, L_0x55d44ecb1610, L_0x55d44ecb1720, C4<0>, C4<0>;
v0x55d44db1ab00_0 .net *"_s0", 0 0, L_0x55d44ecb1400;  1 drivers
v0x55d44db1abe0_0 .net *"_s10", 0 0, L_0x55d44ecb1720;  1 drivers
v0x55d44db1bf30_0 .net *"_s4", 0 0, L_0x55d44ecb14e0;  1 drivers
v0x55d44db1c000_0 .net *"_s6", 0 0, L_0x55d44ecb1550;  1 drivers
v0x55d44db17bb0_0 .net *"_s8", 0 0, L_0x55d44ecb1610;  1 drivers
v0x55d44db18fe0_0 .net "a", 0 0, L_0x55d44ecb18a0;  1 drivers
v0x55d44db190a0_0 .net "b", 0 0, L_0x55d44ecb1a60;  1 drivers
v0x55d44db14c60_0 .net "ca", 0 0, L_0x55d44ecb1790;  1 drivers
v0x55d44db14d00_0 .net "cin", 0 0, L_0x55d44ecb1c20;  1 drivers
v0x55d44db16090_0 .net "sum", 0 0, L_0x55d44ecb1470;  1 drivers
S_0x55d44db06230 .scope module, "a_14" "sixtyBitAdder" 3 89, 5 3 0, S_0x55d44de3e860;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f865d714020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44d9811f0_0 .net/2u *"_s2", 0 0, L_0x7f865d714020;  1 drivers
L_0x7f865d714068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44d9812d0_0 .net/2u *"_s6", 0 0, L_0x7f865d714068;  1 drivers
v0x55d44d982620_0 .net "a", 64 0, v0x55d44e7cd2d0_0;  alias, 1 drivers
v0x55d44d9826e0_0 .net "b", 64 0, L_0x55d44ecdf980;  1 drivers
v0x55d44d97e2e0_0 .net "ca", 64 0, L_0x55d44ecdf7a0;  alias, 1 drivers
v0x55d44d97e3c0_0 .net "cin", 64 0, v0x55d44e7cd3a0_0;  alias, 1 drivers
v0x55d44d97f670_0 .net "sum", 64 0, L_0x55d44ecdf660;  alias, 1 drivers
L_0x55d44ecc92a0 .part v0x55d44e7cd2d0_0, 0, 32;
L_0x55d44ecc9340 .part L_0x55d44ecdf980, 0, 32;
L_0x55d44ecc93e0 .part v0x55d44e7cd3a0_0, 0, 32;
L_0x55d44ecdf360 .part v0x55d44e7cd2d0_0, 32, 32;
L_0x55d44ecdf490 .part L_0x55d44ecdf980, 32, 32;
L_0x55d44ecdf530 .part v0x55d44e7cd3a0_0, 32, 32;
L_0x55d44ecdf660 .concat8 [ 32 32 1 0], L_0x55d44ecc8fd0, L_0x55d44ecdf090, L_0x7f865d714068;
L_0x55d44ecdf7a0 .concat8 [ 1 32 32 0], L_0x7f865d714020, L_0x55d44ecc9110, L_0x55d44ecdf1d0;
S_0x55d44db03280 .scope module, "FA_0" "thirtBitAdder" 5 13, 6 3 0, S_0x55d44db06230;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44da43050_0 .net "a", 31 0, L_0x55d44ecc92a0;  1 drivers
v0x55d44da43150_0 .net "b", 31 0, L_0x55d44ecc9340;  1 drivers
v0x55d44da4a410_0 .net "ca", 31 0, L_0x55d44ecc9110;  1 drivers
v0x55d44da4a4f0_0 .net "cin", 31 0, L_0x55d44ecc93e0;  1 drivers
v0x55d44da4b840_0 .net "sum", 31 0, L_0x55d44ecc8fd0;  1 drivers
L_0x55d44ecbe1f0 .part L_0x55d44ecc92a0, 0, 16;
L_0x55d44ecbe290 .part L_0x55d44ecc9340, 0, 16;
L_0x55d44ecbe330 .part L_0x55d44ecc93e0, 0, 16;
L_0x55d44ecc8cc0 .part L_0x55d44ecc92a0, 16, 16;
L_0x55d44ecc8db0 .part L_0x55d44ecc9340, 16, 16;
L_0x55d44ecc8ea0 .part L_0x55d44ecc93e0, 16, 16;
L_0x55d44ecc8fd0 .concat8 [ 16 16 0 0], L_0x55d44ecbdef0, L_0x55d44ecc89c0;
L_0x55d44ecc9110 .concat8 [ 16 16 0 0], L_0x55d44ecbdf90, L_0x55d44ecc8a60;
S_0x55d44db0a5b0 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44db03280;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44daa8840_0 .net "a", 15 0, L_0x55d44ecbe1f0;  1 drivers
v0x55d44daa8920_0 .net "b", 15 0, L_0x55d44ecbe290;  1 drivers
v0x55d44daa9c70_0 .net "ca", 15 0, L_0x55d44ecbdf90;  1 drivers
v0x55d44daa9d30_0 .net "cin", 15 0, L_0x55d44ecbe330;  1 drivers
v0x55d44daa70e0_0 .net "sum", 15 0, L_0x55d44ecbdef0;  1 drivers
L_0x55d44ecb5df0 .part L_0x55d44ecbe1f0, 0, 4;
L_0x55d44ecb5e90 .part L_0x55d44ecbe290, 0, 4;
L_0x55d44ecb5f30 .part L_0x55d44ecbe330, 0, 4;
L_0x55d44ecb8780 .part L_0x55d44ecbe1f0, 4, 4;
L_0x55d44ecb8870 .part L_0x55d44ecbe290, 4, 4;
L_0x55d44ecb8960 .part L_0x55d44ecbe330, 4, 4;
L_0x55d44ecbb210 .part L_0x55d44ecbe1f0, 8, 4;
L_0x55d44ecbb2b0 .part L_0x55d44ecbe290, 8, 4;
L_0x55d44ecbb3a0 .part L_0x55d44ecbe330, 8, 4;
L_0x55d44ecbdaf0 .part L_0x55d44ecbe1f0, 12, 4;
L_0x55d44ecbdc20 .part L_0x55d44ecbe290, 12, 4;
L_0x55d44ecbdd50 .part L_0x55d44ecbe330, 12, 4;
L_0x55d44ecbdef0 .concat8 [ 4 4 4 4], L_0x55d44ecb5be0, L_0x55d44ecb8570, L_0x55d44ecbb000, L_0x55d44ecbd8e0;
L_0x55d44ecbdf90 .concat8 [ 4 4 4 4], L_0x55d44ecb5c80, L_0x55d44ecb8610, L_0x55d44ecbb0a0, L_0x55d44ecbd980;
S_0x55d44db0b9e0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44db0a5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44daefee0_0 .net "a", 3 0, L_0x55d44ecb5df0;  1 drivers
v0x55d44daeffe0_0 .net "b", 3 0, L_0x55d44ecb5e90;  1 drivers
v0x55d44daed370_0 .net "ca", 3 0, L_0x55d44ecb5c80;  1 drivers
v0x55d44daed460_0 .net "cin", 3 0, L_0x55d44ecb5f30;  1 drivers
v0x55d44daecf90_0 .net "sum", 3 0, L_0x55d44ecb5be0;  1 drivers
L_0x55d44ecb3ba0 .part L_0x55d44ecb5df0, 0, 1;
L_0x55d44ecb3cd0 .part L_0x55d44ecb5e90, 0, 1;
L_0x55d44ecb3e00 .part L_0x55d44ecb5f30, 0, 1;
L_0x55d44ecb4410 .part L_0x55d44ecb5df0, 1, 1;
L_0x55d44ecb4540 .part L_0x55d44ecb5e90, 1, 1;
L_0x55d44ecb4670 .part L_0x55d44ecb5f30, 1, 1;
L_0x55d44ecb4db0 .part L_0x55d44ecb5df0, 2, 1;
L_0x55d44ecb4ee0 .part L_0x55d44ecb5e90, 2, 1;
L_0x55d44ecb5060 .part L_0x55d44ecb5f30, 2, 1;
L_0x55d44ecb5630 .part L_0x55d44ecb5df0, 3, 1;
L_0x55d44ecb57f0 .part L_0x55d44ecb5e90, 3, 1;
L_0x55d44ecb59b0 .part L_0x55d44ecb5f30, 3, 1;
L_0x55d44ecb5be0 .concat8 [ 1 1 1 1], L_0x55d44ecb1de0, L_0x55d44ecb3fa0, L_0x55d44ecb4850, L_0x55d44ecb5200;
L_0x55d44ecb5c80 .concat8 [ 1 1 1 1], L_0x55d44ecb3a90, L_0x55d44ecb4300, L_0x55d44ecb4ca0, L_0x55d44ecb5520;
S_0x55d44db07660 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44db0b9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecb23f0 .functor XOR 1, L_0x55d44ecb3ba0, L_0x55d44ecb3cd0, C4<0>, C4<0>;
L_0x55d44ecb1de0 .functor XOR 1, L_0x55d44ecb23f0, L_0x55d44ecb3e00, C4<0>, C4<0>;
L_0x55d44ecb3740 .functor AND 1, L_0x55d44ecb3ba0, L_0x55d44ecb3cd0, C4<1>, C4<1>;
L_0x55d44ecb3850 .functor AND 1, L_0x55d44ecb3ba0, L_0x55d44ecb3e00, C4<1>, C4<1>;
L_0x55d44ecb3910 .functor OR 1, L_0x55d44ecb3740, L_0x55d44ecb3850, C4<0>, C4<0>;
L_0x55d44ecb3a20 .functor AND 1, L_0x55d44ecb3e00, L_0x55d44ecb3cd0, C4<1>, C4<1>;
L_0x55d44ecb3a90 .functor OR 1, L_0x55d44ecb3910, L_0x55d44ecb3a20, C4<0>, C4<0>;
v0x55d44db08a90_0 .net *"_s0", 0 0, L_0x55d44ecb23f0;  1 drivers
v0x55d44db08b30_0 .net *"_s10", 0 0, L_0x55d44ecb3a20;  1 drivers
v0x55d44db04710_0 .net *"_s4", 0 0, L_0x55d44ecb3740;  1 drivers
v0x55d44db047e0_0 .net *"_s6", 0 0, L_0x55d44ecb3850;  1 drivers
v0x55d44db05b40_0 .net *"_s8", 0 0, L_0x55d44ecb3910;  1 drivers
v0x55d44db01800_0 .net "a", 0 0, L_0x55d44ecb3ba0;  1 drivers
v0x55d44db018c0_0 .net "b", 0 0, L_0x55d44ecb3cd0;  1 drivers
v0x55d44db02b90_0 .net "ca", 0 0, L_0x55d44ecb3a90;  1 drivers
v0x55d44db02c30_0 .net "cin", 0 0, L_0x55d44ecb3e00;  1 drivers
v0x55d44daf70d0_0 .net "sum", 0 0, L_0x55d44ecb1de0;  1 drivers
S_0x55d44daffb60 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44db0b9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecb3f30 .functor XOR 1, L_0x55d44ecb4410, L_0x55d44ecb4540, C4<0>, C4<0>;
L_0x55d44ecb3fa0 .functor XOR 1, L_0x55d44ecb3f30, L_0x55d44ecb4670, C4<0>, C4<0>;
L_0x55d44ecb4010 .functor AND 1, L_0x55d44ecb4410, L_0x55d44ecb4540, C4<1>, C4<1>;
L_0x55d44ecb4080 .functor AND 1, L_0x55d44ecb4410, L_0x55d44ecb4670, C4<1>, C4<1>;
L_0x55d44ecb4140 .functor OR 1, L_0x55d44ecb4010, L_0x55d44ecb4080, C4<0>, C4<0>;
L_0x55d44ecb4250 .functor AND 1, L_0x55d44ecb4670, L_0x55d44ecb4540, C4<1>, C4<1>;
L_0x55d44ecb4300 .functor OR 1, L_0x55d44ecb4140, L_0x55d44ecb4250, C4<0>, C4<0>;
v0x55d44daff780_0 .net *"_s0", 0 0, L_0x55d44ecb3f30;  1 drivers
v0x55d44daff860_0 .net *"_s10", 0 0, L_0x55d44ecb4250;  1 drivers
v0x55d44daf6cb0_0 .net *"_s4", 0 0, L_0x55d44ecb4010;  1 drivers
v0x55d44daf6d80_0 .net *"_s6", 0 0, L_0x55d44ecb4080;  1 drivers
v0x55d44dafcc10_0 .net *"_s8", 0 0, L_0x55d44ecb4140;  1 drivers
v0x55d44dafc830_0 .net "a", 0 0, L_0x55d44ecb4410;  1 drivers
v0x55d44dafc8f0_0 .net "b", 0 0, L_0x55d44ecb4540;  1 drivers
v0x55d44daf9cc0_0 .net "ca", 0 0, L_0x55d44ecb4300;  1 drivers
v0x55d44daf9d60_0 .net "cin", 0 0, L_0x55d44ecb4670;  1 drivers
v0x55d44daf98e0_0 .net "sum", 0 0, L_0x55d44ecb3fa0;  1 drivers
S_0x55d44daf6930 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44db0b9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecb47e0 .functor XOR 1, L_0x55d44ecb4db0, L_0x55d44ecb4ee0, C4<0>, C4<0>;
L_0x55d44ecb4850 .functor XOR 1, L_0x55d44ecb47e0, L_0x55d44ecb5060, C4<0>, C4<0>;
L_0x55d44ecb4910 .functor AND 1, L_0x55d44ecb4db0, L_0x55d44ecb4ee0, C4<1>, C4<1>;
L_0x55d44ecb4a20 .functor AND 1, L_0x55d44ecb4db0, L_0x55d44ecb5060, C4<1>, C4<1>;
L_0x55d44ecb4ae0 .functor OR 1, L_0x55d44ecb4910, L_0x55d44ecb4a20, C4<0>, C4<0>;
L_0x55d44ecb4bf0 .functor AND 1, L_0x55d44ecb5060, L_0x55d44ecb4ee0, C4<1>, C4<1>;
L_0x55d44ecb4ca0 .functor OR 1, L_0x55d44ecb4ae0, L_0x55d44ecb4bf0, C4<0>, C4<0>;
v0x55d44dafdc60_0 .net *"_s0", 0 0, L_0x55d44ecb47e0;  1 drivers
v0x55d44dafdd20_0 .net *"_s10", 0 0, L_0x55d44ecb4bf0;  1 drivers
v0x55d44daff090_0 .net *"_s4", 0 0, L_0x55d44ecb4910;  1 drivers
v0x55d44daff180_0 .net *"_s6", 0 0, L_0x55d44ecb4a20;  1 drivers
v0x55d44dafad10_0 .net *"_s8", 0 0, L_0x55d44ecb4ae0;  1 drivers
v0x55d44dafc140_0 .net "a", 0 0, L_0x55d44ecb4db0;  1 drivers
v0x55d44dafc200_0 .net "b", 0 0, L_0x55d44ecb4ee0;  1 drivers
v0x55d44daf7dc0_0 .net "ca", 0 0, L_0x55d44ecb4ca0;  1 drivers
v0x55d44daf7e80_0 .net "cin", 0 0, L_0x55d44ecb5060;  1 drivers
v0x55d44daf91f0_0 .net "sum", 0 0, L_0x55d44ecb4850;  1 drivers
S_0x55d44daf4eb0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44db0b9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecb5190 .functor XOR 1, L_0x55d44ecb5630, L_0x55d44ecb57f0, C4<0>, C4<0>;
L_0x55d44ecb5200 .functor XOR 1, L_0x55d44ecb5190, L_0x55d44ecb59b0, C4<0>, C4<0>;
L_0x55d44ecb5270 .functor AND 1, L_0x55d44ecb5630, L_0x55d44ecb57f0, C4<1>, C4<1>;
L_0x55d44ecb52e0 .functor AND 1, L_0x55d44ecb5630, L_0x55d44ecb59b0, C4<1>, C4<1>;
L_0x55d44ecb53a0 .functor OR 1, L_0x55d44ecb5270, L_0x55d44ecb52e0, C4<0>, C4<0>;
L_0x55d44ecb54b0 .functor AND 1, L_0x55d44ecb59b0, L_0x55d44ecb57f0, C4<1>, C4<1>;
L_0x55d44ecb5520 .functor OR 1, L_0x55d44ecb53a0, L_0x55d44ecb54b0, C4<0>, C4<0>;
v0x55d44daf6240_0 .net *"_s0", 0 0, L_0x55d44ecb5190;  1 drivers
v0x55d44daf6320_0 .net *"_s10", 0 0, L_0x55d44ecb54b0;  1 drivers
v0x55d44daea780_0 .net *"_s4", 0 0, L_0x55d44ecb5270;  1 drivers
v0x55d44daea870_0 .net *"_s6", 0 0, L_0x55d44ecb52e0;  1 drivers
v0x55d44daf3210_0 .net *"_s8", 0 0, L_0x55d44ecb53a0;  1 drivers
v0x55d44daf2e30_0 .net "a", 0 0, L_0x55d44ecb5630;  1 drivers
v0x55d44daf2ef0_0 .net "b", 0 0, L_0x55d44ecb57f0;  1 drivers
v0x55d44daea360_0 .net "ca", 0 0, L_0x55d44ecb5520;  1 drivers
v0x55d44daea400_0 .net "cin", 0 0, L_0x55d44ecb59b0;  1 drivers
v0x55d44daf02c0_0 .net "sum", 0 0, L_0x55d44ecb5200;  1 drivers
S_0x55d44dae9fe0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44db0a5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dad07e0_0 .net "a", 3 0, L_0x55d44ecb8780;  1 drivers
v0x55d44dad08e0_0 .net "b", 3 0, L_0x55d44ecb8870;  1 drivers
v0x55d44dad9270_0 .net "ca", 3 0, L_0x55d44ecb8610;  1 drivers
v0x55d44dad9360_0 .net "cin", 3 0, L_0x55d44ecb8960;  1 drivers
v0x55d44dad8e90_0 .net "sum", 3 0, L_0x55d44ecb8570;  1 drivers
L_0x55d44ecb6530 .part L_0x55d44ecb8780, 0, 1;
L_0x55d44ecb6660 .part L_0x55d44ecb8870, 0, 1;
L_0x55d44ecb6790 .part L_0x55d44ecb8960, 0, 1;
L_0x55d44ecb6da0 .part L_0x55d44ecb8780, 1, 1;
L_0x55d44ecb6ed0 .part L_0x55d44ecb8870, 1, 1;
L_0x55d44ecb7000 .part L_0x55d44ecb8960, 1, 1;
L_0x55d44ecb7740 .part L_0x55d44ecb8780, 2, 1;
L_0x55d44ecb7870 .part L_0x55d44ecb8870, 2, 1;
L_0x55d44ecb79f0 .part L_0x55d44ecb8960, 2, 1;
L_0x55d44ecb7fc0 .part L_0x55d44ecb8780, 3, 1;
L_0x55d44ecb8180 .part L_0x55d44ecb8870, 3, 1;
L_0x55d44ecb8340 .part L_0x55d44ecb8960, 3, 1;
L_0x55d44ecb8570 .concat8 [ 1 1 1 1], L_0x55d44ecb5fd0, L_0x55d44ecb6930, L_0x55d44ecb71e0, L_0x55d44ecb7b90;
L_0x55d44ecb8610 .concat8 [ 1 1 1 1], L_0x55d44ecb6420, L_0x55d44ecb6c90, L_0x55d44ecb7630, L_0x55d44ecb7eb0;
S_0x55d44daf1310 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dae9fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecb5b70 .functor XOR 1, L_0x55d44ecb6530, L_0x55d44ecb6660, C4<0>, C4<0>;
L_0x55d44ecb5fd0 .functor XOR 1, L_0x55d44ecb5b70, L_0x55d44ecb6790, C4<0>, C4<0>;
L_0x55d44ecb6090 .functor AND 1, L_0x55d44ecb6530, L_0x55d44ecb6660, C4<1>, C4<1>;
L_0x55d44ecb61a0 .functor AND 1, L_0x55d44ecb6530, L_0x55d44ecb6790, C4<1>, C4<1>;
L_0x55d44ecb6260 .functor OR 1, L_0x55d44ecb6090, L_0x55d44ecb61a0, C4<0>, C4<0>;
L_0x55d44ecb6370 .functor AND 1, L_0x55d44ecb6790, L_0x55d44ecb6660, C4<1>, C4<1>;
L_0x55d44ecb6420 .functor OR 1, L_0x55d44ecb6260, L_0x55d44ecb6370, C4<0>, C4<0>;
v0x55d44daf2740_0 .net *"_s0", 0 0, L_0x55d44ecb5b70;  1 drivers
v0x55d44daf27e0_0 .net *"_s10", 0 0, L_0x55d44ecb6370;  1 drivers
v0x55d44daee3c0_0 .net *"_s4", 0 0, L_0x55d44ecb6090;  1 drivers
v0x55d44daee4b0_0 .net *"_s6", 0 0, L_0x55d44ecb61a0;  1 drivers
v0x55d44daef7f0_0 .net *"_s8", 0 0, L_0x55d44ecb6260;  1 drivers
v0x55d44daeb470_0 .net "a", 0 0, L_0x55d44ecb6530;  1 drivers
v0x55d44daeb530_0 .net "b", 0 0, L_0x55d44ecb6660;  1 drivers
v0x55d44daec8a0_0 .net "ca", 0 0, L_0x55d44ecb6420;  1 drivers
v0x55d44daec940_0 .net "cin", 0 0, L_0x55d44ecb6790;  1 drivers
v0x55d44dae8560_0 .net "sum", 0 0, L_0x55d44ecb5fd0;  1 drivers
S_0x55d44dae98f0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dae9fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecb68c0 .functor XOR 1, L_0x55d44ecb6da0, L_0x55d44ecb6ed0, C4<0>, C4<0>;
L_0x55d44ecb6930 .functor XOR 1, L_0x55d44ecb68c0, L_0x55d44ecb7000, C4<0>, C4<0>;
L_0x55d44ecb69a0 .functor AND 1, L_0x55d44ecb6da0, L_0x55d44ecb6ed0, C4<1>, C4<1>;
L_0x55d44ecb6a10 .functor AND 1, L_0x55d44ecb6da0, L_0x55d44ecb7000, C4<1>, C4<1>;
L_0x55d44ecb6ad0 .functor OR 1, L_0x55d44ecb69a0, L_0x55d44ecb6a10, C4<0>, C4<0>;
L_0x55d44ecb6be0 .functor AND 1, L_0x55d44ecb7000, L_0x55d44ecb6ed0, C4<1>, C4<1>;
L_0x55d44ecb6c90 .functor OR 1, L_0x55d44ecb6ad0, L_0x55d44ecb6be0, C4<0>, C4<0>;
v0x55d44daddd40_0 .net *"_s0", 0 0, L_0x55d44ecb68c0;  1 drivers
v0x55d44dadde20_0 .net *"_s10", 0 0, L_0x55d44ecb6be0;  1 drivers
v0x55d44dae67d0_0 .net *"_s4", 0 0, L_0x55d44ecb69a0;  1 drivers
v0x55d44dae68a0_0 .net *"_s6", 0 0, L_0x55d44ecb6a10;  1 drivers
v0x55d44dae63f0_0 .net *"_s8", 0 0, L_0x55d44ecb6ad0;  1 drivers
v0x55d44dadd920_0 .net "a", 0 0, L_0x55d44ecb6da0;  1 drivers
v0x55d44dadd9e0_0 .net "b", 0 0, L_0x55d44ecb6ed0;  1 drivers
v0x55d44dae3880_0 .net "ca", 0 0, L_0x55d44ecb6c90;  1 drivers
v0x55d44dae3920_0 .net "cin", 0 0, L_0x55d44ecb7000;  1 drivers
v0x55d44dae34a0_0 .net "sum", 0 0, L_0x55d44ecb6930;  1 drivers
S_0x55d44dae0930 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dae9fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecb7170 .functor XOR 1, L_0x55d44ecb7740, L_0x55d44ecb7870, C4<0>, C4<0>;
L_0x55d44ecb71e0 .functor XOR 1, L_0x55d44ecb7170, L_0x55d44ecb79f0, C4<0>, C4<0>;
L_0x55d44ecb72a0 .functor AND 1, L_0x55d44ecb7740, L_0x55d44ecb7870, C4<1>, C4<1>;
L_0x55d44ecb73b0 .functor AND 1, L_0x55d44ecb7740, L_0x55d44ecb79f0, C4<1>, C4<1>;
L_0x55d44ecb7470 .functor OR 1, L_0x55d44ecb72a0, L_0x55d44ecb73b0, C4<0>, C4<0>;
L_0x55d44ecb7580 .functor AND 1, L_0x55d44ecb79f0, L_0x55d44ecb7870, C4<1>, C4<1>;
L_0x55d44ecb7630 .functor OR 1, L_0x55d44ecb7470, L_0x55d44ecb7580, C4<0>, C4<0>;
v0x55d44dae0550_0 .net *"_s0", 0 0, L_0x55d44ecb7170;  1 drivers
v0x55d44dae0610_0 .net *"_s10", 0 0, L_0x55d44ecb7580;  1 drivers
v0x55d44dadd5a0_0 .net *"_s4", 0 0, L_0x55d44ecb72a0;  1 drivers
v0x55d44dadd690_0 .net *"_s6", 0 0, L_0x55d44ecb73b0;  1 drivers
v0x55d44dae48d0_0 .net *"_s8", 0 0, L_0x55d44ecb7470;  1 drivers
v0x55d44dae5d00_0 .net "a", 0 0, L_0x55d44ecb7740;  1 drivers
v0x55d44dae5dc0_0 .net "b", 0 0, L_0x55d44ecb7870;  1 drivers
v0x55d44dae1980_0 .net "ca", 0 0, L_0x55d44ecb7630;  1 drivers
v0x55d44dae1a20_0 .net "cin", 0 0, L_0x55d44ecb79f0;  1 drivers
v0x55d44dae2db0_0 .net "sum", 0 0, L_0x55d44ecb71e0;  1 drivers
S_0x55d44dadea30 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dae9fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecb7b20 .functor XOR 1, L_0x55d44ecb7fc0, L_0x55d44ecb8180, C4<0>, C4<0>;
L_0x55d44ecb7b90 .functor XOR 1, L_0x55d44ecb7b20, L_0x55d44ecb8340, C4<0>, C4<0>;
L_0x55d44ecb7c00 .functor AND 1, L_0x55d44ecb7fc0, L_0x55d44ecb8180, C4<1>, C4<1>;
L_0x55d44ecb7c70 .functor AND 1, L_0x55d44ecb7fc0, L_0x55d44ecb8340, C4<1>, C4<1>;
L_0x55d44ecb7d30 .functor OR 1, L_0x55d44ecb7c00, L_0x55d44ecb7c70, C4<0>, C4<0>;
L_0x55d44ecb7e40 .functor AND 1, L_0x55d44ecb8340, L_0x55d44ecb8180, C4<1>, C4<1>;
L_0x55d44ecb7eb0 .functor OR 1, L_0x55d44ecb7d30, L_0x55d44ecb7e40, C4<0>, C4<0>;
v0x55d44dadfe60_0 .net *"_s0", 0 0, L_0x55d44ecb7b20;  1 drivers
v0x55d44dadff40_0 .net *"_s10", 0 0, L_0x55d44ecb7e40;  1 drivers
v0x55d44dadbb20_0 .net *"_s4", 0 0, L_0x55d44ecb7c00;  1 drivers
v0x55d44dadbbf0_0 .net *"_s6", 0 0, L_0x55d44ecb7c70;  1 drivers
v0x55d44dadceb0_0 .net *"_s8", 0 0, L_0x55d44ecb7d30;  1 drivers
v0x55d44dada5b0_0 .net "a", 0 0, L_0x55d44ecb7fc0;  1 drivers
v0x55d44dada670_0 .net "b", 0 0, L_0x55d44ecb8180;  1 drivers
v0x55d44dacdc60_0 .net "ca", 0 0, L_0x55d44ecb7eb0;  1 drivers
v0x55d44dacdd00_0 .net "cin", 0 0, L_0x55d44ecb8340;  1 drivers
v0x55d44dac1310_0 .net "sum", 0 0, L_0x55d44ecb7b90;  1 drivers
S_0x55d44dad03c0 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44db0a5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dac5fb0_0 .net "a", 3 0, L_0x55d44ecbb210;  1 drivers
v0x55d44dac60b0_0 .net "b", 3 0, L_0x55d44ecbb2b0;  1 drivers
v0x55d44dac1c70_0 .net "ca", 3 0, L_0x55d44ecbb0a0;  1 drivers
v0x55d44dac1d60_0 .net "cin", 3 0, L_0x55d44ecbb3a0;  1 drivers
v0x55d44dac3000_0 .net "sum", 3 0, L_0x55d44ecbb000;  1 drivers
L_0x55d44ecb8ff0 .part L_0x55d44ecbb210, 0, 1;
L_0x55d44ecb9120 .part L_0x55d44ecbb2b0, 0, 1;
L_0x55d44ecb9250 .part L_0x55d44ecbb3a0, 0, 1;
L_0x55d44ecb9860 .part L_0x55d44ecbb210, 1, 1;
L_0x55d44ecb9990 .part L_0x55d44ecbb2b0, 1, 1;
L_0x55d44ecb9ac0 .part L_0x55d44ecbb3a0, 1, 1;
L_0x55d44ecba170 .part L_0x55d44ecbb210, 2, 1;
L_0x55d44ecba2a0 .part L_0x55d44ecbb2b0, 2, 1;
L_0x55d44ecba420 .part L_0x55d44ecbb3a0, 2, 1;
L_0x55d44ecba9f0 .part L_0x55d44ecbb210, 3, 1;
L_0x55d44ecbac10 .part L_0x55d44ecbb2b0, 3, 1;
L_0x55d44ecbadd0 .part L_0x55d44ecbb3a0, 3, 1;
L_0x55d44ecbb000 .concat8 [ 1 1 1 1], L_0x55d44ecb8a90, L_0x55d44ecb93f0, L_0x55d44ecb9ca0, L_0x55d44ecba5c0;
L_0x55d44ecbb0a0 .concat8 [ 1 1 1 1], L_0x55d44ecb8ee0, L_0x55d44ecb9750, L_0x55d44ecba060, L_0x55d44ecba8e0;
S_0x55d44dad6320 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dad03c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecb8500 .functor XOR 1, L_0x55d44ecb8ff0, L_0x55d44ecb9120, C4<0>, C4<0>;
L_0x55d44ecb8a90 .functor XOR 1, L_0x55d44ecb8500, L_0x55d44ecb9250, C4<0>, C4<0>;
L_0x55d44ecb8b50 .functor AND 1, L_0x55d44ecb8ff0, L_0x55d44ecb9120, C4<1>, C4<1>;
L_0x55d44ecb8c60 .functor AND 1, L_0x55d44ecb8ff0, L_0x55d44ecb9250, C4<1>, C4<1>;
L_0x55d44ecb8d20 .functor OR 1, L_0x55d44ecb8b50, L_0x55d44ecb8c60, C4<0>, C4<0>;
L_0x55d44ecb8e30 .functor AND 1, L_0x55d44ecb9250, L_0x55d44ecb9120, C4<1>, C4<1>;
L_0x55d44ecb8ee0 .functor OR 1, L_0x55d44ecb8d20, L_0x55d44ecb8e30, C4<0>, C4<0>;
v0x55d44dad5f40_0 .net *"_s0", 0 0, L_0x55d44ecb8500;  1 drivers
v0x55d44dad5fe0_0 .net *"_s10", 0 0, L_0x55d44ecb8e30;  1 drivers
v0x55d44dad33d0_0 .net *"_s4", 0 0, L_0x55d44ecb8b50;  1 drivers
v0x55d44dad34c0_0 .net *"_s6", 0 0, L_0x55d44ecb8c60;  1 drivers
v0x55d44dad2ff0_0 .net *"_s8", 0 0, L_0x55d44ecb8d20;  1 drivers
v0x55d44dad0040_0 .net "a", 0 0, L_0x55d44ecb8ff0;  1 drivers
v0x55d44dad0100_0 .net "b", 0 0, L_0x55d44ecb9120;  1 drivers
v0x55d44dad7370_0 .net "ca", 0 0, L_0x55d44ecb8ee0;  1 drivers
v0x55d44dad7410_0 .net "cin", 0 0, L_0x55d44ecb9250;  1 drivers
v0x55d44dad87a0_0 .net "sum", 0 0, L_0x55d44ecb8a90;  1 drivers
S_0x55d44dad4420 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dad03c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecb9380 .functor XOR 1, L_0x55d44ecb9860, L_0x55d44ecb9990, C4<0>, C4<0>;
L_0x55d44ecb93f0 .functor XOR 1, L_0x55d44ecb9380, L_0x55d44ecb9ac0, C4<0>, C4<0>;
L_0x55d44ecb9460 .functor AND 1, L_0x55d44ecb9860, L_0x55d44ecb9990, C4<1>, C4<1>;
L_0x55d44ecb94d0 .functor AND 1, L_0x55d44ecb9860, L_0x55d44ecb9ac0, C4<1>, C4<1>;
L_0x55d44ecb9590 .functor OR 1, L_0x55d44ecb9460, L_0x55d44ecb94d0, C4<0>, C4<0>;
L_0x55d44ecb96a0 .functor AND 1, L_0x55d44ecb9ac0, L_0x55d44ecb9990, C4<1>, C4<1>;
L_0x55d44ecb9750 .functor OR 1, L_0x55d44ecb9590, L_0x55d44ecb96a0, C4<0>, C4<0>;
v0x55d44dad5850_0 .net *"_s0", 0 0, L_0x55d44ecb9380;  1 drivers
v0x55d44dad5930_0 .net *"_s10", 0 0, L_0x55d44ecb96a0;  1 drivers
v0x55d44dad14d0_0 .net *"_s4", 0 0, L_0x55d44ecb9460;  1 drivers
v0x55d44dad15a0_0 .net *"_s6", 0 0, L_0x55d44ecb94d0;  1 drivers
v0x55d44dad2900_0 .net *"_s8", 0 0, L_0x55d44ecb9590;  1 drivers
v0x55d44dad29e0_0 .net "a", 0 0, L_0x55d44ecb9860;  1 drivers
v0x55d44dace5c0_0 .net "b", 0 0, L_0x55d44ecb9990;  1 drivers
v0x55d44dace680_0 .net "ca", 0 0, L_0x55d44ecb9750;  1 drivers
v0x55d44dacf950_0 .net "cin", 0 0, L_0x55d44ecb9ac0;  1 drivers
v0x55d44dacf9f0_0 .net "sum", 0 0, L_0x55d44ecb93f0;  1 drivers
S_0x55d44dac3e90 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dad03c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecb9c30 .functor XOR 1, L_0x55d44ecba170, L_0x55d44ecba2a0, C4<0>, C4<0>;
L_0x55d44ecb9ca0 .functor XOR 1, L_0x55d44ecb9c30, L_0x55d44ecba420, C4<0>, C4<0>;
L_0x55d44ecb9d60 .functor AND 1, L_0x55d44ecba170, L_0x55d44ecba2a0, C4<1>, C4<1>;
L_0x55d44ecb9e70 .functor AND 1, L_0x55d44ecba170, L_0x55d44ecba420, C4<1>, C4<1>;
L_0x55d44ecb9f30 .functor OR 1, L_0x55d44ecb9d60, L_0x55d44ecb9e70, C4<0>, C4<0>;
L_0x55d44ecb9ff0 .functor AND 1, L_0x55d44ecba420, L_0x55d44ecba2a0, C4<1>, C4<1>;
L_0x55d44ecba060 .functor OR 1, L_0x55d44ecb9f30, L_0x55d44ecb9ff0, C4<0>, C4<0>;
v0x55d44dacc920_0 .net *"_s0", 0 0, L_0x55d44ecb9c30;  1 drivers
v0x55d44dacc9e0_0 .net *"_s10", 0 0, L_0x55d44ecb9ff0;  1 drivers
v0x55d44dacc540_0 .net *"_s4", 0 0, L_0x55d44ecb9d60;  1 drivers
v0x55d44dacc630_0 .net *"_s6", 0 0, L_0x55d44ecb9e70;  1 drivers
v0x55d44dac3a70_0 .net *"_s8", 0 0, L_0x55d44ecb9f30;  1 drivers
v0x55d44dac99d0_0 .net "a", 0 0, L_0x55d44ecba170;  1 drivers
v0x55d44dac9a90_0 .net "b", 0 0, L_0x55d44ecba2a0;  1 drivers
v0x55d44dac95f0_0 .net "ca", 0 0, L_0x55d44ecba060;  1 drivers
v0x55d44dac96b0_0 .net "cin", 0 0, L_0x55d44ecba420;  1 drivers
v0x55d44dac6a80_0 .net "sum", 0 0, L_0x55d44ecb9ca0;  1 drivers
S_0x55d44dac66a0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dad03c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecba550 .functor XOR 1, L_0x55d44ecba9f0, L_0x55d44ecbac10, C4<0>, C4<0>;
L_0x55d44ecba5c0 .functor XOR 1, L_0x55d44ecba550, L_0x55d44ecbadd0, C4<0>, C4<0>;
L_0x55d44ecba630 .functor AND 1, L_0x55d44ecba9f0, L_0x55d44ecbac10, C4<1>, C4<1>;
L_0x55d44ecba6a0 .functor AND 1, L_0x55d44ecba9f0, L_0x55d44ecbadd0, C4<1>, C4<1>;
L_0x55d44ecba760 .functor OR 1, L_0x55d44ecba630, L_0x55d44ecba6a0, C4<0>, C4<0>;
L_0x55d44ecba870 .functor AND 1, L_0x55d44ecbadd0, L_0x55d44ecbac10, C4<1>, C4<1>;
L_0x55d44ecba8e0 .functor OR 1, L_0x55d44ecba760, L_0x55d44ecba870, C4<0>, C4<0>;
v0x55d44dac36f0_0 .net *"_s0", 0 0, L_0x55d44ecba550;  1 drivers
v0x55d44dac37d0_0 .net *"_s10", 0 0, L_0x55d44ecba870;  1 drivers
v0x55d44dacaa20_0 .net *"_s4", 0 0, L_0x55d44ecba630;  1 drivers
v0x55d44dacab10_0 .net *"_s6", 0 0, L_0x55d44ecba6a0;  1 drivers
v0x55d44dacbe50_0 .net *"_s8", 0 0, L_0x55d44ecba760;  1 drivers
v0x55d44dac7ad0_0 .net "a", 0 0, L_0x55d44ecba9f0;  1 drivers
v0x55d44dac7b90_0 .net "b", 0 0, L_0x55d44ecbac10;  1 drivers
v0x55d44dac8f00_0 .net "ca", 0 0, L_0x55d44ecba8e0;  1 drivers
v0x55d44dac8fa0_0 .net "cin", 0 0, L_0x55d44ecbadd0;  1 drivers
v0x55d44dac4b80_0 .net "sum", 0 0, L_0x55d44ecba5c0;  1 drivers
S_0x55d44dab7540 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44db0a5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44daafb70_0 .net "a", 3 0, L_0x55d44ecbdaf0;  1 drivers
v0x55d44daafc70_0 .net "b", 3 0, L_0x55d44ecbdc20;  1 drivers
v0x55d44daab7f0_0 .net "ca", 3 0, L_0x55d44ecbd980;  1 drivers
v0x55d44daab8e0_0 .net "cin", 3 0, L_0x55d44ecbdd50;  1 drivers
v0x55d44daacc20_0 .net "sum", 3 0, L_0x55d44ecbd8e0;  1 drivers
L_0x55d44ecbb960 .part L_0x55d44ecbdaf0, 0, 1;
L_0x55d44ecbba90 .part L_0x55d44ecbdc20, 0, 1;
L_0x55d44ecbbbc0 .part L_0x55d44ecbdd50, 0, 1;
L_0x55d44ecbc190 .part L_0x55d44ecbdaf0, 1, 1;
L_0x55d44ecbc2c0 .part L_0x55d44ecbdc20, 1, 1;
L_0x55d44ecbc3f0 .part L_0x55d44ecbdd50, 1, 1;
L_0x55d44ecbcab0 .part L_0x55d44ecbdaf0, 2, 1;
L_0x55d44ecbcbe0 .part L_0x55d44ecbdc20, 2, 1;
L_0x55d44ecbcd60 .part L_0x55d44ecbdd50, 2, 1;
L_0x55d44ecbd330 .part L_0x55d44ecbdaf0, 3, 1;
L_0x55d44ecbd4f0 .part L_0x55d44ecbdc20, 3, 1;
L_0x55d44ecbd6b0 .part L_0x55d44ecbdd50, 3, 1;
L_0x55d44ecbd8e0 .concat8 [ 1 1 1 1], L_0x55d44ecbb440, L_0x55d44ecbbd60, L_0x55d44ecbc590, L_0x55d44ecbcf00;
L_0x55d44ecbd980 .concat8 [ 1 1 1 1], L_0x55d44ecbb850, L_0x55d44ecbc080, L_0x55d44ecbc9a0, L_0x55d44ecbd220;
S_0x55d44dabffd0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dab7540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecbaf90 .functor XOR 1, L_0x55d44ecbb960, L_0x55d44ecbba90, C4<0>, C4<0>;
L_0x55d44ecbb440 .functor XOR 1, L_0x55d44ecbaf90, L_0x55d44ecbbbc0, C4<0>, C4<0>;
L_0x55d44ecbb500 .functor AND 1, L_0x55d44ecbb960, L_0x55d44ecbba90, C4<1>, C4<1>;
L_0x55d44ecbb610 .functor AND 1, L_0x55d44ecbb960, L_0x55d44ecbbbc0, C4<1>, C4<1>;
L_0x55d44ecbb6d0 .functor OR 1, L_0x55d44ecbb500, L_0x55d44ecbb610, C4<0>, C4<0>;
L_0x55d44ecbb7e0 .functor AND 1, L_0x55d44ecbbbc0, L_0x55d44ecbba90, C4<1>, C4<1>;
L_0x55d44ecbb850 .functor OR 1, L_0x55d44ecbb6d0, L_0x55d44ecbb7e0, C4<0>, C4<0>;
v0x55d44dabfbf0_0 .net *"_s0", 0 0, L_0x55d44ecbaf90;  1 drivers
v0x55d44dabfc90_0 .net *"_s10", 0 0, L_0x55d44ecbb7e0;  1 drivers
v0x55d44dab7120_0 .net *"_s4", 0 0, L_0x55d44ecbb500;  1 drivers
v0x55d44dab7210_0 .net *"_s6", 0 0, L_0x55d44ecbb610;  1 drivers
v0x55d44dabd080_0 .net *"_s8", 0 0, L_0x55d44ecbb6d0;  1 drivers
v0x55d44dabcca0_0 .net "a", 0 0, L_0x55d44ecbb960;  1 drivers
v0x55d44dabcd60_0 .net "b", 0 0, L_0x55d44ecbba90;  1 drivers
v0x55d44daba130_0 .net "ca", 0 0, L_0x55d44ecbb850;  1 drivers
v0x55d44daba1d0_0 .net "cin", 0 0, L_0x55d44ecbbbc0;  1 drivers
v0x55d44dab9d50_0 .net "sum", 0 0, L_0x55d44ecbb440;  1 drivers
S_0x55d44dab6da0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dab7540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecbbcf0 .functor XOR 1, L_0x55d44ecbc190, L_0x55d44ecbc2c0, C4<0>, C4<0>;
L_0x55d44ecbbd60 .functor XOR 1, L_0x55d44ecbbcf0, L_0x55d44ecbc3f0, C4<0>, C4<0>;
L_0x55d44ecbbdd0 .functor AND 1, L_0x55d44ecbc190, L_0x55d44ecbc2c0, C4<1>, C4<1>;
L_0x55d44ecbbe40 .functor AND 1, L_0x55d44ecbc190, L_0x55d44ecbc3f0, C4<1>, C4<1>;
L_0x55d44ecbbf00 .functor OR 1, L_0x55d44ecbbdd0, L_0x55d44ecbbe40, C4<0>, C4<0>;
L_0x55d44ecbc010 .functor AND 1, L_0x55d44ecbc3f0, L_0x55d44ecbc2c0, C4<1>, C4<1>;
L_0x55d44ecbc080 .functor OR 1, L_0x55d44ecbbf00, L_0x55d44ecbc010, C4<0>, C4<0>;
v0x55d44dabe0d0_0 .net *"_s0", 0 0, L_0x55d44ecbbcf0;  1 drivers
v0x55d44dabe1b0_0 .net *"_s10", 0 0, L_0x55d44ecbc010;  1 drivers
v0x55d44dabf500_0 .net *"_s4", 0 0, L_0x55d44ecbbdd0;  1 drivers
v0x55d44dabf5d0_0 .net *"_s6", 0 0, L_0x55d44ecbbe40;  1 drivers
v0x55d44dabb180_0 .net *"_s8", 0 0, L_0x55d44ecbbf00;  1 drivers
v0x55d44dabc5b0_0 .net "a", 0 0, L_0x55d44ecbc190;  1 drivers
v0x55d44dabc670_0 .net "b", 0 0, L_0x55d44ecbc2c0;  1 drivers
v0x55d44dab8230_0 .net "ca", 0 0, L_0x55d44ecbc080;  1 drivers
v0x55d44dab82d0_0 .net "cin", 0 0, L_0x55d44ecbc3f0;  1 drivers
v0x55d44dab9660_0 .net "sum", 0 0, L_0x55d44ecbbd60;  1 drivers
S_0x55d44dab5320 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dab7540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecbc520 .functor XOR 1, L_0x55d44ecbcab0, L_0x55d44ecbcbe0, C4<0>, C4<0>;
L_0x55d44ecbc590 .functor XOR 1, L_0x55d44ecbc520, L_0x55d44ecbcd60, C4<0>, C4<0>;
L_0x55d44ecbc650 .functor AND 1, L_0x55d44ecbcab0, L_0x55d44ecbcbe0, C4<1>, C4<1>;
L_0x55d44ecbc760 .functor AND 1, L_0x55d44ecbcab0, L_0x55d44ecbcd60, C4<1>, C4<1>;
L_0x55d44ecbc820 .functor OR 1, L_0x55d44ecbc650, L_0x55d44ecbc760, C4<0>, C4<0>;
L_0x55d44ecbc930 .functor AND 1, L_0x55d44ecbcd60, L_0x55d44ecbcbe0, C4<1>, C4<1>;
L_0x55d44ecbc9a0 .functor OR 1, L_0x55d44ecbc820, L_0x55d44ecbc930, C4<0>, C4<0>;
v0x55d44dab66b0_0 .net *"_s0", 0 0, L_0x55d44ecbc520;  1 drivers
v0x55d44dab6770_0 .net *"_s10", 0 0, L_0x55d44ecbc930;  1 drivers
v0x55d44daaab00_0 .net *"_s4", 0 0, L_0x55d44ecbc650;  1 drivers
v0x55d44daaabf0_0 .net *"_s6", 0 0, L_0x55d44ecbc760;  1 drivers
v0x55d44dab3590_0 .net *"_s8", 0 0, L_0x55d44ecbc820;  1 drivers
v0x55d44dab31b0_0 .net "a", 0 0, L_0x55d44ecbcab0;  1 drivers
v0x55d44dab3270_0 .net "b", 0 0, L_0x55d44ecbcbe0;  1 drivers
v0x55d44daaa6e0_0 .net "ca", 0 0, L_0x55d44ecbc9a0;  1 drivers
v0x55d44daaa780_0 .net "cin", 0 0, L_0x55d44ecbcd60;  1 drivers
v0x55d44dab0640_0 .net "sum", 0 0, L_0x55d44ecbc590;  1 drivers
S_0x55d44dab0260 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dab7540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecbce90 .functor XOR 1, L_0x55d44ecbd330, L_0x55d44ecbd4f0, C4<0>, C4<0>;
L_0x55d44ecbcf00 .functor XOR 1, L_0x55d44ecbce90, L_0x55d44ecbd6b0, C4<0>, C4<0>;
L_0x55d44ecbcf70 .functor AND 1, L_0x55d44ecbd330, L_0x55d44ecbd4f0, C4<1>, C4<1>;
L_0x55d44ecbcfe0 .functor AND 1, L_0x55d44ecbd330, L_0x55d44ecbd6b0, C4<1>, C4<1>;
L_0x55d44ecbd0a0 .functor OR 1, L_0x55d44ecbcf70, L_0x55d44ecbcfe0, C4<0>, C4<0>;
L_0x55d44ecbd1b0 .functor AND 1, L_0x55d44ecbd6b0, L_0x55d44ecbd4f0, C4<1>, C4<1>;
L_0x55d44ecbd220 .functor OR 1, L_0x55d44ecbd0a0, L_0x55d44ecbd1b0, C4<0>, C4<0>;
v0x55d44daad6f0_0 .net *"_s0", 0 0, L_0x55d44ecbce90;  1 drivers
v0x55d44daad7d0_0 .net *"_s10", 0 0, L_0x55d44ecbd1b0;  1 drivers
v0x55d44daad310_0 .net *"_s4", 0 0, L_0x55d44ecbcf70;  1 drivers
v0x55d44daad3e0_0 .net *"_s6", 0 0, L_0x55d44ecbcfe0;  1 drivers
v0x55d44daaa360_0 .net *"_s8", 0 0, L_0x55d44ecbd0a0;  1 drivers
v0x55d44dab1690_0 .net "a", 0 0, L_0x55d44ecbd330;  1 drivers
v0x55d44dab1750_0 .net "b", 0 0, L_0x55d44ecbd4f0;  1 drivers
v0x55d44dab2ac0_0 .net "ca", 0 0, L_0x55d44ecbd220;  1 drivers
v0x55d44dab2b60_0 .net "cin", 0 0, L_0x55d44ecbd6b0;  1 drivers
v0x55d44daae740_0 .net "sum", 0 0, L_0x55d44ecbcf00;  1 drivers
S_0x55d44da99c20 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44db03280;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44da48fe0_0 .net "a", 15 0, L_0x55d44ecc8cc0;  1 drivers
v0x55d44da490c0_0 .net "b", 15 0, L_0x55d44ecc8db0;  1 drivers
v0x55d44da46470_0 .net "ca", 15 0, L_0x55d44ecc8a60;  1 drivers
v0x55d44da46560_0 .net "cin", 15 0, L_0x55d44ecc8ea0;  1 drivers
v0x55d44da46090_0 .net "sum", 15 0, L_0x55d44ecc89c0;  1 drivers
L_0x55d44ecc0a10 .part L_0x55d44ecc8cc0, 0, 4;
L_0x55d44ecc0ab0 .part L_0x55d44ecc8db0, 0, 4;
L_0x55d44ecc0b50 .part L_0x55d44ecc8ea0, 0, 4;
L_0x55d44ecc32a0 .part L_0x55d44ecc8cc0, 4, 4;
L_0x55d44ecc3390 .part L_0x55d44ecc8db0, 4, 4;
L_0x55d44ecc3480 .part L_0x55d44ecc8ea0, 4, 4;
L_0x55d44ecc5c20 .part L_0x55d44ecc8cc0, 8, 4;
L_0x55d44ecc5cc0 .part L_0x55d44ecc8db0, 8, 4;
L_0x55d44ecc5db0 .part L_0x55d44ecc8ea0, 8, 4;
L_0x55d44ecc85c0 .part L_0x55d44ecc8cc0, 12, 4;
L_0x55d44ecc86f0 .part L_0x55d44ecc8db0, 12, 4;
L_0x55d44ecc8820 .part L_0x55d44ecc8ea0, 12, 4;
L_0x55d44ecc89c0 .concat8 [ 4 4 4 4], L_0x55d44ecc0800, L_0x55d44ecc3090, L_0x55d44ecc5a10, L_0x55d44ecc83b0;
L_0x55d44ecc8a60 .concat8 [ 4 4 4 4], L_0x55d44ecc08a0, L_0x55d44ecc3130, L_0x55d44ecc5ab0, L_0x55d44ecc8450;
S_0x55d44da8d2d0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44da99c20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44da93a90_0 .net "a", 3 0, L_0x55d44ecc0a10;  1 drivers
v0x55d44da93b90_0 .net "b", 3 0, L_0x55d44ecc0ab0;  1 drivers
v0x55d44da94ec0_0 .net "ca", 3 0, L_0x55d44ecc08a0;  1 drivers
v0x55d44da94fb0_0 .net "cin", 3 0, L_0x55d44ecc0b50;  1 drivers
v0x55d44da90b40_0 .net "sum", 3 0, L_0x55d44ecc0800;  1 drivers
L_0x55d44ecbe880 .part L_0x55d44ecc0a10, 0, 1;
L_0x55d44ecbe9b0 .part L_0x55d44ecc0ab0, 0, 1;
L_0x55d44ecbeae0 .part L_0x55d44ecc0b50, 0, 1;
L_0x55d44ecbf0b0 .part L_0x55d44ecc0a10, 1, 1;
L_0x55d44ecbf1e0 .part L_0x55d44ecc0ab0, 1, 1;
L_0x55d44ecbf310 .part L_0x55d44ecc0b50, 1, 1;
L_0x55d44ecbf9d0 .part L_0x55d44ecc0a10, 2, 1;
L_0x55d44ecbfb00 .part L_0x55d44ecc0ab0, 2, 1;
L_0x55d44ecbfc80 .part L_0x55d44ecc0b50, 2, 1;
L_0x55d44ecc0250 .part L_0x55d44ecc0a10, 3, 1;
L_0x55d44ecc0410 .part L_0x55d44ecc0ab0, 3, 1;
L_0x55d44ecc05d0 .part L_0x55d44ecc0b50, 3, 1;
L_0x55d44ecc0800 .concat8 [ 1 1 1 1], L_0x55d44ecbd870, L_0x55d44ecbec80, L_0x55d44ecbf4b0, L_0x55d44ecbfe20;
L_0x55d44ecc08a0 .concat8 [ 1 1 1 1], L_0x55d44ecbe770, L_0x55d44ecbefa0, L_0x55d44ecbf8c0, L_0x55d44ecc0140;
S_0x55d44da9c7a0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44da8d2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecbde80 .functor XOR 1, L_0x55d44ecbe880, L_0x55d44ecbe9b0, C4<0>, C4<0>;
L_0x55d44ecbd870 .functor XOR 1, L_0x55d44ecbde80, L_0x55d44ecbeae0, C4<0>, C4<0>;
L_0x55d44ecbe420 .functor AND 1, L_0x55d44ecbe880, L_0x55d44ecbe9b0, C4<1>, C4<1>;
L_0x55d44ecbe530 .functor AND 1, L_0x55d44ecbe880, L_0x55d44ecbeae0, C4<1>, C4<1>;
L_0x55d44ecbe5f0 .functor OR 1, L_0x55d44ecbe420, L_0x55d44ecbe530, C4<0>, C4<0>;
L_0x55d44ecbe700 .functor AND 1, L_0x55d44ecbeae0, L_0x55d44ecbe9b0, C4<1>, C4<1>;
L_0x55d44ecbe770 .functor OR 1, L_0x55d44ecbe5f0, L_0x55d44ecbe700, C4<0>, C4<0>;
v0x55d44daa5230_0 .net *"_s0", 0 0, L_0x55d44ecbde80;  1 drivers
v0x55d44daa52d0_0 .net *"_s10", 0 0, L_0x55d44ecbe700;  1 drivers
v0x55d44daa4e50_0 .net *"_s4", 0 0, L_0x55d44ecbe420;  1 drivers
v0x55d44daa4f40_0 .net *"_s6", 0 0, L_0x55d44ecbe530;  1 drivers
v0x55d44da9c380_0 .net *"_s8", 0 0, L_0x55d44ecbe5f0;  1 drivers
v0x55d44daa22e0_0 .net "a", 0 0, L_0x55d44ecbe880;  1 drivers
v0x55d44daa23a0_0 .net "b", 0 0, L_0x55d44ecbe9b0;  1 drivers
v0x55d44daa1f00_0 .net "ca", 0 0, L_0x55d44ecbe770;  1 drivers
v0x55d44daa1fa0_0 .net "cin", 0 0, L_0x55d44ecbeae0;  1 drivers
v0x55d44da9f390_0 .net "sum", 0 0, L_0x55d44ecbd870;  1 drivers
S_0x55d44da9efb0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44da8d2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecbec10 .functor XOR 1, L_0x55d44ecbf0b0, L_0x55d44ecbf1e0, C4<0>, C4<0>;
L_0x55d44ecbec80 .functor XOR 1, L_0x55d44ecbec10, L_0x55d44ecbf310, C4<0>, C4<0>;
L_0x55d44ecbecf0 .functor AND 1, L_0x55d44ecbf0b0, L_0x55d44ecbf1e0, C4<1>, C4<1>;
L_0x55d44ecbed60 .functor AND 1, L_0x55d44ecbf0b0, L_0x55d44ecbf310, C4<1>, C4<1>;
L_0x55d44ecbee20 .functor OR 1, L_0x55d44ecbecf0, L_0x55d44ecbed60, C4<0>, C4<0>;
L_0x55d44ecbef30 .functor AND 1, L_0x55d44ecbf310, L_0x55d44ecbf1e0, C4<1>, C4<1>;
L_0x55d44ecbefa0 .functor OR 1, L_0x55d44ecbee20, L_0x55d44ecbef30, C4<0>, C4<0>;
v0x55d44da9c000_0 .net *"_s0", 0 0, L_0x55d44ecbec10;  1 drivers
v0x55d44da9c0e0_0 .net *"_s10", 0 0, L_0x55d44ecbef30;  1 drivers
v0x55d44daa3330_0 .net *"_s4", 0 0, L_0x55d44ecbecf0;  1 drivers
v0x55d44daa3400_0 .net *"_s6", 0 0, L_0x55d44ecbed60;  1 drivers
v0x55d44daa4760_0 .net *"_s8", 0 0, L_0x55d44ecbee20;  1 drivers
v0x55d44daa03e0_0 .net "a", 0 0, L_0x55d44ecbf0b0;  1 drivers
v0x55d44daa04a0_0 .net "b", 0 0, L_0x55d44ecbf1e0;  1 drivers
v0x55d44daa1810_0 .net "ca", 0 0, L_0x55d44ecbefa0;  1 drivers
v0x55d44daa18b0_0 .net "cin", 0 0, L_0x55d44ecbf310;  1 drivers
v0x55d44da9d490_0 .net "sum", 0 0, L_0x55d44ecbec80;  1 drivers
S_0x55d44da9e8c0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44da8d2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecbf440 .functor XOR 1, L_0x55d44ecbf9d0, L_0x55d44ecbfb00, C4<0>, C4<0>;
L_0x55d44ecbf4b0 .functor XOR 1, L_0x55d44ecbf440, L_0x55d44ecbfc80, C4<0>, C4<0>;
L_0x55d44ecbf570 .functor AND 1, L_0x55d44ecbf9d0, L_0x55d44ecbfb00, C4<1>, C4<1>;
L_0x55d44ecbf680 .functor AND 1, L_0x55d44ecbf9d0, L_0x55d44ecbfc80, C4<1>, C4<1>;
L_0x55d44ecbf740 .functor OR 1, L_0x55d44ecbf570, L_0x55d44ecbf680, C4<0>, C4<0>;
L_0x55d44ecbf850 .functor AND 1, L_0x55d44ecbfc80, L_0x55d44ecbfb00, C4<1>, C4<1>;
L_0x55d44ecbf8c0 .functor OR 1, L_0x55d44ecbf740, L_0x55d44ecbf850, C4<0>, C4<0>;
v0x55d44da9a580_0 .net *"_s0", 0 0, L_0x55d44ecbf440;  1 drivers
v0x55d44da9a640_0 .net *"_s10", 0 0, L_0x55d44ecbf850;  1 drivers
v0x55d44da9b910_0 .net *"_s4", 0 0, L_0x55d44ecbf570;  1 drivers
v0x55d44da9ba00_0 .net *"_s6", 0 0, L_0x55d44ecbf680;  1 drivers
v0x55d44da8fe50_0 .net *"_s8", 0 0, L_0x55d44ecbf740;  1 drivers
v0x55d44da988e0_0 .net "a", 0 0, L_0x55d44ecbf9d0;  1 drivers
v0x55d44da989a0_0 .net "b", 0 0, L_0x55d44ecbfb00;  1 drivers
v0x55d44da98500_0 .net "ca", 0 0, L_0x55d44ecbf8c0;  1 drivers
v0x55d44da985a0_0 .net "cin", 0 0, L_0x55d44ecbfc80;  1 drivers
v0x55d44da8fa30_0 .net "sum", 0 0, L_0x55d44ecbf4b0;  1 drivers
S_0x55d44da95990 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44da8d2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecbfdb0 .functor XOR 1, L_0x55d44ecc0250, L_0x55d44ecc0410, C4<0>, C4<0>;
L_0x55d44ecbfe20 .functor XOR 1, L_0x55d44ecbfdb0, L_0x55d44ecc05d0, C4<0>, C4<0>;
L_0x55d44ecbfe90 .functor AND 1, L_0x55d44ecc0250, L_0x55d44ecc0410, C4<1>, C4<1>;
L_0x55d44ecbff00 .functor AND 1, L_0x55d44ecc0250, L_0x55d44ecc05d0, C4<1>, C4<1>;
L_0x55d44ecbffc0 .functor OR 1, L_0x55d44ecbfe90, L_0x55d44ecbff00, C4<0>, C4<0>;
L_0x55d44ecc00d0 .functor AND 1, L_0x55d44ecc05d0, L_0x55d44ecc0410, C4<1>, C4<1>;
L_0x55d44ecc0140 .functor OR 1, L_0x55d44ecbffc0, L_0x55d44ecc00d0, C4<0>, C4<0>;
v0x55d44da955b0_0 .net *"_s0", 0 0, L_0x55d44ecbfdb0;  1 drivers
v0x55d44da95690_0 .net *"_s10", 0 0, L_0x55d44ecc00d0;  1 drivers
v0x55d44da92a40_0 .net *"_s4", 0 0, L_0x55d44ecbfe90;  1 drivers
v0x55d44da92b10_0 .net *"_s6", 0 0, L_0x55d44ecbff00;  1 drivers
v0x55d44da92660_0 .net *"_s8", 0 0, L_0x55d44ecbffc0;  1 drivers
v0x55d44da8f6b0_0 .net "a", 0 0, L_0x55d44ecc0250;  1 drivers
v0x55d44da8f770_0 .net "b", 0 0, L_0x55d44ecc0410;  1 drivers
v0x55d44da969e0_0 .net "ca", 0 0, L_0x55d44ecc0140;  1 drivers
v0x55d44da96a80_0 .net "cin", 0 0, L_0x55d44ecc05d0;  1 drivers
v0x55d44da97e10_0 .net "sum", 0 0, L_0x55d44ecbfe20;  1 drivers
S_0x55d44da91f70 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44da99c20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44da7d650_0 .net "a", 3 0, L_0x55d44ecc32a0;  1 drivers
v0x55d44da7d750_0 .net "b", 3 0, L_0x55d44ecc3390;  1 drivers
v0x55d44da7ea80_0 .net "ca", 3 0, L_0x55d44ecc3130;  1 drivers
v0x55d44da7eb70_0 .net "cin", 3 0, L_0x55d44ecc3480;  1 drivers
v0x55d44da7a700_0 .net "sum", 3 0, L_0x55d44ecc3090;  1 drivers
L_0x55d44ecc1110 .part L_0x55d44ecc32a0, 0, 1;
L_0x55d44ecc1240 .part L_0x55d44ecc3390, 0, 1;
L_0x55d44ecc1370 .part L_0x55d44ecc3480, 0, 1;
L_0x55d44ecc1940 .part L_0x55d44ecc32a0, 1, 1;
L_0x55d44ecc1a70 .part L_0x55d44ecc3390, 1, 1;
L_0x55d44ecc1ba0 .part L_0x55d44ecc3480, 1, 1;
L_0x55d44ecc2260 .part L_0x55d44ecc32a0, 2, 1;
L_0x55d44ecc2390 .part L_0x55d44ecc3390, 2, 1;
L_0x55d44ecc2510 .part L_0x55d44ecc3480, 2, 1;
L_0x55d44ecc2ae0 .part L_0x55d44ecc32a0, 3, 1;
L_0x55d44ecc2ca0 .part L_0x55d44ecc3390, 3, 1;
L_0x55d44ecc2e60 .part L_0x55d44ecc3480, 3, 1;
L_0x55d44ecc3090 .concat8 [ 1 1 1 1], L_0x55d44ecc0bf0, L_0x55d44ecc1510, L_0x55d44ecc1d40, L_0x55d44ecc26b0;
L_0x55d44ecc3130 .concat8 [ 1 1 1 1], L_0x55d44ecc1000, L_0x55d44ecc1830, L_0x55d44ecc2150, L_0x55d44ecc29d0;
S_0x55d44da8dc30 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44da91f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecc0790 .functor XOR 1, L_0x55d44ecc1110, L_0x55d44ecc1240, C4<0>, C4<0>;
L_0x55d44ecc0bf0 .functor XOR 1, L_0x55d44ecc0790, L_0x55d44ecc1370, C4<0>, C4<0>;
L_0x55d44ecc0cb0 .functor AND 1, L_0x55d44ecc1110, L_0x55d44ecc1240, C4<1>, C4<1>;
L_0x55d44ecc0dc0 .functor AND 1, L_0x55d44ecc1110, L_0x55d44ecc1370, C4<1>, C4<1>;
L_0x55d44ecc0e80 .functor OR 1, L_0x55d44ecc0cb0, L_0x55d44ecc0dc0, C4<0>, C4<0>;
L_0x55d44ecc0f90 .functor AND 1, L_0x55d44ecc1370, L_0x55d44ecc1240, C4<1>, C4<1>;
L_0x55d44ecc1000 .functor OR 1, L_0x55d44ecc0e80, L_0x55d44ecc0f90, C4<0>, C4<0>;
v0x55d44da8efc0_0 .net *"_s0", 0 0, L_0x55d44ecc0790;  1 drivers
v0x55d44da8f060_0 .net *"_s10", 0 0, L_0x55d44ecc0f90;  1 drivers
v0x55d44da83500_0 .net *"_s4", 0 0, L_0x55d44ecc0cb0;  1 drivers
v0x55d44da835f0_0 .net *"_s6", 0 0, L_0x55d44ecc0dc0;  1 drivers
v0x55d44da8bf90_0 .net *"_s8", 0 0, L_0x55d44ecc0e80;  1 drivers
v0x55d44da8bbb0_0 .net "a", 0 0, L_0x55d44ecc1110;  1 drivers
v0x55d44da8bc70_0 .net "b", 0 0, L_0x55d44ecc1240;  1 drivers
v0x55d44da830e0_0 .net "ca", 0 0, L_0x55d44ecc1000;  1 drivers
v0x55d44da83180_0 .net "cin", 0 0, L_0x55d44ecc1370;  1 drivers
v0x55d44da89040_0 .net "sum", 0 0, L_0x55d44ecc0bf0;  1 drivers
S_0x55d44da88c60 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44da91f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecc14a0 .functor XOR 1, L_0x55d44ecc1940, L_0x55d44ecc1a70, C4<0>, C4<0>;
L_0x55d44ecc1510 .functor XOR 1, L_0x55d44ecc14a0, L_0x55d44ecc1ba0, C4<0>, C4<0>;
L_0x55d44ecc1580 .functor AND 1, L_0x55d44ecc1940, L_0x55d44ecc1a70, C4<1>, C4<1>;
L_0x55d44ecc15f0 .functor AND 1, L_0x55d44ecc1940, L_0x55d44ecc1ba0, C4<1>, C4<1>;
L_0x55d44ecc16b0 .functor OR 1, L_0x55d44ecc1580, L_0x55d44ecc15f0, C4<0>, C4<0>;
L_0x55d44ecc17c0 .functor AND 1, L_0x55d44ecc1ba0, L_0x55d44ecc1a70, C4<1>, C4<1>;
L_0x55d44ecc1830 .functor OR 1, L_0x55d44ecc16b0, L_0x55d44ecc17c0, C4<0>, C4<0>;
v0x55d44da860f0_0 .net *"_s0", 0 0, L_0x55d44ecc14a0;  1 drivers
v0x55d44da861d0_0 .net *"_s10", 0 0, L_0x55d44ecc17c0;  1 drivers
v0x55d44da85d10_0 .net *"_s4", 0 0, L_0x55d44ecc1580;  1 drivers
v0x55d44da85de0_0 .net *"_s6", 0 0, L_0x55d44ecc15f0;  1 drivers
v0x55d44da82d60_0 .net *"_s8", 0 0, L_0x55d44ecc16b0;  1 drivers
v0x55d44da8a090_0 .net "a", 0 0, L_0x55d44ecc1940;  1 drivers
v0x55d44da8a150_0 .net "b", 0 0, L_0x55d44ecc1a70;  1 drivers
v0x55d44da8b4c0_0 .net "ca", 0 0, L_0x55d44ecc1830;  1 drivers
v0x55d44da8b560_0 .net "cin", 0 0, L_0x55d44ecc1ba0;  1 drivers
v0x55d44da87140_0 .net "sum", 0 0, L_0x55d44ecc1510;  1 drivers
S_0x55d44da88570 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44da91f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecc1cd0 .functor XOR 1, L_0x55d44ecc2260, L_0x55d44ecc2390, C4<0>, C4<0>;
L_0x55d44ecc1d40 .functor XOR 1, L_0x55d44ecc1cd0, L_0x55d44ecc2510, C4<0>, C4<0>;
L_0x55d44ecc1e00 .functor AND 1, L_0x55d44ecc2260, L_0x55d44ecc2390, C4<1>, C4<1>;
L_0x55d44ecc1f10 .functor AND 1, L_0x55d44ecc2260, L_0x55d44ecc2510, C4<1>, C4<1>;
L_0x55d44ecc1fd0 .functor OR 1, L_0x55d44ecc1e00, L_0x55d44ecc1f10, C4<0>, C4<0>;
L_0x55d44ecc20e0 .functor AND 1, L_0x55d44ecc2510, L_0x55d44ecc2390, C4<1>, C4<1>;
L_0x55d44ecc2150 .functor OR 1, L_0x55d44ecc1fd0, L_0x55d44ecc20e0, C4<0>, C4<0>;
v0x55d44da841f0_0 .net *"_s0", 0 0, L_0x55d44ecc1cd0;  1 drivers
v0x55d44da842b0_0 .net *"_s10", 0 0, L_0x55d44ecc20e0;  1 drivers
v0x55d44da85620_0 .net *"_s4", 0 0, L_0x55d44ecc1e00;  1 drivers
v0x55d44da85710_0 .net *"_s6", 0 0, L_0x55d44ecc1f10;  1 drivers
v0x55d44da812e0_0 .net *"_s8", 0 0, L_0x55d44ecc1fd0;  1 drivers
v0x55d44da82670_0 .net "a", 0 0, L_0x55d44ecc2260;  1 drivers
v0x55d44da82730_0 .net "b", 0 0, L_0x55d44ecc2390;  1 drivers
v0x55d44da76ac0_0 .net "ca", 0 0, L_0x55d44ecc2150;  1 drivers
v0x55d44da76b60_0 .net "cin", 0 0, L_0x55d44ecc2510;  1 drivers
v0x55d44da7f550_0 .net "sum", 0 0, L_0x55d44ecc1d40;  1 drivers
S_0x55d44da7f170 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44da91f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecc2640 .functor XOR 1, L_0x55d44ecc2ae0, L_0x55d44ecc2ca0, C4<0>, C4<0>;
L_0x55d44ecc26b0 .functor XOR 1, L_0x55d44ecc2640, L_0x55d44ecc2e60, C4<0>, C4<0>;
L_0x55d44ecc2720 .functor AND 1, L_0x55d44ecc2ae0, L_0x55d44ecc2ca0, C4<1>, C4<1>;
L_0x55d44ecc2790 .functor AND 1, L_0x55d44ecc2ae0, L_0x55d44ecc2e60, C4<1>, C4<1>;
L_0x55d44ecc2850 .functor OR 1, L_0x55d44ecc2720, L_0x55d44ecc2790, C4<0>, C4<0>;
L_0x55d44ecc2960 .functor AND 1, L_0x55d44ecc2e60, L_0x55d44ecc2ca0, C4<1>, C4<1>;
L_0x55d44ecc29d0 .functor OR 1, L_0x55d44ecc2850, L_0x55d44ecc2960, C4<0>, C4<0>;
v0x55d44da766a0_0 .net *"_s0", 0 0, L_0x55d44ecc2640;  1 drivers
v0x55d44da76780_0 .net *"_s10", 0 0, L_0x55d44ecc2960;  1 drivers
v0x55d44da7c600_0 .net *"_s4", 0 0, L_0x55d44ecc2720;  1 drivers
v0x55d44da7c6d0_0 .net *"_s6", 0 0, L_0x55d44ecc2790;  1 drivers
v0x55d44da7c220_0 .net *"_s8", 0 0, L_0x55d44ecc2850;  1 drivers
v0x55d44da796b0_0 .net "a", 0 0, L_0x55d44ecc2ae0;  1 drivers
v0x55d44da79770_0 .net "b", 0 0, L_0x55d44ecc2ca0;  1 drivers
v0x55d44da792d0_0 .net "ca", 0 0, L_0x55d44ecc29d0;  1 drivers
v0x55d44da79370_0 .net "cin", 0 0, L_0x55d44ecc2e60;  1 drivers
v0x55d44da76320_0 .net "sum", 0 0, L_0x55d44ecc26b0;  1 drivers
S_0x55d44da7bb30 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44da99c20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44da62750_0 .net "a", 3 0, L_0x55d44ecc5c20;  1 drivers
v0x55d44da62850_0 .net "b", 3 0, L_0x55d44ecc5cc0;  1 drivers
v0x55d44da62370_0 .net "ca", 3 0, L_0x55d44ecc5ab0;  1 drivers
v0x55d44da62460_0 .net "cin", 3 0, L_0x55d44ecc5db0;  1 drivers
v0x55d44da5f800_0 .net "sum", 3 0, L_0x55d44ecc5a10;  1 drivers
L_0x55d44ecc3a90 .part L_0x55d44ecc5c20, 0, 1;
L_0x55d44ecc3bc0 .part L_0x55d44ecc5cc0, 0, 1;
L_0x55d44ecc3cf0 .part L_0x55d44ecc5db0, 0, 1;
L_0x55d44ecc42c0 .part L_0x55d44ecc5c20, 1, 1;
L_0x55d44ecc43f0 .part L_0x55d44ecc5cc0, 1, 1;
L_0x55d44ecc4520 .part L_0x55d44ecc5db0, 1, 1;
L_0x55d44ecc4be0 .part L_0x55d44ecc5c20, 2, 1;
L_0x55d44ecc4d10 .part L_0x55d44ecc5cc0, 2, 1;
L_0x55d44ecc4e90 .part L_0x55d44ecc5db0, 2, 1;
L_0x55d44ecc5460 .part L_0x55d44ecc5c20, 3, 1;
L_0x55d44ecc5620 .part L_0x55d44ecc5cc0, 3, 1;
L_0x55d44ecc57e0 .part L_0x55d44ecc5db0, 3, 1;
L_0x55d44ecc5a10 .concat8 [ 1 1 1 1], L_0x55d44ecc3570, L_0x55d44ecc3e90, L_0x55d44ecc46c0, L_0x55d44ecc5030;
L_0x55d44ecc5ab0 .concat8 [ 1 1 1 1], L_0x55d44ecc3980, L_0x55d44ecc41b0, L_0x55d44ecc4ad0, L_0x55d44ecc5350;
S_0x55d44da777b0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44da7bb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecc3020 .functor XOR 1, L_0x55d44ecc3a90, L_0x55d44ecc3bc0, C4<0>, C4<0>;
L_0x55d44ecc3570 .functor XOR 1, L_0x55d44ecc3020, L_0x55d44ecc3cf0, C4<0>, C4<0>;
L_0x55d44ecc3630 .functor AND 1, L_0x55d44ecc3a90, L_0x55d44ecc3bc0, C4<1>, C4<1>;
L_0x55d44ecc3740 .functor AND 1, L_0x55d44ecc3a90, L_0x55d44ecc3cf0, C4<1>, C4<1>;
L_0x55d44ecc3800 .functor OR 1, L_0x55d44ecc3630, L_0x55d44ecc3740, C4<0>, C4<0>;
L_0x55d44ecc3910 .functor AND 1, L_0x55d44ecc3cf0, L_0x55d44ecc3bc0, C4<1>, C4<1>;
L_0x55d44ecc3980 .functor OR 1, L_0x55d44ecc3800, L_0x55d44ecc3910, C4<0>, C4<0>;
v0x55d44da78be0_0 .net *"_s0", 0 0, L_0x55d44ecc3020;  1 drivers
v0x55d44da78c80_0 .net *"_s10", 0 0, L_0x55d44ecc3910;  1 drivers
v0x55d44da748a0_0 .net *"_s4", 0 0, L_0x55d44ecc3630;  1 drivers
v0x55d44da74990_0 .net *"_s6", 0 0, L_0x55d44ecc3740;  1 drivers
v0x55d44da75c30_0 .net *"_s8", 0 0, L_0x55d44ecc3800;  1 drivers
v0x55d44da73330_0 .net "a", 0 0, L_0x55d44ecc3a90;  1 drivers
v0x55d44da733f0_0 .net "b", 0 0, L_0x55d44ecc3bc0;  1 drivers
v0x55d44da669e0_0 .net "ca", 0 0, L_0x55d44ecc3980;  1 drivers
v0x55d44da66a80_0 .net "cin", 0 0, L_0x55d44ecc3cf0;  1 drivers
v0x55d44da5a090_0 .net "sum", 0 0, L_0x55d44ecc3570;  1 drivers
S_0x55d44da69560 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44da7bb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecc3e20 .functor XOR 1, L_0x55d44ecc42c0, L_0x55d44ecc43f0, C4<0>, C4<0>;
L_0x55d44ecc3e90 .functor XOR 1, L_0x55d44ecc3e20, L_0x55d44ecc4520, C4<0>, C4<0>;
L_0x55d44ecc3f00 .functor AND 1, L_0x55d44ecc42c0, L_0x55d44ecc43f0, C4<1>, C4<1>;
L_0x55d44ecc3f70 .functor AND 1, L_0x55d44ecc42c0, L_0x55d44ecc4520, C4<1>, C4<1>;
L_0x55d44ecc4030 .functor OR 1, L_0x55d44ecc3f00, L_0x55d44ecc3f70, C4<0>, C4<0>;
L_0x55d44ecc4140 .functor AND 1, L_0x55d44ecc4520, L_0x55d44ecc43f0, C4<1>, C4<1>;
L_0x55d44ecc41b0 .functor OR 1, L_0x55d44ecc4030, L_0x55d44ecc4140, C4<0>, C4<0>;
v0x55d44da71ff0_0 .net *"_s0", 0 0, L_0x55d44ecc3e20;  1 drivers
v0x55d44da720d0_0 .net *"_s10", 0 0, L_0x55d44ecc4140;  1 drivers
v0x55d44da71c10_0 .net *"_s4", 0 0, L_0x55d44ecc3f00;  1 drivers
v0x55d44da71ce0_0 .net *"_s6", 0 0, L_0x55d44ecc3f70;  1 drivers
v0x55d44da69140_0 .net *"_s8", 0 0, L_0x55d44ecc4030;  1 drivers
v0x55d44da6f0a0_0 .net "a", 0 0, L_0x55d44ecc42c0;  1 drivers
v0x55d44da6f160_0 .net "b", 0 0, L_0x55d44ecc43f0;  1 drivers
v0x55d44da6ecc0_0 .net "ca", 0 0, L_0x55d44ecc41b0;  1 drivers
v0x55d44da6ed60_0 .net "cin", 0 0, L_0x55d44ecc4520;  1 drivers
v0x55d44da6c150_0 .net "sum", 0 0, L_0x55d44ecc3e90;  1 drivers
S_0x55d44da6bd70 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44da7bb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecc4650 .functor XOR 1, L_0x55d44ecc4be0, L_0x55d44ecc4d10, C4<0>, C4<0>;
L_0x55d44ecc46c0 .functor XOR 1, L_0x55d44ecc4650, L_0x55d44ecc4e90, C4<0>, C4<0>;
L_0x55d44ecc4780 .functor AND 1, L_0x55d44ecc4be0, L_0x55d44ecc4d10, C4<1>, C4<1>;
L_0x55d44ecc4890 .functor AND 1, L_0x55d44ecc4be0, L_0x55d44ecc4e90, C4<1>, C4<1>;
L_0x55d44ecc4950 .functor OR 1, L_0x55d44ecc4780, L_0x55d44ecc4890, C4<0>, C4<0>;
L_0x55d44ecc4a60 .functor AND 1, L_0x55d44ecc4e90, L_0x55d44ecc4d10, C4<1>, C4<1>;
L_0x55d44ecc4ad0 .functor OR 1, L_0x55d44ecc4950, L_0x55d44ecc4a60, C4<0>, C4<0>;
v0x55d44da68dc0_0 .net *"_s0", 0 0, L_0x55d44ecc4650;  1 drivers
v0x55d44da68e80_0 .net *"_s10", 0 0, L_0x55d44ecc4a60;  1 drivers
v0x55d44da700f0_0 .net *"_s4", 0 0, L_0x55d44ecc4780;  1 drivers
v0x55d44da701e0_0 .net *"_s6", 0 0, L_0x55d44ecc4890;  1 drivers
v0x55d44da71520_0 .net *"_s8", 0 0, L_0x55d44ecc4950;  1 drivers
v0x55d44da6d1a0_0 .net "a", 0 0, L_0x55d44ecc4be0;  1 drivers
v0x55d44da6d260_0 .net "b", 0 0, L_0x55d44ecc4d10;  1 drivers
v0x55d44da6e5d0_0 .net "ca", 0 0, L_0x55d44ecc4ad0;  1 drivers
v0x55d44da6e670_0 .net "cin", 0 0, L_0x55d44ecc4e90;  1 drivers
v0x55d44da6a250_0 .net "sum", 0 0, L_0x55d44ecc46c0;  1 drivers
S_0x55d44da6b680 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44da7bb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecc4fc0 .functor XOR 1, L_0x55d44ecc5460, L_0x55d44ecc5620, C4<0>, C4<0>;
L_0x55d44ecc5030 .functor XOR 1, L_0x55d44ecc4fc0, L_0x55d44ecc57e0, C4<0>, C4<0>;
L_0x55d44ecc50a0 .functor AND 1, L_0x55d44ecc5460, L_0x55d44ecc5620, C4<1>, C4<1>;
L_0x55d44ecc5110 .functor AND 1, L_0x55d44ecc5460, L_0x55d44ecc57e0, C4<1>, C4<1>;
L_0x55d44ecc51d0 .functor OR 1, L_0x55d44ecc50a0, L_0x55d44ecc5110, C4<0>, C4<0>;
L_0x55d44ecc52e0 .functor AND 1, L_0x55d44ecc57e0, L_0x55d44ecc5620, C4<1>, C4<1>;
L_0x55d44ecc5350 .functor OR 1, L_0x55d44ecc51d0, L_0x55d44ecc52e0, C4<0>, C4<0>;
v0x55d44da67340_0 .net *"_s0", 0 0, L_0x55d44ecc4fc0;  1 drivers
v0x55d44da67420_0 .net *"_s10", 0 0, L_0x55d44ecc52e0;  1 drivers
v0x55d44da686d0_0 .net *"_s4", 0 0, L_0x55d44ecc50a0;  1 drivers
v0x55d44da687a0_0 .net *"_s6", 0 0, L_0x55d44ecc5110;  1 drivers
v0x55d44da5cc10_0 .net *"_s8", 0 0, L_0x55d44ecc51d0;  1 drivers
v0x55d44da656a0_0 .net "a", 0 0, L_0x55d44ecc5460;  1 drivers
v0x55d44da65760_0 .net "b", 0 0, L_0x55d44ecc5620;  1 drivers
v0x55d44da652c0_0 .net "ca", 0 0, L_0x55d44ecc5350;  1 drivers
v0x55d44da65360_0 .net "cin", 0 0, L_0x55d44ecc57e0;  1 drivers
v0x55d44da5c7f0_0 .net "sum", 0 0, L_0x55d44ecc5030;  1 drivers
S_0x55d44da5f420 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44da99c20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44da4bf30_0 .net "a", 3 0, L_0x55d44ecc85c0;  1 drivers
v0x55d44da4c030_0 .net "b", 3 0, L_0x55d44ecc86f0;  1 drivers
v0x55d44da43460_0 .net "ca", 3 0, L_0x55d44ecc8450;  1 drivers
v0x55d44da43550_0 .net "cin", 3 0, L_0x55d44ecc8820;  1 drivers
v0x55d44da493c0_0 .net "sum", 3 0, L_0x55d44ecc83b0;  1 drivers
L_0x55d44ecc6370 .part L_0x55d44ecc85c0, 0, 1;
L_0x55d44ecc64a0 .part L_0x55d44ecc86f0, 0, 1;
L_0x55d44ecc65d0 .part L_0x55d44ecc8820, 0, 1;
L_0x55d44ecc6be0 .part L_0x55d44ecc85c0, 1, 1;
L_0x55d44ecc6d10 .part L_0x55d44ecc86f0, 1, 1;
L_0x55d44ecc6e40 .part L_0x55d44ecc8820, 1, 1;
L_0x55d44ecc7580 .part L_0x55d44ecc85c0, 2, 1;
L_0x55d44ecc76b0 .part L_0x55d44ecc86f0, 2, 1;
L_0x55d44ecc7830 .part L_0x55d44ecc8820, 2, 1;
L_0x55d44ecc7e00 .part L_0x55d44ecc85c0, 3, 1;
L_0x55d44ecc7fc0 .part L_0x55d44ecc86f0, 3, 1;
L_0x55d44ecc8180 .part L_0x55d44ecc8820, 3, 1;
L_0x55d44ecc83b0 .concat8 [ 1 1 1 1], L_0x55d44ecc5e50, L_0x55d44ecc6770, L_0x55d44ecc7020, L_0x55d44ecc79d0;
L_0x55d44ecc8450 .concat8 [ 1 1 1 1], L_0x55d44ecc6260, L_0x55d44ecc6ad0, L_0x55d44ecc7470, L_0x55d44ecc7cf0;
S_0x55d44da5c470 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44da5f420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecc59a0 .functor XOR 1, L_0x55d44ecc6370, L_0x55d44ecc64a0, C4<0>, C4<0>;
L_0x55d44ecc5e50 .functor XOR 1, L_0x55d44ecc59a0, L_0x55d44ecc65d0, C4<0>, C4<0>;
L_0x55d44ecc5f10 .functor AND 1, L_0x55d44ecc6370, L_0x55d44ecc64a0, C4<1>, C4<1>;
L_0x55d44ecc6020 .functor AND 1, L_0x55d44ecc6370, L_0x55d44ecc65d0, C4<1>, C4<1>;
L_0x55d44ecc60e0 .functor OR 1, L_0x55d44ecc5f10, L_0x55d44ecc6020, C4<0>, C4<0>;
L_0x55d44ecc61f0 .functor AND 1, L_0x55d44ecc65d0, L_0x55d44ecc64a0, C4<1>, C4<1>;
L_0x55d44ecc6260 .functor OR 1, L_0x55d44ecc60e0, L_0x55d44ecc61f0, C4<0>, C4<0>;
v0x55d44da637a0_0 .net *"_s0", 0 0, L_0x55d44ecc59a0;  1 drivers
v0x55d44da63840_0 .net *"_s10", 0 0, L_0x55d44ecc61f0;  1 drivers
v0x55d44da64bd0_0 .net *"_s4", 0 0, L_0x55d44ecc5f10;  1 drivers
v0x55d44da64cc0_0 .net *"_s6", 0 0, L_0x55d44ecc6020;  1 drivers
v0x55d44da60850_0 .net *"_s8", 0 0, L_0x55d44ecc60e0;  1 drivers
v0x55d44da61c80_0 .net "a", 0 0, L_0x55d44ecc6370;  1 drivers
v0x55d44da61d40_0 .net "b", 0 0, L_0x55d44ecc64a0;  1 drivers
v0x55d44da5d900_0 .net "ca", 0 0, L_0x55d44ecc6260;  1 drivers
v0x55d44da5d9a0_0 .net "cin", 0 0, L_0x55d44ecc65d0;  1 drivers
v0x55d44da5ed30_0 .net "sum", 0 0, L_0x55d44ecc5e50;  1 drivers
S_0x55d44da5a9f0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44da5f420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecc6700 .functor XOR 1, L_0x55d44ecc6be0, L_0x55d44ecc6d10, C4<0>, C4<0>;
L_0x55d44ecc6770 .functor XOR 1, L_0x55d44ecc6700, L_0x55d44ecc6e40, C4<0>, C4<0>;
L_0x55d44ecc67e0 .functor AND 1, L_0x55d44ecc6be0, L_0x55d44ecc6d10, C4<1>, C4<1>;
L_0x55d44ecc6850 .functor AND 1, L_0x55d44ecc6be0, L_0x55d44ecc6e40, C4<1>, C4<1>;
L_0x55d44ecc6910 .functor OR 1, L_0x55d44ecc67e0, L_0x55d44ecc6850, C4<0>, C4<0>;
L_0x55d44ecc6a20 .functor AND 1, L_0x55d44ecc6e40, L_0x55d44ecc6d10, C4<1>, C4<1>;
L_0x55d44ecc6ad0 .functor OR 1, L_0x55d44ecc6910, L_0x55d44ecc6a20, C4<0>, C4<0>;
v0x55d44da5bd80_0 .net *"_s0", 0 0, L_0x55d44ecc6700;  1 drivers
v0x55d44da5be60_0 .net *"_s10", 0 0, L_0x55d44ecc6a20;  1 drivers
v0x55d44da502c0_0 .net *"_s4", 0 0, L_0x55d44ecc67e0;  1 drivers
v0x55d44da50390_0 .net *"_s6", 0 0, L_0x55d44ecc6850;  1 drivers
v0x55d44da58d50_0 .net *"_s8", 0 0, L_0x55d44ecc6910;  1 drivers
v0x55d44da58970_0 .net "a", 0 0, L_0x55d44ecc6be0;  1 drivers
v0x55d44da58a30_0 .net "b", 0 0, L_0x55d44ecc6d10;  1 drivers
v0x55d44da4fea0_0 .net "ca", 0 0, L_0x55d44ecc6ad0;  1 drivers
v0x55d44da4ff40_0 .net "cin", 0 0, L_0x55d44ecc6e40;  1 drivers
v0x55d44da55e00_0 .net "sum", 0 0, L_0x55d44ecc6770;  1 drivers
S_0x55d44da55a20 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44da5f420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecc6fb0 .functor XOR 1, L_0x55d44ecc7580, L_0x55d44ecc76b0, C4<0>, C4<0>;
L_0x55d44ecc7020 .functor XOR 1, L_0x55d44ecc6fb0, L_0x55d44ecc7830, C4<0>, C4<0>;
L_0x55d44ecc70e0 .functor AND 1, L_0x55d44ecc7580, L_0x55d44ecc76b0, C4<1>, C4<1>;
L_0x55d44ecc71f0 .functor AND 1, L_0x55d44ecc7580, L_0x55d44ecc7830, C4<1>, C4<1>;
L_0x55d44ecc72b0 .functor OR 1, L_0x55d44ecc70e0, L_0x55d44ecc71f0, C4<0>, C4<0>;
L_0x55d44ecc73c0 .functor AND 1, L_0x55d44ecc7830, L_0x55d44ecc76b0, C4<1>, C4<1>;
L_0x55d44ecc7470 .functor OR 1, L_0x55d44ecc72b0, L_0x55d44ecc73c0, C4<0>, C4<0>;
v0x55d44da52eb0_0 .net *"_s0", 0 0, L_0x55d44ecc6fb0;  1 drivers
v0x55d44da52f70_0 .net *"_s10", 0 0, L_0x55d44ecc73c0;  1 drivers
v0x55d44da52ad0_0 .net *"_s4", 0 0, L_0x55d44ecc70e0;  1 drivers
v0x55d44da52bc0_0 .net *"_s6", 0 0, L_0x55d44ecc71f0;  1 drivers
v0x55d44da4fb20_0 .net *"_s8", 0 0, L_0x55d44ecc72b0;  1 drivers
v0x55d44da56e50_0 .net "a", 0 0, L_0x55d44ecc7580;  1 drivers
v0x55d44da56f10_0 .net "b", 0 0, L_0x55d44ecc76b0;  1 drivers
v0x55d44da58280_0 .net "ca", 0 0, L_0x55d44ecc7470;  1 drivers
v0x55d44da58320_0 .net "cin", 0 0, L_0x55d44ecc7830;  1 drivers
v0x55d44da53f00_0 .net "sum", 0 0, L_0x55d44ecc7020;  1 drivers
S_0x55d44da55330 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44da5f420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecc7960 .functor XOR 1, L_0x55d44ecc7e00, L_0x55d44ecc7fc0, C4<0>, C4<0>;
L_0x55d44ecc79d0 .functor XOR 1, L_0x55d44ecc7960, L_0x55d44ecc8180, C4<0>, C4<0>;
L_0x55d44ecc7a40 .functor AND 1, L_0x55d44ecc7e00, L_0x55d44ecc7fc0, C4<1>, C4<1>;
L_0x55d44ecc7ab0 .functor AND 1, L_0x55d44ecc7e00, L_0x55d44ecc8180, C4<1>, C4<1>;
L_0x55d44ecc7b70 .functor OR 1, L_0x55d44ecc7a40, L_0x55d44ecc7ab0, C4<0>, C4<0>;
L_0x55d44ecc7c80 .functor AND 1, L_0x55d44ecc8180, L_0x55d44ecc7fc0, C4<1>, C4<1>;
L_0x55d44ecc7cf0 .functor OR 1, L_0x55d44ecc7b70, L_0x55d44ecc7c80, C4<0>, C4<0>;
v0x55d44da50fb0_0 .net *"_s0", 0 0, L_0x55d44ecc7960;  1 drivers
v0x55d44da51090_0 .net *"_s10", 0 0, L_0x55d44ecc7c80;  1 drivers
v0x55d44da523e0_0 .net *"_s4", 0 0, L_0x55d44ecc7a40;  1 drivers
v0x55d44da524b0_0 .net *"_s6", 0 0, L_0x55d44ecc7ab0;  1 drivers
v0x55d44da4e0a0_0 .net *"_s8", 0 0, L_0x55d44ecc7b70;  1 drivers
v0x55d44da4f430_0 .net "a", 0 0, L_0x55d44ecc7e00;  1 drivers
v0x55d44da4f4f0_0 .net "b", 0 0, L_0x55d44ecc7fc0;  1 drivers
v0x55d44da43880_0 .net "ca", 0 0, L_0x55d44ecc7cf0;  1 drivers
v0x55d44da43920_0 .net "cin", 0 0, L_0x55d44ecc8180;  1 drivers
v0x55d44da4c310_0 .net "sum", 0 0, L_0x55d44ecc79d0;  1 drivers
S_0x55d44da474c0 .scope module, "FA_1" "thirtBitAdder" 5 14, 6 3 0, S_0x55d44db06230;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44d9884c0_0 .net "a", 31 0, L_0x55d44ecdf360;  1 drivers
v0x55d44d9885a0_0 .net "b", 31 0, L_0x55d44ecdf490;  1 drivers
v0x55d44d984140_0 .net "ca", 31 0, L_0x55d44ecdf1d0;  1 drivers
v0x55d44d984200_0 .net "cin", 31 0, L_0x55d44ecdf530;  1 drivers
v0x55d44d985570_0 .net "sum", 31 0, L_0x55d44ecdf090;  1 drivers
L_0x55d44ecd4070 .part L_0x55d44ecdf360, 0, 16;
L_0x55d44ecd4110 .part L_0x55d44ecdf490, 0, 16;
L_0x55d44ecd41b0 .part L_0x55d44ecdf530, 0, 16;
L_0x55d44ecdedc0 .part L_0x55d44ecdf360, 16, 16;
L_0x55d44ecdeeb0 .part L_0x55d44ecdf490, 16, 16;
L_0x55d44ecdefa0 .part L_0x55d44ecdf530, 16, 16;
L_0x55d44ecdf090 .concat8 [ 16 16 0 0], L_0x55d44ecd3d70, L_0x55d44ecdeac0;
L_0x55d44ecdf1d0 .concat8 [ 16 16 0 0], L_0x55d44ecd3e10, L_0x55d44ecdeb60;
S_0x55d44da488f0 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44da474c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44d9dad40_0 .net "a", 15 0, L_0x55d44ecd4070;  1 drivers
v0x55d44d9dae20_0 .net "b", 15 0, L_0x55d44ecd4110;  1 drivers
v0x55d44d9e37d0_0 .net "ca", 15 0, L_0x55d44ecd3e10;  1 drivers
v0x55d44d9e3890_0 .net "cin", 15 0, L_0x55d44ecd41b0;  1 drivers
v0x55d44d9e33f0_0 .net "sum", 15 0, L_0x55d44ecd3d70;  1 drivers
L_0x55d44eccbb80 .part L_0x55d44ecd4070, 0, 4;
L_0x55d44eccbc20 .part L_0x55d44ecd4110, 0, 4;
L_0x55d44eccbcc0 .part L_0x55d44ecd41b0, 0, 4;
L_0x55d44ecce510 .part L_0x55d44ecd4070, 4, 4;
L_0x55d44ecce600 .part L_0x55d44ecd4110, 4, 4;
L_0x55d44ecce6f0 .part L_0x55d44ecd41b0, 4, 4;
L_0x55d44ecd0fd0 .part L_0x55d44ecd4070, 8, 4;
L_0x55d44ecd1070 .part L_0x55d44ecd4110, 8, 4;
L_0x55d44ecd1160 .part L_0x55d44ecd41b0, 8, 4;
L_0x55d44ecd3970 .part L_0x55d44ecd4070, 12, 4;
L_0x55d44ecd3aa0 .part L_0x55d44ecd4110, 12, 4;
L_0x55d44ecd3bd0 .part L_0x55d44ecd41b0, 12, 4;
L_0x55d44ecd3d70 .concat8 [ 4 4 4 4], L_0x55d44eccb970, L_0x55d44ecce300, L_0x55d44ecd0dc0, L_0x55d44ecd3760;
L_0x55d44ecd3e10 .concat8 [ 4 4 4 4], L_0x55d44eccba10, L_0x55d44ecce3a0, L_0x55d44ecd0e60, L_0x55d44ecd3800;
S_0x55d44da44570 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44da488f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44da29f00_0 .net "a", 3 0, L_0x55d44eccbb80;  1 drivers
v0x55d44da2a000_0 .net "b", 3 0, L_0x55d44eccbc20;  1 drivers
v0x55d44da29b20_0 .net "ca", 3 0, L_0x55d44eccba10;  1 drivers
v0x55d44da29be0_0 .net "cin", 3 0, L_0x55d44eccbcc0;  1 drivers
v0x55d44da26b70_0 .net "sum", 3 0, L_0x55d44eccb970;  1 drivers
L_0x55d44ecc9930 .part L_0x55d44eccbb80, 0, 1;
L_0x55d44ecc9a60 .part L_0x55d44eccbc20, 0, 1;
L_0x55d44ecc9b90 .part L_0x55d44eccbcc0, 0, 1;
L_0x55d44ecca1a0 .part L_0x55d44eccbb80, 1, 1;
L_0x55d44ecca2d0 .part L_0x55d44eccbc20, 1, 1;
L_0x55d44ecca400 .part L_0x55d44eccbcc0, 1, 1;
L_0x55d44eccab40 .part L_0x55d44eccbb80, 2, 1;
L_0x55d44eccac70 .part L_0x55d44eccbc20, 2, 1;
L_0x55d44eccadf0 .part L_0x55d44eccbcc0, 2, 1;
L_0x55d44eccb3c0 .part L_0x55d44eccbb80, 3, 1;
L_0x55d44eccb580 .part L_0x55d44eccbc20, 3, 1;
L_0x55d44eccb740 .part L_0x55d44eccbcc0, 3, 1;
L_0x55d44eccb970 .concat8 [ 1 1 1 1], L_0x55d44ecc8340, L_0x55d44ecc9d30, L_0x55d44ecca5e0, L_0x55d44eccaf90;
L_0x55d44eccba10 .concat8 [ 1 1 1 1], L_0x55d44ecc9820, L_0x55d44ecca090, L_0x55d44eccaa30, L_0x55d44eccb2b0;
S_0x55d44da459a0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44da44570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecc8950 .functor XOR 1, L_0x55d44ecc9930, L_0x55d44ecc9a60, C4<0>, C4<0>;
L_0x55d44ecc8340 .functor XOR 1, L_0x55d44ecc8950, L_0x55d44ecc9b90, C4<0>, C4<0>;
L_0x55d44ecc94d0 .functor AND 1, L_0x55d44ecc9930, L_0x55d44ecc9a60, C4<1>, C4<1>;
L_0x55d44ecc95e0 .functor AND 1, L_0x55d44ecc9930, L_0x55d44ecc9b90, C4<1>, C4<1>;
L_0x55d44ecc96a0 .functor OR 1, L_0x55d44ecc94d0, L_0x55d44ecc95e0, C4<0>, C4<0>;
L_0x55d44ecc97b0 .functor AND 1, L_0x55d44ecc9b90, L_0x55d44ecc9a60, C4<1>, C4<1>;
L_0x55d44ecc9820 .functor OR 1, L_0x55d44ecc96a0, L_0x55d44ecc97b0, C4<0>, C4<0>;
v0x55d44da41530_0 .net *"_s0", 0 0, L_0x55d44ecc8950;  1 drivers
v0x55d44da415d0_0 .net *"_s10", 0 0, L_0x55d44ecc97b0;  1 drivers
v0x55d44da42960_0 .net *"_s4", 0 0, L_0x55d44ecc94d0;  1 drivers
v0x55d44da42a50_0 .net *"_s6", 0 0, L_0x55d44ecc95e0;  1 drivers
v0x55d44da310e0_0 .net *"_s8", 0 0, L_0x55d44ecc96a0;  1 drivers
v0x55d44da24790_0 .net "a", 0 0, L_0x55d44ecc9930;  1 drivers
v0x55d44da24850_0 .net "b", 0 0, L_0x55d44ecc9a60;  1 drivers
v0x55d44da33c60_0 .net "ca", 0 0, L_0x55d44ecc9820;  1 drivers
v0x55d44da33d00_0 .net "cin", 0 0, L_0x55d44ecc9b90;  1 drivers
v0x55d44da3c6f0_0 .net "sum", 0 0, L_0x55d44ecc8340;  1 drivers
S_0x55d44da3c310 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44da44570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecc9cc0 .functor XOR 1, L_0x55d44ecca1a0, L_0x55d44ecca2d0, C4<0>, C4<0>;
L_0x55d44ecc9d30 .functor XOR 1, L_0x55d44ecc9cc0, L_0x55d44ecca400, C4<0>, C4<0>;
L_0x55d44ecc9da0 .functor AND 1, L_0x55d44ecca1a0, L_0x55d44ecca2d0, C4<1>, C4<1>;
L_0x55d44ecc9e10 .functor AND 1, L_0x55d44ecca1a0, L_0x55d44ecca400, C4<1>, C4<1>;
L_0x55d44ecc9ed0 .functor OR 1, L_0x55d44ecc9da0, L_0x55d44ecc9e10, C4<0>, C4<0>;
L_0x55d44ecc9fe0 .functor AND 1, L_0x55d44ecca400, L_0x55d44ecca2d0, C4<1>, C4<1>;
L_0x55d44ecca090 .functor OR 1, L_0x55d44ecc9ed0, L_0x55d44ecc9fe0, C4<0>, C4<0>;
v0x55d44da33840_0 .net *"_s0", 0 0, L_0x55d44ecc9cc0;  1 drivers
v0x55d44da33920_0 .net *"_s10", 0 0, L_0x55d44ecc9fe0;  1 drivers
v0x55d44da397a0_0 .net *"_s4", 0 0, L_0x55d44ecc9da0;  1 drivers
v0x55d44da39870_0 .net *"_s6", 0 0, L_0x55d44ecc9e10;  1 drivers
v0x55d44da393c0_0 .net *"_s8", 0 0, L_0x55d44ecc9ed0;  1 drivers
v0x55d44da394a0_0 .net "a", 0 0, L_0x55d44ecca1a0;  1 drivers
v0x55d44da36850_0 .net "b", 0 0, L_0x55d44ecca2d0;  1 drivers
v0x55d44da36910_0 .net "ca", 0 0, L_0x55d44ecca090;  1 drivers
v0x55d44da36470_0 .net "cin", 0 0, L_0x55d44ecca400;  1 drivers
v0x55d44da334c0_0 .net "sum", 0 0, L_0x55d44ecc9d30;  1 drivers
S_0x55d44da3a7f0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44da44570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecca570 .functor XOR 1, L_0x55d44eccab40, L_0x55d44eccac70, C4<0>, C4<0>;
L_0x55d44ecca5e0 .functor XOR 1, L_0x55d44ecca570, L_0x55d44eccadf0, C4<0>, C4<0>;
L_0x55d44ecca6a0 .functor AND 1, L_0x55d44eccab40, L_0x55d44eccac70, C4<1>, C4<1>;
L_0x55d44ecca7b0 .functor AND 1, L_0x55d44eccab40, L_0x55d44eccadf0, C4<1>, C4<1>;
L_0x55d44ecca870 .functor OR 1, L_0x55d44ecca6a0, L_0x55d44ecca7b0, C4<0>, C4<0>;
L_0x55d44ecca980 .functor AND 1, L_0x55d44eccadf0, L_0x55d44eccac70, C4<1>, C4<1>;
L_0x55d44eccaa30 .functor OR 1, L_0x55d44ecca870, L_0x55d44ecca980, C4<0>, C4<0>;
v0x55d44da3bc20_0 .net *"_s0", 0 0, L_0x55d44ecca570;  1 drivers
v0x55d44da3bce0_0 .net *"_s10", 0 0, L_0x55d44ecca980;  1 drivers
v0x55d44da378a0_0 .net *"_s4", 0 0, L_0x55d44ecca6a0;  1 drivers
v0x55d44da37990_0 .net *"_s6", 0 0, L_0x55d44ecca7b0;  1 drivers
v0x55d44da38cd0_0 .net *"_s8", 0 0, L_0x55d44ecca870;  1 drivers
v0x55d44da34950_0 .net "a", 0 0, L_0x55d44eccab40;  1 drivers
v0x55d44da34a10_0 .net "b", 0 0, L_0x55d44eccac70;  1 drivers
v0x55d44da35d80_0 .net "ca", 0 0, L_0x55d44eccaa30;  1 drivers
v0x55d44da35e20_0 .net "cin", 0 0, L_0x55d44eccadf0;  1 drivers
v0x55d44da31af0_0 .net "sum", 0 0, L_0x55d44ecca5e0;  1 drivers
S_0x55d44da32dd0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44da44570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eccaf20 .functor XOR 1, L_0x55d44eccb3c0, L_0x55d44eccb580, C4<0>, C4<0>;
L_0x55d44eccaf90 .functor XOR 1, L_0x55d44eccaf20, L_0x55d44eccb740, C4<0>, C4<0>;
L_0x55d44eccb000 .functor AND 1, L_0x55d44eccb3c0, L_0x55d44eccb580, C4<1>, C4<1>;
L_0x55d44eccb070 .functor AND 1, L_0x55d44eccb3c0, L_0x55d44eccb740, C4<1>, C4<1>;
L_0x55d44eccb130 .functor OR 1, L_0x55d44eccb000, L_0x55d44eccb070, C4<0>, C4<0>;
L_0x55d44eccb240 .functor AND 1, L_0x55d44eccb740, L_0x55d44eccb580, C4<1>, C4<1>;
L_0x55d44eccb2b0 .functor OR 1, L_0x55d44eccb130, L_0x55d44eccb240, C4<0>, C4<0>;
v0x55d44da27310_0 .net *"_s0", 0 0, L_0x55d44eccaf20;  1 drivers
v0x55d44da273f0_0 .net *"_s10", 0 0, L_0x55d44eccb240;  1 drivers
v0x55d44da2fda0_0 .net *"_s4", 0 0, L_0x55d44eccb000;  1 drivers
v0x55d44da2fe60_0 .net *"_s6", 0 0, L_0x55d44eccb070;  1 drivers
v0x55d44da2f9c0_0 .net *"_s8", 0 0, L_0x55d44eccb130;  1 drivers
v0x55d44da26ef0_0 .net "a", 0 0, L_0x55d44eccb3c0;  1 drivers
v0x55d44da26fb0_0 .net "b", 0 0, L_0x55d44eccb580;  1 drivers
v0x55d44da2ce50_0 .net "ca", 0 0, L_0x55d44eccb2b0;  1 drivers
v0x55d44da2cef0_0 .net "cin", 0 0, L_0x55d44eccb740;  1 drivers
v0x55d44da2cb20_0 .net "sum", 0 0, L_0x55d44eccaf90;  1 drivers
S_0x55d44da2dea0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44da488f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44da13ac0_0 .net "a", 3 0, L_0x55d44ecce510;  1 drivers
v0x55d44da13bc0_0 .net "b", 3 0, L_0x55d44ecce600;  1 drivers
v0x55d44da136e0_0 .net "ca", 3 0, L_0x55d44ecce3a0;  1 drivers
v0x55d44da137a0_0 .net "cin", 3 0, L_0x55d44ecce6f0;  1 drivers
v0x55d44da10b70_0 .net "sum", 3 0, L_0x55d44ecce300;  1 drivers
L_0x55d44eccc2c0 .part L_0x55d44ecce510, 0, 1;
L_0x55d44eccc3f0 .part L_0x55d44ecce600, 0, 1;
L_0x55d44eccc520 .part L_0x55d44ecce6f0, 0, 1;
L_0x55d44ecccb30 .part L_0x55d44ecce510, 1, 1;
L_0x55d44ecccc60 .part L_0x55d44ecce600, 1, 1;
L_0x55d44ecccd90 .part L_0x55d44ecce6f0, 1, 1;
L_0x55d44eccd4d0 .part L_0x55d44ecce510, 2, 1;
L_0x55d44eccd600 .part L_0x55d44ecce600, 2, 1;
L_0x55d44eccd780 .part L_0x55d44ecce6f0, 2, 1;
L_0x55d44eccdd50 .part L_0x55d44ecce510, 3, 1;
L_0x55d44eccdf10 .part L_0x55d44ecce600, 3, 1;
L_0x55d44ecce0d0 .part L_0x55d44ecce6f0, 3, 1;
L_0x55d44ecce300 .concat8 [ 1 1 1 1], L_0x55d44eccbd60, L_0x55d44eccc6c0, L_0x55d44ecccf70, L_0x55d44eccd920;
L_0x55d44ecce3a0 .concat8 [ 1 1 1 1], L_0x55d44eccc1b0, L_0x55d44eccca20, L_0x55d44eccd3c0, L_0x55d44eccdc40;
S_0x55d44da2f2d0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44da2dea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eccb900 .functor XOR 1, L_0x55d44eccc2c0, L_0x55d44eccc3f0, C4<0>, C4<0>;
L_0x55d44eccbd60 .functor XOR 1, L_0x55d44eccb900, L_0x55d44eccc520, C4<0>, C4<0>;
L_0x55d44eccbe20 .functor AND 1, L_0x55d44eccc2c0, L_0x55d44eccc3f0, C4<1>, C4<1>;
L_0x55d44eccbf30 .functor AND 1, L_0x55d44eccc2c0, L_0x55d44eccc520, C4<1>, C4<1>;
L_0x55d44eccbff0 .functor OR 1, L_0x55d44eccbe20, L_0x55d44eccbf30, C4<0>, C4<0>;
L_0x55d44eccc100 .functor AND 1, L_0x55d44eccc520, L_0x55d44eccc3f0, C4<1>, C4<1>;
L_0x55d44eccc1b0 .functor OR 1, L_0x55d44eccbff0, L_0x55d44eccc100, C4<0>, C4<0>;
v0x55d44da2af50_0 .net *"_s0", 0 0, L_0x55d44eccb900;  1 drivers
v0x55d44da2aff0_0 .net *"_s10", 0 0, L_0x55d44eccc100;  1 drivers
v0x55d44da2c380_0 .net *"_s4", 0 0, L_0x55d44eccbe20;  1 drivers
v0x55d44da2c470_0 .net *"_s6", 0 0, L_0x55d44eccbf30;  1 drivers
v0x55d44da28000_0 .net *"_s8", 0 0, L_0x55d44eccbff0;  1 drivers
v0x55d44da29430_0 .net "a", 0 0, L_0x55d44eccc2c0;  1 drivers
v0x55d44da294f0_0 .net "b", 0 0, L_0x55d44eccc3f0;  1 drivers
v0x55d44da250f0_0 .net "ca", 0 0, L_0x55d44eccc1b0;  1 drivers
v0x55d44da25190_0 .net "cin", 0 0, L_0x55d44eccc520;  1 drivers
v0x55d44da26530_0 .net "sum", 0 0, L_0x55d44eccbd60;  1 drivers
S_0x55d44da1a9c0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44da2dea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eccc650 .functor XOR 1, L_0x55d44ecccb30, L_0x55d44ecccc60, C4<0>, C4<0>;
L_0x55d44eccc6c0 .functor XOR 1, L_0x55d44eccc650, L_0x55d44ecccd90, C4<0>, C4<0>;
L_0x55d44eccc730 .functor AND 1, L_0x55d44ecccb30, L_0x55d44ecccc60, C4<1>, C4<1>;
L_0x55d44eccc7a0 .functor AND 1, L_0x55d44ecccb30, L_0x55d44ecccd90, C4<1>, C4<1>;
L_0x55d44eccc860 .functor OR 1, L_0x55d44eccc730, L_0x55d44eccc7a0, C4<0>, C4<0>;
L_0x55d44eccc970 .functor AND 1, L_0x55d44ecccd90, L_0x55d44ecccc60, C4<1>, C4<1>;
L_0x55d44eccca20 .functor OR 1, L_0x55d44eccc860, L_0x55d44eccc970, C4<0>, C4<0>;
v0x55d44da23450_0 .net *"_s0", 0 0, L_0x55d44eccc650;  1 drivers
v0x55d44da23510_0 .net *"_s10", 0 0, L_0x55d44eccc970;  1 drivers
v0x55d44da23070_0 .net *"_s4", 0 0, L_0x55d44eccc730;  1 drivers
v0x55d44da23160_0 .net *"_s6", 0 0, L_0x55d44eccc7a0;  1 drivers
v0x55d44da1a5a0_0 .net *"_s8", 0 0, L_0x55d44eccc860;  1 drivers
v0x55d44da20500_0 .net "a", 0 0, L_0x55d44ecccb30;  1 drivers
v0x55d44da205c0_0 .net "b", 0 0, L_0x55d44ecccc60;  1 drivers
v0x55d44da20120_0 .net "ca", 0 0, L_0x55d44eccca20;  1 drivers
v0x55d44da201e0_0 .net "cin", 0 0, L_0x55d44ecccd90;  1 drivers
v0x55d44da1d660_0 .net "sum", 0 0, L_0x55d44eccc6c0;  1 drivers
S_0x55d44da1d1d0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44da2dea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecccf00 .functor XOR 1, L_0x55d44eccd4d0, L_0x55d44eccd600, C4<0>, C4<0>;
L_0x55d44ecccf70 .functor XOR 1, L_0x55d44ecccf00, L_0x55d44eccd780, C4<0>, C4<0>;
L_0x55d44eccd030 .functor AND 1, L_0x55d44eccd4d0, L_0x55d44eccd600, C4<1>, C4<1>;
L_0x55d44eccd140 .functor AND 1, L_0x55d44eccd4d0, L_0x55d44eccd780, C4<1>, C4<1>;
L_0x55d44eccd200 .functor OR 1, L_0x55d44eccd030, L_0x55d44eccd140, C4<0>, C4<0>;
L_0x55d44eccd310 .functor AND 1, L_0x55d44eccd780, L_0x55d44eccd600, C4<1>, C4<1>;
L_0x55d44eccd3c0 .functor OR 1, L_0x55d44eccd200, L_0x55d44eccd310, C4<0>, C4<0>;
v0x55d44da1a220_0 .net *"_s0", 0 0, L_0x55d44ecccf00;  1 drivers
v0x55d44da1a2e0_0 .net *"_s10", 0 0, L_0x55d44eccd310;  1 drivers
v0x55d44da21550_0 .net *"_s4", 0 0, L_0x55d44eccd030;  1 drivers
v0x55d44da21640_0 .net *"_s6", 0 0, L_0x55d44eccd140;  1 drivers
v0x55d44da22980_0 .net *"_s8", 0 0, L_0x55d44eccd200;  1 drivers
v0x55d44da1e600_0 .net "a", 0 0, L_0x55d44eccd4d0;  1 drivers
v0x55d44da1e6c0_0 .net "b", 0 0, L_0x55d44eccd600;  1 drivers
v0x55d44da1fa30_0 .net "ca", 0 0, L_0x55d44eccd3c0;  1 drivers
v0x55d44da1fad0_0 .net "cin", 0 0, L_0x55d44eccd780;  1 drivers
v0x55d44da1b760_0 .net "sum", 0 0, L_0x55d44ecccf70;  1 drivers
S_0x55d44da1cae0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44da2dea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eccd8b0 .functor XOR 1, L_0x55d44eccdd50, L_0x55d44eccdf10, C4<0>, C4<0>;
L_0x55d44eccd920 .functor XOR 1, L_0x55d44eccd8b0, L_0x55d44ecce0d0, C4<0>, C4<0>;
L_0x55d44eccd990 .functor AND 1, L_0x55d44eccdd50, L_0x55d44eccdf10, C4<1>, C4<1>;
L_0x55d44eccda00 .functor AND 1, L_0x55d44eccdd50, L_0x55d44ecce0d0, C4<1>, C4<1>;
L_0x55d44eccdac0 .functor OR 1, L_0x55d44eccd990, L_0x55d44eccda00, C4<0>, C4<0>;
L_0x55d44eccdbd0 .functor AND 1, L_0x55d44ecce0d0, L_0x55d44eccdf10, C4<1>, C4<1>;
L_0x55d44eccdc40 .functor OR 1, L_0x55d44eccdac0, L_0x55d44eccdbd0, C4<0>, C4<0>;
v0x55d44da187a0_0 .net *"_s0", 0 0, L_0x55d44eccd8b0;  1 drivers
v0x55d44da18880_0 .net *"_s10", 0 0, L_0x55d44eccdbd0;  1 drivers
v0x55d44da19b30_0 .net *"_s4", 0 0, L_0x55d44eccd990;  1 drivers
v0x55d44da19bf0_0 .net *"_s6", 0 0, L_0x55d44eccda00;  1 drivers
v0x55d44da0df80_0 .net *"_s8", 0 0, L_0x55d44eccdac0;  1 drivers
v0x55d44da16a10_0 .net "a", 0 0, L_0x55d44eccdd50;  1 drivers
v0x55d44da16ad0_0 .net "b", 0 0, L_0x55d44eccdf10;  1 drivers
v0x55d44da16630_0 .net "ca", 0 0, L_0x55d44eccdc40;  1 drivers
v0x55d44da166d0_0 .net "cin", 0 0, L_0x55d44ecce0d0;  1 drivers
v0x55d44da0dc10_0 .net "sum", 0 0, L_0x55d44eccd920;  1 drivers
S_0x55d44da10790 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44da488f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d9ffb90_0 .net "a", 3 0, L_0x55d44ecd0fd0;  1 drivers
v0x55d44d9ffc90_0 .net "b", 3 0, L_0x55d44ecd1070;  1 drivers
v0x55d44d9f40d0_0 .net "ca", 3 0, L_0x55d44ecd0e60;  1 drivers
v0x55d44d9f4190_0 .net "cin", 3 0, L_0x55d44ecd1160;  1 drivers
v0x55d44d9fcb60_0 .net "sum", 3 0, L_0x55d44ecd0dc0;  1 drivers
L_0x55d44ecced80 .part L_0x55d44ecd0fd0, 0, 1;
L_0x55d44ecceeb0 .part L_0x55d44ecd1070, 0, 1;
L_0x55d44eccefe0 .part L_0x55d44ecd1160, 0, 1;
L_0x55d44eccf5f0 .part L_0x55d44ecd0fd0, 1, 1;
L_0x55d44eccf720 .part L_0x55d44ecd1070, 1, 1;
L_0x55d44eccf850 .part L_0x55d44ecd1160, 1, 1;
L_0x55d44eccff90 .part L_0x55d44ecd0fd0, 2, 1;
L_0x55d44ecd00c0 .part L_0x55d44ecd1070, 2, 1;
L_0x55d44ecd0240 .part L_0x55d44ecd1160, 2, 1;
L_0x55d44ecd0810 .part L_0x55d44ecd0fd0, 3, 1;
L_0x55d44ecd09d0 .part L_0x55d44ecd1070, 3, 1;
L_0x55d44ecd0b90 .part L_0x55d44ecd1160, 3, 1;
L_0x55d44ecd0dc0 .concat8 [ 1 1 1 1], L_0x55d44ecce820, L_0x55d44eccf180, L_0x55d44eccfa30, L_0x55d44ecd03e0;
L_0x55d44ecd0e60 .concat8 [ 1 1 1 1], L_0x55d44eccec70, L_0x55d44eccf4e0, L_0x55d44eccfe80, L_0x55d44ecd0700;
S_0x55d44da0d7e0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44da10790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecce290 .functor XOR 1, L_0x55d44ecced80, L_0x55d44ecceeb0, C4<0>, C4<0>;
L_0x55d44ecce820 .functor XOR 1, L_0x55d44ecce290, L_0x55d44eccefe0, C4<0>, C4<0>;
L_0x55d44ecce8e0 .functor AND 1, L_0x55d44ecced80, L_0x55d44ecceeb0, C4<1>, C4<1>;
L_0x55d44ecce9f0 .functor AND 1, L_0x55d44ecced80, L_0x55d44eccefe0, C4<1>, C4<1>;
L_0x55d44ecceab0 .functor OR 1, L_0x55d44ecce8e0, L_0x55d44ecce9f0, C4<0>, C4<0>;
L_0x55d44eccebc0 .functor AND 1, L_0x55d44eccefe0, L_0x55d44ecceeb0, C4<1>, C4<1>;
L_0x55d44eccec70 .functor OR 1, L_0x55d44ecceab0, L_0x55d44eccebc0, C4<0>, C4<0>;
v0x55d44da14b10_0 .net *"_s0", 0 0, L_0x55d44ecce290;  1 drivers
v0x55d44da14bb0_0 .net *"_s10", 0 0, L_0x55d44eccebc0;  1 drivers
v0x55d44da15f40_0 .net *"_s4", 0 0, L_0x55d44ecce8e0;  1 drivers
v0x55d44da16030_0 .net *"_s6", 0 0, L_0x55d44ecce9f0;  1 drivers
v0x55d44da11bc0_0 .net *"_s8", 0 0, L_0x55d44ecceab0;  1 drivers
v0x55d44da12ff0_0 .net "a", 0 0, L_0x55d44ecced80;  1 drivers
v0x55d44da130b0_0 .net "b", 0 0, L_0x55d44ecceeb0;  1 drivers
v0x55d44da0ec70_0 .net "ca", 0 0, L_0x55d44eccec70;  1 drivers
v0x55d44da0ed10_0 .net "cin", 0 0, L_0x55d44eccefe0;  1 drivers
v0x55d44da100a0_0 .net "sum", 0 0, L_0x55d44ecce820;  1 drivers
S_0x55d44da0bd60 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44da10790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eccf110 .functor XOR 1, L_0x55d44eccf5f0, L_0x55d44eccf720, C4<0>, C4<0>;
L_0x55d44eccf180 .functor XOR 1, L_0x55d44eccf110, L_0x55d44eccf850, C4<0>, C4<0>;
L_0x55d44eccf1f0 .functor AND 1, L_0x55d44eccf5f0, L_0x55d44eccf720, C4<1>, C4<1>;
L_0x55d44eccf260 .functor AND 1, L_0x55d44eccf5f0, L_0x55d44eccf850, C4<1>, C4<1>;
L_0x55d44eccf320 .functor OR 1, L_0x55d44eccf1f0, L_0x55d44eccf260, C4<0>, C4<0>;
L_0x55d44eccf430 .functor AND 1, L_0x55d44eccf850, L_0x55d44eccf720, C4<1>, C4<1>;
L_0x55d44eccf4e0 .functor OR 1, L_0x55d44eccf320, L_0x55d44eccf430, C4<0>, C4<0>;
v0x55d44da0d0f0_0 .net *"_s0", 0 0, L_0x55d44eccf110;  1 drivers
v0x55d44da0d1d0_0 .net *"_s10", 0 0, L_0x55d44eccf430;  1 drivers
v0x55d44da0a7f0_0 .net *"_s4", 0 0, L_0x55d44eccf1f0;  1 drivers
v0x55d44da0a8c0_0 .net *"_s6", 0 0, L_0x55d44eccf260;  1 drivers
v0x55d44d9fdea0_0 .net *"_s8", 0 0, L_0x55d44eccf320;  1 drivers
v0x55d44d9fdf80_0 .net "a", 0 0, L_0x55d44eccf5f0;  1 drivers
v0x55d44d9f1550_0 .net "b", 0 0, L_0x55d44eccf720;  1 drivers
v0x55d44d9f1610_0 .net "ca", 0 0, L_0x55d44eccf4e0;  1 drivers
v0x55d44da00a20_0 .net "cin", 0 0, L_0x55d44eccf850;  1 drivers
v0x55d44da094b0_0 .net "sum", 0 0, L_0x55d44eccf180;  1 drivers
S_0x55d44da090d0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44da10790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eccf9c0 .functor XOR 1, L_0x55d44eccff90, L_0x55d44ecd00c0, C4<0>, C4<0>;
L_0x55d44eccfa30 .functor XOR 1, L_0x55d44eccf9c0, L_0x55d44ecd0240, C4<0>, C4<0>;
L_0x55d44eccfaf0 .functor AND 1, L_0x55d44eccff90, L_0x55d44ecd00c0, C4<1>, C4<1>;
L_0x55d44eccfc00 .functor AND 1, L_0x55d44eccff90, L_0x55d44ecd0240, C4<1>, C4<1>;
L_0x55d44eccfcc0 .functor OR 1, L_0x55d44eccfaf0, L_0x55d44eccfc00, C4<0>, C4<0>;
L_0x55d44eccfdd0 .functor AND 1, L_0x55d44ecd0240, L_0x55d44ecd00c0, C4<1>, C4<1>;
L_0x55d44eccfe80 .functor OR 1, L_0x55d44eccfcc0, L_0x55d44eccfdd0, C4<0>, C4<0>;
v0x55d44da00600_0 .net *"_s0", 0 0, L_0x55d44eccf9c0;  1 drivers
v0x55d44da006c0_0 .net *"_s10", 0 0, L_0x55d44eccfdd0;  1 drivers
v0x55d44da06560_0 .net *"_s4", 0 0, L_0x55d44eccfaf0;  1 drivers
v0x55d44da06650_0 .net *"_s6", 0 0, L_0x55d44eccfc00;  1 drivers
v0x55d44da06180_0 .net *"_s8", 0 0, L_0x55d44eccfcc0;  1 drivers
v0x55d44da03610_0 .net "a", 0 0, L_0x55d44eccff90;  1 drivers
v0x55d44da036d0_0 .net "b", 0 0, L_0x55d44ecd00c0;  1 drivers
v0x55d44da03230_0 .net "ca", 0 0, L_0x55d44eccfe80;  1 drivers
v0x55d44da032d0_0 .net "cin", 0 0, L_0x55d44ecd0240;  1 drivers
v0x55d44da00330_0 .net "sum", 0 0, L_0x55d44eccfa30;  1 drivers
S_0x55d44da075b0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44da10790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecd0370 .functor XOR 1, L_0x55d44ecd0810, L_0x55d44ecd09d0, C4<0>, C4<0>;
L_0x55d44ecd03e0 .functor XOR 1, L_0x55d44ecd0370, L_0x55d44ecd0b90, C4<0>, C4<0>;
L_0x55d44ecd0450 .functor AND 1, L_0x55d44ecd0810, L_0x55d44ecd09d0, C4<1>, C4<1>;
L_0x55d44ecd04c0 .functor AND 1, L_0x55d44ecd0810, L_0x55d44ecd0b90, C4<1>, C4<1>;
L_0x55d44ecd0580 .functor OR 1, L_0x55d44ecd0450, L_0x55d44ecd04c0, C4<0>, C4<0>;
L_0x55d44ecd0690 .functor AND 1, L_0x55d44ecd0b90, L_0x55d44ecd09d0, C4<1>, C4<1>;
L_0x55d44ecd0700 .functor OR 1, L_0x55d44ecd0580, L_0x55d44ecd0690, C4<0>, C4<0>;
v0x55d44da089e0_0 .net *"_s0", 0 0, L_0x55d44ecd0370;  1 drivers
v0x55d44da08ac0_0 .net *"_s10", 0 0, L_0x55d44ecd0690;  1 drivers
v0x55d44da04660_0 .net *"_s4", 0 0, L_0x55d44ecd0450;  1 drivers
v0x55d44da04720_0 .net *"_s6", 0 0, L_0x55d44ecd04c0;  1 drivers
v0x55d44da05a90_0 .net *"_s8", 0 0, L_0x55d44ecd0580;  1 drivers
v0x55d44da01710_0 .net "a", 0 0, L_0x55d44ecd0810;  1 drivers
v0x55d44da017d0_0 .net "b", 0 0, L_0x55d44ecd09d0;  1 drivers
v0x55d44da02b40_0 .net "ca", 0 0, L_0x55d44ecd0700;  1 drivers
v0x55d44da02be0_0 .net "cin", 0 0, L_0x55d44ecd0b90;  1 drivers
v0x55d44d9fe8b0_0 .net "sum", 0 0, L_0x55d44ecd03e0;  1 drivers
S_0x55d44d9fc780 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44da488f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d9e98a0_0 .net "a", 3 0, L_0x55d44ecd3970;  1 drivers
v0x55d44d9e99a0_0 .net "b", 3 0, L_0x55d44ecd3aa0;  1 drivers
v0x55d44d9e5560_0 .net "ca", 3 0, L_0x55d44ecd3800;  1 drivers
v0x55d44d9e5620_0 .net "cin", 3 0, L_0x55d44ecd3bd0;  1 drivers
v0x55d44d9e68f0_0 .net "sum", 3 0, L_0x55d44ecd3760;  1 drivers
L_0x55d44ecd1720 .part L_0x55d44ecd3970, 0, 1;
L_0x55d44ecd1850 .part L_0x55d44ecd3aa0, 0, 1;
L_0x55d44ecd1980 .part L_0x55d44ecd3bd0, 0, 1;
L_0x55d44ecd1f90 .part L_0x55d44ecd3970, 1, 1;
L_0x55d44ecd20c0 .part L_0x55d44ecd3aa0, 1, 1;
L_0x55d44ecd21f0 .part L_0x55d44ecd3bd0, 1, 1;
L_0x55d44ecd2930 .part L_0x55d44ecd3970, 2, 1;
L_0x55d44ecd2a60 .part L_0x55d44ecd3aa0, 2, 1;
L_0x55d44ecd2be0 .part L_0x55d44ecd3bd0, 2, 1;
L_0x55d44ecd31b0 .part L_0x55d44ecd3970, 3, 1;
L_0x55d44ecd3370 .part L_0x55d44ecd3aa0, 3, 1;
L_0x55d44ecd3530 .part L_0x55d44ecd3bd0, 3, 1;
L_0x55d44ecd3760 .concat8 [ 1 1 1 1], L_0x55d44ecd1200, L_0x55d44ecd1b20, L_0x55d44ecd23d0, L_0x55d44ecd2d80;
L_0x55d44ecd3800 .concat8 [ 1 1 1 1], L_0x55d44ecd1610, L_0x55d44ecd1e80, L_0x55d44ecd2820, L_0x55d44ecd30a0;
S_0x55d44d9f3cb0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d9fc780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecd0d50 .functor XOR 1, L_0x55d44ecd1720, L_0x55d44ecd1850, C4<0>, C4<0>;
L_0x55d44ecd1200 .functor XOR 1, L_0x55d44ecd0d50, L_0x55d44ecd1980, C4<0>, C4<0>;
L_0x55d44ecd12c0 .functor AND 1, L_0x55d44ecd1720, L_0x55d44ecd1850, C4<1>, C4<1>;
L_0x55d44ecd13d0 .functor AND 1, L_0x55d44ecd1720, L_0x55d44ecd1980, C4<1>, C4<1>;
L_0x55d44ecd1490 .functor OR 1, L_0x55d44ecd12c0, L_0x55d44ecd13d0, C4<0>, C4<0>;
L_0x55d44ecd15a0 .functor AND 1, L_0x55d44ecd1980, L_0x55d44ecd1850, C4<1>, C4<1>;
L_0x55d44ecd1610 .functor OR 1, L_0x55d44ecd1490, L_0x55d44ecd15a0, C4<0>, C4<0>;
v0x55d44d9f9c10_0 .net *"_s0", 0 0, L_0x55d44ecd0d50;  1 drivers
v0x55d44d9f9cb0_0 .net *"_s10", 0 0, L_0x55d44ecd15a0;  1 drivers
v0x55d44d9f9830_0 .net *"_s4", 0 0, L_0x55d44ecd12c0;  1 drivers
v0x55d44d9f9920_0 .net *"_s6", 0 0, L_0x55d44ecd13d0;  1 drivers
v0x55d44d9f6cc0_0 .net *"_s8", 0 0, L_0x55d44ecd1490;  1 drivers
v0x55d44d9f68e0_0 .net "a", 0 0, L_0x55d44ecd1720;  1 drivers
v0x55d44d9f69a0_0 .net "b", 0 0, L_0x55d44ecd1850;  1 drivers
v0x55d44d9f3930_0 .net "ca", 0 0, L_0x55d44ecd1610;  1 drivers
v0x55d44d9f39d0_0 .net "cin", 0 0, L_0x55d44ecd1980;  1 drivers
v0x55d44d9fad10_0 .net "sum", 0 0, L_0x55d44ecd1200;  1 drivers
S_0x55d44d9fc090 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d9fc780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecd1ab0 .functor XOR 1, L_0x55d44ecd1f90, L_0x55d44ecd20c0, C4<0>, C4<0>;
L_0x55d44ecd1b20 .functor XOR 1, L_0x55d44ecd1ab0, L_0x55d44ecd21f0, C4<0>, C4<0>;
L_0x55d44ecd1b90 .functor AND 1, L_0x55d44ecd1f90, L_0x55d44ecd20c0, C4<1>, C4<1>;
L_0x55d44ecd1c00 .functor AND 1, L_0x55d44ecd1f90, L_0x55d44ecd21f0, C4<1>, C4<1>;
L_0x55d44ecd1cc0 .functor OR 1, L_0x55d44ecd1b90, L_0x55d44ecd1c00, C4<0>, C4<0>;
L_0x55d44ecd1dd0 .functor AND 1, L_0x55d44ecd21f0, L_0x55d44ecd20c0, C4<1>, C4<1>;
L_0x55d44ecd1e80 .functor OR 1, L_0x55d44ecd1cc0, L_0x55d44ecd1dd0, C4<0>, C4<0>;
v0x55d44d9f7d10_0 .net *"_s0", 0 0, L_0x55d44ecd1ab0;  1 drivers
v0x55d44d9f7dd0_0 .net *"_s10", 0 0, L_0x55d44ecd1dd0;  1 drivers
v0x55d44d9f9140_0 .net *"_s4", 0 0, L_0x55d44ecd1b90;  1 drivers
v0x55d44d9f9230_0 .net *"_s6", 0 0, L_0x55d44ecd1c00;  1 drivers
v0x55d44d9f4dc0_0 .net *"_s8", 0 0, L_0x55d44ecd1cc0;  1 drivers
v0x55d44d9f61f0_0 .net "a", 0 0, L_0x55d44ecd1f90;  1 drivers
v0x55d44d9f62b0_0 .net "b", 0 0, L_0x55d44ecd20c0;  1 drivers
v0x55d44d9f1eb0_0 .net "ca", 0 0, L_0x55d44ecd1e80;  1 drivers
v0x55d44d9f1f70_0 .net "cin", 0 0, L_0x55d44ecd21f0;  1 drivers
v0x55d44d9f32f0_0 .net "sum", 0 0, L_0x55d44ecd1b20;  1 drivers
S_0x55d44d9e7780 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d9fc780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecd2360 .functor XOR 1, L_0x55d44ecd2930, L_0x55d44ecd2a60, C4<0>, C4<0>;
L_0x55d44ecd23d0 .functor XOR 1, L_0x55d44ecd2360, L_0x55d44ecd2be0, C4<0>, C4<0>;
L_0x55d44ecd2490 .functor AND 1, L_0x55d44ecd2930, L_0x55d44ecd2a60, C4<1>, C4<1>;
L_0x55d44ecd25a0 .functor AND 1, L_0x55d44ecd2930, L_0x55d44ecd2be0, C4<1>, C4<1>;
L_0x55d44ecd2660 .functor OR 1, L_0x55d44ecd2490, L_0x55d44ecd25a0, C4<0>, C4<0>;
L_0x55d44ecd2770 .functor AND 1, L_0x55d44ecd2be0, L_0x55d44ecd2a60, C4<1>, C4<1>;
L_0x55d44ecd2820 .functor OR 1, L_0x55d44ecd2660, L_0x55d44ecd2770, C4<0>, C4<0>;
v0x55d44d9f0210_0 .net *"_s0", 0 0, L_0x55d44ecd2360;  1 drivers
v0x55d44d9f02d0_0 .net *"_s10", 0 0, L_0x55d44ecd2770;  1 drivers
v0x55d44d9efe30_0 .net *"_s4", 0 0, L_0x55d44ecd2490;  1 drivers
v0x55d44d9eff20_0 .net *"_s6", 0 0, L_0x55d44ecd25a0;  1 drivers
v0x55d44d9e7360_0 .net *"_s8", 0 0, L_0x55d44ecd2660;  1 drivers
v0x55d44d9ed2c0_0 .net "a", 0 0, L_0x55d44ecd2930;  1 drivers
v0x55d44d9ed380_0 .net "b", 0 0, L_0x55d44ecd2a60;  1 drivers
v0x55d44d9ecee0_0 .net "ca", 0 0, L_0x55d44ecd2820;  1 drivers
v0x55d44d9ecf80_0 .net "cin", 0 0, L_0x55d44ecd2be0;  1 drivers
v0x55d44d9ea420_0 .net "sum", 0 0, L_0x55d44ecd23d0;  1 drivers
S_0x55d44d9e9f90 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d9fc780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecd2d10 .functor XOR 1, L_0x55d44ecd31b0, L_0x55d44ecd3370, C4<0>, C4<0>;
L_0x55d44ecd2d80 .functor XOR 1, L_0x55d44ecd2d10, L_0x55d44ecd3530, C4<0>, C4<0>;
L_0x55d44ecd2df0 .functor AND 1, L_0x55d44ecd31b0, L_0x55d44ecd3370, C4<1>, C4<1>;
L_0x55d44ecd2e60 .functor AND 1, L_0x55d44ecd31b0, L_0x55d44ecd3530, C4<1>, C4<1>;
L_0x55d44ecd2f20 .functor OR 1, L_0x55d44ecd2df0, L_0x55d44ecd2e60, C4<0>, C4<0>;
L_0x55d44ecd3030 .functor AND 1, L_0x55d44ecd3530, L_0x55d44ecd3370, C4<1>, C4<1>;
L_0x55d44ecd30a0 .functor OR 1, L_0x55d44ecd2f20, L_0x55d44ecd3030, C4<0>, C4<0>;
v0x55d44d9e6fe0_0 .net *"_s0", 0 0, L_0x55d44ecd2d10;  1 drivers
v0x55d44d9e70c0_0 .net *"_s10", 0 0, L_0x55d44ecd3030;  1 drivers
v0x55d44d9ee310_0 .net *"_s4", 0 0, L_0x55d44ecd2df0;  1 drivers
v0x55d44d9ee3d0_0 .net *"_s6", 0 0, L_0x55d44ecd2e60;  1 drivers
v0x55d44d9ef740_0 .net *"_s8", 0 0, L_0x55d44ecd2f20;  1 drivers
v0x55d44d9eb3c0_0 .net "a", 0 0, L_0x55d44ecd31b0;  1 drivers
v0x55d44d9eb480_0 .net "b", 0 0, L_0x55d44ecd3370;  1 drivers
v0x55d44d9ec7f0_0 .net "ca", 0 0, L_0x55d44ecd30a0;  1 drivers
v0x55d44d9ec890_0 .net "cin", 0 0, L_0x55d44ecd3530;  1 drivers
v0x55d44d9e8520_0 .net "sum", 0 0, L_0x55d44ecd2d80;  1 drivers
S_0x55d44d9da920 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44da474c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44d982d10_0 .net "a", 15 0, L_0x55d44ecdedc0;  1 drivers
v0x55d44d982df0_0 .net "b", 15 0, L_0x55d44ecdeeb0;  1 drivers
v0x55d44d97fd60_0 .net "ca", 15 0, L_0x55d44ecdeb60;  1 drivers
v0x55d44d97fe20_0 .net "cin", 15 0, L_0x55d44ecdefa0;  1 drivers
v0x55d44d987090_0 .net "sum", 15 0, L_0x55d44ecdeac0;  1 drivers
L_0x55d44ecd6990 .part L_0x55d44ecdedc0, 0, 4;
L_0x55d44ecd6a30 .part L_0x55d44ecdeeb0, 0, 4;
L_0x55d44ecd6ad0 .part L_0x55d44ecdefa0, 0, 4;
L_0x55d44ecd9320 .part L_0x55d44ecdedc0, 4, 4;
L_0x55d44ecd9410 .part L_0x55d44ecdeeb0, 4, 4;
L_0x55d44ecd9500 .part L_0x55d44ecdefa0, 4, 4;
L_0x55d44ecdbde0 .part L_0x55d44ecdedc0, 8, 4;
L_0x55d44ecdbe80 .part L_0x55d44ecdeeb0, 8, 4;
L_0x55d44ecdbf70 .part L_0x55d44ecdefa0, 8, 4;
L_0x55d44ecde6c0 .part L_0x55d44ecdedc0, 12, 4;
L_0x55d44ecde7f0 .part L_0x55d44ecdeeb0, 12, 4;
L_0x55d44ecde920 .part L_0x55d44ecdefa0, 12, 4;
L_0x55d44ecdeac0 .concat8 [ 4 4 4 4], L_0x55d44ecd6780, L_0x55d44ecd9110, L_0x55d44ecdbb80, L_0x55d44ecde4b0;
L_0x55d44ecdeb60 .concat8 [ 4 4 4 4], L_0x55d44ecd6820, L_0x55d44ecd91b0, L_0x55d44ecdbc20, L_0x55d44ecde550;
S_0x55d44d9e0880 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44d9da920;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d9cd6d0_0 .net "a", 3 0, L_0x55d44ecd6990;  1 drivers
v0x55d44d9cd7d0_0 .net "b", 3 0, L_0x55d44ecd6a30;  1 drivers
v0x55d44d9ceb00_0 .net "ca", 3 0, L_0x55d44ecd6820;  1 drivers
v0x55d44d9cebc0_0 .net "cin", 3 0, L_0x55d44ecd6ad0;  1 drivers
v0x55d44d9ca7c0_0 .net "sum", 3 0, L_0x55d44ecd6780;  1 drivers
L_0x55d44ecd4740 .part L_0x55d44ecd6990, 0, 1;
L_0x55d44ecd4870 .part L_0x55d44ecd6a30, 0, 1;
L_0x55d44ecd49a0 .part L_0x55d44ecd6ad0, 0, 1;
L_0x55d44ecd4fb0 .part L_0x55d44ecd6990, 1, 1;
L_0x55d44ecd50e0 .part L_0x55d44ecd6a30, 1, 1;
L_0x55d44ecd5210 .part L_0x55d44ecd6ad0, 1, 1;
L_0x55d44ecd5950 .part L_0x55d44ecd6990, 2, 1;
L_0x55d44ecd5a80 .part L_0x55d44ecd6a30, 2, 1;
L_0x55d44ecd5c00 .part L_0x55d44ecd6ad0, 2, 1;
L_0x55d44ecd61d0 .part L_0x55d44ecd6990, 3, 1;
L_0x55d44ecd6390 .part L_0x55d44ecd6a30, 3, 1;
L_0x55d44ecd6550 .part L_0x55d44ecd6ad0, 3, 1;
L_0x55d44ecd6780 .concat8 [ 1 1 1 1], L_0x55d44ecd36f0, L_0x55d44ecd4b40, L_0x55d44ecd53f0, L_0x55d44ecd5da0;
L_0x55d44ecd6820 .concat8 [ 1 1 1 1], L_0x55d44ecd4630, L_0x55d44ecd4ea0, L_0x55d44ecd5840, L_0x55d44ecd60c0;
S_0x55d44d9e04a0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d9e0880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecd3d00 .functor XOR 1, L_0x55d44ecd4740, L_0x55d44ecd4870, C4<0>, C4<0>;
L_0x55d44ecd36f0 .functor XOR 1, L_0x55d44ecd3d00, L_0x55d44ecd49a0, C4<0>, C4<0>;
L_0x55d44ecd42a0 .functor AND 1, L_0x55d44ecd4740, L_0x55d44ecd4870, C4<1>, C4<1>;
L_0x55d44ecd43b0 .functor AND 1, L_0x55d44ecd4740, L_0x55d44ecd49a0, C4<1>, C4<1>;
L_0x55d44ecd4470 .functor OR 1, L_0x55d44ecd42a0, L_0x55d44ecd43b0, C4<0>, C4<0>;
L_0x55d44ecd4580 .functor AND 1, L_0x55d44ecd49a0, L_0x55d44ecd4870, C4<1>, C4<1>;
L_0x55d44ecd4630 .functor OR 1, L_0x55d44ecd4470, L_0x55d44ecd4580, C4<0>, C4<0>;
v0x55d44d9dd930_0 .net *"_s0", 0 0, L_0x55d44ecd3d00;  1 drivers
v0x55d44d9dd9d0_0 .net *"_s10", 0 0, L_0x55d44ecd4580;  1 drivers
v0x55d44d9dd550_0 .net *"_s4", 0 0, L_0x55d44ecd42a0;  1 drivers
v0x55d44d9dd640_0 .net *"_s6", 0 0, L_0x55d44ecd43b0;  1 drivers
v0x55d44d9da5a0_0 .net *"_s8", 0 0, L_0x55d44ecd4470;  1 drivers
v0x55d44d9e18d0_0 .net "a", 0 0, L_0x55d44ecd4740;  1 drivers
v0x55d44d9e1990_0 .net "b", 0 0, L_0x55d44ecd4870;  1 drivers
v0x55d44d9e2d00_0 .net "ca", 0 0, L_0x55d44ecd4630;  1 drivers
v0x55d44d9e2da0_0 .net "cin", 0 0, L_0x55d44ecd49a0;  1 drivers
v0x55d44d9de980_0 .net "sum", 0 0, L_0x55d44ecd36f0;  1 drivers
S_0x55d44d9dfdb0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d9e0880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecd4ad0 .functor XOR 1, L_0x55d44ecd4fb0, L_0x55d44ecd50e0, C4<0>, C4<0>;
L_0x55d44ecd4b40 .functor XOR 1, L_0x55d44ecd4ad0, L_0x55d44ecd5210, C4<0>, C4<0>;
L_0x55d44ecd4bb0 .functor AND 1, L_0x55d44ecd4fb0, L_0x55d44ecd50e0, C4<1>, C4<1>;
L_0x55d44ecd4c20 .functor AND 1, L_0x55d44ecd4fb0, L_0x55d44ecd5210, C4<1>, C4<1>;
L_0x55d44ecd4ce0 .functor OR 1, L_0x55d44ecd4bb0, L_0x55d44ecd4c20, C4<0>, C4<0>;
L_0x55d44ecd4df0 .functor AND 1, L_0x55d44ecd5210, L_0x55d44ecd50e0, C4<1>, C4<1>;
L_0x55d44ecd4ea0 .functor OR 1, L_0x55d44ecd4ce0, L_0x55d44ecd4df0, C4<0>, C4<0>;
v0x55d44d9dba30_0 .net *"_s0", 0 0, L_0x55d44ecd4ad0;  1 drivers
v0x55d44d9dbb10_0 .net *"_s10", 0 0, L_0x55d44ecd4df0;  1 drivers
v0x55d44d9dce60_0 .net *"_s4", 0 0, L_0x55d44ecd4bb0;  1 drivers
v0x55d44d9dcf30_0 .net *"_s6", 0 0, L_0x55d44ecd4c20;  1 drivers
v0x55d44d9d8a80_0 .net *"_s8", 0 0, L_0x55d44ecd4ce0;  1 drivers
v0x55d44d9d8b60_0 .net "a", 0 0, L_0x55d44ecd4fb0;  1 drivers
v0x55d44d9d9eb0_0 .net "b", 0 0, L_0x55d44ecd50e0;  1 drivers
v0x55d44d9d9f70_0 .net "ca", 0 0, L_0x55d44ecd4ea0;  1 drivers
v0x55d44d9d7320_0 .net "cin", 0 0, L_0x55d44ecd5210;  1 drivers
v0x55d44d9c9e60_0 .net "sum", 0 0, L_0x55d44ecd4b40;  1 drivers
S_0x55d44d9bd510 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d9e0880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecd5380 .functor XOR 1, L_0x55d44ecd5950, L_0x55d44ecd5a80, C4<0>, C4<0>;
L_0x55d44ecd53f0 .functor XOR 1, L_0x55d44ecd5380, L_0x55d44ecd5c00, C4<0>, C4<0>;
L_0x55d44ecd54b0 .functor AND 1, L_0x55d44ecd5950, L_0x55d44ecd5a80, C4<1>, C4<1>;
L_0x55d44ecd55c0 .functor AND 1, L_0x55d44ecd5950, L_0x55d44ecd5c00, C4<1>, C4<1>;
L_0x55d44ecd5680 .functor OR 1, L_0x55d44ecd54b0, L_0x55d44ecd55c0, C4<0>, C4<0>;
L_0x55d44ecd5790 .functor AND 1, L_0x55d44ecd5c00, L_0x55d44ecd5a80, C4<1>, C4<1>;
L_0x55d44ecd5840 .functor OR 1, L_0x55d44ecd5680, L_0x55d44ecd5790, C4<0>, C4<0>;
v0x55d44d9cc9e0_0 .net *"_s0", 0 0, L_0x55d44ecd5380;  1 drivers
v0x55d44d9ccaa0_0 .net *"_s10", 0 0, L_0x55d44ecd5790;  1 drivers
v0x55d44d9d5470_0 .net *"_s4", 0 0, L_0x55d44ecd54b0;  1 drivers
v0x55d44d9d5560_0 .net *"_s6", 0 0, L_0x55d44ecd55c0;  1 drivers
v0x55d44d9d5090_0 .net *"_s8", 0 0, L_0x55d44ecd5680;  1 drivers
v0x55d44d9cc5c0_0 .net "a", 0 0, L_0x55d44ecd5950;  1 drivers
v0x55d44d9cc680_0 .net "b", 0 0, L_0x55d44ecd5a80;  1 drivers
v0x55d44d9d2520_0 .net "ca", 0 0, L_0x55d44ecd5840;  1 drivers
v0x55d44d9d25c0_0 .net "cin", 0 0, L_0x55d44ecd5c00;  1 drivers
v0x55d44d9d21f0_0 .net "sum", 0 0, L_0x55d44ecd53f0;  1 drivers
S_0x55d44d9cf5d0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d9e0880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecd5d30 .functor XOR 1, L_0x55d44ecd61d0, L_0x55d44ecd6390, C4<0>, C4<0>;
L_0x55d44ecd5da0 .functor XOR 1, L_0x55d44ecd5d30, L_0x55d44ecd6550, C4<0>, C4<0>;
L_0x55d44ecd5e10 .functor AND 1, L_0x55d44ecd61d0, L_0x55d44ecd6390, C4<1>, C4<1>;
L_0x55d44ecd5e80 .functor AND 1, L_0x55d44ecd61d0, L_0x55d44ecd6550, C4<1>, C4<1>;
L_0x55d44ecd5f40 .functor OR 1, L_0x55d44ecd5e10, L_0x55d44ecd5e80, C4<0>, C4<0>;
L_0x55d44ecd6050 .functor AND 1, L_0x55d44ecd6550, L_0x55d44ecd6390, C4<1>, C4<1>;
L_0x55d44ecd60c0 .functor OR 1, L_0x55d44ecd5f40, L_0x55d44ecd6050, C4<0>, C4<0>;
v0x55d44d9cf1f0_0 .net *"_s0", 0 0, L_0x55d44ecd5d30;  1 drivers
v0x55d44d9cf2d0_0 .net *"_s10", 0 0, L_0x55d44ecd6050;  1 drivers
v0x55d44d9cc240_0 .net *"_s4", 0 0, L_0x55d44ecd5e10;  1 drivers
v0x55d44d9cc300_0 .net *"_s6", 0 0, L_0x55d44ecd5e80;  1 drivers
v0x55d44d9d3570_0 .net *"_s8", 0 0, L_0x55d44ecd5f40;  1 drivers
v0x55d44d9d49a0_0 .net "a", 0 0, L_0x55d44ecd61d0;  1 drivers
v0x55d44d9d4a60_0 .net "b", 0 0, L_0x55d44ecd6390;  1 drivers
v0x55d44d9d0620_0 .net "ca", 0 0, L_0x55d44ecd60c0;  1 drivers
v0x55d44d9d06c0_0 .net "cin", 0 0, L_0x55d44ecd6550;  1 drivers
v0x55d44d9d1b00_0 .net "sum", 0 0, L_0x55d44ecd5da0;  1 drivers
S_0x55d44d9cbb50 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44d9da920;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d9b7380_0 .net "a", 3 0, L_0x55d44ecd9320;  1 drivers
v0x55d44d9b7480_0 .net "b", 3 0, L_0x55d44ecd9410;  1 drivers
v0x55d44d9b87b0_0 .net "ca", 3 0, L_0x55d44ecd91b0;  1 drivers
v0x55d44d9b8870_0 .net "cin", 3 0, L_0x55d44ecd9500;  1 drivers
v0x55d44d9b4430_0 .net "sum", 3 0, L_0x55d44ecd9110;  1 drivers
L_0x55d44ecd70d0 .part L_0x55d44ecd9320, 0, 1;
L_0x55d44ecd7200 .part L_0x55d44ecd9410, 0, 1;
L_0x55d44ecd7330 .part L_0x55d44ecd9500, 0, 1;
L_0x55d44ecd7940 .part L_0x55d44ecd9320, 1, 1;
L_0x55d44ecd7a70 .part L_0x55d44ecd9410, 1, 1;
L_0x55d44ecd7ba0 .part L_0x55d44ecd9500, 1, 1;
L_0x55d44ecd82e0 .part L_0x55d44ecd9320, 2, 1;
L_0x55d44ecd8410 .part L_0x55d44ecd9410, 2, 1;
L_0x55d44ecd8590 .part L_0x55d44ecd9500, 2, 1;
L_0x55d44ecd8b60 .part L_0x55d44ecd9320, 3, 1;
L_0x55d44ecd8d20 .part L_0x55d44ecd9410, 3, 1;
L_0x55d44ecd8ee0 .part L_0x55d44ecd9500, 3, 1;
L_0x55d44ecd9110 .concat8 [ 1 1 1 1], L_0x55d44ecd6b70, L_0x55d44ecd74d0, L_0x55d44ecd7d80, L_0x55d44ecd8730;
L_0x55d44ecd91b0 .concat8 [ 1 1 1 1], L_0x55d44ecd6fc0, L_0x55d44ecd7830, L_0x55d44ecd81d0, L_0x55d44ecd8a50;
S_0x55d44d9c0090 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d9cbb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecd6710 .functor XOR 1, L_0x55d44ecd70d0, L_0x55d44ecd7200, C4<0>, C4<0>;
L_0x55d44ecd6b70 .functor XOR 1, L_0x55d44ecd6710, L_0x55d44ecd7330, C4<0>, C4<0>;
L_0x55d44ecd6c30 .functor AND 1, L_0x55d44ecd70d0, L_0x55d44ecd7200, C4<1>, C4<1>;
L_0x55d44ecd6d40 .functor AND 1, L_0x55d44ecd70d0, L_0x55d44ecd7330, C4<1>, C4<1>;
L_0x55d44ecd6e00 .functor OR 1, L_0x55d44ecd6c30, L_0x55d44ecd6d40, C4<0>, C4<0>;
L_0x55d44ecd6f10 .functor AND 1, L_0x55d44ecd7330, L_0x55d44ecd7200, C4<1>, C4<1>;
L_0x55d44ecd6fc0 .functor OR 1, L_0x55d44ecd6e00, L_0x55d44ecd6f10, C4<0>, C4<0>;
v0x55d44d9c8b20_0 .net *"_s0", 0 0, L_0x55d44ecd6710;  1 drivers
v0x55d44d9c8bc0_0 .net *"_s10", 0 0, L_0x55d44ecd6f10;  1 drivers
v0x55d44d9c8740_0 .net *"_s4", 0 0, L_0x55d44ecd6c30;  1 drivers
v0x55d44d9c8830_0 .net *"_s6", 0 0, L_0x55d44ecd6d40;  1 drivers
v0x55d44d9bfc70_0 .net *"_s8", 0 0, L_0x55d44ecd6e00;  1 drivers
v0x55d44d9c5bd0_0 .net "a", 0 0, L_0x55d44ecd70d0;  1 drivers
v0x55d44d9c5c90_0 .net "b", 0 0, L_0x55d44ecd7200;  1 drivers
v0x55d44d9c57f0_0 .net "ca", 0 0, L_0x55d44ecd6fc0;  1 drivers
v0x55d44d9c5890_0 .net "cin", 0 0, L_0x55d44ecd7330;  1 drivers
v0x55d44d9c2d30_0 .net "sum", 0 0, L_0x55d44ecd6b70;  1 drivers
S_0x55d44d9c28a0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d9cbb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecd7460 .functor XOR 1, L_0x55d44ecd7940, L_0x55d44ecd7a70, C4<0>, C4<0>;
L_0x55d44ecd74d0 .functor XOR 1, L_0x55d44ecd7460, L_0x55d44ecd7ba0, C4<0>, C4<0>;
L_0x55d44ecd7540 .functor AND 1, L_0x55d44ecd7940, L_0x55d44ecd7a70, C4<1>, C4<1>;
L_0x55d44ecd75b0 .functor AND 1, L_0x55d44ecd7940, L_0x55d44ecd7ba0, C4<1>, C4<1>;
L_0x55d44ecd7670 .functor OR 1, L_0x55d44ecd7540, L_0x55d44ecd75b0, C4<0>, C4<0>;
L_0x55d44ecd7780 .functor AND 1, L_0x55d44ecd7ba0, L_0x55d44ecd7a70, C4<1>, C4<1>;
L_0x55d44ecd7830 .functor OR 1, L_0x55d44ecd7670, L_0x55d44ecd7780, C4<0>, C4<0>;
v0x55d44d9bf8f0_0 .net *"_s0", 0 0, L_0x55d44ecd7460;  1 drivers
v0x55d44d9bf9b0_0 .net *"_s10", 0 0, L_0x55d44ecd7780;  1 drivers
v0x55d44d9c6c20_0 .net *"_s4", 0 0, L_0x55d44ecd7540;  1 drivers
v0x55d44d9c6d10_0 .net *"_s6", 0 0, L_0x55d44ecd75b0;  1 drivers
v0x55d44d9c8050_0 .net *"_s8", 0 0, L_0x55d44ecd7670;  1 drivers
v0x55d44d9c3cd0_0 .net "a", 0 0, L_0x55d44ecd7940;  1 drivers
v0x55d44d9c3d90_0 .net "b", 0 0, L_0x55d44ecd7a70;  1 drivers
v0x55d44d9c5100_0 .net "ca", 0 0, L_0x55d44ecd7830;  1 drivers
v0x55d44d9c51c0_0 .net "cin", 0 0, L_0x55d44ecd7ba0;  1 drivers
v0x55d44d9c0e30_0 .net "sum", 0 0, L_0x55d44ecd74d0;  1 drivers
S_0x55d44d9c21b0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d9cbb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecd7d10 .functor XOR 1, L_0x55d44ecd82e0, L_0x55d44ecd8410, C4<0>, C4<0>;
L_0x55d44ecd7d80 .functor XOR 1, L_0x55d44ecd7d10, L_0x55d44ecd8590, C4<0>, C4<0>;
L_0x55d44ecd7e40 .functor AND 1, L_0x55d44ecd82e0, L_0x55d44ecd8410, C4<1>, C4<1>;
L_0x55d44ecd7f50 .functor AND 1, L_0x55d44ecd82e0, L_0x55d44ecd8590, C4<1>, C4<1>;
L_0x55d44ecd8010 .functor OR 1, L_0x55d44ecd7e40, L_0x55d44ecd7f50, C4<0>, C4<0>;
L_0x55d44ecd8120 .functor AND 1, L_0x55d44ecd8590, L_0x55d44ecd8410, C4<1>, C4<1>;
L_0x55d44ecd81d0 .functor OR 1, L_0x55d44ecd8010, L_0x55d44ecd8120, C4<0>, C4<0>;
v0x55d44d9bde70_0 .net *"_s0", 0 0, L_0x55d44ecd7d10;  1 drivers
v0x55d44d9bdf30_0 .net *"_s10", 0 0, L_0x55d44ecd8120;  1 drivers
v0x55d44d9bf200_0 .net *"_s4", 0 0, L_0x55d44ecd7e40;  1 drivers
v0x55d44d9bf2f0_0 .net *"_s6", 0 0, L_0x55d44ecd7f50;  1 drivers
v0x55d44d9b3740_0 .net *"_s8", 0 0, L_0x55d44ecd8010;  1 drivers
v0x55d44d9bc1d0_0 .net "a", 0 0, L_0x55d44ecd82e0;  1 drivers
v0x55d44d9bc290_0 .net "b", 0 0, L_0x55d44ecd8410;  1 drivers
v0x55d44d9bbdf0_0 .net "ca", 0 0, L_0x55d44ecd81d0;  1 drivers
v0x55d44d9bbe90_0 .net "cin", 0 0, L_0x55d44ecd8590;  1 drivers
v0x55d44d9b33d0_0 .net "sum", 0 0, L_0x55d44ecd7d80;  1 drivers
S_0x55d44d9b9280 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d9cbb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecd86c0 .functor XOR 1, L_0x55d44ecd8b60, L_0x55d44ecd8d20, C4<0>, C4<0>;
L_0x55d44ecd8730 .functor XOR 1, L_0x55d44ecd86c0, L_0x55d44ecd8ee0, C4<0>, C4<0>;
L_0x55d44ecd87a0 .functor AND 1, L_0x55d44ecd8b60, L_0x55d44ecd8d20, C4<1>, C4<1>;
L_0x55d44ecd8810 .functor AND 1, L_0x55d44ecd8b60, L_0x55d44ecd8ee0, C4<1>, C4<1>;
L_0x55d44ecd88d0 .functor OR 1, L_0x55d44ecd87a0, L_0x55d44ecd8810, C4<0>, C4<0>;
L_0x55d44ecd89e0 .functor AND 1, L_0x55d44ecd8ee0, L_0x55d44ecd8d20, C4<1>, C4<1>;
L_0x55d44ecd8a50 .functor OR 1, L_0x55d44ecd88d0, L_0x55d44ecd89e0, C4<0>, C4<0>;
v0x55d44d9b8ea0_0 .net *"_s0", 0 0, L_0x55d44ecd86c0;  1 drivers
v0x55d44d9b8f80_0 .net *"_s10", 0 0, L_0x55d44ecd89e0;  1 drivers
v0x55d44d9b6330_0 .net *"_s4", 0 0, L_0x55d44ecd87a0;  1 drivers
v0x55d44d9b63f0_0 .net *"_s6", 0 0, L_0x55d44ecd8810;  1 drivers
v0x55d44d9b5f50_0 .net *"_s8", 0 0, L_0x55d44ecd88d0;  1 drivers
v0x55d44d9b2fa0_0 .net "a", 0 0, L_0x55d44ecd8b60;  1 drivers
v0x55d44d9b3060_0 .net "b", 0 0, L_0x55d44ecd8d20;  1 drivers
v0x55d44d9ba2d0_0 .net "ca", 0 0, L_0x55d44ecd8a50;  1 drivers
v0x55d44d9ba370_0 .net "cin", 0 0, L_0x55d44ecd8ee0;  1 drivers
v0x55d44d9bb7b0_0 .net "sum", 0 0, L_0x55d44ecd8730;  1 drivers
S_0x55d44d9b5860 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44d9da920;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d99c390_0 .net "a", 3 0, L_0x55d44ecdbde0;  1 drivers
v0x55d44d99c490_0 .net "b", 3 0, L_0x55d44ecdbe80;  1 drivers
v0x55d44d99bfb0_0 .net "ca", 3 0, L_0x55d44ecdbc20;  1 drivers
v0x55d44d99c070_0 .net "cin", 3 0, L_0x55d44ecdbf70;  1 drivers
v0x55d44d999000_0 .net "sum", 3 0, L_0x55d44ecdbb80;  1 drivers
L_0x55d44ecd9b90 .part L_0x55d44ecdbde0, 0, 1;
L_0x55d44ecd9cc0 .part L_0x55d44ecdbe80, 0, 1;
L_0x55d44ecd9df0 .part L_0x55d44ecdbf70, 0, 1;
L_0x55d44ecda400 .part L_0x55d44ecdbde0, 1, 1;
L_0x55d44ecda530 .part L_0x55d44ecdbe80, 1, 1;
L_0x55d44ecda660 .part L_0x55d44ecdbf70, 1, 1;
L_0x55d44ecdada0 .part L_0x55d44ecdbde0, 2, 1;
L_0x55d44ecdaed0 .part L_0x55d44ecdbe80, 2, 1;
L_0x55d44ecdb000 .part L_0x55d44ecdbf70, 2, 1;
L_0x55d44ecdb5d0 .part L_0x55d44ecdbde0, 3, 1;
L_0x55d44ecdb790 .part L_0x55d44ecdbe80, 3, 1;
L_0x55d44ecdb950 .part L_0x55d44ecdbf70, 3, 1;
L_0x55d44ecdbb80 .concat8 [ 1 1 1 1], L_0x55d44ecd9630, L_0x55d44ecd9f90, L_0x55d44ecda840, L_0x55d44ecdb1a0;
L_0x55d44ecdbc20 .concat8 [ 1 1 1 1], L_0x55d44ecd9a80, L_0x55d44ecda2f0, L_0x55d44ecdac90, L_0x55d44ecdb4c0;
S_0x55d44d9b1520 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d9b5860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecd90a0 .functor XOR 1, L_0x55d44ecd9b90, L_0x55d44ecd9cc0, C4<0>, C4<0>;
L_0x55d44ecd9630 .functor XOR 1, L_0x55d44ecd90a0, L_0x55d44ecd9df0, C4<0>, C4<0>;
L_0x55d44ecd96f0 .functor AND 1, L_0x55d44ecd9b90, L_0x55d44ecd9cc0, C4<1>, C4<1>;
L_0x55d44ecd9800 .functor AND 1, L_0x55d44ecd9b90, L_0x55d44ecd9df0, C4<1>, C4<1>;
L_0x55d44ecd98c0 .functor OR 1, L_0x55d44ecd96f0, L_0x55d44ecd9800, C4<0>, C4<0>;
L_0x55d44ecd99d0 .functor AND 1, L_0x55d44ecd9df0, L_0x55d44ecd9cc0, C4<1>, C4<1>;
L_0x55d44ecd9a80 .functor OR 1, L_0x55d44ecd98c0, L_0x55d44ecd99d0, C4<0>, C4<0>;
v0x55d44d9b28b0_0 .net *"_s0", 0 0, L_0x55d44ecd90a0;  1 drivers
v0x55d44d9b2950_0 .net *"_s10", 0 0, L_0x55d44ecd99d0;  1 drivers
v0x55d44d9a6d00_0 .net *"_s4", 0 0, L_0x55d44ecd96f0;  1 drivers
v0x55d44d9a6df0_0 .net *"_s6", 0 0, L_0x55d44ecd9800;  1 drivers
v0x55d44d9af790_0 .net *"_s8", 0 0, L_0x55d44ecd98c0;  1 drivers
v0x55d44d9af3b0_0 .net "a", 0 0, L_0x55d44ecd9b90;  1 drivers
v0x55d44d9af470_0 .net "b", 0 0, L_0x55d44ecd9cc0;  1 drivers
v0x55d44d9a68e0_0 .net "ca", 0 0, L_0x55d44ecd9a80;  1 drivers
v0x55d44d9a6980_0 .net "cin", 0 0, L_0x55d44ecd9df0;  1 drivers
v0x55d44d9ac840_0 .net "sum", 0 0, L_0x55d44ecd9630;  1 drivers
S_0x55d44d9ac460 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d9b5860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecd9f20 .functor XOR 1, L_0x55d44ecda400, L_0x55d44ecda530, C4<0>, C4<0>;
L_0x55d44ecd9f90 .functor XOR 1, L_0x55d44ecd9f20, L_0x55d44ecda660, C4<0>, C4<0>;
L_0x55d44ecda000 .functor AND 1, L_0x55d44ecda400, L_0x55d44ecda530, C4<1>, C4<1>;
L_0x55d44ecda070 .functor AND 1, L_0x55d44ecda400, L_0x55d44ecda660, C4<1>, C4<1>;
L_0x55d44ecda130 .functor OR 1, L_0x55d44ecda000, L_0x55d44ecda070, C4<0>, C4<0>;
L_0x55d44ecda240 .functor AND 1, L_0x55d44ecda660, L_0x55d44ecda530, C4<1>, C4<1>;
L_0x55d44ecda2f0 .functor OR 1, L_0x55d44ecda130, L_0x55d44ecda240, C4<0>, C4<0>;
v0x55d44d9a98f0_0 .net *"_s0", 0 0, L_0x55d44ecd9f20;  1 drivers
v0x55d44d9a99d0_0 .net *"_s10", 0 0, L_0x55d44ecda240;  1 drivers
v0x55d44d9a9510_0 .net *"_s4", 0 0, L_0x55d44ecda000;  1 drivers
v0x55d44d9a95e0_0 .net *"_s6", 0 0, L_0x55d44ecda070;  1 drivers
v0x55d44d9a6560_0 .net *"_s8", 0 0, L_0x55d44ecda130;  1 drivers
v0x55d44d9a6640_0 .net "a", 0 0, L_0x55d44ecda400;  1 drivers
v0x55d44d9ad890_0 .net "b", 0 0, L_0x55d44ecda530;  1 drivers
v0x55d44d9ad950_0 .net "ca", 0 0, L_0x55d44ecda2f0;  1 drivers
v0x55d44d9aecc0_0 .net "cin", 0 0, L_0x55d44ecda660;  1 drivers
v0x55d44d9aa940_0 .net "sum", 0 0, L_0x55d44ecd9f90;  1 drivers
S_0x55d44d9abd70 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d9b5860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecda7d0 .functor XOR 1, L_0x55d44ecdada0, L_0x55d44ecdaed0, C4<0>, C4<0>;
L_0x55d44ecda840 .functor XOR 1, L_0x55d44ecda7d0, L_0x55d44ecdb000, C4<0>, C4<0>;
L_0x55d44ecda900 .functor AND 1, L_0x55d44ecdada0, L_0x55d44ecdaed0, C4<1>, C4<1>;
L_0x55d44ecdaa10 .functor AND 1, L_0x55d44ecdada0, L_0x55d44ecdb000, C4<1>, C4<1>;
L_0x55d44ecdaad0 .functor OR 1, L_0x55d44ecda900, L_0x55d44ecdaa10, C4<0>, C4<0>;
L_0x55d44ecdabe0 .functor AND 1, L_0x55d44ecdb000, L_0x55d44ecdaed0, C4<1>, C4<1>;
L_0x55d44ecdac90 .functor OR 1, L_0x55d44ecdaad0, L_0x55d44ecdabe0, C4<0>, C4<0>;
v0x55d44d9a79f0_0 .net *"_s0", 0 0, L_0x55d44ecda7d0;  1 drivers
v0x55d44d9a7ab0_0 .net *"_s10", 0 0, L_0x55d44ecdabe0;  1 drivers
v0x55d44d9a8e20_0 .net *"_s4", 0 0, L_0x55d44ecda900;  1 drivers
v0x55d44d9a8f10_0 .net *"_s6", 0 0, L_0x55d44ecdaa10;  1 drivers
v0x55d44d9a4ae0_0 .net *"_s8", 0 0, L_0x55d44ecdaad0;  1 drivers
v0x55d44d9a5e70_0 .net "a", 0 0, L_0x55d44ecdada0;  1 drivers
v0x55d44d9a5f30_0 .net "b", 0 0, L_0x55d44ecdaed0;  1 drivers
v0x55d44d9a3570_0 .net "ca", 0 0, L_0x55d44ecdac90;  1 drivers
v0x55d44d9a3610_0 .net "cin", 0 0, L_0x55d44ecdb000;  1 drivers
v0x55d44d996cd0_0 .net "sum", 0 0, L_0x55d44ecda840;  1 drivers
S_0x55d44d98a2d0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d9b5860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecdb130 .functor XOR 1, L_0x55d44ecdb5d0, L_0x55d44ecdb790, C4<0>, C4<0>;
L_0x55d44ecdb1a0 .functor XOR 1, L_0x55d44ecdb130, L_0x55d44ecdb950, C4<0>, C4<0>;
L_0x55d44ecdb210 .functor AND 1, L_0x55d44ecdb5d0, L_0x55d44ecdb790, C4<1>, C4<1>;
L_0x55d44ecdb280 .functor AND 1, L_0x55d44ecdb5d0, L_0x55d44ecdb950, C4<1>, C4<1>;
L_0x55d44ecdb340 .functor OR 1, L_0x55d44ecdb210, L_0x55d44ecdb280, C4<0>, C4<0>;
L_0x55d44ecdb450 .functor AND 1, L_0x55d44ecdb950, L_0x55d44ecdb790, C4<1>, C4<1>;
L_0x55d44ecdb4c0 .functor OR 1, L_0x55d44ecdb340, L_0x55d44ecdb450, C4<0>, C4<0>;
v0x55d44d9997a0_0 .net *"_s0", 0 0, L_0x55d44ecdb130;  1 drivers
v0x55d44d999880_0 .net *"_s10", 0 0, L_0x55d44ecdb450;  1 drivers
v0x55d44d9a2230_0 .net *"_s4", 0 0, L_0x55d44ecdb210;  1 drivers
v0x55d44d9a22f0_0 .net *"_s6", 0 0, L_0x55d44ecdb280;  1 drivers
v0x55d44d9a1e50_0 .net *"_s8", 0 0, L_0x55d44ecdb340;  1 drivers
v0x55d44d999380_0 .net "a", 0 0, L_0x55d44ecdb5d0;  1 drivers
v0x55d44d999440_0 .net "b", 0 0, L_0x55d44ecdb790;  1 drivers
v0x55d44d99f2e0_0 .net "ca", 0 0, L_0x55d44ecdb4c0;  1 drivers
v0x55d44d99f380_0 .net "cin", 0 0, L_0x55d44ecdb950;  1 drivers
v0x55d44d99efb0_0 .net "sum", 0 0, L_0x55d44ecdb1a0;  1 drivers
S_0x55d44d9a0330 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44d9da920;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d986040_0 .net "a", 3 0, L_0x55d44ecde6c0;  1 drivers
v0x55d44d986140_0 .net "b", 3 0, L_0x55d44ecde7f0;  1 drivers
v0x55d44d985c60_0 .net "ca", 3 0, L_0x55d44ecde550;  1 drivers
v0x55d44d985d20_0 .net "cin", 3 0, L_0x55d44ecde920;  1 drivers
v0x55d44d9830f0_0 .net "sum", 3 0, L_0x55d44ecde4b0;  1 drivers
L_0x55d44ecdc530 .part L_0x55d44ecde6c0, 0, 1;
L_0x55d44ecdc660 .part L_0x55d44ecde7f0, 0, 1;
L_0x55d44ecdc790 .part L_0x55d44ecde920, 0, 1;
L_0x55d44ecdcd60 .part L_0x55d44ecde6c0, 1, 1;
L_0x55d44ecdce90 .part L_0x55d44ecde7f0, 1, 1;
L_0x55d44ecdcfc0 .part L_0x55d44ecde920, 1, 1;
L_0x55d44ecdd680 .part L_0x55d44ecde6c0, 2, 1;
L_0x55d44ecdd7b0 .part L_0x55d44ecde7f0, 2, 1;
L_0x55d44ecdd930 .part L_0x55d44ecde920, 2, 1;
L_0x55d44ecddf00 .part L_0x55d44ecde6c0, 3, 1;
L_0x55d44ecde0c0 .part L_0x55d44ecde7f0, 3, 1;
L_0x55d44ecde280 .part L_0x55d44ecde920, 3, 1;
L_0x55d44ecde4b0 .concat8 [ 1 1 1 1], L_0x55d44ecdc010, L_0x55d44ecdc930, L_0x55d44ecdd160, L_0x55d44ecddad0;
L_0x55d44ecde550 .concat8 [ 1 1 1 1], L_0x55d44ecdc420, L_0x55d44ecdcc50, L_0x55d44ecdd570, L_0x55d44ecdddf0;
S_0x55d44d9a1760 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d9a0330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecdbb10 .functor XOR 1, L_0x55d44ecdc530, L_0x55d44ecdc660, C4<0>, C4<0>;
L_0x55d44ecdc010 .functor XOR 1, L_0x55d44ecdbb10, L_0x55d44ecdc790, C4<0>, C4<0>;
L_0x55d44ecdc0d0 .functor AND 1, L_0x55d44ecdc530, L_0x55d44ecdc660, C4<1>, C4<1>;
L_0x55d44ecdc1e0 .functor AND 1, L_0x55d44ecdc530, L_0x55d44ecdc790, C4<1>, C4<1>;
L_0x55d44ecdc2a0 .functor OR 1, L_0x55d44ecdc0d0, L_0x55d44ecdc1e0, C4<0>, C4<0>;
L_0x55d44ecdc3b0 .functor AND 1, L_0x55d44ecdc790, L_0x55d44ecdc660, C4<1>, C4<1>;
L_0x55d44ecdc420 .functor OR 1, L_0x55d44ecdc2a0, L_0x55d44ecdc3b0, C4<0>, C4<0>;
v0x55d44d99d3e0_0 .net *"_s0", 0 0, L_0x55d44ecdbb10;  1 drivers
v0x55d44d99d480_0 .net *"_s10", 0 0, L_0x55d44ecdc3b0;  1 drivers
v0x55d44d99e810_0 .net *"_s4", 0 0, L_0x55d44ecdc0d0;  1 drivers
v0x55d44d99e900_0 .net *"_s6", 0 0, L_0x55d44ecdc1e0;  1 drivers
v0x55d44d99a490_0 .net *"_s8", 0 0, L_0x55d44ecdc2a0;  1 drivers
v0x55d44d99b8c0_0 .net "a", 0 0, L_0x55d44ecdc530;  1 drivers
v0x55d44d99b980_0 .net "b", 0 0, L_0x55d44ecdc660;  1 drivers
v0x55d44d997580_0 .net "ca", 0 0, L_0x55d44ecdc420;  1 drivers
v0x55d44d997620_0 .net "cin", 0 0, L_0x55d44ecdc790;  1 drivers
v0x55d44d9989c0_0 .net "sum", 0 0, L_0x55d44ecdc010;  1 drivers
S_0x55d44d98ce50 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d9a0330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecdc8c0 .functor XOR 1, L_0x55d44ecdcd60, L_0x55d44ecdce90, C4<0>, C4<0>;
L_0x55d44ecdc930 .functor XOR 1, L_0x55d44ecdc8c0, L_0x55d44ecdcfc0, C4<0>, C4<0>;
L_0x55d44ecdc9a0 .functor AND 1, L_0x55d44ecdcd60, L_0x55d44ecdce90, C4<1>, C4<1>;
L_0x55d44ecdca10 .functor AND 1, L_0x55d44ecdcd60, L_0x55d44ecdcfc0, C4<1>, C4<1>;
L_0x55d44ecdcad0 .functor OR 1, L_0x55d44ecdc9a0, L_0x55d44ecdca10, C4<0>, C4<0>;
L_0x55d44ecdcbe0 .functor AND 1, L_0x55d44ecdcfc0, L_0x55d44ecdce90, C4<1>, C4<1>;
L_0x55d44ecdcc50 .functor OR 1, L_0x55d44ecdcad0, L_0x55d44ecdcbe0, C4<0>, C4<0>;
v0x55d44d9958e0_0 .net *"_s0", 0 0, L_0x55d44ecdc8c0;  1 drivers
v0x55d44d9959a0_0 .net *"_s10", 0 0, L_0x55d44ecdcbe0;  1 drivers
v0x55d44d995500_0 .net *"_s4", 0 0, L_0x55d44ecdc9a0;  1 drivers
v0x55d44d9955f0_0 .net *"_s6", 0 0, L_0x55d44ecdca10;  1 drivers
v0x55d44d98ca30_0 .net *"_s8", 0 0, L_0x55d44ecdcad0;  1 drivers
v0x55d44d992990_0 .net "a", 0 0, L_0x55d44ecdcd60;  1 drivers
v0x55d44d992a50_0 .net "b", 0 0, L_0x55d44ecdce90;  1 drivers
v0x55d44d9925b0_0 .net "ca", 0 0, L_0x55d44ecdcc50;  1 drivers
v0x55d44d992670_0 .net "cin", 0 0, L_0x55d44ecdcfc0;  1 drivers
v0x55d44d98faf0_0 .net "sum", 0 0, L_0x55d44ecdc930;  1 drivers
S_0x55d44d98f660 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d9a0330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecdd0f0 .functor XOR 1, L_0x55d44ecdd680, L_0x55d44ecdd7b0, C4<0>, C4<0>;
L_0x55d44ecdd160 .functor XOR 1, L_0x55d44ecdd0f0, L_0x55d44ecdd930, C4<0>, C4<0>;
L_0x55d44ecdd220 .functor AND 1, L_0x55d44ecdd680, L_0x55d44ecdd7b0, C4<1>, C4<1>;
L_0x55d44ecdd330 .functor AND 1, L_0x55d44ecdd680, L_0x55d44ecdd930, C4<1>, C4<1>;
L_0x55d44ecdd3f0 .functor OR 1, L_0x55d44ecdd220, L_0x55d44ecdd330, C4<0>, C4<0>;
L_0x55d44ecdd500 .functor AND 1, L_0x55d44ecdd930, L_0x55d44ecdd7b0, C4<1>, C4<1>;
L_0x55d44ecdd570 .functor OR 1, L_0x55d44ecdd3f0, L_0x55d44ecdd500, C4<0>, C4<0>;
v0x55d44d98c6b0_0 .net *"_s0", 0 0, L_0x55d44ecdd0f0;  1 drivers
v0x55d44d98c770_0 .net *"_s10", 0 0, L_0x55d44ecdd500;  1 drivers
v0x55d44d9939e0_0 .net *"_s4", 0 0, L_0x55d44ecdd220;  1 drivers
v0x55d44d993ad0_0 .net *"_s6", 0 0, L_0x55d44ecdd330;  1 drivers
v0x55d44d994e10_0 .net *"_s8", 0 0, L_0x55d44ecdd3f0;  1 drivers
v0x55d44d990a90_0 .net "a", 0 0, L_0x55d44ecdd680;  1 drivers
v0x55d44d990b50_0 .net "b", 0 0, L_0x55d44ecdd7b0;  1 drivers
v0x55d44d991ec0_0 .net "ca", 0 0, L_0x55d44ecdd570;  1 drivers
v0x55d44d991f60_0 .net "cin", 0 0, L_0x55d44ecdd930;  1 drivers
v0x55d44d98dbf0_0 .net "sum", 0 0, L_0x55d44ecdd160;  1 drivers
S_0x55d44d98ef70 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d9a0330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecdda60 .functor XOR 1, L_0x55d44ecddf00, L_0x55d44ecde0c0, C4<0>, C4<0>;
L_0x55d44ecddad0 .functor XOR 1, L_0x55d44ecdda60, L_0x55d44ecde280, C4<0>, C4<0>;
L_0x55d44ecddb40 .functor AND 1, L_0x55d44ecddf00, L_0x55d44ecde0c0, C4<1>, C4<1>;
L_0x55d44ecddbb0 .functor AND 1, L_0x55d44ecddf00, L_0x55d44ecde280, C4<1>, C4<1>;
L_0x55d44ecddc70 .functor OR 1, L_0x55d44ecddb40, L_0x55d44ecddbb0, C4<0>, C4<0>;
L_0x55d44ecddd80 .functor AND 1, L_0x55d44ecde280, L_0x55d44ecde0c0, C4<1>, C4<1>;
L_0x55d44ecdddf0 .functor OR 1, L_0x55d44ecddc70, L_0x55d44ecddd80, C4<0>, C4<0>;
v0x55d44d98ac30_0 .net *"_s0", 0 0, L_0x55d44ecdda60;  1 drivers
v0x55d44d98ad10_0 .net *"_s10", 0 0, L_0x55d44ecddd80;  1 drivers
v0x55d44d98bfc0_0 .net *"_s4", 0 0, L_0x55d44ecddb40;  1 drivers
v0x55d44d98c080_0 .net *"_s6", 0 0, L_0x55d44ecddbb0;  1 drivers
v0x55d44d980500_0 .net *"_s8", 0 0, L_0x55d44ecddc70;  1 drivers
v0x55d44d988f90_0 .net "a", 0 0, L_0x55d44ecddf00;  1 drivers
v0x55d44d989050_0 .net "b", 0 0, L_0x55d44ecde0c0;  1 drivers
v0x55d44d988bb0_0 .net "ca", 0 0, L_0x55d44ecdddf0;  1 drivers
v0x55d44d988c50_0 .net "cin", 0 0, L_0x55d44ecde280;  1 drivers
v0x55d44d980190_0 .net "sum", 0 0, L_0x55d44ecddad0;  1 drivers
S_0x55d44d973ac0 .scope module, "a_15" "sixtyBitAdder" 3 96, 5 3 0, S_0x55d44de3e860;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f865d7140b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44d7ec410_0 .net/2u *"_s2", 0 0, L_0x7f865d7140b0;  1 drivers
L_0x7f865d7140f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44d7ec4f0_0 .net/2u *"_s6", 0 0, L_0x7f865d7140f8;  1 drivers
v0x55d44d7f2370_0 .net "a", 64 0, v0x55d44e7cdce0_0;  alias, 1 drivers
v0x55d44d7f2430_0 .net "b", 64 0, L_0x55d44ed0bcd0;  1 drivers
v0x55d44d7f1f90_0 .net "ca", 64 0, L_0x55d44ed0baf0;  alias, 1 drivers
v0x55d44d7f2070_0 .net "cin", 64 0, v0x55d44e7cddb0_0;  alias, 1 drivers
v0x55d44d7ef420_0 .net "sum", 64 0, L_0x55d44ed0b9b0;  alias, 1 drivers
L_0x55d44ecf58a0 .part v0x55d44e7cdce0_0, 0, 32;
L_0x55d44ecf5940 .part L_0x55d44ed0bcd0, 0, 32;
L_0x55d44ecf59e0 .part v0x55d44e7cddb0_0, 0, 32;
L_0x55d44ed0b6b0 .part v0x55d44e7cdce0_0, 32, 32;
L_0x55d44ed0b7e0 .part L_0x55d44ed0bcd0, 32, 32;
L_0x55d44ed0b880 .part v0x55d44e7cddb0_0, 32, 32;
L_0x55d44ed0b9b0 .concat8 [ 32 32 1 0], L_0x55d44ecf55d0, L_0x55d44ed0b3e0, L_0x7f865d7140f8;
L_0x55d44ed0baf0 .concat8 [ 1 32 32 0], L_0x7f865d7140b0, L_0x55d44ecf5710, L_0x55d44ed0b520;
S_0x55d44d97c550 .scope module, "FA_0" "thirtBitAdder" 5 13, 6 3 0, S_0x55d44d973ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44d8b0680_0 .net "a", 31 0, L_0x55d44ecf58a0;  1 drivers
v0x55d44d8b0760_0 .net "b", 31 0, L_0x55d44ecf5940;  1 drivers
v0x55d44d8b9110_0 .net "ca", 31 0, L_0x55d44ecf5710;  1 drivers
v0x55d44d8b91d0_0 .net "cin", 31 0, L_0x55d44ecf59e0;  1 drivers
v0x55d44d8b8d30_0 .net "sum", 31 0, L_0x55d44ecf55d0;  1 drivers
L_0x55d44ecea4b0 .part L_0x55d44ecf58a0, 0, 16;
L_0x55d44ecea550 .part L_0x55d44ecf5940, 0, 16;
L_0x55d44ecea5f0 .part L_0x55d44ecf59e0, 0, 16;
L_0x55d44ecf52c0 .part L_0x55d44ecf58a0, 16, 16;
L_0x55d44ecf53b0 .part L_0x55d44ecf5940, 16, 16;
L_0x55d44ecf54a0 .part L_0x55d44ecf59e0, 16, 16;
L_0x55d44ecf55d0 .concat8 [ 16 16 0 0], L_0x55d44ecea1b0, L_0x55d44ecf4fc0;
L_0x55d44ecf5710 .concat8 [ 16 16 0 0], L_0x55d44ecea250, L_0x55d44ecf5060;
S_0x55d44d97c170 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44d97c550;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44d91a110_0 .net "a", 15 0, L_0x55d44ecea4b0;  1 drivers
v0x55d44d91a1f0_0 .net "b", 15 0, L_0x55d44ecea550;  1 drivers
v0x55d44d917160_0 .net "ca", 15 0, L_0x55d44ecea250;  1 drivers
v0x55d44d917220_0 .net "cin", 15 0, L_0x55d44ecea5f0;  1 drivers
v0x55d44d91e490_0 .net "sum", 15 0, L_0x55d44ecea1b0;  1 drivers
L_0x55d44ece2200 .part L_0x55d44ecea4b0, 0, 4;
L_0x55d44ece22a0 .part L_0x55d44ecea550, 0, 4;
L_0x55d44ece2340 .part L_0x55d44ecea5f0, 0, 4;
L_0x55d44ece4a90 .part L_0x55d44ecea4b0, 4, 4;
L_0x55d44ece4b80 .part L_0x55d44ecea550, 4, 4;
L_0x55d44ece4c70 .part L_0x55d44ecea5f0, 4, 4;
L_0x55d44ece7410 .part L_0x55d44ecea4b0, 8, 4;
L_0x55d44ece74b0 .part L_0x55d44ecea550, 8, 4;
L_0x55d44ece75a0 .part L_0x55d44ecea5f0, 8, 4;
L_0x55d44ece9db0 .part L_0x55d44ecea4b0, 12, 4;
L_0x55d44ece9ee0 .part L_0x55d44ecea550, 12, 4;
L_0x55d44ecea010 .part L_0x55d44ecea5f0, 12, 4;
L_0x55d44ecea1b0 .concat8 [ 4 4 4 4], L_0x55d44ece1ff0, L_0x55d44ece4880, L_0x55d44ece7200, L_0x55d44ece9ba0;
L_0x55d44ecea250 .concat8 [ 4 4 4 4], L_0x55d44ece2090, L_0x55d44ece4920, L_0x55d44ece72a0, L_0x55d44ece9c40;
S_0x55d44d9736a0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44d97c170;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d964ad0_0 .net "a", 3 0, L_0x55d44ece2200;  1 drivers
v0x55d44d964bd0_0 .net "b", 3 0, L_0x55d44ece22a0;  1 drivers
v0x55d44d965f00_0 .net "ca", 3 0, L_0x55d44ece2090;  1 drivers
v0x55d44d965fc0_0 .net "cin", 3 0, L_0x55d44ece2340;  1 drivers
v0x55d44d961bc0_0 .net "sum", 3 0, L_0x55d44ece1ff0;  1 drivers
L_0x55d44ece0070 .part L_0x55d44ece2200, 0, 1;
L_0x55d44ece01a0 .part L_0x55d44ece22a0, 0, 1;
L_0x55d44ece02d0 .part L_0x55d44ece2340, 0, 1;
L_0x55d44ece08a0 .part L_0x55d44ece2200, 1, 1;
L_0x55d44ece09d0 .part L_0x55d44ece22a0, 1, 1;
L_0x55d44ece0b00 .part L_0x55d44ece2340, 1, 1;
L_0x55d44ece11c0 .part L_0x55d44ece2200, 2, 1;
L_0x55d44ece12f0 .part L_0x55d44ece22a0, 2, 1;
L_0x55d44ece1470 .part L_0x55d44ece2340, 2, 1;
L_0x55d44ece1a40 .part L_0x55d44ece2200, 3, 1;
L_0x55d44ece1c00 .part L_0x55d44ece22a0, 3, 1;
L_0x55d44ece1dc0 .part L_0x55d44ece2340, 3, 1;
L_0x55d44ece1ff0 .concat8 [ 1 1 1 1], L_0x55d44ecde440, L_0x55d44ece0470, L_0x55d44ece0ca0, L_0x55d44ece1610;
L_0x55d44ece2090 .concat8 [ 1 1 1 1], L_0x55d44ecdff60, L_0x55d44ece0790, L_0x55d44ece10b0, L_0x55d44ece1930;
S_0x55d44d979600 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d9736a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecdea50 .functor XOR 1, L_0x55d44ece0070, L_0x55d44ece01a0, C4<0>, C4<0>;
L_0x55d44ecde440 .functor XOR 1, L_0x55d44ecdea50, L_0x55d44ece02d0, C4<0>, C4<0>;
L_0x55d44ecdfc10 .functor AND 1, L_0x55d44ece0070, L_0x55d44ece01a0, C4<1>, C4<1>;
L_0x55d44ecdfd20 .functor AND 1, L_0x55d44ece0070, L_0x55d44ece02d0, C4<1>, C4<1>;
L_0x55d44ecdfde0 .functor OR 1, L_0x55d44ecdfc10, L_0x55d44ecdfd20, C4<0>, C4<0>;
L_0x55d44ecdfef0 .functor AND 1, L_0x55d44ece02d0, L_0x55d44ece01a0, C4<1>, C4<1>;
L_0x55d44ecdff60 .functor OR 1, L_0x55d44ecdfde0, L_0x55d44ecdfef0, C4<0>, C4<0>;
v0x55d44d979220_0 .net *"_s0", 0 0, L_0x55d44ecdea50;  1 drivers
v0x55d44d9792c0_0 .net *"_s10", 0 0, L_0x55d44ecdfef0;  1 drivers
v0x55d44d9766b0_0 .net *"_s4", 0 0, L_0x55d44ecdfc10;  1 drivers
v0x55d44d976780_0 .net *"_s6", 0 0, L_0x55d44ecdfd20;  1 drivers
v0x55d44d9762d0_0 .net *"_s8", 0 0, L_0x55d44ecdfde0;  1 drivers
v0x55d44d973290_0 .net "a", 0 0, L_0x55d44ece0070;  1 drivers
v0x55d44d973350_0 .net "b", 0 0, L_0x55d44ece01a0;  1 drivers
v0x55d44d97a650_0 .net "ca", 0 0, L_0x55d44ecdff60;  1 drivers
v0x55d44d97a6f0_0 .net "cin", 0 0, L_0x55d44ece02d0;  1 drivers
v0x55d44d97bb30_0 .net "sum", 0 0, L_0x55d44ecde440;  1 drivers
S_0x55d44d977700 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d9736a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ece0400 .functor XOR 1, L_0x55d44ece08a0, L_0x55d44ece09d0, C4<0>, C4<0>;
L_0x55d44ece0470 .functor XOR 1, L_0x55d44ece0400, L_0x55d44ece0b00, C4<0>, C4<0>;
L_0x55d44ece04e0 .functor AND 1, L_0x55d44ece08a0, L_0x55d44ece09d0, C4<1>, C4<1>;
L_0x55d44ece0550 .functor AND 1, L_0x55d44ece08a0, L_0x55d44ece0b00, C4<1>, C4<1>;
L_0x55d44ece0610 .functor OR 1, L_0x55d44ece04e0, L_0x55d44ece0550, C4<0>, C4<0>;
L_0x55d44ece0720 .functor AND 1, L_0x55d44ece0b00, L_0x55d44ece09d0, C4<1>, C4<1>;
L_0x55d44ece0790 .functor OR 1, L_0x55d44ece0610, L_0x55d44ece0720, C4<0>, C4<0>;
v0x55d44d978b30_0 .net *"_s0", 0 0, L_0x55d44ece0400;  1 drivers
v0x55d44d978bf0_0 .net *"_s10", 0 0, L_0x55d44ece0720;  1 drivers
v0x55d44d9747b0_0 .net *"_s4", 0 0, L_0x55d44ece04e0;  1 drivers
v0x55d44d9748a0_0 .net *"_s6", 0 0, L_0x55d44ece0550;  1 drivers
v0x55d44d975be0_0 .net *"_s8", 0 0, L_0x55d44ece0610;  1 drivers
v0x55d44d971770_0 .net "a", 0 0, L_0x55d44ece08a0;  1 drivers
v0x55d44d971830_0 .net "b", 0 0, L_0x55d44ece09d0;  1 drivers
v0x55d44d972ba0_0 .net "ca", 0 0, L_0x55d44ece0790;  1 drivers
v0x55d44d972c40_0 .net "cin", 0 0, L_0x55d44ece0b00;  1 drivers
v0x55d44d961310_0 .net "sum", 0 0, L_0x55d44ece0470;  1 drivers
S_0x55d44d954910 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d9736a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ece0c30 .functor XOR 1, L_0x55d44ece11c0, L_0x55d44ece12f0, C4<0>, C4<0>;
L_0x55d44ece0ca0 .functor XOR 1, L_0x55d44ece0c30, L_0x55d44ece1470, C4<0>, C4<0>;
L_0x55d44ece0d60 .functor AND 1, L_0x55d44ece11c0, L_0x55d44ece12f0, C4<1>, C4<1>;
L_0x55d44ece0e70 .functor AND 1, L_0x55d44ece11c0, L_0x55d44ece1470, C4<1>, C4<1>;
L_0x55d44ece0f30 .functor OR 1, L_0x55d44ece0d60, L_0x55d44ece0e70, C4<0>, C4<0>;
L_0x55d44ece1040 .functor AND 1, L_0x55d44ece1470, L_0x55d44ece12f0, C4<1>, C4<1>;
L_0x55d44ece10b0 .functor OR 1, L_0x55d44ece0f30, L_0x55d44ece1040, C4<0>, C4<0>;
v0x55d44d963de0_0 .net *"_s0", 0 0, L_0x55d44ece0c30;  1 drivers
v0x55d44d963e80_0 .net *"_s10", 0 0, L_0x55d44ece1040;  1 drivers
v0x55d44d96c870_0 .net *"_s4", 0 0, L_0x55d44ece0d60;  1 drivers
v0x55d44d96c940_0 .net *"_s6", 0 0, L_0x55d44ece0e70;  1 drivers
v0x55d44d96c490_0 .net *"_s8", 0 0, L_0x55d44ece0f30;  1 drivers
v0x55d44d96c570_0 .net "a", 0 0, L_0x55d44ece11c0;  1 drivers
v0x55d44d9639c0_0 .net "b", 0 0, L_0x55d44ece12f0;  1 drivers
v0x55d44d963a80_0 .net "ca", 0 0, L_0x55d44ece10b0;  1 drivers
v0x55d44d969920_0 .net "cin", 0 0, L_0x55d44ece1470;  1 drivers
v0x55d44d969540_0 .net "sum", 0 0, L_0x55d44ece0ca0;  1 drivers
S_0x55d44d9669d0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d9736a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ece15a0 .functor XOR 1, L_0x55d44ece1a40, L_0x55d44ece1c00, C4<0>, C4<0>;
L_0x55d44ece1610 .functor XOR 1, L_0x55d44ece15a0, L_0x55d44ece1dc0, C4<0>, C4<0>;
L_0x55d44ece1680 .functor AND 1, L_0x55d44ece1a40, L_0x55d44ece1c00, C4<1>, C4<1>;
L_0x55d44ece16f0 .functor AND 1, L_0x55d44ece1a40, L_0x55d44ece1dc0, C4<1>, C4<1>;
L_0x55d44ece17b0 .functor OR 1, L_0x55d44ece1680, L_0x55d44ece16f0, C4<0>, C4<0>;
L_0x55d44ece18c0 .functor AND 1, L_0x55d44ece1dc0, L_0x55d44ece1c00, C4<1>, C4<1>;
L_0x55d44ece1930 .functor OR 1, L_0x55d44ece17b0, L_0x55d44ece18c0, C4<0>, C4<0>;
v0x55d44d9665f0_0 .net *"_s0", 0 0, L_0x55d44ece15a0;  1 drivers
v0x55d44d9666d0_0 .net *"_s10", 0 0, L_0x55d44ece18c0;  1 drivers
v0x55d44d963640_0 .net *"_s4", 0 0, L_0x55d44ece1680;  1 drivers
v0x55d44d963710_0 .net *"_s6", 0 0, L_0x55d44ece16f0;  1 drivers
v0x55d44d96a970_0 .net *"_s8", 0 0, L_0x55d44ece17b0;  1 drivers
v0x55d44d96aa50_0 .net "a", 0 0, L_0x55d44ece1a40;  1 drivers
v0x55d44d96bda0_0 .net "b", 0 0, L_0x55d44ece1c00;  1 drivers
v0x55d44d96be60_0 .net "ca", 0 0, L_0x55d44ece1930;  1 drivers
v0x55d44d967a20_0 .net "cin", 0 0, L_0x55d44ece1dc0;  1 drivers
v0x55d44d968e50_0 .net "sum", 0 0, L_0x55d44ece1610;  1 drivers
S_0x55d44d962f50 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44d97c170;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d94e780_0 .net "a", 3 0, L_0x55d44ece4a90;  1 drivers
v0x55d44d94e880_0 .net "b", 3 0, L_0x55d44ece4b80;  1 drivers
v0x55d44d94fbb0_0 .net "ca", 3 0, L_0x55d44ece4920;  1 drivers
v0x55d44d94fc70_0 .net "cin", 3 0, L_0x55d44ece4c70;  1 drivers
v0x55d44d94b830_0 .net "sum", 3 0, L_0x55d44ece4880;  1 drivers
L_0x55d44ece2900 .part L_0x55d44ece4a90, 0, 1;
L_0x55d44ece2a30 .part L_0x55d44ece4b80, 0, 1;
L_0x55d44ece2b60 .part L_0x55d44ece4c70, 0, 1;
L_0x55d44ece3130 .part L_0x55d44ece4a90, 1, 1;
L_0x55d44ece3260 .part L_0x55d44ece4b80, 1, 1;
L_0x55d44ece3390 .part L_0x55d44ece4c70, 1, 1;
L_0x55d44ece3a50 .part L_0x55d44ece4a90, 2, 1;
L_0x55d44ece3b80 .part L_0x55d44ece4b80, 2, 1;
L_0x55d44ece3d00 .part L_0x55d44ece4c70, 2, 1;
L_0x55d44ece42d0 .part L_0x55d44ece4a90, 3, 1;
L_0x55d44ece4490 .part L_0x55d44ece4b80, 3, 1;
L_0x55d44ece4650 .part L_0x55d44ece4c70, 3, 1;
L_0x55d44ece4880 .concat8 [ 1 1 1 1], L_0x55d44ece23e0, L_0x55d44ece2d00, L_0x55d44ece3530, L_0x55d44ece3ea0;
L_0x55d44ece4920 .concat8 [ 1 1 1 1], L_0x55d44ece27f0, L_0x55d44ece3020, L_0x55d44ece3940, L_0x55d44ece41c0;
S_0x55d44d957490 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d962f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ece1f80 .functor XOR 1, L_0x55d44ece2900, L_0x55d44ece2a30, C4<0>, C4<0>;
L_0x55d44ece23e0 .functor XOR 1, L_0x55d44ece1f80, L_0x55d44ece2b60, C4<0>, C4<0>;
L_0x55d44ece24a0 .functor AND 1, L_0x55d44ece2900, L_0x55d44ece2a30, C4<1>, C4<1>;
L_0x55d44ece25b0 .functor AND 1, L_0x55d44ece2900, L_0x55d44ece2b60, C4<1>, C4<1>;
L_0x55d44ece2670 .functor OR 1, L_0x55d44ece24a0, L_0x55d44ece25b0, C4<0>, C4<0>;
L_0x55d44ece2780 .functor AND 1, L_0x55d44ece2b60, L_0x55d44ece2a30, C4<1>, C4<1>;
L_0x55d44ece27f0 .functor OR 1, L_0x55d44ece2670, L_0x55d44ece2780, C4<0>, C4<0>;
v0x55d44d95ff20_0 .net *"_s0", 0 0, L_0x55d44ece1f80;  1 drivers
v0x55d44d95ffc0_0 .net *"_s10", 0 0, L_0x55d44ece2780;  1 drivers
v0x55d44d95fb40_0 .net *"_s4", 0 0, L_0x55d44ece24a0;  1 drivers
v0x55d44d95fc30_0 .net *"_s6", 0 0, L_0x55d44ece25b0;  1 drivers
v0x55d44d957070_0 .net *"_s8", 0 0, L_0x55d44ece2670;  1 drivers
v0x55d44d95cfd0_0 .net "a", 0 0, L_0x55d44ece2900;  1 drivers
v0x55d44d95d090_0 .net "b", 0 0, L_0x55d44ece2a30;  1 drivers
v0x55d44d95cbf0_0 .net "ca", 0 0, L_0x55d44ece27f0;  1 drivers
v0x55d44d95cc90_0 .net "cin", 0 0, L_0x55d44ece2b60;  1 drivers
v0x55d44d95a130_0 .net "sum", 0 0, L_0x55d44ece23e0;  1 drivers
S_0x55d44d959ca0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d962f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ece2c90 .functor XOR 1, L_0x55d44ece3130, L_0x55d44ece3260, C4<0>, C4<0>;
L_0x55d44ece2d00 .functor XOR 1, L_0x55d44ece2c90, L_0x55d44ece3390, C4<0>, C4<0>;
L_0x55d44ece2d70 .functor AND 1, L_0x55d44ece3130, L_0x55d44ece3260, C4<1>, C4<1>;
L_0x55d44ece2de0 .functor AND 1, L_0x55d44ece3130, L_0x55d44ece3390, C4<1>, C4<1>;
L_0x55d44ece2ea0 .functor OR 1, L_0x55d44ece2d70, L_0x55d44ece2de0, C4<0>, C4<0>;
L_0x55d44ece2fb0 .functor AND 1, L_0x55d44ece3390, L_0x55d44ece3260, C4<1>, C4<1>;
L_0x55d44ece3020 .functor OR 1, L_0x55d44ece2ea0, L_0x55d44ece2fb0, C4<0>, C4<0>;
v0x55d44d956cf0_0 .net *"_s0", 0 0, L_0x55d44ece2c90;  1 drivers
v0x55d44d956db0_0 .net *"_s10", 0 0, L_0x55d44ece2fb0;  1 drivers
v0x55d44d95e020_0 .net *"_s4", 0 0, L_0x55d44ece2d70;  1 drivers
v0x55d44d95e110_0 .net *"_s6", 0 0, L_0x55d44ece2de0;  1 drivers
v0x55d44d95f450_0 .net *"_s8", 0 0, L_0x55d44ece2ea0;  1 drivers
v0x55d44d95b0d0_0 .net "a", 0 0, L_0x55d44ece3130;  1 drivers
v0x55d44d95b190_0 .net "b", 0 0, L_0x55d44ece3260;  1 drivers
v0x55d44d95c500_0 .net "ca", 0 0, L_0x55d44ece3020;  1 drivers
v0x55d44d95c5c0_0 .net "cin", 0 0, L_0x55d44ece3390;  1 drivers
v0x55d44d958230_0 .net "sum", 0 0, L_0x55d44ece2d00;  1 drivers
S_0x55d44d9595b0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d962f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ece34c0 .functor XOR 1, L_0x55d44ece3a50, L_0x55d44ece3b80, C4<0>, C4<0>;
L_0x55d44ece3530 .functor XOR 1, L_0x55d44ece34c0, L_0x55d44ece3d00, C4<0>, C4<0>;
L_0x55d44ece35f0 .functor AND 1, L_0x55d44ece3a50, L_0x55d44ece3b80, C4<1>, C4<1>;
L_0x55d44ece3700 .functor AND 1, L_0x55d44ece3a50, L_0x55d44ece3d00, C4<1>, C4<1>;
L_0x55d44ece37c0 .functor OR 1, L_0x55d44ece35f0, L_0x55d44ece3700, C4<0>, C4<0>;
L_0x55d44ece38d0 .functor AND 1, L_0x55d44ece3d00, L_0x55d44ece3b80, C4<1>, C4<1>;
L_0x55d44ece3940 .functor OR 1, L_0x55d44ece37c0, L_0x55d44ece38d0, C4<0>, C4<0>;
v0x55d44d955270_0 .net *"_s0", 0 0, L_0x55d44ece34c0;  1 drivers
v0x55d44d955330_0 .net *"_s10", 0 0, L_0x55d44ece38d0;  1 drivers
v0x55d44d956600_0 .net *"_s4", 0 0, L_0x55d44ece35f0;  1 drivers
v0x55d44d9566f0_0 .net *"_s6", 0 0, L_0x55d44ece3700;  1 drivers
v0x55d44d94ab40_0 .net *"_s8", 0 0, L_0x55d44ece37c0;  1 drivers
v0x55d44d9535d0_0 .net "a", 0 0, L_0x55d44ece3a50;  1 drivers
v0x55d44d953690_0 .net "b", 0 0, L_0x55d44ece3b80;  1 drivers
v0x55d44d9531f0_0 .net "ca", 0 0, L_0x55d44ece3940;  1 drivers
v0x55d44d953290_0 .net "cin", 0 0, L_0x55d44ece3d00;  1 drivers
v0x55d44d94a7d0_0 .net "sum", 0 0, L_0x55d44ece3530;  1 drivers
S_0x55d44d950680 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d962f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ece3e30 .functor XOR 1, L_0x55d44ece42d0, L_0x55d44ece4490, C4<0>, C4<0>;
L_0x55d44ece3ea0 .functor XOR 1, L_0x55d44ece3e30, L_0x55d44ece4650, C4<0>, C4<0>;
L_0x55d44ece3f10 .functor AND 1, L_0x55d44ece42d0, L_0x55d44ece4490, C4<1>, C4<1>;
L_0x55d44ece3f80 .functor AND 1, L_0x55d44ece42d0, L_0x55d44ece4650, C4<1>, C4<1>;
L_0x55d44ece4040 .functor OR 1, L_0x55d44ece3f10, L_0x55d44ece3f80, C4<0>, C4<0>;
L_0x55d44ece4150 .functor AND 1, L_0x55d44ece4650, L_0x55d44ece4490, C4<1>, C4<1>;
L_0x55d44ece41c0 .functor OR 1, L_0x55d44ece4040, L_0x55d44ece4150, C4<0>, C4<0>;
v0x55d44d9502a0_0 .net *"_s0", 0 0, L_0x55d44ece3e30;  1 drivers
v0x55d44d950380_0 .net *"_s10", 0 0, L_0x55d44ece4150;  1 drivers
v0x55d44d94d730_0 .net *"_s4", 0 0, L_0x55d44ece3f10;  1 drivers
v0x55d44d94d7f0_0 .net *"_s6", 0 0, L_0x55d44ece3f80;  1 drivers
v0x55d44d94d350_0 .net *"_s8", 0 0, L_0x55d44ece4040;  1 drivers
v0x55d44d94a3a0_0 .net "a", 0 0, L_0x55d44ece42d0;  1 drivers
v0x55d44d94a460_0 .net "b", 0 0, L_0x55d44ece4490;  1 drivers
v0x55d44d9516d0_0 .net "ca", 0 0, L_0x55d44ece41c0;  1 drivers
v0x55d44d951770_0 .net "cin", 0 0, L_0x55d44ece4650;  1 drivers
v0x55d44d952bb0_0 .net "sum", 0 0, L_0x55d44ece3ea0;  1 drivers
S_0x55d44d94cc60 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44d97c170;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d933790_0 .net "a", 3 0, L_0x55d44ece7410;  1 drivers
v0x55d44d933890_0 .net "b", 3 0, L_0x55d44ece74b0;  1 drivers
v0x55d44d9333b0_0 .net "ca", 3 0, L_0x55d44ece72a0;  1 drivers
v0x55d44d933470_0 .net "cin", 3 0, L_0x55d44ece75a0;  1 drivers
v0x55d44d930400_0 .net "sum", 3 0, L_0x55d44ece7200;  1 drivers
L_0x55d44ece5280 .part L_0x55d44ece7410, 0, 1;
L_0x55d44ece53b0 .part L_0x55d44ece74b0, 0, 1;
L_0x55d44ece54e0 .part L_0x55d44ece75a0, 0, 1;
L_0x55d44ece5ab0 .part L_0x55d44ece7410, 1, 1;
L_0x55d44ece5be0 .part L_0x55d44ece74b0, 1, 1;
L_0x55d44ece5d10 .part L_0x55d44ece75a0, 1, 1;
L_0x55d44ece63d0 .part L_0x55d44ece7410, 2, 1;
L_0x55d44ece6500 .part L_0x55d44ece74b0, 2, 1;
L_0x55d44ece6680 .part L_0x55d44ece75a0, 2, 1;
L_0x55d44ece6c50 .part L_0x55d44ece7410, 3, 1;
L_0x55d44ece6e10 .part L_0x55d44ece74b0, 3, 1;
L_0x55d44ece6fd0 .part L_0x55d44ece75a0, 3, 1;
L_0x55d44ece7200 .concat8 [ 1 1 1 1], L_0x55d44ece4d60, L_0x55d44ece5680, L_0x55d44ece5eb0, L_0x55d44ece6820;
L_0x55d44ece72a0 .concat8 [ 1 1 1 1], L_0x55d44ece5170, L_0x55d44ece59a0, L_0x55d44ece62c0, L_0x55d44ece6b40;
S_0x55d44d948920 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d94cc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ece4810 .functor XOR 1, L_0x55d44ece5280, L_0x55d44ece53b0, C4<0>, C4<0>;
L_0x55d44ece4d60 .functor XOR 1, L_0x55d44ece4810, L_0x55d44ece54e0, C4<0>, C4<0>;
L_0x55d44ece4e20 .functor AND 1, L_0x55d44ece5280, L_0x55d44ece53b0, C4<1>, C4<1>;
L_0x55d44ece4f30 .functor AND 1, L_0x55d44ece5280, L_0x55d44ece54e0, C4<1>, C4<1>;
L_0x55d44ece4ff0 .functor OR 1, L_0x55d44ece4e20, L_0x55d44ece4f30, C4<0>, C4<0>;
L_0x55d44ece5100 .functor AND 1, L_0x55d44ece54e0, L_0x55d44ece53b0, C4<1>, C4<1>;
L_0x55d44ece5170 .functor OR 1, L_0x55d44ece4ff0, L_0x55d44ece5100, C4<0>, C4<0>;
v0x55d44d949cb0_0 .net *"_s0", 0 0, L_0x55d44ece4810;  1 drivers
v0x55d44d949d50_0 .net *"_s10", 0 0, L_0x55d44ece5100;  1 drivers
v0x55d44d93e100_0 .net *"_s4", 0 0, L_0x55d44ece4e20;  1 drivers
v0x55d44d93e1f0_0 .net *"_s6", 0 0, L_0x55d44ece4f30;  1 drivers
v0x55d44d946b90_0 .net *"_s8", 0 0, L_0x55d44ece4ff0;  1 drivers
v0x55d44d9467b0_0 .net "a", 0 0, L_0x55d44ece5280;  1 drivers
v0x55d44d946870_0 .net "b", 0 0, L_0x55d44ece53b0;  1 drivers
v0x55d44d93dce0_0 .net "ca", 0 0, L_0x55d44ece5170;  1 drivers
v0x55d44d93dd80_0 .net "cin", 0 0, L_0x55d44ece54e0;  1 drivers
v0x55d44d943c40_0 .net "sum", 0 0, L_0x55d44ece4d60;  1 drivers
S_0x55d44d943860 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d94cc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ece5610 .functor XOR 1, L_0x55d44ece5ab0, L_0x55d44ece5be0, C4<0>, C4<0>;
L_0x55d44ece5680 .functor XOR 1, L_0x55d44ece5610, L_0x55d44ece5d10, C4<0>, C4<0>;
L_0x55d44ece56f0 .functor AND 1, L_0x55d44ece5ab0, L_0x55d44ece5be0, C4<1>, C4<1>;
L_0x55d44ece5760 .functor AND 1, L_0x55d44ece5ab0, L_0x55d44ece5d10, C4<1>, C4<1>;
L_0x55d44ece5820 .functor OR 1, L_0x55d44ece56f0, L_0x55d44ece5760, C4<0>, C4<0>;
L_0x55d44ece5930 .functor AND 1, L_0x55d44ece5d10, L_0x55d44ece5be0, C4<1>, C4<1>;
L_0x55d44ece59a0 .functor OR 1, L_0x55d44ece5820, L_0x55d44ece5930, C4<0>, C4<0>;
v0x55d44d940cf0_0 .net *"_s0", 0 0, L_0x55d44ece5610;  1 drivers
v0x55d44d940dd0_0 .net *"_s10", 0 0, L_0x55d44ece5930;  1 drivers
v0x55d44d940910_0 .net *"_s4", 0 0, L_0x55d44ece56f0;  1 drivers
v0x55d44d9409e0_0 .net *"_s6", 0 0, L_0x55d44ece5760;  1 drivers
v0x55d44d93d960_0 .net *"_s8", 0 0, L_0x55d44ece5820;  1 drivers
v0x55d44d93da40_0 .net "a", 0 0, L_0x55d44ece5ab0;  1 drivers
v0x55d44d944c90_0 .net "b", 0 0, L_0x55d44ece5be0;  1 drivers
v0x55d44d944d50_0 .net "ca", 0 0, L_0x55d44ece59a0;  1 drivers
v0x55d44d9460c0_0 .net "cin", 0 0, L_0x55d44ece5d10;  1 drivers
v0x55d44d941d40_0 .net "sum", 0 0, L_0x55d44ece5680;  1 drivers
S_0x55d44d943170 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d94cc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ece5e40 .functor XOR 1, L_0x55d44ece63d0, L_0x55d44ece6500, C4<0>, C4<0>;
L_0x55d44ece5eb0 .functor XOR 1, L_0x55d44ece5e40, L_0x55d44ece6680, C4<0>, C4<0>;
L_0x55d44ece5f70 .functor AND 1, L_0x55d44ece63d0, L_0x55d44ece6500, C4<1>, C4<1>;
L_0x55d44ece6080 .functor AND 1, L_0x55d44ece63d0, L_0x55d44ece6680, C4<1>, C4<1>;
L_0x55d44ece6140 .functor OR 1, L_0x55d44ece5f70, L_0x55d44ece6080, C4<0>, C4<0>;
L_0x55d44ece6250 .functor AND 1, L_0x55d44ece6680, L_0x55d44ece6500, C4<1>, C4<1>;
L_0x55d44ece62c0 .functor OR 1, L_0x55d44ece6140, L_0x55d44ece6250, C4<0>, C4<0>;
v0x55d44d93edf0_0 .net *"_s0", 0 0, L_0x55d44ece5e40;  1 drivers
v0x55d44d93eeb0_0 .net *"_s10", 0 0, L_0x55d44ece6250;  1 drivers
v0x55d44d940220_0 .net *"_s4", 0 0, L_0x55d44ece5f70;  1 drivers
v0x55d44d940310_0 .net *"_s6", 0 0, L_0x55d44ece6080;  1 drivers
v0x55d44d93bee0_0 .net *"_s8", 0 0, L_0x55d44ece6140;  1 drivers
v0x55d44d93d270_0 .net "a", 0 0, L_0x55d44ece63d0;  1 drivers
v0x55d44d93d330_0 .net "b", 0 0, L_0x55d44ece6500;  1 drivers
v0x55d44d93a970_0 .net "ca", 0 0, L_0x55d44ece62c0;  1 drivers
v0x55d44d93aa10_0 .net "cin", 0 0, L_0x55d44ece6680;  1 drivers
v0x55d44d92e0d0_0 .net "sum", 0 0, L_0x55d44ece5eb0;  1 drivers
S_0x55d44d9216d0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d94cc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ece67b0 .functor XOR 1, L_0x55d44ece6c50, L_0x55d44ece6e10, C4<0>, C4<0>;
L_0x55d44ece6820 .functor XOR 1, L_0x55d44ece67b0, L_0x55d44ece6fd0, C4<0>, C4<0>;
L_0x55d44ece6890 .functor AND 1, L_0x55d44ece6c50, L_0x55d44ece6e10, C4<1>, C4<1>;
L_0x55d44ece6900 .functor AND 1, L_0x55d44ece6c50, L_0x55d44ece6fd0, C4<1>, C4<1>;
L_0x55d44ece69c0 .functor OR 1, L_0x55d44ece6890, L_0x55d44ece6900, C4<0>, C4<0>;
L_0x55d44ece6ad0 .functor AND 1, L_0x55d44ece6fd0, L_0x55d44ece6e10, C4<1>, C4<1>;
L_0x55d44ece6b40 .functor OR 1, L_0x55d44ece69c0, L_0x55d44ece6ad0, C4<0>, C4<0>;
v0x55d44d930ba0_0 .net *"_s0", 0 0, L_0x55d44ece67b0;  1 drivers
v0x55d44d930c80_0 .net *"_s10", 0 0, L_0x55d44ece6ad0;  1 drivers
v0x55d44d939630_0 .net *"_s4", 0 0, L_0x55d44ece6890;  1 drivers
v0x55d44d9396f0_0 .net *"_s6", 0 0, L_0x55d44ece6900;  1 drivers
v0x55d44d939250_0 .net *"_s8", 0 0, L_0x55d44ece69c0;  1 drivers
v0x55d44d930780_0 .net "a", 0 0, L_0x55d44ece6c50;  1 drivers
v0x55d44d930840_0 .net "b", 0 0, L_0x55d44ece6e10;  1 drivers
v0x55d44d9366e0_0 .net "ca", 0 0, L_0x55d44ece6b40;  1 drivers
v0x55d44d936780_0 .net "cin", 0 0, L_0x55d44ece6fd0;  1 drivers
v0x55d44d9363b0_0 .net "sum", 0 0, L_0x55d44ece6820;  1 drivers
S_0x55d44d937730 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44d97c170;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d91d440_0 .net "a", 3 0, L_0x55d44ece9db0;  1 drivers
v0x55d44d91d540_0 .net "b", 3 0, L_0x55d44ece9ee0;  1 drivers
v0x55d44d91d060_0 .net "ca", 3 0, L_0x55d44ece9c40;  1 drivers
v0x55d44d91d120_0 .net "cin", 3 0, L_0x55d44ecea010;  1 drivers
v0x55d44d91a4f0_0 .net "sum", 3 0, L_0x55d44ece9ba0;  1 drivers
L_0x55d44ece7b60 .part L_0x55d44ece9db0, 0, 1;
L_0x55d44ece7c90 .part L_0x55d44ece9ee0, 0, 1;
L_0x55d44ece7dc0 .part L_0x55d44ecea010, 0, 1;
L_0x55d44ece83d0 .part L_0x55d44ece9db0, 1, 1;
L_0x55d44ece8500 .part L_0x55d44ece9ee0, 1, 1;
L_0x55d44ece8630 .part L_0x55d44ecea010, 1, 1;
L_0x55d44ece8d70 .part L_0x55d44ece9db0, 2, 1;
L_0x55d44ece8ea0 .part L_0x55d44ece9ee0, 2, 1;
L_0x55d44ece9020 .part L_0x55d44ecea010, 2, 1;
L_0x55d44ece95f0 .part L_0x55d44ece9db0, 3, 1;
L_0x55d44ece97b0 .part L_0x55d44ece9ee0, 3, 1;
L_0x55d44ece9970 .part L_0x55d44ecea010, 3, 1;
L_0x55d44ece9ba0 .concat8 [ 1 1 1 1], L_0x55d44ece7640, L_0x55d44ece7f60, L_0x55d44ece8810, L_0x55d44ece91c0;
L_0x55d44ece9c40 .concat8 [ 1 1 1 1], L_0x55d44ece7a50, L_0x55d44ece82c0, L_0x55d44ece8c60, L_0x55d44ece94e0;
S_0x55d44d938b60 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d937730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ece7190 .functor XOR 1, L_0x55d44ece7b60, L_0x55d44ece7c90, C4<0>, C4<0>;
L_0x55d44ece7640 .functor XOR 1, L_0x55d44ece7190, L_0x55d44ece7dc0, C4<0>, C4<0>;
L_0x55d44ece7700 .functor AND 1, L_0x55d44ece7b60, L_0x55d44ece7c90, C4<1>, C4<1>;
L_0x55d44ece7810 .functor AND 1, L_0x55d44ece7b60, L_0x55d44ece7dc0, C4<1>, C4<1>;
L_0x55d44ece78d0 .functor OR 1, L_0x55d44ece7700, L_0x55d44ece7810, C4<0>, C4<0>;
L_0x55d44ece79e0 .functor AND 1, L_0x55d44ece7dc0, L_0x55d44ece7c90, C4<1>, C4<1>;
L_0x55d44ece7a50 .functor OR 1, L_0x55d44ece78d0, L_0x55d44ece79e0, C4<0>, C4<0>;
v0x55d44d9347e0_0 .net *"_s0", 0 0, L_0x55d44ece7190;  1 drivers
v0x55d44d934880_0 .net *"_s10", 0 0, L_0x55d44ece79e0;  1 drivers
v0x55d44d935c10_0 .net *"_s4", 0 0, L_0x55d44ece7700;  1 drivers
v0x55d44d935d00_0 .net *"_s6", 0 0, L_0x55d44ece7810;  1 drivers
v0x55d44d931890_0 .net *"_s8", 0 0, L_0x55d44ece78d0;  1 drivers
v0x55d44d932cc0_0 .net "a", 0 0, L_0x55d44ece7b60;  1 drivers
v0x55d44d932d80_0 .net "b", 0 0, L_0x55d44ece7c90;  1 drivers
v0x55d44d92e980_0 .net "ca", 0 0, L_0x55d44ece7a50;  1 drivers
v0x55d44d92ea20_0 .net "cin", 0 0, L_0x55d44ece7dc0;  1 drivers
v0x55d44d92fdc0_0 .net "sum", 0 0, L_0x55d44ece7640;  1 drivers
S_0x55d44d924250 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d937730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ece7ef0 .functor XOR 1, L_0x55d44ece83d0, L_0x55d44ece8500, C4<0>, C4<0>;
L_0x55d44ece7f60 .functor XOR 1, L_0x55d44ece7ef0, L_0x55d44ece8630, C4<0>, C4<0>;
L_0x55d44ece7fd0 .functor AND 1, L_0x55d44ece83d0, L_0x55d44ece8500, C4<1>, C4<1>;
L_0x55d44ece8040 .functor AND 1, L_0x55d44ece83d0, L_0x55d44ece8630, C4<1>, C4<1>;
L_0x55d44ece8100 .functor OR 1, L_0x55d44ece7fd0, L_0x55d44ece8040, C4<0>, C4<0>;
L_0x55d44ece8210 .functor AND 1, L_0x55d44ece8630, L_0x55d44ece8500, C4<1>, C4<1>;
L_0x55d44ece82c0 .functor OR 1, L_0x55d44ece8100, L_0x55d44ece8210, C4<0>, C4<0>;
v0x55d44d92cce0_0 .net *"_s0", 0 0, L_0x55d44ece7ef0;  1 drivers
v0x55d44d92cda0_0 .net *"_s10", 0 0, L_0x55d44ece8210;  1 drivers
v0x55d44d92c900_0 .net *"_s4", 0 0, L_0x55d44ece7fd0;  1 drivers
v0x55d44d92c9f0_0 .net *"_s6", 0 0, L_0x55d44ece8040;  1 drivers
v0x55d44d923e30_0 .net *"_s8", 0 0, L_0x55d44ece8100;  1 drivers
v0x55d44d929d90_0 .net "a", 0 0, L_0x55d44ece83d0;  1 drivers
v0x55d44d929e50_0 .net "b", 0 0, L_0x55d44ece8500;  1 drivers
v0x55d44d9299b0_0 .net "ca", 0 0, L_0x55d44ece82c0;  1 drivers
v0x55d44d929a70_0 .net "cin", 0 0, L_0x55d44ece8630;  1 drivers
v0x55d44d926ef0_0 .net "sum", 0 0, L_0x55d44ece7f60;  1 drivers
S_0x55d44d926a60 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d937730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ece87a0 .functor XOR 1, L_0x55d44ece8d70, L_0x55d44ece8ea0, C4<0>, C4<0>;
L_0x55d44ece8810 .functor XOR 1, L_0x55d44ece87a0, L_0x55d44ece9020, C4<0>, C4<0>;
L_0x55d44ece88d0 .functor AND 1, L_0x55d44ece8d70, L_0x55d44ece8ea0, C4<1>, C4<1>;
L_0x55d44ece89e0 .functor AND 1, L_0x55d44ece8d70, L_0x55d44ece9020, C4<1>, C4<1>;
L_0x55d44ece8aa0 .functor OR 1, L_0x55d44ece88d0, L_0x55d44ece89e0, C4<0>, C4<0>;
L_0x55d44ece8bb0 .functor AND 1, L_0x55d44ece9020, L_0x55d44ece8ea0, C4<1>, C4<1>;
L_0x55d44ece8c60 .functor OR 1, L_0x55d44ece8aa0, L_0x55d44ece8bb0, C4<0>, C4<0>;
v0x55d44d923ab0_0 .net *"_s0", 0 0, L_0x55d44ece87a0;  1 drivers
v0x55d44d923b70_0 .net *"_s10", 0 0, L_0x55d44ece8bb0;  1 drivers
v0x55d44d92ade0_0 .net *"_s4", 0 0, L_0x55d44ece88d0;  1 drivers
v0x55d44d92aed0_0 .net *"_s6", 0 0, L_0x55d44ece89e0;  1 drivers
v0x55d44d92c210_0 .net *"_s8", 0 0, L_0x55d44ece8aa0;  1 drivers
v0x55d44d927e90_0 .net "a", 0 0, L_0x55d44ece8d70;  1 drivers
v0x55d44d927f50_0 .net "b", 0 0, L_0x55d44ece8ea0;  1 drivers
v0x55d44d9292c0_0 .net "ca", 0 0, L_0x55d44ece8c60;  1 drivers
v0x55d44d929360_0 .net "cin", 0 0, L_0x55d44ece9020;  1 drivers
v0x55d44d924ff0_0 .net "sum", 0 0, L_0x55d44ece8810;  1 drivers
S_0x55d44d926370 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d937730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ece9150 .functor XOR 1, L_0x55d44ece95f0, L_0x55d44ece97b0, C4<0>, C4<0>;
L_0x55d44ece91c0 .functor XOR 1, L_0x55d44ece9150, L_0x55d44ece9970, C4<0>, C4<0>;
L_0x55d44ece9230 .functor AND 1, L_0x55d44ece95f0, L_0x55d44ece97b0, C4<1>, C4<1>;
L_0x55d44ece92a0 .functor AND 1, L_0x55d44ece95f0, L_0x55d44ece9970, C4<1>, C4<1>;
L_0x55d44ece9360 .functor OR 1, L_0x55d44ece9230, L_0x55d44ece92a0, C4<0>, C4<0>;
L_0x55d44ece9470 .functor AND 1, L_0x55d44ece9970, L_0x55d44ece97b0, C4<1>, C4<1>;
L_0x55d44ece94e0 .functor OR 1, L_0x55d44ece9360, L_0x55d44ece9470, C4<0>, C4<0>;
v0x55d44d922030_0 .net *"_s0", 0 0, L_0x55d44ece9150;  1 drivers
v0x55d44d922110_0 .net *"_s10", 0 0, L_0x55d44ece9470;  1 drivers
v0x55d44d9233c0_0 .net *"_s4", 0 0, L_0x55d44ece9230;  1 drivers
v0x55d44d923480_0 .net *"_s6", 0 0, L_0x55d44ece92a0;  1 drivers
v0x55d44d917900_0 .net *"_s8", 0 0, L_0x55d44ece9360;  1 drivers
v0x55d44d920390_0 .net "a", 0 0, L_0x55d44ece95f0;  1 drivers
v0x55d44d920450_0 .net "b", 0 0, L_0x55d44ece97b0;  1 drivers
v0x55d44d91ffb0_0 .net "ca", 0 0, L_0x55d44ece94e0;  1 drivers
v0x55d44d920050_0 .net "cin", 0 0, L_0x55d44ece9970;  1 drivers
v0x55d44d917590_0 .net "sum", 0 0, L_0x55d44ece91c0;  1 drivers
S_0x55d44d91f8c0 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44d97c550;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44d8bf0f0_0 .net "a", 15 0, L_0x55d44ecf52c0;  1 drivers
v0x55d44d8bf1d0_0 .net "b", 15 0, L_0x55d44ecf53b0;  1 drivers
v0x55d44d8badb0_0 .net "ca", 15 0, L_0x55d44ecf5060;  1 drivers
v0x55d44d8bae70_0 .net "cin", 15 0, L_0x55d44ecf54a0;  1 drivers
v0x55d44d8bc140_0 .net "sum", 15 0, L_0x55d44ecf4fc0;  1 drivers
L_0x55d44ececdd0 .part L_0x55d44ecf52c0, 0, 4;
L_0x55d44ecece70 .part L_0x55d44ecf53b0, 0, 4;
L_0x55d44ececf10 .part L_0x55d44ecf54a0, 0, 4;
L_0x55d44ecef760 .part L_0x55d44ecf52c0, 4, 4;
L_0x55d44ecef850 .part L_0x55d44ecf53b0, 4, 4;
L_0x55d44ecef940 .part L_0x55d44ecf54a0, 4, 4;
L_0x55d44ecf2220 .part L_0x55d44ecf52c0, 8, 4;
L_0x55d44ecf22c0 .part L_0x55d44ecf53b0, 8, 4;
L_0x55d44ecf23b0 .part L_0x55d44ecf54a0, 8, 4;
L_0x55d44ecf4bc0 .part L_0x55d44ecf52c0, 12, 4;
L_0x55d44ecf4cf0 .part L_0x55d44ecf53b0, 12, 4;
L_0x55d44ecf4e20 .part L_0x55d44ecf54a0, 12, 4;
L_0x55d44ecf4fc0 .concat8 [ 4 4 4 4], L_0x55d44ececbc0, L_0x55d44ecef550, L_0x55d44ecf2010, L_0x55d44ecf49b0;
L_0x55d44ecf5060 .concat8 [ 4 4 4 4], L_0x55d44ececc60, L_0x55d44ecef5f0, L_0x55d44ecf20b0, L_0x55d44ecf4a50;
S_0x55d44d91b540 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44d91f8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d8fc740_0 .net "a", 3 0, L_0x55d44ececdd0;  1 drivers
v0x55d44d8fc840_0 .net "b", 3 0, L_0x55d44ecece70;  1 drivers
v0x55d44d9026a0_0 .net "ca", 3 0, L_0x55d44ececc60;  1 drivers
v0x55d44d902760_0 .net "cin", 3 0, L_0x55d44ececf10;  1 drivers
v0x55d44d9022c0_0 .net "sum", 3 0, L_0x55d44ececbc0;  1 drivers
L_0x55d44eceab80 .part L_0x55d44ececdd0, 0, 1;
L_0x55d44eceacb0 .part L_0x55d44ecece70, 0, 1;
L_0x55d44eceade0 .part L_0x55d44ececf10, 0, 1;
L_0x55d44eceb3f0 .part L_0x55d44ececdd0, 1, 1;
L_0x55d44eceb520 .part L_0x55d44ecece70, 1, 1;
L_0x55d44eceb650 .part L_0x55d44ececf10, 1, 1;
L_0x55d44ecebd90 .part L_0x55d44ececdd0, 2, 1;
L_0x55d44ecebec0 .part L_0x55d44ecece70, 2, 1;
L_0x55d44ecec040 .part L_0x55d44ececf10, 2, 1;
L_0x55d44ecec610 .part L_0x55d44ececdd0, 3, 1;
L_0x55d44ecec7d0 .part L_0x55d44ecece70, 3, 1;
L_0x55d44ecec990 .part L_0x55d44ececf10, 3, 1;
L_0x55d44ececbc0 .concat8 [ 1 1 1 1], L_0x55d44ece9b30, L_0x55d44eceaf80, L_0x55d44eceb830, L_0x55d44ecec1e0;
L_0x55d44ececc60 .concat8 [ 1 1 1 1], L_0x55d44eceaa70, L_0x55d44eceb2e0, L_0x55d44ecebc80, L_0x55d44ecec500;
S_0x55d44d91c970 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d91b540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecea140 .functor XOR 1, L_0x55d44eceab80, L_0x55d44eceacb0, C4<0>, C4<0>;
L_0x55d44ece9b30 .functor XOR 1, L_0x55d44ecea140, L_0x55d44eceade0, C4<0>, C4<0>;
L_0x55d44ecea6e0 .functor AND 1, L_0x55d44eceab80, L_0x55d44eceacb0, C4<1>, C4<1>;
L_0x55d44ecea7f0 .functor AND 1, L_0x55d44eceab80, L_0x55d44eceade0, C4<1>, C4<1>;
L_0x55d44ecea8b0 .functor OR 1, L_0x55d44ecea6e0, L_0x55d44ecea7f0, C4<0>, C4<0>;
L_0x55d44ecea9c0 .functor AND 1, L_0x55d44eceade0, L_0x55d44eceacb0, C4<1>, C4<1>;
L_0x55d44eceaa70 .functor OR 1, L_0x55d44ecea8b0, L_0x55d44ecea9c0, C4<0>, C4<0>;
v0x55d44d9185f0_0 .net *"_s0", 0 0, L_0x55d44ecea140;  1 drivers
v0x55d44d918690_0 .net *"_s10", 0 0, L_0x55d44ecea9c0;  1 drivers
v0x55d44d919a20_0 .net *"_s4", 0 0, L_0x55d44ecea6e0;  1 drivers
v0x55d44d919b10_0 .net *"_s6", 0 0, L_0x55d44ecea7f0;  1 drivers
v0x55d44d9156e0_0 .net *"_s8", 0 0, L_0x55d44ecea8b0;  1 drivers
v0x55d44d916a70_0 .net "a", 0 0, L_0x55d44eceab80;  1 drivers
v0x55d44d916b30_0 .net "b", 0 0, L_0x55d44eceacb0;  1 drivers
v0x55d44d90aec0_0 .net "ca", 0 0, L_0x55d44eceaa70;  1 drivers
v0x55d44d90af60_0 .net "cin", 0 0, L_0x55d44eceade0;  1 drivers
v0x55d44d913a00_0 .net "sum", 0 0, L_0x55d44ece9b30;  1 drivers
S_0x55d44d913570 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d91b540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eceaf10 .functor XOR 1, L_0x55d44eceb3f0, L_0x55d44eceb520, C4<0>, C4<0>;
L_0x55d44eceaf80 .functor XOR 1, L_0x55d44eceaf10, L_0x55d44eceb650, C4<0>, C4<0>;
L_0x55d44eceaff0 .functor AND 1, L_0x55d44eceb3f0, L_0x55d44eceb520, C4<1>, C4<1>;
L_0x55d44eceb060 .functor AND 1, L_0x55d44eceb3f0, L_0x55d44eceb650, C4<1>, C4<1>;
L_0x55d44eceb120 .functor OR 1, L_0x55d44eceaff0, L_0x55d44eceb060, C4<0>, C4<0>;
L_0x55d44eceb230 .functor AND 1, L_0x55d44eceb650, L_0x55d44eceb520, C4<1>, C4<1>;
L_0x55d44eceb2e0 .functor OR 1, L_0x55d44eceb120, L_0x55d44eceb230, C4<0>, C4<0>;
v0x55d44d90aaa0_0 .net *"_s0", 0 0, L_0x55d44eceaf10;  1 drivers
v0x55d44d90ab80_0 .net *"_s10", 0 0, L_0x55d44eceb230;  1 drivers
v0x55d44d910a00_0 .net *"_s4", 0 0, L_0x55d44eceaff0;  1 drivers
v0x55d44d910ad0_0 .net *"_s6", 0 0, L_0x55d44eceb060;  1 drivers
v0x55d44d910620_0 .net *"_s8", 0 0, L_0x55d44eceb120;  1 drivers
v0x55d44d910700_0 .net "a", 0 0, L_0x55d44eceb3f0;  1 drivers
v0x55d44d90dab0_0 .net "b", 0 0, L_0x55d44eceb520;  1 drivers
v0x55d44d90db70_0 .net "ca", 0 0, L_0x55d44eceb2e0;  1 drivers
v0x55d44d90d6d0_0 .net "cin", 0 0, L_0x55d44eceb650;  1 drivers
v0x55d44d90a720_0 .net "sum", 0 0, L_0x55d44eceaf80;  1 drivers
S_0x55d44d911a50 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d91b540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eceb7c0 .functor XOR 1, L_0x55d44ecebd90, L_0x55d44ecebec0, C4<0>, C4<0>;
L_0x55d44eceb830 .functor XOR 1, L_0x55d44eceb7c0, L_0x55d44ecec040, C4<0>, C4<0>;
L_0x55d44eceb8f0 .functor AND 1, L_0x55d44ecebd90, L_0x55d44ecebec0, C4<1>, C4<1>;
L_0x55d44eceba00 .functor AND 1, L_0x55d44ecebd90, L_0x55d44ecec040, C4<1>, C4<1>;
L_0x55d44ecebac0 .functor OR 1, L_0x55d44eceb8f0, L_0x55d44eceba00, C4<0>, C4<0>;
L_0x55d44ecebbd0 .functor AND 1, L_0x55d44ecec040, L_0x55d44ecebec0, C4<1>, C4<1>;
L_0x55d44ecebc80 .functor OR 1, L_0x55d44ecebac0, L_0x55d44ecebbd0, C4<0>, C4<0>;
v0x55d44d912e80_0 .net *"_s0", 0 0, L_0x55d44eceb7c0;  1 drivers
v0x55d44d912f40_0 .net *"_s10", 0 0, L_0x55d44ecebbd0;  1 drivers
v0x55d44d90eb00_0 .net *"_s4", 0 0, L_0x55d44eceb8f0;  1 drivers
v0x55d44d90ebf0_0 .net *"_s6", 0 0, L_0x55d44eceba00;  1 drivers
v0x55d44d90ff30_0 .net *"_s8", 0 0, L_0x55d44ecebac0;  1 drivers
v0x55d44d90bbb0_0 .net "a", 0 0, L_0x55d44ecebd90;  1 drivers
v0x55d44d90bc70_0 .net "b", 0 0, L_0x55d44ecebec0;  1 drivers
v0x55d44d90cfe0_0 .net "ca", 0 0, L_0x55d44ecebc80;  1 drivers
v0x55d44d90d0a0_0 .net "cin", 0 0, L_0x55d44ecec040;  1 drivers
v0x55d44d908cb0_0 .net "sum", 0 0, L_0x55d44eceb830;  1 drivers
S_0x55d44d90a030 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d91b540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecec170 .functor XOR 1, L_0x55d44ecec610, L_0x55d44ecec7d0, C4<0>, C4<0>;
L_0x55d44ecec1e0 .functor XOR 1, L_0x55d44ecec170, L_0x55d44ecec990, C4<0>, C4<0>;
L_0x55d44ecec250 .functor AND 1, L_0x55d44ecec610, L_0x55d44ecec7d0, C4<1>, C4<1>;
L_0x55d44ecec2c0 .functor AND 1, L_0x55d44ecec610, L_0x55d44ecec990, C4<1>, C4<1>;
L_0x55d44ecec380 .functor OR 1, L_0x55d44ecec250, L_0x55d44ecec2c0, C4<0>, C4<0>;
L_0x55d44ecec490 .functor AND 1, L_0x55d44ecec990, L_0x55d44ecec7d0, C4<1>, C4<1>;
L_0x55d44ecec500 .functor OR 1, L_0x55d44ecec380, L_0x55d44ecec490, C4<0>, C4<0>;
v0x55d44d9074a0_0 .net *"_s0", 0 0, L_0x55d44ecec170;  1 drivers
v0x55d44d907580_0 .net *"_s10", 0 0, L_0x55d44ecec490;  1 drivers
v0x55d44d8f9fe0_0 .net *"_s4", 0 0, L_0x55d44ecec250;  1 drivers
v0x55d44d8fa0b0_0 .net *"_s6", 0 0, L_0x55d44ecec2c0;  1 drivers
v0x55d44d8ed690_0 .net *"_s8", 0 0, L_0x55d44ecec380;  1 drivers
v0x55d44d8ed770_0 .net "a", 0 0, L_0x55d44ecec610;  1 drivers
v0x55d44d8fcb60_0 .net "b", 0 0, L_0x55d44ecec7d0;  1 drivers
v0x55d44d8fcc20_0 .net "ca", 0 0, L_0x55d44ecec500;  1 drivers
v0x55d44d9055f0_0 .net "cin", 0 0, L_0x55d44ecec990;  1 drivers
v0x55d44d905210_0 .net "sum", 0 0, L_0x55d44ecec1e0;  1 drivers
S_0x55d44d8ff750 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44d91f8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d8ec350_0 .net "a", 3 0, L_0x55d44ecef760;  1 drivers
v0x55d44d8ec450_0 .net "b", 3 0, L_0x55d44ecef850;  1 drivers
v0x55d44d8ebf70_0 .net "ca", 3 0, L_0x55d44ecef5f0;  1 drivers
v0x55d44d8ec030_0 .net "cin", 3 0, L_0x55d44ecef940;  1 drivers
v0x55d44d8e34a0_0 .net "sum", 3 0, L_0x55d44ecef550;  1 drivers
L_0x55d44eced510 .part L_0x55d44ecef760, 0, 1;
L_0x55d44eced640 .part L_0x55d44ecef850, 0, 1;
L_0x55d44eced770 .part L_0x55d44ecef940, 0, 1;
L_0x55d44ecedd80 .part L_0x55d44ecef760, 1, 1;
L_0x55d44ecedeb0 .part L_0x55d44ecef850, 1, 1;
L_0x55d44ecedfe0 .part L_0x55d44ecef940, 1, 1;
L_0x55d44ecee720 .part L_0x55d44ecef760, 2, 1;
L_0x55d44ecee850 .part L_0x55d44ecef850, 2, 1;
L_0x55d44ecee9d0 .part L_0x55d44ecef940, 2, 1;
L_0x55d44eceefa0 .part L_0x55d44ecef760, 3, 1;
L_0x55d44ecef160 .part L_0x55d44ecef850, 3, 1;
L_0x55d44ecef320 .part L_0x55d44ecef940, 3, 1;
L_0x55d44ecef550 .concat8 [ 1 1 1 1], L_0x55d44ececfb0, L_0x55d44eced910, L_0x55d44ecee1c0, L_0x55d44eceeb70;
L_0x55d44ecef5f0 .concat8 [ 1 1 1 1], L_0x55d44eced400, L_0x55d44ecedc70, L_0x55d44ecee610, L_0x55d44eceee90;
S_0x55d44d8ff370 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d8ff750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ececb50 .functor XOR 1, L_0x55d44eced510, L_0x55d44eced640, C4<0>, C4<0>;
L_0x55d44ececfb0 .functor XOR 1, L_0x55d44ececb50, L_0x55d44eced770, C4<0>, C4<0>;
L_0x55d44eced070 .functor AND 1, L_0x55d44eced510, L_0x55d44eced640, C4<1>, C4<1>;
L_0x55d44eced180 .functor AND 1, L_0x55d44eced510, L_0x55d44eced770, C4<1>, C4<1>;
L_0x55d44eced240 .functor OR 1, L_0x55d44eced070, L_0x55d44eced180, C4<0>, C4<0>;
L_0x55d44eced350 .functor AND 1, L_0x55d44eced770, L_0x55d44eced640, C4<1>, C4<1>;
L_0x55d44eced400 .functor OR 1, L_0x55d44eced240, L_0x55d44eced350, C4<0>, C4<0>;
v0x55d44d8fc3c0_0 .net *"_s0", 0 0, L_0x55d44ececb50;  1 drivers
v0x55d44d8fc460_0 .net *"_s10", 0 0, L_0x55d44eced350;  1 drivers
v0x55d44d9036f0_0 .net *"_s4", 0 0, L_0x55d44eced070;  1 drivers
v0x55d44d9037e0_0 .net *"_s6", 0 0, L_0x55d44eced180;  1 drivers
v0x55d44d904b20_0 .net *"_s8", 0 0, L_0x55d44eced240;  1 drivers
v0x55d44d9007a0_0 .net "a", 0 0, L_0x55d44eced510;  1 drivers
v0x55d44d900860_0 .net "b", 0 0, L_0x55d44eced640;  1 drivers
v0x55d44d901bd0_0 .net "ca", 0 0, L_0x55d44eced400;  1 drivers
v0x55d44d901c70_0 .net "cin", 0 0, L_0x55d44eced770;  1 drivers
v0x55d44d8fd900_0 .net "sum", 0 0, L_0x55d44ececfb0;  1 drivers
S_0x55d44d8fec80 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d8ff750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eced8a0 .functor XOR 1, L_0x55d44ecedd80, L_0x55d44ecedeb0, C4<0>, C4<0>;
L_0x55d44eced910 .functor XOR 1, L_0x55d44eced8a0, L_0x55d44ecedfe0, C4<0>, C4<0>;
L_0x55d44eced980 .functor AND 1, L_0x55d44ecedd80, L_0x55d44ecedeb0, C4<1>, C4<1>;
L_0x55d44eced9f0 .functor AND 1, L_0x55d44ecedd80, L_0x55d44ecedfe0, C4<1>, C4<1>;
L_0x55d44ecedab0 .functor OR 1, L_0x55d44eced980, L_0x55d44eced9f0, C4<0>, C4<0>;
L_0x55d44ecedbc0 .functor AND 1, L_0x55d44ecedfe0, L_0x55d44ecedeb0, C4<1>, C4<1>;
L_0x55d44ecedc70 .functor OR 1, L_0x55d44ecedab0, L_0x55d44ecedbc0, C4<0>, C4<0>;
v0x55d44d8fa940_0 .net *"_s0", 0 0, L_0x55d44eced8a0;  1 drivers
v0x55d44d8faa00_0 .net *"_s10", 0 0, L_0x55d44ecedbc0;  1 drivers
v0x55d44d8fbcd0_0 .net *"_s4", 0 0, L_0x55d44eced980;  1 drivers
v0x55d44d8fbdc0_0 .net *"_s6", 0 0, L_0x55d44eced9f0;  1 drivers
v0x55d44d8f0210_0 .net *"_s8", 0 0, L_0x55d44ecedab0;  1 drivers
v0x55d44d8f8ca0_0 .net "a", 0 0, L_0x55d44ecedd80;  1 drivers
v0x55d44d8f8d60_0 .net "b", 0 0, L_0x55d44ecedeb0;  1 drivers
v0x55d44d8f88c0_0 .net "ca", 0 0, L_0x55d44ecedc70;  1 drivers
v0x55d44d8f8980_0 .net "cin", 0 0, L_0x55d44ecedfe0;  1 drivers
v0x55d44d8efea0_0 .net "sum", 0 0, L_0x55d44eced910;  1 drivers
S_0x55d44d8f5d50 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d8ff750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecee150 .functor XOR 1, L_0x55d44ecee720, L_0x55d44ecee850, C4<0>, C4<0>;
L_0x55d44ecee1c0 .functor XOR 1, L_0x55d44ecee150, L_0x55d44ecee9d0, C4<0>, C4<0>;
L_0x55d44ecee280 .functor AND 1, L_0x55d44ecee720, L_0x55d44ecee850, C4<1>, C4<1>;
L_0x55d44ecee390 .functor AND 1, L_0x55d44ecee720, L_0x55d44ecee9d0, C4<1>, C4<1>;
L_0x55d44ecee450 .functor OR 1, L_0x55d44ecee280, L_0x55d44ecee390, C4<0>, C4<0>;
L_0x55d44ecee560 .functor AND 1, L_0x55d44ecee9d0, L_0x55d44ecee850, C4<1>, C4<1>;
L_0x55d44ecee610 .functor OR 1, L_0x55d44ecee450, L_0x55d44ecee560, C4<0>, C4<0>;
v0x55d44d8f5970_0 .net *"_s0", 0 0, L_0x55d44ecee150;  1 drivers
v0x55d44d8f5a30_0 .net *"_s10", 0 0, L_0x55d44ecee560;  1 drivers
v0x55d44d8f2e00_0 .net *"_s4", 0 0, L_0x55d44ecee280;  1 drivers
v0x55d44d8f2ef0_0 .net *"_s6", 0 0, L_0x55d44ecee390;  1 drivers
v0x55d44d8f2a20_0 .net *"_s8", 0 0, L_0x55d44ecee450;  1 drivers
v0x55d44d8efa70_0 .net "a", 0 0, L_0x55d44ecee720;  1 drivers
v0x55d44d8efb30_0 .net "b", 0 0, L_0x55d44ecee850;  1 drivers
v0x55d44d8f6da0_0 .net "ca", 0 0, L_0x55d44ecee610;  1 drivers
v0x55d44d8f6e40_0 .net "cin", 0 0, L_0x55d44ecee9d0;  1 drivers
v0x55d44d8f8280_0 .net "sum", 0 0, L_0x55d44ecee1c0;  1 drivers
S_0x55d44d8f3e50 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d8ff750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eceeb00 .functor XOR 1, L_0x55d44eceefa0, L_0x55d44ecef160, C4<0>, C4<0>;
L_0x55d44eceeb70 .functor XOR 1, L_0x55d44eceeb00, L_0x55d44ecef320, C4<0>, C4<0>;
L_0x55d44eceebe0 .functor AND 1, L_0x55d44eceefa0, L_0x55d44ecef160, C4<1>, C4<1>;
L_0x55d44eceec50 .functor AND 1, L_0x55d44eceefa0, L_0x55d44ecef320, C4<1>, C4<1>;
L_0x55d44eceed10 .functor OR 1, L_0x55d44eceebe0, L_0x55d44eceec50, C4<0>, C4<0>;
L_0x55d44eceee20 .functor AND 1, L_0x55d44ecef320, L_0x55d44ecef160, C4<1>, C4<1>;
L_0x55d44eceee90 .functor OR 1, L_0x55d44eceed10, L_0x55d44eceee20, C4<0>, C4<0>;
v0x55d44d8f5280_0 .net *"_s0", 0 0, L_0x55d44eceeb00;  1 drivers
v0x55d44d8f5360_0 .net *"_s10", 0 0, L_0x55d44eceee20;  1 drivers
v0x55d44d8f0f00_0 .net *"_s4", 0 0, L_0x55d44eceebe0;  1 drivers
v0x55d44d8f0fc0_0 .net *"_s6", 0 0, L_0x55d44eceec50;  1 drivers
v0x55d44d8f2330_0 .net *"_s8", 0 0, L_0x55d44eceed10;  1 drivers
v0x55d44d8edff0_0 .net "a", 0 0, L_0x55d44eceefa0;  1 drivers
v0x55d44d8ee0b0_0 .net "b", 0 0, L_0x55d44ecef160;  1 drivers
v0x55d44d8ef380_0 .net "ca", 0 0, L_0x55d44eceee90;  1 drivers
v0x55d44d8ef420_0 .net "cin", 0 0, L_0x55d44ecef320;  1 drivers
v0x55d44d8e3970_0 .net "sum", 0 0, L_0x55d44eceeb70;  1 drivers
S_0x55d44d8e9400 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44d91f8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d8d5ff0_0 .net "a", 3 0, L_0x55d44ecf2220;  1 drivers
v0x55d44d8d60f0_0 .net "b", 3 0, L_0x55d44ecf22c0;  1 drivers
v0x55d44d8d36f0_0 .net "ca", 3 0, L_0x55d44ecf20b0;  1 drivers
v0x55d44d8d37b0_0 .net "cin", 3 0, L_0x55d44ecf23b0;  1 drivers
v0x55d44d8c6da0_0 .net "sum", 3 0, L_0x55d44ecf2010;  1 drivers
L_0x55d44eceffd0 .part L_0x55d44ecf2220, 0, 1;
L_0x55d44ecf0100 .part L_0x55d44ecf22c0, 0, 1;
L_0x55d44ecf0230 .part L_0x55d44ecf23b0, 0, 1;
L_0x55d44ecf0840 .part L_0x55d44ecf2220, 1, 1;
L_0x55d44ecf0970 .part L_0x55d44ecf22c0, 1, 1;
L_0x55d44ecf0aa0 .part L_0x55d44ecf23b0, 1, 1;
L_0x55d44ecf11e0 .part L_0x55d44ecf2220, 2, 1;
L_0x55d44ecf1310 .part L_0x55d44ecf22c0, 2, 1;
L_0x55d44ecf1490 .part L_0x55d44ecf23b0, 2, 1;
L_0x55d44ecf1a60 .part L_0x55d44ecf2220, 3, 1;
L_0x55d44ecf1c20 .part L_0x55d44ecf22c0, 3, 1;
L_0x55d44ecf1de0 .part L_0x55d44ecf23b0, 3, 1;
L_0x55d44ecf2010 .concat8 [ 1 1 1 1], L_0x55d44ecefa70, L_0x55d44ecf03d0, L_0x55d44ecf0c80, L_0x55d44ecf1630;
L_0x55d44ecf20b0 .concat8 [ 1 1 1 1], L_0x55d44ecefec0, L_0x55d44ecf0730, L_0x55d44ecf10d0, L_0x55d44ecf1950;
S_0x55d44d8e9020 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d8e9400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecef4e0 .functor XOR 1, L_0x55d44eceffd0, L_0x55d44ecf0100, C4<0>, C4<0>;
L_0x55d44ecefa70 .functor XOR 1, L_0x55d44ecef4e0, L_0x55d44ecf0230, C4<0>, C4<0>;
L_0x55d44ecefb30 .functor AND 1, L_0x55d44eceffd0, L_0x55d44ecf0100, C4<1>, C4<1>;
L_0x55d44ecefc40 .functor AND 1, L_0x55d44eceffd0, L_0x55d44ecf0230, C4<1>, C4<1>;
L_0x55d44ecefd00 .functor OR 1, L_0x55d44ecefb30, L_0x55d44ecefc40, C4<0>, C4<0>;
L_0x55d44ecefe10 .functor AND 1, L_0x55d44ecf0230, L_0x55d44ecf0100, C4<1>, C4<1>;
L_0x55d44ecefec0 .functor OR 1, L_0x55d44ecefd00, L_0x55d44ecefe10, C4<0>, C4<0>;
v0x55d44d8e64b0_0 .net *"_s0", 0 0, L_0x55d44ecef4e0;  1 drivers
v0x55d44d8e6550_0 .net *"_s10", 0 0, L_0x55d44ecefe10;  1 drivers
v0x55d44d8e60d0_0 .net *"_s4", 0 0, L_0x55d44ecefb30;  1 drivers
v0x55d44d8e61c0_0 .net *"_s6", 0 0, L_0x55d44ecefc40;  1 drivers
v0x55d44d8e3120_0 .net *"_s8", 0 0, L_0x55d44ecefd00;  1 drivers
v0x55d44d8ea450_0 .net "a", 0 0, L_0x55d44eceffd0;  1 drivers
v0x55d44d8ea510_0 .net "b", 0 0, L_0x55d44ecf0100;  1 drivers
v0x55d44d8eb880_0 .net "ca", 0 0, L_0x55d44ecefec0;  1 drivers
v0x55d44d8eb920_0 .net "cin", 0 0, L_0x55d44ecf0230;  1 drivers
v0x55d44d8e7500_0 .net "sum", 0 0, L_0x55d44ecefa70;  1 drivers
S_0x55d44d8e8930 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d8e9400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecf0360 .functor XOR 1, L_0x55d44ecf0840, L_0x55d44ecf0970, C4<0>, C4<0>;
L_0x55d44ecf03d0 .functor XOR 1, L_0x55d44ecf0360, L_0x55d44ecf0aa0, C4<0>, C4<0>;
L_0x55d44ecf0440 .functor AND 1, L_0x55d44ecf0840, L_0x55d44ecf0970, C4<1>, C4<1>;
L_0x55d44ecf04b0 .functor AND 1, L_0x55d44ecf0840, L_0x55d44ecf0aa0, C4<1>, C4<1>;
L_0x55d44ecf0570 .functor OR 1, L_0x55d44ecf0440, L_0x55d44ecf04b0, C4<0>, C4<0>;
L_0x55d44ecf0680 .functor AND 1, L_0x55d44ecf0aa0, L_0x55d44ecf0970, C4<1>, C4<1>;
L_0x55d44ecf0730 .functor OR 1, L_0x55d44ecf0570, L_0x55d44ecf0680, C4<0>, C4<0>;
v0x55d44d8e45b0_0 .net *"_s0", 0 0, L_0x55d44ecf0360;  1 drivers
v0x55d44d8e4690_0 .net *"_s10", 0 0, L_0x55d44ecf0680;  1 drivers
v0x55d44d8e59e0_0 .net *"_s4", 0 0, L_0x55d44ecf0440;  1 drivers
v0x55d44d8e5ab0_0 .net *"_s6", 0 0, L_0x55d44ecf04b0;  1 drivers
v0x55d44d8e16a0_0 .net *"_s8", 0 0, L_0x55d44ecf0570;  1 drivers
v0x55d44d8e1780_0 .net "a", 0 0, L_0x55d44ecf0840;  1 drivers
v0x55d44d8e2a30_0 .net "b", 0 0, L_0x55d44ecf0970;  1 drivers
v0x55d44d8e2af0_0 .net "ca", 0 0, L_0x55d44ecf0730;  1 drivers
v0x55d44d8d6e80_0 .net "cin", 0 0, L_0x55d44ecf0aa0;  1 drivers
v0x55d44d8df910_0 .net "sum", 0 0, L_0x55d44ecf03d0;  1 drivers
S_0x55d44d8df530 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d8e9400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecf0c10 .functor XOR 1, L_0x55d44ecf11e0, L_0x55d44ecf1310, C4<0>, C4<0>;
L_0x55d44ecf0c80 .functor XOR 1, L_0x55d44ecf0c10, L_0x55d44ecf1490, C4<0>, C4<0>;
L_0x55d44ecf0d40 .functor AND 1, L_0x55d44ecf11e0, L_0x55d44ecf1310, C4<1>, C4<1>;
L_0x55d44ecf0e50 .functor AND 1, L_0x55d44ecf11e0, L_0x55d44ecf1490, C4<1>, C4<1>;
L_0x55d44ecf0f10 .functor OR 1, L_0x55d44ecf0d40, L_0x55d44ecf0e50, C4<0>, C4<0>;
L_0x55d44ecf1020 .functor AND 1, L_0x55d44ecf1490, L_0x55d44ecf1310, C4<1>, C4<1>;
L_0x55d44ecf10d0 .functor OR 1, L_0x55d44ecf0f10, L_0x55d44ecf1020, C4<0>, C4<0>;
v0x55d44d8d6a60_0 .net *"_s0", 0 0, L_0x55d44ecf0c10;  1 drivers
v0x55d44d8d6b20_0 .net *"_s10", 0 0, L_0x55d44ecf1020;  1 drivers
v0x55d44d8dc9c0_0 .net *"_s4", 0 0, L_0x55d44ecf0d40;  1 drivers
v0x55d44d8dcab0_0 .net *"_s6", 0 0, L_0x55d44ecf0e50;  1 drivers
v0x55d44d8dc5e0_0 .net *"_s8", 0 0, L_0x55d44ecf0f10;  1 drivers
v0x55d44d8d9a70_0 .net "a", 0 0, L_0x55d44ecf11e0;  1 drivers
v0x55d44d8d9b30_0 .net "b", 0 0, L_0x55d44ecf1310;  1 drivers
v0x55d44d8d9690_0 .net "ca", 0 0, L_0x55d44ecf10d0;  1 drivers
v0x55d44d8d9730_0 .net "cin", 0 0, L_0x55d44ecf1490;  1 drivers
v0x55d44d8d6790_0 .net "sum", 0 0, L_0x55d44ecf0c80;  1 drivers
S_0x55d44d8dda10 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d8e9400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecf15c0 .functor XOR 1, L_0x55d44ecf1a60, L_0x55d44ecf1c20, C4<0>, C4<0>;
L_0x55d44ecf1630 .functor XOR 1, L_0x55d44ecf15c0, L_0x55d44ecf1de0, C4<0>, C4<0>;
L_0x55d44ecf16a0 .functor AND 1, L_0x55d44ecf1a60, L_0x55d44ecf1c20, C4<1>, C4<1>;
L_0x55d44ecf1710 .functor AND 1, L_0x55d44ecf1a60, L_0x55d44ecf1de0, C4<1>, C4<1>;
L_0x55d44ecf17d0 .functor OR 1, L_0x55d44ecf16a0, L_0x55d44ecf1710, C4<0>, C4<0>;
L_0x55d44ecf18e0 .functor AND 1, L_0x55d44ecf1de0, L_0x55d44ecf1c20, C4<1>, C4<1>;
L_0x55d44ecf1950 .functor OR 1, L_0x55d44ecf17d0, L_0x55d44ecf18e0, C4<0>, C4<0>;
v0x55d44d8dee40_0 .net *"_s0", 0 0, L_0x55d44ecf15c0;  1 drivers
v0x55d44d8def20_0 .net *"_s10", 0 0, L_0x55d44ecf18e0;  1 drivers
v0x55d44d8daac0_0 .net *"_s4", 0 0, L_0x55d44ecf16a0;  1 drivers
v0x55d44d8dab80_0 .net *"_s6", 0 0, L_0x55d44ecf1710;  1 drivers
v0x55d44d8dbef0_0 .net *"_s8", 0 0, L_0x55d44ecf17d0;  1 drivers
v0x55d44d8d7b70_0 .net "a", 0 0, L_0x55d44ecf1a60;  1 drivers
v0x55d44d8d7c30_0 .net "b", 0 0, L_0x55d44ecf1c20;  1 drivers
v0x55d44d8d8fa0_0 .net "ca", 0 0, L_0x55d44ecf1950;  1 drivers
v0x55d44d8d9040_0 .net "cin", 0 0, L_0x55d44ecf1de0;  1 drivers
v0x55d44d8d4d10_0 .net "sum", 0 0, L_0x55d44ecf1630;  1 drivers
S_0x55d44d8ba450 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44d91f8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d8c0c10_0 .net "a", 3 0, L_0x55d44ecf4bc0;  1 drivers
v0x55d44d8c0d10_0 .net "b", 3 0, L_0x55d44ecf4cf0;  1 drivers
v0x55d44d8c2040_0 .net "ca", 3 0, L_0x55d44ecf4a50;  1 drivers
v0x55d44d8c2100_0 .net "cin", 3 0, L_0x55d44ecf4e20;  1 drivers
v0x55d44d8bdcc0_0 .net "sum", 3 0, L_0x55d44ecf49b0;  1 drivers
L_0x55d44ecf2970 .part L_0x55d44ecf4bc0, 0, 1;
L_0x55d44ecf2aa0 .part L_0x55d44ecf4cf0, 0, 1;
L_0x55d44ecf2bd0 .part L_0x55d44ecf4e20, 0, 1;
L_0x55d44ecf31e0 .part L_0x55d44ecf4bc0, 1, 1;
L_0x55d44ecf3310 .part L_0x55d44ecf4cf0, 1, 1;
L_0x55d44ecf3440 .part L_0x55d44ecf4e20, 1, 1;
L_0x55d44ecf3b80 .part L_0x55d44ecf4bc0, 2, 1;
L_0x55d44ecf3cb0 .part L_0x55d44ecf4cf0, 2, 1;
L_0x55d44ecf3e30 .part L_0x55d44ecf4e20, 2, 1;
L_0x55d44ecf4400 .part L_0x55d44ecf4bc0, 3, 1;
L_0x55d44ecf45c0 .part L_0x55d44ecf4cf0, 3, 1;
L_0x55d44ecf4780 .part L_0x55d44ecf4e20, 3, 1;
L_0x55d44ecf49b0 .concat8 [ 1 1 1 1], L_0x55d44ecf2450, L_0x55d44ecf2d70, L_0x55d44ecf3620, L_0x55d44ecf3fd0;
L_0x55d44ecf4a50 .concat8 [ 1 1 1 1], L_0x55d44ecf2860, L_0x55d44ecf30d0, L_0x55d44ecf3a70, L_0x55d44ecf42f0;
S_0x55d44d8c9920 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d8ba450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecf1fa0 .functor XOR 1, L_0x55d44ecf2970, L_0x55d44ecf2aa0, C4<0>, C4<0>;
L_0x55d44ecf2450 .functor XOR 1, L_0x55d44ecf1fa0, L_0x55d44ecf2bd0, C4<0>, C4<0>;
L_0x55d44ecf2510 .functor AND 1, L_0x55d44ecf2970, L_0x55d44ecf2aa0, C4<1>, C4<1>;
L_0x55d44ecf2620 .functor AND 1, L_0x55d44ecf2970, L_0x55d44ecf2bd0, C4<1>, C4<1>;
L_0x55d44ecf26e0 .functor OR 1, L_0x55d44ecf2510, L_0x55d44ecf2620, C4<0>, C4<0>;
L_0x55d44ecf27f0 .functor AND 1, L_0x55d44ecf2bd0, L_0x55d44ecf2aa0, C4<1>, C4<1>;
L_0x55d44ecf2860 .functor OR 1, L_0x55d44ecf26e0, L_0x55d44ecf27f0, C4<0>, C4<0>;
v0x55d44d8d23b0_0 .net *"_s0", 0 0, L_0x55d44ecf1fa0;  1 drivers
v0x55d44d8d2450_0 .net *"_s10", 0 0, L_0x55d44ecf27f0;  1 drivers
v0x55d44d8d1fd0_0 .net *"_s4", 0 0, L_0x55d44ecf2510;  1 drivers
v0x55d44d8d20c0_0 .net *"_s6", 0 0, L_0x55d44ecf2620;  1 drivers
v0x55d44d8c9500_0 .net *"_s8", 0 0, L_0x55d44ecf26e0;  1 drivers
v0x55d44d8cf460_0 .net "a", 0 0, L_0x55d44ecf2970;  1 drivers
v0x55d44d8cf520_0 .net "b", 0 0, L_0x55d44ecf2aa0;  1 drivers
v0x55d44d8cf080_0 .net "ca", 0 0, L_0x55d44ecf2860;  1 drivers
v0x55d44d8cf120_0 .net "cin", 0 0, L_0x55d44ecf2bd0;  1 drivers
v0x55d44d8cc5c0_0 .net "sum", 0 0, L_0x55d44ecf2450;  1 drivers
S_0x55d44d8cc130 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d8ba450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecf2d00 .functor XOR 1, L_0x55d44ecf31e0, L_0x55d44ecf3310, C4<0>, C4<0>;
L_0x55d44ecf2d70 .functor XOR 1, L_0x55d44ecf2d00, L_0x55d44ecf3440, C4<0>, C4<0>;
L_0x55d44ecf2de0 .functor AND 1, L_0x55d44ecf31e0, L_0x55d44ecf3310, C4<1>, C4<1>;
L_0x55d44ecf2e50 .functor AND 1, L_0x55d44ecf31e0, L_0x55d44ecf3440, C4<1>, C4<1>;
L_0x55d44ecf2f10 .functor OR 1, L_0x55d44ecf2de0, L_0x55d44ecf2e50, C4<0>, C4<0>;
L_0x55d44ecf3020 .functor AND 1, L_0x55d44ecf3440, L_0x55d44ecf3310, C4<1>, C4<1>;
L_0x55d44ecf30d0 .functor OR 1, L_0x55d44ecf2f10, L_0x55d44ecf3020, C4<0>, C4<0>;
v0x55d44d8c9180_0 .net *"_s0", 0 0, L_0x55d44ecf2d00;  1 drivers
v0x55d44d8c9240_0 .net *"_s10", 0 0, L_0x55d44ecf3020;  1 drivers
v0x55d44d8d04b0_0 .net *"_s4", 0 0, L_0x55d44ecf2de0;  1 drivers
v0x55d44d8d05a0_0 .net *"_s6", 0 0, L_0x55d44ecf2e50;  1 drivers
v0x55d44d8d18e0_0 .net *"_s8", 0 0, L_0x55d44ecf2f10;  1 drivers
v0x55d44d8cd560_0 .net "a", 0 0, L_0x55d44ecf31e0;  1 drivers
v0x55d44d8cd620_0 .net "b", 0 0, L_0x55d44ecf3310;  1 drivers
v0x55d44d8ce990_0 .net "ca", 0 0, L_0x55d44ecf30d0;  1 drivers
v0x55d44d8cea50_0 .net "cin", 0 0, L_0x55d44ecf3440;  1 drivers
v0x55d44d8ca6c0_0 .net "sum", 0 0, L_0x55d44ecf2d70;  1 drivers
S_0x55d44d8cba40 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d8ba450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecf35b0 .functor XOR 1, L_0x55d44ecf3b80, L_0x55d44ecf3cb0, C4<0>, C4<0>;
L_0x55d44ecf3620 .functor XOR 1, L_0x55d44ecf35b0, L_0x55d44ecf3e30, C4<0>, C4<0>;
L_0x55d44ecf36e0 .functor AND 1, L_0x55d44ecf3b80, L_0x55d44ecf3cb0, C4<1>, C4<1>;
L_0x55d44ecf37f0 .functor AND 1, L_0x55d44ecf3b80, L_0x55d44ecf3e30, C4<1>, C4<1>;
L_0x55d44ecf38b0 .functor OR 1, L_0x55d44ecf36e0, L_0x55d44ecf37f0, C4<0>, C4<0>;
L_0x55d44ecf39c0 .functor AND 1, L_0x55d44ecf3e30, L_0x55d44ecf3cb0, C4<1>, C4<1>;
L_0x55d44ecf3a70 .functor OR 1, L_0x55d44ecf38b0, L_0x55d44ecf39c0, C4<0>, C4<0>;
v0x55d44d8c7700_0 .net *"_s0", 0 0, L_0x55d44ecf35b0;  1 drivers
v0x55d44d8c77c0_0 .net *"_s10", 0 0, L_0x55d44ecf39c0;  1 drivers
v0x55d44d8c8a90_0 .net *"_s4", 0 0, L_0x55d44ecf36e0;  1 drivers
v0x55d44d8c8b80_0 .net *"_s6", 0 0, L_0x55d44ecf37f0;  1 drivers
v0x55d44d8bcfd0_0 .net *"_s8", 0 0, L_0x55d44ecf38b0;  1 drivers
v0x55d44d8c5a60_0 .net "a", 0 0, L_0x55d44ecf3b80;  1 drivers
v0x55d44d8c5b20_0 .net "b", 0 0, L_0x55d44ecf3cb0;  1 drivers
v0x55d44d8c5680_0 .net "ca", 0 0, L_0x55d44ecf3a70;  1 drivers
v0x55d44d8c5720_0 .net "cin", 0 0, L_0x55d44ecf3e30;  1 drivers
v0x55d44d8bcc60_0 .net "sum", 0 0, L_0x55d44ecf3620;  1 drivers
S_0x55d44d8c2b10 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d8ba450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecf3f60 .functor XOR 1, L_0x55d44ecf4400, L_0x55d44ecf45c0, C4<0>, C4<0>;
L_0x55d44ecf3fd0 .functor XOR 1, L_0x55d44ecf3f60, L_0x55d44ecf4780, C4<0>, C4<0>;
L_0x55d44ecf4040 .functor AND 1, L_0x55d44ecf4400, L_0x55d44ecf45c0, C4<1>, C4<1>;
L_0x55d44ecf40b0 .functor AND 1, L_0x55d44ecf4400, L_0x55d44ecf4780, C4<1>, C4<1>;
L_0x55d44ecf4170 .functor OR 1, L_0x55d44ecf4040, L_0x55d44ecf40b0, C4<0>, C4<0>;
L_0x55d44ecf4280 .functor AND 1, L_0x55d44ecf4780, L_0x55d44ecf45c0, C4<1>, C4<1>;
L_0x55d44ecf42f0 .functor OR 1, L_0x55d44ecf4170, L_0x55d44ecf4280, C4<0>, C4<0>;
v0x55d44d8c2730_0 .net *"_s0", 0 0, L_0x55d44ecf3f60;  1 drivers
v0x55d44d8c2810_0 .net *"_s10", 0 0, L_0x55d44ecf4280;  1 drivers
v0x55d44d8bfbc0_0 .net *"_s4", 0 0, L_0x55d44ecf4040;  1 drivers
v0x55d44d8bfc80_0 .net *"_s6", 0 0, L_0x55d44ecf40b0;  1 drivers
v0x55d44d8bf7e0_0 .net *"_s8", 0 0, L_0x55d44ecf4170;  1 drivers
v0x55d44d8bc830_0 .net "a", 0 0, L_0x55d44ecf4400;  1 drivers
v0x55d44d8bc8f0_0 .net "b", 0 0, L_0x55d44ecf45c0;  1 drivers
v0x55d44d8c3b60_0 .net "ca", 0 0, L_0x55d44ecf42f0;  1 drivers
v0x55d44d8c3c00_0 .net "cin", 0 0, L_0x55d44ecf4780;  1 drivers
v0x55d44d8c5040_0 .net "sum", 0 0, L_0x55d44ecf3fd0;  1 drivers
S_0x55d44d8b0260 .scope module, "FA_1" "thirtBitAdder" 5 14, 6 3 0, S_0x55d44d973ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44d7ec830_0 .net "a", 31 0, L_0x55d44ed0b6b0;  1 drivers
v0x55d44d7ec910_0 .net "b", 31 0, L_0x55d44ed0b7e0;  1 drivers
v0x55d44d7f52c0_0 .net "ca", 31 0, L_0x55d44ed0b520;  1 drivers
v0x55d44d7f5380_0 .net "cin", 31 0, L_0x55d44ed0b880;  1 drivers
v0x55d44d7f4ee0_0 .net "sum", 31 0, L_0x55d44ed0b3e0;  1 drivers
L_0x55d44ed00580 .part L_0x55d44ed0b6b0, 0, 16;
L_0x55d44ed00620 .part L_0x55d44ed0b7e0, 0, 16;
L_0x55d44ed006c0 .part L_0x55d44ed0b880, 0, 16;
L_0x55d44ed0b0d0 .part L_0x55d44ed0b6b0, 16, 16;
L_0x55d44ed0b1c0 .part L_0x55d44ed0b7e0, 16, 16;
L_0x55d44ed0b2b0 .part L_0x55d44ed0b880, 16, 16;
L_0x55d44ed0b3e0 .concat8 [ 16 16 0 0], L_0x55d44ed00280, L_0x55d44ed0add0;
L_0x55d44ed0b520 .concat8 [ 16 16 0 0], L_0x55d44ed00320, L_0x55d44ed0ae70;
S_0x55d44d8b61c0 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44d8b0260;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44d8562c0_0 .net "a", 15 0, L_0x55d44ed00580;  1 drivers
v0x55d44d8563c0_0 .net "b", 15 0, L_0x55d44ed00620;  1 drivers
v0x55d44d853310_0 .net "ca", 15 0, L_0x55d44ed00320;  1 drivers
v0x55d44d8533d0_0 .net "cin", 15 0, L_0x55d44ed006c0;  1 drivers
v0x55d44d85a640_0 .net "sum", 15 0, L_0x55d44ed00280;  1 drivers
L_0x55d44ecf8180 .part L_0x55d44ed00580, 0, 4;
L_0x55d44ecf8220 .part L_0x55d44ed00620, 0, 4;
L_0x55d44ecf82c0 .part L_0x55d44ed006c0, 0, 4;
L_0x55d44ecfab10 .part L_0x55d44ed00580, 4, 4;
L_0x55d44ecfac00 .part L_0x55d44ed00620, 4, 4;
L_0x55d44ecfacf0 .part L_0x55d44ed006c0, 4, 4;
L_0x55d44ecfd5a0 .part L_0x55d44ed00580, 8, 4;
L_0x55d44ecfd640 .part L_0x55d44ed00620, 8, 4;
L_0x55d44ecfd730 .part L_0x55d44ed006c0, 8, 4;
L_0x55d44ecffe80 .part L_0x55d44ed00580, 12, 4;
L_0x55d44ecfffb0 .part L_0x55d44ed00620, 12, 4;
L_0x55d44ed000e0 .part L_0x55d44ed006c0, 12, 4;
L_0x55d44ed00280 .concat8 [ 4 4 4 4], L_0x55d44ecf7f70, L_0x55d44ecfa900, L_0x55d44ecfd390, L_0x55d44ecffc70;
L_0x55d44ed00320 .concat8 [ 4 4 4 4], L_0x55d44ecf8010, L_0x55d44ecfa9a0, L_0x55d44ecfd430, L_0x55d44ecffd10;
S_0x55d44d8b5de0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44d8b61c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d6ffe60_0 .net "a", 3 0, L_0x55d44ecf8180;  1 drivers
v0x55d44d6fff60_0 .net "b", 3 0, L_0x55d44ecf8220;  1 drivers
v0x55d44d6ff840_0 .net "ca", 3 0, L_0x55d44ecf8010;  1 drivers
v0x55d44d6ff930_0 .net "cin", 3 0, L_0x55d44ecf82c0;  1 drivers
v0x55d44d890ac0_0 .net "sum", 3 0, L_0x55d44ecf7f70;  1 drivers
L_0x55d44ecf5f30 .part L_0x55d44ecf8180, 0, 1;
L_0x55d44ecf6060 .part L_0x55d44ecf8220, 0, 1;
L_0x55d44ecf6190 .part L_0x55d44ecf82c0, 0, 1;
L_0x55d44ecf67a0 .part L_0x55d44ecf8180, 1, 1;
L_0x55d44ecf68d0 .part L_0x55d44ecf8220, 1, 1;
L_0x55d44ecf6a00 .part L_0x55d44ecf82c0, 1, 1;
L_0x55d44ecf7140 .part L_0x55d44ecf8180, 2, 1;
L_0x55d44ecf7270 .part L_0x55d44ecf8220, 2, 1;
L_0x55d44ecf73f0 .part L_0x55d44ecf82c0, 2, 1;
L_0x55d44ecf79c0 .part L_0x55d44ecf8180, 3, 1;
L_0x55d44ecf7b80 .part L_0x55d44ecf8220, 3, 1;
L_0x55d44ecf7d40 .part L_0x55d44ecf82c0, 3, 1;
L_0x55d44ecf7f70 .concat8 [ 1 1 1 1], L_0x55d44ecf4940, L_0x55d44ecf6330, L_0x55d44ecf6be0, L_0x55d44ecf7590;
L_0x55d44ecf8010 .concat8 [ 1 1 1 1], L_0x55d44ecf5e20, L_0x55d44ecf6690, L_0x55d44ecf7030, L_0x55d44ecf78b0;
S_0x55d44d8b3270 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d8b5de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecf4f50 .functor XOR 1, L_0x55d44ecf5f30, L_0x55d44ecf6060, C4<0>, C4<0>;
L_0x55d44ecf4940 .functor XOR 1, L_0x55d44ecf4f50, L_0x55d44ecf6190, C4<0>, C4<0>;
L_0x55d44ecf5ad0 .functor AND 1, L_0x55d44ecf5f30, L_0x55d44ecf6060, C4<1>, C4<1>;
L_0x55d44ecf5be0 .functor AND 1, L_0x55d44ecf5f30, L_0x55d44ecf6190, C4<1>, C4<1>;
L_0x55d44ecf5ca0 .functor OR 1, L_0x55d44ecf5ad0, L_0x55d44ecf5be0, C4<0>, C4<0>;
L_0x55d44ecf5db0 .functor AND 1, L_0x55d44ecf6190, L_0x55d44ecf6060, C4<1>, C4<1>;
L_0x55d44ecf5e20 .functor OR 1, L_0x55d44ecf5ca0, L_0x55d44ecf5db0, C4<0>, C4<0>;
v0x55d44d8b2e90_0 .net *"_s0", 0 0, L_0x55d44ecf4f50;  1 drivers
v0x55d44d8b2f30_0 .net *"_s10", 0 0, L_0x55d44ecf5db0;  1 drivers
v0x55d44d8afee0_0 .net *"_s4", 0 0, L_0x55d44ecf5ad0;  1 drivers
v0x55d44d8affb0_0 .net *"_s6", 0 0, L_0x55d44ecf5be0;  1 drivers
v0x55d44d8b7210_0 .net *"_s8", 0 0, L_0x55d44ecf5ca0;  1 drivers
v0x55d44d8b8640_0 .net "a", 0 0, L_0x55d44ecf5f30;  1 drivers
v0x55d44d8b8700_0 .net "b", 0 0, L_0x55d44ecf6060;  1 drivers
v0x55d44d8b42c0_0 .net "ca", 0 0, L_0x55d44ecf5e20;  1 drivers
v0x55d44d8b4360_0 .net "cin", 0 0, L_0x55d44ecf6190;  1 drivers
v0x55d44d8b56f0_0 .net "sum", 0 0, L_0x55d44ecf4940;  1 drivers
S_0x55d44d8b1370 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d8b5de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecf62c0 .functor XOR 1, L_0x55d44ecf67a0, L_0x55d44ecf68d0, C4<0>, C4<0>;
L_0x55d44ecf6330 .functor XOR 1, L_0x55d44ecf62c0, L_0x55d44ecf6a00, C4<0>, C4<0>;
L_0x55d44ecf63a0 .functor AND 1, L_0x55d44ecf67a0, L_0x55d44ecf68d0, C4<1>, C4<1>;
L_0x55d44ecf6410 .functor AND 1, L_0x55d44ecf67a0, L_0x55d44ecf6a00, C4<1>, C4<1>;
L_0x55d44ecf64d0 .functor OR 1, L_0x55d44ecf63a0, L_0x55d44ecf6410, C4<0>, C4<0>;
L_0x55d44ecf65e0 .functor AND 1, L_0x55d44ecf6a00, L_0x55d44ecf68d0, C4<1>, C4<1>;
L_0x55d44ecf6690 .functor OR 1, L_0x55d44ecf64d0, L_0x55d44ecf65e0, C4<0>, C4<0>;
v0x55d44d8b27a0_0 .net *"_s0", 0 0, L_0x55d44ecf62c0;  1 drivers
v0x55d44d8b2880_0 .net *"_s10", 0 0, L_0x55d44ecf65e0;  1 drivers
v0x55d44d8ae460_0 .net *"_s4", 0 0, L_0x55d44ecf63a0;  1 drivers
v0x55d44d8ae530_0 .net *"_s6", 0 0, L_0x55d44ecf6410;  1 drivers
v0x55d44d8af7f0_0 .net *"_s8", 0 0, L_0x55d44ecf64d0;  1 drivers
v0x55d44d8a3c40_0 .net "a", 0 0, L_0x55d44ecf67a0;  1 drivers
v0x55d44d8a3d00_0 .net "b", 0 0, L_0x55d44ecf68d0;  1 drivers
v0x55d44d8ac6d0_0 .net "ca", 0 0, L_0x55d44ecf6690;  1 drivers
v0x55d44d8ac770_0 .net "cin", 0 0, L_0x55d44ecf6a00;  1 drivers
v0x55d44d8ac2f0_0 .net "sum", 0 0, L_0x55d44ecf6330;  1 drivers
S_0x55d44d8a3820 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d8b5de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecf6b70 .functor XOR 1, L_0x55d44ecf7140, L_0x55d44ecf7270, C4<0>, C4<0>;
L_0x55d44ecf6be0 .functor XOR 1, L_0x55d44ecf6b70, L_0x55d44ecf73f0, C4<0>, C4<0>;
L_0x55d44ecf6ca0 .functor AND 1, L_0x55d44ecf7140, L_0x55d44ecf7270, C4<1>, C4<1>;
L_0x55d44ecf6db0 .functor AND 1, L_0x55d44ecf7140, L_0x55d44ecf73f0, C4<1>, C4<1>;
L_0x55d44ecf6e70 .functor OR 1, L_0x55d44ecf6ca0, L_0x55d44ecf6db0, C4<0>, C4<0>;
L_0x55d44ecf6f80 .functor AND 1, L_0x55d44ecf73f0, L_0x55d44ecf7270, C4<1>, C4<1>;
L_0x55d44ecf7030 .functor OR 1, L_0x55d44ecf6e70, L_0x55d44ecf6f80, C4<0>, C4<0>;
v0x55d44d8a9780_0 .net *"_s0", 0 0, L_0x55d44ecf6b70;  1 drivers
v0x55d44d8a9840_0 .net *"_s10", 0 0, L_0x55d44ecf6f80;  1 drivers
v0x55d44d8a93a0_0 .net *"_s4", 0 0, L_0x55d44ecf6ca0;  1 drivers
v0x55d44d8a9490_0 .net *"_s6", 0 0, L_0x55d44ecf6db0;  1 drivers
v0x55d44d8a6830_0 .net *"_s8", 0 0, L_0x55d44ecf6e70;  1 drivers
v0x55d44d8a6450_0 .net "a", 0 0, L_0x55d44ecf7140;  1 drivers
v0x55d44d8a6510_0 .net "b", 0 0, L_0x55d44ecf7270;  1 drivers
v0x55d44d8a34a0_0 .net "ca", 0 0, L_0x55d44ecf7030;  1 drivers
v0x55d44d8a3540_0 .net "cin", 0 0, L_0x55d44ecf73f0;  1 drivers
v0x55d44d8aa880_0 .net "sum", 0 0, L_0x55d44ecf6be0;  1 drivers
S_0x55d44d8abc00 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d8b5de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecf7520 .functor XOR 1, L_0x55d44ecf79c0, L_0x55d44ecf7b80, C4<0>, C4<0>;
L_0x55d44ecf7590 .functor XOR 1, L_0x55d44ecf7520, L_0x55d44ecf7d40, C4<0>, C4<0>;
L_0x55d44ecf7600 .functor AND 1, L_0x55d44ecf79c0, L_0x55d44ecf7b80, C4<1>, C4<1>;
L_0x55d44ecf7670 .functor AND 1, L_0x55d44ecf79c0, L_0x55d44ecf7d40, C4<1>, C4<1>;
L_0x55d44ecf7730 .functor OR 1, L_0x55d44ecf7600, L_0x55d44ecf7670, C4<0>, C4<0>;
L_0x55d44ecf7840 .functor AND 1, L_0x55d44ecf7d40, L_0x55d44ecf7b80, C4<1>, C4<1>;
L_0x55d44ecf78b0 .functor OR 1, L_0x55d44ecf7730, L_0x55d44ecf7840, C4<0>, C4<0>;
v0x55d44d8a7880_0 .net *"_s0", 0 0, L_0x55d44ecf7520;  1 drivers
v0x55d44d8a7960_0 .net *"_s10", 0 0, L_0x55d44ecf7840;  1 drivers
v0x55d44d8a8cb0_0 .net *"_s4", 0 0, L_0x55d44ecf7600;  1 drivers
v0x55d44d8a8da0_0 .net *"_s6", 0 0, L_0x55d44ecf7670;  1 drivers
v0x55d44d8a4930_0 .net *"_s8", 0 0, L_0x55d44ecf7730;  1 drivers
v0x55d44d8a5d60_0 .net "a", 0 0, L_0x55d44ecf79c0;  1 drivers
v0x55d44d8a5e20_0 .net "b", 0 0, L_0x55d44ecf7b80;  1 drivers
v0x55d44d8a1980_0 .net "ca", 0 0, L_0x55d44ecf78b0;  1 drivers
v0x55d44d8a1a20_0 .net "cin", 0 0, L_0x55d44ecf7d40;  1 drivers
v0x55d44d8a2e60_0 .net "sum", 0 0, L_0x55d44ecf7590;  1 drivers
S_0x55d44d884170 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44d8b61c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d88a930_0 .net "a", 3 0, L_0x55d44ecfab10;  1 drivers
v0x55d44d88aa30_0 .net "b", 3 0, L_0x55d44ecfac00;  1 drivers
v0x55d44d88bd60_0 .net "ca", 3 0, L_0x55d44ecfa9a0;  1 drivers
v0x55d44d88be20_0 .net "cin", 3 0, L_0x55d44ecfacf0;  1 drivers
v0x55d44d8879e0_0 .net "sum", 3 0, L_0x55d44ecfa900;  1 drivers
L_0x55d44ecf88c0 .part L_0x55d44ecfab10, 0, 1;
L_0x55d44ecf89f0 .part L_0x55d44ecfac00, 0, 1;
L_0x55d44ecf8b20 .part L_0x55d44ecfacf0, 0, 1;
L_0x55d44ecf9130 .part L_0x55d44ecfab10, 1, 1;
L_0x55d44ecf9260 .part L_0x55d44ecfac00, 1, 1;
L_0x55d44ecf9390 .part L_0x55d44ecfacf0, 1, 1;
L_0x55d44ecf9ad0 .part L_0x55d44ecfab10, 2, 1;
L_0x55d44ecf9c00 .part L_0x55d44ecfac00, 2, 1;
L_0x55d44ecf9d80 .part L_0x55d44ecfacf0, 2, 1;
L_0x55d44ecfa350 .part L_0x55d44ecfab10, 3, 1;
L_0x55d44ecfa510 .part L_0x55d44ecfac00, 3, 1;
L_0x55d44ecfa6d0 .part L_0x55d44ecfacf0, 3, 1;
L_0x55d44ecfa900 .concat8 [ 1 1 1 1], L_0x55d44ecf8360, L_0x55d44ecf8cc0, L_0x55d44ecf9570, L_0x55d44ecf9f20;
L_0x55d44ecfa9a0 .concat8 [ 1 1 1 1], L_0x55d44ecf87b0, L_0x55d44ecf9020, L_0x55d44ecf99c0, L_0x55d44ecfa240;
S_0x55d44d893640 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d884170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecf7f00 .functor XOR 1, L_0x55d44ecf88c0, L_0x55d44ecf89f0, C4<0>, C4<0>;
L_0x55d44ecf8360 .functor XOR 1, L_0x55d44ecf7f00, L_0x55d44ecf8b20, C4<0>, C4<0>;
L_0x55d44ecf8420 .functor AND 1, L_0x55d44ecf88c0, L_0x55d44ecf89f0, C4<1>, C4<1>;
L_0x55d44ecf8530 .functor AND 1, L_0x55d44ecf88c0, L_0x55d44ecf8b20, C4<1>, C4<1>;
L_0x55d44ecf85f0 .functor OR 1, L_0x55d44ecf8420, L_0x55d44ecf8530, C4<0>, C4<0>;
L_0x55d44ecf8700 .functor AND 1, L_0x55d44ecf8b20, L_0x55d44ecf89f0, C4<1>, C4<1>;
L_0x55d44ecf87b0 .functor OR 1, L_0x55d44ecf85f0, L_0x55d44ecf8700, C4<0>, C4<0>;
v0x55d44d89c0d0_0 .net *"_s0", 0 0, L_0x55d44ecf7f00;  1 drivers
v0x55d44d89c170_0 .net *"_s10", 0 0, L_0x55d44ecf8700;  1 drivers
v0x55d44d89bcf0_0 .net *"_s4", 0 0, L_0x55d44ecf8420;  1 drivers
v0x55d44d89bdc0_0 .net *"_s6", 0 0, L_0x55d44ecf8530;  1 drivers
v0x55d44d893220_0 .net *"_s8", 0 0, L_0x55d44ecf85f0;  1 drivers
v0x55d44d899180_0 .net "a", 0 0, L_0x55d44ecf88c0;  1 drivers
v0x55d44d899240_0 .net "b", 0 0, L_0x55d44ecf89f0;  1 drivers
v0x55d44d898da0_0 .net "ca", 0 0, L_0x55d44ecf87b0;  1 drivers
v0x55d44d898e40_0 .net "cin", 0 0, L_0x55d44ecf8b20;  1 drivers
v0x55d44d896230_0 .net "sum", 0 0, L_0x55d44ecf8360;  1 drivers
S_0x55d44d895e50 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d884170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecf8c50 .functor XOR 1, L_0x55d44ecf9130, L_0x55d44ecf9260, C4<0>, C4<0>;
L_0x55d44ecf8cc0 .functor XOR 1, L_0x55d44ecf8c50, L_0x55d44ecf9390, C4<0>, C4<0>;
L_0x55d44ecf8d30 .functor AND 1, L_0x55d44ecf9130, L_0x55d44ecf9260, C4<1>, C4<1>;
L_0x55d44ecf8da0 .functor AND 1, L_0x55d44ecf9130, L_0x55d44ecf9390, C4<1>, C4<1>;
L_0x55d44ecf8e60 .functor OR 1, L_0x55d44ecf8d30, L_0x55d44ecf8da0, C4<0>, C4<0>;
L_0x55d44ecf8f70 .functor AND 1, L_0x55d44ecf9390, L_0x55d44ecf9260, C4<1>, C4<1>;
L_0x55d44ecf9020 .functor OR 1, L_0x55d44ecf8e60, L_0x55d44ecf8f70, C4<0>, C4<0>;
v0x55d44d892ea0_0 .net *"_s0", 0 0, L_0x55d44ecf8c50;  1 drivers
v0x55d44d892f80_0 .net *"_s10", 0 0, L_0x55d44ecf8f70;  1 drivers
v0x55d44d89a1d0_0 .net *"_s4", 0 0, L_0x55d44ecf8d30;  1 drivers
v0x55d44d89a2a0_0 .net *"_s6", 0 0, L_0x55d44ecf8da0;  1 drivers
v0x55d44d89b600_0 .net *"_s8", 0 0, L_0x55d44ecf8e60;  1 drivers
v0x55d44d897280_0 .net "a", 0 0, L_0x55d44ecf9130;  1 drivers
v0x55d44d897340_0 .net "b", 0 0, L_0x55d44ecf9260;  1 drivers
v0x55d44d8986b0_0 .net "ca", 0 0, L_0x55d44ecf9020;  1 drivers
v0x55d44d898750_0 .net "cin", 0 0, L_0x55d44ecf9390;  1 drivers
v0x55d44d894330_0 .net "sum", 0 0, L_0x55d44ecf8cc0;  1 drivers
S_0x55d44d895760 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d884170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecf9500 .functor XOR 1, L_0x55d44ecf9ad0, L_0x55d44ecf9c00, C4<0>, C4<0>;
L_0x55d44ecf9570 .functor XOR 1, L_0x55d44ecf9500, L_0x55d44ecf9d80, C4<0>, C4<0>;
L_0x55d44ecf9630 .functor AND 1, L_0x55d44ecf9ad0, L_0x55d44ecf9c00, C4<1>, C4<1>;
L_0x55d44ecf9740 .functor AND 1, L_0x55d44ecf9ad0, L_0x55d44ecf9d80, C4<1>, C4<1>;
L_0x55d44ecf9800 .functor OR 1, L_0x55d44ecf9630, L_0x55d44ecf9740, C4<0>, C4<0>;
L_0x55d44ecf9910 .functor AND 1, L_0x55d44ecf9d80, L_0x55d44ecf9c00, C4<1>, C4<1>;
L_0x55d44ecf99c0 .functor OR 1, L_0x55d44ecf9800, L_0x55d44ecf9910, C4<0>, C4<0>;
v0x55d44d891420_0 .net *"_s0", 0 0, L_0x55d44ecf9500;  1 drivers
v0x55d44d8914e0_0 .net *"_s10", 0 0, L_0x55d44ecf9910;  1 drivers
v0x55d44d8927b0_0 .net *"_s4", 0 0, L_0x55d44ecf9630;  1 drivers
v0x55d44d8928a0_0 .net *"_s6", 0 0, L_0x55d44ecf9740;  1 drivers
v0x55d44d886cf0_0 .net *"_s8", 0 0, L_0x55d44ecf9800;  1 drivers
v0x55d44d88f780_0 .net "a", 0 0, L_0x55d44ecf9ad0;  1 drivers
v0x55d44d88f840_0 .net "b", 0 0, L_0x55d44ecf9c00;  1 drivers
v0x55d44d88f3a0_0 .net "ca", 0 0, L_0x55d44ecf99c0;  1 drivers
v0x55d44d88f440_0 .net "cin", 0 0, L_0x55d44ecf9d80;  1 drivers
v0x55d44d886980_0 .net "sum", 0 0, L_0x55d44ecf9570;  1 drivers
S_0x55d44d88c830 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d884170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecf9eb0 .functor XOR 1, L_0x55d44ecfa350, L_0x55d44ecfa510, C4<0>, C4<0>;
L_0x55d44ecf9f20 .functor XOR 1, L_0x55d44ecf9eb0, L_0x55d44ecfa6d0, C4<0>, C4<0>;
L_0x55d44ecf9f90 .functor AND 1, L_0x55d44ecfa350, L_0x55d44ecfa510, C4<1>, C4<1>;
L_0x55d44ecfa000 .functor AND 1, L_0x55d44ecfa350, L_0x55d44ecfa6d0, C4<1>, C4<1>;
L_0x55d44ecfa0c0 .functor OR 1, L_0x55d44ecf9f90, L_0x55d44ecfa000, C4<0>, C4<0>;
L_0x55d44ecfa1d0 .functor AND 1, L_0x55d44ecfa6d0, L_0x55d44ecfa510, C4<1>, C4<1>;
L_0x55d44ecfa240 .functor OR 1, L_0x55d44ecfa0c0, L_0x55d44ecfa1d0, C4<0>, C4<0>;
v0x55d44d88c450_0 .net *"_s0", 0 0, L_0x55d44ecf9eb0;  1 drivers
v0x55d44d88c510_0 .net *"_s10", 0 0, L_0x55d44ecfa1d0;  1 drivers
v0x55d44d8898e0_0 .net *"_s4", 0 0, L_0x55d44ecf9f90;  1 drivers
v0x55d44d8899d0_0 .net *"_s6", 0 0, L_0x55d44ecfa000;  1 drivers
v0x55d44d889500_0 .net *"_s8", 0 0, L_0x55d44ecfa0c0;  1 drivers
v0x55d44d886550_0 .net "a", 0 0, L_0x55d44ecfa350;  1 drivers
v0x55d44d886610_0 .net "b", 0 0, L_0x55d44ecfa510;  1 drivers
v0x55d44d88d880_0 .net "ca", 0 0, L_0x55d44ecfa240;  1 drivers
v0x55d44d88d940_0 .net "cin", 0 0, L_0x55d44ecfa6d0;  1 drivers
v0x55d44d88ed60_0 .net "sum", 0 0, L_0x55d44ecf9f20;  1 drivers
S_0x55d44d888e10 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44d8b61c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d8744f0_0 .net "a", 3 0, L_0x55d44ecfd5a0;  1 drivers
v0x55d44d8745f0_0 .net "b", 3 0, L_0x55d44ecfd640;  1 drivers
v0x55d44d875920_0 .net "ca", 3 0, L_0x55d44ecfd430;  1 drivers
v0x55d44d8759e0_0 .net "cin", 3 0, L_0x55d44ecfd730;  1 drivers
v0x55d44d8715a0_0 .net "sum", 3 0, L_0x55d44ecfd390;  1 drivers
L_0x55d44ecfb380 .part L_0x55d44ecfd5a0, 0, 1;
L_0x55d44ecfb4b0 .part L_0x55d44ecfd640, 0, 1;
L_0x55d44ecfb5e0 .part L_0x55d44ecfd730, 0, 1;
L_0x55d44ecfbbf0 .part L_0x55d44ecfd5a0, 1, 1;
L_0x55d44ecfbd20 .part L_0x55d44ecfd640, 1, 1;
L_0x55d44ecfbe50 .part L_0x55d44ecfd730, 1, 1;
L_0x55d44ecfc500 .part L_0x55d44ecfd5a0, 2, 1;
L_0x55d44ecfc630 .part L_0x55d44ecfd640, 2, 1;
L_0x55d44ecfc7b0 .part L_0x55d44ecfd730, 2, 1;
L_0x55d44ecfcd80 .part L_0x55d44ecfd5a0, 3, 1;
L_0x55d44ecfcfa0 .part L_0x55d44ecfd640, 3, 1;
L_0x55d44ecfd160 .part L_0x55d44ecfd730, 3, 1;
L_0x55d44ecfd390 .concat8 [ 1 1 1 1], L_0x55d44ecfae20, L_0x55d44ecfb780, L_0x55d44ecfc030, L_0x55d44ecfc950;
L_0x55d44ecfd430 .concat8 [ 1 1 1 1], L_0x55d44ecfb270, L_0x55d44ecfbae0, L_0x55d44ecfc3f0, L_0x55d44ecfcc70;
S_0x55d44d884ad0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d888e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecfa890 .functor XOR 1, L_0x55d44ecfb380, L_0x55d44ecfb4b0, C4<0>, C4<0>;
L_0x55d44ecfae20 .functor XOR 1, L_0x55d44ecfa890, L_0x55d44ecfb5e0, C4<0>, C4<0>;
L_0x55d44ecfaee0 .functor AND 1, L_0x55d44ecfb380, L_0x55d44ecfb4b0, C4<1>, C4<1>;
L_0x55d44ecfaff0 .functor AND 1, L_0x55d44ecfb380, L_0x55d44ecfb5e0, C4<1>, C4<1>;
L_0x55d44ecfb0b0 .functor OR 1, L_0x55d44ecfaee0, L_0x55d44ecfaff0, C4<0>, C4<0>;
L_0x55d44ecfb1c0 .functor AND 1, L_0x55d44ecfb5e0, L_0x55d44ecfb4b0, C4<1>, C4<1>;
L_0x55d44ecfb270 .functor OR 1, L_0x55d44ecfb0b0, L_0x55d44ecfb1c0, C4<0>, C4<0>;
v0x55d44d885e60_0 .net *"_s0", 0 0, L_0x55d44ecfa890;  1 drivers
v0x55d44d885f00_0 .net *"_s10", 0 0, L_0x55d44ecfb1c0;  1 drivers
v0x55d44d87a3a0_0 .net *"_s4", 0 0, L_0x55d44ecfaee0;  1 drivers
v0x55d44d87a490_0 .net *"_s6", 0 0, L_0x55d44ecfaff0;  1 drivers
v0x55d44d882e30_0 .net *"_s8", 0 0, L_0x55d44ecfb0b0;  1 drivers
v0x55d44d882a50_0 .net "a", 0 0, L_0x55d44ecfb380;  1 drivers
v0x55d44d882b10_0 .net "b", 0 0, L_0x55d44ecfb4b0;  1 drivers
v0x55d44d879f80_0 .net "ca", 0 0, L_0x55d44ecfb270;  1 drivers
v0x55d44d87a020_0 .net "cin", 0 0, L_0x55d44ecfb5e0;  1 drivers
v0x55d44d87ff90_0 .net "sum", 0 0, L_0x55d44ecfae20;  1 drivers
S_0x55d44d87fb00 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d888e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecfb710 .functor XOR 1, L_0x55d44ecfbbf0, L_0x55d44ecfbd20, C4<0>, C4<0>;
L_0x55d44ecfb780 .functor XOR 1, L_0x55d44ecfb710, L_0x55d44ecfbe50, C4<0>, C4<0>;
L_0x55d44ecfb7f0 .functor AND 1, L_0x55d44ecfbbf0, L_0x55d44ecfbd20, C4<1>, C4<1>;
L_0x55d44ecfb860 .functor AND 1, L_0x55d44ecfbbf0, L_0x55d44ecfbe50, C4<1>, C4<1>;
L_0x55d44ecfb920 .functor OR 1, L_0x55d44ecfb7f0, L_0x55d44ecfb860, C4<0>, C4<0>;
L_0x55d44ecfba30 .functor AND 1, L_0x55d44ecfbe50, L_0x55d44ecfbd20, C4<1>, C4<1>;
L_0x55d44ecfbae0 .functor OR 1, L_0x55d44ecfb920, L_0x55d44ecfba30, C4<0>, C4<0>;
v0x55d44d87cf90_0 .net *"_s0", 0 0, L_0x55d44ecfb710;  1 drivers
v0x55d44d87d050_0 .net *"_s10", 0 0, L_0x55d44ecfba30;  1 drivers
v0x55d44d87cbb0_0 .net *"_s4", 0 0, L_0x55d44ecfb7f0;  1 drivers
v0x55d44d87cca0_0 .net *"_s6", 0 0, L_0x55d44ecfb860;  1 drivers
v0x55d44d879c00_0 .net *"_s8", 0 0, L_0x55d44ecfb920;  1 drivers
v0x55d44d880f30_0 .net "a", 0 0, L_0x55d44ecfbbf0;  1 drivers
v0x55d44d880ff0_0 .net "b", 0 0, L_0x55d44ecfbd20;  1 drivers
v0x55d44d882360_0 .net "ca", 0 0, L_0x55d44ecfbae0;  1 drivers
v0x55d44d882420_0 .net "cin", 0 0, L_0x55d44ecfbe50;  1 drivers
v0x55d44d87e090_0 .net "sum", 0 0, L_0x55d44ecfb780;  1 drivers
S_0x55d44d87f410 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d888e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecfbfc0 .functor XOR 1, L_0x55d44ecfc500, L_0x55d44ecfc630, C4<0>, C4<0>;
L_0x55d44ecfc030 .functor XOR 1, L_0x55d44ecfbfc0, L_0x55d44ecfc7b0, C4<0>, C4<0>;
L_0x55d44ecfc0a0 .functor AND 1, L_0x55d44ecfc500, L_0x55d44ecfc630, C4<1>, C4<1>;
L_0x55d44ecfc1b0 .functor AND 1, L_0x55d44ecfc500, L_0x55d44ecfc7b0, C4<1>, C4<1>;
L_0x55d44ecfc270 .functor OR 1, L_0x55d44ecfc0a0, L_0x55d44ecfc1b0, C4<0>, C4<0>;
L_0x55d44ecfc380 .functor AND 1, L_0x55d44ecfc7b0, L_0x55d44ecfc630, C4<1>, C4<1>;
L_0x55d44ecfc3f0 .functor OR 1, L_0x55d44ecfc270, L_0x55d44ecfc380, C4<0>, C4<0>;
v0x55d44d87b090_0 .net *"_s0", 0 0, L_0x55d44ecfbfc0;  1 drivers
v0x55d44d87b150_0 .net *"_s10", 0 0, L_0x55d44ecfc380;  1 drivers
v0x55d44d87c4c0_0 .net *"_s4", 0 0, L_0x55d44ecfc0a0;  1 drivers
v0x55d44d87c5b0_0 .net *"_s6", 0 0, L_0x55d44ecfc1b0;  1 drivers
v0x55d44d878180_0 .net *"_s8", 0 0, L_0x55d44ecfc270;  1 drivers
v0x55d44d879510_0 .net "a", 0 0, L_0x55d44ecfc500;  1 drivers
v0x55d44d8795d0_0 .net "b", 0 0, L_0x55d44ecfc630;  1 drivers
v0x55d44d86d960_0 .net "ca", 0 0, L_0x55d44ecfc3f0;  1 drivers
v0x55d44d86da00_0 .net "cin", 0 0, L_0x55d44ecfc7b0;  1 drivers
v0x55d44d8764a0_0 .net "sum", 0 0, L_0x55d44ecfc030;  1 drivers
S_0x55d44d876010 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d888e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecfc8e0 .functor XOR 1, L_0x55d44ecfcd80, L_0x55d44ecfcfa0, C4<0>, C4<0>;
L_0x55d44ecfc950 .functor XOR 1, L_0x55d44ecfc8e0, L_0x55d44ecfd160, C4<0>, C4<0>;
L_0x55d44ecfc9c0 .functor AND 1, L_0x55d44ecfcd80, L_0x55d44ecfcfa0, C4<1>, C4<1>;
L_0x55d44ecfca30 .functor AND 1, L_0x55d44ecfcd80, L_0x55d44ecfd160, C4<1>, C4<1>;
L_0x55d44ecfcaf0 .functor OR 1, L_0x55d44ecfc9c0, L_0x55d44ecfca30, C4<0>, C4<0>;
L_0x55d44ecfcc00 .functor AND 1, L_0x55d44ecfd160, L_0x55d44ecfcfa0, C4<1>, C4<1>;
L_0x55d44ecfcc70 .functor OR 1, L_0x55d44ecfcaf0, L_0x55d44ecfcc00, C4<0>, C4<0>;
v0x55d44d86d540_0 .net *"_s0", 0 0, L_0x55d44ecfc8e0;  1 drivers
v0x55d44d86d620_0 .net *"_s10", 0 0, L_0x55d44ecfcc00;  1 drivers
v0x55d44d8734a0_0 .net *"_s4", 0 0, L_0x55d44ecfc9c0;  1 drivers
v0x55d44d873560_0 .net *"_s6", 0 0, L_0x55d44ecfca30;  1 drivers
v0x55d44d8730c0_0 .net *"_s8", 0 0, L_0x55d44ecfcaf0;  1 drivers
v0x55d44d870550_0 .net "a", 0 0, L_0x55d44ecfcd80;  1 drivers
v0x55d44d870610_0 .net "b", 0 0, L_0x55d44ecfcfa0;  1 drivers
v0x55d44d870170_0 .net "ca", 0 0, L_0x55d44ecfcc70;  1 drivers
v0x55d44d870210_0 .net "cin", 0 0, L_0x55d44ecfd160;  1 drivers
v0x55d44d86d270_0 .net "sum", 0 0, L_0x55d44ecfc950;  1 drivers
S_0x55d44d8729d0 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44d8b61c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d8595f0_0 .net "a", 3 0, L_0x55d44ecffe80;  1 drivers
v0x55d44d8596f0_0 .net "b", 3 0, L_0x55d44ecfffb0;  1 drivers
v0x55d44d859210_0 .net "ca", 3 0, L_0x55d44ecffd10;  1 drivers
v0x55d44d8592d0_0 .net "cin", 3 0, L_0x55d44ed000e0;  1 drivers
v0x55d44d8566a0_0 .net "sum", 3 0, L_0x55d44ecffc70;  1 drivers
L_0x55d44ecfdcf0 .part L_0x55d44ecffe80, 0, 1;
L_0x55d44ecfde20 .part L_0x55d44ecfffb0, 0, 1;
L_0x55d44ecfdf50 .part L_0x55d44ed000e0, 0, 1;
L_0x55d44ecfe520 .part L_0x55d44ecffe80, 1, 1;
L_0x55d44ecfe650 .part L_0x55d44ecfffb0, 1, 1;
L_0x55d44ecfe780 .part L_0x55d44ed000e0, 1, 1;
L_0x55d44ecfee40 .part L_0x55d44ecffe80, 2, 1;
L_0x55d44ecfef70 .part L_0x55d44ecfffb0, 2, 1;
L_0x55d44ecff0f0 .part L_0x55d44ed000e0, 2, 1;
L_0x55d44ecff6c0 .part L_0x55d44ecffe80, 3, 1;
L_0x55d44ecff880 .part L_0x55d44ecfffb0, 3, 1;
L_0x55d44ecffa40 .part L_0x55d44ed000e0, 3, 1;
L_0x55d44ecffc70 .concat8 [ 1 1 1 1], L_0x55d44ecfd7d0, L_0x55d44ecfe0f0, L_0x55d44ecfe920, L_0x55d44ecff290;
L_0x55d44ecffd10 .concat8 [ 1 1 1 1], L_0x55d44ecfdbe0, L_0x55d44ecfe410, L_0x55d44ecfed30, L_0x55d44ecff5b0;
S_0x55d44d86e650 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d8729d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecfd320 .functor XOR 1, L_0x55d44ecfdcf0, L_0x55d44ecfde20, C4<0>, C4<0>;
L_0x55d44ecfd7d0 .functor XOR 1, L_0x55d44ecfd320, L_0x55d44ecfdf50, C4<0>, C4<0>;
L_0x55d44ecfd890 .functor AND 1, L_0x55d44ecfdcf0, L_0x55d44ecfde20, C4<1>, C4<1>;
L_0x55d44ecfd9a0 .functor AND 1, L_0x55d44ecfdcf0, L_0x55d44ecfdf50, C4<1>, C4<1>;
L_0x55d44ecfda60 .functor OR 1, L_0x55d44ecfd890, L_0x55d44ecfd9a0, C4<0>, C4<0>;
L_0x55d44ecfdb70 .functor AND 1, L_0x55d44ecfdf50, L_0x55d44ecfde20, C4<1>, C4<1>;
L_0x55d44ecfdbe0 .functor OR 1, L_0x55d44ecfda60, L_0x55d44ecfdb70, C4<0>, C4<0>;
v0x55d44d86fa80_0 .net *"_s0", 0 0, L_0x55d44ecfd320;  1 drivers
v0x55d44d86fb20_0 .net *"_s10", 0 0, L_0x55d44ecfdb70;  1 drivers
v0x55d44d86b740_0 .net *"_s4", 0 0, L_0x55d44ecfd890;  1 drivers
v0x55d44d86b830_0 .net *"_s6", 0 0, L_0x55d44ecfd9a0;  1 drivers
v0x55d44d86cad0_0 .net *"_s8", 0 0, L_0x55d44ecfda60;  1 drivers
v0x55d44d86a1d0_0 .net "a", 0 0, L_0x55d44ecfdcf0;  1 drivers
v0x55d44d86a290_0 .net "b", 0 0, L_0x55d44ecfde20;  1 drivers
v0x55d44d85d880_0 .net "ca", 0 0, L_0x55d44ecfdbe0;  1 drivers
v0x55d44d85d920_0 .net "cin", 0 0, L_0x55d44ecfdf50;  1 drivers
v0x55d44d850fe0_0 .net "sum", 0 0, L_0x55d44ecfd7d0;  1 drivers
S_0x55d44d860400 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d8729d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecfe080 .functor XOR 1, L_0x55d44ecfe520, L_0x55d44ecfe650, C4<0>, C4<0>;
L_0x55d44ecfe0f0 .functor XOR 1, L_0x55d44ecfe080, L_0x55d44ecfe780, C4<0>, C4<0>;
L_0x55d44ecfe160 .functor AND 1, L_0x55d44ecfe520, L_0x55d44ecfe650, C4<1>, C4<1>;
L_0x55d44ecfe1d0 .functor AND 1, L_0x55d44ecfe520, L_0x55d44ecfe780, C4<1>, C4<1>;
L_0x55d44ecfe290 .functor OR 1, L_0x55d44ecfe160, L_0x55d44ecfe1d0, C4<0>, C4<0>;
L_0x55d44ecfe3a0 .functor AND 1, L_0x55d44ecfe780, L_0x55d44ecfe650, C4<1>, C4<1>;
L_0x55d44ecfe410 .functor OR 1, L_0x55d44ecfe290, L_0x55d44ecfe3a0, C4<0>, C4<0>;
v0x55d44d868e90_0 .net *"_s0", 0 0, L_0x55d44ecfe080;  1 drivers
v0x55d44d868f50_0 .net *"_s10", 0 0, L_0x55d44ecfe3a0;  1 drivers
v0x55d44d868ab0_0 .net *"_s4", 0 0, L_0x55d44ecfe160;  1 drivers
v0x55d44d868ba0_0 .net *"_s6", 0 0, L_0x55d44ecfe1d0;  1 drivers
v0x55d44d85ffe0_0 .net *"_s8", 0 0, L_0x55d44ecfe290;  1 drivers
v0x55d44d865f40_0 .net "a", 0 0, L_0x55d44ecfe520;  1 drivers
v0x55d44d866000_0 .net "b", 0 0, L_0x55d44ecfe650;  1 drivers
v0x55d44d865b60_0 .net "ca", 0 0, L_0x55d44ecfe410;  1 drivers
v0x55d44d865c20_0 .net "cin", 0 0, L_0x55d44ecfe780;  1 drivers
v0x55d44d8630a0_0 .net "sum", 0 0, L_0x55d44ecfe0f0;  1 drivers
S_0x55d44d862c10 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d8729d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecfe8b0 .functor XOR 1, L_0x55d44ecfee40, L_0x55d44ecfef70, C4<0>, C4<0>;
L_0x55d44ecfe920 .functor XOR 1, L_0x55d44ecfe8b0, L_0x55d44ecff0f0, C4<0>, C4<0>;
L_0x55d44ecfe9e0 .functor AND 1, L_0x55d44ecfee40, L_0x55d44ecfef70, C4<1>, C4<1>;
L_0x55d44ecfeaf0 .functor AND 1, L_0x55d44ecfee40, L_0x55d44ecff0f0, C4<1>, C4<1>;
L_0x55d44ecfebb0 .functor OR 1, L_0x55d44ecfe9e0, L_0x55d44ecfeaf0, C4<0>, C4<0>;
L_0x55d44ecfecc0 .functor AND 1, L_0x55d44ecff0f0, L_0x55d44ecfef70, C4<1>, C4<1>;
L_0x55d44ecfed30 .functor OR 1, L_0x55d44ecfebb0, L_0x55d44ecfecc0, C4<0>, C4<0>;
v0x55d44d85fc60_0 .net *"_s0", 0 0, L_0x55d44ecfe8b0;  1 drivers
v0x55d44d85fd20_0 .net *"_s10", 0 0, L_0x55d44ecfecc0;  1 drivers
v0x55d44d866f90_0 .net *"_s4", 0 0, L_0x55d44ecfe9e0;  1 drivers
v0x55d44d867080_0 .net *"_s6", 0 0, L_0x55d44ecfeaf0;  1 drivers
v0x55d44d8683c0_0 .net *"_s8", 0 0, L_0x55d44ecfebb0;  1 drivers
v0x55d44d864040_0 .net "a", 0 0, L_0x55d44ecfee40;  1 drivers
v0x55d44d864100_0 .net "b", 0 0, L_0x55d44ecfef70;  1 drivers
v0x55d44d865470_0 .net "ca", 0 0, L_0x55d44ecfed30;  1 drivers
v0x55d44d865510_0 .net "cin", 0 0, L_0x55d44ecff0f0;  1 drivers
v0x55d44d8611a0_0 .net "sum", 0 0, L_0x55d44ecfe920;  1 drivers
S_0x55d44d862520 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d8729d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ecff220 .functor XOR 1, L_0x55d44ecff6c0, L_0x55d44ecff880, C4<0>, C4<0>;
L_0x55d44ecff290 .functor XOR 1, L_0x55d44ecff220, L_0x55d44ecffa40, C4<0>, C4<0>;
L_0x55d44ecff300 .functor AND 1, L_0x55d44ecff6c0, L_0x55d44ecff880, C4<1>, C4<1>;
L_0x55d44ecff370 .functor AND 1, L_0x55d44ecff6c0, L_0x55d44ecffa40, C4<1>, C4<1>;
L_0x55d44ecff430 .functor OR 1, L_0x55d44ecff300, L_0x55d44ecff370, C4<0>, C4<0>;
L_0x55d44ecff540 .functor AND 1, L_0x55d44ecffa40, L_0x55d44ecff880, C4<1>, C4<1>;
L_0x55d44ecff5b0 .functor OR 1, L_0x55d44ecff430, L_0x55d44ecff540, C4<0>, C4<0>;
v0x55d44d85e1e0_0 .net *"_s0", 0 0, L_0x55d44ecff220;  1 drivers
v0x55d44d85e2c0_0 .net *"_s10", 0 0, L_0x55d44ecff540;  1 drivers
v0x55d44d85f570_0 .net *"_s4", 0 0, L_0x55d44ecff300;  1 drivers
v0x55d44d85f630_0 .net *"_s6", 0 0, L_0x55d44ecff370;  1 drivers
v0x55d44d853ab0_0 .net *"_s8", 0 0, L_0x55d44ecff430;  1 drivers
v0x55d44d85c540_0 .net "a", 0 0, L_0x55d44ecff6c0;  1 drivers
v0x55d44d85c600_0 .net "b", 0 0, L_0x55d44ecff880;  1 drivers
v0x55d44d85c160_0 .net "ca", 0 0, L_0x55d44ecff5b0;  1 drivers
v0x55d44d85c200_0 .net "cin", 0 0, L_0x55d44ecffa40;  1 drivers
v0x55d44d853740_0 .net "sum", 0 0, L_0x55d44ecff290;  1 drivers
S_0x55d44d85ba70 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44d8b0260;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44d7fb2a0_0 .net "a", 15 0, L_0x55d44ed0b0d0;  1 drivers
v0x55d44d7fb380_0 .net "b", 15 0, L_0x55d44ed0b1c0;  1 drivers
v0x55d44d7f6f60_0 .net "ca", 15 0, L_0x55d44ed0ae70;  1 drivers
v0x55d44d7f7020_0 .net "cin", 15 0, L_0x55d44ed0b2b0;  1 drivers
v0x55d44d7f82f0_0 .net "sum", 15 0, L_0x55d44ed0add0;  1 drivers
L_0x55d44ed02da0 .part L_0x55d44ed0b0d0, 0, 4;
L_0x55d44ed02e40 .part L_0x55d44ed0b1c0, 0, 4;
L_0x55d44ed02ee0 .part L_0x55d44ed0b2b0, 0, 4;
L_0x55d44ed05630 .part L_0x55d44ed0b0d0, 4, 4;
L_0x55d44ed05720 .part L_0x55d44ed0b1c0, 4, 4;
L_0x55d44ed05810 .part L_0x55d44ed0b2b0, 4, 4;
L_0x55d44ed08030 .part L_0x55d44ed0b0d0, 8, 4;
L_0x55d44ed080d0 .part L_0x55d44ed0b1c0, 8, 4;
L_0x55d44ed081c0 .part L_0x55d44ed0b2b0, 8, 4;
L_0x55d44ed0a9d0 .part L_0x55d44ed0b0d0, 12, 4;
L_0x55d44ed0ab00 .part L_0x55d44ed0b1c0, 12, 4;
L_0x55d44ed0ac30 .part L_0x55d44ed0b2b0, 12, 4;
L_0x55d44ed0add0 .concat8 [ 4 4 4 4], L_0x55d44ed02b90, L_0x55d44ed05420, L_0x55d44ed07e20, L_0x55d44ed0a7c0;
L_0x55d44ed0ae70 .concat8 [ 4 4 4 4], L_0x55d44ed02c30, L_0x55d44ed054c0, L_0x55d44ed07ec0, L_0x55d44ed0a860;
S_0x55d44d8576f0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44d85ba70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d83d310_0 .net "a", 3 0, L_0x55d44ed02da0;  1 drivers
v0x55d44d83d410_0 .net "b", 3 0, L_0x55d44ed02e40;  1 drivers
v0x55d44d83cf30_0 .net "ca", 3 0, L_0x55d44ed02c30;  1 drivers
v0x55d44d83cff0_0 .net "cin", 3 0, L_0x55d44ed02ee0;  1 drivers
v0x55d44d839f80_0 .net "sum", 3 0, L_0x55d44ed02b90;  1 drivers
L_0x55d44ed00c10 .part L_0x55d44ed02da0, 0, 1;
L_0x55d44ed00d40 .part L_0x55d44ed02e40, 0, 1;
L_0x55d44ed00e70 .part L_0x55d44ed02ee0, 0, 1;
L_0x55d44ed01440 .part L_0x55d44ed02da0, 1, 1;
L_0x55d44ed01570 .part L_0x55d44ed02e40, 1, 1;
L_0x55d44ed016a0 .part L_0x55d44ed02ee0, 1, 1;
L_0x55d44ed01d60 .part L_0x55d44ed02da0, 2, 1;
L_0x55d44ed01e90 .part L_0x55d44ed02e40, 2, 1;
L_0x55d44ed02010 .part L_0x55d44ed02ee0, 2, 1;
L_0x55d44ed025e0 .part L_0x55d44ed02da0, 3, 1;
L_0x55d44ed027a0 .part L_0x55d44ed02e40, 3, 1;
L_0x55d44ed02960 .part L_0x55d44ed02ee0, 3, 1;
L_0x55d44ed02b90 .concat8 [ 1 1 1 1], L_0x55d44ecffc00, L_0x55d44ed01010, L_0x55d44ed01840, L_0x55d44ed021b0;
L_0x55d44ed02c30 .concat8 [ 1 1 1 1], L_0x55d44ed00b00, L_0x55d44ed01330, L_0x55d44ed01c50, L_0x55d44ed024d0;
S_0x55d44d858b20 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d8576f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ed00210 .functor XOR 1, L_0x55d44ed00c10, L_0x55d44ed00d40, C4<0>, C4<0>;
L_0x55d44ecffc00 .functor XOR 1, L_0x55d44ed00210, L_0x55d44ed00e70, C4<0>, C4<0>;
L_0x55d44ed007b0 .functor AND 1, L_0x55d44ed00c10, L_0x55d44ed00d40, C4<1>, C4<1>;
L_0x55d44ed008c0 .functor AND 1, L_0x55d44ed00c10, L_0x55d44ed00e70, C4<1>, C4<1>;
L_0x55d44ed00980 .functor OR 1, L_0x55d44ed007b0, L_0x55d44ed008c0, C4<0>, C4<0>;
L_0x55d44ed00a90 .functor AND 1, L_0x55d44ed00e70, L_0x55d44ed00d40, C4<1>, C4<1>;
L_0x55d44ed00b00 .functor OR 1, L_0x55d44ed00980, L_0x55d44ed00a90, C4<0>, C4<0>;
v0x55d44d8547a0_0 .net *"_s0", 0 0, L_0x55d44ed00210;  1 drivers
v0x55d44d854840_0 .net *"_s10", 0 0, L_0x55d44ed00a90;  1 drivers
v0x55d44d855bd0_0 .net *"_s4", 0 0, L_0x55d44ed007b0;  1 drivers
v0x55d44d855ca0_0 .net *"_s6", 0 0, L_0x55d44ed008c0;  1 drivers
v0x55d44d851890_0 .net *"_s8", 0 0, L_0x55d44ed00980;  1 drivers
v0x55d44d851970_0 .net "a", 0 0, L_0x55d44ed00c10;  1 drivers
v0x55d44d852c20_0 .net "b", 0 0, L_0x55d44ed00d40;  1 drivers
v0x55d44d852ce0_0 .net "ca", 0 0, L_0x55d44ed00b00;  1 drivers
v0x55d44d847160_0 .net "cin", 0 0, L_0x55d44ed00e70;  1 drivers
v0x55d44d84fbf0_0 .net "sum", 0 0, L_0x55d44ecffc00;  1 drivers
S_0x55d44d84f810 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d8576f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ed00fa0 .functor XOR 1, L_0x55d44ed01440, L_0x55d44ed01570, C4<0>, C4<0>;
L_0x55d44ed01010 .functor XOR 1, L_0x55d44ed00fa0, L_0x55d44ed016a0, C4<0>, C4<0>;
L_0x55d44ed01080 .functor AND 1, L_0x55d44ed01440, L_0x55d44ed01570, C4<1>, C4<1>;
L_0x55d44ed010f0 .functor AND 1, L_0x55d44ed01440, L_0x55d44ed016a0, C4<1>, C4<1>;
L_0x55d44ed011b0 .functor OR 1, L_0x55d44ed01080, L_0x55d44ed010f0, C4<0>, C4<0>;
L_0x55d44ed012c0 .functor AND 1, L_0x55d44ed016a0, L_0x55d44ed01570, C4<1>, C4<1>;
L_0x55d44ed01330 .functor OR 1, L_0x55d44ed011b0, L_0x55d44ed012c0, C4<0>, C4<0>;
v0x55d44d846d40_0 .net *"_s0", 0 0, L_0x55d44ed00fa0;  1 drivers
v0x55d44d846e20_0 .net *"_s10", 0 0, L_0x55d44ed012c0;  1 drivers
v0x55d44d84cca0_0 .net *"_s4", 0 0, L_0x55d44ed01080;  1 drivers
v0x55d44d84cd90_0 .net *"_s6", 0 0, L_0x55d44ed010f0;  1 drivers
v0x55d44d84c8c0_0 .net *"_s8", 0 0, L_0x55d44ed011b0;  1 drivers
v0x55d44d849d50_0 .net "a", 0 0, L_0x55d44ed01440;  1 drivers
v0x55d44d849e10_0 .net "b", 0 0, L_0x55d44ed01570;  1 drivers
v0x55d44d849970_0 .net "ca", 0 0, L_0x55d44ed01330;  1 drivers
v0x55d44d849a10_0 .net "cin", 0 0, L_0x55d44ed016a0;  1 drivers
v0x55d44d846a70_0 .net "sum", 0 0, L_0x55d44ed01010;  1 drivers
S_0x55d44d84dcf0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d8576f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ed017d0 .functor XOR 1, L_0x55d44ed01d60, L_0x55d44ed01e90, C4<0>, C4<0>;
L_0x55d44ed01840 .functor XOR 1, L_0x55d44ed017d0, L_0x55d44ed02010, C4<0>, C4<0>;
L_0x55d44ed01900 .functor AND 1, L_0x55d44ed01d60, L_0x55d44ed01e90, C4<1>, C4<1>;
L_0x55d44ed01a10 .functor AND 1, L_0x55d44ed01d60, L_0x55d44ed02010, C4<1>, C4<1>;
L_0x55d44ed01ad0 .functor OR 1, L_0x55d44ed01900, L_0x55d44ed01a10, C4<0>, C4<0>;
L_0x55d44ed01be0 .functor AND 1, L_0x55d44ed02010, L_0x55d44ed01e90, C4<1>, C4<1>;
L_0x55d44ed01c50 .functor OR 1, L_0x55d44ed01ad0, L_0x55d44ed01be0, C4<0>, C4<0>;
v0x55d44d84f120_0 .net *"_s0", 0 0, L_0x55d44ed017d0;  1 drivers
v0x55d44d84f1c0_0 .net *"_s10", 0 0, L_0x55d44ed01be0;  1 drivers
v0x55d44d84ada0_0 .net *"_s4", 0 0, L_0x55d44ed01900;  1 drivers
v0x55d44d84ae70_0 .net *"_s6", 0 0, L_0x55d44ed01a10;  1 drivers
v0x55d44d84c1d0_0 .net *"_s8", 0 0, L_0x55d44ed01ad0;  1 drivers
v0x55d44d847e50_0 .net "a", 0 0, L_0x55d44ed01d60;  1 drivers
v0x55d44d847f10_0 .net "b", 0 0, L_0x55d44ed01e90;  1 drivers
v0x55d44d849280_0 .net "ca", 0 0, L_0x55d44ed01c50;  1 drivers
v0x55d44d849320_0 .net "cin", 0 0, L_0x55d44ed02010;  1 drivers
v0x55d44d844f40_0 .net "sum", 0 0, L_0x55d44ed01840;  1 drivers
S_0x55d44d8462d0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d8576f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ed02140 .functor XOR 1, L_0x55d44ed025e0, L_0x55d44ed027a0, C4<0>, C4<0>;
L_0x55d44ed021b0 .functor XOR 1, L_0x55d44ed02140, L_0x55d44ed02960, C4<0>, C4<0>;
L_0x55d44ed02220 .functor AND 1, L_0x55d44ed025e0, L_0x55d44ed027a0, C4<1>, C4<1>;
L_0x55d44ed02290 .functor AND 1, L_0x55d44ed025e0, L_0x55d44ed02960, C4<1>, C4<1>;
L_0x55d44ed02350 .functor OR 1, L_0x55d44ed02220, L_0x55d44ed02290, C4<0>, C4<0>;
L_0x55d44ed02460 .functor AND 1, L_0x55d44ed02960, L_0x55d44ed027a0, C4<1>, C4<1>;
L_0x55d44ed024d0 .functor OR 1, L_0x55d44ed02350, L_0x55d44ed02460, C4<0>, C4<0>;
v0x55d44d83a720_0 .net *"_s0", 0 0, L_0x55d44ed02140;  1 drivers
v0x55d44d83a800_0 .net *"_s10", 0 0, L_0x55d44ed02460;  1 drivers
v0x55d44d8431b0_0 .net *"_s4", 0 0, L_0x55d44ed02220;  1 drivers
v0x55d44d843280_0 .net *"_s6", 0 0, L_0x55d44ed02290;  1 drivers
v0x55d44d842dd0_0 .net *"_s8", 0 0, L_0x55d44ed02350;  1 drivers
v0x55d44d83a300_0 .net "a", 0 0, L_0x55d44ed025e0;  1 drivers
v0x55d44d83a3c0_0 .net "b", 0 0, L_0x55d44ed027a0;  1 drivers
v0x55d44d840260_0 .net "ca", 0 0, L_0x55d44ed024d0;  1 drivers
v0x55d44d840300_0 .net "cin", 0 0, L_0x55d44ed02960;  1 drivers
v0x55d44d83fe80_0 .net "sum", 0 0, L_0x55d44ed021b0;  1 drivers
S_0x55d44d8412b0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44d85ba70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d828500_0 .net "a", 3 0, L_0x55d44ed05630;  1 drivers
v0x55d44d828600_0 .net "b", 3 0, L_0x55d44ed05720;  1 drivers
v0x55d44d828120_0 .net "ca", 3 0, L_0x55d44ed054c0;  1 drivers
v0x55d44d8281e0_0 .net "cin", 3 0, L_0x55d44ed05810;  1 drivers
v0x55d44d81f650_0 .net "sum", 3 0, L_0x55d44ed05420;  1 drivers
L_0x55d44ed034a0 .part L_0x55d44ed05630, 0, 1;
L_0x55d44ed035d0 .part L_0x55d44ed05720, 0, 1;
L_0x55d44ed03700 .part L_0x55d44ed05810, 0, 1;
L_0x55d44ed03cd0 .part L_0x55d44ed05630, 1, 1;
L_0x55d44ed03e00 .part L_0x55d44ed05720, 1, 1;
L_0x55d44ed03f30 .part L_0x55d44ed05810, 1, 1;
L_0x55d44ed045f0 .part L_0x55d44ed05630, 2, 1;
L_0x55d44ed04720 .part L_0x55d44ed05720, 2, 1;
L_0x55d44ed048a0 .part L_0x55d44ed05810, 2, 1;
L_0x55d44ed04e70 .part L_0x55d44ed05630, 3, 1;
L_0x55d44ed05030 .part L_0x55d44ed05720, 3, 1;
L_0x55d44ed051f0 .part L_0x55d44ed05810, 3, 1;
L_0x55d44ed05420 .concat8 [ 1 1 1 1], L_0x55d44ed02f80, L_0x55d44ed038a0, L_0x55d44ed040d0, L_0x55d44ed04a40;
L_0x55d44ed054c0 .concat8 [ 1 1 1 1], L_0x55d44ed03390, L_0x55d44ed03bc0, L_0x55d44ed044e0, L_0x55d44ed04d60;
S_0x55d44d8426e0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d8412b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ed02b20 .functor XOR 1, L_0x55d44ed034a0, L_0x55d44ed035d0, C4<0>, C4<0>;
L_0x55d44ed02f80 .functor XOR 1, L_0x55d44ed02b20, L_0x55d44ed03700, C4<0>, C4<0>;
L_0x55d44ed03040 .functor AND 1, L_0x55d44ed034a0, L_0x55d44ed035d0, C4<1>, C4<1>;
L_0x55d44ed03150 .functor AND 1, L_0x55d44ed034a0, L_0x55d44ed03700, C4<1>, C4<1>;
L_0x55d44ed03210 .functor OR 1, L_0x55d44ed03040, L_0x55d44ed03150, C4<0>, C4<0>;
L_0x55d44ed03320 .functor AND 1, L_0x55d44ed03700, L_0x55d44ed035d0, C4<1>, C4<1>;
L_0x55d44ed03390 .functor OR 1, L_0x55d44ed03210, L_0x55d44ed03320, C4<0>, C4<0>;
v0x55d44d83e360_0 .net *"_s0", 0 0, L_0x55d44ed02b20;  1 drivers
v0x55d44d83e400_0 .net *"_s10", 0 0, L_0x55d44ed03320;  1 drivers
v0x55d44d83f790_0 .net *"_s4", 0 0, L_0x55d44ed03040;  1 drivers
v0x55d44d83f880_0 .net *"_s6", 0 0, L_0x55d44ed03150;  1 drivers
v0x55d44d83b410_0 .net *"_s8", 0 0, L_0x55d44ed03210;  1 drivers
v0x55d44d83c840_0 .net "a", 0 0, L_0x55d44ed034a0;  1 drivers
v0x55d44d83c900_0 .net "b", 0 0, L_0x55d44ed035d0;  1 drivers
v0x55d44d838460_0 .net "ca", 0 0, L_0x55d44ed03390;  1 drivers
v0x55d44d838500_0 .net "cin", 0 0, L_0x55d44ed03700;  1 drivers
v0x55d44d839940_0 .net "sum", 0 0, L_0x55d44ed02f80;  1 drivers
S_0x55d44d836d00 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d8412b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ed03830 .functor XOR 1, L_0x55d44ed03cd0, L_0x55d44ed03e00, C4<0>, C4<0>;
L_0x55d44ed038a0 .functor XOR 1, L_0x55d44ed03830, L_0x55d44ed03f30, C4<0>, C4<0>;
L_0x55d44ed03910 .functor AND 1, L_0x55d44ed03cd0, L_0x55d44ed03e00, C4<1>, C4<1>;
L_0x55d44ed03980 .functor AND 1, L_0x55d44ed03cd0, L_0x55d44ed03f30, C4<1>, C4<1>;
L_0x55d44ed03a40 .functor OR 1, L_0x55d44ed03910, L_0x55d44ed03980, C4<0>, C4<0>;
L_0x55d44ed03b50 .functor AND 1, L_0x55d44ed03f30, L_0x55d44ed03e00, C4<1>, C4<1>;
L_0x55d44ed03bc0 .functor OR 1, L_0x55d44ed03a40, L_0x55d44ed03b50, C4<0>, C4<0>;
v0x55d44d829840_0 .net *"_s0", 0 0, L_0x55d44ed03830;  1 drivers
v0x55d44d829900_0 .net *"_s10", 0 0, L_0x55d44ed03b50;  1 drivers
v0x55d44d81cef0_0 .net *"_s4", 0 0, L_0x55d44ed03910;  1 drivers
v0x55d44d81cfe0_0 .net *"_s6", 0 0, L_0x55d44ed03980;  1 drivers
v0x55d44d82c3c0_0 .net *"_s8", 0 0, L_0x55d44ed03a40;  1 drivers
v0x55d44d834e50_0 .net "a", 0 0, L_0x55d44ed03cd0;  1 drivers
v0x55d44d834f10_0 .net "b", 0 0, L_0x55d44ed03e00;  1 drivers
v0x55d44d834a70_0 .net "ca", 0 0, L_0x55d44ed03bc0;  1 drivers
v0x55d44d834b30_0 .net "cin", 0 0, L_0x55d44ed03f30;  1 drivers
v0x55d44d82c050_0 .net "sum", 0 0, L_0x55d44ed038a0;  1 drivers
S_0x55d44d831f00 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d8412b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ed04060 .functor XOR 1, L_0x55d44ed045f0, L_0x55d44ed04720, C4<0>, C4<0>;
L_0x55d44ed040d0 .functor XOR 1, L_0x55d44ed04060, L_0x55d44ed048a0, C4<0>, C4<0>;
L_0x55d44ed04190 .functor AND 1, L_0x55d44ed045f0, L_0x55d44ed04720, C4<1>, C4<1>;
L_0x55d44ed042a0 .functor AND 1, L_0x55d44ed045f0, L_0x55d44ed048a0, C4<1>, C4<1>;
L_0x55d44ed04360 .functor OR 1, L_0x55d44ed04190, L_0x55d44ed042a0, C4<0>, C4<0>;
L_0x55d44ed04470 .functor AND 1, L_0x55d44ed048a0, L_0x55d44ed04720, C4<1>, C4<1>;
L_0x55d44ed044e0 .functor OR 1, L_0x55d44ed04360, L_0x55d44ed04470, C4<0>, C4<0>;
v0x55d44d831b20_0 .net *"_s0", 0 0, L_0x55d44ed04060;  1 drivers
v0x55d44d831be0_0 .net *"_s10", 0 0, L_0x55d44ed04470;  1 drivers
v0x55d44d82efb0_0 .net *"_s4", 0 0, L_0x55d44ed04190;  1 drivers
v0x55d44d82f0a0_0 .net *"_s6", 0 0, L_0x55d44ed042a0;  1 drivers
v0x55d44d82ebd0_0 .net *"_s8", 0 0, L_0x55d44ed04360;  1 drivers
v0x55d44d82bc20_0 .net "a", 0 0, L_0x55d44ed045f0;  1 drivers
v0x55d44d82bce0_0 .net "b", 0 0, L_0x55d44ed04720;  1 drivers
v0x55d44d832f50_0 .net "ca", 0 0, L_0x55d44ed044e0;  1 drivers
v0x55d44d832ff0_0 .net "cin", 0 0, L_0x55d44ed048a0;  1 drivers
v0x55d44d834430_0 .net "sum", 0 0, L_0x55d44ed040d0;  1 drivers
S_0x55d44d830000 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d8412b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ed049d0 .functor XOR 1, L_0x55d44ed04e70, L_0x55d44ed05030, C4<0>, C4<0>;
L_0x55d44ed04a40 .functor XOR 1, L_0x55d44ed049d0, L_0x55d44ed051f0, C4<0>, C4<0>;
L_0x55d44ed04ab0 .functor AND 1, L_0x55d44ed04e70, L_0x55d44ed05030, C4<1>, C4<1>;
L_0x55d44ed04b20 .functor AND 1, L_0x55d44ed04e70, L_0x55d44ed051f0, C4<1>, C4<1>;
L_0x55d44ed04be0 .functor OR 1, L_0x55d44ed04ab0, L_0x55d44ed04b20, C4<0>, C4<0>;
L_0x55d44ed04cf0 .functor AND 1, L_0x55d44ed051f0, L_0x55d44ed05030, C4<1>, C4<1>;
L_0x55d44ed04d60 .functor OR 1, L_0x55d44ed04be0, L_0x55d44ed04cf0, C4<0>, C4<0>;
v0x55d44d831430_0 .net *"_s0", 0 0, L_0x55d44ed049d0;  1 drivers
v0x55d44d831510_0 .net *"_s10", 0 0, L_0x55d44ed04cf0;  1 drivers
v0x55d44d82d0b0_0 .net *"_s4", 0 0, L_0x55d44ed04ab0;  1 drivers
v0x55d44d82d170_0 .net *"_s6", 0 0, L_0x55d44ed04b20;  1 drivers
v0x55d44d82e4e0_0 .net *"_s8", 0 0, L_0x55d44ed04be0;  1 drivers
v0x55d44d82a1a0_0 .net "a", 0 0, L_0x55d44ed04e70;  1 drivers
v0x55d44d82a260_0 .net "b", 0 0, L_0x55d44ed05030;  1 drivers
v0x55d44d82b530_0 .net "ca", 0 0, L_0x55d44ed04d60;  1 drivers
v0x55d44d82b5d0_0 .net "cin", 0 0, L_0x55d44ed051f0;  1 drivers
v0x55d44d81fb20_0 .net "sum", 0 0, L_0x55d44ed04a40;  1 drivers
S_0x55d44d8255b0 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44d85ba70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d812290_0 .net "a", 3 0, L_0x55d44ed08030;  1 drivers
v0x55d44d812390_0 .net "b", 3 0, L_0x55d44ed080d0;  1 drivers
v0x55d44d8066e0_0 .net "ca", 3 0, L_0x55d44ed07ec0;  1 drivers
v0x55d44d8067a0_0 .net "cin", 3 0, L_0x55d44ed081c0;  1 drivers
v0x55d44d80f170_0 .net "sum", 3 0, L_0x55d44ed07e20;  1 drivers
L_0x55d44ed05e20 .part L_0x55d44ed08030, 0, 1;
L_0x55d44ed05f50 .part L_0x55d44ed080d0, 0, 1;
L_0x55d44ed06080 .part L_0x55d44ed081c0, 0, 1;
L_0x55d44ed06650 .part L_0x55d44ed08030, 1, 1;
L_0x55d44ed06780 .part L_0x55d44ed080d0, 1, 1;
L_0x55d44ed068b0 .part L_0x55d44ed081c0, 1, 1;
L_0x55d44ed06ff0 .part L_0x55d44ed08030, 2, 1;
L_0x55d44ed07120 .part L_0x55d44ed080d0, 2, 1;
L_0x55d44ed072a0 .part L_0x55d44ed081c0, 2, 1;
L_0x55d44ed07870 .part L_0x55d44ed08030, 3, 1;
L_0x55d44ed07a30 .part L_0x55d44ed080d0, 3, 1;
L_0x55d44ed07bf0 .part L_0x55d44ed081c0, 3, 1;
L_0x55d44ed07e20 .concat8 [ 1 1 1 1], L_0x55d44ed05900, L_0x55d44ed06220, L_0x55d44ed06a90, L_0x55d44ed07440;
L_0x55d44ed07ec0 .concat8 [ 1 1 1 1], L_0x55d44ed05d10, L_0x55d44ed06540, L_0x55d44ed06ee0, L_0x55d44ed07760;
S_0x55d44d8251d0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d8255b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ed053b0 .functor XOR 1, L_0x55d44ed05e20, L_0x55d44ed05f50, C4<0>, C4<0>;
L_0x55d44ed05900 .functor XOR 1, L_0x55d44ed053b0, L_0x55d44ed06080, C4<0>, C4<0>;
L_0x55d44ed059c0 .functor AND 1, L_0x55d44ed05e20, L_0x55d44ed05f50, C4<1>, C4<1>;
L_0x55d44ed05ad0 .functor AND 1, L_0x55d44ed05e20, L_0x55d44ed06080, C4<1>, C4<1>;
L_0x55d44ed05b90 .functor OR 1, L_0x55d44ed059c0, L_0x55d44ed05ad0, C4<0>, C4<0>;
L_0x55d44ed05ca0 .functor AND 1, L_0x55d44ed06080, L_0x55d44ed05f50, C4<1>, C4<1>;
L_0x55d44ed05d10 .functor OR 1, L_0x55d44ed05b90, L_0x55d44ed05ca0, C4<0>, C4<0>;
v0x55d44d822660_0 .net *"_s0", 0 0, L_0x55d44ed053b0;  1 drivers
v0x55d44d822700_0 .net *"_s10", 0 0, L_0x55d44ed05ca0;  1 drivers
v0x55d44d822280_0 .net *"_s4", 0 0, L_0x55d44ed059c0;  1 drivers
v0x55d44d822370_0 .net *"_s6", 0 0, L_0x55d44ed05ad0;  1 drivers
v0x55d44d81f2d0_0 .net *"_s8", 0 0, L_0x55d44ed05b90;  1 drivers
v0x55d44d826600_0 .net "a", 0 0, L_0x55d44ed05e20;  1 drivers
v0x55d44d8266c0_0 .net "b", 0 0, L_0x55d44ed05f50;  1 drivers
v0x55d44d827a30_0 .net "ca", 0 0, L_0x55d44ed05d10;  1 drivers
v0x55d44d827ad0_0 .net "cin", 0 0, L_0x55d44ed06080;  1 drivers
v0x55d44d8236b0_0 .net "sum", 0 0, L_0x55d44ed05900;  1 drivers
S_0x55d44d824ae0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d8255b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ed061b0 .functor XOR 1, L_0x55d44ed06650, L_0x55d44ed06780, C4<0>, C4<0>;
L_0x55d44ed06220 .functor XOR 1, L_0x55d44ed061b0, L_0x55d44ed068b0, C4<0>, C4<0>;
L_0x55d44ed06290 .functor AND 1, L_0x55d44ed06650, L_0x55d44ed06780, C4<1>, C4<1>;
L_0x55d44ed06300 .functor AND 1, L_0x55d44ed06650, L_0x55d44ed068b0, C4<1>, C4<1>;
L_0x55d44ed063c0 .functor OR 1, L_0x55d44ed06290, L_0x55d44ed06300, C4<0>, C4<0>;
L_0x55d44ed064d0 .functor AND 1, L_0x55d44ed068b0, L_0x55d44ed06780, C4<1>, C4<1>;
L_0x55d44ed06540 .functor OR 1, L_0x55d44ed063c0, L_0x55d44ed064d0, C4<0>, C4<0>;
v0x55d44d820760_0 .net *"_s0", 0 0, L_0x55d44ed061b0;  1 drivers
v0x55d44d820840_0 .net *"_s10", 0 0, L_0x55d44ed064d0;  1 drivers
v0x55d44d821b90_0 .net *"_s4", 0 0, L_0x55d44ed06290;  1 drivers
v0x55d44d821c60_0 .net *"_s6", 0 0, L_0x55d44ed06300;  1 drivers
v0x55d44d81d850_0 .net *"_s8", 0 0, L_0x55d44ed063c0;  1 drivers
v0x55d44d81d930_0 .net "a", 0 0, L_0x55d44ed06650;  1 drivers
v0x55d44d81ebe0_0 .net "b", 0 0, L_0x55d44ed06780;  1 drivers
v0x55d44d81eca0_0 .net "ca", 0 0, L_0x55d44ed06540;  1 drivers
v0x55d44d813120_0 .net "cin", 0 0, L_0x55d44ed068b0;  1 drivers
v0x55d44d81bbb0_0 .net "sum", 0 0, L_0x55d44ed06220;  1 drivers
S_0x55d44d81b7d0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d8255b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ed06a20 .functor XOR 1, L_0x55d44ed06ff0, L_0x55d44ed07120, C4<0>, C4<0>;
L_0x55d44ed06a90 .functor XOR 1, L_0x55d44ed06a20, L_0x55d44ed072a0, C4<0>, C4<0>;
L_0x55d44ed06b50 .functor AND 1, L_0x55d44ed06ff0, L_0x55d44ed07120, C4<1>, C4<1>;
L_0x55d44ed06c60 .functor AND 1, L_0x55d44ed06ff0, L_0x55d44ed072a0, C4<1>, C4<1>;
L_0x55d44ed06d20 .functor OR 1, L_0x55d44ed06b50, L_0x55d44ed06c60, C4<0>, C4<0>;
L_0x55d44ed06e30 .functor AND 1, L_0x55d44ed072a0, L_0x55d44ed07120, C4<1>, C4<1>;
L_0x55d44ed06ee0 .functor OR 1, L_0x55d44ed06d20, L_0x55d44ed06e30, C4<0>, C4<0>;
v0x55d44d812d00_0 .net *"_s0", 0 0, L_0x55d44ed06a20;  1 drivers
v0x55d44d812dc0_0 .net *"_s10", 0 0, L_0x55d44ed06e30;  1 drivers
v0x55d44d818c60_0 .net *"_s4", 0 0, L_0x55d44ed06b50;  1 drivers
v0x55d44d818d50_0 .net *"_s6", 0 0, L_0x55d44ed06c60;  1 drivers
v0x55d44d818880_0 .net *"_s8", 0 0, L_0x55d44ed06d20;  1 drivers
v0x55d44d815d10_0 .net "a", 0 0, L_0x55d44ed06ff0;  1 drivers
v0x55d44d815dd0_0 .net "b", 0 0, L_0x55d44ed07120;  1 drivers
v0x55d44d815930_0 .net "ca", 0 0, L_0x55d44ed06ee0;  1 drivers
v0x55d44d8159d0_0 .net "cin", 0 0, L_0x55d44ed072a0;  1 drivers
v0x55d44d812a30_0 .net "sum", 0 0, L_0x55d44ed06a90;  1 drivers
S_0x55d44d819cb0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d8255b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ed073d0 .functor XOR 1, L_0x55d44ed07870, L_0x55d44ed07a30, C4<0>, C4<0>;
L_0x55d44ed07440 .functor XOR 1, L_0x55d44ed073d0, L_0x55d44ed07bf0, C4<0>, C4<0>;
L_0x55d44ed074b0 .functor AND 1, L_0x55d44ed07870, L_0x55d44ed07a30, C4<1>, C4<1>;
L_0x55d44ed07520 .functor AND 1, L_0x55d44ed07870, L_0x55d44ed07bf0, C4<1>, C4<1>;
L_0x55d44ed075e0 .functor OR 1, L_0x55d44ed074b0, L_0x55d44ed07520, C4<0>, C4<0>;
L_0x55d44ed076f0 .functor AND 1, L_0x55d44ed07bf0, L_0x55d44ed07a30, C4<1>, C4<1>;
L_0x55d44ed07760 .functor OR 1, L_0x55d44ed075e0, L_0x55d44ed076f0, C4<0>, C4<0>;
v0x55d44d81b0e0_0 .net *"_s0", 0 0, L_0x55d44ed073d0;  1 drivers
v0x55d44d81b1c0_0 .net *"_s10", 0 0, L_0x55d44ed076f0;  1 drivers
v0x55d44d816d60_0 .net *"_s4", 0 0, L_0x55d44ed074b0;  1 drivers
v0x55d44d816e20_0 .net *"_s6", 0 0, L_0x55d44ed07520;  1 drivers
v0x55d44d818190_0 .net *"_s8", 0 0, L_0x55d44ed075e0;  1 drivers
v0x55d44d813e10_0 .net "a", 0 0, L_0x55d44ed07870;  1 drivers
v0x55d44d813ed0_0 .net "b", 0 0, L_0x55d44ed07a30;  1 drivers
v0x55d44d815240_0 .net "ca", 0 0, L_0x55d44ed07760;  1 drivers
v0x55d44d8152e0_0 .net "cin", 0 0, L_0x55d44ed07bf0;  1 drivers
v0x55d44d810fb0_0 .net "sum", 0 0, L_0x55d44ed07440;  1 drivers
S_0x55d44d80ed90 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44d85ba70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d7fcdc0_0 .net "a", 3 0, L_0x55d44ed0a9d0;  1 drivers
v0x55d44d7fcec0_0 .net "b", 3 0, L_0x55d44ed0ab00;  1 drivers
v0x55d44d7fe1f0_0 .net "ca", 3 0, L_0x55d44ed0a860;  1 drivers
v0x55d44d7fe2b0_0 .net "cin", 3 0, L_0x55d44ed0ac30;  1 drivers
v0x55d44d7f9e70_0 .net "sum", 3 0, L_0x55d44ed0a7c0;  1 drivers
L_0x55d44ed08780 .part L_0x55d44ed0a9d0, 0, 1;
L_0x55d44ed088b0 .part L_0x55d44ed0ab00, 0, 1;
L_0x55d44ed089e0 .part L_0x55d44ed0ac30, 0, 1;
L_0x55d44ed08ff0 .part L_0x55d44ed0a9d0, 1, 1;
L_0x55d44ed09120 .part L_0x55d44ed0ab00, 1, 1;
L_0x55d44ed09250 .part L_0x55d44ed0ac30, 1, 1;
L_0x55d44ed09990 .part L_0x55d44ed0a9d0, 2, 1;
L_0x55d44ed09ac0 .part L_0x55d44ed0ab00, 2, 1;
L_0x55d44ed09c40 .part L_0x55d44ed0ac30, 2, 1;
L_0x55d44ed0a210 .part L_0x55d44ed0a9d0, 3, 1;
L_0x55d44ed0a3d0 .part L_0x55d44ed0ab00, 3, 1;
L_0x55d44ed0a590 .part L_0x55d44ed0ac30, 3, 1;
L_0x55d44ed0a7c0 .concat8 [ 1 1 1 1], L_0x55d44ed08260, L_0x55d44ed08b80, L_0x55d44ed09430, L_0x55d44ed09de0;
L_0x55d44ed0a860 .concat8 [ 1 1 1 1], L_0x55d44ed08670, L_0x55d44ed08ee0, L_0x55d44ed09880, L_0x55d44ed0a100;
S_0x55d44d8062c0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d80ed90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ed07db0 .functor XOR 1, L_0x55d44ed08780, L_0x55d44ed088b0, C4<0>, C4<0>;
L_0x55d44ed08260 .functor XOR 1, L_0x55d44ed07db0, L_0x55d44ed089e0, C4<0>, C4<0>;
L_0x55d44ed08320 .functor AND 1, L_0x55d44ed08780, L_0x55d44ed088b0, C4<1>, C4<1>;
L_0x55d44ed08430 .functor AND 1, L_0x55d44ed08780, L_0x55d44ed089e0, C4<1>, C4<1>;
L_0x55d44ed084f0 .functor OR 1, L_0x55d44ed08320, L_0x55d44ed08430, C4<0>, C4<0>;
L_0x55d44ed08600 .functor AND 1, L_0x55d44ed089e0, L_0x55d44ed088b0, C4<1>, C4<1>;
L_0x55d44ed08670 .functor OR 1, L_0x55d44ed084f0, L_0x55d44ed08600, C4<0>, C4<0>;
v0x55d44d80c220_0 .net *"_s0", 0 0, L_0x55d44ed07db0;  1 drivers
v0x55d44d80c2c0_0 .net *"_s10", 0 0, L_0x55d44ed08600;  1 drivers
v0x55d44d80be40_0 .net *"_s4", 0 0, L_0x55d44ed08320;  1 drivers
v0x55d44d80bf30_0 .net *"_s6", 0 0, L_0x55d44ed08430;  1 drivers
v0x55d44d8092d0_0 .net *"_s8", 0 0, L_0x55d44ed084f0;  1 drivers
v0x55d44d808ef0_0 .net "a", 0 0, L_0x55d44ed08780;  1 drivers
v0x55d44d808fb0_0 .net "b", 0 0, L_0x55d44ed088b0;  1 drivers
v0x55d44d805f40_0 .net "ca", 0 0, L_0x55d44ed08670;  1 drivers
v0x55d44d805fe0_0 .net "cin", 0 0, L_0x55d44ed089e0;  1 drivers
v0x55d44d80d320_0 .net "sum", 0 0, L_0x55d44ed08260;  1 drivers
S_0x55d44d80e6a0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d80ed90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ed08b10 .functor XOR 1, L_0x55d44ed08ff0, L_0x55d44ed09120, C4<0>, C4<0>;
L_0x55d44ed08b80 .functor XOR 1, L_0x55d44ed08b10, L_0x55d44ed09250, C4<0>, C4<0>;
L_0x55d44ed08bf0 .functor AND 1, L_0x55d44ed08ff0, L_0x55d44ed09120, C4<1>, C4<1>;
L_0x55d44ed08c60 .functor AND 1, L_0x55d44ed08ff0, L_0x55d44ed09250, C4<1>, C4<1>;
L_0x55d44ed08d20 .functor OR 1, L_0x55d44ed08bf0, L_0x55d44ed08c60, C4<0>, C4<0>;
L_0x55d44ed08e30 .functor AND 1, L_0x55d44ed09250, L_0x55d44ed09120, C4<1>, C4<1>;
L_0x55d44ed08ee0 .functor OR 1, L_0x55d44ed08d20, L_0x55d44ed08e30, C4<0>, C4<0>;
v0x55d44d80a320_0 .net *"_s0", 0 0, L_0x55d44ed08b10;  1 drivers
v0x55d44d80a3e0_0 .net *"_s10", 0 0, L_0x55d44ed08e30;  1 drivers
v0x55d44d80b750_0 .net *"_s4", 0 0, L_0x55d44ed08bf0;  1 drivers
v0x55d44d80b840_0 .net *"_s6", 0 0, L_0x55d44ed08c60;  1 drivers
v0x55d44d8073d0_0 .net *"_s8", 0 0, L_0x55d44ed08d20;  1 drivers
v0x55d44d808800_0 .net "a", 0 0, L_0x55d44ed08ff0;  1 drivers
v0x55d44d8088c0_0 .net "b", 0 0, L_0x55d44ed09120;  1 drivers
v0x55d44d8044c0_0 .net "ca", 0 0, L_0x55d44ed08ee0;  1 drivers
v0x55d44d804580_0 .net "cin", 0 0, L_0x55d44ed09250;  1 drivers
v0x55d44d805900_0 .net "sum", 0 0, L_0x55d44ed08b80;  1 drivers
S_0x55d44d802f50 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d80ed90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ed093c0 .functor XOR 1, L_0x55d44ed09990, L_0x55d44ed09ac0, C4<0>, C4<0>;
L_0x55d44ed09430 .functor XOR 1, L_0x55d44ed093c0, L_0x55d44ed09c40, C4<0>, C4<0>;
L_0x55d44ed094f0 .functor AND 1, L_0x55d44ed09990, L_0x55d44ed09ac0, C4<1>, C4<1>;
L_0x55d44ed09600 .functor AND 1, L_0x55d44ed09990, L_0x55d44ed09c40, C4<1>, C4<1>;
L_0x55d44ed096c0 .functor OR 1, L_0x55d44ed094f0, L_0x55d44ed09600, C4<0>, C4<0>;
L_0x55d44ed097d0 .functor AND 1, L_0x55d44ed09c40, L_0x55d44ed09ac0, C4<1>, C4<1>;
L_0x55d44ed09880 .functor OR 1, L_0x55d44ed096c0, L_0x55d44ed097d0, C4<0>, C4<0>;
v0x55d44d7f6600_0 .net *"_s0", 0 0, L_0x55d44ed093c0;  1 drivers
v0x55d44d7f66c0_0 .net *"_s10", 0 0, L_0x55d44ed097d0;  1 drivers
v0x55d44d7e9cb0_0 .net *"_s4", 0 0, L_0x55d44ed094f0;  1 drivers
v0x55d44d7e9da0_0 .net *"_s6", 0 0, L_0x55d44ed09600;  1 drivers
v0x55d44d7f9180_0 .net *"_s8", 0 0, L_0x55d44ed096c0;  1 drivers
v0x55d44d801c10_0 .net "a", 0 0, L_0x55d44ed09990;  1 drivers
v0x55d44d801cd0_0 .net "b", 0 0, L_0x55d44ed09ac0;  1 drivers
v0x55d44d801830_0 .net "ca", 0 0, L_0x55d44ed09880;  1 drivers
v0x55d44d8018d0_0 .net "cin", 0 0, L_0x55d44ed09c40;  1 drivers
v0x55d44d7f8e10_0 .net "sum", 0 0, L_0x55d44ed09430;  1 drivers
S_0x55d44d7fecc0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d80ed90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ed09d70 .functor XOR 1, L_0x55d44ed0a210, L_0x55d44ed0a3d0, C4<0>, C4<0>;
L_0x55d44ed09de0 .functor XOR 1, L_0x55d44ed09d70, L_0x55d44ed0a590, C4<0>, C4<0>;
L_0x55d44ed09e50 .functor AND 1, L_0x55d44ed0a210, L_0x55d44ed0a3d0, C4<1>, C4<1>;
L_0x55d44ed09ec0 .functor AND 1, L_0x55d44ed0a210, L_0x55d44ed0a590, C4<1>, C4<1>;
L_0x55d44ed09f80 .functor OR 1, L_0x55d44ed09e50, L_0x55d44ed09ec0, C4<0>, C4<0>;
L_0x55d44ed0a090 .functor AND 1, L_0x55d44ed0a590, L_0x55d44ed0a3d0, C4<1>, C4<1>;
L_0x55d44ed0a100 .functor OR 1, L_0x55d44ed09f80, L_0x55d44ed0a090, C4<0>, C4<0>;
v0x55d44d7fe8e0_0 .net *"_s0", 0 0, L_0x55d44ed09d70;  1 drivers
v0x55d44d7fe9c0_0 .net *"_s10", 0 0, L_0x55d44ed0a090;  1 drivers
v0x55d44d7fbd70_0 .net *"_s4", 0 0, L_0x55d44ed09e50;  1 drivers
v0x55d44d7fbe30_0 .net *"_s6", 0 0, L_0x55d44ed09ec0;  1 drivers
v0x55d44d7fb990_0 .net *"_s8", 0 0, L_0x55d44ed09f80;  1 drivers
v0x55d44d7f89e0_0 .net "a", 0 0, L_0x55d44ed0a210;  1 drivers
v0x55d44d7f8aa0_0 .net "b", 0 0, L_0x55d44ed0a3d0;  1 drivers
v0x55d44d7ffd10_0 .net "ca", 0 0, L_0x55d44ed0a100;  1 drivers
v0x55d44d7ffdb0_0 .net "cin", 0 0, L_0x55d44ed0a590;  1 drivers
v0x55d44d8011f0_0 .net "sum", 0 0, L_0x55d44ed09de0;  1 drivers
S_0x55d44d7ef040 .scope module, "a_16" "adder" 3 101, 11 3 0, S_0x55d44de3e860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "si"
    .port_info 1 /OUTPUT 8 "xout"
    .port_info 2 /INPUT 64 "a"
    .port_info 3 /INPUT 64 "b"
    .port_info 4 /INPUT 8 "xin"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "rst"
L_0x55d44ed106e0 .functor BUFZ 8, L_0x7f865d713018, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55d44d70f290_0 .net *"_s52", 7 0, L_0x55d44ed106e0;  1 drivers
v0x55d44d70f390_0 .net "a", 63 0, L_0x55d44ed14820;  1 drivers
v0x55d44d7036e0_0 .net "b", 63 0, L_0x55d44ed14a30;  1 drivers
v0x55d44d703780_0 .net "c", 63 0, v0x55d44d74da90_0;  1 drivers
v0x55d44d70c170_0 .net "clk", 0 0, v0x55d44e7d1c00_0;  alias, 1 drivers
v0x55d44d70c210_0 .net "d", 63 0, v0x55d44d74eee0_0;  1 drivers
v0x55d44d70bd90_0 .net "e", 63 0, v0x55d44d72efa0_0;  1 drivers
v0x55d44d7032c0_0 .net "f", 63 0, v0x55d44d72eb20_0;  1 drivers
v0x55d44d709220_0 .var/i "i", 31 0;
v0x55d44d709300_0 .net "rst", 0 0, v0x55d44e7d1d90_0;  alias, 1 drivers
v0x55d44d708e40_0 .var "si", 63 0;
v0x55d44d708f00_0 .net "x", 519 0, L_0x55d44ed140f0;  1 drivers
v0x55d44d7062d0_0 .net "xin", 7 0, L_0x7f865d713018;  alias, 1 drivers
v0x55d44d706390_0 .net "xout", 7 0, o0x7f865d82a908;  alias, 0 drivers
v0x55d44d705ef0_0 .net "y", 511 0, v0x55d44d729040_0;  1 drivers
v0x55d44d705f90_0 .var "ym", 7 0;
L_0x55d44ed0ccb0 .part v0x55d44d74da90_0, 0, 8;
L_0x55d44ed0cd50 .part v0x55d44d74eee0_0, 0, 8;
L_0x55d44ed0dda0 .part v0x55d44d74da90_0, 8, 8;
L_0x55d44ed0de40 .part v0x55d44d74eee0_0, 8, 8;
L_0x55d44ed0ed70 .part v0x55d44d74da90_0, 16, 8;
L_0x55d44ed0ee10 .part v0x55d44d74eee0_0, 16, 8;
L_0x55d44ed0fd80 .part v0x55d44d74da90_0, 24, 8;
L_0x55d44ed0fe20 .part v0x55d44d74eee0_0, 24, 8;
L_0x55d44ed10da0 .part v0x55d44d74da90_0, 32, 8;
L_0x55d44ed10f50 .part v0x55d44d74eee0_0, 32, 8;
L_0x55d44ed11ff0 .part v0x55d44d74da90_0, 40, 8;
L_0x55d44ed12090 .part v0x55d44d74eee0_0, 40, 8;
L_0x55d44ed12fc0 .part v0x55d44d74da90_0, 48, 8;
L_0x55d44ed13060 .part v0x55d44d74eee0_0, 48, 8;
L_0x55d44ed13f20 .part v0x55d44d74da90_0, 56, 8;
L_0x55d44ed13fc0 .part v0x55d44d74eee0_0, 56, 8;
LS_0x55d44ed140f0_0_0 .concat8 [ 8 64 64 64], L_0x55d44ed106e0, L_0x55d44ed0c930, L_0x55d44ed0d910, L_0x55d44ed0e8e0;
LS_0x55d44ed140f0_0_4 .concat8 [ 64 64 64 64], L_0x55d44ed0f8f0, L_0x55d44ed10910, L_0x55d44ed11b60, L_0x55d44ed12b30;
LS_0x55d44ed140f0_0_8 .concat8 [ 64 0 0 0], L_0x55d44ed13a90;
L_0x55d44ed140f0 .concat8 [ 200 256 64 0], LS_0x55d44ed140f0_0_0, LS_0x55d44ed140f0_0_4, LS_0x55d44ed140f0_0_8;
L_0x55d44ed146e0 .part L_0x55d44ed140f0, 0, 512;
S_0x55d44d7f33c0 .scope module, "kpg_0" "kpgg" 11 21, 12 3 0, S_0x55d44d7ef040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "x"
    .port_info 1 /INPUT 8 "ai"
    .port_info 2 /INPUT 8 "bi"
v0x55d44d7df050_0 .net "ai", 7 0, L_0x55d44ed0ccb0;  1 drivers
v0x55d44d7df130_0 .net "bi", 7 0, L_0x55d44ed0cd50;  1 drivers
v0x55d44d7d34a0_0 .net "x", 63 0, L_0x55d44ed0c930;  1 drivers
L_0x55d44ed0bd70 .part L_0x55d44ed0ccb0, 0, 1;
L_0x55d44ed0be10 .part L_0x55d44ed0cd50, 0, 1;
L_0x55d44ed0beb0 .part L_0x55d44ed0ccb0, 1, 1;
L_0x55d44ed0bfa0 .part L_0x55d44ed0cd50, 1, 1;
L_0x55d44ed0c090 .part L_0x55d44ed0ccb0, 2, 1;
L_0x55d44ed0c130 .part L_0x55d44ed0cd50, 2, 1;
L_0x55d44ed0c1d0 .part L_0x55d44ed0ccb0, 3, 1;
L_0x55d44ed0c300 .part L_0x55d44ed0cd50, 3, 1;
L_0x55d44ed0c480 .part L_0x55d44ed0ccb0, 4, 1;
L_0x55d44ed0c520 .part L_0x55d44ed0cd50, 4, 1;
L_0x55d44ed0c5c0 .part L_0x55d44ed0ccb0, 5, 1;
L_0x55d44ed0c660 .part L_0x55d44ed0cd50, 5, 1;
L_0x55d44ed0c770 .part L_0x55d44ed0ccb0, 6, 1;
L_0x55d44ed0c810 .part L_0x55d44ed0cd50, 6, 1;
LS_0x55d44ed0c930_0_0 .concat8 [ 8 8 8 8], v0x55d44d7f0530_0, v0x55d44d7ee950_0, v0x55d44d7dfee0_0, v0x55d44d7dfac0_0;
LS_0x55d44ed0c930_0_4 .concat8 [ 8 8 8 8], v0x55d44d7e2ad0_0, v0x55d44d7e6a70_0, v0x55d44d7e4f50_0, v0x55d44d7ddcc0_0;
L_0x55d44ed0c930 .concat8 [ 32 32 0 0], LS_0x55d44ed0c930_0_0, LS_0x55d44ed0c930_0_4;
L_0x55d44ed0c9d0 .part L_0x55d44ed0ccb0, 7, 1;
L_0x55d44ed0cb00 .part L_0x55d44ed0cd50, 7, 1;
S_0x55d44d7f47f0 .scope module, "kpg_0" "kpg" 12 9, 13 1 0, S_0x55d44d7f33c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d7ec120_0 .net "ai", 0 0, L_0x55d44ed0bd70;  1 drivers
v0x55d44d7f0470_0 .net "bi", 0 0, L_0x55d44ed0be10;  1 drivers
v0x55d44d7f0530_0 .var "x", 7 0;
E_0x55d44c5014f0 .event edge, v0x55d44d7f0470_0, v0x55d44d7ec120_0;
S_0x55d44d7f18a0 .scope module, "kpg_1" "kpg" 12 10, 13 1 0, S_0x55d44d7f33c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d7ed520_0 .net "ai", 0 0, L_0x55d44ed0beb0;  1 drivers
v0x55d44d7ed5e0_0 .net "bi", 0 0, L_0x55d44ed0bfa0;  1 drivers
v0x55d44d7ee950_0 .var "x", 7 0;
E_0x55d44c502b60 .event edge, v0x55d44d7ed5e0_0, v0x55d44d7ed520_0;
S_0x55d44d7ea610 .scope module, "kpg_2" "kpg" 12 11, 13 1 0, S_0x55d44d7f33c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d7eb9a0_0 .net "ai", 0 0, L_0x55d44ed0c090;  1 drivers
v0x55d44d7eba60_0 .net "bi", 0 0, L_0x55d44ed0c130;  1 drivers
v0x55d44d7dfee0_0 .var "x", 7 0;
E_0x55d44c502ee0 .event edge, v0x55d44d7eba60_0, v0x55d44d7eb9a0_0;
S_0x55d44d7e8970 .scope module, "kpg_3" "kpg" 12 12, 13 1 0, S_0x55d44d7f33c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d7e8590_0 .net "ai", 0 0, L_0x55d44ed0c1d0;  1 drivers
v0x55d44d7e8670_0 .net "bi", 0 0, L_0x55d44ed0c300;  1 drivers
v0x55d44d7dfac0_0 .var "x", 7 0;
E_0x55d44c5028d0 .event edge, v0x55d44d7e8670_0, v0x55d44d7e8590_0;
S_0x55d44d7e5a20 .scope module, "kpg_4" "kpg" 12 13, 13 1 0, S_0x55d44d7f33c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d7e5640_0 .net "ai", 0 0, L_0x55d44ed0c480;  1 drivers
v0x55d44d7e56e0_0 .net "bi", 0 0, L_0x55d44ed0c520;  1 drivers
v0x55d44d7e2ad0_0 .var "x", 7 0;
E_0x55d44c500e80 .event edge, v0x55d44d7e56e0_0, v0x55d44d7e5640_0;
S_0x55d44d7e26f0 .scope module, "kpg_5" "kpg" 12 14, 13 1 0, S_0x55d44d7f33c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d7df740_0 .net "ai", 0 0, L_0x55d44ed0c5c0;  1 drivers
v0x55d44d7df820_0 .net "bi", 0 0, L_0x55d44ed0c660;  1 drivers
v0x55d44d7e6a70_0 .var "x", 7 0;
E_0x55d44e6f59f0 .event edge, v0x55d44d7df820_0, v0x55d44d7df740_0;
S_0x55d44d7e7ea0 .scope module, "kpg_6" "kpg" 12 15, 13 1 0, S_0x55d44d7f33c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d7e3b20_0 .net "ai", 0 0, L_0x55d44ed0c770;  1 drivers
v0x55d44d7e3c00_0 .net "bi", 0 0, L_0x55d44ed0c810;  1 drivers
v0x55d44d7e4f50_0 .var "x", 7 0;
E_0x55d44d827b90 .event edge, v0x55d44d7e3c00_0, v0x55d44d7e3b20_0;
S_0x55d44d7e0bd0 .scope module, "kpg_7" "kpg" 12 16, 13 1 0, S_0x55d44d7f33c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d7e2000_0 .net "ai", 0 0, L_0x55d44ed0c9d0;  1 drivers
v0x55d44d7e20c0_0 .net "bi", 0 0, L_0x55d44ed0cb00;  1 drivers
v0x55d44d7ddcc0_0 .var "x", 7 0;
E_0x55d44e3a7e50 .event edge, v0x55d44d7e20c0_0, v0x55d44d7e2000_0;
S_0x55d44d7dbf30 .scope module, "kpg_1" "kpgg" 11 22, 12 3 0, S_0x55d44d7ef040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "x"
    .port_info 1 /INPUT 8 "ai"
    .port_info 2 /INPUT 8 "bi"
v0x55d44d7c6090_0 .net "ai", 7 0, L_0x55d44ed0dda0;  1 drivers
v0x55d44d7c6170_0 .net "bi", 7 0, L_0x55d44ed0de40;  1 drivers
v0x55d44d7c30e0_0 .net "x", 63 0, L_0x55d44ed0d910;  1 drivers
L_0x55d44ed0cdf0 .part L_0x55d44ed0dda0, 0, 1;
L_0x55d44ed0ce90 .part L_0x55d44ed0de40, 0, 1;
L_0x55d44ed0cf30 .part L_0x55d44ed0dda0, 1, 1;
L_0x55d44ed0cfd0 .part L_0x55d44ed0de40, 1, 1;
L_0x55d44ed0d070 .part L_0x55d44ed0dda0, 2, 1;
L_0x55d44ed0d110 .part L_0x55d44ed0de40, 2, 1;
L_0x55d44ed0d1b0 .part L_0x55d44ed0dda0, 3, 1;
L_0x55d44ed0d2e0 .part L_0x55d44ed0de40, 3, 1;
L_0x55d44ed0d460 .part L_0x55d44ed0dda0, 4, 1;
L_0x55d44ed0d500 .part L_0x55d44ed0de40, 4, 1;
L_0x55d44ed0d5a0 .part L_0x55d44ed0dda0, 5, 1;
L_0x55d44ed0d640 .part L_0x55d44ed0de40, 5, 1;
L_0x55d44ed0d750 .part L_0x55d44ed0dda0, 6, 1;
L_0x55d44ed0d7f0 .part L_0x55d44ed0de40, 6, 1;
LS_0x55d44ed0d910_0_0 .concat8 [ 8 8 8 8], v0x55d44d7d8fe0_0, v0x55d44d7d5cb0_0, v0x55d44d7db460_0, v0x55d44d7d4190_0;
LS_0x55d44ed0d910_0_4 .concat8 [ 8 8 8 8], v0x55d44d7d2580_0, v0x55d44d7c3880_0, v0x55d44d7c3460_0, v0x55d44d7c6470_0;
L_0x55d44ed0d910 .concat8 [ 32 32 0 0], LS_0x55d44ed0d910_0_0, LS_0x55d44ed0d910_0_4;
L_0x55d44ed0d9b0 .part L_0x55d44ed0dda0, 7, 1;
L_0x55d44ed0dbf0 .part L_0x55d44ed0de40, 7, 1;
S_0x55d44d7dbb50 .scope module, "kpg_0" "kpg" 12 9, 13 1 0, S_0x55d44d7dbf30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d7d3080_0 .net "ai", 0 0, L_0x55d44ed0cdf0;  1 drivers
v0x55d44d7d3120_0 .net "bi", 0 0, L_0x55d44ed0ce90;  1 drivers
v0x55d44d7d8fe0_0 .var "x", 7 0;
E_0x55d44d84fd50 .event edge, v0x55d44d7d3120_0, v0x55d44d7d3080_0;
S_0x55d44d7d8c00 .scope module, "kpg_1" "kpg" 12 10, 13 1 0, S_0x55d44d7dbf30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d7d6090_0 .net "ai", 0 0, L_0x55d44ed0cf30;  1 drivers
v0x55d44d7d6150_0 .net "bi", 0 0, L_0x55d44ed0cfd0;  1 drivers
v0x55d44d7d5cb0_0 .var "x", 7 0;
E_0x55d44d83a0e0 .event edge, v0x55d44d7d6150_0, v0x55d44d7d6090_0;
S_0x55d44d7d2c70 .scope module, "kpg_2" "kpg" 12 11, 13 1 0, S_0x55d44d7dbf30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d7da030_0 .net "ai", 0 0, L_0x55d44ed0d070;  1 drivers
v0x55d44d7da0d0_0 .net "bi", 0 0, L_0x55d44ed0d110;  1 drivers
v0x55d44d7db460_0 .var "x", 7 0;
E_0x55d44e3b05e0 .event edge, v0x55d44d7da0d0_0, v0x55d44d7da030_0;
S_0x55d44d7d70e0 .scope module, "kpg_3" "kpg" 12 12, 13 1 0, S_0x55d44d7dbf30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d7d8510_0 .net "ai", 0 0, L_0x55d44ed0d1b0;  1 drivers
v0x55d44d7d85d0_0 .net "bi", 0 0, L_0x55d44ed0d2e0;  1 drivers
v0x55d44d7d4190_0 .var "x", 7 0;
E_0x55d44d7e57a0 .event edge, v0x55d44d7d85d0_0, v0x55d44d7d8510_0;
S_0x55d44d7d55c0 .scope module, "kpg_4" "kpg" 12 13, 13 1 0, S_0x55d44d7dbf30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d7d1150_0 .net "ai", 0 0, L_0x55d44ed0d460;  1 drivers
v0x55d44d7d11f0_0 .net "bi", 0 0, L_0x55d44ed0d500;  1 drivers
v0x55d44d7d2580_0 .var "x", 7 0;
E_0x55d44d7da190 .event edge, v0x55d44d7d11f0_0, v0x55d44d7d1150_0;
S_0x55d44d7c0d00 .scope module, "kpg_5" "kpg" 12 14, 13 1 0, S_0x55d44d7dbf30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d7b43b0_0 .net "ai", 0 0, L_0x55d44ed0d5a0;  1 drivers
v0x55d44d7b4490_0 .net "bi", 0 0, L_0x55d44ed0d640;  1 drivers
v0x55d44d7c3880_0 .var "x", 7 0;
E_0x55d44d7d61f0 .event edge, v0x55d44d7b4490_0, v0x55d44d7b43b0_0;
S_0x55d44d7cc310 .scope module, "kpg_6" "kpg" 12 15, 13 1 0, S_0x55d44d7dbf30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d7cbf30_0 .net "ai", 0 0, L_0x55d44ed0d750;  1 drivers
v0x55d44d7cc010_0 .net "bi", 0 0, L_0x55d44ed0d7f0;  1 drivers
v0x55d44d7c3460_0 .var "x", 7 0;
E_0x55d44d7d31e0 .event edge, v0x55d44d7cc010_0, v0x55d44d7cbf30_0;
S_0x55d44d7c93c0 .scope module, "kpg_7" "kpg" 12 16, 13 1 0, S_0x55d44d7dbf30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d7c8fe0_0 .net "ai", 0 0, L_0x55d44ed0d9b0;  1 drivers
v0x55d44d7c90a0_0 .net "bi", 0 0, L_0x55d44ed0dbf0;  1 drivers
v0x55d44d7c6470_0 .var "x", 7 0;
E_0x55d44d7e2160 .event edge, v0x55d44d7c90a0_0, v0x55d44d7c8fe0_0;
S_0x55d44d7ca410 .scope module, "kpg_2" "kpgg" 11 23, 12 3 0, S_0x55d44d7ef040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "x"
    .port_info 1 /INPUT 8 "ai"
    .port_info 2 /INPUT 8 "bi"
v0x55d44d7aa5e0_0 .net "ai", 7 0, L_0x55d44ed0ed70;  1 drivers
v0x55d44d7aa6c0_0 .net "bi", 7 0, L_0x55d44ed0ee10;  1 drivers
v0x55d44d7b3070_0 .net "x", 63 0, L_0x55d44ed0e8e0;  1 drivers
L_0x55d44ed0dee0 .part L_0x55d44ed0ed70, 0, 1;
L_0x55d44ed0df80 .part L_0x55d44ed0ee10, 0, 1;
L_0x55d44ed0e020 .part L_0x55d44ed0ed70, 1, 1;
L_0x55d44ed0e0c0 .part L_0x55d44ed0ee10, 1, 1;
L_0x55d44ed0e160 .part L_0x55d44ed0ed70, 2, 1;
L_0x55d44ed0e200 .part L_0x55d44ed0ee10, 2, 1;
L_0x55d44ed0e2a0 .part L_0x55d44ed0ed70, 3, 1;
L_0x55d44ed0e340 .part L_0x55d44ed0ee10, 3, 1;
L_0x55d44ed0e430 .part L_0x55d44ed0ed70, 4, 1;
L_0x55d44ed0e4d0 .part L_0x55d44ed0ee10, 4, 1;
L_0x55d44ed0e570 .part L_0x55d44ed0ed70, 5, 1;
L_0x55d44ed0e610 .part L_0x55d44ed0ee10, 5, 1;
L_0x55d44ed0e720 .part L_0x55d44ed0ed70, 6, 1;
L_0x55d44ed0e7c0 .part L_0x55d44ed0ee10, 6, 1;
LS_0x55d44ed0e8e0_0_0 .concat8 [ 8 8 8 8], v0x55d44d7c88f0_0, v0x55d44d7c1660_0, v0x55d44d7bf9c0_0, v0x55d44d7bca70_0;
LS_0x55d44ed0e8e0_0_4 .concat8 [ 8 8 8 8], v0x55d44d7b9740_0, v0x55d44d7beef0_0, v0x55d44d7b7c20_0, v0x55d44d7b60a0_0;
L_0x55d44ed0e8e0 .concat8 [ 32 32 0 0], LS_0x55d44ed0e8e0_0_0, LS_0x55d44ed0e8e0_0_4;
L_0x55d44ed0e980 .part L_0x55d44ed0ed70, 7, 1;
L_0x55d44ed0ebc0 .part L_0x55d44ed0ee10, 7, 1;
S_0x55d44d7cb840 .scope module, "kpg_0" "kpg" 12 9, 13 1 0, S_0x55d44d7ca410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d7c74c0_0 .net "ai", 0 0, L_0x55d44ed0dee0;  1 drivers
v0x55d44d7c7560_0 .net "bi", 0 0, L_0x55d44ed0df80;  1 drivers
v0x55d44d7c88f0_0 .var "x", 7 0;
E_0x55d44d7c9140 .event edge, v0x55d44d7c7560_0, v0x55d44d7c74c0_0;
S_0x55d44d7c4570 .scope module, "kpg_1" "kpg" 12 10, 13 1 0, S_0x55d44d7ca410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d7c59a0_0 .net "ai", 0 0, L_0x55d44ed0e020;  1 drivers
v0x55d44d7c5a60_0 .net "bi", 0 0, L_0x55d44ed0e0c0;  1 drivers
v0x55d44d7c1660_0 .var "x", 7 0;
E_0x55d44e331800 .event edge, v0x55d44d7c5a60_0, v0x55d44d7c59a0_0;
S_0x55d44d7c29f0 .scope module, "kpg_2" "kpg" 12 11, 13 1 0, S_0x55d44d7ca410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d7b6f30_0 .net "ai", 0 0, L_0x55d44ed0e160;  1 drivers
v0x55d44d7b6fd0_0 .net "bi", 0 0, L_0x55d44ed0e200;  1 drivers
v0x55d44d7bf9c0_0 .var "x", 7 0;
E_0x55d44d7c5b00 .event edge, v0x55d44d7b6fd0_0, v0x55d44d7b6f30_0;
S_0x55d44d7bf5e0 .scope module, "kpg_3" "kpg" 12 12, 13 1 0, S_0x55d44d7ca410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d7b6b10_0 .net "ai", 0 0, L_0x55d44ed0e2a0;  1 drivers
v0x55d44d7b6bd0_0 .net "bi", 0 0, L_0x55d44ed0e340;  1 drivers
v0x55d44d7bca70_0 .var "x", 7 0;
E_0x55d44d7b7090 .event edge, v0x55d44d7b6bd0_0, v0x55d44d7b6b10_0;
S_0x55d44d7bc690 .scope module, "kpg_4" "kpg" 12 13, 13 1 0, S_0x55d44d7ca410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d7b9b20_0 .net "ai", 0 0, L_0x55d44ed0e430;  1 drivers
v0x55d44d7b9bc0_0 .net "bi", 0 0, L_0x55d44ed0e4d0;  1 drivers
v0x55d44d7b9740_0 .var "x", 7 0;
E_0x55d44d7b6c70 .event edge, v0x55d44d7b9bc0_0, v0x55d44d7b9b20_0;
S_0x55d44d7b6790 .scope module, "kpg_5" "kpg" 12 14, 13 1 0, S_0x55d44d7ca410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d7bdac0_0 .net "ai", 0 0, L_0x55d44ed0e570;  1 drivers
v0x55d44d7bdba0_0 .net "bi", 0 0, L_0x55d44ed0e610;  1 drivers
v0x55d44d7beef0_0 .var "x", 7 0;
E_0x55d44d7b9c80 .event edge, v0x55d44d7bdba0_0, v0x55d44d7bdac0_0;
S_0x55d44d7bab70 .scope module, "kpg_6" "kpg" 12 15, 13 1 0, S_0x55d44d7ca410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d7bbfa0_0 .net "ai", 0 0, L_0x55d44ed0e720;  1 drivers
v0x55d44d7bc060_0 .net "bi", 0 0, L_0x55d44ed0e7c0;  1 drivers
v0x55d44d7b7c20_0 .var "x", 7 0;
E_0x55d44e323270 .event edge, v0x55d44d7bc060_0, v0x55d44d7bbfa0_0;
S_0x55d44d7b9050 .scope module, "kpg_7" "kpg" 12 16, 13 1 0, S_0x55d44d7ca410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d7b4d10_0 .net "ai", 0 0, L_0x55d44ed0e980;  1 drivers
v0x55d44d7b4dd0_0 .net "bi", 0 0, L_0x55d44ed0ebc0;  1 drivers
v0x55d44d7b60a0_0 .var "x", 7 0;
E_0x55d44e31d3d0 .event edge, v0x55d44d7b4dd0_0, v0x55d44d7b4d10_0;
S_0x55d44d7b2c90 .scope module, "kpg_3" "kpgg" 11 24, 12 3 0, S_0x55d44d7ef040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "x"
    .port_info 1 /INPUT 8 "ai"
    .port_info 2 /INPUT 8 "bi"
v0x55d44d7a5b60_0 .net "ai", 7 0, L_0x55d44ed0fd80;  1 drivers
v0x55d44d7a5c40_0 .net "bi", 7 0, L_0x55d44ed0fe20;  1 drivers
v0x55d44d7a17e0_0 .net "x", 63 0, L_0x55d44ed0f8f0;  1 drivers
L_0x55d44ed0eeb0 .part L_0x55d44ed0fd80, 0, 1;
L_0x55d44ed0ef50 .part L_0x55d44ed0fe20, 0, 1;
L_0x55d44ed0eff0 .part L_0x55d44ed0fd80, 1, 1;
L_0x55d44ed0f090 .part L_0x55d44ed0fe20, 1, 1;
L_0x55d44ed0f130 .part L_0x55d44ed0fd80, 2, 1;
L_0x55d44ed0f1d0 .part L_0x55d44ed0fe20, 2, 1;
L_0x55d44ed0f2b0 .part L_0x55d44ed0fd80, 3, 1;
L_0x55d44ed0f350 .part L_0x55d44ed0fe20, 3, 1;
L_0x55d44ed0f440 .part L_0x55d44ed0fd80, 4, 1;
L_0x55d44ed0f4e0 .part L_0x55d44ed0fe20, 4, 1;
L_0x55d44ed0f580 .part L_0x55d44ed0fd80, 5, 1;
L_0x55d44ed0f620 .part L_0x55d44ed0fe20, 5, 1;
L_0x55d44ed0f730 .part L_0x55d44ed0fd80, 6, 1;
L_0x55d44ed0f7d0 .part L_0x55d44ed0fe20, 6, 1;
LS_0x55d44ed0f8f0_0_0 .concat8 [ 8 8 8 8], v0x55d44d7afd40_0, v0x55d44d7a9e40_0, v0x55d44d7ae220_0, v0x55d44d7ac700_0;
LS_0x55d44ed0f8f0_0_4 .concat8 [ 8 8 8 8], v0x55d44d79dba0_0, v0x55d44d79d780_0, v0x55d44d7a0790_0, v0x55d44d7a4730_0;
L_0x55d44ed0f8f0 .concat8 [ 32 32 0 0], LS_0x55d44ed0f8f0_0_0, LS_0x55d44ed0f8f0_0_4;
L_0x55d44ed0f990 .part L_0x55d44ed0fd80, 7, 1;
L_0x55d44ed0fbd0 .part L_0x55d44ed0fe20, 7, 1;
S_0x55d44d7aa1c0 .scope module, "kpg_0" "kpg" 12 9, 13 1 0, S_0x55d44d7b2c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d7b0120_0 .net "ai", 0 0, L_0x55d44ed0eeb0;  1 drivers
v0x55d44d7b01e0_0 .net "bi", 0 0, L_0x55d44ed0ef50;  1 drivers
v0x55d44d7afd40_0 .var "x", 7 0;
E_0x55d44e310a80 .event edge, v0x55d44d7b01e0_0, v0x55d44d7b0120_0;
S_0x55d44d7ad1d0 .scope module, "kpg_1" "kpg" 12 10, 13 1 0, S_0x55d44d7b2c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d7acdf0_0 .net "ai", 0 0, L_0x55d44ed0eff0;  1 drivers
v0x55d44d7aceb0_0 .net "bi", 0 0, L_0x55d44ed0f090;  1 drivers
v0x55d44d7a9e40_0 .var "x", 7 0;
E_0x55d44d7b0280 .event edge, v0x55d44d7aceb0_0, v0x55d44d7acdf0_0;
S_0x55d44d7b1170 .scope module, "kpg_2" "kpg" 12 11, 13 1 0, S_0x55d44d7b2c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d7b25a0_0 .net "ai", 0 0, L_0x55d44ed0f130;  1 drivers
v0x55d44d7b2640_0 .net "bi", 0 0, L_0x55d44ed0f1d0;  1 drivers
v0x55d44d7ae220_0 .var "x", 7 0;
E_0x55d44e304070 .event edge, v0x55d44d7b2640_0, v0x55d44d7b25a0_0;
S_0x55d44d7af650 .scope module, "kpg_3" "kpg" 12 12, 13 1 0, S_0x55d44d7b2c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d7ab2d0_0 .net "ai", 0 0, L_0x55d44ed0f2b0;  1 drivers
v0x55d44d7ab390_0 .net "bi", 0 0, L_0x55d44ed0f350;  1 drivers
v0x55d44d7ac700_0 .var "x", 7 0;
E_0x55d44d7b2700 .event edge, v0x55d44d7ab390_0, v0x55d44d7ab2d0_0;
S_0x55d44d7a83c0 .scope module, "kpg_4" "kpg" 12 13, 13 1 0, S_0x55d44d7b2c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d7a9750_0 .net "ai", 0 0, L_0x55d44ed0f440;  1 drivers
v0x55d44d7a97f0_0 .net "bi", 0 0, L_0x55d44ed0f4e0;  1 drivers
v0x55d44d79dba0_0 .var "x", 7 0;
E_0x55d44d7ab430 .event edge, v0x55d44d7a97f0_0, v0x55d44d7a9750_0;
S_0x55d44d7a6630 .scope module, "kpg_5" "kpg" 12 14, 13 1 0, S_0x55d44d7b2c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d7a6250_0 .net "ai", 0 0, L_0x55d44ed0f580;  1 drivers
v0x55d44d7a6330_0 .net "bi", 0 0, L_0x55d44ed0f620;  1 drivers
v0x55d44d79d780_0 .var "x", 7 0;
E_0x55d44d7a98b0 .event edge, v0x55d44d7a6330_0, v0x55d44d7a6250_0;
S_0x55d44d7a36e0 .scope module, "kpg_6" "kpg" 12 15, 13 1 0, S_0x55d44d7b2c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d7a3300_0 .net "ai", 0 0, L_0x55d44ed0f730;  1 drivers
v0x55d44d7a33c0_0 .net "bi", 0 0, L_0x55d44ed0f7d0;  1 drivers
v0x55d44d7a0790_0 .var "x", 7 0;
E_0x55d44e2e75a0 .event edge, v0x55d44d7a33c0_0, v0x55d44d7a3300_0;
S_0x55d44d7a03b0 .scope module, "kpg_7" "kpg" 12 16, 13 1 0, S_0x55d44d7b2c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d79d400_0 .net "ai", 0 0, L_0x55d44ed0f990;  1 drivers
v0x55d44d79d4c0_0 .net "bi", 0 0, L_0x55d44ed0fbd0;  1 drivers
v0x55d44d7a4730_0 .var "x", 7 0;
E_0x55d44e2ed0e0 .event edge, v0x55d44d79d4c0_0, v0x55d44d79d400_0;
S_0x55d44d7a2c10 .scope module, "kpg_4" "kpgg" 11 26, 12 3 0, S_0x55d44d7ef040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "x"
    .port_info 1 /INPUT 8 "ai"
    .port_info 2 /INPUT 8 "bi"
v0x55d44d783cf0_0 .net "ai", 7 0, L_0x55d44ed10da0;  1 drivers
v0x55d44d783dd0_0 .net "bi", 7 0, L_0x55d44ed10f50;  1 drivers
v0x55d44d78c780_0 .net "x", 63 0, L_0x55d44ed10910;  1 drivers
L_0x55d44ed0ff10 .part L_0x55d44ed10da0, 0, 1;
L_0x55d44ed0ffb0 .part L_0x55d44ed10f50, 0, 1;
L_0x55d44ed10050 .part L_0x55d44ed10da0, 1, 1;
L_0x55d44ed100f0 .part L_0x55d44ed10f50, 1, 1;
L_0x55d44ed10190 .part L_0x55d44ed10da0, 2, 1;
L_0x55d44ed10230 .part L_0x55d44ed10f50, 2, 1;
L_0x55d44ed102d0 .part L_0x55d44ed10da0, 3, 1;
L_0x55d44ed10370 .part L_0x55d44ed10f50, 3, 1;
L_0x55d44ed10460 .part L_0x55d44ed10da0, 4, 1;
L_0x55d44ed10500 .part L_0x55d44ed10f50, 4, 1;
L_0x55d44ed105a0 .part L_0x55d44ed10da0, 5, 1;
L_0x55d44ed10640 .part L_0x55d44ed10f50, 5, 1;
L_0x55d44ed10750 .part L_0x55d44ed10da0, 6, 1;
L_0x55d44ed107f0 .part L_0x55d44ed10f50, 6, 1;
LS_0x55d44ed10910_0_0 .concat8 [ 8 8 8 8], v0x55d44d79b980_0, v0x55d44d78dac0_0, v0x55d44d7990d0_0, v0x55d44d796180_0;
LS_0x55d44ed10910_0_4 .concat8 [ 8 8 8 8], v0x55d44d792e50_0, v0x55d44d798600_0, v0x55d44d791330_0, v0x55d44d78f7b0_0;
L_0x55d44ed10910 .concat8 [ 32 32 0 0], LS_0x55d44ed10910_0_0, LS_0x55d44ed10910_0_4;
L_0x55d44ed109b0 .part L_0x55d44ed10da0, 7, 1;
L_0x55d44ed10bf0 .part L_0x55d44ed10f50, 7, 1;
S_0x55d44d79e890 .scope module, "kpg_0" "kpg" 12 9, 13 1 0, S_0x55d44d7a2c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d79fcc0_0 .net "ai", 0 0, L_0x55d44ed0ff10;  1 drivers
v0x55d44d79fd60_0 .net "bi", 0 0, L_0x55d44ed0ffb0;  1 drivers
v0x55d44d79b980_0 .var "x", 7 0;
E_0x55d44d7d12b0 .event edge, v0x55d44d79fd60_0, v0x55d44d79fcc0_0;
S_0x55d44d79cd10 .scope module, "kpg_1" "kpg" 12 10, 13 1 0, S_0x55d44d7a2c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d79a410_0 .net "ai", 0 0, L_0x55d44ed10050;  1 drivers
v0x55d44d79a4d0_0 .net "bi", 0 0, L_0x55d44ed100f0;  1 drivers
v0x55d44d78dac0_0 .var "x", 7 0;
E_0x55d44d79fe20 .event edge, v0x55d44d79a4d0_0, v0x55d44d79a410_0;
S_0x55d44d781170 .scope module, "kpg_2" "kpg" 12 11, 13 1 0, S_0x55d44d7a2c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d790640_0 .net "ai", 0 0, L_0x55d44ed10190;  1 drivers
v0x55d44d7906e0_0 .net "bi", 0 0, L_0x55d44ed10230;  1 drivers
v0x55d44d7990d0_0 .var "x", 7 0;
E_0x55d44d79a570 .event edge, v0x55d44d7906e0_0, v0x55d44d790640_0;
S_0x55d44d798cf0 .scope module, "kpg_3" "kpg" 12 12, 13 1 0, S_0x55d44d7a2c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d790220_0 .net "ai", 0 0, L_0x55d44ed102d0;  1 drivers
v0x55d44d7902e0_0 .net "bi", 0 0, L_0x55d44ed10370;  1 drivers
v0x55d44d796180_0 .var "x", 7 0;
E_0x55d44d7907a0 .event edge, v0x55d44d7902e0_0, v0x55d44d790220_0;
S_0x55d44d795da0 .scope module, "kpg_4" "kpg" 12 13, 13 1 0, S_0x55d44d7a2c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d793230_0 .net "ai", 0 0, L_0x55d44ed10460;  1 drivers
v0x55d44d7932d0_0 .net "bi", 0 0, L_0x55d44ed10500;  1 drivers
v0x55d44d792e50_0 .var "x", 7 0;
E_0x55d44d790380 .event edge, v0x55d44d7932d0_0, v0x55d44d793230_0;
S_0x55d44d78fea0 .scope module, "kpg_5" "kpg" 12 14, 13 1 0, S_0x55d44d7a2c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d7971d0_0 .net "ai", 0 0, L_0x55d44ed105a0;  1 drivers
v0x55d44d7972b0_0 .net "bi", 0 0, L_0x55d44ed10640;  1 drivers
v0x55d44d798600_0 .var "x", 7 0;
E_0x55d44d793390 .event edge, v0x55d44d7972b0_0, v0x55d44d7971d0_0;
S_0x55d44d794280 .scope module, "kpg_6" "kpg" 12 15, 13 1 0, S_0x55d44d7a2c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d7956b0_0 .net "ai", 0 0, L_0x55d44ed10750;  1 drivers
v0x55d44d795770_0 .net "bi", 0 0, L_0x55d44ed107f0;  1 drivers
v0x55d44d791330_0 .var "x", 7 0;
E_0x55d44e2bd0c0 .event edge, v0x55d44d795770_0, v0x55d44d7956b0_0;
S_0x55d44d792760 .scope module, "kpg_7" "kpg" 12 16, 13 1 0, S_0x55d44d7a2c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d78e420_0 .net "ai", 0 0, L_0x55d44ed109b0;  1 drivers
v0x55d44d78e4e0_0 .net "bi", 0 0, L_0x55d44ed10bf0;  1 drivers
v0x55d44d78f7b0_0 .var "x", 7 0;
E_0x55d44e2bfeb0 .event edge, v0x55d44d78e4e0_0, v0x55d44d78e420_0;
S_0x55d44d78c3a0 .scope module, "kpg_5" "kpgg" 11 27, 12 3 0, S_0x55d44d7ef040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "x"
    .port_info 1 /INPUT 8 "ai"
    .port_info 2 /INPUT 8 "bi"
v0x55d44d77f360_0 .net "ai", 7 0, L_0x55d44ed11ff0;  1 drivers
v0x55d44d77f440_0 .net "bi", 7 0, L_0x55d44ed12090;  1 drivers
v0x55d44d77afe0_0 .net "x", 63 0, L_0x55d44ed11b60;  1 drivers
L_0x55d44ed11100 .part L_0x55d44ed11ff0, 0, 1;
L_0x55d44ed111a0 .part L_0x55d44ed12090, 0, 1;
L_0x55d44ed11240 .part L_0x55d44ed11ff0, 1, 1;
L_0x55d44ed112e0 .part L_0x55d44ed12090, 1, 1;
L_0x55d44ed11380 .part L_0x55d44ed11ff0, 2, 1;
L_0x55d44ed11420 .part L_0x55d44ed12090, 2, 1;
L_0x55d44ed114c0 .part L_0x55d44ed11ff0, 3, 1;
L_0x55d44ed11560 .part L_0x55d44ed12090, 3, 1;
L_0x55d44ed11650 .part L_0x55d44ed11ff0, 4, 1;
L_0x55d44ed116f0 .part L_0x55d44ed12090, 4, 1;
L_0x55d44ed117f0 .part L_0x55d44ed11ff0, 5, 1;
L_0x55d44ed11890 .part L_0x55d44ed12090, 5, 1;
L_0x55d44ed119a0 .part L_0x55d44ed11ff0, 6, 1;
L_0x55d44ed11a40 .part L_0x55d44ed12090, 6, 1;
LS_0x55d44ed11b60_0_0 .concat8 [ 8 8 8 8], v0x55d44d789450_0, v0x55d44d783550_0, v0x55d44d787930_0, v0x55d44d785e10_0;
LS_0x55d44ed11b60_0_4 .concat8 [ 8 8 8 8], v0x55d44d7773a0_0, v0x55d44d776f80_0, v0x55d44d779f90_0, v0x55d44d77df30_0;
L_0x55d44ed11b60 .concat8 [ 32 32 0 0], LS_0x55d44ed11b60_0_0, LS_0x55d44ed11b60_0_4;
L_0x55d44ed11c00 .part L_0x55d44ed11ff0, 7, 1;
L_0x55d44ed11e40 .part L_0x55d44ed12090, 7, 1;
S_0x55d44d7838d0 .scope module, "kpg_0" "kpg" 12 9, 13 1 0, S_0x55d44d78c3a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d789830_0 .net "ai", 0 0, L_0x55d44ed11100;  1 drivers
v0x55d44d7898f0_0 .net "bi", 0 0, L_0x55d44ed111a0;  1 drivers
v0x55d44d789450_0 .var "x", 7 0;
E_0x55d44e2b3560 .event edge, v0x55d44d7898f0_0, v0x55d44d789830_0;
S_0x55d44d7868e0 .scope module, "kpg_1" "kpg" 12 10, 13 1 0, S_0x55d44d78c3a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d786500_0 .net "ai", 0 0, L_0x55d44ed11240;  1 drivers
v0x55d44d7865c0_0 .net "bi", 0 0, L_0x55d44ed112e0;  1 drivers
v0x55d44d783550_0 .var "x", 7 0;
E_0x55d44d789990 .event edge, v0x55d44d7865c0_0, v0x55d44d786500_0;
S_0x55d44d78a880 .scope module, "kpg_2" "kpg" 12 11, 13 1 0, S_0x55d44d78c3a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d78bcb0_0 .net "ai", 0 0, L_0x55d44ed11380;  1 drivers
v0x55d44d78bd50_0 .net "bi", 0 0, L_0x55d44ed11420;  1 drivers
v0x55d44d787930_0 .var "x", 7 0;
E_0x55d44e2a6c40 .event edge, v0x55d44d78bd50_0, v0x55d44d78bcb0_0;
S_0x55d44d788d60 .scope module, "kpg_3" "kpg" 12 12, 13 1 0, S_0x55d44d78c3a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d7849e0_0 .net "ai", 0 0, L_0x55d44ed114c0;  1 drivers
v0x55d44d784aa0_0 .net "bi", 0 0, L_0x55d44ed11560;  1 drivers
v0x55d44d785e10_0 .var "x", 7 0;
E_0x55d44d78be10 .event edge, v0x55d44d784aa0_0, v0x55d44d7849e0_0;
S_0x55d44d781ad0 .scope module, "kpg_4" "kpg" 12 13, 13 1 0, S_0x55d44d78c3a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d782e60_0 .net "ai", 0 0, L_0x55d44ed11650;  1 drivers
v0x55d44d782f00_0 .net "bi", 0 0, L_0x55d44ed116f0;  1 drivers
v0x55d44d7773a0_0 .var "x", 7 0;
E_0x55d44d784b40 .event edge, v0x55d44d782f00_0, v0x55d44d782e60_0;
S_0x55d44d77fe30 .scope module, "kpg_5" "kpg" 12 14, 13 1 0, S_0x55d44d78c3a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d77fa50_0 .net "ai", 0 0, L_0x55d44ed117f0;  1 drivers
v0x55d44d77fb30_0 .net "bi", 0 0, L_0x55d44ed11890;  1 drivers
v0x55d44d776f80_0 .var "x", 7 0;
E_0x55d44d782fc0 .event edge, v0x55d44d77fb30_0, v0x55d44d77fa50_0;
S_0x55d44d77cee0 .scope module, "kpg_6" "kpg" 12 15, 13 1 0, S_0x55d44d78c3a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d77cb00_0 .net "ai", 0 0, L_0x55d44ed119a0;  1 drivers
v0x55d44d77cbc0_0 .net "bi", 0 0, L_0x55d44ed11a40;  1 drivers
v0x55d44d779f90_0 .var "x", 7 0;
E_0x55d44e2967d0 .event edge, v0x55d44d77cbc0_0, v0x55d44d77cb00_0;
S_0x55d44d779bb0 .scope module, "kpg_7" "kpg" 12 16, 13 1 0, S_0x55d44d78c3a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d776c00_0 .net "ai", 0 0, L_0x55d44ed11c00;  1 drivers
v0x55d44d776cc0_0 .net "bi", 0 0, L_0x55d44ed11e40;  1 drivers
v0x55d44d77df30_0 .var "x", 7 0;
E_0x55d44e27d530 .event edge, v0x55d44d776cc0_0, v0x55d44d776c00_0;
S_0x55d44d77c410 .scope module, "kpg_6" "kpgg" 11 28, 12 3 0, S_0x55d44d7ef040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "x"
    .port_info 1 /INPUT 8 "ai"
    .port_info 2 /INPUT 8 "bi"
v0x55d44d75c600_0 .net "ai", 7 0, L_0x55d44ed12fc0;  1 drivers
v0x55d44d75c6e0_0 .net "bi", 7 0, L_0x55d44ed13060;  1 drivers
v0x55d44d765090_0 .net "x", 63 0, L_0x55d44ed12b30;  1 drivers
L_0x55d44ed12130 .part L_0x55d44ed12fc0, 0, 1;
L_0x55d44ed121d0 .part L_0x55d44ed13060, 0, 1;
L_0x55d44ed12270 .part L_0x55d44ed12fc0, 1, 1;
L_0x55d44ed12310 .part L_0x55d44ed13060, 1, 1;
L_0x55d44ed123b0 .part L_0x55d44ed12fc0, 2, 1;
L_0x55d44ed12450 .part L_0x55d44ed13060, 2, 1;
L_0x55d44ed124f0 .part L_0x55d44ed12fc0, 3, 1;
L_0x55d44ed12590 .part L_0x55d44ed13060, 3, 1;
L_0x55d44ed12680 .part L_0x55d44ed12fc0, 4, 1;
L_0x55d44ed12720 .part L_0x55d44ed13060, 4, 1;
L_0x55d44ed127c0 .part L_0x55d44ed12fc0, 5, 1;
L_0x55d44ed12860 .part L_0x55d44ed13060, 5, 1;
L_0x55d44ed12970 .part L_0x55d44ed12fc0, 6, 1;
L_0x55d44ed12a10 .part L_0x55d44ed13060, 6, 1;
LS_0x55d44ed12b30_0_0 .concat8 [ 8 8 8 8], v0x55d44d775180_0, v0x55d44d7733f0_0, v0x55d44d7704a0_0, v0x55d44d76d170_0;
LS_0x55d44ed12b30_0_4 .concat8 [ 8 8 8 8], v0x55d44d772920_0, v0x55d44d76b650_0, v0x55d44d769ad0_0, v0x55d44d74d130_0;
L_0x55d44ed12b30 .concat8 [ 32 32 0 0], LS_0x55d44ed12b30_0_0, LS_0x55d44ed12b30_0_4;
L_0x55d44ed12bd0 .part L_0x55d44ed12fc0, 7, 1;
L_0x55d44ed12e10 .part L_0x55d44ed13060, 7, 1;
S_0x55d44d778090 .scope module, "kpg_0" "kpg" 12 9, 13 1 0, S_0x55d44d77c410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d7794c0_0 .net "ai", 0 0, L_0x55d44ed12130;  1 drivers
v0x55d44d779580_0 .net "bi", 0 0, L_0x55d44ed121d0;  1 drivers
v0x55d44d775180_0 .var "x", 7 0;
E_0x55d44e28f860 .event edge, v0x55d44d779580_0, v0x55d44d7794c0_0;
S_0x55d44d776510 .scope module, "kpg_1" "kpg" 12 10, 13 1 0, S_0x55d44d77c410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d76a960_0 .net "ai", 0 0, L_0x55d44ed12270;  1 drivers
v0x55d44d76aa20_0 .net "bi", 0 0, L_0x55d44ed12310;  1 drivers
v0x55d44d7733f0_0 .var "x", 7 0;
E_0x55d44d779620 .event edge, v0x55d44d76aa20_0, v0x55d44d76a960_0;
S_0x55d44d773010 .scope module, "kpg_2" "kpg" 12 11, 13 1 0, S_0x55d44d77c410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d76a540_0 .net "ai", 0 0, L_0x55d44ed123b0;  1 drivers
v0x55d44d76a5e0_0 .net "bi", 0 0, L_0x55d44ed12450;  1 drivers
v0x55d44d7704a0_0 .var "x", 7 0;
E_0x55d44e282f40 .event edge, v0x55d44d76a5e0_0, v0x55d44d76a540_0;
S_0x55d44d7700c0 .scope module, "kpg_3" "kpg" 12 12, 13 1 0, S_0x55d44d77c410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d76d550_0 .net "ai", 0 0, L_0x55d44ed124f0;  1 drivers
v0x55d44d76d610_0 .net "bi", 0 0, L_0x55d44ed12590;  1 drivers
v0x55d44d76d170_0 .var "x", 7 0;
E_0x55d44d76a6a0 .event edge, v0x55d44d76d610_0, v0x55d44d76d550_0;
S_0x55d44d76a1c0 .scope module, "kpg_4" "kpg" 12 13, 13 1 0, S_0x55d44d77c410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d7714f0_0 .net "ai", 0 0, L_0x55d44ed12680;  1 drivers
v0x55d44d771590_0 .net "bi", 0 0, L_0x55d44ed12720;  1 drivers
v0x55d44d772920_0 .var "x", 7 0;
E_0x55d44d76d6b0 .event edge, v0x55d44d771590_0, v0x55d44d7714f0_0;
S_0x55d44d76e5a0 .scope module, "kpg_5" "kpg" 12 14, 13 1 0, S_0x55d44d77c410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d76f9d0_0 .net "ai", 0 0, L_0x55d44ed127c0;  1 drivers
v0x55d44d76fab0_0 .net "bi", 0 0, L_0x55d44ed12860;  1 drivers
v0x55d44d76b650_0 .var "x", 7 0;
E_0x55d44d771650 .event edge, v0x55d44d76fab0_0, v0x55d44d76f9d0_0;
S_0x55d44d76ca80 .scope module, "kpg_6" "kpg" 12 15, 13 1 0, S_0x55d44d77c410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d7686a0_0 .net "ai", 0 0, L_0x55d44ed12970;  1 drivers
v0x55d44d768760_0 .net "bi", 0 0, L_0x55d44ed12a10;  1 drivers
v0x55d44d769ad0_0 .var "x", 7 0;
E_0x55d44e0c2920 .event edge, v0x55d44d768760_0, v0x55d44d7686a0_0;
S_0x55d44d766f40 .scope module, "kpg_7" "kpg" 12 16, 13 1 0, S_0x55d44d77c410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d759a80_0 .net "ai", 0 0, L_0x55d44ed12bd0;  1 drivers
v0x55d44d759b40_0 .net "bi", 0 0, L_0x55d44ed12e10;  1 drivers
v0x55d44d74d130_0 .var "x", 7 0;
E_0x55d44e1f9d20 .event edge, v0x55d44d759b40_0, v0x55d44d759a80_0;
S_0x55d44d764cb0 .scope module, "kpg_7" "kpgg" 11 29, 12 3 0, S_0x55d44d7ef040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "x"
    .port_info 1 /INPUT 8 "ai"
    .port_info 2 /INPUT 8 "bi"
v0x55d44d757c70_0 .net "ai", 7 0, L_0x55d44ed13f20;  1 drivers
v0x55d44d757d50_0 .net "bi", 7 0, L_0x55d44ed13fc0;  1 drivers
v0x55d44d7538f0_0 .net "x", 63 0, L_0x55d44ed13a90;  1 drivers
L_0x55d44ed13100 .part L_0x55d44ed13f20, 0, 1;
L_0x55d44ed131a0 .part L_0x55d44ed13fc0, 0, 1;
L_0x55d44ed13240 .part L_0x55d44ed13f20, 1, 1;
L_0x55d44ed132e0 .part L_0x55d44ed13fc0, 1, 1;
L_0x55d44ed13380 .part L_0x55d44ed13f20, 2, 1;
L_0x55d44ed13420 .part L_0x55d44ed13fc0, 2, 1;
L_0x55d44ed134c0 .part L_0x55d44ed13f20, 3, 1;
L_0x55d44ed13560 .part L_0x55d44ed13fc0, 3, 1;
L_0x55d44ed13650 .part L_0x55d44ed13f20, 4, 1;
L_0x55d44ed136f0 .part L_0x55d44ed13fc0, 4, 1;
L_0x55d44ed13790 .part L_0x55d44ed13f20, 5, 1;
L_0x55d44ed13830 .part L_0x55d44ed13fc0, 5, 1;
L_0x55d44ed138d0 .part L_0x55d44ed13f20, 6, 1;
L_0x55d44ed13970 .part L_0x55d44ed13fc0, 6, 1;
LS_0x55d44ed13a90_0_0 .concat8 [ 8 8 8 8], v0x55d44d761d60_0, v0x55d44d75be60_0, v0x55d44d760240_0, v0x55d44d75e720_0;
LS_0x55d44ed13a90_0_4 .concat8 [ 8 8 8 8], v0x55d44d74fcb0_0, v0x55d44d74f890_0, v0x55d44d7528a0_0, v0x55d44d756840_0;
L_0x55d44ed13a90 .concat8 [ 32 32 0 0], LS_0x55d44ed13a90_0_0, LS_0x55d44ed13a90_0_4;
L_0x55d44ed13b30 .part L_0x55d44ed13f20, 7, 1;
L_0x55d44ed13d70 .part L_0x55d44ed13fc0, 7, 1;
S_0x55d44d75c1e0 .scope module, "kpg_0" "kpg" 12 9, 13 1 0, S_0x55d44d764cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d762140_0 .net "ai", 0 0, L_0x55d44ed13100;  1 drivers
v0x55d44d762200_0 .net "bi", 0 0, L_0x55d44ed131a0;  1 drivers
v0x55d44d761d60_0 .var "x", 7 0;
E_0x55d44e22cec0 .event edge, v0x55d44d762200_0, v0x55d44d762140_0;
S_0x55d44d75f1f0 .scope module, "kpg_1" "kpg" 12 10, 13 1 0, S_0x55d44d764cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d75ee10_0 .net "ai", 0 0, L_0x55d44ed13240;  1 drivers
v0x55d44d75eed0_0 .net "bi", 0 0, L_0x55d44ed132e0;  1 drivers
v0x55d44d75be60_0 .var "x", 7 0;
E_0x55d44d7622a0 .event edge, v0x55d44d75eed0_0, v0x55d44d75ee10_0;
S_0x55d44d763190 .scope module, "kpg_2" "kpg" 12 11, 13 1 0, S_0x55d44d764cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d7645c0_0 .net "ai", 0 0, L_0x55d44ed13380;  1 drivers
v0x55d44d764660_0 .net "bi", 0 0, L_0x55d44ed13420;  1 drivers
v0x55d44d760240_0 .var "x", 7 0;
E_0x55d44e25fca0 .event edge, v0x55d44d764660_0, v0x55d44d7645c0_0;
S_0x55d44d761670 .scope module, "kpg_3" "kpg" 12 12, 13 1 0, S_0x55d44d764cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d75d2f0_0 .net "ai", 0 0, L_0x55d44ed134c0;  1 drivers
v0x55d44d75d3b0_0 .net "bi", 0 0, L_0x55d44ed13560;  1 drivers
v0x55d44d75e720_0 .var "x", 7 0;
E_0x55d44d764720 .event edge, v0x55d44d75d3b0_0, v0x55d44d75d2f0_0;
S_0x55d44d75a3e0 .scope module, "kpg_4" "kpg" 12 13, 13 1 0, S_0x55d44d764cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d75b770_0 .net "ai", 0 0, L_0x55d44ed13650;  1 drivers
v0x55d44d75b810_0 .net "bi", 0 0, L_0x55d44ed136f0;  1 drivers
v0x55d44d74fcb0_0 .var "x", 7 0;
E_0x55d44d75d450 .event edge, v0x55d44d75b810_0, v0x55d44d75b770_0;
S_0x55d44d758740 .scope module, "kpg_5" "kpg" 12 14, 13 1 0, S_0x55d44d764cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d758360_0 .net "ai", 0 0, L_0x55d44ed13790;  1 drivers
v0x55d44d758440_0 .net "bi", 0 0, L_0x55d44ed13830;  1 drivers
v0x55d44d74f890_0 .var "x", 7 0;
E_0x55d44d75b8d0 .event edge, v0x55d44d758440_0, v0x55d44d758360_0;
S_0x55d44d7557f0 .scope module, "kpg_6" "kpg" 12 15, 13 1 0, S_0x55d44d764cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d755410_0 .net "ai", 0 0, L_0x55d44ed138d0;  1 drivers
v0x55d44d7554d0_0 .net "bi", 0 0, L_0x55d44ed13970;  1 drivers
v0x55d44d7528a0_0 .var "x", 7 0;
E_0x55d44e24f300 .event edge, v0x55d44d7554d0_0, v0x55d44d755410_0;
S_0x55d44d7524c0 .scope module, "kpg_7" "kpg" 12 16, 13 1 0, S_0x55d44d764cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55d44d74f510_0 .net "ai", 0 0, L_0x55d44ed13b30;  1 drivers
v0x55d44d74f5d0_0 .net "bi", 0 0, L_0x55d44ed13d70;  1 drivers
v0x55d44d756840_0 .var "x", 7 0;
E_0x55d44e23ce70 .event edge, v0x55d44d74f5d0_0, v0x55d44d74f510_0;
S_0x55d44d754d20 .scope module, "m1" "dff" 11 19, 14 18 0, S_0x55d44d7ef040;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a"
    .port_info 1 /INPUT 64 "b"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 64 "c"
    .port_info 5 /OUTPUT 64 "d"
v0x55d44d751dd0_0 .net "a", 63 0, L_0x55d44ed14820;  alias, 1 drivers
v0x55d44d751ed0_0 .net "b", 63 0, L_0x55d44ed14a30;  alias, 1 drivers
v0x55d44d74da90_0 .var "c", 63 0;
v0x55d44d74ee20_0 .net "clk", 0 0, v0x55d44e7d1c00_0;  alias, 1 drivers
v0x55d44d74eee0_0 .var "d", 63 0;
v0x55d44d743360_0 .net "rst", 0 0, v0x55d44e7d1d90_0;  alias, 1 drivers
E_0x55d44e245900 .event posedge, v0x55d44d74ee20_0;
S_0x55d44d74bdf0 .scope module, "ppc_0" "ppc" 11 33, 15 3 0, S_0x55d44d7ef040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 512 "y"
    .port_info 1 /INPUT 512 "x"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 64 "a"
    .port_info 5 /INPUT 64 "b"
    .port_info 6 /OUTPUT 64 "c"
    .port_info 7 /OUTPUT 64 "d"
v0x55d44d71d760_0 .net "a", 63 0, v0x55d44d74da90_0;  alias, 1 drivers
v0x55d44d71eb90_0 .net "b", 63 0, v0x55d44d74eee0_0;  alias, 1 drivers
v0x55d44d71a850_0 .net "c", 63 0, v0x55d44d72efa0_0;  alias, 1 drivers
v0x55d44d71a8f0_0 .net "clk", 0 0, v0x55d44e7d1c00_0;  alias, 1 drivers
v0x55d44d71bbe0_0 .net "d", 63 0, v0x55d44d72eb20_0;  alias, 1 drivers
v0x55d44d71bcd0_0 .net "reg1", 511 0, v0x55d44d748ac0_0;  1 drivers
v0x55d44d710120_0 .net "reg2", 511 0, v0x55d44d74b3c0_0;  1 drivers
v0x55d44d710210_0 .net "reg3", 511 0, v0x55d44d7425a0_0;  1 drivers
v0x55d44d718bb0_0 .net "reg4", 511 0, v0x55d44d73c150_0;  1 drivers
v0x55d44d718c80_0 .net "reg5", 511 0, v0x55d44d73a600_0;  1 drivers
v0x55d44d7187d0_0 .net "reg6", 511 0, v0x55d44d733260_0;  1 drivers
v0x55d44d7188c0_0 .net "rst", 0 0, v0x55d44e7d1d90_0;  alias, 1 drivers
v0x55d44d70fd00_0 .net "wire1", 511 0, v0x55d44d72ff50_0;  1 drivers
v0x55d44d70fdf0_0 .net "wire10", 63 0, v0x55d44d7369c0_0;  1 drivers
v0x55d44d715c60_0 .net "wire11", 63 0, v0x55d44d73f3b0_0;  1 drivers
v0x55d44d715d50_0 .net "wire12", 63 0, v0x55d44d739130_0;  1 drivers
v0x55d44d715880_0 .net "wire13", 63 0, v0x55d44d739210_0;  1 drivers
v0x55d44d715920_0 .net "wire14", 63 0, v0x55d44d73ba30_0;  1 drivers
v0x55d44d712930_0 .net "wire15", 63 0, v0x55d44d737610_0;  1 drivers
v0x55d44d70f980_0 .net "wire16", 63 0, v0x55d44d7268e0_0;  1 drivers
v0x55d44d716cb0_0 .net "wire17", 63 0, v0x55d44d719ef0_0;  1 drivers
v0x55d44d7180e0_0 .net "wire18", 511 0, v0x55d44d721ae0_0;  1 drivers
v0x55d44d7181d0_0 .net "wire2", 511 0, v0x55d44d72a1b0_0;  1 drivers
v0x55d44d713d60_0 .net "wire3", 511 0, v0x55d44d71ca70_0;  1 drivers
v0x55d44d713e50_0 .net "wire4", 511 0, v0x55d44d7225b0_0;  1 drivers
v0x55d44d715190_0 .net "wire5", 511 0, v0x55d44d71c2d0_0;  1 drivers
v0x55d44d715280_0 .net "wire6", 63 0, v0x55d44d745f50_0;  1 drivers
v0x55d44d710e10_0 .net "wire7", 63 0, v0x55d44d745ff0_0;  1 drivers
v0x55d44d710f00_0 .net "wire8", 63 0, v0x55d44d747090_0;  1 drivers
v0x55d44d712240_0 .net "wire9", 63 0, v0x55d44d7483d0_0;  1 drivers
v0x55d44d712330_0 .net "x", 511 0, L_0x55d44ed146e0;  1 drivers
v0x55d44d70df00_0 .net "y", 511 0, v0x55d44d729040_0;  alias, 1 drivers
S_0x55d44d74ba10 .scope module, "c1" "dff_lvl" 15 18, 14 1 0, S_0x55d44d74bdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 512 "d"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 512 "q"
    .port_info 4 /OUTPUT 64 "wire1"
    .port_info 5 /OUTPUT 64 "wire2"
    .port_info 6 /INPUT 64 "a"
    .port_info 7 /INPUT 64 "b"
v0x55d44d742f40_0 .net "a", 63 0, v0x55d44d74da90_0;  alias, 1 drivers
v0x55d44d742fe0_0 .net "b", 63 0, v0x55d44d74eee0_0;  alias, 1 drivers
v0x55d44d748ea0_0 .net "clk", 0 0, v0x55d44e7d1c00_0;  alias, 1 drivers
v0x55d44d748fa0_0 .net "d", 511 0, L_0x55d44ed146e0;  alias, 1 drivers
v0x55d44d748ac0_0 .var "q", 511 0;
v0x55d44d748bb0_0 .net "rst", 0 0, v0x55d44e7d1d90_0;  alias, 1 drivers
v0x55d44d745f50_0 .var "wire1", 63 0;
v0x55d44d745ff0_0 .var "wire2", 63 0;
S_0x55d44d745b70 .scope module, "c2" "dff_lvl" 15 21, 14 1 0, S_0x55d44d74bdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 512 "d"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 512 "q"
    .port_info 4 /OUTPUT 64 "wire1"
    .port_info 5 /OUTPUT 64 "wire2"
    .port_info 6 /INPUT 64 "a"
    .port_info 7 /INPUT 64 "b"
v0x55d44d742c90_0 .net "a", 63 0, v0x55d44d745f50_0;  alias, 1 drivers
v0x55d44d749ef0_0 .net "b", 63 0, v0x55d44d745ff0_0;  alias, 1 drivers
v0x55d44d749f90_0 .net "clk", 0 0, v0x55d44e7d1c00_0;  alias, 1 drivers
v0x55d44d74b320_0 .net "d", 511 0, v0x55d44d72ff50_0;  alias, 1 drivers
v0x55d44d74b3c0_0 .var "q", 511 0;
v0x55d44d746fa0_0 .net "rst", 0 0, v0x55d44e7d1d90_0;  alias, 1 drivers
v0x55d44d747090_0 .var "wire1", 63 0;
v0x55d44d7483d0_0 .var "wire2", 63 0;
S_0x55d44d744050 .scope module, "c3" "dff_lvl" 15 24, 14 1 0, S_0x55d44d74bdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 512 "d"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 512 "q"
    .port_info 4 /OUTPUT 64 "wire1"
    .port_info 5 /OUTPUT 64 "wire2"
    .port_info 6 /INPUT 64 "a"
    .port_info 7 /INPUT 64 "b"
v0x55d44d745550_0 .net "a", 63 0, v0x55d44d747090_0;  alias, 1 drivers
v0x55d44d741140_0 .net "b", 63 0, v0x55d44d7483d0_0;  alias, 1 drivers
v0x55d44d7411e0_0 .net "clk", 0 0, v0x55d44e7d1c00_0;  alias, 1 drivers
v0x55d44d7424d0_0 .net "d", 511 0, v0x55d44d72a1b0_0;  alias, 1 drivers
v0x55d44d7425a0_0 .var "q", 511 0;
v0x55d44d736920_0 .net "rst", 0 0, v0x55d44e7d1d90_0;  alias, 1 drivers
v0x55d44d7369c0_0 .var "wire1", 63 0;
v0x55d44d73f3b0_0 .var "wire2", 63 0;
S_0x55d44d73efd0 .scope module, "c4" "dff_lvl" 15 27, 14 1 0, S_0x55d44d74bdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 512 "d"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 512 "q"
    .port_info 4 /OUTPUT 64 "wire1"
    .port_info 5 /OUTPUT 64 "wire2"
    .port_info 6 /INPUT 64 "a"
    .port_info 7 /INPUT 64 "b"
v0x55d44d7365d0_0 .net "a", 63 0, v0x55d44d7369c0_0;  alias, 1 drivers
v0x55d44d73c460_0 .net "b", 63 0, v0x55d44d73f3b0_0;  alias, 1 drivers
v0x55d44d73c520_0 .net "clk", 0 0, v0x55d44e7d1c00_0;  alias, 1 drivers
v0x55d44d73c080_0 .net "d", 511 0, v0x55d44d71ca70_0;  alias, 1 drivers
v0x55d44d73c150_0 .var "q", 511 0;
v0x55d44d739510_0 .net "rst", 0 0, v0x55d44e7d1d90_0;  alias, 1 drivers
v0x55d44d739130_0 .var "wire1", 63 0;
v0x55d44d739210_0 .var "wire2", 63 0;
S_0x55d44d736180 .scope module, "c5" "dff_lvl" 15 30, 14 1 0, S_0x55d44d74bdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 512 "d"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 512 "q"
    .port_info 4 /OUTPUT 64 "wire1"
    .port_info 5 /OUTPUT 64 "wire2"
    .port_info 6 /INPUT 64 "a"
    .port_info 7 /INPUT 64 "b"
v0x55d44d73d580_0 .net "a", 63 0, v0x55d44d739130_0;  alias, 1 drivers
v0x55d44d73e8e0_0 .net "b", 63 0, v0x55d44d739210_0;  alias, 1 drivers
v0x55d44d73e980_0 .net "clk", 0 0, v0x55d44e7d1c00_0;  alias, 1 drivers
v0x55d44d73a560_0 .net "d", 511 0, v0x55d44d7225b0_0;  alias, 1 drivers
v0x55d44d73a600_0 .var "q", 511 0;
v0x55d44d73b990_0 .net "rst", 0 0, v0x55d44e7d1d90_0;  alias, 1 drivers
v0x55d44d73ba30_0 .var "wire1", 63 0;
v0x55d44d737610_0 .var "wire2", 63 0;
S_0x55d44d738a40 .scope module, "c6" "dff_lvl" 15 33, 14 1 0, S_0x55d44d74bdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 512 "d"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 512 "q"
    .port_info 4 /OUTPUT 64 "wire1"
    .port_info 5 /OUTPUT 64 "wire2"
    .port_info 6 /INPUT 64 "a"
    .port_info 7 /INPUT 64 "b"
v0x55d44d7347d0_0 .net "a", 63 0, v0x55d44d73ba30_0;  alias, 1 drivers
v0x55d44d735a90_0 .net "b", 63 0, v0x55d44d737610_0;  alias, 1 drivers
v0x55d44d735b60_0 .net "clk", 0 0, v0x55d44e7d1c00_0;  alias, 1 drivers
v0x55d44d733190_0 .net "d", 511 0, v0x55d44d71c2d0_0;  alias, 1 drivers
v0x55d44d733260_0 .var "q", 511 0;
v0x55d44d726840_0 .net "rst", 0 0, v0x55d44e7d1d90_0;  alias, 1 drivers
v0x55d44d7268e0_0 .var "wire1", 63 0;
v0x55d44d719ef0_0 .var "wire2", 63 0;
S_0x55d44d7293c0 .scope module, "c7" "dff_lvl" 15 36, 14 1 0, S_0x55d44d74bdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 512 "d"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 512 "q"
    .port_info 4 /OUTPUT 64 "wire1"
    .port_info 5 /OUTPUT 64 "wire2"
    .port_info 6 /INPUT 64 "a"
    .port_info 7 /INPUT 64 "b"
v0x55d44d731f20_0 .net "a", 63 0, v0x55d44d7268e0_0;  alias, 1 drivers
v0x55d44d731a70_0 .net "b", 63 0, v0x55d44d719ef0_0;  alias, 1 drivers
v0x55d44d731b10_0 .net "clk", 0 0, v0x55d44e7d1c00_0;  alias, 1 drivers
v0x55d44d728fa0_0 .net "d", 511 0, v0x55d44d721ae0_0;  alias, 1 drivers
v0x55d44d729040_0 .var "q", 511 0;
v0x55d44d72ef00_0 .net "rst", 0 0, v0x55d44e7d1d90_0;  alias, 1 drivers
v0x55d44d72efa0_0 .var "wire1", 63 0;
v0x55d44d72eb20_0 .var "wire2", 63 0;
S_0x55d44d72bfb0 .scope module, "m1" "lvl" 15 19, 16 1 0, S_0x55d44d74bdf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 512 "y"
    .port_info 1 /INPUT 512 "x"
    .port_info 2 /INPUT 3 "k"
v0x55d44d72bbd0_0 .var/i "i", 31 0;
v0x55d44d72bcb0_0 .var/i "j", 31 0;
L_0x7f865d714140 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55d44d728c20_0 .net "k", 2 0, L_0x7f865d714140;  1 drivers
v0x55d44d728d10_0 .net "x", 511 0, v0x55d44d748ac0_0;  alias, 1 drivers
v0x55d44d72ff50_0 .var "y", 511 0;
E_0x55d44d73c5c0/0 .event edge, v0x55d44d728c20_0, v0x55d44d72bbd0_0, v0x55d44d748ac0_0, v0x55d44d72bcb0_0;
E_0x55d44d73c5c0/1 .event edge, v0x55d44d74b320_0;
E_0x55d44d73c5c0 .event/or E_0x55d44d73c5c0/0, E_0x55d44d73c5c0/1;
S_0x55d44d731380 .scope module, "m2" "lvl" 15 22, 16 1 0, S_0x55d44d74bdf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 512 "y"
    .port_info 1 /INPUT 512 "x"
    .port_info 2 /INPUT 3 "k"
v0x55d44d72d0c0_0 .var/i "i", 31 0;
v0x55d44d72e430_0 .var/i "j", 31 0;
L_0x7f865d714188 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55d44d72e4f0_0 .net "k", 2 0, L_0x7f865d714188;  1 drivers
v0x55d44d72a0b0_0 .net "x", 511 0, v0x55d44d74b3c0_0;  alias, 1 drivers
v0x55d44d72a1b0_0 .var "y", 511 0;
E_0x55d44d750a30/0 .event edge, v0x55d44d72e4f0_0, v0x55d44d72d0c0_0, v0x55d44d74b3c0_0, v0x55d44d72e430_0;
E_0x55d44d750a30/1 .event edge, v0x55d44d7424d0_0;
E_0x55d44d750a30 .event/or E_0x55d44d750a30/0, E_0x55d44d750a30/1;
S_0x55d44d72b4e0 .scope module, "m3" "lvl" 15 25, 16 1 0, S_0x55d44d74bdf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 512 "y"
    .port_info 1 /INPUT 512 "x"
    .port_info 2 /INPUT 3 "k"
v0x55d44d7271a0_0 .var/i "i", 31 0;
v0x55d44d727260_0 .var/i "j", 31 0;
L_0x7f865d7141d0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x55d44d728530_0 .net "k", 2 0, L_0x7f865d7141d0;  1 drivers
v0x55d44d728620_0 .net "x", 511 0, v0x55d44d7425a0_0;  alias, 1 drivers
v0x55d44d71ca70_0 .var "y", 511 0;
E_0x55d44d72e590/0 .event edge, v0x55d44d728530_0, v0x55d44d7271a0_0, v0x55d44d7425a0_0, v0x55d44d727260_0;
E_0x55d44d72e590/1 .event edge, v0x55d44d73c080_0;
E_0x55d44d72e590 .event/or E_0x55d44d72e590/0, E_0x55d44d72e590/1;
S_0x55d44d725500 .scope module, "m4" "lvl" 15 28, 16 1 0, S_0x55d44d74bdf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 512 "y"
    .port_info 1 /INPUT 512 "x"
    .port_info 2 /INPUT 3 "k"
v0x55d44d725120_0 .var/i "i", 31 0;
v0x55d44d7251e0_0 .var/i "j", 31 0;
L_0x7f865d714218 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x55d44d71c650_0 .net "k", 2 0, L_0x7f865d714218;  1 drivers
v0x55d44d71c740_0 .net "x", 511 0, v0x55d44d73c150_0;  alias, 1 drivers
v0x55d44d7225b0_0 .var "y", 511 0;
E_0x55d44d71cbd0/0 .event edge, v0x55d44d71c650_0, v0x55d44d725120_0, v0x55d44d73c150_0, v0x55d44d7251e0_0;
E_0x55d44d71cbd0/1 .event edge, v0x55d44d73a560_0;
E_0x55d44d71cbd0 .event/or E_0x55d44d71cbd0/0, E_0x55d44d71cbd0/1;
S_0x55d44d7221d0 .scope module, "m5" "lvl" 15 31, 16 1 0, S_0x55d44d74bdf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 512 "y"
    .port_info 1 /INPUT 512 "x"
    .port_info 2 /INPUT 3 "k"
v0x55d44d71f660_0 .var/i "i", 31 0;
v0x55d44d71f720_0 .var/i "j", 31 0;
L_0x7f865d714260 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55d44d71f280_0 .net "k", 2 0, L_0x7f865d714260;  1 drivers
v0x55d44d71f370_0 .net "x", 511 0, v0x55d44d73a600_0;  alias, 1 drivers
v0x55d44d71c2d0_0 .var "y", 511 0;
E_0x55d44e1e2570/0 .event edge, v0x55d44d71f280_0, v0x55d44d71f660_0, v0x55d44d73a600_0, v0x55d44d71f720_0;
E_0x55d44e1e2570/1 .event edge, v0x55d44d733190_0;
E_0x55d44e1e2570 .event/or E_0x55d44e1e2570/0, E_0x55d44e1e2570/1;
S_0x55d44d723600 .scope module, "m6" "lvl" 15 34, 16 1 0, S_0x55d44d74bdf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 512 "y"
    .port_info 1 /INPUT 512 "x"
    .port_info 2 /INPUT 3 "k"
v0x55d44d724a30_0 .var/i "i", 31 0;
v0x55d44d724af0_0 .var/i "j", 31 0;
L_0x7f865d7142a8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x55d44d7206b0_0 .net "k", 2 0, L_0x7f865d7142a8;  1 drivers
v0x55d44d7207a0_0 .net "x", 511 0, v0x55d44d733260_0;  alias, 1 drivers
v0x55d44d721ae0_0 .var "y", 511 0;
E_0x55d44d722710/0 .event edge, v0x55d44d7206b0_0, v0x55d44d724a30_0, v0x55d44d733260_0, v0x55d44d724af0_0;
E_0x55d44d722710/1 .event edge, v0x55d44d728fa0_0;
E_0x55d44d722710 .event/or E_0x55d44d722710/0, E_0x55d44d722710/1;
S_0x55d44d702eb0 .scope module, "a_2" "three_fa" 3 30, 4 3 0, S_0x55d44de3e860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 195 "sum"
    .port_info 1 /OUTPUT 195 "ca"
    .port_info 2 /INPUT 585 "a"
v0x55d44e6207b0_0 .net "a", 584 0, L_0x55d44e963e40;  1 drivers
v0x55d44e61dba0_0 .net "ca", 194 0, L_0x55d44e963d00;  1 drivers
v0x55d44e61dc40_0 .net "sum", 194 0, L_0x55d44e963b70;  1 drivers
L_0x55d44e90abd0 .part L_0x55d44e963e40, 0, 65;
L_0x55d44e90ac70 .part L_0x55d44e963e40, 65, 65;
L_0x55d44e90ad60 .part L_0x55d44e963e40, 130, 65;
L_0x55d44e9372e0 .part L_0x55d44e963e40, 195, 65;
L_0x55d44e937410 .part L_0x55d44e963e40, 260, 65;
L_0x55d44e9374b0 .part L_0x55d44e963e40, 325, 65;
L_0x55d44e963830 .part L_0x55d44e963e40, 390, 65;
L_0x55d44e9638d0 .part L_0x55d44e963e40, 455, 65;
L_0x55d44e963ad0 .part L_0x55d44e963e40, 520, 65;
L_0x55d44e963b70 .concat8 [ 65 65 65 0], L_0x55d44e90a860, L_0x55d44e936f70, L_0x55d44e9634c0;
L_0x55d44e963d00 .concat8 [ 65 65 65 0], L_0x55d44e90a9f0, L_0x55d44e937100, L_0x55d44e963650;
S_0x55d44d70a270 .scope module, "a_0" "sixtyBitAdder" 4 7, 5 3 0, S_0x55d44d702eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f865d7133c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44d5805b0_0 .net/2u *"_s2", 0 0, L_0x7f865d7133c0;  1 drivers
L_0x7f865d713408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44d580690_0 .net/2u *"_s6", 0 0, L_0x7f865d713408;  1 drivers
v0x55d44d57c230_0 .net "a", 64 0, L_0x55d44e90abd0;  1 drivers
v0x55d44d57c2f0_0 .net "b", 64 0, L_0x55d44e90ac70;  1 drivers
v0x55d44d57d660_0 .net "ca", 64 0, L_0x55d44e90a9f0;  1 drivers
v0x55d44d57d740_0 .net "cin", 64 0, L_0x55d44e90ad60;  1 drivers
v0x55d44d579320_0 .net "sum", 64 0, L_0x55d44e90a860;  1 drivers
L_0x55d44e8f47d0 .part L_0x55d44e90abd0, 0, 32;
L_0x55d44e8f4870 .part L_0x55d44e90ac70, 0, 32;
L_0x55d44e8f4910 .part L_0x55d44e90ad60, 0, 32;
L_0x55d44e90a590 .part L_0x55d44e90abd0, 32, 32;
L_0x55d44e90a680 .part L_0x55d44e90ac70, 32, 32;
L_0x55d44e90a770 .part L_0x55d44e90ad60, 32, 32;
L_0x55d44e90a860 .concat8 [ 32 32 1 0], L_0x55d44e8f4500, L_0x55d44e90a2c0, L_0x7f865d713408;
L_0x55d44e90a9f0 .concat8 [ 1 32 32 0], L_0x7f865d7133c0, L_0x55d44e8f4640, L_0x55d44e90a400;
S_0x55d44d70b6a0 .scope module, "FA_0" "thirtBitAdder" 5 13, 6 3 0, S_0x55d44d70a270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44d63fb00_0 .net "a", 31 0, L_0x55d44e8f47d0;  1 drivers
v0x55d44d63fbe0_0 .net "b", 31 0, L_0x55d44e8f4870;  1 drivers
v0x55d44d646e30_0 .net "ca", 31 0, L_0x55d44e8f4640;  1 drivers
v0x55d44d646ef0_0 .net "cin", 31 0, L_0x55d44e8f4910;  1 drivers
v0x55d44d648260_0 .net "sum", 31 0, L_0x55d44e8f4500;  1 drivers
L_0x55d44e8e93e0 .part L_0x55d44e8f47d0, 0, 16;
L_0x55d44e8e9480 .part L_0x55d44e8f4870, 0, 16;
L_0x55d44e8e9520 .part L_0x55d44e8f4910, 0, 16;
L_0x55d44e8f41f0 .part L_0x55d44e8f47d0, 16, 16;
L_0x55d44e8f42e0 .part L_0x55d44e8f4870, 16, 16;
L_0x55d44e8f43d0 .part L_0x55d44e8f4910, 16, 16;
L_0x55d44e8f4500 .concat8 [ 16 16 0 0], L_0x55d44e8e90e0, L_0x55d44e8f3ef0;
L_0x55d44e8f4640 .concat8 [ 16 16 0 0], L_0x55d44e8e9180, L_0x55d44e8f3f90;
S_0x55d44d707320 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44d70b6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44d6a5300_0 .net "a", 15 0, L_0x55d44e8e93e0;  1 drivers
v0x55d44d6a53e0_0 .net "b", 15 0, L_0x55d44e8e9480;  1 drivers
v0x55d44d6a6690_0 .net "ca", 15 0, L_0x55d44e8e9180;  1 drivers
v0x55d44d6a6750_0 .net "cin", 15 0, L_0x55d44e8e9520;  1 drivers
v0x55d44d69aae0_0 .net "sum", 15 0, L_0x55d44e8e90e0;  1 drivers
L_0x55d44e8e0ef0 .part L_0x55d44e8e93e0, 0, 4;
L_0x55d44e8e0f90 .part L_0x55d44e8e9480, 0, 4;
L_0x55d44e8e1030 .part L_0x55d44e8e9520, 0, 4;
L_0x55d44e8e3880 .part L_0x55d44e8e93e0, 4, 4;
L_0x55d44e8e3970 .part L_0x55d44e8e9480, 4, 4;
L_0x55d44e8e3a60 .part L_0x55d44e8e9520, 4, 4;
L_0x55d44e8e6340 .part L_0x55d44e8e93e0, 8, 4;
L_0x55d44e8e63e0 .part L_0x55d44e8e9480, 8, 4;
L_0x55d44e8e64d0 .part L_0x55d44e8e9520, 8, 4;
L_0x55d44e8e8ce0 .part L_0x55d44e8e93e0, 12, 4;
L_0x55d44e8e8e10 .part L_0x55d44e8e9480, 12, 4;
L_0x55d44e8e8f40 .part L_0x55d44e8e9520, 12, 4;
L_0x55d44e8e90e0 .concat8 [ 4 4 4 4], L_0x55d44e8e0ce0, L_0x55d44e8e3670, L_0x55d44e8e6130, L_0x55d44e8e8ad0;
L_0x55d44e8e9180 .concat8 [ 4 4 4 4], L_0x55d44e8e0d80, L_0x55d44e8e3710, L_0x55d44e8e61d0, L_0x55d44e8e8b70;
S_0x55d44d708750 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44d707320;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d6ec810_0 .net "a", 3 0, L_0x55d44e8e0ef0;  1 drivers
v0x55d44d6ec910_0 .net "b", 3 0, L_0x55d44e8e0f90;  1 drivers
v0x55d44d6e9ca0_0 .net "ca", 3 0, L_0x55d44e8e0d80;  1 drivers
v0x55d44d6e9d60_0 .net "cin", 3 0, L_0x55d44e8e1030;  1 drivers
v0x55d44d6e98c0_0 .net "sum", 3 0, L_0x55d44e8e0ce0;  1 drivers
L_0x55d44e8ded10 .part L_0x55d44e8e0ef0, 0, 1;
L_0x55d44e8dedb0 .part L_0x55d44e8e0f90, 0, 1;
L_0x55d44e8deee0 .part L_0x55d44e8e1030, 0, 1;
L_0x55d44e8df4b0 .part L_0x55d44e8e0ef0, 1, 1;
L_0x55d44e8df5e0 .part L_0x55d44e8e0f90, 1, 1;
L_0x55d44e8df710 .part L_0x55d44e8e1030, 1, 1;
L_0x55d44e8dfe50 .part L_0x55d44e8e0ef0, 2, 1;
L_0x55d44e8dff80 .part L_0x55d44e8e0f90, 2, 1;
L_0x55d44e8e0100 .part L_0x55d44e8e1030, 2, 1;
L_0x55d44e8e06d0 .part L_0x55d44e8e0ef0, 3, 1;
L_0x55d44e8e08f0 .part L_0x55d44e8e0f90, 3, 1;
L_0x55d44e8e0ab0 .part L_0x55d44e8e1030, 3, 1;
L_0x55d44e8e0ce0 .concat8 [ 1 1 1 1], L_0x55d44e8dccd0, L_0x55d44e8df080, L_0x55d44e8df8f0, L_0x55d44e8e02a0;
L_0x55d44e8e0d80 .concat8 [ 1 1 1 1], L_0x55d44e8dec00, L_0x55d44e8df3a0, L_0x55d44e8dfd40, L_0x55d44e8e05c0;
S_0x55d44d7043d0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d708750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8dd330 .functor XOR 1, L_0x55d44e8ded10, L_0x55d44e8dedb0, C4<0>, C4<0>;
L_0x55d44e8dccd0 .functor XOR 1, L_0x55d44e8dd330, L_0x55d44e8deee0, C4<0>, C4<0>;
L_0x55d44e8de8b0 .functor AND 1, L_0x55d44e8ded10, L_0x55d44e8dedb0, C4<1>, C4<1>;
L_0x55d44e8de9c0 .functor AND 1, L_0x55d44e8ded10, L_0x55d44e8deee0, C4<1>, C4<1>;
L_0x55d44e8dea80 .functor OR 1, L_0x55d44e8de8b0, L_0x55d44e8de9c0, C4<0>, C4<0>;
L_0x55d44e8deb90 .functor AND 1, L_0x55d44e8deee0, L_0x55d44e8dedb0, C4<1>, C4<1>;
L_0x55d44e8dec00 .functor OR 1, L_0x55d44e8dea80, L_0x55d44e8deb90, C4<0>, C4<0>;
v0x55d44d705800_0 .net *"_s0", 0 0, L_0x55d44e8dd330;  1 drivers
v0x55d44d7058a0_0 .net *"_s10", 0 0, L_0x55d44e8deb90;  1 drivers
v0x55d44d701390_0 .net *"_s4", 0 0, L_0x55d44e8de8b0;  1 drivers
v0x55d44d701430_0 .net *"_s6", 0 0, L_0x55d44e8de9c0;  1 drivers
v0x55d44d7027c0_0 .net *"_s8", 0 0, L_0x55d44e8dea80;  1 drivers
v0x55d44d6f0e80_0 .net "a", 0 0, L_0x55d44e8ded10;  1 drivers
v0x55d44d6f0f40_0 .net "b", 0 0, L_0x55d44e8dedb0;  1 drivers
v0x55d44d6e4530_0 .net "ca", 0 0, L_0x55d44e8dec00;  1 drivers
v0x55d44d6e45d0_0 .net "cin", 0 0, L_0x55d44e8deee0;  1 drivers
v0x55d44d6f3a00_0 .net "sum", 0 0, L_0x55d44e8dccd0;  1 drivers
S_0x55d44d6fc490 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d708750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8df010 .functor XOR 1, L_0x55d44e8df4b0, L_0x55d44e8df5e0, C4<0>, C4<0>;
L_0x55d44e8df080 .functor XOR 1, L_0x55d44e8df010, L_0x55d44e8df710, C4<0>, C4<0>;
L_0x55d44e8df0f0 .functor AND 1, L_0x55d44e8df4b0, L_0x55d44e8df5e0, C4<1>, C4<1>;
L_0x55d44e8df160 .functor AND 1, L_0x55d44e8df4b0, L_0x55d44e8df710, C4<1>, C4<1>;
L_0x55d44e8df220 .functor OR 1, L_0x55d44e8df0f0, L_0x55d44e8df160, C4<0>, C4<0>;
L_0x55d44e8df330 .functor AND 1, L_0x55d44e8df710, L_0x55d44e8df5e0, C4<1>, C4<1>;
L_0x55d44e8df3a0 .functor OR 1, L_0x55d44e8df220, L_0x55d44e8df330, C4<0>, C4<0>;
v0x55d44d6fc0b0_0 .net *"_s0", 0 0, L_0x55d44e8df010;  1 drivers
v0x55d44d6fc190_0 .net *"_s10", 0 0, L_0x55d44e8df330;  1 drivers
v0x55d44d6f35e0_0 .net *"_s4", 0 0, L_0x55d44e8df0f0;  1 drivers
v0x55d44d6f3680_0 .net *"_s6", 0 0, L_0x55d44e8df160;  1 drivers
v0x55d44d6f9540_0 .net *"_s8", 0 0, L_0x55d44e8df220;  1 drivers
v0x55d44d6f9160_0 .net "a", 0 0, L_0x55d44e8df4b0;  1 drivers
v0x55d44d6f9220_0 .net "b", 0 0, L_0x55d44e8df5e0;  1 drivers
v0x55d44d6f65f0_0 .net "ca", 0 0, L_0x55d44e8df3a0;  1 drivers
v0x55d44d6f6690_0 .net "cin", 0 0, L_0x55d44e8df710;  1 drivers
v0x55d44d6f6210_0 .net "sum", 0 0, L_0x55d44e8df080;  1 drivers
S_0x55d44d6f3260 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d708750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8df880 .functor XOR 1, L_0x55d44e8dfe50, L_0x55d44e8dff80, C4<0>, C4<0>;
L_0x55d44e8df8f0 .functor XOR 1, L_0x55d44e8df880, L_0x55d44e8e0100, C4<0>, C4<0>;
L_0x55d44e8df9b0 .functor AND 1, L_0x55d44e8dfe50, L_0x55d44e8dff80, C4<1>, C4<1>;
L_0x55d44e8dfac0 .functor AND 1, L_0x55d44e8dfe50, L_0x55d44e8e0100, C4<1>, C4<1>;
L_0x55d44e8dfb80 .functor OR 1, L_0x55d44e8df9b0, L_0x55d44e8dfac0, C4<0>, C4<0>;
L_0x55d44e8dfc90 .functor AND 1, L_0x55d44e8e0100, L_0x55d44e8dff80, C4<1>, C4<1>;
L_0x55d44e8dfd40 .functor OR 1, L_0x55d44e8dfb80, L_0x55d44e8dfc90, C4<0>, C4<0>;
v0x55d44d6fa590_0 .net *"_s0", 0 0, L_0x55d44e8df880;  1 drivers
v0x55d44d6fa650_0 .net *"_s10", 0 0, L_0x55d44e8dfc90;  1 drivers
v0x55d44d6fb9c0_0 .net *"_s4", 0 0, L_0x55d44e8df9b0;  1 drivers
v0x55d44d6fbab0_0 .net *"_s6", 0 0, L_0x55d44e8dfac0;  1 drivers
v0x55d44d6f7640_0 .net *"_s8", 0 0, L_0x55d44e8dfb80;  1 drivers
v0x55d44d6f8a70_0 .net "a", 0 0, L_0x55d44e8dfe50;  1 drivers
v0x55d44d6f8b30_0 .net "b", 0 0, L_0x55d44e8dff80;  1 drivers
v0x55d44d6f46f0_0 .net "ca", 0 0, L_0x55d44e8dfd40;  1 drivers
v0x55d44d6f4790_0 .net "cin", 0 0, L_0x55d44e8e0100;  1 drivers
v0x55d44d6f5b20_0 .net "sum", 0 0, L_0x55d44e8df8f0;  1 drivers
S_0x55d44d6f17e0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d708750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8e0230 .functor XOR 1, L_0x55d44e8e06d0, L_0x55d44e8e08f0, C4<0>, C4<0>;
L_0x55d44e8e02a0 .functor XOR 1, L_0x55d44e8e0230, L_0x55d44e8e0ab0, C4<0>, C4<0>;
L_0x55d44e8e0310 .functor AND 1, L_0x55d44e8e06d0, L_0x55d44e8e08f0, C4<1>, C4<1>;
L_0x55d44e8e0380 .functor AND 1, L_0x55d44e8e06d0, L_0x55d44e8e0ab0, C4<1>, C4<1>;
L_0x55d44e8e0440 .functor OR 1, L_0x55d44e8e0310, L_0x55d44e8e0380, C4<0>, C4<0>;
L_0x55d44e8e0550 .functor AND 1, L_0x55d44e8e0ab0, L_0x55d44e8e08f0, C4<1>, C4<1>;
L_0x55d44e8e05c0 .functor OR 1, L_0x55d44e8e0440, L_0x55d44e8e0550, C4<0>, C4<0>;
v0x55d44d6f2b70_0 .net *"_s0", 0 0, L_0x55d44e8e0230;  1 drivers
v0x55d44d6f2c50_0 .net *"_s10", 0 0, L_0x55d44e8e0550;  1 drivers
v0x55d44d6e70b0_0 .net *"_s4", 0 0, L_0x55d44e8e0310;  1 drivers
v0x55d44d6e7180_0 .net *"_s6", 0 0, L_0x55d44e8e0380;  1 drivers
v0x55d44d6efb40_0 .net *"_s8", 0 0, L_0x55d44e8e0440;  1 drivers
v0x55d44d6ef760_0 .net "a", 0 0, L_0x55d44e8e06d0;  1 drivers
v0x55d44d6ef820_0 .net "b", 0 0, L_0x55d44e8e08f0;  1 drivers
v0x55d44d6e6c90_0 .net "ca", 0 0, L_0x55d44e8e05c0;  1 drivers
v0x55d44d6e6d30_0 .net "cin", 0 0, L_0x55d44e8e0ab0;  1 drivers
v0x55d44d6ecbf0_0 .net "sum", 0 0, L_0x55d44e8e02a0;  1 drivers
S_0x55d44d6e6910 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44d707320;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d6cd900_0 .net "a", 3 0, L_0x55d44e8e3880;  1 drivers
v0x55d44d6cda00_0 .net "b", 3 0, L_0x55d44e8e3970;  1 drivers
v0x55d44d6d3860_0 .net "ca", 3 0, L_0x55d44e8e3710;  1 drivers
v0x55d44d6d3950_0 .net "cin", 3 0, L_0x55d44e8e3a60;  1 drivers
v0x55d44d6d3480_0 .net "sum", 3 0, L_0x55d44e8e3670;  1 drivers
L_0x55d44e8e1630 .part L_0x55d44e8e3880, 0, 1;
L_0x55d44e8e1760 .part L_0x55d44e8e3970, 0, 1;
L_0x55d44e8e1890 .part L_0x55d44e8e3a60, 0, 1;
L_0x55d44e8e1ea0 .part L_0x55d44e8e3880, 1, 1;
L_0x55d44e8e1fd0 .part L_0x55d44e8e3970, 1, 1;
L_0x55d44e8e2100 .part L_0x55d44e8e3a60, 1, 1;
L_0x55d44e8e2840 .part L_0x55d44e8e3880, 2, 1;
L_0x55d44e8e2970 .part L_0x55d44e8e3970, 2, 1;
L_0x55d44e8e2af0 .part L_0x55d44e8e3a60, 2, 1;
L_0x55d44e8e30c0 .part L_0x55d44e8e3880, 3, 1;
L_0x55d44e8e3280 .part L_0x55d44e8e3970, 3, 1;
L_0x55d44e8e3440 .part L_0x55d44e8e3a60, 3, 1;
L_0x55d44e8e3670 .concat8 [ 1 1 1 1], L_0x55d44e8e10d0, L_0x55d44e8e1a30, L_0x55d44e8e22e0, L_0x55d44e8e2c90;
L_0x55d44e8e3710 .concat8 [ 1 1 1 1], L_0x55d44e8e1520, L_0x55d44e8e1d90, L_0x55d44e8e2730, L_0x55d44e8e2fb0;
S_0x55d44d6edc40 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d6e6910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8e0c70 .functor XOR 1, L_0x55d44e8e1630, L_0x55d44e8e1760, C4<0>, C4<0>;
L_0x55d44e8e10d0 .functor XOR 1, L_0x55d44e8e0c70, L_0x55d44e8e1890, C4<0>, C4<0>;
L_0x55d44e8e1190 .functor AND 1, L_0x55d44e8e1630, L_0x55d44e8e1760, C4<1>, C4<1>;
L_0x55d44e8e12a0 .functor AND 1, L_0x55d44e8e1630, L_0x55d44e8e1890, C4<1>, C4<1>;
L_0x55d44e8e1360 .functor OR 1, L_0x55d44e8e1190, L_0x55d44e8e12a0, C4<0>, C4<0>;
L_0x55d44e8e1470 .functor AND 1, L_0x55d44e8e1890, L_0x55d44e8e1760, C4<1>, C4<1>;
L_0x55d44e8e1520 .functor OR 1, L_0x55d44e8e1360, L_0x55d44e8e1470, C4<0>, C4<0>;
v0x55d44d6ef070_0 .net *"_s0", 0 0, L_0x55d44e8e0c70;  1 drivers
v0x55d44d6ef110_0 .net *"_s10", 0 0, L_0x55d44e8e1470;  1 drivers
v0x55d44d6eacf0_0 .net *"_s4", 0 0, L_0x55d44e8e1190;  1 drivers
v0x55d44d6eadc0_0 .net *"_s6", 0 0, L_0x55d44e8e12a0;  1 drivers
v0x55d44d6ec120_0 .net *"_s8", 0 0, L_0x55d44e8e1360;  1 drivers
v0x55d44d6e7da0_0 .net "a", 0 0, L_0x55d44e8e1630;  1 drivers
v0x55d44d6e7e60_0 .net "b", 0 0, L_0x55d44e8e1760;  1 drivers
v0x55d44d6e91d0_0 .net "ca", 0 0, L_0x55d44e8e1520;  1 drivers
v0x55d44d6e9270_0 .net "cin", 0 0, L_0x55d44e8e1890;  1 drivers
v0x55d44d6e4e90_0 .net "sum", 0 0, L_0x55d44e8e10d0;  1 drivers
S_0x55d44d6e6220 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d6e6910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8e19c0 .functor XOR 1, L_0x55d44e8e1ea0, L_0x55d44e8e1fd0, C4<0>, C4<0>;
L_0x55d44e8e1a30 .functor XOR 1, L_0x55d44e8e19c0, L_0x55d44e8e2100, C4<0>, C4<0>;
L_0x55d44e8e1aa0 .functor AND 1, L_0x55d44e8e1ea0, L_0x55d44e8e1fd0, C4<1>, C4<1>;
L_0x55d44e8e1b10 .functor AND 1, L_0x55d44e8e1ea0, L_0x55d44e8e2100, C4<1>, C4<1>;
L_0x55d44e8e1bd0 .functor OR 1, L_0x55d44e8e1aa0, L_0x55d44e8e1b10, C4<0>, C4<0>;
L_0x55d44e8e1ce0 .functor AND 1, L_0x55d44e8e2100, L_0x55d44e8e1fd0, C4<1>, C4<1>;
L_0x55d44e8e1d90 .functor OR 1, L_0x55d44e8e1bd0, L_0x55d44e8e1ce0, C4<0>, C4<0>;
v0x55d44d6da760_0 .net *"_s0", 0 0, L_0x55d44e8e19c0;  1 drivers
v0x55d44d6da840_0 .net *"_s10", 0 0, L_0x55d44e8e1ce0;  1 drivers
v0x55d44d6e31f0_0 .net *"_s4", 0 0, L_0x55d44e8e1aa0;  1 drivers
v0x55d44d6e32c0_0 .net *"_s6", 0 0, L_0x55d44e8e1b10;  1 drivers
v0x55d44d6e2e10_0 .net *"_s8", 0 0, L_0x55d44e8e1bd0;  1 drivers
v0x55d44d6da340_0 .net "a", 0 0, L_0x55d44e8e1ea0;  1 drivers
v0x55d44d6da400_0 .net "b", 0 0, L_0x55d44e8e1fd0;  1 drivers
v0x55d44d6e02a0_0 .net "ca", 0 0, L_0x55d44e8e1d90;  1 drivers
v0x55d44d6e0340_0 .net "cin", 0 0, L_0x55d44e8e2100;  1 drivers
v0x55d44d6dfec0_0 .net "sum", 0 0, L_0x55d44e8e1a30;  1 drivers
S_0x55d44d6dd350 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d6e6910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8e2270 .functor XOR 1, L_0x55d44e8e2840, L_0x55d44e8e2970, C4<0>, C4<0>;
L_0x55d44e8e22e0 .functor XOR 1, L_0x55d44e8e2270, L_0x55d44e8e2af0, C4<0>, C4<0>;
L_0x55d44e8e23a0 .functor AND 1, L_0x55d44e8e2840, L_0x55d44e8e2970, C4<1>, C4<1>;
L_0x55d44e8e24b0 .functor AND 1, L_0x55d44e8e2840, L_0x55d44e8e2af0, C4<1>, C4<1>;
L_0x55d44e8e2570 .functor OR 1, L_0x55d44e8e23a0, L_0x55d44e8e24b0, C4<0>, C4<0>;
L_0x55d44e8e2680 .functor AND 1, L_0x55d44e8e2af0, L_0x55d44e8e2970, C4<1>, C4<1>;
L_0x55d44e8e2730 .functor OR 1, L_0x55d44e8e2570, L_0x55d44e8e2680, C4<0>, C4<0>;
v0x55d44d6dcf70_0 .net *"_s0", 0 0, L_0x55d44e8e2270;  1 drivers
v0x55d44d6dd030_0 .net *"_s10", 0 0, L_0x55d44e8e2680;  1 drivers
v0x55d44d6d9fc0_0 .net *"_s4", 0 0, L_0x55d44e8e23a0;  1 drivers
v0x55d44d6da0b0_0 .net *"_s6", 0 0, L_0x55d44e8e24b0;  1 drivers
v0x55d44d6e12f0_0 .net *"_s8", 0 0, L_0x55d44e8e2570;  1 drivers
v0x55d44d6e2720_0 .net "a", 0 0, L_0x55d44e8e2840;  1 drivers
v0x55d44d6e27e0_0 .net "b", 0 0, L_0x55d44e8e2970;  1 drivers
v0x55d44d6de3a0_0 .net "ca", 0 0, L_0x55d44e8e2730;  1 drivers
v0x55d44d6de440_0 .net "cin", 0 0, L_0x55d44e8e2af0;  1 drivers
v0x55d44d6df7d0_0 .net "sum", 0 0, L_0x55d44e8e22e0;  1 drivers
S_0x55d44d6db450 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d6e6910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8e2c20 .functor XOR 1, L_0x55d44e8e30c0, L_0x55d44e8e3280, C4<0>, C4<0>;
L_0x55d44e8e2c90 .functor XOR 1, L_0x55d44e8e2c20, L_0x55d44e8e3440, C4<0>, C4<0>;
L_0x55d44e8e2d00 .functor AND 1, L_0x55d44e8e30c0, L_0x55d44e8e3280, C4<1>, C4<1>;
L_0x55d44e8e2d70 .functor AND 1, L_0x55d44e8e30c0, L_0x55d44e8e3440, C4<1>, C4<1>;
L_0x55d44e8e2e30 .functor OR 1, L_0x55d44e8e2d00, L_0x55d44e8e2d70, C4<0>, C4<0>;
L_0x55d44e8e2f40 .functor AND 1, L_0x55d44e8e3440, L_0x55d44e8e3280, C4<1>, C4<1>;
L_0x55d44e8e2fb0 .functor OR 1, L_0x55d44e8e2e30, L_0x55d44e8e2f40, C4<0>, C4<0>;
v0x55d44d6dc880_0 .net *"_s0", 0 0, L_0x55d44e8e2c20;  1 drivers
v0x55d44d6dc960_0 .net *"_s10", 0 0, L_0x55d44e8e2f40;  1 drivers
v0x55d44d6d8540_0 .net *"_s4", 0 0, L_0x55d44e8e2d00;  1 drivers
v0x55d44d6d8610_0 .net *"_s6", 0 0, L_0x55d44e8e2d70;  1 drivers
v0x55d44d6d98d0_0 .net *"_s8", 0 0, L_0x55d44e8e2e30;  1 drivers
v0x55d44d6cdd20_0 .net "a", 0 0, L_0x55d44e8e30c0;  1 drivers
v0x55d44d6cdde0_0 .net "b", 0 0, L_0x55d44e8e3280;  1 drivers
v0x55d44d6d67b0_0 .net "ca", 0 0, L_0x55d44e8e2fb0;  1 drivers
v0x55d44d6d6850_0 .net "cin", 0 0, L_0x55d44e8e3440;  1 drivers
v0x55d44d6d63d0_0 .net "sum", 0 0, L_0x55d44e8e2c90;  1 drivers
S_0x55d44d6d0910 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44d707320;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d6c28e0_0 .net "a", 3 0, L_0x55d44e8e6340;  1 drivers
v0x55d44d6c29e0_0 .net "b", 3 0, L_0x55d44e8e63e0;  1 drivers
v0x55d44d6be5a0_0 .net "ca", 3 0, L_0x55d44e8e61d0;  1 drivers
v0x55d44d6be690_0 .net "cin", 3 0, L_0x55d44e8e64d0;  1 drivers
v0x55d44d6bf930_0 .net "sum", 3 0, L_0x55d44e8e6130;  1 drivers
L_0x55d44e8e40f0 .part L_0x55d44e8e6340, 0, 1;
L_0x55d44e8e4220 .part L_0x55d44e8e63e0, 0, 1;
L_0x55d44e8e4350 .part L_0x55d44e8e64d0, 0, 1;
L_0x55d44e8e4960 .part L_0x55d44e8e6340, 1, 1;
L_0x55d44e8e4a90 .part L_0x55d44e8e63e0, 1, 1;
L_0x55d44e8e4bc0 .part L_0x55d44e8e64d0, 1, 1;
L_0x55d44e8e5300 .part L_0x55d44e8e6340, 2, 1;
L_0x55d44e8e5430 .part L_0x55d44e8e63e0, 2, 1;
L_0x55d44e8e55b0 .part L_0x55d44e8e64d0, 2, 1;
L_0x55d44e8e5b80 .part L_0x55d44e8e6340, 3, 1;
L_0x55d44e8e5d40 .part L_0x55d44e8e63e0, 3, 1;
L_0x55d44e8e5f00 .part L_0x55d44e8e64d0, 3, 1;
L_0x55d44e8e6130 .concat8 [ 1 1 1 1], L_0x55d44e8e3b90, L_0x55d44e8e44f0, L_0x55d44e8e4da0, L_0x55d44e8e5750;
L_0x55d44e8e61d0 .concat8 [ 1 1 1 1], L_0x55d44e8e3fe0, L_0x55d44e8e4850, L_0x55d44e8e51f0, L_0x55d44e8e5a70;
S_0x55d44d6d0530 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d6d0910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8e3600 .functor XOR 1, L_0x55d44e8e40f0, L_0x55d44e8e4220, C4<0>, C4<0>;
L_0x55d44e8e3b90 .functor XOR 1, L_0x55d44e8e3600, L_0x55d44e8e4350, C4<0>, C4<0>;
L_0x55d44e8e3c50 .functor AND 1, L_0x55d44e8e40f0, L_0x55d44e8e4220, C4<1>, C4<1>;
L_0x55d44e8e3d60 .functor AND 1, L_0x55d44e8e40f0, L_0x55d44e8e4350, C4<1>, C4<1>;
L_0x55d44e8e3e20 .functor OR 1, L_0x55d44e8e3c50, L_0x55d44e8e3d60, C4<0>, C4<0>;
L_0x55d44e8e3f30 .functor AND 1, L_0x55d44e8e4350, L_0x55d44e8e4220, C4<1>, C4<1>;
L_0x55d44e8e3fe0 .functor OR 1, L_0x55d44e8e3e20, L_0x55d44e8e3f30, C4<0>, C4<0>;
v0x55d44d6cd580_0 .net *"_s0", 0 0, L_0x55d44e8e3600;  1 drivers
v0x55d44d6cd620_0 .net *"_s10", 0 0, L_0x55d44e8e3f30;  1 drivers
v0x55d44d6d48b0_0 .net *"_s4", 0 0, L_0x55d44e8e3c50;  1 drivers
v0x55d44d6d49a0_0 .net *"_s6", 0 0, L_0x55d44e8e3d60;  1 drivers
v0x55d44d6d5ce0_0 .net *"_s8", 0 0, L_0x55d44e8e3e20;  1 drivers
v0x55d44d6d1960_0 .net "a", 0 0, L_0x55d44e8e40f0;  1 drivers
v0x55d44d6d1a20_0 .net "b", 0 0, L_0x55d44e8e4220;  1 drivers
v0x55d44d6d2d90_0 .net "ca", 0 0, L_0x55d44e8e3fe0;  1 drivers
v0x55d44d6d2e30_0 .net "cin", 0 0, L_0x55d44e8e4350;  1 drivers
v0x55d44d6cea10_0 .net "sum", 0 0, L_0x55d44e8e3b90;  1 drivers
S_0x55d44d6cfe40 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d6d0910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8e4480 .functor XOR 1, L_0x55d44e8e4960, L_0x55d44e8e4a90, C4<0>, C4<0>;
L_0x55d44e8e44f0 .functor XOR 1, L_0x55d44e8e4480, L_0x55d44e8e4bc0, C4<0>, C4<0>;
L_0x55d44e8e4560 .functor AND 1, L_0x55d44e8e4960, L_0x55d44e8e4a90, C4<1>, C4<1>;
L_0x55d44e8e45d0 .functor AND 1, L_0x55d44e8e4960, L_0x55d44e8e4bc0, C4<1>, C4<1>;
L_0x55d44e8e4690 .functor OR 1, L_0x55d44e8e4560, L_0x55d44e8e45d0, C4<0>, C4<0>;
L_0x55d44e8e47a0 .functor AND 1, L_0x55d44e8e4bc0, L_0x55d44e8e4a90, C4<1>, C4<1>;
L_0x55d44e8e4850 .functor OR 1, L_0x55d44e8e4690, L_0x55d44e8e47a0, C4<0>, C4<0>;
v0x55d44d6cbb00_0 .net *"_s0", 0 0, L_0x55d44e8e4480;  1 drivers
v0x55d44d6cbbe0_0 .net *"_s10", 0 0, L_0x55d44e8e47a0;  1 drivers
v0x55d44d6cce90_0 .net *"_s4", 0 0, L_0x55d44e8e4560;  1 drivers
v0x55d44d6ccf60_0 .net *"_s6", 0 0, L_0x55d44e8e45d0;  1 drivers
v0x55d44d6ca590_0 .net *"_s8", 0 0, L_0x55d44e8e4690;  1 drivers
v0x55d44d6ca670_0 .net "a", 0 0, L_0x55d44e8e4960;  1 drivers
v0x55d44d6bdc40_0 .net "b", 0 0, L_0x55d44e8e4a90;  1 drivers
v0x55d44d6bdd00_0 .net "ca", 0 0, L_0x55d44e8e4850;  1 drivers
v0x55d44d6b12f0_0 .net "cin", 0 0, L_0x55d44e8e4bc0;  1 drivers
v0x55d44d6b1390_0 .net "sum", 0 0, L_0x55d44e8e44f0;  1 drivers
S_0x55d44d6c07c0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d6d0910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8e4d30 .functor XOR 1, L_0x55d44e8e5300, L_0x55d44e8e5430, C4<0>, C4<0>;
L_0x55d44e8e4da0 .functor XOR 1, L_0x55d44e8e4d30, L_0x55d44e8e55b0, C4<0>, C4<0>;
L_0x55d44e8e4e60 .functor AND 1, L_0x55d44e8e5300, L_0x55d44e8e5430, C4<1>, C4<1>;
L_0x55d44e8e4f70 .functor AND 1, L_0x55d44e8e5300, L_0x55d44e8e55b0, C4<1>, C4<1>;
L_0x55d44e8e5030 .functor OR 1, L_0x55d44e8e4e60, L_0x55d44e8e4f70, C4<0>, C4<0>;
L_0x55d44e8e5140 .functor AND 1, L_0x55d44e8e55b0, L_0x55d44e8e5430, C4<1>, C4<1>;
L_0x55d44e8e51f0 .functor OR 1, L_0x55d44e8e5030, L_0x55d44e8e5140, C4<0>, C4<0>;
v0x55d44d6c9250_0 .net *"_s0", 0 0, L_0x55d44e8e4d30;  1 drivers
v0x55d44d6c9310_0 .net *"_s10", 0 0, L_0x55d44e8e5140;  1 drivers
v0x55d44d6c8e70_0 .net *"_s4", 0 0, L_0x55d44e8e4e60;  1 drivers
v0x55d44d6c8f60_0 .net *"_s6", 0 0, L_0x55d44e8e4f70;  1 drivers
v0x55d44d6c03a0_0 .net *"_s8", 0 0, L_0x55d44e8e5030;  1 drivers
v0x55d44d6c6300_0 .net "a", 0 0, L_0x55d44e8e5300;  1 drivers
v0x55d44d6c63c0_0 .net "b", 0 0, L_0x55d44e8e5430;  1 drivers
v0x55d44d6c5f20_0 .net "ca", 0 0, L_0x55d44e8e51f0;  1 drivers
v0x55d44d6c5fe0_0 .net "cin", 0 0, L_0x55d44e8e55b0;  1 drivers
v0x55d44d6c33b0_0 .net "sum", 0 0, L_0x55d44e8e4da0;  1 drivers
S_0x55d44d6c2fd0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d6d0910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8e56e0 .functor XOR 1, L_0x55d44e8e5b80, L_0x55d44e8e5d40, C4<0>, C4<0>;
L_0x55d44e8e5750 .functor XOR 1, L_0x55d44e8e56e0, L_0x55d44e8e5f00, C4<0>, C4<0>;
L_0x55d44e8e57c0 .functor AND 1, L_0x55d44e8e5b80, L_0x55d44e8e5d40, C4<1>, C4<1>;
L_0x55d44e8e5830 .functor AND 1, L_0x55d44e8e5b80, L_0x55d44e8e5f00, C4<1>, C4<1>;
L_0x55d44e8e58f0 .functor OR 1, L_0x55d44e8e57c0, L_0x55d44e8e5830, C4<0>, C4<0>;
L_0x55d44e8e5a00 .functor AND 1, L_0x55d44e8e5f00, L_0x55d44e8e5d40, C4<1>, C4<1>;
L_0x55d44e8e5a70 .functor OR 1, L_0x55d44e8e58f0, L_0x55d44e8e5a00, C4<0>, C4<0>;
v0x55d44d6c0020_0 .net *"_s0", 0 0, L_0x55d44e8e56e0;  1 drivers
v0x55d44d6c0100_0 .net *"_s10", 0 0, L_0x55d44e8e5a00;  1 drivers
v0x55d44d6c7350_0 .net *"_s4", 0 0, L_0x55d44e8e57c0;  1 drivers
v0x55d44d6c7440_0 .net *"_s6", 0 0, L_0x55d44e8e5830;  1 drivers
v0x55d44d6c8780_0 .net *"_s8", 0 0, L_0x55d44e8e58f0;  1 drivers
v0x55d44d6c4400_0 .net "a", 0 0, L_0x55d44e8e5b80;  1 drivers
v0x55d44d6c44c0_0 .net "b", 0 0, L_0x55d44e8e5d40;  1 drivers
v0x55d44d6c5830_0 .net "ca", 0 0, L_0x55d44e8e5a70;  1 drivers
v0x55d44d6c58d0_0 .net "cin", 0 0, L_0x55d44e8e5f00;  1 drivers
v0x55d44d6c14b0_0 .net "sum", 0 0, L_0x55d44e8e5750;  1 drivers
S_0x55d44d6b3e70 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44d707320;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d6ac590_0 .net "a", 3 0, L_0x55d44e8e8ce0;  1 drivers
v0x55d44d6ac690_0 .net "b", 3 0, L_0x55d44e8e8e10;  1 drivers
v0x55d44d6a8210_0 .net "ca", 3 0, L_0x55d44e8e8b70;  1 drivers
v0x55d44d6a8300_0 .net "cin", 3 0, L_0x55d44e8e8f40;  1 drivers
v0x55d44d6a9640_0 .net "sum", 3 0, L_0x55d44e8e8ad0;  1 drivers
L_0x55d44e8e6a90 .part L_0x55d44e8e8ce0, 0, 1;
L_0x55d44e8e6bc0 .part L_0x55d44e8e8e10, 0, 1;
L_0x55d44e8e6cf0 .part L_0x55d44e8e8f40, 0, 1;
L_0x55d44e8e7300 .part L_0x55d44e8e8ce0, 1, 1;
L_0x55d44e8e7430 .part L_0x55d44e8e8e10, 1, 1;
L_0x55d44e8e7560 .part L_0x55d44e8e8f40, 1, 1;
L_0x55d44e8e7ca0 .part L_0x55d44e8e8ce0, 2, 1;
L_0x55d44e8e7dd0 .part L_0x55d44e8e8e10, 2, 1;
L_0x55d44e8e7f50 .part L_0x55d44e8e8f40, 2, 1;
L_0x55d44e8e8520 .part L_0x55d44e8e8ce0, 3, 1;
L_0x55d44e8e86e0 .part L_0x55d44e8e8e10, 3, 1;
L_0x55d44e8e88a0 .part L_0x55d44e8e8f40, 3, 1;
L_0x55d44e8e8ad0 .concat8 [ 1 1 1 1], L_0x55d44e8e6570, L_0x55d44e8e6e90, L_0x55d44e8e7740, L_0x55d44e8e80f0;
L_0x55d44e8e8b70 .concat8 [ 1 1 1 1], L_0x55d44e8e6980, L_0x55d44e8e71f0, L_0x55d44e8e7b90, L_0x55d44e8e8410;
S_0x55d44d6bc900 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d6b3e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8e60c0 .functor XOR 1, L_0x55d44e8e6a90, L_0x55d44e8e6bc0, C4<0>, C4<0>;
L_0x55d44e8e6570 .functor XOR 1, L_0x55d44e8e60c0, L_0x55d44e8e6cf0, C4<0>, C4<0>;
L_0x55d44e8e6630 .functor AND 1, L_0x55d44e8e6a90, L_0x55d44e8e6bc0, C4<1>, C4<1>;
L_0x55d44e8e6740 .functor AND 1, L_0x55d44e8e6a90, L_0x55d44e8e6cf0, C4<1>, C4<1>;
L_0x55d44e8e6800 .functor OR 1, L_0x55d44e8e6630, L_0x55d44e8e6740, C4<0>, C4<0>;
L_0x55d44e8e6910 .functor AND 1, L_0x55d44e8e6cf0, L_0x55d44e8e6bc0, C4<1>, C4<1>;
L_0x55d44e8e6980 .functor OR 1, L_0x55d44e8e6800, L_0x55d44e8e6910, C4<0>, C4<0>;
v0x55d44d6bc520_0 .net *"_s0", 0 0, L_0x55d44e8e60c0;  1 drivers
v0x55d44d6bc5c0_0 .net *"_s10", 0 0, L_0x55d44e8e6910;  1 drivers
v0x55d44d6b3a50_0 .net *"_s4", 0 0, L_0x55d44e8e6630;  1 drivers
v0x55d44d6b3b40_0 .net *"_s6", 0 0, L_0x55d44e8e6740;  1 drivers
v0x55d44d6b99b0_0 .net *"_s8", 0 0, L_0x55d44e8e6800;  1 drivers
v0x55d44d6b95d0_0 .net "a", 0 0, L_0x55d44e8e6a90;  1 drivers
v0x55d44d6b9690_0 .net "b", 0 0, L_0x55d44e8e6bc0;  1 drivers
v0x55d44d6b6a60_0 .net "ca", 0 0, L_0x55d44e8e6980;  1 drivers
v0x55d44d6b6b00_0 .net "cin", 0 0, L_0x55d44e8e6cf0;  1 drivers
v0x55d44d6b6680_0 .net "sum", 0 0, L_0x55d44e8e6570;  1 drivers
S_0x55d44d6b36d0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d6b3e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8e6e20 .functor XOR 1, L_0x55d44e8e7300, L_0x55d44e8e7430, C4<0>, C4<0>;
L_0x55d44e8e6e90 .functor XOR 1, L_0x55d44e8e6e20, L_0x55d44e8e7560, C4<0>, C4<0>;
L_0x55d44e8e6f00 .functor AND 1, L_0x55d44e8e7300, L_0x55d44e8e7430, C4<1>, C4<1>;
L_0x55d44e8e6f70 .functor AND 1, L_0x55d44e8e7300, L_0x55d44e8e7560, C4<1>, C4<1>;
L_0x55d44e8e7030 .functor OR 1, L_0x55d44e8e6f00, L_0x55d44e8e6f70, C4<0>, C4<0>;
L_0x55d44e8e7140 .functor AND 1, L_0x55d44e8e7560, L_0x55d44e8e7430, C4<1>, C4<1>;
L_0x55d44e8e71f0 .functor OR 1, L_0x55d44e8e7030, L_0x55d44e8e7140, C4<0>, C4<0>;
v0x55d44d6baa00_0 .net *"_s0", 0 0, L_0x55d44e8e6e20;  1 drivers
v0x55d44d6baae0_0 .net *"_s10", 0 0, L_0x55d44e8e7140;  1 drivers
v0x55d44d6bbe30_0 .net *"_s4", 0 0, L_0x55d44e8e6f00;  1 drivers
v0x55d44d6bbf00_0 .net *"_s6", 0 0, L_0x55d44e8e6f70;  1 drivers
v0x55d44d6b7ab0_0 .net *"_s8", 0 0, L_0x55d44e8e7030;  1 drivers
v0x55d44d6b8ee0_0 .net "a", 0 0, L_0x55d44e8e7300;  1 drivers
v0x55d44d6b8fa0_0 .net "b", 0 0, L_0x55d44e8e7430;  1 drivers
v0x55d44d6b4b60_0 .net "ca", 0 0, L_0x55d44e8e71f0;  1 drivers
v0x55d44d6b4c00_0 .net "cin", 0 0, L_0x55d44e8e7560;  1 drivers
v0x55d44d6b5f90_0 .net "sum", 0 0, L_0x55d44e8e6e90;  1 drivers
S_0x55d44d6b1c50 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d6b3e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8e76d0 .functor XOR 1, L_0x55d44e8e7ca0, L_0x55d44e8e7dd0, C4<0>, C4<0>;
L_0x55d44e8e7740 .functor XOR 1, L_0x55d44e8e76d0, L_0x55d44e8e7f50, C4<0>, C4<0>;
L_0x55d44e8e7800 .functor AND 1, L_0x55d44e8e7ca0, L_0x55d44e8e7dd0, C4<1>, C4<1>;
L_0x55d44e8e7910 .functor AND 1, L_0x55d44e8e7ca0, L_0x55d44e8e7f50, C4<1>, C4<1>;
L_0x55d44e8e79d0 .functor OR 1, L_0x55d44e8e7800, L_0x55d44e8e7910, C4<0>, C4<0>;
L_0x55d44e8e7ae0 .functor AND 1, L_0x55d44e8e7f50, L_0x55d44e8e7dd0, C4<1>, C4<1>;
L_0x55d44e8e7b90 .functor OR 1, L_0x55d44e8e79d0, L_0x55d44e8e7ae0, C4<0>, C4<0>;
v0x55d44d6b2fe0_0 .net *"_s0", 0 0, L_0x55d44e8e76d0;  1 drivers
v0x55d44d6b30a0_0 .net *"_s10", 0 0, L_0x55d44e8e7ae0;  1 drivers
v0x55d44d6a7520_0 .net *"_s4", 0 0, L_0x55d44e8e7800;  1 drivers
v0x55d44d6a7610_0 .net *"_s6", 0 0, L_0x55d44e8e7910;  1 drivers
v0x55d44d6affb0_0 .net *"_s8", 0 0, L_0x55d44e8e79d0;  1 drivers
v0x55d44d6afbd0_0 .net "a", 0 0, L_0x55d44e8e7ca0;  1 drivers
v0x55d44d6afc90_0 .net "b", 0 0, L_0x55d44e8e7dd0;  1 drivers
v0x55d44d6a7100_0 .net "ca", 0 0, L_0x55d44e8e7b90;  1 drivers
v0x55d44d6a71a0_0 .net "cin", 0 0, L_0x55d44e8e7f50;  1 drivers
v0x55d44d6ad060_0 .net "sum", 0 0, L_0x55d44e8e7740;  1 drivers
S_0x55d44d6acc80 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d6b3e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8e8080 .functor XOR 1, L_0x55d44e8e8520, L_0x55d44e8e86e0, C4<0>, C4<0>;
L_0x55d44e8e80f0 .functor XOR 1, L_0x55d44e8e8080, L_0x55d44e8e88a0, C4<0>, C4<0>;
L_0x55d44e8e8160 .functor AND 1, L_0x55d44e8e8520, L_0x55d44e8e86e0, C4<1>, C4<1>;
L_0x55d44e8e81d0 .functor AND 1, L_0x55d44e8e8520, L_0x55d44e8e88a0, C4<1>, C4<1>;
L_0x55d44e8e8290 .functor OR 1, L_0x55d44e8e8160, L_0x55d44e8e81d0, C4<0>, C4<0>;
L_0x55d44e8e83a0 .functor AND 1, L_0x55d44e8e88a0, L_0x55d44e8e86e0, C4<1>, C4<1>;
L_0x55d44e8e8410 .functor OR 1, L_0x55d44e8e8290, L_0x55d44e8e83a0, C4<0>, C4<0>;
v0x55d44d6aa110_0 .net *"_s0", 0 0, L_0x55d44e8e8080;  1 drivers
v0x55d44d6aa1f0_0 .net *"_s10", 0 0, L_0x55d44e8e83a0;  1 drivers
v0x55d44d6a9d30_0 .net *"_s4", 0 0, L_0x55d44e8e8160;  1 drivers
v0x55d44d6a9e00_0 .net *"_s6", 0 0, L_0x55d44e8e81d0;  1 drivers
v0x55d44d6a6d80_0 .net *"_s8", 0 0, L_0x55d44e8e8290;  1 drivers
v0x55d44d6ae0b0_0 .net "a", 0 0, L_0x55d44e8e8520;  1 drivers
v0x55d44d6ae170_0 .net "b", 0 0, L_0x55d44e8e86e0;  1 drivers
v0x55d44d6af4e0_0 .net "ca", 0 0, L_0x55d44e8e8410;  1 drivers
v0x55d44d6af580_0 .net "cin", 0 0, L_0x55d44e8e88a0;  1 drivers
v0x55d44d6ab160_0 .net "sum", 0 0, L_0x55d44e8e80f0;  1 drivers
S_0x55d44d6a3570 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44d70b6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44d645a00_0 .net "a", 15 0, L_0x55d44e8f41f0;  1 drivers
v0x55d44d645ae0_0 .net "b", 15 0, L_0x55d44e8f42e0;  1 drivers
v0x55d44d642e90_0 .net "ca", 15 0, L_0x55d44e8f3f90;  1 drivers
v0x55d44d642f50_0 .net "cin", 15 0, L_0x55d44e8f43d0;  1 drivers
v0x55d44d642ab0_0 .net "sum", 15 0, L_0x55d44e8f3ef0;  1 drivers
L_0x55d44e8ebd00 .part L_0x55d44e8f41f0, 0, 4;
L_0x55d44e8ebda0 .part L_0x55d44e8f42e0, 0, 4;
L_0x55d44e8ebe40 .part L_0x55d44e8f43d0, 0, 4;
L_0x55d44e8ee690 .part L_0x55d44e8f41f0, 4, 4;
L_0x55d44e8ee780 .part L_0x55d44e8f42e0, 4, 4;
L_0x55d44e8ee870 .part L_0x55d44e8f43d0, 4, 4;
L_0x55d44e8f1150 .part L_0x55d44e8f41f0, 8, 4;
L_0x55d44e8f11f0 .part L_0x55d44e8f42e0, 8, 4;
L_0x55d44e8f12e0 .part L_0x55d44e8f43d0, 8, 4;
L_0x55d44e8f3af0 .part L_0x55d44e8f41f0, 12, 4;
L_0x55d44e8f3c20 .part L_0x55d44e8f42e0, 12, 4;
L_0x55d44e8f3d50 .part L_0x55d44e8f43d0, 12, 4;
L_0x55d44e8f3ef0 .concat8 [ 4 4 4 4], L_0x55d44e8ebaf0, L_0x55d44e8ee480, L_0x55d44e8f0f40, L_0x55d44e8f38e0;
L_0x55d44e8f3f90 .concat8 [ 4 4 4 4], L_0x55d44e8ebb90, L_0x55d44e8ee520, L_0x55d44e8f0fe0, L_0x55d44e8f3980;
S_0x55d44d6a3190 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44d6a3570;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d6903c0_0 .net "a", 3 0, L_0x55d44e8ebd00;  1 drivers
v0x55d44d6904c0_0 .net "b", 3 0, L_0x55d44e8ebda0;  1 drivers
v0x55d44d6917f0_0 .net "ca", 3 0, L_0x55d44e8ebb90;  1 drivers
v0x55d44d6918b0_0 .net "cin", 3 0, L_0x55d44e8ebe40;  1 drivers
v0x55d44d68d470_0 .net "sum", 3 0, L_0x55d44e8ebaf0;  1 drivers
L_0x55d44e8e9ab0 .part L_0x55d44e8ebd00, 0, 1;
L_0x55d44e8e9be0 .part L_0x55d44e8ebda0, 0, 1;
L_0x55d44e8e9d10 .part L_0x55d44e8ebe40, 0, 1;
L_0x55d44e8ea320 .part L_0x55d44e8ebd00, 1, 1;
L_0x55d44e8ea450 .part L_0x55d44e8ebda0, 1, 1;
L_0x55d44e8ea580 .part L_0x55d44e8ebe40, 1, 1;
L_0x55d44e8eacc0 .part L_0x55d44e8ebd00, 2, 1;
L_0x55d44e8eadf0 .part L_0x55d44e8ebda0, 2, 1;
L_0x55d44e8eaf70 .part L_0x55d44e8ebe40, 2, 1;
L_0x55d44e8eb540 .part L_0x55d44e8ebd00, 3, 1;
L_0x55d44e8eb700 .part L_0x55d44e8ebda0, 3, 1;
L_0x55d44e8eb8c0 .part L_0x55d44e8ebe40, 3, 1;
L_0x55d44e8ebaf0 .concat8 [ 1 1 1 1], L_0x55d44e8e8a60, L_0x55d44e8e9eb0, L_0x55d44e8ea760, L_0x55d44e8eb110;
L_0x55d44e8ebb90 .concat8 [ 1 1 1 1], L_0x55d44e8e99a0, L_0x55d44e8ea210, L_0x55d44e8eabb0, L_0x55d44e8eb430;
S_0x55d44d69a6c0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d6a3190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8e9070 .functor XOR 1, L_0x55d44e8e9ab0, L_0x55d44e8e9be0, C4<0>, C4<0>;
L_0x55d44e8e8a60 .functor XOR 1, L_0x55d44e8e9070, L_0x55d44e8e9d10, C4<0>, C4<0>;
L_0x55d44e8e9610 .functor AND 1, L_0x55d44e8e9ab0, L_0x55d44e8e9be0, C4<1>, C4<1>;
L_0x55d44e8e9720 .functor AND 1, L_0x55d44e8e9ab0, L_0x55d44e8e9d10, C4<1>, C4<1>;
L_0x55d44e8e97e0 .functor OR 1, L_0x55d44e8e9610, L_0x55d44e8e9720, C4<0>, C4<0>;
L_0x55d44e8e98f0 .functor AND 1, L_0x55d44e8e9d10, L_0x55d44e8e9be0, C4<1>, C4<1>;
L_0x55d44e8e99a0 .functor OR 1, L_0x55d44e8e97e0, L_0x55d44e8e98f0, C4<0>, C4<0>;
v0x55d44d6a0620_0 .net *"_s0", 0 0, L_0x55d44e8e9070;  1 drivers
v0x55d44d6a06c0_0 .net *"_s10", 0 0, L_0x55d44e8e98f0;  1 drivers
v0x55d44d6a0240_0 .net *"_s4", 0 0, L_0x55d44e8e9610;  1 drivers
v0x55d44d6a0330_0 .net *"_s6", 0 0, L_0x55d44e8e9720;  1 drivers
v0x55d44d69d6d0_0 .net *"_s8", 0 0, L_0x55d44e8e97e0;  1 drivers
v0x55d44d69d2f0_0 .net "a", 0 0, L_0x55d44e8e9ab0;  1 drivers
v0x55d44d69d3b0_0 .net "b", 0 0, L_0x55d44e8e9be0;  1 drivers
v0x55d44d69a340_0 .net "ca", 0 0, L_0x55d44e8e99a0;  1 drivers
v0x55d44d69a3e0_0 .net "cin", 0 0, L_0x55d44e8e9d10;  1 drivers
v0x55d44d6a1670_0 .net "sum", 0 0, L_0x55d44e8e8a60;  1 drivers
S_0x55d44d6a2aa0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d6a3190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8e9e40 .functor XOR 1, L_0x55d44e8ea320, L_0x55d44e8ea450, C4<0>, C4<0>;
L_0x55d44e8e9eb0 .functor XOR 1, L_0x55d44e8e9e40, L_0x55d44e8ea580, C4<0>, C4<0>;
L_0x55d44e8e9f20 .functor AND 1, L_0x55d44e8ea320, L_0x55d44e8ea450, C4<1>, C4<1>;
L_0x55d44e8e9f90 .functor AND 1, L_0x55d44e8ea320, L_0x55d44e8ea580, C4<1>, C4<1>;
L_0x55d44e8ea050 .functor OR 1, L_0x55d44e8e9f20, L_0x55d44e8e9f90, C4<0>, C4<0>;
L_0x55d44e8ea160 .functor AND 1, L_0x55d44e8ea580, L_0x55d44e8ea450, C4<1>, C4<1>;
L_0x55d44e8ea210 .functor OR 1, L_0x55d44e8ea050, L_0x55d44e8ea160, C4<0>, C4<0>;
v0x55d44d69e720_0 .net *"_s0", 0 0, L_0x55d44e8e9e40;  1 drivers
v0x55d44d69e800_0 .net *"_s10", 0 0, L_0x55d44e8ea160;  1 drivers
v0x55d44d69fb50_0 .net *"_s4", 0 0, L_0x55d44e8e9f20;  1 drivers
v0x55d44d69fc20_0 .net *"_s6", 0 0, L_0x55d44e8e9f90;  1 drivers
v0x55d44d69b7d0_0 .net *"_s8", 0 0, L_0x55d44e8ea050;  1 drivers
v0x55d44d69b8b0_0 .net "a", 0 0, L_0x55d44e8ea320;  1 drivers
v0x55d44d69cc00_0 .net "b", 0 0, L_0x55d44e8ea450;  1 drivers
v0x55d44d69ccc0_0 .net "ca", 0 0, L_0x55d44e8ea210;  1 drivers
v0x55d44d698820_0 .net "cin", 0 0, L_0x55d44e8ea580;  1 drivers
v0x55d44d699c50_0 .net "sum", 0 0, L_0x55d44e8e9eb0;  1 drivers
S_0x55d44d6970c0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d6a3190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8ea6f0 .functor XOR 1, L_0x55d44e8eacc0, L_0x55d44e8eadf0, C4<0>, C4<0>;
L_0x55d44e8ea760 .functor XOR 1, L_0x55d44e8ea6f0, L_0x55d44e8eaf70, C4<0>, C4<0>;
L_0x55d44e8ea820 .functor AND 1, L_0x55d44e8eacc0, L_0x55d44e8eadf0, C4<1>, C4<1>;
L_0x55d44e8ea930 .functor AND 1, L_0x55d44e8eacc0, L_0x55d44e8eaf70, C4<1>, C4<1>;
L_0x55d44e8ea9f0 .functor OR 1, L_0x55d44e8ea820, L_0x55d44e8ea930, C4<0>, C4<0>;
L_0x55d44e8eab00 .functor AND 1, L_0x55d44e8eaf70, L_0x55d44e8eadf0, C4<1>, C4<1>;
L_0x55d44e8eabb0 .functor OR 1, L_0x55d44e8ea9f0, L_0x55d44e8eab00, C4<0>, C4<0>;
v0x55d44d689c00_0 .net *"_s0", 0 0, L_0x55d44e8ea6f0;  1 drivers
v0x55d44d689cc0_0 .net *"_s10", 0 0, L_0x55d44e8eab00;  1 drivers
v0x55d44d67d2b0_0 .net *"_s4", 0 0, L_0x55d44e8ea820;  1 drivers
v0x55d44d67d3a0_0 .net *"_s6", 0 0, L_0x55d44e8ea930;  1 drivers
v0x55d44d68c780_0 .net *"_s8", 0 0, L_0x55d44e8ea9f0;  1 drivers
v0x55d44d695210_0 .net "a", 0 0, L_0x55d44e8eacc0;  1 drivers
v0x55d44d6952d0_0 .net "b", 0 0, L_0x55d44e8eadf0;  1 drivers
v0x55d44d694e30_0 .net "ca", 0 0, L_0x55d44e8eabb0;  1 drivers
v0x55d44d694ed0_0 .net "cin", 0 0, L_0x55d44e8eaf70;  1 drivers
v0x55d44d68c410_0 .net "sum", 0 0, L_0x55d44e8ea760;  1 drivers
S_0x55d44d6922c0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d6a3190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8eb0a0 .functor XOR 1, L_0x55d44e8eb540, L_0x55d44e8eb700, C4<0>, C4<0>;
L_0x55d44e8eb110 .functor XOR 1, L_0x55d44e8eb0a0, L_0x55d44e8eb8c0, C4<0>, C4<0>;
L_0x55d44e8eb180 .functor AND 1, L_0x55d44e8eb540, L_0x55d44e8eb700, C4<1>, C4<1>;
L_0x55d44e8eb1f0 .functor AND 1, L_0x55d44e8eb540, L_0x55d44e8eb8c0, C4<1>, C4<1>;
L_0x55d44e8eb2b0 .functor OR 1, L_0x55d44e8eb180, L_0x55d44e8eb1f0, C4<0>, C4<0>;
L_0x55d44e8eb3c0 .functor AND 1, L_0x55d44e8eb8c0, L_0x55d44e8eb700, C4<1>, C4<1>;
L_0x55d44e8eb430 .functor OR 1, L_0x55d44e8eb2b0, L_0x55d44e8eb3c0, C4<0>, C4<0>;
v0x55d44d691ee0_0 .net *"_s0", 0 0, L_0x55d44e8eb0a0;  1 drivers
v0x55d44d691fc0_0 .net *"_s10", 0 0, L_0x55d44e8eb3c0;  1 drivers
v0x55d44d68f370_0 .net *"_s4", 0 0, L_0x55d44e8eb180;  1 drivers
v0x55d44d68f430_0 .net *"_s6", 0 0, L_0x55d44e8eb1f0;  1 drivers
v0x55d44d68ef90_0 .net *"_s8", 0 0, L_0x55d44e8eb2b0;  1 drivers
v0x55d44d68bfe0_0 .net "a", 0 0, L_0x55d44e8eb540;  1 drivers
v0x55d44d68c0a0_0 .net "b", 0 0, L_0x55d44e8eb700;  1 drivers
v0x55d44d693310_0 .net "ca", 0 0, L_0x55d44e8eb430;  1 drivers
v0x55d44d6933b0_0 .net "cin", 0 0, L_0x55d44e8eb8c0;  1 drivers
v0x55d44d6947f0_0 .net "sum", 0 0, L_0x55d44e8eb110;  1 drivers
S_0x55d44d68e8a0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44d6a3570;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d67a070_0 .net "a", 3 0, L_0x55d44e8ee690;  1 drivers
v0x55d44d67a170_0 .net "b", 3 0, L_0x55d44e8ee780;  1 drivers
v0x55d44d67b4a0_0 .net "ca", 3 0, L_0x55d44e8ee520;  1 drivers
v0x55d44d67b560_0 .net "cin", 3 0, L_0x55d44e8ee870;  1 drivers
v0x55d44d677120_0 .net "sum", 3 0, L_0x55d44e8ee480;  1 drivers
L_0x55d44e8ec440 .part L_0x55d44e8ee690, 0, 1;
L_0x55d44e8ec570 .part L_0x55d44e8ee780, 0, 1;
L_0x55d44e8ec6a0 .part L_0x55d44e8ee870, 0, 1;
L_0x55d44e8eccb0 .part L_0x55d44e8ee690, 1, 1;
L_0x55d44e8ecde0 .part L_0x55d44e8ee780, 1, 1;
L_0x55d44e8ecf10 .part L_0x55d44e8ee870, 1, 1;
L_0x55d44e8ed650 .part L_0x55d44e8ee690, 2, 1;
L_0x55d44e8ed780 .part L_0x55d44e8ee780, 2, 1;
L_0x55d44e8ed900 .part L_0x55d44e8ee870, 2, 1;
L_0x55d44e8eded0 .part L_0x55d44e8ee690, 3, 1;
L_0x55d44e8ee090 .part L_0x55d44e8ee780, 3, 1;
L_0x55d44e8ee250 .part L_0x55d44e8ee870, 3, 1;
L_0x55d44e8ee480 .concat8 [ 1 1 1 1], L_0x55d44e8ebee0, L_0x55d44e8ec840, L_0x55d44e8ed0f0, L_0x55d44e8edaa0;
L_0x55d44e8ee520 .concat8 [ 1 1 1 1], L_0x55d44e8ec330, L_0x55d44e8ecba0, L_0x55d44e8ed540, L_0x55d44e8eddc0;
S_0x55d44d68a560 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d68e8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8eba80 .functor XOR 1, L_0x55d44e8ec440, L_0x55d44e8ec570, C4<0>, C4<0>;
L_0x55d44e8ebee0 .functor XOR 1, L_0x55d44e8eba80, L_0x55d44e8ec6a0, C4<0>, C4<0>;
L_0x55d44e8ebfa0 .functor AND 1, L_0x55d44e8ec440, L_0x55d44e8ec570, C4<1>, C4<1>;
L_0x55d44e8ec0b0 .functor AND 1, L_0x55d44e8ec440, L_0x55d44e8ec6a0, C4<1>, C4<1>;
L_0x55d44e8ec170 .functor OR 1, L_0x55d44e8ebfa0, L_0x55d44e8ec0b0, C4<0>, C4<0>;
L_0x55d44e8ec280 .functor AND 1, L_0x55d44e8ec6a0, L_0x55d44e8ec570, C4<1>, C4<1>;
L_0x55d44e8ec330 .functor OR 1, L_0x55d44e8ec170, L_0x55d44e8ec280, C4<0>, C4<0>;
v0x55d44d68b8f0_0 .net *"_s0", 0 0, L_0x55d44e8eba80;  1 drivers
v0x55d44d68b990_0 .net *"_s10", 0 0, L_0x55d44e8ec280;  1 drivers
v0x55d44d67fe30_0 .net *"_s4", 0 0, L_0x55d44e8ebfa0;  1 drivers
v0x55d44d67ff20_0 .net *"_s6", 0 0, L_0x55d44e8ec0b0;  1 drivers
v0x55d44d6888c0_0 .net *"_s8", 0 0, L_0x55d44e8ec170;  1 drivers
v0x55d44d6884e0_0 .net "a", 0 0, L_0x55d44e8ec440;  1 drivers
v0x55d44d6885a0_0 .net "b", 0 0, L_0x55d44e8ec570;  1 drivers
v0x55d44d67fa10_0 .net "ca", 0 0, L_0x55d44e8ec330;  1 drivers
v0x55d44d67fab0_0 .net "cin", 0 0, L_0x55d44e8ec6a0;  1 drivers
v0x55d44d685a20_0 .net "sum", 0 0, L_0x55d44e8ebee0;  1 drivers
S_0x55d44d685590 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d68e8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8ec7d0 .functor XOR 1, L_0x55d44e8eccb0, L_0x55d44e8ecde0, C4<0>, C4<0>;
L_0x55d44e8ec840 .functor XOR 1, L_0x55d44e8ec7d0, L_0x55d44e8ecf10, C4<0>, C4<0>;
L_0x55d44e8ec8b0 .functor AND 1, L_0x55d44e8eccb0, L_0x55d44e8ecde0, C4<1>, C4<1>;
L_0x55d44e8ec920 .functor AND 1, L_0x55d44e8eccb0, L_0x55d44e8ecf10, C4<1>, C4<1>;
L_0x55d44e8ec9e0 .functor OR 1, L_0x55d44e8ec8b0, L_0x55d44e8ec920, C4<0>, C4<0>;
L_0x55d44e8ecaf0 .functor AND 1, L_0x55d44e8ecf10, L_0x55d44e8ecde0, C4<1>, C4<1>;
L_0x55d44e8ecba0 .functor OR 1, L_0x55d44e8ec9e0, L_0x55d44e8ecaf0, C4<0>, C4<0>;
v0x55d44d682a20_0 .net *"_s0", 0 0, L_0x55d44e8ec7d0;  1 drivers
v0x55d44d682ae0_0 .net *"_s10", 0 0, L_0x55d44e8ecaf0;  1 drivers
v0x55d44d682640_0 .net *"_s4", 0 0, L_0x55d44e8ec8b0;  1 drivers
v0x55d44d682730_0 .net *"_s6", 0 0, L_0x55d44e8ec920;  1 drivers
v0x55d44d67f690_0 .net *"_s8", 0 0, L_0x55d44e8ec9e0;  1 drivers
v0x55d44d6869c0_0 .net "a", 0 0, L_0x55d44e8eccb0;  1 drivers
v0x55d44d686a80_0 .net "b", 0 0, L_0x55d44e8ecde0;  1 drivers
v0x55d44d687df0_0 .net "ca", 0 0, L_0x55d44e8ecba0;  1 drivers
v0x55d44d687eb0_0 .net "cin", 0 0, L_0x55d44e8ecf10;  1 drivers
v0x55d44d683b20_0 .net "sum", 0 0, L_0x55d44e8ec840;  1 drivers
S_0x55d44d684ea0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d68e8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8ed080 .functor XOR 1, L_0x55d44e8ed650, L_0x55d44e8ed780, C4<0>, C4<0>;
L_0x55d44e8ed0f0 .functor XOR 1, L_0x55d44e8ed080, L_0x55d44e8ed900, C4<0>, C4<0>;
L_0x55d44e8ed1b0 .functor AND 1, L_0x55d44e8ed650, L_0x55d44e8ed780, C4<1>, C4<1>;
L_0x55d44e8ed2c0 .functor AND 1, L_0x55d44e8ed650, L_0x55d44e8ed900, C4<1>, C4<1>;
L_0x55d44e8ed380 .functor OR 1, L_0x55d44e8ed1b0, L_0x55d44e8ed2c0, C4<0>, C4<0>;
L_0x55d44e8ed490 .functor AND 1, L_0x55d44e8ed900, L_0x55d44e8ed780, C4<1>, C4<1>;
L_0x55d44e8ed540 .functor OR 1, L_0x55d44e8ed380, L_0x55d44e8ed490, C4<0>, C4<0>;
v0x55d44d680b20_0 .net *"_s0", 0 0, L_0x55d44e8ed080;  1 drivers
v0x55d44d680be0_0 .net *"_s10", 0 0, L_0x55d44e8ed490;  1 drivers
v0x55d44d681f50_0 .net *"_s4", 0 0, L_0x55d44e8ed1b0;  1 drivers
v0x55d44d682040_0 .net *"_s6", 0 0, L_0x55d44e8ed2c0;  1 drivers
v0x55d44d67dc10_0 .net *"_s8", 0 0, L_0x55d44e8ed380;  1 drivers
v0x55d44d67efa0_0 .net "a", 0 0, L_0x55d44e8ed650;  1 drivers
v0x55d44d67f060_0 .net "b", 0 0, L_0x55d44e8ed780;  1 drivers
v0x55d44d6734e0_0 .net "ca", 0 0, L_0x55d44e8ed540;  1 drivers
v0x55d44d673580_0 .net "cin", 0 0, L_0x55d44e8ed900;  1 drivers
v0x55d44d67c020_0 .net "sum", 0 0, L_0x55d44e8ed0f0;  1 drivers
S_0x55d44d67bb90 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d68e8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8eda30 .functor XOR 1, L_0x55d44e8eded0, L_0x55d44e8ee090, C4<0>, C4<0>;
L_0x55d44e8edaa0 .functor XOR 1, L_0x55d44e8eda30, L_0x55d44e8ee250, C4<0>, C4<0>;
L_0x55d44e8edb10 .functor AND 1, L_0x55d44e8eded0, L_0x55d44e8ee090, C4<1>, C4<1>;
L_0x55d44e8edb80 .functor AND 1, L_0x55d44e8eded0, L_0x55d44e8ee250, C4<1>, C4<1>;
L_0x55d44e8edc40 .functor OR 1, L_0x55d44e8edb10, L_0x55d44e8edb80, C4<0>, C4<0>;
L_0x55d44e8edd50 .functor AND 1, L_0x55d44e8ee250, L_0x55d44e8ee090, C4<1>, C4<1>;
L_0x55d44e8eddc0 .functor OR 1, L_0x55d44e8edc40, L_0x55d44e8edd50, C4<0>, C4<0>;
v0x55d44d6730c0_0 .net *"_s0", 0 0, L_0x55d44e8eda30;  1 drivers
v0x55d44d6731a0_0 .net *"_s10", 0 0, L_0x55d44e8edd50;  1 drivers
v0x55d44d679020_0 .net *"_s4", 0 0, L_0x55d44e8edb10;  1 drivers
v0x55d44d6790e0_0 .net *"_s6", 0 0, L_0x55d44e8edb80;  1 drivers
v0x55d44d678c40_0 .net *"_s8", 0 0, L_0x55d44e8edc40;  1 drivers
v0x55d44d6760d0_0 .net "a", 0 0, L_0x55d44e8eded0;  1 drivers
v0x55d44d676190_0 .net "b", 0 0, L_0x55d44e8ee090;  1 drivers
v0x55d44d675cf0_0 .net "ca", 0 0, L_0x55d44e8eddc0;  1 drivers
v0x55d44d675d90_0 .net "cin", 0 0, L_0x55d44e8ee250;  1 drivers
v0x55d44d672df0_0 .net "sum", 0 0, L_0x55d44e8edaa0;  1 drivers
S_0x55d44d678550 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44d6a3570;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d65f080_0 .net "a", 3 0, L_0x55d44e8f1150;  1 drivers
v0x55d44d65f180_0 .net "b", 3 0, L_0x55d44e8f11f0;  1 drivers
v0x55d44d65eca0_0 .net "ca", 3 0, L_0x55d44e8f0fe0;  1 drivers
v0x55d44d65ed60_0 .net "cin", 3 0, L_0x55d44e8f12e0;  1 drivers
v0x55d44d65c130_0 .net "sum", 3 0, L_0x55d44e8f0f40;  1 drivers
L_0x55d44e8eef00 .part L_0x55d44e8f1150, 0, 1;
L_0x55d44e8ef030 .part L_0x55d44e8f11f0, 0, 1;
L_0x55d44e8ef160 .part L_0x55d44e8f12e0, 0, 1;
L_0x55d44e8ef770 .part L_0x55d44e8f1150, 1, 1;
L_0x55d44e8ef8a0 .part L_0x55d44e8f11f0, 1, 1;
L_0x55d44e8ef9d0 .part L_0x55d44e8f12e0, 1, 1;
L_0x55d44e8f0110 .part L_0x55d44e8f1150, 2, 1;
L_0x55d44e8f0240 .part L_0x55d44e8f11f0, 2, 1;
L_0x55d44e8f03c0 .part L_0x55d44e8f12e0, 2, 1;
L_0x55d44e8f0990 .part L_0x55d44e8f1150, 3, 1;
L_0x55d44e8f0b50 .part L_0x55d44e8f11f0, 3, 1;
L_0x55d44e8f0d10 .part L_0x55d44e8f12e0, 3, 1;
L_0x55d44e8f0f40 .concat8 [ 1 1 1 1], L_0x55d44e8ee9a0, L_0x55d44e8ef300, L_0x55d44e8efbb0, L_0x55d44e8f0560;
L_0x55d44e8f0fe0 .concat8 [ 1 1 1 1], L_0x55d44e8eedf0, L_0x55d44e8ef660, L_0x55d44e8f0000, L_0x55d44e8f0880;
S_0x55d44d6741d0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d678550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8ee410 .functor XOR 1, L_0x55d44e8eef00, L_0x55d44e8ef030, C4<0>, C4<0>;
L_0x55d44e8ee9a0 .functor XOR 1, L_0x55d44e8ee410, L_0x55d44e8ef160, C4<0>, C4<0>;
L_0x55d44e8eea60 .functor AND 1, L_0x55d44e8eef00, L_0x55d44e8ef030, C4<1>, C4<1>;
L_0x55d44e8eeb70 .functor AND 1, L_0x55d44e8eef00, L_0x55d44e8ef160, C4<1>, C4<1>;
L_0x55d44e8eec30 .functor OR 1, L_0x55d44e8eea60, L_0x55d44e8eeb70, C4<0>, C4<0>;
L_0x55d44e8eed40 .functor AND 1, L_0x55d44e8ef160, L_0x55d44e8ef030, C4<1>, C4<1>;
L_0x55d44e8eedf0 .functor OR 1, L_0x55d44e8eec30, L_0x55d44e8eed40, C4<0>, C4<0>;
v0x55d44d675600_0 .net *"_s0", 0 0, L_0x55d44e8ee410;  1 drivers
v0x55d44d6756a0_0 .net *"_s10", 0 0, L_0x55d44e8eed40;  1 drivers
v0x55d44d6712c0_0 .net *"_s4", 0 0, L_0x55d44e8eea60;  1 drivers
v0x55d44d6713b0_0 .net *"_s6", 0 0, L_0x55d44e8eeb70;  1 drivers
v0x55d44d672650_0 .net *"_s8", 0 0, L_0x55d44e8eec30;  1 drivers
v0x55d44d666aa0_0 .net "a", 0 0, L_0x55d44e8eef00;  1 drivers
v0x55d44d666b60_0 .net "b", 0 0, L_0x55d44e8ef030;  1 drivers
v0x55d44d66f530_0 .net "ca", 0 0, L_0x55d44e8eedf0;  1 drivers
v0x55d44d66f5d0_0 .net "cin", 0 0, L_0x55d44e8ef160;  1 drivers
v0x55d44d66f150_0 .net "sum", 0 0, L_0x55d44e8ee9a0;  1 drivers
S_0x55d44d666680 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d678550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8ef290 .functor XOR 1, L_0x55d44e8ef770, L_0x55d44e8ef8a0, C4<0>, C4<0>;
L_0x55d44e8ef300 .functor XOR 1, L_0x55d44e8ef290, L_0x55d44e8ef9d0, C4<0>, C4<0>;
L_0x55d44e8ef370 .functor AND 1, L_0x55d44e8ef770, L_0x55d44e8ef8a0, C4<1>, C4<1>;
L_0x55d44e8ef3e0 .functor AND 1, L_0x55d44e8ef770, L_0x55d44e8ef9d0, C4<1>, C4<1>;
L_0x55d44e8ef4a0 .functor OR 1, L_0x55d44e8ef370, L_0x55d44e8ef3e0, C4<0>, C4<0>;
L_0x55d44e8ef5b0 .functor AND 1, L_0x55d44e8ef9d0, L_0x55d44e8ef8a0, C4<1>, C4<1>;
L_0x55d44e8ef660 .functor OR 1, L_0x55d44e8ef4a0, L_0x55d44e8ef5b0, C4<0>, C4<0>;
v0x55d44d66c5e0_0 .net *"_s0", 0 0, L_0x55d44e8ef290;  1 drivers
v0x55d44d66c6c0_0 .net *"_s10", 0 0, L_0x55d44e8ef5b0;  1 drivers
v0x55d44d66c200_0 .net *"_s4", 0 0, L_0x55d44e8ef370;  1 drivers
v0x55d44d66c2d0_0 .net *"_s6", 0 0, L_0x55d44e8ef3e0;  1 drivers
v0x55d44d669690_0 .net *"_s8", 0 0, L_0x55d44e8ef4a0;  1 drivers
v0x55d44d669770_0 .net "a", 0 0, L_0x55d44e8ef770;  1 drivers
v0x55d44d6692b0_0 .net "b", 0 0, L_0x55d44e8ef8a0;  1 drivers
v0x55d44d669370_0 .net "ca", 0 0, L_0x55d44e8ef660;  1 drivers
v0x55d44d666300_0 .net "cin", 0 0, L_0x55d44e8ef9d0;  1 drivers
v0x55d44d66d630_0 .net "sum", 0 0, L_0x55d44e8ef300;  1 drivers
S_0x55d44d66ea60 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d678550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8efb40 .functor XOR 1, L_0x55d44e8f0110, L_0x55d44e8f0240, C4<0>, C4<0>;
L_0x55d44e8efbb0 .functor XOR 1, L_0x55d44e8efb40, L_0x55d44e8f03c0, C4<0>, C4<0>;
L_0x55d44e8efc70 .functor AND 1, L_0x55d44e8f0110, L_0x55d44e8f0240, C4<1>, C4<1>;
L_0x55d44e8efd80 .functor AND 1, L_0x55d44e8f0110, L_0x55d44e8f03c0, C4<1>, C4<1>;
L_0x55d44e8efe40 .functor OR 1, L_0x55d44e8efc70, L_0x55d44e8efd80, C4<0>, C4<0>;
L_0x55d44e8eff50 .functor AND 1, L_0x55d44e8f03c0, L_0x55d44e8f0240, C4<1>, C4<1>;
L_0x55d44e8f0000 .functor OR 1, L_0x55d44e8efe40, L_0x55d44e8eff50, C4<0>, C4<0>;
v0x55d44d66a6e0_0 .net *"_s0", 0 0, L_0x55d44e8efb40;  1 drivers
v0x55d44d66a7a0_0 .net *"_s10", 0 0, L_0x55d44e8eff50;  1 drivers
v0x55d44d66bb10_0 .net *"_s4", 0 0, L_0x55d44e8efc70;  1 drivers
v0x55d44d66bc00_0 .net *"_s6", 0 0, L_0x55d44e8efd80;  1 drivers
v0x55d44d667790_0 .net *"_s8", 0 0, L_0x55d44e8efe40;  1 drivers
v0x55d44d668bc0_0 .net "a", 0 0, L_0x55d44e8f0110;  1 drivers
v0x55d44d668c80_0 .net "b", 0 0, L_0x55d44e8f0240;  1 drivers
v0x55d44d664880_0 .net "ca", 0 0, L_0x55d44e8f0000;  1 drivers
v0x55d44d664920_0 .net "cin", 0 0, L_0x55d44e8f03c0;  1 drivers
v0x55d44d665cc0_0 .net "sum", 0 0, L_0x55d44e8efbb0;  1 drivers
S_0x55d44d663310 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d678550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8f04f0 .functor XOR 1, L_0x55d44e8f0990, L_0x55d44e8f0b50, C4<0>, C4<0>;
L_0x55d44e8f0560 .functor XOR 1, L_0x55d44e8f04f0, L_0x55d44e8f0d10, C4<0>, C4<0>;
L_0x55d44e8f05d0 .functor AND 1, L_0x55d44e8f0990, L_0x55d44e8f0b50, C4<1>, C4<1>;
L_0x55d44e8f0640 .functor AND 1, L_0x55d44e8f0990, L_0x55d44e8f0d10, C4<1>, C4<1>;
L_0x55d44e8f0700 .functor OR 1, L_0x55d44e8f05d0, L_0x55d44e8f0640, C4<0>, C4<0>;
L_0x55d44e8f0810 .functor AND 1, L_0x55d44e8f0d10, L_0x55d44e8f0b50, C4<1>, C4<1>;
L_0x55d44e8f0880 .functor OR 1, L_0x55d44e8f0700, L_0x55d44e8f0810, C4<0>, C4<0>;
v0x55d44d6569c0_0 .net *"_s0", 0 0, L_0x55d44e8f04f0;  1 drivers
v0x55d44d656aa0_0 .net *"_s10", 0 0, L_0x55d44e8f0810;  1 drivers
v0x55d44d64a070_0 .net *"_s4", 0 0, L_0x55d44e8f05d0;  1 drivers
v0x55d44d64a130_0 .net *"_s6", 0 0, L_0x55d44e8f0640;  1 drivers
v0x55d44d659540_0 .net *"_s8", 0 0, L_0x55d44e8f0700;  1 drivers
v0x55d44d661fd0_0 .net "a", 0 0, L_0x55d44e8f0990;  1 drivers
v0x55d44d662090_0 .net "b", 0 0, L_0x55d44e8f0b50;  1 drivers
v0x55d44d661bf0_0 .net "ca", 0 0, L_0x55d44e8f0880;  1 drivers
v0x55d44d661c90_0 .net "cin", 0 0, L_0x55d44e8f0d10;  1 drivers
v0x55d44d6591d0_0 .net "sum", 0 0, L_0x55d44e8f0560;  1 drivers
S_0x55d44d65bd50 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44d6a3570;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d648950_0 .net "a", 3 0, L_0x55d44e8f3af0;  1 drivers
v0x55d44d648a50_0 .net "b", 3 0, L_0x55d44e8f3c20;  1 drivers
v0x55d44d63fe80_0 .net "ca", 3 0, L_0x55d44e8f3980;  1 drivers
v0x55d44d63ff40_0 .net "cin", 3 0, L_0x55d44e8f3d50;  1 drivers
v0x55d44d645de0_0 .net "sum", 3 0, L_0x55d44e8f38e0;  1 drivers
L_0x55d44e8f18a0 .part L_0x55d44e8f3af0, 0, 1;
L_0x55d44e8f19d0 .part L_0x55d44e8f3c20, 0, 1;
L_0x55d44e8f1b00 .part L_0x55d44e8f3d50, 0, 1;
L_0x55d44e8f2110 .part L_0x55d44e8f3af0, 1, 1;
L_0x55d44e8f2240 .part L_0x55d44e8f3c20, 1, 1;
L_0x55d44e8f2370 .part L_0x55d44e8f3d50, 1, 1;
L_0x55d44e8f2ab0 .part L_0x55d44e8f3af0, 2, 1;
L_0x55d44e8f2be0 .part L_0x55d44e8f3c20, 2, 1;
L_0x55d44e8f2d60 .part L_0x55d44e8f3d50, 2, 1;
L_0x55d44e8f3330 .part L_0x55d44e8f3af0, 3, 1;
L_0x55d44e8f34f0 .part L_0x55d44e8f3c20, 3, 1;
L_0x55d44e8f36b0 .part L_0x55d44e8f3d50, 3, 1;
L_0x55d44e8f38e0 .concat8 [ 1 1 1 1], L_0x55d44e8f1380, L_0x55d44e8f1ca0, L_0x55d44e8f2550, L_0x55d44e8f2f00;
L_0x55d44e8f3980 .concat8 [ 1 1 1 1], L_0x55d44e8f1790, L_0x55d44e8f2000, L_0x55d44e8f29a0, L_0x55d44e8f3220;
S_0x55d44d658da0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d65bd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8f0ed0 .functor XOR 1, L_0x55d44e8f18a0, L_0x55d44e8f19d0, C4<0>, C4<0>;
L_0x55d44e8f1380 .functor XOR 1, L_0x55d44e8f0ed0, L_0x55d44e8f1b00, C4<0>, C4<0>;
L_0x55d44e8f1440 .functor AND 1, L_0x55d44e8f18a0, L_0x55d44e8f19d0, C4<1>, C4<1>;
L_0x55d44e8f1550 .functor AND 1, L_0x55d44e8f18a0, L_0x55d44e8f1b00, C4<1>, C4<1>;
L_0x55d44e8f1610 .functor OR 1, L_0x55d44e8f1440, L_0x55d44e8f1550, C4<0>, C4<0>;
L_0x55d44e8f1720 .functor AND 1, L_0x55d44e8f1b00, L_0x55d44e8f19d0, C4<1>, C4<1>;
L_0x55d44e8f1790 .functor OR 1, L_0x55d44e8f1610, L_0x55d44e8f1720, C4<0>, C4<0>;
v0x55d44d6600d0_0 .net *"_s0", 0 0, L_0x55d44e8f0ed0;  1 drivers
v0x55d44d660170_0 .net *"_s10", 0 0, L_0x55d44e8f1720;  1 drivers
v0x55d44d661500_0 .net *"_s4", 0 0, L_0x55d44e8f1440;  1 drivers
v0x55d44d6615f0_0 .net *"_s6", 0 0, L_0x55d44e8f1550;  1 drivers
v0x55d44d65d180_0 .net *"_s8", 0 0, L_0x55d44e8f1610;  1 drivers
v0x55d44d65e5b0_0 .net "a", 0 0, L_0x55d44e8f18a0;  1 drivers
v0x55d44d65e670_0 .net "b", 0 0, L_0x55d44e8f19d0;  1 drivers
v0x55d44d65a230_0 .net "ca", 0 0, L_0x55d44e8f1790;  1 drivers
v0x55d44d65a2d0_0 .net "cin", 0 0, L_0x55d44e8f1b00;  1 drivers
v0x55d44d65b710_0 .net "sum", 0 0, L_0x55d44e8f1380;  1 drivers
S_0x55d44d657320 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d65bd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8f1c30 .functor XOR 1, L_0x55d44e8f2110, L_0x55d44e8f2240, C4<0>, C4<0>;
L_0x55d44e8f1ca0 .functor XOR 1, L_0x55d44e8f1c30, L_0x55d44e8f2370, C4<0>, C4<0>;
L_0x55d44e8f1d10 .functor AND 1, L_0x55d44e8f2110, L_0x55d44e8f2240, C4<1>, C4<1>;
L_0x55d44e8f1d80 .functor AND 1, L_0x55d44e8f2110, L_0x55d44e8f2370, C4<1>, C4<1>;
L_0x55d44e8f1e40 .functor OR 1, L_0x55d44e8f1d10, L_0x55d44e8f1d80, C4<0>, C4<0>;
L_0x55d44e8f1f50 .functor AND 1, L_0x55d44e8f2370, L_0x55d44e8f2240, C4<1>, C4<1>;
L_0x55d44e8f2000 .functor OR 1, L_0x55d44e8f1e40, L_0x55d44e8f1f50, C4<0>, C4<0>;
v0x55d44d6586b0_0 .net *"_s0", 0 0, L_0x55d44e8f1c30;  1 drivers
v0x55d44d658770_0 .net *"_s10", 0 0, L_0x55d44e8f1f50;  1 drivers
v0x55d44d64cbf0_0 .net *"_s4", 0 0, L_0x55d44e8f1d10;  1 drivers
v0x55d44d64cce0_0 .net *"_s6", 0 0, L_0x55d44e8f1d80;  1 drivers
v0x55d44d655680_0 .net *"_s8", 0 0, L_0x55d44e8f1e40;  1 drivers
v0x55d44d6552a0_0 .net "a", 0 0, L_0x55d44e8f2110;  1 drivers
v0x55d44d655360_0 .net "b", 0 0, L_0x55d44e8f2240;  1 drivers
v0x55d44d64c7d0_0 .net "ca", 0 0, L_0x55d44e8f2000;  1 drivers
v0x55d44d64c890_0 .net "cin", 0 0, L_0x55d44e8f2370;  1 drivers
v0x55d44d6527e0_0 .net "sum", 0 0, L_0x55d44e8f1ca0;  1 drivers
S_0x55d44d652350 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d65bd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8f24e0 .functor XOR 1, L_0x55d44e8f2ab0, L_0x55d44e8f2be0, C4<0>, C4<0>;
L_0x55d44e8f2550 .functor XOR 1, L_0x55d44e8f24e0, L_0x55d44e8f2d60, C4<0>, C4<0>;
L_0x55d44e8f2610 .functor AND 1, L_0x55d44e8f2ab0, L_0x55d44e8f2be0, C4<1>, C4<1>;
L_0x55d44e8f2720 .functor AND 1, L_0x55d44e8f2ab0, L_0x55d44e8f2d60, C4<1>, C4<1>;
L_0x55d44e8f27e0 .functor OR 1, L_0x55d44e8f2610, L_0x55d44e8f2720, C4<0>, C4<0>;
L_0x55d44e8f28f0 .functor AND 1, L_0x55d44e8f2d60, L_0x55d44e8f2be0, C4<1>, C4<1>;
L_0x55d44e8f29a0 .functor OR 1, L_0x55d44e8f27e0, L_0x55d44e8f28f0, C4<0>, C4<0>;
v0x55d44d64f7e0_0 .net *"_s0", 0 0, L_0x55d44e8f24e0;  1 drivers
v0x55d44d64f8a0_0 .net *"_s10", 0 0, L_0x55d44e8f28f0;  1 drivers
v0x55d44d64f400_0 .net *"_s4", 0 0, L_0x55d44e8f2610;  1 drivers
v0x55d44d64f4f0_0 .net *"_s6", 0 0, L_0x55d44e8f2720;  1 drivers
v0x55d44d64c450_0 .net *"_s8", 0 0, L_0x55d44e8f27e0;  1 drivers
v0x55d44d653780_0 .net "a", 0 0, L_0x55d44e8f2ab0;  1 drivers
v0x55d44d653840_0 .net "b", 0 0, L_0x55d44e8f2be0;  1 drivers
v0x55d44d654bb0_0 .net "ca", 0 0, L_0x55d44e8f29a0;  1 drivers
v0x55d44d654c50_0 .net "cin", 0 0, L_0x55d44e8f2d60;  1 drivers
v0x55d44d6508e0_0 .net "sum", 0 0, L_0x55d44e8f2550;  1 drivers
S_0x55d44d651c60 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d65bd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8f2e90 .functor XOR 1, L_0x55d44e8f3330, L_0x55d44e8f34f0, C4<0>, C4<0>;
L_0x55d44e8f2f00 .functor XOR 1, L_0x55d44e8f2e90, L_0x55d44e8f36b0, C4<0>, C4<0>;
L_0x55d44e8f2f70 .functor AND 1, L_0x55d44e8f3330, L_0x55d44e8f34f0, C4<1>, C4<1>;
L_0x55d44e8f2fe0 .functor AND 1, L_0x55d44e8f3330, L_0x55d44e8f36b0, C4<1>, C4<1>;
L_0x55d44e8f30a0 .functor OR 1, L_0x55d44e8f2f70, L_0x55d44e8f2fe0, C4<0>, C4<0>;
L_0x55d44e8f31b0 .functor AND 1, L_0x55d44e8f36b0, L_0x55d44e8f34f0, C4<1>, C4<1>;
L_0x55d44e8f3220 .functor OR 1, L_0x55d44e8f30a0, L_0x55d44e8f31b0, C4<0>, C4<0>;
v0x55d44d64d8e0_0 .net *"_s0", 0 0, L_0x55d44e8f2e90;  1 drivers
v0x55d44d64d9c0_0 .net *"_s10", 0 0, L_0x55d44e8f31b0;  1 drivers
v0x55d44d64ed10_0 .net *"_s4", 0 0, L_0x55d44e8f2f70;  1 drivers
v0x55d44d64edd0_0 .net *"_s6", 0 0, L_0x55d44e8f2fe0;  1 drivers
v0x55d44d64a9d0_0 .net *"_s8", 0 0, L_0x55d44e8f30a0;  1 drivers
v0x55d44d64bd60_0 .net "a", 0 0, L_0x55d44e8f3330;  1 drivers
v0x55d44d64be20_0 .net "b", 0 0, L_0x55d44e8f34f0;  1 drivers
v0x55d44d6402a0_0 .net "ca", 0 0, L_0x55d44e8f3220;  1 drivers
v0x55d44d640340_0 .net "cin", 0 0, L_0x55d44e8f36b0;  1 drivers
v0x55d44d648de0_0 .net "sum", 0 0, L_0x55d44e8f2f00;  1 drivers
S_0x55d44d643ee0 .scope module, "FA_1" "thirtBitAdder" 5 14, 6 3 0, S_0x55d44d70a270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44d5820d0_0 .net "a", 31 0, L_0x55d44e90a590;  1 drivers
v0x55d44d5821b0_0 .net "b", 31 0, L_0x55d44e90a680;  1 drivers
v0x55d44d583500_0 .net "ca", 31 0, L_0x55d44e90a400;  1 drivers
v0x55d44d5835c0_0 .net "cin", 31 0, L_0x55d44e90a770;  1 drivers
v0x55d44d57f180_0 .net "sum", 31 0, L_0x55d44e90a2c0;  1 drivers
L_0x55d44e8ff4e0 .part L_0x55d44e90a590, 0, 16;
L_0x55d44e8ff580 .part L_0x55d44e90a680, 0, 16;
L_0x55d44e8ff620 .part L_0x55d44e90a770, 0, 16;
L_0x55d44e909fb0 .part L_0x55d44e90a590, 16, 16;
L_0x55d44e90a0a0 .part L_0x55d44e90a680, 16, 16;
L_0x55d44e90a190 .part L_0x55d44e90a770, 16, 16;
L_0x55d44e90a2c0 .concat8 [ 16 16 0 0], L_0x55d44e8ff1e0, L_0x55d44e909cb0;
L_0x55d44e90a400 .concat8 [ 16 16 0 0], L_0x55d44e8ff280, L_0x55d44e909d50;
S_0x55d44d645310 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44d643ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44d5e1930_0 .net "a", 15 0, L_0x55d44e8ff4e0;  1 drivers
v0x55d44d5e1a10_0 .net "b", 15 0, L_0x55d44e8ff580;  1 drivers
v0x55d44d5d5e70_0 .net "ca", 15 0, L_0x55d44e8ff280;  1 drivers
v0x55d44d5d5f30_0 .net "cin", 15 0, L_0x55d44e8ff620;  1 drivers
v0x55d44d5de900_0 .net "sum", 15 0, L_0x55d44e8ff1e0;  1 drivers
L_0x55d44e8f70b0 .part L_0x55d44e8ff4e0, 0, 4;
L_0x55d44e8f7150 .part L_0x55d44e8ff580, 0, 4;
L_0x55d44e8f71f0 .part L_0x55d44e8ff620, 0, 4;
L_0x55d44e8f9a40 .part L_0x55d44e8ff4e0, 4, 4;
L_0x55d44e8f9b30 .part L_0x55d44e8ff580, 4, 4;
L_0x55d44e8f9c20 .part L_0x55d44e8ff620, 4, 4;
L_0x55d44e8fc500 .part L_0x55d44e8ff4e0, 8, 4;
L_0x55d44e8fc5a0 .part L_0x55d44e8ff580, 8, 4;
L_0x55d44e8fc690 .part L_0x55d44e8ff620, 8, 4;
L_0x55d44e8fede0 .part L_0x55d44e8ff4e0, 12, 4;
L_0x55d44e8fef10 .part L_0x55d44e8ff580, 12, 4;
L_0x55d44e8ff040 .part L_0x55d44e8ff620, 12, 4;
L_0x55d44e8ff1e0 .concat8 [ 4 4 4 4], L_0x55d44e8f6ea0, L_0x55d44e8f9830, L_0x55d44e8fc2f0, L_0x55d44e8febd0;
L_0x55d44e8ff280 .concat8 [ 4 4 4 4], L_0x55d44e8f6f40, L_0x55d44e8f98d0, L_0x55d44e8fc390, L_0x55d44e8fec70;
S_0x55d44d640f90 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44d645310;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d627ab0_0 .net "a", 3 0, L_0x55d44e8f70b0;  1 drivers
v0x55d44d627bb0_0 .net "b", 3 0, L_0x55d44e8f7150;  1 drivers
v0x55d44d624f40_0 .net "ca", 3 0, L_0x55d44e8f6f40;  1 drivers
v0x55d44d625030_0 .net "cin", 3 0, L_0x55d44e8f71f0;  1 drivers
v0x55d44d624b60_0 .net "sum", 3 0, L_0x55d44e8f6ea0;  1 drivers
L_0x55d44e8f4e60 .part L_0x55d44e8f70b0, 0, 1;
L_0x55d44e8f4f90 .part L_0x55d44e8f7150, 0, 1;
L_0x55d44e8f50c0 .part L_0x55d44e8f71f0, 0, 1;
L_0x55d44e8f56d0 .part L_0x55d44e8f70b0, 1, 1;
L_0x55d44e8f5800 .part L_0x55d44e8f7150, 1, 1;
L_0x55d44e8f5930 .part L_0x55d44e8f71f0, 1, 1;
L_0x55d44e8f6070 .part L_0x55d44e8f70b0, 2, 1;
L_0x55d44e8f61a0 .part L_0x55d44e8f7150, 2, 1;
L_0x55d44e8f6320 .part L_0x55d44e8f71f0, 2, 1;
L_0x55d44e8f68f0 .part L_0x55d44e8f70b0, 3, 1;
L_0x55d44e8f6ab0 .part L_0x55d44e8f7150, 3, 1;
L_0x55d44e8f6c70 .part L_0x55d44e8f71f0, 3, 1;
L_0x55d44e8f6ea0 .concat8 [ 1 1 1 1], L_0x55d44e8f3870, L_0x55d44e8f5260, L_0x55d44e8f5b10, L_0x55d44e8f64c0;
L_0x55d44e8f6f40 .concat8 [ 1 1 1 1], L_0x55d44e8f4d50, L_0x55d44e8f55c0, L_0x55d44e8f5f60, L_0x55d44e8f67e0;
S_0x55d44d6423c0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d640f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8f3e80 .functor XOR 1, L_0x55d44e8f4e60, L_0x55d44e8f4f90, C4<0>, C4<0>;
L_0x55d44e8f3870 .functor XOR 1, L_0x55d44e8f3e80, L_0x55d44e8f50c0, C4<0>, C4<0>;
L_0x55d44e8f4a00 .functor AND 1, L_0x55d44e8f4e60, L_0x55d44e8f4f90, C4<1>, C4<1>;
L_0x55d44e8f4b10 .functor AND 1, L_0x55d44e8f4e60, L_0x55d44e8f50c0, C4<1>, C4<1>;
L_0x55d44e8f4bd0 .functor OR 1, L_0x55d44e8f4a00, L_0x55d44e8f4b10, C4<0>, C4<0>;
L_0x55d44e8f4ce0 .functor AND 1, L_0x55d44e8f50c0, L_0x55d44e8f4f90, C4<1>, C4<1>;
L_0x55d44e8f4d50 .functor OR 1, L_0x55d44e8f4bd0, L_0x55d44e8f4ce0, C4<0>, C4<0>;
v0x55d44d63e080_0 .net *"_s0", 0 0, L_0x55d44e8f3e80;  1 drivers
v0x55d44d63e120_0 .net *"_s10", 0 0, L_0x55d44e8f4ce0;  1 drivers
v0x55d44d63f410_0 .net *"_s4", 0 0, L_0x55d44e8f4a00;  1 drivers
v0x55d44d63f4e0_0 .net *"_s6", 0 0, L_0x55d44e8f4b10;  1 drivers
v0x55d44d633860_0 .net *"_s8", 0 0, L_0x55d44e8f4bd0;  1 drivers
v0x55d44d63c2f0_0 .net "a", 0 0, L_0x55d44e8f4e60;  1 drivers
v0x55d44d63c3b0_0 .net "b", 0 0, L_0x55d44e8f4f90;  1 drivers
v0x55d44d63bf10_0 .net "ca", 0 0, L_0x55d44e8f4d50;  1 drivers
v0x55d44d63bfb0_0 .net "cin", 0 0, L_0x55d44e8f50c0;  1 drivers
v0x55d44d633440_0 .net "sum", 0 0, L_0x55d44e8f3870;  1 drivers
S_0x55d44d6393a0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d640f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8f51f0 .functor XOR 1, L_0x55d44e8f56d0, L_0x55d44e8f5800, C4<0>, C4<0>;
L_0x55d44e8f5260 .functor XOR 1, L_0x55d44e8f51f0, L_0x55d44e8f5930, C4<0>, C4<0>;
L_0x55d44e8f52d0 .functor AND 1, L_0x55d44e8f56d0, L_0x55d44e8f5800, C4<1>, C4<1>;
L_0x55d44e8f5340 .functor AND 1, L_0x55d44e8f56d0, L_0x55d44e8f5930, C4<1>, C4<1>;
L_0x55d44e8f5400 .functor OR 1, L_0x55d44e8f52d0, L_0x55d44e8f5340, C4<0>, C4<0>;
L_0x55d44e8f5510 .functor AND 1, L_0x55d44e8f5930, L_0x55d44e8f5800, C4<1>, C4<1>;
L_0x55d44e8f55c0 .functor OR 1, L_0x55d44e8f5400, L_0x55d44e8f5510, C4<0>, C4<0>;
v0x55d44d638fc0_0 .net *"_s0", 0 0, L_0x55d44e8f51f0;  1 drivers
v0x55d44d6390a0_0 .net *"_s10", 0 0, L_0x55d44e8f5510;  1 drivers
v0x55d44d636450_0 .net *"_s4", 0 0, L_0x55d44e8f52d0;  1 drivers
v0x55d44d636520_0 .net *"_s6", 0 0, L_0x55d44e8f5340;  1 drivers
v0x55d44d636070_0 .net *"_s8", 0 0, L_0x55d44e8f5400;  1 drivers
v0x55d44d633030_0 .net "a", 0 0, L_0x55d44e8f56d0;  1 drivers
v0x55d44d6330f0_0 .net "b", 0 0, L_0x55d44e8f5800;  1 drivers
v0x55d44d63a3f0_0 .net "ca", 0 0, L_0x55d44e8f55c0;  1 drivers
v0x55d44d63a490_0 .net "cin", 0 0, L_0x55d44e8f5930;  1 drivers
v0x55d44d63b820_0 .net "sum", 0 0, L_0x55d44e8f5260;  1 drivers
S_0x55d44d6374a0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d640f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8f5aa0 .functor XOR 1, L_0x55d44e8f6070, L_0x55d44e8f61a0, C4<0>, C4<0>;
L_0x55d44e8f5b10 .functor XOR 1, L_0x55d44e8f5aa0, L_0x55d44e8f6320, C4<0>, C4<0>;
L_0x55d44e8f5bd0 .functor AND 1, L_0x55d44e8f6070, L_0x55d44e8f61a0, C4<1>, C4<1>;
L_0x55d44e8f5ce0 .functor AND 1, L_0x55d44e8f6070, L_0x55d44e8f6320, C4<1>, C4<1>;
L_0x55d44e8f5da0 .functor OR 1, L_0x55d44e8f5bd0, L_0x55d44e8f5ce0, C4<0>, C4<0>;
L_0x55d44e8f5eb0 .functor AND 1, L_0x55d44e8f6320, L_0x55d44e8f61a0, C4<1>, C4<1>;
L_0x55d44e8f5f60 .functor OR 1, L_0x55d44e8f5da0, L_0x55d44e8f5eb0, C4<0>, C4<0>;
v0x55d44d6388d0_0 .net *"_s0", 0 0, L_0x55d44e8f5aa0;  1 drivers
v0x55d44d638990_0 .net *"_s10", 0 0, L_0x55d44e8f5eb0;  1 drivers
v0x55d44d634550_0 .net *"_s4", 0 0, L_0x55d44e8f5bd0;  1 drivers
v0x55d44d634640_0 .net *"_s6", 0 0, L_0x55d44e8f5ce0;  1 drivers
v0x55d44d635980_0 .net *"_s8", 0 0, L_0x55d44e8f5da0;  1 drivers
v0x55d44d631510_0 .net "a", 0 0, L_0x55d44e8f6070;  1 drivers
v0x55d44d6315d0_0 .net "b", 0 0, L_0x55d44e8f61a0;  1 drivers
v0x55d44d632940_0 .net "ca", 0 0, L_0x55d44e8f5f60;  1 drivers
v0x55d44d6329e0_0 .net "cin", 0 0, L_0x55d44e8f6320;  1 drivers
v0x55d44d62d180_0 .net "sum", 0 0, L_0x55d44e8f5b10;  1 drivers
S_0x55d44d61f7d0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d640f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8f6450 .functor XOR 1, L_0x55d44e8f68f0, L_0x55d44e8f6ab0, C4<0>, C4<0>;
L_0x55d44e8f64c0 .functor XOR 1, L_0x55d44e8f6450, L_0x55d44e8f6c70, C4<0>, C4<0>;
L_0x55d44e8f6530 .functor AND 1, L_0x55d44e8f68f0, L_0x55d44e8f6ab0, C4<1>, C4<1>;
L_0x55d44e8f65a0 .functor AND 1, L_0x55d44e8f68f0, L_0x55d44e8f6c70, C4<1>, C4<1>;
L_0x55d44e8f6660 .functor OR 1, L_0x55d44e8f6530, L_0x55d44e8f65a0, C4<0>, C4<0>;
L_0x55d44e8f6770 .functor AND 1, L_0x55d44e8f6c70, L_0x55d44e8f6ab0, C4<1>, C4<1>;
L_0x55d44e8f67e0 .functor OR 1, L_0x55d44e8f6660, L_0x55d44e8f6770, C4<0>, C4<0>;
v0x55d44d612e80_0 .net *"_s0", 0 0, L_0x55d44e8f6450;  1 drivers
v0x55d44d612f60_0 .net *"_s10", 0 0, L_0x55d44e8f6770;  1 drivers
v0x55d44d622350_0 .net *"_s4", 0 0, L_0x55d44e8f6530;  1 drivers
v0x55d44d622440_0 .net *"_s6", 0 0, L_0x55d44e8f65a0;  1 drivers
v0x55d44d62ade0_0 .net *"_s8", 0 0, L_0x55d44e8f6660;  1 drivers
v0x55d44d62aa00_0 .net "a", 0 0, L_0x55d44e8f68f0;  1 drivers
v0x55d44d62aac0_0 .net "b", 0 0, L_0x55d44e8f6ab0;  1 drivers
v0x55d44d621f30_0 .net "ca", 0 0, L_0x55d44e8f67e0;  1 drivers
v0x55d44d621fd0_0 .net "cin", 0 0, L_0x55d44e8f6c70;  1 drivers
v0x55d44d627f40_0 .net "sum", 0 0, L_0x55d44e8f64c0;  1 drivers
S_0x55d44d621bb0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44d645310;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d608c90_0 .net "a", 3 0, L_0x55d44e8f9a40;  1 drivers
v0x55d44d608d90_0 .net "b", 3 0, L_0x55d44e8f9b30;  1 drivers
v0x55d44d60ebf0_0 .net "ca", 3 0, L_0x55d44e8f98d0;  1 drivers
v0x55d44d60ecb0_0 .net "cin", 3 0, L_0x55d44e8f9c20;  1 drivers
v0x55d44d60e810_0 .net "sum", 3 0, L_0x55d44e8f9830;  1 drivers
L_0x55d44e8f77f0 .part L_0x55d44e8f9a40, 0, 1;
L_0x55d44e8f7920 .part L_0x55d44e8f9b30, 0, 1;
L_0x55d44e8f7a50 .part L_0x55d44e8f9c20, 0, 1;
L_0x55d44e8f8060 .part L_0x55d44e8f9a40, 1, 1;
L_0x55d44e8f8190 .part L_0x55d44e8f9b30, 1, 1;
L_0x55d44e8f82c0 .part L_0x55d44e8f9c20, 1, 1;
L_0x55d44e8f8a00 .part L_0x55d44e8f9a40, 2, 1;
L_0x55d44e8f8b30 .part L_0x55d44e8f9b30, 2, 1;
L_0x55d44e8f8cb0 .part L_0x55d44e8f9c20, 2, 1;
L_0x55d44e8f9280 .part L_0x55d44e8f9a40, 3, 1;
L_0x55d44e8f9440 .part L_0x55d44e8f9b30, 3, 1;
L_0x55d44e8f9600 .part L_0x55d44e8f9c20, 3, 1;
L_0x55d44e8f9830 .concat8 [ 1 1 1 1], L_0x55d44e8f7290, L_0x55d44e8f7bf0, L_0x55d44e8f84a0, L_0x55d44e8f8e50;
L_0x55d44e8f98d0 .concat8 [ 1 1 1 1], L_0x55d44e8f76e0, L_0x55d44e8f7f50, L_0x55d44e8f88f0, L_0x55d44e8f9170;
S_0x55d44d628ee0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d621bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8f6e30 .functor XOR 1, L_0x55d44e8f77f0, L_0x55d44e8f7920, C4<0>, C4<0>;
L_0x55d44e8f7290 .functor XOR 1, L_0x55d44e8f6e30, L_0x55d44e8f7a50, C4<0>, C4<0>;
L_0x55d44e8f7350 .functor AND 1, L_0x55d44e8f77f0, L_0x55d44e8f7920, C4<1>, C4<1>;
L_0x55d44e8f7460 .functor AND 1, L_0x55d44e8f77f0, L_0x55d44e8f7a50, C4<1>, C4<1>;
L_0x55d44e8f7520 .functor OR 1, L_0x55d44e8f7350, L_0x55d44e8f7460, C4<0>, C4<0>;
L_0x55d44e8f7630 .functor AND 1, L_0x55d44e8f7a50, L_0x55d44e8f7920, C4<1>, C4<1>;
L_0x55d44e8f76e0 .functor OR 1, L_0x55d44e8f7520, L_0x55d44e8f7630, C4<0>, C4<0>;
v0x55d44d62a310_0 .net *"_s0", 0 0, L_0x55d44e8f6e30;  1 drivers
v0x55d44d62a3b0_0 .net *"_s10", 0 0, L_0x55d44e8f7630;  1 drivers
v0x55d44d625f90_0 .net *"_s4", 0 0, L_0x55d44e8f7350;  1 drivers
v0x55d44d626060_0 .net *"_s6", 0 0, L_0x55d44e8f7460;  1 drivers
v0x55d44d6273c0_0 .net *"_s8", 0 0, L_0x55d44e8f7520;  1 drivers
v0x55d44d623040_0 .net "a", 0 0, L_0x55d44e8f77f0;  1 drivers
v0x55d44d623100_0 .net "b", 0 0, L_0x55d44e8f7920;  1 drivers
v0x55d44d624470_0 .net "ca", 0 0, L_0x55d44e8f76e0;  1 drivers
v0x55d44d624510_0 .net "cin", 0 0, L_0x55d44e8f7a50;  1 drivers
v0x55d44d620130_0 .net "sum", 0 0, L_0x55d44e8f7290;  1 drivers
S_0x55d44d6214c0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d621bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8f7b80 .functor XOR 1, L_0x55d44e8f8060, L_0x55d44e8f8190, C4<0>, C4<0>;
L_0x55d44e8f7bf0 .functor XOR 1, L_0x55d44e8f7b80, L_0x55d44e8f82c0, C4<0>, C4<0>;
L_0x55d44e8f7c60 .functor AND 1, L_0x55d44e8f8060, L_0x55d44e8f8190, C4<1>, C4<1>;
L_0x55d44e8f7cd0 .functor AND 1, L_0x55d44e8f8060, L_0x55d44e8f82c0, C4<1>, C4<1>;
L_0x55d44e8f7d90 .functor OR 1, L_0x55d44e8f7c60, L_0x55d44e8f7cd0, C4<0>, C4<0>;
L_0x55d44e8f7ea0 .functor AND 1, L_0x55d44e8f82c0, L_0x55d44e8f8190, C4<1>, C4<1>;
L_0x55d44e8f7f50 .functor OR 1, L_0x55d44e8f7d90, L_0x55d44e8f7ea0, C4<0>, C4<0>;
v0x55d44d615a00_0 .net *"_s0", 0 0, L_0x55d44e8f7b80;  1 drivers
v0x55d44d615ae0_0 .net *"_s10", 0 0, L_0x55d44e8f7ea0;  1 drivers
v0x55d44d61e490_0 .net *"_s4", 0 0, L_0x55d44e8f7c60;  1 drivers
v0x55d44d61e560_0 .net *"_s6", 0 0, L_0x55d44e8f7cd0;  1 drivers
v0x55d44d61e0b0_0 .net *"_s8", 0 0, L_0x55d44e8f7d90;  1 drivers
v0x55d44d6155e0_0 .net "a", 0 0, L_0x55d44e8f8060;  1 drivers
v0x55d44d6156a0_0 .net "b", 0 0, L_0x55d44e8f8190;  1 drivers
v0x55d44d61b540_0 .net "ca", 0 0, L_0x55d44e8f7f50;  1 drivers
v0x55d44d61b5e0_0 .net "cin", 0 0, L_0x55d44e8f82c0;  1 drivers
v0x55d44d61b160_0 .net "sum", 0 0, L_0x55d44e8f7bf0;  1 drivers
S_0x55d44d6185f0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d621bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8f8430 .functor XOR 1, L_0x55d44e8f8a00, L_0x55d44e8f8b30, C4<0>, C4<0>;
L_0x55d44e8f84a0 .functor XOR 1, L_0x55d44e8f8430, L_0x55d44e8f8cb0, C4<0>, C4<0>;
L_0x55d44e8f8560 .functor AND 1, L_0x55d44e8f8a00, L_0x55d44e8f8b30, C4<1>, C4<1>;
L_0x55d44e8f8670 .functor AND 1, L_0x55d44e8f8a00, L_0x55d44e8f8cb0, C4<1>, C4<1>;
L_0x55d44e8f8730 .functor OR 1, L_0x55d44e8f8560, L_0x55d44e8f8670, C4<0>, C4<0>;
L_0x55d44e8f8840 .functor AND 1, L_0x55d44e8f8cb0, L_0x55d44e8f8b30, C4<1>, C4<1>;
L_0x55d44e8f88f0 .functor OR 1, L_0x55d44e8f8730, L_0x55d44e8f8840, C4<0>, C4<0>;
v0x55d44d618210_0 .net *"_s0", 0 0, L_0x55d44e8f8430;  1 drivers
v0x55d44d6182d0_0 .net *"_s10", 0 0, L_0x55d44e8f8840;  1 drivers
v0x55d44d615260_0 .net *"_s4", 0 0, L_0x55d44e8f8560;  1 drivers
v0x55d44d615350_0 .net *"_s6", 0 0, L_0x55d44e8f8670;  1 drivers
v0x55d44d61c590_0 .net *"_s8", 0 0, L_0x55d44e8f8730;  1 drivers
v0x55d44d61d9c0_0 .net "a", 0 0, L_0x55d44e8f8a00;  1 drivers
v0x55d44d61da80_0 .net "b", 0 0, L_0x55d44e8f8b30;  1 drivers
v0x55d44d619640_0 .net "ca", 0 0, L_0x55d44e8f88f0;  1 drivers
v0x55d44d6196e0_0 .net "cin", 0 0, L_0x55d44e8f8cb0;  1 drivers
v0x55d44d61ab20_0 .net "sum", 0 0, L_0x55d44e8f84a0;  1 drivers
S_0x55d44d6166f0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d621bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8f8de0 .functor XOR 1, L_0x55d44e8f9280, L_0x55d44e8f9440, C4<0>, C4<0>;
L_0x55d44e8f8e50 .functor XOR 1, L_0x55d44e8f8de0, L_0x55d44e8f9600, C4<0>, C4<0>;
L_0x55d44e8f8ec0 .functor AND 1, L_0x55d44e8f9280, L_0x55d44e8f9440, C4<1>, C4<1>;
L_0x55d44e8f8f30 .functor AND 1, L_0x55d44e8f9280, L_0x55d44e8f9600, C4<1>, C4<1>;
L_0x55d44e8f8ff0 .functor OR 1, L_0x55d44e8f8ec0, L_0x55d44e8f8f30, C4<0>, C4<0>;
L_0x55d44e8f9100 .functor AND 1, L_0x55d44e8f9600, L_0x55d44e8f9440, C4<1>, C4<1>;
L_0x55d44e8f9170 .functor OR 1, L_0x55d44e8f8ff0, L_0x55d44e8f9100, C4<0>, C4<0>;
v0x55d44d617b20_0 .net *"_s0", 0 0, L_0x55d44e8f8de0;  1 drivers
v0x55d44d617be0_0 .net *"_s10", 0 0, L_0x55d44e8f9100;  1 drivers
v0x55d44d6137e0_0 .net *"_s4", 0 0, L_0x55d44e8f8ec0;  1 drivers
v0x55d44d6138d0_0 .net *"_s6", 0 0, L_0x55d44e8f8f30;  1 drivers
v0x55d44d614b70_0 .net *"_s8", 0 0, L_0x55d44e8f8ff0;  1 drivers
v0x55d44d6090b0_0 .net "a", 0 0, L_0x55d44e8f9280;  1 drivers
v0x55d44d609170_0 .net "b", 0 0, L_0x55d44e8f9440;  1 drivers
v0x55d44d611b40_0 .net "ca", 0 0, L_0x55d44e8f9170;  1 drivers
v0x55d44d611c00_0 .net "cin", 0 0, L_0x55d44e8f9600;  1 drivers
v0x55d44d611810_0 .net "sum", 0 0, L_0x55d44e8f8e50;  1 drivers
S_0x55d44d60bca0 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44d645310;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d5ec590_0 .net "a", 3 0, L_0x55d44e8fc500;  1 drivers
v0x55d44d5ec690_0 .net "b", 3 0, L_0x55d44e8fc5a0;  1 drivers
v0x55d44d5dfc40_0 .net "ca", 3 0, L_0x55d44e8fc390;  1 drivers
v0x55d44d5dfd00_0 .net "cin", 3 0, L_0x55d44e8fc690;  1 drivers
v0x55d44d5ef110_0 .net "sum", 3 0, L_0x55d44e8fc2f0;  1 drivers
L_0x55d44e8fa2b0 .part L_0x55d44e8fc500, 0, 1;
L_0x55d44e8fa3e0 .part L_0x55d44e8fc5a0, 0, 1;
L_0x55d44e8fa510 .part L_0x55d44e8fc690, 0, 1;
L_0x55d44e8fab20 .part L_0x55d44e8fc500, 1, 1;
L_0x55d44e8fac50 .part L_0x55d44e8fc5a0, 1, 1;
L_0x55d44e8fad80 .part L_0x55d44e8fc690, 1, 1;
L_0x55d44e8fb4c0 .part L_0x55d44e8fc500, 2, 1;
L_0x55d44e8fb5f0 .part L_0x55d44e8fc5a0, 2, 1;
L_0x55d44e8fb770 .part L_0x55d44e8fc690, 2, 1;
L_0x55d44e8fbd40 .part L_0x55d44e8fc500, 3, 1;
L_0x55d44e8fbf00 .part L_0x55d44e8fc5a0, 3, 1;
L_0x55d44e8fc0c0 .part L_0x55d44e8fc690, 3, 1;
L_0x55d44e8fc2f0 .concat8 [ 1 1 1 1], L_0x55d44e8f9d50, L_0x55d44e8fa6b0, L_0x55d44e8faf60, L_0x55d44e8fb910;
L_0x55d44e8fc390 .concat8 [ 1 1 1 1], L_0x55d44e8fa1a0, L_0x55d44e8faa10, L_0x55d44e8fb3b0, L_0x55d44e8fbc30;
S_0x55d44d60b8c0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d60bca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8f97c0 .functor XOR 1, L_0x55d44e8fa2b0, L_0x55d44e8fa3e0, C4<0>, C4<0>;
L_0x55d44e8f9d50 .functor XOR 1, L_0x55d44e8f97c0, L_0x55d44e8fa510, C4<0>, C4<0>;
L_0x55d44e8f9e10 .functor AND 1, L_0x55d44e8fa2b0, L_0x55d44e8fa3e0, C4<1>, C4<1>;
L_0x55d44e8f9f20 .functor AND 1, L_0x55d44e8fa2b0, L_0x55d44e8fa510, C4<1>, C4<1>;
L_0x55d44e8f9fe0 .functor OR 1, L_0x55d44e8f9e10, L_0x55d44e8f9f20, C4<0>, C4<0>;
L_0x55d44e8fa0f0 .functor AND 1, L_0x55d44e8fa510, L_0x55d44e8fa3e0, C4<1>, C4<1>;
L_0x55d44e8fa1a0 .functor OR 1, L_0x55d44e8f9fe0, L_0x55d44e8fa0f0, C4<0>, C4<0>;
v0x55d44d608910_0 .net *"_s0", 0 0, L_0x55d44e8f97c0;  1 drivers
v0x55d44d6089b0_0 .net *"_s10", 0 0, L_0x55d44e8fa0f0;  1 drivers
v0x55d44d60fc40_0 .net *"_s4", 0 0, L_0x55d44e8f9e10;  1 drivers
v0x55d44d60fd30_0 .net *"_s6", 0 0, L_0x55d44e8f9f20;  1 drivers
v0x55d44d611070_0 .net *"_s8", 0 0, L_0x55d44e8f9fe0;  1 drivers
v0x55d44d60ccf0_0 .net "a", 0 0, L_0x55d44e8fa2b0;  1 drivers
v0x55d44d60cdb0_0 .net "b", 0 0, L_0x55d44e8fa3e0;  1 drivers
v0x55d44d60e120_0 .net "ca", 0 0, L_0x55d44e8fa1a0;  1 drivers
v0x55d44d60e1c0_0 .net "cin", 0 0, L_0x55d44e8fa510;  1 drivers
v0x55d44d609e50_0 .net "sum", 0 0, L_0x55d44e8f9d50;  1 drivers
S_0x55d44d60b1d0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d60bca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8fa640 .functor XOR 1, L_0x55d44e8fab20, L_0x55d44e8fac50, C4<0>, C4<0>;
L_0x55d44e8fa6b0 .functor XOR 1, L_0x55d44e8fa640, L_0x55d44e8fad80, C4<0>, C4<0>;
L_0x55d44e8fa720 .functor AND 1, L_0x55d44e8fab20, L_0x55d44e8fac50, C4<1>, C4<1>;
L_0x55d44e8fa790 .functor AND 1, L_0x55d44e8fab20, L_0x55d44e8fad80, C4<1>, C4<1>;
L_0x55d44e8fa850 .functor OR 1, L_0x55d44e8fa720, L_0x55d44e8fa790, C4<0>, C4<0>;
L_0x55d44e8fa960 .functor AND 1, L_0x55d44e8fad80, L_0x55d44e8fac50, C4<1>, C4<1>;
L_0x55d44e8faa10 .functor OR 1, L_0x55d44e8fa850, L_0x55d44e8fa960, C4<0>, C4<0>;
v0x55d44d606e90_0 .net *"_s0", 0 0, L_0x55d44e8fa640;  1 drivers
v0x55d44d606f50_0 .net *"_s10", 0 0, L_0x55d44e8fa960;  1 drivers
v0x55d44d608220_0 .net *"_s4", 0 0, L_0x55d44e8fa720;  1 drivers
v0x55d44d608310_0 .net *"_s6", 0 0, L_0x55d44e8fa790;  1 drivers
v0x55d44d5fc670_0 .net *"_s8", 0 0, L_0x55d44e8fa850;  1 drivers
v0x55d44d605100_0 .net "a", 0 0, L_0x55d44e8fab20;  1 drivers
v0x55d44d6051c0_0 .net "b", 0 0, L_0x55d44e8fac50;  1 drivers
v0x55d44d604d20_0 .net "ca", 0 0, L_0x55d44e8faa10;  1 drivers
v0x55d44d604de0_0 .net "cin", 0 0, L_0x55d44e8fad80;  1 drivers
v0x55d44d5fc300_0 .net "sum", 0 0, L_0x55d44e8fa6b0;  1 drivers
S_0x55d44d6021b0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d60bca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8faef0 .functor XOR 1, L_0x55d44e8fb4c0, L_0x55d44e8fb5f0, C4<0>, C4<0>;
L_0x55d44e8faf60 .functor XOR 1, L_0x55d44e8faef0, L_0x55d44e8fb770, C4<0>, C4<0>;
L_0x55d44e8fb020 .functor AND 1, L_0x55d44e8fb4c0, L_0x55d44e8fb5f0, C4<1>, C4<1>;
L_0x55d44e8fb130 .functor AND 1, L_0x55d44e8fb4c0, L_0x55d44e8fb770, C4<1>, C4<1>;
L_0x55d44e8fb1f0 .functor OR 1, L_0x55d44e8fb020, L_0x55d44e8fb130, C4<0>, C4<0>;
L_0x55d44e8fb300 .functor AND 1, L_0x55d44e8fb770, L_0x55d44e8fb5f0, C4<1>, C4<1>;
L_0x55d44e8fb3b0 .functor OR 1, L_0x55d44e8fb1f0, L_0x55d44e8fb300, C4<0>, C4<0>;
v0x55d44d601dd0_0 .net *"_s0", 0 0, L_0x55d44e8faef0;  1 drivers
v0x55d44d601e90_0 .net *"_s10", 0 0, L_0x55d44e8fb300;  1 drivers
v0x55d44d5ff260_0 .net *"_s4", 0 0, L_0x55d44e8fb020;  1 drivers
v0x55d44d5ff350_0 .net *"_s6", 0 0, L_0x55d44e8fb130;  1 drivers
v0x55d44d5fee80_0 .net *"_s8", 0 0, L_0x55d44e8fb1f0;  1 drivers
v0x55d44d5fbed0_0 .net "a", 0 0, L_0x55d44e8fb4c0;  1 drivers
v0x55d44d5fbf90_0 .net "b", 0 0, L_0x55d44e8fb5f0;  1 drivers
v0x55d44d603200_0 .net "ca", 0 0, L_0x55d44e8fb3b0;  1 drivers
v0x55d44d6032a0_0 .net "cin", 0 0, L_0x55d44e8fb770;  1 drivers
v0x55d44d6046e0_0 .net "sum", 0 0, L_0x55d44e8faf60;  1 drivers
S_0x55d44d6002b0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d60bca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8fb8a0 .functor XOR 1, L_0x55d44e8fbd40, L_0x55d44e8fbf00, C4<0>, C4<0>;
L_0x55d44e8fb910 .functor XOR 1, L_0x55d44e8fb8a0, L_0x55d44e8fc0c0, C4<0>, C4<0>;
L_0x55d44e8fb980 .functor AND 1, L_0x55d44e8fbd40, L_0x55d44e8fbf00, C4<1>, C4<1>;
L_0x55d44e8fb9f0 .functor AND 1, L_0x55d44e8fbd40, L_0x55d44e8fc0c0, C4<1>, C4<1>;
L_0x55d44e8fbab0 .functor OR 1, L_0x55d44e8fb980, L_0x55d44e8fb9f0, C4<0>, C4<0>;
L_0x55d44e8fbbc0 .functor AND 1, L_0x55d44e8fc0c0, L_0x55d44e8fbf00, C4<1>, C4<1>;
L_0x55d44e8fbc30 .functor OR 1, L_0x55d44e8fbab0, L_0x55d44e8fbbc0, C4<0>, C4<0>;
v0x55d44d6016e0_0 .net *"_s0", 0 0, L_0x55d44e8fb8a0;  1 drivers
v0x55d44d6017c0_0 .net *"_s10", 0 0, L_0x55d44e8fbbc0;  1 drivers
v0x55d44d5fd360_0 .net *"_s4", 0 0, L_0x55d44e8fb980;  1 drivers
v0x55d44d5fd420_0 .net *"_s6", 0 0, L_0x55d44e8fb9f0;  1 drivers
v0x55d44d5fe790_0 .net *"_s8", 0 0, L_0x55d44e8fbab0;  1 drivers
v0x55d44d5fa450_0 .net "a", 0 0, L_0x55d44e8fbd40;  1 drivers
v0x55d44d5fa510_0 .net "b", 0 0, L_0x55d44e8fbf00;  1 drivers
v0x55d44d5fb7e0_0 .net "ca", 0 0, L_0x55d44e8fbc30;  1 drivers
v0x55d44d5fb880_0 .net "cin", 0 0, L_0x55d44e8fc0c0;  1 drivers
v0x55d44d5f8f90_0 .net "sum", 0 0, L_0x55d44e8fb910;  1 drivers
S_0x55d44d5f7ba0 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44d645310;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d5e34b0_0 .net "a", 3 0, L_0x55d44e8fede0;  1 drivers
v0x55d44d5e35b0_0 .net "b", 3 0, L_0x55d44e8fef10;  1 drivers
v0x55d44d5e48e0_0 .net "ca", 3 0, L_0x55d44e8fec70;  1 drivers
v0x55d44d5e49a0_0 .net "cin", 3 0, L_0x55d44e8ff040;  1 drivers
v0x55d44d5e05a0_0 .net "sum", 3 0, L_0x55d44e8febd0;  1 drivers
L_0x55d44e8fcc50 .part L_0x55d44e8fede0, 0, 1;
L_0x55d44e8fcd80 .part L_0x55d44e8fef10, 0, 1;
L_0x55d44e8fceb0 .part L_0x55d44e8ff040, 0, 1;
L_0x55d44e8fd430 .part L_0x55d44e8fede0, 1, 1;
L_0x55d44e8fd560 .part L_0x55d44e8fef10, 1, 1;
L_0x55d44e8fd690 .part L_0x55d44e8ff040, 1, 1;
L_0x55d44e8fdda0 .part L_0x55d44e8fede0, 2, 1;
L_0x55d44e8fded0 .part L_0x55d44e8fef10, 2, 1;
L_0x55d44e8fe050 .part L_0x55d44e8ff040, 2, 1;
L_0x55d44e8fe620 .part L_0x55d44e8fede0, 3, 1;
L_0x55d44e8fe7e0 .part L_0x55d44e8fef10, 3, 1;
L_0x55d44e8fe9a0 .part L_0x55d44e8ff040, 3, 1;
L_0x55d44e8febd0 .concat8 [ 1 1 1 1], L_0x55d44e8fc730, L_0x55d44e8fd050, L_0x55d44e8fd880, L_0x55d44e8fe1f0;
L_0x55d44e8fec70 .concat8 [ 1 1 1 1], L_0x55d44e8fcb40, L_0x55d44e8fd320, L_0x55d44e8fdc90, L_0x55d44e8fe510;
S_0x55d44d5f77c0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d5f7ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8fc280 .functor XOR 1, L_0x55d44e8fcc50, L_0x55d44e8fcd80, C4<0>, C4<0>;
L_0x55d44e8fc730 .functor XOR 1, L_0x55d44e8fc280, L_0x55d44e8fceb0, C4<0>, C4<0>;
L_0x55d44e8fc7f0 .functor AND 1, L_0x55d44e8fcc50, L_0x55d44e8fcd80, C4<1>, C4<1>;
L_0x55d44e8fc900 .functor AND 1, L_0x55d44e8fcc50, L_0x55d44e8fceb0, C4<1>, C4<1>;
L_0x55d44e8fc9c0 .functor OR 1, L_0x55d44e8fc7f0, L_0x55d44e8fc900, C4<0>, C4<0>;
L_0x55d44e8fcad0 .functor AND 1, L_0x55d44e8fceb0, L_0x55d44e8fcd80, C4<1>, C4<1>;
L_0x55d44e8fcb40 .functor OR 1, L_0x55d44e8fc9c0, L_0x55d44e8fcad0, C4<0>, C4<0>;
v0x55d44d5eecf0_0 .net *"_s0", 0 0, L_0x55d44e8fc280;  1 drivers
v0x55d44d5eed90_0 .net *"_s10", 0 0, L_0x55d44e8fcad0;  1 drivers
v0x55d44d5f4c50_0 .net *"_s4", 0 0, L_0x55d44e8fc7f0;  1 drivers
v0x55d44d5f4d40_0 .net *"_s6", 0 0, L_0x55d44e8fc900;  1 drivers
v0x55d44d5f4870_0 .net *"_s8", 0 0, L_0x55d44e8fc9c0;  1 drivers
v0x55d44d5f1d00_0 .net "a", 0 0, L_0x55d44e8fcc50;  1 drivers
v0x55d44d5f1dc0_0 .net "b", 0 0, L_0x55d44e8fcd80;  1 drivers
v0x55d44d5f1920_0 .net "ca", 0 0, L_0x55d44e8fcb40;  1 drivers
v0x55d44d5f19c0_0 .net "cin", 0 0, L_0x55d44e8fceb0;  1 drivers
v0x55d44d5eea20_0 .net "sum", 0 0, L_0x55d44e8fc730;  1 drivers
S_0x55d44d5f5ca0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d5f7ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8fcfe0 .functor XOR 1, L_0x55d44e8fd430, L_0x55d44e8fd560, C4<0>, C4<0>;
L_0x55d44e8fd050 .functor XOR 1, L_0x55d44e8fcfe0, L_0x55d44e8fd690, C4<0>, C4<0>;
L_0x55d44e8fd0c0 .functor AND 1, L_0x55d44e8fd430, L_0x55d44e8fd560, C4<1>, C4<1>;
L_0x55d44e8fd130 .functor AND 1, L_0x55d44e8fd430, L_0x55d44e8fd690, C4<1>, C4<1>;
L_0x55d44e8fd1a0 .functor OR 1, L_0x55d44e8fd0c0, L_0x55d44e8fd130, C4<0>, C4<0>;
L_0x55d44e8fd2b0 .functor AND 1, L_0x55d44e8fd690, L_0x55d44e8fd560, C4<1>, C4<1>;
L_0x55d44e8fd320 .functor OR 1, L_0x55d44e8fd1a0, L_0x55d44e8fd2b0, C4<0>, C4<0>;
v0x55d44d5f70d0_0 .net *"_s0", 0 0, L_0x55d44e8fcfe0;  1 drivers
v0x55d44d5f7190_0 .net *"_s10", 0 0, L_0x55d44e8fd2b0;  1 drivers
v0x55d44d5f2d50_0 .net *"_s4", 0 0, L_0x55d44e8fd0c0;  1 drivers
v0x55d44d5f2e40_0 .net *"_s6", 0 0, L_0x55d44e8fd130;  1 drivers
v0x55d44d5f4180_0 .net *"_s8", 0 0, L_0x55d44e8fd1a0;  1 drivers
v0x55d44d5efe00_0 .net "a", 0 0, L_0x55d44e8fd430;  1 drivers
v0x55d44d5efec0_0 .net "b", 0 0, L_0x55d44e8fd560;  1 drivers
v0x55d44d5f1230_0 .net "ca", 0 0, L_0x55d44e8fd320;  1 drivers
v0x55d44d5f12f0_0 .net "cin", 0 0, L_0x55d44e8fd690;  1 drivers
v0x55d44d5ecfa0_0 .net "sum", 0 0, L_0x55d44e8fd050;  1 drivers
S_0x55d44d5ee280 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d5f7ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8fd810 .functor XOR 1, L_0x55d44e8fdda0, L_0x55d44e8fded0, C4<0>, C4<0>;
L_0x55d44e8fd880 .functor XOR 1, L_0x55d44e8fd810, L_0x55d44e8fe050, C4<0>, C4<0>;
L_0x55d44e8fd940 .functor AND 1, L_0x55d44e8fdda0, L_0x55d44e8fded0, C4<1>, C4<1>;
L_0x55d44e8fda50 .functor AND 1, L_0x55d44e8fdda0, L_0x55d44e8fe050, C4<1>, C4<1>;
L_0x55d44e8fdb10 .functor OR 1, L_0x55d44e8fd940, L_0x55d44e8fda50, C4<0>, C4<0>;
L_0x55d44e8fdc20 .functor AND 1, L_0x55d44e8fe050, L_0x55d44e8fded0, C4<1>, C4<1>;
L_0x55d44e8fdc90 .functor OR 1, L_0x55d44e8fdb10, L_0x55d44e8fdc20, C4<0>, C4<0>;
v0x55d44d5e27c0_0 .net *"_s0", 0 0, L_0x55d44e8fd810;  1 drivers
v0x55d44d5e2880_0 .net *"_s10", 0 0, L_0x55d44e8fdc20;  1 drivers
v0x55d44d5eb250_0 .net *"_s4", 0 0, L_0x55d44e8fd940;  1 drivers
v0x55d44d5eb340_0 .net *"_s6", 0 0, L_0x55d44e8fda50;  1 drivers
v0x55d44d5eae70_0 .net *"_s8", 0 0, L_0x55d44e8fdb10;  1 drivers
v0x55d44d5e23a0_0 .net "a", 0 0, L_0x55d44e8fdda0;  1 drivers
v0x55d44d5e2460_0 .net "b", 0 0, L_0x55d44e8fded0;  1 drivers
v0x55d44d5e8300_0 .net "ca", 0 0, L_0x55d44e8fdc90;  1 drivers
v0x55d44d5e83a0_0 .net "cin", 0 0, L_0x55d44e8fe050;  1 drivers
v0x55d44d5e7fd0_0 .net "sum", 0 0, L_0x55d44e8fd880;  1 drivers
S_0x55d44d5e53b0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d5f7ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8fe180 .functor XOR 1, L_0x55d44e8fe620, L_0x55d44e8fe7e0, C4<0>, C4<0>;
L_0x55d44e8fe1f0 .functor XOR 1, L_0x55d44e8fe180, L_0x55d44e8fe9a0, C4<0>, C4<0>;
L_0x55d44e8fe260 .functor AND 1, L_0x55d44e8fe620, L_0x55d44e8fe7e0, C4<1>, C4<1>;
L_0x55d44e8fe2d0 .functor AND 1, L_0x55d44e8fe620, L_0x55d44e8fe9a0, C4<1>, C4<1>;
L_0x55d44e8fe390 .functor OR 1, L_0x55d44e8fe260, L_0x55d44e8fe2d0, C4<0>, C4<0>;
L_0x55d44e8fe4a0 .functor AND 1, L_0x55d44e8fe9a0, L_0x55d44e8fe7e0, C4<1>, C4<1>;
L_0x55d44e8fe510 .functor OR 1, L_0x55d44e8fe390, L_0x55d44e8fe4a0, C4<0>, C4<0>;
v0x55d44d5e4fd0_0 .net *"_s0", 0 0, L_0x55d44e8fe180;  1 drivers
v0x55d44d5e50b0_0 .net *"_s10", 0 0, L_0x55d44e8fe4a0;  1 drivers
v0x55d44d5e2020_0 .net *"_s4", 0 0, L_0x55d44e8fe260;  1 drivers
v0x55d44d5e20e0_0 .net *"_s6", 0 0, L_0x55d44e8fe2d0;  1 drivers
v0x55d44d5e9350_0 .net *"_s8", 0 0, L_0x55d44e8fe390;  1 drivers
v0x55d44d5ea780_0 .net "a", 0 0, L_0x55d44e8fe620;  1 drivers
v0x55d44d5ea840_0 .net "b", 0 0, L_0x55d44e8fe7e0;  1 drivers
v0x55d44d5e6400_0 .net "ca", 0 0, L_0x55d44e8fe510;  1 drivers
v0x55d44d5e64a0_0 .net "cin", 0 0, L_0x55d44e8fe9a0;  1 drivers
v0x55d44d5e78e0_0 .net "sum", 0 0, L_0x55d44e8fe1f0;  1 drivers
S_0x55d44d5de520 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44d643ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44d57e130_0 .net "a", 15 0, L_0x55d44e909fb0;  1 drivers
v0x55d44d57e210_0 .net "b", 15 0, L_0x55d44e90a0a0;  1 drivers
v0x55d44d57dd50_0 .net "ca", 15 0, L_0x55d44e909d50;  1 drivers
v0x55d44d57de10_0 .net "cin", 15 0, L_0x55d44e90a190;  1 drivers
v0x55d44d57ada0_0 .net "sum", 15 0, L_0x55d44e909cb0;  1 drivers
L_0x55d44e901d00 .part L_0x55d44e909fb0, 0, 4;
L_0x55d44e901da0 .part L_0x55d44e90a0a0, 0, 4;
L_0x55d44e901e40 .part L_0x55d44e90a190, 0, 4;
L_0x55d44e904590 .part L_0x55d44e909fb0, 4, 4;
L_0x55d44e904680 .part L_0x55d44e90a0a0, 4, 4;
L_0x55d44e904770 .part L_0x55d44e90a190, 4, 4;
L_0x55d44e906f10 .part L_0x55d44e909fb0, 8, 4;
L_0x55d44e906fb0 .part L_0x55d44e90a0a0, 8, 4;
L_0x55d44e9070a0 .part L_0x55d44e90a190, 8, 4;
L_0x55d44e9098b0 .part L_0x55d44e909fb0, 12, 4;
L_0x55d44e9099e0 .part L_0x55d44e90a0a0, 12, 4;
L_0x55d44e909b10 .part L_0x55d44e90a190, 12, 4;
L_0x55d44e909cb0 .concat8 [ 4 4 4 4], L_0x55d44e901af0, L_0x55d44e904380, L_0x55d44e906d00, L_0x55d44e9096a0;
L_0x55d44e909d50 .concat8 [ 4 4 4 4], L_0x55d44e901b90, L_0x55d44e904420, L_0x55d44e906da0, L_0x55d44e909740;
S_0x55d44d5d5a50 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44d5de520;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d5c7170_0 .net "a", 3 0, L_0x55d44e901d00;  1 drivers
v0x55d44d5c7270_0 .net "b", 3 0, L_0x55d44e901da0;  1 drivers
v0x55d44d5c85a0_0 .net "ca", 3 0, L_0x55d44e901b90;  1 drivers
v0x55d44d5c8660_0 .net "cin", 3 0, L_0x55d44e901e40;  1 drivers
v0x55d44d5c5a10_0 .net "sum", 3 0, L_0x55d44e901af0;  1 drivers
L_0x55d44e8ffb70 .part L_0x55d44e901d00, 0, 1;
L_0x55d44e8ffca0 .part L_0x55d44e901da0, 0, 1;
L_0x55d44e8ffdd0 .part L_0x55d44e901e40, 0, 1;
L_0x55d44e9003a0 .part L_0x55d44e901d00, 1, 1;
L_0x55d44e9004d0 .part L_0x55d44e901da0, 1, 1;
L_0x55d44e900600 .part L_0x55d44e901e40, 1, 1;
L_0x55d44e900cc0 .part L_0x55d44e901d00, 2, 1;
L_0x55d44e900df0 .part L_0x55d44e901da0, 2, 1;
L_0x55d44e900f70 .part L_0x55d44e901e40, 2, 1;
L_0x55d44e901540 .part L_0x55d44e901d00, 3, 1;
L_0x55d44e901700 .part L_0x55d44e901da0, 3, 1;
L_0x55d44e9018c0 .part L_0x55d44e901e40, 3, 1;
L_0x55d44e901af0 .concat8 [ 1 1 1 1], L_0x55d44e8feb60, L_0x55d44e8fff70, L_0x55d44e9007a0, L_0x55d44e901110;
L_0x55d44e901b90 .concat8 [ 1 1 1 1], L_0x55d44e8ffa60, L_0x55d44e900290, L_0x55d44e900bb0, L_0x55d44e901430;
S_0x55d44d5db9b0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d5d5a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8ff170 .functor XOR 1, L_0x55d44e8ffb70, L_0x55d44e8ffca0, C4<0>, C4<0>;
L_0x55d44e8feb60 .functor XOR 1, L_0x55d44e8ff170, L_0x55d44e8ffdd0, C4<0>, C4<0>;
L_0x55d44e8ff710 .functor AND 1, L_0x55d44e8ffb70, L_0x55d44e8ffca0, C4<1>, C4<1>;
L_0x55d44e8ff820 .functor AND 1, L_0x55d44e8ffb70, L_0x55d44e8ffdd0, C4<1>, C4<1>;
L_0x55d44e8ff8e0 .functor OR 1, L_0x55d44e8ff710, L_0x55d44e8ff820, C4<0>, C4<0>;
L_0x55d44e8ff9f0 .functor AND 1, L_0x55d44e8ffdd0, L_0x55d44e8ffca0, C4<1>, C4<1>;
L_0x55d44e8ffa60 .functor OR 1, L_0x55d44e8ff8e0, L_0x55d44e8ff9f0, C4<0>, C4<0>;
v0x55d44d5db5d0_0 .net *"_s0", 0 0, L_0x55d44e8ff170;  1 drivers
v0x55d44d5db670_0 .net *"_s10", 0 0, L_0x55d44e8ff9f0;  1 drivers
v0x55d44d5d8a60_0 .net *"_s4", 0 0, L_0x55d44e8ff710;  1 drivers
v0x55d44d5d8b50_0 .net *"_s6", 0 0, L_0x55d44e8ff820;  1 drivers
v0x55d44d5d8680_0 .net *"_s8", 0 0, L_0x55d44e8ff8e0;  1 drivers
v0x55d44d5d56d0_0 .net "a", 0 0, L_0x55d44e8ffb70;  1 drivers
v0x55d44d5d5790_0 .net "b", 0 0, L_0x55d44e8ffca0;  1 drivers
v0x55d44d5dca00_0 .net "ca", 0 0, L_0x55d44e8ffa60;  1 drivers
v0x55d44d5dcaa0_0 .net "cin", 0 0, L_0x55d44e8ffdd0;  1 drivers
v0x55d44d5dde30_0 .net "sum", 0 0, L_0x55d44e8feb60;  1 drivers
S_0x55d44d5d9ab0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d5d5a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e8fff00 .functor XOR 1, L_0x55d44e9003a0, L_0x55d44e9004d0, C4<0>, C4<0>;
L_0x55d44e8fff70 .functor XOR 1, L_0x55d44e8fff00, L_0x55d44e900600, C4<0>, C4<0>;
L_0x55d44e8fffe0 .functor AND 1, L_0x55d44e9003a0, L_0x55d44e9004d0, C4<1>, C4<1>;
L_0x55d44e900050 .functor AND 1, L_0x55d44e9003a0, L_0x55d44e900600, C4<1>, C4<1>;
L_0x55d44e900110 .functor OR 1, L_0x55d44e8fffe0, L_0x55d44e900050, C4<0>, C4<0>;
L_0x55d44e900220 .functor AND 1, L_0x55d44e900600, L_0x55d44e9004d0, C4<1>, C4<1>;
L_0x55d44e900290 .functor OR 1, L_0x55d44e900110, L_0x55d44e900220, C4<0>, C4<0>;
v0x55d44d5daee0_0 .net *"_s0", 0 0, L_0x55d44e8fff00;  1 drivers
v0x55d44d5dafc0_0 .net *"_s10", 0 0, L_0x55d44e900220;  1 drivers
v0x55d44d5d6b60_0 .net *"_s4", 0 0, L_0x55d44e8fffe0;  1 drivers
v0x55d44d5d6c30_0 .net *"_s6", 0 0, L_0x55d44e900050;  1 drivers
v0x55d44d5d7f90_0 .net *"_s8", 0 0, L_0x55d44e900110;  1 drivers
v0x55d44d5d8070_0 .net "a", 0 0, L_0x55d44e9003a0;  1 drivers
v0x55d44d5d3c50_0 .net "b", 0 0, L_0x55d44e9004d0;  1 drivers
v0x55d44d5d3d10_0 .net "ca", 0 0, L_0x55d44e900290;  1 drivers
v0x55d44d5d4fe0_0 .net "cin", 0 0, L_0x55d44e900600;  1 drivers
v0x55d44d5c9430_0 .net "sum", 0 0, L_0x55d44e8fff70;  1 drivers
S_0x55d44d5d1ec0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d5d5a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e900730 .functor XOR 1, L_0x55d44e900cc0, L_0x55d44e900df0, C4<0>, C4<0>;
L_0x55d44e9007a0 .functor XOR 1, L_0x55d44e900730, L_0x55d44e900f70, C4<0>, C4<0>;
L_0x55d44e900860 .functor AND 1, L_0x55d44e900cc0, L_0x55d44e900df0, C4<1>, C4<1>;
L_0x55d44e900970 .functor AND 1, L_0x55d44e900cc0, L_0x55d44e900f70, C4<1>, C4<1>;
L_0x55d44e900a30 .functor OR 1, L_0x55d44e900860, L_0x55d44e900970, C4<0>, C4<0>;
L_0x55d44e900b40 .functor AND 1, L_0x55d44e900f70, L_0x55d44e900df0, C4<1>, C4<1>;
L_0x55d44e900bb0 .functor OR 1, L_0x55d44e900a30, L_0x55d44e900b40, C4<0>, C4<0>;
v0x55d44d5d1ae0_0 .net *"_s0", 0 0, L_0x55d44e900730;  1 drivers
v0x55d44d5d1ba0_0 .net *"_s10", 0 0, L_0x55d44e900b40;  1 drivers
v0x55d44d5c9010_0 .net *"_s4", 0 0, L_0x55d44e900860;  1 drivers
v0x55d44d5c9100_0 .net *"_s6", 0 0, L_0x55d44e900970;  1 drivers
v0x55d44d5cef70_0 .net *"_s8", 0 0, L_0x55d44e900a30;  1 drivers
v0x55d44d5ceb90_0 .net "a", 0 0, L_0x55d44e900cc0;  1 drivers
v0x55d44d5cec50_0 .net "b", 0 0, L_0x55d44e900df0;  1 drivers
v0x55d44d5cc020_0 .net "ca", 0 0, L_0x55d44e900bb0;  1 drivers
v0x55d44d5cc0c0_0 .net "cin", 0 0, L_0x55d44e900f70;  1 drivers
v0x55d44d5cbcf0_0 .net "sum", 0 0, L_0x55d44e9007a0;  1 drivers
S_0x55d44d5c8c90 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d5d5a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9010a0 .functor XOR 1, L_0x55d44e901540, L_0x55d44e901700, C4<0>, C4<0>;
L_0x55d44e901110 .functor XOR 1, L_0x55d44e9010a0, L_0x55d44e9018c0, C4<0>, C4<0>;
L_0x55d44e901180 .functor AND 1, L_0x55d44e901540, L_0x55d44e901700, C4<1>, C4<1>;
L_0x55d44e9011f0 .functor AND 1, L_0x55d44e901540, L_0x55d44e9018c0, C4<1>, C4<1>;
L_0x55d44e9012b0 .functor OR 1, L_0x55d44e901180, L_0x55d44e9011f0, C4<0>, C4<0>;
L_0x55d44e9013c0 .functor AND 1, L_0x55d44e9018c0, L_0x55d44e901700, C4<1>, C4<1>;
L_0x55d44e901430 .functor OR 1, L_0x55d44e9012b0, L_0x55d44e9013c0, C4<0>, C4<0>;
v0x55d44d5cffc0_0 .net *"_s0", 0 0, L_0x55d44e9010a0;  1 drivers
v0x55d44d5d00a0_0 .net *"_s10", 0 0, L_0x55d44e9013c0;  1 drivers
v0x55d44d5d13f0_0 .net *"_s4", 0 0, L_0x55d44e901180;  1 drivers
v0x55d44d5d14b0_0 .net *"_s6", 0 0, L_0x55d44e9011f0;  1 drivers
v0x55d44d5cd070_0 .net *"_s8", 0 0, L_0x55d44e9012b0;  1 drivers
v0x55d44d5ce4a0_0 .net "a", 0 0, L_0x55d44e901540;  1 drivers
v0x55d44d5ce560_0 .net "b", 0 0, L_0x55d44e901700;  1 drivers
v0x55d44d5ca120_0 .net "ca", 0 0, L_0x55d44e901430;  1 drivers
v0x55d44d5ca1c0_0 .net "cin", 0 0, L_0x55d44e9018c0;  1 drivers
v0x55d44d5cb600_0 .net "sum", 0 0, L_0x55d44e901110;  1 drivers
S_0x55d44d5b8550 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44d5de520;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d5b6740_0 .net "a", 3 0, L_0x55d44e904590;  1 drivers
v0x55d44d5b6840_0 .net "b", 3 0, L_0x55d44e904680;  1 drivers
v0x55d44d5b23c0_0 .net "ca", 3 0, L_0x55d44e904420;  1 drivers
v0x55d44d5b2480_0 .net "cin", 3 0, L_0x55d44e904770;  1 drivers
v0x55d44d5b37f0_0 .net "sum", 3 0, L_0x55d44e904380;  1 drivers
L_0x55d44e902400 .part L_0x55d44e904590, 0, 1;
L_0x55d44e902530 .part L_0x55d44e904680, 0, 1;
L_0x55d44e902660 .part L_0x55d44e904770, 0, 1;
L_0x55d44e902c30 .part L_0x55d44e904590, 1, 1;
L_0x55d44e902d60 .part L_0x55d44e904680, 1, 1;
L_0x55d44e902e90 .part L_0x55d44e904770, 1, 1;
L_0x55d44e903550 .part L_0x55d44e904590, 2, 1;
L_0x55d44e903680 .part L_0x55d44e904680, 2, 1;
L_0x55d44e903800 .part L_0x55d44e904770, 2, 1;
L_0x55d44e903dd0 .part L_0x55d44e904590, 3, 1;
L_0x55d44e903f90 .part L_0x55d44e904680, 3, 1;
L_0x55d44e904150 .part L_0x55d44e904770, 3, 1;
L_0x55d44e904380 .concat8 [ 1 1 1 1], L_0x55d44e901ee0, L_0x55d44e902800, L_0x55d44e903030, L_0x55d44e9039a0;
L_0x55d44e904420 .concat8 [ 1 1 1 1], L_0x55d44e9022f0, L_0x55d44e902b20, L_0x55d44e903440, L_0x55d44e903cc0;
S_0x55d44d5abc00 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d5b8550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e901a80 .functor XOR 1, L_0x55d44e902400, L_0x55d44e902530, C4<0>, C4<0>;
L_0x55d44e901ee0 .functor XOR 1, L_0x55d44e901a80, L_0x55d44e902660, C4<0>, C4<0>;
L_0x55d44e901fa0 .functor AND 1, L_0x55d44e902400, L_0x55d44e902530, C4<1>, C4<1>;
L_0x55d44e9020b0 .functor AND 1, L_0x55d44e902400, L_0x55d44e902660, C4<1>, C4<1>;
L_0x55d44e902170 .functor OR 1, L_0x55d44e901fa0, L_0x55d44e9020b0, C4<0>, C4<0>;
L_0x55d44e902280 .functor AND 1, L_0x55d44e902660, L_0x55d44e902530, C4<1>, C4<1>;
L_0x55d44e9022f0 .functor OR 1, L_0x55d44e902170, L_0x55d44e902280, C4<0>, C4<0>;
v0x55d44d5bb0d0_0 .net *"_s0", 0 0, L_0x55d44e901a80;  1 drivers
v0x55d44d5bb170_0 .net *"_s10", 0 0, L_0x55d44e902280;  1 drivers
v0x55d44d5c3b60_0 .net *"_s4", 0 0, L_0x55d44e901fa0;  1 drivers
v0x55d44d5c3c50_0 .net *"_s6", 0 0, L_0x55d44e9020b0;  1 drivers
v0x55d44d5c3780_0 .net *"_s8", 0 0, L_0x55d44e902170;  1 drivers
v0x55d44d5bacb0_0 .net "a", 0 0, L_0x55d44e902400;  1 drivers
v0x55d44d5bad70_0 .net "b", 0 0, L_0x55d44e902530;  1 drivers
v0x55d44d5c0c10_0 .net "ca", 0 0, L_0x55d44e9022f0;  1 drivers
v0x55d44d5c0cb0_0 .net "cin", 0 0, L_0x55d44e902660;  1 drivers
v0x55d44d5c08e0_0 .net "sum", 0 0, L_0x55d44e901ee0;  1 drivers
S_0x55d44d5bdcc0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d5b8550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e902790 .functor XOR 1, L_0x55d44e902c30, L_0x55d44e902d60, C4<0>, C4<0>;
L_0x55d44e902800 .functor XOR 1, L_0x55d44e902790, L_0x55d44e902e90, C4<0>, C4<0>;
L_0x55d44e902870 .functor AND 1, L_0x55d44e902c30, L_0x55d44e902d60, C4<1>, C4<1>;
L_0x55d44e9028e0 .functor AND 1, L_0x55d44e902c30, L_0x55d44e902e90, C4<1>, C4<1>;
L_0x55d44e9029a0 .functor OR 1, L_0x55d44e902870, L_0x55d44e9028e0, C4<0>, C4<0>;
L_0x55d44e902ab0 .functor AND 1, L_0x55d44e902e90, L_0x55d44e902d60, C4<1>, C4<1>;
L_0x55d44e902b20 .functor OR 1, L_0x55d44e9029a0, L_0x55d44e902ab0, C4<0>, C4<0>;
v0x55d44d5bd8e0_0 .net *"_s0", 0 0, L_0x55d44e902790;  1 drivers
v0x55d44d5bd9a0_0 .net *"_s10", 0 0, L_0x55d44e902ab0;  1 drivers
v0x55d44d5ba930_0 .net *"_s4", 0 0, L_0x55d44e902870;  1 drivers
v0x55d44d5baa20_0 .net *"_s6", 0 0, L_0x55d44e9028e0;  1 drivers
v0x55d44d5c1c60_0 .net *"_s8", 0 0, L_0x55d44e9029a0;  1 drivers
v0x55d44d5c3090_0 .net "a", 0 0, L_0x55d44e902c30;  1 drivers
v0x55d44d5c3150_0 .net "b", 0 0, L_0x55d44e902d60;  1 drivers
v0x55d44d5bed10_0 .net "ca", 0 0, L_0x55d44e902b20;  1 drivers
v0x55d44d5bedd0_0 .net "cin", 0 0, L_0x55d44e902e90;  1 drivers
v0x55d44d5c01f0_0 .net "sum", 0 0, L_0x55d44e902800;  1 drivers
S_0x55d44d5bbdc0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d5b8550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e902fc0 .functor XOR 1, L_0x55d44e903550, L_0x55d44e903680, C4<0>, C4<0>;
L_0x55d44e903030 .functor XOR 1, L_0x55d44e902fc0, L_0x55d44e903800, C4<0>, C4<0>;
L_0x55d44e9030f0 .functor AND 1, L_0x55d44e903550, L_0x55d44e903680, C4<1>, C4<1>;
L_0x55d44e903200 .functor AND 1, L_0x55d44e903550, L_0x55d44e903800, C4<1>, C4<1>;
L_0x55d44e9032c0 .functor OR 1, L_0x55d44e9030f0, L_0x55d44e903200, C4<0>, C4<0>;
L_0x55d44e9033d0 .functor AND 1, L_0x55d44e903800, L_0x55d44e903680, C4<1>, C4<1>;
L_0x55d44e903440 .functor OR 1, L_0x55d44e9032c0, L_0x55d44e9033d0, C4<0>, C4<0>;
v0x55d44d5bd1f0_0 .net *"_s0", 0 0, L_0x55d44e902fc0;  1 drivers
v0x55d44d5bd2b0_0 .net *"_s10", 0 0, L_0x55d44e9033d0;  1 drivers
v0x55d44d5b8eb0_0 .net *"_s4", 0 0, L_0x55d44e9030f0;  1 drivers
v0x55d44d5b8fa0_0 .net *"_s6", 0 0, L_0x55d44e903200;  1 drivers
v0x55d44d5ba240_0 .net *"_s8", 0 0, L_0x55d44e9032c0;  1 drivers
v0x55d44d5ae780_0 .net "a", 0 0, L_0x55d44e903550;  1 drivers
v0x55d44d5ae840_0 .net "b", 0 0, L_0x55d44e903680;  1 drivers
v0x55d44d5b7210_0 .net "ca", 0 0, L_0x55d44e903440;  1 drivers
v0x55d44d5b72b0_0 .net "cin", 0 0, L_0x55d44e903800;  1 drivers
v0x55d44d5b6ee0_0 .net "sum", 0 0, L_0x55d44e903030;  1 drivers
S_0x55d44d5ae360 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d5b8550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e903930 .functor XOR 1, L_0x55d44e903dd0, L_0x55d44e903f90, C4<0>, C4<0>;
L_0x55d44e9039a0 .functor XOR 1, L_0x55d44e903930, L_0x55d44e904150, C4<0>, C4<0>;
L_0x55d44e903a10 .functor AND 1, L_0x55d44e903dd0, L_0x55d44e903f90, C4<1>, C4<1>;
L_0x55d44e903a80 .functor AND 1, L_0x55d44e903dd0, L_0x55d44e904150, C4<1>, C4<1>;
L_0x55d44e903b40 .functor OR 1, L_0x55d44e903a10, L_0x55d44e903a80, C4<0>, C4<0>;
L_0x55d44e903c50 .functor AND 1, L_0x55d44e904150, L_0x55d44e903f90, C4<1>, C4<1>;
L_0x55d44e903cc0 .functor OR 1, L_0x55d44e903b40, L_0x55d44e903c50, C4<0>, C4<0>;
v0x55d44d5b42c0_0 .net *"_s0", 0 0, L_0x55d44e903930;  1 drivers
v0x55d44d5b43a0_0 .net *"_s10", 0 0, L_0x55d44e903c50;  1 drivers
v0x55d44d5b3ee0_0 .net *"_s4", 0 0, L_0x55d44e903a10;  1 drivers
v0x55d44d5b3fa0_0 .net *"_s6", 0 0, L_0x55d44e903a80;  1 drivers
v0x55d44d5b1370_0 .net *"_s8", 0 0, L_0x55d44e903b40;  1 drivers
v0x55d44d5b0f90_0 .net "a", 0 0, L_0x55d44e903dd0;  1 drivers
v0x55d44d5b1050_0 .net "b", 0 0, L_0x55d44e903f90;  1 drivers
v0x55d44d5adfe0_0 .net "ca", 0 0, L_0x55d44e903cc0;  1 drivers
v0x55d44d5ae080_0 .net "cin", 0 0, L_0x55d44e904150;  1 drivers
v0x55d44d5b53c0_0 .net "sum", 0 0, L_0x55d44e9039a0;  1 drivers
S_0x55d44d5af470 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44d5de520;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d594c50_0 .net "a", 3 0, L_0x55d44e906f10;  1 drivers
v0x55d44d594d50_0 .net "b", 3 0, L_0x55d44e906fb0;  1 drivers
v0x55d44d59bf80_0 .net "ca", 3 0, L_0x55d44e906da0;  1 drivers
v0x55d44d59c040_0 .net "cin", 3 0, L_0x55d44e9070a0;  1 drivers
v0x55d44d59d3b0_0 .net "sum", 3 0, L_0x55d44e906d00;  1 drivers
L_0x55d44e904d80 .part L_0x55d44e906f10, 0, 1;
L_0x55d44e904eb0 .part L_0x55d44e906fb0, 0, 1;
L_0x55d44e904fe0 .part L_0x55d44e9070a0, 0, 1;
L_0x55d44e9055b0 .part L_0x55d44e906f10, 1, 1;
L_0x55d44e9056e0 .part L_0x55d44e906fb0, 1, 1;
L_0x55d44e905810 .part L_0x55d44e9070a0, 1, 1;
L_0x55d44e905ed0 .part L_0x55d44e906f10, 2, 1;
L_0x55d44e906000 .part L_0x55d44e906fb0, 2, 1;
L_0x55d44e906180 .part L_0x55d44e9070a0, 2, 1;
L_0x55d44e906750 .part L_0x55d44e906f10, 3, 1;
L_0x55d44e906910 .part L_0x55d44e906fb0, 3, 1;
L_0x55d44e906ad0 .part L_0x55d44e9070a0, 3, 1;
L_0x55d44e906d00 .concat8 [ 1 1 1 1], L_0x55d44e904860, L_0x55d44e905180, L_0x55d44e9059b0, L_0x55d44e906320;
L_0x55d44e906da0 .concat8 [ 1 1 1 1], L_0x55d44e904c70, L_0x55d44e9054a0, L_0x55d44e905dc0, L_0x55d44e906640;
S_0x55d44d5b08a0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d5af470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e904310 .functor XOR 1, L_0x55d44e904d80, L_0x55d44e904eb0, C4<0>, C4<0>;
L_0x55d44e904860 .functor XOR 1, L_0x55d44e904310, L_0x55d44e904fe0, C4<0>, C4<0>;
L_0x55d44e904920 .functor AND 1, L_0x55d44e904d80, L_0x55d44e904eb0, C4<1>, C4<1>;
L_0x55d44e904a30 .functor AND 1, L_0x55d44e904d80, L_0x55d44e904fe0, C4<1>, C4<1>;
L_0x55d44e904af0 .functor OR 1, L_0x55d44e904920, L_0x55d44e904a30, C4<0>, C4<0>;
L_0x55d44e904c00 .functor AND 1, L_0x55d44e904fe0, L_0x55d44e904eb0, C4<1>, C4<1>;
L_0x55d44e904c70 .functor OR 1, L_0x55d44e904af0, L_0x55d44e904c00, C4<0>, C4<0>;
v0x55d44d5ac560_0 .net *"_s0", 0 0, L_0x55d44e904310;  1 drivers
v0x55d44d5ac600_0 .net *"_s10", 0 0, L_0x55d44e904c00;  1 drivers
v0x55d44d5ad8f0_0 .net *"_s4", 0 0, L_0x55d44e904920;  1 drivers
v0x55d44d5ad9e0_0 .net *"_s6", 0 0, L_0x55d44e904a30;  1 drivers
v0x55d44d5a1e30_0 .net *"_s8", 0 0, L_0x55d44e904af0;  1 drivers
v0x55d44d5aa8c0_0 .net "a", 0 0, L_0x55d44e904d80;  1 drivers
v0x55d44d5aa980_0 .net "b", 0 0, L_0x55d44e904eb0;  1 drivers
v0x55d44d5aa4e0_0 .net "ca", 0 0, L_0x55d44e904c70;  1 drivers
v0x55d44d5aa580_0 .net "cin", 0 0, L_0x55d44e904fe0;  1 drivers
v0x55d44d5a1a10_0 .net "sum", 0 0, L_0x55d44e904860;  1 drivers
S_0x55d44d5a7970 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d5af470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e905110 .functor XOR 1, L_0x55d44e9055b0, L_0x55d44e9056e0, C4<0>, C4<0>;
L_0x55d44e905180 .functor XOR 1, L_0x55d44e905110, L_0x55d44e905810, C4<0>, C4<0>;
L_0x55d44e9051f0 .functor AND 1, L_0x55d44e9055b0, L_0x55d44e9056e0, C4<1>, C4<1>;
L_0x55d44e905260 .functor AND 1, L_0x55d44e9055b0, L_0x55d44e905810, C4<1>, C4<1>;
L_0x55d44e905320 .functor OR 1, L_0x55d44e9051f0, L_0x55d44e905260, C4<0>, C4<0>;
L_0x55d44e905430 .functor AND 1, L_0x55d44e905810, L_0x55d44e9056e0, C4<1>, C4<1>;
L_0x55d44e9054a0 .functor OR 1, L_0x55d44e905320, L_0x55d44e905430, C4<0>, C4<0>;
v0x55d44d5a7590_0 .net *"_s0", 0 0, L_0x55d44e905110;  1 drivers
v0x55d44d5a7670_0 .net *"_s10", 0 0, L_0x55d44e905430;  1 drivers
v0x55d44d5a4a20_0 .net *"_s4", 0 0, L_0x55d44e9051f0;  1 drivers
v0x55d44d5a4af0_0 .net *"_s6", 0 0, L_0x55d44e905260;  1 drivers
v0x55d44d5a4640_0 .net *"_s8", 0 0, L_0x55d44e905320;  1 drivers
v0x55d44d5a4720_0 .net "a", 0 0, L_0x55d44e9055b0;  1 drivers
v0x55d44d5a1690_0 .net "b", 0 0, L_0x55d44e9056e0;  1 drivers
v0x55d44d5a1750_0 .net "ca", 0 0, L_0x55d44e9054a0;  1 drivers
v0x55d44d5a89c0_0 .net "cin", 0 0, L_0x55d44e905810;  1 drivers
v0x55d44d5a9df0_0 .net "sum", 0 0, L_0x55d44e905180;  1 drivers
S_0x55d44d5a5a70 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d5af470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e905940 .functor XOR 1, L_0x55d44e905ed0, L_0x55d44e906000, C4<0>, C4<0>;
L_0x55d44e9059b0 .functor XOR 1, L_0x55d44e905940, L_0x55d44e906180, C4<0>, C4<0>;
L_0x55d44e905a70 .functor AND 1, L_0x55d44e905ed0, L_0x55d44e906000, C4<1>, C4<1>;
L_0x55d44e905b80 .functor AND 1, L_0x55d44e905ed0, L_0x55d44e906180, C4<1>, C4<1>;
L_0x55d44e905c40 .functor OR 1, L_0x55d44e905a70, L_0x55d44e905b80, C4<0>, C4<0>;
L_0x55d44e905d50 .functor AND 1, L_0x55d44e906180, L_0x55d44e906000, C4<1>, C4<1>;
L_0x55d44e905dc0 .functor OR 1, L_0x55d44e905c40, L_0x55d44e905d50, C4<0>, C4<0>;
v0x55d44d5a6ea0_0 .net *"_s0", 0 0, L_0x55d44e905940;  1 drivers
v0x55d44d5a6f60_0 .net *"_s10", 0 0, L_0x55d44e905d50;  1 drivers
v0x55d44d5a2b20_0 .net *"_s4", 0 0, L_0x55d44e905a70;  1 drivers
v0x55d44d5a2c10_0 .net *"_s6", 0 0, L_0x55d44e905b80;  1 drivers
v0x55d44d5a3f50_0 .net *"_s8", 0 0, L_0x55d44e905c40;  1 drivers
v0x55d44d59fc10_0 .net "a", 0 0, L_0x55d44e905ed0;  1 drivers
v0x55d44d59fcd0_0 .net "b", 0 0, L_0x55d44e906000;  1 drivers
v0x55d44d5a0fa0_0 .net "ca", 0 0, L_0x55d44e905dc0;  1 drivers
v0x55d44d5a1040_0 .net "cin", 0 0, L_0x55d44e906180;  1 drivers
v0x55d44d5954a0_0 .net "sum", 0 0, L_0x55d44e9059b0;  1 drivers
S_0x55d44d59de80 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d5af470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9062b0 .functor XOR 1, L_0x55d44e906750, L_0x55d44e906910, C4<0>, C4<0>;
L_0x55d44e906320 .functor XOR 1, L_0x55d44e9062b0, L_0x55d44e906ad0, C4<0>, C4<0>;
L_0x55d44e906390 .functor AND 1, L_0x55d44e906750, L_0x55d44e906910, C4<1>, C4<1>;
L_0x55d44e906400 .functor AND 1, L_0x55d44e906750, L_0x55d44e906ad0, C4<1>, C4<1>;
L_0x55d44e9064c0 .functor OR 1, L_0x55d44e906390, L_0x55d44e906400, C4<0>, C4<0>;
L_0x55d44e9065d0 .functor AND 1, L_0x55d44e906ad0, L_0x55d44e906910, C4<1>, C4<1>;
L_0x55d44e906640 .functor OR 1, L_0x55d44e9064c0, L_0x55d44e9065d0, C4<0>, C4<0>;
v0x55d44d59daa0_0 .net *"_s0", 0 0, L_0x55d44e9062b0;  1 drivers
v0x55d44d59db80_0 .net *"_s10", 0 0, L_0x55d44e9065d0;  1 drivers
v0x55d44d594fd0_0 .net *"_s4", 0 0, L_0x55d44e906390;  1 drivers
v0x55d44d595090_0 .net *"_s6", 0 0, L_0x55d44e906400;  1 drivers
v0x55d44d59af30_0 .net *"_s8", 0 0, L_0x55d44e9064c0;  1 drivers
v0x55d44d59ab50_0 .net "a", 0 0, L_0x55d44e906750;  1 drivers
v0x55d44d59ac10_0 .net "b", 0 0, L_0x55d44e906910;  1 drivers
v0x55d44d597fe0_0 .net "ca", 0 0, L_0x55d44e906640;  1 drivers
v0x55d44d598080_0 .net "cin", 0 0, L_0x55d44e906ad0;  1 drivers
v0x55d44d597cb0_0 .net "sum", 0 0, L_0x55d44e906320;  1 drivers
S_0x55d44d599030 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44d5de520;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d57b120_0 .net "a", 3 0, L_0x55d44e9098b0;  1 drivers
v0x55d44d57b220_0 .net "b", 3 0, L_0x55d44e9099e0;  1 drivers
v0x55d44d581080_0 .net "ca", 3 0, L_0x55d44e909740;  1 drivers
v0x55d44d581140_0 .net "cin", 3 0, L_0x55d44e909b10;  1 drivers
v0x55d44d580ca0_0 .net "sum", 3 0, L_0x55d44e9096a0;  1 drivers
L_0x55d44e907660 .part L_0x55d44e9098b0, 0, 1;
L_0x55d44e907790 .part L_0x55d44e9099e0, 0, 1;
L_0x55d44e9078c0 .part L_0x55d44e909b10, 0, 1;
L_0x55d44e907ed0 .part L_0x55d44e9098b0, 1, 1;
L_0x55d44e908000 .part L_0x55d44e9099e0, 1, 1;
L_0x55d44e908130 .part L_0x55d44e909b10, 1, 1;
L_0x55d44e908870 .part L_0x55d44e9098b0, 2, 1;
L_0x55d44e9089a0 .part L_0x55d44e9099e0, 2, 1;
L_0x55d44e908b20 .part L_0x55d44e909b10, 2, 1;
L_0x55d44e9090f0 .part L_0x55d44e9098b0, 3, 1;
L_0x55d44e9092b0 .part L_0x55d44e9099e0, 3, 1;
L_0x55d44e909470 .part L_0x55d44e909b10, 3, 1;
L_0x55d44e9096a0 .concat8 [ 1 1 1 1], L_0x55d44e907140, L_0x55d44e907a60, L_0x55d44e908310, L_0x55d44e908cc0;
L_0x55d44e909740 .concat8 [ 1 1 1 1], L_0x55d44e907550, L_0x55d44e907dc0, L_0x55d44e908760, L_0x55d44e908fe0;
S_0x55d44d59a460 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d599030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e906c90 .functor XOR 1, L_0x55d44e907660, L_0x55d44e907790, C4<0>, C4<0>;
L_0x55d44e907140 .functor XOR 1, L_0x55d44e906c90, L_0x55d44e9078c0, C4<0>, C4<0>;
L_0x55d44e907200 .functor AND 1, L_0x55d44e907660, L_0x55d44e907790, C4<1>, C4<1>;
L_0x55d44e907310 .functor AND 1, L_0x55d44e907660, L_0x55d44e9078c0, C4<1>, C4<1>;
L_0x55d44e9073d0 .functor OR 1, L_0x55d44e907200, L_0x55d44e907310, C4<0>, C4<0>;
L_0x55d44e9074e0 .functor AND 1, L_0x55d44e9078c0, L_0x55d44e907790, C4<1>, C4<1>;
L_0x55d44e907550 .functor OR 1, L_0x55d44e9073d0, L_0x55d44e9074e0, C4<0>, C4<0>;
v0x55d44d5960e0_0 .net *"_s0", 0 0, L_0x55d44e906c90;  1 drivers
v0x55d44d596180_0 .net *"_s10", 0 0, L_0x55d44e9074e0;  1 drivers
v0x55d44d597510_0 .net *"_s4", 0 0, L_0x55d44e907200;  1 drivers
v0x55d44d597600_0 .net *"_s6", 0 0, L_0x55d44e907310;  1 drivers
v0x55d44d5931d0_0 .net *"_s8", 0 0, L_0x55d44e9073d0;  1 drivers
v0x55d44d594560_0 .net "a", 0 0, L_0x55d44e907660;  1 drivers
v0x55d44d594620_0 .net "b", 0 0, L_0x55d44e907790;  1 drivers
v0x55d44d591c60_0 .net "ca", 0 0, L_0x55d44e907550;  1 drivers
v0x55d44d591d00_0 .net "cin", 0 0, L_0x55d44e9078c0;  1 drivers
v0x55d44d5853c0_0 .net "sum", 0 0, L_0x55d44e907140;  1 drivers
S_0x55d44d5789c0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d599030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9079f0 .functor XOR 1, L_0x55d44e907ed0, L_0x55d44e908000, C4<0>, C4<0>;
L_0x55d44e907a60 .functor XOR 1, L_0x55d44e9079f0, L_0x55d44e908130, C4<0>, C4<0>;
L_0x55d44e907ad0 .functor AND 1, L_0x55d44e907ed0, L_0x55d44e908000, C4<1>, C4<1>;
L_0x55d44e907b40 .functor AND 1, L_0x55d44e907ed0, L_0x55d44e908130, C4<1>, C4<1>;
L_0x55d44e907c00 .functor OR 1, L_0x55d44e907ad0, L_0x55d44e907b40, C4<0>, C4<0>;
L_0x55d44e907d10 .functor AND 1, L_0x55d44e908130, L_0x55d44e908000, C4<1>, C4<1>;
L_0x55d44e907dc0 .functor OR 1, L_0x55d44e907c00, L_0x55d44e907d10, C4<0>, C4<0>;
v0x55d44d587e90_0 .net *"_s0", 0 0, L_0x55d44e9079f0;  1 drivers
v0x55d44d587f50_0 .net *"_s10", 0 0, L_0x55d44e907d10;  1 drivers
v0x55d44d590920_0 .net *"_s4", 0 0, L_0x55d44e907ad0;  1 drivers
v0x55d44d590a10_0 .net *"_s6", 0 0, L_0x55d44e907b40;  1 drivers
v0x55d44d590540_0 .net *"_s8", 0 0, L_0x55d44e907c00;  1 drivers
v0x55d44d587a70_0 .net "a", 0 0, L_0x55d44e907ed0;  1 drivers
v0x55d44d587b30_0 .net "b", 0 0, L_0x55d44e908000;  1 drivers
v0x55d44d58d9d0_0 .net "ca", 0 0, L_0x55d44e907dc0;  1 drivers
v0x55d44d58da90_0 .net "cin", 0 0, L_0x55d44e908130;  1 drivers
v0x55d44d58d6a0_0 .net "sum", 0 0, L_0x55d44e907a60;  1 drivers
S_0x55d44d58aa80 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d599030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9082a0 .functor XOR 1, L_0x55d44e908870, L_0x55d44e9089a0, C4<0>, C4<0>;
L_0x55d44e908310 .functor XOR 1, L_0x55d44e9082a0, L_0x55d44e908b20, C4<0>, C4<0>;
L_0x55d44e9083d0 .functor AND 1, L_0x55d44e908870, L_0x55d44e9089a0, C4<1>, C4<1>;
L_0x55d44e9084e0 .functor AND 1, L_0x55d44e908870, L_0x55d44e908b20, C4<1>, C4<1>;
L_0x55d44e9085a0 .functor OR 1, L_0x55d44e9083d0, L_0x55d44e9084e0, C4<0>, C4<0>;
L_0x55d44e9086b0 .functor AND 1, L_0x55d44e908b20, L_0x55d44e9089a0, C4<1>, C4<1>;
L_0x55d44e908760 .functor OR 1, L_0x55d44e9085a0, L_0x55d44e9086b0, C4<0>, C4<0>;
v0x55d44d58a6a0_0 .net *"_s0", 0 0, L_0x55d44e9082a0;  1 drivers
v0x55d44d58a760_0 .net *"_s10", 0 0, L_0x55d44e9086b0;  1 drivers
v0x55d44d5876f0_0 .net *"_s4", 0 0, L_0x55d44e9083d0;  1 drivers
v0x55d44d5877e0_0 .net *"_s6", 0 0, L_0x55d44e9084e0;  1 drivers
v0x55d44d58ea20_0 .net *"_s8", 0 0, L_0x55d44e9085a0;  1 drivers
v0x55d44d58fe50_0 .net "a", 0 0, L_0x55d44e908870;  1 drivers
v0x55d44d58ff10_0 .net "b", 0 0, L_0x55d44e9089a0;  1 drivers
v0x55d44d58bad0_0 .net "ca", 0 0, L_0x55d44e908760;  1 drivers
v0x55d44d58bb70_0 .net "cin", 0 0, L_0x55d44e908b20;  1 drivers
v0x55d44d58cfb0_0 .net "sum", 0 0, L_0x55d44e908310;  1 drivers
S_0x55d44d588b80 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d599030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e908c50 .functor XOR 1, L_0x55d44e9090f0, L_0x55d44e9092b0, C4<0>, C4<0>;
L_0x55d44e908cc0 .functor XOR 1, L_0x55d44e908c50, L_0x55d44e909470, C4<0>, C4<0>;
L_0x55d44e908d30 .functor AND 1, L_0x55d44e9090f0, L_0x55d44e9092b0, C4<1>, C4<1>;
L_0x55d44e908da0 .functor AND 1, L_0x55d44e9090f0, L_0x55d44e909470, C4<1>, C4<1>;
L_0x55d44e908e60 .functor OR 1, L_0x55d44e908d30, L_0x55d44e908da0, C4<0>, C4<0>;
L_0x55d44e908f70 .functor AND 1, L_0x55d44e909470, L_0x55d44e9092b0, C4<1>, C4<1>;
L_0x55d44e908fe0 .functor OR 1, L_0x55d44e908e60, L_0x55d44e908f70, C4<0>, C4<0>;
v0x55d44d589fb0_0 .net *"_s0", 0 0, L_0x55d44e908c50;  1 drivers
v0x55d44d58a090_0 .net *"_s10", 0 0, L_0x55d44e908f70;  1 drivers
v0x55d44d585c70_0 .net *"_s4", 0 0, L_0x55d44e908d30;  1 drivers
v0x55d44d585d30_0 .net *"_s6", 0 0, L_0x55d44e908da0;  1 drivers
v0x55d44d587000_0 .net *"_s8", 0 0, L_0x55d44e908e60;  1 drivers
v0x55d44d57b540_0 .net "a", 0 0, L_0x55d44e9090f0;  1 drivers
v0x55d44d57b600_0 .net "b", 0 0, L_0x55d44e9092b0;  1 drivers
v0x55d44d583fd0_0 .net "ca", 0 0, L_0x55d44e908fe0;  1 drivers
v0x55d44d584070_0 .net "cin", 0 0, L_0x55d44e909470;  1 drivers
v0x55d44d583ca0_0 .net "sum", 0 0, L_0x55d44e908cc0;  1 drivers
S_0x55d44d57a6b0 .scope module, "a_1" "sixtyBitAdder" 4 8, 5 3 0, S_0x55d44d702eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f865d713450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44d3ed820_0 .net/2u *"_s2", 0 0, L_0x7f865d713450;  1 drivers
L_0x7f865d713498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44d3ed900_0 .net/2u *"_s6", 0 0, L_0x7f865d713498;  1 drivers
v0x55d44d3ed440_0 .net "a", 64 0, L_0x55d44e9372e0;  1 drivers
v0x55d44d3ed500_0 .net "b", 64 0, L_0x55d44e937410;  1 drivers
v0x55d44d3ea8d0_0 .net "ca", 64 0, L_0x55d44e937100;  1 drivers
v0x55d44d3ea9b0_0 .net "cin", 64 0, L_0x55d44e9374b0;  1 drivers
v0x55d44d3ea4f0_0 .net "sum", 64 0, L_0x55d44e936f70;  1 drivers
L_0x55d44e920d60 .part L_0x55d44e9372e0, 0, 32;
L_0x55d44e920e00 .part L_0x55d44e937410, 0, 32;
L_0x55d44e920ea0 .part L_0x55d44e9374b0, 0, 32;
L_0x55d44e936ca0 .part L_0x55d44e9372e0, 32, 32;
L_0x55d44e936d90 .part L_0x55d44e937410, 32, 32;
L_0x55d44e936e80 .part L_0x55d44e9374b0, 32, 32;
L_0x55d44e936f70 .concat8 [ 32 32 1 0], L_0x55d44e920a90, L_0x55d44e9369d0, L_0x7f865d713498;
L_0x55d44e937100 .concat8 [ 1 32 32 0], L_0x7f865d713450, L_0x55d44e920bd0, L_0x55d44e936b10;
S_0x55d44d56ebf0 .scope module, "FA_0" "thirtBitAdder" 5 13, 6 3 0, S_0x55d44d57a6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44d4b6c10_0 .net "a", 31 0, L_0x55d44e920d60;  1 drivers
v0x55d44d4b6cf0_0 .net "b", 31 0, L_0x55d44e920e00;  1 drivers
v0x55d44d4ab150_0 .net "ca", 31 0, L_0x55d44e920bd0;  1 drivers
v0x55d44d4ab210_0 .net "cin", 31 0, L_0x55d44e920ea0;  1 drivers
v0x55d44d4b3be0_0 .net "sum", 31 0, L_0x55d44e920a90;  1 drivers
L_0x55d44e915a70 .part L_0x55d44e920d60, 0, 16;
L_0x55d44e915b10 .part L_0x55d44e920e00, 0, 16;
L_0x55d44e915bb0 .part L_0x55d44e920ea0, 0, 16;
L_0x55d44e9207c0 .part L_0x55d44e920d60, 16, 16;
L_0x55d44e9208b0 .part L_0x55d44e920e00, 16, 16;
L_0x55d44e9209a0 .part L_0x55d44e920ea0, 16, 16;
L_0x55d44e920a90 .concat8 [ 16 16 0 0], L_0x55d44e915770, L_0x55d44e9204c0;
L_0x55d44e920bd0 .concat8 [ 16 16 0 0], L_0x55d44e915810, L_0x55d44e920560;
S_0x55d44d577680 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44d56ebf0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44d514fd0_0 .net "a", 15 0, L_0x55d44e915a70;  1 drivers
v0x55d44d5150b0_0 .net "b", 15 0, L_0x55d44e915b10;  1 drivers
v0x55d44d514bf0_0 .net "ca", 15 0, L_0x55d44e915810;  1 drivers
v0x55d44d514cb0_0 .net "cin", 15 0, L_0x55d44e915bb0;  1 drivers
v0x55d44d511c40_0 .net "sum", 15 0, L_0x55d44e915770;  1 drivers
L_0x55d44e90d580 .part L_0x55d44e915a70, 0, 4;
L_0x55d44e90d620 .part L_0x55d44e915b10, 0, 4;
L_0x55d44e90d6c0 .part L_0x55d44e915bb0, 0, 4;
L_0x55d44e90ff10 .part L_0x55d44e915a70, 4, 4;
L_0x55d44e910000 .part L_0x55d44e915b10, 4, 4;
L_0x55d44e9100f0 .part L_0x55d44e915bb0, 4, 4;
L_0x55d44e9129d0 .part L_0x55d44e915a70, 8, 4;
L_0x55d44e912a70 .part L_0x55d44e915b10, 8, 4;
L_0x55d44e912b60 .part L_0x55d44e915bb0, 8, 4;
L_0x55d44e915370 .part L_0x55d44e915a70, 12, 4;
L_0x55d44e9154a0 .part L_0x55d44e915b10, 12, 4;
L_0x55d44e9155d0 .part L_0x55d44e915bb0, 12, 4;
L_0x55d44e915770 .concat8 [ 4 4 4 4], L_0x55d44e90d370, L_0x55d44e90fd00, L_0x55d44e9127c0, L_0x55d44e915160;
L_0x55d44e915810 .concat8 [ 4 4 4 4], L_0x55d44e90d410, L_0x55d44e90fda0, L_0x55d44e912860, L_0x55d44e915200;
S_0x55d44d5772a0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44d577680;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d5642d0_0 .net "a", 3 0, L_0x55d44e90d580;  1 drivers
v0x55d44d5643d0_0 .net "b", 3 0, L_0x55d44e90d620;  1 drivers
v0x55d44d55fef0_0 .net "ca", 3 0, L_0x55d44e90d410;  1 drivers
v0x55d44d55ffb0_0 .net "cin", 3 0, L_0x55d44e90d6c0;  1 drivers
v0x55d44d561320_0 .net "sum", 3 0, L_0x55d44e90d370;  1 drivers
L_0x55d44e90b3c0 .part L_0x55d44e90d580, 0, 1;
L_0x55d44e90b460 .part L_0x55d44e90d620, 0, 1;
L_0x55d44e90b590 .part L_0x55d44e90d6c0, 0, 1;
L_0x55d44e90bba0 .part L_0x55d44e90d580, 1, 1;
L_0x55d44e90bcd0 .part L_0x55d44e90d620, 1, 1;
L_0x55d44e90be00 .part L_0x55d44e90d6c0, 1, 1;
L_0x55d44e90c540 .part L_0x55d44e90d580, 2, 1;
L_0x55d44e90c670 .part L_0x55d44e90d620, 2, 1;
L_0x55d44e90c7f0 .part L_0x55d44e90d6c0, 2, 1;
L_0x55d44e90cdc0 .part L_0x55d44e90d580, 3, 1;
L_0x55d44e90cf80 .part L_0x55d44e90d620, 3, 1;
L_0x55d44e90d140 .part L_0x55d44e90d6c0, 3, 1;
L_0x55d44e90d370 .concat8 [ 1 1 1 1], L_0x55d44e909630, L_0x55d44e90b730, L_0x55d44e90bfe0, L_0x55d44e90c990;
L_0x55d44e90d410 .concat8 [ 1 1 1 1], L_0x55d44e90b2b0, L_0x55d44e90ba90, L_0x55d44e90c430, L_0x55d44e90ccb0;
S_0x55d44d56e7d0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d5772a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e909c40 .functor XOR 1, L_0x55d44e90b3c0, L_0x55d44e90b460, C4<0>, C4<0>;
L_0x55d44e909630 .functor XOR 1, L_0x55d44e909c40, L_0x55d44e90b590, C4<0>, C4<0>;
L_0x55d44e90af60 .functor AND 1, L_0x55d44e90b3c0, L_0x55d44e90b460, C4<1>, C4<1>;
L_0x55d44e90b070 .functor AND 1, L_0x55d44e90b3c0, L_0x55d44e90b590, C4<1>, C4<1>;
L_0x55d44e90b130 .functor OR 1, L_0x55d44e90af60, L_0x55d44e90b070, C4<0>, C4<0>;
L_0x55d44e90b240 .functor AND 1, L_0x55d44e90b590, L_0x55d44e90b460, C4<1>, C4<1>;
L_0x55d44e90b2b0 .functor OR 1, L_0x55d44e90b130, L_0x55d44e90b240, C4<0>, C4<0>;
v0x55d44d574730_0 .net *"_s0", 0 0, L_0x55d44e909c40;  1 drivers
v0x55d44d5747d0_0 .net *"_s10", 0 0, L_0x55d44e90b240;  1 drivers
v0x55d44d574350_0 .net *"_s4", 0 0, L_0x55d44e90af60;  1 drivers
v0x55d44d574420_0 .net *"_s6", 0 0, L_0x55d44e90b070;  1 drivers
v0x55d44d5717e0_0 .net *"_s8", 0 0, L_0x55d44e90b130;  1 drivers
v0x55d44d571400_0 .net "a", 0 0, L_0x55d44e90b3c0;  1 drivers
v0x55d44d5714c0_0 .net "b", 0 0, L_0x55d44e90b460;  1 drivers
v0x55d44d56e450_0 .net "ca", 0 0, L_0x55d44e90b2b0;  1 drivers
v0x55d44d56e4f0_0 .net "cin", 0 0, L_0x55d44e90b590;  1 drivers
v0x55d44d575830_0 .net "sum", 0 0, L_0x55d44e909630;  1 drivers
S_0x55d44d576bb0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d5772a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e90b6c0 .functor XOR 1, L_0x55d44e90bba0, L_0x55d44e90bcd0, C4<0>, C4<0>;
L_0x55d44e90b730 .functor XOR 1, L_0x55d44e90b6c0, L_0x55d44e90be00, C4<0>, C4<0>;
L_0x55d44e90b7a0 .functor AND 1, L_0x55d44e90bba0, L_0x55d44e90bcd0, C4<1>, C4<1>;
L_0x55d44e90b810 .functor AND 1, L_0x55d44e90bba0, L_0x55d44e90be00, C4<1>, C4<1>;
L_0x55d44e90b8d0 .functor OR 1, L_0x55d44e90b7a0, L_0x55d44e90b810, C4<0>, C4<0>;
L_0x55d44e90b9e0 .functor AND 1, L_0x55d44e90be00, L_0x55d44e90bcd0, C4<1>, C4<1>;
L_0x55d44e90ba90 .functor OR 1, L_0x55d44e90b8d0, L_0x55d44e90b9e0, C4<0>, C4<0>;
v0x55d44d572830_0 .net *"_s0", 0 0, L_0x55d44e90b6c0;  1 drivers
v0x55d44d5728f0_0 .net *"_s10", 0 0, L_0x55d44e90b9e0;  1 drivers
v0x55d44d573c60_0 .net *"_s4", 0 0, L_0x55d44e90b7a0;  1 drivers
v0x55d44d573d50_0 .net *"_s6", 0 0, L_0x55d44e90b810;  1 drivers
v0x55d44d56f8e0_0 .net *"_s8", 0 0, L_0x55d44e90b8d0;  1 drivers
v0x55d44d570d10_0 .net "a", 0 0, L_0x55d44e90bba0;  1 drivers
v0x55d44d570dd0_0 .net "b", 0 0, L_0x55d44e90bcd0;  1 drivers
v0x55d44d56c9d0_0 .net "ca", 0 0, L_0x55d44e90ba90;  1 drivers
v0x55d44d56ca70_0 .net "cin", 0 0, L_0x55d44e90be00;  1 drivers
v0x55d44d56de10_0 .net "sum", 0 0, L_0x55d44e90b730;  1 drivers
S_0x55d44d5621b0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d5772a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e90bf70 .functor XOR 1, L_0x55d44e90c540, L_0x55d44e90c670, C4<0>, C4<0>;
L_0x55d44e90bfe0 .functor XOR 1, L_0x55d44e90bf70, L_0x55d44e90c7f0, C4<0>, C4<0>;
L_0x55d44e90c0a0 .functor AND 1, L_0x55d44e90c540, L_0x55d44e90c670, C4<1>, C4<1>;
L_0x55d44e90c1b0 .functor AND 1, L_0x55d44e90c540, L_0x55d44e90c7f0, C4<1>, C4<1>;
L_0x55d44e90c270 .functor OR 1, L_0x55d44e90c0a0, L_0x55d44e90c1b0, C4<0>, C4<0>;
L_0x55d44e90c380 .functor AND 1, L_0x55d44e90c7f0, L_0x55d44e90c670, C4<1>, C4<1>;
L_0x55d44e90c430 .functor OR 1, L_0x55d44e90c270, L_0x55d44e90c380, C4<0>, C4<0>;
v0x55d44d56ac40_0 .net *"_s0", 0 0, L_0x55d44e90bf70;  1 drivers
v0x55d44d56ace0_0 .net *"_s10", 0 0, L_0x55d44e90c380;  1 drivers
v0x55d44d56a860_0 .net *"_s4", 0 0, L_0x55d44e90c0a0;  1 drivers
v0x55d44d56a930_0 .net *"_s6", 0 0, L_0x55d44e90c1b0;  1 drivers
v0x55d44d561d90_0 .net *"_s8", 0 0, L_0x55d44e90c270;  1 drivers
v0x55d44d561e70_0 .net "a", 0 0, L_0x55d44e90c540;  1 drivers
v0x55d44d567cf0_0 .net "b", 0 0, L_0x55d44e90c670;  1 drivers
v0x55d44d567db0_0 .net "ca", 0 0, L_0x55d44e90c430;  1 drivers
v0x55d44d567910_0 .net "cin", 0 0, L_0x55d44e90c7f0;  1 drivers
v0x55d44d564da0_0 .net "sum", 0 0, L_0x55d44e90bfe0;  1 drivers
S_0x55d44d5649c0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d5772a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e90c920 .functor XOR 1, L_0x55d44e90cdc0, L_0x55d44e90cf80, C4<0>, C4<0>;
L_0x55d44e90c990 .functor XOR 1, L_0x55d44e90c920, L_0x55d44e90d140, C4<0>, C4<0>;
L_0x55d44e90ca00 .functor AND 1, L_0x55d44e90cdc0, L_0x55d44e90cf80, C4<1>, C4<1>;
L_0x55d44e90ca70 .functor AND 1, L_0x55d44e90cdc0, L_0x55d44e90d140, C4<1>, C4<1>;
L_0x55d44e90cb30 .functor OR 1, L_0x55d44e90ca00, L_0x55d44e90ca70, C4<0>, C4<0>;
L_0x55d44e90cc40 .functor AND 1, L_0x55d44e90d140, L_0x55d44e90cf80, C4<1>, C4<1>;
L_0x55d44e90ccb0 .functor OR 1, L_0x55d44e90cb30, L_0x55d44e90cc40, C4<0>, C4<0>;
v0x55d44d561a10_0 .net *"_s0", 0 0, L_0x55d44e90c920;  1 drivers
v0x55d44d561af0_0 .net *"_s10", 0 0, L_0x55d44e90cc40;  1 drivers
v0x55d44d568d40_0 .net *"_s4", 0 0, L_0x55d44e90ca00;  1 drivers
v0x55d44d568e10_0 .net *"_s6", 0 0, L_0x55d44e90ca70;  1 drivers
v0x55d44d56a170_0 .net *"_s8", 0 0, L_0x55d44e90cb30;  1 drivers
v0x55d44d56a250_0 .net "a", 0 0, L_0x55d44e90cdc0;  1 drivers
v0x55d44d565df0_0 .net "b", 0 0, L_0x55d44e90cf80;  1 drivers
v0x55d44d565eb0_0 .net "ca", 0 0, L_0x55d44e90ccb0;  1 drivers
v0x55d44d567220_0 .net "cin", 0 0, L_0x55d44e90d140;  1 drivers
v0x55d44d562ea0_0 .net "sum", 0 0, L_0x55d44e90c990;  1 drivers
S_0x55d44d54f3f0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44d577680;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d54d5e0_0 .net "a", 3 0, L_0x55d44e90ff10;  1 drivers
v0x55d44d54d6e0_0 .net "b", 3 0, L_0x55d44e910000;  1 drivers
v0x55d44d549260_0 .net "ca", 3 0, L_0x55d44e90fda0;  1 drivers
v0x55d44d549320_0 .net "cin", 3 0, L_0x55d44e9100f0;  1 drivers
v0x55d44d54a690_0 .net "sum", 3 0, L_0x55d44e90fd00;  1 drivers
L_0x55d44e90dcc0 .part L_0x55d44e90ff10, 0, 1;
L_0x55d44e90ddf0 .part L_0x55d44e910000, 0, 1;
L_0x55d44e90df20 .part L_0x55d44e9100f0, 0, 1;
L_0x55d44e90e530 .part L_0x55d44e90ff10, 1, 1;
L_0x55d44e90e660 .part L_0x55d44e910000, 1, 1;
L_0x55d44e90e790 .part L_0x55d44e9100f0, 1, 1;
L_0x55d44e90eed0 .part L_0x55d44e90ff10, 2, 1;
L_0x55d44e90f000 .part L_0x55d44e910000, 2, 1;
L_0x55d44e90f180 .part L_0x55d44e9100f0, 2, 1;
L_0x55d44e90f750 .part L_0x55d44e90ff10, 3, 1;
L_0x55d44e90f910 .part L_0x55d44e910000, 3, 1;
L_0x55d44e90fad0 .part L_0x55d44e9100f0, 3, 1;
L_0x55d44e90fd00 .concat8 [ 1 1 1 1], L_0x55d44e90d760, L_0x55d44e90e0c0, L_0x55d44e90e970, L_0x55d44e90f320;
L_0x55d44e90fda0 .concat8 [ 1 1 1 1], L_0x55d44e90dbb0, L_0x55d44e90e420, L_0x55d44e90edc0, L_0x55d44e90f640;
S_0x55d44d542aa0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d54f3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e90d300 .functor XOR 1, L_0x55d44e90dcc0, L_0x55d44e90ddf0, C4<0>, C4<0>;
L_0x55d44e90d760 .functor XOR 1, L_0x55d44e90d300, L_0x55d44e90df20, C4<0>, C4<0>;
L_0x55d44e90d820 .functor AND 1, L_0x55d44e90dcc0, L_0x55d44e90ddf0, C4<1>, C4<1>;
L_0x55d44e90d930 .functor AND 1, L_0x55d44e90dcc0, L_0x55d44e90df20, C4<1>, C4<1>;
L_0x55d44e90d9f0 .functor OR 1, L_0x55d44e90d820, L_0x55d44e90d930, C4<0>, C4<0>;
L_0x55d44e90db00 .functor AND 1, L_0x55d44e90df20, L_0x55d44e90ddf0, C4<1>, C4<1>;
L_0x55d44e90dbb0 .functor OR 1, L_0x55d44e90d9f0, L_0x55d44e90db00, C4<0>, C4<0>;
v0x55d44d551f70_0 .net *"_s0", 0 0, L_0x55d44e90d300;  1 drivers
v0x55d44d552010_0 .net *"_s10", 0 0, L_0x55d44e90db00;  1 drivers
v0x55d44d55aa00_0 .net *"_s4", 0 0, L_0x55d44e90d820;  1 drivers
v0x55d44d55aaf0_0 .net *"_s6", 0 0, L_0x55d44e90d930;  1 drivers
v0x55d44d55a620_0 .net *"_s8", 0 0, L_0x55d44e90d9f0;  1 drivers
v0x55d44d551b50_0 .net "a", 0 0, L_0x55d44e90dcc0;  1 drivers
v0x55d44d551c10_0 .net "b", 0 0, L_0x55d44e90ddf0;  1 drivers
v0x55d44d557ab0_0 .net "ca", 0 0, L_0x55d44e90dbb0;  1 drivers
v0x55d44d557b50_0 .net "cin", 0 0, L_0x55d44e90df20;  1 drivers
v0x55d44d557780_0 .net "sum", 0 0, L_0x55d44e90d760;  1 drivers
S_0x55d44d554b60 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d54f3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e90e050 .functor XOR 1, L_0x55d44e90e530, L_0x55d44e90e660, C4<0>, C4<0>;
L_0x55d44e90e0c0 .functor XOR 1, L_0x55d44e90e050, L_0x55d44e90e790, C4<0>, C4<0>;
L_0x55d44e90e130 .functor AND 1, L_0x55d44e90e530, L_0x55d44e90e660, C4<1>, C4<1>;
L_0x55d44e90e1a0 .functor AND 1, L_0x55d44e90e530, L_0x55d44e90e790, C4<1>, C4<1>;
L_0x55d44e90e260 .functor OR 1, L_0x55d44e90e130, L_0x55d44e90e1a0, C4<0>, C4<0>;
L_0x55d44e90e370 .functor AND 1, L_0x55d44e90e790, L_0x55d44e90e660, C4<1>, C4<1>;
L_0x55d44e90e420 .functor OR 1, L_0x55d44e90e260, L_0x55d44e90e370, C4<0>, C4<0>;
v0x55d44d554780_0 .net *"_s0", 0 0, L_0x55d44e90e050;  1 drivers
v0x55d44d554840_0 .net *"_s10", 0 0, L_0x55d44e90e370;  1 drivers
v0x55d44d5517d0_0 .net *"_s4", 0 0, L_0x55d44e90e130;  1 drivers
v0x55d44d5518c0_0 .net *"_s6", 0 0, L_0x55d44e90e1a0;  1 drivers
v0x55d44d558b00_0 .net *"_s8", 0 0, L_0x55d44e90e260;  1 drivers
v0x55d44d559f30_0 .net "a", 0 0, L_0x55d44e90e530;  1 drivers
v0x55d44d559ff0_0 .net "b", 0 0, L_0x55d44e90e660;  1 drivers
v0x55d44d555bb0_0 .net "ca", 0 0, L_0x55d44e90e420;  1 drivers
v0x55d44d555c70_0 .net "cin", 0 0, L_0x55d44e90e790;  1 drivers
v0x55d44d557090_0 .net "sum", 0 0, L_0x55d44e90e0c0;  1 drivers
S_0x55d44d552c60 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d54f3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e90e900 .functor XOR 1, L_0x55d44e90eed0, L_0x55d44e90f000, C4<0>, C4<0>;
L_0x55d44e90e970 .functor XOR 1, L_0x55d44e90e900, L_0x55d44e90f180, C4<0>, C4<0>;
L_0x55d44e90ea30 .functor AND 1, L_0x55d44e90eed0, L_0x55d44e90f000, C4<1>, C4<1>;
L_0x55d44e90eb40 .functor AND 1, L_0x55d44e90eed0, L_0x55d44e90f180, C4<1>, C4<1>;
L_0x55d44e90ec00 .functor OR 1, L_0x55d44e90ea30, L_0x55d44e90eb40, C4<0>, C4<0>;
L_0x55d44e90ed10 .functor AND 1, L_0x55d44e90f180, L_0x55d44e90f000, C4<1>, C4<1>;
L_0x55d44e90edc0 .functor OR 1, L_0x55d44e90ec00, L_0x55d44e90ed10, C4<0>, C4<0>;
v0x55d44d554090_0 .net *"_s0", 0 0, L_0x55d44e90e900;  1 drivers
v0x55d44d554150_0 .net *"_s10", 0 0, L_0x55d44e90ed10;  1 drivers
v0x55d44d54fd50_0 .net *"_s4", 0 0, L_0x55d44e90ea30;  1 drivers
v0x55d44d54fe40_0 .net *"_s6", 0 0, L_0x55d44e90eb40;  1 drivers
v0x55d44d5510e0_0 .net *"_s8", 0 0, L_0x55d44e90ec00;  1 drivers
v0x55d44d545620_0 .net "a", 0 0, L_0x55d44e90eed0;  1 drivers
v0x55d44d5456e0_0 .net "b", 0 0, L_0x55d44e90f000;  1 drivers
v0x55d44d54e0b0_0 .net "ca", 0 0, L_0x55d44e90edc0;  1 drivers
v0x55d44d54e150_0 .net "cin", 0 0, L_0x55d44e90f180;  1 drivers
v0x55d44d54dd80_0 .net "sum", 0 0, L_0x55d44e90e970;  1 drivers
S_0x55d44d545200 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d54f3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e90f2b0 .functor XOR 1, L_0x55d44e90f750, L_0x55d44e90f910, C4<0>, C4<0>;
L_0x55d44e90f320 .functor XOR 1, L_0x55d44e90f2b0, L_0x55d44e90fad0, C4<0>, C4<0>;
L_0x55d44e90f390 .functor AND 1, L_0x55d44e90f750, L_0x55d44e90f910, C4<1>, C4<1>;
L_0x55d44e90f400 .functor AND 1, L_0x55d44e90f750, L_0x55d44e90fad0, C4<1>, C4<1>;
L_0x55d44e90f4c0 .functor OR 1, L_0x55d44e90f390, L_0x55d44e90f400, C4<0>, C4<0>;
L_0x55d44e90f5d0 .functor AND 1, L_0x55d44e90fad0, L_0x55d44e90f910, C4<1>, C4<1>;
L_0x55d44e90f640 .functor OR 1, L_0x55d44e90f4c0, L_0x55d44e90f5d0, C4<0>, C4<0>;
v0x55d44d54b160_0 .net *"_s0", 0 0, L_0x55d44e90f2b0;  1 drivers
v0x55d44d54b240_0 .net *"_s10", 0 0, L_0x55d44e90f5d0;  1 drivers
v0x55d44d54ad80_0 .net *"_s4", 0 0, L_0x55d44e90f390;  1 drivers
v0x55d44d54ae40_0 .net *"_s6", 0 0, L_0x55d44e90f400;  1 drivers
v0x55d44d548210_0 .net *"_s8", 0 0, L_0x55d44e90f4c0;  1 drivers
v0x55d44d547e30_0 .net "a", 0 0, L_0x55d44e90f750;  1 drivers
v0x55d44d547ef0_0 .net "b", 0 0, L_0x55d44e90f910;  1 drivers
v0x55d44d544e80_0 .net "ca", 0 0, L_0x55d44e90f640;  1 drivers
v0x55d44d544f20_0 .net "cin", 0 0, L_0x55d44e90fad0;  1 drivers
v0x55d44d54c260_0 .net "sum", 0 0, L_0x55d44e90f320;  1 drivers
S_0x55d44d546310 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44d577680;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d52baf0_0 .net "a", 3 0, L_0x55d44e9129d0;  1 drivers
v0x55d44d52bbf0_0 .net "b", 3 0, L_0x55d44e912a70;  1 drivers
v0x55d44d532e20_0 .net "ca", 3 0, L_0x55d44e912860;  1 drivers
v0x55d44d532ee0_0 .net "cin", 3 0, L_0x55d44e912b60;  1 drivers
v0x55d44d534250_0 .net "sum", 3 0, L_0x55d44e9127c0;  1 drivers
L_0x55d44e910780 .part L_0x55d44e9129d0, 0, 1;
L_0x55d44e9108b0 .part L_0x55d44e912a70, 0, 1;
L_0x55d44e9109e0 .part L_0x55d44e912b60, 0, 1;
L_0x55d44e910ff0 .part L_0x55d44e9129d0, 1, 1;
L_0x55d44e911120 .part L_0x55d44e912a70, 1, 1;
L_0x55d44e911250 .part L_0x55d44e912b60, 1, 1;
L_0x55d44e911990 .part L_0x55d44e9129d0, 2, 1;
L_0x55d44e911ac0 .part L_0x55d44e912a70, 2, 1;
L_0x55d44e911c40 .part L_0x55d44e912b60, 2, 1;
L_0x55d44e912210 .part L_0x55d44e9129d0, 3, 1;
L_0x55d44e9123d0 .part L_0x55d44e912a70, 3, 1;
L_0x55d44e912590 .part L_0x55d44e912b60, 3, 1;
L_0x55d44e9127c0 .concat8 [ 1 1 1 1], L_0x55d44e910220, L_0x55d44e910b80, L_0x55d44e911430, L_0x55d44e911de0;
L_0x55d44e912860 .concat8 [ 1 1 1 1], L_0x55d44e910670, L_0x55d44e910ee0, L_0x55d44e911880, L_0x55d44e912100;
S_0x55d44d547740 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d546310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e90fc90 .functor XOR 1, L_0x55d44e910780, L_0x55d44e9108b0, C4<0>, C4<0>;
L_0x55d44e910220 .functor XOR 1, L_0x55d44e90fc90, L_0x55d44e9109e0, C4<0>, C4<0>;
L_0x55d44e9102e0 .functor AND 1, L_0x55d44e910780, L_0x55d44e9108b0, C4<1>, C4<1>;
L_0x55d44e9103f0 .functor AND 1, L_0x55d44e910780, L_0x55d44e9109e0, C4<1>, C4<1>;
L_0x55d44e9104b0 .functor OR 1, L_0x55d44e9102e0, L_0x55d44e9103f0, C4<0>, C4<0>;
L_0x55d44e9105c0 .functor AND 1, L_0x55d44e9109e0, L_0x55d44e9108b0, C4<1>, C4<1>;
L_0x55d44e910670 .functor OR 1, L_0x55d44e9104b0, L_0x55d44e9105c0, C4<0>, C4<0>;
v0x55d44d543400_0 .net *"_s0", 0 0, L_0x55d44e90fc90;  1 drivers
v0x55d44d5434a0_0 .net *"_s10", 0 0, L_0x55d44e9105c0;  1 drivers
v0x55d44d544790_0 .net *"_s4", 0 0, L_0x55d44e9102e0;  1 drivers
v0x55d44d544880_0 .net *"_s6", 0 0, L_0x55d44e9103f0;  1 drivers
v0x55d44d538cd0_0 .net *"_s8", 0 0, L_0x55d44e9104b0;  1 drivers
v0x55d44d541760_0 .net "a", 0 0, L_0x55d44e910780;  1 drivers
v0x55d44d541820_0 .net "b", 0 0, L_0x55d44e9108b0;  1 drivers
v0x55d44d541380_0 .net "ca", 0 0, L_0x55d44e910670;  1 drivers
v0x55d44d541420_0 .net "cin", 0 0, L_0x55d44e9109e0;  1 drivers
v0x55d44d5388b0_0 .net "sum", 0 0, L_0x55d44e910220;  1 drivers
S_0x55d44d53e810 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d546310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e910b10 .functor XOR 1, L_0x55d44e910ff0, L_0x55d44e911120, C4<0>, C4<0>;
L_0x55d44e910b80 .functor XOR 1, L_0x55d44e910b10, L_0x55d44e911250, C4<0>, C4<0>;
L_0x55d44e910bf0 .functor AND 1, L_0x55d44e910ff0, L_0x55d44e911120, C4<1>, C4<1>;
L_0x55d44e910c60 .functor AND 1, L_0x55d44e910ff0, L_0x55d44e911250, C4<1>, C4<1>;
L_0x55d44e910d20 .functor OR 1, L_0x55d44e910bf0, L_0x55d44e910c60, C4<0>, C4<0>;
L_0x55d44e910e30 .functor AND 1, L_0x55d44e911250, L_0x55d44e911120, C4<1>, C4<1>;
L_0x55d44e910ee0 .functor OR 1, L_0x55d44e910d20, L_0x55d44e910e30, C4<0>, C4<0>;
v0x55d44d53e430_0 .net *"_s0", 0 0, L_0x55d44e910b10;  1 drivers
v0x55d44d53e510_0 .net *"_s10", 0 0, L_0x55d44e910e30;  1 drivers
v0x55d44d53b8c0_0 .net *"_s4", 0 0, L_0x55d44e910bf0;  1 drivers
v0x55d44d53b990_0 .net *"_s6", 0 0, L_0x55d44e910c60;  1 drivers
v0x55d44d53b4e0_0 .net *"_s8", 0 0, L_0x55d44e910d20;  1 drivers
v0x55d44d53b5c0_0 .net "a", 0 0, L_0x55d44e910ff0;  1 drivers
v0x55d44d538530_0 .net "b", 0 0, L_0x55d44e911120;  1 drivers
v0x55d44d5385f0_0 .net "ca", 0 0, L_0x55d44e910ee0;  1 drivers
v0x55d44d53f860_0 .net "cin", 0 0, L_0x55d44e911250;  1 drivers
v0x55d44d540c90_0 .net "sum", 0 0, L_0x55d44e910b80;  1 drivers
S_0x55d44d53c910 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d546310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9113c0 .functor XOR 1, L_0x55d44e911990, L_0x55d44e911ac0, C4<0>, C4<0>;
L_0x55d44e911430 .functor XOR 1, L_0x55d44e9113c0, L_0x55d44e911c40, C4<0>, C4<0>;
L_0x55d44e9114f0 .functor AND 1, L_0x55d44e911990, L_0x55d44e911ac0, C4<1>, C4<1>;
L_0x55d44e911600 .functor AND 1, L_0x55d44e911990, L_0x55d44e911c40, C4<1>, C4<1>;
L_0x55d44e9116c0 .functor OR 1, L_0x55d44e9114f0, L_0x55d44e911600, C4<0>, C4<0>;
L_0x55d44e9117d0 .functor AND 1, L_0x55d44e911c40, L_0x55d44e911ac0, C4<1>, C4<1>;
L_0x55d44e911880 .functor OR 1, L_0x55d44e9116c0, L_0x55d44e9117d0, C4<0>, C4<0>;
v0x55d44d53dd40_0 .net *"_s0", 0 0, L_0x55d44e9113c0;  1 drivers
v0x55d44d53de00_0 .net *"_s10", 0 0, L_0x55d44e9117d0;  1 drivers
v0x55d44d5399c0_0 .net *"_s4", 0 0, L_0x55d44e9114f0;  1 drivers
v0x55d44d539ab0_0 .net *"_s6", 0 0, L_0x55d44e911600;  1 drivers
v0x55d44d53adf0_0 .net *"_s8", 0 0, L_0x55d44e9116c0;  1 drivers
v0x55d44d536ab0_0 .net "a", 0 0, L_0x55d44e911990;  1 drivers
v0x55d44d536b70_0 .net "b", 0 0, L_0x55d44e911ac0;  1 drivers
v0x55d44d537e40_0 .net "ca", 0 0, L_0x55d44e911880;  1 drivers
v0x55d44d537ee0_0 .net "cin", 0 0, L_0x55d44e911c40;  1 drivers
v0x55d44d52c340_0 .net "sum", 0 0, L_0x55d44e911430;  1 drivers
S_0x55d44d534d20 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d546310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e911d70 .functor XOR 1, L_0x55d44e912210, L_0x55d44e9123d0, C4<0>, C4<0>;
L_0x55d44e911de0 .functor XOR 1, L_0x55d44e911d70, L_0x55d44e912590, C4<0>, C4<0>;
L_0x55d44e911e50 .functor AND 1, L_0x55d44e912210, L_0x55d44e9123d0, C4<1>, C4<1>;
L_0x55d44e911ec0 .functor AND 1, L_0x55d44e912210, L_0x55d44e912590, C4<1>, C4<1>;
L_0x55d44e911f80 .functor OR 1, L_0x55d44e911e50, L_0x55d44e911ec0, C4<0>, C4<0>;
L_0x55d44e912090 .functor AND 1, L_0x55d44e912590, L_0x55d44e9123d0, C4<1>, C4<1>;
L_0x55d44e912100 .functor OR 1, L_0x55d44e911f80, L_0x55d44e912090, C4<0>, C4<0>;
v0x55d44d534940_0 .net *"_s0", 0 0, L_0x55d44e911d70;  1 drivers
v0x55d44d534a20_0 .net *"_s10", 0 0, L_0x55d44e912090;  1 drivers
v0x55d44d52be70_0 .net *"_s4", 0 0, L_0x55d44e911e50;  1 drivers
v0x55d44d52bf30_0 .net *"_s6", 0 0, L_0x55d44e911ec0;  1 drivers
v0x55d44d531dd0_0 .net *"_s8", 0 0, L_0x55d44e911f80;  1 drivers
v0x55d44d5319f0_0 .net "a", 0 0, L_0x55d44e912210;  1 drivers
v0x55d44d531ab0_0 .net "b", 0 0, L_0x55d44e9123d0;  1 drivers
v0x55d44d52ee80_0 .net "ca", 0 0, L_0x55d44e912100;  1 drivers
v0x55d44d52ef20_0 .net "cin", 0 0, L_0x55d44e912590;  1 drivers
v0x55d44d52eb50_0 .net "sum", 0 0, L_0x55d44e911de0;  1 drivers
S_0x55d44d52fed0 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44d577680;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d511fc0_0 .net "a", 3 0, L_0x55d44e915370;  1 drivers
v0x55d44d5120c0_0 .net "b", 3 0, L_0x55d44e9154a0;  1 drivers
v0x55d44d517f20_0 .net "ca", 3 0, L_0x55d44e915200;  1 drivers
v0x55d44d517fe0_0 .net "cin", 3 0, L_0x55d44e9155d0;  1 drivers
v0x55d44d517b40_0 .net "sum", 3 0, L_0x55d44e915160;  1 drivers
L_0x55d44e913120 .part L_0x55d44e915370, 0, 1;
L_0x55d44e913250 .part L_0x55d44e9154a0, 0, 1;
L_0x55d44e913380 .part L_0x55d44e9155d0, 0, 1;
L_0x55d44e913990 .part L_0x55d44e915370, 1, 1;
L_0x55d44e913ac0 .part L_0x55d44e9154a0, 1, 1;
L_0x55d44e913bf0 .part L_0x55d44e9155d0, 1, 1;
L_0x55d44e914330 .part L_0x55d44e915370, 2, 1;
L_0x55d44e914460 .part L_0x55d44e9154a0, 2, 1;
L_0x55d44e9145e0 .part L_0x55d44e9155d0, 2, 1;
L_0x55d44e914bb0 .part L_0x55d44e915370, 3, 1;
L_0x55d44e914d70 .part L_0x55d44e9154a0, 3, 1;
L_0x55d44e914f30 .part L_0x55d44e9155d0, 3, 1;
L_0x55d44e915160 .concat8 [ 1 1 1 1], L_0x55d44e912c00, L_0x55d44e913520, L_0x55d44e913dd0, L_0x55d44e914780;
L_0x55d44e915200 .concat8 [ 1 1 1 1], L_0x55d44e913010, L_0x55d44e913880, L_0x55d44e914220, L_0x55d44e914aa0;
S_0x55d44d531300 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d52fed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e912750 .functor XOR 1, L_0x55d44e913120, L_0x55d44e913250, C4<0>, C4<0>;
L_0x55d44e912c00 .functor XOR 1, L_0x55d44e912750, L_0x55d44e913380, C4<0>, C4<0>;
L_0x55d44e912cc0 .functor AND 1, L_0x55d44e913120, L_0x55d44e913250, C4<1>, C4<1>;
L_0x55d44e912dd0 .functor AND 1, L_0x55d44e913120, L_0x55d44e913380, C4<1>, C4<1>;
L_0x55d44e912e90 .functor OR 1, L_0x55d44e912cc0, L_0x55d44e912dd0, C4<0>, C4<0>;
L_0x55d44e912fa0 .functor AND 1, L_0x55d44e913380, L_0x55d44e913250, C4<1>, C4<1>;
L_0x55d44e913010 .functor OR 1, L_0x55d44e912e90, L_0x55d44e912fa0, C4<0>, C4<0>;
v0x55d44d52cf80_0 .net *"_s0", 0 0, L_0x55d44e912750;  1 drivers
v0x55d44d52d020_0 .net *"_s10", 0 0, L_0x55d44e912fa0;  1 drivers
v0x55d44d52e3b0_0 .net *"_s4", 0 0, L_0x55d44e912cc0;  1 drivers
v0x55d44d52e4a0_0 .net *"_s6", 0 0, L_0x55d44e912dd0;  1 drivers
v0x55d44d52a070_0 .net *"_s8", 0 0, L_0x55d44e912e90;  1 drivers
v0x55d44d52b400_0 .net "a", 0 0, L_0x55d44e913120;  1 drivers
v0x55d44d52b4c0_0 .net "b", 0 0, L_0x55d44e913250;  1 drivers
v0x55d44d528b00_0 .net "ca", 0 0, L_0x55d44e913010;  1 drivers
v0x55d44d528ba0_0 .net "cin", 0 0, L_0x55d44e913380;  1 drivers
v0x55d44d51c260_0 .net "sum", 0 0, L_0x55d44e912c00;  1 drivers
S_0x55d44d50f860 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d52fed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9134b0 .functor XOR 1, L_0x55d44e913990, L_0x55d44e913ac0, C4<0>, C4<0>;
L_0x55d44e913520 .functor XOR 1, L_0x55d44e9134b0, L_0x55d44e913bf0, C4<0>, C4<0>;
L_0x55d44e913590 .functor AND 1, L_0x55d44e913990, L_0x55d44e913ac0, C4<1>, C4<1>;
L_0x55d44e913600 .functor AND 1, L_0x55d44e913990, L_0x55d44e913bf0, C4<1>, C4<1>;
L_0x55d44e9136c0 .functor OR 1, L_0x55d44e913590, L_0x55d44e913600, C4<0>, C4<0>;
L_0x55d44e9137d0 .functor AND 1, L_0x55d44e913bf0, L_0x55d44e913ac0, C4<1>, C4<1>;
L_0x55d44e913880 .functor OR 1, L_0x55d44e9136c0, L_0x55d44e9137d0, C4<0>, C4<0>;
v0x55d44d51ed30_0 .net *"_s0", 0 0, L_0x55d44e9134b0;  1 drivers
v0x55d44d51edf0_0 .net *"_s10", 0 0, L_0x55d44e9137d0;  1 drivers
v0x55d44d5277c0_0 .net *"_s4", 0 0, L_0x55d44e913590;  1 drivers
v0x55d44d5278b0_0 .net *"_s6", 0 0, L_0x55d44e913600;  1 drivers
v0x55d44d5273e0_0 .net *"_s8", 0 0, L_0x55d44e9136c0;  1 drivers
v0x55d44d51e910_0 .net "a", 0 0, L_0x55d44e913990;  1 drivers
v0x55d44d51e9d0_0 .net "b", 0 0, L_0x55d44e913ac0;  1 drivers
v0x55d44d524870_0 .net "ca", 0 0, L_0x55d44e913880;  1 drivers
v0x55d44d524930_0 .net "cin", 0 0, L_0x55d44e913bf0;  1 drivers
v0x55d44d524540_0 .net "sum", 0 0, L_0x55d44e913520;  1 drivers
S_0x55d44d521920 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d52fed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e913d60 .functor XOR 1, L_0x55d44e914330, L_0x55d44e914460, C4<0>, C4<0>;
L_0x55d44e913dd0 .functor XOR 1, L_0x55d44e913d60, L_0x55d44e9145e0, C4<0>, C4<0>;
L_0x55d44e913e90 .functor AND 1, L_0x55d44e914330, L_0x55d44e914460, C4<1>, C4<1>;
L_0x55d44e913fa0 .functor AND 1, L_0x55d44e914330, L_0x55d44e9145e0, C4<1>, C4<1>;
L_0x55d44e914060 .functor OR 1, L_0x55d44e913e90, L_0x55d44e913fa0, C4<0>, C4<0>;
L_0x55d44e914170 .functor AND 1, L_0x55d44e9145e0, L_0x55d44e914460, C4<1>, C4<1>;
L_0x55d44e914220 .functor OR 1, L_0x55d44e914060, L_0x55d44e914170, C4<0>, C4<0>;
v0x55d44d521540_0 .net *"_s0", 0 0, L_0x55d44e913d60;  1 drivers
v0x55d44d521600_0 .net *"_s10", 0 0, L_0x55d44e914170;  1 drivers
v0x55d44d51e590_0 .net *"_s4", 0 0, L_0x55d44e913e90;  1 drivers
v0x55d44d51e680_0 .net *"_s6", 0 0, L_0x55d44e913fa0;  1 drivers
v0x55d44d5258c0_0 .net *"_s8", 0 0, L_0x55d44e914060;  1 drivers
v0x55d44d526cf0_0 .net "a", 0 0, L_0x55d44e914330;  1 drivers
v0x55d44d526db0_0 .net "b", 0 0, L_0x55d44e914460;  1 drivers
v0x55d44d522970_0 .net "ca", 0 0, L_0x55d44e914220;  1 drivers
v0x55d44d522a10_0 .net "cin", 0 0, L_0x55d44e9145e0;  1 drivers
v0x55d44d523e50_0 .net "sum", 0 0, L_0x55d44e913dd0;  1 drivers
S_0x55d44d51fa20 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d52fed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e914710 .functor XOR 1, L_0x55d44e914bb0, L_0x55d44e914d70, C4<0>, C4<0>;
L_0x55d44e914780 .functor XOR 1, L_0x55d44e914710, L_0x55d44e914f30, C4<0>, C4<0>;
L_0x55d44e9147f0 .functor AND 1, L_0x55d44e914bb0, L_0x55d44e914d70, C4<1>, C4<1>;
L_0x55d44e914860 .functor AND 1, L_0x55d44e914bb0, L_0x55d44e914f30, C4<1>, C4<1>;
L_0x55d44e914920 .functor OR 1, L_0x55d44e9147f0, L_0x55d44e914860, C4<0>, C4<0>;
L_0x55d44e914a30 .functor AND 1, L_0x55d44e914f30, L_0x55d44e914d70, C4<1>, C4<1>;
L_0x55d44e914aa0 .functor OR 1, L_0x55d44e914920, L_0x55d44e914a30, C4<0>, C4<0>;
v0x55d44d520e50_0 .net *"_s0", 0 0, L_0x55d44e914710;  1 drivers
v0x55d44d520f30_0 .net *"_s10", 0 0, L_0x55d44e914a30;  1 drivers
v0x55d44d51cb10_0 .net *"_s4", 0 0, L_0x55d44e9147f0;  1 drivers
v0x55d44d51cbd0_0 .net *"_s6", 0 0, L_0x55d44e914860;  1 drivers
v0x55d44d51dea0_0 .net *"_s8", 0 0, L_0x55d44e914920;  1 drivers
v0x55d44d5123e0_0 .net "a", 0 0, L_0x55d44e914bb0;  1 drivers
v0x55d44d5124a0_0 .net "b", 0 0, L_0x55d44e914d70;  1 drivers
v0x55d44d51ae70_0 .net "ca", 0 0, L_0x55d44e914aa0;  1 drivers
v0x55d44d51af10_0 .net "cin", 0 0, L_0x55d44e914f30;  1 drivers
v0x55d44d51ab40_0 .net "sum", 0 0, L_0x55d44e914780;  1 drivers
S_0x55d44d518f70 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44d56ebf0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44d4b8790_0 .net "a", 15 0, L_0x55d44e9207c0;  1 drivers
v0x55d44d4b8870_0 .net "b", 15 0, L_0x55d44e9208b0;  1 drivers
v0x55d44d4b9bc0_0 .net "ca", 15 0, L_0x55d44e920560;  1 drivers
v0x55d44d4b9c80_0 .net "cin", 15 0, L_0x55d44e9209a0;  1 drivers
v0x55d44d4b5880_0 .net "sum", 15 0, L_0x55d44e9204c0;  1 drivers
L_0x55d44e918390 .part L_0x55d44e9207c0, 0, 4;
L_0x55d44e918430 .part L_0x55d44e9208b0, 0, 4;
L_0x55d44e9184d0 .part L_0x55d44e9209a0, 0, 4;
L_0x55d44e91ad20 .part L_0x55d44e9207c0, 4, 4;
L_0x55d44e91ae10 .part L_0x55d44e9208b0, 4, 4;
L_0x55d44e91af00 .part L_0x55d44e9209a0, 4, 4;
L_0x55d44e91d7e0 .part L_0x55d44e9207c0, 8, 4;
L_0x55d44e91d880 .part L_0x55d44e9208b0, 8, 4;
L_0x55d44e91d970 .part L_0x55d44e9209a0, 8, 4;
L_0x55d44e9200c0 .part L_0x55d44e9207c0, 12, 4;
L_0x55d44e9201f0 .part L_0x55d44e9208b0, 12, 4;
L_0x55d44e920320 .part L_0x55d44e9209a0, 12, 4;
L_0x55d44e9204c0 .concat8 [ 4 4 4 4], L_0x55d44e918180, L_0x55d44e91ab10, L_0x55d44e91d5d0, L_0x55d44e91feb0;
L_0x55d44e920560 .concat8 [ 4 4 4 4], L_0x55d44e918220, L_0x55d44e91abb0, L_0x55d44e91d670, L_0x55d44e91ff50;
S_0x55d44d51a3a0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44d518f70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d4fe7b0_0 .net "a", 3 0, L_0x55d44e918390;  1 drivers
v0x55d44d4fe8b0_0 .net "b", 3 0, L_0x55d44e918430;  1 drivers
v0x55d44d4fbc40_0 .net "ca", 3 0, L_0x55d44e918220;  1 drivers
v0x55d44d4fbd00_0 .net "cin", 3 0, L_0x55d44e9184d0;  1 drivers
v0x55d44d4fb860_0 .net "sum", 3 0, L_0x55d44e918180;  1 drivers
L_0x55d44e916140 .part L_0x55d44e918390, 0, 1;
L_0x55d44e916270 .part L_0x55d44e918430, 0, 1;
L_0x55d44e9163a0 .part L_0x55d44e9184d0, 0, 1;
L_0x55d44e9169b0 .part L_0x55d44e918390, 1, 1;
L_0x55d44e916ae0 .part L_0x55d44e918430, 1, 1;
L_0x55d44e916c10 .part L_0x55d44e9184d0, 1, 1;
L_0x55d44e917350 .part L_0x55d44e918390, 2, 1;
L_0x55d44e917480 .part L_0x55d44e918430, 2, 1;
L_0x55d44e917600 .part L_0x55d44e9184d0, 2, 1;
L_0x55d44e917bd0 .part L_0x55d44e918390, 3, 1;
L_0x55d44e917d90 .part L_0x55d44e918430, 3, 1;
L_0x55d44e917f50 .part L_0x55d44e9184d0, 3, 1;
L_0x55d44e918180 .concat8 [ 1 1 1 1], L_0x55d44e9150f0, L_0x55d44e916540, L_0x55d44e916df0, L_0x55d44e9177a0;
L_0x55d44e918220 .concat8 [ 1 1 1 1], L_0x55d44e916030, L_0x55d44e9168a0, L_0x55d44e917240, L_0x55d44e917ac0;
S_0x55d44d516020 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d51a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e915700 .functor XOR 1, L_0x55d44e916140, L_0x55d44e916270, C4<0>, C4<0>;
L_0x55d44e9150f0 .functor XOR 1, L_0x55d44e915700, L_0x55d44e9163a0, C4<0>, C4<0>;
L_0x55d44e915ca0 .functor AND 1, L_0x55d44e916140, L_0x55d44e916270, C4<1>, C4<1>;
L_0x55d44e915db0 .functor AND 1, L_0x55d44e916140, L_0x55d44e9163a0, C4<1>, C4<1>;
L_0x55d44e915e70 .functor OR 1, L_0x55d44e915ca0, L_0x55d44e915db0, C4<0>, C4<0>;
L_0x55d44e915f80 .functor AND 1, L_0x55d44e9163a0, L_0x55d44e916270, C4<1>, C4<1>;
L_0x55d44e916030 .functor OR 1, L_0x55d44e915e70, L_0x55d44e915f80, C4<0>, C4<0>;
v0x55d44d517450_0 .net *"_s0", 0 0, L_0x55d44e915700;  1 drivers
v0x55d44d5174f0_0 .net *"_s10", 0 0, L_0x55d44e915f80;  1 drivers
v0x55d44d5130d0_0 .net *"_s4", 0 0, L_0x55d44e915ca0;  1 drivers
v0x55d44d5131c0_0 .net *"_s6", 0 0, L_0x55d44e915db0;  1 drivers
v0x55d44d514500_0 .net *"_s8", 0 0, L_0x55d44e915e70;  1 drivers
v0x55d44d5101c0_0 .net "a", 0 0, L_0x55d44e916140;  1 drivers
v0x55d44d510280_0 .net "b", 0 0, L_0x55d44e916270;  1 drivers
v0x55d44d511550_0 .net "ca", 0 0, L_0x55d44e916030;  1 drivers
v0x55d44d5115f0_0 .net "cin", 0 0, L_0x55d44e9163a0;  1 drivers
v0x55d44d505b40_0 .net "sum", 0 0, L_0x55d44e9150f0;  1 drivers
S_0x55d44d50e520 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d51a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9164d0 .functor XOR 1, L_0x55d44e9169b0, L_0x55d44e916ae0, C4<0>, C4<0>;
L_0x55d44e916540 .functor XOR 1, L_0x55d44e9164d0, L_0x55d44e916c10, C4<0>, C4<0>;
L_0x55d44e9165b0 .functor AND 1, L_0x55d44e9169b0, L_0x55d44e916ae0, C4<1>, C4<1>;
L_0x55d44e916620 .functor AND 1, L_0x55d44e9169b0, L_0x55d44e916c10, C4<1>, C4<1>;
L_0x55d44e9166e0 .functor OR 1, L_0x55d44e9165b0, L_0x55d44e916620, C4<0>, C4<0>;
L_0x55d44e9167f0 .functor AND 1, L_0x55d44e916c10, L_0x55d44e916ae0, C4<1>, C4<1>;
L_0x55d44e9168a0 .functor OR 1, L_0x55d44e9166e0, L_0x55d44e9167f0, C4<0>, C4<0>;
v0x55d44d50e140_0 .net *"_s0", 0 0, L_0x55d44e9164d0;  1 drivers
v0x55d44d50e220_0 .net *"_s10", 0 0, L_0x55d44e9167f0;  1 drivers
v0x55d44d505670_0 .net *"_s4", 0 0, L_0x55d44e9165b0;  1 drivers
v0x55d44d505740_0 .net *"_s6", 0 0, L_0x55d44e916620;  1 drivers
v0x55d44d50b5d0_0 .net *"_s8", 0 0, L_0x55d44e9166e0;  1 drivers
v0x55d44d50b6b0_0 .net "a", 0 0, L_0x55d44e9169b0;  1 drivers
v0x55d44d50b1f0_0 .net "b", 0 0, L_0x55d44e916ae0;  1 drivers
v0x55d44d50b2b0_0 .net "ca", 0 0, L_0x55d44e9168a0;  1 drivers
v0x55d44d508680_0 .net "cin", 0 0, L_0x55d44e916c10;  1 drivers
v0x55d44d5082a0_0 .net "sum", 0 0, L_0x55d44e916540;  1 drivers
S_0x55d44d5052f0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d51a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e916d80 .functor XOR 1, L_0x55d44e917350, L_0x55d44e917480, C4<0>, C4<0>;
L_0x55d44e916df0 .functor XOR 1, L_0x55d44e916d80, L_0x55d44e917600, C4<0>, C4<0>;
L_0x55d44e916eb0 .functor AND 1, L_0x55d44e917350, L_0x55d44e917480, C4<1>, C4<1>;
L_0x55d44e916fc0 .functor AND 1, L_0x55d44e917350, L_0x55d44e917600, C4<1>, C4<1>;
L_0x55d44e917080 .functor OR 1, L_0x55d44e916eb0, L_0x55d44e916fc0, C4<0>, C4<0>;
L_0x55d44e917190 .functor AND 1, L_0x55d44e917600, L_0x55d44e917480, C4<1>, C4<1>;
L_0x55d44e917240 .functor OR 1, L_0x55d44e917080, L_0x55d44e917190, C4<0>, C4<0>;
v0x55d44d50c620_0 .net *"_s0", 0 0, L_0x55d44e916d80;  1 drivers
v0x55d44d50c6e0_0 .net *"_s10", 0 0, L_0x55d44e917190;  1 drivers
v0x55d44d50da50_0 .net *"_s4", 0 0, L_0x55d44e916eb0;  1 drivers
v0x55d44d50db40_0 .net *"_s6", 0 0, L_0x55d44e916fc0;  1 drivers
v0x55d44d5096d0_0 .net *"_s8", 0 0, L_0x55d44e917080;  1 drivers
v0x55d44d50ab00_0 .net "a", 0 0, L_0x55d44e917350;  1 drivers
v0x55d44d50abc0_0 .net "b", 0 0, L_0x55d44e917480;  1 drivers
v0x55d44d506780_0 .net "ca", 0 0, L_0x55d44e917240;  1 drivers
v0x55d44d506840_0 .net "cin", 0 0, L_0x55d44e917600;  1 drivers
v0x55d44d507c60_0 .net "sum", 0 0, L_0x55d44e916df0;  1 drivers
S_0x55d44d503870 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d51a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e917730 .functor XOR 1, L_0x55d44e917bd0, L_0x55d44e917d90, C4<0>, C4<0>;
L_0x55d44e9177a0 .functor XOR 1, L_0x55d44e917730, L_0x55d44e917f50, C4<0>, C4<0>;
L_0x55d44e917810 .functor AND 1, L_0x55d44e917bd0, L_0x55d44e917d90, C4<1>, C4<1>;
L_0x55d44e917880 .functor AND 1, L_0x55d44e917bd0, L_0x55d44e917f50, C4<1>, C4<1>;
L_0x55d44e917940 .functor OR 1, L_0x55d44e917810, L_0x55d44e917880, C4<0>, C4<0>;
L_0x55d44e917a50 .functor AND 1, L_0x55d44e917f50, L_0x55d44e917d90, C4<1>, C4<1>;
L_0x55d44e917ac0 .functor OR 1, L_0x55d44e917940, L_0x55d44e917a50, C4<0>, C4<0>;
v0x55d44d504c00_0 .net *"_s0", 0 0, L_0x55d44e917730;  1 drivers
v0x55d44d504ce0_0 .net *"_s10", 0 0, L_0x55d44e917a50;  1 drivers
v0x55d44d4f9050_0 .net *"_s4", 0 0, L_0x55d44e917810;  1 drivers
v0x55d44d4f9120_0 .net *"_s6", 0 0, L_0x55d44e917880;  1 drivers
v0x55d44d501ae0_0 .net *"_s8", 0 0, L_0x55d44e917940;  1 drivers
v0x55d44d501bc0_0 .net "a", 0 0, L_0x55d44e917bd0;  1 drivers
v0x55d44d501700_0 .net "b", 0 0, L_0x55d44e917d90;  1 drivers
v0x55d44d5017c0_0 .net "ca", 0 0, L_0x55d44e917ac0;  1 drivers
v0x55d44d4f8c30_0 .net "cin", 0 0, L_0x55d44e917f50;  1 drivers
v0x55d44d4feb90_0 .net "sum", 0 0, L_0x55d44e9177a0;  1 drivers
S_0x55d44d4f88b0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44d518f70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d4de3a0_0 .net "a", 3 0, L_0x55d44e91ad20;  1 drivers
v0x55d44d4de4a0_0 .net "b", 3 0, L_0x55d44e91ae10;  1 drivers
v0x55d44d4e6e30_0 .net "ca", 3 0, L_0x55d44e91abb0;  1 drivers
v0x55d44d4e6ef0_0 .net "cin", 3 0, L_0x55d44e91af00;  1 drivers
v0x55d44d4e6a50_0 .net "sum", 3 0, L_0x55d44e91ab10;  1 drivers
L_0x55d44e918ad0 .part L_0x55d44e91ad20, 0, 1;
L_0x55d44e918c00 .part L_0x55d44e91ae10, 0, 1;
L_0x55d44e918d30 .part L_0x55d44e91af00, 0, 1;
L_0x55d44e919340 .part L_0x55d44e91ad20, 1, 1;
L_0x55d44e919470 .part L_0x55d44e91ae10, 1, 1;
L_0x55d44e9195a0 .part L_0x55d44e91af00, 1, 1;
L_0x55d44e919ce0 .part L_0x55d44e91ad20, 2, 1;
L_0x55d44e919e10 .part L_0x55d44e91ae10, 2, 1;
L_0x55d44e919f90 .part L_0x55d44e91af00, 2, 1;
L_0x55d44e91a560 .part L_0x55d44e91ad20, 3, 1;
L_0x55d44e91a720 .part L_0x55d44e91ae10, 3, 1;
L_0x55d44e91a8e0 .part L_0x55d44e91af00, 3, 1;
L_0x55d44e91ab10 .concat8 [ 1 1 1 1], L_0x55d44e918570, L_0x55d44e918ed0, L_0x55d44e919780, L_0x55d44e91a130;
L_0x55d44e91abb0 .concat8 [ 1 1 1 1], L_0x55d44e9189c0, L_0x55d44e919230, L_0x55d44e919bd0, L_0x55d44e91a450;
S_0x55d44d4ffbe0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d4f88b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e918110 .functor XOR 1, L_0x55d44e918ad0, L_0x55d44e918c00, C4<0>, C4<0>;
L_0x55d44e918570 .functor XOR 1, L_0x55d44e918110, L_0x55d44e918d30, C4<0>, C4<0>;
L_0x55d44e918630 .functor AND 1, L_0x55d44e918ad0, L_0x55d44e918c00, C4<1>, C4<1>;
L_0x55d44e918740 .functor AND 1, L_0x55d44e918ad0, L_0x55d44e918d30, C4<1>, C4<1>;
L_0x55d44e918800 .functor OR 1, L_0x55d44e918630, L_0x55d44e918740, C4<0>, C4<0>;
L_0x55d44e918910 .functor AND 1, L_0x55d44e918d30, L_0x55d44e918c00, C4<1>, C4<1>;
L_0x55d44e9189c0 .functor OR 1, L_0x55d44e918800, L_0x55d44e918910, C4<0>, C4<0>;
v0x55d44d501010_0 .net *"_s0", 0 0, L_0x55d44e918110;  1 drivers
v0x55d44d5010b0_0 .net *"_s10", 0 0, L_0x55d44e918910;  1 drivers
v0x55d44d4fcc90_0 .net *"_s4", 0 0, L_0x55d44e918630;  1 drivers
v0x55d44d4fcd80_0 .net *"_s6", 0 0, L_0x55d44e918740;  1 drivers
v0x55d44d4fe0c0_0 .net *"_s8", 0 0, L_0x55d44e918800;  1 drivers
v0x55d44d4f9d40_0 .net "a", 0 0, L_0x55d44e918ad0;  1 drivers
v0x55d44d4f9e00_0 .net "b", 0 0, L_0x55d44e918c00;  1 drivers
v0x55d44d4fb170_0 .net "ca", 0 0, L_0x55d44e9189c0;  1 drivers
v0x55d44d4fb210_0 .net "cin", 0 0, L_0x55d44e918d30;  1 drivers
v0x55d44d4f6e40_0 .net "sum", 0 0, L_0x55d44e918570;  1 drivers
S_0x55d44d4f81c0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d4f88b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e918e60 .functor XOR 1, L_0x55d44e919340, L_0x55d44e919470, C4<0>, C4<0>;
L_0x55d44e918ed0 .functor XOR 1, L_0x55d44e918e60, L_0x55d44e9195a0, C4<0>, C4<0>;
L_0x55d44e918f40 .functor AND 1, L_0x55d44e919340, L_0x55d44e919470, C4<1>, C4<1>;
L_0x55d44e918fb0 .functor AND 1, L_0x55d44e919340, L_0x55d44e9195a0, C4<1>, C4<1>;
L_0x55d44e919070 .functor OR 1, L_0x55d44e918f40, L_0x55d44e918fb0, C4<0>, C4<0>;
L_0x55d44e919180 .functor AND 1, L_0x55d44e9195a0, L_0x55d44e919470, C4<1>, C4<1>;
L_0x55d44e919230 .functor OR 1, L_0x55d44e919070, L_0x55d44e919180, C4<0>, C4<0>;
v0x55d44d4f5630_0 .net *"_s0", 0 0, L_0x55d44e918e60;  1 drivers
v0x55d44d4f56f0_0 .net *"_s10", 0 0, L_0x55d44e919180;  1 drivers
v0x55d44d4e8170_0 .net *"_s4", 0 0, L_0x55d44e918f40;  1 drivers
v0x55d44d4e8260_0 .net *"_s6", 0 0, L_0x55d44e918fb0;  1 drivers
v0x55d44d4db820_0 .net *"_s8", 0 0, L_0x55d44e919070;  1 drivers
v0x55d44d4eacf0_0 .net "a", 0 0, L_0x55d44e919340;  1 drivers
v0x55d44d4eadb0_0 .net "b", 0 0, L_0x55d44e919470;  1 drivers
v0x55d44d4f3780_0 .net "ca", 0 0, L_0x55d44e919230;  1 drivers
v0x55d44d4f3840_0 .net "cin", 0 0, L_0x55d44e9195a0;  1 drivers
v0x55d44d4f3450_0 .net "sum", 0 0, L_0x55d44e918ed0;  1 drivers
S_0x55d44d4ea8d0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d4f88b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e919710 .functor XOR 1, L_0x55d44e919ce0, L_0x55d44e919e10, C4<0>, C4<0>;
L_0x55d44e919780 .functor XOR 1, L_0x55d44e919710, L_0x55d44e919f90, C4<0>, C4<0>;
L_0x55d44e919840 .functor AND 1, L_0x55d44e919ce0, L_0x55d44e919e10, C4<1>, C4<1>;
L_0x55d44e919950 .functor AND 1, L_0x55d44e919ce0, L_0x55d44e919f90, C4<1>, C4<1>;
L_0x55d44e919a10 .functor OR 1, L_0x55d44e919840, L_0x55d44e919950, C4<0>, C4<0>;
L_0x55d44e919b20 .functor AND 1, L_0x55d44e919f90, L_0x55d44e919e10, C4<1>, C4<1>;
L_0x55d44e919bd0 .functor OR 1, L_0x55d44e919a10, L_0x55d44e919b20, C4<0>, C4<0>;
v0x55d44d4f0830_0 .net *"_s0", 0 0, L_0x55d44e919710;  1 drivers
v0x55d44d4f08f0_0 .net *"_s10", 0 0, L_0x55d44e919b20;  1 drivers
v0x55d44d4f0450_0 .net *"_s4", 0 0, L_0x55d44e919840;  1 drivers
v0x55d44d4f0540_0 .net *"_s6", 0 0, L_0x55d44e919950;  1 drivers
v0x55d44d4ed8e0_0 .net *"_s8", 0 0, L_0x55d44e919a10;  1 drivers
v0x55d44d4ed500_0 .net "a", 0 0, L_0x55d44e919ce0;  1 drivers
v0x55d44d4ed5c0_0 .net "b", 0 0, L_0x55d44e919e10;  1 drivers
v0x55d44d4ea550_0 .net "ca", 0 0, L_0x55d44e919bd0;  1 drivers
v0x55d44d4ea5f0_0 .net "cin", 0 0, L_0x55d44e919f90;  1 drivers
v0x55d44d4f1930_0 .net "sum", 0 0, L_0x55d44e919780;  1 drivers
S_0x55d44d4f2cb0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d4f88b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e91a0c0 .functor XOR 1, L_0x55d44e91a560, L_0x55d44e91a720, C4<0>, C4<0>;
L_0x55d44e91a130 .functor XOR 1, L_0x55d44e91a0c0, L_0x55d44e91a8e0, C4<0>, C4<0>;
L_0x55d44e91a1a0 .functor AND 1, L_0x55d44e91a560, L_0x55d44e91a720, C4<1>, C4<1>;
L_0x55d44e91a210 .functor AND 1, L_0x55d44e91a560, L_0x55d44e91a8e0, C4<1>, C4<1>;
L_0x55d44e91a2d0 .functor OR 1, L_0x55d44e91a1a0, L_0x55d44e91a210, C4<0>, C4<0>;
L_0x55d44e91a3e0 .functor AND 1, L_0x55d44e91a8e0, L_0x55d44e91a720, C4<1>, C4<1>;
L_0x55d44e91a450 .functor OR 1, L_0x55d44e91a2d0, L_0x55d44e91a3e0, C4<0>, C4<0>;
v0x55d44d4ee930_0 .net *"_s0", 0 0, L_0x55d44e91a0c0;  1 drivers
v0x55d44d4eea10_0 .net *"_s10", 0 0, L_0x55d44e91a3e0;  1 drivers
v0x55d44d4efd60_0 .net *"_s4", 0 0, L_0x55d44e91a1a0;  1 drivers
v0x55d44d4efe20_0 .net *"_s6", 0 0, L_0x55d44e91a210;  1 drivers
v0x55d44d4eb9e0_0 .net *"_s8", 0 0, L_0x55d44e91a2d0;  1 drivers
v0x55d44d4ece10_0 .net "a", 0 0, L_0x55d44e91a560;  1 drivers
v0x55d44d4eced0_0 .net "b", 0 0, L_0x55d44e91a720;  1 drivers
v0x55d44d4e8ad0_0 .net "ca", 0 0, L_0x55d44e91a450;  1 drivers
v0x55d44d4e8b70_0 .net "cin", 0 0, L_0x55d44e91a8e0;  1 drivers
v0x55d44d4e9f10_0 .net "sum", 0 0, L_0x55d44e91a130;  1 drivers
S_0x55d44d4ddf80 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44d518f70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d4cf830_0 .net "a", 3 0, L_0x55d44e91d7e0;  1 drivers
v0x55d44d4cf930_0 .net "b", 3 0, L_0x55d44e91d880;  1 drivers
v0x55d44d4d0bc0_0 .net "ca", 3 0, L_0x55d44e91d670;  1 drivers
v0x55d44d4d0c80_0 .net "cin", 3 0, L_0x55d44e91d970;  1 drivers
v0x55d44d4c5010_0 .net "sum", 3 0, L_0x55d44e91d5d0;  1 drivers
L_0x55d44e91b590 .part L_0x55d44e91d7e0, 0, 1;
L_0x55d44e91b6c0 .part L_0x55d44e91d880, 0, 1;
L_0x55d44e91b7f0 .part L_0x55d44e91d970, 0, 1;
L_0x55d44e91be00 .part L_0x55d44e91d7e0, 1, 1;
L_0x55d44e91bf30 .part L_0x55d44e91d880, 1, 1;
L_0x55d44e91c060 .part L_0x55d44e91d970, 1, 1;
L_0x55d44e91c7a0 .part L_0x55d44e91d7e0, 2, 1;
L_0x55d44e91c8d0 .part L_0x55d44e91d880, 2, 1;
L_0x55d44e91ca50 .part L_0x55d44e91d970, 2, 1;
L_0x55d44e91d020 .part L_0x55d44e91d7e0, 3, 1;
L_0x55d44e91d1e0 .part L_0x55d44e91d880, 3, 1;
L_0x55d44e91d3a0 .part L_0x55d44e91d970, 3, 1;
L_0x55d44e91d5d0 .concat8 [ 1 1 1 1], L_0x55d44e91b030, L_0x55d44e91b990, L_0x55d44e91c240, L_0x55d44e91cbf0;
L_0x55d44e91d670 .concat8 [ 1 1 1 1], L_0x55d44e91b480, L_0x55d44e91bcf0, L_0x55d44e91c690, L_0x55d44e91cf10;
S_0x55d44d4e3ee0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d4ddf80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e91aaa0 .functor XOR 1, L_0x55d44e91b590, L_0x55d44e91b6c0, C4<0>, C4<0>;
L_0x55d44e91b030 .functor XOR 1, L_0x55d44e91aaa0, L_0x55d44e91b7f0, C4<0>, C4<0>;
L_0x55d44e91b0f0 .functor AND 1, L_0x55d44e91b590, L_0x55d44e91b6c0, C4<1>, C4<1>;
L_0x55d44e91b200 .functor AND 1, L_0x55d44e91b590, L_0x55d44e91b7f0, C4<1>, C4<1>;
L_0x55d44e91b2c0 .functor OR 1, L_0x55d44e91b0f0, L_0x55d44e91b200, C4<0>, C4<0>;
L_0x55d44e91b3d0 .functor AND 1, L_0x55d44e91b7f0, L_0x55d44e91b6c0, C4<1>, C4<1>;
L_0x55d44e91b480 .functor OR 1, L_0x55d44e91b2c0, L_0x55d44e91b3d0, C4<0>, C4<0>;
v0x55d44d4e3b00_0 .net *"_s0", 0 0, L_0x55d44e91aaa0;  1 drivers
v0x55d44d4e3ba0_0 .net *"_s10", 0 0, L_0x55d44e91b3d0;  1 drivers
v0x55d44d4e0f90_0 .net *"_s4", 0 0, L_0x55d44e91b0f0;  1 drivers
v0x55d44d4e1080_0 .net *"_s6", 0 0, L_0x55d44e91b200;  1 drivers
v0x55d44d4e0bb0_0 .net *"_s8", 0 0, L_0x55d44e91b2c0;  1 drivers
v0x55d44d4ddc00_0 .net "a", 0 0, L_0x55d44e91b590;  1 drivers
v0x55d44d4ddcc0_0 .net "b", 0 0, L_0x55d44e91b6c0;  1 drivers
v0x55d44d4e4f30_0 .net "ca", 0 0, L_0x55d44e91b480;  1 drivers
v0x55d44d4e4fd0_0 .net "cin", 0 0, L_0x55d44e91b7f0;  1 drivers
v0x55d44d4e6360_0 .net "sum", 0 0, L_0x55d44e91b030;  1 drivers
S_0x55d44d4e1fe0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d4ddf80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e91b920 .functor XOR 1, L_0x55d44e91be00, L_0x55d44e91bf30, C4<0>, C4<0>;
L_0x55d44e91b990 .functor XOR 1, L_0x55d44e91b920, L_0x55d44e91c060, C4<0>, C4<0>;
L_0x55d44e91ba00 .functor AND 1, L_0x55d44e91be00, L_0x55d44e91bf30, C4<1>, C4<1>;
L_0x55d44e91ba70 .functor AND 1, L_0x55d44e91be00, L_0x55d44e91c060, C4<1>, C4<1>;
L_0x55d44e91bb30 .functor OR 1, L_0x55d44e91ba00, L_0x55d44e91ba70, C4<0>, C4<0>;
L_0x55d44e91bc40 .functor AND 1, L_0x55d44e91c060, L_0x55d44e91bf30, C4<1>, C4<1>;
L_0x55d44e91bcf0 .functor OR 1, L_0x55d44e91bb30, L_0x55d44e91bc40, C4<0>, C4<0>;
v0x55d44d4e3410_0 .net *"_s0", 0 0, L_0x55d44e91b920;  1 drivers
v0x55d44d4e34f0_0 .net *"_s10", 0 0, L_0x55d44e91bc40;  1 drivers
v0x55d44d4df090_0 .net *"_s4", 0 0, L_0x55d44e91ba00;  1 drivers
v0x55d44d4df160_0 .net *"_s6", 0 0, L_0x55d44e91ba70;  1 drivers
v0x55d44d4e04c0_0 .net *"_s8", 0 0, L_0x55d44e91bb30;  1 drivers
v0x55d44d4e05a0_0 .net "a", 0 0, L_0x55d44e91be00;  1 drivers
v0x55d44d4dc180_0 .net "b", 0 0, L_0x55d44e91bf30;  1 drivers
v0x55d44d4dc240_0 .net "ca", 0 0, L_0x55d44e91bcf0;  1 drivers
v0x55d44d4dd510_0 .net "cin", 0 0, L_0x55d44e91c060;  1 drivers
v0x55d44d4d1a50_0 .net "sum", 0 0, L_0x55d44e91b990;  1 drivers
S_0x55d44d4da4e0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d4ddf80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e91c1d0 .functor XOR 1, L_0x55d44e91c7a0, L_0x55d44e91c8d0, C4<0>, C4<0>;
L_0x55d44e91c240 .functor XOR 1, L_0x55d44e91c1d0, L_0x55d44e91ca50, C4<0>, C4<0>;
L_0x55d44e91c300 .functor AND 1, L_0x55d44e91c7a0, L_0x55d44e91c8d0, C4<1>, C4<1>;
L_0x55d44e91c410 .functor AND 1, L_0x55d44e91c7a0, L_0x55d44e91ca50, C4<1>, C4<1>;
L_0x55d44e91c4d0 .functor OR 1, L_0x55d44e91c300, L_0x55d44e91c410, C4<0>, C4<0>;
L_0x55d44e91c5e0 .functor AND 1, L_0x55d44e91ca50, L_0x55d44e91c8d0, C4<1>, C4<1>;
L_0x55d44e91c690 .functor OR 1, L_0x55d44e91c4d0, L_0x55d44e91c5e0, C4<0>, C4<0>;
v0x55d44d4da100_0 .net *"_s0", 0 0, L_0x55d44e91c1d0;  1 drivers
v0x55d44d4da1c0_0 .net *"_s10", 0 0, L_0x55d44e91c5e0;  1 drivers
v0x55d44d4d1630_0 .net *"_s4", 0 0, L_0x55d44e91c300;  1 drivers
v0x55d44d4d1720_0 .net *"_s6", 0 0, L_0x55d44e91c410;  1 drivers
v0x55d44d4d7590_0 .net *"_s8", 0 0, L_0x55d44e91c4d0;  1 drivers
v0x55d44d4d71b0_0 .net "a", 0 0, L_0x55d44e91c7a0;  1 drivers
v0x55d44d4d7270_0 .net "b", 0 0, L_0x55d44e91c8d0;  1 drivers
v0x55d44d4d4640_0 .net "ca", 0 0, L_0x55d44e91c690;  1 drivers
v0x55d44d4d46e0_0 .net "cin", 0 0, L_0x55d44e91ca50;  1 drivers
v0x55d44d4d4310_0 .net "sum", 0 0, L_0x55d44e91c240;  1 drivers
S_0x55d44d4d12b0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d4ddf80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e91cb80 .functor XOR 1, L_0x55d44e91d020, L_0x55d44e91d1e0, C4<0>, C4<0>;
L_0x55d44e91cbf0 .functor XOR 1, L_0x55d44e91cb80, L_0x55d44e91d3a0, C4<0>, C4<0>;
L_0x55d44e91cc60 .functor AND 1, L_0x55d44e91d020, L_0x55d44e91d1e0, C4<1>, C4<1>;
L_0x55d44e91ccd0 .functor AND 1, L_0x55d44e91d020, L_0x55d44e91d3a0, C4<1>, C4<1>;
L_0x55d44e91cd90 .functor OR 1, L_0x55d44e91cc60, L_0x55d44e91ccd0, C4<0>, C4<0>;
L_0x55d44e91cea0 .functor AND 1, L_0x55d44e91d3a0, L_0x55d44e91d1e0, C4<1>, C4<1>;
L_0x55d44e91cf10 .functor OR 1, L_0x55d44e91cd90, L_0x55d44e91cea0, C4<0>, C4<0>;
v0x55d44d4d85e0_0 .net *"_s0", 0 0, L_0x55d44e91cb80;  1 drivers
v0x55d44d4d86c0_0 .net *"_s10", 0 0, L_0x55d44e91cea0;  1 drivers
v0x55d44d4d9a10_0 .net *"_s4", 0 0, L_0x55d44e91cc60;  1 drivers
v0x55d44d4d9ad0_0 .net *"_s6", 0 0, L_0x55d44e91ccd0;  1 drivers
v0x55d44d4d5690_0 .net *"_s8", 0 0, L_0x55d44e91cd90;  1 drivers
v0x55d44d4d6ac0_0 .net "a", 0 0, L_0x55d44e91d020;  1 drivers
v0x55d44d4d6b80_0 .net "b", 0 0, L_0x55d44e91d1e0;  1 drivers
v0x55d44d4d2740_0 .net "ca", 0 0, L_0x55d44e91cf10;  1 drivers
v0x55d44d4d27e0_0 .net "cin", 0 0, L_0x55d44e91d3a0;  1 drivers
v0x55d44d4d3c20_0 .net "sum", 0 0, L_0x55d44e91cbf0;  1 drivers
S_0x55d44d4cdaa0 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44d518f70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d4bfa60_0 .net "a", 3 0, L_0x55d44e9200c0;  1 drivers
v0x55d44d4bfb60_0 .net "b", 3 0, L_0x55d44e9201f0;  1 drivers
v0x55d44d4bb6e0_0 .net "ca", 3 0, L_0x55d44e91ff50;  1 drivers
v0x55d44d4bb7a0_0 .net "cin", 3 0, L_0x55d44e920320;  1 drivers
v0x55d44d4bcb10_0 .net "sum", 3 0, L_0x55d44e91feb0;  1 drivers
L_0x55d44e91df30 .part L_0x55d44e9200c0, 0, 1;
L_0x55d44e91e060 .part L_0x55d44e9201f0, 0, 1;
L_0x55d44e91e190 .part L_0x55d44e920320, 0, 1;
L_0x55d44e91e710 .part L_0x55d44e9200c0, 1, 1;
L_0x55d44e91e840 .part L_0x55d44e9201f0, 1, 1;
L_0x55d44e91e970 .part L_0x55d44e920320, 1, 1;
L_0x55d44e91f080 .part L_0x55d44e9200c0, 2, 1;
L_0x55d44e91f1b0 .part L_0x55d44e9201f0, 2, 1;
L_0x55d44e91f330 .part L_0x55d44e920320, 2, 1;
L_0x55d44e91f900 .part L_0x55d44e9200c0, 3, 1;
L_0x55d44e91fac0 .part L_0x55d44e9201f0, 3, 1;
L_0x55d44e91fc80 .part L_0x55d44e920320, 3, 1;
L_0x55d44e91feb0 .concat8 [ 1 1 1 1], L_0x55d44e91da10, L_0x55d44e91e330, L_0x55d44e91eb60, L_0x55d44e91f4d0;
L_0x55d44e91ff50 .concat8 [ 1 1 1 1], L_0x55d44e91de20, L_0x55d44e91e600, L_0x55d44e91ef70, L_0x55d44e91f7f0;
S_0x55d44d4cd6c0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d4cdaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e91d560 .functor XOR 1, L_0x55d44e91df30, L_0x55d44e91e060, C4<0>, C4<0>;
L_0x55d44e91da10 .functor XOR 1, L_0x55d44e91d560, L_0x55d44e91e190, C4<0>, C4<0>;
L_0x55d44e91dad0 .functor AND 1, L_0x55d44e91df30, L_0x55d44e91e060, C4<1>, C4<1>;
L_0x55d44e91dbe0 .functor AND 1, L_0x55d44e91df30, L_0x55d44e91e190, C4<1>, C4<1>;
L_0x55d44e91dca0 .functor OR 1, L_0x55d44e91dad0, L_0x55d44e91dbe0, C4<0>, C4<0>;
L_0x55d44e91ddb0 .functor AND 1, L_0x55d44e91e190, L_0x55d44e91e060, C4<1>, C4<1>;
L_0x55d44e91de20 .functor OR 1, L_0x55d44e91dca0, L_0x55d44e91ddb0, C4<0>, C4<0>;
v0x55d44d4c4bf0_0 .net *"_s0", 0 0, L_0x55d44e91d560;  1 drivers
v0x55d44d4c4c90_0 .net *"_s10", 0 0, L_0x55d44e91ddb0;  1 drivers
v0x55d44d4cab50_0 .net *"_s4", 0 0, L_0x55d44e91dad0;  1 drivers
v0x55d44d4cac40_0 .net *"_s6", 0 0, L_0x55d44e91dbe0;  1 drivers
v0x55d44d4ca770_0 .net *"_s8", 0 0, L_0x55d44e91dca0;  1 drivers
v0x55d44d4c7c00_0 .net "a", 0 0, L_0x55d44e91df30;  1 drivers
v0x55d44d4c7cc0_0 .net "b", 0 0, L_0x55d44e91e060;  1 drivers
v0x55d44d4c7820_0 .net "ca", 0 0, L_0x55d44e91de20;  1 drivers
v0x55d44d4c78c0_0 .net "cin", 0 0, L_0x55d44e91e190;  1 drivers
v0x55d44d4c4920_0 .net "sum", 0 0, L_0x55d44e91da10;  1 drivers
S_0x55d44d4cbba0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d4cdaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e91e2c0 .functor XOR 1, L_0x55d44e91e710, L_0x55d44e91e840, C4<0>, C4<0>;
L_0x55d44e91e330 .functor XOR 1, L_0x55d44e91e2c0, L_0x55d44e91e970, C4<0>, C4<0>;
L_0x55d44e91e3a0 .functor AND 1, L_0x55d44e91e710, L_0x55d44e91e840, C4<1>, C4<1>;
L_0x55d44e91e410 .functor AND 1, L_0x55d44e91e710, L_0x55d44e91e970, C4<1>, C4<1>;
L_0x55d44e91e480 .functor OR 1, L_0x55d44e91e3a0, L_0x55d44e91e410, C4<0>, C4<0>;
L_0x55d44e91e590 .functor AND 1, L_0x55d44e91e970, L_0x55d44e91e840, C4<1>, C4<1>;
L_0x55d44e91e600 .functor OR 1, L_0x55d44e91e480, L_0x55d44e91e590, C4<0>, C4<0>;
v0x55d44d4ccfd0_0 .net *"_s0", 0 0, L_0x55d44e91e2c0;  1 drivers
v0x55d44d4cd090_0 .net *"_s10", 0 0, L_0x55d44e91e590;  1 drivers
v0x55d44d4c8c50_0 .net *"_s4", 0 0, L_0x55d44e91e3a0;  1 drivers
v0x55d44d4c8d40_0 .net *"_s6", 0 0, L_0x55d44e91e410;  1 drivers
v0x55d44d4ca080_0 .net *"_s8", 0 0, L_0x55d44e91e480;  1 drivers
v0x55d44d4c5d00_0 .net "a", 0 0, L_0x55d44e91e710;  1 drivers
v0x55d44d4c5dc0_0 .net "b", 0 0, L_0x55d44e91e840;  1 drivers
v0x55d44d4c7130_0 .net "ca", 0 0, L_0x55d44e91e600;  1 drivers
v0x55d44d4c71f0_0 .net "cin", 0 0, L_0x55d44e91e970;  1 drivers
v0x55d44d4c2ea0_0 .net "sum", 0 0, L_0x55d44e91e330;  1 drivers
S_0x55d44d4c4180 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d4cdaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e91eaf0 .functor XOR 1, L_0x55d44e91f080, L_0x55d44e91f1b0, C4<0>, C4<0>;
L_0x55d44e91eb60 .functor XOR 1, L_0x55d44e91eaf0, L_0x55d44e91f330, C4<0>, C4<0>;
L_0x55d44e91ec20 .functor AND 1, L_0x55d44e91f080, L_0x55d44e91f1b0, C4<1>, C4<1>;
L_0x55d44e91ed30 .functor AND 1, L_0x55d44e91f080, L_0x55d44e91f330, C4<1>, C4<1>;
L_0x55d44e91edf0 .functor OR 1, L_0x55d44e91ec20, L_0x55d44e91ed30, C4<0>, C4<0>;
L_0x55d44e91ef00 .functor AND 1, L_0x55d44e91f330, L_0x55d44e91f1b0, C4<1>, C4<1>;
L_0x55d44e91ef70 .functor OR 1, L_0x55d44e91edf0, L_0x55d44e91ef00, C4<0>, C4<0>;
v0x55d44d4c1870_0 .net *"_s0", 0 0, L_0x55d44e91eaf0;  1 drivers
v0x55d44d4c1930_0 .net *"_s10", 0 0, L_0x55d44e91ef00;  1 drivers
v0x55d44d4b4f20_0 .net *"_s4", 0 0, L_0x55d44e91ec20;  1 drivers
v0x55d44d4b5010_0 .net *"_s6", 0 0, L_0x55d44e91ed30;  1 drivers
v0x55d44d4a85d0_0 .net *"_s8", 0 0, L_0x55d44e91edf0;  1 drivers
v0x55d44d4b7aa0_0 .net "a", 0 0, L_0x55d44e91f080;  1 drivers
v0x55d44d4b7b60_0 .net "b", 0 0, L_0x55d44e91f1b0;  1 drivers
v0x55d44d4c0530_0 .net "ca", 0 0, L_0x55d44e91ef70;  1 drivers
v0x55d44d4c05d0_0 .net "cin", 0 0, L_0x55d44e91f330;  1 drivers
v0x55d44d4c0200_0 .net "sum", 0 0, L_0x55d44e91eb60;  1 drivers
S_0x55d44d4b7680 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d4cdaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e91f460 .functor XOR 1, L_0x55d44e91f900, L_0x55d44e91fac0, C4<0>, C4<0>;
L_0x55d44e91f4d0 .functor XOR 1, L_0x55d44e91f460, L_0x55d44e91fc80, C4<0>, C4<0>;
L_0x55d44e91f540 .functor AND 1, L_0x55d44e91f900, L_0x55d44e91fac0, C4<1>, C4<1>;
L_0x55d44e91f5b0 .functor AND 1, L_0x55d44e91f900, L_0x55d44e91fc80, C4<1>, C4<1>;
L_0x55d44e91f670 .functor OR 1, L_0x55d44e91f540, L_0x55d44e91f5b0, C4<0>, C4<0>;
L_0x55d44e91f780 .functor AND 1, L_0x55d44e91fc80, L_0x55d44e91fac0, C4<1>, C4<1>;
L_0x55d44e91f7f0 .functor OR 1, L_0x55d44e91f670, L_0x55d44e91f780, C4<0>, C4<0>;
v0x55d44d4bd5e0_0 .net *"_s0", 0 0, L_0x55d44e91f460;  1 drivers
v0x55d44d4bd6c0_0 .net *"_s10", 0 0, L_0x55d44e91f780;  1 drivers
v0x55d44d4bd200_0 .net *"_s4", 0 0, L_0x55d44e91f540;  1 drivers
v0x55d44d4bd2c0_0 .net *"_s6", 0 0, L_0x55d44e91f5b0;  1 drivers
v0x55d44d4ba690_0 .net *"_s8", 0 0, L_0x55d44e91f670;  1 drivers
v0x55d44d4ba2b0_0 .net "a", 0 0, L_0x55d44e91f900;  1 drivers
v0x55d44d4ba370_0 .net "b", 0 0, L_0x55d44e91fac0;  1 drivers
v0x55d44d4b7300_0 .net "ca", 0 0, L_0x55d44e91f7f0;  1 drivers
v0x55d44d4b73a0_0 .net "cin", 0 0, L_0x55d44e91fc80;  1 drivers
v0x55d44d4be6e0_0 .net "sum", 0 0, L_0x55d44e91f4d0;  1 drivers
S_0x55d44d4b3800 .scope module, "FA_1" "thirtBitAdder" 5 14, 6 3 0, S_0x55d44d57a6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44d3f0770_0 .net "a", 31 0, L_0x55d44e936ca0;  1 drivers
v0x55d44d3f0850_0 .net "b", 31 0, L_0x55d44e936d90;  1 drivers
v0x55d44d3f0390_0 .net "ca", 31 0, L_0x55d44e936b10;  1 drivers
v0x55d44d3f0450_0 .net "cin", 31 0, L_0x55d44e936e80;  1 drivers
v0x55d44d3e78c0_0 .net "sum", 31 0, L_0x55d44e9369d0;  1 drivers
L_0x55d44e92b8b0 .part L_0x55d44e936ca0, 0, 16;
L_0x55d44e92b950 .part L_0x55d44e936d90, 0, 16;
L_0x55d44e92b9f0 .part L_0x55d44e936e80, 0, 16;
L_0x55d44e9366c0 .part L_0x55d44e936ca0, 16, 16;
L_0x55d44e9367b0 .part L_0x55d44e936d90, 16, 16;
L_0x55d44e9368a0 .part L_0x55d44e936e80, 16, 16;
L_0x55d44e9369d0 .concat8 [ 16 16 0 0], L_0x55d44e92b5b0, L_0x55d44e9363c0;
L_0x55d44e936b10 .concat8 [ 16 16 0 0], L_0x55d44e92b650, L_0x55d44e936460;
S_0x55d44d4aad30 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44d4b3800;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44d44e7c0_0 .net "a", 15 0, L_0x55d44e92b8b0;  1 drivers
v0x55d44d44e8a0_0 .net "b", 15 0, L_0x55d44e92b950;  1 drivers
v0x55d44d455af0_0 .net "ca", 15 0, L_0x55d44e92b650;  1 drivers
v0x55d44d455bb0_0 .net "cin", 15 0, L_0x55d44e92b9f0;  1 drivers
v0x55d44d456f20_0 .net "sum", 15 0, L_0x55d44e92b5b0;  1 drivers
L_0x55d44e923580 .part L_0x55d44e92b8b0, 0, 4;
L_0x55d44e923620 .part L_0x55d44e92b950, 0, 4;
L_0x55d44e9236c0 .part L_0x55d44e92b9f0, 0, 4;
L_0x55d44e925e10 .part L_0x55d44e92b8b0, 4, 4;
L_0x55d44e925f00 .part L_0x55d44e92b950, 4, 4;
L_0x55d44e925ff0 .part L_0x55d44e92b9f0, 4, 4;
L_0x55d44e928810 .part L_0x55d44e92b8b0, 8, 4;
L_0x55d44e9288b0 .part L_0x55d44e92b950, 8, 4;
L_0x55d44e9289a0 .part L_0x55d44e92b9f0, 8, 4;
L_0x55d44e92b1b0 .part L_0x55d44e92b8b0, 12, 4;
L_0x55d44e92b2e0 .part L_0x55d44e92b950, 12, 4;
L_0x55d44e92b410 .part L_0x55d44e92b9f0, 12, 4;
L_0x55d44e92b5b0 .concat8 [ 4 4 4 4], L_0x55d44e923370, L_0x55d44e925c00, L_0x55d44e928600, L_0x55d44e92afa0;
L_0x55d44e92b650 .concat8 [ 4 4 4 4], L_0x55d44e923410, L_0x55d44e925ca0, L_0x55d44e9286a0, L_0x55d44e92b040;
S_0x55d44d4b0c90 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44d4aad30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d49d970_0 .net "a", 3 0, L_0x55d44e923580;  1 drivers
v0x55d44d49da70_0 .net "b", 3 0, L_0x55d44e923620;  1 drivers
v0x55d44d491dc0_0 .net "ca", 3 0, L_0x55d44e923410;  1 drivers
v0x55d44d491eb0_0 .net "cin", 3 0, L_0x55d44e9236c0;  1 drivers
v0x55d44d49a850_0 .net "sum", 3 0, L_0x55d44e923370;  1 drivers
L_0x55d44e9213f0 .part L_0x55d44e923580, 0, 1;
L_0x55d44e921520 .part L_0x55d44e923620, 0, 1;
L_0x55d44e921650 .part L_0x55d44e9236c0, 0, 1;
L_0x55d44e921c20 .part L_0x55d44e923580, 1, 1;
L_0x55d44e921d50 .part L_0x55d44e923620, 1, 1;
L_0x55d44e921e80 .part L_0x55d44e9236c0, 1, 1;
L_0x55d44e922540 .part L_0x55d44e923580, 2, 1;
L_0x55d44e922670 .part L_0x55d44e923620, 2, 1;
L_0x55d44e9227f0 .part L_0x55d44e9236c0, 2, 1;
L_0x55d44e922dc0 .part L_0x55d44e923580, 3, 1;
L_0x55d44e922f80 .part L_0x55d44e923620, 3, 1;
L_0x55d44e923140 .part L_0x55d44e9236c0, 3, 1;
L_0x55d44e923370 .concat8 [ 1 1 1 1], L_0x55d44e91fe40, L_0x55d44e9217f0, L_0x55d44e922020, L_0x55d44e922990;
L_0x55d44e923410 .concat8 [ 1 1 1 1], L_0x55d44e9212e0, L_0x55d44e921b10, L_0x55d44e922430, L_0x55d44e922cb0;
S_0x55d44d4b08b0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d4b0c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e920450 .functor XOR 1, L_0x55d44e9213f0, L_0x55d44e921520, C4<0>, C4<0>;
L_0x55d44e91fe40 .functor XOR 1, L_0x55d44e920450, L_0x55d44e921650, C4<0>, C4<0>;
L_0x55d44e920f90 .functor AND 1, L_0x55d44e9213f0, L_0x55d44e921520, C4<1>, C4<1>;
L_0x55d44e9210a0 .functor AND 1, L_0x55d44e9213f0, L_0x55d44e921650, C4<1>, C4<1>;
L_0x55d44e921160 .functor OR 1, L_0x55d44e920f90, L_0x55d44e9210a0, C4<0>, C4<0>;
L_0x55d44e921270 .functor AND 1, L_0x55d44e921650, L_0x55d44e921520, C4<1>, C4<1>;
L_0x55d44e9212e0 .functor OR 1, L_0x55d44e921160, L_0x55d44e921270, C4<0>, C4<0>;
v0x55d44d4add40_0 .net *"_s0", 0 0, L_0x55d44e920450;  1 drivers
v0x55d44d4adde0_0 .net *"_s10", 0 0, L_0x55d44e921270;  1 drivers
v0x55d44d4ad960_0 .net *"_s4", 0 0, L_0x55d44e920f90;  1 drivers
v0x55d44d4ada30_0 .net *"_s6", 0 0, L_0x55d44e9210a0;  1 drivers
v0x55d44d4aa9b0_0 .net *"_s8", 0 0, L_0x55d44e921160;  1 drivers
v0x55d44d4b1ce0_0 .net "a", 0 0, L_0x55d44e9213f0;  1 drivers
v0x55d44d4b1da0_0 .net "b", 0 0, L_0x55d44e921520;  1 drivers
v0x55d44d4b3110_0 .net "ca", 0 0, L_0x55d44e9212e0;  1 drivers
v0x55d44d4b31b0_0 .net "cin", 0 0, L_0x55d44e921650;  1 drivers
v0x55d44d4aed90_0 .net "sum", 0 0, L_0x55d44e91fe40;  1 drivers
S_0x55d44d4b01c0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d4b0c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e921780 .functor XOR 1, L_0x55d44e921c20, L_0x55d44e921d50, C4<0>, C4<0>;
L_0x55d44e9217f0 .functor XOR 1, L_0x55d44e921780, L_0x55d44e921e80, C4<0>, C4<0>;
L_0x55d44e921860 .functor AND 1, L_0x55d44e921c20, L_0x55d44e921d50, C4<1>, C4<1>;
L_0x55d44e9218d0 .functor AND 1, L_0x55d44e921c20, L_0x55d44e921e80, C4<1>, C4<1>;
L_0x55d44e921990 .functor OR 1, L_0x55d44e921860, L_0x55d44e9218d0, C4<0>, C4<0>;
L_0x55d44e921aa0 .functor AND 1, L_0x55d44e921e80, L_0x55d44e921d50, C4<1>, C4<1>;
L_0x55d44e921b10 .functor OR 1, L_0x55d44e921990, L_0x55d44e921aa0, C4<0>, C4<0>;
v0x55d44d4abe40_0 .net *"_s0", 0 0, L_0x55d44e921780;  1 drivers
v0x55d44d4abf20_0 .net *"_s10", 0 0, L_0x55d44e921aa0;  1 drivers
v0x55d44d4ad270_0 .net *"_s4", 0 0, L_0x55d44e921860;  1 drivers
v0x55d44d4ad340_0 .net *"_s6", 0 0, L_0x55d44e9218d0;  1 drivers
v0x55d44d4a8f30_0 .net *"_s8", 0 0, L_0x55d44e921990;  1 drivers
v0x55d44d4aa2c0_0 .net "a", 0 0, L_0x55d44e921c20;  1 drivers
v0x55d44d4aa380_0 .net "b", 0 0, L_0x55d44e921d50;  1 drivers
v0x55d44d49e800_0 .net "ca", 0 0, L_0x55d44e921b10;  1 drivers
v0x55d44d49e8a0_0 .net "cin", 0 0, L_0x55d44e921e80;  1 drivers
v0x55d44d4a7290_0 .net "sum", 0 0, L_0x55d44e9217f0;  1 drivers
S_0x55d44d4a6eb0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d4b0c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e921fb0 .functor XOR 1, L_0x55d44e922540, L_0x55d44e922670, C4<0>, C4<0>;
L_0x55d44e922020 .functor XOR 1, L_0x55d44e921fb0, L_0x55d44e9227f0, C4<0>, C4<0>;
L_0x55d44e9220e0 .functor AND 1, L_0x55d44e922540, L_0x55d44e922670, C4<1>, C4<1>;
L_0x55d44e9221f0 .functor AND 1, L_0x55d44e922540, L_0x55d44e9227f0, C4<1>, C4<1>;
L_0x55d44e9222b0 .functor OR 1, L_0x55d44e9220e0, L_0x55d44e9221f0, C4<0>, C4<0>;
L_0x55d44e9223c0 .functor AND 1, L_0x55d44e9227f0, L_0x55d44e922670, C4<1>, C4<1>;
L_0x55d44e922430 .functor OR 1, L_0x55d44e9222b0, L_0x55d44e9223c0, C4<0>, C4<0>;
v0x55d44d49e3e0_0 .net *"_s0", 0 0, L_0x55d44e921fb0;  1 drivers
v0x55d44d49e4a0_0 .net *"_s10", 0 0, L_0x55d44e9223c0;  1 drivers
v0x55d44d4a4340_0 .net *"_s4", 0 0, L_0x55d44e9220e0;  1 drivers
v0x55d44d4a4430_0 .net *"_s6", 0 0, L_0x55d44e9221f0;  1 drivers
v0x55d44d4a3f60_0 .net *"_s8", 0 0, L_0x55d44e9222b0;  1 drivers
v0x55d44d4a13f0_0 .net "a", 0 0, L_0x55d44e922540;  1 drivers
v0x55d44d4a14b0_0 .net "b", 0 0, L_0x55d44e922670;  1 drivers
v0x55d44d4a1010_0 .net "ca", 0 0, L_0x55d44e922430;  1 drivers
v0x55d44d4a10b0_0 .net "cin", 0 0, L_0x55d44e9227f0;  1 drivers
v0x55d44d49e110_0 .net "sum", 0 0, L_0x55d44e922020;  1 drivers
S_0x55d44d4a5390 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d4b0c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e922920 .functor XOR 1, L_0x55d44e922dc0, L_0x55d44e922f80, C4<0>, C4<0>;
L_0x55d44e922990 .functor XOR 1, L_0x55d44e922920, L_0x55d44e923140, C4<0>, C4<0>;
L_0x55d44e922a00 .functor AND 1, L_0x55d44e922dc0, L_0x55d44e922f80, C4<1>, C4<1>;
L_0x55d44e922a70 .functor AND 1, L_0x55d44e922dc0, L_0x55d44e923140, C4<1>, C4<1>;
L_0x55d44e922b30 .functor OR 1, L_0x55d44e922a00, L_0x55d44e922a70, C4<0>, C4<0>;
L_0x55d44e922c40 .functor AND 1, L_0x55d44e923140, L_0x55d44e922f80, C4<1>, C4<1>;
L_0x55d44e922cb0 .functor OR 1, L_0x55d44e922b30, L_0x55d44e922c40, C4<0>, C4<0>;
v0x55d44d4a67c0_0 .net *"_s0", 0 0, L_0x55d44e922920;  1 drivers
v0x55d44d4a68a0_0 .net *"_s10", 0 0, L_0x55d44e922c40;  1 drivers
v0x55d44d4a2440_0 .net *"_s4", 0 0, L_0x55d44e922a00;  1 drivers
v0x55d44d4a2530_0 .net *"_s6", 0 0, L_0x55d44e922a70;  1 drivers
v0x55d44d4a3870_0 .net *"_s8", 0 0, L_0x55d44e922b30;  1 drivers
v0x55d44d49f4f0_0 .net "a", 0 0, L_0x55d44e922dc0;  1 drivers
v0x55d44d49f5b0_0 .net "b", 0 0, L_0x55d44e922f80;  1 drivers
v0x55d44d4a0920_0 .net "ca", 0 0, L_0x55d44e922cb0;  1 drivers
v0x55d44d4a09c0_0 .net "cin", 0 0, L_0x55d44e923140;  1 drivers
v0x55d44d49c690_0 .net "sum", 0 0, L_0x55d44e922990;  1 drivers
S_0x55d44d49a470 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44d4aad30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d487210_0 .net "a", 3 0, L_0x55d44e925e10;  1 drivers
v0x55d44d487310_0 .net "b", 3 0, L_0x55d44e925f00;  1 drivers
v0x55d44d482e90_0 .net "ca", 3 0, L_0x55d44e925ca0;  1 drivers
v0x55d44d482f50_0 .net "cin", 3 0, L_0x55d44e925ff0;  1 drivers
v0x55d44d4842c0_0 .net "sum", 3 0, L_0x55d44e925c00;  1 drivers
L_0x55d44e923c80 .part L_0x55d44e925e10, 0, 1;
L_0x55d44e923db0 .part L_0x55d44e925f00, 0, 1;
L_0x55d44e923ee0 .part L_0x55d44e925ff0, 0, 1;
L_0x55d44e9244b0 .part L_0x55d44e925e10, 1, 1;
L_0x55d44e9245e0 .part L_0x55d44e925f00, 1, 1;
L_0x55d44e924710 .part L_0x55d44e925ff0, 1, 1;
L_0x55d44e924dd0 .part L_0x55d44e925e10, 2, 1;
L_0x55d44e924f00 .part L_0x55d44e925f00, 2, 1;
L_0x55d44e925080 .part L_0x55d44e925ff0, 2, 1;
L_0x55d44e925650 .part L_0x55d44e925e10, 3, 1;
L_0x55d44e925810 .part L_0x55d44e925f00, 3, 1;
L_0x55d44e9259d0 .part L_0x55d44e925ff0, 3, 1;
L_0x55d44e925c00 .concat8 [ 1 1 1 1], L_0x55d44e923760, L_0x55d44e924080, L_0x55d44e9248b0, L_0x55d44e925220;
L_0x55d44e925ca0 .concat8 [ 1 1 1 1], L_0x55d44e923b70, L_0x55d44e9243a0, L_0x55d44e924cc0, L_0x55d44e925540;
S_0x55d44d4919a0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d49a470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e923300 .functor XOR 1, L_0x55d44e923c80, L_0x55d44e923db0, C4<0>, C4<0>;
L_0x55d44e923760 .functor XOR 1, L_0x55d44e923300, L_0x55d44e923ee0, C4<0>, C4<0>;
L_0x55d44e923820 .functor AND 1, L_0x55d44e923c80, L_0x55d44e923db0, C4<1>, C4<1>;
L_0x55d44e923930 .functor AND 1, L_0x55d44e923c80, L_0x55d44e923ee0, C4<1>, C4<1>;
L_0x55d44e9239f0 .functor OR 1, L_0x55d44e923820, L_0x55d44e923930, C4<0>, C4<0>;
L_0x55d44e923b00 .functor AND 1, L_0x55d44e923ee0, L_0x55d44e923db0, C4<1>, C4<1>;
L_0x55d44e923b70 .functor OR 1, L_0x55d44e9239f0, L_0x55d44e923b00, C4<0>, C4<0>;
v0x55d44d497900_0 .net *"_s0", 0 0, L_0x55d44e923300;  1 drivers
v0x55d44d4979a0_0 .net *"_s10", 0 0, L_0x55d44e923b00;  1 drivers
v0x55d44d497520_0 .net *"_s4", 0 0, L_0x55d44e923820;  1 drivers
v0x55d44d4975f0_0 .net *"_s6", 0 0, L_0x55d44e923930;  1 drivers
v0x55d44d4949b0_0 .net *"_s8", 0 0, L_0x55d44e9239f0;  1 drivers
v0x55d44d4945d0_0 .net "a", 0 0, L_0x55d44e923c80;  1 drivers
v0x55d44d494690_0 .net "b", 0 0, L_0x55d44e923db0;  1 drivers
v0x55d44d491590_0 .net "ca", 0 0, L_0x55d44e923b70;  1 drivers
v0x55d44d491630_0 .net "cin", 0 0, L_0x55d44e923ee0;  1 drivers
v0x55d44d498950_0 .net "sum", 0 0, L_0x55d44e923760;  1 drivers
S_0x55d44d499d80 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d49a470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e924010 .functor XOR 1, L_0x55d44e9244b0, L_0x55d44e9245e0, C4<0>, C4<0>;
L_0x55d44e924080 .functor XOR 1, L_0x55d44e924010, L_0x55d44e924710, C4<0>, C4<0>;
L_0x55d44e9240f0 .functor AND 1, L_0x55d44e9244b0, L_0x55d44e9245e0, C4<1>, C4<1>;
L_0x55d44e924160 .functor AND 1, L_0x55d44e9244b0, L_0x55d44e924710, C4<1>, C4<1>;
L_0x55d44e924220 .functor OR 1, L_0x55d44e9240f0, L_0x55d44e924160, C4<0>, C4<0>;
L_0x55d44e924330 .functor AND 1, L_0x55d44e924710, L_0x55d44e9245e0, C4<1>, C4<1>;
L_0x55d44e9243a0 .functor OR 1, L_0x55d44e924220, L_0x55d44e924330, C4<0>, C4<0>;
v0x55d44d495a00_0 .net *"_s0", 0 0, L_0x55d44e924010;  1 drivers
v0x55d44d495ae0_0 .net *"_s10", 0 0, L_0x55d44e924330;  1 drivers
v0x55d44d496e30_0 .net *"_s4", 0 0, L_0x55d44e9240f0;  1 drivers
v0x55d44d496f00_0 .net *"_s6", 0 0, L_0x55d44e924160;  1 drivers
v0x55d44d492ab0_0 .net *"_s8", 0 0, L_0x55d44e924220;  1 drivers
v0x55d44d493ee0_0 .net "a", 0 0, L_0x55d44e9244b0;  1 drivers
v0x55d44d493fa0_0 .net "b", 0 0, L_0x55d44e9245e0;  1 drivers
v0x55d44d48fa70_0 .net "ca", 0 0, L_0x55d44e9243a0;  1 drivers
v0x55d44d48fb10_0 .net "cin", 0 0, L_0x55d44e924710;  1 drivers
v0x55d44d490ea0_0 .net "sum", 0 0, L_0x55d44e924080;  1 drivers
S_0x55d44d47f620 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d49a470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e924840 .functor XOR 1, L_0x55d44e924dd0, L_0x55d44e924f00, C4<0>, C4<0>;
L_0x55d44e9248b0 .functor XOR 1, L_0x55d44e924840, L_0x55d44e925080, C4<0>, C4<0>;
L_0x55d44e924970 .functor AND 1, L_0x55d44e924dd0, L_0x55d44e924f00, C4<1>, C4<1>;
L_0x55d44e924a80 .functor AND 1, L_0x55d44e924dd0, L_0x55d44e925080, C4<1>, C4<1>;
L_0x55d44e924b40 .functor OR 1, L_0x55d44e924970, L_0x55d44e924a80, C4<0>, C4<0>;
L_0x55d44e924c50 .functor AND 1, L_0x55d44e925080, L_0x55d44e924f00, C4<1>, C4<1>;
L_0x55d44e924cc0 .functor OR 1, L_0x55d44e924b40, L_0x55d44e924c50, C4<0>, C4<0>;
v0x55d44d472cd0_0 .net *"_s0", 0 0, L_0x55d44e924840;  1 drivers
v0x55d44d472d90_0 .net *"_s10", 0 0, L_0x55d44e924c50;  1 drivers
v0x55d44d4821a0_0 .net *"_s4", 0 0, L_0x55d44e924970;  1 drivers
v0x55d44d482290_0 .net *"_s6", 0 0, L_0x55d44e924a80;  1 drivers
v0x55d44d48ac30_0 .net *"_s8", 0 0, L_0x55d44e924b40;  1 drivers
v0x55d44d48a850_0 .net "a", 0 0, L_0x55d44e924dd0;  1 drivers
v0x55d44d48a910_0 .net "b", 0 0, L_0x55d44e924f00;  1 drivers
v0x55d44d481d80_0 .net "ca", 0 0, L_0x55d44e924cc0;  1 drivers
v0x55d44d481e20_0 .net "cin", 0 0, L_0x55d44e925080;  1 drivers
v0x55d44d487d90_0 .net "sum", 0 0, L_0x55d44e9248b0;  1 drivers
S_0x55d44d487900 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d49a470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9251b0 .functor XOR 1, L_0x55d44e925650, L_0x55d44e925810, C4<0>, C4<0>;
L_0x55d44e925220 .functor XOR 1, L_0x55d44e9251b0, L_0x55d44e9259d0, C4<0>, C4<0>;
L_0x55d44e925290 .functor AND 1, L_0x55d44e925650, L_0x55d44e925810, C4<1>, C4<1>;
L_0x55d44e925300 .functor AND 1, L_0x55d44e925650, L_0x55d44e9259d0, C4<1>, C4<1>;
L_0x55d44e9253c0 .functor OR 1, L_0x55d44e925290, L_0x55d44e925300, C4<0>, C4<0>;
L_0x55d44e9254d0 .functor AND 1, L_0x55d44e9259d0, L_0x55d44e925810, C4<1>, C4<1>;
L_0x55d44e925540 .functor OR 1, L_0x55d44e9253c0, L_0x55d44e9254d0, C4<0>, C4<0>;
v0x55d44d484d90_0 .net *"_s0", 0 0, L_0x55d44e9251b0;  1 drivers
v0x55d44d484e50_0 .net *"_s10", 0 0, L_0x55d44e9254d0;  1 drivers
v0x55d44d4849b0_0 .net *"_s4", 0 0, L_0x55d44e925290;  1 drivers
v0x55d44d484aa0_0 .net *"_s6", 0 0, L_0x55d44e925300;  1 drivers
v0x55d44d481a00_0 .net *"_s8", 0 0, L_0x55d44e9253c0;  1 drivers
v0x55d44d488d30_0 .net "a", 0 0, L_0x55d44e925650;  1 drivers
v0x55d44d488df0_0 .net "b", 0 0, L_0x55d44e925810;  1 drivers
v0x55d44d48a160_0 .net "ca", 0 0, L_0x55d44e925540;  1 drivers
v0x55d44d48a220_0 .net "cin", 0 0, L_0x55d44e9259d0;  1 drivers
v0x55d44d485e90_0 .net "sum", 0 0, L_0x55d44e925220;  1 drivers
S_0x55d44d47ff80 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44d4aad30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d470ec0_0 .net "a", 3 0, L_0x55d44e928810;  1 drivers
v0x55d44d470fc0_0 .net "b", 3 0, L_0x55d44e9288b0;  1 drivers
v0x55d44d46cb40_0 .net "ca", 3 0, L_0x55d44e9286a0;  1 drivers
v0x55d44d46cc00_0 .net "cin", 3 0, L_0x55d44e9289a0;  1 drivers
v0x55d44d46df70_0 .net "sum", 3 0, L_0x55d44e928600;  1 drivers
L_0x55d44e926600 .part L_0x55d44e928810, 0, 1;
L_0x55d44e926730 .part L_0x55d44e9288b0, 0, 1;
L_0x55d44e926860 .part L_0x55d44e9289a0, 0, 1;
L_0x55d44e926e30 .part L_0x55d44e928810, 1, 1;
L_0x55d44e926f60 .part L_0x55d44e9288b0, 1, 1;
L_0x55d44e927090 .part L_0x55d44e9289a0, 1, 1;
L_0x55d44e9277d0 .part L_0x55d44e928810, 2, 1;
L_0x55d44e927900 .part L_0x55d44e9288b0, 2, 1;
L_0x55d44e927a80 .part L_0x55d44e9289a0, 2, 1;
L_0x55d44e928050 .part L_0x55d44e928810, 3, 1;
L_0x55d44e928210 .part L_0x55d44e9288b0, 3, 1;
L_0x55d44e9283d0 .part L_0x55d44e9289a0, 3, 1;
L_0x55d44e928600 .concat8 [ 1 1 1 1], L_0x55d44e9260e0, L_0x55d44e926a00, L_0x55d44e927270, L_0x55d44e927c20;
L_0x55d44e9286a0 .concat8 [ 1 1 1 1], L_0x55d44e9264f0, L_0x55d44e926d20, L_0x55d44e9276c0, L_0x55d44e927f40;
S_0x55d44d481310 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d47ff80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e925b90 .functor XOR 1, L_0x55d44e926600, L_0x55d44e926730, C4<0>, C4<0>;
L_0x55d44e9260e0 .functor XOR 1, L_0x55d44e925b90, L_0x55d44e926860, C4<0>, C4<0>;
L_0x55d44e9261a0 .functor AND 1, L_0x55d44e926600, L_0x55d44e926730, C4<1>, C4<1>;
L_0x55d44e9262b0 .functor AND 1, L_0x55d44e926600, L_0x55d44e926860, C4<1>, C4<1>;
L_0x55d44e926370 .functor OR 1, L_0x55d44e9261a0, L_0x55d44e9262b0, C4<0>, C4<0>;
L_0x55d44e926480 .functor AND 1, L_0x55d44e926860, L_0x55d44e926730, C4<1>, C4<1>;
L_0x55d44e9264f0 .functor OR 1, L_0x55d44e926370, L_0x55d44e926480, C4<0>, C4<0>;
v0x55d44d475850_0 .net *"_s0", 0 0, L_0x55d44e925b90;  1 drivers
v0x55d44d4758f0_0 .net *"_s10", 0 0, L_0x55d44e926480;  1 drivers
v0x55d44d47e2e0_0 .net *"_s4", 0 0, L_0x55d44e9261a0;  1 drivers
v0x55d44d47e3d0_0 .net *"_s6", 0 0, L_0x55d44e9262b0;  1 drivers
v0x55d44d47df00_0 .net *"_s8", 0 0, L_0x55d44e926370;  1 drivers
v0x55d44d475430_0 .net "a", 0 0, L_0x55d44e926600;  1 drivers
v0x55d44d4754f0_0 .net "b", 0 0, L_0x55d44e926730;  1 drivers
v0x55d44d47b390_0 .net "ca", 0 0, L_0x55d44e9264f0;  1 drivers
v0x55d44d47b430_0 .net "cin", 0 0, L_0x55d44e926860;  1 drivers
v0x55d44d47b060_0 .net "sum", 0 0, L_0x55d44e9260e0;  1 drivers
S_0x55d44d478440 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d47ff80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e926990 .functor XOR 1, L_0x55d44e926e30, L_0x55d44e926f60, C4<0>, C4<0>;
L_0x55d44e926a00 .functor XOR 1, L_0x55d44e926990, L_0x55d44e927090, C4<0>, C4<0>;
L_0x55d44e926a70 .functor AND 1, L_0x55d44e926e30, L_0x55d44e926f60, C4<1>, C4<1>;
L_0x55d44e926ae0 .functor AND 1, L_0x55d44e926e30, L_0x55d44e927090, C4<1>, C4<1>;
L_0x55d44e926ba0 .functor OR 1, L_0x55d44e926a70, L_0x55d44e926ae0, C4<0>, C4<0>;
L_0x55d44e926cb0 .functor AND 1, L_0x55d44e927090, L_0x55d44e926f60, C4<1>, C4<1>;
L_0x55d44e926d20 .functor OR 1, L_0x55d44e926ba0, L_0x55d44e926cb0, C4<0>, C4<0>;
v0x55d44d478060_0 .net *"_s0", 0 0, L_0x55d44e926990;  1 drivers
v0x55d44d478120_0 .net *"_s10", 0 0, L_0x55d44e926cb0;  1 drivers
v0x55d44d4750b0_0 .net *"_s4", 0 0, L_0x55d44e926a70;  1 drivers
v0x55d44d4751a0_0 .net *"_s6", 0 0, L_0x55d44e926ae0;  1 drivers
v0x55d44d47c3e0_0 .net *"_s8", 0 0, L_0x55d44e926ba0;  1 drivers
v0x55d44d47d810_0 .net "a", 0 0, L_0x55d44e926e30;  1 drivers
v0x55d44d47d8d0_0 .net "b", 0 0, L_0x55d44e926f60;  1 drivers
v0x55d44d479490_0 .net "ca", 0 0, L_0x55d44e926d20;  1 drivers
v0x55d44d479550_0 .net "cin", 0 0, L_0x55d44e927090;  1 drivers
v0x55d44d47a970_0 .net "sum", 0 0, L_0x55d44e926a00;  1 drivers
S_0x55d44d476540 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d47ff80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e927200 .functor XOR 1, L_0x55d44e9277d0, L_0x55d44e927900, C4<0>, C4<0>;
L_0x55d44e927270 .functor XOR 1, L_0x55d44e927200, L_0x55d44e927a80, C4<0>, C4<0>;
L_0x55d44e927330 .functor AND 1, L_0x55d44e9277d0, L_0x55d44e927900, C4<1>, C4<1>;
L_0x55d44e927440 .functor AND 1, L_0x55d44e9277d0, L_0x55d44e927a80, C4<1>, C4<1>;
L_0x55d44e927500 .functor OR 1, L_0x55d44e927330, L_0x55d44e927440, C4<0>, C4<0>;
L_0x55d44e927610 .functor AND 1, L_0x55d44e927a80, L_0x55d44e927900, C4<1>, C4<1>;
L_0x55d44e9276c0 .functor OR 1, L_0x55d44e927500, L_0x55d44e927610, C4<0>, C4<0>;
v0x55d44d477970_0 .net *"_s0", 0 0, L_0x55d44e927200;  1 drivers
v0x55d44d477a30_0 .net *"_s10", 0 0, L_0x55d44e927610;  1 drivers
v0x55d44d473630_0 .net *"_s4", 0 0, L_0x55d44e927330;  1 drivers
v0x55d44d473720_0 .net *"_s6", 0 0, L_0x55d44e927440;  1 drivers
v0x55d44d4749c0_0 .net *"_s8", 0 0, L_0x55d44e927500;  1 drivers
v0x55d44d468f00_0 .net "a", 0 0, L_0x55d44e9277d0;  1 drivers
v0x55d44d468fc0_0 .net "b", 0 0, L_0x55d44e927900;  1 drivers
v0x55d44d471990_0 .net "ca", 0 0, L_0x55d44e9276c0;  1 drivers
v0x55d44d471a30_0 .net "cin", 0 0, L_0x55d44e927a80;  1 drivers
v0x55d44d471660_0 .net "sum", 0 0, L_0x55d44e927270;  1 drivers
S_0x55d44d468ae0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d47ff80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e927bb0 .functor XOR 1, L_0x55d44e928050, L_0x55d44e928210, C4<0>, C4<0>;
L_0x55d44e927c20 .functor XOR 1, L_0x55d44e927bb0, L_0x55d44e9283d0, C4<0>, C4<0>;
L_0x55d44e927c90 .functor AND 1, L_0x55d44e928050, L_0x55d44e928210, C4<1>, C4<1>;
L_0x55d44e927d00 .functor AND 1, L_0x55d44e928050, L_0x55d44e9283d0, C4<1>, C4<1>;
L_0x55d44e927dc0 .functor OR 1, L_0x55d44e927c90, L_0x55d44e927d00, C4<0>, C4<0>;
L_0x55d44e927ed0 .functor AND 1, L_0x55d44e9283d0, L_0x55d44e928210, C4<1>, C4<1>;
L_0x55d44e927f40 .functor OR 1, L_0x55d44e927dc0, L_0x55d44e927ed0, C4<0>, C4<0>;
v0x55d44d46ea40_0 .net *"_s0", 0 0, L_0x55d44e927bb0;  1 drivers
v0x55d44d46eb20_0 .net *"_s10", 0 0, L_0x55d44e927ed0;  1 drivers
v0x55d44d46e660_0 .net *"_s4", 0 0, L_0x55d44e927c90;  1 drivers
v0x55d44d46e720_0 .net *"_s6", 0 0, L_0x55d44e927d00;  1 drivers
v0x55d44d46baf0_0 .net *"_s8", 0 0, L_0x55d44e927dc0;  1 drivers
v0x55d44d46b710_0 .net "a", 0 0, L_0x55d44e928050;  1 drivers
v0x55d44d46b7d0_0 .net "b", 0 0, L_0x55d44e928210;  1 drivers
v0x55d44d468760_0 .net "ca", 0 0, L_0x55d44e927f40;  1 drivers
v0x55d44d468800_0 .net "cin", 0 0, L_0x55d44e9283d0;  1 drivers
v0x55d44d46fb40_0 .net "sum", 0 0, L_0x55d44e927c20;  1 drivers
S_0x55d44d469bf0 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44d4aad30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d4546c0_0 .net "a", 3 0, L_0x55d44e92b1b0;  1 drivers
v0x55d44d4547c0_0 .net "b", 3 0, L_0x55d44e92b2e0;  1 drivers
v0x55d44d451b50_0 .net "ca", 3 0, L_0x55d44e92b040;  1 drivers
v0x55d44d451c10_0 .net "cin", 3 0, L_0x55d44e92b410;  1 drivers
v0x55d44d451770_0 .net "sum", 3 0, L_0x55d44e92afa0;  1 drivers
L_0x55d44e928f60 .part L_0x55d44e92b1b0, 0, 1;
L_0x55d44e929090 .part L_0x55d44e92b2e0, 0, 1;
L_0x55d44e9291c0 .part L_0x55d44e92b410, 0, 1;
L_0x55d44e9297d0 .part L_0x55d44e92b1b0, 1, 1;
L_0x55d44e929900 .part L_0x55d44e92b2e0, 1, 1;
L_0x55d44e929a30 .part L_0x55d44e92b410, 1, 1;
L_0x55d44e92a170 .part L_0x55d44e92b1b0, 2, 1;
L_0x55d44e92a2a0 .part L_0x55d44e92b2e0, 2, 1;
L_0x55d44e92a420 .part L_0x55d44e92b410, 2, 1;
L_0x55d44e92a9f0 .part L_0x55d44e92b1b0, 3, 1;
L_0x55d44e92abb0 .part L_0x55d44e92b2e0, 3, 1;
L_0x55d44e92ad70 .part L_0x55d44e92b410, 3, 1;
L_0x55d44e92afa0 .concat8 [ 1 1 1 1], L_0x55d44e928a40, L_0x55d44e929360, L_0x55d44e929c10, L_0x55d44e92a5c0;
L_0x55d44e92b040 .concat8 [ 1 1 1 1], L_0x55d44e928e50, L_0x55d44e9296c0, L_0x55d44e92a060, L_0x55d44e92a8e0;
S_0x55d44d46b020 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d469bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e928590 .functor XOR 1, L_0x55d44e928f60, L_0x55d44e929090, C4<0>, C4<0>;
L_0x55d44e928a40 .functor XOR 1, L_0x55d44e928590, L_0x55d44e9291c0, C4<0>, C4<0>;
L_0x55d44e928b00 .functor AND 1, L_0x55d44e928f60, L_0x55d44e929090, C4<1>, C4<1>;
L_0x55d44e928c10 .functor AND 1, L_0x55d44e928f60, L_0x55d44e9291c0, C4<1>, C4<1>;
L_0x55d44e928cd0 .functor OR 1, L_0x55d44e928b00, L_0x55d44e928c10, C4<0>, C4<0>;
L_0x55d44e928de0 .functor AND 1, L_0x55d44e9291c0, L_0x55d44e929090, C4<1>, C4<1>;
L_0x55d44e928e50 .functor OR 1, L_0x55d44e928cd0, L_0x55d44e928de0, C4<0>, C4<0>;
v0x55d44d466ce0_0 .net *"_s0", 0 0, L_0x55d44e928590;  1 drivers
v0x55d44d466d80_0 .net *"_s10", 0 0, L_0x55d44e928de0;  1 drivers
v0x55d44d468070_0 .net *"_s4", 0 0, L_0x55d44e928b00;  1 drivers
v0x55d44d468160_0 .net *"_s6", 0 0, L_0x55d44e928c10;  1 drivers
v0x55d44d45c4c0_0 .net *"_s8", 0 0, L_0x55d44e928cd0;  1 drivers
v0x55d44d464f50_0 .net "a", 0 0, L_0x55d44e928f60;  1 drivers
v0x55d44d465010_0 .net "b", 0 0, L_0x55d44e929090;  1 drivers
v0x55d44d464b70_0 .net "ca", 0 0, L_0x55d44e928e50;  1 drivers
v0x55d44d464c10_0 .net "cin", 0 0, L_0x55d44e9291c0;  1 drivers
v0x55d44d45c150_0 .net "sum", 0 0, L_0x55d44e928a40;  1 drivers
S_0x55d44d462000 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d469bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9292f0 .functor XOR 1, L_0x55d44e9297d0, L_0x55d44e929900, C4<0>, C4<0>;
L_0x55d44e929360 .functor XOR 1, L_0x55d44e9292f0, L_0x55d44e929a30, C4<0>, C4<0>;
L_0x55d44e9293d0 .functor AND 1, L_0x55d44e9297d0, L_0x55d44e929900, C4<1>, C4<1>;
L_0x55d44e929440 .functor AND 1, L_0x55d44e9297d0, L_0x55d44e929a30, C4<1>, C4<1>;
L_0x55d44e929500 .functor OR 1, L_0x55d44e9293d0, L_0x55d44e929440, C4<0>, C4<0>;
L_0x55d44e929610 .functor AND 1, L_0x55d44e929a30, L_0x55d44e929900, C4<1>, C4<1>;
L_0x55d44e9296c0 .functor OR 1, L_0x55d44e929500, L_0x55d44e929610, C4<0>, C4<0>;
v0x55d44d461c20_0 .net *"_s0", 0 0, L_0x55d44e9292f0;  1 drivers
v0x55d44d461ce0_0 .net *"_s10", 0 0, L_0x55d44e929610;  1 drivers
v0x55d44d45f0b0_0 .net *"_s4", 0 0, L_0x55d44e9293d0;  1 drivers
v0x55d44d45f1a0_0 .net *"_s6", 0 0, L_0x55d44e929440;  1 drivers
v0x55d44d45ecd0_0 .net *"_s8", 0 0, L_0x55d44e929500;  1 drivers
v0x55d44d45bd20_0 .net "a", 0 0, L_0x55d44e9297d0;  1 drivers
v0x55d44d45bde0_0 .net "b", 0 0, L_0x55d44e929900;  1 drivers
v0x55d44d463050_0 .net "ca", 0 0, L_0x55d44e9296c0;  1 drivers
v0x55d44d463110_0 .net "cin", 0 0, L_0x55d44e929a30;  1 drivers
v0x55d44d464530_0 .net "sum", 0 0, L_0x55d44e929360;  1 drivers
S_0x55d44d460100 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d469bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e929ba0 .functor XOR 1, L_0x55d44e92a170, L_0x55d44e92a2a0, C4<0>, C4<0>;
L_0x55d44e929c10 .functor XOR 1, L_0x55d44e929ba0, L_0x55d44e92a420, C4<0>, C4<0>;
L_0x55d44e929cd0 .functor AND 1, L_0x55d44e92a170, L_0x55d44e92a2a0, C4<1>, C4<1>;
L_0x55d44e929de0 .functor AND 1, L_0x55d44e92a170, L_0x55d44e92a420, C4<1>, C4<1>;
L_0x55d44e929ea0 .functor OR 1, L_0x55d44e929cd0, L_0x55d44e929de0, C4<0>, C4<0>;
L_0x55d44e929fb0 .functor AND 1, L_0x55d44e92a420, L_0x55d44e92a2a0, C4<1>, C4<1>;
L_0x55d44e92a060 .functor OR 1, L_0x55d44e929ea0, L_0x55d44e929fb0, C4<0>, C4<0>;
v0x55d44d461530_0 .net *"_s0", 0 0, L_0x55d44e929ba0;  1 drivers
v0x55d44d4615f0_0 .net *"_s10", 0 0, L_0x55d44e929fb0;  1 drivers
v0x55d44d45d1b0_0 .net *"_s4", 0 0, L_0x55d44e929cd0;  1 drivers
v0x55d44d45d2a0_0 .net *"_s6", 0 0, L_0x55d44e929de0;  1 drivers
v0x55d44d45e5e0_0 .net *"_s8", 0 0, L_0x55d44e929ea0;  1 drivers
v0x55d44d45a2a0_0 .net "a", 0 0, L_0x55d44e92a170;  1 drivers
v0x55d44d45a360_0 .net "b", 0 0, L_0x55d44e92a2a0;  1 drivers
v0x55d44d45b630_0 .net "ca", 0 0, L_0x55d44e92a060;  1 drivers
v0x55d44d45b6d0_0 .net "cin", 0 0, L_0x55d44e92a420;  1 drivers
v0x55d44d458de0_0 .net "sum", 0 0, L_0x55d44e929c10;  1 drivers
S_0x55d44d44c3e0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d469bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e92a550 .functor XOR 1, L_0x55d44e92a9f0, L_0x55d44e92abb0, C4<0>, C4<0>;
L_0x55d44e92a5c0 .functor XOR 1, L_0x55d44e92a550, L_0x55d44e92ad70, C4<0>, C4<0>;
L_0x55d44e92a630 .functor AND 1, L_0x55d44e92a9f0, L_0x55d44e92abb0, C4<1>, C4<1>;
L_0x55d44e92a6a0 .functor AND 1, L_0x55d44e92a9f0, L_0x55d44e92ad70, C4<1>, C4<1>;
L_0x55d44e92a760 .functor OR 1, L_0x55d44e92a630, L_0x55d44e92a6a0, C4<0>, C4<0>;
L_0x55d44e92a870 .functor AND 1, L_0x55d44e92ad70, L_0x55d44e92abb0, C4<1>, C4<1>;
L_0x55d44e92a8e0 .functor OR 1, L_0x55d44e92a760, L_0x55d44e92a870, C4<0>, C4<0>;
v0x55d44d43fa90_0 .net *"_s0", 0 0, L_0x55d44e92a550;  1 drivers
v0x55d44d43fb70_0 .net *"_s10", 0 0, L_0x55d44e92a870;  1 drivers
v0x55d44d44ef60_0 .net *"_s4", 0 0, L_0x55d44e92a630;  1 drivers
v0x55d44d44f020_0 .net *"_s6", 0 0, L_0x55d44e92a6a0;  1 drivers
v0x55d44d4579f0_0 .net *"_s8", 0 0, L_0x55d44e92a760;  1 drivers
v0x55d44d457610_0 .net "a", 0 0, L_0x55d44e92a9f0;  1 drivers
v0x55d44d4576d0_0 .net "b", 0 0, L_0x55d44e92abb0;  1 drivers
v0x55d44d44eb40_0 .net "ca", 0 0, L_0x55d44e92a8e0;  1 drivers
v0x55d44d44ebe0_0 .net "cin", 0 0, L_0x55d44e92ad70;  1 drivers
v0x55d44d454b50_0 .net "sum", 0 0, L_0x55d44e92a5c0;  1 drivers
S_0x55d44d452ba0 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44d4b3800;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44d3e5160_0 .net "a", 15 0, L_0x55d44e9366c0;  1 drivers
v0x55d44d3e5240_0 .net "b", 15 0, L_0x55d44e9367b0;  1 drivers
v0x55d44d3d8810_0 .net "ca", 15 0, L_0x55d44e936460;  1 drivers
v0x55d44d3d88d0_0 .net "cin", 15 0, L_0x55d44e9368a0;  1 drivers
v0x55d44d3e7ce0_0 .net "sum", 15 0, L_0x55d44e9363c0;  1 drivers
L_0x55d44e92e1d0 .part L_0x55d44e9366c0, 0, 4;
L_0x55d44e92e270 .part L_0x55d44e9367b0, 0, 4;
L_0x55d44e92e310 .part L_0x55d44e9368a0, 0, 4;
L_0x55d44e930b60 .part L_0x55d44e9366c0, 4, 4;
L_0x55d44e930c50 .part L_0x55d44e9367b0, 4, 4;
L_0x55d44e930d40 .part L_0x55d44e9368a0, 4, 4;
L_0x55d44e933620 .part L_0x55d44e9366c0, 8, 4;
L_0x55d44e9336c0 .part L_0x55d44e9367b0, 8, 4;
L_0x55d44e9337b0 .part L_0x55d44e9368a0, 8, 4;
L_0x55d44e935fc0 .part L_0x55d44e9366c0, 12, 4;
L_0x55d44e9360f0 .part L_0x55d44e9367b0, 12, 4;
L_0x55d44e936220 .part L_0x55d44e9368a0, 12, 4;
L_0x55d44e9363c0 .concat8 [ 4 4 4 4], L_0x55d44e92dfc0, L_0x55d44e930950, L_0x55d44e933410, L_0x55d44e935db0;
L_0x55d44e936460 .concat8 [ 4 4 4 4], L_0x55d44e92e060, L_0x55d44e9309f0, L_0x55d44e9334b0, L_0x55d44e935e50;
S_0x55d44d453fd0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44d452ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d4384d0_0 .net "a", 3 0, L_0x55d44e92e1d0;  1 drivers
v0x55d44d4385d0_0 .net "b", 3 0, L_0x55d44e92e270;  1 drivers
v0x55d44d435520_0 .net "ca", 3 0, L_0x55d44e92e060;  1 drivers
v0x55d44d4355e0_0 .net "cin", 3 0, L_0x55d44e92e310;  1 drivers
v0x55d44d43c850_0 .net "sum", 3 0, L_0x55d44e92dfc0;  1 drivers
L_0x55d44e92bf80 .part L_0x55d44e92e1d0, 0, 1;
L_0x55d44e92c0b0 .part L_0x55d44e92e270, 0, 1;
L_0x55d44e92c1e0 .part L_0x55d44e92e310, 0, 1;
L_0x55d44e92c7f0 .part L_0x55d44e92e1d0, 1, 1;
L_0x55d44e92c920 .part L_0x55d44e92e270, 1, 1;
L_0x55d44e92ca50 .part L_0x55d44e92e310, 1, 1;
L_0x55d44e92d190 .part L_0x55d44e92e1d0, 2, 1;
L_0x55d44e92d2c0 .part L_0x55d44e92e270, 2, 1;
L_0x55d44e92d440 .part L_0x55d44e92e310, 2, 1;
L_0x55d44e92da10 .part L_0x55d44e92e1d0, 3, 1;
L_0x55d44e92dbd0 .part L_0x55d44e92e270, 3, 1;
L_0x55d44e92dd90 .part L_0x55d44e92e310, 3, 1;
L_0x55d44e92dfc0 .concat8 [ 1 1 1 1], L_0x55d44e92af30, L_0x55d44e92c380, L_0x55d44e92cc30, L_0x55d44e92d5e0;
L_0x55d44e92e060 .concat8 [ 1 1 1 1], L_0x55d44e92be70, L_0x55d44e92c6e0, L_0x55d44e92d080, L_0x55d44e92d900;
S_0x55d44d44fc50 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d453fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e92b540 .functor XOR 1, L_0x55d44e92bf80, L_0x55d44e92c0b0, C4<0>, C4<0>;
L_0x55d44e92af30 .functor XOR 1, L_0x55d44e92b540, L_0x55d44e92c1e0, C4<0>, C4<0>;
L_0x55d44e92bae0 .functor AND 1, L_0x55d44e92bf80, L_0x55d44e92c0b0, C4<1>, C4<1>;
L_0x55d44e92bbf0 .functor AND 1, L_0x55d44e92bf80, L_0x55d44e92c1e0, C4<1>, C4<1>;
L_0x55d44e92bcb0 .functor OR 1, L_0x55d44e92bae0, L_0x55d44e92bbf0, C4<0>, C4<0>;
L_0x55d44e92bdc0 .functor AND 1, L_0x55d44e92c1e0, L_0x55d44e92c0b0, C4<1>, C4<1>;
L_0x55d44e92be70 .functor OR 1, L_0x55d44e92bcb0, L_0x55d44e92bdc0, C4<0>, C4<0>;
v0x55d44d451080_0 .net *"_s0", 0 0, L_0x55d44e92b540;  1 drivers
v0x55d44d451120_0 .net *"_s10", 0 0, L_0x55d44e92bdc0;  1 drivers
v0x55d44d44cd40_0 .net *"_s4", 0 0, L_0x55d44e92bae0;  1 drivers
v0x55d44d44ce30_0 .net *"_s6", 0 0, L_0x55d44e92bbf0;  1 drivers
v0x55d44d44e0d0_0 .net *"_s8", 0 0, L_0x55d44e92bcb0;  1 drivers
v0x55d44d442610_0 .net "a", 0 0, L_0x55d44e92bf80;  1 drivers
v0x55d44d4426d0_0 .net "b", 0 0, L_0x55d44e92c0b0;  1 drivers
v0x55d44d44b0a0_0 .net "ca", 0 0, L_0x55d44e92be70;  1 drivers
v0x55d44d44b140_0 .net "cin", 0 0, L_0x55d44e92c1e0;  1 drivers
v0x55d44d44acc0_0 .net "sum", 0 0, L_0x55d44e92af30;  1 drivers
S_0x55d44d4421f0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d453fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e92c310 .functor XOR 1, L_0x55d44e92c7f0, L_0x55d44e92c920, C4<0>, C4<0>;
L_0x55d44e92c380 .functor XOR 1, L_0x55d44e92c310, L_0x55d44e92ca50, C4<0>, C4<0>;
L_0x55d44e92c3f0 .functor AND 1, L_0x55d44e92c7f0, L_0x55d44e92c920, C4<1>, C4<1>;
L_0x55d44e92c460 .functor AND 1, L_0x55d44e92c7f0, L_0x55d44e92ca50, C4<1>, C4<1>;
L_0x55d44e92c520 .functor OR 1, L_0x55d44e92c3f0, L_0x55d44e92c460, C4<0>, C4<0>;
L_0x55d44e92c630 .functor AND 1, L_0x55d44e92ca50, L_0x55d44e92c920, C4<1>, C4<1>;
L_0x55d44e92c6e0 .functor OR 1, L_0x55d44e92c520, L_0x55d44e92c630, C4<0>, C4<0>;
v0x55d44d448150_0 .net *"_s0", 0 0, L_0x55d44e92c310;  1 drivers
v0x55d44d448230_0 .net *"_s10", 0 0, L_0x55d44e92c630;  1 drivers
v0x55d44d447d70_0 .net *"_s4", 0 0, L_0x55d44e92c3f0;  1 drivers
v0x55d44d447e40_0 .net *"_s6", 0 0, L_0x55d44e92c460;  1 drivers
v0x55d44d445200_0 .net *"_s8", 0 0, L_0x55d44e92c520;  1 drivers
v0x55d44d4452e0_0 .net "a", 0 0, L_0x55d44e92c7f0;  1 drivers
v0x55d44d444e20_0 .net "b", 0 0, L_0x55d44e92c920;  1 drivers
v0x55d44d444ee0_0 .net "ca", 0 0, L_0x55d44e92c6e0;  1 drivers
v0x55d44d441e70_0 .net "cin", 0 0, L_0x55d44e92ca50;  1 drivers
v0x55d44d4491a0_0 .net "sum", 0 0, L_0x55d44e92c380;  1 drivers
S_0x55d44d44a5d0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d453fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e92cbc0 .functor XOR 1, L_0x55d44e92d190, L_0x55d44e92d2c0, C4<0>, C4<0>;
L_0x55d44e92cc30 .functor XOR 1, L_0x55d44e92cbc0, L_0x55d44e92d440, C4<0>, C4<0>;
L_0x55d44e92ccf0 .functor AND 1, L_0x55d44e92d190, L_0x55d44e92d2c0, C4<1>, C4<1>;
L_0x55d44e92ce00 .functor AND 1, L_0x55d44e92d190, L_0x55d44e92d440, C4<1>, C4<1>;
L_0x55d44e92cec0 .functor OR 1, L_0x55d44e92ccf0, L_0x55d44e92ce00, C4<0>, C4<0>;
L_0x55d44e92cfd0 .functor AND 1, L_0x55d44e92d440, L_0x55d44e92d2c0, C4<1>, C4<1>;
L_0x55d44e92d080 .functor OR 1, L_0x55d44e92cec0, L_0x55d44e92cfd0, C4<0>, C4<0>;
v0x55d44d446250_0 .net *"_s0", 0 0, L_0x55d44e92cbc0;  1 drivers
v0x55d44d446310_0 .net *"_s10", 0 0, L_0x55d44e92cfd0;  1 drivers
v0x55d44d447680_0 .net *"_s4", 0 0, L_0x55d44e92ccf0;  1 drivers
v0x55d44d447770_0 .net *"_s6", 0 0, L_0x55d44e92ce00;  1 drivers
v0x55d44d443300_0 .net *"_s8", 0 0, L_0x55d44e92cec0;  1 drivers
v0x55d44d444730_0 .net "a", 0 0, L_0x55d44e92d190;  1 drivers
v0x55d44d4447f0_0 .net "b", 0 0, L_0x55d44e92d2c0;  1 drivers
v0x55d44d4403f0_0 .net "ca", 0 0, L_0x55d44e92d080;  1 drivers
v0x55d44d440490_0 .net "cin", 0 0, L_0x55d44e92d440;  1 drivers
v0x55d44d441830_0 .net "sum", 0 0, L_0x55d44e92cc30;  1 drivers
S_0x55d44d435cc0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d453fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e92d570 .functor XOR 1, L_0x55d44e92da10, L_0x55d44e92dbd0, C4<0>, C4<0>;
L_0x55d44e92d5e0 .functor XOR 1, L_0x55d44e92d570, L_0x55d44e92dd90, C4<0>, C4<0>;
L_0x55d44e92d650 .functor AND 1, L_0x55d44e92da10, L_0x55d44e92dbd0, C4<1>, C4<1>;
L_0x55d44e92d6c0 .functor AND 1, L_0x55d44e92da10, L_0x55d44e92dd90, C4<1>, C4<1>;
L_0x55d44e92d780 .functor OR 1, L_0x55d44e92d650, L_0x55d44e92d6c0, C4<0>, C4<0>;
L_0x55d44e92d890 .functor AND 1, L_0x55d44e92dd90, L_0x55d44e92dbd0, C4<1>, C4<1>;
L_0x55d44e92d900 .functor OR 1, L_0x55d44e92d780, L_0x55d44e92d890, C4<0>, C4<0>;
v0x55d44d43e750_0 .net *"_s0", 0 0, L_0x55d44e92d570;  1 drivers
v0x55d44d43e830_0 .net *"_s10", 0 0, L_0x55d44e92d890;  1 drivers
v0x55d44d43e370_0 .net *"_s4", 0 0, L_0x55d44e92d650;  1 drivers
v0x55d44d43e430_0 .net *"_s6", 0 0, L_0x55d44e92d6c0;  1 drivers
v0x55d44d4358a0_0 .net *"_s8", 0 0, L_0x55d44e92d780;  1 drivers
v0x55d44d43b800_0 .net "a", 0 0, L_0x55d44e92da10;  1 drivers
v0x55d44d43b8c0_0 .net "b", 0 0, L_0x55d44e92dbd0;  1 drivers
v0x55d44d43b420_0 .net "ca", 0 0, L_0x55d44e92d900;  1 drivers
v0x55d44d43b4c0_0 .net "cin", 0 0, L_0x55d44e92dd90;  1 drivers
v0x55d44d438960_0 .net "sum", 0 0, L_0x55d44e92d5e0;  1 drivers
S_0x55d44d43dc80 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44d452ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d4235d0_0 .net "a", 3 0, L_0x55d44e930b60;  1 drivers
v0x55d44d4236d0_0 .net "b", 3 0, L_0x55d44e930c50;  1 drivers
v0x55d44d41ab00_0 .net "ca", 3 0, L_0x55d44e9309f0;  1 drivers
v0x55d44d41abc0_0 .net "cin", 3 0, L_0x55d44e930d40;  1 drivers
v0x55d44d420a60_0 .net "sum", 3 0, L_0x55d44e930950;  1 drivers
L_0x55d44e92e910 .part L_0x55d44e930b60, 0, 1;
L_0x55d44e92ea40 .part L_0x55d44e930c50, 0, 1;
L_0x55d44e92eb70 .part L_0x55d44e930d40, 0, 1;
L_0x55d44e92f180 .part L_0x55d44e930b60, 1, 1;
L_0x55d44e92f2b0 .part L_0x55d44e930c50, 1, 1;
L_0x55d44e92f3e0 .part L_0x55d44e930d40, 1, 1;
L_0x55d44e92fb20 .part L_0x55d44e930b60, 2, 1;
L_0x55d44e92fc50 .part L_0x55d44e930c50, 2, 1;
L_0x55d44e92fdd0 .part L_0x55d44e930d40, 2, 1;
L_0x55d44e9303a0 .part L_0x55d44e930b60, 3, 1;
L_0x55d44e930560 .part L_0x55d44e930c50, 3, 1;
L_0x55d44e930720 .part L_0x55d44e930d40, 3, 1;
L_0x55d44e930950 .concat8 [ 1 1 1 1], L_0x55d44e92e3b0, L_0x55d44e92ed10, L_0x55d44e92f5c0, L_0x55d44e92ff70;
L_0x55d44e9309f0 .concat8 [ 1 1 1 1], L_0x55d44e92e800, L_0x55d44e92f070, L_0x55d44e92fa10, L_0x55d44e930290;
S_0x55d44d439900 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d43dc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e92df50 .functor XOR 1, L_0x55d44e92e910, L_0x55d44e92ea40, C4<0>, C4<0>;
L_0x55d44e92e3b0 .functor XOR 1, L_0x55d44e92df50, L_0x55d44e92eb70, C4<0>, C4<0>;
L_0x55d44e92e470 .functor AND 1, L_0x55d44e92e910, L_0x55d44e92ea40, C4<1>, C4<1>;
L_0x55d44e92e580 .functor AND 1, L_0x55d44e92e910, L_0x55d44e92eb70, C4<1>, C4<1>;
L_0x55d44e92e640 .functor OR 1, L_0x55d44e92e470, L_0x55d44e92e580, C4<0>, C4<0>;
L_0x55d44e92e750 .functor AND 1, L_0x55d44e92eb70, L_0x55d44e92ea40, C4<1>, C4<1>;
L_0x55d44e92e800 .functor OR 1, L_0x55d44e92e640, L_0x55d44e92e750, C4<0>, C4<0>;
v0x55d44d43ad30_0 .net *"_s0", 0 0, L_0x55d44e92df50;  1 drivers
v0x55d44d43add0_0 .net *"_s10", 0 0, L_0x55d44e92e750;  1 drivers
v0x55d44d4369b0_0 .net *"_s4", 0 0, L_0x55d44e92e470;  1 drivers
v0x55d44d436aa0_0 .net *"_s6", 0 0, L_0x55d44e92e580;  1 drivers
v0x55d44d437de0_0 .net *"_s8", 0 0, L_0x55d44e92e640;  1 drivers
v0x55d44d433aa0_0 .net "a", 0 0, L_0x55d44e92e910;  1 drivers
v0x55d44d433b60_0 .net "b", 0 0, L_0x55d44e92ea40;  1 drivers
v0x55d44d434e30_0 .net "ca", 0 0, L_0x55d44e92e800;  1 drivers
v0x55d44d434ed0_0 .net "cin", 0 0, L_0x55d44e92eb70;  1 drivers
v0x55d44d429330_0 .net "sum", 0 0, L_0x55d44e92e3b0;  1 drivers
S_0x55d44d431d10 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d43dc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e92eca0 .functor XOR 1, L_0x55d44e92f180, L_0x55d44e92f2b0, C4<0>, C4<0>;
L_0x55d44e92ed10 .functor XOR 1, L_0x55d44e92eca0, L_0x55d44e92f3e0, C4<0>, C4<0>;
L_0x55d44e92ed80 .functor AND 1, L_0x55d44e92f180, L_0x55d44e92f2b0, C4<1>, C4<1>;
L_0x55d44e92edf0 .functor AND 1, L_0x55d44e92f180, L_0x55d44e92f3e0, C4<1>, C4<1>;
L_0x55d44e92eeb0 .functor OR 1, L_0x55d44e92ed80, L_0x55d44e92edf0, C4<0>, C4<0>;
L_0x55d44e92efc0 .functor AND 1, L_0x55d44e92f3e0, L_0x55d44e92f2b0, C4<1>, C4<1>;
L_0x55d44e92f070 .functor OR 1, L_0x55d44e92eeb0, L_0x55d44e92efc0, C4<0>, C4<0>;
v0x55d44d431930_0 .net *"_s0", 0 0, L_0x55d44e92eca0;  1 drivers
v0x55d44d4319f0_0 .net *"_s10", 0 0, L_0x55d44e92efc0;  1 drivers
v0x55d44d428e60_0 .net *"_s4", 0 0, L_0x55d44e92ed80;  1 drivers
v0x55d44d428f50_0 .net *"_s6", 0 0, L_0x55d44e92edf0;  1 drivers
v0x55d44d42edc0_0 .net *"_s8", 0 0, L_0x55d44e92eeb0;  1 drivers
v0x55d44d42e9e0_0 .net "a", 0 0, L_0x55d44e92f180;  1 drivers
v0x55d44d42eaa0_0 .net "b", 0 0, L_0x55d44e92f2b0;  1 drivers
v0x55d44d42be70_0 .net "ca", 0 0, L_0x55d44e92f070;  1 drivers
v0x55d44d42bf30_0 .net "cin", 0 0, L_0x55d44e92f3e0;  1 drivers
v0x55d44d42bb40_0 .net "sum", 0 0, L_0x55d44e92ed10;  1 drivers
S_0x55d44d428ae0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d43dc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e92f550 .functor XOR 1, L_0x55d44e92fb20, L_0x55d44e92fc50, C4<0>, C4<0>;
L_0x55d44e92f5c0 .functor XOR 1, L_0x55d44e92f550, L_0x55d44e92fdd0, C4<0>, C4<0>;
L_0x55d44e92f680 .functor AND 1, L_0x55d44e92fb20, L_0x55d44e92fc50, C4<1>, C4<1>;
L_0x55d44e92f790 .functor AND 1, L_0x55d44e92fb20, L_0x55d44e92fdd0, C4<1>, C4<1>;
L_0x55d44e92f850 .functor OR 1, L_0x55d44e92f680, L_0x55d44e92f790, C4<0>, C4<0>;
L_0x55d44e92f960 .functor AND 1, L_0x55d44e92fdd0, L_0x55d44e92fc50, C4<1>, C4<1>;
L_0x55d44e92fa10 .functor OR 1, L_0x55d44e92f850, L_0x55d44e92f960, C4<0>, C4<0>;
v0x55d44d42fe10_0 .net *"_s0", 0 0, L_0x55d44e92f550;  1 drivers
v0x55d44d42fed0_0 .net *"_s10", 0 0, L_0x55d44e92f960;  1 drivers
v0x55d44d431240_0 .net *"_s4", 0 0, L_0x55d44e92f680;  1 drivers
v0x55d44d431330_0 .net *"_s6", 0 0, L_0x55d44e92f790;  1 drivers
v0x55d44d42cec0_0 .net *"_s8", 0 0, L_0x55d44e92f850;  1 drivers
v0x55d44d42e2f0_0 .net "a", 0 0, L_0x55d44e92fb20;  1 drivers
v0x55d44d42e3b0_0 .net "b", 0 0, L_0x55d44e92fc50;  1 drivers
v0x55d44d429f70_0 .net "ca", 0 0, L_0x55d44e92fa10;  1 drivers
v0x55d44d42a010_0 .net "cin", 0 0, L_0x55d44e92fdd0;  1 drivers
v0x55d44d42b450_0 .net "sum", 0 0, L_0x55d44e92f5c0;  1 drivers
S_0x55d44d426fc0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d43dc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e92ff00 .functor XOR 1, L_0x55d44e9303a0, L_0x55d44e930560, C4<0>, C4<0>;
L_0x55d44e92ff70 .functor XOR 1, L_0x55d44e92ff00, L_0x55d44e930720, C4<0>, C4<0>;
L_0x55d44e92ffe0 .functor AND 1, L_0x55d44e9303a0, L_0x55d44e930560, C4<1>, C4<1>;
L_0x55d44e930050 .functor AND 1, L_0x55d44e9303a0, L_0x55d44e930720, C4<1>, C4<1>;
L_0x55d44e930110 .functor OR 1, L_0x55d44e92ffe0, L_0x55d44e930050, C4<0>, C4<0>;
L_0x55d44e930220 .functor AND 1, L_0x55d44e930720, L_0x55d44e930560, C4<1>, C4<1>;
L_0x55d44e930290 .functor OR 1, L_0x55d44e930110, L_0x55d44e930220, C4<0>, C4<0>;
v0x55d44d4283f0_0 .net *"_s0", 0 0, L_0x55d44e92ff00;  1 drivers
v0x55d44d4284d0_0 .net *"_s10", 0 0, L_0x55d44e930220;  1 drivers
v0x55d44d425860_0 .net *"_s4", 0 0, L_0x55d44e92ffe0;  1 drivers
v0x55d44d425920_0 .net *"_s6", 0 0, L_0x55d44e930050;  1 drivers
v0x55d44d4183a0_0 .net *"_s8", 0 0, L_0x55d44e930110;  1 drivers
v0x55d44d40ba50_0 .net "a", 0 0, L_0x55d44e9303a0;  1 drivers
v0x55d44d40bb10_0 .net "b", 0 0, L_0x55d44e930560;  1 drivers
v0x55d44d41af20_0 .net "ca", 0 0, L_0x55d44e930290;  1 drivers
v0x55d44d41afc0_0 .net "cin", 0 0, L_0x55d44e930720;  1 drivers
v0x55d44d423a60_0 .net "sum", 0 0, L_0x55d44e92ff70;  1 drivers
S_0x55d44d420680 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44d452ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d401c80_0 .net "a", 3 0, L_0x55d44e933620;  1 drivers
v0x55d44d401d80_0 .net "b", 3 0, L_0x55d44e9336c0;  1 drivers
v0x55d44d40a710_0 .net "ca", 3 0, L_0x55d44e9334b0;  1 drivers
v0x55d44d40a7d0_0 .net "cin", 3 0, L_0x55d44e9337b0;  1 drivers
v0x55d44d40a330_0 .net "sum", 3 0, L_0x55d44e933410;  1 drivers
L_0x55d44e9313d0 .part L_0x55d44e933620, 0, 1;
L_0x55d44e931500 .part L_0x55d44e9336c0, 0, 1;
L_0x55d44e931630 .part L_0x55d44e9337b0, 0, 1;
L_0x55d44e931c40 .part L_0x55d44e933620, 1, 1;
L_0x55d44e931d70 .part L_0x55d44e9336c0, 1, 1;
L_0x55d44e931ea0 .part L_0x55d44e9337b0, 1, 1;
L_0x55d44e9325e0 .part L_0x55d44e933620, 2, 1;
L_0x55d44e932710 .part L_0x55d44e9336c0, 2, 1;
L_0x55d44e932890 .part L_0x55d44e9337b0, 2, 1;
L_0x55d44e932e60 .part L_0x55d44e933620, 3, 1;
L_0x55d44e933020 .part L_0x55d44e9336c0, 3, 1;
L_0x55d44e9331e0 .part L_0x55d44e9337b0, 3, 1;
L_0x55d44e933410 .concat8 [ 1 1 1 1], L_0x55d44e930e70, L_0x55d44e9317d0, L_0x55d44e932080, L_0x55d44e932a30;
L_0x55d44e9334b0 .concat8 [ 1 1 1 1], L_0x55d44e9312c0, L_0x55d44e931b30, L_0x55d44e9324d0, L_0x55d44e932d50;
S_0x55d44d41db10 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d420680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9308e0 .functor XOR 1, L_0x55d44e9313d0, L_0x55d44e931500, C4<0>, C4<0>;
L_0x55d44e930e70 .functor XOR 1, L_0x55d44e9308e0, L_0x55d44e931630, C4<0>, C4<0>;
L_0x55d44e930f30 .functor AND 1, L_0x55d44e9313d0, L_0x55d44e931500, C4<1>, C4<1>;
L_0x55d44e931040 .functor AND 1, L_0x55d44e9313d0, L_0x55d44e931630, C4<1>, C4<1>;
L_0x55d44e931100 .functor OR 1, L_0x55d44e930f30, L_0x55d44e931040, C4<0>, C4<0>;
L_0x55d44e931210 .functor AND 1, L_0x55d44e931630, L_0x55d44e931500, C4<1>, C4<1>;
L_0x55d44e9312c0 .functor OR 1, L_0x55d44e931100, L_0x55d44e931210, C4<0>, C4<0>;
v0x55d44d41d730_0 .net *"_s0", 0 0, L_0x55d44e9308e0;  1 drivers
v0x55d44d41d7d0_0 .net *"_s10", 0 0, L_0x55d44e931210;  1 drivers
v0x55d44d41a780_0 .net *"_s4", 0 0, L_0x55d44e930f30;  1 drivers
v0x55d44d41a870_0 .net *"_s6", 0 0, L_0x55d44e931040;  1 drivers
v0x55d44d421ab0_0 .net *"_s8", 0 0, L_0x55d44e931100;  1 drivers
v0x55d44d422ee0_0 .net "a", 0 0, L_0x55d44e9313d0;  1 drivers
v0x55d44d422fa0_0 .net "b", 0 0, L_0x55d44e931500;  1 drivers
v0x55d44d41eb60_0 .net "ca", 0 0, L_0x55d44e9312c0;  1 drivers
v0x55d44d41ec00_0 .net "cin", 0 0, L_0x55d44e931630;  1 drivers
v0x55d44d41ff90_0 .net "sum", 0 0, L_0x55d44e930e70;  1 drivers
S_0x55d44d41bc10 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d420680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e931760 .functor XOR 1, L_0x55d44e931c40, L_0x55d44e931d70, C4<0>, C4<0>;
L_0x55d44e9317d0 .functor XOR 1, L_0x55d44e931760, L_0x55d44e931ea0, C4<0>, C4<0>;
L_0x55d44e931840 .functor AND 1, L_0x55d44e931c40, L_0x55d44e931d70, C4<1>, C4<1>;
L_0x55d44e9318b0 .functor AND 1, L_0x55d44e931c40, L_0x55d44e931ea0, C4<1>, C4<1>;
L_0x55d44e931970 .functor OR 1, L_0x55d44e931840, L_0x55d44e9318b0, C4<0>, C4<0>;
L_0x55d44e931a80 .functor AND 1, L_0x55d44e931ea0, L_0x55d44e931d70, C4<1>, C4<1>;
L_0x55d44e931b30 .functor OR 1, L_0x55d44e931970, L_0x55d44e931a80, C4<0>, C4<0>;
v0x55d44d41d040_0 .net *"_s0", 0 0, L_0x55d44e931760;  1 drivers
v0x55d44d41d120_0 .net *"_s10", 0 0, L_0x55d44e931a80;  1 drivers
v0x55d44d418d00_0 .net *"_s4", 0 0, L_0x55d44e931840;  1 drivers
v0x55d44d418dd0_0 .net *"_s6", 0 0, L_0x55d44e9318b0;  1 drivers
v0x55d44d41a090_0 .net *"_s8", 0 0, L_0x55d44e931970;  1 drivers
v0x55d44d41a170_0 .net "a", 0 0, L_0x55d44e931c40;  1 drivers
v0x55d44d40e5d0_0 .net "b", 0 0, L_0x55d44e931d70;  1 drivers
v0x55d44d40e690_0 .net "ca", 0 0, L_0x55d44e931b30;  1 drivers
v0x55d44d417060_0 .net "cin", 0 0, L_0x55d44e931ea0;  1 drivers
v0x55d44d416c80_0 .net "sum", 0 0, L_0x55d44e9317d0;  1 drivers
S_0x55d44d40e1b0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d420680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e932010 .functor XOR 1, L_0x55d44e9325e0, L_0x55d44e932710, C4<0>, C4<0>;
L_0x55d44e932080 .functor XOR 1, L_0x55d44e932010, L_0x55d44e932890, C4<0>, C4<0>;
L_0x55d44e932140 .functor AND 1, L_0x55d44e9325e0, L_0x55d44e932710, C4<1>, C4<1>;
L_0x55d44e932250 .functor AND 1, L_0x55d44e9325e0, L_0x55d44e932890, C4<1>, C4<1>;
L_0x55d44e932310 .functor OR 1, L_0x55d44e932140, L_0x55d44e932250, C4<0>, C4<0>;
L_0x55d44e932420 .functor AND 1, L_0x55d44e932890, L_0x55d44e932710, C4<1>, C4<1>;
L_0x55d44e9324d0 .functor OR 1, L_0x55d44e932310, L_0x55d44e932420, C4<0>, C4<0>;
v0x55d44d414110_0 .net *"_s0", 0 0, L_0x55d44e932010;  1 drivers
v0x55d44d4141d0_0 .net *"_s10", 0 0, L_0x55d44e932420;  1 drivers
v0x55d44d413d30_0 .net *"_s4", 0 0, L_0x55d44e932140;  1 drivers
v0x55d44d413e20_0 .net *"_s6", 0 0, L_0x55d44e932250;  1 drivers
v0x55d44d4111c0_0 .net *"_s8", 0 0, L_0x55d44e932310;  1 drivers
v0x55d44d410de0_0 .net "a", 0 0, L_0x55d44e9325e0;  1 drivers
v0x55d44d410ea0_0 .net "b", 0 0, L_0x55d44e932710;  1 drivers
v0x55d44d40de30_0 .net "ca", 0 0, L_0x55d44e9324d0;  1 drivers
v0x55d44d40ded0_0 .net "cin", 0 0, L_0x55d44e932890;  1 drivers
v0x55d44d415210_0 .net "sum", 0 0, L_0x55d44e932080;  1 drivers
S_0x55d44d416590 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d420680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9329c0 .functor XOR 1, L_0x55d44e932e60, L_0x55d44e933020, C4<0>, C4<0>;
L_0x55d44e932a30 .functor XOR 1, L_0x55d44e9329c0, L_0x55d44e9331e0, C4<0>, C4<0>;
L_0x55d44e932aa0 .functor AND 1, L_0x55d44e932e60, L_0x55d44e933020, C4<1>, C4<1>;
L_0x55d44e932b10 .functor AND 1, L_0x55d44e932e60, L_0x55d44e9331e0, C4<1>, C4<1>;
L_0x55d44e932bd0 .functor OR 1, L_0x55d44e932aa0, L_0x55d44e932b10, C4<0>, C4<0>;
L_0x55d44e932ce0 .functor AND 1, L_0x55d44e9331e0, L_0x55d44e933020, C4<1>, C4<1>;
L_0x55d44e932d50 .functor OR 1, L_0x55d44e932bd0, L_0x55d44e932ce0, C4<0>, C4<0>;
v0x55d44d412210_0 .net *"_s0", 0 0, L_0x55d44e9329c0;  1 drivers
v0x55d44d4122f0_0 .net *"_s10", 0 0, L_0x55d44e932ce0;  1 drivers
v0x55d44d413640_0 .net *"_s4", 0 0, L_0x55d44e932aa0;  1 drivers
v0x55d44d413700_0 .net *"_s6", 0 0, L_0x55d44e932b10;  1 drivers
v0x55d44d40f2c0_0 .net *"_s8", 0 0, L_0x55d44e932bd0;  1 drivers
v0x55d44d4106f0_0 .net "a", 0 0, L_0x55d44e932e60;  1 drivers
v0x55d44d4107b0_0 .net "b", 0 0, L_0x55d44e933020;  1 drivers
v0x55d44d40c3b0_0 .net "ca", 0 0, L_0x55d44e932d50;  1 drivers
v0x55d44d40c450_0 .net "cin", 0 0, L_0x55d44e9331e0;  1 drivers
v0x55d44d40d7f0_0 .net "sum", 0 0, L_0x55d44e932a30;  1 drivers
S_0x55d44d401860 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44d452ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d3f3020_0 .net "a", 3 0, L_0x55d44e935fc0;  1 drivers
v0x55d44d3f3120_0 .net "b", 3 0, L_0x55d44e9360f0;  1 drivers
v0x55d44d3f43b0_0 .net "ca", 3 0, L_0x55d44e935e50;  1 drivers
v0x55d44d3f4470_0 .net "cin", 3 0, L_0x55d44e936220;  1 drivers
v0x55d44d3f1ab0_0 .net "sum", 3 0, L_0x55d44e935db0;  1 drivers
L_0x55d44e933d70 .part L_0x55d44e935fc0, 0, 1;
L_0x55d44e933ea0 .part L_0x55d44e9360f0, 0, 1;
L_0x55d44e933fd0 .part L_0x55d44e936220, 0, 1;
L_0x55d44e9345e0 .part L_0x55d44e935fc0, 1, 1;
L_0x55d44e934710 .part L_0x55d44e9360f0, 1, 1;
L_0x55d44e934840 .part L_0x55d44e936220, 1, 1;
L_0x55d44e934f80 .part L_0x55d44e935fc0, 2, 1;
L_0x55d44e9350b0 .part L_0x55d44e9360f0, 2, 1;
L_0x55d44e935230 .part L_0x55d44e936220, 2, 1;
L_0x55d44e935800 .part L_0x55d44e935fc0, 3, 1;
L_0x55d44e9359c0 .part L_0x55d44e9360f0, 3, 1;
L_0x55d44e935b80 .part L_0x55d44e936220, 3, 1;
L_0x55d44e935db0 .concat8 [ 1 1 1 1], L_0x55d44e933850, L_0x55d44e934170, L_0x55d44e934a20, L_0x55d44e9353d0;
L_0x55d44e935e50 .concat8 [ 1 1 1 1], L_0x55d44e933c60, L_0x55d44e9344d0, L_0x55d44e934e70, L_0x55d44e9356f0;
S_0x55d44d4077c0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d401860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9333a0 .functor XOR 1, L_0x55d44e933d70, L_0x55d44e933ea0, C4<0>, C4<0>;
L_0x55d44e933850 .functor XOR 1, L_0x55d44e9333a0, L_0x55d44e933fd0, C4<0>, C4<0>;
L_0x55d44e933910 .functor AND 1, L_0x55d44e933d70, L_0x55d44e933ea0, C4<1>, C4<1>;
L_0x55d44e933a20 .functor AND 1, L_0x55d44e933d70, L_0x55d44e933fd0, C4<1>, C4<1>;
L_0x55d44e933ae0 .functor OR 1, L_0x55d44e933910, L_0x55d44e933a20, C4<0>, C4<0>;
L_0x55d44e933bf0 .functor AND 1, L_0x55d44e933fd0, L_0x55d44e933ea0, C4<1>, C4<1>;
L_0x55d44e933c60 .functor OR 1, L_0x55d44e933ae0, L_0x55d44e933bf0, C4<0>, C4<0>;
v0x55d44d4073e0_0 .net *"_s0", 0 0, L_0x55d44e9333a0;  1 drivers
v0x55d44d407480_0 .net *"_s10", 0 0, L_0x55d44e933bf0;  1 drivers
v0x55d44d404870_0 .net *"_s4", 0 0, L_0x55d44e933910;  1 drivers
v0x55d44d404960_0 .net *"_s6", 0 0, L_0x55d44e933a20;  1 drivers
v0x55d44d404490_0 .net *"_s8", 0 0, L_0x55d44e933ae0;  1 drivers
v0x55d44d4014e0_0 .net "a", 0 0, L_0x55d44e933d70;  1 drivers
v0x55d44d4015a0_0 .net "b", 0 0, L_0x55d44e933ea0;  1 drivers
v0x55d44d408810_0 .net "ca", 0 0, L_0x55d44e933c60;  1 drivers
v0x55d44d4088b0_0 .net "cin", 0 0, L_0x55d44e933fd0;  1 drivers
v0x55d44d409cf0_0 .net "sum", 0 0, L_0x55d44e933850;  1 drivers
S_0x55d44d4058c0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d401860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e934100 .functor XOR 1, L_0x55d44e9345e0, L_0x55d44e934710, C4<0>, C4<0>;
L_0x55d44e934170 .functor XOR 1, L_0x55d44e934100, L_0x55d44e934840, C4<0>, C4<0>;
L_0x55d44e9341e0 .functor AND 1, L_0x55d44e9345e0, L_0x55d44e934710, C4<1>, C4<1>;
L_0x55d44e934250 .functor AND 1, L_0x55d44e9345e0, L_0x55d44e934840, C4<1>, C4<1>;
L_0x55d44e934310 .functor OR 1, L_0x55d44e9341e0, L_0x55d44e934250, C4<0>, C4<0>;
L_0x55d44e934420 .functor AND 1, L_0x55d44e934840, L_0x55d44e934710, C4<1>, C4<1>;
L_0x55d44e9344d0 .functor OR 1, L_0x55d44e934310, L_0x55d44e934420, C4<0>, C4<0>;
v0x55d44d406cf0_0 .net *"_s0", 0 0, L_0x55d44e934100;  1 drivers
v0x55d44d406db0_0 .net *"_s10", 0 0, L_0x55d44e934420;  1 drivers
v0x55d44d402970_0 .net *"_s4", 0 0, L_0x55d44e9341e0;  1 drivers
v0x55d44d402a60_0 .net *"_s6", 0 0, L_0x55d44e934250;  1 drivers
v0x55d44d403da0_0 .net *"_s8", 0 0, L_0x55d44e934310;  1 drivers
v0x55d44d3ffa60_0 .net "a", 0 0, L_0x55d44e9345e0;  1 drivers
v0x55d44d3ffb20_0 .net "b", 0 0, L_0x55d44e934710;  1 drivers
v0x55d44d400df0_0 .net "ca", 0 0, L_0x55d44e9344d0;  1 drivers
v0x55d44d400eb0_0 .net "cin", 0 0, L_0x55d44e934840;  1 drivers
v0x55d44d3f52f0_0 .net "sum", 0 0, L_0x55d44e934170;  1 drivers
S_0x55d44d3fdcd0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d401860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9349b0 .functor XOR 1, L_0x55d44e934f80, L_0x55d44e9350b0, C4<0>, C4<0>;
L_0x55d44e934a20 .functor XOR 1, L_0x55d44e9349b0, L_0x55d44e935230, C4<0>, C4<0>;
L_0x55d44e934ae0 .functor AND 1, L_0x55d44e934f80, L_0x55d44e9350b0, C4<1>, C4<1>;
L_0x55d44e934bf0 .functor AND 1, L_0x55d44e934f80, L_0x55d44e935230, C4<1>, C4<1>;
L_0x55d44e934cb0 .functor OR 1, L_0x55d44e934ae0, L_0x55d44e934bf0, C4<0>, C4<0>;
L_0x55d44e934dc0 .functor AND 1, L_0x55d44e935230, L_0x55d44e9350b0, C4<1>, C4<1>;
L_0x55d44e934e70 .functor OR 1, L_0x55d44e934cb0, L_0x55d44e934dc0, C4<0>, C4<0>;
v0x55d44d3fd8f0_0 .net *"_s0", 0 0, L_0x55d44e9349b0;  1 drivers
v0x55d44d3fd9b0_0 .net *"_s10", 0 0, L_0x55d44e934dc0;  1 drivers
v0x55d44d3f4e20_0 .net *"_s4", 0 0, L_0x55d44e934ae0;  1 drivers
v0x55d44d3f4f10_0 .net *"_s6", 0 0, L_0x55d44e934bf0;  1 drivers
v0x55d44d3fad80_0 .net *"_s8", 0 0, L_0x55d44e934cb0;  1 drivers
v0x55d44d3fa9a0_0 .net "a", 0 0, L_0x55d44e934f80;  1 drivers
v0x55d44d3faa60_0 .net "b", 0 0, L_0x55d44e9350b0;  1 drivers
v0x55d44d3f7e30_0 .net "ca", 0 0, L_0x55d44e934e70;  1 drivers
v0x55d44d3f7ed0_0 .net "cin", 0 0, L_0x55d44e935230;  1 drivers
v0x55d44d3f7b00_0 .net "sum", 0 0, L_0x55d44e934a20;  1 drivers
S_0x55d44d3f4aa0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d401860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e935360 .functor XOR 1, L_0x55d44e935800, L_0x55d44e9359c0, C4<0>, C4<0>;
L_0x55d44e9353d0 .functor XOR 1, L_0x55d44e935360, L_0x55d44e935b80, C4<0>, C4<0>;
L_0x55d44e935440 .functor AND 1, L_0x55d44e935800, L_0x55d44e9359c0, C4<1>, C4<1>;
L_0x55d44e9354b0 .functor AND 1, L_0x55d44e935800, L_0x55d44e935b80, C4<1>, C4<1>;
L_0x55d44e935570 .functor OR 1, L_0x55d44e935440, L_0x55d44e9354b0, C4<0>, C4<0>;
L_0x55d44e935680 .functor AND 1, L_0x55d44e935b80, L_0x55d44e9359c0, C4<1>, C4<1>;
L_0x55d44e9356f0 .functor OR 1, L_0x55d44e935570, L_0x55d44e935680, C4<0>, C4<0>;
v0x55d44d3fbdd0_0 .net *"_s0", 0 0, L_0x55d44e935360;  1 drivers
v0x55d44d3fbeb0_0 .net *"_s10", 0 0, L_0x55d44e935680;  1 drivers
v0x55d44d3fd200_0 .net *"_s4", 0 0, L_0x55d44e935440;  1 drivers
v0x55d44d3fd2c0_0 .net *"_s6", 0 0, L_0x55d44e9354b0;  1 drivers
v0x55d44d3f8e80_0 .net *"_s8", 0 0, L_0x55d44e935570;  1 drivers
v0x55d44d3fa2b0_0 .net "a", 0 0, L_0x55d44e935800;  1 drivers
v0x55d44d3fa370_0 .net "b", 0 0, L_0x55d44e9359c0;  1 drivers
v0x55d44d3f5f30_0 .net "ca", 0 0, L_0x55d44e9356f0;  1 drivers
v0x55d44d3f5fd0_0 .net "cin", 0 0, L_0x55d44e935b80;  1 drivers
v0x55d44d3f7410_0 .net "sum", 0 0, L_0x55d44e9353d0;  1 drivers
S_0x55d44d3e7540 .scope module, "a_2" "sixtyBitAdder" 4 9, 5 3 0, S_0x55d44d702eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f865d7134e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44e623a40_0 .net/2u *"_s2", 0 0, L_0x7f865d7134e0;  1 drivers
L_0x7f865d713528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44e623b40_0 .net/2u *"_s6", 0 0, L_0x7f865d713528;  1 drivers
v0x55d44e623680_0 .net "a", 64 0, L_0x55d44e963830;  1 drivers
v0x55d44e623760_0 .net "b", 64 0, L_0x55d44e9638d0;  1 drivers
v0x55d44e61abd0_0 .net "ca", 64 0, L_0x55d44e963650;  1 drivers
v0x55d44e620af0_0 .net "cin", 64 0, L_0x55d44e963ad0;  1 drivers
v0x55d44e620bd0_0 .net "sum", 64 0, L_0x55d44e9634c0;  1 drivers
L_0x55d44e94d130 .part L_0x55d44e963830, 0, 32;
L_0x55d44e94d1d0 .part L_0x55d44e9638d0, 0, 32;
L_0x55d44e94d270 .part L_0x55d44e963ad0, 0, 32;
L_0x55d44e9631f0 .part L_0x55d44e963830, 32, 32;
L_0x55d44e9632e0 .part L_0x55d44e9638d0, 32, 32;
L_0x55d44e9633d0 .part L_0x55d44e963ad0, 32, 32;
L_0x55d44e9634c0 .concat8 [ 32 32 1 0], L_0x55d44e94ce60, L_0x55d44e962f20, L_0x7f865d713528;
L_0x55d44e963650 .concat8 [ 1 32 32 0], L_0x7f865d7134e0, L_0x55d44e94cfa0, L_0x55d44e963060;
S_0x55d44d3ee870 .scope module, "FA_0" "thirtBitAdder" 5 13, 6 3 0, S_0x55d44d3e7540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44d329030_0 .net "a", 31 0, L_0x55d44e94d130;  1 drivers
v0x55d44d329110_0 .net "b", 31 0, L_0x55d44e94d1d0;  1 drivers
v0x55d44d32a460_0 .net "ca", 31 0, L_0x55d44e94cfa0;  1 drivers
v0x55d44d32a520_0 .net "cin", 31 0, L_0x55d44e94d270;  1 drivers
v0x55d44d3260e0_0 .net "sum", 31 0, L_0x55d44e94ce60;  1 drivers
L_0x55d44e942080 .part L_0x55d44e94d130, 0, 16;
L_0x55d44e942120 .part L_0x55d44e94d1d0, 0, 16;
L_0x55d44e9421c0 .part L_0x55d44e94d270, 0, 16;
L_0x55d44e94cb50 .part L_0x55d44e94d130, 16, 16;
L_0x55d44e94cc40 .part L_0x55d44e94d1d0, 16, 16;
L_0x55d44e94cd30 .part L_0x55d44e94d270, 16, 16;
L_0x55d44e94ce60 .concat8 [ 16 16 0 0], L_0x55d44e941d80, L_0x55d44e94c850;
L_0x55d44e94cfa0 .concat8 [ 16 16 0 0], L_0x55d44e941e20, L_0x55d44e94c8f0;
S_0x55d44d3efca0 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44d3ee870;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44d37c590_0 .net "a", 15 0, L_0x55d44e942080;  1 drivers
v0x55d44d37c670_0 .net "b", 15 0, L_0x55d44e942120;  1 drivers
v0x55d44d36fc40_0 .net "ca", 15 0, L_0x55d44e941e20;  1 drivers
v0x55d44d36fd00_0 .net "cin", 15 0, L_0x55d44e9421c0;  1 drivers
v0x55d44d37f110_0 .net "sum", 15 0, L_0x55d44e941d80;  1 drivers
L_0x55d44e939c40 .part L_0x55d44e942080, 0, 4;
L_0x55d44e939ce0 .part L_0x55d44e942120, 0, 4;
L_0x55d44e939d80 .part L_0x55d44e9421c0, 0, 4;
L_0x55d44e93c5d0 .part L_0x55d44e942080, 4, 4;
L_0x55d44e93c6c0 .part L_0x55d44e942120, 4, 4;
L_0x55d44e93c7b0 .part L_0x55d44e9421c0, 4, 4;
L_0x55d44e93f040 .part L_0x55d44e942080, 8, 4;
L_0x55d44e93f0e0 .part L_0x55d44e942120, 8, 4;
L_0x55d44e93f1d0 .part L_0x55d44e9421c0, 8, 4;
L_0x55d44e941980 .part L_0x55d44e942080, 12, 4;
L_0x55d44e941ab0 .part L_0x55d44e942120, 12, 4;
L_0x55d44e941be0 .part L_0x55d44e9421c0, 12, 4;
L_0x55d44e941d80 .concat8 [ 4 4 4 4], L_0x55d44e939a30, L_0x55d44e93c3c0, L_0x55d44e93ee80, L_0x55d44e941770;
L_0x55d44e941e20 .concat8 [ 4 4 4 4], L_0x55d44e939ad0, L_0x55d44e93c460, L_0x55d44e93ef20, L_0x55d44e941810;
S_0x55d44d3eb920 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44d3efca0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d3d1630_0 .net "a", 3 0, L_0x55d44e939c40;  1 drivers
v0x55d44d3d1730_0 .net "b", 3 0, L_0x55d44e939ce0;  1 drivers
v0x55d44d3d1250_0 .net "ca", 3 0, L_0x55d44e939ad0;  1 drivers
v0x55d44d3d1310_0 .net "cin", 3 0, L_0x55d44e939d80;  1 drivers
v0x55d44d3ce2a0_0 .net "sum", 3 0, L_0x55d44e939a30;  1 drivers
L_0x55d44e9379f0 .part L_0x55d44e939c40, 0, 1;
L_0x55d44e937b20 .part L_0x55d44e939ce0, 0, 1;
L_0x55d44e937c50 .part L_0x55d44e939d80, 0, 1;
L_0x55d44e938260 .part L_0x55d44e939c40, 1, 1;
L_0x55d44e938390 .part L_0x55d44e939ce0, 1, 1;
L_0x55d44e9384c0 .part L_0x55d44e939d80, 1, 1;
L_0x55d44e938c00 .part L_0x55d44e939c40, 2, 1;
L_0x55d44e938d30 .part L_0x55d44e939ce0, 2, 1;
L_0x55d44e938eb0 .part L_0x55d44e939d80, 2, 1;
L_0x55d44e939480 .part L_0x55d44e939c40, 3, 1;
L_0x55d44e939640 .part L_0x55d44e939ce0, 3, 1;
L_0x55d44e939800 .part L_0x55d44e939d80, 3, 1;
L_0x55d44e939a30 .concat8 [ 1 1 1 1], L_0x55d44e935d40, L_0x55d44e937df0, L_0x55d44e9386a0, L_0x55d44e939050;
L_0x55d44e939ad0 .concat8 [ 1 1 1 1], L_0x55d44e9378e0, L_0x55d44e938150, L_0x55d44e938af0, L_0x55d44e939370;
S_0x55d44d3ecd50 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d3eb920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e936350 .functor XOR 1, L_0x55d44e9379f0, L_0x55d44e937b20, C4<0>, C4<0>;
L_0x55d44e935d40 .functor XOR 1, L_0x55d44e936350, L_0x55d44e937c50, C4<0>, C4<0>;
L_0x55d44e937550 .functor AND 1, L_0x55d44e9379f0, L_0x55d44e937b20, C4<1>, C4<1>;
L_0x55d44e937660 .functor AND 1, L_0x55d44e9379f0, L_0x55d44e937c50, C4<1>, C4<1>;
L_0x55d44e937720 .functor OR 1, L_0x55d44e937550, L_0x55d44e937660, C4<0>, C4<0>;
L_0x55d44e937830 .functor AND 1, L_0x55d44e937c50, L_0x55d44e937b20, C4<1>, C4<1>;
L_0x55d44e9378e0 .functor OR 1, L_0x55d44e937720, L_0x55d44e937830, C4<0>, C4<0>;
v0x55d44d3e89d0_0 .net *"_s0", 0 0, L_0x55d44e936350;  1 drivers
v0x55d44d3e8a70_0 .net *"_s10", 0 0, L_0x55d44e937830;  1 drivers
v0x55d44d3e9e00_0 .net *"_s4", 0 0, L_0x55d44e937550;  1 drivers
v0x55d44d3e9ed0_0 .net *"_s6", 0 0, L_0x55d44e937660;  1 drivers
v0x55d44d3e5ac0_0 .net *"_s8", 0 0, L_0x55d44e937720;  1 drivers
v0x55d44d3e6e50_0 .net "a", 0 0, L_0x55d44e9379f0;  1 drivers
v0x55d44d3e6f10_0 .net "b", 0 0, L_0x55d44e937b20;  1 drivers
v0x55d44d3db390_0 .net "ca", 0 0, L_0x55d44e9378e0;  1 drivers
v0x55d44d3db430_0 .net "cin", 0 0, L_0x55d44e937c50;  1 drivers
v0x55d44d3e3ed0_0 .net "sum", 0 0, L_0x55d44e935d40;  1 drivers
S_0x55d44d3e3a40 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d3eb920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e937d80 .functor XOR 1, L_0x55d44e938260, L_0x55d44e938390, C4<0>, C4<0>;
L_0x55d44e937df0 .functor XOR 1, L_0x55d44e937d80, L_0x55d44e9384c0, C4<0>, C4<0>;
L_0x55d44e937e60 .functor AND 1, L_0x55d44e938260, L_0x55d44e938390, C4<1>, C4<1>;
L_0x55d44e937ed0 .functor AND 1, L_0x55d44e938260, L_0x55d44e9384c0, C4<1>, C4<1>;
L_0x55d44e937f90 .functor OR 1, L_0x55d44e937e60, L_0x55d44e937ed0, C4<0>, C4<0>;
L_0x55d44e9380a0 .functor AND 1, L_0x55d44e9384c0, L_0x55d44e938390, C4<1>, C4<1>;
L_0x55d44e938150 .functor OR 1, L_0x55d44e937f90, L_0x55d44e9380a0, C4<0>, C4<0>;
v0x55d44d3daf70_0 .net *"_s0", 0 0, L_0x55d44e937d80;  1 drivers
v0x55d44d3db030_0 .net *"_s10", 0 0, L_0x55d44e9380a0;  1 drivers
v0x55d44d3e0ed0_0 .net *"_s4", 0 0, L_0x55d44e937e60;  1 drivers
v0x55d44d3e0fc0_0 .net *"_s6", 0 0, L_0x55d44e937ed0;  1 drivers
v0x55d44d3e0af0_0 .net *"_s8", 0 0, L_0x55d44e937f90;  1 drivers
v0x55d44d3ddf80_0 .net "a", 0 0, L_0x55d44e938260;  1 drivers
v0x55d44d3de040_0 .net "b", 0 0, L_0x55d44e938390;  1 drivers
v0x55d44d3ddba0_0 .net "ca", 0 0, L_0x55d44e938150;  1 drivers
v0x55d44d3ddc40_0 .net "cin", 0 0, L_0x55d44e9384c0;  1 drivers
v0x55d44d3dabf0_0 .net "sum", 0 0, L_0x55d44e937df0;  1 drivers
S_0x55d44d3e1f20 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d3eb920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e938630 .functor XOR 1, L_0x55d44e938c00, L_0x55d44e938d30, C4<0>, C4<0>;
L_0x55d44e9386a0 .functor XOR 1, L_0x55d44e938630, L_0x55d44e938eb0, C4<0>, C4<0>;
L_0x55d44e938760 .functor AND 1, L_0x55d44e938c00, L_0x55d44e938d30, C4<1>, C4<1>;
L_0x55d44e938870 .functor AND 1, L_0x55d44e938c00, L_0x55d44e938eb0, C4<1>, C4<1>;
L_0x55d44e938930 .functor OR 1, L_0x55d44e938760, L_0x55d44e938870, C4<0>, C4<0>;
L_0x55d44e938a40 .functor AND 1, L_0x55d44e938eb0, L_0x55d44e938d30, C4<1>, C4<1>;
L_0x55d44e938af0 .functor OR 1, L_0x55d44e938930, L_0x55d44e938a40, C4<0>, C4<0>;
v0x55d44d3e3350_0 .net *"_s0", 0 0, L_0x55d44e938630;  1 drivers
v0x55d44d3e3410_0 .net *"_s10", 0 0, L_0x55d44e938a40;  1 drivers
v0x55d44d3defd0_0 .net *"_s4", 0 0, L_0x55d44e938760;  1 drivers
v0x55d44d3df0c0_0 .net *"_s6", 0 0, L_0x55d44e938870;  1 drivers
v0x55d44d3e0400_0 .net *"_s8", 0 0, L_0x55d44e938930;  1 drivers
v0x55d44d3dc080_0 .net "a", 0 0, L_0x55d44e938c00;  1 drivers
v0x55d44d3dc140_0 .net "b", 0 0, L_0x55d44e938d30;  1 drivers
v0x55d44d3dd4b0_0 .net "ca", 0 0, L_0x55d44e938af0;  1 drivers
v0x55d44d3dd550_0 .net "cin", 0 0, L_0x55d44e938eb0;  1 drivers
v0x55d44d3d9220_0 .net "sum", 0 0, L_0x55d44e9386a0;  1 drivers
S_0x55d44d3da500 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d3eb920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e938fe0 .functor XOR 1, L_0x55d44e939480, L_0x55d44e939640, C4<0>, C4<0>;
L_0x55d44e939050 .functor XOR 1, L_0x55d44e938fe0, L_0x55d44e939800, C4<0>, C4<0>;
L_0x55d44e9390c0 .functor AND 1, L_0x55d44e939480, L_0x55d44e939640, C4<1>, C4<1>;
L_0x55d44e939130 .functor AND 1, L_0x55d44e939480, L_0x55d44e939800, C4<1>, C4<1>;
L_0x55d44e9391f0 .functor OR 1, L_0x55d44e9390c0, L_0x55d44e939130, C4<0>, C4<0>;
L_0x55d44e939300 .functor AND 1, L_0x55d44e939800, L_0x55d44e939640, C4<1>, C4<1>;
L_0x55d44e939370 .functor OR 1, L_0x55d44e9391f0, L_0x55d44e939300, C4<0>, C4<0>;
v0x55d44d3cea40_0 .net *"_s0", 0 0, L_0x55d44e938fe0;  1 drivers
v0x55d44d3ceb00_0 .net *"_s10", 0 0, L_0x55d44e939300;  1 drivers
v0x55d44d3d74d0_0 .net *"_s4", 0 0, L_0x55d44e9390c0;  1 drivers
v0x55d44d3d75c0_0 .net *"_s6", 0 0, L_0x55d44e939130;  1 drivers
v0x55d44d3d70f0_0 .net *"_s8", 0 0, L_0x55d44e9391f0;  1 drivers
v0x55d44d3ce620_0 .net "a", 0 0, L_0x55d44e939480;  1 drivers
v0x55d44d3ce6e0_0 .net "b", 0 0, L_0x55d44e939640;  1 drivers
v0x55d44d3d4580_0 .net "ca", 0 0, L_0x55d44e939370;  1 drivers
v0x55d44d3d4640_0 .net "cin", 0 0, L_0x55d44e939800;  1 drivers
v0x55d44d3d4250_0 .net "sum", 0 0, L_0x55d44e939050;  1 drivers
S_0x55d44d3d55d0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44d3efca0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d3baa00_0 .net "a", 3 0, L_0x55d44e93c5d0;  1 drivers
v0x55d44d3bab00_0 .net "b", 3 0, L_0x55d44e93c6c0;  1 drivers
v0x55d44d3b1f30_0 .net "ca", 3 0, L_0x55d44e93c460;  1 drivers
v0x55d44d3b1ff0_0 .net "cin", 3 0, L_0x55d44e93c7b0;  1 drivers
v0x55d44d3b7e90_0 .net "sum", 3 0, L_0x55d44e93c3c0;  1 drivers
L_0x55d44e93a380 .part L_0x55d44e93c5d0, 0, 1;
L_0x55d44e93a4b0 .part L_0x55d44e93c6c0, 0, 1;
L_0x55d44e93a5e0 .part L_0x55d44e93c7b0, 0, 1;
L_0x55d44e93abf0 .part L_0x55d44e93c5d0, 1, 1;
L_0x55d44e93ad20 .part L_0x55d44e93c6c0, 1, 1;
L_0x55d44e93ae50 .part L_0x55d44e93c7b0, 1, 1;
L_0x55d44e93b590 .part L_0x55d44e93c5d0, 2, 1;
L_0x55d44e93b6c0 .part L_0x55d44e93c6c0, 2, 1;
L_0x55d44e93b840 .part L_0x55d44e93c7b0, 2, 1;
L_0x55d44e93be10 .part L_0x55d44e93c5d0, 3, 1;
L_0x55d44e93bfd0 .part L_0x55d44e93c6c0, 3, 1;
L_0x55d44e93c190 .part L_0x55d44e93c7b0, 3, 1;
L_0x55d44e93c3c0 .concat8 [ 1 1 1 1], L_0x55d44e939e20, L_0x55d44e93a780, L_0x55d44e93b030, L_0x55d44e93b9e0;
L_0x55d44e93c460 .concat8 [ 1 1 1 1], L_0x55d44e93a270, L_0x55d44e93aae0, L_0x55d44e93b480, L_0x55d44e93bd00;
S_0x55d44d3d6a00 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d3d55d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9399c0 .functor XOR 1, L_0x55d44e93a380, L_0x55d44e93a4b0, C4<0>, C4<0>;
L_0x55d44e939e20 .functor XOR 1, L_0x55d44e9399c0, L_0x55d44e93a5e0, C4<0>, C4<0>;
L_0x55d44e939ee0 .functor AND 1, L_0x55d44e93a380, L_0x55d44e93a4b0, C4<1>, C4<1>;
L_0x55d44e939ff0 .functor AND 1, L_0x55d44e93a380, L_0x55d44e93a5e0, C4<1>, C4<1>;
L_0x55d44e93a0b0 .functor OR 1, L_0x55d44e939ee0, L_0x55d44e939ff0, C4<0>, C4<0>;
L_0x55d44e93a1c0 .functor AND 1, L_0x55d44e93a5e0, L_0x55d44e93a4b0, C4<1>, C4<1>;
L_0x55d44e93a270 .functor OR 1, L_0x55d44e93a0b0, L_0x55d44e93a1c0, C4<0>, C4<0>;
v0x55d44d3d2680_0 .net *"_s0", 0 0, L_0x55d44e9399c0;  1 drivers
v0x55d44d3d2720_0 .net *"_s10", 0 0, L_0x55d44e93a1c0;  1 drivers
v0x55d44d3d3ab0_0 .net *"_s4", 0 0, L_0x55d44e939ee0;  1 drivers
v0x55d44d3d3b80_0 .net *"_s6", 0 0, L_0x55d44e939ff0;  1 drivers
v0x55d44d3cf730_0 .net *"_s8", 0 0, L_0x55d44e93a0b0;  1 drivers
v0x55d44d3d0b60_0 .net "a", 0 0, L_0x55d44e93a380;  1 drivers
v0x55d44d3d0c20_0 .net "b", 0 0, L_0x55d44e93a4b0;  1 drivers
v0x55d44d3cc820_0 .net "ca", 0 0, L_0x55d44e93a270;  1 drivers
v0x55d44d3cc8c0_0 .net "cin", 0 0, L_0x55d44e93a5e0;  1 drivers
v0x55d44d3cdbb0_0 .net "sum", 0 0, L_0x55d44e939e20;  1 drivers
S_0x55d44d3c2000 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d3d55d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e93a710 .functor XOR 1, L_0x55d44e93abf0, L_0x55d44e93ad20, C4<0>, C4<0>;
L_0x55d44e93a780 .functor XOR 1, L_0x55d44e93a710, L_0x55d44e93ae50, C4<0>, C4<0>;
L_0x55d44e93a7f0 .functor AND 1, L_0x55d44e93abf0, L_0x55d44e93ad20, C4<1>, C4<1>;
L_0x55d44e93a860 .functor AND 1, L_0x55d44e93abf0, L_0x55d44e93ae50, C4<1>, C4<1>;
L_0x55d44e93a920 .functor OR 1, L_0x55d44e93a7f0, L_0x55d44e93a860, C4<0>, C4<0>;
L_0x55d44e93aa30 .functor AND 1, L_0x55d44e93ae50, L_0x55d44e93ad20, C4<1>, C4<1>;
L_0x55d44e93aae0 .functor OR 1, L_0x55d44e93a920, L_0x55d44e93aa30, C4<0>, C4<0>;
v0x55d44d3caa90_0 .net *"_s0", 0 0, L_0x55d44e93a710;  1 drivers
v0x55d44d3cab70_0 .net *"_s10", 0 0, L_0x55d44e93aa30;  1 drivers
v0x55d44d3ca6b0_0 .net *"_s4", 0 0, L_0x55d44e93a7f0;  1 drivers
v0x55d44d3ca780_0 .net *"_s6", 0 0, L_0x55d44e93a860;  1 drivers
v0x55d44d3c1be0_0 .net *"_s8", 0 0, L_0x55d44e93a920;  1 drivers
v0x55d44d3c7b40_0 .net "a", 0 0, L_0x55d44e93abf0;  1 drivers
v0x55d44d3c7c00_0 .net "b", 0 0, L_0x55d44e93ad20;  1 drivers
v0x55d44d3c7760_0 .net "ca", 0 0, L_0x55d44e93aae0;  1 drivers
v0x55d44d3c7800_0 .net "cin", 0 0, L_0x55d44e93ae50;  1 drivers
v0x55d44d3c4bf0_0 .net "sum", 0 0, L_0x55d44e93a780;  1 drivers
S_0x55d44d3c4810 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d3d55d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e93afc0 .functor XOR 1, L_0x55d44e93b590, L_0x55d44e93b6c0, C4<0>, C4<0>;
L_0x55d44e93b030 .functor XOR 1, L_0x55d44e93afc0, L_0x55d44e93b840, C4<0>, C4<0>;
L_0x55d44e93b0f0 .functor AND 1, L_0x55d44e93b590, L_0x55d44e93b6c0, C4<1>, C4<1>;
L_0x55d44e93b200 .functor AND 1, L_0x55d44e93b590, L_0x55d44e93b840, C4<1>, C4<1>;
L_0x55d44e93b2c0 .functor OR 1, L_0x55d44e93b0f0, L_0x55d44e93b200, C4<0>, C4<0>;
L_0x55d44e93b3d0 .functor AND 1, L_0x55d44e93b840, L_0x55d44e93b6c0, C4<1>, C4<1>;
L_0x55d44e93b480 .functor OR 1, L_0x55d44e93b2c0, L_0x55d44e93b3d0, C4<0>, C4<0>;
v0x55d44d3c17d0_0 .net *"_s0", 0 0, L_0x55d44e93afc0;  1 drivers
v0x55d44d3c1890_0 .net *"_s10", 0 0, L_0x55d44e93b3d0;  1 drivers
v0x55d44d3c8b90_0 .net *"_s4", 0 0, L_0x55d44e93b0f0;  1 drivers
v0x55d44d3c8c80_0 .net *"_s6", 0 0, L_0x55d44e93b200;  1 drivers
v0x55d44d3c9fc0_0 .net *"_s8", 0 0, L_0x55d44e93b2c0;  1 drivers
v0x55d44d3c5c40_0 .net "a", 0 0, L_0x55d44e93b590;  1 drivers
v0x55d44d3c5d00_0 .net "b", 0 0, L_0x55d44e93b6c0;  1 drivers
v0x55d44d3c7070_0 .net "ca", 0 0, L_0x55d44e93b480;  1 drivers
v0x55d44d3c7110_0 .net "cin", 0 0, L_0x55d44e93b840;  1 drivers
v0x55d44d3c2da0_0 .net "sum", 0 0, L_0x55d44e93b030;  1 drivers
S_0x55d44d3c4120 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d3d55d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e93b970 .functor XOR 1, L_0x55d44e93be10, L_0x55d44e93bfd0, C4<0>, C4<0>;
L_0x55d44e93b9e0 .functor XOR 1, L_0x55d44e93b970, L_0x55d44e93c190, C4<0>, C4<0>;
L_0x55d44e93ba50 .functor AND 1, L_0x55d44e93be10, L_0x55d44e93bfd0, C4<1>, C4<1>;
L_0x55d44e93bac0 .functor AND 1, L_0x55d44e93be10, L_0x55d44e93c190, C4<1>, C4<1>;
L_0x55d44e93bb80 .functor OR 1, L_0x55d44e93ba50, L_0x55d44e93bac0, C4<0>, C4<0>;
L_0x55d44e93bc90 .functor AND 1, L_0x55d44e93c190, L_0x55d44e93bfd0, C4<1>, C4<1>;
L_0x55d44e93bd00 .functor OR 1, L_0x55d44e93bb80, L_0x55d44e93bc90, C4<0>, C4<0>;
v0x55d44d3bfcb0_0 .net *"_s0", 0 0, L_0x55d44e93b970;  1 drivers
v0x55d44d3bfd70_0 .net *"_s10", 0 0, L_0x55d44e93bc90;  1 drivers
v0x55d44d3c10e0_0 .net *"_s4", 0 0, L_0x55d44e93ba50;  1 drivers
v0x55d44d3c11d0_0 .net *"_s6", 0 0, L_0x55d44e93bac0;  1 drivers
v0x55d44d3af7d0_0 .net *"_s8", 0 0, L_0x55d44e93bb80;  1 drivers
v0x55d44d3a2e80_0 .net "a", 0 0, L_0x55d44e93be10;  1 drivers
v0x55d44d3a2f40_0 .net "b", 0 0, L_0x55d44e93bfd0;  1 drivers
v0x55d44d3b2350_0 .net "ca", 0 0, L_0x55d44e93bd00;  1 drivers
v0x55d44d3b2410_0 .net "cin", 0 0, L_0x55d44e93c190;  1 drivers
v0x55d44d3bae90_0 .net "sum", 0 0, L_0x55d44e93b9e0;  1 drivers
S_0x55d44d3b7ab0 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44d3efca0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d3990b0_0 .net "a", 3 0, L_0x55d44e93f040;  1 drivers
v0x55d44d3991b0_0 .net "b", 3 0, L_0x55d44e93f0e0;  1 drivers
v0x55d44d3a1b40_0 .net "ca", 3 0, L_0x55d44e93ef20;  1 drivers
v0x55d44d3a1c00_0 .net "cin", 3 0, L_0x55d44e93f1d0;  1 drivers
v0x55d44d3a1760_0 .net "sum", 3 0, L_0x55d44e93ee80;  1 drivers
L_0x55d44e93ce40 .part L_0x55d44e93f040, 0, 1;
L_0x55d44e93cf70 .part L_0x55d44e93f0e0, 0, 1;
L_0x55d44e93d0a0 .part L_0x55d44e93f1d0, 0, 1;
L_0x55d44e93d6b0 .part L_0x55d44e93f040, 1, 1;
L_0x55d44e93d7e0 .part L_0x55d44e93f0e0, 1, 1;
L_0x55d44e93d910 .part L_0x55d44e93f1d0, 1, 1;
L_0x55d44e93e050 .part L_0x55d44e93f040, 2, 1;
L_0x55d44e93e180 .part L_0x55d44e93f0e0, 2, 1;
L_0x55d44e93e300 .part L_0x55d44e93f1d0, 2, 1;
L_0x55d44e93e8d0 .part L_0x55d44e93f040, 3, 1;
L_0x55d44e93ea90 .part L_0x55d44e93f0e0, 3, 1;
L_0x55d44e93ec50 .part L_0x55d44e93f1d0, 3, 1;
L_0x55d44e93ee80 .concat8 [ 1 1 1 1], L_0x55d44e93c8e0, L_0x55d44e93d240, L_0x55d44e93daf0, L_0x55d44e93e4a0;
L_0x55d44e93ef20 .concat8 [ 1 1 1 1], L_0x55d44e93cd30, L_0x55d44e93d5a0, L_0x55d44e93df40, L_0x55d44e93e7c0;
S_0x55d44d3b4f40 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d3b7ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e93c350 .functor XOR 1, L_0x55d44e93ce40, L_0x55d44e93cf70, C4<0>, C4<0>;
L_0x55d44e93c8e0 .functor XOR 1, L_0x55d44e93c350, L_0x55d44e93d0a0, C4<0>, C4<0>;
L_0x55d44e93c9a0 .functor AND 1, L_0x55d44e93ce40, L_0x55d44e93cf70, C4<1>, C4<1>;
L_0x55d44e93cab0 .functor AND 1, L_0x55d44e93ce40, L_0x55d44e93d0a0, C4<1>, C4<1>;
L_0x55d44e93cb70 .functor OR 1, L_0x55d44e93c9a0, L_0x55d44e93cab0, C4<0>, C4<0>;
L_0x55d44e93cc80 .functor AND 1, L_0x55d44e93d0a0, L_0x55d44e93cf70, C4<1>, C4<1>;
L_0x55d44e93cd30 .functor OR 1, L_0x55d44e93cb70, L_0x55d44e93cc80, C4<0>, C4<0>;
v0x55d44d3b4b60_0 .net *"_s0", 0 0, L_0x55d44e93c350;  1 drivers
v0x55d44d3b4c00_0 .net *"_s10", 0 0, L_0x55d44e93cc80;  1 drivers
v0x55d44d3b1bb0_0 .net *"_s4", 0 0, L_0x55d44e93c9a0;  1 drivers
v0x55d44d3b1ca0_0 .net *"_s6", 0 0, L_0x55d44e93cab0;  1 drivers
v0x55d44d3b8ee0_0 .net *"_s8", 0 0, L_0x55d44e93cb70;  1 drivers
v0x55d44d3ba310_0 .net "a", 0 0, L_0x55d44e93ce40;  1 drivers
v0x55d44d3ba3d0_0 .net "b", 0 0, L_0x55d44e93cf70;  1 drivers
v0x55d44d3b5f90_0 .net "ca", 0 0, L_0x55d44e93cd30;  1 drivers
v0x55d44d3b6030_0 .net "cin", 0 0, L_0x55d44e93d0a0;  1 drivers
v0x55d44d3b7470_0 .net "sum", 0 0, L_0x55d44e93c8e0;  1 drivers
S_0x55d44d3b3040 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d3b7ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e93d1d0 .functor XOR 1, L_0x55d44e93d6b0, L_0x55d44e93d7e0, C4<0>, C4<0>;
L_0x55d44e93d240 .functor XOR 1, L_0x55d44e93d1d0, L_0x55d44e93d910, C4<0>, C4<0>;
L_0x55d44e93d2b0 .functor AND 1, L_0x55d44e93d6b0, L_0x55d44e93d7e0, C4<1>, C4<1>;
L_0x55d44e93d320 .functor AND 1, L_0x55d44e93d6b0, L_0x55d44e93d910, C4<1>, C4<1>;
L_0x55d44e93d3e0 .functor OR 1, L_0x55d44e93d2b0, L_0x55d44e93d320, C4<0>, C4<0>;
L_0x55d44e93d4f0 .functor AND 1, L_0x55d44e93d910, L_0x55d44e93d7e0, C4<1>, C4<1>;
L_0x55d44e93d5a0 .functor OR 1, L_0x55d44e93d3e0, L_0x55d44e93d4f0, C4<0>, C4<0>;
v0x55d44d3b4470_0 .net *"_s0", 0 0, L_0x55d44e93d1d0;  1 drivers
v0x55d44d3b4530_0 .net *"_s10", 0 0, L_0x55d44e93d4f0;  1 drivers
v0x55d44d3b0130_0 .net *"_s4", 0 0, L_0x55d44e93d2b0;  1 drivers
v0x55d44d3b0220_0 .net *"_s6", 0 0, L_0x55d44e93d320;  1 drivers
v0x55d44d3b14c0_0 .net *"_s8", 0 0, L_0x55d44e93d3e0;  1 drivers
v0x55d44d3a5a00_0 .net "a", 0 0, L_0x55d44e93d6b0;  1 drivers
v0x55d44d3a5ac0_0 .net "b", 0 0, L_0x55d44e93d7e0;  1 drivers
v0x55d44d3ae490_0 .net "ca", 0 0, L_0x55d44e93d5a0;  1 drivers
v0x55d44d3ae550_0 .net "cin", 0 0, L_0x55d44e93d910;  1 drivers
v0x55d44d3ae160_0 .net "sum", 0 0, L_0x55d44e93d240;  1 drivers
S_0x55d44d3a55e0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d3b7ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e93da80 .functor XOR 1, L_0x55d44e93e050, L_0x55d44e93e180, C4<0>, C4<0>;
L_0x55d44e93daf0 .functor XOR 1, L_0x55d44e93da80, L_0x55d44e93e300, C4<0>, C4<0>;
L_0x55d44e93dbb0 .functor AND 1, L_0x55d44e93e050, L_0x55d44e93e180, C4<1>, C4<1>;
L_0x55d44e93dcc0 .functor AND 1, L_0x55d44e93e050, L_0x55d44e93e300, C4<1>, C4<1>;
L_0x55d44e93dd80 .functor OR 1, L_0x55d44e93dbb0, L_0x55d44e93dcc0, C4<0>, C4<0>;
L_0x55d44e93de90 .functor AND 1, L_0x55d44e93e300, L_0x55d44e93e180, C4<1>, C4<1>;
L_0x55d44e93df40 .functor OR 1, L_0x55d44e93dd80, L_0x55d44e93de90, C4<0>, C4<0>;
v0x55d44d3ab540_0 .net *"_s0", 0 0, L_0x55d44e93da80;  1 drivers
v0x55d44d3ab600_0 .net *"_s10", 0 0, L_0x55d44e93de90;  1 drivers
v0x55d44d3ab160_0 .net *"_s4", 0 0, L_0x55d44e93dbb0;  1 drivers
v0x55d44d3ab250_0 .net *"_s6", 0 0, L_0x55d44e93dcc0;  1 drivers
v0x55d44d3a85f0_0 .net *"_s8", 0 0, L_0x55d44e93dd80;  1 drivers
v0x55d44d3a8210_0 .net "a", 0 0, L_0x55d44e93e050;  1 drivers
v0x55d44d3a82d0_0 .net "b", 0 0, L_0x55d44e93e180;  1 drivers
v0x55d44d3a5260_0 .net "ca", 0 0, L_0x55d44e93df40;  1 drivers
v0x55d44d3a5300_0 .net "cin", 0 0, L_0x55d44e93e300;  1 drivers
v0x55d44d3ac640_0 .net "sum", 0 0, L_0x55d44e93daf0;  1 drivers
S_0x55d44d3ad9c0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d3b7ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e93e430 .functor XOR 1, L_0x55d44e93e8d0, L_0x55d44e93ea90, C4<0>, C4<0>;
L_0x55d44e93e4a0 .functor XOR 1, L_0x55d44e93e430, L_0x55d44e93ec50, C4<0>, C4<0>;
L_0x55d44e93e510 .functor AND 1, L_0x55d44e93e8d0, L_0x55d44e93ea90, C4<1>, C4<1>;
L_0x55d44e93e580 .functor AND 1, L_0x55d44e93e8d0, L_0x55d44e93ec50, C4<1>, C4<1>;
L_0x55d44e93e640 .functor OR 1, L_0x55d44e93e510, L_0x55d44e93e580, C4<0>, C4<0>;
L_0x55d44e93e750 .functor AND 1, L_0x55d44e93ec50, L_0x55d44e93ea90, C4<1>, C4<1>;
L_0x55d44e93e7c0 .functor OR 1, L_0x55d44e93e640, L_0x55d44e93e750, C4<0>, C4<0>;
v0x55d44d3a9640_0 .net *"_s0", 0 0, L_0x55d44e93e430;  1 drivers
v0x55d44d3a9720_0 .net *"_s10", 0 0, L_0x55d44e93e750;  1 drivers
v0x55d44d3aaa70_0 .net *"_s4", 0 0, L_0x55d44e93e510;  1 drivers
v0x55d44d3aab30_0 .net *"_s6", 0 0, L_0x55d44e93e580;  1 drivers
v0x55d44d3a66f0_0 .net *"_s8", 0 0, L_0x55d44e93e640;  1 drivers
v0x55d44d3a7b20_0 .net "a", 0 0, L_0x55d44e93e8d0;  1 drivers
v0x55d44d3a7be0_0 .net "b", 0 0, L_0x55d44e93ea90;  1 drivers
v0x55d44d3a37e0_0 .net "ca", 0 0, L_0x55d44e93e7c0;  1 drivers
v0x55d44d3a3880_0 .net "cin", 0 0, L_0x55d44e93ec50;  1 drivers
v0x55d44d3a4c20_0 .net "sum", 0 0, L_0x55d44e93e4a0;  1 drivers
S_0x55d44d398c90 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44d3efca0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d38a450_0 .net "a", 3 0, L_0x55d44e941980;  1 drivers
v0x55d44d38a550_0 .net "b", 3 0, L_0x55d44e941ab0;  1 drivers
v0x55d44d38b7e0_0 .net "ca", 3 0, L_0x55d44e941810;  1 drivers
v0x55d44d38b8a0_0 .net "cin", 3 0, L_0x55d44e941be0;  1 drivers
v0x55d44d388ee0_0 .net "sum", 3 0, L_0x55d44e941770;  1 drivers
L_0x55d44e93f790 .part L_0x55d44e941980, 0, 1;
L_0x55d44e93f8c0 .part L_0x55d44e941ab0, 0, 1;
L_0x55d44e93f9f0 .part L_0x55d44e941be0, 0, 1;
L_0x55d44e93ffc0 .part L_0x55d44e941980, 1, 1;
L_0x55d44e9400f0 .part L_0x55d44e941ab0, 1, 1;
L_0x55d44e940220 .part L_0x55d44e941be0, 1, 1;
L_0x55d44e9408e0 .part L_0x55d44e941980, 2, 1;
L_0x55d44e940a10 .part L_0x55d44e941ab0, 2, 1;
L_0x55d44e940b90 .part L_0x55d44e941be0, 2, 1;
L_0x55d44e941160 .part L_0x55d44e941980, 3, 1;
L_0x55d44e941380 .part L_0x55d44e941ab0, 3, 1;
L_0x55d44e941540 .part L_0x55d44e941be0, 3, 1;
L_0x55d44e941770 .concat8 [ 1 1 1 1], L_0x55d44e93f270, L_0x55d44e93fb90, L_0x55d44e9403c0, L_0x55d44e940d30;
L_0x55d44e941810 .concat8 [ 1 1 1 1], L_0x55d44e93f680, L_0x55d44e93feb0, L_0x55d44e9407d0, L_0x55d44e941050;
S_0x55d44d39ebf0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d398c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e93ee10 .functor XOR 1, L_0x55d44e93f790, L_0x55d44e93f8c0, C4<0>, C4<0>;
L_0x55d44e93f270 .functor XOR 1, L_0x55d44e93ee10, L_0x55d44e93f9f0, C4<0>, C4<0>;
L_0x55d44e93f330 .functor AND 1, L_0x55d44e93f790, L_0x55d44e93f8c0, C4<1>, C4<1>;
L_0x55d44e93f440 .functor AND 1, L_0x55d44e93f790, L_0x55d44e93f9f0, C4<1>, C4<1>;
L_0x55d44e93f500 .functor OR 1, L_0x55d44e93f330, L_0x55d44e93f440, C4<0>, C4<0>;
L_0x55d44e93f610 .functor AND 1, L_0x55d44e93f9f0, L_0x55d44e93f8c0, C4<1>, C4<1>;
L_0x55d44e93f680 .functor OR 1, L_0x55d44e93f500, L_0x55d44e93f610, C4<0>, C4<0>;
v0x55d44d39e810_0 .net *"_s0", 0 0, L_0x55d44e93ee10;  1 drivers
v0x55d44d39e8b0_0 .net *"_s10", 0 0, L_0x55d44e93f610;  1 drivers
v0x55d44d39bca0_0 .net *"_s4", 0 0, L_0x55d44e93f330;  1 drivers
v0x55d44d39bd90_0 .net *"_s6", 0 0, L_0x55d44e93f440;  1 drivers
v0x55d44d39b8c0_0 .net *"_s8", 0 0, L_0x55d44e93f500;  1 drivers
v0x55d44d398910_0 .net "a", 0 0, L_0x55d44e93f790;  1 drivers
v0x55d44d3989d0_0 .net "b", 0 0, L_0x55d44e93f8c0;  1 drivers
v0x55d44d39fc40_0 .net "ca", 0 0, L_0x55d44e93f680;  1 drivers
v0x55d44d39fce0_0 .net "cin", 0 0, L_0x55d44e93f9f0;  1 drivers
v0x55d44d3a1120_0 .net "sum", 0 0, L_0x55d44e93f270;  1 drivers
S_0x55d44d39ccf0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d398c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e93fb20 .functor XOR 1, L_0x55d44e93ffc0, L_0x55d44e9400f0, C4<0>, C4<0>;
L_0x55d44e93fb90 .functor XOR 1, L_0x55d44e93fb20, L_0x55d44e940220, C4<0>, C4<0>;
L_0x55d44e93fc00 .functor AND 1, L_0x55d44e93ffc0, L_0x55d44e9400f0, C4<1>, C4<1>;
L_0x55d44e93fc70 .functor AND 1, L_0x55d44e93ffc0, L_0x55d44e940220, C4<1>, C4<1>;
L_0x55d44e93fd30 .functor OR 1, L_0x55d44e93fc00, L_0x55d44e93fc70, C4<0>, C4<0>;
L_0x55d44e93fe40 .functor AND 1, L_0x55d44e940220, L_0x55d44e9400f0, C4<1>, C4<1>;
L_0x55d44e93feb0 .functor OR 1, L_0x55d44e93fd30, L_0x55d44e93fe40, C4<0>, C4<0>;
v0x55d44d39e120_0 .net *"_s0", 0 0, L_0x55d44e93fb20;  1 drivers
v0x55d44d39e1e0_0 .net *"_s10", 0 0, L_0x55d44e93fe40;  1 drivers
v0x55d44d399da0_0 .net *"_s4", 0 0, L_0x55d44e93fc00;  1 drivers
v0x55d44d399e90_0 .net *"_s6", 0 0, L_0x55d44e93fc70;  1 drivers
v0x55d44d39b1d0_0 .net *"_s8", 0 0, L_0x55d44e93fd30;  1 drivers
v0x55d44d396e90_0 .net "a", 0 0, L_0x55d44e93ffc0;  1 drivers
v0x55d44d396f50_0 .net "b", 0 0, L_0x55d44e9400f0;  1 drivers
v0x55d44d398220_0 .net "ca", 0 0, L_0x55d44e93feb0;  1 drivers
v0x55d44d3982e0_0 .net "cin", 0 0, L_0x55d44e940220;  1 drivers
v0x55d44d38c720_0 .net "sum", 0 0, L_0x55d44e93fb90;  1 drivers
S_0x55d44d395100 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d398c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e940350 .functor XOR 1, L_0x55d44e9408e0, L_0x55d44e940a10, C4<0>, C4<0>;
L_0x55d44e9403c0 .functor XOR 1, L_0x55d44e940350, L_0x55d44e940b90, C4<0>, C4<0>;
L_0x55d44e940480 .functor AND 1, L_0x55d44e9408e0, L_0x55d44e940a10, C4<1>, C4<1>;
L_0x55d44e940590 .functor AND 1, L_0x55d44e9408e0, L_0x55d44e940b90, C4<1>, C4<1>;
L_0x55d44e940650 .functor OR 1, L_0x55d44e940480, L_0x55d44e940590, C4<0>, C4<0>;
L_0x55d44e940760 .functor AND 1, L_0x55d44e940b90, L_0x55d44e940a10, C4<1>, C4<1>;
L_0x55d44e9407d0 .functor OR 1, L_0x55d44e940650, L_0x55d44e940760, C4<0>, C4<0>;
v0x55d44d394d20_0 .net *"_s0", 0 0, L_0x55d44e940350;  1 drivers
v0x55d44d394de0_0 .net *"_s10", 0 0, L_0x55d44e940760;  1 drivers
v0x55d44d38c250_0 .net *"_s4", 0 0, L_0x55d44e940480;  1 drivers
v0x55d44d38c340_0 .net *"_s6", 0 0, L_0x55d44e940590;  1 drivers
v0x55d44d3921b0_0 .net *"_s8", 0 0, L_0x55d44e940650;  1 drivers
v0x55d44d391dd0_0 .net "a", 0 0, L_0x55d44e9408e0;  1 drivers
v0x55d44d391e90_0 .net "b", 0 0, L_0x55d44e940a10;  1 drivers
v0x55d44d38f260_0 .net "ca", 0 0, L_0x55d44e9407d0;  1 drivers
v0x55d44d38f300_0 .net "cin", 0 0, L_0x55d44e940b90;  1 drivers
v0x55d44d38ef30_0 .net "sum", 0 0, L_0x55d44e9403c0;  1 drivers
S_0x55d44d38bed0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d398c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e940cc0 .functor XOR 1, L_0x55d44e941160, L_0x55d44e941380, C4<0>, C4<0>;
L_0x55d44e940d30 .functor XOR 1, L_0x55d44e940cc0, L_0x55d44e941540, C4<0>, C4<0>;
L_0x55d44e940da0 .functor AND 1, L_0x55d44e941160, L_0x55d44e941380, C4<1>, C4<1>;
L_0x55d44e940e10 .functor AND 1, L_0x55d44e941160, L_0x55d44e941540, C4<1>, C4<1>;
L_0x55d44e940ed0 .functor OR 1, L_0x55d44e940da0, L_0x55d44e940e10, C4<0>, C4<0>;
L_0x55d44e940fe0 .functor AND 1, L_0x55d44e941540, L_0x55d44e941380, C4<1>, C4<1>;
L_0x55d44e941050 .functor OR 1, L_0x55d44e940ed0, L_0x55d44e940fe0, C4<0>, C4<0>;
v0x55d44d393200_0 .net *"_s0", 0 0, L_0x55d44e940cc0;  1 drivers
v0x55d44d3932e0_0 .net *"_s10", 0 0, L_0x55d44e940fe0;  1 drivers
v0x55d44d394630_0 .net *"_s4", 0 0, L_0x55d44e940da0;  1 drivers
v0x55d44d3946f0_0 .net *"_s6", 0 0, L_0x55d44e940e10;  1 drivers
v0x55d44d3902b0_0 .net *"_s8", 0 0, L_0x55d44e940ed0;  1 drivers
v0x55d44d3916e0_0 .net "a", 0 0, L_0x55d44e941160;  1 drivers
v0x55d44d3917a0_0 .net "b", 0 0, L_0x55d44e941380;  1 drivers
v0x55d44d38d360_0 .net "ca", 0 0, L_0x55d44e941050;  1 drivers
v0x55d44d38d400_0 .net "cin", 0 0, L_0x55d44e941540;  1 drivers
v0x55d44d38e840_0 .net "sum", 0 0, L_0x55d44e940d30;  1 drivers
S_0x55d44d387ba0 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44d3ee870;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44d324c50_0 .net "a", 15 0, L_0x55d44e94cb50;  1 drivers
v0x55d44d324d30_0 .net "b", 15 0, L_0x55d44e94cc40;  1 drivers
v0x55d44d32bf80_0 .net "ca", 15 0, L_0x55d44e94c8f0;  1 drivers
v0x55d44d32c040_0 .net "cin", 15 0, L_0x55d44e94cd30;  1 drivers
v0x55d44d32d3b0_0 .net "sum", 15 0, L_0x55d44e94c850;  1 drivers
L_0x55d44e9448a0 .part L_0x55d44e94cb50, 0, 4;
L_0x55d44e944940 .part L_0x55d44e94cc40, 0, 4;
L_0x55d44e9449e0 .part L_0x55d44e94cd30, 0, 4;
L_0x55d44e947130 .part L_0x55d44e94cb50, 4, 4;
L_0x55d44e947220 .part L_0x55d44e94cc40, 4, 4;
L_0x55d44e947310 .part L_0x55d44e94cd30, 4, 4;
L_0x55d44e949ab0 .part L_0x55d44e94cb50, 8, 4;
L_0x55d44e949b50 .part L_0x55d44e94cc40, 8, 4;
L_0x55d44e949c40 .part L_0x55d44e94cd30, 8, 4;
L_0x55d44e94c450 .part L_0x55d44e94cb50, 12, 4;
L_0x55d44e94c580 .part L_0x55d44e94cc40, 12, 4;
L_0x55d44e94c6b0 .part L_0x55d44e94cd30, 12, 4;
L_0x55d44e94c850 .concat8 [ 4 4 4 4], L_0x55d44e944690, L_0x55d44e946f20, L_0x55d44e9498a0, L_0x55d44e94c240;
L_0x55d44e94c8f0 .concat8 [ 4 4 4 4], L_0x55d44e944730, L_0x55d44e946fc0, L_0x55d44e949940, L_0x55d44e94c2e0;
S_0x55d44d3877c0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44d387ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d3748e0_0 .net "a", 3 0, L_0x55d44e9448a0;  1 drivers
v0x55d44d3749e0_0 .net "b", 3 0, L_0x55d44e944940;  1 drivers
v0x55d44d3705a0_0 .net "ca", 3 0, L_0x55d44e944730;  1 drivers
v0x55d44d370660_0 .net "cin", 3 0, L_0x55d44e9449e0;  1 drivers
v0x55d44d371930_0 .net "sum", 3 0, L_0x55d44e944690;  1 drivers
L_0x55d44e942710 .part L_0x55d44e9448a0, 0, 1;
L_0x55d44e942840 .part L_0x55d44e944940, 0, 1;
L_0x55d44e942970 .part L_0x55d44e9449e0, 0, 1;
L_0x55d44e942f40 .part L_0x55d44e9448a0, 1, 1;
L_0x55d44e943070 .part L_0x55d44e944940, 1, 1;
L_0x55d44e9431a0 .part L_0x55d44e9449e0, 1, 1;
L_0x55d44e943860 .part L_0x55d44e9448a0, 2, 1;
L_0x55d44e943990 .part L_0x55d44e944940, 2, 1;
L_0x55d44e943b10 .part L_0x55d44e9449e0, 2, 1;
L_0x55d44e9440e0 .part L_0x55d44e9448a0, 3, 1;
L_0x55d44e9442a0 .part L_0x55d44e944940, 3, 1;
L_0x55d44e944460 .part L_0x55d44e9449e0, 3, 1;
L_0x55d44e944690 .concat8 [ 1 1 1 1], L_0x55d44e941700, L_0x55d44e942b10, L_0x55d44e943340, L_0x55d44e943cb0;
L_0x55d44e944730 .concat8 [ 1 1 1 1], L_0x55d44e942600, L_0x55d44e942e30, L_0x55d44e943750, L_0x55d44e943fd0;
S_0x55d44d37ecf0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d3877c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e941d10 .functor XOR 1, L_0x55d44e942710, L_0x55d44e942840, C4<0>, C4<0>;
L_0x55d44e941700 .functor XOR 1, L_0x55d44e941d10, L_0x55d44e942970, C4<0>, C4<0>;
L_0x55d44e9422b0 .functor AND 1, L_0x55d44e942710, L_0x55d44e942840, C4<1>, C4<1>;
L_0x55d44e9423c0 .functor AND 1, L_0x55d44e942710, L_0x55d44e942970, C4<1>, C4<1>;
L_0x55d44e942480 .functor OR 1, L_0x55d44e9422b0, L_0x55d44e9423c0, C4<0>, C4<0>;
L_0x55d44e942590 .functor AND 1, L_0x55d44e942970, L_0x55d44e942840, C4<1>, C4<1>;
L_0x55d44e942600 .functor OR 1, L_0x55d44e942480, L_0x55d44e942590, C4<0>, C4<0>;
v0x55d44d384c50_0 .net *"_s0", 0 0, L_0x55d44e941d10;  1 drivers
v0x55d44d384cf0_0 .net *"_s10", 0 0, L_0x55d44e942590;  1 drivers
v0x55d44d384870_0 .net *"_s4", 0 0, L_0x55d44e9422b0;  1 drivers
v0x55d44d384960_0 .net *"_s6", 0 0, L_0x55d44e9423c0;  1 drivers
v0x55d44d381d00_0 .net *"_s8", 0 0, L_0x55d44e942480;  1 drivers
v0x55d44d381920_0 .net "a", 0 0, L_0x55d44e942710;  1 drivers
v0x55d44d3819e0_0 .net "b", 0 0, L_0x55d44e942840;  1 drivers
v0x55d44d37e970_0 .net "ca", 0 0, L_0x55d44e942600;  1 drivers
v0x55d44d37ea10_0 .net "cin", 0 0, L_0x55d44e942970;  1 drivers
v0x55d44d385ca0_0 .net "sum", 0 0, L_0x55d44e941700;  1 drivers
S_0x55d44d3870d0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d3877c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e942aa0 .functor XOR 1, L_0x55d44e942f40, L_0x55d44e943070, C4<0>, C4<0>;
L_0x55d44e942b10 .functor XOR 1, L_0x55d44e942aa0, L_0x55d44e9431a0, C4<0>, C4<0>;
L_0x55d44e942b80 .functor AND 1, L_0x55d44e942f40, L_0x55d44e943070, C4<1>, C4<1>;
L_0x55d44e942bf0 .functor AND 1, L_0x55d44e942f40, L_0x55d44e9431a0, C4<1>, C4<1>;
L_0x55d44e942cb0 .functor OR 1, L_0x55d44e942b80, L_0x55d44e942bf0, C4<0>, C4<0>;
L_0x55d44e942dc0 .functor AND 1, L_0x55d44e9431a0, L_0x55d44e943070, C4<1>, C4<1>;
L_0x55d44e942e30 .functor OR 1, L_0x55d44e942cb0, L_0x55d44e942dc0, C4<0>, C4<0>;
v0x55d44d382d50_0 .net *"_s0", 0 0, L_0x55d44e942aa0;  1 drivers
v0x55d44d382e30_0 .net *"_s10", 0 0, L_0x55d44e942dc0;  1 drivers
v0x55d44d384180_0 .net *"_s4", 0 0, L_0x55d44e942b80;  1 drivers
v0x55d44d384250_0 .net *"_s6", 0 0, L_0x55d44e942bf0;  1 drivers
v0x55d44d37fe00_0 .net *"_s8", 0 0, L_0x55d44e942cb0;  1 drivers
v0x55d44d37fee0_0 .net "a", 0 0, L_0x55d44e942f40;  1 drivers
v0x55d44d381230_0 .net "b", 0 0, L_0x55d44e943070;  1 drivers
v0x55d44d3812f0_0 .net "ca", 0 0, L_0x55d44e942e30;  1 drivers
v0x55d44d37cef0_0 .net "cin", 0 0, L_0x55d44e9431a0;  1 drivers
v0x55d44d37e280_0 .net "sum", 0 0, L_0x55d44e942b10;  1 drivers
S_0x55d44d3727c0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d3877c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9432d0 .functor XOR 1, L_0x55d44e943860, L_0x55d44e943990, C4<0>, C4<0>;
L_0x55d44e943340 .functor XOR 1, L_0x55d44e9432d0, L_0x55d44e943b10, C4<0>, C4<0>;
L_0x55d44e943400 .functor AND 1, L_0x55d44e943860, L_0x55d44e943990, C4<1>, C4<1>;
L_0x55d44e943510 .functor AND 1, L_0x55d44e943860, L_0x55d44e943b10, C4<1>, C4<1>;
L_0x55d44e9435d0 .functor OR 1, L_0x55d44e943400, L_0x55d44e943510, C4<0>, C4<0>;
L_0x55d44e9436e0 .functor AND 1, L_0x55d44e943b10, L_0x55d44e943990, C4<1>, C4<1>;
L_0x55d44e943750 .functor OR 1, L_0x55d44e9435d0, L_0x55d44e9436e0, C4<0>, C4<0>;
v0x55d44d37b250_0 .net *"_s0", 0 0, L_0x55d44e9432d0;  1 drivers
v0x55d44d37b310_0 .net *"_s10", 0 0, L_0x55d44e9436e0;  1 drivers
v0x55d44d37ae70_0 .net *"_s4", 0 0, L_0x55d44e943400;  1 drivers
v0x55d44d37af60_0 .net *"_s6", 0 0, L_0x55d44e943510;  1 drivers
v0x55d44d3723a0_0 .net *"_s8", 0 0, L_0x55d44e9435d0;  1 drivers
v0x55d44d378300_0 .net "a", 0 0, L_0x55d44e943860;  1 drivers
v0x55d44d3783c0_0 .net "b", 0 0, L_0x55d44e943990;  1 drivers
v0x55d44d377f20_0 .net "ca", 0 0, L_0x55d44e943750;  1 drivers
v0x55d44d377fc0_0 .net "cin", 0 0, L_0x55d44e943b10;  1 drivers
v0x55d44d375460_0 .net "sum", 0 0, L_0x55d44e943340;  1 drivers
S_0x55d44d374fd0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d3877c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e943c40 .functor XOR 1, L_0x55d44e9440e0, L_0x55d44e9442a0, C4<0>, C4<0>;
L_0x55d44e943cb0 .functor XOR 1, L_0x55d44e943c40, L_0x55d44e944460, C4<0>, C4<0>;
L_0x55d44e943d20 .functor AND 1, L_0x55d44e9440e0, L_0x55d44e9442a0, C4<1>, C4<1>;
L_0x55d44e943d90 .functor AND 1, L_0x55d44e9440e0, L_0x55d44e944460, C4<1>, C4<1>;
L_0x55d44e943e50 .functor OR 1, L_0x55d44e943d20, L_0x55d44e943d90, C4<0>, C4<0>;
L_0x55d44e943f60 .functor AND 1, L_0x55d44e944460, L_0x55d44e9442a0, C4<1>, C4<1>;
L_0x55d44e943fd0 .functor OR 1, L_0x55d44e943e50, L_0x55d44e943f60, C4<0>, C4<0>;
v0x55d44d372020_0 .net *"_s0", 0 0, L_0x55d44e943c40;  1 drivers
v0x55d44d372100_0 .net *"_s10", 0 0, L_0x55d44e943f60;  1 drivers
v0x55d44d379350_0 .net *"_s4", 0 0, L_0x55d44e943d20;  1 drivers
v0x55d44d379410_0 .net *"_s6", 0 0, L_0x55d44e943d90;  1 drivers
v0x55d44d37a780_0 .net *"_s8", 0 0, L_0x55d44e943e50;  1 drivers
v0x55d44d376400_0 .net "a", 0 0, L_0x55d44e9440e0;  1 drivers
v0x55d44d3764c0_0 .net "b", 0 0, L_0x55d44e9442a0;  1 drivers
v0x55d44d377830_0 .net "ca", 0 0, L_0x55d44e943fd0;  1 drivers
v0x55d44d3778d0_0 .net "cin", 0 0, L_0x55d44e944460;  1 drivers
v0x55d44d373560_0 .net "sum", 0 0, L_0x55d44e943cb0;  1 drivers
S_0x55d44d365e70 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44d387ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d35e4a0_0 .net "a", 3 0, L_0x55d44e947130;  1 drivers
v0x55d44d35e5a0_0 .net "b", 3 0, L_0x55d44e947220;  1 drivers
v0x55d44d35a120_0 .net "ca", 3 0, L_0x55d44e946fc0;  1 drivers
v0x55d44d35a1e0_0 .net "cin", 3 0, L_0x55d44e947310;  1 drivers
v0x55d44d35b550_0 .net "sum", 3 0, L_0x55d44e946f20;  1 drivers
L_0x55d44e944fa0 .part L_0x55d44e947130, 0, 1;
L_0x55d44e9450d0 .part L_0x55d44e947220, 0, 1;
L_0x55d44e945200 .part L_0x55d44e947310, 0, 1;
L_0x55d44e9457d0 .part L_0x55d44e947130, 1, 1;
L_0x55d44e945900 .part L_0x55d44e947220, 1, 1;
L_0x55d44e945a30 .part L_0x55d44e947310, 1, 1;
L_0x55d44e9460f0 .part L_0x55d44e947130, 2, 1;
L_0x55d44e946220 .part L_0x55d44e947220, 2, 1;
L_0x55d44e9463a0 .part L_0x55d44e947310, 2, 1;
L_0x55d44e946970 .part L_0x55d44e947130, 3, 1;
L_0x55d44e946b30 .part L_0x55d44e947220, 3, 1;
L_0x55d44e946cf0 .part L_0x55d44e947310, 3, 1;
L_0x55d44e946f20 .concat8 [ 1 1 1 1], L_0x55d44e944a80, L_0x55d44e9453a0, L_0x55d44e945bd0, L_0x55d44e946540;
L_0x55d44e946fc0 .concat8 [ 1 1 1 1], L_0x55d44e944e90, L_0x55d44e9456c0, L_0x55d44e945fe0, L_0x55d44e946860;
S_0x55d44d36e900 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d365e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e944620 .functor XOR 1, L_0x55d44e944fa0, L_0x55d44e9450d0, C4<0>, C4<0>;
L_0x55d44e944a80 .functor XOR 1, L_0x55d44e944620, L_0x55d44e945200, C4<0>, C4<0>;
L_0x55d44e944b40 .functor AND 1, L_0x55d44e944fa0, L_0x55d44e9450d0, C4<1>, C4<1>;
L_0x55d44e944c50 .functor AND 1, L_0x55d44e944fa0, L_0x55d44e945200, C4<1>, C4<1>;
L_0x55d44e944d10 .functor OR 1, L_0x55d44e944b40, L_0x55d44e944c50, C4<0>, C4<0>;
L_0x55d44e944e20 .functor AND 1, L_0x55d44e945200, L_0x55d44e9450d0, C4<1>, C4<1>;
L_0x55d44e944e90 .functor OR 1, L_0x55d44e944d10, L_0x55d44e944e20, C4<0>, C4<0>;
v0x55d44d36e520_0 .net *"_s0", 0 0, L_0x55d44e944620;  1 drivers
v0x55d44d36e5c0_0 .net *"_s10", 0 0, L_0x55d44e944e20;  1 drivers
v0x55d44d365a50_0 .net *"_s4", 0 0, L_0x55d44e944b40;  1 drivers
v0x55d44d365b40_0 .net *"_s6", 0 0, L_0x55d44e944c50;  1 drivers
v0x55d44d36b9b0_0 .net *"_s8", 0 0, L_0x55d44e944d10;  1 drivers
v0x55d44d36b5d0_0 .net "a", 0 0, L_0x55d44e944fa0;  1 drivers
v0x55d44d36b690_0 .net "b", 0 0, L_0x55d44e9450d0;  1 drivers
v0x55d44d368a60_0 .net "ca", 0 0, L_0x55d44e944e90;  1 drivers
v0x55d44d368b00_0 .net "cin", 0 0, L_0x55d44e945200;  1 drivers
v0x55d44d368730_0 .net "sum", 0 0, L_0x55d44e944a80;  1 drivers
S_0x55d44d3656d0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d365e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e945330 .functor XOR 1, L_0x55d44e9457d0, L_0x55d44e945900, C4<0>, C4<0>;
L_0x55d44e9453a0 .functor XOR 1, L_0x55d44e945330, L_0x55d44e945a30, C4<0>, C4<0>;
L_0x55d44e945410 .functor AND 1, L_0x55d44e9457d0, L_0x55d44e945900, C4<1>, C4<1>;
L_0x55d44e945480 .functor AND 1, L_0x55d44e9457d0, L_0x55d44e945a30, C4<1>, C4<1>;
L_0x55d44e945540 .functor OR 1, L_0x55d44e945410, L_0x55d44e945480, C4<0>, C4<0>;
L_0x55d44e945650 .functor AND 1, L_0x55d44e945a30, L_0x55d44e945900, C4<1>, C4<1>;
L_0x55d44e9456c0 .functor OR 1, L_0x55d44e945540, L_0x55d44e945650, C4<0>, C4<0>;
v0x55d44d36ca00_0 .net *"_s0", 0 0, L_0x55d44e945330;  1 drivers
v0x55d44d36cac0_0 .net *"_s10", 0 0, L_0x55d44e945650;  1 drivers
v0x55d44d36de30_0 .net *"_s4", 0 0, L_0x55d44e945410;  1 drivers
v0x55d44d36df20_0 .net *"_s6", 0 0, L_0x55d44e945480;  1 drivers
v0x55d44d369ab0_0 .net *"_s8", 0 0, L_0x55d44e945540;  1 drivers
v0x55d44d36aee0_0 .net "a", 0 0, L_0x55d44e9457d0;  1 drivers
v0x55d44d36afa0_0 .net "b", 0 0, L_0x55d44e945900;  1 drivers
v0x55d44d366b60_0 .net "ca", 0 0, L_0x55d44e9456c0;  1 drivers
v0x55d44d366c20_0 .net "cin", 0 0, L_0x55d44e945a30;  1 drivers
v0x55d44d368040_0 .net "sum", 0 0, L_0x55d44e9453a0;  1 drivers
S_0x55d44d363c50 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d365e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e945b60 .functor XOR 1, L_0x55d44e9460f0, L_0x55d44e946220, C4<0>, C4<0>;
L_0x55d44e945bd0 .functor XOR 1, L_0x55d44e945b60, L_0x55d44e9463a0, C4<0>, C4<0>;
L_0x55d44e945c90 .functor AND 1, L_0x55d44e9460f0, L_0x55d44e946220, C4<1>, C4<1>;
L_0x55d44e945da0 .functor AND 1, L_0x55d44e9460f0, L_0x55d44e9463a0, C4<1>, C4<1>;
L_0x55d44e945e60 .functor OR 1, L_0x55d44e945c90, L_0x55d44e945da0, C4<0>, C4<0>;
L_0x55d44e945f70 .functor AND 1, L_0x55d44e9463a0, L_0x55d44e946220, C4<1>, C4<1>;
L_0x55d44e945fe0 .functor OR 1, L_0x55d44e945e60, L_0x55d44e945f70, C4<0>, C4<0>;
v0x55d44d364fe0_0 .net *"_s0", 0 0, L_0x55d44e945b60;  1 drivers
v0x55d44d3650a0_0 .net *"_s10", 0 0, L_0x55d44e945f70;  1 drivers
v0x55d44d359430_0 .net *"_s4", 0 0, L_0x55d44e945c90;  1 drivers
v0x55d44d359520_0 .net *"_s6", 0 0, L_0x55d44e945da0;  1 drivers
v0x55d44d361ec0_0 .net *"_s8", 0 0, L_0x55d44e945e60;  1 drivers
v0x55d44d361ae0_0 .net "a", 0 0, L_0x55d44e9460f0;  1 drivers
v0x55d44d361ba0_0 .net "b", 0 0, L_0x55d44e946220;  1 drivers
v0x55d44d359010_0 .net "ca", 0 0, L_0x55d44e945fe0;  1 drivers
v0x55d44d3590b0_0 .net "cin", 0 0, L_0x55d44e9463a0;  1 drivers
v0x55d44d35f020_0 .net "sum", 0 0, L_0x55d44e945bd0;  1 drivers
S_0x55d44d35eb90 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d365e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9464d0 .functor XOR 1, L_0x55d44e946970, L_0x55d44e946b30, C4<0>, C4<0>;
L_0x55d44e946540 .functor XOR 1, L_0x55d44e9464d0, L_0x55d44e946cf0, C4<0>, C4<0>;
L_0x55d44e9465b0 .functor AND 1, L_0x55d44e946970, L_0x55d44e946b30, C4<1>, C4<1>;
L_0x55d44e946620 .functor AND 1, L_0x55d44e946970, L_0x55d44e946cf0, C4<1>, C4<1>;
L_0x55d44e9466e0 .functor OR 1, L_0x55d44e9465b0, L_0x55d44e946620, C4<0>, C4<0>;
L_0x55d44e9467f0 .functor AND 1, L_0x55d44e946cf0, L_0x55d44e946b30, C4<1>, C4<1>;
L_0x55d44e946860 .functor OR 1, L_0x55d44e9466e0, L_0x55d44e9467f0, C4<0>, C4<0>;
v0x55d44d35c020_0 .net *"_s0", 0 0, L_0x55d44e9464d0;  1 drivers
v0x55d44d35c100_0 .net *"_s10", 0 0, L_0x55d44e9467f0;  1 drivers
v0x55d44d35bc40_0 .net *"_s4", 0 0, L_0x55d44e9465b0;  1 drivers
v0x55d44d35bd00_0 .net *"_s6", 0 0, L_0x55d44e946620;  1 drivers
v0x55d44d358c90_0 .net *"_s8", 0 0, L_0x55d44e9466e0;  1 drivers
v0x55d44d35ffc0_0 .net "a", 0 0, L_0x55d44e946970;  1 drivers
v0x55d44d360080_0 .net "b", 0 0, L_0x55d44e946b30;  1 drivers
v0x55d44d3613f0_0 .net "ca", 0 0, L_0x55d44e946860;  1 drivers
v0x55d44d361490_0 .net "cin", 0 0, L_0x55d44e946cf0;  1 drivers
v0x55d44d35d120_0 .net "sum", 0 0, L_0x55d44e946540;  1 drivers
S_0x55d44d357170 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44d387ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d340f90_0 .net "a", 3 0, L_0x55d44e949ab0;  1 drivers
v0x55d44d341090_0 .net "b", 3 0, L_0x55d44e949b50;  1 drivers
v0x55d44d33dfe0_0 .net "ca", 3 0, L_0x55d44e949940;  1 drivers
v0x55d44d33e0a0_0 .net "cin", 3 0, L_0x55d44e949c40;  1 drivers
v0x55d44d345310_0 .net "sum", 3 0, L_0x55d44e9498a0;  1 drivers
L_0x55d44e947920 .part L_0x55d44e949ab0, 0, 1;
L_0x55d44e947a50 .part L_0x55d44e949b50, 0, 1;
L_0x55d44e947b80 .part L_0x55d44e949c40, 0, 1;
L_0x55d44e948150 .part L_0x55d44e949ab0, 1, 1;
L_0x55d44e948280 .part L_0x55d44e949b50, 1, 1;
L_0x55d44e9483b0 .part L_0x55d44e949c40, 1, 1;
L_0x55d44e948a70 .part L_0x55d44e949ab0, 2, 1;
L_0x55d44e948ba0 .part L_0x55d44e949b50, 2, 1;
L_0x55d44e948d20 .part L_0x55d44e949c40, 2, 1;
L_0x55d44e9492f0 .part L_0x55d44e949ab0, 3, 1;
L_0x55d44e9494b0 .part L_0x55d44e949b50, 3, 1;
L_0x55d44e949670 .part L_0x55d44e949c40, 3, 1;
L_0x55d44e9498a0 .concat8 [ 1 1 1 1], L_0x55d44e947400, L_0x55d44e947d20, L_0x55d44e948550, L_0x55d44e948ec0;
L_0x55d44e949940 .concat8 [ 1 1 1 1], L_0x55d44e947810, L_0x55d44e948040, L_0x55d44e948960, L_0x55d44e9491e0;
S_0x55d44d3585a0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d357170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e946eb0 .functor XOR 1, L_0x55d44e947920, L_0x55d44e947a50, C4<0>, C4<0>;
L_0x55d44e947400 .functor XOR 1, L_0x55d44e946eb0, L_0x55d44e947b80, C4<0>, C4<0>;
L_0x55d44e9474c0 .functor AND 1, L_0x55d44e947920, L_0x55d44e947a50, C4<1>, C4<1>;
L_0x55d44e9475d0 .functor AND 1, L_0x55d44e947920, L_0x55d44e947b80, C4<1>, C4<1>;
L_0x55d44e947690 .functor OR 1, L_0x55d44e9474c0, L_0x55d44e9475d0, C4<0>, C4<0>;
L_0x55d44e9477a0 .functor AND 1, L_0x55d44e947b80, L_0x55d44e947a50, C4<1>, C4<1>;
L_0x55d44e947810 .functor OR 1, L_0x55d44e947690, L_0x55d44e9477a0, C4<0>, C4<0>;
v0x55d44d355a10_0 .net *"_s0", 0 0, L_0x55d44e946eb0;  1 drivers
v0x55d44d355ab0_0 .net *"_s10", 0 0, L_0x55d44e9477a0;  1 drivers
v0x55d44d348550_0 .net *"_s4", 0 0, L_0x55d44e9474c0;  1 drivers
v0x55d44d348640_0 .net *"_s6", 0 0, L_0x55d44e9475d0;  1 drivers
v0x55d44d33bc00_0 .net *"_s8", 0 0, L_0x55d44e947690;  1 drivers
v0x55d44d34b0d0_0 .net "a", 0 0, L_0x55d44e947920;  1 drivers
v0x55d44d34b190_0 .net "b", 0 0, L_0x55d44e947a50;  1 drivers
v0x55d44d353b60_0 .net "ca", 0 0, L_0x55d44e947810;  1 drivers
v0x55d44d353c00_0 .net "cin", 0 0, L_0x55d44e947b80;  1 drivers
v0x55d44d353780_0 .net "sum", 0 0, L_0x55d44e947400;  1 drivers
S_0x55d44d34acb0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d357170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e947cb0 .functor XOR 1, L_0x55d44e948150, L_0x55d44e948280, C4<0>, C4<0>;
L_0x55d44e947d20 .functor XOR 1, L_0x55d44e947cb0, L_0x55d44e9483b0, C4<0>, C4<0>;
L_0x55d44e947d90 .functor AND 1, L_0x55d44e948150, L_0x55d44e948280, C4<1>, C4<1>;
L_0x55d44e947e00 .functor AND 1, L_0x55d44e948150, L_0x55d44e9483b0, C4<1>, C4<1>;
L_0x55d44e947ec0 .functor OR 1, L_0x55d44e947d90, L_0x55d44e947e00, C4<0>, C4<0>;
L_0x55d44e947fd0 .functor AND 1, L_0x55d44e9483b0, L_0x55d44e948280, C4<1>, C4<1>;
L_0x55d44e948040 .functor OR 1, L_0x55d44e947ec0, L_0x55d44e947fd0, C4<0>, C4<0>;
v0x55d44d350c10_0 .net *"_s0", 0 0, L_0x55d44e947cb0;  1 drivers
v0x55d44d350cf0_0 .net *"_s10", 0 0, L_0x55d44e947fd0;  1 drivers
v0x55d44d350830_0 .net *"_s4", 0 0, L_0x55d44e947d90;  1 drivers
v0x55d44d350900_0 .net *"_s6", 0 0, L_0x55d44e947e00;  1 drivers
v0x55d44d34dcc0_0 .net *"_s8", 0 0, L_0x55d44e947ec0;  1 drivers
v0x55d44d34dda0_0 .net "a", 0 0, L_0x55d44e948150;  1 drivers
v0x55d44d34d8e0_0 .net "b", 0 0, L_0x55d44e948280;  1 drivers
v0x55d44d34d9a0_0 .net "ca", 0 0, L_0x55d44e948040;  1 drivers
v0x55d44d34a930_0 .net "cin", 0 0, L_0x55d44e9483b0;  1 drivers
v0x55d44d351c60_0 .net "sum", 0 0, L_0x55d44e947d20;  1 drivers
S_0x55d44d353090 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d357170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9484e0 .functor XOR 1, L_0x55d44e948a70, L_0x55d44e948ba0, C4<0>, C4<0>;
L_0x55d44e948550 .functor XOR 1, L_0x55d44e9484e0, L_0x55d44e948d20, C4<0>, C4<0>;
L_0x55d44e948610 .functor AND 1, L_0x55d44e948a70, L_0x55d44e948ba0, C4<1>, C4<1>;
L_0x55d44e948720 .functor AND 1, L_0x55d44e948a70, L_0x55d44e948d20, C4<1>, C4<1>;
L_0x55d44e9487e0 .functor OR 1, L_0x55d44e948610, L_0x55d44e948720, C4<0>, C4<0>;
L_0x55d44e9488f0 .functor AND 1, L_0x55d44e948d20, L_0x55d44e948ba0, C4<1>, C4<1>;
L_0x55d44e948960 .functor OR 1, L_0x55d44e9487e0, L_0x55d44e9488f0, C4<0>, C4<0>;
v0x55d44d34ed10_0 .net *"_s0", 0 0, L_0x55d44e9484e0;  1 drivers
v0x55d44d34edd0_0 .net *"_s10", 0 0, L_0x55d44e9488f0;  1 drivers
v0x55d44d350140_0 .net *"_s4", 0 0, L_0x55d44e948610;  1 drivers
v0x55d44d350230_0 .net *"_s6", 0 0, L_0x55d44e948720;  1 drivers
v0x55d44d34bdc0_0 .net *"_s8", 0 0, L_0x55d44e9487e0;  1 drivers
v0x55d44d34d1f0_0 .net "a", 0 0, L_0x55d44e948a70;  1 drivers
v0x55d44d34d2b0_0 .net "b", 0 0, L_0x55d44e948ba0;  1 drivers
v0x55d44d348eb0_0 .net "ca", 0 0, L_0x55d44e948960;  1 drivers
v0x55d44d348f50_0 .net "cin", 0 0, L_0x55d44e948d20;  1 drivers
v0x55d44d34a2f0_0 .net "sum", 0 0, L_0x55d44e948550;  1 drivers
S_0x55d44d33e780 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d357170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e948e50 .functor XOR 1, L_0x55d44e9492f0, L_0x55d44e9494b0, C4<0>, C4<0>;
L_0x55d44e948ec0 .functor XOR 1, L_0x55d44e948e50, L_0x55d44e949670, C4<0>, C4<0>;
L_0x55d44e948f30 .functor AND 1, L_0x55d44e9492f0, L_0x55d44e9494b0, C4<1>, C4<1>;
L_0x55d44e948fa0 .functor AND 1, L_0x55d44e9492f0, L_0x55d44e949670, C4<1>, C4<1>;
L_0x55d44e949060 .functor OR 1, L_0x55d44e948f30, L_0x55d44e948fa0, C4<0>, C4<0>;
L_0x55d44e949170 .functor AND 1, L_0x55d44e949670, L_0x55d44e9494b0, C4<1>, C4<1>;
L_0x55d44e9491e0 .functor OR 1, L_0x55d44e949060, L_0x55d44e949170, C4<0>, C4<0>;
v0x55d44d347210_0 .net *"_s0", 0 0, L_0x55d44e948e50;  1 drivers
v0x55d44d3472f0_0 .net *"_s10", 0 0, L_0x55d44e949170;  1 drivers
v0x55d44d346e30_0 .net *"_s4", 0 0, L_0x55d44e948f30;  1 drivers
v0x55d44d346ef0_0 .net *"_s6", 0 0, L_0x55d44e948fa0;  1 drivers
v0x55d44d33e360_0 .net *"_s8", 0 0, L_0x55d44e949060;  1 drivers
v0x55d44d3442c0_0 .net "a", 0 0, L_0x55d44e9492f0;  1 drivers
v0x55d44d344380_0 .net "b", 0 0, L_0x55d44e9494b0;  1 drivers
v0x55d44d343ee0_0 .net "ca", 0 0, L_0x55d44e9491e0;  1 drivers
v0x55d44d343f80_0 .net "cin", 0 0, L_0x55d44e949670;  1 drivers
v0x55d44d341420_0 .net "sum", 0 0, L_0x55d44e948ec0;  1 drivers
S_0x55d44d346740 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44d387ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d32ab50_0 .net "a", 3 0, L_0x55d44e94c450;  1 drivers
v0x55d44d32ac50_0 .net "b", 3 0, L_0x55d44e94c580;  1 drivers
v0x55d44d327fe0_0 .net "ca", 3 0, L_0x55d44e94c2e0;  1 drivers
v0x55d44d3280a0_0 .net "cin", 3 0, L_0x55d44e94c6b0;  1 drivers
v0x55d44d327c00_0 .net "sum", 3 0, L_0x55d44e94c240;  1 drivers
L_0x55d44e94a200 .part L_0x55d44e94c450, 0, 1;
L_0x55d44e94a330 .part L_0x55d44e94c580, 0, 1;
L_0x55d44e94a460 .part L_0x55d44e94c6b0, 0, 1;
L_0x55d44e94aa70 .part L_0x55d44e94c450, 1, 1;
L_0x55d44e94aba0 .part L_0x55d44e94c580, 1, 1;
L_0x55d44e94acd0 .part L_0x55d44e94c6b0, 1, 1;
L_0x55d44e94b410 .part L_0x55d44e94c450, 2, 1;
L_0x55d44e94b540 .part L_0x55d44e94c580, 2, 1;
L_0x55d44e94b6c0 .part L_0x55d44e94c6b0, 2, 1;
L_0x55d44e94bc90 .part L_0x55d44e94c450, 3, 1;
L_0x55d44e94be50 .part L_0x55d44e94c580, 3, 1;
L_0x55d44e94c010 .part L_0x55d44e94c6b0, 3, 1;
L_0x55d44e94c240 .concat8 [ 1 1 1 1], L_0x55d44e949ce0, L_0x55d44e94a600, L_0x55d44e94aeb0, L_0x55d44e94b860;
L_0x55d44e94c2e0 .concat8 [ 1 1 1 1], L_0x55d44e94a0f0, L_0x55d44e94a960, L_0x55d44e94b300, L_0x55d44e94bb80;
S_0x55d44d3423c0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d346740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e949830 .functor XOR 1, L_0x55d44e94a200, L_0x55d44e94a330, C4<0>, C4<0>;
L_0x55d44e949ce0 .functor XOR 1, L_0x55d44e949830, L_0x55d44e94a460, C4<0>, C4<0>;
L_0x55d44e949da0 .functor AND 1, L_0x55d44e94a200, L_0x55d44e94a330, C4<1>, C4<1>;
L_0x55d44e949eb0 .functor AND 1, L_0x55d44e94a200, L_0x55d44e94a460, C4<1>, C4<1>;
L_0x55d44e949f70 .functor OR 1, L_0x55d44e949da0, L_0x55d44e949eb0, C4<0>, C4<0>;
L_0x55d44e94a080 .functor AND 1, L_0x55d44e94a460, L_0x55d44e94a330, C4<1>, C4<1>;
L_0x55d44e94a0f0 .functor OR 1, L_0x55d44e949f70, L_0x55d44e94a080, C4<0>, C4<0>;
v0x55d44d3437f0_0 .net *"_s0", 0 0, L_0x55d44e949830;  1 drivers
v0x55d44d343890_0 .net *"_s10", 0 0, L_0x55d44e94a080;  1 drivers
v0x55d44d33f470_0 .net *"_s4", 0 0, L_0x55d44e949da0;  1 drivers
v0x55d44d33f560_0 .net *"_s6", 0 0, L_0x55d44e949eb0;  1 drivers
v0x55d44d3408a0_0 .net *"_s8", 0 0, L_0x55d44e949f70;  1 drivers
v0x55d44d33c560_0 .net "a", 0 0, L_0x55d44e94a200;  1 drivers
v0x55d44d33c620_0 .net "b", 0 0, L_0x55d44e94a330;  1 drivers
v0x55d44d33d8f0_0 .net "ca", 0 0, L_0x55d44e94a0f0;  1 drivers
v0x55d44d33d990_0 .net "cin", 0 0, L_0x55d44e94a460;  1 drivers
v0x55d44d331ee0_0 .net "sum", 0 0, L_0x55d44e949ce0;  1 drivers
S_0x55d44d33a8c0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d346740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e94a590 .functor XOR 1, L_0x55d44e94aa70, L_0x55d44e94aba0, C4<0>, C4<0>;
L_0x55d44e94a600 .functor XOR 1, L_0x55d44e94a590, L_0x55d44e94acd0, C4<0>, C4<0>;
L_0x55d44e94a670 .functor AND 1, L_0x55d44e94aa70, L_0x55d44e94aba0, C4<1>, C4<1>;
L_0x55d44e94a6e0 .functor AND 1, L_0x55d44e94aa70, L_0x55d44e94acd0, C4<1>, C4<1>;
L_0x55d44e94a7a0 .functor OR 1, L_0x55d44e94a670, L_0x55d44e94a6e0, C4<0>, C4<0>;
L_0x55d44e94a8b0 .functor AND 1, L_0x55d44e94acd0, L_0x55d44e94aba0, C4<1>, C4<1>;
L_0x55d44e94a960 .functor OR 1, L_0x55d44e94a7a0, L_0x55d44e94a8b0, C4<0>, C4<0>;
v0x55d44d33a4e0_0 .net *"_s0", 0 0, L_0x55d44e94a590;  1 drivers
v0x55d44d33a5a0_0 .net *"_s10", 0 0, L_0x55d44e94a8b0;  1 drivers
v0x55d44d331a10_0 .net *"_s4", 0 0, L_0x55d44e94a670;  1 drivers
v0x55d44d331b00_0 .net *"_s6", 0 0, L_0x55d44e94a6e0;  1 drivers
v0x55d44d337970_0 .net *"_s8", 0 0, L_0x55d44e94a7a0;  1 drivers
v0x55d44d337590_0 .net "a", 0 0, L_0x55d44e94aa70;  1 drivers
v0x55d44d337650_0 .net "b", 0 0, L_0x55d44e94aba0;  1 drivers
v0x55d44d334a20_0 .net "ca", 0 0, L_0x55d44e94a960;  1 drivers
v0x55d44d334ae0_0 .net "cin", 0 0, L_0x55d44e94acd0;  1 drivers
v0x55d44d3346f0_0 .net "sum", 0 0, L_0x55d44e94a600;  1 drivers
S_0x55d44d331690 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d346740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e94ae40 .functor XOR 1, L_0x55d44e94b410, L_0x55d44e94b540, C4<0>, C4<0>;
L_0x55d44e94aeb0 .functor XOR 1, L_0x55d44e94ae40, L_0x55d44e94b6c0, C4<0>, C4<0>;
L_0x55d44e94af70 .functor AND 1, L_0x55d44e94b410, L_0x55d44e94b540, C4<1>, C4<1>;
L_0x55d44e94b080 .functor AND 1, L_0x55d44e94b410, L_0x55d44e94b6c0, C4<1>, C4<1>;
L_0x55d44e94b140 .functor OR 1, L_0x55d44e94af70, L_0x55d44e94b080, C4<0>, C4<0>;
L_0x55d44e94b250 .functor AND 1, L_0x55d44e94b6c0, L_0x55d44e94b540, C4<1>, C4<1>;
L_0x55d44e94b300 .functor OR 1, L_0x55d44e94b140, L_0x55d44e94b250, C4<0>, C4<0>;
v0x55d44d3389c0_0 .net *"_s0", 0 0, L_0x55d44e94ae40;  1 drivers
v0x55d44d338a80_0 .net *"_s10", 0 0, L_0x55d44e94b250;  1 drivers
v0x55d44d339df0_0 .net *"_s4", 0 0, L_0x55d44e94af70;  1 drivers
v0x55d44d339ee0_0 .net *"_s6", 0 0, L_0x55d44e94b080;  1 drivers
v0x55d44d335a70_0 .net *"_s8", 0 0, L_0x55d44e94b140;  1 drivers
v0x55d44d336ea0_0 .net "a", 0 0, L_0x55d44e94b410;  1 drivers
v0x55d44d336f60_0 .net "b", 0 0, L_0x55d44e94b540;  1 drivers
v0x55d44d332b20_0 .net "ca", 0 0, L_0x55d44e94b300;  1 drivers
v0x55d44d332bc0_0 .net "cin", 0 0, L_0x55d44e94b6c0;  1 drivers
v0x55d44d334000_0 .net "sum", 0 0, L_0x55d44e94aeb0;  1 drivers
S_0x55d44d32fc10 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d346740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e94b7f0 .functor XOR 1, L_0x55d44e94bc90, L_0x55d44e94be50, C4<0>, C4<0>;
L_0x55d44e94b860 .functor XOR 1, L_0x55d44e94b7f0, L_0x55d44e94c010, C4<0>, C4<0>;
L_0x55d44e94b8d0 .functor AND 1, L_0x55d44e94bc90, L_0x55d44e94be50, C4<1>, C4<1>;
L_0x55d44e94b940 .functor AND 1, L_0x55d44e94bc90, L_0x55d44e94c010, C4<1>, C4<1>;
L_0x55d44e94ba00 .functor OR 1, L_0x55d44e94b8d0, L_0x55d44e94b940, C4<0>, C4<0>;
L_0x55d44e94bb10 .functor AND 1, L_0x55d44e94c010, L_0x55d44e94be50, C4<1>, C4<1>;
L_0x55d44e94bb80 .functor OR 1, L_0x55d44e94ba00, L_0x55d44e94bb10, C4<0>, C4<0>;
v0x55d44d330fa0_0 .net *"_s0", 0 0, L_0x55d44e94b7f0;  1 drivers
v0x55d44d331080_0 .net *"_s10", 0 0, L_0x55d44e94bb10;  1 drivers
v0x55d44d3253f0_0 .net *"_s4", 0 0, L_0x55d44e94b8d0;  1 drivers
v0x55d44d3254b0_0 .net *"_s6", 0 0, L_0x55d44e94b940;  1 drivers
v0x55d44d32de80_0 .net *"_s8", 0 0, L_0x55d44e94ba00;  1 drivers
v0x55d44d32daa0_0 .net "a", 0 0, L_0x55d44e94bc90;  1 drivers
v0x55d44d32db60_0 .net "b", 0 0, L_0x55d44e94be50;  1 drivers
v0x55d44d324fd0_0 .net "ca", 0 0, L_0x55d44e94bb80;  1 drivers
v0x55d44d325070_0 .net "cin", 0 0, L_0x55d44e94c010;  1 drivers
v0x55d44d32afe0_0 .net "sum", 0 0, L_0x55d44e94b860;  1 drivers
S_0x55d44d327510 .scope module, "FA_1" "thirtBitAdder" 5 14, 6 3 0, S_0x55d44d3e7540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44e6256e0_0 .net "a", 31 0, L_0x55d44e9631f0;  1 drivers
v0x55d44e6257e0_0 .net "b", 31 0, L_0x55d44e9632e0;  1 drivers
v0x55d44e626a70_0 .net "ca", 31 0, L_0x55d44e963060;  1 drivers
v0x55d44e626b30_0 .net "cin", 31 0, L_0x55d44e9633d0;  1 drivers
v0x55d44e61afb0_0 .net "sum", 31 0, L_0x55d44e962f20;  1 drivers
L_0x55d44e957f00 .part L_0x55d44e9631f0, 0, 16;
L_0x55d44e957fa0 .part L_0x55d44e9632e0, 0, 16;
L_0x55d44e958040 .part L_0x55d44e9633d0, 0, 16;
L_0x55d44e962c50 .part L_0x55d44e9631f0, 16, 16;
L_0x55d44e962d40 .part L_0x55d44e9632e0, 16, 16;
L_0x55d44e962e30 .part L_0x55d44e9633d0, 16, 16;
L_0x55d44e962f20 .concat8 [ 16 16 0 0], L_0x55d44e957c00, L_0x55d44e962950;
L_0x55d44e963060 .concat8 [ 16 16 0 0], L_0x55d44e957ca0, L_0x55d44e9629f0;
S_0x55d44d3231d0 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44d327510;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44e693360_0 .net "a", 15 0, L_0x55d44e957f00;  1 drivers
v0x55d44e693460_0 .net "b", 15 0, L_0x55d44e957fa0;  1 drivers
v0x55d44e692f70_0 .net "ca", 15 0, L_0x55d44e957ca0;  1 drivers
v0x55d44e693030_0 .net "cin", 15 0, L_0x55d44e958040;  1 drivers
v0x55d44e68c110_0 .net "sum", 15 0, L_0x55d44e957c00;  1 drivers
L_0x55d44e94fa10 .part L_0x55d44e957f00, 0, 4;
L_0x55d44e94fab0 .part L_0x55d44e957fa0, 0, 4;
L_0x55d44e94fb50 .part L_0x55d44e958040, 0, 4;
L_0x55d44e9523a0 .part L_0x55d44e957f00, 4, 4;
L_0x55d44e952490 .part L_0x55d44e957fa0, 4, 4;
L_0x55d44e952580 .part L_0x55d44e958040, 4, 4;
L_0x55d44e954e60 .part L_0x55d44e957f00, 8, 4;
L_0x55d44e954f00 .part L_0x55d44e957fa0, 8, 4;
L_0x55d44e954ff0 .part L_0x55d44e958040, 8, 4;
L_0x55d44e957800 .part L_0x55d44e957f00, 12, 4;
L_0x55d44e957930 .part L_0x55d44e957fa0, 12, 4;
L_0x55d44e957a60 .part L_0x55d44e958040, 12, 4;
L_0x55d44e957c00 .concat8 [ 4 4 4 4], L_0x55d44e94f800, L_0x55d44e952190, L_0x55d44e954c50, L_0x55d44e9575f0;
L_0x55d44e957ca0 .concat8 [ 4 4 4 4], L_0x55d44e94f8a0, L_0x55d44e952230, L_0x55d44e954cf0, L_0x55d44e957690;
S_0x55d44d324560 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44d3231d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d30ada0_0 .net "a", 3 0, L_0x55d44e94fa10;  1 drivers
v0x55d44d30aea0_0 .net "b", 3 0, L_0x55d44e94fab0;  1 drivers
v0x55d44d3120d0_0 .net "ca", 3 0, L_0x55d44e94f8a0;  1 drivers
v0x55d44d312190_0 .net "cin", 3 0, L_0x55d44e94fb50;  1 drivers
v0x55d44d313500_0 .net "sum", 3 0, L_0x55d44e94f800;  1 drivers
L_0x55d44e94d7c0 .part L_0x55d44e94fa10, 0, 1;
L_0x55d44e94d8f0 .part L_0x55d44e94fab0, 0, 1;
L_0x55d44e94da20 .part L_0x55d44e94fb50, 0, 1;
L_0x55d44e94e030 .part L_0x55d44e94fa10, 1, 1;
L_0x55d44e94e160 .part L_0x55d44e94fab0, 1, 1;
L_0x55d44e94e290 .part L_0x55d44e94fb50, 1, 1;
L_0x55d44e94e9d0 .part L_0x55d44e94fa10, 2, 1;
L_0x55d44e94eb00 .part L_0x55d44e94fab0, 2, 1;
L_0x55d44e94ec80 .part L_0x55d44e94fb50, 2, 1;
L_0x55d44e94f250 .part L_0x55d44e94fa10, 3, 1;
L_0x55d44e94f410 .part L_0x55d44e94fab0, 3, 1;
L_0x55d44e94f5d0 .part L_0x55d44e94fb50, 3, 1;
L_0x55d44e94f800 .concat8 [ 1 1 1 1], L_0x55d44e94c1d0, L_0x55d44e94dbc0, L_0x55d44e94e470, L_0x55d44e94ee20;
L_0x55d44e94f8a0 .concat8 [ 1 1 1 1], L_0x55d44e94d6b0, L_0x55d44e94df20, L_0x55d44e94e8c0, L_0x55d44e94f140;
S_0x55d44d321c60 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d324560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e94c7e0 .functor XOR 1, L_0x55d44e94d7c0, L_0x55d44e94d8f0, C4<0>, C4<0>;
L_0x55d44e94c1d0 .functor XOR 1, L_0x55d44e94c7e0, L_0x55d44e94da20, C4<0>, C4<0>;
L_0x55d44e94d360 .functor AND 1, L_0x55d44e94d7c0, L_0x55d44e94d8f0, C4<1>, C4<1>;
L_0x55d44e94d470 .functor AND 1, L_0x55d44e94d7c0, L_0x55d44e94da20, C4<1>, C4<1>;
L_0x55d44e94d530 .functor OR 1, L_0x55d44e94d360, L_0x55d44e94d470, C4<0>, C4<0>;
L_0x55d44e94d640 .functor AND 1, L_0x55d44e94da20, L_0x55d44e94d8f0, C4<1>, C4<1>;
L_0x55d44e94d6b0 .functor OR 1, L_0x55d44e94d530, L_0x55d44e94d640, C4<0>, C4<0>;
v0x55d44d315310_0 .net *"_s0", 0 0, L_0x55d44e94c7e0;  1 drivers
v0x55d44d3153b0_0 .net *"_s10", 0 0, L_0x55d44e94d640;  1 drivers
v0x55d44d3089c0_0 .net *"_s4", 0 0, L_0x55d44e94d360;  1 drivers
v0x55d44d308a90_0 .net *"_s6", 0 0, L_0x55d44e94d470;  1 drivers
v0x55d44d317e90_0 .net *"_s8", 0 0, L_0x55d44e94d530;  1 drivers
v0x55d44d320920_0 .net "a", 0 0, L_0x55d44e94d7c0;  1 drivers
v0x55d44d3209e0_0 .net "b", 0 0, L_0x55d44e94d8f0;  1 drivers
v0x55d44d320540_0 .net "ca", 0 0, L_0x55d44e94d6b0;  1 drivers
v0x55d44d3205e0_0 .net "cin", 0 0, L_0x55d44e94da20;  1 drivers
v0x55d44d317b20_0 .net "sum", 0 0, L_0x55d44e94c1d0;  1 drivers
S_0x55d44d31d9d0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d324560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e94db50 .functor XOR 1, L_0x55d44e94e030, L_0x55d44e94e160, C4<0>, C4<0>;
L_0x55d44e94dbc0 .functor XOR 1, L_0x55d44e94db50, L_0x55d44e94e290, C4<0>, C4<0>;
L_0x55d44e94dc30 .functor AND 1, L_0x55d44e94e030, L_0x55d44e94e160, C4<1>, C4<1>;
L_0x55d44e94dca0 .functor AND 1, L_0x55d44e94e030, L_0x55d44e94e290, C4<1>, C4<1>;
L_0x55d44e94dd60 .functor OR 1, L_0x55d44e94dc30, L_0x55d44e94dca0, C4<0>, C4<0>;
L_0x55d44e94de70 .functor AND 1, L_0x55d44e94e290, L_0x55d44e94e160, C4<1>, C4<1>;
L_0x55d44e94df20 .functor OR 1, L_0x55d44e94dd60, L_0x55d44e94de70, C4<0>, C4<0>;
v0x55d44d31d5f0_0 .net *"_s0", 0 0, L_0x55d44e94db50;  1 drivers
v0x55d44d31d6b0_0 .net *"_s10", 0 0, L_0x55d44e94de70;  1 drivers
v0x55d44d31aa80_0 .net *"_s4", 0 0, L_0x55d44e94dc30;  1 drivers
v0x55d44d31ab70_0 .net *"_s6", 0 0, L_0x55d44e94dca0;  1 drivers
v0x55d44d31a6a0_0 .net *"_s8", 0 0, L_0x55d44e94dd60;  1 drivers
v0x55d44d3176f0_0 .net "a", 0 0, L_0x55d44e94e030;  1 drivers
v0x55d44d3177b0_0 .net "b", 0 0, L_0x55d44e94e160;  1 drivers
v0x55d44d31ea20_0 .net "ca", 0 0, L_0x55d44e94df20;  1 drivers
v0x55d44d31eac0_0 .net "cin", 0 0, L_0x55d44e94e290;  1 drivers
v0x55d44d31ff00_0 .net "sum", 0 0, L_0x55d44e94dbc0;  1 drivers
S_0x55d44d31bad0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d324560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e94e400 .functor XOR 1, L_0x55d44e94e9d0, L_0x55d44e94eb00, C4<0>, C4<0>;
L_0x55d44e94e470 .functor XOR 1, L_0x55d44e94e400, L_0x55d44e94ec80, C4<0>, C4<0>;
L_0x55d44e94e530 .functor AND 1, L_0x55d44e94e9d0, L_0x55d44e94eb00, C4<1>, C4<1>;
L_0x55d44e94e640 .functor AND 1, L_0x55d44e94e9d0, L_0x55d44e94ec80, C4<1>, C4<1>;
L_0x55d44e94e700 .functor OR 1, L_0x55d44e94e530, L_0x55d44e94e640, C4<0>, C4<0>;
L_0x55d44e94e810 .functor AND 1, L_0x55d44e94ec80, L_0x55d44e94eb00, C4<1>, C4<1>;
L_0x55d44e94e8c0 .functor OR 1, L_0x55d44e94e700, L_0x55d44e94e810, C4<0>, C4<0>;
v0x55d44d31cf00_0 .net *"_s0", 0 0, L_0x55d44e94e400;  1 drivers
v0x55d44d31cfa0_0 .net *"_s10", 0 0, L_0x55d44e94e810;  1 drivers
v0x55d44d318b80_0 .net *"_s4", 0 0, L_0x55d44e94e530;  1 drivers
v0x55d44d318c50_0 .net *"_s6", 0 0, L_0x55d44e94e640;  1 drivers
v0x55d44d319fb0_0 .net *"_s8", 0 0, L_0x55d44e94e700;  1 drivers
v0x55d44d31a090_0 .net "a", 0 0, L_0x55d44e94e9d0;  1 drivers
v0x55d44d315c70_0 .net "b", 0 0, L_0x55d44e94eb00;  1 drivers
v0x55d44d315d30_0 .net "ca", 0 0, L_0x55d44e94e8c0;  1 drivers
v0x55d44d317000_0 .net "cin", 0 0, L_0x55d44e94ec80;  1 drivers
v0x55d44d30b540_0 .net "sum", 0 0, L_0x55d44e94e470;  1 drivers
S_0x55d44d313fd0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d324560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e94edb0 .functor XOR 1, L_0x55d44e94f250, L_0x55d44e94f410, C4<0>, C4<0>;
L_0x55d44e94ee20 .functor XOR 1, L_0x55d44e94edb0, L_0x55d44e94f5d0, C4<0>, C4<0>;
L_0x55d44e94ee90 .functor AND 1, L_0x55d44e94f250, L_0x55d44e94f410, C4<1>, C4<1>;
L_0x55d44e94ef00 .functor AND 1, L_0x55d44e94f250, L_0x55d44e94f5d0, C4<1>, C4<1>;
L_0x55d44e94efc0 .functor OR 1, L_0x55d44e94ee90, L_0x55d44e94ef00, C4<0>, C4<0>;
L_0x55d44e94f0d0 .functor AND 1, L_0x55d44e94f5d0, L_0x55d44e94f410, C4<1>, C4<1>;
L_0x55d44e94f140 .functor OR 1, L_0x55d44e94efc0, L_0x55d44e94f0d0, C4<0>, C4<0>;
v0x55d44d313bf0_0 .net *"_s0", 0 0, L_0x55d44e94edb0;  1 drivers
v0x55d44d313cd0_0 .net *"_s10", 0 0, L_0x55d44e94f0d0;  1 drivers
v0x55d44d30b120_0 .net *"_s4", 0 0, L_0x55d44e94ee90;  1 drivers
v0x55d44d30b1f0_0 .net *"_s6", 0 0, L_0x55d44e94ef00;  1 drivers
v0x55d44d311080_0 .net *"_s8", 0 0, L_0x55d44e94efc0;  1 drivers
v0x55d44d311160_0 .net "a", 0 0, L_0x55d44e94f250;  1 drivers
v0x55d44d310ca0_0 .net "b", 0 0, L_0x55d44e94f410;  1 drivers
v0x55d44d310d60_0 .net "ca", 0 0, L_0x55d44e94f140;  1 drivers
v0x55d44d30e130_0 .net "cin", 0 0, L_0x55d44e94f5d0;  1 drivers
v0x55d44d30dd50_0 .net "sum", 0 0, L_0x55d44e94ee20;  1 drivers
S_0x55d44d30f180 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44d3231d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d2f4da0_0 .net "a", 3 0, L_0x55d44e9523a0;  1 drivers
v0x55d44d2f4ea0_0 .net "b", 3 0, L_0x55d44e952490;  1 drivers
v0x55d44d2f49c0_0 .net "ca", 3 0, L_0x55d44e952230;  1 drivers
v0x55d44d2f4a80_0 .net "cin", 3 0, L_0x55d44e952580;  1 drivers
v0x55d44d2f1a10_0 .net "sum", 3 0, L_0x55d44e952190;  1 drivers
L_0x55d44e950150 .part L_0x55d44e9523a0, 0, 1;
L_0x55d44e950280 .part L_0x55d44e952490, 0, 1;
L_0x55d44e9503b0 .part L_0x55d44e952580, 0, 1;
L_0x55d44e9509c0 .part L_0x55d44e9523a0, 1, 1;
L_0x55d44e950af0 .part L_0x55d44e952490, 1, 1;
L_0x55d44e950c20 .part L_0x55d44e952580, 1, 1;
L_0x55d44e951360 .part L_0x55d44e9523a0, 2, 1;
L_0x55d44e951490 .part L_0x55d44e952490, 2, 1;
L_0x55d44e951610 .part L_0x55d44e952580, 2, 1;
L_0x55d44e951be0 .part L_0x55d44e9523a0, 3, 1;
L_0x55d44e951da0 .part L_0x55d44e952490, 3, 1;
L_0x55d44e951f60 .part L_0x55d44e952580, 3, 1;
L_0x55d44e952190 .concat8 [ 1 1 1 1], L_0x55d44e94fbf0, L_0x55d44e950550, L_0x55d44e950e00, L_0x55d44e9517b0;
L_0x55d44e952230 .concat8 [ 1 1 1 1], L_0x55d44e950040, L_0x55d44e9508b0, L_0x55d44e951250, L_0x55d44e951ad0;
S_0x55d44d3105b0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d30f180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e94f790 .functor XOR 1, L_0x55d44e950150, L_0x55d44e950280, C4<0>, C4<0>;
L_0x55d44e94fbf0 .functor XOR 1, L_0x55d44e94f790, L_0x55d44e9503b0, C4<0>, C4<0>;
L_0x55d44e94fcb0 .functor AND 1, L_0x55d44e950150, L_0x55d44e950280, C4<1>, C4<1>;
L_0x55d44e94fdc0 .functor AND 1, L_0x55d44e950150, L_0x55d44e9503b0, C4<1>, C4<1>;
L_0x55d44e94fe80 .functor OR 1, L_0x55d44e94fcb0, L_0x55d44e94fdc0, C4<0>, C4<0>;
L_0x55d44e94ff90 .functor AND 1, L_0x55d44e9503b0, L_0x55d44e950280, C4<1>, C4<1>;
L_0x55d44e950040 .functor OR 1, L_0x55d44e94fe80, L_0x55d44e94ff90, C4<0>, C4<0>;
v0x55d44d30c230_0 .net *"_s0", 0 0, L_0x55d44e94f790;  1 drivers
v0x55d44d30c2d0_0 .net *"_s10", 0 0, L_0x55d44e94ff90;  1 drivers
v0x55d44d30d660_0 .net *"_s4", 0 0, L_0x55d44e94fcb0;  1 drivers
v0x55d44d30d750_0 .net *"_s6", 0 0, L_0x55d44e94fdc0;  1 drivers
v0x55d44d309320_0 .net *"_s8", 0 0, L_0x55d44e94fe80;  1 drivers
v0x55d44d30a6b0_0 .net "a", 0 0, L_0x55d44e950150;  1 drivers
v0x55d44d30a770_0 .net "b", 0 0, L_0x55d44e950280;  1 drivers
v0x55d44d2febf0_0 .net "ca", 0 0, L_0x55d44e950040;  1 drivers
v0x55d44d2fec90_0 .net "cin", 0 0, L_0x55d44e9503b0;  1 drivers
v0x55d44d307730_0 .net "sum", 0 0, L_0x55d44e94fbf0;  1 drivers
S_0x55d44d3072a0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d30f180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9504e0 .functor XOR 1, L_0x55d44e9509c0, L_0x55d44e950af0, C4<0>, C4<0>;
L_0x55d44e950550 .functor XOR 1, L_0x55d44e9504e0, L_0x55d44e950c20, C4<0>, C4<0>;
L_0x55d44e9505c0 .functor AND 1, L_0x55d44e9509c0, L_0x55d44e950af0, C4<1>, C4<1>;
L_0x55d44e950630 .functor AND 1, L_0x55d44e9509c0, L_0x55d44e950c20, C4<1>, C4<1>;
L_0x55d44e9506f0 .functor OR 1, L_0x55d44e9505c0, L_0x55d44e950630, C4<0>, C4<0>;
L_0x55d44e950800 .functor AND 1, L_0x55d44e950c20, L_0x55d44e950af0, C4<1>, C4<1>;
L_0x55d44e9508b0 .functor OR 1, L_0x55d44e9506f0, L_0x55d44e950800, C4<0>, C4<0>;
v0x55d44d2fe7d0_0 .net *"_s0", 0 0, L_0x55d44e9504e0;  1 drivers
v0x55d44d2fe890_0 .net *"_s10", 0 0, L_0x55d44e950800;  1 drivers
v0x55d44d304730_0 .net *"_s4", 0 0, L_0x55d44e9505c0;  1 drivers
v0x55d44d304820_0 .net *"_s6", 0 0, L_0x55d44e950630;  1 drivers
v0x55d44d304350_0 .net *"_s8", 0 0, L_0x55d44e9506f0;  1 drivers
v0x55d44d3017e0_0 .net "a", 0 0, L_0x55d44e9509c0;  1 drivers
v0x55d44d3018a0_0 .net "b", 0 0, L_0x55d44e950af0;  1 drivers
v0x55d44d301400_0 .net "ca", 0 0, L_0x55d44e9508b0;  1 drivers
v0x55d44d3014c0_0 .net "cin", 0 0, L_0x55d44e950c20;  1 drivers
v0x55d44d2fe500_0 .net "sum", 0 0, L_0x55d44e950550;  1 drivers
S_0x55d44d305780 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d30f180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e950d90 .functor XOR 1, L_0x55d44e951360, L_0x55d44e951490, C4<0>, C4<0>;
L_0x55d44e950e00 .functor XOR 1, L_0x55d44e950d90, L_0x55d44e951610, C4<0>, C4<0>;
L_0x55d44e950ec0 .functor AND 1, L_0x55d44e951360, L_0x55d44e951490, C4<1>, C4<1>;
L_0x55d44e950fd0 .functor AND 1, L_0x55d44e951360, L_0x55d44e951610, C4<1>, C4<1>;
L_0x55d44e951090 .functor OR 1, L_0x55d44e950ec0, L_0x55d44e950fd0, C4<0>, C4<0>;
L_0x55d44e9511a0 .functor AND 1, L_0x55d44e951610, L_0x55d44e951490, C4<1>, C4<1>;
L_0x55d44e951250 .functor OR 1, L_0x55d44e951090, L_0x55d44e9511a0, C4<0>, C4<0>;
v0x55d44d306bb0_0 .net *"_s0", 0 0, L_0x55d44e950d90;  1 drivers
v0x55d44d306c70_0 .net *"_s10", 0 0, L_0x55d44e9511a0;  1 drivers
v0x55d44d302830_0 .net *"_s4", 0 0, L_0x55d44e950ec0;  1 drivers
v0x55d44d302920_0 .net *"_s6", 0 0, L_0x55d44e950fd0;  1 drivers
v0x55d44d303c60_0 .net *"_s8", 0 0, L_0x55d44e951090;  1 drivers
v0x55d44d2ff8e0_0 .net "a", 0 0, L_0x55d44e951360;  1 drivers
v0x55d44d2ff9a0_0 .net "b", 0 0, L_0x55d44e951490;  1 drivers
v0x55d44d300d10_0 .net "ca", 0 0, L_0x55d44e951250;  1 drivers
v0x55d44d300db0_0 .net "cin", 0 0, L_0x55d44e951610;  1 drivers
v0x55d44d2fca80_0 .net "sum", 0 0, L_0x55d44e950e00;  1 drivers
S_0x55d44d2fdd60 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d30f180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e951740 .functor XOR 1, L_0x55d44e951be0, L_0x55d44e951da0, C4<0>, C4<0>;
L_0x55d44e9517b0 .functor XOR 1, L_0x55d44e951740, L_0x55d44e951f60, C4<0>, C4<0>;
L_0x55d44e951820 .functor AND 1, L_0x55d44e951be0, L_0x55d44e951da0, C4<1>, C4<1>;
L_0x55d44e951890 .functor AND 1, L_0x55d44e951be0, L_0x55d44e951f60, C4<1>, C4<1>;
L_0x55d44e951950 .functor OR 1, L_0x55d44e951820, L_0x55d44e951890, C4<0>, C4<0>;
L_0x55d44e951a60 .functor AND 1, L_0x55d44e951f60, L_0x55d44e951da0, C4<1>, C4<1>;
L_0x55d44e951ad0 .functor OR 1, L_0x55d44e951950, L_0x55d44e951a60, C4<0>, C4<0>;
v0x55d44d2f21b0_0 .net *"_s0", 0 0, L_0x55d44e951740;  1 drivers
v0x55d44d2f2290_0 .net *"_s10", 0 0, L_0x55d44e951a60;  1 drivers
v0x55d44d2fac40_0 .net *"_s4", 0 0, L_0x55d44e951820;  1 drivers
v0x55d44d2fad00_0 .net *"_s6", 0 0, L_0x55d44e951890;  1 drivers
v0x55d44d2fa860_0 .net *"_s8", 0 0, L_0x55d44e951950;  1 drivers
v0x55d44d2f1d90_0 .net "a", 0 0, L_0x55d44e951be0;  1 drivers
v0x55d44d2f1e50_0 .net "b", 0 0, L_0x55d44e951da0;  1 drivers
v0x55d44d2f7cf0_0 .net "ca", 0 0, L_0x55d44e951ad0;  1 drivers
v0x55d44d2f7d90_0 .net "cin", 0 0, L_0x55d44e951f60;  1 drivers
v0x55d44d2f79c0_0 .net "sum", 0 0, L_0x55d44e9517b0;  1 drivers
S_0x55d44d2f8d40 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44d3231d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e6c1770_0 .net "a", 3 0, L_0x55d44e954e60;  1 drivers
v0x55d44e6c1870_0 .net "b", 3 0, L_0x55d44e954f00;  1 drivers
v0x55d44e6c0560_0 .net "ca", 3 0, L_0x55d44e954cf0;  1 drivers
v0x55d44e6c0620_0 .net "cin", 3 0, L_0x55d44e954ff0;  1 drivers
v0x55d44e6c0170_0 .net "sum", 3 0, L_0x55d44e954c50;  1 drivers
L_0x55d44e952c10 .part L_0x55d44e954e60, 0, 1;
L_0x55d44e952d40 .part L_0x55d44e954f00, 0, 1;
L_0x55d44e952e70 .part L_0x55d44e954ff0, 0, 1;
L_0x55d44e953480 .part L_0x55d44e954e60, 1, 1;
L_0x55d44e9535b0 .part L_0x55d44e954f00, 1, 1;
L_0x55d44e9536e0 .part L_0x55d44e954ff0, 1, 1;
L_0x55d44e953e20 .part L_0x55d44e954e60, 2, 1;
L_0x55d44e953f50 .part L_0x55d44e954f00, 2, 1;
L_0x55d44e9540d0 .part L_0x55d44e954ff0, 2, 1;
L_0x55d44e9546a0 .part L_0x55d44e954e60, 3, 1;
L_0x55d44e954860 .part L_0x55d44e954f00, 3, 1;
L_0x55d44e954a20 .part L_0x55d44e954ff0, 3, 1;
L_0x55d44e954c50 .concat8 [ 1 1 1 1], L_0x55d44e9526b0, L_0x55d44e953010, L_0x55d44e9538c0, L_0x55d44e954270;
L_0x55d44e954cf0 .concat8 [ 1 1 1 1], L_0x55d44e952b00, L_0x55d44e953370, L_0x55d44e953d10, L_0x55d44e954590;
S_0x55d44d2fa170 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d2f8d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e952120 .functor XOR 1, L_0x55d44e952c10, L_0x55d44e952d40, C4<0>, C4<0>;
L_0x55d44e9526b0 .functor XOR 1, L_0x55d44e952120, L_0x55d44e952e70, C4<0>, C4<0>;
L_0x55d44e952770 .functor AND 1, L_0x55d44e952c10, L_0x55d44e952d40, C4<1>, C4<1>;
L_0x55d44e952880 .functor AND 1, L_0x55d44e952c10, L_0x55d44e952e70, C4<1>, C4<1>;
L_0x55d44e952940 .functor OR 1, L_0x55d44e952770, L_0x55d44e952880, C4<0>, C4<0>;
L_0x55d44e952a50 .functor AND 1, L_0x55d44e952e70, L_0x55d44e952d40, C4<1>, C4<1>;
L_0x55d44e952b00 .functor OR 1, L_0x55d44e952940, L_0x55d44e952a50, C4<0>, C4<0>;
v0x55d44d2f5df0_0 .net *"_s0", 0 0, L_0x55d44e952120;  1 drivers
v0x55d44d2f5e90_0 .net *"_s10", 0 0, L_0x55d44e952a50;  1 drivers
v0x55d44d2f7220_0 .net *"_s4", 0 0, L_0x55d44e952770;  1 drivers
v0x55d44d2f7310_0 .net *"_s6", 0 0, L_0x55d44e952880;  1 drivers
v0x55d44d2f2ea0_0 .net *"_s8", 0 0, L_0x55d44e952940;  1 drivers
v0x55d44d2f42d0_0 .net "a", 0 0, L_0x55d44e952c10;  1 drivers
v0x55d44d2f4390_0 .net "b", 0 0, L_0x55d44e952d40;  1 drivers
v0x55d44d2efef0_0 .net "ca", 0 0, L_0x55d44e952b00;  1 drivers
v0x55d44d2eff90_0 .net "cin", 0 0, L_0x55d44e952e70;  1 drivers
v0x55d44d2f1320_0 .net "sum", 0 0, L_0x55d44e9526b0;  1 drivers
S_0x55d44e6c5df0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d2f8d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e952fa0 .functor XOR 1, L_0x55d44e953480, L_0x55d44e9535b0, C4<0>, C4<0>;
L_0x55d44e953010 .functor XOR 1, L_0x55d44e952fa0, L_0x55d44e9536e0, C4<0>, C4<0>;
L_0x55d44e953080 .functor AND 1, L_0x55d44e953480, L_0x55d44e9535b0, C4<1>, C4<1>;
L_0x55d44e9530f0 .functor AND 1, L_0x55d44e953480, L_0x55d44e9536e0, C4<1>, C4<1>;
L_0x55d44e9531b0 .functor OR 1, L_0x55d44e953080, L_0x55d44e9530f0, C4<0>, C4<0>;
L_0x55d44e9532c0 .functor AND 1, L_0x55d44e9536e0, L_0x55d44e9535b0, C4<1>, C4<1>;
L_0x55d44e953370 .functor OR 1, L_0x55d44e9531b0, L_0x55d44e9532c0, C4<0>, C4<0>;
v0x55d44e6c4bb0_0 .net *"_s0", 0 0, L_0x55d44e952fa0;  1 drivers
v0x55d44e6c4c90_0 .net *"_s10", 0 0, L_0x55d44e9532c0;  1 drivers
v0x55d44e6ce480_0 .net *"_s4", 0 0, L_0x55d44e953080;  1 drivers
v0x55d44e6ce550_0 .net *"_s6", 0 0, L_0x55d44e9530f0;  1 drivers
v0x55d44e6ce180_0 .net *"_s8", 0 0, L_0x55d44e9531b0;  1 drivers
v0x55d44e6ce260_0 .net "a", 0 0, L_0x55d44e953480;  1 drivers
v0x55d44e6ccfe0_0 .net "b", 0 0, L_0x55d44e9535b0;  1 drivers
v0x55d44e6cd0a0_0 .net "ca", 0 0, L_0x55d44e953370;  1 drivers
v0x55d44e6ccbf0_0 .net "cin", 0 0, L_0x55d44e9536e0;  1 drivers
v0x55d44e6cb9e0_0 .net "sum", 0 0, L_0x55d44e953010;  1 drivers
S_0x55d44e6cb5f0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d2f8d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e953850 .functor XOR 1, L_0x55d44e953e20, L_0x55d44e953f50, C4<0>, C4<0>;
L_0x55d44e9538c0 .functor XOR 1, L_0x55d44e953850, L_0x55d44e9540d0, C4<0>, C4<0>;
L_0x55d44e953980 .functor AND 1, L_0x55d44e953e20, L_0x55d44e953f50, C4<1>, C4<1>;
L_0x55d44e953a90 .functor AND 1, L_0x55d44e953e20, L_0x55d44e9540d0, C4<1>, C4<1>;
L_0x55d44e953b50 .functor OR 1, L_0x55d44e953980, L_0x55d44e953a90, C4<0>, C4<0>;
L_0x55d44e953c60 .functor AND 1, L_0x55d44e9540d0, L_0x55d44e953f50, C4<1>, C4<1>;
L_0x55d44e953d10 .functor OR 1, L_0x55d44e953b50, L_0x55d44e953c60, C4<0>, C4<0>;
v0x55d44e6c4790_0 .net *"_s0", 0 0, L_0x55d44e953850;  1 drivers
v0x55d44e6c4850_0 .net *"_s10", 0 0, L_0x55d44e953c60;  1 drivers
v0x55d44e6ca3e0_0 .net *"_s4", 0 0, L_0x55d44e953980;  1 drivers
v0x55d44e6ca4d0_0 .net *"_s6", 0 0, L_0x55d44e953a90;  1 drivers
v0x55d44e6c9ff0_0 .net *"_s8", 0 0, L_0x55d44e953b50;  1 drivers
v0x55d44e6c8de0_0 .net "a", 0 0, L_0x55d44e953e20;  1 drivers
v0x55d44e6c8ea0_0 .net "b", 0 0, L_0x55d44e953f50;  1 drivers
v0x55d44e6c89f0_0 .net "ca", 0 0, L_0x55d44e953d10;  1 drivers
v0x55d44e6c8a90_0 .net "cin", 0 0, L_0x55d44e9540d0;  1 drivers
v0x55d44e6c7890_0 .net "sum", 0 0, L_0x55d44e9538c0;  1 drivers
S_0x55d44e6c73f0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d2f8d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e954200 .functor XOR 1, L_0x55d44e9546a0, L_0x55d44e954860, C4<0>, C4<0>;
L_0x55d44e954270 .functor XOR 1, L_0x55d44e954200, L_0x55d44e954a20, C4<0>, C4<0>;
L_0x55d44e9542e0 .functor AND 1, L_0x55d44e9546a0, L_0x55d44e954860, C4<1>, C4<1>;
L_0x55d44e954350 .functor AND 1, L_0x55d44e9546a0, L_0x55d44e954a20, C4<1>, C4<1>;
L_0x55d44e954410 .functor OR 1, L_0x55d44e9542e0, L_0x55d44e954350, C4<0>, C4<0>;
L_0x55d44e954520 .functor AND 1, L_0x55d44e954a20, L_0x55d44e954860, C4<1>, C4<1>;
L_0x55d44e954590 .functor OR 1, L_0x55d44e954410, L_0x55d44e954520, C4<0>, C4<0>;
v0x55d44e6c61e0_0 .net *"_s0", 0 0, L_0x55d44e954200;  1 drivers
v0x55d44e6c62c0_0 .net *"_s10", 0 0, L_0x55d44e954520;  1 drivers
v0x55d44e6ba970_0 .net *"_s4", 0 0, L_0x55d44e9542e0;  1 drivers
v0x55d44e6baa30_0 .net *"_s6", 0 0, L_0x55d44e954350;  1 drivers
v0x55d44e6b9730_0 .net *"_s8", 0 0, L_0x55d44e954410;  1 drivers
v0x55d44e6c3000_0 .net "a", 0 0, L_0x55d44e9546a0;  1 drivers
v0x55d44e6c30c0_0 .net "b", 0 0, L_0x55d44e954860;  1 drivers
v0x55d44e6c2d00_0 .net "ca", 0 0, L_0x55d44e954590;  1 drivers
v0x55d44e6c2da0_0 .net "cin", 0 0, L_0x55d44e954a20;  1 drivers
v0x55d44e6c1c10_0 .net "sum", 0 0, L_0x55d44e954270;  1 drivers
S_0x55d44e6b9310 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44d3231d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e695b00_0 .net "a", 3 0, L_0x55d44e957800;  1 drivers
v0x55d44e695c00_0 .net "b", 3 0, L_0x55d44e957930;  1 drivers
v0x55d44e694960_0 .net "ca", 3 0, L_0x55d44e957690;  1 drivers
v0x55d44e694a20_0 .net "cin", 3 0, L_0x55d44e957a60;  1 drivers
v0x55d44e694570_0 .net "sum", 3 0, L_0x55d44e9575f0;  1 drivers
L_0x55d44e9555b0 .part L_0x55d44e957800, 0, 1;
L_0x55d44e9556e0 .part L_0x55d44e957930, 0, 1;
L_0x55d44e955810 .part L_0x55d44e957a60, 0, 1;
L_0x55d44e955e20 .part L_0x55d44e957800, 1, 1;
L_0x55d44e955f50 .part L_0x55d44e957930, 1, 1;
L_0x55d44e956080 .part L_0x55d44e957a60, 1, 1;
L_0x55d44e9567c0 .part L_0x55d44e957800, 2, 1;
L_0x55d44e9568f0 .part L_0x55d44e957930, 2, 1;
L_0x55d44e956a70 .part L_0x55d44e957a60, 2, 1;
L_0x55d44e957040 .part L_0x55d44e957800, 3, 1;
L_0x55d44e957200 .part L_0x55d44e957930, 3, 1;
L_0x55d44e9573c0 .part L_0x55d44e957a60, 3, 1;
L_0x55d44e9575f0 .concat8 [ 1 1 1 1], L_0x55d44e955090, L_0x55d44e9559b0, L_0x55d44e956260, L_0x55d44e956c10;
L_0x55d44e957690 .concat8 [ 1 1 1 1], L_0x55d44e9554a0, L_0x55d44e955d10, L_0x55d44e9566b0, L_0x55d44e956f30;
S_0x55d44e6bef60 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e6b9310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e954be0 .functor XOR 1, L_0x55d44e9555b0, L_0x55d44e9556e0, C4<0>, C4<0>;
L_0x55d44e955090 .functor XOR 1, L_0x55d44e954be0, L_0x55d44e955810, C4<0>, C4<0>;
L_0x55d44e955150 .functor AND 1, L_0x55d44e9555b0, L_0x55d44e9556e0, C4<1>, C4<1>;
L_0x55d44e955260 .functor AND 1, L_0x55d44e9555b0, L_0x55d44e955810, C4<1>, C4<1>;
L_0x55d44e955320 .functor OR 1, L_0x55d44e955150, L_0x55d44e955260, C4<0>, C4<0>;
L_0x55d44e955430 .functor AND 1, L_0x55d44e955810, L_0x55d44e9556e0, C4<1>, C4<1>;
L_0x55d44e9554a0 .functor OR 1, L_0x55d44e955320, L_0x55d44e955430, C4<0>, C4<0>;
v0x55d44e6beb70_0 .net *"_s0", 0 0, L_0x55d44e954be0;  1 drivers
v0x55d44e6bec10_0 .net *"_s10", 0 0, L_0x55d44e955430;  1 drivers
v0x55d44e6bd960_0 .net *"_s4", 0 0, L_0x55d44e955150;  1 drivers
v0x55d44e6a8660_0 .net *"_s6", 0 0, L_0x55d44e955260;  1 drivers
v0x55d44e6a8740_0 .net *"_s8", 0 0, L_0x55d44e955320;  1 drivers
v0x55d44e6a82e0_0 .net "a", 0 0, L_0x55d44e9555b0;  1 drivers
v0x55d44e6a7060_0 .net "b", 0 0, L_0x55d44e9556e0;  1 drivers
v0x55d44e6a7120_0 .net "ca", 0 0, L_0x55d44e9554a0;  1 drivers
v0x55d44e6a6c70_0 .net "cin", 0 0, L_0x55d44e955810;  1 drivers
v0x55d44e6a5a60_0 .net "sum", 0 0, L_0x55d44e955090;  1 drivers
S_0x55d44e6a5670 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e6b9310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e955940 .functor XOR 1, L_0x55d44e955e20, L_0x55d44e955f50, C4<0>, C4<0>;
L_0x55d44e9559b0 .functor XOR 1, L_0x55d44e955940, L_0x55d44e956080, C4<0>, C4<0>;
L_0x55d44e955a20 .functor AND 1, L_0x55d44e955e20, L_0x55d44e955f50, C4<1>, C4<1>;
L_0x55d44e955a90 .functor AND 1, L_0x55d44e955e20, L_0x55d44e956080, C4<1>, C4<1>;
L_0x55d44e955b50 .functor OR 1, L_0x55d44e955a20, L_0x55d44e955a90, C4<0>, C4<0>;
L_0x55d44e955c60 .functor AND 1, L_0x55d44e956080, L_0x55d44e955f50, C4<1>, C4<1>;
L_0x55d44e955d10 .functor OR 1, L_0x55d44e955b50, L_0x55d44e955c60, C4<0>, C4<0>;
v0x55d44e6a4460_0 .net *"_s0", 0 0, L_0x55d44e955940;  1 drivers
v0x55d44e6a4540_0 .net *"_s10", 0 0, L_0x55d44e955c60;  1 drivers
v0x55d44e698bf0_0 .net *"_s4", 0 0, L_0x55d44e955a20;  1 drivers
v0x55d44e698cc0_0 .net *"_s6", 0 0, L_0x55d44e955a90;  1 drivers
v0x55d44e6979b0_0 .net *"_s8", 0 0, L_0x55d44e955b50;  1 drivers
v0x55d44e6a1280_0 .net "a", 0 0, L_0x55d44e955e20;  1 drivers
v0x55d44e6a1340_0 .net "b", 0 0, L_0x55d44e955f50;  1 drivers
v0x55d44e6a0f80_0 .net "ca", 0 0, L_0x55d44e955d10;  1 drivers
v0x55d44e6a1020_0 .net "cin", 0 0, L_0x55d44e956080;  1 drivers
v0x55d44e69fde0_0 .net "sum", 0 0, L_0x55d44e9559b0;  1 drivers
S_0x55d44e69f9f0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e6b9310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9561f0 .functor XOR 1, L_0x55d44e9567c0, L_0x55d44e9568f0, C4<0>, C4<0>;
L_0x55d44e956260 .functor XOR 1, L_0x55d44e9561f0, L_0x55d44e956a70, C4<0>, C4<0>;
L_0x55d44e956320 .functor AND 1, L_0x55d44e9567c0, L_0x55d44e9568f0, C4<1>, C4<1>;
L_0x55d44e956430 .functor AND 1, L_0x55d44e9567c0, L_0x55d44e956a70, C4<1>, C4<1>;
L_0x55d44e9564f0 .functor OR 1, L_0x55d44e956320, L_0x55d44e956430, C4<0>, C4<0>;
L_0x55d44e956600 .functor AND 1, L_0x55d44e956a70, L_0x55d44e9568f0, C4<1>, C4<1>;
L_0x55d44e9566b0 .functor OR 1, L_0x55d44e9564f0, L_0x55d44e956600, C4<0>, C4<0>;
v0x55d44e69e7e0_0 .net *"_s0", 0 0, L_0x55d44e9561f0;  1 drivers
v0x55d44e69e8a0_0 .net *"_s10", 0 0, L_0x55d44e956600;  1 drivers
v0x55d44e69e3f0_0 .net *"_s4", 0 0, L_0x55d44e956320;  1 drivers
v0x55d44e69e4e0_0 .net *"_s6", 0 0, L_0x55d44e956430;  1 drivers
v0x55d44e697590_0 .net *"_s8", 0 0, L_0x55d44e9564f0;  1 drivers
v0x55d44e69d1e0_0 .net "a", 0 0, L_0x55d44e9567c0;  1 drivers
v0x55d44e69d2a0_0 .net "b", 0 0, L_0x55d44e9568f0;  1 drivers
v0x55d44e69cdf0_0 .net "ca", 0 0, L_0x55d44e9566b0;  1 drivers
v0x55d44e69ce90_0 .net "cin", 0 0, L_0x55d44e956a70;  1 drivers
v0x55d44e69bc90_0 .net "sum", 0 0, L_0x55d44e956260;  1 drivers
S_0x55d44e69b7f0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e6b9310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e956ba0 .functor XOR 1, L_0x55d44e957040, L_0x55d44e957200, C4<0>, C4<0>;
L_0x55d44e956c10 .functor XOR 1, L_0x55d44e956ba0, L_0x55d44e9573c0, C4<0>, C4<0>;
L_0x55d44e956c80 .functor AND 1, L_0x55d44e957040, L_0x55d44e957200, C4<1>, C4<1>;
L_0x55d44e956cf0 .functor AND 1, L_0x55d44e957040, L_0x55d44e9573c0, C4<1>, C4<1>;
L_0x55d44e956db0 .functor OR 1, L_0x55d44e956c80, L_0x55d44e956cf0, C4<0>, C4<0>;
L_0x55d44e956ec0 .functor AND 1, L_0x55d44e9573c0, L_0x55d44e957200, C4<1>, C4<1>;
L_0x55d44e956f30 .functor OR 1, L_0x55d44e956db0, L_0x55d44e956ec0, C4<0>, C4<0>;
v0x55d44e69a660_0 .net *"_s0", 0 0, L_0x55d44e956ba0;  1 drivers
v0x55d44e69a1f0_0 .net *"_s10", 0 0, L_0x55d44e956ec0;  1 drivers
v0x55d44e69a2d0_0 .net *"_s4", 0 0, L_0x55d44e956c80;  1 drivers
v0x55d44e698fe0_0 .net *"_s6", 0 0, L_0x55d44e956cf0;  1 drivers
v0x55d44e6990c0_0 .net *"_s8", 0 0, L_0x55d44e956db0;  1 drivers
v0x55d44e68d770_0 .net "a", 0 0, L_0x55d44e957040;  1 drivers
v0x55d44e68d830_0 .net "b", 0 0, L_0x55d44e957200;  1 drivers
v0x55d44e68c530_0 .net "ca", 0 0, L_0x55d44e956f30;  1 drivers
v0x55d44e68c5f0_0 .net "cin", 0 0, L_0x55d44e9573c0;  1 drivers
v0x55d44e695eb0_0 .net "sum", 0 0, L_0x55d44e956c10;  1 drivers
S_0x55d44e691970 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44d327510;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44e62c970_0 .net "a", 15 0, L_0x55d44e962c50;  1 drivers
v0x55d44e62ca50_0 .net "b", 15 0, L_0x55d44e962d40;  1 drivers
v0x55d44e6285f0_0 .net "ca", 15 0, L_0x55d44e9629f0;  1 drivers
v0x55d44e628690_0 .net "cin", 15 0, L_0x55d44e962e30;  1 drivers
v0x55d44e629a20_0 .net "sum", 15 0, L_0x55d44e962950;  1 drivers
L_0x55d44e95a820 .part L_0x55d44e962c50, 0, 4;
L_0x55d44e95a8c0 .part L_0x55d44e962d40, 0, 4;
L_0x55d44e95a960 .part L_0x55d44e962e30, 0, 4;
L_0x55d44e95d1b0 .part L_0x55d44e962c50, 4, 4;
L_0x55d44e95d2a0 .part L_0x55d44e962d40, 4, 4;
L_0x55d44e95d390 .part L_0x55d44e962e30, 4, 4;
L_0x55d44e95fc70 .part L_0x55d44e962c50, 8, 4;
L_0x55d44e95fd10 .part L_0x55d44e962d40, 8, 4;
L_0x55d44e95fe00 .part L_0x55d44e962e30, 8, 4;
L_0x55d44e962550 .part L_0x55d44e962c50, 12, 4;
L_0x55d44e962680 .part L_0x55d44e962d40, 12, 4;
L_0x55d44e9627b0 .part L_0x55d44e962e30, 12, 4;
L_0x55d44e962950 .concat8 [ 4 4 4 4], L_0x55d44e95a610, L_0x55d44e95cfa0, L_0x55d44e95fa60, L_0x55d44e962340;
L_0x55d44e9629f0 .concat8 [ 4 4 4 4], L_0x55d44e95a6b0, L_0x55d44e95d040, L_0x55d44e95fb00, L_0x55d44e9623e0;
S_0x55d44e690760 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44e691970;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e679e30_0 .net "a", 3 0, L_0x55d44e95a820;  1 drivers
v0x55d44e679f10_0 .net "b", 3 0, L_0x55d44e95a8c0;  1 drivers
v0x55d44e679a40_0 .net "ca", 3 0, L_0x55d44e95a6b0;  1 drivers
v0x55d44e679b00_0 .net "cin", 3 0, L_0x55d44e95a960;  1 drivers
v0x55d44e678830_0 .net "sum", 3 0, L_0x55d44e95a610;  1 drivers
L_0x55d44e9585d0 .part L_0x55d44e95a820, 0, 1;
L_0x55d44e958700 .part L_0x55d44e95a8c0, 0, 1;
L_0x55d44e958830 .part L_0x55d44e95a960, 0, 1;
L_0x55d44e958e40 .part L_0x55d44e95a820, 1, 1;
L_0x55d44e958f70 .part L_0x55d44e95a8c0, 1, 1;
L_0x55d44e9590a0 .part L_0x55d44e95a960, 1, 1;
L_0x55d44e9597e0 .part L_0x55d44e95a820, 2, 1;
L_0x55d44e959910 .part L_0x55d44e95a8c0, 2, 1;
L_0x55d44e959a90 .part L_0x55d44e95a960, 2, 1;
L_0x55d44e95a060 .part L_0x55d44e95a820, 3, 1;
L_0x55d44e95a220 .part L_0x55d44e95a8c0, 3, 1;
L_0x55d44e95a3e0 .part L_0x55d44e95a960, 3, 1;
L_0x55d44e95a610 .concat8 [ 1 1 1 1], L_0x55d44e957580, L_0x55d44e9589d0, L_0x55d44e959280, L_0x55d44e959c30;
L_0x55d44e95a6b0 .concat8 [ 1 1 1 1], L_0x55d44e9584c0, L_0x55d44e958d30, L_0x55d44e9596d0, L_0x55d44e959f50;
S_0x55d44e68f160 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e690760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e957b90 .functor XOR 1, L_0x55d44e9585d0, L_0x55d44e958700, C4<0>, C4<0>;
L_0x55d44e957580 .functor XOR 1, L_0x55d44e957b90, L_0x55d44e958830, C4<0>, C4<0>;
L_0x55d44e958130 .functor AND 1, L_0x55d44e9585d0, L_0x55d44e958700, C4<1>, C4<1>;
L_0x55d44e958240 .functor AND 1, L_0x55d44e9585d0, L_0x55d44e958830, C4<1>, C4<1>;
L_0x55d44e958300 .functor OR 1, L_0x55d44e958130, L_0x55d44e958240, C4<0>, C4<0>;
L_0x55d44e958410 .functor AND 1, L_0x55d44e958830, L_0x55d44e958700, C4<1>, C4<1>;
L_0x55d44e9584c0 .functor OR 1, L_0x55d44e958300, L_0x55d44e958410, C4<0>, C4<0>;
v0x55d44e68edf0_0 .net *"_s0", 0 0, L_0x55d44e957b90;  1 drivers
v0x55d44e68db60_0 .net *"_s10", 0 0, L_0x55d44e958410;  1 drivers
v0x55d44e68dc40_0 .net *"_s4", 0 0, L_0x55d44e958130;  1 drivers
v0x55d44e6822f0_0 .net *"_s6", 0 0, L_0x55d44e958240;  1 drivers
v0x55d44e6823d0_0 .net *"_s8", 0 0, L_0x55d44e958300;  1 drivers
v0x55d44e6810b0_0 .net "a", 0 0, L_0x55d44e9585d0;  1 drivers
v0x55d44e681170_0 .net "b", 0 0, L_0x55d44e958700;  1 drivers
v0x55d44e68a980_0 .net "ca", 0 0, L_0x55d44e9584c0;  1 drivers
v0x55d44e68aa20_0 .net "cin", 0 0, L_0x55d44e958830;  1 drivers
v0x55d44e68a730_0 .net "sum", 0 0, L_0x55d44e957580;  1 drivers
S_0x55d44e6890f0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e690760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e958960 .functor XOR 1, L_0x55d44e958e40, L_0x55d44e958f70, C4<0>, C4<0>;
L_0x55d44e9589d0 .functor XOR 1, L_0x55d44e958960, L_0x55d44e9590a0, C4<0>, C4<0>;
L_0x55d44e958a40 .functor AND 1, L_0x55d44e958e40, L_0x55d44e958f70, C4<1>, C4<1>;
L_0x55d44e958ab0 .functor AND 1, L_0x55d44e958e40, L_0x55d44e9590a0, C4<1>, C4<1>;
L_0x55d44e958b70 .functor OR 1, L_0x55d44e958a40, L_0x55d44e958ab0, C4<0>, C4<0>;
L_0x55d44e958c80 .functor AND 1, L_0x55d44e9590a0, L_0x55d44e958f70, C4<1>, C4<1>;
L_0x55d44e958d30 .functor OR 1, L_0x55d44e958b70, L_0x55d44e958c80, C4<0>, C4<0>;
v0x55d44e6895a0_0 .net *"_s0", 0 0, L_0x55d44e958960;  1 drivers
v0x55d44e687ee0_0 .net *"_s10", 0 0, L_0x55d44e958c80;  1 drivers
v0x55d44e687fc0_0 .net *"_s4", 0 0, L_0x55d44e958a40;  1 drivers
v0x55d44e687b20_0 .net *"_s6", 0 0, L_0x55d44e958ab0;  1 drivers
v0x55d44e680c90_0 .net *"_s8", 0 0, L_0x55d44e958b70;  1 drivers
v0x55d44e6868e0_0 .net "a", 0 0, L_0x55d44e958e40;  1 drivers
v0x55d44e6869a0_0 .net "b", 0 0, L_0x55d44e958f70;  1 drivers
v0x55d44e6864f0_0 .net "ca", 0 0, L_0x55d44e958d30;  1 drivers
v0x55d44e686590_0 .net "cin", 0 0, L_0x55d44e9590a0;  1 drivers
v0x55d44e6852e0_0 .net "sum", 0 0, L_0x55d44e9589d0;  1 drivers
S_0x55d44e684ef0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e690760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e959210 .functor XOR 1, L_0x55d44e9597e0, L_0x55d44e959910, C4<0>, C4<0>;
L_0x55d44e959280 .functor XOR 1, L_0x55d44e959210, L_0x55d44e959a90, C4<0>, C4<0>;
L_0x55d44e959340 .functor AND 1, L_0x55d44e9597e0, L_0x55d44e959910, C4<1>, C4<1>;
L_0x55d44e959450 .functor AND 1, L_0x55d44e9597e0, L_0x55d44e959a90, C4<1>, C4<1>;
L_0x55d44e959510 .functor OR 1, L_0x55d44e959340, L_0x55d44e959450, C4<0>, C4<0>;
L_0x55d44e959620 .functor AND 1, L_0x55d44e959a90, L_0x55d44e959910, C4<1>, C4<1>;
L_0x55d44e9596d0 .functor OR 1, L_0x55d44e959510, L_0x55d44e959620, C4<0>, C4<0>;
v0x55d44e683d60_0 .net *"_s0", 0 0, L_0x55d44e959210;  1 drivers
v0x55d44e6838f0_0 .net *"_s10", 0 0, L_0x55d44e959620;  1 drivers
v0x55d44e6839d0_0 .net *"_s4", 0 0, L_0x55d44e959340;  1 drivers
v0x55d44e6826e0_0 .net *"_s6", 0 0, L_0x55d44e959450;  1 drivers
v0x55d44e6827c0_0 .net *"_s8", 0 0, L_0x55d44e959510;  1 drivers
v0x55d44e676e40_0 .net "a", 0 0, L_0x55d44e9597e0;  1 drivers
v0x55d44e676f00_0 .net "b", 0 0, L_0x55d44e959910;  1 drivers
v0x55d44e675c00_0 .net "ca", 0 0, L_0x55d44e9596d0;  1 drivers
v0x55d44e675ca0_0 .net "cin", 0 0, L_0x55d44e959a90;  1 drivers
v0x55d44e67f580_0 .net "sum", 0 0, L_0x55d44e959280;  1 drivers
S_0x55d44e67f1d0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e690760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e959bc0 .functor XOR 1, L_0x55d44e95a060, L_0x55d44e95a220, C4<0>, C4<0>;
L_0x55d44e959c30 .functor XOR 1, L_0x55d44e959bc0, L_0x55d44e95a3e0, C4<0>, C4<0>;
L_0x55d44e959ca0 .functor AND 1, L_0x55d44e95a060, L_0x55d44e95a220, C4<1>, C4<1>;
L_0x55d44e959d10 .functor AND 1, L_0x55d44e95a060, L_0x55d44e95a3e0, C4<1>, C4<1>;
L_0x55d44e959dd0 .functor OR 1, L_0x55d44e959ca0, L_0x55d44e959d10, C4<0>, C4<0>;
L_0x55d44e959ee0 .functor AND 1, L_0x55d44e95a3e0, L_0x55d44e95a220, C4<1>, C4<1>;
L_0x55d44e959f50 .functor OR 1, L_0x55d44e959dd0, L_0x55d44e959ee0, C4<0>, C4<0>;
v0x55d44e67e130_0 .net *"_s0", 0 0, L_0x55d44e959bc0;  1 drivers
v0x55d44e67dc80_0 .net *"_s10", 0 0, L_0x55d44e959ee0;  1 drivers
v0x55d44e67ca30_0 .net *"_s4", 0 0, L_0x55d44e959ca0;  1 drivers
v0x55d44e67cb20_0 .net *"_s6", 0 0, L_0x55d44e959d10;  1 drivers
v0x55d44e67c640_0 .net *"_s8", 0 0, L_0x55d44e959dd0;  1 drivers
v0x55d44e6757e0_0 .net "a", 0 0, L_0x55d44e95a060;  1 drivers
v0x55d44e6758a0_0 .net "b", 0 0, L_0x55d44e95a220;  1 drivers
v0x55d44e67b430_0 .net "ca", 0 0, L_0x55d44e959f50;  1 drivers
v0x55d44e67b4d0_0 .net "cin", 0 0, L_0x55d44e95a3e0;  1 drivers
v0x55d44e67b0f0_0 .net "sum", 0 0, L_0x55d44e959c30;  1 drivers
S_0x55d44e678440 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44e691970;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e65e780_0 .net "a", 3 0, L_0x55d44e95d1b0;  1 drivers
v0x55d44e65e880_0 .net "b", 3 0, L_0x55d44e95d2a0;  1 drivers
v0x55d44e65fbb0_0 .net "ca", 3 0, L_0x55d44e95d040;  1 drivers
v0x55d44e65fc70_0 .net "cin", 3 0, L_0x55d44e95d390;  1 drivers
v0x55d44e65b830_0 .net "sum", 3 0, L_0x55d44e95cfa0;  1 drivers
L_0x55d44e95af60 .part L_0x55d44e95d1b0, 0, 1;
L_0x55d44e95b090 .part L_0x55d44e95d2a0, 0, 1;
L_0x55d44e95b1c0 .part L_0x55d44e95d390, 0, 1;
L_0x55d44e95b7d0 .part L_0x55d44e95d1b0, 1, 1;
L_0x55d44e95b900 .part L_0x55d44e95d2a0, 1, 1;
L_0x55d44e95ba30 .part L_0x55d44e95d390, 1, 1;
L_0x55d44e95c170 .part L_0x55d44e95d1b0, 2, 1;
L_0x55d44e95c2a0 .part L_0x55d44e95d2a0, 2, 1;
L_0x55d44e95c420 .part L_0x55d44e95d390, 2, 1;
L_0x55d44e95c9f0 .part L_0x55d44e95d1b0, 3, 1;
L_0x55d44e95cbb0 .part L_0x55d44e95d2a0, 3, 1;
L_0x55d44e95cd70 .part L_0x55d44e95d390, 3, 1;
L_0x55d44e95cfa0 .concat8 [ 1 1 1 1], L_0x55d44e95aa00, L_0x55d44e95b360, L_0x55d44e95bc10, L_0x55d44e95c5c0;
L_0x55d44e95d040 .concat8 [ 1 1 1 1], L_0x55d44e95ae50, L_0x55d44e95b6c0, L_0x55d44e95c060, L_0x55d44e95c8e0;
S_0x55d44e664910 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e678440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e95a5a0 .functor XOR 1, L_0x55d44e95af60, L_0x55d44e95b090, C4<0>, C4<0>;
L_0x55d44e95aa00 .functor XOR 1, L_0x55d44e95a5a0, L_0x55d44e95b1c0, C4<0>, C4<0>;
L_0x55d44e95aac0 .functor AND 1, L_0x55d44e95af60, L_0x55d44e95b090, C4<1>, C4<1>;
L_0x55d44e95abd0 .functor AND 1, L_0x55d44e95af60, L_0x55d44e95b1c0, C4<1>, C4<1>;
L_0x55d44e95ac90 .functor OR 1, L_0x55d44e95aac0, L_0x55d44e95abd0, C4<0>, C4<0>;
L_0x55d44e95ada0 .functor AND 1, L_0x55d44e95b1c0, L_0x55d44e95b090, C4<1>, C4<1>;
L_0x55d44e95ae50 .functor OR 1, L_0x55d44e95ac90, L_0x55d44e95ada0, C4<0>, C4<0>;
v0x55d44e657fc0_0 .net *"_s0", 0 0, L_0x55d44e95a5a0;  1 drivers
v0x55d44e658060_0 .net *"_s10", 0 0, L_0x55d44e95ada0;  1 drivers
v0x55d44e667490_0 .net *"_s4", 0 0, L_0x55d44e95aac0;  1 drivers
v0x55d44e667560_0 .net *"_s6", 0 0, L_0x55d44e95abd0;  1 drivers
v0x55d44e66ff40_0 .net *"_s8", 0 0, L_0x55d44e95ac90;  1 drivers
v0x55d44e66fb40_0 .net "a", 0 0, L_0x55d44e95af60;  1 drivers
v0x55d44e66fc00_0 .net "b", 0 0, L_0x55d44e95b090;  1 drivers
v0x55d44e667070_0 .net "ca", 0 0, L_0x55d44e95ae50;  1 drivers
v0x55d44e667110_0 .net "cin", 0 0, L_0x55d44e95b1c0;  1 drivers
v0x55d44e66d080_0 .net "sum", 0 0, L_0x55d44e95aa00;  1 drivers
S_0x55d44e66cbf0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e678440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e95b2f0 .functor XOR 1, L_0x55d44e95b7d0, L_0x55d44e95b900, C4<0>, C4<0>;
L_0x55d44e95b360 .functor XOR 1, L_0x55d44e95b2f0, L_0x55d44e95ba30, C4<0>, C4<0>;
L_0x55d44e95b3d0 .functor AND 1, L_0x55d44e95b7d0, L_0x55d44e95b900, C4<1>, C4<1>;
L_0x55d44e95b440 .functor AND 1, L_0x55d44e95b7d0, L_0x55d44e95ba30, C4<1>, C4<1>;
L_0x55d44e95b500 .functor OR 1, L_0x55d44e95b3d0, L_0x55d44e95b440, C4<0>, C4<0>;
L_0x55d44e95b610 .functor AND 1, L_0x55d44e95ba30, L_0x55d44e95b900, C4<1>, C4<1>;
L_0x55d44e95b6c0 .functor OR 1, L_0x55d44e95b500, L_0x55d44e95b610, C4<0>, C4<0>;
v0x55d44e66a100_0 .net *"_s0", 0 0, L_0x55d44e95b2f0;  1 drivers
v0x55d44e669ca0_0 .net *"_s10", 0 0, L_0x55d44e95b610;  1 drivers
v0x55d44e669d80_0 .net *"_s4", 0 0, L_0x55d44e95b3d0;  1 drivers
v0x55d44e666cf0_0 .net *"_s6", 0 0, L_0x55d44e95b440;  1 drivers
v0x55d44e666dd0_0 .net *"_s8", 0 0, L_0x55d44e95b500;  1 drivers
v0x55d44e66e090_0 .net "a", 0 0, L_0x55d44e95b7d0;  1 drivers
v0x55d44e66f450_0 .net "b", 0 0, L_0x55d44e95b900;  1 drivers
v0x55d44e66f510_0 .net "ca", 0 0, L_0x55d44e95b6c0;  1 drivers
v0x55d44e66b0d0_0 .net "cin", 0 0, L_0x55d44e95ba30;  1 drivers
v0x55d44e66c500_0 .net "sum", 0 0, L_0x55d44e95b360;  1 drivers
S_0x55d44e668180 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e678440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e95bba0 .functor XOR 1, L_0x55d44e95c170, L_0x55d44e95c2a0, C4<0>, C4<0>;
L_0x55d44e95bc10 .functor XOR 1, L_0x55d44e95bba0, L_0x55d44e95c420, C4<0>, C4<0>;
L_0x55d44e95bcd0 .functor AND 1, L_0x55d44e95c170, L_0x55d44e95c2a0, C4<1>, C4<1>;
L_0x55d44e95bde0 .functor AND 1, L_0x55d44e95c170, L_0x55d44e95c420, C4<1>, C4<1>;
L_0x55d44e95bea0 .functor OR 1, L_0x55d44e95bcd0, L_0x55d44e95bde0, C4<0>, C4<0>;
L_0x55d44e95bfb0 .functor AND 1, L_0x55d44e95c420, L_0x55d44e95c2a0, C4<1>, C4<1>;
L_0x55d44e95c060 .functor OR 1, L_0x55d44e95bea0, L_0x55d44e95bfb0, C4<0>, C4<0>;
v0x55d44e669630_0 .net *"_s0", 0 0, L_0x55d44e95bba0;  1 drivers
v0x55d44e665270_0 .net *"_s10", 0 0, L_0x55d44e95bfb0;  1 drivers
v0x55d44e665350_0 .net *"_s4", 0 0, L_0x55d44e95bcd0;  1 drivers
v0x55d44e666600_0 .net *"_s6", 0 0, L_0x55d44e95bde0;  1 drivers
v0x55d44e6666e0_0 .net *"_s8", 0 0, L_0x55d44e95bea0;  1 drivers
v0x55d44e65ab40_0 .net "a", 0 0, L_0x55d44e95c170;  1 drivers
v0x55d44e65ac00_0 .net "b", 0 0, L_0x55d44e95c2a0;  1 drivers
v0x55d44e6635d0_0 .net "ca", 0 0, L_0x55d44e95c060;  1 drivers
v0x55d44e663670_0 .net "cin", 0 0, L_0x55d44e95c420;  1 drivers
v0x55d44e6632a0_0 .net "sum", 0 0, L_0x55d44e95bc10;  1 drivers
S_0x55d44e65a720 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e678440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e95c550 .functor XOR 1, L_0x55d44e95c9f0, L_0x55d44e95cbb0, C4<0>, C4<0>;
L_0x55d44e95c5c0 .functor XOR 1, L_0x55d44e95c550, L_0x55d44e95cd70, C4<0>, C4<0>;
L_0x55d44e95c630 .functor AND 1, L_0x55d44e95c9f0, L_0x55d44e95cbb0, C4<1>, C4<1>;
L_0x55d44e95c6a0 .functor AND 1, L_0x55d44e95c9f0, L_0x55d44e95cd70, C4<1>, C4<1>;
L_0x55d44e95c760 .functor OR 1, L_0x55d44e95c630, L_0x55d44e95c6a0, C4<0>, C4<0>;
L_0x55d44e95c870 .functor AND 1, L_0x55d44e95cd70, L_0x55d44e95cbb0, C4<1>, C4<1>;
L_0x55d44e95c8e0 .functor OR 1, L_0x55d44e95c760, L_0x55d44e95c870, C4<0>, C4<0>;
v0x55d44e660700_0 .net *"_s0", 0 0, L_0x55d44e95c550;  1 drivers
v0x55d44e6602a0_0 .net *"_s10", 0 0, L_0x55d44e95c870;  1 drivers
v0x55d44e660380_0 .net *"_s4", 0 0, L_0x55d44e95c630;  1 drivers
v0x55d44e65d730_0 .net *"_s6", 0 0, L_0x55d44e95c6a0;  1 drivers
v0x55d44e65d810_0 .net *"_s8", 0 0, L_0x55d44e95c760;  1 drivers
v0x55d44e65d3c0_0 .net "a", 0 0, L_0x55d44e95c9f0;  1 drivers
v0x55d44e65a3a0_0 .net "b", 0 0, L_0x55d44e95cbb0;  1 drivers
v0x55d44e65a460_0 .net "ca", 0 0, L_0x55d44e95c8e0;  1 drivers
v0x55d44e6616d0_0 .net "cin", 0 0, L_0x55d44e95cd70;  1 drivers
v0x55d44e662b00_0 .net "sum", 0 0, L_0x55d44e95c5c0;  1 drivers
S_0x55d44e65cc60 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44e691970;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e6453f0_0 .net "a", 3 0, L_0x55d44e95fc70;  1 drivers
v0x55d44e6454f0_0 .net "b", 3 0, L_0x55d44e95fd10;  1 drivers
v0x55d44e646820_0 .net "ca", 3 0, L_0x55d44e95fb00;  1 drivers
v0x55d44e6468e0_0 .net "cin", 3 0, L_0x55d44e95fe00;  1 drivers
v0x55d44e6424a0_0 .net "sum", 3 0, L_0x55d44e95fa60;  1 drivers
L_0x55d44e95da20 .part L_0x55d44e95fc70, 0, 1;
L_0x55d44e95db50 .part L_0x55d44e95fd10, 0, 1;
L_0x55d44e95dc80 .part L_0x55d44e95fe00, 0, 1;
L_0x55d44e95e290 .part L_0x55d44e95fc70, 1, 1;
L_0x55d44e95e3c0 .part L_0x55d44e95fd10, 1, 1;
L_0x55d44e95e4f0 .part L_0x55d44e95fe00, 1, 1;
L_0x55d44e95ec30 .part L_0x55d44e95fc70, 2, 1;
L_0x55d44e95ed60 .part L_0x55d44e95fd10, 2, 1;
L_0x55d44e95eee0 .part L_0x55d44e95fe00, 2, 1;
L_0x55d44e95f4b0 .part L_0x55d44e95fc70, 3, 1;
L_0x55d44e95f670 .part L_0x55d44e95fd10, 3, 1;
L_0x55d44e95f830 .part L_0x55d44e95fe00, 3, 1;
L_0x55d44e95fa60 .concat8 [ 1 1 1 1], L_0x55d44e95d4c0, L_0x55d44e95de20, L_0x55d44e95e6d0, L_0x55d44e95f080;
L_0x55d44e95fb00 .concat8 [ 1 1 1 1], L_0x55d44e95d910, L_0x55d44e95e180, L_0x55d44e95eb20, L_0x55d44e95f3a0;
S_0x55d44e659cb0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e65cc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e95cf30 .functor XOR 1, L_0x55d44e95da20, L_0x55d44e95db50, C4<0>, C4<0>;
L_0x55d44e95d4c0 .functor XOR 1, L_0x55d44e95cf30, L_0x55d44e95dc80, C4<0>, C4<0>;
L_0x55d44e95d580 .functor AND 1, L_0x55d44e95da20, L_0x55d44e95db50, C4<1>, C4<1>;
L_0x55d44e95d690 .functor AND 1, L_0x55d44e95da20, L_0x55d44e95dc80, C4<1>, C4<1>;
L_0x55d44e95d750 .functor OR 1, L_0x55d44e95d580, L_0x55d44e95d690, C4<0>, C4<0>;
L_0x55d44e95d860 .functor AND 1, L_0x55d44e95dc80, L_0x55d44e95db50, C4<1>, C4<1>;
L_0x55d44e95d910 .functor OR 1, L_0x55d44e95d750, L_0x55d44e95d860, C4<0>, C4<0>;
v0x55d44e64e1f0_0 .net *"_s0", 0 0, L_0x55d44e95cf30;  1 drivers
v0x55d44e64e290_0 .net *"_s10", 0 0, L_0x55d44e95d860;  1 drivers
v0x55d44e656c80_0 .net *"_s4", 0 0, L_0x55d44e95d580;  1 drivers
v0x55d44e656d70_0 .net *"_s6", 0 0, L_0x55d44e95d690;  1 drivers
v0x55d44e6568a0_0 .net *"_s8", 0 0, L_0x55d44e95d750;  1 drivers
v0x55d44e64ddd0_0 .net "a", 0 0, L_0x55d44e95da20;  1 drivers
v0x55d44e64de90_0 .net "b", 0 0, L_0x55d44e95db50;  1 drivers
v0x55d44e653d30_0 .net "ca", 0 0, L_0x55d44e95d910;  1 drivers
v0x55d44e653dd0_0 .net "cin", 0 0, L_0x55d44e95dc80;  1 drivers
v0x55d44e653a00_0 .net "sum", 0 0, L_0x55d44e95d4c0;  1 drivers
S_0x55d44e650de0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e65cc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e95ddb0 .functor XOR 1, L_0x55d44e95e290, L_0x55d44e95e3c0, C4<0>, C4<0>;
L_0x55d44e95de20 .functor XOR 1, L_0x55d44e95ddb0, L_0x55d44e95e4f0, C4<0>, C4<0>;
L_0x55d44e95de90 .functor AND 1, L_0x55d44e95e290, L_0x55d44e95e3c0, C4<1>, C4<1>;
L_0x55d44e95df00 .functor AND 1, L_0x55d44e95e290, L_0x55d44e95e4f0, C4<1>, C4<1>;
L_0x55d44e95dfc0 .functor OR 1, L_0x55d44e95de90, L_0x55d44e95df00, C4<0>, C4<0>;
L_0x55d44e95e0d0 .functor AND 1, L_0x55d44e95e4f0, L_0x55d44e95e3c0, C4<1>, C4<1>;
L_0x55d44e95e180 .functor OR 1, L_0x55d44e95dfc0, L_0x55d44e95e0d0, C4<0>, C4<0>;
v0x55d44e650a80_0 .net *"_s0", 0 0, L_0x55d44e95ddb0;  1 drivers
v0x55d44e64da50_0 .net *"_s10", 0 0, L_0x55d44e95e0d0;  1 drivers
v0x55d44e64db30_0 .net *"_s4", 0 0, L_0x55d44e95de90;  1 drivers
v0x55d44e654d80_0 .net *"_s6", 0 0, L_0x55d44e95df00;  1 drivers
v0x55d44e654e60_0 .net *"_s8", 0 0, L_0x55d44e95dfc0;  1 drivers
v0x55d44e6561b0_0 .net "a", 0 0, L_0x55d44e95e290;  1 drivers
v0x55d44e656270_0 .net "b", 0 0, L_0x55d44e95e3c0;  1 drivers
v0x55d44e651e30_0 .net "ca", 0 0, L_0x55d44e95e180;  1 drivers
v0x55d44e651ed0_0 .net "cin", 0 0, L_0x55d44e95e4f0;  1 drivers
v0x55d44e653310_0 .net "sum", 0 0, L_0x55d44e95de20;  1 drivers
S_0x55d44e64eee0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e65cc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e95e660 .functor XOR 1, L_0x55d44e95ec30, L_0x55d44e95ed60, C4<0>, C4<0>;
L_0x55d44e95e6d0 .functor XOR 1, L_0x55d44e95e660, L_0x55d44e95eee0, C4<0>, C4<0>;
L_0x55d44e95e790 .functor AND 1, L_0x55d44e95ec30, L_0x55d44e95ed60, C4<1>, C4<1>;
L_0x55d44e95e8a0 .functor AND 1, L_0x55d44e95ec30, L_0x55d44e95eee0, C4<1>, C4<1>;
L_0x55d44e95e960 .functor OR 1, L_0x55d44e95e790, L_0x55d44e95e8a0, C4<0>, C4<0>;
L_0x55d44e95ea70 .functor AND 1, L_0x55d44e95eee0, L_0x55d44e95ed60, C4<1>, C4<1>;
L_0x55d44e95eb20 .functor OR 1, L_0x55d44e95e960, L_0x55d44e95ea70, C4<0>, C4<0>;
v0x55d44e6503c0_0 .net *"_s0", 0 0, L_0x55d44e95e660;  1 drivers
v0x55d44e64bfd0_0 .net *"_s10", 0 0, L_0x55d44e95ea70;  1 drivers
v0x55d44e64c0b0_0 .net *"_s4", 0 0, L_0x55d44e95e790;  1 drivers
v0x55d44e64d360_0 .net *"_s6", 0 0, L_0x55d44e95e8a0;  1 drivers
v0x55d44e64d440_0 .net *"_s8", 0 0, L_0x55d44e95e960;  1 drivers
v0x55d44e641820_0 .net "a", 0 0, L_0x55d44e95ec30;  1 drivers
v0x55d44e64a240_0 .net "b", 0 0, L_0x55d44e95ed60;  1 drivers
v0x55d44e64a300_0 .net "ca", 0 0, L_0x55d44e95eb20;  1 drivers
v0x55d44e649e60_0 .net "cin", 0 0, L_0x55d44e95eee0;  1 drivers
v0x55d44e641390_0 .net "sum", 0 0, L_0x55d44e95e6d0;  1 drivers
S_0x55d44e6472f0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e65cc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e95f010 .functor XOR 1, L_0x55d44e95f4b0, L_0x55d44e95f670, C4<0>, C4<0>;
L_0x55d44e95f080 .functor XOR 1, L_0x55d44e95f010, L_0x55d44e95f830, C4<0>, C4<0>;
L_0x55d44e95f0f0 .functor AND 1, L_0x55d44e95f4b0, L_0x55d44e95f670, C4<1>, C4<1>;
L_0x55d44e95f160 .functor AND 1, L_0x55d44e95f4b0, L_0x55d44e95f830, C4<1>, C4<1>;
L_0x55d44e95f220 .functor OR 1, L_0x55d44e95f0f0, L_0x55d44e95f160, C4<0>, C4<0>;
L_0x55d44e95f330 .functor AND 1, L_0x55d44e95f830, L_0x55d44e95f670, C4<1>, C4<1>;
L_0x55d44e95f3a0 .functor OR 1, L_0x55d44e95f220, L_0x55d44e95f330, C4<0>, C4<0>;
v0x55d44e646f90_0 .net *"_s0", 0 0, L_0x55d44e95f010;  1 drivers
v0x55d44e6443a0_0 .net *"_s10", 0 0, L_0x55d44e95f330;  1 drivers
v0x55d44e644480_0 .net *"_s4", 0 0, L_0x55d44e95f0f0;  1 drivers
v0x55d44e643fc0_0 .net *"_s6", 0 0, L_0x55d44e95f160;  1 drivers
v0x55d44e6440a0_0 .net *"_s8", 0 0, L_0x55d44e95f220;  1 drivers
v0x55d44e641010_0 .net "a", 0 0, L_0x55d44e95f4b0;  1 drivers
v0x55d44e6410d0_0 .net "b", 0 0, L_0x55d44e95f670;  1 drivers
v0x55d44e648340_0 .net "ca", 0 0, L_0x55d44e95f3a0;  1 drivers
v0x55d44e6483e0_0 .net "cin", 0 0, L_0x55d44e95f830;  1 drivers
v0x55d44e649820_0 .net "sum", 0 0, L_0x55d44e95f080;  1 drivers
S_0x55d44e6438d0 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44e691970;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e62e490_0 .net "a", 3 0, L_0x55d44e962550;  1 drivers
v0x55d44e62e590_0 .net "b", 3 0, L_0x55d44e962680;  1 drivers
v0x55d44e62f8c0_0 .net "ca", 3 0, L_0x55d44e9623e0;  1 drivers
v0x55d44e62f980_0 .net "cin", 3 0, L_0x55d44e9627b0;  1 drivers
v0x55d44e62b540_0 .net "sum", 3 0, L_0x55d44e962340;  1 drivers
L_0x55d44e960370 .part L_0x55d44e962550, 0, 1;
L_0x55d44e9604a0 .part L_0x55d44e962680, 0, 1;
L_0x55d44e9605d0 .part L_0x55d44e9627b0, 0, 1;
L_0x55d44e960bf0 .part L_0x55d44e962550, 1, 1;
L_0x55d44e960d20 .part L_0x55d44e962680, 1, 1;
L_0x55d44e960e50 .part L_0x55d44e9627b0, 1, 1;
L_0x55d44e961510 .part L_0x55d44e962550, 2, 1;
L_0x55d44e961640 .part L_0x55d44e962680, 2, 1;
L_0x55d44e9617c0 .part L_0x55d44e9627b0, 2, 1;
L_0x55d44e961d90 .part L_0x55d44e962550, 3, 1;
L_0x55d44e961f50 .part L_0x55d44e962680, 3, 1;
L_0x55d44e962110 .part L_0x55d44e9627b0, 3, 1;
L_0x55d44e962340 .concat8 [ 1 1 1 1], L_0x55d44e95fea0, L_0x55d44e960770, L_0x55d44e960ff0, L_0x55d44e961960;
L_0x55d44e9623e0 .concat8 [ 1 1 1 1], L_0x55d44e960260, L_0x55d44e960ae0, L_0x55d44e961400, L_0x55d44e961c80;
S_0x55d44e640920 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e6438d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e95f9f0 .functor XOR 1, L_0x55d44e960370, L_0x55d44e9604a0, C4<0>, C4<0>;
L_0x55d44e95fea0 .functor XOR 1, L_0x55d44e95f9f0, L_0x55d44e9605d0, C4<0>, C4<0>;
L_0x55d44e95ff60 .functor AND 1, L_0x55d44e960370, L_0x55d44e9604a0, C4<1>, C4<1>;
L_0x55d44e960020 .functor AND 1, L_0x55d44e960370, L_0x55d44e9605d0, C4<1>, C4<1>;
L_0x55d44e9600e0 .functor OR 1, L_0x55d44e95ff60, L_0x55d44e960020, C4<0>, C4<0>;
L_0x55d44e9601f0 .functor AND 1, L_0x55d44e9605d0, L_0x55d44e9604a0, C4<1>, C4<1>;
L_0x55d44e960260 .functor OR 1, L_0x55d44e9600e0, L_0x55d44e9601f0, C4<0>, C4<0>;
v0x55d44e63e0a0_0 .net *"_s0", 0 0, L_0x55d44e95f9f0;  1 drivers
v0x55d44e6316d0_0 .net *"_s10", 0 0, L_0x55d44e9601f0;  1 drivers
v0x55d44e6317b0_0 .net *"_s4", 0 0, L_0x55d44e95ff60;  1 drivers
v0x55d44e624d80_0 .net *"_s6", 0 0, L_0x55d44e960020;  1 drivers
v0x55d44e624e60_0 .net *"_s8", 0 0, L_0x55d44e9600e0;  1 drivers
v0x55d44e634250_0 .net "a", 0 0, L_0x55d44e960370;  1 drivers
v0x55d44e6342f0_0 .net "b", 0 0, L_0x55d44e9604a0;  1 drivers
v0x55d44e63cce0_0 .net "ca", 0 0, L_0x55d44e960260;  1 drivers
v0x55d44e63cda0_0 .net "cin", 0 0, L_0x55d44e9605d0;  1 drivers
v0x55d44e63c9b0_0 .net "sum", 0 0, L_0x55d44e95fea0;  1 drivers
S_0x55d44e633e50 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e6438d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e960700 .functor XOR 1, L_0x55d44e960bf0, L_0x55d44e960d20, C4<0>, C4<0>;
L_0x55d44e960770 .functor XOR 1, L_0x55d44e960700, L_0x55d44e960e50, C4<0>, C4<0>;
L_0x55d44e9607e0 .functor AND 1, L_0x55d44e960bf0, L_0x55d44e960d20, C4<1>, C4<1>;
L_0x55d44e9608a0 .functor AND 1, L_0x55d44e960bf0, L_0x55d44e960e50, C4<1>, C4<1>;
L_0x55d44e960960 .functor OR 1, L_0x55d44e9607e0, L_0x55d44e9608a0, C4<0>, C4<0>;
L_0x55d44e960a70 .functor AND 1, L_0x55d44e960e50, L_0x55d44e960d20, C4<1>, C4<1>;
L_0x55d44e960ae0 .functor OR 1, L_0x55d44e960960, L_0x55d44e960a70, C4<0>, C4<0>;
v0x55d44e639e30_0 .net *"_s0", 0 0, L_0x55d44e960700;  1 drivers
v0x55d44e6399b0_0 .net *"_s10", 0 0, L_0x55d44e960a70;  1 drivers
v0x55d44e639a70_0 .net *"_s4", 0 0, L_0x55d44e9607e0;  1 drivers
v0x55d44e636e60_0 .net *"_s6", 0 0, L_0x55d44e9608a0;  1 drivers
v0x55d44e636f40_0 .net *"_s8", 0 0, L_0x55d44e960960;  1 drivers
v0x55d44e636af0_0 .net "a", 0 0, L_0x55d44e960bf0;  1 drivers
v0x55d44e633ab0_0 .net "b", 0 0, L_0x55d44e960d20;  1 drivers
v0x55d44e633b70_0 .net "ca", 0 0, L_0x55d44e960ae0;  1 drivers
v0x55d44e63ade0_0 .net "cin", 0 0, L_0x55d44e960e50;  1 drivers
v0x55d44e63c210_0 .net "sum", 0 0, L_0x55d44e960770;  1 drivers
S_0x55d44e637e90 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e6438d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e960f80 .functor XOR 1, L_0x55d44e961510, L_0x55d44e961640, C4<0>, C4<0>;
L_0x55d44e960ff0 .functor XOR 1, L_0x55d44e960f80, L_0x55d44e9617c0, C4<0>, C4<0>;
L_0x55d44e9610b0 .functor AND 1, L_0x55d44e961510, L_0x55d44e961640, C4<1>, C4<1>;
L_0x55d44e9611c0 .functor AND 1, L_0x55d44e961510, L_0x55d44e9617c0, C4<1>, C4<1>;
L_0x55d44e961280 .functor OR 1, L_0x55d44e9610b0, L_0x55d44e9611c0, C4<0>, C4<0>;
L_0x55d44e961390 .functor AND 1, L_0x55d44e9617c0, L_0x55d44e961640, C4<1>, C4<1>;
L_0x55d44e961400 .functor OR 1, L_0x55d44e961280, L_0x55d44e961390, C4<0>, C4<0>;
v0x55d44e639340_0 .net *"_s0", 0 0, L_0x55d44e960f80;  1 drivers
v0x55d44e634f40_0 .net *"_s10", 0 0, L_0x55d44e961390;  1 drivers
v0x55d44e635020_0 .net *"_s4", 0 0, L_0x55d44e9610b0;  1 drivers
v0x55d44e636370_0 .net *"_s6", 0 0, L_0x55d44e9611c0;  1 drivers
v0x55d44e636450_0 .net *"_s8", 0 0, L_0x55d44e961280;  1 drivers
v0x55d44e632030_0 .net "a", 0 0, L_0x55d44e961510;  1 drivers
v0x55d44e6320f0_0 .net "b", 0 0, L_0x55d44e961640;  1 drivers
v0x55d44e6333c0_0 .net "ca", 0 0, L_0x55d44e961400;  1 drivers
v0x55d44e633460_0 .net "cin", 0 0, L_0x55d44e9617c0;  1 drivers
v0x55d44e6279b0_0 .net "sum", 0 0, L_0x55d44e960ff0;  1 drivers
S_0x55d44e630390 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e6438d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9618f0 .functor XOR 1, L_0x55d44e961d90, L_0x55d44e961f50, C4<0>, C4<0>;
L_0x55d44e961960 .functor XOR 1, L_0x55d44e9618f0, L_0x55d44e962110, C4<0>, C4<0>;
L_0x55d44e9619d0 .functor AND 1, L_0x55d44e961d90, L_0x55d44e961f50, C4<1>, C4<1>;
L_0x55d44e961a40 .functor AND 1, L_0x55d44e961d90, L_0x55d44e962110, C4<1>, C4<1>;
L_0x55d44e961b00 .functor OR 1, L_0x55d44e9619d0, L_0x55d44e961a40, C4<0>, C4<0>;
L_0x55d44e961c10 .functor AND 1, L_0x55d44e962110, L_0x55d44e961f50, C4<1>, C4<1>;
L_0x55d44e961c80 .functor OR 1, L_0x55d44e961b00, L_0x55d44e961c10, C4<0>, C4<0>;
v0x55d44e630030_0 .net *"_s0", 0 0, L_0x55d44e9618f0;  1 drivers
v0x55d44e6274e0_0 .net *"_s10", 0 0, L_0x55d44e961c10;  1 drivers
v0x55d44e6275c0_0 .net *"_s4", 0 0, L_0x55d44e9619d0;  1 drivers
v0x55d44e62d440_0 .net *"_s6", 0 0, L_0x55d44e961a40;  1 drivers
v0x55d44e62d520_0 .net *"_s8", 0 0, L_0x55d44e961b00;  1 drivers
v0x55d44e62d0d0_0 .net "a", 0 0, L_0x55d44e961d90;  1 drivers
v0x55d44e62a4f0_0 .net "b", 0 0, L_0x55d44e961f50;  1 drivers
v0x55d44e62a5b0_0 .net "ca", 0 0, L_0x55d44e961c80;  1 drivers
v0x55d44e62a110_0 .net "cin", 0 0, L_0x55d44e962110;  1 drivers
v0x55d44e627160_0 .net "sum", 0 0, L_0x55d44e961960;  1 drivers
S_0x55d44e61a810 .scope module, "a_3" "sixtyBitAdder" 3 32, 5 3 0, S_0x55d44de3e860;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f865d713570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44e475340_0 .net/2u *"_s2", 0 0, L_0x7f865d713570;  1 drivers
L_0x7f865d7135b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44e475440_0 .net/2u *"_s6", 0 0, L_0x7f865d7135b8;  1 drivers
v0x55d44e476790_0 .net "a", 64 0, L_0x55d44e98fff0;  1 drivers
v0x55d44e476870_0 .net "b", 64 0, L_0x55d44e990090;  1 drivers
v0x55d44e472430_0 .net "ca", 64 0, L_0x55d44e98fe10;  1 drivers
v0x55d44e473820_0 .net "cin", 64 0, L_0x55d44e990130;  1 drivers
v0x55d44e473900_0 .net "sum", 64 0, L_0x55d44e98fc80;  1 drivers
L_0x55d44e979bd0 .part L_0x55d44e98fff0, 0, 32;
L_0x55d44e979c70 .part L_0x55d44e990090, 0, 32;
L_0x55d44e979d10 .part L_0x55d44e990130, 0, 32;
L_0x55d44e98f9b0 .part L_0x55d44e98fff0, 32, 32;
L_0x55d44e98faa0 .part L_0x55d44e990090, 32, 32;
L_0x55d44e98fb90 .part L_0x55d44e990130, 32, 32;
L_0x55d44e98fc80 .concat8 [ 32 32 1 0], L_0x55d44e979900, L_0x55d44e98f6e0, L_0x7f865d7135b8;
L_0x55d44e98fe10 .concat8 [ 1 32 32 0], L_0x7f865d713570, L_0x55d44e979a40, L_0x55d44e98f820;
S_0x55d44e621b40 .scope module, "FA_0" "thirtBitAdder" 5 13, 6 3 0, S_0x55d44e61a810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44e5492c0_0 .net "a", 31 0, L_0x55d44e979bd0;  1 drivers
v0x55d44e5493c0_0 .net "b", 31 0, L_0x55d44e979c70;  1 drivers
v0x55d44e54a650_0 .net "ca", 31 0, L_0x55d44e979a40;  1 drivers
v0x55d44e54a710_0 .net "cin", 31 0, L_0x55d44e979d10;  1 drivers
v0x55d44e53eaa0_0 .net "sum", 31 0, L_0x55d44e979900;  1 drivers
L_0x55d44e96e7e0 .part L_0x55d44e979bd0, 0, 16;
L_0x55d44e96e880 .part L_0x55d44e979c70, 0, 16;
L_0x55d44e96e920 .part L_0x55d44e979d10, 0, 16;
L_0x55d44e9795f0 .part L_0x55d44e979bd0, 16, 16;
L_0x55d44e9796e0 .part L_0x55d44e979c70, 16, 16;
L_0x55d44e9797d0 .part L_0x55d44e979d10, 16, 16;
L_0x55d44e979900 .concat8 [ 16 16 0 0], L_0x55d44e96e4e0, L_0x55d44e9792f0;
L_0x55d44e979a40 .concat8 [ 16 16 0 0], L_0x55d44e96e580, L_0x55d44e979390;
S_0x55d44e61ebf0 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44e621b40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44e5ba8c0_0 .net "a", 15 0, L_0x55d44e96e7e0;  1 drivers
v0x55d44e5ba9c0_0 .net "b", 15 0, L_0x55d44e96e880;  1 drivers
v0x55d44e5bbcf0_0 .net "ca", 15 0, L_0x55d44e96e580;  1 drivers
v0x55d44e5bbdb0_0 .net "cin", 15 0, L_0x55d44e96e920;  1 drivers
v0x55d44e5b7970_0 .net "sum", 15 0, L_0x55d44e96e4e0;  1 drivers
L_0x55d44e966530 .part L_0x55d44e96e7e0, 0, 4;
L_0x55d44e9665d0 .part L_0x55d44e96e880, 0, 4;
L_0x55d44e966670 .part L_0x55d44e96e920, 0, 4;
L_0x55d44e968dc0 .part L_0x55d44e96e7e0, 4, 4;
L_0x55d44e968eb0 .part L_0x55d44e96e880, 4, 4;
L_0x55d44e968fa0 .part L_0x55d44e96e920, 4, 4;
L_0x55d44e96b740 .part L_0x55d44e96e7e0, 8, 4;
L_0x55d44e96b7e0 .part L_0x55d44e96e880, 8, 4;
L_0x55d44e96b8d0 .part L_0x55d44e96e920, 8, 4;
L_0x55d44e96e0e0 .part L_0x55d44e96e7e0, 12, 4;
L_0x55d44e96e210 .part L_0x55d44e96e880, 12, 4;
L_0x55d44e96e340 .part L_0x55d44e96e920, 12, 4;
L_0x55d44e96e4e0 .concat8 [ 4 4 4 4], L_0x55d44e966320, L_0x55d44e968bb0, L_0x55d44e96b530, L_0x55d44e96ded0;
L_0x55d44e96e580 .concat8 [ 4 4 4 4], L_0x55d44e9663c0, L_0x55d44e968c50, L_0x55d44e96b5d0, L_0x55d44e96df70;
S_0x55d44e61bca0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44e61ebf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e602a20_0 .net "a", 3 0, L_0x55d44e966530;  1 drivers
v0x55d44e602b20_0 .net "b", 3 0, L_0x55d44e9665d0;  1 drivers
v0x55d44e5ffa70_0 .net "ca", 3 0, L_0x55d44e9663c0;  1 drivers
v0x55d44e5ffb30_0 .net "cin", 3 0, L_0x55d44e966670;  1 drivers
v0x55d44e606da0_0 .net "sum", 3 0, L_0x55d44e966320;  1 drivers
L_0x55d44e964340 .part L_0x55d44e966530, 0, 1;
L_0x55d44e964470 .part L_0x55d44e9665d0, 0, 1;
L_0x55d44e9645a0 .part L_0x55d44e966670, 0, 1;
L_0x55d44e964b70 .part L_0x55d44e966530, 1, 1;
L_0x55d44e964ca0 .part L_0x55d44e9665d0, 1, 1;
L_0x55d44e964dd0 .part L_0x55d44e966670, 1, 1;
L_0x55d44e965490 .part L_0x55d44e966530, 2, 1;
L_0x55d44e9655c0 .part L_0x55d44e9665d0, 2, 1;
L_0x55d44e965740 .part L_0x55d44e966670, 2, 1;
L_0x55d44e965d10 .part L_0x55d44e966530, 3, 1;
L_0x55d44e965f30 .part L_0x55d44e9665d0, 3, 1;
L_0x55d44e9660f0 .part L_0x55d44e966670, 3, 1;
L_0x55d44e966320 .concat8 [ 1 1 1 1], L_0x55d44e9622d0, L_0x55d44e964740, L_0x55d44e964f70, L_0x55d44e9658e0;
L_0x55d44e9663c0 .concat8 [ 1 1 1 1], L_0x55d44e964230, L_0x55d44e964a60, L_0x55d44e965380, L_0x55d44e965c00;
S_0x55d44e61d0d0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e61bca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9628e0 .functor XOR 1, L_0x55d44e964340, L_0x55d44e964470, C4<0>, C4<0>;
L_0x55d44e9622d0 .functor XOR 1, L_0x55d44e9628e0, L_0x55d44e9645a0, C4<0>, C4<0>;
L_0x55d44e963ee0 .functor AND 1, L_0x55d44e964340, L_0x55d44e964470, C4<1>, C4<1>;
L_0x55d44e963ff0 .functor AND 1, L_0x55d44e964340, L_0x55d44e9645a0, C4<1>, C4<1>;
L_0x55d44e9640b0 .functor OR 1, L_0x55d44e963ee0, L_0x55d44e963ff0, C4<0>, C4<0>;
L_0x55d44e9641c0 .functor AND 1, L_0x55d44e9645a0, L_0x55d44e964470, C4<1>, C4<1>;
L_0x55d44e964230 .functor OR 1, L_0x55d44e9640b0, L_0x55d44e9641c0, C4<0>, C4<0>;
v0x55d44e618e90_0 .net *"_s0", 0 0, L_0x55d44e9628e0;  1 drivers
v0x55d44e61a120_0 .net *"_s10", 0 0, L_0x55d44e9641c0;  1 drivers
v0x55d44e61a1c0_0 .net *"_s4", 0 0, L_0x55d44e963ee0;  1 drivers
v0x55d44e60e570_0 .net *"_s6", 0 0, L_0x55d44e963ff0;  1 drivers
v0x55d44e60e650_0 .net *"_s8", 0 0, L_0x55d44e9640b0;  1 drivers
v0x55d44e617070_0 .net "a", 0 0, L_0x55d44e964340;  1 drivers
v0x55d44e616c20_0 .net "b", 0 0, L_0x55d44e964470;  1 drivers
v0x55d44e616ce0_0 .net "ca", 0 0, L_0x55d44e964230;  1 drivers
v0x55d44e60e150_0 .net "cin", 0 0, L_0x55d44e9645a0;  1 drivers
v0x55d44e6140b0_0 .net "sum", 0 0, L_0x55d44e9622d0;  1 drivers
S_0x55d44e613cd0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e61bca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9646d0 .functor XOR 1, L_0x55d44e964b70, L_0x55d44e964ca0, C4<0>, C4<0>;
L_0x55d44e964740 .functor XOR 1, L_0x55d44e9646d0, L_0x55d44e964dd0, C4<0>, C4<0>;
L_0x55d44e9647b0 .functor AND 1, L_0x55d44e964b70, L_0x55d44e964ca0, C4<1>, C4<1>;
L_0x55d44e964820 .functor AND 1, L_0x55d44e964b70, L_0x55d44e964dd0, C4<1>, C4<1>;
L_0x55d44e9648e0 .functor OR 1, L_0x55d44e9647b0, L_0x55d44e964820, C4<0>, C4<0>;
L_0x55d44e9649f0 .functor AND 1, L_0x55d44e964dd0, L_0x55d44e964ca0, C4<1>, C4<1>;
L_0x55d44e964a60 .functor OR 1, L_0x55d44e9648e0, L_0x55d44e9649f0, C4<0>, C4<0>;
v0x55d44e6111e0_0 .net *"_s0", 0 0, L_0x55d44e9646d0;  1 drivers
v0x55d44e610d80_0 .net *"_s10", 0 0, L_0x55d44e9649f0;  1 drivers
v0x55d44e610e60_0 .net *"_s4", 0 0, L_0x55d44e9647b0;  1 drivers
v0x55d44e60ddd0_0 .net *"_s6", 0 0, L_0x55d44e964820;  1 drivers
v0x55d44e60deb0_0 .net *"_s8", 0 0, L_0x55d44e9648e0;  1 drivers
v0x55d44e615100_0 .net "a", 0 0, L_0x55d44e964b70;  1 drivers
v0x55d44e6151c0_0 .net "b", 0 0, L_0x55d44e964ca0;  1 drivers
v0x55d44e616530_0 .net "ca", 0 0, L_0x55d44e964a60;  1 drivers
v0x55d44e6165d0_0 .net "cin", 0 0, L_0x55d44e964dd0;  1 drivers
v0x55d44e612260_0 .net "sum", 0 0, L_0x55d44e964740;  1 drivers
S_0x55d44e6135e0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e61bca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e964f00 .functor XOR 1, L_0x55d44e965490, L_0x55d44e9655c0, C4<0>, C4<0>;
L_0x55d44e964f70 .functor XOR 1, L_0x55d44e964f00, L_0x55d44e965740, C4<0>, C4<0>;
L_0x55d44e965030 .functor AND 1, L_0x55d44e965490, L_0x55d44e9655c0, C4<1>, C4<1>;
L_0x55d44e965140 .functor AND 1, L_0x55d44e965490, L_0x55d44e965740, C4<1>, C4<1>;
L_0x55d44e965200 .functor OR 1, L_0x55d44e965030, L_0x55d44e965140, C4<0>, C4<0>;
L_0x55d44e965310 .functor AND 1, L_0x55d44e965740, L_0x55d44e9655c0, C4<1>, C4<1>;
L_0x55d44e965380 .functor OR 1, L_0x55d44e965200, L_0x55d44e965310, C4<0>, C4<0>;
v0x55d44e60f2e0_0 .net *"_s0", 0 0, L_0x55d44e964f00;  1 drivers
v0x55d44e610690_0 .net *"_s10", 0 0, L_0x55d44e965310;  1 drivers
v0x55d44e610770_0 .net *"_s4", 0 0, L_0x55d44e965030;  1 drivers
v0x55d44e60c2b0_0 .net *"_s6", 0 0, L_0x55d44e965140;  1 drivers
v0x55d44e60c390_0 .net *"_s8", 0 0, L_0x55d44e965200;  1 drivers
v0x55d44e60d700_0 .net "a", 0 0, L_0x55d44e965490;  1 drivers
v0x55d44e60d7c0_0 .net "b", 0 0, L_0x55d44e9655c0;  1 drivers
v0x55d44e60ab50_0 .net "ca", 0 0, L_0x55d44e965380;  1 drivers
v0x55d44e60ac10_0 .net "cin", 0 0, L_0x55d44e965740;  1 drivers
v0x55d44e5fd740_0 .net "sum", 0 0, L_0x55d44e964f70;  1 drivers
S_0x55d44e600210 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e61bca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e965870 .functor XOR 1, L_0x55d44e965d10, L_0x55d44e965f30, C4<0>, C4<0>;
L_0x55d44e9658e0 .functor XOR 1, L_0x55d44e965870, L_0x55d44e9660f0, C4<0>, C4<0>;
L_0x55d44e965950 .functor AND 1, L_0x55d44e965d10, L_0x55d44e965f30, C4<1>, C4<1>;
L_0x55d44e9659c0 .functor AND 1, L_0x55d44e965d10, L_0x55d44e9660f0, C4<1>, C4<1>;
L_0x55d44e965a80 .functor OR 1, L_0x55d44e965950, L_0x55d44e9659c0, C4<0>, C4<0>;
L_0x55d44e965b90 .functor AND 1, L_0x55d44e9660f0, L_0x55d44e965f30, C4<1>, C4<1>;
L_0x55d44e965c00 .functor OR 1, L_0x55d44e965a80, L_0x55d44e965b90, C4<0>, C4<0>;
v0x55d44e608ca0_0 .net *"_s0", 0 0, L_0x55d44e965870;  1 drivers
v0x55d44e608d80_0 .net *"_s10", 0 0, L_0x55d44e965b90;  1 drivers
v0x55d44e6088c0_0 .net *"_s4", 0 0, L_0x55d44e965950;  1 drivers
v0x55d44e6089b0_0 .net *"_s6", 0 0, L_0x55d44e9659c0;  1 drivers
v0x55d44e5ffdf0_0 .net *"_s8", 0 0, L_0x55d44e965a80;  1 drivers
v0x55d44e605d50_0 .net "a", 0 0, L_0x55d44e965d10;  1 drivers
v0x55d44e605e10_0 .net "b", 0 0, L_0x55d44e965f30;  1 drivers
v0x55d44e605970_0 .net "ca", 0 0, L_0x55d44e965c00;  1 drivers
v0x55d44e605a10_0 .net "cin", 0 0, L_0x55d44e9660f0;  1 drivers
v0x55d44e602eb0_0 .net "sum", 0 0, L_0x55d44e9658e0;  1 drivers
S_0x55d44e6081d0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44e61ebf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e5e67d0_0 .net "a", 3 0, L_0x55d44e968dc0;  1 drivers
v0x55d44e5e68d0_0 .net "b", 3 0, L_0x55d44e968eb0;  1 drivers
v0x55d44e5edb00_0 .net "ca", 3 0, L_0x55d44e968c50;  1 drivers
v0x55d44e5edbc0_0 .net "cin", 3 0, L_0x55d44e968fa0;  1 drivers
v0x55d44e5eef30_0 .net "sum", 3 0, L_0x55d44e968bb0;  1 drivers
L_0x55d44e966c30 .part L_0x55d44e968dc0, 0, 1;
L_0x55d44e966d60 .part L_0x55d44e968eb0, 0, 1;
L_0x55d44e966e90 .part L_0x55d44e968fa0, 0, 1;
L_0x55d44e967460 .part L_0x55d44e968dc0, 1, 1;
L_0x55d44e967590 .part L_0x55d44e968eb0, 1, 1;
L_0x55d44e9676c0 .part L_0x55d44e968fa0, 1, 1;
L_0x55d44e967d80 .part L_0x55d44e968dc0, 2, 1;
L_0x55d44e967eb0 .part L_0x55d44e968eb0, 2, 1;
L_0x55d44e968030 .part L_0x55d44e968fa0, 2, 1;
L_0x55d44e968600 .part L_0x55d44e968dc0, 3, 1;
L_0x55d44e9687c0 .part L_0x55d44e968eb0, 3, 1;
L_0x55d44e968980 .part L_0x55d44e968fa0, 3, 1;
L_0x55d44e968bb0 .concat8 [ 1 1 1 1], L_0x55d44e966710, L_0x55d44e967030, L_0x55d44e967860, L_0x55d44e9681d0;
L_0x55d44e968c50 .concat8 [ 1 1 1 1], L_0x55d44e966b20, L_0x55d44e967350, L_0x55d44e967c70, L_0x55d44e9684f0;
S_0x55d44e605280 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e6081d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9662b0 .functor XOR 1, L_0x55d44e966c30, L_0x55d44e966d60, C4<0>, C4<0>;
L_0x55d44e966710 .functor XOR 1, L_0x55d44e9662b0, L_0x55d44e966e90, C4<0>, C4<0>;
L_0x55d44e9667d0 .functor AND 1, L_0x55d44e966c30, L_0x55d44e966d60, C4<1>, C4<1>;
L_0x55d44e9668e0 .functor AND 1, L_0x55d44e966c30, L_0x55d44e966e90, C4<1>, C4<1>;
L_0x55d44e9669a0 .functor OR 1, L_0x55d44e9667d0, L_0x55d44e9668e0, C4<0>, C4<0>;
L_0x55d44e966ab0 .functor AND 1, L_0x55d44e966e90, L_0x55d44e966d60, C4<1>, C4<1>;
L_0x55d44e966b20 .functor OR 1, L_0x55d44e9669a0, L_0x55d44e966ab0, C4<0>, C4<0>;
v0x55d44e600f80_0 .net *"_s0", 0 0, L_0x55d44e9662b0;  1 drivers
v0x55d44e602330_0 .net *"_s10", 0 0, L_0x55d44e966ab0;  1 drivers
v0x55d44e602410_0 .net *"_s4", 0 0, L_0x55d44e9667d0;  1 drivers
v0x55d44e5fdff0_0 .net *"_s6", 0 0, L_0x55d44e9668e0;  1 drivers
v0x55d44e5fe0b0_0 .net *"_s8", 0 0, L_0x55d44e9669a0;  1 drivers
v0x55d44e5ff380_0 .net "a", 0 0, L_0x55d44e966c30;  1 drivers
v0x55d44e5ff440_0 .net "b", 0 0, L_0x55d44e966d60;  1 drivers
v0x55d44e5f38c0_0 .net "ca", 0 0, L_0x55d44e966b20;  1 drivers
v0x55d44e5f3960_0 .net "cin", 0 0, L_0x55d44e966e90;  1 drivers
v0x55d44e5fc400_0 .net "sum", 0 0, L_0x55d44e966710;  1 drivers
S_0x55d44e5fbf90 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e6081d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e966fc0 .functor XOR 1, L_0x55d44e967460, L_0x55d44e967590, C4<0>, C4<0>;
L_0x55d44e967030 .functor XOR 1, L_0x55d44e966fc0, L_0x55d44e9676c0, C4<0>, C4<0>;
L_0x55d44e9670a0 .functor AND 1, L_0x55d44e967460, L_0x55d44e967590, C4<1>, C4<1>;
L_0x55d44e967110 .functor AND 1, L_0x55d44e967460, L_0x55d44e9676c0, C4<1>, C4<1>;
L_0x55d44e9671d0 .functor OR 1, L_0x55d44e9670a0, L_0x55d44e967110, C4<0>, C4<0>;
L_0x55d44e9672e0 .functor AND 1, L_0x55d44e9676c0, L_0x55d44e967590, C4<1>, C4<1>;
L_0x55d44e967350 .functor OR 1, L_0x55d44e9671d0, L_0x55d44e9672e0, C4<0>, C4<0>;
v0x55d44e5f3590_0 .net *"_s0", 0 0, L_0x55d44e966fc0;  1 drivers
v0x55d44e5f9440_0 .net *"_s10", 0 0, L_0x55d44e9672e0;  1 drivers
v0x55d44e5f9020_0 .net *"_s4", 0 0, L_0x55d44e9670a0;  1 drivers
v0x55d44e5f9110_0 .net *"_s6", 0 0, L_0x55d44e967110;  1 drivers
v0x55d44e5f64b0_0 .net *"_s8", 0 0, L_0x55d44e9671d0;  1 drivers
v0x55d44e5f60d0_0 .net "a", 0 0, L_0x55d44e967460;  1 drivers
v0x55d44e5f6190_0 .net "b", 0 0, L_0x55d44e967590;  1 drivers
v0x55d44e5f3120_0 .net "ca", 0 0, L_0x55d44e967350;  1 drivers
v0x55d44e5f31c0_0 .net "cin", 0 0, L_0x55d44e9676c0;  1 drivers
v0x55d44e5fa500_0 .net "sum", 0 0, L_0x55d44e967030;  1 drivers
S_0x55d44e5fb880 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e6081d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9677f0 .functor XOR 1, L_0x55d44e967d80, L_0x55d44e967eb0, C4<0>, C4<0>;
L_0x55d44e967860 .functor XOR 1, L_0x55d44e9677f0, L_0x55d44e968030, C4<0>, C4<0>;
L_0x55d44e967920 .functor AND 1, L_0x55d44e967d80, L_0x55d44e967eb0, C4<1>, C4<1>;
L_0x55d44e967a30 .functor AND 1, L_0x55d44e967d80, L_0x55d44e968030, C4<1>, C4<1>;
L_0x55d44e967af0 .functor OR 1, L_0x55d44e967920, L_0x55d44e967a30, C4<0>, C4<0>;
L_0x55d44e967c00 .functor AND 1, L_0x55d44e968030, L_0x55d44e967eb0, C4<1>, C4<1>;
L_0x55d44e967c70 .functor OR 1, L_0x55d44e967af0, L_0x55d44e967c00, C4<0>, C4<0>;
v0x55d44e5f7580_0 .net *"_s0", 0 0, L_0x55d44e9677f0;  1 drivers
v0x55d44e5f8930_0 .net *"_s10", 0 0, L_0x55d44e967c00;  1 drivers
v0x55d44e5f8a10_0 .net *"_s4", 0 0, L_0x55d44e967920;  1 drivers
v0x55d44e5f45b0_0 .net *"_s6", 0 0, L_0x55d44e967a30;  1 drivers
v0x55d44e5f4690_0 .net *"_s8", 0 0, L_0x55d44e967af0;  1 drivers
v0x55d44e5f59e0_0 .net "a", 0 0, L_0x55d44e967d80;  1 drivers
v0x55d44e5f5aa0_0 .net "b", 0 0, L_0x55d44e967eb0;  1 drivers
v0x55d44e5f16a0_0 .net "ca", 0 0, L_0x55d44e967c70;  1 drivers
v0x55d44e5f1740_0 .net "cin", 0 0, L_0x55d44e968030;  1 drivers
v0x55d44e5f2ae0_0 .net "sum", 0 0, L_0x55d44e967860;  1 drivers
S_0x55d44e5efa00 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e6081d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e968160 .functor XOR 1, L_0x55d44e968600, L_0x55d44e9687c0, C4<0>, C4<0>;
L_0x55d44e9681d0 .functor XOR 1, L_0x55d44e968160, L_0x55d44e968980, C4<0>, C4<0>;
L_0x55d44e968240 .functor AND 1, L_0x55d44e968600, L_0x55d44e9687c0, C4<1>, C4<1>;
L_0x55d44e9682b0 .functor AND 1, L_0x55d44e968600, L_0x55d44e968980, C4<1>, C4<1>;
L_0x55d44e968370 .functor OR 1, L_0x55d44e968240, L_0x55d44e9682b0, C4<0>, C4<0>;
L_0x55d44e968480 .functor AND 1, L_0x55d44e968980, L_0x55d44e9687c0, C4<1>, C4<1>;
L_0x55d44e9684f0 .functor OR 1, L_0x55d44e968370, L_0x55d44e968480, C4<0>, C4<0>;
v0x55d44e5e7030_0 .net *"_s0", 0 0, L_0x55d44e968160;  1 drivers
v0x55d44e5ef620_0 .net *"_s10", 0 0, L_0x55d44e968480;  1 drivers
v0x55d44e5ef700_0 .net *"_s4", 0 0, L_0x55d44e968240;  1 drivers
v0x55d44e5e6b80_0 .net *"_s6", 0 0, L_0x55d44e9682b0;  1 drivers
v0x55d44e5ecab0_0 .net *"_s8", 0 0, L_0x55d44e968370;  1 drivers
v0x55d44e5ec6d0_0 .net "a", 0 0, L_0x55d44e968600;  1 drivers
v0x55d44e5ec790_0 .net "b", 0 0, L_0x55d44e9687c0;  1 drivers
v0x55d44e5e9b60_0 .net "ca", 0 0, L_0x55d44e9684f0;  1 drivers
v0x55d44e5e9c00_0 .net "cin", 0 0, L_0x55d44e968980;  1 drivers
v0x55d44e5e9780_0 .net "sum", 0 0, L_0x55d44e9681d0;  1 drivers
S_0x55d44e5eabb0 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44e61ebf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e5cfbc0_0 .net "a", 3 0, L_0x55d44e96b740;  1 drivers
v0x55d44e5cfcc0_0 .net "b", 3 0, L_0x55d44e96b7e0;  1 drivers
v0x55d44e5cf7e0_0 .net "ca", 3 0, L_0x55d44e96b5d0;  1 drivers
v0x55d44e5cf8a0_0 .net "cin", 3 0, L_0x55d44e96b8d0;  1 drivers
v0x55d44e5cc830_0 .net "sum", 3 0, L_0x55d44e96b530;  1 drivers
L_0x55d44e9695b0 .part L_0x55d44e96b740, 0, 1;
L_0x55d44e9696e0 .part L_0x55d44e96b7e0, 0, 1;
L_0x55d44e969810 .part L_0x55d44e96b8d0, 0, 1;
L_0x55d44e969de0 .part L_0x55d44e96b740, 1, 1;
L_0x55d44e969f10 .part L_0x55d44e96b7e0, 1, 1;
L_0x55d44e96a040 .part L_0x55d44e96b8d0, 1, 1;
L_0x55d44e96a700 .part L_0x55d44e96b740, 2, 1;
L_0x55d44e96a830 .part L_0x55d44e96b7e0, 2, 1;
L_0x55d44e96a9b0 .part L_0x55d44e96b8d0, 2, 1;
L_0x55d44e96af80 .part L_0x55d44e96b740, 3, 1;
L_0x55d44e96b140 .part L_0x55d44e96b7e0, 3, 1;
L_0x55d44e96b300 .part L_0x55d44e96b8d0, 3, 1;
L_0x55d44e96b530 .concat8 [ 1 1 1 1], L_0x55d44e969090, L_0x55d44e9699b0, L_0x55d44e96a1e0, L_0x55d44e96ab50;
L_0x55d44e96b5d0 .concat8 [ 1 1 1 1], L_0x55d44e9694a0, L_0x55d44e969cd0, L_0x55d44e96a5f0, L_0x55d44e96ae70;
S_0x55d44e5e7c60 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e5eabb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e968b40 .functor XOR 1, L_0x55d44e9695b0, L_0x55d44e9696e0, C4<0>, C4<0>;
L_0x55d44e969090 .functor XOR 1, L_0x55d44e968b40, L_0x55d44e969810, C4<0>, C4<0>;
L_0x55d44e969150 .functor AND 1, L_0x55d44e9695b0, L_0x55d44e9696e0, C4<1>, C4<1>;
L_0x55d44e969260 .functor AND 1, L_0x55d44e9695b0, L_0x55d44e969810, C4<1>, C4<1>;
L_0x55d44e969320 .functor OR 1, L_0x55d44e969150, L_0x55d44e969260, C4<0>, C4<0>;
L_0x55d44e969430 .functor AND 1, L_0x55d44e969810, L_0x55d44e9696e0, C4<1>, C4<1>;
L_0x55d44e9694a0 .functor OR 1, L_0x55d44e969320, L_0x55d44e969430, C4<0>, C4<0>;
v0x55d44e5e9090_0 .net *"_s0", 0 0, L_0x55d44e968b40;  1 drivers
v0x55d44e5e9130_0 .net *"_s10", 0 0, L_0x55d44e969430;  1 drivers
v0x55d44e5e4d50_0 .net *"_s4", 0 0, L_0x55d44e969150;  1 drivers
v0x55d44e5e4e40_0 .net *"_s6", 0 0, L_0x55d44e969260;  1 drivers
v0x55d44e5e60e0_0 .net *"_s8", 0 0, L_0x55d44e969320;  1 drivers
v0x55d44e5da530_0 .net "a", 0 0, L_0x55d44e9695b0;  1 drivers
v0x55d44e5da5f0_0 .net "b", 0 0, L_0x55d44e9696e0;  1 drivers
v0x55d44e5e2fc0_0 .net "ca", 0 0, L_0x55d44e9694a0;  1 drivers
v0x55d44e5e3060_0 .net "cin", 0 0, L_0x55d44e969810;  1 drivers
v0x55d44e5e2be0_0 .net "sum", 0 0, L_0x55d44e969090;  1 drivers
S_0x55d44e5da110 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e5eabb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e969940 .functor XOR 1, L_0x55d44e969de0, L_0x55d44e969f10, C4<0>, C4<0>;
L_0x55d44e9699b0 .functor XOR 1, L_0x55d44e969940, L_0x55d44e96a040, C4<0>, C4<0>;
L_0x55d44e969a20 .functor AND 1, L_0x55d44e969de0, L_0x55d44e969f10, C4<1>, C4<1>;
L_0x55d44e969a90 .functor AND 1, L_0x55d44e969de0, L_0x55d44e96a040, C4<1>, C4<1>;
L_0x55d44e969b50 .functor OR 1, L_0x55d44e969a20, L_0x55d44e969a90, C4<0>, C4<0>;
L_0x55d44e969c60 .functor AND 1, L_0x55d44e96a040, L_0x55d44e969f10, C4<1>, C4<1>;
L_0x55d44e969cd0 .functor OR 1, L_0x55d44e969b50, L_0x55d44e969c60, C4<0>, C4<0>;
v0x55d44e5e00f0_0 .net *"_s0", 0 0, L_0x55d44e969940;  1 drivers
v0x55d44e5dfc90_0 .net *"_s10", 0 0, L_0x55d44e969c60;  1 drivers
v0x55d44e5dfd70_0 .net *"_s4", 0 0, L_0x55d44e969a20;  1 drivers
v0x55d44e5dd120_0 .net *"_s6", 0 0, L_0x55d44e969a90;  1 drivers
v0x55d44e5dd200_0 .net *"_s8", 0 0, L_0x55d44e969b50;  1 drivers
v0x55d44e5dcdb0_0 .net "a", 0 0, L_0x55d44e969de0;  1 drivers
v0x55d44e5d9d90_0 .net "b", 0 0, L_0x55d44e969f10;  1 drivers
v0x55d44e5d9e50_0 .net "ca", 0 0, L_0x55d44e969cd0;  1 drivers
v0x55d44e5e10c0_0 .net "cin", 0 0, L_0x55d44e96a040;  1 drivers
v0x55d44e5e24f0_0 .net "sum", 0 0, L_0x55d44e9699b0;  1 drivers
S_0x55d44e5de170 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e5eabb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e96a170 .functor XOR 1, L_0x55d44e96a700, L_0x55d44e96a830, C4<0>, C4<0>;
L_0x55d44e96a1e0 .functor XOR 1, L_0x55d44e96a170, L_0x55d44e96a9b0, C4<0>, C4<0>;
L_0x55d44e96a2a0 .functor AND 1, L_0x55d44e96a700, L_0x55d44e96a830, C4<1>, C4<1>;
L_0x55d44e96a3b0 .functor AND 1, L_0x55d44e96a700, L_0x55d44e96a9b0, C4<1>, C4<1>;
L_0x55d44e96a470 .functor OR 1, L_0x55d44e96a2a0, L_0x55d44e96a3b0, C4<0>, C4<0>;
L_0x55d44e96a580 .functor AND 1, L_0x55d44e96a9b0, L_0x55d44e96a830, C4<1>, C4<1>;
L_0x55d44e96a5f0 .functor OR 1, L_0x55d44e96a470, L_0x55d44e96a580, C4<0>, C4<0>;
v0x55d44e5df620_0 .net *"_s0", 0 0, L_0x55d44e96a170;  1 drivers
v0x55d44e5db220_0 .net *"_s10", 0 0, L_0x55d44e96a580;  1 drivers
v0x55d44e5db300_0 .net *"_s4", 0 0, L_0x55d44e96a2a0;  1 drivers
v0x55d44e5dc650_0 .net *"_s6", 0 0, L_0x55d44e96a3b0;  1 drivers
v0x55d44e5dc730_0 .net *"_s8", 0 0, L_0x55d44e96a470;  1 drivers
v0x55d44e5d8310_0 .net "a", 0 0, L_0x55d44e96a700;  1 drivers
v0x55d44e5d83d0_0 .net "b", 0 0, L_0x55d44e96a830;  1 drivers
v0x55d44e5d96a0_0 .net "ca", 0 0, L_0x55d44e96a5f0;  1 drivers
v0x55d44e5d9740_0 .net "cin", 0 0, L_0x55d44e96a9b0;  1 drivers
v0x55d44e5d6e50_0 .net "sum", 0 0, L_0x55d44e96a1e0;  1 drivers
S_0x55d44e5ca450 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e5eabb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e96aae0 .functor XOR 1, L_0x55d44e96af80, L_0x55d44e96b140, C4<0>, C4<0>;
L_0x55d44e96ab50 .functor XOR 1, L_0x55d44e96aae0, L_0x55d44e96b300, C4<0>, C4<0>;
L_0x55d44e96abc0 .functor AND 1, L_0x55d44e96af80, L_0x55d44e96b140, C4<1>, C4<1>;
L_0x55d44e96ac30 .functor AND 1, L_0x55d44e96af80, L_0x55d44e96b300, C4<1>, C4<1>;
L_0x55d44e96acf0 .functor OR 1, L_0x55d44e96abc0, L_0x55d44e96ac30, C4<0>, C4<0>;
L_0x55d44e96ae00 .functor AND 1, L_0x55d44e96b300, L_0x55d44e96b140, C4<1>, C4<1>;
L_0x55d44e96ae70 .functor OR 1, L_0x55d44e96acf0, L_0x55d44e96ae00, C4<0>, C4<0>;
v0x55d44e5bdbb0_0 .net *"_s0", 0 0, L_0x55d44e96aae0;  1 drivers
v0x55d44e5ccfd0_0 .net *"_s10", 0 0, L_0x55d44e96ae00;  1 drivers
v0x55d44e5cd0b0_0 .net *"_s4", 0 0, L_0x55d44e96abc0;  1 drivers
v0x55d44e5d5a60_0 .net *"_s6", 0 0, L_0x55d44e96ac30;  1 drivers
v0x55d44e5d5b40_0 .net *"_s8", 0 0, L_0x55d44e96acf0;  1 drivers
v0x55d44e5d56f0_0 .net "a", 0 0, L_0x55d44e96af80;  1 drivers
v0x55d44e5ccbb0_0 .net "b", 0 0, L_0x55d44e96b140;  1 drivers
v0x55d44e5ccc70_0 .net "ca", 0 0, L_0x55d44e96ae70;  1 drivers
v0x55d44e5d2b10_0 .net "cin", 0 0, L_0x55d44e96b300;  1 drivers
v0x55d44e5d2730_0 .net "sum", 0 0, L_0x55d44e96ab50;  1 drivers
S_0x55d44e5d3b60 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44e61ebf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e5b6920_0 .net "a", 3 0, L_0x55d44e96e0e0;  1 drivers
v0x55d44e5b6a20_0 .net "b", 3 0, L_0x55d44e96e210;  1 drivers
v0x55d44e5b6540_0 .net "ca", 3 0, L_0x55d44e96df70;  1 drivers
v0x55d44e5b6600_0 .net "cin", 3 0, L_0x55d44e96e340;  1 drivers
v0x55d44e5b3590_0 .net "sum", 3 0, L_0x55d44e96ded0;  1 drivers
L_0x55d44e96be90 .part L_0x55d44e96e0e0, 0, 1;
L_0x55d44e96bfc0 .part L_0x55d44e96e210, 0, 1;
L_0x55d44e96c0f0 .part L_0x55d44e96e340, 0, 1;
L_0x55d44e96c700 .part L_0x55d44e96e0e0, 1, 1;
L_0x55d44e96c830 .part L_0x55d44e96e210, 1, 1;
L_0x55d44e96c960 .part L_0x55d44e96e340, 1, 1;
L_0x55d44e96d0a0 .part L_0x55d44e96e0e0, 2, 1;
L_0x55d44e96d1d0 .part L_0x55d44e96e210, 2, 1;
L_0x55d44e96d350 .part L_0x55d44e96e340, 2, 1;
L_0x55d44e96d920 .part L_0x55d44e96e0e0, 3, 1;
L_0x55d44e96dae0 .part L_0x55d44e96e210, 3, 1;
L_0x55d44e96dca0 .part L_0x55d44e96e340, 3, 1;
L_0x55d44e96ded0 .concat8 [ 1 1 1 1], L_0x55d44e96b970, L_0x55d44e96c290, L_0x55d44e96cb40, L_0x55d44e96d4f0;
L_0x55d44e96df70 .concat8 [ 1 1 1 1], L_0x55d44e96bd80, L_0x55d44e96c5f0, L_0x55d44e96cf90, L_0x55d44e96d810;
S_0x55d44e5d0c10 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e5d3b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e96b4c0 .functor XOR 1, L_0x55d44e96be90, L_0x55d44e96bfc0, C4<0>, C4<0>;
L_0x55d44e96b970 .functor XOR 1, L_0x55d44e96b4c0, L_0x55d44e96c0f0, C4<0>, C4<0>;
L_0x55d44e96ba30 .functor AND 1, L_0x55d44e96be90, L_0x55d44e96bfc0, C4<1>, C4<1>;
L_0x55d44e96bb40 .functor AND 1, L_0x55d44e96be90, L_0x55d44e96c0f0, C4<1>, C4<1>;
L_0x55d44e96bc00 .functor OR 1, L_0x55d44e96ba30, L_0x55d44e96bb40, C4<0>, C4<0>;
L_0x55d44e96bd10 .functor AND 1, L_0x55d44e96c0f0, L_0x55d44e96bfc0, C4<1>, C4<1>;
L_0x55d44e96bd80 .functor OR 1, L_0x55d44e96bc00, L_0x55d44e96bd10, C4<0>, C4<0>;
v0x55d44e5d2040_0 .net *"_s0", 0 0, L_0x55d44e96b4c0;  1 drivers
v0x55d44e5d20e0_0 .net *"_s10", 0 0, L_0x55d44e96bd10;  1 drivers
v0x55d44e5cdcc0_0 .net *"_s4", 0 0, L_0x55d44e96ba30;  1 drivers
v0x55d44e5cddb0_0 .net *"_s6", 0 0, L_0x55d44e96bb40;  1 drivers
v0x55d44e5cf0f0_0 .net *"_s8", 0 0, L_0x55d44e96bc00;  1 drivers
v0x55d44e5cadb0_0 .net "a", 0 0, L_0x55d44e96be90;  1 drivers
v0x55d44e5cae70_0 .net "b", 0 0, L_0x55d44e96bfc0;  1 drivers
v0x55d44e5cc140_0 .net "ca", 0 0, L_0x55d44e96bd80;  1 drivers
v0x55d44e5cc1e0_0 .net "cin", 0 0, L_0x55d44e96c0f0;  1 drivers
v0x55d44e5c0730_0 .net "sum", 0 0, L_0x55d44e96b970;  1 drivers
S_0x55d44e5c9110 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e5d3b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e96c220 .functor XOR 1, L_0x55d44e96c700, L_0x55d44e96c830, C4<0>, C4<0>;
L_0x55d44e96c290 .functor XOR 1, L_0x55d44e96c220, L_0x55d44e96c960, C4<0>, C4<0>;
L_0x55d44e96c300 .functor AND 1, L_0x55d44e96c700, L_0x55d44e96c830, C4<1>, C4<1>;
L_0x55d44e96c370 .functor AND 1, L_0x55d44e96c700, L_0x55d44e96c960, C4<1>, C4<1>;
L_0x55d44e96c430 .functor OR 1, L_0x55d44e96c300, L_0x55d44e96c370, C4<0>, C4<0>;
L_0x55d44e96c540 .functor AND 1, L_0x55d44e96c960, L_0x55d44e96c830, C4<1>, C4<1>;
L_0x55d44e96c5f0 .functor OR 1, L_0x55d44e96c430, L_0x55d44e96c540, C4<0>, C4<0>;
v0x55d44e5c8db0_0 .net *"_s0", 0 0, L_0x55d44e96c220;  1 drivers
v0x55d44e5c0260_0 .net *"_s10", 0 0, L_0x55d44e96c540;  1 drivers
v0x55d44e5c0340_0 .net *"_s4", 0 0, L_0x55d44e96c300;  1 drivers
v0x55d44e5c61c0_0 .net *"_s6", 0 0, L_0x55d44e96c370;  1 drivers
v0x55d44e5c62a0_0 .net *"_s8", 0 0, L_0x55d44e96c430;  1 drivers
v0x55d44e5c5de0_0 .net "a", 0 0, L_0x55d44e96c700;  1 drivers
v0x55d44e5c5ea0_0 .net "b", 0 0, L_0x55d44e96c830;  1 drivers
v0x55d44e5c3270_0 .net "ca", 0 0, L_0x55d44e96c5f0;  1 drivers
v0x55d44e5c3330_0 .net "cin", 0 0, L_0x55d44e96c960;  1 drivers
v0x55d44e5c2f40_0 .net "sum", 0 0, L_0x55d44e96c290;  1 drivers
S_0x55d44e5bfee0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e5d3b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e96cad0 .functor XOR 1, L_0x55d44e96d0a0, L_0x55d44e96d1d0, C4<0>, C4<0>;
L_0x55d44e96cb40 .functor XOR 1, L_0x55d44e96cad0, L_0x55d44e96d350, C4<0>, C4<0>;
L_0x55d44e96cc00 .functor AND 1, L_0x55d44e96d0a0, L_0x55d44e96d1d0, C4<1>, C4<1>;
L_0x55d44e96cd10 .functor AND 1, L_0x55d44e96d0a0, L_0x55d44e96d350, C4<1>, C4<1>;
L_0x55d44e96cdd0 .functor OR 1, L_0x55d44e96cc00, L_0x55d44e96cd10, C4<0>, C4<0>;
L_0x55d44e96cee0 .functor AND 1, L_0x55d44e96d350, L_0x55d44e96d1d0, C4<1>, C4<1>;
L_0x55d44e96cf90 .functor OR 1, L_0x55d44e96cdd0, L_0x55d44e96cee0, C4<0>, C4<0>;
v0x55d44e5c72c0_0 .net *"_s0", 0 0, L_0x55d44e96cad0;  1 drivers
v0x55d44e5c8640_0 .net *"_s10", 0 0, L_0x55d44e96cee0;  1 drivers
v0x55d44e5c8720_0 .net *"_s4", 0 0, L_0x55d44e96cc00;  1 drivers
v0x55d44e5c42c0_0 .net *"_s6", 0 0, L_0x55d44e96cd10;  1 drivers
v0x55d44e5c43a0_0 .net *"_s8", 0 0, L_0x55d44e96cdd0;  1 drivers
v0x55d44e5c5760_0 .net "a", 0 0, L_0x55d44e96d0a0;  1 drivers
v0x55d44e5c1370_0 .net "b", 0 0, L_0x55d44e96d1d0;  1 drivers
v0x55d44e5c1430_0 .net "ca", 0 0, L_0x55d44e96cf90;  1 drivers
v0x55d44e5c27a0_0 .net "cin", 0 0, L_0x55d44e96d350;  1 drivers
v0x55d44e5be460_0 .net "sum", 0 0, L_0x55d44e96cb40;  1 drivers
S_0x55d44e5bf7f0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e5d3b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e96d480 .functor XOR 1, L_0x55d44e96d920, L_0x55d44e96dae0, C4<0>, C4<0>;
L_0x55d44e96d4f0 .functor XOR 1, L_0x55d44e96d480, L_0x55d44e96dca0, C4<0>, C4<0>;
L_0x55d44e96d560 .functor AND 1, L_0x55d44e96d920, L_0x55d44e96dae0, C4<1>, C4<1>;
L_0x55d44e96d5d0 .functor AND 1, L_0x55d44e96d920, L_0x55d44e96dca0, C4<1>, C4<1>;
L_0x55d44e96d690 .functor OR 1, L_0x55d44e96d560, L_0x55d44e96d5d0, C4<0>, C4<0>;
L_0x55d44e96d7a0 .functor AND 1, L_0x55d44e96dca0, L_0x55d44e96dae0, C4<1>, C4<1>;
L_0x55d44e96d810 .functor OR 1, L_0x55d44e96d690, L_0x55d44e96d7a0, C4<0>, C4<0>;
v0x55d44e5b3db0_0 .net *"_s0", 0 0, L_0x55d44e96d480;  1 drivers
v0x55d44e5bc7c0_0 .net *"_s10", 0 0, L_0x55d44e96d7a0;  1 drivers
v0x55d44e5bc8a0_0 .net *"_s4", 0 0, L_0x55d44e96d560;  1 drivers
v0x55d44e5bc3e0_0 .net *"_s6", 0 0, L_0x55d44e96d5d0;  1 drivers
v0x55d44e5bc4c0_0 .net *"_s8", 0 0, L_0x55d44e96d690;  1 drivers
v0x55d44e5b3910_0 .net "a", 0 0, L_0x55d44e96d920;  1 drivers
v0x55d44e5b39d0_0 .net "b", 0 0, L_0x55d44e96dae0;  1 drivers
v0x55d44e5b9870_0 .net "ca", 0 0, L_0x55d44e96d810;  1 drivers
v0x55d44e5b9910_0 .net "cin", 0 0, L_0x55d44e96dca0;  1 drivers
v0x55d44e5b9540_0 .net "sum", 0 0, L_0x55d44e96d4f0;  1 drivers
S_0x55d44e5b4a20 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44e621b40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44e550550_0 .net "a", 15 0, L_0x55d44e9795f0;  1 drivers
v0x55d44e550630_0 .net "b", 15 0, L_0x55d44e9796e0;  1 drivers
v0x55d44e54c1d0_0 .net "ca", 15 0, L_0x55d44e979390;  1 drivers
v0x55d44e54c270_0 .net "cin", 15 0, L_0x55d44e9797d0;  1 drivers
v0x55d44e54d600_0 .net "sum", 15 0, L_0x55d44e9792f0;  1 drivers
L_0x55d44e971100 .part L_0x55d44e9795f0, 0, 4;
L_0x55d44e9711a0 .part L_0x55d44e9796e0, 0, 4;
L_0x55d44e971240 .part L_0x55d44e9797d0, 0, 4;
L_0x55d44e973a90 .part L_0x55d44e9795f0, 4, 4;
L_0x55d44e973b80 .part L_0x55d44e9796e0, 4, 4;
L_0x55d44e973c70 .part L_0x55d44e9797d0, 4, 4;
L_0x55d44e976550 .part L_0x55d44e9795f0, 8, 4;
L_0x55d44e9765f0 .part L_0x55d44e9796e0, 8, 4;
L_0x55d44e9766e0 .part L_0x55d44e9797d0, 8, 4;
L_0x55d44e978ef0 .part L_0x55d44e9795f0, 12, 4;
L_0x55d44e979020 .part L_0x55d44e9796e0, 12, 4;
L_0x55d44e979150 .part L_0x55d44e9797d0, 12, 4;
L_0x55d44e9792f0 .concat8 [ 4 4 4 4], L_0x55d44e970ef0, L_0x55d44e973880, L_0x55d44e976340, L_0x55d44e978ce0;
L_0x55d44e979390 .concat8 [ 4 4 4 4], L_0x55d44e970f90, L_0x55d44e973920, L_0x55d44e9763e0, L_0x55d44e978d80;
S_0x55d44e5b5e50 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44e5b4a20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e59f980_0 .net "a", 3 0, L_0x55d44e971100;  1 drivers
v0x55d44e59fa80_0 .net "b", 3 0, L_0x55d44e9711a0;  1 drivers
v0x55d44e59b600_0 .net "ca", 3 0, L_0x55d44e970f90;  1 drivers
v0x55d44e59b6c0_0 .net "cin", 3 0, L_0x55d44e971240;  1 drivers
v0x55d44e59ca30_0 .net "sum", 3 0, L_0x55d44e970ef0;  1 drivers
L_0x55d44e96eeb0 .part L_0x55d44e971100, 0, 1;
L_0x55d44e96efe0 .part L_0x55d44e9711a0, 0, 1;
L_0x55d44e96f110 .part L_0x55d44e971240, 0, 1;
L_0x55d44e96f720 .part L_0x55d44e971100, 1, 1;
L_0x55d44e96f850 .part L_0x55d44e9711a0, 1, 1;
L_0x55d44e96f980 .part L_0x55d44e971240, 1, 1;
L_0x55d44e9700c0 .part L_0x55d44e971100, 2, 1;
L_0x55d44e9701f0 .part L_0x55d44e9711a0, 2, 1;
L_0x55d44e970370 .part L_0x55d44e971240, 2, 1;
L_0x55d44e970940 .part L_0x55d44e971100, 3, 1;
L_0x55d44e970b00 .part L_0x55d44e9711a0, 3, 1;
L_0x55d44e970cc0 .part L_0x55d44e971240, 3, 1;
L_0x55d44e970ef0 .concat8 [ 1 1 1 1], L_0x55d44e96de60, L_0x55d44e96f2b0, L_0x55d44e96fb60, L_0x55d44e970510;
L_0x55d44e970f90 .concat8 [ 1 1 1 1], L_0x55d44e96eda0, L_0x55d44e96f610, L_0x55d44e96ffb0, L_0x55d44e970830;
S_0x55d44e5b2ea0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e5b5e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e96e470 .functor XOR 1, L_0x55d44e96eeb0, L_0x55d44e96efe0, C4<0>, C4<0>;
L_0x55d44e96de60 .functor XOR 1, L_0x55d44e96e470, L_0x55d44e96f110, C4<0>, C4<0>;
L_0x55d44e96ea10 .functor AND 1, L_0x55d44e96eeb0, L_0x55d44e96efe0, C4<1>, C4<1>;
L_0x55d44e96eb20 .functor AND 1, L_0x55d44e96eeb0, L_0x55d44e96f110, C4<1>, C4<1>;
L_0x55d44e96ebe0 .functor OR 1, L_0x55d44e96ea10, L_0x55d44e96eb20, C4<0>, C4<0>;
L_0x55d44e96ecf0 .functor AND 1, L_0x55d44e96f110, L_0x55d44e96efe0, C4<1>, C4<1>;
L_0x55d44e96eda0 .functor OR 1, L_0x55d44e96ebe0, L_0x55d44e96ecf0, C4<0>, C4<0>;
v0x55d44e5a72f0_0 .net *"_s0", 0 0, L_0x55d44e96e470;  1 drivers
v0x55d44e5a73b0_0 .net *"_s10", 0 0, L_0x55d44e96ecf0;  1 drivers
v0x55d44e5afd80_0 .net *"_s4", 0 0, L_0x55d44e96ea10;  1 drivers
v0x55d44e5afe70_0 .net *"_s6", 0 0, L_0x55d44e96eb20;  1 drivers
v0x55d44e5af9e0_0 .net *"_s8", 0 0, L_0x55d44e96ebe0;  1 drivers
v0x55d44e5a6ed0_0 .net "a", 0 0, L_0x55d44e96eeb0;  1 drivers
v0x55d44e5a6f90_0 .net "b", 0 0, L_0x55d44e96efe0;  1 drivers
v0x55d44e5ace30_0 .net "ca", 0 0, L_0x55d44e96eda0;  1 drivers
v0x55d44e5acef0_0 .net "cin", 0 0, L_0x55d44e96f110;  1 drivers
v0x55d44e5acb00_0 .net "sum", 0 0, L_0x55d44e96de60;  1 drivers
S_0x55d44e5a9ee0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e5b5e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e96f240 .functor XOR 1, L_0x55d44e96f720, L_0x55d44e96f850, C4<0>, C4<0>;
L_0x55d44e96f2b0 .functor XOR 1, L_0x55d44e96f240, L_0x55d44e96f980, C4<0>, C4<0>;
L_0x55d44e96f320 .functor AND 1, L_0x55d44e96f720, L_0x55d44e96f850, C4<1>, C4<1>;
L_0x55d44e96f390 .functor AND 1, L_0x55d44e96f720, L_0x55d44e96f980, C4<1>, C4<1>;
L_0x55d44e96f450 .functor OR 1, L_0x55d44e96f320, L_0x55d44e96f390, C4<0>, C4<0>;
L_0x55d44e96f560 .functor AND 1, L_0x55d44e96f980, L_0x55d44e96f850, C4<1>, C4<1>;
L_0x55d44e96f610 .functor OR 1, L_0x55d44e96f450, L_0x55d44e96f560, C4<0>, C4<0>;
v0x55d44e5a9b80_0 .net *"_s0", 0 0, L_0x55d44e96f240;  1 drivers
v0x55d44e5a6ac0_0 .net *"_s10", 0 0, L_0x55d44e96f560;  1 drivers
v0x55d44e5a6ba0_0 .net *"_s4", 0 0, L_0x55d44e96f320;  1 drivers
v0x55d44e5ade80_0 .net *"_s6", 0 0, L_0x55d44e96f390;  1 drivers
v0x55d44e5adf60_0 .net *"_s8", 0 0, L_0x55d44e96f450;  1 drivers
v0x55d44e5af320_0 .net "a", 0 0, L_0x55d44e96f720;  1 drivers
v0x55d44e5aaf30_0 .net "b", 0 0, L_0x55d44e96f850;  1 drivers
v0x55d44e5aaff0_0 .net "ca", 0 0, L_0x55d44e96f610;  1 drivers
v0x55d44e5ac360_0 .net "cin", 0 0, L_0x55d44e96f980;  1 drivers
v0x55d44e5a7fe0_0 .net "sum", 0 0, L_0x55d44e96f2b0;  1 drivers
S_0x55d44e5a9410 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e5b5e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e96faf0 .functor XOR 1, L_0x55d44e9700c0, L_0x55d44e9701f0, C4<0>, C4<0>;
L_0x55d44e96fb60 .functor XOR 1, L_0x55d44e96faf0, L_0x55d44e970370, C4<0>, C4<0>;
L_0x55d44e96fc20 .functor AND 1, L_0x55d44e9700c0, L_0x55d44e9701f0, C4<1>, C4<1>;
L_0x55d44e96fd30 .functor AND 1, L_0x55d44e9700c0, L_0x55d44e970370, C4<1>, C4<1>;
L_0x55d44e96fdf0 .functor OR 1, L_0x55d44e96fc20, L_0x55d44e96fd30, C4<0>, C4<0>;
L_0x55d44e96ff00 .functor AND 1, L_0x55d44e970370, L_0x55d44e9701f0, C4<1>, C4<1>;
L_0x55d44e96ffb0 .functor OR 1, L_0x55d44e96fdf0, L_0x55d44e96ff00, C4<0>, C4<0>;
v0x55d44e5a5020_0 .net *"_s0", 0 0, L_0x55d44e96faf0;  1 drivers
v0x55d44e5a63d0_0 .net *"_s10", 0 0, L_0x55d44e96ff00;  1 drivers
v0x55d44e5a64b0_0 .net *"_s4", 0 0, L_0x55d44e96fc20;  1 drivers
v0x55d44e594e40_0 .net *"_s6", 0 0, L_0x55d44e96fd30;  1 drivers
v0x55d44e594f20_0 .net *"_s8", 0 0, L_0x55d44e96fdf0;  1 drivers
v0x55d44e5884f0_0 .net "a", 0 0, L_0x55d44e9700c0;  1 drivers
v0x55d44e5885b0_0 .net "b", 0 0, L_0x55d44e9701f0;  1 drivers
v0x55d44e5979c0_0 .net "ca", 0 0, L_0x55d44e96ffb0;  1 drivers
v0x55d44e597a60_0 .net "cin", 0 0, L_0x55d44e970370;  1 drivers
v0x55d44e5a0500_0 .net "sum", 0 0, L_0x55d44e96fb60;  1 drivers
S_0x55d44e5a0070 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e5b5e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9704a0 .functor XOR 1, L_0x55d44e970940, L_0x55d44e970b00, C4<0>, C4<0>;
L_0x55d44e970510 .functor XOR 1, L_0x55d44e9704a0, L_0x55d44e970cc0, C4<0>, C4<0>;
L_0x55d44e970580 .functor AND 1, L_0x55d44e970940, L_0x55d44e970b00, C4<1>, C4<1>;
L_0x55d44e9705f0 .functor AND 1, L_0x55d44e970940, L_0x55d44e970cc0, C4<1>, C4<1>;
L_0x55d44e9706b0 .functor OR 1, L_0x55d44e970580, L_0x55d44e9705f0, C4<0>, C4<0>;
L_0x55d44e9707c0 .functor AND 1, L_0x55d44e970cc0, L_0x55d44e970b00, C4<1>, C4<1>;
L_0x55d44e970830 .functor OR 1, L_0x55d44e9706b0, L_0x55d44e9707c0, C4<0>, C4<0>;
v0x55d44e597670_0 .net *"_s0", 0 0, L_0x55d44e9704a0;  1 drivers
v0x55d44e59d520_0 .net *"_s10", 0 0, L_0x55d44e9707c0;  1 drivers
v0x55d44e59d600_0 .net *"_s4", 0 0, L_0x55d44e970580;  1 drivers
v0x55d44e59d170_0 .net *"_s6", 0 0, L_0x55d44e9705f0;  1 drivers
v0x55d44e59a5b0_0 .net *"_s8", 0 0, L_0x55d44e9706b0;  1 drivers
v0x55d44e59a1d0_0 .net "a", 0 0, L_0x55d44e970940;  1 drivers
v0x55d44e59a290_0 .net "b", 0 0, L_0x55d44e970b00;  1 drivers
v0x55d44e597220_0 .net "ca", 0 0, L_0x55d44e970830;  1 drivers
v0x55d44e5972c0_0 .net "cin", 0 0, L_0x55d44e970cc0;  1 drivers
v0x55d44e59e600_0 .net "sum", 0 0, L_0x55d44e970510;  1 drivers
S_0x55d44e5986b0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44e5b4a20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e582360_0 .net "a", 3 0, L_0x55d44e973a90;  1 drivers
v0x55d44e582460_0 .net "b", 3 0, L_0x55d44e973b80;  1 drivers
v0x55d44e583790_0 .net "ca", 3 0, L_0x55d44e973920;  1 drivers
v0x55d44e583850_0 .net "cin", 3 0, L_0x55d44e973c70;  1 drivers
v0x55d44e57f410_0 .net "sum", 3 0, L_0x55d44e973880;  1 drivers
L_0x55d44e971840 .part L_0x55d44e973a90, 0, 1;
L_0x55d44e971970 .part L_0x55d44e973b80, 0, 1;
L_0x55d44e971aa0 .part L_0x55d44e973c70, 0, 1;
L_0x55d44e9720b0 .part L_0x55d44e973a90, 1, 1;
L_0x55d44e9721e0 .part L_0x55d44e973b80, 1, 1;
L_0x55d44e972310 .part L_0x55d44e973c70, 1, 1;
L_0x55d44e972a50 .part L_0x55d44e973a90, 2, 1;
L_0x55d44e972b80 .part L_0x55d44e973b80, 2, 1;
L_0x55d44e972d00 .part L_0x55d44e973c70, 2, 1;
L_0x55d44e9732d0 .part L_0x55d44e973a90, 3, 1;
L_0x55d44e973490 .part L_0x55d44e973b80, 3, 1;
L_0x55d44e973650 .part L_0x55d44e973c70, 3, 1;
L_0x55d44e973880 .concat8 [ 1 1 1 1], L_0x55d44e9712e0, L_0x55d44e971c40, L_0x55d44e9724f0, L_0x55d44e972ea0;
L_0x55d44e973920 .concat8 [ 1 1 1 1], L_0x55d44e971730, L_0x55d44e971fa0, L_0x55d44e972940, L_0x55d44e9731c0;
S_0x55d44e5957a0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e5986b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e970e80 .functor XOR 1, L_0x55d44e971840, L_0x55d44e971970, C4<0>, C4<0>;
L_0x55d44e9712e0 .functor XOR 1, L_0x55d44e970e80, L_0x55d44e971aa0, C4<0>, C4<0>;
L_0x55d44e9713a0 .functor AND 1, L_0x55d44e971840, L_0x55d44e971970, C4<1>, C4<1>;
L_0x55d44e9714b0 .functor AND 1, L_0x55d44e971840, L_0x55d44e971aa0, C4<1>, C4<1>;
L_0x55d44e971570 .functor OR 1, L_0x55d44e9713a0, L_0x55d44e9714b0, C4<0>, C4<0>;
L_0x55d44e971680 .functor AND 1, L_0x55d44e971aa0, L_0x55d44e971970, C4<1>, C4<1>;
L_0x55d44e971730 .functor OR 1, L_0x55d44e971570, L_0x55d44e971680, C4<0>, C4<0>;
v0x55d44e596bb0_0 .net *"_s0", 0 0, L_0x55d44e970e80;  1 drivers
v0x55d44e58b070_0 .net *"_s10", 0 0, L_0x55d44e971680;  1 drivers
v0x55d44e58b150_0 .net *"_s4", 0 0, L_0x55d44e9713a0;  1 drivers
v0x55d44e593b00_0 .net *"_s6", 0 0, L_0x55d44e9714b0;  1 drivers
v0x55d44e593be0_0 .net *"_s8", 0 0, L_0x55d44e971570;  1 drivers
v0x55d44e593720_0 .net "a", 0 0, L_0x55d44e971840;  1 drivers
v0x55d44e5937e0_0 .net "b", 0 0, L_0x55d44e971970;  1 drivers
v0x55d44e58ac50_0 .net "ca", 0 0, L_0x55d44e971730;  1 drivers
v0x55d44e58acf0_0 .net "cin", 0 0, L_0x55d44e971aa0;  1 drivers
v0x55d44e590c60_0 .net "sum", 0 0, L_0x55d44e9712e0;  1 drivers
S_0x55d44e5907d0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e5986b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e971bd0 .functor XOR 1, L_0x55d44e9720b0, L_0x55d44e9721e0, C4<0>, C4<0>;
L_0x55d44e971c40 .functor XOR 1, L_0x55d44e971bd0, L_0x55d44e972310, C4<0>, C4<0>;
L_0x55d44e971cb0 .functor AND 1, L_0x55d44e9720b0, L_0x55d44e9721e0, C4<1>, C4<1>;
L_0x55d44e971d20 .functor AND 1, L_0x55d44e9720b0, L_0x55d44e972310, C4<1>, C4<1>;
L_0x55d44e971de0 .functor OR 1, L_0x55d44e971cb0, L_0x55d44e971d20, C4<0>, C4<0>;
L_0x55d44e971ef0 .functor AND 1, L_0x55d44e972310, L_0x55d44e9721e0, C4<1>, C4<1>;
L_0x55d44e971fa0 .functor OR 1, L_0x55d44e971de0, L_0x55d44e971ef0, C4<0>, C4<0>;
v0x55d44e58dce0_0 .net *"_s0", 0 0, L_0x55d44e971bd0;  1 drivers
v0x55d44e58d880_0 .net *"_s10", 0 0, L_0x55d44e971ef0;  1 drivers
v0x55d44e58d960_0 .net *"_s4", 0 0, L_0x55d44e971cb0;  1 drivers
v0x55d44e58a8d0_0 .net *"_s6", 0 0, L_0x55d44e971d20;  1 drivers
v0x55d44e58a9b0_0 .net *"_s8", 0 0, L_0x55d44e971de0;  1 drivers
v0x55d44e591c70_0 .net "a", 0 0, L_0x55d44e9720b0;  1 drivers
v0x55d44e593030_0 .net "b", 0 0, L_0x55d44e9721e0;  1 drivers
v0x55d44e5930f0_0 .net "ca", 0 0, L_0x55d44e971fa0;  1 drivers
v0x55d44e58ecb0_0 .net "cin", 0 0, L_0x55d44e972310;  1 drivers
v0x55d44e5900e0_0 .net "sum", 0 0, L_0x55d44e971c40;  1 drivers
S_0x55d44e58bd60 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e5986b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e972480 .functor XOR 1, L_0x55d44e972a50, L_0x55d44e972b80, C4<0>, C4<0>;
L_0x55d44e9724f0 .functor XOR 1, L_0x55d44e972480, L_0x55d44e972d00, C4<0>, C4<0>;
L_0x55d44e9725b0 .functor AND 1, L_0x55d44e972a50, L_0x55d44e972b80, C4<1>, C4<1>;
L_0x55d44e9726c0 .functor AND 1, L_0x55d44e972a50, L_0x55d44e972d00, C4<1>, C4<1>;
L_0x55d44e972780 .functor OR 1, L_0x55d44e9725b0, L_0x55d44e9726c0, C4<0>, C4<0>;
L_0x55d44e972890 .functor AND 1, L_0x55d44e972d00, L_0x55d44e972b80, C4<1>, C4<1>;
L_0x55d44e972940 .functor OR 1, L_0x55d44e972780, L_0x55d44e972890, C4<0>, C4<0>;
v0x55d44e58d210_0 .net *"_s0", 0 0, L_0x55d44e972480;  1 drivers
v0x55d44e588e50_0 .net *"_s10", 0 0, L_0x55d44e972890;  1 drivers
v0x55d44e588f30_0 .net *"_s4", 0 0, L_0x55d44e9725b0;  1 drivers
v0x55d44e58a1e0_0 .net *"_s6", 0 0, L_0x55d44e9726c0;  1 drivers
v0x55d44e58a2c0_0 .net *"_s8", 0 0, L_0x55d44e972780;  1 drivers
v0x55d44e57e720_0 .net "a", 0 0, L_0x55d44e972a50;  1 drivers
v0x55d44e57e7e0_0 .net "b", 0 0, L_0x55d44e972b80;  1 drivers
v0x55d44e5871b0_0 .net "ca", 0 0, L_0x55d44e972940;  1 drivers
v0x55d44e587250_0 .net "cin", 0 0, L_0x55d44e972d00;  1 drivers
v0x55d44e586e80_0 .net "sum", 0 0, L_0x55d44e9724f0;  1 drivers
S_0x55d44e57e300 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e5986b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e972e30 .functor XOR 1, L_0x55d44e9732d0, L_0x55d44e973490, C4<0>, C4<0>;
L_0x55d44e972ea0 .functor XOR 1, L_0x55d44e972e30, L_0x55d44e973650, C4<0>, C4<0>;
L_0x55d44e972f10 .functor AND 1, L_0x55d44e9732d0, L_0x55d44e973490, C4<1>, C4<1>;
L_0x55d44e972f80 .functor AND 1, L_0x55d44e9732d0, L_0x55d44e973650, C4<1>, C4<1>;
L_0x55d44e973040 .functor OR 1, L_0x55d44e972f10, L_0x55d44e972f80, C4<0>, C4<0>;
L_0x55d44e973150 .functor AND 1, L_0x55d44e973650, L_0x55d44e973490, C4<1>, C4<1>;
L_0x55d44e9731c0 .functor OR 1, L_0x55d44e973040, L_0x55d44e973150, C4<0>, C4<0>;
v0x55d44e5842e0_0 .net *"_s0", 0 0, L_0x55d44e972e30;  1 drivers
v0x55d44e583e80_0 .net *"_s10", 0 0, L_0x55d44e973150;  1 drivers
v0x55d44e583f60_0 .net *"_s4", 0 0, L_0x55d44e972f10;  1 drivers
v0x55d44e581310_0 .net *"_s6", 0 0, L_0x55d44e972f80;  1 drivers
v0x55d44e5813f0_0 .net *"_s8", 0 0, L_0x55d44e973040;  1 drivers
v0x55d44e580fa0_0 .net "a", 0 0, L_0x55d44e9732d0;  1 drivers
v0x55d44e57df80_0 .net "b", 0 0, L_0x55d44e973490;  1 drivers
v0x55d44e57e040_0 .net "ca", 0 0, L_0x55d44e9731c0;  1 drivers
v0x55d44e5852b0_0 .net "cin", 0 0, L_0x55d44e973650;  1 drivers
v0x55d44e5866e0_0 .net "sum", 0 0, L_0x55d44e972ea0;  1 drivers
S_0x55d44e580840 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44e5b4a20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e563fe0_0 .net "a", 3 0, L_0x55d44e976550;  1 drivers
v0x55d44e5640e0_0 .net "b", 3 0, L_0x55d44e9765f0;  1 drivers
v0x55d44e56b310_0 .net "ca", 3 0, L_0x55d44e9763e0;  1 drivers
v0x55d44e56b3d0_0 .net "cin", 3 0, L_0x55d44e9766e0;  1 drivers
v0x55d44e56c740_0 .net "sum", 3 0, L_0x55d44e976340;  1 drivers
L_0x55d44e974300 .part L_0x55d44e976550, 0, 1;
L_0x55d44e974430 .part L_0x55d44e9765f0, 0, 1;
L_0x55d44e974560 .part L_0x55d44e9766e0, 0, 1;
L_0x55d44e974b70 .part L_0x55d44e976550, 1, 1;
L_0x55d44e974ca0 .part L_0x55d44e9765f0, 1, 1;
L_0x55d44e974dd0 .part L_0x55d44e9766e0, 1, 1;
L_0x55d44e975510 .part L_0x55d44e976550, 2, 1;
L_0x55d44e975640 .part L_0x55d44e9765f0, 2, 1;
L_0x55d44e9757c0 .part L_0x55d44e9766e0, 2, 1;
L_0x55d44e975d90 .part L_0x55d44e976550, 3, 1;
L_0x55d44e975f50 .part L_0x55d44e9765f0, 3, 1;
L_0x55d44e976110 .part L_0x55d44e9766e0, 3, 1;
L_0x55d44e976340 .concat8 [ 1 1 1 1], L_0x55d44e973da0, L_0x55d44e974700, L_0x55d44e974fb0, L_0x55d44e975960;
L_0x55d44e9763e0 .concat8 [ 1 1 1 1], L_0x55d44e9741f0, L_0x55d44e974a60, L_0x55d44e975400, L_0x55d44e975c80;
S_0x55d44e57d890 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e580840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e973810 .functor XOR 1, L_0x55d44e974300, L_0x55d44e974430, C4<0>, C4<0>;
L_0x55d44e973da0 .functor XOR 1, L_0x55d44e973810, L_0x55d44e974560, C4<0>, C4<0>;
L_0x55d44e973e60 .functor AND 1, L_0x55d44e974300, L_0x55d44e974430, C4<1>, C4<1>;
L_0x55d44e973f70 .functor AND 1, L_0x55d44e974300, L_0x55d44e974560, C4<1>, C4<1>;
L_0x55d44e974030 .functor OR 1, L_0x55d44e973e60, L_0x55d44e973f70, C4<0>, C4<0>;
L_0x55d44e974140 .functor AND 1, L_0x55d44e974560, L_0x55d44e974430, C4<1>, C4<1>;
L_0x55d44e9741f0 .functor OR 1, L_0x55d44e974030, L_0x55d44e974140, C4<0>, C4<0>;
v0x55d44e571ce0_0 .net *"_s0", 0 0, L_0x55d44e973810;  1 drivers
v0x55d44e571d80_0 .net *"_s10", 0 0, L_0x55d44e974140;  1 drivers
v0x55d44e57a770_0 .net *"_s4", 0 0, L_0x55d44e973e60;  1 drivers
v0x55d44e57a860_0 .net *"_s6", 0 0, L_0x55d44e973f70;  1 drivers
v0x55d44e57a390_0 .net *"_s8", 0 0, L_0x55d44e974030;  1 drivers
v0x55d44e5718c0_0 .net "a", 0 0, L_0x55d44e974300;  1 drivers
v0x55d44e571980_0 .net "b", 0 0, L_0x55d44e974430;  1 drivers
v0x55d44e577820_0 .net "ca", 0 0, L_0x55d44e9741f0;  1 drivers
v0x55d44e5778c0_0 .net "cin", 0 0, L_0x55d44e974560;  1 drivers
v0x55d44e5774f0_0 .net "sum", 0 0, L_0x55d44e973da0;  1 drivers
S_0x55d44e5748d0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e580840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e974690 .functor XOR 1, L_0x55d44e974b70, L_0x55d44e974ca0, C4<0>, C4<0>;
L_0x55d44e974700 .functor XOR 1, L_0x55d44e974690, L_0x55d44e974dd0, C4<0>, C4<0>;
L_0x55d44e974770 .functor AND 1, L_0x55d44e974b70, L_0x55d44e974ca0, C4<1>, C4<1>;
L_0x55d44e9747e0 .functor AND 1, L_0x55d44e974b70, L_0x55d44e974dd0, C4<1>, C4<1>;
L_0x55d44e9748a0 .functor OR 1, L_0x55d44e974770, L_0x55d44e9747e0, C4<0>, C4<0>;
L_0x55d44e9749b0 .functor AND 1, L_0x55d44e974dd0, L_0x55d44e974ca0, C4<1>, C4<1>;
L_0x55d44e974a60 .functor OR 1, L_0x55d44e9748a0, L_0x55d44e9749b0, C4<0>, C4<0>;
v0x55d44e574570_0 .net *"_s0", 0 0, L_0x55d44e974690;  1 drivers
v0x55d44e571540_0 .net *"_s10", 0 0, L_0x55d44e9749b0;  1 drivers
v0x55d44e571620_0 .net *"_s4", 0 0, L_0x55d44e974770;  1 drivers
v0x55d44e578870_0 .net *"_s6", 0 0, L_0x55d44e9747e0;  1 drivers
v0x55d44e578950_0 .net *"_s8", 0 0, L_0x55d44e9748a0;  1 drivers
v0x55d44e579ca0_0 .net "a", 0 0, L_0x55d44e974b70;  1 drivers
v0x55d44e579d60_0 .net "b", 0 0, L_0x55d44e974ca0;  1 drivers
v0x55d44e575920_0 .net "ca", 0 0, L_0x55d44e974a60;  1 drivers
v0x55d44e5759c0_0 .net "cin", 0 0, L_0x55d44e974dd0;  1 drivers
v0x55d44e576e00_0 .net "sum", 0 0, L_0x55d44e974700;  1 drivers
S_0x55d44e5729d0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e580840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e974f40 .functor XOR 1, L_0x55d44e975510, L_0x55d44e975640, C4<0>, C4<0>;
L_0x55d44e974fb0 .functor XOR 1, L_0x55d44e974f40, L_0x55d44e9757c0, C4<0>, C4<0>;
L_0x55d44e975070 .functor AND 1, L_0x55d44e975510, L_0x55d44e975640, C4<1>, C4<1>;
L_0x55d44e975180 .functor AND 1, L_0x55d44e975510, L_0x55d44e9757c0, C4<1>, C4<1>;
L_0x55d44e975240 .functor OR 1, L_0x55d44e975070, L_0x55d44e975180, C4<0>, C4<0>;
L_0x55d44e975350 .functor AND 1, L_0x55d44e9757c0, L_0x55d44e975640, C4<1>, C4<1>;
L_0x55d44e975400 .functor OR 1, L_0x55d44e975240, L_0x55d44e975350, C4<0>, C4<0>;
v0x55d44e573eb0_0 .net *"_s0", 0 0, L_0x55d44e974f40;  1 drivers
v0x55d44e56fac0_0 .net *"_s10", 0 0, L_0x55d44e975350;  1 drivers
v0x55d44e56fba0_0 .net *"_s4", 0 0, L_0x55d44e975070;  1 drivers
v0x55d44e570e50_0 .net *"_s6", 0 0, L_0x55d44e975180;  1 drivers
v0x55d44e570f30_0 .net *"_s8", 0 0, L_0x55d44e975240;  1 drivers
v0x55d44e56e5c0_0 .net "a", 0 0, L_0x55d44e975510;  1 drivers
v0x55d44e561c00_0 .net "b", 0 0, L_0x55d44e975640;  1 drivers
v0x55d44e561cc0_0 .net "ca", 0 0, L_0x55d44e975400;  1 drivers
v0x55d44e5552b0_0 .net "cin", 0 0, L_0x55d44e9757c0;  1 drivers
v0x55d44e564780_0 .net "sum", 0 0, L_0x55d44e974fb0;  1 drivers
S_0x55d44e56d210 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e580840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9758f0 .functor XOR 1, L_0x55d44e975d90, L_0x55d44e975f50, C4<0>, C4<0>;
L_0x55d44e975960 .functor XOR 1, L_0x55d44e9758f0, L_0x55d44e976110, C4<0>, C4<0>;
L_0x55d44e9759d0 .functor AND 1, L_0x55d44e975d90, L_0x55d44e975f50, C4<1>, C4<1>;
L_0x55d44e975a40 .functor AND 1, L_0x55d44e975d90, L_0x55d44e976110, C4<1>, C4<1>;
L_0x55d44e975b00 .functor OR 1, L_0x55d44e9759d0, L_0x55d44e975a40, C4<0>, C4<0>;
L_0x55d44e975c10 .functor AND 1, L_0x55d44e976110, L_0x55d44e975f50, C4<1>, C4<1>;
L_0x55d44e975c80 .functor OR 1, L_0x55d44e975b00, L_0x55d44e975c10, C4<0>, C4<0>;
v0x55d44e56ceb0_0 .net *"_s0", 0 0, L_0x55d44e9758f0;  1 drivers
v0x55d44e564360_0 .net *"_s10", 0 0, L_0x55d44e975c10;  1 drivers
v0x55d44e564440_0 .net *"_s4", 0 0, L_0x55d44e9759d0;  1 drivers
v0x55d44e56a2c0_0 .net *"_s6", 0 0, L_0x55d44e975a40;  1 drivers
v0x55d44e56a3a0_0 .net *"_s8", 0 0, L_0x55d44e975b00;  1 drivers
v0x55d44e569ee0_0 .net "a", 0 0, L_0x55d44e975d90;  1 drivers
v0x55d44e569fa0_0 .net "b", 0 0, L_0x55d44e975f50;  1 drivers
v0x55d44e567370_0 .net "ca", 0 0, L_0x55d44e975c80;  1 drivers
v0x55d44e567410_0 .net "cin", 0 0, L_0x55d44e976110;  1 drivers
v0x55d44e567040_0 .net "sum", 0 0, L_0x55d44e975960;  1 drivers
S_0x55d44e5683c0 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44e5b4a20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e552070_0 .net "a", 3 0, L_0x55d44e978ef0;  1 drivers
v0x55d44e552170_0 .net "b", 3 0, L_0x55d44e979020;  1 drivers
v0x55d44e5534a0_0 .net "ca", 3 0, L_0x55d44e978d80;  1 drivers
v0x55d44e553560_0 .net "cin", 3 0, L_0x55d44e979150;  1 drivers
v0x55d44e54f120_0 .net "sum", 3 0, L_0x55d44e978ce0;  1 drivers
L_0x55d44e976ca0 .part L_0x55d44e978ef0, 0, 1;
L_0x55d44e976dd0 .part L_0x55d44e979020, 0, 1;
L_0x55d44e976f00 .part L_0x55d44e979150, 0, 1;
L_0x55d44e977510 .part L_0x55d44e978ef0, 1, 1;
L_0x55d44e977640 .part L_0x55d44e979020, 1, 1;
L_0x55d44e977770 .part L_0x55d44e979150, 1, 1;
L_0x55d44e977eb0 .part L_0x55d44e978ef0, 2, 1;
L_0x55d44e977fe0 .part L_0x55d44e979020, 2, 1;
L_0x55d44e978160 .part L_0x55d44e979150, 2, 1;
L_0x55d44e978730 .part L_0x55d44e978ef0, 3, 1;
L_0x55d44e9788f0 .part L_0x55d44e979020, 3, 1;
L_0x55d44e978ab0 .part L_0x55d44e979150, 3, 1;
L_0x55d44e978ce0 .concat8 [ 1 1 1 1], L_0x55d44e976780, L_0x55d44e9770a0, L_0x55d44e977950, L_0x55d44e978300;
L_0x55d44e978d80 .concat8 [ 1 1 1 1], L_0x55d44e976b90, L_0x55d44e977400, L_0x55d44e977da0, L_0x55d44e978620;
S_0x55d44e565470 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e5683c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9762d0 .functor XOR 1, L_0x55d44e976ca0, L_0x55d44e976dd0, C4<0>, C4<0>;
L_0x55d44e976780 .functor XOR 1, L_0x55d44e9762d0, L_0x55d44e976f00, C4<0>, C4<0>;
L_0x55d44e976840 .functor AND 1, L_0x55d44e976ca0, L_0x55d44e976dd0, C4<1>, C4<1>;
L_0x55d44e976950 .functor AND 1, L_0x55d44e976ca0, L_0x55d44e976f00, C4<1>, C4<1>;
L_0x55d44e976a10 .functor OR 1, L_0x55d44e976840, L_0x55d44e976950, C4<0>, C4<0>;
L_0x55d44e976b20 .functor AND 1, L_0x55d44e976f00, L_0x55d44e976dd0, C4<1>, C4<1>;
L_0x55d44e976b90 .functor OR 1, L_0x55d44e976a10, L_0x55d44e976b20, C4<0>, C4<0>;
v0x55d44e566920_0 .net *"_s0", 0 0, L_0x55d44e9762d0;  1 drivers
v0x55d44e562560_0 .net *"_s10", 0 0, L_0x55d44e976b20;  1 drivers
v0x55d44e562640_0 .net *"_s4", 0 0, L_0x55d44e976840;  1 drivers
v0x55d44e5638f0_0 .net *"_s6", 0 0, L_0x55d44e976950;  1 drivers
v0x55d44e5639d0_0 .net *"_s8", 0 0, L_0x55d44e976a10;  1 drivers
v0x55d44e557e30_0 .net "a", 0 0, L_0x55d44e976ca0;  1 drivers
v0x55d44e557ed0_0 .net "b", 0 0, L_0x55d44e976dd0;  1 drivers
v0x55d44e5608c0_0 .net "ca", 0 0, L_0x55d44e976b90;  1 drivers
v0x55d44e560980_0 .net "cin", 0 0, L_0x55d44e976f00;  1 drivers
v0x55d44e560590_0 .net "sum", 0 0, L_0x55d44e976780;  1 drivers
S_0x55d44e557a30 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e5683c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e977030 .functor XOR 1, L_0x55d44e977510, L_0x55d44e977640, C4<0>, C4<0>;
L_0x55d44e9770a0 .functor XOR 1, L_0x55d44e977030, L_0x55d44e977770, C4<0>, C4<0>;
L_0x55d44e977110 .functor AND 1, L_0x55d44e977510, L_0x55d44e977640, C4<1>, C4<1>;
L_0x55d44e977180 .functor AND 1, L_0x55d44e977510, L_0x55d44e977770, C4<1>, C4<1>;
L_0x55d44e977240 .functor OR 1, L_0x55d44e977110, L_0x55d44e977180, C4<0>, C4<0>;
L_0x55d44e977350 .functor AND 1, L_0x55d44e977770, L_0x55d44e977640, C4<1>, C4<1>;
L_0x55d44e977400 .functor OR 1, L_0x55d44e977240, L_0x55d44e977350, C4<0>, C4<0>;
v0x55d44e55da10_0 .net *"_s0", 0 0, L_0x55d44e977030;  1 drivers
v0x55d44e55d590_0 .net *"_s10", 0 0, L_0x55d44e977350;  1 drivers
v0x55d44e55d650_0 .net *"_s4", 0 0, L_0x55d44e977110;  1 drivers
v0x55d44e55aa40_0 .net *"_s6", 0 0, L_0x55d44e977180;  1 drivers
v0x55d44e55ab20_0 .net *"_s8", 0 0, L_0x55d44e977240;  1 drivers
v0x55d44e55a6d0_0 .net "a", 0 0, L_0x55d44e977510;  1 drivers
v0x55d44e557690_0 .net "b", 0 0, L_0x55d44e977640;  1 drivers
v0x55d44e557750_0 .net "ca", 0 0, L_0x55d44e977400;  1 drivers
v0x55d44e55e9c0_0 .net "cin", 0 0, L_0x55d44e977770;  1 drivers
v0x55d44e55fdf0_0 .net "sum", 0 0, L_0x55d44e9770a0;  1 drivers
S_0x55d44e55ba70 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e5683c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9778e0 .functor XOR 1, L_0x55d44e977eb0, L_0x55d44e977fe0, C4<0>, C4<0>;
L_0x55d44e977950 .functor XOR 1, L_0x55d44e9778e0, L_0x55d44e978160, C4<0>, C4<0>;
L_0x55d44e977a10 .functor AND 1, L_0x55d44e977eb0, L_0x55d44e977fe0, C4<1>, C4<1>;
L_0x55d44e977b20 .functor AND 1, L_0x55d44e977eb0, L_0x55d44e978160, C4<1>, C4<1>;
L_0x55d44e977be0 .functor OR 1, L_0x55d44e977a10, L_0x55d44e977b20, C4<0>, C4<0>;
L_0x55d44e977cf0 .functor AND 1, L_0x55d44e978160, L_0x55d44e977fe0, C4<1>, C4<1>;
L_0x55d44e977da0 .functor OR 1, L_0x55d44e977be0, L_0x55d44e977cf0, C4<0>, C4<0>;
v0x55d44e55cf20_0 .net *"_s0", 0 0, L_0x55d44e9778e0;  1 drivers
v0x55d44e558b20_0 .net *"_s10", 0 0, L_0x55d44e977cf0;  1 drivers
v0x55d44e558c00_0 .net *"_s4", 0 0, L_0x55d44e977a10;  1 drivers
v0x55d44e559f50_0 .net *"_s6", 0 0, L_0x55d44e977b20;  1 drivers
v0x55d44e55a030_0 .net *"_s8", 0 0, L_0x55d44e977be0;  1 drivers
v0x55d44e555c10_0 .net "a", 0 0, L_0x55d44e977eb0;  1 drivers
v0x55d44e555cd0_0 .net "b", 0 0, L_0x55d44e977fe0;  1 drivers
v0x55d44e556fa0_0 .net "ca", 0 0, L_0x55d44e977da0;  1 drivers
v0x55d44e557040_0 .net "cin", 0 0, L_0x55d44e978160;  1 drivers
v0x55d44e54b590_0 .net "sum", 0 0, L_0x55d44e977950;  1 drivers
S_0x55d44e553f70 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e5683c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e978290 .functor XOR 1, L_0x55d44e978730, L_0x55d44e9788f0, C4<0>, C4<0>;
L_0x55d44e978300 .functor XOR 1, L_0x55d44e978290, L_0x55d44e978ab0, C4<0>, C4<0>;
L_0x55d44e978370 .functor AND 1, L_0x55d44e978730, L_0x55d44e9788f0, C4<1>, C4<1>;
L_0x55d44e9783e0 .functor AND 1, L_0x55d44e978730, L_0x55d44e978ab0, C4<1>, C4<1>;
L_0x55d44e9784a0 .functor OR 1, L_0x55d44e978370, L_0x55d44e9783e0, C4<0>, C4<0>;
L_0x55d44e9785b0 .functor AND 1, L_0x55d44e978ab0, L_0x55d44e9788f0, C4<1>, C4<1>;
L_0x55d44e978620 .functor OR 1, L_0x55d44e9784a0, L_0x55d44e9785b0, C4<0>, C4<0>;
v0x55d44e553c10_0 .net *"_s0", 0 0, L_0x55d44e978290;  1 drivers
v0x55d44e54b0c0_0 .net *"_s10", 0 0, L_0x55d44e9785b0;  1 drivers
v0x55d44e54b1a0_0 .net *"_s4", 0 0, L_0x55d44e978370;  1 drivers
v0x55d44e551020_0 .net *"_s6", 0 0, L_0x55d44e9783e0;  1 drivers
v0x55d44e551100_0 .net *"_s8", 0 0, L_0x55d44e9784a0;  1 drivers
v0x55d44e550cb0_0 .net "a", 0 0, L_0x55d44e978730;  1 drivers
v0x55d44e54e0d0_0 .net "b", 0 0, L_0x55d44e9788f0;  1 drivers
v0x55d44e54e190_0 .net "ca", 0 0, L_0x55d44e978620;  1 drivers
v0x55d44e54dcf0_0 .net "cin", 0 0, L_0x55d44e978ab0;  1 drivers
v0x55d44e54ad40_0 .net "sum", 0 0, L_0x55d44e978300;  1 drivers
S_0x55d44e547530 .scope module, "FA_1" "thirtBitAdder" 5 14, 6 3 0, S_0x55d44e61a810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44e4713a0_0 .net "a", 31 0, L_0x55d44e98f9b0;  1 drivers
v0x55d44e4714a0_0 .net "b", 31 0, L_0x55d44e98faa0;  1 drivers
v0x55d44e470fc0_0 .net "ca", 31 0, L_0x55d44e98f820;  1 drivers
v0x55d44e471080_0 .net "cin", 31 0, L_0x55d44e98fb90;  1 drivers
v0x55d44e46e010_0 .net "sum", 31 0, L_0x55d44e98f6e0;  1 drivers
L_0x55d44e984840 .part L_0x55d44e98f9b0, 0, 16;
L_0x55d44e9848e0 .part L_0x55d44e98faa0, 0, 16;
L_0x55d44e984980 .part L_0x55d44e98fb90, 0, 16;
L_0x55d44e98f3d0 .part L_0x55d44e98f9b0, 16, 16;
L_0x55d44e98f4c0 .part L_0x55d44e98faa0, 16, 16;
L_0x55d44e98f5b0 .part L_0x55d44e98fb90, 16, 16;
L_0x55d44e98f6e0 .concat8 [ 16 16 0 0], L_0x55d44e984540, L_0x55d44e98f0d0;
L_0x55d44e98f820 .concat8 [ 16 16 0 0], L_0x55d44e9845e0, L_0x55d44e98f170;
S_0x55d44e53e680 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44e547530;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44e4e02b0_0 .net "a", 15 0, L_0x55d44e984840;  1 drivers
v0x55d44e4e0390_0 .net "b", 15 0, L_0x55d44e9848e0;  1 drivers
v0x55d44e4dfed0_0 .net "ca", 15 0, L_0x55d44e9845e0;  1 drivers
v0x55d44e4dff70_0 .net "cin", 15 0, L_0x55d44e984980;  1 drivers
v0x55d44e4d7400_0 .net "sum", 15 0, L_0x55d44e984540;  1 drivers
L_0x55d44e97c4b0 .part L_0x55d44e984840, 0, 4;
L_0x55d44e97c550 .part L_0x55d44e9848e0, 0, 4;
L_0x55d44e97c5f0 .part L_0x55d44e984980, 0, 4;
L_0x55d44e97ee40 .part L_0x55d44e984840, 4, 4;
L_0x55d44e97ef30 .part L_0x55d44e9848e0, 4, 4;
L_0x55d44e97f020 .part L_0x55d44e984980, 4, 4;
L_0x55d44e981860 .part L_0x55d44e984840, 8, 4;
L_0x55d44e981900 .part L_0x55d44e9848e0, 8, 4;
L_0x55d44e9819f0 .part L_0x55d44e984980, 8, 4;
L_0x55d44e984140 .part L_0x55d44e984840, 12, 4;
L_0x55d44e984270 .part L_0x55d44e9848e0, 12, 4;
L_0x55d44e9843a0 .part L_0x55d44e984980, 12, 4;
L_0x55d44e984540 .concat8 [ 4 4 4 4], L_0x55d44e97c2a0, L_0x55d44e97ec30, L_0x55d44e981650, L_0x55d44e983f30;
L_0x55d44e9845e0 .concat8 [ 4 4 4 4], L_0x55d44e97c340, L_0x55d44e97ecd0, L_0x55d44e9816f0, L_0x55d44e983fd0;
S_0x55d44e5445e0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44e53e680;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e52f8b0_0 .net "a", 3 0, L_0x55d44e97c4b0;  1 drivers
v0x55d44e52f9b0_0 .net "b", 3 0, L_0x55d44e97c550;  1 drivers
v0x55d44e523df0_0 .net "ca", 3 0, L_0x55d44e97c340;  1 drivers
v0x55d44e523eb0_0 .net "cin", 3 0, L_0x55d44e97c5f0;  1 drivers
v0x55d44e52c880_0 .net "sum", 3 0, L_0x55d44e97c2a0;  1 drivers
L_0x55d44e97a260 .part L_0x55d44e97c4b0, 0, 1;
L_0x55d44e97a390 .part L_0x55d44e97c550, 0, 1;
L_0x55d44e97a4c0 .part L_0x55d44e97c5f0, 0, 1;
L_0x55d44e97aad0 .part L_0x55d44e97c4b0, 1, 1;
L_0x55d44e97ac00 .part L_0x55d44e97c550, 1, 1;
L_0x55d44e97ad30 .part L_0x55d44e97c5f0, 1, 1;
L_0x55d44e97b470 .part L_0x55d44e97c4b0, 2, 1;
L_0x55d44e97b5a0 .part L_0x55d44e97c550, 2, 1;
L_0x55d44e97b720 .part L_0x55d44e97c5f0, 2, 1;
L_0x55d44e97bcf0 .part L_0x55d44e97c4b0, 3, 1;
L_0x55d44e97beb0 .part L_0x55d44e97c550, 3, 1;
L_0x55d44e97c070 .part L_0x55d44e97c5f0, 3, 1;
L_0x55d44e97c2a0 .concat8 [ 1 1 1 1], L_0x55d44e978c70, L_0x55d44e97a660, L_0x55d44e97af10, L_0x55d44e97b8c0;
L_0x55d44e97c340 .concat8 [ 1 1 1 1], L_0x55d44e97a150, L_0x55d44e97a9c0, L_0x55d44e97b360, L_0x55d44e97bbe0;
S_0x55d44e541690 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e5445e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e979280 .functor XOR 1, L_0x55d44e97a260, L_0x55d44e97a390, C4<0>, C4<0>;
L_0x55d44e978c70 .functor XOR 1, L_0x55d44e979280, L_0x55d44e97a4c0, C4<0>, C4<0>;
L_0x55d44e979e00 .functor AND 1, L_0x55d44e97a260, L_0x55d44e97a390, C4<1>, C4<1>;
L_0x55d44e979f10 .functor AND 1, L_0x55d44e97a260, L_0x55d44e97a4c0, C4<1>, C4<1>;
L_0x55d44e979fd0 .functor OR 1, L_0x55d44e979e00, L_0x55d44e979f10, C4<0>, C4<0>;
L_0x55d44e97a0e0 .functor AND 1, L_0x55d44e97a4c0, L_0x55d44e97a390, C4<1>, C4<1>;
L_0x55d44e97a150 .functor OR 1, L_0x55d44e979fd0, L_0x55d44e97a0e0, C4<0>, C4<0>;
v0x55d44e541330_0 .net *"_s0", 0 0, L_0x55d44e979280;  1 drivers
v0x55d44e53e300_0 .net *"_s10", 0 0, L_0x55d44e97a0e0;  1 drivers
v0x55d44e53e3e0_0 .net *"_s4", 0 0, L_0x55d44e979e00;  1 drivers
v0x55d44e545630_0 .net *"_s6", 0 0, L_0x55d44e979f10;  1 drivers
v0x55d44e545710_0 .net *"_s8", 0 0, L_0x55d44e979fd0;  1 drivers
v0x55d44e546ad0_0 .net "a", 0 0, L_0x55d44e97a260;  1 drivers
v0x55d44e5426e0_0 .net "b", 0 0, L_0x55d44e97a390;  1 drivers
v0x55d44e5427a0_0 .net "ca", 0 0, L_0x55d44e97a150;  1 drivers
v0x55d44e543b10_0 .net "cin", 0 0, L_0x55d44e97a4c0;  1 drivers
v0x55d44e53f790_0 .net "sum", 0 0, L_0x55d44e978c70;  1 drivers
S_0x55d44e540bc0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e5445e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e97a5f0 .functor XOR 1, L_0x55d44e97aad0, L_0x55d44e97ac00, C4<0>, C4<0>;
L_0x55d44e97a660 .functor XOR 1, L_0x55d44e97a5f0, L_0x55d44e97ad30, C4<0>, C4<0>;
L_0x55d44e97a6d0 .functor AND 1, L_0x55d44e97aad0, L_0x55d44e97ac00, C4<1>, C4<1>;
L_0x55d44e97a740 .functor AND 1, L_0x55d44e97aad0, L_0x55d44e97ad30, C4<1>, C4<1>;
L_0x55d44e97a800 .functor OR 1, L_0x55d44e97a6d0, L_0x55d44e97a740, C4<0>, C4<0>;
L_0x55d44e97a910 .functor AND 1, L_0x55d44e97ad30, L_0x55d44e97ac00, C4<1>, C4<1>;
L_0x55d44e97a9c0 .functor OR 1, L_0x55d44e97a800, L_0x55d44e97a910, C4<0>, C4<0>;
v0x55d44e53c860_0 .net *"_s0", 0 0, L_0x55d44e97a5f0;  1 drivers
v0x55d44e53dc10_0 .net *"_s10", 0 0, L_0x55d44e97a910;  1 drivers
v0x55d44e53dcf0_0 .net *"_s4", 0 0, L_0x55d44e97a6d0;  1 drivers
v0x55d44e53b080_0 .net *"_s6", 0 0, L_0x55d44e97a740;  1 drivers
v0x55d44e53b160_0 .net *"_s8", 0 0, L_0x55d44e97a800;  1 drivers
v0x55d44e52dbc0_0 .net "a", 0 0, L_0x55d44e97aad0;  1 drivers
v0x55d44e52dc60_0 .net "b", 0 0, L_0x55d44e97ac00;  1 drivers
v0x55d44e521270_0 .net "ca", 0 0, L_0x55d44e97a9c0;  1 drivers
v0x55d44e521330_0 .net "cin", 0 0, L_0x55d44e97ad30;  1 drivers
v0x55d44e5307f0_0 .net "sum", 0 0, L_0x55d44e97a660;  1 drivers
S_0x55d44e5391d0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e5445e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e97aea0 .functor XOR 1, L_0x55d44e97b470, L_0x55d44e97b5a0, C4<0>, C4<0>;
L_0x55d44e97af10 .functor XOR 1, L_0x55d44e97aea0, L_0x55d44e97b720, C4<0>, C4<0>;
L_0x55d44e97afd0 .functor AND 1, L_0x55d44e97b470, L_0x55d44e97b5a0, C4<1>, C4<1>;
L_0x55d44e97b0e0 .functor AND 1, L_0x55d44e97b470, L_0x55d44e97b720, C4<1>, C4<1>;
L_0x55d44e97b1a0 .functor OR 1, L_0x55d44e97afd0, L_0x55d44e97b0e0, C4<0>, C4<0>;
L_0x55d44e97b2b0 .functor AND 1, L_0x55d44e97b720, L_0x55d44e97b5a0, C4<1>, C4<1>;
L_0x55d44e97b360 .functor OR 1, L_0x55d44e97b1a0, L_0x55d44e97b2b0, C4<0>, C4<0>;
v0x55d44e538e70_0 .net *"_s0", 0 0, L_0x55d44e97aea0;  1 drivers
v0x55d44e530320_0 .net *"_s10", 0 0, L_0x55d44e97b2b0;  1 drivers
v0x55d44e530400_0 .net *"_s4", 0 0, L_0x55d44e97afd0;  1 drivers
v0x55d44e536280_0 .net *"_s6", 0 0, L_0x55d44e97b0e0;  1 drivers
v0x55d44e536360_0 .net *"_s8", 0 0, L_0x55d44e97b1a0;  1 drivers
v0x55d44e535ea0_0 .net "a", 0 0, L_0x55d44e97b470;  1 drivers
v0x55d44e535f60_0 .net "b", 0 0, L_0x55d44e97b5a0;  1 drivers
v0x55d44e533330_0 .net "ca", 0 0, L_0x55d44e97b360;  1 drivers
v0x55d44e5333d0_0 .net "cin", 0 0, L_0x55d44e97b720;  1 drivers
v0x55d44e533000_0 .net "sum", 0 0, L_0x55d44e97af10;  1 drivers
S_0x55d44e5372d0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e5445e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e97b850 .functor XOR 1, L_0x55d44e97bcf0, L_0x55d44e97beb0, C4<0>, C4<0>;
L_0x55d44e97b8c0 .functor XOR 1, L_0x55d44e97b850, L_0x55d44e97c070, C4<0>, C4<0>;
L_0x55d44e97b930 .functor AND 1, L_0x55d44e97bcf0, L_0x55d44e97beb0, C4<1>, C4<1>;
L_0x55d44e97b9a0 .functor AND 1, L_0x55d44e97bcf0, L_0x55d44e97c070, C4<1>, C4<1>;
L_0x55d44e97ba60 .functor OR 1, L_0x55d44e97b930, L_0x55d44e97b9a0, C4<0>, C4<0>;
L_0x55d44e97bb70 .functor AND 1, L_0x55d44e97c070, L_0x55d44e97beb0, C4<1>, C4<1>;
L_0x55d44e97bbe0 .functor OR 1, L_0x55d44e97ba60, L_0x55d44e97bb70, C4<0>, C4<0>;
v0x55d44e530060_0 .net *"_s0", 0 0, L_0x55d44e97b850;  1 drivers
v0x55d44e538700_0 .net *"_s10", 0 0, L_0x55d44e97bb70;  1 drivers
v0x55d44e5387e0_0 .net *"_s4", 0 0, L_0x55d44e97b930;  1 drivers
v0x55d44e5343b0_0 .net *"_s6", 0 0, L_0x55d44e97b9a0;  1 drivers
v0x55d44e5357b0_0 .net *"_s8", 0 0, L_0x55d44e97ba60;  1 drivers
v0x55d44e531430_0 .net "a", 0 0, L_0x55d44e97bcf0;  1 drivers
v0x55d44e5314f0_0 .net "b", 0 0, L_0x55d44e97beb0;  1 drivers
v0x55d44e532860_0 .net "ca", 0 0, L_0x55d44e97bbe0;  1 drivers
v0x55d44e532900_0 .net "cin", 0 0, L_0x55d44e97c070;  1 drivers
v0x55d44e52e520_0 .net "sum", 0 0, L_0x55d44e97b8c0;  1 drivers
S_0x55d44e52c4a0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44e53e680;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e516610_0 .net "a", 3 0, L_0x55d44e97ee40;  1 drivers
v0x55d44e516710_0 .net "b", 3 0, L_0x55d44e97ef30;  1 drivers
v0x55d44e50aa60_0 .net "ca", 3 0, L_0x55d44e97ecd0;  1 drivers
v0x55d44e50ab20_0 .net "cin", 3 0, L_0x55d44e97f020;  1 drivers
v0x55d44e5134f0_0 .net "sum", 3 0, L_0x55d44e97ec30;  1 drivers
L_0x55d44e97cbf0 .part L_0x55d44e97ee40, 0, 1;
L_0x55d44e97cd20 .part L_0x55d44e97ef30, 0, 1;
L_0x55d44e97ce50 .part L_0x55d44e97f020, 0, 1;
L_0x55d44e97d460 .part L_0x55d44e97ee40, 1, 1;
L_0x55d44e97d590 .part L_0x55d44e97ef30, 1, 1;
L_0x55d44e97d6c0 .part L_0x55d44e97f020, 1, 1;
L_0x55d44e97de00 .part L_0x55d44e97ee40, 2, 1;
L_0x55d44e97df30 .part L_0x55d44e97ef30, 2, 1;
L_0x55d44e97e0b0 .part L_0x55d44e97f020, 2, 1;
L_0x55d44e97e680 .part L_0x55d44e97ee40, 3, 1;
L_0x55d44e97e840 .part L_0x55d44e97ef30, 3, 1;
L_0x55d44e97ea00 .part L_0x55d44e97f020, 3, 1;
L_0x55d44e97ec30 .concat8 [ 1 1 1 1], L_0x55d44e97c690, L_0x55d44e97cff0, L_0x55d44e97d8a0, L_0x55d44e97e250;
L_0x55d44e97ecd0 .concat8 [ 1 1 1 1], L_0x55d44e97cae0, L_0x55d44e97d350, L_0x55d44e97dcf0, L_0x55d44e97e570;
S_0x55d44e529930 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e52c4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e97c230 .functor XOR 1, L_0x55d44e97cbf0, L_0x55d44e97cd20, C4<0>, C4<0>;
L_0x55d44e97c690 .functor XOR 1, L_0x55d44e97c230, L_0x55d44e97ce50, C4<0>, C4<0>;
L_0x55d44e97c750 .functor AND 1, L_0x55d44e97cbf0, L_0x55d44e97cd20, C4<1>, C4<1>;
L_0x55d44e97c860 .functor AND 1, L_0x55d44e97cbf0, L_0x55d44e97ce50, C4<1>, C4<1>;
L_0x55d44e97c920 .functor OR 1, L_0x55d44e97c750, L_0x55d44e97c860, C4<0>, C4<0>;
L_0x55d44e97ca30 .functor AND 1, L_0x55d44e97ce50, L_0x55d44e97cd20, C4<1>, C4<1>;
L_0x55d44e97cae0 .functor OR 1, L_0x55d44e97c920, L_0x55d44e97ca30, C4<0>, C4<0>;
v0x55d44e529550_0 .net *"_s0", 0 0, L_0x55d44e97c230;  1 drivers
v0x55d44e5295f0_0 .net *"_s10", 0 0, L_0x55d44e97ca30;  1 drivers
v0x55d44e5269e0_0 .net *"_s4", 0 0, L_0x55d44e97c750;  1 drivers
v0x55d44e526ad0_0 .net *"_s6", 0 0, L_0x55d44e97c860;  1 drivers
v0x55d44e526600_0 .net *"_s8", 0 0, L_0x55d44e97c920;  1 drivers
v0x55d44e523650_0 .net "a", 0 0, L_0x55d44e97cbf0;  1 drivers
v0x55d44e523710_0 .net "b", 0 0, L_0x55d44e97cd20;  1 drivers
v0x55d44e52a980_0 .net "ca", 0 0, L_0x55d44e97cae0;  1 drivers
v0x55d44e52aa20_0 .net "cin", 0 0, L_0x55d44e97ce50;  1 drivers
v0x55d44e52be60_0 .net "sum", 0 0, L_0x55d44e97c690;  1 drivers
S_0x55d44e527a30 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e52c4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e97cf80 .functor XOR 1, L_0x55d44e97d460, L_0x55d44e97d590, C4<0>, C4<0>;
L_0x55d44e97cff0 .functor XOR 1, L_0x55d44e97cf80, L_0x55d44e97d6c0, C4<0>, C4<0>;
L_0x55d44e97d060 .functor AND 1, L_0x55d44e97d460, L_0x55d44e97d590, C4<1>, C4<1>;
L_0x55d44e97d0d0 .functor AND 1, L_0x55d44e97d460, L_0x55d44e97d6c0, C4<1>, C4<1>;
L_0x55d44e97d190 .functor OR 1, L_0x55d44e97d060, L_0x55d44e97d0d0, C4<0>, C4<0>;
L_0x55d44e97d2a0 .functor AND 1, L_0x55d44e97d6c0, L_0x55d44e97d590, C4<1>, C4<1>;
L_0x55d44e97d350 .functor OR 1, L_0x55d44e97d190, L_0x55d44e97d2a0, C4<0>, C4<0>;
v0x55d44e528ee0_0 .net *"_s0", 0 0, L_0x55d44e97cf80;  1 drivers
v0x55d44e524ae0_0 .net *"_s10", 0 0, L_0x55d44e97d2a0;  1 drivers
v0x55d44e524bc0_0 .net *"_s4", 0 0, L_0x55d44e97d060;  1 drivers
v0x55d44e525f10_0 .net *"_s6", 0 0, L_0x55d44e97d0d0;  1 drivers
v0x55d44e525ff0_0 .net *"_s8", 0 0, L_0x55d44e97d190;  1 drivers
v0x55d44e521bd0_0 .net "a", 0 0, L_0x55d44e97d460;  1 drivers
v0x55d44e521c90_0 .net "b", 0 0, L_0x55d44e97d590;  1 drivers
v0x55d44e522f60_0 .net "ca", 0 0, L_0x55d44e97d350;  1 drivers
v0x55d44e523020_0 .net "cin", 0 0, L_0x55d44e97d6c0;  1 drivers
v0x55d44e517550_0 .net "sum", 0 0, L_0x55d44e97cff0;  1 drivers
S_0x55d44e51ff30 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e52c4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e97d830 .functor XOR 1, L_0x55d44e97de00, L_0x55d44e97df30, C4<0>, C4<0>;
L_0x55d44e97d8a0 .functor XOR 1, L_0x55d44e97d830, L_0x55d44e97e0b0, C4<0>, C4<0>;
L_0x55d44e97d960 .functor AND 1, L_0x55d44e97de00, L_0x55d44e97df30, C4<1>, C4<1>;
L_0x55d44e97da70 .functor AND 1, L_0x55d44e97de00, L_0x55d44e97e0b0, C4<1>, C4<1>;
L_0x55d44e97db30 .functor OR 1, L_0x55d44e97d960, L_0x55d44e97da70, C4<0>, C4<0>;
L_0x55d44e97dc40 .functor AND 1, L_0x55d44e97e0b0, L_0x55d44e97df30, C4<1>, C4<1>;
L_0x55d44e97dcf0 .functor OR 1, L_0x55d44e97db30, L_0x55d44e97dc40, C4<0>, C4<0>;
v0x55d44e51fc00_0 .net *"_s0", 0 0, L_0x55d44e97d830;  1 drivers
v0x55d44e517080_0 .net *"_s10", 0 0, L_0x55d44e97dc40;  1 drivers
v0x55d44e517160_0 .net *"_s4", 0 0, L_0x55d44e97d960;  1 drivers
v0x55d44e51cfe0_0 .net *"_s6", 0 0, L_0x55d44e97da70;  1 drivers
v0x55d44e51d0c0_0 .net *"_s8", 0 0, L_0x55d44e97db30;  1 drivers
v0x55d44e51cc70_0 .net "a", 0 0, L_0x55d44e97de00;  1 drivers
v0x55d44e51a090_0 .net "b", 0 0, L_0x55d44e97df30;  1 drivers
v0x55d44e51a150_0 .net "ca", 0 0, L_0x55d44e97dcf0;  1 drivers
v0x55d44e519cb0_0 .net "cin", 0 0, L_0x55d44e97e0b0;  1 drivers
v0x55d44e516d00_0 .net "sum", 0 0, L_0x55d44e97d8a0;  1 drivers
S_0x55d44e51e030 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e52c4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e97e1e0 .functor XOR 1, L_0x55d44e97e680, L_0x55d44e97e840, C4<0>, C4<0>;
L_0x55d44e97e250 .functor XOR 1, L_0x55d44e97e1e0, L_0x55d44e97ea00, C4<0>, C4<0>;
L_0x55d44e97e2c0 .functor AND 1, L_0x55d44e97e680, L_0x55d44e97e840, C4<1>, C4<1>;
L_0x55d44e97e330 .functor AND 1, L_0x55d44e97e680, L_0x55d44e97ea00, C4<1>, C4<1>;
L_0x55d44e97e3f0 .functor OR 1, L_0x55d44e97e2c0, L_0x55d44e97e330, C4<0>, C4<0>;
L_0x55d44e97e500 .functor AND 1, L_0x55d44e97ea00, L_0x55d44e97e840, C4<1>, C4<1>;
L_0x55d44e97e570 .functor OR 1, L_0x55d44e97e3f0, L_0x55d44e97e500, C4<0>, C4<0>;
v0x55d44e51f4e0_0 .net *"_s0", 0 0, L_0x55d44e97e1e0;  1 drivers
v0x55d44e51b0e0_0 .net *"_s10", 0 0, L_0x55d44e97e500;  1 drivers
v0x55d44e51b1c0_0 .net *"_s4", 0 0, L_0x55d44e97e2c0;  1 drivers
v0x55d44e51c510_0 .net *"_s6", 0 0, L_0x55d44e97e330;  1 drivers
v0x55d44e51c5f0_0 .net *"_s8", 0 0, L_0x55d44e97e3f0;  1 drivers
v0x55d44e518190_0 .net "a", 0 0, L_0x55d44e97e680;  1 drivers
v0x55d44e518250_0 .net "b", 0 0, L_0x55d44e97e840;  1 drivers
v0x55d44e5195c0_0 .net "ca", 0 0, L_0x55d44e97e570;  1 drivers
v0x55d44e519660_0 .net "cin", 0 0, L_0x55d44e97ea00;  1 drivers
v0x55d44e515330_0 .net "sum", 0 0, L_0x55d44e97e250;  1 drivers
S_0x55d44e513110 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44e53e680;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e4ff620_0 .net "a", 3 0, L_0x55d44e981860;  1 drivers
v0x55d44e4ff700_0 .net "b", 3 0, L_0x55d44e981900;  1 drivers
v0x55d44e4fb300_0 .net "ca", 3 0, L_0x55d44e9816f0;  1 drivers
v0x55d44e4fb3c0_0 .net "cin", 3 0, L_0x55d44e9819f0;  1 drivers
v0x55d44e4fc690_0 .net "sum", 3 0, L_0x55d44e981650;  1 drivers
L_0x55d44e97f6b0 .part L_0x55d44e981860, 0, 1;
L_0x55d44e97f7e0 .part L_0x55d44e981900, 0, 1;
L_0x55d44e97f910 .part L_0x55d44e9819f0, 0, 1;
L_0x55d44e97ff20 .part L_0x55d44e981860, 1, 1;
L_0x55d44e980050 .part L_0x55d44e981900, 1, 1;
L_0x55d44e980180 .part L_0x55d44e9819f0, 1, 1;
L_0x55d44e9808c0 .part L_0x55d44e981860, 2, 1;
L_0x55d44e9809f0 .part L_0x55d44e981900, 2, 1;
L_0x55d44e980b70 .part L_0x55d44e9819f0, 2, 1;
L_0x55d44e9810a0 .part L_0x55d44e981860, 3, 1;
L_0x55d44e981260 .part L_0x55d44e981900, 3, 1;
L_0x55d44e981420 .part L_0x55d44e9819f0, 3, 1;
L_0x55d44e981650 .concat8 [ 1 1 1 1], L_0x55d44e97f150, L_0x55d44e97fab0, L_0x55d44e980360, L_0x55d44e980d10;
L_0x55d44e9816f0 .concat8 [ 1 1 1 1], L_0x55d44e97f5a0, L_0x55d44e97fe10, L_0x55d44e9807b0, L_0x55d44e981030;
S_0x55d44e5105a0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e513110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e97ebc0 .functor XOR 1, L_0x55d44e97f6b0, L_0x55d44e97f7e0, C4<0>, C4<0>;
L_0x55d44e97f150 .functor XOR 1, L_0x55d44e97ebc0, L_0x55d44e97f910, C4<0>, C4<0>;
L_0x55d44e97f210 .functor AND 1, L_0x55d44e97f6b0, L_0x55d44e97f7e0, C4<1>, C4<1>;
L_0x55d44e97f320 .functor AND 1, L_0x55d44e97f6b0, L_0x55d44e97f910, C4<1>, C4<1>;
L_0x55d44e97f3e0 .functor OR 1, L_0x55d44e97f210, L_0x55d44e97f320, C4<0>, C4<0>;
L_0x55d44e97f4f0 .functor AND 1, L_0x55d44e97f910, L_0x55d44e97f7e0, C4<1>, C4<1>;
L_0x55d44e97f5a0 .functor OR 1, L_0x55d44e97f3e0, L_0x55d44e97f4f0, C4<0>, C4<0>;
v0x55d44e510240_0 .net *"_s0", 0 0, L_0x55d44e97ebc0;  1 drivers
v0x55d44e50d650_0 .net *"_s10", 0 0, L_0x55d44e97f4f0;  1 drivers
v0x55d44e50d730_0 .net *"_s4", 0 0, L_0x55d44e97f210;  1 drivers
v0x55d44e50d270_0 .net *"_s6", 0 0, L_0x55d44e97f320;  1 drivers
v0x55d44e50d330_0 .net *"_s8", 0 0, L_0x55d44e97f3e0;  1 drivers
v0x55d44e50a2c0_0 .net "a", 0 0, L_0x55d44e97f6b0;  1 drivers
v0x55d44e50a380_0 .net "b", 0 0, L_0x55d44e97f7e0;  1 drivers
v0x55d44e5115f0_0 .net "ca", 0 0, L_0x55d44e97f5a0;  1 drivers
v0x55d44e511690_0 .net "cin", 0 0, L_0x55d44e97f910;  1 drivers
v0x55d44e512ad0_0 .net "sum", 0 0, L_0x55d44e97f150;  1 drivers
S_0x55d44e50e6c0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e513110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e97fa40 .functor XOR 1, L_0x55d44e97ff20, L_0x55d44e980050, C4<0>, C4<0>;
L_0x55d44e97fab0 .functor XOR 1, L_0x55d44e97fa40, L_0x55d44e980180, C4<0>, C4<0>;
L_0x55d44e97fb20 .functor AND 1, L_0x55d44e97ff20, L_0x55d44e980050, C4<1>, C4<1>;
L_0x55d44e97fb90 .functor AND 1, L_0x55d44e97ff20, L_0x55d44e980180, C4<1>, C4<1>;
L_0x55d44e97fc50 .functor OR 1, L_0x55d44e97fb20, L_0x55d44e97fb90, C4<0>, C4<0>;
L_0x55d44e97fd60 .functor AND 1, L_0x55d44e980180, L_0x55d44e980050, C4<1>, C4<1>;
L_0x55d44e97fe10 .functor OR 1, L_0x55d44e97fc50, L_0x55d44e97fd60, C4<0>, C4<0>;
v0x55d44e50b750_0 .net *"_s0", 0 0, L_0x55d44e97fa40;  1 drivers
v0x55d44e50b830_0 .net *"_s10", 0 0, L_0x55d44e97fd60;  1 drivers
v0x55d44e50cb80_0 .net *"_s4", 0 0, L_0x55d44e97fb20;  1 drivers
v0x55d44e50cc70_0 .net *"_s6", 0 0, L_0x55d44e97fb90;  1 drivers
v0x55d44e508840_0 .net *"_s8", 0 0, L_0x55d44e97fc50;  1 drivers
v0x55d44e509bd0_0 .net "a", 0 0, L_0x55d44e97ff20;  1 drivers
v0x55d44e509c90_0 .net "b", 0 0, L_0x55d44e980050;  1 drivers
v0x55d44e5072d0_0 .net "ca", 0 0, L_0x55d44e97fe10;  1 drivers
v0x55d44e507370_0 .net "cin", 0 0, L_0x55d44e980180;  1 drivers
v0x55d44e4fa980_0 .net "sum", 0 0, L_0x55d44e97fab0;  1 drivers
S_0x55d44e4ee030 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e513110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9802f0 .functor XOR 1, L_0x55d44e9808c0, L_0x55d44e9809f0, C4<0>, C4<0>;
L_0x55d44e980360 .functor XOR 1, L_0x55d44e9802f0, L_0x55d44e980b70, C4<0>, C4<0>;
L_0x55d44e980420 .functor AND 1, L_0x55d44e9808c0, L_0x55d44e9809f0, C4<1>, C4<1>;
L_0x55d44e980530 .functor AND 1, L_0x55d44e9808c0, L_0x55d44e980b70, C4<1>, C4<1>;
L_0x55d44e9805f0 .functor OR 1, L_0x55d44e980420, L_0x55d44e980530, C4<0>, C4<0>;
L_0x55d44e980700 .functor AND 1, L_0x55d44e980b70, L_0x55d44e9809f0, C4<1>, C4<1>;
L_0x55d44e9807b0 .functor OR 1, L_0x55d44e9805f0, L_0x55d44e980700, C4<0>, C4<0>;
v0x55d44e4fd580_0 .net *"_s0", 0 0, L_0x55d44e9802f0;  1 drivers
v0x55d44e505f90_0 .net *"_s10", 0 0, L_0x55d44e980700;  1 drivers
v0x55d44e506070_0 .net *"_s4", 0 0, L_0x55d44e980420;  1 drivers
v0x55d44e505bb0_0 .net *"_s6", 0 0, L_0x55d44e980530;  1 drivers
v0x55d44e505c90_0 .net *"_s8", 0 0, L_0x55d44e9805f0;  1 drivers
v0x55d44e4fd100_0 .net "a", 0 0, L_0x55d44e9808c0;  1 drivers
v0x55d44e4fd1c0_0 .net "b", 0 0, L_0x55d44e9809f0;  1 drivers
v0x55d44e503040_0 .net "ca", 0 0, L_0x55d44e9807b0;  1 drivers
v0x55d44e503100_0 .net "cin", 0 0, L_0x55d44e980b70;  1 drivers
v0x55d44e502d10_0 .net "sum", 0 0, L_0x55d44e980360;  1 drivers
S_0x55d44e4ffd10 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e513110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e980ca0 .functor XOR 1, L_0x55d44e9810a0, L_0x55d44e981260, C4<0>, C4<0>;
L_0x55d44e980d10 .functor XOR 1, L_0x55d44e980ca0, L_0x55d44e981420, C4<0>, C4<0>;
L_0x55d44e980d80 .functor AND 1, L_0x55d44e9810a0, L_0x55d44e981260, C4<1>, C4<1>;
L_0x55d44e980df0 .functor AND 1, L_0x55d44e9810a0, L_0x55d44e981420, C4<1>, C4<1>;
L_0x55d44e980eb0 .functor OR 1, L_0x55d44e980d80, L_0x55d44e980df0, C4<0>, C4<0>;
L_0x55d44e980fc0 .functor AND 1, L_0x55d44e981420, L_0x55d44e981260, C4<1>, C4<1>;
L_0x55d44e981030 .functor OR 1, L_0x55d44e980eb0, L_0x55d44e980fc0, C4<0>, C4<0>;
v0x55d44e4fcd60_0 .net *"_s0", 0 0, L_0x55d44e980ca0;  1 drivers
v0x55d44e4fce40_0 .net *"_s10", 0 0, L_0x55d44e980fc0;  1 drivers
v0x55d44e504090_0 .net *"_s4", 0 0, L_0x55d44e980d80;  1 drivers
v0x55d44e504160_0 .net *"_s6", 0 0, L_0x55d44e980df0;  1 drivers
v0x55d44e5054e0_0 .net *"_s8", 0 0, L_0x55d44e980eb0;  1 drivers
v0x55d44e501140_0 .net "a", 0 0, L_0x55d44e9810a0;  1 drivers
v0x55d44e501200_0 .net "b", 0 0, L_0x55d44e981260;  1 drivers
v0x55d44e502570_0 .net "ca", 0 0, L_0x55d44e981030;  1 drivers
v0x55d44e502610_0 .net "cin", 0 0, L_0x55d44e981420;  1 drivers
v0x55d44e4fe2a0_0 .net "sum", 0 0, L_0x55d44e980d10;  1 drivers
S_0x55d44e4f0bb0 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44e53e680;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e4e2040_0 .net "a", 3 0, L_0x55d44e984140;  1 drivers
v0x55d44e4e2140_0 .net "b", 3 0, L_0x55d44e984270;  1 drivers
v0x55d44e4e33d0_0 .net "ca", 3 0, L_0x55d44e983fd0;  1 drivers
v0x55d44e4e3490_0 .net "cin", 3 0, L_0x55d44e9843a0;  1 drivers
v0x55d44e4d7820_0 .net "sum", 3 0, L_0x55d44e983f30;  1 drivers
L_0x55d44e981fb0 .part L_0x55d44e984140, 0, 1;
L_0x55d44e9820e0 .part L_0x55d44e984270, 0, 1;
L_0x55d44e982210 .part L_0x55d44e9843a0, 0, 1;
L_0x55d44e9827e0 .part L_0x55d44e984140, 1, 1;
L_0x55d44e982910 .part L_0x55d44e984270, 1, 1;
L_0x55d44e982a40 .part L_0x55d44e9843a0, 1, 1;
L_0x55d44e983100 .part L_0x55d44e984140, 2, 1;
L_0x55d44e983230 .part L_0x55d44e984270, 2, 1;
L_0x55d44e9833b0 .part L_0x55d44e9843a0, 2, 1;
L_0x55d44e983980 .part L_0x55d44e984140, 3, 1;
L_0x55d44e983b40 .part L_0x55d44e984270, 3, 1;
L_0x55d44e983d00 .part L_0x55d44e9843a0, 3, 1;
L_0x55d44e983f30 .concat8 [ 1 1 1 1], L_0x55d44e981a90, L_0x55d44e9823b0, L_0x55d44e982be0, L_0x55d44e983550;
L_0x55d44e983fd0 .concat8 [ 1 1 1 1], L_0x55d44e981ea0, L_0x55d44e9826d0, L_0x55d44e982ff0, L_0x55d44e983870;
S_0x55d44e4f9260 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e4f0bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9815e0 .functor XOR 1, L_0x55d44e981fb0, L_0x55d44e9820e0, C4<0>, C4<0>;
L_0x55d44e981a90 .functor XOR 1, L_0x55d44e9815e0, L_0x55d44e982210, C4<0>, C4<0>;
L_0x55d44e981b50 .functor AND 1, L_0x55d44e981fb0, L_0x55d44e9820e0, C4<1>, C4<1>;
L_0x55d44e981c60 .functor AND 1, L_0x55d44e981fb0, L_0x55d44e982210, C4<1>, C4<1>;
L_0x55d44e981d20 .functor OR 1, L_0x55d44e981b50, L_0x55d44e981c60, C4<0>, C4<0>;
L_0x55d44e981e30 .functor AND 1, L_0x55d44e982210, L_0x55d44e9820e0, C4<1>, C4<1>;
L_0x55d44e981ea0 .functor OR 1, L_0x55d44e981d20, L_0x55d44e981e30, C4<0>, C4<0>;
v0x55d44e4f0810_0 .net *"_s0", 0 0, L_0x55d44e9815e0;  1 drivers
v0x55d44e4f66f0_0 .net *"_s10", 0 0, L_0x55d44e981e30;  1 drivers
v0x55d44e4f67d0_0 .net *"_s4", 0 0, L_0x55d44e981b50;  1 drivers
v0x55d44e4f6310_0 .net *"_s6", 0 0, L_0x55d44e981c60;  1 drivers
v0x55d44e4f63f0_0 .net *"_s8", 0 0, L_0x55d44e981d20;  1 drivers
v0x55d44e4f37c0_0 .net "a", 0 0, L_0x55d44e981fb0;  1 drivers
v0x55d44e4f3880_0 .net "b", 0 0, L_0x55d44e9820e0;  1 drivers
v0x55d44e4f33c0_0 .net "ca", 0 0, L_0x55d44e981ea0;  1 drivers
v0x55d44e4f3480_0 .net "cin", 0 0, L_0x55d44e982210;  1 drivers
v0x55d44e4f04c0_0 .net "sum", 0 0, L_0x55d44e981a90;  1 drivers
S_0x55d44e4f8b70 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e4f0bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e982340 .functor XOR 1, L_0x55d44e9827e0, L_0x55d44e982910, C4<0>, C4<0>;
L_0x55d44e9823b0 .functor XOR 1, L_0x55d44e982340, L_0x55d44e982a40, C4<0>, C4<0>;
L_0x55d44e982420 .functor AND 1, L_0x55d44e9827e0, L_0x55d44e982910, C4<1>, C4<1>;
L_0x55d44e982490 .functor AND 1, L_0x55d44e9827e0, L_0x55d44e982a40, C4<1>, C4<1>;
L_0x55d44e982550 .functor OR 1, L_0x55d44e982420, L_0x55d44e982490, C4<0>, C4<0>;
L_0x55d44e982660 .functor AND 1, L_0x55d44e982a40, L_0x55d44e982910, C4<1>, C4<1>;
L_0x55d44e9826d0 .functor OR 1, L_0x55d44e982550, L_0x55d44e982660, C4<0>, C4<0>;
v0x55d44e4f7820_0 .net *"_s0", 0 0, L_0x55d44e982340;  1 drivers
v0x55d44e4f4810_0 .net *"_s10", 0 0, L_0x55d44e982660;  1 drivers
v0x55d44e4f48f0_0 .net *"_s4", 0 0, L_0x55d44e982420;  1 drivers
v0x55d44e4f5c70_0 .net *"_s6", 0 0, L_0x55d44e982490;  1 drivers
v0x55d44e4f18a0_0 .net *"_s8", 0 0, L_0x55d44e982550;  1 drivers
v0x55d44e4f2cd0_0 .net "a", 0 0, L_0x55d44e9827e0;  1 drivers
v0x55d44e4f2d90_0 .net "b", 0 0, L_0x55d44e982910;  1 drivers
v0x55d44e4ee990_0 .net "ca", 0 0, L_0x55d44e9826d0;  1 drivers
v0x55d44e4eea30_0 .net "cin", 0 0, L_0x55d44e982a40;  1 drivers
v0x55d44e4efdd0_0 .net "sum", 0 0, L_0x55d44e9823b0;  1 drivers
S_0x55d44e4e4260 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e4f0bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e982b70 .functor XOR 1, L_0x55d44e983100, L_0x55d44e983230, C4<0>, C4<0>;
L_0x55d44e982be0 .functor XOR 1, L_0x55d44e982b70, L_0x55d44e9833b0, C4<0>, C4<0>;
L_0x55d44e982ca0 .functor AND 1, L_0x55d44e983100, L_0x55d44e983230, C4<1>, C4<1>;
L_0x55d44e982db0 .functor AND 1, L_0x55d44e983100, L_0x55d44e9833b0, C4<1>, C4<1>;
L_0x55d44e982e70 .functor OR 1, L_0x55d44e982ca0, L_0x55d44e982db0, C4<0>, C4<0>;
L_0x55d44e982f80 .functor AND 1, L_0x55d44e9833b0, L_0x55d44e983230, C4<1>, C4<1>;
L_0x55d44e982ff0 .functor OR 1, L_0x55d44e982e70, L_0x55d44e982f80, C4<0>, C4<0>;
v0x55d44e4ecd70_0 .net *"_s0", 0 0, L_0x55d44e982b70;  1 drivers
v0x55d44e4ec910_0 .net *"_s10", 0 0, L_0x55d44e982f80;  1 drivers
v0x55d44e4ec9f0_0 .net *"_s4", 0 0, L_0x55d44e982ca0;  1 drivers
v0x55d44e4e3e40_0 .net *"_s6", 0 0, L_0x55d44e982db0;  1 drivers
v0x55d44e4e3f20_0 .net *"_s8", 0 0, L_0x55d44e982e70;  1 drivers
v0x55d44e4e9da0_0 .net "a", 0 0, L_0x55d44e983100;  1 drivers
v0x55d44e4e9e60_0 .net "b", 0 0, L_0x55d44e983230;  1 drivers
v0x55d44e4e99c0_0 .net "ca", 0 0, L_0x55d44e982ff0;  1 drivers
v0x55d44e4e9a60_0 .net "cin", 0 0, L_0x55d44e9833b0;  1 drivers
v0x55d44e4e6f00_0 .net "sum", 0 0, L_0x55d44e982be0;  1 drivers
S_0x55d44e4e6a70 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e4f0bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9834e0 .functor XOR 1, L_0x55d44e983980, L_0x55d44e983b40, C4<0>, C4<0>;
L_0x55d44e983550 .functor XOR 1, L_0x55d44e9834e0, L_0x55d44e983d00, C4<0>, C4<0>;
L_0x55d44e9835c0 .functor AND 1, L_0x55d44e983980, L_0x55d44e983b40, C4<1>, C4<1>;
L_0x55d44e983630 .functor AND 1, L_0x55d44e983980, L_0x55d44e983d00, C4<1>, C4<1>;
L_0x55d44e9836f0 .functor OR 1, L_0x55d44e9835c0, L_0x55d44e983630, C4<0>, C4<0>;
L_0x55d44e983800 .functor AND 1, L_0x55d44e983d00, L_0x55d44e983b40, C4<1>, C4<1>;
L_0x55d44e983870 .functor OR 1, L_0x55d44e9836f0, L_0x55d44e983800, C4<0>, C4<0>;
v0x55d44e4e3b40_0 .net *"_s0", 0 0, L_0x55d44e9834e0;  1 drivers
v0x55d44e4eadf0_0 .net *"_s10", 0 0, L_0x55d44e983800;  1 drivers
v0x55d44e4eaed0_0 .net *"_s4", 0 0, L_0x55d44e9835c0;  1 drivers
v0x55d44e4ec220_0 .net *"_s6", 0 0, L_0x55d44e983630;  1 drivers
v0x55d44e4ec300_0 .net *"_s8", 0 0, L_0x55d44e9836f0;  1 drivers
v0x55d44e4e7f10_0 .net "a", 0 0, L_0x55d44e983980;  1 drivers
v0x55d44e4e92d0_0 .net "b", 0 0, L_0x55d44e983b40;  1 drivers
v0x55d44e4e9390_0 .net "ca", 0 0, L_0x55d44e983870;  1 drivers
v0x55d44e4e4f50_0 .net "cin", 0 0, L_0x55d44e983d00;  1 drivers
v0x55d44e4e6380_0 .net "sum", 0 0, L_0x55d44e983550;  1 drivers
S_0x55d44e4dd360 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44e547530;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44e46e390_0 .net "a", 15 0, L_0x55d44e98f3d0;  1 drivers
v0x55d44e46e470_0 .net "b", 15 0, L_0x55d44e98f4c0;  1 drivers
v0x55d44e4742f0_0 .net "ca", 15 0, L_0x55d44e98f170;  1 drivers
v0x55d44e474390_0 .net "cin", 15 0, L_0x55d44e98f5b0;  1 drivers
v0x55d44e473f10_0 .net "sum", 15 0, L_0x55d44e98f0d0;  1 drivers
L_0x55d44e987060 .part L_0x55d44e98f3d0, 0, 4;
L_0x55d44e987100 .part L_0x55d44e98f4c0, 0, 4;
L_0x55d44e9871a0 .part L_0x55d44e98f5b0, 0, 4;
L_0x55d44e9898f0 .part L_0x55d44e98f3d0, 4, 4;
L_0x55d44e9899e0 .part L_0x55d44e98f4c0, 4, 4;
L_0x55d44e989ad0 .part L_0x55d44e98f5b0, 4, 4;
L_0x55d44e98c330 .part L_0x55d44e98f3d0, 8, 4;
L_0x55d44e98c3d0 .part L_0x55d44e98f4c0, 8, 4;
L_0x55d44e98c4c0 .part L_0x55d44e98f5b0, 8, 4;
L_0x55d44e98ecd0 .part L_0x55d44e98f3d0, 12, 4;
L_0x55d44e98ee00 .part L_0x55d44e98f4c0, 12, 4;
L_0x55d44e98ef30 .part L_0x55d44e98f5b0, 12, 4;
L_0x55d44e98f0d0 .concat8 [ 4 4 4 4], L_0x55d44e986e50, L_0x55d44e9896e0, L_0x55d44e98c120, L_0x55d44e98eac0;
L_0x55d44e98f170 .concat8 [ 4 4 4 4], L_0x55d44e986ef0, L_0x55d44e989780, L_0x55d44e98c1c0, L_0x55d44e98eb60;
S_0x55d44e4da410 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44e4dd360;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e4c3810_0 .net "a", 3 0, L_0x55d44e987060;  1 drivers
v0x55d44e4c38f0_0 .net "b", 3 0, L_0x55d44e987100;  1 drivers
v0x55d44e4c3430_0 .net "ca", 3 0, L_0x55d44e986ef0;  1 drivers
v0x55d44e4c34f0_0 .net "cin", 3 0, L_0x55d44e9871a0;  1 drivers
v0x55d44e4ba960_0 .net "sum", 3 0, L_0x55d44e986e50;  1 drivers
L_0x55d44e984ed0 .part L_0x55d44e987060, 0, 1;
L_0x55d44e985000 .part L_0x55d44e987100, 0, 1;
L_0x55d44e985130 .part L_0x55d44e9871a0, 0, 1;
L_0x55d44e985700 .part L_0x55d44e987060, 1, 1;
L_0x55d44e985830 .part L_0x55d44e987100, 1, 1;
L_0x55d44e985960 .part L_0x55d44e9871a0, 1, 1;
L_0x55d44e986020 .part L_0x55d44e987060, 2, 1;
L_0x55d44e986150 .part L_0x55d44e987100, 2, 1;
L_0x55d44e9862d0 .part L_0x55d44e9871a0, 2, 1;
L_0x55d44e9868a0 .part L_0x55d44e987060, 3, 1;
L_0x55d44e986a60 .part L_0x55d44e987100, 3, 1;
L_0x55d44e986c20 .part L_0x55d44e9871a0, 3, 1;
L_0x55d44e986e50 .concat8 [ 1 1 1 1], L_0x55d44e983ec0, L_0x55d44e9852d0, L_0x55d44e985b00, L_0x55d44e986470;
L_0x55d44e986ef0 .concat8 [ 1 1 1 1], L_0x55d44e984dc0, L_0x55d44e9855f0, L_0x55d44e985f10, L_0x55d44e986790;
S_0x55d44e4da030 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e4da410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9844d0 .functor XOR 1, L_0x55d44e984ed0, L_0x55d44e985000, C4<0>, C4<0>;
L_0x55d44e983ec0 .functor XOR 1, L_0x55d44e9844d0, L_0x55d44e985130, C4<0>, C4<0>;
L_0x55d44e984a70 .functor AND 1, L_0x55d44e984ed0, L_0x55d44e985000, C4<1>, C4<1>;
L_0x55d44e984b80 .functor AND 1, L_0x55d44e984ed0, L_0x55d44e985130, C4<1>, C4<1>;
L_0x55d44e984c40 .functor OR 1, L_0x55d44e984a70, L_0x55d44e984b80, C4<0>, C4<0>;
L_0x55d44e984d50 .functor AND 1, L_0x55d44e985130, L_0x55d44e985000, C4<1>, C4<1>;
L_0x55d44e984dc0 .functor OR 1, L_0x55d44e984c40, L_0x55d44e984d50, C4<0>, C4<0>;
v0x55d44e4d70f0_0 .net *"_s0", 0 0, L_0x55d44e9844d0;  1 drivers
v0x55d44e4de3b0_0 .net *"_s10", 0 0, L_0x55d44e984d50;  1 drivers
v0x55d44e4de490_0 .net *"_s4", 0 0, L_0x55d44e984a70;  1 drivers
v0x55d44e4df7e0_0 .net *"_s6", 0 0, L_0x55d44e984b80;  1 drivers
v0x55d44e4df8c0_0 .net *"_s8", 0 0, L_0x55d44e984c40;  1 drivers
v0x55d44e4db4d0_0 .net "a", 0 0, L_0x55d44e984ed0;  1 drivers
v0x55d44e4dc890_0 .net "b", 0 0, L_0x55d44e985000;  1 drivers
v0x55d44e4dc950_0 .net "ca", 0 0, L_0x55d44e984dc0;  1 drivers
v0x55d44e4d8510_0 .net "cin", 0 0, L_0x55d44e985130;  1 drivers
v0x55d44e4d9940_0 .net "sum", 0 0, L_0x55d44e983ec0;  1 drivers
S_0x55d44e4d54d0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e4da410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e985260 .functor XOR 1, L_0x55d44e985700, L_0x55d44e985830, C4<0>, C4<0>;
L_0x55d44e9852d0 .functor XOR 1, L_0x55d44e985260, L_0x55d44e985960, C4<0>, C4<0>;
L_0x55d44e985340 .functor AND 1, L_0x55d44e985700, L_0x55d44e985830, C4<1>, C4<1>;
L_0x55d44e9853b0 .functor AND 1, L_0x55d44e985700, L_0x55d44e985960, C4<1>, C4<1>;
L_0x55d44e985470 .functor OR 1, L_0x55d44e985340, L_0x55d44e9853b0, C4<0>, C4<0>;
L_0x55d44e985580 .functor AND 1, L_0x55d44e985960, L_0x55d44e985830, C4<1>, C4<1>;
L_0x55d44e9855f0 .functor OR 1, L_0x55d44e985470, L_0x55d44e985580, C4<0>, C4<0>;
v0x55d44e4d6980_0 .net *"_s0", 0 0, L_0x55d44e985260;  1 drivers
v0x55d44e4c4b50_0 .net *"_s10", 0 0, L_0x55d44e985580;  1 drivers
v0x55d44e4c4c30_0 .net *"_s4", 0 0, L_0x55d44e985340;  1 drivers
v0x55d44e4b8200_0 .net *"_s6", 0 0, L_0x55d44e9853b0;  1 drivers
v0x55d44e4b82e0_0 .net *"_s8", 0 0, L_0x55d44e985470;  1 drivers
v0x55d44e4c76d0_0 .net "a", 0 0, L_0x55d44e985700;  1 drivers
v0x55d44e4c7790_0 .net "b", 0 0, L_0x55d44e985830;  1 drivers
v0x55d44e4d0160_0 .net "ca", 0 0, L_0x55d44e9855f0;  1 drivers
v0x55d44e4d0200_0 .net "cin", 0 0, L_0x55d44e985960;  1 drivers
v0x55d44e4cfe30_0 .net "sum", 0 0, L_0x55d44e9852d0;  1 drivers
S_0x55d44e4c72b0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e4da410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e985a90 .functor XOR 1, L_0x55d44e986020, L_0x55d44e986150, C4<0>, C4<0>;
L_0x55d44e985b00 .functor XOR 1, L_0x55d44e985a90, L_0x55d44e9862d0, C4<0>, C4<0>;
L_0x55d44e985bc0 .functor AND 1, L_0x55d44e986020, L_0x55d44e986150, C4<1>, C4<1>;
L_0x55d44e985cd0 .functor AND 1, L_0x55d44e986020, L_0x55d44e9862d0, C4<1>, C4<1>;
L_0x55d44e985d90 .functor OR 1, L_0x55d44e985bc0, L_0x55d44e985cd0, C4<0>, C4<0>;
L_0x55d44e985ea0 .functor AND 1, L_0x55d44e9862d0, L_0x55d44e986150, C4<1>, C4<1>;
L_0x55d44e985f10 .functor OR 1, L_0x55d44e985d90, L_0x55d44e985ea0, C4<0>, C4<0>;
v0x55d44e4cd290_0 .net *"_s0", 0 0, L_0x55d44e985a90;  1 drivers
v0x55d44e4cce30_0 .net *"_s10", 0 0, L_0x55d44e985ea0;  1 drivers
v0x55d44e4ccf10_0 .net *"_s4", 0 0, L_0x55d44e985bc0;  1 drivers
v0x55d44e4ca2c0_0 .net *"_s6", 0 0, L_0x55d44e985cd0;  1 drivers
v0x55d44e4ca3a0_0 .net *"_s8", 0 0, L_0x55d44e985d90;  1 drivers
v0x55d44e4c9f50_0 .net "a", 0 0, L_0x55d44e986020;  1 drivers
v0x55d44e4c6f30_0 .net "b", 0 0, L_0x55d44e986150;  1 drivers
v0x55d44e4c6ff0_0 .net "ca", 0 0, L_0x55d44e985f10;  1 drivers
v0x55d44e4ce260_0 .net "cin", 0 0, L_0x55d44e9862d0;  1 drivers
v0x55d44e4cf690_0 .net "sum", 0 0, L_0x55d44e985b00;  1 drivers
S_0x55d44e4cb310 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e4da410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e986400 .functor XOR 1, L_0x55d44e9868a0, L_0x55d44e986a60, C4<0>, C4<0>;
L_0x55d44e986470 .functor XOR 1, L_0x55d44e986400, L_0x55d44e986c20, C4<0>, C4<0>;
L_0x55d44e9864e0 .functor AND 1, L_0x55d44e9868a0, L_0x55d44e986a60, C4<1>, C4<1>;
L_0x55d44e986550 .functor AND 1, L_0x55d44e9868a0, L_0x55d44e986c20, C4<1>, C4<1>;
L_0x55d44e986610 .functor OR 1, L_0x55d44e9864e0, L_0x55d44e986550, C4<0>, C4<0>;
L_0x55d44e986720 .functor AND 1, L_0x55d44e986c20, L_0x55d44e986a60, C4<1>, C4<1>;
L_0x55d44e986790 .functor OR 1, L_0x55d44e986610, L_0x55d44e986720, C4<0>, C4<0>;
v0x55d44e4cc7c0_0 .net *"_s0", 0 0, L_0x55d44e986400;  1 drivers
v0x55d44e4c83c0_0 .net *"_s10", 0 0, L_0x55d44e986720;  1 drivers
v0x55d44e4c84a0_0 .net *"_s4", 0 0, L_0x55d44e9864e0;  1 drivers
v0x55d44e4c97f0_0 .net *"_s6", 0 0, L_0x55d44e986550;  1 drivers
v0x55d44e4c98d0_0 .net *"_s8", 0 0, L_0x55d44e986610;  1 drivers
v0x55d44e4c54b0_0 .net "a", 0 0, L_0x55d44e9868a0;  1 drivers
v0x55d44e4c5550_0 .net "b", 0 0, L_0x55d44e986a60;  1 drivers
v0x55d44e4c6840_0 .net "ca", 0 0, L_0x55d44e986790;  1 drivers
v0x55d44e4c6900_0 .net "cin", 0 0, L_0x55d44e986c20;  1 drivers
v0x55d44e4bae30_0 .net "sum", 0 0, L_0x55d44e986470;  1 drivers
S_0x55d44e4c08c0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44e4dd360;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e4aa0a0_0 .net "a", 3 0, L_0x55d44e9898f0;  1 drivers
v0x55d44e4aa1a0_0 .net "b", 3 0, L_0x55d44e9899e0;  1 drivers
v0x55d44e4a15d0_0 .net "ca", 3 0, L_0x55d44e989780;  1 drivers
v0x55d44e4a1690_0 .net "cin", 3 0, L_0x55d44e989ad0;  1 drivers
v0x55d44e4a7530_0 .net "sum", 3 0, L_0x55d44e9896e0;  1 drivers
L_0x55d44e987760 .part L_0x55d44e9898f0, 0, 1;
L_0x55d44e987890 .part L_0x55d44e9899e0, 0, 1;
L_0x55d44e9879c0 .part L_0x55d44e989ad0, 0, 1;
L_0x55d44e987f90 .part L_0x55d44e9898f0, 1, 1;
L_0x55d44e9880c0 .part L_0x55d44e9899e0, 1, 1;
L_0x55d44e9881f0 .part L_0x55d44e989ad0, 1, 1;
L_0x55d44e9888b0 .part L_0x55d44e9898f0, 2, 1;
L_0x55d44e9889e0 .part L_0x55d44e9899e0, 2, 1;
L_0x55d44e988b60 .part L_0x55d44e989ad0, 2, 1;
L_0x55d44e989130 .part L_0x55d44e9898f0, 3, 1;
L_0x55d44e9892f0 .part L_0x55d44e9899e0, 3, 1;
L_0x55d44e9894b0 .part L_0x55d44e989ad0, 3, 1;
L_0x55d44e9896e0 .concat8 [ 1 1 1 1], L_0x55d44e987240, L_0x55d44e987b60, L_0x55d44e988390, L_0x55d44e988d00;
L_0x55d44e989780 .concat8 [ 1 1 1 1], L_0x55d44e987650, L_0x55d44e987e80, L_0x55d44e9887a0, L_0x55d44e989020;
S_0x55d44e4bd970 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e4c08c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e986de0 .functor XOR 1, L_0x55d44e987760, L_0x55d44e987890, C4<0>, C4<0>;
L_0x55d44e987240 .functor XOR 1, L_0x55d44e986de0, L_0x55d44e9879c0, C4<0>, C4<0>;
L_0x55d44e987300 .functor AND 1, L_0x55d44e987760, L_0x55d44e987890, C4<1>, C4<1>;
L_0x55d44e987410 .functor AND 1, L_0x55d44e987760, L_0x55d44e9879c0, C4<1>, C4<1>;
L_0x55d44e9874d0 .functor OR 1, L_0x55d44e987300, L_0x55d44e987410, C4<0>, C4<0>;
L_0x55d44e9875e0 .functor AND 1, L_0x55d44e9879c0, L_0x55d44e987890, C4<1>, C4<1>;
L_0x55d44e987650 .functor OR 1, L_0x55d44e9874d0, L_0x55d44e9875e0, C4<0>, C4<0>;
v0x55d44e4bd590_0 .net *"_s0", 0 0, L_0x55d44e986de0;  1 drivers
v0x55d44e4bd630_0 .net *"_s10", 0 0, L_0x55d44e9875e0;  1 drivers
v0x55d44e4ba5e0_0 .net *"_s4", 0 0, L_0x55d44e987300;  1 drivers
v0x55d44e4ba6b0_0 .net *"_s6", 0 0, L_0x55d44e987410;  1 drivers
v0x55d44e4c1930_0 .net *"_s8", 0 0, L_0x55d44e9874d0;  1 drivers
v0x55d44e4c2d40_0 .net "a", 0 0, L_0x55d44e987760;  1 drivers
v0x55d44e4c2e00_0 .net "b", 0 0, L_0x55d44e987890;  1 drivers
v0x55d44e4be9c0_0 .net "ca", 0 0, L_0x55d44e987650;  1 drivers
v0x55d44e4bea60_0 .net "cin", 0 0, L_0x55d44e9879c0;  1 drivers
v0x55d44e4bfea0_0 .net "sum", 0 0, L_0x55d44e987240;  1 drivers
S_0x55d44e4bba70 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e4c08c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e987af0 .functor XOR 1, L_0x55d44e987f90, L_0x55d44e9880c0, C4<0>, C4<0>;
L_0x55d44e987b60 .functor XOR 1, L_0x55d44e987af0, L_0x55d44e9881f0, C4<0>, C4<0>;
L_0x55d44e987bd0 .functor AND 1, L_0x55d44e987f90, L_0x55d44e9880c0, C4<1>, C4<1>;
L_0x55d44e987c40 .functor AND 1, L_0x55d44e987f90, L_0x55d44e9881f0, C4<1>, C4<1>;
L_0x55d44e987d00 .functor OR 1, L_0x55d44e987bd0, L_0x55d44e987c40, C4<0>, C4<0>;
L_0x55d44e987e10 .functor AND 1, L_0x55d44e9881f0, L_0x55d44e9880c0, C4<1>, C4<1>;
L_0x55d44e987e80 .functor OR 1, L_0x55d44e987d00, L_0x55d44e987e10, C4<0>, C4<0>;
v0x55d44e4bcf20_0 .net *"_s0", 0 0, L_0x55d44e987af0;  1 drivers
v0x55d44e4b8b60_0 .net *"_s10", 0 0, L_0x55d44e987e10;  1 drivers
v0x55d44e4b8c40_0 .net *"_s4", 0 0, L_0x55d44e987bd0;  1 drivers
v0x55d44e4b9ef0_0 .net *"_s6", 0 0, L_0x55d44e987c40;  1 drivers
v0x55d44e4b9fd0_0 .net *"_s8", 0 0, L_0x55d44e987d00;  1 drivers
v0x55d44e4ae4a0_0 .net "a", 0 0, L_0x55d44e987f90;  1 drivers
v0x55d44e4b6ec0_0 .net "b", 0 0, L_0x55d44e9880c0;  1 drivers
v0x55d44e4b6f80_0 .net "ca", 0 0, L_0x55d44e987e80;  1 drivers
v0x55d44e4b6ae0_0 .net "cin", 0 0, L_0x55d44e9881f0;  1 drivers
v0x55d44e4ae010_0 .net "sum", 0 0, L_0x55d44e987b60;  1 drivers
S_0x55d44e4b3f70 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e4c08c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e988320 .functor XOR 1, L_0x55d44e9888b0, L_0x55d44e9889e0, C4<0>, C4<0>;
L_0x55d44e988390 .functor XOR 1, L_0x55d44e988320, L_0x55d44e988b60, C4<0>, C4<0>;
L_0x55d44e988450 .functor AND 1, L_0x55d44e9888b0, L_0x55d44e9889e0, C4<1>, C4<1>;
L_0x55d44e988560 .functor AND 1, L_0x55d44e9888b0, L_0x55d44e988b60, C4<1>, C4<1>;
L_0x55d44e988620 .functor OR 1, L_0x55d44e988450, L_0x55d44e988560, C4<0>, C4<0>;
L_0x55d44e988730 .functor AND 1, L_0x55d44e988b60, L_0x55d44e9889e0, C4<1>, C4<1>;
L_0x55d44e9887a0 .functor OR 1, L_0x55d44e988620, L_0x55d44e988730, C4<0>, C4<0>;
v0x55d44e4b3c10_0 .net *"_s0", 0 0, L_0x55d44e988320;  1 drivers
v0x55d44e4b1020_0 .net *"_s10", 0 0, L_0x55d44e988730;  1 drivers
v0x55d44e4b1100_0 .net *"_s4", 0 0, L_0x55d44e988450;  1 drivers
v0x55d44e4b0c40_0 .net *"_s6", 0 0, L_0x55d44e988560;  1 drivers
v0x55d44e4b0d20_0 .net *"_s8", 0 0, L_0x55d44e988620;  1 drivers
v0x55d44e4adc90_0 .net "a", 0 0, L_0x55d44e9888b0;  1 drivers
v0x55d44e4add50_0 .net "b", 0 0, L_0x55d44e9889e0;  1 drivers
v0x55d44e4b4fc0_0 .net "ca", 0 0, L_0x55d44e9887a0;  1 drivers
v0x55d44e4b5060_0 .net "cin", 0 0, L_0x55d44e988b60;  1 drivers
v0x55d44e4b64a0_0 .net "sum", 0 0, L_0x55d44e988390;  1 drivers
S_0x55d44e4b2070 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e4c08c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e988c90 .functor XOR 1, L_0x55d44e989130, L_0x55d44e9892f0, C4<0>, C4<0>;
L_0x55d44e988d00 .functor XOR 1, L_0x55d44e988c90, L_0x55d44e9894b0, C4<0>, C4<0>;
L_0x55d44e988d70 .functor AND 1, L_0x55d44e989130, L_0x55d44e9892f0, C4<1>, C4<1>;
L_0x55d44e988de0 .functor AND 1, L_0x55d44e989130, L_0x55d44e9894b0, C4<1>, C4<1>;
L_0x55d44e988ea0 .functor OR 1, L_0x55d44e988d70, L_0x55d44e988de0, C4<0>, C4<0>;
L_0x55d44e988fb0 .functor AND 1, L_0x55d44e9894b0, L_0x55d44e9892f0, C4<1>, C4<1>;
L_0x55d44e989020 .functor OR 1, L_0x55d44e988ea0, L_0x55d44e988fb0, C4<0>, C4<0>;
v0x55d44e4b3520_0 .net *"_s0", 0 0, L_0x55d44e988c90;  1 drivers
v0x55d44e4af120_0 .net *"_s10", 0 0, L_0x55d44e988fb0;  1 drivers
v0x55d44e4af200_0 .net *"_s4", 0 0, L_0x55d44e988d70;  1 drivers
v0x55d44e4b0550_0 .net *"_s6", 0 0, L_0x55d44e988de0;  1 drivers
v0x55d44e4b0630_0 .net *"_s8", 0 0, L_0x55d44e988ea0;  1 drivers
v0x55d44e4ac280_0 .net "a", 0 0, L_0x55d44e989130;  1 drivers
v0x55d44e4ad5a0_0 .net "b", 0 0, L_0x55d44e9892f0;  1 drivers
v0x55d44e4ad660_0 .net "ca", 0 0, L_0x55d44e989020;  1 drivers
v0x55d44e4a19f0_0 .net "cin", 0 0, L_0x55d44e9894b0;  1 drivers
v0x55d44e4aa480_0 .net "sum", 0 0, L_0x55d44e988d00;  1 drivers
S_0x55d44e4a7150 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44e4dd360;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e493600_0 .net "a", 3 0, L_0x55d44e98c330;  1 drivers
v0x55d44e493700_0 .net "b", 3 0, L_0x55d44e98c3d0;  1 drivers
v0x55d44e487b40_0 .net "ca", 3 0, L_0x55d44e98c1c0;  1 drivers
v0x55d44e487c00_0 .net "cin", 3 0, L_0x55d44e98c4c0;  1 drivers
v0x55d44e4905d0_0 .net "sum", 3 0, L_0x55d44e98c120;  1 drivers
L_0x55d44e98a0e0 .part L_0x55d44e98c330, 0, 1;
L_0x55d44e98a210 .part L_0x55d44e98c3d0, 0, 1;
L_0x55d44e98a340 .part L_0x55d44e98c4c0, 0, 1;
L_0x55d44e98a950 .part L_0x55d44e98c330, 1, 1;
L_0x55d44e98aa80 .part L_0x55d44e98c3d0, 1, 1;
L_0x55d44e98abb0 .part L_0x55d44e98c4c0, 1, 1;
L_0x55d44e98b2f0 .part L_0x55d44e98c330, 2, 1;
L_0x55d44e98b420 .part L_0x55d44e98c3d0, 2, 1;
L_0x55d44e98b5a0 .part L_0x55d44e98c4c0, 2, 1;
L_0x55d44e98bb70 .part L_0x55d44e98c330, 3, 1;
L_0x55d44e98bd30 .part L_0x55d44e98c3d0, 3, 1;
L_0x55d44e98bef0 .part L_0x55d44e98c4c0, 3, 1;
L_0x55d44e98c120 .concat8 [ 1 1 1 1], L_0x55d44e989bc0, L_0x55d44e98a4e0, L_0x55d44e98ad90, L_0x55d44e98b740;
L_0x55d44e98c1c0 .concat8 [ 1 1 1 1], L_0x55d44e989fd0, L_0x55d44e98a840, L_0x55d44e98b1e0, L_0x55d44e98ba60;
S_0x55d44e4a4200 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e4a7150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e989670 .functor XOR 1, L_0x55d44e98a0e0, L_0x55d44e98a210, C4<0>, C4<0>;
L_0x55d44e989bc0 .functor XOR 1, L_0x55d44e989670, L_0x55d44e98a340, C4<0>, C4<0>;
L_0x55d44e989c80 .functor AND 1, L_0x55d44e98a0e0, L_0x55d44e98a210, C4<1>, C4<1>;
L_0x55d44e989d90 .functor AND 1, L_0x55d44e98a0e0, L_0x55d44e98a340, C4<1>, C4<1>;
L_0x55d44e989e50 .functor OR 1, L_0x55d44e989c80, L_0x55d44e989d90, C4<0>, C4<0>;
L_0x55d44e989f60 .functor AND 1, L_0x55d44e98a340, L_0x55d44e98a210, C4<1>, C4<1>;
L_0x55d44e989fd0 .functor OR 1, L_0x55d44e989e50, L_0x55d44e989f60, C4<0>, C4<0>;
v0x55d44e4a1250_0 .net *"_s0", 0 0, L_0x55d44e989670;  1 drivers
v0x55d44e4a12f0_0 .net *"_s10", 0 0, L_0x55d44e989f60;  1 drivers
v0x55d44e4a8580_0 .net *"_s4", 0 0, L_0x55d44e989c80;  1 drivers
v0x55d44e4a8670_0 .net *"_s6", 0 0, L_0x55d44e989d90;  1 drivers
v0x55d44e4a99b0_0 .net *"_s8", 0 0, L_0x55d44e989e50;  1 drivers
v0x55d44e4a5630_0 .net "a", 0 0, L_0x55d44e98a0e0;  1 drivers
v0x55d44e4a56f0_0 .net "b", 0 0, L_0x55d44e98a210;  1 drivers
v0x55d44e4a6a60_0 .net "ca", 0 0, L_0x55d44e989fd0;  1 drivers
v0x55d44e4a6b00_0 .net "cin", 0 0, L_0x55d44e98a340;  1 drivers
v0x55d44e4a2790_0 .net "sum", 0 0, L_0x55d44e989bc0;  1 drivers
S_0x55d44e4a3b10 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e4a7150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e98a470 .functor XOR 1, L_0x55d44e98a950, L_0x55d44e98aa80, C4<0>, C4<0>;
L_0x55d44e98a4e0 .functor XOR 1, L_0x55d44e98a470, L_0x55d44e98abb0, C4<0>, C4<0>;
L_0x55d44e98a550 .functor AND 1, L_0x55d44e98a950, L_0x55d44e98aa80, C4<1>, C4<1>;
L_0x55d44e98a5c0 .functor AND 1, L_0x55d44e98a950, L_0x55d44e98abb0, C4<1>, C4<1>;
L_0x55d44e98a680 .functor OR 1, L_0x55d44e98a550, L_0x55d44e98a5c0, C4<0>, C4<0>;
L_0x55d44e98a790 .functor AND 1, L_0x55d44e98abb0, L_0x55d44e98aa80, C4<1>, C4<1>;
L_0x55d44e98a840 .functor OR 1, L_0x55d44e98a680, L_0x55d44e98a790, C4<0>, C4<0>;
v0x55d44e49f850_0 .net *"_s0", 0 0, L_0x55d44e98a470;  1 drivers
v0x55d44e4a0b60_0 .net *"_s10", 0 0, L_0x55d44e98a790;  1 drivers
v0x55d44e4a0c40_0 .net *"_s4", 0 0, L_0x55d44e98a550;  1 drivers
v0x55d44e49e260_0 .net *"_s6", 0 0, L_0x55d44e98a5c0;  1 drivers
v0x55d44e49e340_0 .net *"_s8", 0 0, L_0x55d44e98a680;  1 drivers
v0x55d44e491910_0 .net "a", 0 0, L_0x55d44e98a950;  1 drivers
v0x55d44e4919d0_0 .net "b", 0 0, L_0x55d44e98aa80;  1 drivers
v0x55d44e484fc0_0 .net "ca", 0 0, L_0x55d44e98a840;  1 drivers
v0x55d44e485060_0 .net "cin", 0 0, L_0x55d44e98abb0;  1 drivers
v0x55d44e494540_0 .net "sum", 0 0, L_0x55d44e98a4e0;  1 drivers
S_0x55d44e49cf20 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e4a7150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e98ad20 .functor XOR 1, L_0x55d44e98b2f0, L_0x55d44e98b420, C4<0>, C4<0>;
L_0x55d44e98ad90 .functor XOR 1, L_0x55d44e98ad20, L_0x55d44e98b5a0, C4<0>, C4<0>;
L_0x55d44e98ae50 .functor AND 1, L_0x55d44e98b2f0, L_0x55d44e98b420, C4<1>, C4<1>;
L_0x55d44e98af60 .functor AND 1, L_0x55d44e98b2f0, L_0x55d44e98b5a0, C4<1>, C4<1>;
L_0x55d44e98b020 .functor OR 1, L_0x55d44e98ae50, L_0x55d44e98af60, C4<0>, C4<0>;
L_0x55d44e98b130 .functor AND 1, L_0x55d44e98b5a0, L_0x55d44e98b420, C4<1>, C4<1>;
L_0x55d44e98b1e0 .functor OR 1, L_0x55d44e98b020, L_0x55d44e98b130, C4<0>, C4<0>;
v0x55d44e49cbf0_0 .net *"_s0", 0 0, L_0x55d44e98ad20;  1 drivers
v0x55d44e494070_0 .net *"_s10", 0 0, L_0x55d44e98b130;  1 drivers
v0x55d44e494150_0 .net *"_s4", 0 0, L_0x55d44e98ae50;  1 drivers
v0x55d44e499fd0_0 .net *"_s6", 0 0, L_0x55d44e98af60;  1 drivers
v0x55d44e49a0b0_0 .net *"_s8", 0 0, L_0x55d44e98b020;  1 drivers
v0x55d44e499c60_0 .net "a", 0 0, L_0x55d44e98b2f0;  1 drivers
v0x55d44e497080_0 .net "b", 0 0, L_0x55d44e98b420;  1 drivers
v0x55d44e497140_0 .net "ca", 0 0, L_0x55d44e98b1e0;  1 drivers
v0x55d44e496ca0_0 .net "cin", 0 0, L_0x55d44e98b5a0;  1 drivers
v0x55d44e493cf0_0 .net "sum", 0 0, L_0x55d44e98ad90;  1 drivers
S_0x55d44e49b020 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e4a7150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e98b6d0 .functor XOR 1, L_0x55d44e98bb70, L_0x55d44e98bd30, C4<0>, C4<0>;
L_0x55d44e98b740 .functor XOR 1, L_0x55d44e98b6d0, L_0x55d44e98bef0, C4<0>, C4<0>;
L_0x55d44e98b7b0 .functor AND 1, L_0x55d44e98bb70, L_0x55d44e98bd30, C4<1>, C4<1>;
L_0x55d44e98b820 .functor AND 1, L_0x55d44e98bb70, L_0x55d44e98bef0, C4<1>, C4<1>;
L_0x55d44e98b8e0 .functor OR 1, L_0x55d44e98b7b0, L_0x55d44e98b820, C4<0>, C4<0>;
L_0x55d44e98b9f0 .functor AND 1, L_0x55d44e98bef0, L_0x55d44e98bd30, C4<1>, C4<1>;
L_0x55d44e98ba60 .functor OR 1, L_0x55d44e98b8e0, L_0x55d44e98b9f0, C4<0>, C4<0>;
v0x55d44e49c4d0_0 .net *"_s0", 0 0, L_0x55d44e98b6d0;  1 drivers
v0x55d44e4980d0_0 .net *"_s10", 0 0, L_0x55d44e98b9f0;  1 drivers
v0x55d44e4981b0_0 .net *"_s4", 0 0, L_0x55d44e98b7b0;  1 drivers
v0x55d44e499500_0 .net *"_s6", 0 0, L_0x55d44e98b820;  1 drivers
v0x55d44e4995e0_0 .net *"_s8", 0 0, L_0x55d44e98b8e0;  1 drivers
v0x55d44e495180_0 .net "a", 0 0, L_0x55d44e98bb70;  1 drivers
v0x55d44e495240_0 .net "b", 0 0, L_0x55d44e98bd30;  1 drivers
v0x55d44e4965b0_0 .net "ca", 0 0, L_0x55d44e98ba60;  1 drivers
v0x55d44e496650_0 .net "cin", 0 0, L_0x55d44e98bef0;  1 drivers
v0x55d44e492320_0 .net "sum", 0 0, L_0x55d44e98b740;  1 drivers
S_0x55d44e4901f0 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44e4dd360;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e46e7b0_0 .net "a", 3 0, L_0x55d44e98ecd0;  1 drivers
v0x55d44e46e8b0_0 .net "b", 3 0, L_0x55d44e98ee00;  1 drivers
v0x55d44e477240_0 .net "ca", 3 0, L_0x55d44e98eb60;  1 drivers
v0x55d44e477300_0 .net "cin", 3 0, L_0x55d44e98ef30;  1 drivers
v0x55d44e476e60_0 .net "sum", 3 0, L_0x55d44e98eac0;  1 drivers
L_0x55d44e98ca80 .part L_0x55d44e98ecd0, 0, 1;
L_0x55d44e98cbb0 .part L_0x55d44e98ee00, 0, 1;
L_0x55d44e98cce0 .part L_0x55d44e98ef30, 0, 1;
L_0x55d44e98d2f0 .part L_0x55d44e98ecd0, 1, 1;
L_0x55d44e98d420 .part L_0x55d44e98ee00, 1, 1;
L_0x55d44e98d550 .part L_0x55d44e98ef30, 1, 1;
L_0x55d44e98dc90 .part L_0x55d44e98ecd0, 2, 1;
L_0x55d44e98ddc0 .part L_0x55d44e98ee00, 2, 1;
L_0x55d44e98df40 .part L_0x55d44e98ef30, 2, 1;
L_0x55d44e98e510 .part L_0x55d44e98ecd0, 3, 1;
L_0x55d44e98e6d0 .part L_0x55d44e98ee00, 3, 1;
L_0x55d44e98e890 .part L_0x55d44e98ef30, 3, 1;
L_0x55d44e98eac0 .concat8 [ 1 1 1 1], L_0x55d44e98c560, L_0x55d44e98ce80, L_0x55d44e98d730, L_0x55d44e98e0e0;
L_0x55d44e98eb60 .concat8 [ 1 1 1 1], L_0x55d44e98c970, L_0x55d44e98d1e0, L_0x55d44e98db80, L_0x55d44e98e400;
S_0x55d44e48d680 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e4901f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e98c0b0 .functor XOR 1, L_0x55d44e98ca80, L_0x55d44e98cbb0, C4<0>, C4<0>;
L_0x55d44e98c560 .functor XOR 1, L_0x55d44e98c0b0, L_0x55d44e98cce0, C4<0>, C4<0>;
L_0x55d44e98c620 .functor AND 1, L_0x55d44e98ca80, L_0x55d44e98cbb0, C4<1>, C4<1>;
L_0x55d44e98c730 .functor AND 1, L_0x55d44e98ca80, L_0x55d44e98cce0, C4<1>, C4<1>;
L_0x55d44e98c7f0 .functor OR 1, L_0x55d44e98c620, L_0x55d44e98c730, C4<0>, C4<0>;
L_0x55d44e98c900 .functor AND 1, L_0x55d44e98cce0, L_0x55d44e98cbb0, C4<1>, C4<1>;
L_0x55d44e98c970 .functor OR 1, L_0x55d44e98c7f0, L_0x55d44e98c900, C4<0>, C4<0>;
v0x55d44e48d320_0 .net *"_s0", 0 0, L_0x55d44e98c0b0;  1 drivers
v0x55d44e48a730_0 .net *"_s10", 0 0, L_0x55d44e98c900;  1 drivers
v0x55d44e48a810_0 .net *"_s4", 0 0, L_0x55d44e98c620;  1 drivers
v0x55d44e48a350_0 .net *"_s6", 0 0, L_0x55d44e98c730;  1 drivers
v0x55d44e48a430_0 .net *"_s8", 0 0, L_0x55d44e98c7f0;  1 drivers
v0x55d44e4873a0_0 .net "a", 0 0, L_0x55d44e98ca80;  1 drivers
v0x55d44e487440_0 .net "b", 0 0, L_0x55d44e98cbb0;  1 drivers
v0x55d44e48e6d0_0 .net "ca", 0 0, L_0x55d44e98c970;  1 drivers
v0x55d44e48e790_0 .net "cin", 0 0, L_0x55d44e98cce0;  1 drivers
v0x55d44e48fbb0_0 .net "sum", 0 0, L_0x55d44e98c560;  1 drivers
S_0x55d44e48b7a0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e4901f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e98ce10 .functor XOR 1, L_0x55d44e98d2f0, L_0x55d44e98d420, C4<0>, C4<0>;
L_0x55d44e98ce80 .functor XOR 1, L_0x55d44e98ce10, L_0x55d44e98d550, C4<0>, C4<0>;
L_0x55d44e98cef0 .functor AND 1, L_0x55d44e98d2f0, L_0x55d44e98d420, C4<1>, C4<1>;
L_0x55d44e98cf60 .functor AND 1, L_0x55d44e98d2f0, L_0x55d44e98d550, C4<1>, C4<1>;
L_0x55d44e98d020 .functor OR 1, L_0x55d44e98cef0, L_0x55d44e98cf60, C4<0>, C4<0>;
L_0x55d44e98d130 .functor AND 1, L_0x55d44e98d550, L_0x55d44e98d420, C4<1>, C4<1>;
L_0x55d44e98d1e0 .functor OR 1, L_0x55d44e98d020, L_0x55d44e98d130, C4<0>, C4<0>;
v0x55d44e48cc50_0 .net *"_s0", 0 0, L_0x55d44e98ce10;  1 drivers
v0x55d44e488830_0 .net *"_s10", 0 0, L_0x55d44e98d130;  1 drivers
v0x55d44e4888f0_0 .net *"_s4", 0 0, L_0x55d44e98cef0;  1 drivers
v0x55d44e489c80_0 .net *"_s6", 0 0, L_0x55d44e98cf60;  1 drivers
v0x55d44e489d60_0 .net *"_s8", 0 0, L_0x55d44e98d020;  1 drivers
v0x55d44e4859b0_0 .net "a", 0 0, L_0x55d44e98d2f0;  1 drivers
v0x55d44e486cb0_0 .net "b", 0 0, L_0x55d44e98d420;  1 drivers
v0x55d44e486d70_0 .net "ca", 0 0, L_0x55d44e98d1e0;  1 drivers
v0x55d44e47b1f0_0 .net "cin", 0 0, L_0x55d44e98d550;  1 drivers
v0x55d44e483c80_0 .net "sum", 0 0, L_0x55d44e98ce80;  1 drivers
S_0x55d44e4838a0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e4901f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e98d6c0 .functor XOR 1, L_0x55d44e98dc90, L_0x55d44e98ddc0, C4<0>, C4<0>;
L_0x55d44e98d730 .functor XOR 1, L_0x55d44e98d6c0, L_0x55d44e98df40, C4<0>, C4<0>;
L_0x55d44e98d7f0 .functor AND 1, L_0x55d44e98dc90, L_0x55d44e98ddc0, C4<1>, C4<1>;
L_0x55d44e98d900 .functor AND 1, L_0x55d44e98dc90, L_0x55d44e98df40, C4<1>, C4<1>;
L_0x55d44e98d9c0 .functor OR 1, L_0x55d44e98d7f0, L_0x55d44e98d900, C4<0>, C4<0>;
L_0x55d44e98dad0 .functor AND 1, L_0x55d44e98df40, L_0x55d44e98ddc0, C4<1>, C4<1>;
L_0x55d44e98db80 .functor OR 1, L_0x55d44e98d9c0, L_0x55d44e98dad0, C4<0>, C4<0>;
v0x55d44e47ae50_0 .net *"_s0", 0 0, L_0x55d44e98d6c0;  1 drivers
v0x55d44e480d30_0 .net *"_s10", 0 0, L_0x55d44e98dad0;  1 drivers
v0x55d44e480e10_0 .net *"_s4", 0 0, L_0x55d44e98d7f0;  1 drivers
v0x55d44e480950_0 .net *"_s6", 0 0, L_0x55d44e98d900;  1 drivers
v0x55d44e480a30_0 .net *"_s8", 0 0, L_0x55d44e98d9c0;  1 drivers
v0x55d44e47dde0_0 .net "a", 0 0, L_0x55d44e98dc90;  1 drivers
v0x55d44e47dea0_0 .net "b", 0 0, L_0x55d44e98ddc0;  1 drivers
v0x55d44e47da00_0 .net "ca", 0 0, L_0x55d44e98db80;  1 drivers
v0x55d44e47daa0_0 .net "cin", 0 0, L_0x55d44e98df40;  1 drivers
v0x55d44e47ab00_0 .net "sum", 0 0, L_0x55d44e98d730;  1 drivers
S_0x55d44e481d80 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e4901f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e98e070 .functor XOR 1, L_0x55d44e98e510, L_0x55d44e98e6d0, C4<0>, C4<0>;
L_0x55d44e98e0e0 .functor XOR 1, L_0x55d44e98e070, L_0x55d44e98e890, C4<0>, C4<0>;
L_0x55d44e98e150 .functor AND 1, L_0x55d44e98e510, L_0x55d44e98e6d0, C4<1>, C4<1>;
L_0x55d44e98e1c0 .functor AND 1, L_0x55d44e98e510, L_0x55d44e98e890, C4<1>, C4<1>;
L_0x55d44e98e280 .functor OR 1, L_0x55d44e98e150, L_0x55d44e98e1c0, C4<0>, C4<0>;
L_0x55d44e98e390 .functor AND 1, L_0x55d44e98e890, L_0x55d44e98e6d0, C4<1>, C4<1>;
L_0x55d44e98e400 .functor OR 1, L_0x55d44e98e280, L_0x55d44e98e390, C4<0>, C4<0>;
v0x55d44e483230_0 .net *"_s0", 0 0, L_0x55d44e98e070;  1 drivers
v0x55d44e47ee30_0 .net *"_s10", 0 0, L_0x55d44e98e390;  1 drivers
v0x55d44e47ef10_0 .net *"_s4", 0 0, L_0x55d44e98e150;  1 drivers
v0x55d44e480260_0 .net *"_s6", 0 0, L_0x55d44e98e1c0;  1 drivers
v0x55d44e480340_0 .net *"_s8", 0 0, L_0x55d44e98e280;  1 drivers
v0x55d44e47bf50_0 .net "a", 0 0, L_0x55d44e98e510;  1 drivers
v0x55d44e47d310_0 .net "b", 0 0, L_0x55d44e98e6d0;  1 drivers
v0x55d44e47d3d0_0 .net "ca", 0 0, L_0x55d44e98e400;  1 drivers
v0x55d44e478fd0_0 .net "cin", 0 0, L_0x55d44e98e890;  1 drivers
v0x55d44e47a360_0 .net "sum", 0 0, L_0x55d44e98e0e0;  1 drivers
S_0x55d44e4708d0 .scope module, "a_4" "three_fam" 3 40, 10 3 0, S_0x55d44de3e860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 195 "sum"
    .port_info 1 /OUTPUT 195 "ca"
    .port_info 2 /INPUT 325 "s"
    .port_info 3 /INPUT 260 "c"
v0x55d44d1751d0_0 .net "c", 259 0, L_0x55d44ea15db0;  1 drivers
v0x55d44d1687e0_0 .net "ca", 194 0, L_0x55d44ea15b80;  1 drivers
v0x55d44d168880_0 .net "s", 324 0, L_0x55d44ea15cc0;  1 drivers
v0x55d44d177cb0_0 .net "sum", 194 0, L_0x55d44ea15a90;  1 drivers
L_0x55d44e9bcc30 .part L_0x55d44ea15cc0, 0, 65;
L_0x55d44e9bccd0 .part L_0x55d44ea15cc0, 65, 65;
L_0x55d44e9bcdc0 .part L_0x55d44ea15db0, 0, 65;
L_0x55d44e9e9180 .part L_0x55d44ea15db0, 65, 65;
L_0x55d44e9e9270 .part L_0x55d44ea15cc0, 130, 65;
L_0x55d44e9e9310 .part L_0x55d44ea15db0, 130, 65;
L_0x55d44ea15740 .part L_0x55d44ea15cc0, 195, 65;
L_0x55d44ea15870 .part L_0x55d44ea15cc0, 260, 65;
L_0x55d44ea15960 .part L_0x55d44ea15db0, 195, 65;
L_0x55d44ea15a90 .concat8 [ 65 65 65 0], L_0x55d44e9bc8c0, L_0x55d44e9e8e10, L_0x55d44ea153d0;
L_0x55d44ea15b80 .concat8 [ 65 65 65 0], L_0x55d44e9bca50, L_0x55d44e9e8fa0, L_0x55d44ea15560;
S_0x55d44e46c4f0 .scope module, "a_0" "sixtyBitAdder" 10 10, 5 3 0, S_0x55d44e4708d0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f865d713600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44e2c09d0_0 .net/2u *"_s2", 0 0, L_0x7f865d713600;  1 drivers
L_0x7f865d713648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44e2c0ad0_0 .net/2u *"_s6", 0 0, L_0x7f865d713648;  1 drivers
v0x55d44e2c1e20_0 .net "a", 64 0, L_0x55d44e9bcc30;  1 drivers
v0x55d44e2c1f00_0 .net "b", 64 0, L_0x55d44e9bccd0;  1 drivers
v0x55d44e2bdb00_0 .net "ca", 64 0, L_0x55d44e9bca50;  1 drivers
v0x55d44e2bee50_0 .net "cin", 64 0, L_0x55d44e9bcdc0;  1 drivers
v0x55d44e2bef30_0 .net "sum", 64 0, L_0x55d44e9bc8c0;  1 drivers
L_0x55d44e9a6570 .part L_0x55d44e9bcc30, 0, 32;
L_0x55d44e9a6610 .part L_0x55d44e9bccd0, 0, 32;
L_0x55d44e9a66b0 .part L_0x55d44e9bcdc0, 0, 32;
L_0x55d44e9bc5f0 .part L_0x55d44e9bcc30, 32, 32;
L_0x55d44e9bc6e0 .part L_0x55d44e9bccd0, 32, 32;
L_0x55d44e9bc7d0 .part L_0x55d44e9bcdc0, 32, 32;
L_0x55d44e9bc8c0 .concat8 [ 32 32 1 0], L_0x55d44e9a62a0, L_0x55d44e9bc320, L_0x7f865d713648;
L_0x55d44e9bca50 .concat8 [ 1 32 32 0], L_0x7f865d713600, L_0x55d44e9a63e0, L_0x55d44e9bc460;
S_0x55d44e46ad90 .scope module, "FA_0" "thirtBitAdder" 5 13, 6 3 0, S_0x55d44e46c4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44e3985d0_0 .net "a", 31 0, L_0x55d44e9a6570;  1 drivers
v0x55d44e3981b0_0 .net "b", 31 0, L_0x55d44e9a6610;  1 drivers
v0x55d44e398290_0 .net "ca", 31 0, L_0x55d44e9a63e0;  1 drivers
v0x55d44e38f6e0_0 .net "cin", 31 0, L_0x55d44e9a66b0;  1 drivers
v0x55d44e38f7c0_0 .net "sum", 31 0, L_0x55d44e9a62a0;  1 drivers
L_0x55d44e99b280 .part L_0x55d44e9a6570, 0, 16;
L_0x55d44e99b320 .part L_0x55d44e9a6610, 0, 16;
L_0x55d44e99b3c0 .part L_0x55d44e9a66b0, 0, 16;
L_0x55d44e9a5fd0 .part L_0x55d44e9a6570, 16, 16;
L_0x55d44e9a60c0 .part L_0x55d44e9a6610, 16, 16;
L_0x55d44e9a61b0 .part L_0x55d44e9a66b0, 16, 16;
L_0x55d44e9a62a0 .concat8 [ 16 16 0 0], L_0x55d44e99af80, L_0x55d44e9a5cd0;
L_0x55d44e9a63e0 .concat8 [ 16 16 0 0], L_0x55d44e99b020, L_0x55d44e9a5d70;
S_0x55d44e45d8d0 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44e46ad90;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44e406610_0 .net "a", 15 0, L_0x55d44e99b280;  1 drivers
v0x55d44e4066f0_0 .net "b", 15 0, L_0x55d44e99b320;  1 drivers
v0x55d44e3f4220_0 .net "ca", 15 0, L_0x55d44e99b020;  1 drivers
v0x55d44e3f42e0_0 .net "cin", 15 0, L_0x55d44e99b3c0;  1 drivers
v0x55d44e3e78d0_0 .net "sum", 15 0, L_0x55d44e99af80;  1 drivers
L_0x55d44e992d90 .part L_0x55d44e99b280, 0, 4;
L_0x55d44e992e30 .part L_0x55d44e99b320, 0, 4;
L_0x55d44e992ed0 .part L_0x55d44e99b3c0, 0, 4;
L_0x55d44e995720 .part L_0x55d44e99b280, 4, 4;
L_0x55d44e995810 .part L_0x55d44e99b320, 4, 4;
L_0x55d44e995900 .part L_0x55d44e99b3c0, 4, 4;
L_0x55d44e9981e0 .part L_0x55d44e99b280, 8, 4;
L_0x55d44e998280 .part L_0x55d44e99b320, 8, 4;
L_0x55d44e998370 .part L_0x55d44e99b3c0, 8, 4;
L_0x55d44e99ab80 .part L_0x55d44e99b280, 12, 4;
L_0x55d44e99acb0 .part L_0x55d44e99b320, 12, 4;
L_0x55d44e99ade0 .part L_0x55d44e99b3c0, 12, 4;
L_0x55d44e99af80 .concat8 [ 4 4 4 4], L_0x55d44e992b80, L_0x55d44e995510, L_0x55d44e997fd0, L_0x55d44e99a970;
L_0x55d44e99b020 .concat8 [ 4 4 4 4], L_0x55d44e992c20, L_0x55d44e9955b0, L_0x55d44e998070, L_0x55d44e99aa10;
S_0x55d44e460450 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44e45d8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e455c20_0 .net "a", 3 0, L_0x55d44e992d90;  1 drivers
v0x55d44e455d20_0 .net "b", 3 0, L_0x55d44e992e30;  1 drivers
v0x55d44e4518e0_0 .net "ca", 3 0, L_0x55d44e992c20;  1 drivers
v0x55d44e4519a0_0 .net "cin", 3 0, L_0x55d44e992ed0;  1 drivers
v0x55d44e452c70_0 .net "sum", 3 0, L_0x55d44e992b80;  1 drivers
L_0x55d44e990ae0 .part L_0x55d44e992d90, 0, 1;
L_0x55d44e990c10 .part L_0x55d44e992e30, 0, 1;
L_0x55d44e990d40 .part L_0x55d44e992ed0, 0, 1;
L_0x55d44e991350 .part L_0x55d44e992d90, 1, 1;
L_0x55d44e991480 .part L_0x55d44e992e30, 1, 1;
L_0x55d44e9915b0 .part L_0x55d44e992ed0, 1, 1;
L_0x55d44e991cf0 .part L_0x55d44e992d90, 2, 1;
L_0x55d44e991e20 .part L_0x55d44e992e30, 2, 1;
L_0x55d44e991fa0 .part L_0x55d44e992ed0, 2, 1;
L_0x55d44e992570 .part L_0x55d44e992d90, 3, 1;
L_0x55d44e992790 .part L_0x55d44e992e30, 3, 1;
L_0x55d44e992950 .part L_0x55d44e992ed0, 3, 1;
L_0x55d44e992b80 .concat8 [ 1 1 1 1], L_0x55d44e98ea50, L_0x55d44e990ee0, L_0x55d44e991790, L_0x55d44e992140;
L_0x55d44e992c20 .concat8 [ 1 1 1 1], L_0x55d44e9909d0, L_0x55d44e991240, L_0x55d44e991be0, L_0x55d44e992460;
S_0x55d44e468b00 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e460450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e98f060 .functor XOR 1, L_0x55d44e990ae0, L_0x55d44e990c10, C4<0>, C4<0>;
L_0x55d44e98ea50 .functor XOR 1, L_0x55d44e98f060, L_0x55d44e990d40, C4<0>, C4<0>;
L_0x55d44e990680 .functor AND 1, L_0x55d44e990ae0, L_0x55d44e990c10, C4<1>, C4<1>;
L_0x55d44e990790 .functor AND 1, L_0x55d44e990ae0, L_0x55d44e990d40, C4<1>, C4<1>;
L_0x55d44e990850 .functor OR 1, L_0x55d44e990680, L_0x55d44e990790, C4<0>, C4<0>;
L_0x55d44e990960 .functor AND 1, L_0x55d44e990d40, L_0x55d44e990c10, C4<1>, C4<1>;
L_0x55d44e9909d0 .functor OR 1, L_0x55d44e990850, L_0x55d44e990960, C4<0>, C4<0>;
v0x55d44e460030_0 .net *"_s0", 0 0, L_0x55d44e98f060;  1 drivers
v0x55d44e4600d0_0 .net *"_s10", 0 0, L_0x55d44e990960;  1 drivers
v0x55d44e465f90_0 .net *"_s4", 0 0, L_0x55d44e990680;  1 drivers
v0x55d44e466060_0 .net *"_s6", 0 0, L_0x55d44e990790;  1 drivers
v0x55d44e465bb0_0 .net *"_s8", 0 0, L_0x55d44e990850;  1 drivers
v0x55d44e465c90_0 .net "a", 0 0, L_0x55d44e990ae0;  1 drivers
v0x55d44e463040_0 .net "b", 0 0, L_0x55d44e990c10;  1 drivers
v0x55d44e463100_0 .net "ca", 0 0, L_0x55d44e9909d0;  1 drivers
v0x55d44e462c60_0 .net "cin", 0 0, L_0x55d44e990d40;  1 drivers
v0x55d44e45fcb0_0 .net "sum", 0 0, L_0x55d44e98ea50;  1 drivers
S_0x55d44e466fe0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e460450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e990e70 .functor XOR 1, L_0x55d44e991350, L_0x55d44e991480, C4<0>, C4<0>;
L_0x55d44e990ee0 .functor XOR 1, L_0x55d44e990e70, L_0x55d44e9915b0, C4<0>, C4<0>;
L_0x55d44e990f50 .functor AND 1, L_0x55d44e991350, L_0x55d44e991480, C4<1>, C4<1>;
L_0x55d44e990fc0 .functor AND 1, L_0x55d44e991350, L_0x55d44e9915b0, C4<1>, C4<1>;
L_0x55d44e991080 .functor OR 1, L_0x55d44e990f50, L_0x55d44e990fc0, C4<0>, C4<0>;
L_0x55d44e991190 .functor AND 1, L_0x55d44e9915b0, L_0x55d44e991480, C4<1>, C4<1>;
L_0x55d44e991240 .functor OR 1, L_0x55d44e991080, L_0x55d44e991190, C4<0>, C4<0>;
v0x55d44e468490_0 .net *"_s0", 0 0, L_0x55d44e990e70;  1 drivers
v0x55d44e464090_0 .net *"_s10", 0 0, L_0x55d44e991190;  1 drivers
v0x55d44e464170_0 .net *"_s4", 0 0, L_0x55d44e990f50;  1 drivers
v0x55d44e4654c0_0 .net *"_s6", 0 0, L_0x55d44e990fc0;  1 drivers
v0x55d44e4655a0_0 .net *"_s8", 0 0, L_0x55d44e991080;  1 drivers
v0x55d44e461140_0 .net "a", 0 0, L_0x55d44e991350;  1 drivers
v0x55d44e461200_0 .net "b", 0 0, L_0x55d44e991480;  1 drivers
v0x55d44e462570_0 .net "ca", 0 0, L_0x55d44e991240;  1 drivers
v0x55d44e462610_0 .net "cin", 0 0, L_0x55d44e9915b0;  1 drivers
v0x55d44e45e2e0_0 .net "sum", 0 0, L_0x55d44e990ee0;  1 drivers
S_0x55d44e45f5c0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e460450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e991720 .functor XOR 1, L_0x55d44e991cf0, L_0x55d44e991e20, C4<0>, C4<0>;
L_0x55d44e991790 .functor XOR 1, L_0x55d44e991720, L_0x55d44e991fa0, C4<0>, C4<0>;
L_0x55d44e991850 .functor AND 1, L_0x55d44e991cf0, L_0x55d44e991e20, C4<1>, C4<1>;
L_0x55d44e991960 .functor AND 1, L_0x55d44e991cf0, L_0x55d44e991fa0, C4<1>, C4<1>;
L_0x55d44e991a20 .functor OR 1, L_0x55d44e991850, L_0x55d44e991960, C4<0>, C4<0>;
L_0x55d44e991b30 .functor AND 1, L_0x55d44e991fa0, L_0x55d44e991e20, C4<1>, C4<1>;
L_0x55d44e991be0 .functor OR 1, L_0x55d44e991a20, L_0x55d44e991b30, C4<0>, C4<0>;
v0x55d44e453bb0_0 .net *"_s0", 0 0, L_0x55d44e991720;  1 drivers
v0x55d44e45c590_0 .net *"_s10", 0 0, L_0x55d44e991b30;  1 drivers
v0x55d44e45c670_0 .net *"_s4", 0 0, L_0x55d44e991850;  1 drivers
v0x55d44e45c1b0_0 .net *"_s6", 0 0, L_0x55d44e991960;  1 drivers
v0x55d44e45c290_0 .net *"_s8", 0 0, L_0x55d44e991a20;  1 drivers
v0x55d44e453750_0 .net "a", 0 0, L_0x55d44e991cf0;  1 drivers
v0x55d44e459640_0 .net "b", 0 0, L_0x55d44e991e20;  1 drivers
v0x55d44e459700_0 .net "ca", 0 0, L_0x55d44e991be0;  1 drivers
v0x55d44e459260_0 .net "cin", 0 0, L_0x55d44e991fa0;  1 drivers
v0x55d44e4566f0_0 .net "sum", 0 0, L_0x55d44e991790;  1 drivers
S_0x55d44e456310 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e460450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9920d0 .functor XOR 1, L_0x55d44e992570, L_0x55d44e992790, C4<0>, C4<0>;
L_0x55d44e992140 .functor XOR 1, L_0x55d44e9920d0, L_0x55d44e992950, C4<0>, C4<0>;
L_0x55d44e9921b0 .functor AND 1, L_0x55d44e992570, L_0x55d44e992790, C4<1>, C4<1>;
L_0x55d44e992220 .functor AND 1, L_0x55d44e992570, L_0x55d44e992950, C4<1>, C4<1>;
L_0x55d44e9922e0 .functor OR 1, L_0x55d44e9921b0, L_0x55d44e992220, C4<0>, C4<0>;
L_0x55d44e9923f0 .functor AND 1, L_0x55d44e992950, L_0x55d44e992790, C4<1>, C4<1>;
L_0x55d44e992460 .functor OR 1, L_0x55d44e9922e0, L_0x55d44e9923f0, C4<0>, C4<0>;
v0x55d44e4533e0_0 .net *"_s0", 0 0, L_0x55d44e9920d0;  1 drivers
v0x55d44e45a690_0 .net *"_s10", 0 0, L_0x55d44e9923f0;  1 drivers
v0x55d44e45a770_0 .net *"_s4", 0 0, L_0x55d44e9921b0;  1 drivers
v0x55d44e45bac0_0 .net *"_s6", 0 0, L_0x55d44e992220;  1 drivers
v0x55d44e45bba0_0 .net *"_s8", 0 0, L_0x55d44e9922e0;  1 drivers
v0x55d44e457740_0 .net "a", 0 0, L_0x55d44e992570;  1 drivers
v0x55d44e457800_0 .net "b", 0 0, L_0x55d44e992790;  1 drivers
v0x55d44e458b70_0 .net "ca", 0 0, L_0x55d44e992460;  1 drivers
v0x55d44e458c10_0 .net "cin", 0 0, L_0x55d44e992950;  1 drivers
v0x55d44e4548a0_0 .net "sum", 0 0, L_0x55d44e992140;  1 drivers
S_0x55d44e4471b0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44e45d8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e438550_0 .net "a", 3 0, L_0x55d44e995720;  1 drivers
v0x55d44e438650_0 .net "b", 3 0, L_0x55d44e995810;  1 drivers
v0x55d44e4398e0_0 .net "ca", 3 0, L_0x55d44e9955b0;  1 drivers
v0x55d44e4399a0_0 .net "cin", 3 0, L_0x55d44e995900;  1 drivers
v0x55d44e436fe0_0 .net "sum", 3 0, L_0x55d44e995510;  1 drivers
L_0x55d44e9934d0 .part L_0x55d44e995720, 0, 1;
L_0x55d44e993600 .part L_0x55d44e995810, 0, 1;
L_0x55d44e993730 .part L_0x55d44e995900, 0, 1;
L_0x55d44e993d40 .part L_0x55d44e995720, 1, 1;
L_0x55d44e993e70 .part L_0x55d44e995810, 1, 1;
L_0x55d44e993fa0 .part L_0x55d44e995900, 1, 1;
L_0x55d44e9946e0 .part L_0x55d44e995720, 2, 1;
L_0x55d44e994810 .part L_0x55d44e995810, 2, 1;
L_0x55d44e994990 .part L_0x55d44e995900, 2, 1;
L_0x55d44e994f60 .part L_0x55d44e995720, 3, 1;
L_0x55d44e995120 .part L_0x55d44e995810, 3, 1;
L_0x55d44e9952e0 .part L_0x55d44e995900, 3, 1;
L_0x55d44e995510 .concat8 [ 1 1 1 1], L_0x55d44e992f70, L_0x55d44e9938d0, L_0x55d44e994180, L_0x55d44e994b30;
L_0x55d44e9955b0 .concat8 [ 1 1 1 1], L_0x55d44e9933c0, L_0x55d44e993c30, L_0x55d44e9945d0, L_0x55d44e994e50;
S_0x55d44e44f860 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e4471b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e992b10 .functor XOR 1, L_0x55d44e9934d0, L_0x55d44e993600, C4<0>, C4<0>;
L_0x55d44e992f70 .functor XOR 1, L_0x55d44e992b10, L_0x55d44e993730, C4<0>, C4<0>;
L_0x55d44e993030 .functor AND 1, L_0x55d44e9934d0, L_0x55d44e993600, C4<1>, C4<1>;
L_0x55d44e993140 .functor AND 1, L_0x55d44e9934d0, L_0x55d44e993730, C4<1>, C4<1>;
L_0x55d44e993200 .functor OR 1, L_0x55d44e993030, L_0x55d44e993140, C4<0>, C4<0>;
L_0x55d44e993310 .functor AND 1, L_0x55d44e993730, L_0x55d44e993600, C4<1>, C4<1>;
L_0x55d44e9933c0 .functor OR 1, L_0x55d44e993200, L_0x55d44e993310, C4<0>, C4<0>;
v0x55d44e446e10_0 .net *"_s0", 0 0, L_0x55d44e992b10;  1 drivers
v0x55d44e44ccf0_0 .net *"_s10", 0 0, L_0x55d44e993310;  1 drivers
v0x55d44e44cdd0_0 .net *"_s4", 0 0, L_0x55d44e993030;  1 drivers
v0x55d44e44c910_0 .net *"_s6", 0 0, L_0x55d44e993140;  1 drivers
v0x55d44e44c9f0_0 .net *"_s8", 0 0, L_0x55d44e993200;  1 drivers
v0x55d44e449da0_0 .net "a", 0 0, L_0x55d44e9934d0;  1 drivers
v0x55d44e449e40_0 .net "b", 0 0, L_0x55d44e993600;  1 drivers
v0x55d44e4499c0_0 .net "ca", 0 0, L_0x55d44e9933c0;  1 drivers
v0x55d44e449a80_0 .net "cin", 0 0, L_0x55d44e993730;  1 drivers
v0x55d44e446ac0_0 .net "sum", 0 0, L_0x55d44e992f70;  1 drivers
S_0x55d44e44dd60 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e4471b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e993860 .functor XOR 1, L_0x55d44e993d40, L_0x55d44e993e70, C4<0>, C4<0>;
L_0x55d44e9938d0 .functor XOR 1, L_0x55d44e993860, L_0x55d44e993fa0, C4<0>, C4<0>;
L_0x55d44e993940 .functor AND 1, L_0x55d44e993d40, L_0x55d44e993e70, C4<1>, C4<1>;
L_0x55d44e9939b0 .functor AND 1, L_0x55d44e993d40, L_0x55d44e993fa0, C4<1>, C4<1>;
L_0x55d44e993a70 .functor OR 1, L_0x55d44e993940, L_0x55d44e9939b0, C4<0>, C4<0>;
L_0x55d44e993b80 .functor AND 1, L_0x55d44e993fa0, L_0x55d44e993e70, C4<1>, C4<1>;
L_0x55d44e993c30 .functor OR 1, L_0x55d44e993a70, L_0x55d44e993b80, C4<0>, C4<0>;
v0x55d44e44f210_0 .net *"_s0", 0 0, L_0x55d44e993860;  1 drivers
v0x55d44e44adf0_0 .net *"_s10", 0 0, L_0x55d44e993b80;  1 drivers
v0x55d44e44aeb0_0 .net *"_s4", 0 0, L_0x55d44e993940;  1 drivers
v0x55d44e44c240_0 .net *"_s6", 0 0, L_0x55d44e9939b0;  1 drivers
v0x55d44e44c320_0 .net *"_s8", 0 0, L_0x55d44e993a70;  1 drivers
v0x55d44e447f30_0 .net "a", 0 0, L_0x55d44e993d40;  1 drivers
v0x55d44e4492d0_0 .net "b", 0 0, L_0x55d44e993e70;  1 drivers
v0x55d44e449390_0 .net "ca", 0 0, L_0x55d44e993c30;  1 drivers
v0x55d44e444f90_0 .net "cin", 0 0, L_0x55d44e993fa0;  1 drivers
v0x55d44e446320_0 .net "sum", 0 0, L_0x55d44e9938d0;  1 drivers
S_0x55d44e43a770 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e4471b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e994110 .functor XOR 1, L_0x55d44e9946e0, L_0x55d44e994810, C4<0>, C4<0>;
L_0x55d44e994180 .functor XOR 1, L_0x55d44e994110, L_0x55d44e994990, C4<0>, C4<0>;
L_0x55d44e994240 .functor AND 1, L_0x55d44e9946e0, L_0x55d44e994810, C4<1>, C4<1>;
L_0x55d44e994350 .functor AND 1, L_0x55d44e9946e0, L_0x55d44e994990, C4<1>, C4<1>;
L_0x55d44e994410 .functor OR 1, L_0x55d44e994240, L_0x55d44e994350, C4<0>, C4<0>;
L_0x55d44e994520 .functor AND 1, L_0x55d44e994990, L_0x55d44e994810, C4<1>, C4<1>;
L_0x55d44e9945d0 .functor OR 1, L_0x55d44e994410, L_0x55d44e994520, C4<0>, C4<0>;
v0x55d44e443280_0 .net *"_s0", 0 0, L_0x55d44e994110;  1 drivers
v0x55d44e442e20_0 .net *"_s10", 0 0, L_0x55d44e994520;  1 drivers
v0x55d44e442f00_0 .net *"_s4", 0 0, L_0x55d44e994240;  1 drivers
v0x55d44e43a350_0 .net *"_s6", 0 0, L_0x55d44e994350;  1 drivers
v0x55d44e43a430_0 .net *"_s8", 0 0, L_0x55d44e994410;  1 drivers
v0x55d44e4402b0_0 .net "a", 0 0, L_0x55d44e9946e0;  1 drivers
v0x55d44e440370_0 .net "b", 0 0, L_0x55d44e994810;  1 drivers
v0x55d44e43fed0_0 .net "ca", 0 0, L_0x55d44e9945d0;  1 drivers
v0x55d44e43ff70_0 .net "cin", 0 0, L_0x55d44e994990;  1 drivers
v0x55d44e43d410_0 .net "sum", 0 0, L_0x55d44e994180;  1 drivers
S_0x55d44e43cf80 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e4471b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e994ac0 .functor XOR 1, L_0x55d44e994f60, L_0x55d44e995120, C4<0>, C4<0>;
L_0x55d44e994b30 .functor XOR 1, L_0x55d44e994ac0, L_0x55d44e9952e0, C4<0>, C4<0>;
L_0x55d44e994ba0 .functor AND 1, L_0x55d44e994f60, L_0x55d44e995120, C4<1>, C4<1>;
L_0x55d44e994c10 .functor AND 1, L_0x55d44e994f60, L_0x55d44e9952e0, C4<1>, C4<1>;
L_0x55d44e994cd0 .functor OR 1, L_0x55d44e994ba0, L_0x55d44e994c10, C4<0>, C4<0>;
L_0x55d44e994de0 .functor AND 1, L_0x55d44e9952e0, L_0x55d44e995120, C4<1>, C4<1>;
L_0x55d44e994e50 .functor OR 1, L_0x55d44e994cd0, L_0x55d44e994de0, C4<0>, C4<0>;
v0x55d44e43a050_0 .net *"_s0", 0 0, L_0x55d44e994ac0;  1 drivers
v0x55d44e441300_0 .net *"_s10", 0 0, L_0x55d44e994de0;  1 drivers
v0x55d44e4413e0_0 .net *"_s4", 0 0, L_0x55d44e994ba0;  1 drivers
v0x55d44e442730_0 .net *"_s6", 0 0, L_0x55d44e994c10;  1 drivers
v0x55d44e442810_0 .net *"_s8", 0 0, L_0x55d44e994cd0;  1 drivers
v0x55d44e43e420_0 .net "a", 0 0, L_0x55d44e994f60;  1 drivers
v0x55d44e43f7e0_0 .net "b", 0 0, L_0x55d44e995120;  1 drivers
v0x55d44e43f8a0_0 .net "ca", 0 0, L_0x55d44e994e50;  1 drivers
v0x55d44e43b460_0 .net "cin", 0 0, L_0x55d44e9952e0;  1 drivers
v0x55d44e43c890_0 .net "sum", 0 0, L_0x55d44e994b30;  1 drivers
S_0x55d44e42a690 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44e45d8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e425930_0 .net "a", 3 0, L_0x55d44e9981e0;  1 drivers
v0x55d44e425a30_0 .net "b", 3 0, L_0x55d44e998280;  1 drivers
v0x55d44e4215b0_0 .net "ca", 3 0, L_0x55d44e998070;  1 drivers
v0x55d44e421670_0 .net "cin", 3 0, L_0x55d44e998370;  1 drivers
v0x55d44e4229e0_0 .net "sum", 3 0, L_0x55d44e997fd0;  1 drivers
L_0x55d44e995f90 .part L_0x55d44e9981e0, 0, 1;
L_0x55d44e9960c0 .part L_0x55d44e998280, 0, 1;
L_0x55d44e9961f0 .part L_0x55d44e998370, 0, 1;
L_0x55d44e996800 .part L_0x55d44e9981e0, 1, 1;
L_0x55d44e996930 .part L_0x55d44e998280, 1, 1;
L_0x55d44e996a60 .part L_0x55d44e998370, 1, 1;
L_0x55d44e9971a0 .part L_0x55d44e9981e0, 2, 1;
L_0x55d44e9972d0 .part L_0x55d44e998280, 2, 1;
L_0x55d44e997450 .part L_0x55d44e998370, 2, 1;
L_0x55d44e997a20 .part L_0x55d44e9981e0, 3, 1;
L_0x55d44e997be0 .part L_0x55d44e998280, 3, 1;
L_0x55d44e997da0 .part L_0x55d44e998370, 3, 1;
L_0x55d44e997fd0 .concat8 [ 1 1 1 1], L_0x55d44e995a30, L_0x55d44e996390, L_0x55d44e996c40, L_0x55d44e9975f0;
L_0x55d44e998070 .concat8 [ 1 1 1 1], L_0x55d44e995e80, L_0x55d44e9966f0, L_0x55d44e997090, L_0x55d44e997910;
S_0x55d44e42d210 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e42a690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9954a0 .functor XOR 1, L_0x55d44e995f90, L_0x55d44e9960c0, C4<0>, C4<0>;
L_0x55d44e995a30 .functor XOR 1, L_0x55d44e9954a0, L_0x55d44e9961f0, C4<0>, C4<0>;
L_0x55d44e995af0 .functor AND 1, L_0x55d44e995f90, L_0x55d44e9960c0, C4<1>, C4<1>;
L_0x55d44e995c00 .functor AND 1, L_0x55d44e995f90, L_0x55d44e9961f0, C4<1>, C4<1>;
L_0x55d44e995cc0 .functor OR 1, L_0x55d44e995af0, L_0x55d44e995c00, C4<0>, C4<0>;
L_0x55d44e995dd0 .functor AND 1, L_0x55d44e9961f0, L_0x55d44e9960c0, C4<1>, C4<1>;
L_0x55d44e995e80 .functor OR 1, L_0x55d44e995cc0, L_0x55d44e995dd0, C4<0>, C4<0>;
v0x55d44e435ca0_0 .net *"_s0", 0 0, L_0x55d44e9954a0;  1 drivers
v0x55d44e435d40_0 .net *"_s10", 0 0, L_0x55d44e995dd0;  1 drivers
v0x55d44e4358c0_0 .net *"_s4", 0 0, L_0x55d44e995af0;  1 drivers
v0x55d44e4359b0_0 .net *"_s6", 0 0, L_0x55d44e995c00;  1 drivers
v0x55d44e42cdf0_0 .net *"_s8", 0 0, L_0x55d44e995cc0;  1 drivers
v0x55d44e432d50_0 .net "a", 0 0, L_0x55d44e995f90;  1 drivers
v0x55d44e432e10_0 .net "b", 0 0, L_0x55d44e9960c0;  1 drivers
v0x55d44e432970_0 .net "ca", 0 0, L_0x55d44e995e80;  1 drivers
v0x55d44e432a10_0 .net "cin", 0 0, L_0x55d44e9961f0;  1 drivers
v0x55d44e42feb0_0 .net "sum", 0 0, L_0x55d44e995a30;  1 drivers
S_0x55d44e42fa20 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e42a690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e996320 .functor XOR 1, L_0x55d44e996800, L_0x55d44e996930, C4<0>, C4<0>;
L_0x55d44e996390 .functor XOR 1, L_0x55d44e996320, L_0x55d44e996a60, C4<0>, C4<0>;
L_0x55d44e996400 .functor AND 1, L_0x55d44e996800, L_0x55d44e996930, C4<1>, C4<1>;
L_0x55d44e996470 .functor AND 1, L_0x55d44e996800, L_0x55d44e996a60, C4<1>, C4<1>;
L_0x55d44e996530 .functor OR 1, L_0x55d44e996400, L_0x55d44e996470, C4<0>, C4<0>;
L_0x55d44e996640 .functor AND 1, L_0x55d44e996a60, L_0x55d44e996930, C4<1>, C4<1>;
L_0x55d44e9966f0 .functor OR 1, L_0x55d44e996530, L_0x55d44e996640, C4<0>, C4<0>;
v0x55d44e42caf0_0 .net *"_s0", 0 0, L_0x55d44e996320;  1 drivers
v0x55d44e433da0_0 .net *"_s10", 0 0, L_0x55d44e996640;  1 drivers
v0x55d44e433e80_0 .net *"_s4", 0 0, L_0x55d44e996400;  1 drivers
v0x55d44e4351d0_0 .net *"_s6", 0 0, L_0x55d44e996470;  1 drivers
v0x55d44e4352b0_0 .net *"_s8", 0 0, L_0x55d44e996530;  1 drivers
v0x55d44e430e50_0 .net "a", 0 0, L_0x55d44e996800;  1 drivers
v0x55d44e430f10_0 .net "b", 0 0, L_0x55d44e996930;  1 drivers
v0x55d44e432280_0 .net "ca", 0 0, L_0x55d44e9966f0;  1 drivers
v0x55d44e432320_0 .net "cin", 0 0, L_0x55d44e996a60;  1 drivers
v0x55d44e42dfb0_0 .net "sum", 0 0, L_0x55d44e996390;  1 drivers
S_0x55d44e42f330 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e42a690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e996bd0 .functor XOR 1, L_0x55d44e9971a0, L_0x55d44e9972d0, C4<0>, C4<0>;
L_0x55d44e996c40 .functor XOR 1, L_0x55d44e996bd0, L_0x55d44e997450, C4<0>, C4<0>;
L_0x55d44e996d00 .functor AND 1, L_0x55d44e9971a0, L_0x55d44e9972d0, C4<1>, C4<1>;
L_0x55d44e996e10 .functor AND 1, L_0x55d44e9971a0, L_0x55d44e997450, C4<1>, C4<1>;
L_0x55d44e996ed0 .functor OR 1, L_0x55d44e996d00, L_0x55d44e996e10, C4<0>, C4<0>;
L_0x55d44e996fe0 .functor AND 1, L_0x55d44e997450, L_0x55d44e9972d0, C4<1>, C4<1>;
L_0x55d44e997090 .functor OR 1, L_0x55d44e996ed0, L_0x55d44e996fe0, C4<0>, C4<0>;
v0x55d44e42b0a0_0 .net *"_s0", 0 0, L_0x55d44e996bd0;  1 drivers
v0x55d44e42c380_0 .net *"_s10", 0 0, L_0x55d44e996fe0;  1 drivers
v0x55d44e42c460_0 .net *"_s4", 0 0, L_0x55d44e996d00;  1 drivers
v0x55d44e4208c0_0 .net *"_s6", 0 0, L_0x55d44e996e10;  1 drivers
v0x55d44e4209a0_0 .net *"_s8", 0 0, L_0x55d44e996ed0;  1 drivers
v0x55d44e4293c0_0 .net "a", 0 0, L_0x55d44e9971a0;  1 drivers
v0x55d44e428f70_0 .net "b", 0 0, L_0x55d44e9972d0;  1 drivers
v0x55d44e429030_0 .net "ca", 0 0, L_0x55d44e997090;  1 drivers
v0x55d44e4204a0_0 .net "cin", 0 0, L_0x55d44e997450;  1 drivers
v0x55d44e426400_0 .net "sum", 0 0, L_0x55d44e996c40;  1 drivers
S_0x55d44e426020 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e42a690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e997580 .functor XOR 1, L_0x55d44e997a20, L_0x55d44e997be0, C4<0>, C4<0>;
L_0x55d44e9975f0 .functor XOR 1, L_0x55d44e997580, L_0x55d44e997da0, C4<0>, C4<0>;
L_0x55d44e997660 .functor AND 1, L_0x55d44e997a20, L_0x55d44e997be0, C4<1>, C4<1>;
L_0x55d44e9976d0 .functor AND 1, L_0x55d44e997a20, L_0x55d44e997da0, C4<1>, C4<1>;
L_0x55d44e997790 .functor OR 1, L_0x55d44e997660, L_0x55d44e9976d0, C4<0>, C4<0>;
L_0x55d44e9978a0 .functor AND 1, L_0x55d44e997da0, L_0x55d44e997be0, C4<1>, C4<1>;
L_0x55d44e997910 .functor OR 1, L_0x55d44e997790, L_0x55d44e9978a0, C4<0>, C4<0>;
v0x55d44e423530_0 .net *"_s0", 0 0, L_0x55d44e997580;  1 drivers
v0x55d44e4230d0_0 .net *"_s10", 0 0, L_0x55d44e9978a0;  1 drivers
v0x55d44e4231b0_0 .net *"_s4", 0 0, L_0x55d44e997660;  1 drivers
v0x55d44e420120_0 .net *"_s6", 0 0, L_0x55d44e9976d0;  1 drivers
v0x55d44e420200_0 .net *"_s8", 0 0, L_0x55d44e997790;  1 drivers
v0x55d44e427450_0 .net "a", 0 0, L_0x55d44e997a20;  1 drivers
v0x55d44e427510_0 .net "b", 0 0, L_0x55d44e997be0;  1 drivers
v0x55d44e428880_0 .net "ca", 0 0, L_0x55d44e997910;  1 drivers
v0x55d44e428920_0 .net "cin", 0 0, L_0x55d44e997da0;  1 drivers
v0x55d44e4245b0_0 .net "sum", 0 0, L_0x55d44e9975f0;  1 drivers
S_0x55d44e41e6a0 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44e45d8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e408220_0 .net "a", 3 0, L_0x55d44e99ab80;  1 drivers
v0x55d44e408320_0 .net "b", 3 0, L_0x55d44e99acb0;  1 drivers
v0x55d44e409650_0 .net "ca", 3 0, L_0x55d44e99aa10;  1 drivers
v0x55d44e409710_0 .net "cin", 3 0, L_0x55d44e99ade0;  1 drivers
v0x55d44e4051e0_0 .net "sum", 3 0, L_0x55d44e99a970;  1 drivers
L_0x55d44e998930 .part L_0x55d44e99ab80, 0, 1;
L_0x55d44e998a60 .part L_0x55d44e99acb0, 0, 1;
L_0x55d44e998b90 .part L_0x55d44e99ade0, 0, 1;
L_0x55d44e9991a0 .part L_0x55d44e99ab80, 1, 1;
L_0x55d44e9992d0 .part L_0x55d44e99acb0, 1, 1;
L_0x55d44e999400 .part L_0x55d44e99ade0, 1, 1;
L_0x55d44e999b40 .part L_0x55d44e99ab80, 2, 1;
L_0x55d44e999c70 .part L_0x55d44e99acb0, 2, 1;
L_0x55d44e999df0 .part L_0x55d44e99ade0, 2, 1;
L_0x55d44e99a3c0 .part L_0x55d44e99ab80, 3, 1;
L_0x55d44e99a580 .part L_0x55d44e99acb0, 3, 1;
L_0x55d44e99a740 .part L_0x55d44e99ade0, 3, 1;
L_0x55d44e99a970 .concat8 [ 1 1 1 1], L_0x55d44e998410, L_0x55d44e998d30, L_0x55d44e9995e0, L_0x55d44e999f90;
L_0x55d44e99aa10 .concat8 [ 1 1 1 1], L_0x55d44e998820, L_0x55d44e999090, L_0x55d44e999a30, L_0x55d44e99a2b0;
S_0x55d44e413f70 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e41e6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e997f60 .functor XOR 1, L_0x55d44e998930, L_0x55d44e998a60, C4<0>, C4<0>;
L_0x55d44e998410 .functor XOR 1, L_0x55d44e997f60, L_0x55d44e998b90, C4<0>, C4<0>;
L_0x55d44e9984d0 .functor AND 1, L_0x55d44e998930, L_0x55d44e998a60, C4<1>, C4<1>;
L_0x55d44e9985e0 .functor AND 1, L_0x55d44e998930, L_0x55d44e998b90, C4<1>, C4<1>;
L_0x55d44e9986a0 .functor OR 1, L_0x55d44e9984d0, L_0x55d44e9985e0, C4<0>, C4<0>;
L_0x55d44e9987b0 .functor AND 1, L_0x55d44e998b90, L_0x55d44e998a60, C4<1>, C4<1>;
L_0x55d44e998820 .functor OR 1, L_0x55d44e9986a0, L_0x55d44e9987b0, C4<0>, C4<0>;
v0x55d44e41ca80_0 .net *"_s0", 0 0, L_0x55d44e997f60;  1 drivers
v0x55d44e41c620_0 .net *"_s10", 0 0, L_0x55d44e9987b0;  1 drivers
v0x55d44e41c700_0 .net *"_s4", 0 0, L_0x55d44e9984d0;  1 drivers
v0x55d44e413b50_0 .net *"_s6", 0 0, L_0x55d44e9985e0;  1 drivers
v0x55d44e413c30_0 .net *"_s8", 0 0, L_0x55d44e9986a0;  1 drivers
v0x55d44e419ad0_0 .net "a", 0 0, L_0x55d44e998930;  1 drivers
v0x55d44e419b90_0 .net "b", 0 0, L_0x55d44e998a60;  1 drivers
v0x55d44e4196d0_0 .net "ca", 0 0, L_0x55d44e998820;  1 drivers
v0x55d44e419790_0 .net "cin", 0 0, L_0x55d44e998b90;  1 drivers
v0x55d44e416c10_0 .net "sum", 0 0, L_0x55d44e998410;  1 drivers
S_0x55d44e4137d0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e41e6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e998cc0 .functor XOR 1, L_0x55d44e9991a0, L_0x55d44e9992d0, C4<0>, C4<0>;
L_0x55d44e998d30 .functor XOR 1, L_0x55d44e998cc0, L_0x55d44e999400, C4<0>, C4<0>;
L_0x55d44e998da0 .functor AND 1, L_0x55d44e9991a0, L_0x55d44e9992d0, C4<1>, C4<1>;
L_0x55d44e998e10 .functor AND 1, L_0x55d44e9991a0, L_0x55d44e999400, C4<1>, C4<1>;
L_0x55d44e998ed0 .functor OR 1, L_0x55d44e998da0, L_0x55d44e998e10, C4<0>, C4<0>;
L_0x55d44e998fe0 .functor AND 1, L_0x55d44e999400, L_0x55d44e9992d0, C4<1>, C4<1>;
L_0x55d44e999090 .functor OR 1, L_0x55d44e998ed0, L_0x55d44e998fe0, C4<0>, C4<0>;
v0x55d44e41ab00_0 .net *"_s0", 0 0, L_0x55d44e998cc0;  1 drivers
v0x55d44e41abe0_0 .net *"_s10", 0 0, L_0x55d44e998fe0;  1 drivers
v0x55d44e41bf30_0 .net *"_s4", 0 0, L_0x55d44e998da0;  1 drivers
v0x55d44e41c020_0 .net *"_s6", 0 0, L_0x55d44e998e10;  1 drivers
v0x55d44e417bb0_0 .net *"_s8", 0 0, L_0x55d44e998ed0;  1 drivers
v0x55d44e418fe0_0 .net "a", 0 0, L_0x55d44e9991a0;  1 drivers
v0x55d44e4190a0_0 .net "b", 0 0, L_0x55d44e9992d0;  1 drivers
v0x55d44e414c60_0 .net "ca", 0 0, L_0x55d44e999090;  1 drivers
v0x55d44e414d20_0 .net "cin", 0 0, L_0x55d44e999400;  1 drivers
v0x55d44e416140_0 .net "sum", 0 0, L_0x55d44e998d30;  1 drivers
S_0x55d44e411d50 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e41e6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e999570 .functor XOR 1, L_0x55d44e999b40, L_0x55d44e999c70, C4<0>, C4<0>;
L_0x55d44e9995e0 .functor XOR 1, L_0x55d44e999570, L_0x55d44e999df0, C4<0>, C4<0>;
L_0x55d44e9996a0 .functor AND 1, L_0x55d44e999b40, L_0x55d44e999c70, C4<1>, C4<1>;
L_0x55d44e9997b0 .functor AND 1, L_0x55d44e999b40, L_0x55d44e999df0, C4<1>, C4<1>;
L_0x55d44e999870 .functor OR 1, L_0x55d44e9996a0, L_0x55d44e9997b0, C4<0>, C4<0>;
L_0x55d44e999980 .functor AND 1, L_0x55d44e999df0, L_0x55d44e999c70, C4<1>, C4<1>;
L_0x55d44e999a30 .functor OR 1, L_0x55d44e999870, L_0x55d44e999980, C4<0>, C4<0>;
v0x55d44e413160_0 .net *"_s0", 0 0, L_0x55d44e999570;  1 drivers
v0x55d44e407530_0 .net *"_s10", 0 0, L_0x55d44e999980;  1 drivers
v0x55d44e407610_0 .net *"_s4", 0 0, L_0x55d44e9996a0;  1 drivers
v0x55d44e40ffc0_0 .net *"_s6", 0 0, L_0x55d44e9997b0;  1 drivers
v0x55d44e4100a0_0 .net *"_s8", 0 0, L_0x55d44e999870;  1 drivers
v0x55d44e40fc00_0 .net "a", 0 0, L_0x55d44e999b40;  1 drivers
v0x55d44e40fcc0_0 .net "b", 0 0, L_0x55d44e999c70;  1 drivers
v0x55d44e407110_0 .net "ca", 0 0, L_0x55d44e999a30;  1 drivers
v0x55d44e4071d0_0 .net "cin", 0 0, L_0x55d44e999df0;  1 drivers
v0x55d44e40d120_0 .net "sum", 0 0, L_0x55d44e9995e0;  1 drivers
S_0x55d44e40a120 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e41e6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e999f20 .functor XOR 1, L_0x55d44e99a3c0, L_0x55d44e99a580, C4<0>, C4<0>;
L_0x55d44e999f90 .functor XOR 1, L_0x55d44e999f20, L_0x55d44e99a740, C4<0>, C4<0>;
L_0x55d44e99a000 .functor AND 1, L_0x55d44e99a3c0, L_0x55d44e99a580, C4<1>, C4<1>;
L_0x55d44e99a070 .functor AND 1, L_0x55d44e99a3c0, L_0x55d44e99a740, C4<1>, C4<1>;
L_0x55d44e99a130 .functor OR 1, L_0x55d44e99a000, L_0x55d44e99a070, C4<0>, C4<0>;
L_0x55d44e99a240 .functor AND 1, L_0x55d44e99a740, L_0x55d44e99a580, C4<1>, C4<1>;
L_0x55d44e99a2b0 .functor OR 1, L_0x55d44e99a130, L_0x55d44e99a240, C4<0>, C4<0>;
v0x55d44e409d40_0 .net *"_s0", 0 0, L_0x55d44e999f20;  1 drivers
v0x55d44e409e20_0 .net *"_s10", 0 0, L_0x55d44e99a240;  1 drivers
v0x55d44e406d00_0 .net *"_s4", 0 0, L_0x55d44e99a000;  1 drivers
v0x55d44e406df0_0 .net *"_s6", 0 0, L_0x55d44e99a070;  1 drivers
v0x55d44e40e0c0_0 .net *"_s8", 0 0, L_0x55d44e99a130;  1 drivers
v0x55d44e40f4f0_0 .net "a", 0 0, L_0x55d44e99a3c0;  1 drivers
v0x55d44e40f5b0_0 .net "b", 0 0, L_0x55d44e99a580;  1 drivers
v0x55d44e40b170_0 .net "ca", 0 0, L_0x55d44e99a2b0;  1 drivers
v0x55d44e40b210_0 .net "cin", 0 0, L_0x55d44e99a740;  1 drivers
v0x55d44e40c650_0 .net "sum", 0 0, L_0x55d44e999f90;  1 drivers
S_0x55d44e3ff810 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44e46ad90;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44e38cf80_0 .net "a", 15 0, L_0x55d44e9a5fd0;  1 drivers
v0x55d44e38d080_0 .net "b", 15 0, L_0x55d44e9a60c0;  1 drivers
v0x55d44e380630_0 .net "ca", 15 0, L_0x55d44e9a5d70;  1 drivers
v0x55d44e3806f0_0 .net "cin", 15 0, L_0x55d44e9a61b0;  1 drivers
v0x55d44e38fb00_0 .net "sum", 15 0, L_0x55d44e9a5cd0;  1 drivers
L_0x55d44e99dba0 .part L_0x55d44e9a5fd0, 0, 4;
L_0x55d44e99dc40 .part L_0x55d44e9a60c0, 0, 4;
L_0x55d44e99dce0 .part L_0x55d44e9a61b0, 0, 4;
L_0x55d44e9a0530 .part L_0x55d44e9a5fd0, 4, 4;
L_0x55d44e9a0620 .part L_0x55d44e9a60c0, 4, 4;
L_0x55d44e9a0710 .part L_0x55d44e9a61b0, 4, 4;
L_0x55d44e9a2ff0 .part L_0x55d44e9a5fd0, 8, 4;
L_0x55d44e9a3090 .part L_0x55d44e9a60c0, 8, 4;
L_0x55d44e9a3180 .part L_0x55d44e9a61b0, 8, 4;
L_0x55d44e9a58d0 .part L_0x55d44e9a5fd0, 12, 4;
L_0x55d44e9a5a00 .part L_0x55d44e9a60c0, 12, 4;
L_0x55d44e9a5b30 .part L_0x55d44e9a61b0, 12, 4;
L_0x55d44e9a5cd0 .concat8 [ 4 4 4 4], L_0x55d44e99d990, L_0x55d44e9a0320, L_0x55d44e9a2d40, L_0x55d44e9a56c0;
L_0x55d44e9a5d70 .concat8 [ 4 4 4 4], L_0x55d44e99da30, L_0x55d44e9a03c0, L_0x55d44e9a2de0, L_0x55d44e9a5760;
S_0x55d44e3ff430 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44e3ff810;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e3ddae0_0 .net "a", 3 0, L_0x55d44e99dba0;  1 drivers
v0x55d44e3ddbe0_0 .net "b", 3 0, L_0x55d44e99dc40;  1 drivers
v0x55d44e3e6570_0 .net "ca", 3 0, L_0x55d44e99da30;  1 drivers
v0x55d44e3e6630_0 .net "cin", 3 0, L_0x55d44e99dce0;  1 drivers
v0x55d44e3e6190_0 .net "sum", 3 0, L_0x55d44e99d990;  1 drivers
L_0x55d44e99b950 .part L_0x55d44e99dba0, 0, 1;
L_0x55d44e99ba80 .part L_0x55d44e99dc40, 0, 1;
L_0x55d44e99bbb0 .part L_0x55d44e99dce0, 0, 1;
L_0x55d44e99c1c0 .part L_0x55d44e99dba0, 1, 1;
L_0x55d44e99c2f0 .part L_0x55d44e99dc40, 1, 1;
L_0x55d44e99c420 .part L_0x55d44e99dce0, 1, 1;
L_0x55d44e99cb60 .part L_0x55d44e99dba0, 2, 1;
L_0x55d44e99cc90 .part L_0x55d44e99dc40, 2, 1;
L_0x55d44e99ce10 .part L_0x55d44e99dce0, 2, 1;
L_0x55d44e99d3e0 .part L_0x55d44e99dba0, 3, 1;
L_0x55d44e99d5a0 .part L_0x55d44e99dc40, 3, 1;
L_0x55d44e99d760 .part L_0x55d44e99dce0, 3, 1;
L_0x55d44e99d990 .concat8 [ 1 1 1 1], L_0x55d44e99a900, L_0x55d44e99bd50, L_0x55d44e99c600, L_0x55d44e99cfb0;
L_0x55d44e99da30 .concat8 [ 1 1 1 1], L_0x55d44e99b840, L_0x55d44e99c0b0, L_0x55d44e99ca50, L_0x55d44e99d2d0;
S_0x55d44e3fc8c0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e3ff430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e99af10 .functor XOR 1, L_0x55d44e99b950, L_0x55d44e99ba80, C4<0>, C4<0>;
L_0x55d44e99a900 .functor XOR 1, L_0x55d44e99af10, L_0x55d44e99bbb0, C4<0>, C4<0>;
L_0x55d44e99b4b0 .functor AND 1, L_0x55d44e99b950, L_0x55d44e99ba80, C4<1>, C4<1>;
L_0x55d44e99b5c0 .functor AND 1, L_0x55d44e99b950, L_0x55d44e99bbb0, C4<1>, C4<1>;
L_0x55d44e99b680 .functor OR 1, L_0x55d44e99b4b0, L_0x55d44e99b5c0, C4<0>, C4<0>;
L_0x55d44e99b790 .functor AND 1, L_0x55d44e99bbb0, L_0x55d44e99ba80, C4<1>, C4<1>;
L_0x55d44e99b840 .functor OR 1, L_0x55d44e99b680, L_0x55d44e99b790, C4<0>, C4<0>;
v0x55d44e3fc560_0 .net *"_s0", 0 0, L_0x55d44e99af10;  1 drivers
v0x55d44e3f9970_0 .net *"_s10", 0 0, L_0x55d44e99b790;  1 drivers
v0x55d44e3f9a50_0 .net *"_s4", 0 0, L_0x55d44e99b4b0;  1 drivers
v0x55d44e3f9590_0 .net *"_s6", 0 0, L_0x55d44e99b5c0;  1 drivers
v0x55d44e3f9670_0 .net *"_s8", 0 0, L_0x55d44e99b680;  1 drivers
v0x55d44e3f65e0_0 .net "a", 0 0, L_0x55d44e99b950;  1 drivers
v0x55d44e3f66a0_0 .net "b", 0 0, L_0x55d44e99ba80;  1 drivers
v0x55d44e3fd910_0 .net "ca", 0 0, L_0x55d44e99b840;  1 drivers
v0x55d44e3fd9d0_0 .net "cin", 0 0, L_0x55d44e99bbb0;  1 drivers
v0x55d44e3fedf0_0 .net "sum", 0 0, L_0x55d44e99a900;  1 drivers
S_0x55d44e3fa9c0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e3ff430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e99bce0 .functor XOR 1, L_0x55d44e99c1c0, L_0x55d44e99c2f0, C4<0>, C4<0>;
L_0x55d44e99bd50 .functor XOR 1, L_0x55d44e99bce0, L_0x55d44e99c420, C4<0>, C4<0>;
L_0x55d44e99bdc0 .functor AND 1, L_0x55d44e99c1c0, L_0x55d44e99c2f0, C4<1>, C4<1>;
L_0x55d44e99be30 .functor AND 1, L_0x55d44e99c1c0, L_0x55d44e99c420, C4<1>, C4<1>;
L_0x55d44e99bef0 .functor OR 1, L_0x55d44e99bdc0, L_0x55d44e99be30, C4<0>, C4<0>;
L_0x55d44e99c000 .functor AND 1, L_0x55d44e99c420, L_0x55d44e99c2f0, C4<1>, C4<1>;
L_0x55d44e99c0b0 .functor OR 1, L_0x55d44e99bef0, L_0x55d44e99c000, C4<0>, C4<0>;
v0x55d44e3fbe70_0 .net *"_s0", 0 0, L_0x55d44e99bce0;  1 drivers
v0x55d44e3f7a70_0 .net *"_s10", 0 0, L_0x55d44e99c000;  1 drivers
v0x55d44e3f7b50_0 .net *"_s4", 0 0, L_0x55d44e99bdc0;  1 drivers
v0x55d44e3f8ea0_0 .net *"_s6", 0 0, L_0x55d44e99be30;  1 drivers
v0x55d44e3f8f80_0 .net *"_s8", 0 0, L_0x55d44e99bef0;  1 drivers
v0x55d44e3f4bd0_0 .net "a", 0 0, L_0x55d44e99c1c0;  1 drivers
v0x55d44e3f5ef0_0 .net "b", 0 0, L_0x55d44e99c2f0;  1 drivers
v0x55d44e3f5fb0_0 .net "ca", 0 0, L_0x55d44e99c0b0;  1 drivers
v0x55d44e3ea430_0 .net "cin", 0 0, L_0x55d44e99c420;  1 drivers
v0x55d44e3f2ec0_0 .net "sum", 0 0, L_0x55d44e99bd50;  1 drivers
S_0x55d44e3f2ae0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e3ff430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e99c590 .functor XOR 1, L_0x55d44e99cb60, L_0x55d44e99cc90, C4<0>, C4<0>;
L_0x55d44e99c600 .functor XOR 1, L_0x55d44e99c590, L_0x55d44e99ce10, C4<0>, C4<0>;
L_0x55d44e99c6c0 .functor AND 1, L_0x55d44e99cb60, L_0x55d44e99cc90, C4<1>, C4<1>;
L_0x55d44e99c7d0 .functor AND 1, L_0x55d44e99cb60, L_0x55d44e99ce10, C4<1>, C4<1>;
L_0x55d44e99c890 .functor OR 1, L_0x55d44e99c6c0, L_0x55d44e99c7d0, C4<0>, C4<0>;
L_0x55d44e99c9a0 .functor AND 1, L_0x55d44e99ce10, L_0x55d44e99cc90, C4<1>, C4<1>;
L_0x55d44e99ca50 .functor OR 1, L_0x55d44e99c890, L_0x55d44e99c9a0, C4<0>, C4<0>;
v0x55d44e3ea090_0 .net *"_s0", 0 0, L_0x55d44e99c590;  1 drivers
v0x55d44e3eff70_0 .net *"_s10", 0 0, L_0x55d44e99c9a0;  1 drivers
v0x55d44e3f0050_0 .net *"_s4", 0 0, L_0x55d44e99c6c0;  1 drivers
v0x55d44e3efb90_0 .net *"_s6", 0 0, L_0x55d44e99c7d0;  1 drivers
v0x55d44e3efc70_0 .net *"_s8", 0 0, L_0x55d44e99c890;  1 drivers
v0x55d44e3ed020_0 .net "a", 0 0, L_0x55d44e99cb60;  1 drivers
v0x55d44e3ed0e0_0 .net "b", 0 0, L_0x55d44e99cc90;  1 drivers
v0x55d44e3ecc40_0 .net "ca", 0 0, L_0x55d44e99ca50;  1 drivers
v0x55d44e3ecce0_0 .net "cin", 0 0, L_0x55d44e99ce10;  1 drivers
v0x55d44e3e9d40_0 .net "sum", 0 0, L_0x55d44e99c600;  1 drivers
S_0x55d44e3f0fc0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e3ff430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e99cf40 .functor XOR 1, L_0x55d44e99d3e0, L_0x55d44e99d5a0, C4<0>, C4<0>;
L_0x55d44e99cfb0 .functor XOR 1, L_0x55d44e99cf40, L_0x55d44e99d760, C4<0>, C4<0>;
L_0x55d44e99d020 .functor AND 1, L_0x55d44e99d3e0, L_0x55d44e99d5a0, C4<1>, C4<1>;
L_0x55d44e99d090 .functor AND 1, L_0x55d44e99d3e0, L_0x55d44e99d760, C4<1>, C4<1>;
L_0x55d44e99d150 .functor OR 1, L_0x55d44e99d020, L_0x55d44e99d090, C4<0>, C4<0>;
L_0x55d44e99d260 .functor AND 1, L_0x55d44e99d760, L_0x55d44e99d5a0, C4<1>, C4<1>;
L_0x55d44e99d2d0 .functor OR 1, L_0x55d44e99d150, L_0x55d44e99d260, C4<0>, C4<0>;
v0x55d44e3f24c0_0 .net *"_s0", 0 0, L_0x55d44e99cf40;  1 drivers
v0x55d44e3ee090_0 .net *"_s10", 0 0, L_0x55d44e99d260;  1 drivers
v0x55d44e3ee170_0 .net *"_s4", 0 0, L_0x55d44e99d020;  1 drivers
v0x55d44e3ef4f0_0 .net *"_s6", 0 0, L_0x55d44e99d090;  1 drivers
v0x55d44e3eb120_0 .net *"_s8", 0 0, L_0x55d44e99d150;  1 drivers
v0x55d44e3ec550_0 .net "a", 0 0, L_0x55d44e99d3e0;  1 drivers
v0x55d44e3ec610_0 .net "b", 0 0, L_0x55d44e99d5a0;  1 drivers
v0x55d44e3e8210_0 .net "ca", 0 0, L_0x55d44e99d2d0;  1 drivers
v0x55d44e3e82b0_0 .net "cin", 0 0, L_0x55d44e99d760;  1 drivers
v0x55d44e3e9650_0 .net "sum", 0 0, L_0x55d44e99cfb0;  1 drivers
S_0x55d44e3dd6c0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44e3ff810;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e3cd910_0 .net "a", 3 0, L_0x55d44e9a0530;  1 drivers
v0x55d44e3cda10_0 .net "b", 3 0, L_0x55d44e9a0620;  1 drivers
v0x55d44e3c1000_0 .net "ca", 3 0, L_0x55d44e9a03c0;  1 drivers
v0x55d44e3c10c0_0 .net "cin", 3 0, L_0x55d44e9a0710;  1 drivers
v0x55d44e3b46b0_0 .net "sum", 3 0, L_0x55d44e9a0320;  1 drivers
L_0x55d44e99e2e0 .part L_0x55d44e9a0530, 0, 1;
L_0x55d44e99e410 .part L_0x55d44e9a0620, 0, 1;
L_0x55d44e99e540 .part L_0x55d44e9a0710, 0, 1;
L_0x55d44e99eb50 .part L_0x55d44e9a0530, 1, 1;
L_0x55d44e99ec80 .part L_0x55d44e9a0620, 1, 1;
L_0x55d44e99edb0 .part L_0x55d44e9a0710, 1, 1;
L_0x55d44e99f4f0 .part L_0x55d44e9a0530, 2, 1;
L_0x55d44e99f620 .part L_0x55d44e9a0620, 2, 1;
L_0x55d44e99f7a0 .part L_0x55d44e9a0710, 2, 1;
L_0x55d44e99fd70 .part L_0x55d44e9a0530, 3, 1;
L_0x55d44e99ff30 .part L_0x55d44e9a0620, 3, 1;
L_0x55d44e9a00f0 .part L_0x55d44e9a0710, 3, 1;
L_0x55d44e9a0320 .concat8 [ 1 1 1 1], L_0x55d44e99dd80, L_0x55d44e99e6e0, L_0x55d44e99ef90, L_0x55d44e99f940;
L_0x55d44e9a03c0 .concat8 [ 1 1 1 1], L_0x55d44e99e1d0, L_0x55d44e99ea40, L_0x55d44e99f3e0, L_0x55d44e99fc60;
S_0x55d44e3e3240 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e3dd6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e99d920 .functor XOR 1, L_0x55d44e99e2e0, L_0x55d44e99e410, C4<0>, C4<0>;
L_0x55d44e99dd80 .functor XOR 1, L_0x55d44e99d920, L_0x55d44e99e540, C4<0>, C4<0>;
L_0x55d44e99de40 .functor AND 1, L_0x55d44e99e2e0, L_0x55d44e99e410, C4<1>, C4<1>;
L_0x55d44e99df50 .functor AND 1, L_0x55d44e99e2e0, L_0x55d44e99e540, C4<1>, C4<1>;
L_0x55d44e99e010 .functor OR 1, L_0x55d44e99de40, L_0x55d44e99df50, C4<0>, C4<0>;
L_0x55d44e99e120 .functor AND 1, L_0x55d44e99e540, L_0x55d44e99e410, C4<1>, C4<1>;
L_0x55d44e99e1d0 .functor OR 1, L_0x55d44e99e010, L_0x55d44e99e120, C4<0>, C4<0>;
v0x55d44e3e06d0_0 .net *"_s0", 0 0, L_0x55d44e99d920;  1 drivers
v0x55d44e3e0770_0 .net *"_s10", 0 0, L_0x55d44e99e120;  1 drivers
v0x55d44e3e02f0_0 .net *"_s4", 0 0, L_0x55d44e99de40;  1 drivers
v0x55d44e3e03e0_0 .net *"_s6", 0 0, L_0x55d44e99df50;  1 drivers
v0x55d44e3dd340_0 .net *"_s8", 0 0, L_0x55d44e99e010;  1 drivers
v0x55d44e3e4670_0 .net "a", 0 0, L_0x55d44e99e2e0;  1 drivers
v0x55d44e3e4730_0 .net "b", 0 0, L_0x55d44e99e410;  1 drivers
v0x55d44e3e5aa0_0 .net "ca", 0 0, L_0x55d44e99e1d0;  1 drivers
v0x55d44e3e5b40_0 .net "cin", 0 0, L_0x55d44e99e540;  1 drivers
v0x55d44e3e17d0_0 .net "sum", 0 0, L_0x55d44e99dd80;  1 drivers
S_0x55d44e3e2b50 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e3dd6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e99e670 .functor XOR 1, L_0x55d44e99eb50, L_0x55d44e99ec80, C4<0>, C4<0>;
L_0x55d44e99e6e0 .functor XOR 1, L_0x55d44e99e670, L_0x55d44e99edb0, C4<0>, C4<0>;
L_0x55d44e99e750 .functor AND 1, L_0x55d44e99eb50, L_0x55d44e99ec80, C4<1>, C4<1>;
L_0x55d44e99e7c0 .functor AND 1, L_0x55d44e99eb50, L_0x55d44e99edb0, C4<1>, C4<1>;
L_0x55d44e99e880 .functor OR 1, L_0x55d44e99e750, L_0x55d44e99e7c0, C4<0>, C4<0>;
L_0x55d44e99e990 .functor AND 1, L_0x55d44e99edb0, L_0x55d44e99ec80, C4<1>, C4<1>;
L_0x55d44e99ea40 .functor OR 1, L_0x55d44e99e880, L_0x55d44e99e990, C4<0>, C4<0>;
v0x55d44e3de850_0 .net *"_s0", 0 0, L_0x55d44e99e670;  1 drivers
v0x55d44e3dfc00_0 .net *"_s10", 0 0, L_0x55d44e99e990;  1 drivers
v0x55d44e3dfce0_0 .net *"_s4", 0 0, L_0x55d44e99e750;  1 drivers
v0x55d44e3db8c0_0 .net *"_s6", 0 0, L_0x55d44e99e7c0;  1 drivers
v0x55d44e3db9a0_0 .net *"_s8", 0 0, L_0x55d44e99e880;  1 drivers
v0x55d44e3dcc70_0 .net "a", 0 0, L_0x55d44e99eb50;  1 drivers
v0x55d44e3dcd30_0 .net "b", 0 0, L_0x55d44e99ec80;  1 drivers
v0x55d44e3d10a0_0 .net "ca", 0 0, L_0x55d44e99ea40;  1 drivers
v0x55d44e3d1160_0 .net "cin", 0 0, L_0x55d44e99edb0;  1 drivers
v0x55d44e3d9be0_0 .net "sum", 0 0, L_0x55d44e99e6e0;  1 drivers
S_0x55d44e3d0c80 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e3dd6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e99ef20 .functor XOR 1, L_0x55d44e99f4f0, L_0x55d44e99f620, C4<0>, C4<0>;
L_0x55d44e99ef90 .functor XOR 1, L_0x55d44e99ef20, L_0x55d44e99f7a0, C4<0>, C4<0>;
L_0x55d44e99f050 .functor AND 1, L_0x55d44e99f4f0, L_0x55d44e99f620, C4<1>, C4<1>;
L_0x55d44e99f160 .functor AND 1, L_0x55d44e99f4f0, L_0x55d44e99f7a0, C4<1>, C4<1>;
L_0x55d44e99f220 .functor OR 1, L_0x55d44e99f050, L_0x55d44e99f160, C4<0>, C4<0>;
L_0x55d44e99f330 .functor AND 1, L_0x55d44e99f7a0, L_0x55d44e99f620, C4<1>, C4<1>;
L_0x55d44e99f3e0 .functor OR 1, L_0x55d44e99f220, L_0x55d44e99f330, C4<0>, C4<0>;
v0x55d44e3d6be0_0 .net *"_s0", 0 0, L_0x55d44e99ef20;  1 drivers
v0x55d44e3d6ca0_0 .net *"_s10", 0 0, L_0x55d44e99f330;  1 drivers
v0x55d44e3d6800_0 .net *"_s4", 0 0, L_0x55d44e99f050;  1 drivers
v0x55d44e3d68f0_0 .net *"_s6", 0 0, L_0x55d44e99f160;  1 drivers
v0x55d44e3d3c90_0 .net *"_s8", 0 0, L_0x55d44e99f220;  1 drivers
v0x55d44e3d3d70_0 .net "a", 0 0, L_0x55d44e99f4f0;  1 drivers
v0x55d44e3d38b0_0 .net "b", 0 0, L_0x55d44e99f620;  1 drivers
v0x55d44e3d3970_0 .net "ca", 0 0, L_0x55d44e99f3e0;  1 drivers
v0x55d44e3d0900_0 .net "cin", 0 0, L_0x55d44e99f7a0;  1 drivers
v0x55d44e3d7c30_0 .net "sum", 0 0, L_0x55d44e99ef90;  1 drivers
S_0x55d44e3d9060 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e3dd6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e99f8d0 .functor XOR 1, L_0x55d44e99fd70, L_0x55d44e99ff30, C4<0>, C4<0>;
L_0x55d44e99f940 .functor XOR 1, L_0x55d44e99f8d0, L_0x55d44e9a00f0, C4<0>, C4<0>;
L_0x55d44e99f9b0 .functor AND 1, L_0x55d44e99fd70, L_0x55d44e99ff30, C4<1>, C4<1>;
L_0x55d44e99fa20 .functor AND 1, L_0x55d44e99fd70, L_0x55d44e9a00f0, C4<1>, C4<1>;
L_0x55d44e99fae0 .functor OR 1, L_0x55d44e99f9b0, L_0x55d44e99fa20, C4<0>, C4<0>;
L_0x55d44e99fbf0 .functor AND 1, L_0x55d44e9a00f0, L_0x55d44e99ff30, C4<1>, C4<1>;
L_0x55d44e99fc60 .functor OR 1, L_0x55d44e99fae0, L_0x55d44e99fbf0, C4<0>, C4<0>;
v0x55d44e3d4d60_0 .net *"_s0", 0 0, L_0x55d44e99f8d0;  1 drivers
v0x55d44e3d6110_0 .net *"_s10", 0 0, L_0x55d44e99fbf0;  1 drivers
v0x55d44e3d61f0_0 .net *"_s4", 0 0, L_0x55d44e99f9b0;  1 drivers
v0x55d44e3d1d90_0 .net *"_s6", 0 0, L_0x55d44e99fa20;  1 drivers
v0x55d44e3d1e70_0 .net *"_s8", 0 0, L_0x55d44e99fae0;  1 drivers
v0x55d44e3d31c0_0 .net "a", 0 0, L_0x55d44e99fd70;  1 drivers
v0x55d44e3d3280_0 .net "b", 0 0, L_0x55d44e99ff30;  1 drivers
v0x55d44e3cee80_0 .net "ca", 0 0, L_0x55d44e99fc60;  1 drivers
v0x55d44e3cef20_0 .net "cin", 0 0, L_0x55d44e9a00f0;  1 drivers
v0x55d44e3d02c0_0 .net "sum", 0 0, L_0x55d44e99f940;  1 drivers
S_0x55d44e3c3b60 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44e3ff810;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e3b4fd0_0 .net "a", 3 0, L_0x55d44e9a2ff0;  1 drivers
v0x55d44e3b50d0_0 .net "b", 3 0, L_0x55d44e9a3090;  1 drivers
v0x55d44e3b6360_0 .net "ca", 3 0, L_0x55d44e9a2de0;  1 drivers
v0x55d44e3b6420_0 .net "cin", 3 0, L_0x55d44e9a3180;  1 drivers
v0x55d44e3aa8a0_0 .net "sum", 3 0, L_0x55d44e9a2d40;  1 drivers
L_0x55d44e9a0da0 .part L_0x55d44e9a2ff0, 0, 1;
L_0x55d44e9a0ed0 .part L_0x55d44e9a3090, 0, 1;
L_0x55d44e9a1000 .part L_0x55d44e9a3180, 0, 1;
L_0x55d44e9a1610 .part L_0x55d44e9a2ff0, 1, 1;
L_0x55d44e9a1740 .part L_0x55d44e9a3090, 1, 1;
L_0x55d44e9a1870 .part L_0x55d44e9a3180, 1, 1;
L_0x55d44e9a1fb0 .part L_0x55d44e9a2ff0, 2, 1;
L_0x55d44e9a20e0 .part L_0x55d44e9a3090, 2, 1;
L_0x55d44e9a2210 .part L_0x55d44e9a3180, 2, 1;
L_0x55d44e9a2790 .part L_0x55d44e9a2ff0, 3, 1;
L_0x55d44e9a2950 .part L_0x55d44e9a3090, 3, 1;
L_0x55d44e9a2b10 .part L_0x55d44e9a3180, 3, 1;
L_0x55d44e9a2d40 .concat8 [ 1 1 1 1], L_0x55d44e9a0840, L_0x55d44e9a11a0, L_0x55d44e9a1a50, L_0x55d44e9a23b0;
L_0x55d44e9a2de0 .concat8 [ 1 1 1 1], L_0x55d44e9a0c90, L_0x55d44e9a1500, L_0x55d44e9a1ea0, L_0x55d44e9a2680;
S_0x55d44e3cc1f0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e3c3b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9a02b0 .functor XOR 1, L_0x55d44e9a0da0, L_0x55d44e9a0ed0, C4<0>, C4<0>;
L_0x55d44e9a0840 .functor XOR 1, L_0x55d44e9a02b0, L_0x55d44e9a1000, C4<0>, C4<0>;
L_0x55d44e9a0900 .functor AND 1, L_0x55d44e9a0da0, L_0x55d44e9a0ed0, C4<1>, C4<1>;
L_0x55d44e9a0a10 .functor AND 1, L_0x55d44e9a0da0, L_0x55d44e9a1000, C4<1>, C4<1>;
L_0x55d44e9a0ad0 .functor OR 1, L_0x55d44e9a0900, L_0x55d44e9a0a10, C4<0>, C4<0>;
L_0x55d44e9a0be0 .functor AND 1, L_0x55d44e9a1000, L_0x55d44e9a0ed0, C4<1>, C4<1>;
L_0x55d44e9a0c90 .functor OR 1, L_0x55d44e9a0ad0, L_0x55d44e9a0be0, C4<0>, C4<0>;
v0x55d44e3c37a0_0 .net *"_s0", 0 0, L_0x55d44e9a02b0;  1 drivers
v0x55d44e3c9680_0 .net *"_s10", 0 0, L_0x55d44e9a0be0;  1 drivers
v0x55d44e3c9760_0 .net *"_s4", 0 0, L_0x55d44e9a0900;  1 drivers
v0x55d44e3c92a0_0 .net *"_s6", 0 0, L_0x55d44e9a0a10;  1 drivers
v0x55d44e3c9380_0 .net *"_s8", 0 0, L_0x55d44e9a0ad0;  1 drivers
v0x55d44e3c67a0_0 .net "a", 0 0, L_0x55d44e9a0da0;  1 drivers
v0x55d44e3c6350_0 .net "b", 0 0, L_0x55d44e9a0ed0;  1 drivers
v0x55d44e3c6410_0 .net "ca", 0 0, L_0x55d44e9a0c90;  1 drivers
v0x55d44e3c33a0_0 .net "cin", 0 0, L_0x55d44e9a1000;  1 drivers
v0x55d44e3ca6d0_0 .net "sum", 0 0, L_0x55d44e9a0840;  1 drivers
S_0x55d44e3cbb00 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e3c3b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9a1130 .functor XOR 1, L_0x55d44e9a1610, L_0x55d44e9a1740, C4<0>, C4<0>;
L_0x55d44e9a11a0 .functor XOR 1, L_0x55d44e9a1130, L_0x55d44e9a1870, C4<0>, C4<0>;
L_0x55d44e9a1210 .functor AND 1, L_0x55d44e9a1610, L_0x55d44e9a1740, C4<1>, C4<1>;
L_0x55d44e9a1280 .functor AND 1, L_0x55d44e9a1610, L_0x55d44e9a1870, C4<1>, C4<1>;
L_0x55d44e9a1340 .functor OR 1, L_0x55d44e9a1210, L_0x55d44e9a1280, C4<0>, C4<0>;
L_0x55d44e9a1450 .functor AND 1, L_0x55d44e9a1870, L_0x55d44e9a1740, C4<1>, C4<1>;
L_0x55d44e9a1500 .functor OR 1, L_0x55d44e9a1340, L_0x55d44e9a1450, C4<0>, C4<0>;
v0x55d44e3c7800_0 .net *"_s0", 0 0, L_0x55d44e9a1130;  1 drivers
v0x55d44e3c8bb0_0 .net *"_s10", 0 0, L_0x55d44e9a1450;  1 drivers
v0x55d44e3c8c90_0 .net *"_s4", 0 0, L_0x55d44e9a1210;  1 drivers
v0x55d44e3c4830_0 .net *"_s6", 0 0, L_0x55d44e9a1280;  1 drivers
v0x55d44e3c4910_0 .net *"_s8", 0 0, L_0x55d44e9a1340;  1 drivers
v0x55d44e3c5c60_0 .net "a", 0 0, L_0x55d44e9a1610;  1 drivers
v0x55d44e3c5d00_0 .net "b", 0 0, L_0x55d44e9a1740;  1 drivers
v0x55d44e3c1920_0 .net "ca", 0 0, L_0x55d44e9a1500;  1 drivers
v0x55d44e3c19e0_0 .net "cin", 0 0, L_0x55d44e9a1870;  1 drivers
v0x55d44e3c2d60_0 .net "sum", 0 0, L_0x55d44e9a11a0;  1 drivers
S_0x55d44e3b71f0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e3c3b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9a19e0 .functor XOR 1, L_0x55d44e9a1fb0, L_0x55d44e9a20e0, C4<0>, C4<0>;
L_0x55d44e9a1a50 .functor XOR 1, L_0x55d44e9a19e0, L_0x55d44e9a2210, C4<0>, C4<0>;
L_0x55d44e9a1b10 .functor AND 1, L_0x55d44e9a1fb0, L_0x55d44e9a20e0, C4<1>, C4<1>;
L_0x55d44e9a1c20 .functor AND 1, L_0x55d44e9a1fb0, L_0x55d44e9a2210, C4<1>, C4<1>;
L_0x55d44e9a1ce0 .functor OR 1, L_0x55d44e9a1b10, L_0x55d44e9a1c20, C4<0>, C4<0>;
L_0x55d44e9a1df0 .functor AND 1, L_0x55d44e9a2210, L_0x55d44e9a20e0, C4<1>, C4<1>;
L_0x55d44e9a1ea0 .functor OR 1, L_0x55d44e9a1ce0, L_0x55d44e9a1df0, C4<0>, C4<0>;
v0x55d44e3bfd00_0 .net *"_s0", 0 0, L_0x55d44e9a19e0;  1 drivers
v0x55d44e3bf8a0_0 .net *"_s10", 0 0, L_0x55d44e9a1df0;  1 drivers
v0x55d44e3bf980_0 .net *"_s4", 0 0, L_0x55d44e9a1b10;  1 drivers
v0x55d44e3b6dd0_0 .net *"_s6", 0 0, L_0x55d44e9a1c20;  1 drivers
v0x55d44e3b6eb0_0 .net *"_s8", 0 0, L_0x55d44e9a1ce0;  1 drivers
v0x55d44e3bcd30_0 .net "a", 0 0, L_0x55d44e9a1fb0;  1 drivers
v0x55d44e3bcdf0_0 .net "b", 0 0, L_0x55d44e9a20e0;  1 drivers
v0x55d44e3bc950_0 .net "ca", 0 0, L_0x55d44e9a1ea0;  1 drivers
v0x55d44e3bc9f0_0 .net "cin", 0 0, L_0x55d44e9a2210;  1 drivers
v0x55d44e3b9e90_0 .net "sum", 0 0, L_0x55d44e9a1a50;  1 drivers
S_0x55d44e3b6a50 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e3c3b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9a2340 .functor XOR 1, L_0x55d44e9a2790, L_0x55d44e9a2950, C4<0>, C4<0>;
L_0x55d44e9a23b0 .functor XOR 1, L_0x55d44e9a2340, L_0x55d44e9a2b10, C4<0>, C4<0>;
L_0x55d44e9a2420 .functor AND 1, L_0x55d44e9a2790, L_0x55d44e9a2950, C4<1>, C4<1>;
L_0x55d44e9a2490 .functor AND 1, L_0x55d44e9a2790, L_0x55d44e9a2b10, C4<1>, C4<1>;
L_0x55d44e9a2500 .functor OR 1, L_0x55d44e9a2420, L_0x55d44e9a2490, C4<0>, C4<0>;
L_0x55d44e9a2610 .functor AND 1, L_0x55d44e9a2b10, L_0x55d44e9a2950, C4<1>, C4<1>;
L_0x55d44e9a2680 .functor OR 1, L_0x55d44e9a2500, L_0x55d44e9a2610, C4<0>, C4<0>;
v0x55d44e3b9ac0_0 .net *"_s0", 0 0, L_0x55d44e9a2340;  1 drivers
v0x55d44e3bdd80_0 .net *"_s10", 0 0, L_0x55d44e9a2610;  1 drivers
v0x55d44e3bde60_0 .net *"_s4", 0 0, L_0x55d44e9a2420;  1 drivers
v0x55d44e3bf1e0_0 .net *"_s6", 0 0, L_0x55d44e9a2490;  1 drivers
v0x55d44e3bae30_0 .net *"_s8", 0 0, L_0x55d44e9a2500;  1 drivers
v0x55d44e3bc260_0 .net "a", 0 0, L_0x55d44e9a2790;  1 drivers
v0x55d44e3bc320_0 .net "b", 0 0, L_0x55d44e9a2950;  1 drivers
v0x55d44e3b7ee0_0 .net "ca", 0 0, L_0x55d44e9a2680;  1 drivers
v0x55d44e3b7f80_0 .net "cin", 0 0, L_0x55d44e9a2b10;  1 drivers
v0x55d44e3b9310_0 .net "sum", 0 0, L_0x55d44e9a23b0;  1 drivers
S_0x55d44e3b3330 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44e3ff810;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e39bba0_0 .net "a", 3 0, L_0x55d44e9a58d0;  1 drivers
v0x55d44e39bca0_0 .net "b", 3 0, L_0x55d44e9a5a00;  1 drivers
v0x55d44e39cfd0_0 .net "ca", 3 0, L_0x55d44e9a5760;  1 drivers
v0x55d44e39d090_0 .net "cin", 3 0, L_0x55d44e9a5b30;  1 drivers
v0x55d44e39a440_0 .net "sum", 3 0, L_0x55d44e9a56c0;  1 drivers
L_0x55d44e9a3740 .part L_0x55d44e9a58d0, 0, 1;
L_0x55d44e9a3870 .part L_0x55d44e9a5a00, 0, 1;
L_0x55d44e9a39a0 .part L_0x55d44e9a5b30, 0, 1;
L_0x55d44e9a3f70 .part L_0x55d44e9a58d0, 1, 1;
L_0x55d44e9a40a0 .part L_0x55d44e9a5a00, 1, 1;
L_0x55d44e9a41d0 .part L_0x55d44e9a5b30, 1, 1;
L_0x55d44e9a4890 .part L_0x55d44e9a58d0, 2, 1;
L_0x55d44e9a49c0 .part L_0x55d44e9a5a00, 2, 1;
L_0x55d44e9a4b40 .part L_0x55d44e9a5b30, 2, 1;
L_0x55d44e9a5110 .part L_0x55d44e9a58d0, 3, 1;
L_0x55d44e9a52d0 .part L_0x55d44e9a5a00, 3, 1;
L_0x55d44e9a5490 .part L_0x55d44e9a5b30, 3, 1;
L_0x55d44e9a56c0 .concat8 [ 1 1 1 1], L_0x55d44e9a3220, L_0x55d44e9a3b40, L_0x55d44e9a4370, L_0x55d44e9a4ce0;
L_0x55d44e9a5760 .concat8 [ 1 1 1 1], L_0x55d44e9a3630, L_0x55d44e9a3e60, L_0x55d44e9a4780, L_0x55d44e9a5000;
S_0x55d44e3aa480 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e3b3330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9a2cd0 .functor XOR 1, L_0x55d44e9a3740, L_0x55d44e9a3870, C4<0>, C4<0>;
L_0x55d44e9a3220 .functor XOR 1, L_0x55d44e9a2cd0, L_0x55d44e9a39a0, C4<0>, C4<0>;
L_0x55d44e9a32e0 .functor AND 1, L_0x55d44e9a3740, L_0x55d44e9a3870, C4<1>, C4<1>;
L_0x55d44e9a33f0 .functor AND 1, L_0x55d44e9a3740, L_0x55d44e9a39a0, C4<1>, C4<1>;
L_0x55d44e9a34b0 .functor OR 1, L_0x55d44e9a32e0, L_0x55d44e9a33f0, C4<0>, C4<0>;
L_0x55d44e9a35c0 .functor AND 1, L_0x55d44e9a39a0, L_0x55d44e9a3870, C4<1>, C4<1>;
L_0x55d44e9a3630 .functor OR 1, L_0x55d44e9a34b0, L_0x55d44e9a35c0, C4<0>, C4<0>;
v0x55d44e3b03e0_0 .net *"_s0", 0 0, L_0x55d44e9a2cd0;  1 drivers
v0x55d44e3b0480_0 .net *"_s10", 0 0, L_0x55d44e9a35c0;  1 drivers
v0x55d44e3b0000_0 .net *"_s4", 0 0, L_0x55d44e9a32e0;  1 drivers
v0x55d44e3b00f0_0 .net *"_s6", 0 0, L_0x55d44e9a33f0;  1 drivers
v0x55d44e3ad490_0 .net *"_s8", 0 0, L_0x55d44e9a34b0;  1 drivers
v0x55d44e3ad0b0_0 .net "a", 0 0, L_0x55d44e9a3740;  1 drivers
v0x55d44e3ad170_0 .net "b", 0 0, L_0x55d44e9a3870;  1 drivers
v0x55d44e3aa100_0 .net "ca", 0 0, L_0x55d44e9a3630;  1 drivers
v0x55d44e3aa1a0_0 .net "cin", 0 0, L_0x55d44e9a39a0;  1 drivers
v0x55d44e3b14e0_0 .net "sum", 0 0, L_0x55d44e9a3220;  1 drivers
S_0x55d44e3b2860 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e3b3330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9a3ad0 .functor XOR 1, L_0x55d44e9a3f70, L_0x55d44e9a40a0, C4<0>, C4<0>;
L_0x55d44e9a3b40 .functor XOR 1, L_0x55d44e9a3ad0, L_0x55d44e9a41d0, C4<0>, C4<0>;
L_0x55d44e9a3bb0 .functor AND 1, L_0x55d44e9a3f70, L_0x55d44e9a40a0, C4<1>, C4<1>;
L_0x55d44e9a3c20 .functor AND 1, L_0x55d44e9a3f70, L_0x55d44e9a41d0, C4<1>, C4<1>;
L_0x55d44e9a3ce0 .functor OR 1, L_0x55d44e9a3bb0, L_0x55d44e9a3c20, C4<0>, C4<0>;
L_0x55d44e9a3df0 .functor AND 1, L_0x55d44e9a41d0, L_0x55d44e9a40a0, C4<1>, C4<1>;
L_0x55d44e9a3e60 .functor OR 1, L_0x55d44e9a3ce0, L_0x55d44e9a3df0, C4<0>, C4<0>;
v0x55d44e3ae560_0 .net *"_s0", 0 0, L_0x55d44e9a3ad0;  1 drivers
v0x55d44e3af910_0 .net *"_s10", 0 0, L_0x55d44e9a3df0;  1 drivers
v0x55d44e3af9f0_0 .net *"_s4", 0 0, L_0x55d44e9a3bb0;  1 drivers
v0x55d44e3ab590_0 .net *"_s6", 0 0, L_0x55d44e9a3c20;  1 drivers
v0x55d44e3ab670_0 .net *"_s8", 0 0, L_0x55d44e9a3ce0;  1 drivers
v0x55d44e3ac9c0_0 .net "a", 0 0, L_0x55d44e9a3f70;  1 drivers
v0x55d44e3aca80_0 .net "b", 0 0, L_0x55d44e9a40a0;  1 drivers
v0x55d44e3a8680_0 .net "ca", 0 0, L_0x55d44e9a3e60;  1 drivers
v0x55d44e3a8740_0 .net "cin", 0 0, L_0x55d44e9a41d0;  1 drivers
v0x55d44e3a9ac0_0 .net "sum", 0 0, L_0x55d44e9a3b40;  1 drivers
S_0x55d44e39de60 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e3b3330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9a4300 .functor XOR 1, L_0x55d44e9a4890, L_0x55d44e9a49c0, C4<0>, C4<0>;
L_0x55d44e9a4370 .functor XOR 1, L_0x55d44e9a4300, L_0x55d44e9a4b40, C4<0>, C4<0>;
L_0x55d44e9a4430 .functor AND 1, L_0x55d44e9a4890, L_0x55d44e9a49c0, C4<1>, C4<1>;
L_0x55d44e9a4540 .functor AND 1, L_0x55d44e9a4890, L_0x55d44e9a4b40, C4<1>, C4<1>;
L_0x55d44e9a4600 .functor OR 1, L_0x55d44e9a4430, L_0x55d44e9a4540, C4<0>, C4<0>;
L_0x55d44e9a4710 .functor AND 1, L_0x55d44e9a4b40, L_0x55d44e9a49c0, C4<1>, C4<1>;
L_0x55d44e9a4780 .functor OR 1, L_0x55d44e9a4600, L_0x55d44e9a4710, C4<0>, C4<0>;
v0x55d44e3a69a0_0 .net *"_s0", 0 0, L_0x55d44e9a4300;  1 drivers
v0x55d44e3a6510_0 .net *"_s10", 0 0, L_0x55d44e9a4710;  1 drivers
v0x55d44e3a65f0_0 .net *"_s4", 0 0, L_0x55d44e9a4430;  1 drivers
v0x55d44e39da40_0 .net *"_s6", 0 0, L_0x55d44e9a4540;  1 drivers
v0x55d44e39db20_0 .net *"_s8", 0 0, L_0x55d44e9a4600;  1 drivers
v0x55d44e3a3a10_0 .net "a", 0 0, L_0x55d44e9a4890;  1 drivers
v0x55d44e3a35c0_0 .net "b", 0 0, L_0x55d44e9a49c0;  1 drivers
v0x55d44e3a3680_0 .net "ca", 0 0, L_0x55d44e9a4780;  1 drivers
v0x55d44e3a0a50_0 .net "cin", 0 0, L_0x55d44e9a4b40;  1 drivers
v0x55d44e3a0670_0 .net "sum", 0 0, L_0x55d44e9a4370;  1 drivers
S_0x55d44e39d6c0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e3b3330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9a4c70 .functor XOR 1, L_0x55d44e9a5110, L_0x55d44e9a52d0, C4<0>, C4<0>;
L_0x55d44e9a4ce0 .functor XOR 1, L_0x55d44e9a4c70, L_0x55d44e9a5490, C4<0>, C4<0>;
L_0x55d44e9a4d50 .functor AND 1, L_0x55d44e9a5110, L_0x55d44e9a52d0, C4<1>, C4<1>;
L_0x55d44e9a4dc0 .functor AND 1, L_0x55d44e9a5110, L_0x55d44e9a5490, C4<1>, C4<1>;
L_0x55d44e9a4e80 .functor OR 1, L_0x55d44e9a4d50, L_0x55d44e9a4dc0, C4<0>, C4<0>;
L_0x55d44e9a4f90 .functor AND 1, L_0x55d44e9a5490, L_0x55d44e9a52d0, C4<1>, C4<1>;
L_0x55d44e9a5000 .functor OR 1, L_0x55d44e9a4e80, L_0x55d44e9a4f90, C4<0>, C4<0>;
v0x55d44e3a4a70_0 .net *"_s0", 0 0, L_0x55d44e9a4c70;  1 drivers
v0x55d44e3a5e20_0 .net *"_s10", 0 0, L_0x55d44e9a4f90;  1 drivers
v0x55d44e3a5f00_0 .net *"_s4", 0 0, L_0x55d44e9a4d50;  1 drivers
v0x55d44e3a1aa0_0 .net *"_s6", 0 0, L_0x55d44e9a4dc0;  1 drivers
v0x55d44e3a1b80_0 .net *"_s8", 0 0, L_0x55d44e9a4e80;  1 drivers
v0x55d44e3a2ed0_0 .net "a", 0 0, L_0x55d44e9a5110;  1 drivers
v0x55d44e3a2f90_0 .net "b", 0 0, L_0x55d44e9a52d0;  1 drivers
v0x55d44e39eb50_0 .net "ca", 0 0, L_0x55d44e9a5000;  1 drivers
v0x55d44e39ebf0_0 .net "cin", 0 0, L_0x55d44e9a5490;  1 drivers
v0x55d44e3a0030_0 .net "sum", 0 0, L_0x55d44e9a4ce0;  1 drivers
S_0x55d44e395260 .scope module, "FA_1" "thirtBitAdder" 5 14, 6 3 0, S_0x55d44e46c4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44e2c7ca0_0 .net "a", 31 0, L_0x55d44e9bc5f0;  1 drivers
v0x55d44e2c7da0_0 .net "b", 31 0, L_0x55d44e9bc6e0;  1 drivers
v0x55d44e2c3920_0 .net "ca", 31 0, L_0x55d44e9bc460;  1 drivers
v0x55d44e2c39e0_0 .net "cin", 31 0, L_0x55d44e9bc7d0;  1 drivers
v0x55d44e2c4d50_0 .net "sum", 31 0, L_0x55d44e9bc320;  1 drivers
L_0x55d44e9b1200 .part L_0x55d44e9bc5f0, 0, 16;
L_0x55d44e9b12a0 .part L_0x55d44e9bc6e0, 0, 16;
L_0x55d44e9b1340 .part L_0x55d44e9bc7d0, 0, 16;
L_0x55d44e9bc010 .part L_0x55d44e9bc5f0, 16, 16;
L_0x55d44e9bc100 .part L_0x55d44e9bc6e0, 16, 16;
L_0x55d44e9bc1f0 .part L_0x55d44e9bc7d0, 16, 16;
L_0x55d44e9bc320 .concat8 [ 16 16 0 0], L_0x55d44e9b0f00, L_0x55d44e9bbd10;
L_0x55d44e9bc460 .concat8 [ 16 16 0 0], L_0x55d44e9b0fa0, L_0x55d44e9bbdb0;
S_0x55d44e3926f0 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44e395260;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44e329b50_0 .net "a", 15 0, L_0x55d44e9b1200;  1 drivers
v0x55d44e329c30_0 .net "b", 15 0, L_0x55d44e9b12a0;  1 drivers
v0x55d44e329770_0 .net "ca", 15 0, L_0x55d44e9b0fa0;  1 drivers
v0x55d44e329810_0 .net "cin", 15 0, L_0x55d44e9b1340;  1 drivers
v0x55d44e3267c0_0 .net "sum", 15 0, L_0x55d44e9b0f00;  1 drivers
L_0x55d44e9a8d90 .part L_0x55d44e9b1200, 0, 4;
L_0x55d44e9a8e30 .part L_0x55d44e9b12a0, 0, 4;
L_0x55d44e9a8ed0 .part L_0x55d44e9b1340, 0, 4;
L_0x55d44e9ab6a0 .part L_0x55d44e9b1200, 4, 4;
L_0x55d44e9ab790 .part L_0x55d44e9b12a0, 4, 4;
L_0x55d44e9ab880 .part L_0x55d44e9b1340, 4, 4;
L_0x55d44e9ae160 .part L_0x55d44e9b1200, 8, 4;
L_0x55d44e9ae200 .part L_0x55d44e9b12a0, 8, 4;
L_0x55d44e9ae2f0 .part L_0x55d44e9b1340, 8, 4;
L_0x55d44e9b0b00 .part L_0x55d44e9b1200, 12, 4;
L_0x55d44e9b0c30 .part L_0x55d44e9b12a0, 12, 4;
L_0x55d44e9b0d60 .part L_0x55d44e9b1340, 12, 4;
L_0x55d44e9b0f00 .concat8 [ 4 4 4 4], L_0x55d44e9a8b80, L_0x55d44e9ab490, L_0x55d44e9adf50, L_0x55d44e9b08f0;
L_0x55d44e9b0fa0 .concat8 [ 4 4 4 4], L_0x55d44e9a8c20, L_0x55d44e9ab530, L_0x55d44e9adff0, L_0x55d44e9b0990;
S_0x55d44e38f360 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44e3926f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e379450_0 .net "a", 3 0, L_0x55d44e9a8d90;  1 drivers
v0x55d44e379550_0 .net "b", 3 0, L_0x55d44e9a8e30;  1 drivers
v0x55d44e379070_0 .net "ca", 3 0, L_0x55d44e9a8c20;  1 drivers
v0x55d44e379130_0 .net "cin", 3 0, L_0x55d44e9a8ed0;  1 drivers
v0x55d44e3760c0_0 .net "sum", 3 0, L_0x55d44e9a8b80;  1 drivers
L_0x55d44e9a6c00 .part L_0x55d44e9a8d90, 0, 1;
L_0x55d44e9a6d30 .part L_0x55d44e9a8e30, 0, 1;
L_0x55d44e9a6e60 .part L_0x55d44e9a8ed0, 0, 1;
L_0x55d44e9a7430 .part L_0x55d44e9a8d90, 1, 1;
L_0x55d44e9a7560 .part L_0x55d44e9a8e30, 1, 1;
L_0x55d44e9a7690 .part L_0x55d44e9a8ed0, 1, 1;
L_0x55d44e9a7d50 .part L_0x55d44e9a8d90, 2, 1;
L_0x55d44e9a7e80 .part L_0x55d44e9a8e30, 2, 1;
L_0x55d44e9a8000 .part L_0x55d44e9a8ed0, 2, 1;
L_0x55d44e9a85d0 .part L_0x55d44e9a8d90, 3, 1;
L_0x55d44e9a8790 .part L_0x55d44e9a8e30, 3, 1;
L_0x55d44e9a8950 .part L_0x55d44e9a8ed0, 3, 1;
L_0x55d44e9a8b80 .concat8 [ 1 1 1 1], L_0x55d44e9a5650, L_0x55d44e9a7000, L_0x55d44e9a7830, L_0x55d44e9a81a0;
L_0x55d44e9a8c20 .concat8 [ 1 1 1 1], L_0x55d44e9a6af0, L_0x55d44e9a7320, L_0x55d44e9a7c40, L_0x55d44e9a84c0;
S_0x55d44e397ac0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e38f360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9a5c60 .functor XOR 1, L_0x55d44e9a6c00, L_0x55d44e9a6d30, C4<0>, C4<0>;
L_0x55d44e9a5650 .functor XOR 1, L_0x55d44e9a5c60, L_0x55d44e9a6e60, C4<0>, C4<0>;
L_0x55d44e9a67a0 .functor AND 1, L_0x55d44e9a6c00, L_0x55d44e9a6d30, C4<1>, C4<1>;
L_0x55d44e9a68b0 .functor AND 1, L_0x55d44e9a6c00, L_0x55d44e9a6e60, C4<1>, C4<1>;
L_0x55d44e9a6970 .functor OR 1, L_0x55d44e9a67a0, L_0x55d44e9a68b0, C4<0>, C4<0>;
L_0x55d44e9a6a80 .functor AND 1, L_0x55d44e9a6e60, L_0x55d44e9a6d30, C4<1>, C4<1>;
L_0x55d44e9a6af0 .functor OR 1, L_0x55d44e9a6970, L_0x55d44e9a6a80, C4<0>, C4<0>;
v0x55d44e393740_0 .net *"_s0", 0 0, L_0x55d44e9a5c60;  1 drivers
v0x55d44e3937e0_0 .net *"_s10", 0 0, L_0x55d44e9a6a80;  1 drivers
v0x55d44e394b70_0 .net *"_s4", 0 0, L_0x55d44e9a67a0;  1 drivers
v0x55d44e394c40_0 .net *"_s6", 0 0, L_0x55d44e9a68b0;  1 drivers
v0x55d44e390810_0 .net *"_s8", 0 0, L_0x55d44e9a6970;  1 drivers
v0x55d44e391c20_0 .net "a", 0 0, L_0x55d44e9a6c00;  1 drivers
v0x55d44e391ce0_0 .net "b", 0 0, L_0x55d44e9a6d30;  1 drivers
v0x55d44e38d8e0_0 .net "ca", 0 0, L_0x55d44e9a6af0;  1 drivers
v0x55d44e38d980_0 .net "cin", 0 0, L_0x55d44e9a6e60;  1 drivers
v0x55d44e38ed20_0 .net "sum", 0 0, L_0x55d44e9a5650;  1 drivers
S_0x55d44e3831b0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e38f360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9a6f90 .functor XOR 1, L_0x55d44e9a7430, L_0x55d44e9a7560, C4<0>, C4<0>;
L_0x55d44e9a7000 .functor XOR 1, L_0x55d44e9a6f90, L_0x55d44e9a7690, C4<0>, C4<0>;
L_0x55d44e9a7070 .functor AND 1, L_0x55d44e9a7430, L_0x55d44e9a7560, C4<1>, C4<1>;
L_0x55d44e9a70e0 .functor AND 1, L_0x55d44e9a7430, L_0x55d44e9a7690, C4<1>, C4<1>;
L_0x55d44e9a71a0 .functor OR 1, L_0x55d44e9a7070, L_0x55d44e9a70e0, C4<0>, C4<0>;
L_0x55d44e9a72b0 .functor AND 1, L_0x55d44e9a7690, L_0x55d44e9a7560, C4<1>, C4<1>;
L_0x55d44e9a7320 .functor OR 1, L_0x55d44e9a71a0, L_0x55d44e9a72b0, C4<0>, C4<0>;
v0x55d44e38bcc0_0 .net *"_s0", 0 0, L_0x55d44e9a6f90;  1 drivers
v0x55d44e38b860_0 .net *"_s10", 0 0, L_0x55d44e9a72b0;  1 drivers
v0x55d44e38b940_0 .net *"_s4", 0 0, L_0x55d44e9a7070;  1 drivers
v0x55d44e382d90_0 .net *"_s6", 0 0, L_0x55d44e9a70e0;  1 drivers
v0x55d44e382e70_0 .net *"_s8", 0 0, L_0x55d44e9a71a0;  1 drivers
v0x55d44e388d60_0 .net "a", 0 0, L_0x55d44e9a7430;  1 drivers
v0x55d44e388910_0 .net "b", 0 0, L_0x55d44e9a7560;  1 drivers
v0x55d44e3889d0_0 .net "ca", 0 0, L_0x55d44e9a7320;  1 drivers
v0x55d44e385da0_0 .net "cin", 0 0, L_0x55d44e9a7690;  1 drivers
v0x55d44e3859c0_0 .net "sum", 0 0, L_0x55d44e9a7000;  1 drivers
S_0x55d44e382a10 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e38f360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9a77c0 .functor XOR 1, L_0x55d44e9a7d50, L_0x55d44e9a7e80, C4<0>, C4<0>;
L_0x55d44e9a7830 .functor XOR 1, L_0x55d44e9a77c0, L_0x55d44e9a8000, C4<0>, C4<0>;
L_0x55d44e9a78f0 .functor AND 1, L_0x55d44e9a7d50, L_0x55d44e9a7e80, C4<1>, C4<1>;
L_0x55d44e9a7a00 .functor AND 1, L_0x55d44e9a7d50, L_0x55d44e9a8000, C4<1>, C4<1>;
L_0x55d44e9a7ac0 .functor OR 1, L_0x55d44e9a78f0, L_0x55d44e9a7a00, C4<0>, C4<0>;
L_0x55d44e9a7bd0 .functor AND 1, L_0x55d44e9a8000, L_0x55d44e9a7e80, C4<1>, C4<1>;
L_0x55d44e9a7c40 .functor OR 1, L_0x55d44e9a7ac0, L_0x55d44e9a7bd0, C4<0>, C4<0>;
v0x55d44e389dc0_0 .net *"_s0", 0 0, L_0x55d44e9a77c0;  1 drivers
v0x55d44e38b170_0 .net *"_s10", 0 0, L_0x55d44e9a7bd0;  1 drivers
v0x55d44e38b250_0 .net *"_s4", 0 0, L_0x55d44e9a78f0;  1 drivers
v0x55d44e386df0_0 .net *"_s6", 0 0, L_0x55d44e9a7a00;  1 drivers
v0x55d44e386ed0_0 .net *"_s8", 0 0, L_0x55d44e9a7ac0;  1 drivers
v0x55d44e388220_0 .net "a", 0 0, L_0x55d44e9a7d50;  1 drivers
v0x55d44e3882e0_0 .net "b", 0 0, L_0x55d44e9a7e80;  1 drivers
v0x55d44e383ea0_0 .net "ca", 0 0, L_0x55d44e9a7c40;  1 drivers
v0x55d44e383f40_0 .net "cin", 0 0, L_0x55d44e9a8000;  1 drivers
v0x55d44e385380_0 .net "sum", 0 0, L_0x55d44e9a7830;  1 drivers
S_0x55d44e380f90 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e38f360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9a8130 .functor XOR 1, L_0x55d44e9a85d0, L_0x55d44e9a8790, C4<0>, C4<0>;
L_0x55d44e9a81a0 .functor XOR 1, L_0x55d44e9a8130, L_0x55d44e9a8950, C4<0>, C4<0>;
L_0x55d44e9a8210 .functor AND 1, L_0x55d44e9a85d0, L_0x55d44e9a8790, C4<1>, C4<1>;
L_0x55d44e9a8280 .functor AND 1, L_0x55d44e9a85d0, L_0x55d44e9a8950, C4<1>, C4<1>;
L_0x55d44e9a8340 .functor OR 1, L_0x55d44e9a8210, L_0x55d44e9a8280, C4<0>, C4<0>;
L_0x55d44e9a8450 .functor AND 1, L_0x55d44e9a8950, L_0x55d44e9a8790, C4<1>, C4<1>;
L_0x55d44e9a84c0 .functor OR 1, L_0x55d44e9a8340, L_0x55d44e9a8450, C4<0>, C4<0>;
v0x55d44e3823a0_0 .net *"_s0", 0 0, L_0x55d44e9a8130;  1 drivers
v0x55d44e376860_0 .net *"_s10", 0 0, L_0x55d44e9a8450;  1 drivers
v0x55d44e376940_0 .net *"_s4", 0 0, L_0x55d44e9a8210;  1 drivers
v0x55d44e37f2f0_0 .net *"_s6", 0 0, L_0x55d44e9a8280;  1 drivers
v0x55d44e37f3d0_0 .net *"_s8", 0 0, L_0x55d44e9a8340;  1 drivers
v0x55d44e37ef80_0 .net "a", 0 0, L_0x55d44e9a85d0;  1 drivers
v0x55d44e376440_0 .net "b", 0 0, L_0x55d44e9a8790;  1 drivers
v0x55d44e376500_0 .net "ca", 0 0, L_0x55d44e9a84c0;  1 drivers
v0x55d44e37c3a0_0 .net "cin", 0 0, L_0x55d44e9a8950;  1 drivers
v0x55d44e37bfc0_0 .net "sum", 0 0, L_0x55d44e9a81a0;  1 drivers
S_0x55d44e37d3f0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44e3926f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e35c4a0_0 .net "a", 3 0, L_0x55d44e9ab6a0;  1 drivers
v0x55d44e35c5a0_0 .net "b", 3 0, L_0x55d44e9ab790;  1 drivers
v0x55d44e362400_0 .net "ca", 3 0, L_0x55d44e9ab530;  1 drivers
v0x55d44e3624c0_0 .net "cin", 3 0, L_0x55d44e9ab880;  1 drivers
v0x55d44e362020_0 .net "sum", 3 0, L_0x55d44e9ab490;  1 drivers
L_0x55d44e9a9490 .part L_0x55d44e9ab6a0, 0, 1;
L_0x55d44e9a95c0 .part L_0x55d44e9ab790, 0, 1;
L_0x55d44e9a96f0 .part L_0x55d44e9ab880, 0, 1;
L_0x55d44e9a9cc0 .part L_0x55d44e9ab6a0, 1, 1;
L_0x55d44e9a9df0 .part L_0x55d44e9ab790, 1, 1;
L_0x55d44e9a9f20 .part L_0x55d44e9ab880, 1, 1;
L_0x55d44e9aa660 .part L_0x55d44e9ab6a0, 2, 1;
L_0x55d44e9aa790 .part L_0x55d44e9ab790, 2, 1;
L_0x55d44e9aa910 .part L_0x55d44e9ab880, 2, 1;
L_0x55d44e9aaee0 .part L_0x55d44e9ab6a0, 3, 1;
L_0x55d44e9ab0a0 .part L_0x55d44e9ab790, 3, 1;
L_0x55d44e9ab260 .part L_0x55d44e9ab880, 3, 1;
L_0x55d44e9ab490 .concat8 [ 1 1 1 1], L_0x55d44e9a8f70, L_0x55d44e9a9890, L_0x55d44e9aa100, L_0x55d44e9aaab0;
L_0x55d44e9ab530 .concat8 [ 1 1 1 1], L_0x55d44e9a9380, L_0x55d44e9a9bb0, L_0x55d44e9aa550, L_0x55d44e9aadd0;
S_0x55d44e37a4a0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e37d3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9a8b10 .functor XOR 1, L_0x55d44e9a9490, L_0x55d44e9a95c0, C4<0>, C4<0>;
L_0x55d44e9a8f70 .functor XOR 1, L_0x55d44e9a8b10, L_0x55d44e9a96f0, C4<0>, C4<0>;
L_0x55d44e9a9030 .functor AND 1, L_0x55d44e9a9490, L_0x55d44e9a95c0, C4<1>, C4<1>;
L_0x55d44e9a9140 .functor AND 1, L_0x55d44e9a9490, L_0x55d44e9a96f0, C4<1>, C4<1>;
L_0x55d44e9a9200 .functor OR 1, L_0x55d44e9a9030, L_0x55d44e9a9140, C4<0>, C4<0>;
L_0x55d44e9a9310 .functor AND 1, L_0x55d44e9a96f0, L_0x55d44e9a95c0, C4<1>, C4<1>;
L_0x55d44e9a9380 .functor OR 1, L_0x55d44e9a9200, L_0x55d44e9a9310, C4<0>, C4<0>;
v0x55d44e37b8d0_0 .net *"_s0", 0 0, L_0x55d44e9a8b10;  1 drivers
v0x55d44e37b970_0 .net *"_s10", 0 0, L_0x55d44e9a9310;  1 drivers
v0x55d44e377550_0 .net *"_s4", 0 0, L_0x55d44e9a9030;  1 drivers
v0x55d44e377640_0 .net *"_s6", 0 0, L_0x55d44e9a9140;  1 drivers
v0x55d44e378980_0 .net *"_s8", 0 0, L_0x55d44e9a9200;  1 drivers
v0x55d44e374640_0 .net "a", 0 0, L_0x55d44e9a9490;  1 drivers
v0x55d44e374700_0 .net "b", 0 0, L_0x55d44e9a95c0;  1 drivers
v0x55d44e3759d0_0 .net "ca", 0 0, L_0x55d44e9a9380;  1 drivers
v0x55d44e375a70_0 .net "cin", 0 0, L_0x55d44e9a96f0;  1 drivers
v0x55d44e369ed0_0 .net "sum", 0 0, L_0x55d44e9a8f70;  1 drivers
S_0x55d44e3728b0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e37d3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9a9820 .functor XOR 1, L_0x55d44e9a9cc0, L_0x55d44e9a9df0, C4<0>, C4<0>;
L_0x55d44e9a9890 .functor XOR 1, L_0x55d44e9a9820, L_0x55d44e9a9f20, C4<0>, C4<0>;
L_0x55d44e9a9900 .functor AND 1, L_0x55d44e9a9cc0, L_0x55d44e9a9df0, C4<1>, C4<1>;
L_0x55d44e9a9970 .functor AND 1, L_0x55d44e9a9cc0, L_0x55d44e9a9f20, C4<1>, C4<1>;
L_0x55d44e9a9a30 .functor OR 1, L_0x55d44e9a9900, L_0x55d44e9a9970, C4<0>, C4<0>;
L_0x55d44e9a9b40 .functor AND 1, L_0x55d44e9a9f20, L_0x55d44e9a9df0, C4<1>, C4<1>;
L_0x55d44e9a9bb0 .functor OR 1, L_0x55d44e9a9a30, L_0x55d44e9a9b40, C4<0>, C4<0>;
v0x55d44e372550_0 .net *"_s0", 0 0, L_0x55d44e9a9820;  1 drivers
v0x55d44e369a00_0 .net *"_s10", 0 0, L_0x55d44e9a9b40;  1 drivers
v0x55d44e369ae0_0 .net *"_s4", 0 0, L_0x55d44e9a9900;  1 drivers
v0x55d44e36f960_0 .net *"_s6", 0 0, L_0x55d44e9a9970;  1 drivers
v0x55d44e36fa40_0 .net *"_s8", 0 0, L_0x55d44e9a9a30;  1 drivers
v0x55d44e36f580_0 .net "a", 0 0, L_0x55d44e9a9cc0;  1 drivers
v0x55d44e36f640_0 .net "b", 0 0, L_0x55d44e9a9df0;  1 drivers
v0x55d44e36ca10_0 .net "ca", 0 0, L_0x55d44e9a9bb0;  1 drivers
v0x55d44e36cab0_0 .net "cin", 0 0, L_0x55d44e9a9f20;  1 drivers
v0x55d44e36c6e0_0 .net "sum", 0 0, L_0x55d44e9a9890;  1 drivers
S_0x55d44e369680 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e37d3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9aa090 .functor XOR 1, L_0x55d44e9aa660, L_0x55d44e9aa790, C4<0>, C4<0>;
L_0x55d44e9aa100 .functor XOR 1, L_0x55d44e9aa090, L_0x55d44e9aa910, C4<0>, C4<0>;
L_0x55d44e9aa1c0 .functor AND 1, L_0x55d44e9aa660, L_0x55d44e9aa790, C4<1>, C4<1>;
L_0x55d44e9aa2d0 .functor AND 1, L_0x55d44e9aa660, L_0x55d44e9aa910, C4<1>, C4<1>;
L_0x55d44e9aa390 .functor OR 1, L_0x55d44e9aa1c0, L_0x55d44e9aa2d0, C4<0>, C4<0>;
L_0x55d44e9aa4a0 .functor AND 1, L_0x55d44e9aa910, L_0x55d44e9aa790, C4<1>, C4<1>;
L_0x55d44e9aa550 .functor OR 1, L_0x55d44e9aa390, L_0x55d44e9aa4a0, C4<0>, C4<0>;
v0x55d44e370a60_0 .net *"_s0", 0 0, L_0x55d44e9aa090;  1 drivers
v0x55d44e371de0_0 .net *"_s10", 0 0, L_0x55d44e9aa4a0;  1 drivers
v0x55d44e371ec0_0 .net *"_s4", 0 0, L_0x55d44e9aa1c0;  1 drivers
v0x55d44e36da60_0 .net *"_s6", 0 0, L_0x55d44e9aa2d0;  1 drivers
v0x55d44e36db40_0 .net *"_s8", 0 0, L_0x55d44e9aa390;  1 drivers
v0x55d44e36ef00_0 .net "a", 0 0, L_0x55d44e9aa660;  1 drivers
v0x55d44e36ab10_0 .net "b", 0 0, L_0x55d44e9aa790;  1 drivers
v0x55d44e36abd0_0 .net "ca", 0 0, L_0x55d44e9aa550;  1 drivers
v0x55d44e36bf40_0 .net "cin", 0 0, L_0x55d44e9aa910;  1 drivers
v0x55d44e367c00_0 .net "sum", 0 0, L_0x55d44e9aa100;  1 drivers
S_0x55d44e368f90 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e37d3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9aaa40 .functor XOR 1, L_0x55d44e9aaee0, L_0x55d44e9ab0a0, C4<0>, C4<0>;
L_0x55d44e9aaab0 .functor XOR 1, L_0x55d44e9aaa40, L_0x55d44e9ab260, C4<0>, C4<0>;
L_0x55d44e9aab20 .functor AND 1, L_0x55d44e9aaee0, L_0x55d44e9ab0a0, C4<1>, C4<1>;
L_0x55d44e9aab90 .functor AND 1, L_0x55d44e9aaee0, L_0x55d44e9ab260, C4<1>, C4<1>;
L_0x55d44e9aac50 .functor OR 1, L_0x55d44e9aab20, L_0x55d44e9aab90, C4<0>, C4<0>;
L_0x55d44e9aad60 .functor AND 1, L_0x55d44e9ab260, L_0x55d44e9ab0a0, C4<1>, C4<1>;
L_0x55d44e9aadd0 .functor OR 1, L_0x55d44e9aac50, L_0x55d44e9aad60, C4<0>, C4<0>;
v0x55d44e366710_0 .net *"_s0", 0 0, L_0x55d44e9aaa40;  1 drivers
v0x55d44e359d40_0 .net *"_s10", 0 0, L_0x55d44e9aad60;  1 drivers
v0x55d44e359e20_0 .net *"_s4", 0 0, L_0x55d44e9aab20;  1 drivers
v0x55d44e34d3f0_0 .net *"_s6", 0 0, L_0x55d44e9aab90;  1 drivers
v0x55d44e34d4d0_0 .net *"_s8", 0 0, L_0x55d44e9aac50;  1 drivers
v0x55d44e35c8c0_0 .net "a", 0 0, L_0x55d44e9aaee0;  1 drivers
v0x55d44e35c980_0 .net "b", 0 0, L_0x55d44e9ab0a0;  1 drivers
v0x55d44e365350_0 .net "ca", 0 0, L_0x55d44e9aadd0;  1 drivers
v0x55d44e3653f0_0 .net "cin", 0 0, L_0x55d44e9ab260;  1 drivers
v0x55d44e365020_0 .net "sum", 0 0, L_0x55d44e9aaab0;  1 drivers
S_0x55d44e35f4b0 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44e3926f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e349160_0 .net "a", 3 0, L_0x55d44e9ae160;  1 drivers
v0x55d44e349240_0 .net "b", 3 0, L_0x55d44e9ae200;  1 drivers
v0x55d44e348da0_0 .net "ca", 3 0, L_0x55d44e9adff0;  1 drivers
v0x55d44e348e60_0 .net "cin", 3 0, L_0x55d44e9ae2f0;  1 drivers
v0x55d44e346230_0 .net "sum", 3 0, L_0x55d44e9adf50;  1 drivers
L_0x55d44e9abf10 .part L_0x55d44e9ae160, 0, 1;
L_0x55d44e9ac040 .part L_0x55d44e9ae200, 0, 1;
L_0x55d44e9ac170 .part L_0x55d44e9ae2f0, 0, 1;
L_0x55d44e9ac780 .part L_0x55d44e9ae160, 1, 1;
L_0x55d44e9ac8b0 .part L_0x55d44e9ae200, 1, 1;
L_0x55d44e9ac9e0 .part L_0x55d44e9ae2f0, 1, 1;
L_0x55d44e9ad120 .part L_0x55d44e9ae160, 2, 1;
L_0x55d44e9ad250 .part L_0x55d44e9ae200, 2, 1;
L_0x55d44e9ad3d0 .part L_0x55d44e9ae2f0, 2, 1;
L_0x55d44e9ad9a0 .part L_0x55d44e9ae160, 3, 1;
L_0x55d44e9adb60 .part L_0x55d44e9ae200, 3, 1;
L_0x55d44e9add20 .part L_0x55d44e9ae2f0, 3, 1;
L_0x55d44e9adf50 .concat8 [ 1 1 1 1], L_0x55d44e9ab9b0, L_0x55d44e9ac310, L_0x55d44e9acbc0, L_0x55d44e9ad570;
L_0x55d44e9adff0 .concat8 [ 1 1 1 1], L_0x55d44e9abe00, L_0x55d44e9ac670, L_0x55d44e9ad010, L_0x55d44e9ad890;
S_0x55d44e35c120 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e35f4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9ab420 .functor XOR 1, L_0x55d44e9abf10, L_0x55d44e9ac040, C4<0>, C4<0>;
L_0x55d44e9ab9b0 .functor XOR 1, L_0x55d44e9ab420, L_0x55d44e9ac170, C4<0>, C4<0>;
L_0x55d44e9aba70 .functor AND 1, L_0x55d44e9abf10, L_0x55d44e9ac040, C4<1>, C4<1>;
L_0x55d44e9abb80 .functor AND 1, L_0x55d44e9abf10, L_0x55d44e9ac170, C4<1>, C4<1>;
L_0x55d44e9abc40 .functor OR 1, L_0x55d44e9aba70, L_0x55d44e9abb80, C4<0>, C4<0>;
L_0x55d44e9abd50 .functor AND 1, L_0x55d44e9ac170, L_0x55d44e9ac040, C4<1>, C4<1>;
L_0x55d44e9abe00 .functor OR 1, L_0x55d44e9abc40, L_0x55d44e9abd50, C4<0>, C4<0>;
v0x55d44e3634d0_0 .net *"_s0", 0 0, L_0x55d44e9ab420;  1 drivers
v0x55d44e364880_0 .net *"_s10", 0 0, L_0x55d44e9abd50;  1 drivers
v0x55d44e364960_0 .net *"_s4", 0 0, L_0x55d44e9aba70;  1 drivers
v0x55d44e360500_0 .net *"_s6", 0 0, L_0x55d44e9abb80;  1 drivers
v0x55d44e3605c0_0 .net *"_s8", 0 0, L_0x55d44e9abc40;  1 drivers
v0x55d44e361930_0 .net "a", 0 0, L_0x55d44e9abf10;  1 drivers
v0x55d44e3619f0_0 .net "b", 0 0, L_0x55d44e9ac040;  1 drivers
v0x55d44e35d5b0_0 .net "ca", 0 0, L_0x55d44e9abe00;  1 drivers
v0x55d44e35d650_0 .net "cin", 0 0, L_0x55d44e9ac170;  1 drivers
v0x55d44e35ea90_0 .net "sum", 0 0, L_0x55d44e9ab9b0;  1 drivers
S_0x55d44e35a6c0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e35f4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9ac2a0 .functor XOR 1, L_0x55d44e9ac780, L_0x55d44e9ac8b0, C4<0>, C4<0>;
L_0x55d44e9ac310 .functor XOR 1, L_0x55d44e9ac2a0, L_0x55d44e9ac9e0, C4<0>, C4<0>;
L_0x55d44e9ac380 .functor AND 1, L_0x55d44e9ac780, L_0x55d44e9ac8b0, C4<1>, C4<1>;
L_0x55d44e9ac3f0 .functor AND 1, L_0x55d44e9ac780, L_0x55d44e9ac9e0, C4<1>, C4<1>;
L_0x55d44e9ac4b0 .functor OR 1, L_0x55d44e9ac380, L_0x55d44e9ac3f0, C4<0>, C4<0>;
L_0x55d44e9ac5c0 .functor AND 1, L_0x55d44e9ac9e0, L_0x55d44e9ac8b0, C4<1>, C4<1>;
L_0x55d44e9ac670 .functor OR 1, L_0x55d44e9ac4b0, L_0x55d44e9ac5c0, C4<0>, C4<0>;
v0x55d44e34ff70_0 .net *"_s0", 0 0, L_0x55d44e9ac2a0;  1 drivers
v0x55d44e350050_0 .net *"_s10", 0 0, L_0x55d44e9ac5c0;  1 drivers
v0x55d44e358a00_0 .net *"_s4", 0 0, L_0x55d44e9ac380;  1 drivers
v0x55d44e358af0_0 .net *"_s6", 0 0, L_0x55d44e9ac3f0;  1 drivers
v0x55d44e358620_0 .net *"_s8", 0 0, L_0x55d44e9ac4b0;  1 drivers
v0x55d44e34fb50_0 .net "a", 0 0, L_0x55d44e9ac780;  1 drivers
v0x55d44e34fc10_0 .net "b", 0 0, L_0x55d44e9ac8b0;  1 drivers
v0x55d44e355ab0_0 .net "ca", 0 0, L_0x55d44e9ac670;  1 drivers
v0x55d44e355b50_0 .net "cin", 0 0, L_0x55d44e9ac9e0;  1 drivers
v0x55d44e3556d0_0 .net "sum", 0 0, L_0x55d44e9ac310;  1 drivers
S_0x55d44e352b60 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e35f4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9acb50 .functor XOR 1, L_0x55d44e9ad120, L_0x55d44e9ad250, C4<0>, C4<0>;
L_0x55d44e9acbc0 .functor XOR 1, L_0x55d44e9acb50, L_0x55d44e9ad3d0, C4<0>, C4<0>;
L_0x55d44e9acc80 .functor AND 1, L_0x55d44e9ad120, L_0x55d44e9ad250, C4<1>, C4<1>;
L_0x55d44e9acd90 .functor AND 1, L_0x55d44e9ad120, L_0x55d44e9ad3d0, C4<1>, C4<1>;
L_0x55d44e9ace50 .functor OR 1, L_0x55d44e9acc80, L_0x55d44e9acd90, C4<0>, C4<0>;
L_0x55d44e9acf60 .functor AND 1, L_0x55d44e9ad3d0, L_0x55d44e9ad250, C4<1>, C4<1>;
L_0x55d44e9ad010 .functor OR 1, L_0x55d44e9ace50, L_0x55d44e9acf60, C4<0>, C4<0>;
v0x55d44e352800_0 .net *"_s0", 0 0, L_0x55d44e9acb50;  1 drivers
v0x55d44e34f7d0_0 .net *"_s10", 0 0, L_0x55d44e9acf60;  1 drivers
v0x55d44e34f8b0_0 .net *"_s4", 0 0, L_0x55d44e9acc80;  1 drivers
v0x55d44e356b00_0 .net *"_s6", 0 0, L_0x55d44e9acd90;  1 drivers
v0x55d44e356be0_0 .net *"_s8", 0 0, L_0x55d44e9ace50;  1 drivers
v0x55d44e357f50_0 .net "a", 0 0, L_0x55d44e9ad120;  1 drivers
v0x55d44e358010_0 .net "b", 0 0, L_0x55d44e9ad250;  1 drivers
v0x55d44e353bb0_0 .net "ca", 0 0, L_0x55d44e9ad010;  1 drivers
v0x55d44e353c70_0 .net "cin", 0 0, L_0x55d44e9ad3d0;  1 drivers
v0x55d44e355090_0 .net "sum", 0 0, L_0x55d44e9acbc0;  1 drivers
S_0x55d44e352090 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e35f4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9ad500 .functor XOR 1, L_0x55d44e9ad9a0, L_0x55d44e9adb60, C4<0>, C4<0>;
L_0x55d44e9ad570 .functor XOR 1, L_0x55d44e9ad500, L_0x55d44e9add20, C4<0>, C4<0>;
L_0x55d44e9ad5e0 .functor AND 1, L_0x55d44e9ad9a0, L_0x55d44e9adb60, C4<1>, C4<1>;
L_0x55d44e9ad650 .functor AND 1, L_0x55d44e9ad9a0, L_0x55d44e9add20, C4<1>, C4<1>;
L_0x55d44e9ad710 .functor OR 1, L_0x55d44e9ad5e0, L_0x55d44e9ad650, C4<0>, C4<0>;
L_0x55d44e9ad820 .functor AND 1, L_0x55d44e9add20, L_0x55d44e9adb60, C4<1>, C4<1>;
L_0x55d44e9ad890 .functor OR 1, L_0x55d44e9ad710, L_0x55d44e9ad820, C4<0>, C4<0>;
v0x55d44e34dd50_0 .net *"_s0", 0 0, L_0x55d44e9ad500;  1 drivers
v0x55d44e34de30_0 .net *"_s10", 0 0, L_0x55d44e9ad820;  1 drivers
v0x55d44e34f0e0_0 .net *"_s4", 0 0, L_0x55d44e9ad5e0;  1 drivers
v0x55d44e34f1b0_0 .net *"_s6", 0 0, L_0x55d44e9ad650;  1 drivers
v0x55d44e343640_0 .net *"_s8", 0 0, L_0x55d44e9ad710;  1 drivers
v0x55d44e34c0b0_0 .net "a", 0 0, L_0x55d44e9ad9a0;  1 drivers
v0x55d44e34c170_0 .net "b", 0 0, L_0x55d44e9adb60;  1 drivers
v0x55d44e34bcd0_0 .net "ca", 0 0, L_0x55d44e9ad890;  1 drivers
v0x55d44e34bd70_0 .net "cin", 0 0, L_0x55d44e9add20;  1 drivers
v0x55d44e3432b0_0 .net "sum", 0 0, L_0x55d44e9ad570;  1 drivers
S_0x55d44e345e30 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44e3926f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e326b40_0 .net "a", 3 0, L_0x55d44e9b0b00;  1 drivers
v0x55d44e326c40_0 .net "b", 3 0, L_0x55d44e9b0c30;  1 drivers
v0x55d44e32caa0_0 .net "ca", 3 0, L_0x55d44e9b0990;  1 drivers
v0x55d44e32cb60_0 .net "cin", 3 0, L_0x55d44e9b0d60;  1 drivers
v0x55d44e32c6c0_0 .net "sum", 3 0, L_0x55d44e9b08f0;  1 drivers
L_0x55d44e9ae8b0 .part L_0x55d44e9b0b00, 0, 1;
L_0x55d44e9ae9e0 .part L_0x55d44e9b0c30, 0, 1;
L_0x55d44e9aeb10 .part L_0x55d44e9b0d60, 0, 1;
L_0x55d44e9af120 .part L_0x55d44e9b0b00, 1, 1;
L_0x55d44e9af250 .part L_0x55d44e9b0c30, 1, 1;
L_0x55d44e9af380 .part L_0x55d44e9b0d60, 1, 1;
L_0x55d44e9afac0 .part L_0x55d44e9b0b00, 2, 1;
L_0x55d44e9afbf0 .part L_0x55d44e9b0c30, 2, 1;
L_0x55d44e9afd70 .part L_0x55d44e9b0d60, 2, 1;
L_0x55d44e9b0340 .part L_0x55d44e9b0b00, 3, 1;
L_0x55d44e9b0500 .part L_0x55d44e9b0c30, 3, 1;
L_0x55d44e9b06c0 .part L_0x55d44e9b0d60, 3, 1;
L_0x55d44e9b08f0 .concat8 [ 1 1 1 1], L_0x55d44e9ae390, L_0x55d44e9aecb0, L_0x55d44e9af560, L_0x55d44e9aff10;
L_0x55d44e9b0990 .concat8 [ 1 1 1 1], L_0x55d44e9ae7a0, L_0x55d44e9af010, L_0x55d44e9af9b0, L_0x55d44e9b0230;
S_0x55d44e34a1b0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e345e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9adee0 .functor XOR 1, L_0x55d44e9ae8b0, L_0x55d44e9ae9e0, C4<0>, C4<0>;
L_0x55d44e9ae390 .functor XOR 1, L_0x55d44e9adee0, L_0x55d44e9aeb10, C4<0>, C4<0>;
L_0x55d44e9ae450 .functor AND 1, L_0x55d44e9ae8b0, L_0x55d44e9ae9e0, C4<1>, C4<1>;
L_0x55d44e9ae560 .functor AND 1, L_0x55d44e9ae8b0, L_0x55d44e9aeb10, C4<1>, C4<1>;
L_0x55d44e9ae620 .functor OR 1, L_0x55d44e9ae450, L_0x55d44e9ae560, C4<0>, C4<0>;
L_0x55d44e9ae730 .functor AND 1, L_0x55d44e9aeb10, L_0x55d44e9ae9e0, C4<1>, C4<1>;
L_0x55d44e9ae7a0 .functor OR 1, L_0x55d44e9ae620, L_0x55d44e9ae730, C4<0>, C4<0>;
v0x55d44e34b660_0 .net *"_s0", 0 0, L_0x55d44e9adee0;  1 drivers
v0x55d44e347260_0 .net *"_s10", 0 0, L_0x55d44e9ae730;  1 drivers
v0x55d44e347340_0 .net *"_s4", 0 0, L_0x55d44e9ae450;  1 drivers
v0x55d44e348690_0 .net *"_s6", 0 0, L_0x55d44e9ae560;  1 drivers
v0x55d44e348770_0 .net *"_s8", 0 0, L_0x55d44e9ae620;  1 drivers
v0x55d44e344330_0 .net "a", 0 0, L_0x55d44e9ae8b0;  1 drivers
v0x55d44e3443f0_0 .net "b", 0 0, L_0x55d44e9ae9e0;  1 drivers
v0x55d44e345740_0 .net "ca", 0 0, L_0x55d44e9ae7a0;  1 drivers
v0x55d44e345800_0 .net "cin", 0 0, L_0x55d44e9aeb10;  1 drivers
v0x55d44e3414b0_0 .net "sum", 0 0, L_0x55d44e9ae390;  1 drivers
S_0x55d44e336be0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e345e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9aec40 .functor XOR 1, L_0x55d44e9af120, L_0x55d44e9af250, C4<0>, C4<0>;
L_0x55d44e9aecb0 .functor XOR 1, L_0x55d44e9aec40, L_0x55d44e9af380, C4<0>, C4<0>;
L_0x55d44e9aed20 .functor AND 1, L_0x55d44e9af120, L_0x55d44e9af250, C4<1>, C4<1>;
L_0x55d44e9aed90 .functor AND 1, L_0x55d44e9af120, L_0x55d44e9af380, C4<1>, C4<1>;
L_0x55d44e9aee50 .functor OR 1, L_0x55d44e9aed20, L_0x55d44e9aed90, C4<0>, C4<0>;
L_0x55d44e9aef60 .functor AND 1, L_0x55d44e9af380, L_0x55d44e9af250, C4<1>, C4<1>;
L_0x55d44e9af010 .functor OR 1, L_0x55d44e9aee50, L_0x55d44e9aef60, C4<0>, C4<0>;
v0x55d44e342870_0 .net *"_s0", 0 0, L_0x55d44e9aec40;  1 drivers
v0x55d44e33f690_0 .net *"_s10", 0 0, L_0x55d44e9aef60;  1 drivers
v0x55d44e33f770_0 .net *"_s4", 0 0, L_0x55d44e9aed20;  1 drivers
v0x55d44e33f2e0_0 .net *"_s6", 0 0, L_0x55d44e9aed90;  1 drivers
v0x55d44e3367c0_0 .net *"_s8", 0 0, L_0x55d44e9aee50;  1 drivers
v0x55d44e33c720_0 .net "a", 0 0, L_0x55d44e9af120;  1 drivers
v0x55d44e33c7e0_0 .net "b", 0 0, L_0x55d44e9af250;  1 drivers
v0x55d44e33c340_0 .net "ca", 0 0, L_0x55d44e9af010;  1 drivers
v0x55d44e33c3e0_0 .net "cin", 0 0, L_0x55d44e9af380;  1 drivers
v0x55d44e339880_0 .net "sum", 0 0, L_0x55d44e9aecb0;  1 drivers
S_0x55d44e3393f0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e345e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9af4f0 .functor XOR 1, L_0x55d44e9afac0, L_0x55d44e9afbf0, C4<0>, C4<0>;
L_0x55d44e9af560 .functor XOR 1, L_0x55d44e9af4f0, L_0x55d44e9afd70, C4<0>, C4<0>;
L_0x55d44e9af620 .functor AND 1, L_0x55d44e9afac0, L_0x55d44e9afbf0, C4<1>, C4<1>;
L_0x55d44e9af730 .functor AND 1, L_0x55d44e9afac0, L_0x55d44e9afd70, C4<1>, C4<1>;
L_0x55d44e9af7f0 .functor OR 1, L_0x55d44e9af620, L_0x55d44e9af730, C4<0>, C4<0>;
L_0x55d44e9af900 .functor AND 1, L_0x55d44e9afd70, L_0x55d44e9afbf0, C4<1>, C4<1>;
L_0x55d44e9af9b0 .functor OR 1, L_0x55d44e9af7f0, L_0x55d44e9af900, C4<0>, C4<0>;
v0x55d44e336430_0 .net *"_s0", 0 0, L_0x55d44e9af4f0;  1 drivers
v0x55d44e33d770_0 .net *"_s10", 0 0, L_0x55d44e9af900;  1 drivers
v0x55d44e33d850_0 .net *"_s4", 0 0, L_0x55d44e9af620;  1 drivers
v0x55d44e33eba0_0 .net *"_s6", 0 0, L_0x55d44e9af730;  1 drivers
v0x55d44e33ec80_0 .net *"_s8", 0 0, L_0x55d44e9af7f0;  1 drivers
v0x55d44e33a820_0 .net "a", 0 0, L_0x55d44e9afac0;  1 drivers
v0x55d44e33a8e0_0 .net "b", 0 0, L_0x55d44e9afbf0;  1 drivers
v0x55d44e33bc50_0 .net "ca", 0 0, L_0x55d44e9af9b0;  1 drivers
v0x55d44e33bcf0_0 .net "cin", 0 0, L_0x55d44e9afd70;  1 drivers
v0x55d44e337980_0 .net "sum", 0 0, L_0x55d44e9af560;  1 drivers
S_0x55d44e338d00 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e345e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9afea0 .functor XOR 1, L_0x55d44e9b0340, L_0x55d44e9b0500, C4<0>, C4<0>;
L_0x55d44e9aff10 .functor XOR 1, L_0x55d44e9afea0, L_0x55d44e9b06c0, C4<0>, C4<0>;
L_0x55d44e9aff80 .functor AND 1, L_0x55d44e9b0340, L_0x55d44e9b0500, C4<1>, C4<1>;
L_0x55d44e9afff0 .functor AND 1, L_0x55d44e9b0340, L_0x55d44e9b06c0, C4<1>, C4<1>;
L_0x55d44e9b00b0 .functor OR 1, L_0x55d44e9aff80, L_0x55d44e9afff0, C4<0>, C4<0>;
L_0x55d44e9b01c0 .functor AND 1, L_0x55d44e9b06c0, L_0x55d44e9b0500, C4<1>, C4<1>;
L_0x55d44e9b0230 .functor OR 1, L_0x55d44e9b00b0, L_0x55d44e9b01c0, C4<0>, C4<0>;
v0x55d44e334910_0 .net *"_s0", 0 0, L_0x55d44e9afea0;  1 drivers
v0x55d44e335cc0_0 .net *"_s10", 0 0, L_0x55d44e9b01c0;  1 drivers
v0x55d44e335da0_0 .net *"_s4", 0 0, L_0x55d44e9aff80;  1 drivers
v0x55d44e3243e0_0 .net *"_s6", 0 0, L_0x55d44e9afff0;  1 drivers
v0x55d44e3244c0_0 .net *"_s8", 0 0, L_0x55d44e9b00b0;  1 drivers
v0x55d44e317b00_0 .net "a", 0 0, L_0x55d44e9b0340;  1 drivers
v0x55d44e326f60_0 .net "b", 0 0, L_0x55d44e9b0500;  1 drivers
v0x55d44e327020_0 .net "ca", 0 0, L_0x55d44e9b0230;  1 drivers
v0x55d44e32f9f0_0 .net "cin", 0 0, L_0x55d44e9b06c0;  1 drivers
v0x55d44e32f610_0 .net "sum", 0 0, L_0x55d44e9aff10;  1 drivers
S_0x55d44e32daf0 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44e395260;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44e2c24f0_0 .net "a", 15 0, L_0x55d44e9bc010;  1 drivers
v0x55d44e2c25d0_0 .net "b", 15 0, L_0x55d44e9bc100;  1 drivers
v0x55d44e2bf540_0 .net "ca", 15 0, L_0x55d44e9bbdb0;  1 drivers
v0x55d44e2bf5e0_0 .net "cin", 15 0, L_0x55d44e9bc1f0;  1 drivers
v0x55d44e2c6870_0 .net "sum", 15 0, L_0x55d44e9bbd10;  1 drivers
L_0x55d44e9b3b20 .part L_0x55d44e9bc010, 0, 4;
L_0x55d44e9b3bc0 .part L_0x55d44e9bc100, 0, 4;
L_0x55d44e9b3c60 .part L_0x55d44e9bc1f0, 0, 4;
L_0x55d44e9b64b0 .part L_0x55d44e9bc010, 4, 4;
L_0x55d44e9b65a0 .part L_0x55d44e9bc100, 4, 4;
L_0x55d44e9b6690 .part L_0x55d44e9bc1f0, 4, 4;
L_0x55d44e9b8f70 .part L_0x55d44e9bc010, 8, 4;
L_0x55d44e9b9010 .part L_0x55d44e9bc100, 8, 4;
L_0x55d44e9b9100 .part L_0x55d44e9bc1f0, 8, 4;
L_0x55d44e9bb910 .part L_0x55d44e9bc010, 12, 4;
L_0x55d44e9bba40 .part L_0x55d44e9bc100, 12, 4;
L_0x55d44e9bbb70 .part L_0x55d44e9bc1f0, 12, 4;
L_0x55d44e9bbd10 .concat8 [ 4 4 4 4], L_0x55d44e9b3910, L_0x55d44e9b62a0, L_0x55d44e9b8d60, L_0x55d44e9bb700;
L_0x55d44e9bbdb0 .concat8 [ 4 4 4 4], L_0x55d44e9b39b0, L_0x55d44e9b6340, L_0x55d44e9b8e00, L_0x55d44e9bb7a0;
S_0x55d44e32aba0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44e32daf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e30d520_0 .net "a", 3 0, L_0x55d44e9b3b20;  1 drivers
v0x55d44e30d600_0 .net "b", 3 0, L_0x55d44e9b3bc0;  1 drivers
v0x55d44e314850_0 .net "ca", 3 0, L_0x55d44e9b39b0;  1 drivers
v0x55d44e314910_0 .net "cin", 3 0, L_0x55d44e9b3c60;  1 drivers
v0x55d44e315c80_0 .net "sum", 3 0, L_0x55d44e9b3910;  1 drivers
L_0x55d44e9b18d0 .part L_0x55d44e9b3b20, 0, 1;
L_0x55d44e9b1a00 .part L_0x55d44e9b3bc0, 0, 1;
L_0x55d44e9b1b30 .part L_0x55d44e9b3c60, 0, 1;
L_0x55d44e9b2140 .part L_0x55d44e9b3b20, 1, 1;
L_0x55d44e9b2270 .part L_0x55d44e9b3bc0, 1, 1;
L_0x55d44e9b23a0 .part L_0x55d44e9b3c60, 1, 1;
L_0x55d44e9b2ae0 .part L_0x55d44e9b3b20, 2, 1;
L_0x55d44e9b2c10 .part L_0x55d44e9b3bc0, 2, 1;
L_0x55d44e9b2d90 .part L_0x55d44e9b3c60, 2, 1;
L_0x55d44e9b3360 .part L_0x55d44e9b3b20, 3, 1;
L_0x55d44e9b3520 .part L_0x55d44e9b3bc0, 3, 1;
L_0x55d44e9b36e0 .part L_0x55d44e9b3c60, 3, 1;
L_0x55d44e9b3910 .concat8 [ 1 1 1 1], L_0x55d44e9b0880, L_0x55d44e9b1cd0, L_0x55d44e9b2580, L_0x55d44e9b2f30;
L_0x55d44e9b39b0 .concat8 [ 1 1 1 1], L_0x55d44e9b17c0, L_0x55d44e9b2030, L_0x55d44e9b29d0, L_0x55d44e9b3250;
S_0x55d44e32bfd0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e32aba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9b0e90 .functor XOR 1, L_0x55d44e9b18d0, L_0x55d44e9b1a00, C4<0>, C4<0>;
L_0x55d44e9b0880 .functor XOR 1, L_0x55d44e9b0e90, L_0x55d44e9b1b30, C4<0>, C4<0>;
L_0x55d44e9b1430 .functor AND 1, L_0x55d44e9b18d0, L_0x55d44e9b1a00, C4<1>, C4<1>;
L_0x55d44e9b1540 .functor AND 1, L_0x55d44e9b18d0, L_0x55d44e9b1b30, C4<1>, C4<1>;
L_0x55d44e9b1600 .functor OR 1, L_0x55d44e9b1430, L_0x55d44e9b1540, C4<0>, C4<0>;
L_0x55d44e9b1710 .functor AND 1, L_0x55d44e9b1b30, L_0x55d44e9b1a00, C4<1>, C4<1>;
L_0x55d44e9b17c0 .functor OR 1, L_0x55d44e9b1600, L_0x55d44e9b1710, C4<0>, C4<0>;
v0x55d44e327d50_0 .net *"_s0", 0 0, L_0x55d44e9b0e90;  1 drivers
v0x55d44e329080_0 .net *"_s10", 0 0, L_0x55d44e9b1710;  1 drivers
v0x55d44e329160_0 .net *"_s4", 0 0, L_0x55d44e9b1430;  1 drivers
v0x55d44e324d40_0 .net *"_s6", 0 0, L_0x55d44e9b1540;  1 drivers
v0x55d44e324e20_0 .net *"_s8", 0 0, L_0x55d44e9b1600;  1 drivers
v0x55d44e326140_0 .net "a", 0 0, L_0x55d44e9b18d0;  1 drivers
v0x55d44e31a610_0 .net "b", 0 0, L_0x55d44e9b1a00;  1 drivers
v0x55d44e31a6d0_0 .net "ca", 0 0, L_0x55d44e9b17c0;  1 drivers
v0x55d44e3230a0_0 .net "cin", 0 0, L_0x55d44e9b1b30;  1 drivers
v0x55d44e322cc0_0 .net "sum", 0 0, L_0x55d44e9b0880;  1 drivers
S_0x55d44e31a1f0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e32aba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9b1c60 .functor XOR 1, L_0x55d44e9b2140, L_0x55d44e9b2270, C4<0>, C4<0>;
L_0x55d44e9b1cd0 .functor XOR 1, L_0x55d44e9b1c60, L_0x55d44e9b23a0, C4<0>, C4<0>;
L_0x55d44e9b1d40 .functor AND 1, L_0x55d44e9b2140, L_0x55d44e9b2270, C4<1>, C4<1>;
L_0x55d44e9b1db0 .functor AND 1, L_0x55d44e9b2140, L_0x55d44e9b23a0, C4<1>, C4<1>;
L_0x55d44e9b1e70 .functor OR 1, L_0x55d44e9b1d40, L_0x55d44e9b1db0, C4<0>, C4<0>;
L_0x55d44e9b1f80 .functor AND 1, L_0x55d44e9b23a0, L_0x55d44e9b2270, C4<1>, C4<1>;
L_0x55d44e9b2030 .functor OR 1, L_0x55d44e9b1e70, L_0x55d44e9b1f80, C4<0>, C4<0>;
v0x55d44e3201d0_0 .net *"_s0", 0 0, L_0x55d44e9b1c60;  1 drivers
v0x55d44e31fd70_0 .net *"_s10", 0 0, L_0x55d44e9b1f80;  1 drivers
v0x55d44e31fe50_0 .net *"_s4", 0 0, L_0x55d44e9b1d40;  1 drivers
v0x55d44e31d200_0 .net *"_s6", 0 0, L_0x55d44e9b1db0;  1 drivers
v0x55d44e31d2e0_0 .net *"_s8", 0 0, L_0x55d44e9b1e70;  1 drivers
v0x55d44e31ce20_0 .net "a", 0 0, L_0x55d44e9b2140;  1 drivers
v0x55d44e31cee0_0 .net "b", 0 0, L_0x55d44e9b2270;  1 drivers
v0x55d44e319e70_0 .net "ca", 0 0, L_0x55d44e9b2030;  1 drivers
v0x55d44e319f10_0 .net "cin", 0 0, L_0x55d44e9b23a0;  1 drivers
v0x55d44e321250_0 .net "sum", 0 0, L_0x55d44e9b1cd0;  1 drivers
S_0x55d44e3225d0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e32aba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9b2510 .functor XOR 1, L_0x55d44e9b2ae0, L_0x55d44e9b2c10, C4<0>, C4<0>;
L_0x55d44e9b2580 .functor XOR 1, L_0x55d44e9b2510, L_0x55d44e9b2d90, C4<0>, C4<0>;
L_0x55d44e9b2640 .functor AND 1, L_0x55d44e9b2ae0, L_0x55d44e9b2c10, C4<1>, C4<1>;
L_0x55d44e9b2750 .functor AND 1, L_0x55d44e9b2ae0, L_0x55d44e9b2d90, C4<1>, C4<1>;
L_0x55d44e9b2810 .functor OR 1, L_0x55d44e9b2640, L_0x55d44e9b2750, C4<0>, C4<0>;
L_0x55d44e9b2920 .functor AND 1, L_0x55d44e9b2d90, L_0x55d44e9b2c10, C4<1>, C4<1>;
L_0x55d44e9b29d0 .functor OR 1, L_0x55d44e9b2810, L_0x55d44e9b2920, C4<0>, C4<0>;
v0x55d44e31e2d0_0 .net *"_s0", 0 0, L_0x55d44e9b2510;  1 drivers
v0x55d44e31f680_0 .net *"_s10", 0 0, L_0x55d44e9b2920;  1 drivers
v0x55d44e31f760_0 .net *"_s4", 0 0, L_0x55d44e9b2640;  1 drivers
v0x55d44e31b300_0 .net *"_s6", 0 0, L_0x55d44e9b2750;  1 drivers
v0x55d44e31b3e0_0 .net *"_s8", 0 0, L_0x55d44e9b2810;  1 drivers
v0x55d44e31c7a0_0 .net "a", 0 0, L_0x55d44e9b2ae0;  1 drivers
v0x55d44e3183f0_0 .net "b", 0 0, L_0x55d44e9b2c10;  1 drivers
v0x55d44e3184b0_0 .net "ca", 0 0, L_0x55d44e9b29d0;  1 drivers
v0x55d44e319780_0 .net "cin", 0 0, L_0x55d44e9b2d90;  1 drivers
v0x55d44e30dcc0_0 .net "sum", 0 0, L_0x55d44e9b2580;  1 drivers
S_0x55d44e316750 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e32aba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9b2ec0 .functor XOR 1, L_0x55d44e9b3360, L_0x55d44e9b3520, C4<0>, C4<0>;
L_0x55d44e9b2f30 .functor XOR 1, L_0x55d44e9b2ec0, L_0x55d44e9b36e0, C4<0>, C4<0>;
L_0x55d44e9b2fa0 .functor AND 1, L_0x55d44e9b3360, L_0x55d44e9b3520, C4<1>, C4<1>;
L_0x55d44e9b3010 .functor AND 1, L_0x55d44e9b3360, L_0x55d44e9b36e0, C4<1>, C4<1>;
L_0x55d44e9b30d0 .functor OR 1, L_0x55d44e9b2fa0, L_0x55d44e9b3010, C4<0>, C4<0>;
L_0x55d44e9b31e0 .functor AND 1, L_0x55d44e9b36e0, L_0x55d44e9b3520, C4<1>, C4<1>;
L_0x55d44e9b3250 .functor OR 1, L_0x55d44e9b30d0, L_0x55d44e9b31e0, C4<0>, C4<0>;
v0x55d44e3163f0_0 .net *"_s0", 0 0, L_0x55d44e9b2ec0;  1 drivers
v0x55d44e30d8a0_0 .net *"_s10", 0 0, L_0x55d44e9b31e0;  1 drivers
v0x55d44e30d980_0 .net *"_s4", 0 0, L_0x55d44e9b2fa0;  1 drivers
v0x55d44e313800_0 .net *"_s6", 0 0, L_0x55d44e9b3010;  1 drivers
v0x55d44e3138e0_0 .net *"_s8", 0 0, L_0x55d44e9b30d0;  1 drivers
v0x55d44e313420_0 .net "a", 0 0, L_0x55d44e9b3360;  1 drivers
v0x55d44e3134c0_0 .net "b", 0 0, L_0x55d44e9b3520;  1 drivers
v0x55d44e3108b0_0 .net "ca", 0 0, L_0x55d44e9b3250;  1 drivers
v0x55d44e310970_0 .net "cin", 0 0, L_0x55d44e9b36e0;  1 drivers
v0x55d44e310580_0 .net "sum", 0 0, L_0x55d44e9b2f30;  1 drivers
S_0x55d44e311900 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44e32daf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e2f6910_0 .net "a", 3 0, L_0x55d44e9b64b0;  1 drivers
v0x55d44e2f6a10_0 .net "b", 3 0, L_0x55d44e9b65a0;  1 drivers
v0x55d44e2f6530_0 .net "ca", 3 0, L_0x55d44e9b6340;  1 drivers
v0x55d44e2f65f0_0 .net "cin", 3 0, L_0x55d44e9b6690;  1 drivers
v0x55d44e2f3580_0 .net "sum", 3 0, L_0x55d44e9b62a0;  1 drivers
L_0x55d44e9b4260 .part L_0x55d44e9b64b0, 0, 1;
L_0x55d44e9b4390 .part L_0x55d44e9b65a0, 0, 1;
L_0x55d44e9b44c0 .part L_0x55d44e9b6690, 0, 1;
L_0x55d44e9b4ad0 .part L_0x55d44e9b64b0, 1, 1;
L_0x55d44e9b4c00 .part L_0x55d44e9b65a0, 1, 1;
L_0x55d44e9b4d30 .part L_0x55d44e9b6690, 1, 1;
L_0x55d44e9b5470 .part L_0x55d44e9b64b0, 2, 1;
L_0x55d44e9b55a0 .part L_0x55d44e9b65a0, 2, 1;
L_0x55d44e9b5720 .part L_0x55d44e9b6690, 2, 1;
L_0x55d44e9b5cf0 .part L_0x55d44e9b64b0, 3, 1;
L_0x55d44e9b5eb0 .part L_0x55d44e9b65a0, 3, 1;
L_0x55d44e9b6070 .part L_0x55d44e9b6690, 3, 1;
L_0x55d44e9b62a0 .concat8 [ 1 1 1 1], L_0x55d44e9b3d00, L_0x55d44e9b4660, L_0x55d44e9b4f10, L_0x55d44e9b58c0;
L_0x55d44e9b6340 .concat8 [ 1 1 1 1], L_0x55d44e9b4150, L_0x55d44e9b49c0, L_0x55d44e9b5360, L_0x55d44e9b5be0;
S_0x55d44e30e9b0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e311900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9b38a0 .functor XOR 1, L_0x55d44e9b4260, L_0x55d44e9b4390, C4<0>, C4<0>;
L_0x55d44e9b3d00 .functor XOR 1, L_0x55d44e9b38a0, L_0x55d44e9b44c0, C4<0>, C4<0>;
L_0x55d44e9b3dc0 .functor AND 1, L_0x55d44e9b4260, L_0x55d44e9b4390, C4<1>, C4<1>;
L_0x55d44e9b3ed0 .functor AND 1, L_0x55d44e9b4260, L_0x55d44e9b44c0, C4<1>, C4<1>;
L_0x55d44e9b3f90 .functor OR 1, L_0x55d44e9b3dc0, L_0x55d44e9b3ed0, C4<0>, C4<0>;
L_0x55d44e9b40a0 .functor AND 1, L_0x55d44e9b44c0, L_0x55d44e9b4390, C4<1>, C4<1>;
L_0x55d44e9b4150 .functor OR 1, L_0x55d44e9b3f90, L_0x55d44e9b40a0, C4<0>, C4<0>;
v0x55d44e30fde0_0 .net *"_s0", 0 0, L_0x55d44e9b38a0;  1 drivers
v0x55d44e30fe80_0 .net *"_s10", 0 0, L_0x55d44e9b40a0;  1 drivers
v0x55d44e30baa0_0 .net *"_s4", 0 0, L_0x55d44e9b3dc0;  1 drivers
v0x55d44e30bb70_0 .net *"_s6", 0 0, L_0x55d44e9b3ed0;  1 drivers
v0x55d44e30ce50_0 .net *"_s8", 0 0, L_0x55d44e9b3f90;  1 drivers
v0x55d44e301280_0 .net "a", 0 0, L_0x55d44e9b4260;  1 drivers
v0x55d44e301340_0 .net "b", 0 0, L_0x55d44e9b4390;  1 drivers
v0x55d44e309d10_0 .net "ca", 0 0, L_0x55d44e9b4150;  1 drivers
v0x55d44e309db0_0 .net "cin", 0 0, L_0x55d44e9b44c0;  1 drivers
v0x55d44e3099e0_0 .net "sum", 0 0, L_0x55d44e9b3d00;  1 drivers
S_0x55d44e300e60 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e311900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9b45f0 .functor XOR 1, L_0x55d44e9b4ad0, L_0x55d44e9b4c00, C4<0>, C4<0>;
L_0x55d44e9b4660 .functor XOR 1, L_0x55d44e9b45f0, L_0x55d44e9b4d30, C4<0>, C4<0>;
L_0x55d44e9b46d0 .functor AND 1, L_0x55d44e9b4ad0, L_0x55d44e9b4c00, C4<1>, C4<1>;
L_0x55d44e9b4740 .functor AND 1, L_0x55d44e9b4ad0, L_0x55d44e9b4d30, C4<1>, C4<1>;
L_0x55d44e9b4800 .functor OR 1, L_0x55d44e9b46d0, L_0x55d44e9b4740, C4<0>, C4<0>;
L_0x55d44e9b4910 .functor AND 1, L_0x55d44e9b4d30, L_0x55d44e9b4c00, C4<1>, C4<1>;
L_0x55d44e9b49c0 .functor OR 1, L_0x55d44e9b4800, L_0x55d44e9b4910, C4<0>, C4<0>;
v0x55d44e306e40_0 .net *"_s0", 0 0, L_0x55d44e9b45f0;  1 drivers
v0x55d44e3069e0_0 .net *"_s10", 0 0, L_0x55d44e9b4910;  1 drivers
v0x55d44e306ac0_0 .net *"_s4", 0 0, L_0x55d44e9b46d0;  1 drivers
v0x55d44e303e70_0 .net *"_s6", 0 0, L_0x55d44e9b4740;  1 drivers
v0x55d44e303f50_0 .net *"_s8", 0 0, L_0x55d44e9b4800;  1 drivers
v0x55d44e303b00_0 .net "a", 0 0, L_0x55d44e9b4ad0;  1 drivers
v0x55d44e300ae0_0 .net "b", 0 0, L_0x55d44e9b4c00;  1 drivers
v0x55d44e300ba0_0 .net "ca", 0 0, L_0x55d44e9b49c0;  1 drivers
v0x55d44e307e10_0 .net "cin", 0 0, L_0x55d44e9b4d30;  1 drivers
v0x55d44e309240_0 .net "sum", 0 0, L_0x55d44e9b4660;  1 drivers
S_0x55d44e304ec0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e311900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9b4ea0 .functor XOR 1, L_0x55d44e9b5470, L_0x55d44e9b55a0, C4<0>, C4<0>;
L_0x55d44e9b4f10 .functor XOR 1, L_0x55d44e9b4ea0, L_0x55d44e9b5720, C4<0>, C4<0>;
L_0x55d44e9b4fd0 .functor AND 1, L_0x55d44e9b5470, L_0x55d44e9b55a0, C4<1>, C4<1>;
L_0x55d44e9b50e0 .functor AND 1, L_0x55d44e9b5470, L_0x55d44e9b5720, C4<1>, C4<1>;
L_0x55d44e9b51a0 .functor OR 1, L_0x55d44e9b4fd0, L_0x55d44e9b50e0, C4<0>, C4<0>;
L_0x55d44e9b52b0 .functor AND 1, L_0x55d44e9b5720, L_0x55d44e9b55a0, C4<1>, C4<1>;
L_0x55d44e9b5360 .functor OR 1, L_0x55d44e9b51a0, L_0x55d44e9b52b0, C4<0>, C4<0>;
v0x55d44e306370_0 .net *"_s0", 0 0, L_0x55d44e9b4ea0;  1 drivers
v0x55d44e301f70_0 .net *"_s10", 0 0, L_0x55d44e9b52b0;  1 drivers
v0x55d44e302050_0 .net *"_s4", 0 0, L_0x55d44e9b4fd0;  1 drivers
v0x55d44e3033a0_0 .net *"_s6", 0 0, L_0x55d44e9b50e0;  1 drivers
v0x55d44e303480_0 .net *"_s8", 0 0, L_0x55d44e9b51a0;  1 drivers
v0x55d44e2ff060_0 .net "a", 0 0, L_0x55d44e9b5470;  1 drivers
v0x55d44e2ff120_0 .net "b", 0 0, L_0x55d44e9b55a0;  1 drivers
v0x55d44e3003f0_0 .net "ca", 0 0, L_0x55d44e9b5360;  1 drivers
v0x55d44e300490_0 .net "cin", 0 0, L_0x55d44e9b5720;  1 drivers
v0x55d44e2fdba0_0 .net "sum", 0 0, L_0x55d44e9b4f10;  1 drivers
S_0x55d44e2f11a0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e311900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9b5850 .functor XOR 1, L_0x55d44e9b5cf0, L_0x55d44e9b5eb0, C4<0>, C4<0>;
L_0x55d44e9b58c0 .functor XOR 1, L_0x55d44e9b5850, L_0x55d44e9b6070, C4<0>, C4<0>;
L_0x55d44e9b5930 .functor AND 1, L_0x55d44e9b5cf0, L_0x55d44e9b5eb0, C4<1>, C4<1>;
L_0x55d44e9b59a0 .functor AND 1, L_0x55d44e9b5cf0, L_0x55d44e9b6070, C4<1>, C4<1>;
L_0x55d44e9b5a60 .functor OR 1, L_0x55d44e9b5930, L_0x55d44e9b59a0, C4<0>, C4<0>;
L_0x55d44e9b5b70 .functor AND 1, L_0x55d44e9b6070, L_0x55d44e9b5eb0, C4<1>, C4<1>;
L_0x55d44e9b5be0 .functor OR 1, L_0x55d44e9b5a60, L_0x55d44e9b5b70, C4<0>, C4<0>;
v0x55d44e2e48d0_0 .net *"_s0", 0 0, L_0x55d44e9b5850;  1 drivers
v0x55d44e2f3d20_0 .net *"_s10", 0 0, L_0x55d44e9b5b70;  1 drivers
v0x55d44e2f3e00_0 .net *"_s4", 0 0, L_0x55d44e9b5930;  1 drivers
v0x55d44e2fc7b0_0 .net *"_s6", 0 0, L_0x55d44e9b59a0;  1 drivers
v0x55d44e2fc890_0 .net *"_s8", 0 0, L_0x55d44e9b5a60;  1 drivers
v0x55d44e2fc440_0 .net "a", 0 0, L_0x55d44e9b5cf0;  1 drivers
v0x55d44e2f3900_0 .net "b", 0 0, L_0x55d44e9b5eb0;  1 drivers
v0x55d44e2f39c0_0 .net "ca", 0 0, L_0x55d44e9b5be0;  1 drivers
v0x55d44e2f9860_0 .net "cin", 0 0, L_0x55d44e9b6070;  1 drivers
v0x55d44e2f9480_0 .net "sum", 0 0, L_0x55d44e9b58c0;  1 drivers
S_0x55d44e2fa8b0 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44e32daf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e2dd670_0 .net "a", 3 0, L_0x55d44e9b8f70;  1 drivers
v0x55d44e2dd770_0 .net "b", 3 0, L_0x55d44e9b9010;  1 drivers
v0x55d44e2dd290_0 .net "ca", 3 0, L_0x55d44e9b8e00;  1 drivers
v0x55d44e2dd350_0 .net "cin", 3 0, L_0x55d44e9b9100;  1 drivers
v0x55d44e2da2e0_0 .net "sum", 3 0, L_0x55d44e9b8d60;  1 drivers
L_0x55d44e9b6d20 .part L_0x55d44e9b8f70, 0, 1;
L_0x55d44e9b6e50 .part L_0x55d44e9b9010, 0, 1;
L_0x55d44e9b6f80 .part L_0x55d44e9b9100, 0, 1;
L_0x55d44e9b7590 .part L_0x55d44e9b8f70, 1, 1;
L_0x55d44e9b76c0 .part L_0x55d44e9b9010, 1, 1;
L_0x55d44e9b77f0 .part L_0x55d44e9b9100, 1, 1;
L_0x55d44e9b7f30 .part L_0x55d44e9b8f70, 2, 1;
L_0x55d44e9b8060 .part L_0x55d44e9b9010, 2, 1;
L_0x55d44e9b81e0 .part L_0x55d44e9b9100, 2, 1;
L_0x55d44e9b87b0 .part L_0x55d44e9b8f70, 3, 1;
L_0x55d44e9b8970 .part L_0x55d44e9b9010, 3, 1;
L_0x55d44e9b8b30 .part L_0x55d44e9b9100, 3, 1;
L_0x55d44e9b8d60 .concat8 [ 1 1 1 1], L_0x55d44e9b67c0, L_0x55d44e9b7120, L_0x55d44e9b79d0, L_0x55d44e9b8380;
L_0x55d44e9b8e00 .concat8 [ 1 1 1 1], L_0x55d44e9b6c10, L_0x55d44e9b7480, L_0x55d44e9b7e20, L_0x55d44e9b86a0;
S_0x55d44e2f7960 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e2fa8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9b6230 .functor XOR 1, L_0x55d44e9b6d20, L_0x55d44e9b6e50, C4<0>, C4<0>;
L_0x55d44e9b67c0 .functor XOR 1, L_0x55d44e9b6230, L_0x55d44e9b6f80, C4<0>, C4<0>;
L_0x55d44e9b6880 .functor AND 1, L_0x55d44e9b6d20, L_0x55d44e9b6e50, C4<1>, C4<1>;
L_0x55d44e9b6990 .functor AND 1, L_0x55d44e9b6d20, L_0x55d44e9b6f80, C4<1>, C4<1>;
L_0x55d44e9b6a50 .functor OR 1, L_0x55d44e9b6880, L_0x55d44e9b6990, C4<0>, C4<0>;
L_0x55d44e9b6b60 .functor AND 1, L_0x55d44e9b6f80, L_0x55d44e9b6e50, C4<1>, C4<1>;
L_0x55d44e9b6c10 .functor OR 1, L_0x55d44e9b6a50, L_0x55d44e9b6b60, C4<0>, C4<0>;
v0x55d44e2f8d90_0 .net *"_s0", 0 0, L_0x55d44e9b6230;  1 drivers
v0x55d44e2f8e30_0 .net *"_s10", 0 0, L_0x55d44e9b6b60;  1 drivers
v0x55d44e2f4a10_0 .net *"_s4", 0 0, L_0x55d44e9b6880;  1 drivers
v0x55d44e2f4b00_0 .net *"_s6", 0 0, L_0x55d44e9b6990;  1 drivers
v0x55d44e2f5e40_0 .net *"_s8", 0 0, L_0x55d44e9b6a50;  1 drivers
v0x55d44e2f1b00_0 .net "a", 0 0, L_0x55d44e9b6d20;  1 drivers
v0x55d44e2f1bc0_0 .net "b", 0 0, L_0x55d44e9b6e50;  1 drivers
v0x55d44e2f2e90_0 .net "ca", 0 0, L_0x55d44e9b6c10;  1 drivers
v0x55d44e2f2f30_0 .net "cin", 0 0, L_0x55d44e9b6f80;  1 drivers
v0x55d44e2e7480_0 .net "sum", 0 0, L_0x55d44e9b67c0;  1 drivers
S_0x55d44e2efe60 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e2fa8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9b70b0 .functor XOR 1, L_0x55d44e9b7590, L_0x55d44e9b76c0, C4<0>, C4<0>;
L_0x55d44e9b7120 .functor XOR 1, L_0x55d44e9b70b0, L_0x55d44e9b77f0, C4<0>, C4<0>;
L_0x55d44e9b7190 .functor AND 1, L_0x55d44e9b7590, L_0x55d44e9b76c0, C4<1>, C4<1>;
L_0x55d44e9b7200 .functor AND 1, L_0x55d44e9b7590, L_0x55d44e9b77f0, C4<1>, C4<1>;
L_0x55d44e9b72c0 .functor OR 1, L_0x55d44e9b7190, L_0x55d44e9b7200, C4<0>, C4<0>;
L_0x55d44e9b73d0 .functor AND 1, L_0x55d44e9b77f0, L_0x55d44e9b76c0, C4<1>, C4<1>;
L_0x55d44e9b7480 .functor OR 1, L_0x55d44e9b72c0, L_0x55d44e9b73d0, C4<0>, C4<0>;
v0x55d44e2efb00_0 .net *"_s0", 0 0, L_0x55d44e9b70b0;  1 drivers
v0x55d44e2e6fb0_0 .net *"_s10", 0 0, L_0x55d44e9b73d0;  1 drivers
v0x55d44e2e7090_0 .net *"_s4", 0 0, L_0x55d44e9b7190;  1 drivers
v0x55d44e2ecf10_0 .net *"_s6", 0 0, L_0x55d44e9b7200;  1 drivers
v0x55d44e2ecff0_0 .net *"_s8", 0 0, L_0x55d44e9b72c0;  1 drivers
v0x55d44e2ecb30_0 .net "a", 0 0, L_0x55d44e9b7590;  1 drivers
v0x55d44e2ecbf0_0 .net "b", 0 0, L_0x55d44e9b76c0;  1 drivers
v0x55d44e2e9fc0_0 .net "ca", 0 0, L_0x55d44e9b7480;  1 drivers
v0x55d44e2ea060_0 .net "cin", 0 0, L_0x55d44e9b77f0;  1 drivers
v0x55d44e2e9c90_0 .net "sum", 0 0, L_0x55d44e9b7120;  1 drivers
S_0x55d44e2e6c30 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e2fa8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9b7960 .functor XOR 1, L_0x55d44e9b7f30, L_0x55d44e9b8060, C4<0>, C4<0>;
L_0x55d44e9b79d0 .functor XOR 1, L_0x55d44e9b7960, L_0x55d44e9b81e0, C4<0>, C4<0>;
L_0x55d44e9b7a90 .functor AND 1, L_0x55d44e9b7f30, L_0x55d44e9b8060, C4<1>, C4<1>;
L_0x55d44e9b7ba0 .functor AND 1, L_0x55d44e9b7f30, L_0x55d44e9b81e0, C4<1>, C4<1>;
L_0x55d44e9b7c60 .functor OR 1, L_0x55d44e9b7a90, L_0x55d44e9b7ba0, C4<0>, C4<0>;
L_0x55d44e9b7d70 .functor AND 1, L_0x55d44e9b81e0, L_0x55d44e9b8060, C4<1>, C4<1>;
L_0x55d44e9b7e20 .functor OR 1, L_0x55d44e9b7c60, L_0x55d44e9b7d70, C4<0>, C4<0>;
v0x55d44e2ee010_0 .net *"_s0", 0 0, L_0x55d44e9b7960;  1 drivers
v0x55d44e2ef390_0 .net *"_s10", 0 0, L_0x55d44e9b7d70;  1 drivers
v0x55d44e2ef470_0 .net *"_s4", 0 0, L_0x55d44e9b7a90;  1 drivers
v0x55d44e2eb010_0 .net *"_s6", 0 0, L_0x55d44e9b7ba0;  1 drivers
v0x55d44e2eb0f0_0 .net *"_s8", 0 0, L_0x55d44e9b7c60;  1 drivers
v0x55d44e2ec4b0_0 .net "a", 0 0, L_0x55d44e9b7f30;  1 drivers
v0x55d44e2e80c0_0 .net "b", 0 0, L_0x55d44e9b8060;  1 drivers
v0x55d44e2e8180_0 .net "ca", 0 0, L_0x55d44e9b7e20;  1 drivers
v0x55d44e2e94f0_0 .net "cin", 0 0, L_0x55d44e9b81e0;  1 drivers
v0x55d44e2e51b0_0 .net "sum", 0 0, L_0x55d44e9b79d0;  1 drivers
S_0x55d44e2e6540 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e2fa8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9b8310 .functor XOR 1, L_0x55d44e9b87b0, L_0x55d44e9b8970, C4<0>, C4<0>;
L_0x55d44e9b8380 .functor XOR 1, L_0x55d44e9b8310, L_0x55d44e9b8b30, C4<0>, C4<0>;
L_0x55d44e9b83f0 .functor AND 1, L_0x55d44e9b87b0, L_0x55d44e9b8970, C4<1>, C4<1>;
L_0x55d44e9b8460 .functor AND 1, L_0x55d44e9b87b0, L_0x55d44e9b8b30, C4<1>, C4<1>;
L_0x55d44e9b8520 .functor OR 1, L_0x55d44e9b83f0, L_0x55d44e9b8460, C4<0>, C4<0>;
L_0x55d44e9b8630 .functor AND 1, L_0x55d44e9b8b30, L_0x55d44e9b8970, C4<1>, C4<1>;
L_0x55d44e9b86a0 .functor OR 1, L_0x55d44e9b8520, L_0x55d44e9b8630, C4<0>, C4<0>;
v0x55d44e2dab00_0 .net *"_s0", 0 0, L_0x55d44e9b8310;  1 drivers
v0x55d44e2e3510_0 .net *"_s10", 0 0, L_0x55d44e9b8630;  1 drivers
v0x55d44e2e35f0_0 .net *"_s4", 0 0, L_0x55d44e9b83f0;  1 drivers
v0x55d44e2e3130_0 .net *"_s6", 0 0, L_0x55d44e9b8460;  1 drivers
v0x55d44e2e3210_0 .net *"_s8", 0 0, L_0x55d44e9b8520;  1 drivers
v0x55d44e2da660_0 .net "a", 0 0, L_0x55d44e9b87b0;  1 drivers
v0x55d44e2da720_0 .net "b", 0 0, L_0x55d44e9b8970;  1 drivers
v0x55d44e2e05c0_0 .net "ca", 0 0, L_0x55d44e9b86a0;  1 drivers
v0x55d44e2e0660_0 .net "cin", 0 0, L_0x55d44e9b8b30;  1 drivers
v0x55d44e2e0290_0 .net "sum", 0 0, L_0x55d44e9b8380;  1 drivers
S_0x55d44e2e1610 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44e32daf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e2c5820_0 .net "a", 3 0, L_0x55d44e9bb910;  1 drivers
v0x55d44e2c5920_0 .net "b", 3 0, L_0x55d44e9bba40;  1 drivers
v0x55d44e2c5440_0 .net "ca", 3 0, L_0x55d44e9bb7a0;  1 drivers
v0x55d44e2c5500_0 .net "cin", 3 0, L_0x55d44e9bbb70;  1 drivers
v0x55d44e2c28d0_0 .net "sum", 3 0, L_0x55d44e9bb700;  1 drivers
L_0x55d44e9b96c0 .part L_0x55d44e9bb910, 0, 1;
L_0x55d44e9b97f0 .part L_0x55d44e9bba40, 0, 1;
L_0x55d44e9b9920 .part L_0x55d44e9bbb70, 0, 1;
L_0x55d44e9b9f30 .part L_0x55d44e9bb910, 1, 1;
L_0x55d44e9ba060 .part L_0x55d44e9bba40, 1, 1;
L_0x55d44e9ba190 .part L_0x55d44e9bbb70, 1, 1;
L_0x55d44e9ba8d0 .part L_0x55d44e9bb910, 2, 1;
L_0x55d44e9baa00 .part L_0x55d44e9bba40, 2, 1;
L_0x55d44e9bab80 .part L_0x55d44e9bbb70, 2, 1;
L_0x55d44e9bb150 .part L_0x55d44e9bb910, 3, 1;
L_0x55d44e9bb310 .part L_0x55d44e9bba40, 3, 1;
L_0x55d44e9bb4d0 .part L_0x55d44e9bbb70, 3, 1;
L_0x55d44e9bb700 .concat8 [ 1 1 1 1], L_0x55d44e9b91a0, L_0x55d44e9b9ac0, L_0x55d44e9ba370, L_0x55d44e9bad20;
L_0x55d44e9bb7a0 .concat8 [ 1 1 1 1], L_0x55d44e9b95b0, L_0x55d44e9b9e20, L_0x55d44e9ba7c0, L_0x55d44e9bb040;
S_0x55d44e2de6c0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e2e1610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9b8cf0 .functor XOR 1, L_0x55d44e9b96c0, L_0x55d44e9b97f0, C4<0>, C4<0>;
L_0x55d44e9b91a0 .functor XOR 1, L_0x55d44e9b8cf0, L_0x55d44e9b9920, C4<0>, C4<0>;
L_0x55d44e9b9260 .functor AND 1, L_0x55d44e9b96c0, L_0x55d44e9b97f0, C4<1>, C4<1>;
L_0x55d44e9b9370 .functor AND 1, L_0x55d44e9b96c0, L_0x55d44e9b9920, C4<1>, C4<1>;
L_0x55d44e9b9430 .functor OR 1, L_0x55d44e9b9260, L_0x55d44e9b9370, C4<0>, C4<0>;
L_0x55d44e9b9540 .functor AND 1, L_0x55d44e9b9920, L_0x55d44e9b97f0, C4<1>, C4<1>;
L_0x55d44e9b95b0 .functor OR 1, L_0x55d44e9b9430, L_0x55d44e9b9540, C4<0>, C4<0>;
v0x55d44e2dfb70_0 .net *"_s0", 0 0, L_0x55d44e9b8cf0;  1 drivers
v0x55d44e2db770_0 .net *"_s10", 0 0, L_0x55d44e9b9540;  1 drivers
v0x55d44e2db850_0 .net *"_s4", 0 0, L_0x55d44e9b9260;  1 drivers
v0x55d44e2dcba0_0 .net *"_s6", 0 0, L_0x55d44e9b9370;  1 drivers
v0x55d44e2dcc80_0 .net *"_s8", 0 0, L_0x55d44e9b9430;  1 drivers
v0x55d44e2d8860_0 .net "a", 0 0, L_0x55d44e9b96c0;  1 drivers
v0x55d44e2d8900_0 .net "b", 0 0, L_0x55d44e9b97f0;  1 drivers
v0x55d44e2d9bf0_0 .net "ca", 0 0, L_0x55d44e9b95b0;  1 drivers
v0x55d44e2d9cb0_0 .net "cin", 0 0, L_0x55d44e9b9920;  1 drivers
v0x55d44e2ce0f0_0 .net "sum", 0 0, L_0x55d44e9b91a0;  1 drivers
S_0x55d44e2d6af0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e2e1610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9b9a50 .functor XOR 1, L_0x55d44e9b9f30, L_0x55d44e9ba060, C4<0>, C4<0>;
L_0x55d44e9b9ac0 .functor XOR 1, L_0x55d44e9b9a50, L_0x55d44e9ba190, C4<0>, C4<0>;
L_0x55d44e9b9b30 .functor AND 1, L_0x55d44e9b9f30, L_0x55d44e9ba060, C4<1>, C4<1>;
L_0x55d44e9b9ba0 .functor AND 1, L_0x55d44e9b9f30, L_0x55d44e9ba190, C4<1>, C4<1>;
L_0x55d44e9b9c60 .functor OR 1, L_0x55d44e9b9b30, L_0x55d44e9b9ba0, C4<0>, C4<0>;
L_0x55d44e9b9d70 .functor AND 1, L_0x55d44e9ba190, L_0x55d44e9ba060, C4<1>, C4<1>;
L_0x55d44e9b9e20 .functor OR 1, L_0x55d44e9b9c60, L_0x55d44e9b9d70, C4<0>, C4<0>;
v0x55d44e2d6790_0 .net *"_s0", 0 0, L_0x55d44e9b9a50;  1 drivers
v0x55d44e2cdc20_0 .net *"_s10", 0 0, L_0x55d44e9b9d70;  1 drivers
v0x55d44e2cdce0_0 .net *"_s4", 0 0, L_0x55d44e9b9b30;  1 drivers
v0x55d44e2d3ba0_0 .net *"_s6", 0 0, L_0x55d44e9b9ba0;  1 drivers
v0x55d44e2d3c80_0 .net *"_s8", 0 0, L_0x55d44e9b9c60;  1 drivers
v0x55d44e2d3830_0 .net "a", 0 0, L_0x55d44e9b9f30;  1 drivers
v0x55d44e2d0c30_0 .net "b", 0 0, L_0x55d44e9ba060;  1 drivers
v0x55d44e2d0cf0_0 .net "ca", 0 0, L_0x55d44e9b9e20;  1 drivers
v0x55d44e2d0850_0 .net "cin", 0 0, L_0x55d44e9ba190;  1 drivers
v0x55d44e2cd8a0_0 .net "sum", 0 0, L_0x55d44e9b9ac0;  1 drivers
S_0x55d44e2d4bd0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e2e1610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9ba300 .functor XOR 1, L_0x55d44e9ba8d0, L_0x55d44e9baa00, C4<0>, C4<0>;
L_0x55d44e9ba370 .functor XOR 1, L_0x55d44e9ba300, L_0x55d44e9bab80, C4<0>, C4<0>;
L_0x55d44e9ba430 .functor AND 1, L_0x55d44e9ba8d0, L_0x55d44e9baa00, C4<1>, C4<1>;
L_0x55d44e9ba540 .functor AND 1, L_0x55d44e9ba8d0, L_0x55d44e9bab80, C4<1>, C4<1>;
L_0x55d44e9ba600 .functor OR 1, L_0x55d44e9ba430, L_0x55d44e9ba540, C4<0>, C4<0>;
L_0x55d44e9ba710 .functor AND 1, L_0x55d44e9bab80, L_0x55d44e9baa00, C4<1>, C4<1>;
L_0x55d44e9ba7c0 .functor OR 1, L_0x55d44e9ba600, L_0x55d44e9ba710, C4<0>, C4<0>;
v0x55d44e2d6080_0 .net *"_s0", 0 0, L_0x55d44e9ba300;  1 drivers
v0x55d44e2d1c80_0 .net *"_s10", 0 0, L_0x55d44e9ba710;  1 drivers
v0x55d44e2d1d60_0 .net *"_s4", 0 0, L_0x55d44e9ba430;  1 drivers
v0x55d44e2d30b0_0 .net *"_s6", 0 0, L_0x55d44e9ba540;  1 drivers
v0x55d44e2d3190_0 .net *"_s8", 0 0, L_0x55d44e9ba600;  1 drivers
v0x55d44e2ced30_0 .net "a", 0 0, L_0x55d44e9ba8d0;  1 drivers
v0x55d44e2cedf0_0 .net "b", 0 0, L_0x55d44e9baa00;  1 drivers
v0x55d44e2d0160_0 .net "ca", 0 0, L_0x55d44e9ba7c0;  1 drivers
v0x55d44e2d0200_0 .net "cin", 0 0, L_0x55d44e9bab80;  1 drivers
v0x55d44e2cbe30_0 .net "sum", 0 0, L_0x55d44e9ba370;  1 drivers
S_0x55d44e2cd1b0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e2e1610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9bacb0 .functor XOR 1, L_0x55d44e9bb150, L_0x55d44e9bb310, C4<0>, C4<0>;
L_0x55d44e9bad20 .functor XOR 1, L_0x55d44e9bacb0, L_0x55d44e9bb4d0, C4<0>, C4<0>;
L_0x55d44e9bad90 .functor AND 1, L_0x55d44e9bb150, L_0x55d44e9bb310, C4<1>, C4<1>;
L_0x55d44e9bae00 .functor AND 1, L_0x55d44e9bb150, L_0x55d44e9bb4d0, C4<1>, C4<1>;
L_0x55d44e9baec0 .functor OR 1, L_0x55d44e9bad90, L_0x55d44e9bae00, C4<0>, C4<0>;
L_0x55d44e9bafd0 .functor AND 1, L_0x55d44e9bb4d0, L_0x55d44e9bb310, C4<1>, C4<1>;
L_0x55d44e9bb040 .functor OR 1, L_0x55d44e9baec0, L_0x55d44e9bafd0, C4<0>, C4<0>;
v0x55d44e2ca6a0_0 .net *"_s0", 0 0, L_0x55d44e9bacb0;  1 drivers
v0x55d44e2bd160_0 .net *"_s10", 0 0, L_0x55d44e9bafd0;  1 drivers
v0x55d44e2bd240_0 .net *"_s4", 0 0, L_0x55d44e9bad90;  1 drivers
v0x55d44e2b0810_0 .net *"_s6", 0 0, L_0x55d44e9bae00;  1 drivers
v0x55d44e2b08f0_0 .net *"_s8", 0 0, L_0x55d44e9baec0;  1 drivers
v0x55d44e2bfd50_0 .net "a", 0 0, L_0x55d44e9bb150;  1 drivers
v0x55d44e2c8770_0 .net "b", 0 0, L_0x55d44e9bb310;  1 drivers
v0x55d44e2c8830_0 .net "ca", 0 0, L_0x55d44e9bb040;  1 drivers
v0x55d44e2c8390_0 .net "cin", 0 0, L_0x55d44e9bb4d0;  1 drivers
v0x55d44e2bf8c0_0 .net "sum", 0 0, L_0x55d44e9bad20;  1 drivers
S_0x55d44e2bbe20 .scope module, "a_1" "sixtyBitAdder" 10 11, 5 3 0, S_0x55d44e4708d0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f865d713690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44e111710_0 .net/2u *"_s2", 0 0, L_0x7f865d713690;  1 drivers
L_0x7f865d7136d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44e111810_0 .net/2u *"_s6", 0 0, L_0x7f865d7136d8;  1 drivers
v0x55d44e105c70_0 .net "a", 64 0, L_0x55d44e9e9180;  1 drivers
v0x55d44e105d50_0 .net "b", 64 0, L_0x55d44e9e9270;  1 drivers
v0x55d44e10e720_0 .net "ca", 64 0, L_0x55d44e9e8fa0;  1 drivers
v0x55d44e10e300_0 .net "cin", 64 0, L_0x55d44e9e9310;  1 drivers
v0x55d44e10e3e0_0 .net "sum", 64 0, L_0x55d44e9e8e10;  1 drivers
L_0x55d44e9d2ab0 .part L_0x55d44e9e9180, 0, 32;
L_0x55d44e9d2b50 .part L_0x55d44e9e9270, 0, 32;
L_0x55d44e9d2bf0 .part L_0x55d44e9e9310, 0, 32;
L_0x55d44e9e8b40 .part L_0x55d44e9e9180, 32, 32;
L_0x55d44e9e8c30 .part L_0x55d44e9e9270, 32, 32;
L_0x55d44e9e8d20 .part L_0x55d44e9e9310, 32, 32;
L_0x55d44e9e8e10 .concat8 [ 32 32 1 0], L_0x55d44e9d27e0, L_0x55d44e9e8870, L_0x7f865d7136d8;
L_0x55d44e9e8fa0 .concat8 [ 1 32 32 0], L_0x7f865d713690, L_0x55d44e9d2920, L_0x55d44e9e89b0;
S_0x55d44e2bba40 .scope module, "FA_0" "thirtBitAdder" 5 13, 6 3 0, S_0x55d44e2bbe20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44e1e7ad0_0 .net "a", 31 0, L_0x55d44e9d2ab0;  1 drivers
v0x55d44e1e7bd0_0 .net "b", 31 0, L_0x55d44e9d2b50;  1 drivers
v0x55d44e1e4f60_0 .net "ca", 31 0, L_0x55d44e9d2920;  1 drivers
v0x55d44e1e5020_0 .net "cin", 31 0, L_0x55d44e9d2bf0;  1 drivers
v0x55d44e1e4b80_0 .net "sum", 31 0, L_0x55d44e9d27e0;  1 drivers
L_0x55d44e9c78c0 .part L_0x55d44e9d2ab0, 0, 16;
L_0x55d44e9c7960 .part L_0x55d44e9d2b50, 0, 16;
L_0x55d44e9c7a00 .part L_0x55d44e9d2bf0, 0, 16;
L_0x55d44e9d24d0 .part L_0x55d44e9d2ab0, 16, 16;
L_0x55d44e9d25c0 .part L_0x55d44e9d2b50, 16, 16;
L_0x55d44e9d26b0 .part L_0x55d44e9d2bf0, 16, 16;
L_0x55d44e9d27e0 .concat8 [ 16 16 0 0], L_0x55d44e9c75c0, L_0x55d44e9d21d0;
L_0x55d44e9d2920 .concat8 [ 16 16 0 0], L_0x55d44e9c7660, L_0x55d44e9d2270;
S_0x55d44e2b8ed0 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44e2bba40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44e252080_0 .net "a", 15 0, L_0x55d44e9c78c0;  1 drivers
v0x55d44e252160_0 .net "b", 15 0, L_0x55d44e9c7960;  1 drivers
v0x55d44e251ca0_0 .net "ca", 15 0, L_0x55d44e9c7660;  1 drivers
v0x55d44e251d40_0 .net "cin", 15 0, L_0x55d44e9c7a00;  1 drivers
v0x55d44e2491d0_0 .net "sum", 15 0, L_0x55d44e9c75c0;  1 drivers
L_0x55d44e9bf560 .part L_0x55d44e9c78c0, 0, 4;
L_0x55d44e9bf600 .part L_0x55d44e9c7960, 0, 4;
L_0x55d44e9bf6a0 .part L_0x55d44e9c7a00, 0, 4;
L_0x55d44e9c1ef0 .part L_0x55d44e9c78c0, 4, 4;
L_0x55d44e9c1fe0 .part L_0x55d44e9c7960, 4, 4;
L_0x55d44e9c20d0 .part L_0x55d44e9c7a00, 4, 4;
L_0x55d44e9c48e0 .part L_0x55d44e9c78c0, 8, 4;
L_0x55d44e9c4980 .part L_0x55d44e9c7960, 8, 4;
L_0x55d44e9c4a70 .part L_0x55d44e9c7a00, 8, 4;
L_0x55d44e9c71c0 .part L_0x55d44e9c78c0, 12, 4;
L_0x55d44e9c72f0 .part L_0x55d44e9c7960, 12, 4;
L_0x55d44e9c7420 .part L_0x55d44e9c7a00, 12, 4;
L_0x55d44e9c75c0 .concat8 [ 4 4 4 4], L_0x55d44e9bf350, L_0x55d44e9c1ce0, L_0x55d44e9c46d0, L_0x55d44e9c6fb0;
L_0x55d44e9c7660 .concat8 [ 4 4 4 4], L_0x55d44e9bf3f0, L_0x55d44e9c1d80, L_0x55d44e9c4770, L_0x55d44e9c7050;
S_0x55d44e2b8af0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44e2b8ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e299be0_0 .net "a", 3 0, L_0x55d44e9bf560;  1 drivers
v0x55d44e299ce0_0 .net "b", 3 0, L_0x55d44e9bf600;  1 drivers
v0x55d44e29fb40_0 .net "ca", 3 0, L_0x55d44e9bf3f0;  1 drivers
v0x55d44e29fc00_0 .net "cin", 3 0, L_0x55d44e9bf6a0;  1 drivers
v0x55d44e29f760_0 .net "sum", 3 0, L_0x55d44e9bf350;  1 drivers
L_0x55d44e9bd310 .part L_0x55d44e9bf560, 0, 1;
L_0x55d44e9bd440 .part L_0x55d44e9bf600, 0, 1;
L_0x55d44e9bd570 .part L_0x55d44e9bf6a0, 0, 1;
L_0x55d44e9bdb80 .part L_0x55d44e9bf560, 1, 1;
L_0x55d44e9bdcb0 .part L_0x55d44e9bf600, 1, 1;
L_0x55d44e9bdde0 .part L_0x55d44e9bf6a0, 1, 1;
L_0x55d44e9be520 .part L_0x55d44e9bf560, 2, 1;
L_0x55d44e9be650 .part L_0x55d44e9bf600, 2, 1;
L_0x55d44e9be7d0 .part L_0x55d44e9bf6a0, 2, 1;
L_0x55d44e9beda0 .part L_0x55d44e9bf560, 3, 1;
L_0x55d44e9bef60 .part L_0x55d44e9bf600, 3, 1;
L_0x55d44e9bf120 .part L_0x55d44e9bf6a0, 3, 1;
L_0x55d44e9bf350 .concat8 [ 1 1 1 1], L_0x55d44e9bb690, L_0x55d44e9bd710, L_0x55d44e9bdfc0, L_0x55d44e9be970;
L_0x55d44e9bf3f0 .concat8 [ 1 1 1 1], L_0x55d44e9bd200, L_0x55d44e9bda70, L_0x55d44e9be410, L_0x55d44e9bec90;
S_0x55d44e2b5ba0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e2b8af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9bbca0 .functor XOR 1, L_0x55d44e9bd310, L_0x55d44e9bd440, C4<0>, C4<0>;
L_0x55d44e9bb690 .functor XOR 1, L_0x55d44e9bbca0, L_0x55d44e9bd570, C4<0>, C4<0>;
L_0x55d44e9bceb0 .functor AND 1, L_0x55d44e9bd310, L_0x55d44e9bd440, C4<1>, C4<1>;
L_0x55d44e9bcfc0 .functor AND 1, L_0x55d44e9bd310, L_0x55d44e9bd570, C4<1>, C4<1>;
L_0x55d44e9bd080 .functor OR 1, L_0x55d44e9bceb0, L_0x55d44e9bcfc0, C4<0>, C4<0>;
L_0x55d44e9bd190 .functor AND 1, L_0x55d44e9bd570, L_0x55d44e9bd440, C4<1>, C4<1>;
L_0x55d44e9bd200 .functor OR 1, L_0x55d44e9bd080, L_0x55d44e9bd190, C4<0>, C4<0>;
v0x55d44e2b2c70_0 .net *"_s0", 0 0, L_0x55d44e9bbca0;  1 drivers
v0x55d44e2b9f20_0 .net *"_s10", 0 0, L_0x55d44e9bd190;  1 drivers
v0x55d44e2ba000_0 .net *"_s4", 0 0, L_0x55d44e9bceb0;  1 drivers
v0x55d44e2bb350_0 .net *"_s6", 0 0, L_0x55d44e9bcfc0;  1 drivers
v0x55d44e2bb430_0 .net *"_s8", 0 0, L_0x55d44e9bd080;  1 drivers
v0x55d44e2b7040_0 .net "a", 0 0, L_0x55d44e9bd310;  1 drivers
v0x55d44e2b8400_0 .net "b", 0 0, L_0x55d44e9bd440;  1 drivers
v0x55d44e2b84c0_0 .net "ca", 0 0, L_0x55d44e9bd200;  1 drivers
v0x55d44e2b4080_0 .net "cin", 0 0, L_0x55d44e9bd570;  1 drivers
v0x55d44e2b54b0_0 .net "sum", 0 0, L_0x55d44e9bb690;  1 drivers
S_0x55d44e2b1170 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e2b8af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9bd6a0 .functor XOR 1, L_0x55d44e9bdb80, L_0x55d44e9bdcb0, C4<0>, C4<0>;
L_0x55d44e9bd710 .functor XOR 1, L_0x55d44e9bd6a0, L_0x55d44e9bdde0, C4<0>, C4<0>;
L_0x55d44e9bd780 .functor AND 1, L_0x55d44e9bdb80, L_0x55d44e9bdcb0, C4<1>, C4<1>;
L_0x55d44e9bd7f0 .functor AND 1, L_0x55d44e9bdb80, L_0x55d44e9bdde0, C4<1>, C4<1>;
L_0x55d44e9bd8b0 .functor OR 1, L_0x55d44e9bd780, L_0x55d44e9bd7f0, C4<0>, C4<0>;
L_0x55d44e9bd9c0 .functor AND 1, L_0x55d44e9bdde0, L_0x55d44e9bdcb0, C4<1>, C4<1>;
L_0x55d44e9bda70 .functor OR 1, L_0x55d44e9bd8b0, L_0x55d44e9bd9c0, C4<0>, C4<0>;
v0x55d44e2b2580_0 .net *"_s0", 0 0, L_0x55d44e9bd6a0;  1 drivers
v0x55d44e2a6a40_0 .net *"_s10", 0 0, L_0x55d44e9bd9c0;  1 drivers
v0x55d44e2a6b20_0 .net *"_s4", 0 0, L_0x55d44e9bd780;  1 drivers
v0x55d44e2af4d0_0 .net *"_s6", 0 0, L_0x55d44e9bd7f0;  1 drivers
v0x55d44e2af5b0_0 .net *"_s8", 0 0, L_0x55d44e9bd8b0;  1 drivers
v0x55d44e2af0f0_0 .net "a", 0 0, L_0x55d44e9bdb80;  1 drivers
v0x55d44e2af190_0 .net "b", 0 0, L_0x55d44e9bdcb0;  1 drivers
v0x55d44e2a6620_0 .net "ca", 0 0, L_0x55d44e9bda70;  1 drivers
v0x55d44e2a66e0_0 .net "cin", 0 0, L_0x55d44e9bdde0;  1 drivers
v0x55d44e2ac630_0 .net "sum", 0 0, L_0x55d44e9bd710;  1 drivers
S_0x55d44e2ac1a0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e2b8af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9bdf50 .functor XOR 1, L_0x55d44e9be520, L_0x55d44e9be650, C4<0>, C4<0>;
L_0x55d44e9bdfc0 .functor XOR 1, L_0x55d44e9bdf50, L_0x55d44e9be7d0, C4<0>, C4<0>;
L_0x55d44e9be080 .functor AND 1, L_0x55d44e9be520, L_0x55d44e9be650, C4<1>, C4<1>;
L_0x55d44e9be190 .functor AND 1, L_0x55d44e9be520, L_0x55d44e9be7d0, C4<1>, C4<1>;
L_0x55d44e9be250 .functor OR 1, L_0x55d44e9be080, L_0x55d44e9be190, C4<0>, C4<0>;
L_0x55d44e9be360 .functor AND 1, L_0x55d44e9be7d0, L_0x55d44e9be650, C4<1>, C4<1>;
L_0x55d44e9be410 .functor OR 1, L_0x55d44e9be250, L_0x55d44e9be360, C4<0>, C4<0>;
v0x55d44e2a96b0_0 .net *"_s0", 0 0, L_0x55d44e9bdf50;  1 drivers
v0x55d44e2a9250_0 .net *"_s10", 0 0, L_0x55d44e9be360;  1 drivers
v0x55d44e2a9330_0 .net *"_s4", 0 0, L_0x55d44e9be080;  1 drivers
v0x55d44e2a62a0_0 .net *"_s6", 0 0, L_0x55d44e9be190;  1 drivers
v0x55d44e2a6380_0 .net *"_s8", 0 0, L_0x55d44e9be250;  1 drivers
v0x55d44e2ad5d0_0 .net "a", 0 0, L_0x55d44e9be520;  1 drivers
v0x55d44e2ad690_0 .net "b", 0 0, L_0x55d44e9be650;  1 drivers
v0x55d44e2aea00_0 .net "ca", 0 0, L_0x55d44e9be410;  1 drivers
v0x55d44e2aeaa0_0 .net "cin", 0 0, L_0x55d44e9be7d0;  1 drivers
v0x55d44e2aa730_0 .net "sum", 0 0, L_0x55d44e9bdfc0;  1 drivers
S_0x55d44e2a7730 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e2b8af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9be900 .functor XOR 1, L_0x55d44e9beda0, L_0x55d44e9bef60, C4<0>, C4<0>;
L_0x55d44e9be970 .functor XOR 1, L_0x55d44e9be900, L_0x55d44e9bf120, C4<0>, C4<0>;
L_0x55d44e9be9e0 .functor AND 1, L_0x55d44e9beda0, L_0x55d44e9bef60, C4<1>, C4<1>;
L_0x55d44e9bea50 .functor AND 1, L_0x55d44e9beda0, L_0x55d44e9bf120, C4<1>, C4<1>;
L_0x55d44e9beb10 .functor OR 1, L_0x55d44e9be9e0, L_0x55d44e9bea50, C4<0>, C4<0>;
L_0x55d44e9bec20 .functor AND 1, L_0x55d44e9bf120, L_0x55d44e9bef60, C4<1>, C4<1>;
L_0x55d44e9bec90 .functor OR 1, L_0x55d44e9beb10, L_0x55d44e9bec20, C4<0>, C4<0>;
v0x55d44e2abb70_0 .net *"_s0", 0 0, L_0x55d44e9be900;  1 drivers
v0x55d44e2a8b60_0 .net *"_s10", 0 0, L_0x55d44e9bec20;  1 drivers
v0x55d44e2a8c40_0 .net *"_s4", 0 0, L_0x55d44e9be9e0;  1 drivers
v0x55d44e2a4850_0 .net *"_s6", 0 0, L_0x55d44e9bea50;  1 drivers
v0x55d44e2a5bb0_0 .net *"_s8", 0 0, L_0x55d44e9beb10;  1 drivers
v0x55d44e29a000_0 .net "a", 0 0, L_0x55d44e9beda0;  1 drivers
v0x55d44e29a0c0_0 .net "b", 0 0, L_0x55d44e9bef60;  1 drivers
v0x55d44e2a2a90_0 .net "ca", 0 0, L_0x55d44e9bec90;  1 drivers
v0x55d44e2a2b30_0 .net "cin", 0 0, L_0x55d44e9bf120;  1 drivers
v0x55d44e2a26b0_0 .net "sum", 0 0, L_0x55d44e9be970;  1 drivers
S_0x55d44e29cbf0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44e2b8ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e280150_0 .net "a", 3 0, L_0x55d44e9c1ef0;  1 drivers
v0x55d44e280250_0 .net "b", 3 0, L_0x55d44e9c1fe0;  1 drivers
v0x55d44e288be0_0 .net "ca", 3 0, L_0x55d44e9c1d80;  1 drivers
v0x55d44e288ca0_0 .net "cin", 3 0, L_0x55d44e9c20d0;  1 drivers
v0x55d44e288800_0 .net "sum", 3 0, L_0x55d44e9c1ce0;  1 drivers
L_0x55d44e9bfca0 .part L_0x55d44e9c1ef0, 0, 1;
L_0x55d44e9bfdd0 .part L_0x55d44e9c1fe0, 0, 1;
L_0x55d44e9bff00 .part L_0x55d44e9c20d0, 0, 1;
L_0x55d44e9c0510 .part L_0x55d44e9c1ef0, 1, 1;
L_0x55d44e9c0640 .part L_0x55d44e9c1fe0, 1, 1;
L_0x55d44e9c0770 .part L_0x55d44e9c20d0, 1, 1;
L_0x55d44e9c0eb0 .part L_0x55d44e9c1ef0, 2, 1;
L_0x55d44e9c0fe0 .part L_0x55d44e9c1fe0, 2, 1;
L_0x55d44e9c1160 .part L_0x55d44e9c20d0, 2, 1;
L_0x55d44e9c1730 .part L_0x55d44e9c1ef0, 3, 1;
L_0x55d44e9c18f0 .part L_0x55d44e9c1fe0, 3, 1;
L_0x55d44e9c1ab0 .part L_0x55d44e9c20d0, 3, 1;
L_0x55d44e9c1ce0 .concat8 [ 1 1 1 1], L_0x55d44e9bf740, L_0x55d44e9c00a0, L_0x55d44e9c0950, L_0x55d44e9c1300;
L_0x55d44e9c1d80 .concat8 [ 1 1 1 1], L_0x55d44e9bfb90, L_0x55d44e9c0400, L_0x55d44e9c0da0, L_0x55d44e9c1620;
S_0x55d44e299860 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e29cbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9bf2e0 .functor XOR 1, L_0x55d44e9bfca0, L_0x55d44e9bfdd0, C4<0>, C4<0>;
L_0x55d44e9bf740 .functor XOR 1, L_0x55d44e9bf2e0, L_0x55d44e9bff00, C4<0>, C4<0>;
L_0x55d44e9bf800 .functor AND 1, L_0x55d44e9bfca0, L_0x55d44e9bfdd0, C4<1>, C4<1>;
L_0x55d44e9bf910 .functor AND 1, L_0x55d44e9bfca0, L_0x55d44e9bff00, C4<1>, C4<1>;
L_0x55d44e9bf9d0 .functor OR 1, L_0x55d44e9bf800, L_0x55d44e9bf910, C4<0>, C4<0>;
L_0x55d44e9bfae0 .functor AND 1, L_0x55d44e9bff00, L_0x55d44e9bfdd0, C4<1>, C4<1>;
L_0x55d44e9bfb90 .functor OR 1, L_0x55d44e9bf9d0, L_0x55d44e9bfae0, C4<0>, C4<0>;
v0x55d44e2a0b90_0 .net *"_s0", 0 0, L_0x55d44e9bf2e0;  1 drivers
v0x55d44e2a0c30_0 .net *"_s10", 0 0, L_0x55d44e9bfae0;  1 drivers
v0x55d44e2a1fc0_0 .net *"_s4", 0 0, L_0x55d44e9bf800;  1 drivers
v0x55d44e2a20b0_0 .net *"_s6", 0 0, L_0x55d44e9bf910;  1 drivers
v0x55d44e29dc40_0 .net *"_s8", 0 0, L_0x55d44e9bf9d0;  1 drivers
v0x55d44e29f070_0 .net "a", 0 0, L_0x55d44e9bfca0;  1 drivers
v0x55d44e29f130_0 .net "b", 0 0, L_0x55d44e9bfdd0;  1 drivers
v0x55d44e29acf0_0 .net "ca", 0 0, L_0x55d44e9bfb90;  1 drivers
v0x55d44e29ad90_0 .net "cin", 0 0, L_0x55d44e9bff00;  1 drivers
v0x55d44e29c1d0_0 .net "sum", 0 0, L_0x55d44e9bf740;  1 drivers
S_0x55d44e297de0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e29cbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9c0030 .functor XOR 1, L_0x55d44e9c0510, L_0x55d44e9c0640, C4<0>, C4<0>;
L_0x55d44e9c00a0 .functor XOR 1, L_0x55d44e9c0030, L_0x55d44e9c0770, C4<0>, C4<0>;
L_0x55d44e9c0110 .functor AND 1, L_0x55d44e9c0510, L_0x55d44e9c0640, C4<1>, C4<1>;
L_0x55d44e9c0180 .functor AND 1, L_0x55d44e9c0510, L_0x55d44e9c0770, C4<1>, C4<1>;
L_0x55d44e9c0240 .functor OR 1, L_0x55d44e9c0110, L_0x55d44e9c0180, C4<0>, C4<0>;
L_0x55d44e9c0350 .functor AND 1, L_0x55d44e9c0770, L_0x55d44e9c0640, C4<1>, C4<1>;
L_0x55d44e9c0400 .functor OR 1, L_0x55d44e9c0240, L_0x55d44e9c0350, C4<0>, C4<0>;
v0x55d44e2991f0_0 .net *"_s0", 0 0, L_0x55d44e9c0030;  1 drivers
v0x55d44e296870_0 .net *"_s10", 0 0, L_0x55d44e9c0350;  1 drivers
v0x55d44e296950_0 .net *"_s4", 0 0, L_0x55d44e9c0110;  1 drivers
v0x55d44e289f20_0 .net *"_s6", 0 0, L_0x55d44e9c0180;  1 drivers
v0x55d44e28a000_0 .net *"_s8", 0 0, L_0x55d44e9c0240;  1 drivers
v0x55d44e27d5d0_0 .net "a", 0 0, L_0x55d44e9c0510;  1 drivers
v0x55d44e27d690_0 .net "b", 0 0, L_0x55d44e9c0640;  1 drivers
v0x55d44e28caa0_0 .net "ca", 0 0, L_0x55d44e9c0400;  1 drivers
v0x55d44e28cb60_0 .net "cin", 0 0, L_0x55d44e9c0770;  1 drivers
v0x55d44e2955e0_0 .net "sum", 0 0, L_0x55d44e9c00a0;  1 drivers
S_0x55d44e295150 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e29cbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9c08e0 .functor XOR 1, L_0x55d44e9c0eb0, L_0x55d44e9c0fe0, C4<0>, C4<0>;
L_0x55d44e9c0950 .functor XOR 1, L_0x55d44e9c08e0, L_0x55d44e9c1160, C4<0>, C4<0>;
L_0x55d44e9c0a10 .functor AND 1, L_0x55d44e9c0eb0, L_0x55d44e9c0fe0, C4<1>, C4<1>;
L_0x55d44e9c0b20 .functor AND 1, L_0x55d44e9c0eb0, L_0x55d44e9c1160, C4<1>, C4<1>;
L_0x55d44e9c0be0 .functor OR 1, L_0x55d44e9c0a10, L_0x55d44e9c0b20, C4<0>, C4<0>;
L_0x55d44e9c0cf0 .functor AND 1, L_0x55d44e9c1160, L_0x55d44e9c0fe0, C4<1>, C4<1>;
L_0x55d44e9c0da0 .functor OR 1, L_0x55d44e9c0be0, L_0x55d44e9c0cf0, C4<0>, C4<0>;
v0x55d44e28c730_0 .net *"_s0", 0 0, L_0x55d44e9c08e0;  1 drivers
v0x55d44e2925e0_0 .net *"_s10", 0 0, L_0x55d44e9c0cf0;  1 drivers
v0x55d44e2926c0_0 .net *"_s4", 0 0, L_0x55d44e9c0a10;  1 drivers
v0x55d44e292200_0 .net *"_s6", 0 0, L_0x55d44e9c0b20;  1 drivers
v0x55d44e2922e0_0 .net *"_s8", 0 0, L_0x55d44e9c0be0;  1 drivers
v0x55d44e28f700_0 .net "a", 0 0, L_0x55d44e9c0eb0;  1 drivers
v0x55d44e28f2b0_0 .net "b", 0 0, L_0x55d44e9c0fe0;  1 drivers
v0x55d44e28f370_0 .net "ca", 0 0, L_0x55d44e9c0da0;  1 drivers
v0x55d44e28c300_0 .net "cin", 0 0, L_0x55d44e9c1160;  1 drivers
v0x55d44e293630_0 .net "sum", 0 0, L_0x55d44e9c0950;  1 drivers
S_0x55d44e294a60 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e29cbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9c1290 .functor XOR 1, L_0x55d44e9c1730, L_0x55d44e9c18f0, C4<0>, C4<0>;
L_0x55d44e9c1300 .functor XOR 1, L_0x55d44e9c1290, L_0x55d44e9c1ab0, C4<0>, C4<0>;
L_0x55d44e9c1370 .functor AND 1, L_0x55d44e9c1730, L_0x55d44e9c18f0, C4<1>, C4<1>;
L_0x55d44e9c13e0 .functor AND 1, L_0x55d44e9c1730, L_0x55d44e9c1ab0, C4<1>, C4<1>;
L_0x55d44e9c14a0 .functor OR 1, L_0x55d44e9c1370, L_0x55d44e9c13e0, C4<0>, C4<0>;
L_0x55d44e9c15b0 .functor AND 1, L_0x55d44e9c1ab0, L_0x55d44e9c18f0, C4<1>, C4<1>;
L_0x55d44e9c1620 .functor OR 1, L_0x55d44e9c14a0, L_0x55d44e9c15b0, C4<0>, C4<0>;
v0x55d44e290760_0 .net *"_s0", 0 0, L_0x55d44e9c1290;  1 drivers
v0x55d44e291b10_0 .net *"_s10", 0 0, L_0x55d44e9c15b0;  1 drivers
v0x55d44e291bf0_0 .net *"_s4", 0 0, L_0x55d44e9c1370;  1 drivers
v0x55d44e28d790_0 .net *"_s6", 0 0, L_0x55d44e9c13e0;  1 drivers
v0x55d44e28d870_0 .net *"_s8", 0 0, L_0x55d44e9c14a0;  1 drivers
v0x55d44e28ebc0_0 .net "a", 0 0, L_0x55d44e9c1730;  1 drivers
v0x55d44e28ec80_0 .net "b", 0 0, L_0x55d44e9c18f0;  1 drivers
v0x55d44e28a880_0 .net "ca", 0 0, L_0x55d44e9c1620;  1 drivers
v0x55d44e28a920_0 .net "cin", 0 0, L_0x55d44e9c1ab0;  1 drivers
v0x55d44e28bcc0_0 .net "sum", 0 0, L_0x55d44e9c1300;  1 drivers
S_0x55d44e27fd30 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44e2b8ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e26f850_0 .net "a", 3 0, L_0x55d44e9c48e0;  1 drivers
v0x55d44e26f930_0 .net "b", 3 0, L_0x55d44e9c4980;  1 drivers
v0x55d44e26f490_0 .net "ca", 3 0, L_0x55d44e9c4770;  1 drivers
v0x55d44e26f550_0 .net "cin", 3 0, L_0x55d44e9c4a70;  1 drivers
v0x55d44e2669c0_0 .net "sum", 3 0, L_0x55d44e9c46d0;  1 drivers
L_0x55d44e9c2760 .part L_0x55d44e9c48e0, 0, 1;
L_0x55d44e9c2890 .part L_0x55d44e9c4980, 0, 1;
L_0x55d44e9c29c0 .part L_0x55d44e9c4a70, 0, 1;
L_0x55d44e9c2fd0 .part L_0x55d44e9c48e0, 1, 1;
L_0x55d44e9c3100 .part L_0x55d44e9c4980, 1, 1;
L_0x55d44e9c3230 .part L_0x55d44e9c4a70, 1, 1;
L_0x55d44e9c3850 .part L_0x55d44e9c48e0, 2, 1;
L_0x55d44e9c3980 .part L_0x55d44e9c4980, 2, 1;
L_0x55d44e9c3b00 .part L_0x55d44e9c4a70, 2, 1;
L_0x55d44e9c4120 .part L_0x55d44e9c48e0, 3, 1;
L_0x55d44e9c42e0 .part L_0x55d44e9c4980, 3, 1;
L_0x55d44e9c44a0 .part L_0x55d44e9c4a70, 3, 1;
L_0x55d44e9c46d0 .concat8 [ 1 1 1 1], L_0x55d44e9c2200, L_0x55d44e9c2b60, L_0x55d44e9c33d0, L_0x55d44e9c3ca0;
L_0x55d44e9c4770 .concat8 [ 1 1 1 1], L_0x55d44e9c2650, L_0x55d44e9c2ec0, L_0x55d44e9c3740, L_0x55d44e9c4010;
S_0x55d44e2858b0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e27fd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9c1c70 .functor XOR 1, L_0x55d44e9c2760, L_0x55d44e9c2890, C4<0>, C4<0>;
L_0x55d44e9c2200 .functor XOR 1, L_0x55d44e9c1c70, L_0x55d44e9c29c0, C4<0>, C4<0>;
L_0x55d44e9c22c0 .functor AND 1, L_0x55d44e9c2760, L_0x55d44e9c2890, C4<1>, C4<1>;
L_0x55d44e9c23d0 .functor AND 1, L_0x55d44e9c2760, L_0x55d44e9c29c0, C4<1>, C4<1>;
L_0x55d44e9c2490 .functor OR 1, L_0x55d44e9c22c0, L_0x55d44e9c23d0, C4<0>, C4<0>;
L_0x55d44e9c25a0 .functor AND 1, L_0x55d44e9c29c0, L_0x55d44e9c2890, C4<1>, C4<1>;
L_0x55d44e9c2650 .functor OR 1, L_0x55d44e9c2490, L_0x55d44e9c25a0, C4<0>, C4<0>;
v0x55d44e282dc0_0 .net *"_s0", 0 0, L_0x55d44e9c1c70;  1 drivers
v0x55d44e282960_0 .net *"_s10", 0 0, L_0x55d44e9c25a0;  1 drivers
v0x55d44e282a40_0 .net *"_s4", 0 0, L_0x55d44e9c22c0;  1 drivers
v0x55d44e27f9b0_0 .net *"_s6", 0 0, L_0x55d44e9c23d0;  1 drivers
v0x55d44e27fa70_0 .net *"_s8", 0 0, L_0x55d44e9c2490;  1 drivers
v0x55d44e286ce0_0 .net "a", 0 0, L_0x55d44e9c2760;  1 drivers
v0x55d44e286da0_0 .net "b", 0 0, L_0x55d44e9c2890;  1 drivers
v0x55d44e288110_0 .net "ca", 0 0, L_0x55d44e9c2650;  1 drivers
v0x55d44e2881b0_0 .net "cin", 0 0, L_0x55d44e9c29c0;  1 drivers
v0x55d44e283e40_0 .net "sum", 0 0, L_0x55d44e9c2200;  1 drivers
S_0x55d44e2851e0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e27fd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9c2af0 .functor XOR 1, L_0x55d44e9c2fd0, L_0x55d44e9c3100, C4<0>, C4<0>;
L_0x55d44e9c2b60 .functor XOR 1, L_0x55d44e9c2af0, L_0x55d44e9c3230, C4<0>, C4<0>;
L_0x55d44e9c2bd0 .functor AND 1, L_0x55d44e9c2fd0, L_0x55d44e9c3100, C4<1>, C4<1>;
L_0x55d44e9c2c40 .functor AND 1, L_0x55d44e9c2fd0, L_0x55d44e9c3230, C4<1>, C4<1>;
L_0x55d44e9c2d00 .functor OR 1, L_0x55d44e9c2bd0, L_0x55d44e9c2c40, C4<0>, C4<0>;
L_0x55d44e9c2e10 .functor AND 1, L_0x55d44e9c3230, L_0x55d44e9c3100, C4<1>, C4<1>;
L_0x55d44e9c2ec0 .functor OR 1, L_0x55d44e9c2d00, L_0x55d44e9c2e10, C4<0>, C4<0>;
v0x55d44e282270_0 .net *"_s0", 0 0, L_0x55d44e9c2af0;  1 drivers
v0x55d44e282350_0 .net *"_s10", 0 0, L_0x55d44e9c2e10;  1 drivers
v0x55d44e27df30_0 .net *"_s4", 0 0, L_0x55d44e9c2bd0;  1 drivers
v0x55d44e27e020_0 .net *"_s6", 0 0, L_0x55d44e9c2c40;  1 drivers
v0x55d44e27f2c0_0 .net *"_s8", 0 0, L_0x55d44e9c2d00;  1 drivers
v0x55d44e273800_0 .net "a", 0 0, L_0x55d44e9c2fd0;  1 drivers
v0x55d44e2738c0_0 .net "b", 0 0, L_0x55d44e9c3100;  1 drivers
v0x55d44e27c290_0 .net "ca", 0 0, L_0x55d44e9c2ec0;  1 drivers
v0x55d44e27c330_0 .net "cin", 0 0, L_0x55d44e9c3230;  1 drivers
v0x55d44e27beb0_0 .net "sum", 0 0, L_0x55d44e9c2b60;  1 drivers
S_0x55d44e2733e0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e27fd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9c3360 .functor XOR 1, L_0x55d44e9c3850, L_0x55d44e9c3980, C4<0>, C4<0>;
L_0x55d44e9c33d0 .functor XOR 1, L_0x55d44e9c3360, L_0x55d44e9c3b00, C4<0>, C4<0>;
L_0x55d44e9c3440 .functor AND 1, L_0x55d44e9c3850, L_0x55d44e9c3980, C4<1>, C4<1>;
L_0x55d44e9c3500 .functor AND 1, L_0x55d44e9c3850, L_0x55d44e9c3b00, C4<1>, C4<1>;
L_0x55d44e9c35c0 .functor OR 1, L_0x55d44e9c3440, L_0x55d44e9c3500, C4<0>, C4<0>;
L_0x55d44e9c36d0 .functor AND 1, L_0x55d44e9c3b00, L_0x55d44e9c3980, C4<1>, C4<1>;
L_0x55d44e9c3740 .functor OR 1, L_0x55d44e9c35c0, L_0x55d44e9c36d0, C4<0>, C4<0>;
v0x55d44e2793c0_0 .net *"_s0", 0 0, L_0x55d44e9c3360;  1 drivers
v0x55d44e278f60_0 .net *"_s10", 0 0, L_0x55d44e9c36d0;  1 drivers
v0x55d44e279040_0 .net *"_s4", 0 0, L_0x55d44e9c3440;  1 drivers
v0x55d44e2763f0_0 .net *"_s6", 0 0, L_0x55d44e9c3500;  1 drivers
v0x55d44e2764d0_0 .net *"_s8", 0 0, L_0x55d44e9c35c0;  1 drivers
v0x55d44e276030_0 .net "a", 0 0, L_0x55d44e9c3850;  1 drivers
v0x55d44e2760f0_0 .net "b", 0 0, L_0x55d44e9c3980;  1 drivers
v0x55d44e273060_0 .net "ca", 0 0, L_0x55d44e9c3740;  1 drivers
v0x55d44e273120_0 .net "cin", 0 0, L_0x55d44e9c3b00;  1 drivers
v0x55d44e27a440_0 .net "sum", 0 0, L_0x55d44e9c33d0;  1 drivers
S_0x55d44e277440 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e27fd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9c3c30 .functor XOR 1, L_0x55d44e9c4120, L_0x55d44e9c42e0, C4<0>, C4<0>;
L_0x55d44e9c3ca0 .functor XOR 1, L_0x55d44e9c3c30, L_0x55d44e9c44a0, C4<0>, C4<0>;
L_0x55d44e9c3d10 .functor AND 1, L_0x55d44e9c4120, L_0x55d44e9c42e0, C4<1>, C4<1>;
L_0x55d44e9c3dd0 .functor AND 1, L_0x55d44e9c4120, L_0x55d44e9c44a0, C4<1>, C4<1>;
L_0x55d44e9c3e90 .functor OR 1, L_0x55d44e9c3d10, L_0x55d44e9c3dd0, C4<0>, C4<0>;
L_0x55d44e9c3fa0 .functor AND 1, L_0x55d44e9c44a0, L_0x55d44e9c42e0, C4<1>, C4<1>;
L_0x55d44e9c4010 .functor OR 1, L_0x55d44e9c3e90, L_0x55d44e9c3fa0, C4<0>, C4<0>;
v0x55d44e278870_0 .net *"_s0", 0 0, L_0x55d44e9c3c30;  1 drivers
v0x55d44e278950_0 .net *"_s10", 0 0, L_0x55d44e9c3fa0;  1 drivers
v0x55d44e2744f0_0 .net *"_s4", 0 0, L_0x55d44e9c3d10;  1 drivers
v0x55d44e2745c0_0 .net *"_s6", 0 0, L_0x55d44e9c3dd0;  1 drivers
v0x55d44e275940_0 .net *"_s8", 0 0, L_0x55d44e9c3e90;  1 drivers
v0x55d44e2715e0_0 .net "a", 0 0, L_0x55d44e9c4120;  1 drivers
v0x55d44e2716a0_0 .net "b", 0 0, L_0x55d44e9c42e0;  1 drivers
v0x55d44e272970_0 .net "ca", 0 0, L_0x55d44e9c4010;  1 drivers
v0x55d44e272a10_0 .net "cin", 0 0, L_0x55d44e9c44a0;  1 drivers
v0x55d44e266e70_0 .net "sum", 0 0, L_0x55d44e9c3ca0;  1 drivers
S_0x55d44e26c900 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44e2b8ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e253d20_0 .net "a", 3 0, L_0x55d44e9c71c0;  1 drivers
v0x55d44e253e20_0 .net "b", 3 0, L_0x55d44e9c72f0;  1 drivers
v0x55d44e2550b0_0 .net "ca", 3 0, L_0x55d44e9c7050;  1 drivers
v0x55d44e255170_0 .net "cin", 3 0, L_0x55d44e9c7420;  1 drivers
v0x55d44e2495f0_0 .net "sum", 3 0, L_0x55d44e9c6fb0;  1 drivers
L_0x55d44e9c5030 .part L_0x55d44e9c71c0, 0, 1;
L_0x55d44e9c5160 .part L_0x55d44e9c72f0, 0, 1;
L_0x55d44e9c5290 .part L_0x55d44e9c7420, 0, 1;
L_0x55d44e9c5860 .part L_0x55d44e9c71c0, 1, 1;
L_0x55d44e9c5990 .part L_0x55d44e9c72f0, 1, 1;
L_0x55d44e9c5ac0 .part L_0x55d44e9c7420, 1, 1;
L_0x55d44e9c6180 .part L_0x55d44e9c71c0, 2, 1;
L_0x55d44e9c62b0 .part L_0x55d44e9c72f0, 2, 1;
L_0x55d44e9c6430 .part L_0x55d44e9c7420, 2, 1;
L_0x55d44e9c6a00 .part L_0x55d44e9c71c0, 3, 1;
L_0x55d44e9c6bc0 .part L_0x55d44e9c72f0, 3, 1;
L_0x55d44e9c6d80 .part L_0x55d44e9c7420, 3, 1;
L_0x55d44e9c6fb0 .concat8 [ 1 1 1 1], L_0x55d44e9c4b10, L_0x55d44e9c5430, L_0x55d44e9c5c60, L_0x55d44e9c65d0;
L_0x55d44e9c7050 .concat8 [ 1 1 1 1], L_0x55d44e9c4f20, L_0x55d44e9c5750, L_0x55d44e9c6070, L_0x55d44e9c68f0;
S_0x55d44e2699b0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e26c900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9c4660 .functor XOR 1, L_0x55d44e9c5030, L_0x55d44e9c5160, C4<0>, C4<0>;
L_0x55d44e9c4b10 .functor XOR 1, L_0x55d44e9c4660, L_0x55d44e9c5290, C4<0>, C4<0>;
L_0x55d44e9c4bd0 .functor AND 1, L_0x55d44e9c5030, L_0x55d44e9c5160, C4<1>, C4<1>;
L_0x55d44e9c4ce0 .functor AND 1, L_0x55d44e9c5030, L_0x55d44e9c5290, C4<1>, C4<1>;
L_0x55d44e9c4da0 .functor OR 1, L_0x55d44e9c4bd0, L_0x55d44e9c4ce0, C4<0>, C4<0>;
L_0x55d44e9c4eb0 .functor AND 1, L_0x55d44e9c5290, L_0x55d44e9c5160, C4<1>, C4<1>;
L_0x55d44e9c4f20 .functor OR 1, L_0x55d44e9c4da0, L_0x55d44e9c4eb0, C4<0>, C4<0>;
v0x55d44e269650_0 .net *"_s0", 0 0, L_0x55d44e9c4660;  1 drivers
v0x55d44e266620_0 .net *"_s10", 0 0, L_0x55d44e9c4eb0;  1 drivers
v0x55d44e266700_0 .net *"_s4", 0 0, L_0x55d44e9c4bd0;  1 drivers
v0x55d44e26d950_0 .net *"_s6", 0 0, L_0x55d44e9c4ce0;  1 drivers
v0x55d44e26da30_0 .net *"_s8", 0 0, L_0x55d44e9c4da0;  1 drivers
v0x55d44e26eda0_0 .net "a", 0 0, L_0x55d44e9c5030;  1 drivers
v0x55d44e26ee60_0 .net "b", 0 0, L_0x55d44e9c5160;  1 drivers
v0x55d44e26aa00_0 .net "ca", 0 0, L_0x55d44e9c4f20;  1 drivers
v0x55d44e26aac0_0 .net "cin", 0 0, L_0x55d44e9c5290;  1 drivers
v0x55d44e26bee0_0 .net "sum", 0 0, L_0x55d44e9c4b10;  1 drivers
S_0x55d44e268ee0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e26c900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9c53c0 .functor XOR 1, L_0x55d44e9c5860, L_0x55d44e9c5990, C4<0>, C4<0>;
L_0x55d44e9c5430 .functor XOR 1, L_0x55d44e9c53c0, L_0x55d44e9c5ac0, C4<0>, C4<0>;
L_0x55d44e9c54a0 .functor AND 1, L_0x55d44e9c5860, L_0x55d44e9c5990, C4<1>, C4<1>;
L_0x55d44e9c5510 .functor AND 1, L_0x55d44e9c5860, L_0x55d44e9c5ac0, C4<1>, C4<1>;
L_0x55d44e9c55d0 .functor OR 1, L_0x55d44e9c54a0, L_0x55d44e9c5510, C4<0>, C4<0>;
L_0x55d44e9c56e0 .functor AND 1, L_0x55d44e9c5ac0, L_0x55d44e9c5990, C4<1>, C4<1>;
L_0x55d44e9c5750 .functor OR 1, L_0x55d44e9c55d0, L_0x55d44e9c56e0, C4<0>, C4<0>;
v0x55d44e267b90_0 .net *"_s0", 0 0, L_0x55d44e9c53c0;  1 drivers
v0x55d44e264b20_0 .net *"_s10", 0 0, L_0x55d44e9c56e0;  1 drivers
v0x55d44e264c00_0 .net *"_s4", 0 0, L_0x55d44e9c54a0;  1 drivers
v0x55d44e265f80_0 .net *"_s6", 0 0, L_0x55d44e9c5510;  1 drivers
v0x55d44e0c2750_0 .net *"_s8", 0 0, L_0x55d44e9c55d0;  1 drivers
v0x55d44e0c2130_0 .net "a", 0 0, L_0x55d44e9c5860;  1 drivers
v0x55d44e0c21f0_0 .net "b", 0 0, L_0x55d44e9c5990;  1 drivers
v0x55d44e2533c0_0 .net "ca", 0 0, L_0x55d44e9c5750;  1 drivers
v0x55d44e253460_0 .net "cin", 0 0, L_0x55d44e9c5ac0;  1 drivers
v0x55d44e246b20_0 .net "sum", 0 0, L_0x55d44e9c5430;  1 drivers
S_0x55d44e255f40 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e26c900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9c5bf0 .functor XOR 1, L_0x55d44e9c6180, L_0x55d44e9c62b0, C4<0>, C4<0>;
L_0x55d44e9c5c60 .functor XOR 1, L_0x55d44e9c5bf0, L_0x55d44e9c6430, C4<0>, C4<0>;
L_0x55d44e9c5d20 .functor AND 1, L_0x55d44e9c6180, L_0x55d44e9c62b0, C4<1>, C4<1>;
L_0x55d44e9c5e30 .functor AND 1, L_0x55d44e9c6180, L_0x55d44e9c6430, C4<1>, C4<1>;
L_0x55d44e9c5ef0 .functor OR 1, L_0x55d44e9c5d20, L_0x55d44e9c5e30, C4<0>, C4<0>;
L_0x55d44e9c6000 .functor AND 1, L_0x55d44e9c6430, L_0x55d44e9c62b0, C4<1>, C4<1>;
L_0x55d44e9c6070 .functor OR 1, L_0x55d44e9c5ef0, L_0x55d44e9c6000, C4<0>, C4<0>;
v0x55d44e25ea50_0 .net *"_s0", 0 0, L_0x55d44e9c5bf0;  1 drivers
v0x55d44e25e5f0_0 .net *"_s10", 0 0, L_0x55d44e9c6000;  1 drivers
v0x55d44e25e6d0_0 .net *"_s4", 0 0, L_0x55d44e9c5d20;  1 drivers
v0x55d44e255b20_0 .net *"_s6", 0 0, L_0x55d44e9c5e30;  1 drivers
v0x55d44e255c00_0 .net *"_s8", 0 0, L_0x55d44e9c5ef0;  1 drivers
v0x55d44e25ba80_0 .net "a", 0 0, L_0x55d44e9c6180;  1 drivers
v0x55d44e25bb40_0 .net "b", 0 0, L_0x55d44e9c62b0;  1 drivers
v0x55d44e25b6a0_0 .net "ca", 0 0, L_0x55d44e9c6070;  1 drivers
v0x55d44e25b740_0 .net "cin", 0 0, L_0x55d44e9c6430;  1 drivers
v0x55d44e258be0_0 .net "sum", 0 0, L_0x55d44e9c5c60;  1 drivers
S_0x55d44e258750 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e26c900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9c6560 .functor XOR 1, L_0x55d44e9c6a00, L_0x55d44e9c6bc0, C4<0>, C4<0>;
L_0x55d44e9c65d0 .functor XOR 1, L_0x55d44e9c6560, L_0x55d44e9c6d80, C4<0>, C4<0>;
L_0x55d44e9c6640 .functor AND 1, L_0x55d44e9c6a00, L_0x55d44e9c6bc0, C4<1>, C4<1>;
L_0x55d44e9c66b0 .functor AND 1, L_0x55d44e9c6a00, L_0x55d44e9c6d80, C4<1>, C4<1>;
L_0x55d44e9c6770 .functor OR 1, L_0x55d44e9c6640, L_0x55d44e9c66b0, C4<0>, C4<0>;
L_0x55d44e9c6880 .functor AND 1, L_0x55d44e9c6d80, L_0x55d44e9c6bc0, C4<1>, C4<1>;
L_0x55d44e9c68f0 .functor OR 1, L_0x55d44e9c6770, L_0x55d44e9c6880, C4<0>, C4<0>;
v0x55d44e255820_0 .net *"_s0", 0 0, L_0x55d44e9c6560;  1 drivers
v0x55d44e25cad0_0 .net *"_s10", 0 0, L_0x55d44e9c6880;  1 drivers
v0x55d44e25cbb0_0 .net *"_s4", 0 0, L_0x55d44e9c6640;  1 drivers
v0x55d44e25df00_0 .net *"_s6", 0 0, L_0x55d44e9c66b0;  1 drivers
v0x55d44e25dfe0_0 .net *"_s8", 0 0, L_0x55d44e9c6770;  1 drivers
v0x55d44e259bf0_0 .net "a", 0 0, L_0x55d44e9c6a00;  1 drivers
v0x55d44e25afb0_0 .net "b", 0 0, L_0x55d44e9c6bc0;  1 drivers
v0x55d44e25b070_0 .net "ca", 0 0, L_0x55d44e9c68f0;  1 drivers
v0x55d44e256c30_0 .net "cin", 0 0, L_0x55d44e9c6d80;  1 drivers
v0x55d44e258060_0 .net "sum", 0 0, L_0x55d44e9c65d0;  1 drivers
S_0x55d44e24f130 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44e2bba40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44e1eaa20_0 .net "a", 15 0, L_0x55d44e9d24d0;  1 drivers
v0x55d44e1eab00_0 .net "b", 15 0, L_0x55d44e9d25c0;  1 drivers
v0x55d44e1e1f50_0 .net "ca", 15 0, L_0x55d44e9d2270;  1 drivers
v0x55d44e1e1ff0_0 .net "cin", 15 0, L_0x55d44e9d26b0;  1 drivers
v0x55d44e1e7eb0_0 .net "sum", 15 0, L_0x55d44e9d21d0;  1 drivers
L_0x55d44e9ca0e0 .part L_0x55d44e9d24d0, 0, 4;
L_0x55d44e9ca180 .part L_0x55d44e9d25c0, 0, 4;
L_0x55d44e9ca220 .part L_0x55d44e9d26b0, 0, 4;
L_0x55d44e9cc970 .part L_0x55d44e9d24d0, 4, 4;
L_0x55d44e9cca60 .part L_0x55d44e9d25c0, 4, 4;
L_0x55d44e9ccb50 .part L_0x55d44e9d26b0, 4, 4;
L_0x55d44e9cf430 .part L_0x55d44e9d24d0, 8, 4;
L_0x55d44e9cf4d0 .part L_0x55d44e9d25c0, 8, 4;
L_0x55d44e9cf5c0 .part L_0x55d44e9d26b0, 8, 4;
L_0x55d44e9d1dd0 .part L_0x55d44e9d24d0, 12, 4;
L_0x55d44e9d1f00 .part L_0x55d44e9d25c0, 12, 4;
L_0x55d44e9d2030 .part L_0x55d44e9d26b0, 12, 4;
L_0x55d44e9d21d0 .concat8 [ 4 4 4 4], L_0x55d44e9c9ed0, L_0x55d44e9cc760, L_0x55d44e9cf220, L_0x55d44e9d1bc0;
L_0x55d44e9d2270 .concat8 [ 4 4 4 4], L_0x55d44e9c9f70, L_0x55d44e9cc800, L_0x55d44e9cf2c0, L_0x55d44e9d1c60;
S_0x55d44e24c1e0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44e24f130;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e22fe40_0 .net "a", 3 0, L_0x55d44e9ca0e0;  1 drivers
v0x55d44e22ff20_0 .net "b", 3 0, L_0x55d44e9ca180;  1 drivers
v0x55d44e235da0_0 .net "ca", 3 0, L_0x55d44e9c9f70;  1 drivers
v0x55d44e235e60_0 .net "cin", 3 0, L_0x55d44e9ca220;  1 drivers
v0x55d44e2359c0_0 .net "sum", 3 0, L_0x55d44e9c9ed0;  1 drivers
L_0x55d44e9c7f50 .part L_0x55d44e9ca0e0, 0, 1;
L_0x55d44e9c8080 .part L_0x55d44e9ca180, 0, 1;
L_0x55d44e9c81b0 .part L_0x55d44e9ca220, 0, 1;
L_0x55d44e9c8780 .part L_0x55d44e9ca0e0, 1, 1;
L_0x55d44e9c88b0 .part L_0x55d44e9ca180, 1, 1;
L_0x55d44e9c89e0 .part L_0x55d44e9ca220, 1, 1;
L_0x55d44e9c90a0 .part L_0x55d44e9ca0e0, 2, 1;
L_0x55d44e9c91d0 .part L_0x55d44e9ca180, 2, 1;
L_0x55d44e9c9350 .part L_0x55d44e9ca220, 2, 1;
L_0x55d44e9c9920 .part L_0x55d44e9ca0e0, 3, 1;
L_0x55d44e9c9ae0 .part L_0x55d44e9ca180, 3, 1;
L_0x55d44e9c9ca0 .part L_0x55d44e9ca220, 3, 1;
L_0x55d44e9c9ed0 .concat8 [ 1 1 1 1], L_0x55d44e9c6f40, L_0x55d44e9c8350, L_0x55d44e9c8b80, L_0x55d44e9c94f0;
L_0x55d44e9c9f70 .concat8 [ 1 1 1 1], L_0x55d44e9c7e40, L_0x55d44e9c8670, L_0x55d44e9c8f90, L_0x55d44e9c9810;
S_0x55d44e24be00 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e24c1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9c7550 .functor XOR 1, L_0x55d44e9c7f50, L_0x55d44e9c8080, C4<0>, C4<0>;
L_0x55d44e9c6f40 .functor XOR 1, L_0x55d44e9c7550, L_0x55d44e9c81b0, C4<0>, C4<0>;
L_0x55d44e9c7af0 .functor AND 1, L_0x55d44e9c7f50, L_0x55d44e9c8080, C4<1>, C4<1>;
L_0x55d44e9c7c00 .functor AND 1, L_0x55d44e9c7f50, L_0x55d44e9c81b0, C4<1>, C4<1>;
L_0x55d44e9c7cc0 .functor OR 1, L_0x55d44e9c7af0, L_0x55d44e9c7c00, C4<0>, C4<0>;
L_0x55d44e9c7dd0 .functor AND 1, L_0x55d44e9c81b0, L_0x55d44e9c8080, C4<1>, C4<1>;
L_0x55d44e9c7e40 .functor OR 1, L_0x55d44e9c7cc0, L_0x55d44e9c7dd0, C4<0>, C4<0>;
v0x55d44e248f50_0 .net *"_s0", 0 0, L_0x55d44e9c7550;  1 drivers
v0x55d44e250180_0 .net *"_s10", 0 0, L_0x55d44e9c7dd0;  1 drivers
v0x55d44e250260_0 .net *"_s4", 0 0, L_0x55d44e9c7af0;  1 drivers
v0x55d44e2515b0_0 .net *"_s6", 0 0, L_0x55d44e9c7c00;  1 drivers
v0x55d44e251690_0 .net *"_s8", 0 0, L_0x55d44e9c7cc0;  1 drivers
v0x55d44e24d2a0_0 .net "a", 0 0, L_0x55d44e9c7f50;  1 drivers
v0x55d44e24e660_0 .net "b", 0 0, L_0x55d44e9c8080;  1 drivers
v0x55d44e24e720_0 .net "ca", 0 0, L_0x55d44e9c7e40;  1 drivers
v0x55d44e24a2e0_0 .net "cin", 0 0, L_0x55d44e9c81b0;  1 drivers
v0x55d44e24b710_0 .net "sum", 0 0, L_0x55d44e9c6f40;  1 drivers
S_0x55d44e2473d0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e24c1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9c82e0 .functor XOR 1, L_0x55d44e9c8780, L_0x55d44e9c88b0, C4<0>, C4<0>;
L_0x55d44e9c8350 .functor XOR 1, L_0x55d44e9c82e0, L_0x55d44e9c89e0, C4<0>, C4<0>;
L_0x55d44e9c83c0 .functor AND 1, L_0x55d44e9c8780, L_0x55d44e9c88b0, C4<1>, C4<1>;
L_0x55d44e9c8430 .functor AND 1, L_0x55d44e9c8780, L_0x55d44e9c89e0, C4<1>, C4<1>;
L_0x55d44e9c84f0 .functor OR 1, L_0x55d44e9c83c0, L_0x55d44e9c8430, C4<0>, C4<0>;
L_0x55d44e9c8600 .functor AND 1, L_0x55d44e9c89e0, L_0x55d44e9c88b0, C4<1>, C4<1>;
L_0x55d44e9c8670 .functor OR 1, L_0x55d44e9c84f0, L_0x55d44e9c8600, C4<0>, C4<0>;
v0x55d44e2487e0_0 .net *"_s0", 0 0, L_0x55d44e9c82e0;  1 drivers
v0x55d44e23cca0_0 .net *"_s10", 0 0, L_0x55d44e9c8600;  1 drivers
v0x55d44e23cd80_0 .net *"_s4", 0 0, L_0x55d44e9c83c0;  1 drivers
v0x55d44e245730_0 .net *"_s6", 0 0, L_0x55d44e9c8430;  1 drivers
v0x55d44e245810_0 .net *"_s8", 0 0, L_0x55d44e9c84f0;  1 drivers
v0x55d44e245350_0 .net "a", 0 0, L_0x55d44e9c8780;  1 drivers
v0x55d44e245410_0 .net "b", 0 0, L_0x55d44e9c88b0;  1 drivers
v0x55d44e23c880_0 .net "ca", 0 0, L_0x55d44e9c8670;  1 drivers
v0x55d44e23c920_0 .net "cin", 0 0, L_0x55d44e9c89e0;  1 drivers
v0x55d44e242890_0 .net "sum", 0 0, L_0x55d44e9c8350;  1 drivers
S_0x55d44e242400 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e24c1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9c8b10 .functor XOR 1, L_0x55d44e9c90a0, L_0x55d44e9c91d0, C4<0>, C4<0>;
L_0x55d44e9c8b80 .functor XOR 1, L_0x55d44e9c8b10, L_0x55d44e9c9350, C4<0>, C4<0>;
L_0x55d44e9c8c40 .functor AND 1, L_0x55d44e9c90a0, L_0x55d44e9c91d0, C4<1>, C4<1>;
L_0x55d44e9c8d50 .functor AND 1, L_0x55d44e9c90a0, L_0x55d44e9c9350, C4<1>, C4<1>;
L_0x55d44e9c8e10 .functor OR 1, L_0x55d44e9c8c40, L_0x55d44e9c8d50, C4<0>, C4<0>;
L_0x55d44e9c8f20 .functor AND 1, L_0x55d44e9c9350, L_0x55d44e9c91d0, C4<1>, C4<1>;
L_0x55d44e9c8f90 .functor OR 1, L_0x55d44e9c8e10, L_0x55d44e9c8f20, C4<0>, C4<0>;
v0x55d44e23f910_0 .net *"_s0", 0 0, L_0x55d44e9c8b10;  1 drivers
v0x55d44e23f4b0_0 .net *"_s10", 0 0, L_0x55d44e9c8f20;  1 drivers
v0x55d44e23f590_0 .net *"_s4", 0 0, L_0x55d44e9c8c40;  1 drivers
v0x55d44e23c500_0 .net *"_s6", 0 0, L_0x55d44e9c8d50;  1 drivers
v0x55d44e23c5e0_0 .net *"_s8", 0 0, L_0x55d44e9c8e10;  1 drivers
v0x55d44e2438a0_0 .net "a", 0 0, L_0x55d44e9c90a0;  1 drivers
v0x55d44e244c60_0 .net "b", 0 0, L_0x55d44e9c91d0;  1 drivers
v0x55d44e244d20_0 .net "ca", 0 0, L_0x55d44e9c8f90;  1 drivers
v0x55d44e2408e0_0 .net "cin", 0 0, L_0x55d44e9c9350;  1 drivers
v0x55d44e241d10_0 .net "sum", 0 0, L_0x55d44e9c8b80;  1 drivers
S_0x55d44e23d990 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e24c1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9c9480 .functor XOR 1, L_0x55d44e9c9920, L_0x55d44e9c9ae0, C4<0>, C4<0>;
L_0x55d44e9c94f0 .functor XOR 1, L_0x55d44e9c9480, L_0x55d44e9c9ca0, C4<0>, C4<0>;
L_0x55d44e9c9560 .functor AND 1, L_0x55d44e9c9920, L_0x55d44e9c9ae0, C4<1>, C4<1>;
L_0x55d44e9c95d0 .functor AND 1, L_0x55d44e9c9920, L_0x55d44e9c9ca0, C4<1>, C4<1>;
L_0x55d44e9c9690 .functor OR 1, L_0x55d44e9c9560, L_0x55d44e9c95d0, C4<0>, C4<0>;
L_0x55d44e9c97a0 .functor AND 1, L_0x55d44e9c9ca0, L_0x55d44e9c9ae0, C4<1>, C4<1>;
L_0x55d44e9c9810 .functor OR 1, L_0x55d44e9c9690, L_0x55d44e9c97a0, C4<0>, C4<0>;
v0x55d44e23ee40_0 .net *"_s0", 0 0, L_0x55d44e9c9480;  1 drivers
v0x55d44e23aa80_0 .net *"_s10", 0 0, L_0x55d44e9c97a0;  1 drivers
v0x55d44e23ab60_0 .net *"_s4", 0 0, L_0x55d44e9c9560;  1 drivers
v0x55d44e23be10_0 .net *"_s6", 0 0, L_0x55d44e9c95d0;  1 drivers
v0x55d44e23bef0_0 .net *"_s8", 0 0, L_0x55d44e9c9690;  1 drivers
v0x55d44e230260_0 .net "a", 0 0, L_0x55d44e9c9920;  1 drivers
v0x55d44e230300_0 .net "b", 0 0, L_0x55d44e9c9ae0;  1 drivers
v0x55d44e238cf0_0 .net "ca", 0 0, L_0x55d44e9c9810;  1 drivers
v0x55d44e238db0_0 .net "cin", 0 0, L_0x55d44e9c9ca0;  1 drivers
v0x55d44e2389c0_0 .net "sum", 0 0, L_0x55d44e9c94f0;  1 drivers
S_0x55d44e232e50 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44e24f130;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e21ee40_0 .net "a", 3 0, L_0x55d44e9cc970;  1 drivers
v0x55d44e21ef40_0 .net "b", 3 0, L_0x55d44e9cca60;  1 drivers
v0x55d44e21ea60_0 .net "ca", 3 0, L_0x55d44e9cc800;  1 drivers
v0x55d44e21eb20_0 .net "cin", 3 0, L_0x55d44e9ccb50;  1 drivers
v0x55d44e215f90_0 .net "sum", 3 0, L_0x55d44e9cc760;  1 drivers
L_0x55d44e9ca7e0 .part L_0x55d44e9cc970, 0, 1;
L_0x55d44e9ca910 .part L_0x55d44e9cca60, 0, 1;
L_0x55d44e9caa40 .part L_0x55d44e9ccb50, 0, 1;
L_0x55d44e9cb010 .part L_0x55d44e9cc970, 1, 1;
L_0x55d44e9cb140 .part L_0x55d44e9cca60, 1, 1;
L_0x55d44e9cb270 .part L_0x55d44e9ccb50, 1, 1;
L_0x55d44e9cb930 .part L_0x55d44e9cc970, 2, 1;
L_0x55d44e9cba60 .part L_0x55d44e9cca60, 2, 1;
L_0x55d44e9cbbe0 .part L_0x55d44e9ccb50, 2, 1;
L_0x55d44e9cc1b0 .part L_0x55d44e9cc970, 3, 1;
L_0x55d44e9cc370 .part L_0x55d44e9cca60, 3, 1;
L_0x55d44e9cc530 .part L_0x55d44e9ccb50, 3, 1;
L_0x55d44e9cc760 .concat8 [ 1 1 1 1], L_0x55d44e9ca2c0, L_0x55d44e9cabe0, L_0x55d44e9cb410, L_0x55d44e9cbd80;
L_0x55d44e9cc800 .concat8 [ 1 1 1 1], L_0x55d44e9ca6d0, L_0x55d44e9caf00, L_0x55d44e9cb820, L_0x55d44e9cc0a0;
S_0x55d44e22fac0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e232e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9c9e60 .functor XOR 1, L_0x55d44e9ca7e0, L_0x55d44e9ca910, C4<0>, C4<0>;
L_0x55d44e9ca2c0 .functor XOR 1, L_0x55d44e9c9e60, L_0x55d44e9caa40, C4<0>, C4<0>;
L_0x55d44e9ca380 .functor AND 1, L_0x55d44e9ca7e0, L_0x55d44e9ca910, C4<1>, C4<1>;
L_0x55d44e9ca490 .functor AND 1, L_0x55d44e9ca7e0, L_0x55d44e9caa40, C4<1>, C4<1>;
L_0x55d44e9ca550 .functor OR 1, L_0x55d44e9ca380, L_0x55d44e9ca490, C4<0>, C4<0>;
L_0x55d44e9ca660 .functor AND 1, L_0x55d44e9caa40, L_0x55d44e9ca910, C4<1>, C4<1>;
L_0x55d44e9ca6d0 .functor OR 1, L_0x55d44e9ca550, L_0x55d44e9ca660, C4<0>, C4<0>;
v0x55d44e236df0_0 .net *"_s0", 0 0, L_0x55d44e9c9e60;  1 drivers
v0x55d44e236e90_0 .net *"_s10", 0 0, L_0x55d44e9ca660;  1 drivers
v0x55d44e238220_0 .net *"_s4", 0 0, L_0x55d44e9ca380;  1 drivers
v0x55d44e2382f0_0 .net *"_s6", 0 0, L_0x55d44e9ca490;  1 drivers
v0x55d44e233ec0_0 .net *"_s8", 0 0, L_0x55d44e9ca550;  1 drivers
v0x55d44e2352d0_0 .net "a", 0 0, L_0x55d44e9ca7e0;  1 drivers
v0x55d44e235390_0 .net "b", 0 0, L_0x55d44e9ca910;  1 drivers
v0x55d44e230f50_0 .net "ca", 0 0, L_0x55d44e9ca6d0;  1 drivers
v0x55d44e230ff0_0 .net "cin", 0 0, L_0x55d44e9caa40;  1 drivers
v0x55d44e232430_0 .net "sum", 0 0, L_0x55d44e9ca2c0;  1 drivers
S_0x55d44e22e040 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e232e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9cab70 .functor XOR 1, L_0x55d44e9cb010, L_0x55d44e9cb140, C4<0>, C4<0>;
L_0x55d44e9cabe0 .functor XOR 1, L_0x55d44e9cab70, L_0x55d44e9cb270, C4<0>, C4<0>;
L_0x55d44e9cac50 .functor AND 1, L_0x55d44e9cb010, L_0x55d44e9cb140, C4<1>, C4<1>;
L_0x55d44e9cacc0 .functor AND 1, L_0x55d44e9cb010, L_0x55d44e9cb270, C4<1>, C4<1>;
L_0x55d44e9cad80 .functor OR 1, L_0x55d44e9cac50, L_0x55d44e9cacc0, C4<0>, C4<0>;
L_0x55d44e9cae90 .functor AND 1, L_0x55d44e9cb270, L_0x55d44e9cb140, C4<1>, C4<1>;
L_0x55d44e9caf00 .functor OR 1, L_0x55d44e9cad80, L_0x55d44e9cae90, C4<0>, C4<0>;
v0x55d44e22f450_0 .net *"_s0", 0 0, L_0x55d44e9cab70;  1 drivers
v0x55d44e22cad0_0 .net *"_s10", 0 0, L_0x55d44e9cae90;  1 drivers
v0x55d44e22cbb0_0 .net *"_s4", 0 0, L_0x55d44e9cac50;  1 drivers
v0x55d44e220180_0 .net *"_s6", 0 0, L_0x55d44e9cacc0;  1 drivers
v0x55d44e220260_0 .net *"_s8", 0 0, L_0x55d44e9cad80;  1 drivers
v0x55d44e2138a0_0 .net "a", 0 0, L_0x55d44e9cb010;  1 drivers
v0x55d44e222d00_0 .net "b", 0 0, L_0x55d44e9cb140;  1 drivers
v0x55d44e222dc0_0 .net "ca", 0 0, L_0x55d44e9caf00;  1 drivers
v0x55d44e22b790_0 .net "cin", 0 0, L_0x55d44e9cb270;  1 drivers
v0x55d44e22b3b0_0 .net "sum", 0 0, L_0x55d44e9cabe0;  1 drivers
S_0x55d44e2228e0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e232e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9cb3a0 .functor XOR 1, L_0x55d44e9cb930, L_0x55d44e9cba60, C4<0>, C4<0>;
L_0x55d44e9cb410 .functor XOR 1, L_0x55d44e9cb3a0, L_0x55d44e9cbbe0, C4<0>, C4<0>;
L_0x55d44e9cb4d0 .functor AND 1, L_0x55d44e9cb930, L_0x55d44e9cba60, C4<1>, C4<1>;
L_0x55d44e9cb5e0 .functor AND 1, L_0x55d44e9cb930, L_0x55d44e9cbbe0, C4<1>, C4<1>;
L_0x55d44e9cb6a0 .functor OR 1, L_0x55d44e9cb4d0, L_0x55d44e9cb5e0, C4<0>, C4<0>;
L_0x55d44e9cb7b0 .functor AND 1, L_0x55d44e9cbbe0, L_0x55d44e9cba60, C4<1>, C4<1>;
L_0x55d44e9cb820 .functor OR 1, L_0x55d44e9cb6a0, L_0x55d44e9cb7b0, C4<0>, C4<0>;
v0x55d44e2288c0_0 .net *"_s0", 0 0, L_0x55d44e9cb3a0;  1 drivers
v0x55d44e228460_0 .net *"_s10", 0 0, L_0x55d44e9cb7b0;  1 drivers
v0x55d44e228540_0 .net *"_s4", 0 0, L_0x55d44e9cb4d0;  1 drivers
v0x55d44e2258f0_0 .net *"_s6", 0 0, L_0x55d44e9cb5e0;  1 drivers
v0x55d44e2259d0_0 .net *"_s8", 0 0, L_0x55d44e9cb6a0;  1 drivers
v0x55d44e225510_0 .net "a", 0 0, L_0x55d44e9cb930;  1 drivers
v0x55d44e2255d0_0 .net "b", 0 0, L_0x55d44e9cba60;  1 drivers
v0x55d44e222560_0 .net "ca", 0 0, L_0x55d44e9cb820;  1 drivers
v0x55d44e222600_0 .net "cin", 0 0, L_0x55d44e9cbbe0;  1 drivers
v0x55d44e229940_0 .net "sum", 0 0, L_0x55d44e9cb410;  1 drivers
S_0x55d44e22acc0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e232e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9cbd10 .functor XOR 1, L_0x55d44e9cc1b0, L_0x55d44e9cc370, C4<0>, C4<0>;
L_0x55d44e9cbd80 .functor XOR 1, L_0x55d44e9cbd10, L_0x55d44e9cc530, C4<0>, C4<0>;
L_0x55d44e9cbdf0 .functor AND 1, L_0x55d44e9cc1b0, L_0x55d44e9cc370, C4<1>, C4<1>;
L_0x55d44e9cbe60 .functor AND 1, L_0x55d44e9cc1b0, L_0x55d44e9cc530, C4<1>, C4<1>;
L_0x55d44e9cbf20 .functor OR 1, L_0x55d44e9cbdf0, L_0x55d44e9cbe60, C4<0>, C4<0>;
L_0x55d44e9cc030 .functor AND 1, L_0x55d44e9cc530, L_0x55d44e9cc370, C4<1>, C4<1>;
L_0x55d44e9cc0a0 .functor OR 1, L_0x55d44e9cbf20, L_0x55d44e9cc030, C4<0>, C4<0>;
v0x55d44e2269c0_0 .net *"_s0", 0 0, L_0x55d44e9cbd10;  1 drivers
v0x55d44e227d70_0 .net *"_s10", 0 0, L_0x55d44e9cc030;  1 drivers
v0x55d44e227e50_0 .net *"_s4", 0 0, L_0x55d44e9cbdf0;  1 drivers
v0x55d44e2239f0_0 .net *"_s6", 0 0, L_0x55d44e9cbe60;  1 drivers
v0x55d44e223ad0_0 .net *"_s8", 0 0, L_0x55d44e9cbf20;  1 drivers
v0x55d44e224e90_0 .net "a", 0 0, L_0x55d44e9cc1b0;  1 drivers
v0x55d44e220ae0_0 .net "b", 0 0, L_0x55d44e9cc370;  1 drivers
v0x55d44e220ba0_0 .net "ca", 0 0, L_0x55d44e9cc0a0;  1 drivers
v0x55d44e221e70_0 .net "cin", 0 0, L_0x55d44e9cc530;  1 drivers
v0x55d44e2163b0_0 .net "sum", 0 0, L_0x55d44e9cbd80;  1 drivers
S_0x55d44e21bef0 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44e24f130;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e205ab0_0 .net "a", 3 0, L_0x55d44e9cf430;  1 drivers
v0x55d44e205bb0_0 .net "b", 3 0, L_0x55d44e9cf4d0;  1 drivers
v0x55d44e2056d0_0 .net "ca", 3 0, L_0x55d44e9cf2c0;  1 drivers
v0x55d44e205790_0 .net "cin", 3 0, L_0x55d44e9cf5c0;  1 drivers
v0x55d44e1fcc00_0 .net "sum", 3 0, L_0x55d44e9cf220;  1 drivers
L_0x55d44e9cd1e0 .part L_0x55d44e9cf430, 0, 1;
L_0x55d44e9cd310 .part L_0x55d44e9cf4d0, 0, 1;
L_0x55d44e9cd440 .part L_0x55d44e9cf5c0, 0, 1;
L_0x55d44e9cda50 .part L_0x55d44e9cf430, 1, 1;
L_0x55d44e9cdb80 .part L_0x55d44e9cf4d0, 1, 1;
L_0x55d44e9cdcb0 .part L_0x55d44e9cf5c0, 1, 1;
L_0x55d44e9ce3f0 .part L_0x55d44e9cf430, 2, 1;
L_0x55d44e9ce520 .part L_0x55d44e9cf4d0, 2, 1;
L_0x55d44e9ce6a0 .part L_0x55d44e9cf5c0, 2, 1;
L_0x55d44e9cec70 .part L_0x55d44e9cf430, 3, 1;
L_0x55d44e9cee30 .part L_0x55d44e9cf4d0, 3, 1;
L_0x55d44e9ceff0 .part L_0x55d44e9cf5c0, 3, 1;
L_0x55d44e9cf220 .concat8 [ 1 1 1 1], L_0x55d44e9ccc80, L_0x55d44e9cd5e0, L_0x55d44e9cde90, L_0x55d44e9ce840;
L_0x55d44e9cf2c0 .concat8 [ 1 1 1 1], L_0x55d44e9cd0d0, L_0x55d44e9cd940, L_0x55d44e9ce2e0, L_0x55d44e9ceb60;
S_0x55d44e218fa0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e21bef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9cc6f0 .functor XOR 1, L_0x55d44e9cd1e0, L_0x55d44e9cd310, C4<0>, C4<0>;
L_0x55d44e9ccc80 .functor XOR 1, L_0x55d44e9cc6f0, L_0x55d44e9cd440, C4<0>, C4<0>;
L_0x55d44e9ccd40 .functor AND 1, L_0x55d44e9cd1e0, L_0x55d44e9cd310, C4<1>, C4<1>;
L_0x55d44e9cce50 .functor AND 1, L_0x55d44e9cd1e0, L_0x55d44e9cd440, C4<1>, C4<1>;
L_0x55d44e9ccf10 .functor OR 1, L_0x55d44e9ccd40, L_0x55d44e9cce50, C4<0>, C4<0>;
L_0x55d44e9cd020 .functor AND 1, L_0x55d44e9cd440, L_0x55d44e9cd310, C4<1>, C4<1>;
L_0x55d44e9cd0d0 .functor OR 1, L_0x55d44e9ccf10, L_0x55d44e9cd020, C4<0>, C4<0>;
v0x55d44e218bc0_0 .net *"_s0", 0 0, L_0x55d44e9cc6f0;  1 drivers
v0x55d44e218c60_0 .net *"_s10", 0 0, L_0x55d44e9cd020;  1 drivers
v0x55d44e215c10_0 .net *"_s4", 0 0, L_0x55d44e9ccd40;  1 drivers
v0x55d44e215d00_0 .net *"_s6", 0 0, L_0x55d44e9cce50;  1 drivers
v0x55d44e21cf40_0 .net *"_s8", 0 0, L_0x55d44e9ccf10;  1 drivers
v0x55d44e21e370_0 .net "a", 0 0, L_0x55d44e9cd1e0;  1 drivers
v0x55d44e21e430_0 .net "b", 0 0, L_0x55d44e9cd310;  1 drivers
v0x55d44e219ff0_0 .net "ca", 0 0, L_0x55d44e9cd0d0;  1 drivers
v0x55d44e21a090_0 .net "cin", 0 0, L_0x55d44e9cd440;  1 drivers
v0x55d44e21b4d0_0 .net "sum", 0 0, L_0x55d44e9ccc80;  1 drivers
S_0x55d44e2170a0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e21bef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9cd570 .functor XOR 1, L_0x55d44e9cda50, L_0x55d44e9cdb80, C4<0>, C4<0>;
L_0x55d44e9cd5e0 .functor XOR 1, L_0x55d44e9cd570, L_0x55d44e9cdcb0, C4<0>, C4<0>;
L_0x55d44e9cd650 .functor AND 1, L_0x55d44e9cda50, L_0x55d44e9cdb80, C4<1>, C4<1>;
L_0x55d44e9cd6c0 .functor AND 1, L_0x55d44e9cda50, L_0x55d44e9cdcb0, C4<1>, C4<1>;
L_0x55d44e9cd780 .functor OR 1, L_0x55d44e9cd650, L_0x55d44e9cd6c0, C4<0>, C4<0>;
L_0x55d44e9cd890 .functor AND 1, L_0x55d44e9cdcb0, L_0x55d44e9cdb80, C4<1>, C4<1>;
L_0x55d44e9cd940 .functor OR 1, L_0x55d44e9cd780, L_0x55d44e9cd890, C4<0>, C4<0>;
v0x55d44e218550_0 .net *"_s0", 0 0, L_0x55d44e9cd570;  1 drivers
v0x55d44e214190_0 .net *"_s10", 0 0, L_0x55d44e9cd890;  1 drivers
v0x55d44e214270_0 .net *"_s4", 0 0, L_0x55d44e9cd650;  1 drivers
v0x55d44e215520_0 .net *"_s6", 0 0, L_0x55d44e9cd6c0;  1 drivers
v0x55d44e215600_0 .net *"_s8", 0 0, L_0x55d44e9cd780;  1 drivers
v0x55d44e209a60_0 .net "a", 0 0, L_0x55d44e9cda50;  1 drivers
v0x55d44e209b20_0 .net "b", 0 0, L_0x55d44e9cdb80;  1 drivers
v0x55d44e2124f0_0 .net "ca", 0 0, L_0x55d44e9cd940;  1 drivers
v0x55d44e212590_0 .net "cin", 0 0, L_0x55d44e9cdcb0;  1 drivers
v0x55d44e2121c0_0 .net "sum", 0 0, L_0x55d44e9cd5e0;  1 drivers
S_0x55d44e209640 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e21bef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9cde20 .functor XOR 1, L_0x55d44e9ce3f0, L_0x55d44e9ce520, C4<0>, C4<0>;
L_0x55d44e9cde90 .functor XOR 1, L_0x55d44e9cde20, L_0x55d44e9ce6a0, C4<0>, C4<0>;
L_0x55d44e9cdf50 .functor AND 1, L_0x55d44e9ce3f0, L_0x55d44e9ce520, C4<1>, C4<1>;
L_0x55d44e9ce060 .functor AND 1, L_0x55d44e9ce3f0, L_0x55d44e9ce6a0, C4<1>, C4<1>;
L_0x55d44e9ce120 .functor OR 1, L_0x55d44e9cdf50, L_0x55d44e9ce060, C4<0>, C4<0>;
L_0x55d44e9ce230 .functor AND 1, L_0x55d44e9ce6a0, L_0x55d44e9ce520, C4<1>, C4<1>;
L_0x55d44e9ce2e0 .functor OR 1, L_0x55d44e9ce120, L_0x55d44e9ce230, C4<0>, C4<0>;
v0x55d44e20f650_0 .net *"_s0", 0 0, L_0x55d44e9cde20;  1 drivers
v0x55d44e20f1c0_0 .net *"_s10", 0 0, L_0x55d44e9ce230;  1 drivers
v0x55d44e20f2a0_0 .net *"_s4", 0 0, L_0x55d44e9cdf50;  1 drivers
v0x55d44e20c650_0 .net *"_s6", 0 0, L_0x55d44e9ce060;  1 drivers
v0x55d44e20c730_0 .net *"_s8", 0 0, L_0x55d44e9ce120;  1 drivers
v0x55d44e20c2e0_0 .net "a", 0 0, L_0x55d44e9ce3f0;  1 drivers
v0x55d44e2092c0_0 .net "b", 0 0, L_0x55d44e9ce520;  1 drivers
v0x55d44e209380_0 .net "ca", 0 0, L_0x55d44e9ce2e0;  1 drivers
v0x55d44e2105f0_0 .net "cin", 0 0, L_0x55d44e9ce6a0;  1 drivers
v0x55d44e211a20_0 .net "sum", 0 0, L_0x55d44e9cde90;  1 drivers
S_0x55d44e20d6a0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e21bef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9ce7d0 .functor XOR 1, L_0x55d44e9cec70, L_0x55d44e9cee30, C4<0>, C4<0>;
L_0x55d44e9ce840 .functor XOR 1, L_0x55d44e9ce7d0, L_0x55d44e9ceff0, C4<0>, C4<0>;
L_0x55d44e9ce8b0 .functor AND 1, L_0x55d44e9cec70, L_0x55d44e9cee30, C4<1>, C4<1>;
L_0x55d44e9ce920 .functor AND 1, L_0x55d44e9cec70, L_0x55d44e9ceff0, C4<1>, C4<1>;
L_0x55d44e9ce9e0 .functor OR 1, L_0x55d44e9ce8b0, L_0x55d44e9ce920, C4<0>, C4<0>;
L_0x55d44e9ceaf0 .functor AND 1, L_0x55d44e9ceff0, L_0x55d44e9cee30, C4<1>, C4<1>;
L_0x55d44e9ceb60 .functor OR 1, L_0x55d44e9ce9e0, L_0x55d44e9ceaf0, C4<0>, C4<0>;
v0x55d44e20eb50_0 .net *"_s0", 0 0, L_0x55d44e9ce7d0;  1 drivers
v0x55d44e20a750_0 .net *"_s10", 0 0, L_0x55d44e9ceaf0;  1 drivers
v0x55d44e20a830_0 .net *"_s4", 0 0, L_0x55d44e9ce8b0;  1 drivers
v0x55d44e20bb80_0 .net *"_s6", 0 0, L_0x55d44e9ce920;  1 drivers
v0x55d44e20bc60_0 .net *"_s8", 0 0, L_0x55d44e9ce9e0;  1 drivers
v0x55d44e207840_0 .net "a", 0 0, L_0x55d44e9cec70;  1 drivers
v0x55d44e207900_0 .net "b", 0 0, L_0x55d44e9cee30;  1 drivers
v0x55d44e208bd0_0 .net "ca", 0 0, L_0x55d44e9ceb60;  1 drivers
v0x55d44e208c70_0 .net "cin", 0 0, L_0x55d44e9ceff0;  1 drivers
v0x55d44e1fd0d0_0 .net "sum", 0 0, L_0x55d44e9ce840;  1 drivers
S_0x55d44e202b60 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44e24f130;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e1ede30_0 .net "a", 3 0, L_0x55d44e9d1dd0;  1 drivers
v0x55d44e1edf30_0 .net "b", 3 0, L_0x55d44e9d1f00;  1 drivers
v0x55d44e1e2370_0 .net "ca", 3 0, L_0x55d44e9d1c60;  1 drivers
v0x55d44e1e2430_0 .net "cin", 3 0, L_0x55d44e9d2030;  1 drivers
v0x55d44e1eae00_0 .net "sum", 3 0, L_0x55d44e9d1bc0;  1 drivers
L_0x55d44e9cfb80 .part L_0x55d44e9d1dd0, 0, 1;
L_0x55d44e9cfcb0 .part L_0x55d44e9d1f00, 0, 1;
L_0x55d44e9cfde0 .part L_0x55d44e9d2030, 0, 1;
L_0x55d44e9d03f0 .part L_0x55d44e9d1dd0, 1, 1;
L_0x55d44e9d0520 .part L_0x55d44e9d1f00, 1, 1;
L_0x55d44e9d0650 .part L_0x55d44e9d2030, 1, 1;
L_0x55d44e9d0d90 .part L_0x55d44e9d1dd0, 2, 1;
L_0x55d44e9d0ec0 .part L_0x55d44e9d1f00, 2, 1;
L_0x55d44e9d1040 .part L_0x55d44e9d2030, 2, 1;
L_0x55d44e9d1610 .part L_0x55d44e9d1dd0, 3, 1;
L_0x55d44e9d17d0 .part L_0x55d44e9d1f00, 3, 1;
L_0x55d44e9d1990 .part L_0x55d44e9d2030, 3, 1;
L_0x55d44e9d1bc0 .concat8 [ 1 1 1 1], L_0x55d44e9cf660, L_0x55d44e9cff80, L_0x55d44e9d0830, L_0x55d44e9d11e0;
L_0x55d44e9d1c60 .concat8 [ 1 1 1 1], L_0x55d44e9cfa70, L_0x55d44e9d02e0, L_0x55d44e9d0c80, L_0x55d44e9d1500;
S_0x55d44e1ffc10 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e202b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9cf1b0 .functor XOR 1, L_0x55d44e9cfb80, L_0x55d44e9cfcb0, C4<0>, C4<0>;
L_0x55d44e9cf660 .functor XOR 1, L_0x55d44e9cf1b0, L_0x55d44e9cfde0, C4<0>, C4<0>;
L_0x55d44e9cf720 .functor AND 1, L_0x55d44e9cfb80, L_0x55d44e9cfcb0, C4<1>, C4<1>;
L_0x55d44e9cf830 .functor AND 1, L_0x55d44e9cfb80, L_0x55d44e9cfde0, C4<1>, C4<1>;
L_0x55d44e9cf8f0 .functor OR 1, L_0x55d44e9cf720, L_0x55d44e9cf830, C4<0>, C4<0>;
L_0x55d44e9cfa00 .functor AND 1, L_0x55d44e9cfde0, L_0x55d44e9cfcb0, C4<1>, C4<1>;
L_0x55d44e9cfa70 .functor OR 1, L_0x55d44e9cf8f0, L_0x55d44e9cfa00, C4<0>, C4<0>;
v0x55d44e1ff8b0_0 .net *"_s0", 0 0, L_0x55d44e9cf1b0;  1 drivers
v0x55d44e1fc880_0 .net *"_s10", 0 0, L_0x55d44e9cfa00;  1 drivers
v0x55d44e1fc960_0 .net *"_s4", 0 0, L_0x55d44e9cf720;  1 drivers
v0x55d44e203bb0_0 .net *"_s6", 0 0, L_0x55d44e9cf830;  1 drivers
v0x55d44e203c90_0 .net *"_s8", 0 0, L_0x55d44e9cf8f0;  1 drivers
v0x55d44e204fe0_0 .net "a", 0 0, L_0x55d44e9cfb80;  1 drivers
v0x55d44e205080_0 .net "b", 0 0, L_0x55d44e9cfcb0;  1 drivers
v0x55d44e200c60_0 .net "ca", 0 0, L_0x55d44e9cfa70;  1 drivers
v0x55d44e200d20_0 .net "cin", 0 0, L_0x55d44e9cfde0;  1 drivers
v0x55d44e202140_0 .net "sum", 0 0, L_0x55d44e9cf660;  1 drivers
S_0x55d44e1fdd30 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e202b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9cff10 .functor XOR 1, L_0x55d44e9d03f0, L_0x55d44e9d0520, C4<0>, C4<0>;
L_0x55d44e9cff80 .functor XOR 1, L_0x55d44e9cff10, L_0x55d44e9d0650, C4<0>, C4<0>;
L_0x55d44e9cfff0 .functor AND 1, L_0x55d44e9d03f0, L_0x55d44e9d0520, C4<1>, C4<1>;
L_0x55d44e9d0060 .functor AND 1, L_0x55d44e9d03f0, L_0x55d44e9d0650, C4<1>, C4<1>;
L_0x55d44e9d0120 .functor OR 1, L_0x55d44e9cfff0, L_0x55d44e9d0060, C4<0>, C4<0>;
L_0x55d44e9d0230 .functor AND 1, L_0x55d44e9d0650, L_0x55d44e9d0520, C4<1>, C4<1>;
L_0x55d44e9d02e0 .functor OR 1, L_0x55d44e9d0120, L_0x55d44e9d0230, C4<0>, C4<0>;
v0x55d44e1ff1e0_0 .net *"_s0", 0 0, L_0x55d44e9cff10;  1 drivers
v0x55d44e1fad60_0 .net *"_s10", 0 0, L_0x55d44e9d0230;  1 drivers
v0x55d44e1fae20_0 .net *"_s4", 0 0, L_0x55d44e9cfff0;  1 drivers
v0x55d44e1fc1b0_0 .net *"_s6", 0 0, L_0x55d44e9d0060;  1 drivers
v0x55d44e1fc290_0 .net *"_s8", 0 0, L_0x55d44e9d0120;  1 drivers
v0x55d44e1f9690_0 .net "a", 0 0, L_0x55d44e9d03f0;  1 drivers
v0x55d44e1ec140_0 .net "b", 0 0, L_0x55d44e9d0520;  1 drivers
v0x55d44e1ec200_0 .net "ca", 0 0, L_0x55d44e9d02e0;  1 drivers
v0x55d44e1df7f0_0 .net "cin", 0 0, L_0x55d44e9d0650;  1 drivers
v0x55d44e1eecc0_0 .net "sum", 0 0, L_0x55d44e9cff80;  1 drivers
S_0x55d44e1f7750 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e202b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9d07c0 .functor XOR 1, L_0x55d44e9d0d90, L_0x55d44e9d0ec0, C4<0>, C4<0>;
L_0x55d44e9d0830 .functor XOR 1, L_0x55d44e9d07c0, L_0x55d44e9d1040, C4<0>, C4<0>;
L_0x55d44e9d08f0 .functor AND 1, L_0x55d44e9d0d90, L_0x55d44e9d0ec0, C4<1>, C4<1>;
L_0x55d44e9d0a00 .functor AND 1, L_0x55d44e9d0d90, L_0x55d44e9d1040, C4<1>, C4<1>;
L_0x55d44e9d0ac0 .functor OR 1, L_0x55d44e9d08f0, L_0x55d44e9d0a00, C4<0>, C4<0>;
L_0x55d44e9d0bd0 .functor AND 1, L_0x55d44e9d1040, L_0x55d44e9d0ec0, C4<1>, C4<1>;
L_0x55d44e9d0c80 .functor OR 1, L_0x55d44e9d0ac0, L_0x55d44e9d0bd0, C4<0>, C4<0>;
v0x55d44e1f73f0_0 .net *"_s0", 0 0, L_0x55d44e9d07c0;  1 drivers
v0x55d44e1ee8a0_0 .net *"_s10", 0 0, L_0x55d44e9d0bd0;  1 drivers
v0x55d44e1ee980_0 .net *"_s4", 0 0, L_0x55d44e9d08f0;  1 drivers
v0x55d44e1f4800_0 .net *"_s6", 0 0, L_0x55d44e9d0a00;  1 drivers
v0x55d44e1f48e0_0 .net *"_s8", 0 0, L_0x55d44e9d0ac0;  1 drivers
v0x55d44e1f4420_0 .net "a", 0 0, L_0x55d44e9d0d90;  1 drivers
v0x55d44e1f44e0_0 .net "b", 0 0, L_0x55d44e9d0ec0;  1 drivers
v0x55d44e1f18b0_0 .net "ca", 0 0, L_0x55d44e9d0c80;  1 drivers
v0x55d44e1f1950_0 .net "cin", 0 0, L_0x55d44e9d1040;  1 drivers
v0x55d44e1f1580_0 .net "sum", 0 0, L_0x55d44e9d0830;  1 drivers
S_0x55d44e1ee520 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e202b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9d1170 .functor XOR 1, L_0x55d44e9d1610, L_0x55d44e9d17d0, C4<0>, C4<0>;
L_0x55d44e9d11e0 .functor XOR 1, L_0x55d44e9d1170, L_0x55d44e9d1990, C4<0>, C4<0>;
L_0x55d44e9d1250 .functor AND 1, L_0x55d44e9d1610, L_0x55d44e9d17d0, C4<1>, C4<1>;
L_0x55d44e9d12c0 .functor AND 1, L_0x55d44e9d1610, L_0x55d44e9d1990, C4<1>, C4<1>;
L_0x55d44e9d1380 .functor OR 1, L_0x55d44e9d1250, L_0x55d44e9d12c0, C4<0>, C4<0>;
L_0x55d44e9d1490 .functor AND 1, L_0x55d44e9d1990, L_0x55d44e9d17d0, C4<1>, C4<1>;
L_0x55d44e9d1500 .functor OR 1, L_0x55d44e9d1380, L_0x55d44e9d1490, C4<0>, C4<0>;
v0x55d44e1f58d0_0 .net *"_s0", 0 0, L_0x55d44e9d1170;  1 drivers
v0x55d44e1f6c80_0 .net *"_s10", 0 0, L_0x55d44e9d1490;  1 drivers
v0x55d44e1f6d60_0 .net *"_s4", 0 0, L_0x55d44e9d1250;  1 drivers
v0x55d44e1f2900_0 .net *"_s6", 0 0, L_0x55d44e9d12c0;  1 drivers
v0x55d44e1f29e0_0 .net *"_s8", 0 0, L_0x55d44e9d1380;  1 drivers
v0x55d44e1f3da0_0 .net "a", 0 0, L_0x55d44e9d1610;  1 drivers
v0x55d44e1ef9b0_0 .net "b", 0 0, L_0x55d44e9d17d0;  1 drivers
v0x55d44e1efa70_0 .net "ca", 0 0, L_0x55d44e9d1500;  1 drivers
v0x55d44e1f0de0_0 .net "cin", 0 0, L_0x55d44e9d1990;  1 drivers
v0x55d44e1ecaa0_0 .net "sum", 0 0, L_0x55d44e9d11e0;  1 drivers
S_0x55d44e1e1bd0 .scope module, "FA_1" "thirtBitAdder" 5 14, 6 3 0, S_0x55d44e2bbe20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44e113290_0 .net "a", 31 0, L_0x55d44e9e8b40;  1 drivers
v0x55d44e113390_0 .net "b", 31 0, L_0x55d44e9e8c30;  1 drivers
v0x55d44e1146c0_0 .net "ca", 31 0, L_0x55d44e9e89b0;  1 drivers
v0x55d44e114780_0 .net "cin", 31 0, L_0x55d44e9e8d20;  1 drivers
v0x55d44e110380_0 .net "sum", 31 0, L_0x55d44e9e8870;  1 drivers
L_0x55d44e9dd880 .part L_0x55d44e9e8b40, 0, 16;
L_0x55d44e9dd920 .part L_0x55d44e9e8c30, 0, 16;
L_0x55d44e9dd9c0 .part L_0x55d44e9e8d20, 0, 16;
L_0x55d44e9e85a0 .part L_0x55d44e9e8b40, 16, 16;
L_0x55d44e9e8690 .part L_0x55d44e9e8c30, 16, 16;
L_0x55d44e9e8780 .part L_0x55d44e9e8d20, 16, 16;
L_0x55d44e9e8870 .concat8 [ 16 16 0 0], L_0x55d44e9dd580, L_0x55d44e9e82a0;
L_0x55d44e9e89b0 .concat8 [ 16 16 0 0], L_0x55d44e9dd620, L_0x55d44e9e8340;
S_0x55d44e1ea330 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44e1e1bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44e1803b0_0 .net "a", 15 0, L_0x55d44e9dd880;  1 drivers
v0x55d44e180490_0 .net "b", 15 0, L_0x55d44e9dd920;  1 drivers
v0x55d44e1817e0_0 .net "ca", 15 0, L_0x55d44e9dd620;  1 drivers
v0x55d44e181880_0 .net "cin", 15 0, L_0x55d44e9dd9c0;  1 drivers
v0x55d44e17d460_0 .net "sum", 15 0, L_0x55d44e9dd580;  1 drivers
L_0x55d44e9d5390 .part L_0x55d44e9dd880, 0, 4;
L_0x55d44e9d5430 .part L_0x55d44e9dd920, 0, 4;
L_0x55d44e9d54d0 .part L_0x55d44e9dd9c0, 0, 4;
L_0x55d44e9d7d20 .part L_0x55d44e9dd880, 4, 4;
L_0x55d44e9d7e10 .part L_0x55d44e9dd920, 4, 4;
L_0x55d44e9d7f00 .part L_0x55d44e9dd9c0, 4, 4;
L_0x55d44e9da7e0 .part L_0x55d44e9dd880, 8, 4;
L_0x55d44e9da880 .part L_0x55d44e9dd920, 8, 4;
L_0x55d44e9da970 .part L_0x55d44e9dd9c0, 8, 4;
L_0x55d44e9dd180 .part L_0x55d44e9dd880, 12, 4;
L_0x55d44e9dd2b0 .part L_0x55d44e9dd920, 12, 4;
L_0x55d44e9dd3e0 .part L_0x55d44e9dd9c0, 12, 4;
L_0x55d44e9dd580 .concat8 [ 4 4 4 4], L_0x55d44e9d5180, L_0x55d44e9d7b10, L_0x55d44e9da5d0, L_0x55d44e9dcf70;
L_0x55d44e9dd620 .concat8 [ 4 4 4 4], L_0x55d44e9d5220, L_0x55d44e9d7bb0, L_0x55d44e9da670, L_0x55d44e9dd010;
S_0x55d44e1e5fb0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44e1ea330;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e1cfb70_0 .net "a", 3 0, L_0x55d44e9d5390;  1 drivers
v0x55d44e1cfc70_0 .net "b", 3 0, L_0x55d44e9d5430;  1 drivers
v0x55d44e1d0fa0_0 .net "ca", 3 0, L_0x55d44e9d5220;  1 drivers
v0x55d44e1d1060_0 .net "cin", 3 0, L_0x55d44e9d54d0;  1 drivers
v0x55d44e1ccc20_0 .net "sum", 3 0, L_0x55d44e9d5180;  1 drivers
L_0x55d44e9d3140 .part L_0x55d44e9d5390, 0, 1;
L_0x55d44e9d3270 .part L_0x55d44e9d5430, 0, 1;
L_0x55d44e9d33a0 .part L_0x55d44e9d54d0, 0, 1;
L_0x55d44e9d39b0 .part L_0x55d44e9d5390, 1, 1;
L_0x55d44e9d3ae0 .part L_0x55d44e9d5430, 1, 1;
L_0x55d44e9d3c10 .part L_0x55d44e9d54d0, 1, 1;
L_0x55d44e9d4350 .part L_0x55d44e9d5390, 2, 1;
L_0x55d44e9d4480 .part L_0x55d44e9d5430, 2, 1;
L_0x55d44e9d4600 .part L_0x55d44e9d54d0, 2, 1;
L_0x55d44e9d4bd0 .part L_0x55d44e9d5390, 3, 1;
L_0x55d44e9d4d90 .part L_0x55d44e9d5430, 3, 1;
L_0x55d44e9d4f50 .part L_0x55d44e9d54d0, 3, 1;
L_0x55d44e9d5180 .concat8 [ 1 1 1 1], L_0x55d44e9d1b50, L_0x55d44e9d3540, L_0x55d44e9d3df0, L_0x55d44e9d47a0;
L_0x55d44e9d5220 .concat8 [ 1 1 1 1], L_0x55d44e9d3030, L_0x55d44e9d38a0, L_0x55d44e9d4240, L_0x55d44e9d4ac0;
S_0x55d44e1e3060 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e1e5fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9d2160 .functor XOR 1, L_0x55d44e9d3140, L_0x55d44e9d3270, C4<0>, C4<0>;
L_0x55d44e9d1b50 .functor XOR 1, L_0x55d44e9d2160, L_0x55d44e9d33a0, C4<0>, C4<0>;
L_0x55d44e9d2ce0 .functor AND 1, L_0x55d44e9d3140, L_0x55d44e9d3270, C4<1>, C4<1>;
L_0x55d44e9d2df0 .functor AND 1, L_0x55d44e9d3140, L_0x55d44e9d33a0, C4<1>, C4<1>;
L_0x55d44e9d2eb0 .functor OR 1, L_0x55d44e9d2ce0, L_0x55d44e9d2df0, C4<0>, C4<0>;
L_0x55d44e9d2fc0 .functor AND 1, L_0x55d44e9d33a0, L_0x55d44e9d3270, C4<1>, C4<1>;
L_0x55d44e9d3030 .functor OR 1, L_0x55d44e9d2eb0, L_0x55d44e9d2fc0, C4<0>, C4<0>;
v0x55d44e1e4510_0 .net *"_s0", 0 0, L_0x55d44e9d2160;  1 drivers
v0x55d44e1e0150_0 .net *"_s10", 0 0, L_0x55d44e9d2fc0;  1 drivers
v0x55d44e1e0230_0 .net *"_s4", 0 0, L_0x55d44e9d2ce0;  1 drivers
v0x55d44e1e14e0_0 .net *"_s6", 0 0, L_0x55d44e9d2df0;  1 drivers
v0x55d44e1e15c0_0 .net *"_s8", 0 0, L_0x55d44e9d2eb0;  1 drivers
v0x55d44e1d5a90_0 .net "a", 0 0, L_0x55d44e9d3140;  1 drivers
v0x55d44e1de4b0_0 .net "b", 0 0, L_0x55d44e9d3270;  1 drivers
v0x55d44e1de570_0 .net "ca", 0 0, L_0x55d44e9d3030;  1 drivers
v0x55d44e1de0d0_0 .net "cin", 0 0, L_0x55d44e9d33a0;  1 drivers
v0x55d44e1d5600_0 .net "sum", 0 0, L_0x55d44e9d1b50;  1 drivers
S_0x55d44e1db560 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e1e5fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9d34d0 .functor XOR 1, L_0x55d44e9d39b0, L_0x55d44e9d3ae0, C4<0>, C4<0>;
L_0x55d44e9d3540 .functor XOR 1, L_0x55d44e9d34d0, L_0x55d44e9d3c10, C4<0>, C4<0>;
L_0x55d44e9d35b0 .functor AND 1, L_0x55d44e9d39b0, L_0x55d44e9d3ae0, C4<1>, C4<1>;
L_0x55d44e9d3620 .functor AND 1, L_0x55d44e9d39b0, L_0x55d44e9d3c10, C4<1>, C4<1>;
L_0x55d44e9d36e0 .functor OR 1, L_0x55d44e9d35b0, L_0x55d44e9d3620, C4<0>, C4<0>;
L_0x55d44e9d37f0 .functor AND 1, L_0x55d44e9d3c10, L_0x55d44e9d3ae0, C4<1>, C4<1>;
L_0x55d44e9d38a0 .functor OR 1, L_0x55d44e9d36e0, L_0x55d44e9d37f0, C4<0>, C4<0>;
v0x55d44e1db200_0 .net *"_s0", 0 0, L_0x55d44e9d34d0;  1 drivers
v0x55d44e1d8610_0 .net *"_s10", 0 0, L_0x55d44e9d37f0;  1 drivers
v0x55d44e1d86f0_0 .net *"_s4", 0 0, L_0x55d44e9d35b0;  1 drivers
v0x55d44e1d8230_0 .net *"_s6", 0 0, L_0x55d44e9d3620;  1 drivers
v0x55d44e1d8310_0 .net *"_s8", 0 0, L_0x55d44e9d36e0;  1 drivers
v0x55d44e1d5280_0 .net "a", 0 0, L_0x55d44e9d39b0;  1 drivers
v0x55d44e1d5320_0 .net "b", 0 0, L_0x55d44e9d3ae0;  1 drivers
v0x55d44e1dc5b0_0 .net "ca", 0 0, L_0x55d44e9d38a0;  1 drivers
v0x55d44e1dc670_0 .net "cin", 0 0, L_0x55d44e9d3c10;  1 drivers
v0x55d44e1dda90_0 .net "sum", 0 0, L_0x55d44e9d3540;  1 drivers
S_0x55d44e1d9660 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e1e5fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9d3d80 .functor XOR 1, L_0x55d44e9d4350, L_0x55d44e9d4480, C4<0>, C4<0>;
L_0x55d44e9d3df0 .functor XOR 1, L_0x55d44e9d3d80, L_0x55d44e9d4600, C4<0>, C4<0>;
L_0x55d44e9d3eb0 .functor AND 1, L_0x55d44e9d4350, L_0x55d44e9d4480, C4<1>, C4<1>;
L_0x55d44e9d3fc0 .functor AND 1, L_0x55d44e9d4350, L_0x55d44e9d4600, C4<1>, C4<1>;
L_0x55d44e9d4080 .functor OR 1, L_0x55d44e9d3eb0, L_0x55d44e9d3fc0, C4<0>, C4<0>;
L_0x55d44e9d4190 .functor AND 1, L_0x55d44e9d4600, L_0x55d44e9d4480, C4<1>, C4<1>;
L_0x55d44e9d4240 .functor OR 1, L_0x55d44e9d4080, L_0x55d44e9d4190, C4<0>, C4<0>;
v0x55d44e1dab10_0 .net *"_s0", 0 0, L_0x55d44e9d3d80;  1 drivers
v0x55d44e1d6710_0 .net *"_s10", 0 0, L_0x55d44e9d4190;  1 drivers
v0x55d44e1d67f0_0 .net *"_s4", 0 0, L_0x55d44e9d3eb0;  1 drivers
v0x55d44e1d7b40_0 .net *"_s6", 0 0, L_0x55d44e9d3fc0;  1 drivers
v0x55d44e1d7c20_0 .net *"_s8", 0 0, L_0x55d44e9d4080;  1 drivers
v0x55d44e1d3800_0 .net "a", 0 0, L_0x55d44e9d4350;  1 drivers
v0x55d44e1d38c0_0 .net "b", 0 0, L_0x55d44e9d4480;  1 drivers
v0x55d44e1d4b90_0 .net "ca", 0 0, L_0x55d44e9d4240;  1 drivers
v0x55d44e1d4c30_0 .net "cin", 0 0, L_0x55d44e9d4600;  1 drivers
v0x55d44e1c9090_0 .net "sum", 0 0, L_0x55d44e9d3df0;  1 drivers
S_0x55d44e1d1690 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e1e5fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9d4730 .functor XOR 1, L_0x55d44e9d4bd0, L_0x55d44e9d4d90, C4<0>, C4<0>;
L_0x55d44e9d47a0 .functor XOR 1, L_0x55d44e9d4730, L_0x55d44e9d4f50, C4<0>, C4<0>;
L_0x55d44e9d4810 .functor AND 1, L_0x55d44e9d4bd0, L_0x55d44e9d4d90, C4<1>, C4<1>;
L_0x55d44e9d4880 .functor AND 1, L_0x55d44e9d4bd0, L_0x55d44e9d4f50, C4<1>, C4<1>;
L_0x55d44e9d4940 .functor OR 1, L_0x55d44e9d4810, L_0x55d44e9d4880, C4<0>, C4<0>;
L_0x55d44e9d4a50 .functor AND 1, L_0x55d44e9d4f50, L_0x55d44e9d4d90, C4<1>, C4<1>;
L_0x55d44e9d4ac0 .functor OR 1, L_0x55d44e9d4940, L_0x55d44e9d4a50, C4<0>, C4<0>;
v0x55d44e1d1b30_0 .net *"_s0", 0 0, L_0x55d44e9d4730;  1 drivers
v0x55d44e1c8bc0_0 .net *"_s10", 0 0, L_0x55d44e9d4a50;  1 drivers
v0x55d44e1c8ca0_0 .net *"_s4", 0 0, L_0x55d44e9d4810;  1 drivers
v0x55d44e1ceb50_0 .net *"_s6", 0 0, L_0x55d44e9d4880;  1 drivers
v0x55d44e1ce740_0 .net *"_s8", 0 0, L_0x55d44e9d4940;  1 drivers
v0x55d44e1cbbd0_0 .net "a", 0 0, L_0x55d44e9d4bd0;  1 drivers
v0x55d44e1cbc90_0 .net "b", 0 0, L_0x55d44e9d4d90;  1 drivers
v0x55d44e1cb7f0_0 .net "ca", 0 0, L_0x55d44e9d4ac0;  1 drivers
v0x55d44e1cb890_0 .net "cin", 0 0, L_0x55d44e9d4f50;  1 drivers
v0x55d44e1c8840_0 .net "sum", 0 0, L_0x55d44e9d47a0;  1 drivers
S_0x55d44e1ce050 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44e1ea330;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e1b1d10_0 .net "a", 3 0, L_0x55d44e9d7d20;  1 drivers
v0x55d44e1b1e10_0 .net "b", 3 0, L_0x55d44e9d7e10;  1 drivers
v0x55d44e1b1930_0 .net "ca", 3 0, L_0x55d44e9d7bb0;  1 drivers
v0x55d44e1b19f0_0 .net "cin", 3 0, L_0x55d44e9d7f00;  1 drivers
v0x55d44e1ae980_0 .net "sum", 3 0, L_0x55d44e9d7b10;  1 drivers
L_0x55d44e9d5ad0 .part L_0x55d44e9d7d20, 0, 1;
L_0x55d44e9d5c00 .part L_0x55d44e9d7e10, 0, 1;
L_0x55d44e9d5d30 .part L_0x55d44e9d7f00, 0, 1;
L_0x55d44e9d6340 .part L_0x55d44e9d7d20, 1, 1;
L_0x55d44e9d6470 .part L_0x55d44e9d7e10, 1, 1;
L_0x55d44e9d65a0 .part L_0x55d44e9d7f00, 1, 1;
L_0x55d44e9d6ce0 .part L_0x55d44e9d7d20, 2, 1;
L_0x55d44e9d6e10 .part L_0x55d44e9d7e10, 2, 1;
L_0x55d44e9d6f90 .part L_0x55d44e9d7f00, 2, 1;
L_0x55d44e9d7560 .part L_0x55d44e9d7d20, 3, 1;
L_0x55d44e9d7720 .part L_0x55d44e9d7e10, 3, 1;
L_0x55d44e9d78e0 .part L_0x55d44e9d7f00, 3, 1;
L_0x55d44e9d7b10 .concat8 [ 1 1 1 1], L_0x55d44e9d5570, L_0x55d44e9d5ed0, L_0x55d44e9d6780, L_0x55d44e9d7130;
L_0x55d44e9d7bb0 .concat8 [ 1 1 1 1], L_0x55d44e9d59c0, L_0x55d44e9d6230, L_0x55d44e9d6bd0, L_0x55d44e9d7450;
S_0x55d44e1cb100 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e1ce050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9d5110 .functor XOR 1, L_0x55d44e9d5ad0, L_0x55d44e9d5c00, C4<0>, C4<0>;
L_0x55d44e9d5570 .functor XOR 1, L_0x55d44e9d5110, L_0x55d44e9d5d30, C4<0>, C4<0>;
L_0x55d44e9d5630 .functor AND 1, L_0x55d44e9d5ad0, L_0x55d44e9d5c00, C4<1>, C4<1>;
L_0x55d44e9d5740 .functor AND 1, L_0x55d44e9d5ad0, L_0x55d44e9d5d30, C4<1>, C4<1>;
L_0x55d44e9d5800 .functor OR 1, L_0x55d44e9d5630, L_0x55d44e9d5740, C4<0>, C4<0>;
L_0x55d44e9d5910 .functor AND 1, L_0x55d44e9d5d30, L_0x55d44e9d5c00, C4<1>, C4<1>;
L_0x55d44e9d59c0 .functor OR 1, L_0x55d44e9d5800, L_0x55d44e9d5910, C4<0>, C4<0>;
v0x55d44e1c6dc0_0 .net *"_s0", 0 0, L_0x55d44e9d5110;  1 drivers
v0x55d44e1c6e60_0 .net *"_s10", 0 0, L_0x55d44e9d5910;  1 drivers
v0x55d44e1c8150_0 .net *"_s4", 0 0, L_0x55d44e9d5630;  1 drivers
v0x55d44e1c8240_0 .net *"_s6", 0 0, L_0x55d44e9d5740;  1 drivers
v0x55d44e1c5840_0 .net *"_s8", 0 0, L_0x55d44e9d5800;  1 drivers
v0x55d44e1b8ef0_0 .net "a", 0 0, L_0x55d44e9d5ad0;  1 drivers
v0x55d44e1b8fb0_0 .net "b", 0 0, L_0x55d44e9d5c00;  1 drivers
v0x55d44e1ac5a0_0 .net "ca", 0 0, L_0x55d44e9d59c0;  1 drivers
v0x55d44e1ac640_0 .net "cin", 0 0, L_0x55d44e9d5d30;  1 drivers
v0x55d44e1bbb20_0 .net "sum", 0 0, L_0x55d44e9d5570;  1 drivers
S_0x55d44e1c4500 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e1ce050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9d5e60 .functor XOR 1, L_0x55d44e9d6340, L_0x55d44e9d6470, C4<0>, C4<0>;
L_0x55d44e9d5ed0 .functor XOR 1, L_0x55d44e9d5e60, L_0x55d44e9d65a0, C4<0>, C4<0>;
L_0x55d44e9d5f40 .functor AND 1, L_0x55d44e9d6340, L_0x55d44e9d6470, C4<1>, C4<1>;
L_0x55d44e9d5fb0 .functor AND 1, L_0x55d44e9d6340, L_0x55d44e9d65a0, C4<1>, C4<1>;
L_0x55d44e9d6070 .functor OR 1, L_0x55d44e9d5f40, L_0x55d44e9d5fb0, C4<0>, C4<0>;
L_0x55d44e9d6180 .functor AND 1, L_0x55d44e9d65a0, L_0x55d44e9d6470, C4<1>, C4<1>;
L_0x55d44e9d6230 .functor OR 1, L_0x55d44e9d6070, L_0x55d44e9d6180, C4<0>, C4<0>;
v0x55d44e1c41a0_0 .net *"_s0", 0 0, L_0x55d44e9d5e60;  1 drivers
v0x55d44e1bb650_0 .net *"_s10", 0 0, L_0x55d44e9d6180;  1 drivers
v0x55d44e1bb730_0 .net *"_s4", 0 0, L_0x55d44e9d5f40;  1 drivers
v0x55d44e1c15b0_0 .net *"_s6", 0 0, L_0x55d44e9d5fb0;  1 drivers
v0x55d44e1c1690_0 .net *"_s8", 0 0, L_0x55d44e9d6070;  1 drivers
v0x55d44e1c11d0_0 .net "a", 0 0, L_0x55d44e9d6340;  1 drivers
v0x55d44e1c1290_0 .net "b", 0 0, L_0x55d44e9d6470;  1 drivers
v0x55d44e1be660_0 .net "ca", 0 0, L_0x55d44e9d6230;  1 drivers
v0x55d44e1be720_0 .net "cin", 0 0, L_0x55d44e9d65a0;  1 drivers
v0x55d44e1be330_0 .net "sum", 0 0, L_0x55d44e9d5ed0;  1 drivers
S_0x55d44e1bb2d0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e1ce050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9d6710 .functor XOR 1, L_0x55d44e9d6ce0, L_0x55d44e9d6e10, C4<0>, C4<0>;
L_0x55d44e9d6780 .functor XOR 1, L_0x55d44e9d6710, L_0x55d44e9d6f90, C4<0>, C4<0>;
L_0x55d44e9d6840 .functor AND 1, L_0x55d44e9d6ce0, L_0x55d44e9d6e10, C4<1>, C4<1>;
L_0x55d44e9d6950 .functor AND 1, L_0x55d44e9d6ce0, L_0x55d44e9d6f90, C4<1>, C4<1>;
L_0x55d44e9d6a10 .functor OR 1, L_0x55d44e9d6840, L_0x55d44e9d6950, C4<0>, C4<0>;
L_0x55d44e9d6b20 .functor AND 1, L_0x55d44e9d6f90, L_0x55d44e9d6e10, C4<1>, C4<1>;
L_0x55d44e9d6bd0 .functor OR 1, L_0x55d44e9d6a10, L_0x55d44e9d6b20, C4<0>, C4<0>;
v0x55d44e1c26b0_0 .net *"_s0", 0 0, L_0x55d44e9d6710;  1 drivers
v0x55d44e1c3a30_0 .net *"_s10", 0 0, L_0x55d44e9d6b20;  1 drivers
v0x55d44e1c3b10_0 .net *"_s4", 0 0, L_0x55d44e9d6840;  1 drivers
v0x55d44e1bf6b0_0 .net *"_s6", 0 0, L_0x55d44e9d6950;  1 drivers
v0x55d44e1bf790_0 .net *"_s8", 0 0, L_0x55d44e9d6a10;  1 drivers
v0x55d44e1c0b50_0 .net "a", 0 0, L_0x55d44e9d6ce0;  1 drivers
v0x55d44e1bc760_0 .net "b", 0 0, L_0x55d44e9d6e10;  1 drivers
v0x55d44e1bc820_0 .net "ca", 0 0, L_0x55d44e9d6bd0;  1 drivers
v0x55d44e1bdb90_0 .net "cin", 0 0, L_0x55d44e9d6f90;  1 drivers
v0x55d44e1b9850_0 .net "sum", 0 0, L_0x55d44e9d6780;  1 drivers
S_0x55d44e1babe0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e1ce050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9d70c0 .functor XOR 1, L_0x55d44e9d7560, L_0x55d44e9d7720, C4<0>, C4<0>;
L_0x55d44e9d7130 .functor XOR 1, L_0x55d44e9d70c0, L_0x55d44e9d78e0, C4<0>, C4<0>;
L_0x55d44e9d71a0 .functor AND 1, L_0x55d44e9d7560, L_0x55d44e9d7720, C4<1>, C4<1>;
L_0x55d44e9d7210 .functor AND 1, L_0x55d44e9d7560, L_0x55d44e9d78e0, C4<1>, C4<1>;
L_0x55d44e9d72d0 .functor OR 1, L_0x55d44e9d71a0, L_0x55d44e9d7210, C4<0>, C4<0>;
L_0x55d44e9d73e0 .functor AND 1, L_0x55d44e9d78e0, L_0x55d44e9d7720, C4<1>, C4<1>;
L_0x55d44e9d7450 .functor OR 1, L_0x55d44e9d72d0, L_0x55d44e9d73e0, C4<0>, C4<0>;
v0x55d44e1af1a0_0 .net *"_s0", 0 0, L_0x55d44e9d70c0;  1 drivers
v0x55d44e1b7bb0_0 .net *"_s10", 0 0, L_0x55d44e9d73e0;  1 drivers
v0x55d44e1b7c90_0 .net *"_s4", 0 0, L_0x55d44e9d71a0;  1 drivers
v0x55d44e1b77d0_0 .net *"_s6", 0 0, L_0x55d44e9d7210;  1 drivers
v0x55d44e1b78b0_0 .net *"_s8", 0 0, L_0x55d44e9d72d0;  1 drivers
v0x55d44e1aed00_0 .net "a", 0 0, L_0x55d44e9d7560;  1 drivers
v0x55d44e1aedc0_0 .net "b", 0 0, L_0x55d44e9d7720;  1 drivers
v0x55d44e1b4c60_0 .net "ca", 0 0, L_0x55d44e9d7450;  1 drivers
v0x55d44e1b4d00_0 .net "cin", 0 0, L_0x55d44e9d78e0;  1 drivers
v0x55d44e1b4930_0 .net "sum", 0 0, L_0x55d44e9d7130;  1 drivers
S_0x55d44e1b5cb0 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44e1ea330;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e1985a0_0 .net "a", 3 0, L_0x55d44e9da7e0;  1 drivers
v0x55d44e198680_0 .net "b", 3 0, L_0x55d44e9da880;  1 drivers
v0x55d44e195580_0 .net "ca", 3 0, L_0x55d44e9da670;  1 drivers
v0x55d44e195640_0 .net "cin", 3 0, L_0x55d44e9da970;  1 drivers
v0x55d44e19c940_0 .net "sum", 3 0, L_0x55d44e9da5d0;  1 drivers
L_0x55d44e9d8590 .part L_0x55d44e9da7e0, 0, 1;
L_0x55d44e9d86c0 .part L_0x55d44e9da880, 0, 1;
L_0x55d44e9d87f0 .part L_0x55d44e9da970, 0, 1;
L_0x55d44e9d8e00 .part L_0x55d44e9da7e0, 1, 1;
L_0x55d44e9d8f30 .part L_0x55d44e9da880, 1, 1;
L_0x55d44e9d9060 .part L_0x55d44e9da970, 1, 1;
L_0x55d44e9d97a0 .part L_0x55d44e9da7e0, 2, 1;
L_0x55d44e9d98d0 .part L_0x55d44e9da880, 2, 1;
L_0x55d44e9d9a50 .part L_0x55d44e9da970, 2, 1;
L_0x55d44e9da020 .part L_0x55d44e9da7e0, 3, 1;
L_0x55d44e9da1e0 .part L_0x55d44e9da880, 3, 1;
L_0x55d44e9da3a0 .part L_0x55d44e9da970, 3, 1;
L_0x55d44e9da5d0 .concat8 [ 1 1 1 1], L_0x55d44e9d8030, L_0x55d44e9d8990, L_0x55d44e9d9240, L_0x55d44e9d9bf0;
L_0x55d44e9da670 .concat8 [ 1 1 1 1], L_0x55d44e9d8480, L_0x55d44e9d8cf0, L_0x55d44e9d9690, L_0x55d44e9d9f10;
S_0x55d44e1b2d60 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e1b5cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9d7aa0 .functor XOR 1, L_0x55d44e9d8590, L_0x55d44e9d86c0, C4<0>, C4<0>;
L_0x55d44e9d8030 .functor XOR 1, L_0x55d44e9d7aa0, L_0x55d44e9d87f0, C4<0>, C4<0>;
L_0x55d44e9d80f0 .functor AND 1, L_0x55d44e9d8590, L_0x55d44e9d86c0, C4<1>, C4<1>;
L_0x55d44e9d8200 .functor AND 1, L_0x55d44e9d8590, L_0x55d44e9d87f0, C4<1>, C4<1>;
L_0x55d44e9d82c0 .functor OR 1, L_0x55d44e9d80f0, L_0x55d44e9d8200, C4<0>, C4<0>;
L_0x55d44e9d83d0 .functor AND 1, L_0x55d44e9d87f0, L_0x55d44e9d86c0, C4<1>, C4<1>;
L_0x55d44e9d8480 .functor OR 1, L_0x55d44e9d82c0, L_0x55d44e9d83d0, C4<0>, C4<0>;
v0x55d44e1b4210_0 .net *"_s0", 0 0, L_0x55d44e9d7aa0;  1 drivers
v0x55d44e1afe10_0 .net *"_s10", 0 0, L_0x55d44e9d83d0;  1 drivers
v0x55d44e1afef0_0 .net *"_s4", 0 0, L_0x55d44e9d80f0;  1 drivers
v0x55d44e1b1240_0 .net *"_s6", 0 0, L_0x55d44e9d8200;  1 drivers
v0x55d44e1b1300_0 .net *"_s8", 0 0, L_0x55d44e9d82c0;  1 drivers
v0x55d44e1acf00_0 .net "a", 0 0, L_0x55d44e9d8590;  1 drivers
v0x55d44e1acfc0_0 .net "b", 0 0, L_0x55d44e9d86c0;  1 drivers
v0x55d44e1ae290_0 .net "ca", 0 0, L_0x55d44e9d8480;  1 drivers
v0x55d44e1ae330_0 .net "cin", 0 0, L_0x55d44e9d87f0;  1 drivers
v0x55d44e1a2880_0 .net "sum", 0 0, L_0x55d44e9d8030;  1 drivers
S_0x55d44e1ab280 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e1b5cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9d8920 .functor XOR 1, L_0x55d44e9d8e00, L_0x55d44e9d8f30, C4<0>, C4<0>;
L_0x55d44e9d8990 .functor XOR 1, L_0x55d44e9d8920, L_0x55d44e9d9060, C4<0>, C4<0>;
L_0x55d44e9d8a00 .functor AND 1, L_0x55d44e9d8e00, L_0x55d44e9d8f30, C4<1>, C4<1>;
L_0x55d44e9d8a70 .functor AND 1, L_0x55d44e9d8e00, L_0x55d44e9d9060, C4<1>, C4<1>;
L_0x55d44e9d8b30 .functor OR 1, L_0x55d44e9d8a00, L_0x55d44e9d8a70, C4<0>, C4<0>;
L_0x55d44e9d8c40 .functor AND 1, L_0x55d44e9d9060, L_0x55d44e9d8f30, C4<1>, C4<1>;
L_0x55d44e9d8cf0 .functor OR 1, L_0x55d44e9d8b30, L_0x55d44e9d8c40, C4<0>, C4<0>;
v0x55d44e1a23b0_0 .net *"_s0", 0 0, L_0x55d44e9d8920;  1 drivers
v0x55d44e1a2490_0 .net *"_s10", 0 0, L_0x55d44e9d8c40;  1 drivers
v0x55d44e1a8310_0 .net *"_s4", 0 0, L_0x55d44e9d8a00;  1 drivers
v0x55d44e1a8400_0 .net *"_s6", 0 0, L_0x55d44e9d8a70;  1 drivers
v0x55d44e1a7f30_0 .net *"_s8", 0 0, L_0x55d44e9d8b30;  1 drivers
v0x55d44e1a53c0_0 .net "a", 0 0, L_0x55d44e9d8e00;  1 drivers
v0x55d44e1a5480_0 .net "b", 0 0, L_0x55d44e9d8f30;  1 drivers
v0x55d44e1a4fe0_0 .net "ca", 0 0, L_0x55d44e9d8cf0;  1 drivers
v0x55d44e1a5080_0 .net "cin", 0 0, L_0x55d44e9d9060;  1 drivers
v0x55d44e1a2030_0 .net "sum", 0 0, L_0x55d44e9d8990;  1 drivers
S_0x55d44e1a9360 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e1b5cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9d91d0 .functor XOR 1, L_0x55d44e9d97a0, L_0x55d44e9d98d0, C4<0>, C4<0>;
L_0x55d44e9d9240 .functor XOR 1, L_0x55d44e9d91d0, L_0x55d44e9d9a50, C4<0>, C4<0>;
L_0x55d44e9d9300 .functor AND 1, L_0x55d44e9d97a0, L_0x55d44e9d98d0, C4<1>, C4<1>;
L_0x55d44e9d9410 .functor AND 1, L_0x55d44e9d97a0, L_0x55d44e9d9a50, C4<1>, C4<1>;
L_0x55d44e9d94d0 .functor OR 1, L_0x55d44e9d9300, L_0x55d44e9d9410, C4<0>, C4<0>;
L_0x55d44e9d95e0 .functor AND 1, L_0x55d44e9d9a50, L_0x55d44e9d98d0, C4<1>, C4<1>;
L_0x55d44e9d9690 .functor OR 1, L_0x55d44e9d94d0, L_0x55d44e9d95e0, C4<0>, C4<0>;
v0x55d44e1aa810_0 .net *"_s0", 0 0, L_0x55d44e9d91d0;  1 drivers
v0x55d44e1a6410_0 .net *"_s10", 0 0, L_0x55d44e9d95e0;  1 drivers
v0x55d44e1a64f0_0 .net *"_s4", 0 0, L_0x55d44e9d9300;  1 drivers
v0x55d44e1a7840_0 .net *"_s6", 0 0, L_0x55d44e9d9410;  1 drivers
v0x55d44e1a7920_0 .net *"_s8", 0 0, L_0x55d44e9d94d0;  1 drivers
v0x55d44e1a34e0_0 .net "a", 0 0, L_0x55d44e9d97a0;  1 drivers
v0x55d44e1a35a0_0 .net "b", 0 0, L_0x55d44e9d98d0;  1 drivers
v0x55d44e1a48f0_0 .net "ca", 0 0, L_0x55d44e9d9690;  1 drivers
v0x55d44e1a49b0_0 .net "cin", 0 0, L_0x55d44e9d9a50;  1 drivers
v0x55d44e1a0660_0 .net "sum", 0 0, L_0x55d44e9d9240;  1 drivers
S_0x55d44e195d90 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e1b5cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9d9b80 .functor XOR 1, L_0x55d44e9da020, L_0x55d44e9da1e0, C4<0>, C4<0>;
L_0x55d44e9d9bf0 .functor XOR 1, L_0x55d44e9d9b80, L_0x55d44e9da3a0, C4<0>, C4<0>;
L_0x55d44e9d9c60 .functor AND 1, L_0x55d44e9da020, L_0x55d44e9da1e0, C4<1>, C4<1>;
L_0x55d44e9d9cd0 .functor AND 1, L_0x55d44e9da020, L_0x55d44e9da3a0, C4<1>, C4<1>;
L_0x55d44e9d9d90 .functor OR 1, L_0x55d44e9d9c60, L_0x55d44e9d9cd0, C4<0>, C4<0>;
L_0x55d44e9d9ea0 .functor AND 1, L_0x55d44e9da3a0, L_0x55d44e9da1e0, C4<1>, C4<1>;
L_0x55d44e9d9f10 .functor OR 1, L_0x55d44e9d9d90, L_0x55d44e9d9ea0, C4<0>, C4<0>;
v0x55d44e19e820_0 .net *"_s0", 0 0, L_0x55d44e9d9b80;  1 drivers
v0x55d44e19e900_0 .net *"_s10", 0 0, L_0x55d44e9d9ea0;  1 drivers
v0x55d44e19e440_0 .net *"_s4", 0 0, L_0x55d44e9d9c60;  1 drivers
v0x55d44e19e510_0 .net *"_s6", 0 0, L_0x55d44e9d9cd0;  1 drivers
v0x55d44e195990_0 .net *"_s8", 0 0, L_0x55d44e9d9d90;  1 drivers
v0x55d44e19b8d0_0 .net "a", 0 0, L_0x55d44e9da020;  1 drivers
v0x55d44e19b990_0 .net "b", 0 0, L_0x55d44e9da1e0;  1 drivers
v0x55d44e19b4f0_0 .net "ca", 0 0, L_0x55d44e9d9f10;  1 drivers
v0x55d44e19b590_0 .net "cin", 0 0, L_0x55d44e9da3a0;  1 drivers
v0x55d44e198a30_0 .net "sum", 0 0, L_0x55d44e9d9bf0;  1 drivers
S_0x55d44e19dd50 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44e1ea330;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e17c410_0 .net "a", 3 0, L_0x55d44e9dd180;  1 drivers
v0x55d44e17c510_0 .net "b", 3 0, L_0x55d44e9dd2b0;  1 drivers
v0x55d44e17c030_0 .net "ca", 3 0, L_0x55d44e9dd010;  1 drivers
v0x55d44e17c0f0_0 .net "cin", 3 0, L_0x55d44e9dd3e0;  1 drivers
v0x55d44e179080_0 .net "sum", 3 0, L_0x55d44e9dcf70;  1 drivers
L_0x55d44e9daf30 .part L_0x55d44e9dd180, 0, 1;
L_0x55d44e9db060 .part L_0x55d44e9dd2b0, 0, 1;
L_0x55d44e9db190 .part L_0x55d44e9dd3e0, 0, 1;
L_0x55d44e9db7a0 .part L_0x55d44e9dd180, 1, 1;
L_0x55d44e9db8d0 .part L_0x55d44e9dd2b0, 1, 1;
L_0x55d44e9dba00 .part L_0x55d44e9dd3e0, 1, 1;
L_0x55d44e9dc140 .part L_0x55d44e9dd180, 2, 1;
L_0x55d44e9dc270 .part L_0x55d44e9dd2b0, 2, 1;
L_0x55d44e9dc3f0 .part L_0x55d44e9dd3e0, 2, 1;
L_0x55d44e9dc9c0 .part L_0x55d44e9dd180, 3, 1;
L_0x55d44e9dcb80 .part L_0x55d44e9dd2b0, 3, 1;
L_0x55d44e9dcd40 .part L_0x55d44e9dd3e0, 3, 1;
L_0x55d44e9dcf70 .concat8 [ 1 1 1 1], L_0x55d44e9daa10, L_0x55d44e9db330, L_0x55d44e9dbbe0, L_0x55d44e9dc590;
L_0x55d44e9dd010 .concat8 [ 1 1 1 1], L_0x55d44e9dae20, L_0x55d44e9db690, L_0x55d44e9dc030, L_0x55d44e9dc8b0;
S_0x55d44e19ae00 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e19dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9da560 .functor XOR 1, L_0x55d44e9daf30, L_0x55d44e9db060, C4<0>, C4<0>;
L_0x55d44e9daa10 .functor XOR 1, L_0x55d44e9da560, L_0x55d44e9db190, C4<0>, C4<0>;
L_0x55d44e9daad0 .functor AND 1, L_0x55d44e9daf30, L_0x55d44e9db060, C4<1>, C4<1>;
L_0x55d44e9dabe0 .functor AND 1, L_0x55d44e9daf30, L_0x55d44e9db190, C4<1>, C4<1>;
L_0x55d44e9daca0 .functor OR 1, L_0x55d44e9daad0, L_0x55d44e9dabe0, C4<0>, C4<0>;
L_0x55d44e9dadb0 .functor AND 1, L_0x55d44e9db190, L_0x55d44e9db060, C4<1>, C4<1>;
L_0x55d44e9dae20 .functor OR 1, L_0x55d44e9daca0, L_0x55d44e9dadb0, C4<0>, C4<0>;
v0x55d44e196b00_0 .net *"_s0", 0 0, L_0x55d44e9da560;  1 drivers
v0x55d44e197eb0_0 .net *"_s10", 0 0, L_0x55d44e9dadb0;  1 drivers
v0x55d44e197f90_0 .net *"_s4", 0 0, L_0x55d44e9daad0;  1 drivers
v0x55d44e193a40_0 .net *"_s6", 0 0, L_0x55d44e9dabe0;  1 drivers
v0x55d44e193b20_0 .net *"_s8", 0 0, L_0x55d44e9daca0;  1 drivers
v0x55d44e194e90_0 .net "a", 0 0, L_0x55d44e9daf30;  1 drivers
v0x55d44e194f50_0 .net "b", 0 0, L_0x55d44e9db060;  1 drivers
v0x55d44e1835f0_0 .net "ca", 0 0, L_0x55d44e9dae20;  1 drivers
v0x55d44e1836b0_0 .net "cin", 0 0, L_0x55d44e9db190;  1 drivers
v0x55d44e176d50_0 .net "sum", 0 0, L_0x55d44e9daa10;  1 drivers
S_0x55d44e18ec00 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e19dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9db2c0 .functor XOR 1, L_0x55d44e9db7a0, L_0x55d44e9db8d0, C4<0>, C4<0>;
L_0x55d44e9db330 .functor XOR 1, L_0x55d44e9db2c0, L_0x55d44e9dba00, C4<0>, C4<0>;
L_0x55d44e9db3a0 .functor AND 1, L_0x55d44e9db7a0, L_0x55d44e9db8d0, C4<1>, C4<1>;
L_0x55d44e9db410 .functor AND 1, L_0x55d44e9db7a0, L_0x55d44e9dba00, C4<1>, C4<1>;
L_0x55d44e9db4d0 .functor OR 1, L_0x55d44e9db3a0, L_0x55d44e9db410, C4<0>, C4<0>;
L_0x55d44e9db5e0 .functor AND 1, L_0x55d44e9dba00, L_0x55d44e9db8d0, C4<1>, C4<1>;
L_0x55d44e9db690 .functor OR 1, L_0x55d44e9db4d0, L_0x55d44e9db5e0, C4<0>, C4<0>;
v0x55d44e186250_0 .net *"_s0", 0 0, L_0x55d44e9db2c0;  1 drivers
v0x55d44e18e840_0 .net *"_s10", 0 0, L_0x55d44e9db5e0;  1 drivers
v0x55d44e18e920_0 .net *"_s4", 0 0, L_0x55d44e9db3a0;  1 drivers
v0x55d44e185da0_0 .net *"_s6", 0 0, L_0x55d44e9db410;  1 drivers
v0x55d44e18bcb0_0 .net *"_s8", 0 0, L_0x55d44e9db4d0;  1 drivers
v0x55d44e18b8d0_0 .net "a", 0 0, L_0x55d44e9db7a0;  1 drivers
v0x55d44e18b990_0 .net "b", 0 0, L_0x55d44e9db8d0;  1 drivers
v0x55d44e188d60_0 .net "ca", 0 0, L_0x55d44e9db690;  1 drivers
v0x55d44e188e00_0 .net "cin", 0 0, L_0x55d44e9dba00;  1 drivers
v0x55d44e188a30_0 .net "sum", 0 0, L_0x55d44e9db330;  1 drivers
S_0x55d44e1859d0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e19dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9dbb70 .functor XOR 1, L_0x55d44e9dc140, L_0x55d44e9dc270, C4<0>, C4<0>;
L_0x55d44e9dbbe0 .functor XOR 1, L_0x55d44e9dbb70, L_0x55d44e9dc3f0, C4<0>, C4<0>;
L_0x55d44e9dbca0 .functor AND 1, L_0x55d44e9dc140, L_0x55d44e9dc270, C4<1>, C4<1>;
L_0x55d44e9dbdb0 .functor AND 1, L_0x55d44e9dc140, L_0x55d44e9dc3f0, C4<1>, C4<1>;
L_0x55d44e9dbe70 .functor OR 1, L_0x55d44e9dbca0, L_0x55d44e9dbdb0, C4<0>, C4<0>;
L_0x55d44e9dbf80 .functor AND 1, L_0x55d44e9dc3f0, L_0x55d44e9dc270, C4<1>, C4<1>;
L_0x55d44e9dc030 .functor OR 1, L_0x55d44e9dbe70, L_0x55d44e9dbf80, C4<0>, C4<0>;
v0x55d44e18cd80_0 .net *"_s0", 0 0, L_0x55d44e9dbb70;  1 drivers
v0x55d44e18e130_0 .net *"_s10", 0 0, L_0x55d44e9dbf80;  1 drivers
v0x55d44e18e210_0 .net *"_s4", 0 0, L_0x55d44e9dbca0;  1 drivers
v0x55d44e189db0_0 .net *"_s6", 0 0, L_0x55d44e9dbdb0;  1 drivers
v0x55d44e189e90_0 .net *"_s8", 0 0, L_0x55d44e9dbe70;  1 drivers
v0x55d44e18b1e0_0 .net "a", 0 0, L_0x55d44e9dc140;  1 drivers
v0x55d44e18b2a0_0 .net "b", 0 0, L_0x55d44e9dc270;  1 drivers
v0x55d44e186e60_0 .net "ca", 0 0, L_0x55d44e9dc030;  1 drivers
v0x55d44e186f00_0 .net "cin", 0 0, L_0x55d44e9dc3f0;  1 drivers
v0x55d44e188340_0 .net "sum", 0 0, L_0x55d44e9dbbe0;  1 drivers
S_0x55d44e183f50 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e19dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9dc520 .functor XOR 1, L_0x55d44e9dc9c0, L_0x55d44e9dcb80, C4<0>, C4<0>;
L_0x55d44e9dc590 .functor XOR 1, L_0x55d44e9dc520, L_0x55d44e9dcd40, C4<0>, C4<0>;
L_0x55d44e9dc600 .functor AND 1, L_0x55d44e9dc9c0, L_0x55d44e9dcb80, C4<1>, C4<1>;
L_0x55d44e9dc670 .functor AND 1, L_0x55d44e9dc9c0, L_0x55d44e9dcd40, C4<1>, C4<1>;
L_0x55d44e9dc730 .functor OR 1, L_0x55d44e9dc600, L_0x55d44e9dc670, C4<0>, C4<0>;
L_0x55d44e9dc840 .functor AND 1, L_0x55d44e9dcd40, L_0x55d44e9dcb80, C4<1>, C4<1>;
L_0x55d44e9dc8b0 .functor OR 1, L_0x55d44e9dc730, L_0x55d44e9dc840, C4<0>, C4<0>;
v0x55d44e185360_0 .net *"_s0", 0 0, L_0x55d44e9dc520;  1 drivers
v0x55d44e179820_0 .net *"_s10", 0 0, L_0x55d44e9dc840;  1 drivers
v0x55d44e179900_0 .net *"_s4", 0 0, L_0x55d44e9dc600;  1 drivers
v0x55d44e1822b0_0 .net *"_s6", 0 0, L_0x55d44e9dc670;  1 drivers
v0x55d44e182390_0 .net *"_s8", 0 0, L_0x55d44e9dc730;  1 drivers
v0x55d44e181f40_0 .net "a", 0 0, L_0x55d44e9dc9c0;  1 drivers
v0x55d44e179400_0 .net "b", 0 0, L_0x55d44e9dcb80;  1 drivers
v0x55d44e1794c0_0 .net "ca", 0 0, L_0x55d44e9dc8b0;  1 drivers
v0x55d44e17f360_0 .net "cin", 0 0, L_0x55d44e9dcd40;  1 drivers
v0x55d44e17ef80_0 .net "sum", 0 0, L_0x55d44e9dc590;  1 drivers
S_0x55d44e17e890 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44e1e1bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44e11a560_0 .net "a", 15 0, L_0x55d44e9e85a0;  1 drivers
v0x55d44e11a640_0 .net "b", 15 0, L_0x55d44e9e8690;  1 drivers
v0x55d44e1161e0_0 .net "ca", 15 0, L_0x55d44e9e8340;  1 drivers
v0x55d44e116280_0 .net "cin", 15 0, L_0x55d44e9e8780;  1 drivers
v0x55d44e117610_0 .net "sum", 15 0, L_0x55d44e9e82a0;  1 drivers
L_0x55d44e9e01a0 .part L_0x55d44e9e85a0, 0, 4;
L_0x55d44e9e0240 .part L_0x55d44e9e8690, 0, 4;
L_0x55d44e9e02e0 .part L_0x55d44e9e8780, 0, 4;
L_0x55d44e9e2b30 .part L_0x55d44e9e85a0, 4, 4;
L_0x55d44e9e2c20 .part L_0x55d44e9e8690, 4, 4;
L_0x55d44e9e2d10 .part L_0x55d44e9e8780, 4, 4;
L_0x55d44e9e55c0 .part L_0x55d44e9e85a0, 8, 4;
L_0x55d44e9e5660 .part L_0x55d44e9e8690, 8, 4;
L_0x55d44e9e5750 .part L_0x55d44e9e8780, 8, 4;
L_0x55d44e9e7ea0 .part L_0x55d44e9e85a0, 12, 4;
L_0x55d44e9e7fd0 .part L_0x55d44e9e8690, 12, 4;
L_0x55d44e9e8100 .part L_0x55d44e9e8780, 12, 4;
L_0x55d44e9e82a0 .concat8 [ 4 4 4 4], L_0x55d44e9dff90, L_0x55d44e9e2920, L_0x55d44e9e53b0, L_0x55d44e9e7c90;
L_0x55d44e9e8340 .concat8 [ 4 4 4 4], L_0x55d44e9e0030, L_0x55d44e9e29c0, L_0x55d44e9e5450, L_0x55d44e9e7d30;
S_0x55d44e17b940 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44e17e890;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e1640d0_0 .net "a", 3 0, L_0x55d44e9e01a0;  1 drivers
v0x55d44e1641b0_0 .net "b", 3 0, L_0x55d44e9e0240;  1 drivers
v0x55d44e165500_0 .net "ca", 3 0, L_0x55d44e9e0030;  1 drivers
v0x55d44e1655c0_0 .net "cin", 3 0, L_0x55d44e9e02e0;  1 drivers
v0x55d44e161180_0 .net "sum", 3 0, L_0x55d44e9dff90;  1 drivers
L_0x55d44e9ddf50 .part L_0x55d44e9e01a0, 0, 1;
L_0x55d44e9de080 .part L_0x55d44e9e0240, 0, 1;
L_0x55d44e9de1b0 .part L_0x55d44e9e02e0, 0, 1;
L_0x55d44e9de7c0 .part L_0x55d44e9e01a0, 1, 1;
L_0x55d44e9de8f0 .part L_0x55d44e9e0240, 1, 1;
L_0x55d44e9dea20 .part L_0x55d44e9e02e0, 1, 1;
L_0x55d44e9df160 .part L_0x55d44e9e01a0, 2, 1;
L_0x55d44e9df290 .part L_0x55d44e9e0240, 2, 1;
L_0x55d44e9df410 .part L_0x55d44e9e02e0, 2, 1;
L_0x55d44e9df9e0 .part L_0x55d44e9e01a0, 3, 1;
L_0x55d44e9dfba0 .part L_0x55d44e9e0240, 3, 1;
L_0x55d44e9dfd60 .part L_0x55d44e9e02e0, 3, 1;
L_0x55d44e9dff90 .concat8 [ 1 1 1 1], L_0x55d44e9dcf00, L_0x55d44e9de350, L_0x55d44e9dec00, L_0x55d44e9df5b0;
L_0x55d44e9e0030 .concat8 [ 1 1 1 1], L_0x55d44e9dde40, L_0x55d44e9de6b0, L_0x55d44e9df050, L_0x55d44e9df8d0;
S_0x55d44e177600 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e17b940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9dd510 .functor XOR 1, L_0x55d44e9ddf50, L_0x55d44e9de080, C4<0>, C4<0>;
L_0x55d44e9dcf00 .functor XOR 1, L_0x55d44e9dd510, L_0x55d44e9de1b0, C4<0>, C4<0>;
L_0x55d44e9ddab0 .functor AND 1, L_0x55d44e9ddf50, L_0x55d44e9de080, C4<1>, C4<1>;
L_0x55d44e9ddbc0 .functor AND 1, L_0x55d44e9ddf50, L_0x55d44e9de1b0, C4<1>, C4<1>;
L_0x55d44e9ddc80 .functor OR 1, L_0x55d44e9ddab0, L_0x55d44e9ddbc0, C4<0>, C4<0>;
L_0x55d44e9ddd90 .functor AND 1, L_0x55d44e9de1b0, L_0x55d44e9de080, C4<1>, C4<1>;
L_0x55d44e9dde40 .functor OR 1, L_0x55d44e9ddc80, L_0x55d44e9ddd90, C4<0>, C4<0>;
v0x55d44e178a90_0 .net *"_s0", 0 0, L_0x55d44e9dd510;  1 drivers
v0x55d44e16ced0_0 .net *"_s10", 0 0, L_0x55d44e9ddd90;  1 drivers
v0x55d44e16cfb0_0 .net *"_s4", 0 0, L_0x55d44e9ddab0;  1 drivers
v0x55d44e175960_0 .net *"_s6", 0 0, L_0x55d44e9ddbc0;  1 drivers
v0x55d44e175a40_0 .net *"_s8", 0 0, L_0x55d44e9ddc80;  1 drivers
v0x55d44e1755f0_0 .net "a", 0 0, L_0x55d44e9ddf50;  1 drivers
v0x55d44e16cab0_0 .net "b", 0 0, L_0x55d44e9de080;  1 drivers
v0x55d44e16cb70_0 .net "ca", 0 0, L_0x55d44e9dde40;  1 drivers
v0x55d44e172a10_0 .net "cin", 0 0, L_0x55d44e9de1b0;  1 drivers
v0x55d44e172630_0 .net "sum", 0 0, L_0x55d44e9dcf00;  1 drivers
S_0x55d44e16fac0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e17b940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9de2e0 .functor XOR 1, L_0x55d44e9de7c0, L_0x55d44e9de8f0, C4<0>, C4<0>;
L_0x55d44e9de350 .functor XOR 1, L_0x55d44e9de2e0, L_0x55d44e9dea20, C4<0>, C4<0>;
L_0x55d44e9de3c0 .functor AND 1, L_0x55d44e9de7c0, L_0x55d44e9de8f0, C4<1>, C4<1>;
L_0x55d44e9de430 .functor AND 1, L_0x55d44e9de7c0, L_0x55d44e9dea20, C4<1>, C4<1>;
L_0x55d44e9de4f0 .functor OR 1, L_0x55d44e9de3c0, L_0x55d44e9de430, C4<0>, C4<0>;
L_0x55d44e9de600 .functor AND 1, L_0x55d44e9dea20, L_0x55d44e9de8f0, C4<1>, C4<1>;
L_0x55d44e9de6b0 .functor OR 1, L_0x55d44e9de4f0, L_0x55d44e9de600, C4<0>, C4<0>;
v0x55d44e16f760_0 .net *"_s0", 0 0, L_0x55d44e9de2e0;  1 drivers
v0x55d44e16c730_0 .net *"_s10", 0 0, L_0x55d44e9de600;  1 drivers
v0x55d44e16c810_0 .net *"_s4", 0 0, L_0x55d44e9de3c0;  1 drivers
v0x55d44e173a60_0 .net *"_s6", 0 0, L_0x55d44e9de430;  1 drivers
v0x55d44e173b40_0 .net *"_s8", 0 0, L_0x55d44e9de4f0;  1 drivers
v0x55d44e174e90_0 .net "a", 0 0, L_0x55d44e9de7c0;  1 drivers
v0x55d44e174f50_0 .net "b", 0 0, L_0x55d44e9de8f0;  1 drivers
v0x55d44e170b10_0 .net "ca", 0 0, L_0x55d44e9de6b0;  1 drivers
v0x55d44e170bb0_0 .net "cin", 0 0, L_0x55d44e9dea20;  1 drivers
v0x55d44e171ff0_0 .net "sum", 0 0, L_0x55d44e9de350;  1 drivers
S_0x55d44e16dbc0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e17b940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9deb90 .functor XOR 1, L_0x55d44e9df160, L_0x55d44e9df290, C4<0>, C4<0>;
L_0x55d44e9dec00 .functor XOR 1, L_0x55d44e9deb90, L_0x55d44e9df410, C4<0>, C4<0>;
L_0x55d44e9decc0 .functor AND 1, L_0x55d44e9df160, L_0x55d44e9df290, C4<1>, C4<1>;
L_0x55d44e9dedd0 .functor AND 1, L_0x55d44e9df160, L_0x55d44e9df410, C4<1>, C4<1>;
L_0x55d44e9dee90 .functor OR 1, L_0x55d44e9decc0, L_0x55d44e9dedd0, C4<0>, C4<0>;
L_0x55d44e9defa0 .functor AND 1, L_0x55d44e9df410, L_0x55d44e9df290, C4<1>, C4<1>;
L_0x55d44e9df050 .functor OR 1, L_0x55d44e9dee90, L_0x55d44e9defa0, C4<0>, C4<0>;
v0x55d44e16f070_0 .net *"_s0", 0 0, L_0x55d44e9deb90;  1 drivers
v0x55d44e16acb0_0 .net *"_s10", 0 0, L_0x55d44e9defa0;  1 drivers
v0x55d44e16ad90_0 .net *"_s4", 0 0, L_0x55d44e9decc0;  1 drivers
v0x55d44e16c040_0 .net *"_s6", 0 0, L_0x55d44e9dedd0;  1 drivers
v0x55d44e16c120_0 .net *"_s8", 0 0, L_0x55d44e9dee90;  1 drivers
v0x55d44e160500_0 .net "a", 0 0, L_0x55d44e9df160;  1 drivers
v0x55d44e168f20_0 .net "b", 0 0, L_0x55d44e9df290;  1 drivers
v0x55d44e168fe0_0 .net "ca", 0 0, L_0x55d44e9df050;  1 drivers
v0x55d44e168b40_0 .net "cin", 0 0, L_0x55d44e9df410;  1 drivers
v0x55d44e160070_0 .net "sum", 0 0, L_0x55d44e9dec00;  1 drivers
S_0x55d44e165fd0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e17b940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9df540 .functor XOR 1, L_0x55d44e9df9e0, L_0x55d44e9dfba0, C4<0>, C4<0>;
L_0x55d44e9df5b0 .functor XOR 1, L_0x55d44e9df540, L_0x55d44e9dfd60, C4<0>, C4<0>;
L_0x55d44e9df620 .functor AND 1, L_0x55d44e9df9e0, L_0x55d44e9dfba0, C4<1>, C4<1>;
L_0x55d44e9df690 .functor AND 1, L_0x55d44e9df9e0, L_0x55d44e9dfd60, C4<1>, C4<1>;
L_0x55d44e9df750 .functor OR 1, L_0x55d44e9df620, L_0x55d44e9df690, C4<0>, C4<0>;
L_0x55d44e9df860 .functor AND 1, L_0x55d44e9dfd60, L_0x55d44e9dfba0, C4<1>, C4<1>;
L_0x55d44e9df8d0 .functor OR 1, L_0x55d44e9df750, L_0x55d44e9df860, C4<0>, C4<0>;
v0x55d44e165c70_0 .net *"_s0", 0 0, L_0x55d44e9df540;  1 drivers
v0x55d44e163080_0 .net *"_s10", 0 0, L_0x55d44e9df860;  1 drivers
v0x55d44e163160_0 .net *"_s4", 0 0, L_0x55d44e9df620;  1 drivers
v0x55d44e162ca0_0 .net *"_s6", 0 0, L_0x55d44e9df690;  1 drivers
v0x55d44e162d80_0 .net *"_s8", 0 0, L_0x55d44e9df750;  1 drivers
v0x55d44e15fcf0_0 .net "a", 0 0, L_0x55d44e9df9e0;  1 drivers
v0x55d44e15fd90_0 .net "b", 0 0, L_0x55d44e9dfba0;  1 drivers
v0x55d44e167020_0 .net "ca", 0 0, L_0x55d44e9df8d0;  1 drivers
v0x55d44e1670e0_0 .net "cin", 0 0, L_0x55d44e9dfd60;  1 drivers
v0x55d44e168500_0 .net "sum", 0 0, L_0x55d44e9df5b0;  1 drivers
S_0x55d44e1625b0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44e17e890;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e14d170_0 .net "a", 3 0, L_0x55d44e9e2b30;  1 drivers
v0x55d44e14d270_0 .net "b", 3 0, L_0x55d44e9e2c20;  1 drivers
v0x55d44e14e5a0_0 .net "ca", 3 0, L_0x55d44e9e29c0;  1 drivers
v0x55d44e14e660_0 .net "cin", 3 0, L_0x55d44e9e2d10;  1 drivers
v0x55d44e14a220_0 .net "sum", 3 0, L_0x55d44e9e2920;  1 drivers
L_0x55d44e9e08e0 .part L_0x55d44e9e2b30, 0, 1;
L_0x55d44e9e0a10 .part L_0x55d44e9e2c20, 0, 1;
L_0x55d44e9e0b40 .part L_0x55d44e9e2d10, 0, 1;
L_0x55d44e9e1150 .part L_0x55d44e9e2b30, 1, 1;
L_0x55d44e9e1280 .part L_0x55d44e9e2c20, 1, 1;
L_0x55d44e9e13b0 .part L_0x55d44e9e2d10, 1, 1;
L_0x55d44e9e1af0 .part L_0x55d44e9e2b30, 2, 1;
L_0x55d44e9e1c20 .part L_0x55d44e9e2c20, 2, 1;
L_0x55d44e9e1da0 .part L_0x55d44e9e2d10, 2, 1;
L_0x55d44e9e2370 .part L_0x55d44e9e2b30, 3, 1;
L_0x55d44e9e2530 .part L_0x55d44e9e2c20, 3, 1;
L_0x55d44e9e26f0 .part L_0x55d44e9e2d10, 3, 1;
L_0x55d44e9e2920 .concat8 [ 1 1 1 1], L_0x55d44e9e0380, L_0x55d44e9e0ce0, L_0x55d44e9e1590, L_0x55d44e9e1f40;
L_0x55d44e9e29c0 .concat8 [ 1 1 1 1], L_0x55d44e9e07d0, L_0x55d44e9e1040, L_0x55d44e9e19e0, L_0x55d44e9e2260;
S_0x55d44e15f600 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e1625b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9dff20 .functor XOR 1, L_0x55d44e9e08e0, L_0x55d44e9e0a10, C4<0>, C4<0>;
L_0x55d44e9e0380 .functor XOR 1, L_0x55d44e9dff20, L_0x55d44e9e0b40, C4<0>, C4<0>;
L_0x55d44e9e0440 .functor AND 1, L_0x55d44e9e08e0, L_0x55d44e9e0a10, C4<1>, C4<1>;
L_0x55d44e9e0550 .functor AND 1, L_0x55d44e9e08e0, L_0x55d44e9e0b40, C4<1>, C4<1>;
L_0x55d44e9e0610 .functor OR 1, L_0x55d44e9e0440, L_0x55d44e9e0550, C4<0>, C4<0>;
L_0x55d44e9e0720 .functor AND 1, L_0x55d44e9e0b40, L_0x55d44e9e0a10, C4<1>, C4<1>;
L_0x55d44e9e07d0 .functor OR 1, L_0x55d44e9e0610, L_0x55d44e9e0720, C4<0>, C4<0>;
v0x55d44e15cd00_0 .net *"_s0", 0 0, L_0x55d44e9dff20;  1 drivers
v0x55d44e15cda0_0 .net *"_s10", 0 0, L_0x55d44e9e0720;  1 drivers
v0x55d44e1503b0_0 .net *"_s4", 0 0, L_0x55d44e9e0440;  1 drivers
v0x55d44e150480_0 .net *"_s6", 0 0, L_0x55d44e9e0550;  1 drivers
v0x55d44e143a80_0 .net *"_s8", 0 0, L_0x55d44e9e0610;  1 drivers
v0x55d44e152f30_0 .net "a", 0 0, L_0x55d44e9e08e0;  1 drivers
v0x55d44e152ff0_0 .net "b", 0 0, L_0x55d44e9e0a10;  1 drivers
v0x55d44e15b9c0_0 .net "ca", 0 0, L_0x55d44e9e07d0;  1 drivers
v0x55d44e15ba60_0 .net "cin", 0 0, L_0x55d44e9e0b40;  1 drivers
v0x55d44e15b690_0 .net "sum", 0 0, L_0x55d44e9e0380;  1 drivers
S_0x55d44e152b10 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e1625b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9e0c70 .functor XOR 1, L_0x55d44e9e1150, L_0x55d44e9e1280, C4<0>, C4<0>;
L_0x55d44e9e0ce0 .functor XOR 1, L_0x55d44e9e0c70, L_0x55d44e9e13b0, C4<0>, C4<0>;
L_0x55d44e9e0d50 .functor AND 1, L_0x55d44e9e1150, L_0x55d44e9e1280, C4<1>, C4<1>;
L_0x55d44e9e0dc0 .functor AND 1, L_0x55d44e9e1150, L_0x55d44e9e13b0, C4<1>, C4<1>;
L_0x55d44e9e0e80 .functor OR 1, L_0x55d44e9e0d50, L_0x55d44e9e0dc0, C4<0>, C4<0>;
L_0x55d44e9e0f90 .functor AND 1, L_0x55d44e9e13b0, L_0x55d44e9e1280, C4<1>, C4<1>;
L_0x55d44e9e1040 .functor OR 1, L_0x55d44e9e0e80, L_0x55d44e9e0f90, C4<0>, C4<0>;
v0x55d44e158af0_0 .net *"_s0", 0 0, L_0x55d44e9e0c70;  1 drivers
v0x55d44e158690_0 .net *"_s10", 0 0, L_0x55d44e9e0f90;  1 drivers
v0x55d44e158770_0 .net *"_s4", 0 0, L_0x55d44e9e0d50;  1 drivers
v0x55d44e155b20_0 .net *"_s6", 0 0, L_0x55d44e9e0dc0;  1 drivers
v0x55d44e155c00_0 .net *"_s8", 0 0, L_0x55d44e9e0e80;  1 drivers
v0x55d44e1557b0_0 .net "a", 0 0, L_0x55d44e9e1150;  1 drivers
v0x55d44e152790_0 .net "b", 0 0, L_0x55d44e9e1280;  1 drivers
v0x55d44e152850_0 .net "ca", 0 0, L_0x55d44e9e1040;  1 drivers
v0x55d44e159ac0_0 .net "cin", 0 0, L_0x55d44e9e13b0;  1 drivers
v0x55d44e15aef0_0 .net "sum", 0 0, L_0x55d44e9e0ce0;  1 drivers
S_0x55d44e156b70 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e1625b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9e1520 .functor XOR 1, L_0x55d44e9e1af0, L_0x55d44e9e1c20, C4<0>, C4<0>;
L_0x55d44e9e1590 .functor XOR 1, L_0x55d44e9e1520, L_0x55d44e9e1da0, C4<0>, C4<0>;
L_0x55d44e9e1650 .functor AND 1, L_0x55d44e9e1af0, L_0x55d44e9e1c20, C4<1>, C4<1>;
L_0x55d44e9e1760 .functor AND 1, L_0x55d44e9e1af0, L_0x55d44e9e1da0, C4<1>, C4<1>;
L_0x55d44e9e1820 .functor OR 1, L_0x55d44e9e1650, L_0x55d44e9e1760, C4<0>, C4<0>;
L_0x55d44e9e1930 .functor AND 1, L_0x55d44e9e1da0, L_0x55d44e9e1c20, C4<1>, C4<1>;
L_0x55d44e9e19e0 .functor OR 1, L_0x55d44e9e1820, L_0x55d44e9e1930, C4<0>, C4<0>;
v0x55d44e158020_0 .net *"_s0", 0 0, L_0x55d44e9e1520;  1 drivers
v0x55d44e153c20_0 .net *"_s10", 0 0, L_0x55d44e9e1930;  1 drivers
v0x55d44e153d00_0 .net *"_s4", 0 0, L_0x55d44e9e1650;  1 drivers
v0x55d44e155050_0 .net *"_s6", 0 0, L_0x55d44e9e1760;  1 drivers
v0x55d44e155130_0 .net *"_s8", 0 0, L_0x55d44e9e1820;  1 drivers
v0x55d44e150d10_0 .net "a", 0 0, L_0x55d44e9e1af0;  1 drivers
v0x55d44e150dd0_0 .net "b", 0 0, L_0x55d44e9e1c20;  1 drivers
v0x55d44e1520a0_0 .net "ca", 0 0, L_0x55d44e9e19e0;  1 drivers
v0x55d44e152140_0 .net "cin", 0 0, L_0x55d44e9e1da0;  1 drivers
v0x55d44e146690_0 .net "sum", 0 0, L_0x55d44e9e1590;  1 drivers
S_0x55d44e14f070 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e1625b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9e1ed0 .functor XOR 1, L_0x55d44e9e2370, L_0x55d44e9e2530, C4<0>, C4<0>;
L_0x55d44e9e1f40 .functor XOR 1, L_0x55d44e9e1ed0, L_0x55d44e9e26f0, C4<0>, C4<0>;
L_0x55d44e9e1fb0 .functor AND 1, L_0x55d44e9e2370, L_0x55d44e9e2530, C4<1>, C4<1>;
L_0x55d44e9e2020 .functor AND 1, L_0x55d44e9e2370, L_0x55d44e9e26f0, C4<1>, C4<1>;
L_0x55d44e9e20e0 .functor OR 1, L_0x55d44e9e1fb0, L_0x55d44e9e2020, C4<0>, C4<0>;
L_0x55d44e9e21f0 .functor AND 1, L_0x55d44e9e26f0, L_0x55d44e9e2530, C4<1>, C4<1>;
L_0x55d44e9e2260 .functor OR 1, L_0x55d44e9e20e0, L_0x55d44e9e21f0, C4<0>, C4<0>;
v0x55d44e14ed10_0 .net *"_s0", 0 0, L_0x55d44e9e1ed0;  1 drivers
v0x55d44e1461c0_0 .net *"_s10", 0 0, L_0x55d44e9e21f0;  1 drivers
v0x55d44e1462a0_0 .net *"_s4", 0 0, L_0x55d44e9e1fb0;  1 drivers
v0x55d44e14c120_0 .net *"_s6", 0 0, L_0x55d44e9e2020;  1 drivers
v0x55d44e14c200_0 .net *"_s8", 0 0, L_0x55d44e9e20e0;  1 drivers
v0x55d44e14bdb0_0 .net "a", 0 0, L_0x55d44e9e2370;  1 drivers
v0x55d44e1491d0_0 .net "b", 0 0, L_0x55d44e9e2530;  1 drivers
v0x55d44e149290_0 .net "ca", 0 0, L_0x55d44e9e2260;  1 drivers
v0x55d44e148df0_0 .net "cin", 0 0, L_0x55d44e9e26f0;  1 drivers
v0x55d44e145e40_0 .net "sum", 0 0, L_0x55d44e9e1f40;  1 drivers
S_0x55d44e14b650 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44e17e890;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e133de0_0 .net "a", 3 0, L_0x55d44e9e55c0;  1 drivers
v0x55d44e133ee0_0 .net "b", 3 0, L_0x55d44e9e5660;  1 drivers
v0x55d44e135210_0 .net "ca", 3 0, L_0x55d44e9e5450;  1 drivers
v0x55d44e1352d0_0 .net "cin", 3 0, L_0x55d44e9e5750;  1 drivers
v0x55d44e130e90_0 .net "sum", 3 0, L_0x55d44e9e53b0;  1 drivers
L_0x55d44e9e33a0 .part L_0x55d44e9e55c0, 0, 1;
L_0x55d44e9e34d0 .part L_0x55d44e9e5660, 0, 1;
L_0x55d44e9e3600 .part L_0x55d44e9e5750, 0, 1;
L_0x55d44e9e3c10 .part L_0x55d44e9e55c0, 1, 1;
L_0x55d44e9e3d40 .part L_0x55d44e9e5660, 1, 1;
L_0x55d44e9e3e70 .part L_0x55d44e9e5750, 1, 1;
L_0x55d44e9e4520 .part L_0x55d44e9e55c0, 2, 1;
L_0x55d44e9e4650 .part L_0x55d44e9e5660, 2, 1;
L_0x55d44e9e47d0 .part L_0x55d44e9e5750, 2, 1;
L_0x55d44e9e4da0 .part L_0x55d44e9e55c0, 3, 1;
L_0x55d44e9e4fc0 .part L_0x55d44e9e5660, 3, 1;
L_0x55d44e9e5180 .part L_0x55d44e9e5750, 3, 1;
L_0x55d44e9e53b0 .concat8 [ 1 1 1 1], L_0x55d44e9e2e40, L_0x55d44e9e37a0, L_0x55d44e9e4050, L_0x55d44e9e4970;
L_0x55d44e9e5450 .concat8 [ 1 1 1 1], L_0x55d44e9e3290, L_0x55d44e9e3b00, L_0x55d44e9e4410, L_0x55d44e9e4c90;
S_0x55d44e148700 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e14b650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9e28b0 .functor XOR 1, L_0x55d44e9e33a0, L_0x55d44e9e34d0, C4<0>, C4<0>;
L_0x55d44e9e2e40 .functor XOR 1, L_0x55d44e9e28b0, L_0x55d44e9e3600, C4<0>, C4<0>;
L_0x55d44e9e2f00 .functor AND 1, L_0x55d44e9e33a0, L_0x55d44e9e34d0, C4<1>, C4<1>;
L_0x55d44e9e3010 .functor AND 1, L_0x55d44e9e33a0, L_0x55d44e9e3600, C4<1>, C4<1>;
L_0x55d44e9e30d0 .functor OR 1, L_0x55d44e9e2f00, L_0x55d44e9e3010, C4<0>, C4<0>;
L_0x55d44e9e31e0 .functor AND 1, L_0x55d44e9e3600, L_0x55d44e9e34d0, C4<1>, C4<1>;
L_0x55d44e9e3290 .functor OR 1, L_0x55d44e9e30d0, L_0x55d44e9e31e0, C4<0>, C4<0>;
v0x55d44e1443c0_0 .net *"_s0", 0 0, L_0x55d44e9e28b0;  1 drivers
v0x55d44e144460_0 .net *"_s10", 0 0, L_0x55d44e9e31e0;  1 drivers
v0x55d44e145750_0 .net *"_s4", 0 0, L_0x55d44e9e2f00;  1 drivers
v0x55d44e145840_0 .net *"_s6", 0 0, L_0x55d44e9e3010;  1 drivers
v0x55d44e139c90_0 .net *"_s8", 0 0, L_0x55d44e9e30d0;  1 drivers
v0x55d44e142720_0 .net "a", 0 0, L_0x55d44e9e33a0;  1 drivers
v0x55d44e1427e0_0 .net "b", 0 0, L_0x55d44e9e34d0;  1 drivers
v0x55d44e142340_0 .net "ca", 0 0, L_0x55d44e9e3290;  1 drivers
v0x55d44e1423e0_0 .net "cin", 0 0, L_0x55d44e9e3600;  1 drivers
v0x55d44e139920_0 .net "sum", 0 0, L_0x55d44e9e2e40;  1 drivers
S_0x55d44e13f7d0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e14b650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9e3730 .functor XOR 1, L_0x55d44e9e3c10, L_0x55d44e9e3d40, C4<0>, C4<0>;
L_0x55d44e9e37a0 .functor XOR 1, L_0x55d44e9e3730, L_0x55d44e9e3e70, C4<0>, C4<0>;
L_0x55d44e9e3810 .functor AND 1, L_0x55d44e9e3c10, L_0x55d44e9e3d40, C4<1>, C4<1>;
L_0x55d44e9e3880 .functor AND 1, L_0x55d44e9e3c10, L_0x55d44e9e3e70, C4<1>, C4<1>;
L_0x55d44e9e3940 .functor OR 1, L_0x55d44e9e3810, L_0x55d44e9e3880, C4<0>, C4<0>;
L_0x55d44e9e3a50 .functor AND 1, L_0x55d44e9e3e70, L_0x55d44e9e3d40, C4<1>, C4<1>;
L_0x55d44e9e3b00 .functor OR 1, L_0x55d44e9e3940, L_0x55d44e9e3a50, C4<0>, C4<0>;
v0x55d44e13f470_0 .net *"_s0", 0 0, L_0x55d44e9e3730;  1 drivers
v0x55d44e13c880_0 .net *"_s10", 0 0, L_0x55d44e9e3a50;  1 drivers
v0x55d44e13c960_0 .net *"_s4", 0 0, L_0x55d44e9e3810;  1 drivers
v0x55d44e13c4a0_0 .net *"_s6", 0 0, L_0x55d44e9e3880;  1 drivers
v0x55d44e13c580_0 .net *"_s8", 0 0, L_0x55d44e9e3940;  1 drivers
v0x55d44e1394f0_0 .net "a", 0 0, L_0x55d44e9e3c10;  1 drivers
v0x55d44e1395b0_0 .net "b", 0 0, L_0x55d44e9e3d40;  1 drivers
v0x55d44e140820_0 .net "ca", 0 0, L_0x55d44e9e3b00;  1 drivers
v0x55d44e1408c0_0 .net "cin", 0 0, L_0x55d44e9e3e70;  1 drivers
v0x55d44e141d00_0 .net "sum", 0 0, L_0x55d44e9e37a0;  1 drivers
S_0x55d44e13d8d0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e14b650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9e3fe0 .functor XOR 1, L_0x55d44e9e4520, L_0x55d44e9e4650, C4<0>, C4<0>;
L_0x55d44e9e4050 .functor XOR 1, L_0x55d44e9e3fe0, L_0x55d44e9e47d0, C4<0>, C4<0>;
L_0x55d44e9e40c0 .functor AND 1, L_0x55d44e9e4520, L_0x55d44e9e4650, C4<1>, C4<1>;
L_0x55d44e9e41d0 .functor AND 1, L_0x55d44e9e4520, L_0x55d44e9e47d0, C4<1>, C4<1>;
L_0x55d44e9e4290 .functor OR 1, L_0x55d44e9e40c0, L_0x55d44e9e41d0, C4<0>, C4<0>;
L_0x55d44e9e43a0 .functor AND 1, L_0x55d44e9e47d0, L_0x55d44e9e4650, C4<1>, C4<1>;
L_0x55d44e9e4410 .functor OR 1, L_0x55d44e9e4290, L_0x55d44e9e43a0, C4<0>, C4<0>;
v0x55d44e13edb0_0 .net *"_s0", 0 0, L_0x55d44e9e3fe0;  1 drivers
v0x55d44e13a980_0 .net *"_s10", 0 0, L_0x55d44e9e43a0;  1 drivers
v0x55d44e13aa60_0 .net *"_s4", 0 0, L_0x55d44e9e40c0;  1 drivers
v0x55d44e13bdb0_0 .net *"_s6", 0 0, L_0x55d44e9e41d0;  1 drivers
v0x55d44e13be90_0 .net *"_s8", 0 0, L_0x55d44e9e4290;  1 drivers
v0x55d44e137ae0_0 .net "a", 0 0, L_0x55d44e9e4520;  1 drivers
v0x55d44e138e00_0 .net "b", 0 0, L_0x55d44e9e4650;  1 drivers
v0x55d44e138ec0_0 .net "ca", 0 0, L_0x55d44e9e4410;  1 drivers
v0x55d44e12d250_0 .net "cin", 0 0, L_0x55d44e9e47d0;  1 drivers
v0x55d44e135ce0_0 .net "sum", 0 0, L_0x55d44e9e4050;  1 drivers
S_0x55d44e135900 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e14b650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9e4900 .functor XOR 1, L_0x55d44e9e4da0, L_0x55d44e9e4fc0, C4<0>, C4<0>;
L_0x55d44e9e4970 .functor XOR 1, L_0x55d44e9e4900, L_0x55d44e9e5180, C4<0>, C4<0>;
L_0x55d44e9e49e0 .functor AND 1, L_0x55d44e9e4da0, L_0x55d44e9e4fc0, C4<1>, C4<1>;
L_0x55d44e9e4a50 .functor AND 1, L_0x55d44e9e4da0, L_0x55d44e9e5180, C4<1>, C4<1>;
L_0x55d44e9e4b10 .functor OR 1, L_0x55d44e9e49e0, L_0x55d44e9e4a50, C4<0>, C4<0>;
L_0x55d44e9e4c20 .functor AND 1, L_0x55d44e9e5180, L_0x55d44e9e4fc0, C4<1>, C4<1>;
L_0x55d44e9e4c90 .functor OR 1, L_0x55d44e9e4b10, L_0x55d44e9e4c20, C4<0>, C4<0>;
v0x55d44e12ceb0_0 .net *"_s0", 0 0, L_0x55d44e9e4900;  1 drivers
v0x55d44e132d90_0 .net *"_s10", 0 0, L_0x55d44e9e4c20;  1 drivers
v0x55d44e132e70_0 .net *"_s4", 0 0, L_0x55d44e9e49e0;  1 drivers
v0x55d44e1329b0_0 .net *"_s6", 0 0, L_0x55d44e9e4a50;  1 drivers
v0x55d44e132a90_0 .net *"_s8", 0 0, L_0x55d44e9e4b10;  1 drivers
v0x55d44e12fe40_0 .net "a", 0 0, L_0x55d44e9e4da0;  1 drivers
v0x55d44e12ff00_0 .net "b", 0 0, L_0x55d44e9e4fc0;  1 drivers
v0x55d44e12fa60_0 .net "ca", 0 0, L_0x55d44e9e4c90;  1 drivers
v0x55d44e12fb00_0 .net "cin", 0 0, L_0x55d44e9e5180;  1 drivers
v0x55d44e12cb60_0 .net "sum", 0 0, L_0x55d44e9e4970;  1 drivers
S_0x55d44e1322c0 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44e17e890;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e114db0_0 .net "a", 3 0, L_0x55d44e9e7ea0;  1 drivers
v0x55d44e114eb0_0 .net "b", 3 0, L_0x55d44e9e7fd0;  1 drivers
v0x55d44e111e00_0 .net "ca", 3 0, L_0x55d44e9e7d30;  1 drivers
v0x55d44e111ec0_0 .net "cin", 3 0, L_0x55d44e9e8100;  1 drivers
v0x55d44e119130_0 .net "sum", 3 0, L_0x55d44e9e7c90;  1 drivers
L_0x55d44e9e5d10 .part L_0x55d44e9e7ea0, 0, 1;
L_0x55d44e9e5e40 .part L_0x55d44e9e7fd0, 0, 1;
L_0x55d44e9e5f70 .part L_0x55d44e9e8100, 0, 1;
L_0x55d44e9e6540 .part L_0x55d44e9e7ea0, 1, 1;
L_0x55d44e9e6670 .part L_0x55d44e9e7fd0, 1, 1;
L_0x55d44e9e67a0 .part L_0x55d44e9e8100, 1, 1;
L_0x55d44e9e6e60 .part L_0x55d44e9e7ea0, 2, 1;
L_0x55d44e9e6f90 .part L_0x55d44e9e7fd0, 2, 1;
L_0x55d44e9e7110 .part L_0x55d44e9e8100, 2, 1;
L_0x55d44e9e76e0 .part L_0x55d44e9e7ea0, 3, 1;
L_0x55d44e9e78a0 .part L_0x55d44e9e7fd0, 3, 1;
L_0x55d44e9e7a60 .part L_0x55d44e9e8100, 3, 1;
L_0x55d44e9e7c90 .concat8 [ 1 1 1 1], L_0x55d44e9e57f0, L_0x55d44e9e6110, L_0x55d44e9e6940, L_0x55d44e9e72b0;
L_0x55d44e9e7d30 .concat8 [ 1 1 1 1], L_0x55d44e9e5c00, L_0x55d44e9e6430, L_0x55d44e9e6d50, L_0x55d44e9e75d0;
S_0x55d44e12f370 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e1322c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9e5340 .functor XOR 1, L_0x55d44e9e5d10, L_0x55d44e9e5e40, C4<0>, C4<0>;
L_0x55d44e9e57f0 .functor XOR 1, L_0x55d44e9e5340, L_0x55d44e9e5f70, C4<0>, C4<0>;
L_0x55d44e9e58b0 .functor AND 1, L_0x55d44e9e5d10, L_0x55d44e9e5e40, C4<1>, C4<1>;
L_0x55d44e9e59c0 .functor AND 1, L_0x55d44e9e5d10, L_0x55d44e9e5f70, C4<1>, C4<1>;
L_0x55d44e9e5a80 .functor OR 1, L_0x55d44e9e58b0, L_0x55d44e9e59c0, C4<0>, C4<0>;
L_0x55d44e9e5b90 .functor AND 1, L_0x55d44e9e5f70, L_0x55d44e9e5e40, C4<1>, C4<1>;
L_0x55d44e9e5c00 .functor OR 1, L_0x55d44e9e5a80, L_0x55d44e9e5b90, C4<0>, C4<0>;
v0x55d44e12b010_0 .net *"_s0", 0 0, L_0x55d44e9e5340;  1 drivers
v0x55d44e12c3c0_0 .net *"_s10", 0 0, L_0x55d44e9e5b90;  1 drivers
v0x55d44e12c4a0_0 .net *"_s4", 0 0, L_0x55d44e9e58b0;  1 drivers
v0x55d44e129830_0 .net *"_s6", 0 0, L_0x55d44e9e59c0;  1 drivers
v0x55d44e129910_0 .net *"_s8", 0 0, L_0x55d44e9e5a80;  1 drivers
v0x55d44e11c370_0 .net "a", 0 0, L_0x55d44e9e5d10;  1 drivers
v0x55d44e11c410_0 .net "b", 0 0, L_0x55d44e9e5e40;  1 drivers
v0x55d44e10fa20_0 .net "ca", 0 0, L_0x55d44e9e5c00;  1 drivers
v0x55d44e10fae0_0 .net "cin", 0 0, L_0x55d44e9e5f70;  1 drivers
v0x55d44e11efa0_0 .net "sum", 0 0, L_0x55d44e9e57f0;  1 drivers
S_0x55d44e1279a0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e1322c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9e60a0 .functor XOR 1, L_0x55d44e9e6540, L_0x55d44e9e6670, C4<0>, C4<0>;
L_0x55d44e9e6110 .functor XOR 1, L_0x55d44e9e60a0, L_0x55d44e9e67a0, C4<0>, C4<0>;
L_0x55d44e9e6180 .functor AND 1, L_0x55d44e9e6540, L_0x55d44e9e6670, C4<1>, C4<1>;
L_0x55d44e9e61f0 .functor AND 1, L_0x55d44e9e6540, L_0x55d44e9e67a0, C4<1>, C4<1>;
L_0x55d44e9e62b0 .functor OR 1, L_0x55d44e9e6180, L_0x55d44e9e61f0, C4<0>, C4<0>;
L_0x55d44e9e63c0 .functor AND 1, L_0x55d44e9e67a0, L_0x55d44e9e6670, C4<1>, C4<1>;
L_0x55d44e9e6430 .functor OR 1, L_0x55d44e9e62b0, L_0x55d44e9e63c0, C4<0>, C4<0>;
v0x55d44e127640_0 .net *"_s0", 0 0, L_0x55d44e9e60a0;  1 drivers
v0x55d44e11ead0_0 .net *"_s10", 0 0, L_0x55d44e9e63c0;  1 drivers
v0x55d44e11eb90_0 .net *"_s4", 0 0, L_0x55d44e9e6180;  1 drivers
v0x55d44e124a50_0 .net *"_s6", 0 0, L_0x55d44e9e61f0;  1 drivers
v0x55d44e124b30_0 .net *"_s8", 0 0, L_0x55d44e9e62b0;  1 drivers
v0x55d44e1246e0_0 .net "a", 0 0, L_0x55d44e9e6540;  1 drivers
v0x55d44e121ae0_0 .net "b", 0 0, L_0x55d44e9e6670;  1 drivers
v0x55d44e121ba0_0 .net "ca", 0 0, L_0x55d44e9e6430;  1 drivers
v0x55d44e121700_0 .net "cin", 0 0, L_0x55d44e9e67a0;  1 drivers
v0x55d44e11e750_0 .net "sum", 0 0, L_0x55d44e9e6110;  1 drivers
S_0x55d44e125a80 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e1322c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9e68d0 .functor XOR 1, L_0x55d44e9e6e60, L_0x55d44e9e6f90, C4<0>, C4<0>;
L_0x55d44e9e6940 .functor XOR 1, L_0x55d44e9e68d0, L_0x55d44e9e7110, C4<0>, C4<0>;
L_0x55d44e9e6a00 .functor AND 1, L_0x55d44e9e6e60, L_0x55d44e9e6f90, C4<1>, C4<1>;
L_0x55d44e9e6b10 .functor AND 1, L_0x55d44e9e6e60, L_0x55d44e9e7110, C4<1>, C4<1>;
L_0x55d44e9e6bd0 .functor OR 1, L_0x55d44e9e6a00, L_0x55d44e9e6b10, C4<0>, C4<0>;
L_0x55d44e9e6ce0 .functor AND 1, L_0x55d44e9e7110, L_0x55d44e9e6f90, C4<1>, C4<1>;
L_0x55d44e9e6d50 .functor OR 1, L_0x55d44e9e6bd0, L_0x55d44e9e6ce0, C4<0>, C4<0>;
v0x55d44e126f30_0 .net *"_s0", 0 0, L_0x55d44e9e68d0;  1 drivers
v0x55d44e122b30_0 .net *"_s10", 0 0, L_0x55d44e9e6ce0;  1 drivers
v0x55d44e122c10_0 .net *"_s4", 0 0, L_0x55d44e9e6a00;  1 drivers
v0x55d44e123f60_0 .net *"_s6", 0 0, L_0x55d44e9e6b10;  1 drivers
v0x55d44e124040_0 .net *"_s8", 0 0, L_0x55d44e9e6bd0;  1 drivers
v0x55d44e11fbe0_0 .net "a", 0 0, L_0x55d44e9e6e60;  1 drivers
v0x55d44e11fca0_0 .net "b", 0 0, L_0x55d44e9e6f90;  1 drivers
v0x55d44e121010_0 .net "ca", 0 0, L_0x55d44e9e6d50;  1 drivers
v0x55d44e1210b0_0 .net "cin", 0 0, L_0x55d44e9e7110;  1 drivers
v0x55d44e11cd80_0 .net "sum", 0 0, L_0x55d44e9e6940;  1 drivers
S_0x55d44e11e060 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e1322c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9e7240 .functor XOR 1, L_0x55d44e9e76e0, L_0x55d44e9e78a0, C4<0>, C4<0>;
L_0x55d44e9e72b0 .functor XOR 1, L_0x55d44e9e7240, L_0x55d44e9e7a60, C4<0>, C4<0>;
L_0x55d44e9e7320 .functor AND 1, L_0x55d44e9e76e0, L_0x55d44e9e78a0, C4<1>, C4<1>;
L_0x55d44e9e7390 .functor AND 1, L_0x55d44e9e76e0, L_0x55d44e9e7a60, C4<1>, C4<1>;
L_0x55d44e9e7450 .functor OR 1, L_0x55d44e9e7320, L_0x55d44e9e7390, C4<0>, C4<0>;
L_0x55d44e9e7560 .functor AND 1, L_0x55d44e9e7a60, L_0x55d44e9e78a0, C4<1>, C4<1>;
L_0x55d44e9e75d0 .functor OR 1, L_0x55d44e9e7450, L_0x55d44e9e7560, C4<0>, C4<0>;
v0x55d44e112620_0 .net *"_s0", 0 0, L_0x55d44e9e7240;  1 drivers
v0x55d44e11b030_0 .net *"_s10", 0 0, L_0x55d44e9e7560;  1 drivers
v0x55d44e11b110_0 .net *"_s4", 0 0, L_0x55d44e9e7320;  1 drivers
v0x55d44e11ac50_0 .net *"_s6", 0 0, L_0x55d44e9e7390;  1 drivers
v0x55d44e11ad30_0 .net *"_s8", 0 0, L_0x55d44e9e7450;  1 drivers
v0x55d44e1121f0_0 .net "a", 0 0, L_0x55d44e9e76e0;  1 drivers
v0x55d44e1180e0_0 .net "b", 0 0, L_0x55d44e9e78a0;  1 drivers
v0x55d44e1181a0_0 .net "ca", 0 0, L_0x55d44e9e75d0;  1 drivers
v0x55d44e117d00_0 .net "cin", 0 0, L_0x55d44e9e7a60;  1 drivers
v0x55d44e115190_0 .net "sum", 0 0, L_0x55d44e9e72b0;  1 drivers
S_0x55d44e10b790 .scope module, "a_2" "sixtyBitAdder" 10 12, 5 3 0, S_0x55d44e4708d0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f865d713720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44d187330_0 .net/2u *"_s2", 0 0, L_0x7f865d713720;  1 drivers
L_0x7f865d713768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44d187430_0 .net/2u *"_s6", 0 0, L_0x7f865d713768;  1 drivers
v0x55d44d183010_0 .net "a", 64 0, L_0x55d44ea15740;  1 drivers
v0x55d44d1830f0_0 .net "b", 64 0, L_0x55d44ea15870;  1 drivers
v0x55d44d1843c0_0 .net "ca", 64 0, L_0x55d44ea15560;  1 drivers
v0x55d44d181a80_0 .net "cin", 64 0, L_0x55d44ea15960;  1 drivers
v0x55d44d181b60_0 .net "sum", 64 0, L_0x55d44ea153d0;  1 drivers
L_0x55d44e9ff290 .part L_0x55d44ea15740, 0, 32;
L_0x55d44e9ff330 .part L_0x55d44ea15870, 0, 32;
L_0x55d44e9ff3d0 .part L_0x55d44ea15960, 0, 32;
L_0x55d44ea15100 .part L_0x55d44ea15740, 32, 32;
L_0x55d44ea151f0 .part L_0x55d44ea15870, 32, 32;
L_0x55d44ea152e0 .part L_0x55d44ea15960, 32, 32;
L_0x55d44ea153d0 .concat8 [ 32 32 1 0], L_0x55d44e9fefc0, L_0x55d44ea14e30, L_0x7f865d713768;
L_0x55d44ea15560 .concat8 [ 1 32 32 0], L_0x7f865d713720, L_0x55d44e9ff100, L_0x55d44ea14f70;
S_0x55d44e10b3b0 .scope module, "FA_0" "thirtBitAdder" 5 13, 6 3 0, S_0x55d44e10b790;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44d254bb0_0 .net "a", 31 0, L_0x55d44e9ff290;  1 drivers
v0x55d44d254cb0_0 .net "b", 31 0, L_0x55d44e9ff330;  1 drivers
v0x55d44d25ab10_0 .net "ca", 31 0, L_0x55d44e9ff100;  1 drivers
v0x55d44d25abd0_0 .net "cin", 31 0, L_0x55d44e9ff3d0;  1 drivers
v0x55d44d25a730_0 .net "sum", 31 0, L_0x55d44e9fefc0;  1 drivers
L_0x55d44e9f3ea0 .part L_0x55d44e9ff290, 0, 16;
L_0x55d44e9f3f40 .part L_0x55d44e9ff330, 0, 16;
L_0x55d44e9f3fe0 .part L_0x55d44e9ff3d0, 0, 16;
L_0x55d44e9fecb0 .part L_0x55d44e9ff290, 16, 16;
L_0x55d44e9feda0 .part L_0x55d44e9ff330, 16, 16;
L_0x55d44e9fee90 .part L_0x55d44e9ff3d0, 16, 16;
L_0x55d44e9fefc0 .concat8 [ 16 16 0 0], L_0x55d44e9f3ba0, L_0x55d44e9fe9b0;
L_0x55d44e9ff100 .concat8 [ 16 16 0 0], L_0x55d44e9f3c40, L_0x55d44e9fea50;
S_0x55d44e108460 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44e10b3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44d2c6a70_0 .net "a", 15 0, L_0x55d44e9f3ea0;  1 drivers
v0x55d44d2c6b70_0 .net "b", 15 0, L_0x55d44e9f3f40;  1 drivers
v0x55d44d2c7e00_0 .net "ca", 15 0, L_0x55d44e9f3c40;  1 drivers
v0x55d44d2c7ec0_0 .net "cin", 15 0, L_0x55d44e9f3fe0;  1 drivers
v0x55d44d2bc250_0 .net "sum", 15 0, L_0x55d44e9f3ba0;  1 drivers
L_0x55d44e9eb9f0 .part L_0x55d44e9f3ea0, 0, 4;
L_0x55d44e9eba90 .part L_0x55d44e9f3f40, 0, 4;
L_0x55d44e9ebb30 .part L_0x55d44e9f3fe0, 0, 4;
L_0x55d44e9ee340 .part L_0x55d44e9f3ea0, 4, 4;
L_0x55d44e9ee430 .part L_0x55d44e9f3f40, 4, 4;
L_0x55d44e9ee520 .part L_0x55d44e9f3fe0, 4, 4;
L_0x55d44e9f0e00 .part L_0x55d44e9f3ea0, 8, 4;
L_0x55d44e9f0ea0 .part L_0x55d44e9f3f40, 8, 4;
L_0x55d44e9f0f90 .part L_0x55d44e9f3fe0, 8, 4;
L_0x55d44e9f37a0 .part L_0x55d44e9f3ea0, 12, 4;
L_0x55d44e9f38d0 .part L_0x55d44e9f3f40, 12, 4;
L_0x55d44e9f3a00 .part L_0x55d44e9f3fe0, 12, 4;
L_0x55d44e9f3ba0 .concat8 [ 4 4 4 4], L_0x55d44e9eb7e0, L_0x55d44e9ee130, L_0x55d44e9f0bf0, L_0x55d44e9f3590;
L_0x55d44e9f3c40 .concat8 [ 4 4 4 4], L_0x55d44e9eb880, L_0x55d44e9ee1d0, L_0x55d44e9f0c90, L_0x55d44e9f3630;
S_0x55d44e10c7e0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44e108460;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e0eb890_0 .net "a", 3 0, L_0x55d44e9eb9f0;  1 drivers
v0x55d44e0eb990_0 .net "b", 3 0, L_0x55d44e9eba90;  1 drivers
v0x55d44e0f17f0_0 .net "ca", 3 0, L_0x55d44e9eb880;  1 drivers
v0x55d44e0f18b0_0 .net "cin", 3 0, L_0x55d44e9ebb30;  1 drivers
v0x55d44e0f1410_0 .net "sum", 3 0, L_0x55d44e9eb7e0;  1 drivers
L_0x55d44e9e9860 .part L_0x55d44e9eb9f0, 0, 1;
L_0x55d44e9e9990 .part L_0x55d44e9eba90, 0, 1;
L_0x55d44e9e9ac0 .part L_0x55d44e9ebb30, 0, 1;
L_0x55d44e9ea090 .part L_0x55d44e9eb9f0, 1, 1;
L_0x55d44e9ea1c0 .part L_0x55d44e9eba90, 1, 1;
L_0x55d44e9ea2f0 .part L_0x55d44e9ebb30, 1, 1;
L_0x55d44e9ea9b0 .part L_0x55d44e9eb9f0, 2, 1;
L_0x55d44e9eaae0 .part L_0x55d44e9eba90, 2, 1;
L_0x55d44e9eac60 .part L_0x55d44e9ebb30, 2, 1;
L_0x55d44e9eb230 .part L_0x55d44e9eb9f0, 3, 1;
L_0x55d44e9eb3f0 .part L_0x55d44e9eba90, 3, 1;
L_0x55d44e9eb5b0 .part L_0x55d44e9ebb30, 3, 1;
L_0x55d44e9eb7e0 .concat8 [ 1 1 1 1], L_0x55d44e9e7c20, L_0x55d44e9e9c60, L_0x55d44e9ea490, L_0x55d44e9eae00;
L_0x55d44e9eb880 .concat8 [ 1 1 1 1], L_0x55d44e9e9750, L_0x55d44e9e9f80, L_0x55d44e9ea8a0, L_0x55d44e9eb120;
S_0x55d44e10dc10 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e10c7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9e8230 .functor XOR 1, L_0x55d44e9e9860, L_0x55d44e9e9990, C4<0>, C4<0>;
L_0x55d44e9e7c20 .functor XOR 1, L_0x55d44e9e8230, L_0x55d44e9e9ac0, C4<0>, C4<0>;
L_0x55d44e9e9400 .functor AND 1, L_0x55d44e9e9860, L_0x55d44e9e9990, C4<1>, C4<1>;
L_0x55d44e9e9510 .functor AND 1, L_0x55d44e9e9860, L_0x55d44e9e9ac0, C4<1>, C4<1>;
L_0x55d44e9e95d0 .functor OR 1, L_0x55d44e9e9400, L_0x55d44e9e9510, C4<0>, C4<0>;
L_0x55d44e9e96e0 .functor AND 1, L_0x55d44e9e9ac0, L_0x55d44e9e9990, C4<1>, C4<1>;
L_0x55d44e9e9750 .functor OR 1, L_0x55d44e9e95d0, L_0x55d44e9e96e0, C4<0>, C4<0>;
v0x55d44e109940_0 .net *"_s0", 0 0, L_0x55d44e9e8230;  1 drivers
v0x55d44e10acc0_0 .net *"_s10", 0 0, L_0x55d44e9e96e0;  1 drivers
v0x55d44e10ada0_0 .net *"_s4", 0 0, L_0x55d44e9e9400;  1 drivers
v0x55d44e106940_0 .net *"_s6", 0 0, L_0x55d44e9e9510;  1 drivers
v0x55d44e106a00_0 .net *"_s8", 0 0, L_0x55d44e9e95d0;  1 drivers
v0x55d44e107e00_0 .net "a", 0 0, L_0x55d44e9e9860;  1 drivers
v0x55d44e103a30_0 .net "b", 0 0, L_0x55d44e9e9990;  1 drivers
v0x55d44e103af0_0 .net "ca", 0 0, L_0x55d44e9e9750;  1 drivers
v0x55d44e104dc0_0 .net "cin", 0 0, L_0x55d44e9e9ac0;  1 drivers
v0x55d44e0f9210_0 .net "sum", 0 0, L_0x55d44e9e7c20;  1 drivers
S_0x55d44e101ca0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e10c7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9e9bf0 .functor XOR 1, L_0x55d44e9ea090, L_0x55d44e9ea1c0, C4<0>, C4<0>;
L_0x55d44e9e9c60 .functor XOR 1, L_0x55d44e9e9bf0, L_0x55d44e9ea2f0, C4<0>, C4<0>;
L_0x55d44e9e9cd0 .functor AND 1, L_0x55d44e9ea090, L_0x55d44e9ea1c0, C4<1>, C4<1>;
L_0x55d44e9e9d40 .functor AND 1, L_0x55d44e9ea090, L_0x55d44e9ea2f0, C4<1>, C4<1>;
L_0x55d44e9e9e00 .functor OR 1, L_0x55d44e9e9cd0, L_0x55d44e9e9d40, C4<0>, C4<0>;
L_0x55d44e9e9f10 .functor AND 1, L_0x55d44e9ea2f0, L_0x55d44e9ea1c0, C4<1>, C4<1>;
L_0x55d44e9e9f80 .functor OR 1, L_0x55d44e9e9e00, L_0x55d44e9e9f10, C4<0>, C4<0>;
v0x55d44e101940_0 .net *"_s0", 0 0, L_0x55d44e9e9bf0;  1 drivers
v0x55d44e0f8df0_0 .net *"_s10", 0 0, L_0x55d44e9e9f10;  1 drivers
v0x55d44e0f8ed0_0 .net *"_s4", 0 0, L_0x55d44e9e9cd0;  1 drivers
v0x55d44e0fed50_0 .net *"_s6", 0 0, L_0x55d44e9e9d40;  1 drivers
v0x55d44e0fee30_0 .net *"_s8", 0 0, L_0x55d44e9e9e00;  1 drivers
v0x55d44e0fe970_0 .net "a", 0 0, L_0x55d44e9ea090;  1 drivers
v0x55d44e0fea10_0 .net "b", 0 0, L_0x55d44e9ea1c0;  1 drivers
v0x55d44e0fbe00_0 .net "ca", 0 0, L_0x55d44e9e9f80;  1 drivers
v0x55d44e0fbec0_0 .net "cin", 0 0, L_0x55d44e9ea2f0;  1 drivers
v0x55d44e0fbad0_0 .net "sum", 0 0, L_0x55d44e9e9c60;  1 drivers
S_0x55d44e0f8a70 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e10c7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9ea420 .functor XOR 1, L_0x55d44e9ea9b0, L_0x55d44e9eaae0, C4<0>, C4<0>;
L_0x55d44e9ea490 .functor XOR 1, L_0x55d44e9ea420, L_0x55d44e9eac60, C4<0>, C4<0>;
L_0x55d44e9ea550 .functor AND 1, L_0x55d44e9ea9b0, L_0x55d44e9eaae0, C4<1>, C4<1>;
L_0x55d44e9ea660 .functor AND 1, L_0x55d44e9ea9b0, L_0x55d44e9eac60, C4<1>, C4<1>;
L_0x55d44e9ea720 .functor OR 1, L_0x55d44e9ea550, L_0x55d44e9ea660, C4<0>, C4<0>;
L_0x55d44e9ea830 .functor AND 1, L_0x55d44e9eac60, L_0x55d44e9eaae0, C4<1>, C4<1>;
L_0x55d44e9ea8a0 .functor OR 1, L_0x55d44e9ea720, L_0x55d44e9ea830, C4<0>, C4<0>;
v0x55d44e0ffe20_0 .net *"_s0", 0 0, L_0x55d44e9ea420;  1 drivers
v0x55d44e1011d0_0 .net *"_s10", 0 0, L_0x55d44e9ea830;  1 drivers
v0x55d44e1012b0_0 .net *"_s4", 0 0, L_0x55d44e9ea550;  1 drivers
v0x55d44e0fce50_0 .net *"_s6", 0 0, L_0x55d44e9ea660;  1 drivers
v0x55d44e0fcf30_0 .net *"_s8", 0 0, L_0x55d44e9ea720;  1 drivers
v0x55d44e0fe280_0 .net "a", 0 0, L_0x55d44e9ea9b0;  1 drivers
v0x55d44e0fe340_0 .net "b", 0 0, L_0x55d44e9eaae0;  1 drivers
v0x55d44e0f9f00_0 .net "ca", 0 0, L_0x55d44e9ea8a0;  1 drivers
v0x55d44e0f9fa0_0 .net "cin", 0 0, L_0x55d44e9eac60;  1 drivers
v0x55d44e0fb3e0_0 .net "sum", 0 0, L_0x55d44e9ea490;  1 drivers
S_0x55d44e0f8380 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e10c7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9ead90 .functor XOR 1, L_0x55d44e9eb230, L_0x55d44e9eb3f0, C4<0>, C4<0>;
L_0x55d44e9eae00 .functor XOR 1, L_0x55d44e9ead90, L_0x55d44e9eb5b0, C4<0>, C4<0>;
L_0x55d44e9eae70 .functor AND 1, L_0x55d44e9eb230, L_0x55d44e9eb3f0, C4<1>, C4<1>;
L_0x55d44e9eaee0 .functor AND 1, L_0x55d44e9eb230, L_0x55d44e9eb5b0, C4<1>, C4<1>;
L_0x55d44e9eafa0 .functor OR 1, L_0x55d44e9eae70, L_0x55d44e9eaee0, C4<0>, C4<0>;
L_0x55d44e9eb0b0 .functor AND 1, L_0x55d44e9eb5b0, L_0x55d44e9eb3f0, C4<1>, C4<1>;
L_0x55d44e9eb120 .functor OR 1, L_0x55d44e9eafa0, L_0x55d44e9eb0b0, C4<0>, C4<0>;
v0x55d44e0f70b0_0 .net *"_s0", 0 0, L_0x55d44e9ead90;  1 drivers
v0x55d44e0f5a80_0 .net *"_s10", 0 0, L_0x55d44e9eb0b0;  1 drivers
v0x55d44e0f5b60_0 .net *"_s4", 0 0, L_0x55d44e9eae70;  1 drivers
v0x55d44e0e9160_0 .net *"_s6", 0 0, L_0x55d44e9eaee0;  1 drivers
v0x55d44e0dc7e0_0 .net *"_s8", 0 0, L_0x55d44e9eafa0;  1 drivers
v0x55d44e0ebcb0_0 .net "a", 0 0, L_0x55d44e9eb230;  1 drivers
v0x55d44e0ebd70_0 .net "b", 0 0, L_0x55d44e9eb3f0;  1 drivers
v0x55d44e0f4740_0 .net "ca", 0 0, L_0x55d44e9eb120;  1 drivers
v0x55d44e0f47e0_0 .net "cin", 0 0, L_0x55d44e9eb5b0;  1 drivers
v0x55d44e0f4360_0 .net "sum", 0 0, L_0x55d44e9eae00;  1 drivers
S_0x55d44e0ee8a0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44e108460;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e003880_0 .net "a", 3 0, L_0x55d44e9ee340;  1 drivers
v0x55d44e003980_0 .net "b", 3 0, L_0x55d44e9ee430;  1 drivers
v0x55d44e004cf0_0 .net "ca", 3 0, L_0x55d44e9ee1d0;  1 drivers
v0x55d44e004db0_0 .net "cin", 3 0, L_0x55d44e9ee520;  1 drivers
v0x55d44e0009b0_0 .net "sum", 3 0, L_0x55d44e9ee130;  1 drivers
L_0x55d44e9ec0f0 .part L_0x55d44e9ee340, 0, 1;
L_0x55d44e9ec220 .part L_0x55d44e9ee430, 0, 1;
L_0x55d44e9ec350 .part L_0x55d44e9ee520, 0, 1;
L_0x55d44e9ec960 .part L_0x55d44e9ee340, 1, 1;
L_0x55d44e9eca90 .part L_0x55d44e9ee430, 1, 1;
L_0x55d44e9ecbc0 .part L_0x55d44e9ee520, 1, 1;
L_0x55d44e9ed300 .part L_0x55d44e9ee340, 2, 1;
L_0x55d44e9ed430 .part L_0x55d44e9ee430, 2, 1;
L_0x55d44e9ed5b0 .part L_0x55d44e9ee520, 2, 1;
L_0x55d44e9edb80 .part L_0x55d44e9ee340, 3, 1;
L_0x55d44e9edd40 .part L_0x55d44e9ee430, 3, 1;
L_0x55d44e9edf00 .part L_0x55d44e9ee520, 3, 1;
L_0x55d44e9ee130 .concat8 [ 1 1 1 1], L_0x55d44e9ebbd0, L_0x55d44e9ec4f0, L_0x55d44e9ecda0, L_0x55d44e9ed750;
L_0x55d44e9ee1d0 .concat8 [ 1 1 1 1], L_0x55d44e9ebfe0, L_0x55d44e9ec850, L_0x55d44e9ed1f0, L_0x55d44e9eda70;
S_0x55d44e0eb510 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e0ee8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9eb770 .functor XOR 1, L_0x55d44e9ec0f0, L_0x55d44e9ec220, C4<0>, C4<0>;
L_0x55d44e9ebbd0 .functor XOR 1, L_0x55d44e9eb770, L_0x55d44e9ec350, C4<0>, C4<0>;
L_0x55d44e9ebc90 .functor AND 1, L_0x55d44e9ec0f0, L_0x55d44e9ec220, C4<1>, C4<1>;
L_0x55d44e9ebda0 .functor AND 1, L_0x55d44e9ec0f0, L_0x55d44e9ec350, C4<1>, C4<1>;
L_0x55d44e9ebe60 .functor OR 1, L_0x55d44e9ebc90, L_0x55d44e9ebda0, C4<0>, C4<0>;
L_0x55d44e9ebf70 .functor AND 1, L_0x55d44e9ec350, L_0x55d44e9ec220, C4<1>, C4<1>;
L_0x55d44e9ebfe0 .functor OR 1, L_0x55d44e9ebe60, L_0x55d44e9ebf70, C4<0>, C4<0>;
v0x55d44e0f2840_0 .net *"_s0", 0 0, L_0x55d44e9eb770;  1 drivers
v0x55d44e0f28e0_0 .net *"_s10", 0 0, L_0x55d44e9ebf70;  1 drivers
v0x55d44e0f3c70_0 .net *"_s4", 0 0, L_0x55d44e9ebc90;  1 drivers
v0x55d44e0f3d60_0 .net *"_s6", 0 0, L_0x55d44e9ebda0;  1 drivers
v0x55d44e0ef8f0_0 .net *"_s8", 0 0, L_0x55d44e9ebe60;  1 drivers
v0x55d44e0f0d20_0 .net "a", 0 0, L_0x55d44e9ec0f0;  1 drivers
v0x55d44e0f0de0_0 .net "b", 0 0, L_0x55d44e9ec220;  1 drivers
v0x55d44e0ec9a0_0 .net "ca", 0 0, L_0x55d44e9ebfe0;  1 drivers
v0x55d44e0eca40_0 .net "cin", 0 0, L_0x55d44e9ec350;  1 drivers
v0x55d44e0ede80_0 .net "sum", 0 0, L_0x55d44e9ebbd0;  1 drivers
S_0x55d44e0e9a90 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e0ee8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9ec480 .functor XOR 1, L_0x55d44e9ec960, L_0x55d44e9eca90, C4<0>, C4<0>;
L_0x55d44e9ec4f0 .functor XOR 1, L_0x55d44e9ec480, L_0x55d44e9ecbc0, C4<0>, C4<0>;
L_0x55d44e9ec560 .functor AND 1, L_0x55d44e9ec960, L_0x55d44e9eca90, C4<1>, C4<1>;
L_0x55d44e9ec5d0 .functor AND 1, L_0x55d44e9ec960, L_0x55d44e9ecbc0, C4<1>, C4<1>;
L_0x55d44e9ec690 .functor OR 1, L_0x55d44e9ec560, L_0x55d44e9ec5d0, C4<0>, C4<0>;
L_0x55d44e9ec7a0 .functor AND 1, L_0x55d44e9ecbc0, L_0x55d44e9eca90, C4<1>, C4<1>;
L_0x55d44e9ec850 .functor OR 1, L_0x55d44e9ec690, L_0x55d44e9ec7a0, C4<0>, C4<0>;
v0x55d44e0eaea0_0 .net *"_s0", 0 0, L_0x55d44e9ec480;  1 drivers
v0x55d44e0df360_0 .net *"_s10", 0 0, L_0x55d44e9ec7a0;  1 drivers
v0x55d44e0df440_0 .net *"_s4", 0 0, L_0x55d44e9ec560;  1 drivers
v0x55d44e0e7df0_0 .net *"_s6", 0 0, L_0x55d44e9ec5d0;  1 drivers
v0x55d44e0e7ed0_0 .net *"_s8", 0 0, L_0x55d44e9ec690;  1 drivers
v0x55d44e0e7a10_0 .net "a", 0 0, L_0x55d44e9ec960;  1 drivers
v0x55d44e0e7ad0_0 .net "b", 0 0, L_0x55d44e9eca90;  1 drivers
v0x55d44e0def40_0 .net "ca", 0 0, L_0x55d44e9ec850;  1 drivers
v0x55d44e0df000_0 .net "cin", 0 0, L_0x55d44e9ecbc0;  1 drivers
v0x55d44e0e4f50_0 .net "sum", 0 0, L_0x55d44e9ec4f0;  1 drivers
S_0x55d44e0e4ac0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e0ee8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9ecd30 .functor XOR 1, L_0x55d44e9ed300, L_0x55d44e9ed430, C4<0>, C4<0>;
L_0x55d44e9ecda0 .functor XOR 1, L_0x55d44e9ecd30, L_0x55d44e9ed5b0, C4<0>, C4<0>;
L_0x55d44e9ece60 .functor AND 1, L_0x55d44e9ed300, L_0x55d44e9ed430, C4<1>, C4<1>;
L_0x55d44e9ecf70 .functor AND 1, L_0x55d44e9ed300, L_0x55d44e9ed5b0, C4<1>, C4<1>;
L_0x55d44e9ed030 .functor OR 1, L_0x55d44e9ece60, L_0x55d44e9ecf70, C4<0>, C4<0>;
L_0x55d44e9ed140 .functor AND 1, L_0x55d44e9ed5b0, L_0x55d44e9ed430, C4<1>, C4<1>;
L_0x55d44e9ed1f0 .functor OR 1, L_0x55d44e9ed030, L_0x55d44e9ed140, C4<0>, C4<0>;
v0x55d44e0e2000_0 .net *"_s0", 0 0, L_0x55d44e9ecd30;  1 drivers
v0x55d44e0e1b70_0 .net *"_s10", 0 0, L_0x55d44e9ed140;  1 drivers
v0x55d44e0e1c50_0 .net *"_s4", 0 0, L_0x55d44e9ece60;  1 drivers
v0x55d44e0debc0_0 .net *"_s6", 0 0, L_0x55d44e9ecf70;  1 drivers
v0x55d44e0deca0_0 .net *"_s8", 0 0, L_0x55d44e9ed030;  1 drivers
v0x55d44e0e5f60_0 .net "a", 0 0, L_0x55d44e9ed300;  1 drivers
v0x55d44e0e7320_0 .net "b", 0 0, L_0x55d44e9ed430;  1 drivers
v0x55d44e0e73e0_0 .net "ca", 0 0, L_0x55d44e9ed1f0;  1 drivers
v0x55d44e0e2fa0_0 .net "cin", 0 0, L_0x55d44e9ed5b0;  1 drivers
v0x55d44e0e43d0_0 .net "sum", 0 0, L_0x55d44e9ecda0;  1 drivers
S_0x55d44e0e0050 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e0ee8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9ed6e0 .functor XOR 1, L_0x55d44e9edb80, L_0x55d44e9edd40, C4<0>, C4<0>;
L_0x55d44e9ed750 .functor XOR 1, L_0x55d44e9ed6e0, L_0x55d44e9edf00, C4<0>, C4<0>;
L_0x55d44e9ed7c0 .functor AND 1, L_0x55d44e9edb80, L_0x55d44e9edd40, C4<1>, C4<1>;
L_0x55d44e9ed830 .functor AND 1, L_0x55d44e9edb80, L_0x55d44e9edf00, C4<1>, C4<1>;
L_0x55d44e9ed8f0 .functor OR 1, L_0x55d44e9ed7c0, L_0x55d44e9ed830, C4<0>, C4<0>;
L_0x55d44e9eda00 .functor AND 1, L_0x55d44e9edf00, L_0x55d44e9edd40, C4<1>, C4<1>;
L_0x55d44e9eda70 .functor OR 1, L_0x55d44e9ed8f0, L_0x55d44e9eda00, C4<0>, C4<0>;
v0x55d44e0e1500_0 .net *"_s0", 0 0, L_0x55d44e9ed6e0;  1 drivers
v0x55d44e0dd140_0 .net *"_s10", 0 0, L_0x55d44e9eda00;  1 drivers
v0x55d44e0dd220_0 .net *"_s4", 0 0, L_0x55d44e9ed7c0;  1 drivers
v0x55d44e0de4d0_0 .net *"_s6", 0 0, L_0x55d44e9ed830;  1 drivers
v0x55d44e0de5b0_0 .net *"_s8", 0 0, L_0x55d44e9ed8f0;  1 drivers
v0x55d44e0d2a10_0 .net "a", 0 0, L_0x55d44e9edb80;  1 drivers
v0x55d44e0d2ad0_0 .net "b", 0 0, L_0x55d44e9edd40;  1 drivers
v0x55d44e0db4a0_0 .net "ca", 0 0, L_0x55d44e9eda70;  1 drivers
v0x55d44e0db540_0 .net "cin", 0 0, L_0x55d44e9edf00;  1 drivers
v0x55d44e0db170_0 .net "sum", 0 0, L_0x55d44e9ed750;  1 drivers
S_0x55d44e001d20 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44e108460;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d2e6fa0_0 .net "a", 3 0, L_0x55d44e9f0e00;  1 drivers
v0x55d44d2e70a0_0 .net "b", 3 0, L_0x55d44e9f0ea0;  1 drivers
v0x55d44d2e2c20_0 .net "ca", 3 0, L_0x55d44e9f0c90;  1 drivers
v0x55d44d2e2ce0_0 .net "cin", 3 0, L_0x55d44e9f0f90;  1 drivers
v0x55d44d2e4050_0 .net "sum", 3 0, L_0x55d44e9f0bf0;  1 drivers
L_0x55d44e9eebb0 .part L_0x55d44e9f0e00, 0, 1;
L_0x55d44e9eece0 .part L_0x55d44e9f0ea0, 0, 1;
L_0x55d44e9eee10 .part L_0x55d44e9f0f90, 0, 1;
L_0x55d44e9ef420 .part L_0x55d44e9f0e00, 1, 1;
L_0x55d44e9ef550 .part L_0x55d44e9f0ea0, 1, 1;
L_0x55d44e9ef680 .part L_0x55d44e9f0f90, 1, 1;
L_0x55d44e9efdc0 .part L_0x55d44e9f0e00, 2, 1;
L_0x55d44e9efef0 .part L_0x55d44e9f0ea0, 2, 1;
L_0x55d44e9f0070 .part L_0x55d44e9f0f90, 2, 1;
L_0x55d44e9f0640 .part L_0x55d44e9f0e00, 3, 1;
L_0x55d44e9f0800 .part L_0x55d44e9f0ea0, 3, 1;
L_0x55d44e9f09c0 .part L_0x55d44e9f0f90, 3, 1;
L_0x55d44e9f0bf0 .concat8 [ 1 1 1 1], L_0x55d44e9ee650, L_0x55d44e9eefb0, L_0x55d44e9ef860, L_0x55d44e9f0210;
L_0x55d44e9f0c90 .concat8 [ 1 1 1 1], L_0x55d44e9eeaa0, L_0x55d44e9ef310, L_0x55d44e9efcb0, L_0x55d44e9f0530;
S_0x55d44dffebe0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e001d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9ee0c0 .functor XOR 1, L_0x55d44e9eebb0, L_0x55d44e9eece0, C4<0>, C4<0>;
L_0x55d44e9ee650 .functor XOR 1, L_0x55d44e9ee0c0, L_0x55d44e9eee10, C4<0>, C4<0>;
L_0x55d44e9ee710 .functor AND 1, L_0x55d44e9eebb0, L_0x55d44e9eece0, C4<1>, C4<1>;
L_0x55d44e9ee820 .functor AND 1, L_0x55d44e9eebb0, L_0x55d44e9eee10, C4<1>, C4<1>;
L_0x55d44e9ee8e0 .functor OR 1, L_0x55d44e9ee710, L_0x55d44e9ee820, C4<0>, C4<0>;
L_0x55d44e9ee9f0 .functor AND 1, L_0x55d44e9eee10, L_0x55d44e9eece0, C4<1>, C4<1>;
L_0x55d44e9eeaa0 .functor OR 1, L_0x55d44e9ee8e0, L_0x55d44e9ee9f0, C4<0>, C4<0>;
v0x55d44dffe880_0 .net *"_s0", 0 0, L_0x55d44e9ee0c0;  1 drivers
v0x55d44dff5d30_0 .net *"_s10", 0 0, L_0x55d44e9ee9f0;  1 drivers
v0x55d44dff5e10_0 .net *"_s4", 0 0, L_0x55d44e9ee710;  1 drivers
v0x55d44dffbc90_0 .net *"_s6", 0 0, L_0x55d44e9ee820;  1 drivers
v0x55d44dffbd70_0 .net *"_s8", 0 0, L_0x55d44e9ee8e0;  1 drivers
v0x55d44dffb920_0 .net "a", 0 0, L_0x55d44e9eebb0;  1 drivers
v0x55d44dff8d40_0 .net "b", 0 0, L_0x55d44e9eece0;  1 drivers
v0x55d44dff8e00_0 .net "ca", 0 0, L_0x55d44e9eeaa0;  1 drivers
v0x55d44dff8960_0 .net "cin", 0 0, L_0x55d44e9eee10;  1 drivers
v0x55d44dff5920_0 .net "sum", 0 0, L_0x55d44e9ee650;  1 drivers
S_0x55d44dffcce0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e001d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9eef40 .functor XOR 1, L_0x55d44e9ef420, L_0x55d44e9ef550, C4<0>, C4<0>;
L_0x55d44e9eefb0 .functor XOR 1, L_0x55d44e9eef40, L_0x55d44e9ef680, C4<0>, C4<0>;
L_0x55d44e9ef020 .functor AND 1, L_0x55d44e9ef420, L_0x55d44e9ef550, C4<1>, C4<1>;
L_0x55d44e9ef090 .functor AND 1, L_0x55d44e9ef420, L_0x55d44e9ef680, C4<1>, C4<1>;
L_0x55d44e9ef150 .functor OR 1, L_0x55d44e9ef020, L_0x55d44e9ef090, C4<0>, C4<0>;
L_0x55d44e9ef260 .functor AND 1, L_0x55d44e9ef680, L_0x55d44e9ef550, C4<1>, C4<1>;
L_0x55d44e9ef310 .functor OR 1, L_0x55d44e9ef150, L_0x55d44e9ef260, C4<0>, C4<0>;
v0x55d44dffe190_0 .net *"_s0", 0 0, L_0x55d44e9eef40;  1 drivers
v0x55d44dff9d90_0 .net *"_s10", 0 0, L_0x55d44e9ef260;  1 drivers
v0x55d44dff9e70_0 .net *"_s4", 0 0, L_0x55d44e9ef020;  1 drivers
v0x55d44dffb1c0_0 .net *"_s6", 0 0, L_0x55d44e9ef090;  1 drivers
v0x55d44dffb2a0_0 .net *"_s8", 0 0, L_0x55d44e9ef150;  1 drivers
v0x55d44dff6e40_0 .net "a", 0 0, L_0x55d44e9ef420;  1 drivers
v0x55d44dff6ee0_0 .net "b", 0 0, L_0x55d44e9ef550;  1 drivers
v0x55d44dff8270_0 .net "ca", 0 0, L_0x55d44e9ef310;  1 drivers
v0x55d44dff8330_0 .net "cin", 0 0, L_0x55d44e9ef680;  1 drivers
v0x55d44dff3eb0_0 .net "sum", 0 0, L_0x55d44e9eefb0;  1 drivers
S_0x55d44dff5230 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e001d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9ef7f0 .functor XOR 1, L_0x55d44e9efdc0, L_0x55d44e9efef0, C4<0>, C4<0>;
L_0x55d44e9ef860 .functor XOR 1, L_0x55d44e9ef7f0, L_0x55d44e9f0070, C4<0>, C4<0>;
L_0x55d44e9ef920 .functor AND 1, L_0x55d44e9efdc0, L_0x55d44e9efef0, C4<1>, C4<1>;
L_0x55d44e9efa30 .functor AND 1, L_0x55d44e9efdc0, L_0x55d44e9f0070, C4<1>, C4<1>;
L_0x55d44e9efaf0 .functor OR 1, L_0x55d44e9ef920, L_0x55d44e9efa30, C4<0>, C4<0>;
L_0x55d44e9efc00 .functor AND 1, L_0x55d44e9f0070, L_0x55d44e9efef0, C4<1>, C4<1>;
L_0x55d44e9efcb0 .functor OR 1, L_0x55d44e9efaf0, L_0x55d44e9efc00, C4<0>, C4<0>;
v0x55d44d2df430_0 .net *"_s0", 0 0, L_0x55d44e9ef7f0;  1 drivers
v0x55d44d2d2a60_0 .net *"_s10", 0 0, L_0x55d44e9efc00;  1 drivers
v0x55d44d2d2b40_0 .net *"_s4", 0 0, L_0x55d44e9ef920;  1 drivers
v0x55d44d2e1f30_0 .net *"_s6", 0 0, L_0x55d44e9efa30;  1 drivers
v0x55d44d2e2010_0 .net *"_s8", 0 0, L_0x55d44e9efaf0;  1 drivers
v0x55d44d2ea9c0_0 .net "a", 0 0, L_0x55d44e9efdc0;  1 drivers
v0x55d44d2eaa80_0 .net "b", 0 0, L_0x55d44e9efef0;  1 drivers
v0x55d44d2ea5e0_0 .net "ca", 0 0, L_0x55d44e9efcb0;  1 drivers
v0x55d44d2ea680_0 .net "cin", 0 0, L_0x55d44e9f0070;  1 drivers
v0x55d44d2e1bc0_0 .net "sum", 0 0, L_0x55d44e9ef860;  1 drivers
S_0x55d44d2e7690 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e001d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9f01a0 .functor XOR 1, L_0x55d44e9f0640, L_0x55d44e9f0800, C4<0>, C4<0>;
L_0x55d44e9f0210 .functor XOR 1, L_0x55d44e9f01a0, L_0x55d44e9f09c0, C4<0>, C4<0>;
L_0x55d44e9f0280 .functor AND 1, L_0x55d44e9f0640, L_0x55d44e9f0800, C4<1>, C4<1>;
L_0x55d44e9f02f0 .functor AND 1, L_0x55d44e9f0640, L_0x55d44e9f09c0, C4<1>, C4<1>;
L_0x55d44e9f03b0 .functor OR 1, L_0x55d44e9f0280, L_0x55d44e9f02f0, C4<0>, C4<0>;
L_0x55d44e9f04c0 .functor AND 1, L_0x55d44e9f09c0, L_0x55d44e9f0800, C4<1>, C4<1>;
L_0x55d44e9f0530 .functor OR 1, L_0x55d44e9f03b0, L_0x55d44e9f04c0, C4<0>, C4<0>;
v0x55d44d2e7b30_0 .net *"_s0", 0 0, L_0x55d44e9f01a0;  1 drivers
v0x55d44d2e4b20_0 .net *"_s10", 0 0, L_0x55d44e9f04c0;  1 drivers
v0x55d44d2e4c00_0 .net *"_s4", 0 0, L_0x55d44e9f0280;  1 drivers
v0x55d44d2e4770_0 .net *"_s6", 0 0, L_0x55d44e9f02f0;  1 drivers
v0x55d44d2e1790_0 .net *"_s8", 0 0, L_0x55d44e9f03b0;  1 drivers
v0x55d44d2e8ac0_0 .net "a", 0 0, L_0x55d44e9f0640;  1 drivers
v0x55d44d2e8b80_0 .net "b", 0 0, L_0x55d44e9f0800;  1 drivers
v0x55d44d2e9ef0_0 .net "ca", 0 0, L_0x55d44e9f0530;  1 drivers
v0x55d44d2e9f90_0 .net "cin", 0 0, L_0x55d44e9f09c0;  1 drivers
v0x55d44d2e5b70_0 .net "sum", 0 0, L_0x55d44e9f0210;  1 drivers
S_0x55d44d2dfd10 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44e108460;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d2cdd00_0 .net "a", 3 0, L_0x55d44e9f37a0;  1 drivers
v0x55d44d2cde00_0 .net "b", 3 0, L_0x55d44e9f38d0;  1 drivers
v0x55d44d2c9980_0 .net "ca", 3 0, L_0x55d44e9f3630;  1 drivers
v0x55d44d2c9a40_0 .net "cin", 3 0, L_0x55d44e9f3a00;  1 drivers
v0x55d44d2cadb0_0 .net "sum", 3 0, L_0x55d44e9f3590;  1 drivers
L_0x55d44e9f1550 .part L_0x55d44e9f37a0, 0, 1;
L_0x55d44e9f1680 .part L_0x55d44e9f38d0, 0, 1;
L_0x55d44e9f17b0 .part L_0x55d44e9f3a00, 0, 1;
L_0x55d44e9f1dc0 .part L_0x55d44e9f37a0, 1, 1;
L_0x55d44e9f1ef0 .part L_0x55d44e9f38d0, 1, 1;
L_0x55d44e9f2020 .part L_0x55d44e9f3a00, 1, 1;
L_0x55d44e9f2760 .part L_0x55d44e9f37a0, 2, 1;
L_0x55d44e9f2890 .part L_0x55d44e9f38d0, 2, 1;
L_0x55d44e9f2a10 .part L_0x55d44e9f3a00, 2, 1;
L_0x55d44e9f2fe0 .part L_0x55d44e9f37a0, 3, 1;
L_0x55d44e9f31a0 .part L_0x55d44e9f38d0, 3, 1;
L_0x55d44e9f3360 .part L_0x55d44e9f3a00, 3, 1;
L_0x55d44e9f3590 .concat8 [ 1 1 1 1], L_0x55d44e9f1030, L_0x55d44e9f1950, L_0x55d44e9f2200, L_0x55d44e9f2bb0;
L_0x55d44e9f3630 .concat8 [ 1 1 1 1], L_0x55d44e9f1440, L_0x55d44e9f1cb0, L_0x55d44e9f2650, L_0x55d44e9f2ed0;
S_0x55d44d2d55e0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d2dfd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9f0b80 .functor XOR 1, L_0x55d44e9f1550, L_0x55d44e9f1680, C4<0>, C4<0>;
L_0x55d44e9f1030 .functor XOR 1, L_0x55d44e9f0b80, L_0x55d44e9f17b0, C4<0>, C4<0>;
L_0x55d44e9f10f0 .functor AND 1, L_0x55d44e9f1550, L_0x55d44e9f1680, C4<1>, C4<1>;
L_0x55d44e9f1200 .functor AND 1, L_0x55d44e9f1550, L_0x55d44e9f17b0, C4<1>, C4<1>;
L_0x55d44e9f12c0 .functor OR 1, L_0x55d44e9f10f0, L_0x55d44e9f1200, C4<0>, C4<0>;
L_0x55d44e9f13d0 .functor AND 1, L_0x55d44e9f17b0, L_0x55d44e9f1680, C4<1>, C4<1>;
L_0x55d44e9f1440 .functor OR 1, L_0x55d44e9f12c0, L_0x55d44e9f13d0, C4<0>, C4<0>;
v0x55d44d2de070_0 .net *"_s0", 0 0, L_0x55d44e9f0b80;  1 drivers
v0x55d44d2de110_0 .net *"_s10", 0 0, L_0x55d44e9f13d0;  1 drivers
v0x55d44d2ddc90_0 .net *"_s4", 0 0, L_0x55d44e9f10f0;  1 drivers
v0x55d44d2ddd80_0 .net *"_s6", 0 0, L_0x55d44e9f1200;  1 drivers
v0x55d44d2d51c0_0 .net *"_s8", 0 0, L_0x55d44e9f12c0;  1 drivers
v0x55d44d2db120_0 .net "a", 0 0, L_0x55d44e9f1550;  1 drivers
v0x55d44d2db1e0_0 .net "b", 0 0, L_0x55d44e9f1680;  1 drivers
v0x55d44d2dad40_0 .net "ca", 0 0, L_0x55d44e9f1440;  1 drivers
v0x55d44d2dade0_0 .net "cin", 0 0, L_0x55d44e9f17b0;  1 drivers
v0x55d44d2d8280_0 .net "sum", 0 0, L_0x55d44e9f1030;  1 drivers
S_0x55d44d2d7df0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d2dfd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9f18e0 .functor XOR 1, L_0x55d44e9f1dc0, L_0x55d44e9f1ef0, C4<0>, C4<0>;
L_0x55d44e9f1950 .functor XOR 1, L_0x55d44e9f18e0, L_0x55d44e9f2020, C4<0>, C4<0>;
L_0x55d44e9f19c0 .functor AND 1, L_0x55d44e9f1dc0, L_0x55d44e9f1ef0, C4<1>, C4<1>;
L_0x55d44e9f1a30 .functor AND 1, L_0x55d44e9f1dc0, L_0x55d44e9f2020, C4<1>, C4<1>;
L_0x55d44e9f1af0 .functor OR 1, L_0x55d44e9f19c0, L_0x55d44e9f1a30, C4<0>, C4<0>;
L_0x55d44e9f1c00 .functor AND 1, L_0x55d44e9f2020, L_0x55d44e9f1ef0, C4<1>, C4<1>;
L_0x55d44e9f1cb0 .functor OR 1, L_0x55d44e9f1af0, L_0x55d44e9f1c00, C4<0>, C4<0>;
v0x55d44d2d4ec0_0 .net *"_s0", 0 0, L_0x55d44e9f18e0;  1 drivers
v0x55d44d2dc170_0 .net *"_s10", 0 0, L_0x55d44e9f1c00;  1 drivers
v0x55d44d2dc250_0 .net *"_s4", 0 0, L_0x55d44e9f19c0;  1 drivers
v0x55d44d2dd5a0_0 .net *"_s6", 0 0, L_0x55d44e9f1a30;  1 drivers
v0x55d44d2dd680_0 .net *"_s8", 0 0, L_0x55d44e9f1af0;  1 drivers
v0x55d44d2d9220_0 .net "a", 0 0, L_0x55d44e9f1dc0;  1 drivers
v0x55d44d2d92e0_0 .net "b", 0 0, L_0x55d44e9f1ef0;  1 drivers
v0x55d44d2da650_0 .net "ca", 0 0, L_0x55d44e9f1cb0;  1 drivers
v0x55d44d2da710_0 .net "cin", 0 0, L_0x55d44e9f2020;  1 drivers
v0x55d44d2d6380_0 .net "sum", 0 0, L_0x55d44e9f1950;  1 drivers
S_0x55d44d2d7700 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d2dfd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9f2190 .functor XOR 1, L_0x55d44e9f2760, L_0x55d44e9f2890, C4<0>, C4<0>;
L_0x55d44e9f2200 .functor XOR 1, L_0x55d44e9f2190, L_0x55d44e9f2a10, C4<0>, C4<0>;
L_0x55d44e9f22c0 .functor AND 1, L_0x55d44e9f2760, L_0x55d44e9f2890, C4<1>, C4<1>;
L_0x55d44e9f23d0 .functor AND 1, L_0x55d44e9f2760, L_0x55d44e9f2a10, C4<1>, C4<1>;
L_0x55d44e9f2490 .functor OR 1, L_0x55d44e9f22c0, L_0x55d44e9f23d0, C4<0>, C4<0>;
L_0x55d44e9f25a0 .functor AND 1, L_0x55d44e9f2a10, L_0x55d44e9f2890, C4<1>, C4<1>;
L_0x55d44e9f2650 .functor OR 1, L_0x55d44e9f2490, L_0x55d44e9f25a0, C4<0>, C4<0>;
v0x55d44d2d3470_0 .net *"_s0", 0 0, L_0x55d44e9f2190;  1 drivers
v0x55d44d2d4750_0 .net *"_s10", 0 0, L_0x55d44e9f25a0;  1 drivers
v0x55d44d2d4830_0 .net *"_s4", 0 0, L_0x55d44e9f22c0;  1 drivers
v0x55d44d2c8c90_0 .net *"_s6", 0 0, L_0x55d44e9f23d0;  1 drivers
v0x55d44d2c8d70_0 .net *"_s8", 0 0, L_0x55d44e9f2490;  1 drivers
v0x55d44d2d1790_0 .net "a", 0 0, L_0x55d44e9f2760;  1 drivers
v0x55d44d2d1340_0 .net "b", 0 0, L_0x55d44e9f2890;  1 drivers
v0x55d44d2d1400_0 .net "ca", 0 0, L_0x55d44e9f2650;  1 drivers
v0x55d44d2c8870_0 .net "cin", 0 0, L_0x55d44e9f2a10;  1 drivers
v0x55d44d2ce7d0_0 .net "sum", 0 0, L_0x55d44e9f2200;  1 drivers
S_0x55d44d2ce3f0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d2dfd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9f2b40 .functor XOR 1, L_0x55d44e9f2fe0, L_0x55d44e9f31a0, C4<0>, C4<0>;
L_0x55d44e9f2bb0 .functor XOR 1, L_0x55d44e9f2b40, L_0x55d44e9f3360, C4<0>, C4<0>;
L_0x55d44e9f2c20 .functor AND 1, L_0x55d44e9f2fe0, L_0x55d44e9f31a0, C4<1>, C4<1>;
L_0x55d44e9f2c90 .functor AND 1, L_0x55d44e9f2fe0, L_0x55d44e9f3360, C4<1>, C4<1>;
L_0x55d44e9f2d50 .functor OR 1, L_0x55d44e9f2c20, L_0x55d44e9f2c90, C4<0>, C4<0>;
L_0x55d44e9f2e60 .functor AND 1, L_0x55d44e9f3360, L_0x55d44e9f31a0, C4<1>, C4<1>;
L_0x55d44e9f2ed0 .functor OR 1, L_0x55d44e9f2d50, L_0x55d44e9f2e60, C4<0>, C4<0>;
v0x55d44d2cb900_0 .net *"_s0", 0 0, L_0x55d44e9f2b40;  1 drivers
v0x55d44d2cb4a0_0 .net *"_s10", 0 0, L_0x55d44e9f2e60;  1 drivers
v0x55d44d2cb580_0 .net *"_s4", 0 0, L_0x55d44e9f2c20;  1 drivers
v0x55d44d2c84f0_0 .net *"_s6", 0 0, L_0x55d44e9f2c90;  1 drivers
v0x55d44d2c85d0_0 .net *"_s8", 0 0, L_0x55d44e9f2d50;  1 drivers
v0x55d44d2cf820_0 .net "a", 0 0, L_0x55d44e9f2fe0;  1 drivers
v0x55d44d2cf8e0_0 .net "b", 0 0, L_0x55d44e9f31a0;  1 drivers
v0x55d44d2d0c50_0 .net "ca", 0 0, L_0x55d44e9f2ed0;  1 drivers
v0x55d44d2d0cf0_0 .net "cin", 0 0, L_0x55d44e9f3360;  1 drivers
v0x55d44d2cc980_0 .net "sum", 0 0, L_0x55d44e9f2bb0;  1 drivers
S_0x55d44d2c4900 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44e10b3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44d254fd0_0 .net "a", 15 0, L_0x55d44e9fecb0;  1 drivers
v0x55d44d2550b0_0 .net "b", 15 0, L_0x55d44e9feda0;  1 drivers
v0x55d44d25da60_0 .net "ca", 15 0, L_0x55d44e9fea50;  1 drivers
v0x55d44d25db00_0 .net "cin", 15 0, L_0x55d44e9fee90;  1 drivers
v0x55d44d25d680_0 .net "sum", 15 0, L_0x55d44e9fe9b0;  1 drivers
L_0x55d44e9f67c0 .part L_0x55d44e9fecb0, 0, 4;
L_0x55d44e9f6860 .part L_0x55d44e9feda0, 0, 4;
L_0x55d44e9f6900 .part L_0x55d44e9fee90, 0, 4;
L_0x55d44e9f9150 .part L_0x55d44e9fecb0, 4, 4;
L_0x55d44e9f9240 .part L_0x55d44e9feda0, 4, 4;
L_0x55d44e9f9330 .part L_0x55d44e9fee90, 4, 4;
L_0x55d44e9fbc10 .part L_0x55d44e9fecb0, 8, 4;
L_0x55d44e9fbcb0 .part L_0x55d44e9feda0, 8, 4;
L_0x55d44e9fbda0 .part L_0x55d44e9fee90, 8, 4;
L_0x55d44e9fe5b0 .part L_0x55d44e9fecb0, 12, 4;
L_0x55d44e9fe6e0 .part L_0x55d44e9feda0, 12, 4;
L_0x55d44e9fe810 .part L_0x55d44e9fee90, 12, 4;
L_0x55d44e9fe9b0 .concat8 [ 4 4 4 4], L_0x55d44e9f65b0, L_0x55d44e9f8f40, L_0x55d44e9fba00, L_0x55d44e9fe3a0;
L_0x55d44e9fea50 .concat8 [ 4 4 4 4], L_0x55d44e9f6650, L_0x55d44e9f8fe0, L_0x55d44e9fbaa0, L_0x55d44e9fe440;
S_0x55d44d2bbe30 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44d2c4900;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d2acad0_0 .net "a", 3 0, L_0x55d44e9f67c0;  1 drivers
v0x55d44d2acbd0_0 .net "b", 3 0, L_0x55d44e9f6860;  1 drivers
v0x55d44d2ade60_0 .net "ca", 3 0, L_0x55d44e9f6650;  1 drivers
v0x55d44d2adf20_0 .net "cin", 3 0, L_0x55d44e9f6900;  1 drivers
v0x55d44d2a23a0_0 .net "sum", 3 0, L_0x55d44e9f65b0;  1 drivers
L_0x55d44e9f4570 .part L_0x55d44e9f67c0, 0, 1;
L_0x55d44e9f46a0 .part L_0x55d44e9f6860, 0, 1;
L_0x55d44e9f47d0 .part L_0x55d44e9f6900, 0, 1;
L_0x55d44e9f4de0 .part L_0x55d44e9f67c0, 1, 1;
L_0x55d44e9f4f10 .part L_0x55d44e9f6860, 1, 1;
L_0x55d44e9f5040 .part L_0x55d44e9f6900, 1, 1;
L_0x55d44e9f5780 .part L_0x55d44e9f67c0, 2, 1;
L_0x55d44e9f58b0 .part L_0x55d44e9f6860, 2, 1;
L_0x55d44e9f5a30 .part L_0x55d44e9f6900, 2, 1;
L_0x55d44e9f6000 .part L_0x55d44e9f67c0, 3, 1;
L_0x55d44e9f61c0 .part L_0x55d44e9f6860, 3, 1;
L_0x55d44e9f6380 .part L_0x55d44e9f6900, 3, 1;
L_0x55d44e9f65b0 .concat8 [ 1 1 1 1], L_0x55d44e9f3520, L_0x55d44e9f4970, L_0x55d44e9f5220, L_0x55d44e9f5bd0;
L_0x55d44e9f6650 .concat8 [ 1 1 1 1], L_0x55d44e9f4460, L_0x55d44e9f4cd0, L_0x55d44e9f5670, L_0x55d44e9f5ef0;
S_0x55d44d2c19b0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d2bbe30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9f3b30 .functor XOR 1, L_0x55d44e9f4570, L_0x55d44e9f46a0, C4<0>, C4<0>;
L_0x55d44e9f3520 .functor XOR 1, L_0x55d44e9f3b30, L_0x55d44e9f47d0, C4<0>, C4<0>;
L_0x55d44e9f40d0 .functor AND 1, L_0x55d44e9f4570, L_0x55d44e9f46a0, C4<1>, C4<1>;
L_0x55d44e9f41e0 .functor AND 1, L_0x55d44e9f4570, L_0x55d44e9f47d0, C4<1>, C4<1>;
L_0x55d44e9f42a0 .functor OR 1, L_0x55d44e9f40d0, L_0x55d44e9f41e0, C4<0>, C4<0>;
L_0x55d44e9f43b0 .functor AND 1, L_0x55d44e9f47d0, L_0x55d44e9f46a0, C4<1>, C4<1>;
L_0x55d44e9f4460 .functor OR 1, L_0x55d44e9f42a0, L_0x55d44e9f43b0, C4<0>, C4<0>;
v0x55d44d2bee40_0 .net *"_s0", 0 0, L_0x55d44e9f3b30;  1 drivers
v0x55d44d2bef00_0 .net *"_s10", 0 0, L_0x55d44e9f43b0;  1 drivers
v0x55d44d2bea60_0 .net *"_s4", 0 0, L_0x55d44e9f40d0;  1 drivers
v0x55d44d2beb50_0 .net *"_s6", 0 0, L_0x55d44e9f41e0;  1 drivers
v0x55d44d2bbaf0_0 .net *"_s8", 0 0, L_0x55d44e9f42a0;  1 drivers
v0x55d44d2c2de0_0 .net "a", 0 0, L_0x55d44e9f4570;  1 drivers
v0x55d44d2c2ea0_0 .net "b", 0 0, L_0x55d44e9f46a0;  1 drivers
v0x55d44d2c4210_0 .net "ca", 0 0, L_0x55d44e9f4460;  1 drivers
v0x55d44d2c42d0_0 .net "cin", 0 0, L_0x55d44e9f47d0;  1 drivers
v0x55d44d2bff40_0 .net "sum", 0 0, L_0x55d44e9f3520;  1 drivers
S_0x55d44d2c12c0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d2bbe30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9f4900 .functor XOR 1, L_0x55d44e9f4de0, L_0x55d44e9f4f10, C4<0>, C4<0>;
L_0x55d44e9f4970 .functor XOR 1, L_0x55d44e9f4900, L_0x55d44e9f5040, C4<0>, C4<0>;
L_0x55d44e9f49e0 .functor AND 1, L_0x55d44e9f4de0, L_0x55d44e9f4f10, C4<1>, C4<1>;
L_0x55d44e9f4a50 .functor AND 1, L_0x55d44e9f4de0, L_0x55d44e9f5040, C4<1>, C4<1>;
L_0x55d44e9f4b10 .functor OR 1, L_0x55d44e9f49e0, L_0x55d44e9f4a50, C4<0>, C4<0>;
L_0x55d44e9f4c20 .functor AND 1, L_0x55d44e9f5040, L_0x55d44e9f4f10, C4<1>, C4<1>;
L_0x55d44e9f4cd0 .functor OR 1, L_0x55d44e9f4b10, L_0x55d44e9f4c20, C4<0>, C4<0>;
v0x55d44d2bcfc0_0 .net *"_s0", 0 0, L_0x55d44e9f4900;  1 drivers
v0x55d44d2be370_0 .net *"_s10", 0 0, L_0x55d44e9f4c20;  1 drivers
v0x55d44d2be450_0 .net *"_s4", 0 0, L_0x55d44e9f49e0;  1 drivers
v0x55d44d2ba030_0 .net *"_s6", 0 0, L_0x55d44e9f4a50;  1 drivers
v0x55d44d2ba110_0 .net *"_s8", 0 0, L_0x55d44e9f4b10;  1 drivers
v0x55d44d2bb430_0 .net "a", 0 0, L_0x55d44e9f4de0;  1 drivers
v0x55d44d2b8ac0_0 .net "b", 0 0, L_0x55d44e9f4f10;  1 drivers
v0x55d44d2b8b80_0 .net "ca", 0 0, L_0x55d44e9f4cd0;  1 drivers
v0x55d44d2ac170_0 .net "cin", 0 0, L_0x55d44e9f5040;  1 drivers
v0x55d44d29f820_0 .net "sum", 0 0, L_0x55d44e9f4970;  1 drivers
S_0x55d44d2aecf0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d2bbe30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9f51b0 .functor XOR 1, L_0x55d44e9f5780, L_0x55d44e9f58b0, C4<0>, C4<0>;
L_0x55d44e9f5220 .functor XOR 1, L_0x55d44e9f51b0, L_0x55d44e9f5a30, C4<0>, C4<0>;
L_0x55d44e9f52e0 .functor AND 1, L_0x55d44e9f5780, L_0x55d44e9f58b0, C4<1>, C4<1>;
L_0x55d44e9f53f0 .functor AND 1, L_0x55d44e9f5780, L_0x55d44e9f5a30, C4<1>, C4<1>;
L_0x55d44e9f54b0 .functor OR 1, L_0x55d44e9f52e0, L_0x55d44e9f53f0, C4<0>, C4<0>;
L_0x55d44e9f55c0 .functor AND 1, L_0x55d44e9f5a30, L_0x55d44e9f58b0, C4<1>, C4<1>;
L_0x55d44e9f5670 .functor OR 1, L_0x55d44e9f54b0, L_0x55d44e9f55c0, C4<0>, C4<0>;
v0x55d44d2b7800_0 .net *"_s0", 0 0, L_0x55d44e9f51b0;  1 drivers
v0x55d44d2b73a0_0 .net *"_s10", 0 0, L_0x55d44e9f55c0;  1 drivers
v0x55d44d2b7480_0 .net *"_s4", 0 0, L_0x55d44e9f52e0;  1 drivers
v0x55d44d2ae8d0_0 .net *"_s6", 0 0, L_0x55d44e9f53f0;  1 drivers
v0x55d44d2ae9b0_0 .net *"_s8", 0 0, L_0x55d44e9f54b0;  1 drivers
v0x55d44d2b4830_0 .net "a", 0 0, L_0x55d44e9f5780;  1 drivers
v0x55d44d2b48f0_0 .net "b", 0 0, L_0x55d44e9f58b0;  1 drivers
v0x55d44d2b4450_0 .net "ca", 0 0, L_0x55d44e9f5670;  1 drivers
v0x55d44d2b44f0_0 .net "cin", 0 0, L_0x55d44e9f5a30;  1 drivers
v0x55d44d2b1990_0 .net "sum", 0 0, L_0x55d44e9f5220;  1 drivers
S_0x55d44d2b1500 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d2bbe30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9f5b60 .functor XOR 1, L_0x55d44e9f6000, L_0x55d44e9f61c0, C4<0>, C4<0>;
L_0x55d44e9f5bd0 .functor XOR 1, L_0x55d44e9f5b60, L_0x55d44e9f6380, C4<0>, C4<0>;
L_0x55d44e9f5c40 .functor AND 1, L_0x55d44e9f6000, L_0x55d44e9f61c0, C4<1>, C4<1>;
L_0x55d44e9f5cb0 .functor AND 1, L_0x55d44e9f6000, L_0x55d44e9f6380, C4<1>, C4<1>;
L_0x55d44e9f5d70 .functor OR 1, L_0x55d44e9f5c40, L_0x55d44e9f5cb0, C4<0>, C4<0>;
L_0x55d44e9f5e80 .functor AND 1, L_0x55d44e9f6380, L_0x55d44e9f61c0, C4<1>, C4<1>;
L_0x55d44e9f5ef0 .functor OR 1, L_0x55d44e9f5d70, L_0x55d44e9f5e80, C4<0>, C4<0>;
v0x55d44d2ae620_0 .net *"_s0", 0 0, L_0x55d44e9f5b60;  1 drivers
v0x55d44d2b58a0_0 .net *"_s10", 0 0, L_0x55d44e9f5e80;  1 drivers
v0x55d44d2b5980_0 .net *"_s4", 0 0, L_0x55d44e9f5c40;  1 drivers
v0x55d44d2b6d00_0 .net *"_s6", 0 0, L_0x55d44e9f5cb0;  1 drivers
v0x55d44d2b2930_0 .net *"_s8", 0 0, L_0x55d44e9f5d70;  1 drivers
v0x55d44d2b3d60_0 .net "a", 0 0, L_0x55d44e9f6000;  1 drivers
v0x55d44d2b3e20_0 .net "b", 0 0, L_0x55d44e9f61c0;  1 drivers
v0x55d44d2af9e0_0 .net "ca", 0 0, L_0x55d44e9f5ef0;  1 drivers
v0x55d44d2afa80_0 .net "cin", 0 0, L_0x55d44e9f6380;  1 drivers
v0x55d44d2b0ec0_0 .net "sum", 0 0, L_0x55d44e9f5bd0;  1 drivers
S_0x55d44d2aae30 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44d2c4900;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d294bc0_0 .net "a", 3 0, L_0x55d44e9f9150;  1 drivers
v0x55d44d294cc0_0 .net "b", 3 0, L_0x55d44e9f9240;  1 drivers
v0x55d44d289010_0 .net "ca", 3 0, L_0x55d44e9f8fe0;  1 drivers
v0x55d44d2890d0_0 .net "cin", 3 0, L_0x55d44e9f9330;  1 drivers
v0x55d44d291aa0_0 .net "sum", 3 0, L_0x55d44e9f8f40;  1 drivers
L_0x55d44e9f6f00 .part L_0x55d44e9f9150, 0, 1;
L_0x55d44e9f7030 .part L_0x55d44e9f9240, 0, 1;
L_0x55d44e9f7160 .part L_0x55d44e9f9330, 0, 1;
L_0x55d44e9f7770 .part L_0x55d44e9f9150, 1, 1;
L_0x55d44e9f78a0 .part L_0x55d44e9f9240, 1, 1;
L_0x55d44e9f79d0 .part L_0x55d44e9f9330, 1, 1;
L_0x55d44e9f8110 .part L_0x55d44e9f9150, 2, 1;
L_0x55d44e9f8240 .part L_0x55d44e9f9240, 2, 1;
L_0x55d44e9f83c0 .part L_0x55d44e9f9330, 2, 1;
L_0x55d44e9f8990 .part L_0x55d44e9f9150, 3, 1;
L_0x55d44e9f8b50 .part L_0x55d44e9f9240, 3, 1;
L_0x55d44e9f8d10 .part L_0x55d44e9f9330, 3, 1;
L_0x55d44e9f8f40 .concat8 [ 1 1 1 1], L_0x55d44e9f69a0, L_0x55d44e9f7300, L_0x55d44e9f7bb0, L_0x55d44e9f8560;
L_0x55d44e9f8fe0 .concat8 [ 1 1 1 1], L_0x55d44e9f6df0, L_0x55d44e9f7660, L_0x55d44e9f8000, L_0x55d44e9f8880;
S_0x55d44d2a1f80 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d2aae30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9f6540 .functor XOR 1, L_0x55d44e9f6f00, L_0x55d44e9f7030, C4<0>, C4<0>;
L_0x55d44e9f69a0 .functor XOR 1, L_0x55d44e9f6540, L_0x55d44e9f7160, C4<0>, C4<0>;
L_0x55d44e9f6a60 .functor AND 1, L_0x55d44e9f6f00, L_0x55d44e9f7030, C4<1>, C4<1>;
L_0x55d44e9f6b70 .functor AND 1, L_0x55d44e9f6f00, L_0x55d44e9f7160, C4<1>, C4<1>;
L_0x55d44e9f6c30 .functor OR 1, L_0x55d44e9f6a60, L_0x55d44e9f6b70, C4<0>, C4<0>;
L_0x55d44e9f6d40 .functor AND 1, L_0x55d44e9f7160, L_0x55d44e9f7030, C4<1>, C4<1>;
L_0x55d44e9f6df0 .functor OR 1, L_0x55d44e9f6c30, L_0x55d44e9f6d40, C4<0>, C4<0>;
v0x55d44d2a7f60_0 .net *"_s0", 0 0, L_0x55d44e9f6540;  1 drivers
v0x55d44d2a7b00_0 .net *"_s10", 0 0, L_0x55d44e9f6d40;  1 drivers
v0x55d44d2a7be0_0 .net *"_s4", 0 0, L_0x55d44e9f6a60;  1 drivers
v0x55d44d2a4f90_0 .net *"_s6", 0 0, L_0x55d44e9f6b70;  1 drivers
v0x55d44d2a5070_0 .net *"_s8", 0 0, L_0x55d44e9f6c30;  1 drivers
v0x55d44d2a4bb0_0 .net "a", 0 0, L_0x55d44e9f6f00;  1 drivers
v0x55d44d2a4c70_0 .net "b", 0 0, L_0x55d44e9f7030;  1 drivers
v0x55d44d2a1c00_0 .net "ca", 0 0, L_0x55d44e9f6df0;  1 drivers
v0x55d44d2a1ca0_0 .net "cin", 0 0, L_0x55d44e9f7160;  1 drivers
v0x55d44d2a8fe0_0 .net "sum", 0 0, L_0x55d44e9f69a0;  1 drivers
S_0x55d44d2aa360 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d2aae30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9f7290 .functor XOR 1, L_0x55d44e9f7770, L_0x55d44e9f78a0, C4<0>, C4<0>;
L_0x55d44e9f7300 .functor XOR 1, L_0x55d44e9f7290, L_0x55d44e9f79d0, C4<0>, C4<0>;
L_0x55d44e9f7370 .functor AND 1, L_0x55d44e9f7770, L_0x55d44e9f78a0, C4<1>, C4<1>;
L_0x55d44e9f73e0 .functor AND 1, L_0x55d44e9f7770, L_0x55d44e9f79d0, C4<1>, C4<1>;
L_0x55d44e9f74a0 .functor OR 1, L_0x55d44e9f7370, L_0x55d44e9f73e0, C4<0>, C4<0>;
L_0x55d44e9f75b0 .functor AND 1, L_0x55d44e9f79d0, L_0x55d44e9f78a0, C4<1>, C4<1>;
L_0x55d44e9f7660 .functor OR 1, L_0x55d44e9f74a0, L_0x55d44e9f75b0, C4<0>, C4<0>;
v0x55d44d2a6060_0 .net *"_s0", 0 0, L_0x55d44e9f7290;  1 drivers
v0x55d44d2a7410_0 .net *"_s10", 0 0, L_0x55d44e9f75b0;  1 drivers
v0x55d44d2a74f0_0 .net *"_s4", 0 0, L_0x55d44e9f7370;  1 drivers
v0x55d44d2a3090_0 .net *"_s6", 0 0, L_0x55d44e9f73e0;  1 drivers
v0x55d44d2a3170_0 .net *"_s8", 0 0, L_0x55d44e9f74a0;  1 drivers
v0x55d44d2a4530_0 .net "a", 0 0, L_0x55d44e9f7770;  1 drivers
v0x55d44d2a0180_0 .net "b", 0 0, L_0x55d44e9f78a0;  1 drivers
v0x55d44d2a0240_0 .net "ca", 0 0, L_0x55d44e9f7660;  1 drivers
v0x55d44d2a1510_0 .net "cin", 0 0, L_0x55d44e9f79d0;  1 drivers
v0x55d44d295a50_0 .net "sum", 0 0, L_0x55d44e9f7300;  1 drivers
S_0x55d44d29e4e0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d2aae30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9f7b40 .functor XOR 1, L_0x55d44e9f8110, L_0x55d44e9f8240, C4<0>, C4<0>;
L_0x55d44e9f7bb0 .functor XOR 1, L_0x55d44e9f7b40, L_0x55d44e9f83c0, C4<0>, C4<0>;
L_0x55d44e9f7c70 .functor AND 1, L_0x55d44e9f8110, L_0x55d44e9f8240, C4<1>, C4<1>;
L_0x55d44e9f7d80 .functor AND 1, L_0x55d44e9f8110, L_0x55d44e9f83c0, C4<1>, C4<1>;
L_0x55d44e9f7e40 .functor OR 1, L_0x55d44e9f7c70, L_0x55d44e9f7d80, C4<0>, C4<0>;
L_0x55d44e9f7f50 .functor AND 1, L_0x55d44e9f83c0, L_0x55d44e9f8240, C4<1>, C4<1>;
L_0x55d44e9f8000 .functor OR 1, L_0x55d44e9f7e40, L_0x55d44e9f7f50, C4<0>, C4<0>;
v0x55d44d29e180_0 .net *"_s0", 0 0, L_0x55d44e9f7b40;  1 drivers
v0x55d44d295630_0 .net *"_s10", 0 0, L_0x55d44e9f7f50;  1 drivers
v0x55d44d295710_0 .net *"_s4", 0 0, L_0x55d44e9f7c70;  1 drivers
v0x55d44d29b590_0 .net *"_s6", 0 0, L_0x55d44e9f7d80;  1 drivers
v0x55d44d29b670_0 .net *"_s8", 0 0, L_0x55d44e9f7e40;  1 drivers
v0x55d44d29b1b0_0 .net "a", 0 0, L_0x55d44e9f8110;  1 drivers
v0x55d44d29b270_0 .net "b", 0 0, L_0x55d44e9f8240;  1 drivers
v0x55d44d298640_0 .net "ca", 0 0, L_0x55d44e9f8000;  1 drivers
v0x55d44d2986e0_0 .net "cin", 0 0, L_0x55d44e9f83c0;  1 drivers
v0x55d44d298310_0 .net "sum", 0 0, L_0x55d44e9f7bb0;  1 drivers
S_0x55d44d2952b0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d2aae30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9f84f0 .functor XOR 1, L_0x55d44e9f8990, L_0x55d44e9f8b50, C4<0>, C4<0>;
L_0x55d44e9f8560 .functor XOR 1, L_0x55d44e9f84f0, L_0x55d44e9f8d10, C4<0>, C4<0>;
L_0x55d44e9f85d0 .functor AND 1, L_0x55d44e9f8990, L_0x55d44e9f8b50, C4<1>, C4<1>;
L_0x55d44e9f8640 .functor AND 1, L_0x55d44e9f8990, L_0x55d44e9f8d10, C4<1>, C4<1>;
L_0x55d44e9f8700 .functor OR 1, L_0x55d44e9f85d0, L_0x55d44e9f8640, C4<0>, C4<0>;
L_0x55d44e9f8810 .functor AND 1, L_0x55d44e9f8d10, L_0x55d44e9f8b50, C4<1>, C4<1>;
L_0x55d44e9f8880 .functor OR 1, L_0x55d44e9f8700, L_0x55d44e9f8810, C4<0>, C4<0>;
v0x55d44d29c660_0 .net *"_s0", 0 0, L_0x55d44e9f84f0;  1 drivers
v0x55d44d29da10_0 .net *"_s10", 0 0, L_0x55d44e9f8810;  1 drivers
v0x55d44d29daf0_0 .net *"_s4", 0 0, L_0x55d44e9f85d0;  1 drivers
v0x55d44d299690_0 .net *"_s6", 0 0, L_0x55d44e9f8640;  1 drivers
v0x55d44d299770_0 .net *"_s8", 0 0, L_0x55d44e9f8700;  1 drivers
v0x55d44d29ab30_0 .net "a", 0 0, L_0x55d44e9f8990;  1 drivers
v0x55d44d296740_0 .net "b", 0 0, L_0x55d44e9f8b50;  1 drivers
v0x55d44d296800_0 .net "ca", 0 0, L_0x55d44e9f8880;  1 drivers
v0x55d44d297b70_0 .net "cin", 0 0, L_0x55d44e9f8d10;  1 drivers
v0x55d44d293830_0 .net "sum", 0 0, L_0x55d44e9f8560;  1 drivers
S_0x55d44d2916c0 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44d2c4900;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d27b9a0_0 .net "a", 3 0, L_0x55d44e9fbc10;  1 drivers
v0x55d44d27baa0_0 .net "b", 3 0, L_0x55d44e9fbcb0;  1 drivers
v0x55d44d27cdd0_0 .net "ca", 3 0, L_0x55d44e9fbaa0;  1 drivers
v0x55d44d27ce90_0 .net "cin", 3 0, L_0x55d44e9fbda0;  1 drivers
v0x55d44d278a90_0 .net "sum", 3 0, L_0x55d44e9fba00;  1 drivers
L_0x55d44e9f99c0 .part L_0x55d44e9fbc10, 0, 1;
L_0x55d44e9f9af0 .part L_0x55d44e9fbcb0, 0, 1;
L_0x55d44e9f9c20 .part L_0x55d44e9fbda0, 0, 1;
L_0x55d44e9fa230 .part L_0x55d44e9fbc10, 1, 1;
L_0x55d44e9fa360 .part L_0x55d44e9fbcb0, 1, 1;
L_0x55d44e9fa490 .part L_0x55d44e9fbda0, 1, 1;
L_0x55d44e9fabd0 .part L_0x55d44e9fbc10, 2, 1;
L_0x55d44e9fad00 .part L_0x55d44e9fbcb0, 2, 1;
L_0x55d44e9fae80 .part L_0x55d44e9fbda0, 2, 1;
L_0x55d44e9fb450 .part L_0x55d44e9fbc10, 3, 1;
L_0x55d44e9fb610 .part L_0x55d44e9fbcb0, 3, 1;
L_0x55d44e9fb7d0 .part L_0x55d44e9fbda0, 3, 1;
L_0x55d44e9fba00 .concat8 [ 1 1 1 1], L_0x55d44e9f9460, L_0x55d44e9f9dc0, L_0x55d44e9fa670, L_0x55d44e9fb020;
L_0x55d44e9fbaa0 .concat8 [ 1 1 1 1], L_0x55d44e9f98b0, L_0x55d44e9fa120, L_0x55d44e9faac0, L_0x55d44e9fb340;
S_0x55d44d28eb50 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d2916c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9f8ed0 .functor XOR 1, L_0x55d44e9f99c0, L_0x55d44e9f9af0, C4<0>, C4<0>;
L_0x55d44e9f9460 .functor XOR 1, L_0x55d44e9f8ed0, L_0x55d44e9f9c20, C4<0>, C4<0>;
L_0x55d44e9f9520 .functor AND 1, L_0x55d44e9f99c0, L_0x55d44e9f9af0, C4<1>, C4<1>;
L_0x55d44e9f9630 .functor AND 1, L_0x55d44e9f99c0, L_0x55d44e9f9c20, C4<1>, C4<1>;
L_0x55d44e9f96f0 .functor OR 1, L_0x55d44e9f9520, L_0x55d44e9f9630, C4<0>, C4<0>;
L_0x55d44e9f9800 .functor AND 1, L_0x55d44e9f9c20, L_0x55d44e9f9af0, C4<1>, C4<1>;
L_0x55d44e9f98b0 .functor OR 1, L_0x55d44e9f96f0, L_0x55d44e9f9800, C4<0>, C4<0>;
v0x55d44d28e770_0 .net *"_s0", 0 0, L_0x55d44e9f8ed0;  1 drivers
v0x55d44d28e810_0 .net *"_s10", 0 0, L_0x55d44e9f9800;  1 drivers
v0x55d44d28bc00_0 .net *"_s4", 0 0, L_0x55d44e9f9520;  1 drivers
v0x55d44d28bcf0_0 .net *"_s6", 0 0, L_0x55d44e9f9630;  1 drivers
v0x55d44d28b820_0 .net *"_s8", 0 0, L_0x55d44e9f96f0;  1 drivers
v0x55d44d288870_0 .net "a", 0 0, L_0x55d44e9f99c0;  1 drivers
v0x55d44d288930_0 .net "b", 0 0, L_0x55d44e9f9af0;  1 drivers
v0x55d44d28fba0_0 .net "ca", 0 0, L_0x55d44e9f98b0;  1 drivers
v0x55d44d28fc40_0 .net "cin", 0 0, L_0x55d44e9f9c20;  1 drivers
v0x55d44d291080_0 .net "sum", 0 0, L_0x55d44e9f9460;  1 drivers
S_0x55d44d28cc50 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d2916c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9f9d50 .functor XOR 1, L_0x55d44e9fa230, L_0x55d44e9fa360, C4<0>, C4<0>;
L_0x55d44e9f9dc0 .functor XOR 1, L_0x55d44e9f9d50, L_0x55d44e9fa490, C4<0>, C4<0>;
L_0x55d44e9f9e30 .functor AND 1, L_0x55d44e9fa230, L_0x55d44e9fa360, C4<1>, C4<1>;
L_0x55d44e9f9ea0 .functor AND 1, L_0x55d44e9fa230, L_0x55d44e9fa490, C4<1>, C4<1>;
L_0x55d44e9f9f60 .functor OR 1, L_0x55d44e9f9e30, L_0x55d44e9f9ea0, C4<0>, C4<0>;
L_0x55d44e9fa070 .functor AND 1, L_0x55d44e9fa490, L_0x55d44e9fa360, C4<1>, C4<1>;
L_0x55d44e9fa120 .functor OR 1, L_0x55d44e9f9f60, L_0x55d44e9fa070, C4<0>, C4<0>;
v0x55d44d28e100_0 .net *"_s0", 0 0, L_0x55d44e9f9d50;  1 drivers
v0x55d44d289d00_0 .net *"_s10", 0 0, L_0x55d44e9fa070;  1 drivers
v0x55d44d289de0_0 .net *"_s4", 0 0, L_0x55d44e9f9e30;  1 drivers
v0x55d44d28b130_0 .net *"_s6", 0 0, L_0x55d44e9f9ea0;  1 drivers
v0x55d44d28b210_0 .net *"_s8", 0 0, L_0x55d44e9f9f60;  1 drivers
v0x55d44d286d50_0 .net "a", 0 0, L_0x55d44e9fa230;  1 drivers
v0x55d44d286e10_0 .net "b", 0 0, L_0x55d44e9fa360;  1 drivers
v0x55d44d288180_0 .net "ca", 0 0, L_0x55d44e9fa120;  1 drivers
v0x55d44d288220_0 .net "cin", 0 0, L_0x55d44e9fa490;  1 drivers
v0x55d44d2856a0_0 .net "sum", 0 0, L_0x55d44e9f9dc0;  1 drivers
S_0x55d44d278130 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d2916c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9fa600 .functor XOR 1, L_0x55d44e9fabd0, L_0x55d44e9fad00, C4<0>, C4<0>;
L_0x55d44e9fa670 .functor XOR 1, L_0x55d44e9fa600, L_0x55d44e9fae80, C4<0>, C4<0>;
L_0x55d44e9fa730 .functor AND 1, L_0x55d44e9fabd0, L_0x55d44e9fad00, C4<1>, C4<1>;
L_0x55d44e9fa840 .functor AND 1, L_0x55d44e9fabd0, L_0x55d44e9fae80, C4<1>, C4<1>;
L_0x55d44e9fa900 .functor OR 1, L_0x55d44e9fa730, L_0x55d44e9fa840, C4<0>, C4<0>;
L_0x55d44e9faa10 .functor AND 1, L_0x55d44e9fae80, L_0x55d44e9fad00, C4<1>, C4<1>;
L_0x55d44e9faac0 .functor OR 1, L_0x55d44e9fa900, L_0x55d44e9faa10, C4<0>, C4<0>;
v0x55d44d26b890_0 .net *"_s0", 0 0, L_0x55d44e9fa600;  1 drivers
v0x55d44d27acb0_0 .net *"_s10", 0 0, L_0x55d44e9faa10;  1 drivers
v0x55d44d27ad90_0 .net *"_s4", 0 0, L_0x55d44e9fa730;  1 drivers
v0x55d44d283740_0 .net *"_s6", 0 0, L_0x55d44e9fa840;  1 drivers
v0x55d44d283820_0 .net *"_s8", 0 0, L_0x55d44e9fa900;  1 drivers
v0x55d44d2833d0_0 .net "a", 0 0, L_0x55d44e9fabd0;  1 drivers
v0x55d44d27a890_0 .net "b", 0 0, L_0x55d44e9fad00;  1 drivers
v0x55d44d27a950_0 .net "ca", 0 0, L_0x55d44e9faac0;  1 drivers
v0x55d44d2807f0_0 .net "cin", 0 0, L_0x55d44e9fae80;  1 drivers
v0x55d44d280410_0 .net "sum", 0 0, L_0x55d44e9fa670;  1 drivers
S_0x55d44d27d8a0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d2916c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9fafb0 .functor XOR 1, L_0x55d44e9fb450, L_0x55d44e9fb610, C4<0>, C4<0>;
L_0x55d44e9fb020 .functor XOR 1, L_0x55d44e9fafb0, L_0x55d44e9fb7d0, C4<0>, C4<0>;
L_0x55d44e9fb090 .functor AND 1, L_0x55d44e9fb450, L_0x55d44e9fb610, C4<1>, C4<1>;
L_0x55d44e9fb100 .functor AND 1, L_0x55d44e9fb450, L_0x55d44e9fb7d0, C4<1>, C4<1>;
L_0x55d44e9fb1c0 .functor OR 1, L_0x55d44e9fb090, L_0x55d44e9fb100, C4<0>, C4<0>;
L_0x55d44e9fb2d0 .functor AND 1, L_0x55d44e9fb7d0, L_0x55d44e9fb610, C4<1>, C4<1>;
L_0x55d44e9fb340 .functor OR 1, L_0x55d44e9fb1c0, L_0x55d44e9fb2d0, C4<0>, C4<0>;
v0x55d44d27d540_0 .net *"_s0", 0 0, L_0x55d44e9fafb0;  1 drivers
v0x55d44d27a510_0 .net *"_s10", 0 0, L_0x55d44e9fb2d0;  1 drivers
v0x55d44d27a5f0_0 .net *"_s4", 0 0, L_0x55d44e9fb090;  1 drivers
v0x55d44d281840_0 .net *"_s6", 0 0, L_0x55d44e9fb100;  1 drivers
v0x55d44d281920_0 .net *"_s8", 0 0, L_0x55d44e9fb1c0;  1 drivers
v0x55d44d282c70_0 .net "a", 0 0, L_0x55d44e9fb450;  1 drivers
v0x55d44d282d30_0 .net "b", 0 0, L_0x55d44e9fb610;  1 drivers
v0x55d44d27e8f0_0 .net "ca", 0 0, L_0x55d44e9fb340;  1 drivers
v0x55d44d27e990_0 .net "cin", 0 0, L_0x55d44e9fb7d0;  1 drivers
v0x55d44d27fdd0_0 .net "sum", 0 0, L_0x55d44e9fb020;  1 drivers
S_0x55d44d279e20 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44d2c4900;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d263b30_0 .net "a", 3 0, L_0x55d44e9fe5b0;  1 drivers
v0x55d44d263c30_0 .net "b", 3 0, L_0x55d44e9fe6e0;  1 drivers
v0x55d44d25f7f0_0 .net "ca", 3 0, L_0x55d44e9fe440;  1 drivers
v0x55d44d25f8b0_0 .net "cin", 3 0, L_0x55d44e9fe810;  1 drivers
v0x55d44d260b80_0 .net "sum", 3 0, L_0x55d44e9fe3a0;  1 drivers
L_0x55d44e9fc360 .part L_0x55d44e9fe5b0, 0, 1;
L_0x55d44e9fc490 .part L_0x55d44e9fe6e0, 0, 1;
L_0x55d44e9fc5c0 .part L_0x55d44e9fe810, 0, 1;
L_0x55d44e9fcbd0 .part L_0x55d44e9fe5b0, 1, 1;
L_0x55d44e9fcd00 .part L_0x55d44e9fe6e0, 1, 1;
L_0x55d44e9fce30 .part L_0x55d44e9fe810, 1, 1;
L_0x55d44e9fd570 .part L_0x55d44e9fe5b0, 2, 1;
L_0x55d44e9fd6a0 .part L_0x55d44e9fe6e0, 2, 1;
L_0x55d44e9fd820 .part L_0x55d44e9fe810, 2, 1;
L_0x55d44e9fddf0 .part L_0x55d44e9fe5b0, 3, 1;
L_0x55d44e9fdfb0 .part L_0x55d44e9fe6e0, 3, 1;
L_0x55d44e9fe170 .part L_0x55d44e9fe810, 3, 1;
L_0x55d44e9fe3a0 .concat8 [ 1 1 1 1], L_0x55d44e9fbe40, L_0x55d44e9fc760, L_0x55d44e9fd010, L_0x55d44e9fd9c0;
L_0x55d44e9fe440 .concat8 [ 1 1 1 1], L_0x55d44e9fc250, L_0x55d44e9fcac0, L_0x55d44e9fd460, L_0x55d44e9fdce0;
S_0x55d44d276df0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d279e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9fb990 .functor XOR 1, L_0x55d44e9fc360, L_0x55d44e9fc490, C4<0>, C4<0>;
L_0x55d44e9fbe40 .functor XOR 1, L_0x55d44e9fb990, L_0x55d44e9fc5c0, C4<0>, C4<0>;
L_0x55d44e9fbf00 .functor AND 1, L_0x55d44e9fc360, L_0x55d44e9fc490, C4<1>, C4<1>;
L_0x55d44e9fc010 .functor AND 1, L_0x55d44e9fc360, L_0x55d44e9fc5c0, C4<1>, C4<1>;
L_0x55d44e9fc0d0 .functor OR 1, L_0x55d44e9fbf00, L_0x55d44e9fc010, C4<0>, C4<0>;
L_0x55d44e9fc1e0 .functor AND 1, L_0x55d44e9fc5c0, L_0x55d44e9fc490, C4<1>, C4<1>;
L_0x55d44e9fc250 .functor OR 1, L_0x55d44e9fc0d0, L_0x55d44e9fc1e0, C4<0>, C4<0>;
v0x55d44d276a90_0 .net *"_s0", 0 0, L_0x55d44e9fb990;  1 drivers
v0x55d44d26df40_0 .net *"_s10", 0 0, L_0x55d44e9fc1e0;  1 drivers
v0x55d44d26e020_0 .net *"_s4", 0 0, L_0x55d44e9fbf00;  1 drivers
v0x55d44d273ea0_0 .net *"_s6", 0 0, L_0x55d44e9fc010;  1 drivers
v0x55d44d273f80_0 .net *"_s8", 0 0, L_0x55d44e9fc0d0;  1 drivers
v0x55d44d273ac0_0 .net "a", 0 0, L_0x55d44e9fc360;  1 drivers
v0x55d44d273b60_0 .net "b", 0 0, L_0x55d44e9fc490;  1 drivers
v0x55d44d270f50_0 .net "ca", 0 0, L_0x55d44e9fc250;  1 drivers
v0x55d44d271010_0 .net "cin", 0 0, L_0x55d44e9fc5c0;  1 drivers
v0x55d44d270c20_0 .net "sum", 0 0, L_0x55d44e9fbe40;  1 drivers
S_0x55d44d26dbe0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d279e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9fc6f0 .functor XOR 1, L_0x55d44e9fcbd0, L_0x55d44e9fcd00, C4<0>, C4<0>;
L_0x55d44e9fc760 .functor XOR 1, L_0x55d44e9fc6f0, L_0x55d44e9fce30, C4<0>, C4<0>;
L_0x55d44e9fc7d0 .functor AND 1, L_0x55d44e9fcbd0, L_0x55d44e9fcd00, C4<1>, C4<1>;
L_0x55d44e9fc840 .functor AND 1, L_0x55d44e9fcbd0, L_0x55d44e9fce30, C4<1>, C4<1>;
L_0x55d44e9fc900 .functor OR 1, L_0x55d44e9fc7d0, L_0x55d44e9fc840, C4<0>, C4<0>;
L_0x55d44e9fca10 .functor AND 1, L_0x55d44e9fce30, L_0x55d44e9fcd00, C4<1>, C4<1>;
L_0x55d44e9fcac0 .functor OR 1, L_0x55d44e9fc900, L_0x55d44e9fca10, C4<0>, C4<0>;
v0x55d44d274f90_0 .net *"_s0", 0 0, L_0x55d44e9fc6f0;  1 drivers
v0x55d44d276320_0 .net *"_s10", 0 0, L_0x55d44e9fca10;  1 drivers
v0x55d44d2763e0_0 .net *"_s4", 0 0, L_0x55d44e9fc7d0;  1 drivers
v0x55d44d271fc0_0 .net *"_s6", 0 0, L_0x55d44e9fc840;  1 drivers
v0x55d44d2720a0_0 .net *"_s8", 0 0, L_0x55d44e9fc900;  1 drivers
v0x55d44d273460_0 .net "a", 0 0, L_0x55d44e9fcbd0;  1 drivers
v0x55d44d26f050_0 .net "b", 0 0, L_0x55d44e9fcd00;  1 drivers
v0x55d44d26f110_0 .net "ca", 0 0, L_0x55d44e9fcac0;  1 drivers
v0x55d44d270480_0 .net "cin", 0 0, L_0x55d44e9fce30;  1 drivers
v0x55d44d26c140_0 .net "sum", 0 0, L_0x55d44e9fc760;  1 drivers
S_0x55d44d26d4d0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d279e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9fcfa0 .functor XOR 1, L_0x55d44e9fd570, L_0x55d44e9fd6a0, C4<0>, C4<0>;
L_0x55d44e9fd010 .functor XOR 1, L_0x55d44e9fcfa0, L_0x55d44e9fd820, C4<0>, C4<0>;
L_0x55d44e9fd0d0 .functor AND 1, L_0x55d44e9fd570, L_0x55d44e9fd6a0, C4<1>, C4<1>;
L_0x55d44e9fd1e0 .functor AND 1, L_0x55d44e9fd570, L_0x55d44e9fd820, C4<1>, C4<1>;
L_0x55d44e9fd2a0 .functor OR 1, L_0x55d44e9fd0d0, L_0x55d44e9fd1e0, C4<0>, C4<0>;
L_0x55d44e9fd3b0 .functor AND 1, L_0x55d44e9fd820, L_0x55d44e9fd6a0, C4<1>, C4<1>;
L_0x55d44e9fd460 .functor OR 1, L_0x55d44e9fd2a0, L_0x55d44e9fd3b0, C4<0>, C4<0>;
v0x55d44d261a90_0 .net *"_s0", 0 0, L_0x55d44e9fcfa0;  1 drivers
v0x55d44d26a4a0_0 .net *"_s10", 0 0, L_0x55d44e9fd3b0;  1 drivers
v0x55d44d26a580_0 .net *"_s4", 0 0, L_0x55d44e9fd0d0;  1 drivers
v0x55d44d26a0c0_0 .net *"_s6", 0 0, L_0x55d44e9fd1e0;  1 drivers
v0x55d44d26a1a0_0 .net *"_s8", 0 0, L_0x55d44e9fd2a0;  1 drivers
v0x55d44d2615f0_0 .net "a", 0 0, L_0x55d44e9fd570;  1 drivers
v0x55d44d2616b0_0 .net "b", 0 0, L_0x55d44e9fd6a0;  1 drivers
v0x55d44d267550_0 .net "ca", 0 0, L_0x55d44e9fd460;  1 drivers
v0x55d44d2675f0_0 .net "cin", 0 0, L_0x55d44e9fd820;  1 drivers
v0x55d44d267220_0 .net "sum", 0 0, L_0x55d44e9fd010;  1 drivers
S_0x55d44d264600 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d279e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9fd950 .functor XOR 1, L_0x55d44e9fddf0, L_0x55d44e9fdfb0, C4<0>, C4<0>;
L_0x55d44e9fd9c0 .functor XOR 1, L_0x55d44e9fd950, L_0x55d44e9fe170, C4<0>, C4<0>;
L_0x55d44e9fda30 .functor AND 1, L_0x55d44e9fddf0, L_0x55d44e9fdfb0, C4<1>, C4<1>;
L_0x55d44e9fdaa0 .functor AND 1, L_0x55d44e9fddf0, L_0x55d44e9fe170, C4<1>, C4<1>;
L_0x55d44e9fdb60 .functor OR 1, L_0x55d44e9fda30, L_0x55d44e9fdaa0, C4<0>, C4<0>;
L_0x55d44e9fdc70 .functor AND 1, L_0x55d44e9fe170, L_0x55d44e9fdfb0, C4<1>, C4<1>;
L_0x55d44e9fdce0 .functor OR 1, L_0x55d44e9fdb60, L_0x55d44e9fdc70, C4<0>, C4<0>;
v0x55d44d2642a0_0 .net *"_s0", 0 0, L_0x55d44e9fd950;  1 drivers
v0x55d44d261270_0 .net *"_s10", 0 0, L_0x55d44e9fdc70;  1 drivers
v0x55d44d261350_0 .net *"_s4", 0 0, L_0x55d44e9fda30;  1 drivers
v0x55d44d2685a0_0 .net *"_s6", 0 0, L_0x55d44e9fdaa0;  1 drivers
v0x55d44d268680_0 .net *"_s8", 0 0, L_0x55d44e9fdb60;  1 drivers
v0x55d44d269a40_0 .net "a", 0 0, L_0x55d44e9fddf0;  1 drivers
v0x55d44d265650_0 .net "b", 0 0, L_0x55d44e9fdfb0;  1 drivers
v0x55d44d265710_0 .net "ca", 0 0, L_0x55d44e9fdce0;  1 drivers
v0x55d44d266a80_0 .net "cin", 0 0, L_0x55d44e9fe170;  1 drivers
v0x55d44d262700_0 .net "sum", 0 0, L_0x55d44e9fd9c0;  1 drivers
S_0x55d44d257bc0 .scope module, "FA_1" "thirtBitAdder" 5 14, 6 3 0, S_0x55d44e10b790;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44d188e50_0 .net "a", 31 0, L_0x55d44ea15100;  1 drivers
v0x55d44d188f50_0 .net "b", 31 0, L_0x55d44ea151f0;  1 drivers
v0x55d44d18a280_0 .net "ca", 31 0, L_0x55d44ea14f70;  1 drivers
v0x55d44d18a340_0 .net "cin", 31 0, L_0x55d44ea152e0;  1 drivers
v0x55d44d185f00_0 .net "sum", 31 0, L_0x55d44ea14e30;  1 drivers
L_0x55d44ea09e90 .part L_0x55d44ea15100, 0, 16;
L_0x55d44ea09f30 .part L_0x55d44ea151f0, 0, 16;
L_0x55d44ea09fd0 .part L_0x55d44ea152e0, 0, 16;
L_0x55d44ea14b20 .part L_0x55d44ea15100, 16, 16;
L_0x55d44ea14c10 .part L_0x55d44ea151f0, 16, 16;
L_0x55d44ea14d00 .part L_0x55d44ea152e0, 16, 16;
L_0x55d44ea14e30 .concat8 [ 16 16 0 0], L_0x55d44ea09b90, L_0x55d44ea14820;
L_0x55d44ea14f70 .concat8 [ 16 16 0 0], L_0x55d44ea09c30, L_0x55d44ea148c0;
S_0x55d44d254830 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44d257bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44d1eeca0_0 .net "a", 15 0, L_0x55d44ea09e90;  1 drivers
v0x55d44d1eed80_0 .net "b", 15 0, L_0x55d44ea09f30;  1 drivers
v0x55d44d1ebcf0_0 .net "ca", 15 0, L_0x55d44ea09c30;  1 drivers
v0x55d44d1ebd90_0 .net "cin", 15 0, L_0x55d44ea09fd0;  1 drivers
v0x55d44d1f3020_0 .net "sum", 15 0, L_0x55d44ea09b90;  1 drivers
L_0x55d44ea01b70 .part L_0x55d44ea09e90, 0, 4;
L_0x55d44ea01c10 .part L_0x55d44ea09f30, 0, 4;
L_0x55d44ea01cb0 .part L_0x55d44ea09fd0, 0, 4;
L_0x55d44ea04500 .part L_0x55d44ea09e90, 4, 4;
L_0x55d44ea045f0 .part L_0x55d44ea09f30, 4, 4;
L_0x55d44ea046e0 .part L_0x55d44ea09fd0, 4, 4;
L_0x55d44ea06eb0 .part L_0x55d44ea09e90, 8, 4;
L_0x55d44ea06f50 .part L_0x55d44ea09f30, 8, 4;
L_0x55d44ea07040 .part L_0x55d44ea09fd0, 8, 4;
L_0x55d44ea09790 .part L_0x55d44ea09e90, 12, 4;
L_0x55d44ea098c0 .part L_0x55d44ea09f30, 12, 4;
L_0x55d44ea099f0 .part L_0x55d44ea09fd0, 12, 4;
L_0x55d44ea09b90 .concat8 [ 4 4 4 4], L_0x55d44ea01960, L_0x55d44ea042f0, L_0x55d44ea06ca0, L_0x55d44ea09580;
L_0x55d44ea09c30 .concat8 [ 4 4 4 4], L_0x55d44ea01a00, L_0x55d44ea04390, L_0x55d44ea06d40, L_0x55d44ea09620;
S_0x55d44d25bb60 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44d254830;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d240c60_0 .net "a", 3 0, L_0x55d44ea01b70;  1 drivers
v0x55d44d240d60_0 .net "b", 3 0, L_0x55d44ea01c10;  1 drivers
v0x55d44d240880_0 .net "ca", 3 0, L_0x55d44ea01a00;  1 drivers
v0x55d44d240940_0 .net "cin", 3 0, L_0x55d44ea01cb0;  1 drivers
v0x55d44d23dd10_0 .net "sum", 3 0, L_0x55d44ea01960;  1 drivers
L_0x55d44e9ff920 .part L_0x55d44ea01b70, 0, 1;
L_0x55d44e9ffa50 .part L_0x55d44ea01c10, 0, 1;
L_0x55d44e9ffb80 .part L_0x55d44ea01cb0, 0, 1;
L_0x55d44ea00190 .part L_0x55d44ea01b70, 1, 1;
L_0x55d44ea002c0 .part L_0x55d44ea01c10, 1, 1;
L_0x55d44ea003f0 .part L_0x55d44ea01cb0, 1, 1;
L_0x55d44ea00b30 .part L_0x55d44ea01b70, 2, 1;
L_0x55d44ea00c60 .part L_0x55d44ea01c10, 2, 1;
L_0x55d44ea00de0 .part L_0x55d44ea01cb0, 2, 1;
L_0x55d44ea013b0 .part L_0x55d44ea01b70, 3, 1;
L_0x55d44ea01570 .part L_0x55d44ea01c10, 3, 1;
L_0x55d44ea01730 .part L_0x55d44ea01cb0, 3, 1;
L_0x55d44ea01960 .concat8 [ 1 1 1 1], L_0x55d44e9fe330, L_0x55d44e9ffd20, L_0x55d44ea005d0, L_0x55d44ea00f80;
L_0x55d44ea01a00 .concat8 [ 1 1 1 1], L_0x55d44e9ff810, L_0x55d44ea00080, L_0x55d44ea00a20, L_0x55d44ea012a0;
S_0x55d44d258c10 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d25bb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9fe940 .functor XOR 1, L_0x55d44e9ff920, L_0x55d44e9ffa50, C4<0>, C4<0>;
L_0x55d44e9fe330 .functor XOR 1, L_0x55d44e9fe940, L_0x55d44e9ffb80, C4<0>, C4<0>;
L_0x55d44e9ff4c0 .functor AND 1, L_0x55d44e9ff920, L_0x55d44e9ffa50, C4<1>, C4<1>;
L_0x55d44e9ff5d0 .functor AND 1, L_0x55d44e9ff920, L_0x55d44e9ffb80, C4<1>, C4<1>;
L_0x55d44e9ff690 .functor OR 1, L_0x55d44e9ff4c0, L_0x55d44e9ff5d0, C4<0>, C4<0>;
L_0x55d44e9ff7a0 .functor AND 1, L_0x55d44e9ffb80, L_0x55d44e9ffa50, C4<1>, C4<1>;
L_0x55d44e9ff810 .functor OR 1, L_0x55d44e9ff690, L_0x55d44e9ff7a0, C4<0>, C4<0>;
v0x55d44d25a0c0_0 .net *"_s0", 0 0, L_0x55d44e9fe940;  1 drivers
v0x55d44d255cc0_0 .net *"_s10", 0 0, L_0x55d44e9ff7a0;  1 drivers
v0x55d44d255da0_0 .net *"_s4", 0 0, L_0x55d44e9ff4c0;  1 drivers
v0x55d44d2570f0_0 .net *"_s6", 0 0, L_0x55d44e9ff5d0;  1 drivers
v0x55d44d2571d0_0 .net *"_s8", 0 0, L_0x55d44e9ff690;  1 drivers
v0x55d44d252e20_0 .net "a", 0 0, L_0x55d44e9ff920;  1 drivers
v0x55d44d254140_0 .net "b", 0 0, L_0x55d44e9ffa50;  1 drivers
v0x55d44d254200_0 .net "ca", 0 0, L_0x55d44e9ff810;  1 drivers
v0x55d44d251840_0 .net "cin", 0 0, L_0x55d44e9ffb80;  1 drivers
v0x55d44d244ef0_0 .net "sum", 0 0, L_0x55d44e9fe330;  1 drivers
S_0x55d44d2385a0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d25bb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44e9ffcb0 .functor XOR 1, L_0x55d44ea00190, L_0x55d44ea002c0, C4<0>, C4<0>;
L_0x55d44e9ffd20 .functor XOR 1, L_0x55d44e9ffcb0, L_0x55d44ea003f0, C4<0>, C4<0>;
L_0x55d44e9ffd90 .functor AND 1, L_0x55d44ea00190, L_0x55d44ea002c0, C4<1>, C4<1>;
L_0x55d44e9ffe00 .functor AND 1, L_0x55d44ea00190, L_0x55d44ea003f0, C4<1>, C4<1>;
L_0x55d44e9ffec0 .functor OR 1, L_0x55d44e9ffd90, L_0x55d44e9ffe00, C4<0>, C4<0>;
L_0x55d44e9fffd0 .functor AND 1, L_0x55d44ea003f0, L_0x55d44ea002c0, C4<1>, C4<1>;
L_0x55d44ea00080 .functor OR 1, L_0x55d44e9ffec0, L_0x55d44e9fffd0, C4<0>, C4<0>;
v0x55d44d247af0_0 .net *"_s0", 0 0, L_0x55d44e9ffcb0;  1 drivers
v0x55d44d250500_0 .net *"_s10", 0 0, L_0x55d44e9fffd0;  1 drivers
v0x55d44d2505e0_0 .net *"_s4", 0 0, L_0x55d44e9ffd90;  1 drivers
v0x55d44d250120_0 .net *"_s6", 0 0, L_0x55d44e9ffe00;  1 drivers
v0x55d44d250200_0 .net *"_s8", 0 0, L_0x55d44e9ffec0;  1 drivers
v0x55d44d247650_0 .net "a", 0 0, L_0x55d44ea00190;  1 drivers
v0x55d44d2476f0_0 .net "b", 0 0, L_0x55d44ea002c0;  1 drivers
v0x55d44d24d5b0_0 .net "ca", 0 0, L_0x55d44ea00080;  1 drivers
v0x55d44d24d670_0 .net "cin", 0 0, L_0x55d44ea003f0;  1 drivers
v0x55d44d24d280_0 .net "sum", 0 0, L_0x55d44e9ffd20;  1 drivers
S_0x55d44d24a660 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d25bb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea00560 .functor XOR 1, L_0x55d44ea00b30, L_0x55d44ea00c60, C4<0>, C4<0>;
L_0x55d44ea005d0 .functor XOR 1, L_0x55d44ea00560, L_0x55d44ea00de0, C4<0>, C4<0>;
L_0x55d44ea00690 .functor AND 1, L_0x55d44ea00b30, L_0x55d44ea00c60, C4<1>, C4<1>;
L_0x55d44ea007a0 .functor AND 1, L_0x55d44ea00b30, L_0x55d44ea00de0, C4<1>, C4<1>;
L_0x55d44ea00860 .functor OR 1, L_0x55d44ea00690, L_0x55d44ea007a0, C4<0>, C4<0>;
L_0x55d44ea00970 .functor AND 1, L_0x55d44ea00de0, L_0x55d44ea00c60, C4<1>, C4<1>;
L_0x55d44ea00a20 .functor OR 1, L_0x55d44ea00860, L_0x55d44ea00970, C4<0>, C4<0>;
v0x55d44d24a300_0 .net *"_s0", 0 0, L_0x55d44ea00560;  1 drivers
v0x55d44d2472d0_0 .net *"_s10", 0 0, L_0x55d44ea00970;  1 drivers
v0x55d44d2473b0_0 .net *"_s4", 0 0, L_0x55d44ea00690;  1 drivers
v0x55d44d24e600_0 .net *"_s6", 0 0, L_0x55d44ea007a0;  1 drivers
v0x55d44d24e6e0_0 .net *"_s8", 0 0, L_0x55d44ea00860;  1 drivers
v0x55d44d24fa30_0 .net "a", 0 0, L_0x55d44ea00b30;  1 drivers
v0x55d44d24faf0_0 .net "b", 0 0, L_0x55d44ea00c60;  1 drivers
v0x55d44d24b6b0_0 .net "ca", 0 0, L_0x55d44ea00a20;  1 drivers
v0x55d44d24b750_0 .net "cin", 0 0, L_0x55d44ea00de0;  1 drivers
v0x55d44d24cb90_0 .net "sum", 0 0, L_0x55d44ea005d0;  1 drivers
S_0x55d44d249b90 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d25bb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea00f10 .functor XOR 1, L_0x55d44ea013b0, L_0x55d44ea01570, C4<0>, C4<0>;
L_0x55d44ea00f80 .functor XOR 1, L_0x55d44ea00f10, L_0x55d44ea01730, C4<0>, C4<0>;
L_0x55d44ea00ff0 .functor AND 1, L_0x55d44ea013b0, L_0x55d44ea01570, C4<1>, C4<1>;
L_0x55d44ea01060 .functor AND 1, L_0x55d44ea013b0, L_0x55d44ea01730, C4<1>, C4<1>;
L_0x55d44ea01120 .functor OR 1, L_0x55d44ea00ff0, L_0x55d44ea01060, C4<0>, C4<0>;
L_0x55d44ea01230 .functor AND 1, L_0x55d44ea01730, L_0x55d44ea01570, C4<1>, C4<1>;
L_0x55d44ea012a0 .functor OR 1, L_0x55d44ea01120, L_0x55d44ea01230, C4<0>, C4<0>;
v0x55d44d248820_0 .net *"_s0", 0 0, L_0x55d44ea00f10;  1 drivers
v0x55d44d245850_0 .net *"_s10", 0 0, L_0x55d44ea01230;  1 drivers
v0x55d44d245930_0 .net *"_s4", 0 0, L_0x55d44ea00ff0;  1 drivers
v0x55d44d246c10_0 .net *"_s6", 0 0, L_0x55d44ea01060;  1 drivers
v0x55d44d23b120_0 .net *"_s8", 0 0, L_0x55d44ea01120;  1 drivers
v0x55d44d243bb0_0 .net "a", 0 0, L_0x55d44ea013b0;  1 drivers
v0x55d44d243c70_0 .net "b", 0 0, L_0x55d44ea01570;  1 drivers
v0x55d44d2437d0_0 .net "ca", 0 0, L_0x55d44ea012a0;  1 drivers
v0x55d44d243870_0 .net "cin", 0 0, L_0x55d44ea01730;  1 drivers
v0x55d44d23ad00_0 .net "sum", 0 0, L_0x55d44ea00f80;  1 drivers
S_0x55d44d23d930 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44d254830;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d2278d0_0 .net "a", 3 0, L_0x55d44ea04500;  1 drivers
v0x55d44d2279d0_0 .net "b", 3 0, L_0x55d44ea045f0;  1 drivers
v0x55d44d2274f0_0 .net "ca", 3 0, L_0x55d44ea04390;  1 drivers
v0x55d44d2275b0_0 .net "cin", 3 0, L_0x55d44ea046e0;  1 drivers
v0x55d44d224980_0 .net "sum", 3 0, L_0x55d44ea042f0;  1 drivers
L_0x55d44ea022b0 .part L_0x55d44ea04500, 0, 1;
L_0x55d44ea023e0 .part L_0x55d44ea045f0, 0, 1;
L_0x55d44ea02510 .part L_0x55d44ea046e0, 0, 1;
L_0x55d44ea02b20 .part L_0x55d44ea04500, 1, 1;
L_0x55d44ea02c50 .part L_0x55d44ea045f0, 1, 1;
L_0x55d44ea02d80 .part L_0x55d44ea046e0, 1, 1;
L_0x55d44ea034c0 .part L_0x55d44ea04500, 2, 1;
L_0x55d44ea035f0 .part L_0x55d44ea045f0, 2, 1;
L_0x55d44ea03770 .part L_0x55d44ea046e0, 2, 1;
L_0x55d44ea03d40 .part L_0x55d44ea04500, 3, 1;
L_0x55d44ea03f00 .part L_0x55d44ea045f0, 3, 1;
L_0x55d44ea040c0 .part L_0x55d44ea046e0, 3, 1;
L_0x55d44ea042f0 .concat8 [ 1 1 1 1], L_0x55d44ea01d50, L_0x55d44ea026b0, L_0x55d44ea02f60, L_0x55d44ea03910;
L_0x55d44ea04390 .concat8 [ 1 1 1 1], L_0x55d44ea021a0, L_0x55d44ea02a10, L_0x55d44ea033b0, L_0x55d44ea03c30;
S_0x55d44d241cb0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d23d930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea018f0 .functor XOR 1, L_0x55d44ea022b0, L_0x55d44ea023e0, C4<0>, C4<0>;
L_0x55d44ea01d50 .functor XOR 1, L_0x55d44ea018f0, L_0x55d44ea02510, C4<0>, C4<0>;
L_0x55d44ea01e10 .functor AND 1, L_0x55d44ea022b0, L_0x55d44ea023e0, C4<1>, C4<1>;
L_0x55d44ea01f20 .functor AND 1, L_0x55d44ea022b0, L_0x55d44ea02510, C4<1>, C4<1>;
L_0x55d44ea01fe0 .functor OR 1, L_0x55d44ea01e10, L_0x55d44ea01f20, C4<0>, C4<0>;
L_0x55d44ea020f0 .functor AND 1, L_0x55d44ea02510, L_0x55d44ea023e0, C4<1>, C4<1>;
L_0x55d44ea021a0 .functor OR 1, L_0x55d44ea01fe0, L_0x55d44ea020f0, C4<0>, C4<0>;
v0x55d44d2430e0_0 .net *"_s0", 0 0, L_0x55d44ea018f0;  1 drivers
v0x55d44d243180_0 .net *"_s10", 0 0, L_0x55d44ea020f0;  1 drivers
v0x55d44d23ed60_0 .net *"_s4", 0 0, L_0x55d44ea01e10;  1 drivers
v0x55d44d23ee50_0 .net *"_s6", 0 0, L_0x55d44ea01f20;  1 drivers
v0x55d44d240190_0 .net *"_s8", 0 0, L_0x55d44ea01fe0;  1 drivers
v0x55d44d23be10_0 .net "a", 0 0, L_0x55d44ea022b0;  1 drivers
v0x55d44d23bed0_0 .net "b", 0 0, L_0x55d44ea023e0;  1 drivers
v0x55d44d23d240_0 .net "ca", 0 0, L_0x55d44ea021a0;  1 drivers
v0x55d44d23d2e0_0 .net "cin", 0 0, L_0x55d44ea02510;  1 drivers
v0x55d44d238fb0_0 .net "sum", 0 0, L_0x55d44ea01d50;  1 drivers
S_0x55d44d23a290 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d23d930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea02640 .functor XOR 1, L_0x55d44ea02b20, L_0x55d44ea02c50, C4<0>, C4<0>;
L_0x55d44ea026b0 .functor XOR 1, L_0x55d44ea02640, L_0x55d44ea02d80, C4<0>, C4<0>;
L_0x55d44ea02720 .functor AND 1, L_0x55d44ea02b20, L_0x55d44ea02c50, C4<1>, C4<1>;
L_0x55d44ea02790 .functor AND 1, L_0x55d44ea02b20, L_0x55d44ea02d80, C4<1>, C4<1>;
L_0x55d44ea02850 .functor OR 1, L_0x55d44ea02720, L_0x55d44ea02790, C4<0>, C4<0>;
L_0x55d44ea02960 .functor AND 1, L_0x55d44ea02d80, L_0x55d44ea02c50, C4<1>, C4<1>;
L_0x55d44ea02a10 .functor OR 1, L_0x55d44ea02850, L_0x55d44ea02960, C4<0>, C4<0>;
v0x55d44d22e850_0 .net *"_s0", 0 0, L_0x55d44ea02640;  1 drivers
v0x55d44d237260_0 .net *"_s10", 0 0, L_0x55d44ea02960;  1 drivers
v0x55d44d237340_0 .net *"_s4", 0 0, L_0x55d44ea02720;  1 drivers
v0x55d44d236e80_0 .net *"_s6", 0 0, L_0x55d44ea02790;  1 drivers
v0x55d44d236f60_0 .net *"_s8", 0 0, L_0x55d44ea02850;  1 drivers
v0x55d44d22e3b0_0 .net "a", 0 0, L_0x55d44ea02b20;  1 drivers
v0x55d44d22e470_0 .net "b", 0 0, L_0x55d44ea02c50;  1 drivers
v0x55d44d234310_0 .net "ca", 0 0, L_0x55d44ea02a10;  1 drivers
v0x55d44d2343d0_0 .net "cin", 0 0, L_0x55d44ea02d80;  1 drivers
v0x55d44d233fe0_0 .net "sum", 0 0, L_0x55d44ea026b0;  1 drivers
S_0x55d44d2313c0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d23d930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea02ef0 .functor XOR 1, L_0x55d44ea034c0, L_0x55d44ea035f0, C4<0>, C4<0>;
L_0x55d44ea02f60 .functor XOR 1, L_0x55d44ea02ef0, L_0x55d44ea03770, C4<0>, C4<0>;
L_0x55d44ea03020 .functor AND 1, L_0x55d44ea034c0, L_0x55d44ea035f0, C4<1>, C4<1>;
L_0x55d44ea03130 .functor AND 1, L_0x55d44ea034c0, L_0x55d44ea03770, C4<1>, C4<1>;
L_0x55d44ea031f0 .functor OR 1, L_0x55d44ea03020, L_0x55d44ea03130, C4<0>, C4<0>;
L_0x55d44ea03300 .functor AND 1, L_0x55d44ea03770, L_0x55d44ea035f0, C4<1>, C4<1>;
L_0x55d44ea033b0 .functor OR 1, L_0x55d44ea031f0, L_0x55d44ea03300, C4<0>, C4<0>;
v0x55d44d231090_0 .net *"_s0", 0 0, L_0x55d44ea02ef0;  1 drivers
v0x55d44d22e030_0 .net *"_s10", 0 0, L_0x55d44ea03300;  1 drivers
v0x55d44d22e110_0 .net *"_s4", 0 0, L_0x55d44ea03020;  1 drivers
v0x55d44d235360_0 .net *"_s6", 0 0, L_0x55d44ea03130;  1 drivers
v0x55d44d235440_0 .net *"_s8", 0 0, L_0x55d44ea031f0;  1 drivers
v0x55d44d236800_0 .net "a", 0 0, L_0x55d44ea034c0;  1 drivers
v0x55d44d232410_0 .net "b", 0 0, L_0x55d44ea035f0;  1 drivers
v0x55d44d2324d0_0 .net "ca", 0 0, L_0x55d44ea033b0;  1 drivers
v0x55d44d233840_0 .net "cin", 0 0, L_0x55d44ea03770;  1 drivers
v0x55d44d22f4c0_0 .net "sum", 0 0, L_0x55d44ea02f60;  1 drivers
S_0x55d44d2308f0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d23d930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea038a0 .functor XOR 1, L_0x55d44ea03d40, L_0x55d44ea03f00, C4<0>, C4<0>;
L_0x55d44ea03910 .functor XOR 1, L_0x55d44ea038a0, L_0x55d44ea040c0, C4<0>, C4<0>;
L_0x55d44ea03980 .functor AND 1, L_0x55d44ea03d40, L_0x55d44ea03f00, C4<1>, C4<1>;
L_0x55d44ea039f0 .functor AND 1, L_0x55d44ea03d40, L_0x55d44ea040c0, C4<1>, C4<1>;
L_0x55d44ea03ab0 .functor OR 1, L_0x55d44ea03980, L_0x55d44ea039f0, C4<0>, C4<0>;
L_0x55d44ea03bc0 .functor AND 1, L_0x55d44ea040c0, L_0x55d44ea03f00, C4<1>, C4<1>;
L_0x55d44ea03c30 .functor OR 1, L_0x55d44ea03ab0, L_0x55d44ea03bc0, C4<0>, C4<0>;
v0x55d44d22c630_0 .net *"_s0", 0 0, L_0x55d44ea038a0;  1 drivers
v0x55d44d22d940_0 .net *"_s10", 0 0, L_0x55d44ea03bc0;  1 drivers
v0x55d44d22da20_0 .net *"_s4", 0 0, L_0x55d44ea03980;  1 drivers
v0x55d44d221d90_0 .net *"_s6", 0 0, L_0x55d44ea039f0;  1 drivers
v0x55d44d221e70_0 .net *"_s8", 0 0, L_0x55d44ea03ab0;  1 drivers
v0x55d44d22a820_0 .net "a", 0 0, L_0x55d44ea03d40;  1 drivers
v0x55d44d22a8e0_0 .net "b", 0 0, L_0x55d44ea03f00;  1 drivers
v0x55d44d22a440_0 .net "ca", 0 0, L_0x55d44ea03c30;  1 drivers
v0x55d44d22a4e0_0 .net "cin", 0 0, L_0x55d44ea040c0;  1 drivers
v0x55d44d221a20_0 .net "sum", 0 0, L_0x55d44ea03910;  1 drivers
S_0x55d44d2245a0 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44d254830;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d205400_0 .net "a", 3 0, L_0x55d44ea06eb0;  1 drivers
v0x55d44d2054e0_0 .net "b", 3 0, L_0x55d44ea06f50;  1 drivers
v0x55d44d20b380_0 .net "ca", 3 0, L_0x55d44ea06d40;  1 drivers
v0x55d44d20b440_0 .net "cin", 3 0, L_0x55d44ea07040;  1 drivers
v0x55d44d20afa0_0 .net "sum", 3 0, L_0x55d44ea06ca0;  1 drivers
L_0x55d44ea04d70 .part L_0x55d44ea06eb0, 0, 1;
L_0x55d44ea04ea0 .part L_0x55d44ea06f50, 0, 1;
L_0x55d44ea04fd0 .part L_0x55d44ea07040, 0, 1;
L_0x55d44ea05500 .part L_0x55d44ea06eb0, 1, 1;
L_0x55d44ea05630 .part L_0x55d44ea06f50, 1, 1;
L_0x55d44ea05760 .part L_0x55d44ea07040, 1, 1;
L_0x55d44ea05e70 .part L_0x55d44ea06eb0, 2, 1;
L_0x55d44ea05fa0 .part L_0x55d44ea06f50, 2, 1;
L_0x55d44ea06120 .part L_0x55d44ea07040, 2, 1;
L_0x55d44ea066f0 .part L_0x55d44ea06eb0, 3, 1;
L_0x55d44ea068b0 .part L_0x55d44ea06f50, 3, 1;
L_0x55d44ea06a70 .part L_0x55d44ea07040, 3, 1;
L_0x55d44ea06ca0 .concat8 [ 1 1 1 1], L_0x55d44ea04810, L_0x55d44ea05170, L_0x55d44ea05950, L_0x55d44ea062c0;
L_0x55d44ea06d40 .concat8 [ 1 1 1 1], L_0x55d44ea04c60, L_0x55d44ea053f0, L_0x55d44ea05d60, L_0x55d44ea065e0;
S_0x55d44d228920 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d2245a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea04280 .functor XOR 1, L_0x55d44ea04d70, L_0x55d44ea04ea0, C4<0>, C4<0>;
L_0x55d44ea04810 .functor XOR 1, L_0x55d44ea04280, L_0x55d44ea04fd0, C4<0>, C4<0>;
L_0x55d44ea048d0 .functor AND 1, L_0x55d44ea04d70, L_0x55d44ea04ea0, C4<1>, C4<1>;
L_0x55d44ea049e0 .functor AND 1, L_0x55d44ea04d70, L_0x55d44ea04fd0, C4<1>, C4<1>;
L_0x55d44ea04aa0 .functor OR 1, L_0x55d44ea048d0, L_0x55d44ea049e0, C4<0>, C4<0>;
L_0x55d44ea04bb0 .functor AND 1, L_0x55d44ea04fd0, L_0x55d44ea04ea0, C4<1>, C4<1>;
L_0x55d44ea04c60 .functor OR 1, L_0x55d44ea04aa0, L_0x55d44ea04bb0, C4<0>, C4<0>;
v0x55d44d229dd0_0 .net *"_s0", 0 0, L_0x55d44ea04280;  1 drivers
v0x55d44d2259d0_0 .net *"_s10", 0 0, L_0x55d44ea04bb0;  1 drivers
v0x55d44d225ab0_0 .net *"_s4", 0 0, L_0x55d44ea048d0;  1 drivers
v0x55d44d226e00_0 .net *"_s6", 0 0, L_0x55d44ea049e0;  1 drivers
v0x55d44d226ec0_0 .net *"_s8", 0 0, L_0x55d44ea04aa0;  1 drivers
v0x55d44d222a80_0 .net "a", 0 0, L_0x55d44ea04d70;  1 drivers
v0x55d44d222b40_0 .net "b", 0 0, L_0x55d44ea04ea0;  1 drivers
v0x55d44d223eb0_0 .net "ca", 0 0, L_0x55d44ea04c60;  1 drivers
v0x55d44d223f50_0 .net "cin", 0 0, L_0x55d44ea04fd0;  1 drivers
v0x55d44d21faf0_0 .net "sum", 0 0, L_0x55d44ea04810;  1 drivers
S_0x55d44d220e90 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d2245a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea05100 .functor XOR 1, L_0x55d44ea05500, L_0x55d44ea05630, C4<0>, C4<0>;
L_0x55d44ea05170 .functor XOR 1, L_0x55d44ea05100, L_0x55d44ea05760, C4<0>, C4<0>;
L_0x55d44ea051e0 .functor AND 1, L_0x55d44ea05500, L_0x55d44ea05630, C4<1>, C4<1>;
L_0x55d44ea05250 .functor AND 1, L_0x55d44ea05500, L_0x55d44ea05760, C4<1>, C4<1>;
L_0x55d44ea052c0 .functor OR 1, L_0x55d44ea051e0, L_0x55d44ea05250, C4<0>, C4<0>;
L_0x55d44ea05380 .functor AND 1, L_0x55d44ea05760, L_0x55d44ea05630, C4<1>, C4<1>;
L_0x55d44ea053f0 .functor OR 1, L_0x55d44ea052c0, L_0x55d44ea05380, C4<0>, C4<0>;
v0x55d44d202ca0_0 .net *"_s0", 0 0, L_0x55d44ea05100;  1 drivers
v0x55d44d202d80_0 .net *"_s10", 0 0, L_0x55d44ea05380;  1 drivers
v0x55d44d212170_0 .net *"_s4", 0 0, L_0x55d44ea051e0;  1 drivers
v0x55d44d212260_0 .net *"_s6", 0 0, L_0x55d44ea05250;  1 drivers
v0x55d44d21ac00_0 .net *"_s8", 0 0, L_0x55d44ea052c0;  1 drivers
v0x55d44d21a820_0 .net "a", 0 0, L_0x55d44ea05500;  1 drivers
v0x55d44d21a8e0_0 .net "b", 0 0, L_0x55d44ea05630;  1 drivers
v0x55d44d211d50_0 .net "ca", 0 0, L_0x55d44ea053f0;  1 drivers
v0x55d44d211df0_0 .net "cin", 0 0, L_0x55d44ea05760;  1 drivers
v0x55d44d217cb0_0 .net "sum", 0 0, L_0x55d44ea05170;  1 drivers
S_0x55d44d2178d0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d2245a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea058e0 .functor XOR 1, L_0x55d44ea05e70, L_0x55d44ea05fa0, C4<0>, C4<0>;
L_0x55d44ea05950 .functor XOR 1, L_0x55d44ea058e0, L_0x55d44ea06120, C4<0>, C4<0>;
L_0x55d44ea05a10 .functor AND 1, L_0x55d44ea05e70, L_0x55d44ea05fa0, C4<1>, C4<1>;
L_0x55d44ea05b20 .functor AND 1, L_0x55d44ea05e70, L_0x55d44ea06120, C4<1>, C4<1>;
L_0x55d44ea05be0 .functor OR 1, L_0x55d44ea05a10, L_0x55d44ea05b20, C4<0>, C4<0>;
L_0x55d44ea05cf0 .functor AND 1, L_0x55d44ea06120, L_0x55d44ea05fa0, C4<1>, C4<1>;
L_0x55d44ea05d60 .functor OR 1, L_0x55d44ea05be0, L_0x55d44ea05cf0, C4<0>, C4<0>;
v0x55d44d214de0_0 .net *"_s0", 0 0, L_0x55d44ea058e0;  1 drivers
v0x55d44d214980_0 .net *"_s10", 0 0, L_0x55d44ea05cf0;  1 drivers
v0x55d44d214a60_0 .net *"_s4", 0 0, L_0x55d44ea05a10;  1 drivers
v0x55d44d2119d0_0 .net *"_s6", 0 0, L_0x55d44ea05b20;  1 drivers
v0x55d44d211ab0_0 .net *"_s8", 0 0, L_0x55d44ea05be0;  1 drivers
v0x55d44d218d20_0 .net "a", 0 0, L_0x55d44ea05e70;  1 drivers
v0x55d44d218de0_0 .net "b", 0 0, L_0x55d44ea05fa0;  1 drivers
v0x55d44d21a130_0 .net "ca", 0 0, L_0x55d44ea05d60;  1 drivers
v0x55d44d21a1f0_0 .net "cin", 0 0, L_0x55d44ea06120;  1 drivers
v0x55d44d215e60_0 .net "sum", 0 0, L_0x55d44ea05950;  1 drivers
S_0x55d44d212e60 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d2245a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea06250 .functor XOR 1, L_0x55d44ea066f0, L_0x55d44ea068b0, C4<0>, C4<0>;
L_0x55d44ea062c0 .functor XOR 1, L_0x55d44ea06250, L_0x55d44ea06a70, C4<0>, C4<0>;
L_0x55d44ea06330 .functor AND 1, L_0x55d44ea066f0, L_0x55d44ea068b0, C4<1>, C4<1>;
L_0x55d44ea063a0 .functor AND 1, L_0x55d44ea066f0, L_0x55d44ea06a70, C4<1>, C4<1>;
L_0x55d44ea06460 .functor OR 1, L_0x55d44ea06330, L_0x55d44ea063a0, C4<0>, C4<0>;
L_0x55d44ea06570 .functor AND 1, L_0x55d44ea06a70, L_0x55d44ea068b0, C4<1>, C4<1>;
L_0x55d44ea065e0 .functor OR 1, L_0x55d44ea06460, L_0x55d44ea06570, C4<0>, C4<0>;
v0x55d44d214290_0 .net *"_s0", 0 0, L_0x55d44ea06250;  1 drivers
v0x55d44d214370_0 .net *"_s10", 0 0, L_0x55d44ea06570;  1 drivers
v0x55d44d20ff50_0 .net *"_s4", 0 0, L_0x55d44ea06330;  1 drivers
v0x55d44d210020_0 .net *"_s6", 0 0, L_0x55d44ea063a0;  1 drivers
v0x55d44d211300_0 .net *"_s8", 0 0, L_0x55d44ea06460;  1 drivers
v0x55d44d205820_0 .net "a", 0 0, L_0x55d44ea066f0;  1 drivers
v0x55d44d2058e0_0 .net "b", 0 0, L_0x55d44ea068b0;  1 drivers
v0x55d44d20e2b0_0 .net "ca", 0 0, L_0x55d44ea065e0;  1 drivers
v0x55d44d20e350_0 .net "cin", 0 0, L_0x55d44ea06a70;  1 drivers
v0x55d44d20df80_0 .net "sum", 0 0, L_0x55d44ea062c0;  1 drivers
S_0x55d44d208410 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44d254830;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d1f1fd0_0 .net "a", 3 0, L_0x55d44ea09790;  1 drivers
v0x55d44d1f20d0_0 .net "b", 3 0, L_0x55d44ea098c0;  1 drivers
v0x55d44d1f1bf0_0 .net "ca", 3 0, L_0x55d44ea09620;  1 drivers
v0x55d44d1f1cb0_0 .net "cin", 3 0, L_0x55d44ea099f0;  1 drivers
v0x55d44d1ef080_0 .net "sum", 3 0, L_0x55d44ea09580;  1 drivers
L_0x55d44ea07600 .part L_0x55d44ea09790, 0, 1;
L_0x55d44ea07730 .part L_0x55d44ea098c0, 0, 1;
L_0x55d44ea07860 .part L_0x55d44ea099f0, 0, 1;
L_0x55d44ea07e30 .part L_0x55d44ea09790, 1, 1;
L_0x55d44ea07f60 .part L_0x55d44ea098c0, 1, 1;
L_0x55d44ea08090 .part L_0x55d44ea099f0, 1, 1;
L_0x55d44ea08750 .part L_0x55d44ea09790, 2, 1;
L_0x55d44ea08880 .part L_0x55d44ea098c0, 2, 1;
L_0x55d44ea08a00 .part L_0x55d44ea099f0, 2, 1;
L_0x55d44ea08fd0 .part L_0x55d44ea09790, 3, 1;
L_0x55d44ea09190 .part L_0x55d44ea098c0, 3, 1;
L_0x55d44ea09350 .part L_0x55d44ea099f0, 3, 1;
L_0x55d44ea09580 .concat8 [ 1 1 1 1], L_0x55d44ea070e0, L_0x55d44ea07a00, L_0x55d44ea08230, L_0x55d44ea08ba0;
L_0x55d44ea09620 .concat8 [ 1 1 1 1], L_0x55d44ea074f0, L_0x55d44ea07d20, L_0x55d44ea08640, L_0x55d44ea08ec0;
S_0x55d44d205080 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d208410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea06c30 .functor XOR 1, L_0x55d44ea07600, L_0x55d44ea07730, C4<0>, C4<0>;
L_0x55d44ea070e0 .functor XOR 1, L_0x55d44ea06c30, L_0x55d44ea07860, C4<0>, C4<0>;
L_0x55d44ea071a0 .functor AND 1, L_0x55d44ea07600, L_0x55d44ea07730, C4<1>, C4<1>;
L_0x55d44ea072b0 .functor AND 1, L_0x55d44ea07600, L_0x55d44ea07860, C4<1>, C4<1>;
L_0x55d44ea07370 .functor OR 1, L_0x55d44ea071a0, L_0x55d44ea072b0, C4<0>, C4<0>;
L_0x55d44ea07480 .functor AND 1, L_0x55d44ea07860, L_0x55d44ea07730, C4<1>, C4<1>;
L_0x55d44ea074f0 .functor OR 1, L_0x55d44ea07370, L_0x55d44ea07480, C4<0>, C4<0>;
v0x55d44d20c430_0 .net *"_s0", 0 0, L_0x55d44ea06c30;  1 drivers
v0x55d44d20d7e0_0 .net *"_s10", 0 0, L_0x55d44ea07480;  1 drivers
v0x55d44d20d8c0_0 .net *"_s4", 0 0, L_0x55d44ea071a0;  1 drivers
v0x55d44d209460_0 .net *"_s6", 0 0, L_0x55d44ea072b0;  1 drivers
v0x55d44d209540_0 .net *"_s8", 0 0, L_0x55d44ea07370;  1 drivers
v0x55d44d20a8b0_0 .net "a", 0 0, L_0x55d44ea07600;  1 drivers
v0x55d44d20a970_0 .net "b", 0 0, L_0x55d44ea07730;  1 drivers
v0x55d44d206510_0 .net "ca", 0 0, L_0x55d44ea074f0;  1 drivers
v0x55d44d2065d0_0 .net "cin", 0 0, L_0x55d44ea07860;  1 drivers
v0x55d44d2079f0_0 .net "sum", 0 0, L_0x55d44ea070e0;  1 drivers
S_0x55d44d204990 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d208410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea07990 .functor XOR 1, L_0x55d44ea07e30, L_0x55d44ea07f60, C4<0>, C4<0>;
L_0x55d44ea07a00 .functor XOR 1, L_0x55d44ea07990, L_0x55d44ea08090, C4<0>, C4<0>;
L_0x55d44ea07a70 .functor AND 1, L_0x55d44ea07e30, L_0x55d44ea07f60, C4<1>, C4<1>;
L_0x55d44ea07ae0 .functor AND 1, L_0x55d44ea07e30, L_0x55d44ea08090, C4<1>, C4<1>;
L_0x55d44ea07ba0 .functor OR 1, L_0x55d44ea07a70, L_0x55d44ea07ae0, C4<0>, C4<0>;
L_0x55d44ea07cb0 .functor AND 1, L_0x55d44ea08090, L_0x55d44ea07f60, C4<1>, C4<1>;
L_0x55d44ea07d20 .functor OR 1, L_0x55d44ea07ba0, L_0x55d44ea07cb0, C4<0>, C4<0>;
v0x55d44d2036e0_0 .net *"_s0", 0 0, L_0x55d44ea07990;  1 drivers
v0x55d44d1f8ef0_0 .net *"_s10", 0 0, L_0x55d44ea07cb0;  1 drivers
v0x55d44d1f8fd0_0 .net *"_s4", 0 0, L_0x55d44ea07a70;  1 drivers
v0x55d44d2019b0_0 .net *"_s6", 0 0, L_0x55d44ea07ae0;  1 drivers
v0x55d44d201580_0 .net *"_s8", 0 0, L_0x55d44ea07ba0;  1 drivers
v0x55d44d1f8ab0_0 .net "a", 0 0, L_0x55d44ea07e30;  1 drivers
v0x55d44d1f8b70_0 .net "b", 0 0, L_0x55d44ea07f60;  1 drivers
v0x55d44d1fea10_0 .net "ca", 0 0, L_0x55d44ea07d20;  1 drivers
v0x55d44d1feab0_0 .net "cin", 0 0, L_0x55d44ea08090;  1 drivers
v0x55d44d1fe6e0_0 .net "sum", 0 0, L_0x55d44ea07a00;  1 drivers
S_0x55d44d1fbac0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d208410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea081c0 .functor XOR 1, L_0x55d44ea08750, L_0x55d44ea08880, C4<0>, C4<0>;
L_0x55d44ea08230 .functor XOR 1, L_0x55d44ea081c0, L_0x55d44ea08a00, C4<0>, C4<0>;
L_0x55d44ea082f0 .functor AND 1, L_0x55d44ea08750, L_0x55d44ea08880, C4<1>, C4<1>;
L_0x55d44ea08400 .functor AND 1, L_0x55d44ea08750, L_0x55d44ea08a00, C4<1>, C4<1>;
L_0x55d44ea084c0 .functor OR 1, L_0x55d44ea082f0, L_0x55d44ea08400, C4<0>, C4<0>;
L_0x55d44ea085d0 .functor AND 1, L_0x55d44ea08a00, L_0x55d44ea08880, C4<1>, C4<1>;
L_0x55d44ea08640 .functor OR 1, L_0x55d44ea084c0, L_0x55d44ea085d0, C4<0>, C4<0>;
v0x55d44d1fb760_0 .net *"_s0", 0 0, L_0x55d44ea081c0;  1 drivers
v0x55d44d1f8730_0 .net *"_s10", 0 0, L_0x55d44ea085d0;  1 drivers
v0x55d44d1f8810_0 .net *"_s4", 0 0, L_0x55d44ea082f0;  1 drivers
v0x55d44d1ffa60_0 .net *"_s6", 0 0, L_0x55d44ea08400;  1 drivers
v0x55d44d1ffb40_0 .net *"_s8", 0 0, L_0x55d44ea084c0;  1 drivers
v0x55d44d200e90_0 .net "a", 0 0, L_0x55d44ea08750;  1 drivers
v0x55d44d200f50_0 .net "b", 0 0, L_0x55d44ea08880;  1 drivers
v0x55d44d1fcb10_0 .net "ca", 0 0, L_0x55d44ea08640;  1 drivers
v0x55d44d1fcbb0_0 .net "cin", 0 0, L_0x55d44ea08a00;  1 drivers
v0x55d44d1fdff0_0 .net "sum", 0 0, L_0x55d44ea08230;  1 drivers
S_0x55d44d1f9bc0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d208410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea08b30 .functor XOR 1, L_0x55d44ea08fd0, L_0x55d44ea09190, C4<0>, C4<0>;
L_0x55d44ea08ba0 .functor XOR 1, L_0x55d44ea08b30, L_0x55d44ea09350, C4<0>, C4<0>;
L_0x55d44ea08c10 .functor AND 1, L_0x55d44ea08fd0, L_0x55d44ea09190, C4<1>, C4<1>;
L_0x55d44ea08c80 .functor AND 1, L_0x55d44ea08fd0, L_0x55d44ea09350, C4<1>, C4<1>;
L_0x55d44ea08d40 .functor OR 1, L_0x55d44ea08c10, L_0x55d44ea08c80, C4<0>, C4<0>;
L_0x55d44ea08e50 .functor AND 1, L_0x55d44ea09350, L_0x55d44ea09190, C4<1>, C4<1>;
L_0x55d44ea08ec0 .functor OR 1, L_0x55d44ea08d40, L_0x55d44ea08e50, C4<0>, C4<0>;
v0x55d44d1fb070_0 .net *"_s0", 0 0, L_0x55d44ea08b30;  1 drivers
v0x55d44d1f6cb0_0 .net *"_s10", 0 0, L_0x55d44ea08e50;  1 drivers
v0x55d44d1f6d90_0 .net *"_s4", 0 0, L_0x55d44ea08c10;  1 drivers
v0x55d44d1f8040_0 .net *"_s6", 0 0, L_0x55d44ea08c80;  1 drivers
v0x55d44d1f8120_0 .net *"_s8", 0 0, L_0x55d44ea08d40;  1 drivers
v0x55d44d1ec500_0 .net "a", 0 0, L_0x55d44ea08fd0;  1 drivers
v0x55d44d1f4f20_0 .net "b", 0 0, L_0x55d44ea09190;  1 drivers
v0x55d44d1f4fe0_0 .net "ca", 0 0, L_0x55d44ea08ec0;  1 drivers
v0x55d44d1f4b40_0 .net "cin", 0 0, L_0x55d44ea09350;  1 drivers
v0x55d44d1ec070_0 .net "sum", 0 0, L_0x55d44ea08ba0;  1 drivers
S_0x55d44d1f4450 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44d257bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44d184a70_0 .net "a", 15 0, L_0x55d44ea14b20;  1 drivers
v0x55d44d184b50_0 .net "b", 15 0, L_0x55d44ea14c10;  1 drivers
v0x55d44d18bda0_0 .net "ca", 15 0, L_0x55d44ea148c0;  1 drivers
v0x55d44d18be40_0 .net "cin", 15 0, L_0x55d44ea14d00;  1 drivers
v0x55d44d18d1d0_0 .net "sum", 15 0, L_0x55d44ea14820;  1 drivers
L_0x55d44ea0c6b0 .part L_0x55d44ea14b20, 0, 4;
L_0x55d44ea0c750 .part L_0x55d44ea14c10, 0, 4;
L_0x55d44ea0c7f0 .part L_0x55d44ea14d00, 0, 4;
L_0x55d44ea0efc0 .part L_0x55d44ea14b20, 4, 4;
L_0x55d44ea0f0b0 .part L_0x55d44ea14c10, 4, 4;
L_0x55d44ea0f1a0 .part L_0x55d44ea14d00, 4, 4;
L_0x55d44ea11a80 .part L_0x55d44ea14b20, 8, 4;
L_0x55d44ea11b20 .part L_0x55d44ea14c10, 8, 4;
L_0x55d44ea11c10 .part L_0x55d44ea14d00, 8, 4;
L_0x55d44ea14420 .part L_0x55d44ea14b20, 12, 4;
L_0x55d44ea14550 .part L_0x55d44ea14c10, 12, 4;
L_0x55d44ea14680 .part L_0x55d44ea14d00, 12, 4;
L_0x55d44ea14820 .concat8 [ 4 4 4 4], L_0x55d44ea0c4a0, L_0x55d44ea0edb0, L_0x55d44ea11870, L_0x55d44ea14210;
L_0x55d44ea148c0 .concat8 [ 4 4 4 4], L_0x55d44ea0c540, L_0x55d44ea0ee50, L_0x55d44ea11910, L_0x55d44ea142b0;
S_0x55d44d1f1500 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44d1f4450;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d1d51d0_0 .net "a", 3 0, L_0x55d44ea0c6b0;  1 drivers
v0x55d44d1d52b0_0 .net "b", 3 0, L_0x55d44ea0c750;  1 drivers
v0x55d44d1d4df0_0 .net "ca", 3 0, L_0x55d44ea0c540;  1 drivers
v0x55d44d1d4eb0_0 .net "cin", 3 0, L_0x55d44ea0c7f0;  1 drivers
v0x55d44d1d1e40_0 .net "sum", 3 0, L_0x55d44ea0c4a0;  1 drivers
L_0x55d44ea0a520 .part L_0x55d44ea0c6b0, 0, 1;
L_0x55d44ea0a650 .part L_0x55d44ea0c750, 0, 1;
L_0x55d44ea0a780 .part L_0x55d44ea0c7f0, 0, 1;
L_0x55d44ea0ad50 .part L_0x55d44ea0c6b0, 1, 1;
L_0x55d44ea0ae80 .part L_0x55d44ea0c750, 1, 1;
L_0x55d44ea0afb0 .part L_0x55d44ea0c7f0, 1, 1;
L_0x55d44ea0b670 .part L_0x55d44ea0c6b0, 2, 1;
L_0x55d44ea0b7a0 .part L_0x55d44ea0c750, 2, 1;
L_0x55d44ea0b920 .part L_0x55d44ea0c7f0, 2, 1;
L_0x55d44ea0bef0 .part L_0x55d44ea0c6b0, 3, 1;
L_0x55d44ea0c0b0 .part L_0x55d44ea0c750, 3, 1;
L_0x55d44ea0c270 .part L_0x55d44ea0c7f0, 3, 1;
L_0x55d44ea0c4a0 .concat8 [ 1 1 1 1], L_0x55d44ea09510, L_0x55d44ea0a920, L_0x55d44ea0b150, L_0x55d44ea0bac0;
L_0x55d44ea0c540 .concat8 [ 1 1 1 1], L_0x55d44ea0a410, L_0x55d44ea0ac40, L_0x55d44ea0b560, L_0x55d44ea0bde0;
S_0x55d44d1ed180 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d1f1500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea09b20 .functor XOR 1, L_0x55d44ea0a520, L_0x55d44ea0a650, C4<0>, C4<0>;
L_0x55d44ea09510 .functor XOR 1, L_0x55d44ea09b20, L_0x55d44ea0a780, C4<0>, C4<0>;
L_0x55d44ea0a0c0 .functor AND 1, L_0x55d44ea0a520, L_0x55d44ea0a650, C4<1>, C4<1>;
L_0x55d44ea0a1d0 .functor AND 1, L_0x55d44ea0a520, L_0x55d44ea0a780, C4<1>, C4<1>;
L_0x55d44ea0a290 .functor OR 1, L_0x55d44ea0a0c0, L_0x55d44ea0a1d0, C4<0>, C4<0>;
L_0x55d44ea0a3a0 .functor AND 1, L_0x55d44ea0a780, L_0x55d44ea0a650, C4<1>, C4<1>;
L_0x55d44ea0a410 .functor OR 1, L_0x55d44ea0a290, L_0x55d44ea0a3a0, C4<0>, C4<0>;
v0x55d44d1ee6b0_0 .net *"_s0", 0 0, L_0x55d44ea09b20;  1 drivers
v0x55d44d1ea270_0 .net *"_s10", 0 0, L_0x55d44ea0a3a0;  1 drivers
v0x55d44d1ea350_0 .net *"_s4", 0 0, L_0x55d44ea0a0c0;  1 drivers
v0x55d44d1eb600_0 .net *"_s6", 0 0, L_0x55d44ea0a1d0;  1 drivers
v0x55d44d1eb6e0_0 .net *"_s8", 0 0, L_0x55d44ea0a290;  1 drivers
v0x55d44d1e8d70_0 .net "a", 0 0, L_0x55d44ea0a520;  1 drivers
v0x55d44d1dc3b0_0 .net "b", 0 0, L_0x55d44ea0a650;  1 drivers
v0x55d44d1dc470_0 .net "ca", 0 0, L_0x55d44ea0a410;  1 drivers
v0x55d44d1cfa60_0 .net "cin", 0 0, L_0x55d44ea0a780;  1 drivers
v0x55d44d1def30_0 .net "sum", 0 0, L_0x55d44ea09510;  1 drivers
S_0x55d44d1e79c0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d1f1500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea0a8b0 .functor XOR 1, L_0x55d44ea0ad50, L_0x55d44ea0ae80, C4<0>, C4<0>;
L_0x55d44ea0a920 .functor XOR 1, L_0x55d44ea0a8b0, L_0x55d44ea0afb0, C4<0>, C4<0>;
L_0x55d44ea0a990 .functor AND 1, L_0x55d44ea0ad50, L_0x55d44ea0ae80, C4<1>, C4<1>;
L_0x55d44ea0aa00 .functor AND 1, L_0x55d44ea0ad50, L_0x55d44ea0afb0, C4<1>, C4<1>;
L_0x55d44ea0aac0 .functor OR 1, L_0x55d44ea0a990, L_0x55d44ea0aa00, C4<0>, C4<0>;
L_0x55d44ea0abd0 .functor AND 1, L_0x55d44ea0afb0, L_0x55d44ea0ae80, C4<1>, C4<1>;
L_0x55d44ea0ac40 .functor OR 1, L_0x55d44ea0aac0, L_0x55d44ea0abd0, C4<0>, C4<0>;
v0x55d44d1e7660_0 .net *"_s0", 0 0, L_0x55d44ea0a8b0;  1 drivers
v0x55d44d1deb10_0 .net *"_s10", 0 0, L_0x55d44ea0abd0;  1 drivers
v0x55d44d1debf0_0 .net *"_s4", 0 0, L_0x55d44ea0a990;  1 drivers
v0x55d44d1e4a70_0 .net *"_s6", 0 0, L_0x55d44ea0aa00;  1 drivers
v0x55d44d1e4b50_0 .net *"_s8", 0 0, L_0x55d44ea0aac0;  1 drivers
v0x55d44d1e4690_0 .net "a", 0 0, L_0x55d44ea0ad50;  1 drivers
v0x55d44d1e4750_0 .net "b", 0 0, L_0x55d44ea0ae80;  1 drivers
v0x55d44d1e1b20_0 .net "ca", 0 0, L_0x55d44ea0ac40;  1 drivers
v0x55d44d1e1bc0_0 .net "cin", 0 0, L_0x55d44ea0afb0;  1 drivers
v0x55d44d1e17f0_0 .net "sum", 0 0, L_0x55d44ea0a920;  1 drivers
S_0x55d44d1de790 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d1f1500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea0b0e0 .functor XOR 1, L_0x55d44ea0b670, L_0x55d44ea0b7a0, C4<0>, C4<0>;
L_0x55d44ea0b150 .functor XOR 1, L_0x55d44ea0b0e0, L_0x55d44ea0b920, C4<0>, C4<0>;
L_0x55d44ea0b210 .functor AND 1, L_0x55d44ea0b670, L_0x55d44ea0b7a0, C4<1>, C4<1>;
L_0x55d44ea0b320 .functor AND 1, L_0x55d44ea0b670, L_0x55d44ea0b920, C4<1>, C4<1>;
L_0x55d44ea0b3e0 .functor OR 1, L_0x55d44ea0b210, L_0x55d44ea0b320, C4<0>, C4<0>;
L_0x55d44ea0b4f0 .functor AND 1, L_0x55d44ea0b920, L_0x55d44ea0b7a0, C4<1>, C4<1>;
L_0x55d44ea0b560 .functor OR 1, L_0x55d44ea0b3e0, L_0x55d44ea0b4f0, C4<0>, C4<0>;
v0x55d44d1e5b40_0 .net *"_s0", 0 0, L_0x55d44ea0b0e0;  1 drivers
v0x55d44d1e6ef0_0 .net *"_s10", 0 0, L_0x55d44ea0b4f0;  1 drivers
v0x55d44d1e6fd0_0 .net *"_s4", 0 0, L_0x55d44ea0b210;  1 drivers
v0x55d44d1e2b70_0 .net *"_s6", 0 0, L_0x55d44ea0b320;  1 drivers
v0x55d44d1e2c50_0 .net *"_s8", 0 0, L_0x55d44ea0b3e0;  1 drivers
v0x55d44d1e4010_0 .net "a", 0 0, L_0x55d44ea0b670;  1 drivers
v0x55d44d1dfc20_0 .net "b", 0 0, L_0x55d44ea0b7a0;  1 drivers
v0x55d44d1dfce0_0 .net "ca", 0 0, L_0x55d44ea0b560;  1 drivers
v0x55d44d1e1050_0 .net "cin", 0 0, L_0x55d44ea0b920;  1 drivers
v0x55d44d1dcd10_0 .net "sum", 0 0, L_0x55d44ea0b150;  1 drivers
S_0x55d44d1de0a0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d1f1500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea0ba50 .functor XOR 1, L_0x55d44ea0bef0, L_0x55d44ea0c0b0, C4<0>, C4<0>;
L_0x55d44ea0bac0 .functor XOR 1, L_0x55d44ea0ba50, L_0x55d44ea0c270, C4<0>, C4<0>;
L_0x55d44ea0bb30 .functor AND 1, L_0x55d44ea0bef0, L_0x55d44ea0c0b0, C4<1>, C4<1>;
L_0x55d44ea0bba0 .functor AND 1, L_0x55d44ea0bef0, L_0x55d44ea0c270, C4<1>, C4<1>;
L_0x55d44ea0bc60 .functor OR 1, L_0x55d44ea0bb30, L_0x55d44ea0bba0, C4<0>, C4<0>;
L_0x55d44ea0bd70 .functor AND 1, L_0x55d44ea0c270, L_0x55d44ea0c0b0, C4<1>, C4<1>;
L_0x55d44ea0bde0 .functor OR 1, L_0x55d44ea0bc60, L_0x55d44ea0bd70, C4<0>, C4<0>;
v0x55d44d1d2660_0 .net *"_s0", 0 0, L_0x55d44ea0ba50;  1 drivers
v0x55d44d1db070_0 .net *"_s10", 0 0, L_0x55d44ea0bd70;  1 drivers
v0x55d44d1db150_0 .net *"_s4", 0 0, L_0x55d44ea0bb30;  1 drivers
v0x55d44d1dac90_0 .net *"_s6", 0 0, L_0x55d44ea0bba0;  1 drivers
v0x55d44d1dad70_0 .net *"_s8", 0 0, L_0x55d44ea0bc60;  1 drivers
v0x55d44d1d21c0_0 .net "a", 0 0, L_0x55d44ea0bef0;  1 drivers
v0x55d44d1d2260_0 .net "b", 0 0, L_0x55d44ea0c0b0;  1 drivers
v0x55d44d1d8120_0 .net "ca", 0 0, L_0x55d44ea0bde0;  1 drivers
v0x55d44d1d81e0_0 .net "cin", 0 0, L_0x55d44ea0c270;  1 drivers
v0x55d44d1d7df0_0 .net "sum", 0 0, L_0x55d44ea0bac0;  1 drivers
S_0x55d44d1d9170 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44d1f4450;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d1bba60_0 .net "a", 3 0, L_0x55d44ea0efc0;  1 drivers
v0x55d44d1bbb60_0 .net "b", 3 0, L_0x55d44ea0f0b0;  1 drivers
v0x55d44d1b8ab0_0 .net "ca", 3 0, L_0x55d44ea0ee50;  1 drivers
v0x55d44d1b8b70_0 .net "cin", 3 0, L_0x55d44ea0f1a0;  1 drivers
v0x55d44d1bfde0_0 .net "sum", 3 0, L_0x55d44ea0edb0;  1 drivers
L_0x55d44ea0cdb0 .part L_0x55d44ea0efc0, 0, 1;
L_0x55d44ea0cee0 .part L_0x55d44ea0f0b0, 0, 1;
L_0x55d44ea0d010 .part L_0x55d44ea0f1a0, 0, 1;
L_0x55d44ea0d5e0 .part L_0x55d44ea0efc0, 1, 1;
L_0x55d44ea0d710 .part L_0x55d44ea0f0b0, 1, 1;
L_0x55d44ea0d840 .part L_0x55d44ea0f1a0, 1, 1;
L_0x55d44ea0df80 .part L_0x55d44ea0efc0, 2, 1;
L_0x55d44ea0e0b0 .part L_0x55d44ea0f0b0, 2, 1;
L_0x55d44ea0e230 .part L_0x55d44ea0f1a0, 2, 1;
L_0x55d44ea0e800 .part L_0x55d44ea0efc0, 3, 1;
L_0x55d44ea0e9c0 .part L_0x55d44ea0f0b0, 3, 1;
L_0x55d44ea0eb80 .part L_0x55d44ea0f1a0, 3, 1;
L_0x55d44ea0edb0 .concat8 [ 1 1 1 1], L_0x55d44ea0c890, L_0x55d44ea0d1b0, L_0x55d44ea0da20, L_0x55d44ea0e3d0;
L_0x55d44ea0ee50 .concat8 [ 1 1 1 1], L_0x55d44ea0cca0, L_0x55d44ea0d4d0, L_0x55d44ea0de70, L_0x55d44ea0e6f0;
S_0x55d44d1d6220 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d1d9170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea0c430 .functor XOR 1, L_0x55d44ea0cdb0, L_0x55d44ea0cee0, C4<0>, C4<0>;
L_0x55d44ea0c890 .functor XOR 1, L_0x55d44ea0c430, L_0x55d44ea0d010, C4<0>, C4<0>;
L_0x55d44ea0c950 .functor AND 1, L_0x55d44ea0cdb0, L_0x55d44ea0cee0, C4<1>, C4<1>;
L_0x55d44ea0ca60 .functor AND 1, L_0x55d44ea0cdb0, L_0x55d44ea0d010, C4<1>, C4<1>;
L_0x55d44ea0cb20 .functor OR 1, L_0x55d44ea0c950, L_0x55d44ea0ca60, C4<0>, C4<0>;
L_0x55d44ea0cc30 .functor AND 1, L_0x55d44ea0d010, L_0x55d44ea0cee0, C4<1>, C4<1>;
L_0x55d44ea0cca0 .functor OR 1, L_0x55d44ea0cb20, L_0x55d44ea0cc30, C4<0>, C4<0>;
v0x55d44d1d7650_0 .net *"_s0", 0 0, L_0x55d44ea0c430;  1 drivers
v0x55d44d1d76f0_0 .net *"_s10", 0 0, L_0x55d44ea0cc30;  1 drivers
v0x55d44d1d32d0_0 .net *"_s4", 0 0, L_0x55d44ea0c950;  1 drivers
v0x55d44d1d33a0_0 .net *"_s6", 0 0, L_0x55d44ea0ca60;  1 drivers
v0x55d44d1d4720_0 .net *"_s8", 0 0, L_0x55d44ea0cb20;  1 drivers
v0x55d44d1d03c0_0 .net "a", 0 0, L_0x55d44ea0cdb0;  1 drivers
v0x55d44d1d0480_0 .net "b", 0 0, L_0x55d44ea0cee0;  1 drivers
v0x55d44d1d1750_0 .net "ca", 0 0, L_0x55d44ea0cca0;  1 drivers
v0x55d44d1d17f0_0 .net "cin", 0 0, L_0x55d44ea0d010;  1 drivers
v0x55d44d1c5d40_0 .net "sum", 0 0, L_0x55d44ea0c890;  1 drivers
S_0x55d44d1ce720 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d1d9170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea0d140 .functor XOR 1, L_0x55d44ea0d5e0, L_0x55d44ea0d710, C4<0>, C4<0>;
L_0x55d44ea0d1b0 .functor XOR 1, L_0x55d44ea0d140, L_0x55d44ea0d840, C4<0>, C4<0>;
L_0x55d44ea0d220 .functor AND 1, L_0x55d44ea0d5e0, L_0x55d44ea0d710, C4<1>, C4<1>;
L_0x55d44ea0d290 .functor AND 1, L_0x55d44ea0d5e0, L_0x55d44ea0d840, C4<1>, C4<1>;
L_0x55d44ea0d350 .functor OR 1, L_0x55d44ea0d220, L_0x55d44ea0d290, C4<0>, C4<0>;
L_0x55d44ea0d460 .functor AND 1, L_0x55d44ea0d840, L_0x55d44ea0d710, C4<1>, C4<1>;
L_0x55d44ea0d4d0 .functor OR 1, L_0x55d44ea0d350, L_0x55d44ea0d460, C4<0>, C4<0>;
v0x55d44d1ce3c0_0 .net *"_s0", 0 0, L_0x55d44ea0d140;  1 drivers
v0x55d44d1c5870_0 .net *"_s10", 0 0, L_0x55d44ea0d460;  1 drivers
v0x55d44d1c5950_0 .net *"_s4", 0 0, L_0x55d44ea0d220;  1 drivers
v0x55d44d1cb7d0_0 .net *"_s6", 0 0, L_0x55d44ea0d290;  1 drivers
v0x55d44d1cb8b0_0 .net *"_s8", 0 0, L_0x55d44ea0d350;  1 drivers
v0x55d44d1cb460_0 .net "a", 0 0, L_0x55d44ea0d5e0;  1 drivers
v0x55d44d1c8880_0 .net "b", 0 0, L_0x55d44ea0d710;  1 drivers
v0x55d44d1c8940_0 .net "ca", 0 0, L_0x55d44ea0d4d0;  1 drivers
v0x55d44d1c84a0_0 .net "cin", 0 0, L_0x55d44ea0d840;  1 drivers
v0x55d44d1c54f0_0 .net "sum", 0 0, L_0x55d44ea0d1b0;  1 drivers
S_0x55d44d1cc820 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d1d9170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea0d9b0 .functor XOR 1, L_0x55d44ea0df80, L_0x55d44ea0e0b0, C4<0>, C4<0>;
L_0x55d44ea0da20 .functor XOR 1, L_0x55d44ea0d9b0, L_0x55d44ea0e230, C4<0>, C4<0>;
L_0x55d44ea0dae0 .functor AND 1, L_0x55d44ea0df80, L_0x55d44ea0e0b0, C4<1>, C4<1>;
L_0x55d44ea0dbf0 .functor AND 1, L_0x55d44ea0df80, L_0x55d44ea0e230, C4<1>, C4<1>;
L_0x55d44ea0dcb0 .functor OR 1, L_0x55d44ea0dae0, L_0x55d44ea0dbf0, C4<0>, C4<0>;
L_0x55d44ea0ddc0 .functor AND 1, L_0x55d44ea0e230, L_0x55d44ea0e0b0, C4<1>, C4<1>;
L_0x55d44ea0de70 .functor OR 1, L_0x55d44ea0dcb0, L_0x55d44ea0ddc0, C4<0>, C4<0>;
v0x55d44d1cdcd0_0 .net *"_s0", 0 0, L_0x55d44ea0d9b0;  1 drivers
v0x55d44d1c98d0_0 .net *"_s10", 0 0, L_0x55d44ea0ddc0;  1 drivers
v0x55d44d1c99b0_0 .net *"_s4", 0 0, L_0x55d44ea0dae0;  1 drivers
v0x55d44d1cad00_0 .net *"_s6", 0 0, L_0x55d44ea0dbf0;  1 drivers
v0x55d44d1cade0_0 .net *"_s8", 0 0, L_0x55d44ea0dcb0;  1 drivers
v0x55d44d1c6980_0 .net "a", 0 0, L_0x55d44ea0df80;  1 drivers
v0x55d44d1c6a40_0 .net "b", 0 0, L_0x55d44ea0e0b0;  1 drivers
v0x55d44d1c7db0_0 .net "ca", 0 0, L_0x55d44ea0de70;  1 drivers
v0x55d44d1c7e50_0 .net "cin", 0 0, L_0x55d44ea0e230;  1 drivers
v0x55d44d1c3b20_0 .net "sum", 0 0, L_0x55d44ea0da20;  1 drivers
S_0x55d44d1c4e00 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d1d9170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea0e360 .functor XOR 1, L_0x55d44ea0e800, L_0x55d44ea0e9c0, C4<0>, C4<0>;
L_0x55d44ea0e3d0 .functor XOR 1, L_0x55d44ea0e360, L_0x55d44ea0eb80, C4<0>, C4<0>;
L_0x55d44ea0e440 .functor AND 1, L_0x55d44ea0e800, L_0x55d44ea0e9c0, C4<1>, C4<1>;
L_0x55d44ea0e4b0 .functor AND 1, L_0x55d44ea0e800, L_0x55d44ea0eb80, C4<1>, C4<1>;
L_0x55d44ea0e570 .functor OR 1, L_0x55d44ea0e440, L_0x55d44ea0e4b0, C4<0>, C4<0>;
L_0x55d44ea0e680 .functor AND 1, L_0x55d44ea0eb80, L_0x55d44ea0e9c0, C4<1>, C4<1>;
L_0x55d44ea0e6f0 .functor OR 1, L_0x55d44ea0e570, L_0x55d44ea0e680, C4<0>, C4<0>;
v0x55d44d1b92d0_0 .net *"_s0", 0 0, L_0x55d44ea0e360;  1 drivers
v0x55d44d1c1ce0_0 .net *"_s10", 0 0, L_0x55d44ea0e680;  1 drivers
v0x55d44d1c1dc0_0 .net *"_s4", 0 0, L_0x55d44ea0e440;  1 drivers
v0x55d44d1c1900_0 .net *"_s6", 0 0, L_0x55d44ea0e4b0;  1 drivers
v0x55d44d1c19e0_0 .net *"_s8", 0 0, L_0x55d44ea0e570;  1 drivers
v0x55d44d1b8ea0_0 .net "a", 0 0, L_0x55d44ea0e800;  1 drivers
v0x55d44d1bed90_0 .net "b", 0 0, L_0x55d44ea0e9c0;  1 drivers
v0x55d44d1bee50_0 .net "ca", 0 0, L_0x55d44ea0e6f0;  1 drivers
v0x55d44d1be9b0_0 .net "cin", 0 0, L_0x55d44ea0eb80;  1 drivers
v0x55d44d1bbe40_0 .net "sum", 0 0, L_0x55d44ea0e3d0;  1 drivers
S_0x55d44d1c1210 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44d1f4450;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d1a40e0_0 .net "a", 3 0, L_0x55d44ea11a80;  1 drivers
v0x55d44d1a41e0_0 .net "b", 3 0, L_0x55d44ea11b20;  1 drivers
v0x55d44d1a3d00_0 .net "ca", 3 0, L_0x55d44ea11910;  1 drivers
v0x55d44d1a3dc0_0 .net "cin", 3 0, L_0x55d44ea11c10;  1 drivers
v0x55d44d1a1190_0 .net "sum", 3 0, L_0x55d44ea11870;  1 drivers
L_0x55d44ea0f830 .part L_0x55d44ea11a80, 0, 1;
L_0x55d44ea0f960 .part L_0x55d44ea11b20, 0, 1;
L_0x55d44ea0fa90 .part L_0x55d44ea11c10, 0, 1;
L_0x55d44ea100a0 .part L_0x55d44ea11a80, 1, 1;
L_0x55d44ea101d0 .part L_0x55d44ea11b20, 1, 1;
L_0x55d44ea10300 .part L_0x55d44ea11c10, 1, 1;
L_0x55d44ea10a40 .part L_0x55d44ea11a80, 2, 1;
L_0x55d44ea10b70 .part L_0x55d44ea11b20, 2, 1;
L_0x55d44ea10cf0 .part L_0x55d44ea11c10, 2, 1;
L_0x55d44ea112c0 .part L_0x55d44ea11a80, 3, 1;
L_0x55d44ea11480 .part L_0x55d44ea11b20, 3, 1;
L_0x55d44ea11640 .part L_0x55d44ea11c10, 3, 1;
L_0x55d44ea11870 .concat8 [ 1 1 1 1], L_0x55d44ea0f2d0, L_0x55d44ea0fc30, L_0x55d44ea104e0, L_0x55d44ea10e90;
L_0x55d44ea11910 .concat8 [ 1 1 1 1], L_0x55d44ea0f720, L_0x55d44ea0ff90, L_0x55d44ea10930, L_0x55d44ea111b0;
S_0x55d44d1be2c0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d1c1210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea0ed40 .functor XOR 1, L_0x55d44ea0f830, L_0x55d44ea0f960, C4<0>, C4<0>;
L_0x55d44ea0f2d0 .functor XOR 1, L_0x55d44ea0ed40, L_0x55d44ea0fa90, C4<0>, C4<0>;
L_0x55d44ea0f390 .functor AND 1, L_0x55d44ea0f830, L_0x55d44ea0f960, C4<1>, C4<1>;
L_0x55d44ea0f4a0 .functor AND 1, L_0x55d44ea0f830, L_0x55d44ea0fa90, C4<1>, C4<1>;
L_0x55d44ea0f560 .functor OR 1, L_0x55d44ea0f390, L_0x55d44ea0f4a0, C4<0>, C4<0>;
L_0x55d44ea0f670 .functor AND 1, L_0x55d44ea0fa90, L_0x55d44ea0f960, C4<1>, C4<1>;
L_0x55d44ea0f720 .functor OR 1, L_0x55d44ea0f560, L_0x55d44ea0f670, C4<0>, C4<0>;
v0x55d44d1b9f40_0 .net *"_s0", 0 0, L_0x55d44ea0ed40;  1 drivers
v0x55d44d1b9fe0_0 .net *"_s10", 0 0, L_0x55d44ea0f670;  1 drivers
v0x55d44d1bb370_0 .net *"_s4", 0 0, L_0x55d44ea0f390;  1 drivers
v0x55d44d1bb460_0 .net *"_s6", 0 0, L_0x55d44ea0f4a0;  1 drivers
v0x55d44d1b6f90_0 .net *"_s8", 0 0, L_0x55d44ea0f560;  1 drivers
v0x55d44d1b83c0_0 .net "a", 0 0, L_0x55d44ea0f830;  1 drivers
v0x55d44d1b8480_0 .net "b", 0 0, L_0x55d44ea0f960;  1 drivers
v0x55d44d1b5830_0 .net "ca", 0 0, L_0x55d44ea0f720;  1 drivers
v0x55d44d1b58d0_0 .net "cin", 0 0, L_0x55d44ea0fa90;  1 drivers
v0x55d44d1a8420_0 .net "sum", 0 0, L_0x55d44ea0f2d0;  1 drivers
S_0x55d44d19ba20 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d1c1210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea0fbc0 .functor XOR 1, L_0x55d44ea100a0, L_0x55d44ea101d0, C4<0>, C4<0>;
L_0x55d44ea0fc30 .functor XOR 1, L_0x55d44ea0fbc0, L_0x55d44ea10300, C4<0>, C4<0>;
L_0x55d44ea0fca0 .functor AND 1, L_0x55d44ea100a0, L_0x55d44ea101d0, C4<1>, C4<1>;
L_0x55d44ea0fd10 .functor AND 1, L_0x55d44ea100a0, L_0x55d44ea10300, C4<1>, C4<1>;
L_0x55d44ea0fdd0 .functor OR 1, L_0x55d44ea0fca0, L_0x55d44ea0fd10, C4<0>, C4<0>;
L_0x55d44ea0fee0 .functor AND 1, L_0x55d44ea10300, L_0x55d44ea101d0, C4<1>, C4<1>;
L_0x55d44ea0ff90 .functor OR 1, L_0x55d44ea0fdd0, L_0x55d44ea0fee0, C4<0>, C4<0>;
v0x55d44d1aaf70_0 .net *"_s0", 0 0, L_0x55d44ea0fbc0;  1 drivers
v0x55d44d1b3980_0 .net *"_s10", 0 0, L_0x55d44ea0fee0;  1 drivers
v0x55d44d1b3a60_0 .net *"_s4", 0 0, L_0x55d44ea0fca0;  1 drivers
v0x55d44d1b35a0_0 .net *"_s6", 0 0, L_0x55d44ea0fd10;  1 drivers
v0x55d44d1b3680_0 .net *"_s8", 0 0, L_0x55d44ea0fdd0;  1 drivers
v0x55d44d1aaad0_0 .net "a", 0 0, L_0x55d44ea100a0;  1 drivers
v0x55d44d1aab90_0 .net "b", 0 0, L_0x55d44ea101d0;  1 drivers
v0x55d44d1b0a30_0 .net "ca", 0 0, L_0x55d44ea0ff90;  1 drivers
v0x55d44d1b0ad0_0 .net "cin", 0 0, L_0x55d44ea10300;  1 drivers
v0x55d44d1b0700_0 .net "sum", 0 0, L_0x55d44ea0fc30;  1 drivers
S_0x55d44d1adae0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d1c1210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea10470 .functor XOR 1, L_0x55d44ea10a40, L_0x55d44ea10b70, C4<0>, C4<0>;
L_0x55d44ea104e0 .functor XOR 1, L_0x55d44ea10470, L_0x55d44ea10cf0, C4<0>, C4<0>;
L_0x55d44ea105a0 .functor AND 1, L_0x55d44ea10a40, L_0x55d44ea10b70, C4<1>, C4<1>;
L_0x55d44ea106b0 .functor AND 1, L_0x55d44ea10a40, L_0x55d44ea10cf0, C4<1>, C4<1>;
L_0x55d44ea10770 .functor OR 1, L_0x55d44ea105a0, L_0x55d44ea106b0, C4<0>, C4<0>;
L_0x55d44ea10880 .functor AND 1, L_0x55d44ea10cf0, L_0x55d44ea10b70, C4<1>, C4<1>;
L_0x55d44ea10930 .functor OR 1, L_0x55d44ea10770, L_0x55d44ea10880, C4<0>, C4<0>;
v0x55d44d1ad7b0_0 .net *"_s0", 0 0, L_0x55d44ea10470;  1 drivers
v0x55d44d1aa750_0 .net *"_s10", 0 0, L_0x55d44ea10880;  1 drivers
v0x55d44d1aa830_0 .net *"_s4", 0 0, L_0x55d44ea105a0;  1 drivers
v0x55d44d1b1a80_0 .net *"_s6", 0 0, L_0x55d44ea106b0;  1 drivers
v0x55d44d1b1b60_0 .net *"_s8", 0 0, L_0x55d44ea10770;  1 drivers
v0x55d44d1b2f20_0 .net "a", 0 0, L_0x55d44ea10a40;  1 drivers
v0x55d44d1aeb30_0 .net "b", 0 0, L_0x55d44ea10b70;  1 drivers
v0x55d44d1aebf0_0 .net "ca", 0 0, L_0x55d44ea10930;  1 drivers
v0x55d44d1aff60_0 .net "cin", 0 0, L_0x55d44ea10cf0;  1 drivers
v0x55d44d1abbe0_0 .net "sum", 0 0, L_0x55d44ea104e0;  1 drivers
S_0x55d44d1ad010 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d1c1210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea10e20 .functor XOR 1, L_0x55d44ea112c0, L_0x55d44ea11480, C4<0>, C4<0>;
L_0x55d44ea10e90 .functor XOR 1, L_0x55d44ea10e20, L_0x55d44ea11640, C4<0>, C4<0>;
L_0x55d44ea10f00 .functor AND 1, L_0x55d44ea112c0, L_0x55d44ea11480, C4<1>, C4<1>;
L_0x55d44ea10f70 .functor AND 1, L_0x55d44ea112c0, L_0x55d44ea11640, C4<1>, C4<1>;
L_0x55d44ea11030 .functor OR 1, L_0x55d44ea10f00, L_0x55d44ea10f70, C4<0>, C4<0>;
L_0x55d44ea11140 .functor AND 1, L_0x55d44ea11640, L_0x55d44ea11480, C4<1>, C4<1>;
L_0x55d44ea111b0 .functor OR 1, L_0x55d44ea11030, L_0x55d44ea11140, C4<0>, C4<0>;
v0x55d44d1a8d50_0 .net *"_s0", 0 0, L_0x55d44ea10e20;  1 drivers
v0x55d44d1aa060_0 .net *"_s10", 0 0, L_0x55d44ea11140;  1 drivers
v0x55d44d1aa140_0 .net *"_s4", 0 0, L_0x55d44ea10f00;  1 drivers
v0x55d44d19e5a0_0 .net *"_s6", 0 0, L_0x55d44ea10f70;  1 drivers
v0x55d44d19e680_0 .net *"_s8", 0 0, L_0x55d44ea11030;  1 drivers
v0x55d44d1a7030_0 .net "a", 0 0, L_0x55d44ea112c0;  1 drivers
v0x55d44d1a70f0_0 .net "b", 0 0, L_0x55d44ea11480;  1 drivers
v0x55d44d1a6c50_0 .net "ca", 0 0, L_0x55d44ea111b0;  1 drivers
v0x55d44d1a6cf0_0 .net "cin", 0 0, L_0x55d44ea11640;  1 drivers
v0x55d44d19e230_0 .net "sum", 0 0, L_0x55d44ea10e90;  1 drivers
S_0x55d44d1a0db0 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44d1f4450;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d18a970_0 .net "a", 3 0, L_0x55d44ea14420;  1 drivers
v0x55d44d18aa70_0 .net "b", 3 0, L_0x55d44ea14550;  1 drivers
v0x55d44d187e00_0 .net "ca", 3 0, L_0x55d44ea142b0;  1 drivers
v0x55d44d187ec0_0 .net "cin", 3 0, L_0x55d44ea14680;  1 drivers
v0x55d44d187a20_0 .net "sum", 3 0, L_0x55d44ea14210;  1 drivers
L_0x55d44ea121d0 .part L_0x55d44ea14420, 0, 1;
L_0x55d44ea12300 .part L_0x55d44ea14550, 0, 1;
L_0x55d44ea12430 .part L_0x55d44ea14680, 0, 1;
L_0x55d44ea12a40 .part L_0x55d44ea14420, 1, 1;
L_0x55d44ea12b70 .part L_0x55d44ea14550, 1, 1;
L_0x55d44ea12ca0 .part L_0x55d44ea14680, 1, 1;
L_0x55d44ea133e0 .part L_0x55d44ea14420, 2, 1;
L_0x55d44ea13510 .part L_0x55d44ea14550, 2, 1;
L_0x55d44ea13690 .part L_0x55d44ea14680, 2, 1;
L_0x55d44ea13c60 .part L_0x55d44ea14420, 3, 1;
L_0x55d44ea13e20 .part L_0x55d44ea14550, 3, 1;
L_0x55d44ea13fe0 .part L_0x55d44ea14680, 3, 1;
L_0x55d44ea14210 .concat8 [ 1 1 1 1], L_0x55d44ea11cb0, L_0x55d44ea125d0, L_0x55d44ea12e80, L_0x55d44ea13830;
L_0x55d44ea142b0 .concat8 [ 1 1 1 1], L_0x55d44ea120c0, L_0x55d44ea12930, L_0x55d44ea132d0, L_0x55d44ea13b50;
S_0x55d44d1a5130 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d1a0db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea11800 .functor XOR 1, L_0x55d44ea121d0, L_0x55d44ea12300, C4<0>, C4<0>;
L_0x55d44ea11cb0 .functor XOR 1, L_0x55d44ea11800, L_0x55d44ea12430, C4<0>, C4<0>;
L_0x55d44ea11d70 .functor AND 1, L_0x55d44ea121d0, L_0x55d44ea12300, C4<1>, C4<1>;
L_0x55d44ea11e80 .functor AND 1, L_0x55d44ea121d0, L_0x55d44ea12430, C4<1>, C4<1>;
L_0x55d44ea11f40 .functor OR 1, L_0x55d44ea11d70, L_0x55d44ea11e80, C4<0>, C4<0>;
L_0x55d44ea12050 .functor AND 1, L_0x55d44ea12430, L_0x55d44ea12300, C4<1>, C4<1>;
L_0x55d44ea120c0 .functor OR 1, L_0x55d44ea11f40, L_0x55d44ea12050, C4<0>, C4<0>;
v0x55d44d1a65e0_0 .net *"_s0", 0 0, L_0x55d44ea11800;  1 drivers
v0x55d44d1a21e0_0 .net *"_s10", 0 0, L_0x55d44ea12050;  1 drivers
v0x55d44d1a22c0_0 .net *"_s4", 0 0, L_0x55d44ea11d70;  1 drivers
v0x55d44d1a3610_0 .net *"_s6", 0 0, L_0x55d44ea11e80;  1 drivers
v0x55d44d1a36f0_0 .net *"_s8", 0 0, L_0x55d44ea11f40;  1 drivers
v0x55d44d19f290_0 .net "a", 0 0, L_0x55d44ea121d0;  1 drivers
v0x55d44d19f330_0 .net "b", 0 0, L_0x55d44ea12300;  1 drivers
v0x55d44d1a06c0_0 .net "ca", 0 0, L_0x55d44ea120c0;  1 drivers
v0x55d44d1a0780_0 .net "cin", 0 0, L_0x55d44ea12430;  1 drivers
v0x55d44d19c430_0 .net "sum", 0 0, L_0x55d44ea11cb0;  1 drivers
S_0x55d44d19d730 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d1a0db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea12560 .functor XOR 1, L_0x55d44ea12a40, L_0x55d44ea12b70, C4<0>, C4<0>;
L_0x55d44ea125d0 .functor XOR 1, L_0x55d44ea12560, L_0x55d44ea12ca0, C4<0>, C4<0>;
L_0x55d44ea12640 .functor AND 1, L_0x55d44ea12a40, L_0x55d44ea12b70, C4<1>, C4<1>;
L_0x55d44ea126b0 .functor AND 1, L_0x55d44ea12a40, L_0x55d44ea12ca0, C4<1>, C4<1>;
L_0x55d44ea12770 .functor OR 1, L_0x55d44ea12640, L_0x55d44ea126b0, C4<0>, C4<0>;
L_0x55d44ea12880 .functor AND 1, L_0x55d44ea12ca0, L_0x55d44ea12b70, C4<1>, C4<1>;
L_0x55d44ea12930 .functor OR 1, L_0x55d44ea12770, L_0x55d44ea12880, C4<0>, C4<0>;
v0x55d44d191cf0_0 .net *"_s0", 0 0, L_0x55d44ea12560;  1 drivers
v0x55d44d19a6e0_0 .net *"_s10", 0 0, L_0x55d44ea12880;  1 drivers
v0x55d44d19a7a0_0 .net *"_s4", 0 0, L_0x55d44ea12640;  1 drivers
v0x55d44d19a320_0 .net *"_s6", 0 0, L_0x55d44ea126b0;  1 drivers
v0x55d44d19a400_0 .net *"_s8", 0 0, L_0x55d44ea12770;  1 drivers
v0x55d44d1918c0_0 .net "a", 0 0, L_0x55d44ea12a40;  1 drivers
v0x55d44d197790_0 .net "b", 0 0, L_0x55d44ea12b70;  1 drivers
v0x55d44d197850_0 .net "ca", 0 0, L_0x55d44ea12930;  1 drivers
v0x55d44d1973b0_0 .net "cin", 0 0, L_0x55d44ea12ca0;  1 drivers
v0x55d44d194840_0 .net "sum", 0 0, L_0x55d44ea125d0;  1 drivers
S_0x55d44d194460 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d1a0db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea12e10 .functor XOR 1, L_0x55d44ea133e0, L_0x55d44ea13510, C4<0>, C4<0>;
L_0x55d44ea12e80 .functor XOR 1, L_0x55d44ea12e10, L_0x55d44ea13690, C4<0>, C4<0>;
L_0x55d44ea12f40 .functor AND 1, L_0x55d44ea133e0, L_0x55d44ea13510, C4<1>, C4<1>;
L_0x55d44ea13050 .functor AND 1, L_0x55d44ea133e0, L_0x55d44ea13690, C4<1>, C4<1>;
L_0x55d44ea13110 .functor OR 1, L_0x55d44ea12f40, L_0x55d44ea13050, C4<0>, C4<0>;
L_0x55d44ea13220 .functor AND 1, L_0x55d44ea13690, L_0x55d44ea13510, C4<1>, C4<1>;
L_0x55d44ea132d0 .functor OR 1, L_0x55d44ea13110, L_0x55d44ea13220, C4<0>, C4<0>;
v0x55d44d191530_0 .net *"_s0", 0 0, L_0x55d44ea12e10;  1 drivers
v0x55d44d1987e0_0 .net *"_s10", 0 0, L_0x55d44ea13220;  1 drivers
v0x55d44d1988c0_0 .net *"_s4", 0 0, L_0x55d44ea12f40;  1 drivers
v0x55d44d199c10_0 .net *"_s6", 0 0, L_0x55d44ea13050;  1 drivers
v0x55d44d199cf0_0 .net *"_s8", 0 0, L_0x55d44ea13110;  1 drivers
v0x55d44d195890_0 .net "a", 0 0, L_0x55d44ea133e0;  1 drivers
v0x55d44d195950_0 .net "b", 0 0, L_0x55d44ea13510;  1 drivers
v0x55d44d196cc0_0 .net "ca", 0 0, L_0x55d44ea132d0;  1 drivers
v0x55d44d196d60_0 .net "cin", 0 0, L_0x55d44ea13690;  1 drivers
v0x55d44d1929f0_0 .net "sum", 0 0, L_0x55d44ea12e80;  1 drivers
S_0x55d44d193d70 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d1a0db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea137c0 .functor XOR 1, L_0x55d44ea13c60, L_0x55d44ea13e20, C4<0>, C4<0>;
L_0x55d44ea13830 .functor XOR 1, L_0x55d44ea137c0, L_0x55d44ea13fe0, C4<0>, C4<0>;
L_0x55d44ea138a0 .functor AND 1, L_0x55d44ea13c60, L_0x55d44ea13e20, C4<1>, C4<1>;
L_0x55d44ea13910 .functor AND 1, L_0x55d44ea13c60, L_0x55d44ea13fe0, C4<1>, C4<1>;
L_0x55d44ea139d0 .functor OR 1, L_0x55d44ea138a0, L_0x55d44ea13910, C4<0>, C4<0>;
L_0x55d44ea13ae0 .functor AND 1, L_0x55d44ea13fe0, L_0x55d44ea13e20, C4<1>, C4<1>;
L_0x55d44ea13b50 .functor OR 1, L_0x55d44ea139d0, L_0x55d44ea13ae0, C4<0>, C4<0>;
v0x55d44d18fab0_0 .net *"_s0", 0 0, L_0x55d44ea137c0;  1 drivers
v0x55d44d190dc0_0 .net *"_s10", 0 0, L_0x55d44ea13ae0;  1 drivers
v0x55d44d190ea0_0 .net *"_s4", 0 0, L_0x55d44ea138a0;  1 drivers
v0x55d44d185210_0 .net *"_s6", 0 0, L_0x55d44ea13910;  1 drivers
v0x55d44d1852f0_0 .net *"_s8", 0 0, L_0x55d44ea139d0;  1 drivers
v0x55d44d18dd10_0 .net "a", 0 0, L_0x55d44ea13c60;  1 drivers
v0x55d44d18d8c0_0 .net "b", 0 0, L_0x55d44ea13e20;  1 drivers
v0x55d44d18d980_0 .net "ca", 0 0, L_0x55d44ea13b50;  1 drivers
v0x55d44d184df0_0 .net "cin", 0 0, L_0x55d44ea13fe0;  1 drivers
v0x55d44d18ad50_0 .net "sum", 0 0, L_0x55d44ea13830;  1 drivers
S_0x55d44d180740 .scope module, "a_5" "three_fam" 3 41, 10 3 0, S_0x55d44de3e860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 195 "sum"
    .port_info 1 /OUTPUT 195 "ca"
    .port_info 2 /INPUT 325 "s"
    .port_info 3 /INPUT 260 "c"
v0x55d44d9f70b0_0 .net "c", 259 0, L_0x55d44ea9ba20;  1 drivers
v0x55d44d9f7190_0 .net "ca", 194 0, L_0x55d44ea9b840;  1 drivers
v0x55d44d9ed6b0_0 .net "s", 324 0, L_0x55d44ea9b980;  1 drivers
v0x55d44d9ed7b0_0 .net "sum", 194 0, L_0x55d44ea9b750;  1 drivers
L_0x55d44ea42390 .part L_0x55d44ea9b980, 0, 65;
L_0x55d44ea42430 .part L_0x55d44ea9b980, 65, 65;
L_0x55d44ea42520 .part L_0x55d44ea9ba20, 0, 65;
L_0x55d44ea6e860 .part L_0x55d44ea9ba20, 65, 65;
L_0x55d44ea6e950 .part L_0x55d44ea9b980, 130, 65;
L_0x55d44ea6e9f0 .part L_0x55d44ea9ba20, 130, 65;
L_0x55d44ea9b400 .part L_0x55d44ea9b980, 195, 65;
L_0x55d44ea9b530 .part L_0x55d44ea9b980, 260, 65;
L_0x55d44ea9b620 .part L_0x55d44ea9ba20, 195, 65;
L_0x55d44ea9b750 .concat8 [ 65 65 65 0], L_0x55d44ea42020, L_0x55d44ea6e4f0, L_0x55d44ea9b090;
L_0x55d44ea9b840 .concat8 [ 65 65 65 0], L_0x55d44ea421b0, L_0x55d44ea6e680, L_0x55d44ea9b220;
S_0x55d44d177890 .scope module, "a_0" "sixtyBitAdder" 10 10, 5 3 0, S_0x55d44d180740;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f865d7137b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44cfd0bd0_0 .net/2u *"_s2", 0 0, L_0x7f865d7137b0;  1 drivers
L_0x7f865d7137f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44cfd0cd0_0 .net/2u *"_s6", 0 0, L_0x7f865d7137f8;  1 drivers
v0x55d44cfd0810_0 .net "a", 64 0, L_0x55d44ea42390;  1 drivers
v0x55d44cfd08f0_0 .net "b", 64 0, L_0x55d44ea42430;  1 drivers
v0x55d44cfcdcc0_0 .net "ca", 64 0, L_0x55d44ea421b0;  1 drivers
v0x55d44cfcd8a0_0 .net "cin", 64 0, L_0x55d44ea42520;  1 drivers
v0x55d44cfcd980_0 .net "sum", 64 0, L_0x55d44ea42020;  1 drivers
L_0x55d44ea2bbd0 .part L_0x55d44ea42390, 0, 32;
L_0x55d44ea2bc70 .part L_0x55d44ea42430, 0, 32;
L_0x55d44ea2bd10 .part L_0x55d44ea42520, 0, 32;
L_0x55d44ea41d50 .part L_0x55d44ea42390, 32, 32;
L_0x55d44ea41e40 .part L_0x55d44ea42430, 32, 32;
L_0x55d44ea41f30 .part L_0x55d44ea42520, 32, 32;
L_0x55d44ea42020 .concat8 [ 32 32 1 0], L_0x55d44ea2b900, L_0x55d44ea41a80, L_0x7f865d7137f8;
L_0x55d44ea421b0 .concat8 [ 1 32 32 0], L_0x7f865d7137b0, L_0x55d44ea2ba40, L_0x55d44ea41bc0;
S_0x55d44d17d410 .scope module, "FA_0" "thirtBitAdder" 5 13, 6 3 0, S_0x55d44d177890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44d0aea30_0 .net "a", 31 0, L_0x55d44ea2bbd0;  1 drivers
v0x55d44d0afe20_0 .net "b", 31 0, L_0x55d44ea2bc70;  1 drivers
v0x55d44d0aff00_0 .net "ca", 31 0, L_0x55d44ea2ba40;  1 drivers
v0x55d44d0abaa0_0 .net "cin", 31 0, L_0x55d44ea2bd10;  1 drivers
v0x55d44d0abb80_0 .net "sum", 31 0, L_0x55d44ea2b900;  1 drivers
L_0x55d44ea20ac0 .part L_0x55d44ea2bbd0, 0, 16;
L_0x55d44ea20b60 .part L_0x55d44ea2bc70, 0, 16;
L_0x55d44ea20c00 .part L_0x55d44ea2bd10, 0, 16;
L_0x55d44ea2b630 .part L_0x55d44ea2bbd0, 16, 16;
L_0x55d44ea2b720 .part L_0x55d44ea2bc70, 16, 16;
L_0x55d44ea2b810 .part L_0x55d44ea2bd10, 16, 16;
L_0x55d44ea2b900 .concat8 [ 16 16 0 0], L_0x55d44ea207c0, L_0x55d44ea2b330;
L_0x55d44ea2ba40 .concat8 [ 16 16 0 0], L_0x55d44ea20860, L_0x55d44ea2b3d0;
S_0x55d44d17a8a0 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44d17d410;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44d114840_0 .net "a", 15 0, L_0x55d44ea20ac0;  1 drivers
v0x55d44d114920_0 .net "b", 15 0, L_0x55d44ea20b60;  1 drivers
v0x55d44d111cf0_0 .net "ca", 15 0, L_0x55d44ea20860;  1 drivers
v0x55d44d111db0_0 .net "cin", 15 0, L_0x55d44ea20c00;  1 drivers
v0x55d44d111910_0 .net "sum", 15 0, L_0x55d44ea207c0;  1 drivers
L_0x55d44ea185d0 .part L_0x55d44ea20ac0, 0, 4;
L_0x55d44ea18670 .part L_0x55d44ea20b60, 0, 4;
L_0x55d44ea18710 .part L_0x55d44ea20c00, 0, 4;
L_0x55d44ea1af60 .part L_0x55d44ea20ac0, 4, 4;
L_0x55d44ea1b050 .part L_0x55d44ea20b60, 4, 4;
L_0x55d44ea1b140 .part L_0x55d44ea20c00, 4, 4;
L_0x55d44ea1da20 .part L_0x55d44ea20ac0, 8, 4;
L_0x55d44ea1dac0 .part L_0x55d44ea20b60, 8, 4;
L_0x55d44ea1dbb0 .part L_0x55d44ea20c00, 8, 4;
L_0x55d44ea203c0 .part L_0x55d44ea20ac0, 12, 4;
L_0x55d44ea204f0 .part L_0x55d44ea20b60, 12, 4;
L_0x55d44ea20620 .part L_0x55d44ea20c00, 12, 4;
L_0x55d44ea207c0 .concat8 [ 4 4 4 4], L_0x55d44ea183c0, L_0x55d44ea1ad50, L_0x55d44ea1d810, L_0x55d44ea201b0;
L_0x55d44ea20860 .concat8 [ 4 4 4 4], L_0x55d44ea18460, L_0x55d44ea1adf0, L_0x55d44ea1d8b0, L_0x55d44ea20250;
S_0x55d44d177510 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44d17a8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d164170_0 .net "a", 3 0, L_0x55d44ea185d0;  1 drivers
v0x55d44d164270_0 .net "b", 3 0, L_0x55d44ea18670;  1 drivers
v0x55d44d161600_0 .net "ca", 3 0, L_0x55d44ea18460;  1 drivers
v0x55d44d1616c0_0 .net "cin", 3 0, L_0x55d44ea18710;  1 drivers
v0x55d44d161220_0 .net "sum", 3 0, L_0x55d44ea183c0;  1 drivers
L_0x55d44ea163c0 .part L_0x55d44ea185d0, 0, 1;
L_0x55d44ea164f0 .part L_0x55d44ea18670, 0, 1;
L_0x55d44ea16620 .part L_0x55d44ea18710, 0, 1;
L_0x55d44ea16bf0 .part L_0x55d44ea185d0, 1, 1;
L_0x55d44ea16d20 .part L_0x55d44ea18670, 1, 1;
L_0x55d44ea16e50 .part L_0x55d44ea18710, 1, 1;
L_0x55d44ea17590 .part L_0x55d44ea185d0, 2, 1;
L_0x55d44ea176c0 .part L_0x55d44ea18670, 2, 1;
L_0x55d44ea17840 .part L_0x55d44ea18710, 2, 1;
L_0x55d44ea17e10 .part L_0x55d44ea185d0, 3, 1;
L_0x55d44ea17fd0 .part L_0x55d44ea18670, 3, 1;
L_0x55d44ea18190 .part L_0x55d44ea18710, 3, 1;
L_0x55d44ea183c0 .concat8 [ 1 1 1 1], L_0x55d44ea141a0, L_0x55d44ea167c0, L_0x55d44ea17030, L_0x55d44ea179e0;
L_0x55d44ea18460 .concat8 [ 1 1 1 1], L_0x55d44ea162b0, L_0x55d44ea16ae0, L_0x55d44ea17480, L_0x55d44ea17d00;
S_0x55d44d17fc70 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d177510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea147b0 .functor XOR 1, L_0x55d44ea163c0, L_0x55d44ea164f0, C4<0>, C4<0>;
L_0x55d44ea141a0 .functor XOR 1, L_0x55d44ea147b0, L_0x55d44ea16620, C4<0>, C4<0>;
L_0x55d44ea15f60 .functor AND 1, L_0x55d44ea163c0, L_0x55d44ea164f0, C4<1>, C4<1>;
L_0x55d44ea16070 .functor AND 1, L_0x55d44ea163c0, L_0x55d44ea16620, C4<1>, C4<1>;
L_0x55d44ea16130 .functor OR 1, L_0x55d44ea15f60, L_0x55d44ea16070, C4<0>, C4<0>;
L_0x55d44ea16240 .functor AND 1, L_0x55d44ea16620, L_0x55d44ea164f0, C4<1>, C4<1>;
L_0x55d44ea162b0 .functor OR 1, L_0x55d44ea16130, L_0x55d44ea16240, C4<0>, C4<0>;
v0x55d44d17b8f0_0 .net *"_s0", 0 0, L_0x55d44ea147b0;  1 drivers
v0x55d44d17b990_0 .net *"_s10", 0 0, L_0x55d44ea16240;  1 drivers
v0x55d44d17cd20_0 .net *"_s4", 0 0, L_0x55d44ea15f60;  1 drivers
v0x55d44d17cdf0_0 .net *"_s6", 0 0, L_0x55d44ea16070;  1 drivers
v0x55d44d1789a0_0 .net *"_s8", 0 0, L_0x55d44ea16130;  1 drivers
v0x55d44d178a80_0 .net "a", 0 0, L_0x55d44ea163c0;  1 drivers
v0x55d44d179dd0_0 .net "b", 0 0, L_0x55d44ea164f0;  1 drivers
v0x55d44d179e90_0 .net "ca", 0 0, L_0x55d44ea162b0;  1 drivers
v0x55d44d175a90_0 .net "cin", 0 0, L_0x55d44ea16620;  1 drivers
v0x55d44d176e20_0 .net "sum", 0 0, L_0x55d44ea141a0;  1 drivers
S_0x55d44d16b360 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d177510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea16750 .functor XOR 1, L_0x55d44ea16bf0, L_0x55d44ea16d20, C4<0>, C4<0>;
L_0x55d44ea167c0 .functor XOR 1, L_0x55d44ea16750, L_0x55d44ea16e50, C4<0>, C4<0>;
L_0x55d44ea16830 .functor AND 1, L_0x55d44ea16bf0, L_0x55d44ea16d20, C4<1>, C4<1>;
L_0x55d44ea168a0 .functor AND 1, L_0x55d44ea16bf0, L_0x55d44ea16e50, C4<1>, C4<1>;
L_0x55d44ea16960 .functor OR 1, L_0x55d44ea16830, L_0x55d44ea168a0, C4<0>, C4<0>;
L_0x55d44ea16a70 .functor AND 1, L_0x55d44ea16e50, L_0x55d44ea16d20, C4<1>, C4<1>;
L_0x55d44ea16ae0 .functor OR 1, L_0x55d44ea16960, L_0x55d44ea16a70, C4<0>, C4<0>;
v0x55d44d173e70_0 .net *"_s0", 0 0, L_0x55d44ea16750;  1 drivers
v0x55d44d173a10_0 .net *"_s10", 0 0, L_0x55d44ea16a70;  1 drivers
v0x55d44d173af0_0 .net *"_s4", 0 0, L_0x55d44ea16830;  1 drivers
v0x55d44d16af40_0 .net *"_s6", 0 0, L_0x55d44ea168a0;  1 drivers
v0x55d44d16b020_0 .net *"_s8", 0 0, L_0x55d44ea16960;  1 drivers
v0x55d44d170ea0_0 .net "a", 0 0, L_0x55d44ea16bf0;  1 drivers
v0x55d44d170f60_0 .net "b", 0 0, L_0x55d44ea16d20;  1 drivers
v0x55d44d170ac0_0 .net "ca", 0 0, L_0x55d44ea16ae0;  1 drivers
v0x55d44d170b60_0 .net "cin", 0 0, L_0x55d44ea16e50;  1 drivers
v0x55d44d16e000_0 .net "sum", 0 0, L_0x55d44ea167c0;  1 drivers
S_0x55d44d16db70 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d177510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea16fc0 .functor XOR 1, L_0x55d44ea17590, L_0x55d44ea176c0, C4<0>, C4<0>;
L_0x55d44ea17030 .functor XOR 1, L_0x55d44ea16fc0, L_0x55d44ea17840, C4<0>, C4<0>;
L_0x55d44ea170f0 .functor AND 1, L_0x55d44ea17590, L_0x55d44ea176c0, C4<1>, C4<1>;
L_0x55d44ea17200 .functor AND 1, L_0x55d44ea17590, L_0x55d44ea17840, C4<1>, C4<1>;
L_0x55d44ea172c0 .functor OR 1, L_0x55d44ea170f0, L_0x55d44ea17200, C4<0>, C4<0>;
L_0x55d44ea173d0 .functor AND 1, L_0x55d44ea17840, L_0x55d44ea176c0, C4<1>, C4<1>;
L_0x55d44ea17480 .functor OR 1, L_0x55d44ea172c0, L_0x55d44ea173d0, C4<0>, C4<0>;
v0x55d44d16ac70_0 .net *"_s0", 0 0, L_0x55d44ea16fc0;  1 drivers
v0x55d44d171ef0_0 .net *"_s10", 0 0, L_0x55d44ea173d0;  1 drivers
v0x55d44d171fd0_0 .net *"_s4", 0 0, L_0x55d44ea170f0;  1 drivers
v0x55d44d173320_0 .net *"_s6", 0 0, L_0x55d44ea17200;  1 drivers
v0x55d44d173400_0 .net *"_s8", 0 0, L_0x55d44ea172c0;  1 drivers
v0x55d44d16f010_0 .net "a", 0 0, L_0x55d44ea17590;  1 drivers
v0x55d44d1703d0_0 .net "b", 0 0, L_0x55d44ea176c0;  1 drivers
v0x55d44d170490_0 .net "ca", 0 0, L_0x55d44ea17480;  1 drivers
v0x55d44d16c050_0 .net "cin", 0 0, L_0x55d44ea17840;  1 drivers
v0x55d44d16d480_0 .net "sum", 0 0, L_0x55d44ea17030;  1 drivers
S_0x55d44d169140 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d177510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea17970 .functor XOR 1, L_0x55d44ea17e10, L_0x55d44ea17fd0, C4<0>, C4<0>;
L_0x55d44ea179e0 .functor XOR 1, L_0x55d44ea17970, L_0x55d44ea18190, C4<0>, C4<0>;
L_0x55d44ea17a50 .functor AND 1, L_0x55d44ea17e10, L_0x55d44ea17fd0, C4<1>, C4<1>;
L_0x55d44ea17ac0 .functor AND 1, L_0x55d44ea17e10, L_0x55d44ea18190, C4<1>, C4<1>;
L_0x55d44ea17b80 .functor OR 1, L_0x55d44ea17a50, L_0x55d44ea17ac0, C4<0>, C4<0>;
L_0x55d44ea17c90 .functor AND 1, L_0x55d44ea18190, L_0x55d44ea17fd0, C4<1>, C4<1>;
L_0x55d44ea17d00 .functor OR 1, L_0x55d44ea17b80, L_0x55d44ea17c90, C4<0>, C4<0>;
v0x55d44d16a550_0 .net *"_s0", 0 0, L_0x55d44ea17970;  1 drivers
v0x55d44d15ea10_0 .net *"_s10", 0 0, L_0x55d44ea17c90;  1 drivers
v0x55d44d15eaf0_0 .net *"_s4", 0 0, L_0x55d44ea17a50;  1 drivers
v0x55d44d1674a0_0 .net *"_s6", 0 0, L_0x55d44ea17ac0;  1 drivers
v0x55d44d167580_0 .net *"_s8", 0 0, L_0x55d44ea17b80;  1 drivers
v0x55d44d1670c0_0 .net "a", 0 0, L_0x55d44ea17e10;  1 drivers
v0x55d44d167180_0 .net "b", 0 0, L_0x55d44ea17fd0;  1 drivers
v0x55d44d15e5f0_0 .net "ca", 0 0, L_0x55d44ea17d00;  1 drivers
v0x55d44d15e690_0 .net "cin", 0 0, L_0x55d44ea18190;  1 drivers
v0x55d44d164600_0 .net "sum", 0 0, L_0x55d44ea179e0;  1 drivers
S_0x55d44d15e270 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44d17a8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d147e60_0 .net "a", 3 0, L_0x55d44ea1af60;  1 drivers
v0x55d44d147f60_0 .net "b", 3 0, L_0x55d44ea1b050;  1 drivers
v0x55d44d147a80_0 .net "ca", 3 0, L_0x55d44ea1adf0;  1 drivers
v0x55d44d147b40_0 .net "cin", 3 0, L_0x55d44ea1b140;  1 drivers
v0x55d44d144f10_0 .net "sum", 3 0, L_0x55d44ea1ad50;  1 drivers
L_0x55d44ea18d10 .part L_0x55d44ea1af60, 0, 1;
L_0x55d44ea18e40 .part L_0x55d44ea1b050, 0, 1;
L_0x55d44ea18f70 .part L_0x55d44ea1b140, 0, 1;
L_0x55d44ea19580 .part L_0x55d44ea1af60, 1, 1;
L_0x55d44ea196b0 .part L_0x55d44ea1b050, 1, 1;
L_0x55d44ea197e0 .part L_0x55d44ea1b140, 1, 1;
L_0x55d44ea19f20 .part L_0x55d44ea1af60, 2, 1;
L_0x55d44ea1a050 .part L_0x55d44ea1b050, 2, 1;
L_0x55d44ea1a1d0 .part L_0x55d44ea1b140, 2, 1;
L_0x55d44ea1a7a0 .part L_0x55d44ea1af60, 3, 1;
L_0x55d44ea1a960 .part L_0x55d44ea1b050, 3, 1;
L_0x55d44ea1ab20 .part L_0x55d44ea1b140, 3, 1;
L_0x55d44ea1ad50 .concat8 [ 1 1 1 1], L_0x55d44ea187b0, L_0x55d44ea19110, L_0x55d44ea199c0, L_0x55d44ea1a370;
L_0x55d44ea1adf0 .concat8 [ 1 1 1 1], L_0x55d44ea18c00, L_0x55d44ea19470, L_0x55d44ea19e10, L_0x55d44ea1a690;
S_0x55d44d1669d0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d15e270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea18350 .functor XOR 1, L_0x55d44ea18d10, L_0x55d44ea18e40, C4<0>, C4<0>;
L_0x55d44ea187b0 .functor XOR 1, L_0x55d44ea18350, L_0x55d44ea18f70, C4<0>, C4<0>;
L_0x55d44ea18870 .functor AND 1, L_0x55d44ea18d10, L_0x55d44ea18e40, C4<1>, C4<1>;
L_0x55d44ea18980 .functor AND 1, L_0x55d44ea18d10, L_0x55d44ea18f70, C4<1>, C4<1>;
L_0x55d44ea18a40 .functor OR 1, L_0x55d44ea18870, L_0x55d44ea18980, C4<0>, C4<0>;
L_0x55d44ea18b50 .functor AND 1, L_0x55d44ea18f70, L_0x55d44ea18e40, C4<1>, C4<1>;
L_0x55d44ea18c00 .functor OR 1, L_0x55d44ea18a40, L_0x55d44ea18b50, C4<0>, C4<0>;
v0x55d44d1626d0_0 .net *"_s0", 0 0, L_0x55d44ea18350;  1 drivers
v0x55d44d163a80_0 .net *"_s10", 0 0, L_0x55d44ea18b50;  1 drivers
v0x55d44d163b60_0 .net *"_s4", 0 0, L_0x55d44ea18870;  1 drivers
v0x55d44d15f700_0 .net *"_s6", 0 0, L_0x55d44ea18980;  1 drivers
v0x55d44d15f7e0_0 .net *"_s8", 0 0, L_0x55d44ea18a40;  1 drivers
v0x55d44d160b30_0 .net "a", 0 0, L_0x55d44ea18d10;  1 drivers
v0x55d44d160bd0_0 .net "b", 0 0, L_0x55d44ea18e40;  1 drivers
v0x55d44d15c7f0_0 .net "ca", 0 0, L_0x55d44ea18c00;  1 drivers
v0x55d44d15c8b0_0 .net "cin", 0 0, L_0x55d44ea18f70;  1 drivers
v0x55d44d15dc30_0 .net "sum", 0 0, L_0x55d44ea187b0;  1 drivers
S_0x55d44d151ff0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d15e270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea190a0 .functor XOR 1, L_0x55d44ea19580, L_0x55d44ea196b0, C4<0>, C4<0>;
L_0x55d44ea19110 .functor XOR 1, L_0x55d44ea190a0, L_0x55d44ea197e0, C4<0>, C4<0>;
L_0x55d44ea19180 .functor AND 1, L_0x55d44ea19580, L_0x55d44ea196b0, C4<1>, C4<1>;
L_0x55d44ea191f0 .functor AND 1, L_0x55d44ea19580, L_0x55d44ea197e0, C4<1>, C4<1>;
L_0x55d44ea192b0 .functor OR 1, L_0x55d44ea19180, L_0x55d44ea191f0, C4<0>, C4<0>;
L_0x55d44ea193c0 .functor AND 1, L_0x55d44ea197e0, L_0x55d44ea196b0, C4<1>, C4<1>;
L_0x55d44ea19470 .functor OR 1, L_0x55d44ea192b0, L_0x55d44ea193c0, C4<0>, C4<0>;
v0x55d44d15ab00_0 .net *"_s0", 0 0, L_0x55d44ea190a0;  1 drivers
v0x55d44d15a680_0 .net *"_s10", 0 0, L_0x55d44ea193c0;  1 drivers
v0x55d44d15a740_0 .net *"_s4", 0 0, L_0x55d44ea19180;  1 drivers
v0x55d44d151bd0_0 .net *"_s6", 0 0, L_0x55d44ea191f0;  1 drivers
v0x55d44d151cb0_0 .net *"_s8", 0 0, L_0x55d44ea192b0;  1 drivers
v0x55d44d157ba0_0 .net "a", 0 0, L_0x55d44ea19580;  1 drivers
v0x55d44d157730_0 .net "b", 0 0, L_0x55d44ea196b0;  1 drivers
v0x55d44d1577f0_0 .net "ca", 0 0, L_0x55d44ea19470;  1 drivers
v0x55d44d154bc0_0 .net "cin", 0 0, L_0x55d44ea197e0;  1 drivers
v0x55d44d1547e0_0 .net "sum", 0 0, L_0x55d44ea19110;  1 drivers
S_0x55d44d1517a0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d15e270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea19950 .functor XOR 1, L_0x55d44ea19f20, L_0x55d44ea1a050, C4<0>, C4<0>;
L_0x55d44ea199c0 .functor XOR 1, L_0x55d44ea19950, L_0x55d44ea1a1d0, C4<0>, C4<0>;
L_0x55d44ea19a80 .functor AND 1, L_0x55d44ea19f20, L_0x55d44ea1a050, C4<1>, C4<1>;
L_0x55d44ea19b90 .functor AND 1, L_0x55d44ea19f20, L_0x55d44ea1a1d0, C4<1>, C4<1>;
L_0x55d44ea19c50 .functor OR 1, L_0x55d44ea19a80, L_0x55d44ea19b90, C4<0>, C4<0>;
L_0x55d44ea19d60 .functor AND 1, L_0x55d44ea1a1d0, L_0x55d44ea1a050, C4<1>, C4<1>;
L_0x55d44ea19e10 .functor OR 1, L_0x55d44ea19c50, L_0x55d44ea19d60, C4<0>, C4<0>;
v0x55d44d158be0_0 .net *"_s0", 0 0, L_0x55d44ea19950;  1 drivers
v0x55d44d159f90_0 .net *"_s10", 0 0, L_0x55d44ea19d60;  1 drivers
v0x55d44d15a070_0 .net *"_s4", 0 0, L_0x55d44ea19a80;  1 drivers
v0x55d44d155c10_0 .net *"_s6", 0 0, L_0x55d44ea19b90;  1 drivers
v0x55d44d155cf0_0 .net *"_s8", 0 0, L_0x55d44ea19c50;  1 drivers
v0x55d44d157040_0 .net "a", 0 0, L_0x55d44ea19f20;  1 drivers
v0x55d44d157100_0 .net "b", 0 0, L_0x55d44ea1a050;  1 drivers
v0x55d44d152cc0_0 .net "ca", 0 0, L_0x55d44ea19e10;  1 drivers
v0x55d44d152d60_0 .net "cin", 0 0, L_0x55d44ea1a1d0;  1 drivers
v0x55d44d1541a0_0 .net "sum", 0 0, L_0x55d44ea199c0;  1 drivers
S_0x55d44d14fc80 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d15e270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea1a300 .functor XOR 1, L_0x55d44ea1a7a0, L_0x55d44ea1a960, C4<0>, C4<0>;
L_0x55d44ea1a370 .functor XOR 1, L_0x55d44ea1a300, L_0x55d44ea1ab20, C4<0>, C4<0>;
L_0x55d44ea1a3e0 .functor AND 1, L_0x55d44ea1a7a0, L_0x55d44ea1a960, C4<1>, C4<1>;
L_0x55d44ea1a450 .functor AND 1, L_0x55d44ea1a7a0, L_0x55d44ea1ab20, C4<1>, C4<1>;
L_0x55d44ea1a510 .functor OR 1, L_0x55d44ea1a3e0, L_0x55d44ea1a450, C4<0>, C4<0>;
L_0x55d44ea1a620 .functor AND 1, L_0x55d44ea1ab20, L_0x55d44ea1a960, C4<1>, C4<1>;
L_0x55d44ea1a690 .functor OR 1, L_0x55d44ea1a510, L_0x55d44ea1a620, C4<0>, C4<0>;
v0x55d44d151130_0 .net *"_s0", 0 0, L_0x55d44ea1a300;  1 drivers
v0x55d44d13f7a0_0 .net *"_s10", 0 0, L_0x55d44ea1a620;  1 drivers
v0x55d44d13f880_0 .net *"_s4", 0 0, L_0x55d44ea1a3e0;  1 drivers
v0x55d44d132e50_0 .net *"_s6", 0 0, L_0x55d44ea1a450;  1 drivers
v0x55d44d132f30_0 .net *"_s8", 0 0, L_0x55d44ea1a510;  1 drivers
v0x55d44d142390_0 .net "a", 0 0, L_0x55d44ea1a7a0;  1 drivers
v0x55d44d14adb0_0 .net "b", 0 0, L_0x55d44ea1a960;  1 drivers
v0x55d44d14ae70_0 .net "ca", 0 0, L_0x55d44ea1a690;  1 drivers
v0x55d44d14a9d0_0 .net "cin", 0 0, L_0x55d44ea1ab20;  1 drivers
v0x55d44d141f00_0 .net "sum", 0 0, L_0x55d44ea1a370;  1 drivers
S_0x55d44d144b30 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44d17a8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d12ebc0_0 .net "a", 3 0, L_0x55d44ea1da20;  1 drivers
v0x55d44d12ecc0_0 .net "b", 3 0, L_0x55d44ea1dac0;  1 drivers
v0x55d44d12e7e0_0 .net "ca", 3 0, L_0x55d44ea1d8b0;  1 drivers
v0x55d44d12e8a0_0 .net "cin", 3 0, L_0x55d44ea1dbb0;  1 drivers
v0x55d44d12bc70_0 .net "sum", 3 0, L_0x55d44ea1d810;  1 drivers
L_0x55d44ea1b7d0 .part L_0x55d44ea1da20, 0, 1;
L_0x55d44ea1b900 .part L_0x55d44ea1dac0, 0, 1;
L_0x55d44ea1ba30 .part L_0x55d44ea1dbb0, 0, 1;
L_0x55d44ea1c040 .part L_0x55d44ea1da20, 1, 1;
L_0x55d44ea1c170 .part L_0x55d44ea1dac0, 1, 1;
L_0x55d44ea1c2a0 .part L_0x55d44ea1dbb0, 1, 1;
L_0x55d44ea1c9e0 .part L_0x55d44ea1da20, 2, 1;
L_0x55d44ea1cb10 .part L_0x55d44ea1dac0, 2, 1;
L_0x55d44ea1cc90 .part L_0x55d44ea1dbb0, 2, 1;
L_0x55d44ea1d260 .part L_0x55d44ea1da20, 3, 1;
L_0x55d44ea1d420 .part L_0x55d44ea1dac0, 3, 1;
L_0x55d44ea1d5e0 .part L_0x55d44ea1dbb0, 3, 1;
L_0x55d44ea1d810 .concat8 [ 1 1 1 1], L_0x55d44ea1b270, L_0x55d44ea1bbd0, L_0x55d44ea1c480, L_0x55d44ea1ce30;
L_0x55d44ea1d8b0 .concat8 [ 1 1 1 1], L_0x55d44ea1b6c0, L_0x55d44ea1bf30, L_0x55d44ea1c8d0, L_0x55d44ea1d150;
S_0x55d44d148eb0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d144b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea1ace0 .functor XOR 1, L_0x55d44ea1b7d0, L_0x55d44ea1b900, C4<0>, C4<0>;
L_0x55d44ea1b270 .functor XOR 1, L_0x55d44ea1ace0, L_0x55d44ea1ba30, C4<0>, C4<0>;
L_0x55d44ea1b330 .functor AND 1, L_0x55d44ea1b7d0, L_0x55d44ea1b900, C4<1>, C4<1>;
L_0x55d44ea1b440 .functor AND 1, L_0x55d44ea1b7d0, L_0x55d44ea1ba30, C4<1>, C4<1>;
L_0x55d44ea1b500 .functor OR 1, L_0x55d44ea1b330, L_0x55d44ea1b440, C4<0>, C4<0>;
L_0x55d44ea1b610 .functor AND 1, L_0x55d44ea1ba30, L_0x55d44ea1b900, C4<1>, C4<1>;
L_0x55d44ea1b6c0 .functor OR 1, L_0x55d44ea1b500, L_0x55d44ea1b610, C4<0>, C4<0>;
v0x55d44d14a2e0_0 .net *"_s0", 0 0, L_0x55d44ea1ace0;  1 drivers
v0x55d44d14a380_0 .net *"_s10", 0 0, L_0x55d44ea1b610;  1 drivers
v0x55d44d145f60_0 .net *"_s4", 0 0, L_0x55d44ea1b330;  1 drivers
v0x55d44d146050_0 .net *"_s6", 0 0, L_0x55d44ea1b440;  1 drivers
v0x55d44d147390_0 .net *"_s8", 0 0, L_0x55d44ea1b500;  1 drivers
v0x55d44d143010_0 .net "a", 0 0, L_0x55d44ea1b7d0;  1 drivers
v0x55d44d1430d0_0 .net "b", 0 0, L_0x55d44ea1b900;  1 drivers
v0x55d44d144440_0 .net "ca", 0 0, L_0x55d44ea1b6c0;  1 drivers
v0x55d44d1444e0_0 .net "cin", 0 0, L_0x55d44ea1ba30;  1 drivers
v0x55d44d1401b0_0 .net "sum", 0 0, L_0x55d44ea1b270;  1 drivers
S_0x55d44d141490 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d144b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea1bb60 .functor XOR 1, L_0x55d44ea1c040, L_0x55d44ea1c170, C4<0>, C4<0>;
L_0x55d44ea1bbd0 .functor XOR 1, L_0x55d44ea1bb60, L_0x55d44ea1c2a0, C4<0>, C4<0>;
L_0x55d44ea1bc40 .functor AND 1, L_0x55d44ea1c040, L_0x55d44ea1c170, C4<1>, C4<1>;
L_0x55d44ea1bcb0 .functor AND 1, L_0x55d44ea1c040, L_0x55d44ea1c2a0, C4<1>, C4<1>;
L_0x55d44ea1bd70 .functor OR 1, L_0x55d44ea1bc40, L_0x55d44ea1bcb0, C4<0>, C4<0>;
L_0x55d44ea1be80 .functor AND 1, L_0x55d44ea1c2a0, L_0x55d44ea1c170, C4<1>, C4<1>;
L_0x55d44ea1bf30 .functor OR 1, L_0x55d44ea1bd70, L_0x55d44ea1be80, C4<0>, C4<0>;
v0x55d44d135a50_0 .net *"_s0", 0 0, L_0x55d44ea1bb60;  1 drivers
v0x55d44d13e460_0 .net *"_s10", 0 0, L_0x55d44ea1be80;  1 drivers
v0x55d44d13e540_0 .net *"_s4", 0 0, L_0x55d44ea1bc40;  1 drivers
v0x55d44d13e080_0 .net *"_s6", 0 0, L_0x55d44ea1bcb0;  1 drivers
v0x55d44d13e160_0 .net *"_s8", 0 0, L_0x55d44ea1bd70;  1 drivers
v0x55d44d1355b0_0 .net "a", 0 0, L_0x55d44ea1c040;  1 drivers
v0x55d44d135670_0 .net "b", 0 0, L_0x55d44ea1c170;  1 drivers
v0x55d44d13b510_0 .net "ca", 0 0, L_0x55d44ea1bf30;  1 drivers
v0x55d44d13b5b0_0 .net "cin", 0 0, L_0x55d44ea1c2a0;  1 drivers
v0x55d44d13b1e0_0 .net "sum", 0 0, L_0x55d44ea1bbd0;  1 drivers
S_0x55d44d1385c0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d144b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea1c410 .functor XOR 1, L_0x55d44ea1c9e0, L_0x55d44ea1cb10, C4<0>, C4<0>;
L_0x55d44ea1c480 .functor XOR 1, L_0x55d44ea1c410, L_0x55d44ea1cc90, C4<0>, C4<0>;
L_0x55d44ea1c540 .functor AND 1, L_0x55d44ea1c9e0, L_0x55d44ea1cb10, C4<1>, C4<1>;
L_0x55d44ea1c650 .functor AND 1, L_0x55d44ea1c9e0, L_0x55d44ea1cc90, C4<1>, C4<1>;
L_0x55d44ea1c710 .functor OR 1, L_0x55d44ea1c540, L_0x55d44ea1c650, C4<0>, C4<0>;
L_0x55d44ea1c820 .functor AND 1, L_0x55d44ea1cc90, L_0x55d44ea1cb10, C4<1>, C4<1>;
L_0x55d44ea1c8d0 .functor OR 1, L_0x55d44ea1c710, L_0x55d44ea1c820, C4<0>, C4<0>;
v0x55d44d138290_0 .net *"_s0", 0 0, L_0x55d44ea1c410;  1 drivers
v0x55d44d135230_0 .net *"_s10", 0 0, L_0x55d44ea1c820;  1 drivers
v0x55d44d135310_0 .net *"_s4", 0 0, L_0x55d44ea1c540;  1 drivers
v0x55d44d13c560_0 .net *"_s6", 0 0, L_0x55d44ea1c650;  1 drivers
v0x55d44d13c640_0 .net *"_s8", 0 0, L_0x55d44ea1c710;  1 drivers
v0x55d44d13da00_0 .net "a", 0 0, L_0x55d44ea1c9e0;  1 drivers
v0x55d44d139610_0 .net "b", 0 0, L_0x55d44ea1cb10;  1 drivers
v0x55d44d1396d0_0 .net "ca", 0 0, L_0x55d44ea1c8d0;  1 drivers
v0x55d44d13aa40_0 .net "cin", 0 0, L_0x55d44ea1cc90;  1 drivers
v0x55d44d1366c0_0 .net "sum", 0 0, L_0x55d44ea1c480;  1 drivers
S_0x55d44d137af0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d144b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea1cdc0 .functor XOR 1, L_0x55d44ea1d260, L_0x55d44ea1d420, C4<0>, C4<0>;
L_0x55d44ea1ce30 .functor XOR 1, L_0x55d44ea1cdc0, L_0x55d44ea1d5e0, C4<0>, C4<0>;
L_0x55d44ea1cea0 .functor AND 1, L_0x55d44ea1d260, L_0x55d44ea1d420, C4<1>, C4<1>;
L_0x55d44ea1cf10 .functor AND 1, L_0x55d44ea1d260, L_0x55d44ea1d5e0, C4<1>, C4<1>;
L_0x55d44ea1cfd0 .functor OR 1, L_0x55d44ea1cea0, L_0x55d44ea1cf10, C4<0>, C4<0>;
L_0x55d44ea1d0e0 .functor AND 1, L_0x55d44ea1d5e0, L_0x55d44ea1d420, C4<1>, C4<1>;
L_0x55d44ea1d150 .functor OR 1, L_0x55d44ea1cfd0, L_0x55d44ea1d0e0, C4<0>, C4<0>;
v0x55d44d133830_0 .net *"_s0", 0 0, L_0x55d44ea1cdc0;  1 drivers
v0x55d44d134b40_0 .net *"_s10", 0 0, L_0x55d44ea1d0e0;  1 drivers
v0x55d44d134c20_0 .net *"_s4", 0 0, L_0x55d44ea1cea0;  1 drivers
v0x55d44d129080_0 .net *"_s6", 0 0, L_0x55d44ea1cf10;  1 drivers
v0x55d44d129160_0 .net *"_s8", 0 0, L_0x55d44ea1cfd0;  1 drivers
v0x55d44d131b10_0 .net "a", 0 0, L_0x55d44ea1d260;  1 drivers
v0x55d44d131bd0_0 .net "b", 0 0, L_0x55d44ea1d420;  1 drivers
v0x55d44d131730_0 .net "ca", 0 0, L_0x55d44ea1d150;  1 drivers
v0x55d44d1317d0_0 .net "cin", 0 0, L_0x55d44ea1d5e0;  1 drivers
v0x55d44d128d10_0 .net "sum", 0 0, L_0x55d44ea1ce30;  1 drivers
S_0x55d44d12b890 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44d17a8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d117790_0 .net "a", 3 0, L_0x55d44ea203c0;  1 drivers
v0x55d44d117890_0 .net "b", 3 0, L_0x55d44ea204f0;  1 drivers
v0x55d44d10ecc0_0 .net "ca", 3 0, L_0x55d44ea20250;  1 drivers
v0x55d44d10ed80_0 .net "cin", 3 0, L_0x55d44ea20620;  1 drivers
v0x55d44d114c20_0 .net "sum", 3 0, L_0x55d44ea201b0;  1 drivers
L_0x55d44ea1e170 .part L_0x55d44ea203c0, 0, 1;
L_0x55d44ea1e2a0 .part L_0x55d44ea204f0, 0, 1;
L_0x55d44ea1e3d0 .part L_0x55d44ea20620, 0, 1;
L_0x55d44ea1e9e0 .part L_0x55d44ea203c0, 1, 1;
L_0x55d44ea1eb10 .part L_0x55d44ea204f0, 1, 1;
L_0x55d44ea1ec40 .part L_0x55d44ea20620, 1, 1;
L_0x55d44ea1f380 .part L_0x55d44ea203c0, 2, 1;
L_0x55d44ea1f4b0 .part L_0x55d44ea204f0, 2, 1;
L_0x55d44ea1f630 .part L_0x55d44ea20620, 2, 1;
L_0x55d44ea1fc00 .part L_0x55d44ea203c0, 3, 1;
L_0x55d44ea1fdc0 .part L_0x55d44ea204f0, 3, 1;
L_0x55d44ea1ff80 .part L_0x55d44ea20620, 3, 1;
L_0x55d44ea201b0 .concat8 [ 1 1 1 1], L_0x55d44ea1dc50, L_0x55d44ea1e570, L_0x55d44ea1ee20, L_0x55d44ea1f7d0;
L_0x55d44ea20250 .concat8 [ 1 1 1 1], L_0x55d44ea1e060, L_0x55d44ea1e8d0, L_0x55d44ea1f270, L_0x55d44ea1faf0;
S_0x55d44d12fc10 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d12b890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea1d7a0 .functor XOR 1, L_0x55d44ea1e170, L_0x55d44ea1e2a0, C4<0>, C4<0>;
L_0x55d44ea1dc50 .functor XOR 1, L_0x55d44ea1d7a0, L_0x55d44ea1e3d0, C4<0>, C4<0>;
L_0x55d44ea1dd10 .functor AND 1, L_0x55d44ea1e170, L_0x55d44ea1e2a0, C4<1>, C4<1>;
L_0x55d44ea1de20 .functor AND 1, L_0x55d44ea1e170, L_0x55d44ea1e3d0, C4<1>, C4<1>;
L_0x55d44ea1dee0 .functor OR 1, L_0x55d44ea1dd10, L_0x55d44ea1de20, C4<0>, C4<0>;
L_0x55d44ea1dff0 .functor AND 1, L_0x55d44ea1e3d0, L_0x55d44ea1e2a0, C4<1>, C4<1>;
L_0x55d44ea1e060 .functor OR 1, L_0x55d44ea1dee0, L_0x55d44ea1dff0, C4<0>, C4<0>;
v0x55d44d1310c0_0 .net *"_s0", 0 0, L_0x55d44ea1d7a0;  1 drivers
v0x55d44d12ccc0_0 .net *"_s10", 0 0, L_0x55d44ea1dff0;  1 drivers
v0x55d44d12cda0_0 .net *"_s4", 0 0, L_0x55d44ea1dd10;  1 drivers
v0x55d44d12e0f0_0 .net *"_s6", 0 0, L_0x55d44ea1de20;  1 drivers
v0x55d44d12e1d0_0 .net *"_s8", 0 0, L_0x55d44ea1dee0;  1 drivers
v0x55d44d129d90_0 .net "a", 0 0, L_0x55d44ea1e170;  1 drivers
v0x55d44d129e50_0 .net "b", 0 0, L_0x55d44ea1e2a0;  1 drivers
v0x55d44d12b1a0_0 .net "ca", 0 0, L_0x55d44ea1e060;  1 drivers
v0x55d44d12b260_0 .net "cin", 0 0, L_0x55d44ea1e3d0;  1 drivers
v0x55d44d126f10_0 .net "sum", 0 0, L_0x55d44ea1dc50;  1 drivers
S_0x55d44d11c640 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d12b890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea1e500 .functor XOR 1, L_0x55d44ea1e9e0, L_0x55d44ea1eb10, C4<0>, C4<0>;
L_0x55d44ea1e570 .functor XOR 1, L_0x55d44ea1e500, L_0x55d44ea1ec40, C4<0>, C4<0>;
L_0x55d44ea1e5e0 .functor AND 1, L_0x55d44ea1e9e0, L_0x55d44ea1eb10, C4<1>, C4<1>;
L_0x55d44ea1e650 .functor AND 1, L_0x55d44ea1e9e0, L_0x55d44ea1ec40, C4<1>, C4<1>;
L_0x55d44ea1e710 .functor OR 1, L_0x55d44ea1e5e0, L_0x55d44ea1e650, C4<0>, C4<0>;
L_0x55d44ea1e820 .functor AND 1, L_0x55d44ea1ec40, L_0x55d44ea1eb10, C4<1>, C4<1>;
L_0x55d44ea1e8d0 .functor OR 1, L_0x55d44ea1e710, L_0x55d44ea1e820, C4<0>, C4<0>;
v0x55d44d1250d0_0 .net *"_s0", 0 0, L_0x55d44ea1e500;  1 drivers
v0x55d44d1251b0_0 .net *"_s10", 0 0, L_0x55d44ea1e820;  1 drivers
v0x55d44d124cf0_0 .net *"_s4", 0 0, L_0x55d44ea1e5e0;  1 drivers
v0x55d44d124de0_0 .net *"_s6", 0 0, L_0x55d44ea1e650;  1 drivers
v0x55d44d11c220_0 .net *"_s8", 0 0, L_0x55d44ea1e710;  1 drivers
v0x55d44d122180_0 .net "a", 0 0, L_0x55d44ea1e9e0;  1 drivers
v0x55d44d122240_0 .net "b", 0 0, L_0x55d44ea1eb10;  1 drivers
v0x55d44d121da0_0 .net "ca", 0 0, L_0x55d44ea1e8d0;  1 drivers
v0x55d44d121e60_0 .net "cin", 0 0, L_0x55d44ea1ec40;  1 drivers
v0x55d44d11f2e0_0 .net "sum", 0 0, L_0x55d44ea1e570;  1 drivers
S_0x55d44d11ee50 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d12b890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea1edb0 .functor XOR 1, L_0x55d44ea1f380, L_0x55d44ea1f4b0, C4<0>, C4<0>;
L_0x55d44ea1ee20 .functor XOR 1, L_0x55d44ea1edb0, L_0x55d44ea1f630, C4<0>, C4<0>;
L_0x55d44ea1eee0 .functor AND 1, L_0x55d44ea1f380, L_0x55d44ea1f4b0, C4<1>, C4<1>;
L_0x55d44ea1eff0 .functor AND 1, L_0x55d44ea1f380, L_0x55d44ea1f630, C4<1>, C4<1>;
L_0x55d44ea1f0b0 .functor OR 1, L_0x55d44ea1eee0, L_0x55d44ea1eff0, C4<0>, C4<0>;
L_0x55d44ea1f1c0 .functor AND 1, L_0x55d44ea1f630, L_0x55d44ea1f4b0, C4<1>, C4<1>;
L_0x55d44ea1f270 .functor OR 1, L_0x55d44ea1f0b0, L_0x55d44ea1f1c0, C4<0>, C4<0>;
v0x55d44d11bf20_0 .net *"_s0", 0 0, L_0x55d44ea1edb0;  1 drivers
v0x55d44d1231d0_0 .net *"_s10", 0 0, L_0x55d44ea1f1c0;  1 drivers
v0x55d44d1232b0_0 .net *"_s4", 0 0, L_0x55d44ea1eee0;  1 drivers
v0x55d44d124600_0 .net *"_s6", 0 0, L_0x55d44ea1eff0;  1 drivers
v0x55d44d1246e0_0 .net *"_s8", 0 0, L_0x55d44ea1f0b0;  1 drivers
v0x55d44d1202a0_0 .net "a", 0 0, L_0x55d44ea1f380;  1 drivers
v0x55d44d120360_0 .net "b", 0 0, L_0x55d44ea1f4b0;  1 drivers
v0x55d44d1216b0_0 .net "ca", 0 0, L_0x55d44ea1f270;  1 drivers
v0x55d44d121770_0 .net "cin", 0 0, L_0x55d44ea1f630;  1 drivers
v0x55d44d11d3e0_0 .net "sum", 0 0, L_0x55d44ea1ee20;  1 drivers
S_0x55d44d11a420 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d12b890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea1f760 .functor XOR 1, L_0x55d44ea1fc00, L_0x55d44ea1fdc0, C4<0>, C4<0>;
L_0x55d44ea1f7d0 .functor XOR 1, L_0x55d44ea1f760, L_0x55d44ea1ff80, C4<0>, C4<0>;
L_0x55d44ea1f840 .functor AND 1, L_0x55d44ea1fc00, L_0x55d44ea1fdc0, C4<1>, C4<1>;
L_0x55d44ea1f8b0 .functor AND 1, L_0x55d44ea1fc00, L_0x55d44ea1ff80, C4<1>, C4<1>;
L_0x55d44ea1f970 .functor OR 1, L_0x55d44ea1f840, L_0x55d44ea1f8b0, C4<0>, C4<0>;
L_0x55d44ea1fa80 .functor AND 1, L_0x55d44ea1ff80, L_0x55d44ea1fdc0, C4<1>, C4<1>;
L_0x55d44ea1faf0 .functor OR 1, L_0x55d44ea1f970, L_0x55d44ea1fa80, C4<0>, C4<0>;
v0x55d44d11b7b0_0 .net *"_s0", 0 0, L_0x55d44ea1f760;  1 drivers
v0x55d44d11b890_0 .net *"_s10", 0 0, L_0x55d44ea1fa80;  1 drivers
v0x55d44d118eb0_0 .net *"_s4", 0 0, L_0x55d44ea1f840;  1 drivers
v0x55d44d118fa0_0 .net *"_s6", 0 0, L_0x55d44ea1f8b0;  1 drivers
v0x55d44d10c560_0 .net *"_s8", 0 0, L_0x55d44ea1f970;  1 drivers
v0x55d44d0ffc10_0 .net "a", 0 0, L_0x55d44ea1fc00;  1 drivers
v0x55d44d0ffcd0_0 .net "b", 0 0, L_0x55d44ea1fdc0;  1 drivers
v0x55d44d10f0e0_0 .net "ca", 0 0, L_0x55d44ea1faf0;  1 drivers
v0x55d44d10f180_0 .net "cin", 0 0, L_0x55d44ea1ff80;  1 drivers
v0x55d44d117c20_0 .net "sum", 0 0, L_0x55d44ea1f7d0;  1 drivers
S_0x55d44d115c70 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44d17d410;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44d0aaa50_0 .net "a", 15 0, L_0x55d44ea2b630;  1 drivers
v0x55d44d0aab50_0 .net "b", 15 0, L_0x55d44ea2b720;  1 drivers
v0x55d44d0aa670_0 .net "ca", 15 0, L_0x55d44ea2b3d0;  1 drivers
v0x55d44d0aa730_0 .net "cin", 15 0, L_0x55d44ea2b810;  1 drivers
v0x55d44d0a76c0_0 .net "sum", 15 0, L_0x55d44ea2b330;  1 drivers
L_0x55d44ea233e0 .part L_0x55d44ea2b630, 0, 4;
L_0x55d44ea23480 .part L_0x55d44ea2b720, 0, 4;
L_0x55d44ea23520 .part L_0x55d44ea2b810, 0, 4;
L_0x55d44ea25d70 .part L_0x55d44ea2b630, 4, 4;
L_0x55d44ea25e60 .part L_0x55d44ea2b720, 4, 4;
L_0x55d44ea25f50 .part L_0x55d44ea2b810, 4, 4;
L_0x55d44ea28650 .part L_0x55d44ea2b630, 8, 4;
L_0x55d44ea286f0 .part L_0x55d44ea2b720, 8, 4;
L_0x55d44ea287e0 .part L_0x55d44ea2b810, 8, 4;
L_0x55d44ea2af30 .part L_0x55d44ea2b630, 12, 4;
L_0x55d44ea2b060 .part L_0x55d44ea2b720, 12, 4;
L_0x55d44ea2b190 .part L_0x55d44ea2b810, 12, 4;
L_0x55d44ea2b330 .concat8 [ 4 4 4 4], L_0x55d44ea231d0, L_0x55d44ea25b60, L_0x55d44ea28440, L_0x55d44ea2ad20;
L_0x55d44ea2b3d0 .concat8 [ 4 4 4 4], L_0x55d44ea23270, L_0x55d44ea25c00, L_0x55d44ea284e0, L_0x55d44ea2adc0;
S_0x55d44d1170a0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44d115c70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d0f56a0_0 .net "a", 3 0, L_0x55d44ea233e0;  1 drivers
v0x55d44d0f57a0_0 .net "b", 3 0, L_0x55d44ea23480;  1 drivers
v0x55d44d0fc9d0_0 .net "ca", 3 0, L_0x55d44ea23270;  1 drivers
v0x55d44d0fca90_0 .net "cin", 3 0, L_0x55d44ea23520;  1 drivers
v0x55d44d0fde00_0 .net "sum", 3 0, L_0x55d44ea231d0;  1 drivers
L_0x55d44ea21190 .part L_0x55d44ea233e0, 0, 1;
L_0x55d44ea212c0 .part L_0x55d44ea23480, 0, 1;
L_0x55d44ea213f0 .part L_0x55d44ea23520, 0, 1;
L_0x55d44ea21a00 .part L_0x55d44ea233e0, 1, 1;
L_0x55d44ea21b30 .part L_0x55d44ea23480, 1, 1;
L_0x55d44ea21c60 .part L_0x55d44ea23520, 1, 1;
L_0x55d44ea223a0 .part L_0x55d44ea233e0, 2, 1;
L_0x55d44ea224d0 .part L_0x55d44ea23480, 2, 1;
L_0x55d44ea22650 .part L_0x55d44ea23520, 2, 1;
L_0x55d44ea22c20 .part L_0x55d44ea233e0, 3, 1;
L_0x55d44ea22de0 .part L_0x55d44ea23480, 3, 1;
L_0x55d44ea22fa0 .part L_0x55d44ea23520, 3, 1;
L_0x55d44ea231d0 .concat8 [ 1 1 1 1], L_0x55d44ea20140, L_0x55d44ea21590, L_0x55d44ea21e40, L_0x55d44ea227f0;
L_0x55d44ea23270 .concat8 [ 1 1 1 1], L_0x55d44ea21080, L_0x55d44ea218f0, L_0x55d44ea22290, L_0x55d44ea22b10;
S_0x55d44d114150 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d1170a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea20750 .functor XOR 1, L_0x55d44ea21190, L_0x55d44ea212c0, C4<0>, C4<0>;
L_0x55d44ea20140 .functor XOR 1, L_0x55d44ea20750, L_0x55d44ea213f0, C4<0>, C4<0>;
L_0x55d44ea20cf0 .functor AND 1, L_0x55d44ea21190, L_0x55d44ea212c0, C4<1>, C4<1>;
L_0x55d44ea20e00 .functor AND 1, L_0x55d44ea21190, L_0x55d44ea213f0, C4<1>, C4<1>;
L_0x55d44ea20ec0 .functor OR 1, L_0x55d44ea20cf0, L_0x55d44ea20e00, C4<0>, C4<0>;
L_0x55d44ea20fd0 .functor AND 1, L_0x55d44ea213f0, L_0x55d44ea212c0, C4<1>, C4<1>;
L_0x55d44ea21080 .functor OR 1, L_0x55d44ea20ec0, L_0x55d44ea20fd0, C4<0>, C4<0>;
v0x55d44d10fe50_0 .net *"_s0", 0 0, L_0x55d44ea20750;  1 drivers
v0x55d44d111200_0 .net *"_s10", 0 0, L_0x55d44ea20fd0;  1 drivers
v0x55d44d1112e0_0 .net *"_s4", 0 0, L_0x55d44ea20cf0;  1 drivers
v0x55d44d10cec0_0 .net *"_s6", 0 0, L_0x55d44ea20e00;  1 drivers
v0x55d44d10cfa0_0 .net *"_s8", 0 0, L_0x55d44ea20ec0;  1 drivers
v0x55d44d10e250_0 .net "a", 0 0, L_0x55d44ea21190;  1 drivers
v0x55d44d10e310_0 .net "b", 0 0, L_0x55d44ea212c0;  1 drivers
v0x55d44d102790_0 .net "ca", 0 0, L_0x55d44ea21080;  1 drivers
v0x55d44d102850_0 .net "cin", 0 0, L_0x55d44ea213f0;  1 drivers
v0x55d44d10b2d0_0 .net "sum", 0 0, L_0x55d44ea20140;  1 drivers
S_0x55d44d10ae40 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d1170a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea21520 .functor XOR 1, L_0x55d44ea21a00, L_0x55d44ea21b30, C4<0>, C4<0>;
L_0x55d44ea21590 .functor XOR 1, L_0x55d44ea21520, L_0x55d44ea21c60, C4<0>, C4<0>;
L_0x55d44ea21600 .functor AND 1, L_0x55d44ea21a00, L_0x55d44ea21b30, C4<1>, C4<1>;
L_0x55d44ea21670 .functor AND 1, L_0x55d44ea21a00, L_0x55d44ea21c60, C4<1>, C4<1>;
L_0x55d44ea21730 .functor OR 1, L_0x55d44ea21600, L_0x55d44ea21670, C4<0>, C4<0>;
L_0x55d44ea21840 .functor AND 1, L_0x55d44ea21c60, L_0x55d44ea21b30, C4<1>, C4<1>;
L_0x55d44ea218f0 .functor OR 1, L_0x55d44ea21730, L_0x55d44ea21840, C4<0>, C4<0>;
v0x55d44d1023f0_0 .net *"_s0", 0 0, L_0x55d44ea21520;  1 drivers
v0x55d44d1082d0_0 .net *"_s10", 0 0, L_0x55d44ea21840;  1 drivers
v0x55d44d1083b0_0 .net *"_s4", 0 0, L_0x55d44ea21600;  1 drivers
v0x55d44d107ef0_0 .net *"_s6", 0 0, L_0x55d44ea21670;  1 drivers
v0x55d44d107fd0_0 .net *"_s8", 0 0, L_0x55d44ea21730;  1 drivers
v0x55d44d1053f0_0 .net "a", 0 0, L_0x55d44ea21a00;  1 drivers
v0x55d44d104fa0_0 .net "b", 0 0, L_0x55d44ea21b30;  1 drivers
v0x55d44d105060_0 .net "ca", 0 0, L_0x55d44ea218f0;  1 drivers
v0x55d44d101ff0_0 .net "cin", 0 0, L_0x55d44ea21c60;  1 drivers
v0x55d44d109320_0 .net "sum", 0 0, L_0x55d44ea21590;  1 drivers
S_0x55d44d10a750 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d1170a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea21dd0 .functor XOR 1, L_0x55d44ea223a0, L_0x55d44ea224d0, C4<0>, C4<0>;
L_0x55d44ea21e40 .functor XOR 1, L_0x55d44ea21dd0, L_0x55d44ea22650, C4<0>, C4<0>;
L_0x55d44ea21f00 .functor AND 1, L_0x55d44ea223a0, L_0x55d44ea224d0, C4<1>, C4<1>;
L_0x55d44ea22010 .functor AND 1, L_0x55d44ea223a0, L_0x55d44ea22650, C4<1>, C4<1>;
L_0x55d44ea220d0 .functor OR 1, L_0x55d44ea21f00, L_0x55d44ea22010, C4<0>, C4<0>;
L_0x55d44ea221e0 .functor AND 1, L_0x55d44ea22650, L_0x55d44ea224d0, C4<1>, C4<1>;
L_0x55d44ea22290 .functor OR 1, L_0x55d44ea220d0, L_0x55d44ea221e0, C4<0>, C4<0>;
v0x55d44d106450_0 .net *"_s0", 0 0, L_0x55d44ea21dd0;  1 drivers
v0x55d44d107800_0 .net *"_s10", 0 0, L_0x55d44ea221e0;  1 drivers
v0x55d44d1078e0_0 .net *"_s4", 0 0, L_0x55d44ea21f00;  1 drivers
v0x55d44d103480_0 .net *"_s6", 0 0, L_0x55d44ea22010;  1 drivers
v0x55d44d103560_0 .net *"_s8", 0 0, L_0x55d44ea220d0;  1 drivers
v0x55d44d1048b0_0 .net "a", 0 0, L_0x55d44ea223a0;  1 drivers
v0x55d44d104970_0 .net "b", 0 0, L_0x55d44ea224d0;  1 drivers
v0x55d44d100570_0 .net "ca", 0 0, L_0x55d44ea22290;  1 drivers
v0x55d44d100610_0 .net "cin", 0 0, L_0x55d44ea22650;  1 drivers
v0x55d44d1019b0_0 .net "sum", 0 0, L_0x55d44ea21e40;  1 drivers
S_0x55d44d0f5e40 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d1170a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea22780 .functor XOR 1, L_0x55d44ea22c20, L_0x55d44ea22de0, C4<0>, C4<0>;
L_0x55d44ea227f0 .functor XOR 1, L_0x55d44ea22780, L_0x55d44ea22fa0, C4<0>, C4<0>;
L_0x55d44ea22860 .functor AND 1, L_0x55d44ea22c20, L_0x55d44ea22de0, C4<1>, C4<1>;
L_0x55d44ea228d0 .functor AND 1, L_0x55d44ea22c20, L_0x55d44ea22fa0, C4<1>, C4<1>;
L_0x55d44ea22990 .functor OR 1, L_0x55d44ea22860, L_0x55d44ea228d0, C4<0>, C4<0>;
L_0x55d44ea22aa0 .functor AND 1, L_0x55d44ea22fa0, L_0x55d44ea22de0, C4<1>, C4<1>;
L_0x55d44ea22b10 .functor OR 1, L_0x55d44ea22990, L_0x55d44ea22aa0, C4<0>, C4<0>;
v0x55d44d0fe9a0_0 .net *"_s0", 0 0, L_0x55d44ea22780;  1 drivers
v0x55d44d0fe510_0 .net *"_s10", 0 0, L_0x55d44ea22aa0;  1 drivers
v0x55d44d0fe5f0_0 .net *"_s4", 0 0, L_0x55d44ea22860;  1 drivers
v0x55d44d0f5a70_0 .net *"_s6", 0 0, L_0x55d44ea228d0;  1 drivers
v0x55d44d0fb980_0 .net *"_s8", 0 0, L_0x55d44ea22990;  1 drivers
v0x55d44d0fb5a0_0 .net "a", 0 0, L_0x55d44ea22c20;  1 drivers
v0x55d44d0fb660_0 .net "b", 0 0, L_0x55d44ea22de0;  1 drivers
v0x55d44d0f8a30_0 .net "ca", 0 0, L_0x55d44ea22b10;  1 drivers
v0x55d44d0f8ad0_0 .net "cin", 0 0, L_0x55d44ea22fa0;  1 drivers
v0x55d44d0f8700_0 .net "sum", 0 0, L_0x55d44ea227f0;  1 drivers
S_0x55d44d0f9a80 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44d115c70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d0e0800_0 .net "a", 3 0, L_0x55d44ea25d70;  1 drivers
v0x55d44d0e0900_0 .net "b", 3 0, L_0x55d44ea25e60;  1 drivers
v0x55d44d0ddcd0_0 .net "ca", 3 0, L_0x55d44ea25c00;  1 drivers
v0x55d44d0ddd90_0 .net "cin", 3 0, L_0x55d44ea25f50;  1 drivers
v0x55d44d0dd8f0_0 .net "sum", 3 0, L_0x55d44ea25b60;  1 drivers
L_0x55d44ea23b20 .part L_0x55d44ea25d70, 0, 1;
L_0x55d44ea23c50 .part L_0x55d44ea25e60, 0, 1;
L_0x55d44ea23d80 .part L_0x55d44ea25f50, 0, 1;
L_0x55d44ea24390 .part L_0x55d44ea25d70, 1, 1;
L_0x55d44ea244c0 .part L_0x55d44ea25e60, 1, 1;
L_0x55d44ea245f0 .part L_0x55d44ea25f50, 1, 1;
L_0x55d44ea24d30 .part L_0x55d44ea25d70, 2, 1;
L_0x55d44ea24e60 .part L_0x55d44ea25e60, 2, 1;
L_0x55d44ea24fe0 .part L_0x55d44ea25f50, 2, 1;
L_0x55d44ea255b0 .part L_0x55d44ea25d70, 3, 1;
L_0x55d44ea25770 .part L_0x55d44ea25e60, 3, 1;
L_0x55d44ea25930 .part L_0x55d44ea25f50, 3, 1;
L_0x55d44ea25b60 .concat8 [ 1 1 1 1], L_0x55d44ea235c0, L_0x55d44ea23f20, L_0x55d44ea247d0, L_0x55d44ea25180;
L_0x55d44ea25c00 .concat8 [ 1 1 1 1], L_0x55d44ea23a10, L_0x55d44ea24280, L_0x55d44ea24c20, L_0x55d44ea254a0;
S_0x55d44d0f6b30 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d0f9a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea23160 .functor XOR 1, L_0x55d44ea23b20, L_0x55d44ea23c50, C4<0>, C4<0>;
L_0x55d44ea235c0 .functor XOR 1, L_0x55d44ea23160, L_0x55d44ea23d80, C4<0>, C4<0>;
L_0x55d44ea23680 .functor AND 1, L_0x55d44ea23b20, L_0x55d44ea23c50, C4<1>, C4<1>;
L_0x55d44ea23790 .functor AND 1, L_0x55d44ea23b20, L_0x55d44ea23d80, C4<1>, C4<1>;
L_0x55d44ea23850 .functor OR 1, L_0x55d44ea23680, L_0x55d44ea23790, C4<0>, C4<0>;
L_0x55d44ea23960 .functor AND 1, L_0x55d44ea23d80, L_0x55d44ea23c50, C4<1>, C4<1>;
L_0x55d44ea23a10 .functor OR 1, L_0x55d44ea23850, L_0x55d44ea23960, C4<0>, C4<0>;
v0x55d44d0f7f60_0 .net *"_s0", 0 0, L_0x55d44ea23160;  1 drivers
v0x55d44d0f8000_0 .net *"_s10", 0 0, L_0x55d44ea23960;  1 drivers
v0x55d44d0f3c20_0 .net *"_s4", 0 0, L_0x55d44ea23680;  1 drivers
v0x55d44d0f3d10_0 .net *"_s6", 0 0, L_0x55d44ea23790;  1 drivers
v0x55d44d0f4fb0_0 .net *"_s8", 0 0, L_0x55d44ea23850;  1 drivers
v0x55d44d0e9400_0 .net "a", 0 0, L_0x55d44ea23b20;  1 drivers
v0x55d44d0e94c0_0 .net "b", 0 0, L_0x55d44ea23c50;  1 drivers
v0x55d44d0f1e90_0 .net "ca", 0 0, L_0x55d44ea23a10;  1 drivers
v0x55d44d0f1f30_0 .net "cin", 0 0, L_0x55d44ea23d80;  1 drivers
v0x55d44d0f1b60_0 .net "sum", 0 0, L_0x55d44ea235c0;  1 drivers
S_0x55d44d0e8fe0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d0f9a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea23eb0 .functor XOR 1, L_0x55d44ea24390, L_0x55d44ea244c0, C4<0>, C4<0>;
L_0x55d44ea23f20 .functor XOR 1, L_0x55d44ea23eb0, L_0x55d44ea245f0, C4<0>, C4<0>;
L_0x55d44ea23f90 .functor AND 1, L_0x55d44ea24390, L_0x55d44ea244c0, C4<1>, C4<1>;
L_0x55d44ea24000 .functor AND 1, L_0x55d44ea24390, L_0x55d44ea245f0, C4<1>, C4<1>;
L_0x55d44ea240c0 .functor OR 1, L_0x55d44ea23f90, L_0x55d44ea24000, C4<0>, C4<0>;
L_0x55d44ea241d0 .functor AND 1, L_0x55d44ea245f0, L_0x55d44ea244c0, C4<1>, C4<1>;
L_0x55d44ea24280 .functor OR 1, L_0x55d44ea240c0, L_0x55d44ea241d0, C4<0>, C4<0>;
v0x55d44d0eefc0_0 .net *"_s0", 0 0, L_0x55d44ea23eb0;  1 drivers
v0x55d44d0eeb60_0 .net *"_s10", 0 0, L_0x55d44ea241d0;  1 drivers
v0x55d44d0eec40_0 .net *"_s4", 0 0, L_0x55d44ea23f90;  1 drivers
v0x55d44d0ebff0_0 .net *"_s6", 0 0, L_0x55d44ea24000;  1 drivers
v0x55d44d0ec0d0_0 .net *"_s8", 0 0, L_0x55d44ea240c0;  1 drivers
v0x55d44d0ebc30_0 .net "a", 0 0, L_0x55d44ea24390;  1 drivers
v0x55d44d0ebcf0_0 .net "b", 0 0, L_0x55d44ea244c0;  1 drivers
v0x55d44d0e8c60_0 .net "ca", 0 0, L_0x55d44ea24280;  1 drivers
v0x55d44d0e8d20_0 .net "cin", 0 0, L_0x55d44ea245f0;  1 drivers
v0x55d44d0f0040_0 .net "sum", 0 0, L_0x55d44ea23f20;  1 drivers
S_0x55d44d0ed040 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d0f9a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea24760 .functor XOR 1, L_0x55d44ea24d30, L_0x55d44ea24e60, C4<0>, C4<0>;
L_0x55d44ea247d0 .functor XOR 1, L_0x55d44ea24760, L_0x55d44ea24fe0, C4<0>, C4<0>;
L_0x55d44ea24890 .functor AND 1, L_0x55d44ea24d30, L_0x55d44ea24e60, C4<1>, C4<1>;
L_0x55d44ea249a0 .functor AND 1, L_0x55d44ea24d30, L_0x55d44ea24fe0, C4<1>, C4<1>;
L_0x55d44ea24a60 .functor OR 1, L_0x55d44ea24890, L_0x55d44ea249a0, C4<0>, C4<0>;
L_0x55d44ea24b70 .functor AND 1, L_0x55d44ea24fe0, L_0x55d44ea24e60, C4<1>, C4<1>;
L_0x55d44ea24c20 .functor OR 1, L_0x55d44ea24a60, L_0x55d44ea24b70, C4<0>, C4<0>;
v0x55d44d0ee470_0 .net *"_s0", 0 0, L_0x55d44ea24760;  1 drivers
v0x55d44d0ee530_0 .net *"_s10", 0 0, L_0x55d44ea24b70;  1 drivers
v0x55d44d0ea0f0_0 .net *"_s4", 0 0, L_0x55d44ea24890;  1 drivers
v0x55d44d0ea1e0_0 .net *"_s6", 0 0, L_0x55d44ea249a0;  1 drivers
v0x55d44d0eb520_0 .net *"_s8", 0 0, L_0x55d44ea24a60;  1 drivers
v0x55d44d0eb600_0 .net "a", 0 0, L_0x55d44ea24d30;  1 drivers
v0x55d44d0e7140_0 .net "b", 0 0, L_0x55d44ea24e60;  1 drivers
v0x55d44d0e7200_0 .net "ca", 0 0, L_0x55d44ea24c20;  1 drivers
v0x55d44d0e8570_0 .net "cin", 0 0, L_0x55d44ea24fe0;  1 drivers
v0x55d44d0e59e0_0 .net "sum", 0 0, L_0x55d44ea247d0;  1 drivers
S_0x55d44d0d8520 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d0f9a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea25110 .functor XOR 1, L_0x55d44ea255b0, L_0x55d44ea25770, C4<0>, C4<0>;
L_0x55d44ea25180 .functor XOR 1, L_0x55d44ea25110, L_0x55d44ea25930, C4<0>, C4<0>;
L_0x55d44ea251f0 .functor AND 1, L_0x55d44ea255b0, L_0x55d44ea25770, C4<1>, C4<1>;
L_0x55d44ea25260 .functor AND 1, L_0x55d44ea255b0, L_0x55d44ea25930, C4<1>, C4<1>;
L_0x55d44ea25320 .functor OR 1, L_0x55d44ea251f0, L_0x55d44ea25260, C4<0>, C4<0>;
L_0x55d44ea25430 .functor AND 1, L_0x55d44ea25930, L_0x55d44ea25770, C4<1>, C4<1>;
L_0x55d44ea254a0 .functor OR 1, L_0x55d44ea25320, L_0x55d44ea25430, C4<0>, C4<0>;
v0x55d44d0cbc50_0 .net *"_s0", 0 0, L_0x55d44ea25110;  1 drivers
v0x55d44d0db0a0_0 .net *"_s10", 0 0, L_0x55d44ea25430;  1 drivers
v0x55d44d0db180_0 .net *"_s4", 0 0, L_0x55d44ea251f0;  1 drivers
v0x55d44d0e3b30_0 .net *"_s6", 0 0, L_0x55d44ea25260;  1 drivers
v0x55d44d0e3c10_0 .net *"_s8", 0 0, L_0x55d44ea25320;  1 drivers
v0x55d44d0e3750_0 .net "a", 0 0, L_0x55d44ea255b0;  1 drivers
v0x55d44d0e3810_0 .net "b", 0 0, L_0x55d44ea25770;  1 drivers
v0x55d44d0dac80_0 .net "ca", 0 0, L_0x55d44ea254a0;  1 drivers
v0x55d44d0dad20_0 .net "cin", 0 0, L_0x55d44ea25930;  1 drivers
v0x55d44d0e0c90_0 .net "sum", 0 0, L_0x55d44ea25180;  1 drivers
S_0x55d44d0da920 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44d115c70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d0c49f0_0 .net "a", 3 0, L_0x55d44ea28650;  1 drivers
v0x55d44d0c4af0_0 .net "b", 3 0, L_0x55d44ea286f0;  1 drivers
v0x55d44d0c4610_0 .net "ca", 3 0, L_0x55d44ea284e0;  1 drivers
v0x55d44d0c46d0_0 .net "cin", 3 0, L_0x55d44ea287e0;  1 drivers
v0x55d44d0c1660_0 .net "sum", 3 0, L_0x55d44ea28440;  1 drivers
L_0x55d44ea26470 .part L_0x55d44ea28650, 0, 1;
L_0x55d44ea265a0 .part L_0x55d44ea286f0, 0, 1;
L_0x55d44ea266d0 .part L_0x55d44ea287e0, 0, 1;
L_0x55d44ea26cf0 .part L_0x55d44ea28650, 1, 1;
L_0x55d44ea26e20 .part L_0x55d44ea286f0, 1, 1;
L_0x55d44ea26f50 .part L_0x55d44ea287e0, 1, 1;
L_0x55d44ea27610 .part L_0x55d44ea28650, 2, 1;
L_0x55d44ea27740 .part L_0x55d44ea286f0, 2, 1;
L_0x55d44ea278c0 .part L_0x55d44ea287e0, 2, 1;
L_0x55d44ea27e90 .part L_0x55d44ea28650, 3, 1;
L_0x55d44ea28050 .part L_0x55d44ea286f0, 3, 1;
L_0x55d44ea28210 .part L_0x55d44ea287e0, 3, 1;
L_0x55d44ea28440 .concat8 [ 1 1 1 1], L_0x55d44ea25ff0, L_0x55d44ea26870, L_0x55d44ea270f0, L_0x55d44ea27a60;
L_0x55d44ea284e0 .concat8 [ 1 1 1 1], L_0x55d44ea26360, L_0x55d44ea26be0, L_0x55d44ea27500, L_0x55d44ea27d80;
S_0x55d44d0e3060 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d0da920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea25af0 .functor XOR 1, L_0x55d44ea26470, L_0x55d44ea265a0, C4<0>, C4<0>;
L_0x55d44ea25ff0 .functor XOR 1, L_0x55d44ea25af0, L_0x55d44ea266d0, C4<0>, C4<0>;
L_0x55d44ea26060 .functor AND 1, L_0x55d44ea26470, L_0x55d44ea265a0, C4<1>, C4<1>;
L_0x55d44ea26120 .functor AND 1, L_0x55d44ea26470, L_0x55d44ea266d0, C4<1>, C4<1>;
L_0x55d44ea261e0 .functor OR 1, L_0x55d44ea26060, L_0x55d44ea26120, C4<0>, C4<0>;
L_0x55d44ea262f0 .functor AND 1, L_0x55d44ea266d0, L_0x55d44ea265a0, C4<1>, C4<1>;
L_0x55d44ea26360 .functor OR 1, L_0x55d44ea261e0, L_0x55d44ea262f0, C4<0>, C4<0>;
v0x55d44d0ded60_0 .net *"_s0", 0 0, L_0x55d44ea25af0;  1 drivers
v0x55d44d0e0110_0 .net *"_s10", 0 0, L_0x55d44ea262f0;  1 drivers
v0x55d44d0e01f0_0 .net *"_s4", 0 0, L_0x55d44ea26060;  1 drivers
v0x55d44d0dbd90_0 .net *"_s6", 0 0, L_0x55d44ea26120;  1 drivers
v0x55d44d0dbe70_0 .net *"_s8", 0 0, L_0x55d44ea261e0;  1 drivers
v0x55d44d0dd230_0 .net "a", 0 0, L_0x55d44ea26470;  1 drivers
v0x55d44d0d8e80_0 .net "b", 0 0, L_0x55d44ea265a0;  1 drivers
v0x55d44d0d8f40_0 .net "ca", 0 0, L_0x55d44ea26360;  1 drivers
v0x55d44d0da210_0 .net "cin", 0 0, L_0x55d44ea266d0;  1 drivers
v0x55d44d0ce750_0 .net "sum", 0 0, L_0x55d44ea25ff0;  1 drivers
S_0x55d44d0d71e0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d0da920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea26800 .functor XOR 1, L_0x55d44ea26cf0, L_0x55d44ea26e20, C4<0>, C4<0>;
L_0x55d44ea26870 .functor XOR 1, L_0x55d44ea26800, L_0x55d44ea26f50, C4<0>, C4<0>;
L_0x55d44ea268e0 .functor AND 1, L_0x55d44ea26cf0, L_0x55d44ea26e20, C4<1>, C4<1>;
L_0x55d44ea269a0 .functor AND 1, L_0x55d44ea26cf0, L_0x55d44ea26f50, C4<1>, C4<1>;
L_0x55d44ea26a60 .functor OR 1, L_0x55d44ea268e0, L_0x55d44ea269a0, C4<0>, C4<0>;
L_0x55d44ea26b70 .functor AND 1, L_0x55d44ea26f50, L_0x55d44ea26e20, C4<1>, C4<1>;
L_0x55d44ea26be0 .functor OR 1, L_0x55d44ea26a60, L_0x55d44ea26b70, C4<0>, C4<0>;
v0x55d44d0d6e80_0 .net *"_s0", 0 0, L_0x55d44ea26800;  1 drivers
v0x55d44d0ce330_0 .net *"_s10", 0 0, L_0x55d44ea26b70;  1 drivers
v0x55d44d0ce410_0 .net *"_s4", 0 0, L_0x55d44ea268e0;  1 drivers
v0x55d44d0d4290_0 .net *"_s6", 0 0, L_0x55d44ea269a0;  1 drivers
v0x55d44d0d4370_0 .net *"_s8", 0 0, L_0x55d44ea26a60;  1 drivers
v0x55d44d0d3eb0_0 .net "a", 0 0, L_0x55d44ea26cf0;  1 drivers
v0x55d44d0d3f50_0 .net "b", 0 0, L_0x55d44ea26e20;  1 drivers
v0x55d44d0d1340_0 .net "ca", 0 0, L_0x55d44ea26be0;  1 drivers
v0x55d44d0d1400_0 .net "cin", 0 0, L_0x55d44ea26f50;  1 drivers
v0x55d44d0d1010_0 .net "sum", 0 0, L_0x55d44ea26870;  1 drivers
S_0x55d44d0cdfb0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d0da920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea27080 .functor XOR 1, L_0x55d44ea27610, L_0x55d44ea27740, C4<0>, C4<0>;
L_0x55d44ea270f0 .functor XOR 1, L_0x55d44ea27080, L_0x55d44ea278c0, C4<0>, C4<0>;
L_0x55d44ea271b0 .functor AND 1, L_0x55d44ea27610, L_0x55d44ea27740, C4<1>, C4<1>;
L_0x55d44ea272c0 .functor AND 1, L_0x55d44ea27610, L_0x55d44ea278c0, C4<1>, C4<1>;
L_0x55d44ea27380 .functor OR 1, L_0x55d44ea271b0, L_0x55d44ea272c0, C4<0>, C4<0>;
L_0x55d44ea27490 .functor AND 1, L_0x55d44ea278c0, L_0x55d44ea27740, C4<1>, C4<1>;
L_0x55d44ea27500 .functor OR 1, L_0x55d44ea27380, L_0x55d44ea27490, C4<0>, C4<0>;
v0x55d44d0d5360_0 .net *"_s0", 0 0, L_0x55d44ea27080;  1 drivers
v0x55d44d0d6710_0 .net *"_s10", 0 0, L_0x55d44ea27490;  1 drivers
v0x55d44d0d67f0_0 .net *"_s4", 0 0, L_0x55d44ea271b0;  1 drivers
v0x55d44d0d2390_0 .net *"_s6", 0 0, L_0x55d44ea272c0;  1 drivers
v0x55d44d0d2470_0 .net *"_s8", 0 0, L_0x55d44ea27380;  1 drivers
v0x55d44d0d37c0_0 .net "a", 0 0, L_0x55d44ea27610;  1 drivers
v0x55d44d0d3880_0 .net "b", 0 0, L_0x55d44ea27740;  1 drivers
v0x55d44d0cf440_0 .net "ca", 0 0, L_0x55d44ea27500;  1 drivers
v0x55d44d0cf4e0_0 .net "cin", 0 0, L_0x55d44ea278c0;  1 drivers
v0x55d44d0d0920_0 .net "sum", 0 0, L_0x55d44ea270f0;  1 drivers
S_0x55d44d0cd8c0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d0da920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea279f0 .functor XOR 1, L_0x55d44ea27e90, L_0x55d44ea28050, C4<0>, C4<0>;
L_0x55d44ea27a60 .functor XOR 1, L_0x55d44ea279f0, L_0x55d44ea28210, C4<0>, C4<0>;
L_0x55d44ea27ad0 .functor AND 1, L_0x55d44ea27e90, L_0x55d44ea28050, C4<1>, C4<1>;
L_0x55d44ea27b40 .functor AND 1, L_0x55d44ea27e90, L_0x55d44ea28210, C4<1>, C4<1>;
L_0x55d44ea27c00 .functor OR 1, L_0x55d44ea27ad0, L_0x55d44ea27b40, C4<0>, C4<0>;
L_0x55d44ea27d10 .functor AND 1, L_0x55d44ea28210, L_0x55d44ea28050, C4<1>, C4<1>;
L_0x55d44ea27d80 .functor OR 1, L_0x55d44ea27c00, L_0x55d44ea27d10, C4<0>, C4<0>;
v0x55d44d0cc5f0_0 .net *"_s0", 0 0, L_0x55d44ea279f0;  1 drivers
v0x55d44d0c1e00_0 .net *"_s10", 0 0, L_0x55d44ea27d10;  1 drivers
v0x55d44d0c1ee0_0 .net *"_s4", 0 0, L_0x55d44ea27ad0;  1 drivers
v0x55d44d0ca8c0_0 .net *"_s6", 0 0, L_0x55d44ea27b40;  1 drivers
v0x55d44d0ca4b0_0 .net *"_s8", 0 0, L_0x55d44ea27c00;  1 drivers
v0x55d44d0c19e0_0 .net "a", 0 0, L_0x55d44ea27e90;  1 drivers
v0x55d44d0c1aa0_0 .net "b", 0 0, L_0x55d44ea28050;  1 drivers
v0x55d44d0c7940_0 .net "ca", 0 0, L_0x55d44ea27d80;  1 drivers
v0x55d44d0c79e0_0 .net "cin", 0 0, L_0x55d44ea28210;  1 drivers
v0x55d44d0c7560_0 .net "sum", 0 0, L_0x55d44ea27a60;  1 drivers
S_0x55d44d0c8990 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44d115c70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d0a7a40_0 .net "a", 3 0, L_0x55d44ea2af30;  1 drivers
v0x55d44d0a7b40_0 .net "b", 3 0, L_0x55d44ea2b060;  1 drivers
v0x55d44d0ad9a0_0 .net "ca", 3 0, L_0x55d44ea2adc0;  1 drivers
v0x55d44d0ada60_0 .net "cin", 3 0, L_0x55d44ea2b190;  1 drivers
v0x55d44d0ad5c0_0 .net "sum", 3 0, L_0x55d44ea2ad20;  1 drivers
L_0x55d44ea28da0 .part L_0x55d44ea2af30, 0, 1;
L_0x55d44ea28ed0 .part L_0x55d44ea2b060, 0, 1;
L_0x55d44ea29000 .part L_0x55d44ea2b190, 0, 1;
L_0x55d44ea295d0 .part L_0x55d44ea2af30, 1, 1;
L_0x55d44ea29700 .part L_0x55d44ea2b060, 1, 1;
L_0x55d44ea29830 .part L_0x55d44ea2b190, 1, 1;
L_0x55d44ea29ef0 .part L_0x55d44ea2af30, 2, 1;
L_0x55d44ea2a020 .part L_0x55d44ea2b060, 2, 1;
L_0x55d44ea2a1a0 .part L_0x55d44ea2b190, 2, 1;
L_0x55d44ea2a770 .part L_0x55d44ea2af30, 3, 1;
L_0x55d44ea2a930 .part L_0x55d44ea2b060, 3, 1;
L_0x55d44ea2aaf0 .part L_0x55d44ea2b190, 3, 1;
L_0x55d44ea2ad20 .concat8 [ 1 1 1 1], L_0x55d44ea28880, L_0x55d44ea291a0, L_0x55d44ea299d0, L_0x55d44ea2a340;
L_0x55d44ea2adc0 .concat8 [ 1 1 1 1], L_0x55d44ea28c90, L_0x55d44ea294c0, L_0x55d44ea29de0, L_0x55d44ea2a660;
S_0x55d44d0c5a40 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d0c8990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea283d0 .functor XOR 1, L_0x55d44ea28da0, L_0x55d44ea28ed0, C4<0>, C4<0>;
L_0x55d44ea28880 .functor XOR 1, L_0x55d44ea283d0, L_0x55d44ea29000, C4<0>, C4<0>;
L_0x55d44ea28940 .functor AND 1, L_0x55d44ea28da0, L_0x55d44ea28ed0, C4<1>, C4<1>;
L_0x55d44ea28a50 .functor AND 1, L_0x55d44ea28da0, L_0x55d44ea29000, C4<1>, C4<1>;
L_0x55d44ea28b10 .functor OR 1, L_0x55d44ea28940, L_0x55d44ea28a50, C4<0>, C4<0>;
L_0x55d44ea28c20 .functor AND 1, L_0x55d44ea29000, L_0x55d44ea28ed0, C4<1>, C4<1>;
L_0x55d44ea28c90 .functor OR 1, L_0x55d44ea28b10, L_0x55d44ea28c20, C4<0>, C4<0>;
v0x55d44d0c6e70_0 .net *"_s0", 0 0, L_0x55d44ea283d0;  1 drivers
v0x55d44d0c6f10_0 .net *"_s10", 0 0, L_0x55d44ea28c20;  1 drivers
v0x55d44d0c2af0_0 .net *"_s4", 0 0, L_0x55d44ea28940;  1 drivers
v0x55d44d0c2be0_0 .net *"_s6", 0 0, L_0x55d44ea28a50;  1 drivers
v0x55d44d0c3f20_0 .net *"_s8", 0 0, L_0x55d44ea28b10;  1 drivers
v0x55d44d0bfbe0_0 .net "a", 0 0, L_0x55d44ea28da0;  1 drivers
v0x55d44d0bfca0_0 .net "b", 0 0, L_0x55d44ea28ed0;  1 drivers
v0x55d44d0c0f70_0 .net "ca", 0 0, L_0x55d44ea28c90;  1 drivers
v0x55d44d0c1010_0 .net "cin", 0 0, L_0x55d44ea29000;  1 drivers
v0x55d44d0b5470_0 .net "sum", 0 0, L_0x55d44ea28880;  1 drivers
S_0x55d44d0bde50 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d0c8990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea29130 .functor XOR 1, L_0x55d44ea295d0, L_0x55d44ea29700, C4<0>, C4<0>;
L_0x55d44ea291a0 .functor XOR 1, L_0x55d44ea29130, L_0x55d44ea29830, C4<0>, C4<0>;
L_0x55d44ea29210 .functor AND 1, L_0x55d44ea295d0, L_0x55d44ea29700, C4<1>, C4<1>;
L_0x55d44ea29280 .functor AND 1, L_0x55d44ea295d0, L_0x55d44ea29830, C4<1>, C4<1>;
L_0x55d44ea29340 .functor OR 1, L_0x55d44ea29210, L_0x55d44ea29280, C4<0>, C4<0>;
L_0x55d44ea29450 .functor AND 1, L_0x55d44ea29830, L_0x55d44ea29700, C4<1>, C4<1>;
L_0x55d44ea294c0 .functor OR 1, L_0x55d44ea29340, L_0x55d44ea29450, C4<0>, C4<0>;
v0x55d44d0bdaf0_0 .net *"_s0", 0 0, L_0x55d44ea29130;  1 drivers
v0x55d44d0b4fa0_0 .net *"_s10", 0 0, L_0x55d44ea29450;  1 drivers
v0x55d44d0b5080_0 .net *"_s4", 0 0, L_0x55d44ea29210;  1 drivers
v0x55d44d0baf00_0 .net *"_s6", 0 0, L_0x55d44ea29280;  1 drivers
v0x55d44d0bafe0_0 .net *"_s8", 0 0, L_0x55d44ea29340;  1 drivers
v0x55d44d0bab20_0 .net "a", 0 0, L_0x55d44ea295d0;  1 drivers
v0x55d44d0babe0_0 .net "b", 0 0, L_0x55d44ea29700;  1 drivers
v0x55d44d0b7fb0_0 .net "ca", 0 0, L_0x55d44ea294c0;  1 drivers
v0x55d44d0b8070_0 .net "cin", 0 0, L_0x55d44ea29830;  1 drivers
v0x55d44d0b7c80_0 .net "sum", 0 0, L_0x55d44ea291a0;  1 drivers
S_0x55d44d0b4c20 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d0c8990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea29960 .functor XOR 1, L_0x55d44ea29ef0, L_0x55d44ea2a020, C4<0>, C4<0>;
L_0x55d44ea299d0 .functor XOR 1, L_0x55d44ea29960, L_0x55d44ea2a1a0, C4<0>, C4<0>;
L_0x55d44ea29a90 .functor AND 1, L_0x55d44ea29ef0, L_0x55d44ea2a020, C4<1>, C4<1>;
L_0x55d44ea29ba0 .functor AND 1, L_0x55d44ea29ef0, L_0x55d44ea2a1a0, C4<1>, C4<1>;
L_0x55d44ea29c60 .functor OR 1, L_0x55d44ea29a90, L_0x55d44ea29ba0, C4<0>, C4<0>;
L_0x55d44ea29d70 .functor AND 1, L_0x55d44ea2a1a0, L_0x55d44ea2a020, C4<1>, C4<1>;
L_0x55d44ea29de0 .functor OR 1, L_0x55d44ea29c60, L_0x55d44ea29d70, C4<0>, C4<0>;
v0x55d44d0bc000_0 .net *"_s0", 0 0, L_0x55d44ea29960;  1 drivers
v0x55d44d0bd380_0 .net *"_s10", 0 0, L_0x55d44ea29d70;  1 drivers
v0x55d44d0bd460_0 .net *"_s4", 0 0, L_0x55d44ea29a90;  1 drivers
v0x55d44d0b9000_0 .net *"_s6", 0 0, L_0x55d44ea29ba0;  1 drivers
v0x55d44d0b90e0_0 .net *"_s8", 0 0, L_0x55d44ea29c60;  1 drivers
v0x55d44d0ba4a0_0 .net "a", 0 0, L_0x55d44ea29ef0;  1 drivers
v0x55d44d0b60b0_0 .net "b", 0 0, L_0x55d44ea2a020;  1 drivers
v0x55d44d0b6170_0 .net "ca", 0 0, L_0x55d44ea29de0;  1 drivers
v0x55d44d0b74e0_0 .net "cin", 0 0, L_0x55d44ea2a1a0;  1 drivers
v0x55d44d0b31a0_0 .net "sum", 0 0, L_0x55d44ea299d0;  1 drivers
S_0x55d44d0b4530 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d0c8990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea2a2d0 .functor XOR 1, L_0x55d44ea2a770, L_0x55d44ea2a930, C4<0>, C4<0>;
L_0x55d44ea2a340 .functor XOR 1, L_0x55d44ea2a2d0, L_0x55d44ea2aaf0, C4<0>, C4<0>;
L_0x55d44ea2a3b0 .functor AND 1, L_0x55d44ea2a770, L_0x55d44ea2a930, C4<1>, C4<1>;
L_0x55d44ea2a420 .functor AND 1, L_0x55d44ea2a770, L_0x55d44ea2aaf0, C4<1>, C4<1>;
L_0x55d44ea2a4e0 .functor OR 1, L_0x55d44ea2a3b0, L_0x55d44ea2a420, C4<0>, C4<0>;
L_0x55d44ea2a5f0 .functor AND 1, L_0x55d44ea2aaf0, L_0x55d44ea2a930, C4<1>, C4<1>;
L_0x55d44ea2a660 .functor OR 1, L_0x55d44ea2a4e0, L_0x55d44ea2a5f0, C4<0>, C4<0>;
v0x55d44d0b1cb0_0 .net *"_s0", 0 0, L_0x55d44ea2a2d0;  1 drivers
v0x55d44d0a52e0_0 .net *"_s10", 0 0, L_0x55d44ea2a5f0;  1 drivers
v0x55d44d0a53c0_0 .net *"_s4", 0 0, L_0x55d44ea2a3b0;  1 drivers
v0x55d44d098990_0 .net *"_s6", 0 0, L_0x55d44ea2a420;  1 drivers
v0x55d44d098a70_0 .net *"_s8", 0 0, L_0x55d44ea2a4e0;  1 drivers
v0x55d44d0a7e60_0 .net "a", 0 0, L_0x55d44ea2a770;  1 drivers
v0x55d44d0a7f20_0 .net "b", 0 0, L_0x55d44ea2a930;  1 drivers
v0x55d44d0b08f0_0 .net "ca", 0 0, L_0x55d44ea2a660;  1 drivers
v0x55d44d0b0990_0 .net "cin", 0 0, L_0x55d44ea2aaf0;  1 drivers
v0x55d44d0b05c0_0 .net "sum", 0 0, L_0x55d44ea2a340;  1 drivers
S_0x55d44d0a8b50 .scope module, "FA_1" "thirtBitAdder" 5 14, 6 3 0, S_0x55d44d177890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44cfd3b20_0 .net "a", 31 0, L_0x55d44ea41d50;  1 drivers
v0x55d44cfd3c20_0 .net "b", 31 0, L_0x55d44ea41e40;  1 drivers
v0x55d44cfd3740_0 .net "ca", 31 0, L_0x55d44ea41bc0;  1 drivers
v0x55d44cfd3800_0 .net "cin", 31 0, L_0x55d44ea41f30;  1 drivers
v0x55d44cfcac70_0 .net "sum", 31 0, L_0x55d44ea41a80;  1 drivers
L_0x55d44ea36960 .part L_0x55d44ea41d50, 0, 16;
L_0x55d44ea36a00 .part L_0x55d44ea41e40, 0, 16;
L_0x55d44ea36aa0 .part L_0x55d44ea41f30, 0, 16;
L_0x55d44ea41770 .part L_0x55d44ea41d50, 16, 16;
L_0x55d44ea41860 .part L_0x55d44ea41e40, 16, 16;
L_0x55d44ea41950 .part L_0x55d44ea41f30, 16, 16;
L_0x55d44ea41a80 .concat8 [ 16 16 0 0], L_0x55d44ea36660, L_0x55d44ea41470;
L_0x55d44ea41bc0 .concat8 [ 16 16 0 0], L_0x55d44ea36700, L_0x55d44ea41510;
S_0x55d44d0a9f80 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44d0a8b50;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44d040d80_0 .net "a", 15 0, L_0x55d44ea36960;  1 drivers
v0x55d44d040e60_0 .net "b", 15 0, L_0x55d44ea36a00;  1 drivers
v0x55d44d03ca40_0 .net "ca", 15 0, L_0x55d44ea36700;  1 drivers
v0x55d44d03cae0_0 .net "cin", 15 0, L_0x55d44ea36aa0;  1 drivers
v0x55d44d03ddd0_0 .net "sum", 15 0, L_0x55d44ea36660;  1 drivers
L_0x55d44ea2e470 .part L_0x55d44ea36960, 0, 4;
L_0x55d44ea2e510 .part L_0x55d44ea36a00, 0, 4;
L_0x55d44ea2e5b0 .part L_0x55d44ea36aa0, 0, 4;
L_0x55d44ea30e00 .part L_0x55d44ea36960, 4, 4;
L_0x55d44ea30ef0 .part L_0x55d44ea36a00, 4, 4;
L_0x55d44ea30fe0 .part L_0x55d44ea36aa0, 4, 4;
L_0x55d44ea338c0 .part L_0x55d44ea36960, 8, 4;
L_0x55d44ea33960 .part L_0x55d44ea36a00, 8, 4;
L_0x55d44ea33a50 .part L_0x55d44ea36aa0, 8, 4;
L_0x55d44ea36260 .part L_0x55d44ea36960, 12, 4;
L_0x55d44ea36390 .part L_0x55d44ea36a00, 12, 4;
L_0x55d44ea364c0 .part L_0x55d44ea36aa0, 12, 4;
L_0x55d44ea36660 .concat8 [ 4 4 4 4], L_0x55d44ea2e260, L_0x55d44ea30bf0, L_0x55d44ea336b0, L_0x55d44ea36050;
L_0x55d44ea36700 .concat8 [ 4 4 4 4], L_0x55d44ea2e300, L_0x55d44ea30c90, L_0x55d44ea33750, L_0x55d44ea360f0;
S_0x55d44d0a6fd0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44d0a9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d090ce0_0 .net "a", 3 0, L_0x55d44ea2e470;  1 drivers
v0x55d44d090de0_0 .net "b", 3 0, L_0x55d44ea2e510;  1 drivers
v0x55d44d08c9a0_0 .net "ca", 3 0, L_0x55d44ea2e300;  1 drivers
v0x55d44d08ca60_0 .net "cin", 3 0, L_0x55d44ea2e5b0;  1 drivers
v0x55d44d08dd30_0 .net "sum", 3 0, L_0x55d44ea2e260;  1 drivers
L_0x55d44ea2c260 .part L_0x55d44ea2e470, 0, 1;
L_0x55d44ea2c390 .part L_0x55d44ea2e510, 0, 1;
L_0x55d44ea2c4c0 .part L_0x55d44ea2e5b0, 0, 1;
L_0x55d44ea2ca90 .part L_0x55d44ea2e470, 1, 1;
L_0x55d44ea2cbc0 .part L_0x55d44ea2e510, 1, 1;
L_0x55d44ea2ccf0 .part L_0x55d44ea2e5b0, 1, 1;
L_0x55d44ea2d430 .part L_0x55d44ea2e470, 2, 1;
L_0x55d44ea2d560 .part L_0x55d44ea2e510, 2, 1;
L_0x55d44ea2d6e0 .part L_0x55d44ea2e5b0, 2, 1;
L_0x55d44ea2dcb0 .part L_0x55d44ea2e470, 3, 1;
L_0x55d44ea2de70 .part L_0x55d44ea2e510, 3, 1;
L_0x55d44ea2e030 .part L_0x55d44ea2e5b0, 3, 1;
L_0x55d44ea2e260 .concat8 [ 1 1 1 1], L_0x55d44ea2acb0, L_0x55d44ea2c660, L_0x55d44ea2ced0, L_0x55d44ea2d880;
L_0x55d44ea2e300 .concat8 [ 1 1 1 1], L_0x55d44ea2c150, L_0x55d44ea2c980, L_0x55d44ea2d320, L_0x55d44ea2dba0;
S_0x55d44d0a3fa0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d0a6fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea2b2c0 .functor XOR 1, L_0x55d44ea2c260, L_0x55d44ea2c390, C4<0>, C4<0>;
L_0x55d44ea2acb0 .functor XOR 1, L_0x55d44ea2b2c0, L_0x55d44ea2c4c0, C4<0>, C4<0>;
L_0x55d44ea2be00 .functor AND 1, L_0x55d44ea2c260, L_0x55d44ea2c390, C4<1>, C4<1>;
L_0x55d44ea2bf10 .functor AND 1, L_0x55d44ea2c260, L_0x55d44ea2c4c0, C4<1>, C4<1>;
L_0x55d44ea2bfd0 .functor OR 1, L_0x55d44ea2be00, L_0x55d44ea2bf10, C4<0>, C4<0>;
L_0x55d44ea2c0e0 .functor AND 1, L_0x55d44ea2c4c0, L_0x55d44ea2c390, C4<1>, C4<1>;
L_0x55d44ea2c150 .functor OR 1, L_0x55d44ea2bfd0, L_0x55d44ea2c0e0, C4<0>, C4<0>;
v0x55d44d0a3bc0_0 .net *"_s0", 0 0, L_0x55d44ea2b2c0;  1 drivers
v0x55d44d0a3c60_0 .net *"_s10", 0 0, L_0x55d44ea2c0e0;  1 drivers
v0x55d44d09b0f0_0 .net *"_s4", 0 0, L_0x55d44ea2be00;  1 drivers
v0x55d44d09b1c0_0 .net *"_s6", 0 0, L_0x55d44ea2bf10;  1 drivers
v0x55d44d0a1070_0 .net *"_s8", 0 0, L_0x55d44ea2bfd0;  1 drivers
v0x55d44d0a0c70_0 .net "a", 0 0, L_0x55d44ea2c260;  1 drivers
v0x55d44d0a0d30_0 .net "b", 0 0, L_0x55d44ea2c390;  1 drivers
v0x55d44d09e100_0 .net "ca", 0 0, L_0x55d44ea2c150;  1 drivers
v0x55d44d09e1a0_0 .net "cin", 0 0, L_0x55d44ea2c4c0;  1 drivers
v0x55d44d09ddd0_0 .net "sum", 0 0, L_0x55d44ea2acb0;  1 drivers
S_0x55d44d09ad70 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d0a6fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea2c5f0 .functor XOR 1, L_0x55d44ea2ca90, L_0x55d44ea2cbc0, C4<0>, C4<0>;
L_0x55d44ea2c660 .functor XOR 1, L_0x55d44ea2c5f0, L_0x55d44ea2ccf0, C4<0>, C4<0>;
L_0x55d44ea2c6d0 .functor AND 1, L_0x55d44ea2ca90, L_0x55d44ea2cbc0, C4<1>, C4<1>;
L_0x55d44ea2c740 .functor AND 1, L_0x55d44ea2ca90, L_0x55d44ea2ccf0, C4<1>, C4<1>;
L_0x55d44ea2c800 .functor OR 1, L_0x55d44ea2c6d0, L_0x55d44ea2c740, C4<0>, C4<0>;
L_0x55d44ea2c910 .functor AND 1, L_0x55d44ea2ccf0, L_0x55d44ea2cbc0, C4<1>, C4<1>;
L_0x55d44ea2c980 .functor OR 1, L_0x55d44ea2c800, L_0x55d44ea2c910, C4<0>, C4<0>;
v0x55d44d0a2120_0 .net *"_s0", 0 0, L_0x55d44ea2c5f0;  1 drivers
v0x55d44d0a34d0_0 .net *"_s10", 0 0, L_0x55d44ea2c910;  1 drivers
v0x55d44d0a35b0_0 .net *"_s4", 0 0, L_0x55d44ea2c6d0;  1 drivers
v0x55d44d09f150_0 .net *"_s6", 0 0, L_0x55d44ea2c740;  1 drivers
v0x55d44d09f230_0 .net *"_s8", 0 0, L_0x55d44ea2c800;  1 drivers
v0x55d44d0a05f0_0 .net "a", 0 0, L_0x55d44ea2ca90;  1 drivers
v0x55d44d09c200_0 .net "b", 0 0, L_0x55d44ea2cbc0;  1 drivers
v0x55d44d09c2c0_0 .net "ca", 0 0, L_0x55d44ea2c980;  1 drivers
v0x55d44d09d630_0 .net "cin", 0 0, L_0x55d44ea2ccf0;  1 drivers
v0x55d44d0992f0_0 .net "sum", 0 0, L_0x55d44ea2c660;  1 drivers
S_0x55d44d09a680 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d0a6fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea2ce60 .functor XOR 1, L_0x55d44ea2d430, L_0x55d44ea2d560, C4<0>, C4<0>;
L_0x55d44ea2ced0 .functor XOR 1, L_0x55d44ea2ce60, L_0x55d44ea2d6e0, C4<0>, C4<0>;
L_0x55d44ea2cf90 .functor AND 1, L_0x55d44ea2d430, L_0x55d44ea2d560, C4<1>, C4<1>;
L_0x55d44ea2d0a0 .functor AND 1, L_0x55d44ea2d430, L_0x55d44ea2d6e0, C4<1>, C4<1>;
L_0x55d44ea2d160 .functor OR 1, L_0x55d44ea2cf90, L_0x55d44ea2d0a0, C4<0>, C4<0>;
L_0x55d44ea2d270 .functor AND 1, L_0x55d44ea2d6e0, L_0x55d44ea2d560, C4<1>, C4<1>;
L_0x55d44ea2d320 .functor OR 1, L_0x55d44ea2d160, L_0x55d44ea2d270, C4<0>, C4<0>;
v0x55d44d08ec40_0 .net *"_s0", 0 0, L_0x55d44ea2ce60;  1 drivers
v0x55d44d097650_0 .net *"_s10", 0 0, L_0x55d44ea2d270;  1 drivers
v0x55d44d097730_0 .net *"_s4", 0 0, L_0x55d44ea2cf90;  1 drivers
v0x55d44d097270_0 .net *"_s6", 0 0, L_0x55d44ea2d0a0;  1 drivers
v0x55d44d097350_0 .net *"_s8", 0 0, L_0x55d44ea2d160;  1 drivers
v0x55d44d08e7a0_0 .net "a", 0 0, L_0x55d44ea2d430;  1 drivers
v0x55d44d08e860_0 .net "b", 0 0, L_0x55d44ea2d560;  1 drivers
v0x55d44d094700_0 .net "ca", 0 0, L_0x55d44ea2d320;  1 drivers
v0x55d44d0947a0_0 .net "cin", 0 0, L_0x55d44ea2d6e0;  1 drivers
v0x55d44d0943d0_0 .net "sum", 0 0, L_0x55d44ea2ced0;  1 drivers
S_0x55d44d0917b0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d0a6fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea2d810 .functor XOR 1, L_0x55d44ea2dcb0, L_0x55d44ea2de70, C4<0>, C4<0>;
L_0x55d44ea2d880 .functor XOR 1, L_0x55d44ea2d810, L_0x55d44ea2e030, C4<0>, C4<0>;
L_0x55d44ea2d8f0 .functor AND 1, L_0x55d44ea2dcb0, L_0x55d44ea2de70, C4<1>, C4<1>;
L_0x55d44ea2d960 .functor AND 1, L_0x55d44ea2dcb0, L_0x55d44ea2e030, C4<1>, C4<1>;
L_0x55d44ea2da20 .functor OR 1, L_0x55d44ea2d8f0, L_0x55d44ea2d960, C4<0>, C4<0>;
L_0x55d44ea2db30 .functor AND 1, L_0x55d44ea2e030, L_0x55d44ea2de70, C4<1>, C4<1>;
L_0x55d44ea2dba0 .functor OR 1, L_0x55d44ea2da20, L_0x55d44ea2db30, C4<0>, C4<0>;
v0x55d44d091450_0 .net *"_s0", 0 0, L_0x55d44ea2d810;  1 drivers
v0x55d44d08e420_0 .net *"_s10", 0 0, L_0x55d44ea2db30;  1 drivers
v0x55d44d08e500_0 .net *"_s4", 0 0, L_0x55d44ea2d8f0;  1 drivers
v0x55d44d095750_0 .net *"_s6", 0 0, L_0x55d44ea2d960;  1 drivers
v0x55d44d095830_0 .net *"_s8", 0 0, L_0x55d44ea2da20;  1 drivers
v0x55d44d096bf0_0 .net "a", 0 0, L_0x55d44ea2dcb0;  1 drivers
v0x55d44d092800_0 .net "b", 0 0, L_0x55d44ea2de70;  1 drivers
v0x55d44d0928c0_0 .net "ca", 0 0, L_0x55d44ea2dba0;  1 drivers
v0x55d44d093c30_0 .net "cin", 0 0, L_0x55d44ea2e030;  1 drivers
v0x55d44d08f8b0_0 .net "sum", 0 0, L_0x55d44ea2d880;  1 drivers
S_0x55d44d082180 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44d0a9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d076f10_0 .net "a", 3 0, L_0x55d44ea30e00;  1 drivers
v0x55d44d077010_0 .net "b", 3 0, L_0x55d44ea30ef0;  1 drivers
v0x55d44d072b90_0 .net "ca", 3 0, L_0x55d44ea30c90;  1 drivers
v0x55d44d072c50_0 .net "cin", 3 0, L_0x55d44ea30fe0;  1 drivers
v0x55d44d073fc0_0 .net "sum", 3 0, L_0x55d44ea30bf0;  1 drivers
L_0x55d44ea2ebb0 .part L_0x55d44ea30e00, 0, 1;
L_0x55d44ea2ece0 .part L_0x55d44ea30ef0, 0, 1;
L_0x55d44ea2ee10 .part L_0x55d44ea30fe0, 0, 1;
L_0x55d44ea2f420 .part L_0x55d44ea30e00, 1, 1;
L_0x55d44ea2f550 .part L_0x55d44ea30ef0, 1, 1;
L_0x55d44ea2f680 .part L_0x55d44ea30fe0, 1, 1;
L_0x55d44ea2fdc0 .part L_0x55d44ea30e00, 2, 1;
L_0x55d44ea2fef0 .part L_0x55d44ea30ef0, 2, 1;
L_0x55d44ea30070 .part L_0x55d44ea30fe0, 2, 1;
L_0x55d44ea30640 .part L_0x55d44ea30e00, 3, 1;
L_0x55d44ea30800 .part L_0x55d44ea30ef0, 3, 1;
L_0x55d44ea309c0 .part L_0x55d44ea30fe0, 3, 1;
L_0x55d44ea30bf0 .concat8 [ 1 1 1 1], L_0x55d44ea2e650, L_0x55d44ea2efb0, L_0x55d44ea2f860, L_0x55d44ea30210;
L_0x55d44ea30c90 .concat8 [ 1 1 1 1], L_0x55d44ea2eaa0, L_0x55d44ea2f310, L_0x55d44ea2fcb0, L_0x55d44ea30530;
S_0x55d44d08a830 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d082180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea2e1f0 .functor XOR 1, L_0x55d44ea2ebb0, L_0x55d44ea2ece0, C4<0>, C4<0>;
L_0x55d44ea2e650 .functor XOR 1, L_0x55d44ea2e1f0, L_0x55d44ea2ee10, C4<0>, C4<0>;
L_0x55d44ea2e710 .functor AND 1, L_0x55d44ea2ebb0, L_0x55d44ea2ece0, C4<1>, C4<1>;
L_0x55d44ea2e820 .functor AND 1, L_0x55d44ea2ebb0, L_0x55d44ea2ee10, C4<1>, C4<1>;
L_0x55d44ea2e8e0 .functor OR 1, L_0x55d44ea2e710, L_0x55d44ea2e820, C4<0>, C4<0>;
L_0x55d44ea2e9f0 .functor AND 1, L_0x55d44ea2ee10, L_0x55d44ea2ece0, C4<1>, C4<1>;
L_0x55d44ea2eaa0 .functor OR 1, L_0x55d44ea2e8e0, L_0x55d44ea2e9f0, C4<0>, C4<0>;
v0x55d44d081d60_0 .net *"_s0", 0 0, L_0x55d44ea2e1f0;  1 drivers
v0x55d44d081e00_0 .net *"_s10", 0 0, L_0x55d44ea2e9f0;  1 drivers
v0x55d44d087cc0_0 .net *"_s4", 0 0, L_0x55d44ea2e710;  1 drivers
v0x55d44d087db0_0 .net *"_s6", 0 0, L_0x55d44ea2e820;  1 drivers
v0x55d44d0878e0_0 .net *"_s8", 0 0, L_0x55d44ea2e8e0;  1 drivers
v0x55d44d084d70_0 .net "a", 0 0, L_0x55d44ea2ebb0;  1 drivers
v0x55d44d084e30_0 .net "b", 0 0, L_0x55d44ea2ece0;  1 drivers
v0x55d44d084990_0 .net "ca", 0 0, L_0x55d44ea2eaa0;  1 drivers
v0x55d44d084a30_0 .net "cin", 0 0, L_0x55d44ea2ee10;  1 drivers
v0x55d44d081a90_0 .net "sum", 0 0, L_0x55d44ea2e650;  1 drivers
S_0x55d44d088d10 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d082180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea2ef40 .functor XOR 1, L_0x55d44ea2f420, L_0x55d44ea2f550, C4<0>, C4<0>;
L_0x55d44ea2efb0 .functor XOR 1, L_0x55d44ea2ef40, L_0x55d44ea2f680, C4<0>, C4<0>;
L_0x55d44ea2f020 .functor AND 1, L_0x55d44ea2f420, L_0x55d44ea2f550, C4<1>, C4<1>;
L_0x55d44ea2f090 .functor AND 1, L_0x55d44ea2f420, L_0x55d44ea2f680, C4<1>, C4<1>;
L_0x55d44ea2f150 .functor OR 1, L_0x55d44ea2f020, L_0x55d44ea2f090, C4<0>, C4<0>;
L_0x55d44ea2f260 .functor AND 1, L_0x55d44ea2f680, L_0x55d44ea2f550, C4<1>, C4<1>;
L_0x55d44ea2f310 .functor OR 1, L_0x55d44ea2f150, L_0x55d44ea2f260, C4<0>, C4<0>;
v0x55d44d08a1c0_0 .net *"_s0", 0 0, L_0x55d44ea2ef40;  1 drivers
v0x55d44d085dc0_0 .net *"_s10", 0 0, L_0x55d44ea2f260;  1 drivers
v0x55d44d085ea0_0 .net *"_s4", 0 0, L_0x55d44ea2f020;  1 drivers
v0x55d44d0871f0_0 .net *"_s6", 0 0, L_0x55d44ea2f090;  1 drivers
v0x55d44d0872d0_0 .net *"_s8", 0 0, L_0x55d44ea2f150;  1 drivers
v0x55d44d082e70_0 .net "a", 0 0, L_0x55d44ea2f420;  1 drivers
v0x55d44d082f30_0 .net "b", 0 0, L_0x55d44ea2f550;  1 drivers
v0x55d44d0842a0_0 .net "ca", 0 0, L_0x55d44ea2f310;  1 drivers
v0x55d44d084340_0 .net "cin", 0 0, L_0x55d44ea2f680;  1 drivers
v0x55d44d07ff70_0 .net "sum", 0 0, L_0x55d44ea2efb0;  1 drivers
S_0x55d44d0812f0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d082180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea2f7f0 .functor XOR 1, L_0x55d44ea2fdc0, L_0x55d44ea2fef0, C4<0>, C4<0>;
L_0x55d44ea2f860 .functor XOR 1, L_0x55d44ea2f7f0, L_0x55d44ea30070, C4<0>, C4<0>;
L_0x55d44ea2f920 .functor AND 1, L_0x55d44ea2fdc0, L_0x55d44ea2fef0, C4<1>, C4<1>;
L_0x55d44ea2fa30 .functor AND 1, L_0x55d44ea2fdc0, L_0x55d44ea30070, C4<1>, C4<1>;
L_0x55d44ea2faf0 .functor OR 1, L_0x55d44ea2f920, L_0x55d44ea2fa30, C4<0>, C4<0>;
L_0x55d44ea2fc00 .functor AND 1, L_0x55d44ea30070, L_0x55d44ea2fef0, C4<1>, C4<1>;
L_0x55d44ea2fcb0 .functor OR 1, L_0x55d44ea2faf0, L_0x55d44ea2fc00, C4<0>, C4<0>;
v0x55d44d06f3d0_0 .net *"_s0", 0 0, L_0x55d44ea2f7f0;  1 drivers
v0x55d44d0629d0_0 .net *"_s10", 0 0, L_0x55d44ea2fc00;  1 drivers
v0x55d44d062ab0_0 .net *"_s4", 0 0, L_0x55d44ea2f920;  1 drivers
v0x55d44d071ea0_0 .net *"_s6", 0 0, L_0x55d44ea2fa30;  1 drivers
v0x55d44d071f80_0 .net *"_s8", 0 0, L_0x55d44ea2faf0;  1 drivers
v0x55d44d07a9a0_0 .net "a", 0 0, L_0x55d44ea2fdc0;  1 drivers
v0x55d44d07a550_0 .net "b", 0 0, L_0x55d44ea2fef0;  1 drivers
v0x55d44d07a610_0 .net "ca", 0 0, L_0x55d44ea2fcb0;  1 drivers
v0x55d44d071a80_0 .net "cin", 0 0, L_0x55d44ea30070;  1 drivers
v0x55d44d0779e0_0 .net "sum", 0 0, L_0x55d44ea2f860;  1 drivers
S_0x55d44d077600 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d082180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea301a0 .functor XOR 1, L_0x55d44ea30640, L_0x55d44ea30800, C4<0>, C4<0>;
L_0x55d44ea30210 .functor XOR 1, L_0x55d44ea301a0, L_0x55d44ea309c0, C4<0>, C4<0>;
L_0x55d44ea30280 .functor AND 1, L_0x55d44ea30640, L_0x55d44ea30800, C4<1>, C4<1>;
L_0x55d44ea302f0 .functor AND 1, L_0x55d44ea30640, L_0x55d44ea309c0, C4<1>, C4<1>;
L_0x55d44ea303b0 .functor OR 1, L_0x55d44ea30280, L_0x55d44ea302f0, C4<0>, C4<0>;
L_0x55d44ea304c0 .functor AND 1, L_0x55d44ea309c0, L_0x55d44ea30800, C4<1>, C4<1>;
L_0x55d44ea30530 .functor OR 1, L_0x55d44ea303b0, L_0x55d44ea304c0, C4<0>, C4<0>;
v0x55d44d074b10_0 .net *"_s0", 0 0, L_0x55d44ea301a0;  1 drivers
v0x55d44d0746b0_0 .net *"_s10", 0 0, L_0x55d44ea304c0;  1 drivers
v0x55d44d074790_0 .net *"_s4", 0 0, L_0x55d44ea30280;  1 drivers
v0x55d44d071700_0 .net *"_s6", 0 0, L_0x55d44ea302f0;  1 drivers
v0x55d44d0717e0_0 .net *"_s8", 0 0, L_0x55d44ea303b0;  1 drivers
v0x55d44d078a30_0 .net "a", 0 0, L_0x55d44ea30640;  1 drivers
v0x55d44d078af0_0 .net "b", 0 0, L_0x55d44ea30800;  1 drivers
v0x55d44d079e60_0 .net "ca", 0 0, L_0x55d44ea30530;  1 drivers
v0x55d44d079f00_0 .net "cin", 0 0, L_0x55d44ea309c0;  1 drivers
v0x55d44d075b90_0 .net "sum", 0 0, L_0x55d44ea30210;  1 drivers
S_0x55d44d06fc80 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44d0a9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d0598f0_0 .net "a", 3 0, L_0x55d44ea338c0;  1 drivers
v0x55d44d0599d0_0 .net "b", 3 0, L_0x55d44ea33960;  1 drivers
v0x55d44d05ad40_0 .net "ca", 3 0, L_0x55d44ea33750;  1 drivers
v0x55d44d05ae00_0 .net "cin", 3 0, L_0x55d44ea33a50;  1 drivers
v0x55d44d056a00_0 .net "sum", 3 0, L_0x55d44ea336b0;  1 drivers
L_0x55d44ea31670 .part L_0x55d44ea338c0, 0, 1;
L_0x55d44ea317a0 .part L_0x55d44ea33960, 0, 1;
L_0x55d44ea318d0 .part L_0x55d44ea33a50, 0, 1;
L_0x55d44ea31ee0 .part L_0x55d44ea338c0, 1, 1;
L_0x55d44ea32010 .part L_0x55d44ea33960, 1, 1;
L_0x55d44ea32140 .part L_0x55d44ea33a50, 1, 1;
L_0x55d44ea32880 .part L_0x55d44ea338c0, 2, 1;
L_0x55d44ea329b0 .part L_0x55d44ea33960, 2, 1;
L_0x55d44ea32b30 .part L_0x55d44ea33a50, 2, 1;
L_0x55d44ea33100 .part L_0x55d44ea338c0, 3, 1;
L_0x55d44ea332c0 .part L_0x55d44ea33960, 3, 1;
L_0x55d44ea33480 .part L_0x55d44ea33a50, 3, 1;
L_0x55d44ea336b0 .concat8 [ 1 1 1 1], L_0x55d44ea31110, L_0x55d44ea31a70, L_0x55d44ea32320, L_0x55d44ea32cd0;
L_0x55d44ea33750 .concat8 [ 1 1 1 1], L_0x55d44ea31560, L_0x55d44ea31dd0, L_0x55d44ea32770, L_0x55d44ea32ff0;
S_0x55d44d065550 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d06fc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea30b80 .functor XOR 1, L_0x55d44ea31670, L_0x55d44ea317a0, C4<0>, C4<0>;
L_0x55d44ea31110 .functor XOR 1, L_0x55d44ea30b80, L_0x55d44ea318d0, C4<0>, C4<0>;
L_0x55d44ea311d0 .functor AND 1, L_0x55d44ea31670, L_0x55d44ea317a0, C4<1>, C4<1>;
L_0x55d44ea312e0 .functor AND 1, L_0x55d44ea31670, L_0x55d44ea318d0, C4<1>, C4<1>;
L_0x55d44ea313a0 .functor OR 1, L_0x55d44ea311d0, L_0x55d44ea312e0, C4<0>, C4<0>;
L_0x55d44ea314b0 .functor AND 1, L_0x55d44ea318d0, L_0x55d44ea317a0, C4<1>, C4<1>;
L_0x55d44ea31560 .functor OR 1, L_0x55d44ea313a0, L_0x55d44ea314b0, C4<0>, C4<0>;
v0x55d44d06e060_0 .net *"_s0", 0 0, L_0x55d44ea30b80;  1 drivers
v0x55d44d06dc00_0 .net *"_s10", 0 0, L_0x55d44ea314b0;  1 drivers
v0x55d44d06dce0_0 .net *"_s4", 0 0, L_0x55d44ea311d0;  1 drivers
v0x55d44d065130_0 .net *"_s6", 0 0, L_0x55d44ea312e0;  1 drivers
v0x55d44d0651f0_0 .net *"_s8", 0 0, L_0x55d44ea313a0;  1 drivers
v0x55d44d06b090_0 .net "a", 0 0, L_0x55d44ea31670;  1 drivers
v0x55d44d06b150_0 .net "b", 0 0, L_0x55d44ea317a0;  1 drivers
v0x55d44d06acb0_0 .net "ca", 0 0, L_0x55d44ea31560;  1 drivers
v0x55d44d06ad50_0 .net "cin", 0 0, L_0x55d44ea318d0;  1 drivers
v0x55d44d0681f0_0 .net "sum", 0 0, L_0x55d44ea31110;  1 drivers
S_0x55d44d067d80 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d06fc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea31a00 .functor XOR 1, L_0x55d44ea31ee0, L_0x55d44ea32010, C4<0>, C4<0>;
L_0x55d44ea31a70 .functor XOR 1, L_0x55d44ea31a00, L_0x55d44ea32140, C4<0>, C4<0>;
L_0x55d44ea31ae0 .functor AND 1, L_0x55d44ea31ee0, L_0x55d44ea32010, C4<1>, C4<1>;
L_0x55d44ea31b50 .functor AND 1, L_0x55d44ea31ee0, L_0x55d44ea32140, C4<1>, C4<1>;
L_0x55d44ea31c10 .functor OR 1, L_0x55d44ea31ae0, L_0x55d44ea31b50, C4<0>, C4<0>;
L_0x55d44ea31d20 .functor AND 1, L_0x55d44ea32140, L_0x55d44ea32010, C4<1>, C4<1>;
L_0x55d44ea31dd0 .functor OR 1, L_0x55d44ea31c10, L_0x55d44ea31d20, C4<0>, C4<0>;
v0x55d44d06c0e0_0 .net *"_s0", 0 0, L_0x55d44ea31a00;  1 drivers
v0x55d44d06c1c0_0 .net *"_s10", 0 0, L_0x55d44ea31d20;  1 drivers
v0x55d44d06d510_0 .net *"_s4", 0 0, L_0x55d44ea31ae0;  1 drivers
v0x55d44d06d600_0 .net *"_s6", 0 0, L_0x55d44ea31b50;  1 drivers
v0x55d44d069190_0 .net *"_s8", 0 0, L_0x55d44ea31c10;  1 drivers
v0x55d44d06a5c0_0 .net "a", 0 0, L_0x55d44ea31ee0;  1 drivers
v0x55d44d06a680_0 .net "b", 0 0, L_0x55d44ea32010;  1 drivers
v0x55d44d066240_0 .net "ca", 0 0, L_0x55d44ea31dd0;  1 drivers
v0x55d44d0662e0_0 .net "cin", 0 0, L_0x55d44ea32140;  1 drivers
v0x55d44d067670_0 .net "sum", 0 0, L_0x55d44ea31a70;  1 drivers
S_0x55d44d063330 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d06fc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea322b0 .functor XOR 1, L_0x55d44ea32880, L_0x55d44ea329b0, C4<0>, C4<0>;
L_0x55d44ea32320 .functor XOR 1, L_0x55d44ea322b0, L_0x55d44ea32b30, C4<0>, C4<0>;
L_0x55d44ea323e0 .functor AND 1, L_0x55d44ea32880, L_0x55d44ea329b0, C4<1>, C4<1>;
L_0x55d44ea324f0 .functor AND 1, L_0x55d44ea32880, L_0x55d44ea32b30, C4<1>, C4<1>;
L_0x55d44ea325b0 .functor OR 1, L_0x55d44ea323e0, L_0x55d44ea324f0, C4<0>, C4<0>;
L_0x55d44ea326c0 .functor AND 1, L_0x55d44ea32b30, L_0x55d44ea329b0, C4<1>, C4<1>;
L_0x55d44ea32770 .functor OR 1, L_0x55d44ea325b0, L_0x55d44ea326c0, C4<0>, C4<0>;
v0x55d44d064740_0 .net *"_s0", 0 0, L_0x55d44ea322b0;  1 drivers
v0x55d44d058c00_0 .net *"_s10", 0 0, L_0x55d44ea326c0;  1 drivers
v0x55d44d058ce0_0 .net *"_s4", 0 0, L_0x55d44ea323e0;  1 drivers
v0x55d44d061690_0 .net *"_s6", 0 0, L_0x55d44ea324f0;  1 drivers
v0x55d44d061770_0 .net *"_s8", 0 0, L_0x55d44ea325b0;  1 drivers
v0x55d44d0612d0_0 .net "a", 0 0, L_0x55d44ea32880;  1 drivers
v0x55d44d061390_0 .net "b", 0 0, L_0x55d44ea329b0;  1 drivers
v0x55d44d0587e0_0 .net "ca", 0 0, L_0x55d44ea32770;  1 drivers
v0x55d44d0588a0_0 .net "cin", 0 0, L_0x55d44ea32b30;  1 drivers
v0x55d44d05e7f0_0 .net "sum", 0 0, L_0x55d44ea32320;  1 drivers
S_0x55d44d05b7f0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d06fc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea32c60 .functor XOR 1, L_0x55d44ea33100, L_0x55d44ea332c0, C4<0>, C4<0>;
L_0x55d44ea32cd0 .functor XOR 1, L_0x55d44ea32c60, L_0x55d44ea33480, C4<0>, C4<0>;
L_0x55d44ea32d40 .functor AND 1, L_0x55d44ea33100, L_0x55d44ea332c0, C4<1>, C4<1>;
L_0x55d44ea32db0 .functor AND 1, L_0x55d44ea33100, L_0x55d44ea33480, C4<1>, C4<1>;
L_0x55d44ea32e70 .functor OR 1, L_0x55d44ea32d40, L_0x55d44ea32db0, C4<0>, C4<0>;
L_0x55d44ea32f80 .functor AND 1, L_0x55d44ea33480, L_0x55d44ea332c0, C4<1>, C4<1>;
L_0x55d44ea32ff0 .functor OR 1, L_0x55d44ea32e70, L_0x55d44ea32f80, C4<0>, C4<0>;
v0x55d44d05b410_0 .net *"_s0", 0 0, L_0x55d44ea32c60;  1 drivers
v0x55d44d05b4f0_0 .net *"_s10", 0 0, L_0x55d44ea32f80;  1 drivers
v0x55d44d058460_0 .net *"_s4", 0 0, L_0x55d44ea32d40;  1 drivers
v0x55d44d058530_0 .net *"_s6", 0 0, L_0x55d44ea32db0;  1 drivers
v0x55d44d05f7b0_0 .net *"_s8", 0 0, L_0x55d44ea32e70;  1 drivers
v0x55d44d060bc0_0 .net "a", 0 0, L_0x55d44ea33100;  1 drivers
v0x55d44d060c80_0 .net "b", 0 0, L_0x55d44ea332c0;  1 drivers
v0x55d44d05c840_0 .net "ca", 0 0, L_0x55d44ea32ff0;  1 drivers
v0x55d44d05c8e0_0 .net "cin", 0 0, L_0x55d44ea33480;  1 drivers
v0x55d44d05dd20_0 .net "sum", 0 0, L_0x55d44ea32cd0;  1 drivers
S_0x55d44d057d70 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44d0a9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d0428a0_0 .net "a", 3 0, L_0x55d44ea36260;  1 drivers
v0x55d44d0429a0_0 .net "b", 3 0, L_0x55d44ea36390;  1 drivers
v0x55d44d043cd0_0 .net "ca", 3 0, L_0x55d44ea360f0;  1 drivers
v0x55d44d043d90_0 .net "cin", 3 0, L_0x55d44ea364c0;  1 drivers
v0x55d44d03f950_0 .net "sum", 3 0, L_0x55d44ea36050;  1 drivers
L_0x55d44ea34010 .part L_0x55d44ea36260, 0, 1;
L_0x55d44ea34140 .part L_0x55d44ea36390, 0, 1;
L_0x55d44ea34270 .part L_0x55d44ea364c0, 0, 1;
L_0x55d44ea34880 .part L_0x55d44ea36260, 1, 1;
L_0x55d44ea349b0 .part L_0x55d44ea36390, 1, 1;
L_0x55d44ea34ae0 .part L_0x55d44ea364c0, 1, 1;
L_0x55d44ea35220 .part L_0x55d44ea36260, 2, 1;
L_0x55d44ea35350 .part L_0x55d44ea36390, 2, 1;
L_0x55d44ea354d0 .part L_0x55d44ea364c0, 2, 1;
L_0x55d44ea35aa0 .part L_0x55d44ea36260, 3, 1;
L_0x55d44ea35c60 .part L_0x55d44ea36390, 3, 1;
L_0x55d44ea35e20 .part L_0x55d44ea364c0, 3, 1;
L_0x55d44ea36050 .concat8 [ 1 1 1 1], L_0x55d44ea33af0, L_0x55d44ea34410, L_0x55d44ea34cc0, L_0x55d44ea35670;
L_0x55d44ea360f0 .concat8 [ 1 1 1 1], L_0x55d44ea33f00, L_0x55d44ea34770, L_0x55d44ea35110, L_0x55d44ea35990;
S_0x55d44d054c50 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d057d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea33640 .functor XOR 1, L_0x55d44ea34010, L_0x55d44ea34140, C4<0>, C4<0>;
L_0x55d44ea33af0 .functor XOR 1, L_0x55d44ea33640, L_0x55d44ea34270, C4<0>, C4<0>;
L_0x55d44ea33bb0 .functor AND 1, L_0x55d44ea34010, L_0x55d44ea34140, C4<1>, C4<1>;
L_0x55d44ea33cc0 .functor AND 1, L_0x55d44ea34010, L_0x55d44ea34270, C4<1>, C4<1>;
L_0x55d44ea33d80 .functor OR 1, L_0x55d44ea33bb0, L_0x55d44ea33cc0, C4<0>, C4<0>;
L_0x55d44ea33e90 .functor AND 1, L_0x55d44ea34270, L_0x55d44ea34140, C4<1>, C4<1>;
L_0x55d44ea33f00 .functor OR 1, L_0x55d44ea33d80, L_0x55d44ea33e90, C4<0>, C4<0>;
v0x55d44d0548f0_0 .net *"_s0", 0 0, L_0x55d44ea33640;  1 drivers
v0x55d44d04bda0_0 .net *"_s10", 0 0, L_0x55d44ea33e90;  1 drivers
v0x55d44d04be80_0 .net *"_s4", 0 0, L_0x55d44ea33bb0;  1 drivers
v0x55d44d051d00_0 .net *"_s6", 0 0, L_0x55d44ea33cc0;  1 drivers
v0x55d44d051de0_0 .net *"_s8", 0 0, L_0x55d44ea33d80;  1 drivers
v0x55d44d051940_0 .net "a", 0 0, L_0x55d44ea34010;  1 drivers
v0x55d44d051a00_0 .net "b", 0 0, L_0x55d44ea34140;  1 drivers
v0x55d44d04edb0_0 .net "ca", 0 0, L_0x55d44ea33f00;  1 drivers
v0x55d44d04ee70_0 .net "cin", 0 0, L_0x55d44ea34270;  1 drivers
v0x55d44d04ea80_0 .net "sum", 0 0, L_0x55d44ea33af0;  1 drivers
S_0x55d44d052d50 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d057d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea343a0 .functor XOR 1, L_0x55d44ea34880, L_0x55d44ea349b0, C4<0>, C4<0>;
L_0x55d44ea34410 .functor XOR 1, L_0x55d44ea343a0, L_0x55d44ea34ae0, C4<0>, C4<0>;
L_0x55d44ea34480 .functor AND 1, L_0x55d44ea34880, L_0x55d44ea349b0, C4<1>, C4<1>;
L_0x55d44ea344f0 .functor AND 1, L_0x55d44ea34880, L_0x55d44ea34ae0, C4<1>, C4<1>;
L_0x55d44ea345b0 .functor OR 1, L_0x55d44ea34480, L_0x55d44ea344f0, C4<0>, C4<0>;
L_0x55d44ea346c0 .functor AND 1, L_0x55d44ea34ae0, L_0x55d44ea349b0, C4<1>, C4<1>;
L_0x55d44ea34770 .functor OR 1, L_0x55d44ea345b0, L_0x55d44ea346c0, C4<0>, C4<0>;
v0x55d44d04bb00_0 .net *"_s0", 0 0, L_0x55d44ea343a0;  1 drivers
v0x55d44d0541a0_0 .net *"_s10", 0 0, L_0x55d44ea346c0;  1 drivers
v0x55d44d054280_0 .net *"_s4", 0 0, L_0x55d44ea34480;  1 drivers
v0x55d44d04fe50_0 .net *"_s6", 0 0, L_0x55d44ea344f0;  1 drivers
v0x55d44d051230_0 .net *"_s8", 0 0, L_0x55d44ea345b0;  1 drivers
v0x55d44d04ceb0_0 .net "a", 0 0, L_0x55d44ea34880;  1 drivers
v0x55d44d04cf70_0 .net "b", 0 0, L_0x55d44ea349b0;  1 drivers
v0x55d44d04e2e0_0 .net "ca", 0 0, L_0x55d44ea34770;  1 drivers
v0x55d44d04e380_0 .net "cin", 0 0, L_0x55d44ea34ae0;  1 drivers
v0x55d44d04a050_0 .net "sum", 0 0, L_0x55d44ea34410;  1 drivers
S_0x55d44d04b330 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d057d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea34c50 .functor XOR 1, L_0x55d44ea35220, L_0x55d44ea35350, C4<0>, C4<0>;
L_0x55d44ea34cc0 .functor XOR 1, L_0x55d44ea34c50, L_0x55d44ea354d0, C4<0>, C4<0>;
L_0x55d44ea34d80 .functor AND 1, L_0x55d44ea35220, L_0x55d44ea35350, C4<1>, C4<1>;
L_0x55d44ea34e90 .functor AND 1, L_0x55d44ea35220, L_0x55d44ea354d0, C4<1>, C4<1>;
L_0x55d44ea34f50 .functor OR 1, L_0x55d44ea34d80, L_0x55d44ea34e90, C4<0>, C4<0>;
L_0x55d44ea35060 .functor AND 1, L_0x55d44ea354d0, L_0x55d44ea35350, C4<1>, C4<1>;
L_0x55d44ea35110 .functor OR 1, L_0x55d44ea34f50, L_0x55d44ea35060, C4<0>, C4<0>;
v0x55d44d048ab0_0 .net *"_s0", 0 0, L_0x55d44ea34c50;  1 drivers
v0x55d44d03c0e0_0 .net *"_s10", 0 0, L_0x55d44ea35060;  1 drivers
v0x55d44d03c1c0_0 .net *"_s4", 0 0, L_0x55d44ea34d80;  1 drivers
v0x55d44d02f790_0 .net *"_s6", 0 0, L_0x55d44ea34e90;  1 drivers
v0x55d44d02f870_0 .net *"_s8", 0 0, L_0x55d44ea34f50;  1 drivers
v0x55d44d03ec60_0 .net "a", 0 0, L_0x55d44ea35220;  1 drivers
v0x55d44d03ed20_0 .net "b", 0 0, L_0x55d44ea35350;  1 drivers
v0x55d44d0476f0_0 .net "ca", 0 0, L_0x55d44ea35110;  1 drivers
v0x55d44d047790_0 .net "cin", 0 0, L_0x55d44ea354d0;  1 drivers
v0x55d44d0473c0_0 .net "sum", 0 0, L_0x55d44ea34cc0;  1 drivers
S_0x55d44d03e840 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d057d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea35600 .functor XOR 1, L_0x55d44ea35aa0, L_0x55d44ea35c60, C4<0>, C4<0>;
L_0x55d44ea35670 .functor XOR 1, L_0x55d44ea35600, L_0x55d44ea35e20, C4<0>, C4<0>;
L_0x55d44ea356e0 .functor AND 1, L_0x55d44ea35aa0, L_0x55d44ea35c60, C4<1>, C4<1>;
L_0x55d44ea35750 .functor AND 1, L_0x55d44ea35aa0, L_0x55d44ea35e20, C4<1>, C4<1>;
L_0x55d44ea35810 .functor OR 1, L_0x55d44ea356e0, L_0x55d44ea35750, C4<0>, C4<0>;
L_0x55d44ea35920 .functor AND 1, L_0x55d44ea35e20, L_0x55d44ea35c60, C4<1>, C4<1>;
L_0x55d44ea35990 .functor OR 1, L_0x55d44ea35810, L_0x55d44ea35920, C4<0>, C4<0>;
v0x55d44d044820_0 .net *"_s0", 0 0, L_0x55d44ea35600;  1 drivers
v0x55d44d0443c0_0 .net *"_s10", 0 0, L_0x55d44ea35920;  1 drivers
v0x55d44d0444a0_0 .net *"_s4", 0 0, L_0x55d44ea356e0;  1 drivers
v0x55d44d041850_0 .net *"_s6", 0 0, L_0x55d44ea35750;  1 drivers
v0x55d44d041930_0 .net *"_s8", 0 0, L_0x55d44ea35810;  1 drivers
v0x55d44d0414e0_0 .net "a", 0 0, L_0x55d44ea35aa0;  1 drivers
v0x55d44d03e4c0_0 .net "b", 0 0, L_0x55d44ea35c60;  1 drivers
v0x55d44d03e580_0 .net "ca", 0 0, L_0x55d44ea35990;  1 drivers
v0x55d44d0457f0_0 .net "cin", 0 0, L_0x55d44ea35e20;  1 drivers
v0x55d44d046c20_0 .net "sum", 0 0, L_0x55d44ea35670;  1 drivers
S_0x55d44d032310 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44d0a8b50;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44cfd57c0_0 .net "a", 15 0, L_0x55d44ea41770;  1 drivers
v0x55d44cfd58a0_0 .net "b", 15 0, L_0x55d44ea41860;  1 drivers
v0x55d44cfd6b50_0 .net "ca", 15 0, L_0x55d44ea41510;  1 drivers
v0x55d44cfd6bf0_0 .net "cin", 15 0, L_0x55d44ea41950;  1 drivers
v0x55d44cfcb090_0 .net "sum", 15 0, L_0x55d44ea41470;  1 drivers
L_0x55d44ea39280 .part L_0x55d44ea41770, 0, 4;
L_0x55d44ea39320 .part L_0x55d44ea41860, 0, 4;
L_0x55d44ea393c0 .part L_0x55d44ea41950, 0, 4;
L_0x55d44ea3bc10 .part L_0x55d44ea41770, 4, 4;
L_0x55d44ea3bd00 .part L_0x55d44ea41860, 4, 4;
L_0x55d44ea3bdf0 .part L_0x55d44ea41950, 4, 4;
L_0x55d44ea3e6d0 .part L_0x55d44ea41770, 8, 4;
L_0x55d44ea3e770 .part L_0x55d44ea41860, 8, 4;
L_0x55d44ea3e860 .part L_0x55d44ea41950, 8, 4;
L_0x55d44ea41070 .part L_0x55d44ea41770, 12, 4;
L_0x55d44ea411a0 .part L_0x55d44ea41860, 12, 4;
L_0x55d44ea412d0 .part L_0x55d44ea41950, 12, 4;
L_0x55d44ea41470 .concat8 [ 4 4 4 4], L_0x55d44ea39070, L_0x55d44ea3ba00, L_0x55d44ea3e4c0, L_0x55d44ea40e60;
L_0x55d44ea41510 .concat8 [ 4 4 4 4], L_0x55d44ea39110, L_0x55d44ea3baa0, L_0x55d44ea3e560, L_0x55d44ea40f00;
S_0x55d44d03a9c0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44d032310;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d024b30_0 .net "a", 3 0, L_0x55d44ea39280;  1 drivers
v0x55d44d024c10_0 .net "b", 3 0, L_0x55d44ea39320;  1 drivers
v0x55d44d018f80_0 .net "ca", 3 0, L_0x55d44ea39110;  1 drivers
v0x55d44d019040_0 .net "cin", 3 0, L_0x55d44ea393c0;  1 drivers
v0x55d44d021a10_0 .net "sum", 3 0, L_0x55d44ea39070;  1 drivers
L_0x55d44ea37030 .part L_0x55d44ea39280, 0, 1;
L_0x55d44ea37160 .part L_0x55d44ea39320, 0, 1;
L_0x55d44ea37290 .part L_0x55d44ea393c0, 0, 1;
L_0x55d44ea378a0 .part L_0x55d44ea39280, 1, 1;
L_0x55d44ea379d0 .part L_0x55d44ea39320, 1, 1;
L_0x55d44ea37b00 .part L_0x55d44ea393c0, 1, 1;
L_0x55d44ea38240 .part L_0x55d44ea39280, 2, 1;
L_0x55d44ea38370 .part L_0x55d44ea39320, 2, 1;
L_0x55d44ea384f0 .part L_0x55d44ea393c0, 2, 1;
L_0x55d44ea38ac0 .part L_0x55d44ea39280, 3, 1;
L_0x55d44ea38c80 .part L_0x55d44ea39320, 3, 1;
L_0x55d44ea38e40 .part L_0x55d44ea393c0, 3, 1;
L_0x55d44ea39070 .concat8 [ 1 1 1 1], L_0x55d44ea35fe0, L_0x55d44ea37430, L_0x55d44ea37ce0, L_0x55d44ea38690;
L_0x55d44ea39110 .concat8 [ 1 1 1 1], L_0x55d44ea36f20, L_0x55d44ea37790, L_0x55d44ea38130, L_0x55d44ea389b0;
S_0x55d44d031ef0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d03a9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea365f0 .functor XOR 1, L_0x55d44ea37030, L_0x55d44ea37160, C4<0>, C4<0>;
L_0x55d44ea35fe0 .functor XOR 1, L_0x55d44ea365f0, L_0x55d44ea37290, C4<0>, C4<0>;
L_0x55d44ea36b90 .functor AND 1, L_0x55d44ea37030, L_0x55d44ea37160, C4<1>, C4<1>;
L_0x55d44ea36ca0 .functor AND 1, L_0x55d44ea37030, L_0x55d44ea37290, C4<1>, C4<1>;
L_0x55d44ea36d60 .functor OR 1, L_0x55d44ea36b90, L_0x55d44ea36ca0, C4<0>, C4<0>;
L_0x55d44ea36e70 .functor AND 1, L_0x55d44ea37290, L_0x55d44ea37160, C4<1>, C4<1>;
L_0x55d44ea36f20 .functor OR 1, L_0x55d44ea36d60, L_0x55d44ea36e70, C4<0>, C4<0>;
v0x55d44d037f50_0 .net *"_s0", 0 0, L_0x55d44ea365f0;  1 drivers
v0x55d44d037a70_0 .net *"_s10", 0 0, L_0x55d44ea36e70;  1 drivers
v0x55d44d037b50_0 .net *"_s4", 0 0, L_0x55d44ea36b90;  1 drivers
v0x55d44d034f00_0 .net *"_s6", 0 0, L_0x55d44ea36ca0;  1 drivers
v0x55d44d034fe0_0 .net *"_s8", 0 0, L_0x55d44ea36d60;  1 drivers
v0x55d44d034b90_0 .net "a", 0 0, L_0x55d44ea37030;  1 drivers
v0x55d44d031b70_0 .net "b", 0 0, L_0x55d44ea37160;  1 drivers
v0x55d44d031c30_0 .net "ca", 0 0, L_0x55d44ea36f20;  1 drivers
v0x55d44d038ea0_0 .net "cin", 0 0, L_0x55d44ea37290;  1 drivers
v0x55d44d03a2d0_0 .net "sum", 0 0, L_0x55d44ea35fe0;  1 drivers
S_0x55d44d035f50 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d03a9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea373c0 .functor XOR 1, L_0x55d44ea378a0, L_0x55d44ea379d0, C4<0>, C4<0>;
L_0x55d44ea37430 .functor XOR 1, L_0x55d44ea373c0, L_0x55d44ea37b00, C4<0>, C4<0>;
L_0x55d44ea374a0 .functor AND 1, L_0x55d44ea378a0, L_0x55d44ea379d0, C4<1>, C4<1>;
L_0x55d44ea37510 .functor AND 1, L_0x55d44ea378a0, L_0x55d44ea37b00, C4<1>, C4<1>;
L_0x55d44ea375d0 .functor OR 1, L_0x55d44ea374a0, L_0x55d44ea37510, C4<0>, C4<0>;
L_0x55d44ea376e0 .functor AND 1, L_0x55d44ea37b00, L_0x55d44ea379d0, C4<1>, C4<1>;
L_0x55d44ea37790 .functor OR 1, L_0x55d44ea375d0, L_0x55d44ea376e0, C4<0>, C4<0>;
v0x55d44d037400_0 .net *"_s0", 0 0, L_0x55d44ea373c0;  1 drivers
v0x55d44d033000_0 .net *"_s10", 0 0, L_0x55d44ea376e0;  1 drivers
v0x55d44d0330e0_0 .net *"_s4", 0 0, L_0x55d44ea374a0;  1 drivers
v0x55d44d034430_0 .net *"_s6", 0 0, L_0x55d44ea37510;  1 drivers
v0x55d44d034510_0 .net *"_s8", 0 0, L_0x55d44ea375d0;  1 drivers
v0x55d44d0300f0_0 .net "a", 0 0, L_0x55d44ea378a0;  1 drivers
v0x55d44d0301b0_0 .net "b", 0 0, L_0x55d44ea379d0;  1 drivers
v0x55d44d031480_0 .net "ca", 0 0, L_0x55d44ea37790;  1 drivers
v0x55d44d031520_0 .net "cin", 0 0, L_0x55d44ea37b00;  1 drivers
v0x55d44d025a70_0 .net "sum", 0 0, L_0x55d44ea37430;  1 drivers
S_0x55d44d02e450 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d03a9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea37c70 .functor XOR 1, L_0x55d44ea38240, L_0x55d44ea38370, C4<0>, C4<0>;
L_0x55d44ea37ce0 .functor XOR 1, L_0x55d44ea37c70, L_0x55d44ea384f0, C4<0>, C4<0>;
L_0x55d44ea37da0 .functor AND 1, L_0x55d44ea38240, L_0x55d44ea38370, C4<1>, C4<1>;
L_0x55d44ea37eb0 .functor AND 1, L_0x55d44ea38240, L_0x55d44ea384f0, C4<1>, C4<1>;
L_0x55d44ea37f70 .functor OR 1, L_0x55d44ea37da0, L_0x55d44ea37eb0, C4<0>, C4<0>;
L_0x55d44ea38080 .functor AND 1, L_0x55d44ea384f0, L_0x55d44ea38370, C4<1>, C4<1>;
L_0x55d44ea38130 .functor OR 1, L_0x55d44ea37f70, L_0x55d44ea38080, C4<0>, C4<0>;
v0x55d44d02e0f0_0 .net *"_s0", 0 0, L_0x55d44ea37c70;  1 drivers
v0x55d44d0255a0_0 .net *"_s10", 0 0, L_0x55d44ea38080;  1 drivers
v0x55d44d025680_0 .net *"_s4", 0 0, L_0x55d44ea37da0;  1 drivers
v0x55d44d02b500_0 .net *"_s6", 0 0, L_0x55d44ea37eb0;  1 drivers
v0x55d44d02b5e0_0 .net *"_s8", 0 0, L_0x55d44ea37f70;  1 drivers
v0x55d44d02b190_0 .net "a", 0 0, L_0x55d44ea38240;  1 drivers
v0x55d44d0285b0_0 .net "b", 0 0, L_0x55d44ea38370;  1 drivers
v0x55d44d028670_0 .net "ca", 0 0, L_0x55d44ea38130;  1 drivers
v0x55d44d0281d0_0 .net "cin", 0 0, L_0x55d44ea384f0;  1 drivers
v0x55d44d025220_0 .net "sum", 0 0, L_0x55d44ea37ce0;  1 drivers
S_0x55d44d02c550 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d03a9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea38620 .functor XOR 1, L_0x55d44ea38ac0, L_0x55d44ea38c80, C4<0>, C4<0>;
L_0x55d44ea38690 .functor XOR 1, L_0x55d44ea38620, L_0x55d44ea38e40, C4<0>, C4<0>;
L_0x55d44ea38700 .functor AND 1, L_0x55d44ea38ac0, L_0x55d44ea38c80, C4<1>, C4<1>;
L_0x55d44ea38770 .functor AND 1, L_0x55d44ea38ac0, L_0x55d44ea38e40, C4<1>, C4<1>;
L_0x55d44ea38830 .functor OR 1, L_0x55d44ea38700, L_0x55d44ea38770, C4<0>, C4<0>;
L_0x55d44ea38940 .functor AND 1, L_0x55d44ea38e40, L_0x55d44ea38c80, C4<1>, C4<1>;
L_0x55d44ea389b0 .functor OR 1, L_0x55d44ea38830, L_0x55d44ea38940, C4<0>, C4<0>;
v0x55d44d02da00_0 .net *"_s0", 0 0, L_0x55d44ea38620;  1 drivers
v0x55d44d029600_0 .net *"_s10", 0 0, L_0x55d44ea38940;  1 drivers
v0x55d44d0296e0_0 .net *"_s4", 0 0, L_0x55d44ea38700;  1 drivers
v0x55d44d02aa30_0 .net *"_s6", 0 0, L_0x55d44ea38770;  1 drivers
v0x55d44d02ab10_0 .net *"_s8", 0 0, L_0x55d44ea38830;  1 drivers
v0x55d44d0266b0_0 .net "a", 0 0, L_0x55d44ea38ac0;  1 drivers
v0x55d44d026750_0 .net "b", 0 0, L_0x55d44ea38c80;  1 drivers
v0x55d44d027ae0_0 .net "ca", 0 0, L_0x55d44ea389b0;  1 drivers
v0x55d44d027ba0_0 .net "cin", 0 0, L_0x55d44ea38e40;  1 drivers
v0x55d44d023850_0 .net "sum", 0 0, L_0x55d44ea38690;  1 drivers
S_0x55d44d021630 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44d032310;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d00cd40_0 .net "a", 3 0, L_0x55d44ea3bc10;  1 drivers
v0x55d44d00ce40_0 .net "b", 3 0, L_0x55d44ea3bd00;  1 drivers
v0x55d44d008a00_0 .net "ca", 3 0, L_0x55d44ea3baa0;  1 drivers
v0x55d44d008ac0_0 .net "cin", 3 0, L_0x55d44ea3bdf0;  1 drivers
v0x55d44d009d90_0 .net "sum", 3 0, L_0x55d44ea3ba00;  1 drivers
L_0x55d44ea399c0 .part L_0x55d44ea3bc10, 0, 1;
L_0x55d44ea39af0 .part L_0x55d44ea3bd00, 0, 1;
L_0x55d44ea39c20 .part L_0x55d44ea3bdf0, 0, 1;
L_0x55d44ea3a230 .part L_0x55d44ea3bc10, 1, 1;
L_0x55d44ea3a360 .part L_0x55d44ea3bd00, 1, 1;
L_0x55d44ea3a490 .part L_0x55d44ea3bdf0, 1, 1;
L_0x55d44ea3abd0 .part L_0x55d44ea3bc10, 2, 1;
L_0x55d44ea3ad00 .part L_0x55d44ea3bd00, 2, 1;
L_0x55d44ea3ae80 .part L_0x55d44ea3bdf0, 2, 1;
L_0x55d44ea3b450 .part L_0x55d44ea3bc10, 3, 1;
L_0x55d44ea3b610 .part L_0x55d44ea3bd00, 3, 1;
L_0x55d44ea3b7d0 .part L_0x55d44ea3bdf0, 3, 1;
L_0x55d44ea3ba00 .concat8 [ 1 1 1 1], L_0x55d44ea39460, L_0x55d44ea39dc0, L_0x55d44ea3a670, L_0x55d44ea3b020;
L_0x55d44ea3baa0 .concat8 [ 1 1 1 1], L_0x55d44ea398b0, L_0x55d44ea3a120, L_0x55d44ea3aac0, L_0x55d44ea3b340;
S_0x55d44d01eac0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d021630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea39000 .functor XOR 1, L_0x55d44ea399c0, L_0x55d44ea39af0, C4<0>, C4<0>;
L_0x55d44ea39460 .functor XOR 1, L_0x55d44ea39000, L_0x55d44ea39c20, C4<0>, C4<0>;
L_0x55d44ea39520 .functor AND 1, L_0x55d44ea399c0, L_0x55d44ea39af0, C4<1>, C4<1>;
L_0x55d44ea39630 .functor AND 1, L_0x55d44ea399c0, L_0x55d44ea39c20, C4<1>, C4<1>;
L_0x55d44ea396f0 .functor OR 1, L_0x55d44ea39520, L_0x55d44ea39630, C4<0>, C4<0>;
L_0x55d44ea39800 .functor AND 1, L_0x55d44ea39c20, L_0x55d44ea39af0, C4<1>, C4<1>;
L_0x55d44ea398b0 .functor OR 1, L_0x55d44ea396f0, L_0x55d44ea39800, C4<0>, C4<0>;
v0x55d44d01e6e0_0 .net *"_s0", 0 0, L_0x55d44ea39000;  1 drivers
v0x55d44d01e780_0 .net *"_s10", 0 0, L_0x55d44ea39800;  1 drivers
v0x55d44d01bb70_0 .net *"_s4", 0 0, L_0x55d44ea39520;  1 drivers
v0x55d44d01bc40_0 .net *"_s6", 0 0, L_0x55d44ea39630;  1 drivers
v0x55d44d01b7b0_0 .net *"_s8", 0 0, L_0x55d44ea396f0;  1 drivers
v0x55d44d0187e0_0 .net "a", 0 0, L_0x55d44ea399c0;  1 drivers
v0x55d44d0188a0_0 .net "b", 0 0, L_0x55d44ea39af0;  1 drivers
v0x55d44d01fb10_0 .net "ca", 0 0, L_0x55d44ea398b0;  1 drivers
v0x55d44d01fbb0_0 .net "cin", 0 0, L_0x55d44ea39c20;  1 drivers
v0x55d44d020ff0_0 .net "sum", 0 0, L_0x55d44ea39460;  1 drivers
S_0x55d44d01cbc0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d021630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea39d50 .functor XOR 1, L_0x55d44ea3a230, L_0x55d44ea3a360, C4<0>, C4<0>;
L_0x55d44ea39dc0 .functor XOR 1, L_0x55d44ea39d50, L_0x55d44ea3a490, C4<0>, C4<0>;
L_0x55d44ea39e30 .functor AND 1, L_0x55d44ea3a230, L_0x55d44ea3a360, C4<1>, C4<1>;
L_0x55d44ea39ea0 .functor AND 1, L_0x55d44ea3a230, L_0x55d44ea3a490, C4<1>, C4<1>;
L_0x55d44ea39f60 .functor OR 1, L_0x55d44ea39e30, L_0x55d44ea39ea0, C4<0>, C4<0>;
L_0x55d44ea3a070 .functor AND 1, L_0x55d44ea3a490, L_0x55d44ea3a360, C4<1>, C4<1>;
L_0x55d44ea3a120 .functor OR 1, L_0x55d44ea39f60, L_0x55d44ea3a070, C4<0>, C4<0>;
v0x55d44d01e070_0 .net *"_s0", 0 0, L_0x55d44ea39d50;  1 drivers
v0x55d44d019c70_0 .net *"_s10", 0 0, L_0x55d44ea3a070;  1 drivers
v0x55d44d019d50_0 .net *"_s4", 0 0, L_0x55d44ea39e30;  1 drivers
v0x55d44d01b0a0_0 .net *"_s6", 0 0, L_0x55d44ea39ea0;  1 drivers
v0x55d44d01b180_0 .net *"_s8", 0 0, L_0x55d44ea39f60;  1 drivers
v0x55d44d016d30_0 .net "a", 0 0, L_0x55d44ea3a230;  1 drivers
v0x55d44d0180f0_0 .net "b", 0 0, L_0x55d44ea3a360;  1 drivers
v0x55d44d0181b0_0 .net "ca", 0 0, L_0x55d44ea3a120;  1 drivers
v0x55d44d015560_0 .net "cin", 0 0, L_0x55d44ea3a490;  1 drivers
v0x55d44d0080a0_0 .net "sum", 0 0, L_0x55d44ea39dc0;  1 drivers
S_0x55d44cffb750 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d021630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea3a600 .functor XOR 1, L_0x55d44ea3abd0, L_0x55d44ea3ad00, C4<0>, C4<0>;
L_0x55d44ea3a670 .functor XOR 1, L_0x55d44ea3a600, L_0x55d44ea3ae80, C4<0>, C4<0>;
L_0x55d44ea3a730 .functor AND 1, L_0x55d44ea3abd0, L_0x55d44ea3ad00, C4<1>, C4<1>;
L_0x55d44ea3a840 .functor AND 1, L_0x55d44ea3abd0, L_0x55d44ea3ae80, C4<1>, C4<1>;
L_0x55d44ea3a900 .functor OR 1, L_0x55d44ea3a730, L_0x55d44ea3a840, C4<0>, C4<0>;
L_0x55d44ea3aa10 .functor AND 1, L_0x55d44ea3ae80, L_0x55d44ea3ad00, C4<1>, C4<1>;
L_0x55d44ea3aac0 .functor OR 1, L_0x55d44ea3a900, L_0x55d44ea3aa10, C4<0>, C4<0>;
v0x55d44d00aca0_0 .net *"_s0", 0 0, L_0x55d44ea3a600;  1 drivers
v0x55d44d0136b0_0 .net *"_s10", 0 0, L_0x55d44ea3aa10;  1 drivers
v0x55d44d013790_0 .net *"_s4", 0 0, L_0x55d44ea3a730;  1 drivers
v0x55d44d0132d0_0 .net *"_s6", 0 0, L_0x55d44ea3a840;  1 drivers
v0x55d44d0133b0_0 .net *"_s8", 0 0, L_0x55d44ea3a900;  1 drivers
v0x55d44d00a800_0 .net "a", 0 0, L_0x55d44ea3abd0;  1 drivers
v0x55d44d00a8c0_0 .net "b", 0 0, L_0x55d44ea3ad00;  1 drivers
v0x55d44d010760_0 .net "ca", 0 0, L_0x55d44ea3aac0;  1 drivers
v0x55d44d010800_0 .net "cin", 0 0, L_0x55d44ea3ae80;  1 drivers
v0x55d44d010430_0 .net "sum", 0 0, L_0x55d44ea3a670;  1 drivers
S_0x55d44d00d810 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d021630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea3afb0 .functor XOR 1, L_0x55d44ea3b450, L_0x55d44ea3b610, C4<0>, C4<0>;
L_0x55d44ea3b020 .functor XOR 1, L_0x55d44ea3afb0, L_0x55d44ea3b7d0, C4<0>, C4<0>;
L_0x55d44ea3b090 .functor AND 1, L_0x55d44ea3b450, L_0x55d44ea3b610, C4<1>, C4<1>;
L_0x55d44ea3b100 .functor AND 1, L_0x55d44ea3b450, L_0x55d44ea3b7d0, C4<1>, C4<1>;
L_0x55d44ea3b1c0 .functor OR 1, L_0x55d44ea3b090, L_0x55d44ea3b100, C4<0>, C4<0>;
L_0x55d44ea3b2d0 .functor AND 1, L_0x55d44ea3b7d0, L_0x55d44ea3b610, C4<1>, C4<1>;
L_0x55d44ea3b340 .functor OR 1, L_0x55d44ea3b1c0, L_0x55d44ea3b2d0, C4<0>, C4<0>;
v0x55d44d00d4b0_0 .net *"_s0", 0 0, L_0x55d44ea3afb0;  1 drivers
v0x55d44d00a480_0 .net *"_s10", 0 0, L_0x55d44ea3b2d0;  1 drivers
v0x55d44d00a560_0 .net *"_s4", 0 0, L_0x55d44ea3b090;  1 drivers
v0x55d44d0117b0_0 .net *"_s6", 0 0, L_0x55d44ea3b100;  1 drivers
v0x55d44d011890_0 .net *"_s8", 0 0, L_0x55d44ea3b1c0;  1 drivers
v0x55d44d012c50_0 .net "a", 0 0, L_0x55d44ea3b450;  1 drivers
v0x55d44d00e860_0 .net "b", 0 0, L_0x55d44ea3b610;  1 drivers
v0x55d44d00e920_0 .net "ca", 0 0, L_0x55d44ea3b340;  1 drivers
v0x55d44d00fc90_0 .net "cin", 0 0, L_0x55d44ea3b7d0;  1 drivers
v0x55d44d00b910_0 .net "sum", 0 0, L_0x55d44ea3b020;  1 drivers
S_0x55d44cffe2d0 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44d032310;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44cff3aa0_0 .net "a", 3 0, L_0x55d44ea3e6d0;  1 drivers
v0x55d44cff3ba0_0 .net "b", 3 0, L_0x55d44ea3e770;  1 drivers
v0x55d44cfef760_0 .net "ca", 3 0, L_0x55d44ea3e560;  1 drivers
v0x55d44cfef820_0 .net "cin", 3 0, L_0x55d44ea3e860;  1 drivers
v0x55d44cff0af0_0 .net "sum", 3 0, L_0x55d44ea3e4c0;  1 drivers
L_0x55d44ea3c480 .part L_0x55d44ea3e6d0, 0, 1;
L_0x55d44ea3c5b0 .part L_0x55d44ea3e770, 0, 1;
L_0x55d44ea3c6e0 .part L_0x55d44ea3e860, 0, 1;
L_0x55d44ea3ccf0 .part L_0x55d44ea3e6d0, 1, 1;
L_0x55d44ea3ce20 .part L_0x55d44ea3e770, 1, 1;
L_0x55d44ea3cf50 .part L_0x55d44ea3e860, 1, 1;
L_0x55d44ea3d690 .part L_0x55d44ea3e6d0, 2, 1;
L_0x55d44ea3d7c0 .part L_0x55d44ea3e770, 2, 1;
L_0x55d44ea3d940 .part L_0x55d44ea3e860, 2, 1;
L_0x55d44ea3df10 .part L_0x55d44ea3e6d0, 3, 1;
L_0x55d44ea3e0d0 .part L_0x55d44ea3e770, 3, 1;
L_0x55d44ea3e290 .part L_0x55d44ea3e860, 3, 1;
L_0x55d44ea3e4c0 .concat8 [ 1 1 1 1], L_0x55d44ea3bf20, L_0x55d44ea3c880, L_0x55d44ea3d130, L_0x55d44ea3dae0;
L_0x55d44ea3e560 .concat8 [ 1 1 1 1], L_0x55d44ea3c370, L_0x55d44ea3cbe0, L_0x55d44ea3d580, L_0x55d44ea3de00;
S_0x55d44d006980 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44cffe2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea3b990 .functor XOR 1, L_0x55d44ea3c480, L_0x55d44ea3c5b0, C4<0>, C4<0>;
L_0x55d44ea3bf20 .functor XOR 1, L_0x55d44ea3b990, L_0x55d44ea3c6e0, C4<0>, C4<0>;
L_0x55d44ea3bfe0 .functor AND 1, L_0x55d44ea3c480, L_0x55d44ea3c5b0, C4<1>, C4<1>;
L_0x55d44ea3c0f0 .functor AND 1, L_0x55d44ea3c480, L_0x55d44ea3c6e0, C4<1>, C4<1>;
L_0x55d44ea3c1b0 .functor OR 1, L_0x55d44ea3bfe0, L_0x55d44ea3c0f0, C4<0>, C4<0>;
L_0x55d44ea3c2c0 .functor AND 1, L_0x55d44ea3c6e0, L_0x55d44ea3c5b0, C4<1>, C4<1>;
L_0x55d44ea3c370 .functor OR 1, L_0x55d44ea3c1b0, L_0x55d44ea3c2c0, C4<0>, C4<0>;
v0x55d44cffdeb0_0 .net *"_s0", 0 0, L_0x55d44ea3b990;  1 drivers
v0x55d44cffdf50_0 .net *"_s10", 0 0, L_0x55d44ea3c2c0;  1 drivers
v0x55d44d003e10_0 .net *"_s4", 0 0, L_0x55d44ea3bfe0;  1 drivers
v0x55d44d003f00_0 .net *"_s6", 0 0, L_0x55d44ea3c0f0;  1 drivers
v0x55d44d003a30_0 .net *"_s8", 0 0, L_0x55d44ea3c1b0;  1 drivers
v0x55d44d000ec0_0 .net "a", 0 0, L_0x55d44ea3c480;  1 drivers
v0x55d44d000f80_0 .net "b", 0 0, L_0x55d44ea3c5b0;  1 drivers
v0x55d44d000ae0_0 .net "ca", 0 0, L_0x55d44ea3c370;  1 drivers
v0x55d44d000b80_0 .net "cin", 0 0, L_0x55d44ea3c6e0;  1 drivers
v0x55d44cffdbe0_0 .net "sum", 0 0, L_0x55d44ea3bf20;  1 drivers
S_0x55d44d004e60 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44cffe2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea3c810 .functor XOR 1, L_0x55d44ea3ccf0, L_0x55d44ea3ce20, C4<0>, C4<0>;
L_0x55d44ea3c880 .functor XOR 1, L_0x55d44ea3c810, L_0x55d44ea3cf50, C4<0>, C4<0>;
L_0x55d44ea3c8f0 .functor AND 1, L_0x55d44ea3ccf0, L_0x55d44ea3ce20, C4<1>, C4<1>;
L_0x55d44ea3c960 .functor AND 1, L_0x55d44ea3ccf0, L_0x55d44ea3cf50, C4<1>, C4<1>;
L_0x55d44ea3ca20 .functor OR 1, L_0x55d44ea3c8f0, L_0x55d44ea3c960, C4<0>, C4<0>;
L_0x55d44ea3cb30 .functor AND 1, L_0x55d44ea3cf50, L_0x55d44ea3ce20, C4<1>, C4<1>;
L_0x55d44ea3cbe0 .functor OR 1, L_0x55d44ea3ca20, L_0x55d44ea3cb30, C4<0>, C4<0>;
v0x55d44d006310_0 .net *"_s0", 0 0, L_0x55d44ea3c810;  1 drivers
v0x55d44d001f10_0 .net *"_s10", 0 0, L_0x55d44ea3cb30;  1 drivers
v0x55d44d001ff0_0 .net *"_s4", 0 0, L_0x55d44ea3c8f0;  1 drivers
v0x55d44d003340_0 .net *"_s6", 0 0, L_0x55d44ea3c960;  1 drivers
v0x55d44d003420_0 .net *"_s8", 0 0, L_0x55d44ea3ca20;  1 drivers
v0x55d44cffefc0_0 .net "a", 0 0, L_0x55d44ea3ccf0;  1 drivers
v0x55d44cfff080_0 .net "b", 0 0, L_0x55d44ea3ce20;  1 drivers
v0x55d44d0003f0_0 .net "ca", 0 0, L_0x55d44ea3cbe0;  1 drivers
v0x55d44d000490_0 .net "cin", 0 0, L_0x55d44ea3cf50;  1 drivers
v0x55d44cffc160_0 .net "sum", 0 0, L_0x55d44ea3c880;  1 drivers
S_0x55d44cffd440 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44cffe2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea3d0c0 .functor XOR 1, L_0x55d44ea3d690, L_0x55d44ea3d7c0, C4<0>, C4<0>;
L_0x55d44ea3d130 .functor XOR 1, L_0x55d44ea3d0c0, L_0x55d44ea3d940, C4<0>, C4<0>;
L_0x55d44ea3d1f0 .functor AND 1, L_0x55d44ea3d690, L_0x55d44ea3d7c0, C4<1>, C4<1>;
L_0x55d44ea3d300 .functor AND 1, L_0x55d44ea3d690, L_0x55d44ea3d940, C4<1>, C4<1>;
L_0x55d44ea3d3c0 .functor OR 1, L_0x55d44ea3d1f0, L_0x55d44ea3d300, C4<0>, C4<0>;
L_0x55d44ea3d4d0 .functor AND 1, L_0x55d44ea3d940, L_0x55d44ea3d7c0, C4<1>, C4<1>;
L_0x55d44ea3d580 .functor OR 1, L_0x55d44ea3d3c0, L_0x55d44ea3d4d0, C4<0>, C4<0>;
v0x55d44cff1a30_0 .net *"_s0", 0 0, L_0x55d44ea3d0c0;  1 drivers
v0x55d44cffa410_0 .net *"_s10", 0 0, L_0x55d44ea3d4d0;  1 drivers
v0x55d44cffa4f0_0 .net *"_s4", 0 0, L_0x55d44ea3d1f0;  1 drivers
v0x55d44cffa030_0 .net *"_s6", 0 0, L_0x55d44ea3d300;  1 drivers
v0x55d44cffa110_0 .net *"_s8", 0 0, L_0x55d44ea3d3c0;  1 drivers
v0x55d44cff15d0_0 .net "a", 0 0, L_0x55d44ea3d690;  1 drivers
v0x55d44cff74c0_0 .net "b", 0 0, L_0x55d44ea3d7c0;  1 drivers
v0x55d44cff7580_0 .net "ca", 0 0, L_0x55d44ea3d580;  1 drivers
v0x55d44cff70e0_0 .net "cin", 0 0, L_0x55d44ea3d940;  1 drivers
v0x55d44cff4570_0 .net "sum", 0 0, L_0x55d44ea3d130;  1 drivers
S_0x55d44cff4190 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44cffe2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea3da70 .functor XOR 1, L_0x55d44ea3df10, L_0x55d44ea3e0d0, C4<0>, C4<0>;
L_0x55d44ea3dae0 .functor XOR 1, L_0x55d44ea3da70, L_0x55d44ea3e290, C4<0>, C4<0>;
L_0x55d44ea3db50 .functor AND 1, L_0x55d44ea3df10, L_0x55d44ea3e0d0, C4<1>, C4<1>;
L_0x55d44ea3dbc0 .functor AND 1, L_0x55d44ea3df10, L_0x55d44ea3e290, C4<1>, C4<1>;
L_0x55d44ea3dc80 .functor OR 1, L_0x55d44ea3db50, L_0x55d44ea3dbc0, C4<0>, C4<0>;
L_0x55d44ea3dd90 .functor AND 1, L_0x55d44ea3e290, L_0x55d44ea3e0d0, C4<1>, C4<1>;
L_0x55d44ea3de00 .functor OR 1, L_0x55d44ea3dc80, L_0x55d44ea3dd90, C4<0>, C4<0>;
v0x55d44cff1260_0 .net *"_s0", 0 0, L_0x55d44ea3da70;  1 drivers
v0x55d44cff8510_0 .net *"_s10", 0 0, L_0x55d44ea3dd90;  1 drivers
v0x55d44cff85f0_0 .net *"_s4", 0 0, L_0x55d44ea3db50;  1 drivers
v0x55d44cff9940_0 .net *"_s6", 0 0, L_0x55d44ea3dbc0;  1 drivers
v0x55d44cff9a20_0 .net *"_s8", 0 0, L_0x55d44ea3dc80;  1 drivers
v0x55d44cff55c0_0 .net "a", 0 0, L_0x55d44ea3df10;  1 drivers
v0x55d44cff5680_0 .net "b", 0 0, L_0x55d44ea3e0d0;  1 drivers
v0x55d44cff69f0_0 .net "ca", 0 0, L_0x55d44ea3de00;  1 drivers
v0x55d44cff6a90_0 .net "cin", 0 0, L_0x55d44ea3e290;  1 drivers
v0x55d44cff2720_0 .net "sum", 0 0, L_0x55d44ea3dae0;  1 drivers
S_0x55d44cfe4f40 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44d032310;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44cfdca50_0 .net "a", 3 0, L_0x55d44ea41070;  1 drivers
v0x55d44cfdcb50_0 .net "b", 3 0, L_0x55d44ea411a0;  1 drivers
v0x55d44cfd86d0_0 .net "ca", 3 0, L_0x55d44ea40f00;  1 drivers
v0x55d44cfd8790_0 .net "cin", 3 0, L_0x55d44ea412d0;  1 drivers
v0x55d44cfd9b00_0 .net "sum", 3 0, L_0x55d44ea40e60;  1 drivers
L_0x55d44ea3ee20 .part L_0x55d44ea41070, 0, 1;
L_0x55d44ea3ef50 .part L_0x55d44ea411a0, 0, 1;
L_0x55d44ea3f080 .part L_0x55d44ea412d0, 0, 1;
L_0x55d44ea3f690 .part L_0x55d44ea41070, 1, 1;
L_0x55d44ea3f7c0 .part L_0x55d44ea411a0, 1, 1;
L_0x55d44ea3f8f0 .part L_0x55d44ea412d0, 1, 1;
L_0x55d44ea40030 .part L_0x55d44ea41070, 2, 1;
L_0x55d44ea40160 .part L_0x55d44ea411a0, 2, 1;
L_0x55d44ea402e0 .part L_0x55d44ea412d0, 2, 1;
L_0x55d44ea408b0 .part L_0x55d44ea41070, 3, 1;
L_0x55d44ea40a70 .part L_0x55d44ea411a0, 3, 1;
L_0x55d44ea40c30 .part L_0x55d44ea412d0, 3, 1;
L_0x55d44ea40e60 .concat8 [ 1 1 1 1], L_0x55d44ea3e900, L_0x55d44ea3f220, L_0x55d44ea3fad0, L_0x55d44ea40480;
L_0x55d44ea40f00 .concat8 [ 1 1 1 1], L_0x55d44ea3ed10, L_0x55d44ea3f580, L_0x55d44ea3ff20, L_0x55d44ea407a0;
S_0x55d44cfed5f0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44cfe4f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea3e450 .functor XOR 1, L_0x55d44ea3ee20, L_0x55d44ea3ef50, C4<0>, C4<0>;
L_0x55d44ea3e900 .functor XOR 1, L_0x55d44ea3e450, L_0x55d44ea3f080, C4<0>, C4<0>;
L_0x55d44ea3e9c0 .functor AND 1, L_0x55d44ea3ee20, L_0x55d44ea3ef50, C4<1>, C4<1>;
L_0x55d44ea3ead0 .functor AND 1, L_0x55d44ea3ee20, L_0x55d44ea3f080, C4<1>, C4<1>;
L_0x55d44ea3eb90 .functor OR 1, L_0x55d44ea3e9c0, L_0x55d44ea3ead0, C4<0>, C4<0>;
L_0x55d44ea3eca0 .functor AND 1, L_0x55d44ea3f080, L_0x55d44ea3ef50, C4<1>, C4<1>;
L_0x55d44ea3ed10 .functor OR 1, L_0x55d44ea3eb90, L_0x55d44ea3eca0, C4<0>, C4<0>;
v0x55d44cfe4ba0_0 .net *"_s0", 0 0, L_0x55d44ea3e450;  1 drivers
v0x55d44cfeaa80_0 .net *"_s10", 0 0, L_0x55d44ea3eca0;  1 drivers
v0x55d44cfeab60_0 .net *"_s4", 0 0, L_0x55d44ea3e9c0;  1 drivers
v0x55d44cfea6a0_0 .net *"_s6", 0 0, L_0x55d44ea3ead0;  1 drivers
v0x55d44cfea780_0 .net *"_s8", 0 0, L_0x55d44ea3eb90;  1 drivers
v0x55d44cfe7b30_0 .net "a", 0 0, L_0x55d44ea3ee20;  1 drivers
v0x55d44cfe7bd0_0 .net "b", 0 0, L_0x55d44ea3ef50;  1 drivers
v0x55d44cfe7750_0 .net "ca", 0 0, L_0x55d44ea3ed10;  1 drivers
v0x55d44cfe7810_0 .net "cin", 0 0, L_0x55d44ea3f080;  1 drivers
v0x55d44cfe4850_0 .net "sum", 0 0, L_0x55d44ea3e900;  1 drivers
S_0x55d44cfebaf0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44cfe4f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea3f1b0 .functor XOR 1, L_0x55d44ea3f690, L_0x55d44ea3f7c0, C4<0>, C4<0>;
L_0x55d44ea3f220 .functor XOR 1, L_0x55d44ea3f1b0, L_0x55d44ea3f8f0, C4<0>, C4<0>;
L_0x55d44ea3f290 .functor AND 1, L_0x55d44ea3f690, L_0x55d44ea3f7c0, C4<1>, C4<1>;
L_0x55d44ea3f300 .functor AND 1, L_0x55d44ea3f690, L_0x55d44ea3f8f0, C4<1>, C4<1>;
L_0x55d44ea3f3c0 .functor OR 1, L_0x55d44ea3f290, L_0x55d44ea3f300, C4<0>, C4<0>;
L_0x55d44ea3f4d0 .functor AND 1, L_0x55d44ea3f8f0, L_0x55d44ea3f7c0, C4<1>, C4<1>;
L_0x55d44ea3f580 .functor OR 1, L_0x55d44ea3f3c0, L_0x55d44ea3f4d0, C4<0>, C4<0>;
v0x55d44cfecfa0_0 .net *"_s0", 0 0, L_0x55d44ea3f1b0;  1 drivers
v0x55d44cfe8b80_0 .net *"_s10", 0 0, L_0x55d44ea3f4d0;  1 drivers
v0x55d44cfe8c40_0 .net *"_s4", 0 0, L_0x55d44ea3f290;  1 drivers
v0x55d44cfe9fd0_0 .net *"_s6", 0 0, L_0x55d44ea3f300;  1 drivers
v0x55d44cfea0b0_0 .net *"_s8", 0 0, L_0x55d44ea3f3c0;  1 drivers
v0x55d44cfe5cc0_0 .net "a", 0 0, L_0x55d44ea3f690;  1 drivers
v0x55d44cfe7060_0 .net "b", 0 0, L_0x55d44ea3f7c0;  1 drivers
v0x55d44cfe7120_0 .net "ca", 0 0, L_0x55d44ea3f580;  1 drivers
v0x55d44cfe2d20_0 .net "cin", 0 0, L_0x55d44ea3f8f0;  1 drivers
v0x55d44cfe40b0_0 .net "sum", 0 0, L_0x55d44ea3f220;  1 drivers
S_0x55d44cfe17b0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44cfe4f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea3fa60 .functor XOR 1, L_0x55d44ea40030, L_0x55d44ea40160, C4<0>, C4<0>;
L_0x55d44ea3fad0 .functor XOR 1, L_0x55d44ea3fa60, L_0x55d44ea402e0, C4<0>, C4<0>;
L_0x55d44ea3fb90 .functor AND 1, L_0x55d44ea40030, L_0x55d44ea40160, C4<1>, C4<1>;
L_0x55d44ea3fca0 .functor AND 1, L_0x55d44ea40030, L_0x55d44ea402e0, C4<1>, C4<1>;
L_0x55d44ea3fd60 .functor OR 1, L_0x55d44ea3fb90, L_0x55d44ea3fca0, C4<0>, C4<0>;
L_0x55d44ea3fe70 .functor AND 1, L_0x55d44ea402e0, L_0x55d44ea40160, C4<1>, C4<1>;
L_0x55d44ea3ff20 .functor OR 1, L_0x55d44ea3fd60, L_0x55d44ea3fe70, C4<0>, C4<0>;
v0x55d44cfd4ee0_0 .net *"_s0", 0 0, L_0x55d44ea3fa60;  1 drivers
v0x55d44cfc8510_0 .net *"_s10", 0 0, L_0x55d44ea3fe70;  1 drivers
v0x55d44cfc85f0_0 .net *"_s4", 0 0, L_0x55d44ea3fb90;  1 drivers
v0x55d44cfd79e0_0 .net *"_s6", 0 0, L_0x55d44ea3fca0;  1 drivers
v0x55d44cfd7ac0_0 .net *"_s8", 0 0, L_0x55d44ea3fd60;  1 drivers
v0x55d44cfe0470_0 .net "a", 0 0, L_0x55d44ea40030;  1 drivers
v0x55d44cfe0530_0 .net "b", 0 0, L_0x55d44ea40160;  1 drivers
v0x55d44cfe0090_0 .net "ca", 0 0, L_0x55d44ea3ff20;  1 drivers
v0x55d44cfe0130_0 .net "cin", 0 0, L_0x55d44ea402e0;  1 drivers
v0x55d44cfd7670_0 .net "sum", 0 0, L_0x55d44ea3fad0;  1 drivers
S_0x55d44cfdd520 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44cfe4f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea40410 .functor XOR 1, L_0x55d44ea408b0, L_0x55d44ea40a70, C4<0>, C4<0>;
L_0x55d44ea40480 .functor XOR 1, L_0x55d44ea40410, L_0x55d44ea40c30, C4<0>, C4<0>;
L_0x55d44ea404f0 .functor AND 1, L_0x55d44ea408b0, L_0x55d44ea40a70, C4<1>, C4<1>;
L_0x55d44ea40560 .functor AND 1, L_0x55d44ea408b0, L_0x55d44ea40c30, C4<1>, C4<1>;
L_0x55d44ea40620 .functor OR 1, L_0x55d44ea404f0, L_0x55d44ea40560, C4<0>, C4<0>;
L_0x55d44ea40730 .functor AND 1, L_0x55d44ea40c30, L_0x55d44ea40a70, C4<1>, C4<1>;
L_0x55d44ea407a0 .functor OR 1, L_0x55d44ea40620, L_0x55d44ea40730, C4<0>, C4<0>;
v0x55d44cfdd1c0_0 .net *"_s0", 0 0, L_0x55d44ea40410;  1 drivers
v0x55d44cfda5d0_0 .net *"_s10", 0 0, L_0x55d44ea40730;  1 drivers
v0x55d44cfda6b0_0 .net *"_s4", 0 0, L_0x55d44ea404f0;  1 drivers
v0x55d44cfda1f0_0 .net *"_s6", 0 0, L_0x55d44ea40560;  1 drivers
v0x55d44cfda2d0_0 .net *"_s8", 0 0, L_0x55d44ea40620;  1 drivers
v0x55d44cfd72b0_0 .net "a", 0 0, L_0x55d44ea408b0;  1 drivers
v0x55d44cfde570_0 .net "b", 0 0, L_0x55d44ea40a70;  1 drivers
v0x55d44cfde630_0 .net "ca", 0 0, L_0x55d44ea407a0;  1 drivers
v0x55d44cfdf9a0_0 .net "cin", 0 0, L_0x55d44ea40c30;  1 drivers
v0x55d44cfdb620_0 .net "sum", 0 0, L_0x55d44ea40480;  1 drivers
S_0x55d44cfd1c20 .scope module, "a_1" "sixtyBitAdder" 10 11, 5 3 0, S_0x55d44d180740;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f865d713840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44ce256c0_0 .net/2u *"_s2", 0 0, L_0x7f865d713840;  1 drivers
L_0x7f865d713888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44ce257c0_0 .net/2u *"_s6", 0 0, L_0x7f865d713888;  1 drivers
v0x55d44ce26b10_0 .net "a", 64 0, L_0x55d44ea6e860;  1 drivers
v0x55d44ce26bf0_0 .net "b", 64 0, L_0x55d44ea6e950;  1 drivers
v0x55d44ce227b0_0 .net "ca", 64 0, L_0x55d44ea6e680;  1 drivers
v0x55d44ce23ba0_0 .net "cin", 64 0, L_0x55d44ea6e9f0;  1 drivers
v0x55d44ce23c80_0 .net "sum", 64 0, L_0x55d44ea6e4f0;  1 drivers
L_0x55d44ea582a0 .part L_0x55d44ea6e860, 0, 32;
L_0x55d44ea58340 .part L_0x55d44ea6e950, 0, 32;
L_0x55d44ea583e0 .part L_0x55d44ea6e9f0, 0, 32;
L_0x55d44ea6e220 .part L_0x55d44ea6e860, 32, 32;
L_0x55d44ea6e310 .part L_0x55d44ea6e950, 32, 32;
L_0x55d44ea6e400 .part L_0x55d44ea6e9f0, 32, 32;
L_0x55d44ea6e4f0 .concat8 [ 32 32 1 0], L_0x55d44ea57fd0, L_0x55d44ea6df50, L_0x7f865d713888;
L_0x55d44ea6e680 .concat8 [ 1 32 32 0], L_0x7f865d713840, L_0x55d44ea58110, L_0x55d44ea6e090;
S_0x55d44cfd3050 .scope module, "FA_0" "thirtBitAdder" 5 13, 6 3 0, S_0x55d44cfd1c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44cef90b0_0 .net "a", 31 0, L_0x55d44ea582a0;  1 drivers
v0x55d44cef91b0_0 .net "b", 31 0, L_0x55d44ea58340;  1 drivers
v0x55d44cefa440_0 .net "ca", 31 0, L_0x55d44ea58110;  1 drivers
v0x55d44cefa500_0 .net "cin", 31 0, L_0x55d44ea583e0;  1 drivers
v0x55d44ceee980_0 .net "sum", 31 0, L_0x55d44ea57fd0;  1 drivers
L_0x55d44ea4cfb0 .part L_0x55d44ea582a0, 0, 16;
L_0x55d44ea4d050 .part L_0x55d44ea58340, 0, 16;
L_0x55d44ea4d0f0 .part L_0x55d44ea583e0, 0, 16;
L_0x55d44ea57cc0 .part L_0x55d44ea582a0, 16, 16;
L_0x55d44ea57db0 .part L_0x55d44ea58340, 16, 16;
L_0x55d44ea57ea0 .part L_0x55d44ea583e0, 16, 16;
L_0x55d44ea57fd0 .concat8 [ 16 16 0 0], L_0x55d44ea4ccb0, L_0x55d44ea579c0;
L_0x55d44ea58110 .concat8 [ 16 16 0 0], L_0x55d44ea4cd50, L_0x55d44ea57a60;
S_0x55d44cfd0100 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44cfd3050;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44cf66190_0 .net "a", 15 0, L_0x55d44ea4cfb0;  1 drivers
v0x55d44cf66270_0 .net "b", 15 0, L_0x55d44ea4d050;  1 drivers
v0x55d44cf675c0_0 .net "ca", 15 0, L_0x55d44ea4cd50;  1 drivers
v0x55d44cf67660_0 .net "cin", 15 0, L_0x55d44ea4d0f0;  1 drivers
v0x55d44cf63240_0 .net "sum", 15 0, L_0x55d44ea4ccb0;  1 drivers
L_0x55d44ea44cc0 .part L_0x55d44ea4cfb0, 0, 4;
L_0x55d44ea44d60 .part L_0x55d44ea4d050, 0, 4;
L_0x55d44ea44e00 .part L_0x55d44ea4d0f0, 0, 4;
L_0x55d44ea47650 .part L_0x55d44ea4cfb0, 4, 4;
L_0x55d44ea47740 .part L_0x55d44ea4d050, 4, 4;
L_0x55d44ea47830 .part L_0x55d44ea4d0f0, 4, 4;
L_0x55d44ea49fd0 .part L_0x55d44ea4cfb0, 8, 4;
L_0x55d44ea4a070 .part L_0x55d44ea4d050, 8, 4;
L_0x55d44ea4a160 .part L_0x55d44ea4d0f0, 8, 4;
L_0x55d44ea4c8b0 .part L_0x55d44ea4cfb0, 12, 4;
L_0x55d44ea4c9e0 .part L_0x55d44ea4d050, 12, 4;
L_0x55d44ea4cb10 .part L_0x55d44ea4d0f0, 12, 4;
L_0x55d44ea4ccb0 .concat8 [ 4 4 4 4], L_0x55d44ea44ab0, L_0x55d44ea47440, L_0x55d44ea49dc0, L_0x55d44ea4c6a0;
L_0x55d44ea4cd50 .concat8 [ 4 4 4 4], L_0x55d44ea44b50, L_0x55d44ea474e0, L_0x55d44ea49e60, L_0x55d44ea4c740;
S_0x55d44cfcbd80 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44cfd0100;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44cfb5940_0 .net "a", 3 0, L_0x55d44ea44cc0;  1 drivers
v0x55d44cfb5a40_0 .net "b", 3 0, L_0x55d44ea44d60;  1 drivers
v0x55d44cfb6d70_0 .net "ca", 3 0, L_0x55d44ea44b50;  1 drivers
v0x55d44cfb6e30_0 .net "cin", 3 0, L_0x55d44ea44e00;  1 drivers
v0x55d44cfb29f0_0 .net "sum", 3 0, L_0x55d44ea44ab0;  1 drivers
L_0x55d44ea42a70 .part L_0x55d44ea44cc0, 0, 1;
L_0x55d44ea42ba0 .part L_0x55d44ea44d60, 0, 1;
L_0x55d44ea42cd0 .part L_0x55d44ea44e00, 0, 1;
L_0x55d44ea432e0 .part L_0x55d44ea44cc0, 1, 1;
L_0x55d44ea43410 .part L_0x55d44ea44d60, 1, 1;
L_0x55d44ea43540 .part L_0x55d44ea44e00, 1, 1;
L_0x55d44ea43c80 .part L_0x55d44ea44cc0, 2, 1;
L_0x55d44ea43db0 .part L_0x55d44ea44d60, 2, 1;
L_0x55d44ea43f30 .part L_0x55d44ea44e00, 2, 1;
L_0x55d44ea44500 .part L_0x55d44ea44cc0, 3, 1;
L_0x55d44ea446c0 .part L_0x55d44ea44d60, 3, 1;
L_0x55d44ea44880 .part L_0x55d44ea44e00, 3, 1;
L_0x55d44ea44ab0 .concat8 [ 1 1 1 1], L_0x55d44ea40df0, L_0x55d44ea42e70, L_0x55d44ea43720, L_0x55d44ea440d0;
L_0x55d44ea44b50 .concat8 [ 1 1 1 1], L_0x55d44ea42960, L_0x55d44ea431d0, L_0x55d44ea43b70, L_0x55d44ea443f0;
S_0x55d44cfc8e70 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44cfcbd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea41400 .functor XOR 1, L_0x55d44ea42a70, L_0x55d44ea42ba0, C4<0>, C4<0>;
L_0x55d44ea40df0 .functor XOR 1, L_0x55d44ea41400, L_0x55d44ea42cd0, C4<0>, C4<0>;
L_0x55d44ea42610 .functor AND 1, L_0x55d44ea42a70, L_0x55d44ea42ba0, C4<1>, C4<1>;
L_0x55d44ea42720 .functor AND 1, L_0x55d44ea42a70, L_0x55d44ea42cd0, C4<1>, C4<1>;
L_0x55d44ea427e0 .functor OR 1, L_0x55d44ea42610, L_0x55d44ea42720, C4<0>, C4<0>;
L_0x55d44ea428f0 .functor AND 1, L_0x55d44ea42cd0, L_0x55d44ea42ba0, C4<1>, C4<1>;
L_0x55d44ea42960 .functor OR 1, L_0x55d44ea427e0, L_0x55d44ea428f0, C4<0>, C4<0>;
v0x55d44cfca280_0 .net *"_s0", 0 0, L_0x55d44ea41400;  1 drivers
v0x55d44cfbe740_0 .net *"_s10", 0 0, L_0x55d44ea428f0;  1 drivers
v0x55d44cfbe820_0 .net *"_s4", 0 0, L_0x55d44ea42610;  1 drivers
v0x55d44cfc71d0_0 .net *"_s6", 0 0, L_0x55d44ea42720;  1 drivers
v0x55d44cfc72b0_0 .net *"_s8", 0 0, L_0x55d44ea427e0;  1 drivers
v0x55d44cfc6e60_0 .net "a", 0 0, L_0x55d44ea42a70;  1 drivers
v0x55d44cfbe320_0 .net "b", 0 0, L_0x55d44ea42ba0;  1 drivers
v0x55d44cfbe3e0_0 .net "ca", 0 0, L_0x55d44ea42960;  1 drivers
v0x55d44cfc4280_0 .net "cin", 0 0, L_0x55d44ea42cd0;  1 drivers
v0x55d44cfc3ea0_0 .net "sum", 0 0, L_0x55d44ea40df0;  1 drivers
S_0x55d44cfc1330 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44cfcbd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea42e00 .functor XOR 1, L_0x55d44ea432e0, L_0x55d44ea43410, C4<0>, C4<0>;
L_0x55d44ea42e70 .functor XOR 1, L_0x55d44ea42e00, L_0x55d44ea43540, C4<0>, C4<0>;
L_0x55d44ea42ee0 .functor AND 1, L_0x55d44ea432e0, L_0x55d44ea43410, C4<1>, C4<1>;
L_0x55d44ea42f50 .functor AND 1, L_0x55d44ea432e0, L_0x55d44ea43540, C4<1>, C4<1>;
L_0x55d44ea43010 .functor OR 1, L_0x55d44ea42ee0, L_0x55d44ea42f50, C4<0>, C4<0>;
L_0x55d44ea43120 .functor AND 1, L_0x55d44ea43540, L_0x55d44ea43410, C4<1>, C4<1>;
L_0x55d44ea431d0 .functor OR 1, L_0x55d44ea43010, L_0x55d44ea43120, C4<0>, C4<0>;
v0x55d44cfc0fd0_0 .net *"_s0", 0 0, L_0x55d44ea42e00;  1 drivers
v0x55d44cfbdfa0_0 .net *"_s10", 0 0, L_0x55d44ea43120;  1 drivers
v0x55d44cfbe080_0 .net *"_s4", 0 0, L_0x55d44ea42ee0;  1 drivers
v0x55d44cfc52d0_0 .net *"_s6", 0 0, L_0x55d44ea42f50;  1 drivers
v0x55d44cfc53b0_0 .net *"_s8", 0 0, L_0x55d44ea43010;  1 drivers
v0x55d44cfc6700_0 .net "a", 0 0, L_0x55d44ea432e0;  1 drivers
v0x55d44cfc67a0_0 .net "b", 0 0, L_0x55d44ea43410;  1 drivers
v0x55d44cfc2380_0 .net "ca", 0 0, L_0x55d44ea431d0;  1 drivers
v0x55d44cfc2440_0 .net "cin", 0 0, L_0x55d44ea43540;  1 drivers
v0x55d44cfc3860_0 .net "sum", 0 0, L_0x55d44ea42e70;  1 drivers
S_0x55d44cfbf430 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44cfcbd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea436b0 .functor XOR 1, L_0x55d44ea43c80, L_0x55d44ea43db0, C4<0>, C4<0>;
L_0x55d44ea43720 .functor XOR 1, L_0x55d44ea436b0, L_0x55d44ea43f30, C4<0>, C4<0>;
L_0x55d44ea437e0 .functor AND 1, L_0x55d44ea43c80, L_0x55d44ea43db0, C4<1>, C4<1>;
L_0x55d44ea438f0 .functor AND 1, L_0x55d44ea43c80, L_0x55d44ea43f30, C4<1>, C4<1>;
L_0x55d44ea439b0 .functor OR 1, L_0x55d44ea437e0, L_0x55d44ea438f0, C4<0>, C4<0>;
L_0x55d44ea43ac0 .functor AND 1, L_0x55d44ea43f30, L_0x55d44ea43db0, C4<1>, C4<1>;
L_0x55d44ea43b70 .functor OR 1, L_0x55d44ea439b0, L_0x55d44ea43ac0, C4<0>, C4<0>;
v0x55d44cfc08e0_0 .net *"_s0", 0 0, L_0x55d44ea436b0;  1 drivers
v0x55d44cfbc520_0 .net *"_s10", 0 0, L_0x55d44ea43ac0;  1 drivers
v0x55d44cfbc600_0 .net *"_s4", 0 0, L_0x55d44ea437e0;  1 drivers
v0x55d44cfbd8b0_0 .net *"_s6", 0 0, L_0x55d44ea438f0;  1 drivers
v0x55d44cfbd990_0 .net *"_s8", 0 0, L_0x55d44ea439b0;  1 drivers
v0x55d44cfb1d00_0 .net "a", 0 0, L_0x55d44ea43c80;  1 drivers
v0x55d44cfb1dc0_0 .net "b", 0 0, L_0x55d44ea43db0;  1 drivers
v0x55d44cfba790_0 .net "ca", 0 0, L_0x55d44ea43b70;  1 drivers
v0x55d44cfba830_0 .net "cin", 0 0, L_0x55d44ea43f30;  1 drivers
v0x55d44cfba460_0 .net "sum", 0 0, L_0x55d44ea43720;  1 drivers
S_0x55d44cfb7840 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44cfcbd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea44060 .functor XOR 1, L_0x55d44ea44500, L_0x55d44ea446c0, C4<0>, C4<0>;
L_0x55d44ea440d0 .functor XOR 1, L_0x55d44ea44060, L_0x55d44ea44880, C4<0>, C4<0>;
L_0x55d44ea44140 .functor AND 1, L_0x55d44ea44500, L_0x55d44ea446c0, C4<1>, C4<1>;
L_0x55d44ea441b0 .functor AND 1, L_0x55d44ea44500, L_0x55d44ea44880, C4<1>, C4<1>;
L_0x55d44ea44270 .functor OR 1, L_0x55d44ea44140, L_0x55d44ea441b0, C4<0>, C4<0>;
L_0x55d44ea44380 .functor AND 1, L_0x55d44ea44880, L_0x55d44ea446c0, C4<1>, C4<1>;
L_0x55d44ea443f0 .functor OR 1, L_0x55d44ea44270, L_0x55d44ea44380, C4<0>, C4<0>;
v0x55d44cfb19a0_0 .net *"_s0", 0 0, L_0x55d44ea44060;  1 drivers
v0x55d44cfb7460_0 .net *"_s10", 0 0, L_0x55d44ea44380;  1 drivers
v0x55d44cfb7540_0 .net *"_s4", 0 0, L_0x55d44ea44140;  1 drivers
v0x55d44cfb4920_0 .net *"_s6", 0 0, L_0x55d44ea441b0;  1 drivers
v0x55d44cfb4510_0 .net *"_s8", 0 0, L_0x55d44ea44270;  1 drivers
v0x55d44cfb14d0_0 .net "a", 0 0, L_0x55d44ea44500;  1 drivers
v0x55d44cfb1590_0 .net "b", 0 0, L_0x55d44ea446c0;  1 drivers
v0x55d44cfb8890_0 .net "ca", 0 0, L_0x55d44ea443f0;  1 drivers
v0x55d44cfb8930_0 .net "cin", 0 0, L_0x55d44ea44880;  1 drivers
v0x55d44cfb9cc0_0 .net "sum", 0 0, L_0x55d44ea440d0;  1 drivers
S_0x55d44cfb3e20 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44cfd0100;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44cf9c320_0 .net "a", 3 0, L_0x55d44ea47650;  1 drivers
v0x55d44cf9c420_0 .net "b", 3 0, L_0x55d44ea47740;  1 drivers
v0x55d44cf9d750_0 .net "ca", 3 0, L_0x55d44ea474e0;  1 drivers
v0x55d44cf9d810_0 .net "cin", 3 0, L_0x55d44ea47830;  1 drivers
v0x55d44cf993d0_0 .net "sum", 3 0, L_0x55d44ea47440;  1 drivers
L_0x55d44ea45400 .part L_0x55d44ea47650, 0, 1;
L_0x55d44ea45530 .part L_0x55d44ea47740, 0, 1;
L_0x55d44ea45660 .part L_0x55d44ea47830, 0, 1;
L_0x55d44ea45c70 .part L_0x55d44ea47650, 1, 1;
L_0x55d44ea45da0 .part L_0x55d44ea47740, 1, 1;
L_0x55d44ea45ed0 .part L_0x55d44ea47830, 1, 1;
L_0x55d44ea46610 .part L_0x55d44ea47650, 2, 1;
L_0x55d44ea46740 .part L_0x55d44ea47740, 2, 1;
L_0x55d44ea468c0 .part L_0x55d44ea47830, 2, 1;
L_0x55d44ea46e90 .part L_0x55d44ea47650, 3, 1;
L_0x55d44ea47050 .part L_0x55d44ea47740, 3, 1;
L_0x55d44ea47210 .part L_0x55d44ea47830, 3, 1;
L_0x55d44ea47440 .concat8 [ 1 1 1 1], L_0x55d44ea44ea0, L_0x55d44ea45800, L_0x55d44ea460b0, L_0x55d44ea46a60;
L_0x55d44ea474e0 .concat8 [ 1 1 1 1], L_0x55d44ea452f0, L_0x55d44ea45b60, L_0x55d44ea46500, L_0x55d44ea46d80;
S_0x55d44cfb0de0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44cfb3e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea44a40 .functor XOR 1, L_0x55d44ea45400, L_0x55d44ea45530, C4<0>, C4<0>;
L_0x55d44ea44ea0 .functor XOR 1, L_0x55d44ea44a40, L_0x55d44ea45660, C4<0>, C4<0>;
L_0x55d44ea44f60 .functor AND 1, L_0x55d44ea45400, L_0x55d44ea45530, C4<1>, C4<1>;
L_0x55d44ea45070 .functor AND 1, L_0x55d44ea45400, L_0x55d44ea45660, C4<1>, C4<1>;
L_0x55d44ea45130 .functor OR 1, L_0x55d44ea44f60, L_0x55d44ea45070, C4<0>, C4<0>;
L_0x55d44ea45240 .functor AND 1, L_0x55d44ea45660, L_0x55d44ea45530, C4<1>, C4<1>;
L_0x55d44ea452f0 .functor OR 1, L_0x55d44ea45130, L_0x55d44ea45240, C4<0>, C4<0>;
v0x55d44cf9f560_0 .net *"_s0", 0 0, L_0x55d44ea44a40;  1 drivers
v0x55d44cf9f600_0 .net *"_s10", 0 0, L_0x55d44ea45240;  1 drivers
v0x55d44cf92c10_0 .net *"_s4", 0 0, L_0x55d44ea44f60;  1 drivers
v0x55d44cf92d00_0 .net *"_s6", 0 0, L_0x55d44ea45070;  1 drivers
v0x55d44cfa20e0_0 .net *"_s8", 0 0, L_0x55d44ea45130;  1 drivers
v0x55d44cfaab70_0 .net "a", 0 0, L_0x55d44ea45400;  1 drivers
v0x55d44cfaac30_0 .net "b", 0 0, L_0x55d44ea45530;  1 drivers
v0x55d44cfaa790_0 .net "ca", 0 0, L_0x55d44ea452f0;  1 drivers
v0x55d44cfaa830_0 .net "cin", 0 0, L_0x55d44ea45660;  1 drivers
v0x55d44cfa1d70_0 .net "sum", 0 0, L_0x55d44ea44ea0;  1 drivers
S_0x55d44cfa7c20 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44cfb3e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea45790 .functor XOR 1, L_0x55d44ea45c70, L_0x55d44ea45da0, C4<0>, C4<0>;
L_0x55d44ea45800 .functor XOR 1, L_0x55d44ea45790, L_0x55d44ea45ed0, C4<0>, C4<0>;
L_0x55d44ea45870 .functor AND 1, L_0x55d44ea45c70, L_0x55d44ea45da0, C4<1>, C4<1>;
L_0x55d44ea458e0 .functor AND 1, L_0x55d44ea45c70, L_0x55d44ea45ed0, C4<1>, C4<1>;
L_0x55d44ea459a0 .functor OR 1, L_0x55d44ea45870, L_0x55d44ea458e0, C4<0>, C4<0>;
L_0x55d44ea45ab0 .functor AND 1, L_0x55d44ea45ed0, L_0x55d44ea45da0, C4<1>, C4<1>;
L_0x55d44ea45b60 .functor OR 1, L_0x55d44ea459a0, L_0x55d44ea45ab0, C4<0>, C4<0>;
v0x55d44cfa78c0_0 .net *"_s0", 0 0, L_0x55d44ea45790;  1 drivers
v0x55d44cfa4cd0_0 .net *"_s10", 0 0, L_0x55d44ea45ab0;  1 drivers
v0x55d44cfa4db0_0 .net *"_s4", 0 0, L_0x55d44ea45870;  1 drivers
v0x55d44cfa48f0_0 .net *"_s6", 0 0, L_0x55d44ea458e0;  1 drivers
v0x55d44cfa49d0_0 .net *"_s8", 0 0, L_0x55d44ea459a0;  1 drivers
v0x55d44cfa1940_0 .net "a", 0 0, L_0x55d44ea45c70;  1 drivers
v0x55d44cfa1a00_0 .net "b", 0 0, L_0x55d44ea45da0;  1 drivers
v0x55d44cfa8c70_0 .net "ca", 0 0, L_0x55d44ea45b60;  1 drivers
v0x55d44cfa8d30_0 .net "cin", 0 0, L_0x55d44ea45ed0;  1 drivers
v0x55d44cfaa150_0 .net "sum", 0 0, L_0x55d44ea45800;  1 drivers
S_0x55d44cfa5d20 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44cfb3e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea46040 .functor XOR 1, L_0x55d44ea46610, L_0x55d44ea46740, C4<0>, C4<0>;
L_0x55d44ea460b0 .functor XOR 1, L_0x55d44ea46040, L_0x55d44ea468c0, C4<0>, C4<0>;
L_0x55d44ea46170 .functor AND 1, L_0x55d44ea46610, L_0x55d44ea46740, C4<1>, C4<1>;
L_0x55d44ea46280 .functor AND 1, L_0x55d44ea46610, L_0x55d44ea468c0, C4<1>, C4<1>;
L_0x55d44ea46340 .functor OR 1, L_0x55d44ea46170, L_0x55d44ea46280, C4<0>, C4<0>;
L_0x55d44ea46450 .functor AND 1, L_0x55d44ea468c0, L_0x55d44ea46740, C4<1>, C4<1>;
L_0x55d44ea46500 .functor OR 1, L_0x55d44ea46340, L_0x55d44ea46450, C4<0>, C4<0>;
v0x55d44cfa7200_0 .net *"_s0", 0 0, L_0x55d44ea46040;  1 drivers
v0x55d44cfa2dd0_0 .net *"_s10", 0 0, L_0x55d44ea46450;  1 drivers
v0x55d44cfa2eb0_0 .net *"_s4", 0 0, L_0x55d44ea46170;  1 drivers
v0x55d44cfa4200_0 .net *"_s6", 0 0, L_0x55d44ea46280;  1 drivers
v0x55d44cfa42e0_0 .net *"_s8", 0 0, L_0x55d44ea46340;  1 drivers
v0x55d44cf9ff30_0 .net "a", 0 0, L_0x55d44ea46610;  1 drivers
v0x55d44cfa1250_0 .net "b", 0 0, L_0x55d44ea46740;  1 drivers
v0x55d44cfa1310_0 .net "ca", 0 0, L_0x55d44ea46500;  1 drivers
v0x55d44cf95790_0 .net "cin", 0 0, L_0x55d44ea468c0;  1 drivers
v0x55d44cf9e220_0 .net "sum", 0 0, L_0x55d44ea460b0;  1 drivers
S_0x55d44cf9de40 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44cfb3e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea469f0 .functor XOR 1, L_0x55d44ea46e90, L_0x55d44ea47050, C4<0>, C4<0>;
L_0x55d44ea46a60 .functor XOR 1, L_0x55d44ea469f0, L_0x55d44ea47210, C4<0>, C4<0>;
L_0x55d44ea46ad0 .functor AND 1, L_0x55d44ea46e90, L_0x55d44ea47050, C4<1>, C4<1>;
L_0x55d44ea46b40 .functor AND 1, L_0x55d44ea46e90, L_0x55d44ea47210, C4<1>, C4<1>;
L_0x55d44ea46c00 .functor OR 1, L_0x55d44ea46ad0, L_0x55d44ea46b40, C4<0>, C4<0>;
L_0x55d44ea46d10 .functor AND 1, L_0x55d44ea47210, L_0x55d44ea47050, C4<1>, C4<1>;
L_0x55d44ea46d80 .functor OR 1, L_0x55d44ea46c00, L_0x55d44ea46d10, C4<0>, C4<0>;
v0x55d44cf953f0_0 .net *"_s0", 0 0, L_0x55d44ea469f0;  1 drivers
v0x55d44cf9b2d0_0 .net *"_s10", 0 0, L_0x55d44ea46d10;  1 drivers
v0x55d44cf9b3b0_0 .net *"_s4", 0 0, L_0x55d44ea46ad0;  1 drivers
v0x55d44cf9aef0_0 .net *"_s6", 0 0, L_0x55d44ea46b40;  1 drivers
v0x55d44cf9afd0_0 .net *"_s8", 0 0, L_0x55d44ea46c00;  1 drivers
v0x55d44cf98380_0 .net "a", 0 0, L_0x55d44ea46e90;  1 drivers
v0x55d44cf98440_0 .net "b", 0 0, L_0x55d44ea47050;  1 drivers
v0x55d44cf97fa0_0 .net "ca", 0 0, L_0x55d44ea46d80;  1 drivers
v0x55d44cf98040_0 .net "cin", 0 0, L_0x55d44ea47210;  1 drivers
v0x55d44cf950a0_0 .net "sum", 0 0, L_0x55d44ea46a60;  1 drivers
S_0x55d44cf9a800 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44cfd0100;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44cf843c0_0 .net "a", 3 0, L_0x55d44ea49fd0;  1 drivers
v0x55d44cf844a0_0 .net "b", 3 0, L_0x55d44ea4a070;  1 drivers
v0x55d44cf80060_0 .net "ca", 3 0, L_0x55d44ea49e60;  1 drivers
v0x55d44cf80120_0 .net "cin", 3 0, L_0x55d44ea4a160;  1 drivers
v0x55d44cf81490_0 .net "sum", 3 0, L_0x55d44ea49dc0;  1 drivers
L_0x55d44ea47e40 .part L_0x55d44ea49fd0, 0, 1;
L_0x55d44ea47f70 .part L_0x55d44ea4a070, 0, 1;
L_0x55d44ea480a0 .part L_0x55d44ea4a160, 0, 1;
L_0x55d44ea48670 .part L_0x55d44ea49fd0, 1, 1;
L_0x55d44ea487a0 .part L_0x55d44ea4a070, 1, 1;
L_0x55d44ea488d0 .part L_0x55d44ea4a160, 1, 1;
L_0x55d44ea48f90 .part L_0x55d44ea49fd0, 2, 1;
L_0x55d44ea490c0 .part L_0x55d44ea4a070, 2, 1;
L_0x55d44ea49240 .part L_0x55d44ea4a160, 2, 1;
L_0x55d44ea49810 .part L_0x55d44ea49fd0, 3, 1;
L_0x55d44ea499d0 .part L_0x55d44ea4a070, 3, 1;
L_0x55d44ea49b90 .part L_0x55d44ea4a160, 3, 1;
L_0x55d44ea49dc0 .concat8 [ 1 1 1 1], L_0x55d44ea47920, L_0x55d44ea48240, L_0x55d44ea48a70, L_0x55d44ea493e0;
L_0x55d44ea49e60 .concat8 [ 1 1 1 1], L_0x55d44ea47d30, L_0x55d44ea48560, L_0x55d44ea48e80, L_0x55d44ea49700;
S_0x55d44cf978b0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44cf9a800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea473d0 .functor XOR 1, L_0x55d44ea47e40, L_0x55d44ea47f70, C4<0>, C4<0>;
L_0x55d44ea47920 .functor XOR 1, L_0x55d44ea473d0, L_0x55d44ea480a0, C4<0>, C4<0>;
L_0x55d44ea479e0 .functor AND 1, L_0x55d44ea47e40, L_0x55d44ea47f70, C4<1>, C4<1>;
L_0x55d44ea47af0 .functor AND 1, L_0x55d44ea47e40, L_0x55d44ea480a0, C4<1>, C4<1>;
L_0x55d44ea47bb0 .functor OR 1, L_0x55d44ea479e0, L_0x55d44ea47af0, C4<0>, C4<0>;
L_0x55d44ea47cc0 .functor AND 1, L_0x55d44ea480a0, L_0x55d44ea47f70, C4<1>, C4<1>;
L_0x55d44ea47d30 .functor OR 1, L_0x55d44ea47bb0, L_0x55d44ea47cc0, C4<0>, C4<0>;
v0x55d44cf935f0_0 .net *"_s0", 0 0, L_0x55d44ea473d0;  1 drivers
v0x55d44cf94900_0 .net *"_s10", 0 0, L_0x55d44ea47cc0;  1 drivers
v0x55d44cf949e0_0 .net *"_s4", 0 0, L_0x55d44ea479e0;  1 drivers
v0x55d44cf88e40_0 .net *"_s6", 0 0, L_0x55d44ea47af0;  1 drivers
v0x55d44cf88f00_0 .net *"_s8", 0 0, L_0x55d44ea47bb0;  1 drivers
v0x55d44cf918d0_0 .net "a", 0 0, L_0x55d44ea47e40;  1 drivers
v0x55d44cf91990_0 .net "b", 0 0, L_0x55d44ea47f70;  1 drivers
v0x55d44cf914f0_0 .net "ca", 0 0, L_0x55d44ea47d30;  1 drivers
v0x55d44cf91590_0 .net "cin", 0 0, L_0x55d44ea480a0;  1 drivers
v0x55d44cf88ad0_0 .net "sum", 0 0, L_0x55d44ea47920;  1 drivers
S_0x55d44cf8e9a0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44cf9a800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea481d0 .functor XOR 1, L_0x55d44ea48670, L_0x55d44ea487a0, C4<0>, C4<0>;
L_0x55d44ea48240 .functor XOR 1, L_0x55d44ea481d0, L_0x55d44ea488d0, C4<0>, C4<0>;
L_0x55d44ea482b0 .functor AND 1, L_0x55d44ea48670, L_0x55d44ea487a0, C4<1>, C4<1>;
L_0x55d44ea48320 .functor AND 1, L_0x55d44ea48670, L_0x55d44ea488d0, C4<1>, C4<1>;
L_0x55d44ea483e0 .functor OR 1, L_0x55d44ea482b0, L_0x55d44ea48320, C4<0>, C4<0>;
L_0x55d44ea484f0 .functor AND 1, L_0x55d44ea488d0, L_0x55d44ea487a0, C4<1>, C4<1>;
L_0x55d44ea48560 .functor OR 1, L_0x55d44ea483e0, L_0x55d44ea484f0, C4<0>, C4<0>;
v0x55d44cf8ba30_0 .net *"_s0", 0 0, L_0x55d44ea481d0;  1 drivers
v0x55d44cf8bb10_0 .net *"_s10", 0 0, L_0x55d44ea484f0;  1 drivers
v0x55d44cf8b650_0 .net *"_s4", 0 0, L_0x55d44ea482b0;  1 drivers
v0x55d44cf8b740_0 .net *"_s6", 0 0, L_0x55d44ea48320;  1 drivers
v0x55d44cf886a0_0 .net *"_s8", 0 0, L_0x55d44ea483e0;  1 drivers
v0x55d44cf8f9d0_0 .net "a", 0 0, L_0x55d44ea48670;  1 drivers
v0x55d44cf8fa90_0 .net "b", 0 0, L_0x55d44ea487a0;  1 drivers
v0x55d44cf90e00_0 .net "ca", 0 0, L_0x55d44ea48560;  1 drivers
v0x55d44cf90ea0_0 .net "cin", 0 0, L_0x55d44ea488d0;  1 drivers
v0x55d44cf8ca80_0 .net "sum", 0 0, L_0x55d44ea48240;  1 drivers
S_0x55d44cf8deb0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44cf9a800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea48a00 .functor XOR 1, L_0x55d44ea48f90, L_0x55d44ea490c0, C4<0>, C4<0>;
L_0x55d44ea48a70 .functor XOR 1, L_0x55d44ea48a00, L_0x55d44ea49240, C4<0>, C4<0>;
L_0x55d44ea48b30 .functor AND 1, L_0x55d44ea48f90, L_0x55d44ea490c0, C4<1>, C4<1>;
L_0x55d44ea48c40 .functor AND 1, L_0x55d44ea48f90, L_0x55d44ea49240, C4<1>, C4<1>;
L_0x55d44ea48d00 .functor OR 1, L_0x55d44ea48b30, L_0x55d44ea48c40, C4<0>, C4<0>;
L_0x55d44ea48e10 .functor AND 1, L_0x55d44ea49240, L_0x55d44ea490c0, C4<1>, C4<1>;
L_0x55d44ea48e80 .functor OR 1, L_0x55d44ea48d00, L_0x55d44ea48e10, C4<0>, C4<0>;
v0x55d44cf89bb0_0 .net *"_s0", 0 0, L_0x55d44ea48a00;  1 drivers
v0x55d44cf8af60_0 .net *"_s10", 0 0, L_0x55d44ea48e10;  1 drivers
v0x55d44cf8b040_0 .net *"_s4", 0 0, L_0x55d44ea48b30;  1 drivers
v0x55d44cf86c20_0 .net *"_s6", 0 0, L_0x55d44ea48c40;  1 drivers
v0x55d44cf86d00_0 .net *"_s8", 0 0, L_0x55d44ea48d00;  1 drivers
v0x55d44cf87fd0_0 .net "a", 0 0, L_0x55d44ea48f90;  1 drivers
v0x55d44cf88090_0 .net "b", 0 0, L_0x55d44ea490c0;  1 drivers
v0x55d44cf7c400_0 .net "ca", 0 0, L_0x55d44ea48e80;  1 drivers
v0x55d44cf7c4c0_0 .net "cin", 0 0, L_0x55d44ea49240;  1 drivers
v0x55d44cf84f40_0 .net "sum", 0 0, L_0x55d44ea48a70;  1 drivers
S_0x55d44cf7bfe0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44cf9a800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea49370 .functor XOR 1, L_0x55d44ea49810, L_0x55d44ea499d0, C4<0>, C4<0>;
L_0x55d44ea493e0 .functor XOR 1, L_0x55d44ea49370, L_0x55d44ea49b90, C4<0>, C4<0>;
L_0x55d44ea49450 .functor AND 1, L_0x55d44ea49810, L_0x55d44ea499d0, C4<1>, C4<1>;
L_0x55d44ea494c0 .functor AND 1, L_0x55d44ea49810, L_0x55d44ea49b90, C4<1>, C4<1>;
L_0x55d44ea49580 .functor OR 1, L_0x55d44ea49450, L_0x55d44ea494c0, C4<0>, C4<0>;
L_0x55d44ea49690 .functor AND 1, L_0x55d44ea49b90, L_0x55d44ea499d0, C4<1>, C4<1>;
L_0x55d44ea49700 .functor OR 1, L_0x55d44ea49580, L_0x55d44ea49690, C4<0>, C4<0>;
v0x55d44cf81f40_0 .net *"_s0", 0 0, L_0x55d44ea49370;  1 drivers
v0x55d44cf82020_0 .net *"_s10", 0 0, L_0x55d44ea49690;  1 drivers
v0x55d44cf81b60_0 .net *"_s4", 0 0, L_0x55d44ea49450;  1 drivers
v0x55d44cf81c30_0 .net *"_s6", 0 0, L_0x55d44ea494c0;  1 drivers
v0x55d44cf7f010_0 .net *"_s8", 0 0, L_0x55d44ea49580;  1 drivers
v0x55d44cf7ec10_0 .net "a", 0 0, L_0x55d44ea49810;  1 drivers
v0x55d44cf7ecd0_0 .net "b", 0 0, L_0x55d44ea499d0;  1 drivers
v0x55d44cf7bc60_0 .net "ca", 0 0, L_0x55d44ea49700;  1 drivers
v0x55d44cf7bd00_0 .net "cin", 0 0, L_0x55d44ea49b90;  1 drivers
v0x55d44cf83040_0 .net "sum", 0 0, L_0x55d44ea493e0;  1 drivers
S_0x55d44cf7d0f0 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44cfd0100;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44cf61db0_0 .net "a", 3 0, L_0x55d44ea4c8b0;  1 drivers
v0x55d44cf61eb0_0 .net "b", 3 0, L_0x55d44ea4c9e0;  1 drivers
v0x55d44cf690e0_0 .net "ca", 3 0, L_0x55d44ea4c740;  1 drivers
v0x55d44cf691a0_0 .net "cin", 3 0, L_0x55d44ea4cb10;  1 drivers
v0x55d44cf6a510_0 .net "sum", 3 0, L_0x55d44ea4c6a0;  1 drivers
L_0x55d44ea4a720 .part L_0x55d44ea4c8b0, 0, 1;
L_0x55d44ea4a850 .part L_0x55d44ea4c9e0, 0, 1;
L_0x55d44ea4a980 .part L_0x55d44ea4cb10, 0, 1;
L_0x55d44ea4af50 .part L_0x55d44ea4c8b0, 1, 1;
L_0x55d44ea4b080 .part L_0x55d44ea4c9e0, 1, 1;
L_0x55d44ea4b1b0 .part L_0x55d44ea4cb10, 1, 1;
L_0x55d44ea4b870 .part L_0x55d44ea4c8b0, 2, 1;
L_0x55d44ea4b9a0 .part L_0x55d44ea4c9e0, 2, 1;
L_0x55d44ea4bb20 .part L_0x55d44ea4cb10, 2, 1;
L_0x55d44ea4c0f0 .part L_0x55d44ea4c8b0, 3, 1;
L_0x55d44ea4c2b0 .part L_0x55d44ea4c9e0, 3, 1;
L_0x55d44ea4c470 .part L_0x55d44ea4cb10, 3, 1;
L_0x55d44ea4c6a0 .concat8 [ 1 1 1 1], L_0x55d44ea4a200, L_0x55d44ea4ab20, L_0x55d44ea4b350, L_0x55d44ea4bcc0;
L_0x55d44ea4c740 .concat8 [ 1 1 1 1], L_0x55d44ea4a610, L_0x55d44ea4ae40, L_0x55d44ea4b760, L_0x55d44ea4bfe0;
S_0x55d44cf7a1e0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44cf7d0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea49d50 .functor XOR 1, L_0x55d44ea4a720, L_0x55d44ea4a850, C4<0>, C4<0>;
L_0x55d44ea4a200 .functor XOR 1, L_0x55d44ea49d50, L_0x55d44ea4a980, C4<0>, C4<0>;
L_0x55d44ea4a2c0 .functor AND 1, L_0x55d44ea4a720, L_0x55d44ea4a850, C4<1>, C4<1>;
L_0x55d44ea4a3d0 .functor AND 1, L_0x55d44ea4a720, L_0x55d44ea4a980, C4<1>, C4<1>;
L_0x55d44ea4a490 .functor OR 1, L_0x55d44ea4a2c0, L_0x55d44ea4a3d0, C4<0>, C4<0>;
L_0x55d44ea4a5a0 .functor AND 1, L_0x55d44ea4a980, L_0x55d44ea4a850, C4<1>, C4<1>;
L_0x55d44ea4a610 .functor OR 1, L_0x55d44ea4a490, L_0x55d44ea4a5a0, C4<0>, C4<0>;
v0x55d44cf7b5f0_0 .net *"_s0", 0 0, L_0x55d44ea49d50;  1 drivers
v0x55d44cf78c70_0 .net *"_s10", 0 0, L_0x55d44ea4a5a0;  1 drivers
v0x55d44cf78d50_0 .net *"_s4", 0 0, L_0x55d44ea4a2c0;  1 drivers
v0x55d44cf6c320_0 .net *"_s6", 0 0, L_0x55d44ea4a3d0;  1 drivers
v0x55d44cf6c400_0 .net *"_s8", 0 0, L_0x55d44ea4a490;  1 drivers
v0x55d44cf5f9f0_0 .net "a", 0 0, L_0x55d44ea4a720;  1 drivers
v0x55d44cf5fab0_0 .net "b", 0 0, L_0x55d44ea4a850;  1 drivers
v0x55d44cf6eea0_0 .net "ca", 0 0, L_0x55d44ea4a610;  1 drivers
v0x55d44cf6ef60_0 .net "cin", 0 0, L_0x55d44ea4a980;  1 drivers
v0x55d44cf779e0_0 .net "sum", 0 0, L_0x55d44ea4a200;  1 drivers
S_0x55d44cf6ea80 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44cf7d0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea4aab0 .functor XOR 1, L_0x55d44ea4af50, L_0x55d44ea4b080, C4<0>, C4<0>;
L_0x55d44ea4ab20 .functor XOR 1, L_0x55d44ea4aab0, L_0x55d44ea4b1b0, C4<0>, C4<0>;
L_0x55d44ea4ab90 .functor AND 1, L_0x55d44ea4af50, L_0x55d44ea4b080, C4<1>, C4<1>;
L_0x55d44ea4ac00 .functor AND 1, L_0x55d44ea4af50, L_0x55d44ea4b1b0, C4<1>, C4<1>;
L_0x55d44ea4acc0 .functor OR 1, L_0x55d44ea4ab90, L_0x55d44ea4ac00, C4<0>, C4<0>;
L_0x55d44ea4add0 .functor AND 1, L_0x55d44ea4b1b0, L_0x55d44ea4b080, C4<1>, C4<1>;
L_0x55d44ea4ae40 .functor OR 1, L_0x55d44ea4acc0, L_0x55d44ea4add0, C4<0>, C4<0>;
v0x55d44cf77630_0 .net *"_s0", 0 0, L_0x55d44ea4aab0;  1 drivers
v0x55d44cf74a00_0 .net *"_s10", 0 0, L_0x55d44ea4add0;  1 drivers
v0x55d44cf74ae0_0 .net *"_s4", 0 0, L_0x55d44ea4ab90;  1 drivers
v0x55d44cf74650_0 .net *"_s6", 0 0, L_0x55d44ea4ac00;  1 drivers
v0x55d44cf71a90_0 .net *"_s8", 0 0, L_0x55d44ea4acc0;  1 drivers
v0x55d44cf716b0_0 .net "a", 0 0, L_0x55d44ea4af50;  1 drivers
v0x55d44cf71770_0 .net "b", 0 0, L_0x55d44ea4b080;  1 drivers
v0x55d44cf6e700_0 .net "ca", 0 0, L_0x55d44ea4ae40;  1 drivers
v0x55d44cf6e7a0_0 .net "cin", 0 0, L_0x55d44ea4b1b0;  1 drivers
v0x55d44cf75ae0_0 .net "sum", 0 0, L_0x55d44ea4ab20;  1 drivers
S_0x55d44cf76e60 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44cf7d0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea4b2e0 .functor XOR 1, L_0x55d44ea4b870, L_0x55d44ea4b9a0, C4<0>, C4<0>;
L_0x55d44ea4b350 .functor XOR 1, L_0x55d44ea4b2e0, L_0x55d44ea4bb20, C4<0>, C4<0>;
L_0x55d44ea4b410 .functor AND 1, L_0x55d44ea4b870, L_0x55d44ea4b9a0, C4<1>, C4<1>;
L_0x55d44ea4b520 .functor AND 1, L_0x55d44ea4b870, L_0x55d44ea4bb20, C4<1>, C4<1>;
L_0x55d44ea4b5e0 .functor OR 1, L_0x55d44ea4b410, L_0x55d44ea4b520, C4<0>, C4<0>;
L_0x55d44ea4b6f0 .functor AND 1, L_0x55d44ea4bb20, L_0x55d44ea4b9a0, C4<1>, C4<1>;
L_0x55d44ea4b760 .functor OR 1, L_0x55d44ea4b5e0, L_0x55d44ea4b6f0, C4<0>, C4<0>;
v0x55d44cf72b60_0 .net *"_s0", 0 0, L_0x55d44ea4b2e0;  1 drivers
v0x55d44cf73f10_0 .net *"_s10", 0 0, L_0x55d44ea4b6f0;  1 drivers
v0x55d44cf73ff0_0 .net *"_s4", 0 0, L_0x55d44ea4b410;  1 drivers
v0x55d44cf6fb90_0 .net *"_s6", 0 0, L_0x55d44ea4b520;  1 drivers
v0x55d44cf6fc70_0 .net *"_s8", 0 0, L_0x55d44ea4b5e0;  1 drivers
v0x55d44cf70fc0_0 .net "a", 0 0, L_0x55d44ea4b870;  1 drivers
v0x55d44cf71080_0 .net "b", 0 0, L_0x55d44ea4b9a0;  1 drivers
v0x55d44cf6cc80_0 .net "ca", 0 0, L_0x55d44ea4b760;  1 drivers
v0x55d44cf6cd20_0 .net "cin", 0 0, L_0x55d44ea4bb20;  1 drivers
v0x55d44cf6e0c0_0 .net "sum", 0 0, L_0x55d44ea4b350;  1 drivers
S_0x55d44cf62550 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44cf7d0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea4bc50 .functor XOR 1, L_0x55d44ea4c0f0, L_0x55d44ea4c2b0, C4<0>, C4<0>;
L_0x55d44ea4bcc0 .functor XOR 1, L_0x55d44ea4bc50, L_0x55d44ea4c470, C4<0>, C4<0>;
L_0x55d44ea4bd30 .functor AND 1, L_0x55d44ea4c0f0, L_0x55d44ea4c2b0, C4<1>, C4<1>;
L_0x55d44ea4bda0 .functor AND 1, L_0x55d44ea4c0f0, L_0x55d44ea4c470, C4<1>, C4<1>;
L_0x55d44ea4be60 .functor OR 1, L_0x55d44ea4bd30, L_0x55d44ea4bda0, C4<0>, C4<0>;
L_0x55d44ea4bf70 .functor AND 1, L_0x55d44ea4c470, L_0x55d44ea4c2b0, C4<1>, C4<1>;
L_0x55d44ea4bfe0 .functor OR 1, L_0x55d44ea4be60, L_0x55d44ea4bf70, C4<0>, C4<0>;
v0x55d44cf6b060_0 .net *"_s0", 0 0, L_0x55d44ea4bc50;  1 drivers
v0x55d44cf6ac00_0 .net *"_s10", 0 0, L_0x55d44ea4bf70;  1 drivers
v0x55d44cf6ace0_0 .net *"_s4", 0 0, L_0x55d44ea4bd30;  1 drivers
v0x55d44cf62130_0 .net *"_s6", 0 0, L_0x55d44ea4bda0;  1 drivers
v0x55d44cf62210_0 .net *"_s8", 0 0, L_0x55d44ea4be60;  1 drivers
v0x55d44cf68100_0 .net "a", 0 0, L_0x55d44ea4c0f0;  1 drivers
v0x55d44cf67cb0_0 .net "b", 0 0, L_0x55d44ea4c2b0;  1 drivers
v0x55d44cf67d70_0 .net "ca", 0 0, L_0x55d44ea4bfe0;  1 drivers
v0x55d44cf65140_0 .net "cin", 0 0, L_0x55d44ea4c470;  1 drivers
v0x55d44cf64d60_0 .net "sum", 0 0, L_0x55d44ea4bcc0;  1 drivers
S_0x55d44cf64670 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44cfd3050;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44cf00340_0 .net "a", 15 0, L_0x55d44ea57cc0;  1 drivers
v0x55d44cf00420_0 .net "b", 15 0, L_0x55d44ea57db0;  1 drivers
v0x55d44cefbfc0_0 .net "ca", 15 0, L_0x55d44ea57a60;  1 drivers
v0x55d44cefc060_0 .net "cin", 15 0, L_0x55d44ea57ea0;  1 drivers
v0x55d44cefd3f0_0 .net "sum", 15 0, L_0x55d44ea579c0;  1 drivers
L_0x55d44ea4f7d0 .part L_0x55d44ea57cc0, 0, 4;
L_0x55d44ea4f870 .part L_0x55d44ea57db0, 0, 4;
L_0x55d44ea4f910 .part L_0x55d44ea57ea0, 0, 4;
L_0x55d44ea52160 .part L_0x55d44ea57cc0, 4, 4;
L_0x55d44ea52250 .part L_0x55d44ea57db0, 4, 4;
L_0x55d44ea52340 .part L_0x55d44ea57ea0, 4, 4;
L_0x55d44ea54c20 .part L_0x55d44ea57cc0, 8, 4;
L_0x55d44ea54cc0 .part L_0x55d44ea57db0, 8, 4;
L_0x55d44ea54db0 .part L_0x55d44ea57ea0, 8, 4;
L_0x55d44ea575c0 .part L_0x55d44ea57cc0, 12, 4;
L_0x55d44ea576f0 .part L_0x55d44ea57db0, 12, 4;
L_0x55d44ea57820 .part L_0x55d44ea57ea0, 12, 4;
L_0x55d44ea579c0 .concat8 [ 4 4 4 4], L_0x55d44ea4f5c0, L_0x55d44ea51f50, L_0x55d44ea54a10, L_0x55d44ea573b0;
L_0x55d44ea57a60 .concat8 [ 4 4 4 4], L_0x55d44ea4f660, L_0x55d44ea51ff0, L_0x55d44ea54ab0, L_0x55d44ea57450;
S_0x55d44cf616c0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44cf64670;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44cf49eb0_0 .net "a", 3 0, L_0x55d44ea4f7d0;  1 drivers
v0x55d44cf49f90_0 .net "b", 3 0, L_0x55d44ea4f870;  1 drivers
v0x55d44cf4b2e0_0 .net "ca", 3 0, L_0x55d44ea4f660;  1 drivers
v0x55d44cf4b3a0_0 .net "cin", 3 0, L_0x55d44ea4f910;  1 drivers
v0x55d44cf46f00_0 .net "sum", 3 0, L_0x55d44ea4f5c0;  1 drivers
L_0x55d44ea4d640 .part L_0x55d44ea4f7d0, 0, 1;
L_0x55d44ea4d770 .part L_0x55d44ea4f870, 0, 1;
L_0x55d44ea4d8a0 .part L_0x55d44ea4f910, 0, 1;
L_0x55d44ea4de70 .part L_0x55d44ea4f7d0, 1, 1;
L_0x55d44ea4dfa0 .part L_0x55d44ea4f870, 1, 1;
L_0x55d44ea4e0d0 .part L_0x55d44ea4f910, 1, 1;
L_0x55d44ea4e790 .part L_0x55d44ea4f7d0, 2, 1;
L_0x55d44ea4e8c0 .part L_0x55d44ea4f870, 2, 1;
L_0x55d44ea4ea40 .part L_0x55d44ea4f910, 2, 1;
L_0x55d44ea4f010 .part L_0x55d44ea4f7d0, 3, 1;
L_0x55d44ea4f1d0 .part L_0x55d44ea4f870, 3, 1;
L_0x55d44ea4f390 .part L_0x55d44ea4f910, 3, 1;
L_0x55d44ea4f5c0 .concat8 [ 1 1 1 1], L_0x55d44ea4c630, L_0x55d44ea4da40, L_0x55d44ea4e270, L_0x55d44ea4ebe0;
L_0x55d44ea4f660 .concat8 [ 1 1 1 1], L_0x55d44ea4d530, L_0x55d44ea4dd60, L_0x55d44ea4e680, L_0x55d44ea4ef00;
S_0x55d44cf55c00 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44cf616c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea4cc40 .functor XOR 1, L_0x55d44ea4d640, L_0x55d44ea4d770, C4<0>, C4<0>;
L_0x55d44ea4c630 .functor XOR 1, L_0x55d44ea4cc40, L_0x55d44ea4d8a0, C4<0>, C4<0>;
L_0x55d44ea4d1e0 .functor AND 1, L_0x55d44ea4d640, L_0x55d44ea4d770, C4<1>, C4<1>;
L_0x55d44ea4d2f0 .functor AND 1, L_0x55d44ea4d640, L_0x55d44ea4d8a0, C4<1>, C4<1>;
L_0x55d44ea4d3b0 .functor OR 1, L_0x55d44ea4d1e0, L_0x55d44ea4d2f0, C4<0>, C4<0>;
L_0x55d44ea4d4c0 .functor AND 1, L_0x55d44ea4d8a0, L_0x55d44ea4d770, C4<1>, C4<1>;
L_0x55d44ea4d530 .functor OR 1, L_0x55d44ea4d3b0, L_0x55d44ea4d4c0, C4<0>, C4<0>;
v0x55d44cf5e790_0 .net *"_s0", 0 0, L_0x55d44ea4cc40;  1 drivers
v0x55d44cf5e2b0_0 .net *"_s10", 0 0, L_0x55d44ea4d4c0;  1 drivers
v0x55d44cf5e390_0 .net *"_s4", 0 0, L_0x55d44ea4d1e0;  1 drivers
v0x55d44cf557e0_0 .net *"_s6", 0 0, L_0x55d44ea4d2f0;  1 drivers
v0x55d44cf558c0_0 .net *"_s8", 0 0, L_0x55d44ea4d3b0;  1 drivers
v0x55d44cf5b7b0_0 .net "a", 0 0, L_0x55d44ea4d640;  1 drivers
v0x55d44cf5b360_0 .net "b", 0 0, L_0x55d44ea4d770;  1 drivers
v0x55d44cf5b420_0 .net "ca", 0 0, L_0x55d44ea4d530;  1 drivers
v0x55d44cf587f0_0 .net "cin", 0 0, L_0x55d44ea4d8a0;  1 drivers
v0x55d44cf58410_0 .net "sum", 0 0, L_0x55d44ea4c630;  1 drivers
S_0x55d44cf55460 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44cf616c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea4d9d0 .functor XOR 1, L_0x55d44ea4de70, L_0x55d44ea4dfa0, C4<0>, C4<0>;
L_0x55d44ea4da40 .functor XOR 1, L_0x55d44ea4d9d0, L_0x55d44ea4e0d0, C4<0>, C4<0>;
L_0x55d44ea4dab0 .functor AND 1, L_0x55d44ea4de70, L_0x55d44ea4dfa0, C4<1>, C4<1>;
L_0x55d44ea4db20 .functor AND 1, L_0x55d44ea4de70, L_0x55d44ea4e0d0, C4<1>, C4<1>;
L_0x55d44ea4dbe0 .functor OR 1, L_0x55d44ea4dab0, L_0x55d44ea4db20, C4<0>, C4<0>;
L_0x55d44ea4dcf0 .functor AND 1, L_0x55d44ea4e0d0, L_0x55d44ea4dfa0, C4<1>, C4<1>;
L_0x55d44ea4dd60 .functor OR 1, L_0x55d44ea4dbe0, L_0x55d44ea4dcf0, C4<0>, C4<0>;
v0x55d44cf5c810_0 .net *"_s0", 0 0, L_0x55d44ea4d9d0;  1 drivers
v0x55d44cf5dbc0_0 .net *"_s10", 0 0, L_0x55d44ea4dcf0;  1 drivers
v0x55d44cf5dca0_0 .net *"_s4", 0 0, L_0x55d44ea4dab0;  1 drivers
v0x55d44cf59840_0 .net *"_s6", 0 0, L_0x55d44ea4db20;  1 drivers
v0x55d44cf59920_0 .net *"_s8", 0 0, L_0x55d44ea4dbe0;  1 drivers
v0x55d44cf5ac70_0 .net "a", 0 0, L_0x55d44ea4de70;  1 drivers
v0x55d44cf5ad30_0 .net "b", 0 0, L_0x55d44ea4dfa0;  1 drivers
v0x55d44cf568f0_0 .net "ca", 0 0, L_0x55d44ea4dd60;  1 drivers
v0x55d44cf56990_0 .net "cin", 0 0, L_0x55d44ea4e0d0;  1 drivers
v0x55d44cf57dd0_0 .net "sum", 0 0, L_0x55d44ea4da40;  1 drivers
S_0x55d44cf539e0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44cf616c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea4e200 .functor XOR 1, L_0x55d44ea4e790, L_0x55d44ea4e8c0, C4<0>, C4<0>;
L_0x55d44ea4e270 .functor XOR 1, L_0x55d44ea4e200, L_0x55d44ea4ea40, C4<0>, C4<0>;
L_0x55d44ea4e330 .functor AND 1, L_0x55d44ea4e790, L_0x55d44ea4e8c0, C4<1>, C4<1>;
L_0x55d44ea4e440 .functor AND 1, L_0x55d44ea4e790, L_0x55d44ea4ea40, C4<1>, C4<1>;
L_0x55d44ea4e500 .functor OR 1, L_0x55d44ea4e330, L_0x55d44ea4e440, C4<0>, C4<0>;
L_0x55d44ea4e610 .functor AND 1, L_0x55d44ea4ea40, L_0x55d44ea4e8c0, C4<1>, C4<1>;
L_0x55d44ea4e680 .functor OR 1, L_0x55d44ea4e500, L_0x55d44ea4e610, C4<0>, C4<0>;
v0x55d44cf54df0_0 .net *"_s0", 0 0, L_0x55d44ea4e200;  1 drivers
v0x55d44cf491c0_0 .net *"_s10", 0 0, L_0x55d44ea4e610;  1 drivers
v0x55d44cf492a0_0 .net *"_s4", 0 0, L_0x55d44ea4e330;  1 drivers
v0x55d44cf51c50_0 .net *"_s6", 0 0, L_0x55d44ea4e440;  1 drivers
v0x55d44cf51d30_0 .net *"_s8", 0 0, L_0x55d44ea4e500;  1 drivers
v0x55d44cf518e0_0 .net "a", 0 0, L_0x55d44ea4e790;  1 drivers
v0x55d44cf48da0_0 .net "b", 0 0, L_0x55d44ea4e8c0;  1 drivers
v0x55d44cf48e60_0 .net "ca", 0 0, L_0x55d44ea4e680;  1 drivers
v0x55d44cf4ed00_0 .net "cin", 0 0, L_0x55d44ea4ea40;  1 drivers
v0x55d44cf4e920_0 .net "sum", 0 0, L_0x55d44ea4e270;  1 drivers
S_0x55d44cf4bdb0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44cf616c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea4eb70 .functor XOR 1, L_0x55d44ea4f010, L_0x55d44ea4f1d0, C4<0>, C4<0>;
L_0x55d44ea4ebe0 .functor XOR 1, L_0x55d44ea4eb70, L_0x55d44ea4f390, C4<0>, C4<0>;
L_0x55d44ea4ec50 .functor AND 1, L_0x55d44ea4f010, L_0x55d44ea4f1d0, C4<1>, C4<1>;
L_0x55d44ea4ecc0 .functor AND 1, L_0x55d44ea4f010, L_0x55d44ea4f390, C4<1>, C4<1>;
L_0x55d44ea4ed80 .functor OR 1, L_0x55d44ea4ec50, L_0x55d44ea4ecc0, C4<0>, C4<0>;
L_0x55d44ea4ee90 .functor AND 1, L_0x55d44ea4f390, L_0x55d44ea4f1d0, C4<1>, C4<1>;
L_0x55d44ea4ef00 .functor OR 1, L_0x55d44ea4ed80, L_0x55d44ea4ee90, C4<0>, C4<0>;
v0x55d44cf4ba50_0 .net *"_s0", 0 0, L_0x55d44ea4eb70;  1 drivers
v0x55d44cf48a20_0 .net *"_s10", 0 0, L_0x55d44ea4ee90;  1 drivers
v0x55d44cf48b00_0 .net *"_s4", 0 0, L_0x55d44ea4ec50;  1 drivers
v0x55d44cf4fd50_0 .net *"_s6", 0 0, L_0x55d44ea4ecc0;  1 drivers
v0x55d44cf4fe30_0 .net *"_s8", 0 0, L_0x55d44ea4ed80;  1 drivers
v0x55d44cf51180_0 .net "a", 0 0, L_0x55d44ea4f010;  1 drivers
v0x55d44cf51220_0 .net "b", 0 0, L_0x55d44ea4f1d0;  1 drivers
v0x55d44cf4ce00_0 .net "ca", 0 0, L_0x55d44ea4ef00;  1 drivers
v0x55d44cf4cec0_0 .net "cin", 0 0, L_0x55d44ea4f390;  1 drivers
v0x55d44cf4e2e0_0 .net "sum", 0 0, L_0x55d44ea4ebe0;  1 drivers
S_0x55d44cf48330 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44cf64670;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44cf32150_0 .net "a", 3 0, L_0x55d44ea52160;  1 drivers
v0x55d44cf32250_0 .net "b", 3 0, L_0x55d44ea52250;  1 drivers
v0x55d44cf33580_0 .net "ca", 3 0, L_0x55d44ea51ff0;  1 drivers
v0x55d44cf33640_0 .net "cin", 3 0, L_0x55d44ea52340;  1 drivers
v0x55d44cf2f200_0 .net "sum", 3 0, L_0x55d44ea51f50;  1 drivers
L_0x55d44ea4ff10 .part L_0x55d44ea52160, 0, 1;
L_0x55d44ea50040 .part L_0x55d44ea52250, 0, 1;
L_0x55d44ea50170 .part L_0x55d44ea52340, 0, 1;
L_0x55d44ea50780 .part L_0x55d44ea52160, 1, 1;
L_0x55d44ea508b0 .part L_0x55d44ea52250, 1, 1;
L_0x55d44ea509e0 .part L_0x55d44ea52340, 1, 1;
L_0x55d44ea51120 .part L_0x55d44ea52160, 2, 1;
L_0x55d44ea51250 .part L_0x55d44ea52250, 2, 1;
L_0x55d44ea513d0 .part L_0x55d44ea52340, 2, 1;
L_0x55d44ea519a0 .part L_0x55d44ea52160, 3, 1;
L_0x55d44ea51b60 .part L_0x55d44ea52250, 3, 1;
L_0x55d44ea51d20 .part L_0x55d44ea52340, 3, 1;
L_0x55d44ea51f50 .concat8 [ 1 1 1 1], L_0x55d44ea4f9b0, L_0x55d44ea50310, L_0x55d44ea50bc0, L_0x55d44ea51570;
L_0x55d44ea51ff0 .concat8 [ 1 1 1 1], L_0x55d44ea4fe00, L_0x55d44ea50670, L_0x55d44ea51010, L_0x55d44ea51890;
S_0x55d44cf382e0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44cf48330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea4f550 .functor XOR 1, L_0x55d44ea4ff10, L_0x55d44ea50040, C4<0>, C4<0>;
L_0x55d44ea4f9b0 .functor XOR 1, L_0x55d44ea4f550, L_0x55d44ea50170, C4<0>, C4<0>;
L_0x55d44ea4fa70 .functor AND 1, L_0x55d44ea4ff10, L_0x55d44ea50040, C4<1>, C4<1>;
L_0x55d44ea4fb80 .functor AND 1, L_0x55d44ea4ff10, L_0x55d44ea50170, C4<1>, C4<1>;
L_0x55d44ea4fc40 .functor OR 1, L_0x55d44ea4fa70, L_0x55d44ea4fb80, C4<0>, C4<0>;
L_0x55d44ea4fd50 .functor AND 1, L_0x55d44ea50170, L_0x55d44ea50040, C4<1>, C4<1>;
L_0x55d44ea4fe00 .functor OR 1, L_0x55d44ea4fc40, L_0x55d44ea4fd50, C4<0>, C4<0>;
v0x55d44cf2b990_0 .net *"_s0", 0 0, L_0x55d44ea4f550;  1 drivers
v0x55d44cf2ba30_0 .net *"_s10", 0 0, L_0x55d44ea4fd50;  1 drivers
v0x55d44cf3ae60_0 .net *"_s4", 0 0, L_0x55d44ea4fa70;  1 drivers
v0x55d44cf3af30_0 .net *"_s6", 0 0, L_0x55d44ea4fb80;  1 drivers
v0x55d44cf43910_0 .net *"_s8", 0 0, L_0x55d44ea4fc40;  1 drivers
v0x55d44cf43510_0 .net "a", 0 0, L_0x55d44ea4ff10;  1 drivers
v0x55d44cf435d0_0 .net "b", 0 0, L_0x55d44ea50040;  1 drivers
v0x55d44cf3aa40_0 .net "ca", 0 0, L_0x55d44ea4fe00;  1 drivers
v0x55d44cf3aae0_0 .net "cin", 0 0, L_0x55d44ea50170;  1 drivers
v0x55d44cf40a50_0 .net "sum", 0 0, L_0x55d44ea4f9b0;  1 drivers
S_0x55d44cf405c0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44cf48330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea502a0 .functor XOR 1, L_0x55d44ea50780, L_0x55d44ea508b0, C4<0>, C4<0>;
L_0x55d44ea50310 .functor XOR 1, L_0x55d44ea502a0, L_0x55d44ea509e0, C4<0>, C4<0>;
L_0x55d44ea50380 .functor AND 1, L_0x55d44ea50780, L_0x55d44ea508b0, C4<1>, C4<1>;
L_0x55d44ea503f0 .functor AND 1, L_0x55d44ea50780, L_0x55d44ea509e0, C4<1>, C4<1>;
L_0x55d44ea504b0 .functor OR 1, L_0x55d44ea50380, L_0x55d44ea503f0, C4<0>, C4<0>;
L_0x55d44ea505c0 .functor AND 1, L_0x55d44ea509e0, L_0x55d44ea508b0, C4<1>, C4<1>;
L_0x55d44ea50670 .functor OR 1, L_0x55d44ea504b0, L_0x55d44ea505c0, C4<0>, C4<0>;
v0x55d44cf3dad0_0 .net *"_s0", 0 0, L_0x55d44ea502a0;  1 drivers
v0x55d44cf3d670_0 .net *"_s10", 0 0, L_0x55d44ea505c0;  1 drivers
v0x55d44cf3d750_0 .net *"_s4", 0 0, L_0x55d44ea50380;  1 drivers
v0x55d44cf3a6c0_0 .net *"_s6", 0 0, L_0x55d44ea503f0;  1 drivers
v0x55d44cf3a7a0_0 .net *"_s8", 0 0, L_0x55d44ea504b0;  1 drivers
v0x55d44cf41a60_0 .net "a", 0 0, L_0x55d44ea50780;  1 drivers
v0x55d44cf42e20_0 .net "b", 0 0, L_0x55d44ea508b0;  1 drivers
v0x55d44cf42ee0_0 .net "ca", 0 0, L_0x55d44ea50670;  1 drivers
v0x55d44cf3eaa0_0 .net "cin", 0 0, L_0x55d44ea509e0;  1 drivers
v0x55d44cf3fed0_0 .net "sum", 0 0, L_0x55d44ea50310;  1 drivers
S_0x55d44cf3bb50 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44cf48330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea50b50 .functor XOR 1, L_0x55d44ea51120, L_0x55d44ea51250, C4<0>, C4<0>;
L_0x55d44ea50bc0 .functor XOR 1, L_0x55d44ea50b50, L_0x55d44ea513d0, C4<0>, C4<0>;
L_0x55d44ea50c80 .functor AND 1, L_0x55d44ea51120, L_0x55d44ea51250, C4<1>, C4<1>;
L_0x55d44ea50d90 .functor AND 1, L_0x55d44ea51120, L_0x55d44ea513d0, C4<1>, C4<1>;
L_0x55d44ea50e50 .functor OR 1, L_0x55d44ea50c80, L_0x55d44ea50d90, C4<0>, C4<0>;
L_0x55d44ea50f60 .functor AND 1, L_0x55d44ea513d0, L_0x55d44ea51250, C4<1>, C4<1>;
L_0x55d44ea51010 .functor OR 1, L_0x55d44ea50e50, L_0x55d44ea50f60, C4<0>, C4<0>;
v0x55d44cf3d000_0 .net *"_s0", 0 0, L_0x55d44ea50b50;  1 drivers
v0x55d44cf38c40_0 .net *"_s10", 0 0, L_0x55d44ea50f60;  1 drivers
v0x55d44cf38d20_0 .net *"_s4", 0 0, L_0x55d44ea50c80;  1 drivers
v0x55d44cf39fd0_0 .net *"_s6", 0 0, L_0x55d44ea50d90;  1 drivers
v0x55d44cf3a0b0_0 .net *"_s8", 0 0, L_0x55d44ea50e50;  1 drivers
v0x55d44cf2e510_0 .net "a", 0 0, L_0x55d44ea51120;  1 drivers
v0x55d44cf2e5d0_0 .net "b", 0 0, L_0x55d44ea51250;  1 drivers
v0x55d44cf36fa0_0 .net "ca", 0 0, L_0x55d44ea51010;  1 drivers
v0x55d44cf37040_0 .net "cin", 0 0, L_0x55d44ea513d0;  1 drivers
v0x55d44cf36c70_0 .net "sum", 0 0, L_0x55d44ea50bc0;  1 drivers
S_0x55d44cf2e0f0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44cf48330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea51500 .functor XOR 1, L_0x55d44ea519a0, L_0x55d44ea51b60, C4<0>, C4<0>;
L_0x55d44ea51570 .functor XOR 1, L_0x55d44ea51500, L_0x55d44ea51d20, C4<0>, C4<0>;
L_0x55d44ea515e0 .functor AND 1, L_0x55d44ea519a0, L_0x55d44ea51b60, C4<1>, C4<1>;
L_0x55d44ea51650 .functor AND 1, L_0x55d44ea519a0, L_0x55d44ea51d20, C4<1>, C4<1>;
L_0x55d44ea51710 .functor OR 1, L_0x55d44ea515e0, L_0x55d44ea51650, C4<0>, C4<0>;
L_0x55d44ea51820 .functor AND 1, L_0x55d44ea51d20, L_0x55d44ea51b60, C4<1>, C4<1>;
L_0x55d44ea51890 .functor OR 1, L_0x55d44ea51710, L_0x55d44ea51820, C4<0>, C4<0>;
v0x55d44cf340d0_0 .net *"_s0", 0 0, L_0x55d44ea51500;  1 drivers
v0x55d44cf33c70_0 .net *"_s10", 0 0, L_0x55d44ea51820;  1 drivers
v0x55d44cf33d50_0 .net *"_s4", 0 0, L_0x55d44ea515e0;  1 drivers
v0x55d44cf31100_0 .net *"_s6", 0 0, L_0x55d44ea51650;  1 drivers
v0x55d44cf311e0_0 .net *"_s8", 0 0, L_0x55d44ea51710;  1 drivers
v0x55d44cf30d90_0 .net "a", 0 0, L_0x55d44ea519a0;  1 drivers
v0x55d44cf2dd70_0 .net "b", 0 0, L_0x55d44ea51b60;  1 drivers
v0x55d44cf2de30_0 .net "ca", 0 0, L_0x55d44ea51890;  1 drivers
v0x55d44cf350a0_0 .net "cin", 0 0, L_0x55d44ea51d20;  1 drivers
v0x55d44cf364d0_0 .net "sum", 0 0, L_0x55d44ea51570;  1 drivers
S_0x55d44cf30630 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44cf64670;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44cf18dc0_0 .net "a", 3 0, L_0x55d44ea54c20;  1 drivers
v0x55d44cf18ec0_0 .net "b", 3 0, L_0x55d44ea54cc0;  1 drivers
v0x55d44cf1a1f0_0 .net "ca", 3 0, L_0x55d44ea54ab0;  1 drivers
v0x55d44cf1a2b0_0 .net "cin", 3 0, L_0x55d44ea54db0;  1 drivers
v0x55d44cf15e70_0 .net "sum", 3 0, L_0x55d44ea54a10;  1 drivers
L_0x55d44ea529d0 .part L_0x55d44ea54c20, 0, 1;
L_0x55d44ea52b00 .part L_0x55d44ea54cc0, 0, 1;
L_0x55d44ea52c30 .part L_0x55d44ea54db0, 0, 1;
L_0x55d44ea53240 .part L_0x55d44ea54c20, 1, 1;
L_0x55d44ea53370 .part L_0x55d44ea54cc0, 1, 1;
L_0x55d44ea534a0 .part L_0x55d44ea54db0, 1, 1;
L_0x55d44ea53be0 .part L_0x55d44ea54c20, 2, 1;
L_0x55d44ea53d10 .part L_0x55d44ea54cc0, 2, 1;
L_0x55d44ea53e90 .part L_0x55d44ea54db0, 2, 1;
L_0x55d44ea54460 .part L_0x55d44ea54c20, 3, 1;
L_0x55d44ea54620 .part L_0x55d44ea54cc0, 3, 1;
L_0x55d44ea547e0 .part L_0x55d44ea54db0, 3, 1;
L_0x55d44ea54a10 .concat8 [ 1 1 1 1], L_0x55d44ea52470, L_0x55d44ea52dd0, L_0x55d44ea53680, L_0x55d44ea54030;
L_0x55d44ea54ab0 .concat8 [ 1 1 1 1], L_0x55d44ea528c0, L_0x55d44ea53130, L_0x55d44ea53ad0, L_0x55d44ea54350;
S_0x55d44cf2d680 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44cf30630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea51ee0 .functor XOR 1, L_0x55d44ea529d0, L_0x55d44ea52b00, C4<0>, C4<0>;
L_0x55d44ea52470 .functor XOR 1, L_0x55d44ea51ee0, L_0x55d44ea52c30, C4<0>, C4<0>;
L_0x55d44ea52530 .functor AND 1, L_0x55d44ea529d0, L_0x55d44ea52b00, C4<1>, C4<1>;
L_0x55d44ea52640 .functor AND 1, L_0x55d44ea529d0, L_0x55d44ea52c30, C4<1>, C4<1>;
L_0x55d44ea52700 .functor OR 1, L_0x55d44ea52530, L_0x55d44ea52640, C4<0>, C4<0>;
L_0x55d44ea52810 .functor AND 1, L_0x55d44ea52c30, L_0x55d44ea52b00, C4<1>, C4<1>;
L_0x55d44ea528c0 .functor OR 1, L_0x55d44ea52700, L_0x55d44ea52810, C4<0>, C4<0>;
v0x55d44cf21bc0_0 .net *"_s0", 0 0, L_0x55d44ea51ee0;  1 drivers
v0x55d44cf21c60_0 .net *"_s10", 0 0, L_0x55d44ea52810;  1 drivers
v0x55d44cf2a650_0 .net *"_s4", 0 0, L_0x55d44ea52530;  1 drivers
v0x55d44cf2a740_0 .net *"_s6", 0 0, L_0x55d44ea52640;  1 drivers
v0x55d44cf2a270_0 .net *"_s8", 0 0, L_0x55d44ea52700;  1 drivers
v0x55d44cf217a0_0 .net "a", 0 0, L_0x55d44ea529d0;  1 drivers
v0x55d44cf21860_0 .net "b", 0 0, L_0x55d44ea52b00;  1 drivers
v0x55d44cf27700_0 .net "ca", 0 0, L_0x55d44ea528c0;  1 drivers
v0x55d44cf277a0_0 .net "cin", 0 0, L_0x55d44ea52c30;  1 drivers
v0x55d44cf273d0_0 .net "sum", 0 0, L_0x55d44ea52470;  1 drivers
S_0x55d44cf247b0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44cf30630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea52d60 .functor XOR 1, L_0x55d44ea53240, L_0x55d44ea53370, C4<0>, C4<0>;
L_0x55d44ea52dd0 .functor XOR 1, L_0x55d44ea52d60, L_0x55d44ea534a0, C4<0>, C4<0>;
L_0x55d44ea52e40 .functor AND 1, L_0x55d44ea53240, L_0x55d44ea53370, C4<1>, C4<1>;
L_0x55d44ea52eb0 .functor AND 1, L_0x55d44ea53240, L_0x55d44ea534a0, C4<1>, C4<1>;
L_0x55d44ea52f70 .functor OR 1, L_0x55d44ea52e40, L_0x55d44ea52eb0, C4<0>, C4<0>;
L_0x55d44ea53080 .functor AND 1, L_0x55d44ea534a0, L_0x55d44ea53370, C4<1>, C4<1>;
L_0x55d44ea53130 .functor OR 1, L_0x55d44ea52f70, L_0x55d44ea53080, C4<0>, C4<0>;
v0x55d44cf24450_0 .net *"_s0", 0 0, L_0x55d44ea52d60;  1 drivers
v0x55d44cf21420_0 .net *"_s10", 0 0, L_0x55d44ea53080;  1 drivers
v0x55d44cf21500_0 .net *"_s4", 0 0, L_0x55d44ea52e40;  1 drivers
v0x55d44cf28750_0 .net *"_s6", 0 0, L_0x55d44ea52eb0;  1 drivers
v0x55d44cf28830_0 .net *"_s8", 0 0, L_0x55d44ea52f70;  1 drivers
v0x55d44cf29b80_0 .net "a", 0 0, L_0x55d44ea53240;  1 drivers
v0x55d44cf29c40_0 .net "b", 0 0, L_0x55d44ea53370;  1 drivers
v0x55d44cf25800_0 .net "ca", 0 0, L_0x55d44ea53130;  1 drivers
v0x55d44cf258a0_0 .net "cin", 0 0, L_0x55d44ea534a0;  1 drivers
v0x55d44cf26ce0_0 .net "sum", 0 0, L_0x55d44ea52dd0;  1 drivers
S_0x55d44cf228b0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44cf30630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea53610 .functor XOR 1, L_0x55d44ea53be0, L_0x55d44ea53d10, C4<0>, C4<0>;
L_0x55d44ea53680 .functor XOR 1, L_0x55d44ea53610, L_0x55d44ea53e90, C4<0>, C4<0>;
L_0x55d44ea53740 .functor AND 1, L_0x55d44ea53be0, L_0x55d44ea53d10, C4<1>, C4<1>;
L_0x55d44ea53850 .functor AND 1, L_0x55d44ea53be0, L_0x55d44ea53e90, C4<1>, C4<1>;
L_0x55d44ea53910 .functor OR 1, L_0x55d44ea53740, L_0x55d44ea53850, C4<0>, C4<0>;
L_0x55d44ea53a20 .functor AND 1, L_0x55d44ea53e90, L_0x55d44ea53d10, C4<1>, C4<1>;
L_0x55d44ea53ad0 .functor OR 1, L_0x55d44ea53910, L_0x55d44ea53a20, C4<0>, C4<0>;
v0x55d44cf23d90_0 .net *"_s0", 0 0, L_0x55d44ea53610;  1 drivers
v0x55d44cf1f9a0_0 .net *"_s10", 0 0, L_0x55d44ea53a20;  1 drivers
v0x55d44cf1fa80_0 .net *"_s4", 0 0, L_0x55d44ea53740;  1 drivers
v0x55d44cf20d30_0 .net *"_s6", 0 0, L_0x55d44ea53850;  1 drivers
v0x55d44cf20e10_0 .net *"_s8", 0 0, L_0x55d44ea53910;  1 drivers
v0x55d44cf151f0_0 .net "a", 0 0, L_0x55d44ea53be0;  1 drivers
v0x55d44cf1dc10_0 .net "b", 0 0, L_0x55d44ea53d10;  1 drivers
v0x55d44cf1dcd0_0 .net "ca", 0 0, L_0x55d44ea53ad0;  1 drivers
v0x55d44cf1d830_0 .net "cin", 0 0, L_0x55d44ea53e90;  1 drivers
v0x55d44cf14d60_0 .net "sum", 0 0, L_0x55d44ea53680;  1 drivers
S_0x55d44cf1acc0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44cf30630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea53fc0 .functor XOR 1, L_0x55d44ea54460, L_0x55d44ea54620, C4<0>, C4<0>;
L_0x55d44ea54030 .functor XOR 1, L_0x55d44ea53fc0, L_0x55d44ea547e0, C4<0>, C4<0>;
L_0x55d44ea540a0 .functor AND 1, L_0x55d44ea54460, L_0x55d44ea54620, C4<1>, C4<1>;
L_0x55d44ea54110 .functor AND 1, L_0x55d44ea54460, L_0x55d44ea547e0, C4<1>, C4<1>;
L_0x55d44ea541d0 .functor OR 1, L_0x55d44ea540a0, L_0x55d44ea54110, C4<0>, C4<0>;
L_0x55d44ea542e0 .functor AND 1, L_0x55d44ea547e0, L_0x55d44ea54620, C4<1>, C4<1>;
L_0x55d44ea54350 .functor OR 1, L_0x55d44ea541d0, L_0x55d44ea542e0, C4<0>, C4<0>;
v0x55d44cf1a960_0 .net *"_s0", 0 0, L_0x55d44ea53fc0;  1 drivers
v0x55d44cf17d70_0 .net *"_s10", 0 0, L_0x55d44ea542e0;  1 drivers
v0x55d44cf17e50_0 .net *"_s4", 0 0, L_0x55d44ea540a0;  1 drivers
v0x55d44cf17990_0 .net *"_s6", 0 0, L_0x55d44ea54110;  1 drivers
v0x55d44cf17a70_0 .net *"_s8", 0 0, L_0x55d44ea541d0;  1 drivers
v0x55d44cf149e0_0 .net "a", 0 0, L_0x55d44ea54460;  1 drivers
v0x55d44cf14aa0_0 .net "b", 0 0, L_0x55d44ea54620;  1 drivers
v0x55d44cf1bd10_0 .net "ca", 0 0, L_0x55d44ea54350;  1 drivers
v0x55d44cf1bdb0_0 .net "cin", 0 0, L_0x55d44ea547e0;  1 drivers
v0x55d44cf1d1f0_0 .net "sum", 0 0, L_0x55d44ea54030;  1 drivers
S_0x55d44cf172a0 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44cf64670;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44cf01e60_0 .net "a", 3 0, L_0x55d44ea575c0;  1 drivers
v0x55d44cf01f60_0 .net "b", 3 0, L_0x55d44ea576f0;  1 drivers
v0x55d44cf03290_0 .net "ca", 3 0, L_0x55d44ea57450;  1 drivers
v0x55d44cf03350_0 .net "cin", 3 0, L_0x55d44ea57820;  1 drivers
v0x55d44cefef10_0 .net "sum", 3 0, L_0x55d44ea573b0;  1 drivers
L_0x55d44ea55370 .part L_0x55d44ea575c0, 0, 1;
L_0x55d44ea554a0 .part L_0x55d44ea576f0, 0, 1;
L_0x55d44ea555d0 .part L_0x55d44ea57820, 0, 1;
L_0x55d44ea55be0 .part L_0x55d44ea575c0, 1, 1;
L_0x55d44ea55d10 .part L_0x55d44ea576f0, 1, 1;
L_0x55d44ea55e40 .part L_0x55d44ea57820, 1, 1;
L_0x55d44ea56580 .part L_0x55d44ea575c0, 2, 1;
L_0x55d44ea566b0 .part L_0x55d44ea576f0, 2, 1;
L_0x55d44ea56830 .part L_0x55d44ea57820, 2, 1;
L_0x55d44ea56e00 .part L_0x55d44ea575c0, 3, 1;
L_0x55d44ea56fc0 .part L_0x55d44ea576f0, 3, 1;
L_0x55d44ea57180 .part L_0x55d44ea57820, 3, 1;
L_0x55d44ea573b0 .concat8 [ 1 1 1 1], L_0x55d44ea54e50, L_0x55d44ea55770, L_0x55d44ea56020, L_0x55d44ea569d0;
L_0x55d44ea57450 .concat8 [ 1 1 1 1], L_0x55d44ea55260, L_0x55d44ea55ad0, L_0x55d44ea56470, L_0x55d44ea56cf0;
S_0x55d44cf142f0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44cf172a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea549a0 .functor XOR 1, L_0x55d44ea55370, L_0x55d44ea554a0, C4<0>, C4<0>;
L_0x55d44ea54e50 .functor XOR 1, L_0x55d44ea549a0, L_0x55d44ea555d0, C4<0>, C4<0>;
L_0x55d44ea54f10 .functor AND 1, L_0x55d44ea55370, L_0x55d44ea554a0, C4<1>, C4<1>;
L_0x55d44ea55020 .functor AND 1, L_0x55d44ea55370, L_0x55d44ea555d0, C4<1>, C4<1>;
L_0x55d44ea550e0 .functor OR 1, L_0x55d44ea54f10, L_0x55d44ea55020, C4<0>, C4<0>;
L_0x55d44ea551f0 .functor AND 1, L_0x55d44ea555d0, L_0x55d44ea554a0, C4<1>, C4<1>;
L_0x55d44ea55260 .functor OR 1, L_0x55d44ea550e0, L_0x55d44ea551f0, C4<0>, C4<0>;
v0x55d44cf11a70_0 .net *"_s0", 0 0, L_0x55d44ea549a0;  1 drivers
v0x55d44cf050a0_0 .net *"_s10", 0 0, L_0x55d44ea551f0;  1 drivers
v0x55d44cf05180_0 .net *"_s4", 0 0, L_0x55d44ea54f10;  1 drivers
v0x55d44cef8750_0 .net *"_s6", 0 0, L_0x55d44ea55020;  1 drivers
v0x55d44cef8830_0 .net *"_s8", 0 0, L_0x55d44ea550e0;  1 drivers
v0x55d44cf07c20_0 .net "a", 0 0, L_0x55d44ea55370;  1 drivers
v0x55d44cf07cc0_0 .net "b", 0 0, L_0x55d44ea554a0;  1 drivers
v0x55d44cf106b0_0 .net "ca", 0 0, L_0x55d44ea55260;  1 drivers
v0x55d44cf10770_0 .net "cin", 0 0, L_0x55d44ea555d0;  1 drivers
v0x55d44cf10380_0 .net "sum", 0 0, L_0x55d44ea54e50;  1 drivers
S_0x55d44cf07820 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44cf172a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea55700 .functor XOR 1, L_0x55d44ea55be0, L_0x55d44ea55d10, C4<0>, C4<0>;
L_0x55d44ea55770 .functor XOR 1, L_0x55d44ea55700, L_0x55d44ea55e40, C4<0>, C4<0>;
L_0x55d44ea557e0 .functor AND 1, L_0x55d44ea55be0, L_0x55d44ea55d10, C4<1>, C4<1>;
L_0x55d44ea55850 .functor AND 1, L_0x55d44ea55be0, L_0x55d44ea55e40, C4<1>, C4<1>;
L_0x55d44ea55910 .functor OR 1, L_0x55d44ea557e0, L_0x55d44ea55850, C4<0>, C4<0>;
L_0x55d44ea55a20 .functor AND 1, L_0x55d44ea55e40, L_0x55d44ea55d10, C4<1>, C4<1>;
L_0x55d44ea55ad0 .functor OR 1, L_0x55d44ea55910, L_0x55d44ea55a20, C4<0>, C4<0>;
v0x55d44cf0d800_0 .net *"_s0", 0 0, L_0x55d44ea55700;  1 drivers
v0x55d44cf0d380_0 .net *"_s10", 0 0, L_0x55d44ea55a20;  1 drivers
v0x55d44cf0d440_0 .net *"_s4", 0 0, L_0x55d44ea557e0;  1 drivers
v0x55d44cf0a830_0 .net *"_s6", 0 0, L_0x55d44ea55850;  1 drivers
v0x55d44cf0a910_0 .net *"_s8", 0 0, L_0x55d44ea55910;  1 drivers
v0x55d44cf0a4c0_0 .net "a", 0 0, L_0x55d44ea55be0;  1 drivers
v0x55d44cf07480_0 .net "b", 0 0, L_0x55d44ea55d10;  1 drivers
v0x55d44cf07540_0 .net "ca", 0 0, L_0x55d44ea55ad0;  1 drivers
v0x55d44cf0e7b0_0 .net "cin", 0 0, L_0x55d44ea55e40;  1 drivers
v0x55d44cf0fbe0_0 .net "sum", 0 0, L_0x55d44ea55770;  1 drivers
S_0x55d44cf0b860 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44cf172a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea55fb0 .functor XOR 1, L_0x55d44ea56580, L_0x55d44ea566b0, C4<0>, C4<0>;
L_0x55d44ea56020 .functor XOR 1, L_0x55d44ea55fb0, L_0x55d44ea56830, C4<0>, C4<0>;
L_0x55d44ea560e0 .functor AND 1, L_0x55d44ea56580, L_0x55d44ea566b0, C4<1>, C4<1>;
L_0x55d44ea561f0 .functor AND 1, L_0x55d44ea56580, L_0x55d44ea56830, C4<1>, C4<1>;
L_0x55d44ea562b0 .functor OR 1, L_0x55d44ea560e0, L_0x55d44ea561f0, C4<0>, C4<0>;
L_0x55d44ea563c0 .functor AND 1, L_0x55d44ea56830, L_0x55d44ea566b0, C4<1>, C4<1>;
L_0x55d44ea56470 .functor OR 1, L_0x55d44ea562b0, L_0x55d44ea563c0, C4<0>, C4<0>;
v0x55d44cf0cd10_0 .net *"_s0", 0 0, L_0x55d44ea55fb0;  1 drivers
v0x55d44cf08910_0 .net *"_s10", 0 0, L_0x55d44ea563c0;  1 drivers
v0x55d44cf089f0_0 .net *"_s4", 0 0, L_0x55d44ea560e0;  1 drivers
v0x55d44cf09d40_0 .net *"_s6", 0 0, L_0x55d44ea561f0;  1 drivers
v0x55d44cf09e20_0 .net *"_s8", 0 0, L_0x55d44ea562b0;  1 drivers
v0x55d44cf05a00_0 .net "a", 0 0, L_0x55d44ea56580;  1 drivers
v0x55d44cf05ac0_0 .net "b", 0 0, L_0x55d44ea566b0;  1 drivers
v0x55d44cf06d90_0 .net "ca", 0 0, L_0x55d44ea56470;  1 drivers
v0x55d44cf06e30_0 .net "cin", 0 0, L_0x55d44ea56830;  1 drivers
v0x55d44cefb380_0 .net "sum", 0 0, L_0x55d44ea56020;  1 drivers
S_0x55d44cf03d60 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44cf172a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea56960 .functor XOR 1, L_0x55d44ea56e00, L_0x55d44ea56fc0, C4<0>, C4<0>;
L_0x55d44ea569d0 .functor XOR 1, L_0x55d44ea56960, L_0x55d44ea57180, C4<0>, C4<0>;
L_0x55d44ea56a40 .functor AND 1, L_0x55d44ea56e00, L_0x55d44ea56fc0, C4<1>, C4<1>;
L_0x55d44ea56ab0 .functor AND 1, L_0x55d44ea56e00, L_0x55d44ea57180, C4<1>, C4<1>;
L_0x55d44ea56b70 .functor OR 1, L_0x55d44ea56a40, L_0x55d44ea56ab0, C4<0>, C4<0>;
L_0x55d44ea56c80 .functor AND 1, L_0x55d44ea57180, L_0x55d44ea56fc0, C4<1>, C4<1>;
L_0x55d44ea56cf0 .functor OR 1, L_0x55d44ea56b70, L_0x55d44ea56c80, C4<0>, C4<0>;
v0x55d44cf03a00_0 .net *"_s0", 0 0, L_0x55d44ea56960;  1 drivers
v0x55d44cefaeb0_0 .net *"_s10", 0 0, L_0x55d44ea56c80;  1 drivers
v0x55d44cefaf90_0 .net *"_s4", 0 0, L_0x55d44ea56a40;  1 drivers
v0x55d44cf00e10_0 .net *"_s6", 0 0, L_0x55d44ea56ab0;  1 drivers
v0x55d44cf00ef0_0 .net *"_s8", 0 0, L_0x55d44ea56b70;  1 drivers
v0x55d44cf00aa0_0 .net "a", 0 0, L_0x55d44ea56e00;  1 drivers
v0x55d44cefdec0_0 .net "b", 0 0, L_0x55d44ea56fc0;  1 drivers
v0x55d44cefdf80_0 .net "ca", 0 0, L_0x55d44ea56cf0;  1 drivers
v0x55d44cefdae0_0 .net "cin", 0 0, L_0x55d44ea57180;  1 drivers
v0x55d44cefab30_0 .net "sum", 0 0, L_0x55d44ea569d0;  1 drivers
S_0x55d44cef7410 .scope module, "FA_1" "thirtBitAdder" 5 14, 6 3 0, S_0x55d44cfd1c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44ce21720_0 .net "a", 31 0, L_0x55d44ea6e220;  1 drivers
v0x55d44ce21820_0 .net "b", 31 0, L_0x55d44ea6e310;  1 drivers
v0x55d44ce21340_0 .net "ca", 31 0, L_0x55d44ea6e090;  1 drivers
v0x55d44ce21400_0 .net "cin", 31 0, L_0x55d44ea6e400;  1 drivers
v0x55d44ce1e390_0 .net "sum", 31 0, L_0x55d44ea6df50;  1 drivers
L_0x55d44ea63070 .part L_0x55d44ea6e220, 0, 16;
L_0x55d44ea63110 .part L_0x55d44ea6e310, 0, 16;
L_0x55d44ea631b0 .part L_0x55d44ea6e400, 0, 16;
L_0x55d44ea6dc80 .part L_0x55d44ea6e220, 16, 16;
L_0x55d44ea6dd70 .part L_0x55d44ea6e310, 16, 16;
L_0x55d44ea6de60 .part L_0x55d44ea6e400, 16, 16;
L_0x55d44ea6df50 .concat8 [ 16 16 0 0], L_0x55d44ea62d70, L_0x55d44ea6d980;
L_0x55d44ea6e090 .concat8 [ 16 16 0 0], L_0x55d44ea62e10, L_0x55d44ea6da20;
S_0x55d44ceee560 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44cef7410;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44ce8e460_0 .net "a", 15 0, L_0x55d44ea63070;  1 drivers
v0x55d44ce8e540_0 .net "b", 15 0, L_0x55d44ea63110;  1 drivers
v0x55d44ce85990_0 .net "ca", 15 0, L_0x55d44ea62e10;  1 drivers
v0x55d44ce85a30_0 .net "cin", 15 0, L_0x55d44ea631b0;  1 drivers
v0x55d44ce8b8f0_0 .net "sum", 15 0, L_0x55d44ea62d70;  1 drivers
L_0x55d44ea5ab80 .part L_0x55d44ea63070, 0, 4;
L_0x55d44ea5ac20 .part L_0x55d44ea63110, 0, 4;
L_0x55d44ea5acc0 .part L_0x55d44ea631b0, 0, 4;
L_0x55d44ea5d510 .part L_0x55d44ea63070, 4, 4;
L_0x55d44ea5d600 .part L_0x55d44ea63110, 4, 4;
L_0x55d44ea5d6f0 .part L_0x55d44ea631b0, 4, 4;
L_0x55d44ea5ffd0 .part L_0x55d44ea63070, 8, 4;
L_0x55d44ea60070 .part L_0x55d44ea63110, 8, 4;
L_0x55d44ea60160 .part L_0x55d44ea631b0, 8, 4;
L_0x55d44ea62970 .part L_0x55d44ea63070, 12, 4;
L_0x55d44ea62aa0 .part L_0x55d44ea63110, 12, 4;
L_0x55d44ea62bd0 .part L_0x55d44ea631b0, 12, 4;
L_0x55d44ea62d70 .concat8 [ 4 4 4 4], L_0x55d44ea5a970, L_0x55d44ea5d300, L_0x55d44ea5fdc0, L_0x55d44ea62760;
L_0x55d44ea62e10 .concat8 [ 4 4 4 4], L_0x55d44ea5aa10, L_0x55d44ea5d3a0, L_0x55d44ea5fe60, L_0x55d44ea62800;
S_0x55d44cef44c0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44ceee560;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44ced2290_0 .net "a", 3 0, L_0x55d44ea5ab80;  1 drivers
v0x55d44ced2390_0 .net "b", 3 0, L_0x55d44ea5ac20;  1 drivers
v0x55d44cedad20_0 .net "ca", 3 0, L_0x55d44ea5aa10;  1 drivers
v0x55d44cedade0_0 .net "cin", 3 0, L_0x55d44ea5acc0;  1 drivers
v0x55d44ceda940_0 .net "sum", 3 0, L_0x55d44ea5a970;  1 drivers
L_0x55d44ea58930 .part L_0x55d44ea5ab80, 0, 1;
L_0x55d44ea58a60 .part L_0x55d44ea5ac20, 0, 1;
L_0x55d44ea58b90 .part L_0x55d44ea5acc0, 0, 1;
L_0x55d44ea591a0 .part L_0x55d44ea5ab80, 1, 1;
L_0x55d44ea592d0 .part L_0x55d44ea5ac20, 1, 1;
L_0x55d44ea59400 .part L_0x55d44ea5acc0, 1, 1;
L_0x55d44ea59b40 .part L_0x55d44ea5ab80, 2, 1;
L_0x55d44ea59c70 .part L_0x55d44ea5ac20, 2, 1;
L_0x55d44ea59df0 .part L_0x55d44ea5acc0, 2, 1;
L_0x55d44ea5a3c0 .part L_0x55d44ea5ab80, 3, 1;
L_0x55d44ea5a580 .part L_0x55d44ea5ac20, 3, 1;
L_0x55d44ea5a740 .part L_0x55d44ea5acc0, 3, 1;
L_0x55d44ea5a970 .concat8 [ 1 1 1 1], L_0x55d44ea57340, L_0x55d44ea58d30, L_0x55d44ea595e0, L_0x55d44ea59f90;
L_0x55d44ea5aa10 .concat8 [ 1 1 1 1], L_0x55d44ea58820, L_0x55d44ea59090, L_0x55d44ea59a30, L_0x55d44ea5a2b0;
S_0x55d44cef1570 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44cef44c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea57950 .functor XOR 1, L_0x55d44ea58930, L_0x55d44ea58a60, C4<0>, C4<0>;
L_0x55d44ea57340 .functor XOR 1, L_0x55d44ea57950, L_0x55d44ea58b90, C4<0>, C4<0>;
L_0x55d44ea584d0 .functor AND 1, L_0x55d44ea58930, L_0x55d44ea58a60, C4<1>, C4<1>;
L_0x55d44ea585e0 .functor AND 1, L_0x55d44ea58930, L_0x55d44ea58b90, C4<1>, C4<1>;
L_0x55d44ea586a0 .functor OR 1, L_0x55d44ea584d0, L_0x55d44ea585e0, C4<0>, C4<0>;
L_0x55d44ea587b0 .functor AND 1, L_0x55d44ea58b90, L_0x55d44ea58a60, C4<1>, C4<1>;
L_0x55d44ea58820 .functor OR 1, L_0x55d44ea586a0, L_0x55d44ea587b0, C4<0>, C4<0>;
v0x55d44cef1210_0 .net *"_s0", 0 0, L_0x55d44ea57950;  1 drivers
v0x55d44ceee1e0_0 .net *"_s10", 0 0, L_0x55d44ea587b0;  1 drivers
v0x55d44ceee2c0_0 .net *"_s4", 0 0, L_0x55d44ea584d0;  1 drivers
v0x55d44cef5510_0 .net *"_s6", 0 0, L_0x55d44ea585e0;  1 drivers
v0x55d44cef55f0_0 .net *"_s8", 0 0, L_0x55d44ea586a0;  1 drivers
v0x55d44cef69b0_0 .net "a", 0 0, L_0x55d44ea58930;  1 drivers
v0x55d44cef25c0_0 .net "b", 0 0, L_0x55d44ea58a60;  1 drivers
v0x55d44cef2680_0 .net "ca", 0 0, L_0x55d44ea58820;  1 drivers
v0x55d44cef39f0_0 .net "cin", 0 0, L_0x55d44ea58b90;  1 drivers
v0x55d44ceef670_0 .net "sum", 0 0, L_0x55d44ea57340;  1 drivers
S_0x55d44cef0aa0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44cef44c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea58cc0 .functor XOR 1, L_0x55d44ea591a0, L_0x55d44ea592d0, C4<0>, C4<0>;
L_0x55d44ea58d30 .functor XOR 1, L_0x55d44ea58cc0, L_0x55d44ea59400, C4<0>, C4<0>;
L_0x55d44ea58da0 .functor AND 1, L_0x55d44ea591a0, L_0x55d44ea592d0, C4<1>, C4<1>;
L_0x55d44ea58e10 .functor AND 1, L_0x55d44ea591a0, L_0x55d44ea59400, C4<1>, C4<1>;
L_0x55d44ea58ed0 .functor OR 1, L_0x55d44ea58da0, L_0x55d44ea58e10, C4<0>, C4<0>;
L_0x55d44ea58fe0 .functor AND 1, L_0x55d44ea59400, L_0x55d44ea592d0, C4<1>, C4<1>;
L_0x55d44ea59090 .functor OR 1, L_0x55d44ea58ed0, L_0x55d44ea58fe0, C4<0>, C4<0>;
v0x55d44ceec7e0_0 .net *"_s0", 0 0, L_0x55d44ea58cc0;  1 drivers
v0x55d44ceedaf0_0 .net *"_s10", 0 0, L_0x55d44ea58fe0;  1 drivers
v0x55d44ceedbd0_0 .net *"_s4", 0 0, L_0x55d44ea58da0;  1 drivers
v0x55d44cee1f40_0 .net *"_s6", 0 0, L_0x55d44ea58e10;  1 drivers
v0x55d44cee2020_0 .net *"_s8", 0 0, L_0x55d44ea58ed0;  1 drivers
v0x55d44ceea9d0_0 .net "a", 0 0, L_0x55d44ea591a0;  1 drivers
v0x55d44ceeaa70_0 .net "b", 0 0, L_0x55d44ea592d0;  1 drivers
v0x55d44ceea5f0_0 .net "ca", 0 0, L_0x55d44ea59090;  1 drivers
v0x55d44ceea6b0_0 .net "cin", 0 0, L_0x55d44ea59400;  1 drivers
v0x55d44cee1bd0_0 .net "sum", 0 0, L_0x55d44ea58d30;  1 drivers
S_0x55d44cee7a80 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44cef44c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea59570 .functor XOR 1, L_0x55d44ea59b40, L_0x55d44ea59c70, C4<0>, C4<0>;
L_0x55d44ea595e0 .functor XOR 1, L_0x55d44ea59570, L_0x55d44ea59df0, C4<0>, C4<0>;
L_0x55d44ea596a0 .functor AND 1, L_0x55d44ea59b40, L_0x55d44ea59c70, C4<1>, C4<1>;
L_0x55d44ea597b0 .functor AND 1, L_0x55d44ea59b40, L_0x55d44ea59df0, C4<1>, C4<1>;
L_0x55d44ea59870 .functor OR 1, L_0x55d44ea596a0, L_0x55d44ea597b0, C4<0>, C4<0>;
L_0x55d44ea59980 .functor AND 1, L_0x55d44ea59df0, L_0x55d44ea59c70, C4<1>, C4<1>;
L_0x55d44ea59a30 .functor OR 1, L_0x55d44ea59870, L_0x55d44ea59980, C4<0>, C4<0>;
v0x55d44cee7720_0 .net *"_s0", 0 0, L_0x55d44ea59570;  1 drivers
v0x55d44cee4b30_0 .net *"_s10", 0 0, L_0x55d44ea59980;  1 drivers
v0x55d44cee4c10_0 .net *"_s4", 0 0, L_0x55d44ea596a0;  1 drivers
v0x55d44cee4750_0 .net *"_s6", 0 0, L_0x55d44ea597b0;  1 drivers
v0x55d44cee4830_0 .net *"_s8", 0 0, L_0x55d44ea59870;  1 drivers
v0x55d44cee1710_0 .net "a", 0 0, L_0x55d44ea59b40;  1 drivers
v0x55d44cee17d0_0 .net "b", 0 0, L_0x55d44ea59c70;  1 drivers
v0x55d44cee8ad0_0 .net "ca", 0 0, L_0x55d44ea59a30;  1 drivers
v0x55d44cee8b70_0 .net "cin", 0 0, L_0x55d44ea59df0;  1 drivers
v0x55d44cee9fb0_0 .net "sum", 0 0, L_0x55d44ea595e0;  1 drivers
S_0x55d44cee6fb0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44cef44c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea59f20 .functor XOR 1, L_0x55d44ea5a3c0, L_0x55d44ea5a580, C4<0>, C4<0>;
L_0x55d44ea59f90 .functor XOR 1, L_0x55d44ea59f20, L_0x55d44ea5a740, C4<0>, C4<0>;
L_0x55d44ea5a000 .functor AND 1, L_0x55d44ea5a3c0, L_0x55d44ea5a580, C4<1>, C4<1>;
L_0x55d44ea5a070 .functor AND 1, L_0x55d44ea5a3c0, L_0x55d44ea5a740, C4<1>, C4<1>;
L_0x55d44ea5a130 .functor OR 1, L_0x55d44ea5a000, L_0x55d44ea5a070, C4<0>, C4<0>;
L_0x55d44ea5a240 .functor AND 1, L_0x55d44ea5a740, L_0x55d44ea5a580, C4<1>, C4<1>;
L_0x55d44ea5a2b0 .functor OR 1, L_0x55d44ea5a130, L_0x55d44ea5a240, C4<0>, C4<0>;
v0x55d44cee5c40_0 .net *"_s0", 0 0, L_0x55d44ea59f20;  1 drivers
v0x55d44cee2c30_0 .net *"_s10", 0 0, L_0x55d44ea5a240;  1 drivers
v0x55d44cee2d10_0 .net *"_s4", 0 0, L_0x55d44ea5a000;  1 drivers
v0x55d44cee4090_0 .net *"_s6", 0 0, L_0x55d44ea5a070;  1 drivers
v0x55d44cedfbf0_0 .net *"_s8", 0 0, L_0x55d44ea5a130;  1 drivers
v0x55d44cee1020_0 .net "a", 0 0, L_0x55d44ea5a3c0;  1 drivers
v0x55d44cee10e0_0 .net "b", 0 0, L_0x55d44ea5a580;  1 drivers
v0x55d44cecf710_0 .net "ca", 0 0, L_0x55d44ea5a2b0;  1 drivers
v0x55d44cecf7b0_0 .net "cin", 0 0, L_0x55d44ea5a740;  1 drivers
v0x55d44cec2dc0_0 .net "sum", 0 0, L_0x55d44ea59f90;  1 drivers
S_0x55d44ced1e70 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44ceee560;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44ceb8ff0_0 .net "a", 3 0, L_0x55d44ea5d510;  1 drivers
v0x55d44ceb90f0_0 .net "b", 3 0, L_0x55d44ea5d600;  1 drivers
v0x55d44cec1a80_0 .net "ca", 3 0, L_0x55d44ea5d3a0;  1 drivers
v0x55d44cec1b40_0 .net "cin", 3 0, L_0x55d44ea5d6f0;  1 drivers
v0x55d44cec16a0_0 .net "sum", 3 0, L_0x55d44ea5d300;  1 drivers
L_0x55d44ea5b2c0 .part L_0x55d44ea5d510, 0, 1;
L_0x55d44ea5b3f0 .part L_0x55d44ea5d600, 0, 1;
L_0x55d44ea5b520 .part L_0x55d44ea5d6f0, 0, 1;
L_0x55d44ea5bb30 .part L_0x55d44ea5d510, 1, 1;
L_0x55d44ea5bc60 .part L_0x55d44ea5d600, 1, 1;
L_0x55d44ea5bd90 .part L_0x55d44ea5d6f0, 1, 1;
L_0x55d44ea5c4d0 .part L_0x55d44ea5d510, 2, 1;
L_0x55d44ea5c600 .part L_0x55d44ea5d600, 2, 1;
L_0x55d44ea5c780 .part L_0x55d44ea5d6f0, 2, 1;
L_0x55d44ea5cd50 .part L_0x55d44ea5d510, 3, 1;
L_0x55d44ea5cf10 .part L_0x55d44ea5d600, 3, 1;
L_0x55d44ea5d0d0 .part L_0x55d44ea5d6f0, 3, 1;
L_0x55d44ea5d300 .concat8 [ 1 1 1 1], L_0x55d44ea5ad60, L_0x55d44ea5b6c0, L_0x55d44ea5bf70, L_0x55d44ea5c920;
L_0x55d44ea5d3a0 .concat8 [ 1 1 1 1], L_0x55d44ea5b1b0, L_0x55d44ea5ba20, L_0x55d44ea5c3c0, L_0x55d44ea5cc40;
S_0x55d44ced79f0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44ced1e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea5a900 .functor XOR 1, L_0x55d44ea5b2c0, L_0x55d44ea5b3f0, C4<0>, C4<0>;
L_0x55d44ea5ad60 .functor XOR 1, L_0x55d44ea5a900, L_0x55d44ea5b520, C4<0>, C4<0>;
L_0x55d44ea5ae20 .functor AND 1, L_0x55d44ea5b2c0, L_0x55d44ea5b3f0, C4<1>, C4<1>;
L_0x55d44ea5af30 .functor AND 1, L_0x55d44ea5b2c0, L_0x55d44ea5b520, C4<1>, C4<1>;
L_0x55d44ea5aff0 .functor OR 1, L_0x55d44ea5ae20, L_0x55d44ea5af30, C4<0>, C4<0>;
L_0x55d44ea5b100 .functor AND 1, L_0x55d44ea5b520, L_0x55d44ea5b3f0, C4<1>, C4<1>;
L_0x55d44ea5b1b0 .functor OR 1, L_0x55d44ea5aff0, L_0x55d44ea5b100, C4<0>, C4<0>;
v0x55d44ced4e80_0 .net *"_s0", 0 0, L_0x55d44ea5a900;  1 drivers
v0x55d44ced4f20_0 .net *"_s10", 0 0, L_0x55d44ea5b100;  1 drivers
v0x55d44ced4aa0_0 .net *"_s4", 0 0, L_0x55d44ea5ae20;  1 drivers
v0x55d44ced4b90_0 .net *"_s6", 0 0, L_0x55d44ea5af30;  1 drivers
v0x55d44ced1af0_0 .net *"_s8", 0 0, L_0x55d44ea5aff0;  1 drivers
v0x55d44ced8e20_0 .net "a", 0 0, L_0x55d44ea5b2c0;  1 drivers
v0x55d44ced8ee0_0 .net "b", 0 0, L_0x55d44ea5b3f0;  1 drivers
v0x55d44ceda250_0 .net "ca", 0 0, L_0x55d44ea5b1b0;  1 drivers
v0x55d44ceda2f0_0 .net "cin", 0 0, L_0x55d44ea5b520;  1 drivers
v0x55d44ced5f80_0 .net "sum", 0 0, L_0x55d44ea5ad60;  1 drivers
S_0x55d44ced7300 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44ced1e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea5b650 .functor XOR 1, L_0x55d44ea5bb30, L_0x55d44ea5bc60, C4<0>, C4<0>;
L_0x55d44ea5b6c0 .functor XOR 1, L_0x55d44ea5b650, L_0x55d44ea5bd90, C4<0>, C4<0>;
L_0x55d44ea5b730 .functor AND 1, L_0x55d44ea5bb30, L_0x55d44ea5bc60, C4<1>, C4<1>;
L_0x55d44ea5b7a0 .functor AND 1, L_0x55d44ea5bb30, L_0x55d44ea5bd90, C4<1>, C4<1>;
L_0x55d44ea5b860 .functor OR 1, L_0x55d44ea5b730, L_0x55d44ea5b7a0, C4<0>, C4<0>;
L_0x55d44ea5b970 .functor AND 1, L_0x55d44ea5bd90, L_0x55d44ea5bc60, C4<1>, C4<1>;
L_0x55d44ea5ba20 .functor OR 1, L_0x55d44ea5b860, L_0x55d44ea5b970, C4<0>, C4<0>;
v0x55d44ced3000_0 .net *"_s0", 0 0, L_0x55d44ea5b650;  1 drivers
v0x55d44ced43b0_0 .net *"_s10", 0 0, L_0x55d44ea5b970;  1 drivers
v0x55d44ced4490_0 .net *"_s4", 0 0, L_0x55d44ea5b730;  1 drivers
v0x55d44ced0070_0 .net *"_s6", 0 0, L_0x55d44ea5b7a0;  1 drivers
v0x55d44ced0150_0 .net *"_s8", 0 0, L_0x55d44ea5b860;  1 drivers
v0x55d44ced1400_0 .net "a", 0 0, L_0x55d44ea5bb30;  1 drivers
v0x55d44ced14c0_0 .net "b", 0 0, L_0x55d44ea5bc60;  1 drivers
v0x55d44cec5940_0 .net "ca", 0 0, L_0x55d44ea5ba20;  1 drivers
v0x55d44cec5a00_0 .net "cin", 0 0, L_0x55d44ea5bd90;  1 drivers
v0x55d44cece480_0 .net "sum", 0 0, L_0x55d44ea5b6c0;  1 drivers
S_0x55d44cecdff0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44ced1e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea5bf00 .functor XOR 1, L_0x55d44ea5c4d0, L_0x55d44ea5c600, C4<0>, C4<0>;
L_0x55d44ea5bf70 .functor XOR 1, L_0x55d44ea5bf00, L_0x55d44ea5c780, C4<0>, C4<0>;
L_0x55d44ea5c030 .functor AND 1, L_0x55d44ea5c4d0, L_0x55d44ea5c600, C4<1>, C4<1>;
L_0x55d44ea5c140 .functor AND 1, L_0x55d44ea5c4d0, L_0x55d44ea5c780, C4<1>, C4<1>;
L_0x55d44ea5c200 .functor OR 1, L_0x55d44ea5c030, L_0x55d44ea5c140, C4<0>, C4<0>;
L_0x55d44ea5c310 .functor AND 1, L_0x55d44ea5c780, L_0x55d44ea5c600, C4<1>, C4<1>;
L_0x55d44ea5c3c0 .functor OR 1, L_0x55d44ea5c200, L_0x55d44ea5c310, C4<0>, C4<0>;
v0x55d44cec55d0_0 .net *"_s0", 0 0, L_0x55d44ea5bf00;  1 drivers
v0x55d44cecb480_0 .net *"_s10", 0 0, L_0x55d44ea5c310;  1 drivers
v0x55d44cecb560_0 .net *"_s4", 0 0, L_0x55d44ea5c030;  1 drivers
v0x55d44cecb0a0_0 .net *"_s6", 0 0, L_0x55d44ea5c140;  1 drivers
v0x55d44cecb180_0 .net *"_s8", 0 0, L_0x55d44ea5c200;  1 drivers
v0x55d44cec85a0_0 .net "a", 0 0, L_0x55d44ea5c4d0;  1 drivers
v0x55d44cec8150_0 .net "b", 0 0, L_0x55d44ea5c600;  1 drivers
v0x55d44cec8210_0 .net "ca", 0 0, L_0x55d44ea5c3c0;  1 drivers
v0x55d44cec51a0_0 .net "cin", 0 0, L_0x55d44ea5c780;  1 drivers
v0x55d44cecc4d0_0 .net "sum", 0 0, L_0x55d44ea5bf70;  1 drivers
S_0x55d44cecd900 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44ced1e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea5c8b0 .functor XOR 1, L_0x55d44ea5cd50, L_0x55d44ea5cf10, C4<0>, C4<0>;
L_0x55d44ea5c920 .functor XOR 1, L_0x55d44ea5c8b0, L_0x55d44ea5d0d0, C4<0>, C4<0>;
L_0x55d44ea5c990 .functor AND 1, L_0x55d44ea5cd50, L_0x55d44ea5cf10, C4<1>, C4<1>;
L_0x55d44ea5ca00 .functor AND 1, L_0x55d44ea5cd50, L_0x55d44ea5d0d0, C4<1>, C4<1>;
L_0x55d44ea5cac0 .functor OR 1, L_0x55d44ea5c990, L_0x55d44ea5ca00, C4<0>, C4<0>;
L_0x55d44ea5cbd0 .functor AND 1, L_0x55d44ea5d0d0, L_0x55d44ea5cf10, C4<1>, C4<1>;
L_0x55d44ea5cc40 .functor OR 1, L_0x55d44ea5cac0, L_0x55d44ea5cbd0, C4<0>, C4<0>;
v0x55d44cec9600_0 .net *"_s0", 0 0, L_0x55d44ea5c8b0;  1 drivers
v0x55d44ceca9b0_0 .net *"_s10", 0 0, L_0x55d44ea5cbd0;  1 drivers
v0x55d44cecaa90_0 .net *"_s4", 0 0, L_0x55d44ea5c990;  1 drivers
v0x55d44cec6630_0 .net *"_s6", 0 0, L_0x55d44ea5ca00;  1 drivers
v0x55d44cec6710_0 .net *"_s8", 0 0, L_0x55d44ea5cac0;  1 drivers
v0x55d44cec7a60_0 .net "a", 0 0, L_0x55d44ea5cd50;  1 drivers
v0x55d44cec7b20_0 .net "b", 0 0, L_0x55d44ea5cf10;  1 drivers
v0x55d44cec3720_0 .net "ca", 0 0, L_0x55d44ea5cc40;  1 drivers
v0x55d44cec37c0_0 .net "cin", 0 0, L_0x55d44ea5d0d0;  1 drivers
v0x55d44cec4b60_0 .net "sum", 0 0, L_0x55d44ea5c920;  1 drivers
S_0x55d44ceb8bd0 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44ceee560;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44ce9c4d0_0 .net "a", 3 0, L_0x55d44ea5ffd0;  1 drivers
v0x55d44ce9c5b0_0 .net "b", 3 0, L_0x55d44ea60070;  1 drivers
v0x55d44ce8fba0_0 .net "ca", 3 0, L_0x55d44ea5fe60;  1 drivers
v0x55d44ce8fc60_0 .net "cin", 3 0, L_0x55d44ea60160;  1 drivers
v0x55d44ce9f070_0 .net "sum", 3 0, L_0x55d44ea5fdc0;  1 drivers
L_0x55d44ea5dd80 .part L_0x55d44ea5ffd0, 0, 1;
L_0x55d44ea5deb0 .part L_0x55d44ea60070, 0, 1;
L_0x55d44ea5dfe0 .part L_0x55d44ea60160, 0, 1;
L_0x55d44ea5e5f0 .part L_0x55d44ea5ffd0, 1, 1;
L_0x55d44ea5e720 .part L_0x55d44ea60070, 1, 1;
L_0x55d44ea5e850 .part L_0x55d44ea60160, 1, 1;
L_0x55d44ea5ef90 .part L_0x55d44ea5ffd0, 2, 1;
L_0x55d44ea5f0c0 .part L_0x55d44ea60070, 2, 1;
L_0x55d44ea5f240 .part L_0x55d44ea60160, 2, 1;
L_0x55d44ea5f810 .part L_0x55d44ea5ffd0, 3, 1;
L_0x55d44ea5f9d0 .part L_0x55d44ea60070, 3, 1;
L_0x55d44ea5fb90 .part L_0x55d44ea60160, 3, 1;
L_0x55d44ea5fdc0 .concat8 [ 1 1 1 1], L_0x55d44ea5d820, L_0x55d44ea5e180, L_0x55d44ea5ea30, L_0x55d44ea5f3e0;
L_0x55d44ea5fe60 .concat8 [ 1 1 1 1], L_0x55d44ea5dc70, L_0x55d44ea5e4e0, L_0x55d44ea5ee80, L_0x55d44ea5f700;
S_0x55d44cebe750 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44ceb8bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea5d290 .functor XOR 1, L_0x55d44ea5dd80, L_0x55d44ea5deb0, C4<0>, C4<0>;
L_0x55d44ea5d820 .functor XOR 1, L_0x55d44ea5d290, L_0x55d44ea5dfe0, C4<0>, C4<0>;
L_0x55d44ea5d8e0 .functor AND 1, L_0x55d44ea5dd80, L_0x55d44ea5deb0, C4<1>, C4<1>;
L_0x55d44ea5d9f0 .functor AND 1, L_0x55d44ea5dd80, L_0x55d44ea5dfe0, C4<1>, C4<1>;
L_0x55d44ea5dab0 .functor OR 1, L_0x55d44ea5d8e0, L_0x55d44ea5d9f0, C4<0>, C4<0>;
L_0x55d44ea5dbc0 .functor AND 1, L_0x55d44ea5dfe0, L_0x55d44ea5deb0, C4<1>, C4<1>;
L_0x55d44ea5dc70 .functor OR 1, L_0x55d44ea5dab0, L_0x55d44ea5dbc0, C4<0>, C4<0>;
v0x55d44cebbc60_0 .net *"_s0", 0 0, L_0x55d44ea5d290;  1 drivers
v0x55d44cebb800_0 .net *"_s10", 0 0, L_0x55d44ea5dbc0;  1 drivers
v0x55d44cebb8e0_0 .net *"_s4", 0 0, L_0x55d44ea5d8e0;  1 drivers
v0x55d44ceb8850_0 .net *"_s6", 0 0, L_0x55d44ea5d9f0;  1 drivers
v0x55d44ceb8910_0 .net *"_s8", 0 0, L_0x55d44ea5dab0;  1 drivers
v0x55d44cebfb80_0 .net "a", 0 0, L_0x55d44ea5dd80;  1 drivers
v0x55d44cebfc40_0 .net "b", 0 0, L_0x55d44ea5deb0;  1 drivers
v0x55d44cec0fb0_0 .net "ca", 0 0, L_0x55d44ea5dc70;  1 drivers
v0x55d44cec1050_0 .net "cin", 0 0, L_0x55d44ea5dfe0;  1 drivers
v0x55d44cebcce0_0 .net "sum", 0 0, L_0x55d44ea5d820;  1 drivers
S_0x55d44cebe080 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44ceb8bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea5e110 .functor XOR 1, L_0x55d44ea5e5f0, L_0x55d44ea5e720, C4<0>, C4<0>;
L_0x55d44ea5e180 .functor XOR 1, L_0x55d44ea5e110, L_0x55d44ea5e850, C4<0>, C4<0>;
L_0x55d44ea5e1f0 .functor AND 1, L_0x55d44ea5e5f0, L_0x55d44ea5e720, C4<1>, C4<1>;
L_0x55d44ea5e260 .functor AND 1, L_0x55d44ea5e5f0, L_0x55d44ea5e850, C4<1>, C4<1>;
L_0x55d44ea5e320 .functor OR 1, L_0x55d44ea5e1f0, L_0x55d44ea5e260, C4<0>, C4<0>;
L_0x55d44ea5e430 .functor AND 1, L_0x55d44ea5e850, L_0x55d44ea5e720, C4<1>, C4<1>;
L_0x55d44ea5e4e0 .functor OR 1, L_0x55d44ea5e320, L_0x55d44ea5e430, C4<0>, C4<0>;
v0x55d44cebb110_0 .net *"_s0", 0 0, L_0x55d44ea5e110;  1 drivers
v0x55d44cebb1f0_0 .net *"_s10", 0 0, L_0x55d44ea5e430;  1 drivers
v0x55d44ceb6dd0_0 .net *"_s4", 0 0, L_0x55d44ea5e1f0;  1 drivers
v0x55d44ceb6ec0_0 .net *"_s6", 0 0, L_0x55d44ea5e260;  1 drivers
v0x55d44ceb8160_0 .net *"_s8", 0 0, L_0x55d44ea5e320;  1 drivers
v0x55d44ceac5b0_0 .net "a", 0 0, L_0x55d44ea5e5f0;  1 drivers
v0x55d44ceac670_0 .net "b", 0 0, L_0x55d44ea5e720;  1 drivers
v0x55d44ceb5040_0 .net "ca", 0 0, L_0x55d44ea5e4e0;  1 drivers
v0x55d44ceb50e0_0 .net "cin", 0 0, L_0x55d44ea5e850;  1 drivers
v0x55d44ceb4c60_0 .net "sum", 0 0, L_0x55d44ea5e180;  1 drivers
S_0x55d44ceac190 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44ceb8bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea5e9c0 .functor XOR 1, L_0x55d44ea5ef90, L_0x55d44ea5f0c0, C4<0>, C4<0>;
L_0x55d44ea5ea30 .functor XOR 1, L_0x55d44ea5e9c0, L_0x55d44ea5f240, C4<0>, C4<0>;
L_0x55d44ea5eaf0 .functor AND 1, L_0x55d44ea5ef90, L_0x55d44ea5f0c0, C4<1>, C4<1>;
L_0x55d44ea5ec00 .functor AND 1, L_0x55d44ea5ef90, L_0x55d44ea5f240, C4<1>, C4<1>;
L_0x55d44ea5ecc0 .functor OR 1, L_0x55d44ea5eaf0, L_0x55d44ea5ec00, C4<0>, C4<0>;
L_0x55d44ea5edd0 .functor AND 1, L_0x55d44ea5f240, L_0x55d44ea5f0c0, C4<1>, C4<1>;
L_0x55d44ea5ee80 .functor OR 1, L_0x55d44ea5ecc0, L_0x55d44ea5edd0, C4<0>, C4<0>;
v0x55d44ceb2170_0 .net *"_s0", 0 0, L_0x55d44ea5e9c0;  1 drivers
v0x55d44ceb1d10_0 .net *"_s10", 0 0, L_0x55d44ea5edd0;  1 drivers
v0x55d44ceb1df0_0 .net *"_s4", 0 0, L_0x55d44ea5eaf0;  1 drivers
v0x55d44ceaf1a0_0 .net *"_s6", 0 0, L_0x55d44ea5ec00;  1 drivers
v0x55d44ceaf280_0 .net *"_s8", 0 0, L_0x55d44ea5ecc0;  1 drivers
v0x55d44ceaede0_0 .net "a", 0 0, L_0x55d44ea5ef90;  1 drivers
v0x55d44ceaeea0_0 .net "b", 0 0, L_0x55d44ea5f0c0;  1 drivers
v0x55d44ceabe10_0 .net "ca", 0 0, L_0x55d44ea5ee80;  1 drivers
v0x55d44ceabed0_0 .net "cin", 0 0, L_0x55d44ea5f240;  1 drivers
v0x55d44ceb31f0_0 .net "sum", 0 0, L_0x55d44ea5ea30;  1 drivers
S_0x55d44ceb01f0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44ceb8bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea5f370 .functor XOR 1, L_0x55d44ea5f810, L_0x55d44ea5f9d0, C4<0>, C4<0>;
L_0x55d44ea5f3e0 .functor XOR 1, L_0x55d44ea5f370, L_0x55d44ea5fb90, C4<0>, C4<0>;
L_0x55d44ea5f450 .functor AND 1, L_0x55d44ea5f810, L_0x55d44ea5f9d0, C4<1>, C4<1>;
L_0x55d44ea5f4c0 .functor AND 1, L_0x55d44ea5f810, L_0x55d44ea5fb90, C4<1>, C4<1>;
L_0x55d44ea5f580 .functor OR 1, L_0x55d44ea5f450, L_0x55d44ea5f4c0, C4<0>, C4<0>;
L_0x55d44ea5f690 .functor AND 1, L_0x55d44ea5fb90, L_0x55d44ea5f9d0, C4<1>, C4<1>;
L_0x55d44ea5f700 .functor OR 1, L_0x55d44ea5f580, L_0x55d44ea5f690, C4<0>, C4<0>;
v0x55d44ceb1620_0 .net *"_s0", 0 0, L_0x55d44ea5f370;  1 drivers
v0x55d44ceb1700_0 .net *"_s10", 0 0, L_0x55d44ea5f690;  1 drivers
v0x55d44cead2a0_0 .net *"_s4", 0 0, L_0x55d44ea5f450;  1 drivers
v0x55d44cead370_0 .net *"_s6", 0 0, L_0x55d44ea5f4c0;  1 drivers
v0x55d44ceae6f0_0 .net *"_s8", 0 0, L_0x55d44ea5f580;  1 drivers
v0x55d44ceaa390_0 .net "a", 0 0, L_0x55d44ea5f810;  1 drivers
v0x55d44ceaa450_0 .net "b", 0 0, L_0x55d44ea5f9d0;  1 drivers
v0x55d44ceab720_0 .net "ca", 0 0, L_0x55d44ea5f700;  1 drivers
v0x55d44ceab7c0_0 .net "cin", 0 0, L_0x55d44ea5fb90;  1 drivers
v0x55d44cea8ed0_0 .net "sum", 0 0, L_0x55d44ea5f3e0;  1 drivers
S_0x55d44cea7ae0 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44ceee560;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44ce91870_0 .net "a", 3 0, L_0x55d44ea62970;  1 drivers
v0x55d44ce91970_0 .net "b", 3 0, L_0x55d44ea62aa0;  1 drivers
v0x55d44ce85db0_0 .net "ca", 3 0, L_0x55d44ea62800;  1 drivers
v0x55d44ce85e70_0 .net "cin", 3 0, L_0x55d44ea62bd0;  1 drivers
v0x55d44ce8e840_0 .net "sum", 3 0, L_0x55d44ea62760;  1 drivers
L_0x55d44ea60720 .part L_0x55d44ea62970, 0, 1;
L_0x55d44ea60850 .part L_0x55d44ea62aa0, 0, 1;
L_0x55d44ea60980 .part L_0x55d44ea62bd0, 0, 1;
L_0x55d44ea60f90 .part L_0x55d44ea62970, 1, 1;
L_0x55d44ea610c0 .part L_0x55d44ea62aa0, 1, 1;
L_0x55d44ea611f0 .part L_0x55d44ea62bd0, 1, 1;
L_0x55d44ea61930 .part L_0x55d44ea62970, 2, 1;
L_0x55d44ea61a60 .part L_0x55d44ea62aa0, 2, 1;
L_0x55d44ea61be0 .part L_0x55d44ea62bd0, 2, 1;
L_0x55d44ea621b0 .part L_0x55d44ea62970, 3, 1;
L_0x55d44ea62370 .part L_0x55d44ea62aa0, 3, 1;
L_0x55d44ea62530 .part L_0x55d44ea62bd0, 3, 1;
L_0x55d44ea62760 .concat8 [ 1 1 1 1], L_0x55d44ea60200, L_0x55d44ea60b20, L_0x55d44ea613d0, L_0x55d44ea61d80;
L_0x55d44ea62800 .concat8 [ 1 1 1 1], L_0x55d44ea60610, L_0x55d44ea60e80, L_0x55d44ea61820, L_0x55d44ea620a0;
S_0x55d44ce9ec30 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44cea7ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea5fd50 .functor XOR 1, L_0x55d44ea60720, L_0x55d44ea60850, C4<0>, C4<0>;
L_0x55d44ea60200 .functor XOR 1, L_0x55d44ea5fd50, L_0x55d44ea60980, C4<0>, C4<0>;
L_0x55d44ea602c0 .functor AND 1, L_0x55d44ea60720, L_0x55d44ea60850, C4<1>, C4<1>;
L_0x55d44ea603d0 .functor AND 1, L_0x55d44ea60720, L_0x55d44ea60980, C4<1>, C4<1>;
L_0x55d44ea60490 .functor OR 1, L_0x55d44ea602c0, L_0x55d44ea603d0, C4<0>, C4<0>;
L_0x55d44ea605a0 .functor AND 1, L_0x55d44ea60980, L_0x55d44ea60850, C4<1>, C4<1>;
L_0x55d44ea60610 .functor OR 1, L_0x55d44ea60490, L_0x55d44ea605a0, C4<0>, C4<0>;
v0x55d44cea4c10_0 .net *"_s0", 0 0, L_0x55d44ea5fd50;  1 drivers
v0x55d44cea47b0_0 .net *"_s10", 0 0, L_0x55d44ea605a0;  1 drivers
v0x55d44cea4890_0 .net *"_s4", 0 0, L_0x55d44ea602c0;  1 drivers
v0x55d44cea1c40_0 .net *"_s6", 0 0, L_0x55d44ea603d0;  1 drivers
v0x55d44cea1d20_0 .net *"_s8", 0 0, L_0x55d44ea60490;  1 drivers
v0x55d44cea1880_0 .net "a", 0 0, L_0x55d44ea60720;  1 drivers
v0x55d44cea1940_0 .net "b", 0 0, L_0x55d44ea60850;  1 drivers
v0x55d44ce9e8b0_0 .net "ca", 0 0, L_0x55d44ea60610;  1 drivers
v0x55d44ce9e970_0 .net "cin", 0 0, L_0x55d44ea60980;  1 drivers
v0x55d44cea5c90_0 .net "sum", 0 0, L_0x55d44ea60200;  1 drivers
S_0x55d44cea2c90 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44cea7ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea60ab0 .functor XOR 1, L_0x55d44ea60f90, L_0x55d44ea610c0, C4<0>, C4<0>;
L_0x55d44ea60b20 .functor XOR 1, L_0x55d44ea60ab0, L_0x55d44ea611f0, C4<0>, C4<0>;
L_0x55d44ea60b90 .functor AND 1, L_0x55d44ea60f90, L_0x55d44ea610c0, C4<1>, C4<1>;
L_0x55d44ea60c00 .functor AND 1, L_0x55d44ea60f90, L_0x55d44ea611f0, C4<1>, C4<1>;
L_0x55d44ea60cc0 .functor OR 1, L_0x55d44ea60b90, L_0x55d44ea60c00, C4<0>, C4<0>;
L_0x55d44ea60dd0 .functor AND 1, L_0x55d44ea611f0, L_0x55d44ea610c0, C4<1>, C4<1>;
L_0x55d44ea60e80 .functor OR 1, L_0x55d44ea60cc0, L_0x55d44ea60dd0, C4<0>, C4<0>;
v0x55d44cea70f0_0 .net *"_s0", 0 0, L_0x55d44ea60ab0;  1 drivers
v0x55d44cea40e0_0 .net *"_s10", 0 0, L_0x55d44ea60dd0;  1 drivers
v0x55d44cea41c0_0 .net *"_s4", 0 0, L_0x55d44ea60b90;  1 drivers
v0x55d44ce9fd90_0 .net *"_s6", 0 0, L_0x55d44ea60c00;  1 drivers
v0x55d44cea1170_0 .net *"_s8", 0 0, L_0x55d44ea60cc0;  1 drivers
v0x55d44ce9ce30_0 .net "a", 0 0, L_0x55d44ea60f90;  1 drivers
v0x55d44ce9cef0_0 .net "b", 0 0, L_0x55d44ea610c0;  1 drivers
v0x55d44ce9e1c0_0 .net "ca", 0 0, L_0x55d44ea60e80;  1 drivers
v0x55d44ce9e260_0 .net "cin", 0 0, L_0x55d44ea611f0;  1 drivers
v0x55d44ce927b0_0 .net "sum", 0 0, L_0x55d44ea60b20;  1 drivers
S_0x55d44ce9b190 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44cea7ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea61360 .functor XOR 1, L_0x55d44ea61930, L_0x55d44ea61a60, C4<0>, C4<0>;
L_0x55d44ea613d0 .functor XOR 1, L_0x55d44ea61360, L_0x55d44ea61be0, C4<0>, C4<0>;
L_0x55d44ea61490 .functor AND 1, L_0x55d44ea61930, L_0x55d44ea61a60, C4<1>, C4<1>;
L_0x55d44ea615a0 .functor AND 1, L_0x55d44ea61930, L_0x55d44ea61be0, C4<1>, C4<1>;
L_0x55d44ea61660 .functor OR 1, L_0x55d44ea61490, L_0x55d44ea615a0, C4<0>, C4<0>;
L_0x55d44ea61770 .functor AND 1, L_0x55d44ea61be0, L_0x55d44ea61a60, C4<1>, C4<1>;
L_0x55d44ea61820 .functor OR 1, L_0x55d44ea61660, L_0x55d44ea61770, C4<0>, C4<0>;
v0x55d44ce9ae30_0 .net *"_s0", 0 0, L_0x55d44ea61360;  1 drivers
v0x55d44ce922e0_0 .net *"_s10", 0 0, L_0x55d44ea61770;  1 drivers
v0x55d44ce923c0_0 .net *"_s4", 0 0, L_0x55d44ea61490;  1 drivers
v0x55d44ce98240_0 .net *"_s6", 0 0, L_0x55d44ea615a0;  1 drivers
v0x55d44ce98320_0 .net *"_s8", 0 0, L_0x55d44ea61660;  1 drivers
v0x55d44ce97e60_0 .net "a", 0 0, L_0x55d44ea61930;  1 drivers
v0x55d44ce97f20_0 .net "b", 0 0, L_0x55d44ea61a60;  1 drivers
v0x55d44ce952f0_0 .net "ca", 0 0, L_0x55d44ea61820;  1 drivers
v0x55d44ce95390_0 .net "cin", 0 0, L_0x55d44ea61be0;  1 drivers
v0x55d44ce94fc0_0 .net "sum", 0 0, L_0x55d44ea613d0;  1 drivers
S_0x55d44ce91f60 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44cea7ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea61d10 .functor XOR 1, L_0x55d44ea621b0, L_0x55d44ea62370, C4<0>, C4<0>;
L_0x55d44ea61d80 .functor XOR 1, L_0x55d44ea61d10, L_0x55d44ea62530, C4<0>, C4<0>;
L_0x55d44ea61df0 .functor AND 1, L_0x55d44ea621b0, L_0x55d44ea62370, C4<1>, C4<1>;
L_0x55d44ea61e60 .functor AND 1, L_0x55d44ea621b0, L_0x55d44ea62530, C4<1>, C4<1>;
L_0x55d44ea61f20 .functor OR 1, L_0x55d44ea61df0, L_0x55d44ea61e60, C4<0>, C4<0>;
L_0x55d44ea62030 .functor AND 1, L_0x55d44ea62530, L_0x55d44ea62370, C4<1>, C4<1>;
L_0x55d44ea620a0 .functor OR 1, L_0x55d44ea61f20, L_0x55d44ea62030, C4<0>, C4<0>;
v0x55d44ce99310_0 .net *"_s0", 0 0, L_0x55d44ea61d10;  1 drivers
v0x55d44ce9a6c0_0 .net *"_s10", 0 0, L_0x55d44ea62030;  1 drivers
v0x55d44ce9a7a0_0 .net *"_s4", 0 0, L_0x55d44ea61df0;  1 drivers
v0x55d44ce96340_0 .net *"_s6", 0 0, L_0x55d44ea61e60;  1 drivers
v0x55d44ce96420_0 .net *"_s8", 0 0, L_0x55d44ea61f20;  1 drivers
v0x55d44ce977e0_0 .net "a", 0 0, L_0x55d44ea621b0;  1 drivers
v0x55d44ce933f0_0 .net "b", 0 0, L_0x55d44ea62370;  1 drivers
v0x55d44ce934b0_0 .net "ca", 0 0, L_0x55d44ea620a0;  1 drivers
v0x55d44ce94820_0 .net "cin", 0 0, L_0x55d44ea62530;  1 drivers
v0x55d44ce904e0_0 .net "sum", 0 0, L_0x55d44ea61d80;  1 drivers
S_0x55d44ce8b510 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44cef7410;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44ce1e710_0 .net "a", 15 0, L_0x55d44ea6dc80;  1 drivers
v0x55d44ce1e7f0_0 .net "b", 15 0, L_0x55d44ea6dd70;  1 drivers
v0x55d44ce24670_0 .net "ca", 15 0, L_0x55d44ea6da20;  1 drivers
v0x55d44ce24710_0 .net "cin", 15 0, L_0x55d44ea6de60;  1 drivers
v0x55d44ce24290_0 .net "sum", 15 0, L_0x55d44ea6d980;  1 drivers
L_0x55d44ea65990 .part L_0x55d44ea6dc80, 0, 4;
L_0x55d44ea65a30 .part L_0x55d44ea6dd70, 0, 4;
L_0x55d44ea65ad0 .part L_0x55d44ea6de60, 0, 4;
L_0x55d44ea68320 .part L_0x55d44ea6dc80, 4, 4;
L_0x55d44ea68410 .part L_0x55d44ea6dd70, 4, 4;
L_0x55d44ea68500 .part L_0x55d44ea6de60, 4, 4;
L_0x55d44ea6aca0 .part L_0x55d44ea6dc80, 8, 4;
L_0x55d44ea6ad40 .part L_0x55d44ea6dd70, 8, 4;
L_0x55d44ea6ae30 .part L_0x55d44ea6de60, 8, 4;
L_0x55d44ea6d580 .part L_0x55d44ea6dc80, 12, 4;
L_0x55d44ea6d6b0 .part L_0x55d44ea6dd70, 12, 4;
L_0x55d44ea6d7e0 .part L_0x55d44ea6de60, 12, 4;
L_0x55d44ea6d980 .concat8 [ 4 4 4 4], L_0x55d44ea65780, L_0x55d44ea68110, L_0x55d44ea6aa90, L_0x55d44ea6d370;
L_0x55d44ea6da20 .concat8 [ 4 4 4 4], L_0x55d44ea65820, L_0x55d44ea681b0, L_0x55d44ea6ab30, L_0x55d44ea6d410;
S_0x55d44ce885c0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44ce8b510;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44ce73aa0_0 .net "a", 3 0, L_0x55d44ea65990;  1 drivers
v0x55d44ce73b80_0 .net "b", 3 0, L_0x55d44ea65a30;  1 drivers
v0x55d44ce736c0_0 .net "ca", 3 0, L_0x55d44ea65820;  1 drivers
v0x55d44ce73780_0 .net "cin", 3 0, L_0x55d44ea65ad0;  1 drivers
v0x55d44ce6abf0_0 .net "sum", 3 0, L_0x55d44ea65780;  1 drivers
L_0x55d44ea63740 .part L_0x55d44ea65990, 0, 1;
L_0x55d44ea63870 .part L_0x55d44ea65a30, 0, 1;
L_0x55d44ea639a0 .part L_0x55d44ea65ad0, 0, 1;
L_0x55d44ea63fb0 .part L_0x55d44ea65990, 1, 1;
L_0x55d44ea640e0 .part L_0x55d44ea65a30, 1, 1;
L_0x55d44ea64210 .part L_0x55d44ea65ad0, 1, 1;
L_0x55d44ea64950 .part L_0x55d44ea65990, 2, 1;
L_0x55d44ea64a80 .part L_0x55d44ea65a30, 2, 1;
L_0x55d44ea64c00 .part L_0x55d44ea65ad0, 2, 1;
L_0x55d44ea651d0 .part L_0x55d44ea65990, 3, 1;
L_0x55d44ea65390 .part L_0x55d44ea65a30, 3, 1;
L_0x55d44ea65550 .part L_0x55d44ea65ad0, 3, 1;
L_0x55d44ea65780 .concat8 [ 1 1 1 1], L_0x55d44ea626f0, L_0x55d44ea63b40, L_0x55d44ea643f0, L_0x55d44ea64da0;
L_0x55d44ea65820 .concat8 [ 1 1 1 1], L_0x55d44ea63630, L_0x55d44ea63ea0, L_0x55d44ea64840, L_0x55d44ea650c0;
S_0x55d44ce85610 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44ce885c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea62d00 .functor XOR 1, L_0x55d44ea63740, L_0x55d44ea63870, C4<0>, C4<0>;
L_0x55d44ea626f0 .functor XOR 1, L_0x55d44ea62d00, L_0x55d44ea639a0, C4<0>, C4<0>;
L_0x55d44ea632a0 .functor AND 1, L_0x55d44ea63740, L_0x55d44ea63870, C4<1>, C4<1>;
L_0x55d44ea633b0 .functor AND 1, L_0x55d44ea63740, L_0x55d44ea639a0, C4<1>, C4<1>;
L_0x55d44ea63470 .functor OR 1, L_0x55d44ea632a0, L_0x55d44ea633b0, C4<0>, C4<0>;
L_0x55d44ea63580 .functor AND 1, L_0x55d44ea639a0, L_0x55d44ea63870, C4<1>, C4<1>;
L_0x55d44ea63630 .functor OR 1, L_0x55d44ea63470, L_0x55d44ea63580, C4<0>, C4<0>;
v0x55d44ce8ca40_0 .net *"_s0", 0 0, L_0x55d44ea62d00;  1 drivers
v0x55d44ce8dd70_0 .net *"_s10", 0 0, L_0x55d44ea63580;  1 drivers
v0x55d44ce8de50_0 .net *"_s4", 0 0, L_0x55d44ea632a0;  1 drivers
v0x55d44ce899f0_0 .net *"_s6", 0 0, L_0x55d44ea633b0;  1 drivers
v0x55d44ce89ad0_0 .net *"_s8", 0 0, L_0x55d44ea63470;  1 drivers
v0x55d44ce8ae90_0 .net "a", 0 0, L_0x55d44ea63740;  1 drivers
v0x55d44ce86aa0_0 .net "b", 0 0, L_0x55d44ea63870;  1 drivers
v0x55d44ce86b60_0 .net "ca", 0 0, L_0x55d44ea63630;  1 drivers
v0x55d44ce87ed0_0 .net "cin", 0 0, L_0x55d44ea639a0;  1 drivers
v0x55d44ce83b90_0 .net "sum", 0 0, L_0x55d44ea626f0;  1 drivers
S_0x55d44ce84f20 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44ce885c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea63ad0 .functor XOR 1, L_0x55d44ea63fb0, L_0x55d44ea640e0, C4<0>, C4<0>;
L_0x55d44ea63b40 .functor XOR 1, L_0x55d44ea63ad0, L_0x55d44ea64210, C4<0>, C4<0>;
L_0x55d44ea63bb0 .functor AND 1, L_0x55d44ea63fb0, L_0x55d44ea640e0, C4<1>, C4<1>;
L_0x55d44ea63c20 .functor AND 1, L_0x55d44ea63fb0, L_0x55d44ea64210, C4<1>, C4<1>;
L_0x55d44ea63ce0 .functor OR 1, L_0x55d44ea63bb0, L_0x55d44ea63c20, C4<0>, C4<0>;
L_0x55d44ea63df0 .functor AND 1, L_0x55d44ea64210, L_0x55d44ea640e0, C4<1>, C4<1>;
L_0x55d44ea63ea0 .functor OR 1, L_0x55d44ea63ce0, L_0x55d44ea63df0, C4<0>, C4<0>;
v0x55d44ce793f0_0 .net *"_s0", 0 0, L_0x55d44ea63ad0;  1 drivers
v0x55d44ce81e00_0 .net *"_s10", 0 0, L_0x55d44ea63df0;  1 drivers
v0x55d44ce81ee0_0 .net *"_s4", 0 0, L_0x55d44ea63bb0;  1 drivers
v0x55d44ce81a20_0 .net *"_s6", 0 0, L_0x55d44ea63c20;  1 drivers
v0x55d44ce81b00_0 .net *"_s8", 0 0, L_0x55d44ea63ce0;  1 drivers
v0x55d44ce78f50_0 .net "a", 0 0, L_0x55d44ea63fb0;  1 drivers
v0x55d44ce79010_0 .net "b", 0 0, L_0x55d44ea640e0;  1 drivers
v0x55d44ce7eeb0_0 .net "ca", 0 0, L_0x55d44ea63ea0;  1 drivers
v0x55d44ce7ef50_0 .net "cin", 0 0, L_0x55d44ea64210;  1 drivers
v0x55d44ce7eb80_0 .net "sum", 0 0, L_0x55d44ea63b40;  1 drivers
S_0x55d44ce7bf60 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44ce885c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea64380 .functor XOR 1, L_0x55d44ea64950, L_0x55d44ea64a80, C4<0>, C4<0>;
L_0x55d44ea643f0 .functor XOR 1, L_0x55d44ea64380, L_0x55d44ea64c00, C4<0>, C4<0>;
L_0x55d44ea644b0 .functor AND 1, L_0x55d44ea64950, L_0x55d44ea64a80, C4<1>, C4<1>;
L_0x55d44ea645c0 .functor AND 1, L_0x55d44ea64950, L_0x55d44ea64c00, C4<1>, C4<1>;
L_0x55d44ea64680 .functor OR 1, L_0x55d44ea644b0, L_0x55d44ea645c0, C4<0>, C4<0>;
L_0x55d44ea64790 .functor AND 1, L_0x55d44ea64c00, L_0x55d44ea64a80, C4<1>, C4<1>;
L_0x55d44ea64840 .functor OR 1, L_0x55d44ea64680, L_0x55d44ea64790, C4<0>, C4<0>;
v0x55d44ce7bc00_0 .net *"_s0", 0 0, L_0x55d44ea64380;  1 drivers
v0x55d44ce78bd0_0 .net *"_s10", 0 0, L_0x55d44ea64790;  1 drivers
v0x55d44ce78cb0_0 .net *"_s4", 0 0, L_0x55d44ea644b0;  1 drivers
v0x55d44ce7ff00_0 .net *"_s6", 0 0, L_0x55d44ea645c0;  1 drivers
v0x55d44ce7ffe0_0 .net *"_s8", 0 0, L_0x55d44ea64680;  1 drivers
v0x55d44ce813a0_0 .net "a", 0 0, L_0x55d44ea64950;  1 drivers
v0x55d44ce7cfb0_0 .net "b", 0 0, L_0x55d44ea64a80;  1 drivers
v0x55d44ce7d070_0 .net "ca", 0 0, L_0x55d44ea64840;  1 drivers
v0x55d44ce7e3e0_0 .net "cin", 0 0, L_0x55d44ea64c00;  1 drivers
v0x55d44ce7a060_0 .net "sum", 0 0, L_0x55d44ea643f0;  1 drivers
S_0x55d44ce7b490 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44ce885c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea64d30 .functor XOR 1, L_0x55d44ea651d0, L_0x55d44ea65390, C4<0>, C4<0>;
L_0x55d44ea64da0 .functor XOR 1, L_0x55d44ea64d30, L_0x55d44ea65550, C4<0>, C4<0>;
L_0x55d44ea64e10 .functor AND 1, L_0x55d44ea651d0, L_0x55d44ea65390, C4<1>, C4<1>;
L_0x55d44ea64e80 .functor AND 1, L_0x55d44ea651d0, L_0x55d44ea65550, C4<1>, C4<1>;
L_0x55d44ea64f40 .functor OR 1, L_0x55d44ea64e10, L_0x55d44ea64e80, C4<0>, C4<0>;
L_0x55d44ea65050 .functor AND 1, L_0x55d44ea65550, L_0x55d44ea65390, C4<1>, C4<1>;
L_0x55d44ea650c0 .functor OR 1, L_0x55d44ea64f40, L_0x55d44ea65050, C4<0>, C4<0>;
v0x55d44ce77130_0 .net *"_s0", 0 0, L_0x55d44ea64d30;  1 drivers
v0x55d44ce784e0_0 .net *"_s10", 0 0, L_0x55d44ea65050;  1 drivers
v0x55d44ce785c0_0 .net *"_s4", 0 0, L_0x55d44ea64e10;  1 drivers
v0x55d44ce75950_0 .net *"_s6", 0 0, L_0x55d44ea64e80;  1 drivers
v0x55d44ce75a30_0 .net *"_s8", 0 0, L_0x55d44ea64f40;  1 drivers
v0x55d44ce68490_0 .net "a", 0 0, L_0x55d44ea651d0;  1 drivers
v0x55d44ce68530_0 .net "b", 0 0, L_0x55d44ea65390;  1 drivers
v0x55d44ce5bb40_0 .net "ca", 0 0, L_0x55d44ea650c0;  1 drivers
v0x55d44ce5bc00_0 .net "cin", 0 0, L_0x55d44ea65550;  1 drivers
v0x55d44ce6b0c0_0 .net "sum", 0 0, L_0x55d44ea64da0;  1 drivers
S_0x55d44ce70b50 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44ce8b510;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44ce5a420_0 .net "a", 3 0, L_0x55d44ea68320;  1 drivers
v0x55d44ce5a520_0 .net "b", 3 0, L_0x55d44ea68410;  1 drivers
v0x55d44ce51950_0 .net "ca", 3 0, L_0x55d44ea681b0;  1 drivers
v0x55d44ce51a10_0 .net "cin", 3 0, L_0x55d44ea68500;  1 drivers
v0x55d44ce578b0_0 .net "sum", 3 0, L_0x55d44ea68110;  1 drivers
L_0x55d44ea660d0 .part L_0x55d44ea68320, 0, 1;
L_0x55d44ea66200 .part L_0x55d44ea68410, 0, 1;
L_0x55d44ea66330 .part L_0x55d44ea68500, 0, 1;
L_0x55d44ea66940 .part L_0x55d44ea68320, 1, 1;
L_0x55d44ea66a70 .part L_0x55d44ea68410, 1, 1;
L_0x55d44ea66ba0 .part L_0x55d44ea68500, 1, 1;
L_0x55d44ea672e0 .part L_0x55d44ea68320, 2, 1;
L_0x55d44ea67410 .part L_0x55d44ea68410, 2, 1;
L_0x55d44ea67590 .part L_0x55d44ea68500, 2, 1;
L_0x55d44ea67b60 .part L_0x55d44ea68320, 3, 1;
L_0x55d44ea67d20 .part L_0x55d44ea68410, 3, 1;
L_0x55d44ea67ee0 .part L_0x55d44ea68500, 3, 1;
L_0x55d44ea68110 .concat8 [ 1 1 1 1], L_0x55d44ea65b70, L_0x55d44ea664d0, L_0x55d44ea66d80, L_0x55d44ea67730;
L_0x55d44ea681b0 .concat8 [ 1 1 1 1], L_0x55d44ea65fc0, L_0x55d44ea66830, L_0x55d44ea671d0, L_0x55d44ea67a50;
S_0x55d44ce6dc00 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44ce70b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea65710 .functor XOR 1, L_0x55d44ea660d0, L_0x55d44ea66200, C4<0>, C4<0>;
L_0x55d44ea65b70 .functor XOR 1, L_0x55d44ea65710, L_0x55d44ea66330, C4<0>, C4<0>;
L_0x55d44ea65c30 .functor AND 1, L_0x55d44ea660d0, L_0x55d44ea66200, C4<1>, C4<1>;
L_0x55d44ea65d40 .functor AND 1, L_0x55d44ea660d0, L_0x55d44ea66330, C4<1>, C4<1>;
L_0x55d44ea65e00 .functor OR 1, L_0x55d44ea65c30, L_0x55d44ea65d40, C4<0>, C4<0>;
L_0x55d44ea65f10 .functor AND 1, L_0x55d44ea66330, L_0x55d44ea66200, C4<1>, C4<1>;
L_0x55d44ea65fc0 .functor OR 1, L_0x55d44ea65e00, L_0x55d44ea65f10, C4<0>, C4<0>;
v0x55d44ce6d820_0 .net *"_s0", 0 0, L_0x55d44ea65710;  1 drivers
v0x55d44ce6d8c0_0 .net *"_s10", 0 0, L_0x55d44ea65f10;  1 drivers
v0x55d44ce6a870_0 .net *"_s4", 0 0, L_0x55d44ea65c30;  1 drivers
v0x55d44ce6a940_0 .net *"_s6", 0 0, L_0x55d44ea65d40;  1 drivers
v0x55d44ce71bc0_0 .net *"_s8", 0 0, L_0x55d44ea65e00;  1 drivers
v0x55d44ce72fd0_0 .net "a", 0 0, L_0x55d44ea660d0;  1 drivers
v0x55d44ce73090_0 .net "b", 0 0, L_0x55d44ea66200;  1 drivers
v0x55d44ce6ec50_0 .net "ca", 0 0, L_0x55d44ea65fc0;  1 drivers
v0x55d44ce6ecf0_0 .net "cin", 0 0, L_0x55d44ea66330;  1 drivers
v0x55d44ce70130_0 .net "sum", 0 0, L_0x55d44ea65b70;  1 drivers
S_0x55d44ce6bd00 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44ce70b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea66460 .functor XOR 1, L_0x55d44ea66940, L_0x55d44ea66a70, C4<0>, C4<0>;
L_0x55d44ea664d0 .functor XOR 1, L_0x55d44ea66460, L_0x55d44ea66ba0, C4<0>, C4<0>;
L_0x55d44ea66540 .functor AND 1, L_0x55d44ea66940, L_0x55d44ea66a70, C4<1>, C4<1>;
L_0x55d44ea665b0 .functor AND 1, L_0x55d44ea66940, L_0x55d44ea66ba0, C4<1>, C4<1>;
L_0x55d44ea66670 .functor OR 1, L_0x55d44ea66540, L_0x55d44ea665b0, C4<0>, C4<0>;
L_0x55d44ea66780 .functor AND 1, L_0x55d44ea66ba0, L_0x55d44ea66a70, C4<1>, C4<1>;
L_0x55d44ea66830 .functor OR 1, L_0x55d44ea66670, L_0x55d44ea66780, C4<0>, C4<0>;
v0x55d44ce6d1b0_0 .net *"_s0", 0 0, L_0x55d44ea66460;  1 drivers
v0x55d44ce68df0_0 .net *"_s10", 0 0, L_0x55d44ea66780;  1 drivers
v0x55d44ce68ed0_0 .net *"_s4", 0 0, L_0x55d44ea66540;  1 drivers
v0x55d44ce6a180_0 .net *"_s6", 0 0, L_0x55d44ea665b0;  1 drivers
v0x55d44ce6a260_0 .net *"_s8", 0 0, L_0x55d44ea66670;  1 drivers
v0x55d44ce5e730_0 .net "a", 0 0, L_0x55d44ea66940;  1 drivers
v0x55d44ce67150_0 .net "b", 0 0, L_0x55d44ea66a70;  1 drivers
v0x55d44ce67210_0 .net "ca", 0 0, L_0x55d44ea66830;  1 drivers
v0x55d44ce66d70_0 .net "cin", 0 0, L_0x55d44ea66ba0;  1 drivers
v0x55d44ce5e2a0_0 .net "sum", 0 0, L_0x55d44ea664d0;  1 drivers
S_0x55d44ce64200 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44ce70b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea66d10 .functor XOR 1, L_0x55d44ea672e0, L_0x55d44ea67410, C4<0>, C4<0>;
L_0x55d44ea66d80 .functor XOR 1, L_0x55d44ea66d10, L_0x55d44ea67590, C4<0>, C4<0>;
L_0x55d44ea66e40 .functor AND 1, L_0x55d44ea672e0, L_0x55d44ea67410, C4<1>, C4<1>;
L_0x55d44ea66f50 .functor AND 1, L_0x55d44ea672e0, L_0x55d44ea67590, C4<1>, C4<1>;
L_0x55d44ea67010 .functor OR 1, L_0x55d44ea66e40, L_0x55d44ea66f50, C4<0>, C4<0>;
L_0x55d44ea67120 .functor AND 1, L_0x55d44ea67590, L_0x55d44ea67410, C4<1>, C4<1>;
L_0x55d44ea671d0 .functor OR 1, L_0x55d44ea67010, L_0x55d44ea67120, C4<0>, C4<0>;
v0x55d44ce63ea0_0 .net *"_s0", 0 0, L_0x55d44ea66d10;  1 drivers
v0x55d44ce612b0_0 .net *"_s10", 0 0, L_0x55d44ea67120;  1 drivers
v0x55d44ce61390_0 .net *"_s4", 0 0, L_0x55d44ea66e40;  1 drivers
v0x55d44ce60ed0_0 .net *"_s6", 0 0, L_0x55d44ea66f50;  1 drivers
v0x55d44ce60fb0_0 .net *"_s8", 0 0, L_0x55d44ea67010;  1 drivers
v0x55d44ce5df20_0 .net "a", 0 0, L_0x55d44ea672e0;  1 drivers
v0x55d44ce5dfe0_0 .net "b", 0 0, L_0x55d44ea67410;  1 drivers
v0x55d44ce65250_0 .net "ca", 0 0, L_0x55d44ea671d0;  1 drivers
v0x55d44ce652f0_0 .net "cin", 0 0, L_0x55d44ea67590;  1 drivers
v0x55d44ce66730_0 .net "sum", 0 0, L_0x55d44ea66d80;  1 drivers
S_0x55d44ce62300 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44ce70b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea676c0 .functor XOR 1, L_0x55d44ea67b60, L_0x55d44ea67d20, C4<0>, C4<0>;
L_0x55d44ea67730 .functor XOR 1, L_0x55d44ea676c0, L_0x55d44ea67ee0, C4<0>, C4<0>;
L_0x55d44ea677a0 .functor AND 1, L_0x55d44ea67b60, L_0x55d44ea67d20, C4<1>, C4<1>;
L_0x55d44ea67810 .functor AND 1, L_0x55d44ea67b60, L_0x55d44ea67ee0, C4<1>, C4<1>;
L_0x55d44ea678d0 .functor OR 1, L_0x55d44ea677a0, L_0x55d44ea67810, C4<0>, C4<0>;
L_0x55d44ea679e0 .functor AND 1, L_0x55d44ea67ee0, L_0x55d44ea67d20, C4<1>, C4<1>;
L_0x55d44ea67a50 .functor OR 1, L_0x55d44ea678d0, L_0x55d44ea679e0, C4<0>, C4<0>;
v0x55d44ce637b0_0 .net *"_s0", 0 0, L_0x55d44ea676c0;  1 drivers
v0x55d44ce5f3b0_0 .net *"_s10", 0 0, L_0x55d44ea679e0;  1 drivers
v0x55d44ce5f490_0 .net *"_s4", 0 0, L_0x55d44ea677a0;  1 drivers
v0x55d44ce607e0_0 .net *"_s6", 0 0, L_0x55d44ea67810;  1 drivers
v0x55d44ce608c0_0 .net *"_s8", 0 0, L_0x55d44ea678d0;  1 drivers
v0x55d44ce5c510_0 .net "a", 0 0, L_0x55d44ea67b60;  1 drivers
v0x55d44ce5d830_0 .net "b", 0 0, L_0x55d44ea67d20;  1 drivers
v0x55d44ce5d8f0_0 .net "ca", 0 0, L_0x55d44ea67a50;  1 drivers
v0x55d44ce51d70_0 .net "cin", 0 0, L_0x55d44ea67ee0;  1 drivers
v0x55d44ce5a800_0 .net "sum", 0 0, L_0x55d44ea67730;  1 drivers
S_0x55d44ce574d0 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44ce8b510;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44ce28900_0 .net "a", 3 0, L_0x55d44ea6aca0;  1 drivers
v0x55d44ce28a00_0 .net "b", 3 0, L_0x55d44ea6ad40;  1 drivers
v0x55d44ce37dd0_0 .net "ca", 3 0, L_0x55d44ea6ab30;  1 drivers
v0x55d44ce37e90_0 .net "cin", 3 0, L_0x55d44ea6ae30;  1 drivers
v0x55d44ce40860_0 .net "sum", 3 0, L_0x55d44ea6aa90;  1 drivers
L_0x55d44ea68b10 .part L_0x55d44ea6aca0, 0, 1;
L_0x55d44ea68c40 .part L_0x55d44ea6ad40, 0, 1;
L_0x55d44ea68d70 .part L_0x55d44ea6ae30, 0, 1;
L_0x55d44ea69340 .part L_0x55d44ea6aca0, 1, 1;
L_0x55d44ea69470 .part L_0x55d44ea6ad40, 1, 1;
L_0x55d44ea695a0 .part L_0x55d44ea6ae30, 1, 1;
L_0x55d44ea69c60 .part L_0x55d44ea6aca0, 2, 1;
L_0x55d44ea69d90 .part L_0x55d44ea6ad40, 2, 1;
L_0x55d44ea69f10 .part L_0x55d44ea6ae30, 2, 1;
L_0x55d44ea6a4e0 .part L_0x55d44ea6aca0, 3, 1;
L_0x55d44ea6a6a0 .part L_0x55d44ea6ad40, 3, 1;
L_0x55d44ea6a860 .part L_0x55d44ea6ae30, 3, 1;
L_0x55d44ea6aa90 .concat8 [ 1 1 1 1], L_0x55d44ea685f0, L_0x55d44ea68f10, L_0x55d44ea69740, L_0x55d44ea6a0b0;
L_0x55d44ea6ab30 .concat8 [ 1 1 1 1], L_0x55d44ea68a00, L_0x55d44ea69230, L_0x55d44ea69b50, L_0x55d44ea6a3d0;
S_0x55d44ce54580 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44ce574d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea680a0 .functor XOR 1, L_0x55d44ea68b10, L_0x55d44ea68c40, C4<0>, C4<0>;
L_0x55d44ea685f0 .functor XOR 1, L_0x55d44ea680a0, L_0x55d44ea68d70, C4<0>, C4<0>;
L_0x55d44ea686b0 .functor AND 1, L_0x55d44ea68b10, L_0x55d44ea68c40, C4<1>, C4<1>;
L_0x55d44ea687c0 .functor AND 1, L_0x55d44ea68b10, L_0x55d44ea68d70, C4<1>, C4<1>;
L_0x55d44ea68880 .functor OR 1, L_0x55d44ea686b0, L_0x55d44ea687c0, C4<0>, C4<0>;
L_0x55d44ea68990 .functor AND 1, L_0x55d44ea68d70, L_0x55d44ea68c40, C4<1>, C4<1>;
L_0x55d44ea68a00 .functor OR 1, L_0x55d44ea68880, L_0x55d44ea68990, C4<0>, C4<0>;
v0x55d44ce515d0_0 .net *"_s0", 0 0, L_0x55d44ea680a0;  1 drivers
v0x55d44ce51670_0 .net *"_s10", 0 0, L_0x55d44ea68990;  1 drivers
v0x55d44ce58900_0 .net *"_s4", 0 0, L_0x55d44ea686b0;  1 drivers
v0x55d44ce589f0_0 .net *"_s6", 0 0, L_0x55d44ea687c0;  1 drivers
v0x55d44ce59d30_0 .net *"_s8", 0 0, L_0x55d44ea68880;  1 drivers
v0x55d44ce559b0_0 .net "a", 0 0, L_0x55d44ea68b10;  1 drivers
v0x55d44ce55a70_0 .net "b", 0 0, L_0x55d44ea68c40;  1 drivers
v0x55d44ce56de0_0 .net "ca", 0 0, L_0x55d44ea68a00;  1 drivers
v0x55d44ce56e80_0 .net "cin", 0 0, L_0x55d44ea68d70;  1 drivers
v0x55d44ce52b10_0 .net "sum", 0 0, L_0x55d44ea685f0;  1 drivers
S_0x55d44ce53e90 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44ce574d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea68ea0 .functor XOR 1, L_0x55d44ea69340, L_0x55d44ea69470, C4<0>, C4<0>;
L_0x55d44ea68f10 .functor XOR 1, L_0x55d44ea68ea0, L_0x55d44ea695a0, C4<0>, C4<0>;
L_0x55d44ea68f80 .functor AND 1, L_0x55d44ea69340, L_0x55d44ea69470, C4<1>, C4<1>;
L_0x55d44ea68ff0 .functor AND 1, L_0x55d44ea69340, L_0x55d44ea695a0, C4<1>, C4<1>;
L_0x55d44ea690b0 .functor OR 1, L_0x55d44ea68f80, L_0x55d44ea68ff0, C4<0>, C4<0>;
L_0x55d44ea691c0 .functor AND 1, L_0x55d44ea695a0, L_0x55d44ea69470, C4<1>, C4<1>;
L_0x55d44ea69230 .functor OR 1, L_0x55d44ea690b0, L_0x55d44ea691c0, C4<0>, C4<0>;
v0x55d44ce4fbd0_0 .net *"_s0", 0 0, L_0x55d44ea68ea0;  1 drivers
v0x55d44ce50ee0_0 .net *"_s10", 0 0, L_0x55d44ea691c0;  1 drivers
v0x55d44ce50fc0_0 .net *"_s4", 0 0, L_0x55d44ea68f80;  1 drivers
v0x55d44ce45330_0 .net *"_s6", 0 0, L_0x55d44ea68ff0;  1 drivers
v0x55d44ce45410_0 .net *"_s8", 0 0, L_0x55d44ea690b0;  1 drivers
v0x55d44ce4ddc0_0 .net "a", 0 0, L_0x55d44ea69340;  1 drivers
v0x55d44ce4de80_0 .net "b", 0 0, L_0x55d44ea69470;  1 drivers
v0x55d44ce4d9e0_0 .net "ca", 0 0, L_0x55d44ea69230;  1 drivers
v0x55d44ce4da80_0 .net "cin", 0 0, L_0x55d44ea695a0;  1 drivers
v0x55d44ce44fc0_0 .net "sum", 0 0, L_0x55d44ea68f10;  1 drivers
S_0x55d44ce4ae70 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44ce574d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea696d0 .functor XOR 1, L_0x55d44ea69c60, L_0x55d44ea69d90, C4<0>, C4<0>;
L_0x55d44ea69740 .functor XOR 1, L_0x55d44ea696d0, L_0x55d44ea69f10, C4<0>, C4<0>;
L_0x55d44ea69800 .functor AND 1, L_0x55d44ea69c60, L_0x55d44ea69d90, C4<1>, C4<1>;
L_0x55d44ea69910 .functor AND 1, L_0x55d44ea69c60, L_0x55d44ea69f10, C4<1>, C4<1>;
L_0x55d44ea699d0 .functor OR 1, L_0x55d44ea69800, L_0x55d44ea69910, C4<0>, C4<0>;
L_0x55d44ea69ae0 .functor AND 1, L_0x55d44ea69f10, L_0x55d44ea69d90, C4<1>, C4<1>;
L_0x55d44ea69b50 .functor OR 1, L_0x55d44ea699d0, L_0x55d44ea69ae0, C4<0>, C4<0>;
v0x55d44ce4ab40_0 .net *"_s0", 0 0, L_0x55d44ea696d0;  1 drivers
v0x55d44ce47f20_0 .net *"_s10", 0 0, L_0x55d44ea69ae0;  1 drivers
v0x55d44ce48000_0 .net *"_s4", 0 0, L_0x55d44ea69800;  1 drivers
v0x55d44ce47b40_0 .net *"_s6", 0 0, L_0x55d44ea69910;  1 drivers
v0x55d44ce47c20_0 .net *"_s8", 0 0, L_0x55d44ea699d0;  1 drivers
v0x55d44ce44c00_0 .net "a", 0 0, L_0x55d44ea69c60;  1 drivers
v0x55d44ce4bec0_0 .net "b", 0 0, L_0x55d44ea69d90;  1 drivers
v0x55d44ce4bf80_0 .net "ca", 0 0, L_0x55d44ea69b50;  1 drivers
v0x55d44ce4d2f0_0 .net "cin", 0 0, L_0x55d44ea69f10;  1 drivers
v0x55d44ce48f70_0 .net "sum", 0 0, L_0x55d44ea69740;  1 drivers
S_0x55d44ce4a3a0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44ce574d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea6a040 .functor XOR 1, L_0x55d44ea6a4e0, L_0x55d44ea6a6a0, C4<0>, C4<0>;
L_0x55d44ea6a0b0 .functor XOR 1, L_0x55d44ea6a040, L_0x55d44ea6a860, C4<0>, C4<0>;
L_0x55d44ea6a120 .functor AND 1, L_0x55d44ea6a4e0, L_0x55d44ea6a6a0, C4<1>, C4<1>;
L_0x55d44ea6a190 .functor AND 1, L_0x55d44ea6a4e0, L_0x55d44ea6a860, C4<1>, C4<1>;
L_0x55d44ea6a250 .functor OR 1, L_0x55d44ea6a120, L_0x55d44ea6a190, C4<0>, C4<0>;
L_0x55d44ea6a360 .functor AND 1, L_0x55d44ea6a860, L_0x55d44ea6a6a0, C4<1>, C4<1>;
L_0x55d44ea6a3d0 .functor OR 1, L_0x55d44ea6a250, L_0x55d44ea6a360, C4<0>, C4<0>;
v0x55d44ce460a0_0 .net *"_s0", 0 0, L_0x55d44ea6a040;  1 drivers
v0x55d44ce47450_0 .net *"_s10", 0 0, L_0x55d44ea6a360;  1 drivers
v0x55d44ce47530_0 .net *"_s4", 0 0, L_0x55d44ea6a120;  1 drivers
v0x55d44ce43110_0 .net *"_s6", 0 0, L_0x55d44ea6a190;  1 drivers
v0x55d44ce431f0_0 .net *"_s8", 0 0, L_0x55d44ea6a250;  1 drivers
v0x55d44ce444a0_0 .net "a", 0 0, L_0x55d44ea6a4e0;  1 drivers
v0x55d44ce44560_0 .net "b", 0 0, L_0x55d44ea6a6a0;  1 drivers
v0x55d44ce41ba0_0 .net "ca", 0 0, L_0x55d44ea6a3d0;  1 drivers
v0x55d44ce41c40_0 .net "cin", 0 0, L_0x55d44ea6a860;  1 drivers
v0x55d44ce35300_0 .net "sum", 0 0, L_0x55d44ea6a0b0;  1 drivers
S_0x55d44ce40480 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44ce8b510;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44ce1eb30_0 .net "a", 3 0, L_0x55d44ea6d580;  1 drivers
v0x55d44ce1ec30_0 .net "b", 3 0, L_0x55d44ea6d6b0;  1 drivers
v0x55d44ce275c0_0 .net "ca", 3 0, L_0x55d44ea6d410;  1 drivers
v0x55d44ce27680_0 .net "cin", 3 0, L_0x55d44ea6d7e0;  1 drivers
v0x55d44ce271e0_0 .net "sum", 3 0, L_0x55d44ea6d370;  1 drivers
L_0x55d44ea6b3f0 .part L_0x55d44ea6d580, 0, 1;
L_0x55d44ea6b520 .part L_0x55d44ea6d6b0, 0, 1;
L_0x55d44ea6b650 .part L_0x55d44ea6d7e0, 0, 1;
L_0x55d44ea6bc20 .part L_0x55d44ea6d580, 1, 1;
L_0x55d44ea6bd50 .part L_0x55d44ea6d6b0, 1, 1;
L_0x55d44ea6be80 .part L_0x55d44ea6d7e0, 1, 1;
L_0x55d44ea6c540 .part L_0x55d44ea6d580, 2, 1;
L_0x55d44ea6c670 .part L_0x55d44ea6d6b0, 2, 1;
L_0x55d44ea6c7f0 .part L_0x55d44ea6d7e0, 2, 1;
L_0x55d44ea6cdc0 .part L_0x55d44ea6d580, 3, 1;
L_0x55d44ea6cf80 .part L_0x55d44ea6d6b0, 3, 1;
L_0x55d44ea6d140 .part L_0x55d44ea6d7e0, 3, 1;
L_0x55d44ea6d370 .concat8 [ 1 1 1 1], L_0x55d44ea6aed0, L_0x55d44ea6b7f0, L_0x55d44ea6c020, L_0x55d44ea6c990;
L_0x55d44ea6d410 .concat8 [ 1 1 1 1], L_0x55d44ea6b2e0, L_0x55d44ea6bb10, L_0x55d44ea6c430, L_0x55d44ea6ccb0;
S_0x55d44ce3d910 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44ce40480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea6aa20 .functor XOR 1, L_0x55d44ea6b3f0, L_0x55d44ea6b520, C4<0>, C4<0>;
L_0x55d44ea6aed0 .functor XOR 1, L_0x55d44ea6aa20, L_0x55d44ea6b650, C4<0>, C4<0>;
L_0x55d44ea6af90 .functor AND 1, L_0x55d44ea6b3f0, L_0x55d44ea6b520, C4<1>, C4<1>;
L_0x55d44ea6b0a0 .functor AND 1, L_0x55d44ea6b3f0, L_0x55d44ea6b650, C4<1>, C4<1>;
L_0x55d44ea6b160 .functor OR 1, L_0x55d44ea6af90, L_0x55d44ea6b0a0, C4<0>, C4<0>;
L_0x55d44ea6b270 .functor AND 1, L_0x55d44ea6b650, L_0x55d44ea6b520, C4<1>, C4<1>;
L_0x55d44ea6b2e0 .functor OR 1, L_0x55d44ea6b160, L_0x55d44ea6b270, C4<0>, C4<0>;
v0x55d44ce3d5b0_0 .net *"_s0", 0 0, L_0x55d44ea6aa20;  1 drivers
v0x55d44ce3a9c0_0 .net *"_s10", 0 0, L_0x55d44ea6b270;  1 drivers
v0x55d44ce3aaa0_0 .net *"_s4", 0 0, L_0x55d44ea6af90;  1 drivers
v0x55d44ce3a5e0_0 .net *"_s6", 0 0, L_0x55d44ea6b0a0;  1 drivers
v0x55d44ce3a6c0_0 .net *"_s8", 0 0, L_0x55d44ea6b160;  1 drivers
v0x55d44ce37630_0 .net "a", 0 0, L_0x55d44ea6b3f0;  1 drivers
v0x55d44ce376d0_0 .net "b", 0 0, L_0x55d44ea6b520;  1 drivers
v0x55d44ce3e960_0 .net "ca", 0 0, L_0x55d44ea6b2e0;  1 drivers
v0x55d44ce3ea20_0 .net "cin", 0 0, L_0x55d44ea6b650;  1 drivers
v0x55d44ce3fe40_0 .net "sum", 0 0, L_0x55d44ea6aed0;  1 drivers
S_0x55d44ce3ba30 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44ce40480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea6b780 .functor XOR 1, L_0x55d44ea6bc20, L_0x55d44ea6bd50, C4<0>, C4<0>;
L_0x55d44ea6b7f0 .functor XOR 1, L_0x55d44ea6b780, L_0x55d44ea6be80, C4<0>, C4<0>;
L_0x55d44ea6b860 .functor AND 1, L_0x55d44ea6bc20, L_0x55d44ea6bd50, C4<1>, C4<1>;
L_0x55d44ea6b8d0 .functor AND 1, L_0x55d44ea6bc20, L_0x55d44ea6be80, C4<1>, C4<1>;
L_0x55d44ea6b990 .functor OR 1, L_0x55d44ea6b860, L_0x55d44ea6b8d0, C4<0>, C4<0>;
L_0x55d44ea6baa0 .functor AND 1, L_0x55d44ea6be80, L_0x55d44ea6bd50, C4<1>, C4<1>;
L_0x55d44ea6bb10 .functor OR 1, L_0x55d44ea6b990, L_0x55d44ea6baa0, C4<0>, C4<0>;
v0x55d44ce3cee0_0 .net *"_s0", 0 0, L_0x55d44ea6b780;  1 drivers
v0x55d44ce38ac0_0 .net *"_s10", 0 0, L_0x55d44ea6baa0;  1 drivers
v0x55d44ce38b80_0 .net *"_s4", 0 0, L_0x55d44ea6b860;  1 drivers
v0x55d44ce39f10_0 .net *"_s6", 0 0, L_0x55d44ea6b8d0;  1 drivers
v0x55d44ce39ff0_0 .net *"_s8", 0 0, L_0x55d44ea6b990;  1 drivers
v0x55d44ce35c40_0 .net "a", 0 0, L_0x55d44ea6bc20;  1 drivers
v0x55d44ce36f40_0 .net "b", 0 0, L_0x55d44ea6bd50;  1 drivers
v0x55d44ce37000_0 .net "ca", 0 0, L_0x55d44ea6bb10;  1 drivers
v0x55d44ce2b480_0 .net "cin", 0 0, L_0x55d44ea6be80;  1 drivers
v0x55d44ce33f10_0 .net "sum", 0 0, L_0x55d44ea6b7f0;  1 drivers
S_0x55d44ce33b30 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44ce40480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea6bfb0 .functor XOR 1, L_0x55d44ea6c540, L_0x55d44ea6c670, C4<0>, C4<0>;
L_0x55d44ea6c020 .functor XOR 1, L_0x55d44ea6bfb0, L_0x55d44ea6c7f0, C4<0>, C4<0>;
L_0x55d44ea6c0e0 .functor AND 1, L_0x55d44ea6c540, L_0x55d44ea6c670, C4<1>, C4<1>;
L_0x55d44ea6c1f0 .functor AND 1, L_0x55d44ea6c540, L_0x55d44ea6c7f0, C4<1>, C4<1>;
L_0x55d44ea6c2b0 .functor OR 1, L_0x55d44ea6c0e0, L_0x55d44ea6c1f0, C4<0>, C4<0>;
L_0x55d44ea6c3c0 .functor AND 1, L_0x55d44ea6c7f0, L_0x55d44ea6c670, C4<1>, C4<1>;
L_0x55d44ea6c430 .functor OR 1, L_0x55d44ea6c2b0, L_0x55d44ea6c3c0, C4<0>, C4<0>;
v0x55d44ce2b0e0_0 .net *"_s0", 0 0, L_0x55d44ea6bfb0;  1 drivers
v0x55d44ce30fc0_0 .net *"_s10", 0 0, L_0x55d44ea6c3c0;  1 drivers
v0x55d44ce310a0_0 .net *"_s4", 0 0, L_0x55d44ea6c0e0;  1 drivers
v0x55d44ce30be0_0 .net *"_s6", 0 0, L_0x55d44ea6c1f0;  1 drivers
v0x55d44ce30cc0_0 .net *"_s8", 0 0, L_0x55d44ea6c2b0;  1 drivers
v0x55d44ce2e070_0 .net "a", 0 0, L_0x55d44ea6c540;  1 drivers
v0x55d44ce2e130_0 .net "b", 0 0, L_0x55d44ea6c670;  1 drivers
v0x55d44ce2dc90_0 .net "ca", 0 0, L_0x55d44ea6c430;  1 drivers
v0x55d44ce2dd30_0 .net "cin", 0 0, L_0x55d44ea6c7f0;  1 drivers
v0x55d44ce2ad90_0 .net "sum", 0 0, L_0x55d44ea6c020;  1 drivers
S_0x55d44ce32010 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44ce40480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea6c920 .functor XOR 1, L_0x55d44ea6cdc0, L_0x55d44ea6cf80, C4<0>, C4<0>;
L_0x55d44ea6c990 .functor XOR 1, L_0x55d44ea6c920, L_0x55d44ea6d140, C4<0>, C4<0>;
L_0x55d44ea6ca00 .functor AND 1, L_0x55d44ea6cdc0, L_0x55d44ea6cf80, C4<1>, C4<1>;
L_0x55d44ea6ca70 .functor AND 1, L_0x55d44ea6cdc0, L_0x55d44ea6d140, C4<1>, C4<1>;
L_0x55d44ea6cb30 .functor OR 1, L_0x55d44ea6ca00, L_0x55d44ea6ca70, C4<0>, C4<0>;
L_0x55d44ea6cc40 .functor AND 1, L_0x55d44ea6d140, L_0x55d44ea6cf80, C4<1>, C4<1>;
L_0x55d44ea6ccb0 .functor OR 1, L_0x55d44ea6cb30, L_0x55d44ea6cc40, C4<0>, C4<0>;
v0x55d44ce334c0_0 .net *"_s0", 0 0, L_0x55d44ea6c920;  1 drivers
v0x55d44ce2f0c0_0 .net *"_s10", 0 0, L_0x55d44ea6cc40;  1 drivers
v0x55d44ce2f1a0_0 .net *"_s4", 0 0, L_0x55d44ea6ca00;  1 drivers
v0x55d44ce304f0_0 .net *"_s6", 0 0, L_0x55d44ea6ca70;  1 drivers
v0x55d44ce305d0_0 .net *"_s8", 0 0, L_0x55d44ea6cb30;  1 drivers
v0x55d44ce2c1e0_0 .net "a", 0 0, L_0x55d44ea6cdc0;  1 drivers
v0x55d44ce2d5a0_0 .net "b", 0 0, L_0x55d44ea6cf80;  1 drivers
v0x55d44ce2d660_0 .net "ca", 0 0, L_0x55d44ea6ccb0;  1 drivers
v0x55d44ce29260_0 .net "cin", 0 0, L_0x55d44ea6d140;  1 drivers
v0x55d44ce2a5f0_0 .net "sum", 0 0, L_0x55d44ea6c990;  1 drivers
S_0x55d44ce20c50 .scope module, "a_2" "sixtyBitAdder" 10 12, 5 3 0, S_0x55d44d180740;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f865d7138d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44da10f60_0 .net/2u *"_s2", 0 0, L_0x7f865d7138d0;  1 drivers
L_0x7f865d713918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44da11060_0 .net/2u *"_s6", 0 0, L_0x7f865d713918;  1 drivers
v0x55d44da06950_0 .net "a", 64 0, L_0x55d44ea9b400;  1 drivers
v0x55d44da06a10_0 .net "b", 64 0, L_0x55d44ea9b530;  1 drivers
v0x55d44da03a00_0 .net "ca", 64 0, L_0x55d44ea9b220;  1 drivers
v0x55d44da03b30_0 .net "cin", 64 0, L_0x55d44ea9b620;  1 drivers
v0x55d44d9fa000_0 .net "sum", 64 0, L_0x55d44ea9b090;  1 drivers
L_0x55d44ea84cc0 .part L_0x55d44ea9b400, 0, 32;
L_0x55d44ea84d60 .part L_0x55d44ea9b530, 0, 32;
L_0x55d44ea84e00 .part L_0x55d44ea9b620, 0, 32;
L_0x55d44ea9adc0 .part L_0x55d44ea9b400, 32, 32;
L_0x55d44ea9aeb0 .part L_0x55d44ea9b530, 32, 32;
L_0x55d44ea9afa0 .part L_0x55d44ea9b620, 32, 32;
L_0x55d44ea9b090 .concat8 [ 32 32 1 0], L_0x55d44ea849f0, L_0x55d44ea9aaf0, L_0x7f865d713918;
L_0x55d44ea9b220 .concat8 [ 1 32 32 0], L_0x7f865d7138d0, L_0x55d44ea84b30, L_0x55d44ea9ac30;
S_0x55d44ce1c910 .scope module, "FA_0" "thirtBitAdder" 5 13, 6 3 0, S_0x55d44ce20c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44d67ce60_0 .net "a", 31 0, L_0x55d44ea84cc0;  1 drivers
v0x55d44d67cf60_0 .net "b", 31 0, L_0x55d44ea84d60;  1 drivers
v0x55d44d662ec0_0 .net "ca", 31 0, L_0x55d44ea84b30;  1 drivers
v0x55d44d662fa0_0 .net "cin", 31 0, L_0x55d44ea84e00;  1 drivers
v0x55d44d656570_0 .net "sum", 31 0, L_0x55d44ea849f0;  1 drivers
L_0x55d44ea798d0 .part L_0x55d44ea84cc0, 0, 16;
L_0x55d44ea79970 .part L_0x55d44ea84d60, 0, 16;
L_0x55d44ea79a10 .part L_0x55d44ea84e00, 0, 16;
L_0x55d44ea846e0 .part L_0x55d44ea84cc0, 16, 16;
L_0x55d44ea847d0 .part L_0x55d44ea84d60, 16, 16;
L_0x55d44ea848c0 .part L_0x55d44ea84e00, 16, 16;
L_0x55d44ea849f0 .concat8 [ 16 16 0 0], L_0x55d44ea795d0, L_0x55d44ea843e0;
L_0x55d44ea84b30 .concat8 [ 16 16 0 0], L_0x55d44ea79670, L_0x55d44ea84480;
S_0x55d44ce120f0 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44ce1c910;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44de4e930_0 .net "a", 15 0, L_0x55d44ea798d0;  1 drivers
v0x55d44de4ea30_0 .net "b", 15 0, L_0x55d44ea79970;  1 drivers
v0x55d44de41fe0_0 .net "ca", 15 0, L_0x55d44ea79670;  1 drivers
v0x55d44de420c0_0 .net "cin", 15 0, L_0x55d44ea79a10;  1 drivers
v0x55d44de35690_0 .net "sum", 15 0, L_0x55d44ea795d0;  1 drivers
L_0x55d44ea713e0 .part L_0x55d44ea798d0, 0, 4;
L_0x55d44ea71480 .part L_0x55d44ea79970, 0, 4;
L_0x55d44ea71520 .part L_0x55d44ea79a10, 0, 4;
L_0x55d44ea73d70 .part L_0x55d44ea798d0, 4, 4;
L_0x55d44ea73e60 .part L_0x55d44ea79970, 4, 4;
L_0x55d44ea73f50 .part L_0x55d44ea79a10, 4, 4;
L_0x55d44ea76830 .part L_0x55d44ea798d0, 8, 4;
L_0x55d44ea768d0 .part L_0x55d44ea79970, 8, 4;
L_0x55d44ea769c0 .part L_0x55d44ea79a10, 8, 4;
L_0x55d44ea791d0 .part L_0x55d44ea798d0, 12, 4;
L_0x55d44ea79300 .part L_0x55d44ea79970, 12, 4;
L_0x55d44ea79430 .part L_0x55d44ea79a10, 12, 4;
L_0x55d44ea795d0 .concat8 [ 4 4 4 4], L_0x55d44ea711d0, L_0x55d44ea73b60, L_0x55d44ea76620, L_0x55d44ea78fc0;
L_0x55d44ea79670 .concat8 [ 4 4 4 4], L_0x55d44ea71270, L_0x55d44ea73c00, L_0x55d44ea766c0, L_0x55d44ea79060;
S_0x55d44ce1a7a0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44ce120f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d8c31d0_0 .net "a", 3 0, L_0x55d44ea713e0;  1 drivers
v0x55d44d8c32b0_0 .net "b", 3 0, L_0x55d44ea71480;  1 drivers
v0x55d44d6ffb40_0 .net "ca", 3 0, L_0x55d44ea71270;  1 drivers
v0x55d44d6ffc20_0 .net "cin", 3 0, L_0x55d44ea71520;  1 drivers
v0x55d44d859cb0_0 .net "sum", 3 0, L_0x55d44ea711d0;  1 drivers
L_0x55d44ea6f190 .part L_0x55d44ea713e0, 0, 1;
L_0x55d44ea6f2c0 .part L_0x55d44ea71480, 0, 1;
L_0x55d44ea6f3f0 .part L_0x55d44ea71520, 0, 1;
L_0x55d44ea6fa00 .part L_0x55d44ea713e0, 1, 1;
L_0x55d44ea6fb30 .part L_0x55d44ea71480, 1, 1;
L_0x55d44ea6fc60 .part L_0x55d44ea71520, 1, 1;
L_0x55d44ea703a0 .part L_0x55d44ea713e0, 2, 1;
L_0x55d44ea704d0 .part L_0x55d44ea71480, 2, 1;
L_0x55d44ea70650 .part L_0x55d44ea71520, 2, 1;
L_0x55d44ea70c20 .part L_0x55d44ea713e0, 3, 1;
L_0x55d44ea70de0 .part L_0x55d44ea71480, 3, 1;
L_0x55d44ea70fa0 .part L_0x55d44ea71520, 3, 1;
L_0x55d44ea711d0 .concat8 [ 1 1 1 1], L_0x55d44ea6d300, L_0x55d44ea6f590, L_0x55d44ea6fe40, L_0x55d44ea707f0;
L_0x55d44ea71270 .concat8 [ 1 1 1 1], L_0x55d44ea6f080, L_0x55d44ea6f8f0, L_0x55d44ea70290, L_0x55d44ea70b10;
S_0x55d44ce11cd0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44ce1a7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea6d910 .functor XOR 1, L_0x55d44ea6f190, L_0x55d44ea6f2c0, C4<0>, C4<0>;
L_0x55d44ea6d300 .functor XOR 1, L_0x55d44ea6d910, L_0x55d44ea6f3f0, C4<0>, C4<0>;
L_0x55d44ea6ecf0 .functor AND 1, L_0x55d44ea6f190, L_0x55d44ea6f2c0, C4<1>, C4<1>;
L_0x55d44ea6ee00 .functor AND 1, L_0x55d44ea6f190, L_0x55d44ea6f3f0, C4<1>, C4<1>;
L_0x55d44ea6eec0 .functor OR 1, L_0x55d44ea6ecf0, L_0x55d44ea6ee00, C4<0>, C4<0>;
L_0x55d44ea6efd0 .functor AND 1, L_0x55d44ea6f3f0, L_0x55d44ea6f2c0, C4<1>, C4<1>;
L_0x55d44ea6f080 .functor OR 1, L_0x55d44ea6eec0, L_0x55d44ea6efd0, C4<0>, C4<0>;
v0x55d44ce17ce0_0 .net *"_s0", 0 0, L_0x55d44ea6d910;  1 drivers
v0x55d44ce17850_0 .net *"_s10", 0 0, L_0x55d44ea6efd0;  1 drivers
v0x55d44ce17930_0 .net *"_s4", 0 0, L_0x55d44ea6ecf0;  1 drivers
v0x55d44ce14ce0_0 .net *"_s6", 0 0, L_0x55d44ea6ee00;  1 drivers
v0x55d44ce14da0_0 .net *"_s8", 0 0, L_0x55d44ea6eec0;  1 drivers
v0x55d44ce14990_0 .net "a", 0 0, L_0x55d44ea6f190;  1 drivers
v0x55d44ce11950_0 .net "b", 0 0, L_0x55d44ea6f2c0;  1 drivers
v0x55d44ce11a10_0 .net "ca", 0 0, L_0x55d44ea6f080;  1 drivers
v0x55d44ce18c80_0 .net "cin", 0 0, L_0x55d44ea6f3f0;  1 drivers
v0x55d44ce1a0b0_0 .net "sum", 0 0, L_0x55d44ea6d300;  1 drivers
S_0x55d44d0780a0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44ce1a7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea6f520 .functor XOR 1, L_0x55d44ea6fa00, L_0x55d44ea6fb30, C4<0>, C4<0>;
L_0x55d44ea6f590 .functor XOR 1, L_0x55d44ea6f520, L_0x55d44ea6fc60, C4<0>, C4<0>;
L_0x55d44ea6f600 .functor AND 1, L_0x55d44ea6fa00, L_0x55d44ea6fb30, C4<1>, C4<1>;
L_0x55d44ea6f670 .functor AND 1, L_0x55d44ea6fa00, L_0x55d44ea6fc60, C4<1>, C4<1>;
L_0x55d44ea6f730 .functor OR 1, L_0x55d44ea6f600, L_0x55d44ea6f670, C4<0>, C4<0>;
L_0x55d44ea6f840 .functor AND 1, L_0x55d44ea6fc60, L_0x55d44ea6fb30, C4<1>, C4<1>;
L_0x55d44ea6f8f0 .functor OR 1, L_0x55d44ea6f730, L_0x55d44ea6f840, C4<0>, C4<0>;
v0x55d44e4d3860_0 .net *"_s0", 0 0, L_0x55d44ea6f520;  1 drivers
v0x55d44dfabb30_0 .net *"_s10", 0 0, L_0x55d44ea6f840;  1 drivers
v0x55d44dfabc10_0 .net *"_s4", 0 0, L_0x55d44ea6f600;  1 drivers
v0x55d44df448b0_0 .net *"_s6", 0 0, L_0x55d44ea6f670;  1 drivers
v0x55d44df44970_0 .net *"_s8", 0 0, L_0x55d44ea6f730;  1 drivers
v0x55d44dedbd70_0 .net "a", 0 0, L_0x55d44ea6fa00;  1 drivers
v0x55d44dedbe30_0 .net "b", 0 0, L_0x55d44ea6fb30;  1 drivers
v0x55d44de74af0_0 .net "ca", 0 0, L_0x55d44ea6f8f0;  1 drivers
v0x55d44de74bb0_0 .net "cin", 0 0, L_0x55d44ea6fc60;  1 drivers
v0x55d44dcb1560_0 .net "sum", 0 0, L_0x55d44ea6f590;  1 drivers
S_0x55d44de0b620 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44ce1a7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea6fdd0 .functor XOR 1, L_0x55d44ea703a0, L_0x55d44ea704d0, C4<0>, C4<0>;
L_0x55d44ea6fe40 .functor XOR 1, L_0x55d44ea6fdd0, L_0x55d44ea70650, C4<0>, C4<0>;
L_0x55d44ea6ff00 .functor AND 1, L_0x55d44ea703a0, L_0x55d44ea704d0, C4<1>, C4<1>;
L_0x55d44ea70010 .functor AND 1, L_0x55d44ea703a0, L_0x55d44ea70650, C4<1>, C4<1>;
L_0x55d44ea700d0 .functor OR 1, L_0x55d44ea6ff00, L_0x55d44ea70010, C4<0>, C4<0>;
L_0x55d44ea701e0 .functor AND 1, L_0x55d44ea70650, L_0x55d44ea704d0, C4<1>, C4<1>;
L_0x55d44ea70290 .functor OR 1, L_0x55d44ea700d0, L_0x55d44ea701e0, C4<0>, C4<0>;
v0x55d44dda4420_0 .net *"_s0", 0 0, L_0x55d44ea6fdd0;  1 drivers
v0x55d44dd3b860_0 .net *"_s10", 0 0, L_0x55d44ea701e0;  1 drivers
v0x55d44dd3b940_0 .net *"_s4", 0 0, L_0x55d44ea6ff00;  1 drivers
v0x55d44dcd45e0_0 .net *"_s6", 0 0, L_0x55d44ea70010;  1 drivers
v0x55d44dcd46c0_0 .net *"_s8", 0 0, L_0x55d44ea700d0;  1 drivers
v0x55d44dc6b9d0_0 .net "a", 0 0, L_0x55d44ea703a0;  1 drivers
v0x55d44dc6ba90_0 .net "b", 0 0, L_0x55d44ea704d0;  1 drivers
v0x55d44dc04750_0 .net "ca", 0 0, L_0x55d44ea70290;  1 drivers
v0x55d44dc04810_0 .net "cin", 0 0, L_0x55d44ea70650;  1 drivers
v0x55d44db9a830_0 .net "sum", 0 0, L_0x55d44ea6fe40;  1 drivers
S_0x55d44db33500 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44ce1a7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea70780 .functor XOR 1, L_0x55d44ea70c20, L_0x55d44ea70de0, C4<0>, C4<0>;
L_0x55d44ea707f0 .functor XOR 1, L_0x55d44ea70780, L_0x55d44ea70fa0, C4<0>, C4<0>;
L_0x55d44ea70860 .functor AND 1, L_0x55d44ea70c20, L_0x55d44ea70de0, C4<1>, C4<1>;
L_0x55d44ea708d0 .functor AND 1, L_0x55d44ea70c20, L_0x55d44ea70fa0, C4<1>, C4<1>;
L_0x55d44ea70990 .functor OR 1, L_0x55d44ea70860, L_0x55d44ea708d0, C4<0>, C4<0>;
L_0x55d44ea70aa0 .functor AND 1, L_0x55d44ea70fa0, L_0x55d44ea70de0, C4<1>, C4<1>;
L_0x55d44ea70b10 .functor OR 1, L_0x55d44ea70990, L_0x55d44ea70aa0, C4<0>, C4<0>;
v0x55d44d96ffa0_0 .net *"_s0", 0 0, L_0x55d44ea70780;  1 drivers
v0x55d44daca090_0 .net *"_s10", 0 0, L_0x55d44ea70aa0;  1 drivers
v0x55d44daca170_0 .net *"_s4", 0 0, L_0x55d44ea70860;  1 drivers
v0x55d44da62e10_0 .net *"_s6", 0 0, L_0x55d44ea708d0;  1 drivers
v0x55d44da62ef0_0 .net *"_s8", 0 0, L_0x55d44ea70990;  1 drivers
v0x55d44d9fa2d0_0 .net "a", 0 0, L_0x55d44ea70c20;  1 drivers
v0x55d44d9fa390_0 .net "b", 0 0, L_0x55d44ea70de0;  1 drivers
v0x55d44d993050_0 .net "ca", 0 0, L_0x55d44ea70b10;  1 drivers
v0x55d44d993110_0 .net "cin", 0 0, L_0x55d44ea70fa0;  1 drivers
v0x55d44d92a500_0 .net "sum", 0 0, L_0x55d44ea707f0;  1 drivers
S_0x55d44d7f2a30 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44ce120f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d241320_0 .net "a", 3 0, L_0x55d44ea73d70;  1 drivers
v0x55d44d241420_0 .net "b", 3 0, L_0x55d44ea73e60;  1 drivers
v0x55d44d1d87e0_0 .net "ca", 3 0, L_0x55d44ea73c00;  1 drivers
v0x55d44d1d88a0_0 .net "cin", 3 0, L_0x55d44ea73f50;  1 drivers
v0x55d44d171560_0 .net "sum", 3 0, L_0x55d44ea73b60;  1 drivers
L_0x55d44ea71b20 .part L_0x55d44ea73d70, 0, 1;
L_0x55d44ea71c50 .part L_0x55d44ea73e60, 0, 1;
L_0x55d44ea71d80 .part L_0x55d44ea73f50, 0, 1;
L_0x55d44ea72390 .part L_0x55d44ea73d70, 1, 1;
L_0x55d44ea724c0 .part L_0x55d44ea73e60, 1, 1;
L_0x55d44ea725f0 .part L_0x55d44ea73f50, 1, 1;
L_0x55d44ea72d30 .part L_0x55d44ea73d70, 2, 1;
L_0x55d44ea72e60 .part L_0x55d44ea73e60, 2, 1;
L_0x55d44ea72fe0 .part L_0x55d44ea73f50, 2, 1;
L_0x55d44ea735b0 .part L_0x55d44ea73d70, 3, 1;
L_0x55d44ea73770 .part L_0x55d44ea73e60, 3, 1;
L_0x55d44ea73930 .part L_0x55d44ea73f50, 3, 1;
L_0x55d44ea73b60 .concat8 [ 1 1 1 1], L_0x55d44ea715c0, L_0x55d44ea71f20, L_0x55d44ea727d0, L_0x55d44ea73180;
L_0x55d44ea73c00 .concat8 [ 1 1 1 1], L_0x55d44ea71a10, L_0x55d44ea72280, L_0x55d44ea72c20, L_0x55d44ea734a0;
S_0x55d44d722c70 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d7f2a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea71160 .functor XOR 1, L_0x55d44ea71b20, L_0x55d44ea71c50, C4<0>, C4<0>;
L_0x55d44ea715c0 .functor XOR 1, L_0x55d44ea71160, L_0x55d44ea71d80, C4<0>, C4<0>;
L_0x55d44ea71680 .functor AND 1, L_0x55d44ea71b20, L_0x55d44ea71c50, C4<1>, C4<1>;
L_0x55d44ea71790 .functor AND 1, L_0x55d44ea71b20, L_0x55d44ea71d80, C4<1>, C4<1>;
L_0x55d44ea71850 .functor OR 1, L_0x55d44ea71680, L_0x55d44ea71790, C4<0>, C4<0>;
L_0x55d44ea71960 .functor AND 1, L_0x55d44ea71d80, L_0x55d44ea71c50, C4<1>, C4<1>;
L_0x55d44ea71a10 .functor OR 1, L_0x55d44ea71850, L_0x55d44ea71960, C4<0>, C4<0>;
v0x55d44d6ba0f0_0 .net *"_s0", 0 0, L_0x55d44ea71160;  1 drivers
v0x55d44d652df0_0 .net *"_s10", 0 0, L_0x55d44ea71960;  1 drivers
v0x55d44d652ed0_0 .net *"_s4", 0 0, L_0x55d44ea71680;  1 drivers
v0x55d44d5e89c0_0 .net *"_s6", 0 0, L_0x55d44ea71790;  1 drivers
v0x55d44d5e8aa0_0 .net *"_s8", 0 0, L_0x55d44ea71850;  1 drivers
v0x55d44d581740_0 .net "a", 0 0, L_0x55d44ea71b20;  1 drivers
v0x55d44d581800_0 .net "b", 0 0, L_0x55d44ea71c50;  1 drivers
v0x55d44d3be490_0 .net "ca", 0 0, L_0x55d44ea71a10;  1 drivers
v0x55d44d3be550_0 .net "cin", 0 0, L_0x55d44ea71d80;  1 drivers
v0x55d44d518690_0 .net "sum", 0 0, L_0x55d44ea715c0;  1 drivers
S_0x55d44d448810 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d7f2a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea71eb0 .functor XOR 1, L_0x55d44ea72390, L_0x55d44ea724c0, C4<0>, C4<0>;
L_0x55d44ea71f20 .functor XOR 1, L_0x55d44ea71eb0, L_0x55d44ea725f0, C4<0>, C4<0>;
L_0x55d44ea71f90 .functor AND 1, L_0x55d44ea72390, L_0x55d44ea724c0, C4<1>, C4<1>;
L_0x55d44ea72000 .functor AND 1, L_0x55d44ea72390, L_0x55d44ea725f0, C4<1>, C4<1>;
L_0x55d44ea720c0 .functor OR 1, L_0x55d44ea71f90, L_0x55d44ea72000, C4<0>, C4<0>;
L_0x55d44ea721d0 .functor AND 1, L_0x55d44ea725f0, L_0x55d44ea724c0, C4<1>, C4<1>;
L_0x55d44ea72280 .functor OR 1, L_0x55d44ea720c0, L_0x55d44ea721d0, C4<0>, C4<0>;
v0x55d44d3e1610_0 .net *"_s0", 0 0, L_0x55d44ea71eb0;  1 drivers
v0x55d44d3789c0_0 .net *"_s10", 0 0, L_0x55d44ea721d0;  1 drivers
v0x55d44d378aa0_0 .net *"_s4", 0 0, L_0x55d44ea71f90;  1 drivers
v0x55d44d311740_0 .net *"_s6", 0 0, L_0x55d44ea72000;  1 drivers
v0x55d44d311820_0 .net *"_s8", 0 0, L_0x55d44ea720c0;  1 drivers
v0x55d44e62db20_0 .net "a", 0 0, L_0x55d44ea72390;  1 drivers
v0x55d44e62dbe0_0 .net "b", 0 0, L_0x55d44ea724c0;  1 drivers
v0x55d44e5c6880_0 .net "ca", 0 0, L_0x55d44ea72280;  1 drivers
v0x55d44e5c6940_0 .net "cin", 0 0, L_0x55d44ea725f0;  1 drivers
v0x55d44e55e0e0_0 .net "sum", 0 0, L_0x55d44ea71f20;  1 drivers
S_0x55d44e4f6dd0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d7f2a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea72760 .functor XOR 1, L_0x55d44ea72d30, L_0x55d44ea72e60, C4<0>, C4<0>;
L_0x55d44ea727d0 .functor XOR 1, L_0x55d44ea72760, L_0x55d44ea72fe0, C4<0>, C4<0>;
L_0x55d44ea72890 .functor AND 1, L_0x55d44ea72d30, L_0x55d44ea72e60, C4<1>, C4<1>;
L_0x55d44ea729a0 .functor AND 1, L_0x55d44ea72d30, L_0x55d44ea72fe0, C4<1>, C4<1>;
L_0x55d44ea72a60 .functor OR 1, L_0x55d44ea72890, L_0x55d44ea729a0, C4<0>, C4<0>;
L_0x55d44ea72b70 .functor AND 1, L_0x55d44ea72fe0, L_0x55d44ea72e60, C4<1>, C4<1>;
L_0x55d44ea72c20 .functor OR 1, L_0x55d44ea72a60, L_0x55d44ea72b70, C4<0>, C4<0>;
v0x55d44e48ddc0_0 .net *"_s0", 0 0, L_0x55d44ea72760;  1 drivers
v0x55d44e426ac0_0 .net *"_s10", 0 0, L_0x55d44ea72b70;  1 drivers
v0x55d44e426ba0_0 .net *"_s4", 0 0, L_0x55d44ea72890;  1 drivers
v0x55d44e3bd3f0_0 .net *"_s6", 0 0, L_0x55d44ea729a0;  1 drivers
v0x55d44e3bd4d0_0 .net *"_s8", 0 0, L_0x55d44ea72a60;  1 drivers
v0x55d44e356200_0 .net "a", 0 0, L_0x55d44ea72d30;  1 drivers
v0x55d44e2ed5d0_0 .net "b", 0 0, L_0x55d44ea72e60;  1 drivers
v0x55d44e2ed690_0 .net "ca", 0 0, L_0x55d44ea72c20;  1 drivers
v0x55d44e286350_0 .net "cin", 0 0, L_0x55d44ea72fe0;  1 drivers
v0x55d44e0c2430_0 .net "sum", 0 0, L_0x55d44ea727d0;  1 drivers
S_0x55d44e21c5b0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d7f2a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea73110 .functor XOR 1, L_0x55d44ea735b0, L_0x55d44ea73770, C4<0>, C4<0>;
L_0x55d44ea73180 .functor XOR 1, L_0x55d44ea73110, L_0x55d44ea73930, C4<0>, C4<0>;
L_0x55d44ea731f0 .functor AND 1, L_0x55d44ea735b0, L_0x55d44ea73770, C4<1>, C4<1>;
L_0x55d44ea73260 .functor AND 1, L_0x55d44ea735b0, L_0x55d44ea73930, C4<1>, C4<1>;
L_0x55d44ea73320 .functor OR 1, L_0x55d44ea731f0, L_0x55d44ea73260, C4<0>, C4<0>;
L_0x55d44ea73430 .functor AND 1, L_0x55d44ea73930, L_0x55d44ea73770, C4<1>, C4<1>;
L_0x55d44ea734a0 .functor OR 1, L_0x55d44ea73320, L_0x55d44ea73430, C4<0>, C4<0>;
v0x55d44e14c860_0 .net *"_s0", 0 0, L_0x55d44ea73110;  1 drivers
v0x55d44e0e5560_0 .net *"_s10", 0 0, L_0x55d44ea73430;  1 drivers
v0x55d44e0e5640_0 .net *"_s4", 0 0, L_0x55d44ea731f0;  1 drivers
v0x55d44e07c960_0 .net *"_s6", 0 0, L_0x55d44ea73260;  1 drivers
v0x55d44e07ca40_0 .net *"_s8", 0 0, L_0x55d44ea73320;  1 drivers
v0x55d44e0156e0_0 .net "a", 0 0, L_0x55d44ea735b0;  1 drivers
v0x55d44e0157a0_0 .net "b", 0 0, L_0x55d44ea73770;  1 drivers
v0x55d44d14e460_0 .net "ca", 0 0, L_0x55d44ea734a0;  1 drivers
v0x55d44d14e520_0 .net "cin", 0 0, L_0x55d44ea73930;  1 drivers
v0x55d44d2a8650_0 .net "sum", 0 0, L_0x55d44ea73180;  1 drivers
S_0x55d44d108990 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44ce120f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e403170_0 .net "a", 3 0, L_0x55d44ea76830;  1 drivers
v0x55d44e403270_0 .net "b", 3 0, L_0x55d44ea768d0;  1 drivers
v0x55d44e402e70_0 .net "ca", 3 0, L_0x55d44ea766c0;  1 drivers
v0x55d44e402f50_0 .net "cin", 3 0, L_0x55d44ea769c0;  1 drivers
v0x55d44e402b80_0 .net "sum", 3 0, L_0x55d44ea76620;  1 drivers
L_0x55d44ea745e0 .part L_0x55d44ea76830, 0, 1;
L_0x55d44ea74710 .part L_0x55d44ea768d0, 0, 1;
L_0x55d44ea74840 .part L_0x55d44ea769c0, 0, 1;
L_0x55d44ea74e50 .part L_0x55d44ea76830, 1, 1;
L_0x55d44ea74f80 .part L_0x55d44ea768d0, 1, 1;
L_0x55d44ea750b0 .part L_0x55d44ea769c0, 1, 1;
L_0x55d44ea757f0 .part L_0x55d44ea76830, 2, 1;
L_0x55d44ea75920 .part L_0x55d44ea768d0, 2, 1;
L_0x55d44ea75aa0 .part L_0x55d44ea769c0, 2, 1;
L_0x55d44ea76070 .part L_0x55d44ea76830, 3, 1;
L_0x55d44ea76230 .part L_0x55d44ea768d0, 3, 1;
L_0x55d44ea763f0 .part L_0x55d44ea769c0, 3, 1;
L_0x55d44ea76620 .concat8 [ 1 1 1 1], L_0x55d44ea74080, L_0x55d44ea749e0, L_0x55d44ea75290, L_0x55d44ea75c40;
L_0x55d44ea766c0 .concat8 [ 1 1 1 1], L_0x55d44ea744d0, L_0x55d44ea74d40, L_0x55d44ea756e0, L_0x55d44ea75f60;
S_0x55d44cede3d0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d108990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea73af0 .functor XOR 1, L_0x55d44ea745e0, L_0x55d44ea74710, C4<0>, C4<0>;
L_0x55d44ea74080 .functor XOR 1, L_0x55d44ea73af0, L_0x55d44ea74840, C4<0>, C4<0>;
L_0x55d44ea74140 .functor AND 1, L_0x55d44ea745e0, L_0x55d44ea74710, C4<1>, C4<1>;
L_0x55d44ea74250 .functor AND 1, L_0x55d44ea745e0, L_0x55d44ea74840, C4<1>, C4<1>;
L_0x55d44ea74310 .functor OR 1, L_0x55d44ea74140, L_0x55d44ea74250, C4<0>, C4<0>;
L_0x55d44ea74420 .functor AND 1, L_0x55d44ea74840, L_0x55d44ea74710, C4<1>, C4<1>;
L_0x55d44ea744d0 .functor OR 1, L_0x55d44ea74310, L_0x55d44ea74420, C4<0>, C4<0>;
v0x55d44d0a1810_0 .net *"_s0", 0 0, L_0x55d44ea73af0;  1 drivers
v0x55d44d038510_0 .net *"_s10", 0 0, L_0x55d44ea74420;  1 drivers
v0x55d44d0385f0_0 .net *"_s4", 0 0, L_0x55d44ea74140;  1 drivers
v0x55d44cfd1290_0 .net *"_s6", 0 0, L_0x55d44ea74250;  1 drivers
v0x55d44cfd1370_0 .net *"_s8", 0 0, L_0x55d44ea74310;  1 drivers
v0x55d44cf687e0_0 .net "a", 0 0, L_0x55d44ea745e0;  1 drivers
v0x55d44cf014d0_0 .net "b", 0 0, L_0x55d44ea74710;  1 drivers
v0x55d44cf01590_0 .net "ca", 0 0, L_0x55d44ea744d0;  1 drivers
v0x55d44ce98900_0 .net "cin", 0 0, L_0x55d44ea74840;  1 drivers
v0x55d44ce31680_0 .net "sum", 0 0, L_0x55d44ea74080;  1 drivers
S_0x55d44de50130 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d108990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea74970 .functor XOR 1, L_0x55d44ea74e50, L_0x55d44ea74f80, C4<0>, C4<0>;
L_0x55d44ea749e0 .functor XOR 1, L_0x55d44ea74970, L_0x55d44ea750b0, C4<0>, C4<0>;
L_0x55d44ea74a50 .functor AND 1, L_0x55d44ea74e50, L_0x55d44ea74f80, C4<1>, C4<1>;
L_0x55d44ea74ac0 .functor AND 1, L_0x55d44ea74e50, L_0x55d44ea750b0, C4<1>, C4<1>;
L_0x55d44ea74b80 .functor OR 1, L_0x55d44ea74a50, L_0x55d44ea74ac0, C4<0>, C4<0>;
L_0x55d44ea74c90 .functor AND 1, L_0x55d44ea750b0, L_0x55d44ea74f80, C4<1>, C4<1>;
L_0x55d44ea74d40 .functor OR 1, L_0x55d44ea74b80, L_0x55d44ea74c90, C4<0>, C4<0>;
v0x55d44dd803f0_0 .net *"_s0", 0 0, L_0x55d44ea74970;  1 drivers
v0x55d44dbdf290_0 .net *"_s10", 0 0, L_0x55d44ea74c90;  1 drivers
v0x55d44dbdf370_0 .net *"_s4", 0 0, L_0x55d44ea74a50;  1 drivers
v0x55d44db0eba0_0 .net *"_s6", 0 0, L_0x55d44ea74ac0;  1 drivers
v0x55d44db0ec60_0 .net *"_s8", 0 0, L_0x55d44ea74b80;  1 drivers
v0x55d44da3ede0_0 .net "a", 0 0, L_0x55d44ea74e50;  1 drivers
v0x55d44da3ee80_0 .net "b", 0 0, L_0x55d44ea74f80;  1 drivers
v0x55d44d89e7c0_0 .net "ca", 0 0, L_0x55d44ea74d40;  1 drivers
v0x55d44d89e880_0 .net "cin", 0 0, L_0x55d44ea750b0;  1 drivers
v0x55d44d7ceab0_0 .net "sum", 0 0, L_0x55d44ea749e0;  1 drivers
S_0x55d44d62d480 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d108990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea75220 .functor XOR 1, L_0x55d44ea757f0, L_0x55d44ea75920, C4<0>, C4<0>;
L_0x55d44ea75290 .functor XOR 1, L_0x55d44ea75220, L_0x55d44ea75aa0, C4<0>, C4<0>;
L_0x55d44ea75350 .functor AND 1, L_0x55d44ea757f0, L_0x55d44ea75920, C4<1>, C4<1>;
L_0x55d44ea75460 .functor AND 1, L_0x55d44ea757f0, L_0x55d44ea75aa0, C4<1>, C4<1>;
L_0x55d44ea75520 .functor OR 1, L_0x55d44ea75350, L_0x55d44ea75460, C4<0>, C4<0>;
L_0x55d44ea75630 .functor AND 1, L_0x55d44ea75aa0, L_0x55d44ea75920, C4<1>, C4<1>;
L_0x55d44ea756e0 .functor OR 1, L_0x55d44ea75520, L_0x55d44ea75630, C4<0>, C4<0>;
v0x55d44d48d3a0_0 .net *"_s0", 0 0, L_0x55d44ea75220;  1 drivers
v0x55d44e4d2850_0 .net *"_s10", 0 0, L_0x55d44ea75630;  1 drivers
v0x55d44e4d2930_0 .net *"_s4", 0 0, L_0x55d44ea75350;  1 drivers
v0x55d44e401f00_0 .net *"_s6", 0 0, L_0x55d44ea75460;  1 drivers
v0x55d44e401fc0_0 .net *"_s8", 0 0, L_0x55d44ea75520;  1 drivers
v0x55d44e3320e0_0 .net "a", 0 0, L_0x55d44ea757f0;  1 drivers
v0x55d44e3321a0_0 .net "b", 0 0, L_0x55d44ea75920;  1 drivers
v0x55d44e2610c0_0 .net "ca", 0 0, L_0x55d44ea756e0;  1 drivers
v0x55d44e261180_0 .net "cin", 0 0, L_0x55d44ea75aa0;  1 drivers
v0x55d44e1913a0_0 .net "sum", 0 0, L_0x55d44ea75290;  1 drivers
S_0x55d44d21d2f0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d108990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea75bd0 .functor XOR 1, L_0x55d44ea76070, L_0x55d44ea76230, C4<0>, C4<0>;
L_0x55d44ea75c40 .functor XOR 1, L_0x55d44ea75bd0, L_0x55d44ea763f0, C4<0>, C4<0>;
L_0x55d44ea75cb0 .functor AND 1, L_0x55d44ea76070, L_0x55d44ea76230, C4<1>, C4<1>;
L_0x55d44ea75d20 .functor AND 1, L_0x55d44ea76070, L_0x55d44ea763f0, C4<1>, C4<1>;
L_0x55d44ea75de0 .functor OR 1, L_0x55d44ea75cb0, L_0x55d44ea75d20, C4<0>, C4<0>;
L_0x55d44ea75ef0 .functor AND 1, L_0x55d44ea763f0, L_0x55d44ea76230, C4<1>, C4<1>;
L_0x55d44ea75f60 .functor OR 1, L_0x55d44ea75de0, L_0x55d44ea75ef0, C4<0>, C4<0>;
v0x55d44cfad2e0_0 .net *"_s0", 0 0, L_0x55d44ea75bd0;  1 drivers
v0x55d44dff15b0_0 .net *"_s10", 0 0, L_0x55d44ea75ef0;  1 drivers
v0x55d44dff1690_0 .net *"_s4", 0 0, L_0x55d44ea75cb0;  1 drivers
v0x55d44d8a0840_0 .net *"_s6", 0 0, L_0x55d44ea75d20;  1 drivers
v0x55d44d8a0900_0 .net *"_s8", 0 0, L_0x55d44ea75de0;  1 drivers
v0x55d44e6f2460_0 .net "a", 0 0, L_0x55d44ea76070;  1 drivers
v0x55d44e6f2520_0 .net "b", 0 0, L_0x55d44ea76230;  1 drivers
v0x55d44e673260_0 .net "ca", 0 0, L_0x55d44ea75f60;  1 drivers
v0x55d44e673320_0 .net "cin", 0 0, L_0x55d44ea763f0;  1 drivers
v0x55d44e5a3840_0 .net "sum", 0 0, L_0x55d44ea75c40;  1 drivers
S_0x55d44dff0820 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44ce120f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dd812e0_0 .net "a", 3 0, L_0x55d44ea791d0;  1 drivers
v0x55d44dd813e0_0 .net "b", 3 0, L_0x55d44ea79300;  1 drivers
v0x55d44dd80ff0_0 .net "ca", 3 0, L_0x55d44ea79060;  1 drivers
v0x55d44dd810d0_0 .net "cin", 3 0, L_0x55d44ea79430;  1 drivers
v0x55d44de50310_0 .net "sum", 3 0, L_0x55d44ea78fc0;  1 drivers
L_0x55d44ea76f80 .part L_0x55d44ea791d0, 0, 1;
L_0x55d44ea770b0 .part L_0x55d44ea79300, 0, 1;
L_0x55d44ea771e0 .part L_0x55d44ea79430, 0, 1;
L_0x55d44ea777f0 .part L_0x55d44ea791d0, 1, 1;
L_0x55d44ea77920 .part L_0x55d44ea79300, 1, 1;
L_0x55d44ea77a50 .part L_0x55d44ea79430, 1, 1;
L_0x55d44ea78190 .part L_0x55d44ea791d0, 2, 1;
L_0x55d44ea782c0 .part L_0x55d44ea79300, 2, 1;
L_0x55d44ea78440 .part L_0x55d44ea79430, 2, 1;
L_0x55d44ea78a10 .part L_0x55d44ea791d0, 3, 1;
L_0x55d44ea78bd0 .part L_0x55d44ea79300, 3, 1;
L_0x55d44ea78d90 .part L_0x55d44ea79430, 3, 1;
L_0x55d44ea78fc0 .concat8 [ 1 1 1 1], L_0x55d44ea76a60, L_0x55d44ea77380, L_0x55d44ea77c30, L_0x55d44ea785e0;
L_0x55d44ea79060 .concat8 [ 1 1 1 1], L_0x55d44ea76e70, L_0x55d44ea776e0, L_0x55d44ea78080, L_0x55d44ea78900;
S_0x55d44dfe24f0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dff0820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea765b0 .functor XOR 1, L_0x55d44ea76f80, L_0x55d44ea770b0, C4<0>, C4<0>;
L_0x55d44ea76a60 .functor XOR 1, L_0x55d44ea765b0, L_0x55d44ea771e0, C4<0>, C4<0>;
L_0x55d44ea76b20 .functor AND 1, L_0x55d44ea76f80, L_0x55d44ea770b0, C4<1>, C4<1>;
L_0x55d44ea76c30 .functor AND 1, L_0x55d44ea76f80, L_0x55d44ea771e0, C4<1>, C4<1>;
L_0x55d44ea76cf0 .functor OR 1, L_0x55d44ea76b20, L_0x55d44ea76c30, C4<0>, C4<0>;
L_0x55d44ea76e00 .functor AND 1, L_0x55d44ea771e0, L_0x55d44ea770b0, C4<1>, C4<1>;
L_0x55d44ea76e70 .functor OR 1, L_0x55d44ea76cf0, L_0x55d44ea76e00, C4<0>, C4<0>;
v0x55d44dfeef40_0 .net *"_s0", 0 0, L_0x55d44ea765b0;  1 drivers
v0x55d44dfd5ba0_0 .net *"_s10", 0 0, L_0x55d44ea76e00;  1 drivers
v0x55d44dfd5ca0_0 .net *"_s4", 0 0, L_0x55d44ea76b20;  1 drivers
v0x55d44dfbbc00_0 .net *"_s6", 0 0, L_0x55d44ea76c30;  1 drivers
v0x55d44dfbbce0_0 .net *"_s8", 0 0, L_0x55d44ea76cf0;  1 drivers
v0x55d44dfaf2b0_0 .net "a", 0 0, L_0x55d44ea76f80;  1 drivers
v0x55d44dfaf350_0 .net "b", 0 0, L_0x55d44ea770b0;  1 drivers
v0x55d44dfa2960_0 .net "ca", 0 0, L_0x55d44ea76e70;  1 drivers
v0x55d44dfa2a20_0 .net "cin", 0 0, L_0x55d44ea771e0;  1 drivers
v0x55d44df87c70_0 .net "sum", 0 0, L_0x55d44ea76a60;  1 drivers
S_0x55d44df7b270 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dff0820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea77310 .functor XOR 1, L_0x55d44ea777f0, L_0x55d44ea77920, C4<0>, C4<0>;
L_0x55d44ea77380 .functor XOR 1, L_0x55d44ea77310, L_0x55d44ea77a50, C4<0>, C4<0>;
L_0x55d44ea773f0 .functor AND 1, L_0x55d44ea777f0, L_0x55d44ea77920, C4<1>, C4<1>;
L_0x55d44ea77460 .functor AND 1, L_0x55d44ea777f0, L_0x55d44ea77a50, C4<1>, C4<1>;
L_0x55d44ea77520 .functor OR 1, L_0x55d44ea773f0, L_0x55d44ea77460, C4<0>, C4<0>;
L_0x55d44ea77630 .functor AND 1, L_0x55d44ea77a50, L_0x55d44ea77920, C4<1>, C4<1>;
L_0x55d44ea776e0 .functor OR 1, L_0x55d44ea77520, L_0x55d44ea77630, C4<0>, C4<0>;
v0x55d44df6e9a0_0 .net *"_s0", 0 0, L_0x55d44ea77310;  1 drivers
v0x55d44df54980_0 .net *"_s10", 0 0, L_0x55d44ea77630;  1 drivers
v0x55d44df54a60_0 .net *"_s4", 0 0, L_0x55d44ea773f0;  1 drivers
v0x55d44df48030_0 .net *"_s6", 0 0, L_0x55d44ea77460;  1 drivers
v0x55d44df48110_0 .net *"_s8", 0 0, L_0x55d44ea77520;  1 drivers
v0x55d44df3b6e0_0 .net "a", 0 0, L_0x55d44ea777f0;  1 drivers
v0x55d44df3b7a0_0 .net "b", 0 0, L_0x55d44ea77920;  1 drivers
v0x55d44df20a60_0 .net "ca", 0 0, L_0x55d44ea776e0;  1 drivers
v0x55d44df20b20_0 .net "cin", 0 0, L_0x55d44ea77a50;  1 drivers
v0x55d44df1f130_0 .net "sum", 0 0, L_0x55d44ea77380;  1 drivers
S_0x55d44df12730 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dff0820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea77bc0 .functor XOR 1, L_0x55d44ea78190, L_0x55d44ea782c0, C4<0>, C4<0>;
L_0x55d44ea77c30 .functor XOR 1, L_0x55d44ea77bc0, L_0x55d44ea78440, C4<0>, C4<0>;
L_0x55d44ea77cf0 .functor AND 1, L_0x55d44ea78190, L_0x55d44ea782c0, C4<1>, C4<1>;
L_0x55d44ea77e00 .functor AND 1, L_0x55d44ea78190, L_0x55d44ea78440, C4<1>, C4<1>;
L_0x55d44ea77ec0 .functor OR 1, L_0x55d44ea77cf0, L_0x55d44ea77e00, C4<0>, C4<0>;
L_0x55d44ea77fd0 .functor AND 1, L_0x55d44ea78440, L_0x55d44ea782c0, C4<1>, C4<1>;
L_0x55d44ea78080 .functor OR 1, L_0x55d44ea77ec0, L_0x55d44ea77fd0, C4<0>, C4<0>;
v0x55d44df05e60_0 .net *"_s0", 0 0, L_0x55d44ea77bc0;  1 drivers
v0x55d44deebe40_0 .net *"_s10", 0 0, L_0x55d44ea77fd0;  1 drivers
v0x55d44deebf20_0 .net *"_s4", 0 0, L_0x55d44ea77cf0;  1 drivers
v0x55d44dedf4f0_0 .net *"_s6", 0 0, L_0x55d44ea77e00;  1 drivers
v0x55d44dedf5d0_0 .net *"_s8", 0 0, L_0x55d44ea77ec0;  1 drivers
v0x55d44ded2ba0_0 .net "a", 0 0, L_0x55d44ea78190;  1 drivers
v0x55d44ded2c40_0 .net "b", 0 0, L_0x55d44ea782c0;  1 drivers
v0x55d44deb7e00_0 .net "ca", 0 0, L_0x55d44ea78080;  1 drivers
v0x55d44deb7ec0_0 .net "cin", 0 0, L_0x55d44ea78440;  1 drivers
v0x55d44deab4b0_0 .net "sum", 0 0, L_0x55d44ea77c30;  1 drivers
S_0x55d44de9eb60 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dff0820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea78570 .functor XOR 1, L_0x55d44ea78a10, L_0x55d44ea78bd0, C4<0>, C4<0>;
L_0x55d44ea785e0 .functor XOR 1, L_0x55d44ea78570, L_0x55d44ea78d90, C4<0>, C4<0>;
L_0x55d44ea78650 .functor AND 1, L_0x55d44ea78a10, L_0x55d44ea78bd0, C4<1>, C4<1>;
L_0x55d44ea786c0 .functor AND 1, L_0x55d44ea78a10, L_0x55d44ea78d90, C4<1>, C4<1>;
L_0x55d44ea78780 .functor OR 1, L_0x55d44ea78650, L_0x55d44ea786c0, C4<0>, C4<0>;
L_0x55d44ea78890 .functor AND 1, L_0x55d44ea78d90, L_0x55d44ea78bd0, C4<1>, C4<1>;
L_0x55d44ea78900 .functor OR 1, L_0x55d44ea78780, L_0x55d44ea78890, C4<0>, C4<0>;
v0x55d44de84c40_0 .net *"_s0", 0 0, L_0x55d44ea78570;  1 drivers
v0x55d44de78270_0 .net *"_s10", 0 0, L_0x55d44ea78890;  1 drivers
v0x55d44de78350_0 .net *"_s4", 0 0, L_0x55d44ea78650;  1 drivers
v0x55d44de6b920_0 .net *"_s6", 0 0, L_0x55d44ea786c0;  1 drivers
v0x55d44de6ba00_0 .net *"_s8", 0 0, L_0x55d44ea78780;  1 drivers
v0x55d44de513a0_0 .net "a", 0 0, L_0x55d44ea78a10;  1 drivers
v0x55d44de51460_0 .net "b", 0 0, L_0x55d44ea78bd0;  1 drivers
v0x55d44de510a0_0 .net "ca", 0 0, L_0x55d44ea78900;  1 drivers
v0x55d44de51160_0 .net "cin", 0 0, L_0x55d44ea78d90;  1 drivers
v0x55d44dd81690_0 .net "sum", 0 0, L_0x55d44ea785e0;  1 drivers
S_0x55d44de1b6f0 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44ce1c910;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44d6b0ea0_0 .net "a", 15 0, L_0x55d44ea846e0;  1 drivers
v0x55d44d6b0fa0_0 .net "b", 15 0, L_0x55d44ea847d0;  1 drivers
v0x55d44d696100_0 .net "ca", 15 0, L_0x55d44ea84480;  1 drivers
v0x55d44d6961e0_0 .net "cin", 15 0, L_0x55d44ea848c0;  1 drivers
v0x55d44d6897b0_0 .net "sum", 15 0, L_0x55d44ea843e0;  1 drivers
L_0x55d44ea7c1f0 .part L_0x55d44ea846e0, 0, 4;
L_0x55d44ea7c290 .part L_0x55d44ea847d0, 0, 4;
L_0x55d44ea7c330 .part L_0x55d44ea848c0, 0, 4;
L_0x55d44ea7eb80 .part L_0x55d44ea846e0, 4, 4;
L_0x55d44ea7ec70 .part L_0x55d44ea847d0, 4, 4;
L_0x55d44ea7ed60 .part L_0x55d44ea848c0, 4, 4;
L_0x55d44ea81640 .part L_0x55d44ea846e0, 8, 4;
L_0x55d44ea816e0 .part L_0x55d44ea847d0, 8, 4;
L_0x55d44ea817d0 .part L_0x55d44ea848c0, 8, 4;
L_0x55d44ea83fe0 .part L_0x55d44ea846e0, 12, 4;
L_0x55d44ea84110 .part L_0x55d44ea847d0, 12, 4;
L_0x55d44ea84240 .part L_0x55d44ea848c0, 12, 4;
L_0x55d44ea843e0 .concat8 [ 4 4 4 4], L_0x55d44ea7bfe0, L_0x55d44ea7e970, L_0x55d44ea81430, L_0x55d44ea83dd0;
L_0x55d44ea84480 .concat8 [ 4 4 4 4], L_0x55d44ea7c080, L_0x55d44ea7ea10, L_0x55d44ea814d0, L_0x55d44ea83e70;
S_0x55d44de02450 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44de1b6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dc2e7c0_0 .net "a", 3 0, L_0x55d44ea7c1f0;  1 drivers
v0x55d44dc2e8c0_0 .net "b", 3 0, L_0x55d44ea7c290;  1 drivers
v0x55d44dc14820_0 .net "ca", 3 0, L_0x55d44ea7c080;  1 drivers
v0x55d44dc14900_0 .net "cin", 3 0, L_0x55d44ea7c330;  1 drivers
v0x55d44dc07ed0_0 .net "sum", 3 0, L_0x55d44ea7bfe0;  1 drivers
L_0x55d44ea79fa0 .part L_0x55d44ea7c1f0, 0, 1;
L_0x55d44ea7a0d0 .part L_0x55d44ea7c290, 0, 1;
L_0x55d44ea7a200 .part L_0x55d44ea7c330, 0, 1;
L_0x55d44ea7a810 .part L_0x55d44ea7c1f0, 1, 1;
L_0x55d44ea7a940 .part L_0x55d44ea7c290, 1, 1;
L_0x55d44ea7aa70 .part L_0x55d44ea7c330, 1, 1;
L_0x55d44ea7b1b0 .part L_0x55d44ea7c1f0, 2, 1;
L_0x55d44ea7b2e0 .part L_0x55d44ea7c290, 2, 1;
L_0x55d44ea7b460 .part L_0x55d44ea7c330, 2, 1;
L_0x55d44ea7ba30 .part L_0x55d44ea7c1f0, 3, 1;
L_0x55d44ea7bbf0 .part L_0x55d44ea7c290, 3, 1;
L_0x55d44ea7bdb0 .part L_0x55d44ea7c330, 3, 1;
L_0x55d44ea7bfe0 .concat8 [ 1 1 1 1], L_0x55d44ea78f50, L_0x55d44ea7a3a0, L_0x55d44ea7ac50, L_0x55d44ea7b600;
L_0x55d44ea7c080 .concat8 [ 1 1 1 1], L_0x55d44ea79e90, L_0x55d44ea7a700, L_0x55d44ea7b0a0, L_0x55d44ea7b920;
S_0x55d44dde76b0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44de02450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea79560 .functor XOR 1, L_0x55d44ea79fa0, L_0x55d44ea7a0d0, C4<0>, C4<0>;
L_0x55d44ea78f50 .functor XOR 1, L_0x55d44ea79560, L_0x55d44ea7a200, C4<0>, C4<0>;
L_0x55d44ea79b00 .functor AND 1, L_0x55d44ea79fa0, L_0x55d44ea7a0d0, C4<1>, C4<1>;
L_0x55d44ea79c10 .functor AND 1, L_0x55d44ea79fa0, L_0x55d44ea7a200, C4<1>, C4<1>;
L_0x55d44ea79cd0 .functor OR 1, L_0x55d44ea79b00, L_0x55d44ea79c10, C4<0>, C4<0>;
L_0x55d44ea79de0 .functor AND 1, L_0x55d44ea7a200, L_0x55d44ea7a0d0, C4<1>, C4<1>;
L_0x55d44ea79e90 .functor OR 1, L_0x55d44ea79cd0, L_0x55d44ea79de0, C4<0>, C4<0>;
v0x55d44dddad60_0 .net *"_s0", 0 0, L_0x55d44ea79560;  1 drivers
v0x55d44dddae60_0 .net *"_s10", 0 0, L_0x55d44ea79de0;  1 drivers
v0x55d44ddce410_0 .net *"_s4", 0 0, L_0x55d44ea79b00;  1 drivers
v0x55d44ddce4f0_0 .net *"_s6", 0 0, L_0x55d44ea79c10;  1 drivers
v0x55d44ddb4470_0 .net *"_s8", 0 0, L_0x55d44ea79cd0;  1 drivers
v0x55d44ddb4550_0 .net "a", 0 0, L_0x55d44ea79fa0;  1 drivers
v0x55d44dda7b20_0 .net "b", 0 0, L_0x55d44ea7a0d0;  1 drivers
v0x55d44dda7be0_0 .net "ca", 0 0, L_0x55d44ea79e90;  1 drivers
v0x55d44dd9b1d0_0 .net "cin", 0 0, L_0x55d44ea7a200;  1 drivers
v0x55d44dd80550_0 .net "sum", 0 0, L_0x55d44ea78f50;  1 drivers
S_0x55d44dd7eb70 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44de02450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea7a330 .functor XOR 1, L_0x55d44ea7a810, L_0x55d44ea7a940, C4<0>, C4<0>;
L_0x55d44ea7a3a0 .functor XOR 1, L_0x55d44ea7a330, L_0x55d44ea7aa70, C4<0>, C4<0>;
L_0x55d44ea7a410 .functor AND 1, L_0x55d44ea7a810, L_0x55d44ea7a940, C4<1>, C4<1>;
L_0x55d44ea7a480 .functor AND 1, L_0x55d44ea7a810, L_0x55d44ea7aa70, C4<1>, C4<1>;
L_0x55d44ea7a540 .functor OR 1, L_0x55d44ea7a410, L_0x55d44ea7a480, C4<0>, C4<0>;
L_0x55d44ea7a650 .functor AND 1, L_0x55d44ea7aa70, L_0x55d44ea7a940, C4<1>, C4<1>;
L_0x55d44ea7a700 .functor OR 1, L_0x55d44ea7a540, L_0x55d44ea7a650, C4<0>, C4<0>;
v0x55d44dd72220_0 .net *"_s0", 0 0, L_0x55d44ea7a330;  1 drivers
v0x55d44dd72300_0 .net *"_s10", 0 0, L_0x55d44ea7a650;  1 drivers
v0x55d44dd658d0_0 .net *"_s4", 0 0, L_0x55d44ea7a410;  1 drivers
v0x55d44dd65990_0 .net *"_s6", 0 0, L_0x55d44ea7a480;  1 drivers
v0x55d44dd4b930_0 .net *"_s8", 0 0, L_0x55d44ea7a540;  1 drivers
v0x55d44dd4ba10_0 .net "a", 0 0, L_0x55d44ea7a810;  1 drivers
v0x55d44dd3efe0_0 .net "b", 0 0, L_0x55d44ea7a940;  1 drivers
v0x55d44dd3f0a0_0 .net "ca", 0 0, L_0x55d44ea7a700;  1 drivers
v0x55d44dd32690_0 .net "cin", 0 0, L_0x55d44ea7aa70;  1 drivers
v0x55d44dd178f0_0 .net "sum", 0 0, L_0x55d44ea7a3a0;  1 drivers
S_0x55d44dd0afa0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44de02450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea7abe0 .functor XOR 1, L_0x55d44ea7b1b0, L_0x55d44ea7b2e0, C4<0>, C4<0>;
L_0x55d44ea7ac50 .functor XOR 1, L_0x55d44ea7abe0, L_0x55d44ea7b460, C4<0>, C4<0>;
L_0x55d44ea7ad10 .functor AND 1, L_0x55d44ea7b1b0, L_0x55d44ea7b2e0, C4<1>, C4<1>;
L_0x55d44ea7ae20 .functor AND 1, L_0x55d44ea7b1b0, L_0x55d44ea7b460, C4<1>, C4<1>;
L_0x55d44ea7aee0 .functor OR 1, L_0x55d44ea7ad10, L_0x55d44ea7ae20, C4<0>, C4<0>;
L_0x55d44ea7aff0 .functor AND 1, L_0x55d44ea7b460, L_0x55d44ea7b2e0, C4<1>, C4<1>;
L_0x55d44ea7b0a0 .functor OR 1, L_0x55d44ea7aee0, L_0x55d44ea7aff0, C4<0>, C4<0>;
v0x55d44dcfe650_0 .net *"_s0", 0 0, L_0x55d44ea7abe0;  1 drivers
v0x55d44dcfe730_0 .net *"_s10", 0 0, L_0x55d44ea7aff0;  1 drivers
v0x55d44dce46b0_0 .net *"_s4", 0 0, L_0x55d44ea7ad10;  1 drivers
v0x55d44dce4770_0 .net *"_s6", 0 0, L_0x55d44ea7ae20;  1 drivers
v0x55d44dcd7d60_0 .net *"_s8", 0 0, L_0x55d44ea7aee0;  1 drivers
v0x55d44dcd7e40_0 .net "a", 0 0, L_0x55d44ea7b1b0;  1 drivers
v0x55d44dccb410_0 .net "b", 0 0, L_0x55d44ea7b2e0;  1 drivers
v0x55d44dccb4d0_0 .net "ca", 0 0, L_0x55d44ea7b0a0;  1 drivers
v0x55d44dcb06d0_0 .net "cin", 0 0, L_0x55d44ea7b460;  1 drivers
v0x55d44dcaecf0_0 .net "sum", 0 0, L_0x55d44ea7ac50;  1 drivers
S_0x55d44dca23a0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44de02450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea7b590 .functor XOR 1, L_0x55d44ea7ba30, L_0x55d44ea7bbf0, C4<0>, C4<0>;
L_0x55d44ea7b600 .functor XOR 1, L_0x55d44ea7b590, L_0x55d44ea7bdb0, C4<0>, C4<0>;
L_0x55d44ea7b670 .functor AND 1, L_0x55d44ea7ba30, L_0x55d44ea7bbf0, C4<1>, C4<1>;
L_0x55d44ea7b6e0 .functor AND 1, L_0x55d44ea7ba30, L_0x55d44ea7bdb0, C4<1>, C4<1>;
L_0x55d44ea7b7a0 .functor OR 1, L_0x55d44ea7b670, L_0x55d44ea7b6e0, C4<0>, C4<0>;
L_0x55d44ea7b8b0 .functor AND 1, L_0x55d44ea7bdb0, L_0x55d44ea7bbf0, C4<1>, C4<1>;
L_0x55d44ea7b920 .functor OR 1, L_0x55d44ea7b7a0, L_0x55d44ea7b8b0, C4<0>, C4<0>;
v0x55d44dc95a50_0 .net *"_s0", 0 0, L_0x55d44ea7b590;  1 drivers
v0x55d44dc95b50_0 .net *"_s10", 0 0, L_0x55d44ea7b8b0;  1 drivers
v0x55d44dc7baa0_0 .net *"_s4", 0 0, L_0x55d44ea7b670;  1 drivers
v0x55d44dc7bb80_0 .net *"_s6", 0 0, L_0x55d44ea7b6e0;  1 drivers
v0x55d44dc6f150_0 .net *"_s8", 0 0, L_0x55d44ea7b7a0;  1 drivers
v0x55d44dc6f230_0 .net "a", 0 0, L_0x55d44ea7ba30;  1 drivers
v0x55d44dc62800_0 .net "b", 0 0, L_0x55d44ea7bbf0;  1 drivers
v0x55d44dc628c0_0 .net "ca", 0 0, L_0x55d44ea7b920;  1 drivers
v0x55d44dc47a60_0 .net "cin", 0 0, L_0x55d44ea7bdb0;  1 drivers
v0x55d44dc3b110_0 .net "sum", 0 0, L_0x55d44ea7b600;  1 drivers
S_0x55d44dbfb580 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44de1b6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44da8ce80_0 .net "a", 3 0, L_0x55d44ea7eb80;  1 drivers
v0x55d44da8cf80_0 .net "b", 3 0, L_0x55d44ea7ec70;  1 drivers
v0x55d44da72ee0_0 .net "ca", 3 0, L_0x55d44ea7ea10;  1 drivers
v0x55d44da72fc0_0 .net "cin", 3 0, L_0x55d44ea7ed60;  1 drivers
v0x55d44da66590_0 .net "sum", 3 0, L_0x55d44ea7e970;  1 drivers
L_0x55d44ea7c930 .part L_0x55d44ea7eb80, 0, 1;
L_0x55d44ea7ca60 .part L_0x55d44ea7ec70, 0, 1;
L_0x55d44ea7cb90 .part L_0x55d44ea7ed60, 0, 1;
L_0x55d44ea7d1a0 .part L_0x55d44ea7eb80, 1, 1;
L_0x55d44ea7d2d0 .part L_0x55d44ea7ec70, 1, 1;
L_0x55d44ea7d400 .part L_0x55d44ea7ed60, 1, 1;
L_0x55d44ea7db40 .part L_0x55d44ea7eb80, 2, 1;
L_0x55d44ea7dc70 .part L_0x55d44ea7ec70, 2, 1;
L_0x55d44ea7ddf0 .part L_0x55d44ea7ed60, 2, 1;
L_0x55d44ea7e3c0 .part L_0x55d44ea7eb80, 3, 1;
L_0x55d44ea7e580 .part L_0x55d44ea7ec70, 3, 1;
L_0x55d44ea7e740 .part L_0x55d44ea7ed60, 3, 1;
L_0x55d44ea7e970 .concat8 [ 1 1 1 1], L_0x55d44ea7c3d0, L_0x55d44ea7cd30, L_0x55d44ea7d5e0, L_0x55d44ea7df90;
L_0x55d44ea7ea10 .concat8 [ 1 1 1 1], L_0x55d44ea7c820, L_0x55d44ea7d090, L_0x55d44ea7da30, L_0x55d44ea7e2b0;
S_0x55d44dbdf470 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dbfb580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea7bf70 .functor XOR 1, L_0x55d44ea7c930, L_0x55d44ea7ca60, C4<0>, C4<0>;
L_0x55d44ea7c3d0 .functor XOR 1, L_0x55d44ea7bf70, L_0x55d44ea7cb90, C4<0>, C4<0>;
L_0x55d44ea7c490 .functor AND 1, L_0x55d44ea7c930, L_0x55d44ea7ca60, C4<1>, C4<1>;
L_0x55d44ea7c5a0 .functor AND 1, L_0x55d44ea7c930, L_0x55d44ea7cb90, C4<1>, C4<1>;
L_0x55d44ea7c660 .functor OR 1, L_0x55d44ea7c490, L_0x55d44ea7c5a0, C4<0>, C4<0>;
L_0x55d44ea7c770 .functor AND 1, L_0x55d44ea7cb90, L_0x55d44ea7ca60, C4<1>, C4<1>;
L_0x55d44ea7c820 .functor OR 1, L_0x55d44ea7c660, L_0x55d44ea7c770, C4<0>, C4<0>;
v0x55d44dbddb10_0 .net *"_s0", 0 0, L_0x55d44ea7bf70;  1 drivers
v0x55d44dbd1140_0 .net *"_s10", 0 0, L_0x55d44ea7c770;  1 drivers
v0x55d44dbd1220_0 .net *"_s4", 0 0, L_0x55d44ea7c490;  1 drivers
v0x55d44dbc47f0_0 .net *"_s6", 0 0, L_0x55d44ea7c5a0;  1 drivers
v0x55d44dbc48d0_0 .net *"_s8", 0 0, L_0x55d44ea7c660;  1 drivers
v0x55d44dbaa850_0 .net "a", 0 0, L_0x55d44ea7c930;  1 drivers
v0x55d44dbaa910_0 .net "b", 0 0, L_0x55d44ea7ca60;  1 drivers
v0x55d44db9df00_0 .net "ca", 0 0, L_0x55d44ea7c820;  1 drivers
v0x55d44db9dfc0_0 .net "cin", 0 0, L_0x55d44ea7cb90;  1 drivers
v0x55d44db91660_0 .net "sum", 0 0, L_0x55d44ea7c3d0;  1 drivers
S_0x55d44db76810 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dbfb580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea7ccc0 .functor XOR 1, L_0x55d44ea7d1a0, L_0x55d44ea7d2d0, C4<0>, C4<0>;
L_0x55d44ea7cd30 .functor XOR 1, L_0x55d44ea7ccc0, L_0x55d44ea7d400, C4<0>, C4<0>;
L_0x55d44ea7cda0 .functor AND 1, L_0x55d44ea7d1a0, L_0x55d44ea7d2d0, C4<1>, C4<1>;
L_0x55d44ea7ce10 .functor AND 1, L_0x55d44ea7d1a0, L_0x55d44ea7d400, C4<1>, C4<1>;
L_0x55d44ea7ced0 .functor OR 1, L_0x55d44ea7cda0, L_0x55d44ea7ce10, C4<0>, C4<0>;
L_0x55d44ea7cfe0 .functor AND 1, L_0x55d44ea7d400, L_0x55d44ea7d2d0, C4<1>, C4<1>;
L_0x55d44ea7d090 .functor OR 1, L_0x55d44ea7ced0, L_0x55d44ea7cfe0, C4<0>, C4<0>;
v0x55d44db69f40_0 .net *"_s0", 0 0, L_0x55d44ea7ccc0;  1 drivers
v0x55d44db5d570_0 .net *"_s10", 0 0, L_0x55d44ea7cfe0;  1 drivers
v0x55d44db5d650_0 .net *"_s4", 0 0, L_0x55d44ea7cda0;  1 drivers
v0x55d44db435d0_0 .net *"_s6", 0 0, L_0x55d44ea7ce10;  1 drivers
v0x55d44db436b0_0 .net *"_s8", 0 0, L_0x55d44ea7ced0;  1 drivers
v0x55d44db36c80_0 .net "a", 0 0, L_0x55d44ea7d1a0;  1 drivers
v0x55d44db36d40_0 .net "b", 0 0, L_0x55d44ea7d2d0;  1 drivers
v0x55d44db2a330_0 .net "ca", 0 0, L_0x55d44ea7d090;  1 drivers
v0x55d44db2a3f0_0 .net "cin", 0 0, L_0x55d44ea7d400;  1 drivers
v0x55d44db0fec0_0 .net "sum", 0 0, L_0x55d44ea7cd30;  1 drivers
S_0x55d44db0fb10 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dbfb580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea7d570 .functor XOR 1, L_0x55d44ea7db40, L_0x55d44ea7dc70, C4<0>, C4<0>;
L_0x55d44ea7d5e0 .functor XOR 1, L_0x55d44ea7d570, L_0x55d44ea7ddf0, C4<0>, C4<0>;
L_0x55d44ea7d6a0 .functor AND 1, L_0x55d44ea7db40, L_0x55d44ea7dc70, C4<1>, C4<1>;
L_0x55d44ea7d7b0 .functor AND 1, L_0x55d44ea7db40, L_0x55d44ea7ddf0, C4<1>, C4<1>;
L_0x55d44ea7d870 .functor OR 1, L_0x55d44ea7d6a0, L_0x55d44ea7d7b0, C4<0>, C4<0>;
L_0x55d44ea7d980 .functor AND 1, L_0x55d44ea7ddf0, L_0x55d44ea7dc70, C4<1>, C4<1>;
L_0x55d44ea7da30 .functor OR 1, L_0x55d44ea7d870, L_0x55d44ea7d980, C4<0>, C4<0>;
v0x55d44db0f8a0_0 .net *"_s0", 0 0, L_0x55d44ea7d570;  1 drivers
v0x55d44da40050_0 .net *"_s10", 0 0, L_0x55d44ea7d980;  1 drivers
v0x55d44da40130_0 .net *"_s4", 0 0, L_0x55d44ea7d6a0;  1 drivers
v0x55d44da3fd50_0 .net *"_s6", 0 0, L_0x55d44ea7d7b0;  1 drivers
v0x55d44da3fe30_0 .net *"_s8", 0 0, L_0x55d44ea7d870;  1 drivers
v0x55d44da3fa60_0 .net "a", 0 0, L_0x55d44ea7db40;  1 drivers
v0x55d44da3fb20_0 .net "b", 0 0, L_0x55d44ea7dc70;  1 drivers
v0x55d44db0ed80_0 .net "ca", 0 0, L_0x55d44ea7da30;  1 drivers
v0x55d44db0ee40_0 .net "cin", 0 0, L_0x55d44ea7ddf0;  1 drivers
v0x55d44db0d450_0 .net "sum", 0 0, L_0x55d44ea7d5e0;  1 drivers
S_0x55d44db00a50 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dbfb580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea7df20 .functor XOR 1, L_0x55d44ea7e3c0, L_0x55d44ea7e580, C4<0>, C4<0>;
L_0x55d44ea7df90 .functor XOR 1, L_0x55d44ea7df20, L_0x55d44ea7e740, C4<0>, C4<0>;
L_0x55d44ea7e000 .functor AND 1, L_0x55d44ea7e3c0, L_0x55d44ea7e580, C4<1>, C4<1>;
L_0x55d44ea7e070 .functor AND 1, L_0x55d44ea7e3c0, L_0x55d44ea7e740, C4<1>, C4<1>;
L_0x55d44ea7e130 .functor OR 1, L_0x55d44ea7e000, L_0x55d44ea7e070, C4<0>, C4<0>;
L_0x55d44ea7e240 .functor AND 1, L_0x55d44ea7e740, L_0x55d44ea7e580, C4<1>, C4<1>;
L_0x55d44ea7e2b0 .functor OR 1, L_0x55d44ea7e130, L_0x55d44ea7e240, C4<0>, C4<0>;
v0x55d44daf4180_0 .net *"_s0", 0 0, L_0x55d44ea7df20;  1 drivers
v0x55d44dada160_0 .net *"_s10", 0 0, L_0x55d44ea7e240;  1 drivers
v0x55d44dada240_0 .net *"_s4", 0 0, L_0x55d44ea7e000;  1 drivers
v0x55d44dacd810_0 .net *"_s6", 0 0, L_0x55d44ea7e070;  1 drivers
v0x55d44dacd8f0_0 .net *"_s8", 0 0, L_0x55d44ea7e130;  1 drivers
v0x55d44dac0ec0_0 .net "a", 0 0, L_0x55d44ea7e3c0;  1 drivers
v0x55d44dac0f80_0 .net "b", 0 0, L_0x55d44ea7e580;  1 drivers
v0x55d44daa6120_0 .net "ca", 0 0, L_0x55d44ea7e2b0;  1 drivers
v0x55d44daa61e0_0 .net "cin", 0 0, L_0x55d44ea7e740;  1 drivers
v0x55d44da99880_0 .net "sum", 0 0, L_0x55d44ea7df90;  1 drivers
S_0x55d44da59c40 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44de1b6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d7cfc70_0 .net "a", 3 0, L_0x55d44ea81640;  1 drivers
v0x55d44d7cfd70_0 .net "b", 3 0, L_0x55d44ea816e0;  1 drivers
v0x55d44d7cf970_0 .net "ca", 3 0, L_0x55d44ea814d0;  1 drivers
v0x55d44d7cfa50_0 .net "cin", 3 0, L_0x55d44ea817d0;  1 drivers
v0x55d44d7cf680_0 .net "sum", 3 0, L_0x55d44ea81430;  1 drivers
L_0x55d44ea7f3f0 .part L_0x55d44ea81640, 0, 1;
L_0x55d44ea7f520 .part L_0x55d44ea816e0, 0, 1;
L_0x55d44ea7f650 .part L_0x55d44ea817d0, 0, 1;
L_0x55d44ea7fc60 .part L_0x55d44ea81640, 1, 1;
L_0x55d44ea7fd90 .part L_0x55d44ea816e0, 1, 1;
L_0x55d44ea7fec0 .part L_0x55d44ea817d0, 1, 1;
L_0x55d44ea80600 .part L_0x55d44ea81640, 2, 1;
L_0x55d44ea80730 .part L_0x55d44ea816e0, 2, 1;
L_0x55d44ea808b0 .part L_0x55d44ea817d0, 2, 1;
L_0x55d44ea80e80 .part L_0x55d44ea81640, 3, 1;
L_0x55d44ea81040 .part L_0x55d44ea816e0, 3, 1;
L_0x55d44ea81200 .part L_0x55d44ea817d0, 3, 1;
L_0x55d44ea81430 .concat8 [ 1 1 1 1], L_0x55d44ea7ee90, L_0x55d44ea7f7f0, L_0x55d44ea800a0, L_0x55d44ea80a50;
L_0x55d44ea814d0 .concat8 [ 1 1 1 1], L_0x55d44ea7f2e0, L_0x55d44ea7fb50, L_0x55d44ea804f0, L_0x55d44ea80d70;
S_0x55d44da3d5e0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44da59c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea7e900 .functor XOR 1, L_0x55d44ea7f3f0, L_0x55d44ea7f520, C4<0>, C4<0>;
L_0x55d44ea7ee90 .functor XOR 1, L_0x55d44ea7e900, L_0x55d44ea7f650, C4<0>, C4<0>;
L_0x55d44ea7ef50 .functor AND 1, L_0x55d44ea7f3f0, L_0x55d44ea7f520, C4<1>, C4<1>;
L_0x55d44ea7f060 .functor AND 1, L_0x55d44ea7f3f0, L_0x55d44ea7f650, C4<1>, C4<1>;
L_0x55d44ea7f120 .functor OR 1, L_0x55d44ea7ef50, L_0x55d44ea7f060, C4<0>, C4<0>;
L_0x55d44ea7f230 .functor AND 1, L_0x55d44ea7f650, L_0x55d44ea7f520, C4<1>, C4<1>;
L_0x55d44ea7f2e0 .functor OR 1, L_0x55d44ea7f120, L_0x55d44ea7f230, C4<0>, C4<0>;
v0x55d44da3f0c0_0 .net *"_s0", 0 0, L_0x55d44ea7e900;  1 drivers
v0x55d44da30c90_0 .net *"_s10", 0 0, L_0x55d44ea7f230;  1 drivers
v0x55d44da30d70_0 .net *"_s4", 0 0, L_0x55d44ea7ef50;  1 drivers
v0x55d44da24340_0 .net *"_s6", 0 0, L_0x55d44ea7f060;  1 drivers
v0x55d44da24420_0 .net *"_s8", 0 0, L_0x55d44ea7f120;  1 drivers
v0x55d44da0a3a0_0 .net "a", 0 0, L_0x55d44ea7f3f0;  1 drivers
v0x55d44da0a460_0 .net "b", 0 0, L_0x55d44ea7f520;  1 drivers
v0x55d44d9fda50_0 .net "ca", 0 0, L_0x55d44ea7f2e0;  1 drivers
v0x55d44d9fdb10_0 .net "cin", 0 0, L_0x55d44ea7f650;  1 drivers
v0x55d44d9f11b0_0 .net "sum", 0 0, L_0x55d44ea7ee90;  1 drivers
S_0x55d44d9d6360 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44da59c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea7f780 .functor XOR 1, L_0x55d44ea7fc60, L_0x55d44ea7fd90, C4<0>, C4<0>;
L_0x55d44ea7f7f0 .functor XOR 1, L_0x55d44ea7f780, L_0x55d44ea7fec0, C4<0>, C4<0>;
L_0x55d44ea7f860 .functor AND 1, L_0x55d44ea7fc60, L_0x55d44ea7fd90, C4<1>, C4<1>;
L_0x55d44ea7f8d0 .functor AND 1, L_0x55d44ea7fc60, L_0x55d44ea7fec0, C4<1>, C4<1>;
L_0x55d44ea7f990 .functor OR 1, L_0x55d44ea7f860, L_0x55d44ea7f8d0, C4<0>, C4<0>;
L_0x55d44ea7faa0 .functor AND 1, L_0x55d44ea7fec0, L_0x55d44ea7fd90, C4<1>, C4<1>;
L_0x55d44ea7fb50 .functor OR 1, L_0x55d44ea7f990, L_0x55d44ea7faa0, C4<0>, C4<0>;
v0x55d44d9c9a90_0 .net *"_s0", 0 0, L_0x55d44ea7f780;  1 drivers
v0x55d44d9bd0c0_0 .net *"_s10", 0 0, L_0x55d44ea7faa0;  1 drivers
v0x55d44d9bd1a0_0 .net *"_s4", 0 0, L_0x55d44ea7f860;  1 drivers
v0x55d44d9a3120_0 .net *"_s6", 0 0, L_0x55d44ea7f8d0;  1 drivers
v0x55d44d9a3200_0 .net *"_s8", 0 0, L_0x55d44ea7f990;  1 drivers
v0x55d44d9967d0_0 .net "a", 0 0, L_0x55d44ea7fc60;  1 drivers
v0x55d44d996890_0 .net "b", 0 0, L_0x55d44ea7fd90;  1 drivers
v0x55d44d989e80_0 .net "ca", 0 0, L_0x55d44ea7fb50;  1 drivers
v0x55d44d989f40_0 .net "cin", 0 0, L_0x55d44ea7fec0;  1 drivers
v0x55d44d96f1f0_0 .net "sum", 0 0, L_0x55d44ea7f7f0;  1 drivers
S_0x55d44d96d760 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44da59c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea80030 .functor XOR 1, L_0x55d44ea80600, L_0x55d44ea80730, C4<0>, C4<0>;
L_0x55d44ea800a0 .functor XOR 1, L_0x55d44ea80030, L_0x55d44ea808b0, C4<0>, C4<0>;
L_0x55d44ea80160 .functor AND 1, L_0x55d44ea80600, L_0x55d44ea80730, C4<1>, C4<1>;
L_0x55d44ea80270 .functor AND 1, L_0x55d44ea80600, L_0x55d44ea808b0, C4<1>, C4<1>;
L_0x55d44ea80330 .functor OR 1, L_0x55d44ea80160, L_0x55d44ea80270, C4<0>, C4<0>;
L_0x55d44ea80440 .functor AND 1, L_0x55d44ea808b0, L_0x55d44ea80730, C4<1>, C4<1>;
L_0x55d44ea804f0 .functor OR 1, L_0x55d44ea80330, L_0x55d44ea80440, C4<0>, C4<0>;
v0x55d44d960e90_0 .net *"_s0", 0 0, L_0x55d44ea80030;  1 drivers
v0x55d44d9544c0_0 .net *"_s10", 0 0, L_0x55d44ea80440;  1 drivers
v0x55d44d9545a0_0 .net *"_s4", 0 0, L_0x55d44ea80160;  1 drivers
v0x55d44d93a520_0 .net *"_s6", 0 0, L_0x55d44ea80270;  1 drivers
v0x55d44d93a600_0 .net *"_s8", 0 0, L_0x55d44ea80330;  1 drivers
v0x55d44d92dbd0_0 .net "a", 0 0, L_0x55d44ea80600;  1 drivers
v0x55d44d92dc90_0 .net "b", 0 0, L_0x55d44ea80730;  1 drivers
v0x55d44d921280_0 .net "ca", 0 0, L_0x55d44ea804f0;  1 drivers
v0x55d44d921340_0 .net "cin", 0 0, L_0x55d44ea808b0;  1 drivers
v0x55d44d906590_0 .net "sum", 0 0, L_0x55d44ea800a0;  1 drivers
S_0x55d44d8f9b90 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44da59c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea809e0 .functor XOR 1, L_0x55d44ea80e80, L_0x55d44ea81040, C4<0>, C4<0>;
L_0x55d44ea80a50 .functor XOR 1, L_0x55d44ea809e0, L_0x55d44ea81200, C4<0>, C4<0>;
L_0x55d44ea80ac0 .functor AND 1, L_0x55d44ea80e80, L_0x55d44ea81040, C4<1>, C4<1>;
L_0x55d44ea80b30 .functor AND 1, L_0x55d44ea80e80, L_0x55d44ea81200, C4<1>, C4<1>;
L_0x55d44ea80bf0 .functor OR 1, L_0x55d44ea80ac0, L_0x55d44ea80b30, C4<0>, C4<0>;
L_0x55d44ea80d00 .functor AND 1, L_0x55d44ea81200, L_0x55d44ea81040, C4<1>, C4<1>;
L_0x55d44ea80d70 .functor OR 1, L_0x55d44ea80bf0, L_0x55d44ea80d00, C4<0>, C4<0>;
v0x55d44d8ed2c0_0 .net *"_s0", 0 0, L_0x55d44ea809e0;  1 drivers
v0x55d44d8d32a0_0 .net *"_s10", 0 0, L_0x55d44ea80d00;  1 drivers
v0x55d44d8d3380_0 .net *"_s4", 0 0, L_0x55d44ea80ac0;  1 drivers
v0x55d44d8c6950_0 .net *"_s6", 0 0, L_0x55d44ea80b30;  1 drivers
v0x55d44d8c6a30_0 .net *"_s8", 0 0, L_0x55d44ea80bf0;  1 drivers
v0x55d44d8ba000_0 .net "a", 0 0, L_0x55d44ea80e80;  1 drivers
v0x55d44d8ba0c0_0 .net "b", 0 0, L_0x55d44ea81040;  1 drivers
v0x55d44d89fa30_0 .net "ca", 0 0, L_0x55d44ea80d70;  1 drivers
v0x55d44d89faf0_0 .net "cin", 0 0, L_0x55d44ea81200;  1 drivers
v0x55d44d89f7e0_0 .net "sum", 0 0, L_0x55d44ea80a50;  1 drivers
S_0x55d44d89e9a0 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44de1b6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d6e40e0_0 .net "a", 3 0, L_0x55d44ea83fe0;  1 drivers
v0x55d44d6e41e0_0 .net "b", 3 0, L_0x55d44ea84110;  1 drivers
v0x55d44d6ca140_0 .net "ca", 3 0, L_0x55d44ea83e70;  1 drivers
v0x55d44d6ca220_0 .net "cin", 3 0, L_0x55d44ea84240;  1 drivers
v0x55d44d6bd7f0_0 .net "sum", 3 0, L_0x55d44ea83dd0;  1 drivers
L_0x55d44ea81d90 .part L_0x55d44ea83fe0, 0, 1;
L_0x55d44ea81ec0 .part L_0x55d44ea84110, 0, 1;
L_0x55d44ea81ff0 .part L_0x55d44ea84240, 0, 1;
L_0x55d44ea82600 .part L_0x55d44ea83fe0, 1, 1;
L_0x55d44ea82730 .part L_0x55d44ea84110, 1, 1;
L_0x55d44ea82860 .part L_0x55d44ea84240, 1, 1;
L_0x55d44ea82fa0 .part L_0x55d44ea83fe0, 2, 1;
L_0x55d44ea830d0 .part L_0x55d44ea84110, 2, 1;
L_0x55d44ea83250 .part L_0x55d44ea84240, 2, 1;
L_0x55d44ea83820 .part L_0x55d44ea83fe0, 3, 1;
L_0x55d44ea839e0 .part L_0x55d44ea84110, 3, 1;
L_0x55d44ea83ba0 .part L_0x55d44ea84240, 3, 1;
L_0x55d44ea83dd0 .concat8 [ 1 1 1 1], L_0x55d44ea81870, L_0x55d44ea82190, L_0x55d44ea82a40, L_0x55d44ea833f0;
L_0x55d44ea83e70 .concat8 [ 1 1 1 1], L_0x55d44ea81c80, L_0x55d44ea824f0, L_0x55d44ea82e90, L_0x55d44ea83710;
S_0x55d44d890670 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d89e9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea813c0 .functor XOR 1, L_0x55d44ea81d90, L_0x55d44ea81ec0, C4<0>, C4<0>;
L_0x55d44ea81870 .functor XOR 1, L_0x55d44ea813c0, L_0x55d44ea81ff0, C4<0>, C4<0>;
L_0x55d44ea81930 .functor AND 1, L_0x55d44ea81d90, L_0x55d44ea81ec0, C4<1>, C4<1>;
L_0x55d44ea81a40 .functor AND 1, L_0x55d44ea81d90, L_0x55d44ea81ff0, C4<1>, C4<1>;
L_0x55d44ea81b00 .functor OR 1, L_0x55d44ea81930, L_0x55d44ea81a40, C4<0>, C4<0>;
L_0x55d44ea81c10 .functor AND 1, L_0x55d44ea81ff0, L_0x55d44ea81ec0, C4<1>, C4<1>;
L_0x55d44ea81c80 .functor OR 1, L_0x55d44ea81b00, L_0x55d44ea81c10, C4<0>, C4<0>;
v0x55d44d89d0c0_0 .net *"_s0", 0 0, L_0x55d44ea813c0;  1 drivers
v0x55d44d883d20_0 .net *"_s10", 0 0, L_0x55d44ea81c10;  1 drivers
v0x55d44d883e20_0 .net *"_s4", 0 0, L_0x55d44ea81930;  1 drivers
v0x55d44d869d80_0 .net *"_s6", 0 0, L_0x55d44ea81a40;  1 drivers
v0x55d44d869e60_0 .net *"_s8", 0 0, L_0x55d44ea81b00;  1 drivers
v0x55d44d85d430_0 .net "a", 0 0, L_0x55d44ea81d90;  1 drivers
v0x55d44d85d4f0_0 .net "b", 0 0, L_0x55d44ea81ec0;  1 drivers
v0x55d44d850ae0_0 .net "ca", 0 0, L_0x55d44ea81c80;  1 drivers
v0x55d44d850ba0_0 .net "cin", 0 0, L_0x55d44ea81ff0;  1 drivers
v0x55d44d835df0_0 .net "sum", 0 0, L_0x55d44ea81870;  1 drivers
S_0x55d44d8293f0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d89e9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea82120 .functor XOR 1, L_0x55d44ea82600, L_0x55d44ea82730, C4<0>, C4<0>;
L_0x55d44ea82190 .functor XOR 1, L_0x55d44ea82120, L_0x55d44ea82860, C4<0>, C4<0>;
L_0x55d44ea82200 .functor AND 1, L_0x55d44ea82600, L_0x55d44ea82730, C4<1>, C4<1>;
L_0x55d44ea82270 .functor AND 1, L_0x55d44ea82600, L_0x55d44ea82860, C4<1>, C4<1>;
L_0x55d44ea82330 .functor OR 1, L_0x55d44ea82200, L_0x55d44ea82270, C4<0>, C4<0>;
L_0x55d44ea82440 .functor AND 1, L_0x55d44ea82860, L_0x55d44ea82730, C4<1>, C4<1>;
L_0x55d44ea824f0 .functor OR 1, L_0x55d44ea82330, L_0x55d44ea82440, C4<0>, C4<0>;
v0x55d44d81cb20_0 .net *"_s0", 0 0, L_0x55d44ea82120;  1 drivers
v0x55d44d802b00_0 .net *"_s10", 0 0, L_0x55d44ea82440;  1 drivers
v0x55d44d802be0_0 .net *"_s4", 0 0, L_0x55d44ea82200;  1 drivers
v0x55d44d7f61b0_0 .net *"_s6", 0 0, L_0x55d44ea82270;  1 drivers
v0x55d44d7f6290_0 .net *"_s8", 0 0, L_0x55d44ea82330;  1 drivers
v0x55d44d7e9860_0 .net "a", 0 0, L_0x55d44ea82600;  1 drivers
v0x55d44d7e9920_0 .net "b", 0 0, L_0x55d44ea82730;  1 drivers
v0x55d44d7cebe0_0 .net "ca", 0 0, L_0x55d44ea824f0;  1 drivers
v0x55d44d7ceca0_0 .net "cin", 0 0, L_0x55d44ea82860;  1 drivers
v0x55d44d7cd2b0_0 .net "sum", 0 0, L_0x55d44ea82190;  1 drivers
S_0x55d44d7c08b0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d89e9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea829d0 .functor XOR 1, L_0x55d44ea82fa0, L_0x55d44ea830d0, C4<0>, C4<0>;
L_0x55d44ea82a40 .functor XOR 1, L_0x55d44ea829d0, L_0x55d44ea83250, C4<0>, C4<0>;
L_0x55d44ea82b00 .functor AND 1, L_0x55d44ea82fa0, L_0x55d44ea830d0, C4<1>, C4<1>;
L_0x55d44ea82c10 .functor AND 1, L_0x55d44ea82fa0, L_0x55d44ea83250, C4<1>, C4<1>;
L_0x55d44ea82cd0 .functor OR 1, L_0x55d44ea82b00, L_0x55d44ea82c10, C4<0>, C4<0>;
L_0x55d44ea82de0 .functor AND 1, L_0x55d44ea83250, L_0x55d44ea830d0, C4<1>, C4<1>;
L_0x55d44ea82e90 .functor OR 1, L_0x55d44ea82cd0, L_0x55d44ea82de0, C4<0>, C4<0>;
v0x55d44d7b3fe0_0 .net *"_s0", 0 0, L_0x55d44ea829d0;  1 drivers
v0x55d44d799fc0_0 .net *"_s10", 0 0, L_0x55d44ea82de0;  1 drivers
v0x55d44d79a0a0_0 .net *"_s4", 0 0, L_0x55d44ea82b00;  1 drivers
v0x55d44d78d670_0 .net *"_s6", 0 0, L_0x55d44ea82c10;  1 drivers
v0x55d44d78d750_0 .net *"_s8", 0 0, L_0x55d44ea82cd0;  1 drivers
v0x55d44d780d20_0 .net "a", 0 0, L_0x55d44ea82fa0;  1 drivers
v0x55d44d780de0_0 .net "b", 0 0, L_0x55d44ea830d0;  1 drivers
v0x55d44d765f80_0 .net "ca", 0 0, L_0x55d44ea82e90;  1 drivers
v0x55d44d766040_0 .net "cin", 0 0, L_0x55d44ea83250;  1 drivers
v0x55d44d7596e0_0 .net "sum", 0 0, L_0x55d44ea82a40;  1 drivers
S_0x55d44d74cce0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d89e9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea83380 .functor XOR 1, L_0x55d44ea83820, L_0x55d44ea839e0, C4<0>, C4<0>;
L_0x55d44ea833f0 .functor XOR 1, L_0x55d44ea83380, L_0x55d44ea83ba0, C4<0>, C4<0>;
L_0x55d44ea83460 .functor AND 1, L_0x55d44ea83820, L_0x55d44ea839e0, C4<1>, C4<1>;
L_0x55d44ea834d0 .functor AND 1, L_0x55d44ea83820, L_0x55d44ea83ba0, C4<1>, C4<1>;
L_0x55d44ea83590 .functor OR 1, L_0x55d44ea83460, L_0x55d44ea834d0, C4<0>, C4<0>;
L_0x55d44ea836a0 .functor AND 1, L_0x55d44ea83ba0, L_0x55d44ea839e0, C4<1>, C4<1>;
L_0x55d44ea83710 .functor OR 1, L_0x55d44ea83590, L_0x55d44ea836a0, C4<0>, C4<0>;
v0x55d44d732dc0_0 .net *"_s0", 0 0, L_0x55d44ea83380;  1 drivers
v0x55d44d7263f0_0 .net *"_s10", 0 0, L_0x55d44ea836a0;  1 drivers
v0x55d44d7264d0_0 .net *"_s4", 0 0, L_0x55d44ea83460;  1 drivers
v0x55d44d719aa0_0 .net *"_s6", 0 0, L_0x55d44ea834d0;  1 drivers
v0x55d44d719b80_0 .net *"_s8", 0 0, L_0x55d44ea83590;  1 drivers
v0x55d44d6fed60_0 .net "a", 0 0, L_0x55d44ea83820;  1 drivers
v0x55d44d6fee20_0 .net "b", 0 0, L_0x55d44ea839e0;  1 drivers
v0x55d44d6fd380_0 .net "ca", 0 0, L_0x55d44ea83710;  1 drivers
v0x55d44d6fd440_0 .net "cin", 0 0, L_0x55d44ea83ba0;  1 drivers
v0x55d44d6f0ae0_0 .net "sum", 0 0, L_0x55d44ea833f0;  1 drivers
S_0x55d44d649c20 .scope module, "FA_1" "thirtBitAdder" 5 14, 6 3 0, S_0x55d44ce20c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44da1d9a0_0 .net "a", 31 0, L_0x55d44ea9adc0;  1 drivers
v0x55d44da1daa0_0 .net "b", 31 0, L_0x55d44ea9aeb0;  1 drivers
v0x55d44da16e00_0 .net "ca", 31 0, L_0x55d44ea9ac30;  1 drivers
v0x55d44da16ec0_0 .net "cin", 31 0, L_0x55d44ea9afa0;  1 drivers
v0x55d44da13eb0_0 .net "sum", 31 0, L_0x55d44ea9aaf0;  1 drivers
L_0x55d44ea8f9d0 .part L_0x55d44ea9adc0, 0, 16;
L_0x55d44ea8fa70 .part L_0x55d44ea9aeb0, 0, 16;
L_0x55d44ea8fb10 .part L_0x55d44ea9afa0, 0, 16;
L_0x55d44ea9a7e0 .part L_0x55d44ea9adc0, 16, 16;
L_0x55d44ea9a8d0 .part L_0x55d44ea9aeb0, 16, 16;
L_0x55d44ea9a9c0 .part L_0x55d44ea9afa0, 16, 16;
L_0x55d44ea9aaf0 .concat8 [ 16 16 0 0], L_0x55d44ea8f6d0, L_0x55d44ea9a4e0;
L_0x55d44ea9ac30 .concat8 [ 16 16 0 0], L_0x55d44ea8f770, L_0x55d44ea9a580;
S_0x55d44d62bcd0 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44d649c20;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44dd10f50_0 .net "a", 15 0, L_0x55d44ea8f9d0;  1 drivers
v0x55d44dd11050_0 .net "b", 15 0, L_0x55d44ea8fa70;  1 drivers
v0x55d44dd07550_0 .net "ca", 15 0, L_0x55d44ea8f770;  1 drivers
v0x55d44dd07640_0 .net "cin", 15 0, L_0x55d44ea8fb10;  1 drivers
v0x55d44dd04600_0 .net "sum", 15 0, L_0x55d44ea8f6d0;  1 drivers
L_0x55d44ea875a0 .part L_0x55d44ea8f9d0, 0, 4;
L_0x55d44ea87640 .part L_0x55d44ea8fa70, 0, 4;
L_0x55d44ea876e0 .part L_0x55d44ea8fb10, 0, 4;
L_0x55d44ea89f30 .part L_0x55d44ea8f9d0, 4, 4;
L_0x55d44ea8a020 .part L_0x55d44ea8fa70, 4, 4;
L_0x55d44ea8a110 .part L_0x55d44ea8fb10, 4, 4;
L_0x55d44ea8c930 .part L_0x55d44ea8f9d0, 8, 4;
L_0x55d44ea8c9d0 .part L_0x55d44ea8fa70, 8, 4;
L_0x55d44ea8cac0 .part L_0x55d44ea8fb10, 8, 4;
L_0x55d44ea8f2d0 .part L_0x55d44ea8f9d0, 12, 4;
L_0x55d44ea8f400 .part L_0x55d44ea8fa70, 12, 4;
L_0x55d44ea8f530 .part L_0x55d44ea8fb10, 12, 4;
L_0x55d44ea8f6d0 .concat8 [ 4 4 4 4], L_0x55d44ea87390, L_0x55d44ea89cd0, L_0x55d44ea8c720, L_0x55d44ea8f0c0;
L_0x55d44ea8f770 .concat8 [ 4 4 4 4], L_0x55d44ea87430, L_0x55d44ea89d70, L_0x55d44ea8c7c0, L_0x55d44ea8f160;
S_0x55d44d61f380 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44d62bcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44df2e1a0_0 .net "a", 3 0, L_0x55d44ea875a0;  1 drivers
v0x55d44df2e2a0_0 .net "b", 3 0, L_0x55d44ea87640;  1 drivers
v0x55d44df2b250_0 .net "ca", 3 0, L_0x55d44ea87430;  1 drivers
v0x55d44df2b310_0 .net "cin", 3 0, L_0x55d44ea876e0;  1 drivers
v0x55d44df28300_0 .net "sum", 3 0, L_0x55d44ea87390;  1 drivers
L_0x55d44ea85350 .part L_0x55d44ea875a0, 0, 1;
L_0x55d44ea85480 .part L_0x55d44ea87640, 0, 1;
L_0x55d44ea855b0 .part L_0x55d44ea876e0, 0, 1;
L_0x55d44ea85bc0 .part L_0x55d44ea875a0, 1, 1;
L_0x55d44ea85cf0 .part L_0x55d44ea87640, 1, 1;
L_0x55d44ea85e20 .part L_0x55d44ea876e0, 1, 1;
L_0x55d44ea86560 .part L_0x55d44ea875a0, 2, 1;
L_0x55d44ea86690 .part L_0x55d44ea87640, 2, 1;
L_0x55d44ea86810 .part L_0x55d44ea876e0, 2, 1;
L_0x55d44ea86de0 .part L_0x55d44ea875a0, 3, 1;
L_0x55d44ea86fa0 .part L_0x55d44ea87640, 3, 1;
L_0x55d44ea87160 .part L_0x55d44ea876e0, 3, 1;
L_0x55d44ea87390 .concat8 [ 1 1 1 1], L_0x55d44ea83d60, L_0x55d44ea85750, L_0x55d44ea86000, L_0x55d44ea869b0;
L_0x55d44ea87430 .concat8 [ 1 1 1 1], L_0x55d44ea85240, L_0x55d44ea85ab0, L_0x55d44ea86450, L_0x55d44ea86cd0;
S_0x55d44d612a30 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d61f380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea84370 .functor XOR 1, L_0x55d44ea85350, L_0x55d44ea85480, C4<0>, C4<0>;
L_0x55d44ea83d60 .functor XOR 1, L_0x55d44ea84370, L_0x55d44ea855b0, C4<0>, C4<0>;
L_0x55d44ea84ef0 .functor AND 1, L_0x55d44ea85350, L_0x55d44ea85480, C4<1>, C4<1>;
L_0x55d44ea85000 .functor AND 1, L_0x55d44ea85350, L_0x55d44ea855b0, C4<1>, C4<1>;
L_0x55d44ea850c0 .functor OR 1, L_0x55d44ea84ef0, L_0x55d44ea85000, C4<0>, C4<0>;
L_0x55d44ea851d0 .functor AND 1, L_0x55d44ea855b0, L_0x55d44ea85480, C4<1>, C4<1>;
L_0x55d44ea85240 .functor OR 1, L_0x55d44ea850c0, L_0x55d44ea851d0, C4<0>, C4<0>;
v0x55d44d5f8b10_0 .net *"_s0", 0 0, L_0x55d44ea84370;  1 drivers
v0x55d44d5ec140_0 .net *"_s10", 0 0, L_0x55d44ea851d0;  1 drivers
v0x55d44d5ec220_0 .net *"_s4", 0 0, L_0x55d44ea84ef0;  1 drivers
v0x55d44d5df7f0_0 .net *"_s6", 0 0, L_0x55d44ea85000;  1 drivers
v0x55d44d5df8d0_0 .net *"_s8", 0 0, L_0x55d44ea850c0;  1 drivers
v0x55d44d5c4a50_0 .net "a", 0 0, L_0x55d44ea85350;  1 drivers
v0x55d44d5c4b10_0 .net "b", 0 0, L_0x55d44ea85480;  1 drivers
v0x55d44d5b8100_0 .net "ca", 0 0, L_0x55d44ea85240;  1 drivers
v0x55d44d5b81c0_0 .net "cin", 0 0, L_0x55d44ea855b0;  1 drivers
v0x55d44d5ab860_0 .net "sum", 0 0, L_0x55d44ea83d60;  1 drivers
S_0x55d44d591810 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d61f380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea856e0 .functor XOR 1, L_0x55d44ea85bc0, L_0x55d44ea85cf0, C4<0>, C4<0>;
L_0x55d44ea85750 .functor XOR 1, L_0x55d44ea856e0, L_0x55d44ea85e20, C4<0>, C4<0>;
L_0x55d44ea857c0 .functor AND 1, L_0x55d44ea85bc0, L_0x55d44ea85cf0, C4<1>, C4<1>;
L_0x55d44ea85830 .functor AND 1, L_0x55d44ea85bc0, L_0x55d44ea85e20, C4<1>, C4<1>;
L_0x55d44ea858f0 .functor OR 1, L_0x55d44ea857c0, L_0x55d44ea85830, C4<0>, C4<0>;
L_0x55d44ea85a00 .functor AND 1, L_0x55d44ea85e20, L_0x55d44ea85cf0, C4<1>, C4<1>;
L_0x55d44ea85ab0 .functor OR 1, L_0x55d44ea858f0, L_0x55d44ea85a00, C4<0>, C4<0>;
v0x55d44d584f40_0 .net *"_s0", 0 0, L_0x55d44ea856e0;  1 drivers
v0x55d44d578570_0 .net *"_s10", 0 0, L_0x55d44ea85a00;  1 drivers
v0x55d44d578650_0 .net *"_s4", 0 0, L_0x55d44ea857c0;  1 drivers
v0x55d44d3be770_0 .net *"_s6", 0 0, L_0x55d44ea85830;  1 drivers
v0x55d44d3be850_0 .net *"_s8", 0 0, L_0x55d44ea858f0;  1 drivers
v0x55d44d55e060_0 .net "a", 0 0, L_0x55d44ea85bc0;  1 drivers
v0x55d44d55e120_0 .net "b", 0 0, L_0x55d44ea85cf0;  1 drivers
v0x55d44d48e590_0 .net "ca", 0 0, L_0x55d44ea85ab0;  1 drivers
v0x55d44d48e650_0 .net "cin", 0 0, L_0x55d44ea85e20;  1 drivers
v0x55d44d48e340_0 .net "sum", 0 0, L_0x55d44ea85750;  1 drivers
S_0x55d44d48dfa0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d61f380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea85f90 .functor XOR 1, L_0x55d44ea86560, L_0x55d44ea86690, C4<0>, C4<0>;
L_0x55d44ea86000 .functor XOR 1, L_0x55d44ea85f90, L_0x55d44ea86810, C4<0>, C4<0>;
L_0x55d44ea860c0 .functor AND 1, L_0x55d44ea86560, L_0x55d44ea86690, C4<1>, C4<1>;
L_0x55d44ea861d0 .functor AND 1, L_0x55d44ea86560, L_0x55d44ea86810, C4<1>, C4<1>;
L_0x55d44ea86290 .functor OR 1, L_0x55d44ea860c0, L_0x55d44ea861d0, C4<0>, C4<0>;
L_0x55d44ea863a0 .functor AND 1, L_0x55d44ea86810, L_0x55d44ea86690, C4<1>, C4<1>;
L_0x55d44ea86450 .functor OR 1, L_0x55d44ea86290, L_0x55d44ea863a0, C4<0>, C4<0>;
v0x55d44d3be210_0 .net *"_s0", 0 0, L_0x55d44ea85f90;  1 drivers
v0x55d44d55d2d0_0 .net *"_s10", 0 0, L_0x55d44ea863a0;  1 drivers
v0x55d44d55d3b0_0 .net *"_s4", 0 0, L_0x55d44ea860c0;  1 drivers
v0x55d44d55b8f0_0 .net *"_s6", 0 0, L_0x55d44ea861d0;  1 drivers
v0x55d44d55b9d0_0 .net *"_s8", 0 0, L_0x55d44ea86290;  1 drivers
v0x55d44d54efa0_0 .net "a", 0 0, L_0x55d44ea86560;  1 drivers
v0x55d44d54f060_0 .net "b", 0 0, L_0x55d44ea86690;  1 drivers
v0x55d44d542650_0 .net "ca", 0 0, L_0x55d44ea86450;  1 drivers
v0x55d44d542710_0 .net "cin", 0 0, L_0x55d44ea86810;  1 drivers
v0x55d44d528760_0 .net "sum", 0 0, L_0x55d44ea86000;  1 drivers
S_0x55d44d51bd60 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d61f380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea86940 .functor XOR 1, L_0x55d44ea86de0, L_0x55d44ea86fa0, C4<0>, C4<0>;
L_0x55d44ea869b0 .functor XOR 1, L_0x55d44ea86940, L_0x55d44ea87160, C4<0>, C4<0>;
L_0x55d44ea86a20 .functor AND 1, L_0x55d44ea86de0, L_0x55d44ea86fa0, C4<1>, C4<1>;
L_0x55d44ea86a90 .functor AND 1, L_0x55d44ea86de0, L_0x55d44ea87160, C4<1>, C4<1>;
L_0x55d44ea86b50 .functor OR 1, L_0x55d44ea86a20, L_0x55d44ea86a90, C4<0>, C4<0>;
L_0x55d44ea86c60 .functor AND 1, L_0x55d44ea87160, L_0x55d44ea86fa0, C4<1>, C4<1>;
L_0x55d44ea86cd0 .functor OR 1, L_0x55d44ea86b50, L_0x55d44ea86c60, C4<0>, C4<0>;
v0x55d44d50f490_0 .net *"_s0", 0 0, L_0x55d44ea86940;  1 drivers
v0x55d44d4f4670_0 .net *"_s10", 0 0, L_0x55d44ea86c60;  1 drivers
v0x55d44df4dfe0_0 .net *"_s4", 0 0, L_0x55d44ea86a20;  1 drivers
v0x55d44df4e0d0_0 .net *"_s6", 0 0, L_0x55d44ea86a90;  1 drivers
v0x55d44df445e0_0 .net *"_s8", 0 0, L_0x55d44ea86b50;  1 drivers
v0x55d44df44710_0 .net "a", 0 0, L_0x55d44ea86de0;  1 drivers
v0x55d44df41690_0 .net "b", 0 0, L_0x55d44ea86fa0;  1 drivers
v0x55d44df41750_0 .net "ca", 0 0, L_0x55d44ea86cd0;  1 drivers
v0x55d44df37c90_0 .net "cin", 0 0, L_0x55d44ea87160;  1 drivers
v0x55d44df34d40_0 .net "sum", 0 0, L_0x55d44ea869b0;  1 drivers
S_0x55d44df1b630 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44d62bcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44de81170_0 .net "a", 3 0, L_0x55d44ea89f30;  1 drivers
v0x55d44de81270_0 .net "b", 3 0, L_0x55d44ea8a020;  1 drivers
v0x55d44de7e220_0 .net "ca", 3 0, L_0x55d44ea89d70;  1 drivers
v0x55d44de7e2e0_0 .net "cin", 3 0, L_0x55d44ea8a110;  1 drivers
v0x55d44de74820_0 .net "sum", 3 0, L_0x55d44ea89cd0;  1 drivers
L_0x55d44ea87ce0 .part L_0x55d44ea89f30, 0, 1;
L_0x55d44ea87e10 .part L_0x55d44ea8a020, 0, 1;
L_0x55d44ea87f40 .part L_0x55d44ea8a110, 0, 1;
L_0x55d44ea88550 .part L_0x55d44ea89f30, 1, 1;
L_0x55d44ea88680 .part L_0x55d44ea8a020, 1, 1;
L_0x55d44ea887b0 .part L_0x55d44ea8a110, 1, 1;
L_0x55d44ea88ef0 .part L_0x55d44ea89f30, 2, 1;
L_0x55d44ea89020 .part L_0x55d44ea8a020, 2, 1;
L_0x55d44ea89150 .part L_0x55d44ea8a110, 2, 1;
L_0x55d44ea89720 .part L_0x55d44ea89f30, 3, 1;
L_0x55d44ea898e0 .part L_0x55d44ea8a020, 3, 1;
L_0x55d44ea89aa0 .part L_0x55d44ea8a110, 3, 1;
L_0x55d44ea89cd0 .concat8 [ 1 1 1 1], L_0x55d44ea87780, L_0x55d44ea880e0, L_0x55d44ea88990, L_0x55d44ea892f0;
L_0x55d44ea89d70 .concat8 [ 1 1 1 1], L_0x55d44ea87bd0, L_0x55d44ea88440, L_0x55d44ea88de0, L_0x55d44ea89610;
S_0x55d44df186e0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44df1b630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea87320 .functor XOR 1, L_0x55d44ea87ce0, L_0x55d44ea87e10, C4<0>, C4<0>;
L_0x55d44ea87780 .functor XOR 1, L_0x55d44ea87320, L_0x55d44ea87f40, C4<0>, C4<0>;
L_0x55d44ea87840 .functor AND 1, L_0x55d44ea87ce0, L_0x55d44ea87e10, C4<1>, C4<1>;
L_0x55d44ea87950 .functor AND 1, L_0x55d44ea87ce0, L_0x55d44ea87f40, C4<1>, C4<1>;
L_0x55d44ea87a10 .functor OR 1, L_0x55d44ea87840, L_0x55d44ea87950, C4<0>, C4<0>;
L_0x55d44ea87b20 .functor AND 1, L_0x55d44ea87f40, L_0x55d44ea87e10, C4<1>, C4<1>;
L_0x55d44ea87bd0 .functor OR 1, L_0x55d44ea87a10, L_0x55d44ea87b20, C4<0>, C4<0>;
v0x55d44df0ece0_0 .net *"_s0", 0 0, L_0x55d44ea87320;  1 drivers
v0x55d44df0edc0_0 .net *"_s10", 0 0, L_0x55d44ea87b20;  1 drivers
v0x55d44df0bd90_0 .net *"_s4", 0 0, L_0x55d44ea87840;  1 drivers
v0x55d44df0be60_0 .net *"_s6", 0 0, L_0x55d44ea87950;  1 drivers
v0x55d44df02390_0 .net *"_s8", 0 0, L_0x55d44ea87a10;  1 drivers
v0x55d44df024c0_0 .net "a", 0 0, L_0x55d44ea87ce0;  1 drivers
v0x55d44deff440_0 .net "b", 0 0, L_0x55d44ea87e10;  1 drivers
v0x55d44deff500_0 .net "ca", 0 0, L_0x55d44ea87bd0;  1 drivers
v0x55d44def88a0_0 .net "cin", 0 0, L_0x55d44ea87f40;  1 drivers
v0x55d44def5950_0 .net "sum", 0 0, L_0x55d44ea87780;  1 drivers
S_0x55d44def2a00 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44df1b630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea88070 .functor XOR 1, L_0x55d44ea88550, L_0x55d44ea88680, C4<0>, C4<0>;
L_0x55d44ea880e0 .functor XOR 1, L_0x55d44ea88070, L_0x55d44ea887b0, C4<0>, C4<0>;
L_0x55d44ea88150 .functor AND 1, L_0x55d44ea88550, L_0x55d44ea88680, C4<1>, C4<1>;
L_0x55d44ea881c0 .functor AND 1, L_0x55d44ea88550, L_0x55d44ea887b0, C4<1>, C4<1>;
L_0x55d44ea88280 .functor OR 1, L_0x55d44ea88150, L_0x55d44ea881c0, C4<0>, C4<0>;
L_0x55d44ea88390 .functor AND 1, L_0x55d44ea887b0, L_0x55d44ea88680, C4<1>, C4<1>;
L_0x55d44ea88440 .functor OR 1, L_0x55d44ea88280, L_0x55d44ea88390, C4<0>, C4<0>;
v0x55d44dee83f0_0 .net *"_s0", 0 0, L_0x55d44ea88070;  1 drivers
v0x55d44dee84d0_0 .net *"_s10", 0 0, L_0x55d44ea88390;  1 drivers
v0x55d44dee54a0_0 .net *"_s4", 0 0, L_0x55d44ea88150;  1 drivers
v0x55d44dee5570_0 .net *"_s6", 0 0, L_0x55d44ea881c0;  1 drivers
v0x55d44dedbaa0_0 .net *"_s8", 0 0, L_0x55d44ea88280;  1 drivers
v0x55d44dedbbd0_0 .net "a", 0 0, L_0x55d44ea88550;  1 drivers
v0x55d44ded8b50_0 .net "b", 0 0, L_0x55d44ea88680;  1 drivers
v0x55d44ded8c10_0 .net "ca", 0 0, L_0x55d44ea88440;  1 drivers
v0x55d44decf150_0 .net "cin", 0 0, L_0x55d44ea887b0;  1 drivers
v0x55d44decf210_0 .net "sum", 0 0, L_0x55d44ea880e0;  1 drivers
S_0x55d44decc200 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44df1b630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea88920 .functor XOR 1, L_0x55d44ea88ef0, L_0x55d44ea89020, C4<0>, C4<0>;
L_0x55d44ea88990 .functor XOR 1, L_0x55d44ea88920, L_0x55d44ea89150, C4<0>, C4<0>;
L_0x55d44ea88a50 .functor AND 1, L_0x55d44ea88ef0, L_0x55d44ea89020, C4<1>, C4<1>;
L_0x55d44ea88b60 .functor AND 1, L_0x55d44ea88ef0, L_0x55d44ea89150, C4<1>, C4<1>;
L_0x55d44ea88c20 .functor OR 1, L_0x55d44ea88a50, L_0x55d44ea88b60, C4<0>, C4<0>;
L_0x55d44ea88d30 .functor AND 1, L_0x55d44ea89150, L_0x55d44ea89020, C4<1>, C4<1>;
L_0x55d44ea88de0 .functor OR 1, L_0x55d44ea88c20, L_0x55d44ea88d30, C4<0>, C4<0>;
v0x55d44dec56e0_0 .net *"_s0", 0 0, L_0x55d44ea88920;  1 drivers
v0x55d44dec57a0_0 .net *"_s10", 0 0, L_0x55d44ea88d30;  1 drivers
v0x55d44dec2710_0 .net *"_s4", 0 0, L_0x55d44ea88a50;  1 drivers
v0x55d44dec27e0_0 .net *"_s6", 0 0, L_0x55d44ea88b60;  1 drivers
v0x55d44debf7c0_0 .net *"_s8", 0 0, L_0x55d44ea88c20;  1 drivers
v0x55d44debf8f0_0 .net "a", 0 0, L_0x55d44ea88ef0;  1 drivers
v0x55d44deb43b0_0 .net "b", 0 0, L_0x55d44ea89020;  1 drivers
v0x55d44deb4470_0 .net "ca", 0 0, L_0x55d44ea88de0;  1 drivers
v0x55d44deb1460_0 .net "cin", 0 0, L_0x55d44ea89150;  1 drivers
v0x55d44dea7a60_0 .net "sum", 0 0, L_0x55d44ea88990;  1 drivers
S_0x55d44dea4b10 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44df1b630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea89280 .functor XOR 1, L_0x55d44ea89720, L_0x55d44ea898e0, C4<0>, C4<0>;
L_0x55d44ea892f0 .functor XOR 1, L_0x55d44ea89280, L_0x55d44ea89aa0, C4<0>, C4<0>;
L_0x55d44ea89360 .functor AND 1, L_0x55d44ea89720, L_0x55d44ea898e0, C4<1>, C4<1>;
L_0x55d44ea893d0 .functor AND 1, L_0x55d44ea89720, L_0x55d44ea89aa0, C4<1>, C4<1>;
L_0x55d44ea89490 .functor OR 1, L_0x55d44ea89360, L_0x55d44ea893d0, C4<0>, C4<0>;
L_0x55d44ea895a0 .functor AND 1, L_0x55d44ea89aa0, L_0x55d44ea898e0, C4<1>, C4<1>;
L_0x55d44ea89610 .functor OR 1, L_0x55d44ea89490, L_0x55d44ea895a0, C4<0>, C4<0>;
v0x55d44de9b110_0 .net *"_s0", 0 0, L_0x55d44ea89280;  1 drivers
v0x55d44de9b210_0 .net *"_s10", 0 0, L_0x55d44ea895a0;  1 drivers
v0x55d44de981c0_0 .net *"_s4", 0 0, L_0x55d44ea89360;  1 drivers
v0x55d44de982b0_0 .net *"_s6", 0 0, L_0x55d44ea893d0;  1 drivers
v0x55d44de91620_0 .net *"_s8", 0 0, L_0x55d44ea89490;  1 drivers
v0x55d44de91750_0 .net "a", 0 0, L_0x55d44ea89720;  1 drivers
v0x55d44de8e6d0_0 .net "b", 0 0, L_0x55d44ea898e0;  1 drivers
v0x55d44de8e790_0 .net "ca", 0 0, L_0x55d44ea89610;  1 drivers
v0x55d44de8b780_0 .net "cin", 0 0, L_0x55d44ea89aa0;  1 drivers
v0x55d44de8b840_0 .net "sum", 0 0, L_0x55d44ea892f0;  1 drivers
S_0x55d44de718d0 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44d62bcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44ddca9c0_0 .net "a", 3 0, L_0x55d44ea8c930;  1 drivers
v0x55d44ddcaac0_0 .net "b", 3 0, L_0x55d44ea8c9d0;  1 drivers
v0x55d44ddc7a70_0 .net "ca", 3 0, L_0x55d44ea8c7c0;  1 drivers
v0x55d44ddc7b30_0 .net "cin", 3 0, L_0x55d44ea8cac0;  1 drivers
v0x55d44ddc0ed0_0 .net "sum", 3 0, L_0x55d44ea8c720;  1 drivers
L_0x55d44ea8a720 .part L_0x55d44ea8c930, 0, 1;
L_0x55d44ea8a850 .part L_0x55d44ea8c9d0, 0, 1;
L_0x55d44ea8a980 .part L_0x55d44ea8cac0, 0, 1;
L_0x55d44ea8af50 .part L_0x55d44ea8c930, 1, 1;
L_0x55d44ea8b080 .part L_0x55d44ea8c9d0, 1, 1;
L_0x55d44ea8b1b0 .part L_0x55d44ea8cac0, 1, 1;
L_0x55d44ea8b8f0 .part L_0x55d44ea8c930, 2, 1;
L_0x55d44ea8ba20 .part L_0x55d44ea8c9d0, 2, 1;
L_0x55d44ea8bba0 .part L_0x55d44ea8cac0, 2, 1;
L_0x55d44ea8c170 .part L_0x55d44ea8c930, 3, 1;
L_0x55d44ea8c330 .part L_0x55d44ea8c9d0, 3, 1;
L_0x55d44ea8c4f0 .part L_0x55d44ea8cac0, 3, 1;
L_0x55d44ea8c720 .concat8 [ 1 1 1 1], L_0x55d44ea8a200, L_0x55d44ea8ab20, L_0x55d44ea8b390, L_0x55d44ea8bd40;
L_0x55d44ea8c7c0 .concat8 [ 1 1 1 1], L_0x55d44ea8a610, L_0x55d44ea8ae40, L_0x55d44ea8b7e0, L_0x55d44ea8c060;
S_0x55d44de64f80 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44de718d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea89c60 .functor XOR 1, L_0x55d44ea8a720, L_0x55d44ea8a850, C4<0>, C4<0>;
L_0x55d44ea8a200 .functor XOR 1, L_0x55d44ea89c60, L_0x55d44ea8a980, C4<0>, C4<0>;
L_0x55d44ea8a2c0 .functor AND 1, L_0x55d44ea8a720, L_0x55d44ea8a850, C4<1>, C4<1>;
L_0x55d44ea8a3d0 .functor AND 1, L_0x55d44ea8a720, L_0x55d44ea8a980, C4<1>, C4<1>;
L_0x55d44ea8a490 .functor OR 1, L_0x55d44ea8a2c0, L_0x55d44ea8a3d0, C4<0>, C4<0>;
L_0x55d44ea8a5a0 .functor AND 1, L_0x55d44ea8a980, L_0x55d44ea8a850, C4<1>, C4<1>;
L_0x55d44ea8a610 .functor OR 1, L_0x55d44ea8a490, L_0x55d44ea8a5a0, C4<0>, C4<0>;
v0x55d44de67fd0_0 .net *"_s0", 0 0, L_0x55d44ea89c60;  1 drivers
v0x55d44de5e3e0_0 .net *"_s10", 0 0, L_0x55d44ea8a5a0;  1 drivers
v0x55d44de5e4e0_0 .net *"_s4", 0 0, L_0x55d44ea8a2c0;  1 drivers
v0x55d44de5b490_0 .net *"_s6", 0 0, L_0x55d44ea8a3d0;  1 drivers
v0x55d44de5b550_0 .net *"_s8", 0 0, L_0x55d44ea8a490;  1 drivers
v0x55d44de58540_0 .net "a", 0 0, L_0x55d44ea8a720;  1 drivers
v0x55d44de58600_0 .net "b", 0 0, L_0x55d44ea8a850;  1 drivers
v0x55d44de4aee0_0 .net "ca", 0 0, L_0x55d44ea8a610;  1 drivers
v0x55d44de4afa0_0 .net "cin", 0 0, L_0x55d44ea8a980;  1 drivers
v0x55d44de48040_0 .net "sum", 0 0, L_0x55d44ea8a200;  1 drivers
S_0x55d44de3e590 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44de718d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea8aab0 .functor XOR 1, L_0x55d44ea8af50, L_0x55d44ea8b080, C4<0>, C4<0>;
L_0x55d44ea8ab20 .functor XOR 1, L_0x55d44ea8aab0, L_0x55d44ea8b1b0, C4<0>, C4<0>;
L_0x55d44ea8ab90 .functor AND 1, L_0x55d44ea8af50, L_0x55d44ea8b080, C4<1>, C4<1>;
L_0x55d44ea8ac00 .functor AND 1, L_0x55d44ea8af50, L_0x55d44ea8b1b0, C4<1>, C4<1>;
L_0x55d44ea8acc0 .functor OR 1, L_0x55d44ea8ab90, L_0x55d44ea8ac00, C4<0>, C4<0>;
L_0x55d44ea8add0 .functor AND 1, L_0x55d44ea8b1b0, L_0x55d44ea8b080, C4<1>, C4<1>;
L_0x55d44ea8ae40 .functor OR 1, L_0x55d44ea8acc0, L_0x55d44ea8add0, C4<0>, C4<0>;
v0x55d44de3b640_0 .net *"_s0", 0 0, L_0x55d44ea8aab0;  1 drivers
v0x55d44de3b720_0 .net *"_s10", 0 0, L_0x55d44ea8add0;  1 drivers
v0x55d44de31c40_0 .net *"_s4", 0 0, L_0x55d44ea8ab90;  1 drivers
v0x55d44de31d10_0 .net *"_s6", 0 0, L_0x55d44ea8ac00;  1 drivers
v0x55d44de2ecf0_0 .net *"_s8", 0 0, L_0x55d44ea8acc0;  1 drivers
v0x55d44de2ee20_0 .net "a", 0 0, L_0x55d44ea8af50;  1 drivers
v0x55d44de28150_0 .net "b", 0 0, L_0x55d44ea8b080;  1 drivers
v0x55d44de28210_0 .net "ca", 0 0, L_0x55d44ea8ae40;  1 drivers
v0x55d44de25200_0 .net "cin", 0 0, L_0x55d44ea8b1b0;  1 drivers
v0x55d44de222b0_0 .net "sum", 0 0, L_0x55d44ea8ab20;  1 drivers
S_0x55d44de17ca0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44de718d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea8b320 .functor XOR 1, L_0x55d44ea8b8f0, L_0x55d44ea8ba20, C4<0>, C4<0>;
L_0x55d44ea8b390 .functor XOR 1, L_0x55d44ea8b320, L_0x55d44ea8bba0, C4<0>, C4<0>;
L_0x55d44ea8b450 .functor AND 1, L_0x55d44ea8b8f0, L_0x55d44ea8ba20, C4<1>, C4<1>;
L_0x55d44ea8b560 .functor AND 1, L_0x55d44ea8b8f0, L_0x55d44ea8bba0, C4<1>, C4<1>;
L_0x55d44ea8b620 .functor OR 1, L_0x55d44ea8b450, L_0x55d44ea8b560, C4<0>, C4<0>;
L_0x55d44ea8b730 .functor AND 1, L_0x55d44ea8bba0, L_0x55d44ea8ba20, C4<1>, C4<1>;
L_0x55d44ea8b7e0 .functor OR 1, L_0x55d44ea8b620, L_0x55d44ea8b730, C4<0>, C4<0>;
v0x55d44de14d50_0 .net *"_s0", 0 0, L_0x55d44ea8b320;  1 drivers
v0x55d44de14e30_0 .net *"_s10", 0 0, L_0x55d44ea8b730;  1 drivers
v0x55d44de0b350_0 .net *"_s4", 0 0, L_0x55d44ea8b450;  1 drivers
v0x55d44de0b440_0 .net *"_s6", 0 0, L_0x55d44ea8b560;  1 drivers
v0x55d44de08400_0 .net *"_s8", 0 0, L_0x55d44ea8b620;  1 drivers
v0x55d44de08530_0 .net "a", 0 0, L_0x55d44ea8b8f0;  1 drivers
v0x55d44ddfea00_0 .net "b", 0 0, L_0x55d44ea8ba20;  1 drivers
v0x55d44ddfeaa0_0 .net "ca", 0 0, L_0x55d44ea8b7e0;  1 drivers
v0x55d44ddfbab0_0 .net "cin", 0 0, L_0x55d44ea8bba0;  1 drivers
v0x55d44ddfbb70_0 .net "sum", 0 0, L_0x55d44ea8b390;  1 drivers
S_0x55d44ddf4f10 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44de718d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea8bcd0 .functor XOR 1, L_0x55d44ea8c170, L_0x55d44ea8c330, C4<0>, C4<0>;
L_0x55d44ea8bd40 .functor XOR 1, L_0x55d44ea8bcd0, L_0x55d44ea8c4f0, C4<0>, C4<0>;
L_0x55d44ea8bdb0 .functor AND 1, L_0x55d44ea8c170, L_0x55d44ea8c330, C4<1>, C4<1>;
L_0x55d44ea8be20 .functor AND 1, L_0x55d44ea8c170, L_0x55d44ea8c4f0, C4<1>, C4<1>;
L_0x55d44ea8bee0 .functor OR 1, L_0x55d44ea8bdb0, L_0x55d44ea8be20, C4<0>, C4<0>;
L_0x55d44ea8bff0 .functor AND 1, L_0x55d44ea8c4f0, L_0x55d44ea8c330, C4<1>, C4<1>;
L_0x55d44ea8c060 .functor OR 1, L_0x55d44ea8bee0, L_0x55d44ea8bff0, C4<0>, C4<0>;
v0x55d44ddf1fc0_0 .net *"_s0", 0 0, L_0x55d44ea8bcd0;  1 drivers
v0x55d44ddf20c0_0 .net *"_s10", 0 0, L_0x55d44ea8bff0;  1 drivers
v0x55d44ddef070_0 .net *"_s4", 0 0, L_0x55d44ea8bdb0;  1 drivers
v0x55d44ddef160_0 .net *"_s6", 0 0, L_0x55d44ea8be20;  1 drivers
v0x55d44dde3c60_0 .net *"_s8", 0 0, L_0x55d44ea8bee0;  1 drivers
v0x55d44dde3d90_0 .net "a", 0 0, L_0x55d44ea8c170;  1 drivers
v0x55d44dde0d10_0 .net "b", 0 0, L_0x55d44ea8c330;  1 drivers
v0x55d44dde0dd0_0 .net "ca", 0 0, L_0x55d44ea8c060;  1 drivers
v0x55d44ddd7310_0 .net "cin", 0 0, L_0x55d44ea8c4f0;  1 drivers
v0x55d44ddd43c0_0 .net "sum", 0 0, L_0x55d44ea8bd40;  1 drivers
S_0x55d44ddbdf80 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44d62bcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dd22200_0 .net "a", 3 0, L_0x55d44ea8f2d0;  1 drivers
v0x55d44dd22300_0 .net "b", 3 0, L_0x55d44ea8f400;  1 drivers
v0x55d44dd1f2b0_0 .net "ca", 3 0, L_0x55d44ea8f160;  1 drivers
v0x55d44dd1f370_0 .net "cin", 3 0, L_0x55d44ea8f530;  1 drivers
v0x55d44dd13ea0_0 .net "sum", 3 0, L_0x55d44ea8f0c0;  1 drivers
L_0x55d44ea8d080 .part L_0x55d44ea8f2d0, 0, 1;
L_0x55d44ea8d1b0 .part L_0x55d44ea8f400, 0, 1;
L_0x55d44ea8d2e0 .part L_0x55d44ea8f530, 0, 1;
L_0x55d44ea8d8f0 .part L_0x55d44ea8f2d0, 1, 1;
L_0x55d44ea8da20 .part L_0x55d44ea8f400, 1, 1;
L_0x55d44ea8db50 .part L_0x55d44ea8f530, 1, 1;
L_0x55d44ea8e290 .part L_0x55d44ea8f2d0, 2, 1;
L_0x55d44ea8e3c0 .part L_0x55d44ea8f400, 2, 1;
L_0x55d44ea8e540 .part L_0x55d44ea8f530, 2, 1;
L_0x55d44ea8eb10 .part L_0x55d44ea8f2d0, 3, 1;
L_0x55d44ea8ecd0 .part L_0x55d44ea8f400, 3, 1;
L_0x55d44ea8ee90 .part L_0x55d44ea8f530, 3, 1;
L_0x55d44ea8f0c0 .concat8 [ 1 1 1 1], L_0x55d44ea8cb60, L_0x55d44ea8d480, L_0x55d44ea8dd30, L_0x55d44ea8e6e0;
L_0x55d44ea8f160 .concat8 [ 1 1 1 1], L_0x55d44ea8cf70, L_0x55d44ea8d7e0, L_0x55d44ea8e180, L_0x55d44ea8ea00;
S_0x55d44ddbb030 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44ddbdf80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea8c6b0 .functor XOR 1, L_0x55d44ea8d080, L_0x55d44ea8d1b0, C4<0>, C4<0>;
L_0x55d44ea8cb60 .functor XOR 1, L_0x55d44ea8c6b0, L_0x55d44ea8d2e0, C4<0>, C4<0>;
L_0x55d44ea8cc20 .functor AND 1, L_0x55d44ea8d080, L_0x55d44ea8d1b0, C4<1>, C4<1>;
L_0x55d44ea8cd30 .functor AND 1, L_0x55d44ea8d080, L_0x55d44ea8d2e0, C4<1>, C4<1>;
L_0x55d44ea8cdf0 .functor OR 1, L_0x55d44ea8cc20, L_0x55d44ea8cd30, C4<0>, C4<0>;
L_0x55d44ea8cf00 .functor AND 1, L_0x55d44ea8d2e0, L_0x55d44ea8d1b0, C4<1>, C4<1>;
L_0x55d44ea8cf70 .functor OR 1, L_0x55d44ea8cdf0, L_0x55d44ea8cf00, C4<0>, C4<0>;
v0x55d44ddb0a20_0 .net *"_s0", 0 0, L_0x55d44ea8c6b0;  1 drivers
v0x55d44ddb0b00_0 .net *"_s10", 0 0, L_0x55d44ea8cf00;  1 drivers
v0x55d44ddadad0_0 .net *"_s4", 0 0, L_0x55d44ea8cc20;  1 drivers
v0x55d44ddadbc0_0 .net *"_s6", 0 0, L_0x55d44ea8cd30;  1 drivers
v0x55d44dda40d0_0 .net *"_s8", 0 0, L_0x55d44ea8cdf0;  1 drivers
v0x55d44dda4200_0 .net "a", 0 0, L_0x55d44ea8d080;  1 drivers
v0x55d44dda1180_0 .net "b", 0 0, L_0x55d44ea8d1b0;  1 drivers
v0x55d44dda1220_0 .net "ca", 0 0, L_0x55d44ea8cf70;  1 drivers
v0x55d44dd97780_0 .net "cin", 0 0, L_0x55d44ea8d2e0;  1 drivers
v0x55d44dd94830_0 .net "sum", 0 0, L_0x55d44ea8cb60;  1 drivers
S_0x55d44dd8dc90 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44ddbdf80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea8d410 .functor XOR 1, L_0x55d44ea8d8f0, L_0x55d44ea8da20, C4<0>, C4<0>;
L_0x55d44ea8d480 .functor XOR 1, L_0x55d44ea8d410, L_0x55d44ea8db50, C4<0>, C4<0>;
L_0x55d44ea8d4f0 .functor AND 1, L_0x55d44ea8d8f0, L_0x55d44ea8da20, C4<1>, C4<1>;
L_0x55d44ea8d560 .functor AND 1, L_0x55d44ea8d8f0, L_0x55d44ea8db50, C4<1>, C4<1>;
L_0x55d44ea8d620 .functor OR 1, L_0x55d44ea8d4f0, L_0x55d44ea8d560, C4<0>, C4<0>;
L_0x55d44ea8d730 .functor AND 1, L_0x55d44ea8db50, L_0x55d44ea8da20, C4<1>, C4<1>;
L_0x55d44ea8d7e0 .functor OR 1, L_0x55d44ea8d620, L_0x55d44ea8d730, C4<0>, C4<0>;
v0x55d44dd8ad40_0 .net *"_s0", 0 0, L_0x55d44ea8d410;  1 drivers
v0x55d44dd8ae20_0 .net *"_s10", 0 0, L_0x55d44ea8d730;  1 drivers
v0x55d44dd87df0_0 .net *"_s4", 0 0, L_0x55d44ea8d4f0;  1 drivers
v0x55d44dd87ec0_0 .net *"_s6", 0 0, L_0x55d44ea8d560;  1 drivers
v0x55d44dd7b120_0 .net *"_s8", 0 0, L_0x55d44ea8d620;  1 drivers
v0x55d44dd7b250_0 .net "a", 0 0, L_0x55d44ea8d8f0;  1 drivers
v0x55d44dd781d0_0 .net "b", 0 0, L_0x55d44ea8da20;  1 drivers
v0x55d44dd78290_0 .net "ca", 0 0, L_0x55d44ea8d7e0;  1 drivers
v0x55d44dd6e7d0_0 .net "cin", 0 0, L_0x55d44ea8db50;  1 drivers
v0x55d44dd6e890_0 .net "sum", 0 0, L_0x55d44ea8d480;  1 drivers
S_0x55d44dd6b880 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44ddbdf80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea8dcc0 .functor XOR 1, L_0x55d44ea8e290, L_0x55d44ea8e3c0, C4<0>, C4<0>;
L_0x55d44ea8dd30 .functor XOR 1, L_0x55d44ea8dcc0, L_0x55d44ea8e540, C4<0>, C4<0>;
L_0x55d44ea8ddf0 .functor AND 1, L_0x55d44ea8e290, L_0x55d44ea8e3c0, C4<1>, C4<1>;
L_0x55d44ea8df00 .functor AND 1, L_0x55d44ea8e290, L_0x55d44ea8e540, C4<1>, C4<1>;
L_0x55d44ea8dfc0 .functor OR 1, L_0x55d44ea8ddf0, L_0x55d44ea8df00, C4<0>, C4<0>;
L_0x55d44ea8e0d0 .functor AND 1, L_0x55d44ea8e540, L_0x55d44ea8e3c0, C4<1>, C4<1>;
L_0x55d44ea8e180 .functor OR 1, L_0x55d44ea8dfc0, L_0x55d44ea8e0d0, C4<0>, C4<0>;
v0x55d44dd61e80_0 .net *"_s0", 0 0, L_0x55d44ea8dcc0;  1 drivers
v0x55d44dd61f60_0 .net *"_s10", 0 0, L_0x55d44ea8e0d0;  1 drivers
v0x55d44dd5ef30_0 .net *"_s4", 0 0, L_0x55d44ea8ddf0;  1 drivers
v0x55d44dd5f020_0 .net *"_s6", 0 0, L_0x55d44ea8df00;  1 drivers
v0x55d44dd58390_0 .net *"_s8", 0 0, L_0x55d44ea8dfc0;  1 drivers
v0x55d44dd584c0_0 .net "a", 0 0, L_0x55d44ea8e290;  1 drivers
v0x55d44dd55440_0 .net "b", 0 0, L_0x55d44ea8e3c0;  1 drivers
v0x55d44dd554e0_0 .net "ca", 0 0, L_0x55d44ea8e180;  1 drivers
v0x55d44dd524f0_0 .net "cin", 0 0, L_0x55d44ea8e540;  1 drivers
v0x55d44dd47ee0_0 .net "sum", 0 0, L_0x55d44ea8dd30;  1 drivers
S_0x55d44dd44f90 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44ddbdf80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea8e670 .functor XOR 1, L_0x55d44ea8eb10, L_0x55d44ea8ecd0, C4<0>, C4<0>;
L_0x55d44ea8e6e0 .functor XOR 1, L_0x55d44ea8e670, L_0x55d44ea8ee90, C4<0>, C4<0>;
L_0x55d44ea8e750 .functor AND 1, L_0x55d44ea8eb10, L_0x55d44ea8ecd0, C4<1>, C4<1>;
L_0x55d44ea8e7c0 .functor AND 1, L_0x55d44ea8eb10, L_0x55d44ea8ee90, C4<1>, C4<1>;
L_0x55d44ea8e880 .functor OR 1, L_0x55d44ea8e750, L_0x55d44ea8e7c0, C4<0>, C4<0>;
L_0x55d44ea8e990 .functor AND 1, L_0x55d44ea8ee90, L_0x55d44ea8ecd0, C4<1>, C4<1>;
L_0x55d44ea8ea00 .functor OR 1, L_0x55d44ea8e880, L_0x55d44ea8e990, C4<0>, C4<0>;
v0x55d44dd3b590_0 .net *"_s0", 0 0, L_0x55d44ea8e670;  1 drivers
v0x55d44dd3b690_0 .net *"_s10", 0 0, L_0x55d44ea8e990;  1 drivers
v0x55d44dd38640_0 .net *"_s4", 0 0, L_0x55d44ea8e750;  1 drivers
v0x55d44dd38730_0 .net *"_s6", 0 0, L_0x55d44ea8e7c0;  1 drivers
v0x55d44dd2ec40_0 .net *"_s8", 0 0, L_0x55d44ea8e880;  1 drivers
v0x55d44dd2ed70_0 .net "a", 0 0, L_0x55d44ea8eb10;  1 drivers
v0x55d44dd2bcf0_0 .net "b", 0 0, L_0x55d44ea8ecd0;  1 drivers
v0x55d44dd2bdb0_0 .net "ca", 0 0, L_0x55d44ea8ea00;  1 drivers
v0x55d44dd25150_0 .net "cin", 0 0, L_0x55d44ea8ee90;  1 drivers
v0x55d44dd25210_0 .net "sum", 0 0, L_0x55d44ea8e6e0;  1 drivers
S_0x55d44dcfac00 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44d649c20;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44da2d240_0 .net "a", 15 0, L_0x55d44ea9a7e0;  1 drivers
v0x55d44da2d340_0 .net "b", 15 0, L_0x55d44ea9a8d0;  1 drivers
v0x55d44da2a2f0_0 .net "ca", 15 0, L_0x55d44ea9a580;  1 drivers
v0x55d44da2a3e0_0 .net "cin", 15 0, L_0x55d44ea9a9c0;  1 drivers
v0x55d44da208f0_0 .net "sum", 15 0, L_0x55d44ea9a4e0;  1 drivers
L_0x55d44ea922f0 .part L_0x55d44ea9a7e0, 0, 4;
L_0x55d44ea92390 .part L_0x55d44ea9a8d0, 0, 4;
L_0x55d44ea92430 .part L_0x55d44ea9a9c0, 0, 4;
L_0x55d44ea94c80 .part L_0x55d44ea9a7e0, 4, 4;
L_0x55d44ea94d70 .part L_0x55d44ea9a8d0, 4, 4;
L_0x55d44ea94e60 .part L_0x55d44ea9a9c0, 4, 4;
L_0x55d44ea97740 .part L_0x55d44ea9a7e0, 8, 4;
L_0x55d44ea977e0 .part L_0x55d44ea9a8d0, 8, 4;
L_0x55d44ea978d0 .part L_0x55d44ea9a9c0, 8, 4;
L_0x55d44ea9a0e0 .part L_0x55d44ea9a7e0, 12, 4;
L_0x55d44ea9a210 .part L_0x55d44ea9a8d0, 12, 4;
L_0x55d44ea9a340 .part L_0x55d44ea9a9c0, 12, 4;
L_0x55d44ea9a4e0 .concat8 [ 4 4 4 4], L_0x55d44ea920e0, L_0x55d44ea94a70, L_0x55d44ea97530, L_0x55d44ea99ed0;
L_0x55d44ea9a580 .concat8 [ 4 4 4 4], L_0x55d44ea92180, L_0x55d44ea94b10, L_0x55d44ea975d0, L_0x55d44ea99f70;
S_0x55d44dcf7cb0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44dcfac00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dc552c0_0 .net "a", 3 0, L_0x55d44ea922f0;  1 drivers
v0x55d44dc553c0_0 .net "b", 3 0, L_0x55d44ea92390;  1 drivers
v0x55d44dc52370_0 .net "ca", 3 0, L_0x55d44ea92180;  1 drivers
v0x55d44dc52430_0 .net "cin", 3 0, L_0x55d44ea92430;  1 drivers
v0x55d44dc4f420_0 .net "sum", 3 0, L_0x55d44ea920e0;  1 drivers
L_0x55d44ea900a0 .part L_0x55d44ea922f0, 0, 1;
L_0x55d44ea901d0 .part L_0x55d44ea92390, 0, 1;
L_0x55d44ea90300 .part L_0x55d44ea92430, 0, 1;
L_0x55d44ea90910 .part L_0x55d44ea922f0, 1, 1;
L_0x55d44ea90a40 .part L_0x55d44ea92390, 1, 1;
L_0x55d44ea90b70 .part L_0x55d44ea92430, 1, 1;
L_0x55d44ea912b0 .part L_0x55d44ea922f0, 2, 1;
L_0x55d44ea913e0 .part L_0x55d44ea92390, 2, 1;
L_0x55d44ea91560 .part L_0x55d44ea92430, 2, 1;
L_0x55d44ea91b30 .part L_0x55d44ea922f0, 3, 1;
L_0x55d44ea91cf0 .part L_0x55d44ea92390, 3, 1;
L_0x55d44ea91eb0 .part L_0x55d44ea92430, 3, 1;
L_0x55d44ea920e0 .concat8 [ 1 1 1 1], L_0x55d44ea8f050, L_0x55d44ea904a0, L_0x55d44ea90d50, L_0x55d44ea91700;
L_0x55d44ea92180 .concat8 [ 1 1 1 1], L_0x55d44ea8ff90, L_0x55d44ea90800, L_0x55d44ea911a0, L_0x55d44ea91a20;
S_0x55d44dcee1c0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dcf7cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea8f660 .functor XOR 1, L_0x55d44ea900a0, L_0x55d44ea901d0, C4<0>, C4<0>;
L_0x55d44ea8f050 .functor XOR 1, L_0x55d44ea8f660, L_0x55d44ea90300, C4<0>, C4<0>;
L_0x55d44ea8fc00 .functor AND 1, L_0x55d44ea900a0, L_0x55d44ea901d0, C4<1>, C4<1>;
L_0x55d44ea8fd10 .functor AND 1, L_0x55d44ea900a0, L_0x55d44ea90300, C4<1>, C4<1>;
L_0x55d44ea8fdd0 .functor OR 1, L_0x55d44ea8fc00, L_0x55d44ea8fd10, C4<0>, C4<0>;
L_0x55d44ea8fee0 .functor AND 1, L_0x55d44ea90300, L_0x55d44ea901d0, C4<1>, C4<1>;
L_0x55d44ea8ff90 .functor OR 1, L_0x55d44ea8fdd0, L_0x55d44ea8fee0, C4<0>, C4<0>;
v0x55d44dcf1210_0 .net *"_s0", 0 0, L_0x55d44ea8f660;  1 drivers
v0x55d44dceb270_0 .net *"_s10", 0 0, L_0x55d44ea8fee0;  1 drivers
v0x55d44dceb350_0 .net *"_s4", 0 0, L_0x55d44ea8fc00;  1 drivers
v0x55d44dce0c60_0 .net *"_s6", 0 0, L_0x55d44ea8fd10;  1 drivers
v0x55d44dce0d40_0 .net *"_s8", 0 0, L_0x55d44ea8fdd0;  1 drivers
v0x55d44dcddd10_0 .net "a", 0 0, L_0x55d44ea900a0;  1 drivers
v0x55d44dcdddd0_0 .net "b", 0 0, L_0x55d44ea901d0;  1 drivers
v0x55d44dcd4310_0 .net "ca", 0 0, L_0x55d44ea8ff90;  1 drivers
v0x55d44dcd43d0_0 .net "cin", 0 0, L_0x55d44ea90300;  1 drivers
v0x55d44dcd1470_0 .net "sum", 0 0, L_0x55d44ea8f050;  1 drivers
S_0x55d44dcc79c0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dcf7cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea90430 .functor XOR 1, L_0x55d44ea90910, L_0x55d44ea90a40, C4<0>, C4<0>;
L_0x55d44ea904a0 .functor XOR 1, L_0x55d44ea90430, L_0x55d44ea90b70, C4<0>, C4<0>;
L_0x55d44ea90510 .functor AND 1, L_0x55d44ea90910, L_0x55d44ea90a40, C4<1>, C4<1>;
L_0x55d44ea90580 .functor AND 1, L_0x55d44ea90910, L_0x55d44ea90b70, C4<1>, C4<1>;
L_0x55d44ea90640 .functor OR 1, L_0x55d44ea90510, L_0x55d44ea90580, C4<0>, C4<0>;
L_0x55d44ea90750 .functor AND 1, L_0x55d44ea90b70, L_0x55d44ea90a40, C4<1>, C4<1>;
L_0x55d44ea90800 .functor OR 1, L_0x55d44ea90640, L_0x55d44ea90750, C4<0>, C4<0>;
v0x55d44dcc4a70_0 .net *"_s0", 0 0, L_0x55d44ea90430;  1 drivers
v0x55d44dcc4b50_0 .net *"_s10", 0 0, L_0x55d44ea90750;  1 drivers
v0x55d44dcbded0_0 .net *"_s4", 0 0, L_0x55d44ea90510;  1 drivers
v0x55d44dcbdfa0_0 .net *"_s6", 0 0, L_0x55d44ea90580;  1 drivers
v0x55d44dcbaf80_0 .net *"_s8", 0 0, L_0x55d44ea90640;  1 drivers
v0x55d44dcbb0b0_0 .net "a", 0 0, L_0x55d44ea90910;  1 drivers
v0x55d44dcb8030_0 .net "b", 0 0, L_0x55d44ea90a40;  1 drivers
v0x55d44dcb80f0_0 .net "ca", 0 0, L_0x55d44ea90800;  1 drivers
v0x55d44dcab2a0_0 .net "cin", 0 0, L_0x55d44ea90b70;  1 drivers
v0x55d44dca8350_0 .net "sum", 0 0, L_0x55d44ea904a0;  1 drivers
S_0x55d44dc9e950 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dcf7cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea90ce0 .functor XOR 1, L_0x55d44ea912b0, L_0x55d44ea913e0, C4<0>, C4<0>;
L_0x55d44ea90d50 .functor XOR 1, L_0x55d44ea90ce0, L_0x55d44ea91560, C4<0>, C4<0>;
L_0x55d44ea90e10 .functor AND 1, L_0x55d44ea912b0, L_0x55d44ea913e0, C4<1>, C4<1>;
L_0x55d44ea90f20 .functor AND 1, L_0x55d44ea912b0, L_0x55d44ea91560, C4<1>, C4<1>;
L_0x55d44ea90fe0 .functor OR 1, L_0x55d44ea90e10, L_0x55d44ea90f20, C4<0>, C4<0>;
L_0x55d44ea910f0 .functor AND 1, L_0x55d44ea91560, L_0x55d44ea913e0, C4<1>, C4<1>;
L_0x55d44ea911a0 .functor OR 1, L_0x55d44ea90fe0, L_0x55d44ea910f0, C4<0>, C4<0>;
v0x55d44dc9ba00_0 .net *"_s0", 0 0, L_0x55d44ea90ce0;  1 drivers
v0x55d44dc9bae0_0 .net *"_s10", 0 0, L_0x55d44ea910f0;  1 drivers
v0x55d44dc92000_0 .net *"_s4", 0 0, L_0x55d44ea90e10;  1 drivers
v0x55d44dc920f0_0 .net *"_s6", 0 0, L_0x55d44ea90f20;  1 drivers
v0x55d44dc8f0b0_0 .net *"_s8", 0 0, L_0x55d44ea90fe0;  1 drivers
v0x55d44dc8f1e0_0 .net "a", 0 0, L_0x55d44ea912b0;  1 drivers
v0x55d44dc88510_0 .net "b", 0 0, L_0x55d44ea913e0;  1 drivers
v0x55d44dc885b0_0 .net "ca", 0 0, L_0x55d44ea911a0;  1 drivers
v0x55d44dc855c0_0 .net "cin", 0 0, L_0x55d44ea91560;  1 drivers
v0x55d44dc85680_0 .net "sum", 0 0, L_0x55d44ea90d50;  1 drivers
S_0x55d44dc82670 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dcf7cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea91690 .functor XOR 1, L_0x55d44ea91b30, L_0x55d44ea91cf0, C4<0>, C4<0>;
L_0x55d44ea91700 .functor XOR 1, L_0x55d44ea91690, L_0x55d44ea91eb0, C4<0>, C4<0>;
L_0x55d44ea91770 .functor AND 1, L_0x55d44ea91b30, L_0x55d44ea91cf0, C4<1>, C4<1>;
L_0x55d44ea917e0 .functor AND 1, L_0x55d44ea91b30, L_0x55d44ea91eb0, C4<1>, C4<1>;
L_0x55d44ea918a0 .functor OR 1, L_0x55d44ea91770, L_0x55d44ea917e0, C4<0>, C4<0>;
L_0x55d44ea919b0 .functor AND 1, L_0x55d44ea91eb0, L_0x55d44ea91cf0, C4<1>, C4<1>;
L_0x55d44ea91a20 .functor OR 1, L_0x55d44ea918a0, L_0x55d44ea919b0, C4<0>, C4<0>;
v0x55d44dc78050_0 .net *"_s0", 0 0, L_0x55d44ea91690;  1 drivers
v0x55d44dc78130_0 .net *"_s10", 0 0, L_0x55d44ea919b0;  1 drivers
v0x55d44dc75100_0 .net *"_s4", 0 0, L_0x55d44ea91770;  1 drivers
v0x55d44dc751d0_0 .net *"_s6", 0 0, L_0x55d44ea917e0;  1 drivers
v0x55d44dc6b700_0 .net *"_s8", 0 0, L_0x55d44ea918a0;  1 drivers
v0x55d44dc6b830_0 .net "a", 0 0, L_0x55d44ea91b30;  1 drivers
v0x55d44dc687b0_0 .net "b", 0 0, L_0x55d44ea91cf0;  1 drivers
v0x55d44dc68870_0 .net "ca", 0 0, L_0x55d44ea91a20;  1 drivers
v0x55d44dc5edb0_0 .net "cin", 0 0, L_0x55d44ea91eb0;  1 drivers
v0x55d44dc5be60_0 .net "sum", 0 0, L_0x55d44ea91700;  1 drivers
S_0x55d44dc44010 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44dcfac00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dba6e00_0 .net "a", 3 0, L_0x55d44ea94c80;  1 drivers
v0x55d44dba6f00_0 .net "b", 3 0, L_0x55d44ea94d70;  1 drivers
v0x55d44dba3eb0_0 .net "ca", 3 0, L_0x55d44ea94b10;  1 drivers
v0x55d44dba3f70_0 .net "cin", 3 0, L_0x55d44ea94e60;  1 drivers
v0x55d44db9a4b0_0 .net "sum", 3 0, L_0x55d44ea94a70;  1 drivers
L_0x55d44ea92a30 .part L_0x55d44ea94c80, 0, 1;
L_0x55d44ea92b60 .part L_0x55d44ea94d70, 0, 1;
L_0x55d44ea92c90 .part L_0x55d44ea94e60, 0, 1;
L_0x55d44ea932a0 .part L_0x55d44ea94c80, 1, 1;
L_0x55d44ea933d0 .part L_0x55d44ea94d70, 1, 1;
L_0x55d44ea93500 .part L_0x55d44ea94e60, 1, 1;
L_0x55d44ea93c40 .part L_0x55d44ea94c80, 2, 1;
L_0x55d44ea93d70 .part L_0x55d44ea94d70, 2, 1;
L_0x55d44ea93ef0 .part L_0x55d44ea94e60, 2, 1;
L_0x55d44ea944c0 .part L_0x55d44ea94c80, 3, 1;
L_0x55d44ea94680 .part L_0x55d44ea94d70, 3, 1;
L_0x55d44ea94840 .part L_0x55d44ea94e60, 3, 1;
L_0x55d44ea94a70 .concat8 [ 1 1 1 1], L_0x55d44ea924d0, L_0x55d44ea92e30, L_0x55d44ea936e0, L_0x55d44ea94090;
L_0x55d44ea94b10 .concat8 [ 1 1 1 1], L_0x55d44ea92920, L_0x55d44ea93190, L_0x55d44ea93b30, L_0x55d44ea943b0;
S_0x55d44dc410c0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dc44010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea92070 .functor XOR 1, L_0x55d44ea92a30, L_0x55d44ea92b60, C4<0>, C4<0>;
L_0x55d44ea924d0 .functor XOR 1, L_0x55d44ea92070, L_0x55d44ea92c90, C4<0>, C4<0>;
L_0x55d44ea92590 .functor AND 1, L_0x55d44ea92a30, L_0x55d44ea92b60, C4<1>, C4<1>;
L_0x55d44ea926a0 .functor AND 1, L_0x55d44ea92a30, L_0x55d44ea92c90, C4<1>, C4<1>;
L_0x55d44ea92760 .functor OR 1, L_0x55d44ea92590, L_0x55d44ea926a0, C4<0>, C4<0>;
L_0x55d44ea92870 .functor AND 1, L_0x55d44ea92c90, L_0x55d44ea92b60, C4<1>, C4<1>;
L_0x55d44ea92920 .functor OR 1, L_0x55d44ea92760, L_0x55d44ea92870, C4<0>, C4<0>;
v0x55d44dc376c0_0 .net *"_s0", 0 0, L_0x55d44ea92070;  1 drivers
v0x55d44dc377a0_0 .net *"_s10", 0 0, L_0x55d44ea92870;  1 drivers
v0x55d44dc34770_0 .net *"_s4", 0 0, L_0x55d44ea92590;  1 drivers
v0x55d44dc34860_0 .net *"_s6", 0 0, L_0x55d44ea926a0;  1 drivers
v0x55d44dc2ad70_0 .net *"_s8", 0 0, L_0x55d44ea92760;  1 drivers
v0x55d44dc2aea0_0 .net "a", 0 0, L_0x55d44ea92a30;  1 drivers
v0x55d44dc27e20_0 .net "b", 0 0, L_0x55d44ea92b60;  1 drivers
v0x55d44dc27ec0_0 .net "ca", 0 0, L_0x55d44ea92920;  1 drivers
v0x55d44dc21280_0 .net "cin", 0 0, L_0x55d44ea92c90;  1 drivers
v0x55d44dc1e330_0 .net "sum", 0 0, L_0x55d44ea924d0;  1 drivers
S_0x55d44dc1b3e0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dc44010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea92dc0 .functor XOR 1, L_0x55d44ea932a0, L_0x55d44ea933d0, C4<0>, C4<0>;
L_0x55d44ea92e30 .functor XOR 1, L_0x55d44ea92dc0, L_0x55d44ea93500, C4<0>, C4<0>;
L_0x55d44ea92ea0 .functor AND 1, L_0x55d44ea932a0, L_0x55d44ea933d0, C4<1>, C4<1>;
L_0x55d44ea92f10 .functor AND 1, L_0x55d44ea932a0, L_0x55d44ea93500, C4<1>, C4<1>;
L_0x55d44ea92fd0 .functor OR 1, L_0x55d44ea92ea0, L_0x55d44ea92f10, C4<0>, C4<0>;
L_0x55d44ea930e0 .functor AND 1, L_0x55d44ea93500, L_0x55d44ea933d0, C4<1>, C4<1>;
L_0x55d44ea93190 .functor OR 1, L_0x55d44ea92fd0, L_0x55d44ea930e0, C4<0>, C4<0>;
v0x55d44dc10dd0_0 .net *"_s0", 0 0, L_0x55d44ea92dc0;  1 drivers
v0x55d44dc10eb0_0 .net *"_s10", 0 0, L_0x55d44ea930e0;  1 drivers
v0x55d44dc0de80_0 .net *"_s4", 0 0, L_0x55d44ea92ea0;  1 drivers
v0x55d44dc0df50_0 .net *"_s6", 0 0, L_0x55d44ea92f10;  1 drivers
v0x55d44dc04480_0 .net *"_s8", 0 0, L_0x55d44ea92fd0;  1 drivers
v0x55d44dc045b0_0 .net "a", 0 0, L_0x55d44ea932a0;  1 drivers
v0x55d44dc01530_0 .net "b", 0 0, L_0x55d44ea933d0;  1 drivers
v0x55d44dc015f0_0 .net "ca", 0 0, L_0x55d44ea93190;  1 drivers
v0x55d44dbf7b30_0 .net "cin", 0 0, L_0x55d44ea93500;  1 drivers
v0x55d44dbf7bf0_0 .net "sum", 0 0, L_0x55d44ea92e30;  1 drivers
S_0x55d44dbf4be0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dc44010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea93670 .functor XOR 1, L_0x55d44ea93c40, L_0x55d44ea93d70, C4<0>, C4<0>;
L_0x55d44ea936e0 .functor XOR 1, L_0x55d44ea93670, L_0x55d44ea93ef0, C4<0>, C4<0>;
L_0x55d44ea937a0 .functor AND 1, L_0x55d44ea93c40, L_0x55d44ea93d70, C4<1>, C4<1>;
L_0x55d44ea938b0 .functor AND 1, L_0x55d44ea93c40, L_0x55d44ea93ef0, C4<1>, C4<1>;
L_0x55d44ea93970 .functor OR 1, L_0x55d44ea937a0, L_0x55d44ea938b0, C4<0>, C4<0>;
L_0x55d44ea93a80 .functor AND 1, L_0x55d44ea93ef0, L_0x55d44ea93d70, C4<1>, C4<1>;
L_0x55d44ea93b30 .functor OR 1, L_0x55d44ea93970, L_0x55d44ea93a80, C4<0>, C4<0>;
v0x55d44dbee040_0 .net *"_s0", 0 0, L_0x55d44ea93670;  1 drivers
v0x55d44dbee120_0 .net *"_s10", 0 0, L_0x55d44ea93a80;  1 drivers
v0x55d44dbeb0f0_0 .net *"_s4", 0 0, L_0x55d44ea937a0;  1 drivers
v0x55d44dbeb1e0_0 .net *"_s6", 0 0, L_0x55d44ea938b0;  1 drivers
v0x55d44dbe81a0_0 .net *"_s8", 0 0, L_0x55d44ea93970;  1 drivers
v0x55d44dbe82d0_0 .net "a", 0 0, L_0x55d44ea93c40;  1 drivers
v0x55d44dbda040_0 .net "b", 0 0, L_0x55d44ea93d70;  1 drivers
v0x55d44dbda0e0_0 .net "ca", 0 0, L_0x55d44ea93b30;  1 drivers
v0x55d44dbd70f0_0 .net "cin", 0 0, L_0x55d44ea93ef0;  1 drivers
v0x55d44dbcd6f0_0 .net "sum", 0 0, L_0x55d44ea936e0;  1 drivers
S_0x55d44dbca7a0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dc44010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea94020 .functor XOR 1, L_0x55d44ea944c0, L_0x55d44ea94680, C4<0>, C4<0>;
L_0x55d44ea94090 .functor XOR 1, L_0x55d44ea94020, L_0x55d44ea94840, C4<0>, C4<0>;
L_0x55d44ea94100 .functor AND 1, L_0x55d44ea944c0, L_0x55d44ea94680, C4<1>, C4<1>;
L_0x55d44ea94170 .functor AND 1, L_0x55d44ea944c0, L_0x55d44ea94840, C4<1>, C4<1>;
L_0x55d44ea94230 .functor OR 1, L_0x55d44ea94100, L_0x55d44ea94170, C4<0>, C4<0>;
L_0x55d44ea94340 .functor AND 1, L_0x55d44ea94840, L_0x55d44ea94680, C4<1>, C4<1>;
L_0x55d44ea943b0 .functor OR 1, L_0x55d44ea94230, L_0x55d44ea94340, C4<0>, C4<0>;
v0x55d44dbc0da0_0 .net *"_s0", 0 0, L_0x55d44ea94020;  1 drivers
v0x55d44dbc0ea0_0 .net *"_s10", 0 0, L_0x55d44ea94340;  1 drivers
v0x55d44dbbde50_0 .net *"_s4", 0 0, L_0x55d44ea94100;  1 drivers
v0x55d44dbbdf40_0 .net *"_s6", 0 0, L_0x55d44ea94170;  1 drivers
v0x55d44dbb72b0_0 .net *"_s8", 0 0, L_0x55d44ea94230;  1 drivers
v0x55d44dbb73e0_0 .net "a", 0 0, L_0x55d44ea944c0;  1 drivers
v0x55d44dbb4360_0 .net "b", 0 0, L_0x55d44ea94680;  1 drivers
v0x55d44dbb4420_0 .net "ca", 0 0, L_0x55d44ea943b0;  1 drivers
v0x55d44dbb1410_0 .net "cin", 0 0, L_0x55d44ea94840;  1 drivers
v0x55d44dbb14d0_0 .net "sum", 0 0, L_0x55d44ea94090;  1 drivers
S_0x55d44db97560 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44dcfac00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44daf06b0_0 .net "a", 3 0, L_0x55d44ea97740;  1 drivers
v0x55d44daf07b0_0 .net "b", 3 0, L_0x55d44ea977e0;  1 drivers
v0x55d44daed760_0 .net "ca", 3 0, L_0x55d44ea975d0;  1 drivers
v0x55d44daed820_0 .net "cin", 3 0, L_0x55d44ea978d0;  1 drivers
v0x55d44dae6bc0_0 .net "sum", 3 0, L_0x55d44ea97530;  1 drivers
L_0x55d44ea954f0 .part L_0x55d44ea97740, 0, 1;
L_0x55d44ea95620 .part L_0x55d44ea977e0, 0, 1;
L_0x55d44ea95750 .part L_0x55d44ea978d0, 0, 1;
L_0x55d44ea95d60 .part L_0x55d44ea97740, 1, 1;
L_0x55d44ea95e90 .part L_0x55d44ea977e0, 1, 1;
L_0x55d44ea95fc0 .part L_0x55d44ea978d0, 1, 1;
L_0x55d44ea96700 .part L_0x55d44ea97740, 2, 1;
L_0x55d44ea96830 .part L_0x55d44ea977e0, 2, 1;
L_0x55d44ea969b0 .part L_0x55d44ea978d0, 2, 1;
L_0x55d44ea96f80 .part L_0x55d44ea97740, 3, 1;
L_0x55d44ea97140 .part L_0x55d44ea977e0, 3, 1;
L_0x55d44ea97300 .part L_0x55d44ea978d0, 3, 1;
L_0x55d44ea97530 .concat8 [ 1 1 1 1], L_0x55d44ea94f90, L_0x55d44ea958f0, L_0x55d44ea961a0, L_0x55d44ea96b50;
L_0x55d44ea975d0 .concat8 [ 1 1 1 1], L_0x55d44ea953e0, L_0x55d44ea95c50, L_0x55d44ea965f0, L_0x55d44ea96e70;
S_0x55d44db8db60 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44db97560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea94a00 .functor XOR 1, L_0x55d44ea954f0, L_0x55d44ea95620, C4<0>, C4<0>;
L_0x55d44ea94f90 .functor XOR 1, L_0x55d44ea94a00, L_0x55d44ea95750, C4<0>, C4<0>;
L_0x55d44ea95050 .functor AND 1, L_0x55d44ea954f0, L_0x55d44ea95620, C4<1>, C4<1>;
L_0x55d44ea95160 .functor AND 1, L_0x55d44ea954f0, L_0x55d44ea95750, C4<1>, C4<1>;
L_0x55d44ea95220 .functor OR 1, L_0x55d44ea95050, L_0x55d44ea95160, C4<0>, C4<0>;
L_0x55d44ea95330 .functor AND 1, L_0x55d44ea95750, L_0x55d44ea95620, C4<1>, C4<1>;
L_0x55d44ea953e0 .functor OR 1, L_0x55d44ea95220, L_0x55d44ea95330, C4<0>, C4<0>;
v0x55d44db8ac90_0 .net *"_s0", 0 0, L_0x55d44ea94a00;  1 drivers
v0x55d44db84070_0 .net *"_s10", 0 0, L_0x55d44ea95330;  1 drivers
v0x55d44db84150_0 .net *"_s4", 0 0, L_0x55d44ea95050;  1 drivers
v0x55d44db81120_0 .net *"_s6", 0 0, L_0x55d44ea95160;  1 drivers
v0x55d44db81200_0 .net *"_s8", 0 0, L_0x55d44ea95220;  1 drivers
v0x55d44db7e1d0_0 .net "a", 0 0, L_0x55d44ea954f0;  1 drivers
v0x55d44db7e290_0 .net "b", 0 0, L_0x55d44ea95620;  1 drivers
v0x55d44db72dc0_0 .net "ca", 0 0, L_0x55d44ea953e0;  1 drivers
v0x55d44db72e80_0 .net "cin", 0 0, L_0x55d44ea95750;  1 drivers
v0x55d44db6ff20_0 .net "sum", 0 0, L_0x55d44ea94f90;  1 drivers
S_0x55d44db66470 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44db97560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea95880 .functor XOR 1, L_0x55d44ea95d60, L_0x55d44ea95e90, C4<0>, C4<0>;
L_0x55d44ea958f0 .functor XOR 1, L_0x55d44ea95880, L_0x55d44ea95fc0, C4<0>, C4<0>;
L_0x55d44ea95960 .functor AND 1, L_0x55d44ea95d60, L_0x55d44ea95e90, C4<1>, C4<1>;
L_0x55d44ea959d0 .functor AND 1, L_0x55d44ea95d60, L_0x55d44ea95fc0, C4<1>, C4<1>;
L_0x55d44ea95a90 .functor OR 1, L_0x55d44ea95960, L_0x55d44ea959d0, C4<0>, C4<0>;
L_0x55d44ea95ba0 .functor AND 1, L_0x55d44ea95fc0, L_0x55d44ea95e90, C4<1>, C4<1>;
L_0x55d44ea95c50 .functor OR 1, L_0x55d44ea95a90, L_0x55d44ea95ba0, C4<0>, C4<0>;
v0x55d44db63520_0 .net *"_s0", 0 0, L_0x55d44ea95880;  1 drivers
v0x55d44db63600_0 .net *"_s10", 0 0, L_0x55d44ea95ba0;  1 drivers
v0x55d44db59b20_0 .net *"_s4", 0 0, L_0x55d44ea95960;  1 drivers
v0x55d44db59bf0_0 .net *"_s6", 0 0, L_0x55d44ea959d0;  1 drivers
v0x55d44db56bd0_0 .net *"_s8", 0 0, L_0x55d44ea95a90;  1 drivers
v0x55d44db56d00_0 .net "a", 0 0, L_0x55d44ea95d60;  1 drivers
v0x55d44db50030_0 .net "b", 0 0, L_0x55d44ea95e90;  1 drivers
v0x55d44db500f0_0 .net "ca", 0 0, L_0x55d44ea95c50;  1 drivers
v0x55d44db4d0e0_0 .net "cin", 0 0, L_0x55d44ea95fc0;  1 drivers
v0x55d44db4a190_0 .net "sum", 0 0, L_0x55d44ea958f0;  1 drivers
S_0x55d44db3fb80 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44db97560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea96130 .functor XOR 1, L_0x55d44ea96700, L_0x55d44ea96830, C4<0>, C4<0>;
L_0x55d44ea961a0 .functor XOR 1, L_0x55d44ea96130, L_0x55d44ea969b0, C4<0>, C4<0>;
L_0x55d44ea96260 .functor AND 1, L_0x55d44ea96700, L_0x55d44ea96830, C4<1>, C4<1>;
L_0x55d44ea96370 .functor AND 1, L_0x55d44ea96700, L_0x55d44ea969b0, C4<1>, C4<1>;
L_0x55d44ea96430 .functor OR 1, L_0x55d44ea96260, L_0x55d44ea96370, C4<0>, C4<0>;
L_0x55d44ea96540 .functor AND 1, L_0x55d44ea969b0, L_0x55d44ea96830, C4<1>, C4<1>;
L_0x55d44ea965f0 .functor OR 1, L_0x55d44ea96430, L_0x55d44ea96540, C4<0>, C4<0>;
v0x55d44db3cc30_0 .net *"_s0", 0 0, L_0x55d44ea96130;  1 drivers
v0x55d44db3cd10_0 .net *"_s10", 0 0, L_0x55d44ea96540;  1 drivers
v0x55d44db33230_0 .net *"_s4", 0 0, L_0x55d44ea96260;  1 drivers
v0x55d44db33320_0 .net *"_s6", 0 0, L_0x55d44ea96370;  1 drivers
v0x55d44db302e0_0 .net *"_s8", 0 0, L_0x55d44ea96430;  1 drivers
v0x55d44db30410_0 .net "a", 0 0, L_0x55d44ea96700;  1 drivers
v0x55d44db268e0_0 .net "b", 0 0, L_0x55d44ea96830;  1 drivers
v0x55d44db26980_0 .net "ca", 0 0, L_0x55d44ea965f0;  1 drivers
v0x55d44db23990_0 .net "cin", 0 0, L_0x55d44ea969b0;  1 drivers
v0x55d44db23a50_0 .net "sum", 0 0, L_0x55d44ea961a0;  1 drivers
S_0x55d44db1cdf0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44db97560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea96ae0 .functor XOR 1, L_0x55d44ea96f80, L_0x55d44ea97140, C4<0>, C4<0>;
L_0x55d44ea96b50 .functor XOR 1, L_0x55d44ea96ae0, L_0x55d44ea97300, C4<0>, C4<0>;
L_0x55d44ea96bc0 .functor AND 1, L_0x55d44ea96f80, L_0x55d44ea97140, C4<1>, C4<1>;
L_0x55d44ea96c30 .functor AND 1, L_0x55d44ea96f80, L_0x55d44ea97300, C4<1>, C4<1>;
L_0x55d44ea96cf0 .functor OR 1, L_0x55d44ea96bc0, L_0x55d44ea96c30, C4<0>, C4<0>;
L_0x55d44ea96e00 .functor AND 1, L_0x55d44ea97300, L_0x55d44ea97140, C4<1>, C4<1>;
L_0x55d44ea96e70 .functor OR 1, L_0x55d44ea96cf0, L_0x55d44ea96e00, C4<0>, C4<0>;
v0x55d44db19ea0_0 .net *"_s0", 0 0, L_0x55d44ea96ae0;  1 drivers
v0x55d44db19f80_0 .net *"_s10", 0 0, L_0x55d44ea96e00;  1 drivers
v0x55d44db16f50_0 .net *"_s4", 0 0, L_0x55d44ea96bc0;  1 drivers
v0x55d44db17020_0 .net *"_s6", 0 0, L_0x55d44ea96c30;  1 drivers
v0x55d44db09950_0 .net *"_s8", 0 0, L_0x55d44ea96cf0;  1 drivers
v0x55d44db09a80_0 .net "a", 0 0, L_0x55d44ea96f80;  1 drivers
v0x55d44db06a00_0 .net "b", 0 0, L_0x55d44ea97140;  1 drivers
v0x55d44db06ac0_0 .net "ca", 0 0, L_0x55d44ea96e70;  1 drivers
v0x55d44dafd000_0 .net "cin", 0 0, L_0x55d44ea97300;  1 drivers
v0x55d44dafa0b0_0 .net "sum", 0 0, L_0x55d44ea96b50;  1 drivers
S_0x55d44dae3c70 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44dcfac00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44da46860_0 .net "a", 3 0, L_0x55d44ea9a0e0;  1 drivers
v0x55d44da46960_0 .net "b", 3 0, L_0x55d44ea9a210;  1 drivers
v0x55d44da39b90_0 .net "ca", 3 0, L_0x55d44ea99f70;  1 drivers
v0x55d44da39c50_0 .net "cin", 3 0, L_0x55d44ea9a340;  1 drivers
v0x55d44da36c40_0 .net "sum", 3 0, L_0x55d44ea99ed0;  1 drivers
L_0x55d44ea97e90 .part L_0x55d44ea9a0e0, 0, 1;
L_0x55d44ea97fc0 .part L_0x55d44ea9a210, 0, 1;
L_0x55d44ea980f0 .part L_0x55d44ea9a340, 0, 1;
L_0x55d44ea98700 .part L_0x55d44ea9a0e0, 1, 1;
L_0x55d44ea98830 .part L_0x55d44ea9a210, 1, 1;
L_0x55d44ea98960 .part L_0x55d44ea9a340, 1, 1;
L_0x55d44ea990a0 .part L_0x55d44ea9a0e0, 2, 1;
L_0x55d44ea991d0 .part L_0x55d44ea9a210, 2, 1;
L_0x55d44ea99350 .part L_0x55d44ea9a340, 2, 1;
L_0x55d44ea99920 .part L_0x55d44ea9a0e0, 3, 1;
L_0x55d44ea99ae0 .part L_0x55d44ea9a210, 3, 1;
L_0x55d44ea99ca0 .part L_0x55d44ea9a340, 3, 1;
L_0x55d44ea99ed0 .concat8 [ 1 1 1 1], L_0x55d44ea97970, L_0x55d44ea98290, L_0x55d44ea98b40, L_0x55d44ea994f0;
L_0x55d44ea99f70 .concat8 [ 1 1 1 1], L_0x55d44ea97d80, L_0x55d44ea985f0, L_0x55d44ea98f90, L_0x55d44ea99810;
S_0x55d44dae0d20 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dae3c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea974c0 .functor XOR 1, L_0x55d44ea97e90, L_0x55d44ea97fc0, C4<0>, C4<0>;
L_0x55d44ea97970 .functor XOR 1, L_0x55d44ea974c0, L_0x55d44ea980f0, C4<0>, C4<0>;
L_0x55d44ea97a30 .functor AND 1, L_0x55d44ea97e90, L_0x55d44ea97fc0, C4<1>, C4<1>;
L_0x55d44ea97b40 .functor AND 1, L_0x55d44ea97e90, L_0x55d44ea980f0, C4<1>, C4<1>;
L_0x55d44ea97c00 .functor OR 1, L_0x55d44ea97a30, L_0x55d44ea97b40, C4<0>, C4<0>;
L_0x55d44ea97d10 .functor AND 1, L_0x55d44ea980f0, L_0x55d44ea97fc0, C4<1>, C4<1>;
L_0x55d44ea97d80 .functor OR 1, L_0x55d44ea97c00, L_0x55d44ea97d10, C4<0>, C4<0>;
v0x55d44dad6710_0 .net *"_s0", 0 0, L_0x55d44ea974c0;  1 drivers
v0x55d44dad6810_0 .net *"_s10", 0 0, L_0x55d44ea97d10;  1 drivers
v0x55d44dad37c0_0 .net *"_s4", 0 0, L_0x55d44ea97a30;  1 drivers
v0x55d44dad38b0_0 .net *"_s6", 0 0, L_0x55d44ea97b40;  1 drivers
v0x55d44dac9dc0_0 .net *"_s8", 0 0, L_0x55d44ea97c00;  1 drivers
v0x55d44dac9ef0_0 .net "a", 0 0, L_0x55d44ea97e90;  1 drivers
v0x55d44dac6e70_0 .net "b", 0 0, L_0x55d44ea97fc0;  1 drivers
v0x55d44dac6f30_0 .net "ca", 0 0, L_0x55d44ea97d80;  1 drivers
v0x55d44dabd470_0 .net "cin", 0 0, L_0x55d44ea980f0;  1 drivers
v0x55d44daba520_0 .net "sum", 0 0, L_0x55d44ea97970;  1 drivers
S_0x55d44dab3980 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dae3c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea98220 .functor XOR 1, L_0x55d44ea98700, L_0x55d44ea98830, C4<0>, C4<0>;
L_0x55d44ea98290 .functor XOR 1, L_0x55d44ea98220, L_0x55d44ea98960, C4<0>, C4<0>;
L_0x55d44ea98300 .functor AND 1, L_0x55d44ea98700, L_0x55d44ea98830, C4<1>, C4<1>;
L_0x55d44ea98370 .functor AND 1, L_0x55d44ea98700, L_0x55d44ea98960, C4<1>, C4<1>;
L_0x55d44ea98430 .functor OR 1, L_0x55d44ea98300, L_0x55d44ea98370, C4<0>, C4<0>;
L_0x55d44ea98540 .functor AND 1, L_0x55d44ea98960, L_0x55d44ea98830, C4<1>, C4<1>;
L_0x55d44ea985f0 .functor OR 1, L_0x55d44ea98430, L_0x55d44ea98540, C4<0>, C4<0>;
v0x55d44dab0a30_0 .net *"_s0", 0 0, L_0x55d44ea98220;  1 drivers
v0x55d44dab0b10_0 .net *"_s10", 0 0, L_0x55d44ea98540;  1 drivers
v0x55d44daadae0_0 .net *"_s4", 0 0, L_0x55d44ea98300;  1 drivers
v0x55d44daadbb0_0 .net *"_s6", 0 0, L_0x55d44ea98370;  1 drivers
v0x55d44daa26d0_0 .net *"_s8", 0 0, L_0x55d44ea98430;  1 drivers
v0x55d44daa2800_0 .net "a", 0 0, L_0x55d44ea98700;  1 drivers
v0x55d44da9f780_0 .net "b", 0 0, L_0x55d44ea98830;  1 drivers
v0x55d44da9f840_0 .net "ca", 0 0, L_0x55d44ea985f0;  1 drivers
v0x55d44da95d80_0 .net "cin", 0 0, L_0x55d44ea98960;  1 drivers
v0x55d44da95e40_0 .net "sum", 0 0, L_0x55d44ea98290;  1 drivers
S_0x55d44da92e30 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dae3c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea98ad0 .functor XOR 1, L_0x55d44ea990a0, L_0x55d44ea991d0, C4<0>, C4<0>;
L_0x55d44ea98b40 .functor XOR 1, L_0x55d44ea98ad0, L_0x55d44ea99350, C4<0>, C4<0>;
L_0x55d44ea98c00 .functor AND 1, L_0x55d44ea990a0, L_0x55d44ea991d0, C4<1>, C4<1>;
L_0x55d44ea98d10 .functor AND 1, L_0x55d44ea990a0, L_0x55d44ea99350, C4<1>, C4<1>;
L_0x55d44ea98dd0 .functor OR 1, L_0x55d44ea98c00, L_0x55d44ea98d10, C4<0>, C4<0>;
L_0x55d44ea98ee0 .functor AND 1, L_0x55d44ea99350, L_0x55d44ea991d0, C4<1>, C4<1>;
L_0x55d44ea98f90 .functor OR 1, L_0x55d44ea98dd0, L_0x55d44ea98ee0, C4<0>, C4<0>;
v0x55d44da894b0_0 .net *"_s0", 0 0, L_0x55d44ea98ad0;  1 drivers
v0x55d44da864e0_0 .net *"_s10", 0 0, L_0x55d44ea98ee0;  1 drivers
v0x55d44da865c0_0 .net *"_s4", 0 0, L_0x55d44ea98c00;  1 drivers
v0x55d44da7f940_0 .net *"_s6", 0 0, L_0x55d44ea98d10;  1 drivers
v0x55d44da7fa20_0 .net *"_s8", 0 0, L_0x55d44ea98dd0;  1 drivers
v0x55d44da7c9f0_0 .net "a", 0 0, L_0x55d44ea990a0;  1 drivers
v0x55d44da7ca90_0 .net "b", 0 0, L_0x55d44ea991d0;  1 drivers
v0x55d44da79aa0_0 .net "ca", 0 0, L_0x55d44ea98f90;  1 drivers
v0x55d44da79b60_0 .net "cin", 0 0, L_0x55d44ea99350;  1 drivers
v0x55d44da6f540_0 .net "sum", 0 0, L_0x55d44ea98b40;  1 drivers
S_0x55d44da6c540 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dae3c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea99480 .functor XOR 1, L_0x55d44ea99920, L_0x55d44ea99ae0, C4<0>, C4<0>;
L_0x55d44ea994f0 .functor XOR 1, L_0x55d44ea99480, L_0x55d44ea99ca0, C4<0>, C4<0>;
L_0x55d44ea99560 .functor AND 1, L_0x55d44ea99920, L_0x55d44ea99ae0, C4<1>, C4<1>;
L_0x55d44ea995d0 .functor AND 1, L_0x55d44ea99920, L_0x55d44ea99ca0, C4<1>, C4<1>;
L_0x55d44ea99690 .functor OR 1, L_0x55d44ea99560, L_0x55d44ea995d0, C4<0>, C4<0>;
L_0x55d44ea997a0 .functor AND 1, L_0x55d44ea99ca0, L_0x55d44ea99ae0, C4<1>, C4<1>;
L_0x55d44ea99810 .functor OR 1, L_0x55d44ea99690, L_0x55d44ea997a0, C4<0>, C4<0>;
v0x55d44da62b40_0 .net *"_s0", 0 0, L_0x55d44ea99480;  1 drivers
v0x55d44da62c20_0 .net *"_s10", 0 0, L_0x55d44ea997a0;  1 drivers
v0x55d44da5fbf0_0 .net *"_s4", 0 0, L_0x55d44ea99560;  1 drivers
v0x55d44da5fcc0_0 .net *"_s6", 0 0, L_0x55d44ea995d0;  1 drivers
v0x55d44da561f0_0 .net *"_s8", 0 0, L_0x55d44ea99690;  1 drivers
v0x55d44da56320_0 .net "a", 0 0, L_0x55d44ea99920;  1 drivers
v0x55d44da532a0_0 .net "b", 0 0, L_0x55d44ea99ae0;  1 drivers
v0x55d44da53360_0 .net "ca", 0 0, L_0x55d44ea99810;  1 drivers
v0x55d44da4c700_0 .net "cin", 0 0, L_0x55d44ea99ca0;  1 drivers
v0x55d44da497b0_0 .net "sum", 0 0, L_0x55d44ea994f0;  1 drivers
S_0x55d44d9ea760 .scope module, "a_6" "sixtyBitAdder" 3 43, 5 3 0, S_0x55d44de3e860;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f865d713960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44e1db950_0 .net/2u *"_s2", 0 0, L_0x7f865d713960;  1 drivers
L_0x7f865d7139a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44e1dba50_0 .net/2u *"_s6", 0 0, L_0x7f865d7139a8;  1 drivers
v0x55d44e1d8a00_0 .net "a", 64 0, L_0x55d44eac7e60;  1 drivers
v0x55d44e1d8af0_0 .net "b", 64 0, L_0x55d44eac7f90;  1 drivers
v0x55d44e1d1e60_0 .net "ca", 64 0, L_0x55d44eac7c80;  1 drivers
v0x55d44e1d1f90_0 .net "cin", 64 0, L_0x55d44eac8150;  1 drivers
v0x55d44e1cef10_0 .net "sum", 64 0, L_0x55d44eac7af0;  1 drivers
L_0x55d44eab1820 .part L_0x55d44eac7e60, 0, 32;
L_0x55d44eab18c0 .part L_0x55d44eac7f90, 0, 32;
L_0x55d44eab1960 .part L_0x55d44eac8150, 0, 32;
L_0x55d44eac7820 .part L_0x55d44eac7e60, 32, 32;
L_0x55d44eac7910 .part L_0x55d44eac7f90, 32, 32;
L_0x55d44eac7a00 .part L_0x55d44eac8150, 32, 32;
L_0x55d44eac7af0 .concat8 [ 32 32 1 0], L_0x55d44eab1550, L_0x55d44eac7550, L_0x7f865d7139a8;
L_0x55d44eac7c80 .concat8 [ 1 32 32 0], L_0x7f865d713960, L_0x55d44eab1690, L_0x55d44eac7690;
S_0x55d44d9e3bc0 .scope module, "FA_0" "thirtBitAdder" 5 13, 6 3 0, S_0x55d44d9ea760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44d42f1b0_0 .net "a", 31 0, L_0x55d44eab1820;  1 drivers
v0x55d44d42f2b0_0 .net "b", 31 0, L_0x55d44eab18c0;  1 drivers
v0x55d44d42c260_0 .net "ca", 31 0, L_0x55d44eab1690;  1 drivers
v0x55d44d42c320_0 .net "cin", 31 0, L_0x55d44eab1960;  1 drivers
v0x55d44d420e50_0 .net "sum", 31 0, L_0x55d44eab1550;  1 drivers
L_0x55d44eaa66e0 .part L_0x55d44eab1820, 0, 16;
L_0x55d44eaa6780 .part L_0x55d44eab18c0, 0, 16;
L_0x55d44eaa6820 .part L_0x55d44eab1960, 0, 16;
L_0x55d44eab1280 .part L_0x55d44eab1820, 16, 16;
L_0x55d44eab1370 .part L_0x55d44eab18c0, 16, 16;
L_0x55d44eab1460 .part L_0x55d44eab1960, 16, 16;
L_0x55d44eab1550 .concat8 [ 16 16 0 0], L_0x55d44eaa63e0, L_0x55d44eab0f80;
L_0x55d44eab1690 .concat8 [ 16 16 0 0], L_0x55d44eaa6480, L_0x55d44eab1020;
S_0x55d44d9e0c70 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44d9e3bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44d716050_0 .net "a", 15 0, L_0x55d44eaa66e0;  1 drivers
v0x55d44d716150_0 .net "b", 15 0, L_0x55d44eaa6780;  1 drivers
v0x55d44d713100_0 .net "ca", 15 0, L_0x55d44eaa6480;  1 drivers
v0x55d44d7131f0_0 .net "cin", 15 0, L_0x55d44eaa6820;  1 drivers
v0x55d44d70c560_0 .net "sum", 15 0, L_0x55d44eaa63e0;  1 drivers
L_0x55d44ea9e1f0 .part L_0x55d44eaa66e0, 0, 4;
L_0x55d44ea9e290 .part L_0x55d44eaa6780, 0, 4;
L_0x55d44ea9e330 .part L_0x55d44eaa6820, 0, 4;
L_0x55d44eaa0b80 .part L_0x55d44eaa66e0, 4, 4;
L_0x55d44eaa0c70 .part L_0x55d44eaa6780, 4, 4;
L_0x55d44eaa0d60 .part L_0x55d44eaa6820, 4, 4;
L_0x55d44eaa3640 .part L_0x55d44eaa66e0, 8, 4;
L_0x55d44eaa36e0 .part L_0x55d44eaa6780, 8, 4;
L_0x55d44eaa37d0 .part L_0x55d44eaa6820, 8, 4;
L_0x55d44eaa5fe0 .part L_0x55d44eaa66e0, 12, 4;
L_0x55d44eaa6110 .part L_0x55d44eaa6780, 12, 4;
L_0x55d44eaa6240 .part L_0x55d44eaa6820, 12, 4;
L_0x55d44eaa63e0 .concat8 [ 4 4 4 4], L_0x55d44ea9dfe0, L_0x55d44eaa0970, L_0x55d44eaa3430, L_0x55d44eaa5dd0;
L_0x55d44eaa6480 .concat8 [ 4 4 4 4], L_0x55d44ea9e080, L_0x55d44eaa0a10, L_0x55d44eaa34d0, L_0x55d44eaa5e70;
S_0x55d44d9ddd20 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44d9e0c70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d936ad0_0 .net "a", 3 0, L_0x55d44ea9e1f0;  1 drivers
v0x55d44d936bd0_0 .net "b", 3 0, L_0x55d44ea9e290;  1 drivers
v0x55d44d933b80_0 .net "ca", 3 0, L_0x55d44ea9e080;  1 drivers
v0x55d44d933c40_0 .net "cin", 3 0, L_0x55d44ea9e330;  1 drivers
v0x55d44d92a180_0 .net "sum", 3 0, L_0x55d44ea9dfe0;  1 drivers
L_0x55d44ea9bf80 .part L_0x55d44ea9e1f0, 0, 1;
L_0x55d44ea9c0b0 .part L_0x55d44ea9e290, 0, 1;
L_0x55d44ea9c1e0 .part L_0x55d44ea9e330, 0, 1;
L_0x55d44ea9c7b0 .part L_0x55d44ea9e1f0, 1, 1;
L_0x55d44ea9c8e0 .part L_0x55d44ea9e290, 1, 1;
L_0x55d44ea9ca10 .part L_0x55d44ea9e330, 1, 1;
L_0x55d44ea9d150 .part L_0x55d44ea9e1f0, 2, 1;
L_0x55d44ea9d280 .part L_0x55d44ea9e290, 2, 1;
L_0x55d44ea9d400 .part L_0x55d44ea9e330, 2, 1;
L_0x55d44ea9d9d0 .part L_0x55d44ea9e1f0, 3, 1;
L_0x55d44ea9dbf0 .part L_0x55d44ea9e290, 3, 1;
L_0x55d44ea9ddb0 .part L_0x55d44ea9e330, 3, 1;
L_0x55d44ea9dfe0 .concat8 [ 1 1 1 1], L_0x55d44ea9a470, L_0x55d44ea9c380, L_0x55d44ea9cbf0, L_0x55d44ea9d5a0;
L_0x55d44ea9e080 .concat8 [ 1 1 1 1], L_0x55d44ea9be70, L_0x55d44ea9c6a0, L_0x55d44ea9d040, L_0x55d44ea9d8c0;
S_0x55d44d9d2910 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d9ddd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea15ea0 .functor XOR 1, L_0x55d44ea9bf80, L_0x55d44ea9c0b0, C4<0>, C4<0>;
L_0x55d44ea9a470 .functor XOR 1, L_0x55d44ea15ea0, L_0x55d44ea9c1e0, C4<0>, C4<0>;
L_0x55d44ea99e60 .functor AND 1, L_0x55d44ea9bf80, L_0x55d44ea9c0b0, C4<1>, C4<1>;
L_0x55d44ea9bc30 .functor AND 1, L_0x55d44ea9bf80, L_0x55d44ea9c1e0, C4<1>, C4<1>;
L_0x55d44ea9bcf0 .functor OR 1, L_0x55d44ea99e60, L_0x55d44ea9bc30, C4<0>, C4<0>;
L_0x55d44ea9be00 .functor AND 1, L_0x55d44ea9c1e0, L_0x55d44ea9c0b0, C4<1>, C4<1>;
L_0x55d44ea9be70 .functor OR 1, L_0x55d44ea9bcf0, L_0x55d44ea9be00, C4<0>, C4<0>;
v0x55d44d9cfa40_0 .net *"_s0", 0 0, L_0x55d44ea15ea0;  1 drivers
v0x55d44d9c5fc0_0 .net *"_s10", 0 0, L_0x55d44ea9be00;  1 drivers
v0x55d44d9c60a0_0 .net *"_s4", 0 0, L_0x55d44ea99e60;  1 drivers
v0x55d44d9c3070_0 .net *"_s6", 0 0, L_0x55d44ea9bc30;  1 drivers
v0x55d44d9c3150_0 .net *"_s8", 0 0, L_0x55d44ea9bcf0;  1 drivers
v0x55d44d9b9670_0 .net "a", 0 0, L_0x55d44ea9bf80;  1 drivers
v0x55d44d9b9710_0 .net "b", 0 0, L_0x55d44ea9c0b0;  1 drivers
v0x55d44d9b6720_0 .net "ca", 0 0, L_0x55d44ea9be70;  1 drivers
v0x55d44d9b67e0_0 .net "cin", 0 0, L_0x55d44ea9c1e0;  1 drivers
v0x55d44d9afc30_0 .net "sum", 0 0, L_0x55d44ea9a470;  1 drivers
S_0x55d44d9acc30 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d9ddd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea9c310 .functor XOR 1, L_0x55d44ea9c7b0, L_0x55d44ea9c8e0, C4<0>, C4<0>;
L_0x55d44ea9c380 .functor XOR 1, L_0x55d44ea9c310, L_0x55d44ea9ca10, C4<0>, C4<0>;
L_0x55d44ea9c3f0 .functor AND 1, L_0x55d44ea9c7b0, L_0x55d44ea9c8e0, C4<1>, C4<1>;
L_0x55d44ea9c460 .functor AND 1, L_0x55d44ea9c7b0, L_0x55d44ea9ca10, C4<1>, C4<1>;
L_0x55d44ea9c520 .functor OR 1, L_0x55d44ea9c3f0, L_0x55d44ea9c460, C4<0>, C4<0>;
L_0x55d44ea9c630 .functor AND 1, L_0x55d44ea9ca10, L_0x55d44ea9c8e0, C4<1>, C4<1>;
L_0x55d44ea9c6a0 .functor OR 1, L_0x55d44ea9c520, L_0x55d44ea9c630, C4<0>, C4<0>;
v0x55d44d9a9ce0_0 .net *"_s0", 0 0, L_0x55d44ea9c310;  1 drivers
v0x55d44d9a9dc0_0 .net *"_s10", 0 0, L_0x55d44ea9c630;  1 drivers
v0x55d44d99f6d0_0 .net *"_s4", 0 0, L_0x55d44ea9c3f0;  1 drivers
v0x55d44d99f7c0_0 .net *"_s6", 0 0, L_0x55d44ea9c460;  1 drivers
v0x55d44d99c780_0 .net *"_s8", 0 0, L_0x55d44ea9c520;  1 drivers
v0x55d44d99c8b0_0 .net "a", 0 0, L_0x55d44ea9c7b0;  1 drivers
v0x55d44d992d80_0 .net "b", 0 0, L_0x55d44ea9c8e0;  1 drivers
v0x55d44d992e20_0 .net "ca", 0 0, L_0x55d44ea9c6a0;  1 drivers
v0x55d44d98fe30_0 .net "cin", 0 0, L_0x55d44ea9ca10;  1 drivers
v0x55d44d986430_0 .net "sum", 0 0, L_0x55d44ea9c380;  1 drivers
S_0x55d44d9834e0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d9ddd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea9cb80 .functor XOR 1, L_0x55d44ea9d150, L_0x55d44ea9d280, C4<0>, C4<0>;
L_0x55d44ea9cbf0 .functor XOR 1, L_0x55d44ea9cb80, L_0x55d44ea9d400, C4<0>, C4<0>;
L_0x55d44ea9ccb0 .functor AND 1, L_0x55d44ea9d150, L_0x55d44ea9d280, C4<1>, C4<1>;
L_0x55d44ea9cdc0 .functor AND 1, L_0x55d44ea9d150, L_0x55d44ea9d400, C4<1>, C4<1>;
L_0x55d44ea9ce80 .functor OR 1, L_0x55d44ea9ccb0, L_0x55d44ea9cdc0, C4<0>, C4<0>;
L_0x55d44ea9cf90 .functor AND 1, L_0x55d44ea9d400, L_0x55d44ea9d280, C4<1>, C4<1>;
L_0x55d44ea9d040 .functor OR 1, L_0x55d44ea9ce80, L_0x55d44ea9cf90, C4<0>, C4<0>;
v0x55d44d97c940_0 .net *"_s0", 0 0, L_0x55d44ea9cb80;  1 drivers
v0x55d44d97ca20_0 .net *"_s10", 0 0, L_0x55d44ea9cf90;  1 drivers
v0x55d44d9799f0_0 .net *"_s4", 0 0, L_0x55d44ea9ccb0;  1 drivers
v0x55d44d979ae0_0 .net *"_s6", 0 0, L_0x55d44ea9cdc0;  1 drivers
v0x55d44d976aa0_0 .net *"_s8", 0 0, L_0x55d44ea9ce80;  1 drivers
v0x55d44d976bd0_0 .net "a", 0 0, L_0x55d44ea9d150;  1 drivers
v0x55d44d969d10_0 .net "b", 0 0, L_0x55d44ea9d280;  1 drivers
v0x55d44d969db0_0 .net "ca", 0 0, L_0x55d44ea9d040;  1 drivers
v0x55d44d966dc0_0 .net "cin", 0 0, L_0x55d44ea9d400;  1 drivers
v0x55d44d966e80_0 .net "sum", 0 0, L_0x55d44ea9cbf0;  1 drivers
S_0x55d44d95d3c0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d9ddd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea9d530 .functor XOR 1, L_0x55d44ea9d9d0, L_0x55d44ea9dbf0, C4<0>, C4<0>;
L_0x55d44ea9d5a0 .functor XOR 1, L_0x55d44ea9d530, L_0x55d44ea9ddb0, C4<0>, C4<0>;
L_0x55d44ea9d610 .functor AND 1, L_0x55d44ea9d9d0, L_0x55d44ea9dbf0, C4<1>, C4<1>;
L_0x55d44ea9d680 .functor AND 1, L_0x55d44ea9d9d0, L_0x55d44ea9ddb0, C4<1>, C4<1>;
L_0x55d44ea9d740 .functor OR 1, L_0x55d44ea9d610, L_0x55d44ea9d680, C4<0>, C4<0>;
L_0x55d44ea9d850 .functor AND 1, L_0x55d44ea9ddb0, L_0x55d44ea9dbf0, C4<1>, C4<1>;
L_0x55d44ea9d8c0 .functor OR 1, L_0x55d44ea9d740, L_0x55d44ea9d850, C4<0>, C4<0>;
v0x55d44d95a470_0 .net *"_s0", 0 0, L_0x55d44ea9d530;  1 drivers
v0x55d44d95a550_0 .net *"_s10", 0 0, L_0x55d44ea9d850;  1 drivers
v0x55d44d950a70_0 .net *"_s4", 0 0, L_0x55d44ea9d610;  1 drivers
v0x55d44d950b40_0 .net *"_s6", 0 0, L_0x55d44ea9d680;  1 drivers
v0x55d44d94db20_0 .net *"_s8", 0 0, L_0x55d44ea9d740;  1 drivers
v0x55d44d94dc50_0 .net "a", 0 0, L_0x55d44ea9d9d0;  1 drivers
v0x55d44d946f80_0 .net "b", 0 0, L_0x55d44ea9dbf0;  1 drivers
v0x55d44d947040_0 .net "ca", 0 0, L_0x55d44ea9d8c0;  1 drivers
v0x55d44d944030_0 .net "cin", 0 0, L_0x55d44ea9ddb0;  1 drivers
v0x55d44d9410e0_0 .net "sum", 0 0, L_0x55d44ea9d5a0;  1 drivers
S_0x55d44d927230 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44d9e0c70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d889cd0_0 .net "a", 3 0, L_0x55d44eaa0b80;  1 drivers
v0x55d44d889dd0_0 .net "b", 3 0, L_0x55d44eaa0c70;  1 drivers
v0x55d44d8802d0_0 .net "ca", 3 0, L_0x55d44eaa0a10;  1 drivers
v0x55d44d880390_0 .net "cin", 3 0, L_0x55d44eaa0d60;  1 drivers
v0x55d44d87d380_0 .net "sum", 3 0, L_0x55d44eaa0970;  1 drivers
L_0x55d44ea9e930 .part L_0x55d44eaa0b80, 0, 1;
L_0x55d44ea9ea60 .part L_0x55d44eaa0c70, 0, 1;
L_0x55d44ea9eb90 .part L_0x55d44eaa0d60, 0, 1;
L_0x55d44ea9f1a0 .part L_0x55d44eaa0b80, 1, 1;
L_0x55d44ea9f2d0 .part L_0x55d44eaa0c70, 1, 1;
L_0x55d44ea9f400 .part L_0x55d44eaa0d60, 1, 1;
L_0x55d44ea9fb40 .part L_0x55d44eaa0b80, 2, 1;
L_0x55d44ea9fc70 .part L_0x55d44eaa0c70, 2, 1;
L_0x55d44ea9fdf0 .part L_0x55d44eaa0d60, 2, 1;
L_0x55d44eaa03c0 .part L_0x55d44eaa0b80, 3, 1;
L_0x55d44eaa0580 .part L_0x55d44eaa0c70, 3, 1;
L_0x55d44eaa0740 .part L_0x55d44eaa0d60, 3, 1;
L_0x55d44eaa0970 .concat8 [ 1 1 1 1], L_0x55d44ea9e3d0, L_0x55d44ea9ed30, L_0x55d44ea9f5e0, L_0x55d44ea9ff90;
L_0x55d44eaa0a10 .concat8 [ 1 1 1 1], L_0x55d44ea9e820, L_0x55d44ea9f090, L_0x55d44ea9fa30, L_0x55d44eaa02b0;
S_0x55d44d91d830 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d927230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea9df70 .functor XOR 1, L_0x55d44ea9e930, L_0x55d44ea9ea60, C4<0>, C4<0>;
L_0x55d44ea9e3d0 .functor XOR 1, L_0x55d44ea9df70, L_0x55d44ea9eb90, C4<0>, C4<0>;
L_0x55d44ea9e490 .functor AND 1, L_0x55d44ea9e930, L_0x55d44ea9ea60, C4<1>, C4<1>;
L_0x55d44ea9e5a0 .functor AND 1, L_0x55d44ea9e930, L_0x55d44ea9eb90, C4<1>, C4<1>;
L_0x55d44ea9e660 .functor OR 1, L_0x55d44ea9e490, L_0x55d44ea9e5a0, C4<0>, C4<0>;
L_0x55d44ea9e770 .functor AND 1, L_0x55d44ea9eb90, L_0x55d44ea9ea60, C4<1>, C4<1>;
L_0x55d44ea9e820 .functor OR 1, L_0x55d44ea9e660, L_0x55d44ea9e770, C4<0>, C4<0>;
v0x55d44d91a8e0_0 .net *"_s0", 0 0, L_0x55d44ea9df70;  1 drivers
v0x55d44d91a9c0_0 .net *"_s10", 0 0, L_0x55d44ea9e770;  1 drivers
v0x55d44d913d40_0 .net *"_s4", 0 0, L_0x55d44ea9e490;  1 drivers
v0x55d44d913e10_0 .net *"_s6", 0 0, L_0x55d44ea9e5a0;  1 drivers
v0x55d44d910df0_0 .net *"_s8", 0 0, L_0x55d44ea9e660;  1 drivers
v0x55d44d910f20_0 .net "a", 0 0, L_0x55d44ea9e930;  1 drivers
v0x55d44d90dea0_0 .net "b", 0 0, L_0x55d44ea9ea60;  1 drivers
v0x55d44d90df60_0 .net "ca", 0 0, L_0x55d44ea9e820;  1 drivers
v0x55d44d902a90_0 .net "cin", 0 0, L_0x55d44ea9eb90;  1 drivers
v0x55d44d902b50_0 .net "sum", 0 0, L_0x55d44ea9e3d0;  1 drivers
S_0x55d44d8ffb40 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d927230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea9ecc0 .functor XOR 1, L_0x55d44ea9f1a0, L_0x55d44ea9f2d0, C4<0>, C4<0>;
L_0x55d44ea9ed30 .functor XOR 1, L_0x55d44ea9ecc0, L_0x55d44ea9f400, C4<0>, C4<0>;
L_0x55d44ea9eda0 .functor AND 1, L_0x55d44ea9f1a0, L_0x55d44ea9f2d0, C4<1>, C4<1>;
L_0x55d44ea9ee10 .functor AND 1, L_0x55d44ea9f1a0, L_0x55d44ea9f400, C4<1>, C4<1>;
L_0x55d44ea9eed0 .functor OR 1, L_0x55d44ea9eda0, L_0x55d44ea9ee10, C4<0>, C4<0>;
L_0x55d44ea9efe0 .functor AND 1, L_0x55d44ea9f400, L_0x55d44ea9f2d0, C4<1>, C4<1>;
L_0x55d44ea9f090 .functor OR 1, L_0x55d44ea9eed0, L_0x55d44ea9efe0, C4<0>, C4<0>;
v0x55d44d8f6140_0 .net *"_s0", 0 0, L_0x55d44ea9ecc0;  1 drivers
v0x55d44d8f6220_0 .net *"_s10", 0 0, L_0x55d44ea9efe0;  1 drivers
v0x55d44d8f31f0_0 .net *"_s4", 0 0, L_0x55d44ea9eda0;  1 drivers
v0x55d44d8f32c0_0 .net *"_s6", 0 0, L_0x55d44ea9ee10;  1 drivers
v0x55d44d8e97f0_0 .net *"_s8", 0 0, L_0x55d44ea9eed0;  1 drivers
v0x55d44d8e9920_0 .net "a", 0 0, L_0x55d44ea9f1a0;  1 drivers
v0x55d44d8e68a0_0 .net "b", 0 0, L_0x55d44ea9f2d0;  1 drivers
v0x55d44d8e6960_0 .net "ca", 0 0, L_0x55d44ea9f090;  1 drivers
v0x55d44d8dfd00_0 .net "cin", 0 0, L_0x55d44ea9f400;  1 drivers
v0x55d44d8dcdb0_0 .net "sum", 0 0, L_0x55d44ea9ed30;  1 drivers
S_0x55d44d8d9e60 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d927230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea9f570 .functor XOR 1, L_0x55d44ea9fb40, L_0x55d44ea9fc70, C4<0>, C4<0>;
L_0x55d44ea9f5e0 .functor XOR 1, L_0x55d44ea9f570, L_0x55d44ea9fdf0, C4<0>, C4<0>;
L_0x55d44ea9f6a0 .functor AND 1, L_0x55d44ea9fb40, L_0x55d44ea9fc70, C4<1>, C4<1>;
L_0x55d44ea9f7b0 .functor AND 1, L_0x55d44ea9fb40, L_0x55d44ea9fdf0, C4<1>, C4<1>;
L_0x55d44ea9f870 .functor OR 1, L_0x55d44ea9f6a0, L_0x55d44ea9f7b0, C4<0>, C4<0>;
L_0x55d44ea9f980 .functor AND 1, L_0x55d44ea9fdf0, L_0x55d44ea9fc70, C4<1>, C4<1>;
L_0x55d44ea9fa30 .functor OR 1, L_0x55d44ea9f870, L_0x55d44ea9f980, C4<0>, C4<0>;
v0x55d44d8cf850_0 .net *"_s0", 0 0, L_0x55d44ea9f570;  1 drivers
v0x55d44d8cf930_0 .net *"_s10", 0 0, L_0x55d44ea9f980;  1 drivers
v0x55d44d8cc900_0 .net *"_s4", 0 0, L_0x55d44ea9f6a0;  1 drivers
v0x55d44d8cc9f0_0 .net *"_s6", 0 0, L_0x55d44ea9f7b0;  1 drivers
v0x55d44d8c2f00_0 .net *"_s8", 0 0, L_0x55d44ea9f870;  1 drivers
v0x55d44d8c3030_0 .net "a", 0 0, L_0x55d44ea9fb40;  1 drivers
v0x55d44d8bffb0_0 .net "b", 0 0, L_0x55d44ea9fc70;  1 drivers
v0x55d44d8c0050_0 .net "ca", 0 0, L_0x55d44ea9fa30;  1 drivers
v0x55d44d8b65b0_0 .net "cin", 0 0, L_0x55d44ea9fdf0;  1 drivers
v0x55d44d8b6670_0 .net "sum", 0 0, L_0x55d44ea9f5e0;  1 drivers
S_0x55d44d8b3660 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d927230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ea9ff20 .functor XOR 1, L_0x55d44eaa03c0, L_0x55d44eaa0580, C4<0>, C4<0>;
L_0x55d44ea9ff90 .functor XOR 1, L_0x55d44ea9ff20, L_0x55d44eaa0740, C4<0>, C4<0>;
L_0x55d44eaa0000 .functor AND 1, L_0x55d44eaa03c0, L_0x55d44eaa0580, C4<1>, C4<1>;
L_0x55d44eaa0070 .functor AND 1, L_0x55d44eaa03c0, L_0x55d44eaa0740, C4<1>, C4<1>;
L_0x55d44eaa0130 .functor OR 1, L_0x55d44eaa0000, L_0x55d44eaa0070, C4<0>, C4<0>;
L_0x55d44eaa0240 .functor AND 1, L_0x55d44eaa0740, L_0x55d44eaa0580, C4<1>, C4<1>;
L_0x55d44eaa02b0 .functor OR 1, L_0x55d44eaa0130, L_0x55d44eaa0240, C4<0>, C4<0>;
v0x55d44d8acac0_0 .net *"_s0", 0 0, L_0x55d44ea9ff20;  1 drivers
v0x55d44d8acba0_0 .net *"_s10", 0 0, L_0x55d44eaa0240;  1 drivers
v0x55d44d8a9b70_0 .net *"_s4", 0 0, L_0x55d44eaa0000;  1 drivers
v0x55d44d8a9c40_0 .net *"_s6", 0 0, L_0x55d44eaa0070;  1 drivers
v0x55d44d8a6c20_0 .net *"_s8", 0 0, L_0x55d44eaa0130;  1 drivers
v0x55d44d8a6d50_0 .net "a", 0 0, L_0x55d44eaa03c0;  1 drivers
v0x55d44d899570_0 .net "b", 0 0, L_0x55d44eaa0580;  1 drivers
v0x55d44d899630_0 .net "ca", 0 0, L_0x55d44eaa02b0;  1 drivers
v0x55d44d896620_0 .net "cin", 0 0, L_0x55d44eaa0740;  1 drivers
v0x55d44d88cc20_0 .net "sum", 0 0, L_0x55d44ea9ff90;  1 drivers
S_0x55d44d8767e0 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44d9e0c70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d7dc320_0 .net "a", 3 0, L_0x55d44eaa3640;  1 drivers
v0x55d44d7dc420_0 .net "b", 3 0, L_0x55d44eaa36e0;  1 drivers
v0x55d44d7d93d0_0 .net "ca", 3 0, L_0x55d44eaa34d0;  1 drivers
v0x55d44d7d9490_0 .net "cin", 3 0, L_0x55d44eaa37d0;  1 drivers
v0x55d44d7d6480_0 .net "sum", 3 0, L_0x55d44eaa3430;  1 drivers
L_0x55d44eaa13f0 .part L_0x55d44eaa3640, 0, 1;
L_0x55d44eaa1520 .part L_0x55d44eaa36e0, 0, 1;
L_0x55d44eaa1650 .part L_0x55d44eaa37d0, 0, 1;
L_0x55d44eaa1c60 .part L_0x55d44eaa3640, 1, 1;
L_0x55d44eaa1d90 .part L_0x55d44eaa36e0, 1, 1;
L_0x55d44eaa1ec0 .part L_0x55d44eaa37d0, 1, 1;
L_0x55d44eaa2600 .part L_0x55d44eaa3640, 2, 1;
L_0x55d44eaa2730 .part L_0x55d44eaa36e0, 2, 1;
L_0x55d44eaa28b0 .part L_0x55d44eaa37d0, 2, 1;
L_0x55d44eaa2e80 .part L_0x55d44eaa3640, 3, 1;
L_0x55d44eaa3040 .part L_0x55d44eaa36e0, 3, 1;
L_0x55d44eaa3200 .part L_0x55d44eaa37d0, 3, 1;
L_0x55d44eaa3430 .concat8 [ 1 1 1 1], L_0x55d44eaa0e90, L_0x55d44eaa17f0, L_0x55d44eaa20a0, L_0x55d44eaa2a50;
L_0x55d44eaa34d0 .concat8 [ 1 1 1 1], L_0x55d44eaa12e0, L_0x55d44eaa1b50, L_0x55d44eaa24f0, L_0x55d44eaa2d70;
S_0x55d44d873890 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d8767e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaa0900 .functor XOR 1, L_0x55d44eaa13f0, L_0x55d44eaa1520, C4<0>, C4<0>;
L_0x55d44eaa0e90 .functor XOR 1, L_0x55d44eaa0900, L_0x55d44eaa1650, C4<0>, C4<0>;
L_0x55d44eaa0f50 .functor AND 1, L_0x55d44eaa13f0, L_0x55d44eaa1520, C4<1>, C4<1>;
L_0x55d44eaa1060 .functor AND 1, L_0x55d44eaa13f0, L_0x55d44eaa1650, C4<1>, C4<1>;
L_0x55d44eaa1120 .functor OR 1, L_0x55d44eaa0f50, L_0x55d44eaa1060, C4<0>, C4<0>;
L_0x55d44eaa1230 .functor AND 1, L_0x55d44eaa1650, L_0x55d44eaa1520, C4<1>, C4<1>;
L_0x55d44eaa12e0 .functor OR 1, L_0x55d44eaa1120, L_0x55d44eaa1230, C4<0>, C4<0>;
v0x55d44d870940_0 .net *"_s0", 0 0, L_0x55d44eaa0900;  1 drivers
v0x55d44d870a40_0 .net *"_s10", 0 0, L_0x55d44eaa1230;  1 drivers
v0x55d44d866330_0 .net *"_s4", 0 0, L_0x55d44eaa0f50;  1 drivers
v0x55d44d866420_0 .net *"_s6", 0 0, L_0x55d44eaa1060;  1 drivers
v0x55d44d8633e0_0 .net *"_s8", 0 0, L_0x55d44eaa1120;  1 drivers
v0x55d44d863510_0 .net "a", 0 0, L_0x55d44eaa13f0;  1 drivers
v0x55d44d8599e0_0 .net "b", 0 0, L_0x55d44eaa1520;  1 drivers
v0x55d44d859aa0_0 .net "ca", 0 0, L_0x55d44eaa12e0;  1 drivers
v0x55d44d856a90_0 .net "cin", 0 0, L_0x55d44eaa1650;  1 drivers
v0x55d44d84d090_0 .net "sum", 0 0, L_0x55d44eaa0e90;  1 drivers
S_0x55d44d84a140 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d8767e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaa1780 .functor XOR 1, L_0x55d44eaa1c60, L_0x55d44eaa1d90, C4<0>, C4<0>;
L_0x55d44eaa17f0 .functor XOR 1, L_0x55d44eaa1780, L_0x55d44eaa1ec0, C4<0>, C4<0>;
L_0x55d44eaa1860 .functor AND 1, L_0x55d44eaa1c60, L_0x55d44eaa1d90, C4<1>, C4<1>;
L_0x55d44eaa18d0 .functor AND 1, L_0x55d44eaa1c60, L_0x55d44eaa1ec0, C4<1>, C4<1>;
L_0x55d44eaa1990 .functor OR 1, L_0x55d44eaa1860, L_0x55d44eaa18d0, C4<0>, C4<0>;
L_0x55d44eaa1aa0 .functor AND 1, L_0x55d44eaa1ec0, L_0x55d44eaa1d90, C4<1>, C4<1>;
L_0x55d44eaa1b50 .functor OR 1, L_0x55d44eaa1990, L_0x55d44eaa1aa0, C4<0>, C4<0>;
v0x55d44d8435a0_0 .net *"_s0", 0 0, L_0x55d44eaa1780;  1 drivers
v0x55d44d843680_0 .net *"_s10", 0 0, L_0x55d44eaa1aa0;  1 drivers
v0x55d44d840650_0 .net *"_s4", 0 0, L_0x55d44eaa1860;  1 drivers
v0x55d44d8406f0_0 .net *"_s6", 0 0, L_0x55d44eaa18d0;  1 drivers
v0x55d44d83d700_0 .net *"_s8", 0 0, L_0x55d44eaa1990;  1 drivers
v0x55d44d83d830_0 .net "a", 0 0, L_0x55d44eaa1c60;  1 drivers
v0x55d44d8322f0_0 .net "b", 0 0, L_0x55d44eaa1d90;  1 drivers
v0x55d44d832390_0 .net "ca", 0 0, L_0x55d44eaa1b50;  1 drivers
v0x55d44d82f3a0_0 .net "cin", 0 0, L_0x55d44eaa1ec0;  1 drivers
v0x55d44d82f460_0 .net "sum", 0 0, L_0x55d44eaa17f0;  1 drivers
S_0x55d44d8259a0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d8767e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaa2030 .functor XOR 1, L_0x55d44eaa2600, L_0x55d44eaa2730, C4<0>, C4<0>;
L_0x55d44eaa20a0 .functor XOR 1, L_0x55d44eaa2030, L_0x55d44eaa28b0, C4<0>, C4<0>;
L_0x55d44eaa2160 .functor AND 1, L_0x55d44eaa2600, L_0x55d44eaa2730, C4<1>, C4<1>;
L_0x55d44eaa2270 .functor AND 1, L_0x55d44eaa2600, L_0x55d44eaa28b0, C4<1>, C4<1>;
L_0x55d44eaa2330 .functor OR 1, L_0x55d44eaa2160, L_0x55d44eaa2270, C4<0>, C4<0>;
L_0x55d44eaa2440 .functor AND 1, L_0x55d44eaa28b0, L_0x55d44eaa2730, C4<1>, C4<1>;
L_0x55d44eaa24f0 .functor OR 1, L_0x55d44eaa2330, L_0x55d44eaa2440, C4<0>, C4<0>;
v0x55d44d822a50_0 .net *"_s0", 0 0, L_0x55d44eaa2030;  1 drivers
v0x55d44d822b30_0 .net *"_s10", 0 0, L_0x55d44eaa2440;  1 drivers
v0x55d44d819050_0 .net *"_s4", 0 0, L_0x55d44eaa2160;  1 drivers
v0x55d44d819140_0 .net *"_s6", 0 0, L_0x55d44eaa2270;  1 drivers
v0x55d44d816100_0 .net *"_s8", 0 0, L_0x55d44eaa2330;  1 drivers
v0x55d44d816230_0 .net "a", 0 0, L_0x55d44eaa2600;  1 drivers
v0x55d44d80f560_0 .net "b", 0 0, L_0x55d44eaa2730;  1 drivers
v0x55d44d80f600_0 .net "ca", 0 0, L_0x55d44eaa24f0;  1 drivers
v0x55d44d80c610_0 .net "cin", 0 0, L_0x55d44eaa28b0;  1 drivers
v0x55d44d8096c0_0 .net "sum", 0 0, L_0x55d44eaa20a0;  1 drivers
S_0x55d44d7ff0b0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d8767e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaa29e0 .functor XOR 1, L_0x55d44eaa2e80, L_0x55d44eaa3040, C4<0>, C4<0>;
L_0x55d44eaa2a50 .functor XOR 1, L_0x55d44eaa29e0, L_0x55d44eaa3200, C4<0>, C4<0>;
L_0x55d44eaa2ac0 .functor AND 1, L_0x55d44eaa2e80, L_0x55d44eaa3040, C4<1>, C4<1>;
L_0x55d44eaa2b30 .functor AND 1, L_0x55d44eaa2e80, L_0x55d44eaa3200, C4<1>, C4<1>;
L_0x55d44eaa2bf0 .functor OR 1, L_0x55d44eaa2ac0, L_0x55d44eaa2b30, C4<0>, C4<0>;
L_0x55d44eaa2d00 .functor AND 1, L_0x55d44eaa3200, L_0x55d44eaa3040, C4<1>, C4<1>;
L_0x55d44eaa2d70 .functor OR 1, L_0x55d44eaa2bf0, L_0x55d44eaa2d00, C4<0>, C4<0>;
v0x55d44d7fc160_0 .net *"_s0", 0 0, L_0x55d44eaa29e0;  1 drivers
v0x55d44d7fc260_0 .net *"_s10", 0 0, L_0x55d44eaa2d00;  1 drivers
v0x55d44d7f2760_0 .net *"_s4", 0 0, L_0x55d44eaa2ac0;  1 drivers
v0x55d44d7f2850_0 .net *"_s6", 0 0, L_0x55d44eaa2b30;  1 drivers
v0x55d44d7ef810_0 .net *"_s8", 0 0, L_0x55d44eaa2bf0;  1 drivers
v0x55d44d7ef940_0 .net "a", 0 0, L_0x55d44eaa2e80;  1 drivers
v0x55d44d7e5e10_0 .net "b", 0 0, L_0x55d44eaa3040;  1 drivers
v0x55d44d7e5ed0_0 .net "ca", 0 0, L_0x55d44eaa2d70;  1 drivers
v0x55d44d7e2ec0_0 .net "cin", 0 0, L_0x55d44eaa3200;  1 drivers
v0x55d44d7e2f80_0 .net "sum", 0 0, L_0x55d44eaa2a50;  1 drivers
S_0x55d44d7c97b0 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44d9e0c70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d72c3a0_0 .net "a", 3 0, L_0x55d44eaa5fe0;  1 drivers
v0x55d44d72c4a0_0 .net "b", 3 0, L_0x55d44eaa6110;  1 drivers
v0x55d44d7229a0_0 .net "ca", 3 0, L_0x55d44eaa5e70;  1 drivers
v0x55d44d722a60_0 .net "cin", 3 0, L_0x55d44eaa6240;  1 drivers
v0x55d44d71fa50_0 .net "sum", 3 0, L_0x55d44eaa5dd0;  1 drivers
L_0x55d44eaa3d90 .part L_0x55d44eaa5fe0, 0, 1;
L_0x55d44eaa3ec0 .part L_0x55d44eaa6110, 0, 1;
L_0x55d44eaa3ff0 .part L_0x55d44eaa6240, 0, 1;
L_0x55d44eaa4600 .part L_0x55d44eaa5fe0, 1, 1;
L_0x55d44eaa4730 .part L_0x55d44eaa6110, 1, 1;
L_0x55d44eaa4860 .part L_0x55d44eaa6240, 1, 1;
L_0x55d44eaa4fa0 .part L_0x55d44eaa5fe0, 2, 1;
L_0x55d44eaa50d0 .part L_0x55d44eaa6110, 2, 1;
L_0x55d44eaa5250 .part L_0x55d44eaa6240, 2, 1;
L_0x55d44eaa5820 .part L_0x55d44eaa5fe0, 3, 1;
L_0x55d44eaa59e0 .part L_0x55d44eaa6110, 3, 1;
L_0x55d44eaa5ba0 .part L_0x55d44eaa6240, 3, 1;
L_0x55d44eaa5dd0 .concat8 [ 1 1 1 1], L_0x55d44eaa3870, L_0x55d44eaa4190, L_0x55d44eaa4a40, L_0x55d44eaa53f0;
L_0x55d44eaa5e70 .concat8 [ 1 1 1 1], L_0x55d44eaa3c80, L_0x55d44eaa44f0, L_0x55d44eaa4e90, L_0x55d44eaa5710;
S_0x55d44d7c6860 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d7c97b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaa33c0 .functor XOR 1, L_0x55d44eaa3d90, L_0x55d44eaa3ec0, C4<0>, C4<0>;
L_0x55d44eaa3870 .functor XOR 1, L_0x55d44eaa33c0, L_0x55d44eaa3ff0, C4<0>, C4<0>;
L_0x55d44eaa3930 .functor AND 1, L_0x55d44eaa3d90, L_0x55d44eaa3ec0, C4<1>, C4<1>;
L_0x55d44eaa3a40 .functor AND 1, L_0x55d44eaa3d90, L_0x55d44eaa3ff0, C4<1>, C4<1>;
L_0x55d44eaa3b00 .functor OR 1, L_0x55d44eaa3930, L_0x55d44eaa3a40, C4<0>, C4<0>;
L_0x55d44eaa3c10 .functor AND 1, L_0x55d44eaa3ff0, L_0x55d44eaa3ec0, C4<1>, C4<1>;
L_0x55d44eaa3c80 .functor OR 1, L_0x55d44eaa3b00, L_0x55d44eaa3c10, C4<0>, C4<0>;
v0x55d44d7bcee0_0 .net *"_s0", 0 0, L_0x55d44eaa33c0;  1 drivers
v0x55d44d7b9f10_0 .net *"_s10", 0 0, L_0x55d44eaa3c10;  1 drivers
v0x55d44d7b9ff0_0 .net *"_s4", 0 0, L_0x55d44eaa3930;  1 drivers
v0x55d44d7b0510_0 .net *"_s6", 0 0, L_0x55d44eaa3a40;  1 drivers
v0x55d44d7b05f0_0 .net *"_s8", 0 0, L_0x55d44eaa3b00;  1 drivers
v0x55d44d7ad5c0_0 .net "a", 0 0, L_0x55d44eaa3d90;  1 drivers
v0x55d44d7ad660_0 .net "b", 0 0, L_0x55d44eaa3ec0;  1 drivers
v0x55d44d7a6a20_0 .net "ca", 0 0, L_0x55d44eaa3c80;  1 drivers
v0x55d44d7a6ae0_0 .net "cin", 0 0, L_0x55d44eaa3ff0;  1 drivers
v0x55d44d7a3b80_0 .net "sum", 0 0, L_0x55d44eaa3870;  1 drivers
S_0x55d44d7a0b80 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d7c97b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaa4120 .functor XOR 1, L_0x55d44eaa4600, L_0x55d44eaa4730, C4<0>, C4<0>;
L_0x55d44eaa4190 .functor XOR 1, L_0x55d44eaa4120, L_0x55d44eaa4860, C4<0>, C4<0>;
L_0x55d44eaa4200 .functor AND 1, L_0x55d44eaa4600, L_0x55d44eaa4730, C4<1>, C4<1>;
L_0x55d44eaa4270 .functor AND 1, L_0x55d44eaa4600, L_0x55d44eaa4860, C4<1>, C4<1>;
L_0x55d44eaa4330 .functor OR 1, L_0x55d44eaa4200, L_0x55d44eaa4270, C4<0>, C4<0>;
L_0x55d44eaa4440 .functor AND 1, L_0x55d44eaa4860, L_0x55d44eaa4730, C4<1>, C4<1>;
L_0x55d44eaa44f0 .functor OR 1, L_0x55d44eaa4330, L_0x55d44eaa4440, C4<0>, C4<0>;
v0x55d44d796570_0 .net *"_s0", 0 0, L_0x55d44eaa4120;  1 drivers
v0x55d44d796650_0 .net *"_s10", 0 0, L_0x55d44eaa4440;  1 drivers
v0x55d44d793620_0 .net *"_s4", 0 0, L_0x55d44eaa4200;  1 drivers
v0x55d44d793710_0 .net *"_s6", 0 0, L_0x55d44eaa4270;  1 drivers
v0x55d44d789c20_0 .net *"_s8", 0 0, L_0x55d44eaa4330;  1 drivers
v0x55d44d789d50_0 .net "a", 0 0, L_0x55d44eaa4600;  1 drivers
v0x55d44d786cd0_0 .net "b", 0 0, L_0x55d44eaa4730;  1 drivers
v0x55d44d786d70_0 .net "ca", 0 0, L_0x55d44eaa44f0;  1 drivers
v0x55d44d77d2d0_0 .net "cin", 0 0, L_0x55d44eaa4860;  1 drivers
v0x55d44d77a380_0 .net "sum", 0 0, L_0x55d44eaa4190;  1 drivers
S_0x55d44d7737e0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d7c97b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaa49d0 .functor XOR 1, L_0x55d44eaa4fa0, L_0x55d44eaa50d0, C4<0>, C4<0>;
L_0x55d44eaa4a40 .functor XOR 1, L_0x55d44eaa49d0, L_0x55d44eaa5250, C4<0>, C4<0>;
L_0x55d44eaa4b00 .functor AND 1, L_0x55d44eaa4fa0, L_0x55d44eaa50d0, C4<1>, C4<1>;
L_0x55d44eaa4c10 .functor AND 1, L_0x55d44eaa4fa0, L_0x55d44eaa5250, C4<1>, C4<1>;
L_0x55d44eaa4cd0 .functor OR 1, L_0x55d44eaa4b00, L_0x55d44eaa4c10, C4<0>, C4<0>;
L_0x55d44eaa4de0 .functor AND 1, L_0x55d44eaa5250, L_0x55d44eaa50d0, C4<1>, C4<1>;
L_0x55d44eaa4e90 .functor OR 1, L_0x55d44eaa4cd0, L_0x55d44eaa4de0, C4<0>, C4<0>;
v0x55d44d770890_0 .net *"_s0", 0 0, L_0x55d44eaa49d0;  1 drivers
v0x55d44d770970_0 .net *"_s10", 0 0, L_0x55d44eaa4de0;  1 drivers
v0x55d44d76d940_0 .net *"_s4", 0 0, L_0x55d44eaa4b00;  1 drivers
v0x55d44d76da30_0 .net *"_s6", 0 0, L_0x55d44eaa4c10;  1 drivers
v0x55d44d762530_0 .net *"_s8", 0 0, L_0x55d44eaa4cd0;  1 drivers
v0x55d44d762660_0 .net "a", 0 0, L_0x55d44eaa4fa0;  1 drivers
v0x55d44d75f5e0_0 .net "b", 0 0, L_0x55d44eaa50d0;  1 drivers
v0x55d44d75f680_0 .net "ca", 0 0, L_0x55d44eaa4e90;  1 drivers
v0x55d44d755be0_0 .net "cin", 0 0, L_0x55d44eaa5250;  1 drivers
v0x55d44d755ca0_0 .net "sum", 0 0, L_0x55d44eaa4a40;  1 drivers
S_0x55d44d752c90 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d7c97b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaa5380 .functor XOR 1, L_0x55d44eaa5820, L_0x55d44eaa59e0, C4<0>, C4<0>;
L_0x55d44eaa53f0 .functor XOR 1, L_0x55d44eaa5380, L_0x55d44eaa5ba0, C4<0>, C4<0>;
L_0x55d44eaa5460 .functor AND 1, L_0x55d44eaa5820, L_0x55d44eaa59e0, C4<1>, C4<1>;
L_0x55d44eaa54d0 .functor AND 1, L_0x55d44eaa5820, L_0x55d44eaa5ba0, C4<1>, C4<1>;
L_0x55d44eaa5590 .functor OR 1, L_0x55d44eaa5460, L_0x55d44eaa54d0, C4<0>, C4<0>;
L_0x55d44eaa56a0 .functor AND 1, L_0x55d44eaa5ba0, L_0x55d44eaa59e0, C4<1>, C4<1>;
L_0x55d44eaa5710 .functor OR 1, L_0x55d44eaa5590, L_0x55d44eaa56a0, C4<0>, C4<0>;
v0x55d44d749290_0 .net *"_s0", 0 0, L_0x55d44eaa5380;  1 drivers
v0x55d44d749370_0 .net *"_s10", 0 0, L_0x55d44eaa56a0;  1 drivers
v0x55d44d746340_0 .net *"_s4", 0 0, L_0x55d44eaa5460;  1 drivers
v0x55d44d746410_0 .net *"_s6", 0 0, L_0x55d44eaa54d0;  1 drivers
v0x55d44d73f7a0_0 .net *"_s8", 0 0, L_0x55d44eaa5590;  1 drivers
v0x55d44d73f8d0_0 .net "a", 0 0, L_0x55d44eaa5820;  1 drivers
v0x55d44d73c850_0 .net "b", 0 0, L_0x55d44eaa59e0;  1 drivers
v0x55d44d73c910_0 .net "ca", 0 0, L_0x55d44eaa5710;  1 drivers
v0x55d44d739900_0 .net "cin", 0 0, L_0x55d44eaa5ba0;  1 drivers
v0x55d44d72f2f0_0 .net "sum", 0 0, L_0x55d44eaa53f0;  1 drivers
S_0x55d44d709610 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44d9e3bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44d43bbf0_0 .net "a", 15 0, L_0x55d44eab1280;  1 drivers
v0x55d44d43bcf0_0 .net "b", 15 0, L_0x55d44eab1370;  1 drivers
v0x55d44d438ca0_0 .net "ca", 15 0, L_0x55d44eab1020;  1 drivers
v0x55d44d438d90_0 .net "cin", 15 0, L_0x55d44eab1460;  1 drivers
v0x55d44d432100_0 .net "sum", 15 0, L_0x55d44eab0f80;  1 drivers
L_0x55d44eaa9000 .part L_0x55d44eab1280, 0, 4;
L_0x55d44eaa90a0 .part L_0x55d44eab1370, 0, 4;
L_0x55d44eaa9140 .part L_0x55d44eab1460, 0, 4;
L_0x55d44eaab920 .part L_0x55d44eab1280, 4, 4;
L_0x55d44eaaba10 .part L_0x55d44eab1370, 4, 4;
L_0x55d44eaabb00 .part L_0x55d44eab1460, 4, 4;
L_0x55d44eaae2a0 .part L_0x55d44eab1280, 8, 4;
L_0x55d44eaae340 .part L_0x55d44eab1370, 8, 4;
L_0x55d44eaae430 .part L_0x55d44eab1460, 8, 4;
L_0x55d44eab0b80 .part L_0x55d44eab1280, 12, 4;
L_0x55d44eab0cb0 .part L_0x55d44eab1370, 12, 4;
L_0x55d44eab0de0 .part L_0x55d44eab1460, 12, 4;
L_0x55d44eab0f80 .concat8 [ 4 4 4 4], L_0x55d44eaa8df0, L_0x55d44eaab710, L_0x55d44eaae090, L_0x55d44eab0970;
L_0x55d44eab1020 .concat8 [ 4 4 4 4], L_0x55d44eaa8e90, L_0x55d44eaab7b0, L_0x55d44eaae130, L_0x55d44eab0a10;
S_0x55d44d7066c0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44d709610;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d669a80_0 .net "a", 3 0, L_0x55d44eaa9000;  1 drivers
v0x55d44d669b80_0 .net "b", 3 0, L_0x55d44eaa90a0;  1 drivers
v0x55d44d65f470_0 .net "ca", 3 0, L_0x55d44eaa8e90;  1 drivers
v0x55d44d65f530_0 .net "cin", 3 0, L_0x55d44eaa9140;  1 drivers
v0x55d44d65c520_0 .net "sum", 3 0, L_0x55d44eaa8df0;  1 drivers
L_0x55d44eaa6db0 .part L_0x55d44eaa9000, 0, 1;
L_0x55d44eaa6ee0 .part L_0x55d44eaa90a0, 0, 1;
L_0x55d44eaa7010 .part L_0x55d44eaa9140, 0, 1;
L_0x55d44eaa7620 .part L_0x55d44eaa9000, 1, 1;
L_0x55d44eaa7750 .part L_0x55d44eaa90a0, 1, 1;
L_0x55d44eaa7880 .part L_0x55d44eaa9140, 1, 1;
L_0x55d44eaa7fc0 .part L_0x55d44eaa9000, 2, 1;
L_0x55d44eaa80f0 .part L_0x55d44eaa90a0, 2, 1;
L_0x55d44eaa8270 .part L_0x55d44eaa9140, 2, 1;
L_0x55d44eaa8840 .part L_0x55d44eaa9000, 3, 1;
L_0x55d44eaa8a00 .part L_0x55d44eaa90a0, 3, 1;
L_0x55d44eaa8bc0 .part L_0x55d44eaa9140, 3, 1;
L_0x55d44eaa8df0 .concat8 [ 1 1 1 1], L_0x55d44eaa5d60, L_0x55d44eaa71b0, L_0x55d44eaa7a60, L_0x55d44eaa8410;
L_0x55d44eaa8e90 .concat8 [ 1 1 1 1], L_0x55d44eaa6ca0, L_0x55d44eaa7510, L_0x55d44eaa7eb0, L_0x55d44eaa8730;
S_0x55d44d6f9930 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d7066c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaa6370 .functor XOR 1, L_0x55d44eaa6db0, L_0x55d44eaa6ee0, C4<0>, C4<0>;
L_0x55d44eaa5d60 .functor XOR 1, L_0x55d44eaa6370, L_0x55d44eaa7010, C4<0>, C4<0>;
L_0x55d44eaa6910 .functor AND 1, L_0x55d44eaa6db0, L_0x55d44eaa6ee0, C4<1>, C4<1>;
L_0x55d44eaa6a20 .functor AND 1, L_0x55d44eaa6db0, L_0x55d44eaa7010, C4<1>, C4<1>;
L_0x55d44eaa6ae0 .functor OR 1, L_0x55d44eaa6910, L_0x55d44eaa6a20, C4<0>, C4<0>;
L_0x55d44eaa6bf0 .functor AND 1, L_0x55d44eaa7010, L_0x55d44eaa6ee0, C4<1>, C4<1>;
L_0x55d44eaa6ca0 .functor OR 1, L_0x55d44eaa6ae0, L_0x55d44eaa6bf0, C4<0>, C4<0>;
v0x55d44d6f69e0_0 .net *"_s0", 0 0, L_0x55d44eaa6370;  1 drivers
v0x55d44d6f6ae0_0 .net *"_s10", 0 0, L_0x55d44eaa6bf0;  1 drivers
v0x55d44d6ecfe0_0 .net *"_s4", 0 0, L_0x55d44eaa6910;  1 drivers
v0x55d44d6ed0d0_0 .net *"_s6", 0 0, L_0x55d44eaa6a20;  1 drivers
v0x55d44d6ea090_0 .net *"_s8", 0 0, L_0x55d44eaa6ae0;  1 drivers
v0x55d44d6ea1c0_0 .net "a", 0 0, L_0x55d44eaa6db0;  1 drivers
v0x55d44d6e0690_0 .net "b", 0 0, L_0x55d44eaa6ee0;  1 drivers
v0x55d44d6e0750_0 .net "ca", 0 0, L_0x55d44eaa6ca0;  1 drivers
v0x55d44d6dd740_0 .net "cin", 0 0, L_0x55d44eaa7010;  1 drivers
v0x55d44d6dd800_0 .net "sum", 0 0, L_0x55d44eaa5d60;  1 drivers
S_0x55d44d6d6ba0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d7066c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaa7140 .functor XOR 1, L_0x55d44eaa7620, L_0x55d44eaa7750, C4<0>, C4<0>;
L_0x55d44eaa71b0 .functor XOR 1, L_0x55d44eaa7140, L_0x55d44eaa7880, C4<0>, C4<0>;
L_0x55d44eaa7220 .functor AND 1, L_0x55d44eaa7620, L_0x55d44eaa7750, C4<1>, C4<1>;
L_0x55d44eaa7290 .functor AND 1, L_0x55d44eaa7620, L_0x55d44eaa7880, C4<1>, C4<1>;
L_0x55d44eaa7350 .functor OR 1, L_0x55d44eaa7220, L_0x55d44eaa7290, C4<0>, C4<0>;
L_0x55d44eaa7460 .functor AND 1, L_0x55d44eaa7880, L_0x55d44eaa7750, C4<1>, C4<1>;
L_0x55d44eaa7510 .functor OR 1, L_0x55d44eaa7350, L_0x55d44eaa7460, C4<0>, C4<0>;
v0x55d44d6d3cd0_0 .net *"_s0", 0 0, L_0x55d44eaa7140;  1 drivers
v0x55d44d6d0d00_0 .net *"_s10", 0 0, L_0x55d44eaa7460;  1 drivers
v0x55d44d6d0de0_0 .net *"_s4", 0 0, L_0x55d44eaa7220;  1 drivers
v0x55d44d6c66f0_0 .net *"_s6", 0 0, L_0x55d44eaa7290;  1 drivers
v0x55d44d6c67d0_0 .net *"_s8", 0 0, L_0x55d44eaa7350;  1 drivers
v0x55d44d6c37a0_0 .net "a", 0 0, L_0x55d44eaa7620;  1 drivers
v0x55d44d6c3860_0 .net "b", 0 0, L_0x55d44eaa7750;  1 drivers
v0x55d44d6b9da0_0 .net "ca", 0 0, L_0x55d44eaa7510;  1 drivers
v0x55d44d6b9e60_0 .net "cin", 0 0, L_0x55d44eaa7880;  1 drivers
v0x55d44d6b6f00_0 .net "sum", 0 0, L_0x55d44eaa71b0;  1 drivers
S_0x55d44d6ad450 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d7066c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaa79f0 .functor XOR 1, L_0x55d44eaa7fc0, L_0x55d44eaa80f0, C4<0>, C4<0>;
L_0x55d44eaa7a60 .functor XOR 1, L_0x55d44eaa79f0, L_0x55d44eaa8270, C4<0>, C4<0>;
L_0x55d44eaa7b20 .functor AND 1, L_0x55d44eaa7fc0, L_0x55d44eaa80f0, C4<1>, C4<1>;
L_0x55d44eaa7c30 .functor AND 1, L_0x55d44eaa7fc0, L_0x55d44eaa8270, C4<1>, C4<1>;
L_0x55d44eaa7cf0 .functor OR 1, L_0x55d44eaa7b20, L_0x55d44eaa7c30, C4<0>, C4<0>;
L_0x55d44eaa7e00 .functor AND 1, L_0x55d44eaa8270, L_0x55d44eaa80f0, C4<1>, C4<1>;
L_0x55d44eaa7eb0 .functor OR 1, L_0x55d44eaa7cf0, L_0x55d44eaa7e00, C4<0>, C4<0>;
v0x55d44d6aa500_0 .net *"_s0", 0 0, L_0x55d44eaa79f0;  1 drivers
v0x55d44d6aa5e0_0 .net *"_s10", 0 0, L_0x55d44eaa7e00;  1 drivers
v0x55d44d6a3960_0 .net *"_s4", 0 0, L_0x55d44eaa7b20;  1 drivers
v0x55d44d6a3a50_0 .net *"_s6", 0 0, L_0x55d44eaa7c30;  1 drivers
v0x55d44d6a0a10_0 .net *"_s8", 0 0, L_0x55d44eaa7cf0;  1 drivers
v0x55d44d6a0b40_0 .net "a", 0 0, L_0x55d44eaa7fc0;  1 drivers
v0x55d44d69dac0_0 .net "b", 0 0, L_0x55d44eaa80f0;  1 drivers
v0x55d44d69db60_0 .net "ca", 0 0, L_0x55d44eaa7eb0;  1 drivers
v0x55d44d6926b0_0 .net "cin", 0 0, L_0x55d44eaa8270;  1 drivers
v0x55d44d68f760_0 .net "sum", 0 0, L_0x55d44eaa7a60;  1 drivers
S_0x55d44d685d60 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d7066c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaa83a0 .functor XOR 1, L_0x55d44eaa8840, L_0x55d44eaa8a00, C4<0>, C4<0>;
L_0x55d44eaa8410 .functor XOR 1, L_0x55d44eaa83a0, L_0x55d44eaa8bc0, C4<0>, C4<0>;
L_0x55d44eaa8480 .functor AND 1, L_0x55d44eaa8840, L_0x55d44eaa8a00, C4<1>, C4<1>;
L_0x55d44eaa84f0 .functor AND 1, L_0x55d44eaa8840, L_0x55d44eaa8bc0, C4<1>, C4<1>;
L_0x55d44eaa85b0 .functor OR 1, L_0x55d44eaa8480, L_0x55d44eaa84f0, C4<0>, C4<0>;
L_0x55d44eaa86c0 .functor AND 1, L_0x55d44eaa8bc0, L_0x55d44eaa8a00, C4<1>, C4<1>;
L_0x55d44eaa8730 .functor OR 1, L_0x55d44eaa85b0, L_0x55d44eaa86c0, C4<0>, C4<0>;
v0x55d44d682e10_0 .net *"_s0", 0 0, L_0x55d44eaa83a0;  1 drivers
v0x55d44d682f10_0 .net *"_s10", 0 0, L_0x55d44eaa86c0;  1 drivers
v0x55d44d679410_0 .net *"_s4", 0 0, L_0x55d44eaa8480;  1 drivers
v0x55d44d679500_0 .net *"_s6", 0 0, L_0x55d44eaa84f0;  1 drivers
v0x55d44d6764c0_0 .net *"_s8", 0 0, L_0x55d44eaa85b0;  1 drivers
v0x55d44d6765f0_0 .net "a", 0 0, L_0x55d44eaa8840;  1 drivers
v0x55d44d66f920_0 .net "b", 0 0, L_0x55d44eaa8a00;  1 drivers
v0x55d44d66f9e0_0 .net "ca", 0 0, L_0x55d44eaa8730;  1 drivers
v0x55d44d66c9d0_0 .net "cin", 0 0, L_0x55d44eaa8bc0;  1 drivers
v0x55d44d66ca90_0 .net "sum", 0 0, L_0x55d44eaa8410;  1 drivers
S_0x55d44d652b20 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44d709610;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d5b46b0_0 .net "a", 3 0, L_0x55d44eaab920;  1 drivers
v0x55d44d5b47b0_0 .net "b", 3 0, L_0x55d44eaaba10;  1 drivers
v0x55d44d5b1760_0 .net "ca", 3 0, L_0x55d44eaab7b0;  1 drivers
v0x55d44d5b1820_0 .net "cin", 3 0, L_0x55d44eaabb00;  1 drivers
v0x55d44d5a7d60_0 .net "sum", 3 0, L_0x55d44eaab710;  1 drivers
L_0x55d44eaa9740 .part L_0x55d44eaab920, 0, 1;
L_0x55d44eaa9870 .part L_0x55d44eaaba10, 0, 1;
L_0x55d44eaa99a0 .part L_0x55d44eaabb00, 0, 1;
L_0x55d44eaa9fb0 .part L_0x55d44eaab920, 1, 1;
L_0x55d44eaaa0e0 .part L_0x55d44eaaba10, 1, 1;
L_0x55d44eaaa210 .part L_0x55d44eaabb00, 1, 1;
L_0x55d44eaaa880 .part L_0x55d44eaab920, 2, 1;
L_0x55d44eaaa9b0 .part L_0x55d44eaaba10, 2, 1;
L_0x55d44eaaab30 .part L_0x55d44eaabb00, 2, 1;
L_0x55d44eaab100 .part L_0x55d44eaab920, 3, 1;
L_0x55d44eaab320 .part L_0x55d44eaaba10, 3, 1;
L_0x55d44eaab4e0 .part L_0x55d44eaabb00, 3, 1;
L_0x55d44eaab710 .concat8 [ 1 1 1 1], L_0x55d44eaa91e0, L_0x55d44eaa9b40, L_0x55d44eaaa3b0, L_0x55d44eaaacd0;
L_0x55d44eaab7b0 .concat8 [ 1 1 1 1], L_0x55d44eaa9630, L_0x55d44eaa9ea0, L_0x55d44eaaa770, L_0x55d44eaaaff0;
S_0x55d44d64fbd0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d652b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaa8d80 .functor XOR 1, L_0x55d44eaa9740, L_0x55d44eaa9870, C4<0>, C4<0>;
L_0x55d44eaa91e0 .functor XOR 1, L_0x55d44eaa8d80, L_0x55d44eaa99a0, C4<0>, C4<0>;
L_0x55d44eaa92a0 .functor AND 1, L_0x55d44eaa9740, L_0x55d44eaa9870, C4<1>, C4<1>;
L_0x55d44eaa93b0 .functor AND 1, L_0x55d44eaa9740, L_0x55d44eaa99a0, C4<1>, C4<1>;
L_0x55d44eaa9470 .functor OR 1, L_0x55d44eaa92a0, L_0x55d44eaa93b0, C4<0>, C4<0>;
L_0x55d44eaa9580 .functor AND 1, L_0x55d44eaa99a0, L_0x55d44eaa9870, C4<1>, C4<1>;
L_0x55d44eaa9630 .functor OR 1, L_0x55d44eaa9470, L_0x55d44eaa9580, C4<0>, C4<0>;
v0x55d44d6461d0_0 .net *"_s0", 0 0, L_0x55d44eaa8d80;  1 drivers
v0x55d44d6462b0_0 .net *"_s10", 0 0, L_0x55d44eaa9580;  1 drivers
v0x55d44d643280_0 .net *"_s4", 0 0, L_0x55d44eaa92a0;  1 drivers
v0x55d44d643370_0 .net *"_s6", 0 0, L_0x55d44eaa93b0;  1 drivers
v0x55d44d63c6e0_0 .net *"_s8", 0 0, L_0x55d44eaa9470;  1 drivers
v0x55d44d63c810_0 .net "a", 0 0, L_0x55d44eaa9740;  1 drivers
v0x55d44d639790_0 .net "b", 0 0, L_0x55d44eaa9870;  1 drivers
v0x55d44d639830_0 .net "ca", 0 0, L_0x55d44eaa9630;  1 drivers
v0x55d44d636840_0 .net "cin", 0 0, L_0x55d44eaa99a0;  1 drivers
v0x55d44d628280_0 .net "sum", 0 0, L_0x55d44eaa91e0;  1 drivers
S_0x55d44d625330 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d652b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaa9ad0 .functor XOR 1, L_0x55d44eaa9fb0, L_0x55d44eaaa0e0, C4<0>, C4<0>;
L_0x55d44eaa9b40 .functor XOR 1, L_0x55d44eaa9ad0, L_0x55d44eaaa210, C4<0>, C4<0>;
L_0x55d44eaa9bb0 .functor AND 1, L_0x55d44eaa9fb0, L_0x55d44eaaa0e0, C4<1>, C4<1>;
L_0x55d44eaa9c20 .functor AND 1, L_0x55d44eaa9fb0, L_0x55d44eaaa210, C4<1>, C4<1>;
L_0x55d44eaa9ce0 .functor OR 1, L_0x55d44eaa9bb0, L_0x55d44eaa9c20, C4<0>, C4<0>;
L_0x55d44eaa9df0 .functor AND 1, L_0x55d44eaaa210, L_0x55d44eaaa0e0, C4<1>, C4<1>;
L_0x55d44eaa9ea0 .functor OR 1, L_0x55d44eaa9ce0, L_0x55d44eaa9df0, C4<0>, C4<0>;
v0x55d44d61b930_0 .net *"_s0", 0 0, L_0x55d44eaa9ad0;  1 drivers
v0x55d44d61ba10_0 .net *"_s10", 0 0, L_0x55d44eaa9df0;  1 drivers
v0x55d44d6189e0_0 .net *"_s4", 0 0, L_0x55d44eaa9bb0;  1 drivers
v0x55d44d618ab0_0 .net *"_s6", 0 0, L_0x55d44eaa9c20;  1 drivers
v0x55d44d60efe0_0 .net *"_s8", 0 0, L_0x55d44eaa9ce0;  1 drivers
v0x55d44d60f110_0 .net "a", 0 0, L_0x55d44eaa9fb0;  1 drivers
v0x55d44d60c090_0 .net "b", 0 0, L_0x55d44eaaa0e0;  1 drivers
v0x55d44d60c150_0 .net "ca", 0 0, L_0x55d44eaa9ea0;  1 drivers
v0x55d44d6054f0_0 .net "cin", 0 0, L_0x55d44eaaa210;  1 drivers
v0x55d44d6055b0_0 .net "sum", 0 0, L_0x55d44eaa9b40;  1 drivers
S_0x55d44d6025a0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d652b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaaa340 .functor XOR 1, L_0x55d44eaaa880, L_0x55d44eaaa9b0, C4<0>, C4<0>;
L_0x55d44eaaa3b0 .functor XOR 1, L_0x55d44eaaa340, L_0x55d44eaaab30, C4<0>, C4<0>;
L_0x55d44eaaa420 .functor AND 1, L_0x55d44eaaa880, L_0x55d44eaaa9b0, C4<1>, C4<1>;
L_0x55d44eaaa530 .functor AND 1, L_0x55d44eaaa880, L_0x55d44eaaab30, C4<1>, C4<1>;
L_0x55d44eaaa5f0 .functor OR 1, L_0x55d44eaaa420, L_0x55d44eaaa530, C4<0>, C4<0>;
L_0x55d44eaaa700 .functor AND 1, L_0x55d44eaaab30, L_0x55d44eaaa9b0, C4<1>, C4<1>;
L_0x55d44eaaa770 .functor OR 1, L_0x55d44eaaa5f0, L_0x55d44eaaa700, C4<0>, C4<0>;
v0x55d44d5ff650_0 .net *"_s0", 0 0, L_0x55d44eaaa340;  1 drivers
v0x55d44d5ff730_0 .net *"_s10", 0 0, L_0x55d44eaaa700;  1 drivers
v0x55d44d5f5040_0 .net *"_s4", 0 0, L_0x55d44eaaa420;  1 drivers
v0x55d44d5f5130_0 .net *"_s6", 0 0, L_0x55d44eaaa530;  1 drivers
v0x55d44d5f20f0_0 .net *"_s8", 0 0, L_0x55d44eaaa5f0;  1 drivers
v0x55d44d5f2220_0 .net "a", 0 0, L_0x55d44eaaa880;  1 drivers
v0x55d44d5e86f0_0 .net "b", 0 0, L_0x55d44eaaa9b0;  1 drivers
v0x55d44d5e8790_0 .net "ca", 0 0, L_0x55d44eaaa770;  1 drivers
v0x55d44d5e57a0_0 .net "cin", 0 0, L_0x55d44eaaab30;  1 drivers
v0x55d44d5dbda0_0 .net "sum", 0 0, L_0x55d44eaaa3b0;  1 drivers
S_0x55d44d5d8e50 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d652b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaaac60 .functor XOR 1, L_0x55d44eaab100, L_0x55d44eaab320, C4<0>, C4<0>;
L_0x55d44eaaacd0 .functor XOR 1, L_0x55d44eaaac60, L_0x55d44eaab4e0, C4<0>, C4<0>;
L_0x55d44eaaad40 .functor AND 1, L_0x55d44eaab100, L_0x55d44eaab320, C4<1>, C4<1>;
L_0x55d44eaaadb0 .functor AND 1, L_0x55d44eaab100, L_0x55d44eaab4e0, C4<1>, C4<1>;
L_0x55d44eaaae70 .functor OR 1, L_0x55d44eaaad40, L_0x55d44eaaadb0, C4<0>, C4<0>;
L_0x55d44eaaaf80 .functor AND 1, L_0x55d44eaab4e0, L_0x55d44eaab320, C4<1>, C4<1>;
L_0x55d44eaaaff0 .functor OR 1, L_0x55d44eaaae70, L_0x55d44eaaaf80, C4<0>, C4<0>;
v0x55d44d5d22b0_0 .net *"_s0", 0 0, L_0x55d44eaaac60;  1 drivers
v0x55d44d5d23b0_0 .net *"_s10", 0 0, L_0x55d44eaaaf80;  1 drivers
v0x55d44d5cf360_0 .net *"_s4", 0 0, L_0x55d44eaaad40;  1 drivers
v0x55d44d5cf450_0 .net *"_s6", 0 0, L_0x55d44eaaadb0;  1 drivers
v0x55d44d5cc410_0 .net *"_s8", 0 0, L_0x55d44eaaae70;  1 drivers
v0x55d44d5cc540_0 .net "a", 0 0, L_0x55d44eaab100;  1 drivers
v0x55d44d5c1000_0 .net "b", 0 0, L_0x55d44eaab320;  1 drivers
v0x55d44d5c10c0_0 .net "ca", 0 0, L_0x55d44eaaaff0;  1 drivers
v0x55d44d5be0b0_0 .net "cin", 0 0, L_0x55d44eaab4e0;  1 drivers
v0x55d44d5be170_0 .net "sum", 0 0, L_0x55d44eaaacd0;  1 drivers
S_0x55d44d5a4e10 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44d709610;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d501ed0_0 .net "a", 3 0, L_0x55d44eaae2a0;  1 drivers
v0x55d44d501fd0_0 .net "b", 3 0, L_0x55d44eaae340;  1 drivers
v0x55d44d4fef80_0 .net "ca", 3 0, L_0x55d44eaae130;  1 drivers
v0x55d44d4ff040_0 .net "cin", 3 0, L_0x55d44eaae430;  1 drivers
v0x55d44d4fc030_0 .net "sum", 3 0, L_0x55d44eaae090;  1 drivers
L_0x55d44eaac110 .part L_0x55d44eaae2a0, 0, 1;
L_0x55d44eaac240 .part L_0x55d44eaae340, 0, 1;
L_0x55d44eaac370 .part L_0x55d44eaae430, 0, 1;
L_0x55d44eaac940 .part L_0x55d44eaae2a0, 1, 1;
L_0x55d44eaaca70 .part L_0x55d44eaae340, 1, 1;
L_0x55d44eaacba0 .part L_0x55d44eaae430, 1, 1;
L_0x55d44eaad260 .part L_0x55d44eaae2a0, 2, 1;
L_0x55d44eaad390 .part L_0x55d44eaae340, 2, 1;
L_0x55d44eaad510 .part L_0x55d44eaae430, 2, 1;
L_0x55d44eaadae0 .part L_0x55d44eaae2a0, 3, 1;
L_0x55d44eaadca0 .part L_0x55d44eaae340, 3, 1;
L_0x55d44eaade60 .part L_0x55d44eaae430, 3, 1;
L_0x55d44eaae090 .concat8 [ 1 1 1 1], L_0x55d44eaabbf0, L_0x55d44eaac510, L_0x55d44eaacd40, L_0x55d44eaad6b0;
L_0x55d44eaae130 .concat8 [ 1 1 1 1], L_0x55d44eaac000, L_0x55d44eaac830, L_0x55d44eaad150, L_0x55d44eaad9d0;
S_0x55d44d59e270 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d5a4e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaab6a0 .functor XOR 1, L_0x55d44eaac110, L_0x55d44eaac240, C4<0>, C4<0>;
L_0x55d44eaabbf0 .functor XOR 1, L_0x55d44eaab6a0, L_0x55d44eaac370, C4<0>, C4<0>;
L_0x55d44eaabcb0 .functor AND 1, L_0x55d44eaac110, L_0x55d44eaac240, C4<1>, C4<1>;
L_0x55d44eaabdc0 .functor AND 1, L_0x55d44eaac110, L_0x55d44eaac370, C4<1>, C4<1>;
L_0x55d44eaabe80 .functor OR 1, L_0x55d44eaabcb0, L_0x55d44eaabdc0, C4<0>, C4<0>;
L_0x55d44eaabf90 .functor AND 1, L_0x55d44eaac370, L_0x55d44eaac240, C4<1>, C4<1>;
L_0x55d44eaac000 .functor OR 1, L_0x55d44eaabe80, L_0x55d44eaabf90, C4<0>, C4<0>;
v0x55d44d59b3a0_0 .net *"_s0", 0 0, L_0x55d44eaab6a0;  1 drivers
v0x55d44d5983d0_0 .net *"_s10", 0 0, L_0x55d44eaabf90;  1 drivers
v0x55d44d5984b0_0 .net *"_s4", 0 0, L_0x55d44eaabcb0;  1 drivers
v0x55d44d58ddc0_0 .net *"_s6", 0 0, L_0x55d44eaabdc0;  1 drivers
v0x55d44d58dea0_0 .net *"_s8", 0 0, L_0x55d44eaabe80;  1 drivers
v0x55d44d58ae70_0 .net "a", 0 0, L_0x55d44eaac110;  1 drivers
v0x55d44d58af30_0 .net "b", 0 0, L_0x55d44eaac240;  1 drivers
v0x55d44d581470_0 .net "ca", 0 0, L_0x55d44eaac000;  1 drivers
v0x55d44d581530_0 .net "cin", 0 0, L_0x55d44eaac370;  1 drivers
v0x55d44d57e5d0_0 .net "sum", 0 0, L_0x55d44eaabbf0;  1 drivers
S_0x55d44d574b20 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d5a4e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaac4a0 .functor XOR 1, L_0x55d44eaac940, L_0x55d44eaaca70, C4<0>, C4<0>;
L_0x55d44eaac510 .functor XOR 1, L_0x55d44eaac4a0, L_0x55d44eaacba0, C4<0>, C4<0>;
L_0x55d44eaac580 .functor AND 1, L_0x55d44eaac940, L_0x55d44eaaca70, C4<1>, C4<1>;
L_0x55d44eaac5f0 .functor AND 1, L_0x55d44eaac940, L_0x55d44eaacba0, C4<1>, C4<1>;
L_0x55d44eaac6b0 .functor OR 1, L_0x55d44eaac580, L_0x55d44eaac5f0, C4<0>, C4<0>;
L_0x55d44eaac7c0 .functor AND 1, L_0x55d44eaacba0, L_0x55d44eaaca70, C4<1>, C4<1>;
L_0x55d44eaac830 .functor OR 1, L_0x55d44eaac6b0, L_0x55d44eaac7c0, C4<0>, C4<0>;
v0x55d44d571bd0_0 .net *"_s0", 0 0, L_0x55d44eaac4a0;  1 drivers
v0x55d44d571cb0_0 .net *"_s10", 0 0, L_0x55d44eaac7c0;  1 drivers
v0x55d44d56b030_0 .net *"_s4", 0 0, L_0x55d44eaac580;  1 drivers
v0x55d44d56b100_0 .net *"_s6", 0 0, L_0x55d44eaac5f0;  1 drivers
v0x55d44d5680e0_0 .net *"_s8", 0 0, L_0x55d44eaac6b0;  1 drivers
v0x55d44d568210_0 .net "a", 0 0, L_0x55d44eaac940;  1 drivers
v0x55d44d565190_0 .net "b", 0 0, L_0x55d44eaaca70;  1 drivers
v0x55d44d565250_0 .net "ca", 0 0, L_0x55d44eaac830;  1 drivers
v0x55d44d557ea0_0 .net "cin", 0 0, L_0x55d44eaacba0;  1 drivers
v0x55d44d554f50_0 .net "sum", 0 0, L_0x55d44eaac510;  1 drivers
S_0x55d44d54b550 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d5a4e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaaccd0 .functor XOR 1, L_0x55d44eaad260, L_0x55d44eaad390, C4<0>, C4<0>;
L_0x55d44eaacd40 .functor XOR 1, L_0x55d44eaaccd0, L_0x55d44eaad510, C4<0>, C4<0>;
L_0x55d44eaace00 .functor AND 1, L_0x55d44eaad260, L_0x55d44eaad390, C4<1>, C4<1>;
L_0x55d44eaacf10 .functor AND 1, L_0x55d44eaad260, L_0x55d44eaad510, C4<1>, C4<1>;
L_0x55d44eaacfd0 .functor OR 1, L_0x55d44eaace00, L_0x55d44eaacf10, C4<0>, C4<0>;
L_0x55d44eaad0e0 .functor AND 1, L_0x55d44eaad510, L_0x55d44eaad390, C4<1>, C4<1>;
L_0x55d44eaad150 .functor OR 1, L_0x55d44eaacfd0, L_0x55d44eaad0e0, C4<0>, C4<0>;
v0x55d44d548600_0 .net *"_s0", 0 0, L_0x55d44eaaccd0;  1 drivers
v0x55d44d5486e0_0 .net *"_s10", 0 0, L_0x55d44eaad0e0;  1 drivers
v0x55d44d53ec00_0 .net *"_s4", 0 0, L_0x55d44eaace00;  1 drivers
v0x55d44d53ecf0_0 .net *"_s6", 0 0, L_0x55d44eaacf10;  1 drivers
v0x55d44d53bcb0_0 .net *"_s8", 0 0, L_0x55d44eaacfd0;  1 drivers
v0x55d44d53bde0_0 .net "a", 0 0, L_0x55d44eaad260;  1 drivers
v0x55d44d535110_0 .net "b", 0 0, L_0x55d44eaad390;  1 drivers
v0x55d44d5351b0_0 .net "ca", 0 0, L_0x55d44eaad150;  1 drivers
v0x55d44d5321c0_0 .net "cin", 0 0, L_0x55d44eaad510;  1 drivers
v0x55d44d532280_0 .net "sum", 0 0, L_0x55d44eaacd40;  1 drivers
S_0x55d44d52f270 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d5a4e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaad640 .functor XOR 1, L_0x55d44eaadae0, L_0x55d44eaadca0, C4<0>, C4<0>;
L_0x55d44eaad6b0 .functor XOR 1, L_0x55d44eaad640, L_0x55d44eaade60, C4<0>, C4<0>;
L_0x55d44eaad720 .functor AND 1, L_0x55d44eaadae0, L_0x55d44eaadca0, C4<1>, C4<1>;
L_0x55d44eaad790 .functor AND 1, L_0x55d44eaadae0, L_0x55d44eaade60, C4<1>, C4<1>;
L_0x55d44eaad850 .functor OR 1, L_0x55d44eaad720, L_0x55d44eaad790, C4<0>, C4<0>;
L_0x55d44eaad960 .functor AND 1, L_0x55d44eaade60, L_0x55d44eaadca0, C4<1>, C4<1>;
L_0x55d44eaad9d0 .functor OR 1, L_0x55d44eaad850, L_0x55d44eaad960, C4<0>, C4<0>;
v0x55d44d524c60_0 .net *"_s0", 0 0, L_0x55d44eaad640;  1 drivers
v0x55d44d524d40_0 .net *"_s10", 0 0, L_0x55d44eaad960;  1 drivers
v0x55d44d521d10_0 .net *"_s4", 0 0, L_0x55d44eaad720;  1 drivers
v0x55d44d521de0_0 .net *"_s6", 0 0, L_0x55d44eaad790;  1 drivers
v0x55d44d518310_0 .net *"_s8", 0 0, L_0x55d44eaad850;  1 drivers
v0x55d44d518440_0 .net "a", 0 0, L_0x55d44eaadae0;  1 drivers
v0x55d44d5153c0_0 .net "b", 0 0, L_0x55d44eaadca0;  1 drivers
v0x55d44d515480_0 .net "ca", 0 0, L_0x55d44eaad9d0;  1 drivers
v0x55d44d50b9c0_0 .net "cin", 0 0, L_0x55d44eaade60;  1 drivers
v0x55d44d508a70_0 .net "sum", 0 0, L_0x55d44eaad6b0;  1 drivers
S_0x55d44d4f0c20 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44d709610;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d451f40_0 .net "a", 3 0, L_0x55d44eab0b80;  1 drivers
v0x55d44d452040_0 .net "b", 3 0, L_0x55d44eab0cb0;  1 drivers
v0x55d44d448540_0 .net "ca", 3 0, L_0x55d44eab0a10;  1 drivers
v0x55d44d448600_0 .net "cin", 3 0, L_0x55d44eab0de0;  1 drivers
v0x55d44d4455f0_0 .net "sum", 3 0, L_0x55d44eab0970;  1 drivers
L_0x55d44eaae9f0 .part L_0x55d44eab0b80, 0, 1;
L_0x55d44eaaeb20 .part L_0x55d44eab0cb0, 0, 1;
L_0x55d44eaaec50 .part L_0x55d44eab0de0, 0, 1;
L_0x55d44eaaf220 .part L_0x55d44eab0b80, 1, 1;
L_0x55d44eaaf350 .part L_0x55d44eab0cb0, 1, 1;
L_0x55d44eaaf480 .part L_0x55d44eab0de0, 1, 1;
L_0x55d44eaafb40 .part L_0x55d44eab0b80, 2, 1;
L_0x55d44eaafc70 .part L_0x55d44eab0cb0, 2, 1;
L_0x55d44eaafdf0 .part L_0x55d44eab0de0, 2, 1;
L_0x55d44eab03c0 .part L_0x55d44eab0b80, 3, 1;
L_0x55d44eab0580 .part L_0x55d44eab0cb0, 3, 1;
L_0x55d44eab0740 .part L_0x55d44eab0de0, 3, 1;
L_0x55d44eab0970 .concat8 [ 1 1 1 1], L_0x55d44eaae4d0, L_0x55d44eaaedf0, L_0x55d44eaaf620, L_0x55d44eaaff90;
L_0x55d44eab0a10 .concat8 [ 1 1 1 1], L_0x55d44eaae8e0, L_0x55d44eaaf110, L_0x55d44eaafa30, L_0x55d44eab02b0;
S_0x55d44d4edcd0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d4f0c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaae020 .functor XOR 1, L_0x55d44eaae9f0, L_0x55d44eaaeb20, C4<0>, C4<0>;
L_0x55d44eaae4d0 .functor XOR 1, L_0x55d44eaae020, L_0x55d44eaaec50, C4<0>, C4<0>;
L_0x55d44eaae590 .functor AND 1, L_0x55d44eaae9f0, L_0x55d44eaaeb20, C4<1>, C4<1>;
L_0x55d44eaae6a0 .functor AND 1, L_0x55d44eaae9f0, L_0x55d44eaaec50, C4<1>, C4<1>;
L_0x55d44eaae760 .functor OR 1, L_0x55d44eaae590, L_0x55d44eaae6a0, C4<0>, C4<0>;
L_0x55d44eaae870 .functor AND 1, L_0x55d44eaaec50, L_0x55d44eaaeb20, C4<1>, C4<1>;
L_0x55d44eaae8e0 .functor OR 1, L_0x55d44eaae760, L_0x55d44eaae870, C4<0>, C4<0>;
v0x55d44d4e42d0_0 .net *"_s0", 0 0, L_0x55d44eaae020;  1 drivers
v0x55d44d4e43d0_0 .net *"_s10", 0 0, L_0x55d44eaae870;  1 drivers
v0x55d44d4e1380_0 .net *"_s4", 0 0, L_0x55d44eaae590;  1 drivers
v0x55d44d4e1470_0 .net *"_s6", 0 0, L_0x55d44eaae6a0;  1 drivers
v0x55d44d4d7980_0 .net *"_s8", 0 0, L_0x55d44eaae760;  1 drivers
v0x55d44d4d7ab0_0 .net "a", 0 0, L_0x55d44eaae9f0;  1 drivers
v0x55d44d4d4a30_0 .net "b", 0 0, L_0x55d44eaaeb20;  1 drivers
v0x55d44d4d4af0_0 .net "ca", 0 0, L_0x55d44eaae8e0;  1 drivers
v0x55d44d4cde90_0 .net "cin", 0 0, L_0x55d44eaaec50;  1 drivers
v0x55d44d4caf40_0 .net "sum", 0 0, L_0x55d44eaae4d0;  1 drivers
S_0x55d44d4c7ff0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d4f0c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaaed80 .functor XOR 1, L_0x55d44eaaf220, L_0x55d44eaaf350, C4<0>, C4<0>;
L_0x55d44eaaedf0 .functor XOR 1, L_0x55d44eaaed80, L_0x55d44eaaf480, C4<0>, C4<0>;
L_0x55d44eaaee60 .functor AND 1, L_0x55d44eaaf220, L_0x55d44eaaf350, C4<1>, C4<1>;
L_0x55d44eaaeed0 .functor AND 1, L_0x55d44eaaf220, L_0x55d44eaaf480, C4<1>, C4<1>;
L_0x55d44eaaef90 .functor OR 1, L_0x55d44eaaee60, L_0x55d44eaaeed0, C4<0>, C4<0>;
L_0x55d44eaaf0a0 .functor AND 1, L_0x55d44eaaf480, L_0x55d44eaaf350, C4<1>, C4<1>;
L_0x55d44eaaf110 .functor OR 1, L_0x55d44eaaef90, L_0x55d44eaaf0a0, C4<0>, C4<0>;
v0x55d44d4bd9d0_0 .net *"_s0", 0 0, L_0x55d44eaaed80;  1 drivers
v0x55d44d4bdab0_0 .net *"_s10", 0 0, L_0x55d44eaaf0a0;  1 drivers
v0x55d44d4baa80_0 .net *"_s4", 0 0, L_0x55d44eaaee60;  1 drivers
v0x55d44d4bab50_0 .net *"_s6", 0 0, L_0x55d44eaaeed0;  1 drivers
v0x55d44d4b1080_0 .net *"_s8", 0 0, L_0x55d44eaaef90;  1 drivers
v0x55d44d4b11b0_0 .net "a", 0 0, L_0x55d44eaaf220;  1 drivers
v0x55d44d4ae130_0 .net "b", 0 0, L_0x55d44eaaf350;  1 drivers
v0x55d44d4ae1f0_0 .net "ca", 0 0, L_0x55d44eaaf110;  1 drivers
v0x55d44d4a4730_0 .net "cin", 0 0, L_0x55d44eaaf480;  1 drivers
v0x55d44d4a47f0_0 .net "sum", 0 0, L_0x55d44eaaedf0;  1 drivers
S_0x55d44d4a17e0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d4f0c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaaf5b0 .functor XOR 1, L_0x55d44eaafb40, L_0x55d44eaafc70, C4<0>, C4<0>;
L_0x55d44eaaf620 .functor XOR 1, L_0x55d44eaaf5b0, L_0x55d44eaafdf0, C4<0>, C4<0>;
L_0x55d44eaaf6e0 .functor AND 1, L_0x55d44eaafb40, L_0x55d44eaafc70, C4<1>, C4<1>;
L_0x55d44eaaf7f0 .functor AND 1, L_0x55d44eaafb40, L_0x55d44eaafdf0, C4<1>, C4<1>;
L_0x55d44eaaf8b0 .functor OR 1, L_0x55d44eaaf6e0, L_0x55d44eaaf7f0, C4<0>, C4<0>;
L_0x55d44eaaf9c0 .functor AND 1, L_0x55d44eaafdf0, L_0x55d44eaafc70, C4<1>, C4<1>;
L_0x55d44eaafa30 .functor OR 1, L_0x55d44eaaf8b0, L_0x55d44eaaf9c0, C4<0>, C4<0>;
v0x55d44d49acc0_0 .net *"_s0", 0 0, L_0x55d44eaaf5b0;  1 drivers
v0x55d44d497cf0_0 .net *"_s10", 0 0, L_0x55d44eaaf9c0;  1 drivers
v0x55d44d497dd0_0 .net *"_s4", 0 0, L_0x55d44eaaf6e0;  1 drivers
v0x55d44d494da0_0 .net *"_s6", 0 0, L_0x55d44eaaf7f0;  1 drivers
v0x55d44d494e80_0 .net *"_s8", 0 0, L_0x55d44eaaf8b0;  1 drivers
v0x55d44d4880d0_0 .net "a", 0 0, L_0x55d44eaafb40;  1 drivers
v0x55d44d488170_0 .net "b", 0 0, L_0x55d44eaafc70;  1 drivers
v0x55d44d485180_0 .net "ca", 0 0, L_0x55d44eaafa30;  1 drivers
v0x55d44d485240_0 .net "cin", 0 0, L_0x55d44eaafdf0;  1 drivers
v0x55d44d47b830_0 .net "sum", 0 0, L_0x55d44eaaf620;  1 drivers
S_0x55d44d478830 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d4f0c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaaff20 .functor XOR 1, L_0x55d44eab03c0, L_0x55d44eab0580, C4<0>, C4<0>;
L_0x55d44eaaff90 .functor XOR 1, L_0x55d44eaaff20, L_0x55d44eab0740, C4<0>, C4<0>;
L_0x55d44eab0000 .functor AND 1, L_0x55d44eab03c0, L_0x55d44eab0580, C4<1>, C4<1>;
L_0x55d44eab0070 .functor AND 1, L_0x55d44eab03c0, L_0x55d44eab0740, C4<1>, C4<1>;
L_0x55d44eab0130 .functor OR 1, L_0x55d44eab0000, L_0x55d44eab0070, C4<0>, C4<0>;
L_0x55d44eab0240 .functor AND 1, L_0x55d44eab0740, L_0x55d44eab0580, C4<1>, C4<1>;
L_0x55d44eab02b0 .functor OR 1, L_0x55d44eab0130, L_0x55d44eab0240, C4<0>, C4<0>;
v0x55d44d46ee30_0 .net *"_s0", 0 0, L_0x55d44eaaff20;  1 drivers
v0x55d44d46ef10_0 .net *"_s10", 0 0, L_0x55d44eab0240;  1 drivers
v0x55d44d46bee0_0 .net *"_s4", 0 0, L_0x55d44eab0000;  1 drivers
v0x55d44d46bfb0_0 .net *"_s6", 0 0, L_0x55d44eab0070;  1 drivers
v0x55d44d465340_0 .net *"_s8", 0 0, L_0x55d44eab0130;  1 drivers
v0x55d44d465470_0 .net "a", 0 0, L_0x55d44eab03c0;  1 drivers
v0x55d44d4623f0_0 .net "b", 0 0, L_0x55d44eab0580;  1 drivers
v0x55d44d4624b0_0 .net "ca", 0 0, L_0x55d44eab02b0;  1 drivers
v0x55d44d45f4a0_0 .net "cin", 0 0, L_0x55d44eab0740;  1 drivers
v0x55d44d454e90_0 .net "sum", 0 0, L_0x55d44eaaff90;  1 drivers
S_0x55d44d41df00 .scope module, "FA_1" "thirtBitAdder" 5 14, 6 3 0, S_0x55d44d9ea760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44e1f1ca0_0 .net "a", 31 0, L_0x55d44eac7820;  1 drivers
v0x55d44e1f1da0_0 .net "b", 31 0, L_0x55d44eac7910;  1 drivers
v0x55d44e1e82a0_0 .net "ca", 31 0, L_0x55d44eac7690;  1 drivers
v0x55d44e1e8360_0 .net "cin", 31 0, L_0x55d44eac7a00;  1 drivers
v0x55d44e1e5350_0 .net "sum", 31 0, L_0x55d44eac7550;  1 drivers
L_0x55d44eabc430 .part L_0x55d44eac7820, 0, 16;
L_0x55d44eabc4d0 .part L_0x55d44eac7910, 0, 16;
L_0x55d44eabc570 .part L_0x55d44eac7a00, 0, 16;
L_0x55d44eac7240 .part L_0x55d44eac7820, 16, 16;
L_0x55d44eac7330 .part L_0x55d44eac7910, 16, 16;
L_0x55d44eac7420 .part L_0x55d44eac7a00, 16, 16;
L_0x55d44eac7550 .concat8 [ 16 16 0 0], L_0x55d44eabc130, L_0x55d44eac6f40;
L_0x55d44eac7690 .concat8 [ 16 16 0 0], L_0x55d44eabc1d0, L_0x55d44eac6fe0;
S_0x55d44d414500 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44d41df00;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44e4da800_0 .net "a", 15 0, L_0x55d44eabc430;  1 drivers
v0x55d44e4da900_0 .net "b", 15 0, L_0x55d44eabc4d0;  1 drivers
v0x55d44e4cd600_0 .net "ca", 15 0, L_0x55d44eabc1d0;  1 drivers
v0x55d44e4cd6f0_0 .net "cin", 15 0, L_0x55d44eabc570;  1 drivers
v0x55d44e4ca6b0_0 .net "sum", 15 0, L_0x55d44eabc130;  1 drivers
L_0x55d44eab4040 .part L_0x55d44eabc430, 0, 4;
L_0x55d44eab40e0 .part L_0x55d44eabc4d0, 0, 4;
L_0x55d44eab4180 .part L_0x55d44eabc570, 0, 4;
L_0x55d44eab68d0 .part L_0x55d44eabc430, 4, 4;
L_0x55d44eab69c0 .part L_0x55d44eabc4d0, 4, 4;
L_0x55d44eab6ab0 .part L_0x55d44eabc570, 4, 4;
L_0x55d44eab9390 .part L_0x55d44eabc430, 8, 4;
L_0x55d44eab9430 .part L_0x55d44eabc4d0, 8, 4;
L_0x55d44eab9520 .part L_0x55d44eabc570, 8, 4;
L_0x55d44eabbd30 .part L_0x55d44eabc430, 12, 4;
L_0x55d44eabbe60 .part L_0x55d44eabc4d0, 12, 4;
L_0x55d44eabbf90 .part L_0x55d44eabc570, 12, 4;
L_0x55d44eabc130 .concat8 [ 4 4 4 4], L_0x55d44eab3e30, L_0x55d44eab66c0, L_0x55d44eab9180, L_0x55d44eabbb20;
L_0x55d44eabc1d0 .concat8 [ 4 4 4 4], L_0x55d44eab3ed0, L_0x55d44eab6760, L_0x55d44eab9220, L_0x55d44eabbbc0;
S_0x55d44d4115b0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44d414500;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d36bda0_0 .net "a", 3 0, L_0x55d44eab4040;  1 drivers
v0x55d44d36bea0_0 .net "b", 3 0, L_0x55d44eab40e0;  1 drivers
v0x55d44d368e50_0 .net "ca", 3 0, L_0x55d44eab3ed0;  1 drivers
v0x55d44d368f10_0 .net "cin", 3 0, L_0x55d44eab4180;  1 drivers
v0x55d44d3622b0_0 .net "sum", 3 0, L_0x55d44eab3e30;  1 drivers
L_0x55d44eab1eb0 .part L_0x55d44eab4040, 0, 1;
L_0x55d44eab1fe0 .part L_0x55d44eab40e0, 0, 1;
L_0x55d44eab2110 .part L_0x55d44eab4180, 0, 1;
L_0x55d44eab26e0 .part L_0x55d44eab4040, 1, 1;
L_0x55d44eab2810 .part L_0x55d44eab40e0, 1, 1;
L_0x55d44eab2940 .part L_0x55d44eab4180, 1, 1;
L_0x55d44eab3000 .part L_0x55d44eab4040, 2, 1;
L_0x55d44eab3130 .part L_0x55d44eab40e0, 2, 1;
L_0x55d44eab32b0 .part L_0x55d44eab4180, 2, 1;
L_0x55d44eab3880 .part L_0x55d44eab4040, 3, 1;
L_0x55d44eab3a40 .part L_0x55d44eab40e0, 3, 1;
L_0x55d44eab3c00 .part L_0x55d44eab4180, 3, 1;
L_0x55d44eab3e30 .concat8 [ 1 1 1 1], L_0x55d44eab0900, L_0x55d44eab22b0, L_0x55d44eab2ae0, L_0x55d44eab3450;
L_0x55d44eab3ed0 .concat8 [ 1 1 1 1], L_0x55d44eab1da0, L_0x55d44eab25d0, L_0x55d44eab2ef0, L_0x55d44eab3770;
S_0x55d44d407bb0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d4115b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eab0f10 .functor XOR 1, L_0x55d44eab1eb0, L_0x55d44eab1fe0, C4<0>, C4<0>;
L_0x55d44eab0900 .functor XOR 1, L_0x55d44eab0f10, L_0x55d44eab2110, C4<0>, C4<0>;
L_0x55d44eab1a50 .functor AND 1, L_0x55d44eab1eb0, L_0x55d44eab1fe0, C4<1>, C4<1>;
L_0x55d44eab1b60 .functor AND 1, L_0x55d44eab1eb0, L_0x55d44eab2110, C4<1>, C4<1>;
L_0x55d44eab1c20 .functor OR 1, L_0x55d44eab1a50, L_0x55d44eab1b60, C4<0>, C4<0>;
L_0x55d44eab1d30 .functor AND 1, L_0x55d44eab2110, L_0x55d44eab1fe0, C4<1>, C4<1>;
L_0x55d44eab1da0 .functor OR 1, L_0x55d44eab1c20, L_0x55d44eab1d30, C4<0>, C4<0>;
v0x55d44d404c60_0 .net *"_s0", 0 0, L_0x55d44eab0f10;  1 drivers
v0x55d44d404d60_0 .net *"_s10", 0 0, L_0x55d44eab1d30;  1 drivers
v0x55d44d3fe0c0_0 .net *"_s4", 0 0, L_0x55d44eab1a50;  1 drivers
v0x55d44d3fe1b0_0 .net *"_s6", 0 0, L_0x55d44eab1b60;  1 drivers
v0x55d44d3fb170_0 .net *"_s8", 0 0, L_0x55d44eab1c20;  1 drivers
v0x55d44d3fb2a0_0 .net "a", 0 0, L_0x55d44eab1eb0;  1 drivers
v0x55d44d3f8220_0 .net "b", 0 0, L_0x55d44eab1fe0;  1 drivers
v0x55d44d3f82e0_0 .net "ca", 0 0, L_0x55d44eab1da0;  1 drivers
v0x55d44d3edc10_0 .net "cin", 0 0, L_0x55d44eab2110;  1 drivers
v0x55d44d3eacc0_0 .net "sum", 0 0, L_0x55d44eab0900;  1 drivers
S_0x55d44d3e12c0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d4115b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eab2240 .functor XOR 1, L_0x55d44eab26e0, L_0x55d44eab2810, C4<0>, C4<0>;
L_0x55d44eab22b0 .functor XOR 1, L_0x55d44eab2240, L_0x55d44eab2940, C4<0>, C4<0>;
L_0x55d44eab2320 .functor AND 1, L_0x55d44eab26e0, L_0x55d44eab2810, C4<1>, C4<1>;
L_0x55d44eab2390 .functor AND 1, L_0x55d44eab26e0, L_0x55d44eab2940, C4<1>, C4<1>;
L_0x55d44eab2450 .functor OR 1, L_0x55d44eab2320, L_0x55d44eab2390, C4<0>, C4<0>;
L_0x55d44eab2560 .functor AND 1, L_0x55d44eab2940, L_0x55d44eab2810, C4<1>, C4<1>;
L_0x55d44eab25d0 .functor OR 1, L_0x55d44eab2450, L_0x55d44eab2560, C4<0>, C4<0>;
v0x55d44d3de370_0 .net *"_s0", 0 0, L_0x55d44eab2240;  1 drivers
v0x55d44d3de450_0 .net *"_s10", 0 0, L_0x55d44eab2560;  1 drivers
v0x55d44d3d4970_0 .net *"_s4", 0 0, L_0x55d44eab2320;  1 drivers
v0x55d44d3d4a40_0 .net *"_s6", 0 0, L_0x55d44eab2390;  1 drivers
v0x55d44d3d1a20_0 .net *"_s8", 0 0, L_0x55d44eab2450;  1 drivers
v0x55d44d3d1b50_0 .net "a", 0 0, L_0x55d44eab26e0;  1 drivers
v0x55d44d3cae80_0 .net "b", 0 0, L_0x55d44eab2810;  1 drivers
v0x55d44d3caf40_0 .net "ca", 0 0, L_0x55d44eab25d0;  1 drivers
v0x55d44d3c7f30_0 .net "cin", 0 0, L_0x55d44eab2940;  1 drivers
v0x55d44d3c7ff0_0 .net "sum", 0 0, L_0x55d44eab22b0;  1 drivers
S_0x55d44d3c4fe0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d4115b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eab2a70 .functor XOR 1, L_0x55d44eab3000, L_0x55d44eab3130, C4<0>, C4<0>;
L_0x55d44eab2ae0 .functor XOR 1, L_0x55d44eab2a70, L_0x55d44eab32b0, C4<0>, C4<0>;
L_0x55d44eab2ba0 .functor AND 1, L_0x55d44eab3000, L_0x55d44eab3130, C4<1>, C4<1>;
L_0x55d44eab2cb0 .functor AND 1, L_0x55d44eab3000, L_0x55d44eab32b0, C4<1>, C4<1>;
L_0x55d44eab2d70 .functor OR 1, L_0x55d44eab2ba0, L_0x55d44eab2cb0, C4<0>, C4<0>;
L_0x55d44eab2e80 .functor AND 1, L_0x55d44eab32b0, L_0x55d44eab3130, C4<1>, C4<1>;
L_0x55d44eab2ef0 .functor OR 1, L_0x55d44eab2d70, L_0x55d44eab2e80, C4<0>, C4<0>;
v0x55d44d3b8300_0 .net *"_s0", 0 0, L_0x55d44eab2a70;  1 drivers
v0x55d44d3b5330_0 .net *"_s10", 0 0, L_0x55d44eab2e80;  1 drivers
v0x55d44d3b5410_0 .net *"_s4", 0 0, L_0x55d44eab2ba0;  1 drivers
v0x55d44d3ab930_0 .net *"_s6", 0 0, L_0x55d44eab2cb0;  1 drivers
v0x55d44d3aba10_0 .net *"_s8", 0 0, L_0x55d44eab2d70;  1 drivers
v0x55d44d3a89e0_0 .net "a", 0 0, L_0x55d44eab3000;  1 drivers
v0x55d44d3a8a80_0 .net "b", 0 0, L_0x55d44eab3130;  1 drivers
v0x55d44d39efe0_0 .net "ca", 0 0, L_0x55d44eab2ef0;  1 drivers
v0x55d44d39f0a0_0 .net "cin", 0 0, L_0x55d44eab32b0;  1 drivers
v0x55d44d39c140_0 .net "sum", 0 0, L_0x55d44eab2ae0;  1 drivers
S_0x55d44d3954f0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d4115b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eab33e0 .functor XOR 1, L_0x55d44eab3880, L_0x55d44eab3a40, C4<0>, C4<0>;
L_0x55d44eab3450 .functor XOR 1, L_0x55d44eab33e0, L_0x55d44eab3c00, C4<0>, C4<0>;
L_0x55d44eab34c0 .functor AND 1, L_0x55d44eab3880, L_0x55d44eab3a40, C4<1>, C4<1>;
L_0x55d44eab3530 .functor AND 1, L_0x55d44eab3880, L_0x55d44eab3c00, C4<1>, C4<1>;
L_0x55d44eab35f0 .functor OR 1, L_0x55d44eab34c0, L_0x55d44eab3530, C4<0>, C4<0>;
L_0x55d44eab3700 .functor AND 1, L_0x55d44eab3c00, L_0x55d44eab3a40, C4<1>, C4<1>;
L_0x55d44eab3770 .functor OR 1, L_0x55d44eab35f0, L_0x55d44eab3700, C4<0>, C4<0>;
v0x55d44d3925a0_0 .net *"_s0", 0 0, L_0x55d44eab33e0;  1 drivers
v0x55d44d392680_0 .net *"_s10", 0 0, L_0x55d44eab3700;  1 drivers
v0x55d44d38f650_0 .net *"_s4", 0 0, L_0x55d44eab34c0;  1 drivers
v0x55d44d38f720_0 .net *"_s6", 0 0, L_0x55d44eab3530;  1 drivers
v0x55d44d385040_0 .net *"_s8", 0 0, L_0x55d44eab35f0;  1 drivers
v0x55d44d385170_0 .net "a", 0 0, L_0x55d44eab3880;  1 drivers
v0x55d44d3820f0_0 .net "b", 0 0, L_0x55d44eab3a40;  1 drivers
v0x55d44d3821b0_0 .net "ca", 0 0, L_0x55d44eab3770;  1 drivers
v0x55d44d3786f0_0 .net "cin", 0 0, L_0x55d44eab3c00;  1 drivers
v0x55d44d3757a0_0 .net "sum", 0 0, L_0x55d44eab3450;  1 drivers
S_0x55d44d35f360 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44d414500;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e6476e0_0 .net "a", 3 0, L_0x55d44eab68d0;  1 drivers
v0x55d44e6477e0_0 .net "b", 3 0, L_0x55d44eab69c0;  1 drivers
v0x55d44e644790_0 .net "ca", 3 0, L_0x55d44eab6760;  1 drivers
v0x55d44e644850_0 .net "cin", 3 0, L_0x55d44eab6ab0;  1 drivers
v0x55d44e63a180_0 .net "sum", 3 0, L_0x55d44eab66c0;  1 drivers
L_0x55d44eab4740 .part L_0x55d44eab68d0, 0, 1;
L_0x55d44eab4870 .part L_0x55d44eab69c0, 0, 1;
L_0x55d44eab49a0 .part L_0x55d44eab6ab0, 0, 1;
L_0x55d44eab4f70 .part L_0x55d44eab68d0, 1, 1;
L_0x55d44eab50a0 .part L_0x55d44eab69c0, 1, 1;
L_0x55d44eab51d0 .part L_0x55d44eab6ab0, 1, 1;
L_0x55d44eab5890 .part L_0x55d44eab68d0, 2, 1;
L_0x55d44eab59c0 .part L_0x55d44eab69c0, 2, 1;
L_0x55d44eab5b40 .part L_0x55d44eab6ab0, 2, 1;
L_0x55d44eab6110 .part L_0x55d44eab68d0, 3, 1;
L_0x55d44eab62d0 .part L_0x55d44eab69c0, 3, 1;
L_0x55d44eab6490 .part L_0x55d44eab6ab0, 3, 1;
L_0x55d44eab66c0 .concat8 [ 1 1 1 1], L_0x55d44eab4220, L_0x55d44eab4b40, L_0x55d44eab5370, L_0x55d44eab5ce0;
L_0x55d44eab6760 .concat8 [ 1 1 1 1], L_0x55d44eab4630, L_0x55d44eab4e60, L_0x55d44eab5780, L_0x55d44eab6000;
S_0x55d44d35c410 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d35f360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eab3dc0 .functor XOR 1, L_0x55d44eab4740, L_0x55d44eab4870, C4<0>, C4<0>;
L_0x55d44eab4220 .functor XOR 1, L_0x55d44eab3dc0, L_0x55d44eab49a0, C4<0>, C4<0>;
L_0x55d44eab42e0 .functor AND 1, L_0x55d44eab4740, L_0x55d44eab4870, C4<1>, C4<1>;
L_0x55d44eab43f0 .functor AND 1, L_0x55d44eab4740, L_0x55d44eab49a0, C4<1>, C4<1>;
L_0x55d44eab44b0 .functor OR 1, L_0x55d44eab42e0, L_0x55d44eab43f0, C4<0>, C4<0>;
L_0x55d44eab45c0 .functor AND 1, L_0x55d44eab49a0, L_0x55d44eab4870, C4<1>, C4<1>;
L_0x55d44eab4630 .functor OR 1, L_0x55d44eab44b0, L_0x55d44eab45c0, C4<0>, C4<0>;
v0x55d44d351000_0 .net *"_s0", 0 0, L_0x55d44eab3dc0;  1 drivers
v0x55d44d3510e0_0 .net *"_s10", 0 0, L_0x55d44eab45c0;  1 drivers
v0x55d44d34e0b0_0 .net *"_s4", 0 0, L_0x55d44eab42e0;  1 drivers
v0x55d44d34e1a0_0 .net *"_s6", 0 0, L_0x55d44eab43f0;  1 drivers
v0x55d44d3446b0_0 .net *"_s8", 0 0, L_0x55d44eab44b0;  1 drivers
v0x55d44d3447e0_0 .net "a", 0 0, L_0x55d44eab4740;  1 drivers
v0x55d44d341760_0 .net "b", 0 0, L_0x55d44eab4870;  1 drivers
v0x55d44d341800_0 .net "ca", 0 0, L_0x55d44eab4630;  1 drivers
v0x55d44d337d60_0 .net "cin", 0 0, L_0x55d44eab49a0;  1 drivers
v0x55d44d337e20_0 .net "sum", 0 0, L_0x55d44eab4220;  1 drivers
S_0x55d44d334e10 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d35f360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eab4ad0 .functor XOR 1, L_0x55d44eab4f70, L_0x55d44eab50a0, C4<0>, C4<0>;
L_0x55d44eab4b40 .functor XOR 1, L_0x55d44eab4ad0, L_0x55d44eab51d0, C4<0>, C4<0>;
L_0x55d44eab4bb0 .functor AND 1, L_0x55d44eab4f70, L_0x55d44eab50a0, C4<1>, C4<1>;
L_0x55d44eab4c20 .functor AND 1, L_0x55d44eab4f70, L_0x55d44eab51d0, C4<1>, C4<1>;
L_0x55d44eab4ce0 .functor OR 1, L_0x55d44eab4bb0, L_0x55d44eab4c20, C4<0>, C4<0>;
L_0x55d44eab4df0 .functor AND 1, L_0x55d44eab51d0, L_0x55d44eab50a0, C4<1>, C4<1>;
L_0x55d44eab4e60 .functor OR 1, L_0x55d44eab4ce0, L_0x55d44eab4df0, C4<0>, C4<0>;
v0x55d44d32e270_0 .net *"_s0", 0 0, L_0x55d44eab4ad0;  1 drivers
v0x55d44d32e350_0 .net *"_s10", 0 0, L_0x55d44eab4df0;  1 drivers
v0x55d44d32b320_0 .net *"_s4", 0 0, L_0x55d44eab4bb0;  1 drivers
v0x55d44d32b3f0_0 .net *"_s6", 0 0, L_0x55d44eab4c20;  1 drivers
v0x55d44d3283d0_0 .net *"_s8", 0 0, L_0x55d44eab4ce0;  1 drivers
v0x55d44d328500_0 .net "a", 0 0, L_0x55d44eab4f70;  1 drivers
v0x55d44d31ddc0_0 .net "b", 0 0, L_0x55d44eab50a0;  1 drivers
v0x55d44d31de80_0 .net "ca", 0 0, L_0x55d44eab4e60;  1 drivers
v0x55d44d31ae70_0 .net "cin", 0 0, L_0x55d44eab51d0;  1 drivers
v0x55d44d311470_0 .net "sum", 0 0, L_0x55d44eab4b40;  1 drivers
S_0x55d44d30e520 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d35f360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eab5300 .functor XOR 1, L_0x55d44eab5890, L_0x55d44eab59c0, C4<0>, C4<0>;
L_0x55d44eab5370 .functor XOR 1, L_0x55d44eab5300, L_0x55d44eab5b40, C4<0>, C4<0>;
L_0x55d44eab5430 .functor AND 1, L_0x55d44eab5890, L_0x55d44eab59c0, C4<1>, C4<1>;
L_0x55d44eab5540 .functor AND 1, L_0x55d44eab5890, L_0x55d44eab5b40, C4<1>, C4<1>;
L_0x55d44eab5600 .functor OR 1, L_0x55d44eab5430, L_0x55d44eab5540, C4<0>, C4<0>;
L_0x55d44eab5710 .functor AND 1, L_0x55d44eab5b40, L_0x55d44eab59c0, C4<1>, C4<1>;
L_0x55d44eab5780 .functor OR 1, L_0x55d44eab5600, L_0x55d44eab5710, C4<0>, C4<0>;
v0x55d44d304b20_0 .net *"_s0", 0 0, L_0x55d44eab5300;  1 drivers
v0x55d44d304c00_0 .net *"_s10", 0 0, L_0x55d44eab5710;  1 drivers
v0x55d44d301bd0_0 .net *"_s4", 0 0, L_0x55d44eab5430;  1 drivers
v0x55d44d301cc0_0 .net *"_s6", 0 0, L_0x55d44eab5540;  1 drivers
v0x55d44d2fb030_0 .net *"_s8", 0 0, L_0x55d44eab5600;  1 drivers
v0x55d44d2fb160_0 .net "a", 0 0, L_0x55d44eab5890;  1 drivers
v0x55d44d2f80e0_0 .net "b", 0 0, L_0x55d44eab59c0;  1 drivers
v0x55d44d2f8180_0 .net "ca", 0 0, L_0x55d44eab5780;  1 drivers
v0x55d44d2f5190_0 .net "cin", 0 0, L_0x55d44eab5b40;  1 drivers
v0x55d44d2f5250_0 .net "sum", 0 0, L_0x55d44eab5370;  1 drivers
S_0x55d44e66d3c0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d35f360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eab5c70 .functor XOR 1, L_0x55d44eab6110, L_0x55d44eab62d0, C4<0>, C4<0>;
L_0x55d44eab5ce0 .functor XOR 1, L_0x55d44eab5c70, L_0x55d44eab6490, C4<0>, C4<0>;
L_0x55d44eab5d50 .functor AND 1, L_0x55d44eab6110, L_0x55d44eab62d0, C4<1>, C4<1>;
L_0x55d44eab5dc0 .functor AND 1, L_0x55d44eab6110, L_0x55d44eab6490, C4<1>, C4<1>;
L_0x55d44eab5e80 .functor OR 1, L_0x55d44eab5d50, L_0x55d44eab5dc0, C4<0>, C4<0>;
L_0x55d44eab5f90 .functor AND 1, L_0x55d44eab6490, L_0x55d44eab62d0, C4<1>, C4<1>;
L_0x55d44eab6000 .functor OR 1, L_0x55d44eab5e80, L_0x55d44eab5f90, C4<0>, C4<0>;
v0x55d44e66a470_0 .net *"_s0", 0 0, L_0x55d44eab5c70;  1 drivers
v0x55d44e66a550_0 .net *"_s10", 0 0, L_0x55d44eab5f90;  1 drivers
v0x55d44e660a70_0 .net *"_s4", 0 0, L_0x55d44eab5d50;  1 drivers
v0x55d44e660b40_0 .net *"_s6", 0 0, L_0x55d44eab5dc0;  1 drivers
v0x55d44e65db20_0 .net *"_s8", 0 0, L_0x55d44eab5e80;  1 drivers
v0x55d44e65dc50_0 .net "a", 0 0, L_0x55d44eab6110;  1 drivers
v0x55d44e654120_0 .net "b", 0 0, L_0x55d44eab62d0;  1 drivers
v0x55d44e6541e0_0 .net "ca", 0 0, L_0x55d44eab6000;  1 drivers
v0x55d44e6511d0_0 .net "cin", 0 0, L_0x55d44eab6490;  1 drivers
v0x55d44e64a630_0 .net "sum", 0 0, L_0x55d44eab5ce0;  1 drivers
S_0x55d44e637230 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44d414500;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e59a9a0_0 .net "a", 3 0, L_0x55d44eab9390;  1 drivers
v0x55d44e59aaa0_0 .net "b", 3 0, L_0x55d44eab9430;  1 drivers
v0x55d44e590fa0_0 .net "ca", 3 0, L_0x55d44eab9220;  1 drivers
v0x55d44e591060_0 .net "cin", 3 0, L_0x55d44eab9520;  1 drivers
v0x55d44e58e050_0 .net "sum", 3 0, L_0x55d44eab9180;  1 drivers
L_0x55d44eab7140 .part L_0x55d44eab9390, 0, 1;
L_0x55d44eab7270 .part L_0x55d44eab9430, 0, 1;
L_0x55d44eab73a0 .part L_0x55d44eab9520, 0, 1;
L_0x55d44eab79b0 .part L_0x55d44eab9390, 1, 1;
L_0x55d44eab7ae0 .part L_0x55d44eab9430, 1, 1;
L_0x55d44eab7c10 .part L_0x55d44eab9520, 1, 1;
L_0x55d44eab8350 .part L_0x55d44eab9390, 2, 1;
L_0x55d44eab8480 .part L_0x55d44eab9430, 2, 1;
L_0x55d44eab8600 .part L_0x55d44eab9520, 2, 1;
L_0x55d44eab8bd0 .part L_0x55d44eab9390, 3, 1;
L_0x55d44eab8d90 .part L_0x55d44eab9430, 3, 1;
L_0x55d44eab8f50 .part L_0x55d44eab9520, 3, 1;
L_0x55d44eab9180 .concat8 [ 1 1 1 1], L_0x55d44eab6be0, L_0x55d44eab7540, L_0x55d44eab7df0, L_0x55d44eab87a0;
L_0x55d44eab9220 .concat8 [ 1 1 1 1], L_0x55d44eab7030, L_0x55d44eab78a0, L_0x55d44eab8240, L_0x55d44eab8ac0;
S_0x55d44e62d830 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e637230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eab6650 .functor XOR 1, L_0x55d44eab7140, L_0x55d44eab7270, C4<0>, C4<0>;
L_0x55d44eab6be0 .functor XOR 1, L_0x55d44eab6650, L_0x55d44eab73a0, C4<0>, C4<0>;
L_0x55d44eab6ca0 .functor AND 1, L_0x55d44eab7140, L_0x55d44eab7270, C4<1>, C4<1>;
L_0x55d44eab6db0 .functor AND 1, L_0x55d44eab7140, L_0x55d44eab73a0, C4<1>, C4<1>;
L_0x55d44eab6e70 .functor OR 1, L_0x55d44eab6ca0, L_0x55d44eab6db0, C4<0>, C4<0>;
L_0x55d44eab6f80 .functor AND 1, L_0x55d44eab73a0, L_0x55d44eab7270, C4<1>, C4<1>;
L_0x55d44eab7030 .functor OR 1, L_0x55d44eab6e70, L_0x55d44eab6f80, C4<0>, C4<0>;
v0x55d44e62a8e0_0 .net *"_s0", 0 0, L_0x55d44eab6650;  1 drivers
v0x55d44e62a9e0_0 .net *"_s10", 0 0, L_0x55d44eab6f80;  1 drivers
v0x55d44e620ee0_0 .net *"_s4", 0 0, L_0x55d44eab6ca0;  1 drivers
v0x55d44e620fd0_0 .net *"_s6", 0 0, L_0x55d44eab6db0;  1 drivers
v0x55d44e61df90_0 .net *"_s8", 0 0, L_0x55d44eab6e70;  1 drivers
v0x55d44e61e0c0_0 .net "a", 0 0, L_0x55d44eab7140;  1 drivers
v0x55d44e6173f0_0 .net "b", 0 0, L_0x55d44eab7270;  1 drivers
v0x55d44e6174b0_0 .net "ca", 0 0, L_0x55d44eab7030;  1 drivers
v0x55d44e6144a0_0 .net "cin", 0 0, L_0x55d44eab73a0;  1 drivers
v0x55d44e614560_0 .net "sum", 0 0, L_0x55d44eab6be0;  1 drivers
S_0x55d44e611550 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e637230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eab74d0 .functor XOR 1, L_0x55d44eab79b0, L_0x55d44eab7ae0, C4<0>, C4<0>;
L_0x55d44eab7540 .functor XOR 1, L_0x55d44eab74d0, L_0x55d44eab7c10, C4<0>, C4<0>;
L_0x55d44eab75b0 .functor AND 1, L_0x55d44eab79b0, L_0x55d44eab7ae0, C4<1>, C4<1>;
L_0x55d44eab7620 .functor AND 1, L_0x55d44eab79b0, L_0x55d44eab7c10, C4<1>, C4<1>;
L_0x55d44eab76e0 .functor OR 1, L_0x55d44eab75b0, L_0x55d44eab7620, C4<0>, C4<0>;
L_0x55d44eab77f0 .functor AND 1, L_0x55d44eab7c10, L_0x55d44eab7ae0, C4<1>, C4<1>;
L_0x55d44eab78a0 .functor OR 1, L_0x55d44eab76e0, L_0x55d44eab77f0, C4<0>, C4<0>;
v0x55d44e6061c0_0 .net *"_s0", 0 0, L_0x55d44eab74d0;  1 drivers
v0x55d44e6031f0_0 .net *"_s10", 0 0, L_0x55d44eab77f0;  1 drivers
v0x55d44e6032d0_0 .net *"_s4", 0 0, L_0x55d44eab75b0;  1 drivers
v0x55d44e5f97f0_0 .net *"_s6", 0 0, L_0x55d44eab7620;  1 drivers
v0x55d44e5f98d0_0 .net *"_s8", 0 0, L_0x55d44eab76e0;  1 drivers
v0x55d44e5f68a0_0 .net "a", 0 0, L_0x55d44eab79b0;  1 drivers
v0x55d44e5f6960_0 .net "b", 0 0, L_0x55d44eab7ae0;  1 drivers
v0x55d44e5ecea0_0 .net "ca", 0 0, L_0x55d44eab78a0;  1 drivers
v0x55d44e5ecf60_0 .net "cin", 0 0, L_0x55d44eab7c10;  1 drivers
v0x55d44e5ea000_0 .net "sum", 0 0, L_0x55d44eab7540;  1 drivers
S_0x55d44e5e33b0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e637230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eab7d80 .functor XOR 1, L_0x55d44eab8350, L_0x55d44eab8480, C4<0>, C4<0>;
L_0x55d44eab7df0 .functor XOR 1, L_0x55d44eab7d80, L_0x55d44eab8600, C4<0>, C4<0>;
L_0x55d44eab7eb0 .functor AND 1, L_0x55d44eab8350, L_0x55d44eab8480, C4<1>, C4<1>;
L_0x55d44eab7fc0 .functor AND 1, L_0x55d44eab8350, L_0x55d44eab8600, C4<1>, C4<1>;
L_0x55d44eab8080 .functor OR 1, L_0x55d44eab7eb0, L_0x55d44eab7fc0, C4<0>, C4<0>;
L_0x55d44eab8190 .functor AND 1, L_0x55d44eab8600, L_0x55d44eab8480, C4<1>, C4<1>;
L_0x55d44eab8240 .functor OR 1, L_0x55d44eab8080, L_0x55d44eab8190, C4<0>, C4<0>;
v0x55d44e5e0460_0 .net *"_s0", 0 0, L_0x55d44eab7d80;  1 drivers
v0x55d44e5e0540_0 .net *"_s10", 0 0, L_0x55d44eab8190;  1 drivers
v0x55d44e5dd510_0 .net *"_s4", 0 0, L_0x55d44eab7eb0;  1 drivers
v0x55d44e5dd600_0 .net *"_s6", 0 0, L_0x55d44eab7fc0;  1 drivers
v0x55d44e5d2f00_0 .net *"_s8", 0 0, L_0x55d44eab8080;  1 drivers
v0x55d44e5d3030_0 .net "a", 0 0, L_0x55d44eab8350;  1 drivers
v0x55d44e5cffb0_0 .net "b", 0 0, L_0x55d44eab8480;  1 drivers
v0x55d44e5d0050_0 .net "ca", 0 0, L_0x55d44eab8240;  1 drivers
v0x55d44e5c65b0_0 .net "cin", 0 0, L_0x55d44eab8600;  1 drivers
v0x55d44e5c3660_0 .net "sum", 0 0, L_0x55d44eab7df0;  1 drivers
S_0x55d44e5b9c60 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e637230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eab8730 .functor XOR 1, L_0x55d44eab8bd0, L_0x55d44eab8d90, C4<0>, C4<0>;
L_0x55d44eab87a0 .functor XOR 1, L_0x55d44eab8730, L_0x55d44eab8f50, C4<0>, C4<0>;
L_0x55d44eab8810 .functor AND 1, L_0x55d44eab8bd0, L_0x55d44eab8d90, C4<1>, C4<1>;
L_0x55d44eab8880 .functor AND 1, L_0x55d44eab8bd0, L_0x55d44eab8f50, C4<1>, C4<1>;
L_0x55d44eab8940 .functor OR 1, L_0x55d44eab8810, L_0x55d44eab8880, C4<0>, C4<0>;
L_0x55d44eab8a50 .functor AND 1, L_0x55d44eab8f50, L_0x55d44eab8d90, C4<1>, C4<1>;
L_0x55d44eab8ac0 .functor OR 1, L_0x55d44eab8940, L_0x55d44eab8a50, C4<0>, C4<0>;
v0x55d44e5b6d10_0 .net *"_s0", 0 0, L_0x55d44eab8730;  1 drivers
v0x55d44e5b6e10_0 .net *"_s10", 0 0, L_0x55d44eab8a50;  1 drivers
v0x55d44e5b0170_0 .net *"_s4", 0 0, L_0x55d44eab8810;  1 drivers
v0x55d44e5b0260_0 .net *"_s6", 0 0, L_0x55d44eab8880;  1 drivers
v0x55d44e5ad220_0 .net *"_s8", 0 0, L_0x55d44eab8940;  1 drivers
v0x55d44e5ad350_0 .net "a", 0 0, L_0x55d44eab8bd0;  1 drivers
v0x55d44e5aa2d0_0 .net "b", 0 0, L_0x55d44eab8d90;  1 drivers
v0x55d44e5aa390_0 .net "ca", 0 0, L_0x55d44eab8ac0;  1 drivers
v0x55d44e59d8f0_0 .net "cin", 0 0, L_0x55d44eab8f50;  1 drivers
v0x55d44e59d9b0_0 .net "sum", 0 0, L_0x55d44eab87a0;  1 drivers
S_0x55d44e584650 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44d414500;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e4e7240_0 .net "a", 3 0, L_0x55d44eabbd30;  1 drivers
v0x55d44e4e7340_0 .net "b", 3 0, L_0x55d44eabbe60;  1 drivers
v0x55d44e4e06a0_0 .net "ca", 3 0, L_0x55d44eabbbc0;  1 drivers
v0x55d44e4e0760_0 .net "cin", 3 0, L_0x55d44eabbf90;  1 drivers
v0x55d44e4dd750_0 .net "sum", 3 0, L_0x55d44eabbb20;  1 drivers
L_0x55d44eab9ae0 .part L_0x55d44eabbd30, 0, 1;
L_0x55d44eab9c10 .part L_0x55d44eabbe60, 0, 1;
L_0x55d44eab9d40 .part L_0x55d44eabbf90, 0, 1;
L_0x55d44eaba350 .part L_0x55d44eabbd30, 1, 1;
L_0x55d44eaba480 .part L_0x55d44eabbe60, 1, 1;
L_0x55d44eaba5b0 .part L_0x55d44eabbf90, 1, 1;
L_0x55d44eabacf0 .part L_0x55d44eabbd30, 2, 1;
L_0x55d44eabae20 .part L_0x55d44eabbe60, 2, 1;
L_0x55d44eabafa0 .part L_0x55d44eabbf90, 2, 1;
L_0x55d44eabb570 .part L_0x55d44eabbd30, 3, 1;
L_0x55d44eabb730 .part L_0x55d44eabbe60, 3, 1;
L_0x55d44eabb8f0 .part L_0x55d44eabbf90, 3, 1;
L_0x55d44eabbb20 .concat8 [ 1 1 1 1], L_0x55d44eab95c0, L_0x55d44eab9ee0, L_0x55d44eaba790, L_0x55d44eabb140;
L_0x55d44eabbbc0 .concat8 [ 1 1 1 1], L_0x55d44eab99d0, L_0x55d44eaba240, L_0x55d44eababe0, L_0x55d44eabb460;
S_0x55d44e581700 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e584650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eab9110 .functor XOR 1, L_0x55d44eab9ae0, L_0x55d44eab9c10, C4<0>, C4<0>;
L_0x55d44eab95c0 .functor XOR 1, L_0x55d44eab9110, L_0x55d44eab9d40, C4<0>, C4<0>;
L_0x55d44eab9680 .functor AND 1, L_0x55d44eab9ae0, L_0x55d44eab9c10, C4<1>, C4<1>;
L_0x55d44eab9790 .functor AND 1, L_0x55d44eab9ae0, L_0x55d44eab9d40, C4<1>, C4<1>;
L_0x55d44eab9850 .functor OR 1, L_0x55d44eab9680, L_0x55d44eab9790, C4<0>, C4<0>;
L_0x55d44eab9960 .functor AND 1, L_0x55d44eab9d40, L_0x55d44eab9c10, C4<1>, C4<1>;
L_0x55d44eab99d0 .functor OR 1, L_0x55d44eab9850, L_0x55d44eab9960, C4<0>, C4<0>;
v0x55d44e57ab60_0 .net *"_s0", 0 0, L_0x55d44eab9110;  1 drivers
v0x55d44e57ac60_0 .net *"_s10", 0 0, L_0x55d44eab9960;  1 drivers
v0x55d44e577c10_0 .net *"_s4", 0 0, L_0x55d44eab9680;  1 drivers
v0x55d44e577d00_0 .net *"_s6", 0 0, L_0x55d44eab9790;  1 drivers
v0x55d44e574cc0_0 .net *"_s8", 0 0, L_0x55d44eab9850;  1 drivers
v0x55d44e574df0_0 .net "a", 0 0, L_0x55d44eab9ae0;  1 drivers
v0x55d44e56a6b0_0 .net "b", 0 0, L_0x55d44eab9c10;  1 drivers
v0x55d44e56a770_0 .net "ca", 0 0, L_0x55d44eab99d0;  1 drivers
v0x55d44e567760_0 .net "cin", 0 0, L_0x55d44eab9d40;  1 drivers
v0x55d44e55dd60_0 .net "sum", 0 0, L_0x55d44eab95c0;  1 drivers
S_0x55d44e55ae10 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e584650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eab9e70 .functor XOR 1, L_0x55d44eaba350, L_0x55d44eaba480, C4<0>, C4<0>;
L_0x55d44eab9ee0 .functor XOR 1, L_0x55d44eab9e70, L_0x55d44eaba5b0, C4<0>, C4<0>;
L_0x55d44eab9f50 .functor AND 1, L_0x55d44eaba350, L_0x55d44eaba480, C4<1>, C4<1>;
L_0x55d44eab9fc0 .functor AND 1, L_0x55d44eaba350, L_0x55d44eaba5b0, C4<1>, C4<1>;
L_0x55d44eaba080 .functor OR 1, L_0x55d44eab9f50, L_0x55d44eab9fc0, C4<0>, C4<0>;
L_0x55d44eaba190 .functor AND 1, L_0x55d44eaba5b0, L_0x55d44eaba480, C4<1>, C4<1>;
L_0x55d44eaba240 .functor OR 1, L_0x55d44eaba080, L_0x55d44eaba190, C4<0>, C4<0>;
v0x55d44e551410_0 .net *"_s0", 0 0, L_0x55d44eab9e70;  1 drivers
v0x55d44e5514f0_0 .net *"_s10", 0 0, L_0x55d44eaba190;  1 drivers
v0x55d44e54e4c0_0 .net *"_s4", 0 0, L_0x55d44eab9f50;  1 drivers
v0x55d44e54e590_0 .net *"_s6", 0 0, L_0x55d44eab9fc0;  1 drivers
v0x55d44e547920_0 .net *"_s8", 0 0, L_0x55d44eaba080;  1 drivers
v0x55d44e547a50_0 .net "a", 0 0, L_0x55d44eaba350;  1 drivers
v0x55d44e5449d0_0 .net "b", 0 0, L_0x55d44eaba480;  1 drivers
v0x55d44e544a90_0 .net "ca", 0 0, L_0x55d44eaba240;  1 drivers
v0x55d44e541a80_0 .net "cin", 0 0, L_0x55d44eaba5b0;  1 drivers
v0x55d44e541b40_0 .net "sum", 0 0, L_0x55d44eab9ee0;  1 drivers
S_0x55d44e536670 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e584650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaba720 .functor XOR 1, L_0x55d44eabacf0, L_0x55d44eabae20, C4<0>, C4<0>;
L_0x55d44eaba790 .functor XOR 1, L_0x55d44eaba720, L_0x55d44eabafa0, C4<0>, C4<0>;
L_0x55d44eaba850 .functor AND 1, L_0x55d44eabacf0, L_0x55d44eabae20, C4<1>, C4<1>;
L_0x55d44eaba960 .functor AND 1, L_0x55d44eabacf0, L_0x55d44eabafa0, C4<1>, C4<1>;
L_0x55d44eabaa20 .functor OR 1, L_0x55d44eaba850, L_0x55d44eaba960, C4<0>, C4<0>;
L_0x55d44eabab30 .functor AND 1, L_0x55d44eabafa0, L_0x55d44eabae20, C4<1>, C4<1>;
L_0x55d44eababe0 .functor OR 1, L_0x55d44eabaa20, L_0x55d44eabab30, C4<0>, C4<0>;
v0x55d44e5337a0_0 .net *"_s0", 0 0, L_0x55d44eaba720;  1 drivers
v0x55d44e529d20_0 .net *"_s10", 0 0, L_0x55d44eabab30;  1 drivers
v0x55d44e529e00_0 .net *"_s4", 0 0, L_0x55d44eaba850;  1 drivers
v0x55d44e526dd0_0 .net *"_s6", 0 0, L_0x55d44eaba960;  1 drivers
v0x55d44e526eb0_0 .net *"_s8", 0 0, L_0x55d44eabaa20;  1 drivers
v0x55d44e51d3d0_0 .net "a", 0 0, L_0x55d44eabacf0;  1 drivers
v0x55d44e51d470_0 .net "b", 0 0, L_0x55d44eabae20;  1 drivers
v0x55d44e51a480_0 .net "ca", 0 0, L_0x55d44eababe0;  1 drivers
v0x55d44e51a540_0 .net "cin", 0 0, L_0x55d44eabafa0;  1 drivers
v0x55d44e513990_0 .net "sum", 0 0, L_0x55d44eaba790;  1 drivers
S_0x55d44e510990 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e584650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eabb0d0 .functor XOR 1, L_0x55d44eabb570, L_0x55d44eabb730, C4<0>, C4<0>;
L_0x55d44eabb140 .functor XOR 1, L_0x55d44eabb0d0, L_0x55d44eabb8f0, C4<0>, C4<0>;
L_0x55d44eabb1b0 .functor AND 1, L_0x55d44eabb570, L_0x55d44eabb730, C4<1>, C4<1>;
L_0x55d44eabb220 .functor AND 1, L_0x55d44eabb570, L_0x55d44eabb8f0, C4<1>, C4<1>;
L_0x55d44eabb2e0 .functor OR 1, L_0x55d44eabb1b0, L_0x55d44eabb220, C4<0>, C4<0>;
L_0x55d44eabb3f0 .functor AND 1, L_0x55d44eabb8f0, L_0x55d44eabb730, C4<1>, C4<1>;
L_0x55d44eabb460 .functor OR 1, L_0x55d44eabb2e0, L_0x55d44eabb3f0, C4<0>, C4<0>;
v0x55d44e50da40_0 .net *"_s0", 0 0, L_0x55d44eabb0d0;  1 drivers
v0x55d44e50db20_0 .net *"_s10", 0 0, L_0x55d44eabb3f0;  1 drivers
v0x55d44e503430_0 .net *"_s4", 0 0, L_0x55d44eabb1b0;  1 drivers
v0x55d44e503500_0 .net *"_s6", 0 0, L_0x55d44eabb220;  1 drivers
v0x55d44e5004e0_0 .net *"_s8", 0 0, L_0x55d44eabb2e0;  1 drivers
v0x55d44e500610_0 .net "a", 0 0, L_0x55d44eabb570;  1 drivers
v0x55d44e4f6ae0_0 .net "b", 0 0, L_0x55d44eabb730;  1 drivers
v0x55d44e4f6ba0_0 .net "ca", 0 0, L_0x55d44eabb460;  1 drivers
v0x55d44e4f3b90_0 .net "cin", 0 0, L_0x55d44eabb8f0;  1 drivers
v0x55d44e4ea190_0 .net "sum", 0 0, L_0x55d44eabb140;  1 drivers
S_0x55d44e4c0cb0 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44d41df00;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44e202f50_0 .net "a", 15 0, L_0x55d44eac7240;  1 drivers
v0x55d44e203050_0 .net "b", 15 0, L_0x55d44eac7330;  1 drivers
v0x55d44e200000_0 .net "ca", 15 0, L_0x55d44eac6fe0;  1 drivers
v0x55d44e2000f0_0 .net "cin", 15 0, L_0x55d44eac7420;  1 drivers
v0x55d44e1f4bf0_0 .net "sum", 15 0, L_0x55d44eac6f40;  1 drivers
L_0x55d44eabed50 .part L_0x55d44eac7240, 0, 4;
L_0x55d44eabedf0 .part L_0x55d44eac7330, 0, 4;
L_0x55d44eabee90 .part L_0x55d44eac7420, 0, 4;
L_0x55d44eac16e0 .part L_0x55d44eac7240, 4, 4;
L_0x55d44eac17d0 .part L_0x55d44eac7330, 4, 4;
L_0x55d44eac18c0 .part L_0x55d44eac7420, 4, 4;
L_0x55d44eac41a0 .part L_0x55d44eac7240, 8, 4;
L_0x55d44eac4240 .part L_0x55d44eac7330, 8, 4;
L_0x55d44eac4330 .part L_0x55d44eac7420, 8, 4;
L_0x55d44eac6b40 .part L_0x55d44eac7240, 12, 4;
L_0x55d44eac6c70 .part L_0x55d44eac7330, 12, 4;
L_0x55d44eac6da0 .part L_0x55d44eac7420, 12, 4;
L_0x55d44eac6f40 .concat8 [ 4 4 4 4], L_0x55d44eabeb40, L_0x55d44eac14d0, L_0x55d44eac3f90, L_0x55d44eac6930;
L_0x55d44eac6fe0 .concat8 [ 4 4 4 4], L_0x55d44eabebe0, L_0x55d44eac1570, L_0x55d44eac4030, L_0x55d44eac69d0;
S_0x55d44e4bdd60 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44e4c0cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e4238a0_0 .net "a", 3 0, L_0x55d44eabed50;  1 drivers
v0x55d44e423980_0 .net "b", 3 0, L_0x55d44eabedf0;  1 drivers
v0x55d44e419ea0_0 .net "ca", 3 0, L_0x55d44eabebe0;  1 drivers
v0x55d44e419f40_0 .net "cin", 3 0, L_0x55d44eabee90;  1 drivers
v0x55d44e416f50_0 .net "sum", 3 0, L_0x55d44eabeb40;  1 drivers
L_0x55d44eabcb00 .part L_0x55d44eabed50, 0, 1;
L_0x55d44eabcc30 .part L_0x55d44eabedf0, 0, 1;
L_0x55d44eabcd60 .part L_0x55d44eabee90, 0, 1;
L_0x55d44eabd370 .part L_0x55d44eabed50, 1, 1;
L_0x55d44eabd4a0 .part L_0x55d44eabedf0, 1, 1;
L_0x55d44eabd5d0 .part L_0x55d44eabee90, 1, 1;
L_0x55d44eabdd10 .part L_0x55d44eabed50, 2, 1;
L_0x55d44eabde40 .part L_0x55d44eabedf0, 2, 1;
L_0x55d44eabdfc0 .part L_0x55d44eabee90, 2, 1;
L_0x55d44eabe590 .part L_0x55d44eabed50, 3, 1;
L_0x55d44eabe750 .part L_0x55d44eabedf0, 3, 1;
L_0x55d44eabe910 .part L_0x55d44eabee90, 3, 1;
L_0x55d44eabeb40 .concat8 [ 1 1 1 1], L_0x55d44eabbab0, L_0x55d44eabcf00, L_0x55d44eabd7b0, L_0x55d44eabe160;
L_0x55d44eabebe0 .concat8 [ 1 1 1 1], L_0x55d44eabc9f0, L_0x55d44eabd260, L_0x55d44eabdc00, L_0x55d44eabe480;
S_0x55d44e4b4360 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e4bdd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eabc0c0 .functor XOR 1, L_0x55d44eabcb00, L_0x55d44eabcc30, C4<0>, C4<0>;
L_0x55d44eabbab0 .functor XOR 1, L_0x55d44eabc0c0, L_0x55d44eabcd60, C4<0>, C4<0>;
L_0x55d44eabc660 .functor AND 1, L_0x55d44eabcb00, L_0x55d44eabcc30, C4<1>, C4<1>;
L_0x55d44eabc770 .functor AND 1, L_0x55d44eabcb00, L_0x55d44eabcd60, C4<1>, C4<1>;
L_0x55d44eabc830 .functor OR 1, L_0x55d44eabc660, L_0x55d44eabc770, C4<0>, C4<0>;
L_0x55d44eabc940 .functor AND 1, L_0x55d44eabcd60, L_0x55d44eabcc30, C4<1>, C4<1>;
L_0x55d44eabc9f0 .functor OR 1, L_0x55d44eabc830, L_0x55d44eabc940, C4<0>, C4<0>;
v0x55d44e4b1410_0 .net *"_s0", 0 0, L_0x55d44eabc0c0;  1 drivers
v0x55d44e4b1510_0 .net *"_s10", 0 0, L_0x55d44eabc940;  1 drivers
v0x55d44e4aa870_0 .net *"_s4", 0 0, L_0x55d44eabc660;  1 drivers
v0x55d44e4aa960_0 .net *"_s6", 0 0, L_0x55d44eabc770;  1 drivers
v0x55d44e4a7920_0 .net *"_s8", 0 0, L_0x55d44eabc830;  1 drivers
v0x55d44e4a7a50_0 .net "a", 0 0, L_0x55d44eabcb00;  1 drivers
v0x55d44e4a49d0_0 .net "b", 0 0, L_0x55d44eabcc30;  1 drivers
v0x55d44e4a4a90_0 .net "ca", 0 0, L_0x55d44eabc9f0;  1 drivers
v0x55d44e49a3c0_0 .net "cin", 0 0, L_0x55d44eabcd60;  1 drivers
v0x55d44e49a480_0 .net "sum", 0 0, L_0x55d44eabbab0;  1 drivers
S_0x55d44e497470 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e4bdd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eabce90 .functor XOR 1, L_0x55d44eabd370, L_0x55d44eabd4a0, C4<0>, C4<0>;
L_0x55d44eabcf00 .functor XOR 1, L_0x55d44eabce90, L_0x55d44eabd5d0, C4<0>, C4<0>;
L_0x55d44eabcf70 .functor AND 1, L_0x55d44eabd370, L_0x55d44eabd4a0, C4<1>, C4<1>;
L_0x55d44eabcfe0 .functor AND 1, L_0x55d44eabd370, L_0x55d44eabd5d0, C4<1>, C4<1>;
L_0x55d44eabd0a0 .functor OR 1, L_0x55d44eabcf70, L_0x55d44eabcfe0, C4<0>, C4<0>;
L_0x55d44eabd1b0 .functor AND 1, L_0x55d44eabd5d0, L_0x55d44eabd4a0, C4<1>, C4<1>;
L_0x55d44eabd260 .functor OR 1, L_0x55d44eabd0a0, L_0x55d44eabd1b0, C4<0>, C4<0>;
v0x55d44e48daf0_0 .net *"_s0", 0 0, L_0x55d44eabce90;  1 drivers
v0x55d44e48ab20_0 .net *"_s10", 0 0, L_0x55d44eabd1b0;  1 drivers
v0x55d44e48ac00_0 .net *"_s4", 0 0, L_0x55d44eabcf70;  1 drivers
v0x55d44e481120_0 .net *"_s6", 0 0, L_0x55d44eabcfe0;  1 drivers
v0x55d44e481200_0 .net *"_s8", 0 0, L_0x55d44eabd0a0;  1 drivers
v0x55d44e47e1d0_0 .net "a", 0 0, L_0x55d44eabd370;  1 drivers
v0x55d44e47e290_0 .net "b", 0 0, L_0x55d44eabd4a0;  1 drivers
v0x55d44e477630_0 .net "ca", 0 0, L_0x55d44eabd260;  1 drivers
v0x55d44e4776f0_0 .net "cin", 0 0, L_0x55d44eabd5d0;  1 drivers
v0x55d44e474790_0 .net "sum", 0 0, L_0x55d44eabcf00;  1 drivers
S_0x55d44e471790 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e4bdd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eabd740 .functor XOR 1, L_0x55d44eabdd10, L_0x55d44eabde40, C4<0>, C4<0>;
L_0x55d44eabd7b0 .functor XOR 1, L_0x55d44eabd740, L_0x55d44eabdfc0, C4<0>, C4<0>;
L_0x55d44eabd870 .functor AND 1, L_0x55d44eabdd10, L_0x55d44eabde40, C4<1>, C4<1>;
L_0x55d44eabd980 .functor AND 1, L_0x55d44eabdd10, L_0x55d44eabdfc0, C4<1>, C4<1>;
L_0x55d44eabda40 .functor OR 1, L_0x55d44eabd870, L_0x55d44eabd980, C4<0>, C4<0>;
L_0x55d44eabdb50 .functor AND 1, L_0x55d44eabdfc0, L_0x55d44eabde40, C4<1>, C4<1>;
L_0x55d44eabdc00 .functor OR 1, L_0x55d44eabda40, L_0x55d44eabdb50, C4<0>, C4<0>;
v0x55d44e466380_0 .net *"_s0", 0 0, L_0x55d44eabd740;  1 drivers
v0x55d44e466440_0 .net *"_s10", 0 0, L_0x55d44eabdb50;  1 drivers
v0x55d44e463430_0 .net *"_s4", 0 0, L_0x55d44eabd870;  1 drivers
v0x55d44e4634f0_0 .net *"_s6", 0 0, L_0x55d44eabd980;  1 drivers
v0x55d44e459a30_0 .net *"_s8", 0 0, L_0x55d44eabda40;  1 drivers
v0x55d44e459b60_0 .net "a", 0 0, L_0x55d44eabdd10;  1 drivers
v0x55d44e456ae0_0 .net "b", 0 0, L_0x55d44eabde40;  1 drivers
v0x55d44e456b80_0 .net "ca", 0 0, L_0x55d44eabdc00;  1 drivers
v0x55d44e44d0e0_0 .net "cin", 0 0, L_0x55d44eabdfc0;  1 drivers
v0x55d44e44a190_0 .net "sum", 0 0, L_0x55d44eabd7b0;  1 drivers
S_0x55d44e4435f0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e4bdd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eabe0f0 .functor XOR 1, L_0x55d44eabe590, L_0x55d44eabe750, C4<0>, C4<0>;
L_0x55d44eabe160 .functor XOR 1, L_0x55d44eabe0f0, L_0x55d44eabe910, C4<0>, C4<0>;
L_0x55d44eabe1d0 .functor AND 1, L_0x55d44eabe590, L_0x55d44eabe750, C4<1>, C4<1>;
L_0x55d44eabe240 .functor AND 1, L_0x55d44eabe590, L_0x55d44eabe910, C4<1>, C4<1>;
L_0x55d44eabe300 .functor OR 1, L_0x55d44eabe1d0, L_0x55d44eabe240, C4<0>, C4<0>;
L_0x55d44eabe410 .functor AND 1, L_0x55d44eabe910, L_0x55d44eabe750, C4<1>, C4<1>;
L_0x55d44eabe480 .functor OR 1, L_0x55d44eabe300, L_0x55d44eabe410, C4<0>, C4<0>;
v0x55d44e4406a0_0 .net *"_s0", 0 0, L_0x55d44eabe0f0;  1 drivers
v0x55d44e4407a0_0 .net *"_s10", 0 0, L_0x55d44eabe410;  1 drivers
v0x55d44e43d750_0 .net *"_s4", 0 0, L_0x55d44eabe1d0;  1 drivers
v0x55d44e43d840_0 .net *"_s6", 0 0, L_0x55d44eabe240;  1 drivers
v0x55d44e433140_0 .net *"_s8", 0 0, L_0x55d44eabe300;  1 drivers
v0x55d44e433270_0 .net "a", 0 0, L_0x55d44eabe590;  1 drivers
v0x55d44e4301f0_0 .net "b", 0 0, L_0x55d44eabe750;  1 drivers
v0x55d44e430290_0 .net "ca", 0 0, L_0x55d44eabe480;  1 drivers
v0x55d44e4267f0_0 .net "cin", 0 0, L_0x55d44eabe910;  1 drivers
v0x55d44e4268b0_0 .net "sum", 0 0, L_0x55d44eabe160;  1 drivers
S_0x55d44e4103b0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44e4c0cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e372ca0_0 .net "a", 3 0, L_0x55d44eac16e0;  1 drivers
v0x55d44e372da0_0 .net "b", 3 0, L_0x55d44eac17d0;  1 drivers
v0x55d44e36fd50_0 .net "ca", 3 0, L_0x55d44eac1570;  1 drivers
v0x55d44e36fe10_0 .net "cin", 3 0, L_0x55d44eac18c0;  1 drivers
v0x55d44e36ce00_0 .net "sum", 3 0, L_0x55d44eac14d0;  1 drivers
L_0x55d44eabf490 .part L_0x55d44eac16e0, 0, 1;
L_0x55d44eabf5c0 .part L_0x55d44eac17d0, 0, 1;
L_0x55d44eabf6f0 .part L_0x55d44eac18c0, 0, 1;
L_0x55d44eabfd00 .part L_0x55d44eac16e0, 1, 1;
L_0x55d44eabfe30 .part L_0x55d44eac17d0, 1, 1;
L_0x55d44eabff60 .part L_0x55d44eac18c0, 1, 1;
L_0x55d44eac06a0 .part L_0x55d44eac16e0, 2, 1;
L_0x55d44eac07d0 .part L_0x55d44eac17d0, 2, 1;
L_0x55d44eac0950 .part L_0x55d44eac18c0, 2, 1;
L_0x55d44eac0f20 .part L_0x55d44eac16e0, 3, 1;
L_0x55d44eac10e0 .part L_0x55d44eac17d0, 3, 1;
L_0x55d44eac12a0 .part L_0x55d44eac18c0, 3, 1;
L_0x55d44eac14d0 .concat8 [ 1 1 1 1], L_0x55d44eabef30, L_0x55d44eabf890, L_0x55d44eac0140, L_0x55d44eac0af0;
L_0x55d44eac1570 .concat8 [ 1 1 1 1], L_0x55d44eabf380, L_0x55d44eabfbf0, L_0x55d44eac0590, L_0x55d44eac0e10;
S_0x55d44e40d460 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e4103b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eabead0 .functor XOR 1, L_0x55d44eabf490, L_0x55d44eabf5c0, C4<0>, C4<0>;
L_0x55d44eabef30 .functor XOR 1, L_0x55d44eabead0, L_0x55d44eabf6f0, C4<0>, C4<0>;
L_0x55d44eabeff0 .functor AND 1, L_0x55d44eabf490, L_0x55d44eabf5c0, C4<1>, C4<1>;
L_0x55d44eabf100 .functor AND 1, L_0x55d44eabf490, L_0x55d44eabf6f0, C4<1>, C4<1>;
L_0x55d44eabf1c0 .functor OR 1, L_0x55d44eabeff0, L_0x55d44eabf100, C4<0>, C4<0>;
L_0x55d44eabf2d0 .functor AND 1, L_0x55d44eabf6f0, L_0x55d44eabf5c0, C4<1>, C4<1>;
L_0x55d44eabf380 .functor OR 1, L_0x55d44eabf1c0, L_0x55d44eabf2d0, C4<0>, C4<0>;
v0x55d44e40a510_0 .net *"_s0", 0 0, L_0x55d44eabead0;  1 drivers
v0x55d44e40a610_0 .net *"_s10", 0 0, L_0x55d44eabf2d0;  1 drivers
v0x55d44e3fccb0_0 .net *"_s4", 0 0, L_0x55d44eabeff0;  1 drivers
v0x55d44e3fcda0_0 .net *"_s6", 0 0, L_0x55d44eabf100;  1 drivers
v0x55d44e3f9d60_0 .net *"_s8", 0 0, L_0x55d44eabf1c0;  1 drivers
v0x55d44e3f9e90_0 .net "a", 0 0, L_0x55d44eabf490;  1 drivers
v0x55d44e3f0360_0 .net "b", 0 0, L_0x55d44eabf5c0;  1 drivers
v0x55d44e3f0420_0 .net "ca", 0 0, L_0x55d44eabf380;  1 drivers
v0x55d44e3ed410_0 .net "cin", 0 0, L_0x55d44eabf6f0;  1 drivers
v0x55d44e3e3a10_0 .net "sum", 0 0, L_0x55d44eabef30;  1 drivers
S_0x55d44e3e0ac0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e4103b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eabf820 .functor XOR 1, L_0x55d44eabfd00, L_0x55d44eabfe30, C4<0>, C4<0>;
L_0x55d44eabf890 .functor XOR 1, L_0x55d44eabf820, L_0x55d44eabff60, C4<0>, C4<0>;
L_0x55d44eabf900 .functor AND 1, L_0x55d44eabfd00, L_0x55d44eabfe30, C4<1>, C4<1>;
L_0x55d44eabf970 .functor AND 1, L_0x55d44eabfd00, L_0x55d44eabff60, C4<1>, C4<1>;
L_0x55d44eabfa30 .functor OR 1, L_0x55d44eabf900, L_0x55d44eabf970, C4<0>, C4<0>;
L_0x55d44eabfb40 .functor AND 1, L_0x55d44eabff60, L_0x55d44eabfe30, C4<1>, C4<1>;
L_0x55d44eabfbf0 .functor OR 1, L_0x55d44eabfa30, L_0x55d44eabfb40, C4<0>, C4<0>;
v0x55d44e3d9f20_0 .net *"_s0", 0 0, L_0x55d44eabf820;  1 drivers
v0x55d44e3da000_0 .net *"_s10", 0 0, L_0x55d44eabfb40;  1 drivers
v0x55d44e3d6fd0_0 .net *"_s4", 0 0, L_0x55d44eabf900;  1 drivers
v0x55d44e3d70a0_0 .net *"_s6", 0 0, L_0x55d44eabf970;  1 drivers
v0x55d44e3d4080_0 .net *"_s8", 0 0, L_0x55d44eabfa30;  1 drivers
v0x55d44e3d41b0_0 .net "a", 0 0, L_0x55d44eabfd00;  1 drivers
v0x55d44e3c9a70_0 .net "b", 0 0, L_0x55d44eabfe30;  1 drivers
v0x55d44e3c9b30_0 .net "ca", 0 0, L_0x55d44eabfbf0;  1 drivers
v0x55d44e3c6b20_0 .net "cin", 0 0, L_0x55d44eabff60;  1 drivers
v0x55d44e3c6be0_0 .net "sum", 0 0, L_0x55d44eabf890;  1 drivers
S_0x55d44e3bd120 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e4103b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eac00d0 .functor XOR 1, L_0x55d44eac06a0, L_0x55d44eac07d0, C4<0>, C4<0>;
L_0x55d44eac0140 .functor XOR 1, L_0x55d44eac00d0, L_0x55d44eac0950, C4<0>, C4<0>;
L_0x55d44eac0200 .functor AND 1, L_0x55d44eac06a0, L_0x55d44eac07d0, C4<1>, C4<1>;
L_0x55d44eac0310 .functor AND 1, L_0x55d44eac06a0, L_0x55d44eac0950, C4<1>, C4<1>;
L_0x55d44eac03d0 .functor OR 1, L_0x55d44eac0200, L_0x55d44eac0310, C4<0>, C4<0>;
L_0x55d44eac04e0 .functor AND 1, L_0x55d44eac0950, L_0x55d44eac07d0, C4<1>, C4<1>;
L_0x55d44eac0590 .functor OR 1, L_0x55d44eac03d0, L_0x55d44eac04e0, C4<0>, C4<0>;
v0x55d44e3ba1d0_0 .net *"_s0", 0 0, L_0x55d44eac00d0;  1 drivers
v0x55d44e3ba2b0_0 .net *"_s10", 0 0, L_0x55d44eac04e0;  1 drivers
v0x55d44e3b07d0_0 .net *"_s4", 0 0, L_0x55d44eac0200;  1 drivers
v0x55d44e3b08a0_0 .net *"_s6", 0 0, L_0x55d44eac0310;  1 drivers
v0x55d44e3ad880_0 .net *"_s8", 0 0, L_0x55d44eac03d0;  1 drivers
v0x55d44e3ad9b0_0 .net "a", 0 0, L_0x55d44eac06a0;  1 drivers
v0x55d44e3a6ce0_0 .net "b", 0 0, L_0x55d44eac07d0;  1 drivers
v0x55d44e3a6da0_0 .net "ca", 0 0, L_0x55d44eac0590;  1 drivers
v0x55d44e3a3d90_0 .net "cin", 0 0, L_0x55d44eac0950;  1 drivers
v0x55d44e3a0e40_0 .net "sum", 0 0, L_0x55d44eac0140;  1 drivers
S_0x55d44e395a30 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e4103b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eac0a80 .functor XOR 1, L_0x55d44eac0f20, L_0x55d44eac10e0, C4<0>, C4<0>;
L_0x55d44eac0af0 .functor XOR 1, L_0x55d44eac0a80, L_0x55d44eac12a0, C4<0>, C4<0>;
L_0x55d44eac0b60 .functor AND 1, L_0x55d44eac0f20, L_0x55d44eac10e0, C4<1>, C4<1>;
L_0x55d44eac0bd0 .functor AND 1, L_0x55d44eac0f20, L_0x55d44eac12a0, C4<1>, C4<1>;
L_0x55d44eac0c90 .functor OR 1, L_0x55d44eac0b60, L_0x55d44eac0bd0, C4<0>, C4<0>;
L_0x55d44eac0da0 .functor AND 1, L_0x55d44eac12a0, L_0x55d44eac10e0, C4<1>, C4<1>;
L_0x55d44eac0e10 .functor OR 1, L_0x55d44eac0c90, L_0x55d44eac0da0, C4<0>, C4<0>;
v0x55d44e392ae0_0 .net *"_s0", 0 0, L_0x55d44eac0a80;  1 drivers
v0x55d44e392be0_0 .net *"_s10", 0 0, L_0x55d44eac0da0;  1 drivers
v0x55d44e3890e0_0 .net *"_s4", 0 0, L_0x55d44eac0b60;  1 drivers
v0x55d44e3891d0_0 .net *"_s6", 0 0, L_0x55d44eac0bd0;  1 drivers
v0x55d44e386190_0 .net *"_s8", 0 0, L_0x55d44eac0c90;  1 drivers
v0x55d44e3862c0_0 .net "a", 0 0, L_0x55d44eac0f20;  1 drivers
v0x55d44e37c790_0 .net "b", 0 0, L_0x55d44eac10e0;  1 drivers
v0x55d44e37c850_0 .net "ca", 0 0, L_0x55d44eac0e10;  1 drivers
v0x55d44e379840_0 .net "cin", 0 0, L_0x55d44eac12a0;  1 drivers
v0x55d44e379900_0 .net "sum", 0 0, L_0x55d44eac0af0;  1 drivers
S_0x55d44e3627f0 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44e4c0cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e2c2cc0_0 .net "a", 3 0, L_0x55d44eac41a0;  1 drivers
v0x55d44e2c2dc0_0 .net "b", 3 0, L_0x55d44eac4240;  1 drivers
v0x55d44e2b92c0_0 .net "ca", 3 0, L_0x55d44eac4030;  1 drivers
v0x55d44e2b9380_0 .net "cin", 3 0, L_0x55d44eac4330;  1 drivers
v0x55d44e2b6370_0 .net "sum", 3 0, L_0x55d44eac3f90;  1 drivers
L_0x55d44eac1f50 .part L_0x55d44eac41a0, 0, 1;
L_0x55d44eac2080 .part L_0x55d44eac4240, 0, 1;
L_0x55d44eac21b0 .part L_0x55d44eac4330, 0, 1;
L_0x55d44eac27c0 .part L_0x55d44eac41a0, 1, 1;
L_0x55d44eac28f0 .part L_0x55d44eac4240, 1, 1;
L_0x55d44eac2a20 .part L_0x55d44eac4330, 1, 1;
L_0x55d44eac3160 .part L_0x55d44eac41a0, 2, 1;
L_0x55d44eac3290 .part L_0x55d44eac4240, 2, 1;
L_0x55d44eac3410 .part L_0x55d44eac4330, 2, 1;
L_0x55d44eac39e0 .part L_0x55d44eac41a0, 3, 1;
L_0x55d44eac3ba0 .part L_0x55d44eac4240, 3, 1;
L_0x55d44eac3d60 .part L_0x55d44eac4330, 3, 1;
L_0x55d44eac3f90 .concat8 [ 1 1 1 1], L_0x55d44eac19f0, L_0x55d44eac2350, L_0x55d44eac2c00, L_0x55d44eac35b0;
L_0x55d44eac4030 .concat8 [ 1 1 1 1], L_0x55d44eac1e40, L_0x55d44eac26b0, L_0x55d44eac3050, L_0x55d44eac38d0;
S_0x55d44e355ea0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e3627f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eac1460 .functor XOR 1, L_0x55d44eac1f50, L_0x55d44eac2080, C4<0>, C4<0>;
L_0x55d44eac19f0 .functor XOR 1, L_0x55d44eac1460, L_0x55d44eac21b0, C4<0>, C4<0>;
L_0x55d44eac1ab0 .functor AND 1, L_0x55d44eac1f50, L_0x55d44eac2080, C4<1>, C4<1>;
L_0x55d44eac1bc0 .functor AND 1, L_0x55d44eac1f50, L_0x55d44eac21b0, C4<1>, C4<1>;
L_0x55d44eac1c80 .functor OR 1, L_0x55d44eac1ab0, L_0x55d44eac1bc0, C4<0>, C4<0>;
L_0x55d44eac1d90 .functor AND 1, L_0x55d44eac21b0, L_0x55d44eac2080, C4<1>, C4<1>;
L_0x55d44eac1e40 .functor OR 1, L_0x55d44eac1c80, L_0x55d44eac1d90, C4<0>, C4<0>;
v0x55d44e35f9a0_0 .net *"_s0", 0 0, L_0x55d44eac1460;  1 drivers
v0x55d44e352f50_0 .net *"_s10", 0 0, L_0x55d44eac1d90;  1 drivers
v0x55d44e353050_0 .net *"_s4", 0 0, L_0x55d44eac1ab0;  1 drivers
v0x55d44e349550_0 .net *"_s6", 0 0, L_0x55d44eac1bc0;  1 drivers
v0x55d44e349610_0 .net *"_s8", 0 0, L_0x55d44eac1c80;  1 drivers
v0x55d44e346600_0 .net "a", 0 0, L_0x55d44eac1f50;  1 drivers
v0x55d44e3466c0_0 .net "b", 0 0, L_0x55d44eac2080;  1 drivers
v0x55d44e33fa60_0 .net "ca", 0 0, L_0x55d44eac1e40;  1 drivers
v0x55d44e33fb20_0 .net "cin", 0 0, L_0x55d44eac21b0;  1 drivers
v0x55d44e33cbc0_0 .net "sum", 0 0, L_0x55d44eac19f0;  1 drivers
S_0x55d44e339bc0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e3627f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eac22e0 .functor XOR 1, L_0x55d44eac27c0, L_0x55d44eac28f0, C4<0>, C4<0>;
L_0x55d44eac2350 .functor XOR 1, L_0x55d44eac22e0, L_0x55d44eac2a20, C4<0>, C4<0>;
L_0x55d44eac23c0 .functor AND 1, L_0x55d44eac27c0, L_0x55d44eac28f0, C4<1>, C4<1>;
L_0x55d44eac2430 .functor AND 1, L_0x55d44eac27c0, L_0x55d44eac2a20, C4<1>, C4<1>;
L_0x55d44eac24f0 .functor OR 1, L_0x55d44eac23c0, L_0x55d44eac2430, C4<0>, C4<0>;
L_0x55d44eac2600 .functor AND 1, L_0x55d44eac2a20, L_0x55d44eac28f0, C4<1>, C4<1>;
L_0x55d44eac26b0 .functor OR 1, L_0x55d44eac24f0, L_0x55d44eac2600, C4<0>, C4<0>;
v0x55d44e32ce90_0 .net *"_s0", 0 0, L_0x55d44eac22e0;  1 drivers
v0x55d44e32cf70_0 .net *"_s10", 0 0, L_0x55d44eac2600;  1 drivers
v0x55d44e329f40_0 .net *"_s4", 0 0, L_0x55d44eac23c0;  1 drivers
v0x55d44e32a010_0 .net *"_s6", 0 0, L_0x55d44eac2430;  1 drivers
v0x55d44e320540_0 .net *"_s8", 0 0, L_0x55d44eac24f0;  1 drivers
v0x55d44e320670_0 .net "a", 0 0, L_0x55d44eac27c0;  1 drivers
v0x55d44e31d5f0_0 .net "b", 0 0, L_0x55d44eac28f0;  1 drivers
v0x55d44e31d6b0_0 .net "ca", 0 0, L_0x55d44eac26b0;  1 drivers
v0x55d44e313bf0_0 .net "cin", 0 0, L_0x55d44eac2a20;  1 drivers
v0x55d44e310ca0_0 .net "sum", 0 0, L_0x55d44eac2350;  1 drivers
S_0x55d44e30a100 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e3627f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eac2b90 .functor XOR 1, L_0x55d44eac3160, L_0x55d44eac3290, C4<0>, C4<0>;
L_0x55d44eac2c00 .functor XOR 1, L_0x55d44eac2b90, L_0x55d44eac3410, C4<0>, C4<0>;
L_0x55d44eac2cc0 .functor AND 1, L_0x55d44eac3160, L_0x55d44eac3290, C4<1>, C4<1>;
L_0x55d44eac2dd0 .functor AND 1, L_0x55d44eac3160, L_0x55d44eac3410, C4<1>, C4<1>;
L_0x55d44eac2e90 .functor OR 1, L_0x55d44eac2cc0, L_0x55d44eac2dd0, C4<0>, C4<0>;
L_0x55d44eac2fa0 .functor AND 1, L_0x55d44eac3410, L_0x55d44eac3290, C4<1>, C4<1>;
L_0x55d44eac3050 .functor OR 1, L_0x55d44eac2e90, L_0x55d44eac2fa0, C4<0>, C4<0>;
v0x55d44e3071b0_0 .net *"_s0", 0 0, L_0x55d44eac2b90;  1 drivers
v0x55d44e307290_0 .net *"_s10", 0 0, L_0x55d44eac2fa0;  1 drivers
v0x55d44e304260_0 .net *"_s4", 0 0, L_0x55d44eac2cc0;  1 drivers
v0x55d44e304350_0 .net *"_s6", 0 0, L_0x55d44eac2dd0;  1 drivers
v0x55d44e2f9c50_0 .net *"_s8", 0 0, L_0x55d44eac2e90;  1 drivers
v0x55d44e2f9d80_0 .net "a", 0 0, L_0x55d44eac3160;  1 drivers
v0x55d44e2f6d00_0 .net "b", 0 0, L_0x55d44eac3290;  1 drivers
v0x55d44e2f6da0_0 .net "ca", 0 0, L_0x55d44eac3050;  1 drivers
v0x55d44e2ed300_0 .net "cin", 0 0, L_0x55d44eac3410;  1 drivers
v0x55d44e2ed3c0_0 .net "sum", 0 0, L_0x55d44eac2c00;  1 drivers
S_0x55d44e2ea3b0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e3627f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eac3540 .functor XOR 1, L_0x55d44eac39e0, L_0x55d44eac3ba0, C4<0>, C4<0>;
L_0x55d44eac35b0 .functor XOR 1, L_0x55d44eac3540, L_0x55d44eac3d60, C4<0>, C4<0>;
L_0x55d44eac3620 .functor AND 1, L_0x55d44eac39e0, L_0x55d44eac3ba0, C4<1>, C4<1>;
L_0x55d44eac3690 .functor AND 1, L_0x55d44eac39e0, L_0x55d44eac3d60, C4<1>, C4<1>;
L_0x55d44eac3750 .functor OR 1, L_0x55d44eac3620, L_0x55d44eac3690, C4<0>, C4<0>;
L_0x55d44eac3860 .functor AND 1, L_0x55d44eac3d60, L_0x55d44eac3ba0, C4<1>, C4<1>;
L_0x55d44eac38d0 .functor OR 1, L_0x55d44eac3750, L_0x55d44eac3860, C4<0>, C4<0>;
v0x55d44e2e09b0_0 .net *"_s0", 0 0, L_0x55d44eac3540;  1 drivers
v0x55d44e2e0ab0_0 .net *"_s10", 0 0, L_0x55d44eac3860;  1 drivers
v0x55d44e2dda60_0 .net *"_s4", 0 0, L_0x55d44eac3620;  1 drivers
v0x55d44e2ddb50_0 .net *"_s6", 0 0, L_0x55d44eac3690;  1 drivers
v0x55d44e2d6ec0_0 .net *"_s8", 0 0, L_0x55d44eac3750;  1 drivers
v0x55d44e2d6ff0_0 .net "a", 0 0, L_0x55d44eac39e0;  1 drivers
v0x55d44e2d3f70_0 .net "b", 0 0, L_0x55d44eac3ba0;  1 drivers
v0x55d44e2d4030_0 .net "ca", 0 0, L_0x55d44eac38d0;  1 drivers
v0x55d44e2d1020_0 .net "cin", 0 0, L_0x55d44eac3d60;  1 drivers
v0x55d44e2c5c10_0 .net "sum", 0 0, L_0x55d44eac35b0;  1 drivers
S_0x55d44e2ac970 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44e4c0cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e20f990_0 .net "a", 3 0, L_0x55d44eac6b40;  1 drivers
v0x55d44e20fa90_0 .net "b", 3 0, L_0x55d44eac6c70;  1 drivers
v0x55d44e20ca40_0 .net "ca", 3 0, L_0x55d44eac69d0;  1 drivers
v0x55d44e20cb00_0 .net "cin", 3 0, L_0x55d44eac6da0;  1 drivers
v0x55d44e205ea0_0 .net "sum", 3 0, L_0x55d44eac6930;  1 drivers
L_0x55d44eac48f0 .part L_0x55d44eac6b40, 0, 1;
L_0x55d44eac4a20 .part L_0x55d44eac6c70, 0, 1;
L_0x55d44eac4b50 .part L_0x55d44eac6da0, 0, 1;
L_0x55d44eac5160 .part L_0x55d44eac6b40, 1, 1;
L_0x55d44eac5290 .part L_0x55d44eac6c70, 1, 1;
L_0x55d44eac53c0 .part L_0x55d44eac6da0, 1, 1;
L_0x55d44eac5b00 .part L_0x55d44eac6b40, 2, 1;
L_0x55d44eac5c30 .part L_0x55d44eac6c70, 2, 1;
L_0x55d44eac5db0 .part L_0x55d44eac6da0, 2, 1;
L_0x55d44eac6380 .part L_0x55d44eac6b40, 3, 1;
L_0x55d44eac6540 .part L_0x55d44eac6c70, 3, 1;
L_0x55d44eac6700 .part L_0x55d44eac6da0, 3, 1;
L_0x55d44eac6930 .concat8 [ 1 1 1 1], L_0x55d44eac43d0, L_0x55d44eac4cf0, L_0x55d44eac55a0, L_0x55d44eac5f50;
L_0x55d44eac69d0 .concat8 [ 1 1 1 1], L_0x55d44eac47e0, L_0x55d44eac5050, L_0x55d44eac59f0, L_0x55d44eac6270;
S_0x55d44e2a9a20 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e2ac970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eac3f20 .functor XOR 1, L_0x55d44eac48f0, L_0x55d44eac4a20, C4<0>, C4<0>;
L_0x55d44eac43d0 .functor XOR 1, L_0x55d44eac3f20, L_0x55d44eac4b50, C4<0>, C4<0>;
L_0x55d44eac4490 .functor AND 1, L_0x55d44eac48f0, L_0x55d44eac4a20, C4<1>, C4<1>;
L_0x55d44eac45a0 .functor AND 1, L_0x55d44eac48f0, L_0x55d44eac4b50, C4<1>, C4<1>;
L_0x55d44eac4660 .functor OR 1, L_0x55d44eac4490, L_0x55d44eac45a0, C4<0>, C4<0>;
L_0x55d44eac4770 .functor AND 1, L_0x55d44eac4b50, L_0x55d44eac4a20, C4<1>, C4<1>;
L_0x55d44eac47e0 .functor OR 1, L_0x55d44eac4660, L_0x55d44eac4770, C4<0>, C4<0>;
v0x55d44e2a2e80_0 .net *"_s0", 0 0, L_0x55d44eac3f20;  1 drivers
v0x55d44e2a2f60_0 .net *"_s10", 0 0, L_0x55d44eac4770;  1 drivers
v0x55d44e29ff30_0 .net *"_s4", 0 0, L_0x55d44eac4490;  1 drivers
v0x55d44e2a0020_0 .net *"_s6", 0 0, L_0x55d44eac45a0;  1 drivers
v0x55d44e29cfe0_0 .net *"_s8", 0 0, L_0x55d44eac4660;  1 drivers
v0x55d44e29d110_0 .net "a", 0 0, L_0x55d44eac48f0;  1 drivers
v0x55d44e2929d0_0 .net "b", 0 0, L_0x55d44eac4a20;  1 drivers
v0x55d44e292a70_0 .net "ca", 0 0, L_0x55d44eac47e0;  1 drivers
v0x55d44e28fa80_0 .net "cin", 0 0, L_0x55d44eac4b50;  1 drivers
v0x55d44e286080_0 .net "sum", 0 0, L_0x55d44eac43d0;  1 drivers
S_0x55d44e283130 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e2ac970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eac4c80 .functor XOR 1, L_0x55d44eac5160, L_0x55d44eac5290, C4<0>, C4<0>;
L_0x55d44eac4cf0 .functor XOR 1, L_0x55d44eac4c80, L_0x55d44eac53c0, C4<0>, C4<0>;
L_0x55d44eac4d60 .functor AND 1, L_0x55d44eac5160, L_0x55d44eac5290, C4<1>, C4<1>;
L_0x55d44eac4dd0 .functor AND 1, L_0x55d44eac5160, L_0x55d44eac53c0, C4<1>, C4<1>;
L_0x55d44eac4e90 .functor OR 1, L_0x55d44eac4d60, L_0x55d44eac4dd0, C4<0>, C4<0>;
L_0x55d44eac4fa0 .functor AND 1, L_0x55d44eac53c0, L_0x55d44eac5290, C4<1>, C4<1>;
L_0x55d44eac5050 .functor OR 1, L_0x55d44eac4e90, L_0x55d44eac4fa0, C4<0>, C4<0>;
v0x55d44e279730_0 .net *"_s0", 0 0, L_0x55d44eac4c80;  1 drivers
v0x55d44e279810_0 .net *"_s10", 0 0, L_0x55d44eac4fa0;  1 drivers
v0x55d44e2767e0_0 .net *"_s4", 0 0, L_0x55d44eac4d60;  1 drivers
v0x55d44e2768b0_0 .net *"_s6", 0 0, L_0x55d44eac4dd0;  1 drivers
v0x55d44e26fc40_0 .net *"_s8", 0 0, L_0x55d44eac4e90;  1 drivers
v0x55d44e26fd70_0 .net "a", 0 0, L_0x55d44eac5160;  1 drivers
v0x55d44e26ccf0_0 .net "b", 0 0, L_0x55d44eac5290;  1 drivers
v0x55d44e26cdb0_0 .net "ca", 0 0, L_0x55d44eac5050;  1 drivers
v0x55d44e269da0_0 .net "cin", 0 0, L_0x55d44eac53c0;  1 drivers
v0x55d44e269e60_0 .net "sum", 0 0, L_0x55d44eac4cf0;  1 drivers
S_0x55d44e25be70 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e2ac970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eac5530 .functor XOR 1, L_0x55d44eac5b00, L_0x55d44eac5c30, C4<0>, C4<0>;
L_0x55d44eac55a0 .functor XOR 1, L_0x55d44eac5530, L_0x55d44eac5db0, C4<0>, C4<0>;
L_0x55d44eac5660 .functor AND 1, L_0x55d44eac5b00, L_0x55d44eac5c30, C4<1>, C4<1>;
L_0x55d44eac5770 .functor AND 1, L_0x55d44eac5b00, L_0x55d44eac5db0, C4<1>, C4<1>;
L_0x55d44eac5830 .functor OR 1, L_0x55d44eac5660, L_0x55d44eac5770, C4<0>, C4<0>;
L_0x55d44eac5940 .functor AND 1, L_0x55d44eac5db0, L_0x55d44eac5c30, C4<1>, C4<1>;
L_0x55d44eac59f0 .functor OR 1, L_0x55d44eac5830, L_0x55d44eac5940, C4<0>, C4<0>;
v0x55d44e258f20_0 .net *"_s0", 0 0, L_0x55d44eac5530;  1 drivers
v0x55d44e259000_0 .net *"_s10", 0 0, L_0x55d44eac5940;  1 drivers
v0x55d44e24f520_0 .net *"_s4", 0 0, L_0x55d44eac5660;  1 drivers
v0x55d44e24f610_0 .net *"_s6", 0 0, L_0x55d44eac5770;  1 drivers
v0x55d44e24c5d0_0 .net *"_s8", 0 0, L_0x55d44eac5830;  1 drivers
v0x55d44e24c700_0 .net "a", 0 0, L_0x55d44eac5b00;  1 drivers
v0x55d44e242bd0_0 .net "b", 0 0, L_0x55d44eac5c30;  1 drivers
v0x55d44e242c70_0 .net "ca", 0 0, L_0x55d44eac59f0;  1 drivers
v0x55d44e23fc80_0 .net "cin", 0 0, L_0x55d44eac5db0;  1 drivers
v0x55d44e2390e0_0 .net "sum", 0 0, L_0x55d44eac55a0;  1 drivers
S_0x55d44e236190 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e2ac970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eac5ee0 .functor XOR 1, L_0x55d44eac6380, L_0x55d44eac6540, C4<0>, C4<0>;
L_0x55d44eac5f50 .functor XOR 1, L_0x55d44eac5ee0, L_0x55d44eac6700, C4<0>, C4<0>;
L_0x55d44eac5fc0 .functor AND 1, L_0x55d44eac6380, L_0x55d44eac6540, C4<1>, C4<1>;
L_0x55d44eac6030 .functor AND 1, L_0x55d44eac6380, L_0x55d44eac6700, C4<1>, C4<1>;
L_0x55d44eac60f0 .functor OR 1, L_0x55d44eac5fc0, L_0x55d44eac6030, C4<0>, C4<0>;
L_0x55d44eac6200 .functor AND 1, L_0x55d44eac6700, L_0x55d44eac6540, C4<1>, C4<1>;
L_0x55d44eac6270 .functor OR 1, L_0x55d44eac60f0, L_0x55d44eac6200, C4<0>, C4<0>;
v0x55d44e233240_0 .net *"_s0", 0 0, L_0x55d44eac5ee0;  1 drivers
v0x55d44e233340_0 .net *"_s10", 0 0, L_0x55d44eac6200;  1 drivers
v0x55d44e228c30_0 .net *"_s4", 0 0, L_0x55d44eac5fc0;  1 drivers
v0x55d44e228d20_0 .net *"_s6", 0 0, L_0x55d44eac6030;  1 drivers
v0x55d44e225ce0_0 .net *"_s8", 0 0, L_0x55d44eac60f0;  1 drivers
v0x55d44e225e10_0 .net "a", 0 0, L_0x55d44eac6380;  1 drivers
v0x55d44e21c2e0_0 .net "b", 0 0, L_0x55d44eac6540;  1 drivers
v0x55d44e21c3a0_0 .net "ca", 0 0, L_0x55d44eac6270;  1 drivers
v0x55d44e219390_0 .net "cin", 0 0, L_0x55d44eac6700;  1 drivers
v0x55d44e219450_0 .net "sum", 0 0, L_0x55d44eac5f50;  1 drivers
S_0x55d44e1cbfc0 .scope module, "a_7" "three_fam" 3 52, 10 3 0, S_0x55d44de3e860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 195 "sum"
    .port_info 1 /OUTPUT 195 "ca"
    .port_info 2 /INPUT 325 "s"
    .port_info 3 /INPUT 260 "c"
v0x55d44e753d40_0 .net "c", 259 0, L_0x55d44eac8330;  1 drivers
v0x55d44e753e20_0 .net "ca", 194 0, L_0x55d44eb4de10;  1 drivers
v0x55d44e753f10_0 .net "s", 324 0, L_0x55d44eb4df50;  1 drivers
v0x55d44e754010_0 .net "sum", 194 0, L_0x55d44eb4dd20;  1 drivers
L_0x55d44eaf4620 .part L_0x55d44eb4df50, 0, 65;
L_0x55d44eaf46c0 .part L_0x55d44eb4df50, 65, 65;
L_0x55d44eaf47b0 .part L_0x55d44eac8330, 0, 65;
L_0x55d44eb20f80 .part L_0x55d44eac8330, 65, 65;
L_0x55d44eb21070 .part L_0x55d44eb4df50, 130, 65;
L_0x55d44eb21110 .part L_0x55d44eac8330, 130, 65;
L_0x55d44eb4d9d0 .part L_0x55d44eb4df50, 195, 65;
L_0x55d44eb4db00 .part L_0x55d44eb4df50, 260, 65;
L_0x55d44eb4dbf0 .part L_0x55d44eac8330, 195, 65;
L_0x55d44eb4dd20 .concat8 [ 65 65 65 0], L_0x55d44eaf42b0, L_0x55d44eb20c10, L_0x55d44eb4d660;
L_0x55d44eb4de10 .concat8 [ 65 65 65 0], L_0x55d44eaf4440, L_0x55d44eb20da0, L_0x55d44eb4d7f0;
S_0x55d44e1bea50 .scope module, "a_0" "sixtyBitAdder" 10 10, 5 3 0, S_0x55d44e1cbfc0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f865d7139f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44d55adf0_0 .net/2u *"_s2", 0 0, L_0x7f865d7139f0;  1 drivers
L_0x7f865d713a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44d55aed0_0 .net/2u *"_s6", 0 0, L_0x7f865d713a38;  1 drivers
v0x55d44d54e4a0_0 .net "a", 64 0, L_0x55d44eaf4620;  1 drivers
v0x55d44d54e560_0 .net "b", 64 0, L_0x55d44eaf46c0;  1 drivers
v0x55d44d54e640_0 .net "ca", 64 0, L_0x55d44eaf4440;  1 drivers
v0x55d44d541b50_0 .net "cin", 64 0, L_0x55d44eaf47b0;  1 drivers
v0x55d44d541c10_0 .net "sum", 64 0, L_0x55d44eaf42b0;  1 drivers
L_0x55d44eade0a0 .part L_0x55d44eaf4620, 0, 32;
L_0x55d44eade140 .part L_0x55d44eaf46c0, 0, 32;
L_0x55d44eade1e0 .part L_0x55d44eaf47b0, 0, 32;
L_0x55d44eaf3fe0 .part L_0x55d44eaf4620, 32, 32;
L_0x55d44eaf40d0 .part L_0x55d44eaf46c0, 32, 32;
L_0x55d44eaf41c0 .part L_0x55d44eaf47b0, 32, 32;
L_0x55d44eaf42b0 .concat8 [ 32 32 1 0], L_0x55d44eadddd0, L_0x55d44eaf3d10, L_0x7f865d713a38;
L_0x55d44eaf4440 .concat8 [ 1 32 32 0], L_0x7f865d7139f0, L_0x55d44eaddf10, L_0x55d44eaf3e50;
S_0x55d44e1b5050 .scope module, "FA_0" "thirtBitAdder" 5 13, 6 3 0, S_0x55d44e1bea50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44cefe2b0_0 .net "a", 31 0, L_0x55d44eade0a0;  1 drivers
v0x55d44cefe3b0_0 .net "b", 31 0, L_0x55d44eade140;  1 drivers
v0x55d44cef48b0_0 .net "ca", 31 0, L_0x55d44eaddf10;  1 drivers
v0x55d44cef49a0_0 .net "cin", 31 0, L_0x55d44eade1e0;  1 drivers
v0x55d44cef1960_0 .net "sum", 31 0, L_0x55d44eadddd0;  1 drivers
L_0x55d44ead2cf0 .part L_0x55d44eade0a0, 0, 16;
L_0x55d44ead2d90 .part L_0x55d44eade140, 0, 16;
L_0x55d44ead2e30 .part L_0x55d44eade1e0, 0, 16;
L_0x55d44eaddac0 .part L_0x55d44eade0a0, 16, 16;
L_0x55d44eaddbb0 .part L_0x55d44eade140, 16, 16;
L_0x55d44eaddca0 .part L_0x55d44eade1e0, 16, 16;
L_0x55d44eadddd0 .concat8 [ 16 16 0 0], L_0x55d44ead29f0, L_0x55d44eadd7c0;
L_0x55d44eaddf10 .concat8 [ 16 16 0 0], L_0x55d44ead2a90, L_0x55d44eadd860;
S_0x55d44e1b2100 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44e1b5050;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44d1ef470_0 .net "a", 15 0, L_0x55d44ead2cf0;  1 drivers
v0x55d44d1ef570_0 .net "b", 15 0, L_0x55d44ead2d90;  1 drivers
v0x55d44d1e4e60_0 .net "ca", 15 0, L_0x55d44ead2a90;  1 drivers
v0x55d44d1e4f20_0 .net "cin", 15 0, L_0x55d44ead2e30;  1 drivers
v0x55d44d1e1f10_0 .net "sum", 15 0, L_0x55d44ead29f0;  1 drivers
L_0x55d44eacab90 .part L_0x55d44ead2cf0, 0, 4;
L_0x55d44eacac30 .part L_0x55d44ead2d90, 0, 4;
L_0x55d44eacacd0 .part L_0x55d44ead2e30, 0, 4;
L_0x55d44eacd390 .part L_0x55d44ead2cf0, 4, 4;
L_0x55d44eacd480 .part L_0x55d44ead2d90, 4, 4;
L_0x55d44eacd570 .part L_0x55d44ead2e30, 4, 4;
L_0x55d44eacfd10 .part L_0x55d44ead2cf0, 8, 4;
L_0x55d44eacfdb0 .part L_0x55d44ead2d90, 8, 4;
L_0x55d44eacfea0 .part L_0x55d44ead2e30, 8, 4;
L_0x55d44ead25f0 .part L_0x55d44ead2cf0, 12, 4;
L_0x55d44ead2720 .part L_0x55d44ead2d90, 12, 4;
L_0x55d44ead2850 .part L_0x55d44ead2e30, 12, 4;
L_0x55d44ead29f0 .concat8 [ 4 4 4 4], L_0x55d44eaca980, L_0x55d44eacd180, L_0x55d44eacfb00, L_0x55d44ead23e0;
L_0x55d44ead2a90 .concat8 [ 4 4 4 4], L_0x55d44eacaa20, L_0x55d44eacd220, L_0x55d44eacfba0, L_0x55d44ead2480;
S_0x55d44e1a8700 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44e1b2100;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e108c30_0 .net "a", 3 0, L_0x55d44eacab90;  1 drivers
v0x55d44e108d30_0 .net "b", 3 0, L_0x55d44eacac30;  1 drivers
v0x55d44e102090_0 .net "ca", 3 0, L_0x55d44eacaa20;  1 drivers
v0x55d44e102150_0 .net "cin", 3 0, L_0x55d44eacacd0;  1 drivers
v0x55d44e0ff140_0 .net "sum", 3 0, L_0x55d44eaca980;  1 drivers
L_0x55d44eac8a60 .part L_0x55d44eacab90, 0, 1;
L_0x55d44eac8b00 .part L_0x55d44eacac30, 0, 1;
L_0x55d44eac8ba0 .part L_0x55d44eacacd0, 0, 1;
L_0x55d44eac91b0 .part L_0x55d44eacab90, 1, 1;
L_0x55d44eac92e0 .part L_0x55d44eacac30, 1, 1;
L_0x55d44eac9410 .part L_0x55d44eacacd0, 1, 1;
L_0x55d44eac9b50 .part L_0x55d44eacab90, 2, 1;
L_0x55d44eac9c80 .part L_0x55d44eacac30, 2, 1;
L_0x55d44eac9e00 .part L_0x55d44eacacd0, 2, 1;
L_0x55d44eaca3d0 .part L_0x55d44eacab90, 3, 1;
L_0x55d44eaca590 .part L_0x55d44eacac30, 3, 1;
L_0x55d44eaca750 .part L_0x55d44eacacd0, 3, 1;
L_0x55d44eaca980 .concat8 [ 1 1 1 1], L_0x55d44eac68c0, L_0x55d44eac8d40, L_0x55d44eac95f0, L_0x55d44eac9fa0;
L_0x55d44eacaa20 .concat8 [ 1 1 1 1], L_0x55d44eac8950, L_0x55d44eac90a0, L_0x55d44eac9a40, L_0x55d44eaca2c0;
S_0x55d44e19ec10 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e1a8700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eac6ed0 .functor XOR 1, L_0x55d44eac8a60, L_0x55d44eac8b00, C4<0>, C4<0>;
L_0x55d44eac68c0 .functor XOR 1, L_0x55d44eac6ed0, L_0x55d44eac8ba0, C4<0>, C4<0>;
L_0x55d44eac8600 .functor AND 1, L_0x55d44eac8a60, L_0x55d44eac8b00, C4<1>, C4<1>;
L_0x55d44eac8710 .functor AND 1, L_0x55d44eac8a60, L_0x55d44eac8ba0, C4<1>, C4<1>;
L_0x55d44eac87d0 .functor OR 1, L_0x55d44eac8600, L_0x55d44eac8710, C4<0>, C4<0>;
L_0x55d44eac88e0 .functor AND 1, L_0x55d44eac8ba0, L_0x55d44eac8b00, C4<1>, C4<1>;
L_0x55d44eac8950 .functor OR 1, L_0x55d44eac87d0, L_0x55d44eac88e0, C4<0>, C4<0>;
v0x55d44e1a58b0_0 .net *"_s0", 0 0, L_0x55d44eac6ed0;  1 drivers
v0x55d44e19bcc0_0 .net *"_s10", 0 0, L_0x55d44eac88e0;  1 drivers
v0x55d44e19bda0_0 .net *"_s4", 0 0, L_0x55d44eac8600;  1 drivers
v0x55d44e198d70_0 .net *"_s6", 0 0, L_0x55d44eac8710;  1 drivers
v0x55d44e198e50_0 .net *"_s8", 0 0, L_0x55d44eac87d0;  1 drivers
v0x55d44e18c0a0_0 .net "a", 0 0, L_0x55d44eac8a60;  1 drivers
v0x55d44e18c160_0 .net "b", 0 0, L_0x55d44eac8b00;  1 drivers
v0x55d44e189150_0 .net "ca", 0 0, L_0x55d44eac8950;  1 drivers
v0x55d44e189210_0 .net "cin", 0 0, L_0x55d44eac8ba0;  1 drivers
v0x55d44e17f800_0 .net "sum", 0 0, L_0x55d44eac68c0;  1 drivers
S_0x55d44e17c800 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e1a8700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eac8cd0 .functor XOR 1, L_0x55d44eac91b0, L_0x55d44eac92e0, C4<0>, C4<0>;
L_0x55d44eac8d40 .functor XOR 1, L_0x55d44eac8cd0, L_0x55d44eac9410, C4<0>, C4<0>;
L_0x55d44eac8db0 .functor AND 1, L_0x55d44eac91b0, L_0x55d44eac92e0, C4<1>, C4<1>;
L_0x55d44eac8e20 .functor AND 1, L_0x55d44eac91b0, L_0x55d44eac9410, C4<1>, C4<1>;
L_0x55d44eac8ee0 .functor OR 1, L_0x55d44eac8db0, L_0x55d44eac8e20, C4<0>, C4<0>;
L_0x55d44eac8ff0 .functor AND 1, L_0x55d44eac9410, L_0x55d44eac92e0, C4<1>, C4<1>;
L_0x55d44eac90a0 .functor OR 1, L_0x55d44eac8ee0, L_0x55d44eac8ff0, C4<0>, C4<0>;
v0x55d44e172e00_0 .net *"_s0", 0 0, L_0x55d44eac8cd0;  1 drivers
v0x55d44e172ee0_0 .net *"_s10", 0 0, L_0x55d44eac8ff0;  1 drivers
v0x55d44e16feb0_0 .net *"_s4", 0 0, L_0x55d44eac8db0;  1 drivers
v0x55d44e16ffa0_0 .net *"_s6", 0 0, L_0x55d44eac8e20;  1 drivers
v0x55d44e169310_0 .net *"_s8", 0 0, L_0x55d44eac8ee0;  1 drivers
v0x55d44e169440_0 .net "a", 0 0, L_0x55d44eac91b0;  1 drivers
v0x55d44e1663c0_0 .net "b", 0 0, L_0x55d44eac92e0;  1 drivers
v0x55d44e166460_0 .net "ca", 0 0, L_0x55d44eac90a0;  1 drivers
v0x55d44e163470_0 .net "cin", 0 0, L_0x55d44eac9410;  1 drivers
v0x55d44e158e60_0 .net "sum", 0 0, L_0x55d44eac8d40;  1 drivers
S_0x55d44e155f10 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e1a8700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eac9580 .functor XOR 1, L_0x55d44eac9b50, L_0x55d44eac9c80, C4<0>, C4<0>;
L_0x55d44eac95f0 .functor XOR 1, L_0x55d44eac9580, L_0x55d44eac9e00, C4<0>, C4<0>;
L_0x55d44eac96b0 .functor AND 1, L_0x55d44eac9b50, L_0x55d44eac9c80, C4<1>, C4<1>;
L_0x55d44eac97c0 .functor AND 1, L_0x55d44eac9b50, L_0x55d44eac9e00, C4<1>, C4<1>;
L_0x55d44eac9880 .functor OR 1, L_0x55d44eac96b0, L_0x55d44eac97c0, C4<0>, C4<0>;
L_0x55d44eac9990 .functor AND 1, L_0x55d44eac9e00, L_0x55d44eac9c80, C4<1>, C4<1>;
L_0x55d44eac9a40 .functor OR 1, L_0x55d44eac9880, L_0x55d44eac9990, C4<0>, C4<0>;
v0x55d44e14c510_0 .net *"_s0", 0 0, L_0x55d44eac9580;  1 drivers
v0x55d44e14c5f0_0 .net *"_s10", 0 0, L_0x55d44eac9990;  1 drivers
v0x55d44e1495c0_0 .net *"_s4", 0 0, L_0x55d44eac96b0;  1 drivers
v0x55d44e1496b0_0 .net *"_s6", 0 0, L_0x55d44eac97c0;  1 drivers
v0x55d44e13fbc0_0 .net *"_s8", 0 0, L_0x55d44eac9880;  1 drivers
v0x55d44e13fcf0_0 .net "a", 0 0, L_0x55d44eac9b50;  1 drivers
v0x55d44e13cc70_0 .net "b", 0 0, L_0x55d44eac9c80;  1 drivers
v0x55d44e13cd10_0 .net "ca", 0 0, L_0x55d44eac9a40;  1 drivers
v0x55d44e1360d0_0 .net "cin", 0 0, L_0x55d44eac9e00;  1 drivers
v0x55d44e136190_0 .net "sum", 0 0, L_0x55d44eac95f0;  1 drivers
S_0x55d44e133180 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e1a8700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eac9f30 .functor XOR 1, L_0x55d44eaca3d0, L_0x55d44eaca590, C4<0>, C4<0>;
L_0x55d44eac9fa0 .functor XOR 1, L_0x55d44eac9f30, L_0x55d44eaca750, C4<0>, C4<0>;
L_0x55d44eaca010 .functor AND 1, L_0x55d44eaca3d0, L_0x55d44eaca590, C4<1>, C4<1>;
L_0x55d44eaca080 .functor AND 1, L_0x55d44eaca3d0, L_0x55d44eaca750, C4<1>, C4<1>;
L_0x55d44eaca140 .functor OR 1, L_0x55d44eaca010, L_0x55d44eaca080, C4<0>, C4<0>;
L_0x55d44eaca250 .functor AND 1, L_0x55d44eaca750, L_0x55d44eaca590, C4<1>, C4<1>;
L_0x55d44eaca2c0 .functor OR 1, L_0x55d44eaca140, L_0x55d44eaca250, C4<0>, C4<0>;
v0x55d44e130230_0 .net *"_s0", 0 0, L_0x55d44eac9f30;  1 drivers
v0x55d44e130310_0 .net *"_s10", 0 0, L_0x55d44eaca250;  1 drivers
v0x55d44e124e20_0 .net *"_s4", 0 0, L_0x55d44eaca010;  1 drivers
v0x55d44e124ef0_0 .net *"_s6", 0 0, L_0x55d44eaca080;  1 drivers
v0x55d44e121ed0_0 .net *"_s8", 0 0, L_0x55d44eaca140;  1 drivers
v0x55d44e122000_0 .net "a", 0 0, L_0x55d44eaca3d0;  1 drivers
v0x55d44e1184d0_0 .net "b", 0 0, L_0x55d44eaca590;  1 drivers
v0x55d44e118590_0 .net "ca", 0 0, L_0x55d44eaca2c0;  1 drivers
v0x55d44e115580_0 .net "cin", 0 0, L_0x55d44eaca750;  1 drivers
v0x55d44e10bb80_0 .net "sum", 0 0, L_0x55d44eac9fa0;  1 drivers
S_0x55d44e0fc1f0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44e1b2100;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e0603b0_0 .net "a", 3 0, L_0x55d44eacd390;  1 drivers
v0x55d44e060490_0 .net "b", 3 0, L_0x55d44eacd480;  1 drivers
v0x55d44e054fa0_0 .net "ca", 3 0, L_0x55d44eacd220;  1 drivers
v0x55d44e055040_0 .net "cin", 3 0, L_0x55d44eacd570;  1 drivers
v0x55d44e052050_0 .net "sum", 3 0, L_0x55d44eacd180;  1 drivers
L_0x55d44eacb1a0 .part L_0x55d44eacd390, 0, 1;
L_0x55d44eacb2d0 .part L_0x55d44eacd480, 0, 1;
L_0x55d44eacb400 .part L_0x55d44eacd570, 0, 1;
L_0x55d44eacb9d0 .part L_0x55d44eacd390, 1, 1;
L_0x55d44eacbb00 .part L_0x55d44eacd480, 1, 1;
L_0x55d44eacbc30 .part L_0x55d44eacd570, 1, 1;
L_0x55d44eacc2f0 .part L_0x55d44eacd390, 2, 1;
L_0x55d44eacc420 .part L_0x55d44eacd480, 2, 1;
L_0x55d44eacc5a0 .part L_0x55d44eacd570, 2, 1;
L_0x55d44eaccb70 .part L_0x55d44eacd390, 3, 1;
L_0x55d44eaccd90 .part L_0x55d44eacd480, 3, 1;
L_0x55d44eaccf50 .part L_0x55d44eacd570, 3, 1;
L_0x55d44eacd180 .concat8 [ 1 1 1 1], L_0x55d44eacad70, L_0x55d44eacb5a0, L_0x55d44eacbdd0, L_0x55d44eacc740;
L_0x55d44eacd220 .concat8 [ 1 1 1 1], L_0x55d44eacb090, L_0x55d44eacb8c0, L_0x55d44eacc1e0, L_0x55d44eacca60;
S_0x55d44e0f1be0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e0fc1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaca910 .functor XOR 1, L_0x55d44eacb1a0, L_0x55d44eacb2d0, C4<0>, C4<0>;
L_0x55d44eacad70 .functor XOR 1, L_0x55d44eaca910, L_0x55d44eacb400, C4<0>, C4<0>;
L_0x55d44eacae30 .functor AND 1, L_0x55d44eacb1a0, L_0x55d44eacb2d0, C4<1>, C4<1>;
L_0x55d44eacaf40 .functor AND 1, L_0x55d44eacb1a0, L_0x55d44eacb400, C4<1>, C4<1>;
L_0x55d44eacafb0 .functor OR 1, L_0x55d44eacae30, L_0x55d44eacaf40, C4<0>, C4<0>;
L_0x55d44eacb020 .functor AND 1, L_0x55d44eacb400, L_0x55d44eacb2d0, C4<1>, C4<1>;
L_0x55d44eacb090 .functor OR 1, L_0x55d44eacafb0, L_0x55d44eacb020, C4<0>, C4<0>;
v0x55d44e0eec90_0 .net *"_s0", 0 0, L_0x55d44eaca910;  1 drivers
v0x55d44e0eed70_0 .net *"_s10", 0 0, L_0x55d44eacb020;  1 drivers
v0x55d44e0e5290_0 .net *"_s4", 0 0, L_0x55d44eacae30;  1 drivers
v0x55d44e0e5360_0 .net *"_s6", 0 0, L_0x55d44eacaf40;  1 drivers
v0x55d44e0e2340_0 .net *"_s8", 0 0, L_0x55d44eacafb0;  1 drivers
v0x55d44e0e2470_0 .net "a", 0 0, L_0x55d44eacb1a0;  1 drivers
v0x55d44e0d8940_0 .net "b", 0 0, L_0x55d44eacb2d0;  1 drivers
v0x55d44e0d8a00_0 .net "ca", 0 0, L_0x55d44eacb090;  1 drivers
v0x55d44e0d59f0_0 .net "cin", 0 0, L_0x55d44eacb400;  1 drivers
v0x55d44e0d5ab0_0 .net "sum", 0 0, L_0x55d44eacad70;  1 drivers
S_0x55d44e0cee50 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e0fc1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eacb530 .functor XOR 1, L_0x55d44eacb9d0, L_0x55d44eacbb00, C4<0>, C4<0>;
L_0x55d44eacb5a0 .functor XOR 1, L_0x55d44eacb530, L_0x55d44eacbc30, C4<0>, C4<0>;
L_0x55d44eacb610 .functor AND 1, L_0x55d44eacb9d0, L_0x55d44eacbb00, C4<1>, C4<1>;
L_0x55d44eacb680 .functor AND 1, L_0x55d44eacb9d0, L_0x55d44eacbc30, C4<1>, C4<1>;
L_0x55d44eacb740 .functor OR 1, L_0x55d44eacb610, L_0x55d44eacb680, C4<0>, C4<0>;
L_0x55d44eacb850 .functor AND 1, L_0x55d44eacbc30, L_0x55d44eacbb00, C4<1>, C4<1>;
L_0x55d44eacb8c0 .functor OR 1, L_0x55d44eacb740, L_0x55d44eacb850, C4<0>, C4<0>;
v0x55d44e0cbf80_0 .net *"_s0", 0 0, L_0x55d44eacb530;  1 drivers
v0x55d44e0c8fb0_0 .net *"_s10", 0 0, L_0x55d44eacb850;  1 drivers
v0x55d44e0c9090_0 .net *"_s4", 0 0, L_0x55d44eacb610;  1 drivers
v0x55d44e0bc220_0 .net *"_s6", 0 0, L_0x55d44eacb680;  1 drivers
v0x55d44e0bc300_0 .net *"_s8", 0 0, L_0x55d44eacb740;  1 drivers
v0x55d44e0b92d0_0 .net "a", 0 0, L_0x55d44eacb9d0;  1 drivers
v0x55d44e0b9370_0 .net "b", 0 0, L_0x55d44eacbb00;  1 drivers
v0x55d44e0af8d0_0 .net "ca", 0 0, L_0x55d44eacb8c0;  1 drivers
v0x55d44e0af990_0 .net "cin", 0 0, L_0x55d44eacbc30;  1 drivers
v0x55d44e0aca30_0 .net "sum", 0 0, L_0x55d44eacb5a0;  1 drivers
S_0x55d44e0a2f80 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e0fc1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eacbd60 .functor XOR 1, L_0x55d44eacc2f0, L_0x55d44eacc420, C4<0>, C4<0>;
L_0x55d44eacbdd0 .functor XOR 1, L_0x55d44eacbd60, L_0x55d44eacc5a0, C4<0>, C4<0>;
L_0x55d44eacbe90 .functor AND 1, L_0x55d44eacc2f0, L_0x55d44eacc420, C4<1>, C4<1>;
L_0x55d44eacbfa0 .functor AND 1, L_0x55d44eacc2f0, L_0x55d44eacc5a0, C4<1>, C4<1>;
L_0x55d44eacc060 .functor OR 1, L_0x55d44eacbe90, L_0x55d44eacbfa0, C4<0>, C4<0>;
L_0x55d44eacc170 .functor AND 1, L_0x55d44eacc5a0, L_0x55d44eacc420, C4<1>, C4<1>;
L_0x55d44eacc1e0 .functor OR 1, L_0x55d44eacc060, L_0x55d44eacc170, C4<0>, C4<0>;
v0x55d44e0a0030_0 .net *"_s0", 0 0, L_0x55d44eacbd60;  1 drivers
v0x55d44e0a00f0_0 .net *"_s10", 0 0, L_0x55d44eacc170;  1 drivers
v0x55d44e099490_0 .net *"_s4", 0 0, L_0x55d44eacbe90;  1 drivers
v0x55d44e099550_0 .net *"_s6", 0 0, L_0x55d44eacbfa0;  1 drivers
v0x55d44e096540_0 .net *"_s8", 0 0, L_0x55d44eacc060;  1 drivers
v0x55d44e096670_0 .net "a", 0 0, L_0x55d44eacc2f0;  1 drivers
v0x55d44e0935f0_0 .net "b", 0 0, L_0x55d44eacc420;  1 drivers
v0x55d44e093690_0 .net "ca", 0 0, L_0x55d44eacc1e0;  1 drivers
v0x55d44e088fe0_0 .net "cin", 0 0, L_0x55d44eacc5a0;  1 drivers
v0x55d44e086090_0 .net "sum", 0 0, L_0x55d44eacbdd0;  1 drivers
S_0x55d44e07c690 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e0fc1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eacc6d0 .functor XOR 1, L_0x55d44eaccb70, L_0x55d44eaccd90, C4<0>, C4<0>;
L_0x55d44eacc740 .functor XOR 1, L_0x55d44eacc6d0, L_0x55d44eaccf50, C4<0>, C4<0>;
L_0x55d44eacc7b0 .functor AND 1, L_0x55d44eaccb70, L_0x55d44eaccd90, C4<1>, C4<1>;
L_0x55d44eacc820 .functor AND 1, L_0x55d44eaccb70, L_0x55d44eaccf50, C4<1>, C4<1>;
L_0x55d44eacc8e0 .functor OR 1, L_0x55d44eacc7b0, L_0x55d44eacc820, C4<0>, C4<0>;
L_0x55d44eacc9f0 .functor AND 1, L_0x55d44eaccf50, L_0x55d44eaccd90, C4<1>, C4<1>;
L_0x55d44eacca60 .functor OR 1, L_0x55d44eacc8e0, L_0x55d44eacc9f0, C4<0>, C4<0>;
v0x55d44e079740_0 .net *"_s0", 0 0, L_0x55d44eacc6d0;  1 drivers
v0x55d44e079840_0 .net *"_s10", 0 0, L_0x55d44eacc9f0;  1 drivers
v0x55d44e06fd40_0 .net *"_s4", 0 0, L_0x55d44eacc7b0;  1 drivers
v0x55d44e06fe30_0 .net *"_s6", 0 0, L_0x55d44eacc820;  1 drivers
v0x55d44e06cdf0_0 .net *"_s8", 0 0, L_0x55d44eacc8e0;  1 drivers
v0x55d44e06cf20_0 .net "a", 0 0, L_0x55d44eaccb70;  1 drivers
v0x55d44e066250_0 .net "b", 0 0, L_0x55d44eaccd90;  1 drivers
v0x55d44e0662f0_0 .net "ca", 0 0, L_0x55d44eacca60;  1 drivers
v0x55d44e063300_0 .net "cin", 0 0, L_0x55d44eaccf50;  1 drivers
v0x55d44e0633c0_0 .net "sum", 0 0, L_0x55d44eacc740;  1 drivers
S_0x55d44e048650 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44e1b2100;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d2a82d0_0 .net "a", 3 0, L_0x55d44eacfd10;  1 drivers
v0x55d44d2a83b0_0 .net "b", 3 0, L_0x55d44eacfdb0;  1 drivers
v0x55d44d2a5380_0 .net "ca", 3 0, L_0x55d44eacfba0;  1 drivers
v0x55d44d2a5420_0 .net "cin", 3 0, L_0x55d44eacfea0;  1 drivers
v0x55d44d29b980_0 .net "sum", 3 0, L_0x55d44eacfb00;  1 drivers
L_0x55d44eacdb80 .part L_0x55d44eacfd10, 0, 1;
L_0x55d44eacdcb0 .part L_0x55d44eacfdb0, 0, 1;
L_0x55d44eacdde0 .part L_0x55d44eacfea0, 0, 1;
L_0x55d44eace3b0 .part L_0x55d44eacfd10, 1, 1;
L_0x55d44eace4e0 .part L_0x55d44eacfdb0, 1, 1;
L_0x55d44eace610 .part L_0x55d44eacfea0, 1, 1;
L_0x55d44eacecd0 .part L_0x55d44eacfd10, 2, 1;
L_0x55d44eacee00 .part L_0x55d44eacfdb0, 2, 1;
L_0x55d44eacef80 .part L_0x55d44eacfea0, 2, 1;
L_0x55d44eacf550 .part L_0x55d44eacfd10, 3, 1;
L_0x55d44eacf710 .part L_0x55d44eacfdb0, 3, 1;
L_0x55d44eacf8d0 .part L_0x55d44eacfea0, 3, 1;
L_0x55d44eacfb00 .concat8 [ 1 1 1 1], L_0x55d44eacd660, L_0x55d44eacdf80, L_0x55d44eace7b0, L_0x55d44eacf120;
L_0x55d44eacfba0 .concat8 [ 1 1 1 1], L_0x55d44eacda70, L_0x55d44eace2a0, L_0x55d44eacebc0, L_0x55d44eacf440;
S_0x55d44e045700 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e048650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eacd110 .functor XOR 1, L_0x55d44eacdb80, L_0x55d44eacdcb0, C4<0>, C4<0>;
L_0x55d44eacd660 .functor XOR 1, L_0x55d44eacd110, L_0x55d44eacdde0, C4<0>, C4<0>;
L_0x55d44eacd720 .functor AND 1, L_0x55d44eacdb80, L_0x55d44eacdcb0, C4<1>, C4<1>;
L_0x55d44eacd830 .functor AND 1, L_0x55d44eacdb80, L_0x55d44eacdde0, C4<1>, C4<1>;
L_0x55d44eacd8f0 .functor OR 1, L_0x55d44eacd720, L_0x55d44eacd830, C4<0>, C4<0>;
L_0x55d44eacda00 .functor AND 1, L_0x55d44eacdde0, L_0x55d44eacdcb0, C4<1>, C4<1>;
L_0x55d44eacda70 .functor OR 1, L_0x55d44eacd8f0, L_0x55d44eacda00, C4<0>, C4<0>;
v0x55d44e03bd00_0 .net *"_s0", 0 0, L_0x55d44eacd110;  1 drivers
v0x55d44e03be00_0 .net *"_s10", 0 0, L_0x55d44eacda00;  1 drivers
v0x55d44e038db0_0 .net *"_s4", 0 0, L_0x55d44eacd720;  1 drivers
v0x55d44e038ea0_0 .net *"_s6", 0 0, L_0x55d44eacd830;  1 drivers
v0x55d44e032210_0 .net *"_s8", 0 0, L_0x55d44eacd8f0;  1 drivers
v0x55d44e032340_0 .net "a", 0 0, L_0x55d44eacdb80;  1 drivers
v0x55d44e02f2c0_0 .net "b", 0 0, L_0x55d44eacdcb0;  1 drivers
v0x55d44e02f380_0 .net "ca", 0 0, L_0x55d44eacda70;  1 drivers
v0x55d44e02c370_0 .net "cin", 0 0, L_0x55d44eacdde0;  1 drivers
v0x55d44e021d60_0 .net "sum", 0 0, L_0x55d44eacd660;  1 drivers
S_0x55d44e01ee10 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e048650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eacdf10 .functor XOR 1, L_0x55d44eace3b0, L_0x55d44eace4e0, C4<0>, C4<0>;
L_0x55d44eacdf80 .functor XOR 1, L_0x55d44eacdf10, L_0x55d44eace610, C4<0>, C4<0>;
L_0x55d44eacdff0 .functor AND 1, L_0x55d44eace3b0, L_0x55d44eace4e0, C4<1>, C4<1>;
L_0x55d44eace060 .functor AND 1, L_0x55d44eace3b0, L_0x55d44eace610, C4<1>, C4<1>;
L_0x55d44eace120 .functor OR 1, L_0x55d44eacdff0, L_0x55d44eace060, C4<0>, C4<0>;
L_0x55d44eace230 .functor AND 1, L_0x55d44eace610, L_0x55d44eace4e0, C4<1>, C4<1>;
L_0x55d44eace2a0 .functor OR 1, L_0x55d44eace120, L_0x55d44eace230, C4<0>, C4<0>;
v0x55d44e015410_0 .net *"_s0", 0 0, L_0x55d44eacdf10;  1 drivers
v0x55d44e0154f0_0 .net *"_s10", 0 0, L_0x55d44eace230;  1 drivers
v0x55d44e0124c0_0 .net *"_s4", 0 0, L_0x55d44eacdff0;  1 drivers
v0x55d44e012590_0 .net *"_s6", 0 0, L_0x55d44eace060;  1 drivers
v0x55d44e008ac0_0 .net *"_s8", 0 0, L_0x55d44eace120;  1 drivers
v0x55d44e008bf0_0 .net "a", 0 0, L_0x55d44eace3b0;  1 drivers
v0x55d44e005b70_0 .net "b", 0 0, L_0x55d44eace4e0;  1 drivers
v0x55d44e005c30_0 .net "ca", 0 0, L_0x55d44eace2a0;  1 drivers
v0x55d44dffefd0_0 .net "cin", 0 0, L_0x55d44eace610;  1 drivers
v0x55d44dfff090_0 .net "sum", 0 0, L_0x55d44eacdf80;  1 drivers
S_0x55d44dffc080 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e048650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eace740 .functor XOR 1, L_0x55d44eacecd0, L_0x55d44eacee00, C4<0>, C4<0>;
L_0x55d44eace7b0 .functor XOR 1, L_0x55d44eace740, L_0x55d44eacef80, C4<0>, C4<0>;
L_0x55d44eace870 .functor AND 1, L_0x55d44eacecd0, L_0x55d44eacee00, C4<1>, C4<1>;
L_0x55d44eace980 .functor AND 1, L_0x55d44eacecd0, L_0x55d44eacef80, C4<1>, C4<1>;
L_0x55d44eacea40 .functor OR 1, L_0x55d44eace870, L_0x55d44eace980, C4<0>, C4<0>;
L_0x55d44eaceb50 .functor AND 1, L_0x55d44eacef80, L_0x55d44eacee00, C4<1>, C4<1>;
L_0x55d44eacebc0 .functor OR 1, L_0x55d44eacea40, L_0x55d44eaceb50, C4<0>, C4<0>;
v0x55d44dff9130_0 .net *"_s0", 0 0, L_0x55d44eace740;  1 drivers
v0x55d44dff9210_0 .net *"_s10", 0 0, L_0x55d44eaceb50;  1 drivers
v0x55d44d2e7e60_0 .net *"_s4", 0 0, L_0x55d44eace870;  1 drivers
v0x55d44d2e7f50_0 .net *"_s6", 0 0, L_0x55d44eace980;  1 drivers
v0x55d44d2e4f10_0 .net *"_s8", 0 0, L_0x55d44eacea40;  1 drivers
v0x55d44d2e5040_0 .net "a", 0 0, L_0x55d44eacecd0;  1 drivers
v0x55d44d2db510_0 .net "b", 0 0, L_0x55d44eacee00;  1 drivers
v0x55d44d2db5b0_0 .net "ca", 0 0, L_0x55d44eacebc0;  1 drivers
v0x55d44d2d85c0_0 .net "cin", 0 0, L_0x55d44eacef80;  1 drivers
v0x55d44d2cebc0_0 .net "sum", 0 0, L_0x55d44eace7b0;  1 drivers
S_0x55d44d2cbc70 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e048650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eacf0b0 .functor XOR 1, L_0x55d44eacf550, L_0x55d44eacf710, C4<0>, C4<0>;
L_0x55d44eacf120 .functor XOR 1, L_0x55d44eacf0b0, L_0x55d44eacf8d0, C4<0>, C4<0>;
L_0x55d44eacf190 .functor AND 1, L_0x55d44eacf550, L_0x55d44eacf710, C4<1>, C4<1>;
L_0x55d44eacf200 .functor AND 1, L_0x55d44eacf550, L_0x55d44eacf8d0, C4<1>, C4<1>;
L_0x55d44eacf2c0 .functor OR 1, L_0x55d44eacf190, L_0x55d44eacf200, C4<0>, C4<0>;
L_0x55d44eacf3d0 .functor AND 1, L_0x55d44eacf8d0, L_0x55d44eacf710, C4<1>, C4<1>;
L_0x55d44eacf440 .functor OR 1, L_0x55d44eacf2c0, L_0x55d44eacf3d0, C4<0>, C4<0>;
v0x55d44d2c50d0_0 .net *"_s0", 0 0, L_0x55d44eacf0b0;  1 drivers
v0x55d44d2c51d0_0 .net *"_s10", 0 0, L_0x55d44eacf3d0;  1 drivers
v0x55d44d2c2180_0 .net *"_s4", 0 0, L_0x55d44eacf190;  1 drivers
v0x55d44d2c2270_0 .net *"_s6", 0 0, L_0x55d44eacf200;  1 drivers
v0x55d44d2bf230_0 .net *"_s8", 0 0, L_0x55d44eacf2c0;  1 drivers
v0x55d44d2bf360_0 .net "a", 0 0, L_0x55d44eacf550;  1 drivers
v0x55d44d2b4c20_0 .net "b", 0 0, L_0x55d44eacf710;  1 drivers
v0x55d44d2b4cc0_0 .net "ca", 0 0, L_0x55d44eacf440;  1 drivers
v0x55d44d2b1cd0_0 .net "cin", 0 0, L_0x55d44eacf8d0;  1 drivers
v0x55d44d2b1d90_0 .net "sum", 0 0, L_0x55d44eacf120;  1 drivers
S_0x55d44d298a30 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44e1b2100;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d1fbeb0_0 .net "a", 3 0, L_0x55d44ead25f0;  1 drivers
v0x55d44d1fbfb0_0 .net "b", 3 0, L_0x55d44ead2720;  1 drivers
v0x55d44d1f5310_0 .net "ca", 3 0, L_0x55d44ead2480;  1 drivers
v0x55d44d1f53d0_0 .net "cin", 3 0, L_0x55d44ead2850;  1 drivers
v0x55d44d1f23c0_0 .net "sum", 3 0, L_0x55d44ead23e0;  1 drivers
L_0x55d44ead0460 .part L_0x55d44ead25f0, 0, 1;
L_0x55d44ead0590 .part L_0x55d44ead2720, 0, 1;
L_0x55d44ead06c0 .part L_0x55d44ead2850, 0, 1;
L_0x55d44ead0c90 .part L_0x55d44ead25f0, 1, 1;
L_0x55d44ead0dc0 .part L_0x55d44ead2720, 1, 1;
L_0x55d44ead0ef0 .part L_0x55d44ead2850, 1, 1;
L_0x55d44ead15b0 .part L_0x55d44ead25f0, 2, 1;
L_0x55d44ead16e0 .part L_0x55d44ead2720, 2, 1;
L_0x55d44ead1860 .part L_0x55d44ead2850, 2, 1;
L_0x55d44ead1e30 .part L_0x55d44ead25f0, 3, 1;
L_0x55d44ead1ff0 .part L_0x55d44ead2720, 3, 1;
L_0x55d44ead21b0 .part L_0x55d44ead2850, 3, 1;
L_0x55d44ead23e0 .concat8 [ 1 1 1 1], L_0x55d44eacff40, L_0x55d44ead0860, L_0x55d44ead1090, L_0x55d44ead1a00;
L_0x55d44ead2480 .concat8 [ 1 1 1 1], L_0x55d44ead0350, L_0x55d44ead0b80, L_0x55d44ead14a0, L_0x55d44ead1d20;
S_0x55d44d291e90 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d298a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eacfa90 .functor XOR 1, L_0x55d44ead0460, L_0x55d44ead0590, C4<0>, C4<0>;
L_0x55d44eacff40 .functor XOR 1, L_0x55d44eacfa90, L_0x55d44ead06c0, C4<0>, C4<0>;
L_0x55d44ead0000 .functor AND 1, L_0x55d44ead0460, L_0x55d44ead0590, C4<1>, C4<1>;
L_0x55d44ead0110 .functor AND 1, L_0x55d44ead0460, L_0x55d44ead06c0, C4<1>, C4<1>;
L_0x55d44ead01d0 .functor OR 1, L_0x55d44ead0000, L_0x55d44ead0110, C4<0>, C4<0>;
L_0x55d44ead02e0 .functor AND 1, L_0x55d44ead06c0, L_0x55d44ead0590, C4<1>, C4<1>;
L_0x55d44ead0350 .functor OR 1, L_0x55d44ead01d0, L_0x55d44ead02e0, C4<0>, C4<0>;
v0x55d44d28ef40_0 .net *"_s0", 0 0, L_0x55d44eacfa90;  1 drivers
v0x55d44d28f040_0 .net *"_s10", 0 0, L_0x55d44ead02e0;  1 drivers
v0x55d44d28bff0_0 .net *"_s4", 0 0, L_0x55d44ead0000;  1 drivers
v0x55d44d28c0e0_0 .net *"_s6", 0 0, L_0x55d44ead0110;  1 drivers
v0x55d44d280be0_0 .net *"_s8", 0 0, L_0x55d44ead01d0;  1 drivers
v0x55d44d280d10_0 .net "a", 0 0, L_0x55d44ead0460;  1 drivers
v0x55d44d27dc90_0 .net "b", 0 0, L_0x55d44ead0590;  1 drivers
v0x55d44d27dd50_0 .net "ca", 0 0, L_0x55d44ead0350;  1 drivers
v0x55d44d274290_0 .net "cin", 0 0, L_0x55d44ead06c0;  1 drivers
v0x55d44d271340_0 .net "sum", 0 0, L_0x55d44eacff40;  1 drivers
S_0x55d44d267940 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d298a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ead07f0 .functor XOR 1, L_0x55d44ead0c90, L_0x55d44ead0dc0, C4<0>, C4<0>;
L_0x55d44ead0860 .functor XOR 1, L_0x55d44ead07f0, L_0x55d44ead0ef0, C4<0>, C4<0>;
L_0x55d44ead08d0 .functor AND 1, L_0x55d44ead0c90, L_0x55d44ead0dc0, C4<1>, C4<1>;
L_0x55d44ead0940 .functor AND 1, L_0x55d44ead0c90, L_0x55d44ead0ef0, C4<1>, C4<1>;
L_0x55d44ead0a00 .functor OR 1, L_0x55d44ead08d0, L_0x55d44ead0940, C4<0>, C4<0>;
L_0x55d44ead0b10 .functor AND 1, L_0x55d44ead0ef0, L_0x55d44ead0dc0, C4<1>, C4<1>;
L_0x55d44ead0b80 .functor OR 1, L_0x55d44ead0a00, L_0x55d44ead0b10, C4<0>, C4<0>;
v0x55d44d2649f0_0 .net *"_s0", 0 0, L_0x55d44ead07f0;  1 drivers
v0x55d44d264ad0_0 .net *"_s10", 0 0, L_0x55d44ead0b10;  1 drivers
v0x55d44d25de50_0 .net *"_s4", 0 0, L_0x55d44ead08d0;  1 drivers
v0x55d44d25df20_0 .net *"_s6", 0 0, L_0x55d44ead0940;  1 drivers
v0x55d44d25af00_0 .net *"_s8", 0 0, L_0x55d44ead0a00;  1 drivers
v0x55d44d25b030_0 .net "a", 0 0, L_0x55d44ead0c90;  1 drivers
v0x55d44d257fb0_0 .net "b", 0 0, L_0x55d44ead0dc0;  1 drivers
v0x55d44d258070_0 .net "ca", 0 0, L_0x55d44ead0b80;  1 drivers
v0x55d44d24d9a0_0 .net "cin", 0 0, L_0x55d44ead0ef0;  1 drivers
v0x55d44d24da60_0 .net "sum", 0 0, L_0x55d44ead0860;  1 drivers
S_0x55d44d24aa50 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d298a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ead1020 .functor XOR 1, L_0x55d44ead15b0, L_0x55d44ead16e0, C4<0>, C4<0>;
L_0x55d44ead1090 .functor XOR 1, L_0x55d44ead1020, L_0x55d44ead1860, C4<0>, C4<0>;
L_0x55d44ead1150 .functor AND 1, L_0x55d44ead15b0, L_0x55d44ead16e0, C4<1>, C4<1>;
L_0x55d44ead1260 .functor AND 1, L_0x55d44ead15b0, L_0x55d44ead1860, C4<1>, C4<1>;
L_0x55d44ead1320 .functor OR 1, L_0x55d44ead1150, L_0x55d44ead1260, C4<0>, C4<0>;
L_0x55d44ead1430 .functor AND 1, L_0x55d44ead1860, L_0x55d44ead16e0, C4<1>, C4<1>;
L_0x55d44ead14a0 .functor OR 1, L_0x55d44ead1320, L_0x55d44ead1430, C4<0>, C4<0>;
v0x55d44d241050_0 .net *"_s0", 0 0, L_0x55d44ead1020;  1 drivers
v0x55d44d241130_0 .net *"_s10", 0 0, L_0x55d44ead1430;  1 drivers
v0x55d44d23e100_0 .net *"_s4", 0 0, L_0x55d44ead1150;  1 drivers
v0x55d44d23e1d0_0 .net *"_s6", 0 0, L_0x55d44ead1260;  1 drivers
v0x55d44d234700_0 .net *"_s8", 0 0, L_0x55d44ead1320;  1 drivers
v0x55d44d234830_0 .net "a", 0 0, L_0x55d44ead15b0;  1 drivers
v0x55d44d2317b0_0 .net "b", 0 0, L_0x55d44ead16e0;  1 drivers
v0x55d44d231870_0 .net "ca", 0 0, L_0x55d44ead14a0;  1 drivers
v0x55d44d22ac10_0 .net "cin", 0 0, L_0x55d44ead1860;  1 drivers
v0x55d44d227cc0_0 .net "sum", 0 0, L_0x55d44ead1090;  1 drivers
S_0x55d44d224d70 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d298a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ead1990 .functor XOR 1, L_0x55d44ead1e30, L_0x55d44ead1ff0, C4<0>, C4<0>;
L_0x55d44ead1a00 .functor XOR 1, L_0x55d44ead1990, L_0x55d44ead21b0, C4<0>, C4<0>;
L_0x55d44ead1a70 .functor AND 1, L_0x55d44ead1e30, L_0x55d44ead1ff0, C4<1>, C4<1>;
L_0x55d44ead1ae0 .functor AND 1, L_0x55d44ead1e30, L_0x55d44ead21b0, C4<1>, C4<1>;
L_0x55d44ead1ba0 .functor OR 1, L_0x55d44ead1a70, L_0x55d44ead1ae0, C4<0>, C4<0>;
L_0x55d44ead1cb0 .functor AND 1, L_0x55d44ead21b0, L_0x55d44ead1ff0, C4<1>, C4<1>;
L_0x55d44ead1d20 .functor OR 1, L_0x55d44ead1ba0, L_0x55d44ead1cb0, C4<0>, C4<0>;
v0x55d44d2180a0_0 .net *"_s0", 0 0, L_0x55d44ead1990;  1 drivers
v0x55d44d2181a0_0 .net *"_s10", 0 0, L_0x55d44ead1cb0;  1 drivers
v0x55d44d215150_0 .net *"_s4", 0 0, L_0x55d44ead1a70;  1 drivers
v0x55d44d215240_0 .net *"_s6", 0 0, L_0x55d44ead1ae0;  1 drivers
v0x55d44d20b750_0 .net *"_s8", 0 0, L_0x55d44ead1ba0;  1 drivers
v0x55d44d20b880_0 .net "a", 0 0, L_0x55d44ead1e30;  1 drivers
v0x55d44d208800_0 .net "b", 0 0, L_0x55d44ead1ff0;  1 drivers
v0x55d44d2088c0_0 .net "ca", 0 0, L_0x55d44ead1d20;  1 drivers
v0x55d44d1fee00_0 .net "cin", 0 0, L_0x55d44ead21b0;  1 drivers
v0x55d44d1feec0_0 .net "sum", 0 0, L_0x55d44ead1a00;  1 drivers
S_0x55d44d1d8510 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44e1b5050;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44cf0db50_0 .net "a", 15 0, L_0x55d44eaddac0;  1 drivers
v0x55d44cf0dc50_0 .net "b", 15 0, L_0x55d44eaddbb0;  1 drivers
v0x55d44cf0ac00_0 .net "ca", 15 0, L_0x55d44eadd860;  1 drivers
v0x55d44cf0acc0_0 .net "cin", 15 0, L_0x55d44eaddca0;  1 drivers
v0x55d44cf01200_0 .net "sum", 15 0, L_0x55d44eadd7c0;  1 drivers
L_0x55d44ead55d0 .part L_0x55d44eaddac0, 0, 4;
L_0x55d44ead5670 .part L_0x55d44eaddbb0, 0, 4;
L_0x55d44ead5710 .part L_0x55d44eaddca0, 0, 4;
L_0x55d44ead7f60 .part L_0x55d44eaddac0, 4, 4;
L_0x55d44ead8050 .part L_0x55d44eaddbb0, 4, 4;
L_0x55d44ead8140 .part L_0x55d44eaddca0, 4, 4;
L_0x55d44eadaa20 .part L_0x55d44eaddac0, 8, 4;
L_0x55d44eadaac0 .part L_0x55d44eaddbb0, 8, 4;
L_0x55d44eadabb0 .part L_0x55d44eaddca0, 8, 4;
L_0x55d44eadd3c0 .part L_0x55d44eaddac0, 12, 4;
L_0x55d44eadd4f0 .part L_0x55d44eaddbb0, 12, 4;
L_0x55d44eadd620 .part L_0x55d44eaddca0, 12, 4;
L_0x55d44eadd7c0 .concat8 [ 4 4 4 4], L_0x55d44ead53c0, L_0x55d44ead7d50, L_0x55d44eada810, L_0x55d44eadd1b0;
L_0x55d44eadd860 .concat8 [ 4 4 4 4], L_0x55d44ead5460, L_0x55d44ead7df0, L_0x55d44eada8b0, L_0x55d44eadd250;
S_0x55d44d1cbbc0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44d1d8510;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d12c060_0 .net "a", 3 0, L_0x55d44ead55d0;  1 drivers
v0x55d44d12c160_0 .net "b", 3 0, L_0x55d44ead5670;  1 drivers
v0x55d44d1254c0_0 .net "ca", 3 0, L_0x55d44ead5460;  1 drivers
v0x55d44d125580_0 .net "cin", 3 0, L_0x55d44ead5710;  1 drivers
v0x55d44d122570_0 .net "sum", 3 0, L_0x55d44ead53c0;  1 drivers
L_0x55d44ead3380 .part L_0x55d44ead55d0, 0, 1;
L_0x55d44ead34b0 .part L_0x55d44ead5670, 0, 1;
L_0x55d44ead35e0 .part L_0x55d44ead5710, 0, 1;
L_0x55d44ead3bf0 .part L_0x55d44ead55d0, 1, 1;
L_0x55d44ead3d20 .part L_0x55d44ead5670, 1, 1;
L_0x55d44ead3e50 .part L_0x55d44ead5710, 1, 1;
L_0x55d44ead4590 .part L_0x55d44ead55d0, 2, 1;
L_0x55d44ead46c0 .part L_0x55d44ead5670, 2, 1;
L_0x55d44ead4840 .part L_0x55d44ead5710, 2, 1;
L_0x55d44ead4e10 .part L_0x55d44ead55d0, 3, 1;
L_0x55d44ead4fd0 .part L_0x55d44ead5670, 3, 1;
L_0x55d44ead5190 .part L_0x55d44ead5710, 3, 1;
L_0x55d44ead53c0 .concat8 [ 1 1 1 1], L_0x55d44ead2370, L_0x55d44ead3780, L_0x55d44ead4030, L_0x55d44ead49e0;
L_0x55d44ead5460 .concat8 [ 1 1 1 1], L_0x55d44ead3270, L_0x55d44ead3ae0, L_0x55d44ead4480, L_0x55d44ead4d00;
S_0x55d44d1c8c70 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d1cbbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ead2980 .functor XOR 1, L_0x55d44ead3380, L_0x55d44ead34b0, C4<0>, C4<0>;
L_0x55d44ead2370 .functor XOR 1, L_0x55d44ead2980, L_0x55d44ead35e0, C4<0>, C4<0>;
L_0x55d44ead2f20 .functor AND 1, L_0x55d44ead3380, L_0x55d44ead34b0, C4<1>, C4<1>;
L_0x55d44ead3030 .functor AND 1, L_0x55d44ead3380, L_0x55d44ead35e0, C4<1>, C4<1>;
L_0x55d44ead30f0 .functor OR 1, L_0x55d44ead2f20, L_0x55d44ead3030, C4<0>, C4<0>;
L_0x55d44ead3200 .functor AND 1, L_0x55d44ead35e0, L_0x55d44ead34b0, C4<1>, C4<1>;
L_0x55d44ead3270 .functor OR 1, L_0x55d44ead30f0, L_0x55d44ead3200, C4<0>, C4<0>;
v0x55d44d1c20d0_0 .net *"_s0", 0 0, L_0x55d44ead2980;  1 drivers
v0x55d44d1c21d0_0 .net *"_s10", 0 0, L_0x55d44ead3200;  1 drivers
v0x55d44d1bf180_0 .net *"_s4", 0 0, L_0x55d44ead2f20;  1 drivers
v0x55d44d1bf270_0 .net *"_s6", 0 0, L_0x55d44ead3030;  1 drivers
v0x55d44d1bc230_0 .net *"_s8", 0 0, L_0x55d44ead30f0;  1 drivers
v0x55d44d1bc360_0 .net "a", 0 0, L_0x55d44ead3380;  1 drivers
v0x55d44d1b0e20_0 .net "b", 0 0, L_0x55d44ead34b0;  1 drivers
v0x55d44d1b0ee0_0 .net "ca", 0 0, L_0x55d44ead3270;  1 drivers
v0x55d44d1aded0_0 .net "cin", 0 0, L_0x55d44ead35e0;  1 drivers
v0x55d44d1a44d0_0 .net "sum", 0 0, L_0x55d44ead2370;  1 drivers
S_0x55d44d1a1580 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d1cbbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ead3710 .functor XOR 1, L_0x55d44ead3bf0, L_0x55d44ead3d20, C4<0>, C4<0>;
L_0x55d44ead3780 .functor XOR 1, L_0x55d44ead3710, L_0x55d44ead3e50, C4<0>, C4<0>;
L_0x55d44ead37f0 .functor AND 1, L_0x55d44ead3bf0, L_0x55d44ead3d20, C4<1>, C4<1>;
L_0x55d44ead3860 .functor AND 1, L_0x55d44ead3bf0, L_0x55d44ead3e50, C4<1>, C4<1>;
L_0x55d44ead3920 .functor OR 1, L_0x55d44ead37f0, L_0x55d44ead3860, C4<0>, C4<0>;
L_0x55d44ead3a30 .functor AND 1, L_0x55d44ead3e50, L_0x55d44ead3d20, C4<1>, C4<1>;
L_0x55d44ead3ae0 .functor OR 1, L_0x55d44ead3920, L_0x55d44ead3a30, C4<0>, C4<0>;
v0x55d44d197b80_0 .net *"_s0", 0 0, L_0x55d44ead3710;  1 drivers
v0x55d44d197c60_0 .net *"_s10", 0 0, L_0x55d44ead3a30;  1 drivers
v0x55d44d194c30_0 .net *"_s4", 0 0, L_0x55d44ead37f0;  1 drivers
v0x55d44d194d00_0 .net *"_s6", 0 0, L_0x55d44ead3860;  1 drivers
v0x55d44d18e090_0 .net *"_s8", 0 0, L_0x55d44ead3920;  1 drivers
v0x55d44d18e1c0_0 .net "a", 0 0, L_0x55d44ead3bf0;  1 drivers
v0x55d44d18b140_0 .net "b", 0 0, L_0x55d44ead3d20;  1 drivers
v0x55d44d18b200_0 .net "ca", 0 0, L_0x55d44ead3ae0;  1 drivers
v0x55d44d1881f0_0 .net "cin", 0 0, L_0x55d44ead3e50;  1 drivers
v0x55d44d1882b0_0 .net "sum", 0 0, L_0x55d44ead3780;  1 drivers
S_0x55d44d17dbe0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d1cbbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ead3fc0 .functor XOR 1, L_0x55d44ead4590, L_0x55d44ead46c0, C4<0>, C4<0>;
L_0x55d44ead4030 .functor XOR 1, L_0x55d44ead3fc0, L_0x55d44ead4840, C4<0>, C4<0>;
L_0x55d44ead40f0 .functor AND 1, L_0x55d44ead4590, L_0x55d44ead46c0, C4<1>, C4<1>;
L_0x55d44ead4200 .functor AND 1, L_0x55d44ead4590, L_0x55d44ead4840, C4<1>, C4<1>;
L_0x55d44ead42c0 .functor OR 1, L_0x55d44ead40f0, L_0x55d44ead4200, C4<0>, C4<0>;
L_0x55d44ead43d0 .functor AND 1, L_0x55d44ead4840, L_0x55d44ead46c0, C4<1>, C4<1>;
L_0x55d44ead4480 .functor OR 1, L_0x55d44ead42c0, L_0x55d44ead43d0, C4<0>, C4<0>;
v0x55d44d17ad10_0 .net *"_s0", 0 0, L_0x55d44ead3fc0;  1 drivers
v0x55d44d171290_0 .net *"_s10", 0 0, L_0x55d44ead43d0;  1 drivers
v0x55d44d171370_0 .net *"_s4", 0 0, L_0x55d44ead40f0;  1 drivers
v0x55d44d16e340_0 .net *"_s6", 0 0, L_0x55d44ead4200;  1 drivers
v0x55d44d16e420_0 .net *"_s8", 0 0, L_0x55d44ead42c0;  1 drivers
v0x55d44d164940_0 .net "a", 0 0, L_0x55d44ead4590;  1 drivers
v0x55d44d164a00_0 .net "b", 0 0, L_0x55d44ead46c0;  1 drivers
v0x55d44d1619f0_0 .net "ca", 0 0, L_0x55d44ead4480;  1 drivers
v0x55d44d161ab0_0 .net "cin", 0 0, L_0x55d44ead4840;  1 drivers
v0x55d44d15af00_0 .net "sum", 0 0, L_0x55d44ead4030;  1 drivers
S_0x55d44d157f00 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d1cbbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ead4970 .functor XOR 1, L_0x55d44ead4e10, L_0x55d44ead4fd0, C4<0>, C4<0>;
L_0x55d44ead49e0 .functor XOR 1, L_0x55d44ead4970, L_0x55d44ead5190, C4<0>, C4<0>;
L_0x55d44ead4a50 .functor AND 1, L_0x55d44ead4e10, L_0x55d44ead4fd0, C4<1>, C4<1>;
L_0x55d44ead4ac0 .functor AND 1, L_0x55d44ead4e10, L_0x55d44ead5190, C4<1>, C4<1>;
L_0x55d44ead4b80 .functor OR 1, L_0x55d44ead4a50, L_0x55d44ead4ac0, C4<0>, C4<0>;
L_0x55d44ead4c90 .functor AND 1, L_0x55d44ead5190, L_0x55d44ead4fd0, C4<1>, C4<1>;
L_0x55d44ead4d00 .functor OR 1, L_0x55d44ead4b80, L_0x55d44ead4c90, C4<0>, C4<0>;
v0x55d44d154fb0_0 .net *"_s0", 0 0, L_0x55d44ead4970;  1 drivers
v0x55d44d1550b0_0 .net *"_s10", 0 0, L_0x55d44ead4c90;  1 drivers
v0x55d44d148250_0 .net *"_s4", 0 0, L_0x55d44ead4a50;  1 drivers
v0x55d44d148340_0 .net *"_s6", 0 0, L_0x55d44ead4ac0;  1 drivers
v0x55d44d145300_0 .net *"_s8", 0 0, L_0x55d44ead4b80;  1 drivers
v0x55d44d145430_0 .net "a", 0 0, L_0x55d44ead4e10;  1 drivers
v0x55d44d13b900_0 .net "b", 0 0, L_0x55d44ead4fd0;  1 drivers
v0x55d44d13b9c0_0 .net "ca", 0 0, L_0x55d44ead4d00;  1 drivers
v0x55d44d1389b0_0 .net "cin", 0 0, L_0x55d44ead5190;  1 drivers
v0x55d44d12efb0_0 .net "sum", 0 0, L_0x55d44ead49e0;  1 drivers
S_0x55d44d11f620 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44d1d8510;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d085160_0 .net "a", 3 0, L_0x55d44ead7f60;  1 drivers
v0x55d44d085240_0 .net "b", 3 0, L_0x55d44ead8050;  1 drivers
v0x55d44d077dd0_0 .net "ca", 3 0, L_0x55d44ead7df0;  1 drivers
v0x55d44d077e70_0 .net "cin", 3 0, L_0x55d44ead8140;  1 drivers
v0x55d44d074e80_0 .net "sum", 3 0, L_0x55d44ead7d50;  1 drivers
L_0x55d44ead5d10 .part L_0x55d44ead7f60, 0, 1;
L_0x55d44ead5e40 .part L_0x55d44ead8050, 0, 1;
L_0x55d44ead5f70 .part L_0x55d44ead8140, 0, 1;
L_0x55d44ead6580 .part L_0x55d44ead7f60, 1, 1;
L_0x55d44ead66b0 .part L_0x55d44ead8050, 1, 1;
L_0x55d44ead67e0 .part L_0x55d44ead8140, 1, 1;
L_0x55d44ead6f20 .part L_0x55d44ead7f60, 2, 1;
L_0x55d44ead7050 .part L_0x55d44ead8050, 2, 1;
L_0x55d44ead71d0 .part L_0x55d44ead8140, 2, 1;
L_0x55d44ead77a0 .part L_0x55d44ead7f60, 3, 1;
L_0x55d44ead7960 .part L_0x55d44ead8050, 3, 1;
L_0x55d44ead7b20 .part L_0x55d44ead8140, 3, 1;
L_0x55d44ead7d50 .concat8 [ 1 1 1 1], L_0x55d44ead57b0, L_0x55d44ead6110, L_0x55d44ead69c0, L_0x55d44ead7370;
L_0x55d44ead7df0 .concat8 [ 1 1 1 1], L_0x55d44ead5c00, L_0x55d44ead6470, L_0x55d44ead6e10, L_0x55d44ead7690;
S_0x55d44d115010 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d11f620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ead5350 .functor XOR 1, L_0x55d44ead5d10, L_0x55d44ead5e40, C4<0>, C4<0>;
L_0x55d44ead57b0 .functor XOR 1, L_0x55d44ead5350, L_0x55d44ead5f70, C4<0>, C4<0>;
L_0x55d44ead5870 .functor AND 1, L_0x55d44ead5d10, L_0x55d44ead5e40, C4<1>, C4<1>;
L_0x55d44ead5980 .functor AND 1, L_0x55d44ead5d10, L_0x55d44ead5f70, C4<1>, C4<1>;
L_0x55d44ead5a40 .functor OR 1, L_0x55d44ead5870, L_0x55d44ead5980, C4<0>, C4<0>;
L_0x55d44ead5b50 .functor AND 1, L_0x55d44ead5f70, L_0x55d44ead5e40, C4<1>, C4<1>;
L_0x55d44ead5c00 .functor OR 1, L_0x55d44ead5a40, L_0x55d44ead5b50, C4<0>, C4<0>;
v0x55d44d1120c0_0 .net *"_s0", 0 0, L_0x55d44ead5350;  1 drivers
v0x55d44d1121a0_0 .net *"_s10", 0 0, L_0x55d44ead5b50;  1 drivers
v0x55d44d1086c0_0 .net *"_s4", 0 0, L_0x55d44ead5870;  1 drivers
v0x55d44d108790_0 .net *"_s6", 0 0, L_0x55d44ead5980;  1 drivers
v0x55d44d105770_0 .net *"_s8", 0 0, L_0x55d44ead5a40;  1 drivers
v0x55d44d1058a0_0 .net "a", 0 0, L_0x55d44ead5d10;  1 drivers
v0x55d44d0fbd70_0 .net "b", 0 0, L_0x55d44ead5e40;  1 drivers
v0x55d44d0fbe30_0 .net "ca", 0 0, L_0x55d44ead5c00;  1 drivers
v0x55d44d0f8e20_0 .net "cin", 0 0, L_0x55d44ead5f70;  1 drivers
v0x55d44d0f8ee0_0 .net "sum", 0 0, L_0x55d44ead57b0;  1 drivers
S_0x55d44d0f2280 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d11f620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ead60a0 .functor XOR 1, L_0x55d44ead6580, L_0x55d44ead66b0, C4<0>, C4<0>;
L_0x55d44ead6110 .functor XOR 1, L_0x55d44ead60a0, L_0x55d44ead67e0, C4<0>, C4<0>;
L_0x55d44ead6180 .functor AND 1, L_0x55d44ead6580, L_0x55d44ead66b0, C4<1>, C4<1>;
L_0x55d44ead61f0 .functor AND 1, L_0x55d44ead6580, L_0x55d44ead67e0, C4<1>, C4<1>;
L_0x55d44ead62b0 .functor OR 1, L_0x55d44ead6180, L_0x55d44ead61f0, C4<0>, C4<0>;
L_0x55d44ead63c0 .functor AND 1, L_0x55d44ead67e0, L_0x55d44ead66b0, C4<1>, C4<1>;
L_0x55d44ead6470 .functor OR 1, L_0x55d44ead62b0, L_0x55d44ead63c0, C4<0>, C4<0>;
v0x55d44d0ef3b0_0 .net *"_s0", 0 0, L_0x55d44ead60a0;  1 drivers
v0x55d44d0ec3e0_0 .net *"_s10", 0 0, L_0x55d44ead63c0;  1 drivers
v0x55d44d0ec4c0_0 .net *"_s4", 0 0, L_0x55d44ead6180;  1 drivers
v0x55d44d0e0fd0_0 .net *"_s6", 0 0, L_0x55d44ead61f0;  1 drivers
v0x55d44d0e10b0_0 .net *"_s8", 0 0, L_0x55d44ead62b0;  1 drivers
v0x55d44d0de080_0 .net "a", 0 0, L_0x55d44ead6580;  1 drivers
v0x55d44d0de140_0 .net "b", 0 0, L_0x55d44ead66b0;  1 drivers
v0x55d44d0d4680_0 .net "ca", 0 0, L_0x55d44ead6470;  1 drivers
v0x55d44d0d4740_0 .net "cin", 0 0, L_0x55d44ead67e0;  1 drivers
v0x55d44d0d17e0_0 .net "sum", 0 0, L_0x55d44ead6110;  1 drivers
S_0x55d44d0c7d30 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d11f620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ead6950 .functor XOR 1, L_0x55d44ead6f20, L_0x55d44ead7050, C4<0>, C4<0>;
L_0x55d44ead69c0 .functor XOR 1, L_0x55d44ead6950, L_0x55d44ead71d0, C4<0>, C4<0>;
L_0x55d44ead6a80 .functor AND 1, L_0x55d44ead6f20, L_0x55d44ead7050, C4<1>, C4<1>;
L_0x55d44ead6b90 .functor AND 1, L_0x55d44ead6f20, L_0x55d44ead71d0, C4<1>, C4<1>;
L_0x55d44ead6c50 .functor OR 1, L_0x55d44ead6a80, L_0x55d44ead6b90, C4<0>, C4<0>;
L_0x55d44ead6d60 .functor AND 1, L_0x55d44ead71d0, L_0x55d44ead7050, C4<1>, C4<1>;
L_0x55d44ead6e10 .functor OR 1, L_0x55d44ead6c50, L_0x55d44ead6d60, C4<0>, C4<0>;
v0x55d44d0c4de0_0 .net *"_s0", 0 0, L_0x55d44ead6950;  1 drivers
v0x55d44d0c4ea0_0 .net *"_s10", 0 0, L_0x55d44ead6d60;  1 drivers
v0x55d44d0be240_0 .net *"_s4", 0 0, L_0x55d44ead6a80;  1 drivers
v0x55d44d0be300_0 .net *"_s6", 0 0, L_0x55d44ead6b90;  1 drivers
v0x55d44d0bb2f0_0 .net *"_s8", 0 0, L_0x55d44ead6c50;  1 drivers
v0x55d44d0bb420_0 .net "a", 0 0, L_0x55d44ead6f20;  1 drivers
v0x55d44d0b83a0_0 .net "b", 0 0, L_0x55d44ead7050;  1 drivers
v0x55d44d0b8440_0 .net "ca", 0 0, L_0x55d44ead6e10;  1 drivers
v0x55d44d0add90_0 .net "cin", 0 0, L_0x55d44ead71d0;  1 drivers
v0x55d44d0aae40_0 .net "sum", 0 0, L_0x55d44ead69c0;  1 drivers
S_0x55d44d0a1440 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d11f620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ead7300 .functor XOR 1, L_0x55d44ead77a0, L_0x55d44ead7960, C4<0>, C4<0>;
L_0x55d44ead7370 .functor XOR 1, L_0x55d44ead7300, L_0x55d44ead7b20, C4<0>, C4<0>;
L_0x55d44ead73e0 .functor AND 1, L_0x55d44ead77a0, L_0x55d44ead7960, C4<1>, C4<1>;
L_0x55d44ead7450 .functor AND 1, L_0x55d44ead77a0, L_0x55d44ead7b20, C4<1>, C4<1>;
L_0x55d44ead7510 .functor OR 1, L_0x55d44ead73e0, L_0x55d44ead7450, C4<0>, C4<0>;
L_0x55d44ead7620 .functor AND 1, L_0x55d44ead7b20, L_0x55d44ead7960, C4<1>, C4<1>;
L_0x55d44ead7690 .functor OR 1, L_0x55d44ead7510, L_0x55d44ead7620, C4<0>, C4<0>;
v0x55d44d09e4f0_0 .net *"_s0", 0 0, L_0x55d44ead7300;  1 drivers
v0x55d44d09e5f0_0 .net *"_s10", 0 0, L_0x55d44ead7620;  1 drivers
v0x55d44d094af0_0 .net *"_s4", 0 0, L_0x55d44ead73e0;  1 drivers
v0x55d44d094be0_0 .net *"_s6", 0 0, L_0x55d44ead7450;  1 drivers
v0x55d44d091ba0_0 .net *"_s8", 0 0, L_0x55d44ead7510;  1 drivers
v0x55d44d091cd0_0 .net "a", 0 0, L_0x55d44ead77a0;  1 drivers
v0x55d44d08b000_0 .net "b", 0 0, L_0x55d44ead7960;  1 drivers
v0x55d44d08b0a0_0 .net "ca", 0 0, L_0x55d44ead7690;  1 drivers
v0x55d44d0880b0_0 .net "cin", 0 0, L_0x55d44ead7b20;  1 drivers
v0x55d44d088170_0 .net "sum", 0 0, L_0x55d44ead7370;  1 drivers
S_0x55d44d06b480 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44d1d8510;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44cfd0fc0_0 .net "a", 3 0, L_0x55d44eadaa20;  1 drivers
v0x55d44cfd10a0_0 .net "b", 3 0, L_0x55d44eadaac0;  1 drivers
v0x55d44cfce070_0 .net "ca", 3 0, L_0x55d44eada8b0;  1 drivers
v0x55d44cfce110_0 .net "cin", 3 0, L_0x55d44eadabb0;  1 drivers
v0x55d44cfc4670_0 .net "sum", 3 0, L_0x55d44eada810;  1 drivers
L_0x55d44ead87d0 .part L_0x55d44eadaa20, 0, 1;
L_0x55d44ead8900 .part L_0x55d44eadaac0, 0, 1;
L_0x55d44ead8a30 .part L_0x55d44eadabb0, 0, 1;
L_0x55d44ead9040 .part L_0x55d44eadaa20, 1, 1;
L_0x55d44ead9170 .part L_0x55d44eadaac0, 1, 1;
L_0x55d44ead92a0 .part L_0x55d44eadabb0, 1, 1;
L_0x55d44ead99e0 .part L_0x55d44eadaa20, 2, 1;
L_0x55d44ead9b10 .part L_0x55d44eadaac0, 2, 1;
L_0x55d44ead9c90 .part L_0x55d44eadabb0, 2, 1;
L_0x55d44eada260 .part L_0x55d44eadaa20, 3, 1;
L_0x55d44eada420 .part L_0x55d44eadaac0, 3, 1;
L_0x55d44eada5e0 .part L_0x55d44eadabb0, 3, 1;
L_0x55d44eada810 .concat8 [ 1 1 1 1], L_0x55d44ead8270, L_0x55d44ead8bd0, L_0x55d44ead9480, L_0x55d44ead9e30;
L_0x55d44eada8b0 .concat8 [ 1 1 1 1], L_0x55d44ead86c0, L_0x55d44ead8f30, L_0x55d44ead98d0, L_0x55d44eada150;
S_0x55d44d068530 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d06b480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ead7ce0 .functor XOR 1, L_0x55d44ead87d0, L_0x55d44ead8900, C4<0>, C4<0>;
L_0x55d44ead8270 .functor XOR 1, L_0x55d44ead7ce0, L_0x55d44ead8a30, C4<0>, C4<0>;
L_0x55d44ead8330 .functor AND 1, L_0x55d44ead87d0, L_0x55d44ead8900, C4<1>, C4<1>;
L_0x55d44ead8440 .functor AND 1, L_0x55d44ead87d0, L_0x55d44ead8a30, C4<1>, C4<1>;
L_0x55d44ead8500 .functor OR 1, L_0x55d44ead8330, L_0x55d44ead8440, C4<0>, C4<0>;
L_0x55d44ead8610 .functor AND 1, L_0x55d44ead8a30, L_0x55d44ead8900, C4<1>, C4<1>;
L_0x55d44ead86c0 .functor OR 1, L_0x55d44ead8500, L_0x55d44ead8610, C4<0>, C4<0>;
v0x55d44d05eb30_0 .net *"_s0", 0 0, L_0x55d44ead7ce0;  1 drivers
v0x55d44d05ec30_0 .net *"_s10", 0 0, L_0x55d44ead8610;  1 drivers
v0x55d44d05bbe0_0 .net *"_s4", 0 0, L_0x55d44ead8330;  1 drivers
v0x55d44d05bcd0_0 .net *"_s6", 0 0, L_0x55d44ead8440;  1 drivers
v0x55d44d055040_0 .net *"_s8", 0 0, L_0x55d44ead8500;  1 drivers
v0x55d44d055170_0 .net "a", 0 0, L_0x55d44ead87d0;  1 drivers
v0x55d44d0520f0_0 .net "b", 0 0, L_0x55d44ead8900;  1 drivers
v0x55d44d0521b0_0 .net "ca", 0 0, L_0x55d44ead86c0;  1 drivers
v0x55d44d04f1a0_0 .net "cin", 0 0, L_0x55d44ead8a30;  1 drivers
v0x55d44d044b90_0 .net "sum", 0 0, L_0x55d44ead8270;  1 drivers
S_0x55d44d041c40 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d06b480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ead8b60 .functor XOR 1, L_0x55d44ead9040, L_0x55d44ead9170, C4<0>, C4<0>;
L_0x55d44ead8bd0 .functor XOR 1, L_0x55d44ead8b60, L_0x55d44ead92a0, C4<0>, C4<0>;
L_0x55d44ead8c40 .functor AND 1, L_0x55d44ead9040, L_0x55d44ead9170, C4<1>, C4<1>;
L_0x55d44ead8cb0 .functor AND 1, L_0x55d44ead9040, L_0x55d44ead92a0, C4<1>, C4<1>;
L_0x55d44ead8d70 .functor OR 1, L_0x55d44ead8c40, L_0x55d44ead8cb0, C4<0>, C4<0>;
L_0x55d44ead8e80 .functor AND 1, L_0x55d44ead92a0, L_0x55d44ead9170, C4<1>, C4<1>;
L_0x55d44ead8f30 .functor OR 1, L_0x55d44ead8d70, L_0x55d44ead8e80, C4<0>, C4<0>;
v0x55d44d038240_0 .net *"_s0", 0 0, L_0x55d44ead8b60;  1 drivers
v0x55d44d038320_0 .net *"_s10", 0 0, L_0x55d44ead8e80;  1 drivers
v0x55d44d0352f0_0 .net *"_s4", 0 0, L_0x55d44ead8c40;  1 drivers
v0x55d44d0353c0_0 .net *"_s6", 0 0, L_0x55d44ead8cb0;  1 drivers
v0x55d44d02b8f0_0 .net *"_s8", 0 0, L_0x55d44ead8d70;  1 drivers
v0x55d44d02ba20_0 .net "a", 0 0, L_0x55d44ead9040;  1 drivers
v0x55d44d0289a0_0 .net "b", 0 0, L_0x55d44ead9170;  1 drivers
v0x55d44d028a60_0 .net "ca", 0 0, L_0x55d44ead8f30;  1 drivers
v0x55d44d021e00_0 .net "cin", 0 0, L_0x55d44ead92a0;  1 drivers
v0x55d44d021ec0_0 .net "sum", 0 0, L_0x55d44ead8bd0;  1 drivers
S_0x55d44d01eeb0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d06b480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ead9410 .functor XOR 1, L_0x55d44ead99e0, L_0x55d44ead9b10, C4<0>, C4<0>;
L_0x55d44ead9480 .functor XOR 1, L_0x55d44ead9410, L_0x55d44ead9c90, C4<0>, C4<0>;
L_0x55d44ead9540 .functor AND 1, L_0x55d44ead99e0, L_0x55d44ead9b10, C4<1>, C4<1>;
L_0x55d44ead9650 .functor AND 1, L_0x55d44ead99e0, L_0x55d44ead9c90, C4<1>, C4<1>;
L_0x55d44ead9710 .functor OR 1, L_0x55d44ead9540, L_0x55d44ead9650, C4<0>, C4<0>;
L_0x55d44ead9820 .functor AND 1, L_0x55d44ead9c90, L_0x55d44ead9b10, C4<1>, C4<1>;
L_0x55d44ead98d0 .functor OR 1, L_0x55d44ead9710, L_0x55d44ead9820, C4<0>, C4<0>;
v0x55d44d01bf60_0 .net *"_s0", 0 0, L_0x55d44ead9410;  1 drivers
v0x55d44d01c040_0 .net *"_s10", 0 0, L_0x55d44ead9820;  1 drivers
v0x55d44d010b50_0 .net *"_s4", 0 0, L_0x55d44ead9540;  1 drivers
v0x55d44d010c40_0 .net *"_s6", 0 0, L_0x55d44ead9650;  1 drivers
v0x55d44d00dc00_0 .net *"_s8", 0 0, L_0x55d44ead9710;  1 drivers
v0x55d44d00dd30_0 .net "a", 0 0, L_0x55d44ead99e0;  1 drivers
v0x55d44d004200_0 .net "b", 0 0, L_0x55d44ead9b10;  1 drivers
v0x55d44d0042a0_0 .net "ca", 0 0, L_0x55d44ead98d0;  1 drivers
v0x55d44d0012b0_0 .net "cin", 0 0, L_0x55d44ead9c90;  1 drivers
v0x55d44cff78b0_0 .net "sum", 0 0, L_0x55d44ead9480;  1 drivers
S_0x55d44cff4960 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d06b480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44ead9dc0 .functor XOR 1, L_0x55d44eada260, L_0x55d44eada420, C4<0>, C4<0>;
L_0x55d44ead9e30 .functor XOR 1, L_0x55d44ead9dc0, L_0x55d44eada5e0, C4<0>, C4<0>;
L_0x55d44ead9ea0 .functor AND 1, L_0x55d44eada260, L_0x55d44eada420, C4<1>, C4<1>;
L_0x55d44ead9f10 .functor AND 1, L_0x55d44eada260, L_0x55d44eada5e0, C4<1>, C4<1>;
L_0x55d44ead9fd0 .functor OR 1, L_0x55d44ead9ea0, L_0x55d44ead9f10, C4<0>, C4<0>;
L_0x55d44eada0e0 .functor AND 1, L_0x55d44eada5e0, L_0x55d44eada420, C4<1>, C4<1>;
L_0x55d44eada150 .functor OR 1, L_0x55d44ead9fd0, L_0x55d44eada0e0, C4<0>, C4<0>;
v0x55d44cfeddc0_0 .net *"_s0", 0 0, L_0x55d44ead9dc0;  1 drivers
v0x55d44cfedec0_0 .net *"_s10", 0 0, L_0x55d44eada0e0;  1 drivers
v0x55d44cfeae70_0 .net *"_s4", 0 0, L_0x55d44ead9ea0;  1 drivers
v0x55d44cfeaf60_0 .net *"_s6", 0 0, L_0x55d44ead9f10;  1 drivers
v0x55d44cfe7f20_0 .net *"_s8", 0 0, L_0x55d44ead9fd0;  1 drivers
v0x55d44cfe8050_0 .net "a", 0 0, L_0x55d44eada260;  1 drivers
v0x55d44cfdd910_0 .net "b", 0 0, L_0x55d44eada420;  1 drivers
v0x55d44cfdd9b0_0 .net "ca", 0 0, L_0x55d44eada150;  1 drivers
v0x55d44cfda9c0_0 .net "cin", 0 0, L_0x55d44eada5e0;  1 drivers
v0x55d44cfdaa80_0 .net "sum", 0 0, L_0x55d44ead9e30;  1 drivers
S_0x55d44cfc1720 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44d1d8510;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44cf1e000_0 .net "a", 3 0, L_0x55d44eadd3c0;  1 drivers
v0x55d44cf1e100_0 .net "b", 3 0, L_0x55d44eadd4f0;  1 drivers
v0x55d44cf1b0b0_0 .net "ca", 3 0, L_0x55d44eadd250;  1 drivers
v0x55d44cf1b170_0 .net "cin", 3 0, L_0x55d44eadd620;  1 drivers
v0x55d44cf18160_0 .net "sum", 3 0, L_0x55d44eadd1b0;  1 drivers
L_0x55d44eadb170 .part L_0x55d44eadd3c0, 0, 1;
L_0x55d44eadb2a0 .part L_0x55d44eadd4f0, 0, 1;
L_0x55d44eadb3d0 .part L_0x55d44eadd620, 0, 1;
L_0x55d44eadb9e0 .part L_0x55d44eadd3c0, 1, 1;
L_0x55d44eadbb10 .part L_0x55d44eadd4f0, 1, 1;
L_0x55d44eadbc40 .part L_0x55d44eadd620, 1, 1;
L_0x55d44eadc380 .part L_0x55d44eadd3c0, 2, 1;
L_0x55d44eadc4b0 .part L_0x55d44eadd4f0, 2, 1;
L_0x55d44eadc630 .part L_0x55d44eadd620, 2, 1;
L_0x55d44eadcc00 .part L_0x55d44eadd3c0, 3, 1;
L_0x55d44eadcdc0 .part L_0x55d44eadd4f0, 3, 1;
L_0x55d44eadcf80 .part L_0x55d44eadd620, 3, 1;
L_0x55d44eadd1b0 .concat8 [ 1 1 1 1], L_0x55d44eadac50, L_0x55d44eadb570, L_0x55d44eadbe20, L_0x55d44eadc7d0;
L_0x55d44eadd250 .concat8 [ 1 1 1 1], L_0x55d44eadb060, L_0x55d44eadb8d0, L_0x55d44eadc270, L_0x55d44eadcaf0;
S_0x55d44cfbab80 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44cfc1720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eada7a0 .functor XOR 1, L_0x55d44eadb170, L_0x55d44eadb2a0, C4<0>, C4<0>;
L_0x55d44eadac50 .functor XOR 1, L_0x55d44eada7a0, L_0x55d44eadb3d0, C4<0>, C4<0>;
L_0x55d44eadad10 .functor AND 1, L_0x55d44eadb170, L_0x55d44eadb2a0, C4<1>, C4<1>;
L_0x55d44eadae20 .functor AND 1, L_0x55d44eadb170, L_0x55d44eadb3d0, C4<1>, C4<1>;
L_0x55d44eadaee0 .functor OR 1, L_0x55d44eadad10, L_0x55d44eadae20, C4<0>, C4<0>;
L_0x55d44eadaff0 .functor AND 1, L_0x55d44eadb3d0, L_0x55d44eadb2a0, C4<1>, C4<1>;
L_0x55d44eadb060 .functor OR 1, L_0x55d44eadaee0, L_0x55d44eadaff0, C4<0>, C4<0>;
v0x55d44cfb7c30_0 .net *"_s0", 0 0, L_0x55d44eada7a0;  1 drivers
v0x55d44cfb7d30_0 .net *"_s10", 0 0, L_0x55d44eadaff0;  1 drivers
v0x55d44cfb4ce0_0 .net *"_s4", 0 0, L_0x55d44eadad10;  1 drivers
v0x55d44cfb4dd0_0 .net *"_s6", 0 0, L_0x55d44eadae20;  1 drivers
v0x55d44cfa8010_0 .net *"_s8", 0 0, L_0x55d44eadaee0;  1 drivers
v0x55d44cfa8140_0 .net "a", 0 0, L_0x55d44eadb170;  1 drivers
v0x55d44cfa50c0_0 .net "b", 0 0, L_0x55d44eadb2a0;  1 drivers
v0x55d44cfa5180_0 .net "ca", 0 0, L_0x55d44eadb060;  1 drivers
v0x55d44cf9b6c0_0 .net "cin", 0 0, L_0x55d44eadb3d0;  1 drivers
v0x55d44cf98770_0 .net "sum", 0 0, L_0x55d44eadac50;  1 drivers
S_0x55d44cf8ed70 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44cfc1720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eadb500 .functor XOR 1, L_0x55d44eadb9e0, L_0x55d44eadbb10, C4<0>, C4<0>;
L_0x55d44eadb570 .functor XOR 1, L_0x55d44eadb500, L_0x55d44eadbc40, C4<0>, C4<0>;
L_0x55d44eadb5e0 .functor AND 1, L_0x55d44eadb9e0, L_0x55d44eadbb10, C4<1>, C4<1>;
L_0x55d44eadb650 .functor AND 1, L_0x55d44eadb9e0, L_0x55d44eadbc40, C4<1>, C4<1>;
L_0x55d44eadb710 .functor OR 1, L_0x55d44eadb5e0, L_0x55d44eadb650, C4<0>, C4<0>;
L_0x55d44eadb820 .functor AND 1, L_0x55d44eadbc40, L_0x55d44eadbb10, C4<1>, C4<1>;
L_0x55d44eadb8d0 .functor OR 1, L_0x55d44eadb710, L_0x55d44eadb820, C4<0>, C4<0>;
v0x55d44cf8be20_0 .net *"_s0", 0 0, L_0x55d44eadb500;  1 drivers
v0x55d44cf8bf00_0 .net *"_s10", 0 0, L_0x55d44eadb820;  1 drivers
v0x55d44cf85280_0 .net *"_s4", 0 0, L_0x55d44eadb5e0;  1 drivers
v0x55d44cf85350_0 .net *"_s6", 0 0, L_0x55d44eadb650;  1 drivers
v0x55d44cf82330_0 .net *"_s8", 0 0, L_0x55d44eadb710;  1 drivers
v0x55d44cf82460_0 .net "a", 0 0, L_0x55d44eadb9e0;  1 drivers
v0x55d44cf7f3e0_0 .net "b", 0 0, L_0x55d44eadbb10;  1 drivers
v0x55d44cf7f4a0_0 .net "ca", 0 0, L_0x55d44eadb8d0;  1 drivers
v0x55d44cf74dd0_0 .net "cin", 0 0, L_0x55d44eadbc40;  1 drivers
v0x55d44cf74e90_0 .net "sum", 0 0, L_0x55d44eadb570;  1 drivers
S_0x55d44cf71e80 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44cfc1720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eadbdb0 .functor XOR 1, L_0x55d44eadc380, L_0x55d44eadc4b0, C4<0>, C4<0>;
L_0x55d44eadbe20 .functor XOR 1, L_0x55d44eadbdb0, L_0x55d44eadc630, C4<0>, C4<0>;
L_0x55d44eadbee0 .functor AND 1, L_0x55d44eadc380, L_0x55d44eadc4b0, C4<1>, C4<1>;
L_0x55d44eadbff0 .functor AND 1, L_0x55d44eadc380, L_0x55d44eadc630, C4<1>, C4<1>;
L_0x55d44eadc0b0 .functor OR 1, L_0x55d44eadbee0, L_0x55d44eadbff0, C4<0>, C4<0>;
L_0x55d44eadc1c0 .functor AND 1, L_0x55d44eadc630, L_0x55d44eadc4b0, C4<1>, C4<1>;
L_0x55d44eadc270 .functor OR 1, L_0x55d44eadc0b0, L_0x55d44eadc1c0, C4<0>, C4<0>;
v0x55d44cf68500_0 .net *"_s0", 0 0, L_0x55d44eadbdb0;  1 drivers
v0x55d44cf65530_0 .net *"_s10", 0 0, L_0x55d44eadc1c0;  1 drivers
v0x55d44cf65610_0 .net *"_s4", 0 0, L_0x55d44eadbee0;  1 drivers
v0x55d44cf5bb30_0 .net *"_s6", 0 0, L_0x55d44eadbff0;  1 drivers
v0x55d44cf5bc10_0 .net *"_s8", 0 0, L_0x55d44eadc0b0;  1 drivers
v0x55d44cf58be0_0 .net "a", 0 0, L_0x55d44eadc380;  1 drivers
v0x55d44cf58c80_0 .net "b", 0 0, L_0x55d44eadc4b0;  1 drivers
v0x55d44cf52040_0 .net "ca", 0 0, L_0x55d44eadc270;  1 drivers
v0x55d44cf52100_0 .net "cin", 0 0, L_0x55d44eadc630;  1 drivers
v0x55d44cf4f1a0_0 .net "sum", 0 0, L_0x55d44eadbe20;  1 drivers
S_0x55d44cf4c1a0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44cfc1720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eadc760 .functor XOR 1, L_0x55d44eadcc00, L_0x55d44eadcdc0, C4<0>, C4<0>;
L_0x55d44eadc7d0 .functor XOR 1, L_0x55d44eadc760, L_0x55d44eadcf80, C4<0>, C4<0>;
L_0x55d44eadc840 .functor AND 1, L_0x55d44eadcc00, L_0x55d44eadcdc0, C4<1>, C4<1>;
L_0x55d44eadc8b0 .functor AND 1, L_0x55d44eadcc00, L_0x55d44eadcf80, C4<1>, C4<1>;
L_0x55d44eadc970 .functor OR 1, L_0x55d44eadc840, L_0x55d44eadc8b0, C4<0>, C4<0>;
L_0x55d44eadca80 .functor AND 1, L_0x55d44eadcf80, L_0x55d44eadcdc0, C4<1>, C4<1>;
L_0x55d44eadcaf0 .functor OR 1, L_0x55d44eadc970, L_0x55d44eadca80, C4<0>, C4<0>;
v0x55d44cf40d90_0 .net *"_s0", 0 0, L_0x55d44eadc760;  1 drivers
v0x55d44cf40e70_0 .net *"_s10", 0 0, L_0x55d44eadca80;  1 drivers
v0x55d44cf3de40_0 .net *"_s4", 0 0, L_0x55d44eadc840;  1 drivers
v0x55d44cf3df10_0 .net *"_s6", 0 0, L_0x55d44eadc8b0;  1 drivers
v0x55d44cf34440_0 .net *"_s8", 0 0, L_0x55d44eadc970;  1 drivers
v0x55d44cf34570_0 .net "a", 0 0, L_0x55d44eadcc00;  1 drivers
v0x55d44cf314f0_0 .net "b", 0 0, L_0x55d44eadcdc0;  1 drivers
v0x55d44cf315b0_0 .net "ca", 0 0, L_0x55d44eadcaf0;  1 drivers
v0x55d44cf27af0_0 .net "cin", 0 0, L_0x55d44eadcf80;  1 drivers
v0x55d44cf24ba0_0 .net "sum", 0 0, L_0x55d44eadc7d0;  1 drivers
S_0x55d44ceeadc0 .scope module, "FA_1" "thirtBitAdder" 5 14, 6 3 0, S_0x55d44e1bea50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44d5843c0_0 .net "a", 31 0, L_0x55d44eaf3fe0;  1 drivers
v0x55d44d5844c0_0 .net "b", 31 0, L_0x55d44eaf40d0;  1 drivers
v0x55d44d577a70_0 .net "ca", 31 0, L_0x55d44eaf3e50;  1 drivers
v0x55d44d577b30_0 .net "cin", 31 0, L_0x55d44eaf41c0;  1 drivers
v0x55d44d577c10_0 .net "sum", 31 0, L_0x55d44eaf3d10;  1 drivers
L_0x55d44eae8e70 .part L_0x55d44eaf3fe0, 0, 16;
L_0x55d44eae8f10 .part L_0x55d44eaf40d0, 0, 16;
L_0x55d44eae8fb0 .part L_0x55d44eaf41c0, 0, 16;
L_0x55d44eaf3a00 .part L_0x55d44eaf3fe0, 16, 16;
L_0x55d44eaf3af0 .part L_0x55d44eaf40d0, 16, 16;
L_0x55d44eaf3be0 .part L_0x55d44eaf41c0, 16, 16;
L_0x55d44eaf3d10 .concat8 [ 16 16 0 0], L_0x55d44eae8b70, L_0x55d44eaf3700;
L_0x55d44eaf3e50 .concat8 [ 16 16 0 0], L_0x55d44eae8c10, L_0x55d44eaf37a0;
S_0x55d44cee7e70 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44ceeadc0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44dca18a0_0 .net "a", 15 0, L_0x55d44eae8e70;  1 drivers
v0x55d44dca1980_0 .net "b", 15 0, L_0x55d44eae8f10;  1 drivers
v0x55d44dc94f50_0 .net "ca", 15 0, L_0x55d44eae8c10;  1 drivers
v0x55d44dc95010_0 .net "cin", 15 0, L_0x55d44eae8fb0;  1 drivers
v0x55d44dc950f0_0 .net "sum", 15 0, L_0x55d44eae8b70;  1 drivers
L_0x55d44eae0980 .part L_0x55d44eae8e70, 0, 4;
L_0x55d44eae0a20 .part L_0x55d44eae8f10, 0, 4;
L_0x55d44eae0ac0 .part L_0x55d44eae8fb0, 0, 4;
L_0x55d44eae3310 .part L_0x55d44eae8e70, 4, 4;
L_0x55d44eae3400 .part L_0x55d44eae8f10, 4, 4;
L_0x55d44eae34f0 .part L_0x55d44eae8fb0, 4, 4;
L_0x55d44eae5dd0 .part L_0x55d44eae8e70, 8, 4;
L_0x55d44eae5e70 .part L_0x55d44eae8f10, 8, 4;
L_0x55d44eae5f60 .part L_0x55d44eae8fb0, 8, 4;
L_0x55d44eae8770 .part L_0x55d44eae8e70, 12, 4;
L_0x55d44eae88a0 .part L_0x55d44eae8f10, 12, 4;
L_0x55d44eae89d0 .part L_0x55d44eae8fb0, 12, 4;
L_0x55d44eae8b70 .concat8 [ 4 4 4 4], L_0x55d44eae0770, L_0x55d44eae3100, L_0x55d44eae5bc0, L_0x55d44eae8560;
L_0x55d44eae8c10 .concat8 [ 4 4 4 4], L_0x55d44eae0810, L_0x55d44eae31a0, L_0x55d44eae5c60, L_0x55d44eae8600;
S_0x55d44cee4f20 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44cee7e70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44ce48310_0 .net "a", 3 0, L_0x55d44eae0980;  1 drivers
v0x55d44ce483f0_0 .net "b", 3 0, L_0x55d44eae0a20;  1 drivers
v0x55d44ce3dd00_0 .net "ca", 3 0, L_0x55d44eae0810;  1 drivers
v0x55d44ce3dda0_0 .net "cin", 3 0, L_0x55d44eae0ac0;  1 drivers
v0x55d44ce3adb0_0 .net "sum", 3 0, L_0x55d44eae0770;  1 drivers
L_0x55d44eade730 .part L_0x55d44eae0980, 0, 1;
L_0x55d44eade860 .part L_0x55d44eae0a20, 0, 1;
L_0x55d44eade990 .part L_0x55d44eae0ac0, 0, 1;
L_0x55d44eadefa0 .part L_0x55d44eae0980, 1, 1;
L_0x55d44eadf0d0 .part L_0x55d44eae0a20, 1, 1;
L_0x55d44eadf200 .part L_0x55d44eae0ac0, 1, 1;
L_0x55d44eadf940 .part L_0x55d44eae0980, 2, 1;
L_0x55d44eadfa70 .part L_0x55d44eae0a20, 2, 1;
L_0x55d44eadfbf0 .part L_0x55d44eae0ac0, 2, 1;
L_0x55d44eae01c0 .part L_0x55d44eae0980, 3, 1;
L_0x55d44eae0380 .part L_0x55d44eae0a20, 3, 1;
L_0x55d44eae0540 .part L_0x55d44eae0ac0, 3, 1;
L_0x55d44eae0770 .concat8 [ 1 1 1 1], L_0x55d44eadd140, L_0x55d44eadeb30, L_0x55d44eadf3e0, L_0x55d44eadfd90;
L_0x55d44eae0810 .concat8 [ 1 1 1 1], L_0x55d44eade620, L_0x55d44eadee90, L_0x55d44eadf830, L_0x55d44eae00b0;
S_0x55d44ced81c0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44cee4f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eadd750 .functor XOR 1, L_0x55d44eade730, L_0x55d44eade860, C4<0>, C4<0>;
L_0x55d44eadd140 .functor XOR 1, L_0x55d44eadd750, L_0x55d44eade990, C4<0>, C4<0>;
L_0x55d44eade2d0 .functor AND 1, L_0x55d44eade730, L_0x55d44eade860, C4<1>, C4<1>;
L_0x55d44eade3e0 .functor AND 1, L_0x55d44eade730, L_0x55d44eade990, C4<1>, C4<1>;
L_0x55d44eade4a0 .functor OR 1, L_0x55d44eade2d0, L_0x55d44eade3e0, C4<0>, C4<0>;
L_0x55d44eade5b0 .functor AND 1, L_0x55d44eade990, L_0x55d44eade860, C4<1>, C4<1>;
L_0x55d44eade620 .functor OR 1, L_0x55d44eade4a0, L_0x55d44eade5b0, C4<0>, C4<0>;
v0x55d44ced5270_0 .net *"_s0", 0 0, L_0x55d44eadd750;  1 drivers
v0x55d44ced5370_0 .net *"_s10", 0 0, L_0x55d44eade5b0;  1 drivers
v0x55d44cecb870_0 .net *"_s4", 0 0, L_0x55d44eade2d0;  1 drivers
v0x55d44cecb960_0 .net *"_s6", 0 0, L_0x55d44eade3e0;  1 drivers
v0x55d44cec8920_0 .net *"_s8", 0 0, L_0x55d44eade4a0;  1 drivers
v0x55d44cec8a50_0 .net "a", 0 0, L_0x55d44eade730;  1 drivers
v0x55d44cebef20_0 .net "b", 0 0, L_0x55d44eade860;  1 drivers
v0x55d44cebefe0_0 .net "ca", 0 0, L_0x55d44eade620;  1 drivers
v0x55d44cebbfd0_0 .net "cin", 0 0, L_0x55d44eade990;  1 drivers
v0x55d44ceb5430_0 .net "sum", 0 0, L_0x55d44eadd140;  1 drivers
S_0x55d44ceb24e0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44cee4f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eadeac0 .functor XOR 1, L_0x55d44eadefa0, L_0x55d44eadf0d0, C4<0>, C4<0>;
L_0x55d44eadeb30 .functor XOR 1, L_0x55d44eadeac0, L_0x55d44eadf200, C4<0>, C4<0>;
L_0x55d44eadeba0 .functor AND 1, L_0x55d44eadefa0, L_0x55d44eadf0d0, C4<1>, C4<1>;
L_0x55d44eadec10 .functor AND 1, L_0x55d44eadefa0, L_0x55d44eadf200, C4<1>, C4<1>;
L_0x55d44eadecd0 .functor OR 1, L_0x55d44eadeba0, L_0x55d44eadec10, C4<0>, C4<0>;
L_0x55d44eadede0 .functor AND 1, L_0x55d44eadf200, L_0x55d44eadf0d0, C4<1>, C4<1>;
L_0x55d44eadee90 .functor OR 1, L_0x55d44eadecd0, L_0x55d44eadede0, C4<0>, C4<0>;
v0x55d44ceaf590_0 .net *"_s0", 0 0, L_0x55d44eadeac0;  1 drivers
v0x55d44ceaf690_0 .net *"_s10", 0 0, L_0x55d44eadede0;  1 drivers
v0x55d44cea4f80_0 .net *"_s4", 0 0, L_0x55d44eadeba0;  1 drivers
v0x55d44cea5040_0 .net *"_s6", 0 0, L_0x55d44eadec10;  1 drivers
v0x55d44cea2030_0 .net *"_s8", 0 0, L_0x55d44eadecd0;  1 drivers
v0x55d44cea2160_0 .net "a", 0 0, L_0x55d44eadefa0;  1 drivers
v0x55d44ce98630_0 .net "b", 0 0, L_0x55d44eadf0d0;  1 drivers
v0x55d44ce986d0_0 .net "ca", 0 0, L_0x55d44eadee90;  1 drivers
v0x55d44ce956e0_0 .net "cin", 0 0, L_0x55d44eadf200;  1 drivers
v0x55d44ce957a0_0 .net "sum", 0 0, L_0x55d44eadeb30;  1 drivers
S_0x55d44ce8bce0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44cee4f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eadf370 .functor XOR 1, L_0x55d44eadf940, L_0x55d44eadfa70, C4<0>, C4<0>;
L_0x55d44eadf3e0 .functor XOR 1, L_0x55d44eadf370, L_0x55d44eadfbf0, C4<0>, C4<0>;
L_0x55d44eadf4a0 .functor AND 1, L_0x55d44eadf940, L_0x55d44eadfa70, C4<1>, C4<1>;
L_0x55d44eadf5b0 .functor AND 1, L_0x55d44eadf940, L_0x55d44eadfbf0, C4<1>, C4<1>;
L_0x55d44eadf670 .functor OR 1, L_0x55d44eadf4a0, L_0x55d44eadf5b0, C4<0>, C4<0>;
L_0x55d44eadf780 .functor AND 1, L_0x55d44eadfbf0, L_0x55d44eadfa70, C4<1>, C4<1>;
L_0x55d44eadf830 .functor OR 1, L_0x55d44eadf670, L_0x55d44eadf780, C4<0>, C4<0>;
v0x55d44ce88d90_0 .net *"_s0", 0 0, L_0x55d44eadf370;  1 drivers
v0x55d44ce88e70_0 .net *"_s10", 0 0, L_0x55d44eadf780;  1 drivers
v0x55d44ce821f0_0 .net *"_s4", 0 0, L_0x55d44eadf4a0;  1 drivers
v0x55d44ce822c0_0 .net *"_s6", 0 0, L_0x55d44eadf5b0;  1 drivers
v0x55d44ce7f2a0_0 .net *"_s8", 0 0, L_0x55d44eadf670;  1 drivers
v0x55d44ce7f3d0_0 .net "a", 0 0, L_0x55d44eadf940;  1 drivers
v0x55d44ce7c350_0 .net "b", 0 0, L_0x55d44eadfa70;  1 drivers
v0x55d44ce7c410_0 .net "ca", 0 0, L_0x55d44eadf830;  1 drivers
v0x55d44ce70f40_0 .net "cin", 0 0, L_0x55d44eadfbf0;  1 drivers
v0x55d44ce6dff0_0 .net "sum", 0 0, L_0x55d44eadf3e0;  1 drivers
S_0x55d44ce645f0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44cee4f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eadfd20 .functor XOR 1, L_0x55d44eae01c0, L_0x55d44eae0380, C4<0>, C4<0>;
L_0x55d44eadfd90 .functor XOR 1, L_0x55d44eadfd20, L_0x55d44eae0540, C4<0>, C4<0>;
L_0x55d44eadfe00 .functor AND 1, L_0x55d44eae01c0, L_0x55d44eae0380, C4<1>, C4<1>;
L_0x55d44eadfe70 .functor AND 1, L_0x55d44eae01c0, L_0x55d44eae0540, C4<1>, C4<1>;
L_0x55d44eadff30 .functor OR 1, L_0x55d44eadfe00, L_0x55d44eadfe70, C4<0>, C4<0>;
L_0x55d44eae0040 .functor AND 1, L_0x55d44eae0540, L_0x55d44eae0380, C4<1>, C4<1>;
L_0x55d44eae00b0 .functor OR 1, L_0x55d44eadff30, L_0x55d44eae0040, C4<0>, C4<0>;
v0x55d44ce616a0_0 .net *"_s0", 0 0, L_0x55d44eadfd20;  1 drivers
v0x55d44ce617a0_0 .net *"_s10", 0 0, L_0x55d44eae0040;  1 drivers
v0x55d44ce57ca0_0 .net *"_s4", 0 0, L_0x55d44eadfe00;  1 drivers
v0x55d44ce57d90_0 .net *"_s6", 0 0, L_0x55d44eadfe70;  1 drivers
v0x55d44ce54d50_0 .net *"_s8", 0 0, L_0x55d44eadff30;  1 drivers
v0x55d44ce54e80_0 .net "a", 0 0, L_0x55d44eae01c0;  1 drivers
v0x55d44ce4e1b0_0 .net "b", 0 0, L_0x55d44eae0380;  1 drivers
v0x55d44ce4e250_0 .net "ca", 0 0, L_0x55d44eae00b0;  1 drivers
v0x55d44ce4b260_0 .net "cin", 0 0, L_0x55d44eae0540;  1 drivers
v0x55d44ce4b320_0 .net "sum", 0 0, L_0x55d44eadfd90;  1 drivers
S_0x55d44ce313b0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44cee7e70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d55e360_0 .net "a", 3 0, L_0x55d44eae3310;  1 drivers
v0x55d44d55e460_0 .net "b", 3 0, L_0x55d44eae3400;  1 drivers
v0x55d44d2ee320_0 .net "ca", 3 0, L_0x55d44eae31a0;  1 drivers
v0x55d44d2ee3e0_0 .net "cin", 3 0, L_0x55d44eae34f0;  1 drivers
v0x55d44d07e290_0 .net "sum", 3 0, L_0x55d44eae3100;  1 drivers
L_0x55d44eae10c0 .part L_0x55d44eae3310, 0, 1;
L_0x55d44eae11f0 .part L_0x55d44eae3400, 0, 1;
L_0x55d44eae1320 .part L_0x55d44eae34f0, 0, 1;
L_0x55d44eae1930 .part L_0x55d44eae3310, 1, 1;
L_0x55d44eae1a60 .part L_0x55d44eae3400, 1, 1;
L_0x55d44eae1b90 .part L_0x55d44eae34f0, 1, 1;
L_0x55d44eae22d0 .part L_0x55d44eae3310, 2, 1;
L_0x55d44eae2400 .part L_0x55d44eae3400, 2, 1;
L_0x55d44eae2580 .part L_0x55d44eae34f0, 2, 1;
L_0x55d44eae2b50 .part L_0x55d44eae3310, 3, 1;
L_0x55d44eae2d10 .part L_0x55d44eae3400, 3, 1;
L_0x55d44eae2ed0 .part L_0x55d44eae34f0, 3, 1;
L_0x55d44eae3100 .concat8 [ 1 1 1 1], L_0x55d44eae0b60, L_0x55d44eae14c0, L_0x55d44eae1d70, L_0x55d44eae2720;
L_0x55d44eae31a0 .concat8 [ 1 1 1 1], L_0x55d44eae0fb0, L_0x55d44eae1820, L_0x55d44eae21c0, L_0x55d44eae2a40;
S_0x55d44ce2e460 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44ce313b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eae0700 .functor XOR 1, L_0x55d44eae10c0, L_0x55d44eae11f0, C4<0>, C4<0>;
L_0x55d44eae0b60 .functor XOR 1, L_0x55d44eae0700, L_0x55d44eae1320, C4<0>, C4<0>;
L_0x55d44eae0c20 .functor AND 1, L_0x55d44eae10c0, L_0x55d44eae11f0, C4<1>, C4<1>;
L_0x55d44eae0d30 .functor AND 1, L_0x55d44eae10c0, L_0x55d44eae1320, C4<1>, C4<1>;
L_0x55d44eae0df0 .functor OR 1, L_0x55d44eae0c20, L_0x55d44eae0d30, C4<0>, C4<0>;
L_0x55d44eae0f00 .functor AND 1, L_0x55d44eae1320, L_0x55d44eae11f0, C4<1>, C4<1>;
L_0x55d44eae0fb0 .functor OR 1, L_0x55d44eae0df0, L_0x55d44eae0f00, C4<0>, C4<0>;
v0x55d44ce24ae0_0 .net *"_s0", 0 0, L_0x55d44eae0700;  1 drivers
v0x55d44ce21b10_0 .net *"_s10", 0 0, L_0x55d44eae0f00;  1 drivers
v0x55d44ce21bf0_0 .net *"_s4", 0 0, L_0x55d44eae0c20;  1 drivers
v0x55d44ce1af70_0 .net *"_s6", 0 0, L_0x55d44eae0d30;  1 drivers
v0x55d44ce1b050_0 .net *"_s8", 0 0, L_0x55d44eae0df0;  1 drivers
v0x55d44ce18020_0 .net "a", 0 0, L_0x55d44eae10c0;  1 drivers
v0x55d44ce180c0_0 .net "b", 0 0, L_0x55d44eae11f0;  1 drivers
v0x55d44ce150d0_0 .net "ca", 0 0, L_0x55d44eae0fb0;  1 drivers
v0x55d44ce15190_0 .net "cin", 0 0, L_0x55d44eae1320;  1 drivers
v0x55d44e6f66f0_0 .net "sum", 0 0, L_0x55d44eae0b60;  1 drivers
S_0x55d44de50db0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44ce313b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eae1450 .functor XOR 1, L_0x55d44eae1930, L_0x55d44eae1a60, C4<0>, C4<0>;
L_0x55d44eae14c0 .functor XOR 1, L_0x55d44eae1450, L_0x55d44eae1b90, C4<0>, C4<0>;
L_0x55d44eae1530 .functor AND 1, L_0x55d44eae1930, L_0x55d44eae1a60, C4<1>, C4<1>;
L_0x55d44eae15a0 .functor AND 1, L_0x55d44eae1930, L_0x55d44eae1b90, C4<1>, C4<1>;
L_0x55d44eae1660 .functor OR 1, L_0x55d44eae1530, L_0x55d44eae15a0, C4<0>, C4<0>;
L_0x55d44eae1770 .functor AND 1, L_0x55d44eae1b90, L_0x55d44eae1a60, C4<1>, C4<1>;
L_0x55d44eae1820 .functor OR 1, L_0x55d44eae1660, L_0x55d44eae1770, C4<0>, C4<0>;
v0x55d44d89f440_0 .net *"_s0", 0 0, L_0x55d44eae1450;  1 drivers
v0x55d44d89f520_0 .net *"_s10", 0 0, L_0x55d44eae1770;  1 drivers
v0x55d44d55dd70_0 .net *"_s4", 0 0, L_0x55d44eae1530;  1 drivers
v0x55d44d55de60_0 .net *"_s6", 0 0, L_0x55d44eae15a0;  1 drivers
v0x55d44e261d40_0 .net *"_s8", 0 0, L_0x55d44eae1660;  1 drivers
v0x55d44e261e70_0 .net "a", 0 0, L_0x55d44eae1930;  1 drivers
v0x55d44d2edd30_0 .net "b", 0 0, L_0x55d44eae1a60;  1 drivers
v0x55d44d2eddf0_0 .net "ca", 0 0, L_0x55d44eae1820;  1 drivers
v0x55d44d07dca0_0 .net "cin", 0 0, L_0x55d44eae1b90;  1 drivers
v0x55d44d07ddf0_0 .net "sum", 0 0, L_0x55d44eae14c0;  1 drivers
S_0x55d44deb4680 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44ce313b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eae1d00 .functor XOR 1, L_0x55d44eae22d0, L_0x55d44eae2400, C4<0>, C4<0>;
L_0x55d44eae1d70 .functor XOR 1, L_0x55d44eae1d00, L_0x55d44eae2580, C4<0>, C4<0>;
L_0x55d44eae1e30 .functor AND 1, L_0x55d44eae22d0, L_0x55d44eae2400, C4<1>, C4<1>;
L_0x55d44eae1f40 .functor AND 1, L_0x55d44eae22d0, L_0x55d44eae2580, C4<1>, C4<1>;
L_0x55d44eae2000 .functor OR 1, L_0x55d44eae1e30, L_0x55d44eae1f40, C4<0>, C4<0>;
L_0x55d44eae2110 .functor AND 1, L_0x55d44eae2580, L_0x55d44eae2400, C4<1>, C4<1>;
L_0x55d44eae21c0 .functor OR 1, L_0x55d44eae2000, L_0x55d44eae2110, C4<0>, C4<0>;
v0x55d44d902d60_0 .net *"_s0", 0 0, L_0x55d44eae1d00;  1 drivers
v0x55d44d902e40_0 .net *"_s10", 0 0, L_0x55d44eae2110;  1 drivers
v0x55d44e6034c0_0 .net *"_s4", 0 0, L_0x55d44eae1e30;  1 drivers
v0x55d44e6035b0_0 .net *"_s6", 0 0, L_0x55d44eae1f40;  1 drivers
v0x55d44e5339f0_0 .net *"_s8", 0 0, L_0x55d44eae2000;  1 drivers
v0x55d44e533ad0_0 .net "a", 0 0, L_0x55d44eae22d0;  1 drivers
v0x55d44e4cd8d0_0 .net "b", 0 0, L_0x55d44eae2400;  1 drivers
v0x55d44e4cd990_0 .net "ca", 0 0, L_0x55d44eae21c0;  1 drivers
v0x55d44e3fcf80_0 .net "cin", 0 0, L_0x55d44eae2580;  1 drivers
v0x55d44e3fd040_0 .net "sum", 0 0, L_0x55d44eae1d70;  1 drivers
S_0x55d44e055270 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44ce313b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eae26b0 .functor XOR 1, L_0x55d44eae2b50, L_0x55d44eae2d10, C4<0>, C4<0>;
L_0x55d44eae2720 .functor XOR 1, L_0x55d44eae26b0, L_0x55d44eae2ed0, C4<0>, C4<0>;
L_0x55d44eae2790 .functor AND 1, L_0x55d44eae2b50, L_0x55d44eae2d10, C4<1>, C4<1>;
L_0x55d44eae2800 .functor AND 1, L_0x55d44eae2b50, L_0x55d44eae2ed0, C4<1>, C4<1>;
L_0x55d44eae28c0 .functor OR 1, L_0x55d44eae2790, L_0x55d44eae2800, C4<0>, C4<0>;
L_0x55d44eae29d0 .functor AND 1, L_0x55d44eae2ed0, L_0x55d44eae2d10, C4<1>, C4<1>;
L_0x55d44eae2a40 .functor OR 1, L_0x55d44eae28c0, L_0x55d44eae29d0, C4<0>, C4<0>;
v0x55d44ce71210_0 .net *"_s0", 0 0, L_0x55d44eae26b0;  1 drivers
v0x55d44ce712f0_0 .net *"_s10", 0 0, L_0x55d44eae29d0;  1 drivers
v0x55d44e333390_0 .net *"_s4", 0 0, L_0x55d44eae2790;  1 drivers
v0x55d44e333480_0 .net *"_s6", 0 0, L_0x55d44eae2800;  1 drivers
v0x55d44d4b1350_0 .net *"_s8", 0 0, L_0x55d44eae28c0;  1 drivers
v0x55d44d4b1430_0 .net "a", 0 0, L_0x55d44eae2b50;  1 drivers
v0x55d44e1b5320_0 .net "b", 0 0, L_0x55d44eae2d10;  1 drivers
v0x55d44e1b53e0_0 .net "ca", 0 0, L_0x55d44eae2a40;  1 drivers
v0x55d44dff18b0_0 .net "cin", 0 0, L_0x55d44eae2ed0;  1 drivers
v0x55d44dff1970_0 .net "sum", 0 0, L_0x55d44eae2720;  1 drivers
S_0x55d44dfee340 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44cee7e70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44de77770_0 .net "a", 3 0, L_0x55d44eae5dd0;  1 drivers
v0x55d44de77870_0 .net "b", 3 0, L_0x55d44eae5e70;  1 drivers
v0x55d44de6ae20_0 .net "ca", 3 0, L_0x55d44eae5c60;  1 drivers
v0x55d44de6aee0_0 .net "cin", 3 0, L_0x55d44eae5f60;  1 drivers
v0x55d44de6afc0_0 .net "sum", 3 0, L_0x55d44eae5bc0;  1 drivers
L_0x55d44eae3b80 .part L_0x55d44eae5dd0, 0, 1;
L_0x55d44eae3cb0 .part L_0x55d44eae5e70, 0, 1;
L_0x55d44eae3de0 .part L_0x55d44eae5f60, 0, 1;
L_0x55d44eae43f0 .part L_0x55d44eae5dd0, 1, 1;
L_0x55d44eae4520 .part L_0x55d44eae5e70, 1, 1;
L_0x55d44eae4650 .part L_0x55d44eae5f60, 1, 1;
L_0x55d44eae4d90 .part L_0x55d44eae5dd0, 2, 1;
L_0x55d44eae4ec0 .part L_0x55d44eae5e70, 2, 1;
L_0x55d44eae5040 .part L_0x55d44eae5f60, 2, 1;
L_0x55d44eae5610 .part L_0x55d44eae5dd0, 3, 1;
L_0x55d44eae57d0 .part L_0x55d44eae5e70, 3, 1;
L_0x55d44eae5990 .part L_0x55d44eae5f60, 3, 1;
L_0x55d44eae5bc0 .concat8 [ 1 1 1 1], L_0x55d44eae3620, L_0x55d44eae3f80, L_0x55d44eae4830, L_0x55d44eae51e0;
L_0x55d44eae5c60 .concat8 [ 1 1 1 1], L_0x55d44eae3a70, L_0x55d44eae42e0, L_0x55d44eae4c80, L_0x55d44eae5500;
S_0x55d44dfe19f0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dfee340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eae3090 .functor XOR 1, L_0x55d44eae3b80, L_0x55d44eae3cb0, C4<0>, C4<0>;
L_0x55d44eae3620 .functor XOR 1, L_0x55d44eae3090, L_0x55d44eae3de0, C4<0>, C4<0>;
L_0x55d44eae36e0 .functor AND 1, L_0x55d44eae3b80, L_0x55d44eae3cb0, C4<1>, C4<1>;
L_0x55d44eae37f0 .functor AND 1, L_0x55d44eae3b80, L_0x55d44eae3de0, C4<1>, C4<1>;
L_0x55d44eae38b0 .functor OR 1, L_0x55d44eae36e0, L_0x55d44eae37f0, C4<0>, C4<0>;
L_0x55d44eae39c0 .functor AND 1, L_0x55d44eae3de0, L_0x55d44eae3cb0, C4<1>, C4<1>;
L_0x55d44eae3a70 .functor OR 1, L_0x55d44eae38b0, L_0x55d44eae39c0, C4<0>, C4<0>;
v0x55d44dfd50a0_0 .net *"_s0", 0 0, L_0x55d44eae3090;  1 drivers
v0x55d44dfd5180_0 .net *"_s10", 0 0, L_0x55d44eae39c0;  1 drivers
v0x55d44dfbb100_0 .net *"_s4", 0 0, L_0x55d44eae36e0;  1 drivers
v0x55d44dfbb1f0_0 .net *"_s6", 0 0, L_0x55d44eae37f0;  1 drivers
v0x55d44dfae7b0_0 .net *"_s8", 0 0, L_0x55d44eae38b0;  1 drivers
v0x55d44dfae8e0_0 .net "a", 0 0, L_0x55d44eae3b80;  1 drivers
v0x55d44dfa1e60_0 .net "b", 0 0, L_0x55d44eae3cb0;  1 drivers
v0x55d44dfa1f20_0 .net "ca", 0 0, L_0x55d44eae3a70;  1 drivers
v0x55d44dfa1fe0_0 .net "cin", 0 0, L_0x55d44eae3de0;  1 drivers
v0x55d44df870c0_0 .net "sum", 0 0, L_0x55d44eae3620;  1 drivers
S_0x55d44df7a770 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dfee340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eae3f10 .functor XOR 1, L_0x55d44eae43f0, L_0x55d44eae4520, C4<0>, C4<0>;
L_0x55d44eae3f80 .functor XOR 1, L_0x55d44eae3f10, L_0x55d44eae4650, C4<0>, C4<0>;
L_0x55d44eae3ff0 .functor AND 1, L_0x55d44eae43f0, L_0x55d44eae4520, C4<1>, C4<1>;
L_0x55d44eae4060 .functor AND 1, L_0x55d44eae43f0, L_0x55d44eae4650, C4<1>, C4<1>;
L_0x55d44eae4120 .functor OR 1, L_0x55d44eae3ff0, L_0x55d44eae4060, C4<0>, C4<0>;
L_0x55d44eae4230 .functor AND 1, L_0x55d44eae4650, L_0x55d44eae4520, C4<1>, C4<1>;
L_0x55d44eae42e0 .functor OR 1, L_0x55d44eae4120, L_0x55d44eae4230, C4<0>, C4<0>;
v0x55d44df7a910_0 .net *"_s0", 0 0, L_0x55d44eae3f10;  1 drivers
v0x55d44df87220_0 .net *"_s10", 0 0, L_0x55d44eae4230;  1 drivers
v0x55d44df6de20_0 .net *"_s4", 0 0, L_0x55d44eae3ff0;  1 drivers
v0x55d44df6df10_0 .net *"_s6", 0 0, L_0x55d44eae4060;  1 drivers
v0x55d44df53e80_0 .net *"_s8", 0 0, L_0x55d44eae4120;  1 drivers
v0x55d44df53f60_0 .net "a", 0 0, L_0x55d44eae43f0;  1 drivers
v0x55d44df54020_0 .net "b", 0 0, L_0x55d44eae4520;  1 drivers
v0x55d44df47530_0 .net "ca", 0 0, L_0x55d44eae42e0;  1 drivers
v0x55d44df475d0_0 .net "cin", 0 0, L_0x55d44eae4650;  1 drivers
v0x55d44df3abe0_0 .net "sum", 0 0, L_0x55d44eae3f80;  1 drivers
S_0x55d44df1e580 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dfee340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eae47c0 .functor XOR 1, L_0x55d44eae4d90, L_0x55d44eae4ec0, C4<0>, C4<0>;
L_0x55d44eae4830 .functor XOR 1, L_0x55d44eae47c0, L_0x55d44eae5040, C4<0>, C4<0>;
L_0x55d44eae48f0 .functor AND 1, L_0x55d44eae4d90, L_0x55d44eae4ec0, C4<1>, C4<1>;
L_0x55d44eae4a00 .functor AND 1, L_0x55d44eae4d90, L_0x55d44eae5040, C4<1>, C4<1>;
L_0x55d44eae4ac0 .functor OR 1, L_0x55d44eae48f0, L_0x55d44eae4a00, C4<0>, C4<0>;
L_0x55d44eae4bd0 .functor AND 1, L_0x55d44eae5040, L_0x55d44eae4ec0, C4<1>, C4<1>;
L_0x55d44eae4c80 .functor OR 1, L_0x55d44eae4ac0, L_0x55d44eae4bd0, C4<0>, C4<0>;
v0x55d44df3ad40_0 .net *"_s0", 0 0, L_0x55d44eae47c0;  1 drivers
v0x55d44df11c30_0 .net *"_s10", 0 0, L_0x55d44eae4bd0;  1 drivers
v0x55d44df11d10_0 .net *"_s4", 0 0, L_0x55d44eae48f0;  1 drivers
v0x55d44df052e0_0 .net *"_s6", 0 0, L_0x55d44eae4a00;  1 drivers
v0x55d44df053c0_0 .net *"_s8", 0 0, L_0x55d44eae4ac0;  1 drivers
v0x55d44deeb340_0 .net "a", 0 0, L_0x55d44eae4d90;  1 drivers
v0x55d44deeb400_0 .net "b", 0 0, L_0x55d44eae4ec0;  1 drivers
v0x55d44deeb4c0_0 .net "ca", 0 0, L_0x55d44eae4c80;  1 drivers
v0x55d44dede9f0_0 .net "cin", 0 0, L_0x55d44eae5040;  1 drivers
v0x55d44dedeb40_0 .net "sum", 0 0, L_0x55d44eae4830;  1 drivers
S_0x55d44ded20a0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dfee340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eae5170 .functor XOR 1, L_0x55d44eae5610, L_0x55d44eae57d0, C4<0>, C4<0>;
L_0x55d44eae51e0 .functor XOR 1, L_0x55d44eae5170, L_0x55d44eae5990, C4<0>, C4<0>;
L_0x55d44eae5250 .functor AND 1, L_0x55d44eae5610, L_0x55d44eae57d0, C4<1>, C4<1>;
L_0x55d44eae52c0 .functor AND 1, L_0x55d44eae5610, L_0x55d44eae5990, C4<1>, C4<1>;
L_0x55d44eae5380 .functor OR 1, L_0x55d44eae5250, L_0x55d44eae52c0, C4<0>, C4<0>;
L_0x55d44eae5490 .functor AND 1, L_0x55d44eae5990, L_0x55d44eae57d0, C4<1>, C4<1>;
L_0x55d44eae5500 .functor OR 1, L_0x55d44eae5380, L_0x55d44eae5490, C4<0>, C4<0>;
v0x55d44ded2220_0 .net *"_s0", 0 0, L_0x55d44eae5170;  1 drivers
v0x55d44deb7300_0 .net *"_s10", 0 0, L_0x55d44eae5490;  1 drivers
v0x55d44deb73c0_0 .net *"_s4", 0 0, L_0x55d44eae5250;  1 drivers
v0x55d44deaa9b0_0 .net *"_s6", 0 0, L_0x55d44eae52c0;  1 drivers
v0x55d44deaaa90_0 .net *"_s8", 0 0, L_0x55d44eae5380;  1 drivers
v0x55d44de9e060_0 .net "a", 0 0, L_0x55d44eae5610;  1 drivers
v0x55d44de9e120_0 .net "b", 0 0, L_0x55d44eae57d0;  1 drivers
v0x55d44de9e1e0_0 .net "ca", 0 0, L_0x55d44eae5500;  1 drivers
v0x55d44de840c0_0 .net "cin", 0 0, L_0x55d44eae5990;  1 drivers
v0x55d44de84180_0 .net "sum", 0 0, L_0x55d44eae51e0;  1 drivers
S_0x55d44de4de30 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44cee7e70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44dcca910_0 .net "a", 3 0, L_0x55d44eae8770;  1 drivers
v0x55d44dccaa10_0 .net "b", 3 0, L_0x55d44eae88a0;  1 drivers
v0x55d44dcae1f0_0 .net "ca", 3 0, L_0x55d44eae8600;  1 drivers
v0x55d44dcae2b0_0 .net "cin", 3 0, L_0x55d44eae89d0;  1 drivers
v0x55d44dcae390_0 .net "sum", 3 0, L_0x55d44eae8560;  1 drivers
L_0x55d44eae6520 .part L_0x55d44eae8770, 0, 1;
L_0x55d44eae6650 .part L_0x55d44eae88a0, 0, 1;
L_0x55d44eae6780 .part L_0x55d44eae89d0, 0, 1;
L_0x55d44eae6d90 .part L_0x55d44eae8770, 1, 1;
L_0x55d44eae6ec0 .part L_0x55d44eae88a0, 1, 1;
L_0x55d44eae6ff0 .part L_0x55d44eae89d0, 1, 1;
L_0x55d44eae7730 .part L_0x55d44eae8770, 2, 1;
L_0x55d44eae7860 .part L_0x55d44eae88a0, 2, 1;
L_0x55d44eae79e0 .part L_0x55d44eae89d0, 2, 1;
L_0x55d44eae7fb0 .part L_0x55d44eae8770, 3, 1;
L_0x55d44eae8170 .part L_0x55d44eae88a0, 3, 1;
L_0x55d44eae8330 .part L_0x55d44eae89d0, 3, 1;
L_0x55d44eae8560 .concat8 [ 1 1 1 1], L_0x55d44eae6000, L_0x55d44eae6920, L_0x55d44eae71d0, L_0x55d44eae7b80;
L_0x55d44eae8600 .concat8 [ 1 1 1 1], L_0x55d44eae6410, L_0x55d44eae6c80, L_0x55d44eae7620, L_0x55d44eae7ea0;
S_0x55d44de41560 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44de4de30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eae5b50 .functor XOR 1, L_0x55d44eae6520, L_0x55d44eae6650, C4<0>, C4<0>;
L_0x55d44eae6000 .functor XOR 1, L_0x55d44eae5b50, L_0x55d44eae6780, C4<0>, C4<0>;
L_0x55d44eae60c0 .functor AND 1, L_0x55d44eae6520, L_0x55d44eae6650, C4<1>, C4<1>;
L_0x55d44eae61d0 .functor AND 1, L_0x55d44eae6520, L_0x55d44eae6780, C4<1>, C4<1>;
L_0x55d44eae6290 .functor OR 1, L_0x55d44eae60c0, L_0x55d44eae61d0, C4<0>, C4<0>;
L_0x55d44eae63a0 .functor AND 1, L_0x55d44eae6780, L_0x55d44eae6650, C4<1>, C4<1>;
L_0x55d44eae6410 .functor OR 1, L_0x55d44eae6290, L_0x55d44eae63a0, C4<0>, C4<0>;
v0x55d44de34c10_0 .net *"_s0", 0 0, L_0x55d44eae5b50;  1 drivers
v0x55d44de34d10_0 .net *"_s10", 0 0, L_0x55d44eae63a0;  1 drivers
v0x55d44de1abf0_0 .net *"_s4", 0 0, L_0x55d44eae60c0;  1 drivers
v0x55d44de1ace0_0 .net *"_s6", 0 0, L_0x55d44eae61d0;  1 drivers
v0x55d44de0e2a0_0 .net *"_s8", 0 0, L_0x55d44eae6290;  1 drivers
v0x55d44de0e3d0_0 .net "a", 0 0, L_0x55d44eae6520;  1 drivers
v0x55d44de01950_0 .net "b", 0 0, L_0x55d44eae6650;  1 drivers
v0x55d44de01a10_0 .net "ca", 0 0, L_0x55d44eae6410;  1 drivers
v0x55d44de01ad0_0 .net "cin", 0 0, L_0x55d44eae6780;  1 drivers
v0x55d44dde6c40_0 .net "sum", 0 0, L_0x55d44eae6000;  1 drivers
S_0x55d44ddda260 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44de4de30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eae68b0 .functor XOR 1, L_0x55d44eae6d90, L_0x55d44eae6ec0, C4<0>, C4<0>;
L_0x55d44eae6920 .functor XOR 1, L_0x55d44eae68b0, L_0x55d44eae6ff0, C4<0>, C4<0>;
L_0x55d44eae6990 .functor AND 1, L_0x55d44eae6d90, L_0x55d44eae6ec0, C4<1>, C4<1>;
L_0x55d44eae6a00 .functor AND 1, L_0x55d44eae6d90, L_0x55d44eae6ff0, C4<1>, C4<1>;
L_0x55d44eae6ac0 .functor OR 1, L_0x55d44eae6990, L_0x55d44eae6a00, C4<0>, C4<0>;
L_0x55d44eae6bd0 .functor AND 1, L_0x55d44eae6ff0, L_0x55d44eae6ec0, C4<1>, C4<1>;
L_0x55d44eae6c80 .functor OR 1, L_0x55d44eae6ac0, L_0x55d44eae6bd0, C4<0>, C4<0>;
v0x55d44ddcd990_0 .net *"_s0", 0 0, L_0x55d44eae68b0;  1 drivers
v0x55d44ddcda70_0 .net *"_s10", 0 0, L_0x55d44eae6bd0;  1 drivers
v0x55d44ddb3970_0 .net *"_s4", 0 0, L_0x55d44eae6990;  1 drivers
v0x55d44ddb3a60_0 .net *"_s6", 0 0, L_0x55d44eae6a00;  1 drivers
v0x55d44dda7020_0 .net *"_s8", 0 0, L_0x55d44eae6ac0;  1 drivers
v0x55d44dda7100_0 .net "a", 0 0, L_0x55d44eae6d90;  1 drivers
v0x55d44dda71c0_0 .net "b", 0 0, L_0x55d44eae6ec0;  1 drivers
v0x55d44dd9a6d0_0 .net "ca", 0 0, L_0x55d44eae6c80;  1 drivers
v0x55d44dd9a770_0 .net "cin", 0 0, L_0x55d44eae6ff0;  1 drivers
v0x55d44dd7e070_0 .net "sum", 0 0, L_0x55d44eae6920;  1 drivers
S_0x55d44dd71720 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44de4de30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eae7160 .functor XOR 1, L_0x55d44eae7730, L_0x55d44eae7860, C4<0>, C4<0>;
L_0x55d44eae71d0 .functor XOR 1, L_0x55d44eae7160, L_0x55d44eae79e0, C4<0>, C4<0>;
L_0x55d44eae7290 .functor AND 1, L_0x55d44eae7730, L_0x55d44eae7860, C4<1>, C4<1>;
L_0x55d44eae73a0 .functor AND 1, L_0x55d44eae7730, L_0x55d44eae79e0, C4<1>, C4<1>;
L_0x55d44eae7460 .functor OR 1, L_0x55d44eae7290, L_0x55d44eae73a0, C4<0>, C4<0>;
L_0x55d44eae7570 .functor AND 1, L_0x55d44eae79e0, L_0x55d44eae7860, C4<1>, C4<1>;
L_0x55d44eae7620 .functor OR 1, L_0x55d44eae7460, L_0x55d44eae7570, C4<0>, C4<0>;
v0x55d44dd7e1d0_0 .net *"_s0", 0 0, L_0x55d44eae7160;  1 drivers
v0x55d44dd64dd0_0 .net *"_s10", 0 0, L_0x55d44eae7570;  1 drivers
v0x55d44dd64eb0_0 .net *"_s4", 0 0, L_0x55d44eae7290;  1 drivers
v0x55d44dd4ae30_0 .net *"_s6", 0 0, L_0x55d44eae73a0;  1 drivers
v0x55d44dd4af10_0 .net *"_s8", 0 0, L_0x55d44eae7460;  1 drivers
v0x55d44dd3e4e0_0 .net "a", 0 0, L_0x55d44eae7730;  1 drivers
v0x55d44dd3e5a0_0 .net "b", 0 0, L_0x55d44eae7860;  1 drivers
v0x55d44dd3e660_0 .net "ca", 0 0, L_0x55d44eae7620;  1 drivers
v0x55d44dd31b90_0 .net "cin", 0 0, L_0x55d44eae79e0;  1 drivers
v0x55d44dd31ce0_0 .net "sum", 0 0, L_0x55d44eae71d0;  1 drivers
S_0x55d44dd16df0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44de4de30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eae7b10 .functor XOR 1, L_0x55d44eae7fb0, L_0x55d44eae8170, C4<0>, C4<0>;
L_0x55d44eae7b80 .functor XOR 1, L_0x55d44eae7b10, L_0x55d44eae8330, C4<0>, C4<0>;
L_0x55d44eae7bf0 .functor AND 1, L_0x55d44eae7fb0, L_0x55d44eae8170, C4<1>, C4<1>;
L_0x55d44eae7c60 .functor AND 1, L_0x55d44eae7fb0, L_0x55d44eae8330, C4<1>, C4<1>;
L_0x55d44eae7d20 .functor OR 1, L_0x55d44eae7bf0, L_0x55d44eae7c60, C4<0>, C4<0>;
L_0x55d44eae7e30 .functor AND 1, L_0x55d44eae8330, L_0x55d44eae8170, C4<1>, C4<1>;
L_0x55d44eae7ea0 .functor OR 1, L_0x55d44eae7d20, L_0x55d44eae7e30, C4<0>, C4<0>;
v0x55d44dd16f70_0 .net *"_s0", 0 0, L_0x55d44eae7b10;  1 drivers
v0x55d44dd0a4a0_0 .net *"_s10", 0 0, L_0x55d44eae7e30;  1 drivers
v0x55d44dd0a580_0 .net *"_s4", 0 0, L_0x55d44eae7bf0;  1 drivers
v0x55d44dcfdb50_0 .net *"_s6", 0 0, L_0x55d44eae7c60;  1 drivers
v0x55d44dcfdc30_0 .net *"_s8", 0 0, L_0x55d44eae7d20;  1 drivers
v0x55d44dce3bb0_0 .net "a", 0 0, L_0x55d44eae7fb0;  1 drivers
v0x55d44dce3c70_0 .net "b", 0 0, L_0x55d44eae8170;  1 drivers
v0x55d44dce3d30_0 .net "ca", 0 0, L_0x55d44eae7ea0;  1 drivers
v0x55d44dcd7260_0 .net "cin", 0 0, L_0x55d44eae8330;  1 drivers
v0x55d44dcd73b0_0 .net "sum", 0 0, L_0x55d44eae7b80;  1 drivers
S_0x55d44dc7afa0 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44ceeadc0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44d5aacb0_0 .net "a", 15 0, L_0x55d44eaf3a00;  1 drivers
v0x55d44d5aad90_0 .net "b", 15 0, L_0x55d44eaf3af0;  1 drivers
v0x55d44d590d10_0 .net "ca", 15 0, L_0x55d44eaf37a0;  1 drivers
v0x55d44d590dd0_0 .net "cin", 15 0, L_0x55d44eaf3be0;  1 drivers
v0x55d44d590eb0_0 .net "sum", 15 0, L_0x55d44eaf3700;  1 drivers
L_0x55d44eaeb790 .part L_0x55d44eaf3a00, 0, 4;
L_0x55d44eaeb830 .part L_0x55d44eaf3af0, 0, 4;
L_0x55d44eaeb8d0 .part L_0x55d44eaf3be0, 0, 4;
L_0x55d44eaee060 .part L_0x55d44eaf3a00, 4, 4;
L_0x55d44eaee150 .part L_0x55d44eaf3af0, 4, 4;
L_0x55d44eaee240 .part L_0x55d44eaf3be0, 4, 4;
L_0x55d44eaf09e0 .part L_0x55d44eaf3a00, 8, 4;
L_0x55d44eaf0a80 .part L_0x55d44eaf3af0, 8, 4;
L_0x55d44eaf0b70 .part L_0x55d44eaf3be0, 8, 4;
L_0x55d44eaf3300 .part L_0x55d44eaf3a00, 12, 4;
L_0x55d44eaf3430 .part L_0x55d44eaf3af0, 12, 4;
L_0x55d44eaf3560 .part L_0x55d44eaf3be0, 12, 4;
L_0x55d44eaf3700 .concat8 [ 4 4 4 4], L_0x55d44eaeb580, L_0x55d44eaede50, L_0x55d44eaf07d0, L_0x55d44eaf30f0;
L_0x55d44eaf37a0 .concat8 [ 4 4 4 4], L_0x55d44eaeb620, L_0x55d44eaedef0, L_0x55d44eaf0870, L_0x55d44eaf3190;
S_0x55d44dc6e650 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44dc7afa0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44daf3760_0 .net "a", 3 0, L_0x55d44eaeb790;  1 drivers
v0x55d44dad9660_0 .net "b", 3 0, L_0x55d44eaeb830;  1 drivers
v0x55d44dad9760_0 .net "ca", 3 0, L_0x55d44eaeb620;  1 drivers
v0x55d44daccd10_0 .net "cin", 3 0, L_0x55d44eaeb8d0;  1 drivers
v0x55d44daccdf0_0 .net "sum", 3 0, L_0x55d44eaeb580;  1 drivers
L_0x55d44eae9540 .part L_0x55d44eaeb790, 0, 1;
L_0x55d44eae9670 .part L_0x55d44eaeb830, 0, 1;
L_0x55d44eae97a0 .part L_0x55d44eaeb8d0, 0, 1;
L_0x55d44eae9db0 .part L_0x55d44eaeb790, 1, 1;
L_0x55d44eae9ee0 .part L_0x55d44eaeb830, 1, 1;
L_0x55d44eaea010 .part L_0x55d44eaeb8d0, 1, 1;
L_0x55d44eaea750 .part L_0x55d44eaeb790, 2, 1;
L_0x55d44eaea880 .part L_0x55d44eaeb830, 2, 1;
L_0x55d44eaeaa00 .part L_0x55d44eaeb8d0, 2, 1;
L_0x55d44eaeafd0 .part L_0x55d44eaeb790, 3, 1;
L_0x55d44eaeb190 .part L_0x55d44eaeb830, 3, 1;
L_0x55d44eaeb350 .part L_0x55d44eaeb8d0, 3, 1;
L_0x55d44eaeb580 .concat8 [ 1 1 1 1], L_0x55d44eae84f0, L_0x55d44eae9940, L_0x55d44eaea1f0, L_0x55d44eaeaba0;
L_0x55d44eaeb620 .concat8 [ 1 1 1 1], L_0x55d44eae9430, L_0x55d44eae9ca0, L_0x55d44eaea640, L_0x55d44eaeaec0;
S_0x55d44dc61d00 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dc6e650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eae8b00 .functor XOR 1, L_0x55d44eae9540, L_0x55d44eae9670, C4<0>, C4<0>;
L_0x55d44eae84f0 .functor XOR 1, L_0x55d44eae8b00, L_0x55d44eae97a0, C4<0>, C4<0>;
L_0x55d44eae90a0 .functor AND 1, L_0x55d44eae9540, L_0x55d44eae9670, C4<1>, C4<1>;
L_0x55d44eae91b0 .functor AND 1, L_0x55d44eae9540, L_0x55d44eae97a0, C4<1>, C4<1>;
L_0x55d44eae9270 .functor OR 1, L_0x55d44eae90a0, L_0x55d44eae91b0, C4<0>, C4<0>;
L_0x55d44eae9380 .functor AND 1, L_0x55d44eae97a0, L_0x55d44eae9670, C4<1>, C4<1>;
L_0x55d44eae9430 .functor OR 1, L_0x55d44eae9270, L_0x55d44eae9380, C4<0>, C4<0>;
v0x55d44dc46fe0_0 .net *"_s0", 0 0, L_0x55d44eae8b00;  1 drivers
v0x55d44dc470c0_0 .net *"_s10", 0 0, L_0x55d44eae9380;  1 drivers
v0x55d44dc3a610_0 .net *"_s4", 0 0, L_0x55d44eae90a0;  1 drivers
v0x55d44dc3a700_0 .net *"_s6", 0 0, L_0x55d44eae91b0;  1 drivers
v0x55d44dc2dcc0_0 .net *"_s8", 0 0, L_0x55d44eae9270;  1 drivers
v0x55d44dc2ddf0_0 .net "a", 0 0, L_0x55d44eae9540;  1 drivers
v0x55d44dc13d20_0 .net "b", 0 0, L_0x55d44eae9670;  1 drivers
v0x55d44dc13de0_0 .net "ca", 0 0, L_0x55d44eae9430;  1 drivers
v0x55d44dc13ea0_0 .net "cin", 0 0, L_0x55d44eae97a0;  1 drivers
v0x55d44dc07460_0 .net "sum", 0 0, L_0x55d44eae84f0;  1 drivers
S_0x55d44dbfaa80 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dc6e650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eae98d0 .functor XOR 1, L_0x55d44eae9db0, L_0x55d44eae9ee0, C4<0>, C4<0>;
L_0x55d44eae9940 .functor XOR 1, L_0x55d44eae98d0, L_0x55d44eaea010, C4<0>, C4<0>;
L_0x55d44eae99b0 .functor AND 1, L_0x55d44eae9db0, L_0x55d44eae9ee0, C4<1>, C4<1>;
L_0x55d44eae9a20 .functor AND 1, L_0x55d44eae9db0, L_0x55d44eaea010, C4<1>, C4<1>;
L_0x55d44eae9ae0 .functor OR 1, L_0x55d44eae99b0, L_0x55d44eae9a20, C4<0>, C4<0>;
L_0x55d44eae9bf0 .functor AND 1, L_0x55d44eaea010, L_0x55d44eae9ee0, C4<1>, C4<1>;
L_0x55d44eae9ca0 .functor OR 1, L_0x55d44eae9ae0, L_0x55d44eae9bf0, C4<0>, C4<0>;
v0x55d44dbdcf90_0 .net *"_s0", 0 0, L_0x55d44eae98d0;  1 drivers
v0x55d44dbdd050_0 .net *"_s10", 0 0, L_0x55d44eae9bf0;  1 drivers
v0x55d44dbdd130_0 .net *"_s4", 0 0, L_0x55d44eae99b0;  1 drivers
v0x55d44dbd0640_0 .net *"_s6", 0 0, L_0x55d44eae9a20;  1 drivers
v0x55d44dbd0720_0 .net *"_s8", 0 0, L_0x55d44eae9ae0;  1 drivers
v0x55d44dbc3cf0_0 .net "a", 0 0, L_0x55d44eae9db0;  1 drivers
v0x55d44dbc3db0_0 .net "b", 0 0, L_0x55d44eae9ee0;  1 drivers
v0x55d44dbc3e70_0 .net "ca", 0 0, L_0x55d44eae9ca0;  1 drivers
v0x55d44dba9d50_0 .net "cin", 0 0, L_0x55d44eaea010;  1 drivers
v0x55d44dba9ea0_0 .net "sum", 0 0, L_0x55d44eae9940;  1 drivers
S_0x55d44db9d400 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dc6e650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaea180 .functor XOR 1, L_0x55d44eaea750, L_0x55d44eaea880, C4<0>, C4<0>;
L_0x55d44eaea1f0 .functor XOR 1, L_0x55d44eaea180, L_0x55d44eaeaa00, C4<0>, C4<0>;
L_0x55d44eaea2b0 .functor AND 1, L_0x55d44eaea750, L_0x55d44eaea880, C4<1>, C4<1>;
L_0x55d44eaea3c0 .functor AND 1, L_0x55d44eaea750, L_0x55d44eaeaa00, C4<1>, C4<1>;
L_0x55d44eaea480 .functor OR 1, L_0x55d44eaea2b0, L_0x55d44eaea3c0, C4<0>, C4<0>;
L_0x55d44eaea590 .functor AND 1, L_0x55d44eaeaa00, L_0x55d44eaea880, C4<1>, C4<1>;
L_0x55d44eaea640 .functor OR 1, L_0x55d44eaea480, L_0x55d44eaea590, C4<0>, C4<0>;
v0x55d44db90ab0_0 .net *"_s0", 0 0, L_0x55d44eaea180;  1 drivers
v0x55d44db90b90_0 .net *"_s10", 0 0, L_0x55d44eaea590;  1 drivers
v0x55d44db75d10_0 .net *"_s4", 0 0, L_0x55d44eaea2b0;  1 drivers
v0x55d44db75e00_0 .net *"_s6", 0 0, L_0x55d44eaea3c0;  1 drivers
v0x55d44db693c0_0 .net *"_s8", 0 0, L_0x55d44eaea480;  1 drivers
v0x55d44db694f0_0 .net "a", 0 0, L_0x55d44eaea750;  1 drivers
v0x55d44db5ca70_0 .net "b", 0 0, L_0x55d44eaea880;  1 drivers
v0x55d44db5cb30_0 .net "ca", 0 0, L_0x55d44eaea640;  1 drivers
v0x55d44db5cbf0_0 .net "cin", 0 0, L_0x55d44eaeaa00;  1 drivers
v0x55d44db42ad0_0 .net "sum", 0 0, L_0x55d44eaea1f0;  1 drivers
S_0x55d44db36180 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dc6e650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaeab30 .functor XOR 1, L_0x55d44eaeafd0, L_0x55d44eaeb190, C4<0>, C4<0>;
L_0x55d44eaeaba0 .functor XOR 1, L_0x55d44eaeab30, L_0x55d44eaeb350, C4<0>, C4<0>;
L_0x55d44eaeac10 .functor AND 1, L_0x55d44eaeafd0, L_0x55d44eaeb190, C4<1>, C4<1>;
L_0x55d44eaeac80 .functor AND 1, L_0x55d44eaeafd0, L_0x55d44eaeb350, C4<1>, C4<1>;
L_0x55d44eaead40 .functor OR 1, L_0x55d44eaeac10, L_0x55d44eaeac80, C4<0>, C4<0>;
L_0x55d44eaeae50 .functor AND 1, L_0x55d44eaeb350, L_0x55d44eaeb190, C4<1>, C4<1>;
L_0x55d44eaeaec0 .functor OR 1, L_0x55d44eaead40, L_0x55d44eaeae50, C4<0>, C4<0>;
v0x55d44db36300_0 .net *"_s0", 0 0, L_0x55d44eaeab30;  1 drivers
v0x55d44db42c30_0 .net *"_s10", 0 0, L_0x55d44eaeae50;  1 drivers
v0x55d44db29830_0 .net *"_s4", 0 0, L_0x55d44eaeac10;  1 drivers
v0x55d44db29920_0 .net *"_s6", 0 0, L_0x55d44eaeac80;  1 drivers
v0x55d44db0c8a0_0 .net *"_s8", 0 0, L_0x55d44eaead40;  1 drivers
v0x55d44db0c980_0 .net "a", 0 0, L_0x55d44eaeafd0;  1 drivers
v0x55d44db0ca40_0 .net "b", 0 0, L_0x55d44eaeb190;  1 drivers
v0x55d44dafff50_0 .net "ca", 0 0, L_0x55d44eaeaec0;  1 drivers
v0x55d44db00010_0 .net "cin", 0 0, L_0x55d44eaeb350;  1 drivers
v0x55d44daf3600_0 .net "sum", 0 0, L_0x55d44eaeaba0;  1 drivers
S_0x55d44dac03c0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44dc7afa0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d939b80_0 .net "a", 3 0, L_0x55d44eaee060;  1 drivers
v0x55d44d92d0d0_0 .net "b", 3 0, L_0x55d44eaee150;  1 drivers
v0x55d44d92d1d0_0 .net "ca", 3 0, L_0x55d44eaedef0;  1 drivers
v0x55d44d920780_0 .net "cin", 3 0, L_0x55d44eaee240;  1 drivers
v0x55d44d920860_0 .net "sum", 3 0, L_0x55d44eaede50;  1 drivers
L_0x55d44eaebed0 .part L_0x55d44eaee060, 0, 1;
L_0x55d44eaec000 .part L_0x55d44eaee150, 0, 1;
L_0x55d44eaec130 .part L_0x55d44eaee240, 0, 1;
L_0x55d44eaec6b0 .part L_0x55d44eaee060, 1, 1;
L_0x55d44eaec7e0 .part L_0x55d44eaee150, 1, 1;
L_0x55d44eaec910 .part L_0x55d44eaee240, 1, 1;
L_0x55d44eaed020 .part L_0x55d44eaee060, 2, 1;
L_0x55d44eaed150 .part L_0x55d44eaee150, 2, 1;
L_0x55d44eaed2d0 .part L_0x55d44eaee240, 2, 1;
L_0x55d44eaed8a0 .part L_0x55d44eaee060, 3, 1;
L_0x55d44eaeda60 .part L_0x55d44eaee150, 3, 1;
L_0x55d44eaedc20 .part L_0x55d44eaee240, 3, 1;
L_0x55d44eaede50 .concat8 [ 1 1 1 1], L_0x55d44eaeb970, L_0x55d44eaec2d0, L_0x55d44eaecb00, L_0x55d44eaed470;
L_0x55d44eaedef0 .concat8 [ 1 1 1 1], L_0x55d44eaebdc0, L_0x55d44eaec5a0, L_0x55d44eaecf10, L_0x55d44eaed790;
S_0x55d44daa5620 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dac03c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaeb510 .functor XOR 1, L_0x55d44eaebed0, L_0x55d44eaec000, C4<0>, C4<0>;
L_0x55d44eaeb970 .functor XOR 1, L_0x55d44eaeb510, L_0x55d44eaec130, C4<0>, C4<0>;
L_0x55d44eaeba30 .functor AND 1, L_0x55d44eaebed0, L_0x55d44eaec000, C4<1>, C4<1>;
L_0x55d44eaebb40 .functor AND 1, L_0x55d44eaebed0, L_0x55d44eaec130, C4<1>, C4<1>;
L_0x55d44eaebc00 .functor OR 1, L_0x55d44eaeba30, L_0x55d44eaebb40, C4<0>, C4<0>;
L_0x55d44eaebd10 .functor AND 1, L_0x55d44eaec130, L_0x55d44eaec000, C4<1>, C4<1>;
L_0x55d44eaebdc0 .functor OR 1, L_0x55d44eaebc00, L_0x55d44eaebd10, C4<0>, C4<0>;
v0x55d44da98d50_0 .net *"_s0", 0 0, L_0x55d44eaeb510;  1 drivers
v0x55d44da98e50_0 .net *"_s10", 0 0, L_0x55d44eaebd10;  1 drivers
v0x55d44da8c380_0 .net *"_s4", 0 0, L_0x55d44eaeba30;  1 drivers
v0x55d44da8c470_0 .net *"_s6", 0 0, L_0x55d44eaebb40;  1 drivers
v0x55d44da723e0_0 .net *"_s8", 0 0, L_0x55d44eaebc00;  1 drivers
v0x55d44da72510_0 .net "a", 0 0, L_0x55d44eaebed0;  1 drivers
v0x55d44da65a90_0 .net "b", 0 0, L_0x55d44eaec000;  1 drivers
v0x55d44da65b50_0 .net "ca", 0 0, L_0x55d44eaebdc0;  1 drivers
v0x55d44da65c10_0 .net "cin", 0 0, L_0x55d44eaec130;  1 drivers
v0x55d44da591d0_0 .net "sum", 0 0, L_0x55d44eaeb970;  1 drivers
S_0x55d44da3cae0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dac03c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaec260 .functor XOR 1, L_0x55d44eaec6b0, L_0x55d44eaec7e0, C4<0>, C4<0>;
L_0x55d44eaec2d0 .functor XOR 1, L_0x55d44eaec260, L_0x55d44eaec910, C4<0>, C4<0>;
L_0x55d44eaec340 .functor AND 1, L_0x55d44eaec6b0, L_0x55d44eaec7e0, C4<1>, C4<1>;
L_0x55d44eaec3b0 .functor AND 1, L_0x55d44eaec6b0, L_0x55d44eaec910, C4<1>, C4<1>;
L_0x55d44eaec420 .functor OR 1, L_0x55d44eaec340, L_0x55d44eaec3b0, C4<0>, C4<0>;
L_0x55d44eaec530 .functor AND 1, L_0x55d44eaec910, L_0x55d44eaec7e0, C4<1>, C4<1>;
L_0x55d44eaec5a0 .functor OR 1, L_0x55d44eaec420, L_0x55d44eaec530, C4<0>, C4<0>;
v0x55d44da30190_0 .net *"_s0", 0 0, L_0x55d44eaec260;  1 drivers
v0x55d44da30250_0 .net *"_s10", 0 0, L_0x55d44eaec530;  1 drivers
v0x55d44da30330_0 .net *"_s4", 0 0, L_0x55d44eaec340;  1 drivers
v0x55d44da23840_0 .net *"_s6", 0 0, L_0x55d44eaec3b0;  1 drivers
v0x55d44da23920_0 .net *"_s8", 0 0, L_0x55d44eaec420;  1 drivers
v0x55d44da098a0_0 .net "a", 0 0, L_0x55d44eaec6b0;  1 drivers
v0x55d44da09960_0 .net "b", 0 0, L_0x55d44eaec7e0;  1 drivers
v0x55d44da09a20_0 .net "ca", 0 0, L_0x55d44eaec5a0;  1 drivers
v0x55d44d9fcf50_0 .net "cin", 0 0, L_0x55d44eaec910;  1 drivers
v0x55d44d9fd0a0_0 .net "sum", 0 0, L_0x55d44eaec2d0;  1 drivers
S_0x55d44d9f0600 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dac03c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaeca90 .functor XOR 1, L_0x55d44eaed020, L_0x55d44eaed150, C4<0>, C4<0>;
L_0x55d44eaecb00 .functor XOR 1, L_0x55d44eaeca90, L_0x55d44eaed2d0, C4<0>, C4<0>;
L_0x55d44eaecbc0 .functor AND 1, L_0x55d44eaed020, L_0x55d44eaed150, C4<1>, C4<1>;
L_0x55d44eaeccd0 .functor AND 1, L_0x55d44eaed020, L_0x55d44eaed2d0, C4<1>, C4<1>;
L_0x55d44eaecd90 .functor OR 1, L_0x55d44eaecbc0, L_0x55d44eaeccd0, C4<0>, C4<0>;
L_0x55d44eaecea0 .functor AND 1, L_0x55d44eaed2d0, L_0x55d44eaed150, C4<1>, C4<1>;
L_0x55d44eaecf10 .functor OR 1, L_0x55d44eaecd90, L_0x55d44eaecea0, C4<0>, C4<0>;
v0x55d44d9d5860_0 .net *"_s0", 0 0, L_0x55d44eaeca90;  1 drivers
v0x55d44d9d5940_0 .net *"_s10", 0 0, L_0x55d44eaecea0;  1 drivers
v0x55d44d9c8f10_0 .net *"_s4", 0 0, L_0x55d44eaecbc0;  1 drivers
v0x55d44d9c9000_0 .net *"_s6", 0 0, L_0x55d44eaeccd0;  1 drivers
v0x55d44d9bc5c0_0 .net *"_s8", 0 0, L_0x55d44eaecd90;  1 drivers
v0x55d44d9bc6f0_0 .net "a", 0 0, L_0x55d44eaed020;  1 drivers
v0x55d44d9a2620_0 .net "b", 0 0, L_0x55d44eaed150;  1 drivers
v0x55d44d9a26e0_0 .net "ca", 0 0, L_0x55d44eaecf10;  1 drivers
v0x55d44d9a27a0_0 .net "cin", 0 0, L_0x55d44eaed2d0;  1 drivers
v0x55d44d995cd0_0 .net "sum", 0 0, L_0x55d44eaecb00;  1 drivers
S_0x55d44d989380 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dac03c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaed400 .functor XOR 1, L_0x55d44eaed8a0, L_0x55d44eaeda60, C4<0>, C4<0>;
L_0x55d44eaed470 .functor XOR 1, L_0x55d44eaed400, L_0x55d44eaedc20, C4<0>, C4<0>;
L_0x55d44eaed4e0 .functor AND 1, L_0x55d44eaed8a0, L_0x55d44eaeda60, C4<1>, C4<1>;
L_0x55d44eaed550 .functor AND 1, L_0x55d44eaed8a0, L_0x55d44eaedc20, C4<1>, C4<1>;
L_0x55d44eaed610 .functor OR 1, L_0x55d44eaed4e0, L_0x55d44eaed550, C4<0>, C4<0>;
L_0x55d44eaed720 .functor AND 1, L_0x55d44eaedc20, L_0x55d44eaeda60, C4<1>, C4<1>;
L_0x55d44eaed790 .functor OR 1, L_0x55d44eaed610, L_0x55d44eaed720, C4<0>, C4<0>;
v0x55d44d989500_0 .net *"_s0", 0 0, L_0x55d44eaed400;  1 drivers
v0x55d44d995e30_0 .net *"_s10", 0 0, L_0x55d44eaed720;  1 drivers
v0x55d44d96cc60_0 .net *"_s4", 0 0, L_0x55d44eaed4e0;  1 drivers
v0x55d44d96cd50_0 .net *"_s6", 0 0, L_0x55d44eaed550;  1 drivers
v0x55d44d960310_0 .net *"_s8", 0 0, L_0x55d44eaed610;  1 drivers
v0x55d44d9603f0_0 .net "a", 0 0, L_0x55d44eaed8a0;  1 drivers
v0x55d44d9604b0_0 .net "b", 0 0, L_0x55d44eaeda60;  1 drivers
v0x55d44d9539c0_0 .net "ca", 0 0, L_0x55d44eaed790;  1 drivers
v0x55d44d953a80_0 .net "cin", 0 0, L_0x55d44eaedc20;  1 drivers
v0x55d44d939a20_0 .net "sum", 0 0, L_0x55d44eaed470;  1 drivers
S_0x55d44d9059e0 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44dc7afa0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d78ccd0_0 .net "a", 3 0, L_0x55d44eaf09e0;  1 drivers
v0x55d44d780220_0 .net "b", 3 0, L_0x55d44eaf0a80;  1 drivers
v0x55d44d780320_0 .net "ca", 3 0, L_0x55d44eaf0870;  1 drivers
v0x55d44d765480_0 .net "cin", 3 0, L_0x55d44eaf0b70;  1 drivers
v0x55d44d765560_0 .net "sum", 3 0, L_0x55d44eaf07d0;  1 drivers
L_0x55d44eaee850 .part L_0x55d44eaf09e0, 0, 1;
L_0x55d44eaee980 .part L_0x55d44eaf0a80, 0, 1;
L_0x55d44eaeeab0 .part L_0x55d44eaf0b70, 0, 1;
L_0x55d44eaef080 .part L_0x55d44eaf09e0, 1, 1;
L_0x55d44eaef1b0 .part L_0x55d44eaf0a80, 1, 1;
L_0x55d44eaef2e0 .part L_0x55d44eaf0b70, 1, 1;
L_0x55d44eaef9a0 .part L_0x55d44eaf09e0, 2, 1;
L_0x55d44eaefad0 .part L_0x55d44eaf0a80, 2, 1;
L_0x55d44eaefc50 .part L_0x55d44eaf0b70, 2, 1;
L_0x55d44eaf0220 .part L_0x55d44eaf09e0, 3, 1;
L_0x55d44eaf03e0 .part L_0x55d44eaf0a80, 3, 1;
L_0x55d44eaf05a0 .part L_0x55d44eaf0b70, 3, 1;
L_0x55d44eaf07d0 .concat8 [ 1 1 1 1], L_0x55d44eaee330, L_0x55d44eaeec50, L_0x55d44eaef480, L_0x55d44eaefdf0;
L_0x55d44eaf0870 .concat8 [ 1 1 1 1], L_0x55d44eaee740, L_0x55d44eaeef70, L_0x55d44eaef890, L_0x55d44eaf0110;
S_0x55d44d8f9090 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d9059e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaedde0 .functor XOR 1, L_0x55d44eaee850, L_0x55d44eaee980, C4<0>, C4<0>;
L_0x55d44eaee330 .functor XOR 1, L_0x55d44eaedde0, L_0x55d44eaeeab0, C4<0>, C4<0>;
L_0x55d44eaee3f0 .functor AND 1, L_0x55d44eaee850, L_0x55d44eaee980, C4<1>, C4<1>;
L_0x55d44eaee500 .functor AND 1, L_0x55d44eaee850, L_0x55d44eaeeab0, C4<1>, C4<1>;
L_0x55d44eaee5c0 .functor OR 1, L_0x55d44eaee3f0, L_0x55d44eaee500, C4<0>, C4<0>;
L_0x55d44eaee6d0 .functor AND 1, L_0x55d44eaeeab0, L_0x55d44eaee980, C4<1>, C4<1>;
L_0x55d44eaee740 .functor OR 1, L_0x55d44eaee5c0, L_0x55d44eaee6d0, C4<0>, C4<0>;
v0x55d44d8ec7c0_0 .net *"_s0", 0 0, L_0x55d44eaedde0;  1 drivers
v0x55d44d8ec8a0_0 .net *"_s10", 0 0, L_0x55d44eaee6d0;  1 drivers
v0x55d44d8d27a0_0 .net *"_s4", 0 0, L_0x55d44eaee3f0;  1 drivers
v0x55d44d8d2890_0 .net *"_s6", 0 0, L_0x55d44eaee500;  1 drivers
v0x55d44d8c5e50_0 .net *"_s8", 0 0, L_0x55d44eaee5c0;  1 drivers
v0x55d44d8c5f80_0 .net "a", 0 0, L_0x55d44eaee850;  1 drivers
v0x55d44d8b9500_0 .net "b", 0 0, L_0x55d44eaee980;  1 drivers
v0x55d44d8b95c0_0 .net "ca", 0 0, L_0x55d44eaee740;  1 drivers
v0x55d44d8b9680_0 .net "cin", 0 0, L_0x55d44eaeeab0;  1 drivers
v0x55d44d89c550_0 .net "sum", 0 0, L_0x55d44eaee330;  1 drivers
S_0x55d44d88fb70 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d9059e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaeebe0 .functor XOR 1, L_0x55d44eaef080, L_0x55d44eaef1b0, C4<0>, C4<0>;
L_0x55d44eaeec50 .functor XOR 1, L_0x55d44eaeebe0, L_0x55d44eaef2e0, C4<0>, C4<0>;
L_0x55d44eaeecc0 .functor AND 1, L_0x55d44eaef080, L_0x55d44eaef1b0, C4<1>, C4<1>;
L_0x55d44eaeed30 .functor AND 1, L_0x55d44eaef080, L_0x55d44eaef2e0, C4<1>, C4<1>;
L_0x55d44eaeedf0 .functor OR 1, L_0x55d44eaeecc0, L_0x55d44eaeed30, C4<0>, C4<0>;
L_0x55d44eaeef00 .functor AND 1, L_0x55d44eaef2e0, L_0x55d44eaef1b0, C4<1>, C4<1>;
L_0x55d44eaeef70 .functor OR 1, L_0x55d44eaeedf0, L_0x55d44eaeef00, C4<0>, C4<0>;
v0x55d44d883220_0 .net *"_s0", 0 0, L_0x55d44eaeebe0;  1 drivers
v0x55d44d8832e0_0 .net *"_s10", 0 0, L_0x55d44eaeef00;  1 drivers
v0x55d44d8833c0_0 .net *"_s4", 0 0, L_0x55d44eaeecc0;  1 drivers
v0x55d44d869280_0 .net *"_s6", 0 0, L_0x55d44eaeed30;  1 drivers
v0x55d44d869360_0 .net *"_s8", 0 0, L_0x55d44eaeedf0;  1 drivers
v0x55d44d85c930_0 .net "a", 0 0, L_0x55d44eaef080;  1 drivers
v0x55d44d85c9f0_0 .net "b", 0 0, L_0x55d44eaef1b0;  1 drivers
v0x55d44d85cab0_0 .net "ca", 0 0, L_0x55d44eaeef70;  1 drivers
v0x55d44d84ffe0_0 .net "cin", 0 0, L_0x55d44eaef2e0;  1 drivers
v0x55d44d850130_0 .net "sum", 0 0, L_0x55d44eaeec50;  1 drivers
S_0x55d44d835240 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d9059e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaef410 .functor XOR 1, L_0x55d44eaef9a0, L_0x55d44eaefad0, C4<0>, C4<0>;
L_0x55d44eaef480 .functor XOR 1, L_0x55d44eaef410, L_0x55d44eaefc50, C4<0>, C4<0>;
L_0x55d44eaef540 .functor AND 1, L_0x55d44eaef9a0, L_0x55d44eaefad0, C4<1>, C4<1>;
L_0x55d44eaef650 .functor AND 1, L_0x55d44eaef9a0, L_0x55d44eaefc50, C4<1>, C4<1>;
L_0x55d44eaef710 .functor OR 1, L_0x55d44eaef540, L_0x55d44eaef650, C4<0>, C4<0>;
L_0x55d44eaef820 .functor AND 1, L_0x55d44eaefc50, L_0x55d44eaefad0, C4<1>, C4<1>;
L_0x55d44eaef890 .functor OR 1, L_0x55d44eaef710, L_0x55d44eaef820, C4<0>, C4<0>;
v0x55d44d8288f0_0 .net *"_s0", 0 0, L_0x55d44eaef410;  1 drivers
v0x55d44d8289d0_0 .net *"_s10", 0 0, L_0x55d44eaef820;  1 drivers
v0x55d44d81bfa0_0 .net *"_s4", 0 0, L_0x55d44eaef540;  1 drivers
v0x55d44d81c090_0 .net *"_s6", 0 0, L_0x55d44eaef650;  1 drivers
v0x55d44d802000_0 .net *"_s8", 0 0, L_0x55d44eaef710;  1 drivers
v0x55d44d802130_0 .net "a", 0 0, L_0x55d44eaef9a0;  1 drivers
v0x55d44d7f56b0_0 .net "b", 0 0, L_0x55d44eaefad0;  1 drivers
v0x55d44d7f5770_0 .net "ca", 0 0, L_0x55d44eaef890;  1 drivers
v0x55d44d7f5830_0 .net "cin", 0 0, L_0x55d44eaefc50;  1 drivers
v0x55d44d7e8d60_0 .net "sum", 0 0, L_0x55d44eaef480;  1 drivers
S_0x55d44d7cc700 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d9059e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaefd80 .functor XOR 1, L_0x55d44eaf0220, L_0x55d44eaf03e0, C4<0>, C4<0>;
L_0x55d44eaefdf0 .functor XOR 1, L_0x55d44eaefd80, L_0x55d44eaf05a0, C4<0>, C4<0>;
L_0x55d44eaefe60 .functor AND 1, L_0x55d44eaf0220, L_0x55d44eaf03e0, C4<1>, C4<1>;
L_0x55d44eaefed0 .functor AND 1, L_0x55d44eaf0220, L_0x55d44eaf05a0, C4<1>, C4<1>;
L_0x55d44eaeff90 .functor OR 1, L_0x55d44eaefe60, L_0x55d44eaefed0, C4<0>, C4<0>;
L_0x55d44eaf00a0 .functor AND 1, L_0x55d44eaf05a0, L_0x55d44eaf03e0, C4<1>, C4<1>;
L_0x55d44eaf0110 .functor OR 1, L_0x55d44eaeff90, L_0x55d44eaf00a0, C4<0>, C4<0>;
v0x55d44d7cc880_0 .net *"_s0", 0 0, L_0x55d44eaefd80;  1 drivers
v0x55d44d7e8ec0_0 .net *"_s10", 0 0, L_0x55d44eaf00a0;  1 drivers
v0x55d44d7bfdb0_0 .net *"_s4", 0 0, L_0x55d44eaefe60;  1 drivers
v0x55d44d7bfea0_0 .net *"_s6", 0 0, L_0x55d44eaefed0;  1 drivers
v0x55d44d7b3460_0 .net *"_s8", 0 0, L_0x55d44eaeff90;  1 drivers
v0x55d44d7b3540_0 .net "a", 0 0, L_0x55d44eaf0220;  1 drivers
v0x55d44d7b3600_0 .net "b", 0 0, L_0x55d44eaf03e0;  1 drivers
v0x55d44d7994c0_0 .net "ca", 0 0, L_0x55d44eaf0110;  1 drivers
v0x55d44d799580_0 .net "cin", 0 0, L_0x55d44eaf05a0;  1 drivers
v0x55d44d78cb70_0 .net "sum", 0 0, L_0x55d44eaefdf0;  1 drivers
S_0x55d44d758b30 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44dc7afa0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d5dee50_0 .net "a", 3 0, L_0x55d44eaf3300;  1 drivers
v0x55d44d5c3f50_0 .net "b", 3 0, L_0x55d44eaf3430;  1 drivers
v0x55d44d5c4050_0 .net "ca", 3 0, L_0x55d44eaf3190;  1 drivers
v0x55d44d5b7600_0 .net "cin", 3 0, L_0x55d44eaf3560;  1 drivers
v0x55d44d5b76e0_0 .net "sum", 3 0, L_0x55d44eaf30f0;  1 drivers
L_0x55d44eaf1130 .part L_0x55d44eaf3300, 0, 1;
L_0x55d44eaf1260 .part L_0x55d44eaf3430, 0, 1;
L_0x55d44eaf1390 .part L_0x55d44eaf3560, 0, 1;
L_0x55d44eaf1960 .part L_0x55d44eaf3300, 1, 1;
L_0x55d44eaf1a90 .part L_0x55d44eaf3430, 1, 1;
L_0x55d44eaf1bc0 .part L_0x55d44eaf3560, 1, 1;
L_0x55d44eaf22c0 .part L_0x55d44eaf3300, 2, 1;
L_0x55d44eaf23f0 .part L_0x55d44eaf3430, 2, 1;
L_0x55d44eaf2570 .part L_0x55d44eaf3560, 2, 1;
L_0x55d44eaf2b40 .part L_0x55d44eaf3300, 3, 1;
L_0x55d44eaf2d00 .part L_0x55d44eaf3430, 3, 1;
L_0x55d44eaf2ec0 .part L_0x55d44eaf3560, 3, 1;
L_0x55d44eaf30f0 .concat8 [ 1 1 1 1], L_0x55d44eaf0c10, L_0x55d44eaf1530, L_0x55d44eaf1d60, L_0x55d44eaf2710;
L_0x55d44eaf3190 .concat8 [ 1 1 1 1], L_0x55d44eaf1020, L_0x55d44eaf1850, L_0x55d44eaf21b0, L_0x55d44eaf2a30;
S_0x55d44d74c1e0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d758b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaf0760 .functor XOR 1, L_0x55d44eaf1130, L_0x55d44eaf1260, C4<0>, C4<0>;
L_0x55d44eaf0c10 .functor XOR 1, L_0x55d44eaf0760, L_0x55d44eaf1390, C4<0>, C4<0>;
L_0x55d44eaf0cd0 .functor AND 1, L_0x55d44eaf1130, L_0x55d44eaf1260, C4<1>, C4<1>;
L_0x55d44eaf0de0 .functor AND 1, L_0x55d44eaf1130, L_0x55d44eaf1390, C4<1>, C4<1>;
L_0x55d44eaf0ea0 .functor OR 1, L_0x55d44eaf0cd0, L_0x55d44eaf0de0, C4<0>, C4<0>;
L_0x55d44eaf0fb0 .functor AND 1, L_0x55d44eaf1390, L_0x55d44eaf1260, C4<1>, C4<1>;
L_0x55d44eaf1020 .functor OR 1, L_0x55d44eaf0ea0, L_0x55d44eaf0fb0, C4<0>, C4<0>;
v0x55d44d7322c0_0 .net *"_s0", 0 0, L_0x55d44eaf0760;  1 drivers
v0x55d44d7323c0_0 .net *"_s10", 0 0, L_0x55d44eaf0fb0;  1 drivers
v0x55d44d7258f0_0 .net *"_s4", 0 0, L_0x55d44eaf0cd0;  1 drivers
v0x55d44d7259e0_0 .net *"_s6", 0 0, L_0x55d44eaf0de0;  1 drivers
v0x55d44d718fa0_0 .net *"_s8", 0 0, L_0x55d44eaf0ea0;  1 drivers
v0x55d44d7190d0_0 .net "a", 0 0, L_0x55d44eaf1130;  1 drivers
v0x55d44d6fc880_0 .net "b", 0 0, L_0x55d44eaf1260;  1 drivers
v0x55d44d6fc940_0 .net "ca", 0 0, L_0x55d44eaf1020;  1 drivers
v0x55d44d6fca00_0 .net "cin", 0 0, L_0x55d44eaf1390;  1 drivers
v0x55d44d6effc0_0 .net "sum", 0 0, L_0x55d44eaf0c10;  1 drivers
S_0x55d44d6e35e0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d758b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaf14c0 .functor XOR 1, L_0x55d44eaf1960, L_0x55d44eaf1a90, C4<0>, C4<0>;
L_0x55d44eaf1530 .functor XOR 1, L_0x55d44eaf14c0, L_0x55d44eaf1bc0, C4<0>, C4<0>;
L_0x55d44eaf15a0 .functor AND 1, L_0x55d44eaf1960, L_0x55d44eaf1a90, C4<1>, C4<1>;
L_0x55d44eaf1610 .functor AND 1, L_0x55d44eaf1960, L_0x55d44eaf1bc0, C4<1>, C4<1>;
L_0x55d44eaf16d0 .functor OR 1, L_0x55d44eaf15a0, L_0x55d44eaf1610, C4<0>, C4<0>;
L_0x55d44eaf17e0 .functor AND 1, L_0x55d44eaf1bc0, L_0x55d44eaf1a90, C4<1>, C4<1>;
L_0x55d44eaf1850 .functor OR 1, L_0x55d44eaf16d0, L_0x55d44eaf17e0, C4<0>, C4<0>;
v0x55d44d6c9640_0 .net *"_s0", 0 0, L_0x55d44eaf14c0;  1 drivers
v0x55d44d6c9700_0 .net *"_s10", 0 0, L_0x55d44eaf17e0;  1 drivers
v0x55d44d6c97e0_0 .net *"_s4", 0 0, L_0x55d44eaf15a0;  1 drivers
v0x55d44d6bccf0_0 .net *"_s6", 0 0, L_0x55d44eaf1610;  1 drivers
v0x55d44d6bcdd0_0 .net *"_s8", 0 0, L_0x55d44eaf16d0;  1 drivers
v0x55d44d6b03a0_0 .net "a", 0 0, L_0x55d44eaf1960;  1 drivers
v0x55d44d6b0460_0 .net "b", 0 0, L_0x55d44eaf1a90;  1 drivers
v0x55d44d6b0520_0 .net "ca", 0 0, L_0x55d44eaf1850;  1 drivers
v0x55d44d695600_0 .net "cin", 0 0, L_0x55d44eaf1bc0;  1 drivers
v0x55d44d695750_0 .net "sum", 0 0, L_0x55d44eaf1530;  1 drivers
S_0x55d44d688cb0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d758b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaf1cf0 .functor XOR 1, L_0x55d44eaf22c0, L_0x55d44eaf23f0, C4<0>, C4<0>;
L_0x55d44eaf1d60 .functor XOR 1, L_0x55d44eaf1cf0, L_0x55d44eaf2570, C4<0>, C4<0>;
L_0x55d44eaf1e20 .functor AND 1, L_0x55d44eaf22c0, L_0x55d44eaf23f0, C4<1>, C4<1>;
L_0x55d44eaf1f30 .functor AND 1, L_0x55d44eaf22c0, L_0x55d44eaf2570, C4<1>, C4<1>;
L_0x55d44eaf1ff0 .functor OR 1, L_0x55d44eaf1e20, L_0x55d44eaf1f30, C4<0>, C4<0>;
L_0x55d44eaf2100 .functor AND 1, L_0x55d44eaf2570, L_0x55d44eaf23f0, C4<1>, C4<1>;
L_0x55d44eaf21b0 .functor OR 1, L_0x55d44eaf1ff0, L_0x55d44eaf2100, C4<0>, C4<0>;
v0x55d44d67c360_0 .net *"_s0", 0 0, L_0x55d44eaf1cf0;  1 drivers
v0x55d44d67c440_0 .net *"_s10", 0 0, L_0x55d44eaf2100;  1 drivers
v0x55d44d6623c0_0 .net *"_s4", 0 0, L_0x55d44eaf1e20;  1 drivers
v0x55d44d6624b0_0 .net *"_s6", 0 0, L_0x55d44eaf1f30;  1 drivers
v0x55d44d655a70_0 .net *"_s8", 0 0, L_0x55d44eaf1ff0;  1 drivers
v0x55d44d655ba0_0 .net "a", 0 0, L_0x55d44eaf22c0;  1 drivers
v0x55d44d649120_0 .net "b", 0 0, L_0x55d44eaf23f0;  1 drivers
v0x55d44d6491e0_0 .net "ca", 0 0, L_0x55d44eaf21b0;  1 drivers
v0x55d44d6492a0_0 .net "cin", 0 0, L_0x55d44eaf2570;  1 drivers
v0x55d44d62b1d0_0 .net "sum", 0 0, L_0x55d44eaf1d60;  1 drivers
S_0x55d44d61e880 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d758b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaf26a0 .functor XOR 1, L_0x55d44eaf2b40, L_0x55d44eaf2d00, C4<0>, C4<0>;
L_0x55d44eaf2710 .functor XOR 1, L_0x55d44eaf26a0, L_0x55d44eaf2ec0, C4<0>, C4<0>;
L_0x55d44eaf2780 .functor AND 1, L_0x55d44eaf2b40, L_0x55d44eaf2d00, C4<1>, C4<1>;
L_0x55d44eaf27f0 .functor AND 1, L_0x55d44eaf2b40, L_0x55d44eaf2ec0, C4<1>, C4<1>;
L_0x55d44eaf28b0 .functor OR 1, L_0x55d44eaf2780, L_0x55d44eaf27f0, C4<0>, C4<0>;
L_0x55d44eaf29c0 .functor AND 1, L_0x55d44eaf2ec0, L_0x55d44eaf2d00, C4<1>, C4<1>;
L_0x55d44eaf2a30 .functor OR 1, L_0x55d44eaf28b0, L_0x55d44eaf29c0, C4<0>, C4<0>;
v0x55d44d61ea00_0 .net *"_s0", 0 0, L_0x55d44eaf26a0;  1 drivers
v0x55d44d62b330_0 .net *"_s10", 0 0, L_0x55d44eaf29c0;  1 drivers
v0x55d44d611f30_0 .net *"_s4", 0 0, L_0x55d44eaf2780;  1 drivers
v0x55d44d612020_0 .net *"_s6", 0 0, L_0x55d44eaf27f0;  1 drivers
v0x55d44d5f7f90_0 .net *"_s8", 0 0, L_0x55d44eaf28b0;  1 drivers
v0x55d44d5f8070_0 .net "a", 0 0, L_0x55d44eaf2b40;  1 drivers
v0x55d44d5f8130_0 .net "b", 0 0, L_0x55d44eaf2d00;  1 drivers
v0x55d44d5eb640_0 .net "ca", 0 0, L_0x55d44eaf2a30;  1 drivers
v0x55d44d5eb700_0 .net "cin", 0 0, L_0x55d44eaf2ec0;  1 drivers
v0x55d44d5decf0_0 .net "sum", 0 0, L_0x55d44eaf2710;  1 drivers
S_0x55d44d527bb0 .scope module, "a_1" "sixtyBitAdder" 10 11, 5 3 0, S_0x55d44e1cbfc0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f865d713a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44e7188f0_0 .net/2u *"_s2", 0 0, L_0x7f865d713a80;  1 drivers
L_0x7f865d713ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44e7189f0_0 .net/2u *"_s6", 0 0, L_0x7f865d713ac8;  1 drivers
v0x55d44e718ad0_0 .net "a", 64 0, L_0x55d44eb20f80;  1 drivers
v0x55d44e718b90_0 .net "b", 64 0, L_0x55d44eb21070;  1 drivers
v0x55d44e718c70_0 .net "ca", 64 0, L_0x55d44eb20da0;  1 drivers
v0x55d44e718da0_0 .net "cin", 64 0, L_0x55d44eb21110;  1 drivers
v0x55d44e718e80_0 .net "sum", 64 0, L_0x55d44eb20c10;  1 drivers
L_0x55d44eb0a830 .part L_0x55d44eb20f80, 0, 32;
L_0x55d44eb0a8d0 .part L_0x55d44eb21070, 0, 32;
L_0x55d44eb0a970 .part L_0x55d44eb21110, 0, 32;
L_0x55d44eb20940 .part L_0x55d44eb20f80, 32, 32;
L_0x55d44eb20a30 .part L_0x55d44eb21070, 32, 32;
L_0x55d44eb20b20 .part L_0x55d44eb21110, 32, 32;
L_0x55d44eb20c10 .concat8 [ 32 32 1 0], L_0x55d44eb0a560, L_0x55d44eb20670, L_0x7f865d713ac8;
L_0x55d44eb20da0 .concat8 [ 1 32 32 0], L_0x7f865d713a80, L_0x55d44eb0a6a0, L_0x55d44eb207b0;
S_0x55d44d51b260 .scope module, "FA_0" "thirtBitAdder" 5 13, 6 3 0, S_0x55d44d527bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44da404c0_0 .net "a", 31 0, L_0x55d44eb0a830;  1 drivers
v0x55d44d7cff60_0 .net "b", 31 0, L_0x55d44eb0a8d0;  1 drivers
v0x55d44d7d0040_0 .net "ca", 31 0, L_0x55d44eb0a6a0;  1 drivers
v0x55d44d7d0100_0 .net "cin", 31 0, L_0x55d44eb0a970;  1 drivers
v0x55d44d48e880_0 .net "sum", 31 0, L_0x55d44eb0a560;  1 drivers
L_0x55d44eaff440 .part L_0x55d44eb0a830, 0, 16;
L_0x55d44eaff4e0 .part L_0x55d44eb0a8d0, 0, 16;
L_0x55d44eaff580 .part L_0x55d44eb0a970, 0, 16;
L_0x55d44eb0a250 .part L_0x55d44eb0a830, 16, 16;
L_0x55d44eb0a340 .part L_0x55d44eb0a8d0, 16, 16;
L_0x55d44eb0a430 .part L_0x55d44eb0a970, 16, 16;
L_0x55d44eb0a560 .concat8 [ 16 16 0 0], L_0x55d44eaff140, L_0x55d44eb09f50;
L_0x55d44eb0a6a0 .concat8 [ 16 16 0 0], L_0x55d44eaff1e0, L_0x55d44eb09ff0;
S_0x55d44d50e910 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44d51b260;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44e1eb370_0 .net "a", 15 0, L_0x55d44eaff440;  1 drivers
v0x55d44e1de8a0_0 .net "b", 15 0, L_0x55d44eaff4e0;  1 drivers
v0x55d44e1de980_0 .net "ca", 15 0, L_0x55d44eaff1e0;  1 drivers
v0x55d44e1dea40_0 .net "cin", 15 0, L_0x55d44eaff580;  1 drivers
v0x55d44e1c48f0_0 .net "sum", 15 0, L_0x55d44eaff140;  1 drivers
L_0x55d44eaf6f50 .part L_0x55d44eaff440, 0, 4;
L_0x55d44eaf6ff0 .part L_0x55d44eaff4e0, 0, 4;
L_0x55d44eaf7090 .part L_0x55d44eaff580, 0, 4;
L_0x55d44eaf98e0 .part L_0x55d44eaff440, 4, 4;
L_0x55d44eaf99d0 .part L_0x55d44eaff4e0, 4, 4;
L_0x55d44eaf9ac0 .part L_0x55d44eaff580, 4, 4;
L_0x55d44eafc3a0 .part L_0x55d44eaff440, 8, 4;
L_0x55d44eafc440 .part L_0x55d44eaff4e0, 8, 4;
L_0x55d44eafc530 .part L_0x55d44eaff580, 8, 4;
L_0x55d44eafed40 .part L_0x55d44eaff440, 12, 4;
L_0x55d44eafee70 .part L_0x55d44eaff4e0, 12, 4;
L_0x55d44eafefa0 .part L_0x55d44eaff580, 12, 4;
L_0x55d44eaff140 .concat8 [ 4 4 4 4], L_0x55d44eaf6d40, L_0x55d44eaf96d0, L_0x55d44eafc190, L_0x55d44eafeb30;
L_0x55d44eaff1e0 .concat8 [ 4 4 4 4], L_0x55d44eaf6de0, L_0x55d44eaf9770, L_0x55d44eafc230, L_0x55d44eafebd0;
S_0x55d44d4f3b70 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44d50e910;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d37b640_0 .net "a", 3 0, L_0x55d44eaf6f50;  1 drivers
v0x55d44d37b740_0 .net "b", 3 0, L_0x55d44eaf6ff0;  1 drivers
v0x55d44d36ecf0_0 .net "ca", 3 0, L_0x55d44eaf6de0;  1 drivers
v0x55d44d36edb0_0 .net "cin", 3 0, L_0x55d44eaf7090;  1 drivers
v0x55d44d36ee90_0 .net "sum", 3 0, L_0x55d44eaf6d40;  1 drivers
L_0x55d44eaf4d00 .part L_0x55d44eaf6f50, 0, 1;
L_0x55d44eaf4e30 .part L_0x55d44eaf6ff0, 0, 1;
L_0x55d44eaf4f60 .part L_0x55d44eaf7090, 0, 1;
L_0x55d44eaf5570 .part L_0x55d44eaf6f50, 1, 1;
L_0x55d44eaf56a0 .part L_0x55d44eaf6ff0, 1, 1;
L_0x55d44eaf57d0 .part L_0x55d44eaf7090, 1, 1;
L_0x55d44eaf5f10 .part L_0x55d44eaf6f50, 2, 1;
L_0x55d44eaf6040 .part L_0x55d44eaf6ff0, 2, 1;
L_0x55d44eaf61c0 .part L_0x55d44eaf7090, 2, 1;
L_0x55d44eaf6790 .part L_0x55d44eaf6f50, 3, 1;
L_0x55d44eaf6950 .part L_0x55d44eaf6ff0, 3, 1;
L_0x55d44eaf6b10 .part L_0x55d44eaf7090, 3, 1;
L_0x55d44eaf6d40 .concat8 [ 1 1 1 1], L_0x55d44eaf3080, L_0x55d44eaf5100, L_0x55d44eaf59b0, L_0x55d44eaf6360;
L_0x55d44eaf6de0 .concat8 [ 1 1 1 1], L_0x55d44eaf4bf0, L_0x55d44eaf5460, L_0x55d44eaf5e00, L_0x55d44eaf6680;
S_0x55d44d4e7220 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d4f3b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaf3690 .functor XOR 1, L_0x55d44eaf4d00, L_0x55d44eaf4e30, C4<0>, C4<0>;
L_0x55d44eaf3080 .functor XOR 1, L_0x55d44eaf3690, L_0x55d44eaf4f60, C4<0>, C4<0>;
L_0x55d44eaf48a0 .functor AND 1, L_0x55d44eaf4d00, L_0x55d44eaf4e30, C4<1>, C4<1>;
L_0x55d44eaf49b0 .functor AND 1, L_0x55d44eaf4d00, L_0x55d44eaf4f60, C4<1>, C4<1>;
L_0x55d44eaf4a70 .functor OR 1, L_0x55d44eaf48a0, L_0x55d44eaf49b0, C4<0>, C4<0>;
L_0x55d44eaf4b80 .functor AND 1, L_0x55d44eaf4f60, L_0x55d44eaf4e30, C4<1>, C4<1>;
L_0x55d44eaf4bf0 .functor OR 1, L_0x55d44eaf4a70, L_0x55d44eaf4b80, C4<0>, C4<0>;
v0x55d44d4da950_0 .net *"_s0", 0 0, L_0x55d44eaf3690;  1 drivers
v0x55d44d4daa50_0 .net *"_s10", 0 0, L_0x55d44eaf4b80;  1 drivers
v0x55d44d4c0920_0 .net *"_s4", 0 0, L_0x55d44eaf48a0;  1 drivers
v0x55d44d4c09e0_0 .net *"_s6", 0 0, L_0x55d44eaf49b0;  1 drivers
v0x55d44d4c0ac0_0 .net *"_s8", 0 0, L_0x55d44eaf4a70;  1 drivers
v0x55d44d4b3fd0_0 .net "a", 0 0, L_0x55d44eaf4d00;  1 drivers
v0x55d44d4b4070_0 .net "b", 0 0, L_0x55d44eaf4e30;  1 drivers
v0x55d44d4b4130_0 .net "ca", 0 0, L_0x55d44eaf4bf0;  1 drivers
v0x55d44d4a7680_0 .net "cin", 0 0, L_0x55d44eaf4f60;  1 drivers
v0x55d44d4a77b0_0 .net "sum", 0 0, L_0x55d44eaf3080;  1 drivers
S_0x55d44d48b020 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d4f3b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaf5090 .functor XOR 1, L_0x55d44eaf5570, L_0x55d44eaf56a0, C4<0>, C4<0>;
L_0x55d44eaf5100 .functor XOR 1, L_0x55d44eaf5090, L_0x55d44eaf57d0, C4<0>, C4<0>;
L_0x55d44eaf5170 .functor AND 1, L_0x55d44eaf5570, L_0x55d44eaf56a0, C4<1>, C4<1>;
L_0x55d44eaf51e0 .functor AND 1, L_0x55d44eaf5570, L_0x55d44eaf57d0, C4<1>, C4<1>;
L_0x55d44eaf52a0 .functor OR 1, L_0x55d44eaf5170, L_0x55d44eaf51e0, C4<0>, C4<0>;
L_0x55d44eaf53b0 .functor AND 1, L_0x55d44eaf57d0, L_0x55d44eaf56a0, C4<1>, C4<1>;
L_0x55d44eaf5460 .functor OR 1, L_0x55d44eaf52a0, L_0x55d44eaf53b0, C4<0>, C4<0>;
v0x55d44d47e750_0 .net *"_s0", 0 0, L_0x55d44eaf5090;  1 drivers
v0x55d44d47e810_0 .net *"_s10", 0 0, L_0x55d44eaf53b0;  1 drivers
v0x55d44d471d80_0 .net *"_s4", 0 0, L_0x55d44eaf5170;  1 drivers
v0x55d44d471e50_0 .net *"_s6", 0 0, L_0x55d44eaf51e0;  1 drivers
v0x55d44d457de0_0 .net *"_s8", 0 0, L_0x55d44eaf52a0;  1 drivers
v0x55d44d457f10_0 .net "a", 0 0, L_0x55d44eaf5570;  1 drivers
v0x55d44d44b490_0 .net "b", 0 0, L_0x55d44eaf56a0;  1 drivers
v0x55d44d44b550_0 .net "ca", 0 0, L_0x55d44eaf5460;  1 drivers
v0x55d44d44b610_0 .net "cin", 0 0, L_0x55d44eaf57d0;  1 drivers
v0x55d44d43eb40_0 .net "sum", 0 0, L_0x55d44eaf5100;  1 drivers
S_0x55d44d423da0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d4f3b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaf5940 .functor XOR 1, L_0x55d44eaf5f10, L_0x55d44eaf6040, C4<0>, C4<0>;
L_0x55d44eaf59b0 .functor XOR 1, L_0x55d44eaf5940, L_0x55d44eaf61c0, C4<0>, C4<0>;
L_0x55d44eaf5a70 .functor AND 1, L_0x55d44eaf5f10, L_0x55d44eaf6040, C4<1>, C4<1>;
L_0x55d44eaf5b80 .functor AND 1, L_0x55d44eaf5f10, L_0x55d44eaf61c0, C4<1>, C4<1>;
L_0x55d44eaf5c40 .functor OR 1, L_0x55d44eaf5a70, L_0x55d44eaf5b80, C4<0>, C4<0>;
L_0x55d44eaf5d50 .functor AND 1, L_0x55d44eaf61c0, L_0x55d44eaf6040, C4<1>, C4<1>;
L_0x55d44eaf5e00 .functor OR 1, L_0x55d44eaf5c40, L_0x55d44eaf5d50, C4<0>, C4<0>;
v0x55d44d43eca0_0 .net *"_s0", 0 0, L_0x55d44eaf5940;  1 drivers
v0x55d44d417450_0 .net *"_s10", 0 0, L_0x55d44eaf5d50;  1 drivers
v0x55d44d417530_0 .net *"_s4", 0 0, L_0x55d44eaf5a70;  1 drivers
v0x55d44d40ab00_0 .net *"_s6", 0 0, L_0x55d44eaf5b80;  1 drivers
v0x55d44d40abe0_0 .net *"_s8", 0 0, L_0x55d44eaf5c40;  1 drivers
v0x55d44d3f0b60_0 .net "a", 0 0, L_0x55d44eaf5f10;  1 drivers
v0x55d44d3f0c20_0 .net "b", 0 0, L_0x55d44eaf6040;  1 drivers
v0x55d44d3f0ce0_0 .net "ca", 0 0, L_0x55d44eaf5e00;  1 drivers
v0x55d44d3e4210_0 .net "cin", 0 0, L_0x55d44eaf61c0;  1 drivers
v0x55d44d3e4360_0 .net "sum", 0 0, L_0x55d44eaf59b0;  1 drivers
S_0x55d44d3d78c0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d4f3b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaf62f0 .functor XOR 1, L_0x55d44eaf6790, L_0x55d44eaf6950, C4<0>, C4<0>;
L_0x55d44eaf6360 .functor XOR 1, L_0x55d44eaf62f0, L_0x55d44eaf6b10, C4<0>, C4<0>;
L_0x55d44eaf63d0 .functor AND 1, L_0x55d44eaf6790, L_0x55d44eaf6950, C4<1>, C4<1>;
L_0x55d44eaf6440 .functor AND 1, L_0x55d44eaf6790, L_0x55d44eaf6b10, C4<1>, C4<1>;
L_0x55d44eaf6500 .functor OR 1, L_0x55d44eaf63d0, L_0x55d44eaf6440, C4<0>, C4<0>;
L_0x55d44eaf6610 .functor AND 1, L_0x55d44eaf6b10, L_0x55d44eaf6950, C4<1>, C4<1>;
L_0x55d44eaf6680 .functor OR 1, L_0x55d44eaf6500, L_0x55d44eaf6610, C4<0>, C4<0>;
v0x55d44d3d7a40_0 .net *"_s0", 0 0, L_0x55d44eaf62f0;  1 drivers
v0x55d44d3bb1d0_0 .net *"_s10", 0 0, L_0x55d44eaf6610;  1 drivers
v0x55d44d3bb2b0_0 .net *"_s4", 0 0, L_0x55d44eaf63d0;  1 drivers
v0x55d44d3ae880_0 .net *"_s6", 0 0, L_0x55d44eaf6440;  1 drivers
v0x55d44d3ae960_0 .net *"_s8", 0 0, L_0x55d44eaf6500;  1 drivers
v0x55d44d3a1f30_0 .net "a", 0 0, L_0x55d44eaf6790;  1 drivers
v0x55d44d3a1ff0_0 .net "b", 0 0, L_0x55d44eaf6950;  1 drivers
v0x55d44d3a20b0_0 .net "ca", 0 0, L_0x55d44eaf6680;  1 drivers
v0x55d44d387f90_0 .net "cin", 0 0, L_0x55d44eaf6b10;  1 drivers
v0x55d44d3880e0_0 .net "sum", 0 0, L_0x55d44eaf6360;  1 drivers
S_0x55d44d353f50 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44d50e910;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e560cb0_0 .net "a", 3 0, L_0x55d44eaf98e0;  1 drivers
v0x55d44e560db0_0 .net "b", 3 0, L_0x55d44eaf99d0;  1 drivers
v0x55d44e554360_0 .net "ca", 3 0, L_0x55d44eaf9770;  1 drivers
v0x55d44e554420_0 .net "cin", 3 0, L_0x55d44eaf9ac0;  1 drivers
v0x55d44e554500_0 .net "sum", 3 0, L_0x55d44eaf96d0;  1 drivers
L_0x55d44eaf7690 .part L_0x55d44eaf98e0, 0, 1;
L_0x55d44eaf77c0 .part L_0x55d44eaf99d0, 0, 1;
L_0x55d44eaf78f0 .part L_0x55d44eaf9ac0, 0, 1;
L_0x55d44eaf7f00 .part L_0x55d44eaf98e0, 1, 1;
L_0x55d44eaf8030 .part L_0x55d44eaf99d0, 1, 1;
L_0x55d44eaf8160 .part L_0x55d44eaf9ac0, 1, 1;
L_0x55d44eaf88a0 .part L_0x55d44eaf98e0, 2, 1;
L_0x55d44eaf89d0 .part L_0x55d44eaf99d0, 2, 1;
L_0x55d44eaf8b50 .part L_0x55d44eaf9ac0, 2, 1;
L_0x55d44eaf9120 .part L_0x55d44eaf98e0, 3, 1;
L_0x55d44eaf92e0 .part L_0x55d44eaf99d0, 3, 1;
L_0x55d44eaf94a0 .part L_0x55d44eaf9ac0, 3, 1;
L_0x55d44eaf96d0 .concat8 [ 1 1 1 1], L_0x55d44eaf7130, L_0x55d44eaf7a90, L_0x55d44eaf8340, L_0x55d44eaf8cf0;
L_0x55d44eaf9770 .concat8 [ 1 1 1 1], L_0x55d44eaf7580, L_0x55d44eaf7df0, L_0x55d44eaf8790, L_0x55d44eaf9010;
S_0x55d44d347600 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d353f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaf6cd0 .functor XOR 1, L_0x55d44eaf7690, L_0x55d44eaf77c0, C4<0>, C4<0>;
L_0x55d44eaf7130 .functor XOR 1, L_0x55d44eaf6cd0, L_0x55d44eaf78f0, C4<0>, C4<0>;
L_0x55d44eaf71f0 .functor AND 1, L_0x55d44eaf7690, L_0x55d44eaf77c0, C4<1>, C4<1>;
L_0x55d44eaf7300 .functor AND 1, L_0x55d44eaf7690, L_0x55d44eaf78f0, C4<1>, C4<1>;
L_0x55d44eaf73c0 .functor OR 1, L_0x55d44eaf71f0, L_0x55d44eaf7300, C4<0>, C4<0>;
L_0x55d44eaf74d0 .functor AND 1, L_0x55d44eaf78f0, L_0x55d44eaf77c0, C4<1>, C4<1>;
L_0x55d44eaf7580 .functor OR 1, L_0x55d44eaf73c0, L_0x55d44eaf74d0, C4<0>, C4<0>;
v0x55d44d33ad30_0 .net *"_s0", 0 0, L_0x55d44eaf6cd0;  1 drivers
v0x55d44d33ae10_0 .net *"_s10", 0 0, L_0x55d44eaf74d0;  1 drivers
v0x55d44d320d10_0 .net *"_s4", 0 0, L_0x55d44eaf71f0;  1 drivers
v0x55d44d320e00_0 .net *"_s6", 0 0, L_0x55d44eaf7300;  1 drivers
v0x55d44d3143c0_0 .net *"_s8", 0 0, L_0x55d44eaf73c0;  1 drivers
v0x55d44d3144f0_0 .net "a", 0 0, L_0x55d44eaf7690;  1 drivers
v0x55d44d307a70_0 .net "b", 0 0, L_0x55d44eaf77c0;  1 drivers
v0x55d44d307b30_0 .net "ca", 0 0, L_0x55d44eaf7580;  1 drivers
v0x55d44d307bf0_0 .net "cin", 0 0, L_0x55d44eaf78f0;  1 drivers
v0x55d44e6703a0_0 .net "sum", 0 0, L_0x55d44eaf7130;  1 drivers
S_0x55d44e6639c0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d353f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaf7a20 .functor XOR 1, L_0x55d44eaf7f00, L_0x55d44eaf8030, C4<0>, C4<0>;
L_0x55d44eaf7a90 .functor XOR 1, L_0x55d44eaf7a20, L_0x55d44eaf8160, C4<0>, C4<0>;
L_0x55d44eaf7b00 .functor AND 1, L_0x55d44eaf7f00, L_0x55d44eaf8030, C4<1>, C4<1>;
L_0x55d44eaf7b70 .functor AND 1, L_0x55d44eaf7f00, L_0x55d44eaf8160, C4<1>, C4<1>;
L_0x55d44eaf7c30 .functor OR 1, L_0x55d44eaf7b00, L_0x55d44eaf7b70, C4<0>, C4<0>;
L_0x55d44eaf7d40 .functor AND 1, L_0x55d44eaf8160, L_0x55d44eaf8030, C4<1>, C4<1>;
L_0x55d44eaf7df0 .functor OR 1, L_0x55d44eaf7c30, L_0x55d44eaf7d40, C4<0>, C4<0>;
v0x55d44e657070_0 .net *"_s0", 0 0, L_0x55d44eaf7a20;  1 drivers
v0x55d44e657130_0 .net *"_s10", 0 0, L_0x55d44eaf7d40;  1 drivers
v0x55d44e657210_0 .net *"_s4", 0 0, L_0x55d44eaf7b00;  1 drivers
v0x55d44e63d0d0_0 .net *"_s6", 0 0, L_0x55d44eaf7b70;  1 drivers
v0x55d44e63d1b0_0 .net *"_s8", 0 0, L_0x55d44eaf7c30;  1 drivers
v0x55d44e630780_0 .net "a", 0 0, L_0x55d44eaf7f00;  1 drivers
v0x55d44e630840_0 .net "b", 0 0, L_0x55d44eaf8030;  1 drivers
v0x55d44e630900_0 .net "ca", 0 0, L_0x55d44eaf7df0;  1 drivers
v0x55d44e623e30_0 .net "cin", 0 0, L_0x55d44eaf8160;  1 drivers
v0x55d44e623f80_0 .net "sum", 0 0, L_0x55d44eaf7a90;  1 drivers
S_0x55d44e609090 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d353f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaf82d0 .functor XOR 1, L_0x55d44eaf88a0, L_0x55d44eaf89d0, C4<0>, C4<0>;
L_0x55d44eaf8340 .functor XOR 1, L_0x55d44eaf82d0, L_0x55d44eaf8b50, C4<0>, C4<0>;
L_0x55d44eaf8400 .functor AND 1, L_0x55d44eaf88a0, L_0x55d44eaf89d0, C4<1>, C4<1>;
L_0x55d44eaf8510 .functor AND 1, L_0x55d44eaf88a0, L_0x55d44eaf8b50, C4<1>, C4<1>;
L_0x55d44eaf85d0 .functor OR 1, L_0x55d44eaf8400, L_0x55d44eaf8510, C4<0>, C4<0>;
L_0x55d44eaf86e0 .functor AND 1, L_0x55d44eaf8b50, L_0x55d44eaf89d0, C4<1>, C4<1>;
L_0x55d44eaf8790 .functor OR 1, L_0x55d44eaf85d0, L_0x55d44eaf86e0, C4<0>, C4<0>;
v0x55d44e5fc740_0 .net *"_s0", 0 0, L_0x55d44eaf82d0;  1 drivers
v0x55d44e5fc820_0 .net *"_s10", 0 0, L_0x55d44eaf86e0;  1 drivers
v0x55d44e5efdf0_0 .net *"_s4", 0 0, L_0x55d44eaf8400;  1 drivers
v0x55d44e5efee0_0 .net *"_s6", 0 0, L_0x55d44eaf8510;  1 drivers
v0x55d44e5d5e50_0 .net *"_s8", 0 0, L_0x55d44eaf85d0;  1 drivers
v0x55d44e5d5f30_0 .net "a", 0 0, L_0x55d44eaf88a0;  1 drivers
v0x55d44e5d5ff0_0 .net "b", 0 0, L_0x55d44eaf89d0;  1 drivers
v0x55d44e5c9500_0 .net "ca", 0 0, L_0x55d44eaf8790;  1 drivers
v0x55d44e5c95c0_0 .net "cin", 0 0, L_0x55d44eaf8b50;  1 drivers
v0x55d44e5c9680_0 .net "sum", 0 0, L_0x55d44eaf8340;  1 drivers
S_0x55d44e5bcbb0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d353f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaf8c80 .functor XOR 1, L_0x55d44eaf9120, L_0x55d44eaf92e0, C4<0>, C4<0>;
L_0x55d44eaf8cf0 .functor XOR 1, L_0x55d44eaf8c80, L_0x55d44eaf94a0, C4<0>, C4<0>;
L_0x55d44eaf8d60 .functor AND 1, L_0x55d44eaf9120, L_0x55d44eaf92e0, C4<1>, C4<1>;
L_0x55d44eaf8dd0 .functor AND 1, L_0x55d44eaf9120, L_0x55d44eaf94a0, C4<1>, C4<1>;
L_0x55d44eaf8e90 .functor OR 1, L_0x55d44eaf8d60, L_0x55d44eaf8dd0, C4<0>, C4<0>;
L_0x55d44eaf8fa0 .functor AND 1, L_0x55d44eaf94a0, L_0x55d44eaf92e0, C4<1>, C4<1>;
L_0x55d44eaf9010 .functor OR 1, L_0x55d44eaf8e90, L_0x55d44eaf8fa0, C4<0>, C4<0>;
v0x55d44e5bcd30_0 .net *"_s0", 0 0, L_0x55d44eaf8c80;  1 drivers
v0x55d44e5a0840_0 .net *"_s10", 0 0, L_0x55d44eaf8fa0;  1 drivers
v0x55d44e5a0920_0 .net *"_s4", 0 0, L_0x55d44eaf8d60;  1 drivers
v0x55d44e5a09e0_0 .net *"_s6", 0 0, L_0x55d44eaf8dd0;  1 drivers
v0x55d44e593ef0_0 .net *"_s8", 0 0, L_0x55d44eaf8e90;  1 drivers
v0x55d44e594020_0 .net "a", 0 0, L_0x55d44eaf9120;  1 drivers
v0x55d44e5875a0_0 .net "b", 0 0, L_0x55d44eaf92e0;  1 drivers
v0x55d44e587660_0 .net "ca", 0 0, L_0x55d44eaf9010;  1 drivers
v0x55d44e587720_0 .net "cin", 0 0, L_0x55d44eaf94a0;  1 drivers
v0x55d44e56d690_0 .net "sum", 0 0, L_0x55d44eaf8cf0;  1 drivers
S_0x55d44e5395c0 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44d50e910;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e3b3720_0 .net "a", 3 0, L_0x55d44eafc3a0;  1 drivers
v0x55d44e3b3820_0 .net "b", 3 0, L_0x55d44eafc440;  1 drivers
v0x55d44e398980_0 .net "ca", 3 0, L_0x55d44eafc230;  1 drivers
v0x55d44e398a40_0 .net "cin", 3 0, L_0x55d44eafc530;  1 drivers
v0x55d44e398b20_0 .net "sum", 3 0, L_0x55d44eafc190;  1 drivers
L_0x55d44eafa150 .part L_0x55d44eafc3a0, 0, 1;
L_0x55d44eafa280 .part L_0x55d44eafc440, 0, 1;
L_0x55d44eafa3b0 .part L_0x55d44eafc530, 0, 1;
L_0x55d44eafa9c0 .part L_0x55d44eafc3a0, 1, 1;
L_0x55d44eafaaf0 .part L_0x55d44eafc440, 1, 1;
L_0x55d44eafac20 .part L_0x55d44eafc530, 1, 1;
L_0x55d44eafb360 .part L_0x55d44eafc3a0, 2, 1;
L_0x55d44eafb490 .part L_0x55d44eafc440, 2, 1;
L_0x55d44eafb610 .part L_0x55d44eafc530, 2, 1;
L_0x55d44eafbbe0 .part L_0x55d44eafc3a0, 3, 1;
L_0x55d44eafbda0 .part L_0x55d44eafc440, 3, 1;
L_0x55d44eafbf60 .part L_0x55d44eafc530, 3, 1;
L_0x55d44eafc190 .concat8 [ 1 1 1 1], L_0x55d44eaf9bf0, L_0x55d44eafa550, L_0x55d44eafae00, L_0x55d44eafb7b0;
L_0x55d44eafc230 .concat8 [ 1 1 1 1], L_0x55d44eafa040, L_0x55d44eafa8b0, L_0x55d44eafb250, L_0x55d44eafbad0;
S_0x55d44e52ccf0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e5395c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaf9660 .functor XOR 1, L_0x55d44eafa150, L_0x55d44eafa280, C4<0>, C4<0>;
L_0x55d44eaf9bf0 .functor XOR 1, L_0x55d44eaf9660, L_0x55d44eafa3b0, C4<0>, C4<0>;
L_0x55d44eaf9cb0 .functor AND 1, L_0x55d44eafa150, L_0x55d44eafa280, C4<1>, C4<1>;
L_0x55d44eaf9dc0 .functor AND 1, L_0x55d44eafa150, L_0x55d44eafa3b0, C4<1>, C4<1>;
L_0x55d44eaf9e80 .functor OR 1, L_0x55d44eaf9cb0, L_0x55d44eaf9dc0, C4<0>, C4<0>;
L_0x55d44eaf9f90 .functor AND 1, L_0x55d44eafa3b0, L_0x55d44eafa280, C4<1>, C4<1>;
L_0x55d44eafa040 .functor OR 1, L_0x55d44eaf9e80, L_0x55d44eaf9f90, C4<0>, C4<0>;
v0x55d44e5203a0_0 .net *"_s0", 0 0, L_0x55d44eaf9660;  1 drivers
v0x55d44e520460_0 .net *"_s10", 0 0, L_0x55d44eaf9f90;  1 drivers
v0x55d44e506380_0 .net *"_s4", 0 0, L_0x55d44eaf9cb0;  1 drivers
v0x55d44e506450_0 .net *"_s6", 0 0, L_0x55d44eaf9dc0;  1 drivers
v0x55d44e4f9a30_0 .net *"_s8", 0 0, L_0x55d44eaf9e80;  1 drivers
v0x55d44e4f9b60_0 .net "a", 0 0, L_0x55d44eafa150;  1 drivers
v0x55d44e4ed0e0_0 .net "b", 0 0, L_0x55d44eafa280;  1 drivers
v0x55d44e4ed1a0_0 .net "ca", 0 0, L_0x55d44eafa040;  1 drivers
v0x55d44e4ed260_0 .net "cin", 0 0, L_0x55d44eafa3b0;  1 drivers
v0x55d44e4d0550_0 .net "sum", 0 0, L_0x55d44eaf9bf0;  1 drivers
S_0x55d44e4c3c00 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e5395c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eafa4e0 .functor XOR 1, L_0x55d44eafa9c0, L_0x55d44eafaaf0, C4<0>, C4<0>;
L_0x55d44eafa550 .functor XOR 1, L_0x55d44eafa4e0, L_0x55d44eafac20, C4<0>, C4<0>;
L_0x55d44eafa5c0 .functor AND 1, L_0x55d44eafa9c0, L_0x55d44eafaaf0, C4<1>, C4<1>;
L_0x55d44eafa630 .functor AND 1, L_0x55d44eafa9c0, L_0x55d44eafac20, C4<1>, C4<1>;
L_0x55d44eafa6f0 .functor OR 1, L_0x55d44eafa5c0, L_0x55d44eafa630, C4<0>, C4<0>;
L_0x55d44eafa800 .functor AND 1, L_0x55d44eafac20, L_0x55d44eafaaf0, C4<1>, C4<1>;
L_0x55d44eafa8b0 .functor OR 1, L_0x55d44eafa6f0, L_0x55d44eafa800, C4<0>, C4<0>;
v0x55d44e4b72b0_0 .net *"_s0", 0 0, L_0x55d44eafa4e0;  1 drivers
v0x55d44e4b7390_0 .net *"_s10", 0 0, L_0x55d44eafa800;  1 drivers
v0x55d44e49d310_0 .net *"_s4", 0 0, L_0x55d44eafa5c0;  1 drivers
v0x55d44e49d400_0 .net *"_s6", 0 0, L_0x55d44eafa630;  1 drivers
v0x55d44e4909c0_0 .net *"_s8", 0 0, L_0x55d44eafa6f0;  1 drivers
v0x55d44e490aa0_0 .net "a", 0 0, L_0x55d44eafa9c0;  1 drivers
v0x55d44e490b60_0 .net "b", 0 0, L_0x55d44eafaaf0;  1 drivers
v0x55d44e484070_0 .net "ca", 0 0, L_0x55d44eafa8b0;  1 drivers
v0x55d44e484110_0 .net "cin", 0 0, L_0x55d44eafac20;  1 drivers
v0x55d44e4692d0_0 .net "sum", 0 0, L_0x55d44eafa550;  1 drivers
S_0x55d44e45c980 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e5395c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eafad90 .functor XOR 1, L_0x55d44eafb360, L_0x55d44eafb490, C4<0>, C4<0>;
L_0x55d44eafae00 .functor XOR 1, L_0x55d44eafad90, L_0x55d44eafb610, C4<0>, C4<0>;
L_0x55d44eafaec0 .functor AND 1, L_0x55d44eafb360, L_0x55d44eafb490, C4<1>, C4<1>;
L_0x55d44eafafd0 .functor AND 1, L_0x55d44eafb360, L_0x55d44eafb610, C4<1>, C4<1>;
L_0x55d44eafb090 .functor OR 1, L_0x55d44eafaec0, L_0x55d44eafafd0, C4<0>, C4<0>;
L_0x55d44eafb1a0 .functor AND 1, L_0x55d44eafb610, L_0x55d44eafb490, C4<1>, C4<1>;
L_0x55d44eafb250 .functor OR 1, L_0x55d44eafb090, L_0x55d44eafb1a0, C4<0>, C4<0>;
v0x55d44e469430_0 .net *"_s0", 0 0, L_0x55d44eafad90;  1 drivers
v0x55d44e450030_0 .net *"_s10", 0 0, L_0x55d44eafb1a0;  1 drivers
v0x55d44e450110_0 .net *"_s4", 0 0, L_0x55d44eafaec0;  1 drivers
v0x55d44e436090_0 .net *"_s6", 0 0, L_0x55d44eafafd0;  1 drivers
v0x55d44e436170_0 .net *"_s8", 0 0, L_0x55d44eafb090;  1 drivers
v0x55d44e429740_0 .net "a", 0 0, L_0x55d44eafb360;  1 drivers
v0x55d44e429800_0 .net "b", 0 0, L_0x55d44eafb490;  1 drivers
v0x55d44e4298c0_0 .net "ca", 0 0, L_0x55d44eafb250;  1 drivers
v0x55d44e41cdf0_0 .net "cin", 0 0, L_0x55d44eafb610;  1 drivers
v0x55d44e41ceb0_0 .net "sum", 0 0, L_0x55d44eafae00;  1 drivers
S_0x55d44e3ffc00 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e5395c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eafb740 .functor XOR 1, L_0x55d44eafbbe0, L_0x55d44eafbda0, C4<0>, C4<0>;
L_0x55d44eafb7b0 .functor XOR 1, L_0x55d44eafb740, L_0x55d44eafbf60, C4<0>, C4<0>;
L_0x55d44eafb820 .functor AND 1, L_0x55d44eafbbe0, L_0x55d44eafbda0, C4<1>, C4<1>;
L_0x55d44eafb890 .functor AND 1, L_0x55d44eafbbe0, L_0x55d44eafbf60, C4<1>, C4<1>;
L_0x55d44eafb950 .functor OR 1, L_0x55d44eafb820, L_0x55d44eafb890, C4<0>, C4<0>;
L_0x55d44eafba60 .functor AND 1, L_0x55d44eafbf60, L_0x55d44eafbda0, C4<1>, C4<1>;
L_0x55d44eafbad0 .functor OR 1, L_0x55d44eafb950, L_0x55d44eafba60, C4<0>, C4<0>;
v0x55d44e3ffd80_0 .net *"_s0", 0 0, L_0x55d44eafb740;  1 drivers
v0x55d44e3f32b0_0 .net *"_s10", 0 0, L_0x55d44eafba60;  1 drivers
v0x55d44e3f3390_0 .net *"_s4", 0 0, L_0x55d44eafb820;  1 drivers
v0x55d44e3e6960_0 .net *"_s6", 0 0, L_0x55d44eafb890;  1 drivers
v0x55d44e3e6a40_0 .net *"_s8", 0 0, L_0x55d44eafb950;  1 drivers
v0x55d44e3cc9c0_0 .net "a", 0 0, L_0x55d44eafbbe0;  1 drivers
v0x55d44e3cca80_0 .net "b", 0 0, L_0x55d44eafbda0;  1 drivers
v0x55d44e3ccb40_0 .net "ca", 0 0, L_0x55d44eafbad0;  1 drivers
v0x55d44e3c0070_0 .net "cin", 0 0, L_0x55d44eafbf60;  1 drivers
v0x55d44e3c01c0_0 .net "sum", 0 0, L_0x55d44eafb7b0;  1 drivers
S_0x55d44e38c030 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44d50e910;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e212a40_0 .net "a", 3 0, L_0x55d44eafed40;  1 drivers
v0x55d44e1f7b40_0 .net "b", 3 0, L_0x55d44eafee70;  1 drivers
v0x55d44e1f7c20_0 .net "ca", 3 0, L_0x55d44eafebd0;  1 drivers
v0x55d44e1f7ce0_0 .net "cin", 3 0, L_0x55d44eafefa0;  1 drivers
v0x55d44e1eb1f0_0 .net "sum", 3 0, L_0x55d44eafeb30;  1 drivers
L_0x55d44eafcaf0 .part L_0x55d44eafed40, 0, 1;
L_0x55d44eafcc20 .part L_0x55d44eafee70, 0, 1;
L_0x55d44eafcd50 .part L_0x55d44eafefa0, 0, 1;
L_0x55d44eafd360 .part L_0x55d44eafed40, 1, 1;
L_0x55d44eafd490 .part L_0x55d44eafee70, 1, 1;
L_0x55d44eafd5c0 .part L_0x55d44eafefa0, 1, 1;
L_0x55d44eafdd00 .part L_0x55d44eafed40, 2, 1;
L_0x55d44eafde30 .part L_0x55d44eafee70, 2, 1;
L_0x55d44eafdfb0 .part L_0x55d44eafefa0, 2, 1;
L_0x55d44eafe580 .part L_0x55d44eafed40, 3, 1;
L_0x55d44eafe740 .part L_0x55d44eafee70, 3, 1;
L_0x55d44eafe900 .part L_0x55d44eafefa0, 3, 1;
L_0x55d44eafeb30 .concat8 [ 1 1 1 1], L_0x55d44eafc5d0, L_0x55d44eafcef0, L_0x55d44eafd7a0, L_0x55d44eafe150;
L_0x55d44eafebd0 .concat8 [ 1 1 1 1], L_0x55d44eafc9e0, L_0x55d44eafd250, L_0x55d44eafdbf0, L_0x55d44eafe470;
S_0x55d44e37f760 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e38c030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eafc120 .functor XOR 1, L_0x55d44eafcaf0, L_0x55d44eafcc20, C4<0>, C4<0>;
L_0x55d44eafc5d0 .functor XOR 1, L_0x55d44eafc120, L_0x55d44eafcd50, C4<0>, C4<0>;
L_0x55d44eafc690 .functor AND 1, L_0x55d44eafcaf0, L_0x55d44eafcc20, C4<1>, C4<1>;
L_0x55d44eafc7a0 .functor AND 1, L_0x55d44eafcaf0, L_0x55d44eafcd50, C4<1>, C4<1>;
L_0x55d44eafc860 .functor OR 1, L_0x55d44eafc690, L_0x55d44eafc7a0, C4<0>, C4<0>;
L_0x55d44eafc970 .functor AND 1, L_0x55d44eafcd50, L_0x55d44eafcc20, C4<1>, C4<1>;
L_0x55d44eafc9e0 .functor OR 1, L_0x55d44eafc860, L_0x55d44eafc970, C4<0>, C4<0>;
v0x55d44e3657c0_0 .net *"_s0", 0 0, L_0x55d44eafc120;  1 drivers
v0x55d44e3658c0_0 .net *"_s10", 0 0, L_0x55d44eafc970;  1 drivers
v0x55d44e358df0_0 .net *"_s4", 0 0, L_0x55d44eafc690;  1 drivers
v0x55d44e358ec0_0 .net *"_s6", 0 0, L_0x55d44eafc7a0;  1 drivers
v0x55d44e34c4a0_0 .net *"_s8", 0 0, L_0x55d44eafc860;  1 drivers
v0x55d44e34c5d0_0 .net "a", 0 0, L_0x55d44eafcaf0;  1 drivers
v0x55d44e32fde0_0 .net "b", 0 0, L_0x55d44eafcc20;  1 drivers
v0x55d44e32fea0_0 .net "ca", 0 0, L_0x55d44eafc9e0;  1 drivers
v0x55d44e32ff60_0 .net "cin", 0 0, L_0x55d44eafcd50;  1 drivers
v0x55d44e323490_0 .net "sum", 0 0, L_0x55d44eafc5d0;  1 drivers
S_0x55d44e316b40 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e38c030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eafce80 .functor XOR 1, L_0x55d44eafd360, L_0x55d44eafd490, C4<0>, C4<0>;
L_0x55d44eafcef0 .functor XOR 1, L_0x55d44eafce80, L_0x55d44eafd5c0, C4<0>, C4<0>;
L_0x55d44eafcf60 .functor AND 1, L_0x55d44eafd360, L_0x55d44eafd490, C4<1>, C4<1>;
L_0x55d44eafcfd0 .functor AND 1, L_0x55d44eafd360, L_0x55d44eafd5c0, C4<1>, C4<1>;
L_0x55d44eafd090 .functor OR 1, L_0x55d44eafcf60, L_0x55d44eafcfd0, C4<0>, C4<0>;
L_0x55d44eafd1a0 .functor AND 1, L_0x55d44eafd5c0, L_0x55d44eafd490, C4<1>, C4<1>;
L_0x55d44eafd250 .functor OR 1, L_0x55d44eafd090, L_0x55d44eafd1a0, C4<0>, C4<0>;
v0x55d44e3235f0_0 .net *"_s0", 0 0, L_0x55d44eafce80;  1 drivers
v0x55d44e2fcba0_0 .net *"_s10", 0 0, L_0x55d44eafd1a0;  1 drivers
v0x55d44e2fcc60_0 .net *"_s4", 0 0, L_0x55d44eafcf60;  1 drivers
v0x55d44e2f0250_0 .net *"_s6", 0 0, L_0x55d44eafcfd0;  1 drivers
v0x55d44e2f0330_0 .net *"_s8", 0 0, L_0x55d44eafd090;  1 drivers
v0x55d44e2e3900_0 .net "a", 0 0, L_0x55d44eafd360;  1 drivers
v0x55d44e2e39c0_0 .net "b", 0 0, L_0x55d44eafd490;  1 drivers
v0x55d44e2e3a80_0 .net "ca", 0 0, L_0x55d44eafd250;  1 drivers
v0x55d44e2c8b60_0 .net "cin", 0 0, L_0x55d44eafd5c0;  1 drivers
v0x55d44e2c8c20_0 .net "sum", 0 0, L_0x55d44eafcef0;  1 drivers
S_0x55d44e2bc210 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e38c030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eafd730 .functor XOR 1, L_0x55d44eafdd00, L_0x55d44eafde30, C4<0>, C4<0>;
L_0x55d44eafd7a0 .functor XOR 1, L_0x55d44eafd730, L_0x55d44eafdfb0, C4<0>, C4<0>;
L_0x55d44eafd860 .functor AND 1, L_0x55d44eafdd00, L_0x55d44eafde30, C4<1>, C4<1>;
L_0x55d44eafd970 .functor AND 1, L_0x55d44eafdd00, L_0x55d44eafdfb0, C4<1>, C4<1>;
L_0x55d44eafda30 .functor OR 1, L_0x55d44eafd860, L_0x55d44eafd970, C4<0>, C4<0>;
L_0x55d44eafdb40 .functor AND 1, L_0x55d44eafdfb0, L_0x55d44eafde30, C4<1>, C4<1>;
L_0x55d44eafdbf0 .functor OR 1, L_0x55d44eafda30, L_0x55d44eafdb40, C4<0>, C4<0>;
v0x55d44e2af8c0_0 .net *"_s0", 0 0, L_0x55d44eafd730;  1 drivers
v0x55d44e2af980_0 .net *"_s10", 0 0, L_0x55d44eafdb40;  1 drivers
v0x55d44e2afa60_0 .net *"_s4", 0 0, L_0x55d44eafd860;  1 drivers
v0x55d44e295920_0 .net *"_s6", 0 0, L_0x55d44eafd970;  1 drivers
v0x55d44e2959e0_0 .net *"_s8", 0 0, L_0x55d44eafda30;  1 drivers
v0x55d44e288fd0_0 .net "a", 0 0, L_0x55d44eafdd00;  1 drivers
v0x55d44e289090_0 .net "b", 0 0, L_0x55d44eafde30;  1 drivers
v0x55d44e289150_0 .net "ca", 0 0, L_0x55d44eafdbf0;  1 drivers
v0x55d44e27c680_0 .net "cin", 0 0, L_0x55d44eafdfb0;  1 drivers
v0x55d44e27c740_0 .net "sum", 0 0, L_0x55d44eafd7a0;  1 drivers
S_0x55d44e25edc0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e38c030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eafe0e0 .functor XOR 1, L_0x55d44eafe580, L_0x55d44eafe740, C4<0>, C4<0>;
L_0x55d44eafe150 .functor XOR 1, L_0x55d44eafe0e0, L_0x55d44eafe900, C4<0>, C4<0>;
L_0x55d44eafe1c0 .functor AND 1, L_0x55d44eafe580, L_0x55d44eafe740, C4<1>, C4<1>;
L_0x55d44eafe230 .functor AND 1, L_0x55d44eafe580, L_0x55d44eafe900, C4<1>, C4<1>;
L_0x55d44eafe2f0 .functor OR 1, L_0x55d44eafe1c0, L_0x55d44eafe230, C4<0>, C4<0>;
L_0x55d44eafe400 .functor AND 1, L_0x55d44eafe900, L_0x55d44eafe740, C4<1>, C4<1>;
L_0x55d44eafe470 .functor OR 1, L_0x55d44eafe2f0, L_0x55d44eafe400, C4<0>, C4<0>;
v0x55d44e252470_0 .net *"_s0", 0 0, L_0x55d44eafe0e0;  1 drivers
v0x55d44e252550_0 .net *"_s10", 0 0, L_0x55d44eafe400;  1 drivers
v0x55d44e245b20_0 .net *"_s4", 0 0, L_0x55d44eafe1c0;  1 drivers
v0x55d44e245c10_0 .net *"_s6", 0 0, L_0x55d44eafe230;  1 drivers
v0x55d44e22bb80_0 .net *"_s8", 0 0, L_0x55d44eafe2f0;  1 drivers
v0x55d44e22bc60_0 .net "a", 0 0, L_0x55d44eafe580;  1 drivers
v0x55d44e22bd20_0 .net "b", 0 0, L_0x55d44eafe740;  1 drivers
v0x55d44e21f230_0 .net "ca", 0 0, L_0x55d44eafe470;  1 drivers
v0x55d44e21f2d0_0 .net "cin", 0 0, L_0x55d44eafe900;  1 drivers
v0x55d44e2128e0_0 .net "sum", 0 0, L_0x55d44eafe150;  1 drivers
S_0x55d44e1b7fa0 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44d51b260;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44df21f60_0 .net "a", 15 0, L_0x55d44eb0a250;  1 drivers
v0x55d44dd818d0_0 .net "b", 15 0, L_0x55d44eb0a340;  1 drivers
v0x55d44dd819b0_0 .net "ca", 15 0, L_0x55d44eb09ff0;  1 drivers
v0x55d44dd81a70_0 .net "cin", 15 0, L_0x55d44eb0a430;  1 drivers
v0x55d44da40340_0 .net "sum", 15 0, L_0x55d44eb09f50;  1 drivers
L_0x55d44eb01d60 .part L_0x55d44eb0a250, 0, 4;
L_0x55d44eb01e00 .part L_0x55d44eb0a340, 0, 4;
L_0x55d44eb01ea0 .part L_0x55d44eb0a430, 0, 4;
L_0x55d44eb046f0 .part L_0x55d44eb0a250, 4, 4;
L_0x55d44eb047e0 .part L_0x55d44eb0a340, 4, 4;
L_0x55d44eb048d0 .part L_0x55d44eb0a430, 4, 4;
L_0x55d44eb071b0 .part L_0x55d44eb0a250, 8, 4;
L_0x55d44eb07250 .part L_0x55d44eb0a340, 8, 4;
L_0x55d44eb07340 .part L_0x55d44eb0a430, 8, 4;
L_0x55d44eb09b50 .part L_0x55d44eb0a250, 12, 4;
L_0x55d44eb09c80 .part L_0x55d44eb0a340, 12, 4;
L_0x55d44eb09db0 .part L_0x55d44eb0a430, 12, 4;
L_0x55d44eb09f50 .concat8 [ 4 4 4 4], L_0x55d44eb01b50, L_0x55d44eb044e0, L_0x55d44eb06fa0, L_0x55d44eb09940;
L_0x55d44eb09ff0 .concat8 [ 4 4 4 4], L_0x55d44eb01bf0, L_0x55d44eb04580, L_0x55d44eb07040, L_0x55d44eb099e0;
S_0x55d44e1ab650 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44e1b7fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e024cb0_0 .net "a", 3 0, L_0x55d44eb01d60;  1 drivers
v0x55d44e024db0_0 .net "b", 3 0, L_0x55d44eb01e00;  1 drivers
v0x55d44e018360_0 .net "ca", 3 0, L_0x55d44eb01bf0;  1 drivers
v0x55d44e018420_0 .net "cin", 3 0, L_0x55d44eb01ea0;  1 drivers
v0x55d44e018500_0 .net "sum", 3 0, L_0x55d44eb01b50;  1 drivers
L_0x55d44eaffb10 .part L_0x55d44eb01d60, 0, 1;
L_0x55d44eaffc40 .part L_0x55d44eb01e00, 0, 1;
L_0x55d44eaffd70 .part L_0x55d44eb01ea0, 0, 1;
L_0x55d44eb00380 .part L_0x55d44eb01d60, 1, 1;
L_0x55d44eb004b0 .part L_0x55d44eb01e00, 1, 1;
L_0x55d44eb005e0 .part L_0x55d44eb01ea0, 1, 1;
L_0x55d44eb00d20 .part L_0x55d44eb01d60, 2, 1;
L_0x55d44eb00e50 .part L_0x55d44eb01e00, 2, 1;
L_0x55d44eb00fd0 .part L_0x55d44eb01ea0, 2, 1;
L_0x55d44eb015a0 .part L_0x55d44eb01d60, 3, 1;
L_0x55d44eb01760 .part L_0x55d44eb01e00, 3, 1;
L_0x55d44eb01920 .part L_0x55d44eb01ea0, 3, 1;
L_0x55d44eb01b50 .concat8 [ 1 1 1 1], L_0x55d44eafeac0, L_0x55d44eafff10, L_0x55d44eb007c0, L_0x55d44eb01170;
L_0x55d44eb01bf0 .concat8 [ 1 1 1 1], L_0x55d44eaffa00, L_0x55d44eb00270, L_0x55d44eb00c10, L_0x55d44eb01490;
S_0x55d44e18eff0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e1ab650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaff0d0 .functor XOR 1, L_0x55d44eaffb10, L_0x55d44eaffc40, C4<0>, C4<0>;
L_0x55d44eafeac0 .functor XOR 1, L_0x55d44eaff0d0, L_0x55d44eaffd70, C4<0>, C4<0>;
L_0x55d44eaff670 .functor AND 1, L_0x55d44eaffb10, L_0x55d44eaffc40, C4<1>, C4<1>;
L_0x55d44eaff780 .functor AND 1, L_0x55d44eaffb10, L_0x55d44eaffd70, C4<1>, C4<1>;
L_0x55d44eaff840 .functor OR 1, L_0x55d44eaff670, L_0x55d44eaff780, C4<0>, C4<0>;
L_0x55d44eaff950 .functor AND 1, L_0x55d44eaffd70, L_0x55d44eaffc40, C4<1>, C4<1>;
L_0x55d44eaffa00 .functor OR 1, L_0x55d44eaff840, L_0x55d44eaff950, C4<0>, C4<0>;
v0x55d44e182720_0 .net *"_s0", 0 0, L_0x55d44eaff0d0;  1 drivers
v0x55d44e182820_0 .net *"_s10", 0 0, L_0x55d44eaff950;  1 drivers
v0x55d44e175d50_0 .net *"_s4", 0 0, L_0x55d44eaff670;  1 drivers
v0x55d44e175e10_0 .net *"_s6", 0 0, L_0x55d44eaff780;  1 drivers
v0x55d44e175ef0_0 .net *"_s8", 0 0, L_0x55d44eaff840;  1 drivers
v0x55d44e15bdb0_0 .net "a", 0 0, L_0x55d44eaffb10;  1 drivers
v0x55d44e15be70_0 .net "b", 0 0, L_0x55d44eaffc40;  1 drivers
v0x55d44e15bf30_0 .net "ca", 0 0, L_0x55d44eaffa00;  1 drivers
v0x55d44e14f460_0 .net "cin", 0 0, L_0x55d44eaffd70;  1 drivers
v0x55d44e14f5b0_0 .net "sum", 0 0, L_0x55d44eafeac0;  1 drivers
S_0x55d44e142b10 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e1ab650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eaffea0 .functor XOR 1, L_0x55d44eb00380, L_0x55d44eb004b0, C4<0>, C4<0>;
L_0x55d44eafff10 .functor XOR 1, L_0x55d44eaffea0, L_0x55d44eb005e0, C4<0>, C4<0>;
L_0x55d44eafff80 .functor AND 1, L_0x55d44eb00380, L_0x55d44eb004b0, C4<1>, C4<1>;
L_0x55d44eaffff0 .functor AND 1, L_0x55d44eb00380, L_0x55d44eb005e0, C4<1>, C4<1>;
L_0x55d44eb000b0 .functor OR 1, L_0x55d44eafff80, L_0x55d44eaffff0, C4<0>, C4<0>;
L_0x55d44eb001c0 .functor AND 1, L_0x55d44eb005e0, L_0x55d44eb004b0, C4<1>, C4<1>;
L_0x55d44eb00270 .functor OR 1, L_0x55d44eb000b0, L_0x55d44eb001c0, C4<0>, C4<0>;
v0x55d44e127d70_0 .net *"_s0", 0 0, L_0x55d44eaffea0;  1 drivers
v0x55d44e127e30_0 .net *"_s10", 0 0, L_0x55d44eb001c0;  1 drivers
v0x55d44e127f10_0 .net *"_s4", 0 0, L_0x55d44eafff80;  1 drivers
v0x55d44e11b420_0 .net *"_s6", 0 0, L_0x55d44eaffff0;  1 drivers
v0x55d44e11b4e0_0 .net *"_s8", 0 0, L_0x55d44eb000b0;  1 drivers
v0x55d44e10ead0_0 .net "a", 0 0, L_0x55d44eb00380;  1 drivers
v0x55d44e10eb90_0 .net "b", 0 0, L_0x55d44eb004b0;  1 drivers
v0x55d44e10ec50_0 .net "ca", 0 0, L_0x55d44eb00270;  1 drivers
v0x55d44e0f4b30_0 .net "cin", 0 0, L_0x55d44eb005e0;  1 drivers
v0x55d44e0f4c80_0 .net "sum", 0 0, L_0x55d44eafff10;  1 drivers
S_0x55d44e0e81e0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e1ab650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb00750 .functor XOR 1, L_0x55d44eb00d20, L_0x55d44eb00e50, C4<0>, C4<0>;
L_0x55d44eb007c0 .functor XOR 1, L_0x55d44eb00750, L_0x55d44eb00fd0, C4<0>, C4<0>;
L_0x55d44eb00880 .functor AND 1, L_0x55d44eb00d20, L_0x55d44eb00e50, C4<1>, C4<1>;
L_0x55d44eb00990 .functor AND 1, L_0x55d44eb00d20, L_0x55d44eb00fd0, C4<1>, C4<1>;
L_0x55d44eb00a50 .functor OR 1, L_0x55d44eb00880, L_0x55d44eb00990, C4<0>, C4<0>;
L_0x55d44eb00b60 .functor AND 1, L_0x55d44eb00fd0, L_0x55d44eb00e50, C4<1>, C4<1>;
L_0x55d44eb00c10 .functor OR 1, L_0x55d44eb00a50, L_0x55d44eb00b60, C4<0>, C4<0>;
v0x55d44e0db890_0 .net *"_s0", 0 0, L_0x55d44eb00750;  1 drivers
v0x55d44e0db970_0 .net *"_s10", 0 0, L_0x55d44eb00b60;  1 drivers
v0x55d44e0bf170_0 .net *"_s4", 0 0, L_0x55d44eb00880;  1 drivers
v0x55d44e0bf260_0 .net *"_s6", 0 0, L_0x55d44eb00990;  1 drivers
v0x55d44e0b2820_0 .net *"_s8", 0 0, L_0x55d44eb00a50;  1 drivers
v0x55d44e0b2950_0 .net "a", 0 0, L_0x55d44eb00d20;  1 drivers
v0x55d44e0a5ed0_0 .net "b", 0 0, L_0x55d44eb00e50;  1 drivers
v0x55d44e0a5f90_0 .net "ca", 0 0, L_0x55d44eb00c10;  1 drivers
v0x55d44e0a6050_0 .net "cin", 0 0, L_0x55d44eb00fd0;  1 drivers
v0x55d44e08bfc0_0 .net "sum", 0 0, L_0x55d44eb007c0;  1 drivers
S_0x55d44e07f5e0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e1ab650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb01100 .functor XOR 1, L_0x55d44eb015a0, L_0x55d44eb01760, C4<0>, C4<0>;
L_0x55d44eb01170 .functor XOR 1, L_0x55d44eb01100, L_0x55d44eb01920, C4<0>, C4<0>;
L_0x55d44eb011e0 .functor AND 1, L_0x55d44eb015a0, L_0x55d44eb01760, C4<1>, C4<1>;
L_0x55d44eb01250 .functor AND 1, L_0x55d44eb015a0, L_0x55d44eb01920, C4<1>, C4<1>;
L_0x55d44eb01310 .functor OR 1, L_0x55d44eb011e0, L_0x55d44eb01250, C4<0>, C4<0>;
L_0x55d44eb01420 .functor AND 1, L_0x55d44eb01920, L_0x55d44eb01760, C4<1>, C4<1>;
L_0x55d44eb01490 .functor OR 1, L_0x55d44eb01310, L_0x55d44eb01420, C4<0>, C4<0>;
v0x55d44e07f760_0 .net *"_s0", 0 0, L_0x55d44eb01100;  1 drivers
v0x55d44e072c90_0 .net *"_s10", 0 0, L_0x55d44eb01420;  1 drivers
v0x55d44e072d70_0 .net *"_s4", 0 0, L_0x55d44eb011e0;  1 drivers
v0x55d44e057ef0_0 .net *"_s6", 0 0, L_0x55d44eb01250;  1 drivers
v0x55d44e057fd0_0 .net *"_s8", 0 0, L_0x55d44eb01310;  1 drivers
v0x55d44e04b5a0_0 .net "a", 0 0, L_0x55d44eb015a0;  1 drivers
v0x55d44e04b660_0 .net "b", 0 0, L_0x55d44eb01760;  1 drivers
v0x55d44e04b720_0 .net "ca", 0 0, L_0x55d44eb01490;  1 drivers
v0x55d44e03ec50_0 .net "cin", 0 0, L_0x55d44eb01920;  1 drivers
v0x55d44e03eda0_0 .net "sum", 0 0, L_0x55d44eb01170;  1 drivers
S_0x55d44e00ba10 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44e1b7fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d180b30_0 .net "a", 3 0, L_0x55d44eb046f0;  1 drivers
v0x55d44d180c30_0 .net "b", 3 0, L_0x55d44eb047e0;  1 drivers
v0x55d44d1741e0_0 .net "ca", 3 0, L_0x55d44eb04580;  1 drivers
v0x55d44d1742a0_0 .net "cin", 3 0, L_0x55d44eb048d0;  1 drivers
v0x55d44d174380_0 .net "sum", 3 0, L_0x55d44eb044e0;  1 drivers
L_0x55d44eb024a0 .part L_0x55d44eb046f0, 0, 1;
L_0x55d44eb025d0 .part L_0x55d44eb047e0, 0, 1;
L_0x55d44eb02700 .part L_0x55d44eb048d0, 0, 1;
L_0x55d44eb02d10 .part L_0x55d44eb046f0, 1, 1;
L_0x55d44eb02e40 .part L_0x55d44eb047e0, 1, 1;
L_0x55d44eb02f70 .part L_0x55d44eb048d0, 1, 1;
L_0x55d44eb036b0 .part L_0x55d44eb046f0, 2, 1;
L_0x55d44eb037e0 .part L_0x55d44eb047e0, 2, 1;
L_0x55d44eb03960 .part L_0x55d44eb048d0, 2, 1;
L_0x55d44eb03f30 .part L_0x55d44eb046f0, 3, 1;
L_0x55d44eb040f0 .part L_0x55d44eb047e0, 3, 1;
L_0x55d44eb042b0 .part L_0x55d44eb048d0, 3, 1;
L_0x55d44eb044e0 .concat8 [ 1 1 1 1], L_0x55d44eb01f40, L_0x55d44eb028a0, L_0x55d44eb03150, L_0x55d44eb03b00;
L_0x55d44eb04580 .concat8 [ 1 1 1 1], L_0x55d44eb02390, L_0x55d44eb02c00, L_0x55d44eb035a0, L_0x55d44eb03e20;
S_0x55d44d2eadb0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e00ba10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb01ae0 .functor XOR 1, L_0x55d44eb024a0, L_0x55d44eb025d0, C4<0>, C4<0>;
L_0x55d44eb01f40 .functor XOR 1, L_0x55d44eb01ae0, L_0x55d44eb02700, C4<0>, C4<0>;
L_0x55d44eb02000 .functor AND 1, L_0x55d44eb024a0, L_0x55d44eb025d0, C4<1>, C4<1>;
L_0x55d44eb02110 .functor AND 1, L_0x55d44eb024a0, L_0x55d44eb02700, C4<1>, C4<1>;
L_0x55d44eb021d0 .functor OR 1, L_0x55d44eb02000, L_0x55d44eb02110, C4<0>, C4<0>;
L_0x55d44eb022e0 .functor AND 1, L_0x55d44eb02700, L_0x55d44eb025d0, C4<1>, C4<1>;
L_0x55d44eb02390 .functor OR 1, L_0x55d44eb021d0, L_0x55d44eb022e0, C4<0>, C4<0>;
v0x55d44d2de460_0 .net *"_s0", 0 0, L_0x55d44eb01ae0;  1 drivers
v0x55d44d2de540_0 .net *"_s10", 0 0, L_0x55d44eb022e0;  1 drivers
v0x55d44d2d1b10_0 .net *"_s4", 0 0, L_0x55d44eb02000;  1 drivers
v0x55d44d2d1c00_0 .net *"_s6", 0 0, L_0x55d44eb02110;  1 drivers
v0x55d44d2b7b70_0 .net *"_s8", 0 0, L_0x55d44eb021d0;  1 drivers
v0x55d44d2b7ca0_0 .net "a", 0 0, L_0x55d44eb024a0;  1 drivers
v0x55d44d2ab220_0 .net "b", 0 0, L_0x55d44eb025d0;  1 drivers
v0x55d44d2ab2e0_0 .net "ca", 0 0, L_0x55d44eb02390;  1 drivers
v0x55d44d2ab3a0_0 .net "cin", 0 0, L_0x55d44eb02700;  1 drivers
v0x55d44d29e960_0 .net "sum", 0 0, L_0x55d44eb01f40;  1 drivers
S_0x55d44d283b30 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e00ba10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb02830 .functor XOR 1, L_0x55d44eb02d10, L_0x55d44eb02e40, C4<0>, C4<0>;
L_0x55d44eb028a0 .functor XOR 1, L_0x55d44eb02830, L_0x55d44eb02f70, C4<0>, C4<0>;
L_0x55d44eb02910 .functor AND 1, L_0x55d44eb02d10, L_0x55d44eb02e40, C4<1>, C4<1>;
L_0x55d44eb02980 .functor AND 1, L_0x55d44eb02d10, L_0x55d44eb02f70, C4<1>, C4<1>;
L_0x55d44eb02a40 .functor OR 1, L_0x55d44eb02910, L_0x55d44eb02980, C4<0>, C4<0>;
L_0x55d44eb02b50 .functor AND 1, L_0x55d44eb02f70, L_0x55d44eb02e40, C4<1>, C4<1>;
L_0x55d44eb02c00 .functor OR 1, L_0x55d44eb02a40, L_0x55d44eb02b50, C4<0>, C4<0>;
v0x55d44d283cd0_0 .net *"_s0", 0 0, L_0x55d44eb02830;  1 drivers
v0x55d44d2771e0_0 .net *"_s10", 0 0, L_0x55d44eb02b50;  1 drivers
v0x55d44d2772c0_0 .net *"_s4", 0 0, L_0x55d44eb02910;  1 drivers
v0x55d44d26a890_0 .net *"_s6", 0 0, L_0x55d44eb02980;  1 drivers
v0x55d44d26a970_0 .net *"_s8", 0 0, L_0x55d44eb02a40;  1 drivers
v0x55d44d2508f0_0 .net "a", 0 0, L_0x55d44eb02d10;  1 drivers
v0x55d44d2509b0_0 .net "b", 0 0, L_0x55d44eb02e40;  1 drivers
v0x55d44d250a70_0 .net "ca", 0 0, L_0x55d44eb02c00;  1 drivers
v0x55d44d243fa0_0 .net "cin", 0 0, L_0x55d44eb02f70;  1 drivers
v0x55d44d2440f0_0 .net "sum", 0 0, L_0x55d44eb028a0;  1 drivers
S_0x55d44d237650 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e00ba10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb030e0 .functor XOR 1, L_0x55d44eb036b0, L_0x55d44eb037e0, C4<0>, C4<0>;
L_0x55d44eb03150 .functor XOR 1, L_0x55d44eb030e0, L_0x55d44eb03960, C4<0>, C4<0>;
L_0x55d44eb03210 .functor AND 1, L_0x55d44eb036b0, L_0x55d44eb037e0, C4<1>, C4<1>;
L_0x55d44eb03320 .functor AND 1, L_0x55d44eb036b0, L_0x55d44eb03960, C4<1>, C4<1>;
L_0x55d44eb033e0 .functor OR 1, L_0x55d44eb03210, L_0x55d44eb03320, C4<0>, C4<0>;
L_0x55d44eb034f0 .functor AND 1, L_0x55d44eb03960, L_0x55d44eb037e0, C4<1>, C4<1>;
L_0x55d44eb035a0 .functor OR 1, L_0x55d44eb033e0, L_0x55d44eb034f0, C4<0>, C4<0>;
v0x55d44d21aff0_0 .net *"_s0", 0 0, L_0x55d44eb030e0;  1 drivers
v0x55d44d21b0d0_0 .net *"_s10", 0 0, L_0x55d44eb034f0;  1 drivers
v0x55d44d20e6a0_0 .net *"_s4", 0 0, L_0x55d44eb03210;  1 drivers
v0x55d44d20e790_0 .net *"_s6", 0 0, L_0x55d44eb03320;  1 drivers
v0x55d44d201d50_0 .net *"_s8", 0 0, L_0x55d44eb033e0;  1 drivers
v0x55d44d201e30_0 .net "a", 0 0, L_0x55d44eb036b0;  1 drivers
v0x55d44d201ef0_0 .net "b", 0 0, L_0x55d44eb037e0;  1 drivers
v0x55d44d1e7db0_0 .net "ca", 0 0, L_0x55d44eb035a0;  1 drivers
v0x55d44d1e7e70_0 .net "cin", 0 0, L_0x55d44eb03960;  1 drivers
v0x55d44d1e7f30_0 .net "sum", 0 0, L_0x55d44eb03150;  1 drivers
S_0x55d44d1db460 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e00ba10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb03a90 .functor XOR 1, L_0x55d44eb03f30, L_0x55d44eb040f0, C4<0>, C4<0>;
L_0x55d44eb03b00 .functor XOR 1, L_0x55d44eb03a90, L_0x55d44eb042b0, C4<0>, C4<0>;
L_0x55d44eb03b70 .functor AND 1, L_0x55d44eb03f30, L_0x55d44eb040f0, C4<1>, C4<1>;
L_0x55d44eb03be0 .functor AND 1, L_0x55d44eb03f30, L_0x55d44eb042b0, C4<1>, C4<1>;
L_0x55d44eb03ca0 .functor OR 1, L_0x55d44eb03b70, L_0x55d44eb03be0, C4<0>, C4<0>;
L_0x55d44eb03db0 .functor AND 1, L_0x55d44eb042b0, L_0x55d44eb040f0, C4<1>, C4<1>;
L_0x55d44eb03e20 .functor OR 1, L_0x55d44eb03ca0, L_0x55d44eb03db0, C4<0>, C4<0>;
v0x55d44d1db5e0_0 .net *"_s0", 0 0, L_0x55d44eb03a90;  1 drivers
v0x55d44d1ceb10_0 .net *"_s10", 0 0, L_0x55d44eb03db0;  1 drivers
v0x55d44d1cebf0_0 .net *"_s4", 0 0, L_0x55d44eb03b70;  1 drivers
v0x55d44d1cecb0_0 .net *"_s6", 0 0, L_0x55d44eb03be0;  1 drivers
v0x55d44d1b3d70_0 .net *"_s8", 0 0, L_0x55d44eb03ca0;  1 drivers
v0x55d44d1b3ea0_0 .net "a", 0 0, L_0x55d44eb03f30;  1 drivers
v0x55d44d1a7420_0 .net "b", 0 0, L_0x55d44eb040f0;  1 drivers
v0x55d44d1a74e0_0 .net "ca", 0 0, L_0x55d44eb03e20;  1 drivers
v0x55d44d1a75a0_0 .net "cin", 0 0, L_0x55d44eb042b0;  1 drivers
v0x55d44d19ab60_0 .net "sum", 0 0, L_0x55d44eb03b00;  1 drivers
S_0x55d44d167890 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44e1b7fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44cfd3f10_0 .net "a", 3 0, L_0x55d44eb071b0;  1 drivers
v0x55d44cfd4010_0 .net "b", 3 0, L_0x55d44eb07250;  1 drivers
v0x55d44cfc75c0_0 .net "ca", 3 0, L_0x55d44eb07040;  1 drivers
v0x55d44cfc7680_0 .net "cin", 3 0, L_0x55d44eb07340;  1 drivers
v0x55d44cfc7760_0 .net "sum", 3 0, L_0x55d44eb06fa0;  1 drivers
L_0x55d44eb04f60 .part L_0x55d44eb071b0, 0, 1;
L_0x55d44eb05090 .part L_0x55d44eb07250, 0, 1;
L_0x55d44eb051c0 .part L_0x55d44eb07340, 0, 1;
L_0x55d44eb057d0 .part L_0x55d44eb071b0, 1, 1;
L_0x55d44eb05900 .part L_0x55d44eb07250, 1, 1;
L_0x55d44eb05a30 .part L_0x55d44eb07340, 1, 1;
L_0x55d44eb06170 .part L_0x55d44eb071b0, 2, 1;
L_0x55d44eb062a0 .part L_0x55d44eb07250, 2, 1;
L_0x55d44eb06420 .part L_0x55d44eb07340, 2, 1;
L_0x55d44eb069f0 .part L_0x55d44eb071b0, 3, 1;
L_0x55d44eb06bb0 .part L_0x55d44eb07250, 3, 1;
L_0x55d44eb06d70 .part L_0x55d44eb07340, 3, 1;
L_0x55d44eb06fa0 .concat8 [ 1 1 1 1], L_0x55d44eb04a00, L_0x55d44eb05360, L_0x55d44eb05c10, L_0x55d44eb065c0;
L_0x55d44eb07040 .concat8 [ 1 1 1 1], L_0x55d44eb04e50, L_0x55d44eb056c0, L_0x55d44eb06060, L_0x55d44eb068e0;
S_0x55d44d14b220 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d167890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb04470 .functor XOR 1, L_0x55d44eb04f60, L_0x55d44eb05090, C4<0>, C4<0>;
L_0x55d44eb04a00 .functor XOR 1, L_0x55d44eb04470, L_0x55d44eb051c0, C4<0>, C4<0>;
L_0x55d44eb04ac0 .functor AND 1, L_0x55d44eb04f60, L_0x55d44eb05090, C4<1>, C4<1>;
L_0x55d44eb04bd0 .functor AND 1, L_0x55d44eb04f60, L_0x55d44eb051c0, C4<1>, C4<1>;
L_0x55d44eb04c90 .functor OR 1, L_0x55d44eb04ac0, L_0x55d44eb04bd0, C4<0>, C4<0>;
L_0x55d44eb04da0 .functor AND 1, L_0x55d44eb051c0, L_0x55d44eb05090, C4<1>, C4<1>;
L_0x55d44eb04e50 .functor OR 1, L_0x55d44eb04c90, L_0x55d44eb04da0, C4<0>, C4<0>;
v0x55d44d13e8d0_0 .net *"_s0", 0 0, L_0x55d44eb04470;  1 drivers
v0x55d44d13e990_0 .net *"_s10", 0 0, L_0x55d44eb04da0;  1 drivers
v0x55d44d131f00_0 .net *"_s4", 0 0, L_0x55d44eb04ac0;  1 drivers
v0x55d44d131fd0_0 .net *"_s6", 0 0, L_0x55d44eb04bd0;  1 drivers
v0x55d44d117f60_0 .net *"_s8", 0 0, L_0x55d44eb04c90;  1 drivers
v0x55d44d118090_0 .net "a", 0 0, L_0x55d44eb04f60;  1 drivers
v0x55d44d10b610_0 .net "b", 0 0, L_0x55d44eb05090;  1 drivers
v0x55d44d10b6d0_0 .net "ca", 0 0, L_0x55d44eb04e50;  1 drivers
v0x55d44d10b790_0 .net "cin", 0 0, L_0x55d44eb051c0;  1 drivers
v0x55d44d0fecc0_0 .net "sum", 0 0, L_0x55d44eb04a00;  1 drivers
S_0x55d44d0e3f20 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d167890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb052f0 .functor XOR 1, L_0x55d44eb057d0, L_0x55d44eb05900, C4<0>, C4<0>;
L_0x55d44eb05360 .functor XOR 1, L_0x55d44eb052f0, L_0x55d44eb05a30, C4<0>, C4<0>;
L_0x55d44eb053d0 .functor AND 1, L_0x55d44eb057d0, L_0x55d44eb05900, C4<1>, C4<1>;
L_0x55d44eb05440 .functor AND 1, L_0x55d44eb057d0, L_0x55d44eb05a30, C4<1>, C4<1>;
L_0x55d44eb05500 .functor OR 1, L_0x55d44eb053d0, L_0x55d44eb05440, C4<0>, C4<0>;
L_0x55d44eb05610 .functor AND 1, L_0x55d44eb05a30, L_0x55d44eb05900, C4<1>, C4<1>;
L_0x55d44eb056c0 .functor OR 1, L_0x55d44eb05500, L_0x55d44eb05610, C4<0>, C4<0>;
v0x55d44d0d75d0_0 .net *"_s0", 0 0, L_0x55d44eb052f0;  1 drivers
v0x55d44d0d76b0_0 .net *"_s10", 0 0, L_0x55d44eb05610;  1 drivers
v0x55d44d0cac80_0 .net *"_s4", 0 0, L_0x55d44eb053d0;  1 drivers
v0x55d44d0cad70_0 .net *"_s6", 0 0, L_0x55d44eb05440;  1 drivers
v0x55d44d0b0ce0_0 .net *"_s8", 0 0, L_0x55d44eb05500;  1 drivers
v0x55d44d0b0dc0_0 .net "a", 0 0, L_0x55d44eb057d0;  1 drivers
v0x55d44d0b0e80_0 .net "b", 0 0, L_0x55d44eb05900;  1 drivers
v0x55d44d0a4390_0 .net "ca", 0 0, L_0x55d44eb056c0;  1 drivers
v0x55d44d0a4430_0 .net "cin", 0 0, L_0x55d44eb05a30;  1 drivers
v0x55d44d097a40_0 .net "sum", 0 0, L_0x55d44eb05360;  1 drivers
S_0x55d44d07ad20 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d167890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb05ba0 .functor XOR 1, L_0x55d44eb06170, L_0x55d44eb062a0, C4<0>, C4<0>;
L_0x55d44eb05c10 .functor XOR 1, L_0x55d44eb05ba0, L_0x55d44eb06420, C4<0>, C4<0>;
L_0x55d44eb05cd0 .functor AND 1, L_0x55d44eb06170, L_0x55d44eb062a0, C4<1>, C4<1>;
L_0x55d44eb05de0 .functor AND 1, L_0x55d44eb06170, L_0x55d44eb06420, C4<1>, C4<1>;
L_0x55d44eb05ea0 .functor OR 1, L_0x55d44eb05cd0, L_0x55d44eb05de0, C4<0>, C4<0>;
L_0x55d44eb05fb0 .functor AND 1, L_0x55d44eb06420, L_0x55d44eb062a0, C4<1>, C4<1>;
L_0x55d44eb06060 .functor OR 1, L_0x55d44eb05ea0, L_0x55d44eb05fb0, C4<0>, C4<0>;
v0x55d44d097ba0_0 .net *"_s0", 0 0, L_0x55d44eb05ba0;  1 drivers
v0x55d44d06e3d0_0 .net *"_s10", 0 0, L_0x55d44eb05fb0;  1 drivers
v0x55d44d06e4b0_0 .net *"_s4", 0 0, L_0x55d44eb05cd0;  1 drivers
v0x55d44d061a80_0 .net *"_s6", 0 0, L_0x55d44eb05de0;  1 drivers
v0x55d44d061b60_0 .net *"_s8", 0 0, L_0x55d44eb05ea0;  1 drivers
v0x55d44d047ae0_0 .net "a", 0 0, L_0x55d44eb06170;  1 drivers
v0x55d44d047ba0_0 .net "b", 0 0, L_0x55d44eb062a0;  1 drivers
v0x55d44d047c60_0 .net "ca", 0 0, L_0x55d44eb06060;  1 drivers
v0x55d44d03b190_0 .net "cin", 0 0, L_0x55d44eb06420;  1 drivers
v0x55d44d03b250_0 .net "sum", 0 0, L_0x55d44eb05c10;  1 drivers
S_0x55d44d02e840 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d167890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb06550 .functor XOR 1, L_0x55d44eb069f0, L_0x55d44eb06bb0, C4<0>, C4<0>;
L_0x55d44eb065c0 .functor XOR 1, L_0x55d44eb06550, L_0x55d44eb06d70, C4<0>, C4<0>;
L_0x55d44eb06630 .functor AND 1, L_0x55d44eb069f0, L_0x55d44eb06bb0, C4<1>, C4<1>;
L_0x55d44eb066a0 .functor AND 1, L_0x55d44eb069f0, L_0x55d44eb06d70, C4<1>, C4<1>;
L_0x55d44eb06760 .functor OR 1, L_0x55d44eb06630, L_0x55d44eb066a0, C4<0>, C4<0>;
L_0x55d44eb06870 .functor AND 1, L_0x55d44eb06d70, L_0x55d44eb06bb0, C4<1>, C4<1>;
L_0x55d44eb068e0 .functor OR 1, L_0x55d44eb06760, L_0x55d44eb06870, C4<0>, C4<0>;
v0x55d44d02e9c0_0 .net *"_s0", 0 0, L_0x55d44eb06550;  1 drivers
v0x55d44d013aa0_0 .net *"_s10", 0 0, L_0x55d44eb06870;  1 drivers
v0x55d44d013b80_0 .net *"_s4", 0 0, L_0x55d44eb06630;  1 drivers
v0x55d44d007150_0 .net *"_s6", 0 0, L_0x55d44eb066a0;  1 drivers
v0x55d44d007230_0 .net *"_s8", 0 0, L_0x55d44eb06760;  1 drivers
v0x55d44cffa800_0 .net "a", 0 0, L_0x55d44eb069f0;  1 drivers
v0x55d44cffa8c0_0 .net "b", 0 0, L_0x55d44eb06bb0;  1 drivers
v0x55d44cffa980_0 .net "ca", 0 0, L_0x55d44eb068e0;  1 drivers
v0x55d44cfe0860_0 .net "cin", 0 0, L_0x55d44eb06d70;  1 drivers
v0x55d44cfe09b0_0 .net "sum", 0 0, L_0x55d44eb065c0;  1 drivers
S_0x55d44cfaaf60 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44e1b7fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44ce34460_0 .net "a", 3 0, L_0x55d44eb09b50;  1 drivers
v0x55d44ce279b0_0 .net "b", 3 0, L_0x55d44eb09c80;  1 drivers
v0x55d44ce27a90_0 .net "ca", 3 0, L_0x55d44eb099e0;  1 drivers
v0x55d44ce27b50_0 .net "cin", 3 0, L_0x55d44eb09db0;  1 drivers
v0x55d44df21de0_0 .net "sum", 3 0, L_0x55d44eb09940;  1 drivers
L_0x55d44eb07900 .part L_0x55d44eb09b50, 0, 1;
L_0x55d44eb07a30 .part L_0x55d44eb09c80, 0, 1;
L_0x55d44eb07b60 .part L_0x55d44eb09db0, 0, 1;
L_0x55d44eb08170 .part L_0x55d44eb09b50, 1, 1;
L_0x55d44eb082a0 .part L_0x55d44eb09c80, 1, 1;
L_0x55d44eb083d0 .part L_0x55d44eb09db0, 1, 1;
L_0x55d44eb08b10 .part L_0x55d44eb09b50, 2, 1;
L_0x55d44eb08c40 .part L_0x55d44eb09c80, 2, 1;
L_0x55d44eb08dc0 .part L_0x55d44eb09db0, 2, 1;
L_0x55d44eb09390 .part L_0x55d44eb09b50, 3, 1;
L_0x55d44eb09550 .part L_0x55d44eb09c80, 3, 1;
L_0x55d44eb09710 .part L_0x55d44eb09db0, 3, 1;
L_0x55d44eb09940 .concat8 [ 1 1 1 1], L_0x55d44eb073e0, L_0x55d44eb07d00, L_0x55d44eb085b0, L_0x55d44eb08f60;
L_0x55d44eb099e0 .concat8 [ 1 1 1 1], L_0x55d44eb077f0, L_0x55d44eb08060, L_0x55d44eb08a00, L_0x55d44eb09280;
S_0x55d44cf9e690 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44cfaaf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb06f30 .functor XOR 1, L_0x55d44eb07900, L_0x55d44eb07a30, C4<0>, C4<0>;
L_0x55d44eb073e0 .functor XOR 1, L_0x55d44eb06f30, L_0x55d44eb07b60, C4<0>, C4<0>;
L_0x55d44eb074a0 .functor AND 1, L_0x55d44eb07900, L_0x55d44eb07a30, C4<1>, C4<1>;
L_0x55d44eb075b0 .functor AND 1, L_0x55d44eb07900, L_0x55d44eb07b60, C4<1>, C4<1>;
L_0x55d44eb07670 .functor OR 1, L_0x55d44eb074a0, L_0x55d44eb075b0, C4<0>, C4<0>;
L_0x55d44eb07780 .functor AND 1, L_0x55d44eb07b60, L_0x55d44eb07a30, C4<1>, C4<1>;
L_0x55d44eb077f0 .functor OR 1, L_0x55d44eb07670, L_0x55d44eb07780, C4<0>, C4<0>;
v0x55d44cf91d40_0 .net *"_s0", 0 0, L_0x55d44eb06f30;  1 drivers
v0x55d44cf91e40_0 .net *"_s10", 0 0, L_0x55d44eb07780;  1 drivers
v0x55d44cf77d20_0 .net *"_s4", 0 0, L_0x55d44eb074a0;  1 drivers
v0x55d44cf77df0_0 .net *"_s6", 0 0, L_0x55d44eb075b0;  1 drivers
v0x55d44cf6b3d0_0 .net *"_s8", 0 0, L_0x55d44eb07670;  1 drivers
v0x55d44cf6b500_0 .net "a", 0 0, L_0x55d44eb07900;  1 drivers
v0x55d44cf5ea80_0 .net "b", 0 0, L_0x55d44eb07a30;  1 drivers
v0x55d44cf5eb40_0 .net "ca", 0 0, L_0x55d44eb077f0;  1 drivers
v0x55d44cf5ec00_0 .net "cin", 0 0, L_0x55d44eb07b60;  1 drivers
v0x55d44cf43ce0_0 .net "sum", 0 0, L_0x55d44eb073e0;  1 drivers
S_0x55d44cf37390 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44cfaaf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb07c90 .functor XOR 1, L_0x55d44eb08170, L_0x55d44eb082a0, C4<0>, C4<0>;
L_0x55d44eb07d00 .functor XOR 1, L_0x55d44eb07c90, L_0x55d44eb083d0, C4<0>, C4<0>;
L_0x55d44eb07d70 .functor AND 1, L_0x55d44eb08170, L_0x55d44eb082a0, C4<1>, C4<1>;
L_0x55d44eb07de0 .functor AND 1, L_0x55d44eb08170, L_0x55d44eb083d0, C4<1>, C4<1>;
L_0x55d44eb07ea0 .functor OR 1, L_0x55d44eb07d70, L_0x55d44eb07de0, C4<0>, C4<0>;
L_0x55d44eb07fb0 .functor AND 1, L_0x55d44eb083d0, L_0x55d44eb082a0, C4<1>, C4<1>;
L_0x55d44eb08060 .functor OR 1, L_0x55d44eb07ea0, L_0x55d44eb07fb0, C4<0>, C4<0>;
v0x55d44cf43e40_0 .net *"_s0", 0 0, L_0x55d44eb07c90;  1 drivers
v0x55d44cf2aa40_0 .net *"_s10", 0 0, L_0x55d44eb07fb0;  1 drivers
v0x55d44cf2ab00_0 .net *"_s4", 0 0, L_0x55d44eb07d70;  1 drivers
v0x55d44cf10aa0_0 .net *"_s6", 0 0, L_0x55d44eb07de0;  1 drivers
v0x55d44cf10b80_0 .net *"_s8", 0 0, L_0x55d44eb07ea0;  1 drivers
v0x55d44cf04150_0 .net "a", 0 0, L_0x55d44eb08170;  1 drivers
v0x55d44cf04210_0 .net "b", 0 0, L_0x55d44eb082a0;  1 drivers
v0x55d44cf042d0_0 .net "ca", 0 0, L_0x55d44eb08060;  1 drivers
v0x55d44cef7800_0 .net "cin", 0 0, L_0x55d44eb083d0;  1 drivers
v0x55d44cef78c0_0 .net "sum", 0 0, L_0x55d44eb07d00;  1 drivers
S_0x55d44cedb110 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44cfaaf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb08540 .functor XOR 1, L_0x55d44eb08b10, L_0x55d44eb08c40, C4<0>, C4<0>;
L_0x55d44eb085b0 .functor XOR 1, L_0x55d44eb08540, L_0x55d44eb08dc0, C4<0>, C4<0>;
L_0x55d44eb08670 .functor AND 1, L_0x55d44eb08b10, L_0x55d44eb08c40, C4<1>, C4<1>;
L_0x55d44eb08780 .functor AND 1, L_0x55d44eb08b10, L_0x55d44eb08dc0, C4<1>, C4<1>;
L_0x55d44eb08840 .functor OR 1, L_0x55d44eb08670, L_0x55d44eb08780, C4<0>, C4<0>;
L_0x55d44eb08950 .functor AND 1, L_0x55d44eb08dc0, L_0x55d44eb08c40, C4<1>, C4<1>;
L_0x55d44eb08a00 .functor OR 1, L_0x55d44eb08840, L_0x55d44eb08950, C4<0>, C4<0>;
v0x55d44cece7c0_0 .net *"_s0", 0 0, L_0x55d44eb08540;  1 drivers
v0x55d44cece880_0 .net *"_s10", 0 0, L_0x55d44eb08950;  1 drivers
v0x55d44cece960_0 .net *"_s4", 0 0, L_0x55d44eb08670;  1 drivers
v0x55d44cec1e70_0 .net *"_s6", 0 0, L_0x55d44eb08780;  1 drivers
v0x55d44cec1f30_0 .net *"_s8", 0 0, L_0x55d44eb08840;  1 drivers
v0x55d44cea7ed0_0 .net "a", 0 0, L_0x55d44eb08b10;  1 drivers
v0x55d44cea7f90_0 .net "b", 0 0, L_0x55d44eb08c40;  1 drivers
v0x55d44cea8050_0 .net "ca", 0 0, L_0x55d44eb08a00;  1 drivers
v0x55d44ce9b580_0 .net "cin", 0 0, L_0x55d44eb08dc0;  1 drivers
v0x55d44ce9b640_0 .net "sum", 0 0, L_0x55d44eb085b0;  1 drivers
S_0x55d44ce8ec30 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44cfaaf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb08ef0 .functor XOR 1, L_0x55d44eb09390, L_0x55d44eb09550, C4<0>, C4<0>;
L_0x55d44eb08f60 .functor XOR 1, L_0x55d44eb08ef0, L_0x55d44eb09710, C4<0>, C4<0>;
L_0x55d44eb08fd0 .functor AND 1, L_0x55d44eb09390, L_0x55d44eb09550, C4<1>, C4<1>;
L_0x55d44eb09040 .functor AND 1, L_0x55d44eb09390, L_0x55d44eb09710, C4<1>, C4<1>;
L_0x55d44eb09100 .functor OR 1, L_0x55d44eb08fd0, L_0x55d44eb09040, C4<0>, C4<0>;
L_0x55d44eb09210 .functor AND 1, L_0x55d44eb09710, L_0x55d44eb09550, C4<1>, C4<1>;
L_0x55d44eb09280 .functor OR 1, L_0x55d44eb09100, L_0x55d44eb09210, C4<0>, C4<0>;
v0x55d44ce73e90_0 .net *"_s0", 0 0, L_0x55d44eb08ef0;  1 drivers
v0x55d44ce73f70_0 .net *"_s10", 0 0, L_0x55d44eb09210;  1 drivers
v0x55d44ce67540_0 .net *"_s4", 0 0, L_0x55d44eb08fd0;  1 drivers
v0x55d44ce67630_0 .net *"_s6", 0 0, L_0x55d44eb09040;  1 drivers
v0x55d44ce5abf0_0 .net *"_s8", 0 0, L_0x55d44eb09100;  1 drivers
v0x55d44ce5acd0_0 .net "a", 0 0, L_0x55d44eb09390;  1 drivers
v0x55d44ce5ad90_0 .net "b", 0 0, L_0x55d44eb09550;  1 drivers
v0x55d44ce40c50_0 .net "ca", 0 0, L_0x55d44eb09280;  1 drivers
v0x55d44ce40cf0_0 .net "cin", 0 0, L_0x55d44eb09710;  1 drivers
v0x55d44ce34300_0 .net "sum", 0 0, L_0x55d44eb08f60;  1 drivers
S_0x55d44e192850 .scope module, "FA_1" "thirtBitAdder" 5 14, 6 3 0, S_0x55d44d527bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44e7183a0_0 .net "a", 31 0, L_0x55d44eb20940;  1 drivers
v0x55d44e7184a0_0 .net "b", 31 0, L_0x55d44eb20a30;  1 drivers
v0x55d44e718580_0 .net "ca", 31 0, L_0x55d44eb207b0;  1 drivers
v0x55d44e718640_0 .net "cin", 31 0, L_0x55d44eb20b20;  1 drivers
v0x55d44e718720_0 .net "sum", 31 0, L_0x55d44eb20670;  1 drivers
L_0x55d44eb15550 .part L_0x55d44eb20940, 0, 16;
L_0x55d44eb155f0 .part L_0x55d44eb20a30, 0, 16;
L_0x55d44eb15690 .part L_0x55d44eb20b20, 0, 16;
L_0x55d44eb20360 .part L_0x55d44eb20940, 16, 16;
L_0x55d44eb20450 .part L_0x55d44eb20a30, 16, 16;
L_0x55d44eb20540 .part L_0x55d44eb20b20, 16, 16;
L_0x55d44eb20670 .concat8 [ 16 16 0 0], L_0x55d44eb15250, L_0x55d44eb20060;
L_0x55d44eb207b0 .concat8 [ 16 16 0 0], L_0x55d44eb152f0, L_0x55d44eb20100;
S_0x55d44d21e850 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44e192850;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44e2c9ab0_0 .net "a", 15 0, L_0x55d44eb15550;  1 drivers
v0x55d44e2c9b90_0 .net "b", 15 0, L_0x55d44eb155f0;  1 drivers
v0x55d44e2c9c70_0 .net "ca", 15 0, L_0x55d44eb152f0;  1 drivers
v0x55d44e260880_0 .net "cin", 15 0, L_0x55d44eb15690;  1 drivers
v0x55d44e260960_0 .net "sum", 15 0, L_0x55d44eb15250;  1 drivers
L_0x55d44eb0d0c0 .part L_0x55d44eb15550, 0, 4;
L_0x55d44eb0d160 .part L_0x55d44eb155f0, 0, 4;
L_0x55d44eb0d200 .part L_0x55d44eb15690, 0, 4;
L_0x55d44eb0f9f0 .part L_0x55d44eb15550, 4, 4;
L_0x55d44eb0fae0 .part L_0x55d44eb155f0, 4, 4;
L_0x55d44eb0fbd0 .part L_0x55d44eb15690, 4, 4;
L_0x55d44eb124b0 .part L_0x55d44eb15550, 8, 4;
L_0x55d44eb12550 .part L_0x55d44eb155f0, 8, 4;
L_0x55d44eb12640 .part L_0x55d44eb15690, 8, 4;
L_0x55d44eb14e50 .part L_0x55d44eb15550, 12, 4;
L_0x55d44eb14f80 .part L_0x55d44eb155f0, 12, 4;
L_0x55d44eb150b0 .part L_0x55d44eb15690, 12, 4;
L_0x55d44eb15250 .concat8 [ 4 4 4 4], L_0x55d44eb0cf00, L_0x55d44eb0f7e0, L_0x55d44eb122a0, L_0x55d44eb14c40;
L_0x55d44eb152f0 .concat8 [ 4 4 4 4], L_0x55d44eb0cfa0, L_0x55d44eb0f880, L_0x55d44eb12340, L_0x55d44eb14ce0;
S_0x55d44cfae7c0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44d21e850;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44de4eee0_0 .net "a", 3 0, L_0x55d44eb0d0c0;  1 drivers
v0x55d44de4efe0_0 .net "b", 3 0, L_0x55d44eb0d160;  1 drivers
v0x55d44dde7b00_0 .net "ca", 3 0, L_0x55d44eb0cfa0;  1 drivers
v0x55d44dde7bc0_0 .net "cin", 3 0, L_0x55d44eb0d200;  1 drivers
v0x55d44dde7ca0_0 .net "sum", 3 0, L_0x55d44eb0cf00;  1 drivers
L_0x55d44eb0aec0 .part L_0x55d44eb0d0c0, 0, 1;
L_0x55d44eb0aff0 .part L_0x55d44eb0d160, 0, 1;
L_0x55d44eb0b120 .part L_0x55d44eb0d200, 0, 1;
L_0x55d44eb0b730 .part L_0x55d44eb0d0c0, 1, 1;
L_0x55d44eb0b860 .part L_0x55d44eb0d160, 1, 1;
L_0x55d44eb0b990 .part L_0x55d44eb0d200, 1, 1;
L_0x55d44eb0c0d0 .part L_0x55d44eb0d0c0, 2, 1;
L_0x55d44eb0c200 .part L_0x55d44eb0d160, 2, 1;
L_0x55d44eb0c380 .part L_0x55d44eb0d200, 2, 1;
L_0x55d44eb0c950 .part L_0x55d44eb0d0c0, 3, 1;
L_0x55d44eb0cb10 .part L_0x55d44eb0d160, 3, 1;
L_0x55d44eb0ccd0 .part L_0x55d44eb0d200, 3, 1;
L_0x55d44eb0cf00 .concat8 [ 1 1 1 1], L_0x55d44eb098d0, L_0x55d44eb0b2c0, L_0x55d44eb0bb70, L_0x55d44eb0c520;
L_0x55d44eb0cfa0 .concat8 [ 1 1 1 1], L_0x55d44eb0adb0, L_0x55d44eb0b620, L_0x55d44eb0bfc0, L_0x55d44eb0c840;
S_0x55d44e333660 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44cfae7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb09ee0 .functor XOR 1, L_0x55d44eb0aec0, L_0x55d44eb0aff0, C4<0>, C4<0>;
L_0x55d44eb098d0 .functor XOR 1, L_0x55d44eb09ee0, L_0x55d44eb0b120, C4<0>, C4<0>;
L_0x55d44eb0aa60 .functor AND 1, L_0x55d44eb0aec0, L_0x55d44eb0aff0, C4<1>, C4<1>;
L_0x55d44eb0ab70 .functor AND 1, L_0x55d44eb0aec0, L_0x55d44eb0b120, C4<1>, C4<1>;
L_0x55d44eb0ac30 .functor OR 1, L_0x55d44eb0aa60, L_0x55d44eb0ab70, C4<0>, C4<0>;
L_0x55d44eb0ad40 .functor AND 1, L_0x55d44eb0b120, L_0x55d44eb0aff0, C4<1>, C4<1>;
L_0x55d44eb0adb0 .functor OR 1, L_0x55d44eb0ac30, L_0x55d44eb0ad40, C4<0>, C4<0>;
v0x55d44e192a40_0 .net *"_s0", 0 0, L_0x55d44eb09ee0;  1 drivers
v0x55d44d48ea50_0 .net *"_s10", 0 0, L_0x55d44eb0ad40;  1 drivers
v0x55d44dcb1ad0_0 .net *"_s4", 0 0, L_0x55d44eb0aa60;  1 drivers
v0x55d44dcb1b70_0 .net *"_s6", 0 0, L_0x55d44eb0ab70;  1 drivers
v0x55d44dcb1c50_0 .net *"_s8", 0 0, L_0x55d44eb0ac30;  1 drivers
v0x55d44d970540_0 .net "a", 0 0, L_0x55d44eb0aec0;  1 drivers
v0x55d44d970600_0 .net "b", 0 0, L_0x55d44eb0aff0;  1 drivers
v0x55d44d9706c0_0 .net "ca", 0 0, L_0x55d44eb0adb0;  1 drivers
v0x55d44d700160_0 .net "cin", 0 0, L_0x55d44eb0b120;  1 drivers
v0x55d44d700220_0 .net "sum", 0 0, L_0x55d44eb098d0;  1 drivers
S_0x55d44e0c2a50 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44cfae7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb0b250 .functor XOR 1, L_0x55d44eb0b730, L_0x55d44eb0b860, C4<0>, C4<0>;
L_0x55d44eb0b2c0 .functor XOR 1, L_0x55d44eb0b250, L_0x55d44eb0b990, C4<0>, C4<0>;
L_0x55d44eb0b330 .functor AND 1, L_0x55d44eb0b730, L_0x55d44eb0b860, C4<1>, C4<1>;
L_0x55d44eb0b3a0 .functor AND 1, L_0x55d44eb0b730, L_0x55d44eb0b990, C4<1>, C4<1>;
L_0x55d44eb0b460 .functor OR 1, L_0x55d44eb0b330, L_0x55d44eb0b3a0, C4<0>, C4<0>;
L_0x55d44eb0b570 .functor AND 1, L_0x55d44eb0b990, L_0x55d44eb0b860, C4<1>, C4<1>;
L_0x55d44eb0b620 .functor OR 1, L_0x55d44eb0b460, L_0x55d44eb0b570, C4<0>, C4<0>;
v0x55d44d700380_0 .net *"_s0", 0 0, L_0x55d44eb0b250;  1 drivers
v0x55d44e0c2c70_0 .net *"_s10", 0 0, L_0x55d44eb0b570;  1 drivers
v0x55d44d3bea60_0 .net *"_s4", 0 0, L_0x55d44eb0b330;  1 drivers
v0x55d44d3beb50_0 .net *"_s6", 0 0, L_0x55d44eb0b3a0;  1 drivers
v0x55d44d3bec30_0 .net *"_s8", 0 0, L_0x55d44eb0b460;  1 drivers
v0x55d44d14ea30_0 .net "a", 0 0, L_0x55d44eb0b730;  1 drivers
v0x55d44d14ead0_0 .net "b", 0 0, L_0x55d44eb0b860;  1 drivers
v0x55d44d14eb90_0 .net "ca", 0 0, L_0x55d44eb0b620;  1 drivers
v0x55d44d14ec50_0 .net "cin", 0 0, L_0x55d44eb0b990;  1 drivers
v0x55d44cedea50_0 .net "sum", 0 0, L_0x55d44eb0b2c0;  1 drivers
S_0x55d44dfefe00 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44cfae7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb0bb00 .functor XOR 1, L_0x55d44eb0c0d0, L_0x55d44eb0c200, C4<0>, C4<0>;
L_0x55d44eb0bb70 .functor XOR 1, L_0x55d44eb0bb00, L_0x55d44eb0c380, C4<0>, C4<0>;
L_0x55d44eb0bc30 .functor AND 1, L_0x55d44eb0c0d0, L_0x55d44eb0c200, C4<1>, C4<1>;
L_0x55d44eb0bd40 .functor AND 1, L_0x55d44eb0c0d0, L_0x55d44eb0c380, C4<1>, C4<1>;
L_0x55d44eb0be00 .functor OR 1, L_0x55d44eb0bc30, L_0x55d44eb0bd40, C4<0>, C4<0>;
L_0x55d44eb0bf10 .functor AND 1, L_0x55d44eb0c380, L_0x55d44eb0c200, C4<1>, C4<1>;
L_0x55d44eb0bfc0 .functor OR 1, L_0x55d44eb0be00, L_0x55d44eb0bf10, C4<0>, C4<0>;
v0x55d44dff0000_0 .net *"_s0", 0 0, L_0x55d44eb0bb00;  1 drivers
v0x55d44cedebb0_0 .net *"_s10", 0 0, L_0x55d44eb0bf10;  1 drivers
v0x55d44dfef290_0 .net *"_s4", 0 0, L_0x55d44eb0bc30;  1 drivers
v0x55d44dfef380_0 .net *"_s6", 0 0, L_0x55d44eb0bd40;  1 drivers
v0x55d44dfef460_0 .net *"_s8", 0 0, L_0x55d44eb0be00;  1 drivers
v0x55d44df88010_0 .net "a", 0 0, L_0x55d44eb0c0d0;  1 drivers
v0x55d44df880d0_0 .net "b", 0 0, L_0x55d44eb0c200;  1 drivers
v0x55d44df88190_0 .net "ca", 0 0, L_0x55d44eb0bfc0;  1 drivers
v0x55d44df88250_0 .net "cin", 0 0, L_0x55d44eb0c380;  1 drivers
v0x55d44df200f0_0 .net "sum", 0 0, L_0x55d44eb0bb70;  1 drivers
S_0x55d44df1f4d0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44cfae7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb0c4b0 .functor XOR 1, L_0x55d44eb0c950, L_0x55d44eb0cb10, C4<0>, C4<0>;
L_0x55d44eb0c520 .functor XOR 1, L_0x55d44eb0c4b0, L_0x55d44eb0ccd0, C4<0>, C4<0>;
L_0x55d44eb0c590 .functor AND 1, L_0x55d44eb0c950, L_0x55d44eb0cb10, C4<1>, C4<1>;
L_0x55d44eb0c600 .functor AND 1, L_0x55d44eb0c950, L_0x55d44eb0ccd0, C4<1>, C4<1>;
L_0x55d44eb0c6c0 .functor OR 1, L_0x55d44eb0c590, L_0x55d44eb0c600, C4<0>, C4<0>;
L_0x55d44eb0c7d0 .functor AND 1, L_0x55d44eb0ccd0, L_0x55d44eb0cb10, C4<1>, C4<1>;
L_0x55d44eb0c840 .functor OR 1, L_0x55d44eb0c6c0, L_0x55d44eb0c7d0, C4<0>, C4<0>;
v0x55d44df1f6d0_0 .net *"_s0", 0 0, L_0x55d44eb0c4b0;  1 drivers
v0x55d44df20250_0 .net *"_s10", 0 0, L_0x55d44eb0c7d0;  1 drivers
v0x55d44deb8250_0 .net *"_s4", 0 0, L_0x55d44eb0c590;  1 drivers
v0x55d44deb8340_0 .net *"_s6", 0 0, L_0x55d44eb0c600;  1 drivers
v0x55d44deb8420_0 .net *"_s8", 0 0, L_0x55d44eb0c6c0;  1 drivers
v0x55d44de4f8f0_0 .net "a", 0 0, L_0x55d44eb0c950;  1 drivers
v0x55d44de4f9b0_0 .net "b", 0 0, L_0x55d44eb0cb10;  1 drivers
v0x55d44de4fa70_0 .net "ca", 0 0, L_0x55d44eb0c840;  1 drivers
v0x55d44de4fb30_0 .net "cin", 0 0, L_0x55d44eb0ccd0;  1 drivers
v0x55d44de4ed80_0 .net "sum", 0 0, L_0x55d44eb0c520;  1 drivers
S_0x55d44dd7fb30 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44d21e850;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d96dbb0_0 .net "a", 3 0, L_0x55d44eb0f9f0;  1 drivers
v0x55d44d96dc90_0 .net "b", 3 0, L_0x55d44eb0fae0;  1 drivers
v0x55d44d96dd70_0 .net "ca", 3 0, L_0x55d44eb0f880;  1 drivers
v0x55d44d96de30_0 .net "cin", 3 0, L_0x55d44eb0fbd0;  1 drivers
v0x55d44d906930_0 .net "sum", 3 0, L_0x55d44eb0f7e0;  1 drivers
L_0x55d44eb0d7c0 .part L_0x55d44eb0f9f0, 0, 1;
L_0x55d44eb0d8f0 .part L_0x55d44eb0fae0, 0, 1;
L_0x55d44eb0da20 .part L_0x55d44eb0fbd0, 0, 1;
L_0x55d44eb0dff0 .part L_0x55d44eb0f9f0, 1, 1;
L_0x55d44eb0e120 .part L_0x55d44eb0fae0, 1, 1;
L_0x55d44eb0e250 .part L_0x55d44eb0fbd0, 1, 1;
L_0x55d44eb0e950 .part L_0x55d44eb0f9f0, 2, 1;
L_0x55d44eb0ea80 .part L_0x55d44eb0fae0, 2, 1;
L_0x55d44eb0ec00 .part L_0x55d44eb0fbd0, 2, 1;
L_0x55d44eb0f1d0 .part L_0x55d44eb0f9f0, 3, 1;
L_0x55d44eb0f3f0 .part L_0x55d44eb0fae0, 3, 1;
L_0x55d44eb0f5b0 .part L_0x55d44eb0fbd0, 3, 1;
L_0x55d44eb0f7e0 .concat8 [ 1 1 1 1], L_0x55d44eb0d2a0, L_0x55d44eb0dbc0, L_0x55d44eb0e3f0, L_0x55d44eb0eda0;
L_0x55d44eb0f880 .concat8 [ 1 1 1 1], L_0x55d44eb0d6b0, L_0x55d44eb0dee0, L_0x55d44eb0e840, L_0x55d44eb0f0c0;
S_0x55d44dd7efc0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44dd7fb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb0ce90 .functor XOR 1, L_0x55d44eb0d7c0, L_0x55d44eb0d8f0, C4<0>, C4<0>;
L_0x55d44eb0d2a0 .functor XOR 1, L_0x55d44eb0ce90, L_0x55d44eb0da20, C4<0>, C4<0>;
L_0x55d44eb0d360 .functor AND 1, L_0x55d44eb0d7c0, L_0x55d44eb0d8f0, C4<1>, C4<1>;
L_0x55d44eb0d470 .functor AND 1, L_0x55d44eb0d7c0, L_0x55d44eb0da20, C4<1>, C4<1>;
L_0x55d44eb0d530 .functor OR 1, L_0x55d44eb0d360, L_0x55d44eb0d470, C4<0>, C4<0>;
L_0x55d44eb0d640 .functor AND 1, L_0x55d44eb0da20, L_0x55d44eb0d8f0, C4<1>, C4<1>;
L_0x55d44eb0d6b0 .functor OR 1, L_0x55d44eb0d530, L_0x55d44eb0d640, C4<0>, C4<0>;
v0x55d44dd7f240_0 .net *"_s0", 0 0, L_0x55d44eb0ce90;  1 drivers
v0x55d44dd7fd80_0 .net *"_s10", 0 0, L_0x55d44eb0d640;  1 drivers
v0x55d44dd17d40_0 .net *"_s4", 0 0, L_0x55d44eb0d360;  1 drivers
v0x55d44dd17e30_0 .net *"_s6", 0 0, L_0x55d44eb0d470;  1 drivers
v0x55d44dd17f10_0 .net *"_s8", 0 0, L_0x55d44eb0d530;  1 drivers
v0x55d44dcafcb0_0 .net "a", 0 0, L_0x55d44eb0d7c0;  1 drivers
v0x55d44dcafd70_0 .net "b", 0 0, L_0x55d44eb0d8f0;  1 drivers
v0x55d44dcafe30_0 .net "ca", 0 0, L_0x55d44eb0d6b0;  1 drivers
v0x55d44dcafef0_0 .net "cin", 0 0, L_0x55d44eb0da20;  1 drivers
v0x55d44dcaf1f0_0 .net "sum", 0 0, L_0x55d44eb0d2a0;  1 drivers
S_0x55d44dc47eb0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44dd7fb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb0db50 .functor XOR 1, L_0x55d44eb0dff0, L_0x55d44eb0e120, C4<0>, C4<0>;
L_0x55d44eb0dbc0 .functor XOR 1, L_0x55d44eb0db50, L_0x55d44eb0e250, C4<0>, C4<0>;
L_0x55d44eb0dc30 .functor AND 1, L_0x55d44eb0dff0, L_0x55d44eb0e120, C4<1>, C4<1>;
L_0x55d44eb0dca0 .functor AND 1, L_0x55d44eb0dff0, L_0x55d44eb0e250, C4<1>, C4<1>;
L_0x55d44eb0dd60 .functor OR 1, L_0x55d44eb0dc30, L_0x55d44eb0dca0, C4<0>, C4<0>;
L_0x55d44eb0de70 .functor AND 1, L_0x55d44eb0e250, L_0x55d44eb0e120, C4<1>, C4<1>;
L_0x55d44eb0dee0 .functor OR 1, L_0x55d44eb0dd60, L_0x55d44eb0de70, C4<0>, C4<0>;
v0x55d44dc480d0_0 .net *"_s0", 0 0, L_0x55d44eb0db50;  1 drivers
v0x55d44dcaf350_0 .net *"_s10", 0 0, L_0x55d44eb0de70;  1 drivers
v0x55d44dbdea50_0 .net *"_s4", 0 0, L_0x55d44eb0dc30;  1 drivers
v0x55d44dbdeb40_0 .net *"_s6", 0 0, L_0x55d44eb0dca0;  1 drivers
v0x55d44dbdec20_0 .net *"_s8", 0 0, L_0x55d44eb0dd60;  1 drivers
v0x55d44dbddee0_0 .net "a", 0 0, L_0x55d44eb0dff0;  1 drivers
v0x55d44dbddfa0_0 .net "b", 0 0, L_0x55d44eb0e120;  1 drivers
v0x55d44dbde060_0 .net "ca", 0 0, L_0x55d44eb0dee0;  1 drivers
v0x55d44dbde120_0 .net "cin", 0 0, L_0x55d44eb0e250;  1 drivers
v0x55d44db76c60_0 .net "sum", 0 0, L_0x55d44eb0dbc0;  1 drivers
S_0x55d44db76dc0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44dd7fb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb0e380 .functor XOR 1, L_0x55d44eb0e950, L_0x55d44eb0ea80, C4<0>, C4<0>;
L_0x55d44eb0e3f0 .functor XOR 1, L_0x55d44eb0e380, L_0x55d44eb0ec00, C4<0>, C4<0>;
L_0x55d44eb0e4b0 .functor AND 1, L_0x55d44eb0e950, L_0x55d44eb0ea80, C4<1>, C4<1>;
L_0x55d44eb0e5c0 .functor AND 1, L_0x55d44eb0e950, L_0x55d44eb0ec00, C4<1>, C4<1>;
L_0x55d44eb0e680 .functor OR 1, L_0x55d44eb0e4b0, L_0x55d44eb0e5c0, C4<0>, C4<0>;
L_0x55d44eb0e790 .functor AND 1, L_0x55d44eb0ec00, L_0x55d44eb0ea80, C4<1>, C4<1>;
L_0x55d44eb0e840 .functor OR 1, L_0x55d44eb0e680, L_0x55d44eb0e790, C4<0>, C4<0>;
v0x55d44db0e3e0_0 .net *"_s0", 0 0, L_0x55d44eb0e380;  1 drivers
v0x55d44db0e4c0_0 .net *"_s10", 0 0, L_0x55d44eb0e790;  1 drivers
v0x55d44db0e5a0_0 .net *"_s4", 0 0, L_0x55d44eb0e4b0;  1 drivers
v0x55d44db0d7f0_0 .net *"_s6", 0 0, L_0x55d44eb0e5c0;  1 drivers
v0x55d44db0d8d0_0 .net *"_s8", 0 0, L_0x55d44eb0e680;  1 drivers
v0x55d44db0da00_0 .net "a", 0 0, L_0x55d44eb0e950;  1 drivers
v0x55d44daa6570_0 .net "b", 0 0, L_0x55d44eb0ea80;  1 drivers
v0x55d44daa6630_0 .net "ca", 0 0, L_0x55d44eb0e840;  1 drivers
v0x55d44daa66f0_0 .net "cin", 0 0, L_0x55d44eb0ec00;  1 drivers
v0x55d44da3e5a0_0 .net "sum", 0 0, L_0x55d44eb0e3f0;  1 drivers
S_0x55d44da3e700 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44dd7fb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb0ed30 .functor XOR 1, L_0x55d44eb0f1d0, L_0x55d44eb0f3f0, C4<0>, C4<0>;
L_0x55d44eb0eda0 .functor XOR 1, L_0x55d44eb0ed30, L_0x55d44eb0f5b0, C4<0>, C4<0>;
L_0x55d44eb0ee10 .functor AND 1, L_0x55d44eb0f1d0, L_0x55d44eb0f3f0, C4<1>, C4<1>;
L_0x55d44eb0ee80 .functor AND 1, L_0x55d44eb0f1d0, L_0x55d44eb0f5b0, C4<1>, C4<1>;
L_0x55d44eb0ef40 .functor OR 1, L_0x55d44eb0ee10, L_0x55d44eb0ee80, C4<0>, C4<0>;
L_0x55d44eb0f050 .functor AND 1, L_0x55d44eb0f5b0, L_0x55d44eb0f3f0, C4<1>, C4<1>;
L_0x55d44eb0f0c0 .functor OR 1, L_0x55d44eb0ef40, L_0x55d44eb0f050, C4<0>, C4<0>;
v0x55d44da3dab0_0 .net *"_s0", 0 0, L_0x55d44eb0ed30;  1 drivers
v0x55d44da3dbb0_0 .net *"_s10", 0 0, L_0x55d44eb0f050;  1 drivers
v0x55d44da3dc90_0 .net *"_s4", 0 0, L_0x55d44eb0ee10;  1 drivers
v0x55d44d9d67b0_0 .net *"_s6", 0 0, L_0x55d44eb0ee80;  1 drivers
v0x55d44d9d6870_0 .net *"_s8", 0 0, L_0x55d44eb0ef40;  1 drivers
v0x55d44d9d69a0_0 .net "a", 0 0, L_0x55d44eb0f1d0;  1 drivers
v0x55d44d96e720_0 .net "b", 0 0, L_0x55d44eb0f3f0;  1 drivers
v0x55d44d96e7e0_0 .net "ca", 0 0, L_0x55d44eb0f0c0;  1 drivers
v0x55d44d96e8a0_0 .net "cin", 0 0, L_0x55d44eb0f5b0;  1 drivers
v0x55d44d96e960_0 .net "sum", 0 0, L_0x55d44eb0eda0;  1 drivers
S_0x55d44d906a90 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44d21e850;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d48bf70_0 .net "a", 3 0, L_0x55d44eb124b0;  1 drivers
v0x55d44d48c070_0 .net "b", 3 0, L_0x55d44eb12550;  1 drivers
v0x55d44d48c150_0 .net "ca", 3 0, L_0x55d44eb12340;  1 drivers
v0x55d44d48c210_0 .net "cin", 3 0, L_0x55d44eb12640;  1 drivers
v0x55d44d424cf0_0 .net "sum", 3 0, L_0x55d44eb122a0;  1 drivers
L_0x55d44eb10260 .part L_0x55d44eb124b0, 0, 1;
L_0x55d44eb10390 .part L_0x55d44eb12550, 0, 1;
L_0x55d44eb104c0 .part L_0x55d44eb12640, 0, 1;
L_0x55d44eb10ad0 .part L_0x55d44eb124b0, 1, 1;
L_0x55d44eb10c00 .part L_0x55d44eb12550, 1, 1;
L_0x55d44eb10d30 .part L_0x55d44eb12640, 1, 1;
L_0x55d44eb11470 .part L_0x55d44eb124b0, 2, 1;
L_0x55d44eb115a0 .part L_0x55d44eb12550, 2, 1;
L_0x55d44eb11720 .part L_0x55d44eb12640, 2, 1;
L_0x55d44eb11cf0 .part L_0x55d44eb124b0, 3, 1;
L_0x55d44eb11eb0 .part L_0x55d44eb12550, 3, 1;
L_0x55d44eb12070 .part L_0x55d44eb12640, 3, 1;
L_0x55d44eb122a0 .concat8 [ 1 1 1 1], L_0x55d44eb0fd00, L_0x55d44eb10660, L_0x55d44eb10f10, L_0x55d44eb118c0;
L_0x55d44eb12340 .concat8 [ 1 1 1 1], L_0x55d44eb10150, L_0x55d44eb109c0, L_0x55d44eb11360, L_0x55d44eb11be0;
S_0x55d44d89e000 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d906a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb0f770 .functor XOR 1, L_0x55d44eb10260, L_0x55d44eb10390, C4<0>, C4<0>;
L_0x55d44eb0fd00 .functor XOR 1, L_0x55d44eb0f770, L_0x55d44eb104c0, C4<0>, C4<0>;
L_0x55d44eb0fdc0 .functor AND 1, L_0x55d44eb10260, L_0x55d44eb10390, C4<1>, C4<1>;
L_0x55d44eb0fed0 .functor AND 1, L_0x55d44eb10260, L_0x55d44eb104c0, C4<1>, C4<1>;
L_0x55d44eb0ff90 .functor OR 1, L_0x55d44eb0fdc0, L_0x55d44eb0fed0, C4<0>, C4<0>;
L_0x55d44eb100a0 .functor AND 1, L_0x55d44eb104c0, L_0x55d44eb10390, C4<1>, C4<1>;
L_0x55d44eb10150 .functor OR 1, L_0x55d44eb0ff90, L_0x55d44eb100a0, C4<0>, C4<0>;
v0x55d44d89d410_0 .net *"_s0", 0 0, L_0x55d44eb0f770;  1 drivers
v0x55d44d89d510_0 .net *"_s10", 0 0, L_0x55d44eb100a0;  1 drivers
v0x55d44d89d5f0_0 .net *"_s4", 0 0, L_0x55d44eb0fdc0;  1 drivers
v0x55d44d836190_0 .net *"_s6", 0 0, L_0x55d44eb0fed0;  1 drivers
v0x55d44d836270_0 .net *"_s8", 0 0, L_0x55d44eb0ff90;  1 drivers
v0x55d44d8363a0_0 .net "a", 0 0, L_0x55d44eb10260;  1 drivers
v0x55d44d7ce1c0_0 .net "b", 0 0, L_0x55d44eb10390;  1 drivers
v0x55d44d7ce280_0 .net "ca", 0 0, L_0x55d44eb10150;  1 drivers
v0x55d44d7ce340_0 .net "cin", 0 0, L_0x55d44eb104c0;  1 drivers
v0x55d44d7cd650_0 .net "sum", 0 0, L_0x55d44eb0fd00;  1 drivers
S_0x55d44d7cd7b0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d906a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb105f0 .functor XOR 1, L_0x55d44eb10ad0, L_0x55d44eb10c00, C4<0>, C4<0>;
L_0x55d44eb10660 .functor XOR 1, L_0x55d44eb105f0, L_0x55d44eb10d30, C4<0>, C4<0>;
L_0x55d44eb106d0 .functor AND 1, L_0x55d44eb10ad0, L_0x55d44eb10c00, C4<1>, C4<1>;
L_0x55d44eb10740 .functor AND 1, L_0x55d44eb10ad0, L_0x55d44eb10d30, C4<1>, C4<1>;
L_0x55d44eb10800 .functor OR 1, L_0x55d44eb106d0, L_0x55d44eb10740, C4<0>, C4<0>;
L_0x55d44eb10910 .functor AND 1, L_0x55d44eb10d30, L_0x55d44eb10c00, C4<1>, C4<1>;
L_0x55d44eb109c0 .functor OR 1, L_0x55d44eb10800, L_0x55d44eb10910, C4<0>, C4<0>;
v0x55d44d766450_0 .net *"_s0", 0 0, L_0x55d44eb105f0;  1 drivers
v0x55d44d766530_0 .net *"_s10", 0 0, L_0x55d44eb10910;  1 drivers
v0x55d44d766610_0 .net *"_s4", 0 0, L_0x55d44eb106d0;  1 drivers
v0x55d44d6fe340_0 .net *"_s6", 0 0, L_0x55d44eb10740;  1 drivers
v0x55d44d6fe420_0 .net *"_s8", 0 0, L_0x55d44eb10800;  1 drivers
v0x55d44d6fe550_0 .net "a", 0 0, L_0x55d44eb10ad0;  1 drivers
v0x55d44d6fd7d0_0 .net "b", 0 0, L_0x55d44eb10c00;  1 drivers
v0x55d44d6fd890_0 .net "ca", 0 0, L_0x55d44eb109c0;  1 drivers
v0x55d44d6fd950_0 .net "cin", 0 0, L_0x55d44eb10d30;  1 drivers
v0x55d44d696550_0 .net "sum", 0 0, L_0x55d44eb10660;  1 drivers
S_0x55d44d6966b0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d906a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb10ea0 .functor XOR 1, L_0x55d44eb11470, L_0x55d44eb115a0, C4<0>, C4<0>;
L_0x55d44eb10f10 .functor XOR 1, L_0x55d44eb10ea0, L_0x55d44eb11720, C4<0>, C4<0>;
L_0x55d44eb10fd0 .functor AND 1, L_0x55d44eb11470, L_0x55d44eb115a0, C4<1>, C4<1>;
L_0x55d44eb110e0 .functor AND 1, L_0x55d44eb11470, L_0x55d44eb11720, C4<1>, C4<1>;
L_0x55d44eb111a0 .functor OR 1, L_0x55d44eb10fd0, L_0x55d44eb110e0, C4<0>, C4<0>;
L_0x55d44eb112b0 .functor AND 1, L_0x55d44eb11720, L_0x55d44eb115a0, C4<1>, C4<1>;
L_0x55d44eb11360 .functor OR 1, L_0x55d44eb111a0, L_0x55d44eb112b0, C4<0>, C4<0>;
v0x55d44d62cd10_0 .net *"_s0", 0 0, L_0x55d44eb10ea0;  1 drivers
v0x55d44d62cdf0_0 .net *"_s10", 0 0, L_0x55d44eb112b0;  1 drivers
v0x55d44d62ced0_0 .net *"_s4", 0 0, L_0x55d44eb10fd0;  1 drivers
v0x55d44d62c120_0 .net *"_s6", 0 0, L_0x55d44eb110e0;  1 drivers
v0x55d44d62c200_0 .net *"_s8", 0 0, L_0x55d44eb111a0;  1 drivers
v0x55d44d62c330_0 .net "a", 0 0, L_0x55d44eb11470;  1 drivers
v0x55d44d5c4ea0_0 .net "b", 0 0, L_0x55d44eb115a0;  1 drivers
v0x55d44d5c4f60_0 .net "ca", 0 0, L_0x55d44eb11360;  1 drivers
v0x55d44d5c5020_0 .net "cin", 0 0, L_0x55d44eb11720;  1 drivers
v0x55d44d55c8b0_0 .net "sum", 0 0, L_0x55d44eb10f10;  1 drivers
S_0x55d44d55ca10 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d906a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb11850 .functor XOR 1, L_0x55d44eb11cf0, L_0x55d44eb11eb0, C4<0>, C4<0>;
L_0x55d44eb118c0 .functor XOR 1, L_0x55d44eb11850, L_0x55d44eb12070, C4<0>, C4<0>;
L_0x55d44eb11930 .functor AND 1, L_0x55d44eb11cf0, L_0x55d44eb11eb0, C4<1>, C4<1>;
L_0x55d44eb119a0 .functor AND 1, L_0x55d44eb11cf0, L_0x55d44eb12070, C4<1>, C4<1>;
L_0x55d44eb11a60 .functor OR 1, L_0x55d44eb11930, L_0x55d44eb119a0, C4<0>, C4<0>;
L_0x55d44eb11b70 .functor AND 1, L_0x55d44eb12070, L_0x55d44eb11eb0, C4<1>, C4<1>;
L_0x55d44eb11be0 .functor OR 1, L_0x55d44eb11a60, L_0x55d44eb11b70, C4<0>, C4<0>;
v0x55d44d55bdc0_0 .net *"_s0", 0 0, L_0x55d44eb11850;  1 drivers
v0x55d44d55bec0_0 .net *"_s10", 0 0, L_0x55d44eb11b70;  1 drivers
v0x55d44d55bfa0_0 .net *"_s4", 0 0, L_0x55d44eb11930;  1 drivers
v0x55d44d4f4ac0_0 .net *"_s6", 0 0, L_0x55d44eb119a0;  1 drivers
v0x55d44d4f4b80_0 .net *"_s8", 0 0, L_0x55d44eb11a60;  1 drivers
v0x55d44d4f4cb0_0 .net "a", 0 0, L_0x55d44eb11cf0;  1 drivers
v0x55d44d48cae0_0 .net "b", 0 0, L_0x55d44eb11eb0;  1 drivers
v0x55d44d48cba0_0 .net "ca", 0 0, L_0x55d44eb11be0;  1 drivers
v0x55d44d48cc60_0 .net "cin", 0 0, L_0x55d44eb12070;  1 drivers
v0x55d44d48cd20_0 .net "sum", 0 0, L_0x55d44eb118c0;  1 drivers
S_0x55d44d424e70 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44d21e850;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e331a30_0 .net "a", 3 0, L_0x55d44eb14e50;  1 drivers
v0x55d44e331b30_0 .net "b", 3 0, L_0x55d44eb14f80;  1 drivers
v0x55d44e330d30_0 .net "ca", 3 0, L_0x55d44eb14ce0;  1 drivers
v0x55d44e330df0_0 .net "cin", 3 0, L_0x55d44eb150b0;  1 drivers
v0x55d44e330ed0_0 .net "sum", 3 0, L_0x55d44eb14c40;  1 drivers
L_0x55d44eb12c00 .part L_0x55d44eb14e50, 0, 1;
L_0x55d44eb12d30 .part L_0x55d44eb14f80, 0, 1;
L_0x55d44eb12e60 .part L_0x55d44eb150b0, 0, 1;
L_0x55d44eb13470 .part L_0x55d44eb14e50, 1, 1;
L_0x55d44eb135a0 .part L_0x55d44eb14f80, 1, 1;
L_0x55d44eb136d0 .part L_0x55d44eb150b0, 1, 1;
L_0x55d44eb13e10 .part L_0x55d44eb14e50, 2, 1;
L_0x55d44eb13f40 .part L_0x55d44eb14f80, 2, 1;
L_0x55d44eb140c0 .part L_0x55d44eb150b0, 2, 1;
L_0x55d44eb14690 .part L_0x55d44eb14e50, 3, 1;
L_0x55d44eb14850 .part L_0x55d44eb14f80, 3, 1;
L_0x55d44eb14a10 .part L_0x55d44eb150b0, 3, 1;
L_0x55d44eb14c40 .concat8 [ 1 1 1 1], L_0x55d44eb126e0, L_0x55d44eb13000, L_0x55d44eb138b0, L_0x55d44eb14260;
L_0x55d44eb14ce0 .concat8 [ 1 1 1 1], L_0x55d44eb12af0, L_0x55d44eb13360, L_0x55d44eb13d00, L_0x55d44eb14580;
S_0x55d44d3bcd10 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d424e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb12230 .functor XOR 1, L_0x55d44eb12c00, L_0x55d44eb12d30, C4<0>, C4<0>;
L_0x55d44eb126e0 .functor XOR 1, L_0x55d44eb12230, L_0x55d44eb12e60, C4<0>, C4<0>;
L_0x55d44eb127a0 .functor AND 1, L_0x55d44eb12c00, L_0x55d44eb12d30, C4<1>, C4<1>;
L_0x55d44eb128b0 .functor AND 1, L_0x55d44eb12c00, L_0x55d44eb12e60, C4<1>, C4<1>;
L_0x55d44eb12970 .functor OR 1, L_0x55d44eb127a0, L_0x55d44eb128b0, C4<0>, C4<0>;
L_0x55d44eb12a80 .functor AND 1, L_0x55d44eb12e60, L_0x55d44eb12d30, C4<1>, C4<1>;
L_0x55d44eb12af0 .functor OR 1, L_0x55d44eb12970, L_0x55d44eb12a80, C4<0>, C4<0>;
v0x55d44d3bc120_0 .net *"_s0", 0 0, L_0x55d44eb12230;  1 drivers
v0x55d44d3bc200_0 .net *"_s10", 0 0, L_0x55d44eb12a80;  1 drivers
v0x55d44d3bc2e0_0 .net *"_s4", 0 0, L_0x55d44eb127a0;  1 drivers
v0x55d44d354ea0_0 .net *"_s6", 0 0, L_0x55d44eb128b0;  1 drivers
v0x55d44d354f80_0 .net *"_s8", 0 0, L_0x55d44eb12970;  1 drivers
v0x55d44d3550b0_0 .net "a", 0 0, L_0x55d44eb12c00;  1 drivers
v0x55d44e671dd0_0 .net "b", 0 0, L_0x55d44eb12d30;  1 drivers
v0x55d44e671e90_0 .net "ca", 0 0, L_0x55d44eb12af0;  1 drivers
v0x55d44e671f50_0 .net "cin", 0 0, L_0x55d44eb12e60;  1 drivers
v0x55d44e672010_0 .net "sum", 0 0, L_0x55d44eb126e0;  1 drivers
S_0x55d44e671260 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d424e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb12f90 .functor XOR 1, L_0x55d44eb13470, L_0x55d44eb135a0, C4<0>, C4<0>;
L_0x55d44eb13000 .functor XOR 1, L_0x55d44eb12f90, L_0x55d44eb136d0, C4<0>, C4<0>;
L_0x55d44eb13070 .functor AND 1, L_0x55d44eb13470, L_0x55d44eb135a0, C4<1>, C4<1>;
L_0x55d44eb130e0 .functor AND 1, L_0x55d44eb13470, L_0x55d44eb136d0, C4<1>, C4<1>;
L_0x55d44eb131a0 .functor OR 1, L_0x55d44eb13070, L_0x55d44eb130e0, C4<0>, C4<0>;
L_0x55d44eb132b0 .functor AND 1, L_0x55d44eb136d0, L_0x55d44eb135a0, C4<1>, C4<1>;
L_0x55d44eb13360 .functor OR 1, L_0x55d44eb131a0, L_0x55d44eb132b0, C4<0>, C4<0>;
v0x55d44e671480_0 .net *"_s0", 0 0, L_0x55d44eb12f90;  1 drivers
v0x55d44e609fe0_0 .net *"_s10", 0 0, L_0x55d44eb132b0;  1 drivers
v0x55d44e60a0c0_0 .net *"_s4", 0 0, L_0x55d44eb13070;  1 drivers
v0x55d44e60a1b0_0 .net *"_s6", 0 0, L_0x55d44eb130e0;  1 drivers
v0x55d44e5a2300_0 .net *"_s8", 0 0, L_0x55d44eb131a0;  1 drivers
v0x55d44e5a2430_0 .net "a", 0 0, L_0x55d44eb13470;  1 drivers
v0x55d44e5a24f0_0 .net "b", 0 0, L_0x55d44eb135a0;  1 drivers
v0x55d44e5a1790_0 .net "ca", 0 0, L_0x55d44eb13360;  1 drivers
v0x55d44e5a1850_0 .net "cin", 0 0, L_0x55d44eb136d0;  1 drivers
v0x55d44e5a1910_0 .net "sum", 0 0, L_0x55d44eb13000;  1 drivers
S_0x55d44e53a510 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d424e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb13840 .functor XOR 1, L_0x55d44eb13e10, L_0x55d44eb13f40, C4<0>, C4<0>;
L_0x55d44eb138b0 .functor XOR 1, L_0x55d44eb13840, L_0x55d44eb140c0, C4<0>, C4<0>;
L_0x55d44eb13970 .functor AND 1, L_0x55d44eb13e10, L_0x55d44eb13f40, C4<1>, C4<1>;
L_0x55d44eb13a80 .functor AND 1, L_0x55d44eb13e10, L_0x55d44eb140c0, C4<1>, C4<1>;
L_0x55d44eb13b40 .functor OR 1, L_0x55d44eb13970, L_0x55d44eb13a80, C4<0>, C4<0>;
L_0x55d44eb13c50 .functor AND 1, L_0x55d44eb140c0, L_0x55d44eb13f40, C4<1>, C4<1>;
L_0x55d44eb13d00 .functor OR 1, L_0x55d44eb13b40, L_0x55d44eb13c50, C4<0>, C4<0>;
v0x55d44e53a740_0 .net *"_s0", 0 0, L_0x55d44eb13840;  1 drivers
v0x55d44e4d2010_0 .net *"_s10", 0 0, L_0x55d44eb13c50;  1 drivers
v0x55d44e4d20f0_0 .net *"_s4", 0 0, L_0x55d44eb13970;  1 drivers
v0x55d44e4d21b0_0 .net *"_s6", 0 0, L_0x55d44eb13a80;  1 drivers
v0x55d44e4d2290_0 .net *"_s8", 0 0, L_0x55d44eb13b40;  1 drivers
v0x55d44e4d14a0_0 .net "a", 0 0, L_0x55d44eb13e10;  1 drivers
v0x55d44e4d1540_0 .net "b", 0 0, L_0x55d44eb13f40;  1 drivers
v0x55d44e4d1600_0 .net "ca", 0 0, L_0x55d44eb13d00;  1 drivers
v0x55d44e4d16c0_0 .net "cin", 0 0, L_0x55d44eb140c0;  1 drivers
v0x55d44e46a220_0 .net "sum", 0 0, L_0x55d44eb138b0;  1 drivers
S_0x55d44e46a380 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d424e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb141f0 .functor XOR 1, L_0x55d44eb14690, L_0x55d44eb14850, C4<0>, C4<0>;
L_0x55d44eb14260 .functor XOR 1, L_0x55d44eb141f0, L_0x55d44eb14a10, C4<0>, C4<0>;
L_0x55d44eb142d0 .functor AND 1, L_0x55d44eb14690, L_0x55d44eb14850, C4<1>, C4<1>;
L_0x55d44eb14340 .functor AND 1, L_0x55d44eb14690, L_0x55d44eb14a10, C4<1>, C4<1>;
L_0x55d44eb14400 .functor OR 1, L_0x55d44eb142d0, L_0x55d44eb14340, C4<0>, C4<0>;
L_0x55d44eb14510 .functor AND 1, L_0x55d44eb14a10, L_0x55d44eb14850, C4<1>, C4<1>;
L_0x55d44eb14580 .functor OR 1, L_0x55d44eb14400, L_0x55d44eb14510, C4<0>, C4<0>;
v0x55d44e401740_0 .net *"_s0", 0 0, L_0x55d44eb141f0;  1 drivers
v0x55d44e401840_0 .net *"_s10", 0 0, L_0x55d44eb14510;  1 drivers
v0x55d44e401920_0 .net *"_s4", 0 0, L_0x55d44eb142d0;  1 drivers
v0x55d44e400b50_0 .net *"_s6", 0 0, L_0x55d44eb14340;  1 drivers
v0x55d44e400c30_0 .net *"_s8", 0 0, L_0x55d44eb14400;  1 drivers
v0x55d44e400d60_0 .net "a", 0 0, L_0x55d44eb14690;  1 drivers
v0x55d44e3998d0_0 .net "b", 0 0, L_0x55d44eb14850;  1 drivers
v0x55d44e399990_0 .net "ca", 0 0, L_0x55d44eb14580;  1 drivers
v0x55d44e399a50_0 .net "cin", 0 0, L_0x55d44eb14a10;  1 drivers
v0x55d44e3318a0_0 .net "sum", 0 0, L_0x55d44eb14260;  1 drivers
S_0x55d44e25fd10 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44e192850;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44e717e50_0 .net "a", 15 0, L_0x55d44eb20360;  1 drivers
v0x55d44e717f50_0 .net "b", 15 0, L_0x55d44eb20450;  1 drivers
v0x55d44e718030_0 .net "ca", 15 0, L_0x55d44eb20100;  1 drivers
v0x55d44e7180f0_0 .net "cin", 15 0, L_0x55d44eb20540;  1 drivers
v0x55d44e7181d0_0 .net "sum", 15 0, L_0x55d44eb20060;  1 drivers
L_0x55d44eb17e70 .part L_0x55d44eb20360, 0, 4;
L_0x55d44eb17f10 .part L_0x55d44eb20450, 0, 4;
L_0x55d44eb17fb0 .part L_0x55d44eb20540, 0, 4;
L_0x55d44eb1a800 .part L_0x55d44eb20360, 4, 4;
L_0x55d44eb1a8f0 .part L_0x55d44eb20450, 4, 4;
L_0x55d44eb1a9e0 .part L_0x55d44eb20540, 4, 4;
L_0x55d44eb1d2c0 .part L_0x55d44eb20360, 8, 4;
L_0x55d44eb1d360 .part L_0x55d44eb20450, 8, 4;
L_0x55d44eb1d450 .part L_0x55d44eb20540, 8, 4;
L_0x55d44eb1fc60 .part L_0x55d44eb20360, 12, 4;
L_0x55d44eb1fd90 .part L_0x55d44eb20450, 12, 4;
L_0x55d44eb1fec0 .part L_0x55d44eb20540, 12, 4;
L_0x55d44eb20060 .concat8 [ 4 4 4 4], L_0x55d44eb17c60, L_0x55d44eb1a5f0, L_0x55d44eb1d0b0, L_0x55d44eb1fa50;
L_0x55d44eb20100 .concat8 [ 4 4 4 4], L_0x55d44eb17d00, L_0x55d44eb1a690, L_0x55d44eb1d150, L_0x55d44eb1faf0;
S_0x55d44e1f8a90 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44e25fd10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44d0e4e70_0 .net "a", 3 0, L_0x55d44eb17e70;  1 drivers
v0x55d44d0e4f70_0 .net "b", 3 0, L_0x55d44eb17f10;  1 drivers
v0x55d44d0e5050_0 .net "ca", 3 0, L_0x55d44eb17d00;  1 drivers
v0x55d44d0e5110_0 .net "cin", 3 0, L_0x55d44eb17fb0;  1 drivers
v0x55d44d07c7e0_0 .net "sum", 3 0, L_0x55d44eb17c60;  1 drivers
L_0x55d44eb15c20 .part L_0x55d44eb17e70, 0, 1;
L_0x55d44eb15d50 .part L_0x55d44eb17f10, 0, 1;
L_0x55d44eb15e80 .part L_0x55d44eb17fb0, 0, 1;
L_0x55d44eb16490 .part L_0x55d44eb17e70, 1, 1;
L_0x55d44eb165c0 .part L_0x55d44eb17f10, 1, 1;
L_0x55d44eb166f0 .part L_0x55d44eb17fb0, 1, 1;
L_0x55d44eb16e30 .part L_0x55d44eb17e70, 2, 1;
L_0x55d44eb16f60 .part L_0x55d44eb17f10, 2, 1;
L_0x55d44eb170e0 .part L_0x55d44eb17fb0, 2, 1;
L_0x55d44eb176b0 .part L_0x55d44eb17e70, 3, 1;
L_0x55d44eb17870 .part L_0x55d44eb17f10, 3, 1;
L_0x55d44eb17a30 .part L_0x55d44eb17fb0, 3, 1;
L_0x55d44eb17c60 .concat8 [ 1 1 1 1], L_0x55d44eb14bd0, L_0x55d44eb16020, L_0x55d44eb168d0, L_0x55d44eb17280;
L_0x55d44eb17d00 .concat8 [ 1 1 1 1], L_0x55d44eb15b10, L_0x55d44eb16380, L_0x55d44eb16d20, L_0x55d44eb175a0;
S_0x55d44e190ab0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e1f8a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb151e0 .functor XOR 1, L_0x55d44eb15c20, L_0x55d44eb15d50, C4<0>, C4<0>;
L_0x55d44eb14bd0 .functor XOR 1, L_0x55d44eb151e0, L_0x55d44eb15e80, C4<0>, C4<0>;
L_0x55d44eb15780 .functor AND 1, L_0x55d44eb15c20, L_0x55d44eb15d50, C4<1>, C4<1>;
L_0x55d44eb15890 .functor AND 1, L_0x55d44eb15c20, L_0x55d44eb15e80, C4<1>, C4<1>;
L_0x55d44eb15950 .functor OR 1, L_0x55d44eb15780, L_0x55d44eb15890, C4<0>, C4<0>;
L_0x55d44eb15a60 .functor AND 1, L_0x55d44eb15e80, L_0x55d44eb15d50, C4<1>, C4<1>;
L_0x55d44eb15b10 .functor OR 1, L_0x55d44eb15950, L_0x55d44eb15a60, C4<0>, C4<0>;
v0x55d44e190d50_0 .net *"_s0", 0 0, L_0x55d44eb151e0;  1 drivers
v0x55d44e1f8d10_0 .net *"_s10", 0 0, L_0x55d44eb15a60;  1 drivers
v0x55d44e25ff80_0 .net *"_s4", 0 0, L_0x55d44eb15780;  1 drivers
v0x55d44e18ff40_0 .net *"_s6", 0 0, L_0x55d44eb15890;  1 drivers
v0x55d44e190000_0 .net *"_s8", 0 0, L_0x55d44eb15950;  1 drivers
v0x55d44e190130_0 .net "a", 0 0, L_0x55d44eb15c20;  1 drivers
v0x55d44e128cc0_0 .net "b", 0 0, L_0x55d44eb15d50;  1 drivers
v0x55d44e128d80_0 .net "ca", 0 0, L_0x55d44eb15b10;  1 drivers
v0x55d44e128e40_0 .net "cin", 0 0, L_0x55d44eb15e80;  1 drivers
v0x55d44e128f00_0 .net "sum", 0 0, L_0x55d44eb14bd0;  1 drivers
S_0x55d44e0c0c30 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e1f8a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb15fb0 .functor XOR 1, L_0x55d44eb16490, L_0x55d44eb165c0, C4<0>, C4<0>;
L_0x55d44eb16020 .functor XOR 1, L_0x55d44eb15fb0, L_0x55d44eb166f0, C4<0>, C4<0>;
L_0x55d44eb16090 .functor AND 1, L_0x55d44eb16490, L_0x55d44eb165c0, C4<1>, C4<1>;
L_0x55d44eb16100 .functor AND 1, L_0x55d44eb16490, L_0x55d44eb166f0, C4<1>, C4<1>;
L_0x55d44eb161c0 .functor OR 1, L_0x55d44eb16090, L_0x55d44eb16100, C4<0>, C4<0>;
L_0x55d44eb162d0 .functor AND 1, L_0x55d44eb166f0, L_0x55d44eb165c0, C4<1>, C4<1>;
L_0x55d44eb16380 .functor OR 1, L_0x55d44eb161c0, L_0x55d44eb162d0, C4<0>, C4<0>;
v0x55d44e0c0e50_0 .net *"_s0", 0 0, L_0x55d44eb15fb0;  1 drivers
v0x55d44e0c00c0_0 .net *"_s10", 0 0, L_0x55d44eb162d0;  1 drivers
v0x55d44e0c01a0_0 .net *"_s4", 0 0, L_0x55d44eb16090;  1 drivers
v0x55d44e0c0290_0 .net *"_s6", 0 0, L_0x55d44eb16100;  1 drivers
v0x55d44e058e40_0 .net *"_s8", 0 0, L_0x55d44eb161c0;  1 drivers
v0x55d44e058f70_0 .net "a", 0 0, L_0x55d44eb16490;  1 drivers
v0x55d44e059030_0 .net "b", 0 0, L_0x55d44eb165c0;  1 drivers
v0x55d44d2ec870_0 .net "ca", 0 0, L_0x55d44eb16380;  1 drivers
v0x55d44d2ec930_0 .net "cin", 0 0, L_0x55d44eb166f0;  1 drivers
v0x55d44d2ec9f0_0 .net "sum", 0 0, L_0x55d44eb16020;  1 drivers
S_0x55d44d2ebd00 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e1f8a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb16860 .functor XOR 1, L_0x55d44eb16e30, L_0x55d44eb16f60, C4<0>, C4<0>;
L_0x55d44eb168d0 .functor XOR 1, L_0x55d44eb16860, L_0x55d44eb170e0, C4<0>, C4<0>;
L_0x55d44eb16990 .functor AND 1, L_0x55d44eb16e30, L_0x55d44eb16f60, C4<1>, C4<1>;
L_0x55d44eb16aa0 .functor AND 1, L_0x55d44eb16e30, L_0x55d44eb170e0, C4<1>, C4<1>;
L_0x55d44eb16b60 .functor OR 1, L_0x55d44eb16990, L_0x55d44eb16aa0, C4<0>, C4<0>;
L_0x55d44eb16c70 .functor AND 1, L_0x55d44eb170e0, L_0x55d44eb16f60, C4<1>, C4<1>;
L_0x55d44eb16d20 .functor OR 1, L_0x55d44eb16b60, L_0x55d44eb16c70, C4<0>, C4<0>;
v0x55d44d2ebf30_0 .net *"_s0", 0 0, L_0x55d44eb16860;  1 drivers
v0x55d44d284a80_0 .net *"_s10", 0 0, L_0x55d44eb16c70;  1 drivers
v0x55d44d284b60_0 .net *"_s4", 0 0, L_0x55d44eb16990;  1 drivers
v0x55d44d284c20_0 .net *"_s6", 0 0, L_0x55d44eb16aa0;  1 drivers
v0x55d44d284d00_0 .net *"_s8", 0 0, L_0x55d44eb16b60;  1 drivers
v0x55d44d21cab0_0 .net "a", 0 0, L_0x55d44eb16e30;  1 drivers
v0x55d44d21cb50_0 .net "b", 0 0, L_0x55d44eb16f60;  1 drivers
v0x55d44d21cc10_0 .net "ca", 0 0, L_0x55d44eb16d20;  1 drivers
v0x55d44d21ccd0_0 .net "cin", 0 0, L_0x55d44eb170e0;  1 drivers
v0x55d44d21bf40_0 .net "sum", 0 0, L_0x55d44eb168d0;  1 drivers
S_0x55d44d21c0a0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e1f8a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb17210 .functor XOR 1, L_0x55d44eb176b0, L_0x55d44eb17870, C4<0>, C4<0>;
L_0x55d44eb17280 .functor XOR 1, L_0x55d44eb17210, L_0x55d44eb17a30, C4<0>, C4<0>;
L_0x55d44eb172f0 .functor AND 1, L_0x55d44eb176b0, L_0x55d44eb17870, C4<1>, C4<1>;
L_0x55d44eb17360 .functor AND 1, L_0x55d44eb176b0, L_0x55d44eb17a30, C4<1>, C4<1>;
L_0x55d44eb17420 .functor OR 1, L_0x55d44eb172f0, L_0x55d44eb17360, C4<0>, C4<0>;
L_0x55d44eb17530 .functor AND 1, L_0x55d44eb17a30, L_0x55d44eb17870, C4<1>, C4<1>;
L_0x55d44eb175a0 .functor OR 1, L_0x55d44eb17420, L_0x55d44eb17530, C4<0>, C4<0>;
v0x55d44d1b4cc0_0 .net *"_s0", 0 0, L_0x55d44eb17210;  1 drivers
v0x55d44d1b4dc0_0 .net *"_s10", 0 0, L_0x55d44eb17530;  1 drivers
v0x55d44d1b4ea0_0 .net *"_s4", 0 0, L_0x55d44eb172f0;  1 drivers
v0x55d44d14cc60_0 .net *"_s6", 0 0, L_0x55d44eb17360;  1 drivers
v0x55d44d14cd40_0 .net *"_s8", 0 0, L_0x55d44eb17420;  1 drivers
v0x55d44d14ce70_0 .net "a", 0 0, L_0x55d44eb176b0;  1 drivers
v0x55d44d14c0f0_0 .net "b", 0 0, L_0x55d44eb17870;  1 drivers
v0x55d44d14c1b0_0 .net "ca", 0 0, L_0x55d44eb175a0;  1 drivers
v0x55d44d14c270_0 .net "cin", 0 0, L_0x55d44eb17a30;  1 drivers
v0x55d44d14c330_0 .net "sum", 0 0, L_0x55d44eb17280;  1 drivers
S_0x55d44d07c960 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44e25fd10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44c52a5c0_0 .net "a", 3 0, L_0x55d44eb1a800;  1 drivers
v0x55d44c52a6a0_0 .net "b", 3 0, L_0x55d44eb1a8f0;  1 drivers
v0x55d44c52a780_0 .net "ca", 3 0, L_0x55d44eb1a690;  1 drivers
v0x55d44c52a840_0 .net "cin", 3 0, L_0x55d44eb1a9e0;  1 drivers
v0x55d44c52a920_0 .net "sum", 3 0, L_0x55d44eb1a5f0;  1 drivers
L_0x55d44eb185b0 .part L_0x55d44eb1a800, 0, 1;
L_0x55d44eb186e0 .part L_0x55d44eb1a8f0, 0, 1;
L_0x55d44eb18810 .part L_0x55d44eb1a9e0, 0, 1;
L_0x55d44eb18e20 .part L_0x55d44eb1a800, 1, 1;
L_0x55d44eb18f50 .part L_0x55d44eb1a8f0, 1, 1;
L_0x55d44eb19080 .part L_0x55d44eb1a9e0, 1, 1;
L_0x55d44eb197c0 .part L_0x55d44eb1a800, 2, 1;
L_0x55d44eb198f0 .part L_0x55d44eb1a8f0, 2, 1;
L_0x55d44eb19a70 .part L_0x55d44eb1a9e0, 2, 1;
L_0x55d44eb1a040 .part L_0x55d44eb1a800, 3, 1;
L_0x55d44eb1a200 .part L_0x55d44eb1a8f0, 3, 1;
L_0x55d44eb1a3c0 .part L_0x55d44eb1a9e0, 3, 1;
L_0x55d44eb1a5f0 .concat8 [ 1 1 1 1], L_0x55d44eb18050, L_0x55d44eb189b0, L_0x55d44eb19260, L_0x55d44eb19c10;
L_0x55d44eb1a690 .concat8 [ 1 1 1 1], L_0x55d44eb184a0, L_0x55d44eb18d10, L_0x55d44eb196b0, L_0x55d44eb19f30;
S_0x55d44d07bcf0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44d07c960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb17bf0 .functor XOR 1, L_0x55d44eb185b0, L_0x55d44eb186e0, C4<0>, C4<0>;
L_0x55d44eb18050 .functor XOR 1, L_0x55d44eb17bf0, L_0x55d44eb18810, C4<0>, C4<0>;
L_0x55d44eb18110 .functor AND 1, L_0x55d44eb185b0, L_0x55d44eb186e0, C4<1>, C4<1>;
L_0x55d44eb18220 .functor AND 1, L_0x55d44eb185b0, L_0x55d44eb18810, C4<1>, C4<1>;
L_0x55d44eb182e0 .functor OR 1, L_0x55d44eb18110, L_0x55d44eb18220, C4<0>, C4<0>;
L_0x55d44eb183f0 .functor AND 1, L_0x55d44eb18810, L_0x55d44eb186e0, C4<1>, C4<1>;
L_0x55d44eb184a0 .functor OR 1, L_0x55d44eb182e0, L_0x55d44eb183f0, C4<0>, C4<0>;
v0x55d44d0149f0_0 .net *"_s0", 0 0, L_0x55d44eb17bf0;  1 drivers
v0x55d44d014af0_0 .net *"_s10", 0 0, L_0x55d44eb183f0;  1 drivers
v0x55d44d014bd0_0 .net *"_s4", 0 0, L_0x55d44eb18110;  1 drivers
v0x55d44cfaca20_0 .net *"_s6", 0 0, L_0x55d44eb18220;  1 drivers
v0x55d44cfacb00_0 .net *"_s8", 0 0, L_0x55d44eb182e0;  1 drivers
v0x55d44cfacc30_0 .net "a", 0 0, L_0x55d44eb185b0;  1 drivers
v0x55d44cfabeb0_0 .net "b", 0 0, L_0x55d44eb186e0;  1 drivers
v0x55d44cfabf70_0 .net "ca", 0 0, L_0x55d44eb184a0;  1 drivers
v0x55d44cfac030_0 .net "cin", 0 0, L_0x55d44eb18810;  1 drivers
v0x55d44cf44c30_0 .net "sum", 0 0, L_0x55d44eb18050;  1 drivers
S_0x55d44cf44d90 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44d07c960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb18940 .functor XOR 1, L_0x55d44eb18e20, L_0x55d44eb18f50, C4<0>, C4<0>;
L_0x55d44eb189b0 .functor XOR 1, L_0x55d44eb18940, L_0x55d44eb19080, C4<0>, C4<0>;
L_0x55d44eb18a20 .functor AND 1, L_0x55d44eb18e20, L_0x55d44eb18f50, C4<1>, C4<1>;
L_0x55d44eb18a90 .functor AND 1, L_0x55d44eb18e20, L_0x55d44eb19080, C4<1>, C4<1>;
L_0x55d44eb18b50 .functor OR 1, L_0x55d44eb18a20, L_0x55d44eb18a90, C4<0>, C4<0>;
L_0x55d44eb18c60 .functor AND 1, L_0x55d44eb19080, L_0x55d44eb18f50, C4<1>, C4<1>;
L_0x55d44eb18d10 .functor OR 1, L_0x55d44eb18b50, L_0x55d44eb18c60, C4<0>, C4<0>;
v0x55d44cedcc50_0 .net *"_s0", 0 0, L_0x55d44eb18940;  1 drivers
v0x55d44cedcd30_0 .net *"_s10", 0 0, L_0x55d44eb18c60;  1 drivers
v0x55d44cedce10_0 .net *"_s4", 0 0, L_0x55d44eb18a20;  1 drivers
v0x55d44cedc060_0 .net *"_s6", 0 0, L_0x55d44eb18a90;  1 drivers
v0x55d44cedc140_0 .net *"_s8", 0 0, L_0x55d44eb18b50;  1 drivers
v0x55d44cedc270_0 .net "a", 0 0, L_0x55d44eb18e20;  1 drivers
v0x55d44ce74de0_0 .net "b", 0 0, L_0x55d44eb18f50;  1 drivers
v0x55d44ce74ea0_0 .net "ca", 0 0, L_0x55d44eb18d10;  1 drivers
v0x55d44ce74f60_0 .net "cin", 0 0, L_0x55d44eb19080;  1 drivers
v0x55d44c4f5790_0 .net "sum", 0 0, L_0x55d44eb189b0;  1 drivers
S_0x55d44c4f58f0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44d07c960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb191f0 .functor XOR 1, L_0x55d44eb197c0, L_0x55d44eb198f0, C4<0>, C4<0>;
L_0x55d44eb19260 .functor XOR 1, L_0x55d44eb191f0, L_0x55d44eb19a70, C4<0>, C4<0>;
L_0x55d44eb19320 .functor AND 1, L_0x55d44eb197c0, L_0x55d44eb198f0, C4<1>, C4<1>;
L_0x55d44eb19430 .functor AND 1, L_0x55d44eb197c0, L_0x55d44eb19a70, C4<1>, C4<1>;
L_0x55d44eb194f0 .functor OR 1, L_0x55d44eb19320, L_0x55d44eb19430, C4<0>, C4<0>;
L_0x55d44eb19600 .functor AND 1, L_0x55d44eb19a70, L_0x55d44eb198f0, C4<1>, C4<1>;
L_0x55d44eb196b0 .functor OR 1, L_0x55d44eb194f0, L_0x55d44eb19600, C4<0>, C4<0>;
v0x55d44c4f20f0_0 .net *"_s0", 0 0, L_0x55d44eb191f0;  1 drivers
v0x55d44c4f21d0_0 .net *"_s10", 0 0, L_0x55d44eb19600;  1 drivers
v0x55d44c4f22b0_0 .net *"_s4", 0 0, L_0x55d44eb19320;  1 drivers
v0x55d44c4f23a0_0 .net *"_s6", 0 0, L_0x55d44eb19430;  1 drivers
v0x55d44c51fd10_0 .net *"_s8", 0 0, L_0x55d44eb194f0;  1 drivers
v0x55d44c51fe40_0 .net "a", 0 0, L_0x55d44eb197c0;  1 drivers
v0x55d44c51ff00_0 .net "b", 0 0, L_0x55d44eb198f0;  1 drivers
v0x55d44c51ffc0_0 .net "ca", 0 0, L_0x55d44eb196b0;  1 drivers
v0x55d44c520080_0 .net "cin", 0 0, L_0x55d44eb19a70;  1 drivers
v0x55d44c521c40_0 .net "sum", 0 0, L_0x55d44eb19260;  1 drivers
S_0x55d44c521d80 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44d07c960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb19ba0 .functor XOR 1, L_0x55d44eb1a040, L_0x55d44eb1a200, C4<0>, C4<0>;
L_0x55d44eb19c10 .functor XOR 1, L_0x55d44eb19ba0, L_0x55d44eb1a3c0, C4<0>, C4<0>;
L_0x55d44eb19c80 .functor AND 1, L_0x55d44eb1a040, L_0x55d44eb1a200, C4<1>, C4<1>;
L_0x55d44eb19cf0 .functor AND 1, L_0x55d44eb1a040, L_0x55d44eb1a3c0, C4<1>, C4<1>;
L_0x55d44eb19db0 .functor OR 1, L_0x55d44eb19c80, L_0x55d44eb19cf0, C4<0>, C4<0>;
L_0x55d44eb19ec0 .functor AND 1, L_0x55d44eb1a3c0, L_0x55d44eb1a200, C4<1>, C4<1>;
L_0x55d44eb19f30 .functor OR 1, L_0x55d44eb19db0, L_0x55d44eb19ec0, C4<0>, C4<0>;
v0x55d44c521f80_0 .net *"_s0", 0 0, L_0x55d44eb19ba0;  1 drivers
v0x55d44c524a40_0 .net *"_s10", 0 0, L_0x55d44eb19ec0;  1 drivers
v0x55d44c524b00_0 .net *"_s4", 0 0, L_0x55d44eb19c80;  1 drivers
v0x55d44c524bf0_0 .net *"_s6", 0 0, L_0x55d44eb19cf0;  1 drivers
v0x55d44c524cd0_0 .net *"_s8", 0 0, L_0x55d44eb19db0;  1 drivers
v0x55d44c527800_0 .net "a", 0 0, L_0x55d44eb1a040;  1 drivers
v0x55d44c5278c0_0 .net "b", 0 0, L_0x55d44eb1a200;  1 drivers
v0x55d44c527980_0 .net "ca", 0 0, L_0x55d44eb19f30;  1 drivers
v0x55d44c527a40_0 .net "cin", 0 0, L_0x55d44eb1a3c0;  1 drivers
v0x55d44c527b00_0 .net "sum", 0 0, L_0x55d44eb19c10;  1 drivers
S_0x55d44c52d380 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44e25fd10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44c517790_0 .net "a", 3 0, L_0x55d44eb1d2c0;  1 drivers
v0x55d44c517890_0 .net "b", 3 0, L_0x55d44eb1d360;  1 drivers
v0x55d44c519ca0_0 .net "ca", 3 0, L_0x55d44eb1d150;  1 drivers
v0x55d44c519d60_0 .net "cin", 3 0, L_0x55d44eb1d450;  1 drivers
v0x55d44c519e40_0 .net "sum", 3 0, L_0x55d44eb1d0b0;  1 drivers
L_0x55d44eb1b070 .part L_0x55d44eb1d2c0, 0, 1;
L_0x55d44eb1b1a0 .part L_0x55d44eb1d360, 0, 1;
L_0x55d44eb1b2d0 .part L_0x55d44eb1d450, 0, 1;
L_0x55d44eb1b8e0 .part L_0x55d44eb1d2c0, 1, 1;
L_0x55d44eb1ba10 .part L_0x55d44eb1d360, 1, 1;
L_0x55d44eb1bb40 .part L_0x55d44eb1d450, 1, 1;
L_0x55d44eb1c280 .part L_0x55d44eb1d2c0, 2, 1;
L_0x55d44eb1c3b0 .part L_0x55d44eb1d360, 2, 1;
L_0x55d44eb1c530 .part L_0x55d44eb1d450, 2, 1;
L_0x55d44eb1cb00 .part L_0x55d44eb1d2c0, 3, 1;
L_0x55d44eb1ccc0 .part L_0x55d44eb1d360, 3, 1;
L_0x55d44eb1ce80 .part L_0x55d44eb1d450, 3, 1;
L_0x55d44eb1d0b0 .concat8 [ 1 1 1 1], L_0x55d44eb1ab10, L_0x55d44eb1b470, L_0x55d44eb1bd20, L_0x55d44eb1c6d0;
L_0x55d44eb1d150 .concat8 [ 1 1 1 1], L_0x55d44eb1af60, L_0x55d44eb1b7d0, L_0x55d44eb1c170, L_0x55d44eb1c9f0;
S_0x55d44c52d600 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44c52d380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb1a580 .functor XOR 1, L_0x55d44eb1b070, L_0x55d44eb1b1a0, C4<0>, C4<0>;
L_0x55d44eb1ab10 .functor XOR 1, L_0x55d44eb1a580, L_0x55d44eb1b2d0, C4<0>, C4<0>;
L_0x55d44eb1abd0 .functor AND 1, L_0x55d44eb1b070, L_0x55d44eb1b1a0, C4<1>, C4<1>;
L_0x55d44eb1ace0 .functor AND 1, L_0x55d44eb1b070, L_0x55d44eb1b2d0, C4<1>, C4<1>;
L_0x55d44eb1ada0 .functor OR 1, L_0x55d44eb1abd0, L_0x55d44eb1ace0, C4<0>, C4<0>;
L_0x55d44eb1aeb0 .functor AND 1, L_0x55d44eb1b2d0, L_0x55d44eb1b1a0, C4<1>, C4<1>;
L_0x55d44eb1af60 .functor OR 1, L_0x55d44eb1ada0, L_0x55d44eb1aeb0, C4<0>, C4<0>;
v0x55d44c5301c0_0 .net *"_s0", 0 0, L_0x55d44eb1a580;  1 drivers
v0x55d44c530280_0 .net *"_s10", 0 0, L_0x55d44eb1aeb0;  1 drivers
v0x55d44c530360_0 .net *"_s4", 0 0, L_0x55d44eb1abd0;  1 drivers
v0x55d44c530450_0 .net *"_s6", 0 0, L_0x55d44eb1ace0;  1 drivers
v0x55d44c50af10_0 .net *"_s8", 0 0, L_0x55d44eb1ada0;  1 drivers
v0x55d44c50b040_0 .net "a", 0 0, L_0x55d44eb1b070;  1 drivers
v0x55d44c50b100_0 .net "b", 0 0, L_0x55d44eb1b1a0;  1 drivers
v0x55d44c50b1c0_0 .net "ca", 0 0, L_0x55d44eb1af60;  1 drivers
v0x55d44c50b280_0 .net "cin", 0 0, L_0x55d44eb1b2d0;  1 drivers
v0x55d44c5095c0_0 .net "sum", 0 0, L_0x55d44eb1ab10;  1 drivers
S_0x55d44c509720 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44c52d380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb1b400 .functor XOR 1, L_0x55d44eb1b8e0, L_0x55d44eb1ba10, C4<0>, C4<0>;
L_0x55d44eb1b470 .functor XOR 1, L_0x55d44eb1b400, L_0x55d44eb1bb40, C4<0>, C4<0>;
L_0x55d44eb1b4e0 .functor AND 1, L_0x55d44eb1b8e0, L_0x55d44eb1ba10, C4<1>, C4<1>;
L_0x55d44eb1b550 .functor AND 1, L_0x55d44eb1b8e0, L_0x55d44eb1bb40, C4<1>, C4<1>;
L_0x55d44eb1b610 .functor OR 1, L_0x55d44eb1b4e0, L_0x55d44eb1b550, C4<0>, C4<0>;
L_0x55d44eb1b720 .functor AND 1, L_0x55d44eb1bb40, L_0x55d44eb1ba10, C4<1>, C4<1>;
L_0x55d44eb1b7d0 .functor OR 1, L_0x55d44eb1b610, L_0x55d44eb1b720, C4<0>, C4<0>;
v0x55d44c4b31b0_0 .net *"_s0", 0 0, L_0x55d44eb1b400;  1 drivers
v0x55d44c4b3290_0 .net *"_s10", 0 0, L_0x55d44eb1b720;  1 drivers
v0x55d44c4b3370_0 .net *"_s4", 0 0, L_0x55d44eb1b4e0;  1 drivers
v0x55d44c4b3430_0 .net *"_s6", 0 0, L_0x55d44eb1b550;  1 drivers
v0x55d44c4e9420_0 .net *"_s8", 0 0, L_0x55d44eb1b610;  1 drivers
v0x55d44c4e9550_0 .net "a", 0 0, L_0x55d44eb1b8e0;  1 drivers
v0x55d44c4e9610_0 .net "b", 0 0, L_0x55d44eb1ba10;  1 drivers
v0x55d44c4e96d0_0 .net "ca", 0 0, L_0x55d44eb1b7d0;  1 drivers
v0x55d44c4e9790_0 .net "cin", 0 0, L_0x55d44eb1bb40;  1 drivers
v0x55d44c4ecd70_0 .net "sum", 0 0, L_0x55d44eb1b470;  1 drivers
S_0x55d44c4eced0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44c52d380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb1bcb0 .functor XOR 1, L_0x55d44eb1c280, L_0x55d44eb1c3b0, C4<0>, C4<0>;
L_0x55d44eb1bd20 .functor XOR 1, L_0x55d44eb1bcb0, L_0x55d44eb1c530, C4<0>, C4<0>;
L_0x55d44eb1bde0 .functor AND 1, L_0x55d44eb1c280, L_0x55d44eb1c3b0, C4<1>, C4<1>;
L_0x55d44eb1bef0 .functor AND 1, L_0x55d44eb1c280, L_0x55d44eb1c530, C4<1>, C4<1>;
L_0x55d44eb1bfb0 .functor OR 1, L_0x55d44eb1bde0, L_0x55d44eb1bef0, C4<0>, C4<0>;
L_0x55d44eb1c0c0 .functor AND 1, L_0x55d44eb1c530, L_0x55d44eb1c3b0, C4<1>, C4<1>;
L_0x55d44eb1c170 .functor OR 1, L_0x55d44eb1bfb0, L_0x55d44eb1c0c0, C4<0>, C4<0>;
v0x55d44c4f8230_0 .net *"_s0", 0 0, L_0x55d44eb1bcb0;  1 drivers
v0x55d44c4f8310_0 .net *"_s10", 0 0, L_0x55d44eb1c0c0;  1 drivers
v0x55d44c4f83f0_0 .net *"_s4", 0 0, L_0x55d44eb1bde0;  1 drivers
v0x55d44c4f84e0_0 .net *"_s6", 0 0, L_0x55d44eb1bef0;  1 drivers
v0x55d44c51c860_0 .net *"_s8", 0 0, L_0x55d44eb1bfb0;  1 drivers
v0x55d44c51c990_0 .net "a", 0 0, L_0x55d44eb1c280;  1 drivers
v0x55d44c51ca50_0 .net "b", 0 0, L_0x55d44eb1c3b0;  1 drivers
v0x55d44c51cb10_0 .net "ca", 0 0, L_0x55d44eb1c170;  1 drivers
v0x55d44c51cbd0_0 .net "cin", 0 0, L_0x55d44eb1c530;  1 drivers
v0x55d44c50e360_0 .net "sum", 0 0, L_0x55d44eb1bd20;  1 drivers
S_0x55d44c50e4c0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44c52d380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb1c660 .functor XOR 1, L_0x55d44eb1cb00, L_0x55d44eb1ccc0, C4<0>, C4<0>;
L_0x55d44eb1c6d0 .functor XOR 1, L_0x55d44eb1c660, L_0x55d44eb1ce80, C4<0>, C4<0>;
L_0x55d44eb1c740 .functor AND 1, L_0x55d44eb1cb00, L_0x55d44eb1ccc0, C4<1>, C4<1>;
L_0x55d44eb1c7b0 .functor AND 1, L_0x55d44eb1cb00, L_0x55d44eb1ce80, C4<1>, C4<1>;
L_0x55d44eb1c870 .functor OR 1, L_0x55d44eb1c740, L_0x55d44eb1c7b0, C4<0>, C4<0>;
L_0x55d44eb1c980 .functor AND 1, L_0x55d44eb1ce80, L_0x55d44eb1ccc0, C4<1>, C4<1>;
L_0x55d44eb1c9f0 .functor OR 1, L_0x55d44eb1c870, L_0x55d44eb1c980, C4<0>, C4<0>;
v0x55d44c514710_0 .net *"_s0", 0 0, L_0x55d44eb1c660;  1 drivers
v0x55d44c514810_0 .net *"_s10", 0 0, L_0x55d44eb1c980;  1 drivers
v0x55d44c5148f0_0 .net *"_s4", 0 0, L_0x55d44eb1c740;  1 drivers
v0x55d44c5149e0_0 .net *"_s6", 0 0, L_0x55d44eb1c7b0;  1 drivers
v0x55d44c511f10_0 .net *"_s8", 0 0, L_0x55d44eb1c870;  1 drivers
v0x55d44c512040_0 .net "a", 0 0, L_0x55d44eb1cb00;  1 drivers
v0x55d44c512100_0 .net "b", 0 0, L_0x55d44eb1ccc0;  1 drivers
v0x55d44c5121c0_0 .net "ca", 0 0, L_0x55d44eb1c9f0;  1 drivers
v0x55d44c512280_0 .net "cin", 0 0, L_0x55d44eb1ce80;  1 drivers
v0x55d44c517630_0 .net "sum", 0 0, L_0x55d44eb1c6d0;  1 drivers
S_0x55d44c543d30 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44e25fd10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e717950_0 .net "a", 3 0, L_0x55d44eb1fc60;  1 drivers
v0x55d44e717a50_0 .net "b", 3 0, L_0x55d44eb1fd90;  1 drivers
v0x55d44e717b30_0 .net "ca", 3 0, L_0x55d44eb1faf0;  1 drivers
v0x55d44e717bf0_0 .net "cin", 3 0, L_0x55d44eb1fec0;  1 drivers
v0x55d44e717cd0_0 .net "sum", 3 0, L_0x55d44eb1fa50;  1 drivers
L_0x55d44eb1da10 .part L_0x55d44eb1fc60, 0, 1;
L_0x55d44eb1db40 .part L_0x55d44eb1fd90, 0, 1;
L_0x55d44eb1dc70 .part L_0x55d44eb1fec0, 0, 1;
L_0x55d44eb1e280 .part L_0x55d44eb1fc60, 1, 1;
L_0x55d44eb1e3b0 .part L_0x55d44eb1fd90, 1, 1;
L_0x55d44eb1e4e0 .part L_0x55d44eb1fec0, 1, 1;
L_0x55d44eb1ec20 .part L_0x55d44eb1fc60, 2, 1;
L_0x55d44eb1ed50 .part L_0x55d44eb1fd90, 2, 1;
L_0x55d44eb1eed0 .part L_0x55d44eb1fec0, 2, 1;
L_0x55d44eb1f4a0 .part L_0x55d44eb1fc60, 3, 1;
L_0x55d44eb1f660 .part L_0x55d44eb1fd90, 3, 1;
L_0x55d44eb1f820 .part L_0x55d44eb1fec0, 3, 1;
L_0x55d44eb1fa50 .concat8 [ 1 1 1 1], L_0x55d44eb1d4f0, L_0x55d44eb1de10, L_0x55d44eb1e6c0, L_0x55d44eb1f070;
L_0x55d44eb1faf0 .concat8 [ 1 1 1 1], L_0x55d44eb1d900, L_0x55d44eb1e170, L_0x55d44eb1eb10, L_0x55d44eb1f390;
S_0x55d44c543f80 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44c543d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb1d040 .functor XOR 1, L_0x55d44eb1da10, L_0x55d44eb1db40, C4<0>, C4<0>;
L_0x55d44eb1d4f0 .functor XOR 1, L_0x55d44eb1d040, L_0x55d44eb1dc70, C4<0>, C4<0>;
L_0x55d44eb1d5b0 .functor AND 1, L_0x55d44eb1da10, L_0x55d44eb1db40, C4<1>, C4<1>;
L_0x55d44eb1d6c0 .functor AND 1, L_0x55d44eb1da10, L_0x55d44eb1dc70, C4<1>, C4<1>;
L_0x55d44eb1d780 .functor OR 1, L_0x55d44eb1d5b0, L_0x55d44eb1d6c0, C4<0>, C4<0>;
L_0x55d44eb1d890 .functor AND 1, L_0x55d44eb1dc70, L_0x55d44eb1db40, C4<1>, C4<1>;
L_0x55d44eb1d900 .functor OR 1, L_0x55d44eb1d780, L_0x55d44eb1d890, C4<0>, C4<0>;
v0x55d44c532920_0 .net *"_s0", 0 0, L_0x55d44eb1d040;  1 drivers
v0x55d44c532a20_0 .net *"_s10", 0 0, L_0x55d44eb1d890;  1 drivers
v0x55d44c532b00_0 .net *"_s4", 0 0, L_0x55d44eb1d5b0;  1 drivers
v0x55d44c532bf0_0 .net *"_s6", 0 0, L_0x55d44eb1d6c0;  1 drivers
v0x55d44c500580_0 .net *"_s8", 0 0, L_0x55d44eb1d780;  1 drivers
v0x55d44c5006b0_0 .net "a", 0 0, L_0x55d44eb1da10;  1 drivers
v0x55d44c500770_0 .net "b", 0 0, L_0x55d44eb1db40;  1 drivers
v0x55d44c500830_0 .net "ca", 0 0, L_0x55d44eb1d900;  1 drivers
v0x55d44c5008f0_0 .net "cin", 0 0, L_0x55d44eb1dc70;  1 drivers
v0x55d44e6f76e0_0 .net "sum", 0 0, L_0x55d44eb1d4f0;  1 drivers
S_0x55d44e6f7780 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44c543d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb1dda0 .functor XOR 1, L_0x55d44eb1e280, L_0x55d44eb1e3b0, C4<0>, C4<0>;
L_0x55d44eb1de10 .functor XOR 1, L_0x55d44eb1dda0, L_0x55d44eb1e4e0, C4<0>, C4<0>;
L_0x55d44eb1de80 .functor AND 1, L_0x55d44eb1e280, L_0x55d44eb1e3b0, C4<1>, C4<1>;
L_0x55d44eb1def0 .functor AND 1, L_0x55d44eb1e280, L_0x55d44eb1e4e0, C4<1>, C4<1>;
L_0x55d44eb1dfb0 .functor OR 1, L_0x55d44eb1de80, L_0x55d44eb1def0, C4<0>, C4<0>;
L_0x55d44eb1e0c0 .functor AND 1, L_0x55d44eb1e4e0, L_0x55d44eb1e3b0, C4<1>, C4<1>;
L_0x55d44eb1e170 .functor OR 1, L_0x55d44eb1dfb0, L_0x55d44eb1e0c0, C4<0>, C4<0>;
v0x55d44e6f7900_0 .net *"_s0", 0 0, L_0x55d44eb1dda0;  1 drivers
v0x55d44e6f79a0_0 .net *"_s10", 0 0, L_0x55d44eb1e0c0;  1 drivers
v0x55d44e6f7a40_0 .net *"_s4", 0 0, L_0x55d44eb1de80;  1 drivers
v0x55d44e6f7ae0_0 .net *"_s6", 0 0, L_0x55d44eb1def0;  1 drivers
v0x55d44e6f7b80_0 .net *"_s8", 0 0, L_0x55d44eb1dfb0;  1 drivers
v0x55d44e6f7c20_0 .net "a", 0 0, L_0x55d44eb1e280;  1 drivers
v0x55d44e6f7cc0_0 .net "b", 0 0, L_0x55d44eb1e3b0;  1 drivers
v0x55d44e6f7d60_0 .net "ca", 0 0, L_0x55d44eb1e170;  1 drivers
v0x55d44e6f7e00_0 .net "cin", 0 0, L_0x55d44eb1e4e0;  1 drivers
v0x55d44e6f7f30_0 .net "sum", 0 0, L_0x55d44eb1de10;  1 drivers
S_0x55d44e6f7fd0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44c543d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb1e650 .functor XOR 1, L_0x55d44eb1ec20, L_0x55d44eb1ed50, C4<0>, C4<0>;
L_0x55d44eb1e6c0 .functor XOR 1, L_0x55d44eb1e650, L_0x55d44eb1eed0, C4<0>, C4<0>;
L_0x55d44eb1e780 .functor AND 1, L_0x55d44eb1ec20, L_0x55d44eb1ed50, C4<1>, C4<1>;
L_0x55d44eb1e890 .functor AND 1, L_0x55d44eb1ec20, L_0x55d44eb1eed0, C4<1>, C4<1>;
L_0x55d44eb1e950 .functor OR 1, L_0x55d44eb1e780, L_0x55d44eb1e890, C4<0>, C4<0>;
L_0x55d44eb1ea60 .functor AND 1, L_0x55d44eb1eed0, L_0x55d44eb1ed50, C4<1>, C4<1>;
L_0x55d44eb1eb10 .functor OR 1, L_0x55d44eb1e950, L_0x55d44eb1ea60, C4<0>, C4<0>;
v0x55d44e6f81d0_0 .net *"_s0", 0 0, L_0x55d44eb1e650;  1 drivers
v0x55d44e6f8270_0 .net *"_s10", 0 0, L_0x55d44eb1ea60;  1 drivers
v0x55d44e6f8310_0 .net *"_s4", 0 0, L_0x55d44eb1e780;  1 drivers
v0x55d44e6f83b0_0 .net *"_s6", 0 0, L_0x55d44eb1e890;  1 drivers
v0x55d44e6f8450_0 .net *"_s8", 0 0, L_0x55d44eb1e950;  1 drivers
v0x55d44e6f84f0_0 .net "a", 0 0, L_0x55d44eb1ec20;  1 drivers
v0x55d44e6f8590_0 .net "b", 0 0, L_0x55d44eb1ed50;  1 drivers
v0x55d44e6f8630_0 .net "ca", 0 0, L_0x55d44eb1eb10;  1 drivers
v0x55d44e6f86d0_0 .net "cin", 0 0, L_0x55d44eb1eed0;  1 drivers
v0x55d44e6f8800_0 .net "sum", 0 0, L_0x55d44eb1e6c0;  1 drivers
S_0x55d44e6f88a0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44c543d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb1f000 .functor XOR 1, L_0x55d44eb1f4a0, L_0x55d44eb1f660, C4<0>, C4<0>;
L_0x55d44eb1f070 .functor XOR 1, L_0x55d44eb1f000, L_0x55d44eb1f820, C4<0>, C4<0>;
L_0x55d44eb1f0e0 .functor AND 1, L_0x55d44eb1f4a0, L_0x55d44eb1f660, C4<1>, C4<1>;
L_0x55d44eb1f150 .functor AND 1, L_0x55d44eb1f4a0, L_0x55d44eb1f820, C4<1>, C4<1>;
L_0x55d44eb1f210 .functor OR 1, L_0x55d44eb1f0e0, L_0x55d44eb1f150, C4<0>, C4<0>;
L_0x55d44eb1f320 .functor AND 1, L_0x55d44eb1f820, L_0x55d44eb1f660, C4<1>, C4<1>;
L_0x55d44eb1f390 .functor OR 1, L_0x55d44eb1f210, L_0x55d44eb1f320, C4<0>, C4<0>;
v0x55d44e6f8aa0_0 .net *"_s0", 0 0, L_0x55d44eb1f000;  1 drivers
v0x55d44e6f8b40_0 .net *"_s10", 0 0, L_0x55d44eb1f320;  1 drivers
v0x55d44e6f8be0_0 .net *"_s4", 0 0, L_0x55d44eb1f0e0;  1 drivers
v0x55d44e6f8c80_0 .net *"_s6", 0 0, L_0x55d44eb1f150;  1 drivers
v0x55d44e6f8d20_0 .net *"_s8", 0 0, L_0x55d44eb1f210;  1 drivers
v0x55d44e6f8dc0_0 .net "a", 0 0, L_0x55d44eb1f4a0;  1 drivers
v0x55d44e6f8e60_0 .net "b", 0 0, L_0x55d44eb1f660;  1 drivers
v0x55d44e6f8f00_0 .net "ca", 0 0, L_0x55d44eb1f390;  1 drivers
v0x55d44e6f8fa0_0 .net "cin", 0 0, L_0x55d44eb1f820;  1 drivers
v0x55d44e6f90d0_0 .net "sum", 0 0, L_0x55d44eb1f070;  1 drivers
S_0x55d44e719000 .scope module, "a_2" "sixtyBitAdder" 10 12, 5 3 0, S_0x55d44e1cbfc0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f865d713b10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44e753630_0 .net/2u *"_s2", 0 0, L_0x7f865d713b10;  1 drivers
L_0x7f865d713b58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44e753730_0 .net/2u *"_s6", 0 0, L_0x7f865d713b58;  1 drivers
v0x55d44e753810_0 .net "a", 64 0, L_0x55d44eb4d9d0;  1 drivers
v0x55d44e7538d0_0 .net "b", 64 0, L_0x55d44eb4db00;  1 drivers
v0x55d44e7539b0_0 .net "ca", 64 0, L_0x55d44eb4d7f0;  1 drivers
v0x55d44e753ae0_0 .net "cin", 64 0, L_0x55d44eb4dbf0;  1 drivers
v0x55d44e753bc0_0 .net "sum", 64 0, L_0x55d44eb4d660;  1 drivers
L_0x55d44eb371d0 .part L_0x55d44eb4d9d0, 0, 32;
L_0x55d44eb37270 .part L_0x55d44eb4db00, 0, 32;
L_0x55d44eb37310 .part L_0x55d44eb4dbf0, 0, 32;
L_0x55d44eb4d390 .part L_0x55d44eb4d9d0, 32, 32;
L_0x55d44eb4d480 .part L_0x55d44eb4db00, 32, 32;
L_0x55d44eb4d570 .part L_0x55d44eb4dbf0, 32, 32;
L_0x55d44eb4d660 .concat8 [ 32 32 1 0], L_0x55d44eb36f00, L_0x55d44eb4d0c0, L_0x7f865d713b58;
L_0x55d44eb4d7f0 .concat8 [ 1 32 32 0], L_0x7f865d713b10, L_0x55d44eb37040, L_0x55d44eb4d200;
S_0x55d44e719250 .scope module, "FA_0" "thirtBitAdder" 5 13, 6 3 0, S_0x55d44e719000;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44e735ef0_0 .net "a", 31 0, L_0x55d44eb371d0;  1 drivers
v0x55d44e735ff0_0 .net "b", 31 0, L_0x55d44eb37270;  1 drivers
v0x55d44e7360d0_0 .net "ca", 31 0, L_0x55d44eb37040;  1 drivers
v0x55d44e736190_0 .net "cin", 31 0, L_0x55d44eb37310;  1 drivers
v0x55d44e736270_0 .net "sum", 31 0, L_0x55d44eb36f00;  1 drivers
L_0x55d44eb2bde0 .part L_0x55d44eb371d0, 0, 16;
L_0x55d44eb2be80 .part L_0x55d44eb37270, 0, 16;
L_0x55d44eb2bf20 .part L_0x55d44eb37310, 0, 16;
L_0x55d44eb36bf0 .part L_0x55d44eb371d0, 16, 16;
L_0x55d44eb36ce0 .part L_0x55d44eb37270, 16, 16;
L_0x55d44eb36dd0 .part L_0x55d44eb37310, 16, 16;
L_0x55d44eb36f00 .concat8 [ 16 16 0 0], L_0x55d44eb2bae0, L_0x55d44eb368f0;
L_0x55d44eb37040 .concat8 [ 16 16 0 0], L_0x55d44eb2bb80, L_0x55d44eb36990;
S_0x55d44e7194a0 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44e719250;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44e7274a0_0 .net "a", 15 0, L_0x55d44eb2bde0;  1 drivers
v0x55d44e7275a0_0 .net "b", 15 0, L_0x55d44eb2be80;  1 drivers
v0x55d44e727680_0 .net "ca", 15 0, L_0x55d44eb2bb80;  1 drivers
v0x55d44e727740_0 .net "cin", 15 0, L_0x55d44eb2bf20;  1 drivers
v0x55d44e727820_0 .net "sum", 15 0, L_0x55d44eb2bae0;  1 drivers
L_0x55d44eb238f0 .part L_0x55d44eb2bde0, 0, 4;
L_0x55d44eb23990 .part L_0x55d44eb2be80, 0, 4;
L_0x55d44eb23a30 .part L_0x55d44eb2bf20, 0, 4;
L_0x55d44eb26280 .part L_0x55d44eb2bde0, 4, 4;
L_0x55d44eb26370 .part L_0x55d44eb2be80, 4, 4;
L_0x55d44eb26460 .part L_0x55d44eb2bf20, 4, 4;
L_0x55d44eb28d40 .part L_0x55d44eb2bde0, 8, 4;
L_0x55d44eb28de0 .part L_0x55d44eb2be80, 8, 4;
L_0x55d44eb28ed0 .part L_0x55d44eb2bf20, 8, 4;
L_0x55d44eb2b6e0 .part L_0x55d44eb2bde0, 12, 4;
L_0x55d44eb2b810 .part L_0x55d44eb2be80, 12, 4;
L_0x55d44eb2b940 .part L_0x55d44eb2bf20, 12, 4;
L_0x55d44eb2bae0 .concat8 [ 4 4 4 4], L_0x55d44eb236e0, L_0x55d44eb26070, L_0x55d44eb28b30, L_0x55d44eb2b4d0;
L_0x55d44eb2bb80 .concat8 [ 4 4 4 4], L_0x55d44eb23780, L_0x55d44eb26110, L_0x55d44eb28bd0, L_0x55d44eb2b570;
S_0x55d44e719740 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44e7194a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e71c9d0_0 .net "a", 3 0, L_0x55d44eb238f0;  1 drivers
v0x55d44e71cad0_0 .net "b", 3 0, L_0x55d44eb23990;  1 drivers
v0x55d44e71cbb0_0 .net "ca", 3 0, L_0x55d44eb23780;  1 drivers
v0x55d44e71cc70_0 .net "cin", 3 0, L_0x55d44eb23a30;  1 drivers
v0x55d44e71cd50_0 .net "sum", 3 0, L_0x55d44eb236e0;  1 drivers
L_0x55d44eb216a0 .part L_0x55d44eb238f0, 0, 1;
L_0x55d44eb217d0 .part L_0x55d44eb23990, 0, 1;
L_0x55d44eb21900 .part L_0x55d44eb23a30, 0, 1;
L_0x55d44eb21f10 .part L_0x55d44eb238f0, 1, 1;
L_0x55d44eb22040 .part L_0x55d44eb23990, 1, 1;
L_0x55d44eb22170 .part L_0x55d44eb23a30, 1, 1;
L_0x55d44eb228b0 .part L_0x55d44eb238f0, 2, 1;
L_0x55d44eb229e0 .part L_0x55d44eb23990, 2, 1;
L_0x55d44eb22b60 .part L_0x55d44eb23a30, 2, 1;
L_0x55d44eb23130 .part L_0x55d44eb238f0, 3, 1;
L_0x55d44eb232f0 .part L_0x55d44eb23990, 3, 1;
L_0x55d44eb234b0 .part L_0x55d44eb23a30, 3, 1;
L_0x55d44eb236e0 .concat8 [ 1 1 1 1], L_0x55d44eb1f9e0, L_0x55d44eb21aa0, L_0x55d44eb22350, L_0x55d44eb22d00;
L_0x55d44eb23780 .concat8 [ 1 1 1 1], L_0x55d44eb21590, L_0x55d44eb21e00, L_0x55d44eb227a0, L_0x55d44eb23020;
S_0x55d44e7199e0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e719740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb1fff0 .functor XOR 1, L_0x55d44eb216a0, L_0x55d44eb217d0, C4<0>, C4<0>;
L_0x55d44eb1f9e0 .functor XOR 1, L_0x55d44eb1fff0, L_0x55d44eb21900, C4<0>, C4<0>;
L_0x55d44eb21200 .functor AND 1, L_0x55d44eb216a0, L_0x55d44eb217d0, C4<1>, C4<1>;
L_0x55d44eb21310 .functor AND 1, L_0x55d44eb216a0, L_0x55d44eb21900, C4<1>, C4<1>;
L_0x55d44eb213d0 .functor OR 1, L_0x55d44eb21200, L_0x55d44eb21310, C4<0>, C4<0>;
L_0x55d44eb214e0 .functor AND 1, L_0x55d44eb21900, L_0x55d44eb217d0, C4<1>, C4<1>;
L_0x55d44eb21590 .functor OR 1, L_0x55d44eb213d0, L_0x55d44eb214e0, C4<0>, C4<0>;
v0x55d44e719c80_0 .net *"_s0", 0 0, L_0x55d44eb1fff0;  1 drivers
v0x55d44e719d80_0 .net *"_s10", 0 0, L_0x55d44eb214e0;  1 drivers
v0x55d44e719e60_0 .net *"_s4", 0 0, L_0x55d44eb21200;  1 drivers
v0x55d44e719f50_0 .net *"_s6", 0 0, L_0x55d44eb21310;  1 drivers
v0x55d44e71a030_0 .net *"_s8", 0 0, L_0x55d44eb213d0;  1 drivers
v0x55d44e71a160_0 .net "a", 0 0, L_0x55d44eb216a0;  1 drivers
v0x55d44e71a220_0 .net "b", 0 0, L_0x55d44eb217d0;  1 drivers
v0x55d44e71a2e0_0 .net "ca", 0 0, L_0x55d44eb21590;  1 drivers
v0x55d44e71a3a0_0 .net "cin", 0 0, L_0x55d44eb21900;  1 drivers
v0x55d44e71a4f0_0 .net "sum", 0 0, L_0x55d44eb1f9e0;  1 drivers
S_0x55d44e71a650 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e719740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb21a30 .functor XOR 1, L_0x55d44eb21f10, L_0x55d44eb22040, C4<0>, C4<0>;
L_0x55d44eb21aa0 .functor XOR 1, L_0x55d44eb21a30, L_0x55d44eb22170, C4<0>, C4<0>;
L_0x55d44eb21b10 .functor AND 1, L_0x55d44eb21f10, L_0x55d44eb22040, C4<1>, C4<1>;
L_0x55d44eb21b80 .functor AND 1, L_0x55d44eb21f10, L_0x55d44eb22170, C4<1>, C4<1>;
L_0x55d44eb21c40 .functor OR 1, L_0x55d44eb21b10, L_0x55d44eb21b80, C4<0>, C4<0>;
L_0x55d44eb21d50 .functor AND 1, L_0x55d44eb22170, L_0x55d44eb22040, C4<1>, C4<1>;
L_0x55d44eb21e00 .functor OR 1, L_0x55d44eb21c40, L_0x55d44eb21d50, C4<0>, C4<0>;
v0x55d44e71a870_0 .net *"_s0", 0 0, L_0x55d44eb21a30;  1 drivers
v0x55d44e71a950_0 .net *"_s10", 0 0, L_0x55d44eb21d50;  1 drivers
v0x55d44e71aa30_0 .net *"_s4", 0 0, L_0x55d44eb21b10;  1 drivers
v0x55d44e71ab20_0 .net *"_s6", 0 0, L_0x55d44eb21b80;  1 drivers
v0x55d44e71ac00_0 .net *"_s8", 0 0, L_0x55d44eb21c40;  1 drivers
v0x55d44e71ad30_0 .net "a", 0 0, L_0x55d44eb21f10;  1 drivers
v0x55d44e71adf0_0 .net "b", 0 0, L_0x55d44eb22040;  1 drivers
v0x55d44e71aeb0_0 .net "ca", 0 0, L_0x55d44eb21e00;  1 drivers
v0x55d44e71af70_0 .net "cin", 0 0, L_0x55d44eb22170;  1 drivers
v0x55d44e71b0c0_0 .net "sum", 0 0, L_0x55d44eb21aa0;  1 drivers
S_0x55d44e71b220 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e719740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb222e0 .functor XOR 1, L_0x55d44eb228b0, L_0x55d44eb229e0, C4<0>, C4<0>;
L_0x55d44eb22350 .functor XOR 1, L_0x55d44eb222e0, L_0x55d44eb22b60, C4<0>, C4<0>;
L_0x55d44eb22410 .functor AND 1, L_0x55d44eb228b0, L_0x55d44eb229e0, C4<1>, C4<1>;
L_0x55d44eb22520 .functor AND 1, L_0x55d44eb228b0, L_0x55d44eb22b60, C4<1>, C4<1>;
L_0x55d44eb225e0 .functor OR 1, L_0x55d44eb22410, L_0x55d44eb22520, C4<0>, C4<0>;
L_0x55d44eb226f0 .functor AND 1, L_0x55d44eb22b60, L_0x55d44eb229e0, C4<1>, C4<1>;
L_0x55d44eb227a0 .functor OR 1, L_0x55d44eb225e0, L_0x55d44eb226f0, C4<0>, C4<0>;
v0x55d44e71b450_0 .net *"_s0", 0 0, L_0x55d44eb222e0;  1 drivers
v0x55d44e71b530_0 .net *"_s10", 0 0, L_0x55d44eb226f0;  1 drivers
v0x55d44e71b610_0 .net *"_s4", 0 0, L_0x55d44eb22410;  1 drivers
v0x55d44e71b700_0 .net *"_s6", 0 0, L_0x55d44eb22520;  1 drivers
v0x55d44e71b7e0_0 .net *"_s8", 0 0, L_0x55d44eb225e0;  1 drivers
v0x55d44e71b910_0 .net "a", 0 0, L_0x55d44eb228b0;  1 drivers
v0x55d44e71b9d0_0 .net "b", 0 0, L_0x55d44eb229e0;  1 drivers
v0x55d44e71ba90_0 .net "ca", 0 0, L_0x55d44eb227a0;  1 drivers
v0x55d44e71bb50_0 .net "cin", 0 0, L_0x55d44eb22b60;  1 drivers
v0x55d44e71bca0_0 .net "sum", 0 0, L_0x55d44eb22350;  1 drivers
S_0x55d44e71be00 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e719740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb22c90 .functor XOR 1, L_0x55d44eb23130, L_0x55d44eb232f0, C4<0>, C4<0>;
L_0x55d44eb22d00 .functor XOR 1, L_0x55d44eb22c90, L_0x55d44eb234b0, C4<0>, C4<0>;
L_0x55d44eb22d70 .functor AND 1, L_0x55d44eb23130, L_0x55d44eb232f0, C4<1>, C4<1>;
L_0x55d44eb22de0 .functor AND 1, L_0x55d44eb23130, L_0x55d44eb234b0, C4<1>, C4<1>;
L_0x55d44eb22ea0 .functor OR 1, L_0x55d44eb22d70, L_0x55d44eb22de0, C4<0>, C4<0>;
L_0x55d44eb22fb0 .functor AND 1, L_0x55d44eb234b0, L_0x55d44eb232f0, C4<1>, C4<1>;
L_0x55d44eb23020 .functor OR 1, L_0x55d44eb22ea0, L_0x55d44eb22fb0, C4<0>, C4<0>;
v0x55d44e71c000_0 .net *"_s0", 0 0, L_0x55d44eb22c90;  1 drivers
v0x55d44e71c100_0 .net *"_s10", 0 0, L_0x55d44eb22fb0;  1 drivers
v0x55d44e71c1e0_0 .net *"_s4", 0 0, L_0x55d44eb22d70;  1 drivers
v0x55d44e71c2d0_0 .net *"_s6", 0 0, L_0x55d44eb22de0;  1 drivers
v0x55d44e71c3b0_0 .net *"_s8", 0 0, L_0x55d44eb22ea0;  1 drivers
v0x55d44e71c4e0_0 .net "a", 0 0, L_0x55d44eb23130;  1 drivers
v0x55d44e71c5a0_0 .net "b", 0 0, L_0x55d44eb232f0;  1 drivers
v0x55d44e71c660_0 .net "ca", 0 0, L_0x55d44eb23020;  1 drivers
v0x55d44e71c720_0 .net "cin", 0 0, L_0x55d44eb234b0;  1 drivers
v0x55d44e71c870_0 .net "sum", 0 0, L_0x55d44eb22d00;  1 drivers
S_0x55d44e71ced0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44e7194a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e720110_0 .net "a", 3 0, L_0x55d44eb26280;  1 drivers
v0x55d44e720210_0 .net "b", 3 0, L_0x55d44eb26370;  1 drivers
v0x55d44e7202f0_0 .net "ca", 3 0, L_0x55d44eb26110;  1 drivers
v0x55d44e7203b0_0 .net "cin", 3 0, L_0x55d44eb26460;  1 drivers
v0x55d44e720490_0 .net "sum", 3 0, L_0x55d44eb26070;  1 drivers
L_0x55d44eb24030 .part L_0x55d44eb26280, 0, 1;
L_0x55d44eb24160 .part L_0x55d44eb26370, 0, 1;
L_0x55d44eb24290 .part L_0x55d44eb26460, 0, 1;
L_0x55d44eb248a0 .part L_0x55d44eb26280, 1, 1;
L_0x55d44eb249d0 .part L_0x55d44eb26370, 1, 1;
L_0x55d44eb24b00 .part L_0x55d44eb26460, 1, 1;
L_0x55d44eb25240 .part L_0x55d44eb26280, 2, 1;
L_0x55d44eb25370 .part L_0x55d44eb26370, 2, 1;
L_0x55d44eb254f0 .part L_0x55d44eb26460, 2, 1;
L_0x55d44eb25ac0 .part L_0x55d44eb26280, 3, 1;
L_0x55d44eb25c80 .part L_0x55d44eb26370, 3, 1;
L_0x55d44eb25e40 .part L_0x55d44eb26460, 3, 1;
L_0x55d44eb26070 .concat8 [ 1 1 1 1], L_0x55d44eb23ad0, L_0x55d44eb24430, L_0x55d44eb24ce0, L_0x55d44eb25690;
L_0x55d44eb26110 .concat8 [ 1 1 1 1], L_0x55d44eb23f20, L_0x55d44eb24790, L_0x55d44eb25130, L_0x55d44eb259b0;
S_0x55d44e71d140 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e71ced0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb23670 .functor XOR 1, L_0x55d44eb24030, L_0x55d44eb24160, C4<0>, C4<0>;
L_0x55d44eb23ad0 .functor XOR 1, L_0x55d44eb23670, L_0x55d44eb24290, C4<0>, C4<0>;
L_0x55d44eb23b90 .functor AND 1, L_0x55d44eb24030, L_0x55d44eb24160, C4<1>, C4<1>;
L_0x55d44eb23ca0 .functor AND 1, L_0x55d44eb24030, L_0x55d44eb24290, C4<1>, C4<1>;
L_0x55d44eb23d60 .functor OR 1, L_0x55d44eb23b90, L_0x55d44eb23ca0, C4<0>, C4<0>;
L_0x55d44eb23e70 .functor AND 1, L_0x55d44eb24290, L_0x55d44eb24160, C4<1>, C4<1>;
L_0x55d44eb23f20 .functor OR 1, L_0x55d44eb23d60, L_0x55d44eb23e70, C4<0>, C4<0>;
v0x55d44e71d3c0_0 .net *"_s0", 0 0, L_0x55d44eb23670;  1 drivers
v0x55d44e71d4c0_0 .net *"_s10", 0 0, L_0x55d44eb23e70;  1 drivers
v0x55d44e71d5a0_0 .net *"_s4", 0 0, L_0x55d44eb23b90;  1 drivers
v0x55d44e71d690_0 .net *"_s6", 0 0, L_0x55d44eb23ca0;  1 drivers
v0x55d44e71d770_0 .net *"_s8", 0 0, L_0x55d44eb23d60;  1 drivers
v0x55d44e71d8a0_0 .net "a", 0 0, L_0x55d44eb24030;  1 drivers
v0x55d44e71d960_0 .net "b", 0 0, L_0x55d44eb24160;  1 drivers
v0x55d44e71da20_0 .net "ca", 0 0, L_0x55d44eb23f20;  1 drivers
v0x55d44e71dae0_0 .net "cin", 0 0, L_0x55d44eb24290;  1 drivers
v0x55d44e71dc30_0 .net "sum", 0 0, L_0x55d44eb23ad0;  1 drivers
S_0x55d44e71dd90 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e71ced0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb243c0 .functor XOR 1, L_0x55d44eb248a0, L_0x55d44eb249d0, C4<0>, C4<0>;
L_0x55d44eb24430 .functor XOR 1, L_0x55d44eb243c0, L_0x55d44eb24b00, C4<0>, C4<0>;
L_0x55d44eb244a0 .functor AND 1, L_0x55d44eb248a0, L_0x55d44eb249d0, C4<1>, C4<1>;
L_0x55d44eb24510 .functor AND 1, L_0x55d44eb248a0, L_0x55d44eb24b00, C4<1>, C4<1>;
L_0x55d44eb245d0 .functor OR 1, L_0x55d44eb244a0, L_0x55d44eb24510, C4<0>, C4<0>;
L_0x55d44eb246e0 .functor AND 1, L_0x55d44eb24b00, L_0x55d44eb249d0, C4<1>, C4<1>;
L_0x55d44eb24790 .functor OR 1, L_0x55d44eb245d0, L_0x55d44eb246e0, C4<0>, C4<0>;
v0x55d44e71dfb0_0 .net *"_s0", 0 0, L_0x55d44eb243c0;  1 drivers
v0x55d44e71e090_0 .net *"_s10", 0 0, L_0x55d44eb246e0;  1 drivers
v0x55d44e71e170_0 .net *"_s4", 0 0, L_0x55d44eb244a0;  1 drivers
v0x55d44e71e260_0 .net *"_s6", 0 0, L_0x55d44eb24510;  1 drivers
v0x55d44e71e340_0 .net *"_s8", 0 0, L_0x55d44eb245d0;  1 drivers
v0x55d44e71e470_0 .net "a", 0 0, L_0x55d44eb248a0;  1 drivers
v0x55d44e71e530_0 .net "b", 0 0, L_0x55d44eb249d0;  1 drivers
v0x55d44e71e5f0_0 .net "ca", 0 0, L_0x55d44eb24790;  1 drivers
v0x55d44e71e6b0_0 .net "cin", 0 0, L_0x55d44eb24b00;  1 drivers
v0x55d44e71e800_0 .net "sum", 0 0, L_0x55d44eb24430;  1 drivers
S_0x55d44e71e960 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e71ced0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb24c70 .functor XOR 1, L_0x55d44eb25240, L_0x55d44eb25370, C4<0>, C4<0>;
L_0x55d44eb24ce0 .functor XOR 1, L_0x55d44eb24c70, L_0x55d44eb254f0, C4<0>, C4<0>;
L_0x55d44eb24da0 .functor AND 1, L_0x55d44eb25240, L_0x55d44eb25370, C4<1>, C4<1>;
L_0x55d44eb24eb0 .functor AND 1, L_0x55d44eb25240, L_0x55d44eb254f0, C4<1>, C4<1>;
L_0x55d44eb24f70 .functor OR 1, L_0x55d44eb24da0, L_0x55d44eb24eb0, C4<0>, C4<0>;
L_0x55d44eb25080 .functor AND 1, L_0x55d44eb254f0, L_0x55d44eb25370, C4<1>, C4<1>;
L_0x55d44eb25130 .functor OR 1, L_0x55d44eb24f70, L_0x55d44eb25080, C4<0>, C4<0>;
v0x55d44e71eb90_0 .net *"_s0", 0 0, L_0x55d44eb24c70;  1 drivers
v0x55d44e71ec70_0 .net *"_s10", 0 0, L_0x55d44eb25080;  1 drivers
v0x55d44e71ed50_0 .net *"_s4", 0 0, L_0x55d44eb24da0;  1 drivers
v0x55d44e71ee40_0 .net *"_s6", 0 0, L_0x55d44eb24eb0;  1 drivers
v0x55d44e71ef20_0 .net *"_s8", 0 0, L_0x55d44eb24f70;  1 drivers
v0x55d44e71f050_0 .net "a", 0 0, L_0x55d44eb25240;  1 drivers
v0x55d44e71f110_0 .net "b", 0 0, L_0x55d44eb25370;  1 drivers
v0x55d44e71f1d0_0 .net "ca", 0 0, L_0x55d44eb25130;  1 drivers
v0x55d44e71f290_0 .net "cin", 0 0, L_0x55d44eb254f0;  1 drivers
v0x55d44e71f3e0_0 .net "sum", 0 0, L_0x55d44eb24ce0;  1 drivers
S_0x55d44e71f540 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e71ced0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb25620 .functor XOR 1, L_0x55d44eb25ac0, L_0x55d44eb25c80, C4<0>, C4<0>;
L_0x55d44eb25690 .functor XOR 1, L_0x55d44eb25620, L_0x55d44eb25e40, C4<0>, C4<0>;
L_0x55d44eb25700 .functor AND 1, L_0x55d44eb25ac0, L_0x55d44eb25c80, C4<1>, C4<1>;
L_0x55d44eb25770 .functor AND 1, L_0x55d44eb25ac0, L_0x55d44eb25e40, C4<1>, C4<1>;
L_0x55d44eb25830 .functor OR 1, L_0x55d44eb25700, L_0x55d44eb25770, C4<0>, C4<0>;
L_0x55d44eb25940 .functor AND 1, L_0x55d44eb25e40, L_0x55d44eb25c80, C4<1>, C4<1>;
L_0x55d44eb259b0 .functor OR 1, L_0x55d44eb25830, L_0x55d44eb25940, C4<0>, C4<0>;
v0x55d44e71f740_0 .net *"_s0", 0 0, L_0x55d44eb25620;  1 drivers
v0x55d44e71f840_0 .net *"_s10", 0 0, L_0x55d44eb25940;  1 drivers
v0x55d44e71f920_0 .net *"_s4", 0 0, L_0x55d44eb25700;  1 drivers
v0x55d44e71fa10_0 .net *"_s6", 0 0, L_0x55d44eb25770;  1 drivers
v0x55d44e71faf0_0 .net *"_s8", 0 0, L_0x55d44eb25830;  1 drivers
v0x55d44e71fc20_0 .net "a", 0 0, L_0x55d44eb25ac0;  1 drivers
v0x55d44e71fce0_0 .net "b", 0 0, L_0x55d44eb25c80;  1 drivers
v0x55d44e71fda0_0 .net "ca", 0 0, L_0x55d44eb259b0;  1 drivers
v0x55d44e71fe60_0 .net "cin", 0 0, L_0x55d44eb25e40;  1 drivers
v0x55d44e71ffb0_0 .net "sum", 0 0, L_0x55d44eb25690;  1 drivers
S_0x55d44e720610 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44e7194a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e723860_0 .net "a", 3 0, L_0x55d44eb28d40;  1 drivers
v0x55d44e723960_0 .net "b", 3 0, L_0x55d44eb28de0;  1 drivers
v0x55d44e723a40_0 .net "ca", 3 0, L_0x55d44eb28bd0;  1 drivers
v0x55d44e723b00_0 .net "cin", 3 0, L_0x55d44eb28ed0;  1 drivers
v0x55d44e723be0_0 .net "sum", 3 0, L_0x55d44eb28b30;  1 drivers
L_0x55d44eb26af0 .part L_0x55d44eb28d40, 0, 1;
L_0x55d44eb26c20 .part L_0x55d44eb28de0, 0, 1;
L_0x55d44eb26d50 .part L_0x55d44eb28ed0, 0, 1;
L_0x55d44eb27360 .part L_0x55d44eb28d40, 1, 1;
L_0x55d44eb27490 .part L_0x55d44eb28de0, 1, 1;
L_0x55d44eb275c0 .part L_0x55d44eb28ed0, 1, 1;
L_0x55d44eb27d00 .part L_0x55d44eb28d40, 2, 1;
L_0x55d44eb27e30 .part L_0x55d44eb28de0, 2, 1;
L_0x55d44eb27fb0 .part L_0x55d44eb28ed0, 2, 1;
L_0x55d44eb28580 .part L_0x55d44eb28d40, 3, 1;
L_0x55d44eb28740 .part L_0x55d44eb28de0, 3, 1;
L_0x55d44eb28900 .part L_0x55d44eb28ed0, 3, 1;
L_0x55d44eb28b30 .concat8 [ 1 1 1 1], L_0x55d44eb26590, L_0x55d44eb26ef0, L_0x55d44eb277a0, L_0x55d44eb28150;
L_0x55d44eb28bd0 .concat8 [ 1 1 1 1], L_0x55d44eb269e0, L_0x55d44eb27250, L_0x55d44eb27bf0, L_0x55d44eb28470;
S_0x55d44e720890 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e720610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb26000 .functor XOR 1, L_0x55d44eb26af0, L_0x55d44eb26c20, C4<0>, C4<0>;
L_0x55d44eb26590 .functor XOR 1, L_0x55d44eb26000, L_0x55d44eb26d50, C4<0>, C4<0>;
L_0x55d44eb26650 .functor AND 1, L_0x55d44eb26af0, L_0x55d44eb26c20, C4<1>, C4<1>;
L_0x55d44eb26760 .functor AND 1, L_0x55d44eb26af0, L_0x55d44eb26d50, C4<1>, C4<1>;
L_0x55d44eb26820 .functor OR 1, L_0x55d44eb26650, L_0x55d44eb26760, C4<0>, C4<0>;
L_0x55d44eb26930 .functor AND 1, L_0x55d44eb26d50, L_0x55d44eb26c20, C4<1>, C4<1>;
L_0x55d44eb269e0 .functor OR 1, L_0x55d44eb26820, L_0x55d44eb26930, C4<0>, C4<0>;
v0x55d44e720b10_0 .net *"_s0", 0 0, L_0x55d44eb26000;  1 drivers
v0x55d44e720c10_0 .net *"_s10", 0 0, L_0x55d44eb26930;  1 drivers
v0x55d44e720cf0_0 .net *"_s4", 0 0, L_0x55d44eb26650;  1 drivers
v0x55d44e720de0_0 .net *"_s6", 0 0, L_0x55d44eb26760;  1 drivers
v0x55d44e720ec0_0 .net *"_s8", 0 0, L_0x55d44eb26820;  1 drivers
v0x55d44e720ff0_0 .net "a", 0 0, L_0x55d44eb26af0;  1 drivers
v0x55d44e7210b0_0 .net "b", 0 0, L_0x55d44eb26c20;  1 drivers
v0x55d44e721170_0 .net "ca", 0 0, L_0x55d44eb269e0;  1 drivers
v0x55d44e721230_0 .net "cin", 0 0, L_0x55d44eb26d50;  1 drivers
v0x55d44e721380_0 .net "sum", 0 0, L_0x55d44eb26590;  1 drivers
S_0x55d44e7214e0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e720610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb26e80 .functor XOR 1, L_0x55d44eb27360, L_0x55d44eb27490, C4<0>, C4<0>;
L_0x55d44eb26ef0 .functor XOR 1, L_0x55d44eb26e80, L_0x55d44eb275c0, C4<0>, C4<0>;
L_0x55d44eb26f60 .functor AND 1, L_0x55d44eb27360, L_0x55d44eb27490, C4<1>, C4<1>;
L_0x55d44eb26fd0 .functor AND 1, L_0x55d44eb27360, L_0x55d44eb275c0, C4<1>, C4<1>;
L_0x55d44eb27090 .functor OR 1, L_0x55d44eb26f60, L_0x55d44eb26fd0, C4<0>, C4<0>;
L_0x55d44eb271a0 .functor AND 1, L_0x55d44eb275c0, L_0x55d44eb27490, C4<1>, C4<1>;
L_0x55d44eb27250 .functor OR 1, L_0x55d44eb27090, L_0x55d44eb271a0, C4<0>, C4<0>;
v0x55d44e721700_0 .net *"_s0", 0 0, L_0x55d44eb26e80;  1 drivers
v0x55d44e7217e0_0 .net *"_s10", 0 0, L_0x55d44eb271a0;  1 drivers
v0x55d44e7218c0_0 .net *"_s4", 0 0, L_0x55d44eb26f60;  1 drivers
v0x55d44e7219b0_0 .net *"_s6", 0 0, L_0x55d44eb26fd0;  1 drivers
v0x55d44e721a90_0 .net *"_s8", 0 0, L_0x55d44eb27090;  1 drivers
v0x55d44e721bc0_0 .net "a", 0 0, L_0x55d44eb27360;  1 drivers
v0x55d44e721c80_0 .net "b", 0 0, L_0x55d44eb27490;  1 drivers
v0x55d44e721d40_0 .net "ca", 0 0, L_0x55d44eb27250;  1 drivers
v0x55d44e721e00_0 .net "cin", 0 0, L_0x55d44eb275c0;  1 drivers
v0x55d44e721f50_0 .net "sum", 0 0, L_0x55d44eb26ef0;  1 drivers
S_0x55d44e7220b0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e720610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb27730 .functor XOR 1, L_0x55d44eb27d00, L_0x55d44eb27e30, C4<0>, C4<0>;
L_0x55d44eb277a0 .functor XOR 1, L_0x55d44eb27730, L_0x55d44eb27fb0, C4<0>, C4<0>;
L_0x55d44eb27860 .functor AND 1, L_0x55d44eb27d00, L_0x55d44eb27e30, C4<1>, C4<1>;
L_0x55d44eb27970 .functor AND 1, L_0x55d44eb27d00, L_0x55d44eb27fb0, C4<1>, C4<1>;
L_0x55d44eb27a30 .functor OR 1, L_0x55d44eb27860, L_0x55d44eb27970, C4<0>, C4<0>;
L_0x55d44eb27b40 .functor AND 1, L_0x55d44eb27fb0, L_0x55d44eb27e30, C4<1>, C4<1>;
L_0x55d44eb27bf0 .functor OR 1, L_0x55d44eb27a30, L_0x55d44eb27b40, C4<0>, C4<0>;
v0x55d44e7222e0_0 .net *"_s0", 0 0, L_0x55d44eb27730;  1 drivers
v0x55d44e7223c0_0 .net *"_s10", 0 0, L_0x55d44eb27b40;  1 drivers
v0x55d44e7224a0_0 .net *"_s4", 0 0, L_0x55d44eb27860;  1 drivers
v0x55d44e722590_0 .net *"_s6", 0 0, L_0x55d44eb27970;  1 drivers
v0x55d44e722670_0 .net *"_s8", 0 0, L_0x55d44eb27a30;  1 drivers
v0x55d44e7227a0_0 .net "a", 0 0, L_0x55d44eb27d00;  1 drivers
v0x55d44e722860_0 .net "b", 0 0, L_0x55d44eb27e30;  1 drivers
v0x55d44e722920_0 .net "ca", 0 0, L_0x55d44eb27bf0;  1 drivers
v0x55d44e7229e0_0 .net "cin", 0 0, L_0x55d44eb27fb0;  1 drivers
v0x55d44e722b30_0 .net "sum", 0 0, L_0x55d44eb277a0;  1 drivers
S_0x55d44e722c90 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e720610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb280e0 .functor XOR 1, L_0x55d44eb28580, L_0x55d44eb28740, C4<0>, C4<0>;
L_0x55d44eb28150 .functor XOR 1, L_0x55d44eb280e0, L_0x55d44eb28900, C4<0>, C4<0>;
L_0x55d44eb281c0 .functor AND 1, L_0x55d44eb28580, L_0x55d44eb28740, C4<1>, C4<1>;
L_0x55d44eb28230 .functor AND 1, L_0x55d44eb28580, L_0x55d44eb28900, C4<1>, C4<1>;
L_0x55d44eb282f0 .functor OR 1, L_0x55d44eb281c0, L_0x55d44eb28230, C4<0>, C4<0>;
L_0x55d44eb28400 .functor AND 1, L_0x55d44eb28900, L_0x55d44eb28740, C4<1>, C4<1>;
L_0x55d44eb28470 .functor OR 1, L_0x55d44eb282f0, L_0x55d44eb28400, C4<0>, C4<0>;
v0x55d44e722e90_0 .net *"_s0", 0 0, L_0x55d44eb280e0;  1 drivers
v0x55d44e722f90_0 .net *"_s10", 0 0, L_0x55d44eb28400;  1 drivers
v0x55d44e723070_0 .net *"_s4", 0 0, L_0x55d44eb281c0;  1 drivers
v0x55d44e723160_0 .net *"_s6", 0 0, L_0x55d44eb28230;  1 drivers
v0x55d44e723240_0 .net *"_s8", 0 0, L_0x55d44eb282f0;  1 drivers
v0x55d44e723370_0 .net "a", 0 0, L_0x55d44eb28580;  1 drivers
v0x55d44e723430_0 .net "b", 0 0, L_0x55d44eb28740;  1 drivers
v0x55d44e7234f0_0 .net "ca", 0 0, L_0x55d44eb28470;  1 drivers
v0x55d44e7235b0_0 .net "cin", 0 0, L_0x55d44eb28900;  1 drivers
v0x55d44e723700_0 .net "sum", 0 0, L_0x55d44eb28150;  1 drivers
S_0x55d44e723d60 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44e7194a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e726fa0_0 .net "a", 3 0, L_0x55d44eb2b6e0;  1 drivers
v0x55d44e7270a0_0 .net "b", 3 0, L_0x55d44eb2b810;  1 drivers
v0x55d44e727180_0 .net "ca", 3 0, L_0x55d44eb2b570;  1 drivers
v0x55d44e727240_0 .net "cin", 3 0, L_0x55d44eb2b940;  1 drivers
v0x55d44e727320_0 .net "sum", 3 0, L_0x55d44eb2b4d0;  1 drivers
L_0x55d44eb29490 .part L_0x55d44eb2b6e0, 0, 1;
L_0x55d44eb295c0 .part L_0x55d44eb2b810, 0, 1;
L_0x55d44eb296f0 .part L_0x55d44eb2b940, 0, 1;
L_0x55d44eb29d00 .part L_0x55d44eb2b6e0, 1, 1;
L_0x55d44eb29e30 .part L_0x55d44eb2b810, 1, 1;
L_0x55d44eb29f60 .part L_0x55d44eb2b940, 1, 1;
L_0x55d44eb2a6a0 .part L_0x55d44eb2b6e0, 2, 1;
L_0x55d44eb2a7d0 .part L_0x55d44eb2b810, 2, 1;
L_0x55d44eb2a950 .part L_0x55d44eb2b940, 2, 1;
L_0x55d44eb2af20 .part L_0x55d44eb2b6e0, 3, 1;
L_0x55d44eb2b0e0 .part L_0x55d44eb2b810, 3, 1;
L_0x55d44eb2b2a0 .part L_0x55d44eb2b940, 3, 1;
L_0x55d44eb2b4d0 .concat8 [ 1 1 1 1], L_0x55d44eb28f70, L_0x55d44eb29890, L_0x55d44eb2a140, L_0x55d44eb2aaf0;
L_0x55d44eb2b570 .concat8 [ 1 1 1 1], L_0x55d44eb29380, L_0x55d44eb29bf0, L_0x55d44eb2a590, L_0x55d44eb2ae10;
S_0x55d44e723fb0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e723d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb28ac0 .functor XOR 1, L_0x55d44eb29490, L_0x55d44eb295c0, C4<0>, C4<0>;
L_0x55d44eb28f70 .functor XOR 1, L_0x55d44eb28ac0, L_0x55d44eb296f0, C4<0>, C4<0>;
L_0x55d44eb29030 .functor AND 1, L_0x55d44eb29490, L_0x55d44eb295c0, C4<1>, C4<1>;
L_0x55d44eb29140 .functor AND 1, L_0x55d44eb29490, L_0x55d44eb296f0, C4<1>, C4<1>;
L_0x55d44eb29200 .functor OR 1, L_0x55d44eb29030, L_0x55d44eb29140, C4<0>, C4<0>;
L_0x55d44eb29310 .functor AND 1, L_0x55d44eb296f0, L_0x55d44eb295c0, C4<1>, C4<1>;
L_0x55d44eb29380 .functor OR 1, L_0x55d44eb29200, L_0x55d44eb29310, C4<0>, C4<0>;
v0x55d44e724250_0 .net *"_s0", 0 0, L_0x55d44eb28ac0;  1 drivers
v0x55d44e724350_0 .net *"_s10", 0 0, L_0x55d44eb29310;  1 drivers
v0x55d44e724430_0 .net *"_s4", 0 0, L_0x55d44eb29030;  1 drivers
v0x55d44e724520_0 .net *"_s6", 0 0, L_0x55d44eb29140;  1 drivers
v0x55d44e724600_0 .net *"_s8", 0 0, L_0x55d44eb29200;  1 drivers
v0x55d44e724730_0 .net "a", 0 0, L_0x55d44eb29490;  1 drivers
v0x55d44e7247f0_0 .net "b", 0 0, L_0x55d44eb295c0;  1 drivers
v0x55d44e7248b0_0 .net "ca", 0 0, L_0x55d44eb29380;  1 drivers
v0x55d44e724970_0 .net "cin", 0 0, L_0x55d44eb296f0;  1 drivers
v0x55d44e724ac0_0 .net "sum", 0 0, L_0x55d44eb28f70;  1 drivers
S_0x55d44e724c20 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e723d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb29820 .functor XOR 1, L_0x55d44eb29d00, L_0x55d44eb29e30, C4<0>, C4<0>;
L_0x55d44eb29890 .functor XOR 1, L_0x55d44eb29820, L_0x55d44eb29f60, C4<0>, C4<0>;
L_0x55d44eb29900 .functor AND 1, L_0x55d44eb29d00, L_0x55d44eb29e30, C4<1>, C4<1>;
L_0x55d44eb29970 .functor AND 1, L_0x55d44eb29d00, L_0x55d44eb29f60, C4<1>, C4<1>;
L_0x55d44eb29a30 .functor OR 1, L_0x55d44eb29900, L_0x55d44eb29970, C4<0>, C4<0>;
L_0x55d44eb29b40 .functor AND 1, L_0x55d44eb29f60, L_0x55d44eb29e30, C4<1>, C4<1>;
L_0x55d44eb29bf0 .functor OR 1, L_0x55d44eb29a30, L_0x55d44eb29b40, C4<0>, C4<0>;
v0x55d44e724e40_0 .net *"_s0", 0 0, L_0x55d44eb29820;  1 drivers
v0x55d44e724f20_0 .net *"_s10", 0 0, L_0x55d44eb29b40;  1 drivers
v0x55d44e725000_0 .net *"_s4", 0 0, L_0x55d44eb29900;  1 drivers
v0x55d44e7250f0_0 .net *"_s6", 0 0, L_0x55d44eb29970;  1 drivers
v0x55d44e7251d0_0 .net *"_s8", 0 0, L_0x55d44eb29a30;  1 drivers
v0x55d44e725300_0 .net "a", 0 0, L_0x55d44eb29d00;  1 drivers
v0x55d44e7253c0_0 .net "b", 0 0, L_0x55d44eb29e30;  1 drivers
v0x55d44e725480_0 .net "ca", 0 0, L_0x55d44eb29bf0;  1 drivers
v0x55d44e725540_0 .net "cin", 0 0, L_0x55d44eb29f60;  1 drivers
v0x55d44e725690_0 .net "sum", 0 0, L_0x55d44eb29890;  1 drivers
S_0x55d44e7257f0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e723d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb2a0d0 .functor XOR 1, L_0x55d44eb2a6a0, L_0x55d44eb2a7d0, C4<0>, C4<0>;
L_0x55d44eb2a140 .functor XOR 1, L_0x55d44eb2a0d0, L_0x55d44eb2a950, C4<0>, C4<0>;
L_0x55d44eb2a200 .functor AND 1, L_0x55d44eb2a6a0, L_0x55d44eb2a7d0, C4<1>, C4<1>;
L_0x55d44eb2a310 .functor AND 1, L_0x55d44eb2a6a0, L_0x55d44eb2a950, C4<1>, C4<1>;
L_0x55d44eb2a3d0 .functor OR 1, L_0x55d44eb2a200, L_0x55d44eb2a310, C4<0>, C4<0>;
L_0x55d44eb2a4e0 .functor AND 1, L_0x55d44eb2a950, L_0x55d44eb2a7d0, C4<1>, C4<1>;
L_0x55d44eb2a590 .functor OR 1, L_0x55d44eb2a3d0, L_0x55d44eb2a4e0, C4<0>, C4<0>;
v0x55d44e725a20_0 .net *"_s0", 0 0, L_0x55d44eb2a0d0;  1 drivers
v0x55d44e725b00_0 .net *"_s10", 0 0, L_0x55d44eb2a4e0;  1 drivers
v0x55d44e725be0_0 .net *"_s4", 0 0, L_0x55d44eb2a200;  1 drivers
v0x55d44e725cd0_0 .net *"_s6", 0 0, L_0x55d44eb2a310;  1 drivers
v0x55d44e725db0_0 .net *"_s8", 0 0, L_0x55d44eb2a3d0;  1 drivers
v0x55d44e725ee0_0 .net "a", 0 0, L_0x55d44eb2a6a0;  1 drivers
v0x55d44e725fa0_0 .net "b", 0 0, L_0x55d44eb2a7d0;  1 drivers
v0x55d44e726060_0 .net "ca", 0 0, L_0x55d44eb2a590;  1 drivers
v0x55d44e726120_0 .net "cin", 0 0, L_0x55d44eb2a950;  1 drivers
v0x55d44e726270_0 .net "sum", 0 0, L_0x55d44eb2a140;  1 drivers
S_0x55d44e7263d0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e723d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb2aa80 .functor XOR 1, L_0x55d44eb2af20, L_0x55d44eb2b0e0, C4<0>, C4<0>;
L_0x55d44eb2aaf0 .functor XOR 1, L_0x55d44eb2aa80, L_0x55d44eb2b2a0, C4<0>, C4<0>;
L_0x55d44eb2ab60 .functor AND 1, L_0x55d44eb2af20, L_0x55d44eb2b0e0, C4<1>, C4<1>;
L_0x55d44eb2abd0 .functor AND 1, L_0x55d44eb2af20, L_0x55d44eb2b2a0, C4<1>, C4<1>;
L_0x55d44eb2ac90 .functor OR 1, L_0x55d44eb2ab60, L_0x55d44eb2abd0, C4<0>, C4<0>;
L_0x55d44eb2ada0 .functor AND 1, L_0x55d44eb2b2a0, L_0x55d44eb2b0e0, C4<1>, C4<1>;
L_0x55d44eb2ae10 .functor OR 1, L_0x55d44eb2ac90, L_0x55d44eb2ada0, C4<0>, C4<0>;
v0x55d44e7265d0_0 .net *"_s0", 0 0, L_0x55d44eb2aa80;  1 drivers
v0x55d44e7266d0_0 .net *"_s10", 0 0, L_0x55d44eb2ada0;  1 drivers
v0x55d44e7267b0_0 .net *"_s4", 0 0, L_0x55d44eb2ab60;  1 drivers
v0x55d44e7268a0_0 .net *"_s6", 0 0, L_0x55d44eb2abd0;  1 drivers
v0x55d44e726980_0 .net *"_s8", 0 0, L_0x55d44eb2ac90;  1 drivers
v0x55d44e726ab0_0 .net "a", 0 0, L_0x55d44eb2af20;  1 drivers
v0x55d44e726b70_0 .net "b", 0 0, L_0x55d44eb2b0e0;  1 drivers
v0x55d44e726c30_0 .net "ca", 0 0, L_0x55d44eb2ae10;  1 drivers
v0x55d44e726cf0_0 .net "cin", 0 0, L_0x55d44eb2b2a0;  1 drivers
v0x55d44e726e40_0 .net "sum", 0 0, L_0x55d44eb2aaf0;  1 drivers
S_0x55d44e7279f0 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44e719250;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44e7359a0_0 .net "a", 15 0, L_0x55d44eb36bf0;  1 drivers
v0x55d44e735aa0_0 .net "b", 15 0, L_0x55d44eb36ce0;  1 drivers
v0x55d44e735b80_0 .net "ca", 15 0, L_0x55d44eb36990;  1 drivers
v0x55d44e735c40_0 .net "cin", 15 0, L_0x55d44eb36dd0;  1 drivers
v0x55d44e735d20_0 .net "sum", 15 0, L_0x55d44eb368f0;  1 drivers
L_0x55d44eb2e700 .part L_0x55d44eb36bf0, 0, 4;
L_0x55d44eb2e7a0 .part L_0x55d44eb36ce0, 0, 4;
L_0x55d44eb2e840 .part L_0x55d44eb36dd0, 0, 4;
L_0x55d44eb31090 .part L_0x55d44eb36bf0, 4, 4;
L_0x55d44eb31180 .part L_0x55d44eb36ce0, 4, 4;
L_0x55d44eb31270 .part L_0x55d44eb36dd0, 4, 4;
L_0x55d44eb33b50 .part L_0x55d44eb36bf0, 8, 4;
L_0x55d44eb33bf0 .part L_0x55d44eb36ce0, 8, 4;
L_0x55d44eb33ce0 .part L_0x55d44eb36dd0, 8, 4;
L_0x55d44eb364f0 .part L_0x55d44eb36bf0, 12, 4;
L_0x55d44eb36620 .part L_0x55d44eb36ce0, 12, 4;
L_0x55d44eb36750 .part L_0x55d44eb36dd0, 12, 4;
L_0x55d44eb368f0 .concat8 [ 4 4 4 4], L_0x55d44eb2e4f0, L_0x55d44eb30e80, L_0x55d44eb33940, L_0x55d44eb362e0;
L_0x55d44eb36990 .concat8 [ 4 4 4 4], L_0x55d44eb2e590, L_0x55d44eb30f20, L_0x55d44eb339e0, L_0x55d44eb36380;
S_0x55d44e727c60 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44e7279f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e72aed0_0 .net "a", 3 0, L_0x55d44eb2e700;  1 drivers
v0x55d44e72afd0_0 .net "b", 3 0, L_0x55d44eb2e7a0;  1 drivers
v0x55d44e72b0b0_0 .net "ca", 3 0, L_0x55d44eb2e590;  1 drivers
v0x55d44e72b170_0 .net "cin", 3 0, L_0x55d44eb2e840;  1 drivers
v0x55d44e72b250_0 .net "sum", 3 0, L_0x55d44eb2e4f0;  1 drivers
L_0x55d44eb2c4b0 .part L_0x55d44eb2e700, 0, 1;
L_0x55d44eb2c5e0 .part L_0x55d44eb2e7a0, 0, 1;
L_0x55d44eb2c710 .part L_0x55d44eb2e840, 0, 1;
L_0x55d44eb2cd20 .part L_0x55d44eb2e700, 1, 1;
L_0x55d44eb2ce50 .part L_0x55d44eb2e7a0, 1, 1;
L_0x55d44eb2cf80 .part L_0x55d44eb2e840, 1, 1;
L_0x55d44eb2d6c0 .part L_0x55d44eb2e700, 2, 1;
L_0x55d44eb2d7f0 .part L_0x55d44eb2e7a0, 2, 1;
L_0x55d44eb2d970 .part L_0x55d44eb2e840, 2, 1;
L_0x55d44eb2df40 .part L_0x55d44eb2e700, 3, 1;
L_0x55d44eb2e100 .part L_0x55d44eb2e7a0, 3, 1;
L_0x55d44eb2e2c0 .part L_0x55d44eb2e840, 3, 1;
L_0x55d44eb2e4f0 .concat8 [ 1 1 1 1], L_0x55d44eb2b460, L_0x55d44eb2c8b0, L_0x55d44eb2d160, L_0x55d44eb2db10;
L_0x55d44eb2e590 .concat8 [ 1 1 1 1], L_0x55d44eb2c3a0, L_0x55d44eb2cc10, L_0x55d44eb2d5b0, L_0x55d44eb2de30;
S_0x55d44e727ee0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e727c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb2ba70 .functor XOR 1, L_0x55d44eb2c4b0, L_0x55d44eb2c5e0, C4<0>, C4<0>;
L_0x55d44eb2b460 .functor XOR 1, L_0x55d44eb2ba70, L_0x55d44eb2c710, C4<0>, C4<0>;
L_0x55d44eb2c010 .functor AND 1, L_0x55d44eb2c4b0, L_0x55d44eb2c5e0, C4<1>, C4<1>;
L_0x55d44eb2c120 .functor AND 1, L_0x55d44eb2c4b0, L_0x55d44eb2c710, C4<1>, C4<1>;
L_0x55d44eb2c1e0 .functor OR 1, L_0x55d44eb2c010, L_0x55d44eb2c120, C4<0>, C4<0>;
L_0x55d44eb2c2f0 .functor AND 1, L_0x55d44eb2c710, L_0x55d44eb2c5e0, C4<1>, C4<1>;
L_0x55d44eb2c3a0 .functor OR 1, L_0x55d44eb2c1e0, L_0x55d44eb2c2f0, C4<0>, C4<0>;
v0x55d44e728180_0 .net *"_s0", 0 0, L_0x55d44eb2ba70;  1 drivers
v0x55d44e728280_0 .net *"_s10", 0 0, L_0x55d44eb2c2f0;  1 drivers
v0x55d44e728360_0 .net *"_s4", 0 0, L_0x55d44eb2c010;  1 drivers
v0x55d44e728450_0 .net *"_s6", 0 0, L_0x55d44eb2c120;  1 drivers
v0x55d44e728530_0 .net *"_s8", 0 0, L_0x55d44eb2c1e0;  1 drivers
v0x55d44e728660_0 .net "a", 0 0, L_0x55d44eb2c4b0;  1 drivers
v0x55d44e728720_0 .net "b", 0 0, L_0x55d44eb2c5e0;  1 drivers
v0x55d44e7287e0_0 .net "ca", 0 0, L_0x55d44eb2c3a0;  1 drivers
v0x55d44e7288a0_0 .net "cin", 0 0, L_0x55d44eb2c710;  1 drivers
v0x55d44e7289f0_0 .net "sum", 0 0, L_0x55d44eb2b460;  1 drivers
S_0x55d44e728b50 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e727c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb2c840 .functor XOR 1, L_0x55d44eb2cd20, L_0x55d44eb2ce50, C4<0>, C4<0>;
L_0x55d44eb2c8b0 .functor XOR 1, L_0x55d44eb2c840, L_0x55d44eb2cf80, C4<0>, C4<0>;
L_0x55d44eb2c920 .functor AND 1, L_0x55d44eb2cd20, L_0x55d44eb2ce50, C4<1>, C4<1>;
L_0x55d44eb2c990 .functor AND 1, L_0x55d44eb2cd20, L_0x55d44eb2cf80, C4<1>, C4<1>;
L_0x55d44eb2ca50 .functor OR 1, L_0x55d44eb2c920, L_0x55d44eb2c990, C4<0>, C4<0>;
L_0x55d44eb2cb60 .functor AND 1, L_0x55d44eb2cf80, L_0x55d44eb2ce50, C4<1>, C4<1>;
L_0x55d44eb2cc10 .functor OR 1, L_0x55d44eb2ca50, L_0x55d44eb2cb60, C4<0>, C4<0>;
v0x55d44e728d70_0 .net *"_s0", 0 0, L_0x55d44eb2c840;  1 drivers
v0x55d44e728e50_0 .net *"_s10", 0 0, L_0x55d44eb2cb60;  1 drivers
v0x55d44e728f30_0 .net *"_s4", 0 0, L_0x55d44eb2c920;  1 drivers
v0x55d44e729020_0 .net *"_s6", 0 0, L_0x55d44eb2c990;  1 drivers
v0x55d44e729100_0 .net *"_s8", 0 0, L_0x55d44eb2ca50;  1 drivers
v0x55d44e729230_0 .net "a", 0 0, L_0x55d44eb2cd20;  1 drivers
v0x55d44e7292f0_0 .net "b", 0 0, L_0x55d44eb2ce50;  1 drivers
v0x55d44e7293b0_0 .net "ca", 0 0, L_0x55d44eb2cc10;  1 drivers
v0x55d44e729470_0 .net "cin", 0 0, L_0x55d44eb2cf80;  1 drivers
v0x55d44e7295c0_0 .net "sum", 0 0, L_0x55d44eb2c8b0;  1 drivers
S_0x55d44e729720 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e727c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb2d0f0 .functor XOR 1, L_0x55d44eb2d6c0, L_0x55d44eb2d7f0, C4<0>, C4<0>;
L_0x55d44eb2d160 .functor XOR 1, L_0x55d44eb2d0f0, L_0x55d44eb2d970, C4<0>, C4<0>;
L_0x55d44eb2d220 .functor AND 1, L_0x55d44eb2d6c0, L_0x55d44eb2d7f0, C4<1>, C4<1>;
L_0x55d44eb2d330 .functor AND 1, L_0x55d44eb2d6c0, L_0x55d44eb2d970, C4<1>, C4<1>;
L_0x55d44eb2d3f0 .functor OR 1, L_0x55d44eb2d220, L_0x55d44eb2d330, C4<0>, C4<0>;
L_0x55d44eb2d500 .functor AND 1, L_0x55d44eb2d970, L_0x55d44eb2d7f0, C4<1>, C4<1>;
L_0x55d44eb2d5b0 .functor OR 1, L_0x55d44eb2d3f0, L_0x55d44eb2d500, C4<0>, C4<0>;
v0x55d44e729950_0 .net *"_s0", 0 0, L_0x55d44eb2d0f0;  1 drivers
v0x55d44e729a30_0 .net *"_s10", 0 0, L_0x55d44eb2d500;  1 drivers
v0x55d44e729b10_0 .net *"_s4", 0 0, L_0x55d44eb2d220;  1 drivers
v0x55d44e729c00_0 .net *"_s6", 0 0, L_0x55d44eb2d330;  1 drivers
v0x55d44e729ce0_0 .net *"_s8", 0 0, L_0x55d44eb2d3f0;  1 drivers
v0x55d44e729e10_0 .net "a", 0 0, L_0x55d44eb2d6c0;  1 drivers
v0x55d44e729ed0_0 .net "b", 0 0, L_0x55d44eb2d7f0;  1 drivers
v0x55d44e729f90_0 .net "ca", 0 0, L_0x55d44eb2d5b0;  1 drivers
v0x55d44e72a050_0 .net "cin", 0 0, L_0x55d44eb2d970;  1 drivers
v0x55d44e72a1a0_0 .net "sum", 0 0, L_0x55d44eb2d160;  1 drivers
S_0x55d44e72a300 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e727c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb2daa0 .functor XOR 1, L_0x55d44eb2df40, L_0x55d44eb2e100, C4<0>, C4<0>;
L_0x55d44eb2db10 .functor XOR 1, L_0x55d44eb2daa0, L_0x55d44eb2e2c0, C4<0>, C4<0>;
L_0x55d44eb2db80 .functor AND 1, L_0x55d44eb2df40, L_0x55d44eb2e100, C4<1>, C4<1>;
L_0x55d44eb2dbf0 .functor AND 1, L_0x55d44eb2df40, L_0x55d44eb2e2c0, C4<1>, C4<1>;
L_0x55d44eb2dcb0 .functor OR 1, L_0x55d44eb2db80, L_0x55d44eb2dbf0, C4<0>, C4<0>;
L_0x55d44eb2ddc0 .functor AND 1, L_0x55d44eb2e2c0, L_0x55d44eb2e100, C4<1>, C4<1>;
L_0x55d44eb2de30 .functor OR 1, L_0x55d44eb2dcb0, L_0x55d44eb2ddc0, C4<0>, C4<0>;
v0x55d44e72a500_0 .net *"_s0", 0 0, L_0x55d44eb2daa0;  1 drivers
v0x55d44e72a600_0 .net *"_s10", 0 0, L_0x55d44eb2ddc0;  1 drivers
v0x55d44e72a6e0_0 .net *"_s4", 0 0, L_0x55d44eb2db80;  1 drivers
v0x55d44e72a7d0_0 .net *"_s6", 0 0, L_0x55d44eb2dbf0;  1 drivers
v0x55d44e72a8b0_0 .net *"_s8", 0 0, L_0x55d44eb2dcb0;  1 drivers
v0x55d44e72a9e0_0 .net "a", 0 0, L_0x55d44eb2df40;  1 drivers
v0x55d44e72aaa0_0 .net "b", 0 0, L_0x55d44eb2e100;  1 drivers
v0x55d44e72ab60_0 .net "ca", 0 0, L_0x55d44eb2de30;  1 drivers
v0x55d44e72ac20_0 .net "cin", 0 0, L_0x55d44eb2e2c0;  1 drivers
v0x55d44e72ad70_0 .net "sum", 0 0, L_0x55d44eb2db10;  1 drivers
S_0x55d44e72b3d0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44e7279f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e72e610_0 .net "a", 3 0, L_0x55d44eb31090;  1 drivers
v0x55d44e72e710_0 .net "b", 3 0, L_0x55d44eb31180;  1 drivers
v0x55d44e72e7f0_0 .net "ca", 3 0, L_0x55d44eb30f20;  1 drivers
v0x55d44e72e8b0_0 .net "cin", 3 0, L_0x55d44eb31270;  1 drivers
v0x55d44e72e990_0 .net "sum", 3 0, L_0x55d44eb30e80;  1 drivers
L_0x55d44eb2ee40 .part L_0x55d44eb31090, 0, 1;
L_0x55d44eb2ef70 .part L_0x55d44eb31180, 0, 1;
L_0x55d44eb2f0a0 .part L_0x55d44eb31270, 0, 1;
L_0x55d44eb2f6b0 .part L_0x55d44eb31090, 1, 1;
L_0x55d44eb2f7e0 .part L_0x55d44eb31180, 1, 1;
L_0x55d44eb2f910 .part L_0x55d44eb31270, 1, 1;
L_0x55d44eb30050 .part L_0x55d44eb31090, 2, 1;
L_0x55d44eb30180 .part L_0x55d44eb31180, 2, 1;
L_0x55d44eb30300 .part L_0x55d44eb31270, 2, 1;
L_0x55d44eb308d0 .part L_0x55d44eb31090, 3, 1;
L_0x55d44eb30a90 .part L_0x55d44eb31180, 3, 1;
L_0x55d44eb30c50 .part L_0x55d44eb31270, 3, 1;
L_0x55d44eb30e80 .concat8 [ 1 1 1 1], L_0x55d44eb2e8e0, L_0x55d44eb2f240, L_0x55d44eb2faf0, L_0x55d44eb304a0;
L_0x55d44eb30f20 .concat8 [ 1 1 1 1], L_0x55d44eb2ed30, L_0x55d44eb2f5a0, L_0x55d44eb2ff40, L_0x55d44eb307c0;
S_0x55d44e72b640 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e72b3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb2e480 .functor XOR 1, L_0x55d44eb2ee40, L_0x55d44eb2ef70, C4<0>, C4<0>;
L_0x55d44eb2e8e0 .functor XOR 1, L_0x55d44eb2e480, L_0x55d44eb2f0a0, C4<0>, C4<0>;
L_0x55d44eb2e9a0 .functor AND 1, L_0x55d44eb2ee40, L_0x55d44eb2ef70, C4<1>, C4<1>;
L_0x55d44eb2eab0 .functor AND 1, L_0x55d44eb2ee40, L_0x55d44eb2f0a0, C4<1>, C4<1>;
L_0x55d44eb2eb70 .functor OR 1, L_0x55d44eb2e9a0, L_0x55d44eb2eab0, C4<0>, C4<0>;
L_0x55d44eb2ec80 .functor AND 1, L_0x55d44eb2f0a0, L_0x55d44eb2ef70, C4<1>, C4<1>;
L_0x55d44eb2ed30 .functor OR 1, L_0x55d44eb2eb70, L_0x55d44eb2ec80, C4<0>, C4<0>;
v0x55d44e72b8c0_0 .net *"_s0", 0 0, L_0x55d44eb2e480;  1 drivers
v0x55d44e72b9c0_0 .net *"_s10", 0 0, L_0x55d44eb2ec80;  1 drivers
v0x55d44e72baa0_0 .net *"_s4", 0 0, L_0x55d44eb2e9a0;  1 drivers
v0x55d44e72bb90_0 .net *"_s6", 0 0, L_0x55d44eb2eab0;  1 drivers
v0x55d44e72bc70_0 .net *"_s8", 0 0, L_0x55d44eb2eb70;  1 drivers
v0x55d44e72bda0_0 .net "a", 0 0, L_0x55d44eb2ee40;  1 drivers
v0x55d44e72be60_0 .net "b", 0 0, L_0x55d44eb2ef70;  1 drivers
v0x55d44e72bf20_0 .net "ca", 0 0, L_0x55d44eb2ed30;  1 drivers
v0x55d44e72bfe0_0 .net "cin", 0 0, L_0x55d44eb2f0a0;  1 drivers
v0x55d44e72c130_0 .net "sum", 0 0, L_0x55d44eb2e8e0;  1 drivers
S_0x55d44e72c290 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e72b3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb2f1d0 .functor XOR 1, L_0x55d44eb2f6b0, L_0x55d44eb2f7e0, C4<0>, C4<0>;
L_0x55d44eb2f240 .functor XOR 1, L_0x55d44eb2f1d0, L_0x55d44eb2f910, C4<0>, C4<0>;
L_0x55d44eb2f2b0 .functor AND 1, L_0x55d44eb2f6b0, L_0x55d44eb2f7e0, C4<1>, C4<1>;
L_0x55d44eb2f320 .functor AND 1, L_0x55d44eb2f6b0, L_0x55d44eb2f910, C4<1>, C4<1>;
L_0x55d44eb2f3e0 .functor OR 1, L_0x55d44eb2f2b0, L_0x55d44eb2f320, C4<0>, C4<0>;
L_0x55d44eb2f4f0 .functor AND 1, L_0x55d44eb2f910, L_0x55d44eb2f7e0, C4<1>, C4<1>;
L_0x55d44eb2f5a0 .functor OR 1, L_0x55d44eb2f3e0, L_0x55d44eb2f4f0, C4<0>, C4<0>;
v0x55d44e72c4b0_0 .net *"_s0", 0 0, L_0x55d44eb2f1d0;  1 drivers
v0x55d44e72c590_0 .net *"_s10", 0 0, L_0x55d44eb2f4f0;  1 drivers
v0x55d44e72c670_0 .net *"_s4", 0 0, L_0x55d44eb2f2b0;  1 drivers
v0x55d44e72c760_0 .net *"_s6", 0 0, L_0x55d44eb2f320;  1 drivers
v0x55d44e72c840_0 .net *"_s8", 0 0, L_0x55d44eb2f3e0;  1 drivers
v0x55d44e72c970_0 .net "a", 0 0, L_0x55d44eb2f6b0;  1 drivers
v0x55d44e72ca30_0 .net "b", 0 0, L_0x55d44eb2f7e0;  1 drivers
v0x55d44e72caf0_0 .net "ca", 0 0, L_0x55d44eb2f5a0;  1 drivers
v0x55d44e72cbb0_0 .net "cin", 0 0, L_0x55d44eb2f910;  1 drivers
v0x55d44e72cd00_0 .net "sum", 0 0, L_0x55d44eb2f240;  1 drivers
S_0x55d44e72ce60 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e72b3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb2fa80 .functor XOR 1, L_0x55d44eb30050, L_0x55d44eb30180, C4<0>, C4<0>;
L_0x55d44eb2faf0 .functor XOR 1, L_0x55d44eb2fa80, L_0x55d44eb30300, C4<0>, C4<0>;
L_0x55d44eb2fbb0 .functor AND 1, L_0x55d44eb30050, L_0x55d44eb30180, C4<1>, C4<1>;
L_0x55d44eb2fcc0 .functor AND 1, L_0x55d44eb30050, L_0x55d44eb30300, C4<1>, C4<1>;
L_0x55d44eb2fd80 .functor OR 1, L_0x55d44eb2fbb0, L_0x55d44eb2fcc0, C4<0>, C4<0>;
L_0x55d44eb2fe90 .functor AND 1, L_0x55d44eb30300, L_0x55d44eb30180, C4<1>, C4<1>;
L_0x55d44eb2ff40 .functor OR 1, L_0x55d44eb2fd80, L_0x55d44eb2fe90, C4<0>, C4<0>;
v0x55d44e72d090_0 .net *"_s0", 0 0, L_0x55d44eb2fa80;  1 drivers
v0x55d44e72d170_0 .net *"_s10", 0 0, L_0x55d44eb2fe90;  1 drivers
v0x55d44e72d250_0 .net *"_s4", 0 0, L_0x55d44eb2fbb0;  1 drivers
v0x55d44e72d340_0 .net *"_s6", 0 0, L_0x55d44eb2fcc0;  1 drivers
v0x55d44e72d420_0 .net *"_s8", 0 0, L_0x55d44eb2fd80;  1 drivers
v0x55d44e72d550_0 .net "a", 0 0, L_0x55d44eb30050;  1 drivers
v0x55d44e72d610_0 .net "b", 0 0, L_0x55d44eb30180;  1 drivers
v0x55d44e72d6d0_0 .net "ca", 0 0, L_0x55d44eb2ff40;  1 drivers
v0x55d44e72d790_0 .net "cin", 0 0, L_0x55d44eb30300;  1 drivers
v0x55d44e72d8e0_0 .net "sum", 0 0, L_0x55d44eb2faf0;  1 drivers
S_0x55d44e72da40 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e72b3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb30430 .functor XOR 1, L_0x55d44eb308d0, L_0x55d44eb30a90, C4<0>, C4<0>;
L_0x55d44eb304a0 .functor XOR 1, L_0x55d44eb30430, L_0x55d44eb30c50, C4<0>, C4<0>;
L_0x55d44eb30510 .functor AND 1, L_0x55d44eb308d0, L_0x55d44eb30a90, C4<1>, C4<1>;
L_0x55d44eb30580 .functor AND 1, L_0x55d44eb308d0, L_0x55d44eb30c50, C4<1>, C4<1>;
L_0x55d44eb30640 .functor OR 1, L_0x55d44eb30510, L_0x55d44eb30580, C4<0>, C4<0>;
L_0x55d44eb30750 .functor AND 1, L_0x55d44eb30c50, L_0x55d44eb30a90, C4<1>, C4<1>;
L_0x55d44eb307c0 .functor OR 1, L_0x55d44eb30640, L_0x55d44eb30750, C4<0>, C4<0>;
v0x55d44e72dc40_0 .net *"_s0", 0 0, L_0x55d44eb30430;  1 drivers
v0x55d44e72dd40_0 .net *"_s10", 0 0, L_0x55d44eb30750;  1 drivers
v0x55d44e72de20_0 .net *"_s4", 0 0, L_0x55d44eb30510;  1 drivers
v0x55d44e72df10_0 .net *"_s6", 0 0, L_0x55d44eb30580;  1 drivers
v0x55d44e72dff0_0 .net *"_s8", 0 0, L_0x55d44eb30640;  1 drivers
v0x55d44e72e120_0 .net "a", 0 0, L_0x55d44eb308d0;  1 drivers
v0x55d44e72e1e0_0 .net "b", 0 0, L_0x55d44eb30a90;  1 drivers
v0x55d44e72e2a0_0 .net "ca", 0 0, L_0x55d44eb307c0;  1 drivers
v0x55d44e72e360_0 .net "cin", 0 0, L_0x55d44eb30c50;  1 drivers
v0x55d44e72e4b0_0 .net "sum", 0 0, L_0x55d44eb304a0;  1 drivers
S_0x55d44e72eb10 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44e7279f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e731d60_0 .net "a", 3 0, L_0x55d44eb33b50;  1 drivers
v0x55d44e731e60_0 .net "b", 3 0, L_0x55d44eb33bf0;  1 drivers
v0x55d44e731f40_0 .net "ca", 3 0, L_0x55d44eb339e0;  1 drivers
v0x55d44e732000_0 .net "cin", 3 0, L_0x55d44eb33ce0;  1 drivers
v0x55d44e7320e0_0 .net "sum", 3 0, L_0x55d44eb33940;  1 drivers
L_0x55d44eb31900 .part L_0x55d44eb33b50, 0, 1;
L_0x55d44eb31a30 .part L_0x55d44eb33bf0, 0, 1;
L_0x55d44eb31b60 .part L_0x55d44eb33ce0, 0, 1;
L_0x55d44eb32170 .part L_0x55d44eb33b50, 1, 1;
L_0x55d44eb322a0 .part L_0x55d44eb33bf0, 1, 1;
L_0x55d44eb323d0 .part L_0x55d44eb33ce0, 1, 1;
L_0x55d44eb32b10 .part L_0x55d44eb33b50, 2, 1;
L_0x55d44eb32c40 .part L_0x55d44eb33bf0, 2, 1;
L_0x55d44eb32dc0 .part L_0x55d44eb33ce0, 2, 1;
L_0x55d44eb33390 .part L_0x55d44eb33b50, 3, 1;
L_0x55d44eb33550 .part L_0x55d44eb33bf0, 3, 1;
L_0x55d44eb33710 .part L_0x55d44eb33ce0, 3, 1;
L_0x55d44eb33940 .concat8 [ 1 1 1 1], L_0x55d44eb313a0, L_0x55d44eb31d00, L_0x55d44eb325b0, L_0x55d44eb32f60;
L_0x55d44eb339e0 .concat8 [ 1 1 1 1], L_0x55d44eb317f0, L_0x55d44eb32060, L_0x55d44eb32a00, L_0x55d44eb33280;
S_0x55d44e72ed90 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e72eb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb30e10 .functor XOR 1, L_0x55d44eb31900, L_0x55d44eb31a30, C4<0>, C4<0>;
L_0x55d44eb313a0 .functor XOR 1, L_0x55d44eb30e10, L_0x55d44eb31b60, C4<0>, C4<0>;
L_0x55d44eb31460 .functor AND 1, L_0x55d44eb31900, L_0x55d44eb31a30, C4<1>, C4<1>;
L_0x55d44eb31570 .functor AND 1, L_0x55d44eb31900, L_0x55d44eb31b60, C4<1>, C4<1>;
L_0x55d44eb31630 .functor OR 1, L_0x55d44eb31460, L_0x55d44eb31570, C4<0>, C4<0>;
L_0x55d44eb31740 .functor AND 1, L_0x55d44eb31b60, L_0x55d44eb31a30, C4<1>, C4<1>;
L_0x55d44eb317f0 .functor OR 1, L_0x55d44eb31630, L_0x55d44eb31740, C4<0>, C4<0>;
v0x55d44e72f010_0 .net *"_s0", 0 0, L_0x55d44eb30e10;  1 drivers
v0x55d44e72f110_0 .net *"_s10", 0 0, L_0x55d44eb31740;  1 drivers
v0x55d44e72f1f0_0 .net *"_s4", 0 0, L_0x55d44eb31460;  1 drivers
v0x55d44e72f2e0_0 .net *"_s6", 0 0, L_0x55d44eb31570;  1 drivers
v0x55d44e72f3c0_0 .net *"_s8", 0 0, L_0x55d44eb31630;  1 drivers
v0x55d44e72f4f0_0 .net "a", 0 0, L_0x55d44eb31900;  1 drivers
v0x55d44e72f5b0_0 .net "b", 0 0, L_0x55d44eb31a30;  1 drivers
v0x55d44e72f670_0 .net "ca", 0 0, L_0x55d44eb317f0;  1 drivers
v0x55d44e72f730_0 .net "cin", 0 0, L_0x55d44eb31b60;  1 drivers
v0x55d44e72f880_0 .net "sum", 0 0, L_0x55d44eb313a0;  1 drivers
S_0x55d44e72f9e0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e72eb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb31c90 .functor XOR 1, L_0x55d44eb32170, L_0x55d44eb322a0, C4<0>, C4<0>;
L_0x55d44eb31d00 .functor XOR 1, L_0x55d44eb31c90, L_0x55d44eb323d0, C4<0>, C4<0>;
L_0x55d44eb31d70 .functor AND 1, L_0x55d44eb32170, L_0x55d44eb322a0, C4<1>, C4<1>;
L_0x55d44eb31de0 .functor AND 1, L_0x55d44eb32170, L_0x55d44eb323d0, C4<1>, C4<1>;
L_0x55d44eb31ea0 .functor OR 1, L_0x55d44eb31d70, L_0x55d44eb31de0, C4<0>, C4<0>;
L_0x55d44eb31fb0 .functor AND 1, L_0x55d44eb323d0, L_0x55d44eb322a0, C4<1>, C4<1>;
L_0x55d44eb32060 .functor OR 1, L_0x55d44eb31ea0, L_0x55d44eb31fb0, C4<0>, C4<0>;
v0x55d44e72fc00_0 .net *"_s0", 0 0, L_0x55d44eb31c90;  1 drivers
v0x55d44e72fce0_0 .net *"_s10", 0 0, L_0x55d44eb31fb0;  1 drivers
v0x55d44e72fdc0_0 .net *"_s4", 0 0, L_0x55d44eb31d70;  1 drivers
v0x55d44e72feb0_0 .net *"_s6", 0 0, L_0x55d44eb31de0;  1 drivers
v0x55d44e72ff90_0 .net *"_s8", 0 0, L_0x55d44eb31ea0;  1 drivers
v0x55d44e7300c0_0 .net "a", 0 0, L_0x55d44eb32170;  1 drivers
v0x55d44e730180_0 .net "b", 0 0, L_0x55d44eb322a0;  1 drivers
v0x55d44e730240_0 .net "ca", 0 0, L_0x55d44eb32060;  1 drivers
v0x55d44e730300_0 .net "cin", 0 0, L_0x55d44eb323d0;  1 drivers
v0x55d44e730450_0 .net "sum", 0 0, L_0x55d44eb31d00;  1 drivers
S_0x55d44e7305b0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e72eb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb32540 .functor XOR 1, L_0x55d44eb32b10, L_0x55d44eb32c40, C4<0>, C4<0>;
L_0x55d44eb325b0 .functor XOR 1, L_0x55d44eb32540, L_0x55d44eb32dc0, C4<0>, C4<0>;
L_0x55d44eb32670 .functor AND 1, L_0x55d44eb32b10, L_0x55d44eb32c40, C4<1>, C4<1>;
L_0x55d44eb32780 .functor AND 1, L_0x55d44eb32b10, L_0x55d44eb32dc0, C4<1>, C4<1>;
L_0x55d44eb32840 .functor OR 1, L_0x55d44eb32670, L_0x55d44eb32780, C4<0>, C4<0>;
L_0x55d44eb32950 .functor AND 1, L_0x55d44eb32dc0, L_0x55d44eb32c40, C4<1>, C4<1>;
L_0x55d44eb32a00 .functor OR 1, L_0x55d44eb32840, L_0x55d44eb32950, C4<0>, C4<0>;
v0x55d44e7307e0_0 .net *"_s0", 0 0, L_0x55d44eb32540;  1 drivers
v0x55d44e7308c0_0 .net *"_s10", 0 0, L_0x55d44eb32950;  1 drivers
v0x55d44e7309a0_0 .net *"_s4", 0 0, L_0x55d44eb32670;  1 drivers
v0x55d44e730a90_0 .net *"_s6", 0 0, L_0x55d44eb32780;  1 drivers
v0x55d44e730b70_0 .net *"_s8", 0 0, L_0x55d44eb32840;  1 drivers
v0x55d44e730ca0_0 .net "a", 0 0, L_0x55d44eb32b10;  1 drivers
v0x55d44e730d60_0 .net "b", 0 0, L_0x55d44eb32c40;  1 drivers
v0x55d44e730e20_0 .net "ca", 0 0, L_0x55d44eb32a00;  1 drivers
v0x55d44e730ee0_0 .net "cin", 0 0, L_0x55d44eb32dc0;  1 drivers
v0x55d44e731030_0 .net "sum", 0 0, L_0x55d44eb325b0;  1 drivers
S_0x55d44e731190 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e72eb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb32ef0 .functor XOR 1, L_0x55d44eb33390, L_0x55d44eb33550, C4<0>, C4<0>;
L_0x55d44eb32f60 .functor XOR 1, L_0x55d44eb32ef0, L_0x55d44eb33710, C4<0>, C4<0>;
L_0x55d44eb32fd0 .functor AND 1, L_0x55d44eb33390, L_0x55d44eb33550, C4<1>, C4<1>;
L_0x55d44eb33040 .functor AND 1, L_0x55d44eb33390, L_0x55d44eb33710, C4<1>, C4<1>;
L_0x55d44eb33100 .functor OR 1, L_0x55d44eb32fd0, L_0x55d44eb33040, C4<0>, C4<0>;
L_0x55d44eb33210 .functor AND 1, L_0x55d44eb33710, L_0x55d44eb33550, C4<1>, C4<1>;
L_0x55d44eb33280 .functor OR 1, L_0x55d44eb33100, L_0x55d44eb33210, C4<0>, C4<0>;
v0x55d44e731390_0 .net *"_s0", 0 0, L_0x55d44eb32ef0;  1 drivers
v0x55d44e731490_0 .net *"_s10", 0 0, L_0x55d44eb33210;  1 drivers
v0x55d44e731570_0 .net *"_s4", 0 0, L_0x55d44eb32fd0;  1 drivers
v0x55d44e731660_0 .net *"_s6", 0 0, L_0x55d44eb33040;  1 drivers
v0x55d44e731740_0 .net *"_s8", 0 0, L_0x55d44eb33100;  1 drivers
v0x55d44e731870_0 .net "a", 0 0, L_0x55d44eb33390;  1 drivers
v0x55d44e731930_0 .net "b", 0 0, L_0x55d44eb33550;  1 drivers
v0x55d44e7319f0_0 .net "ca", 0 0, L_0x55d44eb33280;  1 drivers
v0x55d44e731ab0_0 .net "cin", 0 0, L_0x55d44eb33710;  1 drivers
v0x55d44e731c00_0 .net "sum", 0 0, L_0x55d44eb32f60;  1 drivers
S_0x55d44e732260 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44e7279f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e7354a0_0 .net "a", 3 0, L_0x55d44eb364f0;  1 drivers
v0x55d44e7355a0_0 .net "b", 3 0, L_0x55d44eb36620;  1 drivers
v0x55d44e735680_0 .net "ca", 3 0, L_0x55d44eb36380;  1 drivers
v0x55d44e735740_0 .net "cin", 3 0, L_0x55d44eb36750;  1 drivers
v0x55d44e735820_0 .net "sum", 3 0, L_0x55d44eb362e0;  1 drivers
L_0x55d44eb342a0 .part L_0x55d44eb364f0, 0, 1;
L_0x55d44eb343d0 .part L_0x55d44eb36620, 0, 1;
L_0x55d44eb34500 .part L_0x55d44eb36750, 0, 1;
L_0x55d44eb34b10 .part L_0x55d44eb364f0, 1, 1;
L_0x55d44eb34c40 .part L_0x55d44eb36620, 1, 1;
L_0x55d44eb34d70 .part L_0x55d44eb36750, 1, 1;
L_0x55d44eb354b0 .part L_0x55d44eb364f0, 2, 1;
L_0x55d44eb355e0 .part L_0x55d44eb36620, 2, 1;
L_0x55d44eb35760 .part L_0x55d44eb36750, 2, 1;
L_0x55d44eb35d30 .part L_0x55d44eb364f0, 3, 1;
L_0x55d44eb35ef0 .part L_0x55d44eb36620, 3, 1;
L_0x55d44eb360b0 .part L_0x55d44eb36750, 3, 1;
L_0x55d44eb362e0 .concat8 [ 1 1 1 1], L_0x55d44eb33d80, L_0x55d44eb346a0, L_0x55d44eb34f50, L_0x55d44eb35900;
L_0x55d44eb36380 .concat8 [ 1 1 1 1], L_0x55d44eb34190, L_0x55d44eb34a00, L_0x55d44eb353a0, L_0x55d44eb35c20;
S_0x55d44e7324b0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e732260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb338d0 .functor XOR 1, L_0x55d44eb342a0, L_0x55d44eb343d0, C4<0>, C4<0>;
L_0x55d44eb33d80 .functor XOR 1, L_0x55d44eb338d0, L_0x55d44eb34500, C4<0>, C4<0>;
L_0x55d44eb33e40 .functor AND 1, L_0x55d44eb342a0, L_0x55d44eb343d0, C4<1>, C4<1>;
L_0x55d44eb33f50 .functor AND 1, L_0x55d44eb342a0, L_0x55d44eb34500, C4<1>, C4<1>;
L_0x55d44eb34010 .functor OR 1, L_0x55d44eb33e40, L_0x55d44eb33f50, C4<0>, C4<0>;
L_0x55d44eb34120 .functor AND 1, L_0x55d44eb34500, L_0x55d44eb343d0, C4<1>, C4<1>;
L_0x55d44eb34190 .functor OR 1, L_0x55d44eb34010, L_0x55d44eb34120, C4<0>, C4<0>;
v0x55d44e732750_0 .net *"_s0", 0 0, L_0x55d44eb338d0;  1 drivers
v0x55d44e732850_0 .net *"_s10", 0 0, L_0x55d44eb34120;  1 drivers
v0x55d44e732930_0 .net *"_s4", 0 0, L_0x55d44eb33e40;  1 drivers
v0x55d44e732a20_0 .net *"_s6", 0 0, L_0x55d44eb33f50;  1 drivers
v0x55d44e732b00_0 .net *"_s8", 0 0, L_0x55d44eb34010;  1 drivers
v0x55d44e732c30_0 .net "a", 0 0, L_0x55d44eb342a0;  1 drivers
v0x55d44e732cf0_0 .net "b", 0 0, L_0x55d44eb343d0;  1 drivers
v0x55d44e732db0_0 .net "ca", 0 0, L_0x55d44eb34190;  1 drivers
v0x55d44e732e70_0 .net "cin", 0 0, L_0x55d44eb34500;  1 drivers
v0x55d44e732fc0_0 .net "sum", 0 0, L_0x55d44eb33d80;  1 drivers
S_0x55d44e733120 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e732260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb34630 .functor XOR 1, L_0x55d44eb34b10, L_0x55d44eb34c40, C4<0>, C4<0>;
L_0x55d44eb346a0 .functor XOR 1, L_0x55d44eb34630, L_0x55d44eb34d70, C4<0>, C4<0>;
L_0x55d44eb34710 .functor AND 1, L_0x55d44eb34b10, L_0x55d44eb34c40, C4<1>, C4<1>;
L_0x55d44eb34780 .functor AND 1, L_0x55d44eb34b10, L_0x55d44eb34d70, C4<1>, C4<1>;
L_0x55d44eb34840 .functor OR 1, L_0x55d44eb34710, L_0x55d44eb34780, C4<0>, C4<0>;
L_0x55d44eb34950 .functor AND 1, L_0x55d44eb34d70, L_0x55d44eb34c40, C4<1>, C4<1>;
L_0x55d44eb34a00 .functor OR 1, L_0x55d44eb34840, L_0x55d44eb34950, C4<0>, C4<0>;
v0x55d44e733340_0 .net *"_s0", 0 0, L_0x55d44eb34630;  1 drivers
v0x55d44e733420_0 .net *"_s10", 0 0, L_0x55d44eb34950;  1 drivers
v0x55d44e733500_0 .net *"_s4", 0 0, L_0x55d44eb34710;  1 drivers
v0x55d44e7335f0_0 .net *"_s6", 0 0, L_0x55d44eb34780;  1 drivers
v0x55d44e7336d0_0 .net *"_s8", 0 0, L_0x55d44eb34840;  1 drivers
v0x55d44e733800_0 .net "a", 0 0, L_0x55d44eb34b10;  1 drivers
v0x55d44e7338c0_0 .net "b", 0 0, L_0x55d44eb34c40;  1 drivers
v0x55d44e733980_0 .net "ca", 0 0, L_0x55d44eb34a00;  1 drivers
v0x55d44e733a40_0 .net "cin", 0 0, L_0x55d44eb34d70;  1 drivers
v0x55d44e733b90_0 .net "sum", 0 0, L_0x55d44eb346a0;  1 drivers
S_0x55d44e733cf0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e732260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb34ee0 .functor XOR 1, L_0x55d44eb354b0, L_0x55d44eb355e0, C4<0>, C4<0>;
L_0x55d44eb34f50 .functor XOR 1, L_0x55d44eb34ee0, L_0x55d44eb35760, C4<0>, C4<0>;
L_0x55d44eb35010 .functor AND 1, L_0x55d44eb354b0, L_0x55d44eb355e0, C4<1>, C4<1>;
L_0x55d44eb35120 .functor AND 1, L_0x55d44eb354b0, L_0x55d44eb35760, C4<1>, C4<1>;
L_0x55d44eb351e0 .functor OR 1, L_0x55d44eb35010, L_0x55d44eb35120, C4<0>, C4<0>;
L_0x55d44eb352f0 .functor AND 1, L_0x55d44eb35760, L_0x55d44eb355e0, C4<1>, C4<1>;
L_0x55d44eb353a0 .functor OR 1, L_0x55d44eb351e0, L_0x55d44eb352f0, C4<0>, C4<0>;
v0x55d44e733f20_0 .net *"_s0", 0 0, L_0x55d44eb34ee0;  1 drivers
v0x55d44e734000_0 .net *"_s10", 0 0, L_0x55d44eb352f0;  1 drivers
v0x55d44e7340e0_0 .net *"_s4", 0 0, L_0x55d44eb35010;  1 drivers
v0x55d44e7341d0_0 .net *"_s6", 0 0, L_0x55d44eb35120;  1 drivers
v0x55d44e7342b0_0 .net *"_s8", 0 0, L_0x55d44eb351e0;  1 drivers
v0x55d44e7343e0_0 .net "a", 0 0, L_0x55d44eb354b0;  1 drivers
v0x55d44e7344a0_0 .net "b", 0 0, L_0x55d44eb355e0;  1 drivers
v0x55d44e734560_0 .net "ca", 0 0, L_0x55d44eb353a0;  1 drivers
v0x55d44e734620_0 .net "cin", 0 0, L_0x55d44eb35760;  1 drivers
v0x55d44e734770_0 .net "sum", 0 0, L_0x55d44eb34f50;  1 drivers
S_0x55d44e7348d0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e732260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb35890 .functor XOR 1, L_0x55d44eb35d30, L_0x55d44eb35ef0, C4<0>, C4<0>;
L_0x55d44eb35900 .functor XOR 1, L_0x55d44eb35890, L_0x55d44eb360b0, C4<0>, C4<0>;
L_0x55d44eb35970 .functor AND 1, L_0x55d44eb35d30, L_0x55d44eb35ef0, C4<1>, C4<1>;
L_0x55d44eb359e0 .functor AND 1, L_0x55d44eb35d30, L_0x55d44eb360b0, C4<1>, C4<1>;
L_0x55d44eb35aa0 .functor OR 1, L_0x55d44eb35970, L_0x55d44eb359e0, C4<0>, C4<0>;
L_0x55d44eb35bb0 .functor AND 1, L_0x55d44eb360b0, L_0x55d44eb35ef0, C4<1>, C4<1>;
L_0x55d44eb35c20 .functor OR 1, L_0x55d44eb35aa0, L_0x55d44eb35bb0, C4<0>, C4<0>;
v0x55d44e734ad0_0 .net *"_s0", 0 0, L_0x55d44eb35890;  1 drivers
v0x55d44e734bd0_0 .net *"_s10", 0 0, L_0x55d44eb35bb0;  1 drivers
v0x55d44e734cb0_0 .net *"_s4", 0 0, L_0x55d44eb35970;  1 drivers
v0x55d44e734da0_0 .net *"_s6", 0 0, L_0x55d44eb359e0;  1 drivers
v0x55d44e734e80_0 .net *"_s8", 0 0, L_0x55d44eb35aa0;  1 drivers
v0x55d44e734fb0_0 .net "a", 0 0, L_0x55d44eb35d30;  1 drivers
v0x55d44e735070_0 .net "b", 0 0, L_0x55d44eb35ef0;  1 drivers
v0x55d44e735130_0 .net "ca", 0 0, L_0x55d44eb35c20;  1 drivers
v0x55d44e7351f0_0 .net "cin", 0 0, L_0x55d44eb360b0;  1 drivers
v0x55d44e735340_0 .net "sum", 0 0, L_0x55d44eb35900;  1 drivers
S_0x55d44e736440 .scope module, "FA_1" "thirtBitAdder" 5 14, 6 3 0, S_0x55d44e719000;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44e7530e0_0 .net "a", 31 0, L_0x55d44eb4d390;  1 drivers
v0x55d44e7531e0_0 .net "b", 31 0, L_0x55d44eb4d480;  1 drivers
v0x55d44e7532c0_0 .net "ca", 31 0, L_0x55d44eb4d200;  1 drivers
v0x55d44e753380_0 .net "cin", 31 0, L_0x55d44eb4d570;  1 drivers
v0x55d44e753460_0 .net "sum", 31 0, L_0x55d44eb4d0c0;  1 drivers
L_0x55d44eb41fa0 .part L_0x55d44eb4d390, 0, 16;
L_0x55d44eb42040 .part L_0x55d44eb4d480, 0, 16;
L_0x55d44eb420e0 .part L_0x55d44eb4d570, 0, 16;
L_0x55d44eb4cdb0 .part L_0x55d44eb4d390, 16, 16;
L_0x55d44eb4cea0 .part L_0x55d44eb4d480, 16, 16;
L_0x55d44eb4cf90 .part L_0x55d44eb4d570, 16, 16;
L_0x55d44eb4d0c0 .concat8 [ 16 16 0 0], L_0x55d44eb41ca0, L_0x55d44eb4cab0;
L_0x55d44eb4d200 .concat8 [ 16 16 0 0], L_0x55d44eb41d40, L_0x55d44eb4cb50;
S_0x55d44e7366b0 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44e736440;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44e744690_0 .net "a", 15 0, L_0x55d44eb41fa0;  1 drivers
v0x55d44e744790_0 .net "b", 15 0, L_0x55d44eb42040;  1 drivers
v0x55d44e744870_0 .net "ca", 15 0, L_0x55d44eb41d40;  1 drivers
v0x55d44e744930_0 .net "cin", 15 0, L_0x55d44eb420e0;  1 drivers
v0x55d44e744a10_0 .net "sum", 15 0, L_0x55d44eb41ca0;  1 drivers
L_0x55d44eb39ab0 .part L_0x55d44eb41fa0, 0, 4;
L_0x55d44eb39b50 .part L_0x55d44eb42040, 0, 4;
L_0x55d44eb39bf0 .part L_0x55d44eb420e0, 0, 4;
L_0x55d44eb3c440 .part L_0x55d44eb41fa0, 4, 4;
L_0x55d44eb3c530 .part L_0x55d44eb42040, 4, 4;
L_0x55d44eb3c620 .part L_0x55d44eb420e0, 4, 4;
L_0x55d44eb3ef00 .part L_0x55d44eb41fa0, 8, 4;
L_0x55d44eb3efa0 .part L_0x55d44eb42040, 8, 4;
L_0x55d44eb3f090 .part L_0x55d44eb420e0, 8, 4;
L_0x55d44eb418a0 .part L_0x55d44eb41fa0, 12, 4;
L_0x55d44eb419d0 .part L_0x55d44eb42040, 12, 4;
L_0x55d44eb41b00 .part L_0x55d44eb420e0, 12, 4;
L_0x55d44eb41ca0 .concat8 [ 4 4 4 4], L_0x55d44eb398a0, L_0x55d44eb3c230, L_0x55d44eb3ecf0, L_0x55d44eb41690;
L_0x55d44eb41d40 .concat8 [ 4 4 4 4], L_0x55d44eb39940, L_0x55d44eb3c2d0, L_0x55d44eb3ed90, L_0x55d44eb41730;
S_0x55d44e736930 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44e7366b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e739bc0_0 .net "a", 3 0, L_0x55d44eb39ab0;  1 drivers
v0x55d44e739cc0_0 .net "b", 3 0, L_0x55d44eb39b50;  1 drivers
v0x55d44e739da0_0 .net "ca", 3 0, L_0x55d44eb39940;  1 drivers
v0x55d44e739e60_0 .net "cin", 3 0, L_0x55d44eb39bf0;  1 drivers
v0x55d44e739f40_0 .net "sum", 3 0, L_0x55d44eb398a0;  1 drivers
L_0x55d44eb37860 .part L_0x55d44eb39ab0, 0, 1;
L_0x55d44eb37990 .part L_0x55d44eb39b50, 0, 1;
L_0x55d44eb37ac0 .part L_0x55d44eb39bf0, 0, 1;
L_0x55d44eb380d0 .part L_0x55d44eb39ab0, 1, 1;
L_0x55d44eb38200 .part L_0x55d44eb39b50, 1, 1;
L_0x55d44eb38330 .part L_0x55d44eb39bf0, 1, 1;
L_0x55d44eb38a70 .part L_0x55d44eb39ab0, 2, 1;
L_0x55d44eb38ba0 .part L_0x55d44eb39b50, 2, 1;
L_0x55d44eb38d20 .part L_0x55d44eb39bf0, 2, 1;
L_0x55d44eb392f0 .part L_0x55d44eb39ab0, 3, 1;
L_0x55d44eb394b0 .part L_0x55d44eb39b50, 3, 1;
L_0x55d44eb39670 .part L_0x55d44eb39bf0, 3, 1;
L_0x55d44eb398a0 .concat8 [ 1 1 1 1], L_0x55d44eb36270, L_0x55d44eb37c60, L_0x55d44eb38510, L_0x55d44eb38ec0;
L_0x55d44eb39940 .concat8 [ 1 1 1 1], L_0x55d44eb37750, L_0x55d44eb37fc0, L_0x55d44eb38960, L_0x55d44eb391e0;
S_0x55d44e736bd0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e736930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb36880 .functor XOR 1, L_0x55d44eb37860, L_0x55d44eb37990, C4<0>, C4<0>;
L_0x55d44eb36270 .functor XOR 1, L_0x55d44eb36880, L_0x55d44eb37ac0, C4<0>, C4<0>;
L_0x55d44eb37400 .functor AND 1, L_0x55d44eb37860, L_0x55d44eb37990, C4<1>, C4<1>;
L_0x55d44eb37510 .functor AND 1, L_0x55d44eb37860, L_0x55d44eb37ac0, C4<1>, C4<1>;
L_0x55d44eb375d0 .functor OR 1, L_0x55d44eb37400, L_0x55d44eb37510, C4<0>, C4<0>;
L_0x55d44eb376e0 .functor AND 1, L_0x55d44eb37ac0, L_0x55d44eb37990, C4<1>, C4<1>;
L_0x55d44eb37750 .functor OR 1, L_0x55d44eb375d0, L_0x55d44eb376e0, C4<0>, C4<0>;
v0x55d44e736e70_0 .net *"_s0", 0 0, L_0x55d44eb36880;  1 drivers
v0x55d44e736f70_0 .net *"_s10", 0 0, L_0x55d44eb376e0;  1 drivers
v0x55d44e737050_0 .net *"_s4", 0 0, L_0x55d44eb37400;  1 drivers
v0x55d44e737140_0 .net *"_s6", 0 0, L_0x55d44eb37510;  1 drivers
v0x55d44e737220_0 .net *"_s8", 0 0, L_0x55d44eb375d0;  1 drivers
v0x55d44e737350_0 .net "a", 0 0, L_0x55d44eb37860;  1 drivers
v0x55d44e737410_0 .net "b", 0 0, L_0x55d44eb37990;  1 drivers
v0x55d44e7374d0_0 .net "ca", 0 0, L_0x55d44eb37750;  1 drivers
v0x55d44e737590_0 .net "cin", 0 0, L_0x55d44eb37ac0;  1 drivers
v0x55d44e7376e0_0 .net "sum", 0 0, L_0x55d44eb36270;  1 drivers
S_0x55d44e737840 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e736930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb37bf0 .functor XOR 1, L_0x55d44eb380d0, L_0x55d44eb38200, C4<0>, C4<0>;
L_0x55d44eb37c60 .functor XOR 1, L_0x55d44eb37bf0, L_0x55d44eb38330, C4<0>, C4<0>;
L_0x55d44eb37cd0 .functor AND 1, L_0x55d44eb380d0, L_0x55d44eb38200, C4<1>, C4<1>;
L_0x55d44eb37d40 .functor AND 1, L_0x55d44eb380d0, L_0x55d44eb38330, C4<1>, C4<1>;
L_0x55d44eb37e00 .functor OR 1, L_0x55d44eb37cd0, L_0x55d44eb37d40, C4<0>, C4<0>;
L_0x55d44eb37f10 .functor AND 1, L_0x55d44eb38330, L_0x55d44eb38200, C4<1>, C4<1>;
L_0x55d44eb37fc0 .functor OR 1, L_0x55d44eb37e00, L_0x55d44eb37f10, C4<0>, C4<0>;
v0x55d44e737a60_0 .net *"_s0", 0 0, L_0x55d44eb37bf0;  1 drivers
v0x55d44e737b40_0 .net *"_s10", 0 0, L_0x55d44eb37f10;  1 drivers
v0x55d44e737c20_0 .net *"_s4", 0 0, L_0x55d44eb37cd0;  1 drivers
v0x55d44e737d10_0 .net *"_s6", 0 0, L_0x55d44eb37d40;  1 drivers
v0x55d44e737df0_0 .net *"_s8", 0 0, L_0x55d44eb37e00;  1 drivers
v0x55d44e737f20_0 .net "a", 0 0, L_0x55d44eb380d0;  1 drivers
v0x55d44e737fe0_0 .net "b", 0 0, L_0x55d44eb38200;  1 drivers
v0x55d44e7380a0_0 .net "ca", 0 0, L_0x55d44eb37fc0;  1 drivers
v0x55d44e738160_0 .net "cin", 0 0, L_0x55d44eb38330;  1 drivers
v0x55d44e7382b0_0 .net "sum", 0 0, L_0x55d44eb37c60;  1 drivers
S_0x55d44e738410 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e736930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb384a0 .functor XOR 1, L_0x55d44eb38a70, L_0x55d44eb38ba0, C4<0>, C4<0>;
L_0x55d44eb38510 .functor XOR 1, L_0x55d44eb384a0, L_0x55d44eb38d20, C4<0>, C4<0>;
L_0x55d44eb385d0 .functor AND 1, L_0x55d44eb38a70, L_0x55d44eb38ba0, C4<1>, C4<1>;
L_0x55d44eb386e0 .functor AND 1, L_0x55d44eb38a70, L_0x55d44eb38d20, C4<1>, C4<1>;
L_0x55d44eb387a0 .functor OR 1, L_0x55d44eb385d0, L_0x55d44eb386e0, C4<0>, C4<0>;
L_0x55d44eb388b0 .functor AND 1, L_0x55d44eb38d20, L_0x55d44eb38ba0, C4<1>, C4<1>;
L_0x55d44eb38960 .functor OR 1, L_0x55d44eb387a0, L_0x55d44eb388b0, C4<0>, C4<0>;
v0x55d44e738640_0 .net *"_s0", 0 0, L_0x55d44eb384a0;  1 drivers
v0x55d44e738720_0 .net *"_s10", 0 0, L_0x55d44eb388b0;  1 drivers
v0x55d44e738800_0 .net *"_s4", 0 0, L_0x55d44eb385d0;  1 drivers
v0x55d44e7388f0_0 .net *"_s6", 0 0, L_0x55d44eb386e0;  1 drivers
v0x55d44e7389d0_0 .net *"_s8", 0 0, L_0x55d44eb387a0;  1 drivers
v0x55d44e738b00_0 .net "a", 0 0, L_0x55d44eb38a70;  1 drivers
v0x55d44e738bc0_0 .net "b", 0 0, L_0x55d44eb38ba0;  1 drivers
v0x55d44e738c80_0 .net "ca", 0 0, L_0x55d44eb38960;  1 drivers
v0x55d44e738d40_0 .net "cin", 0 0, L_0x55d44eb38d20;  1 drivers
v0x55d44e738e90_0 .net "sum", 0 0, L_0x55d44eb38510;  1 drivers
S_0x55d44e738ff0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e736930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb38e50 .functor XOR 1, L_0x55d44eb392f0, L_0x55d44eb394b0, C4<0>, C4<0>;
L_0x55d44eb38ec0 .functor XOR 1, L_0x55d44eb38e50, L_0x55d44eb39670, C4<0>, C4<0>;
L_0x55d44eb38f30 .functor AND 1, L_0x55d44eb392f0, L_0x55d44eb394b0, C4<1>, C4<1>;
L_0x55d44eb38fa0 .functor AND 1, L_0x55d44eb392f0, L_0x55d44eb39670, C4<1>, C4<1>;
L_0x55d44eb39060 .functor OR 1, L_0x55d44eb38f30, L_0x55d44eb38fa0, C4<0>, C4<0>;
L_0x55d44eb39170 .functor AND 1, L_0x55d44eb39670, L_0x55d44eb394b0, C4<1>, C4<1>;
L_0x55d44eb391e0 .functor OR 1, L_0x55d44eb39060, L_0x55d44eb39170, C4<0>, C4<0>;
v0x55d44e7391f0_0 .net *"_s0", 0 0, L_0x55d44eb38e50;  1 drivers
v0x55d44e7392f0_0 .net *"_s10", 0 0, L_0x55d44eb39170;  1 drivers
v0x55d44e7393d0_0 .net *"_s4", 0 0, L_0x55d44eb38f30;  1 drivers
v0x55d44e7394c0_0 .net *"_s6", 0 0, L_0x55d44eb38fa0;  1 drivers
v0x55d44e7395a0_0 .net *"_s8", 0 0, L_0x55d44eb39060;  1 drivers
v0x55d44e7396d0_0 .net "a", 0 0, L_0x55d44eb392f0;  1 drivers
v0x55d44e739790_0 .net "b", 0 0, L_0x55d44eb394b0;  1 drivers
v0x55d44e739850_0 .net "ca", 0 0, L_0x55d44eb391e0;  1 drivers
v0x55d44e739910_0 .net "cin", 0 0, L_0x55d44eb39670;  1 drivers
v0x55d44e739a60_0 .net "sum", 0 0, L_0x55d44eb38ec0;  1 drivers
S_0x55d44e73a0c0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44e7366b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e73d300_0 .net "a", 3 0, L_0x55d44eb3c440;  1 drivers
v0x55d44e73d400_0 .net "b", 3 0, L_0x55d44eb3c530;  1 drivers
v0x55d44e73d4e0_0 .net "ca", 3 0, L_0x55d44eb3c2d0;  1 drivers
v0x55d44e73d5a0_0 .net "cin", 3 0, L_0x55d44eb3c620;  1 drivers
v0x55d44e73d680_0 .net "sum", 3 0, L_0x55d44eb3c230;  1 drivers
L_0x55d44eb3a1f0 .part L_0x55d44eb3c440, 0, 1;
L_0x55d44eb3a320 .part L_0x55d44eb3c530, 0, 1;
L_0x55d44eb3a450 .part L_0x55d44eb3c620, 0, 1;
L_0x55d44eb3aa60 .part L_0x55d44eb3c440, 1, 1;
L_0x55d44eb3ab90 .part L_0x55d44eb3c530, 1, 1;
L_0x55d44eb3acc0 .part L_0x55d44eb3c620, 1, 1;
L_0x55d44eb3b400 .part L_0x55d44eb3c440, 2, 1;
L_0x55d44eb3b530 .part L_0x55d44eb3c530, 2, 1;
L_0x55d44eb3b6b0 .part L_0x55d44eb3c620, 2, 1;
L_0x55d44eb3bc80 .part L_0x55d44eb3c440, 3, 1;
L_0x55d44eb3be40 .part L_0x55d44eb3c530, 3, 1;
L_0x55d44eb3c000 .part L_0x55d44eb3c620, 3, 1;
L_0x55d44eb3c230 .concat8 [ 1 1 1 1], L_0x55d44eb39c90, L_0x55d44eb3a5f0, L_0x55d44eb3aea0, L_0x55d44eb3b850;
L_0x55d44eb3c2d0 .concat8 [ 1 1 1 1], L_0x55d44eb3a0e0, L_0x55d44eb3a950, L_0x55d44eb3b2f0, L_0x55d44eb3bb70;
S_0x55d44e73a330 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e73a0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb39830 .functor XOR 1, L_0x55d44eb3a1f0, L_0x55d44eb3a320, C4<0>, C4<0>;
L_0x55d44eb39c90 .functor XOR 1, L_0x55d44eb39830, L_0x55d44eb3a450, C4<0>, C4<0>;
L_0x55d44eb39d50 .functor AND 1, L_0x55d44eb3a1f0, L_0x55d44eb3a320, C4<1>, C4<1>;
L_0x55d44eb39e60 .functor AND 1, L_0x55d44eb3a1f0, L_0x55d44eb3a450, C4<1>, C4<1>;
L_0x55d44eb39f20 .functor OR 1, L_0x55d44eb39d50, L_0x55d44eb39e60, C4<0>, C4<0>;
L_0x55d44eb3a030 .functor AND 1, L_0x55d44eb3a450, L_0x55d44eb3a320, C4<1>, C4<1>;
L_0x55d44eb3a0e0 .functor OR 1, L_0x55d44eb39f20, L_0x55d44eb3a030, C4<0>, C4<0>;
v0x55d44e73a5b0_0 .net *"_s0", 0 0, L_0x55d44eb39830;  1 drivers
v0x55d44e73a6b0_0 .net *"_s10", 0 0, L_0x55d44eb3a030;  1 drivers
v0x55d44e73a790_0 .net *"_s4", 0 0, L_0x55d44eb39d50;  1 drivers
v0x55d44e73a880_0 .net *"_s6", 0 0, L_0x55d44eb39e60;  1 drivers
v0x55d44e73a960_0 .net *"_s8", 0 0, L_0x55d44eb39f20;  1 drivers
v0x55d44e73aa90_0 .net "a", 0 0, L_0x55d44eb3a1f0;  1 drivers
v0x55d44e73ab50_0 .net "b", 0 0, L_0x55d44eb3a320;  1 drivers
v0x55d44e73ac10_0 .net "ca", 0 0, L_0x55d44eb3a0e0;  1 drivers
v0x55d44e73acd0_0 .net "cin", 0 0, L_0x55d44eb3a450;  1 drivers
v0x55d44e73ae20_0 .net "sum", 0 0, L_0x55d44eb39c90;  1 drivers
S_0x55d44e73af80 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e73a0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb3a580 .functor XOR 1, L_0x55d44eb3aa60, L_0x55d44eb3ab90, C4<0>, C4<0>;
L_0x55d44eb3a5f0 .functor XOR 1, L_0x55d44eb3a580, L_0x55d44eb3acc0, C4<0>, C4<0>;
L_0x55d44eb3a660 .functor AND 1, L_0x55d44eb3aa60, L_0x55d44eb3ab90, C4<1>, C4<1>;
L_0x55d44eb3a6d0 .functor AND 1, L_0x55d44eb3aa60, L_0x55d44eb3acc0, C4<1>, C4<1>;
L_0x55d44eb3a790 .functor OR 1, L_0x55d44eb3a660, L_0x55d44eb3a6d0, C4<0>, C4<0>;
L_0x55d44eb3a8a0 .functor AND 1, L_0x55d44eb3acc0, L_0x55d44eb3ab90, C4<1>, C4<1>;
L_0x55d44eb3a950 .functor OR 1, L_0x55d44eb3a790, L_0x55d44eb3a8a0, C4<0>, C4<0>;
v0x55d44e73b1a0_0 .net *"_s0", 0 0, L_0x55d44eb3a580;  1 drivers
v0x55d44e73b280_0 .net *"_s10", 0 0, L_0x55d44eb3a8a0;  1 drivers
v0x55d44e73b360_0 .net *"_s4", 0 0, L_0x55d44eb3a660;  1 drivers
v0x55d44e73b450_0 .net *"_s6", 0 0, L_0x55d44eb3a6d0;  1 drivers
v0x55d44e73b530_0 .net *"_s8", 0 0, L_0x55d44eb3a790;  1 drivers
v0x55d44e73b660_0 .net "a", 0 0, L_0x55d44eb3aa60;  1 drivers
v0x55d44e73b720_0 .net "b", 0 0, L_0x55d44eb3ab90;  1 drivers
v0x55d44e73b7e0_0 .net "ca", 0 0, L_0x55d44eb3a950;  1 drivers
v0x55d44e73b8a0_0 .net "cin", 0 0, L_0x55d44eb3acc0;  1 drivers
v0x55d44e73b9f0_0 .net "sum", 0 0, L_0x55d44eb3a5f0;  1 drivers
S_0x55d44e73bb50 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e73a0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb3ae30 .functor XOR 1, L_0x55d44eb3b400, L_0x55d44eb3b530, C4<0>, C4<0>;
L_0x55d44eb3aea0 .functor XOR 1, L_0x55d44eb3ae30, L_0x55d44eb3b6b0, C4<0>, C4<0>;
L_0x55d44eb3af60 .functor AND 1, L_0x55d44eb3b400, L_0x55d44eb3b530, C4<1>, C4<1>;
L_0x55d44eb3b070 .functor AND 1, L_0x55d44eb3b400, L_0x55d44eb3b6b0, C4<1>, C4<1>;
L_0x55d44eb3b130 .functor OR 1, L_0x55d44eb3af60, L_0x55d44eb3b070, C4<0>, C4<0>;
L_0x55d44eb3b240 .functor AND 1, L_0x55d44eb3b6b0, L_0x55d44eb3b530, C4<1>, C4<1>;
L_0x55d44eb3b2f0 .functor OR 1, L_0x55d44eb3b130, L_0x55d44eb3b240, C4<0>, C4<0>;
v0x55d44e73bd80_0 .net *"_s0", 0 0, L_0x55d44eb3ae30;  1 drivers
v0x55d44e73be60_0 .net *"_s10", 0 0, L_0x55d44eb3b240;  1 drivers
v0x55d44e73bf40_0 .net *"_s4", 0 0, L_0x55d44eb3af60;  1 drivers
v0x55d44e73c030_0 .net *"_s6", 0 0, L_0x55d44eb3b070;  1 drivers
v0x55d44e73c110_0 .net *"_s8", 0 0, L_0x55d44eb3b130;  1 drivers
v0x55d44e73c240_0 .net "a", 0 0, L_0x55d44eb3b400;  1 drivers
v0x55d44e73c300_0 .net "b", 0 0, L_0x55d44eb3b530;  1 drivers
v0x55d44e73c3c0_0 .net "ca", 0 0, L_0x55d44eb3b2f0;  1 drivers
v0x55d44e73c480_0 .net "cin", 0 0, L_0x55d44eb3b6b0;  1 drivers
v0x55d44e73c5d0_0 .net "sum", 0 0, L_0x55d44eb3aea0;  1 drivers
S_0x55d44e73c730 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e73a0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb3b7e0 .functor XOR 1, L_0x55d44eb3bc80, L_0x55d44eb3be40, C4<0>, C4<0>;
L_0x55d44eb3b850 .functor XOR 1, L_0x55d44eb3b7e0, L_0x55d44eb3c000, C4<0>, C4<0>;
L_0x55d44eb3b8c0 .functor AND 1, L_0x55d44eb3bc80, L_0x55d44eb3be40, C4<1>, C4<1>;
L_0x55d44eb3b930 .functor AND 1, L_0x55d44eb3bc80, L_0x55d44eb3c000, C4<1>, C4<1>;
L_0x55d44eb3b9f0 .functor OR 1, L_0x55d44eb3b8c0, L_0x55d44eb3b930, C4<0>, C4<0>;
L_0x55d44eb3bb00 .functor AND 1, L_0x55d44eb3c000, L_0x55d44eb3be40, C4<1>, C4<1>;
L_0x55d44eb3bb70 .functor OR 1, L_0x55d44eb3b9f0, L_0x55d44eb3bb00, C4<0>, C4<0>;
v0x55d44e73c930_0 .net *"_s0", 0 0, L_0x55d44eb3b7e0;  1 drivers
v0x55d44e73ca30_0 .net *"_s10", 0 0, L_0x55d44eb3bb00;  1 drivers
v0x55d44e73cb10_0 .net *"_s4", 0 0, L_0x55d44eb3b8c0;  1 drivers
v0x55d44e73cc00_0 .net *"_s6", 0 0, L_0x55d44eb3b930;  1 drivers
v0x55d44e73cce0_0 .net *"_s8", 0 0, L_0x55d44eb3b9f0;  1 drivers
v0x55d44e73ce10_0 .net "a", 0 0, L_0x55d44eb3bc80;  1 drivers
v0x55d44e73ced0_0 .net "b", 0 0, L_0x55d44eb3be40;  1 drivers
v0x55d44e73cf90_0 .net "ca", 0 0, L_0x55d44eb3bb70;  1 drivers
v0x55d44e73d050_0 .net "cin", 0 0, L_0x55d44eb3c000;  1 drivers
v0x55d44e73d1a0_0 .net "sum", 0 0, L_0x55d44eb3b850;  1 drivers
S_0x55d44e73d800 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44e7366b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e740a50_0 .net "a", 3 0, L_0x55d44eb3ef00;  1 drivers
v0x55d44e740b50_0 .net "b", 3 0, L_0x55d44eb3efa0;  1 drivers
v0x55d44e740c30_0 .net "ca", 3 0, L_0x55d44eb3ed90;  1 drivers
v0x55d44e740cf0_0 .net "cin", 3 0, L_0x55d44eb3f090;  1 drivers
v0x55d44e740dd0_0 .net "sum", 3 0, L_0x55d44eb3ecf0;  1 drivers
L_0x55d44eb3ccb0 .part L_0x55d44eb3ef00, 0, 1;
L_0x55d44eb3cde0 .part L_0x55d44eb3efa0, 0, 1;
L_0x55d44eb3cf10 .part L_0x55d44eb3f090, 0, 1;
L_0x55d44eb3d520 .part L_0x55d44eb3ef00, 1, 1;
L_0x55d44eb3d650 .part L_0x55d44eb3efa0, 1, 1;
L_0x55d44eb3d780 .part L_0x55d44eb3f090, 1, 1;
L_0x55d44eb3dec0 .part L_0x55d44eb3ef00, 2, 1;
L_0x55d44eb3dff0 .part L_0x55d44eb3efa0, 2, 1;
L_0x55d44eb3e170 .part L_0x55d44eb3f090, 2, 1;
L_0x55d44eb3e740 .part L_0x55d44eb3ef00, 3, 1;
L_0x55d44eb3e900 .part L_0x55d44eb3efa0, 3, 1;
L_0x55d44eb3eac0 .part L_0x55d44eb3f090, 3, 1;
L_0x55d44eb3ecf0 .concat8 [ 1 1 1 1], L_0x55d44eb3c750, L_0x55d44eb3d0b0, L_0x55d44eb3d960, L_0x55d44eb3e310;
L_0x55d44eb3ed90 .concat8 [ 1 1 1 1], L_0x55d44eb3cba0, L_0x55d44eb3d410, L_0x55d44eb3ddb0, L_0x55d44eb3e630;
S_0x55d44e73da80 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e73d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb3c1c0 .functor XOR 1, L_0x55d44eb3ccb0, L_0x55d44eb3cde0, C4<0>, C4<0>;
L_0x55d44eb3c750 .functor XOR 1, L_0x55d44eb3c1c0, L_0x55d44eb3cf10, C4<0>, C4<0>;
L_0x55d44eb3c810 .functor AND 1, L_0x55d44eb3ccb0, L_0x55d44eb3cde0, C4<1>, C4<1>;
L_0x55d44eb3c920 .functor AND 1, L_0x55d44eb3ccb0, L_0x55d44eb3cf10, C4<1>, C4<1>;
L_0x55d44eb3c9e0 .functor OR 1, L_0x55d44eb3c810, L_0x55d44eb3c920, C4<0>, C4<0>;
L_0x55d44eb3caf0 .functor AND 1, L_0x55d44eb3cf10, L_0x55d44eb3cde0, C4<1>, C4<1>;
L_0x55d44eb3cba0 .functor OR 1, L_0x55d44eb3c9e0, L_0x55d44eb3caf0, C4<0>, C4<0>;
v0x55d44e73dd00_0 .net *"_s0", 0 0, L_0x55d44eb3c1c0;  1 drivers
v0x55d44e73de00_0 .net *"_s10", 0 0, L_0x55d44eb3caf0;  1 drivers
v0x55d44e73dee0_0 .net *"_s4", 0 0, L_0x55d44eb3c810;  1 drivers
v0x55d44e73dfd0_0 .net *"_s6", 0 0, L_0x55d44eb3c920;  1 drivers
v0x55d44e73e0b0_0 .net *"_s8", 0 0, L_0x55d44eb3c9e0;  1 drivers
v0x55d44e73e1e0_0 .net "a", 0 0, L_0x55d44eb3ccb0;  1 drivers
v0x55d44e73e2a0_0 .net "b", 0 0, L_0x55d44eb3cde0;  1 drivers
v0x55d44e73e360_0 .net "ca", 0 0, L_0x55d44eb3cba0;  1 drivers
v0x55d44e73e420_0 .net "cin", 0 0, L_0x55d44eb3cf10;  1 drivers
v0x55d44e73e570_0 .net "sum", 0 0, L_0x55d44eb3c750;  1 drivers
S_0x55d44e73e6d0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e73d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb3d040 .functor XOR 1, L_0x55d44eb3d520, L_0x55d44eb3d650, C4<0>, C4<0>;
L_0x55d44eb3d0b0 .functor XOR 1, L_0x55d44eb3d040, L_0x55d44eb3d780, C4<0>, C4<0>;
L_0x55d44eb3d120 .functor AND 1, L_0x55d44eb3d520, L_0x55d44eb3d650, C4<1>, C4<1>;
L_0x55d44eb3d190 .functor AND 1, L_0x55d44eb3d520, L_0x55d44eb3d780, C4<1>, C4<1>;
L_0x55d44eb3d250 .functor OR 1, L_0x55d44eb3d120, L_0x55d44eb3d190, C4<0>, C4<0>;
L_0x55d44eb3d360 .functor AND 1, L_0x55d44eb3d780, L_0x55d44eb3d650, C4<1>, C4<1>;
L_0x55d44eb3d410 .functor OR 1, L_0x55d44eb3d250, L_0x55d44eb3d360, C4<0>, C4<0>;
v0x55d44e73e8f0_0 .net *"_s0", 0 0, L_0x55d44eb3d040;  1 drivers
v0x55d44e73e9d0_0 .net *"_s10", 0 0, L_0x55d44eb3d360;  1 drivers
v0x55d44e73eab0_0 .net *"_s4", 0 0, L_0x55d44eb3d120;  1 drivers
v0x55d44e73eba0_0 .net *"_s6", 0 0, L_0x55d44eb3d190;  1 drivers
v0x55d44e73ec80_0 .net *"_s8", 0 0, L_0x55d44eb3d250;  1 drivers
v0x55d44e73edb0_0 .net "a", 0 0, L_0x55d44eb3d520;  1 drivers
v0x55d44e73ee70_0 .net "b", 0 0, L_0x55d44eb3d650;  1 drivers
v0x55d44e73ef30_0 .net "ca", 0 0, L_0x55d44eb3d410;  1 drivers
v0x55d44e73eff0_0 .net "cin", 0 0, L_0x55d44eb3d780;  1 drivers
v0x55d44e73f140_0 .net "sum", 0 0, L_0x55d44eb3d0b0;  1 drivers
S_0x55d44e73f2a0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e73d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb3d8f0 .functor XOR 1, L_0x55d44eb3dec0, L_0x55d44eb3dff0, C4<0>, C4<0>;
L_0x55d44eb3d960 .functor XOR 1, L_0x55d44eb3d8f0, L_0x55d44eb3e170, C4<0>, C4<0>;
L_0x55d44eb3da20 .functor AND 1, L_0x55d44eb3dec0, L_0x55d44eb3dff0, C4<1>, C4<1>;
L_0x55d44eb3db30 .functor AND 1, L_0x55d44eb3dec0, L_0x55d44eb3e170, C4<1>, C4<1>;
L_0x55d44eb3dbf0 .functor OR 1, L_0x55d44eb3da20, L_0x55d44eb3db30, C4<0>, C4<0>;
L_0x55d44eb3dd00 .functor AND 1, L_0x55d44eb3e170, L_0x55d44eb3dff0, C4<1>, C4<1>;
L_0x55d44eb3ddb0 .functor OR 1, L_0x55d44eb3dbf0, L_0x55d44eb3dd00, C4<0>, C4<0>;
v0x55d44e73f4d0_0 .net *"_s0", 0 0, L_0x55d44eb3d8f0;  1 drivers
v0x55d44e73f5b0_0 .net *"_s10", 0 0, L_0x55d44eb3dd00;  1 drivers
v0x55d44e73f690_0 .net *"_s4", 0 0, L_0x55d44eb3da20;  1 drivers
v0x55d44e73f780_0 .net *"_s6", 0 0, L_0x55d44eb3db30;  1 drivers
v0x55d44e73f860_0 .net *"_s8", 0 0, L_0x55d44eb3dbf0;  1 drivers
v0x55d44e73f990_0 .net "a", 0 0, L_0x55d44eb3dec0;  1 drivers
v0x55d44e73fa50_0 .net "b", 0 0, L_0x55d44eb3dff0;  1 drivers
v0x55d44e73fb10_0 .net "ca", 0 0, L_0x55d44eb3ddb0;  1 drivers
v0x55d44e73fbd0_0 .net "cin", 0 0, L_0x55d44eb3e170;  1 drivers
v0x55d44e73fd20_0 .net "sum", 0 0, L_0x55d44eb3d960;  1 drivers
S_0x55d44e73fe80 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e73d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb3e2a0 .functor XOR 1, L_0x55d44eb3e740, L_0x55d44eb3e900, C4<0>, C4<0>;
L_0x55d44eb3e310 .functor XOR 1, L_0x55d44eb3e2a0, L_0x55d44eb3eac0, C4<0>, C4<0>;
L_0x55d44eb3e380 .functor AND 1, L_0x55d44eb3e740, L_0x55d44eb3e900, C4<1>, C4<1>;
L_0x55d44eb3e3f0 .functor AND 1, L_0x55d44eb3e740, L_0x55d44eb3eac0, C4<1>, C4<1>;
L_0x55d44eb3e4b0 .functor OR 1, L_0x55d44eb3e380, L_0x55d44eb3e3f0, C4<0>, C4<0>;
L_0x55d44eb3e5c0 .functor AND 1, L_0x55d44eb3eac0, L_0x55d44eb3e900, C4<1>, C4<1>;
L_0x55d44eb3e630 .functor OR 1, L_0x55d44eb3e4b0, L_0x55d44eb3e5c0, C4<0>, C4<0>;
v0x55d44e740080_0 .net *"_s0", 0 0, L_0x55d44eb3e2a0;  1 drivers
v0x55d44e740180_0 .net *"_s10", 0 0, L_0x55d44eb3e5c0;  1 drivers
v0x55d44e740260_0 .net *"_s4", 0 0, L_0x55d44eb3e380;  1 drivers
v0x55d44e740350_0 .net *"_s6", 0 0, L_0x55d44eb3e3f0;  1 drivers
v0x55d44e740430_0 .net *"_s8", 0 0, L_0x55d44eb3e4b0;  1 drivers
v0x55d44e740560_0 .net "a", 0 0, L_0x55d44eb3e740;  1 drivers
v0x55d44e740620_0 .net "b", 0 0, L_0x55d44eb3e900;  1 drivers
v0x55d44e7406e0_0 .net "ca", 0 0, L_0x55d44eb3e630;  1 drivers
v0x55d44e7407a0_0 .net "cin", 0 0, L_0x55d44eb3eac0;  1 drivers
v0x55d44e7408f0_0 .net "sum", 0 0, L_0x55d44eb3e310;  1 drivers
S_0x55d44e740f50 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44e7366b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e744190_0 .net "a", 3 0, L_0x55d44eb418a0;  1 drivers
v0x55d44e744290_0 .net "b", 3 0, L_0x55d44eb419d0;  1 drivers
v0x55d44e744370_0 .net "ca", 3 0, L_0x55d44eb41730;  1 drivers
v0x55d44e744430_0 .net "cin", 3 0, L_0x55d44eb41b00;  1 drivers
v0x55d44e744510_0 .net "sum", 3 0, L_0x55d44eb41690;  1 drivers
L_0x55d44eb3f650 .part L_0x55d44eb418a0, 0, 1;
L_0x55d44eb3f780 .part L_0x55d44eb419d0, 0, 1;
L_0x55d44eb3f8b0 .part L_0x55d44eb41b00, 0, 1;
L_0x55d44eb3fec0 .part L_0x55d44eb418a0, 1, 1;
L_0x55d44eb3fff0 .part L_0x55d44eb419d0, 1, 1;
L_0x55d44eb40120 .part L_0x55d44eb41b00, 1, 1;
L_0x55d44eb40860 .part L_0x55d44eb418a0, 2, 1;
L_0x55d44eb40990 .part L_0x55d44eb419d0, 2, 1;
L_0x55d44eb40b10 .part L_0x55d44eb41b00, 2, 1;
L_0x55d44eb410e0 .part L_0x55d44eb418a0, 3, 1;
L_0x55d44eb412a0 .part L_0x55d44eb419d0, 3, 1;
L_0x55d44eb41460 .part L_0x55d44eb41b00, 3, 1;
L_0x55d44eb41690 .concat8 [ 1 1 1 1], L_0x55d44eb3f130, L_0x55d44eb3fa50, L_0x55d44eb40300, L_0x55d44eb40cb0;
L_0x55d44eb41730 .concat8 [ 1 1 1 1], L_0x55d44eb3f540, L_0x55d44eb3fdb0, L_0x55d44eb40750, L_0x55d44eb40fd0;
S_0x55d44e7411a0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e740f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb3ec80 .functor XOR 1, L_0x55d44eb3f650, L_0x55d44eb3f780, C4<0>, C4<0>;
L_0x55d44eb3f130 .functor XOR 1, L_0x55d44eb3ec80, L_0x55d44eb3f8b0, C4<0>, C4<0>;
L_0x55d44eb3f1f0 .functor AND 1, L_0x55d44eb3f650, L_0x55d44eb3f780, C4<1>, C4<1>;
L_0x55d44eb3f300 .functor AND 1, L_0x55d44eb3f650, L_0x55d44eb3f8b0, C4<1>, C4<1>;
L_0x55d44eb3f3c0 .functor OR 1, L_0x55d44eb3f1f0, L_0x55d44eb3f300, C4<0>, C4<0>;
L_0x55d44eb3f4d0 .functor AND 1, L_0x55d44eb3f8b0, L_0x55d44eb3f780, C4<1>, C4<1>;
L_0x55d44eb3f540 .functor OR 1, L_0x55d44eb3f3c0, L_0x55d44eb3f4d0, C4<0>, C4<0>;
v0x55d44e741440_0 .net *"_s0", 0 0, L_0x55d44eb3ec80;  1 drivers
v0x55d44e741540_0 .net *"_s10", 0 0, L_0x55d44eb3f4d0;  1 drivers
v0x55d44e741620_0 .net *"_s4", 0 0, L_0x55d44eb3f1f0;  1 drivers
v0x55d44e741710_0 .net *"_s6", 0 0, L_0x55d44eb3f300;  1 drivers
v0x55d44e7417f0_0 .net *"_s8", 0 0, L_0x55d44eb3f3c0;  1 drivers
v0x55d44e741920_0 .net "a", 0 0, L_0x55d44eb3f650;  1 drivers
v0x55d44e7419e0_0 .net "b", 0 0, L_0x55d44eb3f780;  1 drivers
v0x55d44e741aa0_0 .net "ca", 0 0, L_0x55d44eb3f540;  1 drivers
v0x55d44e741b60_0 .net "cin", 0 0, L_0x55d44eb3f8b0;  1 drivers
v0x55d44e741cb0_0 .net "sum", 0 0, L_0x55d44eb3f130;  1 drivers
S_0x55d44e741e10 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e740f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb3f9e0 .functor XOR 1, L_0x55d44eb3fec0, L_0x55d44eb3fff0, C4<0>, C4<0>;
L_0x55d44eb3fa50 .functor XOR 1, L_0x55d44eb3f9e0, L_0x55d44eb40120, C4<0>, C4<0>;
L_0x55d44eb3fac0 .functor AND 1, L_0x55d44eb3fec0, L_0x55d44eb3fff0, C4<1>, C4<1>;
L_0x55d44eb3fb30 .functor AND 1, L_0x55d44eb3fec0, L_0x55d44eb40120, C4<1>, C4<1>;
L_0x55d44eb3fbf0 .functor OR 1, L_0x55d44eb3fac0, L_0x55d44eb3fb30, C4<0>, C4<0>;
L_0x55d44eb3fd00 .functor AND 1, L_0x55d44eb40120, L_0x55d44eb3fff0, C4<1>, C4<1>;
L_0x55d44eb3fdb0 .functor OR 1, L_0x55d44eb3fbf0, L_0x55d44eb3fd00, C4<0>, C4<0>;
v0x55d44e742030_0 .net *"_s0", 0 0, L_0x55d44eb3f9e0;  1 drivers
v0x55d44e742110_0 .net *"_s10", 0 0, L_0x55d44eb3fd00;  1 drivers
v0x55d44e7421f0_0 .net *"_s4", 0 0, L_0x55d44eb3fac0;  1 drivers
v0x55d44e7422e0_0 .net *"_s6", 0 0, L_0x55d44eb3fb30;  1 drivers
v0x55d44e7423c0_0 .net *"_s8", 0 0, L_0x55d44eb3fbf0;  1 drivers
v0x55d44e7424f0_0 .net "a", 0 0, L_0x55d44eb3fec0;  1 drivers
v0x55d44e7425b0_0 .net "b", 0 0, L_0x55d44eb3fff0;  1 drivers
v0x55d44e742670_0 .net "ca", 0 0, L_0x55d44eb3fdb0;  1 drivers
v0x55d44e742730_0 .net "cin", 0 0, L_0x55d44eb40120;  1 drivers
v0x55d44e742880_0 .net "sum", 0 0, L_0x55d44eb3fa50;  1 drivers
S_0x55d44e7429e0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e740f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb40290 .functor XOR 1, L_0x55d44eb40860, L_0x55d44eb40990, C4<0>, C4<0>;
L_0x55d44eb40300 .functor XOR 1, L_0x55d44eb40290, L_0x55d44eb40b10, C4<0>, C4<0>;
L_0x55d44eb403c0 .functor AND 1, L_0x55d44eb40860, L_0x55d44eb40990, C4<1>, C4<1>;
L_0x55d44eb404d0 .functor AND 1, L_0x55d44eb40860, L_0x55d44eb40b10, C4<1>, C4<1>;
L_0x55d44eb40590 .functor OR 1, L_0x55d44eb403c0, L_0x55d44eb404d0, C4<0>, C4<0>;
L_0x55d44eb406a0 .functor AND 1, L_0x55d44eb40b10, L_0x55d44eb40990, C4<1>, C4<1>;
L_0x55d44eb40750 .functor OR 1, L_0x55d44eb40590, L_0x55d44eb406a0, C4<0>, C4<0>;
v0x55d44e742c10_0 .net *"_s0", 0 0, L_0x55d44eb40290;  1 drivers
v0x55d44e742cf0_0 .net *"_s10", 0 0, L_0x55d44eb406a0;  1 drivers
v0x55d44e742dd0_0 .net *"_s4", 0 0, L_0x55d44eb403c0;  1 drivers
v0x55d44e742ec0_0 .net *"_s6", 0 0, L_0x55d44eb404d0;  1 drivers
v0x55d44e742fa0_0 .net *"_s8", 0 0, L_0x55d44eb40590;  1 drivers
v0x55d44e7430d0_0 .net "a", 0 0, L_0x55d44eb40860;  1 drivers
v0x55d44e743190_0 .net "b", 0 0, L_0x55d44eb40990;  1 drivers
v0x55d44e743250_0 .net "ca", 0 0, L_0x55d44eb40750;  1 drivers
v0x55d44e743310_0 .net "cin", 0 0, L_0x55d44eb40b10;  1 drivers
v0x55d44e743460_0 .net "sum", 0 0, L_0x55d44eb40300;  1 drivers
S_0x55d44e7435c0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e740f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb40c40 .functor XOR 1, L_0x55d44eb410e0, L_0x55d44eb412a0, C4<0>, C4<0>;
L_0x55d44eb40cb0 .functor XOR 1, L_0x55d44eb40c40, L_0x55d44eb41460, C4<0>, C4<0>;
L_0x55d44eb40d20 .functor AND 1, L_0x55d44eb410e0, L_0x55d44eb412a0, C4<1>, C4<1>;
L_0x55d44eb40d90 .functor AND 1, L_0x55d44eb410e0, L_0x55d44eb41460, C4<1>, C4<1>;
L_0x55d44eb40e50 .functor OR 1, L_0x55d44eb40d20, L_0x55d44eb40d90, C4<0>, C4<0>;
L_0x55d44eb40f60 .functor AND 1, L_0x55d44eb41460, L_0x55d44eb412a0, C4<1>, C4<1>;
L_0x55d44eb40fd0 .functor OR 1, L_0x55d44eb40e50, L_0x55d44eb40f60, C4<0>, C4<0>;
v0x55d44e7437c0_0 .net *"_s0", 0 0, L_0x55d44eb40c40;  1 drivers
v0x55d44e7438c0_0 .net *"_s10", 0 0, L_0x55d44eb40f60;  1 drivers
v0x55d44e7439a0_0 .net *"_s4", 0 0, L_0x55d44eb40d20;  1 drivers
v0x55d44e743a90_0 .net *"_s6", 0 0, L_0x55d44eb40d90;  1 drivers
v0x55d44e743b70_0 .net *"_s8", 0 0, L_0x55d44eb40e50;  1 drivers
v0x55d44e743ca0_0 .net "a", 0 0, L_0x55d44eb410e0;  1 drivers
v0x55d44e743d60_0 .net "b", 0 0, L_0x55d44eb412a0;  1 drivers
v0x55d44e743e20_0 .net "ca", 0 0, L_0x55d44eb40fd0;  1 drivers
v0x55d44e743ee0_0 .net "cin", 0 0, L_0x55d44eb41460;  1 drivers
v0x55d44e744030_0 .net "sum", 0 0, L_0x55d44eb40cb0;  1 drivers
S_0x55d44e744be0 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44e736440;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44e752b90_0 .net "a", 15 0, L_0x55d44eb4cdb0;  1 drivers
v0x55d44e752c90_0 .net "b", 15 0, L_0x55d44eb4cea0;  1 drivers
v0x55d44e752d70_0 .net "ca", 15 0, L_0x55d44eb4cb50;  1 drivers
v0x55d44e752e30_0 .net "cin", 15 0, L_0x55d44eb4cf90;  1 drivers
v0x55d44e752f10_0 .net "sum", 15 0, L_0x55d44eb4cab0;  1 drivers
L_0x55d44eb448c0 .part L_0x55d44eb4cdb0, 0, 4;
L_0x55d44eb44960 .part L_0x55d44eb4cea0, 0, 4;
L_0x55d44eb44a00 .part L_0x55d44eb4cf90, 0, 4;
L_0x55d44eb47250 .part L_0x55d44eb4cdb0, 4, 4;
L_0x55d44eb47340 .part L_0x55d44eb4cea0, 4, 4;
L_0x55d44eb47430 .part L_0x55d44eb4cf90, 4, 4;
L_0x55d44eb49d10 .part L_0x55d44eb4cdb0, 8, 4;
L_0x55d44eb49db0 .part L_0x55d44eb4cea0, 8, 4;
L_0x55d44eb49ea0 .part L_0x55d44eb4cf90, 8, 4;
L_0x55d44eb4c6b0 .part L_0x55d44eb4cdb0, 12, 4;
L_0x55d44eb4c7e0 .part L_0x55d44eb4cea0, 12, 4;
L_0x55d44eb4c910 .part L_0x55d44eb4cf90, 12, 4;
L_0x55d44eb4cab0 .concat8 [ 4 4 4 4], L_0x55d44eb446b0, L_0x55d44eb47040, L_0x55d44eb49b00, L_0x55d44eb4c4a0;
L_0x55d44eb4cb50 .concat8 [ 4 4 4 4], L_0x55d44eb44750, L_0x55d44eb470e0, L_0x55d44eb49ba0, L_0x55d44eb4c540;
S_0x55d44e744e50 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44e744be0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e7480c0_0 .net "a", 3 0, L_0x55d44eb448c0;  1 drivers
v0x55d44e7481c0_0 .net "b", 3 0, L_0x55d44eb44960;  1 drivers
v0x55d44e7482a0_0 .net "ca", 3 0, L_0x55d44eb44750;  1 drivers
v0x55d44e748360_0 .net "cin", 3 0, L_0x55d44eb44a00;  1 drivers
v0x55d44e748440_0 .net "sum", 3 0, L_0x55d44eb446b0;  1 drivers
L_0x55d44eb42670 .part L_0x55d44eb448c0, 0, 1;
L_0x55d44eb427a0 .part L_0x55d44eb44960, 0, 1;
L_0x55d44eb428d0 .part L_0x55d44eb44a00, 0, 1;
L_0x55d44eb42ee0 .part L_0x55d44eb448c0, 1, 1;
L_0x55d44eb43010 .part L_0x55d44eb44960, 1, 1;
L_0x55d44eb43140 .part L_0x55d44eb44a00, 1, 1;
L_0x55d44eb43880 .part L_0x55d44eb448c0, 2, 1;
L_0x55d44eb439b0 .part L_0x55d44eb44960, 2, 1;
L_0x55d44eb43b30 .part L_0x55d44eb44a00, 2, 1;
L_0x55d44eb44100 .part L_0x55d44eb448c0, 3, 1;
L_0x55d44eb442c0 .part L_0x55d44eb44960, 3, 1;
L_0x55d44eb44480 .part L_0x55d44eb44a00, 3, 1;
L_0x55d44eb446b0 .concat8 [ 1 1 1 1], L_0x55d44eb41620, L_0x55d44eb42a70, L_0x55d44eb43320, L_0x55d44eb43cd0;
L_0x55d44eb44750 .concat8 [ 1 1 1 1], L_0x55d44eb42560, L_0x55d44eb42dd0, L_0x55d44eb43770, L_0x55d44eb43ff0;
S_0x55d44e7450d0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e744e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb41c30 .functor XOR 1, L_0x55d44eb42670, L_0x55d44eb427a0, C4<0>, C4<0>;
L_0x55d44eb41620 .functor XOR 1, L_0x55d44eb41c30, L_0x55d44eb428d0, C4<0>, C4<0>;
L_0x55d44eb421d0 .functor AND 1, L_0x55d44eb42670, L_0x55d44eb427a0, C4<1>, C4<1>;
L_0x55d44eb422e0 .functor AND 1, L_0x55d44eb42670, L_0x55d44eb428d0, C4<1>, C4<1>;
L_0x55d44eb423a0 .functor OR 1, L_0x55d44eb421d0, L_0x55d44eb422e0, C4<0>, C4<0>;
L_0x55d44eb424b0 .functor AND 1, L_0x55d44eb428d0, L_0x55d44eb427a0, C4<1>, C4<1>;
L_0x55d44eb42560 .functor OR 1, L_0x55d44eb423a0, L_0x55d44eb424b0, C4<0>, C4<0>;
v0x55d44e745370_0 .net *"_s0", 0 0, L_0x55d44eb41c30;  1 drivers
v0x55d44e745470_0 .net *"_s10", 0 0, L_0x55d44eb424b0;  1 drivers
v0x55d44e745550_0 .net *"_s4", 0 0, L_0x55d44eb421d0;  1 drivers
v0x55d44e745640_0 .net *"_s6", 0 0, L_0x55d44eb422e0;  1 drivers
v0x55d44e745720_0 .net *"_s8", 0 0, L_0x55d44eb423a0;  1 drivers
v0x55d44e745850_0 .net "a", 0 0, L_0x55d44eb42670;  1 drivers
v0x55d44e745910_0 .net "b", 0 0, L_0x55d44eb427a0;  1 drivers
v0x55d44e7459d0_0 .net "ca", 0 0, L_0x55d44eb42560;  1 drivers
v0x55d44e745a90_0 .net "cin", 0 0, L_0x55d44eb428d0;  1 drivers
v0x55d44e745be0_0 .net "sum", 0 0, L_0x55d44eb41620;  1 drivers
S_0x55d44e745d40 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e744e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb42a00 .functor XOR 1, L_0x55d44eb42ee0, L_0x55d44eb43010, C4<0>, C4<0>;
L_0x55d44eb42a70 .functor XOR 1, L_0x55d44eb42a00, L_0x55d44eb43140, C4<0>, C4<0>;
L_0x55d44eb42ae0 .functor AND 1, L_0x55d44eb42ee0, L_0x55d44eb43010, C4<1>, C4<1>;
L_0x55d44eb42b50 .functor AND 1, L_0x55d44eb42ee0, L_0x55d44eb43140, C4<1>, C4<1>;
L_0x55d44eb42c10 .functor OR 1, L_0x55d44eb42ae0, L_0x55d44eb42b50, C4<0>, C4<0>;
L_0x55d44eb42d20 .functor AND 1, L_0x55d44eb43140, L_0x55d44eb43010, C4<1>, C4<1>;
L_0x55d44eb42dd0 .functor OR 1, L_0x55d44eb42c10, L_0x55d44eb42d20, C4<0>, C4<0>;
v0x55d44e745f60_0 .net *"_s0", 0 0, L_0x55d44eb42a00;  1 drivers
v0x55d44e746040_0 .net *"_s10", 0 0, L_0x55d44eb42d20;  1 drivers
v0x55d44e746120_0 .net *"_s4", 0 0, L_0x55d44eb42ae0;  1 drivers
v0x55d44e746210_0 .net *"_s6", 0 0, L_0x55d44eb42b50;  1 drivers
v0x55d44e7462f0_0 .net *"_s8", 0 0, L_0x55d44eb42c10;  1 drivers
v0x55d44e746420_0 .net "a", 0 0, L_0x55d44eb42ee0;  1 drivers
v0x55d44e7464e0_0 .net "b", 0 0, L_0x55d44eb43010;  1 drivers
v0x55d44e7465a0_0 .net "ca", 0 0, L_0x55d44eb42dd0;  1 drivers
v0x55d44e746660_0 .net "cin", 0 0, L_0x55d44eb43140;  1 drivers
v0x55d44e7467b0_0 .net "sum", 0 0, L_0x55d44eb42a70;  1 drivers
S_0x55d44e746910 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e744e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb432b0 .functor XOR 1, L_0x55d44eb43880, L_0x55d44eb439b0, C4<0>, C4<0>;
L_0x55d44eb43320 .functor XOR 1, L_0x55d44eb432b0, L_0x55d44eb43b30, C4<0>, C4<0>;
L_0x55d44eb433e0 .functor AND 1, L_0x55d44eb43880, L_0x55d44eb439b0, C4<1>, C4<1>;
L_0x55d44eb434f0 .functor AND 1, L_0x55d44eb43880, L_0x55d44eb43b30, C4<1>, C4<1>;
L_0x55d44eb435b0 .functor OR 1, L_0x55d44eb433e0, L_0x55d44eb434f0, C4<0>, C4<0>;
L_0x55d44eb436c0 .functor AND 1, L_0x55d44eb43b30, L_0x55d44eb439b0, C4<1>, C4<1>;
L_0x55d44eb43770 .functor OR 1, L_0x55d44eb435b0, L_0x55d44eb436c0, C4<0>, C4<0>;
v0x55d44e746b40_0 .net *"_s0", 0 0, L_0x55d44eb432b0;  1 drivers
v0x55d44e746c20_0 .net *"_s10", 0 0, L_0x55d44eb436c0;  1 drivers
v0x55d44e746d00_0 .net *"_s4", 0 0, L_0x55d44eb433e0;  1 drivers
v0x55d44e746df0_0 .net *"_s6", 0 0, L_0x55d44eb434f0;  1 drivers
v0x55d44e746ed0_0 .net *"_s8", 0 0, L_0x55d44eb435b0;  1 drivers
v0x55d44e747000_0 .net "a", 0 0, L_0x55d44eb43880;  1 drivers
v0x55d44e7470c0_0 .net "b", 0 0, L_0x55d44eb439b0;  1 drivers
v0x55d44e747180_0 .net "ca", 0 0, L_0x55d44eb43770;  1 drivers
v0x55d44e747240_0 .net "cin", 0 0, L_0x55d44eb43b30;  1 drivers
v0x55d44e747390_0 .net "sum", 0 0, L_0x55d44eb43320;  1 drivers
S_0x55d44e7474f0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e744e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb43c60 .functor XOR 1, L_0x55d44eb44100, L_0x55d44eb442c0, C4<0>, C4<0>;
L_0x55d44eb43cd0 .functor XOR 1, L_0x55d44eb43c60, L_0x55d44eb44480, C4<0>, C4<0>;
L_0x55d44eb43d40 .functor AND 1, L_0x55d44eb44100, L_0x55d44eb442c0, C4<1>, C4<1>;
L_0x55d44eb43db0 .functor AND 1, L_0x55d44eb44100, L_0x55d44eb44480, C4<1>, C4<1>;
L_0x55d44eb43e70 .functor OR 1, L_0x55d44eb43d40, L_0x55d44eb43db0, C4<0>, C4<0>;
L_0x55d44eb43f80 .functor AND 1, L_0x55d44eb44480, L_0x55d44eb442c0, C4<1>, C4<1>;
L_0x55d44eb43ff0 .functor OR 1, L_0x55d44eb43e70, L_0x55d44eb43f80, C4<0>, C4<0>;
v0x55d44e7476f0_0 .net *"_s0", 0 0, L_0x55d44eb43c60;  1 drivers
v0x55d44e7477f0_0 .net *"_s10", 0 0, L_0x55d44eb43f80;  1 drivers
v0x55d44e7478d0_0 .net *"_s4", 0 0, L_0x55d44eb43d40;  1 drivers
v0x55d44e7479c0_0 .net *"_s6", 0 0, L_0x55d44eb43db0;  1 drivers
v0x55d44e747aa0_0 .net *"_s8", 0 0, L_0x55d44eb43e70;  1 drivers
v0x55d44e747bd0_0 .net "a", 0 0, L_0x55d44eb44100;  1 drivers
v0x55d44e747c90_0 .net "b", 0 0, L_0x55d44eb442c0;  1 drivers
v0x55d44e747d50_0 .net "ca", 0 0, L_0x55d44eb43ff0;  1 drivers
v0x55d44e747e10_0 .net "cin", 0 0, L_0x55d44eb44480;  1 drivers
v0x55d44e747f60_0 .net "sum", 0 0, L_0x55d44eb43cd0;  1 drivers
S_0x55d44e7485c0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44e744be0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e74b800_0 .net "a", 3 0, L_0x55d44eb47250;  1 drivers
v0x55d44e74b900_0 .net "b", 3 0, L_0x55d44eb47340;  1 drivers
v0x55d44e74b9e0_0 .net "ca", 3 0, L_0x55d44eb470e0;  1 drivers
v0x55d44e74baa0_0 .net "cin", 3 0, L_0x55d44eb47430;  1 drivers
v0x55d44e74bb80_0 .net "sum", 3 0, L_0x55d44eb47040;  1 drivers
L_0x55d44eb45000 .part L_0x55d44eb47250, 0, 1;
L_0x55d44eb45130 .part L_0x55d44eb47340, 0, 1;
L_0x55d44eb45260 .part L_0x55d44eb47430, 0, 1;
L_0x55d44eb45870 .part L_0x55d44eb47250, 1, 1;
L_0x55d44eb459a0 .part L_0x55d44eb47340, 1, 1;
L_0x55d44eb45ad0 .part L_0x55d44eb47430, 1, 1;
L_0x55d44eb46210 .part L_0x55d44eb47250, 2, 1;
L_0x55d44eb46340 .part L_0x55d44eb47340, 2, 1;
L_0x55d44eb464c0 .part L_0x55d44eb47430, 2, 1;
L_0x55d44eb46a90 .part L_0x55d44eb47250, 3, 1;
L_0x55d44eb46c50 .part L_0x55d44eb47340, 3, 1;
L_0x55d44eb46e10 .part L_0x55d44eb47430, 3, 1;
L_0x55d44eb47040 .concat8 [ 1 1 1 1], L_0x55d44eb44aa0, L_0x55d44eb45400, L_0x55d44eb45cb0, L_0x55d44eb46660;
L_0x55d44eb470e0 .concat8 [ 1 1 1 1], L_0x55d44eb44ef0, L_0x55d44eb45760, L_0x55d44eb46100, L_0x55d44eb46980;
S_0x55d44e748830 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e7485c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb44640 .functor XOR 1, L_0x55d44eb45000, L_0x55d44eb45130, C4<0>, C4<0>;
L_0x55d44eb44aa0 .functor XOR 1, L_0x55d44eb44640, L_0x55d44eb45260, C4<0>, C4<0>;
L_0x55d44eb44b60 .functor AND 1, L_0x55d44eb45000, L_0x55d44eb45130, C4<1>, C4<1>;
L_0x55d44eb44c70 .functor AND 1, L_0x55d44eb45000, L_0x55d44eb45260, C4<1>, C4<1>;
L_0x55d44eb44d30 .functor OR 1, L_0x55d44eb44b60, L_0x55d44eb44c70, C4<0>, C4<0>;
L_0x55d44eb44e40 .functor AND 1, L_0x55d44eb45260, L_0x55d44eb45130, C4<1>, C4<1>;
L_0x55d44eb44ef0 .functor OR 1, L_0x55d44eb44d30, L_0x55d44eb44e40, C4<0>, C4<0>;
v0x55d44e748ab0_0 .net *"_s0", 0 0, L_0x55d44eb44640;  1 drivers
v0x55d44e748bb0_0 .net *"_s10", 0 0, L_0x55d44eb44e40;  1 drivers
v0x55d44e748c90_0 .net *"_s4", 0 0, L_0x55d44eb44b60;  1 drivers
v0x55d44e748d80_0 .net *"_s6", 0 0, L_0x55d44eb44c70;  1 drivers
v0x55d44e748e60_0 .net *"_s8", 0 0, L_0x55d44eb44d30;  1 drivers
v0x55d44e748f90_0 .net "a", 0 0, L_0x55d44eb45000;  1 drivers
v0x55d44e749050_0 .net "b", 0 0, L_0x55d44eb45130;  1 drivers
v0x55d44e749110_0 .net "ca", 0 0, L_0x55d44eb44ef0;  1 drivers
v0x55d44e7491d0_0 .net "cin", 0 0, L_0x55d44eb45260;  1 drivers
v0x55d44e749320_0 .net "sum", 0 0, L_0x55d44eb44aa0;  1 drivers
S_0x55d44e749480 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e7485c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb45390 .functor XOR 1, L_0x55d44eb45870, L_0x55d44eb459a0, C4<0>, C4<0>;
L_0x55d44eb45400 .functor XOR 1, L_0x55d44eb45390, L_0x55d44eb45ad0, C4<0>, C4<0>;
L_0x55d44eb45470 .functor AND 1, L_0x55d44eb45870, L_0x55d44eb459a0, C4<1>, C4<1>;
L_0x55d44eb454e0 .functor AND 1, L_0x55d44eb45870, L_0x55d44eb45ad0, C4<1>, C4<1>;
L_0x55d44eb455a0 .functor OR 1, L_0x55d44eb45470, L_0x55d44eb454e0, C4<0>, C4<0>;
L_0x55d44eb456b0 .functor AND 1, L_0x55d44eb45ad0, L_0x55d44eb459a0, C4<1>, C4<1>;
L_0x55d44eb45760 .functor OR 1, L_0x55d44eb455a0, L_0x55d44eb456b0, C4<0>, C4<0>;
v0x55d44e7496a0_0 .net *"_s0", 0 0, L_0x55d44eb45390;  1 drivers
v0x55d44e749780_0 .net *"_s10", 0 0, L_0x55d44eb456b0;  1 drivers
v0x55d44e749860_0 .net *"_s4", 0 0, L_0x55d44eb45470;  1 drivers
v0x55d44e749950_0 .net *"_s6", 0 0, L_0x55d44eb454e0;  1 drivers
v0x55d44e749a30_0 .net *"_s8", 0 0, L_0x55d44eb455a0;  1 drivers
v0x55d44e749b60_0 .net "a", 0 0, L_0x55d44eb45870;  1 drivers
v0x55d44e749c20_0 .net "b", 0 0, L_0x55d44eb459a0;  1 drivers
v0x55d44e749ce0_0 .net "ca", 0 0, L_0x55d44eb45760;  1 drivers
v0x55d44e749da0_0 .net "cin", 0 0, L_0x55d44eb45ad0;  1 drivers
v0x55d44e749ef0_0 .net "sum", 0 0, L_0x55d44eb45400;  1 drivers
S_0x55d44e74a050 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e7485c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb45c40 .functor XOR 1, L_0x55d44eb46210, L_0x55d44eb46340, C4<0>, C4<0>;
L_0x55d44eb45cb0 .functor XOR 1, L_0x55d44eb45c40, L_0x55d44eb464c0, C4<0>, C4<0>;
L_0x55d44eb45d70 .functor AND 1, L_0x55d44eb46210, L_0x55d44eb46340, C4<1>, C4<1>;
L_0x55d44eb45e80 .functor AND 1, L_0x55d44eb46210, L_0x55d44eb464c0, C4<1>, C4<1>;
L_0x55d44eb45f40 .functor OR 1, L_0x55d44eb45d70, L_0x55d44eb45e80, C4<0>, C4<0>;
L_0x55d44eb46050 .functor AND 1, L_0x55d44eb464c0, L_0x55d44eb46340, C4<1>, C4<1>;
L_0x55d44eb46100 .functor OR 1, L_0x55d44eb45f40, L_0x55d44eb46050, C4<0>, C4<0>;
v0x55d44e74a280_0 .net *"_s0", 0 0, L_0x55d44eb45c40;  1 drivers
v0x55d44e74a360_0 .net *"_s10", 0 0, L_0x55d44eb46050;  1 drivers
v0x55d44e74a440_0 .net *"_s4", 0 0, L_0x55d44eb45d70;  1 drivers
v0x55d44e74a530_0 .net *"_s6", 0 0, L_0x55d44eb45e80;  1 drivers
v0x55d44e74a610_0 .net *"_s8", 0 0, L_0x55d44eb45f40;  1 drivers
v0x55d44e74a740_0 .net "a", 0 0, L_0x55d44eb46210;  1 drivers
v0x55d44e74a800_0 .net "b", 0 0, L_0x55d44eb46340;  1 drivers
v0x55d44e74a8c0_0 .net "ca", 0 0, L_0x55d44eb46100;  1 drivers
v0x55d44e74a980_0 .net "cin", 0 0, L_0x55d44eb464c0;  1 drivers
v0x55d44e74aad0_0 .net "sum", 0 0, L_0x55d44eb45cb0;  1 drivers
S_0x55d44e74ac30 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e7485c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb465f0 .functor XOR 1, L_0x55d44eb46a90, L_0x55d44eb46c50, C4<0>, C4<0>;
L_0x55d44eb46660 .functor XOR 1, L_0x55d44eb465f0, L_0x55d44eb46e10, C4<0>, C4<0>;
L_0x55d44eb466d0 .functor AND 1, L_0x55d44eb46a90, L_0x55d44eb46c50, C4<1>, C4<1>;
L_0x55d44eb46740 .functor AND 1, L_0x55d44eb46a90, L_0x55d44eb46e10, C4<1>, C4<1>;
L_0x55d44eb46800 .functor OR 1, L_0x55d44eb466d0, L_0x55d44eb46740, C4<0>, C4<0>;
L_0x55d44eb46910 .functor AND 1, L_0x55d44eb46e10, L_0x55d44eb46c50, C4<1>, C4<1>;
L_0x55d44eb46980 .functor OR 1, L_0x55d44eb46800, L_0x55d44eb46910, C4<0>, C4<0>;
v0x55d44e74ae30_0 .net *"_s0", 0 0, L_0x55d44eb465f0;  1 drivers
v0x55d44e74af30_0 .net *"_s10", 0 0, L_0x55d44eb46910;  1 drivers
v0x55d44e74b010_0 .net *"_s4", 0 0, L_0x55d44eb466d0;  1 drivers
v0x55d44e74b100_0 .net *"_s6", 0 0, L_0x55d44eb46740;  1 drivers
v0x55d44e74b1e0_0 .net *"_s8", 0 0, L_0x55d44eb46800;  1 drivers
v0x55d44e74b310_0 .net "a", 0 0, L_0x55d44eb46a90;  1 drivers
v0x55d44e74b3d0_0 .net "b", 0 0, L_0x55d44eb46c50;  1 drivers
v0x55d44e74b490_0 .net "ca", 0 0, L_0x55d44eb46980;  1 drivers
v0x55d44e74b550_0 .net "cin", 0 0, L_0x55d44eb46e10;  1 drivers
v0x55d44e74b6a0_0 .net "sum", 0 0, L_0x55d44eb46660;  1 drivers
S_0x55d44e74bd00 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44e744be0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e74ef50_0 .net "a", 3 0, L_0x55d44eb49d10;  1 drivers
v0x55d44e74f050_0 .net "b", 3 0, L_0x55d44eb49db0;  1 drivers
v0x55d44e74f130_0 .net "ca", 3 0, L_0x55d44eb49ba0;  1 drivers
v0x55d44e74f1f0_0 .net "cin", 3 0, L_0x55d44eb49ea0;  1 drivers
v0x55d44e74f2d0_0 .net "sum", 3 0, L_0x55d44eb49b00;  1 drivers
L_0x55d44eb47ac0 .part L_0x55d44eb49d10, 0, 1;
L_0x55d44eb47bf0 .part L_0x55d44eb49db0, 0, 1;
L_0x55d44eb47d20 .part L_0x55d44eb49ea0, 0, 1;
L_0x55d44eb48330 .part L_0x55d44eb49d10, 1, 1;
L_0x55d44eb48460 .part L_0x55d44eb49db0, 1, 1;
L_0x55d44eb48590 .part L_0x55d44eb49ea0, 1, 1;
L_0x55d44eb48cd0 .part L_0x55d44eb49d10, 2, 1;
L_0x55d44eb48e00 .part L_0x55d44eb49db0, 2, 1;
L_0x55d44eb48f80 .part L_0x55d44eb49ea0, 2, 1;
L_0x55d44eb49550 .part L_0x55d44eb49d10, 3, 1;
L_0x55d44eb49710 .part L_0x55d44eb49db0, 3, 1;
L_0x55d44eb498d0 .part L_0x55d44eb49ea0, 3, 1;
L_0x55d44eb49b00 .concat8 [ 1 1 1 1], L_0x55d44eb47560, L_0x55d44eb47ec0, L_0x55d44eb48770, L_0x55d44eb49120;
L_0x55d44eb49ba0 .concat8 [ 1 1 1 1], L_0x55d44eb479b0, L_0x55d44eb48220, L_0x55d44eb48bc0, L_0x55d44eb49440;
S_0x55d44e74bf80 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e74bd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb46fd0 .functor XOR 1, L_0x55d44eb47ac0, L_0x55d44eb47bf0, C4<0>, C4<0>;
L_0x55d44eb47560 .functor XOR 1, L_0x55d44eb46fd0, L_0x55d44eb47d20, C4<0>, C4<0>;
L_0x55d44eb47620 .functor AND 1, L_0x55d44eb47ac0, L_0x55d44eb47bf0, C4<1>, C4<1>;
L_0x55d44eb47730 .functor AND 1, L_0x55d44eb47ac0, L_0x55d44eb47d20, C4<1>, C4<1>;
L_0x55d44eb477f0 .functor OR 1, L_0x55d44eb47620, L_0x55d44eb47730, C4<0>, C4<0>;
L_0x55d44eb47900 .functor AND 1, L_0x55d44eb47d20, L_0x55d44eb47bf0, C4<1>, C4<1>;
L_0x55d44eb479b0 .functor OR 1, L_0x55d44eb477f0, L_0x55d44eb47900, C4<0>, C4<0>;
v0x55d44e74c200_0 .net *"_s0", 0 0, L_0x55d44eb46fd0;  1 drivers
v0x55d44e74c300_0 .net *"_s10", 0 0, L_0x55d44eb47900;  1 drivers
v0x55d44e74c3e0_0 .net *"_s4", 0 0, L_0x55d44eb47620;  1 drivers
v0x55d44e74c4d0_0 .net *"_s6", 0 0, L_0x55d44eb47730;  1 drivers
v0x55d44e74c5b0_0 .net *"_s8", 0 0, L_0x55d44eb477f0;  1 drivers
v0x55d44e74c6e0_0 .net "a", 0 0, L_0x55d44eb47ac0;  1 drivers
v0x55d44e74c7a0_0 .net "b", 0 0, L_0x55d44eb47bf0;  1 drivers
v0x55d44e74c860_0 .net "ca", 0 0, L_0x55d44eb479b0;  1 drivers
v0x55d44e74c920_0 .net "cin", 0 0, L_0x55d44eb47d20;  1 drivers
v0x55d44e74ca70_0 .net "sum", 0 0, L_0x55d44eb47560;  1 drivers
S_0x55d44e74cbd0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e74bd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb47e50 .functor XOR 1, L_0x55d44eb48330, L_0x55d44eb48460, C4<0>, C4<0>;
L_0x55d44eb47ec0 .functor XOR 1, L_0x55d44eb47e50, L_0x55d44eb48590, C4<0>, C4<0>;
L_0x55d44eb47f30 .functor AND 1, L_0x55d44eb48330, L_0x55d44eb48460, C4<1>, C4<1>;
L_0x55d44eb47fa0 .functor AND 1, L_0x55d44eb48330, L_0x55d44eb48590, C4<1>, C4<1>;
L_0x55d44eb48060 .functor OR 1, L_0x55d44eb47f30, L_0x55d44eb47fa0, C4<0>, C4<0>;
L_0x55d44eb48170 .functor AND 1, L_0x55d44eb48590, L_0x55d44eb48460, C4<1>, C4<1>;
L_0x55d44eb48220 .functor OR 1, L_0x55d44eb48060, L_0x55d44eb48170, C4<0>, C4<0>;
v0x55d44e74cdf0_0 .net *"_s0", 0 0, L_0x55d44eb47e50;  1 drivers
v0x55d44e74ced0_0 .net *"_s10", 0 0, L_0x55d44eb48170;  1 drivers
v0x55d44e74cfb0_0 .net *"_s4", 0 0, L_0x55d44eb47f30;  1 drivers
v0x55d44e74d0a0_0 .net *"_s6", 0 0, L_0x55d44eb47fa0;  1 drivers
v0x55d44e74d180_0 .net *"_s8", 0 0, L_0x55d44eb48060;  1 drivers
v0x55d44e74d2b0_0 .net "a", 0 0, L_0x55d44eb48330;  1 drivers
v0x55d44e74d370_0 .net "b", 0 0, L_0x55d44eb48460;  1 drivers
v0x55d44e74d430_0 .net "ca", 0 0, L_0x55d44eb48220;  1 drivers
v0x55d44e74d4f0_0 .net "cin", 0 0, L_0x55d44eb48590;  1 drivers
v0x55d44e74d640_0 .net "sum", 0 0, L_0x55d44eb47ec0;  1 drivers
S_0x55d44e74d7a0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e74bd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb48700 .functor XOR 1, L_0x55d44eb48cd0, L_0x55d44eb48e00, C4<0>, C4<0>;
L_0x55d44eb48770 .functor XOR 1, L_0x55d44eb48700, L_0x55d44eb48f80, C4<0>, C4<0>;
L_0x55d44eb48830 .functor AND 1, L_0x55d44eb48cd0, L_0x55d44eb48e00, C4<1>, C4<1>;
L_0x55d44eb48940 .functor AND 1, L_0x55d44eb48cd0, L_0x55d44eb48f80, C4<1>, C4<1>;
L_0x55d44eb48a00 .functor OR 1, L_0x55d44eb48830, L_0x55d44eb48940, C4<0>, C4<0>;
L_0x55d44eb48b10 .functor AND 1, L_0x55d44eb48f80, L_0x55d44eb48e00, C4<1>, C4<1>;
L_0x55d44eb48bc0 .functor OR 1, L_0x55d44eb48a00, L_0x55d44eb48b10, C4<0>, C4<0>;
v0x55d44e74d9d0_0 .net *"_s0", 0 0, L_0x55d44eb48700;  1 drivers
v0x55d44e74dab0_0 .net *"_s10", 0 0, L_0x55d44eb48b10;  1 drivers
v0x55d44e74db90_0 .net *"_s4", 0 0, L_0x55d44eb48830;  1 drivers
v0x55d44e74dc80_0 .net *"_s6", 0 0, L_0x55d44eb48940;  1 drivers
v0x55d44e74dd60_0 .net *"_s8", 0 0, L_0x55d44eb48a00;  1 drivers
v0x55d44e74de90_0 .net "a", 0 0, L_0x55d44eb48cd0;  1 drivers
v0x55d44e74df50_0 .net "b", 0 0, L_0x55d44eb48e00;  1 drivers
v0x55d44e74e010_0 .net "ca", 0 0, L_0x55d44eb48bc0;  1 drivers
v0x55d44e74e0d0_0 .net "cin", 0 0, L_0x55d44eb48f80;  1 drivers
v0x55d44e74e220_0 .net "sum", 0 0, L_0x55d44eb48770;  1 drivers
S_0x55d44e74e380 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e74bd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb490b0 .functor XOR 1, L_0x55d44eb49550, L_0x55d44eb49710, C4<0>, C4<0>;
L_0x55d44eb49120 .functor XOR 1, L_0x55d44eb490b0, L_0x55d44eb498d0, C4<0>, C4<0>;
L_0x55d44eb49190 .functor AND 1, L_0x55d44eb49550, L_0x55d44eb49710, C4<1>, C4<1>;
L_0x55d44eb49200 .functor AND 1, L_0x55d44eb49550, L_0x55d44eb498d0, C4<1>, C4<1>;
L_0x55d44eb492c0 .functor OR 1, L_0x55d44eb49190, L_0x55d44eb49200, C4<0>, C4<0>;
L_0x55d44eb493d0 .functor AND 1, L_0x55d44eb498d0, L_0x55d44eb49710, C4<1>, C4<1>;
L_0x55d44eb49440 .functor OR 1, L_0x55d44eb492c0, L_0x55d44eb493d0, C4<0>, C4<0>;
v0x55d44e74e580_0 .net *"_s0", 0 0, L_0x55d44eb490b0;  1 drivers
v0x55d44e74e680_0 .net *"_s10", 0 0, L_0x55d44eb493d0;  1 drivers
v0x55d44e74e760_0 .net *"_s4", 0 0, L_0x55d44eb49190;  1 drivers
v0x55d44e74e850_0 .net *"_s6", 0 0, L_0x55d44eb49200;  1 drivers
v0x55d44e74e930_0 .net *"_s8", 0 0, L_0x55d44eb492c0;  1 drivers
v0x55d44e74ea60_0 .net "a", 0 0, L_0x55d44eb49550;  1 drivers
v0x55d44e74eb20_0 .net "b", 0 0, L_0x55d44eb49710;  1 drivers
v0x55d44e74ebe0_0 .net "ca", 0 0, L_0x55d44eb49440;  1 drivers
v0x55d44e74eca0_0 .net "cin", 0 0, L_0x55d44eb498d0;  1 drivers
v0x55d44e74edf0_0 .net "sum", 0 0, L_0x55d44eb49120;  1 drivers
S_0x55d44e74f450 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44e744be0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e752690_0 .net "a", 3 0, L_0x55d44eb4c6b0;  1 drivers
v0x55d44e752790_0 .net "b", 3 0, L_0x55d44eb4c7e0;  1 drivers
v0x55d44e752870_0 .net "ca", 3 0, L_0x55d44eb4c540;  1 drivers
v0x55d44e752930_0 .net "cin", 3 0, L_0x55d44eb4c910;  1 drivers
v0x55d44e752a10_0 .net "sum", 3 0, L_0x55d44eb4c4a0;  1 drivers
L_0x55d44eb4a460 .part L_0x55d44eb4c6b0, 0, 1;
L_0x55d44eb4a590 .part L_0x55d44eb4c7e0, 0, 1;
L_0x55d44eb4a6c0 .part L_0x55d44eb4c910, 0, 1;
L_0x55d44eb4acd0 .part L_0x55d44eb4c6b0, 1, 1;
L_0x55d44eb4ae00 .part L_0x55d44eb4c7e0, 1, 1;
L_0x55d44eb4af30 .part L_0x55d44eb4c910, 1, 1;
L_0x55d44eb4b670 .part L_0x55d44eb4c6b0, 2, 1;
L_0x55d44eb4b7a0 .part L_0x55d44eb4c7e0, 2, 1;
L_0x55d44eb4b920 .part L_0x55d44eb4c910, 2, 1;
L_0x55d44eb4bef0 .part L_0x55d44eb4c6b0, 3, 1;
L_0x55d44eb4c0b0 .part L_0x55d44eb4c7e0, 3, 1;
L_0x55d44eb4c270 .part L_0x55d44eb4c910, 3, 1;
L_0x55d44eb4c4a0 .concat8 [ 1 1 1 1], L_0x55d44eb49f40, L_0x55d44eb4a860, L_0x55d44eb4b110, L_0x55d44eb4bac0;
L_0x55d44eb4c540 .concat8 [ 1 1 1 1], L_0x55d44eb4a350, L_0x55d44eb4abc0, L_0x55d44eb4b560, L_0x55d44eb4bde0;
S_0x55d44e74f6a0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e74f450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb49a90 .functor XOR 1, L_0x55d44eb4a460, L_0x55d44eb4a590, C4<0>, C4<0>;
L_0x55d44eb49f40 .functor XOR 1, L_0x55d44eb49a90, L_0x55d44eb4a6c0, C4<0>, C4<0>;
L_0x55d44eb4a000 .functor AND 1, L_0x55d44eb4a460, L_0x55d44eb4a590, C4<1>, C4<1>;
L_0x55d44eb4a110 .functor AND 1, L_0x55d44eb4a460, L_0x55d44eb4a6c0, C4<1>, C4<1>;
L_0x55d44eb4a1d0 .functor OR 1, L_0x55d44eb4a000, L_0x55d44eb4a110, C4<0>, C4<0>;
L_0x55d44eb4a2e0 .functor AND 1, L_0x55d44eb4a6c0, L_0x55d44eb4a590, C4<1>, C4<1>;
L_0x55d44eb4a350 .functor OR 1, L_0x55d44eb4a1d0, L_0x55d44eb4a2e0, C4<0>, C4<0>;
v0x55d44e74f940_0 .net *"_s0", 0 0, L_0x55d44eb49a90;  1 drivers
v0x55d44e74fa40_0 .net *"_s10", 0 0, L_0x55d44eb4a2e0;  1 drivers
v0x55d44e74fb20_0 .net *"_s4", 0 0, L_0x55d44eb4a000;  1 drivers
v0x55d44e74fc10_0 .net *"_s6", 0 0, L_0x55d44eb4a110;  1 drivers
v0x55d44e74fcf0_0 .net *"_s8", 0 0, L_0x55d44eb4a1d0;  1 drivers
v0x55d44e74fe20_0 .net "a", 0 0, L_0x55d44eb4a460;  1 drivers
v0x55d44e74fee0_0 .net "b", 0 0, L_0x55d44eb4a590;  1 drivers
v0x55d44e74ffa0_0 .net "ca", 0 0, L_0x55d44eb4a350;  1 drivers
v0x55d44e750060_0 .net "cin", 0 0, L_0x55d44eb4a6c0;  1 drivers
v0x55d44e7501b0_0 .net "sum", 0 0, L_0x55d44eb49f40;  1 drivers
S_0x55d44e750310 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e74f450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb4a7f0 .functor XOR 1, L_0x55d44eb4acd0, L_0x55d44eb4ae00, C4<0>, C4<0>;
L_0x55d44eb4a860 .functor XOR 1, L_0x55d44eb4a7f0, L_0x55d44eb4af30, C4<0>, C4<0>;
L_0x55d44eb4a8d0 .functor AND 1, L_0x55d44eb4acd0, L_0x55d44eb4ae00, C4<1>, C4<1>;
L_0x55d44eb4a940 .functor AND 1, L_0x55d44eb4acd0, L_0x55d44eb4af30, C4<1>, C4<1>;
L_0x55d44eb4aa00 .functor OR 1, L_0x55d44eb4a8d0, L_0x55d44eb4a940, C4<0>, C4<0>;
L_0x55d44eb4ab10 .functor AND 1, L_0x55d44eb4af30, L_0x55d44eb4ae00, C4<1>, C4<1>;
L_0x55d44eb4abc0 .functor OR 1, L_0x55d44eb4aa00, L_0x55d44eb4ab10, C4<0>, C4<0>;
v0x55d44e750530_0 .net *"_s0", 0 0, L_0x55d44eb4a7f0;  1 drivers
v0x55d44e750610_0 .net *"_s10", 0 0, L_0x55d44eb4ab10;  1 drivers
v0x55d44e7506f0_0 .net *"_s4", 0 0, L_0x55d44eb4a8d0;  1 drivers
v0x55d44e7507e0_0 .net *"_s6", 0 0, L_0x55d44eb4a940;  1 drivers
v0x55d44e7508c0_0 .net *"_s8", 0 0, L_0x55d44eb4aa00;  1 drivers
v0x55d44e7509f0_0 .net "a", 0 0, L_0x55d44eb4acd0;  1 drivers
v0x55d44e750ab0_0 .net "b", 0 0, L_0x55d44eb4ae00;  1 drivers
v0x55d44e750b70_0 .net "ca", 0 0, L_0x55d44eb4abc0;  1 drivers
v0x55d44e750c30_0 .net "cin", 0 0, L_0x55d44eb4af30;  1 drivers
v0x55d44e750d80_0 .net "sum", 0 0, L_0x55d44eb4a860;  1 drivers
S_0x55d44e750ee0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e74f450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb4b0a0 .functor XOR 1, L_0x55d44eb4b670, L_0x55d44eb4b7a0, C4<0>, C4<0>;
L_0x55d44eb4b110 .functor XOR 1, L_0x55d44eb4b0a0, L_0x55d44eb4b920, C4<0>, C4<0>;
L_0x55d44eb4b1d0 .functor AND 1, L_0x55d44eb4b670, L_0x55d44eb4b7a0, C4<1>, C4<1>;
L_0x55d44eb4b2e0 .functor AND 1, L_0x55d44eb4b670, L_0x55d44eb4b920, C4<1>, C4<1>;
L_0x55d44eb4b3a0 .functor OR 1, L_0x55d44eb4b1d0, L_0x55d44eb4b2e0, C4<0>, C4<0>;
L_0x55d44eb4b4b0 .functor AND 1, L_0x55d44eb4b920, L_0x55d44eb4b7a0, C4<1>, C4<1>;
L_0x55d44eb4b560 .functor OR 1, L_0x55d44eb4b3a0, L_0x55d44eb4b4b0, C4<0>, C4<0>;
v0x55d44e751110_0 .net *"_s0", 0 0, L_0x55d44eb4b0a0;  1 drivers
v0x55d44e7511f0_0 .net *"_s10", 0 0, L_0x55d44eb4b4b0;  1 drivers
v0x55d44e7512d0_0 .net *"_s4", 0 0, L_0x55d44eb4b1d0;  1 drivers
v0x55d44e7513c0_0 .net *"_s6", 0 0, L_0x55d44eb4b2e0;  1 drivers
v0x55d44e7514a0_0 .net *"_s8", 0 0, L_0x55d44eb4b3a0;  1 drivers
v0x55d44e7515d0_0 .net "a", 0 0, L_0x55d44eb4b670;  1 drivers
v0x55d44e751690_0 .net "b", 0 0, L_0x55d44eb4b7a0;  1 drivers
v0x55d44e751750_0 .net "ca", 0 0, L_0x55d44eb4b560;  1 drivers
v0x55d44e751810_0 .net "cin", 0 0, L_0x55d44eb4b920;  1 drivers
v0x55d44e751960_0 .net "sum", 0 0, L_0x55d44eb4b110;  1 drivers
S_0x55d44e751ac0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e74f450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb4ba50 .functor XOR 1, L_0x55d44eb4bef0, L_0x55d44eb4c0b0, C4<0>, C4<0>;
L_0x55d44eb4bac0 .functor XOR 1, L_0x55d44eb4ba50, L_0x55d44eb4c270, C4<0>, C4<0>;
L_0x55d44eb4bb30 .functor AND 1, L_0x55d44eb4bef0, L_0x55d44eb4c0b0, C4<1>, C4<1>;
L_0x55d44eb4bba0 .functor AND 1, L_0x55d44eb4bef0, L_0x55d44eb4c270, C4<1>, C4<1>;
L_0x55d44eb4bc60 .functor OR 1, L_0x55d44eb4bb30, L_0x55d44eb4bba0, C4<0>, C4<0>;
L_0x55d44eb4bd70 .functor AND 1, L_0x55d44eb4c270, L_0x55d44eb4c0b0, C4<1>, C4<1>;
L_0x55d44eb4bde0 .functor OR 1, L_0x55d44eb4bc60, L_0x55d44eb4bd70, C4<0>, C4<0>;
v0x55d44e751cc0_0 .net *"_s0", 0 0, L_0x55d44eb4ba50;  1 drivers
v0x55d44e751dc0_0 .net *"_s10", 0 0, L_0x55d44eb4bd70;  1 drivers
v0x55d44e751ea0_0 .net *"_s4", 0 0, L_0x55d44eb4bb30;  1 drivers
v0x55d44e751f90_0 .net *"_s6", 0 0, L_0x55d44eb4bba0;  1 drivers
v0x55d44e752070_0 .net *"_s8", 0 0, L_0x55d44eb4bc60;  1 drivers
v0x55d44e7521a0_0 .net "a", 0 0, L_0x55d44eb4bef0;  1 drivers
v0x55d44e752260_0 .net "b", 0 0, L_0x55d44eb4c0b0;  1 drivers
v0x55d44e752320_0 .net "ca", 0 0, L_0x55d44eb4bde0;  1 drivers
v0x55d44e7523e0_0 .net "cin", 0 0, L_0x55d44eb4c270;  1 drivers
v0x55d44e752530_0 .net "sum", 0 0, L_0x55d44eb4bac0;  1 drivers
S_0x55d44e7541b0 .scope module, "a_8" "sixtyBitAdder" 3 54, 5 3 0, S_0x55d44de3e860;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f865d713ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44e78e830_0 .net/2u *"_s2", 0 0, L_0x7f865d713ba0;  1 drivers
L_0x7f865d713be8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44e78e930_0 .net/2u *"_s6", 0 0, L_0x7f865d713be8;  1 drivers
v0x55d44e78ea10_0 .net "a", 64 0, L_0x55d44eb7a940;  1 drivers
v0x55d44e78ead0_0 .net "b", 64 0, L_0x55d44eb7aaa0;  1 drivers
v0x55d44e78ebb0_0 .net "ca", 64 0, L_0x55d44eb7a760;  1 drivers
v0x55d44e78ece0_0 .net "cin", 64 0, L_0x55d44eb7ab40;  1 drivers
v0x55d44e78edc0_0 .net "sum", 64 0, L_0x55d44eb7a5d0;  1 drivers
L_0x55d44eb64140 .part L_0x55d44eb7a940, 0, 32;
L_0x55d44eb641e0 .part L_0x55d44eb7aaa0, 0, 32;
L_0x55d44eb64280 .part L_0x55d44eb7ab40, 0, 32;
L_0x55d44eb7a300 .part L_0x55d44eb7a940, 32, 32;
L_0x55d44eb7a3f0 .part L_0x55d44eb7aaa0, 32, 32;
L_0x55d44eb7a4e0 .part L_0x55d44eb7ab40, 32, 32;
L_0x55d44eb7a5d0 .concat8 [ 32 32 1 0], L_0x55d44eb63e70, L_0x55d44eb7a030, L_0x7f865d713be8;
L_0x55d44eb7a760 .concat8 [ 1 32 32 0], L_0x7f865d713ba0, L_0x55d44eb63fb0, L_0x55d44eb7a170;
S_0x55d44e754400 .scope module, "FA_0" "thirtBitAdder" 5 13, 6 3 0, S_0x55d44e7541b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44e7710f0_0 .net "a", 31 0, L_0x55d44eb64140;  1 drivers
v0x55d44e7711f0_0 .net "b", 31 0, L_0x55d44eb641e0;  1 drivers
v0x55d44e7712d0_0 .net "ca", 31 0, L_0x55d44eb63fb0;  1 drivers
v0x55d44e771390_0 .net "cin", 31 0, L_0x55d44eb64280;  1 drivers
v0x55d44e771470_0 .net "sum", 31 0, L_0x55d44eb63e70;  1 drivers
L_0x55d44eb58d50 .part L_0x55d44eb64140, 0, 16;
L_0x55d44eb58df0 .part L_0x55d44eb641e0, 0, 16;
L_0x55d44eb58e90 .part L_0x55d44eb64280, 0, 16;
L_0x55d44eb63b60 .part L_0x55d44eb64140, 16, 16;
L_0x55d44eb63c50 .part L_0x55d44eb641e0, 16, 16;
L_0x55d44eb63d40 .part L_0x55d44eb64280, 16, 16;
L_0x55d44eb63e70 .concat8 [ 16 16 0 0], L_0x55d44eb58a50, L_0x55d44eb63860;
L_0x55d44eb63fb0 .concat8 [ 16 16 0 0], L_0x55d44eb58af0, L_0x55d44eb63900;
S_0x55d44e7546a0 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44e754400;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44e7626a0_0 .net "a", 15 0, L_0x55d44eb58d50;  1 drivers
v0x55d44e7627a0_0 .net "b", 15 0, L_0x55d44eb58df0;  1 drivers
v0x55d44e762880_0 .net "ca", 15 0, L_0x55d44eb58af0;  1 drivers
v0x55d44e762940_0 .net "cin", 15 0, L_0x55d44eb58e90;  1 drivers
v0x55d44e762a20_0 .net "sum", 15 0, L_0x55d44eb58a50;  1 drivers
L_0x55d44eb50860 .part L_0x55d44eb58d50, 0, 4;
L_0x55d44eb50900 .part L_0x55d44eb58df0, 0, 4;
L_0x55d44eb509a0 .part L_0x55d44eb58e90, 0, 4;
L_0x55d44eb531f0 .part L_0x55d44eb58d50, 4, 4;
L_0x55d44eb532e0 .part L_0x55d44eb58df0, 4, 4;
L_0x55d44eb533d0 .part L_0x55d44eb58e90, 4, 4;
L_0x55d44eb55cb0 .part L_0x55d44eb58d50, 8, 4;
L_0x55d44eb55d50 .part L_0x55d44eb58df0, 8, 4;
L_0x55d44eb55e40 .part L_0x55d44eb58e90, 8, 4;
L_0x55d44eb58650 .part L_0x55d44eb58d50, 12, 4;
L_0x55d44eb58780 .part L_0x55d44eb58df0, 12, 4;
L_0x55d44eb588b0 .part L_0x55d44eb58e90, 12, 4;
L_0x55d44eb58a50 .concat8 [ 4 4 4 4], L_0x55d44eb50650, L_0x55d44eb52fe0, L_0x55d44eb55aa0, L_0x55d44eb58440;
L_0x55d44eb58af0 .concat8 [ 4 4 4 4], L_0x55d44eb506f0, L_0x55d44eb53080, L_0x55d44eb55b40, L_0x55d44eb584e0;
S_0x55d44e754940 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44e7546a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e757bd0_0 .net "a", 3 0, L_0x55d44eb50860;  1 drivers
v0x55d44e757cd0_0 .net "b", 3 0, L_0x55d44eb50900;  1 drivers
v0x55d44e757db0_0 .net "ca", 3 0, L_0x55d44eb506f0;  1 drivers
v0x55d44e757e70_0 .net "cin", 3 0, L_0x55d44eb509a0;  1 drivers
v0x55d44e757f50_0 .net "sum", 3 0, L_0x55d44eb50650;  1 drivers
L_0x55d44eb4e5f0 .part L_0x55d44eb50860, 0, 1;
L_0x55d44eb4e720 .part L_0x55d44eb50900, 0, 1;
L_0x55d44eb4e850 .part L_0x55d44eb509a0, 0, 1;
L_0x55d44eb4ee20 .part L_0x55d44eb50860, 1, 1;
L_0x55d44eb4ef50 .part L_0x55d44eb50900, 1, 1;
L_0x55d44eb4f080 .part L_0x55d44eb509a0, 1, 1;
L_0x55d44eb4f7c0 .part L_0x55d44eb50860, 2, 1;
L_0x55d44eb4f8f0 .part L_0x55d44eb50900, 2, 1;
L_0x55d44eb4fa70 .part L_0x55d44eb509a0, 2, 1;
L_0x55d44eb50040 .part L_0x55d44eb50860, 3, 1;
L_0x55d44eb50260 .part L_0x55d44eb50900, 3, 1;
L_0x55d44eb50420 .part L_0x55d44eb509a0, 3, 1;
L_0x55d44eb50650 .concat8 [ 1 1 1 1], L_0x55d44eb4c430, L_0x55d44eb4e9f0, L_0x55d44eb4f260, L_0x55d44eb4fc10;
L_0x55d44eb506f0 .concat8 [ 1 1 1 1], L_0x55d44eb4e4e0, L_0x55d44eb4ed10, L_0x55d44eb4f6b0, L_0x55d44eb4ff30;
S_0x55d44e754be0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e754940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb4ca40 .functor XOR 1, L_0x55d44eb4e5f0, L_0x55d44eb4e720, C4<0>, C4<0>;
L_0x55d44eb4c430 .functor XOR 1, L_0x55d44eb4ca40, L_0x55d44eb4e850, C4<0>, C4<0>;
L_0x55d44eb4e190 .functor AND 1, L_0x55d44eb4e5f0, L_0x55d44eb4e720, C4<1>, C4<1>;
L_0x55d44eb4e2a0 .functor AND 1, L_0x55d44eb4e5f0, L_0x55d44eb4e850, C4<1>, C4<1>;
L_0x55d44eb4e360 .functor OR 1, L_0x55d44eb4e190, L_0x55d44eb4e2a0, C4<0>, C4<0>;
L_0x55d44eb4e470 .functor AND 1, L_0x55d44eb4e850, L_0x55d44eb4e720, C4<1>, C4<1>;
L_0x55d44eb4e4e0 .functor OR 1, L_0x55d44eb4e360, L_0x55d44eb4e470, C4<0>, C4<0>;
v0x55d44e754e80_0 .net *"_s0", 0 0, L_0x55d44eb4ca40;  1 drivers
v0x55d44e754f80_0 .net *"_s10", 0 0, L_0x55d44eb4e470;  1 drivers
v0x55d44e755060_0 .net *"_s4", 0 0, L_0x55d44eb4e190;  1 drivers
v0x55d44e755150_0 .net *"_s6", 0 0, L_0x55d44eb4e2a0;  1 drivers
v0x55d44e755230_0 .net *"_s8", 0 0, L_0x55d44eb4e360;  1 drivers
v0x55d44e755360_0 .net "a", 0 0, L_0x55d44eb4e5f0;  1 drivers
v0x55d44e755420_0 .net "b", 0 0, L_0x55d44eb4e720;  1 drivers
v0x55d44e7554e0_0 .net "ca", 0 0, L_0x55d44eb4e4e0;  1 drivers
v0x55d44e7555a0_0 .net "cin", 0 0, L_0x55d44eb4e850;  1 drivers
v0x55d44e7556f0_0 .net "sum", 0 0, L_0x55d44eb4c430;  1 drivers
S_0x55d44e755850 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e754940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb4e980 .functor XOR 1, L_0x55d44eb4ee20, L_0x55d44eb4ef50, C4<0>, C4<0>;
L_0x55d44eb4e9f0 .functor XOR 1, L_0x55d44eb4e980, L_0x55d44eb4f080, C4<0>, C4<0>;
L_0x55d44eb4ea60 .functor AND 1, L_0x55d44eb4ee20, L_0x55d44eb4ef50, C4<1>, C4<1>;
L_0x55d44eb4ead0 .functor AND 1, L_0x55d44eb4ee20, L_0x55d44eb4f080, C4<1>, C4<1>;
L_0x55d44eb4eb90 .functor OR 1, L_0x55d44eb4ea60, L_0x55d44eb4ead0, C4<0>, C4<0>;
L_0x55d44eb4eca0 .functor AND 1, L_0x55d44eb4f080, L_0x55d44eb4ef50, C4<1>, C4<1>;
L_0x55d44eb4ed10 .functor OR 1, L_0x55d44eb4eb90, L_0x55d44eb4eca0, C4<0>, C4<0>;
v0x55d44e755a70_0 .net *"_s0", 0 0, L_0x55d44eb4e980;  1 drivers
v0x55d44e755b50_0 .net *"_s10", 0 0, L_0x55d44eb4eca0;  1 drivers
v0x55d44e755c30_0 .net *"_s4", 0 0, L_0x55d44eb4ea60;  1 drivers
v0x55d44e755d20_0 .net *"_s6", 0 0, L_0x55d44eb4ead0;  1 drivers
v0x55d44e755e00_0 .net *"_s8", 0 0, L_0x55d44eb4eb90;  1 drivers
v0x55d44e755f30_0 .net "a", 0 0, L_0x55d44eb4ee20;  1 drivers
v0x55d44e755ff0_0 .net "b", 0 0, L_0x55d44eb4ef50;  1 drivers
v0x55d44e7560b0_0 .net "ca", 0 0, L_0x55d44eb4ed10;  1 drivers
v0x55d44e756170_0 .net "cin", 0 0, L_0x55d44eb4f080;  1 drivers
v0x55d44e7562c0_0 .net "sum", 0 0, L_0x55d44eb4e9f0;  1 drivers
S_0x55d44e756420 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e754940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb4f1f0 .functor XOR 1, L_0x55d44eb4f7c0, L_0x55d44eb4f8f0, C4<0>, C4<0>;
L_0x55d44eb4f260 .functor XOR 1, L_0x55d44eb4f1f0, L_0x55d44eb4fa70, C4<0>, C4<0>;
L_0x55d44eb4f320 .functor AND 1, L_0x55d44eb4f7c0, L_0x55d44eb4f8f0, C4<1>, C4<1>;
L_0x55d44eb4f430 .functor AND 1, L_0x55d44eb4f7c0, L_0x55d44eb4fa70, C4<1>, C4<1>;
L_0x55d44eb4f4f0 .functor OR 1, L_0x55d44eb4f320, L_0x55d44eb4f430, C4<0>, C4<0>;
L_0x55d44eb4f600 .functor AND 1, L_0x55d44eb4fa70, L_0x55d44eb4f8f0, C4<1>, C4<1>;
L_0x55d44eb4f6b0 .functor OR 1, L_0x55d44eb4f4f0, L_0x55d44eb4f600, C4<0>, C4<0>;
v0x55d44e756650_0 .net *"_s0", 0 0, L_0x55d44eb4f1f0;  1 drivers
v0x55d44e756730_0 .net *"_s10", 0 0, L_0x55d44eb4f600;  1 drivers
v0x55d44e756810_0 .net *"_s4", 0 0, L_0x55d44eb4f320;  1 drivers
v0x55d44e756900_0 .net *"_s6", 0 0, L_0x55d44eb4f430;  1 drivers
v0x55d44e7569e0_0 .net *"_s8", 0 0, L_0x55d44eb4f4f0;  1 drivers
v0x55d44e756b10_0 .net "a", 0 0, L_0x55d44eb4f7c0;  1 drivers
v0x55d44e756bd0_0 .net "b", 0 0, L_0x55d44eb4f8f0;  1 drivers
v0x55d44e756c90_0 .net "ca", 0 0, L_0x55d44eb4f6b0;  1 drivers
v0x55d44e756d50_0 .net "cin", 0 0, L_0x55d44eb4fa70;  1 drivers
v0x55d44e756ea0_0 .net "sum", 0 0, L_0x55d44eb4f260;  1 drivers
S_0x55d44e757000 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e754940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb4fba0 .functor XOR 1, L_0x55d44eb50040, L_0x55d44eb50260, C4<0>, C4<0>;
L_0x55d44eb4fc10 .functor XOR 1, L_0x55d44eb4fba0, L_0x55d44eb50420, C4<0>, C4<0>;
L_0x55d44eb4fc80 .functor AND 1, L_0x55d44eb50040, L_0x55d44eb50260, C4<1>, C4<1>;
L_0x55d44eb4fcf0 .functor AND 1, L_0x55d44eb50040, L_0x55d44eb50420, C4<1>, C4<1>;
L_0x55d44eb4fdb0 .functor OR 1, L_0x55d44eb4fc80, L_0x55d44eb4fcf0, C4<0>, C4<0>;
L_0x55d44eb4fec0 .functor AND 1, L_0x55d44eb50420, L_0x55d44eb50260, C4<1>, C4<1>;
L_0x55d44eb4ff30 .functor OR 1, L_0x55d44eb4fdb0, L_0x55d44eb4fec0, C4<0>, C4<0>;
v0x55d44e757200_0 .net *"_s0", 0 0, L_0x55d44eb4fba0;  1 drivers
v0x55d44e757300_0 .net *"_s10", 0 0, L_0x55d44eb4fec0;  1 drivers
v0x55d44e7573e0_0 .net *"_s4", 0 0, L_0x55d44eb4fc80;  1 drivers
v0x55d44e7574d0_0 .net *"_s6", 0 0, L_0x55d44eb4fcf0;  1 drivers
v0x55d44e7575b0_0 .net *"_s8", 0 0, L_0x55d44eb4fdb0;  1 drivers
v0x55d44e7576e0_0 .net "a", 0 0, L_0x55d44eb50040;  1 drivers
v0x55d44e7577a0_0 .net "b", 0 0, L_0x55d44eb50260;  1 drivers
v0x55d44e757860_0 .net "ca", 0 0, L_0x55d44eb4ff30;  1 drivers
v0x55d44e757920_0 .net "cin", 0 0, L_0x55d44eb50420;  1 drivers
v0x55d44e757a70_0 .net "sum", 0 0, L_0x55d44eb4fc10;  1 drivers
S_0x55d44e7580d0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44e7546a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e75b310_0 .net "a", 3 0, L_0x55d44eb531f0;  1 drivers
v0x55d44e75b410_0 .net "b", 3 0, L_0x55d44eb532e0;  1 drivers
v0x55d44e75b4f0_0 .net "ca", 3 0, L_0x55d44eb53080;  1 drivers
v0x55d44e75b5b0_0 .net "cin", 3 0, L_0x55d44eb533d0;  1 drivers
v0x55d44e75b690_0 .net "sum", 3 0, L_0x55d44eb52fe0;  1 drivers
L_0x55d44eb50fa0 .part L_0x55d44eb531f0, 0, 1;
L_0x55d44eb510d0 .part L_0x55d44eb532e0, 0, 1;
L_0x55d44eb51200 .part L_0x55d44eb533d0, 0, 1;
L_0x55d44eb51810 .part L_0x55d44eb531f0, 1, 1;
L_0x55d44eb51940 .part L_0x55d44eb532e0, 1, 1;
L_0x55d44eb51a70 .part L_0x55d44eb533d0, 1, 1;
L_0x55d44eb521b0 .part L_0x55d44eb531f0, 2, 1;
L_0x55d44eb522e0 .part L_0x55d44eb532e0, 2, 1;
L_0x55d44eb52460 .part L_0x55d44eb533d0, 2, 1;
L_0x55d44eb52a30 .part L_0x55d44eb531f0, 3, 1;
L_0x55d44eb52bf0 .part L_0x55d44eb532e0, 3, 1;
L_0x55d44eb52db0 .part L_0x55d44eb533d0, 3, 1;
L_0x55d44eb52fe0 .concat8 [ 1 1 1 1], L_0x55d44eb50a40, L_0x55d44eb513a0, L_0x55d44eb51c50, L_0x55d44eb52600;
L_0x55d44eb53080 .concat8 [ 1 1 1 1], L_0x55d44eb50e90, L_0x55d44eb51700, L_0x55d44eb520a0, L_0x55d44eb52920;
S_0x55d44e758340 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e7580d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb505e0 .functor XOR 1, L_0x55d44eb50fa0, L_0x55d44eb510d0, C4<0>, C4<0>;
L_0x55d44eb50a40 .functor XOR 1, L_0x55d44eb505e0, L_0x55d44eb51200, C4<0>, C4<0>;
L_0x55d44eb50b00 .functor AND 1, L_0x55d44eb50fa0, L_0x55d44eb510d0, C4<1>, C4<1>;
L_0x55d44eb50c10 .functor AND 1, L_0x55d44eb50fa0, L_0x55d44eb51200, C4<1>, C4<1>;
L_0x55d44eb50cd0 .functor OR 1, L_0x55d44eb50b00, L_0x55d44eb50c10, C4<0>, C4<0>;
L_0x55d44eb50de0 .functor AND 1, L_0x55d44eb51200, L_0x55d44eb510d0, C4<1>, C4<1>;
L_0x55d44eb50e90 .functor OR 1, L_0x55d44eb50cd0, L_0x55d44eb50de0, C4<0>, C4<0>;
v0x55d44e7585c0_0 .net *"_s0", 0 0, L_0x55d44eb505e0;  1 drivers
v0x55d44e7586c0_0 .net *"_s10", 0 0, L_0x55d44eb50de0;  1 drivers
v0x55d44e7587a0_0 .net *"_s4", 0 0, L_0x55d44eb50b00;  1 drivers
v0x55d44e758890_0 .net *"_s6", 0 0, L_0x55d44eb50c10;  1 drivers
v0x55d44e758970_0 .net *"_s8", 0 0, L_0x55d44eb50cd0;  1 drivers
v0x55d44e758aa0_0 .net "a", 0 0, L_0x55d44eb50fa0;  1 drivers
v0x55d44e758b60_0 .net "b", 0 0, L_0x55d44eb510d0;  1 drivers
v0x55d44e758c20_0 .net "ca", 0 0, L_0x55d44eb50e90;  1 drivers
v0x55d44e758ce0_0 .net "cin", 0 0, L_0x55d44eb51200;  1 drivers
v0x55d44e758e30_0 .net "sum", 0 0, L_0x55d44eb50a40;  1 drivers
S_0x55d44e758f90 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e7580d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb51330 .functor XOR 1, L_0x55d44eb51810, L_0x55d44eb51940, C4<0>, C4<0>;
L_0x55d44eb513a0 .functor XOR 1, L_0x55d44eb51330, L_0x55d44eb51a70, C4<0>, C4<0>;
L_0x55d44eb51410 .functor AND 1, L_0x55d44eb51810, L_0x55d44eb51940, C4<1>, C4<1>;
L_0x55d44eb51480 .functor AND 1, L_0x55d44eb51810, L_0x55d44eb51a70, C4<1>, C4<1>;
L_0x55d44eb51540 .functor OR 1, L_0x55d44eb51410, L_0x55d44eb51480, C4<0>, C4<0>;
L_0x55d44eb51650 .functor AND 1, L_0x55d44eb51a70, L_0x55d44eb51940, C4<1>, C4<1>;
L_0x55d44eb51700 .functor OR 1, L_0x55d44eb51540, L_0x55d44eb51650, C4<0>, C4<0>;
v0x55d44e7591b0_0 .net *"_s0", 0 0, L_0x55d44eb51330;  1 drivers
v0x55d44e759290_0 .net *"_s10", 0 0, L_0x55d44eb51650;  1 drivers
v0x55d44e759370_0 .net *"_s4", 0 0, L_0x55d44eb51410;  1 drivers
v0x55d44e759460_0 .net *"_s6", 0 0, L_0x55d44eb51480;  1 drivers
v0x55d44e759540_0 .net *"_s8", 0 0, L_0x55d44eb51540;  1 drivers
v0x55d44e759670_0 .net "a", 0 0, L_0x55d44eb51810;  1 drivers
v0x55d44e759730_0 .net "b", 0 0, L_0x55d44eb51940;  1 drivers
v0x55d44e7597f0_0 .net "ca", 0 0, L_0x55d44eb51700;  1 drivers
v0x55d44e7598b0_0 .net "cin", 0 0, L_0x55d44eb51a70;  1 drivers
v0x55d44e759a00_0 .net "sum", 0 0, L_0x55d44eb513a0;  1 drivers
S_0x55d44e759b60 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e7580d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb51be0 .functor XOR 1, L_0x55d44eb521b0, L_0x55d44eb522e0, C4<0>, C4<0>;
L_0x55d44eb51c50 .functor XOR 1, L_0x55d44eb51be0, L_0x55d44eb52460, C4<0>, C4<0>;
L_0x55d44eb51d10 .functor AND 1, L_0x55d44eb521b0, L_0x55d44eb522e0, C4<1>, C4<1>;
L_0x55d44eb51e20 .functor AND 1, L_0x55d44eb521b0, L_0x55d44eb52460, C4<1>, C4<1>;
L_0x55d44eb51ee0 .functor OR 1, L_0x55d44eb51d10, L_0x55d44eb51e20, C4<0>, C4<0>;
L_0x55d44eb51ff0 .functor AND 1, L_0x55d44eb52460, L_0x55d44eb522e0, C4<1>, C4<1>;
L_0x55d44eb520a0 .functor OR 1, L_0x55d44eb51ee0, L_0x55d44eb51ff0, C4<0>, C4<0>;
v0x55d44e759d90_0 .net *"_s0", 0 0, L_0x55d44eb51be0;  1 drivers
v0x55d44e759e70_0 .net *"_s10", 0 0, L_0x55d44eb51ff0;  1 drivers
v0x55d44e759f50_0 .net *"_s4", 0 0, L_0x55d44eb51d10;  1 drivers
v0x55d44e75a040_0 .net *"_s6", 0 0, L_0x55d44eb51e20;  1 drivers
v0x55d44e75a120_0 .net *"_s8", 0 0, L_0x55d44eb51ee0;  1 drivers
v0x55d44e75a250_0 .net "a", 0 0, L_0x55d44eb521b0;  1 drivers
v0x55d44e75a310_0 .net "b", 0 0, L_0x55d44eb522e0;  1 drivers
v0x55d44e75a3d0_0 .net "ca", 0 0, L_0x55d44eb520a0;  1 drivers
v0x55d44e75a490_0 .net "cin", 0 0, L_0x55d44eb52460;  1 drivers
v0x55d44e75a5e0_0 .net "sum", 0 0, L_0x55d44eb51c50;  1 drivers
S_0x55d44e75a740 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e7580d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb52590 .functor XOR 1, L_0x55d44eb52a30, L_0x55d44eb52bf0, C4<0>, C4<0>;
L_0x55d44eb52600 .functor XOR 1, L_0x55d44eb52590, L_0x55d44eb52db0, C4<0>, C4<0>;
L_0x55d44eb52670 .functor AND 1, L_0x55d44eb52a30, L_0x55d44eb52bf0, C4<1>, C4<1>;
L_0x55d44eb526e0 .functor AND 1, L_0x55d44eb52a30, L_0x55d44eb52db0, C4<1>, C4<1>;
L_0x55d44eb527a0 .functor OR 1, L_0x55d44eb52670, L_0x55d44eb526e0, C4<0>, C4<0>;
L_0x55d44eb528b0 .functor AND 1, L_0x55d44eb52db0, L_0x55d44eb52bf0, C4<1>, C4<1>;
L_0x55d44eb52920 .functor OR 1, L_0x55d44eb527a0, L_0x55d44eb528b0, C4<0>, C4<0>;
v0x55d44e75a940_0 .net *"_s0", 0 0, L_0x55d44eb52590;  1 drivers
v0x55d44e75aa40_0 .net *"_s10", 0 0, L_0x55d44eb528b0;  1 drivers
v0x55d44e75ab20_0 .net *"_s4", 0 0, L_0x55d44eb52670;  1 drivers
v0x55d44e75ac10_0 .net *"_s6", 0 0, L_0x55d44eb526e0;  1 drivers
v0x55d44e75acf0_0 .net *"_s8", 0 0, L_0x55d44eb527a0;  1 drivers
v0x55d44e75ae20_0 .net "a", 0 0, L_0x55d44eb52a30;  1 drivers
v0x55d44e75aee0_0 .net "b", 0 0, L_0x55d44eb52bf0;  1 drivers
v0x55d44e75afa0_0 .net "ca", 0 0, L_0x55d44eb52920;  1 drivers
v0x55d44e75b060_0 .net "cin", 0 0, L_0x55d44eb52db0;  1 drivers
v0x55d44e75b1b0_0 .net "sum", 0 0, L_0x55d44eb52600;  1 drivers
S_0x55d44e75b810 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44e7546a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e75ea60_0 .net "a", 3 0, L_0x55d44eb55cb0;  1 drivers
v0x55d44e75eb60_0 .net "b", 3 0, L_0x55d44eb55d50;  1 drivers
v0x55d44e75ec40_0 .net "ca", 3 0, L_0x55d44eb55b40;  1 drivers
v0x55d44e75ed00_0 .net "cin", 3 0, L_0x55d44eb55e40;  1 drivers
v0x55d44e75ede0_0 .net "sum", 3 0, L_0x55d44eb55aa0;  1 drivers
L_0x55d44eb53a60 .part L_0x55d44eb55cb0, 0, 1;
L_0x55d44eb53b90 .part L_0x55d44eb55d50, 0, 1;
L_0x55d44eb53cc0 .part L_0x55d44eb55e40, 0, 1;
L_0x55d44eb542d0 .part L_0x55d44eb55cb0, 1, 1;
L_0x55d44eb54400 .part L_0x55d44eb55d50, 1, 1;
L_0x55d44eb54530 .part L_0x55d44eb55e40, 1, 1;
L_0x55d44eb54c70 .part L_0x55d44eb55cb0, 2, 1;
L_0x55d44eb54da0 .part L_0x55d44eb55d50, 2, 1;
L_0x55d44eb54f20 .part L_0x55d44eb55e40, 2, 1;
L_0x55d44eb554f0 .part L_0x55d44eb55cb0, 3, 1;
L_0x55d44eb556b0 .part L_0x55d44eb55d50, 3, 1;
L_0x55d44eb55870 .part L_0x55d44eb55e40, 3, 1;
L_0x55d44eb55aa0 .concat8 [ 1 1 1 1], L_0x55d44eb53500, L_0x55d44eb53e60, L_0x55d44eb54710, L_0x55d44eb550c0;
L_0x55d44eb55b40 .concat8 [ 1 1 1 1], L_0x55d44eb53950, L_0x55d44eb541c0, L_0x55d44eb54b60, L_0x55d44eb553e0;
S_0x55d44e75ba90 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e75b810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb52f70 .functor XOR 1, L_0x55d44eb53a60, L_0x55d44eb53b90, C4<0>, C4<0>;
L_0x55d44eb53500 .functor XOR 1, L_0x55d44eb52f70, L_0x55d44eb53cc0, C4<0>, C4<0>;
L_0x55d44eb535c0 .functor AND 1, L_0x55d44eb53a60, L_0x55d44eb53b90, C4<1>, C4<1>;
L_0x55d44eb536d0 .functor AND 1, L_0x55d44eb53a60, L_0x55d44eb53cc0, C4<1>, C4<1>;
L_0x55d44eb53790 .functor OR 1, L_0x55d44eb535c0, L_0x55d44eb536d0, C4<0>, C4<0>;
L_0x55d44eb538a0 .functor AND 1, L_0x55d44eb53cc0, L_0x55d44eb53b90, C4<1>, C4<1>;
L_0x55d44eb53950 .functor OR 1, L_0x55d44eb53790, L_0x55d44eb538a0, C4<0>, C4<0>;
v0x55d44e75bd10_0 .net *"_s0", 0 0, L_0x55d44eb52f70;  1 drivers
v0x55d44e75be10_0 .net *"_s10", 0 0, L_0x55d44eb538a0;  1 drivers
v0x55d44e75bef0_0 .net *"_s4", 0 0, L_0x55d44eb535c0;  1 drivers
v0x55d44e75bfe0_0 .net *"_s6", 0 0, L_0x55d44eb536d0;  1 drivers
v0x55d44e75c0c0_0 .net *"_s8", 0 0, L_0x55d44eb53790;  1 drivers
v0x55d44e75c1f0_0 .net "a", 0 0, L_0x55d44eb53a60;  1 drivers
v0x55d44e75c2b0_0 .net "b", 0 0, L_0x55d44eb53b90;  1 drivers
v0x55d44e75c370_0 .net "ca", 0 0, L_0x55d44eb53950;  1 drivers
v0x55d44e75c430_0 .net "cin", 0 0, L_0x55d44eb53cc0;  1 drivers
v0x55d44e75c580_0 .net "sum", 0 0, L_0x55d44eb53500;  1 drivers
S_0x55d44e75c6e0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e75b810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb53df0 .functor XOR 1, L_0x55d44eb542d0, L_0x55d44eb54400, C4<0>, C4<0>;
L_0x55d44eb53e60 .functor XOR 1, L_0x55d44eb53df0, L_0x55d44eb54530, C4<0>, C4<0>;
L_0x55d44eb53ed0 .functor AND 1, L_0x55d44eb542d0, L_0x55d44eb54400, C4<1>, C4<1>;
L_0x55d44eb53f40 .functor AND 1, L_0x55d44eb542d0, L_0x55d44eb54530, C4<1>, C4<1>;
L_0x55d44eb54000 .functor OR 1, L_0x55d44eb53ed0, L_0x55d44eb53f40, C4<0>, C4<0>;
L_0x55d44eb54110 .functor AND 1, L_0x55d44eb54530, L_0x55d44eb54400, C4<1>, C4<1>;
L_0x55d44eb541c0 .functor OR 1, L_0x55d44eb54000, L_0x55d44eb54110, C4<0>, C4<0>;
v0x55d44e75c900_0 .net *"_s0", 0 0, L_0x55d44eb53df0;  1 drivers
v0x55d44e75c9e0_0 .net *"_s10", 0 0, L_0x55d44eb54110;  1 drivers
v0x55d44e75cac0_0 .net *"_s4", 0 0, L_0x55d44eb53ed0;  1 drivers
v0x55d44e75cbb0_0 .net *"_s6", 0 0, L_0x55d44eb53f40;  1 drivers
v0x55d44e75cc90_0 .net *"_s8", 0 0, L_0x55d44eb54000;  1 drivers
v0x55d44e75cdc0_0 .net "a", 0 0, L_0x55d44eb542d0;  1 drivers
v0x55d44e75ce80_0 .net "b", 0 0, L_0x55d44eb54400;  1 drivers
v0x55d44e75cf40_0 .net "ca", 0 0, L_0x55d44eb541c0;  1 drivers
v0x55d44e75d000_0 .net "cin", 0 0, L_0x55d44eb54530;  1 drivers
v0x55d44e75d150_0 .net "sum", 0 0, L_0x55d44eb53e60;  1 drivers
S_0x55d44e75d2b0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e75b810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb546a0 .functor XOR 1, L_0x55d44eb54c70, L_0x55d44eb54da0, C4<0>, C4<0>;
L_0x55d44eb54710 .functor XOR 1, L_0x55d44eb546a0, L_0x55d44eb54f20, C4<0>, C4<0>;
L_0x55d44eb547d0 .functor AND 1, L_0x55d44eb54c70, L_0x55d44eb54da0, C4<1>, C4<1>;
L_0x55d44eb548e0 .functor AND 1, L_0x55d44eb54c70, L_0x55d44eb54f20, C4<1>, C4<1>;
L_0x55d44eb549a0 .functor OR 1, L_0x55d44eb547d0, L_0x55d44eb548e0, C4<0>, C4<0>;
L_0x55d44eb54ab0 .functor AND 1, L_0x55d44eb54f20, L_0x55d44eb54da0, C4<1>, C4<1>;
L_0x55d44eb54b60 .functor OR 1, L_0x55d44eb549a0, L_0x55d44eb54ab0, C4<0>, C4<0>;
v0x55d44e75d4e0_0 .net *"_s0", 0 0, L_0x55d44eb546a0;  1 drivers
v0x55d44e75d5c0_0 .net *"_s10", 0 0, L_0x55d44eb54ab0;  1 drivers
v0x55d44e75d6a0_0 .net *"_s4", 0 0, L_0x55d44eb547d0;  1 drivers
v0x55d44e75d790_0 .net *"_s6", 0 0, L_0x55d44eb548e0;  1 drivers
v0x55d44e75d870_0 .net *"_s8", 0 0, L_0x55d44eb549a0;  1 drivers
v0x55d44e75d9a0_0 .net "a", 0 0, L_0x55d44eb54c70;  1 drivers
v0x55d44e75da60_0 .net "b", 0 0, L_0x55d44eb54da0;  1 drivers
v0x55d44e75db20_0 .net "ca", 0 0, L_0x55d44eb54b60;  1 drivers
v0x55d44e75dbe0_0 .net "cin", 0 0, L_0x55d44eb54f20;  1 drivers
v0x55d44e75dd30_0 .net "sum", 0 0, L_0x55d44eb54710;  1 drivers
S_0x55d44e75de90 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e75b810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb55050 .functor XOR 1, L_0x55d44eb554f0, L_0x55d44eb556b0, C4<0>, C4<0>;
L_0x55d44eb550c0 .functor XOR 1, L_0x55d44eb55050, L_0x55d44eb55870, C4<0>, C4<0>;
L_0x55d44eb55130 .functor AND 1, L_0x55d44eb554f0, L_0x55d44eb556b0, C4<1>, C4<1>;
L_0x55d44eb551a0 .functor AND 1, L_0x55d44eb554f0, L_0x55d44eb55870, C4<1>, C4<1>;
L_0x55d44eb55260 .functor OR 1, L_0x55d44eb55130, L_0x55d44eb551a0, C4<0>, C4<0>;
L_0x55d44eb55370 .functor AND 1, L_0x55d44eb55870, L_0x55d44eb556b0, C4<1>, C4<1>;
L_0x55d44eb553e0 .functor OR 1, L_0x55d44eb55260, L_0x55d44eb55370, C4<0>, C4<0>;
v0x55d44e75e090_0 .net *"_s0", 0 0, L_0x55d44eb55050;  1 drivers
v0x55d44e75e190_0 .net *"_s10", 0 0, L_0x55d44eb55370;  1 drivers
v0x55d44e75e270_0 .net *"_s4", 0 0, L_0x55d44eb55130;  1 drivers
v0x55d44e75e360_0 .net *"_s6", 0 0, L_0x55d44eb551a0;  1 drivers
v0x55d44e75e440_0 .net *"_s8", 0 0, L_0x55d44eb55260;  1 drivers
v0x55d44e75e570_0 .net "a", 0 0, L_0x55d44eb554f0;  1 drivers
v0x55d44e75e630_0 .net "b", 0 0, L_0x55d44eb556b0;  1 drivers
v0x55d44e75e6f0_0 .net "ca", 0 0, L_0x55d44eb553e0;  1 drivers
v0x55d44e75e7b0_0 .net "cin", 0 0, L_0x55d44eb55870;  1 drivers
v0x55d44e75e900_0 .net "sum", 0 0, L_0x55d44eb550c0;  1 drivers
S_0x55d44e75ef60 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44e7546a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e7621a0_0 .net "a", 3 0, L_0x55d44eb58650;  1 drivers
v0x55d44e7622a0_0 .net "b", 3 0, L_0x55d44eb58780;  1 drivers
v0x55d44e762380_0 .net "ca", 3 0, L_0x55d44eb584e0;  1 drivers
v0x55d44e762440_0 .net "cin", 3 0, L_0x55d44eb588b0;  1 drivers
v0x55d44e762520_0 .net "sum", 3 0, L_0x55d44eb58440;  1 drivers
L_0x55d44eb56400 .part L_0x55d44eb58650, 0, 1;
L_0x55d44eb56530 .part L_0x55d44eb58780, 0, 1;
L_0x55d44eb56660 .part L_0x55d44eb588b0, 0, 1;
L_0x55d44eb56c70 .part L_0x55d44eb58650, 1, 1;
L_0x55d44eb56da0 .part L_0x55d44eb58780, 1, 1;
L_0x55d44eb56ed0 .part L_0x55d44eb588b0, 1, 1;
L_0x55d44eb57610 .part L_0x55d44eb58650, 2, 1;
L_0x55d44eb57740 .part L_0x55d44eb58780, 2, 1;
L_0x55d44eb578c0 .part L_0x55d44eb588b0, 2, 1;
L_0x55d44eb57e90 .part L_0x55d44eb58650, 3, 1;
L_0x55d44eb58050 .part L_0x55d44eb58780, 3, 1;
L_0x55d44eb58210 .part L_0x55d44eb588b0, 3, 1;
L_0x55d44eb58440 .concat8 [ 1 1 1 1], L_0x55d44eb55ee0, L_0x55d44eb56800, L_0x55d44eb570b0, L_0x55d44eb57a60;
L_0x55d44eb584e0 .concat8 [ 1 1 1 1], L_0x55d44eb562f0, L_0x55d44eb56b60, L_0x55d44eb57500, L_0x55d44eb57d80;
S_0x55d44e75f1b0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e75ef60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb55a30 .functor XOR 1, L_0x55d44eb56400, L_0x55d44eb56530, C4<0>, C4<0>;
L_0x55d44eb55ee0 .functor XOR 1, L_0x55d44eb55a30, L_0x55d44eb56660, C4<0>, C4<0>;
L_0x55d44eb55fa0 .functor AND 1, L_0x55d44eb56400, L_0x55d44eb56530, C4<1>, C4<1>;
L_0x55d44eb560b0 .functor AND 1, L_0x55d44eb56400, L_0x55d44eb56660, C4<1>, C4<1>;
L_0x55d44eb56170 .functor OR 1, L_0x55d44eb55fa0, L_0x55d44eb560b0, C4<0>, C4<0>;
L_0x55d44eb56280 .functor AND 1, L_0x55d44eb56660, L_0x55d44eb56530, C4<1>, C4<1>;
L_0x55d44eb562f0 .functor OR 1, L_0x55d44eb56170, L_0x55d44eb56280, C4<0>, C4<0>;
v0x55d44e75f450_0 .net *"_s0", 0 0, L_0x55d44eb55a30;  1 drivers
v0x55d44e75f550_0 .net *"_s10", 0 0, L_0x55d44eb56280;  1 drivers
v0x55d44e75f630_0 .net *"_s4", 0 0, L_0x55d44eb55fa0;  1 drivers
v0x55d44e75f720_0 .net *"_s6", 0 0, L_0x55d44eb560b0;  1 drivers
v0x55d44e75f800_0 .net *"_s8", 0 0, L_0x55d44eb56170;  1 drivers
v0x55d44e75f930_0 .net "a", 0 0, L_0x55d44eb56400;  1 drivers
v0x55d44e75f9f0_0 .net "b", 0 0, L_0x55d44eb56530;  1 drivers
v0x55d44e75fab0_0 .net "ca", 0 0, L_0x55d44eb562f0;  1 drivers
v0x55d44e75fb70_0 .net "cin", 0 0, L_0x55d44eb56660;  1 drivers
v0x55d44e75fcc0_0 .net "sum", 0 0, L_0x55d44eb55ee0;  1 drivers
S_0x55d44e75fe20 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e75ef60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb56790 .functor XOR 1, L_0x55d44eb56c70, L_0x55d44eb56da0, C4<0>, C4<0>;
L_0x55d44eb56800 .functor XOR 1, L_0x55d44eb56790, L_0x55d44eb56ed0, C4<0>, C4<0>;
L_0x55d44eb56870 .functor AND 1, L_0x55d44eb56c70, L_0x55d44eb56da0, C4<1>, C4<1>;
L_0x55d44eb568e0 .functor AND 1, L_0x55d44eb56c70, L_0x55d44eb56ed0, C4<1>, C4<1>;
L_0x55d44eb569a0 .functor OR 1, L_0x55d44eb56870, L_0x55d44eb568e0, C4<0>, C4<0>;
L_0x55d44eb56ab0 .functor AND 1, L_0x55d44eb56ed0, L_0x55d44eb56da0, C4<1>, C4<1>;
L_0x55d44eb56b60 .functor OR 1, L_0x55d44eb569a0, L_0x55d44eb56ab0, C4<0>, C4<0>;
v0x55d44e760040_0 .net *"_s0", 0 0, L_0x55d44eb56790;  1 drivers
v0x55d44e760120_0 .net *"_s10", 0 0, L_0x55d44eb56ab0;  1 drivers
v0x55d44e760200_0 .net *"_s4", 0 0, L_0x55d44eb56870;  1 drivers
v0x55d44e7602f0_0 .net *"_s6", 0 0, L_0x55d44eb568e0;  1 drivers
v0x55d44e7603d0_0 .net *"_s8", 0 0, L_0x55d44eb569a0;  1 drivers
v0x55d44e760500_0 .net "a", 0 0, L_0x55d44eb56c70;  1 drivers
v0x55d44e7605c0_0 .net "b", 0 0, L_0x55d44eb56da0;  1 drivers
v0x55d44e760680_0 .net "ca", 0 0, L_0x55d44eb56b60;  1 drivers
v0x55d44e760740_0 .net "cin", 0 0, L_0x55d44eb56ed0;  1 drivers
v0x55d44e760890_0 .net "sum", 0 0, L_0x55d44eb56800;  1 drivers
S_0x55d44e7609f0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e75ef60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb57040 .functor XOR 1, L_0x55d44eb57610, L_0x55d44eb57740, C4<0>, C4<0>;
L_0x55d44eb570b0 .functor XOR 1, L_0x55d44eb57040, L_0x55d44eb578c0, C4<0>, C4<0>;
L_0x55d44eb57170 .functor AND 1, L_0x55d44eb57610, L_0x55d44eb57740, C4<1>, C4<1>;
L_0x55d44eb57280 .functor AND 1, L_0x55d44eb57610, L_0x55d44eb578c0, C4<1>, C4<1>;
L_0x55d44eb57340 .functor OR 1, L_0x55d44eb57170, L_0x55d44eb57280, C4<0>, C4<0>;
L_0x55d44eb57450 .functor AND 1, L_0x55d44eb578c0, L_0x55d44eb57740, C4<1>, C4<1>;
L_0x55d44eb57500 .functor OR 1, L_0x55d44eb57340, L_0x55d44eb57450, C4<0>, C4<0>;
v0x55d44e760c20_0 .net *"_s0", 0 0, L_0x55d44eb57040;  1 drivers
v0x55d44e760d00_0 .net *"_s10", 0 0, L_0x55d44eb57450;  1 drivers
v0x55d44e760de0_0 .net *"_s4", 0 0, L_0x55d44eb57170;  1 drivers
v0x55d44e760ed0_0 .net *"_s6", 0 0, L_0x55d44eb57280;  1 drivers
v0x55d44e760fb0_0 .net *"_s8", 0 0, L_0x55d44eb57340;  1 drivers
v0x55d44e7610e0_0 .net "a", 0 0, L_0x55d44eb57610;  1 drivers
v0x55d44e7611a0_0 .net "b", 0 0, L_0x55d44eb57740;  1 drivers
v0x55d44e761260_0 .net "ca", 0 0, L_0x55d44eb57500;  1 drivers
v0x55d44e761320_0 .net "cin", 0 0, L_0x55d44eb578c0;  1 drivers
v0x55d44e761470_0 .net "sum", 0 0, L_0x55d44eb570b0;  1 drivers
S_0x55d44e7615d0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e75ef60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb579f0 .functor XOR 1, L_0x55d44eb57e90, L_0x55d44eb58050, C4<0>, C4<0>;
L_0x55d44eb57a60 .functor XOR 1, L_0x55d44eb579f0, L_0x55d44eb58210, C4<0>, C4<0>;
L_0x55d44eb57ad0 .functor AND 1, L_0x55d44eb57e90, L_0x55d44eb58050, C4<1>, C4<1>;
L_0x55d44eb57b40 .functor AND 1, L_0x55d44eb57e90, L_0x55d44eb58210, C4<1>, C4<1>;
L_0x55d44eb57c00 .functor OR 1, L_0x55d44eb57ad0, L_0x55d44eb57b40, C4<0>, C4<0>;
L_0x55d44eb57d10 .functor AND 1, L_0x55d44eb58210, L_0x55d44eb58050, C4<1>, C4<1>;
L_0x55d44eb57d80 .functor OR 1, L_0x55d44eb57c00, L_0x55d44eb57d10, C4<0>, C4<0>;
v0x55d44e7617d0_0 .net *"_s0", 0 0, L_0x55d44eb579f0;  1 drivers
v0x55d44e7618d0_0 .net *"_s10", 0 0, L_0x55d44eb57d10;  1 drivers
v0x55d44e7619b0_0 .net *"_s4", 0 0, L_0x55d44eb57ad0;  1 drivers
v0x55d44e761aa0_0 .net *"_s6", 0 0, L_0x55d44eb57b40;  1 drivers
v0x55d44e761b80_0 .net *"_s8", 0 0, L_0x55d44eb57c00;  1 drivers
v0x55d44e761cb0_0 .net "a", 0 0, L_0x55d44eb57e90;  1 drivers
v0x55d44e761d70_0 .net "b", 0 0, L_0x55d44eb58050;  1 drivers
v0x55d44e761e30_0 .net "ca", 0 0, L_0x55d44eb57d80;  1 drivers
v0x55d44e761ef0_0 .net "cin", 0 0, L_0x55d44eb58210;  1 drivers
v0x55d44e762040_0 .net "sum", 0 0, L_0x55d44eb57a60;  1 drivers
S_0x55d44e762bf0 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44e754400;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44e770ba0_0 .net "a", 15 0, L_0x55d44eb63b60;  1 drivers
v0x55d44e770ca0_0 .net "b", 15 0, L_0x55d44eb63c50;  1 drivers
v0x55d44e770d80_0 .net "ca", 15 0, L_0x55d44eb63900;  1 drivers
v0x55d44e770e40_0 .net "cin", 15 0, L_0x55d44eb63d40;  1 drivers
v0x55d44e770f20_0 .net "sum", 15 0, L_0x55d44eb63860;  1 drivers
L_0x55d44eb5b670 .part L_0x55d44eb63b60, 0, 4;
L_0x55d44eb5b710 .part L_0x55d44eb63c50, 0, 4;
L_0x55d44eb5b7b0 .part L_0x55d44eb63d40, 0, 4;
L_0x55d44eb5e000 .part L_0x55d44eb63b60, 4, 4;
L_0x55d44eb5e0f0 .part L_0x55d44eb63c50, 4, 4;
L_0x55d44eb5e1e0 .part L_0x55d44eb63d40, 4, 4;
L_0x55d44eb60ac0 .part L_0x55d44eb63b60, 8, 4;
L_0x55d44eb60b60 .part L_0x55d44eb63c50, 8, 4;
L_0x55d44eb60c50 .part L_0x55d44eb63d40, 8, 4;
L_0x55d44eb63460 .part L_0x55d44eb63b60, 12, 4;
L_0x55d44eb63590 .part L_0x55d44eb63c50, 12, 4;
L_0x55d44eb636c0 .part L_0x55d44eb63d40, 12, 4;
L_0x55d44eb63860 .concat8 [ 4 4 4 4], L_0x55d44eb5b460, L_0x55d44eb5ddf0, L_0x55d44eb608b0, L_0x55d44eb63250;
L_0x55d44eb63900 .concat8 [ 4 4 4 4], L_0x55d44eb5b500, L_0x55d44eb5de90, L_0x55d44eb60950, L_0x55d44eb632f0;
S_0x55d44e762e60 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44e762bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e7660d0_0 .net "a", 3 0, L_0x55d44eb5b670;  1 drivers
v0x55d44e7661d0_0 .net "b", 3 0, L_0x55d44eb5b710;  1 drivers
v0x55d44e7662b0_0 .net "ca", 3 0, L_0x55d44eb5b500;  1 drivers
v0x55d44e766370_0 .net "cin", 3 0, L_0x55d44eb5b7b0;  1 drivers
v0x55d44e766450_0 .net "sum", 3 0, L_0x55d44eb5b460;  1 drivers
L_0x55d44eb59420 .part L_0x55d44eb5b670, 0, 1;
L_0x55d44eb59550 .part L_0x55d44eb5b710, 0, 1;
L_0x55d44eb59680 .part L_0x55d44eb5b7b0, 0, 1;
L_0x55d44eb59c90 .part L_0x55d44eb5b670, 1, 1;
L_0x55d44eb59dc0 .part L_0x55d44eb5b710, 1, 1;
L_0x55d44eb59ef0 .part L_0x55d44eb5b7b0, 1, 1;
L_0x55d44eb5a630 .part L_0x55d44eb5b670, 2, 1;
L_0x55d44eb5a760 .part L_0x55d44eb5b710, 2, 1;
L_0x55d44eb5a8e0 .part L_0x55d44eb5b7b0, 2, 1;
L_0x55d44eb5aeb0 .part L_0x55d44eb5b670, 3, 1;
L_0x55d44eb5b070 .part L_0x55d44eb5b710, 3, 1;
L_0x55d44eb5b230 .part L_0x55d44eb5b7b0, 3, 1;
L_0x55d44eb5b460 .concat8 [ 1 1 1 1], L_0x55d44eb583d0, L_0x55d44eb59820, L_0x55d44eb5a0d0, L_0x55d44eb5aa80;
L_0x55d44eb5b500 .concat8 [ 1 1 1 1], L_0x55d44eb59310, L_0x55d44eb59b80, L_0x55d44eb5a520, L_0x55d44eb5ada0;
S_0x55d44e7630e0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e762e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb589e0 .functor XOR 1, L_0x55d44eb59420, L_0x55d44eb59550, C4<0>, C4<0>;
L_0x55d44eb583d0 .functor XOR 1, L_0x55d44eb589e0, L_0x55d44eb59680, C4<0>, C4<0>;
L_0x55d44eb58f80 .functor AND 1, L_0x55d44eb59420, L_0x55d44eb59550, C4<1>, C4<1>;
L_0x55d44eb59090 .functor AND 1, L_0x55d44eb59420, L_0x55d44eb59680, C4<1>, C4<1>;
L_0x55d44eb59150 .functor OR 1, L_0x55d44eb58f80, L_0x55d44eb59090, C4<0>, C4<0>;
L_0x55d44eb59260 .functor AND 1, L_0x55d44eb59680, L_0x55d44eb59550, C4<1>, C4<1>;
L_0x55d44eb59310 .functor OR 1, L_0x55d44eb59150, L_0x55d44eb59260, C4<0>, C4<0>;
v0x55d44e763380_0 .net *"_s0", 0 0, L_0x55d44eb589e0;  1 drivers
v0x55d44e763480_0 .net *"_s10", 0 0, L_0x55d44eb59260;  1 drivers
v0x55d44e763560_0 .net *"_s4", 0 0, L_0x55d44eb58f80;  1 drivers
v0x55d44e763650_0 .net *"_s6", 0 0, L_0x55d44eb59090;  1 drivers
v0x55d44e763730_0 .net *"_s8", 0 0, L_0x55d44eb59150;  1 drivers
v0x55d44e763860_0 .net "a", 0 0, L_0x55d44eb59420;  1 drivers
v0x55d44e763920_0 .net "b", 0 0, L_0x55d44eb59550;  1 drivers
v0x55d44e7639e0_0 .net "ca", 0 0, L_0x55d44eb59310;  1 drivers
v0x55d44e763aa0_0 .net "cin", 0 0, L_0x55d44eb59680;  1 drivers
v0x55d44e763bf0_0 .net "sum", 0 0, L_0x55d44eb583d0;  1 drivers
S_0x55d44e763d50 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e762e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb597b0 .functor XOR 1, L_0x55d44eb59c90, L_0x55d44eb59dc0, C4<0>, C4<0>;
L_0x55d44eb59820 .functor XOR 1, L_0x55d44eb597b0, L_0x55d44eb59ef0, C4<0>, C4<0>;
L_0x55d44eb59890 .functor AND 1, L_0x55d44eb59c90, L_0x55d44eb59dc0, C4<1>, C4<1>;
L_0x55d44eb59900 .functor AND 1, L_0x55d44eb59c90, L_0x55d44eb59ef0, C4<1>, C4<1>;
L_0x55d44eb599c0 .functor OR 1, L_0x55d44eb59890, L_0x55d44eb59900, C4<0>, C4<0>;
L_0x55d44eb59ad0 .functor AND 1, L_0x55d44eb59ef0, L_0x55d44eb59dc0, C4<1>, C4<1>;
L_0x55d44eb59b80 .functor OR 1, L_0x55d44eb599c0, L_0x55d44eb59ad0, C4<0>, C4<0>;
v0x55d44e763f70_0 .net *"_s0", 0 0, L_0x55d44eb597b0;  1 drivers
v0x55d44e764050_0 .net *"_s10", 0 0, L_0x55d44eb59ad0;  1 drivers
v0x55d44e764130_0 .net *"_s4", 0 0, L_0x55d44eb59890;  1 drivers
v0x55d44e764220_0 .net *"_s6", 0 0, L_0x55d44eb59900;  1 drivers
v0x55d44e764300_0 .net *"_s8", 0 0, L_0x55d44eb599c0;  1 drivers
v0x55d44e764430_0 .net "a", 0 0, L_0x55d44eb59c90;  1 drivers
v0x55d44e7644f0_0 .net "b", 0 0, L_0x55d44eb59dc0;  1 drivers
v0x55d44e7645b0_0 .net "ca", 0 0, L_0x55d44eb59b80;  1 drivers
v0x55d44e764670_0 .net "cin", 0 0, L_0x55d44eb59ef0;  1 drivers
v0x55d44e7647c0_0 .net "sum", 0 0, L_0x55d44eb59820;  1 drivers
S_0x55d44e764920 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e762e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb5a060 .functor XOR 1, L_0x55d44eb5a630, L_0x55d44eb5a760, C4<0>, C4<0>;
L_0x55d44eb5a0d0 .functor XOR 1, L_0x55d44eb5a060, L_0x55d44eb5a8e0, C4<0>, C4<0>;
L_0x55d44eb5a190 .functor AND 1, L_0x55d44eb5a630, L_0x55d44eb5a760, C4<1>, C4<1>;
L_0x55d44eb5a2a0 .functor AND 1, L_0x55d44eb5a630, L_0x55d44eb5a8e0, C4<1>, C4<1>;
L_0x55d44eb5a360 .functor OR 1, L_0x55d44eb5a190, L_0x55d44eb5a2a0, C4<0>, C4<0>;
L_0x55d44eb5a470 .functor AND 1, L_0x55d44eb5a8e0, L_0x55d44eb5a760, C4<1>, C4<1>;
L_0x55d44eb5a520 .functor OR 1, L_0x55d44eb5a360, L_0x55d44eb5a470, C4<0>, C4<0>;
v0x55d44e764b50_0 .net *"_s0", 0 0, L_0x55d44eb5a060;  1 drivers
v0x55d44e764c30_0 .net *"_s10", 0 0, L_0x55d44eb5a470;  1 drivers
v0x55d44e764d10_0 .net *"_s4", 0 0, L_0x55d44eb5a190;  1 drivers
v0x55d44e764e00_0 .net *"_s6", 0 0, L_0x55d44eb5a2a0;  1 drivers
v0x55d44e764ee0_0 .net *"_s8", 0 0, L_0x55d44eb5a360;  1 drivers
v0x55d44e765010_0 .net "a", 0 0, L_0x55d44eb5a630;  1 drivers
v0x55d44e7650d0_0 .net "b", 0 0, L_0x55d44eb5a760;  1 drivers
v0x55d44e765190_0 .net "ca", 0 0, L_0x55d44eb5a520;  1 drivers
v0x55d44e765250_0 .net "cin", 0 0, L_0x55d44eb5a8e0;  1 drivers
v0x55d44e7653a0_0 .net "sum", 0 0, L_0x55d44eb5a0d0;  1 drivers
S_0x55d44e765500 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e762e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb5aa10 .functor XOR 1, L_0x55d44eb5aeb0, L_0x55d44eb5b070, C4<0>, C4<0>;
L_0x55d44eb5aa80 .functor XOR 1, L_0x55d44eb5aa10, L_0x55d44eb5b230, C4<0>, C4<0>;
L_0x55d44eb5aaf0 .functor AND 1, L_0x55d44eb5aeb0, L_0x55d44eb5b070, C4<1>, C4<1>;
L_0x55d44eb5ab60 .functor AND 1, L_0x55d44eb5aeb0, L_0x55d44eb5b230, C4<1>, C4<1>;
L_0x55d44eb5ac20 .functor OR 1, L_0x55d44eb5aaf0, L_0x55d44eb5ab60, C4<0>, C4<0>;
L_0x55d44eb5ad30 .functor AND 1, L_0x55d44eb5b230, L_0x55d44eb5b070, C4<1>, C4<1>;
L_0x55d44eb5ada0 .functor OR 1, L_0x55d44eb5ac20, L_0x55d44eb5ad30, C4<0>, C4<0>;
v0x55d44e765700_0 .net *"_s0", 0 0, L_0x55d44eb5aa10;  1 drivers
v0x55d44e765800_0 .net *"_s10", 0 0, L_0x55d44eb5ad30;  1 drivers
v0x55d44e7658e0_0 .net *"_s4", 0 0, L_0x55d44eb5aaf0;  1 drivers
v0x55d44e7659d0_0 .net *"_s6", 0 0, L_0x55d44eb5ab60;  1 drivers
v0x55d44e765ab0_0 .net *"_s8", 0 0, L_0x55d44eb5ac20;  1 drivers
v0x55d44e765be0_0 .net "a", 0 0, L_0x55d44eb5aeb0;  1 drivers
v0x55d44e765ca0_0 .net "b", 0 0, L_0x55d44eb5b070;  1 drivers
v0x55d44e765d60_0 .net "ca", 0 0, L_0x55d44eb5ada0;  1 drivers
v0x55d44e765e20_0 .net "cin", 0 0, L_0x55d44eb5b230;  1 drivers
v0x55d44e765f70_0 .net "sum", 0 0, L_0x55d44eb5aa80;  1 drivers
S_0x55d44e7665d0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44e762bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e769810_0 .net "a", 3 0, L_0x55d44eb5e000;  1 drivers
v0x55d44e769910_0 .net "b", 3 0, L_0x55d44eb5e0f0;  1 drivers
v0x55d44e7699f0_0 .net "ca", 3 0, L_0x55d44eb5de90;  1 drivers
v0x55d44e769ab0_0 .net "cin", 3 0, L_0x55d44eb5e1e0;  1 drivers
v0x55d44e769b90_0 .net "sum", 3 0, L_0x55d44eb5ddf0;  1 drivers
L_0x55d44eb5bdb0 .part L_0x55d44eb5e000, 0, 1;
L_0x55d44eb5bee0 .part L_0x55d44eb5e0f0, 0, 1;
L_0x55d44eb5c010 .part L_0x55d44eb5e1e0, 0, 1;
L_0x55d44eb5c620 .part L_0x55d44eb5e000, 1, 1;
L_0x55d44eb5c750 .part L_0x55d44eb5e0f0, 1, 1;
L_0x55d44eb5c880 .part L_0x55d44eb5e1e0, 1, 1;
L_0x55d44eb5cfc0 .part L_0x55d44eb5e000, 2, 1;
L_0x55d44eb5d0f0 .part L_0x55d44eb5e0f0, 2, 1;
L_0x55d44eb5d270 .part L_0x55d44eb5e1e0, 2, 1;
L_0x55d44eb5d840 .part L_0x55d44eb5e000, 3, 1;
L_0x55d44eb5da00 .part L_0x55d44eb5e0f0, 3, 1;
L_0x55d44eb5dbc0 .part L_0x55d44eb5e1e0, 3, 1;
L_0x55d44eb5ddf0 .concat8 [ 1 1 1 1], L_0x55d44eb5b850, L_0x55d44eb5c1b0, L_0x55d44eb5ca60, L_0x55d44eb5d410;
L_0x55d44eb5de90 .concat8 [ 1 1 1 1], L_0x55d44eb5bca0, L_0x55d44eb5c510, L_0x55d44eb5ceb0, L_0x55d44eb5d730;
S_0x55d44e766840 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e7665d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb5b3f0 .functor XOR 1, L_0x55d44eb5bdb0, L_0x55d44eb5bee0, C4<0>, C4<0>;
L_0x55d44eb5b850 .functor XOR 1, L_0x55d44eb5b3f0, L_0x55d44eb5c010, C4<0>, C4<0>;
L_0x55d44eb5b910 .functor AND 1, L_0x55d44eb5bdb0, L_0x55d44eb5bee0, C4<1>, C4<1>;
L_0x55d44eb5ba20 .functor AND 1, L_0x55d44eb5bdb0, L_0x55d44eb5c010, C4<1>, C4<1>;
L_0x55d44eb5bae0 .functor OR 1, L_0x55d44eb5b910, L_0x55d44eb5ba20, C4<0>, C4<0>;
L_0x55d44eb5bbf0 .functor AND 1, L_0x55d44eb5c010, L_0x55d44eb5bee0, C4<1>, C4<1>;
L_0x55d44eb5bca0 .functor OR 1, L_0x55d44eb5bae0, L_0x55d44eb5bbf0, C4<0>, C4<0>;
v0x55d44e766ac0_0 .net *"_s0", 0 0, L_0x55d44eb5b3f0;  1 drivers
v0x55d44e766bc0_0 .net *"_s10", 0 0, L_0x55d44eb5bbf0;  1 drivers
v0x55d44e766ca0_0 .net *"_s4", 0 0, L_0x55d44eb5b910;  1 drivers
v0x55d44e766d90_0 .net *"_s6", 0 0, L_0x55d44eb5ba20;  1 drivers
v0x55d44e766e70_0 .net *"_s8", 0 0, L_0x55d44eb5bae0;  1 drivers
v0x55d44e766fa0_0 .net "a", 0 0, L_0x55d44eb5bdb0;  1 drivers
v0x55d44e767060_0 .net "b", 0 0, L_0x55d44eb5bee0;  1 drivers
v0x55d44e767120_0 .net "ca", 0 0, L_0x55d44eb5bca0;  1 drivers
v0x55d44e7671e0_0 .net "cin", 0 0, L_0x55d44eb5c010;  1 drivers
v0x55d44e767330_0 .net "sum", 0 0, L_0x55d44eb5b850;  1 drivers
S_0x55d44e767490 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e7665d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb5c140 .functor XOR 1, L_0x55d44eb5c620, L_0x55d44eb5c750, C4<0>, C4<0>;
L_0x55d44eb5c1b0 .functor XOR 1, L_0x55d44eb5c140, L_0x55d44eb5c880, C4<0>, C4<0>;
L_0x55d44eb5c220 .functor AND 1, L_0x55d44eb5c620, L_0x55d44eb5c750, C4<1>, C4<1>;
L_0x55d44eb5c290 .functor AND 1, L_0x55d44eb5c620, L_0x55d44eb5c880, C4<1>, C4<1>;
L_0x55d44eb5c350 .functor OR 1, L_0x55d44eb5c220, L_0x55d44eb5c290, C4<0>, C4<0>;
L_0x55d44eb5c460 .functor AND 1, L_0x55d44eb5c880, L_0x55d44eb5c750, C4<1>, C4<1>;
L_0x55d44eb5c510 .functor OR 1, L_0x55d44eb5c350, L_0x55d44eb5c460, C4<0>, C4<0>;
v0x55d44e7676b0_0 .net *"_s0", 0 0, L_0x55d44eb5c140;  1 drivers
v0x55d44e767790_0 .net *"_s10", 0 0, L_0x55d44eb5c460;  1 drivers
v0x55d44e767870_0 .net *"_s4", 0 0, L_0x55d44eb5c220;  1 drivers
v0x55d44e767960_0 .net *"_s6", 0 0, L_0x55d44eb5c290;  1 drivers
v0x55d44e767a40_0 .net *"_s8", 0 0, L_0x55d44eb5c350;  1 drivers
v0x55d44e767b70_0 .net "a", 0 0, L_0x55d44eb5c620;  1 drivers
v0x55d44e767c30_0 .net "b", 0 0, L_0x55d44eb5c750;  1 drivers
v0x55d44e767cf0_0 .net "ca", 0 0, L_0x55d44eb5c510;  1 drivers
v0x55d44e767db0_0 .net "cin", 0 0, L_0x55d44eb5c880;  1 drivers
v0x55d44e767f00_0 .net "sum", 0 0, L_0x55d44eb5c1b0;  1 drivers
S_0x55d44e768060 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e7665d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb5c9f0 .functor XOR 1, L_0x55d44eb5cfc0, L_0x55d44eb5d0f0, C4<0>, C4<0>;
L_0x55d44eb5ca60 .functor XOR 1, L_0x55d44eb5c9f0, L_0x55d44eb5d270, C4<0>, C4<0>;
L_0x55d44eb5cb20 .functor AND 1, L_0x55d44eb5cfc0, L_0x55d44eb5d0f0, C4<1>, C4<1>;
L_0x55d44eb5cc30 .functor AND 1, L_0x55d44eb5cfc0, L_0x55d44eb5d270, C4<1>, C4<1>;
L_0x55d44eb5ccf0 .functor OR 1, L_0x55d44eb5cb20, L_0x55d44eb5cc30, C4<0>, C4<0>;
L_0x55d44eb5ce00 .functor AND 1, L_0x55d44eb5d270, L_0x55d44eb5d0f0, C4<1>, C4<1>;
L_0x55d44eb5ceb0 .functor OR 1, L_0x55d44eb5ccf0, L_0x55d44eb5ce00, C4<0>, C4<0>;
v0x55d44e768290_0 .net *"_s0", 0 0, L_0x55d44eb5c9f0;  1 drivers
v0x55d44e768370_0 .net *"_s10", 0 0, L_0x55d44eb5ce00;  1 drivers
v0x55d44e768450_0 .net *"_s4", 0 0, L_0x55d44eb5cb20;  1 drivers
v0x55d44e768540_0 .net *"_s6", 0 0, L_0x55d44eb5cc30;  1 drivers
v0x55d44e768620_0 .net *"_s8", 0 0, L_0x55d44eb5ccf0;  1 drivers
v0x55d44e768750_0 .net "a", 0 0, L_0x55d44eb5cfc0;  1 drivers
v0x55d44e768810_0 .net "b", 0 0, L_0x55d44eb5d0f0;  1 drivers
v0x55d44e7688d0_0 .net "ca", 0 0, L_0x55d44eb5ceb0;  1 drivers
v0x55d44e768990_0 .net "cin", 0 0, L_0x55d44eb5d270;  1 drivers
v0x55d44e768ae0_0 .net "sum", 0 0, L_0x55d44eb5ca60;  1 drivers
S_0x55d44e768c40 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e7665d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb5d3a0 .functor XOR 1, L_0x55d44eb5d840, L_0x55d44eb5da00, C4<0>, C4<0>;
L_0x55d44eb5d410 .functor XOR 1, L_0x55d44eb5d3a0, L_0x55d44eb5dbc0, C4<0>, C4<0>;
L_0x55d44eb5d480 .functor AND 1, L_0x55d44eb5d840, L_0x55d44eb5da00, C4<1>, C4<1>;
L_0x55d44eb5d4f0 .functor AND 1, L_0x55d44eb5d840, L_0x55d44eb5dbc0, C4<1>, C4<1>;
L_0x55d44eb5d5b0 .functor OR 1, L_0x55d44eb5d480, L_0x55d44eb5d4f0, C4<0>, C4<0>;
L_0x55d44eb5d6c0 .functor AND 1, L_0x55d44eb5dbc0, L_0x55d44eb5da00, C4<1>, C4<1>;
L_0x55d44eb5d730 .functor OR 1, L_0x55d44eb5d5b0, L_0x55d44eb5d6c0, C4<0>, C4<0>;
v0x55d44e768e40_0 .net *"_s0", 0 0, L_0x55d44eb5d3a0;  1 drivers
v0x55d44e768f40_0 .net *"_s10", 0 0, L_0x55d44eb5d6c0;  1 drivers
v0x55d44e769020_0 .net *"_s4", 0 0, L_0x55d44eb5d480;  1 drivers
v0x55d44e769110_0 .net *"_s6", 0 0, L_0x55d44eb5d4f0;  1 drivers
v0x55d44e7691f0_0 .net *"_s8", 0 0, L_0x55d44eb5d5b0;  1 drivers
v0x55d44e769320_0 .net "a", 0 0, L_0x55d44eb5d840;  1 drivers
v0x55d44e7693e0_0 .net "b", 0 0, L_0x55d44eb5da00;  1 drivers
v0x55d44e7694a0_0 .net "ca", 0 0, L_0x55d44eb5d730;  1 drivers
v0x55d44e769560_0 .net "cin", 0 0, L_0x55d44eb5dbc0;  1 drivers
v0x55d44e7696b0_0 .net "sum", 0 0, L_0x55d44eb5d410;  1 drivers
S_0x55d44e769d10 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44e762bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e76cf60_0 .net "a", 3 0, L_0x55d44eb60ac0;  1 drivers
v0x55d44e76d060_0 .net "b", 3 0, L_0x55d44eb60b60;  1 drivers
v0x55d44e76d140_0 .net "ca", 3 0, L_0x55d44eb60950;  1 drivers
v0x55d44e76d200_0 .net "cin", 3 0, L_0x55d44eb60c50;  1 drivers
v0x55d44e76d2e0_0 .net "sum", 3 0, L_0x55d44eb608b0;  1 drivers
L_0x55d44eb5e870 .part L_0x55d44eb60ac0, 0, 1;
L_0x55d44eb5e9a0 .part L_0x55d44eb60b60, 0, 1;
L_0x55d44eb5ead0 .part L_0x55d44eb60c50, 0, 1;
L_0x55d44eb5f0e0 .part L_0x55d44eb60ac0, 1, 1;
L_0x55d44eb5f210 .part L_0x55d44eb60b60, 1, 1;
L_0x55d44eb5f340 .part L_0x55d44eb60c50, 1, 1;
L_0x55d44eb5fa80 .part L_0x55d44eb60ac0, 2, 1;
L_0x55d44eb5fbb0 .part L_0x55d44eb60b60, 2, 1;
L_0x55d44eb5fd30 .part L_0x55d44eb60c50, 2, 1;
L_0x55d44eb60300 .part L_0x55d44eb60ac0, 3, 1;
L_0x55d44eb604c0 .part L_0x55d44eb60b60, 3, 1;
L_0x55d44eb60680 .part L_0x55d44eb60c50, 3, 1;
L_0x55d44eb608b0 .concat8 [ 1 1 1 1], L_0x55d44eb5e310, L_0x55d44eb5ec70, L_0x55d44eb5f520, L_0x55d44eb5fed0;
L_0x55d44eb60950 .concat8 [ 1 1 1 1], L_0x55d44eb5e760, L_0x55d44eb5efd0, L_0x55d44eb5f970, L_0x55d44eb601f0;
S_0x55d44e769f90 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e769d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb5dd80 .functor XOR 1, L_0x55d44eb5e870, L_0x55d44eb5e9a0, C4<0>, C4<0>;
L_0x55d44eb5e310 .functor XOR 1, L_0x55d44eb5dd80, L_0x55d44eb5ead0, C4<0>, C4<0>;
L_0x55d44eb5e3d0 .functor AND 1, L_0x55d44eb5e870, L_0x55d44eb5e9a0, C4<1>, C4<1>;
L_0x55d44eb5e4e0 .functor AND 1, L_0x55d44eb5e870, L_0x55d44eb5ead0, C4<1>, C4<1>;
L_0x55d44eb5e5a0 .functor OR 1, L_0x55d44eb5e3d0, L_0x55d44eb5e4e0, C4<0>, C4<0>;
L_0x55d44eb5e6b0 .functor AND 1, L_0x55d44eb5ead0, L_0x55d44eb5e9a0, C4<1>, C4<1>;
L_0x55d44eb5e760 .functor OR 1, L_0x55d44eb5e5a0, L_0x55d44eb5e6b0, C4<0>, C4<0>;
v0x55d44e76a210_0 .net *"_s0", 0 0, L_0x55d44eb5dd80;  1 drivers
v0x55d44e76a310_0 .net *"_s10", 0 0, L_0x55d44eb5e6b0;  1 drivers
v0x55d44e76a3f0_0 .net *"_s4", 0 0, L_0x55d44eb5e3d0;  1 drivers
v0x55d44e76a4e0_0 .net *"_s6", 0 0, L_0x55d44eb5e4e0;  1 drivers
v0x55d44e76a5c0_0 .net *"_s8", 0 0, L_0x55d44eb5e5a0;  1 drivers
v0x55d44e76a6f0_0 .net "a", 0 0, L_0x55d44eb5e870;  1 drivers
v0x55d44e76a7b0_0 .net "b", 0 0, L_0x55d44eb5e9a0;  1 drivers
v0x55d44e76a870_0 .net "ca", 0 0, L_0x55d44eb5e760;  1 drivers
v0x55d44e76a930_0 .net "cin", 0 0, L_0x55d44eb5ead0;  1 drivers
v0x55d44e76aa80_0 .net "sum", 0 0, L_0x55d44eb5e310;  1 drivers
S_0x55d44e76abe0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e769d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb5ec00 .functor XOR 1, L_0x55d44eb5f0e0, L_0x55d44eb5f210, C4<0>, C4<0>;
L_0x55d44eb5ec70 .functor XOR 1, L_0x55d44eb5ec00, L_0x55d44eb5f340, C4<0>, C4<0>;
L_0x55d44eb5ece0 .functor AND 1, L_0x55d44eb5f0e0, L_0x55d44eb5f210, C4<1>, C4<1>;
L_0x55d44eb5ed50 .functor AND 1, L_0x55d44eb5f0e0, L_0x55d44eb5f340, C4<1>, C4<1>;
L_0x55d44eb5ee10 .functor OR 1, L_0x55d44eb5ece0, L_0x55d44eb5ed50, C4<0>, C4<0>;
L_0x55d44eb5ef20 .functor AND 1, L_0x55d44eb5f340, L_0x55d44eb5f210, C4<1>, C4<1>;
L_0x55d44eb5efd0 .functor OR 1, L_0x55d44eb5ee10, L_0x55d44eb5ef20, C4<0>, C4<0>;
v0x55d44e76ae00_0 .net *"_s0", 0 0, L_0x55d44eb5ec00;  1 drivers
v0x55d44e76aee0_0 .net *"_s10", 0 0, L_0x55d44eb5ef20;  1 drivers
v0x55d44e76afc0_0 .net *"_s4", 0 0, L_0x55d44eb5ece0;  1 drivers
v0x55d44e76b0b0_0 .net *"_s6", 0 0, L_0x55d44eb5ed50;  1 drivers
v0x55d44e76b190_0 .net *"_s8", 0 0, L_0x55d44eb5ee10;  1 drivers
v0x55d44e76b2c0_0 .net "a", 0 0, L_0x55d44eb5f0e0;  1 drivers
v0x55d44e76b380_0 .net "b", 0 0, L_0x55d44eb5f210;  1 drivers
v0x55d44e76b440_0 .net "ca", 0 0, L_0x55d44eb5efd0;  1 drivers
v0x55d44e76b500_0 .net "cin", 0 0, L_0x55d44eb5f340;  1 drivers
v0x55d44e76b650_0 .net "sum", 0 0, L_0x55d44eb5ec70;  1 drivers
S_0x55d44e76b7b0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e769d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb5f4b0 .functor XOR 1, L_0x55d44eb5fa80, L_0x55d44eb5fbb0, C4<0>, C4<0>;
L_0x55d44eb5f520 .functor XOR 1, L_0x55d44eb5f4b0, L_0x55d44eb5fd30, C4<0>, C4<0>;
L_0x55d44eb5f5e0 .functor AND 1, L_0x55d44eb5fa80, L_0x55d44eb5fbb0, C4<1>, C4<1>;
L_0x55d44eb5f6f0 .functor AND 1, L_0x55d44eb5fa80, L_0x55d44eb5fd30, C4<1>, C4<1>;
L_0x55d44eb5f7b0 .functor OR 1, L_0x55d44eb5f5e0, L_0x55d44eb5f6f0, C4<0>, C4<0>;
L_0x55d44eb5f8c0 .functor AND 1, L_0x55d44eb5fd30, L_0x55d44eb5fbb0, C4<1>, C4<1>;
L_0x55d44eb5f970 .functor OR 1, L_0x55d44eb5f7b0, L_0x55d44eb5f8c0, C4<0>, C4<0>;
v0x55d44e76b9e0_0 .net *"_s0", 0 0, L_0x55d44eb5f4b0;  1 drivers
v0x55d44e76bac0_0 .net *"_s10", 0 0, L_0x55d44eb5f8c0;  1 drivers
v0x55d44e76bba0_0 .net *"_s4", 0 0, L_0x55d44eb5f5e0;  1 drivers
v0x55d44e76bc90_0 .net *"_s6", 0 0, L_0x55d44eb5f6f0;  1 drivers
v0x55d44e76bd70_0 .net *"_s8", 0 0, L_0x55d44eb5f7b0;  1 drivers
v0x55d44e76bea0_0 .net "a", 0 0, L_0x55d44eb5fa80;  1 drivers
v0x55d44e76bf60_0 .net "b", 0 0, L_0x55d44eb5fbb0;  1 drivers
v0x55d44e76c020_0 .net "ca", 0 0, L_0x55d44eb5f970;  1 drivers
v0x55d44e76c0e0_0 .net "cin", 0 0, L_0x55d44eb5fd30;  1 drivers
v0x55d44e76c230_0 .net "sum", 0 0, L_0x55d44eb5f520;  1 drivers
S_0x55d44e76c390 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e769d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb5fe60 .functor XOR 1, L_0x55d44eb60300, L_0x55d44eb604c0, C4<0>, C4<0>;
L_0x55d44eb5fed0 .functor XOR 1, L_0x55d44eb5fe60, L_0x55d44eb60680, C4<0>, C4<0>;
L_0x55d44eb5ff40 .functor AND 1, L_0x55d44eb60300, L_0x55d44eb604c0, C4<1>, C4<1>;
L_0x55d44eb5ffb0 .functor AND 1, L_0x55d44eb60300, L_0x55d44eb60680, C4<1>, C4<1>;
L_0x55d44eb60070 .functor OR 1, L_0x55d44eb5ff40, L_0x55d44eb5ffb0, C4<0>, C4<0>;
L_0x55d44eb60180 .functor AND 1, L_0x55d44eb60680, L_0x55d44eb604c0, C4<1>, C4<1>;
L_0x55d44eb601f0 .functor OR 1, L_0x55d44eb60070, L_0x55d44eb60180, C4<0>, C4<0>;
v0x55d44e76c590_0 .net *"_s0", 0 0, L_0x55d44eb5fe60;  1 drivers
v0x55d44e76c690_0 .net *"_s10", 0 0, L_0x55d44eb60180;  1 drivers
v0x55d44e76c770_0 .net *"_s4", 0 0, L_0x55d44eb5ff40;  1 drivers
v0x55d44e76c860_0 .net *"_s6", 0 0, L_0x55d44eb5ffb0;  1 drivers
v0x55d44e76c940_0 .net *"_s8", 0 0, L_0x55d44eb60070;  1 drivers
v0x55d44e76ca70_0 .net "a", 0 0, L_0x55d44eb60300;  1 drivers
v0x55d44e76cb30_0 .net "b", 0 0, L_0x55d44eb604c0;  1 drivers
v0x55d44e76cbf0_0 .net "ca", 0 0, L_0x55d44eb601f0;  1 drivers
v0x55d44e76ccb0_0 .net "cin", 0 0, L_0x55d44eb60680;  1 drivers
v0x55d44e76ce00_0 .net "sum", 0 0, L_0x55d44eb5fed0;  1 drivers
S_0x55d44e76d460 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44e762bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e7706a0_0 .net "a", 3 0, L_0x55d44eb63460;  1 drivers
v0x55d44e7707a0_0 .net "b", 3 0, L_0x55d44eb63590;  1 drivers
v0x55d44e770880_0 .net "ca", 3 0, L_0x55d44eb632f0;  1 drivers
v0x55d44e770940_0 .net "cin", 3 0, L_0x55d44eb636c0;  1 drivers
v0x55d44e770a20_0 .net "sum", 3 0, L_0x55d44eb63250;  1 drivers
L_0x55d44eb61210 .part L_0x55d44eb63460, 0, 1;
L_0x55d44eb61340 .part L_0x55d44eb63590, 0, 1;
L_0x55d44eb61470 .part L_0x55d44eb636c0, 0, 1;
L_0x55d44eb61a80 .part L_0x55d44eb63460, 1, 1;
L_0x55d44eb61bb0 .part L_0x55d44eb63590, 1, 1;
L_0x55d44eb61ce0 .part L_0x55d44eb636c0, 1, 1;
L_0x55d44eb62420 .part L_0x55d44eb63460, 2, 1;
L_0x55d44eb62550 .part L_0x55d44eb63590, 2, 1;
L_0x55d44eb626d0 .part L_0x55d44eb636c0, 2, 1;
L_0x55d44eb62ca0 .part L_0x55d44eb63460, 3, 1;
L_0x55d44eb62e60 .part L_0x55d44eb63590, 3, 1;
L_0x55d44eb63020 .part L_0x55d44eb636c0, 3, 1;
L_0x55d44eb63250 .concat8 [ 1 1 1 1], L_0x55d44eb60cf0, L_0x55d44eb61610, L_0x55d44eb61ec0, L_0x55d44eb62870;
L_0x55d44eb632f0 .concat8 [ 1 1 1 1], L_0x55d44eb61100, L_0x55d44eb61970, L_0x55d44eb62310, L_0x55d44eb62b90;
S_0x55d44e76d6b0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e76d460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb60840 .functor XOR 1, L_0x55d44eb61210, L_0x55d44eb61340, C4<0>, C4<0>;
L_0x55d44eb60cf0 .functor XOR 1, L_0x55d44eb60840, L_0x55d44eb61470, C4<0>, C4<0>;
L_0x55d44eb60db0 .functor AND 1, L_0x55d44eb61210, L_0x55d44eb61340, C4<1>, C4<1>;
L_0x55d44eb60ec0 .functor AND 1, L_0x55d44eb61210, L_0x55d44eb61470, C4<1>, C4<1>;
L_0x55d44eb60f80 .functor OR 1, L_0x55d44eb60db0, L_0x55d44eb60ec0, C4<0>, C4<0>;
L_0x55d44eb61090 .functor AND 1, L_0x55d44eb61470, L_0x55d44eb61340, C4<1>, C4<1>;
L_0x55d44eb61100 .functor OR 1, L_0x55d44eb60f80, L_0x55d44eb61090, C4<0>, C4<0>;
v0x55d44e76d950_0 .net *"_s0", 0 0, L_0x55d44eb60840;  1 drivers
v0x55d44e76da50_0 .net *"_s10", 0 0, L_0x55d44eb61090;  1 drivers
v0x55d44e76db30_0 .net *"_s4", 0 0, L_0x55d44eb60db0;  1 drivers
v0x55d44e76dc20_0 .net *"_s6", 0 0, L_0x55d44eb60ec0;  1 drivers
v0x55d44e76dd00_0 .net *"_s8", 0 0, L_0x55d44eb60f80;  1 drivers
v0x55d44e76de30_0 .net "a", 0 0, L_0x55d44eb61210;  1 drivers
v0x55d44e76def0_0 .net "b", 0 0, L_0x55d44eb61340;  1 drivers
v0x55d44e76dfb0_0 .net "ca", 0 0, L_0x55d44eb61100;  1 drivers
v0x55d44e76e070_0 .net "cin", 0 0, L_0x55d44eb61470;  1 drivers
v0x55d44e76e1c0_0 .net "sum", 0 0, L_0x55d44eb60cf0;  1 drivers
S_0x55d44e76e320 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e76d460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb615a0 .functor XOR 1, L_0x55d44eb61a80, L_0x55d44eb61bb0, C4<0>, C4<0>;
L_0x55d44eb61610 .functor XOR 1, L_0x55d44eb615a0, L_0x55d44eb61ce0, C4<0>, C4<0>;
L_0x55d44eb61680 .functor AND 1, L_0x55d44eb61a80, L_0x55d44eb61bb0, C4<1>, C4<1>;
L_0x55d44eb616f0 .functor AND 1, L_0x55d44eb61a80, L_0x55d44eb61ce0, C4<1>, C4<1>;
L_0x55d44eb617b0 .functor OR 1, L_0x55d44eb61680, L_0x55d44eb616f0, C4<0>, C4<0>;
L_0x55d44eb618c0 .functor AND 1, L_0x55d44eb61ce0, L_0x55d44eb61bb0, C4<1>, C4<1>;
L_0x55d44eb61970 .functor OR 1, L_0x55d44eb617b0, L_0x55d44eb618c0, C4<0>, C4<0>;
v0x55d44e76e540_0 .net *"_s0", 0 0, L_0x55d44eb615a0;  1 drivers
v0x55d44e76e620_0 .net *"_s10", 0 0, L_0x55d44eb618c0;  1 drivers
v0x55d44e76e700_0 .net *"_s4", 0 0, L_0x55d44eb61680;  1 drivers
v0x55d44e76e7f0_0 .net *"_s6", 0 0, L_0x55d44eb616f0;  1 drivers
v0x55d44e76e8d0_0 .net *"_s8", 0 0, L_0x55d44eb617b0;  1 drivers
v0x55d44e76ea00_0 .net "a", 0 0, L_0x55d44eb61a80;  1 drivers
v0x55d44e76eac0_0 .net "b", 0 0, L_0x55d44eb61bb0;  1 drivers
v0x55d44e76eb80_0 .net "ca", 0 0, L_0x55d44eb61970;  1 drivers
v0x55d44e76ec40_0 .net "cin", 0 0, L_0x55d44eb61ce0;  1 drivers
v0x55d44e76ed90_0 .net "sum", 0 0, L_0x55d44eb61610;  1 drivers
S_0x55d44e76eef0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e76d460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb61e50 .functor XOR 1, L_0x55d44eb62420, L_0x55d44eb62550, C4<0>, C4<0>;
L_0x55d44eb61ec0 .functor XOR 1, L_0x55d44eb61e50, L_0x55d44eb626d0, C4<0>, C4<0>;
L_0x55d44eb61f80 .functor AND 1, L_0x55d44eb62420, L_0x55d44eb62550, C4<1>, C4<1>;
L_0x55d44eb62090 .functor AND 1, L_0x55d44eb62420, L_0x55d44eb626d0, C4<1>, C4<1>;
L_0x55d44eb62150 .functor OR 1, L_0x55d44eb61f80, L_0x55d44eb62090, C4<0>, C4<0>;
L_0x55d44eb62260 .functor AND 1, L_0x55d44eb626d0, L_0x55d44eb62550, C4<1>, C4<1>;
L_0x55d44eb62310 .functor OR 1, L_0x55d44eb62150, L_0x55d44eb62260, C4<0>, C4<0>;
v0x55d44e76f120_0 .net *"_s0", 0 0, L_0x55d44eb61e50;  1 drivers
v0x55d44e76f200_0 .net *"_s10", 0 0, L_0x55d44eb62260;  1 drivers
v0x55d44e76f2e0_0 .net *"_s4", 0 0, L_0x55d44eb61f80;  1 drivers
v0x55d44e76f3d0_0 .net *"_s6", 0 0, L_0x55d44eb62090;  1 drivers
v0x55d44e76f4b0_0 .net *"_s8", 0 0, L_0x55d44eb62150;  1 drivers
v0x55d44e76f5e0_0 .net "a", 0 0, L_0x55d44eb62420;  1 drivers
v0x55d44e76f6a0_0 .net "b", 0 0, L_0x55d44eb62550;  1 drivers
v0x55d44e76f760_0 .net "ca", 0 0, L_0x55d44eb62310;  1 drivers
v0x55d44e76f820_0 .net "cin", 0 0, L_0x55d44eb626d0;  1 drivers
v0x55d44e76f970_0 .net "sum", 0 0, L_0x55d44eb61ec0;  1 drivers
S_0x55d44e76fad0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e76d460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb62800 .functor XOR 1, L_0x55d44eb62ca0, L_0x55d44eb62e60, C4<0>, C4<0>;
L_0x55d44eb62870 .functor XOR 1, L_0x55d44eb62800, L_0x55d44eb63020, C4<0>, C4<0>;
L_0x55d44eb628e0 .functor AND 1, L_0x55d44eb62ca0, L_0x55d44eb62e60, C4<1>, C4<1>;
L_0x55d44eb62950 .functor AND 1, L_0x55d44eb62ca0, L_0x55d44eb63020, C4<1>, C4<1>;
L_0x55d44eb62a10 .functor OR 1, L_0x55d44eb628e0, L_0x55d44eb62950, C4<0>, C4<0>;
L_0x55d44eb62b20 .functor AND 1, L_0x55d44eb63020, L_0x55d44eb62e60, C4<1>, C4<1>;
L_0x55d44eb62b90 .functor OR 1, L_0x55d44eb62a10, L_0x55d44eb62b20, C4<0>, C4<0>;
v0x55d44e76fcd0_0 .net *"_s0", 0 0, L_0x55d44eb62800;  1 drivers
v0x55d44e76fdd0_0 .net *"_s10", 0 0, L_0x55d44eb62b20;  1 drivers
v0x55d44e76feb0_0 .net *"_s4", 0 0, L_0x55d44eb628e0;  1 drivers
v0x55d44e76ffa0_0 .net *"_s6", 0 0, L_0x55d44eb62950;  1 drivers
v0x55d44e770080_0 .net *"_s8", 0 0, L_0x55d44eb62a10;  1 drivers
v0x55d44e7701b0_0 .net "a", 0 0, L_0x55d44eb62ca0;  1 drivers
v0x55d44e770270_0 .net "b", 0 0, L_0x55d44eb62e60;  1 drivers
v0x55d44e770330_0 .net "ca", 0 0, L_0x55d44eb62b90;  1 drivers
v0x55d44e7703f0_0 .net "cin", 0 0, L_0x55d44eb63020;  1 drivers
v0x55d44e770540_0 .net "sum", 0 0, L_0x55d44eb62870;  1 drivers
S_0x55d44e771640 .scope module, "FA_1" "thirtBitAdder" 5 14, 6 3 0, S_0x55d44e7541b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44e78e2e0_0 .net "a", 31 0, L_0x55d44eb7a300;  1 drivers
v0x55d44e78e3e0_0 .net "b", 31 0, L_0x55d44eb7a3f0;  1 drivers
v0x55d44e78e4c0_0 .net "ca", 31 0, L_0x55d44eb7a170;  1 drivers
v0x55d44e78e580_0 .net "cin", 31 0, L_0x55d44eb7a4e0;  1 drivers
v0x55d44e78e660_0 .net "sum", 31 0, L_0x55d44eb7a030;  1 drivers
L_0x55d44eb6ef10 .part L_0x55d44eb7a300, 0, 16;
L_0x55d44eb6efb0 .part L_0x55d44eb7a3f0, 0, 16;
L_0x55d44eb6f050 .part L_0x55d44eb7a4e0, 0, 16;
L_0x55d44eb79d20 .part L_0x55d44eb7a300, 16, 16;
L_0x55d44eb79e10 .part L_0x55d44eb7a3f0, 16, 16;
L_0x55d44eb79f00 .part L_0x55d44eb7a4e0, 16, 16;
L_0x55d44eb7a030 .concat8 [ 16 16 0 0], L_0x55d44eb6ec10, L_0x55d44eb79a20;
L_0x55d44eb7a170 .concat8 [ 16 16 0 0], L_0x55d44eb6ecb0, L_0x55d44eb79ac0;
S_0x55d44e7718b0 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44e771640;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44e77f890_0 .net "a", 15 0, L_0x55d44eb6ef10;  1 drivers
v0x55d44e77f990_0 .net "b", 15 0, L_0x55d44eb6efb0;  1 drivers
v0x55d44e77fa70_0 .net "ca", 15 0, L_0x55d44eb6ecb0;  1 drivers
v0x55d44e77fb30_0 .net "cin", 15 0, L_0x55d44eb6f050;  1 drivers
v0x55d44e77fc10_0 .net "sum", 15 0, L_0x55d44eb6ec10;  1 drivers
L_0x55d44eb66a20 .part L_0x55d44eb6ef10, 0, 4;
L_0x55d44eb66ac0 .part L_0x55d44eb6efb0, 0, 4;
L_0x55d44eb66b60 .part L_0x55d44eb6f050, 0, 4;
L_0x55d44eb693b0 .part L_0x55d44eb6ef10, 4, 4;
L_0x55d44eb694a0 .part L_0x55d44eb6efb0, 4, 4;
L_0x55d44eb69590 .part L_0x55d44eb6f050, 4, 4;
L_0x55d44eb6be70 .part L_0x55d44eb6ef10, 8, 4;
L_0x55d44eb6bf10 .part L_0x55d44eb6efb0, 8, 4;
L_0x55d44eb6c000 .part L_0x55d44eb6f050, 8, 4;
L_0x55d44eb6e810 .part L_0x55d44eb6ef10, 12, 4;
L_0x55d44eb6e940 .part L_0x55d44eb6efb0, 12, 4;
L_0x55d44eb6ea70 .part L_0x55d44eb6f050, 12, 4;
L_0x55d44eb6ec10 .concat8 [ 4 4 4 4], L_0x55d44eb66810, L_0x55d44eb691a0, L_0x55d44eb6bc60, L_0x55d44eb6e600;
L_0x55d44eb6ecb0 .concat8 [ 4 4 4 4], L_0x55d44eb668b0, L_0x55d44eb69240, L_0x55d44eb6bd00, L_0x55d44eb6e6a0;
S_0x55d44e771b30 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44e7718b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e774dc0_0 .net "a", 3 0, L_0x55d44eb66a20;  1 drivers
v0x55d44e774ec0_0 .net "b", 3 0, L_0x55d44eb66ac0;  1 drivers
v0x55d44e774fa0_0 .net "ca", 3 0, L_0x55d44eb668b0;  1 drivers
v0x55d44e775060_0 .net "cin", 3 0, L_0x55d44eb66b60;  1 drivers
v0x55d44e775140_0 .net "sum", 3 0, L_0x55d44eb66810;  1 drivers
L_0x55d44eb647d0 .part L_0x55d44eb66a20, 0, 1;
L_0x55d44eb64900 .part L_0x55d44eb66ac0, 0, 1;
L_0x55d44eb64a30 .part L_0x55d44eb66b60, 0, 1;
L_0x55d44eb65040 .part L_0x55d44eb66a20, 1, 1;
L_0x55d44eb65170 .part L_0x55d44eb66ac0, 1, 1;
L_0x55d44eb652a0 .part L_0x55d44eb66b60, 1, 1;
L_0x55d44eb659e0 .part L_0x55d44eb66a20, 2, 1;
L_0x55d44eb65b10 .part L_0x55d44eb66ac0, 2, 1;
L_0x55d44eb65c90 .part L_0x55d44eb66b60, 2, 1;
L_0x55d44eb66260 .part L_0x55d44eb66a20, 3, 1;
L_0x55d44eb66420 .part L_0x55d44eb66ac0, 3, 1;
L_0x55d44eb665e0 .part L_0x55d44eb66b60, 3, 1;
L_0x55d44eb66810 .concat8 [ 1 1 1 1], L_0x55d44eb631e0, L_0x55d44eb64bd0, L_0x55d44eb65480, L_0x55d44eb65e30;
L_0x55d44eb668b0 .concat8 [ 1 1 1 1], L_0x55d44eb646c0, L_0x55d44eb64f30, L_0x55d44eb658d0, L_0x55d44eb66150;
S_0x55d44e771dd0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e771b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb637f0 .functor XOR 1, L_0x55d44eb647d0, L_0x55d44eb64900, C4<0>, C4<0>;
L_0x55d44eb631e0 .functor XOR 1, L_0x55d44eb637f0, L_0x55d44eb64a30, C4<0>, C4<0>;
L_0x55d44eb64370 .functor AND 1, L_0x55d44eb647d0, L_0x55d44eb64900, C4<1>, C4<1>;
L_0x55d44eb64480 .functor AND 1, L_0x55d44eb647d0, L_0x55d44eb64a30, C4<1>, C4<1>;
L_0x55d44eb64540 .functor OR 1, L_0x55d44eb64370, L_0x55d44eb64480, C4<0>, C4<0>;
L_0x55d44eb64650 .functor AND 1, L_0x55d44eb64a30, L_0x55d44eb64900, C4<1>, C4<1>;
L_0x55d44eb646c0 .functor OR 1, L_0x55d44eb64540, L_0x55d44eb64650, C4<0>, C4<0>;
v0x55d44e772070_0 .net *"_s0", 0 0, L_0x55d44eb637f0;  1 drivers
v0x55d44e772170_0 .net *"_s10", 0 0, L_0x55d44eb64650;  1 drivers
v0x55d44e772250_0 .net *"_s4", 0 0, L_0x55d44eb64370;  1 drivers
v0x55d44e772340_0 .net *"_s6", 0 0, L_0x55d44eb64480;  1 drivers
v0x55d44e772420_0 .net *"_s8", 0 0, L_0x55d44eb64540;  1 drivers
v0x55d44e772550_0 .net "a", 0 0, L_0x55d44eb647d0;  1 drivers
v0x55d44e772610_0 .net "b", 0 0, L_0x55d44eb64900;  1 drivers
v0x55d44e7726d0_0 .net "ca", 0 0, L_0x55d44eb646c0;  1 drivers
v0x55d44e772790_0 .net "cin", 0 0, L_0x55d44eb64a30;  1 drivers
v0x55d44e7728e0_0 .net "sum", 0 0, L_0x55d44eb631e0;  1 drivers
S_0x55d44e772a40 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e771b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb64b60 .functor XOR 1, L_0x55d44eb65040, L_0x55d44eb65170, C4<0>, C4<0>;
L_0x55d44eb64bd0 .functor XOR 1, L_0x55d44eb64b60, L_0x55d44eb652a0, C4<0>, C4<0>;
L_0x55d44eb64c40 .functor AND 1, L_0x55d44eb65040, L_0x55d44eb65170, C4<1>, C4<1>;
L_0x55d44eb64cb0 .functor AND 1, L_0x55d44eb65040, L_0x55d44eb652a0, C4<1>, C4<1>;
L_0x55d44eb64d70 .functor OR 1, L_0x55d44eb64c40, L_0x55d44eb64cb0, C4<0>, C4<0>;
L_0x55d44eb64e80 .functor AND 1, L_0x55d44eb652a0, L_0x55d44eb65170, C4<1>, C4<1>;
L_0x55d44eb64f30 .functor OR 1, L_0x55d44eb64d70, L_0x55d44eb64e80, C4<0>, C4<0>;
v0x55d44e772c60_0 .net *"_s0", 0 0, L_0x55d44eb64b60;  1 drivers
v0x55d44e772d40_0 .net *"_s10", 0 0, L_0x55d44eb64e80;  1 drivers
v0x55d44e772e20_0 .net *"_s4", 0 0, L_0x55d44eb64c40;  1 drivers
v0x55d44e772f10_0 .net *"_s6", 0 0, L_0x55d44eb64cb0;  1 drivers
v0x55d44e772ff0_0 .net *"_s8", 0 0, L_0x55d44eb64d70;  1 drivers
v0x55d44e773120_0 .net "a", 0 0, L_0x55d44eb65040;  1 drivers
v0x55d44e7731e0_0 .net "b", 0 0, L_0x55d44eb65170;  1 drivers
v0x55d44e7732a0_0 .net "ca", 0 0, L_0x55d44eb64f30;  1 drivers
v0x55d44e773360_0 .net "cin", 0 0, L_0x55d44eb652a0;  1 drivers
v0x55d44e7734b0_0 .net "sum", 0 0, L_0x55d44eb64bd0;  1 drivers
S_0x55d44e773610 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e771b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb65410 .functor XOR 1, L_0x55d44eb659e0, L_0x55d44eb65b10, C4<0>, C4<0>;
L_0x55d44eb65480 .functor XOR 1, L_0x55d44eb65410, L_0x55d44eb65c90, C4<0>, C4<0>;
L_0x55d44eb65540 .functor AND 1, L_0x55d44eb659e0, L_0x55d44eb65b10, C4<1>, C4<1>;
L_0x55d44eb65650 .functor AND 1, L_0x55d44eb659e0, L_0x55d44eb65c90, C4<1>, C4<1>;
L_0x55d44eb65710 .functor OR 1, L_0x55d44eb65540, L_0x55d44eb65650, C4<0>, C4<0>;
L_0x55d44eb65820 .functor AND 1, L_0x55d44eb65c90, L_0x55d44eb65b10, C4<1>, C4<1>;
L_0x55d44eb658d0 .functor OR 1, L_0x55d44eb65710, L_0x55d44eb65820, C4<0>, C4<0>;
v0x55d44e773840_0 .net *"_s0", 0 0, L_0x55d44eb65410;  1 drivers
v0x55d44e773920_0 .net *"_s10", 0 0, L_0x55d44eb65820;  1 drivers
v0x55d44e773a00_0 .net *"_s4", 0 0, L_0x55d44eb65540;  1 drivers
v0x55d44e773af0_0 .net *"_s6", 0 0, L_0x55d44eb65650;  1 drivers
v0x55d44e773bd0_0 .net *"_s8", 0 0, L_0x55d44eb65710;  1 drivers
v0x55d44e773d00_0 .net "a", 0 0, L_0x55d44eb659e0;  1 drivers
v0x55d44e773dc0_0 .net "b", 0 0, L_0x55d44eb65b10;  1 drivers
v0x55d44e773e80_0 .net "ca", 0 0, L_0x55d44eb658d0;  1 drivers
v0x55d44e773f40_0 .net "cin", 0 0, L_0x55d44eb65c90;  1 drivers
v0x55d44e774090_0 .net "sum", 0 0, L_0x55d44eb65480;  1 drivers
S_0x55d44e7741f0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e771b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb65dc0 .functor XOR 1, L_0x55d44eb66260, L_0x55d44eb66420, C4<0>, C4<0>;
L_0x55d44eb65e30 .functor XOR 1, L_0x55d44eb65dc0, L_0x55d44eb665e0, C4<0>, C4<0>;
L_0x55d44eb65ea0 .functor AND 1, L_0x55d44eb66260, L_0x55d44eb66420, C4<1>, C4<1>;
L_0x55d44eb65f10 .functor AND 1, L_0x55d44eb66260, L_0x55d44eb665e0, C4<1>, C4<1>;
L_0x55d44eb65fd0 .functor OR 1, L_0x55d44eb65ea0, L_0x55d44eb65f10, C4<0>, C4<0>;
L_0x55d44eb660e0 .functor AND 1, L_0x55d44eb665e0, L_0x55d44eb66420, C4<1>, C4<1>;
L_0x55d44eb66150 .functor OR 1, L_0x55d44eb65fd0, L_0x55d44eb660e0, C4<0>, C4<0>;
v0x55d44e7743f0_0 .net *"_s0", 0 0, L_0x55d44eb65dc0;  1 drivers
v0x55d44e7744f0_0 .net *"_s10", 0 0, L_0x55d44eb660e0;  1 drivers
v0x55d44e7745d0_0 .net *"_s4", 0 0, L_0x55d44eb65ea0;  1 drivers
v0x55d44e7746c0_0 .net *"_s6", 0 0, L_0x55d44eb65f10;  1 drivers
v0x55d44e7747a0_0 .net *"_s8", 0 0, L_0x55d44eb65fd0;  1 drivers
v0x55d44e7748d0_0 .net "a", 0 0, L_0x55d44eb66260;  1 drivers
v0x55d44e774990_0 .net "b", 0 0, L_0x55d44eb66420;  1 drivers
v0x55d44e774a50_0 .net "ca", 0 0, L_0x55d44eb66150;  1 drivers
v0x55d44e774b10_0 .net "cin", 0 0, L_0x55d44eb665e0;  1 drivers
v0x55d44e774c60_0 .net "sum", 0 0, L_0x55d44eb65e30;  1 drivers
S_0x55d44e7752c0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44e7718b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e778500_0 .net "a", 3 0, L_0x55d44eb693b0;  1 drivers
v0x55d44e778600_0 .net "b", 3 0, L_0x55d44eb694a0;  1 drivers
v0x55d44e7786e0_0 .net "ca", 3 0, L_0x55d44eb69240;  1 drivers
v0x55d44e7787a0_0 .net "cin", 3 0, L_0x55d44eb69590;  1 drivers
v0x55d44e778880_0 .net "sum", 3 0, L_0x55d44eb691a0;  1 drivers
L_0x55d44eb67160 .part L_0x55d44eb693b0, 0, 1;
L_0x55d44eb67290 .part L_0x55d44eb694a0, 0, 1;
L_0x55d44eb673c0 .part L_0x55d44eb69590, 0, 1;
L_0x55d44eb679d0 .part L_0x55d44eb693b0, 1, 1;
L_0x55d44eb67b00 .part L_0x55d44eb694a0, 1, 1;
L_0x55d44eb67c30 .part L_0x55d44eb69590, 1, 1;
L_0x55d44eb68370 .part L_0x55d44eb693b0, 2, 1;
L_0x55d44eb684a0 .part L_0x55d44eb694a0, 2, 1;
L_0x55d44eb68620 .part L_0x55d44eb69590, 2, 1;
L_0x55d44eb68bf0 .part L_0x55d44eb693b0, 3, 1;
L_0x55d44eb68db0 .part L_0x55d44eb694a0, 3, 1;
L_0x55d44eb68f70 .part L_0x55d44eb69590, 3, 1;
L_0x55d44eb691a0 .concat8 [ 1 1 1 1], L_0x55d44eb66c00, L_0x55d44eb67560, L_0x55d44eb67e10, L_0x55d44eb687c0;
L_0x55d44eb69240 .concat8 [ 1 1 1 1], L_0x55d44eb67050, L_0x55d44eb678c0, L_0x55d44eb68260, L_0x55d44eb68ae0;
S_0x55d44e775530 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e7752c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb667a0 .functor XOR 1, L_0x55d44eb67160, L_0x55d44eb67290, C4<0>, C4<0>;
L_0x55d44eb66c00 .functor XOR 1, L_0x55d44eb667a0, L_0x55d44eb673c0, C4<0>, C4<0>;
L_0x55d44eb66cc0 .functor AND 1, L_0x55d44eb67160, L_0x55d44eb67290, C4<1>, C4<1>;
L_0x55d44eb66dd0 .functor AND 1, L_0x55d44eb67160, L_0x55d44eb673c0, C4<1>, C4<1>;
L_0x55d44eb66e90 .functor OR 1, L_0x55d44eb66cc0, L_0x55d44eb66dd0, C4<0>, C4<0>;
L_0x55d44eb66fa0 .functor AND 1, L_0x55d44eb673c0, L_0x55d44eb67290, C4<1>, C4<1>;
L_0x55d44eb67050 .functor OR 1, L_0x55d44eb66e90, L_0x55d44eb66fa0, C4<0>, C4<0>;
v0x55d44e7757b0_0 .net *"_s0", 0 0, L_0x55d44eb667a0;  1 drivers
v0x55d44e7758b0_0 .net *"_s10", 0 0, L_0x55d44eb66fa0;  1 drivers
v0x55d44e775990_0 .net *"_s4", 0 0, L_0x55d44eb66cc0;  1 drivers
v0x55d44e775a80_0 .net *"_s6", 0 0, L_0x55d44eb66dd0;  1 drivers
v0x55d44e775b60_0 .net *"_s8", 0 0, L_0x55d44eb66e90;  1 drivers
v0x55d44e775c90_0 .net "a", 0 0, L_0x55d44eb67160;  1 drivers
v0x55d44e775d50_0 .net "b", 0 0, L_0x55d44eb67290;  1 drivers
v0x55d44e775e10_0 .net "ca", 0 0, L_0x55d44eb67050;  1 drivers
v0x55d44e775ed0_0 .net "cin", 0 0, L_0x55d44eb673c0;  1 drivers
v0x55d44e776020_0 .net "sum", 0 0, L_0x55d44eb66c00;  1 drivers
S_0x55d44e776180 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e7752c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb674f0 .functor XOR 1, L_0x55d44eb679d0, L_0x55d44eb67b00, C4<0>, C4<0>;
L_0x55d44eb67560 .functor XOR 1, L_0x55d44eb674f0, L_0x55d44eb67c30, C4<0>, C4<0>;
L_0x55d44eb675d0 .functor AND 1, L_0x55d44eb679d0, L_0x55d44eb67b00, C4<1>, C4<1>;
L_0x55d44eb67640 .functor AND 1, L_0x55d44eb679d0, L_0x55d44eb67c30, C4<1>, C4<1>;
L_0x55d44eb67700 .functor OR 1, L_0x55d44eb675d0, L_0x55d44eb67640, C4<0>, C4<0>;
L_0x55d44eb67810 .functor AND 1, L_0x55d44eb67c30, L_0x55d44eb67b00, C4<1>, C4<1>;
L_0x55d44eb678c0 .functor OR 1, L_0x55d44eb67700, L_0x55d44eb67810, C4<0>, C4<0>;
v0x55d44e7763a0_0 .net *"_s0", 0 0, L_0x55d44eb674f0;  1 drivers
v0x55d44e776480_0 .net *"_s10", 0 0, L_0x55d44eb67810;  1 drivers
v0x55d44e776560_0 .net *"_s4", 0 0, L_0x55d44eb675d0;  1 drivers
v0x55d44e776650_0 .net *"_s6", 0 0, L_0x55d44eb67640;  1 drivers
v0x55d44e776730_0 .net *"_s8", 0 0, L_0x55d44eb67700;  1 drivers
v0x55d44e776860_0 .net "a", 0 0, L_0x55d44eb679d0;  1 drivers
v0x55d44e776920_0 .net "b", 0 0, L_0x55d44eb67b00;  1 drivers
v0x55d44e7769e0_0 .net "ca", 0 0, L_0x55d44eb678c0;  1 drivers
v0x55d44e776aa0_0 .net "cin", 0 0, L_0x55d44eb67c30;  1 drivers
v0x55d44e776bf0_0 .net "sum", 0 0, L_0x55d44eb67560;  1 drivers
S_0x55d44e776d50 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e7752c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb67da0 .functor XOR 1, L_0x55d44eb68370, L_0x55d44eb684a0, C4<0>, C4<0>;
L_0x55d44eb67e10 .functor XOR 1, L_0x55d44eb67da0, L_0x55d44eb68620, C4<0>, C4<0>;
L_0x55d44eb67ed0 .functor AND 1, L_0x55d44eb68370, L_0x55d44eb684a0, C4<1>, C4<1>;
L_0x55d44eb67fe0 .functor AND 1, L_0x55d44eb68370, L_0x55d44eb68620, C4<1>, C4<1>;
L_0x55d44eb680a0 .functor OR 1, L_0x55d44eb67ed0, L_0x55d44eb67fe0, C4<0>, C4<0>;
L_0x55d44eb681b0 .functor AND 1, L_0x55d44eb68620, L_0x55d44eb684a0, C4<1>, C4<1>;
L_0x55d44eb68260 .functor OR 1, L_0x55d44eb680a0, L_0x55d44eb681b0, C4<0>, C4<0>;
v0x55d44e776f80_0 .net *"_s0", 0 0, L_0x55d44eb67da0;  1 drivers
v0x55d44e777060_0 .net *"_s10", 0 0, L_0x55d44eb681b0;  1 drivers
v0x55d44e777140_0 .net *"_s4", 0 0, L_0x55d44eb67ed0;  1 drivers
v0x55d44e777230_0 .net *"_s6", 0 0, L_0x55d44eb67fe0;  1 drivers
v0x55d44e777310_0 .net *"_s8", 0 0, L_0x55d44eb680a0;  1 drivers
v0x55d44e777440_0 .net "a", 0 0, L_0x55d44eb68370;  1 drivers
v0x55d44e777500_0 .net "b", 0 0, L_0x55d44eb684a0;  1 drivers
v0x55d44e7775c0_0 .net "ca", 0 0, L_0x55d44eb68260;  1 drivers
v0x55d44e777680_0 .net "cin", 0 0, L_0x55d44eb68620;  1 drivers
v0x55d44e7777d0_0 .net "sum", 0 0, L_0x55d44eb67e10;  1 drivers
S_0x55d44e777930 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e7752c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb68750 .functor XOR 1, L_0x55d44eb68bf0, L_0x55d44eb68db0, C4<0>, C4<0>;
L_0x55d44eb687c0 .functor XOR 1, L_0x55d44eb68750, L_0x55d44eb68f70, C4<0>, C4<0>;
L_0x55d44eb68830 .functor AND 1, L_0x55d44eb68bf0, L_0x55d44eb68db0, C4<1>, C4<1>;
L_0x55d44eb688a0 .functor AND 1, L_0x55d44eb68bf0, L_0x55d44eb68f70, C4<1>, C4<1>;
L_0x55d44eb68960 .functor OR 1, L_0x55d44eb68830, L_0x55d44eb688a0, C4<0>, C4<0>;
L_0x55d44eb68a70 .functor AND 1, L_0x55d44eb68f70, L_0x55d44eb68db0, C4<1>, C4<1>;
L_0x55d44eb68ae0 .functor OR 1, L_0x55d44eb68960, L_0x55d44eb68a70, C4<0>, C4<0>;
v0x55d44e777b30_0 .net *"_s0", 0 0, L_0x55d44eb68750;  1 drivers
v0x55d44e777c30_0 .net *"_s10", 0 0, L_0x55d44eb68a70;  1 drivers
v0x55d44e777d10_0 .net *"_s4", 0 0, L_0x55d44eb68830;  1 drivers
v0x55d44e777e00_0 .net *"_s6", 0 0, L_0x55d44eb688a0;  1 drivers
v0x55d44e777ee0_0 .net *"_s8", 0 0, L_0x55d44eb68960;  1 drivers
v0x55d44e778010_0 .net "a", 0 0, L_0x55d44eb68bf0;  1 drivers
v0x55d44e7780d0_0 .net "b", 0 0, L_0x55d44eb68db0;  1 drivers
v0x55d44e778190_0 .net "ca", 0 0, L_0x55d44eb68ae0;  1 drivers
v0x55d44e778250_0 .net "cin", 0 0, L_0x55d44eb68f70;  1 drivers
v0x55d44e7783a0_0 .net "sum", 0 0, L_0x55d44eb687c0;  1 drivers
S_0x55d44e778a00 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44e7718b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e77bc50_0 .net "a", 3 0, L_0x55d44eb6be70;  1 drivers
v0x55d44e77bd50_0 .net "b", 3 0, L_0x55d44eb6bf10;  1 drivers
v0x55d44e77be30_0 .net "ca", 3 0, L_0x55d44eb6bd00;  1 drivers
v0x55d44e77bef0_0 .net "cin", 3 0, L_0x55d44eb6c000;  1 drivers
v0x55d44e77bfd0_0 .net "sum", 3 0, L_0x55d44eb6bc60;  1 drivers
L_0x55d44eb69c20 .part L_0x55d44eb6be70, 0, 1;
L_0x55d44eb69d50 .part L_0x55d44eb6bf10, 0, 1;
L_0x55d44eb69e80 .part L_0x55d44eb6c000, 0, 1;
L_0x55d44eb6a490 .part L_0x55d44eb6be70, 1, 1;
L_0x55d44eb6a5c0 .part L_0x55d44eb6bf10, 1, 1;
L_0x55d44eb6a6f0 .part L_0x55d44eb6c000, 1, 1;
L_0x55d44eb6ae30 .part L_0x55d44eb6be70, 2, 1;
L_0x55d44eb6af60 .part L_0x55d44eb6bf10, 2, 1;
L_0x55d44eb6b0e0 .part L_0x55d44eb6c000, 2, 1;
L_0x55d44eb6b6b0 .part L_0x55d44eb6be70, 3, 1;
L_0x55d44eb6b870 .part L_0x55d44eb6bf10, 3, 1;
L_0x55d44eb6ba30 .part L_0x55d44eb6c000, 3, 1;
L_0x55d44eb6bc60 .concat8 [ 1 1 1 1], L_0x55d44eb696c0, L_0x55d44eb6a020, L_0x55d44eb6a8d0, L_0x55d44eb6b280;
L_0x55d44eb6bd00 .concat8 [ 1 1 1 1], L_0x55d44eb69b10, L_0x55d44eb6a380, L_0x55d44eb6ad20, L_0x55d44eb6b5a0;
S_0x55d44e778c80 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e778a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb69130 .functor XOR 1, L_0x55d44eb69c20, L_0x55d44eb69d50, C4<0>, C4<0>;
L_0x55d44eb696c0 .functor XOR 1, L_0x55d44eb69130, L_0x55d44eb69e80, C4<0>, C4<0>;
L_0x55d44eb69780 .functor AND 1, L_0x55d44eb69c20, L_0x55d44eb69d50, C4<1>, C4<1>;
L_0x55d44eb69890 .functor AND 1, L_0x55d44eb69c20, L_0x55d44eb69e80, C4<1>, C4<1>;
L_0x55d44eb69950 .functor OR 1, L_0x55d44eb69780, L_0x55d44eb69890, C4<0>, C4<0>;
L_0x55d44eb69a60 .functor AND 1, L_0x55d44eb69e80, L_0x55d44eb69d50, C4<1>, C4<1>;
L_0x55d44eb69b10 .functor OR 1, L_0x55d44eb69950, L_0x55d44eb69a60, C4<0>, C4<0>;
v0x55d44e778f00_0 .net *"_s0", 0 0, L_0x55d44eb69130;  1 drivers
v0x55d44e779000_0 .net *"_s10", 0 0, L_0x55d44eb69a60;  1 drivers
v0x55d44e7790e0_0 .net *"_s4", 0 0, L_0x55d44eb69780;  1 drivers
v0x55d44e7791d0_0 .net *"_s6", 0 0, L_0x55d44eb69890;  1 drivers
v0x55d44e7792b0_0 .net *"_s8", 0 0, L_0x55d44eb69950;  1 drivers
v0x55d44e7793e0_0 .net "a", 0 0, L_0x55d44eb69c20;  1 drivers
v0x55d44e7794a0_0 .net "b", 0 0, L_0x55d44eb69d50;  1 drivers
v0x55d44e779560_0 .net "ca", 0 0, L_0x55d44eb69b10;  1 drivers
v0x55d44e779620_0 .net "cin", 0 0, L_0x55d44eb69e80;  1 drivers
v0x55d44e779770_0 .net "sum", 0 0, L_0x55d44eb696c0;  1 drivers
S_0x55d44e7798d0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e778a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb69fb0 .functor XOR 1, L_0x55d44eb6a490, L_0x55d44eb6a5c0, C4<0>, C4<0>;
L_0x55d44eb6a020 .functor XOR 1, L_0x55d44eb69fb0, L_0x55d44eb6a6f0, C4<0>, C4<0>;
L_0x55d44eb6a090 .functor AND 1, L_0x55d44eb6a490, L_0x55d44eb6a5c0, C4<1>, C4<1>;
L_0x55d44eb6a100 .functor AND 1, L_0x55d44eb6a490, L_0x55d44eb6a6f0, C4<1>, C4<1>;
L_0x55d44eb6a1c0 .functor OR 1, L_0x55d44eb6a090, L_0x55d44eb6a100, C4<0>, C4<0>;
L_0x55d44eb6a2d0 .functor AND 1, L_0x55d44eb6a6f0, L_0x55d44eb6a5c0, C4<1>, C4<1>;
L_0x55d44eb6a380 .functor OR 1, L_0x55d44eb6a1c0, L_0x55d44eb6a2d0, C4<0>, C4<0>;
v0x55d44e779af0_0 .net *"_s0", 0 0, L_0x55d44eb69fb0;  1 drivers
v0x55d44e779bd0_0 .net *"_s10", 0 0, L_0x55d44eb6a2d0;  1 drivers
v0x55d44e779cb0_0 .net *"_s4", 0 0, L_0x55d44eb6a090;  1 drivers
v0x55d44e779da0_0 .net *"_s6", 0 0, L_0x55d44eb6a100;  1 drivers
v0x55d44e779e80_0 .net *"_s8", 0 0, L_0x55d44eb6a1c0;  1 drivers
v0x55d44e779fb0_0 .net "a", 0 0, L_0x55d44eb6a490;  1 drivers
v0x55d44e77a070_0 .net "b", 0 0, L_0x55d44eb6a5c0;  1 drivers
v0x55d44e77a130_0 .net "ca", 0 0, L_0x55d44eb6a380;  1 drivers
v0x55d44e77a1f0_0 .net "cin", 0 0, L_0x55d44eb6a6f0;  1 drivers
v0x55d44e77a340_0 .net "sum", 0 0, L_0x55d44eb6a020;  1 drivers
S_0x55d44e77a4a0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e778a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb6a860 .functor XOR 1, L_0x55d44eb6ae30, L_0x55d44eb6af60, C4<0>, C4<0>;
L_0x55d44eb6a8d0 .functor XOR 1, L_0x55d44eb6a860, L_0x55d44eb6b0e0, C4<0>, C4<0>;
L_0x55d44eb6a990 .functor AND 1, L_0x55d44eb6ae30, L_0x55d44eb6af60, C4<1>, C4<1>;
L_0x55d44eb6aaa0 .functor AND 1, L_0x55d44eb6ae30, L_0x55d44eb6b0e0, C4<1>, C4<1>;
L_0x55d44eb6ab60 .functor OR 1, L_0x55d44eb6a990, L_0x55d44eb6aaa0, C4<0>, C4<0>;
L_0x55d44eb6ac70 .functor AND 1, L_0x55d44eb6b0e0, L_0x55d44eb6af60, C4<1>, C4<1>;
L_0x55d44eb6ad20 .functor OR 1, L_0x55d44eb6ab60, L_0x55d44eb6ac70, C4<0>, C4<0>;
v0x55d44e77a6d0_0 .net *"_s0", 0 0, L_0x55d44eb6a860;  1 drivers
v0x55d44e77a7b0_0 .net *"_s10", 0 0, L_0x55d44eb6ac70;  1 drivers
v0x55d44e77a890_0 .net *"_s4", 0 0, L_0x55d44eb6a990;  1 drivers
v0x55d44e77a980_0 .net *"_s6", 0 0, L_0x55d44eb6aaa0;  1 drivers
v0x55d44e77aa60_0 .net *"_s8", 0 0, L_0x55d44eb6ab60;  1 drivers
v0x55d44e77ab90_0 .net "a", 0 0, L_0x55d44eb6ae30;  1 drivers
v0x55d44e77ac50_0 .net "b", 0 0, L_0x55d44eb6af60;  1 drivers
v0x55d44e77ad10_0 .net "ca", 0 0, L_0x55d44eb6ad20;  1 drivers
v0x55d44e77add0_0 .net "cin", 0 0, L_0x55d44eb6b0e0;  1 drivers
v0x55d44e77af20_0 .net "sum", 0 0, L_0x55d44eb6a8d0;  1 drivers
S_0x55d44e77b080 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e778a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb6b210 .functor XOR 1, L_0x55d44eb6b6b0, L_0x55d44eb6b870, C4<0>, C4<0>;
L_0x55d44eb6b280 .functor XOR 1, L_0x55d44eb6b210, L_0x55d44eb6ba30, C4<0>, C4<0>;
L_0x55d44eb6b2f0 .functor AND 1, L_0x55d44eb6b6b0, L_0x55d44eb6b870, C4<1>, C4<1>;
L_0x55d44eb6b360 .functor AND 1, L_0x55d44eb6b6b0, L_0x55d44eb6ba30, C4<1>, C4<1>;
L_0x55d44eb6b420 .functor OR 1, L_0x55d44eb6b2f0, L_0x55d44eb6b360, C4<0>, C4<0>;
L_0x55d44eb6b530 .functor AND 1, L_0x55d44eb6ba30, L_0x55d44eb6b870, C4<1>, C4<1>;
L_0x55d44eb6b5a0 .functor OR 1, L_0x55d44eb6b420, L_0x55d44eb6b530, C4<0>, C4<0>;
v0x55d44e77b280_0 .net *"_s0", 0 0, L_0x55d44eb6b210;  1 drivers
v0x55d44e77b380_0 .net *"_s10", 0 0, L_0x55d44eb6b530;  1 drivers
v0x55d44e77b460_0 .net *"_s4", 0 0, L_0x55d44eb6b2f0;  1 drivers
v0x55d44e77b550_0 .net *"_s6", 0 0, L_0x55d44eb6b360;  1 drivers
v0x55d44e77b630_0 .net *"_s8", 0 0, L_0x55d44eb6b420;  1 drivers
v0x55d44e77b760_0 .net "a", 0 0, L_0x55d44eb6b6b0;  1 drivers
v0x55d44e77b820_0 .net "b", 0 0, L_0x55d44eb6b870;  1 drivers
v0x55d44e77b8e0_0 .net "ca", 0 0, L_0x55d44eb6b5a0;  1 drivers
v0x55d44e77b9a0_0 .net "cin", 0 0, L_0x55d44eb6ba30;  1 drivers
v0x55d44e77baf0_0 .net "sum", 0 0, L_0x55d44eb6b280;  1 drivers
S_0x55d44e77c150 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44e7718b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e77f390_0 .net "a", 3 0, L_0x55d44eb6e810;  1 drivers
v0x55d44e77f490_0 .net "b", 3 0, L_0x55d44eb6e940;  1 drivers
v0x55d44e77f570_0 .net "ca", 3 0, L_0x55d44eb6e6a0;  1 drivers
v0x55d44e77f630_0 .net "cin", 3 0, L_0x55d44eb6ea70;  1 drivers
v0x55d44e77f710_0 .net "sum", 3 0, L_0x55d44eb6e600;  1 drivers
L_0x55d44eb6c5c0 .part L_0x55d44eb6e810, 0, 1;
L_0x55d44eb6c6f0 .part L_0x55d44eb6e940, 0, 1;
L_0x55d44eb6c820 .part L_0x55d44eb6ea70, 0, 1;
L_0x55d44eb6ce30 .part L_0x55d44eb6e810, 1, 1;
L_0x55d44eb6cf60 .part L_0x55d44eb6e940, 1, 1;
L_0x55d44eb6d090 .part L_0x55d44eb6ea70, 1, 1;
L_0x55d44eb6d7d0 .part L_0x55d44eb6e810, 2, 1;
L_0x55d44eb6d900 .part L_0x55d44eb6e940, 2, 1;
L_0x55d44eb6da80 .part L_0x55d44eb6ea70, 2, 1;
L_0x55d44eb6e050 .part L_0x55d44eb6e810, 3, 1;
L_0x55d44eb6e210 .part L_0x55d44eb6e940, 3, 1;
L_0x55d44eb6e3d0 .part L_0x55d44eb6ea70, 3, 1;
L_0x55d44eb6e600 .concat8 [ 1 1 1 1], L_0x55d44eb6c0a0, L_0x55d44eb6c9c0, L_0x55d44eb6d270, L_0x55d44eb6dc20;
L_0x55d44eb6e6a0 .concat8 [ 1 1 1 1], L_0x55d44eb6c4b0, L_0x55d44eb6cd20, L_0x55d44eb6d6c0, L_0x55d44eb6df40;
S_0x55d44e77c3a0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e77c150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb6bbf0 .functor XOR 1, L_0x55d44eb6c5c0, L_0x55d44eb6c6f0, C4<0>, C4<0>;
L_0x55d44eb6c0a0 .functor XOR 1, L_0x55d44eb6bbf0, L_0x55d44eb6c820, C4<0>, C4<0>;
L_0x55d44eb6c160 .functor AND 1, L_0x55d44eb6c5c0, L_0x55d44eb6c6f0, C4<1>, C4<1>;
L_0x55d44eb6c270 .functor AND 1, L_0x55d44eb6c5c0, L_0x55d44eb6c820, C4<1>, C4<1>;
L_0x55d44eb6c330 .functor OR 1, L_0x55d44eb6c160, L_0x55d44eb6c270, C4<0>, C4<0>;
L_0x55d44eb6c440 .functor AND 1, L_0x55d44eb6c820, L_0x55d44eb6c6f0, C4<1>, C4<1>;
L_0x55d44eb6c4b0 .functor OR 1, L_0x55d44eb6c330, L_0x55d44eb6c440, C4<0>, C4<0>;
v0x55d44e77c640_0 .net *"_s0", 0 0, L_0x55d44eb6bbf0;  1 drivers
v0x55d44e77c740_0 .net *"_s10", 0 0, L_0x55d44eb6c440;  1 drivers
v0x55d44e77c820_0 .net *"_s4", 0 0, L_0x55d44eb6c160;  1 drivers
v0x55d44e77c910_0 .net *"_s6", 0 0, L_0x55d44eb6c270;  1 drivers
v0x55d44e77c9f0_0 .net *"_s8", 0 0, L_0x55d44eb6c330;  1 drivers
v0x55d44e77cb20_0 .net "a", 0 0, L_0x55d44eb6c5c0;  1 drivers
v0x55d44e77cbe0_0 .net "b", 0 0, L_0x55d44eb6c6f0;  1 drivers
v0x55d44e77cca0_0 .net "ca", 0 0, L_0x55d44eb6c4b0;  1 drivers
v0x55d44e77cd60_0 .net "cin", 0 0, L_0x55d44eb6c820;  1 drivers
v0x55d44e77ceb0_0 .net "sum", 0 0, L_0x55d44eb6c0a0;  1 drivers
S_0x55d44e77d010 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e77c150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb6c950 .functor XOR 1, L_0x55d44eb6ce30, L_0x55d44eb6cf60, C4<0>, C4<0>;
L_0x55d44eb6c9c0 .functor XOR 1, L_0x55d44eb6c950, L_0x55d44eb6d090, C4<0>, C4<0>;
L_0x55d44eb6ca30 .functor AND 1, L_0x55d44eb6ce30, L_0x55d44eb6cf60, C4<1>, C4<1>;
L_0x55d44eb6caa0 .functor AND 1, L_0x55d44eb6ce30, L_0x55d44eb6d090, C4<1>, C4<1>;
L_0x55d44eb6cb60 .functor OR 1, L_0x55d44eb6ca30, L_0x55d44eb6caa0, C4<0>, C4<0>;
L_0x55d44eb6cc70 .functor AND 1, L_0x55d44eb6d090, L_0x55d44eb6cf60, C4<1>, C4<1>;
L_0x55d44eb6cd20 .functor OR 1, L_0x55d44eb6cb60, L_0x55d44eb6cc70, C4<0>, C4<0>;
v0x55d44e77d230_0 .net *"_s0", 0 0, L_0x55d44eb6c950;  1 drivers
v0x55d44e77d310_0 .net *"_s10", 0 0, L_0x55d44eb6cc70;  1 drivers
v0x55d44e77d3f0_0 .net *"_s4", 0 0, L_0x55d44eb6ca30;  1 drivers
v0x55d44e77d4e0_0 .net *"_s6", 0 0, L_0x55d44eb6caa0;  1 drivers
v0x55d44e77d5c0_0 .net *"_s8", 0 0, L_0x55d44eb6cb60;  1 drivers
v0x55d44e77d6f0_0 .net "a", 0 0, L_0x55d44eb6ce30;  1 drivers
v0x55d44e77d7b0_0 .net "b", 0 0, L_0x55d44eb6cf60;  1 drivers
v0x55d44e77d870_0 .net "ca", 0 0, L_0x55d44eb6cd20;  1 drivers
v0x55d44e77d930_0 .net "cin", 0 0, L_0x55d44eb6d090;  1 drivers
v0x55d44e77da80_0 .net "sum", 0 0, L_0x55d44eb6c9c0;  1 drivers
S_0x55d44e77dbe0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e77c150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb6d200 .functor XOR 1, L_0x55d44eb6d7d0, L_0x55d44eb6d900, C4<0>, C4<0>;
L_0x55d44eb6d270 .functor XOR 1, L_0x55d44eb6d200, L_0x55d44eb6da80, C4<0>, C4<0>;
L_0x55d44eb6d330 .functor AND 1, L_0x55d44eb6d7d0, L_0x55d44eb6d900, C4<1>, C4<1>;
L_0x55d44eb6d440 .functor AND 1, L_0x55d44eb6d7d0, L_0x55d44eb6da80, C4<1>, C4<1>;
L_0x55d44eb6d500 .functor OR 1, L_0x55d44eb6d330, L_0x55d44eb6d440, C4<0>, C4<0>;
L_0x55d44eb6d610 .functor AND 1, L_0x55d44eb6da80, L_0x55d44eb6d900, C4<1>, C4<1>;
L_0x55d44eb6d6c0 .functor OR 1, L_0x55d44eb6d500, L_0x55d44eb6d610, C4<0>, C4<0>;
v0x55d44e77de10_0 .net *"_s0", 0 0, L_0x55d44eb6d200;  1 drivers
v0x55d44e77def0_0 .net *"_s10", 0 0, L_0x55d44eb6d610;  1 drivers
v0x55d44e77dfd0_0 .net *"_s4", 0 0, L_0x55d44eb6d330;  1 drivers
v0x55d44e77e0c0_0 .net *"_s6", 0 0, L_0x55d44eb6d440;  1 drivers
v0x55d44e77e1a0_0 .net *"_s8", 0 0, L_0x55d44eb6d500;  1 drivers
v0x55d44e77e2d0_0 .net "a", 0 0, L_0x55d44eb6d7d0;  1 drivers
v0x55d44e77e390_0 .net "b", 0 0, L_0x55d44eb6d900;  1 drivers
v0x55d44e77e450_0 .net "ca", 0 0, L_0x55d44eb6d6c0;  1 drivers
v0x55d44e77e510_0 .net "cin", 0 0, L_0x55d44eb6da80;  1 drivers
v0x55d44e77e660_0 .net "sum", 0 0, L_0x55d44eb6d270;  1 drivers
S_0x55d44e77e7c0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e77c150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb6dbb0 .functor XOR 1, L_0x55d44eb6e050, L_0x55d44eb6e210, C4<0>, C4<0>;
L_0x55d44eb6dc20 .functor XOR 1, L_0x55d44eb6dbb0, L_0x55d44eb6e3d0, C4<0>, C4<0>;
L_0x55d44eb6dc90 .functor AND 1, L_0x55d44eb6e050, L_0x55d44eb6e210, C4<1>, C4<1>;
L_0x55d44eb6dd00 .functor AND 1, L_0x55d44eb6e050, L_0x55d44eb6e3d0, C4<1>, C4<1>;
L_0x55d44eb6ddc0 .functor OR 1, L_0x55d44eb6dc90, L_0x55d44eb6dd00, C4<0>, C4<0>;
L_0x55d44eb6ded0 .functor AND 1, L_0x55d44eb6e3d0, L_0x55d44eb6e210, C4<1>, C4<1>;
L_0x55d44eb6df40 .functor OR 1, L_0x55d44eb6ddc0, L_0x55d44eb6ded0, C4<0>, C4<0>;
v0x55d44e77e9c0_0 .net *"_s0", 0 0, L_0x55d44eb6dbb0;  1 drivers
v0x55d44e77eac0_0 .net *"_s10", 0 0, L_0x55d44eb6ded0;  1 drivers
v0x55d44e77eba0_0 .net *"_s4", 0 0, L_0x55d44eb6dc90;  1 drivers
v0x55d44e77ec90_0 .net *"_s6", 0 0, L_0x55d44eb6dd00;  1 drivers
v0x55d44e77ed70_0 .net *"_s8", 0 0, L_0x55d44eb6ddc0;  1 drivers
v0x55d44e77eea0_0 .net "a", 0 0, L_0x55d44eb6e050;  1 drivers
v0x55d44e77ef60_0 .net "b", 0 0, L_0x55d44eb6e210;  1 drivers
v0x55d44e77f020_0 .net "ca", 0 0, L_0x55d44eb6df40;  1 drivers
v0x55d44e77f0e0_0 .net "cin", 0 0, L_0x55d44eb6e3d0;  1 drivers
v0x55d44e77f230_0 .net "sum", 0 0, L_0x55d44eb6dc20;  1 drivers
S_0x55d44e77fde0 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44e771640;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44e78dd90_0 .net "a", 15 0, L_0x55d44eb79d20;  1 drivers
v0x55d44e78de90_0 .net "b", 15 0, L_0x55d44eb79e10;  1 drivers
v0x55d44e78df70_0 .net "ca", 15 0, L_0x55d44eb79ac0;  1 drivers
v0x55d44e78e030_0 .net "cin", 15 0, L_0x55d44eb79f00;  1 drivers
v0x55d44e78e110_0 .net "sum", 15 0, L_0x55d44eb79a20;  1 drivers
L_0x55d44eb71830 .part L_0x55d44eb79d20, 0, 4;
L_0x55d44eb718d0 .part L_0x55d44eb79e10, 0, 4;
L_0x55d44eb71970 .part L_0x55d44eb79f00, 0, 4;
L_0x55d44eb741c0 .part L_0x55d44eb79d20, 4, 4;
L_0x55d44eb742b0 .part L_0x55d44eb79e10, 4, 4;
L_0x55d44eb743a0 .part L_0x55d44eb79f00, 4, 4;
L_0x55d44eb76c80 .part L_0x55d44eb79d20, 8, 4;
L_0x55d44eb76d20 .part L_0x55d44eb79e10, 8, 4;
L_0x55d44eb76e10 .part L_0x55d44eb79f00, 8, 4;
L_0x55d44eb79620 .part L_0x55d44eb79d20, 12, 4;
L_0x55d44eb79750 .part L_0x55d44eb79e10, 12, 4;
L_0x55d44eb79880 .part L_0x55d44eb79f00, 12, 4;
L_0x55d44eb79a20 .concat8 [ 4 4 4 4], L_0x55d44eb715d0, L_0x55d44eb73fb0, L_0x55d44eb76a70, L_0x55d44eb79410;
L_0x55d44eb79ac0 .concat8 [ 4 4 4 4], L_0x55d44eb71670, L_0x55d44eb74050, L_0x55d44eb76b10, L_0x55d44eb794b0;
S_0x55d44e780050 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44e77fde0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e7832c0_0 .net "a", 3 0, L_0x55d44eb71830;  1 drivers
v0x55d44e7833c0_0 .net "b", 3 0, L_0x55d44eb718d0;  1 drivers
v0x55d44e7834a0_0 .net "ca", 3 0, L_0x55d44eb71670;  1 drivers
v0x55d44e783560_0 .net "cin", 3 0, L_0x55d44eb71970;  1 drivers
v0x55d44e783640_0 .net "sum", 3 0, L_0x55d44eb715d0;  1 drivers
L_0x55d44eb6f5e0 .part L_0x55d44eb71830, 0, 1;
L_0x55d44eb6f710 .part L_0x55d44eb718d0, 0, 1;
L_0x55d44eb6f840 .part L_0x55d44eb71970, 0, 1;
L_0x55d44eb6fe50 .part L_0x55d44eb71830, 1, 1;
L_0x55d44eb6ff80 .part L_0x55d44eb718d0, 1, 1;
L_0x55d44eb700b0 .part L_0x55d44eb71970, 1, 1;
L_0x55d44eb707b0 .part L_0x55d44eb71830, 2, 1;
L_0x55d44eb708e0 .part L_0x55d44eb718d0, 2, 1;
L_0x55d44eb70a10 .part L_0x55d44eb71970, 2, 1;
L_0x55d44eb71020 .part L_0x55d44eb71830, 3, 1;
L_0x55d44eb711e0 .part L_0x55d44eb718d0, 3, 1;
L_0x55d44eb713a0 .part L_0x55d44eb71970, 3, 1;
L_0x55d44eb715d0 .concat8 [ 1 1 1 1], L_0x55d44eb6e590, L_0x55d44eb6f9e0, L_0x55d44eb70250, L_0x55d44eb70bb0;
L_0x55d44eb71670 .concat8 [ 1 1 1 1], L_0x55d44eb6f4d0, L_0x55d44eb6fd40, L_0x55d44eb706a0, L_0x55d44eb70f10;
S_0x55d44e7802d0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e780050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb6eba0 .functor XOR 1, L_0x55d44eb6f5e0, L_0x55d44eb6f710, C4<0>, C4<0>;
L_0x55d44eb6e590 .functor XOR 1, L_0x55d44eb6eba0, L_0x55d44eb6f840, C4<0>, C4<0>;
L_0x55d44eb6f140 .functor AND 1, L_0x55d44eb6f5e0, L_0x55d44eb6f710, C4<1>, C4<1>;
L_0x55d44eb6f250 .functor AND 1, L_0x55d44eb6f5e0, L_0x55d44eb6f840, C4<1>, C4<1>;
L_0x55d44eb6f310 .functor OR 1, L_0x55d44eb6f140, L_0x55d44eb6f250, C4<0>, C4<0>;
L_0x55d44eb6f420 .functor AND 1, L_0x55d44eb6f840, L_0x55d44eb6f710, C4<1>, C4<1>;
L_0x55d44eb6f4d0 .functor OR 1, L_0x55d44eb6f310, L_0x55d44eb6f420, C4<0>, C4<0>;
v0x55d44e780570_0 .net *"_s0", 0 0, L_0x55d44eb6eba0;  1 drivers
v0x55d44e780670_0 .net *"_s10", 0 0, L_0x55d44eb6f420;  1 drivers
v0x55d44e780750_0 .net *"_s4", 0 0, L_0x55d44eb6f140;  1 drivers
v0x55d44e780840_0 .net *"_s6", 0 0, L_0x55d44eb6f250;  1 drivers
v0x55d44e780920_0 .net *"_s8", 0 0, L_0x55d44eb6f310;  1 drivers
v0x55d44e780a50_0 .net "a", 0 0, L_0x55d44eb6f5e0;  1 drivers
v0x55d44e780b10_0 .net "b", 0 0, L_0x55d44eb6f710;  1 drivers
v0x55d44e780bd0_0 .net "ca", 0 0, L_0x55d44eb6f4d0;  1 drivers
v0x55d44e780c90_0 .net "cin", 0 0, L_0x55d44eb6f840;  1 drivers
v0x55d44e780de0_0 .net "sum", 0 0, L_0x55d44eb6e590;  1 drivers
S_0x55d44e780f40 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e780050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb6f970 .functor XOR 1, L_0x55d44eb6fe50, L_0x55d44eb6ff80, C4<0>, C4<0>;
L_0x55d44eb6f9e0 .functor XOR 1, L_0x55d44eb6f970, L_0x55d44eb700b0, C4<0>, C4<0>;
L_0x55d44eb6fa50 .functor AND 1, L_0x55d44eb6fe50, L_0x55d44eb6ff80, C4<1>, C4<1>;
L_0x55d44eb6fac0 .functor AND 1, L_0x55d44eb6fe50, L_0x55d44eb700b0, C4<1>, C4<1>;
L_0x55d44eb6fb80 .functor OR 1, L_0x55d44eb6fa50, L_0x55d44eb6fac0, C4<0>, C4<0>;
L_0x55d44eb6fc90 .functor AND 1, L_0x55d44eb700b0, L_0x55d44eb6ff80, C4<1>, C4<1>;
L_0x55d44eb6fd40 .functor OR 1, L_0x55d44eb6fb80, L_0x55d44eb6fc90, C4<0>, C4<0>;
v0x55d44e781160_0 .net *"_s0", 0 0, L_0x55d44eb6f970;  1 drivers
v0x55d44e781240_0 .net *"_s10", 0 0, L_0x55d44eb6fc90;  1 drivers
v0x55d44e781320_0 .net *"_s4", 0 0, L_0x55d44eb6fa50;  1 drivers
v0x55d44e781410_0 .net *"_s6", 0 0, L_0x55d44eb6fac0;  1 drivers
v0x55d44e7814f0_0 .net *"_s8", 0 0, L_0x55d44eb6fb80;  1 drivers
v0x55d44e781620_0 .net "a", 0 0, L_0x55d44eb6fe50;  1 drivers
v0x55d44e7816e0_0 .net "b", 0 0, L_0x55d44eb6ff80;  1 drivers
v0x55d44e7817a0_0 .net "ca", 0 0, L_0x55d44eb6fd40;  1 drivers
v0x55d44e781860_0 .net "cin", 0 0, L_0x55d44eb700b0;  1 drivers
v0x55d44e7819b0_0 .net "sum", 0 0, L_0x55d44eb6f9e0;  1 drivers
S_0x55d44e781b10 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e780050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb701e0 .functor XOR 1, L_0x55d44eb707b0, L_0x55d44eb708e0, C4<0>, C4<0>;
L_0x55d44eb70250 .functor XOR 1, L_0x55d44eb701e0, L_0x55d44eb70a10, C4<0>, C4<0>;
L_0x55d44eb70310 .functor AND 1, L_0x55d44eb707b0, L_0x55d44eb708e0, C4<1>, C4<1>;
L_0x55d44eb70420 .functor AND 1, L_0x55d44eb707b0, L_0x55d44eb70a10, C4<1>, C4<1>;
L_0x55d44eb704e0 .functor OR 1, L_0x55d44eb70310, L_0x55d44eb70420, C4<0>, C4<0>;
L_0x55d44eb705f0 .functor AND 1, L_0x55d44eb70a10, L_0x55d44eb708e0, C4<1>, C4<1>;
L_0x55d44eb706a0 .functor OR 1, L_0x55d44eb704e0, L_0x55d44eb705f0, C4<0>, C4<0>;
v0x55d44e781d40_0 .net *"_s0", 0 0, L_0x55d44eb701e0;  1 drivers
v0x55d44e781e20_0 .net *"_s10", 0 0, L_0x55d44eb705f0;  1 drivers
v0x55d44e781f00_0 .net *"_s4", 0 0, L_0x55d44eb70310;  1 drivers
v0x55d44e781ff0_0 .net *"_s6", 0 0, L_0x55d44eb70420;  1 drivers
v0x55d44e7820d0_0 .net *"_s8", 0 0, L_0x55d44eb704e0;  1 drivers
v0x55d44e782200_0 .net "a", 0 0, L_0x55d44eb707b0;  1 drivers
v0x55d44e7822c0_0 .net "b", 0 0, L_0x55d44eb708e0;  1 drivers
v0x55d44e782380_0 .net "ca", 0 0, L_0x55d44eb706a0;  1 drivers
v0x55d44e782440_0 .net "cin", 0 0, L_0x55d44eb70a10;  1 drivers
v0x55d44e782590_0 .net "sum", 0 0, L_0x55d44eb70250;  1 drivers
S_0x55d44e7826f0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e780050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb70b40 .functor XOR 1, L_0x55d44eb71020, L_0x55d44eb711e0, C4<0>, C4<0>;
L_0x55d44eb70bb0 .functor XOR 1, L_0x55d44eb70b40, L_0x55d44eb713a0, C4<0>, C4<0>;
L_0x55d44eb70c20 .functor AND 1, L_0x55d44eb71020, L_0x55d44eb711e0, C4<1>, C4<1>;
L_0x55d44eb70c90 .functor AND 1, L_0x55d44eb71020, L_0x55d44eb713a0, C4<1>, C4<1>;
L_0x55d44eb70d50 .functor OR 1, L_0x55d44eb70c20, L_0x55d44eb70c90, C4<0>, C4<0>;
L_0x55d44eb70e60 .functor AND 1, L_0x55d44eb713a0, L_0x55d44eb711e0, C4<1>, C4<1>;
L_0x55d44eb70f10 .functor OR 1, L_0x55d44eb70d50, L_0x55d44eb70e60, C4<0>, C4<0>;
v0x55d44e7828f0_0 .net *"_s0", 0 0, L_0x55d44eb70b40;  1 drivers
v0x55d44e7829f0_0 .net *"_s10", 0 0, L_0x55d44eb70e60;  1 drivers
v0x55d44e782ad0_0 .net *"_s4", 0 0, L_0x55d44eb70c20;  1 drivers
v0x55d44e782bc0_0 .net *"_s6", 0 0, L_0x55d44eb70c90;  1 drivers
v0x55d44e782ca0_0 .net *"_s8", 0 0, L_0x55d44eb70d50;  1 drivers
v0x55d44e782dd0_0 .net "a", 0 0, L_0x55d44eb71020;  1 drivers
v0x55d44e782e90_0 .net "b", 0 0, L_0x55d44eb711e0;  1 drivers
v0x55d44e782f50_0 .net "ca", 0 0, L_0x55d44eb70f10;  1 drivers
v0x55d44e783010_0 .net "cin", 0 0, L_0x55d44eb713a0;  1 drivers
v0x55d44e783160_0 .net "sum", 0 0, L_0x55d44eb70bb0;  1 drivers
S_0x55d44e7837c0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44e77fde0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e786a00_0 .net "a", 3 0, L_0x55d44eb741c0;  1 drivers
v0x55d44e786b00_0 .net "b", 3 0, L_0x55d44eb742b0;  1 drivers
v0x55d44e786be0_0 .net "ca", 3 0, L_0x55d44eb74050;  1 drivers
v0x55d44e786ca0_0 .net "cin", 3 0, L_0x55d44eb743a0;  1 drivers
v0x55d44e786d80_0 .net "sum", 3 0, L_0x55d44eb73fb0;  1 drivers
L_0x55d44eb71f70 .part L_0x55d44eb741c0, 0, 1;
L_0x55d44eb720a0 .part L_0x55d44eb742b0, 0, 1;
L_0x55d44eb721d0 .part L_0x55d44eb743a0, 0, 1;
L_0x55d44eb727e0 .part L_0x55d44eb741c0, 1, 1;
L_0x55d44eb72910 .part L_0x55d44eb742b0, 1, 1;
L_0x55d44eb72a40 .part L_0x55d44eb743a0, 1, 1;
L_0x55d44eb73180 .part L_0x55d44eb741c0, 2, 1;
L_0x55d44eb732b0 .part L_0x55d44eb742b0, 2, 1;
L_0x55d44eb73430 .part L_0x55d44eb743a0, 2, 1;
L_0x55d44eb73a00 .part L_0x55d44eb741c0, 3, 1;
L_0x55d44eb73bc0 .part L_0x55d44eb742b0, 3, 1;
L_0x55d44eb73d80 .part L_0x55d44eb743a0, 3, 1;
L_0x55d44eb73fb0 .concat8 [ 1 1 1 1], L_0x55d44eb71a10, L_0x55d44eb72370, L_0x55d44eb72c20, L_0x55d44eb735d0;
L_0x55d44eb74050 .concat8 [ 1 1 1 1], L_0x55d44eb71e60, L_0x55d44eb726d0, L_0x55d44eb73070, L_0x55d44eb738f0;
S_0x55d44e783a30 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e7837c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb71560 .functor XOR 1, L_0x55d44eb71f70, L_0x55d44eb720a0, C4<0>, C4<0>;
L_0x55d44eb71a10 .functor XOR 1, L_0x55d44eb71560, L_0x55d44eb721d0, C4<0>, C4<0>;
L_0x55d44eb71ad0 .functor AND 1, L_0x55d44eb71f70, L_0x55d44eb720a0, C4<1>, C4<1>;
L_0x55d44eb71be0 .functor AND 1, L_0x55d44eb71f70, L_0x55d44eb721d0, C4<1>, C4<1>;
L_0x55d44eb71ca0 .functor OR 1, L_0x55d44eb71ad0, L_0x55d44eb71be0, C4<0>, C4<0>;
L_0x55d44eb71db0 .functor AND 1, L_0x55d44eb721d0, L_0x55d44eb720a0, C4<1>, C4<1>;
L_0x55d44eb71e60 .functor OR 1, L_0x55d44eb71ca0, L_0x55d44eb71db0, C4<0>, C4<0>;
v0x55d44e783cb0_0 .net *"_s0", 0 0, L_0x55d44eb71560;  1 drivers
v0x55d44e783db0_0 .net *"_s10", 0 0, L_0x55d44eb71db0;  1 drivers
v0x55d44e783e90_0 .net *"_s4", 0 0, L_0x55d44eb71ad0;  1 drivers
v0x55d44e783f80_0 .net *"_s6", 0 0, L_0x55d44eb71be0;  1 drivers
v0x55d44e784060_0 .net *"_s8", 0 0, L_0x55d44eb71ca0;  1 drivers
v0x55d44e784190_0 .net "a", 0 0, L_0x55d44eb71f70;  1 drivers
v0x55d44e784250_0 .net "b", 0 0, L_0x55d44eb720a0;  1 drivers
v0x55d44e784310_0 .net "ca", 0 0, L_0x55d44eb71e60;  1 drivers
v0x55d44e7843d0_0 .net "cin", 0 0, L_0x55d44eb721d0;  1 drivers
v0x55d44e784520_0 .net "sum", 0 0, L_0x55d44eb71a10;  1 drivers
S_0x55d44e784680 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e7837c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb72300 .functor XOR 1, L_0x55d44eb727e0, L_0x55d44eb72910, C4<0>, C4<0>;
L_0x55d44eb72370 .functor XOR 1, L_0x55d44eb72300, L_0x55d44eb72a40, C4<0>, C4<0>;
L_0x55d44eb723e0 .functor AND 1, L_0x55d44eb727e0, L_0x55d44eb72910, C4<1>, C4<1>;
L_0x55d44eb72450 .functor AND 1, L_0x55d44eb727e0, L_0x55d44eb72a40, C4<1>, C4<1>;
L_0x55d44eb72510 .functor OR 1, L_0x55d44eb723e0, L_0x55d44eb72450, C4<0>, C4<0>;
L_0x55d44eb72620 .functor AND 1, L_0x55d44eb72a40, L_0x55d44eb72910, C4<1>, C4<1>;
L_0x55d44eb726d0 .functor OR 1, L_0x55d44eb72510, L_0x55d44eb72620, C4<0>, C4<0>;
v0x55d44e7848a0_0 .net *"_s0", 0 0, L_0x55d44eb72300;  1 drivers
v0x55d44e784980_0 .net *"_s10", 0 0, L_0x55d44eb72620;  1 drivers
v0x55d44e784a60_0 .net *"_s4", 0 0, L_0x55d44eb723e0;  1 drivers
v0x55d44e784b50_0 .net *"_s6", 0 0, L_0x55d44eb72450;  1 drivers
v0x55d44e784c30_0 .net *"_s8", 0 0, L_0x55d44eb72510;  1 drivers
v0x55d44e784d60_0 .net "a", 0 0, L_0x55d44eb727e0;  1 drivers
v0x55d44e784e20_0 .net "b", 0 0, L_0x55d44eb72910;  1 drivers
v0x55d44e784ee0_0 .net "ca", 0 0, L_0x55d44eb726d0;  1 drivers
v0x55d44e784fa0_0 .net "cin", 0 0, L_0x55d44eb72a40;  1 drivers
v0x55d44e7850f0_0 .net "sum", 0 0, L_0x55d44eb72370;  1 drivers
S_0x55d44e785250 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e7837c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb72bb0 .functor XOR 1, L_0x55d44eb73180, L_0x55d44eb732b0, C4<0>, C4<0>;
L_0x55d44eb72c20 .functor XOR 1, L_0x55d44eb72bb0, L_0x55d44eb73430, C4<0>, C4<0>;
L_0x55d44eb72ce0 .functor AND 1, L_0x55d44eb73180, L_0x55d44eb732b0, C4<1>, C4<1>;
L_0x55d44eb72df0 .functor AND 1, L_0x55d44eb73180, L_0x55d44eb73430, C4<1>, C4<1>;
L_0x55d44eb72eb0 .functor OR 1, L_0x55d44eb72ce0, L_0x55d44eb72df0, C4<0>, C4<0>;
L_0x55d44eb72fc0 .functor AND 1, L_0x55d44eb73430, L_0x55d44eb732b0, C4<1>, C4<1>;
L_0x55d44eb73070 .functor OR 1, L_0x55d44eb72eb0, L_0x55d44eb72fc0, C4<0>, C4<0>;
v0x55d44e785480_0 .net *"_s0", 0 0, L_0x55d44eb72bb0;  1 drivers
v0x55d44e785560_0 .net *"_s10", 0 0, L_0x55d44eb72fc0;  1 drivers
v0x55d44e785640_0 .net *"_s4", 0 0, L_0x55d44eb72ce0;  1 drivers
v0x55d44e785730_0 .net *"_s6", 0 0, L_0x55d44eb72df0;  1 drivers
v0x55d44e785810_0 .net *"_s8", 0 0, L_0x55d44eb72eb0;  1 drivers
v0x55d44e785940_0 .net "a", 0 0, L_0x55d44eb73180;  1 drivers
v0x55d44e785a00_0 .net "b", 0 0, L_0x55d44eb732b0;  1 drivers
v0x55d44e785ac0_0 .net "ca", 0 0, L_0x55d44eb73070;  1 drivers
v0x55d44e785b80_0 .net "cin", 0 0, L_0x55d44eb73430;  1 drivers
v0x55d44e785cd0_0 .net "sum", 0 0, L_0x55d44eb72c20;  1 drivers
S_0x55d44e785e30 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e7837c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb73560 .functor XOR 1, L_0x55d44eb73a00, L_0x55d44eb73bc0, C4<0>, C4<0>;
L_0x55d44eb735d0 .functor XOR 1, L_0x55d44eb73560, L_0x55d44eb73d80, C4<0>, C4<0>;
L_0x55d44eb73640 .functor AND 1, L_0x55d44eb73a00, L_0x55d44eb73bc0, C4<1>, C4<1>;
L_0x55d44eb736b0 .functor AND 1, L_0x55d44eb73a00, L_0x55d44eb73d80, C4<1>, C4<1>;
L_0x55d44eb73770 .functor OR 1, L_0x55d44eb73640, L_0x55d44eb736b0, C4<0>, C4<0>;
L_0x55d44eb73880 .functor AND 1, L_0x55d44eb73d80, L_0x55d44eb73bc0, C4<1>, C4<1>;
L_0x55d44eb738f0 .functor OR 1, L_0x55d44eb73770, L_0x55d44eb73880, C4<0>, C4<0>;
v0x55d44e786030_0 .net *"_s0", 0 0, L_0x55d44eb73560;  1 drivers
v0x55d44e786130_0 .net *"_s10", 0 0, L_0x55d44eb73880;  1 drivers
v0x55d44e786210_0 .net *"_s4", 0 0, L_0x55d44eb73640;  1 drivers
v0x55d44e786300_0 .net *"_s6", 0 0, L_0x55d44eb736b0;  1 drivers
v0x55d44e7863e0_0 .net *"_s8", 0 0, L_0x55d44eb73770;  1 drivers
v0x55d44e786510_0 .net "a", 0 0, L_0x55d44eb73a00;  1 drivers
v0x55d44e7865d0_0 .net "b", 0 0, L_0x55d44eb73bc0;  1 drivers
v0x55d44e786690_0 .net "ca", 0 0, L_0x55d44eb738f0;  1 drivers
v0x55d44e786750_0 .net "cin", 0 0, L_0x55d44eb73d80;  1 drivers
v0x55d44e7868a0_0 .net "sum", 0 0, L_0x55d44eb735d0;  1 drivers
S_0x55d44e786f00 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44e77fde0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e78a150_0 .net "a", 3 0, L_0x55d44eb76c80;  1 drivers
v0x55d44e78a250_0 .net "b", 3 0, L_0x55d44eb76d20;  1 drivers
v0x55d44e78a330_0 .net "ca", 3 0, L_0x55d44eb76b10;  1 drivers
v0x55d44e78a3f0_0 .net "cin", 3 0, L_0x55d44eb76e10;  1 drivers
v0x55d44e78a4d0_0 .net "sum", 3 0, L_0x55d44eb76a70;  1 drivers
L_0x55d44eb74a30 .part L_0x55d44eb76c80, 0, 1;
L_0x55d44eb74b60 .part L_0x55d44eb76d20, 0, 1;
L_0x55d44eb74c90 .part L_0x55d44eb76e10, 0, 1;
L_0x55d44eb752a0 .part L_0x55d44eb76c80, 1, 1;
L_0x55d44eb753d0 .part L_0x55d44eb76d20, 1, 1;
L_0x55d44eb75500 .part L_0x55d44eb76e10, 1, 1;
L_0x55d44eb75c40 .part L_0x55d44eb76c80, 2, 1;
L_0x55d44eb75d70 .part L_0x55d44eb76d20, 2, 1;
L_0x55d44eb75ef0 .part L_0x55d44eb76e10, 2, 1;
L_0x55d44eb764c0 .part L_0x55d44eb76c80, 3, 1;
L_0x55d44eb76680 .part L_0x55d44eb76d20, 3, 1;
L_0x55d44eb76840 .part L_0x55d44eb76e10, 3, 1;
L_0x55d44eb76a70 .concat8 [ 1 1 1 1], L_0x55d44eb744d0, L_0x55d44eb74e30, L_0x55d44eb756e0, L_0x55d44eb76090;
L_0x55d44eb76b10 .concat8 [ 1 1 1 1], L_0x55d44eb74920, L_0x55d44eb75190, L_0x55d44eb75b30, L_0x55d44eb763b0;
S_0x55d44e787180 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e786f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb73f40 .functor XOR 1, L_0x55d44eb74a30, L_0x55d44eb74b60, C4<0>, C4<0>;
L_0x55d44eb744d0 .functor XOR 1, L_0x55d44eb73f40, L_0x55d44eb74c90, C4<0>, C4<0>;
L_0x55d44eb74590 .functor AND 1, L_0x55d44eb74a30, L_0x55d44eb74b60, C4<1>, C4<1>;
L_0x55d44eb746a0 .functor AND 1, L_0x55d44eb74a30, L_0x55d44eb74c90, C4<1>, C4<1>;
L_0x55d44eb74760 .functor OR 1, L_0x55d44eb74590, L_0x55d44eb746a0, C4<0>, C4<0>;
L_0x55d44eb74870 .functor AND 1, L_0x55d44eb74c90, L_0x55d44eb74b60, C4<1>, C4<1>;
L_0x55d44eb74920 .functor OR 1, L_0x55d44eb74760, L_0x55d44eb74870, C4<0>, C4<0>;
v0x55d44e787400_0 .net *"_s0", 0 0, L_0x55d44eb73f40;  1 drivers
v0x55d44e787500_0 .net *"_s10", 0 0, L_0x55d44eb74870;  1 drivers
v0x55d44e7875e0_0 .net *"_s4", 0 0, L_0x55d44eb74590;  1 drivers
v0x55d44e7876d0_0 .net *"_s6", 0 0, L_0x55d44eb746a0;  1 drivers
v0x55d44e7877b0_0 .net *"_s8", 0 0, L_0x55d44eb74760;  1 drivers
v0x55d44e7878e0_0 .net "a", 0 0, L_0x55d44eb74a30;  1 drivers
v0x55d44e7879a0_0 .net "b", 0 0, L_0x55d44eb74b60;  1 drivers
v0x55d44e787a60_0 .net "ca", 0 0, L_0x55d44eb74920;  1 drivers
v0x55d44e787b20_0 .net "cin", 0 0, L_0x55d44eb74c90;  1 drivers
v0x55d44e787c70_0 .net "sum", 0 0, L_0x55d44eb744d0;  1 drivers
S_0x55d44e787dd0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e786f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb74dc0 .functor XOR 1, L_0x55d44eb752a0, L_0x55d44eb753d0, C4<0>, C4<0>;
L_0x55d44eb74e30 .functor XOR 1, L_0x55d44eb74dc0, L_0x55d44eb75500, C4<0>, C4<0>;
L_0x55d44eb74ea0 .functor AND 1, L_0x55d44eb752a0, L_0x55d44eb753d0, C4<1>, C4<1>;
L_0x55d44eb74f10 .functor AND 1, L_0x55d44eb752a0, L_0x55d44eb75500, C4<1>, C4<1>;
L_0x55d44eb74fd0 .functor OR 1, L_0x55d44eb74ea0, L_0x55d44eb74f10, C4<0>, C4<0>;
L_0x55d44eb750e0 .functor AND 1, L_0x55d44eb75500, L_0x55d44eb753d0, C4<1>, C4<1>;
L_0x55d44eb75190 .functor OR 1, L_0x55d44eb74fd0, L_0x55d44eb750e0, C4<0>, C4<0>;
v0x55d44e787ff0_0 .net *"_s0", 0 0, L_0x55d44eb74dc0;  1 drivers
v0x55d44e7880d0_0 .net *"_s10", 0 0, L_0x55d44eb750e0;  1 drivers
v0x55d44e7881b0_0 .net *"_s4", 0 0, L_0x55d44eb74ea0;  1 drivers
v0x55d44e7882a0_0 .net *"_s6", 0 0, L_0x55d44eb74f10;  1 drivers
v0x55d44e788380_0 .net *"_s8", 0 0, L_0x55d44eb74fd0;  1 drivers
v0x55d44e7884b0_0 .net "a", 0 0, L_0x55d44eb752a0;  1 drivers
v0x55d44e788570_0 .net "b", 0 0, L_0x55d44eb753d0;  1 drivers
v0x55d44e788630_0 .net "ca", 0 0, L_0x55d44eb75190;  1 drivers
v0x55d44e7886f0_0 .net "cin", 0 0, L_0x55d44eb75500;  1 drivers
v0x55d44e788840_0 .net "sum", 0 0, L_0x55d44eb74e30;  1 drivers
S_0x55d44e7889a0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e786f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb75670 .functor XOR 1, L_0x55d44eb75c40, L_0x55d44eb75d70, C4<0>, C4<0>;
L_0x55d44eb756e0 .functor XOR 1, L_0x55d44eb75670, L_0x55d44eb75ef0, C4<0>, C4<0>;
L_0x55d44eb757a0 .functor AND 1, L_0x55d44eb75c40, L_0x55d44eb75d70, C4<1>, C4<1>;
L_0x55d44eb758b0 .functor AND 1, L_0x55d44eb75c40, L_0x55d44eb75ef0, C4<1>, C4<1>;
L_0x55d44eb75970 .functor OR 1, L_0x55d44eb757a0, L_0x55d44eb758b0, C4<0>, C4<0>;
L_0x55d44eb75a80 .functor AND 1, L_0x55d44eb75ef0, L_0x55d44eb75d70, C4<1>, C4<1>;
L_0x55d44eb75b30 .functor OR 1, L_0x55d44eb75970, L_0x55d44eb75a80, C4<0>, C4<0>;
v0x55d44e788bd0_0 .net *"_s0", 0 0, L_0x55d44eb75670;  1 drivers
v0x55d44e788cb0_0 .net *"_s10", 0 0, L_0x55d44eb75a80;  1 drivers
v0x55d44e788d90_0 .net *"_s4", 0 0, L_0x55d44eb757a0;  1 drivers
v0x55d44e788e80_0 .net *"_s6", 0 0, L_0x55d44eb758b0;  1 drivers
v0x55d44e788f60_0 .net *"_s8", 0 0, L_0x55d44eb75970;  1 drivers
v0x55d44e789090_0 .net "a", 0 0, L_0x55d44eb75c40;  1 drivers
v0x55d44e789150_0 .net "b", 0 0, L_0x55d44eb75d70;  1 drivers
v0x55d44e789210_0 .net "ca", 0 0, L_0x55d44eb75b30;  1 drivers
v0x55d44e7892d0_0 .net "cin", 0 0, L_0x55d44eb75ef0;  1 drivers
v0x55d44e789420_0 .net "sum", 0 0, L_0x55d44eb756e0;  1 drivers
S_0x55d44e789580 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e786f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb76020 .functor XOR 1, L_0x55d44eb764c0, L_0x55d44eb76680, C4<0>, C4<0>;
L_0x55d44eb76090 .functor XOR 1, L_0x55d44eb76020, L_0x55d44eb76840, C4<0>, C4<0>;
L_0x55d44eb76100 .functor AND 1, L_0x55d44eb764c0, L_0x55d44eb76680, C4<1>, C4<1>;
L_0x55d44eb76170 .functor AND 1, L_0x55d44eb764c0, L_0x55d44eb76840, C4<1>, C4<1>;
L_0x55d44eb76230 .functor OR 1, L_0x55d44eb76100, L_0x55d44eb76170, C4<0>, C4<0>;
L_0x55d44eb76340 .functor AND 1, L_0x55d44eb76840, L_0x55d44eb76680, C4<1>, C4<1>;
L_0x55d44eb763b0 .functor OR 1, L_0x55d44eb76230, L_0x55d44eb76340, C4<0>, C4<0>;
v0x55d44e789780_0 .net *"_s0", 0 0, L_0x55d44eb76020;  1 drivers
v0x55d44e789880_0 .net *"_s10", 0 0, L_0x55d44eb76340;  1 drivers
v0x55d44e789960_0 .net *"_s4", 0 0, L_0x55d44eb76100;  1 drivers
v0x55d44e789a50_0 .net *"_s6", 0 0, L_0x55d44eb76170;  1 drivers
v0x55d44e789b30_0 .net *"_s8", 0 0, L_0x55d44eb76230;  1 drivers
v0x55d44e789c60_0 .net "a", 0 0, L_0x55d44eb764c0;  1 drivers
v0x55d44e789d20_0 .net "b", 0 0, L_0x55d44eb76680;  1 drivers
v0x55d44e789de0_0 .net "ca", 0 0, L_0x55d44eb763b0;  1 drivers
v0x55d44e789ea0_0 .net "cin", 0 0, L_0x55d44eb76840;  1 drivers
v0x55d44e789ff0_0 .net "sum", 0 0, L_0x55d44eb76090;  1 drivers
S_0x55d44e78a650 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44e77fde0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e78d890_0 .net "a", 3 0, L_0x55d44eb79620;  1 drivers
v0x55d44e78d990_0 .net "b", 3 0, L_0x55d44eb79750;  1 drivers
v0x55d44e78da70_0 .net "ca", 3 0, L_0x55d44eb794b0;  1 drivers
v0x55d44e78db30_0 .net "cin", 3 0, L_0x55d44eb79880;  1 drivers
v0x55d44e78dc10_0 .net "sum", 3 0, L_0x55d44eb79410;  1 drivers
L_0x55d44eb773d0 .part L_0x55d44eb79620, 0, 1;
L_0x55d44eb77500 .part L_0x55d44eb79750, 0, 1;
L_0x55d44eb77630 .part L_0x55d44eb79880, 0, 1;
L_0x55d44eb77c40 .part L_0x55d44eb79620, 1, 1;
L_0x55d44eb77d70 .part L_0x55d44eb79750, 1, 1;
L_0x55d44eb77ea0 .part L_0x55d44eb79880, 1, 1;
L_0x55d44eb785e0 .part L_0x55d44eb79620, 2, 1;
L_0x55d44eb78710 .part L_0x55d44eb79750, 2, 1;
L_0x55d44eb78890 .part L_0x55d44eb79880, 2, 1;
L_0x55d44eb78e60 .part L_0x55d44eb79620, 3, 1;
L_0x55d44eb79020 .part L_0x55d44eb79750, 3, 1;
L_0x55d44eb791e0 .part L_0x55d44eb79880, 3, 1;
L_0x55d44eb79410 .concat8 [ 1 1 1 1], L_0x55d44eb76eb0, L_0x55d44eb777d0, L_0x55d44eb78080, L_0x55d44eb78a30;
L_0x55d44eb794b0 .concat8 [ 1 1 1 1], L_0x55d44eb772c0, L_0x55d44eb77b30, L_0x55d44eb784d0, L_0x55d44eb78d50;
S_0x55d44e78a8a0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e78a650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb76a00 .functor XOR 1, L_0x55d44eb773d0, L_0x55d44eb77500, C4<0>, C4<0>;
L_0x55d44eb76eb0 .functor XOR 1, L_0x55d44eb76a00, L_0x55d44eb77630, C4<0>, C4<0>;
L_0x55d44eb76f70 .functor AND 1, L_0x55d44eb773d0, L_0x55d44eb77500, C4<1>, C4<1>;
L_0x55d44eb77080 .functor AND 1, L_0x55d44eb773d0, L_0x55d44eb77630, C4<1>, C4<1>;
L_0x55d44eb77140 .functor OR 1, L_0x55d44eb76f70, L_0x55d44eb77080, C4<0>, C4<0>;
L_0x55d44eb77250 .functor AND 1, L_0x55d44eb77630, L_0x55d44eb77500, C4<1>, C4<1>;
L_0x55d44eb772c0 .functor OR 1, L_0x55d44eb77140, L_0x55d44eb77250, C4<0>, C4<0>;
v0x55d44e78ab40_0 .net *"_s0", 0 0, L_0x55d44eb76a00;  1 drivers
v0x55d44e78ac40_0 .net *"_s10", 0 0, L_0x55d44eb77250;  1 drivers
v0x55d44e78ad20_0 .net *"_s4", 0 0, L_0x55d44eb76f70;  1 drivers
v0x55d44e78ae10_0 .net *"_s6", 0 0, L_0x55d44eb77080;  1 drivers
v0x55d44e78aef0_0 .net *"_s8", 0 0, L_0x55d44eb77140;  1 drivers
v0x55d44e78b020_0 .net "a", 0 0, L_0x55d44eb773d0;  1 drivers
v0x55d44e78b0e0_0 .net "b", 0 0, L_0x55d44eb77500;  1 drivers
v0x55d44e78b1a0_0 .net "ca", 0 0, L_0x55d44eb772c0;  1 drivers
v0x55d44e78b260_0 .net "cin", 0 0, L_0x55d44eb77630;  1 drivers
v0x55d44e78b3b0_0 .net "sum", 0 0, L_0x55d44eb76eb0;  1 drivers
S_0x55d44e78b510 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e78a650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb77760 .functor XOR 1, L_0x55d44eb77c40, L_0x55d44eb77d70, C4<0>, C4<0>;
L_0x55d44eb777d0 .functor XOR 1, L_0x55d44eb77760, L_0x55d44eb77ea0, C4<0>, C4<0>;
L_0x55d44eb77840 .functor AND 1, L_0x55d44eb77c40, L_0x55d44eb77d70, C4<1>, C4<1>;
L_0x55d44eb778b0 .functor AND 1, L_0x55d44eb77c40, L_0x55d44eb77ea0, C4<1>, C4<1>;
L_0x55d44eb77970 .functor OR 1, L_0x55d44eb77840, L_0x55d44eb778b0, C4<0>, C4<0>;
L_0x55d44eb77a80 .functor AND 1, L_0x55d44eb77ea0, L_0x55d44eb77d70, C4<1>, C4<1>;
L_0x55d44eb77b30 .functor OR 1, L_0x55d44eb77970, L_0x55d44eb77a80, C4<0>, C4<0>;
v0x55d44e78b730_0 .net *"_s0", 0 0, L_0x55d44eb77760;  1 drivers
v0x55d44e78b810_0 .net *"_s10", 0 0, L_0x55d44eb77a80;  1 drivers
v0x55d44e78b8f0_0 .net *"_s4", 0 0, L_0x55d44eb77840;  1 drivers
v0x55d44e78b9e0_0 .net *"_s6", 0 0, L_0x55d44eb778b0;  1 drivers
v0x55d44e78bac0_0 .net *"_s8", 0 0, L_0x55d44eb77970;  1 drivers
v0x55d44e78bbf0_0 .net "a", 0 0, L_0x55d44eb77c40;  1 drivers
v0x55d44e78bcb0_0 .net "b", 0 0, L_0x55d44eb77d70;  1 drivers
v0x55d44e78bd70_0 .net "ca", 0 0, L_0x55d44eb77b30;  1 drivers
v0x55d44e78be30_0 .net "cin", 0 0, L_0x55d44eb77ea0;  1 drivers
v0x55d44e78bf80_0 .net "sum", 0 0, L_0x55d44eb777d0;  1 drivers
S_0x55d44e78c0e0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e78a650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb78010 .functor XOR 1, L_0x55d44eb785e0, L_0x55d44eb78710, C4<0>, C4<0>;
L_0x55d44eb78080 .functor XOR 1, L_0x55d44eb78010, L_0x55d44eb78890, C4<0>, C4<0>;
L_0x55d44eb78140 .functor AND 1, L_0x55d44eb785e0, L_0x55d44eb78710, C4<1>, C4<1>;
L_0x55d44eb78250 .functor AND 1, L_0x55d44eb785e0, L_0x55d44eb78890, C4<1>, C4<1>;
L_0x55d44eb78310 .functor OR 1, L_0x55d44eb78140, L_0x55d44eb78250, C4<0>, C4<0>;
L_0x55d44eb78420 .functor AND 1, L_0x55d44eb78890, L_0x55d44eb78710, C4<1>, C4<1>;
L_0x55d44eb784d0 .functor OR 1, L_0x55d44eb78310, L_0x55d44eb78420, C4<0>, C4<0>;
v0x55d44e78c310_0 .net *"_s0", 0 0, L_0x55d44eb78010;  1 drivers
v0x55d44e78c3f0_0 .net *"_s10", 0 0, L_0x55d44eb78420;  1 drivers
v0x55d44e78c4d0_0 .net *"_s4", 0 0, L_0x55d44eb78140;  1 drivers
v0x55d44e78c5c0_0 .net *"_s6", 0 0, L_0x55d44eb78250;  1 drivers
v0x55d44e78c6a0_0 .net *"_s8", 0 0, L_0x55d44eb78310;  1 drivers
v0x55d44e78c7d0_0 .net "a", 0 0, L_0x55d44eb785e0;  1 drivers
v0x55d44e78c890_0 .net "b", 0 0, L_0x55d44eb78710;  1 drivers
v0x55d44e78c950_0 .net "ca", 0 0, L_0x55d44eb784d0;  1 drivers
v0x55d44e78ca10_0 .net "cin", 0 0, L_0x55d44eb78890;  1 drivers
v0x55d44e78cb60_0 .net "sum", 0 0, L_0x55d44eb78080;  1 drivers
S_0x55d44e78ccc0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e78a650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb789c0 .functor XOR 1, L_0x55d44eb78e60, L_0x55d44eb79020, C4<0>, C4<0>;
L_0x55d44eb78a30 .functor XOR 1, L_0x55d44eb789c0, L_0x55d44eb791e0, C4<0>, C4<0>;
L_0x55d44eb78aa0 .functor AND 1, L_0x55d44eb78e60, L_0x55d44eb79020, C4<1>, C4<1>;
L_0x55d44eb78b10 .functor AND 1, L_0x55d44eb78e60, L_0x55d44eb791e0, C4<1>, C4<1>;
L_0x55d44eb78bd0 .functor OR 1, L_0x55d44eb78aa0, L_0x55d44eb78b10, C4<0>, C4<0>;
L_0x55d44eb78ce0 .functor AND 1, L_0x55d44eb791e0, L_0x55d44eb79020, C4<1>, C4<1>;
L_0x55d44eb78d50 .functor OR 1, L_0x55d44eb78bd0, L_0x55d44eb78ce0, C4<0>, C4<0>;
v0x55d44e78cec0_0 .net *"_s0", 0 0, L_0x55d44eb789c0;  1 drivers
v0x55d44e78cfc0_0 .net *"_s10", 0 0, L_0x55d44eb78ce0;  1 drivers
v0x55d44e78d0a0_0 .net *"_s4", 0 0, L_0x55d44eb78aa0;  1 drivers
v0x55d44e78d190_0 .net *"_s6", 0 0, L_0x55d44eb78b10;  1 drivers
v0x55d44e78d270_0 .net *"_s8", 0 0, L_0x55d44eb78bd0;  1 drivers
v0x55d44e78d3a0_0 .net "a", 0 0, L_0x55d44eb78e60;  1 drivers
v0x55d44e78d460_0 .net "b", 0 0, L_0x55d44eb79020;  1 drivers
v0x55d44e78d520_0 .net "ca", 0 0, L_0x55d44eb78d50;  1 drivers
v0x55d44e78d5e0_0 .net "cin", 0 0, L_0x55d44eb791e0;  1 drivers
v0x55d44e78d730_0 .net "sum", 0 0, L_0x55d44eb78a30;  1 drivers
S_0x55d44e78ef40 .scope module, "a_9" "sixtyBitAdder" 3 55, 5 3 0, S_0x55d44de3e860;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7f865d713c30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44e7c9640_0 .net/2u *"_s2", 0 0, L_0x7f865d713c30;  1 drivers
L_0x7f865d713c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d44e7c9740_0 .net/2u *"_s6", 0 0, L_0x7f865d713c78;  1 drivers
v0x55d44e7c9820_0 .net "a", 64 0, L_0x55d44eba74d0;  1 drivers
v0x55d44e7c98e0_0 .net "b", 64 0, L_0x55d44eba7600;  1 drivers
v0x55d44e7c99c0_0 .net "ca", 64 0, L_0x55d44eba72f0;  1 drivers
v0x55d44e7c9af0_0 .net "cin", 64 0, L_0x55d44eba7780;  1 drivers
v0x55d44e7c9bd0_0 .net "sum", 64 0, L_0x55d44eba7160;  1 drivers
L_0x55d44eb90cd0 .part L_0x55d44eba74d0, 0, 32;
L_0x55d44eb90d70 .part L_0x55d44eba7600, 0, 32;
L_0x55d44eb90e10 .part L_0x55d44eba7780, 0, 32;
L_0x55d44eba6e90 .part L_0x55d44eba74d0, 32, 32;
L_0x55d44eba6f80 .part L_0x55d44eba7600, 32, 32;
L_0x55d44eba7070 .part L_0x55d44eba7780, 32, 32;
L_0x55d44eba7160 .concat8 [ 32 32 1 0], L_0x55d44eb90a00, L_0x55d44eba6bc0, L_0x7f865d713c78;
L_0x55d44eba72f0 .concat8 [ 1 32 32 0], L_0x7f865d713c30, L_0x55d44eb90b40, L_0x55d44eba6d00;
S_0x55d44e78f2a0 .scope module, "FA_0" "thirtBitAdder" 5 13, 6 3 0, S_0x55d44e78ef40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44e7abf00_0 .net "a", 31 0, L_0x55d44eb90cd0;  1 drivers
v0x55d44e7ac000_0 .net "b", 31 0, L_0x55d44eb90d70;  1 drivers
v0x55d44e7ac0e0_0 .net "ca", 31 0, L_0x55d44eb90b40;  1 drivers
v0x55d44e7ac1a0_0 .net "cin", 31 0, L_0x55d44eb90e10;  1 drivers
v0x55d44e7ac280_0 .net "sum", 31 0, L_0x55d44eb90a00;  1 drivers
L_0x55d44eb858e0 .part L_0x55d44eb90cd0, 0, 16;
L_0x55d44eb85980 .part L_0x55d44eb90d70, 0, 16;
L_0x55d44eb85a20 .part L_0x55d44eb90e10, 0, 16;
L_0x55d44eb906f0 .part L_0x55d44eb90cd0, 16, 16;
L_0x55d44eb907e0 .part L_0x55d44eb90d70, 16, 16;
L_0x55d44eb908d0 .part L_0x55d44eb90e10, 16, 16;
L_0x55d44eb90a00 .concat8 [ 16 16 0 0], L_0x55d44eb855e0, L_0x55d44eb903f0;
L_0x55d44eb90b40 .concat8 [ 16 16 0 0], L_0x55d44eb85680, L_0x55d44eb90490;
S_0x55d44e78f540 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44e78f2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44e79d4b0_0 .net "a", 15 0, L_0x55d44eb858e0;  1 drivers
v0x55d44e79d5b0_0 .net "b", 15 0, L_0x55d44eb85980;  1 drivers
v0x55d44e79d690_0 .net "ca", 15 0, L_0x55d44eb85680;  1 drivers
v0x55d44e79d750_0 .net "cin", 15 0, L_0x55d44eb85a20;  1 drivers
v0x55d44e79d830_0 .net "sum", 15 0, L_0x55d44eb855e0;  1 drivers
L_0x55d44eb7d3f0 .part L_0x55d44eb858e0, 0, 4;
L_0x55d44eb7d490 .part L_0x55d44eb85980, 0, 4;
L_0x55d44eb7d530 .part L_0x55d44eb85a20, 0, 4;
L_0x55d44eb7fd80 .part L_0x55d44eb858e0, 4, 4;
L_0x55d44eb7fe70 .part L_0x55d44eb85980, 4, 4;
L_0x55d44eb7ff60 .part L_0x55d44eb85a20, 4, 4;
L_0x55d44eb82840 .part L_0x55d44eb858e0, 8, 4;
L_0x55d44eb828e0 .part L_0x55d44eb85980, 8, 4;
L_0x55d44eb829d0 .part L_0x55d44eb85a20, 8, 4;
L_0x55d44eb851e0 .part L_0x55d44eb858e0, 12, 4;
L_0x55d44eb85310 .part L_0x55d44eb85980, 12, 4;
L_0x55d44eb85440 .part L_0x55d44eb85a20, 12, 4;
L_0x55d44eb855e0 .concat8 [ 4 4 4 4], L_0x55d44eb7d1e0, L_0x55d44eb7fb70, L_0x55d44eb82630, L_0x55d44eb84fd0;
L_0x55d44eb85680 .concat8 [ 4 4 4 4], L_0x55d44eb7d280, L_0x55d44eb7fc10, L_0x55d44eb826d0, L_0x55d44eb85070;
S_0x55d44e78f7e0 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44e78f540;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e7929e0_0 .net "a", 3 0, L_0x55d44eb7d3f0;  1 drivers
v0x55d44e792ae0_0 .net "b", 3 0, L_0x55d44eb7d490;  1 drivers
v0x55d44e792bc0_0 .net "ca", 3 0, L_0x55d44eb7d280;  1 drivers
v0x55d44e792c80_0 .net "cin", 3 0, L_0x55d44eb7d530;  1 drivers
v0x55d44e792d60_0 .net "sum", 3 0, L_0x55d44eb7d1e0;  1 drivers
L_0x55d44eb7b1a0 .part L_0x55d44eb7d3f0, 0, 1;
L_0x55d44eb7b2d0 .part L_0x55d44eb7d490, 0, 1;
L_0x55d44eb7b400 .part L_0x55d44eb7d530, 0, 1;
L_0x55d44eb7ba10 .part L_0x55d44eb7d3f0, 1, 1;
L_0x55d44eb7bb40 .part L_0x55d44eb7d490, 1, 1;
L_0x55d44eb7bc70 .part L_0x55d44eb7d530, 1, 1;
L_0x55d44eb7c3b0 .part L_0x55d44eb7d3f0, 2, 1;
L_0x55d44eb7c4e0 .part L_0x55d44eb7d490, 2, 1;
L_0x55d44eb7c660 .part L_0x55d44eb7d530, 2, 1;
L_0x55d44eb7cc30 .part L_0x55d44eb7d3f0, 3, 1;
L_0x55d44eb7cdf0 .part L_0x55d44eb7d490, 3, 1;
L_0x55d44eb7cfb0 .part L_0x55d44eb7d530, 3, 1;
L_0x55d44eb7d1e0 .concat8 [ 1 1 1 1], L_0x55d44eb793a0, L_0x55d44eb7b5a0, L_0x55d44eb7be50, L_0x55d44eb7c800;
L_0x55d44eb7d280 .concat8 [ 1 1 1 1], L_0x55d44eb7b090, L_0x55d44eb7b900, L_0x55d44eb7c2a0, L_0x55d44eb7cb20;
S_0x55d44e78fa80 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e78f7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb799b0 .functor XOR 1, L_0x55d44eb7b1a0, L_0x55d44eb7b2d0, C4<0>, C4<0>;
L_0x55d44eb793a0 .functor XOR 1, L_0x55d44eb799b0, L_0x55d44eb7b400, C4<0>, C4<0>;
L_0x55d44eb7ad40 .functor AND 1, L_0x55d44eb7b1a0, L_0x55d44eb7b2d0, C4<1>, C4<1>;
L_0x55d44eb7ae50 .functor AND 1, L_0x55d44eb7b1a0, L_0x55d44eb7b400, C4<1>, C4<1>;
L_0x55d44eb7af10 .functor OR 1, L_0x55d44eb7ad40, L_0x55d44eb7ae50, C4<0>, C4<0>;
L_0x55d44eb7b020 .functor AND 1, L_0x55d44eb7b400, L_0x55d44eb7b2d0, C4<1>, C4<1>;
L_0x55d44eb7b090 .functor OR 1, L_0x55d44eb7af10, L_0x55d44eb7b020, C4<0>, C4<0>;
v0x55d44e78fd20_0 .net *"_s0", 0 0, L_0x55d44eb799b0;  1 drivers
v0x55d44e78fe20_0 .net *"_s10", 0 0, L_0x55d44eb7b020;  1 drivers
v0x55d44e78ff00_0 .net *"_s4", 0 0, L_0x55d44eb7ad40;  1 drivers
v0x55d44e78fff0_0 .net *"_s6", 0 0, L_0x55d44eb7ae50;  1 drivers
v0x55d44e7900d0_0 .net *"_s8", 0 0, L_0x55d44eb7af10;  1 drivers
v0x55d44e790200_0 .net "a", 0 0, L_0x55d44eb7b1a0;  1 drivers
v0x55d44e7902c0_0 .net "b", 0 0, L_0x55d44eb7b2d0;  1 drivers
v0x55d44e790380_0 .net "ca", 0 0, L_0x55d44eb7b090;  1 drivers
v0x55d44e790440_0 .net "cin", 0 0, L_0x55d44eb7b400;  1 drivers
v0x55d44e790500_0 .net "sum", 0 0, L_0x55d44eb793a0;  1 drivers
S_0x55d44e790660 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e78f7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb7b530 .functor XOR 1, L_0x55d44eb7ba10, L_0x55d44eb7bb40, C4<0>, C4<0>;
L_0x55d44eb7b5a0 .functor XOR 1, L_0x55d44eb7b530, L_0x55d44eb7bc70, C4<0>, C4<0>;
L_0x55d44eb7b610 .functor AND 1, L_0x55d44eb7ba10, L_0x55d44eb7bb40, C4<1>, C4<1>;
L_0x55d44eb7b680 .functor AND 1, L_0x55d44eb7ba10, L_0x55d44eb7bc70, C4<1>, C4<1>;
L_0x55d44eb7b740 .functor OR 1, L_0x55d44eb7b610, L_0x55d44eb7b680, C4<0>, C4<0>;
L_0x55d44eb7b850 .functor AND 1, L_0x55d44eb7bc70, L_0x55d44eb7bb40, C4<1>, C4<1>;
L_0x55d44eb7b900 .functor OR 1, L_0x55d44eb7b740, L_0x55d44eb7b850, C4<0>, C4<0>;
v0x55d44e790880_0 .net *"_s0", 0 0, L_0x55d44eb7b530;  1 drivers
v0x55d44e790960_0 .net *"_s10", 0 0, L_0x55d44eb7b850;  1 drivers
v0x55d44e790a40_0 .net *"_s4", 0 0, L_0x55d44eb7b610;  1 drivers
v0x55d44e790b30_0 .net *"_s6", 0 0, L_0x55d44eb7b680;  1 drivers
v0x55d44e790c10_0 .net *"_s8", 0 0, L_0x55d44eb7b740;  1 drivers
v0x55d44e790d40_0 .net "a", 0 0, L_0x55d44eb7ba10;  1 drivers
v0x55d44e790e00_0 .net "b", 0 0, L_0x55d44eb7bb40;  1 drivers
v0x55d44e790ec0_0 .net "ca", 0 0, L_0x55d44eb7b900;  1 drivers
v0x55d44e790f80_0 .net "cin", 0 0, L_0x55d44eb7bc70;  1 drivers
v0x55d44e7910d0_0 .net "sum", 0 0, L_0x55d44eb7b5a0;  1 drivers
S_0x55d44e791230 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e78f7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb7bde0 .functor XOR 1, L_0x55d44eb7c3b0, L_0x55d44eb7c4e0, C4<0>, C4<0>;
L_0x55d44eb7be50 .functor XOR 1, L_0x55d44eb7bde0, L_0x55d44eb7c660, C4<0>, C4<0>;
L_0x55d44eb7bf10 .functor AND 1, L_0x55d44eb7c3b0, L_0x55d44eb7c4e0, C4<1>, C4<1>;
L_0x55d44eb7c020 .functor AND 1, L_0x55d44eb7c3b0, L_0x55d44eb7c660, C4<1>, C4<1>;
L_0x55d44eb7c0e0 .functor OR 1, L_0x55d44eb7bf10, L_0x55d44eb7c020, C4<0>, C4<0>;
L_0x55d44eb7c1f0 .functor AND 1, L_0x55d44eb7c660, L_0x55d44eb7c4e0, C4<1>, C4<1>;
L_0x55d44eb7c2a0 .functor OR 1, L_0x55d44eb7c0e0, L_0x55d44eb7c1f0, C4<0>, C4<0>;
v0x55d44e791460_0 .net *"_s0", 0 0, L_0x55d44eb7bde0;  1 drivers
v0x55d44e791540_0 .net *"_s10", 0 0, L_0x55d44eb7c1f0;  1 drivers
v0x55d44e791620_0 .net *"_s4", 0 0, L_0x55d44eb7bf10;  1 drivers
v0x55d44e791710_0 .net *"_s6", 0 0, L_0x55d44eb7c020;  1 drivers
v0x55d44e7917f0_0 .net *"_s8", 0 0, L_0x55d44eb7c0e0;  1 drivers
v0x55d44e791920_0 .net "a", 0 0, L_0x55d44eb7c3b0;  1 drivers
v0x55d44e7919e0_0 .net "b", 0 0, L_0x55d44eb7c4e0;  1 drivers
v0x55d44e791aa0_0 .net "ca", 0 0, L_0x55d44eb7c2a0;  1 drivers
v0x55d44e791b60_0 .net "cin", 0 0, L_0x55d44eb7c660;  1 drivers
v0x55d44e791cb0_0 .net "sum", 0 0, L_0x55d44eb7be50;  1 drivers
S_0x55d44e791e10 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e78f7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb7c790 .functor XOR 1, L_0x55d44eb7cc30, L_0x55d44eb7cdf0, C4<0>, C4<0>;
L_0x55d44eb7c800 .functor XOR 1, L_0x55d44eb7c790, L_0x55d44eb7cfb0, C4<0>, C4<0>;
L_0x55d44eb7c870 .functor AND 1, L_0x55d44eb7cc30, L_0x55d44eb7cdf0, C4<1>, C4<1>;
L_0x55d44eb7c8e0 .functor AND 1, L_0x55d44eb7cc30, L_0x55d44eb7cfb0, C4<1>, C4<1>;
L_0x55d44eb7c9a0 .functor OR 1, L_0x55d44eb7c870, L_0x55d44eb7c8e0, C4<0>, C4<0>;
L_0x55d44eb7cab0 .functor AND 1, L_0x55d44eb7cfb0, L_0x55d44eb7cdf0, C4<1>, C4<1>;
L_0x55d44eb7cb20 .functor OR 1, L_0x55d44eb7c9a0, L_0x55d44eb7cab0, C4<0>, C4<0>;
v0x55d44e792010_0 .net *"_s0", 0 0, L_0x55d44eb7c790;  1 drivers
v0x55d44e792110_0 .net *"_s10", 0 0, L_0x55d44eb7cab0;  1 drivers
v0x55d44e7921f0_0 .net *"_s4", 0 0, L_0x55d44eb7c870;  1 drivers
v0x55d44e7922e0_0 .net *"_s6", 0 0, L_0x55d44eb7c8e0;  1 drivers
v0x55d44e7923c0_0 .net *"_s8", 0 0, L_0x55d44eb7c9a0;  1 drivers
v0x55d44e7924f0_0 .net "a", 0 0, L_0x55d44eb7cc30;  1 drivers
v0x55d44e7925b0_0 .net "b", 0 0, L_0x55d44eb7cdf0;  1 drivers
v0x55d44e792670_0 .net "ca", 0 0, L_0x55d44eb7cb20;  1 drivers
v0x55d44e792730_0 .net "cin", 0 0, L_0x55d44eb7cfb0;  1 drivers
v0x55d44e792880_0 .net "sum", 0 0, L_0x55d44eb7c800;  1 drivers
S_0x55d44e792ee0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44e78f540;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e796120_0 .net "a", 3 0, L_0x55d44eb7fd80;  1 drivers
v0x55d44e796220_0 .net "b", 3 0, L_0x55d44eb7fe70;  1 drivers
v0x55d44e796300_0 .net "ca", 3 0, L_0x55d44eb7fc10;  1 drivers
v0x55d44e7963c0_0 .net "cin", 3 0, L_0x55d44eb7ff60;  1 drivers
v0x55d44e7964a0_0 .net "sum", 3 0, L_0x55d44eb7fb70;  1 drivers
L_0x55d44eb7db30 .part L_0x55d44eb7fd80, 0, 1;
L_0x55d44eb7dc60 .part L_0x55d44eb7fe70, 0, 1;
L_0x55d44eb7dd90 .part L_0x55d44eb7ff60, 0, 1;
L_0x55d44eb7e3a0 .part L_0x55d44eb7fd80, 1, 1;
L_0x55d44eb7e4d0 .part L_0x55d44eb7fe70, 1, 1;
L_0x55d44eb7e600 .part L_0x55d44eb7ff60, 1, 1;
L_0x55d44eb7ed40 .part L_0x55d44eb7fd80, 2, 1;
L_0x55d44eb7ee70 .part L_0x55d44eb7fe70, 2, 1;
L_0x55d44eb7eff0 .part L_0x55d44eb7ff60, 2, 1;
L_0x55d44eb7f5c0 .part L_0x55d44eb7fd80, 3, 1;
L_0x55d44eb7f780 .part L_0x55d44eb7fe70, 3, 1;
L_0x55d44eb7f940 .part L_0x55d44eb7ff60, 3, 1;
L_0x55d44eb7fb70 .concat8 [ 1 1 1 1], L_0x55d44eb7d5d0, L_0x55d44eb7df30, L_0x55d44eb7e7e0, L_0x55d44eb7f190;
L_0x55d44eb7fc10 .concat8 [ 1 1 1 1], L_0x55d44eb7da20, L_0x55d44eb7e290, L_0x55d44eb7ec30, L_0x55d44eb7f4b0;
S_0x55d44e793150 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e792ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb7d170 .functor XOR 1, L_0x55d44eb7db30, L_0x55d44eb7dc60, C4<0>, C4<0>;
L_0x55d44eb7d5d0 .functor XOR 1, L_0x55d44eb7d170, L_0x55d44eb7dd90, C4<0>, C4<0>;
L_0x55d44eb7d690 .functor AND 1, L_0x55d44eb7db30, L_0x55d44eb7dc60, C4<1>, C4<1>;
L_0x55d44eb7d7a0 .functor AND 1, L_0x55d44eb7db30, L_0x55d44eb7dd90, C4<1>, C4<1>;
L_0x55d44eb7d860 .functor OR 1, L_0x55d44eb7d690, L_0x55d44eb7d7a0, C4<0>, C4<0>;
L_0x55d44eb7d970 .functor AND 1, L_0x55d44eb7dd90, L_0x55d44eb7dc60, C4<1>, C4<1>;
L_0x55d44eb7da20 .functor OR 1, L_0x55d44eb7d860, L_0x55d44eb7d970, C4<0>, C4<0>;
v0x55d44e7933d0_0 .net *"_s0", 0 0, L_0x55d44eb7d170;  1 drivers
v0x55d44e7934d0_0 .net *"_s10", 0 0, L_0x55d44eb7d970;  1 drivers
v0x55d44e7935b0_0 .net *"_s4", 0 0, L_0x55d44eb7d690;  1 drivers
v0x55d44e7936a0_0 .net *"_s6", 0 0, L_0x55d44eb7d7a0;  1 drivers
v0x55d44e793780_0 .net *"_s8", 0 0, L_0x55d44eb7d860;  1 drivers
v0x55d44e7938b0_0 .net "a", 0 0, L_0x55d44eb7db30;  1 drivers
v0x55d44e793970_0 .net "b", 0 0, L_0x55d44eb7dc60;  1 drivers
v0x55d44e793a30_0 .net "ca", 0 0, L_0x55d44eb7da20;  1 drivers
v0x55d44e793af0_0 .net "cin", 0 0, L_0x55d44eb7dd90;  1 drivers
v0x55d44e793c40_0 .net "sum", 0 0, L_0x55d44eb7d5d0;  1 drivers
S_0x55d44e793da0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e792ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb7dec0 .functor XOR 1, L_0x55d44eb7e3a0, L_0x55d44eb7e4d0, C4<0>, C4<0>;
L_0x55d44eb7df30 .functor XOR 1, L_0x55d44eb7dec0, L_0x55d44eb7e600, C4<0>, C4<0>;
L_0x55d44eb7dfa0 .functor AND 1, L_0x55d44eb7e3a0, L_0x55d44eb7e4d0, C4<1>, C4<1>;
L_0x55d44eb7e010 .functor AND 1, L_0x55d44eb7e3a0, L_0x55d44eb7e600, C4<1>, C4<1>;
L_0x55d44eb7e0d0 .functor OR 1, L_0x55d44eb7dfa0, L_0x55d44eb7e010, C4<0>, C4<0>;
L_0x55d44eb7e1e0 .functor AND 1, L_0x55d44eb7e600, L_0x55d44eb7e4d0, C4<1>, C4<1>;
L_0x55d44eb7e290 .functor OR 1, L_0x55d44eb7e0d0, L_0x55d44eb7e1e0, C4<0>, C4<0>;
v0x55d44e793fc0_0 .net *"_s0", 0 0, L_0x55d44eb7dec0;  1 drivers
v0x55d44e7940a0_0 .net *"_s10", 0 0, L_0x55d44eb7e1e0;  1 drivers
v0x55d44e794180_0 .net *"_s4", 0 0, L_0x55d44eb7dfa0;  1 drivers
v0x55d44e794270_0 .net *"_s6", 0 0, L_0x55d44eb7e010;  1 drivers
v0x55d44e794350_0 .net *"_s8", 0 0, L_0x55d44eb7e0d0;  1 drivers
v0x55d44e794480_0 .net "a", 0 0, L_0x55d44eb7e3a0;  1 drivers
v0x55d44e794540_0 .net "b", 0 0, L_0x55d44eb7e4d0;  1 drivers
v0x55d44e794600_0 .net "ca", 0 0, L_0x55d44eb7e290;  1 drivers
v0x55d44e7946c0_0 .net "cin", 0 0, L_0x55d44eb7e600;  1 drivers
v0x55d44e794810_0 .net "sum", 0 0, L_0x55d44eb7df30;  1 drivers
S_0x55d44e794970 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e792ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb7e770 .functor XOR 1, L_0x55d44eb7ed40, L_0x55d44eb7ee70, C4<0>, C4<0>;
L_0x55d44eb7e7e0 .functor XOR 1, L_0x55d44eb7e770, L_0x55d44eb7eff0, C4<0>, C4<0>;
L_0x55d44eb7e8a0 .functor AND 1, L_0x55d44eb7ed40, L_0x55d44eb7ee70, C4<1>, C4<1>;
L_0x55d44eb7e9b0 .functor AND 1, L_0x55d44eb7ed40, L_0x55d44eb7eff0, C4<1>, C4<1>;
L_0x55d44eb7ea70 .functor OR 1, L_0x55d44eb7e8a0, L_0x55d44eb7e9b0, C4<0>, C4<0>;
L_0x55d44eb7eb80 .functor AND 1, L_0x55d44eb7eff0, L_0x55d44eb7ee70, C4<1>, C4<1>;
L_0x55d44eb7ec30 .functor OR 1, L_0x55d44eb7ea70, L_0x55d44eb7eb80, C4<0>, C4<0>;
v0x55d44e794ba0_0 .net *"_s0", 0 0, L_0x55d44eb7e770;  1 drivers
v0x55d44e794c80_0 .net *"_s10", 0 0, L_0x55d44eb7eb80;  1 drivers
v0x55d44e794d60_0 .net *"_s4", 0 0, L_0x55d44eb7e8a0;  1 drivers
v0x55d44e794e50_0 .net *"_s6", 0 0, L_0x55d44eb7e9b0;  1 drivers
v0x55d44e794f30_0 .net *"_s8", 0 0, L_0x55d44eb7ea70;  1 drivers
v0x55d44e795060_0 .net "a", 0 0, L_0x55d44eb7ed40;  1 drivers
v0x55d44e795120_0 .net "b", 0 0, L_0x55d44eb7ee70;  1 drivers
v0x55d44e7951e0_0 .net "ca", 0 0, L_0x55d44eb7ec30;  1 drivers
v0x55d44e7952a0_0 .net "cin", 0 0, L_0x55d44eb7eff0;  1 drivers
v0x55d44e7953f0_0 .net "sum", 0 0, L_0x55d44eb7e7e0;  1 drivers
S_0x55d44e795550 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e792ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb7f120 .functor XOR 1, L_0x55d44eb7f5c0, L_0x55d44eb7f780, C4<0>, C4<0>;
L_0x55d44eb7f190 .functor XOR 1, L_0x55d44eb7f120, L_0x55d44eb7f940, C4<0>, C4<0>;
L_0x55d44eb7f200 .functor AND 1, L_0x55d44eb7f5c0, L_0x55d44eb7f780, C4<1>, C4<1>;
L_0x55d44eb7f270 .functor AND 1, L_0x55d44eb7f5c0, L_0x55d44eb7f940, C4<1>, C4<1>;
L_0x55d44eb7f330 .functor OR 1, L_0x55d44eb7f200, L_0x55d44eb7f270, C4<0>, C4<0>;
L_0x55d44eb7f440 .functor AND 1, L_0x55d44eb7f940, L_0x55d44eb7f780, C4<1>, C4<1>;
L_0x55d44eb7f4b0 .functor OR 1, L_0x55d44eb7f330, L_0x55d44eb7f440, C4<0>, C4<0>;
v0x55d44e795750_0 .net *"_s0", 0 0, L_0x55d44eb7f120;  1 drivers
v0x55d44e795850_0 .net *"_s10", 0 0, L_0x55d44eb7f440;  1 drivers
v0x55d44e795930_0 .net *"_s4", 0 0, L_0x55d44eb7f200;  1 drivers
v0x55d44e795a20_0 .net *"_s6", 0 0, L_0x55d44eb7f270;  1 drivers
v0x55d44e795b00_0 .net *"_s8", 0 0, L_0x55d44eb7f330;  1 drivers
v0x55d44e795c30_0 .net "a", 0 0, L_0x55d44eb7f5c0;  1 drivers
v0x55d44e795cf0_0 .net "b", 0 0, L_0x55d44eb7f780;  1 drivers
v0x55d44e795db0_0 .net "ca", 0 0, L_0x55d44eb7f4b0;  1 drivers
v0x55d44e795e70_0 .net "cin", 0 0, L_0x55d44eb7f940;  1 drivers
v0x55d44e795fc0_0 .net "sum", 0 0, L_0x55d44eb7f190;  1 drivers
S_0x55d44e796620 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44e78f540;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e799870_0 .net "a", 3 0, L_0x55d44eb82840;  1 drivers
v0x55d44e799970_0 .net "b", 3 0, L_0x55d44eb828e0;  1 drivers
v0x55d44e799a50_0 .net "ca", 3 0, L_0x55d44eb826d0;  1 drivers
v0x55d44e799b10_0 .net "cin", 3 0, L_0x55d44eb829d0;  1 drivers
v0x55d44e799bf0_0 .net "sum", 3 0, L_0x55d44eb82630;  1 drivers
L_0x55d44eb805f0 .part L_0x55d44eb82840, 0, 1;
L_0x55d44eb80720 .part L_0x55d44eb828e0, 0, 1;
L_0x55d44eb80850 .part L_0x55d44eb829d0, 0, 1;
L_0x55d44eb80e60 .part L_0x55d44eb82840, 1, 1;
L_0x55d44eb80f90 .part L_0x55d44eb828e0, 1, 1;
L_0x55d44eb810c0 .part L_0x55d44eb829d0, 1, 1;
L_0x55d44eb81800 .part L_0x55d44eb82840, 2, 1;
L_0x55d44eb81930 .part L_0x55d44eb828e0, 2, 1;
L_0x55d44eb81ab0 .part L_0x55d44eb829d0, 2, 1;
L_0x55d44eb82080 .part L_0x55d44eb82840, 3, 1;
L_0x55d44eb82240 .part L_0x55d44eb828e0, 3, 1;
L_0x55d44eb82400 .part L_0x55d44eb829d0, 3, 1;
L_0x55d44eb82630 .concat8 [ 1 1 1 1], L_0x55d44eb80090, L_0x55d44eb809f0, L_0x55d44eb812a0, L_0x55d44eb81c50;
L_0x55d44eb826d0 .concat8 [ 1 1 1 1], L_0x55d44eb804e0, L_0x55d44eb80d50, L_0x55d44eb816f0, L_0x55d44eb81f70;
S_0x55d44e7968a0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e796620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb7fb00 .functor XOR 1, L_0x55d44eb805f0, L_0x55d44eb80720, C4<0>, C4<0>;
L_0x55d44eb80090 .functor XOR 1, L_0x55d44eb7fb00, L_0x55d44eb80850, C4<0>, C4<0>;
L_0x55d44eb80150 .functor AND 1, L_0x55d44eb805f0, L_0x55d44eb80720, C4<1>, C4<1>;
L_0x55d44eb80260 .functor AND 1, L_0x55d44eb805f0, L_0x55d44eb80850, C4<1>, C4<1>;
L_0x55d44eb80320 .functor OR 1, L_0x55d44eb80150, L_0x55d44eb80260, C4<0>, C4<0>;
L_0x55d44eb80430 .functor AND 1, L_0x55d44eb80850, L_0x55d44eb80720, C4<1>, C4<1>;
L_0x55d44eb804e0 .functor OR 1, L_0x55d44eb80320, L_0x55d44eb80430, C4<0>, C4<0>;
v0x55d44e796b20_0 .net *"_s0", 0 0, L_0x55d44eb7fb00;  1 drivers
v0x55d44e796c20_0 .net *"_s10", 0 0, L_0x55d44eb80430;  1 drivers
v0x55d44e796d00_0 .net *"_s4", 0 0, L_0x55d44eb80150;  1 drivers
v0x55d44e796df0_0 .net *"_s6", 0 0, L_0x55d44eb80260;  1 drivers
v0x55d44e796ed0_0 .net *"_s8", 0 0, L_0x55d44eb80320;  1 drivers
v0x55d44e797000_0 .net "a", 0 0, L_0x55d44eb805f0;  1 drivers
v0x55d44e7970c0_0 .net "b", 0 0, L_0x55d44eb80720;  1 drivers
v0x55d44e797180_0 .net "ca", 0 0, L_0x55d44eb804e0;  1 drivers
v0x55d44e797240_0 .net "cin", 0 0, L_0x55d44eb80850;  1 drivers
v0x55d44e797390_0 .net "sum", 0 0, L_0x55d44eb80090;  1 drivers
S_0x55d44e7974f0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e796620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb80980 .functor XOR 1, L_0x55d44eb80e60, L_0x55d44eb80f90, C4<0>, C4<0>;
L_0x55d44eb809f0 .functor XOR 1, L_0x55d44eb80980, L_0x55d44eb810c0, C4<0>, C4<0>;
L_0x55d44eb80a60 .functor AND 1, L_0x55d44eb80e60, L_0x55d44eb80f90, C4<1>, C4<1>;
L_0x55d44eb80ad0 .functor AND 1, L_0x55d44eb80e60, L_0x55d44eb810c0, C4<1>, C4<1>;
L_0x55d44eb80b90 .functor OR 1, L_0x55d44eb80a60, L_0x55d44eb80ad0, C4<0>, C4<0>;
L_0x55d44eb80ca0 .functor AND 1, L_0x55d44eb810c0, L_0x55d44eb80f90, C4<1>, C4<1>;
L_0x55d44eb80d50 .functor OR 1, L_0x55d44eb80b90, L_0x55d44eb80ca0, C4<0>, C4<0>;
v0x55d44e797710_0 .net *"_s0", 0 0, L_0x55d44eb80980;  1 drivers
v0x55d44e7977f0_0 .net *"_s10", 0 0, L_0x55d44eb80ca0;  1 drivers
v0x55d44e7978d0_0 .net *"_s4", 0 0, L_0x55d44eb80a60;  1 drivers
v0x55d44e7979c0_0 .net *"_s6", 0 0, L_0x55d44eb80ad0;  1 drivers
v0x55d44e797aa0_0 .net *"_s8", 0 0, L_0x55d44eb80b90;  1 drivers
v0x55d44e797bd0_0 .net "a", 0 0, L_0x55d44eb80e60;  1 drivers
v0x55d44e797c90_0 .net "b", 0 0, L_0x55d44eb80f90;  1 drivers
v0x55d44e797d50_0 .net "ca", 0 0, L_0x55d44eb80d50;  1 drivers
v0x55d44e797e10_0 .net "cin", 0 0, L_0x55d44eb810c0;  1 drivers
v0x55d44e797f60_0 .net "sum", 0 0, L_0x55d44eb809f0;  1 drivers
S_0x55d44e7980c0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e796620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb81230 .functor XOR 1, L_0x55d44eb81800, L_0x55d44eb81930, C4<0>, C4<0>;
L_0x55d44eb812a0 .functor XOR 1, L_0x55d44eb81230, L_0x55d44eb81ab0, C4<0>, C4<0>;
L_0x55d44eb81360 .functor AND 1, L_0x55d44eb81800, L_0x55d44eb81930, C4<1>, C4<1>;
L_0x55d44eb81470 .functor AND 1, L_0x55d44eb81800, L_0x55d44eb81ab0, C4<1>, C4<1>;
L_0x55d44eb81530 .functor OR 1, L_0x55d44eb81360, L_0x55d44eb81470, C4<0>, C4<0>;
L_0x55d44eb81640 .functor AND 1, L_0x55d44eb81ab0, L_0x55d44eb81930, C4<1>, C4<1>;
L_0x55d44eb816f0 .functor OR 1, L_0x55d44eb81530, L_0x55d44eb81640, C4<0>, C4<0>;
v0x55d44e7982f0_0 .net *"_s0", 0 0, L_0x55d44eb81230;  1 drivers
v0x55d44e7983d0_0 .net *"_s10", 0 0, L_0x55d44eb81640;  1 drivers
v0x55d44e7984b0_0 .net *"_s4", 0 0, L_0x55d44eb81360;  1 drivers
v0x55d44e7985a0_0 .net *"_s6", 0 0, L_0x55d44eb81470;  1 drivers
v0x55d44e798680_0 .net *"_s8", 0 0, L_0x55d44eb81530;  1 drivers
v0x55d44e7987b0_0 .net "a", 0 0, L_0x55d44eb81800;  1 drivers
v0x55d44e798870_0 .net "b", 0 0, L_0x55d44eb81930;  1 drivers
v0x55d44e798930_0 .net "ca", 0 0, L_0x55d44eb816f0;  1 drivers
v0x55d44e7989f0_0 .net "cin", 0 0, L_0x55d44eb81ab0;  1 drivers
v0x55d44e798b40_0 .net "sum", 0 0, L_0x55d44eb812a0;  1 drivers
S_0x55d44e798ca0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e796620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb81be0 .functor XOR 1, L_0x55d44eb82080, L_0x55d44eb82240, C4<0>, C4<0>;
L_0x55d44eb81c50 .functor XOR 1, L_0x55d44eb81be0, L_0x55d44eb82400, C4<0>, C4<0>;
L_0x55d44eb81cc0 .functor AND 1, L_0x55d44eb82080, L_0x55d44eb82240, C4<1>, C4<1>;
L_0x55d44eb81d30 .functor AND 1, L_0x55d44eb82080, L_0x55d44eb82400, C4<1>, C4<1>;
L_0x55d44eb81df0 .functor OR 1, L_0x55d44eb81cc0, L_0x55d44eb81d30, C4<0>, C4<0>;
L_0x55d44eb81f00 .functor AND 1, L_0x55d44eb82400, L_0x55d44eb82240, C4<1>, C4<1>;
L_0x55d44eb81f70 .functor OR 1, L_0x55d44eb81df0, L_0x55d44eb81f00, C4<0>, C4<0>;
v0x55d44e798ea0_0 .net *"_s0", 0 0, L_0x55d44eb81be0;  1 drivers
v0x55d44e798fa0_0 .net *"_s10", 0 0, L_0x55d44eb81f00;  1 drivers
v0x55d44e799080_0 .net *"_s4", 0 0, L_0x55d44eb81cc0;  1 drivers
v0x55d44e799170_0 .net *"_s6", 0 0, L_0x55d44eb81d30;  1 drivers
v0x55d44e799250_0 .net *"_s8", 0 0, L_0x55d44eb81df0;  1 drivers
v0x55d44e799380_0 .net "a", 0 0, L_0x55d44eb82080;  1 drivers
v0x55d44e799440_0 .net "b", 0 0, L_0x55d44eb82240;  1 drivers
v0x55d44e799500_0 .net "ca", 0 0, L_0x55d44eb81f70;  1 drivers
v0x55d44e7995c0_0 .net "cin", 0 0, L_0x55d44eb82400;  1 drivers
v0x55d44e799710_0 .net "sum", 0 0, L_0x55d44eb81c50;  1 drivers
S_0x55d44e799d70 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44e78f540;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e79cfb0_0 .net "a", 3 0, L_0x55d44eb851e0;  1 drivers
v0x55d44e79d0b0_0 .net "b", 3 0, L_0x55d44eb85310;  1 drivers
v0x55d44e79d190_0 .net "ca", 3 0, L_0x55d44eb85070;  1 drivers
v0x55d44e79d250_0 .net "cin", 3 0, L_0x55d44eb85440;  1 drivers
v0x55d44e79d330_0 .net "sum", 3 0, L_0x55d44eb84fd0;  1 drivers
L_0x55d44eb82f90 .part L_0x55d44eb851e0, 0, 1;
L_0x55d44eb830c0 .part L_0x55d44eb85310, 0, 1;
L_0x55d44eb831f0 .part L_0x55d44eb85440, 0, 1;
L_0x55d44eb83800 .part L_0x55d44eb851e0, 1, 1;
L_0x55d44eb83930 .part L_0x55d44eb85310, 1, 1;
L_0x55d44eb83a60 .part L_0x55d44eb85440, 1, 1;
L_0x55d44eb841a0 .part L_0x55d44eb851e0, 2, 1;
L_0x55d44eb842d0 .part L_0x55d44eb85310, 2, 1;
L_0x55d44eb84450 .part L_0x55d44eb85440, 2, 1;
L_0x55d44eb84a20 .part L_0x55d44eb851e0, 3, 1;
L_0x55d44eb84be0 .part L_0x55d44eb85310, 3, 1;
L_0x55d44eb84da0 .part L_0x55d44eb85440, 3, 1;
L_0x55d44eb84fd0 .concat8 [ 1 1 1 1], L_0x55d44eb82a70, L_0x55d44eb83390, L_0x55d44eb83c40, L_0x55d44eb845f0;
L_0x55d44eb85070 .concat8 [ 1 1 1 1], L_0x55d44eb82e80, L_0x55d44eb836f0, L_0x55d44eb84090, L_0x55d44eb84910;
S_0x55d44e799fc0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e799d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb825c0 .functor XOR 1, L_0x55d44eb82f90, L_0x55d44eb830c0, C4<0>, C4<0>;
L_0x55d44eb82a70 .functor XOR 1, L_0x55d44eb825c0, L_0x55d44eb831f0, C4<0>, C4<0>;
L_0x55d44eb82b30 .functor AND 1, L_0x55d44eb82f90, L_0x55d44eb830c0, C4<1>, C4<1>;
L_0x55d44eb82c40 .functor AND 1, L_0x55d44eb82f90, L_0x55d44eb831f0, C4<1>, C4<1>;
L_0x55d44eb82d00 .functor OR 1, L_0x55d44eb82b30, L_0x55d44eb82c40, C4<0>, C4<0>;
L_0x55d44eb82e10 .functor AND 1, L_0x55d44eb831f0, L_0x55d44eb830c0, C4<1>, C4<1>;
L_0x55d44eb82e80 .functor OR 1, L_0x55d44eb82d00, L_0x55d44eb82e10, C4<0>, C4<0>;
v0x55d44e79a260_0 .net *"_s0", 0 0, L_0x55d44eb825c0;  1 drivers
v0x55d44e79a360_0 .net *"_s10", 0 0, L_0x55d44eb82e10;  1 drivers
v0x55d44e79a440_0 .net *"_s4", 0 0, L_0x55d44eb82b30;  1 drivers
v0x55d44e79a530_0 .net *"_s6", 0 0, L_0x55d44eb82c40;  1 drivers
v0x55d44e79a610_0 .net *"_s8", 0 0, L_0x55d44eb82d00;  1 drivers
v0x55d44e79a740_0 .net "a", 0 0, L_0x55d44eb82f90;  1 drivers
v0x55d44e79a800_0 .net "b", 0 0, L_0x55d44eb830c0;  1 drivers
v0x55d44e79a8c0_0 .net "ca", 0 0, L_0x55d44eb82e80;  1 drivers
v0x55d44e79a980_0 .net "cin", 0 0, L_0x55d44eb831f0;  1 drivers
v0x55d44e79aad0_0 .net "sum", 0 0, L_0x55d44eb82a70;  1 drivers
S_0x55d44e79ac30 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e799d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb83320 .functor XOR 1, L_0x55d44eb83800, L_0x55d44eb83930, C4<0>, C4<0>;
L_0x55d44eb83390 .functor XOR 1, L_0x55d44eb83320, L_0x55d44eb83a60, C4<0>, C4<0>;
L_0x55d44eb83400 .functor AND 1, L_0x55d44eb83800, L_0x55d44eb83930, C4<1>, C4<1>;
L_0x55d44eb83470 .functor AND 1, L_0x55d44eb83800, L_0x55d44eb83a60, C4<1>, C4<1>;
L_0x55d44eb83530 .functor OR 1, L_0x55d44eb83400, L_0x55d44eb83470, C4<0>, C4<0>;
L_0x55d44eb83640 .functor AND 1, L_0x55d44eb83a60, L_0x55d44eb83930, C4<1>, C4<1>;
L_0x55d44eb836f0 .functor OR 1, L_0x55d44eb83530, L_0x55d44eb83640, C4<0>, C4<0>;
v0x55d44e79ae50_0 .net *"_s0", 0 0, L_0x55d44eb83320;  1 drivers
v0x55d44e79af30_0 .net *"_s10", 0 0, L_0x55d44eb83640;  1 drivers
v0x55d44e79b010_0 .net *"_s4", 0 0, L_0x55d44eb83400;  1 drivers
v0x55d44e79b100_0 .net *"_s6", 0 0, L_0x55d44eb83470;  1 drivers
v0x55d44e79b1e0_0 .net *"_s8", 0 0, L_0x55d44eb83530;  1 drivers
v0x55d44e79b310_0 .net "a", 0 0, L_0x55d44eb83800;  1 drivers
v0x55d44e79b3d0_0 .net "b", 0 0, L_0x55d44eb83930;  1 drivers
v0x55d44e79b490_0 .net "ca", 0 0, L_0x55d44eb836f0;  1 drivers
v0x55d44e79b550_0 .net "cin", 0 0, L_0x55d44eb83a60;  1 drivers
v0x55d44e79b6a0_0 .net "sum", 0 0, L_0x55d44eb83390;  1 drivers
S_0x55d44e79b800 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e799d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb83bd0 .functor XOR 1, L_0x55d44eb841a0, L_0x55d44eb842d0, C4<0>, C4<0>;
L_0x55d44eb83c40 .functor XOR 1, L_0x55d44eb83bd0, L_0x55d44eb84450, C4<0>, C4<0>;
L_0x55d44eb83d00 .functor AND 1, L_0x55d44eb841a0, L_0x55d44eb842d0, C4<1>, C4<1>;
L_0x55d44eb83e10 .functor AND 1, L_0x55d44eb841a0, L_0x55d44eb84450, C4<1>, C4<1>;
L_0x55d44eb83ed0 .functor OR 1, L_0x55d44eb83d00, L_0x55d44eb83e10, C4<0>, C4<0>;
L_0x55d44eb83fe0 .functor AND 1, L_0x55d44eb84450, L_0x55d44eb842d0, C4<1>, C4<1>;
L_0x55d44eb84090 .functor OR 1, L_0x55d44eb83ed0, L_0x55d44eb83fe0, C4<0>, C4<0>;
v0x55d44e79ba30_0 .net *"_s0", 0 0, L_0x55d44eb83bd0;  1 drivers
v0x55d44e79bb10_0 .net *"_s10", 0 0, L_0x55d44eb83fe0;  1 drivers
v0x55d44e79bbf0_0 .net *"_s4", 0 0, L_0x55d44eb83d00;  1 drivers
v0x55d44e79bce0_0 .net *"_s6", 0 0, L_0x55d44eb83e10;  1 drivers
v0x55d44e79bdc0_0 .net *"_s8", 0 0, L_0x55d44eb83ed0;  1 drivers
v0x55d44e79bef0_0 .net "a", 0 0, L_0x55d44eb841a0;  1 drivers
v0x55d44e79bfb0_0 .net "b", 0 0, L_0x55d44eb842d0;  1 drivers
v0x55d44e79c070_0 .net "ca", 0 0, L_0x55d44eb84090;  1 drivers
v0x55d44e79c130_0 .net "cin", 0 0, L_0x55d44eb84450;  1 drivers
v0x55d44e79c280_0 .net "sum", 0 0, L_0x55d44eb83c40;  1 drivers
S_0x55d44e79c3e0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e799d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb84580 .functor XOR 1, L_0x55d44eb84a20, L_0x55d44eb84be0, C4<0>, C4<0>;
L_0x55d44eb845f0 .functor XOR 1, L_0x55d44eb84580, L_0x55d44eb84da0, C4<0>, C4<0>;
L_0x55d44eb84660 .functor AND 1, L_0x55d44eb84a20, L_0x55d44eb84be0, C4<1>, C4<1>;
L_0x55d44eb846d0 .functor AND 1, L_0x55d44eb84a20, L_0x55d44eb84da0, C4<1>, C4<1>;
L_0x55d44eb84790 .functor OR 1, L_0x55d44eb84660, L_0x55d44eb846d0, C4<0>, C4<0>;
L_0x55d44eb848a0 .functor AND 1, L_0x55d44eb84da0, L_0x55d44eb84be0, C4<1>, C4<1>;
L_0x55d44eb84910 .functor OR 1, L_0x55d44eb84790, L_0x55d44eb848a0, C4<0>, C4<0>;
v0x55d44e79c5e0_0 .net *"_s0", 0 0, L_0x55d44eb84580;  1 drivers
v0x55d44e79c6e0_0 .net *"_s10", 0 0, L_0x55d44eb848a0;  1 drivers
v0x55d44e79c7c0_0 .net *"_s4", 0 0, L_0x55d44eb84660;  1 drivers
v0x55d44e79c8b0_0 .net *"_s6", 0 0, L_0x55d44eb846d0;  1 drivers
v0x55d44e79c990_0 .net *"_s8", 0 0, L_0x55d44eb84790;  1 drivers
v0x55d44e79cac0_0 .net "a", 0 0, L_0x55d44eb84a20;  1 drivers
v0x55d44e79cb80_0 .net "b", 0 0, L_0x55d44eb84be0;  1 drivers
v0x55d44e79cc40_0 .net "ca", 0 0, L_0x55d44eb84910;  1 drivers
v0x55d44e79cd00_0 .net "cin", 0 0, L_0x55d44eb84da0;  1 drivers
v0x55d44e79ce50_0 .net "sum", 0 0, L_0x55d44eb845f0;  1 drivers
S_0x55d44e79da00 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44e78f2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44e7ab9b0_0 .net "a", 15 0, L_0x55d44eb906f0;  1 drivers
v0x55d44e7abab0_0 .net "b", 15 0, L_0x55d44eb907e0;  1 drivers
v0x55d44e7abb90_0 .net "ca", 15 0, L_0x55d44eb90490;  1 drivers
v0x55d44e7abc50_0 .net "cin", 15 0, L_0x55d44eb908d0;  1 drivers
v0x55d44e7abd30_0 .net "sum", 15 0, L_0x55d44eb903f0;  1 drivers
L_0x55d44eb88200 .part L_0x55d44eb906f0, 0, 4;
L_0x55d44eb882a0 .part L_0x55d44eb907e0, 0, 4;
L_0x55d44eb88340 .part L_0x55d44eb908d0, 0, 4;
L_0x55d44eb8ab90 .part L_0x55d44eb906f0, 4, 4;
L_0x55d44eb8ac80 .part L_0x55d44eb907e0, 4, 4;
L_0x55d44eb8ad70 .part L_0x55d44eb908d0, 4, 4;
L_0x55d44eb8d650 .part L_0x55d44eb906f0, 8, 4;
L_0x55d44eb8d6f0 .part L_0x55d44eb907e0, 8, 4;
L_0x55d44eb8d7e0 .part L_0x55d44eb908d0, 8, 4;
L_0x55d44eb8fff0 .part L_0x55d44eb906f0, 12, 4;
L_0x55d44eb90120 .part L_0x55d44eb907e0, 12, 4;
L_0x55d44eb90250 .part L_0x55d44eb908d0, 12, 4;
L_0x55d44eb903f0 .concat8 [ 4 4 4 4], L_0x55d44eb87ff0, L_0x55d44eb8a980, L_0x55d44eb8d440, L_0x55d44eb8fde0;
L_0x55d44eb90490 .concat8 [ 4 4 4 4], L_0x55d44eb88090, L_0x55d44eb8aa20, L_0x55d44eb8d4e0, L_0x55d44eb8fe80;
S_0x55d44e79dc70 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44e79da00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e7a0ee0_0 .net "a", 3 0, L_0x55d44eb88200;  1 drivers
v0x55d44e7a0fe0_0 .net "b", 3 0, L_0x55d44eb882a0;  1 drivers
v0x55d44e7a10c0_0 .net "ca", 3 0, L_0x55d44eb88090;  1 drivers
v0x55d44e7a1180_0 .net "cin", 3 0, L_0x55d44eb88340;  1 drivers
v0x55d44e7a1260_0 .net "sum", 3 0, L_0x55d44eb87ff0;  1 drivers
L_0x55d44eb85fb0 .part L_0x55d44eb88200, 0, 1;
L_0x55d44eb860e0 .part L_0x55d44eb882a0, 0, 1;
L_0x55d44eb86210 .part L_0x55d44eb88340, 0, 1;
L_0x55d44eb86820 .part L_0x55d44eb88200, 1, 1;
L_0x55d44eb86950 .part L_0x55d44eb882a0, 1, 1;
L_0x55d44eb86a80 .part L_0x55d44eb88340, 1, 1;
L_0x55d44eb871c0 .part L_0x55d44eb88200, 2, 1;
L_0x55d44eb872f0 .part L_0x55d44eb882a0, 2, 1;
L_0x55d44eb87470 .part L_0x55d44eb88340, 2, 1;
L_0x55d44eb87a40 .part L_0x55d44eb88200, 3, 1;
L_0x55d44eb87c00 .part L_0x55d44eb882a0, 3, 1;
L_0x55d44eb87dc0 .part L_0x55d44eb88340, 3, 1;
L_0x55d44eb87ff0 .concat8 [ 1 1 1 1], L_0x55d44eb84f60, L_0x55d44eb863b0, L_0x55d44eb86c60, L_0x55d44eb87610;
L_0x55d44eb88090 .concat8 [ 1 1 1 1], L_0x55d44eb85ea0, L_0x55d44eb86710, L_0x55d44eb870b0, L_0x55d44eb87930;
S_0x55d44e79def0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e79dc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb85570 .functor XOR 1, L_0x55d44eb85fb0, L_0x55d44eb860e0, C4<0>, C4<0>;
L_0x55d44eb84f60 .functor XOR 1, L_0x55d44eb85570, L_0x55d44eb86210, C4<0>, C4<0>;
L_0x55d44eb85b10 .functor AND 1, L_0x55d44eb85fb0, L_0x55d44eb860e0, C4<1>, C4<1>;
L_0x55d44eb85c20 .functor AND 1, L_0x55d44eb85fb0, L_0x55d44eb86210, C4<1>, C4<1>;
L_0x55d44eb85ce0 .functor OR 1, L_0x55d44eb85b10, L_0x55d44eb85c20, C4<0>, C4<0>;
L_0x55d44eb85df0 .functor AND 1, L_0x55d44eb86210, L_0x55d44eb860e0, C4<1>, C4<1>;
L_0x55d44eb85ea0 .functor OR 1, L_0x55d44eb85ce0, L_0x55d44eb85df0, C4<0>, C4<0>;
v0x55d44e79e190_0 .net *"_s0", 0 0, L_0x55d44eb85570;  1 drivers
v0x55d44e79e290_0 .net *"_s10", 0 0, L_0x55d44eb85df0;  1 drivers
v0x55d44e79e370_0 .net *"_s4", 0 0, L_0x55d44eb85b10;  1 drivers
v0x55d44e79e460_0 .net *"_s6", 0 0, L_0x55d44eb85c20;  1 drivers
v0x55d44e79e540_0 .net *"_s8", 0 0, L_0x55d44eb85ce0;  1 drivers
v0x55d44e79e670_0 .net "a", 0 0, L_0x55d44eb85fb0;  1 drivers
v0x55d44e79e730_0 .net "b", 0 0, L_0x55d44eb860e0;  1 drivers
v0x55d44e79e7f0_0 .net "ca", 0 0, L_0x55d44eb85ea0;  1 drivers
v0x55d44e79e8b0_0 .net "cin", 0 0, L_0x55d44eb86210;  1 drivers
v0x55d44e79ea00_0 .net "sum", 0 0, L_0x55d44eb84f60;  1 drivers
S_0x55d44e79eb60 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e79dc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb86340 .functor XOR 1, L_0x55d44eb86820, L_0x55d44eb86950, C4<0>, C4<0>;
L_0x55d44eb863b0 .functor XOR 1, L_0x55d44eb86340, L_0x55d44eb86a80, C4<0>, C4<0>;
L_0x55d44eb86420 .functor AND 1, L_0x55d44eb86820, L_0x55d44eb86950, C4<1>, C4<1>;
L_0x55d44eb86490 .functor AND 1, L_0x55d44eb86820, L_0x55d44eb86a80, C4<1>, C4<1>;
L_0x55d44eb86550 .functor OR 1, L_0x55d44eb86420, L_0x55d44eb86490, C4<0>, C4<0>;
L_0x55d44eb86660 .functor AND 1, L_0x55d44eb86a80, L_0x55d44eb86950, C4<1>, C4<1>;
L_0x55d44eb86710 .functor OR 1, L_0x55d44eb86550, L_0x55d44eb86660, C4<0>, C4<0>;
v0x55d44e79ed80_0 .net *"_s0", 0 0, L_0x55d44eb86340;  1 drivers
v0x55d44e79ee60_0 .net *"_s10", 0 0, L_0x55d44eb86660;  1 drivers
v0x55d44e79ef40_0 .net *"_s4", 0 0, L_0x55d44eb86420;  1 drivers
v0x55d44e79f030_0 .net *"_s6", 0 0, L_0x55d44eb86490;  1 drivers
v0x55d44e79f110_0 .net *"_s8", 0 0, L_0x55d44eb86550;  1 drivers
v0x55d44e79f240_0 .net "a", 0 0, L_0x55d44eb86820;  1 drivers
v0x55d44e79f300_0 .net "b", 0 0, L_0x55d44eb86950;  1 drivers
v0x55d44e79f3c0_0 .net "ca", 0 0, L_0x55d44eb86710;  1 drivers
v0x55d44e79f480_0 .net "cin", 0 0, L_0x55d44eb86a80;  1 drivers
v0x55d44e79f5d0_0 .net "sum", 0 0, L_0x55d44eb863b0;  1 drivers
S_0x55d44e79f730 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e79dc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb86bf0 .functor XOR 1, L_0x55d44eb871c0, L_0x55d44eb872f0, C4<0>, C4<0>;
L_0x55d44eb86c60 .functor XOR 1, L_0x55d44eb86bf0, L_0x55d44eb87470, C4<0>, C4<0>;
L_0x55d44eb86d20 .functor AND 1, L_0x55d44eb871c0, L_0x55d44eb872f0, C4<1>, C4<1>;
L_0x55d44eb86e30 .functor AND 1, L_0x55d44eb871c0, L_0x55d44eb87470, C4<1>, C4<1>;
L_0x55d44eb86ef0 .functor OR 1, L_0x55d44eb86d20, L_0x55d44eb86e30, C4<0>, C4<0>;
L_0x55d44eb87000 .functor AND 1, L_0x55d44eb87470, L_0x55d44eb872f0, C4<1>, C4<1>;
L_0x55d44eb870b0 .functor OR 1, L_0x55d44eb86ef0, L_0x55d44eb87000, C4<0>, C4<0>;
v0x55d44e79f960_0 .net *"_s0", 0 0, L_0x55d44eb86bf0;  1 drivers
v0x55d44e79fa40_0 .net *"_s10", 0 0, L_0x55d44eb87000;  1 drivers
v0x55d44e79fb20_0 .net *"_s4", 0 0, L_0x55d44eb86d20;  1 drivers
v0x55d44e79fc10_0 .net *"_s6", 0 0, L_0x55d44eb86e30;  1 drivers
v0x55d44e79fcf0_0 .net *"_s8", 0 0, L_0x55d44eb86ef0;  1 drivers
v0x55d44e79fe20_0 .net "a", 0 0, L_0x55d44eb871c0;  1 drivers
v0x55d44e79fee0_0 .net "b", 0 0, L_0x55d44eb872f0;  1 drivers
v0x55d44e79ffa0_0 .net "ca", 0 0, L_0x55d44eb870b0;  1 drivers
v0x55d44e7a0060_0 .net "cin", 0 0, L_0x55d44eb87470;  1 drivers
v0x55d44e7a01b0_0 .net "sum", 0 0, L_0x55d44eb86c60;  1 drivers
S_0x55d44e7a0310 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e79dc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb875a0 .functor XOR 1, L_0x55d44eb87a40, L_0x55d44eb87c00, C4<0>, C4<0>;
L_0x55d44eb87610 .functor XOR 1, L_0x55d44eb875a0, L_0x55d44eb87dc0, C4<0>, C4<0>;
L_0x55d44eb87680 .functor AND 1, L_0x55d44eb87a40, L_0x55d44eb87c00, C4<1>, C4<1>;
L_0x55d44eb876f0 .functor AND 1, L_0x55d44eb87a40, L_0x55d44eb87dc0, C4<1>, C4<1>;
L_0x55d44eb877b0 .functor OR 1, L_0x55d44eb87680, L_0x55d44eb876f0, C4<0>, C4<0>;
L_0x55d44eb878c0 .functor AND 1, L_0x55d44eb87dc0, L_0x55d44eb87c00, C4<1>, C4<1>;
L_0x55d44eb87930 .functor OR 1, L_0x55d44eb877b0, L_0x55d44eb878c0, C4<0>, C4<0>;
v0x55d44e7a0510_0 .net *"_s0", 0 0, L_0x55d44eb875a0;  1 drivers
v0x55d44e7a0610_0 .net *"_s10", 0 0, L_0x55d44eb878c0;  1 drivers
v0x55d44e7a06f0_0 .net *"_s4", 0 0, L_0x55d44eb87680;  1 drivers
v0x55d44e7a07e0_0 .net *"_s6", 0 0, L_0x55d44eb876f0;  1 drivers
v0x55d44e7a08c0_0 .net *"_s8", 0 0, L_0x55d44eb877b0;  1 drivers
v0x55d44e7a09f0_0 .net "a", 0 0, L_0x55d44eb87a40;  1 drivers
v0x55d44e7a0ab0_0 .net "b", 0 0, L_0x55d44eb87c00;  1 drivers
v0x55d44e7a0b70_0 .net "ca", 0 0, L_0x55d44eb87930;  1 drivers
v0x55d44e7a0c30_0 .net "cin", 0 0, L_0x55d44eb87dc0;  1 drivers
v0x55d44e7a0d80_0 .net "sum", 0 0, L_0x55d44eb87610;  1 drivers
S_0x55d44e7a13e0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44e79da00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e7a4620_0 .net "a", 3 0, L_0x55d44eb8ab90;  1 drivers
v0x55d44e7a4720_0 .net "b", 3 0, L_0x55d44eb8ac80;  1 drivers
v0x55d44e7a4800_0 .net "ca", 3 0, L_0x55d44eb8aa20;  1 drivers
v0x55d44e7a48c0_0 .net "cin", 3 0, L_0x55d44eb8ad70;  1 drivers
v0x55d44e7a49a0_0 .net "sum", 3 0, L_0x55d44eb8a980;  1 drivers
L_0x55d44eb88940 .part L_0x55d44eb8ab90, 0, 1;
L_0x55d44eb88a70 .part L_0x55d44eb8ac80, 0, 1;
L_0x55d44eb88ba0 .part L_0x55d44eb8ad70, 0, 1;
L_0x55d44eb891b0 .part L_0x55d44eb8ab90, 1, 1;
L_0x55d44eb892e0 .part L_0x55d44eb8ac80, 1, 1;
L_0x55d44eb89410 .part L_0x55d44eb8ad70, 1, 1;
L_0x55d44eb89b50 .part L_0x55d44eb8ab90, 2, 1;
L_0x55d44eb89c80 .part L_0x55d44eb8ac80, 2, 1;
L_0x55d44eb89e00 .part L_0x55d44eb8ad70, 2, 1;
L_0x55d44eb8a3d0 .part L_0x55d44eb8ab90, 3, 1;
L_0x55d44eb8a590 .part L_0x55d44eb8ac80, 3, 1;
L_0x55d44eb8a750 .part L_0x55d44eb8ad70, 3, 1;
L_0x55d44eb8a980 .concat8 [ 1 1 1 1], L_0x55d44eb883e0, L_0x55d44eb88d40, L_0x55d44eb895f0, L_0x55d44eb89fa0;
L_0x55d44eb8aa20 .concat8 [ 1 1 1 1], L_0x55d44eb88830, L_0x55d44eb890a0, L_0x55d44eb89a40, L_0x55d44eb8a2c0;
S_0x55d44e7a1650 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e7a13e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb87f80 .functor XOR 1, L_0x55d44eb88940, L_0x55d44eb88a70, C4<0>, C4<0>;
L_0x55d44eb883e0 .functor XOR 1, L_0x55d44eb87f80, L_0x55d44eb88ba0, C4<0>, C4<0>;
L_0x55d44eb884a0 .functor AND 1, L_0x55d44eb88940, L_0x55d44eb88a70, C4<1>, C4<1>;
L_0x55d44eb885b0 .functor AND 1, L_0x55d44eb88940, L_0x55d44eb88ba0, C4<1>, C4<1>;
L_0x55d44eb88670 .functor OR 1, L_0x55d44eb884a0, L_0x55d44eb885b0, C4<0>, C4<0>;
L_0x55d44eb88780 .functor AND 1, L_0x55d44eb88ba0, L_0x55d44eb88a70, C4<1>, C4<1>;
L_0x55d44eb88830 .functor OR 1, L_0x55d44eb88670, L_0x55d44eb88780, C4<0>, C4<0>;
v0x55d44e7a18d0_0 .net *"_s0", 0 0, L_0x55d44eb87f80;  1 drivers
v0x55d44e7a19d0_0 .net *"_s10", 0 0, L_0x55d44eb88780;  1 drivers
v0x55d44e7a1ab0_0 .net *"_s4", 0 0, L_0x55d44eb884a0;  1 drivers
v0x55d44e7a1ba0_0 .net *"_s6", 0 0, L_0x55d44eb885b0;  1 drivers
v0x55d44e7a1c80_0 .net *"_s8", 0 0, L_0x55d44eb88670;  1 drivers
v0x55d44e7a1db0_0 .net "a", 0 0, L_0x55d44eb88940;  1 drivers
v0x55d44e7a1e70_0 .net "b", 0 0, L_0x55d44eb88a70;  1 drivers
v0x55d44e7a1f30_0 .net "ca", 0 0, L_0x55d44eb88830;  1 drivers
v0x55d44e7a1ff0_0 .net "cin", 0 0, L_0x55d44eb88ba0;  1 drivers
v0x55d44e7a2140_0 .net "sum", 0 0, L_0x55d44eb883e0;  1 drivers
S_0x55d44e7a22a0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e7a13e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb88cd0 .functor XOR 1, L_0x55d44eb891b0, L_0x55d44eb892e0, C4<0>, C4<0>;
L_0x55d44eb88d40 .functor XOR 1, L_0x55d44eb88cd0, L_0x55d44eb89410, C4<0>, C4<0>;
L_0x55d44eb88db0 .functor AND 1, L_0x55d44eb891b0, L_0x55d44eb892e0, C4<1>, C4<1>;
L_0x55d44eb88e20 .functor AND 1, L_0x55d44eb891b0, L_0x55d44eb89410, C4<1>, C4<1>;
L_0x55d44eb88ee0 .functor OR 1, L_0x55d44eb88db0, L_0x55d44eb88e20, C4<0>, C4<0>;
L_0x55d44eb88ff0 .functor AND 1, L_0x55d44eb89410, L_0x55d44eb892e0, C4<1>, C4<1>;
L_0x55d44eb890a0 .functor OR 1, L_0x55d44eb88ee0, L_0x55d44eb88ff0, C4<0>, C4<0>;
v0x55d44e7a24c0_0 .net *"_s0", 0 0, L_0x55d44eb88cd0;  1 drivers
v0x55d44e7a25a0_0 .net *"_s10", 0 0, L_0x55d44eb88ff0;  1 drivers
v0x55d44e7a2680_0 .net *"_s4", 0 0, L_0x55d44eb88db0;  1 drivers
v0x55d44e7a2770_0 .net *"_s6", 0 0, L_0x55d44eb88e20;  1 drivers
v0x55d44e7a2850_0 .net *"_s8", 0 0, L_0x55d44eb88ee0;  1 drivers
v0x55d44e7a2980_0 .net "a", 0 0, L_0x55d44eb891b0;  1 drivers
v0x55d44e7a2a40_0 .net "b", 0 0, L_0x55d44eb892e0;  1 drivers
v0x55d44e7a2b00_0 .net "ca", 0 0, L_0x55d44eb890a0;  1 drivers
v0x55d44e7a2bc0_0 .net "cin", 0 0, L_0x55d44eb89410;  1 drivers
v0x55d44e7a2d10_0 .net "sum", 0 0, L_0x55d44eb88d40;  1 drivers
S_0x55d44e7a2e70 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e7a13e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb89580 .functor XOR 1, L_0x55d44eb89b50, L_0x55d44eb89c80, C4<0>, C4<0>;
L_0x55d44eb895f0 .functor XOR 1, L_0x55d44eb89580, L_0x55d44eb89e00, C4<0>, C4<0>;
L_0x55d44eb896b0 .functor AND 1, L_0x55d44eb89b50, L_0x55d44eb89c80, C4<1>, C4<1>;
L_0x55d44eb897c0 .functor AND 1, L_0x55d44eb89b50, L_0x55d44eb89e00, C4<1>, C4<1>;
L_0x55d44eb89880 .functor OR 1, L_0x55d44eb896b0, L_0x55d44eb897c0, C4<0>, C4<0>;
L_0x55d44eb89990 .functor AND 1, L_0x55d44eb89e00, L_0x55d44eb89c80, C4<1>, C4<1>;
L_0x55d44eb89a40 .functor OR 1, L_0x55d44eb89880, L_0x55d44eb89990, C4<0>, C4<0>;
v0x55d44e7a30a0_0 .net *"_s0", 0 0, L_0x55d44eb89580;  1 drivers
v0x55d44e7a3180_0 .net *"_s10", 0 0, L_0x55d44eb89990;  1 drivers
v0x55d44e7a3260_0 .net *"_s4", 0 0, L_0x55d44eb896b0;  1 drivers
v0x55d44e7a3350_0 .net *"_s6", 0 0, L_0x55d44eb897c0;  1 drivers
v0x55d44e7a3430_0 .net *"_s8", 0 0, L_0x55d44eb89880;  1 drivers
v0x55d44e7a3560_0 .net "a", 0 0, L_0x55d44eb89b50;  1 drivers
v0x55d44e7a3620_0 .net "b", 0 0, L_0x55d44eb89c80;  1 drivers
v0x55d44e7a36e0_0 .net "ca", 0 0, L_0x55d44eb89a40;  1 drivers
v0x55d44e7a37a0_0 .net "cin", 0 0, L_0x55d44eb89e00;  1 drivers
v0x55d44e7a38f0_0 .net "sum", 0 0, L_0x55d44eb895f0;  1 drivers
S_0x55d44e7a3a50 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e7a13e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb89f30 .functor XOR 1, L_0x55d44eb8a3d0, L_0x55d44eb8a590, C4<0>, C4<0>;
L_0x55d44eb89fa0 .functor XOR 1, L_0x55d44eb89f30, L_0x55d44eb8a750, C4<0>, C4<0>;
L_0x55d44eb8a010 .functor AND 1, L_0x55d44eb8a3d0, L_0x55d44eb8a590, C4<1>, C4<1>;
L_0x55d44eb8a080 .functor AND 1, L_0x55d44eb8a3d0, L_0x55d44eb8a750, C4<1>, C4<1>;
L_0x55d44eb8a140 .functor OR 1, L_0x55d44eb8a010, L_0x55d44eb8a080, C4<0>, C4<0>;
L_0x55d44eb8a250 .functor AND 1, L_0x55d44eb8a750, L_0x55d44eb8a590, C4<1>, C4<1>;
L_0x55d44eb8a2c0 .functor OR 1, L_0x55d44eb8a140, L_0x55d44eb8a250, C4<0>, C4<0>;
v0x55d44e7a3c50_0 .net *"_s0", 0 0, L_0x55d44eb89f30;  1 drivers
v0x55d44e7a3d50_0 .net *"_s10", 0 0, L_0x55d44eb8a250;  1 drivers
v0x55d44e7a3e30_0 .net *"_s4", 0 0, L_0x55d44eb8a010;  1 drivers
v0x55d44e7a3f20_0 .net *"_s6", 0 0, L_0x55d44eb8a080;  1 drivers
v0x55d44e7a4000_0 .net *"_s8", 0 0, L_0x55d44eb8a140;  1 drivers
v0x55d44e7a4130_0 .net "a", 0 0, L_0x55d44eb8a3d0;  1 drivers
v0x55d44e7a41f0_0 .net "b", 0 0, L_0x55d44eb8a590;  1 drivers
v0x55d44e7a42b0_0 .net "ca", 0 0, L_0x55d44eb8a2c0;  1 drivers
v0x55d44e7a4370_0 .net "cin", 0 0, L_0x55d44eb8a750;  1 drivers
v0x55d44e7a44c0_0 .net "sum", 0 0, L_0x55d44eb89fa0;  1 drivers
S_0x55d44e7a4b20 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44e79da00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e7a7d70_0 .net "a", 3 0, L_0x55d44eb8d650;  1 drivers
v0x55d44e7a7e70_0 .net "b", 3 0, L_0x55d44eb8d6f0;  1 drivers
v0x55d44e7a7f50_0 .net "ca", 3 0, L_0x55d44eb8d4e0;  1 drivers
v0x55d44e7a8010_0 .net "cin", 3 0, L_0x55d44eb8d7e0;  1 drivers
v0x55d44e7a80f0_0 .net "sum", 3 0, L_0x55d44eb8d440;  1 drivers
L_0x55d44eb8b400 .part L_0x55d44eb8d650, 0, 1;
L_0x55d44eb8b530 .part L_0x55d44eb8d6f0, 0, 1;
L_0x55d44eb8b660 .part L_0x55d44eb8d7e0, 0, 1;
L_0x55d44eb8bc70 .part L_0x55d44eb8d650, 1, 1;
L_0x55d44eb8bda0 .part L_0x55d44eb8d6f0, 1, 1;
L_0x55d44eb8bed0 .part L_0x55d44eb8d7e0, 1, 1;
L_0x55d44eb8c610 .part L_0x55d44eb8d650, 2, 1;
L_0x55d44eb8c740 .part L_0x55d44eb8d6f0, 2, 1;
L_0x55d44eb8c8c0 .part L_0x55d44eb8d7e0, 2, 1;
L_0x55d44eb8ce90 .part L_0x55d44eb8d650, 3, 1;
L_0x55d44eb8d050 .part L_0x55d44eb8d6f0, 3, 1;
L_0x55d44eb8d210 .part L_0x55d44eb8d7e0, 3, 1;
L_0x55d44eb8d440 .concat8 [ 1 1 1 1], L_0x55d44eb8aea0, L_0x55d44eb8b800, L_0x55d44eb8c0b0, L_0x55d44eb8ca60;
L_0x55d44eb8d4e0 .concat8 [ 1 1 1 1], L_0x55d44eb8b2f0, L_0x55d44eb8bb60, L_0x55d44eb8c500, L_0x55d44eb8cd80;
S_0x55d44e7a4da0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e7a4b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb8a910 .functor XOR 1, L_0x55d44eb8b400, L_0x55d44eb8b530, C4<0>, C4<0>;
L_0x55d44eb8aea0 .functor XOR 1, L_0x55d44eb8a910, L_0x55d44eb8b660, C4<0>, C4<0>;
L_0x55d44eb8af60 .functor AND 1, L_0x55d44eb8b400, L_0x55d44eb8b530, C4<1>, C4<1>;
L_0x55d44eb8b070 .functor AND 1, L_0x55d44eb8b400, L_0x55d44eb8b660, C4<1>, C4<1>;
L_0x55d44eb8b130 .functor OR 1, L_0x55d44eb8af60, L_0x55d44eb8b070, C4<0>, C4<0>;
L_0x55d44eb8b240 .functor AND 1, L_0x55d44eb8b660, L_0x55d44eb8b530, C4<1>, C4<1>;
L_0x55d44eb8b2f0 .functor OR 1, L_0x55d44eb8b130, L_0x55d44eb8b240, C4<0>, C4<0>;
v0x55d44e7a5020_0 .net *"_s0", 0 0, L_0x55d44eb8a910;  1 drivers
v0x55d44e7a5120_0 .net *"_s10", 0 0, L_0x55d44eb8b240;  1 drivers
v0x55d44e7a5200_0 .net *"_s4", 0 0, L_0x55d44eb8af60;  1 drivers
v0x55d44e7a52f0_0 .net *"_s6", 0 0, L_0x55d44eb8b070;  1 drivers
v0x55d44e7a53d0_0 .net *"_s8", 0 0, L_0x55d44eb8b130;  1 drivers
v0x55d44e7a5500_0 .net "a", 0 0, L_0x55d44eb8b400;  1 drivers
v0x55d44e7a55c0_0 .net "b", 0 0, L_0x55d44eb8b530;  1 drivers
v0x55d44e7a5680_0 .net "ca", 0 0, L_0x55d44eb8b2f0;  1 drivers
v0x55d44e7a5740_0 .net "cin", 0 0, L_0x55d44eb8b660;  1 drivers
v0x55d44e7a5890_0 .net "sum", 0 0, L_0x55d44eb8aea0;  1 drivers
S_0x55d44e7a59f0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e7a4b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb8b790 .functor XOR 1, L_0x55d44eb8bc70, L_0x55d44eb8bda0, C4<0>, C4<0>;
L_0x55d44eb8b800 .functor XOR 1, L_0x55d44eb8b790, L_0x55d44eb8bed0, C4<0>, C4<0>;
L_0x55d44eb8b870 .functor AND 1, L_0x55d44eb8bc70, L_0x55d44eb8bda0, C4<1>, C4<1>;
L_0x55d44eb8b8e0 .functor AND 1, L_0x55d44eb8bc70, L_0x55d44eb8bed0, C4<1>, C4<1>;
L_0x55d44eb8b9a0 .functor OR 1, L_0x55d44eb8b870, L_0x55d44eb8b8e0, C4<0>, C4<0>;
L_0x55d44eb8bab0 .functor AND 1, L_0x55d44eb8bed0, L_0x55d44eb8bda0, C4<1>, C4<1>;
L_0x55d44eb8bb60 .functor OR 1, L_0x55d44eb8b9a0, L_0x55d44eb8bab0, C4<0>, C4<0>;
v0x55d44e7a5c10_0 .net *"_s0", 0 0, L_0x55d44eb8b790;  1 drivers
v0x55d44e7a5cf0_0 .net *"_s10", 0 0, L_0x55d44eb8bab0;  1 drivers
v0x55d44e7a5dd0_0 .net *"_s4", 0 0, L_0x55d44eb8b870;  1 drivers
v0x55d44e7a5ec0_0 .net *"_s6", 0 0, L_0x55d44eb8b8e0;  1 drivers
v0x55d44e7a5fa0_0 .net *"_s8", 0 0, L_0x55d44eb8b9a0;  1 drivers
v0x55d44e7a60d0_0 .net "a", 0 0, L_0x55d44eb8bc70;  1 drivers
v0x55d44e7a6190_0 .net "b", 0 0, L_0x55d44eb8bda0;  1 drivers
v0x55d44e7a6250_0 .net "ca", 0 0, L_0x55d44eb8bb60;  1 drivers
v0x55d44e7a6310_0 .net "cin", 0 0, L_0x55d44eb8bed0;  1 drivers
v0x55d44e7a6460_0 .net "sum", 0 0, L_0x55d44eb8b800;  1 drivers
S_0x55d44e7a65c0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e7a4b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb8c040 .functor XOR 1, L_0x55d44eb8c610, L_0x55d44eb8c740, C4<0>, C4<0>;
L_0x55d44eb8c0b0 .functor XOR 1, L_0x55d44eb8c040, L_0x55d44eb8c8c0, C4<0>, C4<0>;
L_0x55d44eb8c170 .functor AND 1, L_0x55d44eb8c610, L_0x55d44eb8c740, C4<1>, C4<1>;
L_0x55d44eb8c280 .functor AND 1, L_0x55d44eb8c610, L_0x55d44eb8c8c0, C4<1>, C4<1>;
L_0x55d44eb8c340 .functor OR 1, L_0x55d44eb8c170, L_0x55d44eb8c280, C4<0>, C4<0>;
L_0x55d44eb8c450 .functor AND 1, L_0x55d44eb8c8c0, L_0x55d44eb8c740, C4<1>, C4<1>;
L_0x55d44eb8c500 .functor OR 1, L_0x55d44eb8c340, L_0x55d44eb8c450, C4<0>, C4<0>;
v0x55d44e7a67f0_0 .net *"_s0", 0 0, L_0x55d44eb8c040;  1 drivers
v0x55d44e7a68d0_0 .net *"_s10", 0 0, L_0x55d44eb8c450;  1 drivers
v0x55d44e7a69b0_0 .net *"_s4", 0 0, L_0x55d44eb8c170;  1 drivers
v0x55d44e7a6aa0_0 .net *"_s6", 0 0, L_0x55d44eb8c280;  1 drivers
v0x55d44e7a6b80_0 .net *"_s8", 0 0, L_0x55d44eb8c340;  1 drivers
v0x55d44e7a6cb0_0 .net "a", 0 0, L_0x55d44eb8c610;  1 drivers
v0x55d44e7a6d70_0 .net "b", 0 0, L_0x55d44eb8c740;  1 drivers
v0x55d44e7a6e30_0 .net "ca", 0 0, L_0x55d44eb8c500;  1 drivers
v0x55d44e7a6ef0_0 .net "cin", 0 0, L_0x55d44eb8c8c0;  1 drivers
v0x55d44e7a7040_0 .net "sum", 0 0, L_0x55d44eb8c0b0;  1 drivers
S_0x55d44e7a71a0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e7a4b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb8c9f0 .functor XOR 1, L_0x55d44eb8ce90, L_0x55d44eb8d050, C4<0>, C4<0>;
L_0x55d44eb8ca60 .functor XOR 1, L_0x55d44eb8c9f0, L_0x55d44eb8d210, C4<0>, C4<0>;
L_0x55d44eb8cad0 .functor AND 1, L_0x55d44eb8ce90, L_0x55d44eb8d050, C4<1>, C4<1>;
L_0x55d44eb8cb40 .functor AND 1, L_0x55d44eb8ce90, L_0x55d44eb8d210, C4<1>, C4<1>;
L_0x55d44eb8cc00 .functor OR 1, L_0x55d44eb8cad0, L_0x55d44eb8cb40, C4<0>, C4<0>;
L_0x55d44eb8cd10 .functor AND 1, L_0x55d44eb8d210, L_0x55d44eb8d050, C4<1>, C4<1>;
L_0x55d44eb8cd80 .functor OR 1, L_0x55d44eb8cc00, L_0x55d44eb8cd10, C4<0>, C4<0>;
v0x55d44e7a73a0_0 .net *"_s0", 0 0, L_0x55d44eb8c9f0;  1 drivers
v0x55d44e7a74a0_0 .net *"_s10", 0 0, L_0x55d44eb8cd10;  1 drivers
v0x55d44e7a7580_0 .net *"_s4", 0 0, L_0x55d44eb8cad0;  1 drivers
v0x55d44e7a7670_0 .net *"_s6", 0 0, L_0x55d44eb8cb40;  1 drivers
v0x55d44e7a7750_0 .net *"_s8", 0 0, L_0x55d44eb8cc00;  1 drivers
v0x55d44e7a7880_0 .net "a", 0 0, L_0x55d44eb8ce90;  1 drivers
v0x55d44e7a7940_0 .net "b", 0 0, L_0x55d44eb8d050;  1 drivers
v0x55d44e7a7a00_0 .net "ca", 0 0, L_0x55d44eb8cd80;  1 drivers
v0x55d44e7a7ac0_0 .net "cin", 0 0, L_0x55d44eb8d210;  1 drivers
v0x55d44e7a7c10_0 .net "sum", 0 0, L_0x55d44eb8ca60;  1 drivers
S_0x55d44e7a8270 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44e79da00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e7ab4b0_0 .net "a", 3 0, L_0x55d44eb8fff0;  1 drivers
v0x55d44e7ab5b0_0 .net "b", 3 0, L_0x55d44eb90120;  1 drivers
v0x55d44e7ab690_0 .net "ca", 3 0, L_0x55d44eb8fe80;  1 drivers
v0x55d44e7ab750_0 .net "cin", 3 0, L_0x55d44eb90250;  1 drivers
v0x55d44e7ab830_0 .net "sum", 3 0, L_0x55d44eb8fde0;  1 drivers
L_0x55d44eb8dda0 .part L_0x55d44eb8fff0, 0, 1;
L_0x55d44eb8ded0 .part L_0x55d44eb90120, 0, 1;
L_0x55d44eb8e000 .part L_0x55d44eb90250, 0, 1;
L_0x55d44eb8e610 .part L_0x55d44eb8fff0, 1, 1;
L_0x55d44eb8e740 .part L_0x55d44eb90120, 1, 1;
L_0x55d44eb8e870 .part L_0x55d44eb90250, 1, 1;
L_0x55d44eb8efb0 .part L_0x55d44eb8fff0, 2, 1;
L_0x55d44eb8f0e0 .part L_0x55d44eb90120, 2, 1;
L_0x55d44eb8f260 .part L_0x55d44eb90250, 2, 1;
L_0x55d44eb8f830 .part L_0x55d44eb8fff0, 3, 1;
L_0x55d44eb8f9f0 .part L_0x55d44eb90120, 3, 1;
L_0x55d44eb8fbb0 .part L_0x55d44eb90250, 3, 1;
L_0x55d44eb8fde0 .concat8 [ 1 1 1 1], L_0x55d44eb8d880, L_0x55d44eb8e1a0, L_0x55d44eb8ea50, L_0x55d44eb8f400;
L_0x55d44eb8fe80 .concat8 [ 1 1 1 1], L_0x55d44eb8dc90, L_0x55d44eb8e500, L_0x55d44eb8eea0, L_0x55d44eb8f720;
S_0x55d44e7a84c0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e7a8270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb8d3d0 .functor XOR 1, L_0x55d44eb8dda0, L_0x55d44eb8ded0, C4<0>, C4<0>;
L_0x55d44eb8d880 .functor XOR 1, L_0x55d44eb8d3d0, L_0x55d44eb8e000, C4<0>, C4<0>;
L_0x55d44eb8d940 .functor AND 1, L_0x55d44eb8dda0, L_0x55d44eb8ded0, C4<1>, C4<1>;
L_0x55d44eb8da50 .functor AND 1, L_0x55d44eb8dda0, L_0x55d44eb8e000, C4<1>, C4<1>;
L_0x55d44eb8db10 .functor OR 1, L_0x55d44eb8d940, L_0x55d44eb8da50, C4<0>, C4<0>;
L_0x55d44eb8dc20 .functor AND 1, L_0x55d44eb8e000, L_0x55d44eb8ded0, C4<1>, C4<1>;
L_0x55d44eb8dc90 .functor OR 1, L_0x55d44eb8db10, L_0x55d44eb8dc20, C4<0>, C4<0>;
v0x55d44e7a8760_0 .net *"_s0", 0 0, L_0x55d44eb8d3d0;  1 drivers
v0x55d44e7a8860_0 .net *"_s10", 0 0, L_0x55d44eb8dc20;  1 drivers
v0x55d44e7a8940_0 .net *"_s4", 0 0, L_0x55d44eb8d940;  1 drivers
v0x55d44e7a8a30_0 .net *"_s6", 0 0, L_0x55d44eb8da50;  1 drivers
v0x55d44e7a8b10_0 .net *"_s8", 0 0, L_0x55d44eb8db10;  1 drivers
v0x55d44e7a8c40_0 .net "a", 0 0, L_0x55d44eb8dda0;  1 drivers
v0x55d44e7a8d00_0 .net "b", 0 0, L_0x55d44eb8ded0;  1 drivers
v0x55d44e7a8dc0_0 .net "ca", 0 0, L_0x55d44eb8dc90;  1 drivers
v0x55d44e7a8e80_0 .net "cin", 0 0, L_0x55d44eb8e000;  1 drivers
v0x55d44e7a8fd0_0 .net "sum", 0 0, L_0x55d44eb8d880;  1 drivers
S_0x55d44e7a9130 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e7a8270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb8e130 .functor XOR 1, L_0x55d44eb8e610, L_0x55d44eb8e740, C4<0>, C4<0>;
L_0x55d44eb8e1a0 .functor XOR 1, L_0x55d44eb8e130, L_0x55d44eb8e870, C4<0>, C4<0>;
L_0x55d44eb8e210 .functor AND 1, L_0x55d44eb8e610, L_0x55d44eb8e740, C4<1>, C4<1>;
L_0x55d44eb8e280 .functor AND 1, L_0x55d44eb8e610, L_0x55d44eb8e870, C4<1>, C4<1>;
L_0x55d44eb8e340 .functor OR 1, L_0x55d44eb8e210, L_0x55d44eb8e280, C4<0>, C4<0>;
L_0x55d44eb8e450 .functor AND 1, L_0x55d44eb8e870, L_0x55d44eb8e740, C4<1>, C4<1>;
L_0x55d44eb8e500 .functor OR 1, L_0x55d44eb8e340, L_0x55d44eb8e450, C4<0>, C4<0>;
v0x55d44e7a9350_0 .net *"_s0", 0 0, L_0x55d44eb8e130;  1 drivers
v0x55d44e7a9430_0 .net *"_s10", 0 0, L_0x55d44eb8e450;  1 drivers
v0x55d44e7a9510_0 .net *"_s4", 0 0, L_0x55d44eb8e210;  1 drivers
v0x55d44e7a9600_0 .net *"_s6", 0 0, L_0x55d44eb8e280;  1 drivers
v0x55d44e7a96e0_0 .net *"_s8", 0 0, L_0x55d44eb8e340;  1 drivers
v0x55d44e7a9810_0 .net "a", 0 0, L_0x55d44eb8e610;  1 drivers
v0x55d44e7a98d0_0 .net "b", 0 0, L_0x55d44eb8e740;  1 drivers
v0x55d44e7a9990_0 .net "ca", 0 0, L_0x55d44eb8e500;  1 drivers
v0x55d44e7a9a50_0 .net "cin", 0 0, L_0x55d44eb8e870;  1 drivers
v0x55d44e7a9ba0_0 .net "sum", 0 0, L_0x55d44eb8e1a0;  1 drivers
S_0x55d44e7a9d00 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e7a8270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb8e9e0 .functor XOR 1, L_0x55d44eb8efb0, L_0x55d44eb8f0e0, C4<0>, C4<0>;
L_0x55d44eb8ea50 .functor XOR 1, L_0x55d44eb8e9e0, L_0x55d44eb8f260, C4<0>, C4<0>;
L_0x55d44eb8eb10 .functor AND 1, L_0x55d44eb8efb0, L_0x55d44eb8f0e0, C4<1>, C4<1>;
L_0x55d44eb8ec20 .functor AND 1, L_0x55d44eb8efb0, L_0x55d44eb8f260, C4<1>, C4<1>;
L_0x55d44eb8ece0 .functor OR 1, L_0x55d44eb8eb10, L_0x55d44eb8ec20, C4<0>, C4<0>;
L_0x55d44eb8edf0 .functor AND 1, L_0x55d44eb8f260, L_0x55d44eb8f0e0, C4<1>, C4<1>;
L_0x55d44eb8eea0 .functor OR 1, L_0x55d44eb8ece0, L_0x55d44eb8edf0, C4<0>, C4<0>;
v0x55d44e7a9f30_0 .net *"_s0", 0 0, L_0x55d44eb8e9e0;  1 drivers
v0x55d44e7aa010_0 .net *"_s10", 0 0, L_0x55d44eb8edf0;  1 drivers
v0x55d44e7aa0f0_0 .net *"_s4", 0 0, L_0x55d44eb8eb10;  1 drivers
v0x55d44e7aa1e0_0 .net *"_s6", 0 0, L_0x55d44eb8ec20;  1 drivers
v0x55d44e7aa2c0_0 .net *"_s8", 0 0, L_0x55d44eb8ece0;  1 drivers
v0x55d44e7aa3f0_0 .net "a", 0 0, L_0x55d44eb8efb0;  1 drivers
v0x55d44e7aa4b0_0 .net "b", 0 0, L_0x55d44eb8f0e0;  1 drivers
v0x55d44e7aa570_0 .net "ca", 0 0, L_0x55d44eb8eea0;  1 drivers
v0x55d44e7aa630_0 .net "cin", 0 0, L_0x55d44eb8f260;  1 drivers
v0x55d44e7aa780_0 .net "sum", 0 0, L_0x55d44eb8ea50;  1 drivers
S_0x55d44e7aa8e0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e7a8270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb8f390 .functor XOR 1, L_0x55d44eb8f830, L_0x55d44eb8f9f0, C4<0>, C4<0>;
L_0x55d44eb8f400 .functor XOR 1, L_0x55d44eb8f390, L_0x55d44eb8fbb0, C4<0>, C4<0>;
L_0x55d44eb8f470 .functor AND 1, L_0x55d44eb8f830, L_0x55d44eb8f9f0, C4<1>, C4<1>;
L_0x55d44eb8f4e0 .functor AND 1, L_0x55d44eb8f830, L_0x55d44eb8fbb0, C4<1>, C4<1>;
L_0x55d44eb8f5a0 .functor OR 1, L_0x55d44eb8f470, L_0x55d44eb8f4e0, C4<0>, C4<0>;
L_0x55d44eb8f6b0 .functor AND 1, L_0x55d44eb8fbb0, L_0x55d44eb8f9f0, C4<1>, C4<1>;
L_0x55d44eb8f720 .functor OR 1, L_0x55d44eb8f5a0, L_0x55d44eb8f6b0, C4<0>, C4<0>;
v0x55d44e7aaae0_0 .net *"_s0", 0 0, L_0x55d44eb8f390;  1 drivers
v0x55d44e7aabe0_0 .net *"_s10", 0 0, L_0x55d44eb8f6b0;  1 drivers
v0x55d44e7aacc0_0 .net *"_s4", 0 0, L_0x55d44eb8f470;  1 drivers
v0x55d44e7aadb0_0 .net *"_s6", 0 0, L_0x55d44eb8f4e0;  1 drivers
v0x55d44e7aae90_0 .net *"_s8", 0 0, L_0x55d44eb8f5a0;  1 drivers
v0x55d44e7aafc0_0 .net "a", 0 0, L_0x55d44eb8f830;  1 drivers
v0x55d44e7ab080_0 .net "b", 0 0, L_0x55d44eb8f9f0;  1 drivers
v0x55d44e7ab140_0 .net "ca", 0 0, L_0x55d44eb8f720;  1 drivers
v0x55d44e7ab200_0 .net "cin", 0 0, L_0x55d44eb8fbb0;  1 drivers
v0x55d44e7ab350_0 .net "sum", 0 0, L_0x55d44eb8f400;  1 drivers
S_0x55d44e7ac450 .scope module, "FA_1" "thirtBitAdder" 5 14, 6 3 0, S_0x55d44e78ef40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55d44e7c90f0_0 .net "a", 31 0, L_0x55d44eba6e90;  1 drivers
v0x55d44e7c91f0_0 .net "b", 31 0, L_0x55d44eba6f80;  1 drivers
v0x55d44e7c92d0_0 .net "ca", 31 0, L_0x55d44eba6d00;  1 drivers
v0x55d44e7c9390_0 .net "cin", 31 0, L_0x55d44eba7070;  1 drivers
v0x55d44e7c9470_0 .net "sum", 31 0, L_0x55d44eba6bc0;  1 drivers
L_0x55d44eb9baa0 .part L_0x55d44eba6e90, 0, 16;
L_0x55d44eb9bb40 .part L_0x55d44eba6f80, 0, 16;
L_0x55d44eb9bbe0 .part L_0x55d44eba7070, 0, 16;
L_0x55d44eba68b0 .part L_0x55d44eba6e90, 16, 16;
L_0x55d44eba69a0 .part L_0x55d44eba6f80, 16, 16;
L_0x55d44eba6a90 .part L_0x55d44eba7070, 16, 16;
L_0x55d44eba6bc0 .concat8 [ 16 16 0 0], L_0x55d44eb9b7a0, L_0x55d44eba65b0;
L_0x55d44eba6d00 .concat8 [ 16 16 0 0], L_0x55d44eb9b840, L_0x55d44eba6650;
S_0x55d44e7ac6c0 .scope module, "FA_0" "sixtBitAdder" 6 12, 7 3 0, S_0x55d44e7ac450;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44e7ba6a0_0 .net "a", 15 0, L_0x55d44eb9baa0;  1 drivers
v0x55d44e7ba7a0_0 .net "b", 15 0, L_0x55d44eb9bb40;  1 drivers
v0x55d44e7ba880_0 .net "ca", 15 0, L_0x55d44eb9b840;  1 drivers
v0x55d44e7ba940_0 .net "cin", 15 0, L_0x55d44eb9bbe0;  1 drivers
v0x55d44e7baa20_0 .net "sum", 15 0, L_0x55d44eb9b7a0;  1 drivers
L_0x55d44eb935b0 .part L_0x55d44eb9baa0, 0, 4;
L_0x55d44eb93650 .part L_0x55d44eb9bb40, 0, 4;
L_0x55d44eb936f0 .part L_0x55d44eb9bbe0, 0, 4;
L_0x55d44eb95f40 .part L_0x55d44eb9baa0, 4, 4;
L_0x55d44eb96030 .part L_0x55d44eb9bb40, 4, 4;
L_0x55d44eb96120 .part L_0x55d44eb9bbe0, 4, 4;
L_0x55d44eb98a00 .part L_0x55d44eb9baa0, 8, 4;
L_0x55d44eb98aa0 .part L_0x55d44eb9bb40, 8, 4;
L_0x55d44eb98b90 .part L_0x55d44eb9bbe0, 8, 4;
L_0x55d44eb9b3a0 .part L_0x55d44eb9baa0, 12, 4;
L_0x55d44eb9b4d0 .part L_0x55d44eb9bb40, 12, 4;
L_0x55d44eb9b600 .part L_0x55d44eb9bbe0, 12, 4;
L_0x55d44eb9b7a0 .concat8 [ 4 4 4 4], L_0x55d44eb933a0, L_0x55d44eb95d30, L_0x55d44eb987f0, L_0x55d44eb9b190;
L_0x55d44eb9b840 .concat8 [ 4 4 4 4], L_0x55d44eb93440, L_0x55d44eb95dd0, L_0x55d44eb98890, L_0x55d44eb9b230;
S_0x55d44e7ac940 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44e7ac6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e7afbd0_0 .net "a", 3 0, L_0x55d44eb935b0;  1 drivers
v0x55d44e7afcd0_0 .net "b", 3 0, L_0x55d44eb93650;  1 drivers
v0x55d44e7afdb0_0 .net "ca", 3 0, L_0x55d44eb93440;  1 drivers
v0x55d44e7afe70_0 .net "cin", 3 0, L_0x55d44eb936f0;  1 drivers
v0x55d44e7aff50_0 .net "sum", 3 0, L_0x55d44eb933a0;  1 drivers
L_0x55d44eb91310 .part L_0x55d44eb935b0, 0, 1;
L_0x55d44eb91440 .part L_0x55d44eb93650, 0, 1;
L_0x55d44eb91570 .part L_0x55d44eb936f0, 0, 1;
L_0x55d44eb91bd0 .part L_0x55d44eb935b0, 1, 1;
L_0x55d44eb91d00 .part L_0x55d44eb93650, 1, 1;
L_0x55d44eb91e30 .part L_0x55d44eb936f0, 1, 1;
L_0x55d44eb92570 .part L_0x55d44eb935b0, 2, 1;
L_0x55d44eb926a0 .part L_0x55d44eb93650, 2, 1;
L_0x55d44eb92820 .part L_0x55d44eb936f0, 2, 1;
L_0x55d44eb92df0 .part L_0x55d44eb935b0, 3, 1;
L_0x55d44eb92fb0 .part L_0x55d44eb93650, 3, 1;
L_0x55d44eb93170 .part L_0x55d44eb936f0, 3, 1;
L_0x55d44eb933a0 .concat8 [ 1 1 1 1], L_0x55d44eb8fd70, L_0x55d44eb91710, L_0x55d44eb92010, L_0x55d44eb929c0;
L_0x55d44eb93440 .concat8 [ 1 1 1 1], L_0x55d44eb91200, L_0x55d44eb91ac0, L_0x55d44eb92460, L_0x55d44eb92ce0;
S_0x55d44e7acbe0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e7ac940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb90380 .functor XOR 1, L_0x55d44eb91310, L_0x55d44eb91440, C4<0>, C4<0>;
L_0x55d44eb8fd70 .functor XOR 1, L_0x55d44eb90380, L_0x55d44eb91570, C4<0>, C4<0>;
L_0x55d44eb90f00 .functor AND 1, L_0x55d44eb91310, L_0x55d44eb91440, C4<1>, C4<1>;
L_0x55d44eb90fc0 .functor AND 1, L_0x55d44eb91310, L_0x55d44eb91570, C4<1>, C4<1>;
L_0x55d44eb91080 .functor OR 1, L_0x55d44eb90f00, L_0x55d44eb90fc0, C4<0>, C4<0>;
L_0x55d44eb91190 .functor AND 1, L_0x55d44eb91570, L_0x55d44eb91440, C4<1>, C4<1>;
L_0x55d44eb91200 .functor OR 1, L_0x55d44eb91080, L_0x55d44eb91190, C4<0>, C4<0>;
v0x55d44e7ace80_0 .net *"_s0", 0 0, L_0x55d44eb90380;  1 drivers
v0x55d44e7acf80_0 .net *"_s10", 0 0, L_0x55d44eb91190;  1 drivers
v0x55d44e7ad060_0 .net *"_s4", 0 0, L_0x55d44eb90f00;  1 drivers
v0x55d44e7ad150_0 .net *"_s6", 0 0, L_0x55d44eb90fc0;  1 drivers
v0x55d44e7ad230_0 .net *"_s8", 0 0, L_0x55d44eb91080;  1 drivers
v0x55d44e7ad360_0 .net "a", 0 0, L_0x55d44eb91310;  1 drivers
v0x55d44e7ad420_0 .net "b", 0 0, L_0x55d44eb91440;  1 drivers
v0x55d44e7ad4e0_0 .net "ca", 0 0, L_0x55d44eb91200;  1 drivers
v0x55d44e7ad5a0_0 .net "cin", 0 0, L_0x55d44eb91570;  1 drivers
v0x55d44e7ad6f0_0 .net "sum", 0 0, L_0x55d44eb8fd70;  1 drivers
S_0x55d44e7ad850 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e7ac940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb916a0 .functor XOR 1, L_0x55d44eb91bd0, L_0x55d44eb91d00, C4<0>, C4<0>;
L_0x55d44eb91710 .functor XOR 1, L_0x55d44eb916a0, L_0x55d44eb91e30, C4<0>, C4<0>;
L_0x55d44eb91780 .functor AND 1, L_0x55d44eb91bd0, L_0x55d44eb91d00, C4<1>, C4<1>;
L_0x55d44eb91840 .functor AND 1, L_0x55d44eb91bd0, L_0x55d44eb91e30, C4<1>, C4<1>;
L_0x55d44eb91900 .functor OR 1, L_0x55d44eb91780, L_0x55d44eb91840, C4<0>, C4<0>;
L_0x55d44eb91a10 .functor AND 1, L_0x55d44eb91e30, L_0x55d44eb91d00, C4<1>, C4<1>;
L_0x55d44eb91ac0 .functor OR 1, L_0x55d44eb91900, L_0x55d44eb91a10, C4<0>, C4<0>;
v0x55d44e7ada70_0 .net *"_s0", 0 0, L_0x55d44eb916a0;  1 drivers
v0x55d44e7adb50_0 .net *"_s10", 0 0, L_0x55d44eb91a10;  1 drivers
v0x55d44e7adc30_0 .net *"_s4", 0 0, L_0x55d44eb91780;  1 drivers
v0x55d44e7add20_0 .net *"_s6", 0 0, L_0x55d44eb91840;  1 drivers
v0x55d44e7ade00_0 .net *"_s8", 0 0, L_0x55d44eb91900;  1 drivers
v0x55d44e7adf30_0 .net "a", 0 0, L_0x55d44eb91bd0;  1 drivers
v0x55d44e7adff0_0 .net "b", 0 0, L_0x55d44eb91d00;  1 drivers
v0x55d44e7ae0b0_0 .net "ca", 0 0, L_0x55d44eb91ac0;  1 drivers
v0x55d44e7ae170_0 .net "cin", 0 0, L_0x55d44eb91e30;  1 drivers
v0x55d44e7ae2c0_0 .net "sum", 0 0, L_0x55d44eb91710;  1 drivers
S_0x55d44e7ae420 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e7ac940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb91fa0 .functor XOR 1, L_0x55d44eb92570, L_0x55d44eb926a0, C4<0>, C4<0>;
L_0x55d44eb92010 .functor XOR 1, L_0x55d44eb91fa0, L_0x55d44eb92820, C4<0>, C4<0>;
L_0x55d44eb920d0 .functor AND 1, L_0x55d44eb92570, L_0x55d44eb926a0, C4<1>, C4<1>;
L_0x55d44eb921e0 .functor AND 1, L_0x55d44eb92570, L_0x55d44eb92820, C4<1>, C4<1>;
L_0x55d44eb922a0 .functor OR 1, L_0x55d44eb920d0, L_0x55d44eb921e0, C4<0>, C4<0>;
L_0x55d44eb923b0 .functor AND 1, L_0x55d44eb92820, L_0x55d44eb926a0, C4<1>, C4<1>;
L_0x55d44eb92460 .functor OR 1, L_0x55d44eb922a0, L_0x55d44eb923b0, C4<0>, C4<0>;
v0x55d44e7ae650_0 .net *"_s0", 0 0, L_0x55d44eb91fa0;  1 drivers
v0x55d44e7ae730_0 .net *"_s10", 0 0, L_0x55d44eb923b0;  1 drivers
v0x55d44e7ae810_0 .net *"_s4", 0 0, L_0x55d44eb920d0;  1 drivers
v0x55d44e7ae900_0 .net *"_s6", 0 0, L_0x55d44eb921e0;  1 drivers
v0x55d44e7ae9e0_0 .net *"_s8", 0 0, L_0x55d44eb922a0;  1 drivers
v0x55d44e7aeb10_0 .net "a", 0 0, L_0x55d44eb92570;  1 drivers
v0x55d44e7aebd0_0 .net "b", 0 0, L_0x55d44eb926a0;  1 drivers
v0x55d44e7aec90_0 .net "ca", 0 0, L_0x55d44eb92460;  1 drivers
v0x55d44e7aed50_0 .net "cin", 0 0, L_0x55d44eb92820;  1 drivers
v0x55d44e7aeea0_0 .net "sum", 0 0, L_0x55d44eb92010;  1 drivers
S_0x55d44e7af000 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e7ac940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb92950 .functor XOR 1, L_0x55d44eb92df0, L_0x55d44eb92fb0, C4<0>, C4<0>;
L_0x55d44eb929c0 .functor XOR 1, L_0x55d44eb92950, L_0x55d44eb93170, C4<0>, C4<0>;
L_0x55d44eb92a30 .functor AND 1, L_0x55d44eb92df0, L_0x55d44eb92fb0, C4<1>, C4<1>;
L_0x55d44eb92aa0 .functor AND 1, L_0x55d44eb92df0, L_0x55d44eb93170, C4<1>, C4<1>;
L_0x55d44eb92b60 .functor OR 1, L_0x55d44eb92a30, L_0x55d44eb92aa0, C4<0>, C4<0>;
L_0x55d44eb92c70 .functor AND 1, L_0x55d44eb93170, L_0x55d44eb92fb0, C4<1>, C4<1>;
L_0x55d44eb92ce0 .functor OR 1, L_0x55d44eb92b60, L_0x55d44eb92c70, C4<0>, C4<0>;
v0x55d44e7af200_0 .net *"_s0", 0 0, L_0x55d44eb92950;  1 drivers
v0x55d44e7af300_0 .net *"_s10", 0 0, L_0x55d44eb92c70;  1 drivers
v0x55d44e7af3e0_0 .net *"_s4", 0 0, L_0x55d44eb92a30;  1 drivers
v0x55d44e7af4d0_0 .net *"_s6", 0 0, L_0x55d44eb92aa0;  1 drivers
v0x55d44e7af5b0_0 .net *"_s8", 0 0, L_0x55d44eb92b60;  1 drivers
v0x55d44e7af6e0_0 .net "a", 0 0, L_0x55d44eb92df0;  1 drivers
v0x55d44e7af7a0_0 .net "b", 0 0, L_0x55d44eb92fb0;  1 drivers
v0x55d44e7af860_0 .net "ca", 0 0, L_0x55d44eb92ce0;  1 drivers
v0x55d44e7af920_0 .net "cin", 0 0, L_0x55d44eb93170;  1 drivers
v0x55d44e7afa70_0 .net "sum", 0 0, L_0x55d44eb929c0;  1 drivers
S_0x55d44e7b00d0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44e7ac6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e7b3310_0 .net "a", 3 0, L_0x55d44eb95f40;  1 drivers
v0x55d44e7b3410_0 .net "b", 3 0, L_0x55d44eb96030;  1 drivers
v0x55d44e7b34f0_0 .net "ca", 3 0, L_0x55d44eb95dd0;  1 drivers
v0x55d44e7b35b0_0 .net "cin", 3 0, L_0x55d44eb96120;  1 drivers
v0x55d44e7b3690_0 .net "sum", 3 0, L_0x55d44eb95d30;  1 drivers
L_0x55d44eb93cf0 .part L_0x55d44eb95f40, 0, 1;
L_0x55d44eb93e20 .part L_0x55d44eb96030, 0, 1;
L_0x55d44eb93f50 .part L_0x55d44eb96120, 0, 1;
L_0x55d44eb94560 .part L_0x55d44eb95f40, 1, 1;
L_0x55d44eb94690 .part L_0x55d44eb96030, 1, 1;
L_0x55d44eb947c0 .part L_0x55d44eb96120, 1, 1;
L_0x55d44eb94f00 .part L_0x55d44eb95f40, 2, 1;
L_0x55d44eb95030 .part L_0x55d44eb96030, 2, 1;
L_0x55d44eb951b0 .part L_0x55d44eb96120, 2, 1;
L_0x55d44eb95780 .part L_0x55d44eb95f40, 3, 1;
L_0x55d44eb95940 .part L_0x55d44eb96030, 3, 1;
L_0x55d44eb95b00 .part L_0x55d44eb96120, 3, 1;
L_0x55d44eb95d30 .concat8 [ 1 1 1 1], L_0x55d44eb93790, L_0x55d44eb940f0, L_0x55d44eb949a0, L_0x55d44eb95350;
L_0x55d44eb95dd0 .concat8 [ 1 1 1 1], L_0x55d44eb93be0, L_0x55d44eb94450, L_0x55d44eb94df0, L_0x55d44eb95670;
S_0x55d44e7b0340 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e7b00d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb93330 .functor XOR 1, L_0x55d44eb93cf0, L_0x55d44eb93e20, C4<0>, C4<0>;
L_0x55d44eb93790 .functor XOR 1, L_0x55d44eb93330, L_0x55d44eb93f50, C4<0>, C4<0>;
L_0x55d44eb93850 .functor AND 1, L_0x55d44eb93cf0, L_0x55d44eb93e20, C4<1>, C4<1>;
L_0x55d44eb93960 .functor AND 1, L_0x55d44eb93cf0, L_0x55d44eb93f50, C4<1>, C4<1>;
L_0x55d44eb93a20 .functor OR 1, L_0x55d44eb93850, L_0x55d44eb93960, C4<0>, C4<0>;
L_0x55d44eb93b30 .functor AND 1, L_0x55d44eb93f50, L_0x55d44eb93e20, C4<1>, C4<1>;
L_0x55d44eb93be0 .functor OR 1, L_0x55d44eb93a20, L_0x55d44eb93b30, C4<0>, C4<0>;
v0x55d44e7b05c0_0 .net *"_s0", 0 0, L_0x55d44eb93330;  1 drivers
v0x55d44e7b06c0_0 .net *"_s10", 0 0, L_0x55d44eb93b30;  1 drivers
v0x55d44e7b07a0_0 .net *"_s4", 0 0, L_0x55d44eb93850;  1 drivers
v0x55d44e7b0890_0 .net *"_s6", 0 0, L_0x55d44eb93960;  1 drivers
v0x55d44e7b0970_0 .net *"_s8", 0 0, L_0x55d44eb93a20;  1 drivers
v0x55d44e7b0aa0_0 .net "a", 0 0, L_0x55d44eb93cf0;  1 drivers
v0x55d44e7b0b60_0 .net "b", 0 0, L_0x55d44eb93e20;  1 drivers
v0x55d44e7b0c20_0 .net "ca", 0 0, L_0x55d44eb93be0;  1 drivers
v0x55d44e7b0ce0_0 .net "cin", 0 0, L_0x55d44eb93f50;  1 drivers
v0x55d44e7b0e30_0 .net "sum", 0 0, L_0x55d44eb93790;  1 drivers
S_0x55d44e7b0f90 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e7b00d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb94080 .functor XOR 1, L_0x55d44eb94560, L_0x55d44eb94690, C4<0>, C4<0>;
L_0x55d44eb940f0 .functor XOR 1, L_0x55d44eb94080, L_0x55d44eb947c0, C4<0>, C4<0>;
L_0x55d44eb94160 .functor AND 1, L_0x55d44eb94560, L_0x55d44eb94690, C4<1>, C4<1>;
L_0x55d44eb941d0 .functor AND 1, L_0x55d44eb94560, L_0x55d44eb947c0, C4<1>, C4<1>;
L_0x55d44eb94290 .functor OR 1, L_0x55d44eb94160, L_0x55d44eb941d0, C4<0>, C4<0>;
L_0x55d44eb943a0 .functor AND 1, L_0x55d44eb947c0, L_0x55d44eb94690, C4<1>, C4<1>;
L_0x55d44eb94450 .functor OR 1, L_0x55d44eb94290, L_0x55d44eb943a0, C4<0>, C4<0>;
v0x55d44e7b11b0_0 .net *"_s0", 0 0, L_0x55d44eb94080;  1 drivers
v0x55d44e7b1290_0 .net *"_s10", 0 0, L_0x55d44eb943a0;  1 drivers
v0x55d44e7b1370_0 .net *"_s4", 0 0, L_0x55d44eb94160;  1 drivers
v0x55d44e7b1460_0 .net *"_s6", 0 0, L_0x55d44eb941d0;  1 drivers
v0x55d44e7b1540_0 .net *"_s8", 0 0, L_0x55d44eb94290;  1 drivers
v0x55d44e7b1670_0 .net "a", 0 0, L_0x55d44eb94560;  1 drivers
v0x55d44e7b1730_0 .net "b", 0 0, L_0x55d44eb94690;  1 drivers
v0x55d44e7b17f0_0 .net "ca", 0 0, L_0x55d44eb94450;  1 drivers
v0x55d44e7b18b0_0 .net "cin", 0 0, L_0x55d44eb947c0;  1 drivers
v0x55d44e7b1a00_0 .net "sum", 0 0, L_0x55d44eb940f0;  1 drivers
S_0x55d44e7b1b60 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e7b00d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb94930 .functor XOR 1, L_0x55d44eb94f00, L_0x55d44eb95030, C4<0>, C4<0>;
L_0x55d44eb949a0 .functor XOR 1, L_0x55d44eb94930, L_0x55d44eb951b0, C4<0>, C4<0>;
L_0x55d44eb94a60 .functor AND 1, L_0x55d44eb94f00, L_0x55d44eb95030, C4<1>, C4<1>;
L_0x55d44eb94b70 .functor AND 1, L_0x55d44eb94f00, L_0x55d44eb951b0, C4<1>, C4<1>;
L_0x55d44eb94c30 .functor OR 1, L_0x55d44eb94a60, L_0x55d44eb94b70, C4<0>, C4<0>;
L_0x55d44eb94d40 .functor AND 1, L_0x55d44eb951b0, L_0x55d44eb95030, C4<1>, C4<1>;
L_0x55d44eb94df0 .functor OR 1, L_0x55d44eb94c30, L_0x55d44eb94d40, C4<0>, C4<0>;
v0x55d44e7b1d90_0 .net *"_s0", 0 0, L_0x55d44eb94930;  1 drivers
v0x55d44e7b1e70_0 .net *"_s10", 0 0, L_0x55d44eb94d40;  1 drivers
v0x55d44e7b1f50_0 .net *"_s4", 0 0, L_0x55d44eb94a60;  1 drivers
v0x55d44e7b2040_0 .net *"_s6", 0 0, L_0x55d44eb94b70;  1 drivers
v0x55d44e7b2120_0 .net *"_s8", 0 0, L_0x55d44eb94c30;  1 drivers
v0x55d44e7b2250_0 .net "a", 0 0, L_0x55d44eb94f00;  1 drivers
v0x55d44e7b2310_0 .net "b", 0 0, L_0x55d44eb95030;  1 drivers
v0x55d44e7b23d0_0 .net "ca", 0 0, L_0x55d44eb94df0;  1 drivers
v0x55d44e7b2490_0 .net "cin", 0 0, L_0x55d44eb951b0;  1 drivers
v0x55d44e7b25e0_0 .net "sum", 0 0, L_0x55d44eb949a0;  1 drivers
S_0x55d44e7b2740 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e7b00d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb952e0 .functor XOR 1, L_0x55d44eb95780, L_0x55d44eb95940, C4<0>, C4<0>;
L_0x55d44eb95350 .functor XOR 1, L_0x55d44eb952e0, L_0x55d44eb95b00, C4<0>, C4<0>;
L_0x55d44eb953c0 .functor AND 1, L_0x55d44eb95780, L_0x55d44eb95940, C4<1>, C4<1>;
L_0x55d44eb95430 .functor AND 1, L_0x55d44eb95780, L_0x55d44eb95b00, C4<1>, C4<1>;
L_0x55d44eb954f0 .functor OR 1, L_0x55d44eb953c0, L_0x55d44eb95430, C4<0>, C4<0>;
L_0x55d44eb95600 .functor AND 1, L_0x55d44eb95b00, L_0x55d44eb95940, C4<1>, C4<1>;
L_0x55d44eb95670 .functor OR 1, L_0x55d44eb954f0, L_0x55d44eb95600, C4<0>, C4<0>;
v0x55d44e7b2940_0 .net *"_s0", 0 0, L_0x55d44eb952e0;  1 drivers
v0x55d44e7b2a40_0 .net *"_s10", 0 0, L_0x55d44eb95600;  1 drivers
v0x55d44e7b2b20_0 .net *"_s4", 0 0, L_0x55d44eb953c0;  1 drivers
v0x55d44e7b2c10_0 .net *"_s6", 0 0, L_0x55d44eb95430;  1 drivers
v0x55d44e7b2cf0_0 .net *"_s8", 0 0, L_0x55d44eb954f0;  1 drivers
v0x55d44e7b2e20_0 .net "a", 0 0, L_0x55d44eb95780;  1 drivers
v0x55d44e7b2ee0_0 .net "b", 0 0, L_0x55d44eb95940;  1 drivers
v0x55d44e7b2fa0_0 .net "ca", 0 0, L_0x55d44eb95670;  1 drivers
v0x55d44e7b3060_0 .net "cin", 0 0, L_0x55d44eb95b00;  1 drivers
v0x55d44e7b31b0_0 .net "sum", 0 0, L_0x55d44eb95350;  1 drivers
S_0x55d44e7b3810 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44e7ac6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e7b6a60_0 .net "a", 3 0, L_0x55d44eb98a00;  1 drivers
v0x55d44e7b6b60_0 .net "b", 3 0, L_0x55d44eb98aa0;  1 drivers
v0x55d44e7b6c40_0 .net "ca", 3 0, L_0x55d44eb98890;  1 drivers
v0x55d44e7b6d00_0 .net "cin", 3 0, L_0x55d44eb98b90;  1 drivers
v0x55d44e7b6de0_0 .net "sum", 3 0, L_0x55d44eb987f0;  1 drivers
L_0x55d44eb967b0 .part L_0x55d44eb98a00, 0, 1;
L_0x55d44eb968e0 .part L_0x55d44eb98aa0, 0, 1;
L_0x55d44eb96a10 .part L_0x55d44eb98b90, 0, 1;
L_0x55d44eb97020 .part L_0x55d44eb98a00, 1, 1;
L_0x55d44eb97150 .part L_0x55d44eb98aa0, 1, 1;
L_0x55d44eb97280 .part L_0x55d44eb98b90, 1, 1;
L_0x55d44eb979c0 .part L_0x55d44eb98a00, 2, 1;
L_0x55d44eb97af0 .part L_0x55d44eb98aa0, 2, 1;
L_0x55d44eb97c70 .part L_0x55d44eb98b90, 2, 1;
L_0x55d44eb98240 .part L_0x55d44eb98a00, 3, 1;
L_0x55d44eb98400 .part L_0x55d44eb98aa0, 3, 1;
L_0x55d44eb985c0 .part L_0x55d44eb98b90, 3, 1;
L_0x55d44eb987f0 .concat8 [ 1 1 1 1], L_0x55d44eb96250, L_0x55d44eb96bb0, L_0x55d44eb97460, L_0x55d44eb97e10;
L_0x55d44eb98890 .concat8 [ 1 1 1 1], L_0x55d44eb966a0, L_0x55d44eb96f10, L_0x55d44eb978b0, L_0x55d44eb98130;
S_0x55d44e7b3a90 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e7b3810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb95cc0 .functor XOR 1, L_0x55d44eb967b0, L_0x55d44eb968e0, C4<0>, C4<0>;
L_0x55d44eb96250 .functor XOR 1, L_0x55d44eb95cc0, L_0x55d44eb96a10, C4<0>, C4<0>;
L_0x55d44eb96310 .functor AND 1, L_0x55d44eb967b0, L_0x55d44eb968e0, C4<1>, C4<1>;
L_0x55d44eb96420 .functor AND 1, L_0x55d44eb967b0, L_0x55d44eb96a10, C4<1>, C4<1>;
L_0x55d44eb964e0 .functor OR 1, L_0x55d44eb96310, L_0x55d44eb96420, C4<0>, C4<0>;
L_0x55d44eb965f0 .functor AND 1, L_0x55d44eb96a10, L_0x55d44eb968e0, C4<1>, C4<1>;
L_0x55d44eb966a0 .functor OR 1, L_0x55d44eb964e0, L_0x55d44eb965f0, C4<0>, C4<0>;
v0x55d44e7b3d10_0 .net *"_s0", 0 0, L_0x55d44eb95cc0;  1 drivers
v0x55d44e7b3e10_0 .net *"_s10", 0 0, L_0x55d44eb965f0;  1 drivers
v0x55d44e7b3ef0_0 .net *"_s4", 0 0, L_0x55d44eb96310;  1 drivers
v0x55d44e7b3fe0_0 .net *"_s6", 0 0, L_0x55d44eb96420;  1 drivers
v0x55d44e7b40c0_0 .net *"_s8", 0 0, L_0x55d44eb964e0;  1 drivers
v0x55d44e7b41f0_0 .net "a", 0 0, L_0x55d44eb967b0;  1 drivers
v0x55d44e7b42b0_0 .net "b", 0 0, L_0x55d44eb968e0;  1 drivers
v0x55d44e7b4370_0 .net "ca", 0 0, L_0x55d44eb966a0;  1 drivers
v0x55d44e7b4430_0 .net "cin", 0 0, L_0x55d44eb96a10;  1 drivers
v0x55d44e7b4580_0 .net "sum", 0 0, L_0x55d44eb96250;  1 drivers
S_0x55d44e7b46e0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e7b3810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb96b40 .functor XOR 1, L_0x55d44eb97020, L_0x55d44eb97150, C4<0>, C4<0>;
L_0x55d44eb96bb0 .functor XOR 1, L_0x55d44eb96b40, L_0x55d44eb97280, C4<0>, C4<0>;
L_0x55d44eb96c20 .functor AND 1, L_0x55d44eb97020, L_0x55d44eb97150, C4<1>, C4<1>;
L_0x55d44eb96c90 .functor AND 1, L_0x55d44eb97020, L_0x55d44eb97280, C4<1>, C4<1>;
L_0x55d44eb96d50 .functor OR 1, L_0x55d44eb96c20, L_0x55d44eb96c90, C4<0>, C4<0>;
L_0x55d44eb96e60 .functor AND 1, L_0x55d44eb97280, L_0x55d44eb97150, C4<1>, C4<1>;
L_0x55d44eb96f10 .functor OR 1, L_0x55d44eb96d50, L_0x55d44eb96e60, C4<0>, C4<0>;
v0x55d44e7b4900_0 .net *"_s0", 0 0, L_0x55d44eb96b40;  1 drivers
v0x55d44e7b49e0_0 .net *"_s10", 0 0, L_0x55d44eb96e60;  1 drivers
v0x55d44e7b4ac0_0 .net *"_s4", 0 0, L_0x55d44eb96c20;  1 drivers
v0x55d44e7b4bb0_0 .net *"_s6", 0 0, L_0x55d44eb96c90;  1 drivers
v0x55d44e7b4c90_0 .net *"_s8", 0 0, L_0x55d44eb96d50;  1 drivers
v0x55d44e7b4dc0_0 .net "a", 0 0, L_0x55d44eb97020;  1 drivers
v0x55d44e7b4e80_0 .net "b", 0 0, L_0x55d44eb97150;  1 drivers
v0x55d44e7b4f40_0 .net "ca", 0 0, L_0x55d44eb96f10;  1 drivers
v0x55d44e7b5000_0 .net "cin", 0 0, L_0x55d44eb97280;  1 drivers
v0x55d44e7b5150_0 .net "sum", 0 0, L_0x55d44eb96bb0;  1 drivers
S_0x55d44e7b52b0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e7b3810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb973f0 .functor XOR 1, L_0x55d44eb979c0, L_0x55d44eb97af0, C4<0>, C4<0>;
L_0x55d44eb97460 .functor XOR 1, L_0x55d44eb973f0, L_0x55d44eb97c70, C4<0>, C4<0>;
L_0x55d44eb97520 .functor AND 1, L_0x55d44eb979c0, L_0x55d44eb97af0, C4<1>, C4<1>;
L_0x55d44eb97630 .functor AND 1, L_0x55d44eb979c0, L_0x55d44eb97c70, C4<1>, C4<1>;
L_0x55d44eb976f0 .functor OR 1, L_0x55d44eb97520, L_0x55d44eb97630, C4<0>, C4<0>;
L_0x55d44eb97800 .functor AND 1, L_0x55d44eb97c70, L_0x55d44eb97af0, C4<1>, C4<1>;
L_0x55d44eb978b0 .functor OR 1, L_0x55d44eb976f0, L_0x55d44eb97800, C4<0>, C4<0>;
v0x55d44e7b54e0_0 .net *"_s0", 0 0, L_0x55d44eb973f0;  1 drivers
v0x55d44e7b55c0_0 .net *"_s10", 0 0, L_0x55d44eb97800;  1 drivers
v0x55d44e7b56a0_0 .net *"_s4", 0 0, L_0x55d44eb97520;  1 drivers
v0x55d44e7b5790_0 .net *"_s6", 0 0, L_0x55d44eb97630;  1 drivers
v0x55d44e7b5870_0 .net *"_s8", 0 0, L_0x55d44eb976f0;  1 drivers
v0x55d44e7b59a0_0 .net "a", 0 0, L_0x55d44eb979c0;  1 drivers
v0x55d44e7b5a60_0 .net "b", 0 0, L_0x55d44eb97af0;  1 drivers
v0x55d44e7b5b20_0 .net "ca", 0 0, L_0x55d44eb978b0;  1 drivers
v0x55d44e7b5be0_0 .net "cin", 0 0, L_0x55d44eb97c70;  1 drivers
v0x55d44e7b5d30_0 .net "sum", 0 0, L_0x55d44eb97460;  1 drivers
S_0x55d44e7b5e90 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e7b3810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb97da0 .functor XOR 1, L_0x55d44eb98240, L_0x55d44eb98400, C4<0>, C4<0>;
L_0x55d44eb97e10 .functor XOR 1, L_0x55d44eb97da0, L_0x55d44eb985c0, C4<0>, C4<0>;
L_0x55d44eb97e80 .functor AND 1, L_0x55d44eb98240, L_0x55d44eb98400, C4<1>, C4<1>;
L_0x55d44eb97ef0 .functor AND 1, L_0x55d44eb98240, L_0x55d44eb985c0, C4<1>, C4<1>;
L_0x55d44eb97fb0 .functor OR 1, L_0x55d44eb97e80, L_0x55d44eb97ef0, C4<0>, C4<0>;
L_0x55d44eb980c0 .functor AND 1, L_0x55d44eb985c0, L_0x55d44eb98400, C4<1>, C4<1>;
L_0x55d44eb98130 .functor OR 1, L_0x55d44eb97fb0, L_0x55d44eb980c0, C4<0>, C4<0>;
v0x55d44e7b6090_0 .net *"_s0", 0 0, L_0x55d44eb97da0;  1 drivers
v0x55d44e7b6190_0 .net *"_s10", 0 0, L_0x55d44eb980c0;  1 drivers
v0x55d44e7b6270_0 .net *"_s4", 0 0, L_0x55d44eb97e80;  1 drivers
v0x55d44e7b6360_0 .net *"_s6", 0 0, L_0x55d44eb97ef0;  1 drivers
v0x55d44e7b6440_0 .net *"_s8", 0 0, L_0x55d44eb97fb0;  1 drivers
v0x55d44e7b6570_0 .net "a", 0 0, L_0x55d44eb98240;  1 drivers
v0x55d44e7b6630_0 .net "b", 0 0, L_0x55d44eb98400;  1 drivers
v0x55d44e7b66f0_0 .net "ca", 0 0, L_0x55d44eb98130;  1 drivers
v0x55d44e7b67b0_0 .net "cin", 0 0, L_0x55d44eb985c0;  1 drivers
v0x55d44e7b6900_0 .net "sum", 0 0, L_0x55d44eb97e10;  1 drivers
S_0x55d44e7b6f60 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44e7ac6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e7ba1a0_0 .net "a", 3 0, L_0x55d44eb9b3a0;  1 drivers
v0x55d44e7ba2a0_0 .net "b", 3 0, L_0x55d44eb9b4d0;  1 drivers
v0x55d44e7ba380_0 .net "ca", 3 0, L_0x55d44eb9b230;  1 drivers
v0x55d44e7ba440_0 .net "cin", 3 0, L_0x55d44eb9b600;  1 drivers
v0x55d44e7ba520_0 .net "sum", 3 0, L_0x55d44eb9b190;  1 drivers
L_0x55d44eb99150 .part L_0x55d44eb9b3a0, 0, 1;
L_0x55d44eb99280 .part L_0x55d44eb9b4d0, 0, 1;
L_0x55d44eb993b0 .part L_0x55d44eb9b600, 0, 1;
L_0x55d44eb999c0 .part L_0x55d44eb9b3a0, 1, 1;
L_0x55d44eb99af0 .part L_0x55d44eb9b4d0, 1, 1;
L_0x55d44eb99c20 .part L_0x55d44eb9b600, 1, 1;
L_0x55d44eb9a360 .part L_0x55d44eb9b3a0, 2, 1;
L_0x55d44eb9a490 .part L_0x55d44eb9b4d0, 2, 1;
L_0x55d44eb9a610 .part L_0x55d44eb9b600, 2, 1;
L_0x55d44eb9abe0 .part L_0x55d44eb9b3a0, 3, 1;
L_0x55d44eb9ada0 .part L_0x55d44eb9b4d0, 3, 1;
L_0x55d44eb9af60 .part L_0x55d44eb9b600, 3, 1;
L_0x55d44eb9b190 .concat8 [ 1 1 1 1], L_0x55d44eb98c30, L_0x55d44eb99550, L_0x55d44eb99e00, L_0x55d44eb9a7b0;
L_0x55d44eb9b230 .concat8 [ 1 1 1 1], L_0x55d44eb99040, L_0x55d44eb998b0, L_0x55d44eb9a250, L_0x55d44eb9aad0;
S_0x55d44e7b71b0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e7b6f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb98780 .functor XOR 1, L_0x55d44eb99150, L_0x55d44eb99280, C4<0>, C4<0>;
L_0x55d44eb98c30 .functor XOR 1, L_0x55d44eb98780, L_0x55d44eb993b0, C4<0>, C4<0>;
L_0x55d44eb98cf0 .functor AND 1, L_0x55d44eb99150, L_0x55d44eb99280, C4<1>, C4<1>;
L_0x55d44eb98e00 .functor AND 1, L_0x55d44eb99150, L_0x55d44eb993b0, C4<1>, C4<1>;
L_0x55d44eb98ec0 .functor OR 1, L_0x55d44eb98cf0, L_0x55d44eb98e00, C4<0>, C4<0>;
L_0x55d44eb98fd0 .functor AND 1, L_0x55d44eb993b0, L_0x55d44eb99280, C4<1>, C4<1>;
L_0x55d44eb99040 .functor OR 1, L_0x55d44eb98ec0, L_0x55d44eb98fd0, C4<0>, C4<0>;
v0x55d44e7b7450_0 .net *"_s0", 0 0, L_0x55d44eb98780;  1 drivers
v0x55d44e7b7550_0 .net *"_s10", 0 0, L_0x55d44eb98fd0;  1 drivers
v0x55d44e7b7630_0 .net *"_s4", 0 0, L_0x55d44eb98cf0;  1 drivers
v0x55d44e7b7720_0 .net *"_s6", 0 0, L_0x55d44eb98e00;  1 drivers
v0x55d44e7b7800_0 .net *"_s8", 0 0, L_0x55d44eb98ec0;  1 drivers
v0x55d44e7b7930_0 .net "a", 0 0, L_0x55d44eb99150;  1 drivers
v0x55d44e7b79f0_0 .net "b", 0 0, L_0x55d44eb99280;  1 drivers
v0x55d44e7b7ab0_0 .net "ca", 0 0, L_0x55d44eb99040;  1 drivers
v0x55d44e7b7b70_0 .net "cin", 0 0, L_0x55d44eb993b0;  1 drivers
v0x55d44e7b7cc0_0 .net "sum", 0 0, L_0x55d44eb98c30;  1 drivers
S_0x55d44e7b7e20 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e7b6f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb994e0 .functor XOR 1, L_0x55d44eb999c0, L_0x55d44eb99af0, C4<0>, C4<0>;
L_0x55d44eb99550 .functor XOR 1, L_0x55d44eb994e0, L_0x55d44eb99c20, C4<0>, C4<0>;
L_0x55d44eb995c0 .functor AND 1, L_0x55d44eb999c0, L_0x55d44eb99af0, C4<1>, C4<1>;
L_0x55d44eb99630 .functor AND 1, L_0x55d44eb999c0, L_0x55d44eb99c20, C4<1>, C4<1>;
L_0x55d44eb996f0 .functor OR 1, L_0x55d44eb995c0, L_0x55d44eb99630, C4<0>, C4<0>;
L_0x55d44eb99800 .functor AND 1, L_0x55d44eb99c20, L_0x55d44eb99af0, C4<1>, C4<1>;
L_0x55d44eb998b0 .functor OR 1, L_0x55d44eb996f0, L_0x55d44eb99800, C4<0>, C4<0>;
v0x55d44e7b8040_0 .net *"_s0", 0 0, L_0x55d44eb994e0;  1 drivers
v0x55d44e7b8120_0 .net *"_s10", 0 0, L_0x55d44eb99800;  1 drivers
v0x55d44e7b8200_0 .net *"_s4", 0 0, L_0x55d44eb995c0;  1 drivers
v0x55d44e7b82f0_0 .net *"_s6", 0 0, L_0x55d44eb99630;  1 drivers
v0x55d44e7b83d0_0 .net *"_s8", 0 0, L_0x55d44eb996f0;  1 drivers
v0x55d44e7b8500_0 .net "a", 0 0, L_0x55d44eb999c0;  1 drivers
v0x55d44e7b85c0_0 .net "b", 0 0, L_0x55d44eb99af0;  1 drivers
v0x55d44e7b8680_0 .net "ca", 0 0, L_0x55d44eb998b0;  1 drivers
v0x55d44e7b8740_0 .net "cin", 0 0, L_0x55d44eb99c20;  1 drivers
v0x55d44e7b8890_0 .net "sum", 0 0, L_0x55d44eb99550;  1 drivers
S_0x55d44e7b89f0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e7b6f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb99d90 .functor XOR 1, L_0x55d44eb9a360, L_0x55d44eb9a490, C4<0>, C4<0>;
L_0x55d44eb99e00 .functor XOR 1, L_0x55d44eb99d90, L_0x55d44eb9a610, C4<0>, C4<0>;
L_0x55d44eb99ec0 .functor AND 1, L_0x55d44eb9a360, L_0x55d44eb9a490, C4<1>, C4<1>;
L_0x55d44eb99fd0 .functor AND 1, L_0x55d44eb9a360, L_0x55d44eb9a610, C4<1>, C4<1>;
L_0x55d44eb9a090 .functor OR 1, L_0x55d44eb99ec0, L_0x55d44eb99fd0, C4<0>, C4<0>;
L_0x55d44eb9a1a0 .functor AND 1, L_0x55d44eb9a610, L_0x55d44eb9a490, C4<1>, C4<1>;
L_0x55d44eb9a250 .functor OR 1, L_0x55d44eb9a090, L_0x55d44eb9a1a0, C4<0>, C4<0>;
v0x55d44e7b8c20_0 .net *"_s0", 0 0, L_0x55d44eb99d90;  1 drivers
v0x55d44e7b8d00_0 .net *"_s10", 0 0, L_0x55d44eb9a1a0;  1 drivers
v0x55d44e7b8de0_0 .net *"_s4", 0 0, L_0x55d44eb99ec0;  1 drivers
v0x55d44e7b8ed0_0 .net *"_s6", 0 0, L_0x55d44eb99fd0;  1 drivers
v0x55d44e7b8fb0_0 .net *"_s8", 0 0, L_0x55d44eb9a090;  1 drivers
v0x55d44e7b90e0_0 .net "a", 0 0, L_0x55d44eb9a360;  1 drivers
v0x55d44e7b91a0_0 .net "b", 0 0, L_0x55d44eb9a490;  1 drivers
v0x55d44e7b9260_0 .net "ca", 0 0, L_0x55d44eb9a250;  1 drivers
v0x55d44e7b9320_0 .net "cin", 0 0, L_0x55d44eb9a610;  1 drivers
v0x55d44e7b9470_0 .net "sum", 0 0, L_0x55d44eb99e00;  1 drivers
S_0x55d44e7b95d0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e7b6f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb9a740 .functor XOR 1, L_0x55d44eb9abe0, L_0x55d44eb9ada0, C4<0>, C4<0>;
L_0x55d44eb9a7b0 .functor XOR 1, L_0x55d44eb9a740, L_0x55d44eb9af60, C4<0>, C4<0>;
L_0x55d44eb9a820 .functor AND 1, L_0x55d44eb9abe0, L_0x55d44eb9ada0, C4<1>, C4<1>;
L_0x55d44eb9a890 .functor AND 1, L_0x55d44eb9abe0, L_0x55d44eb9af60, C4<1>, C4<1>;
L_0x55d44eb9a950 .functor OR 1, L_0x55d44eb9a820, L_0x55d44eb9a890, C4<0>, C4<0>;
L_0x55d44eb9aa60 .functor AND 1, L_0x55d44eb9af60, L_0x55d44eb9ada0, C4<1>, C4<1>;
L_0x55d44eb9aad0 .functor OR 1, L_0x55d44eb9a950, L_0x55d44eb9aa60, C4<0>, C4<0>;
v0x55d44e7b97d0_0 .net *"_s0", 0 0, L_0x55d44eb9a740;  1 drivers
v0x55d44e7b98d0_0 .net *"_s10", 0 0, L_0x55d44eb9aa60;  1 drivers
v0x55d44e7b99b0_0 .net *"_s4", 0 0, L_0x55d44eb9a820;  1 drivers
v0x55d44e7b9aa0_0 .net *"_s6", 0 0, L_0x55d44eb9a890;  1 drivers
v0x55d44e7b9b80_0 .net *"_s8", 0 0, L_0x55d44eb9a950;  1 drivers
v0x55d44e7b9cb0_0 .net "a", 0 0, L_0x55d44eb9abe0;  1 drivers
v0x55d44e7b9d70_0 .net "b", 0 0, L_0x55d44eb9ada0;  1 drivers
v0x55d44e7b9e30_0 .net "ca", 0 0, L_0x55d44eb9aad0;  1 drivers
v0x55d44e7b9ef0_0 .net "cin", 0 0, L_0x55d44eb9af60;  1 drivers
v0x55d44e7ba040_0 .net "sum", 0 0, L_0x55d44eb9a7b0;  1 drivers
S_0x55d44e7babf0 .scope module, "FA_1" "sixtBitAdder" 6 13, 7 3 0, S_0x55d44e7ac450;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55d44e7c8ba0_0 .net "a", 15 0, L_0x55d44eba68b0;  1 drivers
v0x55d44e7c8ca0_0 .net "b", 15 0, L_0x55d44eba69a0;  1 drivers
v0x55d44e7c8d80_0 .net "ca", 15 0, L_0x55d44eba6650;  1 drivers
v0x55d44e7c8e40_0 .net "cin", 15 0, L_0x55d44eba6a90;  1 drivers
v0x55d44e7c8f20_0 .net "sum", 15 0, L_0x55d44eba65b0;  1 drivers
L_0x55d44eb9e3c0 .part L_0x55d44eba68b0, 0, 4;
L_0x55d44eb9e460 .part L_0x55d44eba69a0, 0, 4;
L_0x55d44eb9e500 .part L_0x55d44eba6a90, 0, 4;
L_0x55d44eba0d50 .part L_0x55d44eba68b0, 4, 4;
L_0x55d44eba0e40 .part L_0x55d44eba69a0, 4, 4;
L_0x55d44eba0f30 .part L_0x55d44eba6a90, 4, 4;
L_0x55d44eba3810 .part L_0x55d44eba68b0, 8, 4;
L_0x55d44eba38b0 .part L_0x55d44eba69a0, 8, 4;
L_0x55d44eba39a0 .part L_0x55d44eba6a90, 8, 4;
L_0x55d44eba61b0 .part L_0x55d44eba68b0, 12, 4;
L_0x55d44eba62e0 .part L_0x55d44eba69a0, 12, 4;
L_0x55d44eba6410 .part L_0x55d44eba6a90, 12, 4;
L_0x55d44eba65b0 .concat8 [ 4 4 4 4], L_0x55d44eb9e1b0, L_0x55d44eba0b40, L_0x55d44eba3600, L_0x55d44eba5fa0;
L_0x55d44eba6650 .concat8 [ 4 4 4 4], L_0x55d44eb9e250, L_0x55d44eba0be0, L_0x55d44eba36a0, L_0x55d44eba6040;
S_0x55d44e7bae60 .scope module, "FA_0" "fourBitAdder" 7 11, 8 3 0, S_0x55d44e7babf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e7be0d0_0 .net "a", 3 0, L_0x55d44eb9e3c0;  1 drivers
v0x55d44e7be1d0_0 .net "b", 3 0, L_0x55d44eb9e460;  1 drivers
v0x55d44e7be2b0_0 .net "ca", 3 0, L_0x55d44eb9e250;  1 drivers
v0x55d44e7be370_0 .net "cin", 3 0, L_0x55d44eb9e500;  1 drivers
v0x55d44e7be450_0 .net "sum", 3 0, L_0x55d44eb9e1b0;  1 drivers
L_0x55d44eb9c170 .part L_0x55d44eb9e3c0, 0, 1;
L_0x55d44eb9c2a0 .part L_0x55d44eb9e460, 0, 1;
L_0x55d44eb9c3d0 .part L_0x55d44eb9e500, 0, 1;
L_0x55d44eb9c9e0 .part L_0x55d44eb9e3c0, 1, 1;
L_0x55d44eb9cb10 .part L_0x55d44eb9e460, 1, 1;
L_0x55d44eb9cc40 .part L_0x55d44eb9e500, 1, 1;
L_0x55d44eb9d380 .part L_0x55d44eb9e3c0, 2, 1;
L_0x55d44eb9d4b0 .part L_0x55d44eb9e460, 2, 1;
L_0x55d44eb9d630 .part L_0x55d44eb9e500, 2, 1;
L_0x55d44eb9dc00 .part L_0x55d44eb9e3c0, 3, 1;
L_0x55d44eb9ddc0 .part L_0x55d44eb9e460, 3, 1;
L_0x55d44eb9df80 .part L_0x55d44eb9e500, 3, 1;
L_0x55d44eb9e1b0 .concat8 [ 1 1 1 1], L_0x55d44eb9b120, L_0x55d44eb9c570, L_0x55d44eb9ce20, L_0x55d44eb9d7d0;
L_0x55d44eb9e250 .concat8 [ 1 1 1 1], L_0x55d44eb9c060, L_0x55d44eb9c8d0, L_0x55d44eb9d270, L_0x55d44eb9daf0;
S_0x55d44e7bb0e0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e7bae60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb9b730 .functor XOR 1, L_0x55d44eb9c170, L_0x55d44eb9c2a0, C4<0>, C4<0>;
L_0x55d44eb9b120 .functor XOR 1, L_0x55d44eb9b730, L_0x55d44eb9c3d0, C4<0>, C4<0>;
L_0x55d44eb9bcd0 .functor AND 1, L_0x55d44eb9c170, L_0x55d44eb9c2a0, C4<1>, C4<1>;
L_0x55d44eb9bde0 .functor AND 1, L_0x55d44eb9c170, L_0x55d44eb9c3d0, C4<1>, C4<1>;
L_0x55d44eb9bea0 .functor OR 1, L_0x55d44eb9bcd0, L_0x55d44eb9bde0, C4<0>, C4<0>;
L_0x55d44eb9bfb0 .functor AND 1, L_0x55d44eb9c3d0, L_0x55d44eb9c2a0, C4<1>, C4<1>;
L_0x55d44eb9c060 .functor OR 1, L_0x55d44eb9bea0, L_0x55d44eb9bfb0, C4<0>, C4<0>;
v0x55d44e7bb380_0 .net *"_s0", 0 0, L_0x55d44eb9b730;  1 drivers
v0x55d44e7bb480_0 .net *"_s10", 0 0, L_0x55d44eb9bfb0;  1 drivers
v0x55d44e7bb560_0 .net *"_s4", 0 0, L_0x55d44eb9bcd0;  1 drivers
v0x55d44e7bb650_0 .net *"_s6", 0 0, L_0x55d44eb9bde0;  1 drivers
v0x55d44e7bb730_0 .net *"_s8", 0 0, L_0x55d44eb9bea0;  1 drivers
v0x55d44e7bb860_0 .net "a", 0 0, L_0x55d44eb9c170;  1 drivers
v0x55d44e7bb920_0 .net "b", 0 0, L_0x55d44eb9c2a0;  1 drivers
v0x55d44e7bb9e0_0 .net "ca", 0 0, L_0x55d44eb9c060;  1 drivers
v0x55d44e7bbaa0_0 .net "cin", 0 0, L_0x55d44eb9c3d0;  1 drivers
v0x55d44e7bbbf0_0 .net "sum", 0 0, L_0x55d44eb9b120;  1 drivers
S_0x55d44e7bbd50 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e7bae60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb9c500 .functor XOR 1, L_0x55d44eb9c9e0, L_0x55d44eb9cb10, C4<0>, C4<0>;
L_0x55d44eb9c570 .functor XOR 1, L_0x55d44eb9c500, L_0x55d44eb9cc40, C4<0>, C4<0>;
L_0x55d44eb9c5e0 .functor AND 1, L_0x55d44eb9c9e0, L_0x55d44eb9cb10, C4<1>, C4<1>;
L_0x55d44eb9c650 .functor AND 1, L_0x55d44eb9c9e0, L_0x55d44eb9cc40, C4<1>, C4<1>;
L_0x55d44eb9c710 .functor OR 1, L_0x55d44eb9c5e0, L_0x55d44eb9c650, C4<0>, C4<0>;
L_0x55d44eb9c820 .functor AND 1, L_0x55d44eb9cc40, L_0x55d44eb9cb10, C4<1>, C4<1>;
L_0x55d44eb9c8d0 .functor OR 1, L_0x55d44eb9c710, L_0x55d44eb9c820, C4<0>, C4<0>;
v0x55d44e7bbf70_0 .net *"_s0", 0 0, L_0x55d44eb9c500;  1 drivers
v0x55d44e7bc050_0 .net *"_s10", 0 0, L_0x55d44eb9c820;  1 drivers
v0x55d44e7bc130_0 .net *"_s4", 0 0, L_0x55d44eb9c5e0;  1 drivers
v0x55d44e7bc220_0 .net *"_s6", 0 0, L_0x55d44eb9c650;  1 drivers
v0x55d44e7bc300_0 .net *"_s8", 0 0, L_0x55d44eb9c710;  1 drivers
v0x55d44e7bc430_0 .net "a", 0 0, L_0x55d44eb9c9e0;  1 drivers
v0x55d44e7bc4f0_0 .net "b", 0 0, L_0x55d44eb9cb10;  1 drivers
v0x55d44e7bc5b0_0 .net "ca", 0 0, L_0x55d44eb9c8d0;  1 drivers
v0x55d44e7bc670_0 .net "cin", 0 0, L_0x55d44eb9cc40;  1 drivers
v0x55d44e7bc7c0_0 .net "sum", 0 0, L_0x55d44eb9c570;  1 drivers
S_0x55d44e7bc920 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e7bae60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb9cdb0 .functor XOR 1, L_0x55d44eb9d380, L_0x55d44eb9d4b0, C4<0>, C4<0>;
L_0x55d44eb9ce20 .functor XOR 1, L_0x55d44eb9cdb0, L_0x55d44eb9d630, C4<0>, C4<0>;
L_0x55d44eb9cee0 .functor AND 1, L_0x55d44eb9d380, L_0x55d44eb9d4b0, C4<1>, C4<1>;
L_0x55d44eb9cff0 .functor AND 1, L_0x55d44eb9d380, L_0x55d44eb9d630, C4<1>, C4<1>;
L_0x55d44eb9d0b0 .functor OR 1, L_0x55d44eb9cee0, L_0x55d44eb9cff0, C4<0>, C4<0>;
L_0x55d44eb9d1c0 .functor AND 1, L_0x55d44eb9d630, L_0x55d44eb9d4b0, C4<1>, C4<1>;
L_0x55d44eb9d270 .functor OR 1, L_0x55d44eb9d0b0, L_0x55d44eb9d1c0, C4<0>, C4<0>;
v0x55d44e7bcb50_0 .net *"_s0", 0 0, L_0x55d44eb9cdb0;  1 drivers
v0x55d44e7bcc30_0 .net *"_s10", 0 0, L_0x55d44eb9d1c0;  1 drivers
v0x55d44e7bcd10_0 .net *"_s4", 0 0, L_0x55d44eb9cee0;  1 drivers
v0x55d44e7bce00_0 .net *"_s6", 0 0, L_0x55d44eb9cff0;  1 drivers
v0x55d44e7bcee0_0 .net *"_s8", 0 0, L_0x55d44eb9d0b0;  1 drivers
v0x55d44e7bd010_0 .net "a", 0 0, L_0x55d44eb9d380;  1 drivers
v0x55d44e7bd0d0_0 .net "b", 0 0, L_0x55d44eb9d4b0;  1 drivers
v0x55d44e7bd190_0 .net "ca", 0 0, L_0x55d44eb9d270;  1 drivers
v0x55d44e7bd250_0 .net "cin", 0 0, L_0x55d44eb9d630;  1 drivers
v0x55d44e7bd3a0_0 .net "sum", 0 0, L_0x55d44eb9ce20;  1 drivers
S_0x55d44e7bd500 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e7bae60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb9d760 .functor XOR 1, L_0x55d44eb9dc00, L_0x55d44eb9ddc0, C4<0>, C4<0>;
L_0x55d44eb9d7d0 .functor XOR 1, L_0x55d44eb9d760, L_0x55d44eb9df80, C4<0>, C4<0>;
L_0x55d44eb9d840 .functor AND 1, L_0x55d44eb9dc00, L_0x55d44eb9ddc0, C4<1>, C4<1>;
L_0x55d44eb9d8b0 .functor AND 1, L_0x55d44eb9dc00, L_0x55d44eb9df80, C4<1>, C4<1>;
L_0x55d44eb9d970 .functor OR 1, L_0x55d44eb9d840, L_0x55d44eb9d8b0, C4<0>, C4<0>;
L_0x55d44eb9da80 .functor AND 1, L_0x55d44eb9df80, L_0x55d44eb9ddc0, C4<1>, C4<1>;
L_0x55d44eb9daf0 .functor OR 1, L_0x55d44eb9d970, L_0x55d44eb9da80, C4<0>, C4<0>;
v0x55d44e7bd700_0 .net *"_s0", 0 0, L_0x55d44eb9d760;  1 drivers
v0x55d44e7bd800_0 .net *"_s10", 0 0, L_0x55d44eb9da80;  1 drivers
v0x55d44e7bd8e0_0 .net *"_s4", 0 0, L_0x55d44eb9d840;  1 drivers
v0x55d44e7bd9d0_0 .net *"_s6", 0 0, L_0x55d44eb9d8b0;  1 drivers
v0x55d44e7bdab0_0 .net *"_s8", 0 0, L_0x55d44eb9d970;  1 drivers
v0x55d44e7bdbe0_0 .net "a", 0 0, L_0x55d44eb9dc00;  1 drivers
v0x55d44e7bdca0_0 .net "b", 0 0, L_0x55d44eb9ddc0;  1 drivers
v0x55d44e7bdd60_0 .net "ca", 0 0, L_0x55d44eb9daf0;  1 drivers
v0x55d44e7bde20_0 .net "cin", 0 0, L_0x55d44eb9df80;  1 drivers
v0x55d44e7bdf70_0 .net "sum", 0 0, L_0x55d44eb9d7d0;  1 drivers
S_0x55d44e7be5d0 .scope module, "FA_1" "fourBitAdder" 7 12, 8 3 0, S_0x55d44e7babf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e7c1810_0 .net "a", 3 0, L_0x55d44eba0d50;  1 drivers
v0x55d44e7c1910_0 .net "b", 3 0, L_0x55d44eba0e40;  1 drivers
v0x55d44e7c19f0_0 .net "ca", 3 0, L_0x55d44eba0be0;  1 drivers
v0x55d44e7c1ab0_0 .net "cin", 3 0, L_0x55d44eba0f30;  1 drivers
v0x55d44e7c1b90_0 .net "sum", 3 0, L_0x55d44eba0b40;  1 drivers
L_0x55d44eb9eb00 .part L_0x55d44eba0d50, 0, 1;
L_0x55d44eb9ec30 .part L_0x55d44eba0e40, 0, 1;
L_0x55d44eb9ed60 .part L_0x55d44eba0f30, 0, 1;
L_0x55d44eb9f370 .part L_0x55d44eba0d50, 1, 1;
L_0x55d44eb9f4a0 .part L_0x55d44eba0e40, 1, 1;
L_0x55d44eb9f5d0 .part L_0x55d44eba0f30, 1, 1;
L_0x55d44eb9fd10 .part L_0x55d44eba0d50, 2, 1;
L_0x55d44eb9fe40 .part L_0x55d44eba0e40, 2, 1;
L_0x55d44eb9ffc0 .part L_0x55d44eba0f30, 2, 1;
L_0x55d44eba0590 .part L_0x55d44eba0d50, 3, 1;
L_0x55d44eba0750 .part L_0x55d44eba0e40, 3, 1;
L_0x55d44eba0910 .part L_0x55d44eba0f30, 3, 1;
L_0x55d44eba0b40 .concat8 [ 1 1 1 1], L_0x55d44eb9e5a0, L_0x55d44eb9ef00, L_0x55d44eb9f7b0, L_0x55d44eba0160;
L_0x55d44eba0be0 .concat8 [ 1 1 1 1], L_0x55d44eb9e9f0, L_0x55d44eb9f260, L_0x55d44eb9fc00, L_0x55d44eba0480;
S_0x55d44e7be840 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e7be5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb9e140 .functor XOR 1, L_0x55d44eb9eb00, L_0x55d44eb9ec30, C4<0>, C4<0>;
L_0x55d44eb9e5a0 .functor XOR 1, L_0x55d44eb9e140, L_0x55d44eb9ed60, C4<0>, C4<0>;
L_0x55d44eb9e660 .functor AND 1, L_0x55d44eb9eb00, L_0x55d44eb9ec30, C4<1>, C4<1>;
L_0x55d44eb9e770 .functor AND 1, L_0x55d44eb9eb00, L_0x55d44eb9ed60, C4<1>, C4<1>;
L_0x55d44eb9e830 .functor OR 1, L_0x55d44eb9e660, L_0x55d44eb9e770, C4<0>, C4<0>;
L_0x55d44eb9e940 .functor AND 1, L_0x55d44eb9ed60, L_0x55d44eb9ec30, C4<1>, C4<1>;
L_0x55d44eb9e9f0 .functor OR 1, L_0x55d44eb9e830, L_0x55d44eb9e940, C4<0>, C4<0>;
v0x55d44e7beac0_0 .net *"_s0", 0 0, L_0x55d44eb9e140;  1 drivers
v0x55d44e7bebc0_0 .net *"_s10", 0 0, L_0x55d44eb9e940;  1 drivers
v0x55d44e7beca0_0 .net *"_s4", 0 0, L_0x55d44eb9e660;  1 drivers
v0x55d44e7bed90_0 .net *"_s6", 0 0, L_0x55d44eb9e770;  1 drivers
v0x55d44e7bee70_0 .net *"_s8", 0 0, L_0x55d44eb9e830;  1 drivers
v0x55d44e7befa0_0 .net "a", 0 0, L_0x55d44eb9eb00;  1 drivers
v0x55d44e7bf060_0 .net "b", 0 0, L_0x55d44eb9ec30;  1 drivers
v0x55d44e7bf120_0 .net "ca", 0 0, L_0x55d44eb9e9f0;  1 drivers
v0x55d44e7bf1e0_0 .net "cin", 0 0, L_0x55d44eb9ed60;  1 drivers
v0x55d44e7bf330_0 .net "sum", 0 0, L_0x55d44eb9e5a0;  1 drivers
S_0x55d44e7bf490 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e7be5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb9ee90 .functor XOR 1, L_0x55d44eb9f370, L_0x55d44eb9f4a0, C4<0>, C4<0>;
L_0x55d44eb9ef00 .functor XOR 1, L_0x55d44eb9ee90, L_0x55d44eb9f5d0, C4<0>, C4<0>;
L_0x55d44eb9ef70 .functor AND 1, L_0x55d44eb9f370, L_0x55d44eb9f4a0, C4<1>, C4<1>;
L_0x55d44eb9efe0 .functor AND 1, L_0x55d44eb9f370, L_0x55d44eb9f5d0, C4<1>, C4<1>;
L_0x55d44eb9f0a0 .functor OR 1, L_0x55d44eb9ef70, L_0x55d44eb9efe0, C4<0>, C4<0>;
L_0x55d44eb9f1b0 .functor AND 1, L_0x55d44eb9f5d0, L_0x55d44eb9f4a0, C4<1>, C4<1>;
L_0x55d44eb9f260 .functor OR 1, L_0x55d44eb9f0a0, L_0x55d44eb9f1b0, C4<0>, C4<0>;
v0x55d44e7bf6b0_0 .net *"_s0", 0 0, L_0x55d44eb9ee90;  1 drivers
v0x55d44e7bf790_0 .net *"_s10", 0 0, L_0x55d44eb9f1b0;  1 drivers
v0x55d44e7bf870_0 .net *"_s4", 0 0, L_0x55d44eb9ef70;  1 drivers
v0x55d44e7bf960_0 .net *"_s6", 0 0, L_0x55d44eb9efe0;  1 drivers
v0x55d44e7bfa40_0 .net *"_s8", 0 0, L_0x55d44eb9f0a0;  1 drivers
v0x55d44e7bfb70_0 .net "a", 0 0, L_0x55d44eb9f370;  1 drivers
v0x55d44e7bfc30_0 .net "b", 0 0, L_0x55d44eb9f4a0;  1 drivers
v0x55d44e7bfcf0_0 .net "ca", 0 0, L_0x55d44eb9f260;  1 drivers
v0x55d44e7bfdb0_0 .net "cin", 0 0, L_0x55d44eb9f5d0;  1 drivers
v0x55d44e7bff00_0 .net "sum", 0 0, L_0x55d44eb9ef00;  1 drivers
S_0x55d44e7c0060 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e7be5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eb9f740 .functor XOR 1, L_0x55d44eb9fd10, L_0x55d44eb9fe40, C4<0>, C4<0>;
L_0x55d44eb9f7b0 .functor XOR 1, L_0x55d44eb9f740, L_0x55d44eb9ffc0, C4<0>, C4<0>;
L_0x55d44eb9f870 .functor AND 1, L_0x55d44eb9fd10, L_0x55d44eb9fe40, C4<1>, C4<1>;
L_0x55d44eb9f980 .functor AND 1, L_0x55d44eb9fd10, L_0x55d44eb9ffc0, C4<1>, C4<1>;
L_0x55d44eb9fa40 .functor OR 1, L_0x55d44eb9f870, L_0x55d44eb9f980, C4<0>, C4<0>;
L_0x55d44eb9fb50 .functor AND 1, L_0x55d44eb9ffc0, L_0x55d44eb9fe40, C4<1>, C4<1>;
L_0x55d44eb9fc00 .functor OR 1, L_0x55d44eb9fa40, L_0x55d44eb9fb50, C4<0>, C4<0>;
v0x55d44e7c0290_0 .net *"_s0", 0 0, L_0x55d44eb9f740;  1 drivers
v0x55d44e7c0370_0 .net *"_s10", 0 0, L_0x55d44eb9fb50;  1 drivers
v0x55d44e7c0450_0 .net *"_s4", 0 0, L_0x55d44eb9f870;  1 drivers
v0x55d44e7c0540_0 .net *"_s6", 0 0, L_0x55d44eb9f980;  1 drivers
v0x55d44e7c0620_0 .net *"_s8", 0 0, L_0x55d44eb9fa40;  1 drivers
v0x55d44e7c0750_0 .net "a", 0 0, L_0x55d44eb9fd10;  1 drivers
v0x55d44e7c0810_0 .net "b", 0 0, L_0x55d44eb9fe40;  1 drivers
v0x55d44e7c08d0_0 .net "ca", 0 0, L_0x55d44eb9fc00;  1 drivers
v0x55d44e7c0990_0 .net "cin", 0 0, L_0x55d44eb9ffc0;  1 drivers
v0x55d44e7c0ae0_0 .net "sum", 0 0, L_0x55d44eb9f7b0;  1 drivers
S_0x55d44e7c0c40 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e7be5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eba00f0 .functor XOR 1, L_0x55d44eba0590, L_0x55d44eba0750, C4<0>, C4<0>;
L_0x55d44eba0160 .functor XOR 1, L_0x55d44eba00f0, L_0x55d44eba0910, C4<0>, C4<0>;
L_0x55d44eba01d0 .functor AND 1, L_0x55d44eba0590, L_0x55d44eba0750, C4<1>, C4<1>;
L_0x55d44eba0240 .functor AND 1, L_0x55d44eba0590, L_0x55d44eba0910, C4<1>, C4<1>;
L_0x55d44eba0300 .functor OR 1, L_0x55d44eba01d0, L_0x55d44eba0240, C4<0>, C4<0>;
L_0x55d44eba0410 .functor AND 1, L_0x55d44eba0910, L_0x55d44eba0750, C4<1>, C4<1>;
L_0x55d44eba0480 .functor OR 1, L_0x55d44eba0300, L_0x55d44eba0410, C4<0>, C4<0>;
v0x55d44e7c0e40_0 .net *"_s0", 0 0, L_0x55d44eba00f0;  1 drivers
v0x55d44e7c0f40_0 .net *"_s10", 0 0, L_0x55d44eba0410;  1 drivers
v0x55d44e7c1020_0 .net *"_s4", 0 0, L_0x55d44eba01d0;  1 drivers
v0x55d44e7c1110_0 .net *"_s6", 0 0, L_0x55d44eba0240;  1 drivers
v0x55d44e7c11f0_0 .net *"_s8", 0 0, L_0x55d44eba0300;  1 drivers
v0x55d44e7c1320_0 .net "a", 0 0, L_0x55d44eba0590;  1 drivers
v0x55d44e7c13e0_0 .net "b", 0 0, L_0x55d44eba0750;  1 drivers
v0x55d44e7c14a0_0 .net "ca", 0 0, L_0x55d44eba0480;  1 drivers
v0x55d44e7c1560_0 .net "cin", 0 0, L_0x55d44eba0910;  1 drivers
v0x55d44e7c16b0_0 .net "sum", 0 0, L_0x55d44eba0160;  1 drivers
S_0x55d44e7c1d10 .scope module, "FA_2" "fourBitAdder" 7 13, 8 3 0, S_0x55d44e7babf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e7c4f60_0 .net "a", 3 0, L_0x55d44eba3810;  1 drivers
v0x55d44e7c5060_0 .net "b", 3 0, L_0x55d44eba38b0;  1 drivers
v0x55d44e7c5140_0 .net "ca", 3 0, L_0x55d44eba36a0;  1 drivers
v0x55d44e7c5200_0 .net "cin", 3 0, L_0x55d44eba39a0;  1 drivers
v0x55d44e7c52e0_0 .net "sum", 3 0, L_0x55d44eba3600;  1 drivers
L_0x55d44eba15c0 .part L_0x55d44eba3810, 0, 1;
L_0x55d44eba16f0 .part L_0x55d44eba38b0, 0, 1;
L_0x55d44eba1820 .part L_0x55d44eba39a0, 0, 1;
L_0x55d44eba1e30 .part L_0x55d44eba3810, 1, 1;
L_0x55d44eba1f60 .part L_0x55d44eba38b0, 1, 1;
L_0x55d44eba2090 .part L_0x55d44eba39a0, 1, 1;
L_0x55d44eba27d0 .part L_0x55d44eba3810, 2, 1;
L_0x55d44eba2900 .part L_0x55d44eba38b0, 2, 1;
L_0x55d44eba2a80 .part L_0x55d44eba39a0, 2, 1;
L_0x55d44eba3050 .part L_0x55d44eba3810, 3, 1;
L_0x55d44eba3210 .part L_0x55d44eba38b0, 3, 1;
L_0x55d44eba33d0 .part L_0x55d44eba39a0, 3, 1;
L_0x55d44eba3600 .concat8 [ 1 1 1 1], L_0x55d44eba1060, L_0x55d44eba19c0, L_0x55d44eba2270, L_0x55d44eba2c20;
L_0x55d44eba36a0 .concat8 [ 1 1 1 1], L_0x55d44eba14b0, L_0x55d44eba1d20, L_0x55d44eba26c0, L_0x55d44eba2f40;
S_0x55d44e7c1f90 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e7c1d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eba0ad0 .functor XOR 1, L_0x55d44eba15c0, L_0x55d44eba16f0, C4<0>, C4<0>;
L_0x55d44eba1060 .functor XOR 1, L_0x55d44eba0ad0, L_0x55d44eba1820, C4<0>, C4<0>;
L_0x55d44eba1120 .functor AND 1, L_0x55d44eba15c0, L_0x55d44eba16f0, C4<1>, C4<1>;
L_0x55d44eba1230 .functor AND 1, L_0x55d44eba15c0, L_0x55d44eba1820, C4<1>, C4<1>;
L_0x55d44eba12f0 .functor OR 1, L_0x55d44eba1120, L_0x55d44eba1230, C4<0>, C4<0>;
L_0x55d44eba1400 .functor AND 1, L_0x55d44eba1820, L_0x55d44eba16f0, C4<1>, C4<1>;
L_0x55d44eba14b0 .functor OR 1, L_0x55d44eba12f0, L_0x55d44eba1400, C4<0>, C4<0>;
v0x55d44e7c2210_0 .net *"_s0", 0 0, L_0x55d44eba0ad0;  1 drivers
v0x55d44e7c2310_0 .net *"_s10", 0 0, L_0x55d44eba1400;  1 drivers
v0x55d44e7c23f0_0 .net *"_s4", 0 0, L_0x55d44eba1120;  1 drivers
v0x55d44e7c24e0_0 .net *"_s6", 0 0, L_0x55d44eba1230;  1 drivers
v0x55d44e7c25c0_0 .net *"_s8", 0 0, L_0x55d44eba12f0;  1 drivers
v0x55d44e7c26f0_0 .net "a", 0 0, L_0x55d44eba15c0;  1 drivers
v0x55d44e7c27b0_0 .net "b", 0 0, L_0x55d44eba16f0;  1 drivers
v0x55d44e7c2870_0 .net "ca", 0 0, L_0x55d44eba14b0;  1 drivers
v0x55d44e7c2930_0 .net "cin", 0 0, L_0x55d44eba1820;  1 drivers
v0x55d44e7c2a80_0 .net "sum", 0 0, L_0x55d44eba1060;  1 drivers
S_0x55d44e7c2be0 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e7c1d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eba1950 .functor XOR 1, L_0x55d44eba1e30, L_0x55d44eba1f60, C4<0>, C4<0>;
L_0x55d44eba19c0 .functor XOR 1, L_0x55d44eba1950, L_0x55d44eba2090, C4<0>, C4<0>;
L_0x55d44eba1a30 .functor AND 1, L_0x55d44eba1e30, L_0x55d44eba1f60, C4<1>, C4<1>;
L_0x55d44eba1aa0 .functor AND 1, L_0x55d44eba1e30, L_0x55d44eba2090, C4<1>, C4<1>;
L_0x55d44eba1b60 .functor OR 1, L_0x55d44eba1a30, L_0x55d44eba1aa0, C4<0>, C4<0>;
L_0x55d44eba1c70 .functor AND 1, L_0x55d44eba2090, L_0x55d44eba1f60, C4<1>, C4<1>;
L_0x55d44eba1d20 .functor OR 1, L_0x55d44eba1b60, L_0x55d44eba1c70, C4<0>, C4<0>;
v0x55d44e7c2e00_0 .net *"_s0", 0 0, L_0x55d44eba1950;  1 drivers
v0x55d44e7c2ee0_0 .net *"_s10", 0 0, L_0x55d44eba1c70;  1 drivers
v0x55d44e7c2fc0_0 .net *"_s4", 0 0, L_0x55d44eba1a30;  1 drivers
v0x55d44e7c30b0_0 .net *"_s6", 0 0, L_0x55d44eba1aa0;  1 drivers
v0x55d44e7c3190_0 .net *"_s8", 0 0, L_0x55d44eba1b60;  1 drivers
v0x55d44e7c32c0_0 .net "a", 0 0, L_0x55d44eba1e30;  1 drivers
v0x55d44e7c3380_0 .net "b", 0 0, L_0x55d44eba1f60;  1 drivers
v0x55d44e7c3440_0 .net "ca", 0 0, L_0x55d44eba1d20;  1 drivers
v0x55d44e7c3500_0 .net "cin", 0 0, L_0x55d44eba2090;  1 drivers
v0x55d44e7c3650_0 .net "sum", 0 0, L_0x55d44eba19c0;  1 drivers
S_0x55d44e7c37b0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e7c1d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eba2200 .functor XOR 1, L_0x55d44eba27d0, L_0x55d44eba2900, C4<0>, C4<0>;
L_0x55d44eba2270 .functor XOR 1, L_0x55d44eba2200, L_0x55d44eba2a80, C4<0>, C4<0>;
L_0x55d44eba2330 .functor AND 1, L_0x55d44eba27d0, L_0x55d44eba2900, C4<1>, C4<1>;
L_0x55d44eba2440 .functor AND 1, L_0x55d44eba27d0, L_0x55d44eba2a80, C4<1>, C4<1>;
L_0x55d44eba2500 .functor OR 1, L_0x55d44eba2330, L_0x55d44eba2440, C4<0>, C4<0>;
L_0x55d44eba2610 .functor AND 1, L_0x55d44eba2a80, L_0x55d44eba2900, C4<1>, C4<1>;
L_0x55d44eba26c0 .functor OR 1, L_0x55d44eba2500, L_0x55d44eba2610, C4<0>, C4<0>;
v0x55d44e7c39e0_0 .net *"_s0", 0 0, L_0x55d44eba2200;  1 drivers
v0x55d44e7c3ac0_0 .net *"_s10", 0 0, L_0x55d44eba2610;  1 drivers
v0x55d44e7c3ba0_0 .net *"_s4", 0 0, L_0x55d44eba2330;  1 drivers
v0x55d44e7c3c90_0 .net *"_s6", 0 0, L_0x55d44eba2440;  1 drivers
v0x55d44e7c3d70_0 .net *"_s8", 0 0, L_0x55d44eba2500;  1 drivers
v0x55d44e7c3ea0_0 .net "a", 0 0, L_0x55d44eba27d0;  1 drivers
v0x55d44e7c3f60_0 .net "b", 0 0, L_0x55d44eba2900;  1 drivers
v0x55d44e7c4020_0 .net "ca", 0 0, L_0x55d44eba26c0;  1 drivers
v0x55d44e7c40e0_0 .net "cin", 0 0, L_0x55d44eba2a80;  1 drivers
v0x55d44e7c4230_0 .net "sum", 0 0, L_0x55d44eba2270;  1 drivers
S_0x55d44e7c4390 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e7c1d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eba2bb0 .functor XOR 1, L_0x55d44eba3050, L_0x55d44eba3210, C4<0>, C4<0>;
L_0x55d44eba2c20 .functor XOR 1, L_0x55d44eba2bb0, L_0x55d44eba33d0, C4<0>, C4<0>;
L_0x55d44eba2c90 .functor AND 1, L_0x55d44eba3050, L_0x55d44eba3210, C4<1>, C4<1>;
L_0x55d44eba2d00 .functor AND 1, L_0x55d44eba3050, L_0x55d44eba33d0, C4<1>, C4<1>;
L_0x55d44eba2dc0 .functor OR 1, L_0x55d44eba2c90, L_0x55d44eba2d00, C4<0>, C4<0>;
L_0x55d44eba2ed0 .functor AND 1, L_0x55d44eba33d0, L_0x55d44eba3210, C4<1>, C4<1>;
L_0x55d44eba2f40 .functor OR 1, L_0x55d44eba2dc0, L_0x55d44eba2ed0, C4<0>, C4<0>;
v0x55d44e7c4590_0 .net *"_s0", 0 0, L_0x55d44eba2bb0;  1 drivers
v0x55d44e7c4690_0 .net *"_s10", 0 0, L_0x55d44eba2ed0;  1 drivers
v0x55d44e7c4770_0 .net *"_s4", 0 0, L_0x55d44eba2c90;  1 drivers
v0x55d44e7c4860_0 .net *"_s6", 0 0, L_0x55d44eba2d00;  1 drivers
v0x55d44e7c4940_0 .net *"_s8", 0 0, L_0x55d44eba2dc0;  1 drivers
v0x55d44e7c4a70_0 .net "a", 0 0, L_0x55d44eba3050;  1 drivers
v0x55d44e7c4b30_0 .net "b", 0 0, L_0x55d44eba3210;  1 drivers
v0x55d44e7c4bf0_0 .net "ca", 0 0, L_0x55d44eba2f40;  1 drivers
v0x55d44e7c4cb0_0 .net "cin", 0 0, L_0x55d44eba33d0;  1 drivers
v0x55d44e7c4e00_0 .net "sum", 0 0, L_0x55d44eba2c20;  1 drivers
S_0x55d44e7c5460 .scope module, "FA_3" "fourBitAdder" 7 14, 8 3 0, S_0x55d44e7babf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55d44e7c86a0_0 .net "a", 3 0, L_0x55d44eba61b0;  1 drivers
v0x55d44e7c87a0_0 .net "b", 3 0, L_0x55d44eba62e0;  1 drivers
v0x55d44e7c8880_0 .net "ca", 3 0, L_0x55d44eba6040;  1 drivers
v0x55d44e7c8940_0 .net "cin", 3 0, L_0x55d44eba6410;  1 drivers
v0x55d44e7c8a20_0 .net "sum", 3 0, L_0x55d44eba5fa0;  1 drivers
L_0x55d44eba3f60 .part L_0x55d44eba61b0, 0, 1;
L_0x55d44eba4090 .part L_0x55d44eba62e0, 0, 1;
L_0x55d44eba41c0 .part L_0x55d44eba6410, 0, 1;
L_0x55d44eba47d0 .part L_0x55d44eba61b0, 1, 1;
L_0x55d44eba4900 .part L_0x55d44eba62e0, 1, 1;
L_0x55d44eba4a30 .part L_0x55d44eba6410, 1, 1;
L_0x55d44eba5170 .part L_0x55d44eba61b0, 2, 1;
L_0x55d44eba52a0 .part L_0x55d44eba62e0, 2, 1;
L_0x55d44eba5420 .part L_0x55d44eba6410, 2, 1;
L_0x55d44eba59f0 .part L_0x55d44eba61b0, 3, 1;
L_0x55d44eba5bb0 .part L_0x55d44eba62e0, 3, 1;
L_0x55d44eba5d70 .part L_0x55d44eba6410, 3, 1;
L_0x55d44eba5fa0 .concat8 [ 1 1 1 1], L_0x55d44eba3a40, L_0x55d44eba4360, L_0x55d44eba4c10, L_0x55d44eba55c0;
L_0x55d44eba6040 .concat8 [ 1 1 1 1], L_0x55d44eba3e50, L_0x55d44eba46c0, L_0x55d44eba5060, L_0x55d44eba58e0;
S_0x55d44e7c56b0 .scope module, "FA_0" "fullAdder" 8 11, 9 1 0, S_0x55d44e7c5460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eba3590 .functor XOR 1, L_0x55d44eba3f60, L_0x55d44eba4090, C4<0>, C4<0>;
L_0x55d44eba3a40 .functor XOR 1, L_0x55d44eba3590, L_0x55d44eba41c0, C4<0>, C4<0>;
L_0x55d44eba3b00 .functor AND 1, L_0x55d44eba3f60, L_0x55d44eba4090, C4<1>, C4<1>;
L_0x55d44eba3c10 .functor AND 1, L_0x55d44eba3f60, L_0x55d44eba41c0, C4<1>, C4<1>;
L_0x55d44eba3cd0 .functor OR 1, L_0x55d44eba3b00, L_0x55d44eba3c10, C4<0>, C4<0>;
L_0x55d44eba3de0 .functor AND 1, L_0x55d44eba41c0, L_0x55d44eba4090, C4<1>, C4<1>;
L_0x55d44eba3e50 .functor OR 1, L_0x55d44eba3cd0, L_0x55d44eba3de0, C4<0>, C4<0>;
v0x55d44e7c5950_0 .net *"_s0", 0 0, L_0x55d44eba3590;  1 drivers
v0x55d44e7c5a50_0 .net *"_s10", 0 0, L_0x55d44eba3de0;  1 drivers
v0x55d44e7c5b30_0 .net *"_s4", 0 0, L_0x55d44eba3b00;  1 drivers
v0x55d44e7c5c20_0 .net *"_s6", 0 0, L_0x55d44eba3c10;  1 drivers
v0x55d44e7c5d00_0 .net *"_s8", 0 0, L_0x55d44eba3cd0;  1 drivers
v0x55d44e7c5e30_0 .net "a", 0 0, L_0x55d44eba3f60;  1 drivers
v0x55d44e7c5ef0_0 .net "b", 0 0, L_0x55d44eba4090;  1 drivers
v0x55d44e7c5fb0_0 .net "ca", 0 0, L_0x55d44eba3e50;  1 drivers
v0x55d44e7c6070_0 .net "cin", 0 0, L_0x55d44eba41c0;  1 drivers
v0x55d44e7c61c0_0 .net "sum", 0 0, L_0x55d44eba3a40;  1 drivers
S_0x55d44e7c6320 .scope module, "FA_1" "fullAdder" 8 12, 9 1 0, S_0x55d44e7c5460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eba42f0 .functor XOR 1, L_0x55d44eba47d0, L_0x55d44eba4900, C4<0>, C4<0>;
L_0x55d44eba4360 .functor XOR 1, L_0x55d44eba42f0, L_0x55d44eba4a30, C4<0>, C4<0>;
L_0x55d44eba43d0 .functor AND 1, L_0x55d44eba47d0, L_0x55d44eba4900, C4<1>, C4<1>;
L_0x55d44eba4440 .functor AND 1, L_0x55d44eba47d0, L_0x55d44eba4a30, C4<1>, C4<1>;
L_0x55d44eba4500 .functor OR 1, L_0x55d44eba43d0, L_0x55d44eba4440, C4<0>, C4<0>;
L_0x55d44eba4610 .functor AND 1, L_0x55d44eba4a30, L_0x55d44eba4900, C4<1>, C4<1>;
L_0x55d44eba46c0 .functor OR 1, L_0x55d44eba4500, L_0x55d44eba4610, C4<0>, C4<0>;
v0x55d44e7c6540_0 .net *"_s0", 0 0, L_0x55d44eba42f0;  1 drivers
v0x55d44e7c6620_0 .net *"_s10", 0 0, L_0x55d44eba4610;  1 drivers
v0x55d44e7c6700_0 .net *"_s4", 0 0, L_0x55d44eba43d0;  1 drivers
v0x55d44e7c67f0_0 .net *"_s6", 0 0, L_0x55d44eba4440;  1 drivers
v0x55d44e7c68d0_0 .net *"_s8", 0 0, L_0x55d44eba4500;  1 drivers
v0x55d44e7c6a00_0 .net "a", 0 0, L_0x55d44eba47d0;  1 drivers
v0x55d44e7c6ac0_0 .net "b", 0 0, L_0x55d44eba4900;  1 drivers
v0x55d44e7c6b80_0 .net "ca", 0 0, L_0x55d44eba46c0;  1 drivers
v0x55d44e7c6c40_0 .net "cin", 0 0, L_0x55d44eba4a30;  1 drivers
v0x55d44e7c6d90_0 .net "sum", 0 0, L_0x55d44eba4360;  1 drivers
S_0x55d44e7c6ef0 .scope module, "FA_2" "fullAdder" 8 13, 9 1 0, S_0x55d44e7c5460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eba4ba0 .functor XOR 1, L_0x55d44eba5170, L_0x55d44eba52a0, C4<0>, C4<0>;
L_0x55d44eba4c10 .functor XOR 1, L_0x55d44eba4ba0, L_0x55d44eba5420, C4<0>, C4<0>;
L_0x55d44eba4cd0 .functor AND 1, L_0x55d44eba5170, L_0x55d44eba52a0, C4<1>, C4<1>;
L_0x55d44eba4de0 .functor AND 1, L_0x55d44eba5170, L_0x55d44eba5420, C4<1>, C4<1>;
L_0x55d44eba4ea0 .functor OR 1, L_0x55d44eba4cd0, L_0x55d44eba4de0, C4<0>, C4<0>;
L_0x55d44eba4fb0 .functor AND 1, L_0x55d44eba5420, L_0x55d44eba52a0, C4<1>, C4<1>;
L_0x55d44eba5060 .functor OR 1, L_0x55d44eba4ea0, L_0x55d44eba4fb0, C4<0>, C4<0>;
v0x55d44e7c7120_0 .net *"_s0", 0 0, L_0x55d44eba4ba0;  1 drivers
v0x55d44e7c7200_0 .net *"_s10", 0 0, L_0x55d44eba4fb0;  1 drivers
v0x55d44e7c72e0_0 .net *"_s4", 0 0, L_0x55d44eba4cd0;  1 drivers
v0x55d44e7c73d0_0 .net *"_s6", 0 0, L_0x55d44eba4de0;  1 drivers
v0x55d44e7c74b0_0 .net *"_s8", 0 0, L_0x55d44eba4ea0;  1 drivers
v0x55d44e7c75e0_0 .net "a", 0 0, L_0x55d44eba5170;  1 drivers
v0x55d44e7c76a0_0 .net "b", 0 0, L_0x55d44eba52a0;  1 drivers
v0x55d44e7c7760_0 .net "ca", 0 0, L_0x55d44eba5060;  1 drivers
v0x55d44e7c7820_0 .net "cin", 0 0, L_0x55d44eba5420;  1 drivers
v0x55d44e7c7970_0 .net "sum", 0 0, L_0x55d44eba4c10;  1 drivers
S_0x55d44e7c7ad0 .scope module, "FA_3" "fullAdder" 8 14, 9 1 0, S_0x55d44e7c5460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55d44eba5550 .functor XOR 1, L_0x55d44eba59f0, L_0x55d44eba5bb0, C4<0>, C4<0>;
L_0x55d44eba55c0 .functor XOR 1, L_0x55d44eba5550, L_0x55d44eba5d70, C4<0>, C4<0>;
L_0x55d44eba5630 .functor AND 1, L_0x55d44eba59f0, L_0x55d44eba5bb0, C4<1>, C4<1>;
L_0x55d44eba56a0 .functor AND 1, L_0x55d44eba59f0, L_0x55d44eba5d70, C4<1>, C4<1>;
L_0x55d44eba5760 .functor OR 1, L_0x55d44eba5630, L_0x55d44eba56a0, C4<0>, C4<0>;
L_0x55d44eba5870 .functor AND 1, L_0x55d44eba5d70, L_0x55d44eba5bb0, C4<1>, C4<1>;
L_0x55d44eba58e0 .functor OR 1, L_0x55d44eba5760, L_0x55d44eba5870, C4<0>, C4<0>;
v0x55d44e7c7cd0_0 .net *"_s0", 0 0, L_0x55d44eba5550;  1 drivers
v0x55d44e7c7dd0_0 .net *"_s10", 0 0, L_0x55d44eba5870;  1 drivers
v0x55d44e7c7eb0_0 .net *"_s4", 0 0, L_0x55d44eba5630;  1 drivers
v0x55d44e7c7fa0_0 .net *"_s6", 0 0, L_0x55d44eba56a0;  1 drivers
v0x55d44e7c8080_0 .net *"_s8", 0 0, L_0x55d44eba5760;  1 drivers
v0x55d44e7c81b0_0 .net "a", 0 0, L_0x55d44eba59f0;  1 drivers
v0x55d44e7c8270_0 .net "b", 0 0, L_0x55d44eba5bb0;  1 drivers
v0x55d44e7c8330_0 .net "ca", 0 0, L_0x55d44eba58e0;  1 drivers
v0x55d44e7c83f0_0 .net "cin", 0 0, L_0x55d44eba5d70;  1 drivers
v0x55d44e7c8540_0 .net "sum", 0 0, L_0x55d44eba55c0;  1 drivers
S_0x55d44e7c9d50 .scope module, "m1" "dff_lvl_1" 3 22, 17 1 0, S_0x55d44de3e860;
 .timescale 0 0;
    .port_info 0 /INPUT 2080 "d"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 2080 "q"
v0x55d44e7c9f90_0 .net "clk", 0 0, v0x55d44e7d1c00_0;  alias, 1 drivers
v0x55d44e7ca050_0 .net "d", 2079 0, v0x55d44e7ced00_0;  alias, 1 drivers
v0x55d44e7ca140_0 .var "q", 2079 0;
v0x55d44e7ca240_0 .net "rst", 0 0, v0x55d44e7d1d90_0;  alias, 1 drivers
S_0x55d44e7ca390 .scope module, "m2" "dff_lvl_2" 3 34, 17 15 0, S_0x55d44de3e860;
 .timescale 0 0;
    .port_info 0 /INPUT 650 "d1"
    .port_info 1 /INPUT 650 "d2"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 650 "q1"
    .port_info 5 /OUTPUT 650 "q2"
v0x55d44e7ca600_0 .net "clk", 0 0, v0x55d44e7d1c00_0;  alias, 1 drivers
v0x55d44e7ca6c0_0 .net "d1", 649 0, L_0x55d44e990220;  alias, 1 drivers
v0x55d44e7ca780_0 .net "d2", 649 0, L_0x55d44e990450;  alias, 1 drivers
v0x55d44e7ca880_0 .var "q1", 649 0;
v0x55d44e7ca970_0 .var "q2", 649 0;
v0x55d44e7caa80_0 .net "rst", 0 0, v0x55d44e7d1d90_0;  alias, 1 drivers
S_0x55d44e7cabe0 .scope module, "m3" "dff_lvl_3" 3 45, 17 30 0, S_0x55d44de3e860;
 .timescale 0 0;
    .port_info 0 /INPUT 455 "d1"
    .port_info 1 /INPUT 455 "d2"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 455 "q1"
    .port_info 5 /OUTPUT 455 "q2"
v0x55d44e7cae50_0 .net "clk", 0 0, v0x55d44e7d1c00_0;  alias, 1 drivers
v0x55d44e7caf10_0 .net "d1", 454 0, L_0x55d44eac81f0;  alias, 1 drivers
v0x55d44e7cb000_0 .net "d2", 454 0, L_0x55d44eac83d0;  alias, 1 drivers
v0x55d44e7cb100_0 .var "q1", 454 0;
v0x55d44e7cb1f0_0 .var "q2", 454 0;
v0x55d44e7cb300_0 .net "rst", 0 0, v0x55d44e7d1d90_0;  alias, 1 drivers
S_0x55d44e7cb460 .scope module, "m4" "dff_lvl_4" 3 57, 17 45 0, S_0x55d44de3e860;
 .timescale 0 0;
    .port_info 0 /INPUT 325 "d1"
    .port_info 1 /INPUT 325 "d2"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 325 "q1"
    .port_info 5 /OUTPUT 325 "q2"
v0x55d44e7cb6d0_0 .net "clk", 0 0, v0x55d44e7d1c00_0;  alias, 1 drivers
v0x55d44e7cb790_0 .net "d1", 324 0, L_0x55d44eba7820;  alias, 1 drivers
v0x55d44e7cb880_0 .net "d2", 324 0, L_0x55d44eba7aa0;  alias, 1 drivers
v0x55d44e7cb980_0 .var "q1", 324 0;
v0x55d44e7cba80_0 .var "q2", 324 0;
v0x55d44e7cbb70_0 .net "rst", 0 0, v0x55d44e7d1d90_0;  alias, 1 drivers
S_0x55d44e7cbcd0 .scope module, "m5" "dff_lvl_5" 3 66, 17 60 0, S_0x55d44de3e860;
 .timescale 0 0;
    .port_info 0 /INPUT 195 "d1"
    .port_info 1 /INPUT 195 "d2"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 195 "q1"
    .port_info 5 /OUTPUT 195 "q2"
v0x55d44e7cbf40_0 .net "clk", 0 0, v0x55d44e7d1c00_0;  alias, 1 drivers
v0x55d44e7cc000_0 .net "d1", 194 0, L_0x55d44ec2dbf0;  alias, 1 drivers
v0x55d44e7cc120_0 .net "d2", 194 0, L_0x55d44ec2dd30;  alias, 1 drivers
v0x55d44e7cc250_0 .var "q1", 194 0;
v0x55d44e7cc320_0 .var "q2", 194 0;
v0x55d44e7cc410_0 .net "rst", 0 0, v0x55d44e7d1d90_0;  alias, 1 drivers
S_0x55d44e7cc530 .scope module, "m6" "dff_lvl_6" 3 75, 17 75 0, S_0x55d44de3e860;
 .timescale 0 0;
    .port_info 0 /INPUT 130 "d1"
    .port_info 1 /INPUT 130 "d2"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 130 "q1"
    .port_info 5 /OUTPUT 130 "q2"
v0x55d44e7cc7a0_0 .net "clk", 0 0, v0x55d44e7d1c00_0;  alias, 1 drivers
v0x55d44e7cc860_0 .net "d1", 129 0, o0x7f865d787068;  alias, 0 drivers
v0x55d44e7cc950_0 .net "d2", 129 0, o0x7f865d787098;  alias, 0 drivers
v0x55d44e7cca50_0 .var "q1", 129 0;
v0x55d44e7ccb40_0 .var "q2", 129 0;
v0x55d44e7ccc50_0 .net "rst", 0 0, v0x55d44e7d1d90_0;  alias, 1 drivers
S_0x55d44e7ccdb0 .scope module, "m7" "dff_lvl_7" 3 83, 17 90 0, S_0x55d44de3e860;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "d1"
    .port_info 1 /INPUT 65 "d2"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 65 "q1"
    .port_info 5 /OUTPUT 65 "q2"
v0x55d44e7cd020_0 .net "clk", 0 0, v0x55d44e7d1c00_0;  alias, 1 drivers
v0x55d44e7cd0e0_0 .net "d1", 64 0, L_0x55d44ecb3010;  alias, 1 drivers
v0x55d44e7cd1d0_0 .net "d2", 64 0, L_0x55d44ecb31a0;  alias, 1 drivers
v0x55d44e7cd2d0_0 .var "q1", 64 0;
v0x55d44e7cd3a0_0 .var "q2", 64 0;
v0x55d44e7cd490_0 .net "rst", 0 0, v0x55d44e7d1d90_0;  alias, 1 drivers
S_0x55d44e7cd7c0 .scope module, "m8" "dff_lvl_7" 3 91, 17 90 0, S_0x55d44de3e860;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "d1"
    .port_info 1 /INPUT 65 "d2"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 65 "q1"
    .port_info 5 /OUTPUT 65 "q2"
v0x55d44e7cda30_0 .net "clk", 0 0, v0x55d44e7d1c00_0;  alias, 1 drivers
v0x55d44e7cdaf0_0 .net "d1", 64 0, L_0x55d44ecdf660;  alias, 1 drivers
v0x55d44e7cdbe0_0 .net "d2", 64 0, L_0x55d44ecdf7a0;  alias, 1 drivers
v0x55d44e7cdce0_0 .var "q1", 64 0;
v0x55d44e7cddb0_0 .var "q2", 64 0;
v0x55d44e7cdea0_0 .net "rst", 0 0, v0x55d44e7d1d90_0;  alias, 1 drivers
S_0x55d44e7ce000 .scope module, "m9" "dff_lvl_7" 3 98, 17 90 0, S_0x55d44de3e860;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "d1"
    .port_info 1 /INPUT 65 "d2"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 65 "q1"
    .port_info 5 /OUTPUT 65 "q2"
v0x55d44e7ce270_0 .net "clk", 0 0, v0x55d44e7d1c00_0;  alias, 1 drivers
v0x55d44e7ce330_0 .net "d1", 64 0, L_0x55d44ed0b9b0;  alias, 1 drivers
v0x55d44e7ce420_0 .net "d2", 64 0, L_0x55d44ed0baf0;  alias, 1 drivers
v0x55d44e7ce520_0 .var "q1", 64 0;
v0x55d44e7ce5c0_0 .var "q2", 64 0;
v0x55d44e7ce6f0_0 .net "rst", 0 0, v0x55d44e7d1d90_0;  alias, 1 drivers
S_0x55d44e7ce890 .scope module, "ppg_0" "ppg" 3 21, 18 3 0, S_0x55d44de3e860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2080 "c"
    .port_info 1 /INPUT 32 "a"
    .port_info 2 /INPUT 32 "b"
v0x55d44e7ceb20_0 .net "a", 31 0, L_0x55d44e7d1ea0;  1 drivers
v0x55d44e7cec20_0 .net "b", 31 0, L_0x55d44e7d1f90;  1 drivers
v0x55d44e7ced00_0 .var "c", 2079 0;
v0x55d44e7cee00_0 .var/i "i", 31 0;
v0x55d44e7ceea0_0 .var/i "j", 31 0;
v0x55d44e7cefd0_0 .var "pp", 64 0;
E_0x55d44e1ab460/0 .event edge, v0x55d44e7cee00_0, v0x55d44e7ceea0_0, v0x55d44e7ceb20_0, v0x55d44e7cec20_0;
E_0x55d44e1ab460/1 .event edge, v0x55d44e7cefd0_0;
E_0x55d44e1ab460 .event/or E_0x55d44e1ab460/0, E_0x55d44e1ab460/1;
    .scope S_0x55d44e7ce890;
T_0 ;
    %wait E_0x55d44e1ab460;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d44e7cee00_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55d44e7cee00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 65;
    %store/vec4 v0x55d44e7cefd0_0, 0, 65;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d44e7ceea0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x55d44e7ceea0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v0x55d44e7ceb20_0;
    %load/vec4 v0x55d44e7ceea0_0;
    %part/s 1;
    %load/vec4 v0x55d44e7cec20_0;
    %load/vec4 v0x55d44e7cee00_0;
    %part/s 1;
    %and;
    %load/vec4 v0x55d44e7ceea0_0;
    %load/vec4 v0x55d44e7cee00_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4 v0x55d44e7cefd0_0, 4, 1;
    %load/vec4 v0x55d44e7ceea0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55d44e7ceea0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0x55d44e7cefd0_0;
    %load/vec4 v0x55d44e7cee00_0;
    %pad/s 39;
    %muli 65, 0, 39;
    %ix/vec4/s 4;
    %store/vec4 v0x55d44e7ced00_0, 4, 65;
    %load/vec4 v0x55d44e7cee00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55d44e7cee00_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55d44e7c9d50;
T_1 ;
    %wait E_0x55d44e245900;
    %load/vec4 v0x55d44e7ca240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2080;
    %assign/vec4 v0x55d44e7ca140_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55d44e7ca050_0;
    %assign/vec4 v0x55d44e7ca140_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55d44e7ca390;
T_2 ;
    %wait E_0x55d44e245900;
    %load/vec4 v0x55d44e7caa80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 650;
    %assign/vec4 v0x55d44e7ca880_0, 0;
    %pushi/vec4 0, 0, 650;
    %assign/vec4 v0x55d44e7ca970_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55d44e7ca6c0_0;
    %assign/vec4 v0x55d44e7ca880_0, 0;
    %load/vec4 v0x55d44e7ca780_0;
    %assign/vec4 v0x55d44e7ca970_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55d44e7cabe0;
T_3 ;
    %wait E_0x55d44e245900;
    %load/vec4 v0x55d44e7cb300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 455;
    %assign/vec4 v0x55d44e7cb100_0, 0;
    %pushi/vec4 0, 0, 455;
    %assign/vec4 v0x55d44e7cb1f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55d44e7caf10_0;
    %assign/vec4 v0x55d44e7cb100_0, 0;
    %load/vec4 v0x55d44e7cb000_0;
    %assign/vec4 v0x55d44e7cb1f0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55d44e7cb460;
T_4 ;
    %wait E_0x55d44e245900;
    %load/vec4 v0x55d44e7cbb70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 325;
    %assign/vec4 v0x55d44e7cb980_0, 0;
    %pushi/vec4 0, 0, 325;
    %assign/vec4 v0x55d44e7cba80_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55d44e7cb790_0;
    %assign/vec4 v0x55d44e7cb980_0, 0;
    %load/vec4 v0x55d44e7cb880_0;
    %assign/vec4 v0x55d44e7cba80_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55d44e7cbcd0;
T_5 ;
    %wait E_0x55d44e245900;
    %load/vec4 v0x55d44e7cc410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 195;
    %assign/vec4 v0x55d44e7cc250_0, 0;
    %pushi/vec4 0, 0, 195;
    %assign/vec4 v0x55d44e7cc320_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55d44e7cc000_0;
    %assign/vec4 v0x55d44e7cc250_0, 0;
    %load/vec4 v0x55d44e7cc120_0;
    %assign/vec4 v0x55d44e7cc320_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55d44e7cc530;
T_6 ;
    %wait E_0x55d44e245900;
    %load/vec4 v0x55d44e7ccc50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 130;
    %assign/vec4 v0x55d44e7cca50_0, 0;
    %pushi/vec4 0, 0, 130;
    %assign/vec4 v0x55d44e7ccb40_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55d44e7cc860_0;
    %assign/vec4 v0x55d44e7cca50_0, 0;
    %load/vec4 v0x55d44e7cc950_0;
    %assign/vec4 v0x55d44e7ccb40_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55d44e7ccdb0;
T_7 ;
    %wait E_0x55d44e245900;
    %load/vec4 v0x55d44e7cd490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 65;
    %assign/vec4 v0x55d44e7cd2d0_0, 0;
    %pushi/vec4 0, 0, 65;
    %assign/vec4 v0x55d44e7cd3a0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55d44e7cd0e0_0;
    %assign/vec4 v0x55d44e7cd2d0_0, 0;
    %load/vec4 v0x55d44e7cd1d0_0;
    %assign/vec4 v0x55d44e7cd3a0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55d44e7cd7c0;
T_8 ;
    %wait E_0x55d44e245900;
    %load/vec4 v0x55d44e7cdea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 65;
    %assign/vec4 v0x55d44e7cdce0_0, 0;
    %pushi/vec4 0, 0, 65;
    %assign/vec4 v0x55d44e7cddb0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55d44e7cdaf0_0;
    %assign/vec4 v0x55d44e7cdce0_0, 0;
    %load/vec4 v0x55d44e7cdbe0_0;
    %assign/vec4 v0x55d44e7cddb0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55d44e7ce000;
T_9 ;
    %wait E_0x55d44e245900;
    %load/vec4 v0x55d44e7ce6f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 65;
    %assign/vec4 v0x55d44e7ce520_0, 0;
    %pushi/vec4 0, 0, 65;
    %assign/vec4 v0x55d44e7ce5c0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55d44e7ce330_0;
    %assign/vec4 v0x55d44e7ce520_0, 0;
    %load/vec4 v0x55d44e7ce420_0;
    %assign/vec4 v0x55d44e7ce5c0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55d44d754d20;
T_10 ;
    %wait E_0x55d44e245900;
    %load/vec4 v0x55d44d743360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55d44d74da90_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55d44d74eee0_0, 0, 64;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55d44d751dd0_0;
    %store/vec4 v0x55d44d74da90_0, 0, 64;
    %load/vec4 v0x55d44d751ed0_0;
    %store/vec4 v0x55d44d74eee0_0, 0, 64;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55d44d7f47f0;
T_11 ;
    %wait E_0x55d44c5014f0;
    %load/vec4 v0x55d44d7ec120_0;
    %load/vec4 v0x55d44d7f0470_0;
    %cmp/e;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x55d44d7ec120_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7f0530_0, 0, 8;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7f0530_0, 0, 8;
T_11.3 ;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7f0530_0, 0, 8;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55d44d7f18a0;
T_12 ;
    %wait E_0x55d44c502b60;
    %load/vec4 v0x55d44d7ed520_0;
    %load/vec4 v0x55d44d7ed5e0_0;
    %cmp/e;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x55d44d7ed520_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7ee950_0, 0, 8;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7ee950_0, 0, 8;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7ee950_0, 0, 8;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55d44d7ea610;
T_13 ;
    %wait E_0x55d44c502ee0;
    %load/vec4 v0x55d44d7eb9a0_0;
    %load/vec4 v0x55d44d7eba60_0;
    %cmp/e;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x55d44d7eb9a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7dfee0_0, 0, 8;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7dfee0_0, 0, 8;
T_13.3 ;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7dfee0_0, 0, 8;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55d44d7e8970;
T_14 ;
    %wait E_0x55d44c5028d0;
    %load/vec4 v0x55d44d7e8590_0;
    %load/vec4 v0x55d44d7e8670_0;
    %cmp/e;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x55d44d7e8590_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7dfac0_0, 0, 8;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7dfac0_0, 0, 8;
T_14.3 ;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7dfac0_0, 0, 8;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55d44d7e5a20;
T_15 ;
    %wait E_0x55d44c500e80;
    %load/vec4 v0x55d44d7e5640_0;
    %load/vec4 v0x55d44d7e56e0_0;
    %cmp/e;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x55d44d7e5640_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7e2ad0_0, 0, 8;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7e2ad0_0, 0, 8;
T_15.3 ;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7e2ad0_0, 0, 8;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55d44d7e26f0;
T_16 ;
    %wait E_0x55d44e6f59f0;
    %load/vec4 v0x55d44d7df740_0;
    %load/vec4 v0x55d44d7df820_0;
    %cmp/e;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x55d44d7df740_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7e6a70_0, 0, 8;
    %jmp T_16.3;
T_16.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7e6a70_0, 0, 8;
T_16.3 ;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7e6a70_0, 0, 8;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55d44d7e7ea0;
T_17 ;
    %wait E_0x55d44d827b90;
    %load/vec4 v0x55d44d7e3b20_0;
    %load/vec4 v0x55d44d7e3c00_0;
    %cmp/e;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x55d44d7e3b20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7e4f50_0, 0, 8;
    %jmp T_17.3;
T_17.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7e4f50_0, 0, 8;
T_17.3 ;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7e4f50_0, 0, 8;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55d44d7e0bd0;
T_18 ;
    %wait E_0x55d44e3a7e50;
    %load/vec4 v0x55d44d7e2000_0;
    %load/vec4 v0x55d44d7e20c0_0;
    %cmp/e;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v0x55d44d7e2000_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7ddcc0_0, 0, 8;
    %jmp T_18.3;
T_18.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7ddcc0_0, 0, 8;
T_18.3 ;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7ddcc0_0, 0, 8;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55d44d7dbb50;
T_19 ;
    %wait E_0x55d44d84fd50;
    %load/vec4 v0x55d44d7d3080_0;
    %load/vec4 v0x55d44d7d3120_0;
    %cmp/e;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0x55d44d7d3080_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7d8fe0_0, 0, 8;
    %jmp T_19.3;
T_19.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7d8fe0_0, 0, 8;
T_19.3 ;
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7d8fe0_0, 0, 8;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x55d44d7d8c00;
T_20 ;
    %wait E_0x55d44d83a0e0;
    %load/vec4 v0x55d44d7d6090_0;
    %load/vec4 v0x55d44d7d6150_0;
    %cmp/e;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v0x55d44d7d6090_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7d5cb0_0, 0, 8;
    %jmp T_20.3;
T_20.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7d5cb0_0, 0, 8;
T_20.3 ;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7d5cb0_0, 0, 8;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x55d44d7d2c70;
T_21 ;
    %wait E_0x55d44e3b05e0;
    %load/vec4 v0x55d44d7da030_0;
    %load/vec4 v0x55d44d7da0d0_0;
    %cmp/e;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v0x55d44d7da030_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7db460_0, 0, 8;
    %jmp T_21.3;
T_21.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7db460_0, 0, 8;
T_21.3 ;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7db460_0, 0, 8;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x55d44d7d70e0;
T_22 ;
    %wait E_0x55d44d7e57a0;
    %load/vec4 v0x55d44d7d8510_0;
    %load/vec4 v0x55d44d7d85d0_0;
    %cmp/e;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v0x55d44d7d8510_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7d4190_0, 0, 8;
    %jmp T_22.3;
T_22.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7d4190_0, 0, 8;
T_22.3 ;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7d4190_0, 0, 8;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x55d44d7d55c0;
T_23 ;
    %wait E_0x55d44d7da190;
    %load/vec4 v0x55d44d7d1150_0;
    %load/vec4 v0x55d44d7d11f0_0;
    %cmp/e;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v0x55d44d7d1150_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7d2580_0, 0, 8;
    %jmp T_23.3;
T_23.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7d2580_0, 0, 8;
T_23.3 ;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7d2580_0, 0, 8;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x55d44d7c0d00;
T_24 ;
    %wait E_0x55d44d7d61f0;
    %load/vec4 v0x55d44d7b43b0_0;
    %load/vec4 v0x55d44d7b4490_0;
    %cmp/e;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v0x55d44d7b43b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7c3880_0, 0, 8;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7c3880_0, 0, 8;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7c3880_0, 0, 8;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x55d44d7cc310;
T_25 ;
    %wait E_0x55d44d7d31e0;
    %load/vec4 v0x55d44d7cbf30_0;
    %load/vec4 v0x55d44d7cc010_0;
    %cmp/e;
    %jmp/0xz  T_25.0, 4;
    %load/vec4 v0x55d44d7cbf30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7c3460_0, 0, 8;
    %jmp T_25.3;
T_25.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7c3460_0, 0, 8;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7c3460_0, 0, 8;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x55d44d7c93c0;
T_26 ;
    %wait E_0x55d44d7e2160;
    %load/vec4 v0x55d44d7c8fe0_0;
    %load/vec4 v0x55d44d7c90a0_0;
    %cmp/e;
    %jmp/0xz  T_26.0, 4;
    %load/vec4 v0x55d44d7c8fe0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7c6470_0, 0, 8;
    %jmp T_26.3;
T_26.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7c6470_0, 0, 8;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7c6470_0, 0, 8;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x55d44d7cb840;
T_27 ;
    %wait E_0x55d44d7c9140;
    %load/vec4 v0x55d44d7c74c0_0;
    %load/vec4 v0x55d44d7c7560_0;
    %cmp/e;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v0x55d44d7c74c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7c88f0_0, 0, 8;
    %jmp T_27.3;
T_27.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7c88f0_0, 0, 8;
T_27.3 ;
    %jmp T_27.1;
T_27.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7c88f0_0, 0, 8;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x55d44d7c4570;
T_28 ;
    %wait E_0x55d44e331800;
    %load/vec4 v0x55d44d7c59a0_0;
    %load/vec4 v0x55d44d7c5a60_0;
    %cmp/e;
    %jmp/0xz  T_28.0, 4;
    %load/vec4 v0x55d44d7c59a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7c1660_0, 0, 8;
    %jmp T_28.3;
T_28.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7c1660_0, 0, 8;
T_28.3 ;
    %jmp T_28.1;
T_28.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7c1660_0, 0, 8;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x55d44d7c29f0;
T_29 ;
    %wait E_0x55d44d7c5b00;
    %load/vec4 v0x55d44d7b6f30_0;
    %load/vec4 v0x55d44d7b6fd0_0;
    %cmp/e;
    %jmp/0xz  T_29.0, 4;
    %load/vec4 v0x55d44d7b6f30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_29.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7bf9c0_0, 0, 8;
    %jmp T_29.3;
T_29.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7bf9c0_0, 0, 8;
T_29.3 ;
    %jmp T_29.1;
T_29.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7bf9c0_0, 0, 8;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x55d44d7bf5e0;
T_30 ;
    %wait E_0x55d44d7b7090;
    %load/vec4 v0x55d44d7b6b10_0;
    %load/vec4 v0x55d44d7b6bd0_0;
    %cmp/e;
    %jmp/0xz  T_30.0, 4;
    %load/vec4 v0x55d44d7b6b10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7bca70_0, 0, 8;
    %jmp T_30.3;
T_30.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7bca70_0, 0, 8;
T_30.3 ;
    %jmp T_30.1;
T_30.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7bca70_0, 0, 8;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x55d44d7bc690;
T_31 ;
    %wait E_0x55d44d7b6c70;
    %load/vec4 v0x55d44d7b9b20_0;
    %load/vec4 v0x55d44d7b9bc0_0;
    %cmp/e;
    %jmp/0xz  T_31.0, 4;
    %load/vec4 v0x55d44d7b9b20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_31.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7b9740_0, 0, 8;
    %jmp T_31.3;
T_31.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7b9740_0, 0, 8;
T_31.3 ;
    %jmp T_31.1;
T_31.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7b9740_0, 0, 8;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x55d44d7b6790;
T_32 ;
    %wait E_0x55d44d7b9c80;
    %load/vec4 v0x55d44d7bdac0_0;
    %load/vec4 v0x55d44d7bdba0_0;
    %cmp/e;
    %jmp/0xz  T_32.0, 4;
    %load/vec4 v0x55d44d7bdac0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7beef0_0, 0, 8;
    %jmp T_32.3;
T_32.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7beef0_0, 0, 8;
T_32.3 ;
    %jmp T_32.1;
T_32.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7beef0_0, 0, 8;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x55d44d7bab70;
T_33 ;
    %wait E_0x55d44e323270;
    %load/vec4 v0x55d44d7bbfa0_0;
    %load/vec4 v0x55d44d7bc060_0;
    %cmp/e;
    %jmp/0xz  T_33.0, 4;
    %load/vec4 v0x55d44d7bbfa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_33.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7b7c20_0, 0, 8;
    %jmp T_33.3;
T_33.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7b7c20_0, 0, 8;
T_33.3 ;
    %jmp T_33.1;
T_33.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7b7c20_0, 0, 8;
T_33.1 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x55d44d7b9050;
T_34 ;
    %wait E_0x55d44e31d3d0;
    %load/vec4 v0x55d44d7b4d10_0;
    %load/vec4 v0x55d44d7b4dd0_0;
    %cmp/e;
    %jmp/0xz  T_34.0, 4;
    %load/vec4 v0x55d44d7b4d10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7b60a0_0, 0, 8;
    %jmp T_34.3;
T_34.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7b60a0_0, 0, 8;
T_34.3 ;
    %jmp T_34.1;
T_34.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7b60a0_0, 0, 8;
T_34.1 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x55d44d7aa1c0;
T_35 ;
    %wait E_0x55d44e310a80;
    %load/vec4 v0x55d44d7b0120_0;
    %load/vec4 v0x55d44d7b01e0_0;
    %cmp/e;
    %jmp/0xz  T_35.0, 4;
    %load/vec4 v0x55d44d7b0120_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_35.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7afd40_0, 0, 8;
    %jmp T_35.3;
T_35.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7afd40_0, 0, 8;
T_35.3 ;
    %jmp T_35.1;
T_35.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7afd40_0, 0, 8;
T_35.1 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x55d44d7ad1d0;
T_36 ;
    %wait E_0x55d44d7b0280;
    %load/vec4 v0x55d44d7acdf0_0;
    %load/vec4 v0x55d44d7aceb0_0;
    %cmp/e;
    %jmp/0xz  T_36.0, 4;
    %load/vec4 v0x55d44d7acdf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7a9e40_0, 0, 8;
    %jmp T_36.3;
T_36.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7a9e40_0, 0, 8;
T_36.3 ;
    %jmp T_36.1;
T_36.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7a9e40_0, 0, 8;
T_36.1 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x55d44d7b1170;
T_37 ;
    %wait E_0x55d44e304070;
    %load/vec4 v0x55d44d7b25a0_0;
    %load/vec4 v0x55d44d7b2640_0;
    %cmp/e;
    %jmp/0xz  T_37.0, 4;
    %load/vec4 v0x55d44d7b25a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7ae220_0, 0, 8;
    %jmp T_37.3;
T_37.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7ae220_0, 0, 8;
T_37.3 ;
    %jmp T_37.1;
T_37.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7ae220_0, 0, 8;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x55d44d7af650;
T_38 ;
    %wait E_0x55d44d7b2700;
    %load/vec4 v0x55d44d7ab2d0_0;
    %load/vec4 v0x55d44d7ab390_0;
    %cmp/e;
    %jmp/0xz  T_38.0, 4;
    %load/vec4 v0x55d44d7ab2d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7ac700_0, 0, 8;
    %jmp T_38.3;
T_38.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7ac700_0, 0, 8;
T_38.3 ;
    %jmp T_38.1;
T_38.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7ac700_0, 0, 8;
T_38.1 ;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x55d44d7a83c0;
T_39 ;
    %wait E_0x55d44d7ab430;
    %load/vec4 v0x55d44d7a9750_0;
    %load/vec4 v0x55d44d7a97f0_0;
    %cmp/e;
    %jmp/0xz  T_39.0, 4;
    %load/vec4 v0x55d44d7a9750_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d79dba0_0, 0, 8;
    %jmp T_39.3;
T_39.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d79dba0_0, 0, 8;
T_39.3 ;
    %jmp T_39.1;
T_39.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d79dba0_0, 0, 8;
T_39.1 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x55d44d7a6630;
T_40 ;
    %wait E_0x55d44d7a98b0;
    %load/vec4 v0x55d44d7a6250_0;
    %load/vec4 v0x55d44d7a6330_0;
    %cmp/e;
    %jmp/0xz  T_40.0, 4;
    %load/vec4 v0x55d44d7a6250_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d79d780_0, 0, 8;
    %jmp T_40.3;
T_40.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d79d780_0, 0, 8;
T_40.3 ;
    %jmp T_40.1;
T_40.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d79d780_0, 0, 8;
T_40.1 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x55d44d7a36e0;
T_41 ;
    %wait E_0x55d44e2e75a0;
    %load/vec4 v0x55d44d7a3300_0;
    %load/vec4 v0x55d44d7a33c0_0;
    %cmp/e;
    %jmp/0xz  T_41.0, 4;
    %load/vec4 v0x55d44d7a3300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7a0790_0, 0, 8;
    %jmp T_41.3;
T_41.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7a0790_0, 0, 8;
T_41.3 ;
    %jmp T_41.1;
T_41.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7a0790_0, 0, 8;
T_41.1 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x55d44d7a03b0;
T_42 ;
    %wait E_0x55d44e2ed0e0;
    %load/vec4 v0x55d44d79d400_0;
    %load/vec4 v0x55d44d79d4c0_0;
    %cmp/e;
    %jmp/0xz  T_42.0, 4;
    %load/vec4 v0x55d44d79d400_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7a4730_0, 0, 8;
    %jmp T_42.3;
T_42.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7a4730_0, 0, 8;
T_42.3 ;
    %jmp T_42.1;
T_42.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7a4730_0, 0, 8;
T_42.1 ;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x55d44d79e890;
T_43 ;
    %wait E_0x55d44d7d12b0;
    %load/vec4 v0x55d44d79fcc0_0;
    %load/vec4 v0x55d44d79fd60_0;
    %cmp/e;
    %jmp/0xz  T_43.0, 4;
    %load/vec4 v0x55d44d79fcc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d79b980_0, 0, 8;
    %jmp T_43.3;
T_43.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d79b980_0, 0, 8;
T_43.3 ;
    %jmp T_43.1;
T_43.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d79b980_0, 0, 8;
T_43.1 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x55d44d79cd10;
T_44 ;
    %wait E_0x55d44d79fe20;
    %load/vec4 v0x55d44d79a410_0;
    %load/vec4 v0x55d44d79a4d0_0;
    %cmp/e;
    %jmp/0xz  T_44.0, 4;
    %load/vec4 v0x55d44d79a410_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d78dac0_0, 0, 8;
    %jmp T_44.3;
T_44.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d78dac0_0, 0, 8;
T_44.3 ;
    %jmp T_44.1;
T_44.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d78dac0_0, 0, 8;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x55d44d781170;
T_45 ;
    %wait E_0x55d44d79a570;
    %load/vec4 v0x55d44d790640_0;
    %load/vec4 v0x55d44d7906e0_0;
    %cmp/e;
    %jmp/0xz  T_45.0, 4;
    %load/vec4 v0x55d44d790640_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7990d0_0, 0, 8;
    %jmp T_45.3;
T_45.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7990d0_0, 0, 8;
T_45.3 ;
    %jmp T_45.1;
T_45.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7990d0_0, 0, 8;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x55d44d798cf0;
T_46 ;
    %wait E_0x55d44d7907a0;
    %load/vec4 v0x55d44d790220_0;
    %load/vec4 v0x55d44d7902e0_0;
    %cmp/e;
    %jmp/0xz  T_46.0, 4;
    %load/vec4 v0x55d44d790220_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_46.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d796180_0, 0, 8;
    %jmp T_46.3;
T_46.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d796180_0, 0, 8;
T_46.3 ;
    %jmp T_46.1;
T_46.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d796180_0, 0, 8;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x55d44d795da0;
T_47 ;
    %wait E_0x55d44d790380;
    %load/vec4 v0x55d44d793230_0;
    %load/vec4 v0x55d44d7932d0_0;
    %cmp/e;
    %jmp/0xz  T_47.0, 4;
    %load/vec4 v0x55d44d793230_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_47.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d792e50_0, 0, 8;
    %jmp T_47.3;
T_47.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d792e50_0, 0, 8;
T_47.3 ;
    %jmp T_47.1;
T_47.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d792e50_0, 0, 8;
T_47.1 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x55d44d78fea0;
T_48 ;
    %wait E_0x55d44d793390;
    %load/vec4 v0x55d44d7971d0_0;
    %load/vec4 v0x55d44d7972b0_0;
    %cmp/e;
    %jmp/0xz  T_48.0, 4;
    %load/vec4 v0x55d44d7971d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_48.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d798600_0, 0, 8;
    %jmp T_48.3;
T_48.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d798600_0, 0, 8;
T_48.3 ;
    %jmp T_48.1;
T_48.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d798600_0, 0, 8;
T_48.1 ;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x55d44d794280;
T_49 ;
    %wait E_0x55d44e2bd0c0;
    %load/vec4 v0x55d44d7956b0_0;
    %load/vec4 v0x55d44d795770_0;
    %cmp/e;
    %jmp/0xz  T_49.0, 4;
    %load/vec4 v0x55d44d7956b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_49.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d791330_0, 0, 8;
    %jmp T_49.3;
T_49.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d791330_0, 0, 8;
T_49.3 ;
    %jmp T_49.1;
T_49.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d791330_0, 0, 8;
T_49.1 ;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x55d44d792760;
T_50 ;
    %wait E_0x55d44e2bfeb0;
    %load/vec4 v0x55d44d78e420_0;
    %load/vec4 v0x55d44d78e4e0_0;
    %cmp/e;
    %jmp/0xz  T_50.0, 4;
    %load/vec4 v0x55d44d78e420_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_50.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d78f7b0_0, 0, 8;
    %jmp T_50.3;
T_50.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d78f7b0_0, 0, 8;
T_50.3 ;
    %jmp T_50.1;
T_50.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d78f7b0_0, 0, 8;
T_50.1 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x55d44d7838d0;
T_51 ;
    %wait E_0x55d44e2b3560;
    %load/vec4 v0x55d44d789830_0;
    %load/vec4 v0x55d44d7898f0_0;
    %cmp/e;
    %jmp/0xz  T_51.0, 4;
    %load/vec4 v0x55d44d789830_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_51.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d789450_0, 0, 8;
    %jmp T_51.3;
T_51.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d789450_0, 0, 8;
T_51.3 ;
    %jmp T_51.1;
T_51.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d789450_0, 0, 8;
T_51.1 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x55d44d7868e0;
T_52 ;
    %wait E_0x55d44d789990;
    %load/vec4 v0x55d44d786500_0;
    %load/vec4 v0x55d44d7865c0_0;
    %cmp/e;
    %jmp/0xz  T_52.0, 4;
    %load/vec4 v0x55d44d786500_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_52.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d783550_0, 0, 8;
    %jmp T_52.3;
T_52.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d783550_0, 0, 8;
T_52.3 ;
    %jmp T_52.1;
T_52.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d783550_0, 0, 8;
T_52.1 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x55d44d78a880;
T_53 ;
    %wait E_0x55d44e2a6c40;
    %load/vec4 v0x55d44d78bcb0_0;
    %load/vec4 v0x55d44d78bd50_0;
    %cmp/e;
    %jmp/0xz  T_53.0, 4;
    %load/vec4 v0x55d44d78bcb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_53.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d787930_0, 0, 8;
    %jmp T_53.3;
T_53.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d787930_0, 0, 8;
T_53.3 ;
    %jmp T_53.1;
T_53.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d787930_0, 0, 8;
T_53.1 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x55d44d788d60;
T_54 ;
    %wait E_0x55d44d78be10;
    %load/vec4 v0x55d44d7849e0_0;
    %load/vec4 v0x55d44d784aa0_0;
    %cmp/e;
    %jmp/0xz  T_54.0, 4;
    %load/vec4 v0x55d44d7849e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_54.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d785e10_0, 0, 8;
    %jmp T_54.3;
T_54.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d785e10_0, 0, 8;
T_54.3 ;
    %jmp T_54.1;
T_54.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d785e10_0, 0, 8;
T_54.1 ;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x55d44d781ad0;
T_55 ;
    %wait E_0x55d44d784b40;
    %load/vec4 v0x55d44d782e60_0;
    %load/vec4 v0x55d44d782f00_0;
    %cmp/e;
    %jmp/0xz  T_55.0, 4;
    %load/vec4 v0x55d44d782e60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_55.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7773a0_0, 0, 8;
    %jmp T_55.3;
T_55.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7773a0_0, 0, 8;
T_55.3 ;
    %jmp T_55.1;
T_55.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7773a0_0, 0, 8;
T_55.1 ;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x55d44d77fe30;
T_56 ;
    %wait E_0x55d44d782fc0;
    %load/vec4 v0x55d44d77fa50_0;
    %load/vec4 v0x55d44d77fb30_0;
    %cmp/e;
    %jmp/0xz  T_56.0, 4;
    %load/vec4 v0x55d44d77fa50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_56.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d776f80_0, 0, 8;
    %jmp T_56.3;
T_56.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d776f80_0, 0, 8;
T_56.3 ;
    %jmp T_56.1;
T_56.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d776f80_0, 0, 8;
T_56.1 ;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x55d44d77cee0;
T_57 ;
    %wait E_0x55d44e2967d0;
    %load/vec4 v0x55d44d77cb00_0;
    %load/vec4 v0x55d44d77cbc0_0;
    %cmp/e;
    %jmp/0xz  T_57.0, 4;
    %load/vec4 v0x55d44d77cb00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_57.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d779f90_0, 0, 8;
    %jmp T_57.3;
T_57.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d779f90_0, 0, 8;
T_57.3 ;
    %jmp T_57.1;
T_57.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d779f90_0, 0, 8;
T_57.1 ;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x55d44d779bb0;
T_58 ;
    %wait E_0x55d44e27d530;
    %load/vec4 v0x55d44d776c00_0;
    %load/vec4 v0x55d44d776cc0_0;
    %cmp/e;
    %jmp/0xz  T_58.0, 4;
    %load/vec4 v0x55d44d776c00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_58.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d77df30_0, 0, 8;
    %jmp T_58.3;
T_58.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d77df30_0, 0, 8;
T_58.3 ;
    %jmp T_58.1;
T_58.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d77df30_0, 0, 8;
T_58.1 ;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x55d44d778090;
T_59 ;
    %wait E_0x55d44e28f860;
    %load/vec4 v0x55d44d7794c0_0;
    %load/vec4 v0x55d44d779580_0;
    %cmp/e;
    %jmp/0xz  T_59.0, 4;
    %load/vec4 v0x55d44d7794c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_59.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d775180_0, 0, 8;
    %jmp T_59.3;
T_59.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d775180_0, 0, 8;
T_59.3 ;
    %jmp T_59.1;
T_59.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d775180_0, 0, 8;
T_59.1 ;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x55d44d776510;
T_60 ;
    %wait E_0x55d44d779620;
    %load/vec4 v0x55d44d76a960_0;
    %load/vec4 v0x55d44d76aa20_0;
    %cmp/e;
    %jmp/0xz  T_60.0, 4;
    %load/vec4 v0x55d44d76a960_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_60.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7733f0_0, 0, 8;
    %jmp T_60.3;
T_60.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7733f0_0, 0, 8;
T_60.3 ;
    %jmp T_60.1;
T_60.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7733f0_0, 0, 8;
T_60.1 ;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x55d44d773010;
T_61 ;
    %wait E_0x55d44e282f40;
    %load/vec4 v0x55d44d76a540_0;
    %load/vec4 v0x55d44d76a5e0_0;
    %cmp/e;
    %jmp/0xz  T_61.0, 4;
    %load/vec4 v0x55d44d76a540_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_61.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7704a0_0, 0, 8;
    %jmp T_61.3;
T_61.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7704a0_0, 0, 8;
T_61.3 ;
    %jmp T_61.1;
T_61.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7704a0_0, 0, 8;
T_61.1 ;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x55d44d7700c0;
T_62 ;
    %wait E_0x55d44d76a6a0;
    %load/vec4 v0x55d44d76d550_0;
    %load/vec4 v0x55d44d76d610_0;
    %cmp/e;
    %jmp/0xz  T_62.0, 4;
    %load/vec4 v0x55d44d76d550_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_62.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d76d170_0, 0, 8;
    %jmp T_62.3;
T_62.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d76d170_0, 0, 8;
T_62.3 ;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d76d170_0, 0, 8;
T_62.1 ;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x55d44d76a1c0;
T_63 ;
    %wait E_0x55d44d76d6b0;
    %load/vec4 v0x55d44d7714f0_0;
    %load/vec4 v0x55d44d771590_0;
    %cmp/e;
    %jmp/0xz  T_63.0, 4;
    %load/vec4 v0x55d44d7714f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_63.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d772920_0, 0, 8;
    %jmp T_63.3;
T_63.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d772920_0, 0, 8;
T_63.3 ;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d772920_0, 0, 8;
T_63.1 ;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x55d44d76e5a0;
T_64 ;
    %wait E_0x55d44d771650;
    %load/vec4 v0x55d44d76f9d0_0;
    %load/vec4 v0x55d44d76fab0_0;
    %cmp/e;
    %jmp/0xz  T_64.0, 4;
    %load/vec4 v0x55d44d76f9d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_64.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d76b650_0, 0, 8;
    %jmp T_64.3;
T_64.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d76b650_0, 0, 8;
T_64.3 ;
    %jmp T_64.1;
T_64.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d76b650_0, 0, 8;
T_64.1 ;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x55d44d76ca80;
T_65 ;
    %wait E_0x55d44e0c2920;
    %load/vec4 v0x55d44d7686a0_0;
    %load/vec4 v0x55d44d768760_0;
    %cmp/e;
    %jmp/0xz  T_65.0, 4;
    %load/vec4 v0x55d44d7686a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_65.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d769ad0_0, 0, 8;
    %jmp T_65.3;
T_65.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d769ad0_0, 0, 8;
T_65.3 ;
    %jmp T_65.1;
T_65.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d769ad0_0, 0, 8;
T_65.1 ;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x55d44d766f40;
T_66 ;
    %wait E_0x55d44e1f9d20;
    %load/vec4 v0x55d44d759a80_0;
    %load/vec4 v0x55d44d759b40_0;
    %cmp/e;
    %jmp/0xz  T_66.0, 4;
    %load/vec4 v0x55d44d759a80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_66.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d74d130_0, 0, 8;
    %jmp T_66.3;
T_66.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d74d130_0, 0, 8;
T_66.3 ;
    %jmp T_66.1;
T_66.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d74d130_0, 0, 8;
T_66.1 ;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x55d44d75c1e0;
T_67 ;
    %wait E_0x55d44e22cec0;
    %load/vec4 v0x55d44d762140_0;
    %load/vec4 v0x55d44d762200_0;
    %cmp/e;
    %jmp/0xz  T_67.0, 4;
    %load/vec4 v0x55d44d762140_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_67.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d761d60_0, 0, 8;
    %jmp T_67.3;
T_67.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d761d60_0, 0, 8;
T_67.3 ;
    %jmp T_67.1;
T_67.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d761d60_0, 0, 8;
T_67.1 ;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x55d44d75f1f0;
T_68 ;
    %wait E_0x55d44d7622a0;
    %load/vec4 v0x55d44d75ee10_0;
    %load/vec4 v0x55d44d75eed0_0;
    %cmp/e;
    %jmp/0xz  T_68.0, 4;
    %load/vec4 v0x55d44d75ee10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_68.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d75be60_0, 0, 8;
    %jmp T_68.3;
T_68.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d75be60_0, 0, 8;
T_68.3 ;
    %jmp T_68.1;
T_68.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d75be60_0, 0, 8;
T_68.1 ;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x55d44d763190;
T_69 ;
    %wait E_0x55d44e25fca0;
    %load/vec4 v0x55d44d7645c0_0;
    %load/vec4 v0x55d44d764660_0;
    %cmp/e;
    %jmp/0xz  T_69.0, 4;
    %load/vec4 v0x55d44d7645c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_69.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d760240_0, 0, 8;
    %jmp T_69.3;
T_69.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d760240_0, 0, 8;
T_69.3 ;
    %jmp T_69.1;
T_69.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d760240_0, 0, 8;
T_69.1 ;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x55d44d761670;
T_70 ;
    %wait E_0x55d44d764720;
    %load/vec4 v0x55d44d75d2f0_0;
    %load/vec4 v0x55d44d75d3b0_0;
    %cmp/e;
    %jmp/0xz  T_70.0, 4;
    %load/vec4 v0x55d44d75d2f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_70.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d75e720_0, 0, 8;
    %jmp T_70.3;
T_70.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d75e720_0, 0, 8;
T_70.3 ;
    %jmp T_70.1;
T_70.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d75e720_0, 0, 8;
T_70.1 ;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x55d44d75a3e0;
T_71 ;
    %wait E_0x55d44d75d450;
    %load/vec4 v0x55d44d75b770_0;
    %load/vec4 v0x55d44d75b810_0;
    %cmp/e;
    %jmp/0xz  T_71.0, 4;
    %load/vec4 v0x55d44d75b770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_71.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d74fcb0_0, 0, 8;
    %jmp T_71.3;
T_71.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d74fcb0_0, 0, 8;
T_71.3 ;
    %jmp T_71.1;
T_71.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d74fcb0_0, 0, 8;
T_71.1 ;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x55d44d758740;
T_72 ;
    %wait E_0x55d44d75b8d0;
    %load/vec4 v0x55d44d758360_0;
    %load/vec4 v0x55d44d758440_0;
    %cmp/e;
    %jmp/0xz  T_72.0, 4;
    %load/vec4 v0x55d44d758360_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_72.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d74f890_0, 0, 8;
    %jmp T_72.3;
T_72.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d74f890_0, 0, 8;
T_72.3 ;
    %jmp T_72.1;
T_72.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d74f890_0, 0, 8;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x55d44d7557f0;
T_73 ;
    %wait E_0x55d44e24f300;
    %load/vec4 v0x55d44d755410_0;
    %load/vec4 v0x55d44d7554d0_0;
    %cmp/e;
    %jmp/0xz  T_73.0, 4;
    %load/vec4 v0x55d44d755410_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_73.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7528a0_0, 0, 8;
    %jmp T_73.3;
T_73.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7528a0_0, 0, 8;
T_73.3 ;
    %jmp T_73.1;
T_73.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d7528a0_0, 0, 8;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x55d44d7524c0;
T_74 ;
    %wait E_0x55d44e23ce70;
    %load/vec4 v0x55d44d74f510_0;
    %load/vec4 v0x55d44d74f5d0_0;
    %cmp/e;
    %jmp/0xz  T_74.0, 4;
    %load/vec4 v0x55d44d74f510_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_74.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d756840_0, 0, 8;
    %jmp T_74.3;
T_74.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d756840_0, 0, 8;
T_74.3 ;
    %jmp T_74.1;
T_74.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55d44d756840_0, 0, 8;
T_74.1 ;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x55d44d74ba10;
T_75 ;
    %wait E_0x55d44e245900;
    %load/vec4 v0x55d44d748bb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0x55d44d748ac0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55d44d745f50_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55d44d745ff0_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0x55d44d748fa0_0;
    %assign/vec4 v0x55d44d748ac0_0, 0;
    %load/vec4 v0x55d44d742f40_0;
    %assign/vec4 v0x55d44d745f50_0, 0;
    %load/vec4 v0x55d44d742fe0_0;
    %assign/vec4 v0x55d44d745ff0_0, 0;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x55d44d72bfb0;
T_76 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d44d72bbd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d44d72bcb0_0, 0, 32;
    %end;
    .thread T_76;
    .scope S_0x55d44d72bfb0;
T_77 ;
    %wait E_0x55d44d73c5c0;
    %load/vec4 v0x55d44d728c20_0;
    %pad/u 32;
    %assign/vec4 v0x55d44d72bcb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d44d72bbd0_0, 0, 32;
T_77.0 ;
    %load/vec4 v0x55d44d72bbd0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_77.1, 5;
    %load/vec4 v0x55d44d728d10_0;
    %load/vec4 v0x55d44d72bbd0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x55d44d72bbd0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55d44d72ff50_0, 4, 8;
    %load/vec4 v0x55d44d72bbd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d44d72bbd0_0, 0, 32;
    %jmp T_77.0;
T_77.1 ;
    %pushi/vec4 63, 0, 32;
    %store/vec4 v0x55d44d72bbd0_0, 0, 32;
T_77.2 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55d44d72bbd0_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55d44d72bcb0_0;
    %pow/s;
    %sub;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_77.3, 5;
    %load/vec4 v0x55d44d72ff50_0;
    %load/vec4 v0x55d44d72bbd0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_77.4, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %load/vec4 v0x55d44d72bbd0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55d44d72ff50_0, 4, 8;
    %jmp T_77.5;
T_77.4 ;
    %load/vec4 v0x55d44d72ff50_0;
    %load/vec4 v0x55d44d72bbd0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_77.6, 4;
    %load/vec4 v0x55d44d72ff50_0;
    %load/vec4 v0x55d44d72bbd0_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55d44d72bcb0_0;
    %pow/s;
    %sub;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_77.8, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %load/vec4 v0x55d44d72bbd0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55d44d72ff50_0, 4, 8;
    %jmp T_77.9;
T_77.8 ;
    %load/vec4 v0x55d44d72ff50_0;
    %load/vec4 v0x55d44d72bbd0_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55d44d72bcb0_0;
    %pow/s;
    %sub;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_77.10, 4;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %load/vec4 v0x55d44d72bbd0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55d44d72ff50_0, 4, 8;
    %jmp T_77.11;
T_77.10 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %load/vec4 v0x55d44d72bbd0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55d44d72ff50_0, 4, 8;
T_77.11 ;
T_77.9 ;
    %jmp T_77.7;
T_77.6 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %load/vec4 v0x55d44d72bbd0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55d44d72ff50_0, 4, 8;
T_77.7 ;
T_77.5 ;
    %load/vec4 v0x55d44d72bbd0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x55d44d72bbd0_0, 0, 32;
    %jmp T_77.2;
T_77.3 ;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0x55d44d745b70;
T_78 ;
    %wait E_0x55d44e245900;
    %load/vec4 v0x55d44d746fa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0x55d44d74b3c0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55d44d747090_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55d44d7483d0_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x55d44d74b320_0;
    %assign/vec4 v0x55d44d74b3c0_0, 0;
    %load/vec4 v0x55d44d742c90_0;
    %assign/vec4 v0x55d44d747090_0, 0;
    %load/vec4 v0x55d44d749ef0_0;
    %assign/vec4 v0x55d44d7483d0_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x55d44d731380;
T_79 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d44d72d0c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d44d72e430_0, 0, 32;
    %end;
    .thread T_79;
    .scope S_0x55d44d731380;
T_80 ;
    %wait E_0x55d44d750a30;
    %load/vec4 v0x55d44d72e4f0_0;
    %pad/u 32;
    %assign/vec4 v0x55d44d72e430_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d44d72d0c0_0, 0, 32;
T_80.0 ;
    %load/vec4 v0x55d44d72d0c0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_80.1, 5;
    %load/vec4 v0x55d44d72a0b0_0;
    %load/vec4 v0x55d44d72d0c0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x55d44d72d0c0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55d44d72a1b0_0, 4, 8;
    %load/vec4 v0x55d44d72d0c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d44d72d0c0_0, 0, 32;
    %jmp T_80.0;
T_80.1 ;
    %pushi/vec4 63, 0, 32;
    %store/vec4 v0x55d44d72d0c0_0, 0, 32;
T_80.2 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55d44d72d0c0_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55d44d72e430_0;
    %pow/s;
    %sub;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_80.3, 5;
    %load/vec4 v0x55d44d72a1b0_0;
    %load/vec4 v0x55d44d72d0c0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_80.4, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %load/vec4 v0x55d44d72d0c0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55d44d72a1b0_0, 4, 8;
    %jmp T_80.5;
T_80.4 ;
    %load/vec4 v0x55d44d72a1b0_0;
    %load/vec4 v0x55d44d72d0c0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_80.6, 4;
    %load/vec4 v0x55d44d72a1b0_0;
    %load/vec4 v0x55d44d72d0c0_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55d44d72e430_0;
    %pow/s;
    %sub;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_80.8, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %load/vec4 v0x55d44d72d0c0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55d44d72a1b0_0, 4, 8;
    %jmp T_80.9;
T_80.8 ;
    %load/vec4 v0x55d44d72a1b0_0;
    %load/vec4 v0x55d44d72d0c0_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55d44d72e430_0;
    %pow/s;
    %sub;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_80.10, 4;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %load/vec4 v0x55d44d72d0c0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55d44d72a1b0_0, 4, 8;
    %jmp T_80.11;
T_80.10 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %load/vec4 v0x55d44d72d0c0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55d44d72a1b0_0, 4, 8;
T_80.11 ;
T_80.9 ;
    %jmp T_80.7;
T_80.6 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %load/vec4 v0x55d44d72d0c0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55d44d72a1b0_0, 4, 8;
T_80.7 ;
T_80.5 ;
    %load/vec4 v0x55d44d72d0c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x55d44d72d0c0_0, 0, 32;
    %jmp T_80.2;
T_80.3 ;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x55d44d744050;
T_81 ;
    %wait E_0x55d44e245900;
    %load/vec4 v0x55d44d736920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0x55d44d7425a0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55d44d7369c0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55d44d73f3b0_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x55d44d7424d0_0;
    %assign/vec4 v0x55d44d7425a0_0, 0;
    %load/vec4 v0x55d44d745550_0;
    %assign/vec4 v0x55d44d7369c0_0, 0;
    %load/vec4 v0x55d44d741140_0;
    %assign/vec4 v0x55d44d73f3b0_0, 0;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x55d44d72b4e0;
T_82 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d44d7271a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d44d727260_0, 0, 32;
    %end;
    .thread T_82;
    .scope S_0x55d44d72b4e0;
T_83 ;
    %wait E_0x55d44d72e590;
    %load/vec4 v0x55d44d728530_0;
    %pad/u 32;
    %assign/vec4 v0x55d44d727260_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d44d7271a0_0, 0, 32;
T_83.0 ;
    %load/vec4 v0x55d44d7271a0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_83.1, 5;
    %load/vec4 v0x55d44d728620_0;
    %load/vec4 v0x55d44d7271a0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x55d44d7271a0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55d44d71ca70_0, 4, 8;
    %load/vec4 v0x55d44d7271a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d44d7271a0_0, 0, 32;
    %jmp T_83.0;
T_83.1 ;
    %pushi/vec4 63, 0, 32;
    %store/vec4 v0x55d44d7271a0_0, 0, 32;
T_83.2 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55d44d7271a0_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55d44d727260_0;
    %pow/s;
    %sub;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_83.3, 5;
    %load/vec4 v0x55d44d71ca70_0;
    %load/vec4 v0x55d44d7271a0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_83.4, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %load/vec4 v0x55d44d7271a0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55d44d71ca70_0, 4, 8;
    %jmp T_83.5;
T_83.4 ;
    %load/vec4 v0x55d44d71ca70_0;
    %load/vec4 v0x55d44d7271a0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_83.6, 4;
    %load/vec4 v0x55d44d71ca70_0;
    %load/vec4 v0x55d44d7271a0_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55d44d727260_0;
    %pow/s;
    %sub;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_83.8, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %load/vec4 v0x55d44d7271a0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55d44d71ca70_0, 4, 8;
    %jmp T_83.9;
T_83.8 ;
    %load/vec4 v0x55d44d71ca70_0;
    %load/vec4 v0x55d44d7271a0_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55d44d727260_0;
    %pow/s;
    %sub;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_83.10, 4;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %load/vec4 v0x55d44d7271a0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55d44d71ca70_0, 4, 8;
    %jmp T_83.11;
T_83.10 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %load/vec4 v0x55d44d7271a0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55d44d71ca70_0, 4, 8;
T_83.11 ;
T_83.9 ;
    %jmp T_83.7;
T_83.6 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %load/vec4 v0x55d44d7271a0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55d44d71ca70_0, 4, 8;
T_83.7 ;
T_83.5 ;
    %load/vec4 v0x55d44d7271a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x55d44d7271a0_0, 0, 32;
    %jmp T_83.2;
T_83.3 ;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0x55d44d73efd0;
T_84 ;
    %wait E_0x55d44e245900;
    %load/vec4 v0x55d44d739510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0x55d44d73c150_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55d44d739130_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55d44d739210_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0x55d44d73c080_0;
    %assign/vec4 v0x55d44d73c150_0, 0;
    %load/vec4 v0x55d44d7365d0_0;
    %assign/vec4 v0x55d44d739130_0, 0;
    %load/vec4 v0x55d44d73c460_0;
    %assign/vec4 v0x55d44d739210_0, 0;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x55d44d725500;
T_85 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d44d725120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d44d7251e0_0, 0, 32;
    %end;
    .thread T_85;
    .scope S_0x55d44d725500;
T_86 ;
    %wait E_0x55d44d71cbd0;
    %load/vec4 v0x55d44d71c650_0;
    %pad/u 32;
    %assign/vec4 v0x55d44d7251e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d44d725120_0, 0, 32;
T_86.0 ;
    %load/vec4 v0x55d44d725120_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_86.1, 5;
    %load/vec4 v0x55d44d71c740_0;
    %load/vec4 v0x55d44d725120_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x55d44d725120_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55d44d7225b0_0, 4, 8;
    %load/vec4 v0x55d44d725120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d44d725120_0, 0, 32;
    %jmp T_86.0;
T_86.1 ;
    %pushi/vec4 63, 0, 32;
    %store/vec4 v0x55d44d725120_0, 0, 32;
T_86.2 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55d44d725120_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55d44d7251e0_0;
    %pow/s;
    %sub;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_86.3, 5;
    %load/vec4 v0x55d44d7225b0_0;
    %load/vec4 v0x55d44d725120_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_86.4, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %load/vec4 v0x55d44d725120_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55d44d7225b0_0, 4, 8;
    %jmp T_86.5;
T_86.4 ;
    %load/vec4 v0x55d44d7225b0_0;
    %load/vec4 v0x55d44d725120_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_86.6, 4;
    %load/vec4 v0x55d44d7225b0_0;
    %load/vec4 v0x55d44d725120_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55d44d7251e0_0;
    %pow/s;
    %sub;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_86.8, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %load/vec4 v0x55d44d725120_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55d44d7225b0_0, 4, 8;
    %jmp T_86.9;
T_86.8 ;
    %load/vec4 v0x55d44d7225b0_0;
    %load/vec4 v0x55d44d725120_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55d44d7251e0_0;
    %pow/s;
    %sub;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_86.10, 4;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %load/vec4 v0x55d44d725120_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55d44d7225b0_0, 4, 8;
    %jmp T_86.11;
T_86.10 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %load/vec4 v0x55d44d725120_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55d44d7225b0_0, 4, 8;
T_86.11 ;
T_86.9 ;
    %jmp T_86.7;
T_86.6 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %load/vec4 v0x55d44d725120_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55d44d7225b0_0, 4, 8;
T_86.7 ;
T_86.5 ;
    %load/vec4 v0x55d44d725120_0;
    %subi 1, 0, 32;
    %store/vec4 v0x55d44d725120_0, 0, 32;
    %jmp T_86.2;
T_86.3 ;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_0x55d44d736180;
T_87 ;
    %wait E_0x55d44e245900;
    %load/vec4 v0x55d44d73b990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0x55d44d73a600_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55d44d73ba30_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55d44d737610_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0x55d44d73a560_0;
    %assign/vec4 v0x55d44d73a600_0, 0;
    %load/vec4 v0x55d44d73d580_0;
    %assign/vec4 v0x55d44d73ba30_0, 0;
    %load/vec4 v0x55d44d73e8e0_0;
    %assign/vec4 v0x55d44d737610_0, 0;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x55d44d7221d0;
T_88 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d44d71f660_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d44d71f720_0, 0, 32;
    %end;
    .thread T_88;
    .scope S_0x55d44d7221d0;
T_89 ;
    %wait E_0x55d44e1e2570;
    %load/vec4 v0x55d44d71f280_0;
    %pad/u 32;
    %assign/vec4 v0x55d44d71f720_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d44d71f660_0, 0, 32;
T_89.0 ;
    %load/vec4 v0x55d44d71f660_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_89.1, 5;
    %load/vec4 v0x55d44d71f370_0;
    %load/vec4 v0x55d44d71f660_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x55d44d71f660_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55d44d71c2d0_0, 4, 8;
    %load/vec4 v0x55d44d71f660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d44d71f660_0, 0, 32;
    %jmp T_89.0;
T_89.1 ;
    %pushi/vec4 63, 0, 32;
    %store/vec4 v0x55d44d71f660_0, 0, 32;
T_89.2 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55d44d71f660_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55d44d71f720_0;
    %pow/s;
    %sub;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_89.3, 5;
    %load/vec4 v0x55d44d71c2d0_0;
    %load/vec4 v0x55d44d71f660_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_89.4, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %load/vec4 v0x55d44d71f660_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55d44d71c2d0_0, 4, 8;
    %jmp T_89.5;
T_89.4 ;
    %load/vec4 v0x55d44d71c2d0_0;
    %load/vec4 v0x55d44d71f660_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_89.6, 4;
    %load/vec4 v0x55d44d71c2d0_0;
    %load/vec4 v0x55d44d71f660_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55d44d71f720_0;
    %pow/s;
    %sub;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_89.8, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %load/vec4 v0x55d44d71f660_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55d44d71c2d0_0, 4, 8;
    %jmp T_89.9;
T_89.8 ;
    %load/vec4 v0x55d44d71c2d0_0;
    %load/vec4 v0x55d44d71f660_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55d44d71f720_0;
    %pow/s;
    %sub;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_89.10, 4;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %load/vec4 v0x55d44d71f660_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55d44d71c2d0_0, 4, 8;
    %jmp T_89.11;
T_89.10 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %load/vec4 v0x55d44d71f660_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55d44d71c2d0_0, 4, 8;
T_89.11 ;
T_89.9 ;
    %jmp T_89.7;
T_89.6 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %load/vec4 v0x55d44d71f660_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55d44d71c2d0_0, 4, 8;
T_89.7 ;
T_89.5 ;
    %load/vec4 v0x55d44d71f660_0;
    %subi 1, 0, 32;
    %store/vec4 v0x55d44d71f660_0, 0, 32;
    %jmp T_89.2;
T_89.3 ;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_0x55d44d738a40;
T_90 ;
    %wait E_0x55d44e245900;
    %load/vec4 v0x55d44d726840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0x55d44d733260_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55d44d7268e0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55d44d719ef0_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0x55d44d733190_0;
    %assign/vec4 v0x55d44d733260_0, 0;
    %load/vec4 v0x55d44d7347d0_0;
    %assign/vec4 v0x55d44d7268e0_0, 0;
    %load/vec4 v0x55d44d735a90_0;
    %assign/vec4 v0x55d44d719ef0_0, 0;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x55d44d723600;
T_91 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d44d724a30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d44d724af0_0, 0, 32;
    %end;
    .thread T_91;
    .scope S_0x55d44d723600;
T_92 ;
    %wait E_0x55d44d722710;
    %load/vec4 v0x55d44d7206b0_0;
    %pad/u 32;
    %assign/vec4 v0x55d44d724af0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d44d724a30_0, 0, 32;
T_92.0 ;
    %load/vec4 v0x55d44d724a30_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_92.1, 5;
    %load/vec4 v0x55d44d7207a0_0;
    %load/vec4 v0x55d44d724a30_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x55d44d724a30_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55d44d721ae0_0, 4, 8;
    %load/vec4 v0x55d44d724a30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d44d724a30_0, 0, 32;
    %jmp T_92.0;
T_92.1 ;
    %pushi/vec4 63, 0, 32;
    %store/vec4 v0x55d44d724a30_0, 0, 32;
T_92.2 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55d44d724a30_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55d44d724af0_0;
    %pow/s;
    %sub;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_92.3, 5;
    %load/vec4 v0x55d44d721ae0_0;
    %load/vec4 v0x55d44d724a30_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_92.4, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %load/vec4 v0x55d44d724a30_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55d44d721ae0_0, 4, 8;
    %jmp T_92.5;
T_92.4 ;
    %load/vec4 v0x55d44d721ae0_0;
    %load/vec4 v0x55d44d724a30_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_92.6, 4;
    %load/vec4 v0x55d44d721ae0_0;
    %load/vec4 v0x55d44d724a30_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55d44d724af0_0;
    %pow/s;
    %sub;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_92.8, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %load/vec4 v0x55d44d724a30_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55d44d721ae0_0, 4, 8;
    %jmp T_92.9;
T_92.8 ;
    %load/vec4 v0x55d44d721ae0_0;
    %load/vec4 v0x55d44d724a30_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55d44d724af0_0;
    %pow/s;
    %sub;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_92.10, 4;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %load/vec4 v0x55d44d724a30_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55d44d721ae0_0, 4, 8;
    %jmp T_92.11;
T_92.10 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %load/vec4 v0x55d44d724a30_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55d44d721ae0_0, 4, 8;
T_92.11 ;
T_92.9 ;
    %jmp T_92.7;
T_92.6 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %load/vec4 v0x55d44d724a30_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55d44d721ae0_0, 4, 8;
T_92.7 ;
T_92.5 ;
    %load/vec4 v0x55d44d724a30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x55d44d724a30_0, 0, 32;
    %jmp T_92.2;
T_92.3 ;
    %jmp T_92;
    .thread T_92, $push;
    .scope S_0x55d44d7293c0;
T_93 ;
    %wait E_0x55d44e245900;
    %load/vec4 v0x55d44d72ef00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0x55d44d729040_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55d44d72efa0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55d44d72eb20_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0x55d44d728fa0_0;
    %assign/vec4 v0x55d44d729040_0, 0;
    %load/vec4 v0x55d44d731f20_0;
    %assign/vec4 v0x55d44d72efa0_0, 0;
    %load/vec4 v0x55d44d731a70_0;
    %assign/vec4 v0x55d44d72eb20_0, 0;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x55d44d7ef040;
T_94 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d44d709220_0, 0, 32;
    %end;
    .thread T_94;
    .scope S_0x55d44d7ef040;
T_95 ;
    %wait E_0x55d44e245900;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d44d709220_0, 0, 32;
T_95.0 ;
    %load/vec4 v0x55d44d709220_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_95.1, 5;
    %load/vec4 v0x55d44d705ef0_0;
    %load/vec4 v0x55d44d709220_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_95.2, 4;
    %load/vec4 v0x55d44d70bd90_0;
    %load/vec4 v0x55d44d709220_0;
    %part/s 1;
    %load/vec4 v0x55d44d7032c0_0;
    %load/vec4 v0x55d44d709220_0;
    %part/s 1;
    %xor;
    %pushi/vec4 0, 0, 1;
    %xor;
    %ix/getv/s 4, v0x55d44d709220_0;
    %store/vec4 v0x55d44d708e40_0, 4, 1;
    %jmp T_95.3;
T_95.2 ;
    %load/vec4 v0x55d44d70bd90_0;
    %load/vec4 v0x55d44d709220_0;
    %part/s 1;
    %pad/u 2;
    %load/vec4 v0x55d44d7032c0_0;
    %load/vec4 v0x55d44d709220_0;
    %part/s 1;
    %pad/u 2;
    %xor;
    %pushi/vec4 1, 0, 2;
    %xor;
    %pad/u 1;
    %ix/getv/s 4, v0x55d44d709220_0;
    %store/vec4 v0x55d44d708e40_0, 4, 1;
T_95.3 ;
    %load/vec4 v0x55d44d709220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d44d709220_0, 0, 32;
    %jmp T_95.0;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x55d44db10da0;
T_96 ;
    %delay 0, 0;
    %pushi/vec4 19, 0, 33;
    %store/vec4 v0x55d44e7d1990_0, 0, 33;
    %pushi/vec4 15, 0, 33;
    %store/vec4 v0x55d44e7d1a30_0, 0, 33;
    %delay 4, 0;
    %pushi/vec4 9943000, 0, 33;
    %store/vec4 v0x55d44e7d1990_0, 0, 33;
    %pushi/vec4 3302367, 0, 33;
    %store/vec4 v0x55d44e7d1a30_0, 0, 33;
    %delay 5, 0;
    %pushi/vec4 5, 0, 33;
    %store/vec4 v0x55d44e7d1990_0, 0, 33;
    %pushi/vec4 10, 0, 33;
    %store/vec4 v0x55d44e7d1a30_0, 0, 33;
    %end;
    .thread T_96;
    .scope S_0x55d44db10da0;
T_97 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d44e7d1c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d44e7d1d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d44e7d1d90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d44e7d1ca0_0, 0, 32;
T_97.0 ;
    %load/vec4 v0x55d44e7d1ca0_0;
    %cmpi/s 60, 0, 32;
    %jmp/0xz T_97.1, 5;
    %delay 1, 0;
    %load/vec4 v0x55d44e7d1c00_0;
    %inv;
    %store/vec4 v0x55d44e7d1c00_0, 0, 1;
    %load/vec4 v0x55d44e7d1ca0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55d44e7d1ca0_0, 0, 32;
    %jmp T_97.0;
T_97.1 ;
    %end;
    .thread T_97;
    .scope S_0x55d44db10da0;
T_98 ;
    %vpi_call 2 30 "$monitor", $time, " Input bts:Multiplier=%d and Multiplicand =%d;\012\011\011\011\011Output:\012\011\011\011\011In Exponential form:Result=%e\012\011\011\011\011Decimal form=%d\012", v0x55d44e7d1990_0, v0x55d44e7d1a30_0, v0x55d44e7d1b00_0, v0x55d44e7d1b00_0 {0 0 0};
    %vpi_call 2 31 "$dumpfile", "32wallace.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars" {0 0 0};
    %end;
    .thread T_98;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "32wallace_tb.v";
    "./32wallace.v";
    "./FullAdder/3fa.v";
    "./FullAdder/64BitAdder.v";
    "./FullAdder/32BitAdder.v";
    "./FullAdder/16BitAdder.v";
    "./FullAdder/fourBitAdder.v";
    "./FullAdder/fullAdder.v";
    "./FullAdder/3fam.v";
    "./Cla/adder64alt.v";
    "./Cla/kpg.v";
    "./Cla/2kpg.v";
    "./Cla/dff.v";
    "./Cla/ppc1.v";
    "./Cla/lvl64.v";
    "./dff_lvl.v";
    "./Partial/ppg.v";
