ARM GAS  /tmp/ccB4XIbO.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB133:
  28              		.file 1 "Board/v3/Src/stm32f4xx_hal_msp.c"
   1:Board/v3/Src/stm32f4xx_hal_msp.c **** /**
   2:Board/v3/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   3:Board/v3/Src/stm32f4xx_hal_msp.c ****   * File Name          : stm32f4xx_hal_msp.c
   4:Board/v3/Src/stm32f4xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   5:Board/v3/Src/stm32f4xx_hal_msp.c ****   *                      and de-Initialization codes.
   6:Board/v3/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   7:Board/v3/Src/stm32f4xx_hal_msp.c ****   * This notice applies to any and all portions of this file
   8:Board/v3/Src/stm32f4xx_hal_msp.c ****   * that are not between comment pairs USER CODE BEGIN and
   9:Board/v3/Src/stm32f4xx_hal_msp.c ****   * USER CODE END. Other portions of this file, whether 
  10:Board/v3/Src/stm32f4xx_hal_msp.c ****   * inserted by the user or by software development tools
  11:Board/v3/Src/stm32f4xx_hal_msp.c ****   * are owned by their respective copyright owners.
  12:Board/v3/Src/stm32f4xx_hal_msp.c ****   *
  13:Board/v3/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2018 STMicroelectronics International N.V. 
  14:Board/v3/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  15:Board/v3/Src/stm32f4xx_hal_msp.c ****   *
  16:Board/v3/Src/stm32f4xx_hal_msp.c ****   * Redistribution and use in source and binary forms, with or without 
  17:Board/v3/Src/stm32f4xx_hal_msp.c ****   * modification, are permitted, provided that the following conditions are met:
  18:Board/v3/Src/stm32f4xx_hal_msp.c ****   *
  19:Board/v3/Src/stm32f4xx_hal_msp.c ****   * 1. Redistribution of source code must retain the above copyright notice, 
  20:Board/v3/Src/stm32f4xx_hal_msp.c ****   *    this list of conditions and the following disclaimer.
  21:Board/v3/Src/stm32f4xx_hal_msp.c ****   * 2. Redistributions in binary form must reproduce the above copyright notice,
  22:Board/v3/Src/stm32f4xx_hal_msp.c ****   *    this list of conditions and the following disclaimer in the documentation
  23:Board/v3/Src/stm32f4xx_hal_msp.c ****   *    and/or other materials provided with the distribution.
  24:Board/v3/Src/stm32f4xx_hal_msp.c ****   * 3. Neither the name of STMicroelectronics nor the names of other 
  25:Board/v3/Src/stm32f4xx_hal_msp.c ****   *    contributors to this software may be used to endorse or promote products 
  26:Board/v3/Src/stm32f4xx_hal_msp.c ****   *    derived from this software without specific written permission.
  27:Board/v3/Src/stm32f4xx_hal_msp.c ****   * 4. This software, including modifications and/or derivative works of this 
  28:Board/v3/Src/stm32f4xx_hal_msp.c ****   *    software, must execute solely and exclusively on microcontroller or
  29:Board/v3/Src/stm32f4xx_hal_msp.c ****   *    microprocessor devices manufactured by or for STMicroelectronics.
  30:Board/v3/Src/stm32f4xx_hal_msp.c ****   * 5. Redistribution and use of this software other than as permitted under 
ARM GAS  /tmp/ccB4XIbO.s 			page 2


  31:Board/v3/Src/stm32f4xx_hal_msp.c ****   *    this license is void and will automatically terminate your rights under 
  32:Board/v3/Src/stm32f4xx_hal_msp.c ****   *    this license. 
  33:Board/v3/Src/stm32f4xx_hal_msp.c ****   *
  34:Board/v3/Src/stm32f4xx_hal_msp.c ****   * THIS SOFTWARE IS PROVIDED BY STMICROELECTRONICS AND CONTRIBUTORS "AS IS" 
  35:Board/v3/Src/stm32f4xx_hal_msp.c ****   * AND ANY EXPRESS, IMPLIED OR STATUTORY WARRANTIES, INCLUDING, BUT NOT 
  36:Board/v3/Src/stm32f4xx_hal_msp.c ****   * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A 
  37:Board/v3/Src/stm32f4xx_hal_msp.c ****   * PARTICULAR PURPOSE AND NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY
  38:Board/v3/Src/stm32f4xx_hal_msp.c ****   * RIGHTS ARE DISCLAIMED TO THE FULLEST EXTENT PERMITTED BY LAW. IN NO EVENT 
  39:Board/v3/Src/stm32f4xx_hal_msp.c ****   * SHALL STMICROELECTRONICS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
  40:Board/v3/Src/stm32f4xx_hal_msp.c ****   * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  41:Board/v3/Src/stm32f4xx_hal_msp.c ****   * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, 
  42:Board/v3/Src/stm32f4xx_hal_msp.c ****   * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF 
  43:Board/v3/Src/stm32f4xx_hal_msp.c ****   * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING 
  44:Board/v3/Src/stm32f4xx_hal_msp.c ****   * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
  45:Board/v3/Src/stm32f4xx_hal_msp.c ****   * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  46:Board/v3/Src/stm32f4xx_hal_msp.c ****   *
  47:Board/v3/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  48:Board/v3/Src/stm32f4xx_hal_msp.c ****   */
  49:Board/v3/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  50:Board/v3/Src/stm32f4xx_hal_msp.c **** #include "stm32f4xx_hal.h"
  51:Board/v3/Src/stm32f4xx_hal_msp.c **** extern void _Error_Handler(char *, int);
  52:Board/v3/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  53:Board/v3/Src/stm32f4xx_hal_msp.c **** 
  54:Board/v3/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  55:Board/v3/Src/stm32f4xx_hal_msp.c **** /**
  56:Board/v3/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  57:Board/v3/Src/stm32f4xx_hal_msp.c ****   */
  58:Board/v3/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  59:Board/v3/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 59 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 10B5     		push	{r4, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 4, -8
  37              		.cfi_offset 14, -4
  38 0002 82B0     		sub	sp, sp, #8
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 16
  60:Board/v3/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  61:Board/v3/Src/stm32f4xx_hal_msp.c **** 
  62:Board/v3/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  63:Board/v3/Src/stm32f4xx_hal_msp.c **** 
  64:Board/v3/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  41              		.loc 1 64 3 view .LVU1
  42              	.LBB2:
  43              		.loc 1 64 3 view .LVU2
  44 0004 0024     		movs	r4, #0
  45 0006 0094     		str	r4, [sp]
  46              		.loc 1 64 3 view .LVU3
  47 0008 214B     		ldr	r3, .L3
  48 000a 5A6C     		ldr	r2, [r3, #68]
  49 000c 42F48042 		orr	r2, r2, #16384
  50 0010 5A64     		str	r2, [r3, #68]
  51              		.loc 1 64 3 view .LVU4
ARM GAS  /tmp/ccB4XIbO.s 			page 3


  52 0012 5A6C     		ldr	r2, [r3, #68]
  53 0014 02F48042 		and	r2, r2, #16384
  54 0018 0092     		str	r2, [sp]
  55              		.loc 1 64 3 view .LVU5
  56 001a 009A     		ldr	r2, [sp]
  57              	.LBE2:
  58              		.loc 1 64 3 view .LVU6
  65:Board/v3/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  59              		.loc 1 65 3 view .LVU7
  60              	.LBB3:
  61              		.loc 1 65 3 view .LVU8
  62 001c 0194     		str	r4, [sp, #4]
  63              		.loc 1 65 3 view .LVU9
  64 001e 1A6C     		ldr	r2, [r3, #64]
  65 0020 42F08052 		orr	r2, r2, #268435456
  66 0024 1A64     		str	r2, [r3, #64]
  67              		.loc 1 65 3 view .LVU10
  68 0026 1B6C     		ldr	r3, [r3, #64]
  69 0028 03F08053 		and	r3, r3, #268435456
  70 002c 0193     		str	r3, [sp, #4]
  71              		.loc 1 65 3 view .LVU11
  72 002e 019B     		ldr	r3, [sp, #4]
  73              	.LBE3:
  74              		.loc 1 65 3 view .LVU12
  66:Board/v3/Src/stm32f4xx_hal_msp.c **** 
  67:Board/v3/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
  75              		.loc 1 67 3 view .LVU13
  76 0030 0320     		movs	r0, #3
  77 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  78              	.LVL0:
  68:Board/v3/Src/stm32f4xx_hal_msp.c **** 
  69:Board/v3/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  70:Board/v3/Src/stm32f4xx_hal_msp.c ****   /* MemoryManagement_IRQn interrupt configuration */
  71:Board/v3/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
  79              		.loc 1 71 3 view .LVU14
  80 0036 2246     		mov	r2, r4
  81 0038 2146     		mov	r1, r4
  82 003a 6FF00B00 		mvn	r0, #11
  83 003e FFF7FEFF 		bl	HAL_NVIC_SetPriority
  84              	.LVL1:
  72:Board/v3/Src/stm32f4xx_hal_msp.c ****   /* BusFault_IRQn interrupt configuration */
  73:Board/v3/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
  85              		.loc 1 73 3 view .LVU15
  86 0042 2246     		mov	r2, r4
  87 0044 2146     		mov	r1, r4
  88 0046 6FF00A00 		mvn	r0, #10
  89 004a FFF7FEFF 		bl	HAL_NVIC_SetPriority
  90              	.LVL2:
  74:Board/v3/Src/stm32f4xx_hal_msp.c ****   /* UsageFault_IRQn interrupt configuration */
  75:Board/v3/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
  91              		.loc 1 75 3 view .LVU16
  92 004e 2246     		mov	r2, r4
  93 0050 2146     		mov	r1, r4
  94 0052 6FF00900 		mvn	r0, #9
  95 0056 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  96              	.LVL3:
  76:Board/v3/Src/stm32f4xx_hal_msp.c ****   /* SVCall_IRQn interrupt configuration */
ARM GAS  /tmp/ccB4XIbO.s 			page 4


  77:Board/v3/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(SVCall_IRQn, 3, 0);
  97              		.loc 1 77 3 view .LVU17
  98 005a 2246     		mov	r2, r4
  99 005c 0321     		movs	r1, #3
 100 005e 6FF00400 		mvn	r0, #4
 101 0062 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 102              	.LVL4:
  78:Board/v3/Src/stm32f4xx_hal_msp.c ****   /* DebugMonitor_IRQn interrupt configuration */
  79:Board/v3/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 103              		.loc 1 79 3 view .LVU18
 104 0066 2246     		mov	r2, r4
 105 0068 2146     		mov	r1, r4
 106 006a 6FF00300 		mvn	r0, #3
 107 006e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 108              	.LVL5:
  80:Board/v3/Src/stm32f4xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  81:Board/v3/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 109              		.loc 1 81 3 view .LVU19
 110 0072 2246     		mov	r2, r4
 111 0074 0F21     		movs	r1, #15
 112 0076 6FF00100 		mvn	r0, #1
 113 007a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 114              	.LVL6:
  82:Board/v3/Src/stm32f4xx_hal_msp.c ****   /* SysTick_IRQn interrupt configuration */
  83:Board/v3/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 115              		.loc 1 83 3 view .LVU20
 116 007e 2246     		mov	r2, r4
 117 0080 0F21     		movs	r1, #15
 118 0082 4FF0FF30 		mov	r0, #-1
 119 0086 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 120              	.LVL7:
  84:Board/v3/Src/stm32f4xx_hal_msp.c **** 
  85:Board/v3/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  86:Board/v3/Src/stm32f4xx_hal_msp.c **** 
  87:Board/v3/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  88:Board/v3/Src/stm32f4xx_hal_msp.c **** }
 121              		.loc 1 88 1 is_stmt 0 view .LVU21
 122 008a 02B0     		add	sp, sp, #8
 123              	.LCFI2:
 124              		.cfi_def_cfa_offset 8
 125              		@ sp needed
 126 008c 10BD     		pop	{r4, pc}
 127              	.L4:
 128 008e 00BF     		.align	2
 129              	.L3:
 130 0090 00380240 		.word	1073887232
 131              		.cfi_endproc
 132              	.LFE133:
 134              		.text
 135              	.Letext0:
 136              		.file 2 "/opt/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 137              		.file 3 "/opt/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 138              		.file 4 "ThirdParty/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 139              		.file 5 "ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/ccB4XIbO.s 			page 5


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/ccB4XIbO.s:20     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccB4XIbO.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccB4XIbO.s:130    .text.HAL_MspInit:0000000000000090 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_NVIC_SetPriority
