#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Dec  6 13:12:28 2021
# Process ID: 21452
# Current directory: D:/Documents/Vivado/VLSI/PROJET_FINAL/projet_final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24964 D:\Documents\Vivado\VLSI\PROJET_FINAL\projet_final\project_1.xpr
# Log file: D:/Documents/Vivado/VLSI/PROJET_FINAL/projet_final/vivado.log
# Journal file: D:/Documents/Vivado/VLSI/PROJET_FINAL/projet_final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Documents/Vivado/VLSI/PROJET_FINAL/projet_final/project_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/GIT/VLSI/PROJET_FINAL/projet_final' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Documents/Vivado/VLSI/PROJET_FINAL/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 834.691 ; gain = 247.086
update_compile_order -fileset sources_1
close_project
create_project TB_encryption D:/Documents/Vivado/VLSI/TB_encryption -part xc7z020clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
set_property board_part digilentinc.com:zybo-z7-20:part0:1.0 [current_project]
add_files -norecurse -scan_for_includes {D:/Documents/Vivado/VLSI/Decryption/Decryption.srcs/sources_1/imports/sources_1/imports/new/rdc_NxMbits.vhd D:/Documents/Vivado/VLSI/Decryption/Decryption.srcs/sources_1/imports/sources_1/imports/new/Encryption.vhd D:/Documents/Vivado/VLSI/Decryption/Decryption.srcs/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd D:/Documents/Vivado/VLSI/Decryption/Decryption.srcs/sources_1/imports/sources_1/imports/new/rdc_key.vhd D:/Documents/Vivado/VLSI/Decryption/Decryption.srcs/sources_1/imports/sources_1/imports/new/regNbits.vhd D:/Documents/Vivado/VLSI/Decryption/Decryption.srcs/sources_1/new/Decryption.vhd}
import_files -norecurse {D:/Documents/Vivado/VLSI/Decryption/Decryption.srcs/sources_1/imports/sources_1/imports/new/rdc_NxMbits.vhd D:/Documents/Vivado/VLSI/Decryption/Decryption.srcs/sources_1/imports/sources_1/imports/new/Encryption.vhd D:/Documents/Vivado/VLSI/Decryption/Decryption.srcs/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd D:/Documents/Vivado/VLSI/Decryption/Decryption.srcs/sources_1/imports/sources_1/imports/new/rdc_key.vhd D:/Documents/Vivado/VLSI/Decryption/Decryption.srcs/sources_1/imports/sources_1/imports/new/regNbits.vhd D:/Documents/Vivado/VLSI/Decryption/Decryption.srcs/sources_1/new/Decryption.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property target_language VHDL [current_project]
file mkdir D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new
close [ open D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/tb.vhd w ]
add_files D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/tb.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_NxMbits.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_key.vhd] -no_script -reset -force -quiet
remove_files  {D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_NxMbits.vhd D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_key.vhd}
file delete -force D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_NxMbits.vhd D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_key.vhd
update_compile_order -fileset sources_1
set_property top tb [current_fileset]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/tb.vhd] -no_script -reset -force -quiet
remove_files  D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/tb.vhd
file delete -force D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/tb.vhd
update_compile_order -fileset sources_1
close [ open D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/topLevel.vhd w ]
add_files D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/topLevel.vhd
close [ open D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/topLevel_tb.vhd w ]
add_files D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/topLevel_tb.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top topLevel [current_fileset]
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd
import_files -norecurse D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/top_level_tb.vhd w ]
add_files D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/top_level_tb.vhd
update_compile_order -fileset sources_1
move_files -fileset sim_1 [get_files  D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/top_level_tb.vhd]
set_property top top_level_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_level_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/top_level_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_level_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 29e705b514474bce9285d141a7b7a025 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_tb_behav xil_defaultlib.top_level_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 36 elements ; expected 24 [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/top_level_tb.vhd:52]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit top_level_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_level_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/top_level_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_level_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 29e705b514474bce9285d141a7b7a025 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_tb_behav xil_defaultlib.top_level_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 32 elements ; expected 31 [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/top_level_tb.vhd:53]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit top_level_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_level_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 29e705b514474bce9285d141a7b7a025 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_tb_behav xil_defaultlib.top_level_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 32 elements ; expected 31 [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/top_level_tb.vhd:53]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit top_level_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_level_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/top_level_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_level_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 29e705b514474bce9285d141a7b7a025 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_tb_behav xil_defaultlib.top_level_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.top_level_tb
Built simulation snapshot top_level_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim/xsim.dir/top_level_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec  6 14:19:02 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_level_tb_behav -key {Behavioral:sim_1:Functional:top_level_tb} -tclbatch {top_level_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_level_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_level_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1007.531 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_level_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/new/Decryption.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Decryption'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Encryption.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Encryption'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rdc_Nbits'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/regNbits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'regNbit'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/new/reg_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_1bit'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/topLevel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'topLevel'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/top_level_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_level_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 29e705b514474bce9285d141a7b7a025 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_tb_behav xil_defaultlib.top_level_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.regNbit [\regNbit(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.reg_1bit [reg_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.rdc_Nbits [\rdc_Nbits(n=3)\]
Compiling architecture behavioral of entity xil_defaultlib.Encryption [encryption_default]
Compiling architecture behavioral of entity xil_defaultlib.Decryption [decryption_default]
Compiling architecture behavioral of entity xil_defaultlib.topLevel [toplevel_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_tb
Built simulation snapshot top_level_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_level_tb_behav -key {Behavioral:sim_1:Functional:top_level_tb} -tclbatch {top_level_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_level_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_level_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1007.531 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_level_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Encryption.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Encryption'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/top_level_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_level_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 29e705b514474bce9285d141a7b7a025 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_tb_behav xil_defaultlib.top_level_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.regNbit [\regNbit(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.reg_1bit [reg_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.rdc_Nbits [\rdc_Nbits(n=3)\]
Compiling architecture behavioral of entity xil_defaultlib.Encryption [encryption_default]
Compiling architecture behavioral of entity xil_defaultlib.Decryption [decryption_default]
Compiling architecture behavioral of entity xil_defaultlib.topLevel [toplevel_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_tb
Built simulation snapshot top_level_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_level_tb_behav -key {Behavioral:sim_1:Functional:top_level_tb} -tclbatch {top_level_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_level_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_level_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1007.531 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_level_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/top_level_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_level_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 29e705b514474bce9285d141a7b7a025 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_tb_behav xil_defaultlib.top_level_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.regNbit [\regNbit(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.reg_1bit [reg_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.rdc_Nbits [\rdc_Nbits(n=3)\]
Compiling architecture behavioral of entity xil_defaultlib.Encryption [encryption_default]
Compiling architecture behavioral of entity xil_defaultlib.Decryption [decryption_default]
Compiling architecture behavioral of entity xil_defaultlib.topLevel [toplevel_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_tb
Built simulation snapshot top_level_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1007.531 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_level_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/top_level_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_level_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 29e705b514474bce9285d141a7b7a025 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_tb_behav xil_defaultlib.top_level_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.regNbit [\regNbit(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.reg_1bit [reg_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.rdc_Nbits [\rdc_Nbits(n=3)\]
Compiling architecture behavioral of entity xil_defaultlib.Encryption [encryption_default]
Compiling architecture behavioral of entity xil_defaultlib.Decryption [decryption_default]
Compiling architecture behavioral of entity xil_defaultlib.topLevel [toplevel_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_tb
Built simulation snapshot top_level_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1007.531 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_level_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 29e705b514474bce9285d141a7b7a025 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_tb_behav xil_defaultlib.top_level_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_level_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 29e705b514474bce9285d141a7b7a025 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_tb_behav xil_defaultlib.top_level_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_level_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 29e705b514474bce9285d141a7b7a025 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_tb_behav xil_defaultlib.top_level_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_level_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 29e705b514474bce9285d141a7b7a025 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_tb_behav xil_defaultlib.top_level_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_level_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/regNbits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'regNbit'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 29e705b514474bce9285d141a7b7a025 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_tb_behav xil_defaultlib.top_level_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.regNbit [\regNbit(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.reg_1bit [reg_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.rdc_Nbits [\rdc_Nbits(n=3)\]
Compiling architecture behavioral of entity xil_defaultlib.Encryption [encryption_default]
Compiling architecture behavioral of entity xil_defaultlib.Decryption [decryption_default]
Compiling architecture behavioral of entity xil_defaultlib.topLevel [toplevel_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_tb
Built simulation snapshot top_level_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1030.199 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_level_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 29e705b514474bce9285d141a7b7a025 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_tb_behav xil_defaultlib.top_level_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
close [ open D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/rdc_NxM.vhd w ]
add_files D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/rdc_NxM.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_level_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 29e705b514474bce9285d141a7b7a025 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_tb_behav xil_defaultlib.top_level_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_level_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/new/Decryption.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Decryption'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/rdc_NxM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rdc_NxM'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 29e705b514474bce9285d141a7b7a025 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_tb_behav xil_defaultlib.top_level_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 2 elements ; formal 'q' expects 24 [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/rdc_NxM.vhd:51]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit top_level_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

launch_runs synth_1 -jobs 12
[Mon Dec  6 15:47:42 2021] Launched synth_1...
Run output will be captured here: D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_level_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 29e705b514474bce9285d141a7b7a025 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_tb_behav xil_defaultlib.top_level_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 2 elements ; formal 'q' expects 24 [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/rdc_NxM.vhd:51]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit top_level_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_level_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/rdc_NxM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rdc_NxM'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 29e705b514474bce9285d141a7b7a025 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_tb_behav xil_defaultlib.top_level_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 2 elements ; formal 'q' expects 24 [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/rdc_NxM.vhd:40]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit top_level_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

reset_run synth_1
launch_runs synth_1 -jobs 12
[Mon Dec  6 15:52:10 2021] Launched synth_1...
Run output will be captured here: D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_level_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/rdc_NxM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rdc_NxM'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 29e705b514474bce9285d141a7b7a025 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_tb_behav xil_defaultlib.top_level_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.regNbit [\regNbit(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.reg_1bit [reg_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.rdc_Nbits [\rdc_Nbits(n=3)\]
Compiling architecture behavioral of entity xil_defaultlib.Encryption [encryption_default]
Compiling architecture behavioral of entity xil_defaultlib.rdc_NxM [\rdc_NxM(n=2)\]
Compiling architecture behavioral of entity xil_defaultlib.Decryption [decryption_default]
Compiling architecture behavioral of entity xil_defaultlib.topLevel [toplevel_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_tb
Built simulation snapshot top_level_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1065.625 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.runs/synth_1

launch_runs synth_1 -jobs 12
[Mon Dec  6 15:54:18 2021] Launched synth_1...
Run output will be captured here: D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Mon Dec  6 15:54:45 2021] Launched impl_1...
Run output will be captured here: D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.runs/impl_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_level_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/new/reg_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_1bit'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 29e705b514474bce9285d141a7b7a025 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_tb_behav xil_defaultlib.top_level_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.regNbit [\regNbit(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.reg_1bit [reg_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.rdc_Nbits [\rdc_Nbits(n=3)\]
Compiling architecture behavioral of entity xil_defaultlib.Encryption [encryption_default]
Compiling architecture behavioral of entity xil_defaultlib.rdc_NxM [\rdc_NxM(n=2)\]
Compiling architecture behavioral of entity xil_defaultlib.Decryption [decryption_default]
Compiling architecture behavioral of entity xil_defaultlib.topLevel [toplevel_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_tb
Built simulation snapshot top_level_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_level_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 29e705b514474bce9285d141a7b7a025 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_tb_behav xil_defaultlib.top_level_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_level_tb_behav -key {Behavioral:sim_1:Functional:top_level_tb} -tclbatch {top_level_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_level_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_level_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_level_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rdc_Nbits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rdc_Nbits'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 29e705b514474bce9285d141a7b7a025 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_tb_behav xil_defaultlib.top_level_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.regNbit [\regNbit(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.reg_1bit [reg_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.rdc_Nbits [\rdc_Nbits(n=3)\]
Compiling architecture behavioral of entity xil_defaultlib.Encryption [encryption_default]
Compiling architecture behavioral of entity xil_defaultlib.rdc_NxM [\rdc_NxM(n=2)\]
Compiling architecture behavioral of entity xil_defaultlib.Decryption [decryption_default]
Compiling architecture behavioral of entity xil_defaultlib.topLevel [toplevel_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_tb
Built simulation snapshot top_level_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_level_tb_behav -key {Behavioral:sim_1:Functional:top_level_tb} -tclbatch {top_level_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_level_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_level_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_level_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/rdc_NxM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rdc_NxM'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 29e705b514474bce9285d141a7b7a025 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_tb_behav xil_defaultlib.top_level_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.regNbit [\regNbit(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.reg_1bit [reg_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.rdc_Nbits [\rdc_Nbits(n=3)\]
Compiling architecture behavioral of entity xil_defaultlib.Encryption [encryption_default]
Compiling architecture behavioral of entity xil_defaultlib.rdc_NxM [\rdc_NxM(n=2)\]
Compiling architecture behavioral of entity xil_defaultlib.Decryption [decryption_default]
Compiling architecture behavioral of entity xil_defaultlib.topLevel [toplevel_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_tb
Built simulation snapshot top_level_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1566.191 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_level_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 29e705b514474bce9285d141a7b7a025 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_tb_behav xil_defaultlib.top_level_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_level_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/new/Decryption.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Decryption'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 29e705b514474bce9285d141a7b7a025 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_tb_behav xil_defaultlib.top_level_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-923] index value <-1> is out of range [0:0] of array <input_sig> [D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/new/rdc_NxM.vhd:52]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit top_level_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_level_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.srcs/sources_1/imports/sources_1/new/Decryption.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Decryption'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Vivado/VLSI/TB_encryption/TB_encryption.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 29e705b514474bce9285d141a7b7a025 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_tb_behav xil_defaultlib.top_level_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.regNbit [\regNbit(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.reg_1bit [reg_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.rdc_Nbits [\rdc_Nbits(n=3)\]
Compiling architecture behavioral of entity xil_defaultlib.Encryption [encryption_default]
Compiling architecture behavioral of entity xil_defaultlib.rdc_NxM [\rdc_NxM(n=3)\]
Compiling architecture behavioral of entity xil_defaultlib.Decryption [decryption_default]
Compiling architecture behavioral of entity xil_defaultlib.topLevel [toplevel_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_tb
Built simulation snapshot top_level_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1566.191 ; gain = 0.000
