Analysis & Synthesis report for dlx_de2_115
Tue Jul 22 15:12:05 2014
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |dlx_de2_115|top:top_u0|data_memory_controll:data_memory_controll_u0|state
 11. State Machine - |dlx_de2_115|top:top_u0|sram_ctrl:sram_ctrl_u0|state
 12. State Machine - |dlx_de2_115|top:top_u0|bootloader:bootloader_u0|state
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Parameter Settings for User Entity Instance: Top-level Entity: |dlx_de2_115
 19. Parameter Settings for User Entity Instance: top:top_u0
 20. Parameter Settings for User Entity Instance: top:top_u0|dlx_processor:dlx_processor_u0
 21. Parameter Settings for User Entity Instance: top:top_u0|dlx_processor:dlx_processor_u0|top_fetch:instruction_fetch_u0
 22. Parameter Settings for User Entity Instance: top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0
 23. Parameter Settings for User Entity Instance: top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0
 24. Parameter Settings for User Entity Instance: top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|instruction_decoder:instruction_decoder_u0
 25. Parameter Settings for User Entity Instance: top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0
 26. Parameter Settings for User Entity Instance: top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|control:control_u0
 27. Parameter Settings for User Entity Instance: top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|signal_extend:signal_extend_u0
 28. Parameter Settings for User Entity Instance: top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0
 29. Parameter Settings for User Entity Instance: top:top_u0|dlx_processor:dlx_processor_u0|execute_address_calculate:execute_address_calculate_u0
 30. Parameter Settings for User Entity Instance: top:top_u0|dlx_processor:dlx_processor_u0|execute_address_calculate:execute_address_calculate_u0|branch_control:branch_control_u0
 31. Parameter Settings for User Entity Instance: top:top_u0|dlx_processor:dlx_processor_u0|execute_address_calculate:execute_address_calculate_u0|forward_unit:forward_unit
 32. Parameter Settings for User Entity Instance: top:top_u0|dlx_processor:dlx_processor_u0|execute_address_calculate:execute_address_calculate_u0|mux_data:mux_data_u0
 33. Parameter Settings for User Entity Instance: top:top_u0|dlx_processor:dlx_processor_u0|execute_address_calculate:execute_address_calculate_u0|alu:alu_u0
 34. Parameter Settings for User Entity Instance: top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0
 35. Parameter Settings for User Entity Instance: top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0
 36. Parameter Settings for User Entity Instance: top:top_u0|dlx_processor:dlx_processor_u0|write_back:write_back_u0
 37. Parameter Settings for User Entity Instance: top:top_u0|mux_sram:mux_sram_u0
 38. Parameter Settings for User Entity Instance: top:top_u0|bootloader:bootloader_u0
 39. Parameter Settings for User Entity Instance: top:top_u0|sram_ctrl:sram_ctrl_u0
 40. Parameter Settings for User Entity Instance: top:top_u0|mux_sdram:mux_sdram_u0
 41. Parameter Settings for User Entity Instance: top:top_u0|data_memory_controll:data_memory_controll_u0
 42. Parameter Settings for User Entity Instance: boot_rom:rom_u0
 43. Parameter Settings for User Entity Instance: clk_40:clk_40_u0|altpll:altpll_component
 44. Parameter Settings for User Entity Instance: clk_10mhz:clk_10_u0|altpll:altpll_component
 45. Parameter Settings for User Entity Instance: clk_1mhz:clk_1_u0|altpll:altpll_component
 46. Parameter Settings for Inferred Entity Instance: top:top_u0|dlx_processor:dlx_processor_u0|execute_address_calculate:execute_address_calculate_u0|alu:alu_u0|lpm_divide:Div0
 47. Parameter Settings for Inferred Entity Instance: top:top_u0|dlx_processor:dlx_processor_u0|execute_address_calculate:execute_address_calculate_u0|alu:alu_u0|lpm_mult:Mult0
 48. altpll Parameter Settings by Entity Instance
 49. lpm_mult Parameter Settings by Entity Instance
 50. Port Connectivity Checks: "clk_40:clk_40_u0"
 51. Port Connectivity Checks: "boot_rom:rom_u0"
 52. Port Connectivity Checks: "top:top_u0|data_memory_controll:data_memory_controll_u0"
 53. Port Connectivity Checks: "top:top_u0|sram_ctrl:sram_ctrl_u0"
 54. Port Connectivity Checks: "top:top_u0|mux_sram:mux_sram_u0"
 55. Port Connectivity Checks: "top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0"
 56. Port Connectivity Checks: "top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0"
 57. Port Connectivity Checks: "top:top_u0"
 58. Elapsed Time Per Partition
 59. Analysis & Synthesis Messages
 60. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jul 22 15:12:05 2014       ;
; Quartus II 32-bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; dlx_de2_115                                 ;
; Top-level Entity Name              ; dlx_de2_115                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,868                                       ;
;     Total combinational functions  ; 3,695                                       ;
;     Dedicated logic registers      ; 1,685                                       ;
; Total registers                    ; 1685                                        ;
; Total pins                         ; 254                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; dlx_de2_115        ; dlx_de2_115        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                        ; 2                  ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-12        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                       ;
+----------------------------------------------------------------------+-----------------+---------------------------------------------+---------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                     ; Used in Netlist ; File Type                                   ; File Name with Absolute Path                                                                ; Library ;
+----------------------------------------------------------------------+-----------------+---------------------------------------------+---------------------------------------------------------------------------------------------+---------+
; ../rtl/dlx_de2_115.v                                                 ; yes             ; User Verilog HDL File                       ; /proj/hercules/work/linton/dlx/udlx-verilog/fpga/rtl/dlx_de2_115.v                          ;         ;
; ../rtl/dlx_de2_115_defines.v                                         ; yes             ; User Verilog HDL File                       ; /proj/hercules/work/linton/dlx/udlx-verilog/fpga/rtl/dlx_de2_115_defines.v                  ;         ;
; ../../rtl/top/top.v                                                  ; yes             ; User Verilog HDL File                       ; /proj/hercules/work/linton/dlx/udlx-verilog/rtl/top/top.v                                   ;         ;
; ../../rtl/bootloader/mux_sram.v                                      ; yes             ; User Verilog HDL File                       ; /proj/hercules/work/linton/dlx/udlx-verilog/rtl/bootloader/mux_sram.v                       ;         ;
; ../../rtl/bootloader/bootloader.v                                    ; yes             ; User Verilog HDL File                       ; /proj/hercules/work/linton/dlx/udlx-verilog/rtl/bootloader/bootloader.v                     ;         ;
; ../../rtl/common/mux_data.v                                          ; yes             ; User Verilog HDL File                       ; /proj/hercules/work/linton/dlx/udlx-verilog/rtl/common/mux_data.v                           ;         ;
; ../../rtl/common/boot_rom.v                                          ; yes             ; User Verilog HDL File                       ; /proj/hercules/work/linton/dlx/udlx-verilog/rtl/common/boot_rom.v                           ;         ;
; ../../rtl/fetch/top_fetch.v                                          ; yes             ; User Verilog HDL File                       ; /proj/hercules/work/linton/dlx/udlx-verilog/rtl/fetch/top_fetch.v                           ;         ;
; ../../rtl/decode/instruction_decode.v                                ; yes             ; User Verilog HDL File                       ; /proj/hercules/work/linton/dlx/udlx-verilog/rtl/decode/instruction_decode.v                 ;         ;
; ../../rtl/decode/instruction_decoder.v                               ; yes             ; User Verilog HDL File                       ; /proj/hercules/work/linton/dlx/udlx-verilog/rtl/decode/instruction_decoder.v                ;         ;
; ../../rtl/decode/register_bank.v                                     ; yes             ; User Verilog HDL File                       ; /proj/hercules/work/linton/dlx/udlx-verilog/rtl/decode/register_bank.v                      ;         ;
; ../../rtl/decode/signal_extend.v                                     ; yes             ; User Verilog HDL File                       ; /proj/hercules/work/linton/dlx/udlx-verilog/rtl/decode/signal_extend.v                      ;         ;
; ../../rtl/decode/control.v                                           ; yes             ; User Verilog HDL File                       ; /proj/hercules/work/linton/dlx/udlx-verilog/rtl/decode/control.v                            ;         ;
; ../../rtl/execute/execute_address_calculate.v                        ; yes             ; User Verilog HDL File                       ; /proj/hercules/work/linton/dlx/udlx-verilog/rtl/execute/execute_address_calculate.v         ;         ;
; ../../rtl/execute/branch_control.v                                   ; yes             ; User Verilog HDL File                       ; /proj/hercules/work/linton/dlx/udlx-verilog/rtl/execute/branch_control.v                    ;         ;
; ../../rtl/execute/forward_unit.v                                     ; yes             ; User Verilog HDL File                       ; /proj/hercules/work/linton/dlx/udlx-verilog/rtl/execute/forward_unit.v                      ;         ;
; ../../rtl/execute/alu.v                                              ; yes             ; User Verilog HDL File                       ; /proj/hercules/work/linton/dlx/udlx-verilog/rtl/execute/alu.v                               ;         ;
; ../../rtl/write_back/write_back.v                                    ; yes             ; User Verilog HDL File                       ; /proj/hercules/work/linton/dlx/udlx-verilog/rtl/write_back/write_back.v                     ;         ;
; ../../rtl/top/dlx_processor.v                                        ; yes             ; User Verilog HDL File                       ; /proj/hercules/work/linton/dlx/udlx-verilog/rtl/top/dlx_processor.v                         ;         ;
; ../../rtl/pipeline/registers/if_id_reg.v                             ; yes             ; User Verilog HDL File                       ; /proj/hercules/work/linton/dlx/udlx-verilog/rtl/pipeline/registers/if_id_reg.v              ;         ;
; ../../rtl/pipeline/registers/id_ex_reg.v                             ; yes             ; User Verilog HDL File                       ; /proj/hercules/work/linton/dlx/udlx-verilog/rtl/pipeline/registers/id_ex_reg.v              ;         ;
; ../../rtl/pipeline/registers/ex_mem_reg.v                            ; yes             ; User Verilog HDL File                       ; /proj/hercules/work/linton/dlx/udlx-verilog/rtl/pipeline/registers/ex_mem_reg.v             ;         ;
; ../../rtl/pipeline/registers/mem_wb_reg.v                            ; yes             ; User Verilog HDL File                       ; /proj/hercules/work/linton/dlx/udlx-verilog/rtl/pipeline/registers/mem_wb_reg.v             ;         ;
; ../../rtl/data_memory_controll/data_memory_controll.v                ; yes             ; User Verilog HDL File                       ; /proj/hercules/work/linton/dlx/udlx-verilog/rtl/data_memory_controll/data_memory_controll.v ;         ;
; ../../rtl/inst_memory_controll/sram_ctrl.v                           ; yes             ; User Verilog HDL File                       ; /proj/hercules/work/linton/dlx/udlx-verilog/rtl/inst_memory_controll/sram_ctrl.v            ;         ;
; clk_40.vhd                                                           ; yes             ; User Wizard-Generated File                  ; /proj/hercules/work/linton/dlx/udlx-verilog/fpga/syn/clk_40.vhd                             ;         ;
; clk_1mhz.vhd                                                         ; yes             ; User Wizard-Generated File                  ; /proj/hercules/work/linton/dlx/udlx-verilog/fpga/syn/clk_1mhz.vhd                           ;         ;
; clk_10mhz.vhd                                                        ; yes             ; User Wizard-Generated File                  ; /proj/hercules/work/linton/dlx/udlx-verilog/fpga/syn/clk_10mhz.vhd                          ;         ;
; opcodes.v                                                            ; yes             ; Auto-Found Verilog HDL File                 ; /proj/hercules/work/linton/dlx/udlx-verilog/rtl/common/opcodes.v                            ;         ;
; /proj/hercules/work/linton/dlx/udlx-verilog/sim/tests/code_test0.hex ; yes             ; Auto-Found Hexadecimal (Intel-Format) File  ; /proj/hercules/work/linton/dlx/udlx-verilog/sim/tests/code_test0.hex                        ;         ;
; mux_sdram.v                                                          ; yes             ; Auto-Found Verilog HDL File                 ; /proj/hercules/work/linton/dlx/udlx-verilog/rtl/common/mux_sdram.v                          ;         ;
; altpll.tdf                                                           ; yes             ; Megafunction                                ; /tools/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                               ;         ;
; aglobal131.inc                                                       ; yes             ; Megafunction                                ; /tools/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                           ;         ;
; stratix_pll.inc                                                      ; yes             ; Megafunction                                ; /tools/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc                          ;         ;
; stratixii_pll.inc                                                    ; yes             ; Megafunction                                ; /tools/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc                        ;         ;
; cycloneii_pll.inc                                                    ; yes             ; Megafunction                                ; /tools/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc                        ;         ;
; db/clk_40_altpll.v                                                   ; yes             ; Auto-Generated Megafunction                 ; /proj/hercules/work/linton/dlx/udlx-verilog/fpga/syn/db/clk_40_altpll.v                     ;         ;
; db/clk_10mhz_altpll.v                                                ; yes             ; Auto-Generated Megafunction                 ; /proj/hercules/work/linton/dlx/udlx-verilog/fpga/syn/db/clk_10mhz_altpll.v                  ;         ;
; db/clk_1mhz_altpll.v                                                 ; yes             ; Auto-Generated Megafunction                 ; /proj/hercules/work/linton/dlx/udlx-verilog/fpga/syn/db/clk_1mhz_altpll.v                   ;         ;
; lpm_divide.tdf                                                       ; yes             ; Megafunction                                ; /tools/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf                           ;         ;
; abs_divider.inc                                                      ; yes             ; Megafunction                                ; /tools/altera/13.1/quartus/libraries/megafunctions/abs_divider.inc                          ;         ;
; sign_div_unsign.inc                                                  ; yes             ; Megafunction                                ; /tools/altera/13.1/quartus/libraries/megafunctions/sign_div_unsign.inc                      ;         ;
; db/lpm_divide_hkm.tdf                                                ; yes             ; Auto-Generated Megafunction                 ; /proj/hercules/work/linton/dlx/udlx-verilog/fpga/syn/db/lpm_divide_hkm.tdf                  ;         ;
; db/sign_div_unsign_9nh.tdf                                           ; yes             ; Auto-Generated Megafunction                 ; /proj/hercules/work/linton/dlx/udlx-verilog/fpga/syn/db/sign_div_unsign_9nh.tdf             ;         ;
; db/alt_u_div_6af.tdf                                                 ; yes             ; Auto-Generated Megafunction                 ; /proj/hercules/work/linton/dlx/udlx-verilog/fpga/syn/db/alt_u_div_6af.tdf                   ;         ;
; db/add_sub_7pc.tdf                                                   ; yes             ; Auto-Generated Megafunction                 ; /proj/hercules/work/linton/dlx/udlx-verilog/fpga/syn/db/add_sub_7pc.tdf                     ;         ;
; db/add_sub_8pc.tdf                                                   ; yes             ; Auto-Generated Megafunction                 ; /proj/hercules/work/linton/dlx/udlx-verilog/fpga/syn/db/add_sub_8pc.tdf                     ;         ;
; lpm_mult.tdf                                                         ; yes             ; Megafunction                                ; /tools/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf                             ;         ;
; lpm_add_sub.inc                                                      ; yes             ; Megafunction                                ; /tools/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                          ;         ;
; multcore.inc                                                         ; yes             ; Megafunction                                ; /tools/altera/13.1/quartus/libraries/megafunctions/multcore.inc                             ;         ;
; bypassff.inc                                                         ; yes             ; Megafunction                                ; /tools/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                             ;         ;
; altshift.inc                                                         ; yes             ; Megafunction                                ; /tools/altera/13.1/quartus/libraries/megafunctions/altshift.inc                             ;         ;
; db/mult_7dt.tdf                                                      ; yes             ; Auto-Generated Megafunction                 ; /proj/hercules/work/linton/dlx/udlx-verilog/fpga/syn/db/mult_7dt.tdf                        ;         ;
+----------------------------------------------------------------------+-----------------+---------------------------------------------+---------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 4,868        ;
;                                             ;              ;
; Total combinational functions               ; 3695         ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 2318         ;
;     -- 3 input functions                    ; 1101         ;
;     -- <=2 input functions                  ; 276          ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 3007         ;
;     -- arithmetic mode                      ; 688          ;
;                                             ;              ;
; Total registers                             ; 1685         ;
;     -- Dedicated logic registers            ; 1685         ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 254          ;
; Embedded Multiplier 9-bit elements          ; 6            ;
; Total PLLs                                  ; 2            ;
;     -- PLLs                                 ; 2            ;
;                                             ;              ;
; Maximum fan-out node                        ; KEY[0]~input ;
; Maximum fan-out                             ; 1742         ;
; Total fan-out                               ; 20325        ;
; Average fan-out                             ; 3.40         ;
+---------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                            ; Library Name ;
+-------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |dlx_de2_115                                                      ; 3695 (168)        ; 1685 (56)    ; 0           ; 6            ; 0       ; 3         ; 254  ; 0            ; |dlx_de2_115                                                                                                                                                                                                                                   ; work         ;
;    |boot_rom:rom_u0|                                              ; 49 (49)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dlx_de2_115|boot_rom:rom_u0                                                                                                                                                                                                                   ; work         ;
;    |clk_10mhz:clk_10_u0|                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dlx_de2_115|clk_10mhz:clk_10_u0                                                                                                                                                                                                               ; work         ;
;       |altpll:altpll_component|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dlx_de2_115|clk_10mhz:clk_10_u0|altpll:altpll_component                                                                                                                                                                                       ; work         ;
;          |clk_10mhz_altpll:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dlx_de2_115|clk_10mhz:clk_10_u0|altpll:altpll_component|clk_10mhz_altpll:auto_generated                                                                                                                                                       ; work         ;
;    |clk_1mhz:clk_1_u0|                                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dlx_de2_115|clk_1mhz:clk_1_u0                                                                                                                                                                                                                 ; work         ;
;       |altpll:altpll_component|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dlx_de2_115|clk_1mhz:clk_1_u0|altpll:altpll_component                                                                                                                                                                                         ; work         ;
;          |clk_1mhz_altpll:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dlx_de2_115|clk_1mhz:clk_1_u0|altpll:altpll_component|clk_1mhz_altpll:auto_generated                                                                                                                                                          ; work         ;
;    |top:top_u0|                                                   ; 3478 (0)          ; 1605 (0)     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |dlx_de2_115|top:top_u0                                                                                                                                                                                                                        ; work         ;
;       |bootloader:bootloader_u0|                                  ; 49 (49)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dlx_de2_115|top:top_u0|bootloader:bootloader_u0                                                                                                                                                                                               ; work         ;
;       |data_memory_controll:data_memory_controll_u0|              ; 62 (62)           ; 91 (91)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dlx_de2_115|top:top_u0|data_memory_controll:data_memory_controll_u0                                                                                                                                                                           ; work         ;
;       |dlx_processor:dlx_processor_u0|                            ; 3238 (0)          ; 1357 (0)     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |dlx_de2_115|top:top_u0|dlx_processor:dlx_processor_u0                                                                                                                                                                                         ; work         ;
;          |ex_mem_reg:ex_mem_reg_u0|                               ; 11 (11)           ; 73 (73)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dlx_de2_115|top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0                                                                                                                                                                ; work         ;
;          |execute_address_calculate:execute_address_calculate_u0| ; 1555 (0)          ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |dlx_de2_115|top:top_u0|dlx_processor:dlx_processor_u0|execute_address_calculate:execute_address_calculate_u0                                                                                                                                  ; work         ;
;             |alu:alu_u0|                                          ; 1347 (229)        ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |dlx_de2_115|top:top_u0|dlx_processor:dlx_processor_u0|execute_address_calculate:execute_address_calculate_u0|alu:alu_u0                                                                                                                       ; work         ;
;                |lpm_divide:Div0|                                  ; 1090 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dlx_de2_115|top:top_u0|dlx_processor:dlx_processor_u0|execute_address_calculate:execute_address_calculate_u0|alu:alu_u0|lpm_divide:Div0                                                                                                       ; work         ;
;                   |lpm_divide_hkm:auto_generated|                 ; 1090 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dlx_de2_115|top:top_u0|dlx_processor:dlx_processor_u0|execute_address_calculate:execute_address_calculate_u0|alu:alu_u0|lpm_divide:Div0|lpm_divide_hkm:auto_generated                                                                         ; work         ;
;                      |sign_div_unsign_9nh:divider|                ; 1090 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dlx_de2_115|top:top_u0|dlx_processor:dlx_processor_u0|execute_address_calculate:execute_address_calculate_u0|alu:alu_u0|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider                                             ; work         ;
;                         |alt_u_div_6af:divider|                   ; 1090 (1089)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dlx_de2_115|top:top_u0|dlx_processor:dlx_processor_u0|execute_address_calculate:execute_address_calculate_u0|alu:alu_u0|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                       ; work         ;
;                            |add_sub_8pc:add_sub_1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dlx_de2_115|top:top_u0|dlx_processor:dlx_processor_u0|execute_address_calculate:execute_address_calculate_u0|alu:alu_u0|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1 ; work         ;
;                |lpm_mult:Mult0|                                   ; 28 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |dlx_de2_115|top:top_u0|dlx_processor:dlx_processor_u0|execute_address_calculate:execute_address_calculate_u0|alu:alu_u0|lpm_mult:Mult0                                                                                                        ; work         ;
;                   |mult_7dt:auto_generated|                       ; 28 (28)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |dlx_de2_115|top:top_u0|dlx_processor:dlx_processor_u0|execute_address_calculate:execute_address_calculate_u0|alu:alu_u0|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                ; work         ;
;             |branch_control:branch_control_u0|                    ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dlx_de2_115|top:top_u0|dlx_processor:dlx_processor_u0|execute_address_calculate:execute_address_calculate_u0|branch_control:branch_control_u0                                                                                                 ; work         ;
;             |forward_unit:forward_unit|                           ; 155 (155)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dlx_de2_115|top:top_u0|dlx_processor:dlx_processor_u0|execute_address_calculate:execute_address_calculate_u0|forward_unit:forward_unit                                                                                                        ; work         ;
;             |mux_data:mux_data_u0|                                ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dlx_de2_115|top:top_u0|dlx_processor:dlx_processor_u0|execute_address_calculate:execute_address_calculate_u0|mux_data:mux_data_u0                                                                                                             ; work         ;
;          |id_ex_reg:id_ex_reg_u0|                                 ; 1445 (1445)       ; 151 (151)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dlx_de2_115|top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0                                                                                                                                                                  ; work         ;
;          |if_id_reg:if_id_reg_u0|                                 ; 32 (32)           ; 51 (51)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dlx_de2_115|top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0                                                                                                                                                                  ; work         ;
;          |instruction_decode:instruction_decode_u0|               ; 105 (0)           ; 1024 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dlx_de2_115|top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0                                                                                                                                                ; work         ;
;             |control:control_u0|                                  ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dlx_de2_115|top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|control:control_u0                                                                                                                             ; work         ;
;             |instruction_decoder:instruction_decoder_u0|          ; 46 (46)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dlx_de2_115|top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|instruction_decoder:instruction_decoder_u0                                                                                                     ; work         ;
;             |register_bank:register_bank_u0|                      ; 48 (48)           ; 1024 (1024)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dlx_de2_115|top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0                                                                                                                 ; work         ;
;          |mem_wb_reg:mem_wb_reg_u0|                               ; 0 (0)             ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dlx_de2_115|top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0                                                                                                                                                                ; work         ;
;          |top_fetch:instruction_fetch_u0|                         ; 58 (58)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dlx_de2_115|top:top_u0|dlx_processor:dlx_processor_u0|top_fetch:instruction_fetch_u0                                                                                                                                                          ; work         ;
;          |write_back:write_back_u0|                               ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dlx_de2_115|top:top_u0|dlx_processor:dlx_processor_u0|write_back:write_back_u0                                                                                                                                                                ; work         ;
;       |mux_sdram:mux_sdram_u0|                                    ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dlx_de2_115|top:top_u0|mux_sdram:mux_sdram_u0                                                                                                                                                                                                 ; work         ;
;       |mux_sram:mux_sram_u0|                                      ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dlx_de2_115|top:top_u0|mux_sram:mux_sram_u0                                                                                                                                                                                                   ; work         ;
;       |sram_ctrl:sram_ctrl_u0|                                    ; 77 (77)           ; 113 (113)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dlx_de2_115|top:top_u0|sram_ctrl:sram_ctrl_u0                                                                                                                                                                                                 ; work         ;
+-------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------+--------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                  ; IP Include File                                                    ;
+--------+--------------+---------+--------------+--------------+----------------------------------+--------------------------------------------------------------------+
; Altera ; ALTPLL       ; 11.1    ; N/A          ; N/A          ; |dlx_de2_115|clk_1mhz:clk_1_u0   ; /proj/hercules/work/linton/dlx/udlx-verilog/fpga/syn/clk_1mhz.vhd  ;
; Altera ; ALTPLL       ; 11.1    ; N/A          ; N/A          ; |dlx_de2_115|clk_10mhz:clk_10_u0 ; /proj/hercules/work/linton/dlx/udlx-verilog/fpga/syn/clk_10mhz.vhd ;
; Altera ; ALTPLL       ; 11.1    ; N/A          ; N/A          ; |dlx_de2_115|clk_40:clk_40_u0    ; /proj/hercules/work/linton/dlx/udlx-verilog/fpga/syn/clk_40.vhd    ;
+--------+--------------+---------+--------------+--------------+----------------------------------+--------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dlx_de2_115|top:top_u0|data_memory_controll:data_memory_controll_u0|state                                                                             ;
+--------------------------+-----------------+---------------------+------------------+-----------------+------------+--------------------------+------------------------+
; Name                     ; state.PRECHARGE ; state.ACTIVATE_BANK ; state.WRITE_DATA ; state.READ_DATA ; state.IDLE ; state.LOAD_MODE_REGISTER ; state.INITIALIZE_SDRAM ;
+--------------------------+-----------------+---------------------+------------------+-----------------+------------+--------------------------+------------------------+
; state.INITIALIZE_SDRAM   ; 0               ; 0                   ; 0                ; 0               ; 0          ; 0                        ; 0                      ;
; state.LOAD_MODE_REGISTER ; 0               ; 0                   ; 0                ; 0               ; 0          ; 1                        ; 1                      ;
; state.IDLE               ; 0               ; 0                   ; 0                ; 0               ; 1          ; 0                        ; 1                      ;
; state.READ_DATA          ; 0               ; 0                   ; 0                ; 1               ; 0          ; 0                        ; 1                      ;
; state.WRITE_DATA         ; 0               ; 0                   ; 1                ; 0               ; 0          ; 0                        ; 1                      ;
; state.ACTIVATE_BANK      ; 0               ; 1                   ; 0                ; 0               ; 0          ; 0                        ; 1                      ;
; state.PRECHARGE          ; 1               ; 0                   ; 0                ; 0               ; 0          ; 0                        ; 1                      ;
+--------------------------+-----------------+---------------------+------------------+-----------------+------------+--------------------------+------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dlx_de2_115|top:top_u0|sram_ctrl:sram_ctrl_u0|state                                                         ;
+------------------+-----------------+-----------------+-----------------+------------------+------------------+---------------+
; Name             ; state.ST_READ_2 ; state.ST_READ_1 ; state.ST_READ_0 ; state.ST_WRITE_1 ; state.ST_WRITE_0 ; state.ST_IDLE ;
+------------------+-----------------+-----------------+-----------------+------------------+------------------+---------------+
; state.ST_IDLE    ; 0               ; 0               ; 0               ; 0                ; 0                ; 0             ;
; state.ST_WRITE_0 ; 0               ; 0               ; 0               ; 0                ; 1                ; 1             ;
; state.ST_WRITE_1 ; 0               ; 0               ; 0               ; 1                ; 0                ; 1             ;
; state.ST_READ_0  ; 0               ; 0               ; 1               ; 0                ; 0                ; 1             ;
; state.ST_READ_1  ; 0               ; 1               ; 0               ; 0                ; 0                ; 1             ;
; state.ST_READ_2  ; 1               ; 0               ; 0               ; 0                ; 0                ; 1             ;
+------------------+-----------------+-----------------+-----------------+------------------+------------------+---------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |dlx_de2_115|top:top_u0|bootloader:bootloader_u0|state                   ;
+------------------+----------------+------------------+-----------------+-----------------+
; Name             ; state.END_BOOT ; state.WRITE_INST ; state.READ_BOOT ; state.INIT_BOOT ;
+------------------+----------------+------------------+-----------------+-----------------+
; state.INIT_BOOT  ; 0              ; 0                ; 0               ; 0               ;
; state.READ_BOOT  ; 0              ; 0                ; 1               ; 1               ;
; state.WRITE_INST ; 0              ; 1                ; 0               ; 1               ;
; state.END_BOOT   ; 1              ; 0                ; 0               ; 1               ;
+------------------+----------------+------------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                                                                                     ; Latch Enable Signal                                                                                                                   ; Free of Timing Hazards ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; top:top_u0|data_memory_controll:data_memory_controll_u0|dram_addr[11]                                                                          ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.LOAD_MODE_REGISTER                                                      ; yes                    ;
; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|instruction_decoder:instruction_decoder_u0|inst_function[5] ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|instruction_decoder:instruction_decoder_u0|WideOr1 ; yes                    ;
; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|instruction_decoder:instruction_decoder_u0|inst_function[2] ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|instruction_decoder:instruction_decoder_u0|WideOr1 ; yes                    ;
; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|instruction_decoder:instruction_decoder_u0|inst_function[1] ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|instruction_decoder:instruction_decoder_u0|WideOr1 ; yes                    ;
; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|instruction_decoder:instruction_decoder_u0|inst_function[0] ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|instruction_decoder:instruction_decoder_u0|WideOr1 ; yes                    ;
; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|instruction_decoder:instruction_decoder_u0|inst_function[4] ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|instruction_decoder:instruction_decoder_u0|WideOr1 ; yes                    ;
; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|instruction_decoder:instruction_decoder_u0|inst_function[3] ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|instruction_decoder:instruction_decoder_u0|WideOr1 ; yes                    ;
; Number of user-specified and inferred latches = 7                                                                                              ;                                                                                                                                       ;                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+
; Register name                                                                             ; Reason for Removal                                                                                ;
+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+
; top:top_u0|bootloader:bootloader_u0|inst_mem_addr[1]                                      ; Stuck at GND due to stuck port data_in                                                            ;
; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|write_back_mux_sel_out ; Merged with top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|mem_data_rd_en_out ;
; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|write_back_mux_sel_out   ; Merged with top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|mem_data_rd_en_out   ;
; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|constant_out[16..31]     ; Merged with top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|constant_out[15]     ;
; boot_rom:rom_u0|data[25,30]                                                               ; Stuck at GND due to stuck port data_in                                                            ;
; top:top_u0|data_memory_controll:data_memory_controll_u0|state~4                           ; Lost fanout                                                                                       ;
; top:top_u0|data_memory_controll:data_memory_controll_u0|state~5                           ; Lost fanout                                                                                       ;
; top:top_u0|data_memory_controll:data_memory_controll_u0|state~6                           ; Lost fanout                                                                                       ;
; top:top_u0|data_memory_controll:data_memory_controll_u0|state~7                           ; Lost fanout                                                                                       ;
; top:top_u0|sram_ctrl:sram_ctrl_u0|state~4                                                 ; Lost fanout                                                                                       ;
; top:top_u0|sram_ctrl:sram_ctrl_u0|state~5                                                 ; Lost fanout                                                                                       ;
; top:top_u0|sram_ctrl:sram_ctrl_u0|state~6                                                 ; Lost fanout                                                                                       ;
; top:top_u0|bootloader:bootloader_u0|state~4                                               ; Lost fanout                                                                                       ;
; top:top_u0|bootloader:bootloader_u0|state~5                                               ; Lost fanout                                                                                       ;
; top:top_u0|bootloader:bootloader_u0|state.WRITE_INST                                      ; Merged with top:top_u0|bootloader:bootloader_u0|boot_mem_rd_en                                    ;
; boot_rom:rom_u0|data[4,8,9]                                                               ; Merged with boot_rom:rom_u0|data[10]                                                              ;
; boot_rom:rom_u0|data[6,7,15]                                                              ; Merged with boot_rom:rom_u0|data[14]                                                              ;
; Total Number of Removed Registers = 37                                                    ;                                                                                                   ;
+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1685  ;
; Number of registers using Synchronous Clear  ; 110   ;
; Number of registers using Synchronous Load   ; 64    ;
; Number of registers using Asynchronous Clear ; 1661  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1356  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------+
; Inverted Register Statistics                            ;
+-----------------------------------------------+---------+
; Inverted Register                             ; Fan out ;
+-----------------------------------------------+---------+
; display_1[6]                                  ; 1       ;
; display_2[6]                                  ; 1       ;
; display_3[6]                                  ; 1       ;
; display_4[6]                                  ; 1       ;
; display_5[6]                                  ; 1       ;
; display_6[6]                                  ; 1       ;
; display_7[6]                                  ; 1       ;
; display_8[6]                                  ; 1       ;
; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_oe_n   ; 17      ;
; top:top_u0|bootloader:bootloader_u0|boot_mode ; 80      ;
; Total number of inverted registers = 10       ;         ;
+-----------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |dlx_de2_115|top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|mem_data_wr_en_out                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dlx_de2_115|top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[26]                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |dlx_de2_115|top:top_u0|data_memory_controll:data_memory_controll_u0|data_rd_en_reg                                                                            ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |dlx_de2_115|boot_rom:rom_u0|data[19]                                                                                                                          ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |dlx_de2_115|top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|pc_offset_out[17]                                                                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |dlx_de2_115|top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|constant_out[7]                                                                  ;
; 6:1                ; 18 bits   ; 72 LEs        ; 54 LEs               ; 18 LEs                 ; Yes        ; |dlx_de2_115|top:top_u0|dlx_processor:dlx_processor_u0|top_fetch:instruction_fetch_u0|pc[15]                                                                   ;
; 34:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |dlx_de2_115|top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|data_alu_a_out[7]                                                                ;
; 34:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |dlx_de2_115|top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|data_alu_b_out[11]                                                               ;
; 66:1               ; 5 bits    ; 220 LEs       ; 10 LEs               ; 210 LEs                ; Yes        ; |dlx_de2_115|top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|reg_wr_addr_out[0]                                                               ;
; 10:1               ; 5 bits    ; 30 LEs        ; 5 LEs                ; 25 LEs                 ; Yes        ; |dlx_de2_115|top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[1]                                                                            ;
; 128:1              ; 29 bits   ; 2465 LEs      ; 116 LEs              ; 2349 LEs               ; Yes        ; |dlx_de2_115|top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[11]                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dlx_de2_115|top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[8]                                                                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |dlx_de2_115|top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[14]                                                                                                ;
; 8:1                ; 14 bits   ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; Yes        ; |dlx_de2_115|top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[7]                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; No         ; |dlx_de2_115|top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |dlx_de2_115|top:top_u0|mux_sdram:mux_sdram_u0|wr_data_gpio[4]                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |dlx_de2_115|top:top_u0|dlx_processor:dlx_processor_u0|execute_address_calculate:execute_address_calculate_u0|forward_unit:forward_unit|alu_a_mux_sel_out[0]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |dlx_de2_115|top:top_u0|dlx_processor:dlx_processor_u0|execute_address_calculate:execute_address_calculate_u0|forward_unit:forward_unit|alu_b_mux_sel_out[13]  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |dlx_de2_115|top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|instruction_decoder:instruction_decoder_u0|reg_rd_addr2_out[3] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |dlx_de2_115|top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|instruction_decoder:instruction_decoder_u0|reg_rd_addr1_out[0] ;
; 13:1               ; 5 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |dlx_de2_115|top:top_u0|data_memory_controll:data_memory_controll_u0|Selector1                                                                                 ;
; 13:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; No         ; |dlx_de2_115|top:top_u0|data_memory_controll:data_memory_controll_u0|Selector4                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |dlx_de2_115 ;
+-----------------+-------+---------------------------------------------------+
; Parameter Name  ; Value ; Type                                              ;
+-----------------+-------+---------------------------------------------------+
; DATA_WIDTH      ; 32    ; Signed Integer                                    ;
; DATA_ADDR_WIDTH ; 20    ; Signed Integer                                    ;
; INST_ADDR_WIDTH ; 20    ; Signed Integer                                    ;
; DQM_WIDTH       ; 4     ; Signed Integer                                    ;
; BA_WIDTH        ; 2     ; Signed Integer                                    ;
+-----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_u0 ;
+-----------------+-------+-------------------------------+
; Parameter Name  ; Value ; Type                          ;
+-----------------+-------+-------------------------------+
; DATA_WIDTH      ; 32    ; Signed Integer                ;
; DATA_ADDR_WIDTH ; 20    ; Signed Integer                ;
; INST_ADDR_WIDTH ; 20    ; Signed Integer                ;
; DQM_WIDTH       ; 4     ; Signed Integer                ;
; BA_WIDTH        ; 2     ; Signed Integer                ;
+-----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_u0|dlx_processor:dlx_processor_u0 ;
+-----------------+-------+--------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                         ;
+-----------------+-------+--------------------------------------------------------------+
; DATA_WIDTH      ; 32    ; Signed Integer                                               ;
; INST_ADDR_WIDTH ; 20    ; Signed Integer                                               ;
; DATA_ADDR_WIDTH ; 20    ; Signed Integer                                               ;
+-----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_u0|dlx_processor:dlx_processor_u0|top_fetch:instruction_fetch_u0 ;
+--------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name     ; Value                ; Type                                                                      ;
+--------------------+----------------------+---------------------------------------------------------------------------+
; PC_DATA_WIDTH      ; 20                   ; Signed Integer                                                            ;
; INSTRUCTION_WIDTH  ; 32                   ; Signed Integer                                                            ;
; PC_INITIAL_ADDRESS ; 00000000000000000000 ; Unsigned Binary                                                           ;
+--------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0 ;
+-------------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                              ;
+-------------------+-------+-----------------------------------------------------------------------------------+
; PC_DATA_WIDTH     ; 20    ; Signed Integer                                                                    ;
; INSTRUCTION_WIDTH ; 32    ; Signed Integer                                                                    ;
+-------------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0 ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------+
; PC_WIDTH          ; 20    ; Signed Integer                                                                                      ;
; DATA_WIDTH        ; 32    ; Signed Integer                                                                                      ;
; INSTRUCTION_WIDTH ; 32    ; Signed Integer                                                                                      ;
; REG_ADDR_WIDTH    ; 5     ; Signed Integer                                                                                      ;
; OPCODE_WIDTH      ; 6     ; Signed Integer                                                                                      ;
; FUNCTION_WIDTH    ; 6     ; Signed Integer                                                                                      ;
; IMEDIATE_WIDTH    ; 16    ; Signed Integer                                                                                      ;
; PC_OFFSET_WIDTH   ; 26    ; Signed Integer                                                                                      ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|instruction_decoder:instruction_decoder_u0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                           ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; INSTRUCTION_WIDTH ; 32    ; Signed Integer                                                                                                                                 ;
; OPCODE_WIDTH      ; 6     ; Signed Integer                                                                                                                                 ;
; FUNCTION_WIDTH    ; 6     ; Signed Integer                                                                                                                                 ;
; REG_ADDR_WIDTH    ; 5     ; Signed Integer                                                                                                                                 ;
; IMEDIATE_WIDTH    ; 16    ; Signed Integer                                                                                                                                 ;
; PC_OFFSET_WIDTH   ; 26    ; Signed Integer                                                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                        ;
; ADDRESS_WIDTH  ; 5     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|control:control_u0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; REG_ADDR_WIDTH ; 5     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|signal_extend:signal_extend_u0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; OUT_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                        ;
; IN_DATA_WIDTH  ; 16    ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0 ;
+-------------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                              ;
+-------------------+-------+-----------------------------------------------------------------------------------+
; INSTRUCTION_WIDTH ; 32    ; Signed Integer                                                                    ;
; PC_WIDTH          ; 20    ; Signed Integer                                                                    ;
; DATA_WIDTH        ; 32    ; Signed Integer                                                                    ;
; OPCODE_WIDTH      ; 6     ; Signed Integer                                                                    ;
; FUNCTION_WIDTH    ; 6     ; Signed Integer                                                                    ;
; REG_ADDR_WIDTH    ; 5     ; Signed Integer                                                                    ;
; IMEDIATE_WIDTH    ; 16    ; Signed Integer                                                                    ;
; PC_OFFSET_WIDTH   ; 26    ; Signed Integer                                                                    ;
+-------------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_u0|dlx_processor:dlx_processor_u0|execute_address_calculate:execute_address_calculate_u0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                              ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 32    ; Signed Integer                                                                                                    ;
; PC_WIDTH          ; 20    ; Signed Integer                                                                                                    ;
; INSTRUCTION_WIDTH ; 32    ; Signed Integer                                                                                                    ;
; OPCODE_WIDTH      ; 6     ; Signed Integer                                                                                                    ;
; FUNCTION_WIDTH    ; 6     ; Signed Integer                                                                                                    ;
; REG_ADDR_WIDTH    ; 5     ; Signed Integer                                                                                                    ;
; PC_OFFSET_WIDTH   ; 26    ; Signed Integer                                                                                                    ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_u0|dlx_processor:dlx_processor_u0|execute_address_calculate:execute_address_calculate_u0|branch_control:branch_control_u0 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH      ; 32    ; Signed Integer                                                                                                                                       ;
; PC_WIDTH        ; 20    ; Signed Integer                                                                                                                                       ;
; PC_OFFSET_WIDTH ; 26    ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_u0|dlx_processor:dlx_processor_u0|execute_address_calculate:execute_address_calculate_u0|forward_unit:forward_unit ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                 ;
; REG_ADDR_WIDTH ; 5     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_u0|dlx_processor:dlx_processor_u0|execute_address_calculate:execute_address_calculate_u0|mux_data:mux_data_u0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_u0|dlx_processor:dlx_processor_u0|execute_address_calculate:execute_address_calculate_u0|alu:alu_u0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                  ;
; OPCODE_WIDTH   ; 6     ; Signed Integer                                                                                                                  ;
; FUNCTION_WIDTH ; 6     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0 ;
+-------------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------+
; PC_WIDTH          ; 20    ; Signed Integer                                                                      ;
; DATA_WIDTH        ; 32    ; Signed Integer                                                                      ;
; INSTRUCTION_WIDTH ; 32    ; Signed Integer                                                                      ;
; REG_ADDR_WIDTH    ; 5     ; Signed Integer                                                                      ;
+-------------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0 ;
+-------------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 32    ; Signed Integer                                                                      ;
; INSTRUCTION_WIDTH ; 32    ; Signed Integer                                                                      ;
; REG_ADDR_WIDTH    ; 5     ; Signed Integer                                                                      ;
+-------------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_u0|dlx_processor:dlx_processor_u0|write_back:write_back_u0 ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                         ;
; REG_ADDR_WIDTH ; 5     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_u0|mux_sram:mux_sram_u0 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                      ;
; ADDR_WIDTH     ; 20    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_u0|bootloader:bootloader_u0 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                          ;
; ADDR_WIDTH     ; 20    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_u0|sram_ctrl:sram_ctrl_u0 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; ST_IDLE        ; 0     ; Signed Integer                                        ;
; ST_WRITE_0     ; 1     ; Signed Integer                                        ;
; ST_WRITE_1     ; 2     ; Signed Integer                                        ;
; ST_READ_0      ; 3     ; Signed Integer                                        ;
; ST_READ_1      ; 4     ; Signed Integer                                        ;
; ST_READ_2      ; 5     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_u0|mux_sdram:mux_sdram_u0 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                        ;
; ADDR_WIDTH     ; 20    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_u0|data_memory_controll:data_memory_controll_u0 ;
+------------------+-------+---------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                      ;
+------------------+-------+---------------------------------------------------------------------------+
; DATA_WIDTH       ; 32    ; Signed Integer                                                            ;
; ADDR_WIDTH       ; 20    ; Signed Integer                                                            ;
; SDRAM_DATA_WIDTH ; 32    ; Signed Integer                                                            ;
; SDRAM_ADDR_WIDTH ; 32    ; Signed Integer                                                            ;
; SDRAM_DQM_WIDTH  ; 4     ; Signed Integer                                                            ;
; SDRAM_BA_WIDTH   ; 2     ; Signed Integer                                                            ;
; SDRAM_CLOCK      ; 25    ; Signed Integer                                                            ;
+------------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boot_rom:rom_u0 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                      ;
; ADDR_WIDTH     ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_40:clk_40_u0|altpll:altpll_component ;
+-------------------------------+--------------------------+----------------------------+
; Parameter Name                ; Value                    ; Type                       ;
+-------------------------------+--------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                    ;
; PLL_TYPE                      ; AUTO                     ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clk_40 ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                    ;
; LOCK_HIGH                     ; 1                        ; Untyped                    ;
; LOCK_LOW                      ; 1                        ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                    ;
; SKIP_VCO                      ; OFF                      ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                    ;
; BANDWIDTH                     ; 0                        ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                    ;
; DOWN_SPREAD                   ; 0                        ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                    ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                    ;
; CLK0_MULTIPLY_BY              ; 4                        ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                    ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                    ;
; CLK0_DIVIDE_BY                ; 5                        ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                    ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                    ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                    ;
; DPA_DIVIDER                   ; 0                        ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                    ;
; VCO_MIN                       ; 0                        ; Untyped                    ;
; VCO_MAX                       ; 0                        ; Untyped                    ;
; VCO_CENTER                    ; 0                        ; Untyped                    ;
; PFD_MIN                       ; 0                        ; Untyped                    ;
; PFD_MAX                       ; 0                        ; Untyped                    ;
; M_INITIAL                     ; 0                        ; Untyped                    ;
; M                             ; 0                        ; Untyped                    ;
; N                             ; 1                        ; Untyped                    ;
; M2                            ; 1                        ; Untyped                    ;
; N2                            ; 1                        ; Untyped                    ;
; SS                            ; 1                        ; Untyped                    ;
; C0_HIGH                       ; 0                        ; Untyped                    ;
; C1_HIGH                       ; 0                        ; Untyped                    ;
; C2_HIGH                       ; 0                        ; Untyped                    ;
; C3_HIGH                       ; 0                        ; Untyped                    ;
; C4_HIGH                       ; 0                        ; Untyped                    ;
; C5_HIGH                       ; 0                        ; Untyped                    ;
; C6_HIGH                       ; 0                        ; Untyped                    ;
; C7_HIGH                       ; 0                        ; Untyped                    ;
; C8_HIGH                       ; 0                        ; Untyped                    ;
; C9_HIGH                       ; 0                        ; Untyped                    ;
; C0_LOW                        ; 0                        ; Untyped                    ;
; C1_LOW                        ; 0                        ; Untyped                    ;
; C2_LOW                        ; 0                        ; Untyped                    ;
; C3_LOW                        ; 0                        ; Untyped                    ;
; C4_LOW                        ; 0                        ; Untyped                    ;
; C5_LOW                        ; 0                        ; Untyped                    ;
; C6_LOW                        ; 0                        ; Untyped                    ;
; C7_LOW                        ; 0                        ; Untyped                    ;
; C8_LOW                        ; 0                        ; Untyped                    ;
; C9_LOW                        ; 0                        ; Untyped                    ;
; C0_INITIAL                    ; 0                        ; Untyped                    ;
; C1_INITIAL                    ; 0                        ; Untyped                    ;
; C2_INITIAL                    ; 0                        ; Untyped                    ;
; C3_INITIAL                    ; 0                        ; Untyped                    ;
; C4_INITIAL                    ; 0                        ; Untyped                    ;
; C5_INITIAL                    ; 0                        ; Untyped                    ;
; C6_INITIAL                    ; 0                        ; Untyped                    ;
; C7_INITIAL                    ; 0                        ; Untyped                    ;
; C8_INITIAL                    ; 0                        ; Untyped                    ;
; C9_INITIAL                    ; 0                        ; Untyped                    ;
; C0_MODE                       ; BYPASS                   ; Untyped                    ;
; C1_MODE                       ; BYPASS                   ; Untyped                    ;
; C2_MODE                       ; BYPASS                   ; Untyped                    ;
; C3_MODE                       ; BYPASS                   ; Untyped                    ;
; C4_MODE                       ; BYPASS                   ; Untyped                    ;
; C5_MODE                       ; BYPASS                   ; Untyped                    ;
; C6_MODE                       ; BYPASS                   ; Untyped                    ;
; C7_MODE                       ; BYPASS                   ; Untyped                    ;
; C8_MODE                       ; BYPASS                   ; Untyped                    ;
; C9_MODE                       ; BYPASS                   ; Untyped                    ;
; C0_PH                         ; 0                        ; Untyped                    ;
; C1_PH                         ; 0                        ; Untyped                    ;
; C2_PH                         ; 0                        ; Untyped                    ;
; C3_PH                         ; 0                        ; Untyped                    ;
; C4_PH                         ; 0                        ; Untyped                    ;
; C5_PH                         ; 0                        ; Untyped                    ;
; C6_PH                         ; 0                        ; Untyped                    ;
; C7_PH                         ; 0                        ; Untyped                    ;
; C8_PH                         ; 0                        ; Untyped                    ;
; C9_PH                         ; 0                        ; Untyped                    ;
; L0_HIGH                       ; 1                        ; Untyped                    ;
; L1_HIGH                       ; 1                        ; Untyped                    ;
; G0_HIGH                       ; 1                        ; Untyped                    ;
; G1_HIGH                       ; 1                        ; Untyped                    ;
; G2_HIGH                       ; 1                        ; Untyped                    ;
; G3_HIGH                       ; 1                        ; Untyped                    ;
; E0_HIGH                       ; 1                        ; Untyped                    ;
; E1_HIGH                       ; 1                        ; Untyped                    ;
; E2_HIGH                       ; 1                        ; Untyped                    ;
; E3_HIGH                       ; 1                        ; Untyped                    ;
; L0_LOW                        ; 1                        ; Untyped                    ;
; L1_LOW                        ; 1                        ; Untyped                    ;
; G0_LOW                        ; 1                        ; Untyped                    ;
; G1_LOW                        ; 1                        ; Untyped                    ;
; G2_LOW                        ; 1                        ; Untyped                    ;
; G3_LOW                        ; 1                        ; Untyped                    ;
; E0_LOW                        ; 1                        ; Untyped                    ;
; E1_LOW                        ; 1                        ; Untyped                    ;
; E2_LOW                        ; 1                        ; Untyped                    ;
; E3_LOW                        ; 1                        ; Untyped                    ;
; L0_INITIAL                    ; 1                        ; Untyped                    ;
; L1_INITIAL                    ; 1                        ; Untyped                    ;
; G0_INITIAL                    ; 1                        ; Untyped                    ;
; G1_INITIAL                    ; 1                        ; Untyped                    ;
; G2_INITIAL                    ; 1                        ; Untyped                    ;
; G3_INITIAL                    ; 1                        ; Untyped                    ;
; E0_INITIAL                    ; 1                        ; Untyped                    ;
; E1_INITIAL                    ; 1                        ; Untyped                    ;
; E2_INITIAL                    ; 1                        ; Untyped                    ;
; E3_INITIAL                    ; 1                        ; Untyped                    ;
; L0_MODE                       ; BYPASS                   ; Untyped                    ;
; L1_MODE                       ; BYPASS                   ; Untyped                    ;
; G0_MODE                       ; BYPASS                   ; Untyped                    ;
; G1_MODE                       ; BYPASS                   ; Untyped                    ;
; G2_MODE                       ; BYPASS                   ; Untyped                    ;
; G3_MODE                       ; BYPASS                   ; Untyped                    ;
; E0_MODE                       ; BYPASS                   ; Untyped                    ;
; E1_MODE                       ; BYPASS                   ; Untyped                    ;
; E2_MODE                       ; BYPASS                   ; Untyped                    ;
; E3_MODE                       ; BYPASS                   ; Untyped                    ;
; L0_PH                         ; 0                        ; Untyped                    ;
; L1_PH                         ; 0                        ; Untyped                    ;
; G0_PH                         ; 0                        ; Untyped                    ;
; G1_PH                         ; 0                        ; Untyped                    ;
; G2_PH                         ; 0                        ; Untyped                    ;
; G3_PH                         ; 0                        ; Untyped                    ;
; E0_PH                         ; 0                        ; Untyped                    ;
; E1_PH                         ; 0                        ; Untyped                    ;
; E2_PH                         ; 0                        ; Untyped                    ;
; E3_PH                         ; 0                        ; Untyped                    ;
; M_PH                          ; 0                        ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; CLK0_COUNTER                  ; G0                       ; Untyped                    ;
; CLK1_COUNTER                  ; G0                       ; Untyped                    ;
; CLK2_COUNTER                  ; G0                       ; Untyped                    ;
; CLK3_COUNTER                  ; G0                       ; Untyped                    ;
; CLK4_COUNTER                  ; G0                       ; Untyped                    ;
; CLK5_COUNTER                  ; G0                       ; Untyped                    ;
; CLK6_COUNTER                  ; E0                       ; Untyped                    ;
; CLK7_COUNTER                  ; E1                       ; Untyped                    ;
; CLK8_COUNTER                  ; E2                       ; Untyped                    ;
; CLK9_COUNTER                  ; E3                       ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                    ;
; M_TIME_DELAY                  ; 0                        ; Untyped                    ;
; N_TIME_DELAY                  ; 0                        ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                    ;
; VCO_POST_SCALE                ; 0                        ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                    ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                    ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_LOCKED                   ; PORT_UNUSED              ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                    ;
; CBXI_PARAMETER                ; clk_40_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE             ;
+-------------------------------+--------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_10mhz:clk_10_u0|altpll:altpll_component ;
+-------------------------------+-----------------------------+----------------------------+
; Parameter Name                ; Value                       ; Type                       ;
+-------------------------------+-----------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                    ;
; PLL_TYPE                      ; AUTO                        ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clk_10mhz ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                    ;
; LOCK_HIGH                     ; 1                           ; Untyped                    ;
; LOCK_LOW                      ; 1                           ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                    ;
; SKIP_VCO                      ; OFF                         ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                    ;
; BANDWIDTH                     ; 0                           ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                    ;
; DOWN_SPREAD                   ; 0                           ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                    ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped                    ;
; CLK0_MULTIPLY_BY              ; 1                           ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                    ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped                    ;
; CLK0_DIVIDE_BY                ; 5                           ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                    ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped                    ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                    ;
; DPA_DIVIDER                   ; 0                           ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                    ;
; VCO_MIN                       ; 0                           ; Untyped                    ;
; VCO_MAX                       ; 0                           ; Untyped                    ;
; VCO_CENTER                    ; 0                           ; Untyped                    ;
; PFD_MIN                       ; 0                           ; Untyped                    ;
; PFD_MAX                       ; 0                           ; Untyped                    ;
; M_INITIAL                     ; 0                           ; Untyped                    ;
; M                             ; 0                           ; Untyped                    ;
; N                             ; 1                           ; Untyped                    ;
; M2                            ; 1                           ; Untyped                    ;
; N2                            ; 1                           ; Untyped                    ;
; SS                            ; 1                           ; Untyped                    ;
; C0_HIGH                       ; 0                           ; Untyped                    ;
; C1_HIGH                       ; 0                           ; Untyped                    ;
; C2_HIGH                       ; 0                           ; Untyped                    ;
; C3_HIGH                       ; 0                           ; Untyped                    ;
; C4_HIGH                       ; 0                           ; Untyped                    ;
; C5_HIGH                       ; 0                           ; Untyped                    ;
; C6_HIGH                       ; 0                           ; Untyped                    ;
; C7_HIGH                       ; 0                           ; Untyped                    ;
; C8_HIGH                       ; 0                           ; Untyped                    ;
; C9_HIGH                       ; 0                           ; Untyped                    ;
; C0_LOW                        ; 0                           ; Untyped                    ;
; C1_LOW                        ; 0                           ; Untyped                    ;
; C2_LOW                        ; 0                           ; Untyped                    ;
; C3_LOW                        ; 0                           ; Untyped                    ;
; C4_LOW                        ; 0                           ; Untyped                    ;
; C5_LOW                        ; 0                           ; Untyped                    ;
; C6_LOW                        ; 0                           ; Untyped                    ;
; C7_LOW                        ; 0                           ; Untyped                    ;
; C8_LOW                        ; 0                           ; Untyped                    ;
; C9_LOW                        ; 0                           ; Untyped                    ;
; C0_INITIAL                    ; 0                           ; Untyped                    ;
; C1_INITIAL                    ; 0                           ; Untyped                    ;
; C2_INITIAL                    ; 0                           ; Untyped                    ;
; C3_INITIAL                    ; 0                           ; Untyped                    ;
; C4_INITIAL                    ; 0                           ; Untyped                    ;
; C5_INITIAL                    ; 0                           ; Untyped                    ;
; C6_INITIAL                    ; 0                           ; Untyped                    ;
; C7_INITIAL                    ; 0                           ; Untyped                    ;
; C8_INITIAL                    ; 0                           ; Untyped                    ;
; C9_INITIAL                    ; 0                           ; Untyped                    ;
; C0_MODE                       ; BYPASS                      ; Untyped                    ;
; C1_MODE                       ; BYPASS                      ; Untyped                    ;
; C2_MODE                       ; BYPASS                      ; Untyped                    ;
; C3_MODE                       ; BYPASS                      ; Untyped                    ;
; C4_MODE                       ; BYPASS                      ; Untyped                    ;
; C5_MODE                       ; BYPASS                      ; Untyped                    ;
; C6_MODE                       ; BYPASS                      ; Untyped                    ;
; C7_MODE                       ; BYPASS                      ; Untyped                    ;
; C8_MODE                       ; BYPASS                      ; Untyped                    ;
; C9_MODE                       ; BYPASS                      ; Untyped                    ;
; C0_PH                         ; 0                           ; Untyped                    ;
; C1_PH                         ; 0                           ; Untyped                    ;
; C2_PH                         ; 0                           ; Untyped                    ;
; C3_PH                         ; 0                           ; Untyped                    ;
; C4_PH                         ; 0                           ; Untyped                    ;
; C5_PH                         ; 0                           ; Untyped                    ;
; C6_PH                         ; 0                           ; Untyped                    ;
; C7_PH                         ; 0                           ; Untyped                    ;
; C8_PH                         ; 0                           ; Untyped                    ;
; C9_PH                         ; 0                           ; Untyped                    ;
; L0_HIGH                       ; 1                           ; Untyped                    ;
; L1_HIGH                       ; 1                           ; Untyped                    ;
; G0_HIGH                       ; 1                           ; Untyped                    ;
; G1_HIGH                       ; 1                           ; Untyped                    ;
; G2_HIGH                       ; 1                           ; Untyped                    ;
; G3_HIGH                       ; 1                           ; Untyped                    ;
; E0_HIGH                       ; 1                           ; Untyped                    ;
; E1_HIGH                       ; 1                           ; Untyped                    ;
; E2_HIGH                       ; 1                           ; Untyped                    ;
; E3_HIGH                       ; 1                           ; Untyped                    ;
; L0_LOW                        ; 1                           ; Untyped                    ;
; L1_LOW                        ; 1                           ; Untyped                    ;
; G0_LOW                        ; 1                           ; Untyped                    ;
; G1_LOW                        ; 1                           ; Untyped                    ;
; G2_LOW                        ; 1                           ; Untyped                    ;
; G3_LOW                        ; 1                           ; Untyped                    ;
; E0_LOW                        ; 1                           ; Untyped                    ;
; E1_LOW                        ; 1                           ; Untyped                    ;
; E2_LOW                        ; 1                           ; Untyped                    ;
; E3_LOW                        ; 1                           ; Untyped                    ;
; L0_INITIAL                    ; 1                           ; Untyped                    ;
; L1_INITIAL                    ; 1                           ; Untyped                    ;
; G0_INITIAL                    ; 1                           ; Untyped                    ;
; G1_INITIAL                    ; 1                           ; Untyped                    ;
; G2_INITIAL                    ; 1                           ; Untyped                    ;
; G3_INITIAL                    ; 1                           ; Untyped                    ;
; E0_INITIAL                    ; 1                           ; Untyped                    ;
; E1_INITIAL                    ; 1                           ; Untyped                    ;
; E2_INITIAL                    ; 1                           ; Untyped                    ;
; E3_INITIAL                    ; 1                           ; Untyped                    ;
; L0_MODE                       ; BYPASS                      ; Untyped                    ;
; L1_MODE                       ; BYPASS                      ; Untyped                    ;
; G0_MODE                       ; BYPASS                      ; Untyped                    ;
; G1_MODE                       ; BYPASS                      ; Untyped                    ;
; G2_MODE                       ; BYPASS                      ; Untyped                    ;
; G3_MODE                       ; BYPASS                      ; Untyped                    ;
; E0_MODE                       ; BYPASS                      ; Untyped                    ;
; E1_MODE                       ; BYPASS                      ; Untyped                    ;
; E2_MODE                       ; BYPASS                      ; Untyped                    ;
; E3_MODE                       ; BYPASS                      ; Untyped                    ;
; L0_PH                         ; 0                           ; Untyped                    ;
; L1_PH                         ; 0                           ; Untyped                    ;
; G0_PH                         ; 0                           ; Untyped                    ;
; G1_PH                         ; 0                           ; Untyped                    ;
; G2_PH                         ; 0                           ; Untyped                    ;
; G3_PH                         ; 0                           ; Untyped                    ;
; E0_PH                         ; 0                           ; Untyped                    ;
; E1_PH                         ; 0                           ; Untyped                    ;
; E2_PH                         ; 0                           ; Untyped                    ;
; E3_PH                         ; 0                           ; Untyped                    ;
; M_PH                          ; 0                           ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                    ;
; CLK0_COUNTER                  ; G0                          ; Untyped                    ;
; CLK1_COUNTER                  ; G0                          ; Untyped                    ;
; CLK2_COUNTER                  ; G0                          ; Untyped                    ;
; CLK3_COUNTER                  ; G0                          ; Untyped                    ;
; CLK4_COUNTER                  ; G0                          ; Untyped                    ;
; CLK5_COUNTER                  ; G0                          ; Untyped                    ;
; CLK6_COUNTER                  ; E0                          ; Untyped                    ;
; CLK7_COUNTER                  ; E1                          ; Untyped                    ;
; CLK8_COUNTER                  ; E2                          ; Untyped                    ;
; CLK9_COUNTER                  ; E3                          ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                    ;
; M_TIME_DELAY                  ; 0                           ; Untyped                    ;
; N_TIME_DELAY                  ; 0                           ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                    ;
; VCO_POST_SCALE                ; 0                           ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                    ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                    ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                    ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                    ;
; CBXI_PARAMETER                ; clk_10mhz_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE             ;
+-------------------------------+-----------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_1mhz:clk_1_u0|altpll:altpll_component ;
+-------------------------------+----------------------------+---------------------------+
; Parameter Name                ; Value                      ; Type                      ;
+-------------------------------+----------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                   ;
; PLL_TYPE                      ; AUTO                       ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clk_1mhz ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                   ;
; LOCK_HIGH                     ; 1                          ; Untyped                   ;
; LOCK_LOW                      ; 1                          ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                   ;
; SKIP_VCO                      ; OFF                        ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                   ;
; BANDWIDTH                     ; 0                          ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                   ;
; DOWN_SPREAD                   ; 0                          ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 1                          ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 50                         ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                   ;
; DPA_DIVIDER                   ; 0                          ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                   ;
; VCO_MIN                       ; 0                          ; Untyped                   ;
; VCO_MAX                       ; 0                          ; Untyped                   ;
; VCO_CENTER                    ; 0                          ; Untyped                   ;
; PFD_MIN                       ; 0                          ; Untyped                   ;
; PFD_MAX                       ; 0                          ; Untyped                   ;
; M_INITIAL                     ; 0                          ; Untyped                   ;
; M                             ; 0                          ; Untyped                   ;
; N                             ; 1                          ; Untyped                   ;
; M2                            ; 1                          ; Untyped                   ;
; N2                            ; 1                          ; Untyped                   ;
; SS                            ; 1                          ; Untyped                   ;
; C0_HIGH                       ; 0                          ; Untyped                   ;
; C1_HIGH                       ; 0                          ; Untyped                   ;
; C2_HIGH                       ; 0                          ; Untyped                   ;
; C3_HIGH                       ; 0                          ; Untyped                   ;
; C4_HIGH                       ; 0                          ; Untyped                   ;
; C5_HIGH                       ; 0                          ; Untyped                   ;
; C6_HIGH                       ; 0                          ; Untyped                   ;
; C7_HIGH                       ; 0                          ; Untyped                   ;
; C8_HIGH                       ; 0                          ; Untyped                   ;
; C9_HIGH                       ; 0                          ; Untyped                   ;
; C0_LOW                        ; 0                          ; Untyped                   ;
; C1_LOW                        ; 0                          ; Untyped                   ;
; C2_LOW                        ; 0                          ; Untyped                   ;
; C3_LOW                        ; 0                          ; Untyped                   ;
; C4_LOW                        ; 0                          ; Untyped                   ;
; C5_LOW                        ; 0                          ; Untyped                   ;
; C6_LOW                        ; 0                          ; Untyped                   ;
; C7_LOW                        ; 0                          ; Untyped                   ;
; C8_LOW                        ; 0                          ; Untyped                   ;
; C9_LOW                        ; 0                          ; Untyped                   ;
; C0_INITIAL                    ; 0                          ; Untyped                   ;
; C1_INITIAL                    ; 0                          ; Untyped                   ;
; C2_INITIAL                    ; 0                          ; Untyped                   ;
; C3_INITIAL                    ; 0                          ; Untyped                   ;
; C4_INITIAL                    ; 0                          ; Untyped                   ;
; C5_INITIAL                    ; 0                          ; Untyped                   ;
; C6_INITIAL                    ; 0                          ; Untyped                   ;
; C7_INITIAL                    ; 0                          ; Untyped                   ;
; C8_INITIAL                    ; 0                          ; Untyped                   ;
; C9_INITIAL                    ; 0                          ; Untyped                   ;
; C0_MODE                       ; BYPASS                     ; Untyped                   ;
; C1_MODE                       ; BYPASS                     ; Untyped                   ;
; C2_MODE                       ; BYPASS                     ; Untyped                   ;
; C3_MODE                       ; BYPASS                     ; Untyped                   ;
; C4_MODE                       ; BYPASS                     ; Untyped                   ;
; C5_MODE                       ; BYPASS                     ; Untyped                   ;
; C6_MODE                       ; BYPASS                     ; Untyped                   ;
; C7_MODE                       ; BYPASS                     ; Untyped                   ;
; C8_MODE                       ; BYPASS                     ; Untyped                   ;
; C9_MODE                       ; BYPASS                     ; Untyped                   ;
; C0_PH                         ; 0                          ; Untyped                   ;
; C1_PH                         ; 0                          ; Untyped                   ;
; C2_PH                         ; 0                          ; Untyped                   ;
; C3_PH                         ; 0                          ; Untyped                   ;
; C4_PH                         ; 0                          ; Untyped                   ;
; C5_PH                         ; 0                          ; Untyped                   ;
; C6_PH                         ; 0                          ; Untyped                   ;
; C7_PH                         ; 0                          ; Untyped                   ;
; C8_PH                         ; 0                          ; Untyped                   ;
; C9_PH                         ; 0                          ; Untyped                   ;
; L0_HIGH                       ; 1                          ; Untyped                   ;
; L1_HIGH                       ; 1                          ; Untyped                   ;
; G0_HIGH                       ; 1                          ; Untyped                   ;
; G1_HIGH                       ; 1                          ; Untyped                   ;
; G2_HIGH                       ; 1                          ; Untyped                   ;
; G3_HIGH                       ; 1                          ; Untyped                   ;
; E0_HIGH                       ; 1                          ; Untyped                   ;
; E1_HIGH                       ; 1                          ; Untyped                   ;
; E2_HIGH                       ; 1                          ; Untyped                   ;
; E3_HIGH                       ; 1                          ; Untyped                   ;
; L0_LOW                        ; 1                          ; Untyped                   ;
; L1_LOW                        ; 1                          ; Untyped                   ;
; G0_LOW                        ; 1                          ; Untyped                   ;
; G1_LOW                        ; 1                          ; Untyped                   ;
; G2_LOW                        ; 1                          ; Untyped                   ;
; G3_LOW                        ; 1                          ; Untyped                   ;
; E0_LOW                        ; 1                          ; Untyped                   ;
; E1_LOW                        ; 1                          ; Untyped                   ;
; E2_LOW                        ; 1                          ; Untyped                   ;
; E3_LOW                        ; 1                          ; Untyped                   ;
; L0_INITIAL                    ; 1                          ; Untyped                   ;
; L1_INITIAL                    ; 1                          ; Untyped                   ;
; G0_INITIAL                    ; 1                          ; Untyped                   ;
; G1_INITIAL                    ; 1                          ; Untyped                   ;
; G2_INITIAL                    ; 1                          ; Untyped                   ;
; G3_INITIAL                    ; 1                          ; Untyped                   ;
; E0_INITIAL                    ; 1                          ; Untyped                   ;
; E1_INITIAL                    ; 1                          ; Untyped                   ;
; E2_INITIAL                    ; 1                          ; Untyped                   ;
; E3_INITIAL                    ; 1                          ; Untyped                   ;
; L0_MODE                       ; BYPASS                     ; Untyped                   ;
; L1_MODE                       ; BYPASS                     ; Untyped                   ;
; G0_MODE                       ; BYPASS                     ; Untyped                   ;
; G1_MODE                       ; BYPASS                     ; Untyped                   ;
; G2_MODE                       ; BYPASS                     ; Untyped                   ;
; G3_MODE                       ; BYPASS                     ; Untyped                   ;
; E0_MODE                       ; BYPASS                     ; Untyped                   ;
; E1_MODE                       ; BYPASS                     ; Untyped                   ;
; E2_MODE                       ; BYPASS                     ; Untyped                   ;
; E3_MODE                       ; BYPASS                     ; Untyped                   ;
; L0_PH                         ; 0                          ; Untyped                   ;
; L1_PH                         ; 0                          ; Untyped                   ;
; G0_PH                         ; 0                          ; Untyped                   ;
; G1_PH                         ; 0                          ; Untyped                   ;
; G2_PH                         ; 0                          ; Untyped                   ;
; G3_PH                         ; 0                          ; Untyped                   ;
; E0_PH                         ; 0                          ; Untyped                   ;
; E1_PH                         ; 0                          ; Untyped                   ;
; E2_PH                         ; 0                          ; Untyped                   ;
; E3_PH                         ; 0                          ; Untyped                   ;
; M_PH                          ; 0                          ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; CLK0_COUNTER                  ; G0                         ; Untyped                   ;
; CLK1_COUNTER                  ; G0                         ; Untyped                   ;
; CLK2_COUNTER                  ; G0                         ; Untyped                   ;
; CLK3_COUNTER                  ; G0                         ; Untyped                   ;
; CLK4_COUNTER                  ; G0                         ; Untyped                   ;
; CLK5_COUNTER                  ; G0                         ; Untyped                   ;
; CLK6_COUNTER                  ; E0                         ; Untyped                   ;
; CLK7_COUNTER                  ; E1                         ; Untyped                   ;
; CLK8_COUNTER                  ; E2                         ; Untyped                   ;
; CLK9_COUNTER                  ; E3                         ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                   ;
; M_TIME_DELAY                  ; 0                          ; Untyped                   ;
; N_TIME_DELAY                  ; 0                          ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                   ;
; VCO_POST_SCALE                ; 0                          ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E               ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                   ;
; CBXI_PARAMETER                ; clk_1mhz_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E               ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE            ;
+-------------------------------+----------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top:top_u0|dlx_processor:dlx_processor_u0|execute_address_calculate:execute_address_calculate_u0|alu:alu_u0|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                               ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                                            ;
; LPM_WIDTHD             ; 32             ; Untyped                                                                                                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                            ;
; CBXI_PARAMETER         ; lpm_divide_hkm ; Untyped                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                                     ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top:top_u0|dlx_processor:dlx_processor_u0|execute_address_calculate:execute_address_calculate_u0|alu:alu_u0|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                        ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                              ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                                                                                     ;
; LPM_WIDTHB                                     ; 32           ; Untyped                                                                                                     ;
; LPM_WIDTHP                                     ; 64           ; Untyped                                                                                                     ;
; LPM_WIDTHR                                     ; 64           ; Untyped                                                                                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                     ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                     ;
; LATENCY                                        ; 0            ; Untyped                                                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                     ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped                                                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                     ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                ;
+-------------------------------+---------------------------------------------+
; Name                          ; Value                                       ;
+-------------------------------+---------------------------------------------+
; Number of entity instances    ; 3                                           ;
; Entity Instance               ; clk_40:clk_40_u0|altpll:altpll_component    ;
;     -- OPERATION_MODE         ; NORMAL                                      ;
;     -- PLL_TYPE               ; AUTO                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                           ;
; Entity Instance               ; clk_10mhz:clk_10_u0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                      ;
;     -- PLL_TYPE               ; AUTO                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                           ;
; Entity Instance               ; clk_1mhz:clk_1_u0|altpll:altpll_component   ;
;     -- OPERATION_MODE         ; NORMAL                                      ;
;     -- PLL_TYPE               ; AUTO                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                           ;
+-------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                     ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                      ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                                                                          ;
; Entity Instance                       ; top:top_u0|dlx_processor:dlx_processor_u0|execute_address_calculate:execute_address_calculate_u0|alu:alu_u0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 32                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                         ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_40:clk_40_u0"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "boot_rom:rom_u0"                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                             ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "address[31..20]" will be connected to GND. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:top_u0|data_memory_controll:data_memory_controll_u0"                                                                                   ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                          ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; dram_addr      ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (20 bits) it drives; bit(s) "dram_addr[31..20]" have no fanouts ;
; data_out_valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                         ;
; bus_busy       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                         ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:top_u0|sram_ctrl:sram_ctrl_u0"                                                                                                                                                          ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr[20]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; sram_wr_data ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (32 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND.            ;
; sram_rd_data ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "top:top_u0|mux_sram:mux_sram_u0" ;
+------------------+-------+----------+-----------------------+
; Port             ; Type  ; Severity ; Details               ;
+------------------+-------+----------+-----------------------+
; inst_mem_wr_en   ; Input ; Info     ; Stuck at GND          ;
; inst_mem_wr_data ; Input ; Info     ; Stuck at GND          ;
+------------------+-------+----------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0"                            ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; instruction_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0"                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; new_pc_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:top_u0"                                                                                                                                      ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                          ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; sram_wr_data[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
; sram_rd_data[31..16] ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; dram_addr            ; Output ; Warning  ; Output or bidir port (20 bits) is wider than the port expression (13 bits) it drives; bit(s) "dram_addr[19..13]" have no fanouts ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Tue Jul 22 15:11:48 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dlx_de2_115 -c dlx_de2_115
Warning (125092): Tcl Script File rom.qip not found
    Info (125063): set_global_assignment -name QIP_FILE rom.qip
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12021): Found 1 design units, including 1 entities, in source file /proj/hercules/work/linton/dlx/udlx-verilog/fpga/rtl/dlx_de2_115.v
    Info (12023): Found entity 1: dlx_de2_115
Info (12021): Found 0 design units, including 0 entities, in source file /proj/hercules/work/linton/dlx/udlx-verilog/fpga/rtl/dlx_de2_115_defines.v
Info (12021): Found 1 design units, including 1 entities, in source file /proj/hercules/work/linton/dlx/udlx-verilog/rtl/common/clk_rst_mngr.v
    Info (12023): Found entity 1: clk_rst_mngr
Info (12021): Found 1 design units, including 1 entities, in source file /proj/hercules/work/linton/dlx/udlx-verilog/rtl/top/top.v
    Info (12023): Found entity 1: top
Info (12021): Found 1 design units, including 1 entities, in source file /proj/hercules/work/linton/dlx/udlx-verilog/rtl/bootloader/mux_sram.v
    Info (12023): Found entity 1: mux_sram
Info (12021): Found 1 design units, including 1 entities, in source file /proj/hercules/work/linton/dlx/udlx-verilog/rtl/bootloader/bootloader.v
    Info (12023): Found entity 1: bootloader
Info (12021): Found 1 design units, including 1 entities, in source file /proj/hercules/work/linton/dlx/udlx-verilog/rtl/common/mux_data.v
    Info (12023): Found entity 1: mux_data
Info (12021): Found 1 design units, including 1 entities, in source file /proj/hercules/work/linton/dlx/udlx-verilog/rtl/common/boot_rom.v
    Info (12023): Found entity 1: boot_rom
Info (12021): Found 1 design units, including 1 entities, in source file /proj/hercules/work/linton/dlx/udlx-verilog/rtl/fetch/top_fetch.v
    Info (12023): Found entity 1: top_fetch
Info (12021): Found 1 design units, including 1 entities, in source file /proj/hercules/work/linton/dlx/udlx-verilog/rtl/decode/instruction_decode.v
    Info (12023): Found entity 1: instruction_decode
Info (12021): Found 1 design units, including 1 entities, in source file /proj/hercules/work/linton/dlx/udlx-verilog/rtl/decode/instruction_decoder.v
    Info (12023): Found entity 1: instruction_decoder
Info (12021): Found 1 design units, including 1 entities, in source file /proj/hercules/work/linton/dlx/udlx-verilog/rtl/decode/register_bank.v
    Info (12023): Found entity 1: register_bank
Info (12021): Found 1 design units, including 1 entities, in source file /proj/hercules/work/linton/dlx/udlx-verilog/rtl/decode/signal_extend.v
    Info (12023): Found entity 1: signal_extend
Info (12021): Found 1 design units, including 1 entities, in source file /proj/hercules/work/linton/dlx/udlx-verilog/rtl/decode/control.v
    Info (12023): Found entity 1: control
Info (12021): Found 1 design units, including 1 entities, in source file /proj/hercules/work/linton/dlx/udlx-verilog/rtl/execute/execute_address_calculate.v
    Info (12023): Found entity 1: execute_address_calculate
Info (12021): Found 1 design units, including 1 entities, in source file /proj/hercules/work/linton/dlx/udlx-verilog/rtl/execute/branch_control.v
    Info (12023): Found entity 1: branch_control
Info (12021): Found 1 design units, including 1 entities, in source file /proj/hercules/work/linton/dlx/udlx-verilog/rtl/execute/forward_unit.v
    Info (12023): Found entity 1: forward_unit
Info (12021): Found 1 design units, including 1 entities, in source file /proj/hercules/work/linton/dlx/udlx-verilog/rtl/execute/alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file /proj/hercules/work/linton/dlx/udlx-verilog/rtl/write_back/write_back.v
    Info (12023): Found entity 1: write_back
Info (12021): Found 1 design units, including 1 entities, in source file /proj/hercules/work/linton/dlx/udlx-verilog/rtl/top/dlx_processor.v
    Info (12023): Found entity 1: dlx_processor
Info (12021): Found 1 design units, including 1 entities, in source file /proj/hercules/work/linton/dlx/udlx-verilog/rtl/pipeline/registers/if_id_reg.v
    Info (12023): Found entity 1: if_id_reg
Info (12021): Found 1 design units, including 1 entities, in source file /proj/hercules/work/linton/dlx/udlx-verilog/rtl/pipeline/registers/id_ex_reg.v
    Info (12023): Found entity 1: id_ex_reg
Info (12021): Found 1 design units, including 1 entities, in source file /proj/hercules/work/linton/dlx/udlx-verilog/rtl/pipeline/registers/ex_mem_reg.v
    Info (12023): Found entity 1: ex_mem_reg
Info (12021): Found 1 design units, including 1 entities, in source file /proj/hercules/work/linton/dlx/udlx-verilog/rtl/pipeline/registers/mem_wb_reg.v
    Info (12023): Found entity 1: mem_wb_reg
Info (12021): Found 1 design units, including 1 entities, in source file /proj/hercules/work/linton/dlx/udlx-verilog/rtl/common/sp_ram.v
    Info (12023): Found entity 1: sp_ram
Info (12021): Found 1 design units, including 1 entities, in source file /proj/hercules/work/linton/dlx/udlx-verilog/rtl/data_memory_controll/data_memory_controll.v
    Info (12023): Found entity 1: data_memory_controll
Info (12021): Found 1 design units, including 1 entities, in source file /proj/hercules/work/linton/dlx/udlx-verilog/rtl/inst_memory_controll/sram_ctrl.v
    Info (12023): Found entity 1: sram_ctrl
Info (12021): Found 2 design units, including 1 entities, in source file clk_40.vhd
    Info (12022): Found design unit 1: clk_40-SYN
    Info (12023): Found entity 1: clk_40
Info (12021): Found 2 design units, including 1 entities, in source file clk_1mhz.vhd
    Info (12022): Found design unit 1: clk_1mhz-SYN
    Info (12023): Found entity 1: clk_1mhz
Info (12021): Found 2 design units, including 1 entities, in source file clk_10mhz.vhd
    Info (12022): Found design unit 1: clk_10mhz-SYN
    Info (12023): Found entity 1: clk_10mhz
Warning (10236): Verilog HDL Implicit Net warning at dlx_de2_115.v(248): created implicit net for "clk_10"
Warning (10236): Verilog HDL Implicit Net warning at alu.v(56): created implicit net for "zero_cmp"
Warning (10236): Verilog HDL Implicit Net warning at dlx_processor.v(307): created implicit net for "id_ex_imm_inst"
Warning (10236): Verilog HDL Implicit Net warning at dlx_processor.v(386): created implicit net for "flush_in"
Info (12127): Elaborating entity "dlx_de2_115" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at dlx_de2_115.v(127): object "mode" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at dlx_de2_115.v(120): truncated value with size 32 to match size of target (16)
Warning (10034): Output port "LEDR" at dlx_de2_115.v(26) has no driver
Warning (10034): Output port "LEDG" at dlx_de2_115.v(27) has no driver
Warning (10034): Output port "LCD_DATA" at dlx_de2_115.v(41) has no driver
Warning (10034): Output port "UART_TXD" at dlx_de2_115.v(24) has no driver
Warning (10034): Output port "LCD_RW" at dlx_de2_115.v(38) has no driver
Warning (10034): Output port "LCD_EN" at dlx_de2_115.v(39) has no driver
Warning (10034): Output port "LCD_RS" at dlx_de2_115.v(40) has no driver
Warning (10034): Output port "LCD_ON" at dlx_de2_115.v(42) has no driver
Warning (10034): Output port "LCD_BLON" at dlx_de2_115.v(43) has no driver
Info (12128): Elaborating entity "top" for hierarchy "top:top_u0"
Info (12128): Elaborating entity "dlx_processor" for hierarchy "top:top_u0|dlx_processor:dlx_processor_u0"
Warning (10230): Verilog HDL assignment warning at dlx_processor.v(364): truncated value with size 32 to match size of target (20)
Info (12128): Elaborating entity "top_fetch" for hierarchy "top:top_u0|dlx_processor:dlx_processor_u0|top_fetch:instruction_fetch_u0"
Info (12128): Elaborating entity "if_id_reg" for hierarchy "top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0"
Info (12128): Elaborating entity "instruction_decode" for hierarchy "top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0"
Info (12128): Elaborating entity "instruction_decoder" for hierarchy "top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|instruction_decoder:instruction_decoder_u0"
Warning (10240): Verilog HDL Always Construct warning at instruction_decoder.v(67): inferring latch(es) for variable "inst_function", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "inst_function[0]" at instruction_decoder.v(86)
Info (10041): Inferred latch for "inst_function[1]" at instruction_decoder.v(86)
Info (10041): Inferred latch for "inst_function[2]" at instruction_decoder.v(86)
Info (10041): Inferred latch for "inst_function[3]" at instruction_decoder.v(86)
Info (10041): Inferred latch for "inst_function[4]" at instruction_decoder.v(86)
Info (10041): Inferred latch for "inst_function[5]" at instruction_decoder.v(86)
Info (12128): Elaborating entity "register_bank" for hierarchy "top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0"
Warning (10240): Verilog HDL Always Construct warning at register_bank.v(52): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "control" for hierarchy "top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|control:control_u0"
Info (12128): Elaborating entity "signal_extend" for hierarchy "top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|signal_extend:signal_extend_u0"
Info (12128): Elaborating entity "id_ex_reg" for hierarchy "top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0"
Info (12128): Elaborating entity "execute_address_calculate" for hierarchy "top:top_u0|dlx_processor:dlx_processor_u0|execute_address_calculate:execute_address_calculate_u0"
Info (12128): Elaborating entity "branch_control" for hierarchy "top:top_u0|dlx_processor:dlx_processor_u0|execute_address_calculate:execute_address_calculate_u0|branch_control:branch_control_u0"
Warning (10230): Verilog HDL assignment warning at branch_control.v(53): truncated value with size 28 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at branch_control.v(57): truncated value with size 34 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at branch_control.v(61): truncated value with size 32 to match size of target (20)
Info (12128): Elaborating entity "forward_unit" for hierarchy "top:top_u0|dlx_processor:dlx_processor_u0|execute_address_calculate:execute_address_calculate_u0|forward_unit:forward_unit"
Info (12128): Elaborating entity "mux_data" for hierarchy "top:top_u0|dlx_processor:dlx_processor_u0|execute_address_calculate:execute_address_calculate_u0|mux_data:mux_data_u0"
Info (12128): Elaborating entity "alu" for hierarchy "top:top_u0|dlx_processor:dlx_processor_u0|execute_address_calculate:execute_address_calculate_u0|alu:alu_u0"
Warning (10230): Verilog HDL assignment warning at alu.v(58): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at alu.v(110): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "ex_mem_reg" for hierarchy "top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0"
Info (12128): Elaborating entity "mem_wb_reg" for hierarchy "top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0"
Info (12128): Elaborating entity "write_back" for hierarchy "top:top_u0|dlx_processor:dlx_processor_u0|write_back:write_back_u0"
Info (12128): Elaborating entity "mux_sram" for hierarchy "top:top_u0|mux_sram:mux_sram_u0"
Info (12128): Elaborating entity "bootloader" for hierarchy "top:top_u0|bootloader:bootloader_u0"
Info (10264): Verilog HDL Case Statement information at bootloader.v(55): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at bootloader.v(117): truncated value with size 22 to match size of target (20)
Info (12128): Elaborating entity "sram_ctrl" for hierarchy "top:top_u0|sram_ctrl:sram_ctrl_u0"
Warning (10230): Verilog HDL assignment warning at sram_ctrl.v(50): truncated value with size 32 to match size of target (21)
Warning (12125): Using design file /proj/hercules/work/linton/dlx/udlx-verilog/rtl/common/mux_sdram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mux_sdram
Info (12128): Elaborating entity "mux_sdram" for hierarchy "top:top_u0|mux_sdram:mux_sdram_u0"
Info (12128): Elaborating entity "data_memory_controll" for hierarchy "top:top_u0|data_memory_controll:data_memory_controll_u0"
Info (10264): Verilog HDL Case Statement information at data_memory_controll.v(272): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at data_memory_controll.v(373): truncated value with size 2 to match size of target (1)
Warning (10272): Verilog HDL Case Statement warning at data_memory_controll.v(309): case item expression covers a value already covered by a previous case item
Warning (10240): Verilog HDL Always Construct warning at data_memory_controll.v(288): inferring latch(es) for variable "dram_addr", which holds its previous value in one or more paths through the always construct
Info (10264): Verilog HDL Case Statement information at data_memory_controll.v(435): all case item expressions in this case statement are onehot
Info (10041): Inferred latch for "dram_addr[11]" at data_memory_controll.v(288)
Info (10041): Inferred latch for "dram_addr[12]" at data_memory_controll.v(288)
Info (10041): Inferred latch for "dram_addr[13]" at data_memory_controll.v(288)
Info (10041): Inferred latch for "dram_addr[14]" at data_memory_controll.v(288)
Info (10041): Inferred latch for "dram_addr[15]" at data_memory_controll.v(288)
Info (10041): Inferred latch for "dram_addr[16]" at data_memory_controll.v(288)
Info (10041): Inferred latch for "dram_addr[17]" at data_memory_controll.v(288)
Info (10041): Inferred latch for "dram_addr[18]" at data_memory_controll.v(288)
Info (10041): Inferred latch for "dram_addr[19]" at data_memory_controll.v(288)
Info (10041): Inferred latch for "dram_addr[20]" at data_memory_controll.v(288)
Info (10041): Inferred latch for "dram_addr[21]" at data_memory_controll.v(288)
Info (10041): Inferred latch for "dram_addr[22]" at data_memory_controll.v(288)
Info (10041): Inferred latch for "dram_addr[23]" at data_memory_controll.v(288)
Info (10041): Inferred latch for "dram_addr[24]" at data_memory_controll.v(288)
Info (10041): Inferred latch for "dram_addr[25]" at data_memory_controll.v(288)
Info (10041): Inferred latch for "dram_addr[26]" at data_memory_controll.v(288)
Info (10041): Inferred latch for "dram_addr[27]" at data_memory_controll.v(288)
Info (10041): Inferred latch for "dram_addr[28]" at data_memory_controll.v(288)
Info (10041): Inferred latch for "dram_addr[29]" at data_memory_controll.v(288)
Info (10041): Inferred latch for "dram_addr[30]" at data_memory_controll.v(288)
Info (10041): Inferred latch for "dram_addr[31]" at data_memory_controll.v(288)
Info (12128): Elaborating entity "boot_rom" for hierarchy "boot_rom:rom_u0"
Warning (10850): Verilog HDL warning at boot_rom.v(34): number of words (18) in memory file does not match the number of elements in the address range [0:4094]
Warning (10030): Net "mem.data_a" at boot_rom.v(16) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem.waddr_a" at boot_rom.v(16) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem.we_a" at boot_rom.v(16) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "clk_40" for hierarchy "clk_40:clk_40_u0"
Info (12128): Elaborating entity "altpll" for hierarchy "clk_40:clk_40_u0|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "clk_40:clk_40_u0|altpll:altpll_component"
Info (12133): Instantiated megafunction "clk_40:clk_40_u0|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clk_40"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clk_40_altpll.v
    Info (12023): Found entity 1: clk_40_altpll
Info (12128): Elaborating entity "clk_40_altpll" for hierarchy "clk_40:clk_40_u0|altpll:altpll_component|clk_40_altpll:auto_generated"
Info (12128): Elaborating entity "clk_10mhz" for hierarchy "clk_10mhz:clk_10_u0"
Info (12128): Elaborating entity "altpll" for hierarchy "clk_10mhz:clk_10_u0|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "clk_10mhz:clk_10_u0|altpll:altpll_component"
Info (12133): Instantiated megafunction "clk_10mhz:clk_10_u0|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clk_10mhz"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clk_10mhz_altpll.v
    Info (12023): Found entity 1: clk_10mhz_altpll
Info (12128): Elaborating entity "clk_10mhz_altpll" for hierarchy "clk_10mhz:clk_10_u0|altpll:altpll_component|clk_10mhz_altpll:auto_generated"
Info (12128): Elaborating entity "clk_1mhz" for hierarchy "clk_1mhz:clk_1_u0"
Info (12128): Elaborating entity "altpll" for hierarchy "clk_1mhz:clk_1_u0|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "clk_1mhz:clk_1_u0|altpll:altpll_component"
Info (12133): Instantiated megafunction "clk_1mhz:clk_1_u0|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clk_1mhz"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clk_1mhz_altpll.v
    Info (12023): Found entity 1: clk_1mhz_altpll
Info (12128): Elaborating entity "clk_1mhz_altpll" for hierarchy "clk_1mhz:clk_1_u0|altpll:altpll_component|clk_1mhz_altpll:auto_generated"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "clk_40:clk_40_u0|altpll:altpll_component|clk_40_altpll:auto_generated|wire_pll1_clk[0]"
Critical Warning (127005): Memory depth (4096) in the design file differs from memory depth (4095) in the Memory Initialization File "/proj/hercules/work/linton/dlx/udlx-verilog/fpga/syn/db/dlx_de2_115.ram0_boot_rom_43f05429.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/proj/hercules/work/linton/dlx/udlx-verilog/fpga/syn/db/dlx_de2_115.ram0_boot_rom_43f05429.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "top:top_u0|dlx_processor:dlx_processor_u0|execute_address_calculate:execute_address_calculate_u0|alu:alu_u0|Div0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "top:top_u0|dlx_processor:dlx_processor_u0|execute_address_calculate:execute_address_calculate_u0|alu:alu_u0|Mult0"
Info (12130): Elaborated megafunction instantiation "top:top_u0|dlx_processor:dlx_processor_u0|execute_address_calculate:execute_address_calculate_u0|alu:alu_u0|lpm_divide:Div0"
Info (12133): Instantiated megafunction "top:top_u0|dlx_processor:dlx_processor_u0|execute_address_calculate:execute_address_calculate_u0|alu:alu_u0|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf
    Info (12023): Found entity 1: lpm_divide_hkm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12130): Elaborated megafunction instantiation "top:top_u0|dlx_processor:dlx_processor_u0|execute_address_calculate:execute_address_calculate_u0|alu:alu_u0|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "top:top_u0|dlx_processor:dlx_processor_u0|execute_address_calculate:execute_address_calculate_u0|alu:alu_u0|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "top:top_u0|dlx_processor:dlx_processor_u0|execute_address_calculate:execute_address_calculate_u0|alu:alu_u0|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "top:top_u0|dlx_processor:dlx_processor_u0|execute_address_calculate:execute_address_calculate_u0|alu:alu_u0|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "GPIO[0]" has no driver
    Warning (13040): Bidir "GPIO[1]" has no driver
    Warning (13040): Bidir "GPIO[2]" has no driver
    Warning (13040): Bidir "GPIO[3]" has no driver
    Warning (13040): Bidir "GPIO[4]" has no driver
    Warning (13040): Bidir "GPIO[5]" has no driver
    Warning (13040): Bidir "GPIO[6]" has no driver
    Warning (13040): Bidir "GPIO[7]" has no driver
    Warning (13040): Bidir "GPIO[8]" has no driver
    Warning (13040): Bidir "GPIO[9]" has no driver
    Warning (13040): Bidir "GPIO[10]" has no driver
    Warning (13040): Bidir "GPIO[11]" has no driver
    Warning (13040): Bidir "GPIO[12]" has no driver
    Warning (13040): Bidir "GPIO[13]" has no driver
    Warning (13040): Bidir "GPIO[14]" has no driver
    Warning (13040): Bidir "GPIO[15]" has no driver
    Warning (13040): Bidir "GPIO[16]" has no driver
    Warning (13040): Bidir "GPIO[17]" has no driver
    Warning (13040): Bidir "GPIO[18]" has no driver
    Warning (13040): Bidir "GPIO[19]" has no driver
    Warning (13040): Bidir "GPIO[20]" has no driver
    Warning (13040): Bidir "GPIO[21]" has no driver
    Warning (13040): Bidir "GPIO[22]" has no driver
    Warning (13040): Bidir "GPIO[23]" has no driver
    Warning (13040): Bidir "GPIO[24]" has no driver
    Warning (13040): Bidir "GPIO[25]" has no driver
    Warning (13040): Bidir "GPIO[26]" has no driver
    Warning (13040): Bidir "GPIO[27]" has no driver
    Warning (13040): Bidir "GPIO[28]" has no driver
    Warning (13040): Bidir "GPIO[29]" has no driver
    Warning (13040): Bidir "GPIO[30]" has no driver
    Warning (13040): Bidir "GPIO[31]" has no driver
    Warning (13040): Bidir "GPIO[32]" has no driver
    Warning (13040): Bidir "GPIO[33]" has no driver
Warning (13012): Latch top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|instruction_decoder:instruction_decoder_u0|inst_function[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[31]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[31]
Warning (13012): Latch top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|instruction_decoder:instruction_decoder_u0|inst_function[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[31]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[31]
Warning (13012): Latch top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|instruction_decoder:instruction_decoder_u0|inst_function[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[31]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[31]
Warning (13012): Latch top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|instruction_decoder:instruction_decoder_u0|inst_function[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[31]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[31]
Warning (13012): Latch top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|instruction_decoder:instruction_decoder_u0|inst_function[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[31]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[31]
Warning (13012): Latch top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|instruction_decoder:instruction_decoder_u0|inst_function[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[31]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[31]
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "LCD_DATA[0]" is stuck at GND
    Warning (13410): Pin "LCD_DATA[1]" is stuck at GND
    Warning (13410): Pin "LCD_DATA[2]" is stuck at GND
    Warning (13410): Pin "LCD_DATA[3]" is stuck at GND
    Warning (13410): Pin "LCD_DATA[4]" is stuck at GND
    Warning (13410): Pin "LCD_DATA[5]" is stuck at GND
    Warning (13410): Pin "LCD_DATA[6]" is stuck at GND
    Warning (13410): Pin "LCD_DATA[7]" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /proj/hercules/work/linton/dlx/udlx-verilog/fpga/syn/dlx_de2_115.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 23 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_27"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "UART_RXD"
Info (21057): Implemented 5196 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 25 input pins
    Info (21059): Implemented 147 output pins
    Info (21060): Implemented 82 bidirectional pins
    Info (21061): Implemented 4934 logic cells
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 168 warnings
    Info: Peak virtual memory: 442 megabytes
    Info: Processing ended: Tue Jul 22 15:12:05 2014
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /proj/hercules/work/linton/dlx/udlx-verilog/fpga/syn/dlx_de2_115.map.smsg.


