===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.3158 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2630 ( 15.6%)    0.2630 ( 20.0%)  FIR Parser
    1.1094 ( 65.7%)    0.7373 ( 56.0%)  'firrtl.circuit' Pipeline
    0.1463 (  8.7%)    0.0797 (  6.1%)    'firrtl.module' Pipeline
    0.1307 (  7.7%)    0.0711 (  5.4%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0156 (  0.9%)    0.0085 (  0.6%)      LowerCHIRRTL
    0.0154 (  0.9%)    0.0154 (  1.2%)    InferWidths
    0.0582 (  3.5%)    0.0582 (  4.4%)    InferResets
    0.0025 (  0.1%)    0.0025 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0028 (  0.2%)    0.0028 (  0.2%)    PrefixModules
    0.0648 (  3.8%)    0.0648 (  4.9%)    LowerFIRRTLTypes
    0.6252 ( 37.0%)    0.3198 ( 24.3%)    'firrtl.module' Pipeline
    0.0857 (  5.1%)    0.0462 (  3.5%)      ExpandWhens
    0.5395 ( 32.0%)    0.2736 ( 20.8%)      Canonicalizer
    0.0244 (  1.4%)    0.0244 (  1.9%)    Inliner
    0.0304 (  1.8%)    0.0304 (  2.3%)    IMConstProp
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1274 (  7.5%)    0.1274 (  9.7%)    'firrtl.module' Pipeline
    0.1274 (  7.5%)    0.1274 (  9.7%)      Canonicalizer
    0.0103 (  0.6%)    0.0103 (  0.8%)    CreateSiFiveMetadata
    0.0037 (  0.2%)    0.0037 (  0.3%)    EmitOMIR
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0964 (  5.7%)    0.0964 (  7.3%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1380 (  8.2%)    0.1380 ( 10.5%)  'hw.module' Pipeline
    0.0154 (  0.9%)    0.0154 (  1.2%)    HWCleanup
    0.0310 (  1.8%)    0.0310 (  2.4%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0740 (  4.4%)    0.0740 (  5.6%)    Canonicalizer
    0.0010 (  0.1%)    0.0010 (  0.1%)    HWLegalizeModules
    0.0166 (  1.0%)    0.0166 (  1.3%)    PrettifyVerilog
    0.0801 (  4.7%)    0.0801 (  6.1%)  ExportVerilog
    0.0010 (  0.1%)    0.0010 (  0.1%)  Rest
    1.6880 (100.0%)    1.3158 (100.0%)  Total

{
  totalTime: 1.326,
  maxMemory: 69963776
}
