Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Jan 16 22:34:41 2022
| Host         : DESKTOP-16CIA5M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_timing_summary_routed.rpt -pb au_top_timing_summary_routed.pb -rpx au_top_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  45          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.504        0.000                      0                  249        0.188        0.000                      0                  249        4.500        0.000                       0                    99  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.504        0.000                      0                  191        0.188        0.000                      0                  191        4.500        0.000                       0                    99  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      7.293        0.000                      0                   58        0.475        0.000                      0                   58  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.504ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.504ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.465ns  (logic 3.070ns (36.265%)  route 5.395ns (63.735%))
  Logic Levels:           11  (CARRY4=6 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.624     5.208    clk_IBUF_BUFG
    SLICE_X4Y52          FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDCE (Prop_fdce_C_Q)         0.419     5.627 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.647     6.274    counter__0[1]
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.105 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.105    counter_reg[4]_i_2_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.219    counter_reg[8]_i_2_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.333 r  counter_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.333    counter_reg[11]_i_2_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.447 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.447    counter_reg[16]_i_2_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.561    counter_reg[20]_i_2_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.890 f  number_reg[0]_i_1/O[3]
                         net (fo=7, routed)           1.172     9.061    p_0_in[0]
    SLICE_X3Y61          LUT4 (Prop_lut4_I2_O)        0.306     9.367 f  counter[37]_i_4/O
                         net (fo=3, routed)           0.972    10.340    counter[37]_i_4_n_0
    SLICE_X4Y61          LUT4 (Prop_lut4_I1_O)        0.154    10.494 f  counter[37]_i_3/O
                         net (fo=63, routed)          1.041    11.534    counter[37]_i_3_n_0
    SLICE_X6Y55          LUT5 (Prop_lut5_I3_O)        0.327    11.861 f  digits[15]_i_5/O
                         net (fo=8, routed)           0.900    12.761    digits10_in
    SLICE_X6Y55          LUT6 (Prop_lut6_I0_O)        0.124    12.885 r  digits[11]_i_1/O
                         net (fo=2, routed)           0.664    13.549    p_3_in[3]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124    13.673 r  state[3]_i_2/O
                         net (fo=1, routed)           0.000    13.673    state[3]_i_2_n_0
    SLICE_X4Y56          FDCE                                         r  state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.507    14.911    clk_IBUF_BUFG
    SLICE_X4Y56          FDCE                                         r  state_reg[3]/C
                         clock pessimism              0.271    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X4Y56          FDCE (Setup_fdce_C_D)        0.031    15.178    state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -13.673    
  -------------------------------------------------------------------
                         slack                                  1.504    

Slack (MET) :             1.614ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digits_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.243ns  (logic 3.149ns (38.201%)  route 5.094ns (61.799%))
  Logic Levels:           10  (CARRY4=6 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.624     5.208    clk_IBUF_BUFG
    SLICE_X4Y52          FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDCE (Prop_fdce_C_Q)         0.419     5.627 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.647     6.274    counter__0[1]
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.105 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.105    counter_reg[4]_i_2_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.219    counter_reg[8]_i_2_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.333 r  counter_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.333    counter_reg[11]_i_2_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.447 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.447    counter_reg[16]_i_2_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.561    counter_reg[20]_i_2_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.890 r  number_reg[0]_i_1/O[3]
                         net (fo=7, routed)           1.172     9.061    p_0_in[0]
    SLICE_X3Y61          LUT4 (Prop_lut4_I2_O)        0.306     9.367 r  counter[37]_i_4/O
                         net (fo=3, routed)           0.972    10.340    counter[37]_i_4_n_0
    SLICE_X4Y61          LUT4 (Prop_lut4_I1_O)        0.154    10.494 r  counter[37]_i_3/O
                         net (fo=63, routed)          0.862    11.355    counter[37]_i_3_n_0
    SLICE_X7Y56          LUT4 (Prop_lut4_I1_O)        0.322    11.677 r  digits[14]_i_2/O
                         net (fo=1, routed)           0.817    12.494    digits[14]_i_2_n_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.332    12.826 r  digits[14]_i_1/O
                         net (fo=2, routed)           0.625    13.451    digits[14]_i_1_n_0
    SLICE_X7Y56          FDCE                                         r  digits_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.507    14.911    clk_IBUF_BUFG
    SLICE_X7Y56          FDCE                                         r  digits_reg[14]/C
                         clock pessimism              0.271    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X7Y56          FDCE (Setup_fdce_C_D)       -0.081    15.066    digits_reg[14]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -13.451    
  -------------------------------------------------------------------
                         slack                                  1.614    

Slack (MET) :             1.623ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.347ns  (logic 3.070ns (36.778%)  route 5.277ns (63.222%))
  Logic Levels:           11  (CARRY4=6 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.624     5.208    clk_IBUF_BUFG
    SLICE_X4Y52          FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDCE (Prop_fdce_C_Q)         0.419     5.627 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.647     6.274    counter__0[1]
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.105 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.105    counter_reg[4]_i_2_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.219    counter_reg[8]_i_2_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.333 r  counter_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.333    counter_reg[11]_i_2_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.447 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.447    counter_reg[16]_i_2_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.561    counter_reg[20]_i_2_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.890 f  number_reg[0]_i_1/O[3]
                         net (fo=7, routed)           1.172     9.061    p_0_in[0]
    SLICE_X3Y61          LUT4 (Prop_lut4_I2_O)        0.306     9.367 f  counter[37]_i_4/O
                         net (fo=3, routed)           0.972    10.340    counter[37]_i_4_n_0
    SLICE_X4Y61          LUT4 (Prop_lut4_I1_O)        0.154    10.494 f  counter[37]_i_3/O
                         net (fo=63, routed)          1.041    11.534    counter[37]_i_3_n_0
    SLICE_X6Y55          LUT5 (Prop_lut5_I3_O)        0.327    11.861 f  digits[15]_i_5/O
                         net (fo=8, routed)           0.868    12.730    digits10_in
    SLICE_X6Y56          LUT5 (Prop_lut5_I0_O)        0.124    12.854 r  digits[8]_i_1/O
                         net (fo=2, routed)           0.578    13.431    p_3_in[0]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124    13.555 r  state[0]_i_1/O
                         net (fo=1, routed)           0.000    13.555    state[0]_i_1_n_0
    SLICE_X4Y56          FDCE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.507    14.911    clk_IBUF_BUFG
    SLICE_X4Y56          FDCE                                         r  state_reg[0]/C
                         clock pessimism              0.271    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X4Y56          FDCE (Setup_fdce_C_D)        0.032    15.179    state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                         -13.555    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.657ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.313ns  (logic 3.070ns (36.929%)  route 5.243ns (63.070%))
  Logic Levels:           11  (CARRY4=6 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.624     5.208    clk_IBUF_BUFG
    SLICE_X4Y52          FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDCE (Prop_fdce_C_Q)         0.419     5.627 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.647     6.274    counter__0[1]
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.105 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.105    counter_reg[4]_i_2_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.219    counter_reg[8]_i_2_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.333 r  counter_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.333    counter_reg[11]_i_2_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.447 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.447    counter_reg[16]_i_2_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.561    counter_reg[20]_i_2_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.890 f  number_reg[0]_i_1/O[3]
                         net (fo=7, routed)           1.172     9.061    p_0_in[0]
    SLICE_X3Y61          LUT4 (Prop_lut4_I2_O)        0.306     9.367 f  counter[37]_i_4/O
                         net (fo=3, routed)           0.972    10.340    counter[37]_i_4_n_0
    SLICE_X4Y61          LUT4 (Prop_lut4_I1_O)        0.154    10.494 f  counter[37]_i_3/O
                         net (fo=63, routed)          1.041    11.534    counter[37]_i_3_n_0
    SLICE_X6Y55          LUT5 (Prop_lut5_I3_O)        0.327    11.861 f  digits[15]_i_5/O
                         net (fo=8, routed)           0.849    12.711    digits10_in
    SLICE_X6Y56          LUT6 (Prop_lut6_I0_O)        0.124    12.835 r  digits[9]_i_1/O
                         net (fo=2, routed)           0.563    13.397    p_3_in[1]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124    13.521 r  state[1]_i_1/O
                         net (fo=1, routed)           0.000    13.521    state[1]_i_1_n_0
    SLICE_X4Y56          FDCE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.507    14.911    clk_IBUF_BUFG
    SLICE_X4Y56          FDCE                                         r  state_reg[1]/C
                         clock pessimism              0.271    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X4Y56          FDCE (Setup_fdce_C_D)        0.031    15.178    state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -13.521    
  -------------------------------------------------------------------
                         slack                                  1.657    

Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digits_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.209ns  (logic 2.946ns (35.887%)  route 5.263ns (64.113%))
  Logic Levels:           10  (CARRY4=6 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.624     5.208    clk_IBUF_BUFG
    SLICE_X4Y52          FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDCE (Prop_fdce_C_Q)         0.419     5.627 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.647     6.274    counter__0[1]
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.105 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.105    counter_reg[4]_i_2_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.219    counter_reg[8]_i_2_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.333 r  counter_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.333    counter_reg[11]_i_2_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.447 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.447    counter_reg[16]_i_2_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.561    counter_reg[20]_i_2_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.890 f  number_reg[0]_i_1/O[3]
                         net (fo=7, routed)           1.172     9.061    p_0_in[0]
    SLICE_X3Y61          LUT4 (Prop_lut4_I2_O)        0.306     9.367 f  counter[37]_i_4/O
                         net (fo=3, routed)           0.972    10.340    counter[37]_i_4_n_0
    SLICE_X4Y61          LUT4 (Prop_lut4_I1_O)        0.154    10.494 f  counter[37]_i_3/O
                         net (fo=63, routed)          1.041    11.534    counter[37]_i_3_n_0
    SLICE_X6Y55          LUT5 (Prop_lut5_I3_O)        0.327    11.861 f  digits[15]_i_5/O
                         net (fo=8, routed)           0.891    12.752    digits10_in
    SLICE_X6Y55          LUT6 (Prop_lut6_I0_O)        0.124    12.876 r  digits[10]_i_1/O
                         net (fo=2, routed)           0.541    13.417    p_3_in[2]
    SLICE_X6Y55          FDCE                                         r  digits_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.507    14.911    clk_IBUF_BUFG
    SLICE_X6Y55          FDCE                                         r  digits_reg[10]/C
                         clock pessimism              0.271    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X6Y55          FDCE (Setup_fdce_C_D)       -0.031    15.116    digits_reg[10]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -13.417    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.733ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digits_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.178ns  (logic 2.946ns (36.024%)  route 5.232ns (63.976%))
  Logic Levels:           10  (CARRY4=6 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.624     5.208    clk_IBUF_BUFG
    SLICE_X4Y52          FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDCE (Prop_fdce_C_Q)         0.419     5.627 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.647     6.274    counter__0[1]
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.105 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.105    counter_reg[4]_i_2_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.219    counter_reg[8]_i_2_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.333 r  counter_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.333    counter_reg[11]_i_2_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.447 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.447    counter_reg[16]_i_2_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.561    counter_reg[20]_i_2_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.890 f  number_reg[0]_i_1/O[3]
                         net (fo=7, routed)           1.172     9.061    p_0_in[0]
    SLICE_X3Y61          LUT4 (Prop_lut4_I2_O)        0.306     9.367 f  counter[37]_i_4/O
                         net (fo=3, routed)           0.972    10.340    counter[37]_i_4_n_0
    SLICE_X4Y61          LUT4 (Prop_lut4_I1_O)        0.154    10.494 f  counter[37]_i_3/O
                         net (fo=63, routed)          1.041    11.534    counter[37]_i_3_n_0
    SLICE_X6Y55          LUT5 (Prop_lut5_I3_O)        0.327    11.861 f  digits[15]_i_5/O
                         net (fo=8, routed)           0.849    12.711    digits10_in
    SLICE_X6Y56          LUT6 (Prop_lut6_I0_O)        0.124    12.835 r  digits[9]_i_1/O
                         net (fo=2, routed)           0.551    13.386    p_3_in[1]
    SLICE_X6Y56          FDCE                                         r  digits_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.507    14.911    clk_IBUF_BUFG
    SLICE_X6Y56          FDCE                                         r  digits_reg[9]/C
                         clock pessimism              0.271    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X6Y56          FDCE (Setup_fdce_C_D)       -0.028    15.119    digits_reg[9]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -13.386    
  -------------------------------------------------------------------
                         slack                                  1.733    

Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.181ns  (logic 3.273ns (40.007%)  route 4.908ns (59.993%))
  Logic Levels:           11  (CARRY4=6 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.624     5.208    clk_IBUF_BUFG
    SLICE_X4Y52          FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDCE (Prop_fdce_C_Q)         0.419     5.627 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.647     6.274    counter__0[1]
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.105 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.105    counter_reg[4]_i_2_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.219    counter_reg[8]_i_2_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.333 r  counter_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.333    counter_reg[11]_i_2_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.447 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.447    counter_reg[16]_i_2_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.561    counter_reg[20]_i_2_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.890 r  number_reg[0]_i_1/O[3]
                         net (fo=7, routed)           1.172     9.061    p_0_in[0]
    SLICE_X3Y61          LUT4 (Prop_lut4_I2_O)        0.306     9.367 r  counter[37]_i_4/O
                         net (fo=3, routed)           0.972    10.340    counter[37]_i_4_n_0
    SLICE_X4Y61          LUT4 (Prop_lut4_I1_O)        0.154    10.494 r  counter[37]_i_3/O
                         net (fo=63, routed)          0.862    11.355    counter[37]_i_3_n_0
    SLICE_X7Y56          LUT4 (Prop_lut4_I1_O)        0.322    11.677 r  digits[14]_i_2/O
                         net (fo=1, routed)           0.817    12.494    digits[14]_i_2_n_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.332    12.826 r  digits[14]_i_1/O
                         net (fo=2, routed)           0.439    13.265    digits[14]_i_1_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I3_O)        0.124    13.389 r  state[2]_i_1/O
                         net (fo=1, routed)           0.000    13.389    state[2]_i_1_n_0
    SLICE_X4Y55          FDCE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.507    14.911    clk_IBUF_BUFG
    SLICE_X4Y55          FDCE                                         r  state_reg[2]/C
                         clock pessimism              0.271    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X4Y55          FDCE (Setup_fdce_C_D)        0.031    15.178    state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -13.389    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digits_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.021ns  (logic 2.946ns (36.728%)  route 5.075ns (63.272%))
  Logic Levels:           10  (CARRY4=6 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.624     5.208    clk_IBUF_BUFG
    SLICE_X4Y52          FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDCE (Prop_fdce_C_Q)         0.419     5.627 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.647     6.274    counter__0[1]
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.105 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.105    counter_reg[4]_i_2_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.219    counter_reg[8]_i_2_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.333 r  counter_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.333    counter_reg[11]_i_2_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.447 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.447    counter_reg[16]_i_2_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.561    counter_reg[20]_i_2_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.890 f  number_reg[0]_i_1/O[3]
                         net (fo=7, routed)           1.172     9.061    p_0_in[0]
    SLICE_X3Y61          LUT4 (Prop_lut4_I2_O)        0.306     9.367 f  counter[37]_i_4/O
                         net (fo=3, routed)           0.972    10.340    counter[37]_i_4_n_0
    SLICE_X4Y61          LUT4 (Prop_lut4_I1_O)        0.154    10.494 f  counter[37]_i_3/O
                         net (fo=63, routed)          1.041    11.534    counter[37]_i_3_n_0
    SLICE_X6Y55          LUT5 (Prop_lut5_I3_O)        0.327    11.861 f  digits[15]_i_5/O
                         net (fo=8, routed)           0.900    12.761    digits10_in
    SLICE_X6Y55          LUT6 (Prop_lut6_I0_O)        0.124    12.885 r  digits[11]_i_1/O
                         net (fo=2, routed)           0.344    13.229    p_3_in[3]
    SLICE_X6Y55          FDCE                                         r  digits_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.507    14.911    clk_IBUF_BUFG
    SLICE_X6Y55          FDCE                                         r  digits_reg[11]/C
                         clock pessimism              0.271    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X6Y55          FDCE (Setup_fdce_C_D)       -0.045    15.102    digits_reg[11]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -13.229    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.874ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digits_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.037ns  (logic 2.946ns (36.657%)  route 5.091ns (63.343%))
  Logic Levels:           10  (CARRY4=6 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.624     5.208    clk_IBUF_BUFG
    SLICE_X4Y52          FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDCE (Prop_fdce_C_Q)         0.419     5.627 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.647     6.274    counter__0[1]
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.105 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.105    counter_reg[4]_i_2_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.219    counter_reg[8]_i_2_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.333 r  counter_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.333    counter_reg[11]_i_2_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.447 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.447    counter_reg[16]_i_2_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.561    counter_reg[20]_i_2_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.890 f  number_reg[0]_i_1/O[3]
                         net (fo=7, routed)           1.172     9.061    p_0_in[0]
    SLICE_X3Y61          LUT4 (Prop_lut4_I2_O)        0.306     9.367 f  counter[37]_i_4/O
                         net (fo=3, routed)           0.972    10.340    counter[37]_i_4_n_0
    SLICE_X4Y61          LUT4 (Prop_lut4_I1_O)        0.154    10.494 f  counter[37]_i_3/O
                         net (fo=63, routed)          1.041    11.534    counter[37]_i_3_n_0
    SLICE_X6Y55          LUT5 (Prop_lut5_I3_O)        0.327    11.861 f  digits[15]_i_5/O
                         net (fo=8, routed)           0.868    12.730    digits10_in
    SLICE_X6Y56          LUT5 (Prop_lut5_I0_O)        0.124    12.854 r  digits[8]_i_1/O
                         net (fo=2, routed)           0.391    13.245    p_3_in[0]
    SLICE_X6Y56          FDCE                                         r  digits_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.507    14.911    clk_IBUF_BUFG
    SLICE_X6Y56          FDCE                                         r  digits_reg[8]/C
                         clock pessimism              0.271    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X6Y56          FDCE (Setup_fdce_C_D)       -0.028    15.119    digits_reg[8]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -13.245    
  -------------------------------------------------------------------
                         slack                                  1.874    

Slack (MET) :             1.930ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digits_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.942ns  (logic 2.946ns (37.095%)  route 4.996ns (62.905%))
  Logic Levels:           10  (CARRY4=6 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.624     5.208    clk_IBUF_BUFG
    SLICE_X4Y52          FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDCE (Prop_fdce_C_Q)         0.419     5.627 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.647     6.274    counter__0[1]
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.105 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.105    counter_reg[4]_i_2_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.219    counter_reg[8]_i_2_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.333 r  counter_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.333    counter_reg[11]_i_2_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.447 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.447    counter_reg[16]_i_2_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.561    counter_reg[20]_i_2_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.890 r  number_reg[0]_i_1/O[3]
                         net (fo=7, routed)           1.172     9.061    p_0_in[0]
    SLICE_X3Y61          LUT4 (Prop_lut4_I2_O)        0.306     9.367 r  counter[37]_i_4/O
                         net (fo=3, routed)           0.972    10.340    counter[37]_i_4_n_0
    SLICE_X4Y61          LUT4 (Prop_lut4_I1_O)        0.154    10.494 r  counter[37]_i_3/O
                         net (fo=63, routed)          1.041    11.534    counter[37]_i_3_n_0
    SLICE_X6Y55          LUT5 (Prop_lut5_I3_O)        0.327    11.861 r  digits[15]_i_5/O
                         net (fo=8, routed)           0.812    12.673    digits10_in
    SLICE_X7Y56          LUT6 (Prop_lut6_I3_O)        0.124    12.797 r  digits[13]_i_1/O
                         net (fo=2, routed)           0.353    13.150    digits[13]_i_1_n_0
    SLICE_X7Y56          FDCE                                         r  digits_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.507    14.911    clk_IBUF_BUFG
    SLICE_X7Y56          FDCE                                         r  digits_reg[13]/C
                         clock pessimism              0.271    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X7Y56          FDCE (Setup_fdce_C_D)       -0.067    15.080    digits_reg[13]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -13.150    
  -------------------------------------------------------------------
                         slack                                  1.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 counter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.252ns (83.188%)  route 0.051ns (16.812%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.590     1.534    clk_IBUF_BUFG
    SLICE_X4Y58          FDCE                                         r  counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDCE (Prop_fdce_C_Q)         0.141     1.675 r  counter_reg[27]/Q
                         net (fo=1, routed)           0.051     1.726    counter__0[27]
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.837 r  number_reg[3]_i_1/O[2]
                         net (fo=7, routed)           0.000     1.837    p_0_in__0[3]
    SLICE_X5Y58          FDRE                                         r  number_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.860     2.050    clk_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  number_reg[3]/C
                         clock pessimism             -0.504     1.547    
    SLICE_X5Y58          FDRE (Hold_fdre_C_D)         0.102     1.649    number_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.256ns (82.593%)  route 0.054ns (17.407%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.590     1.534    clk_IBUF_BUFG
    SLICE_X4Y58          FDCE                                         r  counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDCE (Prop_fdce_C_Q)         0.141     1.675 r  counter_reg[25]/Q
                         net (fo=1, routed)           0.054     1.729    counter__0[25]
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.844 r  number_reg[3]_i_1/O[0]
                         net (fo=7, routed)           0.000     1.844    p_0_in__0[1]
    SLICE_X5Y58          FDRE                                         r  number_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.860     2.050    clk_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  number_reg[1]/C
                         clock pessimism             -0.504     1.547    
    SLICE_X5Y58          FDRE (Hold_fdre_C_D)         0.102     1.649    number_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.292ns (84.404%)  route 0.054ns (15.596%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.590     1.534    clk_IBUF_BUFG
    SLICE_X4Y58          FDCE                                         r  counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDCE (Prop_fdce_C_Q)         0.141     1.675 r  counter_reg[25]/Q
                         net (fo=1, routed)           0.054     1.729    counter__0[25]
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.880 r  number_reg[3]_i_1/O[1]
                         net (fo=7, routed)           0.000     1.880    p_0_in__0[2]
    SLICE_X5Y58          FDRE                                         r  number_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.860     2.050    clk_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  number_reg[2]/C
                         clock pessimism             -0.504     1.547    
    SLICE_X5Y58          FDRE (Hold_fdre_C_D)         0.102     1.649    number_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 counter_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.275ns (74.491%)  route 0.094ns (25.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.590     1.534    clk_IBUF_BUFG
    SLICE_X6Y59          FDCE                                         r  counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.164     1.698 r  counter_reg[31]/Q
                         net (fo=1, routed)           0.094     1.792    counter__0[31]
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.903 r  number_reg[7]_i_1/O[2]
                         net (fo=8, routed)           0.000     1.903    p_0_in__0[7]
    SLICE_X5Y59          FDRE                                         r  number_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.860     2.050    clk_IBUF_BUFG
    SLICE_X5Y59          FDRE                                         r  number_reg[7]/C
                         clock pessimism             -0.501     1.550    
    SLICE_X5Y59          FDRE (Hold_fdre_C_D)         0.102     1.652    number_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 digits_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digits_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.197%)  route 0.157ns (45.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.590     1.534    clk_IBUF_BUFG
    SLICE_X4Y57          FDCE                                         r  digits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.141     1.675 r  digits_reg[0]/Q
                         net (fo=5, routed)           0.157     1.832    digits_reg_n_0_[0]
    SLICE_X4Y57          LUT6 (Prop_lut6_I2_O)        0.045     1.877 r  digits[3]_i_1/O
                         net (fo=2, routed)           0.000     1.877    digits[3]_i_1_n_0
    SLICE_X4Y57          FDCE                                         r  digits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.860     2.050    clk_IBUF_BUFG
    SLICE_X4Y57          FDCE                                         r  digits_reg[3]/C
                         clock pessimism             -0.517     1.534    
    SLICE_X4Y57          FDCE (Hold_fdce_C_D)         0.092     1.626    digits_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 reset_conditioner/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_conditioner/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.593     1.537    reset_conditioner/CLK
    SLICE_X2Y53          FDSE                                         r  reset_conditioner/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDSE (Prop_fdse_C_Q)         0.164     1.701 r  reset_conditioner/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.170     1.871    reset_conditioner/M_stage_d[2]
    SLICE_X2Y53          FDSE                                         r  reset_conditioner/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.863     2.053    reset_conditioner/CLK
    SLICE_X2Y53          FDSE                                         r  reset_conditioner/M_stage_q_reg[2]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X2Y53          FDSE (Hold_fdse_C_D)         0.063     1.600    reset_conditioner/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.256ns (61.250%)  route 0.162ns (38.750%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.592     1.536    clk_IBUF_BUFG
    SLICE_X3Y59          FDCE                                         r  counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.141     1.677 r  counter_reg[29]/Q
                         net (fo=1, routed)           0.162     1.839    counter__0[29]
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.954 r  number_reg[7]_i_1/O[0]
                         net (fo=8, routed)           0.000     1.954    p_0_in__0[5]
    SLICE_X5Y59          FDRE                                         r  number_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.860     2.050    clk_IBUF_BUFG
    SLICE_X5Y59          FDRE                                         r  number_reg[5]/C
                         clock pessimism             -0.480     1.571    
    SLICE_X5Y59          FDRE (Hold_fdre_C_D)         0.102     1.673    number_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 digits_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digits_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.059%)  route 0.209ns (52.941%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.593     1.537    clk_IBUF_BUFG
    SLICE_X3Y56          FDCE                                         r  digits_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDCE (Prop_fdce_C_Q)         0.141     1.678 f  digits_reg[7]/Q
                         net (fo=3, routed)           0.209     1.887    digits_reg_n_0_[7]
    SLICE_X3Y56          LUT6 (Prop_lut6_I0_O)        0.045     1.932 r  digits[5]_i_1/O
                         net (fo=2, routed)           0.000     1.932    digits[5]_i_1_n_0
    SLICE_X3Y56          FDCE                                         r  digits_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.863     2.053    clk_IBUF_BUFG
    SLICE_X3Y56          FDCE                                         r  digits_reg[5]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X3Y56          FDCE (Hold_fdce_C_D)         0.092     1.629    digits_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 counter_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.275ns (65.273%)  route 0.146ns (34.727%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.589     1.533    clk_IBUF_BUFG
    SLICE_X6Y60          FDCE                                         r  counter_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDCE (Prop_fdce_C_Q)         0.164     1.697 r  counter_reg[35]/Q
                         net (fo=1, routed)           0.146     1.843    counter__0[35]
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.954 r  number_reg[12]_i_1/O[2]
                         net (fo=9, routed)           0.000     1.954    p_0_in__0[11]
    SLICE_X5Y60          FDRE                                         r  number_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.860     2.049    clk_IBUF_BUFG
    SLICE_X5Y60          FDRE                                         r  number_reg[11]/C
                         clock pessimism             -0.501     1.549    
    SLICE_X5Y60          FDRE (Hold_fdre_C_D)         0.102     1.651    number_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.249ns (58.653%)  route 0.176ns (41.347%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.590     1.534    clk_IBUF_BUFG
    SLICE_X4Y58          FDCE                                         r  counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDCE (Prop_fdce_C_Q)         0.141     1.675 r  counter_reg[24]/Q
                         net (fo=1, routed)           0.176     1.850    counter__0[24]
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.958 r  number_reg[0]_i_1/O[3]
                         net (fo=7, routed)           0.000     1.958    p_0_in[0]
    SLICE_X5Y57          FDRE                                         r  number_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.860     2.050    clk_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  number_reg[0]/C
                         clock pessimism             -0.501     1.550    
    SLICE_X5Y57          FDRE (Hold_fdre_C_D)         0.102     1.652    number_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.307    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y52    counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y54    counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y54    counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y55    counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y55    counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y55    counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y55    counter_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y56    counter_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y56    counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y52    counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y52    counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y54    counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y54    counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y54    counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y54    counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y55    counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y55    counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y55    counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y55    counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y52    counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y52    counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y54    counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y54    counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y54    counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y54    counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y55    counter_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y55    counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y55    counter_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y55    counter_reg[15]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.293ns  (required time - arrival time)
  Source:                 reset_conditioner/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.456ns (20.354%)  route 1.784ns (79.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.623     5.207    reset_conditioner/CLK
    SLICE_X5Y55          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDSE (Prop_fdse_C_Q)         0.456     5.663 f  reset_conditioner/M_stage_q_reg[3]/Q
                         net (fo=59, routed)          1.784     7.447    rst
    SLICE_X4Y58          FDCE                                         f  counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.506    14.910    clk_IBUF_BUFG
    SLICE_X4Y58          FDCE                                         r  counter_reg[24]/C
                         clock pessimism              0.271    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X4Y58          FDCE (Recov_fdce_C_CLR)     -0.405    14.741    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -7.447    
  -------------------------------------------------------------------
                         slack                                  7.293    

Slack (MET) :             7.293ns  (required time - arrival time)
  Source:                 reset_conditioner/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.456ns (20.354%)  route 1.784ns (79.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.623     5.207    reset_conditioner/CLK
    SLICE_X5Y55          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDSE (Prop_fdse_C_Q)         0.456     5.663 f  reset_conditioner/M_stage_q_reg[3]/Q
                         net (fo=59, routed)          1.784     7.447    rst
    SLICE_X4Y58          FDCE                                         f  counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.506    14.910    clk_IBUF_BUFG
    SLICE_X4Y58          FDCE                                         r  counter_reg[25]/C
                         clock pessimism              0.271    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X4Y58          FDCE (Recov_fdce_C_CLR)     -0.405    14.741    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -7.447    
  -------------------------------------------------------------------
                         slack                                  7.293    

Slack (MET) :             7.293ns  (required time - arrival time)
  Source:                 reset_conditioner/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.456ns (20.354%)  route 1.784ns (79.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.623     5.207    reset_conditioner/CLK
    SLICE_X5Y55          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDSE (Prop_fdse_C_Q)         0.456     5.663 f  reset_conditioner/M_stage_q_reg[3]/Q
                         net (fo=59, routed)          1.784     7.447    rst
    SLICE_X4Y58          FDCE                                         f  counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.506    14.910    clk_IBUF_BUFG
    SLICE_X4Y58          FDCE                                         r  counter_reg[26]/C
                         clock pessimism              0.271    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X4Y58          FDCE (Recov_fdce_C_CLR)     -0.405    14.741    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -7.447    
  -------------------------------------------------------------------
                         slack                                  7.293    

Slack (MET) :             7.293ns  (required time - arrival time)
  Source:                 reset_conditioner/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[27]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.456ns (20.354%)  route 1.784ns (79.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.623     5.207    reset_conditioner/CLK
    SLICE_X5Y55          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDSE (Prop_fdse_C_Q)         0.456     5.663 f  reset_conditioner/M_stage_q_reg[3]/Q
                         net (fo=59, routed)          1.784     7.447    rst
    SLICE_X4Y58          FDCE                                         f  counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.506    14.910    clk_IBUF_BUFG
    SLICE_X4Y58          FDCE                                         r  counter_reg[27]/C
                         clock pessimism              0.271    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X4Y58          FDCE (Recov_fdce_C_CLR)     -0.405    14.741    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -7.447    
  -------------------------------------------------------------------
                         slack                                  7.293    

Slack (MET) :             7.293ns  (required time - arrival time)
  Source:                 reset_conditioner/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[28]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.456ns (20.354%)  route 1.784ns (79.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.623     5.207    reset_conditioner/CLK
    SLICE_X5Y55          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDSE (Prop_fdse_C_Q)         0.456     5.663 f  reset_conditioner/M_stage_q_reg[3]/Q
                         net (fo=59, routed)          1.784     7.447    rst
    SLICE_X4Y58          FDCE                                         f  counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.506    14.910    clk_IBUF_BUFG
    SLICE_X4Y58          FDCE                                         r  counter_reg[28]/C
                         clock pessimism              0.271    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X4Y58          FDCE (Recov_fdce_C_CLR)     -0.405    14.741    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -7.447    
  -------------------------------------------------------------------
                         slack                                  7.293    

Slack (MET) :             7.432ns  (required time - arrival time)
  Source:                 reset_conditioner/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digits_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.456ns (21.694%)  route 1.646ns (78.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.623     5.207    reset_conditioner/CLK
    SLICE_X5Y55          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDSE (Prop_fdse_C_Q)         0.456     5.663 f  reset_conditioner/M_stage_q_reg[3]/Q
                         net (fo=59, routed)          1.646     7.309    rst
    SLICE_X4Y57          FDCE                                         f  digits_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.506    14.910    clk_IBUF_BUFG
    SLICE_X4Y57          FDCE                                         r  digits_reg[0]/C
                         clock pessimism              0.271    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X4Y57          FDCE (Recov_fdce_C_CLR)     -0.405    14.741    digits_reg[0]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -7.309    
  -------------------------------------------------------------------
                         slack                                  7.432    

Slack (MET) :             7.432ns  (required time - arrival time)
  Source:                 reset_conditioner/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digits_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.456ns (21.694%)  route 1.646ns (78.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.623     5.207    reset_conditioner/CLK
    SLICE_X5Y55          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDSE (Prop_fdse_C_Q)         0.456     5.663 f  reset_conditioner/M_stage_q_reg[3]/Q
                         net (fo=59, routed)          1.646     7.309    rst
    SLICE_X4Y57          FDCE                                         f  digits_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.506    14.910    clk_IBUF_BUFG
    SLICE_X4Y57          FDCE                                         r  digits_reg[1]/C
                         clock pessimism              0.271    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X4Y57          FDCE (Recov_fdce_C_CLR)     -0.405    14.741    digits_reg[1]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -7.309    
  -------------------------------------------------------------------
                         slack                                  7.432    

Slack (MET) :             7.432ns  (required time - arrival time)
  Source:                 reset_conditioner/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digits_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.456ns (21.694%)  route 1.646ns (78.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.623     5.207    reset_conditioner/CLK
    SLICE_X5Y55          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDSE (Prop_fdse_C_Q)         0.456     5.663 f  reset_conditioner/M_stage_q_reg[3]/Q
                         net (fo=59, routed)          1.646     7.309    rst
    SLICE_X4Y57          FDCE                                         f  digits_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.506    14.910    clk_IBUF_BUFG
    SLICE_X4Y57          FDCE                                         r  digits_reg[2]/C
                         clock pessimism              0.271    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X4Y57          FDCE (Recov_fdce_C_CLR)     -0.405    14.741    digits_reg[2]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -7.309    
  -------------------------------------------------------------------
                         slack                                  7.432    

Slack (MET) :             7.432ns  (required time - arrival time)
  Source:                 reset_conditioner/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digits_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.456ns (21.694%)  route 1.646ns (78.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.623     5.207    reset_conditioner/CLK
    SLICE_X5Y55          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDSE (Prop_fdse_C_Q)         0.456     5.663 f  reset_conditioner/M_stage_q_reg[3]/Q
                         net (fo=59, routed)          1.646     7.309    rst
    SLICE_X4Y57          FDCE                                         f  digits_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.506    14.910    clk_IBUF_BUFG
    SLICE_X4Y57          FDCE                                         r  digits_reg[3]/C
                         clock pessimism              0.271    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X4Y57          FDCE (Recov_fdce_C_CLR)     -0.405    14.741    digits_reg[3]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -7.309    
  -------------------------------------------------------------------
                         slack                                  7.432    

Slack (MET) :             7.478ns  (required time - arrival time)
  Source:                 reset_conditioner/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[34]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.456ns (21.728%)  route 1.643ns (78.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.623     5.207    reset_conditioner/CLK
    SLICE_X5Y55          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDSE (Prop_fdse_C_Q)         0.456     5.663 f  reset_conditioner/M_stage_q_reg[3]/Q
                         net (fo=59, routed)          1.643     7.306    rst
    SLICE_X6Y60          FDCE                                         f  counter_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.505    14.909    clk_IBUF_BUFG
    SLICE_X6Y60          FDCE                                         r  counter_reg[34]/C
                         clock pessimism              0.271    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X6Y60          FDCE (Recov_fdce_C_CLR)     -0.361    14.784    counter_reg[34]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                          -7.306    
  -------------------------------------------------------------------
                         slack                                  7.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 reset_conditioner/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[29]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.477%)  route 0.280ns (66.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.591     1.535    reset_conditioner/CLK
    SLICE_X5Y55          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDSE (Prop_fdse_C_Q)         0.141     1.676 f  reset_conditioner/M_stage_q_reg[3]/Q
                         net (fo=59, routed)          0.280     1.956    rst
    SLICE_X3Y59          FDCE                                         f  counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.862     2.052    clk_IBUF_BUFG
    SLICE_X3Y59          FDCE                                         r  counter_reg[29]/C
                         clock pessimism             -0.480     1.573    
    SLICE_X3Y59          FDCE (Remov_fdce_C_CLR)     -0.092     1.481    counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 reset_conditioner/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[30]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.477%)  route 0.280ns (66.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.591     1.535    reset_conditioner/CLK
    SLICE_X5Y55          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDSE (Prop_fdse_C_Q)         0.141     1.676 f  reset_conditioner/M_stage_q_reg[3]/Q
                         net (fo=59, routed)          0.280     1.956    rst
    SLICE_X3Y59          FDCE                                         f  counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.862     2.052    clk_IBUF_BUFG
    SLICE_X3Y59          FDCE                                         r  counter_reg[30]/C
                         clock pessimism             -0.480     1.573    
    SLICE_X3Y59          FDCE (Remov_fdce_C_CLR)     -0.092     1.481    counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 reset_conditioner/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.098%)  route 0.285ns (66.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.591     1.535    reset_conditioner/CLK
    SLICE_X5Y55          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDSE (Prop_fdse_C_Q)         0.141     1.676 f  reset_conditioner/M_stage_q_reg[3]/Q
                         net (fo=59, routed)          0.285     1.961    rst
    SLICE_X4Y55          FDCE                                         f  counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.861     2.051    clk_IBUF_BUFG
    SLICE_X4Y55          FDCE                                         r  counter_reg[14]/C
                         clock pessimism             -0.504     1.548    
    SLICE_X4Y55          FDCE (Remov_fdce_C_CLR)     -0.092     1.456    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 reset_conditioner/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.098%)  route 0.285ns (66.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.591     1.535    reset_conditioner/CLK
    SLICE_X5Y55          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDSE (Prop_fdse_C_Q)         0.141     1.676 f  reset_conditioner/M_stage_q_reg[3]/Q
                         net (fo=59, routed)          0.285     1.961    rst
    SLICE_X4Y55          FDCE                                         f  counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.861     2.051    clk_IBUF_BUFG
    SLICE_X4Y55          FDCE                                         r  counter_reg[15]/C
                         clock pessimism             -0.504     1.548    
    SLICE_X4Y55          FDCE (Remov_fdce_C_CLR)     -0.092     1.456    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 reset_conditioner/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.098%)  route 0.285ns (66.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.591     1.535    reset_conditioner/CLK
    SLICE_X5Y55          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDSE (Prop_fdse_C_Q)         0.141     1.676 f  reset_conditioner/M_stage_q_reg[3]/Q
                         net (fo=59, routed)          0.285     1.961    rst
    SLICE_X4Y55          FDCE                                         f  counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.861     2.051    clk_IBUF_BUFG
    SLICE_X4Y55          FDCE                                         r  counter_reg[16]/C
                         clock pessimism             -0.504     1.548    
    SLICE_X4Y55          FDCE (Remov_fdce_C_CLR)     -0.092     1.456    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 reset_conditioner/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.098%)  route 0.285ns (66.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.591     1.535    reset_conditioner/CLK
    SLICE_X5Y55          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDSE (Prop_fdse_C_Q)         0.141     1.676 f  reset_conditioner/M_stage_q_reg[3]/Q
                         net (fo=59, routed)          0.285     1.961    rst
    SLICE_X4Y55          FDCE                                         f  counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.861     2.051    clk_IBUF_BUFG
    SLICE_X4Y55          FDCE                                         r  counter_reg[17]/C
                         clock pessimism             -0.504     1.548    
    SLICE_X4Y55          FDCE (Remov_fdce_C_CLR)     -0.092     1.456    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 reset_conditioner/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.098%)  route 0.285ns (66.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.591     1.535    reset_conditioner/CLK
    SLICE_X5Y55          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDSE (Prop_fdse_C_Q)         0.141     1.676 f  reset_conditioner/M_stage_q_reg[3]/Q
                         net (fo=59, routed)          0.285     1.961    rst
    SLICE_X4Y55          FDCE                                         f  state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.861     2.051    clk_IBUF_BUFG
    SLICE_X4Y55          FDCE                                         r  state_reg[2]/C
                         clock pessimism             -0.504     1.548    
    SLICE_X4Y55          FDCE (Remov_fdce_C_CLR)     -0.092     1.456    state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 reset_conditioner/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digits_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.899%)  route 0.347ns (71.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.591     1.535    reset_conditioner/CLK
    SLICE_X5Y55          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDSE (Prop_fdse_C_Q)         0.141     1.676 f  reset_conditioner/M_stage_q_reg[3]/Q
                         net (fo=59, routed)          0.347     2.023    rst
    SLICE_X3Y56          FDCE                                         f  digits_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.863     2.053    clk_IBUF_BUFG
    SLICE_X3Y56          FDCE                                         r  digits_reg[4]/C
                         clock pessimism             -0.480     1.574    
    SLICE_X3Y56          FDCE (Remov_fdce_C_CLR)     -0.092     1.482    digits_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 reset_conditioner/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digits_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.899%)  route 0.347ns (71.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.591     1.535    reset_conditioner/CLK
    SLICE_X5Y55          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDSE (Prop_fdse_C_Q)         0.141     1.676 f  reset_conditioner/M_stage_q_reg[3]/Q
                         net (fo=59, routed)          0.347     2.023    rst
    SLICE_X3Y56          FDCE                                         f  digits_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.863     2.053    clk_IBUF_BUFG
    SLICE_X3Y56          FDCE                                         r  digits_reg[5]/C
                         clock pessimism             -0.480     1.574    
    SLICE_X3Y56          FDCE (Remov_fdce_C_CLR)     -0.092     1.482    digits_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 reset_conditioner/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digits_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.899%)  route 0.347ns (71.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.591     1.535    reset_conditioner/CLK
    SLICE_X5Y55          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDSE (Prop_fdse_C_Q)         0.141     1.676 f  reset_conditioner/M_stage_q_reg[3]/Q
                         net (fo=59, routed)          0.347     2.023    rst
    SLICE_X3Y56          FDCE                                         f  digits_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.863     2.053    clk_IBUF_BUFG
    SLICE_X3Y56          FDCE                                         r  digits_reg[6]/C
                         clock pessimism             -0.480     1.574    
    SLICE_X3Y56          FDCE (Remov_fdce_C_CLR)     -0.092     1.482    digits_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.541    





