
*** Running vivado
    with args -log design_1_NeuralNetwork_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_NeuralNetwork_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_NeuralNetwork_0_0.tcl -notrace
Command: synth_design -top design_1_NeuralNetwork_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7968 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 319.359 ; gain = 81.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_NeuralNetwork_0_0' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_NeuralNetwork_0_0/synth/design_1_NeuralNetwork_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork.v:12]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state5 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state7 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state8 bound to: 8'b10000000 
	Parameter C_S_AXI_NNIO_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_NNIO_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_NNIO_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork.v:75]
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_biahbi' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_biahbi.v:49]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 150 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_biahbi_ram' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_biahbi.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 150 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_biahbi.v:22]
INFO: [Synth 8-3876] $readmem data file './NeuralNetwork_biahbi_ram.dat' is read successfully [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_biahbi.v:25]
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_biahbi_ram' (1#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_biahbi.v:9]
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_biahbi' (2#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_biahbi.v:49]
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_weiibs' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_weiibs.v:49]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 11200 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_weiibs_ram' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_weiibs.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 11200 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_weiibs.v:22]
INFO: [Synth 8-3876] $readmem data file './NeuralNetwork_weiibs_ram.dat' is read successfully [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_weiibs.v:25]
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_weiibs_ram' (3#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_weiibs.v:9]
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_weiibs' (4#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_weiibs.v:49]
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_NNIO_s_axi' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_NNIO_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 16'b0000000000000000 
	Parameter ADDR_GIE bound to: 16'b0000000000000100 
	Parameter ADDR_IER bound to: 16'b0000000000001000 
	Parameter ADDR_ISR bound to: 16'b0000000000001100 
	Parameter ADDR_AP_RETURN_0 bound to: 16'b0000000000010000 
	Parameter ADDR_RUNNN_R_DATA_0 bound to: 16'b1000000000000000 
	Parameter ADDR_RUNNN_R_CTRL bound to: 16'b1000000000000100 
	Parameter ADDR_SETBAIS_R_DATA_0 bound to: 16'b1000000000001000 
	Parameter ADDR_SETBAIS_R_CTRL bound to: 16'b1000000000001100 
	Parameter ADDR_SETWEIGHT_R_DATA_0 bound to: 16'b1000000000010000 
	Parameter ADDR_SETWEIGHT_R_CTRL bound to: 16'b1000000000010100 
	Parameter ADDR_INPUT_R_BASE bound to: 16'b0000001000000000 
	Parameter ADDR_INPUT_R_HIGH bound to: 16'b0000001111111111 
	Parameter ADDR_BIASWEIGHT_INPUT_R_BASE bound to: 16'b0100000000000000 
	Parameter ADDR_BIASWEIGHT_INPUT_R_HIGH bound to: 16'b0111111111111111 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_NNIO_s_axi_ram' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_NNIO_s_axi.v:563]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 80 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_NNIO_s_axi_ram' (5#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_NNIO_s_axi.v:563]
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_NNIO_s_axi_ram__parameterized0' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_NNIO_s_axi.v:563]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 2800 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_NNIO_s_axi_ram__parameterized0' (5#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_NNIO_s_axi.v:563]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_NNIO_s_axi.v:308]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_NNIO_s_axi.v:350]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_NNIO_s_axi.v:426]
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_NNIO_s_axi' (6#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_NNIO_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'run_classification' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:10]
	Parameter ap_ST_fsm_state1 bound to: 27'b000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 27'b000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 27'b000000000000000000000000100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 27'b000000000000000000000001000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 27'b000000000000000000000010000 
	Parameter ap_ST_fsm_state10 bound to: 27'b000000000000000000000100000 
	Parameter ap_ST_fsm_state11 bound to: 27'b000000000000000000001000000 
	Parameter ap_ST_fsm_state12 bound to: 27'b000000000000000000010000000 
	Parameter ap_ST_fsm_state13 bound to: 27'b000000000000000000100000000 
	Parameter ap_ST_fsm_state14 bound to: 27'b000000000000000001000000000 
	Parameter ap_ST_fsm_state15 bound to: 27'b000000000000000010000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 27'b000000000000000100000000000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 27'b000000000000001000000000000 
	Parameter ap_ST_fsm_state23 bound to: 27'b000000000000010000000000000 
	Parameter ap_ST_fsm_state24 bound to: 27'b000000000000100000000000000 
	Parameter ap_ST_fsm_state25 bound to: 27'b000000000001000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 27'b000000000010000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 27'b000000000100000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 27'b000000001000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 27'b000000010000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 27'b000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 27'b000001000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 27'b000010000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 27'b000100000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 27'b001000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 27'b010000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 27'b100000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:84]
INFO: [Synth 8-638] synthesizing module 'run_classificatiobkb' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classificatiobkb.v:49]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 70 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'run_classificatiobkb_ram' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classificatiobkb.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 70 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classificatiobkb.v:22]
INFO: [Synth 8-3876] $readmem data file './run_classificatiobkb_ram.dat' is read successfully [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classificatiobkb.v:25]
INFO: [Synth 8-256] done synthesizing module 'run_classificatiobkb_ram' (7#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classificatiobkb.v:9]
INFO: [Synth 8-256] done synthesizing module 'run_classificatiobkb' (8#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classificatiobkb.v:49]
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_muldEe' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_muldEe.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_muldEe_MulnS_0' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_muldEe.v:11]
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_muldEe_MulnS_0' (9#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_muldEe.v:11]
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_muldEe' (10#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_muldEe.v:29]
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_muleOg' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_muleOg.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_muleOg_MulnS_1' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_muleOg.v:11]
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_muleOg_MulnS_1' (11#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_muleOg.v:11]
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_muleOg' (12#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_muleOg.v:29]
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_macfYi' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_macfYi.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_macfYi_DSP48_0' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_macfYi.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_macfYi_DSP48_0' (13#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_macfYi.v:10]
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_macfYi' (14#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_macfYi.v:34]
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_macg8j' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_macg8j.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_macg8j_DSP48_1' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_macg8j.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_macg8j_DSP48_1' (15#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_macg8j.v:10]
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_macg8j' (16#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_macg8j.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:1640]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:1642]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:1644]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:1660]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:1664]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:1710]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:1730]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:1768]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:1041]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp1_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:1049]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp2_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:1057]
WARNING: [Synth 8-6014] Unused sequential element max_index_cast_reg_1275_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:881]
WARNING: [Synth 8-6014] Unused sequential element tmp_s_reg_1094_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:888]
WARNING: [Synth 8-6014] Unused sequential element tmp_17_reg_1187_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:895]
WARNING: [Synth 8-6014] Unused sequential element tmp_reg_1001_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:902]
WARNING: [Synth 8-6014] Unused sequential element resArray1_addr_5_reg_1270_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:939]
WARNING: [Synth 8-6014] Unused sequential element tmp_60_i1_reg_1206_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:989]
WARNING: [Synth 8-6014] Unused sequential element tmp_reg_1001_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:1779]
WARNING: [Synth 8-6014] Unused sequential element tmp_s_reg_1094_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:1780]
WARNING: [Synth 8-6014] Unused sequential element tmp_17_reg_1187_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:1781]
WARNING: [Synth 8-6014] Unused sequential element tmp_60_i1_reg_1206_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:1720]
WARNING: [Synth 8-6014] Unused sequential element resArray1_addr_5_reg_1270_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:1783]
WARNING: [Synth 8-6014] Unused sequential element max_index_cast_reg_1275_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:1664]
INFO: [Synth 8-256] done synthesizing module 'run_classification' (17#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:10]
WARNING: [Synth 8-6014] Unused sequential element ap_ready_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork.v:202]
WARNING: [Synth 8-6014] Unused sequential element tmp_33_reg_332_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork.v:302]
WARNING: [Synth 8-6014] Unused sequential element tmp_35_reg_314_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork.v:308]
WARNING: [Synth 8-6014] Unused sequential element tmp_35_reg_314_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork.v:527]
WARNING: [Synth 8-6014] Unused sequential element tmp_33_reg_332_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork.v:528]
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork' (18#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_NeuralNetwork_0_0' (19#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_NeuralNetwork_0_0/synth/design_1_NeuralNetwork_0_0.v:57]
WARNING: [Synth 8-3331] design NeuralNetwork_muleOg has unconnected port reset
WARNING: [Synth 8-3331] design NeuralNetwork_muldEe has unconnected port reset
WARNING: [Synth 8-3331] design run_classificatiobkb has unconnected port reset
WARNING: [Synth 8-3331] design NeuralNetwork_weiibs has unconnected port reset
WARNING: [Synth 8-3331] design NeuralNetwork_biahbi has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 368.453 ; gain = 130.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 368.453 ; gain = 130.094
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_NeuralNetwork_0_0/constraints/NeuralNetwork_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_NeuralNetwork_0_0/constraints/NeuralNetwork_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.runs/design_1_NeuralNetwork_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.runs/design_1_NeuralNetwork_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 676.684 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 676.684 ; gain = 438.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 676.684 ; gain = 438.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.runs/design_1_NeuralNetwork_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 676.684 ; gain = 438.324
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element int_biasWeight_input_r_shift_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_NNIO_s_axi.v:495]
INFO: [Synth 8-4471] merging register 'tmp_s_reg_1094_reg[31:7]' into 'tmp_reg_1001_reg[31:7]' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:1780]
WARNING: [Synth 8-6014] Unused sequential element tmp_s_reg_1094_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:1780]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:1666]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:1666]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:1666]
WARNING: [Synth 8-6014] Unused sequential element tmp_reg_1001_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:1779]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_fu_947_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond1_fu_484_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_501_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i1_fu_579_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_608_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_670_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i_fu_758_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond4_fu_787_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_828_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_513_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_682_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_840_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element indvar_flatten_next1_reg_1117_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:851]
WARNING: [Synth 8-6014] Unused sequential element indvar_flatten_next2_reg_1215_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:857]
WARNING: [Synth 8-6014] Unused sequential element indvar_flatten_next_reg_1024_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:863]
WARNING: [Synth 8-6014] Unused sequential element tmp_12_mid2_v_reg_1129_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:971]
WARNING: [Synth 8-6014] Unused sequential element tmp_23_mid2_v_reg_1228_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:977]
WARNING: [Synth 8-6014] Unused sequential element tmp_6_mid2_v_reg_1036_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:995]
INFO: [Synth 8-5544] ROM "exitcond_fu_947_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond1_fu_484_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_501_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i1_fu_579_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_608_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_670_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i_fu_758_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond4_fu_787_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_828_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_513_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_682_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_840_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element tmp_35_reg_314_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork.v:527]
WARNING: [Synth 8-6014] Unused sequential element tmp_33_reg_332_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork.v:528]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_3_fu_202_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_184_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_28_fu_220_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_26_fu_190_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_27_fu_214_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_34_fu_262_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_32_fu_279_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_30_fu_244_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_31_fu_250_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 676.684 ; gain = 438.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     14 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 18    
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 5     
	               13 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 16    
	                7 Bit    Registers := 30    
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 32    
+---Multipliers : 
	                 8x32  Multipliers := 3     
+---RAMs : 
	              87K Bit         RAMs := 2     
	               2K Bit         RAMs := 3     
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 29    
	   9 Input     32 Bit        Muxes := 1     
	  28 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      7 Bit        Muxes := 14    
	   4 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 43    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module NeuralNetwork_biahbi_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module NeuralNetwork_weiibs_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              87K Bit         RAMs := 1     
Module NeuralNetwork_NNIO_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module NeuralNetwork_NNIO_s_axi_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              87K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module NeuralNetwork_NNIO_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module run_classificatiobkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module NeuralNetwork_muldEe_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                 8x32  Multipliers := 1     
Module NeuralNetwork_muleOg_MulnS_1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                 8x32  Multipliers := 1     
Module run_classification 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 8     
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 30    
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	  28 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 13    
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
Module NeuralNetwork 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 3     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 7     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'reg_470_reg[7:0]' into 'reg_470_reg[7:0]' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:914]
WARNING: [Synth 8-6014] Unused sequential element reg_470_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:914]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:1666]
INFO: [Synth 8-5546] ROM "exitcond1_fu_484_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_501_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i1_fu_579_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_608_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_670_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i_fu_758_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_828_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_513_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_840_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_682_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_muldEe.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_muleOg.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_muldEe.v:20]
WARNING: [Synth 8-6014] Unused sequential element NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_muldEe.v:23]
WARNING: [Synth 8-6014] Unused sequential element NeuralNetwork_muldEe_U1/NeuralNetwork_muldEe_MulnS_0_U/p_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_muldEe.v:23]
WARNING: [Synth 8-6014] Unused sequential element NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/p_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_muleOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_muldEe.v:23]
WARNING: [Synth 8-6014] Unused sequential element NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/p_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_muleOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element NeuralNetwork_muldEe_U1/NeuralNetwork_muldEe_MulnS_0_U/p_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_muldEe.v:23]
WARNING: [Synth 8-6014] Unused sequential element tmp23_cast_mid2_v_reg_1136_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:965]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_macfYi.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_macfYi.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_macg8j.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/NeuralNetwork_macg8j.v:26]
WARNING: [Synth 8-6014] Unused sequential element indvar_flatten_next_reg_1024_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:863]
WARNING: [Synth 8-6014] Unused sequential element indvar_flatten_next1_reg_1117_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:851]
WARNING: [Synth 8-6014] Unused sequential element indvar_flatten_next2_reg_1215_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:857]
WARNING: [Synth 8-6014] Unused sequential element tmp_23_mid2_v_reg_1228_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:977]
WARNING: [Synth 8-6014] Unused sequential element tmp_6_mid2_v_reg_1036_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:995]
WARNING: [Synth 8-6014] Unused sequential element tmp_12_mid2_v_reg_1129_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/f8c1/hdl/verilog/run_classification.v:971]
DSP Report: Generating DSP NeuralNetwork_macfYi_U3/NeuralNetwork_macfYi_DSP48_0_U/p, operation Mode is: C'+A2*(B:0x46).
DSP Report: register A is absorbed into DSP NeuralNetwork_macfYi_U3/NeuralNetwork_macfYi_DSP48_0_U/p.
DSP Report: register C is absorbed into DSP NeuralNetwork_macfYi_U3/NeuralNetwork_macfYi_DSP48_0_U/p.
DSP Report: operator NeuralNetwork_macfYi_U3/NeuralNetwork_macfYi_DSP48_0_U/p is absorbed into DSP NeuralNetwork_macfYi_U3/NeuralNetwork_macfYi_DSP48_0_U/p.
DSP Report: operator NeuralNetwork_macfYi_U3/NeuralNetwork_macfYi_DSP48_0_U/m is absorbed into DSP NeuralNetwork_macfYi_U3/NeuralNetwork_macfYi_DSP48_0_U/p.
DSP Report: Generating DSP NeuralNetwork_macg8j_U4/NeuralNetwork_macg8j_DSP48_1_U/p, operation Mode is: C'+A2*(B:0x46).
DSP Report: register A is absorbed into DSP NeuralNetwork_macg8j_U4/NeuralNetwork_macg8j_DSP48_1_U/p.
DSP Report: register C is absorbed into DSP NeuralNetwork_macg8j_U4/NeuralNetwork_macg8j_DSP48_1_U/p.
DSP Report: operator NeuralNetwork_macg8j_U4/NeuralNetwork_macg8j_DSP48_1_U/p is absorbed into DSP NeuralNetwork_macg8j_U4/NeuralNetwork_macg8j_DSP48_1_U/p.
DSP Report: operator NeuralNetwork_macg8j_U4/NeuralNetwork_macg8j_DSP48_1_U/m is absorbed into DSP NeuralNetwork_macg8j_U4/NeuralNetwork_macg8j_DSP48_1_U/p.
DSP Report: Generating DSP NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/tmp_product is absorbed into DSP NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/tmp_product.
DSP Report: operator NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/tmp_product is absorbed into DSP NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/tmp_product.
DSP Report: Generating DSP NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/p_reg is absorbed into DSP NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/p_reg.
DSP Report: operator NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/tmp_product is absorbed into DSP NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/p_reg.
DSP Report: operator NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/tmp_product is absorbed into DSP NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/p_reg.
DSP Report: Generating DSP NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/tmp_product is absorbed into DSP NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/tmp_product.
DSP Report: operator NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/tmp_product is absorbed into DSP NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/tmp_product.
DSP Report: Generating DSP NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg is absorbed into DSP NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg.
DSP Report: operator NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/tmp_product is absorbed into DSP NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg.
DSP Report: operator NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/tmp_product is absorbed into DSP NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg.
DSP Report: Generating DSP NeuralNetwork_muldEe_U1/NeuralNetwork_muldEe_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator NeuralNetwork_muldEe_U1/NeuralNetwork_muldEe_MulnS_0_U/tmp_product is absorbed into DSP NeuralNetwork_muldEe_U1/NeuralNetwork_muldEe_MulnS_0_U/tmp_product.
DSP Report: operator NeuralNetwork_muldEe_U1/NeuralNetwork_muldEe_MulnS_0_U/tmp_product is absorbed into DSP NeuralNetwork_muldEe_U1/NeuralNetwork_muldEe_MulnS_0_U/tmp_product.
DSP Report: Generating DSP NeuralNetwork_muldEe_U1/NeuralNetwork_muldEe_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register NeuralNetwork_muldEe_U1/NeuralNetwork_muldEe_MulnS_0_U/p_reg is absorbed into DSP NeuralNetwork_muldEe_U1/NeuralNetwork_muldEe_MulnS_0_U/p_reg.
DSP Report: operator NeuralNetwork_muldEe_U1/NeuralNetwork_muldEe_MulnS_0_U/tmp_product is absorbed into DSP NeuralNetwork_muldEe_U1/NeuralNetwork_muldEe_MulnS_0_U/p_reg.
DSP Report: operator NeuralNetwork_muldEe_U1/NeuralNetwork_muldEe_MulnS_0_U/tmp_product is absorbed into DSP NeuralNetwork_muldEe_U1/NeuralNetwork_muldEe_MulnS_0_U/p_reg.
INFO: [Synth 8-5546] ROM "tmp_s_fu_184_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_fu_202_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_26_fu_190_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_27_fu_214_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_28_fu_220_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_31_fu_250_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_30_fu_244_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_34_fu_262_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_32_fu_279_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal NeuralNetwork_NNIO_s_axi_U/int_input_r/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal NeuralNetwork_NNIO_s_axi_U/int_biasWeight_input_r/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/grp_run_classification_fu_170/tmp_49_i1_reg_1235_reg[11]' (FDE) to 'inst/grp_run_classification_fu_170/tmp_49_i1_reg_1235_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_run_classification_fu_170/tmp_49_i1_reg_1235_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_run_classification_fu_170/tmp_49_i1_reg_1235_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_run_classification_fu_170/tmp_60_i1_reg_1206_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_run_classification_fu_170/tmp_60_i1_reg_1206_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_run_classification_fu_170/tmp_17_reg_1187_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_run_classification_fu_170/resArray1_addr_5_reg_1270_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_run_classification_fu_170/tmp_17_reg_1187_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_run_classification_fu_170/resArray1_addr_5_reg_1270_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_run_classification_fu_170/tmp_17_reg_1187_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_run_classification_fu_170/resArray1_addr_5_reg_1270_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_run_classification_fu_170/max_index_cast_reg_1275_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_run_classification_fu_170/max_index_cast_reg_1275_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_run_classification_fu_170/max_index_cast_reg_1275_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_run_classification_fu_170/max_index_cast_reg_1275_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/grp_run_classification_fu_170/max_index_0_i_reg_443_reg[4]' (FDRE) to 'inst/grp_run_classification_fu_170/max_index_0_i_reg_443_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_run_classification_fu_170/max_index_0_i_reg_443_reg[5]' (FDRE) to 'inst/grp_run_classification_fu_170/max_index_0_i_reg_443_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_run_classification_fu_170/max_index_0_i_reg_443_reg[6]' (FDRE) to 'inst/grp_run_classification_fu_170/max_index_0_i_reg_443_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/res_2_reg_152_reg[4]' (FDE) to 'inst/res_2_reg_152_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/res_2_reg_152_reg[5]' (FDE) to 'inst/res_2_reg_152_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/res_2_reg_152_reg[6]' (FDE) to 'inst/res_2_reg_152_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/NeuralNetwork_NNIO_s_axi_U/int_ap_return_reg[4]' (FDRE) to 'inst/NeuralNetwork_NNIO_s_axi_U/int_ap_return_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/NeuralNetwork_NNIO_s_axi_U/int_ap_return_reg[5]' (FDRE) to 'inst/NeuralNetwork_NNIO_s_axi_U/int_ap_return_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/NeuralNetwork_NNIO_s_axi_U/int_ap_return_reg[6]' (FDRE) to 'inst/NeuralNetwork_NNIO_s_axi_U/int_ap_return_reg[7]'
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/tmp_49_i1_reg_1235_reg[13]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/tmp_49_i1_reg_1235_reg[12]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/ap_return_preg_reg[7]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/ap_return_preg_reg[6]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/ap_return_preg_reg[5]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/ap_return_preg_reg[4]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/max_index_cast_reg_1275_reg[7]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/max_index_cast_reg_1275_reg[6]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/max_index_cast_reg_1275_reg[5]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/max_index_cast_reg_1275_reg[4]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/max_index_0_i_reg_443_reg[7]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/resArray1_addr_5_reg_1270_reg[6]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/resArray1_addr_5_reg_1270_reg[5]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/resArray1_addr_5_reg_1270_reg[4]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/tmp_17_reg_1187_reg[31]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/tmp_17_reg_1187_reg[30]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/tmp_17_reg_1187_reg[29]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/tmp_17_reg_1187_reg[28]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/tmp_17_reg_1187_reg[27]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/tmp_17_reg_1187_reg[26]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/tmp_17_reg_1187_reg[25]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/tmp_17_reg_1187_reg[24]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/tmp_17_reg_1187_reg[23]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/tmp_17_reg_1187_reg[22]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/tmp_17_reg_1187_reg[21]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/tmp_17_reg_1187_reg[20]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/tmp_17_reg_1187_reg[19]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/tmp_17_reg_1187_reg[18]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/tmp_17_reg_1187_reg[17]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/tmp_17_reg_1187_reg[16]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/tmp_17_reg_1187_reg[15]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/tmp_17_reg_1187_reg[14]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/tmp_17_reg_1187_reg[13]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/tmp_17_reg_1187_reg[12]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/tmp_17_reg_1187_reg[11]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/tmp_17_reg_1187_reg[10]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/tmp_17_reg_1187_reg[9]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/tmp_17_reg_1187_reg[8]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/tmp_17_reg_1187_reg[7]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/tmp_17_reg_1187_reg[6]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/tmp_17_reg_1187_reg[5]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/tmp_17_reg_1187_reg[4]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/p_reg[47]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/p_reg[46]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/p_reg[45]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/p_reg[44]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/p_reg[43]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/p_reg[42]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/p_reg[41]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/p_reg[40]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/p_reg[39]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/p_reg[38]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/p_reg[37]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/p_reg[36]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/p_reg[35]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/p_reg[34]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/p_reg[33]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/p_reg[32]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/p_reg[31]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/p_reg[30]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/p_reg[29]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/p_reg[28]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/p_reg[27]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/p_reg[26]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/p_reg[25]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/p_reg[24]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/p_reg[23]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/p_reg[22]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/p_reg[21]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/p_reg[20]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/p_reg[19]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/p_reg[18]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_1_U/p_reg[17]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/tmp_60_i1_reg_1206_reg[1]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/tmp_60_i1_reg_1206_reg[0]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg[47]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg[46]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg[45]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg[44]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg[43]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg[42]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg[41]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg[40]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg[39]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg[38]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg[37]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg[36]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg[35]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg[34]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg[33]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg[32]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg[31]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg[30]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg[29]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg[28]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg[27]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg[26]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg[25]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg[24]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg[23]) is unused and will be removed from module NeuralNetwork.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 676.684 ; gain = 438.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                   | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|NeuralNetwork_biahbi_ram:                     | ram_reg              | 256 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|NeuralNetwork_weiibs_ram:                     | ram_reg              | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|NeuralNetwork_NNIO_s_axi_ram:                 | gen_write[1].mem_reg | 128 x 32(READ_FIRST)   | W | R | 128 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|NeuralNetwork_NNIO_s_axi_ram__parameterized0: | gen_write[1].mem_reg | 4 K x 32(READ_FIRST)   | W | R | 4 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|run_classificatiobkb_ram:                     | ram_reg              | 128 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|run_classificatiobkb_ram:                     | ram_reg              | 128 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
+----------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|run_classification | C'+A2*(B:0x46) | 8      | 8      | 8      | -      | 13     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|run_classification | C'+A2*(B:0x46) | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|run_classification | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|run_classification | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|run_classification | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|run_classification | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|run_classification | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|run_classification | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 709.320 ; gain = 470.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 786.223 ; gain = 547.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/bias_s_U/NeuralNetwork_biahbi_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/NeuralNetwork_NNIO_s_axi_U/int_input_r/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/NeuralNetwork_NNIO_s_axi_U/int_input_r/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/NeuralNetwork_NNIO_s_axi_U/int_biasWeight_input_r/gen_write[1].mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/NeuralNetwork_NNIO_s_axi_U/int_biasWeight_input_r/gen_write[1].mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/NeuralNetwork_NNIO_s_axi_U/int_biasWeight_input_r/gen_write[1].mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/NeuralNetwork_NNIO_s_axi_U/int_biasWeight_input_r/gen_write[1].mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/NeuralNetwork_NNIO_s_axi_U/int_biasWeight_input_r/gen_write[1].mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/NeuralNetwork_NNIO_s_axi_U/int_biasWeight_input_r/gen_write[1].mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/NeuralNetwork_NNIO_s_axi_U/int_biasWeight_input_r/gen_write[1].mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/NeuralNetwork_NNIO_s_axi_U/int_biasWeight_input_r/gen_write[1].mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_run_classification_fu_170/resArray1_U/run_classificatiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_run_classification_fu_170/resArray1_U/run_classificatiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_run_classification_fu_170/resArray2_U/run_classificatiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_run_classification_fu_170/resArray2_U/run_classificatiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 786.223 ; gain = 547.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 786.223 ; gain = 547.863
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 786.223 ; gain = 547.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 786.223 ; gain = 547.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 786.223 ; gain = 547.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 786.223 ; gain = 547.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 786.223 ; gain = 547.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    51|
|2     |DSP48E1    |     2|
|3     |DSP48E1_1  |     3|
|4     |DSP48E1_2  |     3|
|5     |LUT1       |    36|
|6     |LUT2       |   177|
|7     |LUT3       |   206|
|8     |LUT4       |   105|
|9     |LUT5       |   294|
|10    |LUT6       |   254|
|11    |MUXF7      |     8|
|12    |RAMB18E1   |     1|
|13    |RAMB18E1_1 |     2|
|14    |RAMB36E1   |     1|
|15    |RAMB36E1_1 |     1|
|16    |RAMB36E1_2 |     2|
|17    |RAMB36E1_3 |     1|
|18    |RAMB36E1_4 |     4|
|19    |FDRE       |  1023|
|20    |FDSE       |     6|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------+---------------------------------------------+------+
|      |Instance                               |Module                                       |Cells |
+------+---------------------------------------+---------------------------------------------+------+
|1     |top                                    |                                             |  2180|
|2     |  inst                                 |NeuralNetwork                                |  2180|
|3     |    NeuralNetwork_NNIO_s_axi_U         |NeuralNetwork_NNIO_s_axi                     |   381|
|4     |      int_biasWeight_input_r           |NeuralNetwork_NNIO_s_axi_ram__parameterized0 |    64|
|5     |      int_input_r                      |NeuralNetwork_NNIO_s_axi_ram                 |    77|
|6     |    bias_s_U                           |NeuralNetwork_biahbi                         |     1|
|7     |      NeuralNetwork_biahbi_ram_U       |NeuralNetwork_biahbi_ram                     |     1|
|8     |    grp_run_classification_fu_170      |run_classification                           |  1542|
|9     |      NeuralNetwork_macfYi_U3          |NeuralNetwork_macfYi                         |    73|
|10    |        NeuralNetwork_macfYi_DSP48_0_U |NeuralNetwork_macfYi_DSP48_0                 |    73|
|11    |      NeuralNetwork_macg8j_U4          |NeuralNetwork_macg8j                         |    34|
|12    |        NeuralNetwork_macg8j_DSP48_1_U |NeuralNetwork_macg8j_DSP48_1                 |    34|
|13    |      NeuralNetwork_muldEe_U0          |NeuralNetwork_muldEe                         |    19|
|14    |        NeuralNetwork_muldEe_MulnS_0_U |NeuralNetwork_muldEe_MulnS_0_3               |    19|
|15    |      NeuralNetwork_muldEe_U1          |NeuralNetwork_muldEe_0                       |    19|
|16    |        NeuralNetwork_muldEe_MulnS_0_U |NeuralNetwork_muldEe_MulnS_0                 |    19|
|17    |      NeuralNetwork_muleOg_U2          |NeuralNetwork_muleOg                         |    19|
|18    |        NeuralNetwork_muleOg_MulnS_1_U |NeuralNetwork_muleOg_MulnS_1                 |    19|
|19    |      resArray1_U                      |run_classificatiobkb                         |   202|
|20    |        run_classificatiobkb_ram_U     |run_classificatiobkb_ram_2                   |   202|
|21    |      resArray2_U                      |run_classificatiobkb_1                       |    94|
|22    |        run_classificatiobkb_ram_U     |run_classificatiobkb_ram                     |    94|
|23    |    weights_s_U                        |NeuralNetwork_weiibs                         |     4|
|24    |      NeuralNetwork_weiibs_ram_U       |NeuralNetwork_weiibs_ram                     |     4|
+------+---------------------------------------+---------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 786.223 ; gain = 547.863
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 166 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 786.223 ; gain = 239.633
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 786.223 ; gain = 547.863
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

176 Infos, 178 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 786.223 ; gain = 548.484
INFO: [Common 17-1381] The checkpoint 'C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.runs/design_1_NeuralNetwork_0_0_synth_1/design_1_NeuralNetwork_0_0.dcp' has been generated.
