// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module tiled_conv_conv_7x7_Pipeline_CHANNEL (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        zext_ln63,
        h,
        w,
        X_buf_address0,
        X_buf_ce0,
        X_buf_q0,
        zext_ln63_1,
        zext_ln63_2,
        zext_ln63_3,
        zext_ln63_4,
        zext_ln63_5,
        zext_ln51,
        p_cast,
        indvars_iv_next57_cast,
        p_cast1,
        p_cast2,
        p_cast3,
        zext_ln48,
        sub_ln1319,
        W_buf_address0,
        W_buf_ce0,
        W_buf_q0,
        conv_i_i96_6_lcssa21_out,
        conv_i_i96_6_lcssa21_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 49'd1;
parameter    ap_ST_fsm_pp0_stage1 = 49'd2;
parameter    ap_ST_fsm_pp0_stage2 = 49'd4;
parameter    ap_ST_fsm_pp0_stage3 = 49'd8;
parameter    ap_ST_fsm_pp0_stage4 = 49'd16;
parameter    ap_ST_fsm_pp0_stage5 = 49'd32;
parameter    ap_ST_fsm_pp0_stage6 = 49'd64;
parameter    ap_ST_fsm_pp0_stage7 = 49'd128;
parameter    ap_ST_fsm_pp0_stage8 = 49'd256;
parameter    ap_ST_fsm_pp0_stage9 = 49'd512;
parameter    ap_ST_fsm_pp0_stage10 = 49'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 49'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 49'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 49'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 49'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 49'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 49'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 49'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 49'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 49'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 49'd1048576;
parameter    ap_ST_fsm_pp0_stage21 = 49'd2097152;
parameter    ap_ST_fsm_pp0_stage22 = 49'd4194304;
parameter    ap_ST_fsm_pp0_stage23 = 49'd8388608;
parameter    ap_ST_fsm_pp0_stage24 = 49'd16777216;
parameter    ap_ST_fsm_pp0_stage25 = 49'd33554432;
parameter    ap_ST_fsm_pp0_stage26 = 49'd67108864;
parameter    ap_ST_fsm_pp0_stage27 = 49'd134217728;
parameter    ap_ST_fsm_pp0_stage28 = 49'd268435456;
parameter    ap_ST_fsm_pp0_stage29 = 49'd536870912;
parameter    ap_ST_fsm_pp0_stage30 = 49'd1073741824;
parameter    ap_ST_fsm_pp0_stage31 = 49'd2147483648;
parameter    ap_ST_fsm_pp0_stage32 = 49'd4294967296;
parameter    ap_ST_fsm_pp0_stage33 = 49'd8589934592;
parameter    ap_ST_fsm_pp0_stage34 = 49'd17179869184;
parameter    ap_ST_fsm_pp0_stage35 = 49'd34359738368;
parameter    ap_ST_fsm_pp0_stage36 = 49'd68719476736;
parameter    ap_ST_fsm_pp0_stage37 = 49'd137438953472;
parameter    ap_ST_fsm_pp0_stage38 = 49'd274877906944;
parameter    ap_ST_fsm_pp0_stage39 = 49'd549755813888;
parameter    ap_ST_fsm_pp0_stage40 = 49'd1099511627776;
parameter    ap_ST_fsm_pp0_stage41 = 49'd2199023255552;
parameter    ap_ST_fsm_pp0_stage42 = 49'd4398046511104;
parameter    ap_ST_fsm_pp0_stage43 = 49'd8796093022208;
parameter    ap_ST_fsm_pp0_stage44 = 49'd17592186044416;
parameter    ap_ST_fsm_pp0_stage45 = 49'd35184372088832;
parameter    ap_ST_fsm_pp0_stage46 = 49'd70368744177664;
parameter    ap_ST_fsm_pp0_stage47 = 49'd140737488355328;
parameter    ap_ST_fsm_pp0_stage48 = 49'd281474976710656;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [14:0] zext_ln63;
input  [5:0] h;
input  [5:0] w;
output  [12:0] X_buf_address0;
output   X_buf_ce0;
input  [15:0] X_buf_q0;
input  [5:0] zext_ln63_1;
input  [5:0] zext_ln63_2;
input  [5:0] zext_ln63_3;
input  [5:0] zext_ln63_4;
input  [5:0] zext_ln63_5;
input  [5:0] zext_ln51;
input  [5:0] p_cast;
input  [5:0] indvars_iv_next57_cast;
input  [5:0] p_cast1;
input  [5:0] p_cast2;
input  [5:0] p_cast3;
input  [5:0] zext_ln48;
input  [5:0] sub_ln1319;
output  [9:0] W_buf_address0;
output   W_buf_ce0;
input  [15:0] W_buf_q0;
output  [15:0] conv_i_i96_6_lcssa21_out;
output   conv_i_i96_6_lcssa21_out_ap_vld;

reg ap_idle;
reg[12:0] X_buf_address0;
reg X_buf_ce0;
reg[9:0] W_buf_address0;
reg W_buf_ce0;
reg conv_i_i96_6_lcssa21_out_ap_vld;

(* fsm_encoding = "none" *) reg   [48:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage48;
wire    ap_block_state49_pp0_stage48_iter0;
wire    ap_block_pp0_stage48_subdone;
reg   [0:0] icmp_ln51_reg_4076;
reg    ap_condition_exit_pp0_iter0_stage48;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state50_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [7:0] zext_ln48_cast_fu_1099_p1;
reg   [7:0] zext_ln48_cast_reg_3948;
wire   [7:0] p_cast3_cast_fu_1103_p1;
reg   [7:0] p_cast3_cast_reg_3953;
wire   [7:0] p_cast2_cast_fu_1107_p1;
reg   [7:0] p_cast2_cast_reg_3958;
wire   [7:0] p_cast1_cast_fu_1111_p1;
reg   [7:0] p_cast1_cast_reg_3963;
wire   [7:0] indvars_iv_next57_cast_cast_fu_1115_p1;
reg   [7:0] indvars_iv_next57_cast_cast_reg_3968;
wire   [7:0] p_cast_cast_fu_1119_p1;
reg   [7:0] p_cast_cast_reg_3973;
wire   [12:0] zext_ln51_cast_fu_1123_p1;
reg   [12:0] zext_ln51_cast_reg_3978;
wire   [12:0] zext_ln63_5_cast_fu_1127_p1;
reg   [12:0] zext_ln63_5_cast_reg_3989;
wire   [12:0] zext_ln63_4_cast_fu_1131_p1;
reg   [12:0] zext_ln63_4_cast_reg_4000;
wire   [12:0] zext_ln63_3_cast_fu_1135_p1;
reg   [12:0] zext_ln63_3_cast_reg_4011;
wire   [12:0] zext_ln63_2_cast_fu_1139_p1;
reg   [12:0] zext_ln63_2_cast_reg_4022;
wire   [12:0] zext_ln63_1_cast_fu_1143_p1;
reg   [12:0] zext_ln63_1_cast_reg_4033;
reg   [7:0] phi_mul_load_reg_4044;
reg   [1:0] chan_1_reg_4055;
wire   [12:0] mul_ln48_fu_1186_p2;
reg   [12:0] mul_ln48_reg_4060;
wire   [6:0] add_ln1319_fu_1192_p2;
reg  signed [6:0] add_ln1319_reg_4071;
wire   [0:0] icmp_ln51_fu_1198_p2;
wire   [12:0] zext_ln1317_2_fu_1204_p1;
reg   [12:0] zext_ln1317_2_reg_4080;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state51_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire   [9:0] trunc_ln1319_fu_1231_p1;
reg   [9:0] trunc_ln1319_reg_4095;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state52_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire   [12:0] mul_ln1317_fu_1252_p2;
reg   [12:0] mul_ln1317_reg_4157;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state53_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire   [12:0] mul_ln1317_1_fu_1293_p2;
reg   [12:0] mul_ln1317_1_reg_4188;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state54_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire   [12:0] mul_ln1317_2_fu_1334_p2;
reg   [12:0] mul_ln1317_2_reg_4219;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_11001;
wire   [12:0] mul_ln1317_3_fu_1386_p2;
reg   [12:0] mul_ln1317_3_reg_4255;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
wire   [12:0] mul_ln1317_4_fu_1444_p2;
reg   [12:0] mul_ln1317_4_reg_4291;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
wire   [12:0] mul_ln1317_5_fu_1502_p2;
reg   [12:0] mul_ln1317_5_reg_4327;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_11001;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_11001;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_11001;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_pp0_stage15_11001;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_state17_pp0_stage16_iter0;
wire    ap_block_pp0_stage16_11001;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_state18_pp0_stage17_iter0;
wire    ap_block_pp0_stage17_11001;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_state19_pp0_stage18_iter0;
wire    ap_block_pp0_stage18_11001;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_state20_pp0_stage19_iter0;
wire    ap_block_pp0_stage19_11001;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_state21_pp0_stage20_iter0;
wire    ap_block_pp0_stage20_11001;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_state22_pp0_stage21_iter0;
wire    ap_block_pp0_stage21_11001;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_state23_pp0_stage22_iter0;
wire    ap_block_pp0_stage22_11001;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_state24_pp0_stage23_iter0;
wire    ap_block_pp0_stage23_11001;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_state25_pp0_stage24_iter0;
wire    ap_block_pp0_stage24_11001;
wire    ap_CS_fsm_pp0_stage25;
wire    ap_block_state26_pp0_stage25_iter0;
wire    ap_block_pp0_stage25_11001;
wire    ap_CS_fsm_pp0_stage26;
wire    ap_block_state27_pp0_stage26_iter0;
wire    ap_block_pp0_stage26_11001;
wire    ap_CS_fsm_pp0_stage27;
wire    ap_block_state28_pp0_stage27_iter0;
wire    ap_block_pp0_stage27_11001;
wire    ap_CS_fsm_pp0_stage28;
wire    ap_block_state29_pp0_stage28_iter0;
wire    ap_block_pp0_stage28_11001;
wire    ap_CS_fsm_pp0_stage29;
wire    ap_block_state30_pp0_stage29_iter0;
wire    ap_block_pp0_stage29_11001;
wire    ap_CS_fsm_pp0_stage30;
wire    ap_block_state31_pp0_stage30_iter0;
wire    ap_block_pp0_stage30_11001;
wire    ap_CS_fsm_pp0_stage31;
wire    ap_block_state32_pp0_stage31_iter0;
wire    ap_block_pp0_stage31_11001;
wire    ap_CS_fsm_pp0_stage32;
wire    ap_block_state33_pp0_stage32_iter0;
wire    ap_block_pp0_stage32_11001;
wire    ap_CS_fsm_pp0_stage33;
wire    ap_block_state34_pp0_stage33_iter0;
wire    ap_block_pp0_stage33_11001;
wire    ap_CS_fsm_pp0_stage34;
wire    ap_block_state35_pp0_stage34_iter0;
wire    ap_block_pp0_stage34_11001;
wire    ap_CS_fsm_pp0_stage35;
wire    ap_block_state36_pp0_stage35_iter0;
wire    ap_block_pp0_stage35_11001;
wire    ap_CS_fsm_pp0_stage36;
wire    ap_block_state37_pp0_stage36_iter0;
wire    ap_block_pp0_stage36_11001;
wire    ap_CS_fsm_pp0_stage37;
wire    ap_block_state38_pp0_stage37_iter0;
wire    ap_block_pp0_stage37_11001;
wire    ap_CS_fsm_pp0_stage38;
wire    ap_block_state39_pp0_stage38_iter0;
wire    ap_block_pp0_stage38_11001;
wire    ap_CS_fsm_pp0_stage39;
wire    ap_block_state40_pp0_stage39_iter0;
wire    ap_block_pp0_stage39_11001;
wire    ap_CS_fsm_pp0_stage40;
wire    ap_block_state41_pp0_stage40_iter0;
wire    ap_block_pp0_stage40_11001;
wire    ap_CS_fsm_pp0_stage41;
wire    ap_block_state42_pp0_stage41_iter0;
wire    ap_block_pp0_stage41_11001;
wire   [12:0] add_ln1317_47_fu_3004_p2;
reg   [12:0] add_ln1317_47_reg_5188;
wire   [12:0] add_ln1317_49_fu_3008_p2;
reg   [12:0] add_ln1317_49_reg_5193;
wire   [12:0] add_ln1317_50_fu_3012_p2;
reg   [12:0] add_ln1317_50_reg_5198;
wire   [12:0] add_ln1317_51_fu_3016_p2;
reg   [12:0] add_ln1317_51_reg_5203;
wire   [12:0] add_ln1317_52_fu_3020_p2;
reg   [12:0] add_ln1317_52_reg_5208;
wire   [12:0] add_ln1317_53_fu_3024_p2;
reg   [12:0] add_ln1317_53_reg_5213;
wire   [12:0] add_ln1317_54_fu_3028_p2;
reg   [12:0] add_ln1317_54_reg_5218;
wire   [12:0] add_ln1317_55_fu_3032_p2;
reg   [12:0] add_ln1317_55_reg_5223;
wire    ap_CS_fsm_pp0_stage42;
wire    ap_block_state43_pp0_stage42_iter0;
wire    ap_block_pp0_stage42_11001;
wire    ap_CS_fsm_pp0_stage43;
wire    ap_block_state44_pp0_stage43_iter0;
wire    ap_block_pp0_stage43_11001;
wire    ap_CS_fsm_pp0_stage44;
wire    ap_block_state45_pp0_stage44_iter0;
wire    ap_block_pp0_stage44_11001;
wire    ap_CS_fsm_pp0_stage45;
wire    ap_block_state46_pp0_stage45_iter0;
wire    ap_block_pp0_stage45_11001;
wire    ap_CS_fsm_pp0_stage46;
wire    ap_block_state47_pp0_stage46_iter0;
wire    ap_block_pp0_stage46_11001;
wire    ap_CS_fsm_pp0_stage47;
wire    ap_block_state48_pp0_stage47_iter0;
wire    ap_block_pp0_stage47_11001;
wire    ap_block_pp0_stage48_11001;
reg   [12:0] X_buf_addr_48_reg_5403;
reg   [9:0] W_buf_addr_48_reg_5413;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage4_subdone;
wire   [63:0] zext_ln1317_3_fu_1212_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln1319_fu_1226_p1;
wire   [63:0] zext_ln1317_4_fu_1239_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln1319_1_fu_1263_p1;
wire   [63:0] zext_ln1317_5_fu_1280_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln1319_2_fu_1304_p1;
wire   [63:0] zext_ln1317_6_fu_1321_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln1319_3_fu_1345_p1;
wire   [63:0] zext_ln1317_7_fu_1373_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln1319_4_fu_1397_p1;
wire   [63:0] zext_ln1317_8_fu_1431_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln1319_5_fu_1455_p1;
wire   [63:0] zext_ln1317_9_fu_1489_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln1319_6_fu_1513_p1;
wire   [63:0] zext_ln1317_11_fu_1547_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln1319_7_fu_1557_p1;
wire   [63:0] zext_ln1317_12_fu_1591_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln1319_8_fu_1601_p1;
wire   [63:0] zext_ln1317_13_fu_1635_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] zext_ln1319_9_fu_1645_p1;
wire   [63:0] zext_ln1317_14_fu_1679_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] zext_ln1319_10_fu_1689_p1;
wire   [63:0] zext_ln1317_15_fu_1723_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] zext_ln1319_11_fu_1733_p1;
wire   [63:0] zext_ln1317_16_fu_1767_p1;
wire    ap_block_pp0_stage13;
wire   [63:0] zext_ln1319_12_fu_1777_p1;
wire   [63:0] zext_ln1317_17_fu_1811_p1;
wire    ap_block_pp0_stage14;
wire   [63:0] zext_ln1319_13_fu_1821_p1;
wire   [63:0] zext_ln1317_19_fu_1855_p1;
wire    ap_block_pp0_stage15;
wire   [63:0] zext_ln1319_14_fu_1865_p1;
wire   [63:0] zext_ln1317_20_fu_1899_p1;
wire    ap_block_pp0_stage16;
wire   [63:0] zext_ln1319_15_fu_1909_p1;
wire   [63:0] zext_ln1317_21_fu_1943_p1;
wire    ap_block_pp0_stage17;
wire   [63:0] zext_ln1319_16_fu_1953_p1;
wire   [63:0] zext_ln1317_22_fu_1987_p1;
wire    ap_block_pp0_stage18;
wire   [63:0] zext_ln1319_17_fu_1997_p1;
wire   [63:0] zext_ln1317_23_fu_2031_p1;
wire    ap_block_pp0_stage19;
wire   [63:0] zext_ln1319_18_fu_2041_p1;
wire   [63:0] zext_ln1317_24_fu_2075_p1;
wire    ap_block_pp0_stage20;
wire   [63:0] zext_ln1319_19_fu_2085_p1;
wire   [63:0] zext_ln1317_25_fu_2119_p1;
wire    ap_block_pp0_stage21;
wire   [63:0] zext_ln1319_20_fu_2129_p1;
wire   [63:0] zext_ln1317_27_fu_2163_p1;
wire    ap_block_pp0_stage22;
wire   [63:0] zext_ln1319_21_fu_2173_p1;
wire   [63:0] zext_ln1317_28_fu_2207_p1;
wire    ap_block_pp0_stage23;
wire   [63:0] zext_ln1319_22_fu_2217_p1;
wire   [63:0] zext_ln1317_29_fu_2251_p1;
wire    ap_block_pp0_stage24;
wire   [63:0] zext_ln1319_23_fu_2261_p1;
wire   [63:0] zext_ln1317_30_fu_2295_p1;
wire    ap_block_pp0_stage25;
wire   [63:0] zext_ln1319_24_fu_2305_p1;
wire   [63:0] zext_ln1317_31_fu_2339_p1;
wire    ap_block_pp0_stage26;
wire   [63:0] zext_ln1319_25_fu_2349_p1;
wire   [63:0] zext_ln1317_32_fu_2383_p1;
wire    ap_block_pp0_stage27;
wire   [63:0] zext_ln1319_26_fu_2393_p1;
wire   [63:0] zext_ln1317_33_fu_2427_p1;
wire    ap_block_pp0_stage28;
wire   [63:0] zext_ln1319_27_fu_2437_p1;
wire   [63:0] zext_ln1317_35_fu_2471_p1;
wire    ap_block_pp0_stage29;
wire   [63:0] zext_ln1319_28_fu_2481_p1;
wire   [63:0] zext_ln1317_36_fu_2515_p1;
wire    ap_block_pp0_stage30;
wire   [63:0] zext_ln1319_29_fu_2525_p1;
wire   [63:0] zext_ln1317_37_fu_2559_p1;
wire    ap_block_pp0_stage31;
wire   [63:0] zext_ln1319_30_fu_2569_p1;
wire   [63:0] zext_ln1317_38_fu_2603_p1;
wire    ap_block_pp0_stage32;
wire   [63:0] zext_ln1319_31_fu_2613_p1;
wire   [63:0] zext_ln1317_39_fu_2647_p1;
wire    ap_block_pp0_stage33;
wire   [63:0] zext_ln1319_32_fu_2657_p1;
wire   [63:0] zext_ln1317_40_fu_2691_p1;
wire    ap_block_pp0_stage34;
wire   [63:0] zext_ln1319_33_fu_2701_p1;
wire   [63:0] zext_ln1317_41_fu_2735_p1;
wire    ap_block_pp0_stage35;
wire   [63:0] zext_ln1319_34_fu_2745_p1;
wire   [63:0] zext_ln1317_43_fu_2779_p1;
wire    ap_block_pp0_stage36;
wire   [63:0] zext_ln1319_35_fu_2789_p1;
wire   [63:0] zext_ln1317_44_fu_2823_p1;
wire    ap_block_pp0_stage37;
wire   [63:0] zext_ln1319_36_fu_2833_p1;
wire   [63:0] zext_ln1317_45_fu_2867_p1;
wire    ap_block_pp0_stage38;
wire   [63:0] zext_ln1319_37_fu_2877_p1;
wire   [63:0] zext_ln1317_46_fu_2911_p1;
wire    ap_block_pp0_stage39;
wire   [63:0] zext_ln1319_38_fu_2921_p1;
wire   [63:0] zext_ln1317_47_fu_2955_p1;
wire    ap_block_pp0_stage40;
wire   [63:0] zext_ln1319_39_fu_2965_p1;
wire   [63:0] zext_ln1317_48_fu_2999_p1;
wire    ap_block_pp0_stage41;
wire   [63:0] zext_ln1319_40_fu_3041_p1;
wire   [63:0] zext_ln1317_49_fu_3071_p1;
wire    ap_block_pp0_stage42;
wire   [63:0] zext_ln1319_41_fu_3080_p1;
wire   [63:0] zext_ln1317_51_fu_3110_p1;
wire    ap_block_pp0_stage43;
wire   [63:0] zext_ln1319_42_fu_3119_p1;
wire   [63:0] zext_ln1317_52_fu_3149_p1;
wire    ap_block_pp0_stage44;
wire   [63:0] zext_ln1319_43_fu_3158_p1;
wire   [63:0] zext_ln1317_53_fu_3188_p1;
wire    ap_block_pp0_stage45;
wire   [63:0] zext_ln1319_44_fu_3197_p1;
wire   [63:0] zext_ln1317_54_fu_3227_p1;
wire    ap_block_pp0_stage46;
wire   [63:0] zext_ln1319_45_fu_3236_p1;
wire   [63:0] zext_ln1317_55_fu_3266_p1;
wire    ap_block_pp0_stage47;
wire   [63:0] zext_ln1319_46_fu_3275_p1;
wire   [63:0] zext_ln1317_56_fu_3310_p1;
wire    ap_block_pp0_stage48;
wire   [63:0] zext_ln1317_57_fu_3314_p1;
wire   [63:0] zext_ln1319_47_fu_3323_p1;
wire   [63:0] zext_ln1319_48_fu_3333_p1;
reg   [7:0] phi_mul_fu_184;
wire   [7:0] add_ln1317_56_fu_3305_p2;
wire    ap_loop_init;
reg   [7:0] ap_sig_allocacmp_phi_mul_load;
wire    ap_block_pp0_stage0;
reg   [15:0] conv_i_i96_6_lcssa21_fu_188;
wire   [15:0] zext_ln63_cast_fu_1091_p1;
reg   [15:0] ap_sig_allocacmp_conv_i_i96_6_lcssa21_load_1;
reg   [1:0] chan_fu_192;
wire   [1:0] add_ln51_fu_3338_p2;
reg   [1:0] ap_sig_allocacmp_chan_1;
wire    ap_block_pp0_stage48_01001;
wire   [7:0] zext_ln1317_1_fu_1172_p1;
wire   [7:0] add_ln1317_fu_1176_p2;
wire   [7:0] mul_ln48_fu_1186_p0;
wire   [6:0] mul_ln48_fu_1186_p1;
wire  signed [6:0] sub_ln1319_cast_fu_1095_p1;
wire   [6:0] zext_ln1317_fu_1168_p1;
wire   [12:0] add_ln1317_1_fu_1207_p2;
wire   [6:0] mul_ln1319_fu_1220_p1;
wire   [13:0] mul_ln1319_fu_1220_p2;
wire   [12:0] add_ln1317_2_fu_1235_p2;
wire   [7:0] add_ln1317_8_fu_1244_p2;
wire   [7:0] mul_ln1317_fu_1252_p0;
wire   [6:0] mul_ln1317_fu_1252_p1;
wire   [9:0] add_ln1319_1_fu_1258_p2;
wire   [12:0] add_ln1317_3_fu_1276_p2;
wire   [7:0] add_ln1317_16_fu_1285_p2;
wire   [7:0] mul_ln1317_1_fu_1293_p0;
wire   [6:0] mul_ln1317_1_fu_1293_p1;
wire   [9:0] add_ln1319_2_fu_1299_p2;
wire   [12:0] add_ln1317_4_fu_1317_p2;
wire   [7:0] add_ln1317_24_fu_1326_p2;
wire   [7:0] mul_ln1317_2_fu_1334_p0;
wire   [6:0] mul_ln1317_2_fu_1334_p1;
wire   [9:0] add_ln1319_3_fu_1340_p2;
wire   [12:0] add_ln1317_5_fu_1369_p2;
wire   [7:0] add_ln1317_32_fu_1378_p2;
wire   [7:0] mul_ln1317_3_fu_1386_p0;
wire   [6:0] mul_ln1317_3_fu_1386_p1;
wire   [9:0] add_ln1319_4_fu_1392_p2;
wire  signed [28:0] tmp_s_fu_1402_p1;
wire   [28:0] grp_fu_3480_p3;
wire   [15:0] tmp_s_fu_1402_p4;
wire   [12:0] add_ln1317_6_fu_1427_p2;
wire   [7:0] add_ln1317_40_fu_1436_p2;
wire   [7:0] mul_ln1317_4_fu_1444_p0;
wire   [6:0] mul_ln1317_4_fu_1444_p1;
wire   [9:0] add_ln1319_5_fu_1450_p2;
wire  signed [28:0] tmp_3_fu_1460_p1;
wire   [28:0] grp_fu_3489_p3;
wire   [15:0] tmp_3_fu_1460_p4;
wire   [12:0] add_ln1317_7_fu_1485_p2;
wire   [7:0] add_ln1317_48_fu_1494_p2;
wire   [7:0] mul_ln1317_5_fu_1502_p0;
wire   [6:0] mul_ln1317_5_fu_1502_p1;
wire   [9:0] add_ln1319_6_fu_1508_p2;
wire  signed [28:0] tmp_4_fu_1518_p1;
wire   [28:0] grp_fu_3498_p3;
wire   [15:0] tmp_4_fu_1518_p4;
wire   [12:0] add_ln1317_9_fu_1543_p2;
wire   [9:0] add_ln1319_7_fu_1552_p2;
wire  signed [28:0] tmp_5_fu_1562_p1;
wire   [28:0] grp_fu_3507_p3;
wire   [15:0] tmp_5_fu_1562_p4;
wire   [12:0] add_ln1317_10_fu_1587_p2;
wire   [9:0] add_ln1319_8_fu_1596_p2;
wire  signed [28:0] tmp_6_fu_1606_p1;
wire   [28:0] grp_fu_3516_p3;
wire   [15:0] tmp_6_fu_1606_p4;
wire   [12:0] add_ln1317_11_fu_1631_p2;
wire   [9:0] add_ln1319_9_fu_1640_p2;
wire  signed [28:0] tmp_7_fu_1650_p1;
wire   [28:0] grp_fu_3525_p3;
wire   [15:0] tmp_7_fu_1650_p4;
wire   [12:0] add_ln1317_12_fu_1675_p2;
wire   [9:0] add_ln1319_10_fu_1684_p2;
wire  signed [28:0] tmp_8_fu_1694_p1;
wire   [28:0] grp_fu_3534_p3;
wire   [15:0] tmp_8_fu_1694_p4;
wire   [12:0] add_ln1317_13_fu_1719_p2;
wire   [9:0] add_ln1319_11_fu_1728_p2;
wire  signed [28:0] tmp_9_fu_1738_p1;
wire   [28:0] grp_fu_3543_p3;
wire   [15:0] tmp_9_fu_1738_p4;
wire   [12:0] add_ln1317_14_fu_1763_p2;
wire   [9:0] add_ln1319_12_fu_1772_p2;
wire  signed [28:0] tmp_10_fu_1782_p1;
wire   [28:0] grp_fu_3552_p3;
wire   [15:0] tmp_10_fu_1782_p4;
wire   [12:0] add_ln1317_15_fu_1807_p2;
wire   [9:0] add_ln1319_13_fu_1816_p2;
wire  signed [28:0] tmp_11_fu_1826_p1;
wire   [28:0] grp_fu_3561_p3;
wire   [15:0] tmp_11_fu_1826_p4;
wire   [12:0] add_ln1317_17_fu_1851_p2;
wire   [9:0] add_ln1319_14_fu_1860_p2;
wire  signed [28:0] tmp_12_fu_1870_p1;
wire   [28:0] grp_fu_3570_p3;
wire   [15:0] tmp_12_fu_1870_p4;
wire   [12:0] add_ln1317_18_fu_1895_p2;
wire   [9:0] add_ln1319_15_fu_1904_p2;
wire  signed [28:0] tmp_13_fu_1914_p1;
wire   [28:0] grp_fu_3579_p3;
wire   [15:0] tmp_13_fu_1914_p4;
wire   [12:0] add_ln1317_19_fu_1939_p2;
wire   [9:0] add_ln1319_16_fu_1948_p2;
wire  signed [28:0] tmp_14_fu_1958_p1;
wire   [28:0] grp_fu_3588_p3;
wire   [15:0] tmp_14_fu_1958_p4;
wire   [12:0] add_ln1317_20_fu_1983_p2;
wire   [9:0] add_ln1319_17_fu_1992_p2;
wire  signed [28:0] tmp_15_fu_2002_p1;
wire   [28:0] grp_fu_3597_p3;
wire   [15:0] tmp_15_fu_2002_p4;
wire   [12:0] add_ln1317_21_fu_2027_p2;
wire   [9:0] add_ln1319_18_fu_2036_p2;
wire  signed [28:0] tmp_16_fu_2046_p1;
wire   [28:0] grp_fu_3606_p3;
wire   [15:0] tmp_16_fu_2046_p4;
wire   [12:0] add_ln1317_22_fu_2071_p2;
wire   [9:0] add_ln1319_19_fu_2080_p2;
wire  signed [28:0] tmp_17_fu_2090_p1;
wire   [28:0] grp_fu_3615_p3;
wire   [15:0] tmp_17_fu_2090_p4;
wire   [12:0] add_ln1317_23_fu_2115_p2;
wire   [9:0] add_ln1319_20_fu_2124_p2;
wire  signed [28:0] tmp_18_fu_2134_p1;
wire   [28:0] grp_fu_3624_p3;
wire   [15:0] tmp_18_fu_2134_p4;
wire   [12:0] add_ln1317_25_fu_2159_p2;
wire   [9:0] add_ln1319_21_fu_2168_p2;
wire  signed [28:0] tmp_19_fu_2178_p1;
wire   [28:0] grp_fu_3633_p3;
wire   [15:0] tmp_19_fu_2178_p4;
wire   [12:0] add_ln1317_26_fu_2203_p2;
wire   [9:0] add_ln1319_22_fu_2212_p2;
wire  signed [28:0] tmp_20_fu_2222_p1;
wire   [28:0] grp_fu_3642_p3;
wire   [15:0] tmp_20_fu_2222_p4;
wire   [12:0] add_ln1317_27_fu_2247_p2;
wire   [9:0] add_ln1319_23_fu_2256_p2;
wire  signed [28:0] tmp_21_fu_2266_p1;
wire   [28:0] grp_fu_3651_p3;
wire   [15:0] tmp_21_fu_2266_p4;
wire   [12:0] add_ln1317_28_fu_2291_p2;
wire   [9:0] add_ln1319_24_fu_2300_p2;
wire  signed [28:0] tmp_22_fu_2310_p1;
wire   [28:0] grp_fu_3660_p3;
wire   [15:0] tmp_22_fu_2310_p4;
wire   [12:0] add_ln1317_29_fu_2335_p2;
wire   [9:0] add_ln1319_25_fu_2344_p2;
wire  signed [28:0] tmp_23_fu_2354_p1;
wire   [28:0] grp_fu_3669_p3;
wire   [15:0] tmp_23_fu_2354_p4;
wire   [12:0] add_ln1317_30_fu_2379_p2;
wire   [9:0] add_ln1319_26_fu_2388_p2;
wire  signed [28:0] tmp_24_fu_2398_p1;
wire   [28:0] grp_fu_3678_p3;
wire   [15:0] tmp_24_fu_2398_p4;
wire   [12:0] add_ln1317_31_fu_2423_p2;
wire   [9:0] add_ln1319_27_fu_2432_p2;
wire  signed [28:0] tmp_25_fu_2442_p1;
wire   [28:0] grp_fu_3687_p3;
wire   [15:0] tmp_25_fu_2442_p4;
wire   [12:0] add_ln1317_33_fu_2467_p2;
wire   [9:0] add_ln1319_28_fu_2476_p2;
wire  signed [28:0] tmp_26_fu_2486_p1;
wire   [28:0] grp_fu_3696_p3;
wire   [15:0] tmp_26_fu_2486_p4;
wire   [12:0] add_ln1317_34_fu_2511_p2;
wire   [9:0] add_ln1319_29_fu_2520_p2;
wire  signed [28:0] tmp_27_fu_2530_p1;
wire   [28:0] grp_fu_3705_p3;
wire   [15:0] tmp_27_fu_2530_p4;
wire   [12:0] add_ln1317_35_fu_2555_p2;
wire   [9:0] add_ln1319_30_fu_2564_p2;
wire  signed [28:0] tmp_28_fu_2574_p1;
wire   [28:0] grp_fu_3714_p3;
wire   [15:0] tmp_28_fu_2574_p4;
wire   [12:0] add_ln1317_36_fu_2599_p2;
wire   [9:0] add_ln1319_31_fu_2608_p2;
wire  signed [28:0] tmp_29_fu_2618_p1;
wire   [28:0] grp_fu_3723_p3;
wire   [15:0] tmp_29_fu_2618_p4;
wire   [12:0] add_ln1317_37_fu_2643_p2;
wire   [9:0] add_ln1319_32_fu_2652_p2;
wire  signed [28:0] tmp_30_fu_2662_p1;
wire   [28:0] grp_fu_3732_p3;
wire   [15:0] tmp_30_fu_2662_p4;
wire   [12:0] add_ln1317_38_fu_2687_p2;
wire   [9:0] add_ln1319_33_fu_2696_p2;
wire  signed [28:0] tmp_31_fu_2706_p1;
wire   [28:0] grp_fu_3741_p3;
wire   [15:0] tmp_31_fu_2706_p4;
wire   [12:0] add_ln1317_39_fu_2731_p2;
wire   [9:0] add_ln1319_34_fu_2740_p2;
wire  signed [28:0] tmp_32_fu_2750_p1;
wire   [28:0] grp_fu_3750_p3;
wire   [15:0] tmp_32_fu_2750_p4;
wire   [12:0] add_ln1317_41_fu_2775_p2;
wire   [9:0] add_ln1319_35_fu_2784_p2;
wire  signed [28:0] tmp_33_fu_2794_p1;
wire   [28:0] grp_fu_3759_p3;
wire   [15:0] tmp_33_fu_2794_p4;
wire   [12:0] add_ln1317_42_fu_2819_p2;
wire   [9:0] add_ln1319_36_fu_2828_p2;
wire  signed [28:0] tmp_34_fu_2838_p1;
wire   [28:0] grp_fu_3768_p3;
wire   [15:0] tmp_34_fu_2838_p4;
wire   [12:0] add_ln1317_43_fu_2863_p2;
wire   [9:0] add_ln1319_37_fu_2872_p2;
wire  signed [28:0] tmp_35_fu_2882_p1;
wire   [28:0] grp_fu_3777_p3;
wire   [15:0] tmp_35_fu_2882_p4;
wire   [12:0] add_ln1317_44_fu_2907_p2;
wire   [9:0] add_ln1319_38_fu_2916_p2;
wire  signed [28:0] tmp_36_fu_2926_p1;
wire   [28:0] grp_fu_3786_p3;
wire   [15:0] tmp_36_fu_2926_p4;
wire   [12:0] add_ln1317_45_fu_2951_p2;
wire   [9:0] add_ln1319_39_fu_2960_p2;
wire  signed [28:0] tmp_37_fu_2970_p1;
wire   [28:0] grp_fu_3795_p3;
wire   [15:0] tmp_37_fu_2970_p4;
wire   [12:0] add_ln1317_46_fu_2995_p2;
wire   [9:0] add_ln1319_40_fu_3036_p2;
wire  signed [28:0] tmp_38_fu_3046_p1;
wire   [28:0] grp_fu_3804_p3;
wire   [15:0] tmp_38_fu_3046_p4;
wire   [9:0] add_ln1319_41_fu_3075_p2;
wire  signed [28:0] tmp_39_fu_3085_p1;
wire   [28:0] grp_fu_3813_p3;
wire   [15:0] tmp_39_fu_3085_p4;
wire   [9:0] add_ln1319_42_fu_3114_p2;
wire  signed [28:0] tmp_40_fu_3124_p1;
wire   [28:0] grp_fu_3822_p3;
wire   [15:0] tmp_40_fu_3124_p4;
wire   [9:0] add_ln1319_43_fu_3153_p2;
wire  signed [28:0] tmp_41_fu_3163_p1;
wire   [28:0] grp_fu_3831_p3;
wire   [15:0] tmp_41_fu_3163_p4;
wire   [9:0] add_ln1319_44_fu_3192_p2;
wire  signed [28:0] tmp_42_fu_3202_p1;
wire   [28:0] grp_fu_3840_p3;
wire   [15:0] tmp_42_fu_3202_p4;
wire   [9:0] add_ln1319_45_fu_3231_p2;
wire  signed [28:0] tmp_43_fu_3241_p1;
wire   [28:0] grp_fu_3849_p3;
wire   [15:0] tmp_43_fu_3241_p4;
wire   [9:0] add_ln1319_46_fu_3270_p2;
wire  signed [28:0] tmp_44_fu_3280_p1;
wire   [28:0] grp_fu_3858_p3;
wire   [15:0] tmp_44_fu_3280_p4;
wire   [9:0] add_ln1319_47_fu_3318_p2;
wire   [9:0] add_ln1319_48_fu_3328_p2;
wire  signed [28:0] tmp_45_fu_3343_p1;
wire   [28:0] grp_fu_3867_p3;
wire   [15:0] tmp_45_fu_3343_p4;
wire  signed [28:0] tmp_46_fu_3378_p1;
wire   [28:0] grp_fu_3876_p3;
wire   [15:0] tmp_46_fu_3378_p4;
wire  signed [28:0] tmp_47_fu_3403_p1;
wire   [28:0] grp_fu_3885_p3;
wire   [15:0] tmp_47_fu_3403_p4;
wire  signed [28:0] tmp_48_fu_3428_p1;
wire   [28:0] grp_fu_3894_p3;
wire   [15:0] tmp_48_fu_3428_p4;
wire  signed [28:0] tmp_49_fu_3445_p1;
wire   [28:0] grp_fu_3903_p3;
wire   [15:0] tmp_49_fu_3445_p4;
wire  signed [28:0] trunc_ln864_s_fu_3462_p1;
wire   [28:0] grp_fu_3912_p3;
wire   [28:0] grp_fu_3480_p2;
wire   [28:0] grp_fu_3489_p2;
wire   [28:0] grp_fu_3498_p2;
wire   [28:0] grp_fu_3507_p2;
wire   [28:0] grp_fu_3516_p2;
wire   [28:0] grp_fu_3525_p2;
wire   [28:0] grp_fu_3534_p2;
wire   [28:0] grp_fu_3543_p2;
wire   [28:0] grp_fu_3552_p2;
wire   [28:0] grp_fu_3561_p2;
wire   [28:0] grp_fu_3570_p2;
wire   [28:0] grp_fu_3579_p2;
wire   [28:0] grp_fu_3588_p2;
wire   [28:0] grp_fu_3597_p2;
wire   [28:0] grp_fu_3606_p2;
wire   [28:0] grp_fu_3615_p2;
wire   [28:0] grp_fu_3624_p2;
wire   [28:0] grp_fu_3633_p2;
wire   [28:0] grp_fu_3642_p2;
wire   [28:0] grp_fu_3651_p2;
wire   [28:0] grp_fu_3660_p2;
wire   [28:0] grp_fu_3669_p2;
wire   [28:0] grp_fu_3678_p2;
wire   [28:0] grp_fu_3687_p2;
wire   [28:0] grp_fu_3696_p2;
wire   [28:0] grp_fu_3705_p2;
wire   [28:0] grp_fu_3714_p2;
wire   [28:0] grp_fu_3723_p2;
wire   [28:0] grp_fu_3732_p2;
wire   [28:0] grp_fu_3741_p2;
wire   [28:0] grp_fu_3750_p2;
wire   [28:0] grp_fu_3759_p2;
wire   [28:0] grp_fu_3768_p2;
wire   [28:0] grp_fu_3777_p2;
wire   [28:0] grp_fu_3786_p2;
wire   [28:0] grp_fu_3795_p2;
wire   [28:0] grp_fu_3804_p2;
wire   [28:0] grp_fu_3813_p2;
wire   [28:0] grp_fu_3822_p2;
wire   [28:0] grp_fu_3831_p2;
wire   [28:0] grp_fu_3840_p2;
wire   [28:0] grp_fu_3849_p2;
wire   [28:0] grp_fu_3858_p2;
wire   [28:0] grp_fu_3867_p2;
wire   [28:0] grp_fu_3876_p2;
wire   [28:0] grp_fu_3885_p2;
wire   [28:0] grp_fu_3894_p2;
wire   [28:0] grp_fu_3903_p2;
wire   [28:0] grp_fu_3912_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [48:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_block_pp0_stage18_subdone;
wire    ap_block_pp0_stage19_subdone;
wire    ap_block_pp0_stage20_subdone;
wire    ap_block_pp0_stage21_subdone;
wire    ap_block_pp0_stage22_subdone;
wire    ap_block_pp0_stage23_subdone;
wire    ap_block_pp0_stage24_subdone;
wire    ap_block_pp0_stage25_subdone;
wire    ap_block_pp0_stage26_subdone;
wire    ap_block_pp0_stage27_subdone;
wire    ap_block_pp0_stage28_subdone;
wire    ap_block_pp0_stage29_subdone;
wire    ap_block_pp0_stage30_subdone;
wire    ap_block_pp0_stage31_subdone;
wire    ap_block_pp0_stage32_subdone;
wire    ap_block_pp0_stage33_subdone;
wire    ap_block_pp0_stage34_subdone;
wire    ap_block_pp0_stage35_subdone;
wire    ap_block_pp0_stage36_subdone;
wire    ap_block_pp0_stage37_subdone;
wire    ap_block_pp0_stage38_subdone;
wire    ap_block_pp0_stage39_subdone;
wire    ap_block_pp0_stage40_subdone;
wire    ap_block_pp0_stage41_subdone;
wire    ap_block_pp0_stage42_subdone;
wire    ap_block_pp0_stage43_subdone;
wire    ap_block_pp0_stage44_subdone;
wire    ap_block_pp0_stage45_subdone;
wire    ap_block_pp0_stage46_subdone;
wire    ap_block_pp0_stage47_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [12:0] mul_ln1317_1_fu_1293_p00;
wire   [12:0] mul_ln1317_2_fu_1334_p00;
wire   [12:0] mul_ln1317_3_fu_1386_p00;
wire   [12:0] mul_ln1317_4_fu_1444_p00;
wire   [12:0] mul_ln1317_5_fu_1502_p00;
wire   [12:0] mul_ln1317_fu_1252_p00;
wire   [12:0] mul_ln48_fu_1186_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 49'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

tiled_conv_mul_8ns_7ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 13 ))
mul_8ns_7ns_13_1_1_U29(
    .din0(mul_ln48_fu_1186_p0),
    .din1(mul_ln48_fu_1186_p1),
    .dout(mul_ln48_fu_1186_p2)
);

tiled_conv_mul_7s_7ns_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 14 ))
mul_7s_7ns_14_1_1_U30(
    .din0(add_ln1319_reg_4071),
    .din1(mul_ln1319_fu_1220_p1),
    .dout(mul_ln1319_fu_1220_p2)
);

tiled_conv_mul_8ns_7ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 13 ))
mul_8ns_7ns_13_1_1_U31(
    .din0(mul_ln1317_fu_1252_p0),
    .din1(mul_ln1317_fu_1252_p1),
    .dout(mul_ln1317_fu_1252_p2)
);

tiled_conv_mul_8ns_7ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 13 ))
mul_8ns_7ns_13_1_1_U32(
    .din0(mul_ln1317_1_fu_1293_p0),
    .din1(mul_ln1317_1_fu_1293_p1),
    .dout(mul_ln1317_1_fu_1293_p2)
);

tiled_conv_mul_8ns_7ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 13 ))
mul_8ns_7ns_13_1_1_U33(
    .din0(mul_ln1317_2_fu_1334_p0),
    .din1(mul_ln1317_2_fu_1334_p1),
    .dout(mul_ln1317_2_fu_1334_p2)
);

tiled_conv_mul_8ns_7ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 13 ))
mul_8ns_7ns_13_1_1_U34(
    .din0(mul_ln1317_3_fu_1386_p0),
    .din1(mul_ln1317_3_fu_1386_p1),
    .dout(mul_ln1317_3_fu_1386_p2)
);

tiled_conv_mul_8ns_7ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 13 ))
mul_8ns_7ns_13_1_1_U35(
    .din0(mul_ln1317_4_fu_1444_p0),
    .din1(mul_ln1317_4_fu_1444_p1),
    .dout(mul_ln1317_4_fu_1444_p2)
);

tiled_conv_mul_8ns_7ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 13 ))
mul_8ns_7ns_13_1_1_U36(
    .din0(mul_ln1317_5_fu_1502_p0),
    .din1(mul_ln1317_5_fu_1502_p1),
    .dout(mul_ln1317_5_fu_1502_p2)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3480_p2),
    .ce(1'b1),
    .dout(grp_fu_3480_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3489_p2),
    .ce(1'b1),
    .dout(grp_fu_3489_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3498_p2),
    .ce(1'b1),
    .dout(grp_fu_3498_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3507_p2),
    .ce(1'b1),
    .dout(grp_fu_3507_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3516_p2),
    .ce(1'b1),
    .dout(grp_fu_3516_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3525_p2),
    .ce(1'b1),
    .dout(grp_fu_3525_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3534_p2),
    .ce(1'b1),
    .dout(grp_fu_3534_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3543_p2),
    .ce(1'b1),
    .dout(grp_fu_3543_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3552_p2),
    .ce(1'b1),
    .dout(grp_fu_3552_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3561_p2),
    .ce(1'b1),
    .dout(grp_fu_3561_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3570_p2),
    .ce(1'b1),
    .dout(grp_fu_3570_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3579_p2),
    .ce(1'b1),
    .dout(grp_fu_3579_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3588_p2),
    .ce(1'b1),
    .dout(grp_fu_3588_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3597_p2),
    .ce(1'b1),
    .dout(grp_fu_3597_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3606_p2),
    .ce(1'b1),
    .dout(grp_fu_3606_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3615_p2),
    .ce(1'b1),
    .dout(grp_fu_3615_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3624_p2),
    .ce(1'b1),
    .dout(grp_fu_3624_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3633_p2),
    .ce(1'b1),
    .dout(grp_fu_3633_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3642_p2),
    .ce(1'b1),
    .dout(grp_fu_3642_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3651_p2),
    .ce(1'b1),
    .dout(grp_fu_3651_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3660_p2),
    .ce(1'b1),
    .dout(grp_fu_3660_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3669_p2),
    .ce(1'b1),
    .dout(grp_fu_3669_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3678_p2),
    .ce(1'b1),
    .dout(grp_fu_3678_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3687_p2),
    .ce(1'b1),
    .dout(grp_fu_3687_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3696_p2),
    .ce(1'b1),
    .dout(grp_fu_3696_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3705_p2),
    .ce(1'b1),
    .dout(grp_fu_3705_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3714_p2),
    .ce(1'b1),
    .dout(grp_fu_3714_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3723_p2),
    .ce(1'b1),
    .dout(grp_fu_3723_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3732_p2),
    .ce(1'b1),
    .dout(grp_fu_3732_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3741_p2),
    .ce(1'b1),
    .dout(grp_fu_3741_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3750_p2),
    .ce(1'b1),
    .dout(grp_fu_3750_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3759_p2),
    .ce(1'b1),
    .dout(grp_fu_3759_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U69(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3768_p2),
    .ce(1'b1),
    .dout(grp_fu_3768_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U70(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3777_p2),
    .ce(1'b1),
    .dout(grp_fu_3777_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U71(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3786_p2),
    .ce(1'b1),
    .dout(grp_fu_3786_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U72(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3795_p2),
    .ce(1'b1),
    .dout(grp_fu_3795_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U73(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3804_p2),
    .ce(1'b1),
    .dout(grp_fu_3804_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U74(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3813_p2),
    .ce(1'b1),
    .dout(grp_fu_3813_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U75(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3822_p2),
    .ce(1'b1),
    .dout(grp_fu_3822_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U76(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3831_p2),
    .ce(1'b1),
    .dout(grp_fu_3831_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U77(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3840_p2),
    .ce(1'b1),
    .dout(grp_fu_3840_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U78(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3849_p2),
    .ce(1'b1),
    .dout(grp_fu_3849_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U79(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3858_p2),
    .ce(1'b1),
    .dout(grp_fu_3858_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U80(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3867_p2),
    .ce(1'b1),
    .dout(grp_fu_3867_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U81(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3876_p2),
    .ce(1'b1),
    .dout(grp_fu_3876_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U82(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3885_p2),
    .ce(1'b1),
    .dout(grp_fu_3885_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U83(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3894_p2),
    .ce(1'b1),
    .dout(grp_fu_3894_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U84(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3903_p2),
    .ce(1'b1),
    .dout(grp_fu_3903_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U85(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(W_buf_q0),
    .din1(X_buf_q0),
    .din2(grp_fu_3912_p2),
    .ce(1'b1),
    .dout(grp_fu_3912_p3)
);

tiled_conv_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage48),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage48_subdone) & (1'b1 == ap_CS_fsm_pp0_stage48))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_exit_pp0_iter0_stage48) | ((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage48_subdone) & (1'b1 == ap_CS_fsm_pp0_stage48))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        chan_fu_192 <= 2'd0;
    end else if (((icmp_ln51_reg_4076 == 1'd0) & (1'b0 == ap_block_pp0_stage48_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage48))) begin
        chan_fu_192 <= add_ln51_fu_3338_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        conv_i_i96_6_lcssa21_fu_188 <= zext_ln63_cast_fu_1091_p1;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_i_i96_6_lcssa21_fu_188 <= {{trunc_ln864_s_fu_3462_p1[28:13]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        phi_mul_fu_184 <= 8'd0;
    end else if (((icmp_ln51_reg_4076 == 1'd0) & (1'b0 == ap_block_pp0_stage48_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage48))) begin
        phi_mul_fu_184 <= add_ln1317_56_fu_3305_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage48_11001) & (1'b1 == ap_CS_fsm_pp0_stage48))) begin
        W_buf_addr_48_reg_5413 <= zext_ln1319_48_fu_3333_p1;
        X_buf_addr_48_reg_5403 <= zext_ln1317_57_fu_3314_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage41_11001) & (1'b1 == ap_CS_fsm_pp0_stage41))) begin
        add_ln1317_47_reg_5188 <= add_ln1317_47_fu_3004_p2;
        add_ln1317_49_reg_5193 <= add_ln1317_49_fu_3008_p2;
        add_ln1317_50_reg_5198 <= add_ln1317_50_fu_3012_p2;
        add_ln1317_51_reg_5203 <= add_ln1317_51_fu_3016_p2;
        add_ln1317_52_reg_5208 <= add_ln1317_52_fu_3020_p2;
        add_ln1317_53_reg_5213 <= add_ln1317_53_fu_3024_p2;
        add_ln1317_54_reg_5218 <= add_ln1317_54_fu_3028_p2;
        add_ln1317_55_reg_5223 <= add_ln1317_55_fu_3032_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln1319_reg_4071 <= add_ln1319_fu_1192_p2;
        chan_1_reg_4055 <= ap_sig_allocacmp_chan_1;
        icmp_ln51_reg_4076 <= icmp_ln51_fu_1198_p2;
        indvars_iv_next57_cast_cast_reg_3968[5 : 0] <= indvars_iv_next57_cast_cast_fu_1115_p1[5 : 0];
        mul_ln48_reg_4060 <= mul_ln48_fu_1186_p2;
        p_cast1_cast_reg_3963[5 : 0] <= p_cast1_cast_fu_1111_p1[5 : 0];
        p_cast2_cast_reg_3958[5 : 0] <= p_cast2_cast_fu_1107_p1[5 : 0];
        p_cast3_cast_reg_3953[5 : 0] <= p_cast3_cast_fu_1103_p1[5 : 0];
        p_cast_cast_reg_3973[5 : 0] <= p_cast_cast_fu_1119_p1[5 : 0];
        phi_mul_load_reg_4044 <= ap_sig_allocacmp_phi_mul_load;
        zext_ln48_cast_reg_3948[5 : 0] <= zext_ln48_cast_fu_1099_p1[5 : 0];
        zext_ln51_cast_reg_3978[5 : 0] <= zext_ln51_cast_fu_1123_p1[5 : 0];
        zext_ln63_1_cast_reg_4033[5 : 0] <= zext_ln63_1_cast_fu_1143_p1[5 : 0];
        zext_ln63_2_cast_reg_4022[5 : 0] <= zext_ln63_2_cast_fu_1139_p1[5 : 0];
        zext_ln63_3_cast_reg_4011[5 : 0] <= zext_ln63_3_cast_fu_1135_p1[5 : 0];
        zext_ln63_4_cast_reg_4000[5 : 0] <= zext_ln63_4_cast_fu_1131_p1[5 : 0];
        zext_ln63_5_cast_reg_3989[5 : 0] <= zext_ln63_5_cast_fu_1127_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_ln1317_1_reg_4188 <= mul_ln1317_1_fu_1293_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul_ln1317_2_reg_4219 <= mul_ln1317_2_fu_1334_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        mul_ln1317_3_reg_4255 <= mul_ln1317_3_fu_1386_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        mul_ln1317_4_reg_4291 <= mul_ln1317_4_fu_1444_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul_ln1317_5_reg_4327 <= mul_ln1317_5_fu_1502_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_ln1317_reg_4157 <= mul_ln1317_fu_1252_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        trunc_ln1319_reg_4095 <= trunc_ln1319_fu_1231_p1;
        zext_ln1317_2_reg_4080[5 : 0] <= zext_ln1317_2_fu_1204_p1[5 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        W_buf_address0 = W_buf_addr_48_reg_5413;
    end else if (((1'b0 == ap_block_pp0_stage48) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage48))) begin
        W_buf_address0 = zext_ln1319_47_fu_3323_p1;
    end else if (((1'b0 == ap_block_pp0_stage47) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage47))) begin
        W_buf_address0 = zext_ln1319_46_fu_3275_p1;
    end else if (((1'b0 == ap_block_pp0_stage46) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage46))) begin
        W_buf_address0 = zext_ln1319_45_fu_3236_p1;
    end else if (((1'b0 == ap_block_pp0_stage45) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage45))) begin
        W_buf_address0 = zext_ln1319_44_fu_3197_p1;
    end else if (((1'b0 == ap_block_pp0_stage44) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage44))) begin
        W_buf_address0 = zext_ln1319_43_fu_3158_p1;
    end else if (((1'b0 == ap_block_pp0_stage43) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage43))) begin
        W_buf_address0 = zext_ln1319_42_fu_3119_p1;
    end else if (((1'b0 == ap_block_pp0_stage42) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage42))) begin
        W_buf_address0 = zext_ln1319_41_fu_3080_p1;
    end else if (((1'b0 == ap_block_pp0_stage41) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage41))) begin
        W_buf_address0 = zext_ln1319_40_fu_3041_p1;
    end else if (((1'b0 == ap_block_pp0_stage40) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage40))) begin
        W_buf_address0 = zext_ln1319_39_fu_2965_p1;
    end else if (((1'b0 == ap_block_pp0_stage39) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage39))) begin
        W_buf_address0 = zext_ln1319_38_fu_2921_p1;
    end else if (((1'b0 == ap_block_pp0_stage38) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage38))) begin
        W_buf_address0 = zext_ln1319_37_fu_2877_p1;
    end else if (((1'b0 == ap_block_pp0_stage37) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage37))) begin
        W_buf_address0 = zext_ln1319_36_fu_2833_p1;
    end else if (((1'b0 == ap_block_pp0_stage36) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage36))) begin
        W_buf_address0 = zext_ln1319_35_fu_2789_p1;
    end else if (((1'b0 == ap_block_pp0_stage35) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage35))) begin
        W_buf_address0 = zext_ln1319_34_fu_2745_p1;
    end else if (((1'b0 == ap_block_pp0_stage34) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34))) begin
        W_buf_address0 = zext_ln1319_33_fu_2701_p1;
    end else if (((1'b0 == ap_block_pp0_stage33) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33))) begin
        W_buf_address0 = zext_ln1319_32_fu_2657_p1;
    end else if (((1'b0 == ap_block_pp0_stage32) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32))) begin
        W_buf_address0 = zext_ln1319_31_fu_2613_p1;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        W_buf_address0 = zext_ln1319_30_fu_2569_p1;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        W_buf_address0 = zext_ln1319_29_fu_2525_p1;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        W_buf_address0 = zext_ln1319_28_fu_2481_p1;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        W_buf_address0 = zext_ln1319_27_fu_2437_p1;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        W_buf_address0 = zext_ln1319_26_fu_2393_p1;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        W_buf_address0 = zext_ln1319_25_fu_2349_p1;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        W_buf_address0 = zext_ln1319_24_fu_2305_p1;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        W_buf_address0 = zext_ln1319_23_fu_2261_p1;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        W_buf_address0 = zext_ln1319_22_fu_2217_p1;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        W_buf_address0 = zext_ln1319_21_fu_2173_p1;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        W_buf_address0 = zext_ln1319_20_fu_2129_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        W_buf_address0 = zext_ln1319_19_fu_2085_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        W_buf_address0 = zext_ln1319_18_fu_2041_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        W_buf_address0 = zext_ln1319_17_fu_1997_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        W_buf_address0 = zext_ln1319_16_fu_1953_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        W_buf_address0 = zext_ln1319_15_fu_1909_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        W_buf_address0 = zext_ln1319_14_fu_1865_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        W_buf_address0 = zext_ln1319_13_fu_1821_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        W_buf_address0 = zext_ln1319_12_fu_1777_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        W_buf_address0 = zext_ln1319_11_fu_1733_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        W_buf_address0 = zext_ln1319_10_fu_1689_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        W_buf_address0 = zext_ln1319_9_fu_1645_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        W_buf_address0 = zext_ln1319_8_fu_1601_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        W_buf_address0 = zext_ln1319_7_fu_1557_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        W_buf_address0 = zext_ln1319_6_fu_1513_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        W_buf_address0 = zext_ln1319_5_fu_1455_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        W_buf_address0 = zext_ln1319_4_fu_1397_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        W_buf_address0 = zext_ln1319_3_fu_1345_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        W_buf_address0 = zext_ln1319_2_fu_1304_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        W_buf_address0 = zext_ln1319_1_fu_1263_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        W_buf_address0 = zext_ln1319_fu_1226_p1;
    end else begin
        W_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage38_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage38)) | ((1'b0 == ap_block_pp0_stage37_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage37)) | ((1'b0 == ap_block_pp0_stage36_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage36)) | ((1'b0 == ap_block_pp0_stage35_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage35)) | ((1'b0 == ap_block_pp0_stage34_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34)) | ((1'b0 == ap_block_pp0_stage33_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33)) | ((1'b0 == ap_block_pp0_stage32_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32)) | ((1'b0 == ap_block_pp0_stage31_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage48_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage48)) | ((1'b0 == ap_block_pp0_stage47_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage47)) | ((1'b0 == ap_block_pp0_stage46_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage46)) | ((1'b0 == ap_block_pp0_stage45_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage45)) | ((1'b0 == ap_block_pp0_stage44_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage44)) | ((1'b0 == ap_block_pp0_stage43_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage43)) | ((1'b0 == ap_block_pp0_stage42_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage42)) | ((1'b0 == ap_block_pp0_stage41_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage41)) | ((1'b0 == ap_block_pp0_stage40_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage40)) | ((1'b0 == ap_block_pp0_stage39_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage39)))) begin
        W_buf_ce0 = 1'b1;
    end else begin
        W_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_address0 = X_buf_addr_48_reg_5403;
    end else if (((1'b0 == ap_block_pp0_stage48) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage48))) begin
        X_buf_address0 = zext_ln1317_56_fu_3310_p1;
    end else if (((1'b0 == ap_block_pp0_stage47) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage47))) begin
        X_buf_address0 = zext_ln1317_55_fu_3266_p1;
    end else if (((1'b0 == ap_block_pp0_stage46) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage46))) begin
        X_buf_address0 = zext_ln1317_54_fu_3227_p1;
    end else if (((1'b0 == ap_block_pp0_stage45) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage45))) begin
        X_buf_address0 = zext_ln1317_53_fu_3188_p1;
    end else if (((1'b0 == ap_block_pp0_stage44) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage44))) begin
        X_buf_address0 = zext_ln1317_52_fu_3149_p1;
    end else if (((1'b0 == ap_block_pp0_stage43) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage43))) begin
        X_buf_address0 = zext_ln1317_51_fu_3110_p1;
    end else if (((1'b0 == ap_block_pp0_stage42) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage42))) begin
        X_buf_address0 = zext_ln1317_49_fu_3071_p1;
    end else if (((1'b0 == ap_block_pp0_stage41) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage41))) begin
        X_buf_address0 = zext_ln1317_48_fu_2999_p1;
    end else if (((1'b0 == ap_block_pp0_stage40) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage40))) begin
        X_buf_address0 = zext_ln1317_47_fu_2955_p1;
    end else if (((1'b0 == ap_block_pp0_stage39) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage39))) begin
        X_buf_address0 = zext_ln1317_46_fu_2911_p1;
    end else if (((1'b0 == ap_block_pp0_stage38) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage38))) begin
        X_buf_address0 = zext_ln1317_45_fu_2867_p1;
    end else if (((1'b0 == ap_block_pp0_stage37) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage37))) begin
        X_buf_address0 = zext_ln1317_44_fu_2823_p1;
    end else if (((1'b0 == ap_block_pp0_stage36) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage36))) begin
        X_buf_address0 = zext_ln1317_43_fu_2779_p1;
    end else if (((1'b0 == ap_block_pp0_stage35) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage35))) begin
        X_buf_address0 = zext_ln1317_41_fu_2735_p1;
    end else if (((1'b0 == ap_block_pp0_stage34) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34))) begin
        X_buf_address0 = zext_ln1317_40_fu_2691_p1;
    end else if (((1'b0 == ap_block_pp0_stage33) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33))) begin
        X_buf_address0 = zext_ln1317_39_fu_2647_p1;
    end else if (((1'b0 == ap_block_pp0_stage32) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32))) begin
        X_buf_address0 = zext_ln1317_38_fu_2603_p1;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        X_buf_address0 = zext_ln1317_37_fu_2559_p1;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        X_buf_address0 = zext_ln1317_36_fu_2515_p1;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        X_buf_address0 = zext_ln1317_35_fu_2471_p1;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        X_buf_address0 = zext_ln1317_33_fu_2427_p1;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        X_buf_address0 = zext_ln1317_32_fu_2383_p1;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        X_buf_address0 = zext_ln1317_31_fu_2339_p1;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        X_buf_address0 = zext_ln1317_30_fu_2295_p1;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        X_buf_address0 = zext_ln1317_29_fu_2251_p1;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        X_buf_address0 = zext_ln1317_28_fu_2207_p1;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        X_buf_address0 = zext_ln1317_27_fu_2163_p1;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        X_buf_address0 = zext_ln1317_25_fu_2119_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        X_buf_address0 = zext_ln1317_24_fu_2075_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        X_buf_address0 = zext_ln1317_23_fu_2031_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        X_buf_address0 = zext_ln1317_22_fu_1987_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        X_buf_address0 = zext_ln1317_21_fu_1943_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        X_buf_address0 = zext_ln1317_20_fu_1899_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        X_buf_address0 = zext_ln1317_19_fu_1855_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        X_buf_address0 = zext_ln1317_17_fu_1811_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        X_buf_address0 = zext_ln1317_16_fu_1767_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        X_buf_address0 = zext_ln1317_15_fu_1723_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        X_buf_address0 = zext_ln1317_14_fu_1679_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        X_buf_address0 = zext_ln1317_13_fu_1635_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        X_buf_address0 = zext_ln1317_12_fu_1591_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        X_buf_address0 = zext_ln1317_11_fu_1547_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        X_buf_address0 = zext_ln1317_9_fu_1489_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        X_buf_address0 = zext_ln1317_8_fu_1431_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        X_buf_address0 = zext_ln1317_7_fu_1373_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        X_buf_address0 = zext_ln1317_6_fu_1321_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        X_buf_address0 = zext_ln1317_5_fu_1280_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        X_buf_address0 = zext_ln1317_4_fu_1239_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_buf_address0 = zext_ln1317_3_fu_1212_p1;
    end else begin
        X_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage38_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage38)) | ((1'b0 == ap_block_pp0_stage37_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage37)) | ((1'b0 == ap_block_pp0_stage36_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage36)) | ((1'b0 == ap_block_pp0_stage35_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage35)) | ((1'b0 == ap_block_pp0_stage34_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34)) | ((1'b0 == ap_block_pp0_stage33_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33)) | ((1'b0 == ap_block_pp0_stage32_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32)) | ((1'b0 == ap_block_pp0_stage31_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage48_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage48)) | ((1'b0 == ap_block_pp0_stage47_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage47)) | ((1'b0 == ap_block_pp0_stage46_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage46)) | ((1'b0 == ap_block_pp0_stage45_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage45)) | ((1'b0 == ap_block_pp0_stage44_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage44)) | ((1'b0 == ap_block_pp0_stage43_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage43)) | ((1'b0 == ap_block_pp0_stage42_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage42)) | ((1'b0 == ap_block_pp0_stage41_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage41)) | ((1'b0 == ap_block_pp0_stage40_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage40)) | ((1'b0 == ap_block_pp0_stage39_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage39)))) begin
        X_buf_ce0 = 1'b1;
    end else begin
        X_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln51_reg_4076 == 1'd1) & (1'b0 == ap_block_pp0_stage48_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage48))) begin
        ap_condition_exit_pp0_iter0_stage48 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage48 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage48_subdone) & (1'b1 == ap_CS_fsm_pp0_stage48))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage48_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage48))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_chan_1 = 2'd0;
    end else begin
        ap_sig_allocacmp_chan_1 = chan_fu_192;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_sig_allocacmp_conv_i_i96_6_lcssa21_load_1 = {{trunc_ln864_s_fu_3462_p1[28:13]}};
    end else begin
        ap_sig_allocacmp_conv_i_i96_6_lcssa21_load_1 = conv_i_i96_6_lcssa21_fu_188;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_phi_mul_load = 8'd0;
    end else begin
        ap_sig_allocacmp_phi_mul_load = phi_mul_fu_184;
    end
end

always @ (*) begin
    if (((icmp_ln51_reg_4076 == 1'd1) & (1'b0 == ap_block_pp0_stage48_11001) & (1'b1 == ap_CS_fsm_pp0_stage48))) begin
        conv_i_i96_6_lcssa21_out_ap_vld = 1'b1;
    end else begin
        conv_i_i96_6_lcssa21_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        ap_ST_fsm_pp0_stage25 : begin
            if ((1'b0 == ap_block_pp0_stage25_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end
        end
        ap_ST_fsm_pp0_stage26 : begin
            if ((1'b0 == ap_block_pp0_stage26_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end
        end
        ap_ST_fsm_pp0_stage27 : begin
            if ((1'b0 == ap_block_pp0_stage27_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end
        end
        ap_ST_fsm_pp0_stage28 : begin
            if ((1'b0 == ap_block_pp0_stage28_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end
        end
        ap_ST_fsm_pp0_stage29 : begin
            if ((1'b0 == ap_block_pp0_stage29_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end
        end
        ap_ST_fsm_pp0_stage30 : begin
            if ((1'b0 == ap_block_pp0_stage30_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end
        end
        ap_ST_fsm_pp0_stage31 : begin
            if ((1'b0 == ap_block_pp0_stage31_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end
        end
        ap_ST_fsm_pp0_stage32 : begin
            if ((1'b0 == ap_block_pp0_stage32_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage32;
            end
        end
        ap_ST_fsm_pp0_stage33 : begin
            if ((1'b0 == ap_block_pp0_stage33_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage33;
            end
        end
        ap_ST_fsm_pp0_stage34 : begin
            if ((1'b0 == ap_block_pp0_stage34_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage34;
            end
        end
        ap_ST_fsm_pp0_stage35 : begin
            if ((1'b0 == ap_block_pp0_stage35_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage35;
            end
        end
        ap_ST_fsm_pp0_stage36 : begin
            if ((1'b0 == ap_block_pp0_stage36_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage36;
            end
        end
        ap_ST_fsm_pp0_stage37 : begin
            if ((1'b0 == ap_block_pp0_stage37_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage37;
            end
        end
        ap_ST_fsm_pp0_stage38 : begin
            if ((1'b0 == ap_block_pp0_stage38_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage38;
            end
        end
        ap_ST_fsm_pp0_stage39 : begin
            if ((1'b0 == ap_block_pp0_stage39_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage39;
            end
        end
        ap_ST_fsm_pp0_stage40 : begin
            if ((1'b0 == ap_block_pp0_stage40_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage40;
            end
        end
        ap_ST_fsm_pp0_stage41 : begin
            if ((1'b0 == ap_block_pp0_stage41_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage41;
            end
        end
        ap_ST_fsm_pp0_stage42 : begin
            if ((1'b0 == ap_block_pp0_stage42_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage42;
            end
        end
        ap_ST_fsm_pp0_stage43 : begin
            if ((1'b0 == ap_block_pp0_stage43_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage43;
            end
        end
        ap_ST_fsm_pp0_stage44 : begin
            if ((1'b0 == ap_block_pp0_stage44_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage44;
            end
        end
        ap_ST_fsm_pp0_stage45 : begin
            if ((1'b0 == ap_block_pp0_stage45_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage45;
            end
        end
        ap_ST_fsm_pp0_stage46 : begin
            if ((1'b0 == ap_block_pp0_stage46_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage46;
            end
        end
        ap_ST_fsm_pp0_stage47 : begin
            if ((1'b0 == ap_block_pp0_stage47_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage47;
            end
        end
        ap_ST_fsm_pp0_stage48 : begin
            if ((1'b0 == ap_block_pp0_stage48_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage48;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1317_10_fu_1587_p2 = (mul_ln1317_reg_4157 + zext_ln63_1_cast_reg_4033);

assign add_ln1317_11_fu_1631_p2 = (mul_ln1317_reg_4157 + zext_ln63_2_cast_reg_4022);

assign add_ln1317_12_fu_1675_p2 = (mul_ln1317_reg_4157 + zext_ln63_3_cast_reg_4011);

assign add_ln1317_13_fu_1719_p2 = (mul_ln1317_reg_4157 + zext_ln63_4_cast_reg_4000);

assign add_ln1317_14_fu_1763_p2 = (mul_ln1317_reg_4157 + zext_ln63_5_cast_reg_3989);

assign add_ln1317_15_fu_1807_p2 = (mul_ln1317_reg_4157 + zext_ln51_cast_reg_3978);

assign add_ln1317_16_fu_1285_p2 = (phi_mul_load_reg_4044 + indvars_iv_next57_cast_cast_reg_3968);

assign add_ln1317_17_fu_1851_p2 = (mul_ln1317_1_reg_4188 + zext_ln1317_2_reg_4080);

assign add_ln1317_18_fu_1895_p2 = (mul_ln1317_1_reg_4188 + zext_ln63_1_cast_reg_4033);

assign add_ln1317_19_fu_1939_p2 = (mul_ln1317_1_reg_4188 + zext_ln63_2_cast_reg_4022);

assign add_ln1317_1_fu_1207_p2 = (mul_ln48_reg_4060 + zext_ln1317_2_fu_1204_p1);

assign add_ln1317_20_fu_1983_p2 = (mul_ln1317_1_reg_4188 + zext_ln63_3_cast_reg_4011);

assign add_ln1317_21_fu_2027_p2 = (mul_ln1317_1_reg_4188 + zext_ln63_4_cast_reg_4000);

assign add_ln1317_22_fu_2071_p2 = (mul_ln1317_1_reg_4188 + zext_ln63_5_cast_reg_3989);

assign add_ln1317_23_fu_2115_p2 = (mul_ln1317_1_reg_4188 + zext_ln51_cast_reg_3978);

assign add_ln1317_24_fu_1326_p2 = (phi_mul_load_reg_4044 + p_cast1_cast_reg_3963);

assign add_ln1317_25_fu_2159_p2 = (mul_ln1317_2_reg_4219 + zext_ln1317_2_reg_4080);

assign add_ln1317_26_fu_2203_p2 = (mul_ln1317_2_reg_4219 + zext_ln63_1_cast_reg_4033);

assign add_ln1317_27_fu_2247_p2 = (mul_ln1317_2_reg_4219 + zext_ln63_2_cast_reg_4022);

assign add_ln1317_28_fu_2291_p2 = (mul_ln1317_2_reg_4219 + zext_ln63_3_cast_reg_4011);

assign add_ln1317_29_fu_2335_p2 = (mul_ln1317_2_reg_4219 + zext_ln63_4_cast_reg_4000);

assign add_ln1317_2_fu_1235_p2 = (mul_ln48_reg_4060 + zext_ln63_1_cast_reg_4033);

assign add_ln1317_30_fu_2379_p2 = (mul_ln1317_2_reg_4219 + zext_ln63_5_cast_reg_3989);

assign add_ln1317_31_fu_2423_p2 = (mul_ln1317_2_reg_4219 + zext_ln51_cast_reg_3978);

assign add_ln1317_32_fu_1378_p2 = (phi_mul_load_reg_4044 + p_cast2_cast_reg_3958);

assign add_ln1317_33_fu_2467_p2 = (mul_ln1317_3_reg_4255 + zext_ln1317_2_reg_4080);

assign add_ln1317_34_fu_2511_p2 = (mul_ln1317_3_reg_4255 + zext_ln63_1_cast_reg_4033);

assign add_ln1317_35_fu_2555_p2 = (mul_ln1317_3_reg_4255 + zext_ln63_2_cast_reg_4022);

assign add_ln1317_36_fu_2599_p2 = (mul_ln1317_3_reg_4255 + zext_ln63_3_cast_reg_4011);

assign add_ln1317_37_fu_2643_p2 = (mul_ln1317_3_reg_4255 + zext_ln63_4_cast_reg_4000);

assign add_ln1317_38_fu_2687_p2 = (mul_ln1317_3_reg_4255 + zext_ln63_5_cast_reg_3989);

assign add_ln1317_39_fu_2731_p2 = (mul_ln1317_3_reg_4255 + zext_ln51_cast_reg_3978);

assign add_ln1317_3_fu_1276_p2 = (mul_ln48_reg_4060 + zext_ln63_2_cast_reg_4022);

assign add_ln1317_40_fu_1436_p2 = (phi_mul_load_reg_4044 + p_cast3_cast_reg_3953);

assign add_ln1317_41_fu_2775_p2 = (mul_ln1317_4_reg_4291 + zext_ln1317_2_reg_4080);

assign add_ln1317_42_fu_2819_p2 = (mul_ln1317_4_reg_4291 + zext_ln63_1_cast_reg_4033);

assign add_ln1317_43_fu_2863_p2 = (mul_ln1317_4_reg_4291 + zext_ln63_2_cast_reg_4022);

assign add_ln1317_44_fu_2907_p2 = (mul_ln1317_4_reg_4291 + zext_ln63_3_cast_reg_4011);

assign add_ln1317_45_fu_2951_p2 = (mul_ln1317_4_reg_4291 + zext_ln63_4_cast_reg_4000);

assign add_ln1317_46_fu_2995_p2 = (mul_ln1317_4_reg_4291 + zext_ln63_5_cast_reg_3989);

assign add_ln1317_47_fu_3004_p2 = (mul_ln1317_4_reg_4291 + zext_ln51_cast_reg_3978);

assign add_ln1317_48_fu_1494_p2 = (phi_mul_load_reg_4044 + zext_ln48_cast_reg_3948);

assign add_ln1317_49_fu_3008_p2 = (mul_ln1317_5_reg_4327 + zext_ln1317_2_reg_4080);

assign add_ln1317_4_fu_1317_p2 = (mul_ln48_reg_4060 + zext_ln63_3_cast_reg_4011);

assign add_ln1317_50_fu_3012_p2 = (mul_ln1317_5_reg_4327 + zext_ln63_1_cast_reg_4033);

assign add_ln1317_51_fu_3016_p2 = (mul_ln1317_5_reg_4327 + zext_ln63_2_cast_reg_4022);

assign add_ln1317_52_fu_3020_p2 = (mul_ln1317_5_reg_4327 + zext_ln63_3_cast_reg_4011);

assign add_ln1317_53_fu_3024_p2 = (mul_ln1317_5_reg_4327 + zext_ln63_4_cast_reg_4000);

assign add_ln1317_54_fu_3028_p2 = (mul_ln1317_5_reg_4327 + zext_ln63_5_cast_reg_3989);

assign add_ln1317_55_fu_3032_p2 = (mul_ln1317_5_reg_4327 + zext_ln51_cast_reg_3978);

assign add_ln1317_56_fu_3305_p2 = (phi_mul_load_reg_4044 + 8'd52);

assign add_ln1317_5_fu_1369_p2 = (mul_ln48_reg_4060 + zext_ln63_4_cast_reg_4000);

assign add_ln1317_6_fu_1427_p2 = (mul_ln48_reg_4060 + zext_ln63_5_cast_reg_3989);

assign add_ln1317_7_fu_1485_p2 = (mul_ln48_reg_4060 + zext_ln51_cast_reg_3978);

assign add_ln1317_8_fu_1244_p2 = (phi_mul_load_reg_4044 + p_cast_cast_reg_3973);

assign add_ln1317_9_fu_1543_p2 = (mul_ln1317_reg_4157 + zext_ln1317_2_reg_4080);

assign add_ln1317_fu_1176_p2 = (ap_sig_allocacmp_phi_mul_load + zext_ln1317_1_fu_1172_p1);

assign add_ln1319_10_fu_1684_p2 = (trunc_ln1319_reg_4095 + 10'd10);

assign add_ln1319_11_fu_1728_p2 = (trunc_ln1319_reg_4095 + 10'd11);

assign add_ln1319_12_fu_1772_p2 = (trunc_ln1319_reg_4095 + 10'd12);

assign add_ln1319_13_fu_1816_p2 = (trunc_ln1319_reg_4095 + 10'd13);

assign add_ln1319_14_fu_1860_p2 = (trunc_ln1319_reg_4095 + 10'd14);

assign add_ln1319_15_fu_1904_p2 = (trunc_ln1319_reg_4095 + 10'd15);

assign add_ln1319_16_fu_1948_p2 = (trunc_ln1319_reg_4095 + 10'd16);

assign add_ln1319_17_fu_1992_p2 = (trunc_ln1319_reg_4095 + 10'd17);

assign add_ln1319_18_fu_2036_p2 = (trunc_ln1319_reg_4095 + 10'd18);

assign add_ln1319_19_fu_2080_p2 = (trunc_ln1319_reg_4095 + 10'd19);

assign add_ln1319_1_fu_1258_p2 = (trunc_ln1319_reg_4095 + 10'd1);

assign add_ln1319_20_fu_2124_p2 = (trunc_ln1319_reg_4095 + 10'd20);

assign add_ln1319_21_fu_2168_p2 = (trunc_ln1319_reg_4095 + 10'd21);

assign add_ln1319_22_fu_2212_p2 = (trunc_ln1319_reg_4095 + 10'd22);

assign add_ln1319_23_fu_2256_p2 = (trunc_ln1319_reg_4095 + 10'd23);

assign add_ln1319_24_fu_2300_p2 = (trunc_ln1319_reg_4095 + 10'd24);

assign add_ln1319_25_fu_2344_p2 = (trunc_ln1319_reg_4095 + 10'd25);

assign add_ln1319_26_fu_2388_p2 = (trunc_ln1319_reg_4095 + 10'd26);

assign add_ln1319_27_fu_2432_p2 = (trunc_ln1319_reg_4095 + 10'd27);

assign add_ln1319_28_fu_2476_p2 = (trunc_ln1319_reg_4095 + 10'd28);

assign add_ln1319_29_fu_2520_p2 = (trunc_ln1319_reg_4095 + 10'd29);

assign add_ln1319_2_fu_1299_p2 = (trunc_ln1319_reg_4095 + 10'd2);

assign add_ln1319_30_fu_2564_p2 = (trunc_ln1319_reg_4095 + 10'd30);

assign add_ln1319_31_fu_2608_p2 = (trunc_ln1319_reg_4095 + 10'd31);

assign add_ln1319_32_fu_2652_p2 = (trunc_ln1319_reg_4095 + 10'd32);

assign add_ln1319_33_fu_2696_p2 = (trunc_ln1319_reg_4095 + 10'd33);

assign add_ln1319_34_fu_2740_p2 = (trunc_ln1319_reg_4095 + 10'd34);

assign add_ln1319_35_fu_2784_p2 = (trunc_ln1319_reg_4095 + 10'd35);

assign add_ln1319_36_fu_2828_p2 = (trunc_ln1319_reg_4095 + 10'd36);

assign add_ln1319_37_fu_2872_p2 = (trunc_ln1319_reg_4095 + 10'd37);

assign add_ln1319_38_fu_2916_p2 = (trunc_ln1319_reg_4095 + 10'd38);

assign add_ln1319_39_fu_2960_p2 = (trunc_ln1319_reg_4095 + 10'd39);

assign add_ln1319_3_fu_1340_p2 = (trunc_ln1319_reg_4095 + 10'd3);

assign add_ln1319_40_fu_3036_p2 = (trunc_ln1319_reg_4095 + 10'd40);

assign add_ln1319_41_fu_3075_p2 = (trunc_ln1319_reg_4095 + 10'd41);

assign add_ln1319_42_fu_3114_p2 = (trunc_ln1319_reg_4095 + 10'd42);

assign add_ln1319_43_fu_3153_p2 = (trunc_ln1319_reg_4095 + 10'd43);

assign add_ln1319_44_fu_3192_p2 = (trunc_ln1319_reg_4095 + 10'd44);

assign add_ln1319_45_fu_3231_p2 = (trunc_ln1319_reg_4095 + 10'd45);

assign add_ln1319_46_fu_3270_p2 = (trunc_ln1319_reg_4095 + 10'd46);

assign add_ln1319_47_fu_3318_p2 = (trunc_ln1319_reg_4095 + 10'd47);

assign add_ln1319_48_fu_3328_p2 = (trunc_ln1319_reg_4095 + 10'd48);

assign add_ln1319_4_fu_1392_p2 = (trunc_ln1319_reg_4095 + 10'd4);

assign add_ln1319_5_fu_1450_p2 = (trunc_ln1319_reg_4095 + 10'd5);

assign add_ln1319_6_fu_1508_p2 = (trunc_ln1319_reg_4095 + 10'd6);

assign add_ln1319_7_fu_1552_p2 = (trunc_ln1319_reg_4095 + 10'd7);

assign add_ln1319_8_fu_1596_p2 = (trunc_ln1319_reg_4095 + 10'd8);

assign add_ln1319_9_fu_1640_p2 = (trunc_ln1319_reg_4095 + 10'd9);

assign add_ln1319_fu_1192_p2 = ($signed(sub_ln1319_cast_fu_1095_p1) + $signed(zext_ln1317_fu_1168_p1));

assign add_ln51_fu_3338_p2 = (chan_1_reg_4055 + 2'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp0_stage26 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp0_stage27 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp0_stage28 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp0_stage29 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage30 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp0_stage31 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_pp0_stage32 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_pp0_stage33 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_pp0_stage34 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_pp0_stage35 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_pp0_stage36 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_pp0_stage37 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_pp0_stage38 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_pp0_stage39 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage40 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_pp0_stage41 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_pp0_stage42 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_pp0_stage43 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_pp0_stage44 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_pp0_stage45 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_pp0_stage46 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_pp0_stage47 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_pp0_stage48 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage32 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage32_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage32_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage33 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage33_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage33_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage34 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage34_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage34_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage35 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage35_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage35_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage36 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage36_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage36_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage37 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage37_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage37_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage38 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage38_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage38_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage39 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage39_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage39_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage40 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage40_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage40_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage41 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage41_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage41_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage42 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage42_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage42_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage43 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage43_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage43_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage44 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage44_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage44_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage45 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage45_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage45_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage46 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage46_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage46_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage47 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage47_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage47_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage48 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage48_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage48_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage48_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage20_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage21_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage22_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage23_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage24_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage25_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage26_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage27_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage28_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage29_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage30_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage31_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage32_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage33_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage34_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage35_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage36_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage37_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage38_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage39_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage40_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage41_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage42_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage43_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage44_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage45_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage46_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage47_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage48_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage48;

assign conv_i_i96_6_lcssa21_out = conv_i_i96_6_lcssa21_fu_188;

assign grp_fu_3480_p2 = {{ap_sig_allocacmp_conv_i_i96_6_lcssa21_load_1}, {13'd0}};

assign grp_fu_3489_p2 = {{tmp_s_fu_1402_p4}, {13'd0}};

assign grp_fu_3498_p2 = {{tmp_3_fu_1460_p4}, {13'd0}};

assign grp_fu_3507_p2 = {{tmp_4_fu_1518_p4}, {13'd0}};

assign grp_fu_3516_p2 = {{tmp_5_fu_1562_p4}, {13'd0}};

assign grp_fu_3525_p2 = {{tmp_6_fu_1606_p4}, {13'd0}};

assign grp_fu_3534_p2 = {{tmp_7_fu_1650_p4}, {13'd0}};

assign grp_fu_3543_p2 = {{tmp_8_fu_1694_p4}, {13'd0}};

assign grp_fu_3552_p2 = {{tmp_9_fu_1738_p4}, {13'd0}};

assign grp_fu_3561_p2 = {{tmp_10_fu_1782_p4}, {13'd0}};

assign grp_fu_3570_p2 = {{tmp_11_fu_1826_p4}, {13'd0}};

assign grp_fu_3579_p2 = {{tmp_12_fu_1870_p4}, {13'd0}};

assign grp_fu_3588_p2 = {{tmp_13_fu_1914_p4}, {13'd0}};

assign grp_fu_3597_p2 = {{tmp_14_fu_1958_p4}, {13'd0}};

assign grp_fu_3606_p2 = {{tmp_15_fu_2002_p4}, {13'd0}};

assign grp_fu_3615_p2 = {{tmp_16_fu_2046_p4}, {13'd0}};

assign grp_fu_3624_p2 = {{tmp_17_fu_2090_p4}, {13'd0}};

assign grp_fu_3633_p2 = {{tmp_18_fu_2134_p4}, {13'd0}};

assign grp_fu_3642_p2 = {{tmp_19_fu_2178_p4}, {13'd0}};

assign grp_fu_3651_p2 = {{tmp_20_fu_2222_p4}, {13'd0}};

assign grp_fu_3660_p2 = {{tmp_21_fu_2266_p4}, {13'd0}};

assign grp_fu_3669_p2 = {{tmp_22_fu_2310_p4}, {13'd0}};

assign grp_fu_3678_p2 = {{tmp_23_fu_2354_p4}, {13'd0}};

assign grp_fu_3687_p2 = {{tmp_24_fu_2398_p4}, {13'd0}};

assign grp_fu_3696_p2 = {{tmp_25_fu_2442_p4}, {13'd0}};

assign grp_fu_3705_p2 = {{tmp_26_fu_2486_p4}, {13'd0}};

assign grp_fu_3714_p2 = {{tmp_27_fu_2530_p4}, {13'd0}};

assign grp_fu_3723_p2 = {{tmp_28_fu_2574_p4}, {13'd0}};

assign grp_fu_3732_p2 = {{tmp_29_fu_2618_p4}, {13'd0}};

assign grp_fu_3741_p2 = {{tmp_30_fu_2662_p4}, {13'd0}};

assign grp_fu_3750_p2 = {{tmp_31_fu_2706_p4}, {13'd0}};

assign grp_fu_3759_p2 = {{tmp_32_fu_2750_p4}, {13'd0}};

assign grp_fu_3768_p2 = {{tmp_33_fu_2794_p4}, {13'd0}};

assign grp_fu_3777_p2 = {{tmp_34_fu_2838_p4}, {13'd0}};

assign grp_fu_3786_p2 = {{tmp_35_fu_2882_p4}, {13'd0}};

assign grp_fu_3795_p2 = {{tmp_36_fu_2926_p4}, {13'd0}};

assign grp_fu_3804_p2 = {{tmp_37_fu_2970_p4}, {13'd0}};

assign grp_fu_3813_p2 = {{tmp_38_fu_3046_p4}, {13'd0}};

assign grp_fu_3822_p2 = {{tmp_39_fu_3085_p4}, {13'd0}};

assign grp_fu_3831_p2 = {{tmp_40_fu_3124_p4}, {13'd0}};

assign grp_fu_3840_p2 = {{tmp_41_fu_3163_p4}, {13'd0}};

assign grp_fu_3849_p2 = {{tmp_42_fu_3202_p4}, {13'd0}};

assign grp_fu_3858_p2 = {{tmp_43_fu_3241_p4}, {13'd0}};

assign grp_fu_3867_p2 = {{tmp_44_fu_3280_p4}, {13'd0}};

assign grp_fu_3876_p2 = {{tmp_45_fu_3343_p4}, {13'd0}};

assign grp_fu_3885_p2 = {{tmp_46_fu_3378_p4}, {13'd0}};

assign grp_fu_3894_p2 = {{tmp_47_fu_3403_p4}, {13'd0}};

assign grp_fu_3903_p2 = {{tmp_48_fu_3428_p4}, {13'd0}};

assign grp_fu_3912_p2 = {{tmp_49_fu_3445_p4}, {13'd0}};

assign icmp_ln51_fu_1198_p2 = ((ap_sig_allocacmp_chan_1 == 2'd3) ? 1'b1 : 1'b0);

assign indvars_iv_next57_cast_cast_fu_1115_p1 = indvars_iv_next57_cast;

assign mul_ln1317_1_fu_1293_p0 = mul_ln1317_1_fu_1293_p00;

assign mul_ln1317_1_fu_1293_p00 = add_ln1317_16_fu_1285_p2;

assign mul_ln1317_1_fu_1293_p1 = 13'd46;

assign mul_ln1317_2_fu_1334_p0 = mul_ln1317_2_fu_1334_p00;

assign mul_ln1317_2_fu_1334_p00 = add_ln1317_24_fu_1326_p2;

assign mul_ln1317_2_fu_1334_p1 = 13'd46;

assign mul_ln1317_3_fu_1386_p0 = mul_ln1317_3_fu_1386_p00;

assign mul_ln1317_3_fu_1386_p00 = add_ln1317_32_fu_1378_p2;

assign mul_ln1317_3_fu_1386_p1 = 13'd46;

assign mul_ln1317_4_fu_1444_p0 = mul_ln1317_4_fu_1444_p00;

assign mul_ln1317_4_fu_1444_p00 = add_ln1317_40_fu_1436_p2;

assign mul_ln1317_4_fu_1444_p1 = 13'd46;

assign mul_ln1317_5_fu_1502_p0 = mul_ln1317_5_fu_1502_p00;

assign mul_ln1317_5_fu_1502_p00 = add_ln1317_48_fu_1494_p2;

assign mul_ln1317_5_fu_1502_p1 = 13'd46;

assign mul_ln1317_fu_1252_p0 = mul_ln1317_fu_1252_p00;

assign mul_ln1317_fu_1252_p00 = add_ln1317_8_fu_1244_p2;

assign mul_ln1317_fu_1252_p1 = 13'd46;

assign mul_ln1319_fu_1220_p1 = 14'd49;

assign mul_ln48_fu_1186_p0 = mul_ln48_fu_1186_p00;

assign mul_ln48_fu_1186_p00 = add_ln1317_fu_1176_p2;

assign mul_ln48_fu_1186_p1 = 13'd46;

assign p_cast1_cast_fu_1111_p1 = p_cast1;

assign p_cast2_cast_fu_1107_p1 = p_cast2;

assign p_cast3_cast_fu_1103_p1 = p_cast3;

assign p_cast_cast_fu_1119_p1 = p_cast;

assign sub_ln1319_cast_fu_1095_p1 = $signed(sub_ln1319);

assign tmp_10_fu_1782_p1 = grp_fu_3552_p3;

assign tmp_10_fu_1782_p4 = {{tmp_10_fu_1782_p1[28:13]}};

assign tmp_11_fu_1826_p1 = grp_fu_3561_p3;

assign tmp_11_fu_1826_p4 = {{tmp_11_fu_1826_p1[28:13]}};

assign tmp_12_fu_1870_p1 = grp_fu_3570_p3;

assign tmp_12_fu_1870_p4 = {{tmp_12_fu_1870_p1[28:13]}};

assign tmp_13_fu_1914_p1 = grp_fu_3579_p3;

assign tmp_13_fu_1914_p4 = {{tmp_13_fu_1914_p1[28:13]}};

assign tmp_14_fu_1958_p1 = grp_fu_3588_p3;

assign tmp_14_fu_1958_p4 = {{tmp_14_fu_1958_p1[28:13]}};

assign tmp_15_fu_2002_p1 = grp_fu_3597_p3;

assign tmp_15_fu_2002_p4 = {{tmp_15_fu_2002_p1[28:13]}};

assign tmp_16_fu_2046_p1 = grp_fu_3606_p3;

assign tmp_16_fu_2046_p4 = {{tmp_16_fu_2046_p1[28:13]}};

assign tmp_17_fu_2090_p1 = grp_fu_3615_p3;

assign tmp_17_fu_2090_p4 = {{tmp_17_fu_2090_p1[28:13]}};

assign tmp_18_fu_2134_p1 = grp_fu_3624_p3;

assign tmp_18_fu_2134_p4 = {{tmp_18_fu_2134_p1[28:13]}};

assign tmp_19_fu_2178_p1 = grp_fu_3633_p3;

assign tmp_19_fu_2178_p4 = {{tmp_19_fu_2178_p1[28:13]}};

assign tmp_20_fu_2222_p1 = grp_fu_3642_p3;

assign tmp_20_fu_2222_p4 = {{tmp_20_fu_2222_p1[28:13]}};

assign tmp_21_fu_2266_p1 = grp_fu_3651_p3;

assign tmp_21_fu_2266_p4 = {{tmp_21_fu_2266_p1[28:13]}};

assign tmp_22_fu_2310_p1 = grp_fu_3660_p3;

assign tmp_22_fu_2310_p4 = {{tmp_22_fu_2310_p1[28:13]}};

assign tmp_23_fu_2354_p1 = grp_fu_3669_p3;

assign tmp_23_fu_2354_p4 = {{tmp_23_fu_2354_p1[28:13]}};

assign tmp_24_fu_2398_p1 = grp_fu_3678_p3;

assign tmp_24_fu_2398_p4 = {{tmp_24_fu_2398_p1[28:13]}};

assign tmp_25_fu_2442_p1 = grp_fu_3687_p3;

assign tmp_25_fu_2442_p4 = {{tmp_25_fu_2442_p1[28:13]}};

assign tmp_26_fu_2486_p1 = grp_fu_3696_p3;

assign tmp_26_fu_2486_p4 = {{tmp_26_fu_2486_p1[28:13]}};

assign tmp_27_fu_2530_p1 = grp_fu_3705_p3;

assign tmp_27_fu_2530_p4 = {{tmp_27_fu_2530_p1[28:13]}};

assign tmp_28_fu_2574_p1 = grp_fu_3714_p3;

assign tmp_28_fu_2574_p4 = {{tmp_28_fu_2574_p1[28:13]}};

assign tmp_29_fu_2618_p1 = grp_fu_3723_p3;

assign tmp_29_fu_2618_p4 = {{tmp_29_fu_2618_p1[28:13]}};

assign tmp_30_fu_2662_p1 = grp_fu_3732_p3;

assign tmp_30_fu_2662_p4 = {{tmp_30_fu_2662_p1[28:13]}};

assign tmp_31_fu_2706_p1 = grp_fu_3741_p3;

assign tmp_31_fu_2706_p4 = {{tmp_31_fu_2706_p1[28:13]}};

assign tmp_32_fu_2750_p1 = grp_fu_3750_p3;

assign tmp_32_fu_2750_p4 = {{tmp_32_fu_2750_p1[28:13]}};

assign tmp_33_fu_2794_p1 = grp_fu_3759_p3;

assign tmp_33_fu_2794_p4 = {{tmp_33_fu_2794_p1[28:13]}};

assign tmp_34_fu_2838_p1 = grp_fu_3768_p3;

assign tmp_34_fu_2838_p4 = {{tmp_34_fu_2838_p1[28:13]}};

assign tmp_35_fu_2882_p1 = grp_fu_3777_p3;

assign tmp_35_fu_2882_p4 = {{tmp_35_fu_2882_p1[28:13]}};

assign tmp_36_fu_2926_p1 = grp_fu_3786_p3;

assign tmp_36_fu_2926_p4 = {{tmp_36_fu_2926_p1[28:13]}};

assign tmp_37_fu_2970_p1 = grp_fu_3795_p3;

assign tmp_37_fu_2970_p4 = {{tmp_37_fu_2970_p1[28:13]}};

assign tmp_38_fu_3046_p1 = grp_fu_3804_p3;

assign tmp_38_fu_3046_p4 = {{tmp_38_fu_3046_p1[28:13]}};

assign tmp_39_fu_3085_p1 = grp_fu_3813_p3;

assign tmp_39_fu_3085_p4 = {{tmp_39_fu_3085_p1[28:13]}};

assign tmp_3_fu_1460_p1 = grp_fu_3489_p3;

assign tmp_3_fu_1460_p4 = {{tmp_3_fu_1460_p1[28:13]}};

assign tmp_40_fu_3124_p1 = grp_fu_3822_p3;

assign tmp_40_fu_3124_p4 = {{tmp_40_fu_3124_p1[28:13]}};

assign tmp_41_fu_3163_p1 = grp_fu_3831_p3;

assign tmp_41_fu_3163_p4 = {{tmp_41_fu_3163_p1[28:13]}};

assign tmp_42_fu_3202_p1 = grp_fu_3840_p3;

assign tmp_42_fu_3202_p4 = {{tmp_42_fu_3202_p1[28:13]}};

assign tmp_43_fu_3241_p1 = grp_fu_3849_p3;

assign tmp_43_fu_3241_p4 = {{tmp_43_fu_3241_p1[28:13]}};

assign tmp_44_fu_3280_p1 = grp_fu_3858_p3;

assign tmp_44_fu_3280_p4 = {{tmp_44_fu_3280_p1[28:13]}};

assign tmp_45_fu_3343_p1 = grp_fu_3867_p3;

assign tmp_45_fu_3343_p4 = {{tmp_45_fu_3343_p1[28:13]}};

assign tmp_46_fu_3378_p1 = grp_fu_3876_p3;

assign tmp_46_fu_3378_p4 = {{tmp_46_fu_3378_p1[28:13]}};

assign tmp_47_fu_3403_p1 = grp_fu_3885_p3;

assign tmp_47_fu_3403_p4 = {{tmp_47_fu_3403_p1[28:13]}};

assign tmp_48_fu_3428_p1 = grp_fu_3894_p3;

assign tmp_48_fu_3428_p4 = {{tmp_48_fu_3428_p1[28:13]}};

assign tmp_49_fu_3445_p1 = grp_fu_3903_p3;

assign tmp_49_fu_3445_p4 = {{tmp_49_fu_3445_p1[28:13]}};

assign tmp_4_fu_1518_p1 = grp_fu_3498_p3;

assign tmp_4_fu_1518_p4 = {{tmp_4_fu_1518_p1[28:13]}};

assign tmp_5_fu_1562_p1 = grp_fu_3507_p3;

assign tmp_5_fu_1562_p4 = {{tmp_5_fu_1562_p1[28:13]}};

assign tmp_6_fu_1606_p1 = grp_fu_3516_p3;

assign tmp_6_fu_1606_p4 = {{tmp_6_fu_1606_p1[28:13]}};

assign tmp_7_fu_1650_p1 = grp_fu_3525_p3;

assign tmp_7_fu_1650_p4 = {{tmp_7_fu_1650_p1[28:13]}};

assign tmp_8_fu_1694_p1 = grp_fu_3534_p3;

assign tmp_8_fu_1694_p4 = {{tmp_8_fu_1694_p1[28:13]}};

assign tmp_9_fu_1738_p1 = grp_fu_3543_p3;

assign tmp_9_fu_1738_p4 = {{tmp_9_fu_1738_p1[28:13]}};

assign tmp_s_fu_1402_p1 = grp_fu_3480_p3;

assign tmp_s_fu_1402_p4 = {{tmp_s_fu_1402_p1[28:13]}};

assign trunc_ln1319_fu_1231_p1 = mul_ln1319_fu_1220_p2[9:0];

assign trunc_ln864_s_fu_3462_p1 = grp_fu_3912_p3;

assign zext_ln1317_11_fu_1547_p1 = add_ln1317_9_fu_1543_p2;

assign zext_ln1317_12_fu_1591_p1 = add_ln1317_10_fu_1587_p2;

assign zext_ln1317_13_fu_1635_p1 = add_ln1317_11_fu_1631_p2;

assign zext_ln1317_14_fu_1679_p1 = add_ln1317_12_fu_1675_p2;

assign zext_ln1317_15_fu_1723_p1 = add_ln1317_13_fu_1719_p2;

assign zext_ln1317_16_fu_1767_p1 = add_ln1317_14_fu_1763_p2;

assign zext_ln1317_17_fu_1811_p1 = add_ln1317_15_fu_1807_p2;

assign zext_ln1317_19_fu_1855_p1 = add_ln1317_17_fu_1851_p2;

assign zext_ln1317_1_fu_1172_p1 = h;

assign zext_ln1317_20_fu_1899_p1 = add_ln1317_18_fu_1895_p2;

assign zext_ln1317_21_fu_1943_p1 = add_ln1317_19_fu_1939_p2;

assign zext_ln1317_22_fu_1987_p1 = add_ln1317_20_fu_1983_p2;

assign zext_ln1317_23_fu_2031_p1 = add_ln1317_21_fu_2027_p2;

assign zext_ln1317_24_fu_2075_p1 = add_ln1317_22_fu_2071_p2;

assign zext_ln1317_25_fu_2119_p1 = add_ln1317_23_fu_2115_p2;

assign zext_ln1317_27_fu_2163_p1 = add_ln1317_25_fu_2159_p2;

assign zext_ln1317_28_fu_2207_p1 = add_ln1317_26_fu_2203_p2;

assign zext_ln1317_29_fu_2251_p1 = add_ln1317_27_fu_2247_p2;

assign zext_ln1317_2_fu_1204_p1 = w;

assign zext_ln1317_30_fu_2295_p1 = add_ln1317_28_fu_2291_p2;

assign zext_ln1317_31_fu_2339_p1 = add_ln1317_29_fu_2335_p2;

assign zext_ln1317_32_fu_2383_p1 = add_ln1317_30_fu_2379_p2;

assign zext_ln1317_33_fu_2427_p1 = add_ln1317_31_fu_2423_p2;

assign zext_ln1317_35_fu_2471_p1 = add_ln1317_33_fu_2467_p2;

assign zext_ln1317_36_fu_2515_p1 = add_ln1317_34_fu_2511_p2;

assign zext_ln1317_37_fu_2559_p1 = add_ln1317_35_fu_2555_p2;

assign zext_ln1317_38_fu_2603_p1 = add_ln1317_36_fu_2599_p2;

assign zext_ln1317_39_fu_2647_p1 = add_ln1317_37_fu_2643_p2;

assign zext_ln1317_3_fu_1212_p1 = add_ln1317_1_fu_1207_p2;

assign zext_ln1317_40_fu_2691_p1 = add_ln1317_38_fu_2687_p2;

assign zext_ln1317_41_fu_2735_p1 = add_ln1317_39_fu_2731_p2;

assign zext_ln1317_43_fu_2779_p1 = add_ln1317_41_fu_2775_p2;

assign zext_ln1317_44_fu_2823_p1 = add_ln1317_42_fu_2819_p2;

assign zext_ln1317_45_fu_2867_p1 = add_ln1317_43_fu_2863_p2;

assign zext_ln1317_46_fu_2911_p1 = add_ln1317_44_fu_2907_p2;

assign zext_ln1317_47_fu_2955_p1 = add_ln1317_45_fu_2951_p2;

assign zext_ln1317_48_fu_2999_p1 = add_ln1317_46_fu_2995_p2;

assign zext_ln1317_49_fu_3071_p1 = add_ln1317_47_reg_5188;

assign zext_ln1317_4_fu_1239_p1 = add_ln1317_2_fu_1235_p2;

assign zext_ln1317_51_fu_3110_p1 = add_ln1317_49_reg_5193;

assign zext_ln1317_52_fu_3149_p1 = add_ln1317_50_reg_5198;

assign zext_ln1317_53_fu_3188_p1 = add_ln1317_51_reg_5203;

assign zext_ln1317_54_fu_3227_p1 = add_ln1317_52_reg_5208;

assign zext_ln1317_55_fu_3266_p1 = add_ln1317_53_reg_5213;

assign zext_ln1317_56_fu_3310_p1 = add_ln1317_54_reg_5218;

assign zext_ln1317_57_fu_3314_p1 = add_ln1317_55_reg_5223;

assign zext_ln1317_5_fu_1280_p1 = add_ln1317_3_fu_1276_p2;

assign zext_ln1317_6_fu_1321_p1 = add_ln1317_4_fu_1317_p2;

assign zext_ln1317_7_fu_1373_p1 = add_ln1317_5_fu_1369_p2;

assign zext_ln1317_8_fu_1431_p1 = add_ln1317_6_fu_1427_p2;

assign zext_ln1317_9_fu_1489_p1 = add_ln1317_7_fu_1485_p2;

assign zext_ln1317_fu_1168_p1 = ap_sig_allocacmp_chan_1;

assign zext_ln1319_10_fu_1689_p1 = add_ln1319_10_fu_1684_p2;

assign zext_ln1319_11_fu_1733_p1 = add_ln1319_11_fu_1728_p2;

assign zext_ln1319_12_fu_1777_p1 = add_ln1319_12_fu_1772_p2;

assign zext_ln1319_13_fu_1821_p1 = add_ln1319_13_fu_1816_p2;

assign zext_ln1319_14_fu_1865_p1 = add_ln1319_14_fu_1860_p2;

assign zext_ln1319_15_fu_1909_p1 = add_ln1319_15_fu_1904_p2;

assign zext_ln1319_16_fu_1953_p1 = add_ln1319_16_fu_1948_p2;

assign zext_ln1319_17_fu_1997_p1 = add_ln1319_17_fu_1992_p2;

assign zext_ln1319_18_fu_2041_p1 = add_ln1319_18_fu_2036_p2;

assign zext_ln1319_19_fu_2085_p1 = add_ln1319_19_fu_2080_p2;

assign zext_ln1319_1_fu_1263_p1 = add_ln1319_1_fu_1258_p2;

assign zext_ln1319_20_fu_2129_p1 = add_ln1319_20_fu_2124_p2;

assign zext_ln1319_21_fu_2173_p1 = add_ln1319_21_fu_2168_p2;

assign zext_ln1319_22_fu_2217_p1 = add_ln1319_22_fu_2212_p2;

assign zext_ln1319_23_fu_2261_p1 = add_ln1319_23_fu_2256_p2;

assign zext_ln1319_24_fu_2305_p1 = add_ln1319_24_fu_2300_p2;

assign zext_ln1319_25_fu_2349_p1 = add_ln1319_25_fu_2344_p2;

assign zext_ln1319_26_fu_2393_p1 = add_ln1319_26_fu_2388_p2;

assign zext_ln1319_27_fu_2437_p1 = add_ln1319_27_fu_2432_p2;

assign zext_ln1319_28_fu_2481_p1 = add_ln1319_28_fu_2476_p2;

assign zext_ln1319_29_fu_2525_p1 = add_ln1319_29_fu_2520_p2;

assign zext_ln1319_2_fu_1304_p1 = add_ln1319_2_fu_1299_p2;

assign zext_ln1319_30_fu_2569_p1 = add_ln1319_30_fu_2564_p2;

assign zext_ln1319_31_fu_2613_p1 = add_ln1319_31_fu_2608_p2;

assign zext_ln1319_32_fu_2657_p1 = add_ln1319_32_fu_2652_p2;

assign zext_ln1319_33_fu_2701_p1 = add_ln1319_33_fu_2696_p2;

assign zext_ln1319_34_fu_2745_p1 = add_ln1319_34_fu_2740_p2;

assign zext_ln1319_35_fu_2789_p1 = add_ln1319_35_fu_2784_p2;

assign zext_ln1319_36_fu_2833_p1 = add_ln1319_36_fu_2828_p2;

assign zext_ln1319_37_fu_2877_p1 = add_ln1319_37_fu_2872_p2;

assign zext_ln1319_38_fu_2921_p1 = add_ln1319_38_fu_2916_p2;

assign zext_ln1319_39_fu_2965_p1 = add_ln1319_39_fu_2960_p2;

assign zext_ln1319_3_fu_1345_p1 = add_ln1319_3_fu_1340_p2;

assign zext_ln1319_40_fu_3041_p1 = add_ln1319_40_fu_3036_p2;

assign zext_ln1319_41_fu_3080_p1 = add_ln1319_41_fu_3075_p2;

assign zext_ln1319_42_fu_3119_p1 = add_ln1319_42_fu_3114_p2;

assign zext_ln1319_43_fu_3158_p1 = add_ln1319_43_fu_3153_p2;

assign zext_ln1319_44_fu_3197_p1 = add_ln1319_44_fu_3192_p2;

assign zext_ln1319_45_fu_3236_p1 = add_ln1319_45_fu_3231_p2;

assign zext_ln1319_46_fu_3275_p1 = add_ln1319_46_fu_3270_p2;

assign zext_ln1319_47_fu_3323_p1 = add_ln1319_47_fu_3318_p2;

assign zext_ln1319_48_fu_3333_p1 = add_ln1319_48_fu_3328_p2;

assign zext_ln1319_4_fu_1397_p1 = add_ln1319_4_fu_1392_p2;

assign zext_ln1319_5_fu_1455_p1 = add_ln1319_5_fu_1450_p2;

assign zext_ln1319_6_fu_1513_p1 = add_ln1319_6_fu_1508_p2;

assign zext_ln1319_7_fu_1557_p1 = add_ln1319_7_fu_1552_p2;

assign zext_ln1319_8_fu_1601_p1 = add_ln1319_8_fu_1596_p2;

assign zext_ln1319_9_fu_1645_p1 = add_ln1319_9_fu_1640_p2;

assign zext_ln1319_fu_1226_p1 = mul_ln1319_fu_1220_p2;

assign zext_ln48_cast_fu_1099_p1 = zext_ln48;

assign zext_ln51_cast_fu_1123_p1 = zext_ln51;

assign zext_ln63_1_cast_fu_1143_p1 = zext_ln63_1;

assign zext_ln63_2_cast_fu_1139_p1 = zext_ln63_2;

assign zext_ln63_3_cast_fu_1135_p1 = zext_ln63_3;

assign zext_ln63_4_cast_fu_1131_p1 = zext_ln63_4;

assign zext_ln63_5_cast_fu_1127_p1 = zext_ln63_5;

assign zext_ln63_cast_fu_1091_p1 = zext_ln63;

always @ (posedge ap_clk) begin
    zext_ln48_cast_reg_3948[7:6] <= 2'b00;
    p_cast3_cast_reg_3953[7:6] <= 2'b00;
    p_cast2_cast_reg_3958[7:6] <= 2'b00;
    p_cast1_cast_reg_3963[7:6] <= 2'b00;
    indvars_iv_next57_cast_cast_reg_3968[7:6] <= 2'b00;
    p_cast_cast_reg_3973[7:6] <= 2'b00;
    zext_ln51_cast_reg_3978[12:6] <= 7'b0000000;
    zext_ln63_5_cast_reg_3989[12:6] <= 7'b0000000;
    zext_ln63_4_cast_reg_4000[12:6] <= 7'b0000000;
    zext_ln63_3_cast_reg_4011[12:6] <= 7'b0000000;
    zext_ln63_2_cast_reg_4022[12:6] <= 7'b0000000;
    zext_ln63_1_cast_reg_4033[12:6] <= 7'b0000000;
    zext_ln1317_2_reg_4080[12:6] <= 7'b0000000;
end

endmodule //tiled_conv_conv_7x7_Pipeline_CHANNEL
