Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Fri May 30 21:53:21 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  980         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (514)
6. checking no_output_delay (466)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (514)
--------------------------------
 There are 514 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (466)
---------------------------------
 There are 466 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.601        0.000                      0                24334        0.020        0.000                      0                24334        3.300        0.000                       0                 12114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.601        0.000                      0                24334        0.020        0.000                      0                24334        3.300        0.000                       0                 12114  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.601ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.380ns  (logic 2.731ns (42.808%)  route 3.649ns (57.192%))
  Logic Levels:           46  (CARRY8=41 LUT1=1 LUT3=4)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.029     0.029    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].Q_DEL/i_pipe/aclk
    SLICE_X54Y211        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y211        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=7, routed)           0.684     0.792    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/mq[48]_69[4]
    SLICE_X75Y196        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     0.916 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     0.925    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[51].Q_XOR.SUM_XOR_0[5]
    SLICE_X75Y196        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     1.115 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.141    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X75Y197        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.156 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.182    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X75Y198        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.197 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.223    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X75Y199        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.238 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.264    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X75Y200        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.279 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.305    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_33
    SLICE_X75Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.093     1.398 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[4]
                         net (fo=6, routed)           0.320     1.718    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/mr[49]_54[51]
    SLICE_X74Y195        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     1.840 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.025     1.865    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[52].Q_XOR.SUM_XOR_0[0]
    SLICE_X74Y195        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     2.028 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.054    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X74Y196        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.069 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.095    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X74Y197        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.110 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.136    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X74Y198        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.151 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.177    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X74Y199        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.192 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.218    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X74Y200        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.233 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.259    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_33
    SLICE_X74Y201        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     2.345 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[4]
                         net (fo=53, routed)          0.439     2.785    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/mr[50]_55[51]
    SLICE_X70Y196        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     2.933 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/CHAIN_GEN[13].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.011     2.944    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[53].Q_XOR.SUM_XOR_0[10]
    SLICE_X70Y196        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.099 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.125    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X70Y197        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.140 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.166    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X70Y198        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.181 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.207    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X70Y199        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.222 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.248    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X70Y200        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.263 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.289    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_33
    SLICE_X70Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.405 f  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=54, routed)          0.382     3.787    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/mr[51]_56[52]
    SLICE_X71Y193        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     3.877 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/addend_a_up/O
                         net (fo=1, routed)           0.013     3.890    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X71Y193        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.082 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.108    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X71Y194        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.123 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.149    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X71Y195        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.164 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.190    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X71Y196        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.205 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.231    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X71Y197        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.246 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.272    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X71Y198        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.287 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.313    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_33
    SLICE_X71Y199        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     4.416 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=55, routed)          0.421     4.837    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/mr[52]_57[53]
    SLICE_X72Y193        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     4.935 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.022     4.957    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/A[2]
    SLICE_X72Y193        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.116 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.142    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X72Y194        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.157 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.183    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X72Y195        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.198 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.224    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X72Y196        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.239 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.265    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X72Y197        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.280 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.306    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X72Y198        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.321 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.347    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_33
    SLICE_X72Y199        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     5.463 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[7]
                         net (fo=56, routed)          0.387     5.850    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/Q[54]
    SLICE_X73Y193        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     6.036 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.062    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X73Y194        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.077 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.103    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X73Y195        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.118 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.144    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X73Y196        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.159 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.185    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X73Y197        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.200 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.226    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X73Y198        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.241 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.267    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_33
    SLICE_X73Y199        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.282 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.308    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[55].C_MUX.CARRY_MUX_n_33
    SLICE_X73Y200        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     6.384 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[56].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=1, routed)           0.025     6.409    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/O
    SLICE_X73Y200        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.020     8.020    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X73Y200        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[57]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X73Y200        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[57]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -6.409    
  -------------------------------------------------------------------
                         slack                                  1.601    

Slack (MET) :             1.874ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 2.587ns (42.372%)  route 3.518ns (57.628%))
  Logic Levels:           40  (CARRY8=36 LUT1=1 LUT3=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/aclk
    SLICE_X57Y199        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y199        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/Q
                         net (fo=7, routed)           0.502     0.612    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/mq[42]_68[20]
    SLICE_X54Y209        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     0.761 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     0.770    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[45].Q_XOR.SUM_XOR_0[21]
    SLICE_X54Y209        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     0.960 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.052     1.012    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.027 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.053    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y211        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.169 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=46, routed)          0.403     1.572    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/mr[43]_48[44]
    SLICE_X54Y200        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.722 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.010     1.732    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[46].Q_XOR.SUM_XOR_0[4]
    SLICE_X54Y200        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     1.847 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.873    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.888 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.914    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y202        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.929 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.955    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y203        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.970 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.996    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y204        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.011 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.037    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y205        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     2.140 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=47, routed)          0.457     2.597    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/mr[44]_49[45]
    SLICE_X55Y201        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.783 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.809    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y202        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.824 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.850    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y203        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.865 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.891    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y204        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.906 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.932    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y205        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.947 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.973    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y206        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.089 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[7]
                         net (fo=48, routed)          0.429     3.518    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/mr[45]_50[46]
    SLICE_X56Y201        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.708 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.734    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.749 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.775    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.790 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.816    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y204        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.831 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.857    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y205        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.872 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.898    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y206        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.913 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.939    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y207        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.995 f  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=49, routed)          0.418     4.413    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/mr[46]_51[47]
    SLICE_X57Y200        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     4.563 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/addend_a_up/O
                         net (fo=1, routed)           0.013     4.576    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X57Y200        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.768 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.794    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y201        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.809 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.835    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.850 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.876    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.891 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.917    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y204        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.932 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.958    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y205        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.973 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.999    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y206        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.075 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=50, routed)          0.436     5.511    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/Q[48]
    SLICE_X59Y199        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     5.633 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     5.642    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/a_ip[0]
    SLICE_X59Y199        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     5.796 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.822    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y200        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.837 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.863    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.878 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.904    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y202        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.919 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.945    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y203        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.960 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.986    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y204        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.001 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.027    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y205        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     6.109 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[3]
                         net (fo=1, routed)           0.026     6.135    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/O
    SLICE_X59Y205        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.020     8.020    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X59Y205        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[51]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X59Y205        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[51]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -6.135    
  -------------------------------------------------------------------
                         slack                                  1.874    

Slack (MET) :             1.881ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 2.606ns (42.732%)  route 3.492ns (57.267%))
  Logic Levels:           39  (CARRY8=35 LUT1=1 LUT3=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/aclk
    SLICE_X57Y199        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y199        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/Q
                         net (fo=7, routed)           0.502     0.612    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/mq[42]_68[20]
    SLICE_X54Y209        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     0.761 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     0.770    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[45].Q_XOR.SUM_XOR_0[21]
    SLICE_X54Y209        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     0.960 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.052     1.012    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.027 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.053    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y211        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.169 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=46, routed)          0.403     1.572    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/mr[43]_48[44]
    SLICE_X54Y200        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.722 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.010     1.732    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[46].Q_XOR.SUM_XOR_0[4]
    SLICE_X54Y200        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     1.847 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.873    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.888 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.914    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y202        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.929 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.955    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y203        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.970 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.996    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y204        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.011 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.037    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y205        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     2.140 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=47, routed)          0.457     2.597    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/mr[44]_49[45]
    SLICE_X55Y201        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.783 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.809    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y202        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.824 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.850    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y203        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.865 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.891    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y204        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.906 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.932    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y205        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.947 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.973    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y206        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.089 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[7]
                         net (fo=48, routed)          0.429     3.518    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/mr[45]_50[46]
    SLICE_X56Y201        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.708 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.734    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.749 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.775    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.790 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.816    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y204        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.831 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.857    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y205        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.872 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.898    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y206        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.913 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.939    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y207        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.995 f  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=49, routed)          0.418     4.413    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/mr[46]_51[47]
    SLICE_X57Y200        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     4.563 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/addend_a_up/O
                         net (fo=1, routed)           0.013     4.576    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X57Y200        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.768 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.794    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y201        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.809 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.835    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.850 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.876    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.891 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.917    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y204        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.932 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.958    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y205        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.973 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.999    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y206        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.075 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=50, routed)          0.436     5.511    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/Q[48]
    SLICE_X59Y199        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     5.633 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     5.642    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/a_ip[0]
    SLICE_X59Y199        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     5.796 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.822    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y200        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.837 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.863    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.878 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.904    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y202        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.919 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.945    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y203        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.960 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.986    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y204        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     6.102 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[7]
                         net (fo=1, routed)           0.026     6.128    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[47]
    SLICE_X59Y204        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.020     8.020    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X59Y204        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[47]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X59Y204        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[47]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -6.128    
  -------------------------------------------------------------------
                         slack                                  1.881    

Slack (MET) :             1.881ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 2.581ns (42.323%)  route 3.517ns (57.677%))
  Logic Levels:           40  (CARRY8=36 LUT1=1 LUT3=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/aclk
    SLICE_X57Y199        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y199        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/Q
                         net (fo=7, routed)           0.502     0.612    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/mq[42]_68[20]
    SLICE_X54Y209        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     0.761 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     0.770    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[45].Q_XOR.SUM_XOR_0[21]
    SLICE_X54Y209        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     0.960 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.052     1.012    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.027 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.053    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y211        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.169 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=46, routed)          0.403     1.572    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/mr[43]_48[44]
    SLICE_X54Y200        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.722 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.010     1.732    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[46].Q_XOR.SUM_XOR_0[4]
    SLICE_X54Y200        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     1.847 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.873    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.888 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.914    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y202        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.929 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.955    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y203        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.970 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.996    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y204        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.011 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.037    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y205        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     2.140 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=47, routed)          0.457     2.597    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/mr[44]_49[45]
    SLICE_X55Y201        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.783 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.809    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y202        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.824 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.850    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y203        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.865 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.891    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y204        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.906 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.932    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y205        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.947 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.973    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y206        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.089 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[7]
                         net (fo=48, routed)          0.429     3.518    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/mr[45]_50[46]
    SLICE_X56Y201        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.708 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.734    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.749 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.775    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.790 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.816    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y204        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.831 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.857    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y205        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.872 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.898    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y206        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.913 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.939    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y207        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.995 f  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=49, routed)          0.418     4.413    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/mr[46]_51[47]
    SLICE_X57Y200        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     4.563 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/addend_a_up/O
                         net (fo=1, routed)           0.013     4.576    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X57Y200        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.768 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.794    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y201        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.809 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.835    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.850 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.876    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.891 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.917    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y204        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.932 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.958    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y205        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.973 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.999    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y206        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.075 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=50, routed)          0.436     5.511    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/Q[48]
    SLICE_X59Y199        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     5.633 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     5.642    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/a_ip[0]
    SLICE_X59Y199        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     5.796 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.822    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y200        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.837 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.863    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.878 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.904    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y202        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.919 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.945    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y203        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.960 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.986    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y204        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.001 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.027    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y205        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     6.103 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=1, routed)           0.025     6.128    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[49]
    SLICE_X59Y205        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.020     8.020    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X59Y205        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X59Y205        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -6.128    
  -------------------------------------------------------------------
                         slack                                  1.881    

Slack (MET) :             1.882ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.097ns  (logic 2.606ns (42.739%)  route 3.491ns (57.260%))
  Logic Levels:           39  (CARRY8=35 LUT1=1 LUT3=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/aclk
    SLICE_X57Y199        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y199        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/Q
                         net (fo=7, routed)           0.502     0.612    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/mq[42]_68[20]
    SLICE_X54Y209        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     0.761 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     0.770    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[45].Q_XOR.SUM_XOR_0[21]
    SLICE_X54Y209        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     0.960 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.052     1.012    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.027 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.053    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y211        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.169 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=46, routed)          0.403     1.572    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/mr[43]_48[44]
    SLICE_X54Y200        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.722 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.010     1.732    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[46].Q_XOR.SUM_XOR_0[4]
    SLICE_X54Y200        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     1.847 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.873    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.888 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.914    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y202        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.929 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.955    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y203        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.970 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.996    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y204        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.011 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.037    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y205        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     2.140 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=47, routed)          0.457     2.597    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/mr[44]_49[45]
    SLICE_X55Y201        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.783 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.809    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y202        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.824 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.850    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y203        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.865 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.891    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y204        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.906 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.932    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y205        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.947 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.973    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y206        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.089 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[7]
                         net (fo=48, routed)          0.429     3.518    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/mr[45]_50[46]
    SLICE_X56Y201        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.708 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.734    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.749 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.775    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.790 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.816    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y204        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.831 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.857    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y205        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.872 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.898    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y206        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.913 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.939    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y207        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.995 f  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=49, routed)          0.418     4.413    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/mr[46]_51[47]
    SLICE_X57Y200        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     4.563 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/addend_a_up/O
                         net (fo=1, routed)           0.013     4.576    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X57Y200        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.768 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.794    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y201        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.809 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.835    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.850 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.876    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.891 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.917    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y204        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.932 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.958    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y205        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.973 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.999    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y206        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.075 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=50, routed)          0.436     5.511    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/Q[48]
    SLICE_X59Y199        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     5.633 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     5.642    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/a_ip[0]
    SLICE_X59Y199        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     5.796 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.822    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y200        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.837 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.863    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.878 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.904    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y202        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.919 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.945    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y203        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.960 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.986    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y204        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     6.102 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=1, routed)           0.025     6.127    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[45]
    SLICE_X59Y204        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.020     8.020    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X59Y204        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[45]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X59Y204        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[45]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                  1.882    

Slack (MET) :             1.889ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.090ns  (logic 2.572ns (42.230%)  route 3.518ns (57.770%))
  Logic Levels:           40  (CARRY8=36 LUT1=1 LUT3=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/aclk
    SLICE_X57Y199        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y199        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/Q
                         net (fo=7, routed)           0.502     0.612    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/mq[42]_68[20]
    SLICE_X54Y209        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     0.761 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     0.770    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[45].Q_XOR.SUM_XOR_0[21]
    SLICE_X54Y209        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     0.960 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.052     1.012    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.027 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.053    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y211        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.169 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=46, routed)          0.403     1.572    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/mr[43]_48[44]
    SLICE_X54Y200        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.722 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.010     1.732    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[46].Q_XOR.SUM_XOR_0[4]
    SLICE_X54Y200        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     1.847 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.873    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.888 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.914    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y202        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.929 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.955    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y203        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.970 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.996    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y204        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.011 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.037    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y205        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     2.140 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=47, routed)          0.457     2.597    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/mr[44]_49[45]
    SLICE_X55Y201        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.783 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.809    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y202        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.824 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.850    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y203        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.865 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.891    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y204        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.906 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.932    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y205        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.947 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.973    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y206        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.089 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[7]
                         net (fo=48, routed)          0.429     3.518    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/mr[45]_50[46]
    SLICE_X56Y201        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.708 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.734    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.749 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.775    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.790 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.816    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y204        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.831 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.857    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y205        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.872 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.898    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y206        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.913 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.939    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y207        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.995 f  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=49, routed)          0.418     4.413    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/mr[46]_51[47]
    SLICE_X57Y200        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     4.563 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/addend_a_up/O
                         net (fo=1, routed)           0.013     4.576    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X57Y200        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.768 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.794    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y201        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.809 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.835    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.850 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.876    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.891 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.917    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y204        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.932 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.958    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y205        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.973 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.999    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y206        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.075 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=50, routed)          0.436     5.511    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/Q[48]
    SLICE_X59Y199        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     5.633 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     5.642    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/a_ip[0]
    SLICE_X59Y199        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     5.796 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.822    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y200        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.837 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.863    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.878 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.904    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y202        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.919 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.945    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y203        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.960 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.986    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y204        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.001 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.027    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y205        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     6.094 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[2]
                         net (fo=1, routed)           0.026     6.120    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[50]
    SLICE_X59Y205        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.020     8.020    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X59Y205        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[50]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X59Y205        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[50]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -6.120    
  -------------------------------------------------------------------
                         slack                                  1.889    

Slack (MET) :             1.894ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.085ns  (logic 2.593ns (42.610%)  route 3.492ns (57.390%))
  Logic Levels:           39  (CARRY8=35 LUT1=1 LUT3=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/aclk
    SLICE_X57Y199        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y199        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/Q
                         net (fo=7, routed)           0.502     0.612    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/mq[42]_68[20]
    SLICE_X54Y209        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     0.761 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     0.770    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[45].Q_XOR.SUM_XOR_0[21]
    SLICE_X54Y209        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     0.960 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.052     1.012    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.027 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.053    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y211        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.169 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=46, routed)          0.403     1.572    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/mr[43]_48[44]
    SLICE_X54Y200        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.722 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.010     1.732    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[46].Q_XOR.SUM_XOR_0[4]
    SLICE_X54Y200        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     1.847 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.873    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.888 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.914    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y202        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.929 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.955    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y203        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.970 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.996    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y204        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.011 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.037    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y205        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     2.140 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=47, routed)          0.457     2.597    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/mr[44]_49[45]
    SLICE_X55Y201        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.783 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.809    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y202        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.824 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.850    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y203        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.865 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.891    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y204        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.906 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.932    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y205        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.947 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.973    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y206        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.089 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[7]
                         net (fo=48, routed)          0.429     3.518    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/mr[45]_50[46]
    SLICE_X56Y201        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.708 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.734    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.749 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.775    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.790 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.816    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y204        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.831 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.857    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y205        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.872 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.898    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y206        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.913 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.939    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y207        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.995 f  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=49, routed)          0.418     4.413    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/mr[46]_51[47]
    SLICE_X57Y200        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     4.563 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/addend_a_up/O
                         net (fo=1, routed)           0.013     4.576    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X57Y200        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.768 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.794    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y201        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.809 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.835    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.850 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.876    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.891 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.917    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y204        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.932 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.958    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y205        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.973 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.999    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y206        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.075 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=50, routed)          0.436     5.511    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/Q[48]
    SLICE_X59Y199        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     5.633 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     5.642    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/a_ip[0]
    SLICE_X59Y199        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     5.796 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.822    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y200        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.837 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.863    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.878 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.904    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y202        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.919 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.945    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y203        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.960 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.986    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y204        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     6.089 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=1, routed)           0.026     6.115    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[46]
    SLICE_X59Y204        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.020     8.020    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X59Y204        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[46]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X59Y204        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[46]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -6.115    
  -------------------------------------------------------------------
                         slack                                  1.894    

Slack (MET) :             1.901ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 2.561ns (42.133%)  route 3.517ns (57.867%))
  Logic Levels:           40  (CARRY8=36 LUT1=1 LUT3=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/aclk
    SLICE_X57Y199        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y199        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/Q
                         net (fo=7, routed)           0.502     0.612    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/mq[42]_68[20]
    SLICE_X54Y209        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     0.761 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     0.770    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[45].Q_XOR.SUM_XOR_0[21]
    SLICE_X54Y209        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     0.960 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.052     1.012    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.027 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.053    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y211        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.169 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=46, routed)          0.403     1.572    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/mr[43]_48[44]
    SLICE_X54Y200        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.722 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.010     1.732    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[46].Q_XOR.SUM_XOR_0[4]
    SLICE_X54Y200        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     1.847 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.873    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.888 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.914    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y202        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.929 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.955    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y203        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.970 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.996    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y204        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.011 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.037    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y205        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     2.140 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=47, routed)          0.457     2.597    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/mr[44]_49[45]
    SLICE_X55Y201        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.783 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.809    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y202        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.824 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.850    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y203        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.865 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.891    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y204        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.906 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.932    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y205        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.947 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.973    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y206        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.089 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[7]
                         net (fo=48, routed)          0.429     3.518    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/mr[45]_50[46]
    SLICE_X56Y201        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.708 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.734    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.749 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.775    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.790 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.816    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y204        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.831 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.857    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y205        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.872 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.898    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y206        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.913 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.939    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y207        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.995 f  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=49, routed)          0.418     4.413    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/mr[46]_51[47]
    SLICE_X57Y200        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     4.563 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/addend_a_up/O
                         net (fo=1, routed)           0.013     4.576    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X57Y200        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.768 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.794    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y201        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.809 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.835    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.850 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.876    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.891 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.917    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y204        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.932 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.958    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y205        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.973 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.999    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y206        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.075 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=50, routed)          0.436     5.511    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/Q[48]
    SLICE_X59Y199        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     5.633 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     5.642    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/a_ip[0]
    SLICE_X59Y199        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     5.796 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.822    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y200        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.837 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.863    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.878 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.904    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y202        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.919 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.945    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y203        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.960 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.986    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y204        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.001 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.027    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y205        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.083 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=1, routed)           0.025     6.108    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[48]
    SLICE_X59Y205        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.020     8.020    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X59Y205        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[48]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X59Y205        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[48]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -6.108    
  -------------------------------------------------------------------
                         slack                                  1.901    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 2.576ns (42.456%)  route 3.491ns (57.544%))
  Logic Levels:           39  (CARRY8=35 LUT1=1 LUT3=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/aclk
    SLICE_X57Y199        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y199        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/Q
                         net (fo=7, routed)           0.502     0.612    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/mq[42]_68[20]
    SLICE_X54Y209        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     0.761 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     0.770    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[45].Q_XOR.SUM_XOR_0[21]
    SLICE_X54Y209        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     0.960 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.052     1.012    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.027 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.053    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y211        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.169 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=46, routed)          0.403     1.572    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/mr[43]_48[44]
    SLICE_X54Y200        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.722 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.010     1.732    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[46].Q_XOR.SUM_XOR_0[4]
    SLICE_X54Y200        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     1.847 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.873    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.888 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.914    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y202        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.929 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.955    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y203        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.970 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.996    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y204        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.011 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.037    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y205        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     2.140 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=47, routed)          0.457     2.597    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/mr[44]_49[45]
    SLICE_X55Y201        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.783 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.809    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y202        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.824 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.850    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y203        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.865 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.891    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y204        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.906 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.932    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y205        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.947 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.973    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y206        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.089 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[7]
                         net (fo=48, routed)          0.429     3.518    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/mr[45]_50[46]
    SLICE_X56Y201        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.708 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.734    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.749 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.775    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.790 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.816    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y204        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.831 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.857    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y205        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.872 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.898    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y206        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.913 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.939    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y207        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.995 f  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=49, routed)          0.418     4.413    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/mr[46]_51[47]
    SLICE_X57Y200        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     4.563 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/addend_a_up/O
                         net (fo=1, routed)           0.013     4.576    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X57Y200        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.768 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.794    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y201        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.809 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.835    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.850 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.876    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.891 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.917    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y204        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.932 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.958    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y205        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.973 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.999    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y206        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.075 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=50, routed)          0.436     5.511    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/Q[48]
    SLICE_X59Y199        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     5.633 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     5.642    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/a_ip[0]
    SLICE_X59Y199        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     5.796 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.822    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y200        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.837 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.863    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.878 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.904    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y202        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.919 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.945    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y203        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.960 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.986    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y204        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     6.072 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[4]
                         net (fo=1, routed)           0.025     6.097    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[44]
    SLICE_X59Y204        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.020     8.020    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X59Y204        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[44]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X59Y204        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[44]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -6.097    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.915ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.064ns  (logic 2.572ns (42.411%)  route 3.492ns (57.589%))
  Logic Levels:           39  (CARRY8=35 LUT1=1 LUT3=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/aclk
    SLICE_X57Y199        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y199        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/Q
                         net (fo=7, routed)           0.502     0.612    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/mq[42]_68[20]
    SLICE_X54Y209        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     0.761 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     0.770    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[45].Q_XOR.SUM_XOR_0[21]
    SLICE_X54Y209        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     0.960 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.052     1.012    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.027 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.053    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y211        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.169 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=46, routed)          0.403     1.572    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/mr[43]_48[44]
    SLICE_X54Y200        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.722 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.010     1.732    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[46].Q_XOR.SUM_XOR_0[4]
    SLICE_X54Y200        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     1.847 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.873    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.888 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.914    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y202        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.929 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.955    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y203        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.970 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.996    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y204        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.011 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.037    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X54Y205        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     2.140 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=47, routed)          0.457     2.597    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/mr[44]_49[45]
    SLICE_X55Y201        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.783 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.809    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y202        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.824 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.850    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y203        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.865 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.891    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y204        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.906 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.932    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y205        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.947 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.973    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X55Y206        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.089 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[7]
                         net (fo=48, routed)          0.429     3.518    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/mr[45]_50[46]
    SLICE_X56Y201        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.708 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.734    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.749 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.775    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.790 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.816    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y204        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.831 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.857    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y205        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.872 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.898    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y206        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.913 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.939    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_33
    SLICE_X56Y207        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.995 f  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=49, routed)          0.418     4.413    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/mr[46]_51[47]
    SLICE_X57Y200        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     4.563 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/addend_a_up/O
                         net (fo=1, routed)           0.013     4.576    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X57Y200        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.768 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.794    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y201        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.809 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.835    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.850 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.876    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.891 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.917    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y204        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.932 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.958    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y205        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.973 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.999    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_33
    SLICE_X57Y206        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.075 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=50, routed)          0.436     5.511    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/Q[48]
    SLICE_X59Y199        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     5.633 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     5.642    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/a_ip[0]
    SLICE_X59Y199        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     5.796 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.822    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y200        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.837 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.863    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.878 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.904    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y202        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.919 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.945    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y203        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.960 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.986    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X59Y204        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     6.068 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[3]
                         net (fo=1, routed)           0.026     6.094    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[43]
    SLICE_X59Y204        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.020     8.020    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X59Y204        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[43]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X59Y204        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[43]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -6.094    
  -------------------------------------------------------------------
                         slack                                  1.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.012     0.012    bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/aclk
    SLICE_X86Y150        FDRE                                         r  bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y150        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=1, routed)           0.034     0.085    bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg_n_33_[12]
    SLICE_X86Y150        FDRE                                         r  bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.018     0.018    bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/aclk
    SLICE_X86Y150        FDRE                                         r  bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][12]/C
                         clock pessimism              0.000     0.018    
    SLICE_X86Y150        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][12]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_backprop_Pipeline_RELU_loop12_fu_304/activations3_2_4_fu_84_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/activations3_2_0_fu_130_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.859%)  route 0.038ns (49.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.012     0.012    bd_0_i/hls_inst/inst/grp_backprop_Pipeline_RELU_loop12_fu_304/ap_clk
    SLICE_X89Y189        FDRE                                         r  bd_0_i/hls_inst/inst/grp_backprop_Pipeline_RELU_loop12_fu_304/activations3_2_4_fu_84_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y189        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_backprop_Pipeline_RELU_loop12_fu_304/activations3_2_4_fu_84_reg[21]/Q
                         net (fo=5, routed)           0.038     0.089    bd_0_i/hls_inst/inst/grp_backprop_Pipeline_RELU_loop12_fu_304_activations3_2_4_out[21]
    SLICE_X89Y188        FDRE                                         r  bd_0_i/hls_inst/inst/activations3_2_0_fu_130_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X89Y188        FDRE                                         r  bd_0_i/hls_inst/inst/activations3_2_0_fu_130_reg[21]/C
                         clock pessimism              0.000     0.019    
    SLICE_X89Y188        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/activations3_2_0_fu_130_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.038ns (49.351%)  route 0.039ns (50.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.013     0.013    bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/aclk
    SLICE_X88Y158        FDRE                                         r  bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y158        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[18]/Q
                         net (fo=1, routed)           0.039     0.090    bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg_n_33_[18]
    SLICE_X88Y158        FDRE                                         r  bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.019     0.019    bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/aclk
    SLICE_X88Y158        FDRE                                         r  bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][18]/C
                         clock pessimism              0.000     0.019    
    SLICE_X88Y158        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][18]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.038ns (49.351%)  route 0.039ns (50.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.013     0.013    bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/aclk
    SLICE_X88Y155        FDRE                                         r  bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y155        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.039     0.090    bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg_n_33_[0]
    SLICE_X88Y155        FDRE                                         r  bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.019     0.019    bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/aclk
    SLICE_X88Y155        FDRE                                         r  bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X88Y155        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.038ns (48.101%)  route 0.041ns (51.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.013     0.013    bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/aclk
    SLICE_X88Y158        FDRE                                         r  bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y158        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[20]/Q
                         net (fo=1, routed)           0.041     0.092    bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg_n_33_[20]
    SLICE_X88Y158        FDRE                                         r  bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.019     0.019    bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/aclk
    SLICE_X88Y158        FDRE                                         r  bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][20]/C
                         clock pessimism              0.000     0.019    
    SLICE_X88Y158        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][20]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.038ns (48.101%)  route 0.041ns (51.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.013     0.013    bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/aclk
    SLICE_X88Y155        FDRE                                         r  bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y155        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.041     0.092    bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg_n_33_[3]
    SLICE_X88Y155        FDRE                                         r  bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.019     0.019    bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/aclk
    SLICE_X88Y155        FDRE                                         r  bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X88Y155        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights2_fu_381/empty_reg_179_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights2_fu_381/tmp_s_reg_189_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.038ns (48.101%)  route 0.041ns (51.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights2_fu_381/ap_clk
    SLICE_X76Y228        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights2_fu_381/empty_reg_179_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y228        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights2_fu_381/empty_reg_179_reg[2]/Q
                         net (fo=1, routed)           0.041     0.092    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights2_fu_381/empty_reg_179[2]
    SLICE_X76Y228        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights2_fu_381/tmp_s_reg_189_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights2_fu_381/ap_clk
    SLICE_X76Y228        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights2_fu_381/tmp_s_reg_189_reg[8]/C
                         clock pessimism              0.000     0.019    
    SLICE_X76Y228        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights2_fu_381/tmp_s_reg_189_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_backprop_Pipeline_RELU_loop12_fu_304/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_backprop_Pipeline_RELU_loop12_fu_304/ap_CS_fsm_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.039ns (49.309%)  route 0.040ns (50.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_backprop_Pipeline_RELU_loop12_fu_304/ap_clk
    SLICE_X100Y235       FDRE                                         r  bd_0_i/hls_inst/inst/grp_backprop_Pipeline_RELU_loop12_fu_304/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y235       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_backprop_Pipeline_RELU_loop12_fu_304/ap_CS_fsm_reg[6]/Q
                         net (fo=2, routed)           0.040     0.092    bd_0_i/hls_inst/inst/grp_backprop_Pipeline_RELU_loop12_fu_304/ap_CS_fsm_reg_n_33_[6]
    SLICE_X100Y235       FDRE                                         r  bd_0_i/hls_inst/inst/grp_backprop_Pipeline_RELU_loop12_fu_304/ap_CS_fsm_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_backprop_Pipeline_RELU_loop12_fu_304/ap_clk
    SLICE_X100Y235       FDRE                                         r  bd_0_i/hls_inst/inst/grp_backprop_Pipeline_RELU_loop12_fu_304/ap_CS_fsm_reg[7]/C
                         clock pessimism              0.000     0.019    
    SLICE_X100Y235       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_backprop_Pipeline_RELU_loop12_fu_304/ap_CS_fsm_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/activations1_U/q0_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights2_fu_381/last_activations_load_reg_184_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.039ns (49.309%)  route 0.040ns (50.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.013     0.013    bd_0_i/hls_inst/inst/activations1_U/ap_clk
    SLICE_X81Y198        FDRE                                         r  bd_0_i/hls_inst/inst/activations1_U/q0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y198        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/activations1_U/q0_reg[21]/Q
                         net (fo=2, routed)           0.040     0.092    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights2_fu_381/q0[21]
    SLICE_X81Y198        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights2_fu_381/last_activations_load_reg_184_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights2_fu_381/ap_clk
    SLICE_X81Y198        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights2_fu_381/last_activations_load_reg_184_reg[21]/C
                         clock pessimism              0.000     0.019    
    SLICE_X81Y198        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights2_fu_381/last_activations_load_reg_184_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/ap_CS_fsm_reg[274]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/ap_CS_fsm_reg[275]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.039ns (49.309%)  route 0.040ns (50.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/ap_clk
    SLICE_X60Y231        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/ap_CS_fsm_reg[274]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y231        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/ap_CS_fsm_reg[274]/Q
                         net (fo=2, routed)           0.040     0.092    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/ap_CS_fsm_reg_n_33_[274]
    SLICE_X60Y231        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/ap_CS_fsm_reg[275]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/ap_clk
    SLICE_X60Y231        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/ap_CS_fsm_reg[275]/C
                         clock pessimism              0.000     0.019    
    SLICE_X60Y231        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/ap_CS_fsm_reg[275]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.026    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     URAM288/CLK         n/a            1.666         8.000       6.334      URAM288_X1Y56  bd_0_i/hls_inst/inst/delta_weights2_U/ram_reg_uram_0/CLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X5Y42   bd_0_i/hls_inst/inst/delta_weights1_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X5Y44   bd_0_i/hls_inst/inst/delta_weights1_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X5Y43   bd_0_i/hls_inst/inst/delta_weights3_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X5Y43   bd_0_i/hls_inst/inst/delta_weights3_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMD64E/CLK         n/a            1.064         8.000       6.936      SLICE_X81Y185  bd_0_i/hls_inst/inst/activations1_U/ram_reg_0_63_0_0/DP/CLK
Min Period        n/a     RAMD64E/CLK         n/a            1.064         8.000       6.936      SLICE_X81Y185  bd_0_i/hls_inst/inst/activations1_U/ram_reg_0_63_0_0/SP/CLK
Min Period        n/a     RAMD64E/CLK         n/a            1.064         8.000       6.936      SLICE_X81Y185  bd_0_i/hls_inst/inst/activations1_U/ram_reg_0_63_10_10/DP/CLK
Min Period        n/a     RAMD64E/CLK         n/a            1.064         8.000       6.936      SLICE_X81Y185  bd_0_i/hls_inst/inst/activations1_U/ram_reg_0_63_10_10/SP/CLK
Min Period        n/a     RAMD64E/CLK         n/a            1.064         8.000       6.936      SLICE_X81Y185  bd_0_i/hls_inst/inst/activations1_U/ram_reg_0_63_11_11/DP/CLK
Low Pulse Width   Slow    URAM288/CLK         n/a            0.700         4.000       3.300      URAM288_X1Y56  bd_0_i/hls_inst/inst/delta_weights2_U/ram_reg_uram_0/CLK
Low Pulse Width   Fast    URAM288/CLK         n/a            0.700         4.000       3.300      URAM288_X1Y56  bd_0_i/hls_inst/inst/delta_weights2_U/ram_reg_uram_0/CLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X5Y42   bd_0_i/hls_inst/inst/delta_weights1_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X5Y42   bd_0_i/hls_inst/inst/delta_weights1_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X5Y44   bd_0_i/hls_inst/inst/delta_weights1_U/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X5Y44   bd_0_i/hls_inst/inst/delta_weights1_U/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X5Y43   bd_0_i/hls_inst/inst/delta_weights3_U/ram_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X5Y43   bd_0_i/hls_inst/inst/delta_weights3_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X5Y43   bd_0_i/hls_inst/inst/delta_weights3_U/ram_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X5Y43   bd_0_i/hls_inst/inst/delta_weights3_U/ram_reg/CLKBWRCLK
High Pulse Width  Slow    URAM288/CLK         n/a            0.700         4.000       3.300      URAM288_X1Y56  bd_0_i/hls_inst/inst/delta_weights2_U/ram_reg_uram_0/CLK
High Pulse Width  Fast    URAM288/CLK         n/a            0.700         4.000       3.300      URAM288_X1Y56  bd_0_i/hls_inst/inst/delta_weights2_U/ram_reg_uram_0/CLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X5Y42   bd_0_i/hls_inst/inst/delta_weights1_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X5Y42   bd_0_i/hls_inst/inst/delta_weights1_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X5Y44   bd_0_i/hls_inst/inst/delta_weights1_U/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X5Y44   bd_0_i/hls_inst/inst/delta_weights1_U/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X5Y43   bd_0_i/hls_inst/inst/delta_weights3_U/ram_reg/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X5Y43   bd_0_i/hls_inst/inst/delta_weights3_U/ram_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X5Y43   bd_0_i/hls_inst/inst/delta_weights3_U/ram_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X5Y43   bd_0_i/hls_inst/inst/delta_weights3_U/ram_reg/CLKBWRCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.117ns  (logic 0.096ns (82.051%)  route 0.021ns (17.949%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X70Y232        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     0.096 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.021     0.117    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.047ns  (logic 0.033ns (70.213%)  route 0.014ns (29.787%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X70Y232        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     0.033 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.014     0.047    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           466 Endpoints
Min Delay           466 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            biases3_d0[59]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.818ns  (logic 1.798ns (37.318%)  route 3.020ns (62.682%))
  Logic Levels:           13  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.028     0.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X67Y215        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y215        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=17, routed)          0.158     0.265    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/out[0]
    SLICE_X66Y213        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     0.388 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8/O
                         net (fo=2, routed)           0.154     0.542    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8_n_33
    SLICE_X68Y212        LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.161     0.703 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=73, routed)          0.337     1.040    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X67Y210        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098     1.138 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7/O
                         net (fo=2, routed)           0.162     1.300    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7_n_33
    SLICE_X67Y209        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     1.335 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2/O
                         net (fo=1, routed)           0.186     1.521    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.b_ip
    SLICE_X67Y209        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[0])
                                                      0.054     1.575 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.350     1.925    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X9Y76        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.090 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.090    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X9Y76        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.631 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.631    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y76        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.740 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.522     3.263    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X68Y216        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     3.359 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.184     3.543    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[59]_INST_0_i_1
    SLICE_X69Y218        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     3.692 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_9/O
                         net (fo=3, routed)           0.095     3.787    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY_n_90
    SLICE_X69Y219        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     3.838 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[59]_INST_0_i_1/O
                         net (fo=2, routed)           0.207     4.044    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[59]_INST_0_i_1_n_33
    SLICE_X71Y222        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     4.083 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[59]_INST_0/O
                         net (fo=22, routed)          0.642     4.725    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/m_axis_result_tdata[59]
    SLICE_X84Y232        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.098     4.823 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/biases3_d0[59]_INST_0/O
                         net (fo=0)                   0.023     4.846    biases3_d0[59]
                                                                      r  biases3_d0[59] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            weights3_d0[59]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.803ns  (logic 1.865ns (38.829%)  route 2.938ns (61.171%))
  Logic Levels:           13  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.028     0.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X67Y215        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y215        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=17, routed)          0.158     0.265    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/out[0]
    SLICE_X66Y213        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     0.388 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8/O
                         net (fo=2, routed)           0.154     0.542    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8_n_33
    SLICE_X68Y212        LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.161     0.703 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=73, routed)          0.337     1.040    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X67Y210        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098     1.138 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7/O
                         net (fo=2, routed)           0.162     1.300    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7_n_33
    SLICE_X67Y209        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     1.335 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2/O
                         net (fo=1, routed)           0.186     1.521    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.b_ip
    SLICE_X67Y209        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[0])
                                                      0.054     1.575 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.350     1.925    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X9Y76        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.090 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.090    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X9Y76        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.631 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.631    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y76        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.740 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.522     3.263    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X68Y216        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     3.359 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.184     3.543    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[59]_INST_0_i_1
    SLICE_X69Y218        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     3.692 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_9/O
                         net (fo=3, routed)           0.095     3.787    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY_n_90
    SLICE_X69Y219        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     3.838 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[59]_INST_0_i_1/O
                         net (fo=2, routed)           0.207     4.044    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[59]_INST_0_i_1_n_33
    SLICE_X71Y222        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     4.083 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[59]_INST_0/O
                         net (fo=22, routed)          0.559     4.642    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/m_axis_result_tdata[59]
    SLICE_X84Y232        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.165     4.807 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/weights3_d0[59]_INST_0/O
                         net (fo=0)                   0.024     4.831    weights3_d0[59]
                                                                      r  weights3_d0[59] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            biases2_d0[59]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.785ns  (logic 1.788ns (37.366%)  route 2.997ns (62.634%))
  Logic Levels:           13  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.028     0.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X67Y215        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y215        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=17, routed)          0.158     0.265    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/out[0]
    SLICE_X66Y213        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     0.388 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8/O
                         net (fo=2, routed)           0.154     0.542    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8_n_33
    SLICE_X68Y212        LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.161     0.703 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=73, routed)          0.337     1.040    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X67Y210        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098     1.138 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7/O
                         net (fo=2, routed)           0.162     1.300    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7_n_33
    SLICE_X67Y209        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     1.335 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2/O
                         net (fo=1, routed)           0.186     1.521    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.b_ip
    SLICE_X67Y209        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[0])
                                                      0.054     1.575 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.350     1.925    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X9Y76        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.090 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.090    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X9Y76        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.631 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.631    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y76        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.740 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.522     3.263    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X68Y216        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     3.359 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.184     3.543    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[59]_INST_0_i_1
    SLICE_X69Y218        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     3.692 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_9/O
                         net (fo=3, routed)           0.095     3.787    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY_n_90
    SLICE_X69Y219        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     3.838 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[59]_INST_0_i_1/O
                         net (fo=2, routed)           0.207     4.044    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[59]_INST_0_i_1_n_33
    SLICE_X71Y222        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     4.083 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[59]_INST_0/O
                         net (fo=22, routed)          0.642     4.725    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/m_axis_result_tdata[59]
    SLICE_X84Y232        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.088     4.813 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/biases2_d0[59]_INST_0/O
                         net (fo=0)                   0.000     4.813    biases2_d0[59]
                                                                      r  biases2_d0[59] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            weights3_d0[55]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.783ns  (logic 1.824ns (38.134%)  route 2.959ns (61.866%))
  Logic Levels:           13  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.028     0.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X67Y215        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y215        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=17, routed)          0.158     0.265    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/out[0]
    SLICE_X66Y213        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     0.388 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8/O
                         net (fo=2, routed)           0.154     0.542    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8_n_33
    SLICE_X68Y212        LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.161     0.703 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=73, routed)          0.337     1.040    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X67Y210        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098     1.138 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7/O
                         net (fo=2, routed)           0.162     1.300    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7_n_33
    SLICE_X67Y209        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     1.335 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2/O
                         net (fo=1, routed)           0.186     1.521    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.b_ip
    SLICE_X67Y209        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[0])
                                                      0.054     1.575 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.350     1.925    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X9Y76        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.090 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.090    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X9Y76        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.631 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.631    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y76        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.740 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.522     3.263    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X68Y216        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     3.359 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.163     3.522    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/norm_fu_128_reg[54]
    SLICE_X69Y218        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     3.558 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/m_axis_result_tdata[54]_INST_0_i_1/O
                         net (fo=3, routed)           0.148     3.706    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_ADDER_YES.carry_in
    SLICE_X67Y219        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     3.803 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0_i_1/O
                         net (fo=3, routed)           0.093     3.896    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0_i_1_n_33
    SLICE_X67Y221        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     3.985 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[55]_INST_0/O
                         net (fo=22, routed)          0.661     4.646    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/m_axis_result_tdata[55]
    SLICE_X86Y226        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.141     4.787 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/weights3_d0[55]_INST_0/O
                         net (fo=0)                   0.024     4.811    weights3_d0[55]
                                                                      r  weights3_d0[55] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            weights1_d0[59]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.762ns  (logic 1.848ns (38.806%)  route 2.914ns (61.194%))
  Logic Levels:           13  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.028     0.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X67Y215        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y215        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=17, routed)          0.158     0.265    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/out[0]
    SLICE_X66Y213        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     0.388 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8/O
                         net (fo=2, routed)           0.154     0.542    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8_n_33
    SLICE_X68Y212        LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.161     0.703 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=73, routed)          0.337     1.040    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X67Y210        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098     1.138 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7/O
                         net (fo=2, routed)           0.162     1.300    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7_n_33
    SLICE_X67Y209        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     1.335 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2/O
                         net (fo=1, routed)           0.186     1.521    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.b_ip
    SLICE_X67Y209        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[0])
                                                      0.054     1.575 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.350     1.925    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X9Y76        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.090 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.090    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X9Y76        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.631 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.631    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y76        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.740 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.522     3.263    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X68Y216        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     3.359 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.184     3.543    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[59]_INST_0_i_1
    SLICE_X69Y218        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     3.692 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_9/O
                         net (fo=3, routed)           0.095     3.787    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY_n_90
    SLICE_X69Y219        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     3.838 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[59]_INST_0_i_1/O
                         net (fo=2, routed)           0.207     4.044    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[59]_INST_0_i_1_n_33
    SLICE_X71Y222        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     4.083 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[59]_INST_0/O
                         net (fo=22, routed)          0.559     4.642    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/m_axis_result_tdata[59]
    SLICE_X84Y232        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     4.790 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/weights1_d0[59]_INST_0/O
                         net (fo=0)                   0.000     4.790    weights1_d0[59]
                                                                      r  weights1_d0[59] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            weights3_d0[61]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.742ns  (logic 1.978ns (41.708%)  route 2.764ns (58.292%))
  Logic Levels:           13  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.028     0.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X67Y215        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y215        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=17, routed)          0.158     0.265    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/out[0]
    SLICE_X66Y213        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     0.388 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8/O
                         net (fo=2, routed)           0.154     0.542    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8_n_33
    SLICE_X68Y212        LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.161     0.703 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=73, routed)          0.337     1.040    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X67Y210        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098     1.138 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7/O
                         net (fo=2, routed)           0.162     1.300    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7_n_33
    SLICE_X67Y209        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     1.335 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2/O
                         net (fo=1, routed)           0.186     1.521    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.b_ip
    SLICE_X67Y209        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[0])
                                                      0.054     1.575 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.350     1.925    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X9Y76        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.090 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.090    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X9Y76        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.631 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.631    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y76        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.740 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.522     3.263    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X68Y216        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     3.359 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.184     3.543    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[59]_INST_0_i_1
    SLICE_X69Y218        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     3.692 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_9/O
                         net (fo=3, routed)           0.148     3.840    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]
    SLICE_X70Y219        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     3.891 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_3/O
                         net (fo=2, routed)           0.123     4.014    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_3_n_33
    SLICE_X71Y220        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     4.166 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[61]_INST_0/O
                         net (fo=22, routed)          0.415     4.581    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/m_axis_result_tdata[61]
    SLICE_X83Y224        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.165     4.746 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/weights3_d0[61]_INST_0/O
                         net (fo=0)                   0.024     4.770    weights3_d0[61]
                                                                      r  weights3_d0[61] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            weights1_d0[55]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.742ns  (logic 1.807ns (38.106%)  route 2.935ns (61.894%))
  Logic Levels:           13  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.028     0.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X67Y215        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y215        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=17, routed)          0.158     0.265    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/out[0]
    SLICE_X66Y213        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     0.388 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8/O
                         net (fo=2, routed)           0.154     0.542    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8_n_33
    SLICE_X68Y212        LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.161     0.703 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=73, routed)          0.337     1.040    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X67Y210        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098     1.138 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7/O
                         net (fo=2, routed)           0.162     1.300    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7_n_33
    SLICE_X67Y209        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     1.335 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2/O
                         net (fo=1, routed)           0.186     1.521    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.b_ip
    SLICE_X67Y209        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[0])
                                                      0.054     1.575 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.350     1.925    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X9Y76        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.090 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.090    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X9Y76        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.631 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.631    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y76        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.740 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.522     3.263    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X68Y216        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     3.359 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.163     3.522    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/norm_fu_128_reg[54]
    SLICE_X69Y218        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     3.558 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/m_axis_result_tdata[54]_INST_0_i_1/O
                         net (fo=3, routed)           0.148     3.706    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_ADDER_YES.carry_in
    SLICE_X67Y219        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     3.803 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0_i_1/O
                         net (fo=3, routed)           0.093     3.896    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0_i_1_n_33
    SLICE_X67Y221        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     3.985 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[55]_INST_0/O
                         net (fo=22, routed)          0.661     4.646    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/m_axis_result_tdata[55]
    SLICE_X86Y226        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     4.770 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/weights1_d0[55]_INST_0/O
                         net (fo=0)                   0.000     4.770    weights1_d0[55]
                                                                      r  weights1_d0[55] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            biases3_d0[55]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.731ns  (logic 1.781ns (37.642%)  route 2.950ns (62.358%))
  Logic Levels:           13  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.028     0.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X67Y215        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y215        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=17, routed)          0.158     0.265    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/out[0]
    SLICE_X66Y213        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     0.388 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8/O
                         net (fo=2, routed)           0.154     0.542    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8_n_33
    SLICE_X68Y212        LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.161     0.703 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=73, routed)          0.337     1.040    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X67Y210        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098     1.138 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7/O
                         net (fo=2, routed)           0.162     1.300    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7_n_33
    SLICE_X67Y209        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     1.335 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2/O
                         net (fo=1, routed)           0.186     1.521    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.b_ip
    SLICE_X67Y209        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[0])
                                                      0.054     1.575 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.350     1.925    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X9Y76        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.090 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.090    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X9Y76        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.631 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.631    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y76        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.740 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.522     3.263    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X68Y216        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     3.359 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.163     3.522    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/norm_fu_128_reg[54]
    SLICE_X69Y218        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     3.558 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/m_axis_result_tdata[54]_INST_0_i_1/O
                         net (fo=3, routed)           0.148     3.706    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_ADDER_YES.carry_in
    SLICE_X67Y219        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     3.803 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0_i_1/O
                         net (fo=3, routed)           0.093     3.896    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0_i_1_n_33
    SLICE_X67Y221        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     3.985 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[55]_INST_0/O
                         net (fo=22, routed)          0.653     4.638    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/m_axis_result_tdata[55]
    SLICE_X86Y226        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.098     4.736 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/biases3_d0[55]_INST_0/O
                         net (fo=0)                   0.023     4.759    biases3_d0[55]
                                                                      r  biases3_d0[55] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            biases1_d0[59]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.728ns  (logic 1.822ns (38.536%)  route 2.906ns (61.464%))
  Logic Levels:           13  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.028     0.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X67Y215        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y215        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=17, routed)          0.158     0.265    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/out[0]
    SLICE_X66Y213        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     0.388 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8/O
                         net (fo=2, routed)           0.154     0.542    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8_n_33
    SLICE_X68Y212        LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.161     0.703 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=73, routed)          0.337     1.040    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X67Y210        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098     1.138 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7/O
                         net (fo=2, routed)           0.162     1.300    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7_n_33
    SLICE_X67Y209        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     1.335 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2/O
                         net (fo=1, routed)           0.186     1.521    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.b_ip
    SLICE_X67Y209        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[0])
                                                      0.054     1.575 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.350     1.925    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X9Y76        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.090 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.090    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X9Y76        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.631 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.631    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y76        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.740 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.522     3.263    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X68Y216        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     3.359 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.184     3.543    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[59]_INST_0_i_1
    SLICE_X69Y218        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     3.692 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_9/O
                         net (fo=3, routed)           0.095     3.787    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY_n_90
    SLICE_X69Y219        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     3.838 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[59]_INST_0_i_1/O
                         net (fo=2, routed)           0.207     4.044    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[59]_INST_0_i_1_n_33
    SLICE_X71Y222        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     4.083 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[59]_INST_0/O
                         net (fo=22, routed)          0.551     4.634    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/m_axis_result_tdata[59]
    SLICE_X84Y232        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     4.756 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/biases1_d0[59]_INST_0/O
                         net (fo=0)                   0.000     4.756    biases1_d0[59]
                                                                      r  biases1_d0[59] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            weights3_d0[62]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.724ns  (logic 1.890ns (40.007%)  route 2.834ns (59.993%))
  Logic Levels:           13  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.028     0.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X67Y215        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y215        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=17, routed)          0.158     0.265    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/out[0]
    SLICE_X66Y213        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     0.388 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8/O
                         net (fo=2, routed)           0.154     0.542    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8_n_33
    SLICE_X68Y212        LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.161     0.703 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=73, routed)          0.337     1.040    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X67Y210        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098     1.138 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7/O
                         net (fo=2, routed)           0.162     1.300    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7_n_33
    SLICE_X67Y209        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     1.335 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2/O
                         net (fo=1, routed)           0.186     1.521    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.b_ip
    SLICE_X67Y209        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[0])
                                                      0.054     1.575 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.350     1.925    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X9Y76        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.090 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.090    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X9Y76        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.631 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.631    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y76        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.740 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.522     3.263    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X68Y216        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     3.359 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.184     3.543    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[59]_INST_0_i_1
    SLICE_X69Y218        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     3.692 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_9/O
                         net (fo=3, routed)           0.148     3.840    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]
    SLICE_X70Y219        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     3.891 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_3/O
                         net (fo=2, routed)           0.147     4.038    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_3_n_33
    SLICE_X71Y220        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     4.161 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U166/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0/O
                         net (fo=22, routed)          0.461     4.621    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/m_axis_result_tdata[62]
    SLICE_X79Y223        LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.106     4.727 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/weights3_d0[62]_INST_0/O
                         net (fo=0)                   0.025     4.752    weights3_d0[62]
                                                                      r  weights3_d0[62] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_backprop_Pipeline_take_difference_loop1_fu_342_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            training_targets_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X81Y237        FDRE                                         r  bd_0_i/hls_inst/inst/grp_backprop_Pipeline_take_difference_loop1_fu_342_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y237        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_backprop_Pipeline_take_difference_loop1_fu_342_ap_start_reg_reg/Q
                         net (fo=13, unset)           0.000     0.051    training_targets_ce0
                                                                      r  training_targets_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_output_layer_1_fu_292/i_13_reg_136_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            weights3_address0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.092ns  (logic 0.060ns (65.431%)  route 0.032ns (34.569%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_output_layer_1_fu_292/ap_clk
    SLICE_X76Y235        FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_output_layer_1_fu_292/i_13_reg_136_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y235        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_output_layer_1_fu_292/i_13_reg_136_reg[3]/Q
                         net (fo=7, routed)           0.032     0.083    bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_output_layer_1_fu_292/i_13_reg_136_reg[5]_0[3]
    SLICE_X76Y235        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.022     0.105 r  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_output_layer_1_fu_292/weights3_address0[3]_INST_0/O
                         net (fo=0)                   0.000     0.105    weights3_address0[3]
                                                                      r  weights3_address0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/reg_523_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            weights2_d0[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.100ns  (logic 0.059ns (59.188%)  route 0.041ns (40.812%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/ap_clk
    SLICE_X84Y206        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/reg_523_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y206        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/reg_523_reg[26]/Q
                         net (fo=3, routed)           0.027     0.079    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/reg_523[26]
    SLICE_X84Y206        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     0.099 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/weights2_d0[26]_INST_0/O
                         net (fo=0)                   0.014     0.113    weights2_d0[26]
                                                                      r  weights2_d0[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_fu_94_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ap_ctrl_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.105ns  (logic 0.056ns (53.193%)  route 0.049ns (46.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X70Y236        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_94_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y236        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.053 r  bd_0_i/hls_inst/inst/i_fu_94_reg[7]/Q
                         net (fo=4, routed)           0.049     0.102    bd_0_i/hls_inst/inst/grp_backprop_Pipeline_backprop_loop1_1_fu_246/flow_control_loop_pipe_sequential_init_U/i_fu_94_reg[0][7]
    SLICE_X69Y236        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     0.117 r  bd_0_i/hls_inst/inst/grp_backprop_Pipeline_backprop_loop1_1_fu_246/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0/O
                         net (fo=2, unset)            0.000     0.117    ap_ctrl_done
                                                                      r  ap_ctrl_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_fu_94_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.105ns  (logic 0.056ns (53.193%)  route 0.049ns (46.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X70Y236        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_94_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y236        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.053 r  bd_0_i/hls_inst/inst/i_fu_94_reg[7]/Q
                         net (fo=4, routed)           0.049     0.102    bd_0_i/hls_inst/inst/grp_backprop_Pipeline_backprop_loop1_1_fu_246/flow_control_loop_pipe_sequential_init_U/i_fu_94_reg[0][7]
    SLICE_X69Y236        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     0.117 r  bd_0_i/hls_inst/inst/grp_backprop_Pipeline_backprop_loop1_1_fu_246/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0/O
                         net (fo=2, unset)            0.000     0.117    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/reg_546_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            biases2_d0[59]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.105ns  (logic 0.061ns (57.952%)  route 0.044ns (42.048%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/ap_clk
    SLICE_X84Y232        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/reg_546_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y232        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/reg_546_reg[59]/Q
                         net (fo=6, routed)           0.044     0.096    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/reg_546[59]
    SLICE_X84Y232        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     0.118 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/biases2_d0[59]_INST_0/O
                         net (fo=0)                   0.000     0.118    biases2_d0[59]
                                                                      r  biases2_d0[59] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/reg_546_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            biases1_d0[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.106ns  (logic 0.061ns (57.767%)  route 0.045ns (42.233%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/ap_clk
    SLICE_X78Y202        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/reg_546_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y202        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/reg_546_reg[17]/Q
                         net (fo=6, routed)           0.045     0.097    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/reg_546[17]
    SLICE_X78Y202        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     0.119 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/biases1_d0[17]_INST_0/O
                         net (fo=0)                   0.000     0.119    biases1_d0[17]
                                                                      r  biases1_d0[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/reg_546_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            biases1_d0[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.106ns  (logic 0.061ns (57.767%)  route 0.045ns (42.233%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/ap_clk
    SLICE_X84Y208        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/reg_546_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y208        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/reg_546_reg[30]/Q
                         net (fo=6, routed)           0.045     0.097    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/reg_546[30]
    SLICE_X84Y208        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     0.119 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/biases1_d0[30]_INST_0/O
                         net (fo=0)                   0.000     0.119    biases1_d0[30]
                                                                      r  biases1_d0[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/reg_546_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            biases1_d0[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.106ns  (logic 0.061ns (57.352%)  route 0.045ns (42.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/ap_clk
    SLICE_X84Y205        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/reg_546_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y205        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/reg_546_reg[28]/Q
                         net (fo=6, routed)           0.045     0.097    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/reg_546[28]
    SLICE_X84Y205        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     0.119 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/biases1_d0[28]_INST_0/O
                         net (fo=0)                   0.000     0.119    biases1_d0[28]
                                                                      r  biases1_d0[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/reg_546_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            biases1_d0[58]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.106ns  (logic 0.061ns (57.352%)  route 0.045ns (42.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/ap_clk
    SLICE_X84Y228        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/reg_546_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y228        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/reg_546_reg[58]/Q
                         net (fo=6, routed)           0.045     0.097    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/reg_546[58]
    SLICE_X84Y228        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     0.119 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/biases1_d0[58]_INST_0/O
                         net (fo=0)                   0.000     0.119    biases1_d0[58]
                                                                      r  biases1_d0[58] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay          3556 Endpoints
Min Delay          3556 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.481ns  (logic 1.852ns (53.201%)  route 1.629ns (46.799%))
  Logic Levels:           10  (CARRY8=1 DSP_ALU=2 DSP_OUTPUT=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y68       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X12Y68       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     0.541 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.541    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y68       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     0.663 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     0.677    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X12Y69       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.223 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.223    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y69       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     1.332 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=16, routed)          0.348     1.680    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/P[0]
    SLICE_X99Y189        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     1.780 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__1/O
                         net (fo=2, routed)           0.093     1.873    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[2].Q_XOR.SUM_XOR_0
    SLICE_X99Y188        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     1.925 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.016     1.941    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X99Y188        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.204     2.145 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=67, routed)          0.566     2.711    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[1]
    SLICE_X103Y187       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     2.762 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[7]_i_3/O
                         net (fo=7, routed)           0.357     3.119    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q_reg[7]
    SLICE_X100Y188       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     3.209 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[0]_i_2__1/O
                         net (fo=1, routed)           0.163     3.372    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_1/opt_has_pipe.first_q_reg[0]
    SLICE_X100Y190       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     3.409 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_1/opt_has_pipe.first_q[0]_i_1__2/O
                         net (fo=1, routed)           0.072     3.481    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0
    SLICE_X100Y190       FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.021     0.021    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X100Y190       FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.440ns  (logic 1.865ns (54.213%)  route 1.575ns (45.787%))
  Logic Levels:           10  (CARRY8=1 DSP_ALU=2 DSP_OUTPUT=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y68       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X12Y68       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     0.541 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.541    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y68       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     0.663 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     0.677    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X12Y69       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.223 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.223    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y69       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     1.332 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=16, routed)          0.348     1.680    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/P[0]
    SLICE_X99Y189        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     1.780 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__1/O
                         net (fo=2, routed)           0.093     1.873    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[2].Q_XOR.SUM_XOR_0
    SLICE_X99Y188        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     1.925 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.016     1.941    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X99Y188        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.204     2.145 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=67, routed)          0.566     2.711    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[1]
    SLICE_X103Y187       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     2.762 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[7]_i_3/O
                         net (fo=7, routed)           0.355     3.117    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q_reg[7]
    SLICE_X100Y188       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     3.207 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[1]_i_2__1/O
                         net (fo=1, routed)           0.134     3.341    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[1]_i_2__1_n_33
    SLICE_X101Y190       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     3.391 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[1]_i_1__0/O
                         net (fo=1, routed)           0.049     3.440    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]_1
    SLICE_X101Y190       FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.020     0.020    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X101Y190       FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.431ns  (logic 1.887ns (54.995%)  route 1.544ns (45.005%))
  Logic Levels:           10  (CARRY8=1 DSP_ALU=2 DSP_OUTPUT=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y68       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X12Y68       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     0.541 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.541    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y68       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     0.663 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     0.677    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X12Y69       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.223 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.223    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y69       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     1.332 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=16, routed)          0.348     1.680    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/P[0]
    SLICE_X99Y189        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     1.780 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__1/O
                         net (fo=2, routed)           0.093     1.873    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[2].Q_XOR.SUM_XOR_0
    SLICE_X99Y188        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     1.925 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.016     1.941    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X99Y188        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.204     2.145 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=67, routed)          0.566     2.711    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[1]
    SLICE_X103Y187       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     2.762 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[7]_i_3/O
                         net (fo=7, routed)           0.345     3.107    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q_reg[7]
    SLICE_X100Y188       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     3.144 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[2]_i_2/O
                         net (fo=1, routed)           0.103     3.247    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_1/opt_has_pipe.first_q_reg[2]
    SLICE_X100Y190       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.372 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_1/opt_has_pipe.first_q[2]_i_1/O
                         net (fo=1, routed)           0.059     3.431    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_3
    SLICE_X100Y190       FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.021     0.021    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X100Y190       FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.423ns  (logic 1.747ns (51.035%)  route 1.676ns (48.965%))
  Logic Levels:           8  (CARRY8=1 DSP_ALU=2 DSP_OUTPUT=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y68       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X12Y68       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     0.541 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.541    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y68       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     0.663 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     0.677    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X12Y69       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.223 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.223    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y69       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     1.332 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=16, routed)          0.348     1.680    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/P[0]
    SLICE_X99Y189        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     1.780 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__1/O
                         net (fo=2, routed)           0.093     1.873    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[2].Q_XOR.SUM_XOR_0
    SLICE_X99Y188        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     1.925 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.016     1.941    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X99Y188        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.204     2.145 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=67, routed)          0.566     2.711    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[1]
    SLICE_X103Y187       LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073     2.784 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=9, routed)           0.639     3.423    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].DIST_DEL/i_pipe/norm_dist_skew[0]
    SLICE_X99Y192        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.021     0.021    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].DIST_DEL/i_pipe/aclk
    SLICE_X99Y192        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.357ns  (logic 1.850ns (55.109%)  route 1.507ns (44.891%))
  Logic Levels:           9  (CARRY8=1 DSP_ALU=2 DSP_OUTPUT=2 LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y68       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X12Y68       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     0.541 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.541    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y68       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     0.663 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     0.677    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X12Y69       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.223 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.223    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y69       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     1.332 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=16, routed)          0.348     1.680    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/P[0]
    SLICE_X99Y189        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     1.780 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__1/O
                         net (fo=2, routed)           0.093     1.873    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[2].Q_XOR.SUM_XOR_0
    SLICE_X99Y188        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     1.925 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.016     1.941    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X99Y188        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.204     2.145 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=67, routed)          0.566     2.711    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[1]
    SLICE_X103Y187       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     2.762 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[7]_i_3/O
                         net (fo=7, routed)           0.411     3.173    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q_reg[7]
    SLICE_X99Y186        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     3.298 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[6]_i_1/O
                         net (fo=1, routed)           0.059     3.357    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[6]_0
    SLICE_X99Y186        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.021     0.021    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X99Y186        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.334ns  (logic 1.896ns (56.876%)  route 1.438ns (43.124%))
  Logic Levels:           9  (CARRY8=1 DSP_ALU=2 DSP_OUTPUT=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y68       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X12Y68       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     0.541 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.541    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y68       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     0.663 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     0.677    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X12Y69       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.223 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.223    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y69       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     1.332 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=16, routed)          0.348     1.680    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/P[0]
    SLICE_X99Y189        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     1.780 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__1/O
                         net (fo=2, routed)           0.093     1.873    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[2].Q_XOR.SUM_XOR_0
    SLICE_X99Y188        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     1.925 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.016     1.941    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X99Y188        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.204     2.145 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=67, routed)          0.566     2.711    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[1]
    SLICE_X103Y187       LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073     2.784 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=9, routed)           0.342     3.126    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X100Y187       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.149     3.275 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[6]_i_1__0/O
                         net (fo=1, routed)           0.059     3.334    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/MUX_LOOP[0].shifted_temp[6]
    SLICE_X100Y187       FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.021     0.021    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X100Y187       FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[6]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.329ns  (logic 1.837ns (55.179%)  route 1.492ns (44.821%))
  Logic Levels:           9  (CARRY8=1 DSP_ALU=2 DSP_OUTPUT=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y68       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X12Y68       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     0.541 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.541    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y68       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     0.663 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     0.677    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X12Y69       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.223 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.223    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y69       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     1.332 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=16, routed)          0.348     1.680    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/P[0]
    SLICE_X99Y189        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     1.780 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__1/O
                         net (fo=2, routed)           0.093     1.873    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[2].Q_XOR.SUM_XOR_0
    SLICE_X99Y188        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     1.925 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.016     1.941    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X99Y188        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.204     2.145 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=67, routed)          0.566     2.711    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[1]
    SLICE_X103Y187       LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073     2.784 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=9, routed)           0.397     3.181    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X100Y189       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     3.271 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[3]_i_1__0/O
                         net (fo=1, routed)           0.058     3.329    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/MUX_LOOP[0].shifted_temp[3]
    SLICE_X100Y189       FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.021     0.021    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X100Y189       FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[3]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.329ns  (logic 1.835ns (55.126%)  route 1.494ns (44.874%))
  Logic Levels:           9  (CARRY8=1 DSP_ALU=2 DSP_OUTPUT=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y68       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X12Y68       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     0.541 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.541    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y68       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     0.663 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     0.677    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X12Y69       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.223 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.223    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y69       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     1.332 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=16, routed)          0.348     1.680    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/P[0]
    SLICE_X99Y189        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     1.780 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__1/O
                         net (fo=2, routed)           0.093     1.873    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[2].Q_XOR.SUM_XOR_0
    SLICE_X99Y188        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     1.925 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.016     1.941    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X99Y188        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.204     2.145 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=67, routed)          0.566     2.711    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[1]
    SLICE_X103Y187       LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073     2.784 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=9, routed)           0.385     3.169    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X102Y190       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.088     3.257 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[0]_i_1__4/O
                         net (fo=1, routed)           0.072     3.329    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/MUX_LOOP[0].shifted_temp[0]
    SLICE_X102Y190       FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.021     0.021    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X102Y190       FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[50]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.326ns  (logic 1.787ns (53.722%)  route 1.539ns (46.278%))
  Logic Levels:           8  (CARRY8=1 DSP_ALU=2 DSP_OUTPUT=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y68       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X12Y68       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     0.541 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.541    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y68       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     0.663 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     0.677    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X12Y69       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.223 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.223    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y69       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     1.332 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=16, routed)          0.348     1.680    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/P[0]
    SLICE_X99Y189        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     1.780 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__1/O
                         net (fo=2, routed)           0.093     1.873    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[2].Q_XOR.SUM_XOR_0
    SLICE_X99Y188        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     1.925 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.016     1.941    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X99Y188        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[3])
                                                      0.184     2.125 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[3]
                         net (fo=49, routed)          0.538     2.663    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X103Y188       LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     2.796 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[55]_i_1/O
                         net (fo=16, routed)          0.531     3.326    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[40]_0
    SLICE_X100Y185       FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[50]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.021     0.021    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X100Y185       FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[50]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[52]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.326ns  (logic 1.787ns (53.722%)  route 1.539ns (46.278%))
  Logic Levels:           8  (CARRY8=1 DSP_ALU=2 DSP_OUTPUT=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y68       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X12Y68       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     0.541 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.541    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y68       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     0.663 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     0.677    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X12Y69       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.223 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.223    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y69       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     1.332 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=16, routed)          0.348     1.680    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/P[0]
    SLICE_X99Y189        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     1.780 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__1/O
                         net (fo=2, routed)           0.093     1.873    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[2].Q_XOR.SUM_XOR_0
    SLICE_X99Y188        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     1.925 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.016     1.941    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X99Y188        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[3])
                                                      0.184     2.125 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[3]
                         net (fo=49, routed)          0.538     2.663    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X103Y188       LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     2.796 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[55]_i_1/O
                         net (fo=16, routed)          0.531     3.326    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[40]_0
    SLICE_X100Y185       FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[52]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.021     0.021    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X100Y185       FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U168/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[52]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 training_data_q0[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/empty_reg_225_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  training_data_q0[11] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/training_data_q0[11]
    SLICE_X86Y198        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/empty_reg_225_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/ap_clk
    SLICE_X86Y198        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/empty_reg_225_reg[11]/C

Slack:                    inf
  Source:                 training_data_q0[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/empty_reg_225_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  training_data_q0[12] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/training_data_q0[12]
    SLICE_X79Y209        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/empty_reg_225_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/ap_clk
    SLICE_X79Y209        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/empty_reg_225_reg[12]/C

Slack:                    inf
  Source:                 training_data_q0[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/empty_reg_225_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  training_data_q0[13] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/training_data_q0[13]
    SLICE_X89Y207        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/empty_reg_225_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/ap_clk
    SLICE_X89Y207        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/empty_reg_225_reg[13]/C

Slack:                    inf
  Source:                 training_data_q0[14]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/empty_reg_225_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  training_data_q0[14] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/training_data_q0[14]
    SLICE_X79Y217        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/empty_reg_225_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.018     0.018    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/ap_clk
    SLICE_X79Y217        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/empty_reg_225_reg[14]/C

Slack:                    inf
  Source:                 training_data_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/empty_reg_225_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  training_data_q0[15] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/training_data_q0[15]
    SLICE_X89Y207        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/empty_reg_225_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/ap_clk
    SLICE_X89Y207        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/empty_reg_225_reg[15]/C

Slack:                    inf
  Source:                 training_data_q0[17]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/empty_reg_225_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  training_data_q0[17] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/training_data_q0[17]
    SLICE_X84Y197        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/empty_reg_225_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/ap_clk
    SLICE_X84Y197        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/empty_reg_225_reg[17]/C

Slack:                    inf
  Source:                 training_data_q0[18]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/empty_reg_225_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  training_data_q0[18] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/training_data_q0[18]
    SLICE_X79Y209        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/empty_reg_225_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/ap_clk
    SLICE_X79Y209        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/empty_reg_225_reg[18]/C

Slack:                    inf
  Source:                 training_data_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/empty_reg_225_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  training_data_q0[1] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/training_data_q0[1]
    SLICE_X86Y198        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/empty_reg_225_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/ap_clk
    SLICE_X86Y198        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/empty_reg_225_reg[1]/C

Slack:                    inf
  Source:                 training_data_q0[20]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/empty_reg_225_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  training_data_q0[20] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/training_data_q0[20]
    SLICE_X82Y209        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/empty_reg_225_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/ap_clk
    SLICE_X82Y209        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/empty_reg_225_reg[20]/C

Slack:                    inf
  Source:                 training_data_q0[22]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/empty_reg_225_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  training_data_q0[22] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/training_data_q0[22]
    SLICE_X83Y209        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/empty_reg_225_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/ap_clk
    SLICE_X83Y209        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_397/empty_reg_225_reg[22]/C





