// Seed: 3195553475
module module_0 (
    output tri0 id_0
);
  id_2 :
  assert property (@('b0 or 1 or posedge 1 ? id_2 : 1 ? id_2 : !1'h0) 1)
  else;
endmodule
program module_1 (
    input  uwire id_0,
    input  wor   id_1,
    input  wor   id_2,
    output wor   id_3,
    output uwire id_4,
    input  tri0  id_5,
    output wor   id_6,
    input  wire  id_7,
    input  wire  id_8,
    input  uwire id_9
    , id_11
);
  assign id_6 = 1;
  assign id_4 = 1'b0;
  module_0(
      id_3
  );
endprogram
