/******************************************************************************
 * Copyright (C) 2017 ETSI  All Rights Reserved.
 *
 * Adrien Kirjak
 *
 ** @version  0.0.1
 ** @purpose  1:20, Ensure that the interleave-statement is accepted.
 ** @verdict  pass accept, noexecution
 *****************************************************************/

module Syn_20_TopLevel_003 {

	type port MyPort message {
		inout charstring
	} with {extension "internal"}

	type component GeneralComp { 
		port MyPort p;
	}

	template charstring m_testOne := "ping1";
	template charstring m_testTwo := "ping2";

	testcase TC_Syn_20_TopLevel_003() runs on GeneralComp {

		connect(self:p,self:p);

		p.send(m_testOne);
		p.send(m_testTwo);
		interleave {
			[] p.receive(m_testOne) {
			}
			[] p.receive(m_testTwo) {
			}
		}
		setverdict(pass);
	}

	control {
		execute(TC_Syn_20_TopLevel_003());
	}
}
