vsim work.qr_cordic_tb
# vsim work.qr_cordic_tb 
# Start time: 00:45:45 on May 22,2024
# Loading work.qr_cordic_tb
# Loading work.qr_cordic
# Loading work.GG
# Loading work.GR
# Loading work.MK
# Loading work.ROM
# Loading work.RAM
run -all
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# 
# Output R matrix golden pattern: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# R matrix calculated result: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# 
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** Congratulations!!! R and Q data are all correct! The result is PASS!!!  **
# ** Get finish at cycle: 63                                                 **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(239)
#    Time: 3425 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 239
# Compile of GG.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.GG
# Loading work.GG_one_iter
run -all
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
#############  Autofindloop Analysis  ###############
#############  Loop found at time 475 ns ###############
#   Active process: /qr_cordic_tb/qr_cordic_inst/GG1_inst/GG_one_iter_4/#IMPLICIT-WIRE(yo)#74 @ sub-iteration 0
#     Source: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GG.v:74
#   Active process: /qr_cordic_tb/qr_cordic_inst/GG1_inst/GG_one_iter_4/#IMPLICIT-WIRE(xo)#74 @ sub-iteration 0
#     Source: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GG.v:74
#   Active process: /qr_cordic_tb/qr_cordic_inst/GG1_inst/GG_one_iter_4/#IMPLICIT-WIRE(yo)#74 @ sub-iteration 1
#     Source: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GG.v:74
#   Active process: /qr_cordic_tb/qr_cordic_inst/GG1_inst/GG_one_iter_4/#IMPLICIT-WIRE(xo)#74 @ sub-iteration 1
#     Source: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GG.v:74
#   Active process: /qr_cordic_tb/qr_cordic_inst/GG1_inst/GG_one_iter_4/#IMPLICIT-WIRE(yo)#74 @ sub-iteration 2
#     Source: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/GG.v:74
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 475 ns.
# Break key hit
# Compile of GG.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.GG
# Loading work.GG_one_iter
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# 
# Output R matrix golden pattern: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# R matrix calculated result: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# 
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** Congratulations!!! R and Q data are all correct! The result is PASS!!!  **
# ** Get finish at cycle: 63                                                 **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(239)
#    Time: 3425 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 239
# Compile of GR.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.GR
# Loading work.GR_one_iter
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# 
# Output R matrix golden pattern: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# R matrix calculated result: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# 
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** Congratulations!!! R and Q data are all correct! The result is PASS!!!  **
# ** Get finish at cycle: 63                                                 **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(239)
#    Time: 3425 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 239
# Compile of GR.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.GR
# Loading work.GR_one_iter
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# 
# Output R matrix golden pattern: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# R matrix calculated result: 
#          1008           311          -458           832
#             0          1173           113           283
#             0             0           995          -373
#             0             0             0           777
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# Data R[ 1] is wrong! The output data is   311, but the expected data is   222.
# Data R[ 2] is wrong! The output data is  -458, but the expected data is  -242.
# Data R[ 3] is wrong! The output data is   832, but the expected data is   721.
# Data R[ 5] is wrong! The output data is  1173, but the expected data is  1160.
# Data R[ 6] is wrong! The output data is   113, but the expected data is   -36.
# Data R[ 7] is wrong! The output data is   283, but the expected data is   345.
# Data R[10] is wrong! The output data is   995, but the expected data is   988.
# Data R[11] is wrong! The output data is  -373, but the expected data is  -412.
# Data R[15] is wrong! The output data is   777, but the expected data is   663.
# 
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** FAIL!!! There are   9 error in R matrix!                                **
# *****************************************************************************
# *****************************************************************************
# ** PASS!!! All data are correct in Q matrix!                                **          9
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(239)
#    Time: 3425 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 239
# Compile of GR.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.GR
# Loading work.GR_one_iter
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# 
# Output R matrix golden pattern: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# R matrix calculated result: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# 
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** Congratulations!!! R and Q data are all correct! The result is PASS!!!  **
# ** Get finish at cycle: 63                                                 **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(239)
#    Time: 3425 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 239
# Compile of Q.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# 
# Output R matrix golden pattern: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# R matrix calculated result: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# 
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** Congratulations!!! R and Q data are all correct! The result is PASS!!!  **
# ** Get finish at cycle: 63                                                 **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(239)
#    Time: 3425 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 239
# Compile of cordic.v failed with 1 errors.
# Compile of cordic.v failed with 1 errors.
# Compile of cordic.v failed with 1 errors.
# Compile of cordic.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic
# Loading work.Q
# Loading work.Q_one_iter
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'qr_cordic_inst'.  Expected 16, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v Line: 49
# ** Warning: (vsim-3722) C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(49): [TFMPC] - Missing connection for port 'wr_Q'.
# ** Warning: (vsim-3722) C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(49): [TFMPC] - Missing connection for port 'wr_Q_data'.
# ** Warning: (vsim-3722) C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(49): [TFMPC] - Missing connection for port 'wr_Q_row_addr'.
# ** Warning: (vsim-3722) C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(49): [TFMPC] - Missing connection for port 'wr_Q_col_addr'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# Break key hit
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# Break key hit
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
quit -sim
# End time: 00:53:32 on May 22,2024, Elapsed time: 0:07:47
# Errors: 0, Warnings: 217
vsim work.qr_cordic_tb
# vsim work.qr_cordic_tb 
# Start time: 00:53:37 on May 22,2024
# Loading work.qr_cordic_tb
# Loading work.qr_cordic
# Loading work.GG
# Loading work.GG_one_iter
# Loading work.GR
# Loading work.GR_one_iter
# Loading work.MK
# Loading work.Q
# Loading work.Q_one_iter
# Loading work.ROM
# Loading work.RAM
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# 
# Output R matrix golden pattern: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# R matrix calculated result: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# 
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** Congratulations!!! R and Q data are all correct! The result is PASS!!!  **
# ** Get finish at cycle: 63                                                 **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(243)
#    Time: 3425 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 243
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# 
# Output R matrix golden pattern: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# R matrix calculated result: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# 
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** Congratulations!!! R and Q data are all correct! The result is PASS!!!  **
# ** Get finish at cycle: 63                                                 **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(243)
#    Time: 3425 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 243
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q21_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2077
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q22_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2091
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q23_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2105
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q24_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2119
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q25_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2133
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q26_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2147
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q27_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2161
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q28_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2175
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q31_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2189
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q32_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2203
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q33_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2217
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q34_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2231
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q35_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2245
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q36_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2259
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q37_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2273
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q38_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2287
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q41_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2301
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q42_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2315
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q43_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2329
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q44_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2343
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q45_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2357
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q46_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2371
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q47_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2385
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yi'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'iter'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd2'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd3'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'd4'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'xo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'yo'. The port definition is at: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/Q.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb/qr_cordic_inst/Q48_inst File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v Line: 2399
# Compile of cordic.v failed with 1 errors.
restart
# Compile of cordic.v failed with 1 errors.
# Compile of cordic.v failed with 1 errors.
# Compile of cordic.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# 
# Output R matrix golden pattern: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# R matrix calculated result: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# 
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** Congratulations!!! R and Q data are all correct! The result is PASS!!!  **
# ** Get finish at cycle: 63                                                 **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(243)
#    Time: 3425 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 243
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# 
# Output R matrix golden pattern: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# R matrix calculated result: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# 
# Output Q matrix golden pattern: 
#        -2048         2047         2047         2047
#        -2048        -2048        -2048         2047
#        -2048        -2048         2047         2047
#        -2048         2047         2047         2047
# Q matrix calculated result: 
#            0            0            0            0    0    0    0    0
#            0            0            0            0    0    0    0    0
#            0            0            0            0    0    0    0    0
#            0            0            0            0    0    0    0    0
# 
# Data Q[ 0] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 1] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 2] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 3] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 4] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 5] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 6] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 7] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 8] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 9] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[10] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[11] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[12] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[13] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[14] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[15] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[16] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[17] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[18] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[19] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[20] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[21] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[22] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[23] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[24] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[25] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[26] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[27] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[28] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[29] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[30] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[31] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[32] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[33] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[34] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[35] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[36] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[37] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[38] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[39] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[41] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[42] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[43] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[44] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[45] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[46] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[47] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[50] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[51] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[52] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[53] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[54] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[55] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[59] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[60] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[61] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[62] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[63] is wrong! The output data is     0, but the expected data is  2047.
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** PASS!!! all data are correct in R matrix!                                **          0
# *****************************************************************************
# *****************************************************************************
# ** FAIL!!! There are  58 error in Q matrix!                                **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(243)
#    Time: 3475 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 243
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# 
# Output R matrix golden pattern: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# R matrix calculated result: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# 
# Output Q matrix golden pattern: 
#        -2048         2047         2047         2047
#        -2048        -2048        -2048         2047
#        -2048        -2048         2047         2047
#        -2048         2047         2047         2047
# Q matrix calculated result: 
#            0            0            0            0    0    0    0    0
#            0            0            0            0    0    0    0    0
#            0            0            0            0    0    0    0    0
#            0            0            0            0    0    0    0    0
# 
# Data Q[ 0] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 1] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 2] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 3] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 4] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 5] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 6] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 7] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 8] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 9] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[10] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[11] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[12] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[13] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[14] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[15] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[16] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[17] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[18] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[19] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[20] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[21] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[22] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[23] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[24] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[25] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[26] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[27] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[28] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[29] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[30] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[31] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[32] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[33] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[34] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[35] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[36] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[37] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[38] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[39] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[41] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[42] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[43] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[44] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[45] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[46] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[47] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[50] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[51] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[52] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[53] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[54] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[55] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[59] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[60] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[61] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[62] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[63] is wrong! The output data is     0, but the expected data is  2047.
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** PASS!!! all data are correct in R matrix!                                **          0
# *****************************************************************************
# *****************************************************************************
# ** FAIL!!! There are  58 error in Q matrix!                                **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(243)
#    Time: 3475 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 243
# Compile of qr_cordic_tb.v failed with 1 errors.
restart
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# 
# Output R matrix golden pattern: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# R matrix calculated result: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# 
# Output Q matrix golden pattern: 
#        -2048         2047         2047         2047-2048-2048-2048 2047
#        -2048        -2048        -2048         2047-2048-2048 2047 2047
#        -2048        -2048         2047         2047-2048 2047 2047 2047
#        -2048         2047         2047         2047 2047-2048-2048 2047
# Q matrix calculated result: 
#            0            0            0            0    0    0    0    0
#            0            0            0            0    0    0    0    0
#            0            0            0            0    0    0    0    0
#            0            0            0            0    0    0    0    0
# 
# Data Q[ 0] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 1] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 2] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 3] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 4] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 5] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 6] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 7] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 8] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 9] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[10] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[11] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[12] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[13] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[14] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[15] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[16] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[17] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[18] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[19] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[20] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[21] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[22] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[23] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[24] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[25] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[26] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[27] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[28] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[29] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[30] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[31] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[32] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[33] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[34] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[35] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[36] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[37] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[38] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[39] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[41] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[42] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[43] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[44] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[45] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[46] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[47] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[50] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[51] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[52] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[53] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[54] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[55] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[59] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[60] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[61] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[62] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[63] is wrong! The output data is     0, but the expected data is  2047.
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** PASS!!! all data are correct in R matrix!                                **          0
# *****************************************************************************
# *****************************************************************************
# ** FAIL!!! There are  58 error in Q matrix!                                **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(244)
#    Time: 3475 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 244
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#     -492     -272     -384     -316
#      340     -488     -208      420
#      408      448     -380      288
#      348      456      152      504
#      136      272     -284      508
#      300     -356      384     -460
#     -376      464      488     -276
#      328      488     -440      304
# 
# Output R matrix golden pattern: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# R matrix calculated result: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# 
# Output Q matrix golden pattern: 
#    -2048     2047     2047     2047-2048-2048-2048 2047
#    -2048    -2048    -2048     2047-2048-2048 2047 2047
#    -2048    -2048     2047     2047-2048 2047 2047 2047
#    -2048     2047     2047     2047 2047-2048-2048 2047
# Q matrix calculated result: 
#        0        0        0        0    0    0    0    0
#        0        0        0        0    0    0    0    0
#        0        0        0        0    0    0    0    0
#        0        0        0        0    0    0    0    0
# 
# Data Q[ 0] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 1] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 2] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 3] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 4] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 5] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 6] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 7] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 8] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 9] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[10] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[11] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[12] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[13] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[14] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[15] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[16] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[17] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[18] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[19] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[20] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[21] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[22] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[23] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[24] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[25] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[26] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[27] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[28] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[29] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[30] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[31] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[32] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[33] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[34] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[35] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[36] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[37] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[38] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[39] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[41] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[42] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[43] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[44] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[45] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[46] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[47] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[50] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[51] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[52] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[53] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[54] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[55] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[59] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[60] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[61] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[62] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[63] is wrong! The output data is     0, but the expected data is  2047.
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** PASS!!! all data are correct in R matrix!                                **          0
# *****************************************************************************
# *****************************************************************************
# ** FAIL!!! There are  58 error in Q matrix!                                **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(244)
#    Time: 3475 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 244
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#     -492     -272     -384     -316
#      340     -488     -208      420
#      408      448     -380      288
#      348      456      152      504
#      136      272     -284      508
#      300     -356      384     -460
#     -376      464      488     -276
#      328      488     -440      304
# 
# Output R matrix golden pattern: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# R matrix calculated result: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# 
# Output Q matrix golden pattern: 
#    -2048     2047     2047     2047    -2048    -2048    -2048     2047
#    -2048    -2048    -2048     2047    -2048    -2048     2047     2047
#    -2048    -2048     2047     2047    -2048     2047     2047     2047
#    -2048     2047     2047     2047     2047    -2048    -2048     2047
# Q matrix calculated result: 
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
# 
# Data Q[ 0] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 1] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 2] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 3] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 4] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 5] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 6] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 7] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 8] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 9] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[10] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[11] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[12] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[13] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[14] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[15] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[16] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[17] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[18] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[19] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[20] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[21] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[22] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[23] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[24] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[25] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[26] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[27] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[28] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[29] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[30] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[31] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[32] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[33] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[34] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[35] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[36] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[37] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[38] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[39] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[41] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[42] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[43] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[44] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[45] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[46] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[47] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[50] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[51] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[52] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[53] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[54] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[55] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[59] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[60] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[61] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[62] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[63] is wrong! The output data is     0, but the expected data is  2047.
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** PASS!!! all data are correct in R matrix!                                **          0
# *****************************************************************************
# *****************************************************************************
# ** FAIL!!! There are  58 error in Q matrix!                                **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(244)
#    Time: 3475 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 244
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#     -492     -272     -384     -316
#      340     -488     -208      420
#      408      448     -380      288
#      348      456      152      504
#      136      272     -284      508
#      300     -356      384     -460
#     -376      464      488     -276
#      328      488     -440      304
# 
# Output R matrix golden pattern: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# R matrix calculated result: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# 
# Output Q matrix golden pattern: 
#    -2048     2047     2047     2047    -2048    -2048    -2048     2047
#    -2048    -2048    -2048     2047    -2048    -2048     2047     2047
#    -2048    -2048     2047     2047    -2048     2047     2047     2047
#    -2048     2047     2047     2047     2047    -2048    -2048     2047
#     2047    -2048    -2048     2047     2047     2047    -2048     2047
#     2047     2047    -2048     2047     2047     2047     2047     2047
#     2047     2047     2047     2047     2047     2047     2047     2047
#     2047     2047     2047     2047    -2048    -2048     2047     2047
# Q matrix calculated result: 
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
# 
# Data Q[ 0] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 1] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 2] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 3] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 4] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 5] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 6] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 7] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 8] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 9] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[10] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[11] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[12] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[13] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[14] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[15] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[16] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[17] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[18] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[19] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[20] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[21] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[22] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[23] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[24] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[25] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[26] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[27] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[28] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[29] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[30] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[31] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[32] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[33] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[34] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[35] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[36] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[37] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[38] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[39] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[41] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[42] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[43] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[44] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[45] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[46] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[47] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[50] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[51] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[52] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[53] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[54] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[55] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[59] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[60] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[61] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[62] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[63] is wrong! The output data is     0, but the expected data is  2047.
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** PASS!!! all data are correct in R matrix!                                **          0
# *****************************************************************************
# *****************************************************************************
# ** FAIL!!! There are  58 error in Q matrix!                                **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(244)
#    Time: 3475 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 244
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#     -492     -272     -384     -316
#      340     -488     -208      420
#      408      448     -380      288
#      348      456      152      504
#      136      272     -284      508
#      300     -356      384     -460
#     -376      464      488     -276
#      328      488     -440      304
# 
# Output R matrix golden pattern: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# R matrix calculated result: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# 
# Output Q matrix golden pattern: 
#    -2048     2047     2047     2047    -2048    -2048    -2048     2047
#    -2048    -2048    -2048     2047    -2048    -2048     2047     2047
#    -2048    -2048     2047     2047    -2048     2047     2047     2047
#    -2048     2047     2047     2047     2047    -2048    -2048     2047
#     2047    -2048    -2048     2047     2047     2047    -2048     2047
#     2047     2047    -2048     2047     2047     2047     2047     2047
#     2047     2047     2047     2047     2047     2047     2047     2047
#     2047     2047     2047     2047    -2048    -2048     2047     2047
# Q matrix calculated result: 
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
# 
# Data Q[ 0] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 1] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 2] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 3] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 4] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 5] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 6] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 7] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 8] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 9] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[10] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[11] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[12] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[13] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[14] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[15] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[16] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[17] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[18] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[19] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[20] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[21] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[22] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[23] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[24] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[25] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[26] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[27] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[28] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[29] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[30] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[31] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[32] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[33] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[34] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[35] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[36] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[37] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[38] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[39] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[41] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[42] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[43] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[44] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[45] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[46] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[47] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[50] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[51] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[52] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[53] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[54] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[55] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[59] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[60] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[61] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[62] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[63] is wrong! The output data is     0, but the expected data is  2047.
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** PASS!!! all data are correct in R matrix!                                **          0
# *****************************************************************************
# *****************************************************************************
# ** FAIL!!! There are  58 error in Q matrix!                                **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(253)
#    Time: 3475 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 253
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#     -492     -272     -384     -316
#      340     -488     -208      420
#      408      448     -380      288
#      348      456      152      504
#      136      272     -284      508
#      300     -356      384     -460
#     -376      464      488     -276
#      328      488     -440      304
# 
# Output R matrix golden pattern: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# R matrix calculated result: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# 
# Output Q matrix golden pattern: 
#    -2048     2047     2047     2047    -2048    -2048    -2048     2047
#    -2048    -2048    -2048     2047    -2048    -2048     2047     2047
#    -2048    -2048     2047     2047    -2048     2047     2047     2047
#    -2048     2047     2047     2047     2047    -2048    -2048     2047
#     2047    -2048    -2048     2047     2047     2047    -2048     2047
#     2047     2047    -2048     2047     2047     2047     2047     2047
#     2047     2047     2047     2047     2047     2047     2047     2047
#     2047     2047     2047     2047    -2048    -2048     2047     2047
# Q matrix calculated result: 
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
# 
# Data Q[ 0] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 1] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 2] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 3] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 4] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 5] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 6] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 7] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 8] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 9] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[10] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[11] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[12] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[13] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[14] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[15] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[16] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[17] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[18] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[19] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[20] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[21] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[22] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[23] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[24] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[25] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[26] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[27] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[28] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[29] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[30] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[31] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[32] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[33] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[34] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[35] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[36] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[37] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[38] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[39] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[41] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[42] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[43] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[44] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[45] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[46] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[47] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[50] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[51] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[52] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[53] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[54] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[55] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[59] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[60] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[61] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[62] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[63] is wrong! The output data is     0, but the expected data is  2047.
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** PASS!!! all data are correct in R matrix!                                **          0
# ** FAIL!!! There are  58 error in Q matrix!                                **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(249)
#    Time: 3475 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 249
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#     -492     -272     -384     -316
#      340     -488     -208      420
#      408      448     -380      288
#      348      456      152      504
#      136      272     -284      508
#      300     -356      384     -460
#     -376      464      488     -276
#      328      488     -440      304
# 
# Output R matrix golden pattern: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# R matrix calculated result: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# 
# Output Q matrix golden pattern: 
#    -2048     2047     2047     2047    -2048    -2048    -2048     2047
#    -2048    -2048    -2048     2047    -2048    -2048     2047     2047
#    -2048    -2048     2047     2047    -2048     2047     2047     2047
#    -2048     2047     2047     2047     2047    -2048    -2048     2047
#     2047    -2048    -2048     2047     2047     2047    -2048     2047
#     2047     2047    -2048     2047     2047     2047     2047     2047
#     2047     2047     2047     2047     2047     2047     2047     2047
#     2047     2047     2047     2047    -2048    -2048     2047     2047
# Q matrix calculated result: 
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
# 
# Data Q[ 0] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 1] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 2] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 3] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 4] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 5] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 6] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 7] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 8] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 9] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[10] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[11] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[12] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[13] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[14] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[15] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[16] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[17] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[18] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[19] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[20] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[21] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[22] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[23] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[24] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[25] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[26] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[27] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[28] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[29] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[30] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[31] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[32] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[33] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[34] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[35] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[36] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[37] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[38] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[39] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[41] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[42] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[43] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[44] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[45] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[46] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[47] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[50] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[51] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[52] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[53] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[54] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[55] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[59] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[60] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[61] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[62] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[63] is wrong! The output data is     0, but the expected data is  2047.
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** PASS!!! all data are correct in R matrix!                                **          0
# ** FAIL!!! There are  58 error in Q matrix!                                **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(247)
#    Time: 3475 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 247
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#     -492     -272     -384     -316
#      340     -488     -208      420
#      408      448     -380      288
#      348      456      152      504
#      136      272     -284      508
#      300     -356      384     -460
#     -376      464      488     -276
#      328      488     -440      304
# 
# Output R matrix golden pattern: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# R matrix calculated result: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# 
# Output Q matrix golden pattern: 
#    -2048     2047     2047     2047    -2048    -2048    -2048     2047
#    -2048    -2048    -2048     2047    -2048    -2048     2047     2047
#    -2048    -2048     2047     2047    -2048     2047     2047     2047
#    -2048     2047     2047     2047     2047    -2048    -2048     2047
#     2047    -2048    -2048     2047     2047     2047    -2048     2047
#     2047     2047    -2048     2047     2047     2047     2047     2047
#     2047     2047     2047     2047     2047     2047     2047     2047
#     2047     2047     2047     2047    -2048    -2048     2047     2047
# Q matrix calculated result: 
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
# 
# Data Q[ 0] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 1] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 2] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 3] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 4] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 5] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 6] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 7] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 8] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 9] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[10] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[11] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[12] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[13] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[14] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[15] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[16] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[17] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[18] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[19] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[20] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[21] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[22] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[23] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[24] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[25] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[26] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[27] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[28] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[29] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[30] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[31] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[32] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[33] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[34] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[35] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[36] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[37] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[38] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[39] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[41] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[42] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[43] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[44] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[45] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[46] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[47] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[50] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[51] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[52] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[53] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[54] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[55] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[59] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[60] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[61] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[62] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[63] is wrong! The output data is     0, but the expected data is  2047.
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** PASS!!! all data are correct in R matrix!                            **          0
# ** FAIL!!! There are  58 error in Q matrix!                             **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(247)
#    Time: 3475 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 247
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#     -492     -272     -384     -316
#      340     -488     -208      420
#      408      448     -380      288
#      348      456      152      504
#      136      272     -284      508
#      300     -356      384     -460
#     -376      464      488     -276
#      328      488     -440      304
# 
# Output R matrix golden pattern: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# R matrix calculated result: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# 
# Output Q matrix golden pattern: 
#    -2048     2047     2047     2047    -2048    -2048    -2048     2047
#    -2048    -2048    -2048     2047    -2048    -2048     2047     2047
#    -2048    -2048     2047     2047    -2048     2047     2047     2047
#    -2048     2047     2047     2047     2047    -2048    -2048     2047
#     2047    -2048    -2048     2047     2047     2047    -2048     2047
#     2047     2047    -2048     2047     2047     2047     2047     2047
#     2047     2047     2047     2047     2047     2047     2047     2047
#     2047     2047     2047     2047    -2048    -2048     2047     2047
# Q matrix calculated result: 
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
# 
# Data Q[ 0] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 1] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 2] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 3] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 4] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 5] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 6] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 7] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 8] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 9] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[10] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[11] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[12] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[13] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[14] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[15] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[16] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[17] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[18] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[19] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[20] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[21] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[22] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[23] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[24] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[25] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[26] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[27] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[28] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[29] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[30] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[31] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[32] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[33] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[34] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[35] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[36] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[37] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[38] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[39] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[41] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[42] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[43] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[44] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[45] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[46] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[47] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[50] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[51] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[52] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[53] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[54] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[55] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[59] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[60] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[61] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[62] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[63] is wrong! The output data is     0, but the expected data is  2047.
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** PASS!!!  all data are correct in R matrix!                            **          0
# ** FAIL!!!  There are  58 error in Q matrix!                             **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(247)
#    Time: 3475 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 247
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#     -492     -272     -384     -316
#      340     -488     -208      420
#      408      448     -380      288
#      348      456      152      504
#      136      272     -284      508
#      300     -356      384     -460
#     -376      464      488     -276
#      328      488     -440      304
# 
# Output R matrix golden pattern: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# R matrix calculated result: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# 
# Output Q matrix golden pattern: 
#    -2048     2047     2047     2047    -2048    -2048    -2048     2047
#    -2048    -2048    -2048     2047    -2048    -2048     2047     2047
#    -2048    -2048     2047     2047    -2048     2047     2047     2047
#    -2048     2047     2047     2047     2047    -2048    -2048     2047
#     2047    -2048    -2048     2047     2047     2047    -2048     2047
#     2047     2047    -2048     2047     2047     2047     2047     2047
#     2047     2047     2047     2047     2047     2047     2047     2047
#     2047     2047     2047     2047    -2048    -2048     2047     2047
# Q matrix calculated result: 
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
# 
# Data Q[ 0] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 1] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 2] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 3] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 4] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 5] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 6] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 7] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 8] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 9] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[10] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[11] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[12] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[13] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[14] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[15] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[16] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[17] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[18] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[19] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[20] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[21] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[22] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[23] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[24] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[25] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[26] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[27] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[28] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[29] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[30] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[31] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[32] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[33] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[34] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[35] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[36] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[37] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[38] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[39] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[41] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[42] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[43] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[44] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[45] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[46] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[47] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[50] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[51] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[52] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[53] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[54] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[55] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[59] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[60] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[61] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[62] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[63] is wrong! The output data is     0, but the expected data is  2047.
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** PASS!!!  all data are correct in R matrix!                            **          0
# ** FAIL!!!  There are    58 error in Q matrix!                             **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(247)
#    Time: 3475 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 247
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#     -492     -272     -384     -316
#      340     -488     -208      420
#      408      448     -380      288
#      348      456      152      504
#      136      272     -284      508
#      300     -356      384     -460
#     -376      464      488     -276
#      328      488     -440      304
# 
# Output R matrix golden pattern: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# R matrix calculated result: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# 
# Output Q matrix golden pattern: 
#    -2048     2047     2047     2047    -2048    -2048    -2048     2047
#    -2048    -2048    -2048     2047    -2048    -2048     2047     2047
#    -2048    -2048     2047     2047    -2048     2047     2047     2047
#    -2048     2047     2047     2047     2047    -2048    -2048     2047
#     2047    -2048    -2048     2047     2047     2047    -2048     2047
#     2047     2047    -2048     2047     2047     2047     2047     2047
#     2047     2047     2047     2047     2047     2047     2047     2047
#     2047     2047     2047     2047    -2048    -2048     2047     2047
# Q matrix calculated result: 
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
# 
# Data Q[ 0] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 1] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 2] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 3] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 4] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 5] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 6] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 7] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 8] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 9] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[10] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[11] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[12] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[13] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[14] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[15] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[16] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[17] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[18] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[19] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[20] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[21] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[22] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[23] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[24] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[25] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[26] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[27] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[28] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[29] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[30] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[31] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[32] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[33] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[34] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[35] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[36] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[37] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[38] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[39] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[41] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[42] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[43] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[44] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[45] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[46] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[47] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[50] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[51] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[52] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[53] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[54] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[55] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[59] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[60] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[61] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[62] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[63] is wrong! The output data is     0, but the expected data is  2047.
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** PASS!!!  all data are correct in R matrix!                            **          0
# ** FAIL!!!  There are    58 error in Q matrix!                             **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(247)
#    Time: 3475 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 247
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#     -492     -272     -384     -316
#      340     -488     -208      420
#      408      448     -380      288
#      348      456      152      504
#      136      272     -284      508
#      300     -356      384     -460
#     -376      464      488     -276
#      328      488     -440      304
# 
# Output R matrix golden pattern: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# R matrix calculated result: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# 
# Output Q matrix golden pattern: 
#    -2048     2047     2047     2047    -2048    -2048    -2048     2047
#    -2048    -2048    -2048     2047    -2048    -2048     2047     2047
#    -2048    -2048     2047     2047    -2048     2047     2047     2047
#    -2048     2047     2047     2047     2047    -2048    -2048     2047
#     2047    -2048    -2048     2047     2047     2047    -2048     2047
#     2047     2047    -2048     2047     2047     2047     2047     2047
#     2047     2047     2047     2047     2047     2047     2047     2047
#     2047     2047     2047     2047    -2048    -2048     2047     2047
# Q matrix calculated result: 
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
# 
# Data Q[ 0] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 1] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 2] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 3] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 4] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 5] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 6] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 7] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 8] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 9] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[10] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[11] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[12] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[13] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[14] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[15] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[16] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[17] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[18] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[19] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[20] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[21] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[22] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[23] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[24] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[25] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[26] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[27] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[28] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[29] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[30] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[31] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[32] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[33] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[34] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[35] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[36] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[37] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[38] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[39] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[41] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[42] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[43] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[44] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[45] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[46] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[47] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[50] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[51] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[52] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[53] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[54] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[55] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[59] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[60] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[61] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[62] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[63] is wrong! The output data is     0, but the expected data is  2047.
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** PASS!!!  all data are correct in R matrix!                              **
# ** FAIL!!!  There are    58 error in Q matrix!                             **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(247)
#    Time: 3475 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 247
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#     -492     -272     -384     -316
#      340     -488     -208      420
#      408      448     -380      288
#      348      456      152      504
#      136      272     -284      508
#      300     -356      384     -460
#     -376      464      488     -276
#      328      488     -440      304
# 
# Output R matrix golden pattern: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# R matrix calculated result: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# 
# Output Q matrix golden pattern: 
#    -2048     2047     2047     2047    -2048    -2048    -2048     2047
#    -2048    -2048    -2048     2047    -2048    -2048     2047     2047
#    -2048    -2048     2047     2047    -2048     2047     2047     2047
#    -2048     2047     2047     2047     2047    -2048    -2048     2047
#     2047    -2048    -2048     2047     2047     2047    -2048     2047
#     2047     2047    -2048     2047     2047     2047     2047     2047
#     2047     2047     2047     2047     2047     2047     2047     2047
#     2047     2047     2047     2047    -2048    -2048     2047     2047
# Q matrix calculated result: 
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
# 
# Data Q[ 0] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 1] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 2] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 3] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 4] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 5] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 6] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 7] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 8] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 9] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[10] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[11] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[12] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[13] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[14] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[15] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[16] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[17] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[18] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[19] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[20] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[21] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[22] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[23] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[24] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[25] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[26] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[27] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[28] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[29] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[30] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[31] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[32] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[33] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[34] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[35] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[36] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[37] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[38] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[39] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[41] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[42] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[43] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[44] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[45] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[46] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[47] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[50] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[51] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[52] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[53] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[54] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[55] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[59] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[60] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[61] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[62] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[63] is wrong! The output data is     0, but the expected data is  2047.
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** PASS!!!  All data are correct in R matrix!                              **
# ** FAIL!!!  There are    58 error in Q matrix!                             **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(247)
#    Time: 3475 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 247
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#     -492     -272     -384     -316
#      340     -488     -208      420
#      408      448     -380      288
#      348      456      152      504
#      136      272     -284      508
#      300     -356      384     -460
#     -376      464      488     -276
#      328      488     -440      304
# 
# Output R matrix golden pattern: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# R matrix calculated result: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# 
# Output Q matrix golden pattern: 
#    -2048     2047     2047     2047    -2048    -2048    -2048     2047
#    -2048    -2048    -2048     2047    -2048    -2048     2047     2047
#    -2048    -2048     2047     2047    -2048     2047     2047     2047
#    -2048     2047     2047     2047     2047    -2048    -2048     2047
#     2047    -2048    -2048     2047     2047     2047    -2048     2047
#     2047     2047    -2048     2047     2047     2047     2047     2047
#     2047     2047     2047     2047     2047     2047     2047     2047
#     2047     2047     2047     2047    -2048    -2048     2047     2047
# Q matrix calculated result: 
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
# 
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** PASS!!!  All data are correct in R matrix!                              **
# ** PASS!!!  All data are correct in Q matrix!                              **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(247)
#    Time: 3475 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 247
# Compile of cordic.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#     -492     -272     -384     -316
#      340     -488     -208      420
#      408      448     -380      288
#      348      456      152      504
#      136      272     -284      508
#      300     -356      384     -460
#     -376      464      488     -276
#      328      488     -440      304
# 
# Output R matrix golden pattern: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# R matrix calculated result: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# 
# Output Q matrix golden pattern: 
#    -2048     2047     2047     2047    -2048    -2048    -2048     2047
#    -2048    -2048    -2048     2047    -2048    -2048     2047     2047
#    -2048    -2048     2047     2047    -2048     2047     2047     2047
#    -2048     2047     2047     2047     2047    -2048    -2048     2047
#     2047    -2048    -2048     2047     2047     2047    -2048     2047
#     2047     2047    -2048     2047     2047     2047     2047     2047
#     2047     2047     2047     2047     2047     2047     2047     2047
#     2047     2047     2047     2047    -2048    -2048     2047     2047
# Q matrix calculated result: 
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
# 
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** PASS!!!  All data are correct in R matrix!                              **
# ** PASS!!!  All data are correct in Q matrix!                              **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(247)
#    Time: 3475 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 247
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#     -492     -272     -384     -316
#      340     -488     -208      420
#      408      448     -380      288
#      348      456      152      504
#      136      272     -284      508
#      300     -356      384     -460
#     -376      464      488     -276
#      328      488     -440      304
# 
# Output R matrix golden pattern: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# R matrix calculated result: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# 
# Output Q matrix golden pattern: 
#    -2048     2047     2047     2047    -2048    -2048    -2048     2047
#    -2048    -2048    -2048     2047    -2048    -2048     2047     2047
#    -2048    -2048     2047     2047    -2048     2047     2047     2047
#    -2048     2047     2047     2047     2047    -2048    -2048     2047
#     2047    -2048    -2048     2047     2047     2047    -2048     2047
#     2047     2047    -2048     2047     2047     2047     2047     2047
#     2047     2047     2047     2047     2047     2047     2047     2047
#     2047     2047     2047     2047    -2048    -2048     2047     2047
# Q matrix calculated result: 
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
# 
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** PASS!!!  All data are correct in R matrix!                              **
# ** FAIL!!!  There are     1 error in Q matrix!                             **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(248)
#    Time: 3475 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 248
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#     -492     -272     -384     -316
#      340     -488     -208      420
#      408      448     -380      288
#      348      456      152      504
#      136      272     -284      508
#      300     -356      384     -460
#     -376      464      488     -276
#      328      488     -440      304
# 
# Output R matrix golden pattern: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# R matrix calculated result: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# 
# Output Q matrix golden pattern: 
#    -2048     2047     2047     2047    -2048    -2048    -2048     2047
#    -2048    -2048    -2048     2047    -2048    -2048     2047     2047
#    -2048    -2048     2047     2047    -2048     2047     2047     2047
#    -2048     2047     2047     2047     2047    -2048    -2048     2047
#     2047    -2048    -2048     2047     2047     2047    -2048     2047
#     2047     2047    -2048     2047     2047     2047     2047     2047
#     2047     2047     2047     2047     2047     2047     2047     2047
#     2047     2047     2047     2047    -2048    -2048     2047     2047
# Q matrix calculated result: 
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
# 
# Data Q[ 0] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 1] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 2] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 3] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 4] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 5] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 6] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 7] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 8] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 9] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[10] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[11] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[12] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[13] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[14] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[15] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[16] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[17] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[18] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[19] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[20] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[21] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[22] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[23] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[24] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[25] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[26] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[27] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[28] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[29] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[30] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[31] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[32] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[33] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[34] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[35] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[36] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[37] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[38] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[39] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[41] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[42] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[43] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[44] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[45] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[46] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[47] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[50] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[51] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[52] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[53] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[54] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[55] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[59] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[60] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[61] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[62] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[63] is wrong! The output data is     0, but the expected data is  2047.
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** PASS!!!  All data are correct in R matrix!                              **
# ** FAIL!!!  There are    58 error in Q matrix!                             **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(246)
#    Time: 3475 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 246
add wave -position end  sim:/qr_cordic_tb/RAM_Q_inst/RAM
restart
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#     -492     -272     -384     -316
#      340     -488     -208      420
#      408      448     -380      288
#      348      456      152      504
#      136      272     -284      508
#      300     -356      384     -460
#     -376      464      488     -276
#      328      488     -440      304
# 
# Output R matrix golden pattern: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# R matrix calculated result: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# 
# Output Q matrix golden pattern: 
#    -2048     2047     2047     2047    -2048    -2048    -2048     2047
#    -2048    -2048    -2048     2047    -2048    -2048     2047     2047
#    -2048    -2048     2047     2047    -2048     2047     2047     2047
#    -2048     2047     2047     2047     2047    -2048    -2048     2047
#     2047    -2048    -2048     2047     2047     2047    -2048     2047
#     2047     2047    -2048     2047     2047     2047     2047     2047
#     2047     2047     2047     2047     2047     2047     2047     2047
#     2047     2047     2047     2047    -2048    -2048     2047     2047
# Q matrix calculated result: 
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
# 
# Data Q[ 0] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 1] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 2] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 3] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 4] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 5] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 6] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 7] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 8] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 9] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[10] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[11] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[12] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[13] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[14] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[15] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[16] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[17] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[18] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[19] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[20] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[21] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[22] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[23] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[24] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[25] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[26] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[27] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[28] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[29] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[30] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[31] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[32] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[33] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[34] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[35] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[36] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[37] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[38] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[39] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[41] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[42] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[43] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[44] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[45] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[46] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[47] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[50] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[51] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[52] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[53] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[54] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[55] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[59] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[60] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[61] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[62] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[63] is wrong! The output data is     0, but the expected data is  2047.
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** PASS!!!  All data are correct in R matrix!                              **
# ** FAIL!!!  There are    58 error in Q matrix!                             **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(246)
#    Time: 3475 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 246
add wave -position end  sim:/qr_cordic_tb/Q_gold
restart
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#     -492     -272     -384     -316
#      340     -488     -208      420
#      408      448     -380      288
#      348      456      152      504
#      136      272     -284      508
#      300     -356      384     -460
#     -376      464      488     -276
#      328      488     -440      304
# 
# Output R matrix golden pattern: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# R matrix calculated result: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# 
# Output Q matrix golden pattern: 
#    -2048     2047     2047     2047    -2048    -2048    -2048     2047
#    -2048    -2048    -2048     2047    -2048    -2048     2047     2047
#    -2048    -2048     2047     2047    -2048     2047     2047     2047
#    -2048     2047     2047     2047     2047    -2048    -2048     2047
#     2047    -2048    -2048     2047     2047     2047    -2048     2047
#     2047     2047    -2048     2047     2047     2047     2047     2047
#     2047     2047     2047     2047     2047     2047     2047     2047
#     2047     2047     2047     2047    -2048    -2048     2047     2047
# Q matrix calculated result: 
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
# 
# Data Q[ 0] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 1] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 2] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 3] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 4] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 5] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 6] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 7] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 8] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 9] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[10] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[11] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[12] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[13] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[14] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[15] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[16] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[17] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[18] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[19] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[20] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[21] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[22] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[23] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[24] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[25] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[26] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[27] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[28] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[29] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[30] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[31] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[32] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[33] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[34] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[35] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[36] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[37] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[38] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[39] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[41] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[42] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[43] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[44] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[45] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[46] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[47] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[50] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[51] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[52] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[53] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[54] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[55] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[59] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[60] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[61] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[62] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[63] is wrong! The output data is     0, but the expected data is  2047.
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** PASS!!!  All data are correct in R matrix!                              **
# ** FAIL!!!  There are    58 error in Q matrix!                             **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(246)
#    Time: 3475 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 246
Q_gold[4*m+0]
# invalid command name "4*m+0"
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#     -492     -272     -384     -316
#      340     -488     -208      420
#      408      448     -380      288
#      348      456      152      504
#      136      272     -284      508
#      300     -356      384     -460
#     -376      464      488     -276
#      328      488     -440      304
# 
# Output R matrix golden pattern: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# R matrix calculated result: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# 
# Output Q matrix golden pattern: 
#        1     2047     2047     2047    -2048    -2048    -2048     2047
#        1    -2048    -2048     2047    -2048    -2048     2047     2047
#        1    -2048     2047     2047    -2048     2047     2047     2047
#        1     2047     2047     2047     2047    -2048    -2048     2047
#        1    -2048    -2048     2047     2047     2047    -2048     2047
#        1     2047    -2048     2047     2047     2047     2047     2047
#        1     2047     2047     2047     2047     2047     2047     2047
#        1     2047     2047     2047    -2048    -2048     2047     2047
# Q matrix calculated result: 
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
# 
# Data Q[ 0] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 1] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 2] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 3] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 4] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 5] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 6] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 7] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 8] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 9] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[10] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[11] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[12] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[13] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[14] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[15] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[16] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[17] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[18] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[19] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[20] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[21] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[22] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[23] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[24] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[25] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[26] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[27] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[28] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[29] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[30] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[31] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[32] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[33] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[34] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[35] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[36] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[37] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[38] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[39] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[41] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[42] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[43] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[44] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[45] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[46] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[47] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[50] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[51] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[52] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[53] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[54] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[55] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[59] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[60] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[61] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[62] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[63] is wrong! The output data is     0, but the expected data is  2047.
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** PASS!!!  All data are correct in R matrix!                              **
# ** FAIL!!!  There are    58 error in Q matrix!                             **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(246)
#    Time: 3475 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 246
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#     -492     -272     -384     -316
#      340     -488     -208      420
#      408      448     -380      288
#      348      456      152      504
#      136      272     -284      508
#      300     -356      384     -460
#     -376      464      488     -276
#      328      488     -440      304
# 
# Output R matrix golden pattern: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# R matrix calculated result: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# 
# Output Q matrix golden pattern: 
#    -2048     2047     2047     2047    -2048    -2048    -2048     2047
#    -2048    -2048    -2048     2047    -2048    -2048     2047     2047
#    -2048    -2048     2047     2047    -2048     2047     2047     2047
#    -2048     2047     2047     2047     2047    -2048    -2048     2047
#     2047    -2048    -2048     2047     2047     2047    -2048     2047
#     2047     2047    -2048     2047     2047     2047     2047     2047
#     2047     2047     2047     2047     2047     2047     2047     2047
#     2047     2047     2047     2047    -2048    -2048     2047     2047
#    -2048    -2048     2047     2047     2047     2047    -2048    -2048
# Q matrix calculated result: 
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
# 
# Data Q[ 0] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 1] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 2] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 3] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 4] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 5] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 6] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 7] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 8] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 9] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[10] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[11] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[12] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[13] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[14] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[15] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[16] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[17] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[18] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[19] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[20] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[21] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[22] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[23] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[24] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[25] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[26] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[27] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[28] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[29] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[30] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[31] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[32] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[33] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[34] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[35] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[36] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[37] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[38] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[39] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[41] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[42] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[43] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[44] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[45] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[46] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[47] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[50] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[51] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[52] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[53] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[54] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[55] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[59] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[60] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[61] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[62] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[63] is wrong! The output data is     0, but the expected data is  2047.
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** PASS!!!  All data are correct in R matrix!                              **
# ** FAIL!!!  There are    58 error in Q matrix!                             **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(246)
#    Time: 3475 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 246
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#     -492     -272     -384     -316
#      340     -488     -208      420
#      408      448     -380      288
#      348      456      152      504
#      136      272     -284      508
#      300     -356      384     -460
#     -376      464      488     -276
#      328      488     -440      304
# 
# Output R matrix golden pattern: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# R matrix calculated result: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# 
# Output Q matrix golden pattern: 
#        0     2047     2047     2047    -2048    -2048    -2048     2047
#        0    -2048    -2048     2047    -2048    -2048     2047     2047
#        0    -2048     2047     2047    -2048     2047     2047     2047
#        0     2047     2047     2047     2047    -2048    -2048     2047
#        0    -2048    -2048     2047     2047     2047    -2048     2047
#        0     2047    -2048     2047     2047     2047     2047     2047
#        0     2047     2047     2047     2047     2047     2047     2047
#        0     2047     2047     2047    -2048    -2048     2047     2047
# Q matrix calculated result: 
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
# 
# Data Q[ 0] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 1] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 2] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 3] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 4] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 5] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 6] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 7] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 8] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 9] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[10] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[11] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[12] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[13] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[14] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[15] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[16] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[17] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[18] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[19] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[20] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[21] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[22] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[23] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[24] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[25] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[26] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[27] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[28] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[29] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[30] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[31] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[32] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[33] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[34] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[35] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[36] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[37] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[38] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[39] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[41] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[42] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[43] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[44] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[45] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[46] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[47] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[50] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[51] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[52] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[53] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[54] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[55] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[59] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[60] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[61] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[62] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[63] is wrong! The output data is     0, but the expected data is  2047.
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** PASS!!!  All data are correct in R matrix!                              **
# ** FAIL!!!  There are    58 error in Q matrix!                             **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(246)
#    Time: 3475 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 246
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#     -492     -272     -384     -316
#      340     -488     -208      420
#      408      448     -380      288
#      348      456      152      504
#      136      272     -284      508
#      300     -356      384     -460
#     -376      464      488     -276
#      328      488     -440      304
# 
# Output R matrix golden pattern: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# R matrix calculated result: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# 
# Output Q matrix golden pattern: 
#    -2048     2047     2047     2047    -2048    -2048    -2048     2047
#    -2048    -2048     2047     2047     2047     2047     2047     2047
#     2047    -2048    -2048     2047     2047     2047    -2048     2047
#     2047     2047     2047     2047    -2048     2047     2047     2047
#    -2048    -2048     2047     2047        0     2047    -2048    -2048
#        0     2047    -2048    -2048        0    -2048    -2048     2047
#        0        0     2047    -2048        0    -2048    -2048     2047
#        0        0        0     2047        x    -2048     2047     2047
# Q matrix calculated result: 
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        x        0        0        0
# 
# Data Q[ 0] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 1] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 2] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 3] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 4] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 5] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 6] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 7] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 8] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 9] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[10] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[11] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[12] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[13] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[14] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[15] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[16] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[17] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[18] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[19] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[20] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[21] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[22] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[23] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[24] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[25] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[26] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[27] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[28] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[29] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[30] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[31] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[32] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[33] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[34] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[35] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[36] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[37] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[38] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[39] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[41] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[42] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[43] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[44] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[45] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[46] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[47] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[50] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[51] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[52] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[53] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[54] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[55] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[59] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[60] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[61] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[62] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[63] is wrong! The output data is     0, but the expected data is  2047.
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** PASS!!!  All data are correct in R matrix!                              **
# ** FAIL!!!  There are    58 error in Q matrix!                             **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(246)
#    Time: 3475 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 246
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#     -492     -272     -384     -316
#      340     -488     -208      420
#      408      448     -380      288
#      348      456      152      504
#      136      272     -284      508
#      300     -356      384     -460
#     -376      464      488     -276
#      328      488     -440      304
# 
# Output R matrix golden pattern: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# R matrix calculated result: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# 
# Output Q matrix golden pattern: 
#    -2048     2047     2047     2047    -2048    -2048    -2048     2047
#    -2048    -2048     2047     2047    -2048     2047     2047     2047
#     2047    -2048    -2048     2047     2047     2047    -2048     2047
#     2047     2047     2047     2047     2047     2047     2047     2047
#    -2048    -2048     2047     2047     2047     2047    -2048    -2048
#        0     2047    -2048    -2048    -2048    -2048    -2048     2047
#        0        0     2047    -2048    -2048    -2048    -2048     2047
#        0        0        0     2047     2047    -2048     2047     2047
# Q matrix calculated result: 
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
# 
# Data Q[ 0] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 1] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 2] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 3] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 4] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 5] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 6] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 7] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[ 8] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[ 9] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[10] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[11] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[12] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[13] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[14] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[15] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[16] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[17] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[18] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[19] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[20] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[21] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[22] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[23] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[24] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[25] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[26] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[27] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[28] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[29] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[30] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[31] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[32] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[33] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[34] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[35] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[36] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[37] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[38] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[39] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[41] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[42] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[43] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[44] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[45] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[46] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[47] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[50] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[51] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[52] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[53] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[54] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[55] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[59] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[60] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[61] is wrong! The output data is     0, but the expected data is -2048.
# Data Q[62] is wrong! The output data is     0, but the expected data is  2047.
# Data Q[63] is wrong! The output data is     0, but the expected data is  2047.
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** PASS!!!  All data are correct in R matrix!                              **
# ** FAIL!!!  There are    58 error in Q matrix!                             **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(246)
#    Time: 3475 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 246
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#     -492     -272     -384     -316
#      340     -488     -208      420
#      408      448     -380      288
#      348      456      152      504
#      136      272     -284      508
#      300     -356      384     -460
#     -376      464      488     -276
#      328      488     -440      304
# 
# Output R matrix golden pattern: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# R matrix calculated result: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# 
# Output Q matrix golden pattern: 
#    -2048     2047     2047     2047    -2048    -2048    -2048     2047
#    -2048    -2048     2047     2047    -2048     2047     2047     2047
#     2047    -2048    -2048     2047     2047     2047    -2048     2047
#     2047     2047     2047     2047     2047     2047     2047     2047
#    -2048    -2048     2047     2047     2047     2047    -2048    -2048
#        0     2047    -2048    -2048    -2048    -2048    -2048     2047
#        0        0     2047    -2048    -2048    -2048    -2048     2047
#        0        0        0     2047     2047    -2048     2047     2047
# Q matrix calculated result: 
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
# 
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** PASS!!!  All data are correct in R matrix!                              **
# ** FAIL!!!  There are    58 error in Q matrix!                             **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(246)
#    Time: 3475 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 246
restart
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#     -416      -16     -476     -340
#     -228      304      356      208
#       48     -368      444     -480
#      468      -84      180     -232
#      476      424      260     -468
#     -352      296      248     -416
#      480      468     -112      328
#      468      156      156      196
# 
# Output R matrix golden pattern: 
#     1122      244      244      120
#        0      833       36      114
#        0        0      831     -347
#        0        0        0      921
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# R matrix calculated result: 
#     1122      244      244      120
#        0      833       36      114
#        0        0      831     -347
#        0        0        0      921
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# 
# Output Q matrix golden pattern: 
#    -2048    -2048     2047     2047     2047     2047    -2048    -2048
#    -2048     2047    -2048    -2048    -2048    -2048    -2048    -2048
#    -2048    -2048     2047     2047     2047     2047     2047     2047
#    -2048    -2048    -2048    -2048    -2048    -2048     2047    -2048
#     2047    -2048     2047     2047     2047     2047     2047     2047
#        0    -2048    -2048     2047    -2048     2047    -2048     2047
#        0        0    -2048    -2048    -2048     2047     2047    -2048
#        0        0        0    -2048    -2048     2047    -2048    -2048
# Q matrix calculated result: 
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
# 
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** PASS!!!  All data are correct in R matrix!                              **
# ** FAIL!!!  There are    58 error in Q matrix!                             **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(246)
#    Time: 3475 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 246
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#     -188      -12     -348     -252
#      460      -56     -392        4
#     -480      148       -4      200
#      -64      212      468      400
#     -124      260     -164      468
#      268     -232       84       48
#      300      184     -284     -372
#     -324      156      256     -360
# 
# Output R matrix golden pattern: 
#      885     -223     -308     -127
#        0      457      -41      175
#        0        0      774      244
#        0        0        0      812
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# R matrix calculated result: 
#      885     -223     -308     -127
#        0      457      -41      175
#        0        0      774      244
#        0        0        0      812
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# 
# Output Q matrix golden pattern: 
#     -219      537     -560      -71     -146      319      358     -387
#     -133      143       58      459      534      428     -529     -236
#      560     -146     -223      640     -195      127      179      210
#      157      193      123      213      539     -521      484     -306
#     -807     -230     -269      538      -76     -168      205      230
#        0      793     -285      174     -197     -195     -185      481
#        0        0     -720      176      335     -464     -364      232
#        0        0        0     -217      490      448      399      608
# Q matrix calculated result: 
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
# 
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** PASS!!!  All data are correct in R matrix!                              **
# ** FAIL!!!  There are    58 error in Q matrix!                             **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(246)
#    Time: 3475 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 246
restart
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#     -492     -272     -384     -316
#      340     -488     -208      420
#      408      448     -380      288
#      348      456      152      504
#      136      272     -284      508
#      300     -356      384     -460
#     -376      464      488     -276
#      328      488     -440      304
# 
# Output R matrix golden pattern: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# R matrix calculated result: 
#     1008      222     -242      721
#        0     1160      -36      345
#        0        0      988     -412
#        0        0        0      663
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
#        0        0        0        0
# 
# Output Q matrix golden pattern: 
#     -499      342      416      354     -141     -307     -386      344
#     -144     -502      315      334     -242      318      418      430
#      527      -21     -284      254       86      265     -701       27
#      199      486      274      369      100      354        7      761
#     -677      -19      233      639      258      468     -350      -98
#        0      662     -177     -268     -373     -266      -49       45
#        0        0      731      -48     -412     -356     -323      263
#        0        0        0      348      767     -499       68      305
# Q matrix calculated result: 
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
#        0        0        0        0        0        0        0        0
# 
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** PASS!!!  All data are correct in R matrix!                              **
# ** FAIL!!!  There are    58 error in Q matrix!                             **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(246)
#    Time: 3475 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 246
# End time: 01:31:13 on May 22,2024, Elapsed time: 0:37:36
# Errors: 0, Warnings: 1
