{
    "code": "module TopModule(\n    input  wire a,       // 1-bit input, least significant bit is bit[0]\n    input  wire b,       // 1-bit input, least significant bit is bit[0]\n    output wire out_and, // 1-bit output, result of a AND b\n    output wire out_or,  // 1-bit output, result of a OR b\n    output wire out_xor, // 1-bit output, result of a XOR b\n    output wire out_nand,// 1-bit output, result of a NAND b\n    output wire out_nor, // 1-bit output, result of a NOR b\n    output wire out_xnor,// 1-bit output, result of a XNOR b\n    output wire out_anotb// 1-bit output, result of a AND NOT b\n);\n\n    assign out_and  = a & b;\n    assign out_or   = a | b;\n    assign out_xor  = a ^ b;\n    assign out_nand = ~(a & b);\n    assign out_nor  = ~(a | b);\n    assign out_xnor = ~(a ^ b);\n    assign out_anotb = a & ~b;\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}