Fitter report for OFDM_transmitter_quartus
Mon Mar 27 15:52:22 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Fitter Resource Usage Summary
  9. Input Pins
 10. Output Pins
 11. I/O Bank Usage
 12. All Package Pins
 13. Output Pin Default Load For Reported TCO
 14. Fitter Resource Utilization by Entity
 15. Delay Chain Summary
 16. Pad To Core Delay Chain Fanout
 17. Control Signals
 18. Global & Other Fast Signals
 19. Non-Global High Fan-Out Signals
 20. Fitter RAM Summary
 21. Fitter DSP Block Usage Summary
 22. DSP Block Details
 23. Fitter Device Options
 24. Operating Settings and Conditions
 25. Fitter Messages
 26. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Failed - Mon Mar 27 15:52:22 2017               ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; OFDM_transmitter_quartus                        ;
; Top-level Entity Name              ; OFDM_transmitter                                ;
; Family                             ; Cyclone II                                      ;
; Device                             ; EP2C35F672C8                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 2,502 / 33,216 ( 8 % )                          ;
;     Total combinational functions  ; 1,557 / 33,216 ( 5 % )                          ;
;     Dedicated logic registers      ; 2,331 / 33,216 ( 7 % )                          ;
; Total registers                    ; 2331                                            ;
; Total pins                         ; 516 / 475 ( 109 % )                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 364 / 483,840 ( < 1 % )                         ;
; Embedded Multiplier 9-bit elements ; 66 / 70 ( 94 % )                                ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EP2C35F672C8                   ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; On                             ; On                             ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal                         ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                         ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                             ; Destination Port ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|Complex3Multiply_din1_re_pipe1[13]                                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1                     ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|Complex3Multiply_din1_re_pipe1[14]                                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1                     ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|Complex3Multiply_din1_re_pipe1[15]                                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1                     ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[13]                                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1                     ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[14]                                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1                     ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[15]                                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1                     ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[16]                                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1                     ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[26]                                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2                      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[27]                                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2                      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[28]                                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2                      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[29]                                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2                      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[26]                                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2                      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[27]                                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2                      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[28]                                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2                      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[29]                                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2                      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[12]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[13]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[14]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[15]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[16]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[17]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[18]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[19]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[20]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[21]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[22]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[23]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[24]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[25]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[26]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[27]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[28]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[29]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_din1_im_pipe1[12]                     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_din1_im_pipe1[13]                     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_din1_im_pipe1[14]                     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_din1_im_pipe1[15]                     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_din1_re_pipe1[12]                     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_din1_re_pipe1[12]                     ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_din1_re_pipe1[12]~_Duplicate_1        ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_din1_re_pipe1[12]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1                     ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_din1_re_pipe1[13]                     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_din1_re_pipe1[14]                     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_din1_re_pipe1[15]                     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[12]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[12]                    ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[12]~_Duplicate_1       ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[12]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1                     ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[13]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[14]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[15]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[16]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[12]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[13]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[14]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[15]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[16]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[17]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[18]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[19]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[20]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[21]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[22]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[23]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[24]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[25]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[26]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[27]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[28]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[29]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[26]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[27]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[28]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[29]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Multiply_ProdOfIm_pipe1[26]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Multiply_ProdOfIm_pipe1[27]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Multiply_ProdOfIm_pipe1[28]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Multiply_ProdOfIm_pipe1[29]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Multiply_din1_im_pipe1[12]                     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Multiply_din1_im_pipe1[13]                     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Multiply_din1_im_pipe1[14]                     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Multiply_din1_im_pipe1[15]                     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Multiply_din1_re_pipe1[12]                     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Multiply_din1_re_pipe1[12]                     ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Multiply_din1_re_pipe1[12]~_Duplicate_1        ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Multiply_din1_re_pipe1[12]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1         ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Multiply_din1_re_pipe1[13]                     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Multiply_din1_re_pipe1[14]                     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Multiply_din1_re_pipe1[15]                     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Multiply_din1_sum_pipe1[12]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Multiply_din1_sum_pipe1[12]                    ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Multiply_din1_sum_pipe1[12]~_Duplicate_1       ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Multiply_din1_sum_pipe1[12]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1         ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Multiply_din1_sum_pipe1[13]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Multiply_din1_sum_pipe1[14]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Multiply_din1_sum_pipe1[15]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Multiply_din1_sum_pipe1[16]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[26]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[27]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[28]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[29]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Multiply_prodOfSum_pipe1[26]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Multiply_prodOfSum_pipe1[27]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Multiply_prodOfSum_pipe1[28]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Multiply_prodOfSum_pipe1[29]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Multiply_twiddle_im_pipe1[14]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Multiply_twiddle_sum_pipe1[14]                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Multiply_twiddle_sum_pipe1[15]                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[12]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[13]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[14]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[15]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[16]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[17]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[18]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[19]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[20]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[21]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[22]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[23]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[24]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[25]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[26]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[27]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[28]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[29]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_din1_im_pipe1[12]                     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_din1_im_pipe1[13]                     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_din1_im_pipe1[14]                     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_din1_im_pipe1[15]                     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_din1_re_pipe1[12]                     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_din1_re_pipe1[12]                     ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_din1_re_pipe1[12]~_Duplicate_1        ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_din1_re_pipe1[12]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_din1_re_pipe1[13]                     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_din1_re_pipe1[14]                     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_din1_re_pipe1[15]                     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[12]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[12]                    ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[12]~_Duplicate_1       ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[12]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[13]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[14]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[15]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[16]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[12]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[13]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[14]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[15]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[16]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[17]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[18]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[19]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[20]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[21]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[22]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[23]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[24]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[25]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[26]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[27]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[28]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[29]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[13]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[14]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[15]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[16]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[17]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[18]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[19]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[20]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[21]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[22]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[23]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[24]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[25]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[26]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[27]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[28]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[29]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[13]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[14]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[15]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[16]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[17]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[18]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[19]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[20]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[21]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[22]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[23]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[24]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[25]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[26]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[27]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[28]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[29]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_din1_im_pipe1[13]                     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_din1_im_pipe1[14]                     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_din1_im_pipe1[15]                     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_din1_re_pipe1[13]                     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_din1_re_pipe1[14]                     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_din1_re_pipe1[15]                     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[13]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[14]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[15]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[16]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[12]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[13]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[14]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[15]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[16]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[17]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[18]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[19]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[20]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[21]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[22]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[23]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[24]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[25]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[26]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[27]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[28]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[29]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[12]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[13]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[14]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[15]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[16]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[17]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[18]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[19]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[20]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[21]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[22]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[23]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[24]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[25]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[26]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[27]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[28]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[29]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2        ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[14]                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[14]                 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[14]~_Duplicate_1    ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[14]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_ProdOfIm_pipe1[12]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_ProdOfIm_pipe1[13]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_ProdOfIm_pipe1[14]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_ProdOfIm_pipe1[15]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_ProdOfIm_pipe1[16]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_ProdOfIm_pipe1[17]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_ProdOfIm_pipe1[18]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_ProdOfIm_pipe1[19]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_ProdOfIm_pipe1[20]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_ProdOfIm_pipe1[21]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_ProdOfIm_pipe1[22]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_ProdOfIm_pipe1[23]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_ProdOfIm_pipe1[24]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_ProdOfIm_pipe1[25]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_ProdOfIm_pipe1[26]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_ProdOfIm_pipe1[27]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_ProdOfIm_pipe1[28]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_ProdOfIm_pipe1[29]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_din1_im_pipe1[13]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_din1_im_pipe1[14]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_din1_im_pipe1[15]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_din1_re_pipe1[13]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_din1_re_pipe1[14]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_din1_re_pipe1[15]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_din1_sum_pipe1[13]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_din1_sum_pipe1[14]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_din1_sum_pipe1[15]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_din1_sum_pipe1[16]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[12]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[13]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[14]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[15]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[16]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[17]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[18]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[19]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[20]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[21]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[22]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[23]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[24]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[25]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[26]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[27]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[28]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[29]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_prodOfSum_pipe1[26]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_prodOfSum_pipe1[27]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_prodOfSum_pipe1[28]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_prodOfSum_pipe1[29]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_twiddle_sum_pipe1[14]                ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_twiddle_sum_pipe1[14]                ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_twiddle_sum_pipe1[14]~_Duplicate_1   ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_twiddle_sum_pipe1[14]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_twiddle_sum_pipe1[14]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_twiddle_sum_pipe1[14]~_Duplicate_2   ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_twiddle_sum_pipe1[14]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_twiddle_sum_pipe1[14]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_twiddle_sum_pipe1[14]~_Duplicate_3   ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_twiddle_sum_pipe1[14]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_twiddle_sum_pipe1[14]~_Duplicate_3   ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_twiddle_sum_pipe1[14]~_Duplicate_4   ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Multiply_twiddle_sum_pipe1[14]~_Duplicate_4   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[12]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[13]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[14]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[15]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[16]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[17]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[18]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[19]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[20]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[21]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[22]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[23]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[24]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[25]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[26]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[27]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[28]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[29]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_din1_im_pipe1[13]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_din1_im_pipe1[14]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_din1_im_pipe1[15]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_din1_re_pipe1[13]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_din1_re_pipe1[14]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_din1_re_pipe1[15]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[13]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[14]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[15]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[16]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[13]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[14]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[15]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[16]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[17]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[18]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[19]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[20]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[21]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[22]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[23]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[24]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[25]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[26]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[27]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[28]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[29]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[12]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[13]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[14]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[15]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[16]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[17]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[18]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[19]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[20]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[21]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[22]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[23]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[24]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[25]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[26]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[27]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[28]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[29]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[12]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[13]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[14]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[15]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[16]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[17]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[18]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[19]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[20]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[21]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[22]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[23]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[24]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[25]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[26]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[27]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[28]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[29]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_din1_im_pipe1[12]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_din1_im_pipe1[12]                    ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_din1_im_pipe1[12]~_Duplicate_1       ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_din1_im_pipe1[12]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_din1_im_pipe1[13]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_din1_im_pipe1[14]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_din1_im_pipe1[15]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_din1_re_pipe1[12]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_din1_re_pipe1[12]                    ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_din1_re_pipe1[12]~_Duplicate_1       ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_din1_re_pipe1[12]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_din1_re_pipe1[13]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_din1_re_pipe1[14]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_din1_re_pipe1[15]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[12]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[12]                   ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[12]~_Duplicate_1      ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[12]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1       ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[13]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[14]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[15]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[16]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[13]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[14]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[15]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[16]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[17]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[18]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[19]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[20]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[21]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[22]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[23]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[24]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[25]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[26]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[27]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[28]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[29]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[12]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[13]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[14]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[15]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[16]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[17]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[18]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[19]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[20]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[21]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[22]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[23]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[24]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[25]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[26]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[27]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[28]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[29]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_twiddle_im_pipe1[14]                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_twiddle_im_pipe1[14]                 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_twiddle_im_pipe1[14]~_Duplicate_1    ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_twiddle_im_pipe1[14]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_twiddle_re_pipe1[14]                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_twiddle_re_pipe1[14]                 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_twiddle_re_pipe1[14]~_Duplicate_1    ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_twiddle_re_pipe1[14]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[14]                ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[14]                ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[14]~_Duplicate_1   ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[14]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[15]                ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[15]                ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[15]~_Duplicate_1   ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[15]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[16]                ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[16]                ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[16]~_Duplicate_1   ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[16]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_ProdOfIm_pipe1[12]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_ProdOfIm_pipe1[13]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_ProdOfIm_pipe1[14]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_ProdOfIm_pipe1[15]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_ProdOfIm_pipe1[16]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_ProdOfIm_pipe1[17]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_ProdOfIm_pipe1[18]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_ProdOfIm_pipe1[19]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_ProdOfIm_pipe1[20]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_ProdOfIm_pipe1[21]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_ProdOfIm_pipe1[22]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_ProdOfIm_pipe1[23]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_ProdOfIm_pipe1[24]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_ProdOfIm_pipe1[25]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_ProdOfIm_pipe1[26]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_ProdOfIm_pipe1[27]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_ProdOfIm_pipe1[28]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_ProdOfIm_pipe1[29]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_din1_im_pipe1[12]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_din1_im_pipe1[12]                    ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_din1_im_pipe1[12]~_Duplicate_1       ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_din1_im_pipe1[12]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_din1_im_pipe1[13]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_din1_im_pipe1[14]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_din1_im_pipe1[15]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_din1_re_pipe1[12]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_din1_re_pipe1[12]                    ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_din1_re_pipe1[12]~_Duplicate_1       ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_din1_re_pipe1[12]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_din1_re_pipe1[13]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_din1_re_pipe1[14]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_din1_re_pipe1[15]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_din1_sum_pipe1[12]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_din1_sum_pipe1[12]                   ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_din1_sum_pipe1[12]~_Duplicate_1      ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_din1_sum_pipe1[12]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_din1_sum_pipe1[13]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_din1_sum_pipe1[14]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_din1_sum_pipe1[15]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_din1_sum_pipe1[16]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[12]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[13]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[14]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[15]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[16]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[17]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[18]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[19]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[20]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[21]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[22]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[23]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[24]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[25]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[26]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[27]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[28]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[29]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_prodOfSum_pipe1[13]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_prodOfSum_pipe1[14]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_prodOfSum_pipe1[15]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_prodOfSum_pipe1[16]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_prodOfSum_pipe1[17]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_prodOfSum_pipe1[18]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_prodOfSum_pipe1[19]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_prodOfSum_pipe1[20]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_prodOfSum_pipe1[21]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_prodOfSum_pipe1[22]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_prodOfSum_pipe1[23]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_prodOfSum_pipe1[24]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_prodOfSum_pipe1[25]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_prodOfSum_pipe1[26]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_prodOfSum_pipe1[27]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_prodOfSum_pipe1[28]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_prodOfSum_pipe1[29]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_twiddle_re_pipe1[14]                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_twiddle_re_pipe1[14]                 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_twiddle_re_pipe1[14]~_Duplicate_1    ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_twiddle_re_pipe1[14]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_twiddle_sum_pipe1[14]                ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_twiddle_sum_pipe1[14]                ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_twiddle_sum_pipe1[14]~_Duplicate_1   ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_twiddle_sum_pipe1[14]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_twiddle_sum_pipe1[15]                ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_twiddle_sum_pipe1[15]                ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_twiddle_sum_pipe1[15]~_Duplicate_1   ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_twiddle_sum_pipe1[15]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[13]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[14]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[15]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[16]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[17]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[18]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[19]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[20]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[21]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[22]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[23]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[24]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[25]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[26]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[27]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[28]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_ProdOfIm_pipe1[29]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_din1_im_pipe1[12]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_din1_im_pipe1[12]                   ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_din1_im_pipe1[12]~_Duplicate_1      ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_din1_im_pipe1[12]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_din1_im_pipe1[13]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_din1_im_pipe1[14]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_din1_im_pipe1[15]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_din1_re_pipe1[12]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_din1_re_pipe1[12]                   ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_din1_re_pipe1[12]~_Duplicate_1      ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_din1_re_pipe1[12]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_din1_re_pipe1[13]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_din1_re_pipe1[14]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_din1_re_pipe1[15]                   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[12]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[12]                  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[12]~_Duplicate_1     ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[12]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[13]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[14]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[15]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[16]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[12]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[13]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[14]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[15]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[16]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[17]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[18]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[19]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[20]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[21]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[22]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[23]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[24]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[25]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[26]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[27]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[28]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[29]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[12]                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[13]                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[14]                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[15]                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[16]                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[17]                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[18]                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[19]                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[20]                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[21]                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[22]                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[23]                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[24]                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[25]                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[26]                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[27]                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[28]                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[29]                 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2      ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]                ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]                ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_1   ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_2   ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_3   ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_3   ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_4   ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_4   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_4   ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_5   ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_5   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_5   ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_6   ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_6   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_6   ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_7   ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_7   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_7   ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_8   ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_8   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_8   ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_9   ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_9   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_9   ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_10  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_10  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_10  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_11  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_11  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_11  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_12  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_12  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_12  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_13  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_13  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_13  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_14  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_14  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_14  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_15  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_15  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_15  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_16  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_16  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_16  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_17  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_17  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_17  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_18  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_18  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_18  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_19  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_19  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_19  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_20  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_20  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_20  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_21  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_21  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_21  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_22  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_22  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_22  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_23  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_23  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_23  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_24  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_24  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_24  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_25  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_25  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_25  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_26  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_26  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_26  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_27  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_27  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_27  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_28  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_28  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_28  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_29  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_29  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_29  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_30  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_30  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_30  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_31  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_31  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_31  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_32  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_32  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_32  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_33  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_33  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_33  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_34  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_34  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_34  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_35  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_35  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_35  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_36  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_36  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_36  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_37  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_37  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_37  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_38  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_38  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_38  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_39  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_39  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_39  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_40  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_40  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_40  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_41  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_41  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_41  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_42  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_42  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_42  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_43  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_43  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_43  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_44  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_44  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_44  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_45  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_45  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_45  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_46  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_46  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_46  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_47  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_47  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_47  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_48  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_48  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_48  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_49  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_49  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_49  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_50  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_50  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_50  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_51  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_51  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_51  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_52  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_52  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_52  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_53  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_53  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_53  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_54  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_54  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_54  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_55  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_55  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_55  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_56  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_56  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_56  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_57  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_57  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_57  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_58  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_58  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_58  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_59  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_59  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_59  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_60  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_60  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_60  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_61  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_61  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_61  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_62  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_62  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_62  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_63  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_63  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_63  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_64  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_64  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_64  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_65  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_65  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_65  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_66  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_66  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_66  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_67  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_67  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_67  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_68  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_68  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_68  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_69  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_69  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_69  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_70  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_70  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_70  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_71  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_71  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_71  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_72  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_72  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_72  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_73  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_73  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_73  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_74  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_74  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_74  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_75  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_75  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_75  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_76  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_76  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_76  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_77  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_77  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_77  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_78  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_78  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_78  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_79  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_79  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_79  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_80  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_80  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_80  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_81  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_81  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_81  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_82  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_82  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_82  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_83  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_83  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_83  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_84  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_84  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_84  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_85  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_85  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_85  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_86  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_86  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_86  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_87  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_87  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_87  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_88  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_88  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_88  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_89  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_89  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_89  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_90  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_90  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_90  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_91  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_91  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_91  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_92  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_92  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_92  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_93  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_93  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_93  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_94  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_94  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_94  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_95  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_95  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_95  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_96  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_96  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_96  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_97  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_97  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_97  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_98  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_98  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_98  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_99  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_99  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_99  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_100 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_100 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_100 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_101 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_101 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_101 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_102 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_102 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_102 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_103 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_103 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_103 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_104 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_104 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_104 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_105 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_105 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_105 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_106 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_106 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_106 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_107 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_107 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_107 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_108 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_108 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_108 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_109 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_109 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_109 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_110 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_110 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_110 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_111 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_111 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_111 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_112 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_112 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_112 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_113 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_113 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_113 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_114 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_114 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_114 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_115 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_115 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_115 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_116 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_116 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_116 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_117 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_117 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_117 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_118 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_118 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_118 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_119 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_119 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_119 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_120 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_120 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_120 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_121 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_121 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_121 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_122 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_122 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_122 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_123 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_123 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_123 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_124 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_124 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_124 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_125 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_125 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_125 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_126 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_126 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_126 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_127 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_127 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_127 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_128 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_128 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_128 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_129 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_129 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_129 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_130 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_130 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_130 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_131 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_131 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_131 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_132 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_132 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_132 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_133 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_133 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_133 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_134 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_134 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_134 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_135 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_135 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_135 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_136 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_136 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_136 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_137 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_137 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1      ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_137 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_138 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_138 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_138 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_139 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_139 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_139 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_140 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_140 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_140 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_141 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_141 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_141 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_142 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_142 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_142 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_143 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_143 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_143 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_144 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_144 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_144 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_145 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_145 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_145 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_146 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_146 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_146 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_147 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_147 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_147 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_148 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_148 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_148 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_149 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_149 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_149 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_150 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_150 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_150 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_151 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_151 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_151 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_152 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_152 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_152 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_153 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_153 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_153 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_154 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_154 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_154 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_155 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_155 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_155 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_156 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_156 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_156 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_157 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_157 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_157 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_158 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_158 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_158 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_159 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_159 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_159 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_160 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_160 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_160 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_161 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_161 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_161 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_162 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_162 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_162 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_163 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_163 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_163 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_164 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_164 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_164 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_165 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_165 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_165 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_166 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_166 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_166 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_167 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_167 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_167 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_168 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_168 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_168 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_169 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_169 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_169 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_170 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_170 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_170 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_171 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_171 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_171 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_172 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_172 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_172 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_173 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_173 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_173 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_174 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_174 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_174 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_175 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_175 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_175 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_176 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_176 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_176 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_177 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_177 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_177 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_178 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_178 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_178 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_179 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_179 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_179 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_180 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_180 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_180 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_181 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_181 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_181 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_182 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_182 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_182 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_183 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_183 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_183 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_184 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_184 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_184 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_185 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_185 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_185 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_186 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_186 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_186 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_187 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_187 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_187 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_188 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_188 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_188 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_189 ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[0]~_Duplicate_189 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1       ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[14]               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[14]               ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[14]~_Duplicate_1  ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[14]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Multiply_din1_re_pipe1[13]                      ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Multiply_din1_re_pipe1[14]                      ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Multiply_din1_re_pipe1[15]                      ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[13]                     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[14]                     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[15]                     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[16]                     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1        ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[26]                     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[27]                     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[28]                     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Multiply_prodOfRe_pipe1[29]                     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[26]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[27]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[28]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Multiply_prodOfSum_pipe1[29]                    ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2         ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[14]                  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1        ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[14]                  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[14]~_Duplicate_1     ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[14]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1                     ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[14]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[14]~_Duplicate_2     ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[14]~_Duplicate_2     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1         ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[14]~_Duplicate_2     ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[14]~_Duplicate_3     ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[14]~_Duplicate_3     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1         ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[14]~_Duplicate_3     ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[14]~_Duplicate_4     ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[14]~_Duplicate_4     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1        ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[14]~_Duplicate_4     ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[14]~_Duplicate_5     ; REGOUT           ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Multiply_twiddle_sum_pipe1[14]~_Duplicate_5     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1                     ; DATAB            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|Complex3Multiply_din1_re_pipe1[13]                       ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1         ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|Complex3Multiply_din1_re_pipe1[14]                       ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1         ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|Complex3Multiply_din1_re_pipe1[15]                       ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1         ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|Complex3Multiply_din1_sum_pipe1[13]                      ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1         ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|Complex3Multiply_din1_sum_pipe1[14]                      ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1         ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|Complex3Multiply_din1_sum_pipe1[15]                      ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1         ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|Complex3Multiply_din1_sum_pipe1[16]                      ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1         ; DATAA            ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[26]                      ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2          ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[27]                      ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2          ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[28]                      ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2          ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|Complex3Multiply_prodOfRe_pipe1[29]                      ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2          ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|Complex3Multiply_prodOfSum_pipe1[26]                     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2          ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|Complex3Multiply_prodOfSum_pipe1[27]                     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2          ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|Complex3Multiply_prodOfSum_pipe1[28]                     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2          ; DATAOUT          ;                       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|Complex3Multiply_prodOfSum_pipe1[29]                     ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2          ; DATAOUT          ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 2,502 / 33,216 ( 8 % )   ;
;     -- Combinational with no register       ; 171                      ;
;     -- Register only                        ; 945                      ;
;     -- Combinational with a register        ; 1386                     ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 87                       ;
;     -- 3 input functions                    ; 1170                     ;
;     -- <=2 input functions                  ; 300                      ;
;     -- Register only                        ; 945                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 284                      ;
;     -- arithmetic mode                      ; 1273                     ;
;                                             ;                          ;
; Total registers*                            ; 2,331 / 34,593 ( 7 % )   ;
;     -- Dedicated logic registers            ; 2,331 / 33,216 ( 7 % )   ;
;     -- I/O registers                        ; 0 / 1,377 ( 0 % )        ;
;                                             ;                          ;
; Total LABs                                  ; Not available            ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 516 / 475 ( 109 % )      ;
;     -- Clock pins                           ; 0 / 8 ( 0 % )            ;
;                                             ;                          ;
; Global signals                              ; 2                        ;
; M4Ks                                        ; 4 / 105 ( 4 % )          ;
; Total block memory bits                     ; 364 / 483,840 ( < 1 % )  ;
; Total block memory implementation bits      ; 18,432 / 483,840 ( 4 % ) ;
; Embedded Multiplier 9-bit elements          ; 66 / 70 ( 94 % )         ;
; PLLs                                        ; 0 / 4 ( 0 % )            ;
; Global clocks                               ; 2 / 16 ( 13 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; Maximum fan-out                             ; 2509                     ;
; Highest non-global fan-out                  ; 1022                     ;
; Total fan-out                               ; 14727                    ;
; Average fan-out                             ; 3.21                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                ;
+------------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name       ; Pin #      ; I/O Bank ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+------------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; clk        ; Unassigned ; --       ; 1                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; clk_enable ; Unassigned ; --       ; 29                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; reset      ; Unassigned ; --       ; 1                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
+------------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                              ;
+-------------------+------------+----------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name              ; Pin #      ; I/O Bank ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+-------------------+------------+----------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; ce_out            ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[0][0]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[0][10]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[0][11]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[0][12]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[0][13]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[0][14]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[0][15]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[0][1]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[0][2]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[0][3]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[0][4]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[0][5]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[0][6]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[0][7]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[0][8]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[0][9]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[10][0]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[10][10]      ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[10][11]      ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[10][12]      ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[10][13]      ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[10][14]      ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[10][15]      ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[10][1]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[10][2]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[10][3]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[10][4]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[10][5]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[10][6]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[10][7]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[10][8]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[10][9]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[11][0]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[11][10]      ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[11][11]      ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[11][12]      ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[11][13]      ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[11][14]      ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[11][15]      ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[11][1]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[11][2]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[11][3]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[11][4]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[11][5]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[11][6]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[11][7]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[11][8]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[11][9]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[12][0]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[12][10]      ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[12][11]      ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[12][12]      ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[12][13]      ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[12][14]      ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[12][15]      ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[12][1]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[12][2]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[12][3]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[12][4]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[12][5]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[12][6]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[12][7]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[12][8]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[12][9]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[13][0]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[13][10]      ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[13][11]      ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[13][12]      ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[13][13]      ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[13][14]      ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[13][15]      ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[13][1]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[13][2]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[13][3]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[13][4]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[13][5]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[13][6]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[13][7]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[13][8]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[13][9]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[14][0]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[14][10]      ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[14][11]      ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[14][12]      ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[14][13]      ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[14][14]      ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[14][15]      ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[14][1]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[14][2]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[14][3]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[14][4]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[14][5]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[14][6]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[14][7]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[14][8]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[14][9]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[15][0]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[15][10]      ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[15][11]      ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[15][12]      ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[15][13]      ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[15][14]      ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[15][15]      ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[15][1]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[15][2]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[15][3]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[15][4]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[15][5]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[15][6]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[15][7]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[15][8]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[15][9]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[1][0]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[1][10]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[1][11]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[1][12]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[1][13]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[1][14]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[1][15]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[1][1]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[1][2]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[1][3]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[1][4]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[1][5]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[1][6]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[1][7]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[1][8]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[1][9]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[2][0]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[2][10]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[2][11]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[2][12]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[2][13]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[2][14]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[2][15]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[2][1]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[2][2]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[2][3]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[2][4]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[2][5]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[2][6]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[2][7]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[2][8]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[2][9]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[3][0]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[3][10]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[3][11]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[3][12]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[3][13]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[3][14]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[3][15]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[3][1]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[3][2]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[3][3]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[3][4]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[3][5]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[3][6]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[3][7]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[3][8]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[3][9]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[4][0]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[4][10]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[4][11]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[4][12]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[4][13]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[4][14]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[4][15]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[4][1]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[4][2]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[4][3]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[4][4]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[4][5]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[4][6]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[4][7]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[4][8]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[4][9]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[5][0]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[5][10]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[5][11]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[5][12]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[5][13]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[5][14]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[5][15]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[5][1]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[5][2]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[5][3]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[5][4]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[5][5]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[5][6]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[5][7]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[5][8]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[5][9]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[6][0]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[6][10]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[6][11]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[6][12]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[6][13]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[6][14]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[6][15]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[6][1]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[6][2]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[6][3]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[6][4]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[6][5]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[6][6]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[6][7]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[6][8]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[6][9]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[7][0]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[7][10]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[7][11]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[7][12]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[7][13]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[7][14]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[7][15]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[7][1]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[7][2]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[7][3]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[7][4]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[7][5]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[7][6]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[7][7]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[7][8]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[7][9]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[8][0]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[8][10]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[8][11]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[8][12]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[8][13]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[8][14]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[8][15]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[8][1]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[8][2]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[8][3]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[8][4]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[8][5]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[8][6]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[8][7]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[8][8]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[8][9]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[9][0]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[9][10]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[9][11]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[9][12]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[9][13]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[9][14]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[9][15]       ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[9][1]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[9][2]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[9][3]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[9][4]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[9][5]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[9][6]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[9][7]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[9][8]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; imag[9][9]        ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[0][0]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[0][10]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[0][11]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[0][12]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[0][13]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[0][14]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[0][15]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[0][1]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[0][2]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[0][3]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[0][4]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[0][5]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[0][6]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[0][7]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[0][8]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[0][9]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[10][0]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[10][10] ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[10][11] ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[10][12] ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[10][13] ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[10][14] ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[10][15] ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[10][1]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[10][2]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[10][3]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[10][4]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[10][5]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[10][6]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[10][7]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[10][8]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[10][9]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[11][0]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[11][10] ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[11][11] ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[11][12] ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[11][13] ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[11][14] ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[11][15] ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[11][1]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[11][2]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[11][3]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[11][4]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[11][5]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[11][6]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[11][7]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[11][8]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[11][9]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[12][0]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[12][10] ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[12][11] ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[12][12] ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[12][13] ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[12][14] ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[12][15] ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[12][1]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[12][2]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[12][3]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[12][4]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[12][5]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[12][6]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[12][7]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[12][8]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[12][9]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[13][0]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[13][10] ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[13][11] ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[13][12] ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[13][13] ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[13][14] ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[13][15] ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[13][1]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[13][2]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[13][3]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[13][4]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[13][5]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[13][6]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[13][7]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[13][8]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[13][9]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[14][0]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[14][10] ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[14][11] ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[14][12] ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[14][13] ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[14][14] ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[14][15] ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[14][1]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[14][2]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[14][3]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[14][4]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[14][5]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[14][6]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[14][7]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[14][8]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[14][9]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[15][0]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[15][10] ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[15][11] ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[15][12] ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[15][13] ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[15][14] ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[15][15] ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[15][1]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[15][2]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[15][3]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[15][4]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[15][5]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[15][6]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[15][7]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[15][8]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[15][9]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[1][0]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[1][10]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[1][11]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[1][12]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[1][13]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[1][14]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[1][15]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[1][1]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[1][2]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[1][3]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[1][4]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[1][5]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[1][6]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[1][7]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[1][8]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[1][9]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[2][0]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[2][10]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[2][11]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[2][12]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[2][13]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[2][14]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[2][15]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[2][1]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[2][2]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[2][3]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[2][4]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[2][5]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[2][6]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[2][7]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[2][8]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[2][9]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[3][0]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[3][10]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[3][11]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[3][12]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[3][13]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[3][14]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[3][15]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[3][1]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[3][2]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[3][3]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[3][4]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[3][5]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[3][6]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[3][7]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[3][8]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[3][9]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[4][0]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[4][10]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[4][11]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[4][12]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[4][13]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[4][14]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[4][15]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[4][1]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[4][2]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[4][3]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[4][4]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[4][5]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[4][6]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[4][7]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[4][8]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[4][9]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[5][0]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[5][10]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[5][11]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[5][12]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[5][13]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[5][14]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[5][15]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[5][1]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[5][2]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[5][3]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[5][4]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[5][5]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[5][6]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[5][7]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[5][8]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[5][9]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[6][0]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[6][10]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[6][11]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[6][12]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[6][13]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[6][14]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[6][15]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[6][1]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[6][2]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[6][3]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[6][4]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[6][5]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[6][6]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[6][7]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[6][8]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[6][9]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[7][0]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[7][10]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[7][11]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[7][12]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[7][13]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[7][14]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[7][15]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[7][1]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[7][2]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[7][3]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[7][4]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[7][5]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[7][6]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[7][7]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[7][8]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[7][9]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[8][0]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[8][10]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[8][11]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[8][12]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[8][13]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[8][14]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[8][15]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[8][1]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[8][2]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[8][3]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[8][4]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[8][5]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[8][6]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[8][7]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[8][8]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[8][9]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[9][0]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[9][10]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[9][11]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[9][12]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[9][13]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[9][14]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[9][15]  ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[9][1]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[9][2]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[9][3]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[9][4]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[9][5]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[9][6]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[9][7]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[9][8]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_rsvd[9][9]   ; Unassigned ; --       ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
+-------------------+------------+----------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+----------------------------------------------------------+
; I/O Bank Usage                                           ;
+----------+----------------+---------------+--------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ;
+----------+----------------+---------------+--------------+
; 1        ; 0 / 64 ( 0 % ) ; 3.3V          ; --           ;
; 2        ; 0 / 59 ( 0 % ) ; 3.3V          ; --           ;
; 3        ; 0 / 56 ( 0 % ) ; 3.3V          ; --           ;
; 4        ; 0 / 58 ( 0 % ) ; 3.3V          ; --           ;
; 5        ; 0 / 65 ( 0 % ) ; 3.3V          ; --           ;
; 6        ; 0 / 59 ( 0 % ) ; 3.3V          ; --           ;
; 7        ; 0 / 58 ( 0 % ) ; 3.3V          ; --           ;
; 8        ; 0 / 56 ( 0 % ) ; 3.3V          ; --           ;
; Unknown  ; 519            ; --            ;              ;
+----------+----------------+---------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                             ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A4       ; 484        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 482        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 479        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 465        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A8       ; 457        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A9       ; 451        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A10      ; 447        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A11      ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A12      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A13      ; 430        ; 4        ; GND+           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A14      ; 427        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A15      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A16      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A17      ; 412        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A18      ; 406        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A19      ; 394        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A20      ; 390        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A21      ; 382        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A22      ; 379        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A23      ; 378        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A24      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A25      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 107        ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA2      ; 106        ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA3      ; 117        ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA4      ; 116        ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA5      ; 120        ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA6      ; 130        ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA7      ; 129        ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA8      ;            ;          ; VCCA_PLL1      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AA9      ; 152        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA10     ; 153        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA11     ; 155        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA12     ; 179        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA13     ; 192        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA14     ; 194        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA15     ; 197        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA16     ; 209        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA17     ; 219        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA18     ; 220        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA19     ;            ;          ; VCCA_PLL4      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AA20     ; 230        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA21     ;            ;          ; GND_PLL4       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA22     ;            ; 6        ; VCCIO6         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA23     ; 256        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA24     ; 255        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA25     ; 266        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA26     ; 267        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB1      ; 115        ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB2      ; 114        ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB3      ; 126        ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB4      ; 127        ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB5      ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB6      ;            ; 8        ; VCCIO8         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB7      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB8      ; 147        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB9      ;            ; 8        ; VCCIO8         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB10     ; 154        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB11     ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB12     ; 171        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB13     ;            ; 8        ; VCCIO8         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB14     ;            ; 7        ; VCCIO7         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB15     ; 198        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB16     ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB17     ;            ; 7        ; VCCIO7         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB18     ; 215        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB19     ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB20     ; 225        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB21     ; 242        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB22     ;            ; 7        ; VCCIO7         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB23     ; 258        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB24     ; 257        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB25     ; 263        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB26     ; 262        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC1      ; 119        ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC2      ; 118        ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC3      ; 128        ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC4      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC5      ; 133        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC6      ; 134        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC7      ; 143        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC8      ; 148        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC9      ; 163        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC10     ; 164        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC11     ; 168        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC12     ; 172        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC13     ; 185        ; 8        ; GND+           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC14     ; 191        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC15     ; 199        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC16     ; 202        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC17     ; 207        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC18     ; 216        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC19     ; 222        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC20     ; 226        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC21     ; 237        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC22     ; 241        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC23     ; 245        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC24     ;            ;          ; NC             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AC25     ; 260        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC26     ; 261        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD1      ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD2      ; 122        ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD3      ; 123        ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD4      ; 135        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD5      ; 136        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD6      ; 139        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD7      ; 140        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD8      ; 149        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD9      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD10     ; 167        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD11     ; 173        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD12     ; 181        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD13     ; 186        ; 8        ; GND+           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AD14     ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD15     ; 190        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD16     ; 201        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD17     ; 208        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD18     ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD19     ; 221        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD20     ;            ; 7        ; VCCIO7         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD21     ; 238        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD22     ; 240        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD23     ; 239        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD24     ; 249        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD25     ; 248        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD26     ;            ; 6        ; VCCIO6         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AE1      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AE2      ; 124        ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE3      ; 125        ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE4      ; 131        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE5      ; 137        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE6      ; 150        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE7      ; 157        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE8      ; 159        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE9      ; 165        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE10     ; 169        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE11     ; 174        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE12     ; 182        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE13     ; 183        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE14     ; 188        ; 7        ; GND+           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AE15     ; 189        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE16     ; 200        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE17     ; 206        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE18     ; 212        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE19     ; 214        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE20     ; 224        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE21     ; 228        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE22     ; 236        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE23     ; 244        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE24     ; 247        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE25     ; 246        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE26     ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF3      ;            ; 8        ; VCCIO8         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF4      ; 132        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF5      ; 138        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF6      ; 151        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF7      ; 158        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF8      ; 160        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF9      ; 166        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF10     ; 170        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF11     ;            ; 8        ; VCCIO8         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF12     ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF13     ; 184        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF14     ; 187        ; 7        ; GND+           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AF15     ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF16     ;            ; 7        ; VCCIO7         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF17     ; 205        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF18     ; 211        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF19     ; 213        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF20     ; 223        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF21     ; 227        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF22     ; 235        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF23     ; 243        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF24     ;            ; 7        ; VCCIO7         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF25     ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B2       ; 2          ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B3       ; 3          ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B4       ; 483        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 481        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 480        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 466        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B8       ; 458        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B9       ; 452        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B10      ; 448        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B11      ; 435        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B12      ; 433        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B13      ; 429        ; 4        ; GND+           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B14      ; 428        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B15      ; 420        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B16      ; 419        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B17      ; 411        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B18      ; 405        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B19      ; 393        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B20      ; 389        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B21      ; 381        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B22      ; 380        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B23      ; 377        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B24      ; 363        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B25      ; 362        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B26      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C1       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C2       ; 6          ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 7          ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C4       ; 478        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C5       ; 486        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C6       ; 485        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C7       ; 468        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C8       ; 463        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C9       ; 459        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C10      ; 450        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C11      ; 436        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C12      ; 434        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C13      ; 431        ; 3        ; GND+           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C14      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 421        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C16      ; 418        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C17      ; 404        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C18      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ; 391        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C20      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C21      ; 375        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C22      ; 374        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C23      ; 373        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C24      ; 360        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C25      ; 361        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C26      ;            ; 5        ; VCCIO5         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D1       ; 13         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D2       ; 12         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D3       ; 1          ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D5       ; 477        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D6       ; 467        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D7       ; 469        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D8       ; 464        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ; 460        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D10      ; 449        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D11      ; 445        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D12      ; 443        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D13      ; 432        ; 3        ; GND+           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D14      ; 426        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D15      ; 417        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D16      ; 415        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D17      ; 403        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D18      ; 396        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D19      ; 392        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D20      ; 387        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D21      ; 376        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D22      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D23      ; 369        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D24      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D25      ; 358        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D26      ; 359        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 20         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E2       ; 19         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E3       ; 0          ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E4       ;            ;          ; GND_PLL3       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 4          ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E6       ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E8       ; 474        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E9       ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E10      ; 453        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E11      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E12      ; 444        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E13      ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E14      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 416        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E16      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E17      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E18      ; 395        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E19      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E20      ; 388        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E21      ;            ;          ; GND_PLL2       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E22      ; 370        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E23      ; 365        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E24      ; 364        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E25      ; 355        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E26      ; 356        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 29         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F2       ; 28         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ; 10         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F4       ; 11         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F5       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F6       ; 5          ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F7       ; 14         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F8       ;            ;          ; GNDA_PLL3      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F9       ; 470        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F10      ; 462        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F11      ; 454        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F12      ; 440        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F13      ; 423        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F14      ; 425        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F15      ; 409        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F16      ; 408        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F17      ; 401        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F18      ; 398        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F19      ;            ;          ; GNDA_PLL2      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F20      ; 372        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F21      ; 371        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F22      ;            ; 5        ; VCCIO5         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F23      ; 353        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F24      ; 354        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F25      ; 350        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F26      ; 349        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ; 30         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G2       ; 31         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G3       ; 24         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G4       ; 23         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G5       ; 8          ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G6       ; 9          ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G7       ;            ;          ; GND_PLL3       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCA_PLL3      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ; 471        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G10      ; 461        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G11      ; 446        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G12      ; 439        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G13      ; 422        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G14      ; 424        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G15      ; 410        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G16      ; 407        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G17      ; 402        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G18      ; 397        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G19      ;            ;          ; VCCA_PLL2      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND_PLL2       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 368        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G22      ; 367        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G23      ; 346        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G24      ; 345        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G25      ; 343        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G26      ; 342        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H1       ; 37         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H2       ; 36         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H3       ; 32         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H4       ; 33         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ; 18         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H7       ;            ;          ; VCCD_PLL3      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ; 473        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H9       ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H10      ; 472        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H11      ; 456        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H12      ; 455        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ; 414        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H16      ; 413        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H17      ; 400        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H18      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H19      ; 335        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H20      ;            ;          ; VCCD_PLL2      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H21      ; 366        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H22      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H23      ; 341        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H24      ; 340        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H25      ; 337        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H26      ; 336        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J1       ; 39         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J2       ; 38         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J3       ; 34         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J4       ; 35         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J5       ; 15         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J6       ; 25         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J7       ; 17         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J8       ; 16         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J9       ; 475        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J10      ; 438        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J11      ; 437        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J12      ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J13      ; 442        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J14      ; 441        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J15      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J16      ; 385        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J17      ; 399        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J18      ; 383        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J19      ;            ; 5        ; VCCIO5         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J20      ; 351        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J21      ; 352        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J22      ; 357        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J23      ; 339        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J24      ; 338        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J25      ; 327        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J26      ; 326        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 42         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K2       ; 43         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K3       ; 41         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K4       ; 40         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K5       ; 22         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K6       ; 21         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K7       ; 27         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K8       ; 26         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K9       ; 476        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K10      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ; 386        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K17      ; 384        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K18      ; 334        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K19      ; 333        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K20      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 332        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K22      ; 344        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K23      ; 331        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K24      ; 330        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K25      ; 321        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K26      ; 320        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L2       ; 50         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L3       ; 51         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L4       ; 44         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 48         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L7       ; 47         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L8       ; 59         ; 2        ; #TMS           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L9       ; 49         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L10      ; 52         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L11      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ; 322        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L20      ; 328        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L21      ; 329        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L22      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L23      ; 325        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L24      ; 324        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L25      ; 323        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L26      ;            ; 5        ; VCCIO5         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M1       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M2       ; 56         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M3       ; 55         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M4       ; 53         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M5       ; 54         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M6       ; 58         ; 2        ; #TCK           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 60         ; 2        ; #TDO           ; output ;              ;         ; --         ;                 ; --       ; --           ;
; M8       ; 57         ; 2        ; #TDI           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ; 5        ; VCCIO5         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M19      ; 317        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M20      ; 316        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M21      ; 314        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M22      ; 319        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M23      ; 318        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M24      ; 313        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M25      ; 312        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M26      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N1       ; 65         ; 2        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N2       ; 64         ; 2        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N3       ; 62         ; 2        ; ^DATA0         ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ; 63         ; 2        ; ^nCE           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N5       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N6       ; 61         ; 2        ; ^DCLK          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 66         ; 2        ; ^nCONFIG       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N9       ; 45         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N10      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N18      ; 348        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N19      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ; 315        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N21      ;            ;          ; NC             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N22      ;            ; 5        ; VCCIO5         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N23      ; 311        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N24      ; 310        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N25      ; 309        ; 5        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N26      ; 308        ; 5        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P1       ; 68         ; 1        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P2       ; 67         ; 1        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P3       ; 69         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P4       ; 70         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P5       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P6       ; 78         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P7       ; 77         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ; 46         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P10      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ; 293        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P18      ; 347        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P19      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 301        ; 6        ; ^MSEL0         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 300        ; 6        ; ^MSEL1         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P22      ;            ; 6        ; VCCIO6         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P23      ; 305        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P24      ; 304        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P25      ; 307        ; 6        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P26      ; 306        ; 6        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R2       ; 71         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R3       ; 72         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R4       ; 73         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R5       ; 74         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R6       ; 81         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R7       ; 82         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R8       ; 110        ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R9       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ; 294        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R18      ;            ; 6        ; VCCIO6         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R19      ; 282        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R20      ; 297        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R21      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R22      ; 298        ; 6        ; ^nSTATUS       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R23      ; 299        ; 6        ; ^CONF_DONE     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R24      ; 302        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R25      ; 303        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R26      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T1       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 79         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T3       ; 80         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T4       ; 83         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T6       ; 93         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T7       ; 92         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T8       ; 111        ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T9       ; 76         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T10      ; 75         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T11      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T17      ; 289        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T18      ; 290        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T19      ; 281        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T20      ; 287        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T21      ; 288        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T22      ; 296        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T23      ; 295        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T24      ; 292        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T25      ; 291        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T26      ;            ; 6        ; VCCIO6         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; U1       ; 85         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U2       ; 84         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U3       ; 88         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U4       ; 89         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U5       ; 100        ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U6       ; 98         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U7       ; 99         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U9       ; 86         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U10      ; 87         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U11      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U12      ; 178        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U13      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 231        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U18      ; 232        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U19      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ; 280        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U21      ; 279        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U22      ; 270        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U23      ; 284        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U24      ; 283        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U25      ; 285        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U26      ; 286        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V1       ; 90         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V2       ; 91         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V3       ; 95         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V4       ; 94         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V5       ; 104        ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V6       ; 105        ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V7       ; 112        ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V8       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V9       ; 142        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V10      ; 141        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V11      ; 177        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V12      ;            ; 8        ; VCCIO8         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V13      ; 176        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V14      ; 175        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V15      ;            ; 7        ; VCCIO7         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V17      ; 218        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V18      ; 233        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V19      ;            ; 6        ; VCCIO6         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V20      ; 251        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V21      ; 252        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V22      ; 259        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; V23      ; 275        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V24      ; 276        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V25      ; 277        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V26      ; 278        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W1       ; 97         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W2       ; 96         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W3       ; 102        ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W4       ; 101        ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W6       ; 113        ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; W7       ;            ;          ; GND_PLL1       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W8       ; 144        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W9       ;            ; 8        ; VCCIO8         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W10      ; 145        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W11      ; 161        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W12      ; 162        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W15      ; 203        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W16      ; 204        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W17      ; 217        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W18      ;            ; 7        ; VCCIO7         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W19      ; 234        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W20      ;            ;          ; GND_PLL4       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W21      ; 253        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W22      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W23      ; 272        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W24      ; 271        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W25      ; 273        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W26      ; 274        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y1       ; 103        ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y2       ;            ;          ; NC             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y3       ; 108        ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y4       ; 109        ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y5       ; 121        ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y6       ;            ;          ; GND_PLL1       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y7       ;            ;          ; VCCD_PLL1      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y8       ;            ;          ; GNDA_PLL1      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 146        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y11      ; 156        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y12      ; 180        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y13      ; 193        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y14      ; 195        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y15      ; 196        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y16      ; 210        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y17      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y18      ; 229        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y19      ;            ;          ; GNDA_PLL4      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; VCCD_PLL4      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ; 250        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y22      ; 254        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y23      ; 265        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y24      ; 264        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y25      ; 269        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y26      ; 268        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------+-------------+---------------------------+---------------+-------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                            ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                  ; Library Name ;
+-------------------------------------------------------+-------------+---------------------------+---------------+-------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |OFDM_transmitter                                     ; 0 (0)       ; 2331 (137)                ; 0 (0)         ; 364         ; 66           ; 0       ; 33        ; 516  ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter                                                                                                                                                                                    ; work         ;
;    |IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|          ; 0 (0)       ; 2188 (0)                  ; 0 (0)         ; 364         ; 66           ; 0       ; 33        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized                                                                                                                                            ; work         ;
;       |RADIX22FFT_SDNF1_1:u_SDNF1_1_1|                ; 0 (0)       ; 12 (12)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1:u_SDNF1_1_1                                                                                                             ; work         ;
;       |RADIX22FFT_SDNF1_1_block1:u_SDNF1_1_5|         ; 0 (0)       ; 12 (12)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block1:u_SDNF1_1_5                                                                                                      ; work         ;
;       |RADIX22FFT_SDNF1_1_block2:u_SDNF1_1_7|         ; 0 (0)       ; 12 (12)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block2:u_SDNF1_1_7                                                                                                      ; work         ;
;       |RADIX22FFT_SDNF1_1_block3:u_SDNF1_1_9|         ; 0 (0)       ; 12 (12)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block3:u_SDNF1_1_9                                                                                                      ; work         ;
;       |RADIX22FFT_SDNF1_1_block4:u_SDNF1_1_11|        ; 0 (0)       ; 12 (12)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block4:u_SDNF1_1_11                                                                                                     ; work         ;
;       |RADIX22FFT_SDNF1_1_block5:u_SDNF1_1_13|        ; 0 (0)       ; 12 (12)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block5:u_SDNF1_1_13                                                                                                     ; work         ;
;       |RADIX22FFT_SDNF1_1_block6:u_SDNF1_1_15|        ; 0 (0)       ; 12 (12)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block6:u_SDNF1_1_15                                                                                                     ; work         ;
;       |RADIX22FFT_SDNF1_1_block:u_SDNF1_1_3|          ; 0 (0)       ; 12 (12)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block:u_SDNF1_1_3                                                                                                       ; work         ;
;       |RADIX22FFT_SDNF1_3:u_SDNF1_3_1|                ; 0 (0)       ; 19 (19)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3:u_SDNF1_3_1                                                                                                             ; work         ;
;       |RADIX22FFT_SDNF1_3_block1:u_SDNF1_3_5|         ; 0 (0)       ; 18 (18)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block1:u_SDNF1_3_5                                                                                                      ; work         ;
;       |RADIX22FFT_SDNF1_3_block2:u_SDNF1_3_7|         ; 0 (0)       ; 64 (64)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block2:u_SDNF1_3_7                                                                                                      ; work         ;
;       |RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9|         ; 0 (0)       ; 64 (64)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9                                                                                                      ; work         ;
;       |RADIX22FFT_SDNF1_3_block4:u_SDNF1_3_11|        ; 0 (0)       ; 64 (64)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block4:u_SDNF1_3_11                                                                                                     ; work         ;
;       |RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13|        ; 0 (0)       ; 64 (64)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13                                                                                                     ; work         ;
;       |RADIX22FFT_SDNF1_3_block6:u_SDNF1_3_15|        ; 0 (0)       ; 64 (64)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block6:u_SDNF1_3_15                                                                                                     ; work         ;
;       |RADIX22FFT_SDNF1_3_block:u_SDNF1_3_3|          ; 0 (0)       ; 18 (18)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block:u_SDNF1_3_3                                                                                                       ; work         ;
;       |RADIX22FFT_SDNF2_2:u_SDNF2_2_1|                ; 0 (0)       ; 14 (14)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF2_2:u_SDNF2_2_1                                                                                                             ; work         ;
;       |RADIX22FFT_SDNF2_2_block1:u_SDNF2_2_5|         ; 0 (0)       ; 14 (14)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block1:u_SDNF2_2_5                                                                                                      ; work         ;
;       |RADIX22FFT_SDNF2_2_block2:u_SDNF2_2_7|         ; 0 (0)       ; 14 (14)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block2:u_SDNF2_2_7                                                                                                      ; work         ;
;       |RADIX22FFT_SDNF2_2_block3:u_SDNF2_2_9|         ; 0 (0)       ; 14 (14)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block3:u_SDNF2_2_9                                                                                                      ; work         ;
;       |RADIX22FFT_SDNF2_2_block4:u_SDNF2_2_11|        ; 0 (0)       ; 14 (14)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block4:u_SDNF2_2_11                                                                                                     ; work         ;
;       |RADIX22FFT_SDNF2_2_block5:u_SDNF2_2_13|        ; 0 (0)       ; 14 (14)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block5:u_SDNF2_2_13                                                                                                     ; work         ;
;       |RADIX22FFT_SDNF2_2_block6:u_SDNF2_2_15|        ; 0 (0)       ; 14 (14)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block6:u_SDNF2_2_15                                                                                                     ; work         ;
;       |RADIX22FFT_SDNF2_2_block:u_SDNF2_2_3|          ; 0 (0)       ; 14 (14)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block:u_SDNF2_2_3                                                                                                       ; work         ;
;       |RADIX22FFT_SDNF2_4:u_SDNF2_4_1|                ; 0 (0)       ; 24 (24)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF2_4:u_SDNF2_4_1                                                                                                             ; work         ;
;       |RADIX22FFT_SDNF2_4_block1:u_SDNF2_4_5|         ; 0 (0)       ; 64 (64)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block1:u_SDNF2_4_5                                                                                                      ; work         ;
;       |RADIX22FFT_SDNF2_4_block2:u_SDNF2_4_7|         ; 0 (0)       ; 64 (64)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block2:u_SDNF2_4_7                                                                                                      ; work         ;
;       |RADIX22FFT_SDNF2_4_block3:u_SDNF2_4_9|         ; 0 (0)       ; 64 (64)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block3:u_SDNF2_4_9                                                                                                      ; work         ;
;       |RADIX22FFT_SDNF2_4_block4:u_SDNF2_4_11|        ; 0 (0)       ; 64 (64)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block4:u_SDNF2_4_11                                                                                                     ; work         ;
;       |RADIX22FFT_SDNF2_4_block5:u_SDNF2_4_13|        ; 0 (0)       ; 64 (64)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block5:u_SDNF2_4_13                                                                                                     ; work         ;
;       |RADIX22FFT_SDNF2_4_block6:u_SDNF2_4_15|        ; 0 (0)       ; 64 (64)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block6:u_SDNF2_4_15                                                                                                     ; work         ;
;       |RADIX22FFT_SDNF2_4_block:u_SDNF2_4_3|          ; 0 (0)       ; 24 (24)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block:u_SDNF2_4_3                                                                                                       ; work         ;
;       |TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|         ; 0 (0)       ; 26 (0)                    ; 0 (0)         ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1                                                                                                      ; work         ;
;          |Complex3Multiply:u_MUL3_2|                  ; 0 (0)       ; 26 (26)                   ; 0 (0)         ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2                                                                            ; work         ;
;             |lpm_mult:Mult0|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|lpm_mult:Mult0                                                             ; work         ;
;                |mult_h1t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated                                     ; work         ;
;             |lpm_mult:Mult2|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|lpm_mult:Mult2                                                             ; work         ;
;                |mult_j1t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated                                     ; work         ;
;       |TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|  ; 0 (0)       ; 110 (0)                   ; 0 (0)         ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5                                                                                               ; work         ;
;          |Complex3Multiply_block2:u_MUL3_2|           ; 0 (0)       ; 110 (110)                 ; 0 (0)         ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2                                                              ; work         ;
;             |lpm_mult:Mult0|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult0                                               ; work         ;
;                |mult_h1t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated                       ; work         ;
;             |lpm_mult:Mult1|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult1                                               ; work         ;
;                |mult_f1t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated                       ; work         ;
;             |lpm_mult:Mult2|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult2                                               ; work         ;
;                |mult_j1t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated                       ; work         ;
;       |TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|  ; 0 (0)       ; 168 (0)                   ; 0 (0)         ; 0           ; 12           ; 0       ; 6         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7                                                                                               ; work         ;
;          |Complex3Multiply_block3:u_MUL3_1|           ; 0 (0)       ; 32 (32)                   ; 0 (0)         ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1                                                              ; work         ;
;             |lpm_mult:Mult0|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|lpm_mult:Mult0                                               ; work         ;
;                |mult_h1t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated                       ; work         ;
;             |lpm_mult:Mult1|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|lpm_mult:Mult1                                               ; work         ;
;                |mult_f1t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated                       ; work         ;
;             |lpm_mult:Mult2|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|lpm_mult:Mult2                                               ; work         ;
;                |mult_j1t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|lpm_mult:Mult2|mult_j1t:auto_generated                       ; work         ;
;          |Complex3Multiply_block4:u_MUL3_2|           ; 0 (0)       ; 136 (136)                 ; 0 (0)         ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2                                                              ; work         ;
;             |lpm_mult:Mult0|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult0                                               ; work         ;
;                |mult_h1t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated                       ; work         ;
;             |lpm_mult:Mult1|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult1                                               ; work         ;
;                |mult_f1t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated                       ; work         ;
;             |lpm_mult:Mult2|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult2                                               ; work         ;
;                |mult_l1t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated                       ; work         ;
;       |TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|  ; 0 (0)       ; 138 (0)                   ; 0 (0)         ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9                                                                                               ; work         ;
;          |Complex3Multiply_block5:u_MUL3_2|           ; 0 (0)       ; 138 (138)                 ; 0 (0)         ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2                                                              ; work         ;
;             |lpm_mult:Mult0|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult0                                               ; work         ;
;                |mult_h1t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated                       ; work         ;
;             |lpm_mult:Mult1|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult1                                               ; work         ;
;                |mult_d1t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated                       ; work         ;
;             |lpm_mult:Mult2|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult2                                               ; work         ;
;                |mult_j1t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated                       ; work         ;
;       |TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11| ; 0 (0)       ; 248 (0)                   ; 0 (0)         ; 0           ; 12           ; 0       ; 6         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11                                                                                              ; work         ;
;          |Complex3Multiply_block6:u_MUL3_1|           ; 0 (0)       ; 111 (111)                 ; 0 (0)         ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1                                                             ; work         ;
;             |lpm_mult:Mult0|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult0                                              ; work         ;
;                |mult_h1t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated                      ; work         ;
;             |lpm_mult:Mult1|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult1                                              ; work         ;
;                |mult_f1t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated                      ; work         ;
;             |lpm_mult:Mult2|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult2                                              ; work         ;
;                |mult_j1t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult2|mult_j1t:auto_generated                      ; work         ;
;          |Complex3Multiply_block7:u_MUL3_2|           ; 0 (0)       ; 137 (137)                 ; 0 (0)         ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2                                                             ; work         ;
;             |lpm_mult:Mult0|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult0                                              ; work         ;
;                |mult_h1t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated                      ; work         ;
;             |lpm_mult:Mult1|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult1                                              ; work         ;
;                |mult_h1t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated                      ; work         ;
;             |lpm_mult:Mult2|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult2                                              ; work         ;
;                |mult_l1t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated                      ; work         ;
;       |TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13| ; 0 (0)       ; 150 (0)                   ; 0 (0)         ; 364         ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13                                                                                              ; work         ;
;          |Complex3Multiply_block8:u_MUL3_2|           ; 0 (0)       ; 139 (139)                 ; 0 (0)         ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2                                                             ; work         ;
;             |lpm_mult:Mult0|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult0                                              ; work         ;
;                |mult_h1t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated                      ; work         ;
;             |lpm_mult:Mult1|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult1                                              ; work         ;
;                |mult_h1t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated                      ; work         ;
;             |lpm_mult:Mult2|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult2                                              ; work         ;
;                |mult_l1t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated                      ; work         ;
;          |altshift_taps:din1_im_dly1_rtl_0|           ; 0 (0)       ; 7 (0)                     ; 0 (0)         ; 196         ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din1_im_dly1_rtl_0                                                             ; work         ;
;             |shift_taps_i1n:auto_generated|           ; 0 (0)       ; 7 (1)                     ; 0 (0)         ; 196         ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din1_im_dly1_rtl_0|shift_taps_i1n:auto_generated                               ; work         ;
;                |altsyncram_uta1:altsyncram2|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 196         ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din1_im_dly1_rtl_0|shift_taps_i1n:auto_generated|altsyncram_uta1:altsyncram2   ; work         ;
;                |cntr_f4h:cntr3|                       ; 0 (0)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din1_im_dly1_rtl_0|shift_taps_i1n:auto_generated|cntr_f4h:cntr3                ; work         ;
;                |cntr_pkf:cntr1|                       ; 0 (0)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din1_im_dly1_rtl_0|shift_taps_i1n:auto_generated|cntr_pkf:cntr1                ; work         ;
;                   |cmpr_7cc:cmpr8|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din1_im_dly1_rtl_0|shift_taps_i1n:auto_generated|cntr_pkf:cntr1|cmpr_7cc:cmpr8 ; work         ;
;          |altshift_taps:din2_im_dly1_rtl_0|           ; 0 (0)       ; 4 (0)                     ; 0 (0)         ; 168         ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0                                                             ; work         ;
;             |shift_taps_f1n:auto_generated|           ; 0 (0)       ; 4 (1)                     ; 0 (0)         ; 168         ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated                               ; work         ;
;                |altsyncram_kta1:altsyncram2|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 168         ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2   ; work         ;
;                |cntr_94h:cntr3|                       ; 0 (0)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|cntr_94h:cntr3                ; work         ;
;                |cntr_ikf:cntr1|                       ; 0 (0)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|cntr_ikf:cntr1                ; work         ;
;       |TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15| ; 0 (0)       ; 281 (1)                   ; 0 (0)         ; 0           ; 12           ; 0       ; 6         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15                                                                                              ; work         ;
;          |Complex3Multiply_block10:u_MUL3_2|          ; 0 (0)       ; 143 (143)                 ; 0 (0)         ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2                                                            ; work         ;
;             |lpm_mult:Mult0|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult0                                             ; work         ;
;                |mult_h1t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated                     ; work         ;
;             |lpm_mult:Mult1|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult1                                             ; work         ;
;                |mult_d1t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated                     ; work         ;
;             |lpm_mult:Mult2|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult2                                             ; work         ;
;                |mult_j1t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated                     ; work         ;
;          |Complex3Multiply_block9:u_MUL3_1|           ; 0 (0)       ; 137 (137)                 ; 0 (0)         ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1                                                             ; work         ;
;             |lpm_mult:Mult0|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult0                                              ; work         ;
;                |mult_h1t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated                      ; work         ;
;             |lpm_mult:Mult1|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult1                                              ; work         ;
;                |mult_f1t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated                      ; work         ;
;             |lpm_mult:Mult2|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult2                                              ; work         ;
;                |mult_l1t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult2|mult_l1t:auto_generated                      ; work         ;
;       |TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|   ; 0 (0)       ; 48 (0)                    ; 0 (0)         ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3                                                                                                ; work         ;
;          |Complex3Multiply_block1:u_MUL3_2|           ; 0 (0)       ; 24 (24)                   ; 0 (0)         ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2                                                               ; work         ;
;             |lpm_mult:Mult0|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|lpm_mult:Mult0                                                ; work         ;
;                |mult_h1t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated                        ; work         ;
;             |lpm_mult:Mult2|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|lpm_mult:Mult2                                                ; work         ;
;                |mult_j1t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated                        ; work         ;
;          |Complex3Multiply_block:u_MUL3_1|            ; 0 (0)       ; 24 (24)                   ; 0 (0)         ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1                                                                ; work         ;
;             |lpm_mult:Mult0|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|lpm_mult:Mult0                                                 ; work         ;
;                |mult_h1t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated                         ; work         ;
;             |lpm_mult:Mult2|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|lpm_mult:Mult2                                                 ; work         ;
;                |mult_j1t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|lpm_mult:Mult2|mult_j1t:auto_generated                         ; work         ;
;       |TWDLROM_3_11:u_twdlROM_3_11|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLROM_3_11:u_twdlROM_3_11                                                                                                                ; work         ;
;       |TWDLROM_3_14:u_twdlROM_3_14|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLROM_3_14:u_twdlROM_3_14                                                                                                                ; work         ;
;       |TWDLROM_3_15:u_twdlROM_3_15|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLROM_3_15:u_twdlROM_3_15                                                                                                                ; work         ;
;       |TWDLROM_3_16:u_twdlROM_3_16|                   ; 0 (0)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLROM_3_16:u_twdlROM_3_16                                                                                                                ; work         ;
;    |OFDM_transmitter_tc:u_OFDM_transmitter_tc|        ; 0 (0)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OFDM_transmitter|OFDM_transmitter_tc:u_OFDM_transmitter_tc                                                                                                                                          ; work         ;
+-------------------------------------------------------+-------------+---------------------------+---------------+-------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                        ;
+-------------------+----------+---------------+---------------+-----------------------+-----+
; Name              ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+-------------------+----------+---------------+---------------+-----------------------+-----+
; ce_out            ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[15][0]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[15][1]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[15][2]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[15][3]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[15][4]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[15][5]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[15][6]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[15][7]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[15][8]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[15][9]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[15][10] ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[15][11] ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[15][12] ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[15][13] ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[15][14] ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[15][15] ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[14][0]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[14][1]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[14][2]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[14][3]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[14][4]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[14][5]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[14][6]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[14][7]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[14][8]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[14][9]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[14][10] ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[14][11] ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[14][12] ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[14][13] ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[14][14] ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[14][15] ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[13][0]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[13][1]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[13][2]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[13][3]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[13][4]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[13][5]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[13][6]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[13][7]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[13][8]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[13][9]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[13][10] ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[13][11] ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[13][12] ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[13][13] ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[13][14] ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[13][15] ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[12][0]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[12][1]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[12][2]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[12][3]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[12][4]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[12][5]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[12][6]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[12][7]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[12][8]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[12][9]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[12][10] ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[12][11] ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[12][12] ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[12][13] ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[12][14] ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[12][15] ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[11][0]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[11][1]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[11][2]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[11][3]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[11][4]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[11][5]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[11][6]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[11][7]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[11][8]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[11][9]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[11][10] ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[11][11] ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[11][12] ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[11][13] ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[11][14] ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[11][15] ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[10][0]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[10][1]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[10][2]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[10][3]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[10][4]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[10][5]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[10][6]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[10][7]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[10][8]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[10][9]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[10][10] ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[10][11] ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[10][12] ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[10][13] ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[10][14] ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[10][15] ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[9][0]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[9][1]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[9][2]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[9][3]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[9][4]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[9][5]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[9][6]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[9][7]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[9][8]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[9][9]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[9][10]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[9][11]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[9][12]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[9][13]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[9][14]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[9][15]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[8][0]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[8][1]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[8][2]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[8][3]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[8][4]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[8][5]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[8][6]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[8][7]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[8][8]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[8][9]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[8][10]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[8][11]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[8][12]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[8][13]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[8][14]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[8][15]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[7][0]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[7][1]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[7][2]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[7][3]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[7][4]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[7][5]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[7][6]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[7][7]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[7][8]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[7][9]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[7][10]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[7][11]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[7][12]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[7][13]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[7][14]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[7][15]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[6][0]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[6][1]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[6][2]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[6][3]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[6][4]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[6][5]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[6][6]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[6][7]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[6][8]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[6][9]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[6][10]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[6][11]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[6][12]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[6][13]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[6][14]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[6][15]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[5][0]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[5][1]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[5][2]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[5][3]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[5][4]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[5][5]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[5][6]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[5][7]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[5][8]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[5][9]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[5][10]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[5][11]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[5][12]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[5][13]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[5][14]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[5][15]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[4][0]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[4][1]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[4][2]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[4][3]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[4][4]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[4][5]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[4][6]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[4][7]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[4][8]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[4][9]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[4][10]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[4][11]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[4][12]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[4][13]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[4][14]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[4][15]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[3][0]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[3][1]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[3][2]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[3][3]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[3][4]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[3][5]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[3][6]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[3][7]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[3][8]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[3][9]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[3][10]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[3][11]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[3][12]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[3][13]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[3][14]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[3][15]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[2][0]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[2][1]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[2][2]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[2][3]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[2][4]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[2][5]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[2][6]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[2][7]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[2][8]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[2][9]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[2][10]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[2][11]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[2][12]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[2][13]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[2][14]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[2][15]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[1][0]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[1][1]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[1][2]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[1][3]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[1][4]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[1][5]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[1][6]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[1][7]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[1][8]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[1][9]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[1][10]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[1][11]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[1][12]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[1][13]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[1][14]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[1][15]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[0][0]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[0][1]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[0][2]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[0][3]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[0][4]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[0][5]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[0][6]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[0][7]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[0][8]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[0][9]   ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[0][10]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[0][11]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[0][12]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[0][13]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[0][14]  ; Output   ; --            ; --            ; --                    ; --  ;
; real_rsvd[0][15]  ; Output   ; --            ; --            ; --                    ; --  ;
; imag[15][0]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[15][1]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[15][2]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[15][3]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[15][4]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[15][5]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[15][6]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[15][7]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[15][8]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[15][9]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[15][10]      ; Output   ; --            ; --            ; --                    ; --  ;
; imag[15][11]      ; Output   ; --            ; --            ; --                    ; --  ;
; imag[15][12]      ; Output   ; --            ; --            ; --                    ; --  ;
; imag[15][13]      ; Output   ; --            ; --            ; --                    ; --  ;
; imag[15][14]      ; Output   ; --            ; --            ; --                    ; --  ;
; imag[15][15]      ; Output   ; --            ; --            ; --                    ; --  ;
; imag[14][0]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[14][1]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[14][2]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[14][3]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[14][4]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[14][5]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[14][6]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[14][7]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[14][8]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[14][9]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[14][10]      ; Output   ; --            ; --            ; --                    ; --  ;
; imag[14][11]      ; Output   ; --            ; --            ; --                    ; --  ;
; imag[14][12]      ; Output   ; --            ; --            ; --                    ; --  ;
; imag[14][13]      ; Output   ; --            ; --            ; --                    ; --  ;
; imag[14][14]      ; Output   ; --            ; --            ; --                    ; --  ;
; imag[14][15]      ; Output   ; --            ; --            ; --                    ; --  ;
; imag[13][0]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[13][1]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[13][2]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[13][3]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[13][4]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[13][5]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[13][6]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[13][7]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[13][8]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[13][9]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[13][10]      ; Output   ; --            ; --            ; --                    ; --  ;
; imag[13][11]      ; Output   ; --            ; --            ; --                    ; --  ;
; imag[13][12]      ; Output   ; --            ; --            ; --                    ; --  ;
; imag[13][13]      ; Output   ; --            ; --            ; --                    ; --  ;
; imag[13][14]      ; Output   ; --            ; --            ; --                    ; --  ;
; imag[13][15]      ; Output   ; --            ; --            ; --                    ; --  ;
; imag[12][0]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[12][1]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[12][2]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[12][3]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[12][4]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[12][5]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[12][6]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[12][7]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[12][8]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[12][9]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[12][10]      ; Output   ; --            ; --            ; --                    ; --  ;
; imag[12][11]      ; Output   ; --            ; --            ; --                    ; --  ;
; imag[12][12]      ; Output   ; --            ; --            ; --                    ; --  ;
; imag[12][13]      ; Output   ; --            ; --            ; --                    ; --  ;
; imag[12][14]      ; Output   ; --            ; --            ; --                    ; --  ;
; imag[12][15]      ; Output   ; --            ; --            ; --                    ; --  ;
; imag[11][0]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[11][1]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[11][2]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[11][3]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[11][4]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[11][5]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[11][6]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[11][7]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[11][8]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[11][9]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[11][10]      ; Output   ; --            ; --            ; --                    ; --  ;
; imag[11][11]      ; Output   ; --            ; --            ; --                    ; --  ;
; imag[11][12]      ; Output   ; --            ; --            ; --                    ; --  ;
; imag[11][13]      ; Output   ; --            ; --            ; --                    ; --  ;
; imag[11][14]      ; Output   ; --            ; --            ; --                    ; --  ;
; imag[11][15]      ; Output   ; --            ; --            ; --                    ; --  ;
; imag[10][0]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[10][1]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[10][2]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[10][3]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[10][4]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[10][5]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[10][6]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[10][7]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[10][8]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[10][9]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[10][10]      ; Output   ; --            ; --            ; --                    ; --  ;
; imag[10][11]      ; Output   ; --            ; --            ; --                    ; --  ;
; imag[10][12]      ; Output   ; --            ; --            ; --                    ; --  ;
; imag[10][13]      ; Output   ; --            ; --            ; --                    ; --  ;
; imag[10][14]      ; Output   ; --            ; --            ; --                    ; --  ;
; imag[10][15]      ; Output   ; --            ; --            ; --                    ; --  ;
; imag[9][0]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[9][1]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[9][2]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[9][3]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[9][4]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[9][5]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[9][6]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[9][7]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[9][8]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[9][9]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[9][10]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[9][11]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[9][12]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[9][13]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[9][14]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[9][15]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[8][0]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[8][1]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[8][2]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[8][3]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[8][4]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[8][5]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[8][6]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[8][7]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[8][8]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[8][9]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[8][10]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[8][11]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[8][12]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[8][13]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[8][14]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[8][15]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[7][0]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[7][1]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[7][2]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[7][3]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[7][4]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[7][5]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[7][6]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[7][7]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[7][8]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[7][9]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[7][10]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[7][11]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[7][12]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[7][13]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[7][14]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[7][15]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[6][0]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[6][1]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[6][2]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[6][3]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[6][4]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[6][5]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[6][6]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[6][7]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[6][8]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[6][9]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[6][10]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[6][11]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[6][12]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[6][13]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[6][14]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[6][15]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[5][0]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[5][1]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[5][2]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[5][3]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[5][4]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[5][5]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[5][6]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[5][7]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[5][8]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[5][9]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[5][10]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[5][11]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[5][12]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[5][13]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[5][14]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[5][15]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[4][0]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[4][1]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[4][2]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[4][3]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[4][4]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[4][5]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[4][6]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[4][7]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[4][8]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[4][9]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[4][10]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[4][11]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[4][12]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[4][13]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[4][14]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[4][15]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[3][0]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[3][1]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[3][2]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[3][3]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[3][4]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[3][5]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[3][6]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[3][7]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[3][8]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[3][9]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[3][10]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[3][11]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[3][12]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[3][13]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[3][14]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[3][15]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[2][0]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[2][1]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[2][2]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[2][3]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[2][4]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[2][5]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[2][6]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[2][7]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[2][8]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[2][9]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[2][10]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[2][11]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[2][12]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[2][13]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[2][14]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[2][15]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[1][0]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[1][1]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[1][2]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[1][3]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[1][4]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[1][5]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[1][6]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[1][7]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[1][8]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[1][9]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[1][10]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[1][11]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[1][12]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[1][13]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[1][14]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[1][15]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[0][0]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[0][1]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[0][2]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[0][3]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[0][4]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[0][5]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[0][6]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[0][7]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[0][8]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[0][9]        ; Output   ; --            ; --            ; --                    ; --  ;
; imag[0][10]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[0][11]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[0][12]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[0][13]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[0][14]       ; Output   ; --            ; --            ; --                    ; --  ;
; imag[0][15]       ; Output   ; --            ; --            ; --                    ; --  ;
; clk_enable        ; Input    ; 0             ; 0             ; --                    ; --  ;
; clk               ; Input    ; 0             ; 0             ; --                    ; --  ;
; reset             ; Input    ; 0             ; 0             ; --                    ; --  ;
+-------------------+----------+---------------+---------------+-----------------------+-----+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; clk_enable          ;                   ;         ;
; clk                 ;                   ;         ;
; reset               ;                   ;         ;
+---------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                       ; Location   ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Deserializer1D_regComp_process~0                                                                                                                                                           ; Unassigned ; 64      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Deserializer1D_tapDelayComp_process~0                                                                                                                                                      ; Unassigned ; 60      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block6:u_SDNF1_3_15|Radix22ButterflyG1_NF_btf2_re_reg[16]~22                                                                    ; Unassigned ; 374     ; Clock enable ; no     ; --                   ; --               ; --                        ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block3:u_SDNF2_2_9|Radix22ButterflyG2_NF_btf1_im_reg[13]~6                                                                      ; Unassigned ; 112     ; Clock enable ; no     ; --                   ; --               ; --                        ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block6:u_SDNF2_4_15|Radix22ButterflyG2_NF_btf2_im_reg[1]~20                                                                     ; Unassigned ; 432     ; Clock enable ; no     ; --                   ; --               ; --                        ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Add_multRes_re_reg1[29]~16                                  ; Unassigned ; 421     ; Clock enable ; no     ; --                   ; --               ; --                        ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din1_im_dly1_rtl_0|shift_taps_i1n:auto_generated|cntr_f4h:cntr3|counter_reg_bit9a[2]~2 ; Unassigned ; 3       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din1_im_dly1_rtl_0|shift_taps_i1n:auto_generated|dffe4                                 ; Unassigned ; 28      ; Async. clear ; no     ; --                   ; --               ; --                        ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|cntr_94h:cntr3|counter_reg_bit7a[1]~2 ; Unassigned ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|dffe4                                 ; Unassigned ; 84      ; Async. clear ; no     ; --                   ; --               ; --                        ;
; OFDM_transmitter_tc:u_OFDM_transmitter_tc|enb_1_16_0                                                                                                                                       ; Unassigned ; 1022    ; Clock enable ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                                        ; Unassigned ; 2509    ; Clock        ; yes    ; Global Clock         ; Not Available    ; --                        ;
; clk_enable                                                                                                                                                                                 ; Unassigned ; 29      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; reset                                                                                                                                                                                      ; Unassigned ; 1893    ; Async. clear ; yes    ; Global Clock         ; Not Available    ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                        ;
+-------+------------+---------+----------------------+------------------+---------------------------+
; Name  ; Location   ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------+------------+---------+----------------------+------------------+---------------------------+
; clk   ; Unassigned ; 2509    ; Global Clock         ; Not Available    ; --                        ;
; reset ; Unassigned ; 1893    ; Global Clock         ; Not Available    ; --                        ;
+-------+------------+---------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                     ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; OFDM_transmitter_tc:u_OFDM_transmitter_tc|enb_1_16_0                                                                                                                                                     ; 1022    ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF2_4_block6:u_SDNF2_4_15|Radix22ButterflyG2_NF_btf2_im_reg[1]~20                                                                                   ; 432     ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Add_multRes_re_reg1[29]~16                                                ; 421     ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block6:u_SDNF1_3_15|Radix22ButterflyG1_NF_btf2_re_reg[16]~22                                                                                  ; 374     ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|twdl_re_reg[15]                                                                  ; 195     ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|cntr_ikf:cntr1|safe_q[0]                            ; 169     ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF2_2_block3:u_SDNF2_2_9|Radix22ButterflyG2_NF_btf1_im_reg[13]~6                                                                                    ; 112     ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|dffe4                                               ; 84      ;
; Deserializer1D_regComp_process~0                                                                                                                                                                         ; 64      ;
; Deserializer1D_tapDelayComp_process~0                                                                                                                                                                    ; 60      ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din1_im_dly1_rtl_0|shift_taps_i1n:auto_generated|cntr_pkf:cntr1|current_reg_q_w[2]                   ; 58      ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din1_im_dly1_rtl_0|shift_taps_i1n:auto_generated|cntr_pkf:cntr1|current_reg_q_w[1]                   ; 58      ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din1_im_dly1_rtl_0|shift_taps_i1n:auto_generated|cntr_pkf:cntr1|current_reg_q_w[0]                   ; 58      ;
; clk_enable                                                                                                                                                                                               ; 29      ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din1_im_dly1_rtl_0|shift_taps_i1n:auto_generated|dffe4                                               ; 28      ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLROM_3_16:u_twdlROM_3_16|Radix22TwdlMapping_octantReg1[2]                                                                                                     ; 8       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLROM_3_16:u_twdlROM_3_16|twiddleReg_re[13]                                                                                                                    ; 7       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|twdl_re_reg[14]                                                                   ; 7       ;
; OFDM_transmitter_tc:u_OFDM_transmitter_tc|phase_0                                                                                                                                                        ; 7       ;
; OFDM_transmitter_tc:u_OFDM_transmitter_tc|count16[0]                                                                                                                                                     ; 6       ;
; Deserializer1D_out1[10][2]                                                                                                                                                                               ; 5       ;
; Deserializer1D_out1[10][3]                                                                                                                                                                               ; 5       ;
; Deserializer1D_out1[2][2]                                                                                                                                                                                ; 5       ;
; Deserializer1D_out1[2][3]                                                                                                                                                                                ; 5       ;
; Deserializer1D_out1[14][0]                                                                                                                                                                               ; 5       ;
; Deserializer1D_out1[14][1]                                                                                                                                                                               ; 5       ;
; Deserializer1D_out1[6][0]                                                                                                                                                                                ; 5       ;
; Deserializer1D_out1[6][1]                                                                                                                                                                                ; 5       ;
; Deserializer1D_out1[10][0]                                                                                                                                                                               ; 5       ;
; Deserializer1D_out1[10][1]                                                                                                                                                                               ; 5       ;
; Deserializer1D_out1[2][0]                                                                                                                                                                                ; 5       ;
; Deserializer1D_out1[2][1]                                                                                                                                                                                ; 5       ;
; Deserializer1D_out1[14][2]                                                                                                                                                                               ; 5       ;
; Deserializer1D_out1[14][3]                                                                                                                                                                               ; 5       ;
; Deserializer1D_out1[6][2]                                                                                                                                                                                ; 5       ;
; Deserializer1D_out1[6][3]                                                                                                                                                                                ; 5       ;
; Deserializer1D_out1[9][2]                                                                                                                                                                                ; 5       ;
; Deserializer1D_out1[9][3]                                                                                                                                                                                ; 5       ;
; Deserializer1D_out1[1][2]                                                                                                                                                                                ; 5       ;
; Deserializer1D_out1[1][3]                                                                                                                                                                                ; 5       ;
; Deserializer1D_out1[13][0]                                                                                                                                                                               ; 5       ;
; Deserializer1D_out1[13][1]                                                                                                                                                                               ; 5       ;
; Deserializer1D_out1[5][0]                                                                                                                                                                                ; 5       ;
; Deserializer1D_out1[5][1]                                                                                                                                                                                ; 5       ;
; Deserializer1D_out1[9][0]                                                                                                                                                                                ; 5       ;
; Deserializer1D_out1[9][1]                                                                                                                                                                                ; 5       ;
; Deserializer1D_out1[1][0]                                                                                                                                                                                ; 5       ;
; Deserializer1D_out1[1][1]                                                                                                                                                                                ; 5       ;
; Deserializer1D_out1[13][2]                                                                                                                                                                               ; 5       ;
; Deserializer1D_out1[13][3]                                                                                                                                                                               ; 5       ;
; Deserializer1D_out1[5][2]                                                                                                                                                                                ; 5       ;
; Deserializer1D_out1[5][3]                                                                                                                                                                                ; 5       ;
; Deserializer1D_out1[11][2]                                                                                                                                                                               ; 5       ;
; Deserializer1D_out1[11][3]                                                                                                                                                                               ; 5       ;
; Deserializer1D_out1[3][2]                                                                                                                                                                                ; 5       ;
; Deserializer1D_out1[3][3]                                                                                                                                                                                ; 5       ;
; Deserializer1D_out1[15][0]                                                                                                                                                                               ; 5       ;
; Deserializer1D_out1[15][1]                                                                                                                                                                               ; 5       ;
; Deserializer1D_out1[7][0]                                                                                                                                                                                ; 5       ;
; Deserializer1D_out1[7][1]                                                                                                                                                                                ; 5       ;
; Deserializer1D_out1[11][0]                                                                                                                                                                               ; 5       ;
; Deserializer1D_out1[11][1]                                                                                                                                                                               ; 5       ;
; Deserializer1D_out1[3][0]                                                                                                                                                                                ; 5       ;
; Deserializer1D_out1[3][1]                                                                                                                                                                                ; 5       ;
; Deserializer1D_out1[15][2]                                                                                                                                                                               ; 5       ;
; Deserializer1D_out1[15][3]                                                                                                                                                                               ; 5       ;
; Deserializer1D_out1[7][2]                                                                                                                                                                                ; 5       ;
; Deserializer1D_out1[7][3]                                                                                                                                                                                ; 5       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|twdl_im_reg[14]                                                                   ; 5       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|twdl_re_reg[14]                                                                   ; 5       ;
; Deserializer1D_out1[8][0]                                                                                                                                                                                ; 5       ;
; Deserializer1D_out1[8][1]                                                                                                                                                                                ; 5       ;
; Deserializer1D_out1[0][0]                                                                                                                                                                                ; 5       ;
; Deserializer1D_out1[0][1]                                                                                                                                                                                ; 5       ;
; Deserializer1D_out1[12][2]                                                                                                                                                                               ; 5       ;
; Deserializer1D_out1[12][3]                                                                                                                                                                               ; 5       ;
; Deserializer1D_out1[4][2]                                                                                                                                                                                ; 5       ;
; Deserializer1D_out1[4][3]                                                                                                                                                                                ; 5       ;
; Deserializer1D_out1[8][2]                                                                                                                                                                                ; 5       ;
; Deserializer1D_out1[8][3]                                                                                                                                                                                ; 5       ;
; Deserializer1D_out1[0][2]                                                                                                                                                                                ; 5       ;
; Deserializer1D_out1[0][3]                                                                                                                                                                                ; 5       ;
; Deserializer1D_out1[12][0]                                                                                                                                                                               ; 5       ;
; Deserializer1D_out1[12][1]                                                                                                                                                                               ; 5       ;
; Deserializer1D_out1[4][0]                                                                                                                                                                                ; 5       ;
; Deserializer1D_out1[4][1]                                                                                                                                                                                ; 5       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLROM_3_16:u_twdlROM_3_16|Radix22TwdlMapping_twdlAddr_raw[3]                                                                                                   ; 5       ;
; OFDM_transmitter_tc:u_OFDM_transmitter_tc|count16[1]                                                                                                                                                     ; 5       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block1:u_SDNF1_1_5|Radix22ButterflyG1_NF_btf1_im_reg[16]                                                                                      ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block5:u_SDNF1_1_13|Radix22ButterflyG1_NF_btf1_im_reg[16]                                                                                     ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block1:u_SDNF1_1_5|Radix22ButterflyG1_NF_btf1_re_reg[16]                                                                                      ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block5:u_SDNF1_1_13|Radix22ButterflyG1_NF_btf1_re_reg[16]                                                                                     ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block:u_SDNF1_1_3|Radix22ButterflyG1_NF_btf1_im_reg[16]                                                                                       ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block4:u_SDNF1_1_11|Radix22ButterflyG1_NF_btf1_im_reg[16]                                                                                     ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block:u_SDNF1_1_3|Radix22ButterflyG1_NF_btf1_re_reg[16]                                                                                       ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block4:u_SDNF1_1_11|Radix22ButterflyG1_NF_btf1_re_reg[16]                                                                                     ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block2:u_SDNF1_1_7|Radix22ButterflyG1_NF_btf1_im_reg[16]                                                                                      ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block6:u_SDNF1_1_15|Radix22ButterflyG1_NF_btf1_im_reg[16]                                                                                     ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block2:u_SDNF1_1_7|Radix22ButterflyG1_NF_btf1_re_reg[16]                                                                                      ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block6:u_SDNF1_1_15|Radix22ButterflyG1_NF_btf1_re_reg[16]                                                                                     ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block1:u_SDNF1_1_5|Radix22ButterflyG1_NF_btf2_im_reg[16]                                                                                      ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block5:u_SDNF1_1_13|Radix22ButterflyG1_NF_btf2_re_reg[16]                                                                                     ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block1:u_SDNF1_1_5|Radix22ButterflyG1_NF_btf2_re_reg[16]                                                                                      ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block5:u_SDNF1_1_13|Radix22ButterflyG1_NF_btf2_im_reg[16]                                                                                     ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block:u_SDNF1_1_3|Radix22ButterflyG1_NF_btf2_im_reg[16]                                                                                       ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block4:u_SDNF1_1_11|Radix22ButterflyG1_NF_btf2_re_reg[16]                                                                                     ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block:u_SDNF1_1_3|Radix22ButterflyG1_NF_btf2_re_reg[16]                                                                                       ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block4:u_SDNF1_1_11|Radix22ButterflyG1_NF_btf2_im_reg[16]                                                                                     ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block2:u_SDNF1_1_7|Radix22ButterflyG1_NF_btf2_im_reg[16]                                                                                      ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block6:u_SDNF1_1_15|Radix22ButterflyG1_NF_btf2_re_reg[16]                                                                                     ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block2:u_SDNF1_1_7|Radix22ButterflyG1_NF_btf2_re_reg[16]                                                                                      ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block6:u_SDNF1_1_15|Radix22ButterflyG1_NF_btf2_im_reg[16]                                                                                     ; 4       ;
; Equal1~1                                                                                                                                                                                                 ; 4       ;
; Equal1~0                                                                                                                                                                                                 ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLROM_3_16:u_twdlROM_3_16|twiddleReg_re[14]                                                                                                                    ; 4       ;
; Counter_Limited1_out1[2]                                                                                                                                                                                 ; 4       ;
; Counter_Limited1_out1[3]                                                                                                                                                                                 ; 4       ;
; Counter_Limited1_out1[0]                                                                                                                                                                                 ; 4       ;
; Counter_Limited1_out1[1]                                                                                                                                                                                 ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|twdl_re_reg[14]                                                                   ; 4       ;
; Deserializer1D_contl_cnt[4]                                                                                                                                                                              ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1:u_SDNF1_1_1|Radix22ButterflyG1_NF_btf1_re_reg[16]                                                                                             ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block3:u_SDNF1_1_9|Radix22ButterflyG1_NF_btf1_re_reg[16]                                                                                      ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1:u_SDNF1_1_1|Radix22ButterflyG1_NF_btf2_re_reg[16]                                                                                             ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block3:u_SDNF1_1_9|Radix22ButterflyG1_NF_btf2_im_reg[16]                                                                                      ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1:u_SDNF1_1_1|Radix22ButterflyG1_NF_btf1_im_reg[16]                                                                                             ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block3:u_SDNF1_1_9|Radix22ButterflyG1_NF_btf1_im_reg[16]                                                                                      ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1:u_SDNF1_1_1|Radix22ButterflyG1_NF_btf2_im_reg[16]                                                                                             ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block3:u_SDNF1_1_9|Radix22ButterflyG1_NF_btf2_re_reg[16]                                                                                      ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|Complex3Add_multRes_re_reg2[29]                                                      ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Add_multRes_re_reg2[29]                                                    ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Add_multRes_re_reg2[29]                                                   ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Add_multRes_re_reg2[29]                                                   ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|Complex3Add_multRes_re_reg2[29]                                                                  ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Add_multRes_re_reg2[29]                                                     ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Add_multRes_re_reg2[29]                                                    ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Add_multRes_re_reg2[29]                                                    ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Add_multRes_re_reg2[29]                                                    ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Add_multRes_re_reg2[29]                                                   ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Add_multRes_re_reg2[29]                                                   ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Add_multRes_re_reg2[29]                                                  ; 4       ;
; OFDM_transmitter_tc:u_OFDM_transmitter_tc|count16[2]                                                                                                                                                     ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a61           ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a45           ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a53           ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a23           ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a19           ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a3            ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a7            ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a15           ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a11           ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din1_im_dly1_rtl_0|shift_taps_i1n:auto_generated|altsyncram_uta1:altsyncram2|ram_block5a27           ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din1_im_dly1_rtl_0|shift_taps_i1n:auto_generated|altsyncram_uta1:altsyncram2|ram_block5a24           ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din1_im_dly1_rtl_0|shift_taps_i1n:auto_generated|altsyncram_uta1:altsyncram2|ram_block5a21           ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din1_im_dly1_rtl_0|shift_taps_i1n:auto_generated|altsyncram_uta1:altsyncram2|ram_block5a20           ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din1_im_dly1_rtl_0|shift_taps_i1n:auto_generated|altsyncram_uta1:altsyncram2|ram_block5a17           ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din1_im_dly1_rtl_0|shift_taps_i1n:auto_generated|altsyncram_uta1:altsyncram2|ram_block5a14           ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|Complex3Add_multRes_im_reg[29]                                                                   ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Add_multRes_im_reg[29]                                                      ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|Complex3Add_multRes_im_reg[29]                                                       ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din1_im_dly1_rtl_0|shift_taps_i1n:auto_generated|altsyncram_uta1:altsyncram2|ram_block5a13           ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Add_multRes_im_reg[29]                                                     ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Add_multRes_im_reg[29]                                                     ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Add_multRes_im_reg[29]                                                     ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din1_im_dly1_rtl_0|shift_taps_i1n:auto_generated|altsyncram_uta1:altsyncram2|ram_block5a10           ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din1_im_dly1_rtl_0|shift_taps_i1n:auto_generated|altsyncram_uta1:altsyncram2|ram_block5a7            ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Add_multRes_im_reg[29]                                                     ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Add_multRes_im_reg[29]                                                    ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Add_multRes_im_reg[29]                                                    ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din1_im_dly1_rtl_0|shift_taps_i1n:auto_generated|altsyncram_uta1:altsyncram2|ram_block5a6            ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Add_multRes_im_reg[29]                                                    ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Add_multRes_im_reg[29]                                                   ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Add_multRes_im_reg[29]                                                    ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din1_im_dly1_rtl_0|shift_taps_i1n:auto_generated|altsyncram_uta1:altsyncram2|ram_block5a3            ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din1_im_dly1_rtl_0|shift_taps_i1n:auto_generated|altsyncram_uta1:altsyncram2|ram_block5a0            ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3:u_SDNF1_3_1|Radix22ButterflyG1_NF_btf1_re_reg[16]                                                                                             ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block:u_SDNF1_3_3|Radix22ButterflyG1_NF_btf1_re_reg[16]                                                                                       ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3:u_SDNF1_3_1|Radix22ButterflyG1_NF_btf2_re_reg[16]                                                                                             ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block:u_SDNF1_3_3|Radix22ButterflyG1_NF_btf2_im_reg[16]                                                                                       ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3:u_SDNF1_3_1|Radix22ButterflyG1_NF_btf1_re_reg[12]                                                                                             ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block1:u_SDNF1_3_5|Radix22ButterflyG1_NF_btf1_re_reg[16]                                                                                      ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block2:u_SDNF1_3_7|Radix22ButterflyG1_NF_btf1_re_reg[16]                                                                                      ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block1:u_SDNF1_3_5|Radix22ButterflyG1_NF_btf2_re_reg[16]                                                                                      ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block2:u_SDNF1_3_7|Radix22ButterflyG1_NF_btf2_im_reg[16]                                                                                      ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block1:u_SDNF1_3_5|Radix22ButterflyG1_NF_btf1_re_reg[12]                                                                                      ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9|Radix22ButterflyG1_NF_btf1_re_reg[16]                                                                                      ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block4:u_SDNF1_3_11|Radix22ButterflyG1_NF_btf1_re_reg[16]                                                                                     ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9|Radix22ButterflyG1_NF_btf2_re_reg[16]                                                                                      ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block4:u_SDNF1_3_11|Radix22ButterflyG1_NF_btf2_im_reg[16]                                                                                     ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13|Radix22ButterflyG1_NF_btf1_re_reg[16]                                                                                     ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block6:u_SDNF1_3_15|Radix22ButterflyG1_NF_btf1_re_reg[16]                                                                                     ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13|Radix22ButterflyG1_NF_btf2_re_reg[16]                                                                                     ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block6:u_SDNF1_3_15|Radix22ButterflyG1_NF_btf2_im_reg[16]                                                                                     ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3:u_SDNF1_3_1|Radix22ButterflyG1_NF_btf1_im_reg[16]                                                                                             ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block:u_SDNF1_3_3|Radix22ButterflyG1_NF_btf1_im_reg[16]                                                                                       ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block:u_SDNF1_3_3|Radix22ButterflyG1_NF_btf1_im_reg[12]                                                                                       ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3:u_SDNF1_3_1|Radix22ButterflyG1_NF_btf2_im_reg[16]                                                                                             ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block:u_SDNF1_3_3|Radix22ButterflyG1_NF_btf2_re_reg[16]                                                                                       ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3:u_SDNF1_3_1|Radix22ButterflyG1_NF_btf1_im_reg[12]                                                                                             ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block:u_SDNF1_3_3|Radix22ButterflyG1_NF_btf1_re_reg[12]                                                                                       ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block1:u_SDNF1_3_5|Radix22ButterflyG1_NF_btf1_im_reg[16]                                                                                      ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block2:u_SDNF1_3_7|Radix22ButterflyG1_NF_btf1_im_reg[16]                                                                                      ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block1:u_SDNF1_3_5|Radix22ButterflyG1_NF_btf2_im_reg[16]                                                                                      ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block2:u_SDNF1_3_7|Radix22ButterflyG1_NF_btf2_re_reg[16]                                                                                      ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block1:u_SDNF1_3_5|Radix22ButterflyG1_NF_btf1_im_reg[12]                                                                                      ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9|Radix22ButterflyG1_NF_btf1_im_reg[16]                                                                                      ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block4:u_SDNF1_3_11|Radix22ButterflyG1_NF_btf1_im_reg[16]                                                                                     ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9|Radix22ButterflyG1_NF_btf2_im_reg[16]                                                                                      ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block4:u_SDNF1_3_11|Radix22ButterflyG1_NF_btf2_re_reg[16]                                                                                     ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13|Radix22ButterflyG1_NF_btf1_im_reg[16]                                                                                     ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block6:u_SDNF1_3_15|Radix22ButterflyG1_NF_btf1_im_reg[16]                                                                                     ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13|Radix22ButterflyG1_NF_btf2_im_reg[16]                                                                                     ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block6:u_SDNF1_3_15|Radix22ButterflyG1_NF_btf2_re_reg[16]                                                                                     ; 4       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din1_im_dly1_rtl_0|shift_taps_i1n:auto_generated|cntr_f4h:cntr3|counter_reg_bit9a[2]~2               ; 3       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|twdl_im_reg[15]                                                                    ; 3       ;
; Equal0~0                                                                                                                                                                                                 ; 3       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din1_im_dly1_rtl_0|shift_taps_i1n:auto_generated|cntr_pkf:cntr1|cmpr_7cc:cmpr8|aneb_result_wire[0]~0 ; 3       ;
; OFDM_transmitter_tc:u_OFDM_transmitter_tc|count16[3]                                                                                                                                                     ; 3       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a72           ; 3       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a69           ; 3       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a66           ; 3       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a62           ; 3       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a65           ; 3       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a58           ; 3       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a46           ; 3       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a49           ; 3       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a42           ; 3       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a54           ; 3       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a57           ; 3       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a50           ; 3       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a39           ; 3       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a36           ; 3       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a27           ; 3       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a24           ; 3       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a30           ; 3       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a33           ; 3       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a20           ; 3       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a16           ; 3       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a0            ; 3       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a4            ; 3       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a12           ; 3       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a8            ; 3       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din1_im_dly1_rtl_0|shift_taps_i1n:auto_generated|cntr_pkf:cntr1|add_sub7_result_int[3]~6             ; 3       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|cntr_94h:cntr3|counter_reg_bit7a[1]~2               ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block1:u_SDNF1_1_5|Add3~0                                                                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block5:u_SDNF1_1_13|Add1~0                                                                                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block1:u_SDNF1_1_5|Add1~0                                                                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block5:u_SDNF1_1_13|Add3~0                                                                                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block:u_SDNF1_1_3|Add3~0                                                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block4:u_SDNF1_1_11|Add1~0                                                                                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block:u_SDNF1_1_3|Add1~0                                                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block4:u_SDNF1_1_11|Add3~0                                                                                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block2:u_SDNF1_1_7|Add3~0                                                                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block6:u_SDNF1_1_15|Add1~0                                                                                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block2:u_SDNF1_1_7|Add1~0                                                                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block6:u_SDNF1_1_15|Add3~0                                                                                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block1:u_SDNF1_1_5|Radix22ButterflyG1_NF_btf1_im_reg[15]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block5:u_SDNF1_1_13|Radix22ButterflyG1_NF_btf1_im_reg[15]                                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block1:u_SDNF1_1_5|Radix22ButterflyG1_NF_btf1_im_reg[14]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block5:u_SDNF1_1_13|Radix22ButterflyG1_NF_btf1_im_reg[14]                                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block1:u_SDNF1_1_5|Radix22ButterflyG1_NF_btf1_re_reg[15]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block5:u_SDNF1_1_13|Radix22ButterflyG1_NF_btf1_re_reg[15]                                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block1:u_SDNF1_1_5|Radix22ButterflyG1_NF_btf1_re_reg[14]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block5:u_SDNF1_1_13|Radix22ButterflyG1_NF_btf1_re_reg[14]                                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block:u_SDNF1_1_3|Radix22ButterflyG1_NF_btf1_im_reg[15]                                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block4:u_SDNF1_1_11|Radix22ButterflyG1_NF_btf1_im_reg[15]                                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block:u_SDNF1_1_3|Radix22ButterflyG1_NF_btf1_im_reg[14]                                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block4:u_SDNF1_1_11|Radix22ButterflyG1_NF_btf1_im_reg[14]                                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block:u_SDNF1_1_3|Radix22ButterflyG1_NF_btf1_re_reg[15]                                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block4:u_SDNF1_1_11|Radix22ButterflyG1_NF_btf1_re_reg[15]                                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block:u_SDNF1_1_3|Radix22ButterflyG1_NF_btf1_re_reg[14]                                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block4:u_SDNF1_1_11|Radix22ButterflyG1_NF_btf1_re_reg[14]                                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block2:u_SDNF1_1_7|Radix22ButterflyG1_NF_btf1_im_reg[15]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block6:u_SDNF1_1_15|Radix22ButterflyG1_NF_btf1_im_reg[15]                                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block2:u_SDNF1_1_7|Radix22ButterflyG1_NF_btf1_im_reg[14]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block6:u_SDNF1_1_15|Radix22ButterflyG1_NF_btf1_im_reg[14]                                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block2:u_SDNF1_1_7|Radix22ButterflyG1_NF_btf1_re_reg[15]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block6:u_SDNF1_1_15|Radix22ButterflyG1_NF_btf1_re_reg[15]                                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block2:u_SDNF1_1_7|Radix22ButterflyG1_NF_btf1_re_reg[14]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block6:u_SDNF1_1_15|Radix22ButterflyG1_NF_btf1_re_reg[14]                                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block1:u_SDNF1_1_5|Radix22ButterflyG1_NF_btf2_im_reg[15]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block5:u_SDNF1_1_13|Radix22ButterflyG1_NF_btf2_re_reg[15]                                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block1:u_SDNF1_1_5|Radix22ButterflyG1_NF_btf2_im_reg[14]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block5:u_SDNF1_1_13|Radix22ButterflyG1_NF_btf2_re_reg[14]                                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block1:u_SDNF1_1_5|Radix22ButterflyG1_NF_btf2_re_reg[15]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block5:u_SDNF1_1_13|Radix22ButterflyG1_NF_btf2_im_reg[15]                                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block1:u_SDNF1_1_5|Radix22ButterflyG1_NF_btf2_re_reg[14]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block5:u_SDNF1_1_13|Radix22ButterflyG1_NF_btf2_im_reg[14]                                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block:u_SDNF1_1_3|Radix22ButterflyG1_NF_btf2_im_reg[15]                                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block4:u_SDNF1_1_11|Radix22ButterflyG1_NF_btf2_re_reg[15]                                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block:u_SDNF1_1_3|Radix22ButterflyG1_NF_btf2_im_reg[14]                                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block4:u_SDNF1_1_11|Radix22ButterflyG1_NF_btf2_re_reg[14]                                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block:u_SDNF1_1_3|Radix22ButterflyG1_NF_btf2_re_reg[15]                                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block4:u_SDNF1_1_11|Radix22ButterflyG1_NF_btf2_im_reg[15]                                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block:u_SDNF1_1_3|Radix22ButterflyG1_NF_btf2_re_reg[14]                                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block4:u_SDNF1_1_11|Radix22ButterflyG1_NF_btf2_im_reg[14]                                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block2:u_SDNF1_1_7|Radix22ButterflyG1_NF_btf2_im_reg[15]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block6:u_SDNF1_1_15|Radix22ButterflyG1_NF_btf2_re_reg[15]                                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block2:u_SDNF1_1_7|Radix22ButterflyG1_NF_btf2_im_reg[14]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block6:u_SDNF1_1_15|Radix22ButterflyG1_NF_btf2_re_reg[14]                                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block2:u_SDNF1_1_7|Radix22ButterflyG1_NF_btf2_re_reg[15]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block6:u_SDNF1_1_15|Radix22ButterflyG1_NF_btf2_im_reg[15]                                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block2:u_SDNF1_1_7|Radix22ButterflyG1_NF_btf2_re_reg[14]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block6:u_SDNF1_1_15|Radix22ButterflyG1_NF_btf2_im_reg[14]                                                                                     ; 2       ;
; Counter_Limited1_out1[4]                                                                                                                                                                                 ; 2       ;
; Counter_Limited1_out1[5]                                                                                                                                                                                 ; 2       ;
; Counter_Limited1_out1[6]                                                                                                                                                                                 ; 2       ;
; Counter_Limited1_out1[7]                                                                                                                                                                                 ; 2       ;
; Deserializer1D_tapout[11][0]                                                                                                                                                                             ; 2       ;
; Deserializer1D_tapout[11][1]                                                                                                                                                                             ; 2       ;
; Deserializer1D_tapout[3][0]                                                                                                                                                                              ; 2       ;
; Deserializer1D_tapout[3][1]                                                                                                                                                                              ; 2       ;
; Deserializer1D_tapout[7][2]                                                                                                                                                                              ; 2       ;
; Deserializer1D_tapout[7][3]                                                                                                                                                                              ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|twdl_re_reg[14]                                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Add1~2                                                                            ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Add1~1                                                                            ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Add1~0                                                                            ; 2       ;
; Deserializer1D_tapout[11][2]                                                                                                                                                                             ; 2       ;
; Deserializer1D_tapout[11][3]                                                                                                                                                                             ; 2       ;
; Deserializer1D_tapout[3][2]                                                                                                                                                                              ; 2       ;
; Deserializer1D_tapout[3][3]                                                                                                                                                                              ; 2       ;
; Deserializer1D_tapout[7][0]                                                                                                                                                                              ; 2       ;
; Deserializer1D_tapout[7][1]                                                                                                                                                                              ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Add1~1                                                                            ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Add1~0                                                                            ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|twdl_re_reg[14]                                                                  ; 2       ;
; Deserializer1D_tapout[10][0]                                                                                                                                                                             ; 2       ;
; Deserializer1D_tapout[10][1]                                                                                                                                                                             ; 2       ;
; Deserializer1D_tapout[2][0]                                                                                                                                                                              ; 2       ;
; Deserializer1D_tapout[2][1]                                                                                                                                                                              ; 2       ;
; Deserializer1D_tapout[14][2]                                                                                                                                                                             ; 2       ;
; Deserializer1D_tapout[14][3]                                                                                                                                                                             ; 2       ;
; Deserializer1D_tapout[6][2]                                                                                                                                                                              ; 2       ;
; Deserializer1D_tapout[6][3]                                                                                                                                                                              ; 2       ;
; Deserializer1D_tapout[10][2]                                                                                                                                                                             ; 2       ;
; Deserializer1D_tapout[10][3]                                                                                                                                                                             ; 2       ;
; Deserializer1D_tapout[2][2]                                                                                                                                                                              ; 2       ;
; Deserializer1D_tapout[2][3]                                                                                                                                                                              ; 2       ;
; Deserializer1D_tapout[14][0]                                                                                                                                                                             ; 2       ;
; Deserializer1D_tapout[14][1]                                                                                                                                                                             ; 2       ;
; Deserializer1D_tapout[6][0]                                                                                                                                                                              ; 2       ;
; Deserializer1D_tapout[6][1]                                                                                                                                                                              ; 2       ;
; Deserializer1D_tapout[9][0]                                                                                                                                                                              ; 2       ;
; Deserializer1D_tapout[9][1]                                                                                                                                                                              ; 2       ;
; Deserializer1D_tapout[1][0]                                                                                                                                                                              ; 2       ;
; Deserializer1D_tapout[1][1]                                                                                                                                                                              ; 2       ;
; Deserializer1D_tapout[13][2]                                                                                                                                                                             ; 2       ;
; Deserializer1D_tapout[13][3]                                                                                                                                                                             ; 2       ;
; Deserializer1D_tapout[5][2]                                                                                                                                                                              ; 2       ;
; Deserializer1D_tapout[5][3]                                                                                                                                                                              ; 2       ;
; Deserializer1D_tapout[9][2]                                                                                                                                                                              ; 2       ;
; Deserializer1D_tapout[9][3]                                                                                                                                                                              ; 2       ;
; Deserializer1D_tapout[1][2]                                                                                                                                                                              ; 2       ;
; Deserializer1D_tapout[1][3]                                                                                                                                                                              ; 2       ;
; Deserializer1D_tapout[13][0]                                                                                                                                                                             ; 2       ;
; Deserializer1D_tapout[13][1]                                                                                                                                                                             ; 2       ;
; Deserializer1D_tapout[5][0]                                                                                                                                                                              ; 2       ;
; Deserializer1D_tapout[5][1]                                                                                                                                                                              ; 2       ;
; Deserializer1D_tapout[8][0]                                                                                                                                                                              ; 2       ;
; Deserializer1D_tapout[8][1]                                                                                                                                                                              ; 2       ;
; Deserializer1D_tapout[12][2]                                                                                                                                                                             ; 2       ;
; Deserializer1D_tapout[12][3]                                                                                                                                                                             ; 2       ;
; Deserializer1D_tapout[4][2]                                                                                                                                                                              ; 2       ;
; Deserializer1D_tapout[4][3]                                                                                                                                                                              ; 2       ;
; Deserializer1D_tapout[8][2]                                                                                                                                                                              ; 2       ;
; Deserializer1D_tapout[8][3]                                                                                                                                                                              ; 2       ;
; Deserializer1D_tapout[12][0]                                                                                                                                                                             ; 2       ;
; Deserializer1D_tapout[12][1]                                                                                                                                                                             ; 2       ;
; Deserializer1D_tapout[4][0]                                                                                                                                                                              ; 2       ;
; Deserializer1D_contl_cnt[0]                                                                                                                                                                              ; 2       ;
; Deserializer1D_contl_cnt[1]                                                                                                                                                                              ; 2       ;
; Deserializer1D_contl_cnt[2]                                                                                                                                                                              ; 2       ;
; Deserializer1D_contl_cnt[3]                                                                                                                                                                              ; 2       ;
; Deserializer1D_tapout[4][1]                                                                                                                                                                              ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1:u_SDNF1_1_1|Add1~0                                                                                                                            ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block3:u_SDNF1_1_9|Add2~0                                                                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1:u_SDNF1_1_1|Add3~0                                                                                                                            ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block3:u_SDNF1_1_9|Add1~0                                                                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1:u_SDNF1_1_1|Radix22ButterflyG1_NF_btf1_re_reg[15]                                                                                             ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block3:u_SDNF1_1_9|Radix22ButterflyG1_NF_btf1_re_reg[15]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1:u_SDNF1_1_1|Radix22ButterflyG1_NF_btf1_re_reg[14]                                                                                             ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block3:u_SDNF1_1_9|Radix22ButterflyG1_NF_btf1_re_reg[14]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1:u_SDNF1_1_1|Radix22ButterflyG1_NF_btf2_re_reg[15]                                                                                             ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block3:u_SDNF1_1_9|Radix22ButterflyG1_NF_btf2_im_reg[15]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1:u_SDNF1_1_1|Radix22ButterflyG1_NF_btf2_re_reg[14]                                                                                             ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block3:u_SDNF1_1_9|Radix22ButterflyG1_NF_btf2_im_reg[14]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|prodOfIm[29]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|prodOfRe[29]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|prodOfIm[29]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|prodOfRe[29]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|prodOfIm[29]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|prodOfRe[29]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|prodOfIm[28]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|prodOfRe[28]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|prodOfIm[28]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|prodOfRe[28]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|prodOfIm[28]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|prodOfRe[28]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|prodOfIm[27]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|prodOfRe[27]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1:u_SDNF1_1_1|Radix22ButterflyG1_NF_btf1_im_reg[15]                                                                                             ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block3:u_SDNF1_1_9|Radix22ButterflyG1_NF_btf1_im_reg[15]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|prodOfIm[27]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|prodOfRe[27]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|prodOfIm[27]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|prodOfRe[27]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|prodOfIm[26]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|prodOfRe[26]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1:u_SDNF1_1_1|Radix22ButterflyG1_NF_btf1_im_reg[14]                                                                                             ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block3:u_SDNF1_1_9|Radix22ButterflyG1_NF_btf1_im_reg[14]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|prodOfIm[26]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|prodOfRe[26]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|prodOfIm[26]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|prodOfRe[26]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|prodOfIm[25]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|prodOfRe[25]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|prodOfIm[25]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|prodOfRe[25]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|prodOfIm[24]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|prodOfRe[24]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|prodOfIm[24]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|prodOfRe[24]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|prodOfIm[23]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|prodOfRe[23]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|prodOfIm[23]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|prodOfRe[23]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|prodOfIm[22]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|prodOfRe[22]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|prodOfIm[22]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|prodOfRe[22]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|prodOfIm[21]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|prodOfRe[21]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|prodOfIm[21]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|prodOfRe[21]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|prodOfIm[20]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|prodOfRe[20]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|prodOfIm[20]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|prodOfRe[20]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|prodOfIm[19]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|prodOfRe[19]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|prodOfIm[19]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|prodOfRe[19]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|prodOfIm[18]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|prodOfRe[18]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|prodOfIm[18]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|prodOfRe[18]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|prodOfIm[17]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|prodOfRe[17]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|prodOfIm[17]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|prodOfRe[17]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|prodOfIm[12]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|prodOfRe[12]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|prodOfIm[13]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|prodOfRe[13]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|prodOfIm[14]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|prodOfRe[14]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|prodOfIm[15]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|prodOfRe[15]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|prodOfIm[16]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|prodOfRe[16]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|prodOfIm[12]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|prodOfRe[12]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|prodOfIm[13]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|prodOfRe[13]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|prodOfIm[14]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|prodOfRe[14]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|prodOfIm[15]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|prodOfRe[15]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|prodOfIm[16]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|prodOfRe[16]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|prodOfIm[29]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|prodOfRe[29]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|prodOfIm[29]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|prodOfRe[29]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|prodOfIm[29]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|prodOfRe[29]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|prodOfIm[28]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|prodOfRe[28]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|prodOfIm[28]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|prodOfRe[28]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|prodOfIm[28]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|prodOfRe[28]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|prodOfIm[27]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|prodOfRe[27]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|prodOfIm[27]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|prodOfRe[27]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|prodOfIm[27]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|prodOfRe[27]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|prodOfIm[26]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|prodOfRe[26]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|prodOfIm[26]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|prodOfRe[26]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|prodOfIm[26]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|prodOfRe[26]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|prodOfIm[25]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|prodOfRe[25]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|prodOfIm[25]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|prodOfRe[25]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|prodOfIm[25]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|prodOfRe[25]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|prodOfIm[24]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|prodOfRe[24]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|prodOfIm[24]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|prodOfRe[24]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|prodOfIm[24]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|prodOfRe[24]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|prodOfIm[23]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|prodOfRe[23]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|prodOfIm[23]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|prodOfRe[23]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|prodOfIm[23]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|prodOfRe[23]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|prodOfIm[22]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|prodOfRe[22]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|prodOfIm[22]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|prodOfRe[22]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|prodOfIm[22]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|prodOfRe[22]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|prodOfIm[21]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|prodOfRe[21]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|prodOfIm[21]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|prodOfRe[21]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|prodOfIm[21]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|prodOfRe[21]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|prodOfIm[20]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|prodOfRe[20]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|prodOfIm[20]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|prodOfRe[20]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|prodOfIm[20]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|prodOfRe[20]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|prodOfIm[19]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|prodOfRe[19]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|prodOfIm[19]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|prodOfRe[19]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|prodOfIm[19]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|prodOfRe[19]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|prodOfIm[18]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|prodOfRe[18]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|prodOfIm[18]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|prodOfRe[18]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|prodOfIm[18]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|prodOfRe[18]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|prodOfIm[17]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|prodOfRe[17]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|prodOfIm[17]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|prodOfRe[17]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|prodOfIm[17]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|prodOfRe[17]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|prodOfIm[12]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|prodOfRe[12]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|prodOfIm[13]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|prodOfRe[13]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|prodOfIm[14]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|prodOfRe[14]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|prodOfIm[15]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|prodOfRe[15]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|prodOfIm[16]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|prodOfRe[16]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|prodOfIm[13]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|prodOfRe[13]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|prodOfIm[14]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|prodOfRe[14]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|prodOfIm[15]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|prodOfRe[15]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|prodOfIm[16]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|prodOfRe[16]                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|prodOfIm[12]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|prodOfIm[13]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|prodOfRe[13]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|prodOfIm[14]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|prodOfRe[14]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|prodOfIm[15]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|prodOfRe[15]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|prodOfIm[16]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|prodOfRe[16]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|prodOfIm[29]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|prodOfRe[29]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|prodOfIm[29]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|prodOfRe[29]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|prodOfIm[29]                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|prodOfRe[29]                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|prodOfIm[28]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|prodOfRe[28]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|prodOfIm[28]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|prodOfRe[28]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|prodOfIm[28]                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|prodOfRe[28]                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|prodOfIm[27]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|prodOfRe[27]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1:u_SDNF1_1_1|Radix22ButterflyG1_NF_btf2_im_reg[15]                                                                                             ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block3:u_SDNF1_1_9|Radix22ButterflyG1_NF_btf2_re_reg[15]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|prodOfIm[27]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|prodOfRe[27]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|prodOfIm[27]                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|prodOfRe[27]                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|prodOfIm[26]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|prodOfRe[26]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1:u_SDNF1_1_1|Radix22ButterflyG1_NF_btf2_im_reg[14]                                                                                             ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_1_block3:u_SDNF1_1_9|Radix22ButterflyG1_NF_btf2_re_reg[14]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|prodOfIm[26]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|prodOfRe[26]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|prodOfIm[26]                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|prodOfRe[26]                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|prodOfIm[25]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|prodOfRe[25]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|prodOfIm[25]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|prodOfRe[25]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|prodOfIm[25]                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|prodOfRe[25]                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|prodOfIm[24]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|prodOfRe[24]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|prodOfIm[24]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|prodOfRe[24]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|prodOfIm[24]                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|prodOfRe[24]                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|prodOfIm[23]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|prodOfRe[23]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|prodOfIm[23]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|prodOfRe[23]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|prodOfIm[23]                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|prodOfRe[23]                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|prodOfIm[22]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|prodOfRe[22]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|prodOfIm[22]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|prodOfRe[22]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|prodOfIm[22]                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|prodOfRe[22]                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|prodOfIm[21]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|prodOfRe[21]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|prodOfIm[21]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|prodOfRe[21]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|prodOfIm[21]                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|prodOfRe[21]                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|prodOfIm[20]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|prodOfRe[20]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|prodOfIm[20]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|prodOfRe[20]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|prodOfIm[20]                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|prodOfRe[20]                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|prodOfIm[19]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|prodOfRe[19]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|prodOfIm[19]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|prodOfRe[19]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|prodOfIm[19]                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|prodOfRe[19]                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|prodOfIm[18]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|prodOfRe[18]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|prodOfIm[18]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|prodOfRe[18]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|prodOfIm[18]                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|prodOfRe[18]                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|prodOfIm[17]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|prodOfRe[17]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|prodOfIm[17]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|prodOfRe[17]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|prodOfIm[17]                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|prodOfRe[17]                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|prodOfIm[12]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|prodOfRe[12]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|prodOfIm[13]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|prodOfRe[13]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|prodOfIm[14]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|prodOfRe[14]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|prodOfIm[15]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|prodOfRe[15]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|prodOfIm[16]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|prodOfRe[16]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|prodOfIm[12]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|prodOfIm[13]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|prodOfRe[13]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|prodOfIm[14]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|prodOfRe[14]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|prodOfIm[15]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|prodOfRe[15]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|prodOfIm[16]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|prodOfRe[16]                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|prod_vld                                                                         ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|prodOfIm[13]                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|prodOfRe[13]                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|prodOfIm[14]                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|prodOfRe[14]                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|prodOfIm[15]                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|prodOfRe[15]                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|prodOfIm[16]                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|prodOfRe[16]                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|Complex3Add_tmpResult_reg[29]                                                        ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|Complex3Add_tmpResult_reg[29]                                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Add_tmpResult_reg[29]                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|Complex3Add_tmpResult_reg[28]                                                        ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|Complex3Add_tmpResult_reg[28]                                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Add_tmpResult_reg[28]                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|Complex3Add_tmpResult_reg[27]                                                        ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|Complex3Add_tmpResult_reg[27]                                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Add_tmpResult_reg[27]                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|Complex3Add_tmpResult_reg[26]                                                        ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|Complex3Add_tmpResult_reg[26]                                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Add_tmpResult_reg[26]                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|Complex3Add_multRes_re_reg2[28]                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|Complex3Add_multRes_re_reg2[27]                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|Complex3Add_multRes_re_reg2[26]                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Add_multRes_re_reg2[28]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Add_multRes_re_reg2[27]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Add_multRes_re_reg2[26]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Add_multRes_re_reg2[28]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Add_multRes_re_reg2[27]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Add_multRes_re_reg2[26]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Add_multRes_re_reg2[25]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Add_multRes_re_reg2[24]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Add_multRes_re_reg2[23]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Add_multRes_re_reg2[22]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Add_multRes_re_reg2[21]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Add_multRes_re_reg2[20]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Add_multRes_re_reg2[19]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Add_multRes_re_reg2[18]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Add_multRes_re_reg2[17]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Add_multRes_re_reg2[15]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|Complex3Add_multRes_re_reg2[16]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Add_multRes_re_reg2[28]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Add_multRes_re_reg2[27]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Add_multRes_re_reg2[26]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Add_multRes_re_reg2[25]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Add_multRes_re_reg2[24]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Add_multRes_re_reg2[23]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Add_multRes_re_reg2[22]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Add_multRes_re_reg2[21]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Add_multRes_re_reg2[20]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Add_multRes_re_reg2[19]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Add_multRes_re_reg2[18]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Add_multRes_re_reg2[17]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Add_multRes_re_reg2[15]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Add_multRes_re_reg2[16]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|Complex3Add_multRes_re_reg2[28]                                                                  ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Add_multRes_re_reg2[28]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|Complex3Add_multRes_re_reg2[27]                                                                  ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Add_multRes_re_reg2[27]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|Complex3Add_multRes_re_reg2[26]                                                                  ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Add_multRes_re_reg2[26]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Add_multRes_re_reg2[28]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Add_multRes_re_reg2[28]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Add_multRes_re_reg2[27]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Add_multRes_re_reg2[27]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Add_multRes_re_reg2[26]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Add_multRes_re_reg2[26]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Add_multRes_re_reg2[25]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Add_multRes_re_reg2[25]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Add_multRes_re_reg2[24]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Add_multRes_re_reg2[24]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Add_multRes_re_reg2[23]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Add_multRes_re_reg2[23]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Add_multRes_re_reg2[22]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Add_multRes_re_reg2[22]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Add_multRes_re_reg2[21]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Add_multRes_re_reg2[21]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Add_multRes_re_reg2[20]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Add_multRes_re_reg2[20]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Add_multRes_re_reg2[19]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Add_multRes_re_reg2[19]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Add_multRes_re_reg2[18]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Add_multRes_re_reg2[18]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Add_multRes_re_reg2[17]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Add_multRes_re_reg2[17]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Add_multRes_re_reg2[14]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Add_multRes_re_reg2[14]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Add_multRes_re_reg2[15]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Add_multRes_re_reg2[15]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Add_multRes_re_reg2[16]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Add_multRes_re_reg2[16]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Add_multRes_re_reg2[28]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Add_multRes_re_reg2[28]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Add_multRes_re_reg2[27]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Add_multRes_re_reg2[27]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Add_multRes_re_reg2[26]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Add_multRes_re_reg2[26]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Add_multRes_re_reg2[25]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Add_multRes_re_reg2[25]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Add_multRes_re_reg2[24]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Add_multRes_re_reg2[24]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Add_multRes_re_reg2[23]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Add_multRes_re_reg2[23]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Add_multRes_re_reg2[22]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Add_multRes_re_reg2[22]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Add_multRes_re_reg2[21]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Add_multRes_re_reg2[21]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Add_multRes_re_reg2[20]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Add_multRes_re_reg2[20]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Add_multRes_re_reg2[19]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Add_multRes_re_reg2[19]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Add_multRes_re_reg2[18]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Add_multRes_re_reg2[18]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Add_multRes_re_reg2[17]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Add_multRes_re_reg2[17]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Add_multRes_re_reg2[14]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Add_multRes_re_reg2[14]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Add_multRes_re_reg2[15]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Add_multRes_re_reg2[15]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Add_multRes_re_reg2[16]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Add_multRes_re_reg2[16]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Add_multRes_re_reg2[28]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Add_multRes_re_reg2[28]                                                  ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Add_multRes_re_reg2[27]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Add_multRes_re_reg2[27]                                                  ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Add_multRes_re_reg2[26]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Add_multRes_re_reg2[26]                                                  ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Add_multRes_re_reg2[25]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Add_multRes_re_reg2[25]                                                  ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Add_multRes_re_reg2[24]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Add_multRes_re_reg2[24]                                                  ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Add_multRes_re_reg2[23]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Add_multRes_re_reg2[23]                                                  ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Add_multRes_re_reg2[22]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Add_multRes_re_reg2[22]                                                  ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Add_multRes_re_reg2[21]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Add_multRes_re_reg2[21]                                                  ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Add_multRes_re_reg2[20]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Add_multRes_re_reg2[20]                                                  ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Add_multRes_re_reg2[19]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Add_multRes_re_reg2[19]                                                  ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Add_multRes_re_reg2[18]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Add_multRes_re_reg2[18]                                                  ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Add_multRes_re_reg2[17]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Add_multRes_re_reg2[17]                                                  ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|Complex3Add_prod_vld_reg2                                                                        ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Add_multRes_re_reg2[14]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Add_multRes_re_reg2[14]                                                  ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Add_multRes_re_reg2[15]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Add_multRes_re_reg2[15]                                                  ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Add_multRes_re_reg2[16]                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Add_multRes_re_reg2[16]                                                  ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9|Radix22ButterflyG1_NF_btf1_re_reg[11]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9|Radix22ButterflyG1_NF_btf1_re_reg[10]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9|Radix22ButterflyG1_NF_btf1_re_reg[9]                                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9|Radix22ButterflyG1_NF_btf1_re_reg[8]                                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9|Radix22ButterflyG1_NF_btf1_re_reg[7]                                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9|Radix22ButterflyG1_NF_btf1_re_reg[6]                                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9|Radix22ButterflyG1_NF_btf1_re_reg[5]                                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9|Radix22ButterflyG1_NF_btf1_re_reg[4]                                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9|Radix22ButterflyG1_NF_btf1_re_reg[3]                                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9|Radix22ButterflyG1_NF_btf1_re_reg[1]                                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9|Radix22ButterflyG1_NF_btf1_re_reg[2]                                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13|Radix22ButterflyG1_NF_btf1_re_reg[11]                                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13|Radix22ButterflyG1_NF_btf1_re_reg[10]                                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13|Radix22ButterflyG1_NF_btf1_re_reg[9]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13|Radix22ButterflyG1_NF_btf1_re_reg[8]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13|Radix22ButterflyG1_NF_btf1_re_reg[7]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13|Radix22ButterflyG1_NF_btf1_re_reg[6]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13|Radix22ButterflyG1_NF_btf1_re_reg[5]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13|Radix22ButterflyG1_NF_btf1_re_reg[4]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13|Radix22ButterflyG1_NF_btf1_re_reg[3]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13|Radix22ButterflyG1_NF_btf1_re_reg[1]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13|Radix22ButterflyG1_NF_btf1_re_reg[2]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9|Radix22ButterflyG1_NF_btf1_im_reg[11]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9|Radix22ButterflyG1_NF_btf1_im_reg[10]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9|Radix22ButterflyG1_NF_btf1_im_reg[9]                                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9|Radix22ButterflyG1_NF_btf1_im_reg[8]                                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9|Radix22ButterflyG1_NF_btf1_im_reg[7]                                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9|Radix22ButterflyG1_NF_btf1_im_reg[6]                                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9|Radix22ButterflyG1_NF_btf1_im_reg[5]                                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9|Radix22ButterflyG1_NF_btf1_im_reg[4]                                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9|Radix22ButterflyG1_NF_btf1_im_reg[3]                                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9|Radix22ButterflyG1_NF_btf1_im_reg[1]                                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9|Radix22ButterflyG1_NF_btf1_im_reg[2]                                                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13|Radix22ButterflyG1_NF_btf1_im_reg[11]                                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13|Radix22ButterflyG1_NF_btf1_im_reg[10]                                                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13|Radix22ButterflyG1_NF_btf1_im_reg[9]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13|Radix22ButterflyG1_NF_btf1_im_reg[8]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13|Radix22ButterflyG1_NF_btf1_im_reg[7]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13|Radix22ButterflyG1_NF_btf1_im_reg[6]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13|Radix22ButterflyG1_NF_btf1_im_reg[5]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13|Radix22ButterflyG1_NF_btf1_im_reg[4]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13|Radix22ButterflyG1_NF_btf1_im_reg[3]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13|Radix22ButterflyG1_NF_btf1_im_reg[1]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13|Radix22ButterflyG1_NF_btf1_im_reg[2]                                                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|cntr_94h:cntr3|counter_comb_bita1~0                 ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a83           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a80           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a77           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a73           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a74           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a70           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a71           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a67           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a68           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[12]~5                                              ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[12]~5                                              ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Multiply_din1_sum_pipe1[12]~5                                              ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a63           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a64           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a59           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a60           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a47           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a48           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a43           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a44           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a55           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a56           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a51           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a52           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a40           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a41           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a37           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a38           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a28           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a29           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a25           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a26           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a31           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a32           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a34           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a35           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[12]~5                                             ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|Complex3Multiply_din1_sum_pipe1[12]~5                                            ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|Complex3Multiply_din1_sum_pipe1[12]~5                                             ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a21           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a22           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a17           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a18           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a1            ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a2            ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a5            ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a6            ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a13           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a14           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a9            ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a10           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din1_im_dly1_rtl_0|shift_taps_i1n:auto_generated|cntr_f4h:cntr3|counter_comb_bita2~0                 ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Add_tmpResult_reg[26]                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din1_im_dly1_rtl_0|shift_taps_i1n:auto_generated|altsyncram_uta1:altsyncram2|ram_block5a26           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din1_im_dly1_rtl_0|shift_taps_i1n:auto_generated|altsyncram_uta1:altsyncram2|ram_block5a25           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din1_im_dly1_rtl_0|shift_taps_i1n:auto_generated|altsyncram_uta1:altsyncram2|ram_block5a23           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din1_im_dly1_rtl_0|shift_taps_i1n:auto_generated|altsyncram_uta1:altsyncram2|ram_block5a22           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din1_im_dly1_rtl_0|shift_taps_i1n:auto_generated|altsyncram_uta1:altsyncram2|ram_block5a19           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din1_im_dly1_rtl_0|shift_taps_i1n:auto_generated|altsyncram_uta1:altsyncram2|ram_block5a18           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din1_im_dly1_rtl_0|shift_taps_i1n:auto_generated|altsyncram_uta1:altsyncram2|ram_block5a16           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din1_im_dly1_rtl_0|shift_taps_i1n:auto_generated|altsyncram_uta1:altsyncram2|ram_block5a15           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|Complex3Add_multRes_im_reg[28]                                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Add_multRes_im_reg[28]                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|Complex3Add_multRes_im_reg[27]                                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Add_multRes_im_reg[27]                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|Complex3Add_multRes_im_reg[26]                                                                   ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|Complex3Add_multRes_im_reg[26]                                                      ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|Complex3Add_multRes_im_reg[28]                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din1_im_dly1_rtl_0|shift_taps_i1n:auto_generated|altsyncram_uta1:altsyncram2|ram_block5a12           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|Complex3Add_multRes_im_reg[27]                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din1_im_dly1_rtl_0|shift_taps_i1n:auto_generated|altsyncram_uta1:altsyncram2|ram_block5a11           ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|Complex3Add_multRes_im_reg[26]                                                       ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Add_multRes_im_reg[28]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Add_multRes_im_reg[28]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Add_multRes_im_reg[27]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Add_multRes_im_reg[27]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Add_multRes_im_reg[26]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Add_multRes_im_reg[26]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Add_multRes_im_reg[25]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Add_multRes_im_reg[25]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Add_multRes_im_reg[24]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Add_multRes_im_reg[24]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Add_multRes_im_reg[23]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Add_multRes_im_reg[23]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Add_multRes_im_reg[22]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Add_multRes_im_reg[22]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Add_multRes_im_reg[21]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Add_multRes_im_reg[21]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Add_multRes_im_reg[20]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Add_multRes_im_reg[20]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Add_multRes_im_reg[19]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Add_multRes_im_reg[19]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Add_multRes_im_reg[18]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Add_multRes_im_reg[18]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Add_multRes_im_reg[17]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Add_multRes_im_reg[17]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Add_multRes_im_reg[16]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Add_multRes_im_reg[16]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Add_multRes_im_reg[14]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Add_multRes_im_reg[14]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|Complex3Add_multRes_im_reg[15]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|Complex3Add_multRes_im_reg[15]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Add_multRes_im_reg[28]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din1_im_dly1_rtl_0|shift_taps_i1n:auto_generated|altsyncram_uta1:altsyncram2|ram_block5a9            ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Add_multRes_im_reg[27]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din1_im_dly1_rtl_0|shift_taps_i1n:auto_generated|altsyncram_uta1:altsyncram2|ram_block5a8            ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|Complex3Add_multRes_im_reg[26]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Add_multRes_im_reg[28]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Add_multRes_im_reg[28]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Add_multRes_im_reg[27]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Add_multRes_im_reg[27]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Add_multRes_im_reg[26]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Add_multRes_im_reg[26]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Add_multRes_im_reg[25]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Add_multRes_im_reg[25]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Add_multRes_im_reg[24]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Add_multRes_im_reg[24]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Add_multRes_im_reg[23]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Add_multRes_im_reg[23]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Add_multRes_im_reg[22]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Add_multRes_im_reg[22]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Add_multRes_im_reg[21]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Add_multRes_im_reg[21]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Add_multRes_im_reg[20]                                                     ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|Complex3Add_multRes_im_reg[20]                                                    ; 2       ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|Complex3Add_multRes_im_reg[19]                                                     ; 2       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                                                        ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF  ; Location   ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------+----------------------+-----------------+-----------------+
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din1_im_dly1_rtl_0|shift_taps_i1n:auto_generated|altsyncram_uta1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 7            ; 28           ; 7            ; 28           ; yes                    ; no                      ; yes                    ; yes                     ; 196  ; 7                           ; 28                          ; 7                           ; 28                          ; 196                 ; 1    ; None ; Unassigned ; Old data             ; Don't care      ; Don't care      ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|altshift_taps:din2_im_dly1_rtl_0|shift_taps_f1n:auto_generated|altsyncram_kta1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 2            ; 84           ; 2            ; 84           ; yes                    ; no                      ; yes                    ; yes                     ; 168  ; 2                           ; 84                          ; 2                           ; 84                          ; 168                 ; 3    ; None ; Unassigned ; Old data             ; Don't care      ; Don't care      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 70                ;
; Simple Multipliers (18-bit)           ; 33          ; 1                   ; 35                ;
; Embedded Multiplier Blocks            ; --          ; --                  ; 35                ;
; Embedded Multiplier 9-bit elements    ; 66          ; 2                   ; 70                ;
; Signed Embedded Multipliers           ; 33          ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 0           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                        ; Mode                       ; Location   ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1 ;                            ; Unassigned ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_mult1 ;                            ; Unassigned ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1  ;                            ; Unassigned ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_mult1  ;                            ; Unassigned ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1  ;                            ; Unassigned ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1  ;                            ; Unassigned ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block9:u_MUL3_1|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1  ;                            ; Unassigned ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15|Complex3Multiply_block10:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1 ;                            ; Unassigned ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13|Complex3Multiply_block8:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1  ;                            ; Unassigned ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1  ;                            ; Unassigned ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult1|mult_h1t:auto_generated|mac_mult1  ;                            ; Unassigned ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1   ;                            ; Unassigned ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult1|mult_d1t:auto_generated|mac_mult1   ;                            ; Unassigned ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1  ;                            ; Unassigned ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1  ;                            ; Unassigned ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block6:u_MUL3_1|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1  ;                            ; Unassigned ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11|Complex3Multiply_block7:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1  ;                            ; Unassigned ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9|Complex3Multiply_block5:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1   ;                            ; Unassigned ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1   ;                            ; Unassigned ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1   ;                            ; Unassigned ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1   ;                            ; Unassigned ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1   ;                            ; Unassigned ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1   ;                            ; Unassigned ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|lpm_mult:Mult1|mult_f1t:auto_generated|mac_mult1   ;                            ; Unassigned ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block3:u_MUL3_1|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1   ;                            ; Unassigned ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7|Complex3Multiply_block4:u_MUL3_2|lpm_mult:Mult2|mult_l1t:auto_generated|mac_mult1   ;                            ; Unassigned ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5|Complex3Multiply_block2:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1   ;                            ; Unassigned ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2        ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1    ;                            ; Unassigned ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2                     ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1                 ;                            ; Unassigned ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_out2         ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|lpm_mult:Mult0|mult_h1t:auto_generated|mac_mult1     ;                            ; Unassigned ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2         ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block:u_MUL3_1|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1     ;                            ; Unassigned ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2        ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3|Complex3Multiply_block1:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1    ;                            ; Unassigned ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_out2                     ; Simple Multiplier (18-bit) ; Unassigned ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    IFFT_HDL_Optimized:u_IFFT_HDL_Optimized|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1|Complex3Multiply:u_MUL3_2|lpm_mult:Mult2|mult_j1t:auto_generated|mac_mult1                 ;                            ; Unassigned ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP2C35F672C8 for design "OFDM_transmitter_quartus"
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP2C35F672I8 is compatible
    Info (176445): Device EP2C50F672C8 is compatible
    Info (176445): Device EP2C50F672I8 is compatible
    Info (176445): Device EP2C70F672C8 is compatible
    Info (176445): Device EP2C70F672I8 is compatible
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ASDO~ is reserved at location E3
    Info (169125): Pin ~nCSO~ is reserved at location D3
    Info (169125): Pin ~LVDS150p/nCEO~ is reserved at location AE24
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 516 pins of 516 total pins
    Info (169086): Pin ce_out not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[15][0] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[15][1] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[15][2] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[15][3] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[15][4] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[15][5] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[15][6] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[15][7] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[15][8] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[15][9] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[15][10] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[15][11] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[15][12] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[15][13] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[15][14] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[15][15] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[14][0] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[14][1] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[14][2] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[14][3] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[14][4] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[14][5] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[14][6] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[14][7] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[14][8] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[14][9] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[14][10] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[14][11] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[14][12] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[14][13] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[14][14] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[14][15] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[13][0] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[13][1] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[13][2] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[13][3] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[13][4] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[13][5] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[13][6] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[13][7] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[13][8] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[13][9] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[13][10] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[13][11] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[13][12] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[13][13] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[13][14] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[13][15] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[12][0] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[12][1] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[12][2] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[12][3] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[12][4] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[12][5] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[12][6] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[12][7] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[12][8] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[12][9] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[12][10] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[12][11] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[12][12] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[12][13] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[12][14] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[12][15] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[11][0] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[11][1] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[11][2] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[11][3] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[11][4] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[11][5] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[11][6] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[11][7] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[11][8] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[11][9] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[11][10] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[11][11] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[11][12] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[11][13] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[11][14] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[11][15] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[10][0] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[10][1] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[10][2] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[10][3] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[10][4] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[10][5] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[10][6] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[10][7] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[10][8] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[10][9] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[10][10] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[10][11] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[10][12] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[10][13] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[10][14] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[10][15] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[9][0] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[9][1] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[9][2] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[9][3] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[9][4] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[9][5] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[9][6] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[9][7] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[9][8] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[9][9] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[9][10] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[9][11] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[9][12] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[9][13] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[9][14] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[9][15] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[8][0] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[8][1] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[8][2] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[8][3] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[8][4] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[8][5] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[8][6] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[8][7] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[8][8] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[8][9] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[8][10] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[8][11] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[8][12] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[8][13] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[8][14] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[8][15] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[7][0] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[7][1] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[7][2] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[7][3] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[7][4] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[7][5] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[7][6] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[7][7] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[7][8] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[7][9] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[7][10] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[7][11] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[7][12] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[7][13] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[7][14] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[7][15] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[6][0] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[6][1] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[6][2] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[6][3] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[6][4] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[6][5] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[6][6] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[6][7] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[6][8] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[6][9] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[6][10] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[6][11] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[6][12] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[6][13] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[6][14] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[6][15] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[5][0] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[5][1] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[5][2] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[5][3] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[5][4] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[5][5] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[5][6] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[5][7] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[5][8] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[5][9] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[5][10] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[5][11] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[5][12] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[5][13] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[5][14] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[5][15] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[4][0] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[4][1] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[4][2] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[4][3] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[4][4] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[4][5] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[4][6] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[4][7] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[4][8] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[4][9] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[4][10] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[4][11] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[4][12] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[4][13] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[4][14] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[4][15] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[3][0] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[3][1] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[3][2] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[3][3] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[3][4] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[3][5] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[3][6] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[3][7] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[3][8] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[3][9] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[3][10] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[3][11] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[3][12] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[3][13] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[3][14] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[3][15] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[2][0] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[2][1] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[2][2] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[2][3] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[2][4] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[2][5] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[2][6] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[2][7] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[2][8] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[2][9] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[2][10] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[2][11] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[2][12] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[2][13] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[2][14] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[2][15] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[1][0] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[1][1] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[1][2] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[1][3] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[1][4] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[1][5] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[1][6] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[1][7] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[1][8] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[1][9] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[1][10] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[1][11] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[1][12] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[1][13] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[1][14] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[1][15] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[0][0] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[0][1] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[0][2] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[0][3] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[0][4] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[0][5] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[0][6] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[0][7] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[0][8] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[0][9] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[0][10] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[0][11] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[0][12] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[0][13] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[0][14] not assigned to an exact location on the device
    Info (169086): Pin real_rsvd[0][15] not assigned to an exact location on the device
    Info (169086): Pin imag[15][0] not assigned to an exact location on the device
    Info (169086): Pin imag[15][1] not assigned to an exact location on the device
    Info (169086): Pin imag[15][2] not assigned to an exact location on the device
    Info (169086): Pin imag[15][3] not assigned to an exact location on the device
    Info (169086): Pin imag[15][4] not assigned to an exact location on the device
    Info (169086): Pin imag[15][5] not assigned to an exact location on the device
    Info (169086): Pin imag[15][6] not assigned to an exact location on the device
    Info (169086): Pin imag[15][7] not assigned to an exact location on the device
    Info (169086): Pin imag[15][8] not assigned to an exact location on the device
    Info (169086): Pin imag[15][9] not assigned to an exact location on the device
    Info (169086): Pin imag[15][10] not assigned to an exact location on the device
    Info (169086): Pin imag[15][11] not assigned to an exact location on the device
    Info (169086): Pin imag[15][12] not assigned to an exact location on the device
    Info (169086): Pin imag[15][13] not assigned to an exact location on the device
    Info (169086): Pin imag[15][14] not assigned to an exact location on the device
    Info (169086): Pin imag[15][15] not assigned to an exact location on the device
    Info (169086): Pin imag[14][0] not assigned to an exact location on the device
    Info (169086): Pin imag[14][1] not assigned to an exact location on the device
    Info (169086): Pin imag[14][2] not assigned to an exact location on the device
    Info (169086): Pin imag[14][3] not assigned to an exact location on the device
    Info (169086): Pin imag[14][4] not assigned to an exact location on the device
    Info (169086): Pin imag[14][5] not assigned to an exact location on the device
    Info (169086): Pin imag[14][6] not assigned to an exact location on the device
    Info (169086): Pin imag[14][7] not assigned to an exact location on the device
    Info (169086): Pin imag[14][8] not assigned to an exact location on the device
    Info (169086): Pin imag[14][9] not assigned to an exact location on the device
    Info (169086): Pin imag[14][10] not assigned to an exact location on the device
    Info (169086): Pin imag[14][11] not assigned to an exact location on the device
    Info (169086): Pin imag[14][12] not assigned to an exact location on the device
    Info (169086): Pin imag[14][13] not assigned to an exact location on the device
    Info (169086): Pin imag[14][14] not assigned to an exact location on the device
    Info (169086): Pin imag[14][15] not assigned to an exact location on the device
    Info (169086): Pin imag[13][0] not assigned to an exact location on the device
    Info (169086): Pin imag[13][1] not assigned to an exact location on the device
    Info (169086): Pin imag[13][2] not assigned to an exact location on the device
    Info (169086): Pin imag[13][3] not assigned to an exact location on the device
    Info (169086): Pin imag[13][4] not assigned to an exact location on the device
    Info (169086): Pin imag[13][5] not assigned to an exact location on the device
    Info (169086): Pin imag[13][6] not assigned to an exact location on the device
    Info (169086): Pin imag[13][7] not assigned to an exact location on the device
    Info (169086): Pin imag[13][8] not assigned to an exact location on the device
    Info (169086): Pin imag[13][9] not assigned to an exact location on the device
    Info (169086): Pin imag[13][10] not assigned to an exact location on the device
    Info (169086): Pin imag[13][11] not assigned to an exact location on the device
    Info (169086): Pin imag[13][12] not assigned to an exact location on the device
    Info (169086): Pin imag[13][13] not assigned to an exact location on the device
    Info (169086): Pin imag[13][14] not assigned to an exact location on the device
    Info (169086): Pin imag[13][15] not assigned to an exact location on the device
    Info (169086): Pin imag[12][0] not assigned to an exact location on the device
    Info (169086): Pin imag[12][1] not assigned to an exact location on the device
    Info (169086): Pin imag[12][2] not assigned to an exact location on the device
    Info (169086): Pin imag[12][3] not assigned to an exact location on the device
    Info (169086): Pin imag[12][4] not assigned to an exact location on the device
    Info (169086): Pin imag[12][5] not assigned to an exact location on the device
    Info (169086): Pin imag[12][6] not assigned to an exact location on the device
    Info (169086): Pin imag[12][7] not assigned to an exact location on the device
    Info (169086): Pin imag[12][8] not assigned to an exact location on the device
    Info (169086): Pin imag[12][9] not assigned to an exact location on the device
    Info (169086): Pin imag[12][10] not assigned to an exact location on the device
    Info (169086): Pin imag[12][11] not assigned to an exact location on the device
    Info (169086): Pin imag[12][12] not assigned to an exact location on the device
    Info (169086): Pin imag[12][13] not assigned to an exact location on the device
    Info (169086): Pin imag[12][14] not assigned to an exact location on the device
    Info (169086): Pin imag[12][15] not assigned to an exact location on the device
    Info (169086): Pin imag[11][0] not assigned to an exact location on the device
    Info (169086): Pin imag[11][1] not assigned to an exact location on the device
    Info (169086): Pin imag[11][2] not assigned to an exact location on the device
    Info (169086): Pin imag[11][3] not assigned to an exact location on the device
    Info (169086): Pin imag[11][4] not assigned to an exact location on the device
    Info (169086): Pin imag[11][5] not assigned to an exact location on the device
    Info (169086): Pin imag[11][6] not assigned to an exact location on the device
    Info (169086): Pin imag[11][7] not assigned to an exact location on the device
    Info (169086): Pin imag[11][8] not assigned to an exact location on the device
    Info (169086): Pin imag[11][9] not assigned to an exact location on the device
    Info (169086): Pin imag[11][10] not assigned to an exact location on the device
    Info (169086): Pin imag[11][11] not assigned to an exact location on the device
    Info (169086): Pin imag[11][12] not assigned to an exact location on the device
    Info (169086): Pin imag[11][13] not assigned to an exact location on the device
    Info (169086): Pin imag[11][14] not assigned to an exact location on the device
    Info (169086): Pin imag[11][15] not assigned to an exact location on the device
    Info (169086): Pin imag[10][0] not assigned to an exact location on the device
    Info (169086): Pin imag[10][1] not assigned to an exact location on the device
    Info (169086): Pin imag[10][2] not assigned to an exact location on the device
    Info (169086): Pin imag[10][3] not assigned to an exact location on the device
    Info (169086): Pin imag[10][4] not assigned to an exact location on the device
    Info (169086): Pin imag[10][5] not assigned to an exact location on the device
    Info (169086): Pin imag[10][6] not assigned to an exact location on the device
    Info (169086): Pin imag[10][7] not assigned to an exact location on the device
    Info (169086): Pin imag[10][8] not assigned to an exact location on the device
    Info (169086): Pin imag[10][9] not assigned to an exact location on the device
    Info (169086): Pin imag[10][10] not assigned to an exact location on the device
    Info (169086): Pin imag[10][11] not assigned to an exact location on the device
    Info (169086): Pin imag[10][12] not assigned to an exact location on the device
    Info (169086): Pin imag[10][13] not assigned to an exact location on the device
    Info (169086): Pin imag[10][14] not assigned to an exact location on the device
    Info (169086): Pin imag[10][15] not assigned to an exact location on the device
    Info (169086): Pin imag[9][0] not assigned to an exact location on the device
    Info (169086): Pin imag[9][1] not assigned to an exact location on the device
    Info (169086): Pin imag[9][2] not assigned to an exact location on the device
    Info (169086): Pin imag[9][3] not assigned to an exact location on the device
    Info (169086): Pin imag[9][4] not assigned to an exact location on the device
    Info (169086): Pin imag[9][5] not assigned to an exact location on the device
    Info (169086): Pin imag[9][6] not assigned to an exact location on the device
    Info (169086): Pin imag[9][7] not assigned to an exact location on the device
    Info (169086): Pin imag[9][8] not assigned to an exact location on the device
    Info (169086): Pin imag[9][9] not assigned to an exact location on the device
    Info (169086): Pin imag[9][10] not assigned to an exact location on the device
    Info (169086): Pin imag[9][11] not assigned to an exact location on the device
    Info (169086): Pin imag[9][12] not assigned to an exact location on the device
    Info (169086): Pin imag[9][13] not assigned to an exact location on the device
    Info (169086): Pin imag[9][14] not assigned to an exact location on the device
    Info (169086): Pin imag[9][15] not assigned to an exact location on the device
    Info (169086): Pin imag[8][0] not assigned to an exact location on the device
    Info (169086): Pin imag[8][1] not assigned to an exact location on the device
    Info (169086): Pin imag[8][2] not assigned to an exact location on the device
    Info (169086): Pin imag[8][3] not assigned to an exact location on the device
    Info (169086): Pin imag[8][4] not assigned to an exact location on the device
    Info (169086): Pin imag[8][5] not assigned to an exact location on the device
    Info (169086): Pin imag[8][6] not assigned to an exact location on the device
    Info (169086): Pin imag[8][7] not assigned to an exact location on the device
    Info (169086): Pin imag[8][8] not assigned to an exact location on the device
    Info (169086): Pin imag[8][9] not assigned to an exact location on the device
    Info (169086): Pin imag[8][10] not assigned to an exact location on the device
    Info (169086): Pin imag[8][11] not assigned to an exact location on the device
    Info (169086): Pin imag[8][12] not assigned to an exact location on the device
    Info (169086): Pin imag[8][13] not assigned to an exact location on the device
    Info (169086): Pin imag[8][14] not assigned to an exact location on the device
    Info (169086): Pin imag[8][15] not assigned to an exact location on the device
    Info (169086): Pin imag[7][0] not assigned to an exact location on the device
    Info (169086): Pin imag[7][1] not assigned to an exact location on the device
    Info (169086): Pin imag[7][2] not assigned to an exact location on the device
    Info (169086): Pin imag[7][3] not assigned to an exact location on the device
    Info (169086): Pin imag[7][4] not assigned to an exact location on the device
    Info (169086): Pin imag[7][5] not assigned to an exact location on the device
    Info (169086): Pin imag[7][6] not assigned to an exact location on the device
    Info (169086): Pin imag[7][7] not assigned to an exact location on the device
    Info (169086): Pin imag[7][8] not assigned to an exact location on the device
    Info (169086): Pin imag[7][9] not assigned to an exact location on the device
    Info (169086): Pin imag[7][10] not assigned to an exact location on the device
    Info (169086): Pin imag[7][11] not assigned to an exact location on the device
    Info (169086): Pin imag[7][12] not assigned to an exact location on the device
    Info (169086): Pin imag[7][13] not assigned to an exact location on the device
    Info (169086): Pin imag[7][14] not assigned to an exact location on the device
    Info (169086): Pin imag[7][15] not assigned to an exact location on the device
    Info (169086): Pin imag[6][0] not assigned to an exact location on the device
    Info (169086): Pin imag[6][1] not assigned to an exact location on the device
    Info (169086): Pin imag[6][2] not assigned to an exact location on the device
    Info (169086): Pin imag[6][3] not assigned to an exact location on the device
    Info (169086): Pin imag[6][4] not assigned to an exact location on the device
    Info (169086): Pin imag[6][5] not assigned to an exact location on the device
    Info (169086): Pin imag[6][6] not assigned to an exact location on the device
    Info (169086): Pin imag[6][7] not assigned to an exact location on the device
    Info (169086): Pin imag[6][8] not assigned to an exact location on the device
    Info (169086): Pin imag[6][9] not assigned to an exact location on the device
    Info (169086): Pin imag[6][10] not assigned to an exact location on the device
    Info (169086): Pin imag[6][11] not assigned to an exact location on the device
    Info (169086): Pin imag[6][12] not assigned to an exact location on the device
    Info (169086): Pin imag[6][13] not assigned to an exact location on the device
    Info (169086): Pin imag[6][14] not assigned to an exact location on the device
    Info (169086): Pin imag[6][15] not assigned to an exact location on the device
    Info (169086): Pin imag[5][0] not assigned to an exact location on the device
    Info (169086): Pin imag[5][1] not assigned to an exact location on the device
    Info (169086): Pin imag[5][2] not assigned to an exact location on the device
    Info (169086): Pin imag[5][3] not assigned to an exact location on the device
    Info (169086): Pin imag[5][4] not assigned to an exact location on the device
    Info (169086): Pin imag[5][5] not assigned to an exact location on the device
    Info (169086): Pin imag[5][6] not assigned to an exact location on the device
    Info (169086): Pin imag[5][7] not assigned to an exact location on the device
    Info (169086): Pin imag[5][8] not assigned to an exact location on the device
    Info (169086): Pin imag[5][9] not assigned to an exact location on the device
    Info (169086): Pin imag[5][10] not assigned to an exact location on the device
    Info (169086): Pin imag[5][11] not assigned to an exact location on the device
    Info (169086): Pin imag[5][12] not assigned to an exact location on the device
    Info (169086): Pin imag[5][13] not assigned to an exact location on the device
    Info (169086): Pin imag[5][14] not assigned to an exact location on the device
    Info (169086): Pin imag[5][15] not assigned to an exact location on the device
    Info (169086): Pin imag[4][0] not assigned to an exact location on the device
    Info (169086): Pin imag[4][1] not assigned to an exact location on the device
    Info (169086): Pin imag[4][2] not assigned to an exact location on the device
    Info (169086): Pin imag[4][3] not assigned to an exact location on the device
    Info (169086): Pin imag[4][4] not assigned to an exact location on the device
    Info (169086): Pin imag[4][5] not assigned to an exact location on the device
    Info (169086): Pin imag[4][6] not assigned to an exact location on the device
    Info (169086): Pin imag[4][7] not assigned to an exact location on the device
    Info (169086): Pin imag[4][8] not assigned to an exact location on the device
    Info (169086): Pin imag[4][9] not assigned to an exact location on the device
    Info (169086): Pin imag[4][10] not assigned to an exact location on the device
    Info (169086): Pin imag[4][11] not assigned to an exact location on the device
    Info (169086): Pin imag[4][12] not assigned to an exact location on the device
    Info (169086): Pin imag[4][13] not assigned to an exact location on the device
    Info (169086): Pin imag[4][14] not assigned to an exact location on the device
    Info (169086): Pin imag[4][15] not assigned to an exact location on the device
    Info (169086): Pin imag[3][0] not assigned to an exact location on the device
    Info (169086): Pin imag[3][1] not assigned to an exact location on the device
    Info (169086): Pin imag[3][2] not assigned to an exact location on the device
    Info (169086): Pin imag[3][3] not assigned to an exact location on the device
    Info (169086): Pin imag[3][4] not assigned to an exact location on the device
    Info (169086): Pin imag[3][5] not assigned to an exact location on the device
    Info (169086): Pin imag[3][6] not assigned to an exact location on the device
    Info (169086): Pin imag[3][7] not assigned to an exact location on the device
    Info (169086): Pin imag[3][8] not assigned to an exact location on the device
    Info (169086): Pin imag[3][9] not assigned to an exact location on the device
    Info (169086): Pin imag[3][10] not assigned to an exact location on the device
    Info (169086): Pin imag[3][11] not assigned to an exact location on the device
    Info (169086): Pin imag[3][12] not assigned to an exact location on the device
    Info (169086): Pin imag[3][13] not assigned to an exact location on the device
    Info (169086): Pin imag[3][14] not assigned to an exact location on the device
    Info (169086): Pin imag[3][15] not assigned to an exact location on the device
    Info (169086): Pin imag[2][0] not assigned to an exact location on the device
    Info (169086): Pin imag[2][1] not assigned to an exact location on the device
    Info (169086): Pin imag[2][2] not assigned to an exact location on the device
    Info (169086): Pin imag[2][3] not assigned to an exact location on the device
    Info (169086): Pin imag[2][4] not assigned to an exact location on the device
    Info (169086): Pin imag[2][5] not assigned to an exact location on the device
    Info (169086): Pin imag[2][6] not assigned to an exact location on the device
    Info (169086): Pin imag[2][7] not assigned to an exact location on the device
    Info (169086): Pin imag[2][8] not assigned to an exact location on the device
    Info (169086): Pin imag[2][9] not assigned to an exact location on the device
    Info (169086): Pin imag[2][10] not assigned to an exact location on the device
    Info (169086): Pin imag[2][11] not assigned to an exact location on the device
    Info (169086): Pin imag[2][12] not assigned to an exact location on the device
    Info (169086): Pin imag[2][13] not assigned to an exact location on the device
    Info (169086): Pin imag[2][14] not assigned to an exact location on the device
    Info (169086): Pin imag[2][15] not assigned to an exact location on the device
    Info (169086): Pin imag[1][0] not assigned to an exact location on the device
    Info (169086): Pin imag[1][1] not assigned to an exact location on the device
    Info (169086): Pin imag[1][2] not assigned to an exact location on the device
    Info (169086): Pin imag[1][3] not assigned to an exact location on the device
    Info (169086): Pin imag[1][4] not assigned to an exact location on the device
    Info (169086): Pin imag[1][5] not assigned to an exact location on the device
    Info (169086): Pin imag[1][6] not assigned to an exact location on the device
    Info (169086): Pin imag[1][7] not assigned to an exact location on the device
    Info (169086): Pin imag[1][8] not assigned to an exact location on the device
    Info (169086): Pin imag[1][9] not assigned to an exact location on the device
    Info (169086): Pin imag[1][10] not assigned to an exact location on the device
    Info (169086): Pin imag[1][11] not assigned to an exact location on the device
    Info (169086): Pin imag[1][12] not assigned to an exact location on the device
    Info (169086): Pin imag[1][13] not assigned to an exact location on the device
    Info (169086): Pin imag[1][14] not assigned to an exact location on the device
    Info (169086): Pin imag[1][15] not assigned to an exact location on the device
    Info (169086): Pin imag[0][0] not assigned to an exact location on the device
    Info (169086): Pin imag[0][1] not assigned to an exact location on the device
    Info (169086): Pin imag[0][2] not assigned to an exact location on the device
    Info (169086): Pin imag[0][3] not assigned to an exact location on the device
    Info (169086): Pin imag[0][4] not assigned to an exact location on the device
    Info (169086): Pin imag[0][5] not assigned to an exact location on the device
    Info (169086): Pin imag[0][6] not assigned to an exact location on the device
    Info (169086): Pin imag[0][7] not assigned to an exact location on the device
    Info (169086): Pin imag[0][8] not assigned to an exact location on the device
    Info (169086): Pin imag[0][9] not assigned to an exact location on the device
    Info (169086): Pin imag[0][10] not assigned to an exact location on the device
    Info (169086): Pin imag[0][11] not assigned to an exact location on the device
    Info (169086): Pin imag[0][12] not assigned to an exact location on the device
    Info (169086): Pin imag[0][13] not assigned to an exact location on the device
    Info (169086): Pin imag[0][14] not assigned to an exact location on the device
    Info (169086): Pin imag[0][15] not assigned to an exact location on the device
    Info (169086): Pin clk_enable not assigned to an exact location on the device
    Info (169086): Pin clk not assigned to an exact location on the device
    Info (169086): Pin reset not assigned to an exact location on the device
Info (332104): Reading SDC File: '../hdlsrc/OFDM_transmitter/clock_constraint.sdc'
Warning (332153): Family doesn't support jitter analysis.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   40.000          clk
Info (176353): Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node reset (placed in PIN P1 (CLK3, LVDSCLK1n, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 368 registers into blocks of type Embedded multiplier block
    Extra Info (176218): Packed 434 registers into blocks of type Embedded multiplier output
    Extra Info (176220): Created 223 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 514 (unused VREF, 3.3V VCCIO, 1 input, 513 output, 0 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available
Info (176215): I/O bank details after I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available
Error (176205): Can't place 514 pins with 3.3-V LVTTL I/O standard because Fitter has only 470 such free pins available for general purpose I/O placement
Error (176204): Can't place pins due to device constraints
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Error (171000): Can't fit design in device
Warning (169069): Following 80 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info (169070): Pin real_rsvd[3][0] has GND driving its datain port
    Info (169070): Pin real_rsvd[3][1] has GND driving its datain port
    Info (169070): Pin real_rsvd[3][2] has GND driving its datain port
    Info (169070): Pin real_rsvd[3][3] has GND driving its datain port
    Info (169070): Pin real_rsvd[3][4] has GND driving its datain port
    Info (169070): Pin real_rsvd[3][5] has GND driving its datain port
    Info (169070): Pin real_rsvd[3][6] has GND driving its datain port
    Info (169070): Pin real_rsvd[3][7] has GND driving its datain port
    Info (169070): Pin real_rsvd[3][8] has GND driving its datain port
    Info (169070): Pin real_rsvd[3][9] has GND driving its datain port
    Info (169070): Pin real_rsvd[2][0] has GND driving its datain port
    Info (169070): Pin real_rsvd[2][1] has GND driving its datain port
    Info (169070): Pin real_rsvd[2][2] has GND driving its datain port
    Info (169070): Pin real_rsvd[2][3] has GND driving its datain port
    Info (169070): Pin real_rsvd[2][4] has GND driving its datain port
    Info (169070): Pin real_rsvd[2][5] has GND driving its datain port
    Info (169070): Pin real_rsvd[2][6] has GND driving its datain port
    Info (169070): Pin real_rsvd[2][7] has GND driving its datain port
    Info (169070): Pin real_rsvd[2][8] has GND driving its datain port
    Info (169070): Pin real_rsvd[2][9] has GND driving its datain port
    Info (169070): Pin real_rsvd[1][0] has GND driving its datain port
    Info (169070): Pin real_rsvd[1][1] has GND driving its datain port
    Info (169070): Pin real_rsvd[1][2] has GND driving its datain port
    Info (169070): Pin real_rsvd[1][3] has GND driving its datain port
    Info (169070): Pin real_rsvd[1][4] has GND driving its datain port
    Info (169070): Pin real_rsvd[1][5] has GND driving its datain port
    Info (169070): Pin real_rsvd[1][6] has GND driving its datain port
    Info (169070): Pin real_rsvd[1][7] has GND driving its datain port
    Info (169070): Pin real_rsvd[1][8] has GND driving its datain port
    Info (169070): Pin real_rsvd[1][9] has GND driving its datain port
    Info (169070): Pin real_rsvd[0][0] has GND driving its datain port
    Info (169070): Pin real_rsvd[0][1] has GND driving its datain port
    Info (169070): Pin real_rsvd[0][2] has GND driving its datain port
    Info (169070): Pin real_rsvd[0][3] has GND driving its datain port
    Info (169070): Pin real_rsvd[0][4] has GND driving its datain port
    Info (169070): Pin real_rsvd[0][5] has GND driving its datain port
    Info (169070): Pin real_rsvd[0][6] has GND driving its datain port
    Info (169070): Pin real_rsvd[0][7] has GND driving its datain port
    Info (169070): Pin real_rsvd[0][8] has GND driving its datain port
    Info (169070): Pin real_rsvd[0][9] has GND driving its datain port
    Info (169070): Pin imag[3][0] has GND driving its datain port
    Info (169070): Pin imag[3][1] has GND driving its datain port
    Info (169070): Pin imag[3][2] has GND driving its datain port
    Info (169070): Pin imag[3][3] has GND driving its datain port
    Info (169070): Pin imag[3][4] has GND driving its datain port
    Info (169070): Pin imag[3][5] has GND driving its datain port
    Info (169070): Pin imag[3][6] has GND driving its datain port
    Info (169070): Pin imag[3][7] has GND driving its datain port
    Info (169070): Pin imag[3][8] has GND driving its datain port
    Info (169070): Pin imag[3][9] has GND driving its datain port
    Info (169070): Pin imag[2][0] has GND driving its datain port
    Info (169070): Pin imag[2][1] has GND driving its datain port
    Info (169070): Pin imag[2][2] has GND driving its datain port
    Info (169070): Pin imag[2][3] has GND driving its datain port
    Info (169070): Pin imag[2][4] has GND driving its datain port
    Info (169070): Pin imag[2][5] has GND driving its datain port
    Info (169070): Pin imag[2][6] has GND driving its datain port
    Info (169070): Pin imag[2][7] has GND driving its datain port
    Info (169070): Pin imag[2][8] has GND driving its datain port
    Info (169070): Pin imag[2][9] has GND driving its datain port
    Info (169070): Pin imag[1][0] has GND driving its datain port
    Info (169070): Pin imag[1][1] has GND driving its datain port
    Info (169070): Pin imag[1][2] has GND driving its datain port
    Info (169070): Pin imag[1][3] has GND driving its datain port
    Info (169070): Pin imag[1][4] has GND driving its datain port
    Info (169070): Pin imag[1][5] has GND driving its datain port
    Info (169070): Pin imag[1][6] has GND driving its datain port
    Info (169070): Pin imag[1][7] has GND driving its datain port
    Info (169070): Pin imag[1][8] has GND driving its datain port
    Info (169070): Pin imag[1][9] has GND driving its datain port
    Info (169070): Pin imag[0][0] has GND driving its datain port
    Info (169070): Pin imag[0][1] has GND driving its datain port
    Info (169070): Pin imag[0][2] has GND driving its datain port
    Info (169070): Pin imag[0][3] has GND driving its datain port
    Info (169070): Pin imag[0][4] has GND driving its datain port
    Info (169070): Pin imag[0][5] has GND driving its datain port
    Info (169070): Pin imag[0][6] has GND driving its datain port
    Info (169070): Pin imag[0][7] has GND driving its datain port
    Info (169070): Pin imag[0][8] has GND driving its datain port
    Info (169070): Pin imag[0][9] has GND driving its datain port
Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info (144001): Generated suppressed messages file /home/jake/hdl_prj/quartus_prj/OFDM_transmitter_quartus.fit.smsg
Error: Quartus II 64-Bit Fitter was unsuccessful. 3 errors, 6 warnings
    Error: Peak virtual memory: 666 megabytes
    Error: Processing ended: Mon Mar 27 15:52:22 2017
    Error: Elapsed time: 00:00:06
    Error: Total CPU time (on all processors): 00:00:06


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/jake/hdl_prj/quartus_prj/OFDM_transmitter_quartus.fit.smsg.


