#ifndef PNIP_XRSL_H
#define PNIP_XRSL_H

#ifdef __cplusplus
extern "C"
{
#endif

	/*****************************************************************************/
	/*  Copyright (C) 2020 Siemens Aktiengesellschaft. All rights reserved.      */
	/*****************************************************************************/
	/*  This program is protected by German copyright law and international      */
	/*  treaties. The use of this software including but not limited to its      */
	/*  Source Code is subject to restrictions as agreed in the license          */
	/*  agreement between you and Siemens.                                       */
	/*  Copying or distribution is not allowed unless expressly permitted        */
	/*  according to your license agreement with Siemens.                        */
	/*****************************************************************************/
	/*                                                                           */
	/*  P r o j e c t         &P: PROFINET IO Runtime Software              :P&  */
	/*                                                                           */
	/*  P a c k a g e         &W: PROFINET IO Runtime Software              :W&  */
	/*                                                                           */
	/*  C o m p o n e n t     &C: PNExplorer                                :C&  */
	/*                                                                           */
	/*  F i l e               &F: pnip_xrsl.h                               :F&  */
	/*                                                                           */
	/*  V e r s i o n         &V: BC_PNRUN_P07.02.00.00_00.02.00.20         :V&  */
	/*                                                                           */
	/*  D a t e  (YYYY-MM-DD) &D: 2020-09-21                                :D&  */
	/*                                                                           */
	/*****************************************************************************/


	/**
	@defgroup       IP_VERSION IP_VERSION
	@ingroup        Register
	@param Address  0x00000000
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IP_VERSION                                                                         0x00000000

	/**
	@defgroup       IP_VERSION__DEBUG_VERSION DEBUG_VERSION
	@ingroup        IP_VERSION
	@param Address  0x00000000
	@param Mask     0x000000FF
	@param Shift    0
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IP_VERSION__MSK_DEBUG_VERSION                                                      0x000000FF
#define PNIP_REG_IP_VERSION_SHFT_DEBUG_VERSION                                                      0
#define PNIP_REG_IP_VERSION_RSTV_DEBUG_VERSION                                                      0x00000000

	/**
	@defgroup       IP_VERSION__VERSION VERSION
	@ingroup        IP_VERSION
	@param Address  0x00000000
	@param Mask     0x0000FF00
	@param Shift    8
	@param Access   r,
	@param Reset    0x00000001
	@param Version  == 1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R1_REG_IP_VERSION__MSK_VERSION                                                         0x0000FF00
#define PNIP_R1_REG_IP_VERSION_SHFT_VERSION                                                         8
#define PNIP_R1_REG_IP_VERSION_RSTV_VERSION                                                         0x00000001

	/**
	@defgroup       IP_VERSION__VERSION VERSION
	@ingroup        IP_VERSION
	@param Address  0x00000000
	@param Mask     0x0000FF00
	@param Shift    8
	@param Access   r,
	@param Reset    0x00000002
	@param Version  == 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_IP_VERSION__MSK_VERSION                                                         0x0000FF00
#define PNIP_R2_REG_IP_VERSION_SHFT_VERSION                                                         8
#define PNIP_R2_REG_IP_VERSION_RSTV_VERSION                                                         0x00000002

	/**
	@defgroup       IP_VERSION__VERSION VERSION
	@ingroup        IP_VERSION
	@param Address  0x00000000
	@param Mask     0x0000FF00
	@param Shift    8
	@param Access   r,
	@param Reset    0x00000003
	@param Version  == 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IP_VERSION__MSK_VERSION                                                         0x0000FF00
#define PNIP_R3_REG_IP_VERSION_SHFT_VERSION                                                         8
#define PNIP_R3_REG_IP_VERSION_RSTV_VERSION                                                         0x00000003

	/**
	@defgroup       IP_VERSION__CONFIGURATION CONFIGURATION
	@ingroup        IP_VERSION
	@param Address  0x00000000
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,
	@param Reset    0x00000012
	@param Version  < 3
	@param Type     == ASIC
	@param Port     == 2
	*/
#define PNIP_R2A0_REG_IP_VERSION__MSK_CONFIGURATION                                                 0xFFFF0000
#define PNIP_R2A0_REG_IP_VERSION_SHFT_CONFIGURATION                                                 16
#define PNIP_R2A0_REG_IP_VERSION_RSTV_CONFIGURATION                                                 0x00000012

	/**
	@defgroup       IP_VERSION__CONFIGURATION CONFIGURATION
	@ingroup        IP_VERSION
	@param Address  0x00000000
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,
	@param Reset    0x00000002
	@param Version  < 3
	@param Type     == FPGA
	@param Port     == 2
	*/
#define PNIP_R2F0P2_REG_IP_VERSION__MSK_CONFIGURATION                                               0xFFFF0000
#define PNIP_R2F0P2_REG_IP_VERSION_SHFT_CONFIGURATION                                               16
#define PNIP_R2F0P2_REG_IP_VERSION_RSTV_CONFIGURATION                                               0x00000002

	/**
	@defgroup       IP_VERSION__CONFIGURATION CONFIGURATION
	@ingroup        IP_VERSION
	@param Address  0x00000000
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,
	@param Reset    0x00000001
	@param Version  < 3
	@param Type     == FPGA
	@param Port     == 4
	*/
#define PNIP_R2F0P4_REG_IP_VERSION__MSK_CONFIGURATION                                               0xFFFF0000
#define PNIP_R2F0P4_REG_IP_VERSION_SHFT_CONFIGURATION                                               16
#define PNIP_R2F0P4_REG_IP_VERSION_RSTV_CONFIGURATION                                               0x00000001

	/**
	@defgroup       IP_VERSION__CONFIGURATION CONFIGURATION
	@ingroup        IP_VERSION
	@param Address  0x00000000
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,
	@param Reset    0x0000000C
	@param Version  == 3
	@param Type     == FPGA
	@param Port     == 4
	*/
#define PNIP_R3F0P4_REG_IP_VERSION__MSK_CONFIGURATION                                               0xFFFF0000
#define PNIP_R3F0P4_REG_IP_VERSION_SHFT_CONFIGURATION                                               16
#define PNIP_R3F0P4_REG_IP_VERSION_RSTV_CONFIGURATION                                               0x0000000C

	/**
	@defgroup       IP_VERSION__CONFIGURATION CONFIGURATION
	@ingroup        IP_VERSION
	@param Address  0x00000000
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,
	@param Reset    0x00000021
	@param Version  == 3
	@param Type     == ASIC
	@param Port     == 4
	*/
#define PNIP_R3A0P4_REG_IP_VERSION__MSK_CONFIGURATION                                               0xFFFF0000
#define PNIP_R3A0P4_REG_IP_VERSION_SHFT_CONFIGURATION                                               16
#define PNIP_R3A0P4_REG_IP_VERSION_RSTV_CONFIGURATION                                               0x00000021

	/**
	@defgroup       IP_VERSION__CONFIGURATION CONFIGURATION
	@ingroup        IP_VERSION
	@param Address  0x00000000
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,
	@param Reset    0x00000022
	@param Version  == 3
	@param Type     == ASIC
	@param Port     == 2
	*/
#define PNIP_R3A0P2_REG_IP_VERSION__MSK_CONFIGURATION                                               0xFFFF0000
#define PNIP_R3A0P2_REG_IP_VERSION_SHFT_CONFIGURATION                                               16
#define PNIP_R3A0P2_REG_IP_VERSION_RSTV_CONFIGURATION                                               0x00000022

	/**
	@defgroup       IP_VERSION__CONFIGURATION CONFIGURATION
	@ingroup        IP_VERSION
	@param Address  0x00000000
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,
	@param Reset    0x0000000E
	@param Version  == 3
	@param Type     == FPGA
	@param Port     == 2
	*/
#define PNIP_R3F0P2_REG_IP_VERSION__MSK_CONFIGURATION                                               0xFFFF0000
#define PNIP_R3F0P2_REG_IP_VERSION_SHFT_CONFIGURATION                                               16
#define PNIP_R3F0P2_REG_IP_VERSION_RSTV_CONFIGURATION                                               0x0000000E


	/**
	@defgroup       IP_DEVELOPMENT IP_DEVELOPMENT
	@ingroup        Register
	@param Address  0x00000004
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IP_DEVELOPMENT                                                                     0x00000004

	/**
	@defgroup       IP_DEVELOPMENT__R_LABEL R_LABEL
	@ingroup        IP_DEVELOPMENT
	@param Address  0x00000004
	@param Mask     0x000007FF
	@param Shift    0
	@param Access   r,
	@param Reset    0x000000AD
	@param Version  == 1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R1_REG_IP_DEVELOPMENT__MSK_R_LABEL                                                     0x000007FF
#define PNIP_R1_REG_IP_DEVELOPMENT_SHFT_R_LABEL                                                     0
#define PNIP_R1_REG_IP_DEVELOPMENT_RSTV_R_LABEL                                                     0x000000AD

	/**
	@defgroup       IP_DEVELOPMENT__R_LABEL R_LABEL
	@ingroup        IP_DEVELOPMENT
	@param Address  0x00000004
	@param Mask     0x000007FF
	@param Shift    0
	@param Access   r,
	@param Reset    0x00000023
	@param Version  == 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_IP_DEVELOPMENT__MSK_R_LABEL                                                     0x000007FF
#define PNIP_R2_REG_IP_DEVELOPMENT_SHFT_R_LABEL                                                     0
#define PNIP_R2_REG_IP_DEVELOPMENT_RSTV_R_LABEL                                                     0x00000023

	/**
	@defgroup       IP_DEVELOPMENT__R_LABEL R_LABEL
	@ingroup        IP_DEVELOPMENT
	@param Address  0x00000004
	@param Mask     0x000007FF
	@param Shift    0
	@param Access   r,
	@param Reset    0x00000018
	@param Version  == 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IP_DEVELOPMENT__MSK_R_LABEL                                                     0x000007FF
#define PNIP_R3_REG_IP_DEVELOPMENT_SHFT_R_LABEL                                                     0
#define PNIP_R3_REG_IP_DEVELOPMENT_RSTV_R_LABEL                                                     0x00000018

	/**
	@defgroup       IP_DEVELOPMENT__INKR INKR
	@ingroup        IP_DEVELOPMENT
	@param Address  0x00000004
	@param Mask     0x0000F800
	@param Shift    11
	@param Access   r,
	@param Reset    0x00000004
	@param Version  == 1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R1_REG_IP_DEVELOPMENT__MSK_INKR                                                        0x0000F800
#define PNIP_R1_REG_IP_DEVELOPMENT_SHFT_INKR                                                        11
#define PNIP_R1_REG_IP_DEVELOPMENT_RSTV_INKR                                                        0x00000004

	/**
	@defgroup       IP_DEVELOPMENT__INKR INKR
	@ingroup        IP_DEVELOPMENT
	@param Address  0x00000004
	@param Mask     0x0000F800
	@param Shift    11
	@param Access   r,
	@param Reset    0x00000005
	@param Version  == 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_IP_DEVELOPMENT__MSK_INKR                                                        0x0000F800
#define PNIP_R2_REG_IP_DEVELOPMENT_SHFT_INKR                                                        11
#define PNIP_R2_REG_IP_DEVELOPMENT_RSTV_INKR                                                        0x00000005

	/**
	@defgroup       IP_DEVELOPMENT__INKR INKR
	@ingroup        IP_DEVELOPMENT
	@param Address  0x00000004
	@param Mask     0x0000F800
	@param Shift    11
	@param Access   r,
	@param Reset    0x00000006
	@param Version  == 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IP_DEVELOPMENT__MSK_INKR                                                        0x0000F800
#define PNIP_R3_REG_IP_DEVELOPMENT_SHFT_INKR                                                        11
#define PNIP_R3_REG_IP_DEVELOPMENT_RSTV_INKR                                                        0x00000006

	/**
	@defgroup       IP_DEVELOPMENT__LABEL_STRUCTURE LABEL_STRUCTURE
	@ingroup        IP_DEVELOPMENT
	@param Address  0x00000004
	@param Mask     0x00070000
	@param Shift    16
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IP_DEVELOPMENT__MSK_LABEL_STRUCTURE                                                0x00070000
#define PNIP_REG_IP_DEVELOPMENT_SHFT_LABEL_STRUCTURE                                                16
#define PNIP_REG_IP_DEVELOPMENT_RSTV_LABEL_STRUCTURE                                                0x00000000

	/**
	@defgroup       IP_DEVELOPMENT__TYPE TYPE
	@ingroup        IP_DEVELOPMENT
	@param Address  0x00000004
	@param Mask     0x00180000
	@param Shift    19
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == ASIC
	@param Port     == -1
	*/
#define PNIP_A0_REG_IP_DEVELOPMENT__MSK_TYPE                                                        0x00180000
#define PNIP_A0_REG_IP_DEVELOPMENT_SHFT_TYPE                                                        19
#define PNIP_A0_REG_IP_DEVELOPMENT_RSTV_TYPE                                                        0x00000000

	/**
	@defgroup       IP_DEVELOPMENT__TYPE TYPE
	@ingroup        IP_DEVELOPMENT
	@param Address  0x00000004
	@param Mask     0x00180000
	@param Shift    19
	@param Access   r,
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == FPGA
	@param Port     == -1
	*/
#define PNIP_F0_REG_IP_DEVELOPMENT__MSK_TYPE                                                        0x00180000
#define PNIP_F0_REG_IP_DEVELOPMENT_SHFT_TYPE                                                        19
#define PNIP_F0_REG_IP_DEVELOPMENT_RSTV_TYPE                                                        0x00000001

	/**
	@defgroup       IP_DEVELOPMENT__IDENTIFICATION IDENTIFICATION
	@ingroup        IP_DEVELOPMENT
	@param Address  0x00000004
	@param Mask     0xFFE00000
	@param Shift    21
	@param Access   r,
	@param Reset    0x00000025
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IP_DEVELOPMENT__MSK_IDENTIFICATION                                                 0xFFE00000
#define PNIP_REG_IP_DEVELOPMENT_SHFT_IDENTIFICATION                                                 21
#define PNIP_REG_IP_DEVELOPMENT_RSTV_IDENTIFICATION                                                 0x00000025


	/**
	@defgroup       INITDONE INITDONE
	@ingroup        Register
	@param Address  0x00000100
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_INITDONE                                                                           0x00000100
#define PNIP_REG_INITDONE                                                                           0x00000008

	/**
	@defgroup       INITDONE__FDB_DONE FDB_DONE
	@ingroup        INITDONE
	@param Address  0x00000100
	@param Mask     0x00000001
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == ASIC
	@param Port     == -1
	*/
#define PNIP_A0_REG_INITDONE__MSK_FDB_DONE                                                          0x00000001
#define PNIP_A0_REG_INITDONE_SHFT_FDB_DONE                                                          0
#define PNIP_A0_REG_INITDONE_RSTV_FDB_DONE                                                          0x00000000

	/**
	@defgroup       INITDONE__FDB_DONE FDB_DONE
	@ingroup        INITDONE
	@param Address  0x00000100
	@param Mask     0x00000001
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == FPGA
	@param Port     == -1
	*/
#define PNIP_F0_REG_INITDONE__MSK_FDB_DONE                                                          0x00000001
#define PNIP_F0_REG_INITDONE_SHFT_FDB_DONE                                                          0
#define PNIP_F0_REG_INITDONE_RSTV_FDB_DONE                                                          0x00000001

	/**
	@defgroup       INITDONE__VLAN_DONE VLAN_DONE
	@ingroup        INITDONE
	@param Address  0x00000100
	@param Mask     0x00000002
	@param Shift    1
	@param Access   rh,
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == FPGA
	@param Port     == -1
	*/
#define PNIP_F0_REG_INITDONE__MSK_VLAN_DONE                                                         0x00000002
#define PNIP_F0_REG_INITDONE_SHFT_VLAN_DONE                                                         1
#define PNIP_F0_REG_INITDONE_RSTV_VLAN_DONE                                                         0x00000001

	/**
	@defgroup       INITDONE__VLAN_DONE VLAN_DONE
	@ingroup        INITDONE
	@param Address  0x00000100
	@param Mask     0x00000002
	@param Shift    1
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == ASIC
	@param Port     == -1
	*/
#define PNIP_A0_REG_INITDONE__MSK_VLAN_DONE                                                         0x00000002
#define PNIP_A0_REG_INITDONE_SHFT_VLAN_DONE                                                         1
#define PNIP_A0_REG_INITDONE_RSTV_VLAN_DONE                                                         0x00000000

	/**
	@defgroup       INITDONE__QUEUE_DONE QUEUE_DONE
	@ingroup        INITDONE
	@param Address  0x00000100
	@param Mask     0x00000004
	@param Shift    2
	@param Access   rh,
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == FPGA
	@param Port     == -1
	*/
#define PNIP_F0_REG_INITDONE__MSK_QUEUE_DONE                                                        0x00000004
#define PNIP_F0_REG_INITDONE_SHFT_QUEUE_DONE                                                        2
#define PNIP_F0_REG_INITDONE_RSTV_QUEUE_DONE                                                        0x00000001

	/**
	@defgroup       INITDONE__QUEUE_DONE QUEUE_DONE
	@ingroup        INITDONE
	@param Address  0x00000100
	@param Mask     0x00000004
	@param Shift    2
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == ASIC
	@param Port     == -1
	*/
#define PNIP_A0_REG_INITDONE__MSK_QUEUE_DONE                                                        0x00000004
#define PNIP_A0_REG_INITDONE_SHFT_QUEUE_DONE                                                        2
#define PNIP_A0_REG_INITDONE_RSTV_QUEUE_DONE                                                        0x00000000

	/**
	@defgroup       INITDONE__STATISTIC_DONE STATISTIC_DONE
	@ingroup        INITDONE
	@param Address  0x00000100
	@param Mask     0x00000008
	@param Shift    3
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == ASIC
	@param Port     == -1
	*/
#define PNIP_A0_REG_INITDONE__MSK_STATISTIC_DONE                                                    0x00000008
#define PNIP_A0_REG_INITDONE_SHFT_STATISTIC_DONE                                                    3
#define PNIP_A0_REG_INITDONE_RSTV_STATISTIC_DONE                                                    0x00000000

	/**
	@defgroup       INITDONE__STATISTIC_DONE STATISTIC_DONE
	@ingroup        INITDONE
	@param Address  0x00000100
	@param Mask     0x00000008
	@param Shift    3
	@param Access   rh,
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == FPGA
	@param Port     == -1
	*/
#define PNIP_F0_REG_INITDONE__MSK_STATISTIC_DONE                                                    0x00000008
#define PNIP_F0_REG_INITDONE_SHFT_STATISTIC_DONE                                                    3
#define PNIP_F0_REG_INITDONE_RSTV_STATISTIC_DONE                                                    0x00000001

	/**
	@defgroup       INITDONE__PACK_DONE PACK_DONE
	@ingroup        INITDONE
	@param Address  0x00000100
	@param Mask     0x00000010
	@param Shift    4
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == ASIC
	@param Port     == -1
	*/
#define PNIP_A0_REG_INITDONE__MSK_PACK_DONE                                                         0x00000010
#define PNIP_A0_REG_INITDONE_SHFT_PACK_DONE                                                         4
#define PNIP_A0_REG_INITDONE_RSTV_PACK_DONE                                                         0x00000000

	/**
	@defgroup       INITDONE__PACK_DONE PACK_DONE
	@ingroup        INITDONE
	@param Address  0x00000100
	@param Mask     0x00000010
	@param Shift    4
	@param Access   rh,
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == FPGA
	@param Port     == -1
	*/
#define PNIP_F0_REG_INITDONE__MSK_PACK_DONE                                                         0x00000010
#define PNIP_F0_REG_INITDONE_SHFT_PACK_DONE                                                         4
#define PNIP_F0_REG_INITDONE_RSTV_PACK_DONE                                                         0x00000001

	/**
	@defgroup       INITDONE__CMD_DONE CMD_DONE
	@ingroup        INITDONE
	@param Address  0x00000100
	@param Mask     0x00000020
	@param Shift    5
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == ASIC
	@param Port     == -1
	*/
#define PNIP_A0_REG_INITDONE__MSK_CMD_DONE                                                          0x00000020
#define PNIP_A0_REG_INITDONE_SHFT_CMD_DONE                                                          5
#define PNIP_A0_REG_INITDONE_RSTV_CMD_DONE                                                          0x00000000

	/**
	@defgroup       INITDONE__CMD_DONE CMD_DONE
	@ingroup        INITDONE
	@param Address  0x00000100
	@param Mask     0x00000020
	@param Shift    5
	@param Access   rh,
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == FPGA
	@param Port     == -1
	*/
#define PNIP_F0_REG_INITDONE__MSK_CMD_DONE                                                          0x00000020
#define PNIP_F0_REG_INITDONE_SHFT_CMD_DONE                                                          5
#define PNIP_F0_REG_INITDONE_RSTV_CMD_DONE                                                          0x00000001

	/**
	@defgroup       INITDONE__SYNC_DONE SYNC_DONE
	@ingroup        INITDONE
	@param Address  0x00000100
	@param Mask     0x00000040
	@param Shift    6
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == ASIC
	@param Port     == -1
	*/
#define PNIP_A0_REG_INITDONE__MSK_SYNC_DONE                                                         0x00000040
#define PNIP_A0_REG_INITDONE_SHFT_SYNC_DONE                                                         6
#define PNIP_A0_REG_INITDONE_RSTV_SYNC_DONE                                                         0x00000000

	/**
	@defgroup       INITDONE__SYNC_DONE SYNC_DONE
	@ingroup        INITDONE
	@param Address  0x00000100
	@param Mask     0x00000040
	@param Shift    6
	@param Access   rh,
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == FPGA
	@param Port     == -1
	*/
#define PNIP_F0_REG_INITDONE__MSK_SYNC_DONE                                                         0x00000040
#define PNIP_F0_REG_INITDONE_SHFT_SYNC_DONE                                                         6
#define PNIP_F0_REG_INITDONE_RSTV_SYNC_DONE                                                         0x00000001

	/**
	@defgroup       INITDONE__API_DONE API_DONE
	@ingroup        INITDONE
	@param Address  0x00000100
	@param Mask     0x00000080
	@param Shift    7
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == ASIC
	@param Port     == -1
	*/
#define PNIP_A0_REG_INITDONE__MSK_API_DONE                                                          0x00000080
#define PNIP_A0_REG_INITDONE_SHFT_API_DONE                                                          7
#define PNIP_A0_REG_INITDONE_RSTV_API_DONE                                                          0x00000000

	/**
	@defgroup       INITDONE__API_DONE API_DONE
	@ingroup        INITDONE
	@param Address  0x00000100
	@param Mask     0x00000080
	@param Shift    7
	@param Access   rh,
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == FPGA
	@param Port     == -1
	*/
#define PNIP_F0_REG_INITDONE__MSK_API_DONE                                                          0x00000080
#define PNIP_F0_REG_INITDONE_SHFT_API_DONE                                                          7
#define PNIP_F0_REG_INITDONE_RSTV_API_DONE                                                          0x00000001


	/**
	@defgroup       SAFETYMARGIN SAFETYMARGIN
	@ingroup        Register
	@param Address  0x00000204
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_SAFETYMARGIN                                                                       0x00000204
#define PNIP_REG_SAFETYMARGIN                                                                       0x0000000C
#define PNIP_REG_SAFETYMARGIN_RST__VAL                                                              0x00000000

	/**
	@defgroup       SAFETYMARGIN__SAFETYMARGIN_100M SAFETYMARGIN_100M
	@ingroup        SAFETYMARGIN
	@param Address  0x00000204
	@param Mask     0x00000FFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SAFETYMARGIN__MSK_SAFETYMARGIN_100M                                                0x00000FFF
#define PNIP_REG_SAFETYMARGIN_SHFT_SAFETYMARGIN_100M                                                0
#define PNIP_REG_SAFETYMARGIN_RSTV_SAFETYMARGIN_100M                                                0x00000000

	/**
	@defgroup       SAFETYMARGIN__SAFETYMARGIN_1G SAFETYMARGIN_1G
	@ingroup        SAFETYMARGIN
	@param Address  0x00000204
	@param Mask     0x01FF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SAFETYMARGIN__MSK_SAFETYMARGIN_1G                                                  0x01FF0000
#define PNIP_REG_SAFETYMARGIN_SHFT_SAFETYMARGIN_1G                                                  16
#define PNIP_REG_SAFETYMARGIN_RSTV_SAFETYMARGIN_1G                                                  0x00000000


	/**
	@defgroup       IRT_DELAYSAFETY IRT_DELAYSAFETY
	@ingroup        Register
	@param Address  0x00000208
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRT_DELAYSAFETY                                                                    0x00000208
#define PNIP_REG_IRT_DELAYSAFETY                                                                    0x00000010
#define PNIP_REG_IRT_DELAYSAFETY_RST__VAL                                                           0x02A01A40

	/**
	@defgroup       IRT_DELAYSAFETY__SAFETY_TIME_100M SAFETY_TIME_100M
	@ingroup        IRT_DELAYSAFETY
	@param Address  0x00000208
	@param Mask     0x00001FFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00001A40
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRT_DELAYSAFETY__MSK_SAFETY_TIME_100M                                              0x00001FFF
#define PNIP_REG_IRT_DELAYSAFETY_SHFT_SAFETY_TIME_100M                                              0
#define PNIP_REG_IRT_DELAYSAFETY_RSTV_SAFETY_TIME_100M                                              0x00001A40

	/**
	@defgroup       IRT_DELAYSAFETY__SAFETY_TIME_1G SAFETY_TIME_1G
	@ingroup        IRT_DELAYSAFETY
	@param Address  0x00000208
	@param Mask     0x03FF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x000002A0
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRT_DELAYSAFETY__MSK_SAFETY_TIME_1G                                                0x03FF0000
#define PNIP_REG_IRT_DELAYSAFETY_SHFT_SAFETY_TIME_1G                                                16
#define PNIP_REG_IRT_DELAYSAFETY_RSTV_SAFETY_TIME_1G                                                0x000002A0


	/**
	@defgroup       FRAGMENTATION_CONTROL FRAGMENTATION_CONTROL
	@ingroup        Register
	@param Address  0x00000300
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAGMENTATION_CONTROL                                                              0x00000300
#define PNIP_REG_FRAGMENTATION_CONTROL                                                              0x00000014
#define PNIP_REG_FRAGMENTATION_CONTROL_RST__VAL                                                     0x00000066

	/**
	@defgroup       FRAGMENTATION_CONTROL__MIN_FRAMELENGTH MIN_FRAMELENGTH
	@ingroup        FRAGMENTATION_CONTROL
	@param Address  0x00000300
	@param Mask     0x000007FF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000066
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAGMENTATION_CONTROL__MSK_MIN_FRAMELENGTH                                         0x000007FF
#define PNIP_REG_FRAGMENTATION_CONTROL_SHFT_MIN_FRAMELENGTH                                         0
#define PNIP_REG_FRAGMENTATION_CONTROL_RSTV_MIN_FRAMELENGTH                                         0x00000066

	/**
	@defgroup       FRAGMENTATION_CONTROL__DEBUG DEBUG
	@ingroup        FRAGMENTATION_CONTROL
	@param Address  0x00000300
	@param Mask     0x0F000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAGMENTATION_CONTROL__MSK_DEBUG                                                   0x0F000000
#define PNIP_REG_FRAGMENTATION_CONTROL_SHFT_DEBUG                                                   24
#define PNIP_REG_FRAGMENTATION_CONTROL_RSTV_DEBUG                                                   0x00000000


	/**
	@defgroup       FRAGMENTATION_STATUS FRAGMENTATION_STATUS
	@ingroup        Register
	@param Address  0x00000308
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAGMENTATION_STATUS                                                               0x00000308
#define PNIP_REG_FRAGMENTATION_STATUS                                                               0x00000018
#define PNIP_REG_FRAGMENTATION_STATUS_RST__VAL                                                      0x00000000

	/**
	@defgroup       FRAGMENTATION_STATUS__FRAGSTATUS_P1 FRAGSTATUS_P1
	@ingroup        FRAGMENTATION_STATUS
	@param Address  0x00000308
	@param Mask     0x0000000F
	@param Shift    0
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_FRAGMENTATION_STATUS__MSK_FRAGSTATUS_P1                                            0x0000000F
#define PNIP_REG_FRAGMENTATION_STATUS_SHFT_FRAGSTATUS_P1                                            0
#define PNIP_REG_FRAGMENTATION_STATUS_RSTV_FRAGSTATUS_P1                                            0x00000000

	/**
	@defgroup       FRAGMENTATION_STATUS__FRAGSTATUS_P2 FRAGSTATUS_P2
	@ingroup        FRAGMENTATION_STATUS
	@param Address  0x00000308
	@param Mask     0x00000F00
	@param Shift    8
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_FRAGMENTATION_STATUS__MSK_FRAGSTATUS_P2                                            0x00000F00
#define PNIP_REG_FRAGMENTATION_STATUS_SHFT_FRAGSTATUS_P2                                            8
#define PNIP_REG_FRAGMENTATION_STATUS_RSTV_FRAGSTATUS_P2                                            0x00000000

	/**
	@defgroup       FRAGMENTATION_STATUS__FRAGSTATUS_P3 FRAGSTATUS_P3
	@ingroup        FRAGMENTATION_STATUS
	@param Address  0x00000308
	@param Mask     0x000F0000
	@param Shift    16
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_FRAGMENTATION_STATUS__MSK_FRAGSTATUS_P3                                            0x000F0000
#define PNIP_REG_FRAGMENTATION_STATUS_SHFT_FRAGSTATUS_P3                                            16
#define PNIP_REG_FRAGMENTATION_STATUS_RSTV_FRAGSTATUS_P3                                            0x00000000

	/**
	@defgroup       FRAGMENTATION_STATUS__FRAGSTATUS_P4 FRAGSTATUS_P4
	@ingroup        FRAGMENTATION_STATUS
	@param Address  0x00000308
	@param Mask     0x0F000000
	@param Shift    24
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_FRAGMENTATION_STATUS__MSK_FRAGSTATUS_P4                                            0x0F000000
#define PNIP_REG_FRAGMENTATION_STATUS_SHFT_FRAGSTATUS_P4                                            24
#define PNIP_REG_FRAGMENTATION_STATUS_RSTV_FRAGSTATUS_P4                                            0x00000000


	/**
	@defgroup       FRAGMENTATION_DEBUG FRAGMENTATION_DEBUG
	@ingroup        Register
	@param Address  0x0000030C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAGMENTATION_DEBUG                                                                0x0000030C
#define PNIP_REG_FRAGMENTATION_DEBUG                                                                0x0000001C
#define PNIP_REG_FRAGMENTATION_DEBUG_RST__VAL                                                       0x00000000

	/**
	@defgroup       FRAGMENTATION_DEBUG__FRAGDEFRAG_ACTIV FRAGDEFRAG_ACTIV
	@ingroup        FRAGMENTATION_DEBUG
	@param Address  0x0000030C
	@param Mask     0x00000001
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAGMENTATION_DEBUG__MSK_FRAGDEFRAG_ACTIV                                          0x00000001
#define PNIP_REG_FRAGMENTATION_DEBUG_SHFT_FRAGDEFRAG_ACTIV                                          0
#define PNIP_REG_FRAGMENTATION_DEBUG_RSTV_FRAGDEFRAG_ACTIV                                          0x00000000

	/**
	@defgroup       FRAGMENTATION_DEBUG__FRAMENO FRAMENO
	@ingroup        FRAGMENTATION_DEBUG
	@param Address  0x0000030C
	@param Mask     0x00000F00
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAGMENTATION_DEBUG__MSK_FRAMENO                                                   0x00000F00
#define PNIP_REG_FRAGMENTATION_DEBUG_SHFT_FRAMENO                                                   8
#define PNIP_REG_FRAGMENTATION_DEBUG_RSTV_FRAMENO                                                   0x00000000

	/**
	@defgroup       FRAGMENTATION_DEBUG__FRAGNO FRAGNO
	@ingroup        FRAGMENTATION_DEBUG
	@param Address  0x0000030C
	@param Mask     0x00FF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAGMENTATION_DEBUG__MSK_FRAGNO                                                    0x00FF0000
#define PNIP_REG_FRAGMENTATION_DEBUG_SHFT_FRAGNO                                                    16
#define PNIP_REG_FRAGMENTATION_DEBUG_RSTV_FRAGNO                                                    0x00000000

	/**
	@defgroup       FRAGMENTATION_DEBUG__FRAGLENGTH FRAGLENGTH
	@ingroup        FRAGMENTATION_DEBUG
	@param Address  0x0000030C
	@param Mask     0xFF000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAGMENTATION_DEBUG__MSK_FRAGLENGTH                                                0xFF000000
#define PNIP_REG_FRAGMENTATION_DEBUG_SHFT_FRAGLENGTH                                                24
#define PNIP_REG_FRAGMENTATION_DEBUG_RSTV_FRAGLENGTH                                                0x00000000


	/**
	@defgroup       PHASETRANSFER_STATUS PHASETRANSFER_STATUS
	@ingroup        Register
	@param Address  0x00000400
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_PHASETRANSFER_STATUS                                                               0x00000400
#define PNIP_REG_PHASETRANSFER_STATUS                                                               0x00000020
#define PNIP_REG_PHASETRANSFER_STATUS_RST__VAL                                                      0x00000000

	/**
	@defgroup       PHASETRANSFER_STATUS__TXPORT TXPORT
	@ingroup        PHASETRANSFER_STATUS
	@param Address  0x00000400
	@param Mask     0x0000000F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_PHASETRANSFER_STATUS__MSK_TXPORT                                                   0x0000000F
#define PNIP_REG_PHASETRANSFER_STATUS_SHFT_TXPORT                                                   0
#define PNIP_REG_PHASETRANSFER_STATUS_RSTV_TXPORT                                                   0x00000000


	/**
	@defgroup       PHASECROSSED PHASECROSSED
	@ingroup        Register
	@param Address  0x00000404
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_PHASECROSSED                                                                       0x00000404
#define PNIP_REG_PHASECROSSED                                                                       0x00000024
#define PNIP_REG_PHASECROSSED_RST__VAL                                                              0x00000000

	/**
	@defgroup       PHASECROSSED__PHASECROSSED_P1 PHASECROSSED_P1
	@ingroup        PHASECROSSED
	@param Address  0x00000404
	@param Mask     0x00000001
	@param Shift    0
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PHASECROSSED__MSK_PHASECROSSED_P1                                                  0x00000001
#define PNIP_REG_PHASECROSSED_SHFT_PHASECROSSED_P1                                                  0
#define PNIP_REG_PHASECROSSED_RSTV_PHASECROSSED_P1                                                  0x00000000

	/**
	@defgroup       PHASECROSSED__PHASECROSSED_P2 PHASECROSSED_P2
	@ingroup        PHASECROSSED
	@param Address  0x00000404
	@param Mask     0x00000002
	@param Shift    1
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PHASECROSSED__MSK_PHASECROSSED_P2                                                  0x00000002
#define PNIP_REG_PHASECROSSED_SHFT_PHASECROSSED_P2                                                  1
#define PNIP_REG_PHASECROSSED_RSTV_PHASECROSSED_P2                                                  0x00000000

	/**
	@defgroup       PHASECROSSED__PHASECROSSED_P3 PHASECROSSED_P3
	@ingroup        PHASECROSSED
	@param Address  0x00000404
	@param Mask     0x00000004
	@param Shift    2
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PHASECROSSED__MSK_PHASECROSSED_P3                                                  0x00000004
#define PNIP_REG_PHASECROSSED_SHFT_PHASECROSSED_P3                                                  2
#define PNIP_REG_PHASECROSSED_RSTV_PHASECROSSED_P3                                                  0x00000000

	/**
	@defgroup       PHASECROSSED__PHASECROSSED_P4 PHASECROSSED_P4
	@ingroup        PHASECROSSED
	@param Address  0x00000404
	@param Mask     0x00000008
	@param Shift    3
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PHASECROSSED__MSK_PHASECROSSED_P4                                                  0x00000008
#define PNIP_REG_PHASECROSSED_SHFT_PHASECROSSED_P4                                                  3
#define PNIP_REG_PHASECROSSED_RSTV_PHASECROSSED_P4                                                  0x00000000


	/**
	@defgroup       PORT_GROUPING PORT_GROUPING
	@ingroup        Register
	@param Address  0x00000500
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_PORT_GROUPING                                                                      0x00000500
#define PNIP_REG_PORT_GROUPING                                                                      0x00000028
#define PNIP_REG_PORT_GROUPING_RST__VAL                                                             0x00000000

	/**
	@defgroup       PORT_GROUPING__GROUPING_P1 GROUPING_P1
	@ingroup        PORT_GROUPING
	@param Address  0x00000500
	@param Mask     0x00000001
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PORT_GROUPING__MSK_GROUPING_P1                                                     0x00000001
#define PNIP_REG_PORT_GROUPING_SHFT_GROUPING_P1                                                     0
#define PNIP_REG_PORT_GROUPING_RSTV_GROUPING_P1                                                     0x00000000

	/**
	@defgroup       PORT_GROUPING__GROUPING_P2 GROUPING_P2
	@ingroup        PORT_GROUPING
	@param Address  0x00000500
	@param Mask     0x00000002
	@param Shift    1
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PORT_GROUPING__MSK_GROUPING_P2                                                     0x00000002
#define PNIP_REG_PORT_GROUPING_SHFT_GROUPING_P2                                                     1
#define PNIP_REG_PORT_GROUPING_RSTV_GROUPING_P2                                                     0x00000000

	/**
	@defgroup       PORT_GROUPING__GROUPING_P3 GROUPING_P3
	@ingroup        PORT_GROUPING
	@param Address  0x00000500
	@param Mask     0x00000004
	@param Shift    2
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PORT_GROUPING__MSK_GROUPING_P3                                                     0x00000004
#define PNIP_REG_PORT_GROUPING_SHFT_GROUPING_P3                                                     2
#define PNIP_REG_PORT_GROUPING_RSTV_GROUPING_P3                                                     0x00000000

	/**
	@defgroup       PORT_GROUPING__GROUPING_P4 GROUPING_P4
	@ingroup        PORT_GROUPING
	@param Address  0x00000500
	@param Mask     0x00000008
	@param Shift    3
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PORT_GROUPING__MSK_GROUPING_P4                                                     0x00000008
#define PNIP_REG_PORT_GROUPING_SHFT_GROUPING_P4                                                     3
#define PNIP_REG_PORT_GROUPING_RSTV_GROUPING_P4                                                     0x00000000


	/**
	@defgroup       PORT_MAPPING PORT_MAPPING
	@ingroup        Register
	@param Address  0x00000504
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R3_REG_PORT_MAPPING                                                                    0x00000504
#define PNIP_R3_REG_PORT_MAPPING                                                                    0x0000002C
#define PNIP_R3_REG_PORT_MAPPING_RST__VAL                                                           0x00007777

	/**
	@defgroup       PORT_MAPPING__P1_MAPPING P1_MAPPING
	@ingroup        PORT_MAPPING
	@param Address  0x00000504
	@param Mask     0x00000007
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000007
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_PORT_MAPPING__MSK_P1_MAPPING                                                    0x00000007
#define PNIP_R3_REG_PORT_MAPPING_SHFT_P1_MAPPING                                                    0
#define PNIP_R3_REG_PORT_MAPPING_RSTV_P1_MAPPING                                                    0x00000007

	/**
	@defgroup       PORT_MAPPING__P2_MAPPING P2_MAPPING
	@ingroup        PORT_MAPPING
	@param Address  0x00000504
	@param Mask     0x00000070
	@param Shift    4
	@param Access   r,w
	@param Reset    0x00000007
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_PORT_MAPPING__MSK_P2_MAPPING                                                    0x00000070
#define PNIP_R3_REG_PORT_MAPPING_SHFT_P2_MAPPING                                                    4
#define PNIP_R3_REG_PORT_MAPPING_RSTV_P2_MAPPING                                                    0x00000007

	/**
	@defgroup       PORT_MAPPING__P3_MAPPING P3_MAPPING
	@ingroup        PORT_MAPPING
	@param Address  0x00000504
	@param Mask     0x00000700
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000007
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_PORT_MAPPING__MSK_P3_MAPPING                                                    0x00000700
#define PNIP_R3_REG_PORT_MAPPING_SHFT_P3_MAPPING                                                    8
#define PNIP_R3_REG_PORT_MAPPING_RSTV_P3_MAPPING                                                    0x00000007

	/**
	@defgroup       PORT_MAPPING__P4_MAPPING P4_MAPPING
	@ingroup        PORT_MAPPING
	@param Address  0x00000504
	@param Mask     0x00007000
	@param Shift    12
	@param Access   r,w
	@param Reset    0x00000007
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_PORT_MAPPING__MSK_P4_MAPPING                                                    0x00007000
#define PNIP_R3_REG_PORT_MAPPING_SHFT_P4_MAPPING                                                    12
#define PNIP_R3_REG_PORT_MAPPING_RSTV_P4_MAPPING                                                    0x00000007


	/**
	@defgroup       QUEUETYPE_SELECT QUEUETYPE_SELECT
	@ingroup        Register
	@param Address  0x00000600
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R2_REG_QUEUETYPE_SELECT                                                                0x00000600
#define PNIP_R2_REG_QUEUETYPE_SELECT                                                                0x00000030
#define PNIP_R2_REG_QUEUETYPE_SELECT_RST__VAL                                                       0x00000000

	/**
	@defgroup       QUEUETYPE_SELECT__APITYPE_QUEUE14 APITYPE_QUEUE14
	@ingroup        QUEUETYPE_SELECT
	@param Address  0x00000600
	@param Mask     0x0000000F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_QUEUETYPE_SELECT__MSK_APITYPE_QUEUE14                                           0x0000000F
#define PNIP_R2_REG_QUEUETYPE_SELECT_SHFT_APITYPE_QUEUE14                                           0
#define PNIP_R2_REG_QUEUETYPE_SELECT_RSTV_APITYPE_QUEUE14                                           0x00000000

	/**
	@defgroup       QUEUETYPE_SELECT__APITYPE_VALID14 APITYPE_VALID14
	@ingroup        QUEUETYPE_SELECT
	@param Address  0x00000600
	@param Mask     0x00000010
	@param Shift    4
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_QUEUETYPE_SELECT__MSK_APITYPE_VALID14                                           0x00000010
#define PNIP_R2_REG_QUEUETYPE_SELECT_SHFT_APITYPE_VALID14                                           4
#define PNIP_R2_REG_QUEUETYPE_SELECT_RSTV_APITYPE_VALID14                                           0x00000000

	/**
	@defgroup       QUEUETYPE_SELECT__APITYPE_QUEUE15 APITYPE_QUEUE15
	@ingroup        QUEUETYPE_SELECT
	@param Address  0x00000600
	@param Mask     0x000F0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_QUEUETYPE_SELECT__MSK_APITYPE_QUEUE15                                           0x000F0000
#define PNIP_R2_REG_QUEUETYPE_SELECT_SHFT_APITYPE_QUEUE15                                           16
#define PNIP_R2_REG_QUEUETYPE_SELECT_RSTV_APITYPE_QUEUE15                                           0x00000000

	/**
	@defgroup       QUEUETYPE_SELECT__APITYPE_VALID15 APITYPE_VALID15
	@ingroup        QUEUETYPE_SELECT
	@param Address  0x00000600
	@param Mask     0x00100000
	@param Shift    20
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_QUEUETYPE_SELECT__MSK_APITYPE_VALID15                                           0x00100000
#define PNIP_R2_REG_QUEUETYPE_SELECT_SHFT_APITYPE_VALID15                                           20
#define PNIP_R2_REG_QUEUETYPE_SELECT_RSTV_APITYPE_VALID15                                           0x00000000

	/**
	@defgroup       QUEUETYPE_SELECT__Q15_SELECT Q15_SELECT
	@ingroup        QUEUETYPE_SELECT
	@param Address  0x00000600
	@param Mask     0x01000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_QUEUETYPE_SELECT__MSK_Q15_SELECT                                                0x01000000
#define PNIP_R2_REG_QUEUETYPE_SELECT_SHFT_Q15_SELECT                                                24
#define PNIP_R2_REG_QUEUETYPE_SELECT_RSTV_Q15_SELECT                                                0x00000000


	/**
	@defgroup       QUEUETYPE_SELECT QUEUETYPE_SELECT
	@ingroup        Register
	@param Address  0x00000600
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_QUEUETYPE_SELECT                                                                0x00000600
#define PNIP_R3_REG_QUEUETYPE_SELECT_RST__VAL                                                       0x00000000

	/**
	@defgroup       QUEUETYPE_SELECT__APITYPE_QUEUE15 APITYPE_QUEUE15
	@ingroup        QUEUETYPE_SELECT
	@param Address  0x00000600
	@param Mask     0x000F0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_QUEUETYPE_SELECT__MSK_APITYPE_QUEUE15                                           0x000F0000
#define PNIP_R3_REG_QUEUETYPE_SELECT_SHFT_APITYPE_QUEUE15                                           16
#define PNIP_R3_REG_QUEUETYPE_SELECT_RSTV_APITYPE_QUEUE15                                           0x00000000

	/**
	@defgroup       QUEUETYPE_SELECT__APITYPE_VALID15 APITYPE_VALID15
	@ingroup        QUEUETYPE_SELECT
	@param Address  0x00000600
	@param Mask     0x00100000
	@param Shift    20
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_QUEUETYPE_SELECT__MSK_APITYPE_VALID15                                           0x00100000
#define PNIP_R3_REG_QUEUETYPE_SELECT_SHFT_APITYPE_VALID15                                           20
#define PNIP_R3_REG_QUEUETYPE_SELECT_RSTV_APITYPE_VALID15                                           0x00000000


	/**
	@defgroup       QUEUE14_MAPPING QUEUE14_MAPPING
	@ingroup        Register
	@param Address  0x00000604
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_QUEUE14_MAPPING                                                                    0x00000604
#define PNIP_REG_QUEUE14_MAPPING                                                                    0x00000034
#define PNIP_REG_QUEUE14_MAPPING_RST__VAL                                                           0x00000000

	/**
	@defgroup       QUEUE14_MAPPING__MAPPING_PRIO MAPPING_PRIO
	@ingroup        QUEUE14_MAPPING
	@param Address  0x00000604
	@param Mask     0x0000000F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_QUEUE14_MAPPING__MSK_MAPPING_PRIO                                                  0x0000000F
#define PNIP_REG_QUEUE14_MAPPING_SHFT_MAPPING_PRIO                                                  0
#define PNIP_REG_QUEUE14_MAPPING_RSTV_MAPPING_PRIO                                                  0x00000000

	/**
	@defgroup       QUEUE14_MAPPING__MAPPING_ENABLE MAPPING_ENABLE
	@ingroup        QUEUE14_MAPPING
	@param Address  0x00000604
	@param Mask     0x00000010
	@param Shift    4
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_QUEUE14_MAPPING__MSK_MAPPING_ENABLE                                                0x00000010
#define PNIP_REG_QUEUE14_MAPPING_SHFT_MAPPING_ENABLE                                                4
#define PNIP_REG_QUEUE14_MAPPING_RSTV_MAPPING_ENABLE                                                0x00000000


	/**
	@defgroup       PORTCONTROL_P1 PORTCONTROL_P1
	@ingroup        Register
	@param Address  0x00001000
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
//#define PNIP_REG_PORTCONTROL_P1                                                                     0x00001000
#define PNIP_REG_PORTCONTROL_P1                                                                     0x00000038
#define PNIP_REG_PORTCONTROL_P1_RST__VAL                                                            0x00000044

	/**
	@defgroup       PORTCONTROL_P1__TRANSFERRATE TRANSFERRATE
	@ingroup        PORTCONTROL_P1
	@param Address  0x00001000
	@param Mask     0x00000001
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PORTCONTROL_P1__MSK_TRANSFERRATE                                                   0x00000001
#define PNIP_REG_PORTCONTROL_P1_SHFT_TRANSFERRATE                                                   0
#define PNIP_REG_PORTCONTROL_P1_RSTV_TRANSFERRATE                                                   0x00000000

	/**
	@defgroup       PORTCONTROL_P1__FORWARDING_MODE FORWARDING_MODE
	@ingroup        PORTCONTROL_P1
	@param Address  0x00001000
	@param Mask     0x00000002
	@param Shift    1
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PORTCONTROL_P1__MSK_FORWARDING_MODE                                                0x00000002
#define PNIP_REG_PORTCONTROL_P1_SHFT_FORWARDING_MODE                                                1
#define PNIP_REG_PORTCONTROL_P1_RSTV_FORWARDING_MODE                                                0x00000000

	/**
	@defgroup       PORTCONTROL_P1__RXD_FRAGMENTATION RXD_FRAGMENTATION
	@ingroup        PORTCONTROL_P1
	@param Address  0x00001000
	@param Mask     0x00000004
	@param Shift    2
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PORTCONTROL_P1__MSK_RXD_FRAGMENTATION                                              0x00000004
#define PNIP_REG_PORTCONTROL_P1_SHFT_RXD_FRAGMENTATION                                              2
#define PNIP_REG_PORTCONTROL_P1_RSTV_RXD_FRAGMENTATION                                              0x00000001

	/**
	@defgroup       PORTCONTROL_P1__TXD_FRAGMENTATION TXD_FRAGMENTATION
	@ingroup        PORTCONTROL_P1
	@param Address  0x00001000
	@param Mask     0x00000008
	@param Shift    3
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PORTCONTROL_P1__MSK_TXD_FRAGMENTATION                                              0x00000008
#define PNIP_REG_PORTCONTROL_P1_SHFT_TXD_FRAGMENTATION                                              3
#define PNIP_REG_PORTCONTROL_P1_RSTV_TXD_FRAGMENTATION                                              0x00000000

	/**
	@defgroup       PORTCONTROL_P1__FASTFORWARDING FASTFORWARDING
	@ingroup        PORTCONTROL_P1
	@param Address  0x00001000
	@param Mask     0x00000010
	@param Shift    4
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == 1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_R1_REG_PORTCONTROL_P1__MSK_FASTFORWARDING                                              0x00000010
#define PNIP_R1_REG_PORTCONTROL_P1_SHFT_FASTFORWARDING                                              4
#define PNIP_R1_REG_PORTCONTROL_P1_RSTV_FASTFORWARDING                                              0x00000000

	/**
	@defgroup       PORTCONTROL_P1__PTCP_FWD_MODE PTCP_FWD_MODE
	@ingroup        PORTCONTROL_P1
	@param Address  0x00001000
	@param Mask     0x00000010
	@param Shift    4
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_R3_REG_PORTCONTROL_P1__MSK_PTCP_FWD_MODE                                               0x00000010
#define PNIP_R3_REG_PORTCONTROL_P1_SHFT_PTCP_FWD_MODE                                               4
#define PNIP_R3_REG_PORTCONTROL_P1_RSTV_PTCP_FWD_MODE                                               0x00000000

	/**
	@defgroup       PORTCONTROL_P1__PTCP_FWD_DELAY PTCP_FWD_DELAY
	@ingroup        PORTCONTROL_P1
	@param Address  0x00001000
	@param Mask     0x00000020
	@param Shift    5
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PORTCONTROL_P1__MSK_PTCP_FWD_DELAY                                                 0x00000020
#define PNIP_REG_PORTCONTROL_P1_SHFT_PTCP_FWD_DELAY                                                 5
#define PNIP_REG_PORTCONTROL_P1_RSTV_PTCP_FWD_DELAY                                                 0x00000000

	/**
	@defgroup       PORTCONTROL_P1__PTCP_FWD_ENABLE PTCP_FWD_ENABLE
	@ingroup        PORTCONTROL_P1
	@param Address  0x00001000
	@param Mask     0x00000040
	@param Shift    6
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PORTCONTROL_P1__MSK_PTCP_FWD_ENABLE                                                0x00000040
#define PNIP_REG_PORTCONTROL_P1_SHFT_PTCP_FWD_ENABLE                                                6
#define PNIP_REG_PORTCONTROL_P1_RSTV_PTCP_FWD_ENABLE                                                0x00000001

	/**
	@defgroup       PORTCONTROL_P1__TX_REDGUARD_DP2 TX_REDGUARD_DP2
	@ingroup        PORTCONTROL_P1
	@param Address  0x00001000
	@param Mask     0x00000080
	@param Shift    7
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PORTCONTROL_P1__MSK_TX_REDGUARD_DP2                                                0x00000080
#define PNIP_REG_PORTCONTROL_P1_SHFT_TX_REDGUARD_DP2                                                7
#define PNIP_REG_PORTCONTROL_P1_RSTV_TX_REDGUARD_DP2                                                0x00000000

	/**
	@defgroup       PORTCONTROL_P1__SUPERFASTFORWARDING SUPERFASTFORWARDING
	@ingroup        PORTCONTROL_P1
	@param Address  0x00001000
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PORTCONTROL_P1__MSK_SUPERFASTFORWARDING                                            0x00000100
#define PNIP_REG_PORTCONTROL_P1_SHFT_SUPERFASTFORWARDING                                            8
#define PNIP_REG_PORTCONTROL_P1_RSTV_SUPERFASTFORWARDING                                            0x00000000

	/**
	@defgroup       PORTCONTROL_P1__RGMII RGMII
	@ingroup        PORTCONTROL_P1
	@param Address  0x00001000
	@param Mask     0x00000200
	@param Shift    9
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_R3_REG_PORTCONTROL_P1__MSK_RGMII                                                       0x00000200
#define PNIP_R3_REG_PORTCONTROL_P1_SHFT_RGMII                                                       9
#define PNIP_R3_REG_PORTCONTROL_P1_RSTV_RGMII                                                       0x00000000

	/**
	@defgroup       PORTCONTROL_P1__OB_SFCRC_DISABLE OB_SFCRC_DISABLE
	@ingroup        PORTCONTROL_P1
	@param Address  0x00001000
	@param Mask     0x00000400
	@param Shift    10
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_R3_REG_PORTCONTROL_P1__MSK_OB_SFCRC_DISABLE                                            0x00000400
#define PNIP_R3_REG_PORTCONTROL_P1_SHFT_OB_SFCRC_DISABLE                                            10
#define PNIP_R3_REG_PORTCONTROL_P1_RSTV_OB_SFCRC_DISABLE                                            0x00000000

	/**
	@defgroup       PORTCONTROL_P1__PORT_RECEIVER_ENABLE PORT_RECEIVER_ENABLE
	@ingroup        PORTCONTROL_P1
	@param Address  0x00001000
	@param Mask     0x00000800
	@param Shift    11
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_R3_REG_PORTCONTROL_P1__MSK_PORT_RECEIVER_ENABLE                                        0x00000800
#define PNIP_R3_REG_PORTCONTROL_P1_SHFT_PORT_RECEIVER_ENABLE                                        11
#define PNIP_R3_REG_PORTCONTROL_P1_RSTV_PORT_RECEIVER_ENABLE                                        0x00000000

	/**
	@defgroup       PORTCONTROL_P1__DISABLE_MACTXERR DISABLE_MACTXERR
	@ingroup        PORTCONTROL_P1
	@param Address  0x00001000
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PORTCONTROL_P1__MSK_DISABLE_MACTXERR                                               0x80000000
#define PNIP_REG_PORTCONTROL_P1_SHFT_DISABLE_MACTXERR                                               31
#define PNIP_REG_PORTCONTROL_P1_RSTV_DISABLE_MACTXERR                                               0x00000000


	/**
	@defgroup       FLOWCONTROL_P1 FLOWCONTROL_P1
	@ingroup        Register
	@param Address  0x00001004
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
//#define PNIP_REG_FLOWCONTROL_P1                                                                     0x00001004
#define PNIP_REG_FLOWCONTROL_P1                                                                     0x0000003C
#define PNIP_REG_FLOWCONTROL_P1_RST__VAL                                                            0x00000001

	/**
	@defgroup       FLOWCONTROL_P1__DISABLEPORT DISABLEPORT
	@ingroup        FLOWCONTROL_P1
	@param Address  0x00001004
	@param Mask     0x00000001
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_FLOWCONTROL_P1__MSK_DISABLEPORT                                                    0x00000001
#define PNIP_REG_FLOWCONTROL_P1_SHFT_DISABLEPORT                                                    0
#define PNIP_REG_FLOWCONTROL_P1_RSTV_DISABLEPORT                                                    0x00000001

	/**
	@defgroup       FLOWCONTROL_P1__RXBOUNDARY_DP1_R RXBOUNDARY_DP1_R
	@ingroup        FLOWCONTROL_P1
	@param Address  0x00001004
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_FLOWCONTROL_P1__MSK_RXBOUNDARY_DP1_R                                               0x00000100
#define PNIP_REG_FLOWCONTROL_P1_SHFT_RXBOUNDARY_DP1_R                                               8
#define PNIP_REG_FLOWCONTROL_P1_RSTV_RXBOUNDARY_DP1_R                                               0x00000000

	/**
	@defgroup       FLOWCONTROL_P1__TXBOUNDARY_DP1_R TXBOUNDARY_DP1_R
	@ingroup        FLOWCONTROL_P1
	@param Address  0x00001004
	@param Mask     0x00000200
	@param Shift    9
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_FLOWCONTROL_P1__MSK_TXBOUNDARY_DP1_R                                               0x00000200
#define PNIP_REG_FLOWCONTROL_P1_SHFT_TXBOUNDARY_DP1_R                                               9
#define PNIP_REG_FLOWCONTROL_P1_RSTV_TXBOUNDARY_DP1_R                                               0x00000000

	/**
	@defgroup       FLOWCONTROL_P1__RTHIGHBOUNDARY_DP1_R RTHIGHBOUNDARY_DP1_R
	@ingroup        FLOWCONTROL_P1
	@param Address  0x00001004
	@param Mask     0x00000400
	@param Shift    10
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_FLOWCONTROL_P1__MSK_RTHIGHBOUNDARY_DP1_R                                           0x00000400
#define PNIP_REG_FLOWCONTROL_P1_SHFT_RTHIGHBOUNDARY_DP1_R                                           10
#define PNIP_REG_FLOWCONTROL_P1_RSTV_RTHIGHBOUNDARY_DP1_R                                           0x00000000

	/**
	@defgroup       FLOWCONTROL_P1__RTLOWBOUNDARY_DP1_R RTLOWBOUNDARY_DP1_R
	@ingroup        FLOWCONTROL_P1
	@param Address  0x00001004
	@param Mask     0x00000800
	@param Shift    11
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_FLOWCONTROL_P1__MSK_RTLOWBOUNDARY_DP1_R                                            0x00000800
#define PNIP_REG_FLOWCONTROL_P1_SHFT_RTLOWBOUNDARY_DP1_R                                            11
#define PNIP_REG_FLOWCONTROL_P1_RSTV_RTLOWBOUNDARY_DP1_R                                            0x00000000

	/**
	@defgroup       FLOWCONTROL_P1__RXBOUNDARY_DP1S RXBOUNDARY_DP1S
	@ingroup        FLOWCONTROL_P1
	@param Address  0x00001004
	@param Mask     0x00010000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_FLOWCONTROL_P1__MSK_RXBOUNDARY_DP1S                                                0x00010000
#define PNIP_REG_FLOWCONTROL_P1_SHFT_RXBOUNDARY_DP1S                                                16
#define PNIP_REG_FLOWCONTROL_P1_RSTV_RXBOUNDARY_DP1S                                                0x00000000

	/**
	@defgroup       FLOWCONTROL_P1__TXBOUNDARY_DP1S TXBOUNDARY_DP1S
	@ingroup        FLOWCONTROL_P1
	@param Address  0x00001004
	@param Mask     0x00020000
	@param Shift    17
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_FLOWCONTROL_P1__MSK_TXBOUNDARY_DP1S                                                0x00020000
#define PNIP_REG_FLOWCONTROL_P1_SHFT_TXBOUNDARY_DP1S                                                17
#define PNIP_REG_FLOWCONTROL_P1_RSTV_TXBOUNDARY_DP1S                                                0x00000000

	/**
	@defgroup       FLOWCONTROL_P1__RTHIGHBOUNDARY_DP1S RTHIGHBOUNDARY_DP1S
	@ingroup        FLOWCONTROL_P1
	@param Address  0x00001004
	@param Mask     0x00040000
	@param Shift    18
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_FLOWCONTROL_P1__MSK_RTHIGHBOUNDARY_DP1S                                            0x00040000
#define PNIP_REG_FLOWCONTROL_P1_SHFT_RTHIGHBOUNDARY_DP1S                                            18
#define PNIP_REG_FLOWCONTROL_P1_RSTV_RTHIGHBOUNDARY_DP1S                                            0x00000000

	/**
	@defgroup       FLOWCONTROL_P1__RTLOWBOUNDARY_DP1S RTLOWBOUNDARY_DP1S
	@ingroup        FLOWCONTROL_P1
	@param Address  0x00001004
	@param Mask     0x00080000
	@param Shift    19
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_FLOWCONTROL_P1__MSK_RTLOWBOUNDARY_DP1S                                             0x00080000
#define PNIP_REG_FLOWCONTROL_P1_SHFT_RTLOWBOUNDARY_DP1S                                             19
#define PNIP_REG_FLOWCONTROL_P1_RSTV_RTLOWBOUNDARY_DP1S                                             0x00000000

	/**
	@defgroup       FLOWCONTROL_P1__RXBOUNDARY_DP2 RXBOUNDARY_DP2
	@ingroup        FLOWCONTROL_P1
	@param Address  0x00001004
	@param Mask     0x01000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_FLOWCONTROL_P1__MSK_RXBOUNDARY_DP2                                                 0x01000000
#define PNIP_REG_FLOWCONTROL_P1_SHFT_RXBOUNDARY_DP2                                                 24
#define PNIP_REG_FLOWCONTROL_P1_RSTV_RXBOUNDARY_DP2                                                 0x00000000

	/**
	@defgroup       FLOWCONTROL_P1__TXBOUNDARY_DP2 TXBOUNDARY_DP2
	@ingroup        FLOWCONTROL_P1
	@param Address  0x00001004
	@param Mask     0x02000000
	@param Shift    25
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_FLOWCONTROL_P1__MSK_TXBOUNDARY_DP2                                                 0x02000000
#define PNIP_REG_FLOWCONTROL_P1_SHFT_TXBOUNDARY_DP2                                                 25
#define PNIP_REG_FLOWCONTROL_P1_RSTV_TXBOUNDARY_DP2                                                 0x00000000

	/**
	@defgroup       FLOWCONTROL_P1__TXBOUNDARY_RED2GREEN_DP2 TXBOUNDARY_RED2GREEN_DP2
	@ingroup        FLOWCONTROL_P1
	@param Address  0x00001004
	@param Mask     0x04000000
	@param Shift    26
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_FLOWCONTROL_P1__MSK_TXBOUNDARY_RED2GREEN_DP2                                       0x04000000
#define PNIP_REG_FLOWCONTROL_P1_SHFT_TXBOUNDARY_RED2GREEN_DP2                                       26
#define PNIP_REG_FLOWCONTROL_P1_RSTV_TXBOUNDARY_RED2GREEN_DP2                                       0x00000000


	/**
	@defgroup       BLOCKED_PRIOMASK_DP1_P1 BLOCKED_PRIOMASK_DP1_P1
	@ingroup        Register
	@param Address  0x00001008
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
//#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P1                                                            0x00001008
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P1                                                            0x00000040
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P1_RST__VAL                                                   0x00000000

	/**
	@defgroup       BLOCKED_PRIOMASK_DP1_P1__BLOCKED_PRIORITY_DP1_11_0 BLOCKED_PRIORITY_DP1_11_0
	@ingroup        BLOCKED_PRIOMASK_DP1_P1
	@param Address  0x00001008
	@param Mask     0x00000FFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P1__MSK_BLOCKED_PRIORITY_DP1_11_0                             0x00000FFF
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P1_SHFT_BLOCKED_PRIORITY_DP1_11_0                             0
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P1_RSTV_BLOCKED_PRIORITY_DP1_11_0                             0x00000000

	/**
	@defgroup       BLOCKED_PRIOMASK_DP1_P1__BLOCKED_PRIORITY_DP1_15_14 BLOCKED_PRIORITY_DP1_15_14
	@ingroup        BLOCKED_PRIOMASK_DP1_P1
	@param Address  0x00001008
	@param Mask     0x0000C000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P1__MSK_BLOCKED_PRIORITY_DP1_15_14                            0x0000C000
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P1_SHFT_BLOCKED_PRIORITY_DP1_15_14                            14
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P1_RSTV_BLOCKED_PRIORITY_DP1_15_14                            0x00000000


	/**
	@defgroup       BLOCKED_PRIOMASK_DP1R_P1 BLOCKED_PRIOMASK_DP1R_P1
	@ingroup        Register
	@param Address  0x0000100C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
//#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P1                                                           0x0000100C
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P1                                                           0x00000044
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P1_RST__VAL                                                  0x00000000

	/**
	@defgroup       BLOCKED_PRIOMASK_DP1R_P1__BLOCKED_PRIORITY_DP1R_11_0 BLOCKED_PRIORITY_DP1R_11_0
	@ingroup        BLOCKED_PRIOMASK_DP1R_P1
	@param Address  0x0000100C
	@param Mask     0x00000FFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P1__MSK_BLOCKED_PRIORITY_DP1R_11_0                           0x00000FFF
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P1_SHFT_BLOCKED_PRIORITY_DP1R_11_0                           0
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P1_RSTV_BLOCKED_PRIORITY_DP1R_11_0                           0x00000000

	/**
	@defgroup       BLOCKED_PRIOMASK_DP1R_P1__BLOCKED_PRIORITY_DP1R_15_14 BLOCKED_PRIORITY_DP1R_15_14
	@ingroup        BLOCKED_PRIOMASK_DP1R_P1
	@param Address  0x0000100C
	@param Mask     0x0000C000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P1__MSK_BLOCKED_PRIORITY_DP1R_15_14                          0x0000C000
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P1_SHFT_BLOCKED_PRIORITY_DP1R_15_14                          14
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P1_RSTV_BLOCKED_PRIORITY_DP1R_15_14                          0x00000000


	/**
	@defgroup       BLOCKED_PRIOMASK_DP1S_P1 BLOCKED_PRIOMASK_DP1S_P1
	@ingroup        Register
	@param Address  0x00001010
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
//#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P1                                                           0x00001010
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P1                                                           0x00000048
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P1_RST__VAL                                                  0x00000000

	/**
	@defgroup       BLOCKED_PRIOMASK_DP1S_P1__BLOCKED_PRIORITY_DP1S_11_0 BLOCKED_PRIORITY_DP1S_11_0
	@ingroup        BLOCKED_PRIOMASK_DP1S_P1
	@param Address  0x00001010
	@param Mask     0x00000FFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P1__MSK_BLOCKED_PRIORITY_DP1S_11_0                           0x00000FFF
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P1_SHFT_BLOCKED_PRIORITY_DP1S_11_0                           0
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P1_RSTV_BLOCKED_PRIORITY_DP1S_11_0                           0x00000000

	/**
	@defgroup       BLOCKED_PRIOMASK_DP1S_P1__BLOCKED_PRIORITY_DP1S_15_14 BLOCKED_PRIORITY_DP1S_15_14
	@ingroup        BLOCKED_PRIOMASK_DP1S_P1
	@param Address  0x00001010
	@param Mask     0x0000C000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P1__MSK_BLOCKED_PRIORITY_DP1S_15_14                          0x0000C000
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P1_SHFT_BLOCKED_PRIORITY_DP1S_15_14                          14
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P1_RSTV_BLOCKED_PRIORITY_DP1S_15_14                          0x00000000


	/**
	@defgroup       BLOCKED_PRIOMASK_DP2_P1 BLOCKED_PRIOMASK_DP2_P1
	@ingroup        Register
	@param Address  0x00001014
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
//#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P1                                                            0x00001014
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P1                                                            0x0000004C
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P1_RST__VAL                                                   0x00000000

	/**
	@defgroup       BLOCKED_PRIOMASK_DP2_P1__BLOCKED_PRIORITY_DP2_11_0 BLOCKED_PRIORITY_DP2_11_0
	@ingroup        BLOCKED_PRIOMASK_DP2_P1
	@param Address  0x00001014
	@param Mask     0x00000FFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P1__MSK_BLOCKED_PRIORITY_DP2_11_0                             0x00000FFF
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P1_SHFT_BLOCKED_PRIORITY_DP2_11_0                             0
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P1_RSTV_BLOCKED_PRIORITY_DP2_11_0                             0x00000000

	/**
	@defgroup       BLOCKED_PRIOMASK_DP2_P1__BLOCKED_PRIORITY_DP2_15_14 BLOCKED_PRIORITY_DP2_15_14
	@ingroup        BLOCKED_PRIOMASK_DP2_P1
	@param Address  0x00001014
	@param Mask     0x0000C000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P1__MSK_BLOCKED_PRIORITY_DP2_15_14                            0x0000C000
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P1_SHFT_BLOCKED_PRIORITY_DP2_15_14                            14
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P1_RSTV_BLOCKED_PRIORITY_DP2_15_14                            0x00000000


	/**
	@defgroup       MACCONTROL_P1 MACCONTROL_P1
	@ingroup        Register
	@param Address  0x00001018
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
//#define PNIP_REG_MACCONTROL_P1                                                                      0x00001018
#define PNIP_REG_MACCONTROL_P1                                                                      0x00000050
#define PNIP_REG_MACCONTROL_P1_RST__VAL                                                             0x00000000

	/**
	@defgroup       MACCONTROL_P1__TRANSMIT_ENABLE TRANSMIT_ENABLE
	@ingroup        MACCONTROL_P1
	@param Address  0x00001018
	@param Mask     0x00000001
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_MACCONTROL_P1__MSK_TRANSMIT_ENABLE                                                 0x00000001
#define PNIP_REG_MACCONTROL_P1_SHFT_TRANSMIT_ENABLE                                                 0
#define PNIP_REG_MACCONTROL_P1_RSTV_TRANSMIT_ENABLE                                                 0x00000000

	/**
	@defgroup       MACCONTROL_P1__TRANSMIT_HALTREQUEST TRANSMIT_HALTREQUEST
	@ingroup        MACCONTROL_P1
	@param Address  0x00001018
	@param Mask     0x00000002
	@param Shift    1
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_MACCONTROL_P1__MSK_TRANSMIT_HALTREQUEST                                            0x00000002
#define PNIP_REG_MACCONTROL_P1_SHFT_TRANSMIT_HALTREQUEST                                            1
#define PNIP_REG_MACCONTROL_P1_RSTV_TRANSMIT_HALTREQUEST                                            0x00000000

	/**
	@defgroup       MACCONTROL_P1__RECEIVE_ENABLE RECEIVE_ENABLE
	@ingroup        MACCONTROL_P1
	@param Address  0x00001018
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_MACCONTROL_P1__MSK_RECEIVE_ENABLE                                                  0x00000100
#define PNIP_REG_MACCONTROL_P1_SHFT_RECEIVE_ENABLE                                                  8
#define PNIP_REG_MACCONTROL_P1_RSTV_RECEIVE_ENABLE                                                  0x00000000

	/**
	@defgroup       MACCONTROL_P1__RECEIVE_HALTREQUEST RECEIVE_HALTREQUEST
	@ingroup        MACCONTROL_P1
	@param Address  0x00001018
	@param Mask     0x00000200
	@param Shift    9
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_MACCONTROL_P1__MSK_RECEIVE_HALTREQUEST                                             0x00000200
#define PNIP_REG_MACCONTROL_P1_SHFT_RECEIVE_HALTREQUEST                                             9
#define PNIP_REG_MACCONTROL_P1_RSTV_RECEIVE_HALTREQUEST                                             0x00000000

	/**
	@defgroup       MACCONTROL_P1__BYPASS_MII_SYNC BYPASS_MII_SYNC
	@ingroup        MACCONTROL_P1
	@param Address  0x00001018
	@param Mask     0x00010000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_MACCONTROL_P1__MSK_BYPASS_MII_SYNC                                                 0x00010000
#define PNIP_REG_MACCONTROL_P1_SHFT_BYPASS_MII_SYNC                                                 16
#define PNIP_REG_MACCONTROL_P1_RSTV_BYPASS_MII_SYNC                                                 0x00000000


	/**
	@defgroup       MACSTATUS_P1 MACSTATUS_P1
	@ingroup        Register
	@param Address  0x0000101C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
//#define PNIP_REG_MACSTATUS_P1                                                                       0x0000101C
#define PNIP_REG_MACSTATUS_P1                                                                       0x00000054
#define PNIP_REG_MACSTATUS_P1_RST__VAL                                                              0x00000000

	/**
	@defgroup       MACSTATUS_P1__TRANSMIT_COMPLETION TRANSMIT_COMPLETION
	@ingroup        MACSTATUS_P1
	@param Address  0x0000101C
	@param Mask     0x00000001
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_MACSTATUS_P1__MSK_TRANSMIT_COMPLETION                                              0x00000001
#define PNIP_REG_MACSTATUS_P1_SHFT_TRANSMIT_COMPLETION                                              0
#define PNIP_REG_MACSTATUS_P1_RSTV_TRANSMIT_COMPLETION                                              0x00000000

	/**
	@defgroup       MACSTATUS_P1__GOOD_TRANSMIT GOOD_TRANSMIT
	@ingroup        MACSTATUS_P1
	@param Address  0x0000101C
	@param Mask     0x00000002
	@param Shift    1
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_MACSTATUS_P1__MSK_GOOD_TRANSMIT                                                    0x00000002
#define PNIP_REG_MACSTATUS_P1_SHFT_GOOD_TRANSMIT                                                    1
#define PNIP_REG_MACSTATUS_P1_RSTV_GOOD_TRANSMIT                                                    0x00000000

	/**
	@defgroup       MACSTATUS_P1__UNICAST_TRANSMIT UNICAST_TRANSMIT
	@ingroup        MACSTATUS_P1
	@param Address  0x0000101C
	@param Mask     0x00000004
	@param Shift    2
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_MACSTATUS_P1__MSK_UNICAST_TRANSMIT                                                 0x00000004
#define PNIP_REG_MACSTATUS_P1_SHFT_UNICAST_TRANSMIT                                                 2
#define PNIP_REG_MACSTATUS_P1_RSTV_UNICAST_TRANSMIT                                                 0x00000000

	/**
	@defgroup       MACSTATUS_P1__MULTICAST_TRANSMIT MULTICAST_TRANSMIT
	@ingroup        MACSTATUS_P1
	@param Address  0x0000101C
	@param Mask     0x00000008
	@param Shift    3
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_MACSTATUS_P1__MSK_MULTICAST_TRANSMIT                                               0x00000008
#define PNIP_REG_MACSTATUS_P1_SHFT_MULTICAST_TRANSMIT                                               3
#define PNIP_REG_MACSTATUS_P1_RSTV_MULTICAST_TRANSMIT                                               0x00000000

	/**
	@defgroup       MACSTATUS_P1__BROADCAST_TRANSMIT BROADCAST_TRANSMIT
	@ingroup        MACSTATUS_P1
	@param Address  0x0000101C
	@param Mask     0x00000010
	@param Shift    4
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_MACSTATUS_P1__MSK_BROADCAST_TRANSMIT                                               0x00000010
#define PNIP_REG_MACSTATUS_P1_SHFT_BROADCAST_TRANSMIT                                               4
#define PNIP_REG_MACSTATUS_P1_RSTV_BROADCAST_TRANSMIT                                               0x00000000

	/**
	@defgroup       MACSTATUS_P1__VLAN_TAGGED_TRANSMIT VLAN_TAGGED_TRANSMIT
	@ingroup        MACSTATUS_P1
	@param Address  0x0000101C
	@param Mask     0x00000020
	@param Shift    5
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_MACSTATUS_P1__MSK_VLAN_TAGGED_TRANSMIT                                             0x00000020
#define PNIP_REG_MACSTATUS_P1_SHFT_VLAN_TAGGED_TRANSMIT                                             5
#define PNIP_REG_MACSTATUS_P1_RSTV_VLAN_TAGGED_TRANSMIT                                             0x00000000

	/**
	@defgroup       MACSTATUS_P1__RECEIVE_COMPLETION RECEIVE_COMPLETION
	@ingroup        MACSTATUS_P1
	@param Address  0x0000101C
	@param Mask     0x00000040
	@param Shift    6
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_MACSTATUS_P1__MSK_RECEIVE_COMPLETION                                               0x00000040
#define PNIP_REG_MACSTATUS_P1_SHFT_RECEIVE_COMPLETION                                               6
#define PNIP_REG_MACSTATUS_P1_RSTV_RECEIVE_COMPLETION                                               0x00000000

	/**
	@defgroup       MACSTATUS_P1__GOOD_RECEIVE GOOD_RECEIVE
	@ingroup        MACSTATUS_P1
	@param Address  0x0000101C
	@param Mask     0x00000080
	@param Shift    7
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_MACSTATUS_P1__MSK_GOOD_RECEIVE                                                     0x00000080
#define PNIP_REG_MACSTATUS_P1_SHFT_GOOD_RECEIVE                                                     7
#define PNIP_REG_MACSTATUS_P1_RSTV_GOOD_RECEIVE                                                     0x00000000

	/**
	@defgroup       MACSTATUS_P1__CRC_ERROR CRC_ERROR
	@ingroup        MACSTATUS_P1
	@param Address  0x0000101C
	@param Mask     0x00000100
	@param Shift    8
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_MACSTATUS_P1__MSK_CRC_ERROR                                                        0x00000100
#define PNIP_REG_MACSTATUS_P1_SHFT_CRC_ERROR                                                        8
#define PNIP_REG_MACSTATUS_P1_RSTV_CRC_ERROR                                                        0x00000000

	/**
	@defgroup       MACSTATUS_P1__ALIGNMENT_ERROR ALIGNMENT_ERROR
	@ingroup        MACSTATUS_P1
	@param Address  0x0000101C
	@param Mask     0x00000200
	@param Shift    9
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_MACSTATUS_P1__MSK_ALIGNMENT_ERROR                                                  0x00000200
#define PNIP_REG_MACSTATUS_P1_SHFT_ALIGNMENT_ERROR                                                  9
#define PNIP_REG_MACSTATUS_P1_RSTV_ALIGNMENT_ERROR                                                  0x00000000

	/**
	@defgroup       MACSTATUS_P1__SHORT_ERROR SHORT_ERROR
	@ingroup        MACSTATUS_P1
	@param Address  0x0000101C
	@param Mask     0x00000400
	@param Shift    10
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_MACSTATUS_P1__MSK_SHORT_ERROR                                                      0x00000400
#define PNIP_REG_MACSTATUS_P1_SHFT_SHORT_ERROR                                                      10
#define PNIP_REG_MACSTATUS_P1_RSTV_SHORT_ERROR                                                      0x00000000

	/**
	@defgroup       MACSTATUS_P1__LONG_ERROR LONG_ERROR
	@ingroup        MACSTATUS_P1
	@param Address  0x0000101C
	@param Mask     0x00000800
	@param Shift    11
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_MACSTATUS_P1__MSK_LONG_ERROR                                                       0x00000800
#define PNIP_REG_MACSTATUS_P1_SHFT_LONG_ERROR                                                       11
#define PNIP_REG_MACSTATUS_P1_RSTV_LONG_ERROR                                                       0x00000000

	/**
	@defgroup       MACSTATUS_P1__UNICAST_RECEIVE UNICAST_RECEIVE
	@ingroup        MACSTATUS_P1
	@param Address  0x0000101C
	@param Mask     0x00001000
	@param Shift    12
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_MACSTATUS_P1__MSK_UNICAST_RECEIVE                                                  0x00001000
#define PNIP_REG_MACSTATUS_P1_SHFT_UNICAST_RECEIVE                                                  12
#define PNIP_REG_MACSTATUS_P1_RSTV_UNICAST_RECEIVE                                                  0x00000000

	/**
	@defgroup       MACSTATUS_P1__MULTICAST_RECEIVE MULTICAST_RECEIVE
	@ingroup        MACSTATUS_P1
	@param Address  0x0000101C
	@param Mask     0x00002000
	@param Shift    13
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_MACSTATUS_P1__MSK_MULTICAST_RECEIVE                                                0x00002000
#define PNIP_REG_MACSTATUS_P1_SHFT_MULTICAST_RECEIVE                                                13
#define PNIP_REG_MACSTATUS_P1_RSTV_MULTICAST_RECEIVE                                                0x00000000

	/**
	@defgroup       MACSTATUS_P1__BROADCAST_RECEIVE BROADCAST_RECEIVE
	@ingroup        MACSTATUS_P1
	@param Address  0x0000101C
	@param Mask     0x00004000
	@param Shift    14
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_MACSTATUS_P1__MSK_BROADCAST_RECEIVE                                                0x00004000
#define PNIP_REG_MACSTATUS_P1_SHFT_BROADCAST_RECEIVE                                                14
#define PNIP_REG_MACSTATUS_P1_RSTV_BROADCAST_RECEIVE                                                0x00000000

	/**
	@defgroup       MACSTATUS_P1__VLAN_TAGGED_RECEIVE VLAN_TAGGED_RECEIVE
	@ingroup        MACSTATUS_P1
	@param Address  0x0000101C
	@param Mask     0x00008000
	@param Shift    15
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_MACSTATUS_P1__MSK_VLAN_TAGGED_RECEIVE                                              0x00008000
#define PNIP_REG_MACSTATUS_P1_SHFT_VLAN_TAGGED_RECEIVE                                              15
#define PNIP_REG_MACSTATUS_P1_RSTV_VLAN_TAGGED_RECEIVE                                              0x00000000


	/**
	@defgroup       MACERRORSTATUS_P1 MACERRORSTATUS_P1
	@ingroup        Register
	@param Address  0x00001020
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
//#define PNIP_REG_MACERRORSTATUS_P1                                                                  0x00001020
#define PNIP_REG_MACERRORSTATUS_P1                                                                  0x00000058
#define PNIP_REG_MACERRORSTATUS_P1_RST__VAL                                                         0x00000000

	/**
	@defgroup       MACERRORSTATUS_P1__MACRBUFFEROVERFLOWERR MACRBUFFEROVERFLOWERR
	@ingroup        MACERRORSTATUS_P1
	@param Address  0x00001020
	@param Mask     0x00000001
	@param Shift    0
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_MACERRORSTATUS_P1__MSK_MACRBUFFEROVERFLOWERR                                       0x00000001
#define PNIP_REG_MACERRORSTATUS_P1_SHFT_MACRBUFFEROVERFLOWERR                                       0
#define PNIP_REG_MACERRORSTATUS_P1_RSTV_MACRBUFFEROVERFLOWERR                                       0x00000000

	/**
	@defgroup       MACERRORSTATUS_P1__MACRBUFFERUNDERFLOWERR MACRBUFFERUNDERFLOWERR
	@ingroup        MACERRORSTATUS_P1
	@param Address  0x00001020
	@param Mask     0x00000002
	@param Shift    1
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_MACERRORSTATUS_P1__MSK_MACRBUFFERUNDERFLOWERR                                      0x00000002
#define PNIP_REG_MACERRORSTATUS_P1_SHFT_MACRBUFFERUNDERFLOWERR                                      1
#define PNIP_REG_MACERRORSTATUS_P1_RSTV_MACRBUFFERUNDERFLOWERR                                      0x00000000

	/**
	@defgroup       MACERRORSTATUS_P1__MACRCRCDOUBLECHECKERR MACRCRCDOUBLECHECKERR
	@ingroup        MACERRORSTATUS_P1
	@param Address  0x00001020
	@param Mask     0x00000004
	@param Shift    2
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_MACERRORSTATUS_P1__MSK_MACRCRCDOUBLECHECKERR                                       0x00000004
#define PNIP_REG_MACERRORSTATUS_P1_SHFT_MACRCRCDOUBLECHECKERR                                       2
#define PNIP_REG_MACERRORSTATUS_P1_RSTV_MACRCRCDOUBLECHECKERR                                       0x00000000

	/**
	@defgroup       MACERRORSTATUS_P1__MACRFRAMEGAPERR MACRFRAMEGAPERR
	@ingroup        MACERRORSTATUS_P1
	@param Address  0x00001020
	@param Mask     0x00000008
	@param Shift    3
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_MACERRORSTATUS_P1__MSK_MACRFRAMEGAPERR                                             0x00000008
#define PNIP_REG_MACERRORSTATUS_P1_SHFT_MACRFRAMEGAPERR                                             3
#define PNIP_REG_MACERRORSTATUS_P1_RSTV_MACRFRAMEGAPERR                                             0x00000000

	/**
	@defgroup       MACERRORSTATUS_P1__MACRBUFFERDISCARD MACRBUFFERDISCARD
	@ingroup        MACERRORSTATUS_P1
	@param Address  0x00001020
	@param Mask     0x00000010
	@param Shift    4
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_MACERRORSTATUS_P1__MSK_MACRBUFFERDISCARD                                           0x00000010
#define PNIP_REG_MACERRORSTATUS_P1_SHFT_MACRBUFFERDISCARD                                           4
#define PNIP_REG_MACERRORSTATUS_P1_RSTV_MACRBUFFERDISCARD                                           0x00000000

	/**
	@defgroup       MACERRORSTATUS_P1__MACRFRAMEOVERFLOWERR MACRFRAMEOVERFLOWERR
	@ingroup        MACERRORSTATUS_P1
	@param Address  0x00001020
	@param Mask     0x00000020
	@param Shift    5
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_MACERRORSTATUS_P1__MSK_MACRFRAMEOVERFLOWERR                                        0x00000020
#define PNIP_REG_MACERRORSTATUS_P1_SHFT_MACRFRAMEOVERFLOWERR                                        5
#define PNIP_REG_MACERRORSTATUS_P1_RSTV_MACRFRAMEOVERFLOWERR                                        0x00000000

	/**
	@defgroup       MACERRORSTATUS_P1__MACRTORXQCTRLERR MACRTORXQCTRLERR
	@ingroup        MACERRORSTATUS_P1
	@param Address  0x00001020
	@param Mask     0x00000040
	@param Shift    6
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_MACERRORSTATUS_P1__MSK_MACRTORXQCTRLERR                                            0x00000040
#define PNIP_REG_MACERRORSTATUS_P1_SHFT_MACRTORXQCTRLERR                                            6
#define PNIP_REG_MACERRORSTATUS_P1_RSTV_MACRTORXQCTRLERR                                            0x00000000

	/**
	@defgroup       MACERRORSTATUS_P1__MACTBUFFEROVERFLOWERR MACTBUFFEROVERFLOWERR
	@ingroup        MACERRORSTATUS_P1
	@param Address  0x00001020
	@param Mask     0x00000100
	@param Shift    8
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_MACERRORSTATUS_P1__MSK_MACTBUFFEROVERFLOWERR                                       0x00000100
#define PNIP_REG_MACERRORSTATUS_P1_SHFT_MACTBUFFEROVERFLOWERR                                       8
#define PNIP_REG_MACERRORSTATUS_P1_RSTV_MACTBUFFEROVERFLOWERR                                       0x00000000

	/**
	@defgroup       MACERRORSTATUS_P1__MACTBUFFERUNDERFLOWERR MACTBUFFERUNDERFLOWERR
	@ingroup        MACERRORSTATUS_P1
	@param Address  0x00001020
	@param Mask     0x00000200
	@param Shift    9
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_MACERRORSTATUS_P1__MSK_MACTBUFFERUNDERFLOWERR                                      0x00000200
#define PNIP_REG_MACERRORSTATUS_P1_SHFT_MACTBUFFERUNDERFLOWERR                                      9
#define PNIP_REG_MACERRORSTATUS_P1_RSTV_MACTBUFFERUNDERFLOWERR                                      0x00000000

	/**
	@defgroup       MACERRORSTATUS_P1__MACTCRCDOUBLECHECKERR MACTCRCDOUBLECHECKERR
	@ingroup        MACERRORSTATUS_P1
	@param Address  0x00001020
	@param Mask     0x00000400
	@param Shift    10
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_MACERRORSTATUS_P1__MSK_MACTCRCDOUBLECHECKERR                                       0x00000400
#define PNIP_REG_MACERRORSTATUS_P1_SHFT_MACTCRCDOUBLECHECKERR                                       10
#define PNIP_REG_MACERRORSTATUS_P1_RSTV_MACTCRCDOUBLECHECKERR                                       0x00000000

	/**
	@defgroup       MACERRORSTATUS_P1__MACTCLOCKERR MACTCLOCKERR
	@ingroup        MACERRORSTATUS_P1
	@param Address  0x00001020
	@param Mask     0x00000800
	@param Shift    11
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_MACERRORSTATUS_P1__MSK_MACTCLOCKERR                                                0x00000800
#define PNIP_REG_MACERRORSTATUS_P1_SHFT_MACTCLOCKERR                                                11
#define PNIP_REG_MACERRORSTATUS_P1_RSTV_MACTCLOCKERR                                                0x00000000

	/**
	@defgroup       MACERRORSTATUS_P1__MACTCLOCKDRIFTERR MACTCLOCKDRIFTERR
	@ingroup        MACERRORSTATUS_P1
	@param Address  0x00001020
	@param Mask     0x00001000
	@param Shift    12
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_MACERRORSTATUS_P1__MSK_MACTCLOCKDRIFTERR                                           0x00001000
#define PNIP_REG_MACERRORSTATUS_P1_SHFT_MACTCLOCKDRIFTERR                                           12
#define PNIP_REG_MACERRORSTATUS_P1_RSTV_MACTCLOCKDRIFTERR                                           0x00000000


	/**
	@defgroup       PREAMBLELENGTH_P1 PREAMBLELENGTH_P1
	@ingroup        Register
	@param Address  0x0000102C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
//#define PNIP_REG_PREAMBLELENGTH_P1                                                                  0x0000102C
#define PNIP_REG_PREAMBLELENGTH_P1                                                                  0x0000005C
#define PNIP_REG_PREAMBLELENGTH_P1_RST__VAL                                                         0x00070007

	/**
	@defgroup       PREAMBLELENGTH_P1__TXD_LENGTH_100M TXD_LENGTH_100M
	@ingroup        PREAMBLELENGTH_P1
	@param Address  0x0000102C
	@param Mask     0x00000007
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000007
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PREAMBLELENGTH_P1__MSK_TXD_LENGTH_100M                                             0x00000007
#define PNIP_REG_PREAMBLELENGTH_P1_SHFT_TXD_LENGTH_100M                                             0
#define PNIP_REG_PREAMBLELENGTH_P1_RSTV_TXD_LENGTH_100M                                             0x00000007

	/**
	@defgroup       PREAMBLELENGTH_P1__RXD_MINLENGTH_100M RXD_MINLENGTH_100M
	@ingroup        PREAMBLELENGTH_P1
	@param Address  0x0000102C
	@param Mask     0x00000700
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PREAMBLELENGTH_P1__MSK_RXD_MINLENGTH_100M                                          0x00000700
#define PNIP_REG_PREAMBLELENGTH_P1_SHFT_RXD_MINLENGTH_100M                                          8
#define PNIP_REG_PREAMBLELENGTH_P1_RSTV_RXD_MINLENGTH_100M                                          0x00000000

	/**
	@defgroup       PREAMBLELENGTH_P1__TXD_LENGTH_1G TXD_LENGTH_1G
	@ingroup        PREAMBLELENGTH_P1
	@param Address  0x0000102C
	@param Mask     0x00070000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000007
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PREAMBLELENGTH_P1__MSK_TXD_LENGTH_1G                                               0x00070000
#define PNIP_REG_PREAMBLELENGTH_P1_SHFT_TXD_LENGTH_1G                                               16
#define PNIP_REG_PREAMBLELENGTH_P1_RSTV_TXD_LENGTH_1G                                               0x00000007

	/**
	@defgroup       PREAMBLELENGTH_P1__RXD_MINLENGTH_1G RXD_MINLENGTH_1G
	@ingroup        PREAMBLELENGTH_P1
	@param Address  0x0000102C
	@param Mask     0x07000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PREAMBLELENGTH_P1__MSK_RXD_MINLENGTH_1G                                            0x07000000
#define PNIP_REG_PREAMBLELENGTH_P1_SHFT_RXD_MINLENGTH_1G                                            24
#define PNIP_REG_PREAMBLELENGTH_P1_RSTV_RXD_MINLENGTH_1G                                            0x00000000


	/**
	@defgroup       IRT_DELAYTIME_P1 IRT_DELAYTIME_P1
	@ingroup        Register
	@param Address  0x0000103C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
//#define PNIP_REG_IRT_DELAYTIME_P1                                                                   0x0000103C
#define PNIP_REG_IRT_DELAYTIME_P1                                                                   0x00000060
#define PNIP_REG_IRT_DELAYTIME_P1_RST__VAL                                                          0x00000000

	/**
	@defgroup       IRT_DELAYTIME_P1__DELAY_TIME DELAY_TIME
	@ingroup        IRT_DELAYTIME_P1
	@param Address  0x0000103C
	@param Mask     0x0003FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_IRT_DELAYTIME_P1__MSK_DELAY_TIME                                                   0x0003FFFF
#define PNIP_REG_IRT_DELAYTIME_P1_SHFT_DELAY_TIME                                                   0
#define PNIP_REG_IRT_DELAYTIME_P1_RSTV_DELAY_TIME                                                   0x00000000

	/**
	@defgroup       IRT_DELAYTIME_P1__DELAY_MODE DELAY_MODE
	@ingroup        IRT_DELAYTIME_P1
	@param Address  0x0000103C
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_R2_REG_IRT_DELAYTIME_P1__MSK_DELAY_MODE                                                0x80000000
#define PNIP_R2_REG_IRT_DELAYTIME_P1_SHFT_DELAY_MODE                                                31
#define PNIP_R2_REG_IRT_DELAYTIME_P1_RSTV_DELAY_MODE                                                0x00000000


	/**
	@defgroup       IRT_DELAYSTATUS_0_P1 IRT_DELAYSTATUS_0_P1
	@ingroup        Register
	@param Address  0x00001040
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
//#define PNIP_REG_IRT_DELAYSTATUS_0_P1                                                               0x00001040
#define PNIP_REG_IRT_DELAYSTATUS_0_P1                                                               0x00000064
#define PNIP_REG_IRT_DELAYSTATUS_0_P1_RST__VAL                                                      0x00000000

	/**
	@defgroup       IRT_DELAYSTATUS_0_P1__FRAMEID FRAMEID
	@ingroup        IRT_DELAYSTATUS_0_P1
	@param Address  0x00001040
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_IRT_DELAYSTATUS_0_P1__MSK_FRAMEID                                                  0x0000FFFF
#define PNIP_REG_IRT_DELAYSTATUS_0_P1_SHFT_FRAMEID                                                  0
#define PNIP_REG_IRT_DELAYSTATUS_0_P1_RSTV_FRAMEID                                                  0x00000000

	/**
	@defgroup       IRT_DELAYSTATUS_0_P1__ETHERTYPE ETHERTYPE
	@ingroup        IRT_DELAYSTATUS_0_P1
	@param Address  0x00001040
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_IRT_DELAYSTATUS_0_P1__MSK_ETHERTYPE                                                0xFFFF0000
#define PNIP_REG_IRT_DELAYSTATUS_0_P1_SHFT_ETHERTYPE                                                16
#define PNIP_REG_IRT_DELAYSTATUS_0_P1_RSTV_ETHERTYPE                                                0x00000000


	/**
	@defgroup       IRT_DELAYSTATUS_1_P1 IRT_DELAYSTATUS_1_P1
	@ingroup        Register
	@param Address  0x00001044
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
//#define PNIP_REG_IRT_DELAYSTATUS_1_P1                                                               0x00001044
#define PNIP_REG_IRT_DELAYSTATUS_1_P1                                                               0x00000068
#define PNIP_REG_IRT_DELAYSTATUS_1_P1_RST__VAL                                                      0x00000000

	/**
	@defgroup       IRT_DELAYSTATUS_1_P1__TXTIME TXTIME
	@ingroup        IRT_DELAYSTATUS_1_P1
	@param Address  0x00001044
	@param Mask     0x1FFFFFFF
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_IRT_DELAYSTATUS_1_P1__MSK_TXTIME                                                   0x1FFFFFFF
#define PNIP_REG_IRT_DELAYSTATUS_1_P1_SHFT_TXTIME                                                   0
#define PNIP_REG_IRT_DELAYSTATUS_1_P1_RSTV_TXTIME                                                   0x00000000

	/**
	@defgroup       IRT_DELAYSTATUS_1_P1__SOURCE SOURCE
	@ingroup        IRT_DELAYSTATUS_1_P1
	@param Address  0x00001044
	@param Mask     0x20000000
	@param Shift    29
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_IRT_DELAYSTATUS_1_P1__MSK_SOURCE                                                   0x20000000
#define PNIP_REG_IRT_DELAYSTATUS_1_P1_SHFT_SOURCE                                                   29
#define PNIP_REG_IRT_DELAYSTATUS_1_P1_RSTV_SOURCE                                                   0x00000000

	/**
	@defgroup       IRT_DELAYSTATUS_1_P1__TIMEBASE TIMEBASE
	@ingroup        IRT_DELAYSTATUS_1_P1
	@param Address  0x00001044
	@param Mask     0x40000000
	@param Shift    30
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_IRT_DELAYSTATUS_1_P1__MSK_TIMEBASE                                                 0x40000000
#define PNIP_REG_IRT_DELAYSTATUS_1_P1_SHFT_TIMEBASE                                                 30
#define PNIP_REG_IRT_DELAYSTATUS_1_P1_RSTV_TIMEBASE                                                 0x00000000

	/**
	@defgroup       IRT_DELAYSTATUS_1_P1__BUSY BUSY
	@ingroup        IRT_DELAYSTATUS_1_P1
	@param Address  0x00001044
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_IRT_DELAYSTATUS_1_P1__MSK_BUSY                                                     0x80000000
#define PNIP_REG_IRT_DELAYSTATUS_1_P1_SHFT_BUSY                                                     31
#define PNIP_REG_IRT_DELAYSTATUS_1_P1_RSTV_BUSY                                                     0x00000000


	/**
	@defgroup       API_FORWARDINGMODE_P1 API_FORWARDINGMODE_P1
	@ingroup        Register
	@param Address  0x00001048
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
//#define PNIP_REG_API_FORWARDINGMODE_P1                                                              0x00001048
#define PNIP_REG_API_FORWARDINGMODE_P1                                                              0x0000006C
#define PNIP_REG_API_FORWARDINGMODE_P1_RST__VAL                                                     0x0000CFFF

	/**
	@defgroup       API_FORWARDINGMODE_P1__API_FWMODE API_FWMODE
	@ingroup        API_FORWARDINGMODE_P1
	@param Address  0x00001048
	@param Mask     0x00000FFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000FFF
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_API_FORWARDINGMODE_P1__MSK_API_FWMODE                                              0x00000FFF
#define PNIP_REG_API_FORWARDINGMODE_P1_SHFT_API_FWMODE                                              0
#define PNIP_REG_API_FORWARDINGMODE_P1_RSTV_API_FWMODE                                              0x00000FFF

	/**
	@defgroup       API_FORWARDINGMODE_P1__API_FWMODE_14 API_FWMODE_14
	@ingroup        API_FORWARDINGMODE_P1
	@param Address  0x00001048
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_API_FORWARDINGMODE_P1__MSK_API_FWMODE_14                                           0x00004000
#define PNIP_REG_API_FORWARDINGMODE_P1_SHFT_API_FWMODE_14                                           14
#define PNIP_REG_API_FORWARDINGMODE_P1_RSTV_API_FWMODE_14                                           0x00000001

	/**
	@defgroup       API_FORWARDINGMODE_P1__API_FWMODE_15 API_FWMODE_15
	@ingroup        API_FORWARDINGMODE_P1
	@param Address  0x00001048
	@param Mask     0x00008000
	@param Shift    15
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_API_FORWARDINGMODE_P1__MSK_API_FWMODE_15                                           0x00008000
#define PNIP_REG_API_FORWARDINGMODE_P1_SHFT_API_FWMODE_15                                           15
#define PNIP_REG_API_FORWARDINGMODE_P1_RSTV_API_FWMODE_15                                           0x00000001


	/**
	@defgroup       TXFRAMELENGTH_P1 TXFRAMELENGTH_P1
	@ingroup        Register
	@param Address  0x00001054
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
//#define PNIP_REG_TXFRAMELENGTH_P1                                                                   0x00001054
#define PNIP_REG_TXFRAMELENGTH_P1                                                                   0x00000070
#define PNIP_REG_TXFRAMELENGTH_P1_RST__VAL                                                          0x000005FC

	/**
	@defgroup       TXFRAMELENGTH_P1__TXFRAMELENGTH TXFRAMELENGTH
	@ingroup        TXFRAMELENGTH_P1
	@param Address  0x00001054
	@param Mask     0x000007FF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x000005FC
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_TXFRAMELENGTH_P1__MSK_TXFRAMELENGTH                                                0x000007FF
#define PNIP_REG_TXFRAMELENGTH_P1_SHFT_TXFRAMELENGTH                                                0
#define PNIP_REG_TXFRAMELENGTH_P1_RSTV_TXFRAMELENGTH                                                0x000005FC


	/**
	@defgroup       PORTCONTROL_P2 PORTCONTROL_P2
	@ingroup        Register
	@param Address  0x00002000
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
//#define PNIP_REG_PORTCONTROL_P2                                                                     0x00002000
#define PNIP_REG_PORTCONTROL_P2                                                                     0x00000074
#define PNIP_REG_PORTCONTROL_P2_RST__VAL                                                            0x00000044

	/**
	@defgroup       PORTCONTROL_P2__TRANSFERRATE TRANSFERRATE
	@ingroup        PORTCONTROL_P2
	@param Address  0x00002000
	@param Mask     0x00000001
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PORTCONTROL_P2__MSK_TRANSFERRATE                                                   0x00000001
#define PNIP_REG_PORTCONTROL_P2_SHFT_TRANSFERRATE                                                   0
#define PNIP_REG_PORTCONTROL_P2_RSTV_TRANSFERRATE                                                   0x00000000

	/**
	@defgroup       PORTCONTROL_P2__FORWARDING_MODE FORWARDING_MODE
	@ingroup        PORTCONTROL_P2
	@param Address  0x00002000
	@param Mask     0x00000002
	@param Shift    1
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PORTCONTROL_P2__MSK_FORWARDING_MODE                                                0x00000002
#define PNIP_REG_PORTCONTROL_P2_SHFT_FORWARDING_MODE                                                1
#define PNIP_REG_PORTCONTROL_P2_RSTV_FORWARDING_MODE                                                0x00000000

	/**
	@defgroup       PORTCONTROL_P2__RXD_FRAGMENTATION RXD_FRAGMENTATION
	@ingroup        PORTCONTROL_P2
	@param Address  0x00002000
	@param Mask     0x00000004
	@param Shift    2
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PORTCONTROL_P2__MSK_RXD_FRAGMENTATION                                              0x00000004
#define PNIP_REG_PORTCONTROL_P2_SHFT_RXD_FRAGMENTATION                                              2
#define PNIP_REG_PORTCONTROL_P2_RSTV_RXD_FRAGMENTATION                                              0x00000001

	/**
	@defgroup       PORTCONTROL_P2__TXD_FRAGMENTATION TXD_FRAGMENTATION
	@ingroup        PORTCONTROL_P2
	@param Address  0x00002000
	@param Mask     0x00000008
	@param Shift    3
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PORTCONTROL_P2__MSK_TXD_FRAGMENTATION                                              0x00000008
#define PNIP_REG_PORTCONTROL_P2_SHFT_TXD_FRAGMENTATION                                              3
#define PNIP_REG_PORTCONTROL_P2_RSTV_TXD_FRAGMENTATION                                              0x00000000

	/**
	@defgroup       PORTCONTROL_P2__FASTFORWARDING FASTFORWARDING
	@ingroup        PORTCONTROL_P2
	@param Address  0x00002000
	@param Mask     0x00000010
	@param Shift    4
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == 1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_R1_REG_PORTCONTROL_P2__MSK_FASTFORWARDING                                              0x00000010
#define PNIP_R1_REG_PORTCONTROL_P2_SHFT_FASTFORWARDING                                              4
#define PNIP_R1_REG_PORTCONTROL_P2_RSTV_FASTFORWARDING                                              0x00000000

	/**
	@defgroup       PORTCONTROL_P2__PTCP_FWD_MODE PTCP_FWD_MODE
	@ingroup        PORTCONTROL_P2
	@param Address  0x00002000
	@param Mask     0x00000010
	@param Shift    4
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_R3_REG_PORTCONTROL_P2__MSK_PTCP_FWD_MODE                                               0x00000010
#define PNIP_R3_REG_PORTCONTROL_P2_SHFT_PTCP_FWD_MODE                                               4
#define PNIP_R3_REG_PORTCONTROL_P2_RSTV_PTCP_FWD_MODE                                               0x00000000

	/**
	@defgroup       PORTCONTROL_P2__PTCP_FWD_DELAY PTCP_FWD_DELAY
	@ingroup        PORTCONTROL_P2
	@param Address  0x00002000
	@param Mask     0x00000020
	@param Shift    5
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PORTCONTROL_P2__MSK_PTCP_FWD_DELAY                                                 0x00000020
#define PNIP_REG_PORTCONTROL_P2_SHFT_PTCP_FWD_DELAY                                                 5
#define PNIP_REG_PORTCONTROL_P2_RSTV_PTCP_FWD_DELAY                                                 0x00000000

	/**
	@defgroup       PORTCONTROL_P2__PTCP_FWD_ENABLE PTCP_FWD_ENABLE
	@ingroup        PORTCONTROL_P2
	@param Address  0x00002000
	@param Mask     0x00000040
	@param Shift    6
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PORTCONTROL_P2__MSK_PTCP_FWD_ENABLE                                                0x00000040
#define PNIP_REG_PORTCONTROL_P2_SHFT_PTCP_FWD_ENABLE                                                6
#define PNIP_REG_PORTCONTROL_P2_RSTV_PTCP_FWD_ENABLE                                                0x00000001

	/**
	@defgroup       PORTCONTROL_P2__TX_REDGUARD_DP2 TX_REDGUARD_DP2
	@ingroup        PORTCONTROL_P2
	@param Address  0x00002000
	@param Mask     0x00000080
	@param Shift    7
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PORTCONTROL_P2__MSK_TX_REDGUARD_DP2                                                0x00000080
#define PNIP_REG_PORTCONTROL_P2_SHFT_TX_REDGUARD_DP2                                                7
#define PNIP_REG_PORTCONTROL_P2_RSTV_TX_REDGUARD_DP2                                                0x00000000

	/**
	@defgroup       PORTCONTROL_P2__SUPERFASTFORWARDING SUPERFASTFORWARDING
	@ingroup        PORTCONTROL_P2
	@param Address  0x00002000
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PORTCONTROL_P2__MSK_SUPERFASTFORWARDING                                            0x00000100
#define PNIP_REG_PORTCONTROL_P2_SHFT_SUPERFASTFORWARDING                                            8
#define PNIP_REG_PORTCONTROL_P2_RSTV_SUPERFASTFORWARDING                                            0x00000000

	/**
	@defgroup       PORTCONTROL_P2__RGMII RGMII
	@ingroup        PORTCONTROL_P2
	@param Address  0x00002000
	@param Mask     0x00000200
	@param Shift    9
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_R3_REG_PORTCONTROL_P2__MSK_RGMII                                                       0x00000200
#define PNIP_R3_REG_PORTCONTROL_P2_SHFT_RGMII                                                       9
#define PNIP_R3_REG_PORTCONTROL_P2_RSTV_RGMII                                                       0x00000000

	/**
	@defgroup       PORTCONTROL_P2__OB_SFCRC_DISABLE OB_SFCRC_DISABLE
	@ingroup        PORTCONTROL_P2
	@param Address  0x00002000
	@param Mask     0x00000400
	@param Shift    10
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_R3_REG_PORTCONTROL_P2__MSK_OB_SFCRC_DISABLE                                            0x00000400
#define PNIP_R3_REG_PORTCONTROL_P2_SHFT_OB_SFCRC_DISABLE                                            10
#define PNIP_R3_REG_PORTCONTROL_P2_RSTV_OB_SFCRC_DISABLE                                            0x00000000

	/**
	@defgroup       PORTCONTROL_P2__PORT_RECEIVER_ENABLE PORT_RECEIVER_ENABLE
	@ingroup        PORTCONTROL_P2
	@param Address  0x00002000
	@param Mask     0x00000800
	@param Shift    11
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_R3_REG_PORTCONTROL_P2__MSK_PORT_RECEIVER_ENABLE                                        0x00000800
#define PNIP_R3_REG_PORTCONTROL_P2_SHFT_PORT_RECEIVER_ENABLE                                        11
#define PNIP_R3_REG_PORTCONTROL_P2_RSTV_PORT_RECEIVER_ENABLE                                        0x00000000

	/**
	@defgroup       PORTCONTROL_P2__DISABLE_MACTXERR DISABLE_MACTXERR
	@ingroup        PORTCONTROL_P2
	@param Address  0x00002000
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PORTCONTROL_P2__MSK_DISABLE_MACTXERR                                               0x80000000
#define PNIP_REG_PORTCONTROL_P2_SHFT_DISABLE_MACTXERR                                               31
#define PNIP_REG_PORTCONTROL_P2_RSTV_DISABLE_MACTXERR                                               0x00000000


	/**
	@defgroup       FLOWCONTROL_P2 FLOWCONTROL_P2
	@ingroup        Register
	@param Address  0x00002004
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
//#define PNIP_REG_FLOWCONTROL_P2                                                                     0x00002004
#define PNIP_REG_FLOWCONTROL_P2                                                                     0x00000078
#define PNIP_REG_FLOWCONTROL_P2_RST__VAL                                                            0x00000001

	/**
	@defgroup       FLOWCONTROL_P2__DISABLEPORT DISABLEPORT
	@ingroup        FLOWCONTROL_P2
	@param Address  0x00002004
	@param Mask     0x00000001
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_FLOWCONTROL_P2__MSK_DISABLEPORT                                                    0x00000001
#define PNIP_REG_FLOWCONTROL_P2_SHFT_DISABLEPORT                                                    0
#define PNIP_REG_FLOWCONTROL_P2_RSTV_DISABLEPORT                                                    0x00000001

	/**
	@defgroup       FLOWCONTROL_P2__RXBOUNDARY_DP1_R RXBOUNDARY_DP1_R
	@ingroup        FLOWCONTROL_P2
	@param Address  0x00002004
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_FLOWCONTROL_P2__MSK_RXBOUNDARY_DP1_R                                               0x00000100
#define PNIP_REG_FLOWCONTROL_P2_SHFT_RXBOUNDARY_DP1_R                                               8
#define PNIP_REG_FLOWCONTROL_P2_RSTV_RXBOUNDARY_DP1_R                                               0x00000000

	/**
	@defgroup       FLOWCONTROL_P2__TXBOUNDARY_DP1_R TXBOUNDARY_DP1_R
	@ingroup        FLOWCONTROL_P2
	@param Address  0x00002004
	@param Mask     0x00000200
	@param Shift    9
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_FLOWCONTROL_P2__MSK_TXBOUNDARY_DP1_R                                               0x00000200
#define PNIP_REG_FLOWCONTROL_P2_SHFT_TXBOUNDARY_DP1_R                                               9
#define PNIP_REG_FLOWCONTROL_P2_RSTV_TXBOUNDARY_DP1_R                                               0x00000000

	/**
	@defgroup       FLOWCONTROL_P2__RTHIGHBOUNDARY_DP1_R RTHIGHBOUNDARY_DP1_R
	@ingroup        FLOWCONTROL_P2
	@param Address  0x00002004
	@param Mask     0x00000400
	@param Shift    10
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_FLOWCONTROL_P2__MSK_RTHIGHBOUNDARY_DP1_R                                           0x00000400
#define PNIP_REG_FLOWCONTROL_P2_SHFT_RTHIGHBOUNDARY_DP1_R                                           10
#define PNIP_REG_FLOWCONTROL_P2_RSTV_RTHIGHBOUNDARY_DP1_R                                           0x00000000

	/**
	@defgroup       FLOWCONTROL_P2__RTLOWBOUNDARY_DP1_R RTLOWBOUNDARY_DP1_R
	@ingroup        FLOWCONTROL_P2
	@param Address  0x00002004
	@param Mask     0x00000800
	@param Shift    11
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_FLOWCONTROL_P2__MSK_RTLOWBOUNDARY_DP1_R                                            0x00000800
#define PNIP_REG_FLOWCONTROL_P2_SHFT_RTLOWBOUNDARY_DP1_R                                            11
#define PNIP_REG_FLOWCONTROL_P2_RSTV_RTLOWBOUNDARY_DP1_R                                            0x00000000

	/**
	@defgroup       FLOWCONTROL_P2__RXBOUNDARY_DP1S RXBOUNDARY_DP1S
	@ingroup        FLOWCONTROL_P2
	@param Address  0x00002004
	@param Mask     0x00010000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_FLOWCONTROL_P2__MSK_RXBOUNDARY_DP1S                                                0x00010000
#define PNIP_REG_FLOWCONTROL_P2_SHFT_RXBOUNDARY_DP1S                                                16
#define PNIP_REG_FLOWCONTROL_P2_RSTV_RXBOUNDARY_DP1S                                                0x00000000

	/**
	@defgroup       FLOWCONTROL_P2__TXBOUNDARY_DP1S TXBOUNDARY_DP1S
	@ingroup        FLOWCONTROL_P2
	@param Address  0x00002004
	@param Mask     0x00020000
	@param Shift    17
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_FLOWCONTROL_P2__MSK_TXBOUNDARY_DP1S                                                0x00020000
#define PNIP_REG_FLOWCONTROL_P2_SHFT_TXBOUNDARY_DP1S                                                17
#define PNIP_REG_FLOWCONTROL_P2_RSTV_TXBOUNDARY_DP1S                                                0x00000000

	/**
	@defgroup       FLOWCONTROL_P2__RTHIGHBOUNDARY_DP1S RTHIGHBOUNDARY_DP1S
	@ingroup        FLOWCONTROL_P2
	@param Address  0x00002004
	@param Mask     0x00040000
	@param Shift    18
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_FLOWCONTROL_P2__MSK_RTHIGHBOUNDARY_DP1S                                            0x00040000
#define PNIP_REG_FLOWCONTROL_P2_SHFT_RTHIGHBOUNDARY_DP1S                                            18
#define PNIP_REG_FLOWCONTROL_P2_RSTV_RTHIGHBOUNDARY_DP1S                                            0x00000000

	/**
	@defgroup       FLOWCONTROL_P2__RTLOWBOUNDARY_DP1S RTLOWBOUNDARY_DP1S
	@ingroup        FLOWCONTROL_P2
	@param Address  0x00002004
	@param Mask     0x00080000
	@param Shift    19
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_FLOWCONTROL_P2__MSK_RTLOWBOUNDARY_DP1S                                             0x00080000
#define PNIP_REG_FLOWCONTROL_P2_SHFT_RTLOWBOUNDARY_DP1S                                             19
#define PNIP_REG_FLOWCONTROL_P2_RSTV_RTLOWBOUNDARY_DP1S                                             0x00000000

	/**
	@defgroup       FLOWCONTROL_P2__RXBOUNDARY_DP2 RXBOUNDARY_DP2
	@ingroup        FLOWCONTROL_P2
	@param Address  0x00002004
	@param Mask     0x01000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_FLOWCONTROL_P2__MSK_RXBOUNDARY_DP2                                                 0x01000000
#define PNIP_REG_FLOWCONTROL_P2_SHFT_RXBOUNDARY_DP2                                                 24
#define PNIP_REG_FLOWCONTROL_P2_RSTV_RXBOUNDARY_DP2                                                 0x00000000

	/**
	@defgroup       FLOWCONTROL_P2__TXBOUNDARY_DP2 TXBOUNDARY_DP2
	@ingroup        FLOWCONTROL_P2
	@param Address  0x00002004
	@param Mask     0x02000000
	@param Shift    25
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_FLOWCONTROL_P2__MSK_TXBOUNDARY_DP2                                                 0x02000000
#define PNIP_REG_FLOWCONTROL_P2_SHFT_TXBOUNDARY_DP2                                                 25
#define PNIP_REG_FLOWCONTROL_P2_RSTV_TXBOUNDARY_DP2                                                 0x00000000

	/**
	@defgroup       FLOWCONTROL_P2__TXBOUNDARY_RED2GREEN_DP2 TXBOUNDARY_RED2GREEN_DP2
	@ingroup        FLOWCONTROL_P2
	@param Address  0x00002004
	@param Mask     0x04000000
	@param Shift    26
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_FLOWCONTROL_P2__MSK_TXBOUNDARY_RED2GREEN_DP2                                       0x04000000
#define PNIP_REG_FLOWCONTROL_P2_SHFT_TXBOUNDARY_RED2GREEN_DP2                                       26
#define PNIP_REG_FLOWCONTROL_P2_RSTV_TXBOUNDARY_RED2GREEN_DP2                                       0x00000000


	/**
	@defgroup       BLOCKED_PRIOMASK_DP1_P2 BLOCKED_PRIOMASK_DP1_P2
	@ingroup        Register
	@param Address  0x00002008
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
//#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P2                                                            0x00002008
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P2                                                            0x0000007C
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P2_RST__VAL                                                   0x00000000

	/**
	@defgroup       BLOCKED_PRIOMASK_DP1_P2__BLOCKED_PRIORITY_DP1_11_0 BLOCKED_PRIORITY_DP1_11_0
	@ingroup        BLOCKED_PRIOMASK_DP1_P2
	@param Address  0x00002008
	@param Mask     0x00000FFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P2__MSK_BLOCKED_PRIORITY_DP1_11_0                             0x00000FFF
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P2_SHFT_BLOCKED_PRIORITY_DP1_11_0                             0
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P2_RSTV_BLOCKED_PRIORITY_DP1_11_0                             0x00000000

	/**
	@defgroup       BLOCKED_PRIOMASK_DP1_P2__BLOCKED_PRIORITY_DP1_15_14 BLOCKED_PRIORITY_DP1_15_14
	@ingroup        BLOCKED_PRIOMASK_DP1_P2
	@param Address  0x00002008
	@param Mask     0x0000C000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P2__MSK_BLOCKED_PRIORITY_DP1_15_14                            0x0000C000
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P2_SHFT_BLOCKED_PRIORITY_DP1_15_14                            14
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P2_RSTV_BLOCKED_PRIORITY_DP1_15_14                            0x00000000


	/**
	@defgroup       BLOCKED_PRIOMASK_DP1R_P2 BLOCKED_PRIOMASK_DP1R_P2
	@ingroup        Register
	@param Address  0x0000200C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
//#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P2                                                           0x0000200C
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P2                                                           0x00000080
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P2_RST__VAL                                                  0x00000000

	/**
	@defgroup       BLOCKED_PRIOMASK_DP1R_P2__BLOCKED_PRIORITY_DP1R_11_0 BLOCKED_PRIORITY_DP1R_11_0
	@ingroup        BLOCKED_PRIOMASK_DP1R_P2
	@param Address  0x0000200C
	@param Mask     0x00000FFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P2__MSK_BLOCKED_PRIORITY_DP1R_11_0                           0x00000FFF
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P2_SHFT_BLOCKED_PRIORITY_DP1R_11_0                           0
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P2_RSTV_BLOCKED_PRIORITY_DP1R_11_0                           0x00000000

	/**
	@defgroup       BLOCKED_PRIOMASK_DP1R_P2__BLOCKED_PRIORITY_DP1R_15_14 BLOCKED_PRIORITY_DP1R_15_14
	@ingroup        BLOCKED_PRIOMASK_DP1R_P2
	@param Address  0x0000200C
	@param Mask     0x0000C000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P2__MSK_BLOCKED_PRIORITY_DP1R_15_14                          0x0000C000
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P2_SHFT_BLOCKED_PRIORITY_DP1R_15_14                          14
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P2_RSTV_BLOCKED_PRIORITY_DP1R_15_14                          0x00000000


	/**
	@defgroup       BLOCKED_PRIOMASK_DP1S_P2 BLOCKED_PRIOMASK_DP1S_P2
	@ingroup        Register
	@param Address  0x00002010
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
//#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P2                                                           0x00002010
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P2                                                           0x00000084
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P2_RST__VAL                                                  0x00000000

	/**
	@defgroup       BLOCKED_PRIOMASK_DP1S_P2__BLOCKED_PRIORITY_DP1S_11_0 BLOCKED_PRIORITY_DP1S_11_0
	@ingroup        BLOCKED_PRIOMASK_DP1S_P2
	@param Address  0x00002010
	@param Mask     0x00000FFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P2__MSK_BLOCKED_PRIORITY_DP1S_11_0                           0x00000FFF
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P2_SHFT_BLOCKED_PRIORITY_DP1S_11_0                           0
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P2_RSTV_BLOCKED_PRIORITY_DP1S_11_0                           0x00000000

	/**
	@defgroup       BLOCKED_PRIOMASK_DP1S_P2__BLOCKED_PRIORITY_DP1S_15_14 BLOCKED_PRIORITY_DP1S_15_14
	@ingroup        BLOCKED_PRIOMASK_DP1S_P2
	@param Address  0x00002010
	@param Mask     0x0000C000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P2__MSK_BLOCKED_PRIORITY_DP1S_15_14                          0x0000C000
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P2_SHFT_BLOCKED_PRIORITY_DP1S_15_14                          14
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P2_RSTV_BLOCKED_PRIORITY_DP1S_15_14                          0x00000000


	/**
	@defgroup       BLOCKED_PRIOMASK_DP2_P2 BLOCKED_PRIOMASK_DP2_P2
	@ingroup        Register
	@param Address  0x00002014
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
//#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P2                                                            0x00002014
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P2                                                            0x00000088
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P2_RST__VAL                                                   0x00000000

	/**
	@defgroup       BLOCKED_PRIOMASK_DP2_P2__BLOCKED_PRIORITY_DP2_11_0 BLOCKED_PRIORITY_DP2_11_0
	@ingroup        BLOCKED_PRIOMASK_DP2_P2
	@param Address  0x00002014
	@param Mask     0x00000FFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P2__MSK_BLOCKED_PRIORITY_DP2_11_0                             0x00000FFF
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P2_SHFT_BLOCKED_PRIORITY_DP2_11_0                             0
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P2_RSTV_BLOCKED_PRIORITY_DP2_11_0                             0x00000000

	/**
	@defgroup       BLOCKED_PRIOMASK_DP2_P2__BLOCKED_PRIORITY_DP2_15_14 BLOCKED_PRIORITY_DP2_15_14
	@ingroup        BLOCKED_PRIOMASK_DP2_P2
	@param Address  0x00002014
	@param Mask     0x0000C000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P2__MSK_BLOCKED_PRIORITY_DP2_15_14                            0x0000C000
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P2_SHFT_BLOCKED_PRIORITY_DP2_15_14                            14
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P2_RSTV_BLOCKED_PRIORITY_DP2_15_14                            0x00000000


	/**
	@defgroup       MACCONTROL_P2 MACCONTROL_P2
	@ingroup        Register
	@param Address  0x00002018
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
//#define PNIP_REG_MACCONTROL_P2                                                                      0x00002018
#define PNIP_REG_MACCONTROL_P2                                                                      0x0000008C
#define PNIP_REG_MACCONTROL_P2_RST__VAL                                                             0x00000000

	/**
	@defgroup       MACCONTROL_P2__TRANSMIT_ENABLE TRANSMIT_ENABLE
	@ingroup        MACCONTROL_P2
	@param Address  0x00002018
	@param Mask     0x00000001
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_MACCONTROL_P2__MSK_TRANSMIT_ENABLE                                                 0x00000001
#define PNIP_REG_MACCONTROL_P2_SHFT_TRANSMIT_ENABLE                                                 0
#define PNIP_REG_MACCONTROL_P2_RSTV_TRANSMIT_ENABLE                                                 0x00000000

	/**
	@defgroup       MACCONTROL_P2__TRANSMIT_HALTREQUEST TRANSMIT_HALTREQUEST
	@ingroup        MACCONTROL_P2
	@param Address  0x00002018
	@param Mask     0x00000002
	@param Shift    1
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_MACCONTROL_P2__MSK_TRANSMIT_HALTREQUEST                                            0x00000002
#define PNIP_REG_MACCONTROL_P2_SHFT_TRANSMIT_HALTREQUEST                                            1
#define PNIP_REG_MACCONTROL_P2_RSTV_TRANSMIT_HALTREQUEST                                            0x00000000

	/**
	@defgroup       MACCONTROL_P2__RECEIVE_ENABLE RECEIVE_ENABLE
	@ingroup        MACCONTROL_P2
	@param Address  0x00002018
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_MACCONTROL_P2__MSK_RECEIVE_ENABLE                                                  0x00000100
#define PNIP_REG_MACCONTROL_P2_SHFT_RECEIVE_ENABLE                                                  8
#define PNIP_REG_MACCONTROL_P2_RSTV_RECEIVE_ENABLE                                                  0x00000000

	/**
	@defgroup       MACCONTROL_P2__RECEIVE_HALTREQUEST RECEIVE_HALTREQUEST
	@ingroup        MACCONTROL_P2
	@param Address  0x00002018
	@param Mask     0x00000200
	@param Shift    9
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_MACCONTROL_P2__MSK_RECEIVE_HALTREQUEST                                             0x00000200
#define PNIP_REG_MACCONTROL_P2_SHFT_RECEIVE_HALTREQUEST                                             9
#define PNIP_REG_MACCONTROL_P2_RSTV_RECEIVE_HALTREQUEST                                             0x00000000

	/**
	@defgroup       MACCONTROL_P2__BYPASS_MII_SYNC BYPASS_MII_SYNC
	@ingroup        MACCONTROL_P2
	@param Address  0x00002018
	@param Mask     0x00010000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_MACCONTROL_P2__MSK_BYPASS_MII_SYNC                                                 0x00010000
#define PNIP_REG_MACCONTROL_P2_SHFT_BYPASS_MII_SYNC                                                 16
#define PNIP_REG_MACCONTROL_P2_RSTV_BYPASS_MII_SYNC                                                 0x00000000


	/**
	@defgroup       MACSTATUS_P2 MACSTATUS_P2
	@ingroup        Register
	@param Address  0x0000201C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
//#define PNIP_REG_MACSTATUS_P2                                                                       0x0000201C
#define PNIP_REG_MACSTATUS_P2                                                                       0x00000090
#define PNIP_REG_MACSTATUS_P2_RST__VAL                                                              0x00000000

	/**
	@defgroup       MACSTATUS_P2__TRANSMIT_COMPLETION TRANSMIT_COMPLETION
	@ingroup        MACSTATUS_P2
	@param Address  0x0000201C
	@param Mask     0x00000001
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_MACSTATUS_P2__MSK_TRANSMIT_COMPLETION                                              0x00000001
#define PNIP_REG_MACSTATUS_P2_SHFT_TRANSMIT_COMPLETION                                              0
#define PNIP_REG_MACSTATUS_P2_RSTV_TRANSMIT_COMPLETION                                              0x00000000

	/**
	@defgroup       MACSTATUS_P2__GOOD_TRANSMIT GOOD_TRANSMIT
	@ingroup        MACSTATUS_P2
	@param Address  0x0000201C
	@param Mask     0x00000002
	@param Shift    1
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_MACSTATUS_P2__MSK_GOOD_TRANSMIT                                                    0x00000002
#define PNIP_REG_MACSTATUS_P2_SHFT_GOOD_TRANSMIT                                                    1
#define PNIP_REG_MACSTATUS_P2_RSTV_GOOD_TRANSMIT                                                    0x00000000

	/**
	@defgroup       MACSTATUS_P2__UNICAST_TRANSMIT UNICAST_TRANSMIT
	@ingroup        MACSTATUS_P2
	@param Address  0x0000201C
	@param Mask     0x00000004
	@param Shift    2
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_MACSTATUS_P2__MSK_UNICAST_TRANSMIT                                                 0x00000004
#define PNIP_REG_MACSTATUS_P2_SHFT_UNICAST_TRANSMIT                                                 2
#define PNIP_REG_MACSTATUS_P2_RSTV_UNICAST_TRANSMIT                                                 0x00000000

	/**
	@defgroup       MACSTATUS_P2__MULTICAST_TRANSMIT MULTICAST_TRANSMIT
	@ingroup        MACSTATUS_P2
	@param Address  0x0000201C
	@param Mask     0x00000008
	@param Shift    3
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_MACSTATUS_P2__MSK_MULTICAST_TRANSMIT                                               0x00000008
#define PNIP_REG_MACSTATUS_P2_SHFT_MULTICAST_TRANSMIT                                               3
#define PNIP_REG_MACSTATUS_P2_RSTV_MULTICAST_TRANSMIT                                               0x00000000

	/**
	@defgroup       MACSTATUS_P2__BROADCAST_TRANSMIT BROADCAST_TRANSMIT
	@ingroup        MACSTATUS_P2
	@param Address  0x0000201C
	@param Mask     0x00000010
	@param Shift    4
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_MACSTATUS_P2__MSK_BROADCAST_TRANSMIT                                               0x00000010
#define PNIP_REG_MACSTATUS_P2_SHFT_BROADCAST_TRANSMIT                                               4
#define PNIP_REG_MACSTATUS_P2_RSTV_BROADCAST_TRANSMIT                                               0x00000000

	/**
	@defgroup       MACSTATUS_P2__VLAN_TAGGED_TRANSMIT VLAN_TAGGED_TRANSMIT
	@ingroup        MACSTATUS_P2
	@param Address  0x0000201C
	@param Mask     0x00000020
	@param Shift    5
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_MACSTATUS_P2__MSK_VLAN_TAGGED_TRANSMIT                                             0x00000020
#define PNIP_REG_MACSTATUS_P2_SHFT_VLAN_TAGGED_TRANSMIT                                             5
#define PNIP_REG_MACSTATUS_P2_RSTV_VLAN_TAGGED_TRANSMIT                                             0x00000000

	/**
	@defgroup       MACSTATUS_P2__RECEIVE_COMPLETION RECEIVE_COMPLETION
	@ingroup        MACSTATUS_P2
	@param Address  0x0000201C
	@param Mask     0x00000040
	@param Shift    6
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_MACSTATUS_P2__MSK_RECEIVE_COMPLETION                                               0x00000040
#define PNIP_REG_MACSTATUS_P2_SHFT_RECEIVE_COMPLETION                                               6
#define PNIP_REG_MACSTATUS_P2_RSTV_RECEIVE_COMPLETION                                               0x00000000

	/**
	@defgroup       MACSTATUS_P2__GOOD_RECEIVE GOOD_RECEIVE
	@ingroup        MACSTATUS_P2
	@param Address  0x0000201C
	@param Mask     0x00000080
	@param Shift    7
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_MACSTATUS_P2__MSK_GOOD_RECEIVE                                                     0x00000080
#define PNIP_REG_MACSTATUS_P2_SHFT_GOOD_RECEIVE                                                     7
#define PNIP_REG_MACSTATUS_P2_RSTV_GOOD_RECEIVE                                                     0x00000000

	/**
	@defgroup       MACSTATUS_P2__CRC_ERROR CRC_ERROR
	@ingroup        MACSTATUS_P2
	@param Address  0x0000201C
	@param Mask     0x00000100
	@param Shift    8
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_MACSTATUS_P2__MSK_CRC_ERROR                                                        0x00000100
#define PNIP_REG_MACSTATUS_P2_SHFT_CRC_ERROR                                                        8
#define PNIP_REG_MACSTATUS_P2_RSTV_CRC_ERROR                                                        0x00000000

	/**
	@defgroup       MACSTATUS_P2__ALIGNMENT_ERROR ALIGNMENT_ERROR
	@ingroup        MACSTATUS_P2
	@param Address  0x0000201C
	@param Mask     0x00000200
	@param Shift    9
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_MACSTATUS_P2__MSK_ALIGNMENT_ERROR                                                  0x00000200
#define PNIP_REG_MACSTATUS_P2_SHFT_ALIGNMENT_ERROR                                                  9
#define PNIP_REG_MACSTATUS_P2_RSTV_ALIGNMENT_ERROR                                                  0x00000000

	/**
	@defgroup       MACSTATUS_P2__SHORT_ERROR SHORT_ERROR
	@ingroup        MACSTATUS_P2
	@param Address  0x0000201C
	@param Mask     0x00000400
	@param Shift    10
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_MACSTATUS_P2__MSK_SHORT_ERROR                                                      0x00000400
#define PNIP_REG_MACSTATUS_P2_SHFT_SHORT_ERROR                                                      10
#define PNIP_REG_MACSTATUS_P2_RSTV_SHORT_ERROR                                                      0x00000000

	/**
	@defgroup       MACSTATUS_P2__LONG_ERROR LONG_ERROR
	@ingroup        MACSTATUS_P2
	@param Address  0x0000201C
	@param Mask     0x00000800
	@param Shift    11
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_MACSTATUS_P2__MSK_LONG_ERROR                                                       0x00000800
#define PNIP_REG_MACSTATUS_P2_SHFT_LONG_ERROR                                                       11
#define PNIP_REG_MACSTATUS_P2_RSTV_LONG_ERROR                                                       0x00000000

	/**
	@defgroup       MACSTATUS_P2__UNICAST_RECEIVE UNICAST_RECEIVE
	@ingroup        MACSTATUS_P2
	@param Address  0x0000201C
	@param Mask     0x00001000
	@param Shift    12
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_MACSTATUS_P2__MSK_UNICAST_RECEIVE                                                  0x00001000
#define PNIP_REG_MACSTATUS_P2_SHFT_UNICAST_RECEIVE                                                  12
#define PNIP_REG_MACSTATUS_P2_RSTV_UNICAST_RECEIVE                                                  0x00000000

	/**
	@defgroup       MACSTATUS_P2__MULTICAST_RECEIVE MULTICAST_RECEIVE
	@ingroup        MACSTATUS_P2
	@param Address  0x0000201C
	@param Mask     0x00002000
	@param Shift    13
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_MACSTATUS_P2__MSK_MULTICAST_RECEIVE                                                0x00002000
#define PNIP_REG_MACSTATUS_P2_SHFT_MULTICAST_RECEIVE                                                13
#define PNIP_REG_MACSTATUS_P2_RSTV_MULTICAST_RECEIVE                                                0x00000000

	/**
	@defgroup       MACSTATUS_P2__BROADCAST_RECEIVE BROADCAST_RECEIVE
	@ingroup        MACSTATUS_P2
	@param Address  0x0000201C
	@param Mask     0x00004000
	@param Shift    14
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_MACSTATUS_P2__MSK_BROADCAST_RECEIVE                                                0x00004000
#define PNIP_REG_MACSTATUS_P2_SHFT_BROADCAST_RECEIVE                                                14
#define PNIP_REG_MACSTATUS_P2_RSTV_BROADCAST_RECEIVE                                                0x00000000

	/**
	@defgroup       MACSTATUS_P2__VLAN_TAGGED_RECEIVE VLAN_TAGGED_RECEIVE
	@ingroup        MACSTATUS_P2
	@param Address  0x0000201C
	@param Mask     0x00008000
	@param Shift    15
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_MACSTATUS_P2__MSK_VLAN_TAGGED_RECEIVE                                              0x00008000
#define PNIP_REG_MACSTATUS_P2_SHFT_VLAN_TAGGED_RECEIVE                                              15
#define PNIP_REG_MACSTATUS_P2_RSTV_VLAN_TAGGED_RECEIVE                                              0x00000000


	/**
	@defgroup       MACERRORSTATUS_P2 MACERRORSTATUS_P2
	@ingroup        Register
	@param Address  0x00002020
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
//#define PNIP_REG_MACERRORSTATUS_P2                                                                  0x00002020
#define PNIP_REG_MACERRORSTATUS_P2                                                                  0x00000094
#define PNIP_REG_MACERRORSTATUS_P2_RST__VAL                                                         0x00000000

	/**
	@defgroup       MACERRORSTATUS_P2__MACRBUFFEROVERFLOWERR MACRBUFFEROVERFLOWERR
	@ingroup        MACERRORSTATUS_P2
	@param Address  0x00002020
	@param Mask     0x00000001
	@param Shift    0
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_MACERRORSTATUS_P2__MSK_MACRBUFFEROVERFLOWERR                                       0x00000001
#define PNIP_REG_MACERRORSTATUS_P2_SHFT_MACRBUFFEROVERFLOWERR                                       0
#define PNIP_REG_MACERRORSTATUS_P2_RSTV_MACRBUFFEROVERFLOWERR                                       0x00000000

	/**
	@defgroup       MACERRORSTATUS_P2__MACRBUFFERUNDERFLOWERR MACRBUFFERUNDERFLOWERR
	@ingroup        MACERRORSTATUS_P2
	@param Address  0x00002020
	@param Mask     0x00000002
	@param Shift    1
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_MACERRORSTATUS_P2__MSK_MACRBUFFERUNDERFLOWERR                                      0x00000002
#define PNIP_REG_MACERRORSTATUS_P2_SHFT_MACRBUFFERUNDERFLOWERR                                      1
#define PNIP_REG_MACERRORSTATUS_P2_RSTV_MACRBUFFERUNDERFLOWERR                                      0x00000000

	/**
	@defgroup       MACERRORSTATUS_P2__MACRCRCDOUBLECHECKERR MACRCRCDOUBLECHECKERR
	@ingroup        MACERRORSTATUS_P2
	@param Address  0x00002020
	@param Mask     0x00000004
	@param Shift    2
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_MACERRORSTATUS_P2__MSK_MACRCRCDOUBLECHECKERR                                       0x00000004
#define PNIP_REG_MACERRORSTATUS_P2_SHFT_MACRCRCDOUBLECHECKERR                                       2
#define PNIP_REG_MACERRORSTATUS_P2_RSTV_MACRCRCDOUBLECHECKERR                                       0x00000000

	/**
	@defgroup       MACERRORSTATUS_P2__MACRFRAMEGAPERR MACRFRAMEGAPERR
	@ingroup        MACERRORSTATUS_P2
	@param Address  0x00002020
	@param Mask     0x00000008
	@param Shift    3
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_MACERRORSTATUS_P2__MSK_MACRFRAMEGAPERR                                             0x00000008
#define PNIP_REG_MACERRORSTATUS_P2_SHFT_MACRFRAMEGAPERR                                             3
#define PNIP_REG_MACERRORSTATUS_P2_RSTV_MACRFRAMEGAPERR                                             0x00000000

	/**
	@defgroup       MACERRORSTATUS_P2__MACRBUFFERDISCARD MACRBUFFERDISCARD
	@ingroup        MACERRORSTATUS_P2
	@param Address  0x00002020
	@param Mask     0x00000010
	@param Shift    4
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_MACERRORSTATUS_P2__MSK_MACRBUFFERDISCARD                                           0x00000010
#define PNIP_REG_MACERRORSTATUS_P2_SHFT_MACRBUFFERDISCARD                                           4
#define PNIP_REG_MACERRORSTATUS_P2_RSTV_MACRBUFFERDISCARD                                           0x00000000

	/**
	@defgroup       MACERRORSTATUS_P2__MACRFRAMEOVERFLOWERR MACRFRAMEOVERFLOWERR
	@ingroup        MACERRORSTATUS_P2
	@param Address  0x00002020
	@param Mask     0x00000020
	@param Shift    5
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_MACERRORSTATUS_P2__MSK_MACRFRAMEOVERFLOWERR                                        0x00000020
#define PNIP_REG_MACERRORSTATUS_P2_SHFT_MACRFRAMEOVERFLOWERR                                        5
#define PNIP_REG_MACERRORSTATUS_P2_RSTV_MACRFRAMEOVERFLOWERR                                        0x00000000

	/**
	@defgroup       MACERRORSTATUS_P2__MACRTORXQCTRLERR MACRTORXQCTRLERR
	@ingroup        MACERRORSTATUS_P2
	@param Address  0x00002020
	@param Mask     0x00000040
	@param Shift    6
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_MACERRORSTATUS_P2__MSK_MACRTORXQCTRLERR                                            0x00000040
#define PNIP_REG_MACERRORSTATUS_P2_SHFT_MACRTORXQCTRLERR                                            6
#define PNIP_REG_MACERRORSTATUS_P2_RSTV_MACRTORXQCTRLERR                                            0x00000000

	/**
	@defgroup       MACERRORSTATUS_P2__MACTBUFFEROVERFLOWERR MACTBUFFEROVERFLOWERR
	@ingroup        MACERRORSTATUS_P2
	@param Address  0x00002020
	@param Mask     0x00000100
	@param Shift    8
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_MACERRORSTATUS_P2__MSK_MACTBUFFEROVERFLOWERR                                       0x00000100
#define PNIP_REG_MACERRORSTATUS_P2_SHFT_MACTBUFFEROVERFLOWERR                                       8
#define PNIP_REG_MACERRORSTATUS_P2_RSTV_MACTBUFFEROVERFLOWERR                                       0x00000000

	/**
	@defgroup       MACERRORSTATUS_P2__MACTBUFFERUNDERFLOWERR MACTBUFFERUNDERFLOWERR
	@ingroup        MACERRORSTATUS_P2
	@param Address  0x00002020
	@param Mask     0x00000200
	@param Shift    9
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_MACERRORSTATUS_P2__MSK_MACTBUFFERUNDERFLOWERR                                      0x00000200
#define PNIP_REG_MACERRORSTATUS_P2_SHFT_MACTBUFFERUNDERFLOWERR                                      9
#define PNIP_REG_MACERRORSTATUS_P2_RSTV_MACTBUFFERUNDERFLOWERR                                      0x00000000

	/**
	@defgroup       MACERRORSTATUS_P2__MACTCRCDOUBLECHECKERR MACTCRCDOUBLECHECKERR
	@ingroup        MACERRORSTATUS_P2
	@param Address  0x00002020
	@param Mask     0x00000400
	@param Shift    10
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_MACERRORSTATUS_P2__MSK_MACTCRCDOUBLECHECKERR                                       0x00000400
#define PNIP_REG_MACERRORSTATUS_P2_SHFT_MACTCRCDOUBLECHECKERR                                       10
#define PNIP_REG_MACERRORSTATUS_P2_RSTV_MACTCRCDOUBLECHECKERR                                       0x00000000

	/**
	@defgroup       MACERRORSTATUS_P2__MACTCLOCKERR MACTCLOCKERR
	@ingroup        MACERRORSTATUS_P2
	@param Address  0x00002020
	@param Mask     0x00000800
	@param Shift    11
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_MACERRORSTATUS_P2__MSK_MACTCLOCKERR                                                0x00000800
#define PNIP_REG_MACERRORSTATUS_P2_SHFT_MACTCLOCKERR                                                11
#define PNIP_REG_MACERRORSTATUS_P2_RSTV_MACTCLOCKERR                                                0x00000000

	/**
	@defgroup       MACERRORSTATUS_P2__MACTCLOCKDRIFTERR MACTCLOCKDRIFTERR
	@ingroup        MACERRORSTATUS_P2
	@param Address  0x00002020
	@param Mask     0x00001000
	@param Shift    12
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_MACERRORSTATUS_P2__MSK_MACTCLOCKDRIFTERR                                           0x00001000
#define PNIP_REG_MACERRORSTATUS_P2_SHFT_MACTCLOCKDRIFTERR                                           12
#define PNIP_REG_MACERRORSTATUS_P2_RSTV_MACTCLOCKDRIFTERR                                           0x00000000


	/**
	@defgroup       PREAMBLELENGTH_P2 PREAMBLELENGTH_P2
	@ingroup        Register
	@param Address  0x0000202C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
//#define PNIP_REG_PREAMBLELENGTH_P2                                                                  0x0000202C
#define PNIP_REG_PREAMBLELENGTH_P2                                                                  0x00000098
#define PNIP_REG_PREAMBLELENGTH_P2_RST__VAL                                                         0x00070007

	/**
	@defgroup       PREAMBLELENGTH_P2__TXD_LENGTH_100M TXD_LENGTH_100M
	@ingroup        PREAMBLELENGTH_P2
	@param Address  0x0000202C
	@param Mask     0x00000007
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000007
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PREAMBLELENGTH_P2__MSK_TXD_LENGTH_100M                                             0x00000007
#define PNIP_REG_PREAMBLELENGTH_P2_SHFT_TXD_LENGTH_100M                                             0
#define PNIP_REG_PREAMBLELENGTH_P2_RSTV_TXD_LENGTH_100M                                             0x00000007

	/**
	@defgroup       PREAMBLELENGTH_P2__RXD_MINLENGTH_100M RXD_MINLENGTH_100M
	@ingroup        PREAMBLELENGTH_P2
	@param Address  0x0000202C
	@param Mask     0x00000700
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PREAMBLELENGTH_P2__MSK_RXD_MINLENGTH_100M                                          0x00000700
#define PNIP_REG_PREAMBLELENGTH_P2_SHFT_RXD_MINLENGTH_100M                                          8
#define PNIP_REG_PREAMBLELENGTH_P2_RSTV_RXD_MINLENGTH_100M                                          0x00000000

	/**
	@defgroup       PREAMBLELENGTH_P2__TXD_LENGTH_1G TXD_LENGTH_1G
	@ingroup        PREAMBLELENGTH_P2
	@param Address  0x0000202C
	@param Mask     0x00070000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000007
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PREAMBLELENGTH_P2__MSK_TXD_LENGTH_1G                                               0x00070000
#define PNIP_REG_PREAMBLELENGTH_P2_SHFT_TXD_LENGTH_1G                                               16
#define PNIP_REG_PREAMBLELENGTH_P2_RSTV_TXD_LENGTH_1G                                               0x00000007

	/**
	@defgroup       PREAMBLELENGTH_P2__RXD_MINLENGTH_1G RXD_MINLENGTH_1G
	@ingroup        PREAMBLELENGTH_P2
	@param Address  0x0000202C
	@param Mask     0x07000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PREAMBLELENGTH_P2__MSK_RXD_MINLENGTH_1G                                            0x07000000
#define PNIP_REG_PREAMBLELENGTH_P2_SHFT_RXD_MINLENGTH_1G                                            24
#define PNIP_REG_PREAMBLELENGTH_P2_RSTV_RXD_MINLENGTH_1G                                            0x00000000


	/**
	@defgroup       IRT_DELAYTIME_P2 IRT_DELAYTIME_P2
	@ingroup        Register
	@param Address  0x0000203C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
//#define PNIP_REG_IRT_DELAYTIME_P2                                                                   0x0000203C
#define PNIP_REG_IRT_DELAYTIME_P2                                                                   0x0000009C
#define PNIP_REG_IRT_DELAYTIME_P2_RST__VAL                                                          0x00000000

	/**
	@defgroup       IRT_DELAYTIME_P2__DELAY_TIME DELAY_TIME
	@ingroup        IRT_DELAYTIME_P2
	@param Address  0x0000203C
	@param Mask     0x0003FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_IRT_DELAYTIME_P2__MSK_DELAY_TIME                                                   0x0003FFFF
#define PNIP_REG_IRT_DELAYTIME_P2_SHFT_DELAY_TIME                                                   0
#define PNIP_REG_IRT_DELAYTIME_P2_RSTV_DELAY_TIME                                                   0x00000000

	/**
	@defgroup       IRT_DELAYTIME_P2__DELAY_MODE DELAY_MODE
	@ingroup        IRT_DELAYTIME_P2
	@param Address  0x0000203C
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_R2_REG_IRT_DELAYTIME_P2__MSK_DELAY_MODE                                                0x80000000
#define PNIP_R2_REG_IRT_DELAYTIME_P2_SHFT_DELAY_MODE                                                31
#define PNIP_R2_REG_IRT_DELAYTIME_P2_RSTV_DELAY_MODE                                                0x00000000


	/**
	@defgroup       IRT_DELAYSTATUS_0_P2 IRT_DELAYSTATUS_0_P2
	@ingroup        Register
	@param Address  0x00002040
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
//#define PNIP_REG_IRT_DELAYSTATUS_0_P2                                                               0x00002040
#define PNIP_REG_IRT_DELAYSTATUS_0_P2                                                               0x000000A0
#define PNIP_REG_IRT_DELAYSTATUS_0_P2_RST__VAL                                                      0x00000000

	/**
	@defgroup       IRT_DELAYSTATUS_0_P2__FRAMEID FRAMEID
	@ingroup        IRT_DELAYSTATUS_0_P2
	@param Address  0x00002040
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_IRT_DELAYSTATUS_0_P2__MSK_FRAMEID                                                  0x0000FFFF
#define PNIP_REG_IRT_DELAYSTATUS_0_P2_SHFT_FRAMEID                                                  0
#define PNIP_REG_IRT_DELAYSTATUS_0_P2_RSTV_FRAMEID                                                  0x00000000

	/**
	@defgroup       IRT_DELAYSTATUS_0_P2__ETHERTYPE ETHERTYPE
	@ingroup        IRT_DELAYSTATUS_0_P2
	@param Address  0x00002040
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_IRT_DELAYSTATUS_0_P2__MSK_ETHERTYPE                                                0xFFFF0000
#define PNIP_REG_IRT_DELAYSTATUS_0_P2_SHFT_ETHERTYPE                                                16
#define PNIP_REG_IRT_DELAYSTATUS_0_P2_RSTV_ETHERTYPE                                                0x00000000


	/**
	@defgroup       IRT_DELAYSTATUS_1_P2 IRT_DELAYSTATUS_1_P2
	@ingroup        Register
	@param Address  0x00002044
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
//#define PNIP_REG_IRT_DELAYSTATUS_1_P2                                                               0x00002044
#define PNIP_REG_IRT_DELAYSTATUS_1_P2                                                               0x000000A4
#define PNIP_REG_IRT_DELAYSTATUS_1_P2_RST__VAL                                                      0x00000000

	/**
	@defgroup       IRT_DELAYSTATUS_1_P2__TXTIME TXTIME
	@ingroup        IRT_DELAYSTATUS_1_P2
	@param Address  0x00002044
	@param Mask     0x1FFFFFFF
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_IRT_DELAYSTATUS_1_P2__MSK_TXTIME                                                   0x1FFFFFFF
#define PNIP_REG_IRT_DELAYSTATUS_1_P2_SHFT_TXTIME                                                   0
#define PNIP_REG_IRT_DELAYSTATUS_1_P2_RSTV_TXTIME                                                   0x00000000

	/**
	@defgroup       IRT_DELAYSTATUS_1_P2__SOURCE SOURCE
	@ingroup        IRT_DELAYSTATUS_1_P2
	@param Address  0x00002044
	@param Mask     0x20000000
	@param Shift    29
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_IRT_DELAYSTATUS_1_P2__MSK_SOURCE                                                   0x20000000
#define PNIP_REG_IRT_DELAYSTATUS_1_P2_SHFT_SOURCE                                                   29
#define PNIP_REG_IRT_DELAYSTATUS_1_P2_RSTV_SOURCE                                                   0x00000000

	/**
	@defgroup       IRT_DELAYSTATUS_1_P2__TIMEBASE TIMEBASE
	@ingroup        IRT_DELAYSTATUS_1_P2
	@param Address  0x00002044
	@param Mask     0x40000000
	@param Shift    30
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_IRT_DELAYSTATUS_1_P2__MSK_TIMEBASE                                                 0x40000000
#define PNIP_REG_IRT_DELAYSTATUS_1_P2_SHFT_TIMEBASE                                                 30
#define PNIP_REG_IRT_DELAYSTATUS_1_P2_RSTV_TIMEBASE                                                 0x00000000

	/**
	@defgroup       IRT_DELAYSTATUS_1_P2__BUSY BUSY
	@ingroup        IRT_DELAYSTATUS_1_P2
	@param Address  0x00002044
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_IRT_DELAYSTATUS_1_P2__MSK_BUSY                                                     0x80000000
#define PNIP_REG_IRT_DELAYSTATUS_1_P2_SHFT_BUSY                                                     31
#define PNIP_REG_IRT_DELAYSTATUS_1_P2_RSTV_BUSY                                                     0x00000000


	/**
	@defgroup       API_FORWARDINGMODE_P2 API_FORWARDINGMODE_P2
	@ingroup        Register
	@param Address  0x00002048
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
//#define PNIP_REG_API_FORWARDINGMODE_P2                                                              0x00002048
#define PNIP_REG_API_FORWARDINGMODE_P2                                                              0x000000A8
#define PNIP_REG_API_FORWARDINGMODE_P2_RST__VAL                                                     0x0000CFFF

	/**
	@defgroup       API_FORWARDINGMODE_P2__API_FWMODE API_FWMODE
	@ingroup        API_FORWARDINGMODE_P2
	@param Address  0x00002048
	@param Mask     0x00000FFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000FFF
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_API_FORWARDINGMODE_P2__MSK_API_FWMODE                                              0x00000FFF
#define PNIP_REG_API_FORWARDINGMODE_P2_SHFT_API_FWMODE                                              0
#define PNIP_REG_API_FORWARDINGMODE_P2_RSTV_API_FWMODE                                              0x00000FFF

	/**
	@defgroup       API_FORWARDINGMODE_P2__API_FWMODE_14 API_FWMODE_14
	@ingroup        API_FORWARDINGMODE_P2
	@param Address  0x00002048
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_API_FORWARDINGMODE_P2__MSK_API_FWMODE_14                                           0x00004000
#define PNIP_REG_API_FORWARDINGMODE_P2_SHFT_API_FWMODE_14                                           14
#define PNIP_REG_API_FORWARDINGMODE_P2_RSTV_API_FWMODE_14                                           0x00000001

	/**
	@defgroup       API_FORWARDINGMODE_P2__API_FWMODE_15 API_FWMODE_15
	@ingroup        API_FORWARDINGMODE_P2
	@param Address  0x00002048
	@param Mask     0x00008000
	@param Shift    15
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_API_FORWARDINGMODE_P2__MSK_API_FWMODE_15                                           0x00008000
#define PNIP_REG_API_FORWARDINGMODE_P2_SHFT_API_FWMODE_15                                           15
#define PNIP_REG_API_FORWARDINGMODE_P2_RSTV_API_FWMODE_15                                           0x00000001


	/**
	@defgroup       TXFRAMELENGTH_P2 TXFRAMELENGTH_P2
	@ingroup        Register
	@param Address  0x00002054
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
//#define PNIP_REG_TXFRAMELENGTH_P2                                                                   0x00002054
#define PNIP_REG_TXFRAMELENGTH_P2                                                                   0x000000AC
#define PNIP_REG_TXFRAMELENGTH_P2_RST__VAL                                                          0x000005FC

	/**
	@defgroup       TXFRAMELENGTH_P2__TXFRAMELENGTH TXFRAMELENGTH
	@ingroup        TXFRAMELENGTH_P2
	@param Address  0x00002054
	@param Mask     0x000007FF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x000005FC
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_TXFRAMELENGTH_P2__MSK_TXFRAMELENGTH                                                0x000007FF
#define PNIP_REG_TXFRAMELENGTH_P2_SHFT_TXFRAMELENGTH                                                0
#define PNIP_REG_TXFRAMELENGTH_P2_RSTV_TXFRAMELENGTH                                                0x000005FC


	/**
	@defgroup       PORTCONTROL_P3 PORTCONTROL_P3
	@ingroup        Register
	@param Address  0x00003000
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
//#define PNIP_REG_PORTCONTROL_P3                                                                     0x00003000
#define PNIP_REG_PORTCONTROL_P3                                                                     0x000000B0
#define PNIP_REG_PORTCONTROL_P3_RST__VAL                                                            0x00000044

	/**
	@defgroup       PORTCONTROL_P3__TRANSFERRATE TRANSFERRATE
	@ingroup        PORTCONTROL_P3
	@param Address  0x00003000
	@param Mask     0x00000001
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PORTCONTROL_P3__MSK_TRANSFERRATE                                                   0x00000001
#define PNIP_REG_PORTCONTROL_P3_SHFT_TRANSFERRATE                                                   0
#define PNIP_REG_PORTCONTROL_P3_RSTV_TRANSFERRATE                                                   0x00000000

	/**
	@defgroup       PORTCONTROL_P3__FORWARDING_MODE FORWARDING_MODE
	@ingroup        PORTCONTROL_P3
	@param Address  0x00003000
	@param Mask     0x00000002
	@param Shift    1
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PORTCONTROL_P3__MSK_FORWARDING_MODE                                                0x00000002
#define PNIP_REG_PORTCONTROL_P3_SHFT_FORWARDING_MODE                                                1
#define PNIP_REG_PORTCONTROL_P3_RSTV_FORWARDING_MODE                                                0x00000000

	/**
	@defgroup       PORTCONTROL_P3__RXD_FRAGMENTATION RXD_FRAGMENTATION
	@ingroup        PORTCONTROL_P3
	@param Address  0x00003000
	@param Mask     0x00000004
	@param Shift    2
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PORTCONTROL_P3__MSK_RXD_FRAGMENTATION                                              0x00000004
#define PNIP_REG_PORTCONTROL_P3_SHFT_RXD_FRAGMENTATION                                              2
#define PNIP_REG_PORTCONTROL_P3_RSTV_RXD_FRAGMENTATION                                              0x00000001

	/**
	@defgroup       PORTCONTROL_P3__TXD_FRAGMENTATION TXD_FRAGMENTATION
	@ingroup        PORTCONTROL_P3
	@param Address  0x00003000
	@param Mask     0x00000008
	@param Shift    3
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PORTCONTROL_P3__MSK_TXD_FRAGMENTATION                                              0x00000008
#define PNIP_REG_PORTCONTROL_P3_SHFT_TXD_FRAGMENTATION                                              3
#define PNIP_REG_PORTCONTROL_P3_RSTV_TXD_FRAGMENTATION                                              0x00000000

	/**
	@defgroup       PORTCONTROL_P3__FASTFORWARDING FASTFORWARDING
	@ingroup        PORTCONTROL_P3
	@param Address  0x00003000
	@param Mask     0x00000010
	@param Shift    4
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == 1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_R1_REG_PORTCONTROL_P3__MSK_FASTFORWARDING                                              0x00000010
#define PNIP_R1_REG_PORTCONTROL_P3_SHFT_FASTFORWARDING                                              4
#define PNIP_R1_REG_PORTCONTROL_P3_RSTV_FASTFORWARDING                                              0x00000000

	/**
	@defgroup       PORTCONTROL_P3__PTCP_FWD_MODE PTCP_FWD_MODE
	@ingroup        PORTCONTROL_P3
	@param Address  0x00003000
	@param Mask     0x00000010
	@param Shift    4
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_R3_REG_PORTCONTROL_P3__MSK_PTCP_FWD_MODE                                               0x00000010
#define PNIP_R3_REG_PORTCONTROL_P3_SHFT_PTCP_FWD_MODE                                               4
#define PNIP_R3_REG_PORTCONTROL_P3_RSTV_PTCP_FWD_MODE                                               0x00000000

	/**
	@defgroup       PORTCONTROL_P3__PTCP_FWD_DELAY PTCP_FWD_DELAY
	@ingroup        PORTCONTROL_P3
	@param Address  0x00003000
	@param Mask     0x00000020
	@param Shift    5
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PORTCONTROL_P3__MSK_PTCP_FWD_DELAY                                                 0x00000020
#define PNIP_REG_PORTCONTROL_P3_SHFT_PTCP_FWD_DELAY                                                 5
#define PNIP_REG_PORTCONTROL_P3_RSTV_PTCP_FWD_DELAY                                                 0x00000000

	/**
	@defgroup       PORTCONTROL_P3__PTCP_FWD_ENABLE PTCP_FWD_ENABLE
	@ingroup        PORTCONTROL_P3
	@param Address  0x00003000
	@param Mask     0x00000040
	@param Shift    6
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PORTCONTROL_P3__MSK_PTCP_FWD_ENABLE                                                0x00000040
#define PNIP_REG_PORTCONTROL_P3_SHFT_PTCP_FWD_ENABLE                                                6
#define PNIP_REG_PORTCONTROL_P3_RSTV_PTCP_FWD_ENABLE                                                0x00000001

	/**
	@defgroup       PORTCONTROL_P3__TX_REDGUARD_DP2 TX_REDGUARD_DP2
	@ingroup        PORTCONTROL_P3
	@param Address  0x00003000
	@param Mask     0x00000080
	@param Shift    7
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PORTCONTROL_P3__MSK_TX_REDGUARD_DP2                                                0x00000080
#define PNIP_REG_PORTCONTROL_P3_SHFT_TX_REDGUARD_DP2                                                7
#define PNIP_REG_PORTCONTROL_P3_RSTV_TX_REDGUARD_DP2                                                0x00000000

	/**
	@defgroup       PORTCONTROL_P3__SUPERFASTFORWARDING SUPERFASTFORWARDING
	@ingroup        PORTCONTROL_P3
	@param Address  0x00003000
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PORTCONTROL_P3__MSK_SUPERFASTFORWARDING                                            0x00000100
#define PNIP_REG_PORTCONTROL_P3_SHFT_SUPERFASTFORWARDING                                            8
#define PNIP_REG_PORTCONTROL_P3_RSTV_SUPERFASTFORWARDING                                            0x00000000

	/**
	@defgroup       PORTCONTROL_P3__RGMII RGMII
	@ingroup        PORTCONTROL_P3
	@param Address  0x00003000
	@param Mask     0x00000200
	@param Shift    9
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_R3_REG_PORTCONTROL_P3__MSK_RGMII                                                       0x00000200
#define PNIP_R3_REG_PORTCONTROL_P3_SHFT_RGMII                                                       9
#define PNIP_R3_REG_PORTCONTROL_P3_RSTV_RGMII                                                       0x00000000

	/**
	@defgroup       PORTCONTROL_P3__OB_SFCRC_DISABLE OB_SFCRC_DISABLE
	@ingroup        PORTCONTROL_P3
	@param Address  0x00003000
	@param Mask     0x00000400
	@param Shift    10
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_R3_REG_PORTCONTROL_P3__MSK_OB_SFCRC_DISABLE                                            0x00000400
#define PNIP_R3_REG_PORTCONTROL_P3_SHFT_OB_SFCRC_DISABLE                                            10
#define PNIP_R3_REG_PORTCONTROL_P3_RSTV_OB_SFCRC_DISABLE                                            0x00000000

	/**
	@defgroup       PORTCONTROL_P3__PORT_RECEIVER_ENABLE PORT_RECEIVER_ENABLE
	@ingroup        PORTCONTROL_P3
	@param Address  0x00003000
	@param Mask     0x00000800
	@param Shift    11
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_R3_REG_PORTCONTROL_P3__MSK_PORT_RECEIVER_ENABLE                                        0x00000800
#define PNIP_R3_REG_PORTCONTROL_P3_SHFT_PORT_RECEIVER_ENABLE                                        11
#define PNIP_R3_REG_PORTCONTROL_P3_RSTV_PORT_RECEIVER_ENABLE                                        0x00000000

	/**
	@defgroup       PORTCONTROL_P3__DISABLE_MACTXERR DISABLE_MACTXERR
	@ingroup        PORTCONTROL_P3
	@param Address  0x00003000
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PORTCONTROL_P3__MSK_DISABLE_MACTXERR                                               0x80000000
#define PNIP_REG_PORTCONTROL_P3_SHFT_DISABLE_MACTXERR                                               31
#define PNIP_REG_PORTCONTROL_P3_RSTV_DISABLE_MACTXERR                                               0x00000000


	/**
	@defgroup       FLOWCONTROL_P3 FLOWCONTROL_P3
	@ingroup        Register
	@param Address  0x00003004
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
//#define PNIP_REG_FLOWCONTROL_P3                                                                     0x00003004
#define PNIP_REG_FLOWCONTROL_P3                                                                     0x000000B4
#define PNIP_REG_FLOWCONTROL_P3_RST__VAL                                                            0x00000001

	/**
	@defgroup       FLOWCONTROL_P3__DISABLEPORT DISABLEPORT
	@ingroup        FLOWCONTROL_P3
	@param Address  0x00003004
	@param Mask     0x00000001
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_FLOWCONTROL_P3__MSK_DISABLEPORT                                                    0x00000001
#define PNIP_REG_FLOWCONTROL_P3_SHFT_DISABLEPORT                                                    0
#define PNIP_REG_FLOWCONTROL_P3_RSTV_DISABLEPORT                                                    0x00000001

	/**
	@defgroup       FLOWCONTROL_P3__RXBOUNDARY_DP1_R RXBOUNDARY_DP1_R
	@ingroup        FLOWCONTROL_P3
	@param Address  0x00003004
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_FLOWCONTROL_P3__MSK_RXBOUNDARY_DP1_R                                               0x00000100
#define PNIP_REG_FLOWCONTROL_P3_SHFT_RXBOUNDARY_DP1_R                                               8
#define PNIP_REG_FLOWCONTROL_P3_RSTV_RXBOUNDARY_DP1_R                                               0x00000000

	/**
	@defgroup       FLOWCONTROL_P3__TXBOUNDARY_DP1_R TXBOUNDARY_DP1_R
	@ingroup        FLOWCONTROL_P3
	@param Address  0x00003004
	@param Mask     0x00000200
	@param Shift    9
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_FLOWCONTROL_P3__MSK_TXBOUNDARY_DP1_R                                               0x00000200
#define PNIP_REG_FLOWCONTROL_P3_SHFT_TXBOUNDARY_DP1_R                                               9
#define PNIP_REG_FLOWCONTROL_P3_RSTV_TXBOUNDARY_DP1_R                                               0x00000000

	/**
	@defgroup       FLOWCONTROL_P3__RTHIGHBOUNDARY_DP1_R RTHIGHBOUNDARY_DP1_R
	@ingroup        FLOWCONTROL_P3
	@param Address  0x00003004
	@param Mask     0x00000400
	@param Shift    10
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_FLOWCONTROL_P3__MSK_RTHIGHBOUNDARY_DP1_R                                           0x00000400
#define PNIP_REG_FLOWCONTROL_P3_SHFT_RTHIGHBOUNDARY_DP1_R                                           10
#define PNIP_REG_FLOWCONTROL_P3_RSTV_RTHIGHBOUNDARY_DP1_R                                           0x00000000

	/**
	@defgroup       FLOWCONTROL_P3__RTLOWBOUNDARY_DP1_R RTLOWBOUNDARY_DP1_R
	@ingroup        FLOWCONTROL_P3
	@param Address  0x00003004
	@param Mask     0x00000800
	@param Shift    11
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_FLOWCONTROL_P3__MSK_RTLOWBOUNDARY_DP1_R                                            0x00000800
#define PNIP_REG_FLOWCONTROL_P3_SHFT_RTLOWBOUNDARY_DP1_R                                            11
#define PNIP_REG_FLOWCONTROL_P3_RSTV_RTLOWBOUNDARY_DP1_R                                            0x00000000

	/**
	@defgroup       FLOWCONTROL_P3__RXBOUNDARY_DP1S RXBOUNDARY_DP1S
	@ingroup        FLOWCONTROL_P3
	@param Address  0x00003004
	@param Mask     0x00010000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_FLOWCONTROL_P3__MSK_RXBOUNDARY_DP1S                                                0x00010000
#define PNIP_REG_FLOWCONTROL_P3_SHFT_RXBOUNDARY_DP1S                                                16
#define PNIP_REG_FLOWCONTROL_P3_RSTV_RXBOUNDARY_DP1S                                                0x00000000

	/**
	@defgroup       FLOWCONTROL_P3__TXBOUNDARY_DP1S TXBOUNDARY_DP1S
	@ingroup        FLOWCONTROL_P3
	@param Address  0x00003004
	@param Mask     0x00020000
	@param Shift    17
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_FLOWCONTROL_P3__MSK_TXBOUNDARY_DP1S                                                0x00020000
#define PNIP_REG_FLOWCONTROL_P3_SHFT_TXBOUNDARY_DP1S                                                17
#define PNIP_REG_FLOWCONTROL_P3_RSTV_TXBOUNDARY_DP1S                                                0x00000000

	/**
	@defgroup       FLOWCONTROL_P3__RTHIGHBOUNDARY_DP1S RTHIGHBOUNDARY_DP1S
	@ingroup        FLOWCONTROL_P3
	@param Address  0x00003004
	@param Mask     0x00040000
	@param Shift    18
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_FLOWCONTROL_P3__MSK_RTHIGHBOUNDARY_DP1S                                            0x00040000
#define PNIP_REG_FLOWCONTROL_P3_SHFT_RTHIGHBOUNDARY_DP1S                                            18
#define PNIP_REG_FLOWCONTROL_P3_RSTV_RTHIGHBOUNDARY_DP1S                                            0x00000000

	/**
	@defgroup       FLOWCONTROL_P3__RTLOWBOUNDARY_DP1S RTLOWBOUNDARY_DP1S
	@ingroup        FLOWCONTROL_P3
	@param Address  0x00003004
	@param Mask     0x00080000
	@param Shift    19
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_FLOWCONTROL_P3__MSK_RTLOWBOUNDARY_DP1S                                             0x00080000
#define PNIP_REG_FLOWCONTROL_P3_SHFT_RTLOWBOUNDARY_DP1S                                             19
#define PNIP_REG_FLOWCONTROL_P3_RSTV_RTLOWBOUNDARY_DP1S                                             0x00000000

	/**
	@defgroup       FLOWCONTROL_P3__RXBOUNDARY_DP2 RXBOUNDARY_DP2
	@ingroup        FLOWCONTROL_P3
	@param Address  0x00003004
	@param Mask     0x01000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_FLOWCONTROL_P3__MSK_RXBOUNDARY_DP2                                                 0x01000000
#define PNIP_REG_FLOWCONTROL_P3_SHFT_RXBOUNDARY_DP2                                                 24
#define PNIP_REG_FLOWCONTROL_P3_RSTV_RXBOUNDARY_DP2                                                 0x00000000

	/**
	@defgroup       FLOWCONTROL_P3__TXBOUNDARY_DP2 TXBOUNDARY_DP2
	@ingroup        FLOWCONTROL_P3
	@param Address  0x00003004
	@param Mask     0x02000000
	@param Shift    25
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_FLOWCONTROL_P3__MSK_TXBOUNDARY_DP2                                                 0x02000000
#define PNIP_REG_FLOWCONTROL_P3_SHFT_TXBOUNDARY_DP2                                                 25
#define PNIP_REG_FLOWCONTROL_P3_RSTV_TXBOUNDARY_DP2                                                 0x00000000

	/**
	@defgroup       FLOWCONTROL_P3__TXBOUNDARY_RED2GREEN_DP2 TXBOUNDARY_RED2GREEN_DP2
	@ingroup        FLOWCONTROL_P3
	@param Address  0x00003004
	@param Mask     0x04000000
	@param Shift    26
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_FLOWCONTROL_P3__MSK_TXBOUNDARY_RED2GREEN_DP2                                       0x04000000
#define PNIP_REG_FLOWCONTROL_P3_SHFT_TXBOUNDARY_RED2GREEN_DP2                                       26
#define PNIP_REG_FLOWCONTROL_P3_RSTV_TXBOUNDARY_RED2GREEN_DP2                                       0x00000000


	/**
	@defgroup       BLOCKED_PRIOMASK_DP1_P3 BLOCKED_PRIOMASK_DP1_P3
	@ingroup        Register
	@param Address  0x00003008
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
//#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P3                                                            0x00003008
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P3                                                            0x000000B8
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P3_RST__VAL                                                   0x00000000

	/**
	@defgroup       BLOCKED_PRIOMASK_DP1_P3__BLOCKED_PRIORITY_DP1_11_0 BLOCKED_PRIORITY_DP1_11_0
	@ingroup        BLOCKED_PRIOMASK_DP1_P3
	@param Address  0x00003008
	@param Mask     0x00000FFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P3__MSK_BLOCKED_PRIORITY_DP1_11_0                             0x00000FFF
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P3_SHFT_BLOCKED_PRIORITY_DP1_11_0                             0
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P3_RSTV_BLOCKED_PRIORITY_DP1_11_0                             0x00000000

	/**
	@defgroup       BLOCKED_PRIOMASK_DP1_P3__BLOCKED_PRIORITY_DP1_15_14 BLOCKED_PRIORITY_DP1_15_14
	@ingroup        BLOCKED_PRIOMASK_DP1_P3
	@param Address  0x00003008
	@param Mask     0x0000C000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P3__MSK_BLOCKED_PRIORITY_DP1_15_14                            0x0000C000
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P3_SHFT_BLOCKED_PRIORITY_DP1_15_14                            14
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P3_RSTV_BLOCKED_PRIORITY_DP1_15_14                            0x00000000


	/**
	@defgroup       BLOCKED_PRIOMASK_DP1R_P3 BLOCKED_PRIOMASK_DP1R_P3
	@ingroup        Register
	@param Address  0x0000300C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
//#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P3                                                           0x0000300C
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P3                                                           0x000000BC
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P3_RST__VAL                                                  0x00000000

	/**
	@defgroup       BLOCKED_PRIOMASK_DP1R_P3__BLOCKED_PRIORITY_DP1R_11_0 BLOCKED_PRIORITY_DP1R_11_0
	@ingroup        BLOCKED_PRIOMASK_DP1R_P3
	@param Address  0x0000300C
	@param Mask     0x00000FFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P3__MSK_BLOCKED_PRIORITY_DP1R_11_0                           0x00000FFF
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P3_SHFT_BLOCKED_PRIORITY_DP1R_11_0                           0
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P3_RSTV_BLOCKED_PRIORITY_DP1R_11_0                           0x00000000

	/**
	@defgroup       BLOCKED_PRIOMASK_DP1R_P3__BLOCKED_PRIORITY_DP1R_15_14 BLOCKED_PRIORITY_DP1R_15_14
	@ingroup        BLOCKED_PRIOMASK_DP1R_P3
	@param Address  0x0000300C
	@param Mask     0x0000C000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P3__MSK_BLOCKED_PRIORITY_DP1R_15_14                          0x0000C000
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P3_SHFT_BLOCKED_PRIORITY_DP1R_15_14                          14
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P3_RSTV_BLOCKED_PRIORITY_DP1R_15_14                          0x00000000


	/**
	@defgroup       BLOCKED_PRIOMASK_DP1S_P3 BLOCKED_PRIOMASK_DP1S_P3
	@ingroup        Register
	@param Address  0x00003010
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
//#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P3                                                           0x00003010
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P3                                                           0x000000C0
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P3_RST__VAL                                                  0x00000000

	/**
	@defgroup       BLOCKED_PRIOMASK_DP1S_P3__BLOCKED_PRIORITY_DP1S_11_0 BLOCKED_PRIORITY_DP1S_11_0
	@ingroup        BLOCKED_PRIOMASK_DP1S_P3
	@param Address  0x00003010
	@param Mask     0x00000FFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P3__MSK_BLOCKED_PRIORITY_DP1S_11_0                           0x00000FFF
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P3_SHFT_BLOCKED_PRIORITY_DP1S_11_0                           0
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P3_RSTV_BLOCKED_PRIORITY_DP1S_11_0                           0x00000000

	/**
	@defgroup       BLOCKED_PRIOMASK_DP1S_P3__BLOCKED_PRIORITY_DP1S_15_14 BLOCKED_PRIORITY_DP1S_15_14
	@ingroup        BLOCKED_PRIOMASK_DP1S_P3
	@param Address  0x00003010
	@param Mask     0x0000C000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P3__MSK_BLOCKED_PRIORITY_DP1S_15_14                          0x0000C000
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P3_SHFT_BLOCKED_PRIORITY_DP1S_15_14                          14
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P3_RSTV_BLOCKED_PRIORITY_DP1S_15_14                          0x00000000


	/**
	@defgroup       BLOCKED_PRIOMASK_DP2_P3 BLOCKED_PRIOMASK_DP2_P3
	@ingroup        Register
	@param Address  0x00003014
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
//#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P3                                                            0x00003014
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P3                                                            0x000000C4
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P3_RST__VAL                                                   0x00000000

	/**
	@defgroup       BLOCKED_PRIOMASK_DP2_P3__BLOCKED_PRIORITY_DP2_11_0 BLOCKED_PRIORITY_DP2_11_0
	@ingroup        BLOCKED_PRIOMASK_DP2_P3
	@param Address  0x00003014
	@param Mask     0x00000FFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P3__MSK_BLOCKED_PRIORITY_DP2_11_0                             0x00000FFF
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P3_SHFT_BLOCKED_PRIORITY_DP2_11_0                             0
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P3_RSTV_BLOCKED_PRIORITY_DP2_11_0                             0x00000000

	/**
	@defgroup       BLOCKED_PRIOMASK_DP2_P3__BLOCKED_PRIORITY_DP2_15_14 BLOCKED_PRIORITY_DP2_15_14
	@ingroup        BLOCKED_PRIOMASK_DP2_P3
	@param Address  0x00003014
	@param Mask     0x0000C000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P3__MSK_BLOCKED_PRIORITY_DP2_15_14                            0x0000C000
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P3_SHFT_BLOCKED_PRIORITY_DP2_15_14                            14
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P3_RSTV_BLOCKED_PRIORITY_DP2_15_14                            0x00000000


	/**
	@defgroup       MACCONTROL_P3 MACCONTROL_P3
	@ingroup        Register
	@param Address  0x00003018
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
//#define PNIP_REG_MACCONTROL_P3                                                                      0x00003018
#define PNIP_REG_MACCONTROL_P3                                                                      0x000000C8
#define PNIP_REG_MACCONTROL_P3_RST__VAL                                                             0x00000000

	/**
	@defgroup       MACCONTROL_P3__TRANSMIT_ENABLE TRANSMIT_ENABLE
	@ingroup        MACCONTROL_P3
	@param Address  0x00003018
	@param Mask     0x00000001
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_MACCONTROL_P3__MSK_TRANSMIT_ENABLE                                                 0x00000001
#define PNIP_REG_MACCONTROL_P3_SHFT_TRANSMIT_ENABLE                                                 0
#define PNIP_REG_MACCONTROL_P3_RSTV_TRANSMIT_ENABLE                                                 0x00000000

	/**
	@defgroup       MACCONTROL_P3__TRANSMIT_HALTREQUEST TRANSMIT_HALTREQUEST
	@ingroup        MACCONTROL_P3
	@param Address  0x00003018
	@param Mask     0x00000002
	@param Shift    1
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_MACCONTROL_P3__MSK_TRANSMIT_HALTREQUEST                                            0x00000002
#define PNIP_REG_MACCONTROL_P3_SHFT_TRANSMIT_HALTREQUEST                                            1
#define PNIP_REG_MACCONTROL_P3_RSTV_TRANSMIT_HALTREQUEST                                            0x00000000

	/**
	@defgroup       MACCONTROL_P3__RECEIVE_ENABLE RECEIVE_ENABLE
	@ingroup        MACCONTROL_P3
	@param Address  0x00003018
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_MACCONTROL_P3__MSK_RECEIVE_ENABLE                                                  0x00000100
#define PNIP_REG_MACCONTROL_P3_SHFT_RECEIVE_ENABLE                                                  8
#define PNIP_REG_MACCONTROL_P3_RSTV_RECEIVE_ENABLE                                                  0x00000000

	/**
	@defgroup       MACCONTROL_P3__RECEIVE_HALTREQUEST RECEIVE_HALTREQUEST
	@ingroup        MACCONTROL_P3
	@param Address  0x00003018
	@param Mask     0x00000200
	@param Shift    9
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_MACCONTROL_P3__MSK_RECEIVE_HALTREQUEST                                             0x00000200
#define PNIP_REG_MACCONTROL_P3_SHFT_RECEIVE_HALTREQUEST                                             9
#define PNIP_REG_MACCONTROL_P3_RSTV_RECEIVE_HALTREQUEST                                             0x00000000

	/**
	@defgroup       MACCONTROL_P3__BYPASS_MII_SYNC BYPASS_MII_SYNC
	@ingroup        MACCONTROL_P3
	@param Address  0x00003018
	@param Mask     0x00010000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_MACCONTROL_P3__MSK_BYPASS_MII_SYNC                                                 0x00010000
#define PNIP_REG_MACCONTROL_P3_SHFT_BYPASS_MII_SYNC                                                 16
#define PNIP_REG_MACCONTROL_P3_RSTV_BYPASS_MII_SYNC                                                 0x00000000


	/**
	@defgroup       PREAMBLELENGTH_P3 PREAMBLELENGTH_P3
	@ingroup        Register
	@param Address  0x0000302C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
//#define PNIP_REG_PREAMBLELENGTH_P3                                                                  0x0000302C
#define PNIP_REG_PREAMBLELENGTH_P3                                                                  0x000000CC
#define PNIP_REG_PREAMBLELENGTH_P3_RST__VAL                                                         0x00070007

	/**
	@defgroup       PREAMBLELENGTH_P3__TXD_LENGTH_100M TXD_LENGTH_100M
	@ingroup        PREAMBLELENGTH_P3
	@param Address  0x0000302C
	@param Mask     0x00000007
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000007
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PREAMBLELENGTH_P3__MSK_TXD_LENGTH_100M                                             0x00000007
#define PNIP_REG_PREAMBLELENGTH_P3_SHFT_TXD_LENGTH_100M                                             0
#define PNIP_REG_PREAMBLELENGTH_P3_RSTV_TXD_LENGTH_100M                                             0x00000007

	/**
	@defgroup       PREAMBLELENGTH_P3__RXD_MINLENGTH_100M RXD_MINLENGTH_100M
	@ingroup        PREAMBLELENGTH_P3
	@param Address  0x0000302C
	@param Mask     0x00000700
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PREAMBLELENGTH_P3__MSK_RXD_MINLENGTH_100M                                          0x00000700
#define PNIP_REG_PREAMBLELENGTH_P3_SHFT_RXD_MINLENGTH_100M                                          8
#define PNIP_REG_PREAMBLELENGTH_P3_RSTV_RXD_MINLENGTH_100M                                          0x00000000

	/**
	@defgroup       PREAMBLELENGTH_P3__TXD_LENGTH_1G TXD_LENGTH_1G
	@ingroup        PREAMBLELENGTH_P3
	@param Address  0x0000302C
	@param Mask     0x00070000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000007
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PREAMBLELENGTH_P3__MSK_TXD_LENGTH_1G                                               0x00070000
#define PNIP_REG_PREAMBLELENGTH_P3_SHFT_TXD_LENGTH_1G                                               16
#define PNIP_REG_PREAMBLELENGTH_P3_RSTV_TXD_LENGTH_1G                                               0x00000007

	/**
	@defgroup       PREAMBLELENGTH_P3__RXD_MINLENGTH_1G RXD_MINLENGTH_1G
	@ingroup        PREAMBLELENGTH_P3
	@param Address  0x0000302C
	@param Mask     0x07000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PREAMBLELENGTH_P3__MSK_RXD_MINLENGTH_1G                                            0x07000000
#define PNIP_REG_PREAMBLELENGTH_P3_SHFT_RXD_MINLENGTH_1G                                            24
#define PNIP_REG_PREAMBLELENGTH_P3_RSTV_RXD_MINLENGTH_1G                                            0x00000000


	/**
	@defgroup       IRT_DELAYTIME_P3 IRT_DELAYTIME_P3
	@ingroup        Register
	@param Address  0x0000303C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
//#define PNIP_REG_IRT_DELAYTIME_P3                                                                   0x0000303C
#define PNIP_REG_IRT_DELAYTIME_P3                                                                   0x000000D0
#define PNIP_REG_IRT_DELAYTIME_P3_RST__VAL                                                          0x00000000

	/**
	@defgroup       IRT_DELAYTIME_P3__DELAY_TIME DELAY_TIME
	@ingroup        IRT_DELAYTIME_P3
	@param Address  0x0000303C
	@param Mask     0x0003FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_IRT_DELAYTIME_P3__MSK_DELAY_TIME                                                   0x0003FFFF
#define PNIP_REG_IRT_DELAYTIME_P3_SHFT_DELAY_TIME                                                   0
#define PNIP_REG_IRT_DELAYTIME_P3_RSTV_DELAY_TIME                                                   0x00000000

	/**
	@defgroup       IRT_DELAYTIME_P3__DELAY_MODE DELAY_MODE
	@ingroup        IRT_DELAYTIME_P3
	@param Address  0x0000303C
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_R2_REG_IRT_DELAYTIME_P3__MSK_DELAY_MODE                                                0x80000000
#define PNIP_R2_REG_IRT_DELAYTIME_P3_SHFT_DELAY_MODE                                                31
#define PNIP_R2_REG_IRT_DELAYTIME_P3_RSTV_DELAY_MODE                                                0x00000000


	/**
	@defgroup       IRT_DELAYSTATUS_0_P3 IRT_DELAYSTATUS_0_P3
	@ingroup        Register
	@param Address  0x00003040
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
//#define PNIP_REG_IRT_DELAYSTATUS_0_P3                                                               0x00003040
#define PNIP_REG_IRT_DELAYSTATUS_0_P3                                                               0x000000D4
#define PNIP_REG_IRT_DELAYSTATUS_0_P3_RST__VAL                                                      0x00000000

	/**
	@defgroup       IRT_DELAYSTATUS_0_P3__FRAMEID FRAMEID
	@ingroup        IRT_DELAYSTATUS_0_P3
	@param Address  0x00003040
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_IRT_DELAYSTATUS_0_P3__MSK_FRAMEID                                                  0x0000FFFF
#define PNIP_REG_IRT_DELAYSTATUS_0_P3_SHFT_FRAMEID                                                  0
#define PNIP_REG_IRT_DELAYSTATUS_0_P3_RSTV_FRAMEID                                                  0x00000000

	/**
	@defgroup       IRT_DELAYSTATUS_0_P3__ETHERTYPE ETHERTYPE
	@ingroup        IRT_DELAYSTATUS_0_P3
	@param Address  0x00003040
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_IRT_DELAYSTATUS_0_P3__MSK_ETHERTYPE                                                0xFFFF0000
#define PNIP_REG_IRT_DELAYSTATUS_0_P3_SHFT_ETHERTYPE                                                16
#define PNIP_REG_IRT_DELAYSTATUS_0_P3_RSTV_ETHERTYPE                                                0x00000000


	/**
	@defgroup       IRT_DELAYSTATUS_1_P3 IRT_DELAYSTATUS_1_P3
	@ingroup        Register
	@param Address  0x00003044
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
//#define PNIP_REG_IRT_DELAYSTATUS_1_P3                                                               0x00003044
#define PNIP_REG_IRT_DELAYSTATUS_1_P3                                                               0x000000D8
#define PNIP_REG_IRT_DELAYSTATUS_1_P3_RST__VAL                                                      0x00000000

	/**
	@defgroup       IRT_DELAYSTATUS_1_P3__TXTIME TXTIME
	@ingroup        IRT_DELAYSTATUS_1_P3
	@param Address  0x00003044
	@param Mask     0x1FFFFFFF
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_IRT_DELAYSTATUS_1_P3__MSK_TXTIME                                                   0x1FFFFFFF
#define PNIP_REG_IRT_DELAYSTATUS_1_P3_SHFT_TXTIME                                                   0
#define PNIP_REG_IRT_DELAYSTATUS_1_P3_RSTV_TXTIME                                                   0x00000000

	/**
	@defgroup       IRT_DELAYSTATUS_1_P3__SOURCE SOURCE
	@ingroup        IRT_DELAYSTATUS_1_P3
	@param Address  0x00003044
	@param Mask     0x20000000
	@param Shift    29
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_IRT_DELAYSTATUS_1_P3__MSK_SOURCE                                                   0x20000000
#define PNIP_REG_IRT_DELAYSTATUS_1_P3_SHFT_SOURCE                                                   29
#define PNIP_REG_IRT_DELAYSTATUS_1_P3_RSTV_SOURCE                                                   0x00000000

	/**
	@defgroup       IRT_DELAYSTATUS_1_P3__TIMEBASE TIMEBASE
	@ingroup        IRT_DELAYSTATUS_1_P3
	@param Address  0x00003044
	@param Mask     0x40000000
	@param Shift    30
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_IRT_DELAYSTATUS_1_P3__MSK_TIMEBASE                                                 0x40000000
#define PNIP_REG_IRT_DELAYSTATUS_1_P3_SHFT_TIMEBASE                                                 30
#define PNIP_REG_IRT_DELAYSTATUS_1_P3_RSTV_TIMEBASE                                                 0x00000000

	/**
	@defgroup       IRT_DELAYSTATUS_1_P3__BUSY BUSY
	@ingroup        IRT_DELAYSTATUS_1_P3
	@param Address  0x00003044
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_IRT_DELAYSTATUS_1_P3__MSK_BUSY                                                     0x80000000
#define PNIP_REG_IRT_DELAYSTATUS_1_P3_SHFT_BUSY                                                     31
#define PNIP_REG_IRT_DELAYSTATUS_1_P3_RSTV_BUSY                                                     0x00000000


	/**
	@defgroup       API_FORWARDINGMODE_P3 API_FORWARDINGMODE_P3
	@ingroup        Register
	@param Address  0x00003048
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
//#define PNIP_REG_API_FORWARDINGMODE_P3                                                              0x00003048
#define PNIP_REG_API_FORWARDINGMODE_P3                                                              0x000000DC
#define PNIP_REG_API_FORWARDINGMODE_P3_RST__VAL                                                     0x0000CFFF

	/**
	@defgroup       API_FORWARDINGMODE_P3__API_FWMODE API_FWMODE
	@ingroup        API_FORWARDINGMODE_P3
	@param Address  0x00003048
	@param Mask     0x00000FFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000FFF
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_API_FORWARDINGMODE_P3__MSK_API_FWMODE                                              0x00000FFF
#define PNIP_REG_API_FORWARDINGMODE_P3_SHFT_API_FWMODE                                              0
#define PNIP_REG_API_FORWARDINGMODE_P3_RSTV_API_FWMODE                                              0x00000FFF

	/**
	@defgroup       API_FORWARDINGMODE_P3__API_FWMODE_14 API_FWMODE_14
	@ingroup        API_FORWARDINGMODE_P3
	@param Address  0x00003048
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_API_FORWARDINGMODE_P3__MSK_API_FWMODE_14                                           0x00004000
#define PNIP_REG_API_FORWARDINGMODE_P3_SHFT_API_FWMODE_14                                           14
#define PNIP_REG_API_FORWARDINGMODE_P3_RSTV_API_FWMODE_14                                           0x00000001

	/**
	@defgroup       API_FORWARDINGMODE_P3__API_FWMODE_15 API_FWMODE_15
	@ingroup        API_FORWARDINGMODE_P3
	@param Address  0x00003048
	@param Mask     0x00008000
	@param Shift    15
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_API_FORWARDINGMODE_P3__MSK_API_FWMODE_15                                           0x00008000
#define PNIP_REG_API_FORWARDINGMODE_P3_SHFT_API_FWMODE_15                                           15
#define PNIP_REG_API_FORWARDINGMODE_P3_RSTV_API_FWMODE_15                                           0x00000001


	/**
	@defgroup       TXFRAMELENGTH_P3 TXFRAMELENGTH_P3
	@ingroup        Register
	@param Address  0x00003054
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
//#define PNIP_REG_TXFRAMELENGTH_P3                                                                   0x00003054
#define PNIP_REG_TXFRAMELENGTH_P3                                                                   0x000000DC
#define PNIP_REG_TXFRAMELENGTH_P3_RST__VAL                                                          0x000005FC

	/**
	@defgroup       TXFRAMELENGTH_P3__TXFRAMELENGTH TXFRAMELENGTH
	@ingroup        TXFRAMELENGTH_P3
	@param Address  0x00003054
	@param Mask     0x000007FF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x000005FC
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_TXFRAMELENGTH_P3__MSK_TXFRAMELENGTH                                                0x000007FF
#define PNIP_REG_TXFRAMELENGTH_P3_SHFT_TXFRAMELENGTH                                                0
#define PNIP_REG_TXFRAMELENGTH_P3_RSTV_TXFRAMELENGTH                                                0x000005FC


	/**
	@defgroup       PORTCONTROL_P4 PORTCONTROL_P4
	@ingroup        Register
	@param Address  0x00004000
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
//#define PNIP_REG_PORTCONTROL_P4                                                                     0x00004000
#define PNIP_REG_PORTCONTROL_P4                                                                     0x000000E0
#define PNIP_REG_PORTCONTROL_P4_RST__VAL                                                            0x00000044

	/**
	@defgroup       PORTCONTROL_P4__TRANSFERRATE TRANSFERRATE
	@ingroup        PORTCONTROL_P4
	@param Address  0x00004000
	@param Mask     0x00000001
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PORTCONTROL_P4__MSK_TRANSFERRATE                                                   0x00000001
#define PNIP_REG_PORTCONTROL_P4_SHFT_TRANSFERRATE                                                   0
#define PNIP_REG_PORTCONTROL_P4_RSTV_TRANSFERRATE                                                   0x00000000

	/**
	@defgroup       PORTCONTROL_P4__FORWARDING_MODE FORWARDING_MODE
	@ingroup        PORTCONTROL_P4
	@param Address  0x00004000
	@param Mask     0x00000002
	@param Shift    1
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PORTCONTROL_P4__MSK_FORWARDING_MODE                                                0x00000002
#define PNIP_REG_PORTCONTROL_P4_SHFT_FORWARDING_MODE                                                1
#define PNIP_REG_PORTCONTROL_P4_RSTV_FORWARDING_MODE                                                0x00000000

	/**
	@defgroup       PORTCONTROL_P4__RXD_FRAGMENTATION RXD_FRAGMENTATION
	@ingroup        PORTCONTROL_P4
	@param Address  0x00004000
	@param Mask     0x00000004
	@param Shift    2
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PORTCONTROL_P4__MSK_RXD_FRAGMENTATION                                              0x00000004
#define PNIP_REG_PORTCONTROL_P4_SHFT_RXD_FRAGMENTATION                                              2
#define PNIP_REG_PORTCONTROL_P4_RSTV_RXD_FRAGMENTATION                                              0x00000001

	/**
	@defgroup       PORTCONTROL_P4__TXD_FRAGMENTATION TXD_FRAGMENTATION
	@ingroup        PORTCONTROL_P4
	@param Address  0x00004000
	@param Mask     0x00000008
	@param Shift    3
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PORTCONTROL_P4__MSK_TXD_FRAGMENTATION                                              0x00000008
#define PNIP_REG_PORTCONTROL_P4_SHFT_TXD_FRAGMENTATION                                              3
#define PNIP_REG_PORTCONTROL_P4_RSTV_TXD_FRAGMENTATION                                              0x00000000

	/**
	@defgroup       PORTCONTROL_P4__FASTFORWARDING FASTFORWARDING
	@ingroup        PORTCONTROL_P4
	@param Address  0x00004000
	@param Mask     0x00000010
	@param Shift    4
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == 1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_R1_REG_PORTCONTROL_P4__MSK_FASTFORWARDING                                              0x00000010
#define PNIP_R1_REG_PORTCONTROL_P4_SHFT_FASTFORWARDING                                              4
#define PNIP_R1_REG_PORTCONTROL_P4_RSTV_FASTFORWARDING                                              0x00000000

	/**
	@defgroup       PORTCONTROL_P4__PTCP_FWD_MODE PTCP_FWD_MODE
	@ingroup        PORTCONTROL_P4
	@param Address  0x00004000
	@param Mask     0x00000010
	@param Shift    4
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_R3_REG_PORTCONTROL_P4__MSK_PTCP_FWD_MODE                                               0x00000010
#define PNIP_R3_REG_PORTCONTROL_P4_SHFT_PTCP_FWD_MODE                                               4
#define PNIP_R3_REG_PORTCONTROL_P4_RSTV_PTCP_FWD_MODE                                               0x00000000

	/**
	@defgroup       PORTCONTROL_P4__PTCP_FWD_DELAY PTCP_FWD_DELAY
	@ingroup        PORTCONTROL_P4
	@param Address  0x00004000
	@param Mask     0x00000020
	@param Shift    5
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PORTCONTROL_P4__MSK_PTCP_FWD_DELAY                                                 0x00000020
#define PNIP_REG_PORTCONTROL_P4_SHFT_PTCP_FWD_DELAY                                                 5
#define PNIP_REG_PORTCONTROL_P4_RSTV_PTCP_FWD_DELAY                                                 0x00000000

	/**
	@defgroup       PORTCONTROL_P4__PTCP_FWD_ENABLE PTCP_FWD_ENABLE
	@ingroup        PORTCONTROL_P4
	@param Address  0x00004000
	@param Mask     0x00000040
	@param Shift    6
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PORTCONTROL_P4__MSK_PTCP_FWD_ENABLE                                                0x00000040
#define PNIP_REG_PORTCONTROL_P4_SHFT_PTCP_FWD_ENABLE                                                6
#define PNIP_REG_PORTCONTROL_P4_RSTV_PTCP_FWD_ENABLE                                                0x00000001

	/**
	@defgroup       PORTCONTROL_P4__TX_REDGUARD_DP2 TX_REDGUARD_DP2
	@ingroup        PORTCONTROL_P4
	@param Address  0x00004000
	@param Mask     0x00000080
	@param Shift    7
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PORTCONTROL_P4__MSK_TX_REDGUARD_DP2                                                0x00000080
#define PNIP_REG_PORTCONTROL_P4_SHFT_TX_REDGUARD_DP2                                                7
#define PNIP_REG_PORTCONTROL_P4_RSTV_TX_REDGUARD_DP2                                                0x00000000

	/**
	@defgroup       PORTCONTROL_P4__SUPERFASTFORWARDING SUPERFASTFORWARDING
	@ingroup        PORTCONTROL_P4
	@param Address  0x00004000
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PORTCONTROL_P4__MSK_SUPERFASTFORWARDING                                            0x00000100
#define PNIP_REG_PORTCONTROL_P4_SHFT_SUPERFASTFORWARDING                                            8
#define PNIP_REG_PORTCONTROL_P4_RSTV_SUPERFASTFORWARDING                                            0x00000000

	/**
	@defgroup       PORTCONTROL_P4__RGMII RGMII
	@ingroup        PORTCONTROL_P4
	@param Address  0x00004000
	@param Mask     0x00000200
	@param Shift    9
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_R3_REG_PORTCONTROL_P4__MSK_RGMII                                                       0x00000200
#define PNIP_R3_REG_PORTCONTROL_P4_SHFT_RGMII                                                       9
#define PNIP_R3_REG_PORTCONTROL_P4_RSTV_RGMII                                                       0x00000000

	/**
	@defgroup       PORTCONTROL_P4__OB_SFCRC_DISABLE OB_SFCRC_DISABLE
	@ingroup        PORTCONTROL_P4
	@param Address  0x00004000
	@param Mask     0x00000400
	@param Shift    10
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_R3_REG_PORTCONTROL_P4__MSK_OB_SFCRC_DISABLE                                            0x00000400
#define PNIP_R3_REG_PORTCONTROL_P4_SHFT_OB_SFCRC_DISABLE                                            10
#define PNIP_R3_REG_PORTCONTROL_P4_RSTV_OB_SFCRC_DISABLE                                            0x00000000

	/**
	@defgroup       PORTCONTROL_P4__PORT_RECEIVER_ENABLE PORT_RECEIVER_ENABLE
	@ingroup        PORTCONTROL_P4
	@param Address  0x00004000
	@param Mask     0x00000800
	@param Shift    11
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_R3_REG_PORTCONTROL_P4__MSK_PORT_RECEIVER_ENABLE                                        0x00000800
#define PNIP_R3_REG_PORTCONTROL_P4_SHFT_PORT_RECEIVER_ENABLE                                        11
#define PNIP_R3_REG_PORTCONTROL_P4_RSTV_PORT_RECEIVER_ENABLE                                        0x00000000

	/**
	@defgroup       PORTCONTROL_P4__DISABLE_MACTXERR DISABLE_MACTXERR
	@ingroup        PORTCONTROL_P4
	@param Address  0x00004000
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PORTCONTROL_P4__MSK_DISABLE_MACTXERR                                               0x80000000
#define PNIP_REG_PORTCONTROL_P4_SHFT_DISABLE_MACTXERR                                               31
#define PNIP_REG_PORTCONTROL_P4_RSTV_DISABLE_MACTXERR                                               0x00000000


	/**
	@defgroup       FLOWCONTROL_P4 FLOWCONTROL_P4
	@ingroup        Register
	@param Address  0x00004004
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
//#define PNIP_REG_FLOWCONTROL_P4                                                                     0x00004004
#define PNIP_REG_FLOWCONTROL_P4                                                                     0x000000E4
#define PNIP_REG_FLOWCONTROL_P4_RST__VAL                                                            0x00000001

	/**
	@defgroup       FLOWCONTROL_P4__DISABLEPORT DISABLEPORT
	@ingroup        FLOWCONTROL_P4
	@param Address  0x00004004
	@param Mask     0x00000001
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_FLOWCONTROL_P4__MSK_DISABLEPORT                                                    0x00000001
#define PNIP_REG_FLOWCONTROL_P4_SHFT_DISABLEPORT                                                    0
#define PNIP_REG_FLOWCONTROL_P4_RSTV_DISABLEPORT                                                    0x00000001

	/**
	@defgroup       FLOWCONTROL_P4__RXBOUNDARY_DP1_R RXBOUNDARY_DP1_R
	@ingroup        FLOWCONTROL_P4
	@param Address  0x00004004
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_FLOWCONTROL_P4__MSK_RXBOUNDARY_DP1_R                                               0x00000100
#define PNIP_REG_FLOWCONTROL_P4_SHFT_RXBOUNDARY_DP1_R                                               8
#define PNIP_REG_FLOWCONTROL_P4_RSTV_RXBOUNDARY_DP1_R                                               0x00000000

	/**
	@defgroup       FLOWCONTROL_P4__TXBOUNDARY_DP1_R TXBOUNDARY_DP1_R
	@ingroup        FLOWCONTROL_P4
	@param Address  0x00004004
	@param Mask     0x00000200
	@param Shift    9
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_FLOWCONTROL_P4__MSK_TXBOUNDARY_DP1_R                                               0x00000200
#define PNIP_REG_FLOWCONTROL_P4_SHFT_TXBOUNDARY_DP1_R                                               9
#define PNIP_REG_FLOWCONTROL_P4_RSTV_TXBOUNDARY_DP1_R                                               0x00000000

	/**
	@defgroup       FLOWCONTROL_P4__RTHIGHBOUNDARY_DP1_R RTHIGHBOUNDARY_DP1_R
	@ingroup        FLOWCONTROL_P4
	@param Address  0x00004004
	@param Mask     0x00000400
	@param Shift    10
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_FLOWCONTROL_P4__MSK_RTHIGHBOUNDARY_DP1_R                                           0x00000400
#define PNIP_REG_FLOWCONTROL_P4_SHFT_RTHIGHBOUNDARY_DP1_R                                           10
#define PNIP_REG_FLOWCONTROL_P4_RSTV_RTHIGHBOUNDARY_DP1_R                                           0x00000000

	/**
	@defgroup       FLOWCONTROL_P4__RTLOWBOUNDARY_DP1_R RTLOWBOUNDARY_DP1_R
	@ingroup        FLOWCONTROL_P4
	@param Address  0x00004004
	@param Mask     0x00000800
	@param Shift    11
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_FLOWCONTROL_P4__MSK_RTLOWBOUNDARY_DP1_R                                            0x00000800
#define PNIP_REG_FLOWCONTROL_P4_SHFT_RTLOWBOUNDARY_DP1_R                                            11
#define PNIP_REG_FLOWCONTROL_P4_RSTV_RTLOWBOUNDARY_DP1_R                                            0x00000000

	/**
	@defgroup       FLOWCONTROL_P4__RXBOUNDARY_DP1S RXBOUNDARY_DP1S
	@ingroup        FLOWCONTROL_P4
	@param Address  0x00004004
	@param Mask     0x00010000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_FLOWCONTROL_P4__MSK_RXBOUNDARY_DP1S                                                0x00010000
#define PNIP_REG_FLOWCONTROL_P4_SHFT_RXBOUNDARY_DP1S                                                16
#define PNIP_REG_FLOWCONTROL_P4_RSTV_RXBOUNDARY_DP1S                                                0x00000000

	/**
	@defgroup       FLOWCONTROL_P4__TXBOUNDARY_DP1S TXBOUNDARY_DP1S
	@ingroup        FLOWCONTROL_P4
	@param Address  0x00004004
	@param Mask     0x00020000
	@param Shift    17
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_FLOWCONTROL_P4__MSK_TXBOUNDARY_DP1S                                                0x00020000
#define PNIP_REG_FLOWCONTROL_P4_SHFT_TXBOUNDARY_DP1S                                                17
#define PNIP_REG_FLOWCONTROL_P4_RSTV_TXBOUNDARY_DP1S                                                0x00000000

	/**
	@defgroup       FLOWCONTROL_P4__RTHIGHBOUNDARY_DP1S RTHIGHBOUNDARY_DP1S
	@ingroup        FLOWCONTROL_P4
	@param Address  0x00004004
	@param Mask     0x00040000
	@param Shift    18
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_FLOWCONTROL_P4__MSK_RTHIGHBOUNDARY_DP1S                                            0x00040000
#define PNIP_REG_FLOWCONTROL_P4_SHFT_RTHIGHBOUNDARY_DP1S                                            18
#define PNIP_REG_FLOWCONTROL_P4_RSTV_RTHIGHBOUNDARY_DP1S                                            0x00000000

	/**
	@defgroup       FLOWCONTROL_P4__RTLOWBOUNDARY_DP1S RTLOWBOUNDARY_DP1S
	@ingroup        FLOWCONTROL_P4
	@param Address  0x00004004
	@param Mask     0x00080000
	@param Shift    19
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_FLOWCONTROL_P4__MSK_RTLOWBOUNDARY_DP1S                                             0x00080000
#define PNIP_REG_FLOWCONTROL_P4_SHFT_RTLOWBOUNDARY_DP1S                                             19
#define PNIP_REG_FLOWCONTROL_P4_RSTV_RTLOWBOUNDARY_DP1S                                             0x00000000

	/**
	@defgroup       FLOWCONTROL_P4__RXBOUNDARY_DP2 RXBOUNDARY_DP2
	@ingroup        FLOWCONTROL_P4
	@param Address  0x00004004
	@param Mask     0x01000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_FLOWCONTROL_P4__MSK_RXBOUNDARY_DP2                                                 0x01000000
#define PNIP_REG_FLOWCONTROL_P4_SHFT_RXBOUNDARY_DP2                                                 24
#define PNIP_REG_FLOWCONTROL_P4_RSTV_RXBOUNDARY_DP2                                                 0x00000000

	/**
	@defgroup       FLOWCONTROL_P4__TXBOUNDARY_DP2 TXBOUNDARY_DP2
	@ingroup        FLOWCONTROL_P4
	@param Address  0x00004004
	@param Mask     0x02000000
	@param Shift    25
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_FLOWCONTROL_P4__MSK_TXBOUNDARY_DP2                                                 0x02000000
#define PNIP_REG_FLOWCONTROL_P4_SHFT_TXBOUNDARY_DP2                                                 25
#define PNIP_REG_FLOWCONTROL_P4_RSTV_TXBOUNDARY_DP2                                                 0x00000000

	/**
	@defgroup       FLOWCONTROL_P4__TXBOUNDARY_RED2GREEN_DP2 TXBOUNDARY_RED2GREEN_DP2
	@ingroup        FLOWCONTROL_P4
	@param Address  0x00004004
	@param Mask     0x04000000
	@param Shift    26
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_FLOWCONTROL_P4__MSK_TXBOUNDARY_RED2GREEN_DP2                                       0x04000000
#define PNIP_REG_FLOWCONTROL_P4_SHFT_TXBOUNDARY_RED2GREEN_DP2                                       26
#define PNIP_REG_FLOWCONTROL_P4_RSTV_TXBOUNDARY_RED2GREEN_DP2                                       0x00000000


	/**
	@defgroup       BLOCKED_PRIOMASK_DP1_P4 BLOCKED_PRIOMASK_DP1_P4
	@ingroup        Register
	@param Address  0x00004008
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
//#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P4                                                            0x00004008
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P4                                                            0x000000E8
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P4_RST__VAL                                                   0x00000000

	/**
	@defgroup       BLOCKED_PRIOMASK_DP1_P4__BLOCKED_PRIORITY_DP1_11_0 BLOCKED_PRIORITY_DP1_11_0
	@ingroup        BLOCKED_PRIOMASK_DP1_P4
	@param Address  0x00004008
	@param Mask     0x00000FFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P4__MSK_BLOCKED_PRIORITY_DP1_11_0                             0x00000FFF
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P4_SHFT_BLOCKED_PRIORITY_DP1_11_0                             0
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P4_RSTV_BLOCKED_PRIORITY_DP1_11_0                             0x00000000

	/**
	@defgroup       BLOCKED_PRIOMASK_DP1_P4__BLOCKED_PRIORITY_DP1_15_14 BLOCKED_PRIORITY_DP1_15_14
	@ingroup        BLOCKED_PRIOMASK_DP1_P4
	@param Address  0x00004008
	@param Mask     0x0000C000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P4__MSK_BLOCKED_PRIORITY_DP1_15_14                            0x0000C000
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P4_SHFT_BLOCKED_PRIORITY_DP1_15_14                            14
#define PNIP_REG_BLOCKED_PRIOMASK_DP1_P4_RSTV_BLOCKED_PRIORITY_DP1_15_14                            0x00000000


	/**
	@defgroup       BLOCKED_PRIOMASK_DP1R_P4 BLOCKED_PRIOMASK_DP1R_P4
	@ingroup        Register
	@param Address  0x0000400C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
//#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P4                                                           0x0000400C
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P4                                                           0x000000EC
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P4_RST__VAL                                                  0x00000000

	/**
	@defgroup       BLOCKED_PRIOMASK_DP1R_P4__BLOCKED_PRIORITY_DP1R_11_0 BLOCKED_PRIORITY_DP1R_11_0
	@ingroup        BLOCKED_PRIOMASK_DP1R_P4
	@param Address  0x0000400C
	@param Mask     0x00000FFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P4__MSK_BLOCKED_PRIORITY_DP1R_11_0                           0x00000FFF
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P4_SHFT_BLOCKED_PRIORITY_DP1R_11_0                           0
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P4_RSTV_BLOCKED_PRIORITY_DP1R_11_0                           0x00000000

	/**
	@defgroup       BLOCKED_PRIOMASK_DP1R_P4__BLOCKED_PRIORITY_DP1R_15_14 BLOCKED_PRIORITY_DP1R_15_14
	@ingroup        BLOCKED_PRIOMASK_DP1R_P4
	@param Address  0x0000400C
	@param Mask     0x0000C000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P4__MSK_BLOCKED_PRIORITY_DP1R_15_14                          0x0000C000
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P4_SHFT_BLOCKED_PRIORITY_DP1R_15_14                          14
#define PNIP_REG_BLOCKED_PRIOMASK_DP1R_P4_RSTV_BLOCKED_PRIORITY_DP1R_15_14                          0x00000000


	/**
	@defgroup       BLOCKED_PRIOMASK_DP1S_P4 BLOCKED_PRIOMASK_DP1S_P4
	@ingroup        Register
	@param Address  0x00004010
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
//#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P4                                                           0x00004010
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P4                                                           0x000000F0
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P4_RST__VAL                                                  0x00000000

	/**
	@defgroup       BLOCKED_PRIOMASK_DP1S_P4__BLOCKED_PRIORITY_DP1S_11_0 BLOCKED_PRIORITY_DP1S_11_0
	@ingroup        BLOCKED_PRIOMASK_DP1S_P4
	@param Address  0x00004010
	@param Mask     0x00000FFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P4__MSK_BLOCKED_PRIORITY_DP1S_11_0                           0x00000FFF
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P4_SHFT_BLOCKED_PRIORITY_DP1S_11_0                           0
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P4_RSTV_BLOCKED_PRIORITY_DP1S_11_0                           0x00000000

	/**
	@defgroup       BLOCKED_PRIOMASK_DP1S_P4__BLOCKED_PRIORITY_DP1S_15_14 BLOCKED_PRIORITY_DP1S_15_14
	@ingroup        BLOCKED_PRIOMASK_DP1S_P4
	@param Address  0x00004010
	@param Mask     0x0000C000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P4__MSK_BLOCKED_PRIORITY_DP1S_15_14                          0x0000C000
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P4_SHFT_BLOCKED_PRIORITY_DP1S_15_14                          14
#define PNIP_REG_BLOCKED_PRIOMASK_DP1S_P4_RSTV_BLOCKED_PRIORITY_DP1S_15_14                          0x00000000


	/**
	@defgroup       BLOCKED_PRIOMASK_DP2_P4 BLOCKED_PRIOMASK_DP2_P4
	@ingroup        Register
	@param Address  0x00004014
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
//#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P4                                                            0x00004014
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P4                                                            0x000000F4
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P4_RST__VAL                                                   0x00000000

	/**
	@defgroup       BLOCKED_PRIOMASK_DP2_P4__BLOCKED_PRIORITY_DP2_11_0 BLOCKED_PRIORITY_DP2_11_0
	@ingroup        BLOCKED_PRIOMASK_DP2_P4
	@param Address  0x00004014
	@param Mask     0x00000FFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P4__MSK_BLOCKED_PRIORITY_DP2_11_0                             0x00000FFF
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P4_SHFT_BLOCKED_PRIORITY_DP2_11_0                             0
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P4_RSTV_BLOCKED_PRIORITY_DP2_11_0                             0x00000000

	/**
	@defgroup       BLOCKED_PRIOMASK_DP2_P4__BLOCKED_PRIORITY_DP2_15_14 BLOCKED_PRIORITY_DP2_15_14
	@ingroup        BLOCKED_PRIOMASK_DP2_P4
	@param Address  0x00004014
	@param Mask     0x0000C000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P4__MSK_BLOCKED_PRIORITY_DP2_15_14                            0x0000C000
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P4_SHFT_BLOCKED_PRIORITY_DP2_15_14                            14
#define PNIP_REG_BLOCKED_PRIOMASK_DP2_P4_RSTV_BLOCKED_PRIORITY_DP2_15_14                            0x00000000


	/**
	@defgroup       MACCONTROL_P4 MACCONTROL_P4
	@ingroup        Register
	@param Address  0x00004018
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
//#define PNIP_REG_MACCONTROL_P4                                                                      0x00004018
#define PNIP_REG_MACCONTROL_P4                                                                      0x000000F8
#define PNIP_REG_MACCONTROL_P4_RST__VAL                                                             0x00000000

	/**
	@defgroup       MACCONTROL_P4__TRANSMIT_ENABLE TRANSMIT_ENABLE
	@ingroup        MACCONTROL_P4
	@param Address  0x00004018
	@param Mask     0x00000001
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_MACCONTROL_P4__MSK_TRANSMIT_ENABLE                                                 0x00000001
#define PNIP_REG_MACCONTROL_P4_SHFT_TRANSMIT_ENABLE                                                 0
#define PNIP_REG_MACCONTROL_P4_RSTV_TRANSMIT_ENABLE                                                 0x00000000

	/**
	@defgroup       MACCONTROL_P4__TRANSMIT_HALTREQUEST TRANSMIT_HALTREQUEST
	@ingroup        MACCONTROL_P4
	@param Address  0x00004018
	@param Mask     0x00000002
	@param Shift    1
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_MACCONTROL_P4__MSK_TRANSMIT_HALTREQUEST                                            0x00000002
#define PNIP_REG_MACCONTROL_P4_SHFT_TRANSMIT_HALTREQUEST                                            1
#define PNIP_REG_MACCONTROL_P4_RSTV_TRANSMIT_HALTREQUEST                                            0x00000000

	/**
	@defgroup       MACCONTROL_P4__RECEIVE_ENABLE RECEIVE_ENABLE
	@ingroup        MACCONTROL_P4
	@param Address  0x00004018
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_MACCONTROL_P4__MSK_RECEIVE_ENABLE                                                  0x00000100
#define PNIP_REG_MACCONTROL_P4_SHFT_RECEIVE_ENABLE                                                  8
#define PNIP_REG_MACCONTROL_P4_RSTV_RECEIVE_ENABLE                                                  0x00000000

	/**
	@defgroup       MACCONTROL_P4__RECEIVE_HALTREQUEST RECEIVE_HALTREQUEST
	@ingroup        MACCONTROL_P4
	@param Address  0x00004018
	@param Mask     0x00000200
	@param Shift    9
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_MACCONTROL_P4__MSK_RECEIVE_HALTREQUEST                                             0x00000200
#define PNIP_REG_MACCONTROL_P4_SHFT_RECEIVE_HALTREQUEST                                             9
#define PNIP_REG_MACCONTROL_P4_RSTV_RECEIVE_HALTREQUEST                                             0x00000000

	/**
	@defgroup       MACCONTROL_P4__BYPASS_MII_SYNC BYPASS_MII_SYNC
	@ingroup        MACCONTROL_P4
	@param Address  0x00004018
	@param Mask     0x00010000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_MACCONTROL_P4__MSK_BYPASS_MII_SYNC                                                 0x00010000
#define PNIP_REG_MACCONTROL_P4_SHFT_BYPASS_MII_SYNC                                                 16
#define PNIP_REG_MACCONTROL_P4_RSTV_BYPASS_MII_SYNC                                                 0x00000000


	/**
	@defgroup       PREAMBLELENGTH_P4 PREAMBLELENGTH_P4
	@ingroup        Register
	@param Address  0x0000402C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
//#define PNIP_REG_PREAMBLELENGTH_P4                                                                  0x0000402C
#define PNIP_REG_PREAMBLELENGTH_P4                                                                  0x000000FC
#define PNIP_REG_PREAMBLELENGTH_P4_RST__VAL                                                         0x00070007

	/**
	@defgroup       PREAMBLELENGTH_P4__TXD_LENGTH_100M TXD_LENGTH_100M
	@ingroup        PREAMBLELENGTH_P4
	@param Address  0x0000402C
	@param Mask     0x00000007
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000007
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PREAMBLELENGTH_P4__MSK_TXD_LENGTH_100M                                             0x00000007
#define PNIP_REG_PREAMBLELENGTH_P4_SHFT_TXD_LENGTH_100M                                             0
#define PNIP_REG_PREAMBLELENGTH_P4_RSTV_TXD_LENGTH_100M                                             0x00000007

	/**
	@defgroup       PREAMBLELENGTH_P4__RXD_MINLENGTH_100M RXD_MINLENGTH_100M
	@ingroup        PREAMBLELENGTH_P4
	@param Address  0x0000402C
	@param Mask     0x00000700
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PREAMBLELENGTH_P4__MSK_RXD_MINLENGTH_100M                                          0x00000700
#define PNIP_REG_PREAMBLELENGTH_P4_SHFT_RXD_MINLENGTH_100M                                          8
#define PNIP_REG_PREAMBLELENGTH_P4_RSTV_RXD_MINLENGTH_100M                                          0x00000000

	/**
	@defgroup       PREAMBLELENGTH_P4__TXD_LENGTH_1G TXD_LENGTH_1G
	@ingroup        PREAMBLELENGTH_P4
	@param Address  0x0000402C
	@param Mask     0x00070000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000007
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PREAMBLELENGTH_P4__MSK_TXD_LENGTH_1G                                               0x00070000
#define PNIP_REG_PREAMBLELENGTH_P4_SHFT_TXD_LENGTH_1G                                               16
#define PNIP_REG_PREAMBLELENGTH_P4_RSTV_TXD_LENGTH_1G                                               0x00000007

	/**
	@defgroup       PREAMBLELENGTH_P4__RXD_MINLENGTH_1G RXD_MINLENGTH_1G
	@ingroup        PREAMBLELENGTH_P4
	@param Address  0x0000402C
	@param Mask     0x07000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PREAMBLELENGTH_P4__MSK_RXD_MINLENGTH_1G                                            0x07000000
#define PNIP_REG_PREAMBLELENGTH_P4_SHFT_RXD_MINLENGTH_1G                                            24
#define PNIP_REG_PREAMBLELENGTH_P4_RSTV_RXD_MINLENGTH_1G                                            0x00000000


	/**
	@defgroup       IRT_DELAYTIME_P4 IRT_DELAYTIME_P4
	@ingroup        Register
	@param Address  0x0000403C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
//#define PNIP_REG_IRT_DELAYTIME_P4                                                                   0x0000403C
#define PNIP_REG_IRT_DELAYTIME_P4                                                                   0x00000100
#define PNIP_REG_IRT_DELAYTIME_P4_RST__VAL                                                          0x00000000

	/**
	@defgroup       IRT_DELAYTIME_P4__DELAY_TIME DELAY_TIME
	@ingroup        IRT_DELAYTIME_P4
	@param Address  0x0000403C
	@param Mask     0x0003FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_IRT_DELAYTIME_P4__MSK_DELAY_TIME                                                   0x0003FFFF
#define PNIP_REG_IRT_DELAYTIME_P4_SHFT_DELAY_TIME                                                   0
#define PNIP_REG_IRT_DELAYTIME_P4_RSTV_DELAY_TIME                                                   0x00000000

	/**
	@defgroup       IRT_DELAYTIME_P4__DELAY_MODE DELAY_MODE
	@ingroup        IRT_DELAYTIME_P4
	@param Address  0x0000403C
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_R2_REG_IRT_DELAYTIME_P4__MSK_DELAY_MODE                                                0x80000000
#define PNIP_R2_REG_IRT_DELAYTIME_P4_SHFT_DELAY_MODE                                                31
#define PNIP_R2_REG_IRT_DELAYTIME_P4_RSTV_DELAY_MODE                                                0x00000000


	/**
	@defgroup       IRT_DELAYSTATUS_0_P4 IRT_DELAYSTATUS_0_P4
	@ingroup        Register
	@param Address  0x00004040
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
//#define PNIP_REG_IRT_DELAYSTATUS_0_P4                                                               0x00004040
#define PNIP_REG_IRT_DELAYSTATUS_0_P4                                                               0x00000104
#define PNIP_REG_IRT_DELAYSTATUS_0_P4_RST__VAL                                                      0x00000000

	/**
	@defgroup       IRT_DELAYSTATUS_0_P4__FRAMEID FRAMEID
	@ingroup        IRT_DELAYSTATUS_0_P4
	@param Address  0x00004040
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_IRT_DELAYSTATUS_0_P4__MSK_FRAMEID                                                  0x0000FFFF
#define PNIP_REG_IRT_DELAYSTATUS_0_P4_SHFT_FRAMEID                                                  0
#define PNIP_REG_IRT_DELAYSTATUS_0_P4_RSTV_FRAMEID                                                  0x00000000

	/**
	@defgroup       IRT_DELAYSTATUS_0_P4__ETHERTYPE ETHERTYPE
	@ingroup        IRT_DELAYSTATUS_0_P4
	@param Address  0x00004040
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_IRT_DELAYSTATUS_0_P4__MSK_ETHERTYPE                                                0xFFFF0000
#define PNIP_REG_IRT_DELAYSTATUS_0_P4_SHFT_ETHERTYPE                                                16
#define PNIP_REG_IRT_DELAYSTATUS_0_P4_RSTV_ETHERTYPE                                                0x00000000


	/**
	@defgroup       IRT_DELAYSTATUS_1_P4 IRT_DELAYSTATUS_1_P4
	@ingroup        Register
	@param Address  0x00004044
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
//#define PNIP_REG_IRT_DELAYSTATUS_1_P4                                                               0x00004044
#define PNIP_REG_IRT_DELAYSTATUS_1_P4                                                               0x00000108
#define PNIP_REG_IRT_DELAYSTATUS_1_P4_RST__VAL                                                      0x00000000

	/**
	@defgroup       IRT_DELAYSTATUS_1_P4__TXTIME TXTIME
	@ingroup        IRT_DELAYSTATUS_1_P4
	@param Address  0x00004044
	@param Mask     0x1FFFFFFF
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_IRT_DELAYSTATUS_1_P4__MSK_TXTIME                                                   0x1FFFFFFF
#define PNIP_REG_IRT_DELAYSTATUS_1_P4_SHFT_TXTIME                                                   0
#define PNIP_REG_IRT_DELAYSTATUS_1_P4_RSTV_TXTIME                                                   0x00000000

	/**
	@defgroup       IRT_DELAYSTATUS_1_P4__SOURCE SOURCE
	@ingroup        IRT_DELAYSTATUS_1_P4
	@param Address  0x00004044
	@param Mask     0x20000000
	@param Shift    29
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_IRT_DELAYSTATUS_1_P4__MSK_SOURCE                                                   0x20000000
#define PNIP_REG_IRT_DELAYSTATUS_1_P4_SHFT_SOURCE                                                   29
#define PNIP_REG_IRT_DELAYSTATUS_1_P4_RSTV_SOURCE                                                   0x00000000

	/**
	@defgroup       IRT_DELAYSTATUS_1_P4__TIMEBASE TIMEBASE
	@ingroup        IRT_DELAYSTATUS_1_P4
	@param Address  0x00004044
	@param Mask     0x40000000
	@param Shift    30
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_IRT_DELAYSTATUS_1_P4__MSK_TIMEBASE                                                 0x40000000
#define PNIP_REG_IRT_DELAYSTATUS_1_P4_SHFT_TIMEBASE                                                 30
#define PNIP_REG_IRT_DELAYSTATUS_1_P4_RSTV_TIMEBASE                                                 0x00000000

	/**
	@defgroup       IRT_DELAYSTATUS_1_P4__BUSY BUSY
	@ingroup        IRT_DELAYSTATUS_1_P4
	@param Address  0x00004044
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_IRT_DELAYSTATUS_1_P4__MSK_BUSY                                                     0x80000000
#define PNIP_REG_IRT_DELAYSTATUS_1_P4_SHFT_BUSY                                                     31
#define PNIP_REG_IRT_DELAYSTATUS_1_P4_RSTV_BUSY                                                     0x00000000


	/**
	@defgroup       API_FORWARDINGMODE_P4 API_FORWARDINGMODE_P4
	@ingroup        Register
	@param Address  0x00004048
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
//#define PNIP_REG_API_FORWARDINGMODE_P4                                                              0x00004048
#define PNIP_REG_API_FORWARDINGMODE_P4                                                              0x0000010C
#define PNIP_REG_API_FORWARDINGMODE_P4_RST__VAL                                                     0x0000CFFF

	/**
	@defgroup       API_FORWARDINGMODE_P4__API_FWMODE API_FWMODE
	@ingroup        API_FORWARDINGMODE_P4
	@param Address  0x00004048
	@param Mask     0x00000FFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000FFF
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_API_FORWARDINGMODE_P4__MSK_API_FWMODE                                              0x00000FFF
#define PNIP_REG_API_FORWARDINGMODE_P4_SHFT_API_FWMODE                                              0
#define PNIP_REG_API_FORWARDINGMODE_P4_RSTV_API_FWMODE                                              0x00000FFF

	/**
	@defgroup       API_FORWARDINGMODE_P4__API_FWMODE_14 API_FWMODE_14
	@ingroup        API_FORWARDINGMODE_P4
	@param Address  0x00004048
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_API_FORWARDINGMODE_P4__MSK_API_FWMODE_14                                           0x00004000
#define PNIP_REG_API_FORWARDINGMODE_P4_SHFT_API_FWMODE_14                                           14
#define PNIP_REG_API_FORWARDINGMODE_P4_RSTV_API_FWMODE_14                                           0x00000001

	/**
	@defgroup       API_FORWARDINGMODE_P4__API_FWMODE_15 API_FWMODE_15
	@ingroup        API_FORWARDINGMODE_P4
	@param Address  0x00004048
	@param Mask     0x00008000
	@param Shift    15
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_API_FORWARDINGMODE_P4__MSK_API_FWMODE_15                                           0x00008000
#define PNIP_REG_API_FORWARDINGMODE_P4_SHFT_API_FWMODE_15                                           15
#define PNIP_REG_API_FORWARDINGMODE_P4_RSTV_API_FWMODE_15                                           0x00000001


	/**
	@defgroup       TXFRAMELENGTH_P4 TXFRAMELENGTH_P4
	@ingroup        Register
	@param Address  0x00004054
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
//#define PNIP_REG_TXFRAMELENGTH_P4                                                                   0x00004054
#define PNIP_REG_TXFRAMELENGTH_P4                                                                   0x00000110
#define PNIP_REG_TXFRAMELENGTH_P4_RST__VAL                                                          0x000005FC

	/**
	@defgroup       TXFRAMELENGTH_P4__TXFRAMELENGTH TXFRAMELENGTH
	@ingroup        TXFRAMELENGTH_P4
	@param Address  0x00004054
	@param Mask     0x000007FF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x000005FC
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_TXFRAMELENGTH_P4__MSK_TXFRAMELENGTH                                                0x000007FF
#define PNIP_REG_TXFRAMELENGTH_P4_SHFT_TXFRAMELENGTH                                                0
#define PNIP_REG_TXFRAMELENGTH_P4_RSTV_TXFRAMELENGTH                                                0x000005FC


	/**
	@defgroup       PHY_CONTROL PHY_CONTROL
	@ingroup        Register
	@param Address  0x00008000
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_PHY_CONTROL                                                                        0x00008000
#define PNIP_REG_PHY_CONTROL                                                                        0x00000114

	/**
	@defgroup       PHY_CONTROL__PHY_ACTIVATE PHY_ACTIVATE
	@ingroup        PHY_CONTROL
	@param Address  0x00008000
	@param Mask     0x00000001
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_PHY_CONTROL__MSK_PHY_ACTIVATE                                                   0x00000001
#define PNIP_R2_REG_PHY_CONTROL_SHFT_PHY_ACTIVATE                                                   0
#define PNIP_R2_REG_PHY_CONTROL_RSTV_PHY_ACTIVATE                                                   0x00000000

	/**
	@defgroup       PHY_CONTROL__PHY_ACTIVATE PHY_ACTIVATE
	@ingroup        PHY_CONTROL
	@param Address  0x00008000
	@param Mask     0x0000000F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_PHY_CONTROL__MSK_PHY_ACTIVATE                                                   0x0000000F
#define PNIP_R3_REG_PHY_CONTROL_SHFT_PHY_ACTIVATE                                                   0
#define PNIP_R3_REG_PHY_CONTROL_RSTV_PHY_ACTIVATE                                                   0x00000000

	/**
	@defgroup       PHY_CONTROL__TRANSFERRATE_DIV TRANSFERRATE_DIV
	@ingroup        PHY_CONTROL
	@param Address  0x00008000
	@param Mask     0x0000FF00
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000032
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_PHY_CONTROL__MSK_TRANSFERRATE_DIV                                                  0x0000FF00
#define PNIP_REG_PHY_CONTROL_SHFT_TRANSFERRATE_DIV                                                  8
#define PNIP_REG_PHY_CONTROL_RSTV_TRANSFERRATE_DIV                                                  0x00000032

	/**
	@defgroup       PHY_CONTROL__MDIO_HOLD MDIO_HOLD
	@ingroup        PHY_CONTROL
	@param Address  0x00008000
	@param Mask     0x00030000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_PHY_CONTROL__MSK_MDIO_HOLD                                                      0x00030000
#define PNIP_R2_REG_PHY_CONTROL_SHFT_MDIO_HOLD                                                      16
#define PNIP_R2_REG_PHY_CONTROL_RSTV_MDIO_HOLD                                                      0x00000001

	/**
	@defgroup       PHY_CONTROL__MDIO_HOLD MDIO_HOLD
	@ingroup        PHY_CONTROL
	@param Address  0x00008000
	@param Mask     0x00070000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000007
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_PHY_CONTROL__MSK_MDIO_HOLD                                                      0x00070000
#define PNIP_R3_REG_PHY_CONTROL_SHFT_MDIO_HOLD                                                      16
#define PNIP_R3_REG_PHY_CONTROL_RSTV_MDIO_HOLD                                                      0x00000007


	/**
	@defgroup       MD_CA MD_CA
	@ingroup        Register
	@param Address  0x00008004
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,w,r
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_MD_CA                                                                              0x00008004
#define PNIP_REG_MD_CA                                                                              0x00000118
#define PNIP_REG_MD_CA_RST__VAL                                                                     0x00020000

	/**
	@defgroup       MD_CA__ADDRESS ADDRESS
	@ingroup        MD_CA
	@param Address  0x00008004
	@param Mask     0x0000001F
	@param Shift    0
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_MD_CA__MSK_ADDRESS                                                                 0x0000001F
#define PNIP_REG_MD_CA_SHFT_ADDRESS                                                                 0
#define PNIP_REG_MD_CA_RSTV_ADDRESS                                                                 0x00000000

	/**
	@defgroup       MD_CA__PHY_ADDRESS PHY_ADDRESS
	@ingroup        MD_CA
	@param Address  0x00008004
	@param Mask     0x000003E0
	@param Shift    5
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_MD_CA__MSK_PHY_ADDRESS                                                             0x000003E0
#define PNIP_REG_MD_CA_SHFT_PHY_ADDRESS                                                             5
#define PNIP_REG_MD_CA_RSTV_PHY_ADDRESS                                                             0x00000000

	/**
	@defgroup       MD_CA__WRITE WRITE
	@ingroup        MD_CA
	@param Address  0x00008004
	@param Mask     0x00000400
	@param Shift    10
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_MD_CA__MSK_WRITE                                                                   0x00000400
#define PNIP_REG_MD_CA_SHFT_WRITE                                                                   10
#define PNIP_REG_MD_CA_RSTV_WRITE                                                                   0x00000000

	/**
	@defgroup       MD_CA__BUSY BUSY
	@ingroup        MD_CA
	@param Address  0x00008004
	@param Mask     0x00000800
	@param Shift    11
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_MD_CA__MSK_BUSY                                                                    0x00000800
#define PNIP_REG_MD_CA_SHFT_BUSY                                                                    11
#define PNIP_REG_MD_CA_RSTV_BUSY                                                                    0x00000000

	/**
	@defgroup       MD_CA__WAITTIME_PREAMBLE WAITTIME_PREAMBLE
	@ingroup        MD_CA
	@param Address  0x00008004
	@param Mask     0x0003F000
	@param Shift    12
	@param Access   r,w
	@param Reset    0x00000020
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_MD_CA__MSK_WAITTIME_PREAMBLE                                                       0x0003F000
#define PNIP_REG_MD_CA_SHFT_WAITTIME_PREAMBLE                                                       12
#define PNIP_REG_MD_CA_RSTV_WAITTIME_PREAMBLE                                                       0x00000020


	/**
	@defgroup       MD_DATA MD_DATA
	@ingroup        Register
	@param Address  0x00008008
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_MD_DATA                                                                            0x00008008
#define PNIP_REG_MD_DATA                                                                            0x0000011C
#define PNIP_REG_MD_DATA_RST__VAL                                                                   0x00000000

	/**
	@defgroup       MD_DATA__MD_DATA MD_DATA
	@ingroup        MD_DATA
	@param Address  0x00008008
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_MD_DATA__MSK_MD_DATA                                                               0x0000FFFF
#define PNIP_REG_MD_DATA_SHFT_MD_DATA                                                               0
#define PNIP_REG_MD_DATA_RSTV_MD_DATA                                                               0x00000000


	/**
	@defgroup       STATUSCHANGE STATUSCHANGE
	@ingroup        Register
	@param Address  0x0000800C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_STATUSCHANGE                                                                       0x0000800C
#define PNIP_REG_STATUSCHANGE                                                                       0x00000120
#define PNIP_REG_STATUSCHANGE_RST__VAL                                                              0x00000000

	/**
	@defgroup       STATUSCHANGE__STATUSCHANGE1_P1 STATUSCHANGE1_P1
	@ingroup        STATUSCHANGE
	@param Address  0x0000800C
	@param Mask     0x00000001
	@param Shift    0
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_STATUSCHANGE__MSK_STATUSCHANGE1_P1                                                 0x00000001
#define PNIP_REG_STATUSCHANGE_SHFT_STATUSCHANGE1_P1                                                 0
#define PNIP_REG_STATUSCHANGE_RSTV_STATUSCHANGE1_P1                                                 0x00000000

	/**
	@defgroup       STATUSCHANGE__STATUSCHANGE2_P1 STATUSCHANGE2_P1
	@ingroup        STATUSCHANGE
	@param Address  0x0000800C
	@param Mask     0x00000002
	@param Shift    1
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_STATUSCHANGE__MSK_STATUSCHANGE2_P1                                                 0x00000002
#define PNIP_REG_STATUSCHANGE_SHFT_STATUSCHANGE2_P1                                                 1
#define PNIP_REG_STATUSCHANGE_RSTV_STATUSCHANGE2_P1                                                 0x00000000

	/**
	@defgroup       STATUSCHANGE__STATUSCHANGE3_P1 STATUSCHANGE3_P1
	@ingroup        STATUSCHANGE
	@param Address  0x0000800C
	@param Mask     0x00000004
	@param Shift    2
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_STATUSCHANGE__MSK_STATUSCHANGE3_P1                                                 0x00000004
#define PNIP_REG_STATUSCHANGE_SHFT_STATUSCHANGE3_P1                                                 2
#define PNIP_REG_STATUSCHANGE_RSTV_STATUSCHANGE3_P1                                                 0x00000000

	/**
	@defgroup       STATUSCHANGE__PHY_PWRUP_P1 PHY_PWRUP_P1
	@ingroup        STATUSCHANGE
	@param Address  0x0000800C
	@param Mask     0x00000008
	@param Shift    3
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_STATUSCHANGE__MSK_PHY_PWRUP_P1                                                     0x00000008
#define PNIP_REG_STATUSCHANGE_SHFT_PHY_PWRUP_P1                                                     3
#define PNIP_REG_STATUSCHANGE_RSTV_PHY_PWRUP_P1                                                     0x00000000

	/**
	@defgroup       STATUSCHANGE__STATUSCHANGE1_P2 STATUSCHANGE1_P2
	@ingroup        STATUSCHANGE
	@param Address  0x0000800C
	@param Mask     0x00000100
	@param Shift    8
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_STATUSCHANGE__MSK_STATUSCHANGE1_P2                                                 0x00000100
#define PNIP_REG_STATUSCHANGE_SHFT_STATUSCHANGE1_P2                                                 8
#define PNIP_REG_STATUSCHANGE_RSTV_STATUSCHANGE1_P2                                                 0x00000000

	/**
	@defgroup       STATUSCHANGE__STATUSCHANGE2_P2 STATUSCHANGE2_P2
	@ingroup        STATUSCHANGE
	@param Address  0x0000800C
	@param Mask     0x00000200
	@param Shift    9
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_STATUSCHANGE__MSK_STATUSCHANGE2_P2                                                 0x00000200
#define PNIP_REG_STATUSCHANGE_SHFT_STATUSCHANGE2_P2                                                 9
#define PNIP_REG_STATUSCHANGE_RSTV_STATUSCHANGE2_P2                                                 0x00000000

	/**
	@defgroup       STATUSCHANGE__STATUSCHANGE3_P2 STATUSCHANGE3_P2
	@ingroup        STATUSCHANGE
	@param Address  0x0000800C
	@param Mask     0x00000400
	@param Shift    10
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_STATUSCHANGE__MSK_STATUSCHANGE3_P2                                                 0x00000400
#define PNIP_REG_STATUSCHANGE_SHFT_STATUSCHANGE3_P2                                                 10
#define PNIP_REG_STATUSCHANGE_RSTV_STATUSCHANGE3_P2                                                 0x00000000

	/**
	@defgroup       STATUSCHANGE__PHY_PWRUP_P2 PHY_PWRUP_P2
	@ingroup        STATUSCHANGE
	@param Address  0x0000800C
	@param Mask     0x00000800
	@param Shift    11
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_STATUSCHANGE__MSK_PHY_PWRUP_P2                                                     0x00000800
#define PNIP_REG_STATUSCHANGE_SHFT_PHY_PWRUP_P2                                                     11
#define PNIP_REG_STATUSCHANGE_RSTV_PHY_PWRUP_P2                                                     0x00000000

	/**
	@defgroup       STATUSCHANGE__STATUSCHANGE1_P3 STATUSCHANGE1_P3
	@ingroup        STATUSCHANGE
	@param Address  0x0000800C
	@param Mask     0x00010000
	@param Shift    16
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_STATUSCHANGE__MSK_STATUSCHANGE1_P3                                                 0x00010000
#define PNIP_REG_STATUSCHANGE_SHFT_STATUSCHANGE1_P3                                                 16
#define PNIP_REG_STATUSCHANGE_RSTV_STATUSCHANGE1_P3                                                 0x00000000

	/**
	@defgroup       STATUSCHANGE__STATUSCHANGE2_P3 STATUSCHANGE2_P3
	@ingroup        STATUSCHANGE
	@param Address  0x0000800C
	@param Mask     0x00020000
	@param Shift    17
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_STATUSCHANGE__MSK_STATUSCHANGE2_P3                                                 0x00020000
#define PNIP_REG_STATUSCHANGE_SHFT_STATUSCHANGE2_P3                                                 17
#define PNIP_REG_STATUSCHANGE_RSTV_STATUSCHANGE2_P3                                                 0x00000000

	/**
	@defgroup       STATUSCHANGE__STATUSCHANGE3_P3 STATUSCHANGE3_P3
	@ingroup        STATUSCHANGE
	@param Address  0x0000800C
	@param Mask     0x00040000
	@param Shift    18
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_STATUSCHANGE__MSK_STATUSCHANGE3_P3                                                 0x00040000
#define PNIP_REG_STATUSCHANGE_SHFT_STATUSCHANGE3_P3                                                 18
#define PNIP_REG_STATUSCHANGE_RSTV_STATUSCHANGE3_P3                                                 0x00000000

	/**
	@defgroup       STATUSCHANGE__PHY_PWRUP_P3 PHY_PWRUP_P3
	@ingroup        STATUSCHANGE
	@param Address  0x0000800C
	@param Mask     0x00080000
	@param Shift    19
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_STATUSCHANGE__MSK_PHY_PWRUP_P3                                                     0x00080000
#define PNIP_REG_STATUSCHANGE_SHFT_PHY_PWRUP_P3                                                     19
#define PNIP_REG_STATUSCHANGE_RSTV_PHY_PWRUP_P3                                                     0x00000000

	/**
	@defgroup       STATUSCHANGE__STATUSCHANGE1_P4 STATUSCHANGE1_P4
	@ingroup        STATUSCHANGE
	@param Address  0x0000800C
	@param Mask     0x01000000
	@param Shift    24
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_STATUSCHANGE__MSK_STATUSCHANGE1_P4                                                 0x01000000
#define PNIP_REG_STATUSCHANGE_SHFT_STATUSCHANGE1_P4                                                 24
#define PNIP_REG_STATUSCHANGE_RSTV_STATUSCHANGE1_P4                                                 0x00000000

	/**
	@defgroup       STATUSCHANGE__STATUSCHANGE2_P4 STATUSCHANGE2_P4
	@ingroup        STATUSCHANGE
	@param Address  0x0000800C
	@param Mask     0x02000000
	@param Shift    25
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_STATUSCHANGE__MSK_STATUSCHANGE2_P4                                                 0x02000000
#define PNIP_REG_STATUSCHANGE_SHFT_STATUSCHANGE2_P4                                                 25
#define PNIP_REG_STATUSCHANGE_RSTV_STATUSCHANGE2_P4                                                 0x00000000

	/**
	@defgroup       STATUSCHANGE__STATUSCHANGE3_P4 STATUSCHANGE3_P4
	@ingroup        STATUSCHANGE
	@param Address  0x0000800C
	@param Mask     0x04000000
	@param Shift    26
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_STATUSCHANGE__MSK_STATUSCHANGE3_P4                                                 0x04000000
#define PNIP_REG_STATUSCHANGE_SHFT_STATUSCHANGE3_P4                                                 26
#define PNIP_REG_STATUSCHANGE_RSTV_STATUSCHANGE3_P4                                                 0x00000000

	/**
	@defgroup       STATUSCHANGE__PHY_PWRUP_P4 PHY_PWRUP_P4
	@ingroup        STATUSCHANGE
	@param Address  0x0000800C
	@param Mask     0x08000000
	@param Shift    27
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_STATUSCHANGE__MSK_PHY_PWRUP_P4                                                     0x08000000
#define PNIP_REG_STATUSCHANGE_SHFT_PHY_PWRUP_P4                                                     27
#define PNIP_REG_STATUSCHANGE_RSTV_PHY_PWRUP_P4                                                     0x00000000


	/**
	@defgroup       PHYCOMMAND_P1 PHYCOMMAND_P1
	@ingroup        Register
	@param Address  0x00008010
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
//#define PNIP_REG_PHYCOMMAND_P1                                                                      0x00008010
#define PNIP_REG_PHYCOMMAND_P1                                                                      0x00000124

	/**
	@defgroup       PHYCOMMAND_P1__PHY_ADDRESS PHY_ADDRESS
	@ingroup        PHYCOMMAND_P1
	@param Address  0x00008010
	@param Mask     0x0000001F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PHYCOMMAND_P1__MSK_PHY_ADDRESS                                                     0x0000001F
#define PNIP_REG_PHYCOMMAND_P1_SHFT_PHY_ADDRESS                                                     0
#define PNIP_REG_PHYCOMMAND_P1_RSTV_PHY_ADDRESS                                                     0x00000000

	/**
	@defgroup       PHYCOMMAND_P1__ENABLE ENABLE
	@ingroup        PHYCOMMAND_P1
	@param Address  0x00008010
	@param Mask     0x00000020
	@param Shift    5
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_R3_REG_PHYCOMMAND_P1__MSK_ENABLE                                                       0x00000020
#define PNIP_R3_REG_PHYCOMMAND_P1_SHFT_ENABLE                                                       5
#define PNIP_R3_REG_PHYCOMMAND_P1_RSTV_ENABLE                                                       0x00000000

	/**
	@defgroup       PHYCOMMAND_P1__ENABLE ENABLE
	@ingroup        PHYCOMMAND_P1
	@param Address  0x00008010
	@param Mask     0x00000020
	@param Shift    5
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_R2_REG_PHYCOMMAND_P1__MSK_ENABLE                                                       0x00000020
#define PNIP_R2_REG_PHYCOMMAND_P1_SHFT_ENABLE                                                       5
#define PNIP_R2_REG_PHYCOMMAND_P1_RSTV_ENABLE                                                       0x00000000

	/**
	@defgroup       PHYCOMMAND_P1__WAITTIME_PREAMBLE WAITTIME_PREAMBLE
	@ingroup        PHYCOMMAND_P1
	@param Address  0x00008010
	@param Mask     0x00000FC0
	@param Shift    6
	@param Access   r,w
	@param Reset    0x00000020
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PHYCOMMAND_P1__MSK_WAITTIME_PREAMBLE                                               0x00000FC0
#define PNIP_REG_PHYCOMMAND_P1_SHFT_WAITTIME_PREAMBLE                                               6
#define PNIP_REG_PHYCOMMAND_P1_RSTV_WAITTIME_PREAMBLE                                               0x00000020

	/**
	@defgroup       PHYCOMMAND_P1__EN_PWRUPRST EN_PWRUPRST
	@ingroup        PHYCOMMAND_P1
	@param Address  0x00008010
	@param Mask     0x00001000
	@param Shift    12
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PHYCOMMAND_P1__MSK_EN_PWRUPRST                                                     0x00001000
#define PNIP_REG_PHYCOMMAND_P1_SHFT_EN_PWRUPRST                                                     12
#define PNIP_REG_PHYCOMMAND_P1_RSTV_EN_PWRUPRST                                                     0x00000000


	/**
	@defgroup       PHYOUI1_SELECT_P1 PHYOUI1_SELECT_P1
	@ingroup        Register
	@param Address  0x00008014
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
//#define PNIP_REG_PHYOUI1_SELECT_P1                                                                  0x00008014
#define PNIP_REG_PHYOUI1_SELECT_P1                                                                  0x00000128
#define PNIP_REG_PHYOUI1_SELECT_P1_RST__VAL                                                         0x00000002

	/**
	@defgroup       PHYOUI1_SELECT_P1__REGISTER_ADDRESS REGISTER_ADDRESS
	@ingroup        PHYOUI1_SELECT_P1
	@param Address  0x00008014
	@param Mask     0x0000001F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000002
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PHYOUI1_SELECT_P1__MSK_REGISTER_ADDRESS                                            0x0000001F
#define PNIP_REG_PHYOUI1_SELECT_P1_SHFT_REGISTER_ADDRESS                                            0
#define PNIP_REG_PHYOUI1_SELECT_P1_RSTV_REGISTER_ADDRESS                                            0x00000002

	/**
	@defgroup       PHYOUI1_SELECT_P1__ENABLE ENABLE
	@ingroup        PHYOUI1_SELECT_P1
	@param Address  0x00008014
	@param Mask     0x00000020
	@param Shift    5
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PHYOUI1_SELECT_P1__MSK_ENABLE                                                      0x00000020
#define PNIP_REG_PHYOUI1_SELECT_P1_SHFT_ENABLE                                                      5
#define PNIP_REG_PHYOUI1_SELECT_P1_RSTV_ENABLE                                                      0x00000000

	/**
	@defgroup       PHYOUI1_SELECT_P1__COMPARE_MODE COMPARE_MODE
	@ingroup        PHYOUI1_SELECT_P1
	@param Address  0x00008014
	@param Mask     0x00000040
	@param Shift    6
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PHYOUI1_SELECT_P1__MSK_COMPARE_MODE                                                0x00000040
#define PNIP_REG_PHYOUI1_SELECT_P1_SHFT_COMPARE_MODE                                                6
#define PNIP_REG_PHYOUI1_SELECT_P1_RSTV_COMPARE_MODE                                                0x00000000

	/**
	@defgroup       PHYOUI1_SELECT_P1__OUI1 OUI1
	@ingroup        PHYOUI1_SELECT_P1
	@param Address  0x00008014
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PHYOUI1_SELECT_P1__MSK_OUI1                                                        0xFFFF0000
#define PNIP_REG_PHYOUI1_SELECT_P1_SHFT_OUI1                                                        16
#define PNIP_REG_PHYOUI1_SELECT_P1_RSTV_OUI1                                                        0x00000000


	/**
	@defgroup       PHYSTATUS1_SELECT_P1 PHYSTATUS1_SELECT_P1
	@ingroup        Register
	@param Address  0x0000801C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
//#define PNIP_REG_PHYSTATUS1_SELECT_P1                                                               0x0000801C
#define PNIP_REG_PHYSTATUS1_SELECT_P1                                                               0x0000012C
#define PNIP_REG_PHYSTATUS1_SELECT_P1_RST__VAL                                                      0x00042001

	/**
	@defgroup       PHYSTATUS1_SELECT_P1__REGISTER_ADDRESS REGISTER_ADDRESS
	@ingroup        PHYSTATUS1_SELECT_P1
	@param Address  0x0000801C
	@param Mask     0x0000001F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PHYSTATUS1_SELECT_P1__MSK_REGISTER_ADDRESS                                         0x0000001F
#define PNIP_REG_PHYSTATUS1_SELECT_P1_SHFT_REGISTER_ADDRESS                                         0
#define PNIP_REG_PHYSTATUS1_SELECT_P1_RSTV_REGISTER_ADDRESS                                         0x00000001

	/**
	@defgroup       PHYSTATUS1_SELECT_P1__ENABLE ENABLE
	@ingroup        PHYSTATUS1_SELECT_P1
	@param Address  0x0000801C
	@param Mask     0x00000020
	@param Shift    5
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PHYSTATUS1_SELECT_P1__MSK_ENABLE                                                   0x00000020
#define PNIP_REG_PHYSTATUS1_SELECT_P1_SHFT_ENABLE                                                   5
#define PNIP_REG_PHYSTATUS1_SELECT_P1_RSTV_ENABLE                                                   0x00000000

	/**
	@defgroup       PHYSTATUS1_SELECT_P1__LINKCHECK_ENABLE LINKCHECK_ENABLE
	@ingroup        PHYSTATUS1_SELECT_P1
	@param Address  0x0000801C
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PHYSTATUS1_SELECT_P1__MSK_LINKCHECK_ENABLE                                         0x00000100
#define PNIP_REG_PHYSTATUS1_SELECT_P1_SHFT_LINKCHECK_ENABLE                                         8
#define PNIP_REG_PHYSTATUS1_SELECT_P1_RSTV_LINKCHECK_ENABLE                                         0x00000000

	/**
	@defgroup       PHYSTATUS1_SELECT_P1__LINKCHECK_LEVEL LINKCHECK_LEVEL
	@ingroup        PHYSTATUS1_SELECT_P1
	@param Address  0x0000801C
	@param Mask     0x00000200
	@param Shift    9
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PHYSTATUS1_SELECT_P1__MSK_LINKCHECK_LEVEL                                          0x00000200
#define PNIP_REG_PHYSTATUS1_SELECT_P1_SHFT_LINKCHECK_LEVEL                                          9
#define PNIP_REG_PHYSTATUS1_SELECT_P1_RSTV_LINKCHECK_LEVEL                                          0x00000000

	/**
	@defgroup       PHYSTATUS1_SELECT_P1__LINKCHECK_INDEX LINKCHECK_INDEX
	@ingroup        PHYSTATUS1_SELECT_P1
	@param Address  0x0000801C
	@param Mask     0x0000F000
	@param Shift    12
	@param Access   r,w
	@param Reset    0x00000002
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PHYSTATUS1_SELECT_P1__MSK_LINKCHECK_INDEX                                          0x0000F000
#define PNIP_REG_PHYSTATUS1_SELECT_P1_SHFT_LINKCHECK_INDEX                                          12
#define PNIP_REG_PHYSTATUS1_SELECT_P1_RSTV_LINKCHECK_INDEX                                          0x00000002

	/**
	@defgroup       PHYSTATUS1_SELECT_P1__BIT_MASK BIT_MASK
	@ingroup        PHYSTATUS1_SELECT_P1
	@param Address  0x0000801C
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000004
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PHYSTATUS1_SELECT_P1__MSK_BIT_MASK                                                 0xFFFF0000
#define PNIP_REG_PHYSTATUS1_SELECT_P1_SHFT_BIT_MASK                                                 16
#define PNIP_REG_PHYSTATUS1_SELECT_P1_RSTV_BIT_MASK                                                 0x00000004


	/**
	@defgroup       PHYSTATUS2_SELECT_P1 PHYSTATUS2_SELECT_P1
	@ingroup        Register
	@param Address  0x00008020
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
//#define PNIP_REG_PHYSTATUS2_SELECT_P1                                                               0x00008020
#define PNIP_REG_PHYSTATUS2_SELECT_P1                                                               0x00000130
#define PNIP_REG_PHYSTATUS2_SELECT_P1_RST__VAL                                                      0x0004001F

	/**
	@defgroup       PHYSTATUS2_SELECT_P1__REGISTER_ADDRESS REGISTER_ADDRESS
	@ingroup        PHYSTATUS2_SELECT_P1
	@param Address  0x00008020
	@param Mask     0x0000001F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000001F
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PHYSTATUS2_SELECT_P1__MSK_REGISTER_ADDRESS                                         0x0000001F
#define PNIP_REG_PHYSTATUS2_SELECT_P1_SHFT_REGISTER_ADDRESS                                         0
#define PNIP_REG_PHYSTATUS2_SELECT_P1_RSTV_REGISTER_ADDRESS                                         0x0000001F

	/**
	@defgroup       PHYSTATUS2_SELECT_P1__ENABLE ENABLE
	@ingroup        PHYSTATUS2_SELECT_P1
	@param Address  0x00008020
	@param Mask     0x00000020
	@param Shift    5
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PHYSTATUS2_SELECT_P1__MSK_ENABLE                                                   0x00000020
#define PNIP_REG_PHYSTATUS2_SELECT_P1_SHFT_ENABLE                                                   5
#define PNIP_REG_PHYSTATUS2_SELECT_P1_RSTV_ENABLE                                                   0x00000000

	/**
	@defgroup       PHYSTATUS2_SELECT_P1__BIT_MASK BIT_MASK
	@ingroup        PHYSTATUS2_SELECT_P1
	@param Address  0x00008020
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000004
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PHYSTATUS2_SELECT_P1__MSK_BIT_MASK                                                 0xFFFF0000
#define PNIP_REG_PHYSTATUS2_SELECT_P1_SHFT_BIT_MASK                                                 16
#define PNIP_REG_PHYSTATUS2_SELECT_P1_RSTV_BIT_MASK                                                 0x00000004


	/**
	@defgroup       PHYSTATUS3_SELECT_P1 PHYSTATUS3_SELECT_P1
	@ingroup        Register
	@param Address  0x00008024
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
//#define PNIP_REG_PHYSTATUS3_SELECT_P1                                                               0x00008024
#define PNIP_REG_PHYSTATUS3_SELECT_P1                                                               0x00000134
#define PNIP_REG_PHYSTATUS3_SELECT_P1_RST__VAL                                                      0x0010001F

	/**
	@defgroup       PHYSTATUS3_SELECT_P1__REGISTER_ADDRESS REGISTER_ADDRESS
	@ingroup        PHYSTATUS3_SELECT_P1
	@param Address  0x00008024
	@param Mask     0x0000001F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000001F
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PHYSTATUS3_SELECT_P1__MSK_REGISTER_ADDRESS                                         0x0000001F
#define PNIP_REG_PHYSTATUS3_SELECT_P1_SHFT_REGISTER_ADDRESS                                         0
#define PNIP_REG_PHYSTATUS3_SELECT_P1_RSTV_REGISTER_ADDRESS                                         0x0000001F

	/**
	@defgroup       PHYSTATUS3_SELECT_P1__ENABLE ENABLE
	@ingroup        PHYSTATUS3_SELECT_P1
	@param Address  0x00008024
	@param Mask     0x00000020
	@param Shift    5
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PHYSTATUS3_SELECT_P1__MSK_ENABLE                                                   0x00000020
#define PNIP_REG_PHYSTATUS3_SELECT_P1_SHFT_ENABLE                                                   5
#define PNIP_REG_PHYSTATUS3_SELECT_P1_RSTV_ENABLE                                                   0x00000000

	/**
	@defgroup       PHYSTATUS3_SELECT_P1__BIT_MASK BIT_MASK
	@ingroup        PHYSTATUS3_SELECT_P1
	@param Address  0x00008024
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000010
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PHYSTATUS3_SELECT_P1__MSK_BIT_MASK                                                 0xFFFF0000
#define PNIP_REG_PHYSTATUS3_SELECT_P1_SHFT_BIT_MASK                                                 16
#define PNIP_REG_PHYSTATUS3_SELECT_P1_RSTV_BIT_MASK                                                 0x00000010


	/**
	@defgroup       PHYSTATUS1_P1 PHYSTATUS1_P1
	@ingroup        Register
	@param Address  0x0000802C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
//#define PNIP_REG_PHYSTATUS1_P1                                                                      0x0000802C
#define PNIP_REG_PHYSTATUS1_P1                                                                      0x00000138
#define PNIP_REG_PHYSTATUS1_P1_RST__VAL                                                             0x00000000

	/**
	@defgroup       PHYSTATUS1_P1__PHY_STATUS1 PHY_STATUS1
	@ingroup        PHYSTATUS1_P1
	@param Address  0x0000802C
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PHYSTATUS1_P1__MSK_PHY_STATUS1                                                     0x0000FFFF
#define PNIP_REG_PHYSTATUS1_P1_SHFT_PHY_STATUS1                                                     0
#define PNIP_REG_PHYSTATUS1_P1_RSTV_PHY_STATUS1                                                     0x00000000

	/**
	@defgroup       PHYSTATUS1_P1__POLLSTATE POLLSTATE
	@ingroup        PHYSTATUS1_P1
	@param Address  0x0000802C
	@param Mask     0x00010000
	@param Shift    16
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PHYSTATUS1_P1__MSK_POLLSTATE                                                       0x00010000
#define PNIP_REG_PHYSTATUS1_P1_SHFT_POLLSTATE                                                       16
#define PNIP_REG_PHYSTATUS1_P1_RSTV_POLLSTATE                                                       0x00000000


	/**
	@defgroup       PHYSTATUS2_P1 PHYSTATUS2_P1
	@ingroup        Register
	@param Address  0x00008030
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
//#define PNIP_REG_PHYSTATUS2_P1                                                                      0x00008030
#define PNIP_REG_PHYSTATUS2_P1                                                                      0x0000013C
#define PNIP_REG_PHYSTATUS2_P1_RST__VAL                                                             0x00000000

	/**
	@defgroup       PHYSTATUS2_P1__PHY_STATUS2 PHY_STATUS2
	@ingroup        PHYSTATUS2_P1
	@param Address  0x00008030
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PHYSTATUS2_P1__MSK_PHY_STATUS2                                                     0x0000FFFF
#define PNIP_REG_PHYSTATUS2_P1_SHFT_PHY_STATUS2                                                     0
#define PNIP_REG_PHYSTATUS2_P1_RSTV_PHY_STATUS2                                                     0x00000000

	/**
	@defgroup       PHYSTATUS2_P1__POLLSTATE POLLSTATE
	@ingroup        PHYSTATUS2_P1
	@param Address  0x00008030
	@param Mask     0x00010000
	@param Shift    16
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PHYSTATUS2_P1__MSK_POLLSTATE                                                       0x00010000
#define PNIP_REG_PHYSTATUS2_P1_SHFT_POLLSTATE                                                       16
#define PNIP_REG_PHYSTATUS2_P1_RSTV_POLLSTATE                                                       0x00000000


	/**
	@defgroup       PHYSTATUS3_P1 PHYSTATUS3_P1
	@ingroup        Register
	@param Address  0x00008034
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
//#define PNIP_REG_PHYSTATUS3_P1                                                                      0x00008034
#define PNIP_REG_PHYSTATUS3_P1                                                                      0x00000140
#define PNIP_REG_PHYSTATUS3_P1_RST__VAL                                                             0x00000000

	/**
	@defgroup       PHYSTATUS3_P1__PHY_STATUS3 PHY_STATUS3
	@ingroup        PHYSTATUS3_P1
	@param Address  0x00008034
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PHYSTATUS3_P1__MSK_PHY_STATUS3                                                     0x0000FFFF
#define PNIP_REG_PHYSTATUS3_P1_SHFT_PHY_STATUS3                                                     0
#define PNIP_REG_PHYSTATUS3_P1_RSTV_PHY_STATUS3                                                     0x00000000

	/**
	@defgroup       PHYSTATUS3_P1__POLLSTATE POLLSTATE
	@ingroup        PHYSTATUS3_P1
	@param Address  0x00008034
	@param Mask     0x00010000
	@param Shift    16
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PHYSTATUS3_P1__MSK_POLLSTATE                                                       0x00010000
#define PNIP_REG_PHYSTATUS3_P1_SHFT_POLLSTATE                                                       16
#define PNIP_REG_PHYSTATUS3_P1_RSTV_POLLSTATE                                                       0x00000000


	/**
	@defgroup       PHYOUI1_SELECT_P2 PHYOUI1_SELECT_P2
	@ingroup        Register
	@param Address  0x0000803C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
//#define PNIP_REG_PHYOUI1_SELECT_P2                                                                  0x0000803C
#define PNIP_REG_PHYOUI1_SELECT_P2                                                                  0x00000144
#define PNIP_REG_PHYOUI1_SELECT_P2_RST__VAL                                                         0x00000002

	/**
	@defgroup       PHYOUI1_SELECT_P2__REGISTER_ADDRESS REGISTER_ADDRESS
	@ingroup        PHYOUI1_SELECT_P2
	@param Address  0x0000803C
	@param Mask     0x0000001F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000002
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PHYOUI1_SELECT_P2__MSK_REGISTER_ADDRESS                                            0x0000001F
#define PNIP_REG_PHYOUI1_SELECT_P2_SHFT_REGISTER_ADDRESS                                            0
#define PNIP_REG_PHYOUI1_SELECT_P2_RSTV_REGISTER_ADDRESS                                            0x00000002

	/**
	@defgroup       PHYOUI1_SELECT_P2__ENABLE ENABLE
	@ingroup        PHYOUI1_SELECT_P2
	@param Address  0x0000803C
	@param Mask     0x00000020
	@param Shift    5
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PHYOUI1_SELECT_P2__MSK_ENABLE                                                      0x00000020
#define PNIP_REG_PHYOUI1_SELECT_P2_SHFT_ENABLE                                                      5
#define PNIP_REG_PHYOUI1_SELECT_P2_RSTV_ENABLE                                                      0x00000000

	/**
	@defgroup       PHYOUI1_SELECT_P2__COMPARE_MODE COMPARE_MODE
	@ingroup        PHYOUI1_SELECT_P2
	@param Address  0x0000803C
	@param Mask     0x00000040
	@param Shift    6
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PHYOUI1_SELECT_P2__MSK_COMPARE_MODE                                                0x00000040
#define PNIP_REG_PHYOUI1_SELECT_P2_SHFT_COMPARE_MODE                                                6
#define PNIP_REG_PHYOUI1_SELECT_P2_RSTV_COMPARE_MODE                                                0x00000000

	/**
	@defgroup       PHYOUI1_SELECT_P2__OUI1 OUI1
	@ingroup        PHYOUI1_SELECT_P2
	@param Address  0x0000803C
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PHYOUI1_SELECT_P2__MSK_OUI1                                                        0xFFFF0000
#define PNIP_REG_PHYOUI1_SELECT_P2_SHFT_OUI1                                                        16
#define PNIP_REG_PHYOUI1_SELECT_P2_RSTV_OUI1                                                        0x00000000


	/**
	@defgroup       PHYSTATUS1_SELECT_P2 PHYSTATUS1_SELECT_P2
	@ingroup        Register
	@param Address  0x00008044
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
//#define PNIP_REG_PHYSTATUS1_SELECT_P2                                                               0x00008044
#define PNIP_REG_PHYSTATUS1_SELECT_P2                                                               0x00000148
#define PNIP_REG_PHYSTATUS1_SELECT_P2_RST__VAL                                                      0x00042001

	/**
	@defgroup       PHYSTATUS1_SELECT_P2__REGISTER_ADDRESS REGISTER_ADDRESS
	@ingroup        PHYSTATUS1_SELECT_P2
	@param Address  0x00008044
	@param Mask     0x0000001F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PHYSTATUS1_SELECT_P2__MSK_REGISTER_ADDRESS                                         0x0000001F
#define PNIP_REG_PHYSTATUS1_SELECT_P2_SHFT_REGISTER_ADDRESS                                         0
#define PNIP_REG_PHYSTATUS1_SELECT_P2_RSTV_REGISTER_ADDRESS                                         0x00000001

	/**
	@defgroup       PHYSTATUS1_SELECT_P2__ENABLE ENABLE
	@ingroup        PHYSTATUS1_SELECT_P2
	@param Address  0x00008044
	@param Mask     0x00000020
	@param Shift    5
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PHYSTATUS1_SELECT_P2__MSK_ENABLE                                                   0x00000020
#define PNIP_REG_PHYSTATUS1_SELECT_P2_SHFT_ENABLE                                                   5
#define PNIP_REG_PHYSTATUS1_SELECT_P2_RSTV_ENABLE                                                   0x00000000

	/**
	@defgroup       PHYSTATUS1_SELECT_P2__LINKCHECK_ENABLE LINKCHECK_ENABLE
	@ingroup        PHYSTATUS1_SELECT_P2
	@param Address  0x00008044
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PHYSTATUS1_SELECT_P2__MSK_LINKCHECK_ENABLE                                         0x00000100
#define PNIP_REG_PHYSTATUS1_SELECT_P2_SHFT_LINKCHECK_ENABLE                                         8
#define PNIP_REG_PHYSTATUS1_SELECT_P2_RSTV_LINKCHECK_ENABLE                                         0x00000000

	/**
	@defgroup       PHYSTATUS1_SELECT_P2__LINKCHECK_LEVEL LINKCHECK_LEVEL
	@ingroup        PHYSTATUS1_SELECT_P2
	@param Address  0x00008044
	@param Mask     0x00000200
	@param Shift    9
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PHYSTATUS1_SELECT_P2__MSK_LINKCHECK_LEVEL                                          0x00000200
#define PNIP_REG_PHYSTATUS1_SELECT_P2_SHFT_LINKCHECK_LEVEL                                          9
#define PNIP_REG_PHYSTATUS1_SELECT_P2_RSTV_LINKCHECK_LEVEL                                          0x00000000

	/**
	@defgroup       PHYSTATUS1_SELECT_P2__LINKCHECK_INDEX LINKCHECK_INDEX
	@ingroup        PHYSTATUS1_SELECT_P2
	@param Address  0x00008044
	@param Mask     0x0000F000
	@param Shift    12
	@param Access   r,w
	@param Reset    0x00000002
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PHYSTATUS1_SELECT_P2__MSK_LINKCHECK_INDEX                                          0x0000F000
#define PNIP_REG_PHYSTATUS1_SELECT_P2_SHFT_LINKCHECK_INDEX                                          12
#define PNIP_REG_PHYSTATUS1_SELECT_P2_RSTV_LINKCHECK_INDEX                                          0x00000002

	/**
	@defgroup       PHYSTATUS1_SELECT_P2__BIT_MASK BIT_MASK
	@ingroup        PHYSTATUS1_SELECT_P2
	@param Address  0x00008044
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000004
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PHYSTATUS1_SELECT_P2__MSK_BIT_MASK                                                 0xFFFF0000
#define PNIP_REG_PHYSTATUS1_SELECT_P2_SHFT_BIT_MASK                                                 16
#define PNIP_REG_PHYSTATUS1_SELECT_P2_RSTV_BIT_MASK                                                 0x00000004


	/**
	@defgroup       PHYSTATUS2_SELECT_P2 PHYSTATUS2_SELECT_P2
	@ingroup        Register
	@param Address  0x00008048
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
//#define PNIP_REG_PHYSTATUS2_SELECT_P2                                                               0x00008048
#define PNIP_REG_PHYSTATUS2_SELECT_P2                                                               0x0000014C
#define PNIP_REG_PHYSTATUS2_SELECT_P2_RST__VAL                                                      0x0004001F

	/**
	@defgroup       PHYSTATUS2_SELECT_P2__REGISTER_ADDRESS REGISTER_ADDRESS
	@ingroup        PHYSTATUS2_SELECT_P2
	@param Address  0x00008048
	@param Mask     0x0000001F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000001F
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PHYSTATUS2_SELECT_P2__MSK_REGISTER_ADDRESS                                         0x0000001F
#define PNIP_REG_PHYSTATUS2_SELECT_P2_SHFT_REGISTER_ADDRESS                                         0
#define PNIP_REG_PHYSTATUS2_SELECT_P2_RSTV_REGISTER_ADDRESS                                         0x0000001F

	/**
	@defgroup       PHYSTATUS2_SELECT_P2__ENABLE ENABLE
	@ingroup        PHYSTATUS2_SELECT_P2
	@param Address  0x00008048
	@param Mask     0x00000020
	@param Shift    5
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PHYSTATUS2_SELECT_P2__MSK_ENABLE                                                   0x00000020
#define PNIP_REG_PHYSTATUS2_SELECT_P2_SHFT_ENABLE                                                   5
#define PNIP_REG_PHYSTATUS2_SELECT_P2_RSTV_ENABLE                                                   0x00000000

	/**
	@defgroup       PHYSTATUS2_SELECT_P2__BIT_MASK BIT_MASK
	@ingroup        PHYSTATUS2_SELECT_P2
	@param Address  0x00008048
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000004
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PHYSTATUS2_SELECT_P2__MSK_BIT_MASK                                                 0xFFFF0000
#define PNIP_REG_PHYSTATUS2_SELECT_P2_SHFT_BIT_MASK                                                 16
#define PNIP_REG_PHYSTATUS2_SELECT_P2_RSTV_BIT_MASK                                                 0x00000004


	/**
	@defgroup       PHYSTATUS3_SELECT_P2 PHYSTATUS3_SELECT_P2
	@ingroup        Register
	@param Address  0x0000804C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
//#define PNIP_REG_PHYSTATUS3_SELECT_P2                                                               0x0000804C
#define PNIP_REG_PHYSTATUS3_SELECT_P2                                                               0x00000150
#define PNIP_REG_PHYSTATUS3_SELECT_P2_RST__VAL                                                      0x0010001F

	/**
	@defgroup       PHYSTATUS3_SELECT_P2__REGISTER_ADDRESS REGISTER_ADDRESS
	@ingroup        PHYSTATUS3_SELECT_P2
	@param Address  0x0000804C
	@param Mask     0x0000001F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000001F
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PHYSTATUS3_SELECT_P2__MSK_REGISTER_ADDRESS                                         0x0000001F
#define PNIP_REG_PHYSTATUS3_SELECT_P2_SHFT_REGISTER_ADDRESS                                         0
#define PNIP_REG_PHYSTATUS3_SELECT_P2_RSTV_REGISTER_ADDRESS                                         0x0000001F

	/**
	@defgroup       PHYSTATUS3_SELECT_P2__ENABLE ENABLE
	@ingroup        PHYSTATUS3_SELECT_P2
	@param Address  0x0000804C
	@param Mask     0x00000020
	@param Shift    5
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PHYSTATUS3_SELECT_P2__MSK_ENABLE                                                   0x00000020
#define PNIP_REG_PHYSTATUS3_SELECT_P2_SHFT_ENABLE                                                   5
#define PNIP_REG_PHYSTATUS3_SELECT_P2_RSTV_ENABLE                                                   0x00000000

	/**
	@defgroup       PHYSTATUS3_SELECT_P2__BIT_MASK BIT_MASK
	@ingroup        PHYSTATUS3_SELECT_P2
	@param Address  0x0000804C
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000010
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PHYSTATUS3_SELECT_P2__MSK_BIT_MASK                                                 0xFFFF0000
#define PNIP_REG_PHYSTATUS3_SELECT_P2_SHFT_BIT_MASK                                                 16
#define PNIP_REG_PHYSTATUS3_SELECT_P2_RSTV_BIT_MASK                                                 0x00000010


	/**
	@defgroup       PHYSTATUS1_P2 PHYSTATUS1_P2
	@ingroup        Register
	@param Address  0x00008054
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
//#define PNIP_REG_PHYSTATUS1_P2                                                                      0x00008054
#define PNIP_REG_PHYSTATUS1_P2                                                                      0x00000154
#define PNIP_REG_PHYSTATUS1_P2_RST__VAL                                                             0x00000000

	/**
	@defgroup       PHYSTATUS1_P2__PHY_STATUS1 PHY_STATUS1
	@ingroup        PHYSTATUS1_P2
	@param Address  0x00008054
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PHYSTATUS1_P2__MSK_PHY_STATUS1                                                     0x0000FFFF
#define PNIP_REG_PHYSTATUS1_P2_SHFT_PHY_STATUS1                                                     0
#define PNIP_REG_PHYSTATUS1_P2_RSTV_PHY_STATUS1                                                     0x00000000

	/**
	@defgroup       PHYSTATUS1_P2__POLLSTATE POLLSTATE
	@ingroup        PHYSTATUS1_P2
	@param Address  0x00008054
	@param Mask     0x00010000
	@param Shift    16
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PHYSTATUS1_P2__MSK_POLLSTATE                                                       0x00010000
#define PNIP_REG_PHYSTATUS1_P2_SHFT_POLLSTATE                                                       16
#define PNIP_REG_PHYSTATUS1_P2_RSTV_POLLSTATE                                                       0x00000000


	/**
	@defgroup       PHYSTATUS2_P2 PHYSTATUS2_P2
	@ingroup        Register
	@param Address  0x00008058
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
//#define PNIP_REG_PHYSTATUS2_P2                                                                      0x00008058
#define PNIP_REG_PHYSTATUS2_P2                                                                      0x00000158
#define PNIP_REG_PHYSTATUS2_P2_RST__VAL                                                             0x00000000

	/**
	@defgroup       PHYSTATUS2_P2__PHY_STATUS2 PHY_STATUS2
	@ingroup        PHYSTATUS2_P2
	@param Address  0x00008058
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PHYSTATUS2_P2__MSK_PHY_STATUS2                                                     0x0000FFFF
#define PNIP_REG_PHYSTATUS2_P2_SHFT_PHY_STATUS2                                                     0
#define PNIP_REG_PHYSTATUS2_P2_RSTV_PHY_STATUS2                                                     0x00000000

	/**
	@defgroup       PHYSTATUS2_P2__POLLSTATE POLLSTATE
	@ingroup        PHYSTATUS2_P2
	@param Address  0x00008058
	@param Mask     0x00010000
	@param Shift    16
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PHYSTATUS2_P2__MSK_POLLSTATE                                                       0x00010000
#define PNIP_REG_PHYSTATUS2_P2_SHFT_POLLSTATE                                                       16
#define PNIP_REG_PHYSTATUS2_P2_RSTV_POLLSTATE                                                       0x00000000


	/**
	@defgroup       PHYSTATUS3_P2 PHYSTATUS3_P2
	@ingroup        Register
	@param Address  0x0000805C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
//#define PNIP_REG_PHYSTATUS3_P2                                                                      0x0000805C
#define PNIP_REG_PHYSTATUS3_P2                                                                      0x0000015C
#define PNIP_REG_PHYSTATUS3_P2_RST__VAL                                                             0x00000000

	/**
	@defgroup       PHYSTATUS3_P2__PHY_STATUS3 PHY_STATUS3
	@ingroup        PHYSTATUS3_P2
	@param Address  0x0000805C
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PHYSTATUS3_P2__MSK_PHY_STATUS3                                                     0x0000FFFF
#define PNIP_REG_PHYSTATUS3_P2_SHFT_PHY_STATUS3                                                     0
#define PNIP_REG_PHYSTATUS3_P2_RSTV_PHY_STATUS3                                                     0x00000000

	/**
	@defgroup       PHYSTATUS3_P2__POLLSTATE POLLSTATE
	@ingroup        PHYSTATUS3_P2
	@param Address  0x0000805C
	@param Mask     0x00010000
	@param Shift    16
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PHYSTATUS3_P2__MSK_POLLSTATE                                                       0x00010000
#define PNIP_REG_PHYSTATUS3_P2_SHFT_POLLSTATE                                                       16
#define PNIP_REG_PHYSTATUS3_P2_RSTV_POLLSTATE                                                       0x00000000


	/**
	@defgroup       PHYOUI1_SELECT_P3 PHYOUI1_SELECT_P3
	@ingroup        Register
	@param Address  0x00008064
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
//#define PNIP_REG_PHYOUI1_SELECT_P3                                                                  0x00008064
#define PNIP_REG_PHYOUI1_SELECT_P3                                                                  0x00000160
#define PNIP_REG_PHYOUI1_SELECT_P3_RST__VAL                                                         0x00000002

	/**
	@defgroup       PHYOUI1_SELECT_P3__REGISTER_ADDRESS REGISTER_ADDRESS
	@ingroup        PHYOUI1_SELECT_P3
	@param Address  0x00008064
	@param Mask     0x0000001F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000002
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PHYOUI1_SELECT_P3__MSK_REGISTER_ADDRESS                                            0x0000001F
#define PNIP_REG_PHYOUI1_SELECT_P3_SHFT_REGISTER_ADDRESS                                            0
#define PNIP_REG_PHYOUI1_SELECT_P3_RSTV_REGISTER_ADDRESS                                            0x00000002

	/**
	@defgroup       PHYOUI1_SELECT_P3__ENABLE ENABLE
	@ingroup        PHYOUI1_SELECT_P3
	@param Address  0x00008064
	@param Mask     0x00000020
	@param Shift    5
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PHYOUI1_SELECT_P3__MSK_ENABLE                                                      0x00000020
#define PNIP_REG_PHYOUI1_SELECT_P3_SHFT_ENABLE                                                      5
#define PNIP_REG_PHYOUI1_SELECT_P3_RSTV_ENABLE                                                      0x00000000

	/**
	@defgroup       PHYOUI1_SELECT_P3__COMPARE_MODE COMPARE_MODE
	@ingroup        PHYOUI1_SELECT_P3
	@param Address  0x00008064
	@param Mask     0x00000040
	@param Shift    6
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PHYOUI1_SELECT_P3__MSK_COMPARE_MODE                                                0x00000040
#define PNIP_REG_PHYOUI1_SELECT_P3_SHFT_COMPARE_MODE                                                6
#define PNIP_REG_PHYOUI1_SELECT_P3_RSTV_COMPARE_MODE                                                0x00000000

	/**
	@defgroup       PHYOUI1_SELECT_P3__OUI1 OUI1
	@ingroup        PHYOUI1_SELECT_P3
	@param Address  0x00008064
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PHYOUI1_SELECT_P3__MSK_OUI1                                                        0xFFFF0000
#define PNIP_REG_PHYOUI1_SELECT_P3_SHFT_OUI1                                                        16
#define PNIP_REG_PHYOUI1_SELECT_P3_RSTV_OUI1                                                        0x00000000


	/**
	@defgroup       PHYSTATUS1_SELECT_P3 PHYSTATUS1_SELECT_P3
	@ingroup        Register
	@param Address  0x0000806C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
//#define PNIP_REG_PHYSTATUS1_SELECT_P3                                                               0x0000806C
#define PNIP_REG_PHYSTATUS1_SELECT_P3                                                               0x00000164
#define PNIP_REG_PHYSTATUS1_SELECT_P3_RST__VAL                                                      0x00042001

	/**
	@defgroup       PHYSTATUS1_SELECT_P3__REGISTER_ADDRESS REGISTER_ADDRESS
	@ingroup        PHYSTATUS1_SELECT_P3
	@param Address  0x0000806C
	@param Mask     0x0000001F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PHYSTATUS1_SELECT_P3__MSK_REGISTER_ADDRESS                                         0x0000001F
#define PNIP_REG_PHYSTATUS1_SELECT_P3_SHFT_REGISTER_ADDRESS                                         0
#define PNIP_REG_PHYSTATUS1_SELECT_P3_RSTV_REGISTER_ADDRESS                                         0x00000001

	/**
	@defgroup       PHYSTATUS1_SELECT_P3__ENABLE ENABLE
	@ingroup        PHYSTATUS1_SELECT_P3
	@param Address  0x0000806C
	@param Mask     0x00000020
	@param Shift    5
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PHYSTATUS1_SELECT_P3__MSK_ENABLE                                                   0x00000020
#define PNIP_REG_PHYSTATUS1_SELECT_P3_SHFT_ENABLE                                                   5
#define PNIP_REG_PHYSTATUS1_SELECT_P3_RSTV_ENABLE                                                   0x00000000

	/**
	@defgroup       PHYSTATUS1_SELECT_P3__LINKCHECK_ENABLE LINKCHECK_ENABLE
	@ingroup        PHYSTATUS1_SELECT_P3
	@param Address  0x0000806C
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PHYSTATUS1_SELECT_P3__MSK_LINKCHECK_ENABLE                                         0x00000100
#define PNIP_REG_PHYSTATUS1_SELECT_P3_SHFT_LINKCHECK_ENABLE                                         8
#define PNIP_REG_PHYSTATUS1_SELECT_P3_RSTV_LINKCHECK_ENABLE                                         0x00000000

	/**
	@defgroup       PHYSTATUS1_SELECT_P3__LINKCHECK_LEVEL LINKCHECK_LEVEL
	@ingroup        PHYSTATUS1_SELECT_P3
	@param Address  0x0000806C
	@param Mask     0x00000200
	@param Shift    9
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PHYSTATUS1_SELECT_P3__MSK_LINKCHECK_LEVEL                                          0x00000200
#define PNIP_REG_PHYSTATUS1_SELECT_P3_SHFT_LINKCHECK_LEVEL                                          9
#define PNIP_REG_PHYSTATUS1_SELECT_P3_RSTV_LINKCHECK_LEVEL                                          0x00000000

	/**
	@defgroup       PHYSTATUS1_SELECT_P3__LINKCHECK_INDEX LINKCHECK_INDEX
	@ingroup        PHYSTATUS1_SELECT_P3
	@param Address  0x0000806C
	@param Mask     0x0000F000
	@param Shift    12
	@param Access   r,w
	@param Reset    0x00000002
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PHYSTATUS1_SELECT_P3__MSK_LINKCHECK_INDEX                                          0x0000F000
#define PNIP_REG_PHYSTATUS1_SELECT_P3_SHFT_LINKCHECK_INDEX                                          12
#define PNIP_REG_PHYSTATUS1_SELECT_P3_RSTV_LINKCHECK_INDEX                                          0x00000002

	/**
	@defgroup       PHYSTATUS1_SELECT_P3__BIT_MASK BIT_MASK
	@ingroup        PHYSTATUS1_SELECT_P3
	@param Address  0x0000806C
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000004
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PHYSTATUS1_SELECT_P3__MSK_BIT_MASK                                                 0xFFFF0000
#define PNIP_REG_PHYSTATUS1_SELECT_P3_SHFT_BIT_MASK                                                 16
#define PNIP_REG_PHYSTATUS1_SELECT_P3_RSTV_BIT_MASK                                                 0x00000004


	/**
	@defgroup       PHYSTATUS2_SELECT_P3 PHYSTATUS2_SELECT_P3
	@ingroup        Register
	@param Address  0x00008070
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
//#define PNIP_REG_PHYSTATUS2_SELECT_P3                                                               0x00008070
#define PNIP_REG_PHYSTATUS2_SELECT_P3                                                               0x00000168
#define PNIP_REG_PHYSTATUS2_SELECT_P3_RST__VAL                                                      0x0004001F

	/**
	@defgroup       PHYSTATUS2_SELECT_P3__REGISTER_ADDRESS REGISTER_ADDRESS
	@ingroup        PHYSTATUS2_SELECT_P3
	@param Address  0x00008070
	@param Mask     0x0000001F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000001F
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PHYSTATUS2_SELECT_P3__MSK_REGISTER_ADDRESS                                         0x0000001F
#define PNIP_REG_PHYSTATUS2_SELECT_P3_SHFT_REGISTER_ADDRESS                                         0
#define PNIP_REG_PHYSTATUS2_SELECT_P3_RSTV_REGISTER_ADDRESS                                         0x0000001F

	/**
	@defgroup       PHYSTATUS2_SELECT_P3__ENABLE ENABLE
	@ingroup        PHYSTATUS2_SELECT_P3
	@param Address  0x00008070
	@param Mask     0x00000020
	@param Shift    5
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PHYSTATUS2_SELECT_P3__MSK_ENABLE                                                   0x00000020
#define PNIP_REG_PHYSTATUS2_SELECT_P3_SHFT_ENABLE                                                   5
#define PNIP_REG_PHYSTATUS2_SELECT_P3_RSTV_ENABLE                                                   0x00000000

	/**
	@defgroup       PHYSTATUS2_SELECT_P3__BIT_MASK BIT_MASK
	@ingroup        PHYSTATUS2_SELECT_P3
	@param Address  0x00008070
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000004
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PHYSTATUS2_SELECT_P3__MSK_BIT_MASK                                                 0xFFFF0000
#define PNIP_REG_PHYSTATUS2_SELECT_P3_SHFT_BIT_MASK                                                 16
#define PNIP_REG_PHYSTATUS2_SELECT_P3_RSTV_BIT_MASK                                                 0x00000004


	/**
	@defgroup       PHYSTATUS3_SELECT_P3 PHYSTATUS3_SELECT_P3
	@ingroup        Register
	@param Address  0x00008074
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
//#define PNIP_REG_PHYSTATUS3_SELECT_P3                                                               0x00008074
#define PNIP_REG_PHYSTATUS3_SELECT_P3                                                               0x0000016C
#define PNIP_REG_PHYSTATUS3_SELECT_P3_RST__VAL                                                      0x0010001F

	/**
	@defgroup       PHYSTATUS3_SELECT_P3__REGISTER_ADDRESS REGISTER_ADDRESS
	@ingroup        PHYSTATUS3_SELECT_P3
	@param Address  0x00008074
	@param Mask     0x0000001F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000001F
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PHYSTATUS3_SELECT_P3__MSK_REGISTER_ADDRESS                                         0x0000001F
#define PNIP_REG_PHYSTATUS3_SELECT_P3_SHFT_REGISTER_ADDRESS                                         0
#define PNIP_REG_PHYSTATUS3_SELECT_P3_RSTV_REGISTER_ADDRESS                                         0x0000001F

	/**
	@defgroup       PHYSTATUS3_SELECT_P3__ENABLE ENABLE
	@ingroup        PHYSTATUS3_SELECT_P3
	@param Address  0x00008074
	@param Mask     0x00000020
	@param Shift    5
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PHYSTATUS3_SELECT_P3__MSK_ENABLE                                                   0x00000020
#define PNIP_REG_PHYSTATUS3_SELECT_P3_SHFT_ENABLE                                                   5
#define PNIP_REG_PHYSTATUS3_SELECT_P3_RSTV_ENABLE                                                   0x00000000

	/**
	@defgroup       PHYSTATUS3_SELECT_P3__BIT_MASK BIT_MASK
	@ingroup        PHYSTATUS3_SELECT_P3
	@param Address  0x00008074
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000010
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PHYSTATUS3_SELECT_P3__MSK_BIT_MASK                                                 0xFFFF0000
#define PNIP_REG_PHYSTATUS3_SELECT_P3_SHFT_BIT_MASK                                                 16
#define PNIP_REG_PHYSTATUS3_SELECT_P3_RSTV_BIT_MASK                                                 0x00000010


	/**
	@defgroup       PHYSTATUS1_P3 PHYSTATUS1_P3
	@ingroup        Register
	@param Address  0x0000807C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
//#define PNIP_REG_PHYSTATUS1_P3                                                                      0x0000807C
#define PNIP_REG_PHYSTATUS1_P3                                                                      0x00000170
#define PNIP_REG_PHYSTATUS1_P3_RST__VAL                                                             0x00000000

	/**
	@defgroup       PHYSTATUS1_P3__PHY_STATUS1 PHY_STATUS1
	@ingroup        PHYSTATUS1_P3
	@param Address  0x0000807C
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PHYSTATUS1_P3__MSK_PHY_STATUS1                                                     0x0000FFFF
#define PNIP_REG_PHYSTATUS1_P3_SHFT_PHY_STATUS1                                                     0
#define PNIP_REG_PHYSTATUS1_P3_RSTV_PHY_STATUS1                                                     0x00000000

	/**
	@defgroup       PHYSTATUS1_P3__POLLSTATE POLLSTATE
	@ingroup        PHYSTATUS1_P3
	@param Address  0x0000807C
	@param Mask     0x00010000
	@param Shift    16
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PHYSTATUS1_P3__MSK_POLLSTATE                                                       0x00010000
#define PNIP_REG_PHYSTATUS1_P3_SHFT_POLLSTATE                                                       16
#define PNIP_REG_PHYSTATUS1_P3_RSTV_POLLSTATE                                                       0x00000000


	/**
	@defgroup       PHYSTATUS2_P3 PHYSTATUS2_P3
	@ingroup        Register
	@param Address  0x00008080
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
//#define PNIP_REG_PHYSTATUS2_P3                                                                      0x00008080
#define PNIP_REG_PHYSTATUS2_P3                                                                      0x00000174
#define PNIP_REG_PHYSTATUS2_P3_RST__VAL                                                             0x00000000

	/**
	@defgroup       PHYSTATUS2_P3__PHY_STATUS2 PHY_STATUS2
	@ingroup        PHYSTATUS2_P3
	@param Address  0x00008080
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PHYSTATUS2_P3__MSK_PHY_STATUS2                                                     0x0000FFFF
#define PNIP_REG_PHYSTATUS2_P3_SHFT_PHY_STATUS2                                                     0
#define PNIP_REG_PHYSTATUS2_P3_RSTV_PHY_STATUS2                                                     0x00000000

	/**
	@defgroup       PHYSTATUS2_P3__POLLSTATE POLLSTATE
	@ingroup        PHYSTATUS2_P3
	@param Address  0x00008080
	@param Mask     0x00010000
	@param Shift    16
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PHYSTATUS2_P3__MSK_POLLSTATE                                                       0x00010000
#define PNIP_REG_PHYSTATUS2_P3_SHFT_POLLSTATE                                                       16
#define PNIP_REG_PHYSTATUS2_P3_RSTV_POLLSTATE                                                       0x00000000


	/**
	@defgroup       PHYSTATUS3_P3 PHYSTATUS3_P3
	@ingroup        Register
	@param Address  0x00008084
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
//#define PNIP_REG_PHYSTATUS3_P3                                                                      0x00008084
#define PNIP_REG_PHYSTATUS3_P3                                                                      0x00000178
#define PNIP_REG_PHYSTATUS3_P3_RST__VAL                                                             0x00000000

	/**
	@defgroup       PHYSTATUS3_P3__PHY_STATUS3 PHY_STATUS3
	@ingroup        PHYSTATUS3_P3
	@param Address  0x00008084
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PHYSTATUS3_P3__MSK_PHY_STATUS3                                                     0x0000FFFF
#define PNIP_REG_PHYSTATUS3_P3_SHFT_PHY_STATUS3                                                     0
#define PNIP_REG_PHYSTATUS3_P3_RSTV_PHY_STATUS3                                                     0x00000000

	/**
	@defgroup       PHYSTATUS3_P3__POLLSTATE POLLSTATE
	@ingroup        PHYSTATUS3_P3
	@param Address  0x00008084
	@param Mask     0x00010000
	@param Shift    16
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PHYSTATUS3_P3__MSK_POLLSTATE                                                       0x00010000
#define PNIP_REG_PHYSTATUS3_P3_SHFT_POLLSTATE                                                       16
#define PNIP_REG_PHYSTATUS3_P3_RSTV_POLLSTATE                                                       0x00000000


	/**
	@defgroup       PHYOUI1_SELECT_P4 PHYOUI1_SELECT_P4
	@ingroup        Register
	@param Address  0x0000808C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
//#define PNIP_REG_PHYOUI1_SELECT_P4                                                                  0x0000808C
#define PNIP_REG_PHYOUI1_SELECT_P4                                                                  0x0000017C
#define PNIP_REG_PHYOUI1_SELECT_P4_RST__VAL                                                         0x00000002

	/**
	@defgroup       PHYOUI1_SELECT_P4__REGISTER_ADDRESS REGISTER_ADDRESS
	@ingroup        PHYOUI1_SELECT_P4
	@param Address  0x0000808C
	@param Mask     0x0000001F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000002
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PHYOUI1_SELECT_P4__MSK_REGISTER_ADDRESS                                            0x0000001F
#define PNIP_REG_PHYOUI1_SELECT_P4_SHFT_REGISTER_ADDRESS                                            0
#define PNIP_REG_PHYOUI1_SELECT_P4_RSTV_REGISTER_ADDRESS                                            0x00000002

	/**
	@defgroup       PHYOUI1_SELECT_P4__ENABLE ENABLE
	@ingroup        PHYOUI1_SELECT_P4
	@param Address  0x0000808C
	@param Mask     0x00000020
	@param Shift    5
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PHYOUI1_SELECT_P4__MSK_ENABLE                                                      0x00000020
#define PNIP_REG_PHYOUI1_SELECT_P4_SHFT_ENABLE                                                      5
#define PNIP_REG_PHYOUI1_SELECT_P4_RSTV_ENABLE                                                      0x00000000

	/**
	@defgroup       PHYOUI1_SELECT_P4__COMPARE_MODE COMPARE_MODE
	@ingroup        PHYOUI1_SELECT_P4
	@param Address  0x0000808C
	@param Mask     0x00000040
	@param Shift    6
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PHYOUI1_SELECT_P4__MSK_COMPARE_MODE                                                0x00000040
#define PNIP_REG_PHYOUI1_SELECT_P4_SHFT_COMPARE_MODE                                                6
#define PNIP_REG_PHYOUI1_SELECT_P4_RSTV_COMPARE_MODE                                                0x00000000

	/**
	@defgroup       PHYOUI1_SELECT_P4__OUI1 OUI1
	@ingroup        PHYOUI1_SELECT_P4
	@param Address  0x0000808C
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PHYOUI1_SELECT_P4__MSK_OUI1                                                        0xFFFF0000
#define PNIP_REG_PHYOUI1_SELECT_P4_SHFT_OUI1                                                        16
#define PNIP_REG_PHYOUI1_SELECT_P4_RSTV_OUI1                                                        0x00000000


	/**
	@defgroup       PHYSTATUS1_SELECT_P4 PHYSTATUS1_SELECT_P4
	@ingroup        Register
	@param Address  0x00008094
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
//#define PNIP_REG_PHYSTATUS1_SELECT_P4                                                               0x00008094
#define PNIP_REG_PHYSTATUS1_SELECT_P4                                                               0x00000180
#define PNIP_REG_PHYSTATUS1_SELECT_P4_RST__VAL                                                      0x00042001

	/**
	@defgroup       PHYSTATUS1_SELECT_P4__REGISTER_ADDRESS REGISTER_ADDRESS
	@ingroup        PHYSTATUS1_SELECT_P4
	@param Address  0x00008094
	@param Mask     0x0000001F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PHYSTATUS1_SELECT_P4__MSK_REGISTER_ADDRESS                                         0x0000001F
#define PNIP_REG_PHYSTATUS1_SELECT_P4_SHFT_REGISTER_ADDRESS                                         0
#define PNIP_REG_PHYSTATUS1_SELECT_P4_RSTV_REGISTER_ADDRESS                                         0x00000001

	/**
	@defgroup       PHYSTATUS1_SELECT_P4__ENABLE ENABLE
	@ingroup        PHYSTATUS1_SELECT_P4
	@param Address  0x00008094
	@param Mask     0x00000020
	@param Shift    5
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PHYSTATUS1_SELECT_P4__MSK_ENABLE                                                   0x00000020
#define PNIP_REG_PHYSTATUS1_SELECT_P4_SHFT_ENABLE                                                   5
#define PNIP_REG_PHYSTATUS1_SELECT_P4_RSTV_ENABLE                                                   0x00000000

	/**
	@defgroup       PHYSTATUS1_SELECT_P4__LINKCHECK_ENABLE LINKCHECK_ENABLE
	@ingroup        PHYSTATUS1_SELECT_P4
	@param Address  0x00008094
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PHYSTATUS1_SELECT_P4__MSK_LINKCHECK_ENABLE                                         0x00000100
#define PNIP_REG_PHYSTATUS1_SELECT_P4_SHFT_LINKCHECK_ENABLE                                         8
#define PNIP_REG_PHYSTATUS1_SELECT_P4_RSTV_LINKCHECK_ENABLE                                         0x00000000

	/**
	@defgroup       PHYSTATUS1_SELECT_P4__LINKCHECK_LEVEL LINKCHECK_LEVEL
	@ingroup        PHYSTATUS1_SELECT_P4
	@param Address  0x00008094
	@param Mask     0x00000200
	@param Shift    9
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PHYSTATUS1_SELECT_P4__MSK_LINKCHECK_LEVEL                                          0x00000200
#define PNIP_REG_PHYSTATUS1_SELECT_P4_SHFT_LINKCHECK_LEVEL                                          9
#define PNIP_REG_PHYSTATUS1_SELECT_P4_RSTV_LINKCHECK_LEVEL                                          0x00000000

	/**
	@defgroup       PHYSTATUS1_SELECT_P4__LINKCHECK_INDEX LINKCHECK_INDEX
	@ingroup        PHYSTATUS1_SELECT_P4
	@param Address  0x00008094
	@param Mask     0x0000F000
	@param Shift    12
	@param Access   r,w
	@param Reset    0x00000002
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PHYSTATUS1_SELECT_P4__MSK_LINKCHECK_INDEX                                          0x0000F000
#define PNIP_REG_PHYSTATUS1_SELECT_P4_SHFT_LINKCHECK_INDEX                                          12
#define PNIP_REG_PHYSTATUS1_SELECT_P4_RSTV_LINKCHECK_INDEX                                          0x00000002

	/**
	@defgroup       PHYSTATUS1_SELECT_P4__BIT_MASK BIT_MASK
	@ingroup        PHYSTATUS1_SELECT_P4
	@param Address  0x00008094
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000004
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PHYSTATUS1_SELECT_P4__MSK_BIT_MASK                                                 0xFFFF0000
#define PNIP_REG_PHYSTATUS1_SELECT_P4_SHFT_BIT_MASK                                                 16
#define PNIP_REG_PHYSTATUS1_SELECT_P4_RSTV_BIT_MASK                                                 0x00000004


	/**
	@defgroup       PHYSTATUS2_SELECT_P4 PHYSTATUS2_SELECT_P4
	@ingroup        Register
	@param Address  0x00008098
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
//#define PNIP_REG_PHYSTATUS2_SELECT_P4                                                               0x00008098
#define PNIP_REG_PHYSTATUS2_SELECT_P4                                                               0x00000184
#define PNIP_REG_PHYSTATUS2_SELECT_P4_RST__VAL                                                      0x0004001F

	/**
	@defgroup       PHYSTATUS2_SELECT_P4__REGISTER_ADDRESS REGISTER_ADDRESS
	@ingroup        PHYSTATUS2_SELECT_P4
	@param Address  0x00008098
	@param Mask     0x0000001F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000001F
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PHYSTATUS2_SELECT_P4__MSK_REGISTER_ADDRESS                                         0x0000001F
#define PNIP_REG_PHYSTATUS2_SELECT_P4_SHFT_REGISTER_ADDRESS                                         0
#define PNIP_REG_PHYSTATUS2_SELECT_P4_RSTV_REGISTER_ADDRESS                                         0x0000001F

	/**
	@defgroup       PHYSTATUS2_SELECT_P4__ENABLE ENABLE
	@ingroup        PHYSTATUS2_SELECT_P4
	@param Address  0x00008098
	@param Mask     0x00000020
	@param Shift    5
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PHYSTATUS2_SELECT_P4__MSK_ENABLE                                                   0x00000020
#define PNIP_REG_PHYSTATUS2_SELECT_P4_SHFT_ENABLE                                                   5
#define PNIP_REG_PHYSTATUS2_SELECT_P4_RSTV_ENABLE                                                   0x00000000

	/**
	@defgroup       PHYSTATUS2_SELECT_P4__BIT_MASK BIT_MASK
	@ingroup        PHYSTATUS2_SELECT_P4
	@param Address  0x00008098
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000004
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PHYSTATUS2_SELECT_P4__MSK_BIT_MASK                                                 0xFFFF0000
#define PNIP_REG_PHYSTATUS2_SELECT_P4_SHFT_BIT_MASK                                                 16
#define PNIP_REG_PHYSTATUS2_SELECT_P4_RSTV_BIT_MASK                                                 0x00000004


	/**
	@defgroup       PHYSTATUS3_SELECT_P4 PHYSTATUS3_SELECT_P4
	@ingroup        Register
	@param Address  0x0000809C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
//#define PNIP_REG_PHYSTATUS3_SELECT_P4                                                               0x0000809C
#define PNIP_REG_PHYSTATUS3_SELECT_P4                                                               0x00000188
#define PNIP_REG_PHYSTATUS3_SELECT_P4_RST__VAL                                                      0x0010001F

	/**
	@defgroup       PHYSTATUS3_SELECT_P4__REGISTER_ADDRESS REGISTER_ADDRESS
	@ingroup        PHYSTATUS3_SELECT_P4
	@param Address  0x0000809C
	@param Mask     0x0000001F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000001F
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PHYSTATUS3_SELECT_P4__MSK_REGISTER_ADDRESS                                         0x0000001F
#define PNIP_REG_PHYSTATUS3_SELECT_P4_SHFT_REGISTER_ADDRESS                                         0
#define PNIP_REG_PHYSTATUS3_SELECT_P4_RSTV_REGISTER_ADDRESS                                         0x0000001F

	/**
	@defgroup       PHYSTATUS3_SELECT_P4__ENABLE ENABLE
	@ingroup        PHYSTATUS3_SELECT_P4
	@param Address  0x0000809C
	@param Mask     0x00000020
	@param Shift    5
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PHYSTATUS3_SELECT_P4__MSK_ENABLE                                                   0x00000020
#define PNIP_REG_PHYSTATUS3_SELECT_P4_SHFT_ENABLE                                                   5
#define PNIP_REG_PHYSTATUS3_SELECT_P4_RSTV_ENABLE                                                   0x00000000

	/**
	@defgroup       PHYSTATUS3_SELECT_P4__BIT_MASK BIT_MASK
	@ingroup        PHYSTATUS3_SELECT_P4
	@param Address  0x0000809C
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000010
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PHYSTATUS3_SELECT_P4__MSK_BIT_MASK                                                 0xFFFF0000
#define PNIP_REG_PHYSTATUS3_SELECT_P4_SHFT_BIT_MASK                                                 16
#define PNIP_REG_PHYSTATUS3_SELECT_P4_RSTV_BIT_MASK                                                 0x00000010


	/**
	@defgroup       PHYSTATUS1_P4 PHYSTATUS1_P4
	@ingroup        Register
	@param Address  0x000080A4
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
//#define PNIP_REG_PHYSTATUS1_P4                                                                      0x000080A4
#define PNIP_REG_PHYSTATUS1_P4                                                                      0x0000018C
#define PNIP_REG_PHYSTATUS1_P4_RST__VAL                                                             0x00000000

	/**
	@defgroup       PHYSTATUS1_P4__PHY_STATUS1 PHY_STATUS1
	@ingroup        PHYSTATUS1_P4
	@param Address  0x000080A4
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PHYSTATUS1_P4__MSK_PHY_STATUS1                                                     0x0000FFFF
#define PNIP_REG_PHYSTATUS1_P4_SHFT_PHY_STATUS1                                                     0
#define PNIP_REG_PHYSTATUS1_P4_RSTV_PHY_STATUS1                                                     0x00000000

	/**
	@defgroup       PHYSTATUS1_P4__POLLSTATE POLLSTATE
	@ingroup        PHYSTATUS1_P4
	@param Address  0x000080A4
	@param Mask     0x00010000
	@param Shift    16
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PHYSTATUS1_P4__MSK_POLLSTATE                                                       0x00010000
#define PNIP_REG_PHYSTATUS1_P4_SHFT_POLLSTATE                                                       16
#define PNIP_REG_PHYSTATUS1_P4_RSTV_POLLSTATE                                                       0x00000000


	/**
	@defgroup       PHYSTATUS2_P4 PHYSTATUS2_P4
	@ingroup        Register
	@param Address  0x000080A8
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
//#define PNIP_REG_PHYSTATUS2_P4                                                                      0x000080A8
#define PNIP_REG_PHYSTATUS2_P4                                                                      0x00000190
#define PNIP_REG_PHYSTATUS2_P4_RST__VAL                                                             0x00000000

	/**
	@defgroup       PHYSTATUS2_P4__PHY_STATUS2 PHY_STATUS2
	@ingroup        PHYSTATUS2_P4
	@param Address  0x000080A8
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PHYSTATUS2_P4__MSK_PHY_STATUS2                                                     0x0000FFFF
#define PNIP_REG_PHYSTATUS2_P4_SHFT_PHY_STATUS2                                                     0
#define PNIP_REG_PHYSTATUS2_P4_RSTV_PHY_STATUS2                                                     0x00000000

	/**
	@defgroup       PHYSTATUS2_P4__POLLSTATE POLLSTATE
	@ingroup        PHYSTATUS2_P4
	@param Address  0x000080A8
	@param Mask     0x00010000
	@param Shift    16
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PHYSTATUS2_P4__MSK_POLLSTATE                                                       0x00010000
#define PNIP_REG_PHYSTATUS2_P4_SHFT_POLLSTATE                                                       16
#define PNIP_REG_PHYSTATUS2_P4_RSTV_POLLSTATE                                                       0x00000000


	/**
	@defgroup       PHYSTATUS3_P4 PHYSTATUS3_P4
	@ingroup        Register
	@param Address  0x000080AC
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
//#define PNIP_REG_PHYSTATUS3_P4                                                                      0x000080AC
#define PNIP_REG_PHYSTATUS3_P4                                                                      0x00000194
#define PNIP_REG_PHYSTATUS3_P4_RST__VAL                                                             0x00000000

	/**
	@defgroup       PHYSTATUS3_P4__PHY_STATUS3 PHY_STATUS3
	@ingroup        PHYSTATUS3_P4
	@param Address  0x000080AC
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PHYSTATUS3_P4__MSK_PHY_STATUS3                                                     0x0000FFFF
#define PNIP_REG_PHYSTATUS3_P4_SHFT_PHY_STATUS3                                                     0
#define PNIP_REG_PHYSTATUS3_P4_RSTV_PHY_STATUS3                                                     0x00000000

	/**
	@defgroup       PHYSTATUS3_P4__POLLSTATE POLLSTATE
	@ingroup        PHYSTATUS3_P4
	@param Address  0x000080AC
	@param Mask     0x00010000
	@param Shift    16
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PHYSTATUS3_P4__MSK_POLLSTATE                                                       0x00010000
#define PNIP_REG_PHYSTATUS3_P4_SHFT_POLLSTATE                                                       16
#define PNIP_REG_PHYSTATUS3_P4_RSTV_POLLSTATE                                                       0x00000000


	/**
	@defgroup       FRAMES_DROPPED_L2_P1 FRAMES_DROPPED_L2_P1
	@ingroup        Register
	@param Address  0x00009034
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
//#define PNIP_REG_FRAMES_DROPPED_L2_P1                                                               0x00009034
#define PNIP_REG_FRAMES_DROPPED_L2_P1                                                               0x00000198
#define PNIP_REG_FRAMES_DROPPED_L2_P1_RST__VAL                                                      0x00000000

	/**
	@defgroup       FRAMES_DROPPED_L2_P1__FRAMES_DROPPED_L2 FRAMES_DROPPED_L2
	@ingroup        FRAMES_DROPPED_L2_P1
	@param Address  0x00009034
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_FRAMES_DROPPED_L2_P1__MSK_FRAMES_DROPPED_L2                                        0xFFFFFFFF
#define PNIP_REG_FRAMES_DROPPED_L2_P1_SHFT_FRAMES_DROPPED_L2                                        0
#define PNIP_REG_FRAMES_DROPPED_L2_P1_RSTV_FRAMES_DROPPED_L2                                        0x00000000


	/**
	@defgroup       FRAMES_DROPPED_L2_P2 FRAMES_DROPPED_L2_P2
	@ingroup        Register
	@param Address  0x0000A034
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
//#define PNIP_REG_FRAMES_DROPPED_L2_P2                                                               0x0000A034
#define PNIP_REG_FRAMES_DROPPED_L2_P2                                                               0x0000019C
#define PNIP_REG_FRAMES_DROPPED_L2_P2_RST__VAL                                                      0x00000000

	/**
	@defgroup       FRAMES_DROPPED_L2_P2__FRAMES_DROPPED_L2 FRAMES_DROPPED_L2
	@ingroup        FRAMES_DROPPED_L2_P2
	@param Address  0x0000A034
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_FRAMES_DROPPED_L2_P2__MSK_FRAMES_DROPPED_L2                                        0xFFFFFFFF
#define PNIP_REG_FRAMES_DROPPED_L2_P2_SHFT_FRAMES_DROPPED_L2                                        0
#define PNIP_REG_FRAMES_DROPPED_L2_P2_RSTV_FRAMES_DROPPED_L2                                        0x00000000


	/**
	@defgroup       FRAMES_DROPPED_L2_P3 FRAMES_DROPPED_L2_P3
	@ingroup        Register
	@param Address  0x0000B034
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
//#define PNIP_REG_FRAMES_DROPPED_L2_P3                                                               0x0000B034
#define PNIP_REG_FRAMES_DROPPED_L2_P3                                                               0x000001A0
#define PNIP_REG_FRAMES_DROPPED_L2_P3_RST__VAL                                                      0x00000000

	/**
	@defgroup       FRAMES_DROPPED_L2_P3__FRAMES_DROPPED_L2 FRAMES_DROPPED_L2
	@ingroup        FRAMES_DROPPED_L2_P3
	@param Address  0x0000B034
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_FRAMES_DROPPED_L2_P3__MSK_FRAMES_DROPPED_L2                                        0xFFFFFFFF
#define PNIP_REG_FRAMES_DROPPED_L2_P3_SHFT_FRAMES_DROPPED_L2                                        0
#define PNIP_REG_FRAMES_DROPPED_L2_P3_RSTV_FRAMES_DROPPED_L2                                        0x00000000


	/**
	@defgroup       FRAMES_DROPPED_L2_P4 FRAMES_DROPPED_L2_P4
	@ingroup        Register
	@param Address  0x0000C034
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
//#define PNIP_REG_FRAMES_DROPPED_L2_P4                                                               0x0000C034
#define PNIP_REG_FRAMES_DROPPED_L2_P4                                                               0x000001A4
#define PNIP_REG_FRAMES_DROPPED_L2_P4_RST__VAL                                                      0x00000000

	/**
	@defgroup       FRAMES_DROPPED_L2_P4__FRAMES_DROPPED_L2 FRAMES_DROPPED_L2
	@ingroup        FRAMES_DROPPED_L2_P4
	@param Address  0x0000C034
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_FRAMES_DROPPED_L2_P4__MSK_FRAMES_DROPPED_L2                                        0xFFFFFFFF
#define PNIP_REG_FRAMES_DROPPED_L2_P4_SHFT_FRAMES_DROPPED_L2                                        0
#define PNIP_REG_FRAMES_DROPPED_L2_P4_RSTV_FRAMES_DROPPED_L2                                        0x00000000


	/**
	@defgroup       FRAMECLASS_0_1 FRAMECLASS_0_1
	@ingroup        Register
	@param Address  0x00010000
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_0_1                                                                     0x00010000
#define PNIP_REG_FRAMECLASS_0_1                                                                     0x000001A8
#define PNIP_REG_FRAMECLASS_0_1_RST__VAL                                                            0x80008892

	/**
	@defgroup       FRAMECLASS_0_1__ETHERTYPE ETHERTYPE
	@ingroup        FRAMECLASS_0_1
	@param Address  0x00010000
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00008892
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_1__MSK_ETHERTYPE                                                      0x0000FFFF
#define PNIP_REG_FRAMECLASS_0_1_SHFT_ETHERTYPE                                                      0
#define PNIP_REG_FRAMECLASS_0_1_RSTV_ETHERTYPE                                                      0x00008892

	/**
	@defgroup       FRAMECLASS_0_1__COMPTYPE COMPTYPE
	@ingroup        FRAMECLASS_0_1
	@param Address  0x00010000
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_1__MSK_COMPTYPE                                                       0x40000000
#define PNIP_REG_FRAMECLASS_0_1_SHFT_COMPTYPE                                                       30
#define PNIP_REG_FRAMECLASS_0_1_RSTV_COMPTYPE                                                       0x00000000

	/**
	@defgroup       FRAMECLASS_0_1__VALID VALID
	@ingroup        FRAMECLASS_0_1
	@param Address  0x00010000
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_1__MSK_VALID                                                          0x80000000
#define PNIP_REG_FRAMECLASS_0_1_SHFT_VALID                                                          31
#define PNIP_REG_FRAMECLASS_0_1_RSTV_VALID                                                          0x00000001


	/**
	@defgroup       FRAMECLASS_0_2 FRAMECLASS_0_2
	@ingroup        Register
	@param Address  0x00010004
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_0_2                                                                     0x00010004
#define PNIP_REG_FRAMECLASS_0_2                                                                     0x000001AC
#define PNIP_REG_FRAMECLASS_0_2_RST__VAL                                                            0x80008892

	/**
	@defgroup       FRAMECLASS_0_2__ETHERTYPE ETHERTYPE
	@ingroup        FRAMECLASS_0_2
	@param Address  0x00010004
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00008892
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_2__MSK_ETHERTYPE                                                      0x0000FFFF
#define PNIP_REG_FRAMECLASS_0_2_SHFT_ETHERTYPE                                                      0
#define PNIP_REG_FRAMECLASS_0_2_RSTV_ETHERTYPE                                                      0x00008892

	/**
	@defgroup       FRAMECLASS_0_2__COMPTYPE COMPTYPE
	@ingroup        FRAMECLASS_0_2
	@param Address  0x00010004
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_2__MSK_COMPTYPE                                                       0x40000000
#define PNIP_REG_FRAMECLASS_0_2_SHFT_COMPTYPE                                                       30
#define PNIP_REG_FRAMECLASS_0_2_RSTV_COMPTYPE                                                       0x00000000

	/**
	@defgroup       FRAMECLASS_0_2__VALID VALID
	@ingroup        FRAMECLASS_0_2
	@param Address  0x00010004
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_2__MSK_VALID                                                          0x80000000
#define PNIP_REG_FRAMECLASS_0_2_SHFT_VALID                                                          31
#define PNIP_REG_FRAMECLASS_0_2_RSTV_VALID                                                          0x00000001


	/**
	@defgroup       FRAMECLASS_0_3 FRAMECLASS_0_3
	@ingroup        Register
	@param Address  0x00010008
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_0_3                                                                     0x00010008
#define PNIP_REG_FRAMECLASS_0_3                                                                     0x000001B0
#define PNIP_REG_FRAMECLASS_0_3_RST__VAL                                                            0x80008892

	/**
	@defgroup       FRAMECLASS_0_3__ETHERTYPE ETHERTYPE
	@ingroup        FRAMECLASS_0_3
	@param Address  0x00010008
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00008892
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_3__MSK_ETHERTYPE                                                      0x0000FFFF
#define PNIP_REG_FRAMECLASS_0_3_SHFT_ETHERTYPE                                                      0
#define PNIP_REG_FRAMECLASS_0_3_RSTV_ETHERTYPE                                                      0x00008892

	/**
	@defgroup       FRAMECLASS_0_3__COMPTYPE COMPTYPE
	@ingroup        FRAMECLASS_0_3
	@param Address  0x00010008
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_3__MSK_COMPTYPE                                                       0x40000000
#define PNIP_REG_FRAMECLASS_0_3_SHFT_COMPTYPE                                                       30
#define PNIP_REG_FRAMECLASS_0_3_RSTV_COMPTYPE                                                       0x00000000

	/**
	@defgroup       FRAMECLASS_0_3__VALID VALID
	@ingroup        FRAMECLASS_0_3
	@param Address  0x00010008
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_3__MSK_VALID                                                          0x80000000
#define PNIP_REG_FRAMECLASS_0_3_SHFT_VALID                                                          31
#define PNIP_REG_FRAMECLASS_0_3_RSTV_VALID                                                          0x00000001


	/**
	@defgroup       FRAMECLASS_0_4 FRAMECLASS_0_4
	@ingroup        Register
	@param Address  0x0001000C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_0_4                                                                     0x0001000C
#define PNIP_REG_FRAMECLASS_0_4                                                                     0x000001B4
#define PNIP_REG_FRAMECLASS_0_4_RST__VAL                                                            0x80008892

	/**
	@defgroup       FRAMECLASS_0_4__ETHERTYPE ETHERTYPE
	@ingroup        FRAMECLASS_0_4
	@param Address  0x0001000C
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00008892
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_4__MSK_ETHERTYPE                                                      0x0000FFFF
#define PNIP_REG_FRAMECLASS_0_4_SHFT_ETHERTYPE                                                      0
#define PNIP_REG_FRAMECLASS_0_4_RSTV_ETHERTYPE                                                      0x00008892

	/**
	@defgroup       FRAMECLASS_0_4__COMPTYPE COMPTYPE
	@ingroup        FRAMECLASS_0_4
	@param Address  0x0001000C
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_4__MSK_COMPTYPE                                                       0x40000000
#define PNIP_REG_FRAMECLASS_0_4_SHFT_COMPTYPE                                                       30
#define PNIP_REG_FRAMECLASS_0_4_RSTV_COMPTYPE                                                       0x00000000

	/**
	@defgroup       FRAMECLASS_0_4__VALID VALID
	@ingroup        FRAMECLASS_0_4
	@param Address  0x0001000C
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_4__MSK_VALID                                                          0x80000000
#define PNIP_REG_FRAMECLASS_0_4_SHFT_VALID                                                          31
#define PNIP_REG_FRAMECLASS_0_4_RSTV_VALID                                                          0x00000001


	/**
	@defgroup       FRAMECLASS_0_5 FRAMECLASS_0_5
	@ingroup        Register
	@param Address  0x00010010
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_0_5                                                                     0x00010010
#define PNIP_REG_FRAMECLASS_0_5                                                                     0x000001B8
#define PNIP_REG_FRAMECLASS_0_5_RST__VAL                                                            0x80008892

	/**
	@defgroup       FRAMECLASS_0_5__ETHERTYPE ETHERTYPE
	@ingroup        FRAMECLASS_0_5
	@param Address  0x00010010
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00008892
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_5__MSK_ETHERTYPE                                                      0x0000FFFF
#define PNIP_REG_FRAMECLASS_0_5_SHFT_ETHERTYPE                                                      0
#define PNIP_REG_FRAMECLASS_0_5_RSTV_ETHERTYPE                                                      0x00008892

	/**
	@defgroup       FRAMECLASS_0_5__COMPTYPE COMPTYPE
	@ingroup        FRAMECLASS_0_5
	@param Address  0x00010010
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_5__MSK_COMPTYPE                                                       0x40000000
#define PNIP_REG_FRAMECLASS_0_5_SHFT_COMPTYPE                                                       30
#define PNIP_REG_FRAMECLASS_0_5_RSTV_COMPTYPE                                                       0x00000000

	/**
	@defgroup       FRAMECLASS_0_5__VALID VALID
	@ingroup        FRAMECLASS_0_5
	@param Address  0x00010010
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_5__MSK_VALID                                                          0x80000000
#define PNIP_REG_FRAMECLASS_0_5_SHFT_VALID                                                          31
#define PNIP_REG_FRAMECLASS_0_5_RSTV_VALID                                                          0x00000001


	/**
	@defgroup       FRAMECLASS_0_6 FRAMECLASS_0_6
	@ingroup        Register
	@param Address  0x00010014
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_0_6                                                                     0x00010014
#define PNIP_REG_FRAMECLASS_0_6                                                                     0x000001BC
#define PNIP_REG_FRAMECLASS_0_6_RST__VAL                                                            0x80008892

	/**
	@defgroup       FRAMECLASS_0_6__ETHERTYPE ETHERTYPE
	@ingroup        FRAMECLASS_0_6
	@param Address  0x00010014
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00008892
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_6__MSK_ETHERTYPE                                                      0x0000FFFF
#define PNIP_REG_FRAMECLASS_0_6_SHFT_ETHERTYPE                                                      0
#define PNIP_REG_FRAMECLASS_0_6_RSTV_ETHERTYPE                                                      0x00008892

	/**
	@defgroup       FRAMECLASS_0_6__COMPTYPE COMPTYPE
	@ingroup        FRAMECLASS_0_6
	@param Address  0x00010014
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_6__MSK_COMPTYPE                                                       0x40000000
#define PNIP_REG_FRAMECLASS_0_6_SHFT_COMPTYPE                                                       30
#define PNIP_REG_FRAMECLASS_0_6_RSTV_COMPTYPE                                                       0x00000000

	/**
	@defgroup       FRAMECLASS_0_6__VALID VALID
	@ingroup        FRAMECLASS_0_6
	@param Address  0x00010014
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_6__MSK_VALID                                                          0x80000000
#define PNIP_REG_FRAMECLASS_0_6_SHFT_VALID                                                          31
#define PNIP_REG_FRAMECLASS_0_6_RSTV_VALID                                                          0x00000001


	/**
	@defgroup       FRAMECLASS_0_7 FRAMECLASS_0_7
	@ingroup        Register
	@param Address  0x00010018
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_0_7                                                                     0x00010018
#define PNIP_REG_FRAMECLASS_0_7                                                                     0x000001C0
#define PNIP_REG_FRAMECLASS_0_7_RST__VAL                                                            0x80008892

	/**
	@defgroup       FRAMECLASS_0_7__ETHERTYPE ETHERTYPE
	@ingroup        FRAMECLASS_0_7
	@param Address  0x00010018
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00008892
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_7__MSK_ETHERTYPE                                                      0x0000FFFF
#define PNIP_REG_FRAMECLASS_0_7_SHFT_ETHERTYPE                                                      0
#define PNIP_REG_FRAMECLASS_0_7_RSTV_ETHERTYPE                                                      0x00008892

	/**
	@defgroup       FRAMECLASS_0_7__COMPTYPE COMPTYPE
	@ingroup        FRAMECLASS_0_7
	@param Address  0x00010018
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_7__MSK_COMPTYPE                                                       0x40000000
#define PNIP_REG_FRAMECLASS_0_7_SHFT_COMPTYPE                                                       30
#define PNIP_REG_FRAMECLASS_0_7_RSTV_COMPTYPE                                                       0x00000000

	/**
	@defgroup       FRAMECLASS_0_7__VALID VALID
	@ingroup        FRAMECLASS_0_7
	@param Address  0x00010018
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_7__MSK_VALID                                                          0x80000000
#define PNIP_REG_FRAMECLASS_0_7_SHFT_VALID                                                          31
#define PNIP_REG_FRAMECLASS_0_7_RSTV_VALID                                                          0x00000001


	/**
	@defgroup       FRAMECLASS_0_8 FRAMECLASS_0_8
	@ingroup        Register
	@param Address  0x0001001C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_0_8                                                                     0x0001001C
#define PNIP_REG_FRAMECLASS_0_8                                                                     0x000001C4
#define PNIP_REG_FRAMECLASS_0_8_RST__VAL                                                            0x80008892

	/**
	@defgroup       FRAMECLASS_0_8__ETHERTYPE ETHERTYPE
	@ingroup        FRAMECLASS_0_8
	@param Address  0x0001001C
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00008892
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_8__MSK_ETHERTYPE                                                      0x0000FFFF
#define PNIP_REG_FRAMECLASS_0_8_SHFT_ETHERTYPE                                                      0
#define PNIP_REG_FRAMECLASS_0_8_RSTV_ETHERTYPE                                                      0x00008892

	/**
	@defgroup       FRAMECLASS_0_8__COMPTYPE COMPTYPE
	@ingroup        FRAMECLASS_0_8
	@param Address  0x0001001C
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_8__MSK_COMPTYPE                                                       0x40000000
#define PNIP_REG_FRAMECLASS_0_8_SHFT_COMPTYPE                                                       30
#define PNIP_REG_FRAMECLASS_0_8_RSTV_COMPTYPE                                                       0x00000000

	/**
	@defgroup       FRAMECLASS_0_8__VALID VALID
	@ingroup        FRAMECLASS_0_8
	@param Address  0x0001001C
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_8__MSK_VALID                                                          0x80000000
#define PNIP_REG_FRAMECLASS_0_8_SHFT_VALID                                                          31
#define PNIP_REG_FRAMECLASS_0_8_RSTV_VALID                                                          0x00000001


	/**
	@defgroup       FRAMECLASS_0_9 FRAMECLASS_0_9
	@ingroup        Register
	@param Address  0x00010020
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_0_9                                                                     0x00010020
#define PNIP_REG_FRAMECLASS_0_9                                                                     0x000001C8
#define PNIP_REG_FRAMECLASS_0_9_RST__VAL                                                            0x80008892

	/**
	@defgroup       FRAMECLASS_0_9__ETHERTYPE ETHERTYPE
	@ingroup        FRAMECLASS_0_9
	@param Address  0x00010020
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00008892
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_9__MSK_ETHERTYPE                                                      0x0000FFFF
#define PNIP_REG_FRAMECLASS_0_9_SHFT_ETHERTYPE                                                      0
#define PNIP_REG_FRAMECLASS_0_9_RSTV_ETHERTYPE                                                      0x00008892

	/**
	@defgroup       FRAMECLASS_0_9__COMPTYPE COMPTYPE
	@ingroup        FRAMECLASS_0_9
	@param Address  0x00010020
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_9__MSK_COMPTYPE                                                       0x40000000
#define PNIP_REG_FRAMECLASS_0_9_SHFT_COMPTYPE                                                       30
#define PNIP_REG_FRAMECLASS_0_9_RSTV_COMPTYPE                                                       0x00000000

	/**
	@defgroup       FRAMECLASS_0_9__VALID VALID
	@ingroup        FRAMECLASS_0_9
	@param Address  0x00010020
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_9__MSK_VALID                                                          0x80000000
#define PNIP_REG_FRAMECLASS_0_9_SHFT_VALID                                                          31
#define PNIP_REG_FRAMECLASS_0_9_RSTV_VALID                                                          0x00000001


	/**
	@defgroup       FRAMECLASS_0_10 FRAMECLASS_0_10
	@ingroup        Register
	@param Address  0x00010024
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_0_10                                                                    0x00010024
#define PNIP_REG_FRAMECLASS_0_10                                                                    0x000001CC
#define PNIP_REG_FRAMECLASS_0_10_RST__VAL                                                           0x80008892

	/**
	@defgroup       FRAMECLASS_0_10__ETHERTYPE ETHERTYPE
	@ingroup        FRAMECLASS_0_10
	@param Address  0x00010024
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00008892
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_10__MSK_ETHERTYPE                                                     0x0000FFFF
#define PNIP_REG_FRAMECLASS_0_10_SHFT_ETHERTYPE                                                     0
#define PNIP_REG_FRAMECLASS_0_10_RSTV_ETHERTYPE                                                     0x00008892

	/**
	@defgroup       FRAMECLASS_0_10__COMPTYPE COMPTYPE
	@ingroup        FRAMECLASS_0_10
	@param Address  0x00010024
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_10__MSK_COMPTYPE                                                      0x40000000
#define PNIP_REG_FRAMECLASS_0_10_SHFT_COMPTYPE                                                      30
#define PNIP_REG_FRAMECLASS_0_10_RSTV_COMPTYPE                                                      0x00000000

	/**
	@defgroup       FRAMECLASS_0_10__VALID VALID
	@ingroup        FRAMECLASS_0_10
	@param Address  0x00010024
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_10__MSK_VALID                                                         0x80000000
#define PNIP_REG_FRAMECLASS_0_10_SHFT_VALID                                                         31
#define PNIP_REG_FRAMECLASS_0_10_RSTV_VALID                                                         0x00000001


	/**
	@defgroup       FRAMECLASS_0_11 FRAMECLASS_0_11
	@ingroup        Register
	@param Address  0x00010028
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_0_11                                                                    0x00010028
#define PNIP_REG_FRAMECLASS_0_11                                                                    0x000001D0
#define PNIP_REG_FRAMECLASS_0_11_RST__VAL                                                           0x800088F7

	/**
	@defgroup       FRAMECLASS_0_11__ETHERTYPE ETHERTYPE
	@ingroup        FRAMECLASS_0_11
	@param Address  0x00010028
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x000088F7
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_11__MSK_ETHERTYPE                                                     0x0000FFFF
#define PNIP_REG_FRAMECLASS_0_11_SHFT_ETHERTYPE                                                     0
#define PNIP_REG_FRAMECLASS_0_11_RSTV_ETHERTYPE                                                     0x000088F7

	/**
	@defgroup       FRAMECLASS_0_11__COMPTYPE COMPTYPE
	@ingroup        FRAMECLASS_0_11
	@param Address  0x00010028
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_11__MSK_COMPTYPE                                                      0x40000000
#define PNIP_REG_FRAMECLASS_0_11_SHFT_COMPTYPE                                                      30
#define PNIP_REG_FRAMECLASS_0_11_RSTV_COMPTYPE                                                      0x00000000

	/**
	@defgroup       FRAMECLASS_0_11__VALID VALID
	@ingroup        FRAMECLASS_0_11
	@param Address  0x00010028
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_11__MSK_VALID                                                         0x80000000
#define PNIP_REG_FRAMECLASS_0_11_SHFT_VALID                                                         31
#define PNIP_REG_FRAMECLASS_0_11_RSTV_VALID                                                         0x00000001


	/**
	@defgroup       FRAMECLASS_0_12 FRAMECLASS_0_12
	@ingroup        Register
	@param Address  0x0001002C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_0_12                                                                    0x0001002C
#define PNIP_REG_FRAMECLASS_0_12                                                                    0x000001D4
#define PNIP_REG_FRAMECLASS_0_12_RST__VAL                                                           0x80000806

	/**
	@defgroup       FRAMECLASS_0_12__ETHERTYPE ETHERTYPE
	@ingroup        FRAMECLASS_0_12
	@param Address  0x0001002C
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000806
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_12__MSK_ETHERTYPE                                                     0x0000FFFF
#define PNIP_REG_FRAMECLASS_0_12_SHFT_ETHERTYPE                                                     0
#define PNIP_REG_FRAMECLASS_0_12_RSTV_ETHERTYPE                                                     0x00000806

	/**
	@defgroup       FRAMECLASS_0_12__COMPTYPE COMPTYPE
	@ingroup        FRAMECLASS_0_12
	@param Address  0x0001002C
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_12__MSK_COMPTYPE                                                      0x40000000
#define PNIP_REG_FRAMECLASS_0_12_SHFT_COMPTYPE                                                      30
#define PNIP_REG_FRAMECLASS_0_12_RSTV_COMPTYPE                                                      0x00000000

	/**
	@defgroup       FRAMECLASS_0_12__VALID VALID
	@ingroup        FRAMECLASS_0_12
	@param Address  0x0001002C
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_12__MSK_VALID                                                         0x80000000
#define PNIP_REG_FRAMECLASS_0_12_SHFT_VALID                                                         31
#define PNIP_REG_FRAMECLASS_0_12_RSTV_VALID                                                         0x00000001


	/**
	@defgroup       FRAMECLASS_0_13 FRAMECLASS_0_13
	@ingroup        Register
	@param Address  0x00010030
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_0_13                                                                    0x00010030
#define PNIP_REG_FRAMECLASS_0_13                                                                    0x000001D8
#define PNIP_REG_FRAMECLASS_0_13_RST__VAL                                                           0x800088CC

	/**
	@defgroup       FRAMECLASS_0_13__ETHERTYPE ETHERTYPE
	@ingroup        FRAMECLASS_0_13
	@param Address  0x00010030
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x000088CC
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_13__MSK_ETHERTYPE                                                     0x0000FFFF
#define PNIP_REG_FRAMECLASS_0_13_SHFT_ETHERTYPE                                                     0
#define PNIP_REG_FRAMECLASS_0_13_RSTV_ETHERTYPE                                                     0x000088CC

	/**
	@defgroup       FRAMECLASS_0_13__COMPTYPE COMPTYPE
	@ingroup        FRAMECLASS_0_13
	@param Address  0x00010030
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_13__MSK_COMPTYPE                                                      0x40000000
#define PNIP_REG_FRAMECLASS_0_13_SHFT_COMPTYPE                                                      30
#define PNIP_REG_FRAMECLASS_0_13_RSTV_COMPTYPE                                                      0x00000000

	/**
	@defgroup       FRAMECLASS_0_13__VALID VALID
	@ingroup        FRAMECLASS_0_13
	@param Address  0x00010030
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_13__MSK_VALID                                                         0x80000000
#define PNIP_REG_FRAMECLASS_0_13_SHFT_VALID                                                         31
#define PNIP_REG_FRAMECLASS_0_13_RSTV_VALID                                                         0x00000001


	/**
	@defgroup       FRAMECLASS_0_14 FRAMECLASS_0_14
	@ingroup        Register
	@param Address  0x00010034
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_0_14                                                                    0x00010034
#define PNIP_REG_FRAMECLASS_0_14                                                                    0x000001DC
#define PNIP_REG_FRAMECLASS_0_14_RST__VAL                                                           0x80000800

	/**
	@defgroup       FRAMECLASS_0_14__ETHERTYPE ETHERTYPE
	@ingroup        FRAMECLASS_0_14
	@param Address  0x00010034
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000800
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_14__MSK_ETHERTYPE                                                     0x0000FFFF
#define PNIP_REG_FRAMECLASS_0_14_SHFT_ETHERTYPE                                                     0
#define PNIP_REG_FRAMECLASS_0_14_RSTV_ETHERTYPE                                                     0x00000800

	/**
	@defgroup       FRAMECLASS_0_14__COMPTYPE COMPTYPE
	@ingroup        FRAMECLASS_0_14
	@param Address  0x00010034
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_14__MSK_COMPTYPE                                                      0x40000000
#define PNIP_REG_FRAMECLASS_0_14_SHFT_COMPTYPE                                                      30
#define PNIP_REG_FRAMECLASS_0_14_RSTV_COMPTYPE                                                      0x00000000

	/**
	@defgroup       FRAMECLASS_0_14__VALID VALID
	@ingroup        FRAMECLASS_0_14
	@param Address  0x00010034
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_14__MSK_VALID                                                         0x80000000
#define PNIP_REG_FRAMECLASS_0_14_SHFT_VALID                                                         31
#define PNIP_REG_FRAMECLASS_0_14_RSTV_VALID                                                         0x00000001


	/**
	@defgroup       FRAMECLASS_0_15 FRAMECLASS_0_15
	@ingroup        Register
	@param Address  0x00010038
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_0_15                                                                    0x00010038
#define PNIP_REG_FRAMECLASS_0_15                                                                    0x000001E0
#define PNIP_REG_FRAMECLASS_0_15_RST__VAL                                                           0x800088E3

	/**
	@defgroup       FRAMECLASS_0_15__ETHERTYPE ETHERTYPE
	@ingroup        FRAMECLASS_0_15
	@param Address  0x00010038
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x000088E3
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_15__MSK_ETHERTYPE                                                     0x0000FFFF
#define PNIP_REG_FRAMECLASS_0_15_SHFT_ETHERTYPE                                                     0
#define PNIP_REG_FRAMECLASS_0_15_RSTV_ETHERTYPE                                                     0x000088E3

	/**
	@defgroup       FRAMECLASS_0_15__COMPTYPE COMPTYPE
	@ingroup        FRAMECLASS_0_15
	@param Address  0x00010038
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_15__MSK_COMPTYPE                                                      0x40000000
#define PNIP_REG_FRAMECLASS_0_15_SHFT_COMPTYPE                                                      30
#define PNIP_REG_FRAMECLASS_0_15_RSTV_COMPTYPE                                                      0x00000000

	/**
	@defgroup       FRAMECLASS_0_15__VALID VALID
	@ingroup        FRAMECLASS_0_15
	@param Address  0x00010038
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_15__MSK_VALID                                                         0x80000000
#define PNIP_REG_FRAMECLASS_0_15_SHFT_VALID                                                         31
#define PNIP_REG_FRAMECLASS_0_15_RSTV_VALID                                                         0x00000001


	/**
	@defgroup       FRAMECLASS_0_16 FRAMECLASS_0_16
	@ingroup        Register
	@param Address  0x0001003C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_0_16                                                                    0x0001003C
#define PNIP_REG_FRAMECLASS_0_16                                                                    0x000001E4
#define PNIP_REG_FRAMECLASS_0_16_RST__VAL                                                           0xC0000600

	/**
	@defgroup       FRAMECLASS_0_16__ETHERTYPE ETHERTYPE
	@ingroup        FRAMECLASS_0_16
	@param Address  0x0001003C
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000600
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_16__MSK_ETHERTYPE                                                     0x0000FFFF
#define PNIP_REG_FRAMECLASS_0_16_SHFT_ETHERTYPE                                                     0
#define PNIP_REG_FRAMECLASS_0_16_RSTV_ETHERTYPE                                                     0x00000600

	/**
	@defgroup       FRAMECLASS_0_16__COMPTYPE COMPTYPE
	@ingroup        FRAMECLASS_0_16
	@param Address  0x0001003C
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_16__MSK_COMPTYPE                                                      0x40000000
#define PNIP_REG_FRAMECLASS_0_16_SHFT_COMPTYPE                                                      30
#define PNIP_REG_FRAMECLASS_0_16_RSTV_COMPTYPE                                                      0x00000001

	/**
	@defgroup       FRAMECLASS_0_16__VALID VALID
	@ingroup        FRAMECLASS_0_16
	@param Address  0x0001003C
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_16__MSK_VALID                                                         0x80000000
#define PNIP_REG_FRAMECLASS_0_16_SHFT_VALID                                                         31
#define PNIP_REG_FRAMECLASS_0_16_RSTV_VALID                                                         0x00000001


	/**
	@defgroup       FRAMECLASS_0_17 FRAMECLASS_0_17
	@ingroup        Register
	@param Address  0x00010040
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_0_17                                                                    0x00010040
#define PNIP_REG_FRAMECLASS_0_17                                                                    0x000001E8
#define PNIP_REG_FRAMECLASS_0_17_RST__VAL                                                           0x00000000

	/**
	@defgroup       FRAMECLASS_0_17__ETHERTYPE ETHERTYPE
	@ingroup        FRAMECLASS_0_17
	@param Address  0x00010040
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_17__MSK_ETHERTYPE                                                     0x0000FFFF
#define PNIP_REG_FRAMECLASS_0_17_SHFT_ETHERTYPE                                                     0
#define PNIP_REG_FRAMECLASS_0_17_RSTV_ETHERTYPE                                                     0x00000000

	/**
	@defgroup       FRAMECLASS_0_17__COMPTYPE COMPTYPE
	@ingroup        FRAMECLASS_0_17
	@param Address  0x00010040
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_17__MSK_COMPTYPE                                                      0x40000000
#define PNIP_REG_FRAMECLASS_0_17_SHFT_COMPTYPE                                                      30
#define PNIP_REG_FRAMECLASS_0_17_RSTV_COMPTYPE                                                      0x00000000

	/**
	@defgroup       FRAMECLASS_0_17__VALID VALID
	@ingroup        FRAMECLASS_0_17
	@param Address  0x00010040
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_17__MSK_VALID                                                         0x80000000
#define PNIP_REG_FRAMECLASS_0_17_SHFT_VALID                                                         31
#define PNIP_REG_FRAMECLASS_0_17_RSTV_VALID                                                         0x00000000


	/**
	@defgroup       FRAMECLASS_0_18 FRAMECLASS_0_18
	@ingroup        Register
	@param Address  0x00010044
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_0_18                                                                    0x00010044
#define PNIP_REG_FRAMECLASS_0_18                                                                    0x000001EC
#define PNIP_REG_FRAMECLASS_0_18_RST__VAL                                                           0x00000000

	/**
	@defgroup       FRAMECLASS_0_18__ETHERTYPE ETHERTYPE
	@ingroup        FRAMECLASS_0_18
	@param Address  0x00010044
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_18__MSK_ETHERTYPE                                                     0x0000FFFF
#define PNIP_REG_FRAMECLASS_0_18_SHFT_ETHERTYPE                                                     0
#define PNIP_REG_FRAMECLASS_0_18_RSTV_ETHERTYPE                                                     0x00000000

	/**
	@defgroup       FRAMECLASS_0_18__COMPTYPE COMPTYPE
	@ingroup        FRAMECLASS_0_18
	@param Address  0x00010044
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_18__MSK_COMPTYPE                                                      0x40000000
#define PNIP_REG_FRAMECLASS_0_18_SHFT_COMPTYPE                                                      30
#define PNIP_REG_FRAMECLASS_0_18_RSTV_COMPTYPE                                                      0x00000000

	/**
	@defgroup       FRAMECLASS_0_18__VALID VALID
	@ingroup        FRAMECLASS_0_18
	@param Address  0x00010044
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_18__MSK_VALID                                                         0x80000000
#define PNIP_REG_FRAMECLASS_0_18_SHFT_VALID                                                         31
#define PNIP_REG_FRAMECLASS_0_18_RSTV_VALID                                                         0x00000000


	/**
	@defgroup       FRAMECLASS_0_19 FRAMECLASS_0_19
	@ingroup        Register
	@param Address  0x00010048
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_0_19                                                                    0x00010048
#define PNIP_REG_FRAMECLASS_0_19                                                                    0x000001F0
#define PNIP_REG_FRAMECLASS_0_19_RST__VAL                                                           0x00000000

	/**
	@defgroup       FRAMECLASS_0_19__ETHERTYPE ETHERTYPE
	@ingroup        FRAMECLASS_0_19
	@param Address  0x00010048
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_19__MSK_ETHERTYPE                                                     0x0000FFFF
#define PNIP_REG_FRAMECLASS_0_19_SHFT_ETHERTYPE                                                     0
#define PNIP_REG_FRAMECLASS_0_19_RSTV_ETHERTYPE                                                     0x00000000

	/**
	@defgroup       FRAMECLASS_0_19__COMPTYPE COMPTYPE
	@ingroup        FRAMECLASS_0_19
	@param Address  0x00010048
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_19__MSK_COMPTYPE                                                      0x40000000
#define PNIP_REG_FRAMECLASS_0_19_SHFT_COMPTYPE                                                      30
#define PNIP_REG_FRAMECLASS_0_19_RSTV_COMPTYPE                                                      0x00000000

	/**
	@defgroup       FRAMECLASS_0_19__VALID VALID
	@ingroup        FRAMECLASS_0_19
	@param Address  0x00010048
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_19__MSK_VALID                                                         0x80000000
#define PNIP_REG_FRAMECLASS_0_19_SHFT_VALID                                                         31
#define PNIP_REG_FRAMECLASS_0_19_RSTV_VALID                                                         0x00000000


	/**
	@defgroup       FRAMECLASS_0_20 FRAMECLASS_0_20
	@ingroup        Register
	@param Address  0x0001004C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_0_20                                                                    0x0001004C
#define PNIP_REG_FRAMECLASS_0_20                                                                    0x000001F4
#define PNIP_REG_FRAMECLASS_0_20_RST__VAL                                                           0x00000000

	/**
	@defgroup       FRAMECLASS_0_20__ETHERTYPE ETHERTYPE
	@ingroup        FRAMECLASS_0_20
	@param Address  0x0001004C
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_20__MSK_ETHERTYPE                                                     0x0000FFFF
#define PNIP_REG_FRAMECLASS_0_20_SHFT_ETHERTYPE                                                     0
#define PNIP_REG_FRAMECLASS_0_20_RSTV_ETHERTYPE                                                     0x00000000

	/**
	@defgroup       FRAMECLASS_0_20__COMPTYPE COMPTYPE
	@ingroup        FRAMECLASS_0_20
	@param Address  0x0001004C
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_20__MSK_COMPTYPE                                                      0x40000000
#define PNIP_REG_FRAMECLASS_0_20_SHFT_COMPTYPE                                                      30
#define PNIP_REG_FRAMECLASS_0_20_RSTV_COMPTYPE                                                      0x00000000

	/**
	@defgroup       FRAMECLASS_0_20__VALID VALID
	@ingroup        FRAMECLASS_0_20
	@param Address  0x0001004C
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_0_20__MSK_VALID                                                         0x80000000
#define PNIP_REG_FRAMECLASS_0_20_SHFT_VALID                                                         31
#define PNIP_REG_FRAMECLASS_0_20_RSTV_VALID                                                         0x00000000


	/**
	@defgroup       FRAMECLASS_1_1 FRAMECLASS_1_1
	@ingroup        Register
	@param Address  0x00010100
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_1_1                                                                     0x00010100
#define PNIP_REG_FRAMECLASS_1_1                                                                     0x000001F8
#define PNIP_REG_FRAMECLASS_1_1_RST__VAL                                                            0x0FFF0100

	/**
	@defgroup       FRAMECLASS_1_1__FRAMEID_LOW FRAMEID_LOW
	@ingroup        FRAMECLASS_1_1
	@param Address  0x00010100
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000100
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_1_1__MSK_FRAMEID_LOW                                                    0x0000FFFF
#define PNIP_REG_FRAMECLASS_1_1_SHFT_FRAMEID_LOW                                                    0
#define PNIP_REG_FRAMECLASS_1_1_RSTV_FRAMEID_LOW                                                    0x00000100

	/**
	@defgroup       FRAMECLASS_1_1__FRAMEID_HIGH FRAMEID_HIGH
	@ingroup        FRAMECLASS_1_1
	@param Address  0x00010100
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000FFF
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_1_1__MSK_FRAMEID_HIGH                                                   0xFFFF0000
#define PNIP_REG_FRAMECLASS_1_1_SHFT_FRAMEID_HIGH                                                   16
#define PNIP_REG_FRAMECLASS_1_1_RSTV_FRAMEID_HIGH                                                   0x00000FFF


	/**
	@defgroup       FRAMECLASS_1_2 FRAMECLASS_1_2
	@ingroup        Register
	@param Address  0x00010104
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_1_2                                                                     0x00010104
#define PNIP_REG_FRAMECLASS_1_2                                                                     0x000001FC
#define PNIP_REG_FRAMECLASS_1_2_RST__VAL                                                            0x57FF4800

	/**
	@defgroup       FRAMECLASS_1_2__FRAMEID_LOW FRAMEID_LOW
	@ingroup        FRAMECLASS_1_2
	@param Address  0x00010104
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00004800
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_1_2__MSK_FRAMEID_LOW                                                    0x0000FFFF
#define PNIP_REG_FRAMECLASS_1_2_SHFT_FRAMEID_LOW                                                    0
#define PNIP_REG_FRAMECLASS_1_2_RSTV_FRAMEID_LOW                                                    0x00004800

	/**
	@defgroup       FRAMECLASS_1_2__FRAMEID_HIGH FRAMEID_HIGH
	@ingroup        FRAMECLASS_1_2
	@param Address  0x00010104
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x000057FF
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_1_2__MSK_FRAMEID_HIGH                                                   0xFFFF0000
#define PNIP_REG_FRAMECLASS_1_2_SHFT_FRAMEID_HIGH                                                   16
#define PNIP_REG_FRAMECLASS_1_2_RSTV_FRAMEID_HIGH                                                   0x000057FF


	/**
	@defgroup       FRAMECLASS_1_3 FRAMECLASS_1_3
	@ingroup        Register
	@param Address  0x00010108
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_1_3                                                                     0x00010108
#define PNIP_REG_FRAMECLASS_1_3                                                                     0x00000200
#define PNIP_REG_FRAMECLASS_1_3_RST__VAL                                                            0x67FF5800

	/**
	@defgroup       FRAMECLASS_1_3__FRAMEID_LOW FRAMEID_LOW
	@ingroup        FRAMECLASS_1_3
	@param Address  0x00010108
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00005800
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_1_3__MSK_FRAMEID_LOW                                                    0x0000FFFF
#define PNIP_REG_FRAMECLASS_1_3_SHFT_FRAMEID_LOW                                                    0
#define PNIP_REG_FRAMECLASS_1_3_RSTV_FRAMEID_LOW                                                    0x00005800

	/**
	@defgroup       FRAMECLASS_1_3__FRAMEID_HIGH FRAMEID_HIGH
	@ingroup        FRAMECLASS_1_3
	@param Address  0x00010108
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x000067FF
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_1_3__MSK_FRAMEID_HIGH                                                   0xFFFF0000
#define PNIP_REG_FRAMECLASS_1_3_SHFT_FRAMEID_HIGH                                                   16
#define PNIP_REG_FRAMECLASS_1_3_RSTV_FRAMEID_HIGH                                                   0x000067FF


	/**
	@defgroup       FRAMECLASS_1_4 FRAMECLASS_1_4
	@ingroup        Register
	@param Address  0x0001010C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_1_4                                                                     0x0001010C
#define PNIP_REG_FRAMECLASS_1_4                                                                     0x00000204
#define PNIP_REG_FRAMECLASS_1_4_RST__VAL                                                            0x77FF6800

	/**
	@defgroup       FRAMECLASS_1_4__FRAMEID_LOW FRAMEID_LOW
	@ingroup        FRAMECLASS_1_4
	@param Address  0x0001010C
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00006800
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_1_4__MSK_FRAMEID_LOW                                                    0x0000FFFF
#define PNIP_REG_FRAMECLASS_1_4_SHFT_FRAMEID_LOW                                                    0
#define PNIP_REG_FRAMECLASS_1_4_RSTV_FRAMEID_LOW                                                    0x00006800

	/**
	@defgroup       FRAMECLASS_1_4__FRAMEID_HIGH FRAMEID_HIGH
	@ingroup        FRAMECLASS_1_4
	@param Address  0x0001010C
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x000077FF
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_1_4__MSK_FRAMEID_HIGH                                                   0xFFFF0000
#define PNIP_REG_FRAMECLASS_1_4_SHFT_FRAMEID_HIGH                                                   16
#define PNIP_REG_FRAMECLASS_1_4_RSTV_FRAMEID_HIGH                                                   0x000077FF


	/**
	@defgroup       FRAMECLASS_1_5 FRAMECLASS_1_5
	@ingroup        Register
	@param Address  0x00010110
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_1_5                                                                     0x00010110
#define PNIP_REG_FRAMECLASS_1_5                                                                     0x00000208
#define PNIP_REG_FRAMECLASS_1_5_RST__VAL                                                            0xBFFF7800

	/**
	@defgroup       FRAMECLASS_1_5__FRAMEID_LOW FRAMEID_LOW
	@ingroup        FRAMECLASS_1_5
	@param Address  0x00010110
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00007800
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_1_5__MSK_FRAMEID_LOW                                                    0x0000FFFF
#define PNIP_REG_FRAMECLASS_1_5_SHFT_FRAMEID_LOW                                                    0
#define PNIP_REG_FRAMECLASS_1_5_RSTV_FRAMEID_LOW                                                    0x00007800

	/**
	@defgroup       FRAMECLASS_1_5__FRAMEID_HIGH FRAMEID_HIGH
	@ingroup        FRAMECLASS_1_5
	@param Address  0x00010110
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x0000BFFF
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_1_5__MSK_FRAMEID_HIGH                                                   0xFFFF0000
#define PNIP_REG_FRAMECLASS_1_5_SHFT_FRAMEID_HIGH                                                   16
#define PNIP_REG_FRAMECLASS_1_5_RSTV_FRAMEID_HIGH                                                   0x0000BFFF


	/**
	@defgroup       FRAMECLASS_1_6 FRAMECLASS_1_6
	@ingroup        Register
	@param Address  0x00010114
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_1_6                                                                     0x00010114
#define PNIP_REG_FRAMECLASS_1_6                                                                     0x0000020C
#define PNIP_REG_FRAMECLASS_1_6_RST__VAL                                                            0xFBFFC000

	/**
	@defgroup       FRAMECLASS_1_6__FRAMEID_LOW FRAMEID_LOW
	@ingroup        FRAMECLASS_1_6
	@param Address  0x00010114
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000C000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_1_6__MSK_FRAMEID_LOW                                                    0x0000FFFF
#define PNIP_REG_FRAMECLASS_1_6_SHFT_FRAMEID_LOW                                                    0
#define PNIP_REG_FRAMECLASS_1_6_RSTV_FRAMEID_LOW                                                    0x0000C000

	/**
	@defgroup       FRAMECLASS_1_6__FRAMEID_HIGH FRAMEID_HIGH
	@ingroup        FRAMECLASS_1_6
	@param Address  0x00010114
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x0000FBFF
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_1_6__MSK_FRAMEID_HIGH                                                   0xFFFF0000
#define PNIP_REG_FRAMECLASS_1_6_SHFT_FRAMEID_HIGH                                                   16
#define PNIP_REG_FRAMECLASS_1_6_RSTV_FRAMEID_HIGH                                                   0x0000FBFF


	/**
	@defgroup       FRAMECLASS_1_7 FRAMECLASS_1_7
	@ingroup        Register
	@param Address  0x00010118
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_1_7                                                                     0x00010118
#define PNIP_REG_FRAMECLASS_1_7                                                                     0x00000210
#define PNIP_REG_FRAMECLASS_1_7_RST__VAL                                                            0xFE01FC01

	/**
	@defgroup       FRAMECLASS_1_7__FRAMEID_LOW FRAMEID_LOW
	@ingroup        FRAMECLASS_1_7
	@param Address  0x00010118
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000FC01
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_1_7__MSK_FRAMEID_LOW                                                    0x0000FFFF
#define PNIP_REG_FRAMECLASS_1_7_SHFT_FRAMEID_LOW                                                    0
#define PNIP_REG_FRAMECLASS_1_7_RSTV_FRAMEID_LOW                                                    0x0000FC01

	/**
	@defgroup       FRAMECLASS_1_7__FRAMEID_HIGH FRAMEID_HIGH
	@ingroup        FRAMECLASS_1_7
	@param Address  0x00010118
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x0000FE01
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_1_7__MSK_FRAMEID_HIGH                                                   0xFFFF0000
#define PNIP_REG_FRAMECLASS_1_7_SHFT_FRAMEID_HIGH                                                   16
#define PNIP_REG_FRAMECLASS_1_7_RSTV_FRAMEID_HIGH                                                   0x0000FE01


	/**
	@defgroup       FRAMECLASS_1_8 FRAMECLASS_1_8
	@ingroup        Register
	@param Address  0x0001011C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_1_8                                                                     0x0001011C
#define PNIP_REG_FRAMECLASS_1_8                                                                     0x00000214
#define PNIP_REG_FRAMECLASS_1_8_RST__VAL                                                            0xFEFFFEFC

	/**
	@defgroup       FRAMECLASS_1_8__FRAMEID_LOW FRAMEID_LOW
	@ingroup        FRAMECLASS_1_8
	@param Address  0x0001011C
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000FEFC
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_1_8__MSK_FRAMEID_LOW                                                    0x0000FFFF
#define PNIP_REG_FRAMECLASS_1_8_SHFT_FRAMEID_LOW                                                    0
#define PNIP_REG_FRAMECLASS_1_8_RSTV_FRAMEID_LOW                                                    0x0000FEFC

	/**
	@defgroup       FRAMECLASS_1_8__FRAMEID_HIGH FRAMEID_HIGH
	@ingroup        FRAMECLASS_1_8
	@param Address  0x0001011C
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x0000FEFF
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_1_8__MSK_FRAMEID_HIGH                                                   0xFFFF0000
#define PNIP_REG_FRAMECLASS_1_8_SHFT_FRAMEID_HIGH                                                   16
#define PNIP_REG_FRAMECLASS_1_8_RSTV_FRAMEID_HIGH                                                   0x0000FEFF


	/**
	@defgroup       FRAMECLASS_1_9 FRAMECLASS_1_9
	@ingroup        Register
	@param Address  0x00010120
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_1_9                                                                     0x00010120
#define PNIP_REG_FRAMECLASS_1_9                                                                     0x00000218
#define PNIP_REG_FRAMECLASS_1_9_RST__VAL                                                            0xFF43FF40

	/**
	@defgroup       FRAMECLASS_1_9__FRAMEID_LOW FRAMEID_LOW
	@ingroup        FRAMECLASS_1_9
	@param Address  0x00010120
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000FF40
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_1_9__MSK_FRAMEID_LOW                                                    0x0000FFFF
#define PNIP_REG_FRAMECLASS_1_9_SHFT_FRAMEID_LOW                                                    0
#define PNIP_REG_FRAMECLASS_1_9_RSTV_FRAMEID_LOW                                                    0x0000FF40

	/**
	@defgroup       FRAMECLASS_1_9__FRAMEID_HIGH FRAMEID_HIGH
	@ingroup        FRAMECLASS_1_9
	@param Address  0x00010120
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x0000FF43
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_1_9__MSK_FRAMEID_HIGH                                                   0xFFFF0000
#define PNIP_REG_FRAMECLASS_1_9_SHFT_FRAMEID_HIGH                                                   16
#define PNIP_REG_FRAMECLASS_1_9_RSTV_FRAMEID_HIGH                                                   0x0000FF43


	/**
	@defgroup       FRAMECLASS_1_10 FRAMECLASS_1_10
	@ingroup        Register
	@param Address  0x00010124
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_1_10                                                                    0x00010124
#define PNIP_REG_FRAMECLASS_1_10                                                                    0x0000021C
#define PNIP_REG_FRAMECLASS_1_10_RST__VAL                                                           0xFF42FF41

	/**
	@defgroup       FRAMECLASS_1_10__FRAMEID_LOW FRAMEID_LOW
	@ingroup        FRAMECLASS_1_10
	@param Address  0x00010124
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000FF41
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_1_10__MSK_FRAMEID_LOW                                                   0x0000FFFF
#define PNIP_REG_FRAMECLASS_1_10_SHFT_FRAMEID_LOW                                                   0
#define PNIP_REG_FRAMECLASS_1_10_RSTV_FRAMEID_LOW                                                   0x0000FF41

	/**
	@defgroup       FRAMECLASS_1_10__FRAMEID_HIGH FRAMEID_HIGH
	@ingroup        FRAMECLASS_1_10
	@param Address  0x00010124
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x0000FF42
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_1_10__MSK_FRAMEID_HIGH                                                  0xFFFF0000
#define PNIP_REG_FRAMECLASS_1_10_SHFT_FRAMEID_HIGH                                                  16
#define PNIP_REG_FRAMECLASS_1_10_RSTV_FRAMEID_HIGH                                                  0x0000FF42


	/**
	@defgroup       FRAMECLASS_1_11 FRAMECLASS_1_11
	@ingroup        Register
	@param Address  0x00010128
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_1_11                                                                    0x00010128
#define PNIP_REG_FRAMECLASS_1_11                                                                    0x00000220
#define PNIP_REG_FRAMECLASS_1_11_RST__VAL                                                           0xFFFF0000

	/**
	@defgroup       FRAMECLASS_1_11__FRAMEID_LOW FRAMEID_LOW
	@ingroup        FRAMECLASS_1_11
	@param Address  0x00010128
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_1_11__MSK_FRAMEID_LOW                                                   0x0000FFFF
#define PNIP_REG_FRAMECLASS_1_11_SHFT_FRAMEID_LOW                                                   0
#define PNIP_REG_FRAMECLASS_1_11_RSTV_FRAMEID_LOW                                                   0x00000000

	/**
	@defgroup       FRAMECLASS_1_11__FRAMEID_HIGH FRAMEID_HIGH
	@ingroup        FRAMECLASS_1_11
	@param Address  0x00010128
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x0000FFFF
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_1_11__MSK_FRAMEID_HIGH                                                  0xFFFF0000
#define PNIP_REG_FRAMECLASS_1_11_SHFT_FRAMEID_HIGH                                                  16
#define PNIP_REG_FRAMECLASS_1_11_RSTV_FRAMEID_HIGH                                                  0x0000FFFF


	/**
	@defgroup       FRAMECLASS_1_12 FRAMECLASS_1_12
	@ingroup        Register
	@param Address  0x0001012C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_1_12                                                                    0x0001012C
#define PNIP_REG_FRAMECLASS_1_12                                                                    0x00000224
#define PNIP_REG_FRAMECLASS_1_12_RST__VAL                                                           0xFFFF0000

	/**
	@defgroup       FRAMECLASS_1_12__FRAMEID_LOW FRAMEID_LOW
	@ingroup        FRAMECLASS_1_12
	@param Address  0x0001012C
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_1_12__MSK_FRAMEID_LOW                                                   0x0000FFFF
#define PNIP_REG_FRAMECLASS_1_12_SHFT_FRAMEID_LOW                                                   0
#define PNIP_REG_FRAMECLASS_1_12_RSTV_FRAMEID_LOW                                                   0x00000000

	/**
	@defgroup       FRAMECLASS_1_12__FRAMEID_HIGH FRAMEID_HIGH
	@ingroup        FRAMECLASS_1_12
	@param Address  0x0001012C
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x0000FFFF
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_1_12__MSK_FRAMEID_HIGH                                                  0xFFFF0000
#define PNIP_REG_FRAMECLASS_1_12_SHFT_FRAMEID_HIGH                                                  16
#define PNIP_REG_FRAMECLASS_1_12_RSTV_FRAMEID_HIGH                                                  0x0000FFFF


	/**
	@defgroup       FRAMECLASS_1_13 FRAMECLASS_1_13
	@ingroup        Register
	@param Address  0x00010130
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_1_13                                                                    0x00010130
#define PNIP_REG_FRAMECLASS_1_13                                                                    0x00000228
#define PNIP_REG_FRAMECLASS_1_13_RST__VAL                                                           0xFFFF0000

	/**
	@defgroup       FRAMECLASS_1_13__FRAMEID_LOW FRAMEID_LOW
	@ingroup        FRAMECLASS_1_13
	@param Address  0x00010130
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_1_13__MSK_FRAMEID_LOW                                                   0x0000FFFF
#define PNIP_REG_FRAMECLASS_1_13_SHFT_FRAMEID_LOW                                                   0
#define PNIP_REG_FRAMECLASS_1_13_RSTV_FRAMEID_LOW                                                   0x00000000

	/**
	@defgroup       FRAMECLASS_1_13__FRAMEID_HIGH FRAMEID_HIGH
	@ingroup        FRAMECLASS_1_13
	@param Address  0x00010130
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x0000FFFF
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_1_13__MSK_FRAMEID_HIGH                                                  0xFFFF0000
#define PNIP_REG_FRAMECLASS_1_13_SHFT_FRAMEID_HIGH                                                  16
#define PNIP_REG_FRAMECLASS_1_13_RSTV_FRAMEID_HIGH                                                  0x0000FFFF


	/**
	@defgroup       FRAMECLASS_1_14 FRAMECLASS_1_14
	@ingroup        Register
	@param Address  0x00010134
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_1_14                                                                    0x00010134
#define PNIP_REG_FRAMECLASS_1_14                                                                    0x0000022C
#define PNIP_REG_FRAMECLASS_1_14_RST__VAL                                                           0xFFFF0000

	/**
	@defgroup       FRAMECLASS_1_14__FRAMEID_LOW FRAMEID_LOW
	@ingroup        FRAMECLASS_1_14
	@param Address  0x00010134
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_1_14__MSK_FRAMEID_LOW                                                   0x0000FFFF
#define PNIP_REG_FRAMECLASS_1_14_SHFT_FRAMEID_LOW                                                   0
#define PNIP_REG_FRAMECLASS_1_14_RSTV_FRAMEID_LOW                                                   0x00000000

	/**
	@defgroup       FRAMECLASS_1_14__FRAMEID_HIGH FRAMEID_HIGH
	@ingroup        FRAMECLASS_1_14
	@param Address  0x00010134
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x0000FFFF
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_1_14__MSK_FRAMEID_HIGH                                                  0xFFFF0000
#define PNIP_REG_FRAMECLASS_1_14_SHFT_FRAMEID_HIGH                                                  16
#define PNIP_REG_FRAMECLASS_1_14_RSTV_FRAMEID_HIGH                                                  0x0000FFFF


	/**
	@defgroup       FRAMECLASS_1_15 FRAMECLASS_1_15
	@ingroup        Register
	@param Address  0x00010138
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_1_15                                                                    0x00010138
#define PNIP_REG_FRAMECLASS_1_15                                                                    0x00000230
#define PNIP_REG_FRAMECLASS_1_15_RST__VAL                                                           0xFFFF0000

	/**
	@defgroup       FRAMECLASS_1_15__FRAMEID_LOW FRAMEID_LOW
	@ingroup        FRAMECLASS_1_15
	@param Address  0x00010138
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_1_15__MSK_FRAMEID_LOW                                                   0x0000FFFF
#define PNIP_REG_FRAMECLASS_1_15_SHFT_FRAMEID_LOW                                                   0
#define PNIP_REG_FRAMECLASS_1_15_RSTV_FRAMEID_LOW                                                   0x00000000

	/**
	@defgroup       FRAMECLASS_1_15__FRAMEID_HIGH FRAMEID_HIGH
	@ingroup        FRAMECLASS_1_15
	@param Address  0x00010138
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x0000FFFF
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_1_15__MSK_FRAMEID_HIGH                                                  0xFFFF0000
#define PNIP_REG_FRAMECLASS_1_15_SHFT_FRAMEID_HIGH                                                  16
#define PNIP_REG_FRAMECLASS_1_15_RSTV_FRAMEID_HIGH                                                  0x0000FFFF


	/**
	@defgroup       FRAMECLASS_1_16 FRAMECLASS_1_16
	@ingroup        Register
	@param Address  0x0001013C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_1_16                                                                    0x0001013C
#define PNIP_REG_FRAMECLASS_1_16                                                                    0x00000234
#define PNIP_REG_FRAMECLASS_1_16_RST__VAL                                                           0xFFFF0000

	/**
	@defgroup       FRAMECLASS_1_16__FRAMEID_LOW FRAMEID_LOW
	@ingroup        FRAMECLASS_1_16
	@param Address  0x0001013C
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_1_16__MSK_FRAMEID_LOW                                                   0x0000FFFF
#define PNIP_REG_FRAMECLASS_1_16_SHFT_FRAMEID_LOW                                                   0
#define PNIP_REG_FRAMECLASS_1_16_RSTV_FRAMEID_LOW                                                   0x00000000

	/**
	@defgroup       FRAMECLASS_1_16__FRAMEID_HIGH FRAMEID_HIGH
	@ingroup        FRAMECLASS_1_16
	@param Address  0x0001013C
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x0000FFFF
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_1_16__MSK_FRAMEID_HIGH                                                  0xFFFF0000
#define PNIP_REG_FRAMECLASS_1_16_SHFT_FRAMEID_HIGH                                                  16
#define PNIP_REG_FRAMECLASS_1_16_RSTV_FRAMEID_HIGH                                                  0x0000FFFF


	/**
	@defgroup       FRAMECLASS_1_17 FRAMECLASS_1_17
	@ingroup        Register
	@param Address  0x00010140
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_1_17                                                                    0x00010140
#define PNIP_REG_FRAMECLASS_1_17                                                                    0x00000238
#define PNIP_REG_FRAMECLASS_1_17_RST__VAL                                                           0x00000000

	/**
	@defgroup       FRAMECLASS_1_17__FRAMEID_LOW FRAMEID_LOW
	@ingroup        FRAMECLASS_1_17
	@param Address  0x00010140
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_1_17__MSK_FRAMEID_LOW                                                   0x0000FFFF
#define PNIP_REG_FRAMECLASS_1_17_SHFT_FRAMEID_LOW                                                   0
#define PNIP_REG_FRAMECLASS_1_17_RSTV_FRAMEID_LOW                                                   0x00000000

	/**
	@defgroup       FRAMECLASS_1_17__FRAMEID_HIGH FRAMEID_HIGH
	@ingroup        FRAMECLASS_1_17
	@param Address  0x00010140
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_1_17__MSK_FRAMEID_HIGH                                                  0xFFFF0000
#define PNIP_REG_FRAMECLASS_1_17_SHFT_FRAMEID_HIGH                                                  16
#define PNIP_REG_FRAMECLASS_1_17_RSTV_FRAMEID_HIGH                                                  0x00000000


	/**
	@defgroup       FRAMECLASS_1_18 FRAMECLASS_1_18
	@ingroup        Register
	@param Address  0x00010144
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_1_18                                                                    0x00010144
#define PNIP_REG_FRAMECLASS_1_18                                                                    0x0000023C
#define PNIP_REG_FRAMECLASS_1_18_RST__VAL                                                           0x00000000

	/**
	@defgroup       FRAMECLASS_1_18__FRAMEID_LOW FRAMEID_LOW
	@ingroup        FRAMECLASS_1_18
	@param Address  0x00010144
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_1_18__MSK_FRAMEID_LOW                                                   0x0000FFFF
#define PNIP_REG_FRAMECLASS_1_18_SHFT_FRAMEID_LOW                                                   0
#define PNIP_REG_FRAMECLASS_1_18_RSTV_FRAMEID_LOW                                                   0x00000000

	/**
	@defgroup       FRAMECLASS_1_18__FRAMEID_HIGH FRAMEID_HIGH
	@ingroup        FRAMECLASS_1_18
	@param Address  0x00010144
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_1_18__MSK_FRAMEID_HIGH                                                  0xFFFF0000
#define PNIP_REG_FRAMECLASS_1_18_SHFT_FRAMEID_HIGH                                                  16
#define PNIP_REG_FRAMECLASS_1_18_RSTV_FRAMEID_HIGH                                                  0x00000000


	/**
	@defgroup       FRAMECLASS_1_19 FRAMECLASS_1_19
	@ingroup        Register
	@param Address  0x00010148
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_1_19                                                                    0x00010148
#define PNIP_REG_FRAMECLASS_1_19                                                                    0x00000240
#define PNIP_REG_FRAMECLASS_1_19_RST__VAL                                                           0x00000000

	/**
	@defgroup       FRAMECLASS_1_19__FRAMEID_LOW FRAMEID_LOW
	@ingroup        FRAMECLASS_1_19
	@param Address  0x00010148
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_1_19__MSK_FRAMEID_LOW                                                   0x0000FFFF
#define PNIP_REG_FRAMECLASS_1_19_SHFT_FRAMEID_LOW                                                   0
#define PNIP_REG_FRAMECLASS_1_19_RSTV_FRAMEID_LOW                                                   0x00000000

	/**
	@defgroup       FRAMECLASS_1_19__FRAMEID_HIGH FRAMEID_HIGH
	@ingroup        FRAMECLASS_1_19
	@param Address  0x00010148
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_1_19__MSK_FRAMEID_HIGH                                                  0xFFFF0000
#define PNIP_REG_FRAMECLASS_1_19_SHFT_FRAMEID_HIGH                                                  16
#define PNIP_REG_FRAMECLASS_1_19_RSTV_FRAMEID_HIGH                                                  0x00000000


	/**
	@defgroup       FRAMECLASS_1_20 FRAMECLASS_1_20
	@ingroup        Register
	@param Address  0x0001014C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_1_20                                                                    0x0001014C
#define PNIP_REG_FRAMECLASS_1_20                                                                    0x00000244
#define PNIP_REG_FRAMECLASS_1_20_RST__VAL                                                           0x00000000

	/**
	@defgroup       FRAMECLASS_1_20__FRAMEID_LOW FRAMEID_LOW
	@ingroup        FRAMECLASS_1_20
	@param Address  0x0001014C
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_1_20__MSK_FRAMEID_LOW                                                   0x0000FFFF
#define PNIP_REG_FRAMECLASS_1_20_SHFT_FRAMEID_LOW                                                   0
#define PNIP_REG_FRAMECLASS_1_20_RSTV_FRAMEID_LOW                                                   0x00000000

	/**
	@defgroup       FRAMECLASS_1_20__FRAMEID_HIGH FRAMEID_HIGH
	@ingroup        FRAMECLASS_1_20
	@param Address  0x0001014C
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_1_20__MSK_FRAMEID_HIGH                                                  0xFFFF0000
#define PNIP_REG_FRAMECLASS_1_20_SHFT_FRAMEID_HIGH                                                  16
#define PNIP_REG_FRAMECLASS_1_20_RSTV_FRAMEID_HIGH                                                  0x00000000


	/**
	@defgroup       FRAMECLASS_2_1 FRAMECLASS_2_1
	@ingroup        Register
	@param Address  0x00010200
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_2_1                                                                     0x00010200
#define PNIP_REG_FRAMECLASS_2_1                                                                     0x00000248
#define PNIP_REG_FRAMECLASS_2_1_RST__VAL                                                            0x04158003

	/**
	@defgroup       FRAMECLASS_2_1__FRAMEHANDLING FRAMEHANDLING
	@ingroup        FRAMECLASS_2_1
	@param Address  0x00010200
	@param Mask     0x00000003
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000003
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_1__MSK_FRAMEHANDLING                                                  0x00000003
#define PNIP_REG_FRAMECLASS_2_1_SHFT_FRAMEHANDLING                                                  0
#define PNIP_REG_FRAMECLASS_2_1_RSTV_FRAMEHANDLING                                                  0x00000003

	/**
	@defgroup       FRAMECLASS_2_1__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
	@ingroup        FRAMECLASS_2_1
	@param Address  0x00010200
	@param Mask     0x00000004
	@param Shift    2
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_1__MSK_FRAMEHANDLING_SELECT                                           0x00000004
#define PNIP_REG_FRAMECLASS_2_1_SHFT_FRAMEHANDLING_SELECT                                           2
#define PNIP_REG_FRAMECLASS_2_1_RSTV_FRAMEHANDLING_SELECT                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_1__USETYPE USETYPE
	@ingroup        FRAMECLASS_2_1
	@param Address  0x00010200
	@param Mask     0x00000038
	@param Shift    3
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_1__MSK_USETYPE                                                        0x00000038
#define PNIP_REG_FRAMECLASS_2_1_SHFT_USETYPE                                                        3
#define PNIP_REG_FRAMECLASS_2_1_RSTV_USETYPE                                                        0x00000000

	/**
	@defgroup       FRAMECLASS_2_1__USETYPE_SELECT USETYPE_SELECT
	@ingroup        FRAMECLASS_2_1
	@param Address  0x00010200
	@param Mask     0x00000040
	@param Shift    6
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_1__MSK_USETYPE_SELECT                                                 0x00000040
#define PNIP_REG_FRAMECLASS_2_1_SHFT_USETYPE_SELECT                                                 6
#define PNIP_REG_FRAMECLASS_2_1_RSTV_USETYPE_SELECT                                                 0x00000000

	/**
	@defgroup       FRAMECLASS_2_1__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
	@ingroup        FRAMECLASS_2_1
	@param Address  0x00010200
	@param Mask     0x00000380
	@param Shift    7
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_1__MSK_DEFAULTTRAFFIC_CLASS                                           0x00000380
#define PNIP_REG_FRAMECLASS_2_1_SHFT_DEFAULTTRAFFIC_CLASS                                           7
#define PNIP_REG_FRAMECLASS_2_1_RSTV_DEFAULTTRAFFIC_CLASS                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_1__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
	@ingroup        FRAMECLASS_2_1
	@param Address  0x00010200
	@param Mask     0x00000400
	@param Shift    10
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_1__MSK_DEFAULTTRAFFIC_SELECT                                          0x00000400
#define PNIP_REG_FRAMECLASS_2_1_SHFT_DEFAULTTRAFFIC_SELECT                                          10
#define PNIP_REG_FRAMECLASS_2_1_RSTV_DEFAULTTRAFFIC_SELECT                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_1__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
	@ingroup        FRAMECLASS_2_1
	@param Address  0x00010200
	@param Mask     0x00000800
	@param Shift    11
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_1__MSK_FRAMETRAFFIC_SELECT                                            0x00000800
#define PNIP_REG_FRAMECLASS_2_1_SHFT_FRAMETRAFFIC_SELECT                                            11
#define PNIP_REG_FRAMECLASS_2_1_RSTV_FRAMETRAFFIC_SELECT                                            0x00000000

	/**
	@defgroup       FRAMECLASS_2_1__REDUNDANCY REDUNDANCY
	@ingroup        FRAMECLASS_2_1
	@param Address  0x00010200
	@param Mask     0x00001000
	@param Shift    12
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_1__MSK_REDUNDANCY                                                     0x00001000
#define PNIP_REG_FRAMECLASS_2_1_SHFT_REDUNDANCY                                                     12
#define PNIP_REG_FRAMECLASS_2_1_RSTV_REDUNDANCY                                                     0x00000000

	/**
	@defgroup       FRAMECLASS_2_1__FRAGMENTATION FRAGMENTATION
	@ingroup        FRAMECLASS_2_1
	@param Address  0x00010200
	@param Mask     0x00002000
	@param Shift    13
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_1__MSK_FRAGMENTATION                                                  0x00002000
#define PNIP_REG_FRAMECLASS_2_1_SHFT_FRAGMENTATION                                                  13
#define PNIP_REG_FRAMECLASS_2_1_RSTV_FRAGMENTATION                                                  0x00000000

	/**
	@defgroup       FRAMECLASS_2_1__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
	@ingroup        FRAMECLASS_2_1
	@param Address  0x00010200
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == 1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R1_REG_FRAMECLASS_2_1__MSK_BRIDGEDELAY_ENABLE                                          0x00004000
#define PNIP_R1_REG_FRAMECLASS_2_1_SHFT_BRIDGEDELAY_ENABLE                                          14
#define PNIP_R1_REG_FRAMECLASS_2_1_RSTV_BRIDGEDELAY_ENABLE                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_1__USETYPE_EXTENSION USETYPE_EXTENSION
	@ingroup        FRAMECLASS_2_1
	@param Address  0x00010200
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FRAMECLASS_2_1__MSK_USETYPE_EXTENSION                                           0x00004000
#define PNIP_R3_REG_FRAMECLASS_2_1_SHFT_USETYPE_EXTENSION                                           14
#define PNIP_R3_REG_FRAMECLASS_2_1_RSTV_USETYPE_EXTENSION                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_1__LEARNING_DISABLE LEARNING_DISABLE
	@ingroup        FRAMECLASS_2_1
	@param Address  0x00010200
	@param Mask     0x00008000
	@param Shift    15
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_1__MSK_LEARNING_DISABLE                                               0x00008000
#define PNIP_REG_FRAMECLASS_2_1_SHFT_LEARNING_DISABLE                                               15
#define PNIP_REG_FRAMECLASS_2_1_RSTV_LEARNING_DISABLE                                               0x00000001

	/**
	@defgroup       FRAMECLASS_2_1__BITTYPE_SELECT BITTYPE_SELECT
	@ingroup        FRAMECLASS_2_1
	@param Address  0x00010200
	@param Mask     0x00030000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_1__MSK_BITTYPE_SELECT                                                 0x00030000
#define PNIP_REG_FRAMECLASS_2_1_SHFT_BITTYPE_SELECT                                                 16
#define PNIP_REG_FRAMECLASS_2_1_RSTV_BITTYPE_SELECT                                                 0x00000001

	/**
	@defgroup       FRAMECLASS_2_1__APITYPE APITYPE
	@ingroup        FRAMECLASS_2_1
	@param Address  0x00010200
	@param Mask     0x003C0000
	@param Shift    18
	@param Access   r,w
	@param Reset    0x00000005
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_1__MSK_APITYPE                                                        0x003C0000
#define PNIP_REG_FRAMECLASS_2_1_SHFT_APITYPE                                                        18
#define PNIP_REG_FRAMECLASS_2_1_RSTV_APITYPE                                                        0x00000005

	/**
	@defgroup       FRAMECLASS_2_1__APITYPE_SELECT APITYPE_SELECT
	@ingroup        FRAMECLASS_2_1
	@param Address  0x00010200
	@param Mask     0x00800000
	@param Shift    23
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_1__MSK_APITYPE_SELECT                                                 0x00800000
#define PNIP_REG_FRAMECLASS_2_1_SHFT_APITYPE_SELECT                                                 23
#define PNIP_REG_FRAMECLASS_2_1_RSTV_APITYPE_SELECT                                                 0x00000000

	/**
	@defgroup       FRAMECLASS_2_1__RESOURCETYPE RESOURCETYPE
	@ingroup        FRAMECLASS_2_1
	@param Address  0x00010200
	@param Mask     0x0F000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x00000004
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_1__MSK_RESOURCETYPE                                                   0x0F000000
#define PNIP_REG_FRAMECLASS_2_1_SHFT_RESOURCETYPE                                                   24
#define PNIP_REG_FRAMECLASS_2_1_RSTV_RESOURCETYPE                                                   0x00000004

	/**
	@defgroup       FRAMECLASS_2_1__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
	@ingroup        FRAMECLASS_2_1
	@param Address  0x00010200
	@param Mask     0x10000000
	@param Shift    28
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FRAMECLASS_2_1__MSK_RESOURCETYPE_VLAN                                           0x10000000
#define PNIP_R3_REG_FRAMECLASS_2_1_SHFT_RESOURCETYPE_VLAN                                           28
#define PNIP_R3_REG_FRAMECLASS_2_1_RSTV_RESOURCETYPE_VLAN                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_1__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
	@ingroup        FRAMECLASS_2_1
	@param Address  0x00010200
	@param Mask     0x20000000
	@param Shift    29
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_1__MSK_RESOURCETYPE_SELECT                                            0x20000000
#define PNIP_REG_FRAMECLASS_2_1_SHFT_RESOURCETYPE_SELECT                                            29
#define PNIP_REG_FRAMECLASS_2_1_RSTV_RESOURCETYPE_SELECT                                            0x00000000

	/**
	@defgroup       FRAMECLASS_2_1__PM PM
	@ingroup        FRAMECLASS_2_1
	@param Address  0x00010200
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_1__MSK_PM                                                             0x40000000
#define PNIP_REG_FRAMECLASS_2_1_SHFT_PM                                                             30
#define PNIP_REG_FRAMECLASS_2_1_RSTV_PM                                                             0x00000000

	/**
	@defgroup       FRAMECLASS_2_1__PM_SELECT PM_SELECT
	@ingroup        FRAMECLASS_2_1
	@param Address  0x00010200
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_1__MSK_PM_SELECT                                                      0x80000000
#define PNIP_REG_FRAMECLASS_2_1_SHFT_PM_SELECT                                                      31
#define PNIP_REG_FRAMECLASS_2_1_RSTV_PM_SELECT                                                      0x00000000


	/**
	@defgroup       FRAMECLASS_2_2 FRAMECLASS_2_2
	@ingroup        Register
	@param Address  0x00010204
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_2_2                                                                     0x00010204
#define PNIP_REG_FRAMECLASS_2_2                                                                     0x0000024C
#define PNIP_REG_FRAMECLASS_2_2_RST__VAL                                                            0x05151003

	/**
	@defgroup       FRAMECLASS_2_2__FRAMEHANDLING FRAMEHANDLING
	@ingroup        FRAMECLASS_2_2
	@param Address  0x00010204
	@param Mask     0x00000003
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000003
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_2__MSK_FRAMEHANDLING                                                  0x00000003
#define PNIP_REG_FRAMECLASS_2_2_SHFT_FRAMEHANDLING                                                  0
#define PNIP_REG_FRAMECLASS_2_2_RSTV_FRAMEHANDLING                                                  0x00000003

	/**
	@defgroup       FRAMECLASS_2_2__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
	@ingroup        FRAMECLASS_2_2
	@param Address  0x00010204
	@param Mask     0x00000004
	@param Shift    2
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_2__MSK_FRAMEHANDLING_SELECT                                           0x00000004
#define PNIP_REG_FRAMECLASS_2_2_SHFT_FRAMEHANDLING_SELECT                                           2
#define PNIP_REG_FRAMECLASS_2_2_RSTV_FRAMEHANDLING_SELECT                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_2__USETYPE USETYPE
	@ingroup        FRAMECLASS_2_2
	@param Address  0x00010204
	@param Mask     0x00000038
	@param Shift    3
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_2__MSK_USETYPE                                                        0x00000038
#define PNIP_REG_FRAMECLASS_2_2_SHFT_USETYPE                                                        3
#define PNIP_REG_FRAMECLASS_2_2_RSTV_USETYPE                                                        0x00000000

	/**
	@defgroup       FRAMECLASS_2_2__USETYPE_SELECT USETYPE_SELECT
	@ingroup        FRAMECLASS_2_2
	@param Address  0x00010204
	@param Mask     0x00000040
	@param Shift    6
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_2__MSK_USETYPE_SELECT                                                 0x00000040
#define PNIP_REG_FRAMECLASS_2_2_SHFT_USETYPE_SELECT                                                 6
#define PNIP_REG_FRAMECLASS_2_2_RSTV_USETYPE_SELECT                                                 0x00000000

	/**
	@defgroup       FRAMECLASS_2_2__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
	@ingroup        FRAMECLASS_2_2
	@param Address  0x00010204
	@param Mask     0x00000380
	@param Shift    7
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_2__MSK_DEFAULTTRAFFIC_CLASS                                           0x00000380
#define PNIP_REG_FRAMECLASS_2_2_SHFT_DEFAULTTRAFFIC_CLASS                                           7
#define PNIP_REG_FRAMECLASS_2_2_RSTV_DEFAULTTRAFFIC_CLASS                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_2__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
	@ingroup        FRAMECLASS_2_2
	@param Address  0x00010204
	@param Mask     0x00000400
	@param Shift    10
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_2__MSK_DEFAULTTRAFFIC_SELECT                                          0x00000400
#define PNIP_REG_FRAMECLASS_2_2_SHFT_DEFAULTTRAFFIC_SELECT                                          10
#define PNIP_REG_FRAMECLASS_2_2_RSTV_DEFAULTTRAFFIC_SELECT                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_2__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
	@ingroup        FRAMECLASS_2_2
	@param Address  0x00010204
	@param Mask     0x00000800
	@param Shift    11
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_2__MSK_FRAMETRAFFIC_SELECT                                            0x00000800
#define PNIP_REG_FRAMECLASS_2_2_SHFT_FRAMETRAFFIC_SELECT                                            11
#define PNIP_REG_FRAMECLASS_2_2_RSTV_FRAMETRAFFIC_SELECT                                            0x00000000

	/**
	@defgroup       FRAMECLASS_2_2__REDUNDANCY REDUNDANCY
	@ingroup        FRAMECLASS_2_2
	@param Address  0x00010204
	@param Mask     0x00001000
	@param Shift    12
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_2__MSK_REDUNDANCY                                                     0x00001000
#define PNIP_REG_FRAMECLASS_2_2_SHFT_REDUNDANCY                                                     12
#define PNIP_REG_FRAMECLASS_2_2_RSTV_REDUNDANCY                                                     0x00000001

	/**
	@defgroup       FRAMECLASS_2_2__FRAGMENTATION FRAGMENTATION
	@ingroup        FRAMECLASS_2_2
	@param Address  0x00010204
	@param Mask     0x00002000
	@param Shift    13
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_2__MSK_FRAGMENTATION                                                  0x00002000
#define PNIP_REG_FRAMECLASS_2_2_SHFT_FRAGMENTATION                                                  13
#define PNIP_REG_FRAMECLASS_2_2_RSTV_FRAGMENTATION                                                  0x00000000

	/**
	@defgroup       FRAMECLASS_2_2__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
	@ingroup        FRAMECLASS_2_2
	@param Address  0x00010204
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == 1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R1_REG_FRAMECLASS_2_2__MSK_BRIDGEDELAY_ENABLE                                          0x00004000
#define PNIP_R1_REG_FRAMECLASS_2_2_SHFT_BRIDGEDELAY_ENABLE                                          14
#define PNIP_R1_REG_FRAMECLASS_2_2_RSTV_BRIDGEDELAY_ENABLE                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_2__USETYPE_EXTENSION USETYPE_EXTENSION
	@ingroup        FRAMECLASS_2_2
	@param Address  0x00010204
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FRAMECLASS_2_2__MSK_USETYPE_EXTENSION                                           0x00004000
#define PNIP_R3_REG_FRAMECLASS_2_2_SHFT_USETYPE_EXTENSION                                           14
#define PNIP_R3_REG_FRAMECLASS_2_2_RSTV_USETYPE_EXTENSION                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_2__LEARNING_DISABLE LEARNING_DISABLE
	@ingroup        FRAMECLASS_2_2
	@param Address  0x00010204
	@param Mask     0x00008000
	@param Shift    15
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_2__MSK_LEARNING_DISABLE                                               0x00008000
#define PNIP_REG_FRAMECLASS_2_2_SHFT_LEARNING_DISABLE                                               15
#define PNIP_REG_FRAMECLASS_2_2_RSTV_LEARNING_DISABLE                                               0x00000000

	/**
	@defgroup       FRAMECLASS_2_2__BITTYPE_SELECT BITTYPE_SELECT
	@ingroup        FRAMECLASS_2_2
	@param Address  0x00010204
	@param Mask     0x00030000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_2__MSK_BITTYPE_SELECT                                                 0x00030000
#define PNIP_REG_FRAMECLASS_2_2_SHFT_BITTYPE_SELECT                                                 16
#define PNIP_REG_FRAMECLASS_2_2_RSTV_BITTYPE_SELECT                                                 0x00000001

	/**
	@defgroup       FRAMECLASS_2_2__APITYPE APITYPE
	@ingroup        FRAMECLASS_2_2
	@param Address  0x00010204
	@param Mask     0x003C0000
	@param Shift    18
	@param Access   r,w
	@param Reset    0x00000005
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_2__MSK_APITYPE                                                        0x003C0000
#define PNIP_REG_FRAMECLASS_2_2_SHFT_APITYPE                                                        18
#define PNIP_REG_FRAMECLASS_2_2_RSTV_APITYPE                                                        0x00000005

	/**
	@defgroup       FRAMECLASS_2_2__APITYPE_SELECT APITYPE_SELECT
	@ingroup        FRAMECLASS_2_2
	@param Address  0x00010204
	@param Mask     0x00800000
	@param Shift    23
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_2__MSK_APITYPE_SELECT                                                 0x00800000
#define PNIP_REG_FRAMECLASS_2_2_SHFT_APITYPE_SELECT                                                 23
#define PNIP_REG_FRAMECLASS_2_2_RSTV_APITYPE_SELECT                                                 0x00000000

	/**
	@defgroup       FRAMECLASS_2_2__RESOURCETYPE RESOURCETYPE
	@ingroup        FRAMECLASS_2_2
	@param Address  0x00010204
	@param Mask     0x0F000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x00000005
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_2__MSK_RESOURCETYPE                                                   0x0F000000
#define PNIP_REG_FRAMECLASS_2_2_SHFT_RESOURCETYPE                                                   24
#define PNIP_REG_FRAMECLASS_2_2_RSTV_RESOURCETYPE                                                   0x00000005

	/**
	@defgroup       FRAMECLASS_2_2__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
	@ingroup        FRAMECLASS_2_2
	@param Address  0x00010204
	@param Mask     0x10000000
	@param Shift    28
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FRAMECLASS_2_2__MSK_RESOURCETYPE_VLAN                                           0x10000000
#define PNIP_R3_REG_FRAMECLASS_2_2_SHFT_RESOURCETYPE_VLAN                                           28
#define PNIP_R3_REG_FRAMECLASS_2_2_RSTV_RESOURCETYPE_VLAN                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_2__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
	@ingroup        FRAMECLASS_2_2
	@param Address  0x00010204
	@param Mask     0x20000000
	@param Shift    29
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_2__MSK_RESOURCETYPE_SELECT                                            0x20000000
#define PNIP_REG_FRAMECLASS_2_2_SHFT_RESOURCETYPE_SELECT                                            29
#define PNIP_REG_FRAMECLASS_2_2_RSTV_RESOURCETYPE_SELECT                                            0x00000000

	/**
	@defgroup       FRAMECLASS_2_2__PM PM
	@ingroup        FRAMECLASS_2_2
	@param Address  0x00010204
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_2__MSK_PM                                                             0x40000000
#define PNIP_REG_FRAMECLASS_2_2_SHFT_PM                                                             30
#define PNIP_REG_FRAMECLASS_2_2_RSTV_PM                                                             0x00000000

	/**
	@defgroup       FRAMECLASS_2_2__PM_SELECT PM_SELECT
	@ingroup        FRAMECLASS_2_2
	@param Address  0x00010204
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_2__MSK_PM_SELECT                                                      0x80000000
#define PNIP_REG_FRAMECLASS_2_2_SHFT_PM_SELECT                                                      31
#define PNIP_REG_FRAMECLASS_2_2_RSTV_PM_SELECT                                                      0x00000000


	/**
	@defgroup       FRAMECLASS_2_3 FRAMECLASS_2_3
	@ingroup        Register
	@param Address  0x00010208
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_2_3                                                                     0x00010208
#define PNIP_REG_FRAMECLASS_2_3                                                                     0x00000250
#define PNIP_REG_FRAMECLASS_2_3_RST__VAL                                                            0x05150003

	/**
	@defgroup       FRAMECLASS_2_3__FRAMEHANDLING FRAMEHANDLING
	@ingroup        FRAMECLASS_2_3
	@param Address  0x00010208
	@param Mask     0x00000003
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000003
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_3__MSK_FRAMEHANDLING                                                  0x00000003
#define PNIP_REG_FRAMECLASS_2_3_SHFT_FRAMEHANDLING                                                  0
#define PNIP_REG_FRAMECLASS_2_3_RSTV_FRAMEHANDLING                                                  0x00000003

	/**
	@defgroup       FRAMECLASS_2_3__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
	@ingroup        FRAMECLASS_2_3
	@param Address  0x00010208
	@param Mask     0x00000004
	@param Shift    2
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_3__MSK_FRAMEHANDLING_SELECT                                           0x00000004
#define PNIP_REG_FRAMECLASS_2_3_SHFT_FRAMEHANDLING_SELECT                                           2
#define PNIP_REG_FRAMECLASS_2_3_RSTV_FRAMEHANDLING_SELECT                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_3__USETYPE USETYPE
	@ingroup        FRAMECLASS_2_3
	@param Address  0x00010208
	@param Mask     0x00000038
	@param Shift    3
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_3__MSK_USETYPE                                                        0x00000038
#define PNIP_REG_FRAMECLASS_2_3_SHFT_USETYPE                                                        3
#define PNIP_REG_FRAMECLASS_2_3_RSTV_USETYPE                                                        0x00000000

	/**
	@defgroup       FRAMECLASS_2_3__USETYPE_SELECT USETYPE_SELECT
	@ingroup        FRAMECLASS_2_3
	@param Address  0x00010208
	@param Mask     0x00000040
	@param Shift    6
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_3__MSK_USETYPE_SELECT                                                 0x00000040
#define PNIP_REG_FRAMECLASS_2_3_SHFT_USETYPE_SELECT                                                 6
#define PNIP_REG_FRAMECLASS_2_3_RSTV_USETYPE_SELECT                                                 0x00000000

	/**
	@defgroup       FRAMECLASS_2_3__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
	@ingroup        FRAMECLASS_2_3
	@param Address  0x00010208
	@param Mask     0x00000380
	@param Shift    7
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_3__MSK_DEFAULTTRAFFIC_CLASS                                           0x00000380
#define PNIP_REG_FRAMECLASS_2_3_SHFT_DEFAULTTRAFFIC_CLASS                                           7
#define PNIP_REG_FRAMECLASS_2_3_RSTV_DEFAULTTRAFFIC_CLASS                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_3__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
	@ingroup        FRAMECLASS_2_3
	@param Address  0x00010208
	@param Mask     0x00000400
	@param Shift    10
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_3__MSK_DEFAULTTRAFFIC_SELECT                                          0x00000400
#define PNIP_REG_FRAMECLASS_2_3_SHFT_DEFAULTTRAFFIC_SELECT                                          10
#define PNIP_REG_FRAMECLASS_2_3_RSTV_DEFAULTTRAFFIC_SELECT                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_3__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
	@ingroup        FRAMECLASS_2_3
	@param Address  0x00010208
	@param Mask     0x00000800
	@param Shift    11
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_3__MSK_FRAMETRAFFIC_SELECT                                            0x00000800
#define PNIP_REG_FRAMECLASS_2_3_SHFT_FRAMETRAFFIC_SELECT                                            11
#define PNIP_REG_FRAMECLASS_2_3_RSTV_FRAMETRAFFIC_SELECT                                            0x00000000

	/**
	@defgroup       FRAMECLASS_2_3__REDUNDANCY REDUNDANCY
	@ingroup        FRAMECLASS_2_3
	@param Address  0x00010208
	@param Mask     0x00001000
	@param Shift    12
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_3__MSK_REDUNDANCY                                                     0x00001000
#define PNIP_REG_FRAMECLASS_2_3_SHFT_REDUNDANCY                                                     12
#define PNIP_REG_FRAMECLASS_2_3_RSTV_REDUNDANCY                                                     0x00000000

	/**
	@defgroup       FRAMECLASS_2_3__FRAGMENTATION FRAGMENTATION
	@ingroup        FRAMECLASS_2_3
	@param Address  0x00010208
	@param Mask     0x00002000
	@param Shift    13
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_3__MSK_FRAGMENTATION                                                  0x00002000
#define PNIP_REG_FRAMECLASS_2_3_SHFT_FRAGMENTATION                                                  13
#define PNIP_REG_FRAMECLASS_2_3_RSTV_FRAGMENTATION                                                  0x00000000

	/**
	@defgroup       FRAMECLASS_2_3__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
	@ingroup        FRAMECLASS_2_3
	@param Address  0x00010208
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == 1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R1_REG_FRAMECLASS_2_3__MSK_BRIDGEDELAY_ENABLE                                          0x00004000
#define PNIP_R1_REG_FRAMECLASS_2_3_SHFT_BRIDGEDELAY_ENABLE                                          14
#define PNIP_R1_REG_FRAMECLASS_2_3_RSTV_BRIDGEDELAY_ENABLE                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_3__USETYPE_EXTENSION USETYPE_EXTENSION
	@ingroup        FRAMECLASS_2_3
	@param Address  0x00010208
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FRAMECLASS_2_3__MSK_USETYPE_EXTENSION                                           0x00004000
#define PNIP_R3_REG_FRAMECLASS_2_3_SHFT_USETYPE_EXTENSION                                           14
#define PNIP_R3_REG_FRAMECLASS_2_3_RSTV_USETYPE_EXTENSION                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_3__LEARNING_DISABLE LEARNING_DISABLE
	@ingroup        FRAMECLASS_2_3
	@param Address  0x00010208
	@param Mask     0x00008000
	@param Shift    15
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_3__MSK_LEARNING_DISABLE                                               0x00008000
#define PNIP_REG_FRAMECLASS_2_3_SHFT_LEARNING_DISABLE                                               15
#define PNIP_REG_FRAMECLASS_2_3_RSTV_LEARNING_DISABLE                                               0x00000000

	/**
	@defgroup       FRAMECLASS_2_3__BITTYPE_SELECT BITTYPE_SELECT
	@ingroup        FRAMECLASS_2_3
	@param Address  0x00010208
	@param Mask     0x00030000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_3__MSK_BITTYPE_SELECT                                                 0x00030000
#define PNIP_REG_FRAMECLASS_2_3_SHFT_BITTYPE_SELECT                                                 16
#define PNIP_REG_FRAMECLASS_2_3_RSTV_BITTYPE_SELECT                                                 0x00000001

	/**
	@defgroup       FRAMECLASS_2_3__APITYPE APITYPE
	@ingroup        FRAMECLASS_2_3
	@param Address  0x00010208
	@param Mask     0x003C0000
	@param Shift    18
	@param Access   r,w
	@param Reset    0x00000005
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_3__MSK_APITYPE                                                        0x003C0000
#define PNIP_REG_FRAMECLASS_2_3_SHFT_APITYPE                                                        18
#define PNIP_REG_FRAMECLASS_2_3_RSTV_APITYPE                                                        0x00000005

	/**
	@defgroup       FRAMECLASS_2_3__APITYPE_SELECT APITYPE_SELECT
	@ingroup        FRAMECLASS_2_3
	@param Address  0x00010208
	@param Mask     0x00800000
	@param Shift    23
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_3__MSK_APITYPE_SELECT                                                 0x00800000
#define PNIP_REG_FRAMECLASS_2_3_SHFT_APITYPE_SELECT                                                 23
#define PNIP_REG_FRAMECLASS_2_3_RSTV_APITYPE_SELECT                                                 0x00000000

	/**
	@defgroup       FRAMECLASS_2_3__RESOURCETYPE RESOURCETYPE
	@ingroup        FRAMECLASS_2_3
	@param Address  0x00010208
	@param Mask     0x0F000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x00000005
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_3__MSK_RESOURCETYPE                                                   0x0F000000
#define PNIP_REG_FRAMECLASS_2_3_SHFT_RESOURCETYPE                                                   24
#define PNIP_REG_FRAMECLASS_2_3_RSTV_RESOURCETYPE                                                   0x00000005

	/**
	@defgroup       FRAMECLASS_2_3__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
	@ingroup        FRAMECLASS_2_3
	@param Address  0x00010208
	@param Mask     0x10000000
	@param Shift    28
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FRAMECLASS_2_3__MSK_RESOURCETYPE_VLAN                                           0x10000000
#define PNIP_R3_REG_FRAMECLASS_2_3_SHFT_RESOURCETYPE_VLAN                                           28
#define PNIP_R3_REG_FRAMECLASS_2_3_RSTV_RESOURCETYPE_VLAN                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_3__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
	@ingroup        FRAMECLASS_2_3
	@param Address  0x00010208
	@param Mask     0x20000000
	@param Shift    29
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_3__MSK_RESOURCETYPE_SELECT                                            0x20000000
#define PNIP_REG_FRAMECLASS_2_3_SHFT_RESOURCETYPE_SELECT                                            29
#define PNIP_REG_FRAMECLASS_2_3_RSTV_RESOURCETYPE_SELECT                                            0x00000000

	/**
	@defgroup       FRAMECLASS_2_3__PM PM
	@ingroup        FRAMECLASS_2_3
	@param Address  0x00010208
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_3__MSK_PM                                                             0x40000000
#define PNIP_REG_FRAMECLASS_2_3_SHFT_PM                                                             30
#define PNIP_REG_FRAMECLASS_2_3_RSTV_PM                                                             0x00000000

	/**
	@defgroup       FRAMECLASS_2_3__PM_SELECT PM_SELECT
	@ingroup        FRAMECLASS_2_3
	@param Address  0x00010208
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_3__MSK_PM_SELECT                                                      0x80000000
#define PNIP_REG_FRAMECLASS_2_3_SHFT_PM_SELECT                                                      31
#define PNIP_REG_FRAMECLASS_2_3_RSTV_PM_SELECT                                                      0x00000000


	/**
	@defgroup       FRAMECLASS_2_4 FRAMECLASS_2_4
	@ingroup        Register
	@param Address  0x0001020C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_2_4                                                                     0x0001020C
#define PNIP_REG_FRAMECLASS_2_4                                                                     0x00000254
#define PNIP_REG_FRAMECLASS_2_4_RST__VAL                                                            0x05151002

	/**
	@defgroup       FRAMECLASS_2_4__FRAMEHANDLING FRAMEHANDLING
	@ingroup        FRAMECLASS_2_4
	@param Address  0x0001020C
	@param Mask     0x00000003
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000002
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_4__MSK_FRAMEHANDLING                                                  0x00000003
#define PNIP_REG_FRAMECLASS_2_4_SHFT_FRAMEHANDLING                                                  0
#define PNIP_REG_FRAMECLASS_2_4_RSTV_FRAMEHANDLING                                                  0x00000002

	/**
	@defgroup       FRAMECLASS_2_4__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
	@ingroup        FRAMECLASS_2_4
	@param Address  0x0001020C
	@param Mask     0x00000004
	@param Shift    2
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_4__MSK_FRAMEHANDLING_SELECT                                           0x00000004
#define PNIP_REG_FRAMECLASS_2_4_SHFT_FRAMEHANDLING_SELECT                                           2
#define PNIP_REG_FRAMECLASS_2_4_RSTV_FRAMEHANDLING_SELECT                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_4__USETYPE USETYPE
	@ingroup        FRAMECLASS_2_4
	@param Address  0x0001020C
	@param Mask     0x00000038
	@param Shift    3
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_4__MSK_USETYPE                                                        0x00000038
#define PNIP_REG_FRAMECLASS_2_4_SHFT_USETYPE                                                        3
#define PNIP_REG_FRAMECLASS_2_4_RSTV_USETYPE                                                        0x00000000

	/**
	@defgroup       FRAMECLASS_2_4__USETYPE_SELECT USETYPE_SELECT
	@ingroup        FRAMECLASS_2_4
	@param Address  0x0001020C
	@param Mask     0x00000040
	@param Shift    6
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_4__MSK_USETYPE_SELECT                                                 0x00000040
#define PNIP_REG_FRAMECLASS_2_4_SHFT_USETYPE_SELECT                                                 6
#define PNIP_REG_FRAMECLASS_2_4_RSTV_USETYPE_SELECT                                                 0x00000000

	/**
	@defgroup       FRAMECLASS_2_4__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
	@ingroup        FRAMECLASS_2_4
	@param Address  0x0001020C
	@param Mask     0x00000380
	@param Shift    7
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_4__MSK_DEFAULTTRAFFIC_CLASS                                           0x00000380
#define PNIP_REG_FRAMECLASS_2_4_SHFT_DEFAULTTRAFFIC_CLASS                                           7
#define PNIP_REG_FRAMECLASS_2_4_RSTV_DEFAULTTRAFFIC_CLASS                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_4__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
	@ingroup        FRAMECLASS_2_4
	@param Address  0x0001020C
	@param Mask     0x00000400
	@param Shift    10
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_4__MSK_DEFAULTTRAFFIC_SELECT                                          0x00000400
#define PNIP_REG_FRAMECLASS_2_4_SHFT_DEFAULTTRAFFIC_SELECT                                          10
#define PNIP_REG_FRAMECLASS_2_4_RSTV_DEFAULTTRAFFIC_SELECT                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_4__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
	@ingroup        FRAMECLASS_2_4
	@param Address  0x0001020C
	@param Mask     0x00000800
	@param Shift    11
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_4__MSK_FRAMETRAFFIC_SELECT                                            0x00000800
#define PNIP_REG_FRAMECLASS_2_4_SHFT_FRAMETRAFFIC_SELECT                                            11
#define PNIP_REG_FRAMECLASS_2_4_RSTV_FRAMETRAFFIC_SELECT                                            0x00000000

	/**
	@defgroup       FRAMECLASS_2_4__REDUNDANCY REDUNDANCY
	@ingroup        FRAMECLASS_2_4
	@param Address  0x0001020C
	@param Mask     0x00001000
	@param Shift    12
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_4__MSK_REDUNDANCY                                                     0x00001000
#define PNIP_REG_FRAMECLASS_2_4_SHFT_REDUNDANCY                                                     12
#define PNIP_REG_FRAMECLASS_2_4_RSTV_REDUNDANCY                                                     0x00000001

	/**
	@defgroup       FRAMECLASS_2_4__FRAGMENTATION FRAGMENTATION
	@ingroup        FRAMECLASS_2_4
	@param Address  0x0001020C
	@param Mask     0x00002000
	@param Shift    13
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_4__MSK_FRAGMENTATION                                                  0x00002000
#define PNIP_REG_FRAMECLASS_2_4_SHFT_FRAGMENTATION                                                  13
#define PNIP_REG_FRAMECLASS_2_4_RSTV_FRAGMENTATION                                                  0x00000000

	/**
	@defgroup       FRAMECLASS_2_4__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
	@ingroup        FRAMECLASS_2_4
	@param Address  0x0001020C
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == 1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R1_REG_FRAMECLASS_2_4__MSK_BRIDGEDELAY_ENABLE                                          0x00004000
#define PNIP_R1_REG_FRAMECLASS_2_4_SHFT_BRIDGEDELAY_ENABLE                                          14
#define PNIP_R1_REG_FRAMECLASS_2_4_RSTV_BRIDGEDELAY_ENABLE                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_4__USETYPE_EXTENSION USETYPE_EXTENSION
	@ingroup        FRAMECLASS_2_4
	@param Address  0x0001020C
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FRAMECLASS_2_4__MSK_USETYPE_EXTENSION                                           0x00004000
#define PNIP_R3_REG_FRAMECLASS_2_4_SHFT_USETYPE_EXTENSION                                           14
#define PNIP_R3_REG_FRAMECLASS_2_4_RSTV_USETYPE_EXTENSION                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_4__LEARNING_DISABLE LEARNING_DISABLE
	@ingroup        FRAMECLASS_2_4
	@param Address  0x0001020C
	@param Mask     0x00008000
	@param Shift    15
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_4__MSK_LEARNING_DISABLE                                               0x00008000
#define PNIP_REG_FRAMECLASS_2_4_SHFT_LEARNING_DISABLE                                               15
#define PNIP_REG_FRAMECLASS_2_4_RSTV_LEARNING_DISABLE                                               0x00000000

	/**
	@defgroup       FRAMECLASS_2_4__BITTYPE_SELECT BITTYPE_SELECT
	@ingroup        FRAMECLASS_2_4
	@param Address  0x0001020C
	@param Mask     0x00030000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_4__MSK_BITTYPE_SELECT                                                 0x00030000
#define PNIP_REG_FRAMECLASS_2_4_SHFT_BITTYPE_SELECT                                                 16
#define PNIP_REG_FRAMECLASS_2_4_RSTV_BITTYPE_SELECT                                                 0x00000001

	/**
	@defgroup       FRAMECLASS_2_4__APITYPE APITYPE
	@ingroup        FRAMECLASS_2_4
	@param Address  0x0001020C
	@param Mask     0x003C0000
	@param Shift    18
	@param Access   r,w
	@param Reset    0x00000005
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_4__MSK_APITYPE                                                        0x003C0000
#define PNIP_REG_FRAMECLASS_2_4_SHFT_APITYPE                                                        18
#define PNIP_REG_FRAMECLASS_2_4_RSTV_APITYPE                                                        0x00000005

	/**
	@defgroup       FRAMECLASS_2_4__APITYPE_SELECT APITYPE_SELECT
	@ingroup        FRAMECLASS_2_4
	@param Address  0x0001020C
	@param Mask     0x00800000
	@param Shift    23
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_4__MSK_APITYPE_SELECT                                                 0x00800000
#define PNIP_REG_FRAMECLASS_2_4_SHFT_APITYPE_SELECT                                                 23
#define PNIP_REG_FRAMECLASS_2_4_RSTV_APITYPE_SELECT                                                 0x00000000

	/**
	@defgroup       FRAMECLASS_2_4__RESOURCETYPE RESOURCETYPE
	@ingroup        FRAMECLASS_2_4
	@param Address  0x0001020C
	@param Mask     0x0F000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x00000005
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_4__MSK_RESOURCETYPE                                                   0x0F000000
#define PNIP_REG_FRAMECLASS_2_4_SHFT_RESOURCETYPE                                                   24
#define PNIP_REG_FRAMECLASS_2_4_RSTV_RESOURCETYPE                                                   0x00000005

	/**
	@defgroup       FRAMECLASS_2_4__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
	@ingroup        FRAMECLASS_2_4
	@param Address  0x0001020C
	@param Mask     0x10000000
	@param Shift    28
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FRAMECLASS_2_4__MSK_RESOURCETYPE_VLAN                                           0x10000000
#define PNIP_R3_REG_FRAMECLASS_2_4_SHFT_RESOURCETYPE_VLAN                                           28
#define PNIP_R3_REG_FRAMECLASS_2_4_RSTV_RESOURCETYPE_VLAN                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_4__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
	@ingroup        FRAMECLASS_2_4
	@param Address  0x0001020C
	@param Mask     0x20000000
	@param Shift    29
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_4__MSK_RESOURCETYPE_SELECT                                            0x20000000
#define PNIP_REG_FRAMECLASS_2_4_SHFT_RESOURCETYPE_SELECT                                            29
#define PNIP_REG_FRAMECLASS_2_4_RSTV_RESOURCETYPE_SELECT                                            0x00000000

	/**
	@defgroup       FRAMECLASS_2_4__PM PM
	@ingroup        FRAMECLASS_2_4
	@param Address  0x0001020C
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_4__MSK_PM                                                             0x40000000
#define PNIP_REG_FRAMECLASS_2_4_SHFT_PM                                                             30
#define PNIP_REG_FRAMECLASS_2_4_RSTV_PM                                                             0x00000000

	/**
	@defgroup       FRAMECLASS_2_4__PM_SELECT PM_SELECT
	@ingroup        FRAMECLASS_2_4
	@param Address  0x0001020C
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_4__MSK_PM_SELECT                                                      0x80000000
#define PNIP_REG_FRAMECLASS_2_4_SHFT_PM_SELECT                                                      31
#define PNIP_REG_FRAMECLASS_2_4_RSTV_PM_SELECT                                                      0x00000000


	/**
	@defgroup       FRAMECLASS_2_5 FRAMECLASS_2_5
	@ingroup        Register
	@param Address  0x00010210
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_2_5                                                                     0x00010210
#define PNIP_REG_FRAMECLASS_2_5                                                                     0x00000258
#define PNIP_REG_FRAMECLASS_2_5_RST__VAL                                                            0x05150002

	/**
	@defgroup       FRAMECLASS_2_5__FRAMEHANDLING FRAMEHANDLING
	@ingroup        FRAMECLASS_2_5
	@param Address  0x00010210
	@param Mask     0x00000003
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000002
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_5__MSK_FRAMEHANDLING                                                  0x00000003
#define PNIP_REG_FRAMECLASS_2_5_SHFT_FRAMEHANDLING                                                  0
#define PNIP_REG_FRAMECLASS_2_5_RSTV_FRAMEHANDLING                                                  0x00000002

	/**
	@defgroup       FRAMECLASS_2_5__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
	@ingroup        FRAMECLASS_2_5
	@param Address  0x00010210
	@param Mask     0x00000004
	@param Shift    2
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_5__MSK_FRAMEHANDLING_SELECT                                           0x00000004
#define PNIP_REG_FRAMECLASS_2_5_SHFT_FRAMEHANDLING_SELECT                                           2
#define PNIP_REG_FRAMECLASS_2_5_RSTV_FRAMEHANDLING_SELECT                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_5__USETYPE USETYPE
	@ingroup        FRAMECLASS_2_5
	@param Address  0x00010210
	@param Mask     0x00000038
	@param Shift    3
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_5__MSK_USETYPE                                                        0x00000038
#define PNIP_REG_FRAMECLASS_2_5_SHFT_USETYPE                                                        3
#define PNIP_REG_FRAMECLASS_2_5_RSTV_USETYPE                                                        0x00000000

	/**
	@defgroup       FRAMECLASS_2_5__USETYPE_SELECT USETYPE_SELECT
	@ingroup        FRAMECLASS_2_5
	@param Address  0x00010210
	@param Mask     0x00000040
	@param Shift    6
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_5__MSK_USETYPE_SELECT                                                 0x00000040
#define PNIP_REG_FRAMECLASS_2_5_SHFT_USETYPE_SELECT                                                 6
#define PNIP_REG_FRAMECLASS_2_5_RSTV_USETYPE_SELECT                                                 0x00000000

	/**
	@defgroup       FRAMECLASS_2_5__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
	@ingroup        FRAMECLASS_2_5
	@param Address  0x00010210
	@param Mask     0x00000380
	@param Shift    7
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_5__MSK_DEFAULTTRAFFIC_CLASS                                           0x00000380
#define PNIP_REG_FRAMECLASS_2_5_SHFT_DEFAULTTRAFFIC_CLASS                                           7
#define PNIP_REG_FRAMECLASS_2_5_RSTV_DEFAULTTRAFFIC_CLASS                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_5__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
	@ingroup        FRAMECLASS_2_5
	@param Address  0x00010210
	@param Mask     0x00000400
	@param Shift    10
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_5__MSK_DEFAULTTRAFFIC_SELECT                                          0x00000400
#define PNIP_REG_FRAMECLASS_2_5_SHFT_DEFAULTTRAFFIC_SELECT                                          10
#define PNIP_REG_FRAMECLASS_2_5_RSTV_DEFAULTTRAFFIC_SELECT                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_5__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
	@ingroup        FRAMECLASS_2_5
	@param Address  0x00010210
	@param Mask     0x00000800
	@param Shift    11
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_5__MSK_FRAMETRAFFIC_SELECT                                            0x00000800
#define PNIP_REG_FRAMECLASS_2_5_SHFT_FRAMETRAFFIC_SELECT                                            11
#define PNIP_REG_FRAMECLASS_2_5_RSTV_FRAMETRAFFIC_SELECT                                            0x00000000

	/**
	@defgroup       FRAMECLASS_2_5__REDUNDANCY REDUNDANCY
	@ingroup        FRAMECLASS_2_5
	@param Address  0x00010210
	@param Mask     0x00001000
	@param Shift    12
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_5__MSK_REDUNDANCY                                                     0x00001000
#define PNIP_REG_FRAMECLASS_2_5_SHFT_REDUNDANCY                                                     12
#define PNIP_REG_FRAMECLASS_2_5_RSTV_REDUNDANCY                                                     0x00000000

	/**
	@defgroup       FRAMECLASS_2_5__FRAGMENTATION FRAGMENTATION
	@ingroup        FRAMECLASS_2_5
	@param Address  0x00010210
	@param Mask     0x00002000
	@param Shift    13
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_5__MSK_FRAGMENTATION                                                  0x00002000
#define PNIP_REG_FRAMECLASS_2_5_SHFT_FRAGMENTATION                                                  13
#define PNIP_REG_FRAMECLASS_2_5_RSTV_FRAGMENTATION                                                  0x00000000

	/**
	@defgroup       FRAMECLASS_2_5__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
	@ingroup        FRAMECLASS_2_5
	@param Address  0x00010210
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == 1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R1_REG_FRAMECLASS_2_5__MSK_BRIDGEDELAY_ENABLE                                          0x00004000
#define PNIP_R1_REG_FRAMECLASS_2_5_SHFT_BRIDGEDELAY_ENABLE                                          14
#define PNIP_R1_REG_FRAMECLASS_2_5_RSTV_BRIDGEDELAY_ENABLE                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_5__USETYPE_EXTENSION USETYPE_EXTENSION
	@ingroup        FRAMECLASS_2_5
	@param Address  0x00010210
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FRAMECLASS_2_5__MSK_USETYPE_EXTENSION                                           0x00004000
#define PNIP_R3_REG_FRAMECLASS_2_5_SHFT_USETYPE_EXTENSION                                           14
#define PNIP_R3_REG_FRAMECLASS_2_5_RSTV_USETYPE_EXTENSION                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_5__LEARNING_DISABLE LEARNING_DISABLE
	@ingroup        FRAMECLASS_2_5
	@param Address  0x00010210
	@param Mask     0x00008000
	@param Shift    15
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_5__MSK_LEARNING_DISABLE                                               0x00008000
#define PNIP_REG_FRAMECLASS_2_5_SHFT_LEARNING_DISABLE                                               15
#define PNIP_REG_FRAMECLASS_2_5_RSTV_LEARNING_DISABLE                                               0x00000000

	/**
	@defgroup       FRAMECLASS_2_5__BITTYPE_SELECT BITTYPE_SELECT
	@ingroup        FRAMECLASS_2_5
	@param Address  0x00010210
	@param Mask     0x00030000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_5__MSK_BITTYPE_SELECT                                                 0x00030000
#define PNIP_REG_FRAMECLASS_2_5_SHFT_BITTYPE_SELECT                                                 16
#define PNIP_REG_FRAMECLASS_2_5_RSTV_BITTYPE_SELECT                                                 0x00000001

	/**
	@defgroup       FRAMECLASS_2_5__APITYPE APITYPE
	@ingroup        FRAMECLASS_2_5
	@param Address  0x00010210
	@param Mask     0x003C0000
	@param Shift    18
	@param Access   r,w
	@param Reset    0x00000005
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_5__MSK_APITYPE                                                        0x003C0000
#define PNIP_REG_FRAMECLASS_2_5_SHFT_APITYPE                                                        18
#define PNIP_REG_FRAMECLASS_2_5_RSTV_APITYPE                                                        0x00000005

	/**
	@defgroup       FRAMECLASS_2_5__APITYPE_SELECT APITYPE_SELECT
	@ingroup        FRAMECLASS_2_5
	@param Address  0x00010210
	@param Mask     0x00800000
	@param Shift    23
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_5__MSK_APITYPE_SELECT                                                 0x00800000
#define PNIP_REG_FRAMECLASS_2_5_SHFT_APITYPE_SELECT                                                 23
#define PNIP_REG_FRAMECLASS_2_5_RSTV_APITYPE_SELECT                                                 0x00000000

	/**
	@defgroup       FRAMECLASS_2_5__RESOURCETYPE RESOURCETYPE
	@ingroup        FRAMECLASS_2_5
	@param Address  0x00010210
	@param Mask     0x0F000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x00000005
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_5__MSK_RESOURCETYPE                                                   0x0F000000
#define PNIP_REG_FRAMECLASS_2_5_SHFT_RESOURCETYPE                                                   24
#define PNIP_REG_FRAMECLASS_2_5_RSTV_RESOURCETYPE                                                   0x00000005

	/**
	@defgroup       FRAMECLASS_2_5__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
	@ingroup        FRAMECLASS_2_5
	@param Address  0x00010210
	@param Mask     0x10000000
	@param Shift    28
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FRAMECLASS_2_5__MSK_RESOURCETYPE_VLAN                                           0x10000000
#define PNIP_R3_REG_FRAMECLASS_2_5_SHFT_RESOURCETYPE_VLAN                                           28
#define PNIP_R3_REG_FRAMECLASS_2_5_RSTV_RESOURCETYPE_VLAN                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_5__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
	@ingroup        FRAMECLASS_2_5
	@param Address  0x00010210
	@param Mask     0x20000000
	@param Shift    29
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_5__MSK_RESOURCETYPE_SELECT                                            0x20000000
#define PNIP_REG_FRAMECLASS_2_5_SHFT_RESOURCETYPE_SELECT                                            29
#define PNIP_REG_FRAMECLASS_2_5_RSTV_RESOURCETYPE_SELECT                                            0x00000000

	/**
	@defgroup       FRAMECLASS_2_5__PM PM
	@ingroup        FRAMECLASS_2_5
	@param Address  0x00010210
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_5__MSK_PM                                                             0x40000000
#define PNIP_REG_FRAMECLASS_2_5_SHFT_PM                                                             30
#define PNIP_REG_FRAMECLASS_2_5_RSTV_PM                                                             0x00000000

	/**
	@defgroup       FRAMECLASS_2_5__PM_SELECT PM_SELECT
	@ingroup        FRAMECLASS_2_5
	@param Address  0x00010210
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_5__MSK_PM_SELECT                                                      0x80000000
#define PNIP_REG_FRAMECLASS_2_5_SHFT_PM_SELECT                                                      31
#define PNIP_REG_FRAMECLASS_2_5_RSTV_PM_SELECT                                                      0x00000000


	/**
	@defgroup       FRAMECLASS_2_6 FRAMECLASS_2_6
	@ingroup        Register
	@param Address  0x00010214
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_2_6                                                                     0x00010214
#define PNIP_REG_FRAMECLASS_2_6                                                                     0x0000025C
#define PNIP_REG_FRAMECLASS_2_6_RST__VAL                                                            0x06090000

	/**
	@defgroup       FRAMECLASS_2_6__FRAMEHANDLING FRAMEHANDLING
	@ingroup        FRAMECLASS_2_6
	@param Address  0x00010214
	@param Mask     0x00000003
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_6__MSK_FRAMEHANDLING                                                  0x00000003
#define PNIP_REG_FRAMECLASS_2_6_SHFT_FRAMEHANDLING                                                  0
#define PNIP_REG_FRAMECLASS_2_6_RSTV_FRAMEHANDLING                                                  0x00000000

	/**
	@defgroup       FRAMECLASS_2_6__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
	@ingroup        FRAMECLASS_2_6
	@param Address  0x00010214
	@param Mask     0x00000004
	@param Shift    2
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_6__MSK_FRAMEHANDLING_SELECT                                           0x00000004
#define PNIP_REG_FRAMECLASS_2_6_SHFT_FRAMEHANDLING_SELECT                                           2
#define PNIP_REG_FRAMECLASS_2_6_RSTV_FRAMEHANDLING_SELECT                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_6__USETYPE USETYPE
	@ingroup        FRAMECLASS_2_6
	@param Address  0x00010214
	@param Mask     0x00000038
	@param Shift    3
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_6__MSK_USETYPE                                                        0x00000038
#define PNIP_REG_FRAMECLASS_2_6_SHFT_USETYPE                                                        3
#define PNIP_REG_FRAMECLASS_2_6_RSTV_USETYPE                                                        0x00000000

	/**
	@defgroup       FRAMECLASS_2_6__USETYPE_SELECT USETYPE_SELECT
	@ingroup        FRAMECLASS_2_6
	@param Address  0x00010214
	@param Mask     0x00000040
	@param Shift    6
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_6__MSK_USETYPE_SELECT                                                 0x00000040
#define PNIP_REG_FRAMECLASS_2_6_SHFT_USETYPE_SELECT                                                 6
#define PNIP_REG_FRAMECLASS_2_6_RSTV_USETYPE_SELECT                                                 0x00000000

	/**
	@defgroup       FRAMECLASS_2_6__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
	@ingroup        FRAMECLASS_2_6
	@param Address  0x00010214
	@param Mask     0x00000380
	@param Shift    7
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_6__MSK_DEFAULTTRAFFIC_CLASS                                           0x00000380
#define PNIP_REG_FRAMECLASS_2_6_SHFT_DEFAULTTRAFFIC_CLASS                                           7
#define PNIP_REG_FRAMECLASS_2_6_RSTV_DEFAULTTRAFFIC_CLASS                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_6__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
	@ingroup        FRAMECLASS_2_6
	@param Address  0x00010214
	@param Mask     0x00000400
	@param Shift    10
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_6__MSK_DEFAULTTRAFFIC_SELECT                                          0x00000400
#define PNIP_REG_FRAMECLASS_2_6_SHFT_DEFAULTTRAFFIC_SELECT                                          10
#define PNIP_REG_FRAMECLASS_2_6_RSTV_DEFAULTTRAFFIC_SELECT                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_6__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
	@ingroup        FRAMECLASS_2_6
	@param Address  0x00010214
	@param Mask     0x00000800
	@param Shift    11
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_6__MSK_FRAMETRAFFIC_SELECT                                            0x00000800
#define PNIP_REG_FRAMECLASS_2_6_SHFT_FRAMETRAFFIC_SELECT                                            11
#define PNIP_REG_FRAMECLASS_2_6_RSTV_FRAMETRAFFIC_SELECT                                            0x00000000

	/**
	@defgroup       FRAMECLASS_2_6__REDUNDANCY REDUNDANCY
	@ingroup        FRAMECLASS_2_6
	@param Address  0x00010214
	@param Mask     0x00001000
	@param Shift    12
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_6__MSK_REDUNDANCY                                                     0x00001000
#define PNIP_REG_FRAMECLASS_2_6_SHFT_REDUNDANCY                                                     12
#define PNIP_REG_FRAMECLASS_2_6_RSTV_REDUNDANCY                                                     0x00000000

	/**
	@defgroup       FRAMECLASS_2_6__FRAGMENTATION FRAGMENTATION
	@ingroup        FRAMECLASS_2_6
	@param Address  0x00010214
	@param Mask     0x00002000
	@param Shift    13
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_6__MSK_FRAGMENTATION                                                  0x00002000
#define PNIP_REG_FRAMECLASS_2_6_SHFT_FRAGMENTATION                                                  13
#define PNIP_REG_FRAMECLASS_2_6_RSTV_FRAGMENTATION                                                  0x00000000

	/**
	@defgroup       FRAMECLASS_2_6__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
	@ingroup        FRAMECLASS_2_6
	@param Address  0x00010214
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == 1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R1_REG_FRAMECLASS_2_6__MSK_BRIDGEDELAY_ENABLE                                          0x00004000
#define PNIP_R1_REG_FRAMECLASS_2_6_SHFT_BRIDGEDELAY_ENABLE                                          14
#define PNIP_R1_REG_FRAMECLASS_2_6_RSTV_BRIDGEDELAY_ENABLE                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_6__USETYPE_EXTENSION USETYPE_EXTENSION
	@ingroup        FRAMECLASS_2_6
	@param Address  0x00010214
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FRAMECLASS_2_6__MSK_USETYPE_EXTENSION                                           0x00004000
#define PNIP_R3_REG_FRAMECLASS_2_6_SHFT_USETYPE_EXTENSION                                           14
#define PNIP_R3_REG_FRAMECLASS_2_6_RSTV_USETYPE_EXTENSION                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_6__LEARNING_DISABLE LEARNING_DISABLE
	@ingroup        FRAMECLASS_2_6
	@param Address  0x00010214
	@param Mask     0x00008000
	@param Shift    15
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_6__MSK_LEARNING_DISABLE                                               0x00008000
#define PNIP_REG_FRAMECLASS_2_6_SHFT_LEARNING_DISABLE                                               15
#define PNIP_REG_FRAMECLASS_2_6_RSTV_LEARNING_DISABLE                                               0x00000000

	/**
	@defgroup       FRAMECLASS_2_6__BITTYPE_SELECT BITTYPE_SELECT
	@ingroup        FRAMECLASS_2_6
	@param Address  0x00010214
	@param Mask     0x00030000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_6__MSK_BITTYPE_SELECT                                                 0x00030000
#define PNIP_REG_FRAMECLASS_2_6_SHFT_BITTYPE_SELECT                                                 16
#define PNIP_REG_FRAMECLASS_2_6_RSTV_BITTYPE_SELECT                                                 0x00000001

	/**
	@defgroup       FRAMECLASS_2_6__APITYPE APITYPE
	@ingroup        FRAMECLASS_2_6
	@param Address  0x00010214
	@param Mask     0x003C0000
	@param Shift    18
	@param Access   r,w
	@param Reset    0x00000002
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_6__MSK_APITYPE                                                        0x003C0000
#define PNIP_REG_FRAMECLASS_2_6_SHFT_APITYPE                                                        18
#define PNIP_REG_FRAMECLASS_2_6_RSTV_APITYPE                                                        0x00000002

	/**
	@defgroup       FRAMECLASS_2_6__APITYPE_SELECT APITYPE_SELECT
	@ingroup        FRAMECLASS_2_6
	@param Address  0x00010214
	@param Mask     0x00800000
	@param Shift    23
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_6__MSK_APITYPE_SELECT                                                 0x00800000
#define PNIP_REG_FRAMECLASS_2_6_SHFT_APITYPE_SELECT                                                 23
#define PNIP_REG_FRAMECLASS_2_6_RSTV_APITYPE_SELECT                                                 0x00000000

	/**
	@defgroup       FRAMECLASS_2_6__RESOURCETYPE RESOURCETYPE
	@ingroup        FRAMECLASS_2_6
	@param Address  0x00010214
	@param Mask     0x0F000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x00000006
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_6__MSK_RESOURCETYPE                                                   0x0F000000
#define PNIP_REG_FRAMECLASS_2_6_SHFT_RESOURCETYPE                                                   24
#define PNIP_REG_FRAMECLASS_2_6_RSTV_RESOURCETYPE                                                   0x00000006

	/**
	@defgroup       FRAMECLASS_2_6__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
	@ingroup        FRAMECLASS_2_6
	@param Address  0x00010214
	@param Mask     0x10000000
	@param Shift    28
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FRAMECLASS_2_6__MSK_RESOURCETYPE_VLAN                                           0x10000000
#define PNIP_R3_REG_FRAMECLASS_2_6_SHFT_RESOURCETYPE_VLAN                                           28
#define PNIP_R3_REG_FRAMECLASS_2_6_RSTV_RESOURCETYPE_VLAN                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_6__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
	@ingroup        FRAMECLASS_2_6
	@param Address  0x00010214
	@param Mask     0x20000000
	@param Shift    29
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_6__MSK_RESOURCETYPE_SELECT                                            0x20000000
#define PNIP_REG_FRAMECLASS_2_6_SHFT_RESOURCETYPE_SELECT                                            29
#define PNIP_REG_FRAMECLASS_2_6_RSTV_RESOURCETYPE_SELECT                                            0x00000000

	/**
	@defgroup       FRAMECLASS_2_6__PM PM
	@ingroup        FRAMECLASS_2_6
	@param Address  0x00010214
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_6__MSK_PM                                                             0x40000000
#define PNIP_REG_FRAMECLASS_2_6_SHFT_PM                                                             30
#define PNIP_REG_FRAMECLASS_2_6_RSTV_PM                                                             0x00000000

	/**
	@defgroup       FRAMECLASS_2_6__PM_SELECT PM_SELECT
	@ingroup        FRAMECLASS_2_6
	@param Address  0x00010214
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_6__MSK_PM_SELECT                                                      0x80000000
#define PNIP_REG_FRAMECLASS_2_6_SHFT_PM_SELECT                                                      31
#define PNIP_REG_FRAMECLASS_2_6_RSTV_PM_SELECT                                                      0x00000000


	/**
	@defgroup       FRAMECLASS_2_7 FRAMECLASS_2_7
	@ingroup        Register
	@param Address  0x00010218
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_2_7                                                                     0x00010218
#define PNIP_REG_FRAMECLASS_2_7                                                                     0x00000260
#define PNIP_REG_FRAMECLASS_2_7_RST__VAL                                                            0x071D2001

	/**
	@defgroup       FRAMECLASS_2_7__FRAMEHANDLING FRAMEHANDLING
	@ingroup        FRAMECLASS_2_7
	@param Address  0x00010218
	@param Mask     0x00000003
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_7__MSK_FRAMEHANDLING                                                  0x00000003
#define PNIP_REG_FRAMECLASS_2_7_SHFT_FRAMEHANDLING                                                  0
#define PNIP_REG_FRAMECLASS_2_7_RSTV_FRAMEHANDLING                                                  0x00000001

	/**
	@defgroup       FRAMECLASS_2_7__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
	@ingroup        FRAMECLASS_2_7
	@param Address  0x00010218
	@param Mask     0x00000004
	@param Shift    2
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_7__MSK_FRAMEHANDLING_SELECT                                           0x00000004
#define PNIP_REG_FRAMECLASS_2_7_SHFT_FRAMEHANDLING_SELECT                                           2
#define PNIP_REG_FRAMECLASS_2_7_RSTV_FRAMEHANDLING_SELECT                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_7__USETYPE USETYPE
	@ingroup        FRAMECLASS_2_7
	@param Address  0x00010218
	@param Mask     0x00000038
	@param Shift    3
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_7__MSK_USETYPE                                                        0x00000038
#define PNIP_REG_FRAMECLASS_2_7_SHFT_USETYPE                                                        3
#define PNIP_REG_FRAMECLASS_2_7_RSTV_USETYPE                                                        0x00000000

	/**
	@defgroup       FRAMECLASS_2_7__USETYPE_SELECT USETYPE_SELECT
	@ingroup        FRAMECLASS_2_7
	@param Address  0x00010218
	@param Mask     0x00000040
	@param Shift    6
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_7__MSK_USETYPE_SELECT                                                 0x00000040
#define PNIP_REG_FRAMECLASS_2_7_SHFT_USETYPE_SELECT                                                 6
#define PNIP_REG_FRAMECLASS_2_7_RSTV_USETYPE_SELECT                                                 0x00000000

	/**
	@defgroup       FRAMECLASS_2_7__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
	@ingroup        FRAMECLASS_2_7
	@param Address  0x00010218
	@param Mask     0x00000380
	@param Shift    7
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_7__MSK_DEFAULTTRAFFIC_CLASS                                           0x00000380
#define PNIP_REG_FRAMECLASS_2_7_SHFT_DEFAULTTRAFFIC_CLASS                                           7
#define PNIP_REG_FRAMECLASS_2_7_RSTV_DEFAULTTRAFFIC_CLASS                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_7__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
	@ingroup        FRAMECLASS_2_7
	@param Address  0x00010218
	@param Mask     0x00000400
	@param Shift    10
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_7__MSK_DEFAULTTRAFFIC_SELECT                                          0x00000400
#define PNIP_REG_FRAMECLASS_2_7_SHFT_DEFAULTTRAFFIC_SELECT                                          10
#define PNIP_REG_FRAMECLASS_2_7_RSTV_DEFAULTTRAFFIC_SELECT                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_7__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
	@ingroup        FRAMECLASS_2_7
	@param Address  0x00010218
	@param Mask     0x00000800
	@param Shift    11
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_7__MSK_FRAMETRAFFIC_SELECT                                            0x00000800
#define PNIP_REG_FRAMECLASS_2_7_SHFT_FRAMETRAFFIC_SELECT                                            11
#define PNIP_REG_FRAMECLASS_2_7_RSTV_FRAMETRAFFIC_SELECT                                            0x00000000

	/**
	@defgroup       FRAMECLASS_2_7__REDUNDANCY REDUNDANCY
	@ingroup        FRAMECLASS_2_7
	@param Address  0x00010218
	@param Mask     0x00001000
	@param Shift    12
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_7__MSK_REDUNDANCY                                                     0x00001000
#define PNIP_REG_FRAMECLASS_2_7_SHFT_REDUNDANCY                                                     12
#define PNIP_REG_FRAMECLASS_2_7_RSTV_REDUNDANCY                                                     0x00000000

	/**
	@defgroup       FRAMECLASS_2_7__FRAGMENTATION FRAGMENTATION
	@ingroup        FRAMECLASS_2_7
	@param Address  0x00010218
	@param Mask     0x00002000
	@param Shift    13
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_7__MSK_FRAGMENTATION                                                  0x00002000
#define PNIP_REG_FRAMECLASS_2_7_SHFT_FRAGMENTATION                                                  13
#define PNIP_REG_FRAMECLASS_2_7_RSTV_FRAGMENTATION                                                  0x00000001

	/**
	@defgroup       FRAMECLASS_2_7__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
	@ingroup        FRAMECLASS_2_7
	@param Address  0x00010218
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == 1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R1_REG_FRAMECLASS_2_7__MSK_BRIDGEDELAY_ENABLE                                          0x00004000
#define PNIP_R1_REG_FRAMECLASS_2_7_SHFT_BRIDGEDELAY_ENABLE                                          14
#define PNIP_R1_REG_FRAMECLASS_2_7_RSTV_BRIDGEDELAY_ENABLE                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_7__USETYPE_EXTENSION USETYPE_EXTENSION
	@ingroup        FRAMECLASS_2_7
	@param Address  0x00010218
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FRAMECLASS_2_7__MSK_USETYPE_EXTENSION                                           0x00004000
#define PNIP_R3_REG_FRAMECLASS_2_7_SHFT_USETYPE_EXTENSION                                           14
#define PNIP_R3_REG_FRAMECLASS_2_7_RSTV_USETYPE_EXTENSION                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_7__LEARNING_DISABLE LEARNING_DISABLE
	@ingroup        FRAMECLASS_2_7
	@param Address  0x00010218
	@param Mask     0x00008000
	@param Shift    15
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_7__MSK_LEARNING_DISABLE                                               0x00008000
#define PNIP_REG_FRAMECLASS_2_7_SHFT_LEARNING_DISABLE                                               15
#define PNIP_REG_FRAMECLASS_2_7_RSTV_LEARNING_DISABLE                                               0x00000000

	/**
	@defgroup       FRAMECLASS_2_7__BITTYPE_SELECT BITTYPE_SELECT
	@ingroup        FRAMECLASS_2_7
	@param Address  0x00010218
	@param Mask     0x00030000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_7__MSK_BITTYPE_SELECT                                                 0x00030000
#define PNIP_REG_FRAMECLASS_2_7_SHFT_BITTYPE_SELECT                                                 16
#define PNIP_REG_FRAMECLASS_2_7_RSTV_BITTYPE_SELECT                                                 0x00000001

	/**
	@defgroup       FRAMECLASS_2_7__APITYPE APITYPE
	@ingroup        FRAMECLASS_2_7
	@param Address  0x00010218
	@param Mask     0x003C0000
	@param Shift    18
	@param Access   r,w
	@param Reset    0x00000007
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_7__MSK_APITYPE                                                        0x003C0000
#define PNIP_REG_FRAMECLASS_2_7_SHFT_APITYPE                                                        18
#define PNIP_REG_FRAMECLASS_2_7_RSTV_APITYPE                                                        0x00000007

	/**
	@defgroup       FRAMECLASS_2_7__APITYPE_SELECT APITYPE_SELECT
	@ingroup        FRAMECLASS_2_7
	@param Address  0x00010218
	@param Mask     0x00800000
	@param Shift    23
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_7__MSK_APITYPE_SELECT                                                 0x00800000
#define PNIP_REG_FRAMECLASS_2_7_SHFT_APITYPE_SELECT                                                 23
#define PNIP_REG_FRAMECLASS_2_7_RSTV_APITYPE_SELECT                                                 0x00000000

	/**
	@defgroup       FRAMECLASS_2_7__RESOURCETYPE RESOURCETYPE
	@ingroup        FRAMECLASS_2_7
	@param Address  0x00010218
	@param Mask     0x0F000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x00000007
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_7__MSK_RESOURCETYPE                                                   0x0F000000
#define PNIP_REG_FRAMECLASS_2_7_SHFT_RESOURCETYPE                                                   24
#define PNIP_REG_FRAMECLASS_2_7_RSTV_RESOURCETYPE                                                   0x00000007

	/**
	@defgroup       FRAMECLASS_2_7__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
	@ingroup        FRAMECLASS_2_7
	@param Address  0x00010218
	@param Mask     0x10000000
	@param Shift    28
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FRAMECLASS_2_7__MSK_RESOURCETYPE_VLAN                                           0x10000000
#define PNIP_R3_REG_FRAMECLASS_2_7_SHFT_RESOURCETYPE_VLAN                                           28
#define PNIP_R3_REG_FRAMECLASS_2_7_RSTV_RESOURCETYPE_VLAN                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_7__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
	@ingroup        FRAMECLASS_2_7
	@param Address  0x00010218
	@param Mask     0x20000000
	@param Shift    29
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_7__MSK_RESOURCETYPE_SELECT                                            0x20000000
#define PNIP_REG_FRAMECLASS_2_7_SHFT_RESOURCETYPE_SELECT                                            29
#define PNIP_REG_FRAMECLASS_2_7_RSTV_RESOURCETYPE_SELECT                                            0x00000000

	/**
	@defgroup       FRAMECLASS_2_7__PM PM
	@ingroup        FRAMECLASS_2_7
	@param Address  0x00010218
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_7__MSK_PM                                                             0x40000000
#define PNIP_REG_FRAMECLASS_2_7_SHFT_PM                                                             30
#define PNIP_REG_FRAMECLASS_2_7_RSTV_PM                                                             0x00000000

	/**
	@defgroup       FRAMECLASS_2_7__PM_SELECT PM_SELECT
	@ingroup        FRAMECLASS_2_7
	@param Address  0x00010218
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_7__MSK_PM_SELECT                                                      0x80000000
#define PNIP_REG_FRAMECLASS_2_7_SHFT_PM_SELECT                                                      31
#define PNIP_REG_FRAMECLASS_2_7_RSTV_PM_SELECT                                                      0x00000000


	/**
	@defgroup       FRAMECLASS_2_8 FRAMECLASS_2_8
	@ingroup        Register
	@param Address  0x0001021C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_2_8                                                                     0x0001021C
#define PNIP_REG_FRAMECLASS_2_8                                                                     0x00000264
#define PNIP_REG_FRAMECLASS_2_8_RST__VAL                                                            0xA0A32444

	/**
	@defgroup       FRAMECLASS_2_8__FRAMEHANDLING FRAMEHANDLING
	@ingroup        FRAMECLASS_2_8
	@param Address  0x0001021C
	@param Mask     0x00000003
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_8__MSK_FRAMEHANDLING                                                  0x00000003
#define PNIP_REG_FRAMECLASS_2_8_SHFT_FRAMEHANDLING                                                  0
#define PNIP_REG_FRAMECLASS_2_8_RSTV_FRAMEHANDLING                                                  0x00000000

	/**
	@defgroup       FRAMECLASS_2_8__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
	@ingroup        FRAMECLASS_2_8
	@param Address  0x0001021C
	@param Mask     0x00000004
	@param Shift    2
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_8__MSK_FRAMEHANDLING_SELECT                                           0x00000004
#define PNIP_REG_FRAMECLASS_2_8_SHFT_FRAMEHANDLING_SELECT                                           2
#define PNIP_REG_FRAMECLASS_2_8_RSTV_FRAMEHANDLING_SELECT                                           0x00000001

	/**
	@defgroup       FRAMECLASS_2_8__USETYPE USETYPE
	@ingroup        FRAMECLASS_2_8
	@param Address  0x0001021C
	@param Mask     0x00000038
	@param Shift    3
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_8__MSK_USETYPE                                                        0x00000038
#define PNIP_REG_FRAMECLASS_2_8_SHFT_USETYPE                                                        3
#define PNIP_REG_FRAMECLASS_2_8_RSTV_USETYPE                                                        0x00000000

	/**
	@defgroup       FRAMECLASS_2_8__USETYPE_SELECT USETYPE_SELECT
	@ingroup        FRAMECLASS_2_8
	@param Address  0x0001021C
	@param Mask     0x00000040
	@param Shift    6
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_8__MSK_USETYPE_SELECT                                                 0x00000040
#define PNIP_REG_FRAMECLASS_2_8_SHFT_USETYPE_SELECT                                                 6
#define PNIP_REG_FRAMECLASS_2_8_RSTV_USETYPE_SELECT                                                 0x00000001

	/**
	@defgroup       FRAMECLASS_2_8__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
	@ingroup        FRAMECLASS_2_8
	@param Address  0x0001021C
	@param Mask     0x00000380
	@param Shift    7
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_8__MSK_DEFAULTTRAFFIC_CLASS                                           0x00000380
#define PNIP_REG_FRAMECLASS_2_8_SHFT_DEFAULTTRAFFIC_CLASS                                           7
#define PNIP_REG_FRAMECLASS_2_8_RSTV_DEFAULTTRAFFIC_CLASS                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_8__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
	@ingroup        FRAMECLASS_2_8
	@param Address  0x0001021C
	@param Mask     0x00000400
	@param Shift    10
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_8__MSK_DEFAULTTRAFFIC_SELECT                                          0x00000400
#define PNIP_REG_FRAMECLASS_2_8_SHFT_DEFAULTTRAFFIC_SELECT                                          10
#define PNIP_REG_FRAMECLASS_2_8_RSTV_DEFAULTTRAFFIC_SELECT                                          0x00000001

	/**
	@defgroup       FRAMECLASS_2_8__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
	@ingroup        FRAMECLASS_2_8
	@param Address  0x0001021C
	@param Mask     0x00000800
	@param Shift    11
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_8__MSK_FRAMETRAFFIC_SELECT                                            0x00000800
#define PNIP_REG_FRAMECLASS_2_8_SHFT_FRAMETRAFFIC_SELECT                                            11
#define PNIP_REG_FRAMECLASS_2_8_RSTV_FRAMETRAFFIC_SELECT                                            0x00000000

	/**
	@defgroup       FRAMECLASS_2_8__REDUNDANCY REDUNDANCY
	@ingroup        FRAMECLASS_2_8
	@param Address  0x0001021C
	@param Mask     0x00001000
	@param Shift    12
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_8__MSK_REDUNDANCY                                                     0x00001000
#define PNIP_REG_FRAMECLASS_2_8_SHFT_REDUNDANCY                                                     12
#define PNIP_REG_FRAMECLASS_2_8_RSTV_REDUNDANCY                                                     0x00000000

	/**
	@defgroup       FRAMECLASS_2_8__FRAGMENTATION FRAGMENTATION
	@ingroup        FRAMECLASS_2_8
	@param Address  0x0001021C
	@param Mask     0x00002000
	@param Shift    13
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_8__MSK_FRAGMENTATION                                                  0x00002000
#define PNIP_REG_FRAMECLASS_2_8_SHFT_FRAGMENTATION                                                  13
#define PNIP_REG_FRAMECLASS_2_8_RSTV_FRAGMENTATION                                                  0x00000001

	/**
	@defgroup       FRAMECLASS_2_8__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
	@ingroup        FRAMECLASS_2_8
	@param Address  0x0001021C
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == 1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R1_REG_FRAMECLASS_2_8__MSK_BRIDGEDELAY_ENABLE                                          0x00004000
#define PNIP_R1_REG_FRAMECLASS_2_8_SHFT_BRIDGEDELAY_ENABLE                                          14
#define PNIP_R1_REG_FRAMECLASS_2_8_RSTV_BRIDGEDELAY_ENABLE                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_8__USETYPE_EXTENSION USETYPE_EXTENSION
	@ingroup        FRAMECLASS_2_8
	@param Address  0x0001021C
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FRAMECLASS_2_8__MSK_USETYPE_EXTENSION                                           0x00004000
#define PNIP_R3_REG_FRAMECLASS_2_8_SHFT_USETYPE_EXTENSION                                           14
#define PNIP_R3_REG_FRAMECLASS_2_8_RSTV_USETYPE_EXTENSION                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_8__LEARNING_DISABLE LEARNING_DISABLE
	@ingroup        FRAMECLASS_2_8
	@param Address  0x0001021C
	@param Mask     0x00008000
	@param Shift    15
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_8__MSK_LEARNING_DISABLE                                               0x00008000
#define PNIP_REG_FRAMECLASS_2_8_SHFT_LEARNING_DISABLE                                               15
#define PNIP_REG_FRAMECLASS_2_8_RSTV_LEARNING_DISABLE                                               0x00000000

	/**
	@defgroup       FRAMECLASS_2_8__BITTYPE_SELECT BITTYPE_SELECT
	@ingroup        FRAMECLASS_2_8
	@param Address  0x0001021C
	@param Mask     0x00030000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000003
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_8__MSK_BITTYPE_SELECT                                                 0x00030000
#define PNIP_REG_FRAMECLASS_2_8_SHFT_BITTYPE_SELECT                                                 16
#define PNIP_REG_FRAMECLASS_2_8_RSTV_BITTYPE_SELECT                                                 0x00000003

	/**
	@defgroup       FRAMECLASS_2_8__APITYPE APITYPE
	@ingroup        FRAMECLASS_2_8
	@param Address  0x0001021C
	@param Mask     0x003C0000
	@param Shift    18
	@param Access   r,w
	@param Reset    0x00000008
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_8__MSK_APITYPE                                                        0x003C0000
#define PNIP_REG_FRAMECLASS_2_8_SHFT_APITYPE                                                        18
#define PNIP_REG_FRAMECLASS_2_8_RSTV_APITYPE                                                        0x00000008

	/**
	@defgroup       FRAMECLASS_2_8__APITYPE_SELECT APITYPE_SELECT
	@ingroup        FRAMECLASS_2_8
	@param Address  0x0001021C
	@param Mask     0x00800000
	@param Shift    23
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_8__MSK_APITYPE_SELECT                                                 0x00800000
#define PNIP_REG_FRAMECLASS_2_8_SHFT_APITYPE_SELECT                                                 23
#define PNIP_REG_FRAMECLASS_2_8_RSTV_APITYPE_SELECT                                                 0x00000001

	/**
	@defgroup       FRAMECLASS_2_8__RESOURCETYPE RESOURCETYPE
	@ingroup        FRAMECLASS_2_8
	@param Address  0x0001021C
	@param Mask     0x0F000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_8__MSK_RESOURCETYPE                                                   0x0F000000
#define PNIP_REG_FRAMECLASS_2_8_SHFT_RESOURCETYPE                                                   24
#define PNIP_REG_FRAMECLASS_2_8_RSTV_RESOURCETYPE                                                   0x00000000

	/**
	@defgroup       FRAMECLASS_2_8__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
	@ingroup        FRAMECLASS_2_8
	@param Address  0x0001021C
	@param Mask     0x10000000
	@param Shift    28
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FRAMECLASS_2_8__MSK_RESOURCETYPE_VLAN                                           0x10000000
#define PNIP_R3_REG_FRAMECLASS_2_8_SHFT_RESOURCETYPE_VLAN                                           28
#define PNIP_R3_REG_FRAMECLASS_2_8_RSTV_RESOURCETYPE_VLAN                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_8__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
	@ingroup        FRAMECLASS_2_8
	@param Address  0x0001021C
	@param Mask     0x20000000
	@param Shift    29
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_8__MSK_RESOURCETYPE_SELECT                                            0x20000000
#define PNIP_REG_FRAMECLASS_2_8_SHFT_RESOURCETYPE_SELECT                                            29
#define PNIP_REG_FRAMECLASS_2_8_RSTV_RESOURCETYPE_SELECT                                            0x00000001

	/**
	@defgroup       FRAMECLASS_2_8__PM PM
	@ingroup        FRAMECLASS_2_8
	@param Address  0x0001021C
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_8__MSK_PM                                                             0x40000000
#define PNIP_REG_FRAMECLASS_2_8_SHFT_PM                                                             30
#define PNIP_REG_FRAMECLASS_2_8_RSTV_PM                                                             0x00000000

	/**
	@defgroup       FRAMECLASS_2_8__PM_SELECT PM_SELECT
	@ingroup        FRAMECLASS_2_8
	@param Address  0x0001021C
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_8__MSK_PM_SELECT                                                      0x80000000
#define PNIP_REG_FRAMECLASS_2_8_SHFT_PM_SELECT                                                      31
#define PNIP_REG_FRAMECLASS_2_8_RSTV_PM_SELECT                                                      0x00000001


	/**
	@defgroup       FRAMECLASS_2_9 FRAMECLASS_2_9
	@ingroup        Register
	@param Address  0x00010220
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_2_9                                                                     0x00010220
#define PNIP_REG_FRAMECLASS_2_9                                                                     0x00000268
#define PNIP_REG_FRAMECLASS_2_9_RST__VAL                                                            0x030D0018

	/**
	@defgroup       FRAMECLASS_2_9__FRAMEHANDLING FRAMEHANDLING
	@ingroup        FRAMECLASS_2_9
	@param Address  0x00010220
	@param Mask     0x00000003
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_9__MSK_FRAMEHANDLING                                                  0x00000003
#define PNIP_REG_FRAMECLASS_2_9_SHFT_FRAMEHANDLING                                                  0
#define PNIP_REG_FRAMECLASS_2_9_RSTV_FRAMEHANDLING                                                  0x00000000

	/**
	@defgroup       FRAMECLASS_2_9__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
	@ingroup        FRAMECLASS_2_9
	@param Address  0x00010220
	@param Mask     0x00000004
	@param Shift    2
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_9__MSK_FRAMEHANDLING_SELECT                                           0x00000004
#define PNIP_REG_FRAMECLASS_2_9_SHFT_FRAMEHANDLING_SELECT                                           2
#define PNIP_REG_FRAMECLASS_2_9_RSTV_FRAMEHANDLING_SELECT                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_9__USETYPE USETYPE
	@ingroup        FRAMECLASS_2_9
	@param Address  0x00010220
	@param Mask     0x00000038
	@param Shift    3
	@param Access   r,w
	@param Reset    0x00000003
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_9__MSK_USETYPE                                                        0x00000038
#define PNIP_REG_FRAMECLASS_2_9_SHFT_USETYPE                                                        3
#define PNIP_REG_FRAMECLASS_2_9_RSTV_USETYPE                                                        0x00000003

	/**
	@defgroup       FRAMECLASS_2_9__USETYPE_SELECT USETYPE_SELECT
	@ingroup        FRAMECLASS_2_9
	@param Address  0x00010220
	@param Mask     0x00000040
	@param Shift    6
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_9__MSK_USETYPE_SELECT                                                 0x00000040
#define PNIP_REG_FRAMECLASS_2_9_SHFT_USETYPE_SELECT                                                 6
#define PNIP_REG_FRAMECLASS_2_9_RSTV_USETYPE_SELECT                                                 0x00000000

	/**
	@defgroup       FRAMECLASS_2_9__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
	@ingroup        FRAMECLASS_2_9
	@param Address  0x00010220
	@param Mask     0x00000380
	@param Shift    7
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_9__MSK_DEFAULTTRAFFIC_CLASS                                           0x00000380
#define PNIP_REG_FRAMECLASS_2_9_SHFT_DEFAULTTRAFFIC_CLASS                                           7
#define PNIP_REG_FRAMECLASS_2_9_RSTV_DEFAULTTRAFFIC_CLASS                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_9__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
	@ingroup        FRAMECLASS_2_9
	@param Address  0x00010220
	@param Mask     0x00000400
	@param Shift    10
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_9__MSK_DEFAULTTRAFFIC_SELECT                                          0x00000400
#define PNIP_REG_FRAMECLASS_2_9_SHFT_DEFAULTTRAFFIC_SELECT                                          10
#define PNIP_REG_FRAMECLASS_2_9_RSTV_DEFAULTTRAFFIC_SELECT                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_9__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
	@ingroup        FRAMECLASS_2_9
	@param Address  0x00010220
	@param Mask     0x00000800
	@param Shift    11
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_9__MSK_FRAMETRAFFIC_SELECT                                            0x00000800
#define PNIP_REG_FRAMECLASS_2_9_SHFT_FRAMETRAFFIC_SELECT                                            11
#define PNIP_REG_FRAMECLASS_2_9_RSTV_FRAMETRAFFIC_SELECT                                            0x00000000

	/**
	@defgroup       FRAMECLASS_2_9__REDUNDANCY REDUNDANCY
	@ingroup        FRAMECLASS_2_9
	@param Address  0x00010220
	@param Mask     0x00001000
	@param Shift    12
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_9__MSK_REDUNDANCY                                                     0x00001000
#define PNIP_REG_FRAMECLASS_2_9_SHFT_REDUNDANCY                                                     12
#define PNIP_REG_FRAMECLASS_2_9_RSTV_REDUNDANCY                                                     0x00000000

	/**
	@defgroup       FRAMECLASS_2_9__FRAGMENTATION FRAGMENTATION
	@ingroup        FRAMECLASS_2_9
	@param Address  0x00010220
	@param Mask     0x00002000
	@param Shift    13
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_9__MSK_FRAGMENTATION                                                  0x00002000
#define PNIP_REG_FRAMECLASS_2_9_SHFT_FRAGMENTATION                                                  13
#define PNIP_REG_FRAMECLASS_2_9_RSTV_FRAGMENTATION                                                  0x00000000

	/**
	@defgroup       FRAMECLASS_2_9__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
	@ingroup        FRAMECLASS_2_9
	@param Address  0x00010220
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == 1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R1_REG_FRAMECLASS_2_9__MSK_BRIDGEDELAY_ENABLE                                          0x00004000
#define PNIP_R1_REG_FRAMECLASS_2_9_SHFT_BRIDGEDELAY_ENABLE                                          14
#define PNIP_R1_REG_FRAMECLASS_2_9_RSTV_BRIDGEDELAY_ENABLE                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_9__USETYPE_EXTENSION USETYPE_EXTENSION
	@ingroup        FRAMECLASS_2_9
	@param Address  0x00010220
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FRAMECLASS_2_9__MSK_USETYPE_EXTENSION                                           0x00004000
#define PNIP_R3_REG_FRAMECLASS_2_9_SHFT_USETYPE_EXTENSION                                           14
#define PNIP_R3_REG_FRAMECLASS_2_9_RSTV_USETYPE_EXTENSION                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_9__LEARNING_DISABLE LEARNING_DISABLE
	@ingroup        FRAMECLASS_2_9
	@param Address  0x00010220
	@param Mask     0x00008000
	@param Shift    15
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_9__MSK_LEARNING_DISABLE                                               0x00008000
#define PNIP_REG_FRAMECLASS_2_9_SHFT_LEARNING_DISABLE                                               15
#define PNIP_REG_FRAMECLASS_2_9_RSTV_LEARNING_DISABLE                                               0x00000000

	/**
	@defgroup       FRAMECLASS_2_9__BITTYPE_SELECT BITTYPE_SELECT
	@ingroup        FRAMECLASS_2_9
	@param Address  0x00010220
	@param Mask     0x00030000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_9__MSK_BITTYPE_SELECT                                                 0x00030000
#define PNIP_REG_FRAMECLASS_2_9_SHFT_BITTYPE_SELECT                                                 16
#define PNIP_REG_FRAMECLASS_2_9_RSTV_BITTYPE_SELECT                                                 0x00000001

	/**
	@defgroup       FRAMECLASS_2_9__APITYPE APITYPE
	@ingroup        FRAMECLASS_2_9
	@param Address  0x00010220
	@param Mask     0x003C0000
	@param Shift    18
	@param Access   r,w
	@param Reset    0x00000003
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_9__MSK_APITYPE                                                        0x003C0000
#define PNIP_REG_FRAMECLASS_2_9_SHFT_APITYPE                                                        18
#define PNIP_REG_FRAMECLASS_2_9_RSTV_APITYPE                                                        0x00000003

	/**
	@defgroup       FRAMECLASS_2_9__APITYPE_SELECT APITYPE_SELECT
	@ingroup        FRAMECLASS_2_9
	@param Address  0x00010220
	@param Mask     0x00800000
	@param Shift    23
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_9__MSK_APITYPE_SELECT                                                 0x00800000
#define PNIP_REG_FRAMECLASS_2_9_SHFT_APITYPE_SELECT                                                 23
#define PNIP_REG_FRAMECLASS_2_9_RSTV_APITYPE_SELECT                                                 0x00000000

	/**
	@defgroup       FRAMECLASS_2_9__RESOURCETYPE RESOURCETYPE
	@ingroup        FRAMECLASS_2_9
	@param Address  0x00010220
	@param Mask     0x0F000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x00000003
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_9__MSK_RESOURCETYPE                                                   0x0F000000
#define PNIP_REG_FRAMECLASS_2_9_SHFT_RESOURCETYPE                                                   24
#define PNIP_REG_FRAMECLASS_2_9_RSTV_RESOURCETYPE                                                   0x00000003

	/**
	@defgroup       FRAMECLASS_2_9__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
	@ingroup        FRAMECLASS_2_9
	@param Address  0x00010220
	@param Mask     0x10000000
	@param Shift    28
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FRAMECLASS_2_9__MSK_RESOURCETYPE_VLAN                                           0x10000000
#define PNIP_R3_REG_FRAMECLASS_2_9_SHFT_RESOURCETYPE_VLAN                                           28
#define PNIP_R3_REG_FRAMECLASS_2_9_RSTV_RESOURCETYPE_VLAN                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_9__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
	@ingroup        FRAMECLASS_2_9
	@param Address  0x00010220
	@param Mask     0x20000000
	@param Shift    29
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_9__MSK_RESOURCETYPE_SELECT                                            0x20000000
#define PNIP_REG_FRAMECLASS_2_9_SHFT_RESOURCETYPE_SELECT                                            29
#define PNIP_REG_FRAMECLASS_2_9_RSTV_RESOURCETYPE_SELECT                                            0x00000000

	/**
	@defgroup       FRAMECLASS_2_9__PM PM
	@ingroup        FRAMECLASS_2_9
	@param Address  0x00010220
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_9__MSK_PM                                                             0x40000000
#define PNIP_REG_FRAMECLASS_2_9_SHFT_PM                                                             30
#define PNIP_REG_FRAMECLASS_2_9_RSTV_PM                                                             0x00000000

	/**
	@defgroup       FRAMECLASS_2_9__PM_SELECT PM_SELECT
	@ingroup        FRAMECLASS_2_9
	@param Address  0x00010220
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_9__MSK_PM_SELECT                                                      0x80000000
#define PNIP_REG_FRAMECLASS_2_9_SHFT_PM_SELECT                                                      31
#define PNIP_REG_FRAMECLASS_2_9_RSTV_PM_SELECT                                                      0x00000000


	/**
	@defgroup       FRAMECLASS_2_10 FRAMECLASS_2_10
	@ingroup        Register
	@param Address  0x00010224
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_2_10                                                                    0x00010224
#define PNIP_REG_FRAMECLASS_2_10                                                                    0x0000026C
#define PNIP_REG_FRAMECLASS_2_10_RST__VAL                                                           0xA0810400

	/**
	@defgroup       FRAMECLASS_2_10__FRAMEHANDLING FRAMEHANDLING
	@ingroup        FRAMECLASS_2_10
	@param Address  0x00010224
	@param Mask     0x00000003
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_10__MSK_FRAMEHANDLING                                                 0x00000003
#define PNIP_REG_FRAMECLASS_2_10_SHFT_FRAMEHANDLING                                                 0
#define PNIP_REG_FRAMECLASS_2_10_RSTV_FRAMEHANDLING                                                 0x00000000

	/**
	@defgroup       FRAMECLASS_2_10__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
	@ingroup        FRAMECLASS_2_10
	@param Address  0x00010224
	@param Mask     0x00000004
	@param Shift    2
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_10__MSK_FRAMEHANDLING_SELECT                                          0x00000004
#define PNIP_REG_FRAMECLASS_2_10_SHFT_FRAMEHANDLING_SELECT                                          2
#define PNIP_REG_FRAMECLASS_2_10_RSTV_FRAMEHANDLING_SELECT                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_10__USETYPE USETYPE
	@ingroup        FRAMECLASS_2_10
	@param Address  0x00010224
	@param Mask     0x00000038
	@param Shift    3
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_10__MSK_USETYPE                                                       0x00000038
#define PNIP_REG_FRAMECLASS_2_10_SHFT_USETYPE                                                       3
#define PNIP_REG_FRAMECLASS_2_10_RSTV_USETYPE                                                       0x00000000

	/**
	@defgroup       FRAMECLASS_2_10__USETYPE_SELECT USETYPE_SELECT
	@ingroup        FRAMECLASS_2_10
	@param Address  0x00010224
	@param Mask     0x00000040
	@param Shift    6
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_10__MSK_USETYPE_SELECT                                                0x00000040
#define PNIP_REG_FRAMECLASS_2_10_SHFT_USETYPE_SELECT                                                6
#define PNIP_REG_FRAMECLASS_2_10_RSTV_USETYPE_SELECT                                                0x00000000

	/**
	@defgroup       FRAMECLASS_2_10__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
	@ingroup        FRAMECLASS_2_10
	@param Address  0x00010224
	@param Mask     0x00000380
	@param Shift    7
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_10__MSK_DEFAULTTRAFFIC_CLASS                                          0x00000380
#define PNIP_REG_FRAMECLASS_2_10_SHFT_DEFAULTTRAFFIC_CLASS                                          7
#define PNIP_REG_FRAMECLASS_2_10_RSTV_DEFAULTTRAFFIC_CLASS                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_10__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
	@ingroup        FRAMECLASS_2_10
	@param Address  0x00010224
	@param Mask     0x00000400
	@param Shift    10
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_10__MSK_DEFAULTTRAFFIC_SELECT                                         0x00000400
#define PNIP_REG_FRAMECLASS_2_10_SHFT_DEFAULTTRAFFIC_SELECT                                         10
#define PNIP_REG_FRAMECLASS_2_10_RSTV_DEFAULTTRAFFIC_SELECT                                         0x00000001

	/**
	@defgroup       FRAMECLASS_2_10__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
	@ingroup        FRAMECLASS_2_10
	@param Address  0x00010224
	@param Mask     0x00000800
	@param Shift    11
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_10__MSK_FRAMETRAFFIC_SELECT                                           0x00000800
#define PNIP_REG_FRAMECLASS_2_10_SHFT_FRAMETRAFFIC_SELECT                                           11
#define PNIP_REG_FRAMECLASS_2_10_RSTV_FRAMETRAFFIC_SELECT                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_10__REDUNDANCY REDUNDANCY
	@ingroup        FRAMECLASS_2_10
	@param Address  0x00010224
	@param Mask     0x00001000
	@param Shift    12
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_10__MSK_REDUNDANCY                                                    0x00001000
#define PNIP_REG_FRAMECLASS_2_10_SHFT_REDUNDANCY                                                    12
#define PNIP_REG_FRAMECLASS_2_10_RSTV_REDUNDANCY                                                    0x00000000

	/**
	@defgroup       FRAMECLASS_2_10__FRAGMENTATION FRAGMENTATION
	@ingroup        FRAMECLASS_2_10
	@param Address  0x00010224
	@param Mask     0x00002000
	@param Shift    13
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_10__MSK_FRAGMENTATION                                                 0x00002000
#define PNIP_REG_FRAMECLASS_2_10_SHFT_FRAGMENTATION                                                 13
#define PNIP_REG_FRAMECLASS_2_10_RSTV_FRAGMENTATION                                                 0x00000000

	/**
	@defgroup       FRAMECLASS_2_10__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
	@ingroup        FRAMECLASS_2_10
	@param Address  0x00010224
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == 1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R1_REG_FRAMECLASS_2_10__MSK_BRIDGEDELAY_ENABLE                                         0x00004000
#define PNIP_R1_REG_FRAMECLASS_2_10_SHFT_BRIDGEDELAY_ENABLE                                         14
#define PNIP_R1_REG_FRAMECLASS_2_10_RSTV_BRIDGEDELAY_ENABLE                                         0x00000000

	/**
	@defgroup       FRAMECLASS_2_10__USETYPE_EXTENSION USETYPE_EXTENSION
	@ingroup        FRAMECLASS_2_10
	@param Address  0x00010224
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FRAMECLASS_2_10__MSK_USETYPE_EXTENSION                                          0x00004000
#define PNIP_R3_REG_FRAMECLASS_2_10_SHFT_USETYPE_EXTENSION                                          14
#define PNIP_R3_REG_FRAMECLASS_2_10_RSTV_USETYPE_EXTENSION                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_10__LEARNING_DISABLE LEARNING_DISABLE
	@ingroup        FRAMECLASS_2_10
	@param Address  0x00010224
	@param Mask     0x00008000
	@param Shift    15
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_10__MSK_LEARNING_DISABLE                                              0x00008000
#define PNIP_REG_FRAMECLASS_2_10_SHFT_LEARNING_DISABLE                                              15
#define PNIP_REG_FRAMECLASS_2_10_RSTV_LEARNING_DISABLE                                              0x00000000

	/**
	@defgroup       FRAMECLASS_2_10__BITTYPE_SELECT BITTYPE_SELECT
	@ingroup        FRAMECLASS_2_10
	@param Address  0x00010224
	@param Mask     0x00030000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_10__MSK_BITTYPE_SELECT                                                0x00030000
#define PNIP_REG_FRAMECLASS_2_10_SHFT_BITTYPE_SELECT                                                16
#define PNIP_REG_FRAMECLASS_2_10_RSTV_BITTYPE_SELECT                                                0x00000001

	/**
	@defgroup       FRAMECLASS_2_10__APITYPE APITYPE
	@ingroup        FRAMECLASS_2_10
	@param Address  0x00010224
	@param Mask     0x003C0000
	@param Shift    18
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_10__MSK_APITYPE                                                       0x003C0000
#define PNIP_REG_FRAMECLASS_2_10_SHFT_APITYPE                                                       18
#define PNIP_REG_FRAMECLASS_2_10_RSTV_APITYPE                                                       0x00000000

	/**
	@defgroup       FRAMECLASS_2_10__APITYPE_SELECT APITYPE_SELECT
	@ingroup        FRAMECLASS_2_10
	@param Address  0x00010224
	@param Mask     0x00800000
	@param Shift    23
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_10__MSK_APITYPE_SELECT                                                0x00800000
#define PNIP_REG_FRAMECLASS_2_10_SHFT_APITYPE_SELECT                                                23
#define PNIP_REG_FRAMECLASS_2_10_RSTV_APITYPE_SELECT                                                0x00000001

	/**
	@defgroup       FRAMECLASS_2_10__RESOURCETYPE RESOURCETYPE
	@ingroup        FRAMECLASS_2_10
	@param Address  0x00010224
	@param Mask     0x0F000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_10__MSK_RESOURCETYPE                                                  0x0F000000
#define PNIP_REG_FRAMECLASS_2_10_SHFT_RESOURCETYPE                                                  24
#define PNIP_REG_FRAMECLASS_2_10_RSTV_RESOURCETYPE                                                  0x00000000

	/**
	@defgroup       FRAMECLASS_2_10__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
	@ingroup        FRAMECLASS_2_10
	@param Address  0x00010224
	@param Mask     0x10000000
	@param Shift    28
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FRAMECLASS_2_10__MSK_RESOURCETYPE_VLAN                                          0x10000000
#define PNIP_R3_REG_FRAMECLASS_2_10_SHFT_RESOURCETYPE_VLAN                                          28
#define PNIP_R3_REG_FRAMECLASS_2_10_RSTV_RESOURCETYPE_VLAN                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_10__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
	@ingroup        FRAMECLASS_2_10
	@param Address  0x00010224
	@param Mask     0x20000000
	@param Shift    29
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_10__MSK_RESOURCETYPE_SELECT                                           0x20000000
#define PNIP_REG_FRAMECLASS_2_10_SHFT_RESOURCETYPE_SELECT                                           29
#define PNIP_REG_FRAMECLASS_2_10_RSTV_RESOURCETYPE_SELECT                                           0x00000001

	/**
	@defgroup       FRAMECLASS_2_10__PM PM
	@ingroup        FRAMECLASS_2_10
	@param Address  0x00010224
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_10__MSK_PM                                                            0x40000000
#define PNIP_REG_FRAMECLASS_2_10_SHFT_PM                                                            30
#define PNIP_REG_FRAMECLASS_2_10_RSTV_PM                                                            0x00000000

	/**
	@defgroup       FRAMECLASS_2_10__PM_SELECT PM_SELECT
	@ingroup        FRAMECLASS_2_10
	@param Address  0x00010224
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_10__MSK_PM_SELECT                                                     0x80000000
#define PNIP_REG_FRAMECLASS_2_10_SHFT_PM_SELECT                                                     31
#define PNIP_REG_FRAMECLASS_2_10_RSTV_PM_SELECT                                                     0x00000001


	/**
	@defgroup       FRAMECLASS_2_11 FRAMECLASS_2_11
	@ingroup        Register
	@param Address  0x00010228
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_2_11                                                                    0x00010228
#define PNIP_REG_FRAMECLASS_2_11                                                                    0x00000270
#define PNIP_REG_FRAMECLASS_2_11_RST__VAL                                                           0x02290030

	/**
	@defgroup       FRAMECLASS_2_11__FRAMEHANDLING FRAMEHANDLING
	@ingroup        FRAMECLASS_2_11
	@param Address  0x00010228
	@param Mask     0x00000003
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_11__MSK_FRAMEHANDLING                                                 0x00000003
#define PNIP_REG_FRAMECLASS_2_11_SHFT_FRAMEHANDLING                                                 0
#define PNIP_REG_FRAMECLASS_2_11_RSTV_FRAMEHANDLING                                                 0x00000000

	/**
	@defgroup       FRAMECLASS_2_11__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
	@ingroup        FRAMECLASS_2_11
	@param Address  0x00010228
	@param Mask     0x00000004
	@param Shift    2
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_11__MSK_FRAMEHANDLING_SELECT                                          0x00000004
#define PNIP_REG_FRAMECLASS_2_11_SHFT_FRAMEHANDLING_SELECT                                          2
#define PNIP_REG_FRAMECLASS_2_11_RSTV_FRAMEHANDLING_SELECT                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_11__USETYPE USETYPE
	@ingroup        FRAMECLASS_2_11
	@param Address  0x00010228
	@param Mask     0x00000038
	@param Shift    3
	@param Access   r,w
	@param Reset    0x00000006
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_11__MSK_USETYPE                                                       0x00000038
#define PNIP_REG_FRAMECLASS_2_11_SHFT_USETYPE                                                       3
#define PNIP_REG_FRAMECLASS_2_11_RSTV_USETYPE                                                       0x00000006

	/**
	@defgroup       FRAMECLASS_2_11__USETYPE_SELECT USETYPE_SELECT
	@ingroup        FRAMECLASS_2_11
	@param Address  0x00010228
	@param Mask     0x00000040
	@param Shift    6
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_11__MSK_USETYPE_SELECT                                                0x00000040
#define PNIP_REG_FRAMECLASS_2_11_SHFT_USETYPE_SELECT                                                6
#define PNIP_REG_FRAMECLASS_2_11_RSTV_USETYPE_SELECT                                                0x00000000

	/**
	@defgroup       FRAMECLASS_2_11__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
	@ingroup        FRAMECLASS_2_11
	@param Address  0x00010228
	@param Mask     0x00000380
	@param Shift    7
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_11__MSK_DEFAULTTRAFFIC_CLASS                                          0x00000380
#define PNIP_REG_FRAMECLASS_2_11_SHFT_DEFAULTTRAFFIC_CLASS                                          7
#define PNIP_REG_FRAMECLASS_2_11_RSTV_DEFAULTTRAFFIC_CLASS                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_11__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
	@ingroup        FRAMECLASS_2_11
	@param Address  0x00010228
	@param Mask     0x00000400
	@param Shift    10
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_11__MSK_DEFAULTTRAFFIC_SELECT                                         0x00000400
#define PNIP_REG_FRAMECLASS_2_11_SHFT_DEFAULTTRAFFIC_SELECT                                         10
#define PNIP_REG_FRAMECLASS_2_11_RSTV_DEFAULTTRAFFIC_SELECT                                         0x00000000

	/**
	@defgroup       FRAMECLASS_2_11__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
	@ingroup        FRAMECLASS_2_11
	@param Address  0x00010228
	@param Mask     0x00000800
	@param Shift    11
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_11__MSK_FRAMETRAFFIC_SELECT                                           0x00000800
#define PNIP_REG_FRAMECLASS_2_11_SHFT_FRAMETRAFFIC_SELECT                                           11
#define PNIP_REG_FRAMECLASS_2_11_RSTV_FRAMETRAFFIC_SELECT                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_11__REDUNDANCY REDUNDANCY
	@ingroup        FRAMECLASS_2_11
	@param Address  0x00010228
	@param Mask     0x00001000
	@param Shift    12
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_11__MSK_REDUNDANCY                                                    0x00001000
#define PNIP_REG_FRAMECLASS_2_11_SHFT_REDUNDANCY                                                    12
#define PNIP_REG_FRAMECLASS_2_11_RSTV_REDUNDANCY                                                    0x00000000

	/**
	@defgroup       FRAMECLASS_2_11__FRAGMENTATION FRAGMENTATION
	@ingroup        FRAMECLASS_2_11
	@param Address  0x00010228
	@param Mask     0x00002000
	@param Shift    13
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_11__MSK_FRAGMENTATION                                                 0x00002000
#define PNIP_REG_FRAMECLASS_2_11_SHFT_FRAGMENTATION                                                 13
#define PNIP_REG_FRAMECLASS_2_11_RSTV_FRAGMENTATION                                                 0x00000000

	/**
	@defgroup       FRAMECLASS_2_11__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
	@ingroup        FRAMECLASS_2_11
	@param Address  0x00010228
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == 1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R1_REG_FRAMECLASS_2_11__MSK_BRIDGEDELAY_ENABLE                                         0x00004000
#define PNIP_R1_REG_FRAMECLASS_2_11_SHFT_BRIDGEDELAY_ENABLE                                         14
#define PNIP_R1_REG_FRAMECLASS_2_11_RSTV_BRIDGEDELAY_ENABLE                                         0x00000000

	/**
	@defgroup       FRAMECLASS_2_11__USETYPE_EXTENSION USETYPE_EXTENSION
	@ingroup        FRAMECLASS_2_11
	@param Address  0x00010228
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FRAMECLASS_2_11__MSK_USETYPE_EXTENSION                                          0x00004000
#define PNIP_R3_REG_FRAMECLASS_2_11_SHFT_USETYPE_EXTENSION                                          14
#define PNIP_R3_REG_FRAMECLASS_2_11_RSTV_USETYPE_EXTENSION                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_11__LEARNING_DISABLE LEARNING_DISABLE
	@ingroup        FRAMECLASS_2_11
	@param Address  0x00010228
	@param Mask     0x00008000
	@param Shift    15
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_11__MSK_LEARNING_DISABLE                                              0x00008000
#define PNIP_REG_FRAMECLASS_2_11_SHFT_LEARNING_DISABLE                                              15
#define PNIP_REG_FRAMECLASS_2_11_RSTV_LEARNING_DISABLE                                              0x00000000

	/**
	@defgroup       FRAMECLASS_2_11__BITTYPE_SELECT BITTYPE_SELECT
	@ingroup        FRAMECLASS_2_11
	@param Address  0x00010228
	@param Mask     0x00030000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_11__MSK_BITTYPE_SELECT                                                0x00030000
#define PNIP_REG_FRAMECLASS_2_11_SHFT_BITTYPE_SELECT                                                16
#define PNIP_REG_FRAMECLASS_2_11_RSTV_BITTYPE_SELECT                                                0x00000001

	/**
	@defgroup       FRAMECLASS_2_11__APITYPE APITYPE
	@ingroup        FRAMECLASS_2_11
	@param Address  0x00010228
	@param Mask     0x003C0000
	@param Shift    18
	@param Access   r,w
	@param Reset    0x0000000A
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_11__MSK_APITYPE                                                       0x003C0000
#define PNIP_REG_FRAMECLASS_2_11_SHFT_APITYPE                                                       18
#define PNIP_REG_FRAMECLASS_2_11_RSTV_APITYPE                                                       0x0000000A

	/**
	@defgroup       FRAMECLASS_2_11__APITYPE_SELECT APITYPE_SELECT
	@ingroup        FRAMECLASS_2_11
	@param Address  0x00010228
	@param Mask     0x00800000
	@param Shift    23
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_11__MSK_APITYPE_SELECT                                                0x00800000
#define PNIP_REG_FRAMECLASS_2_11_SHFT_APITYPE_SELECT                                                23
#define PNIP_REG_FRAMECLASS_2_11_RSTV_APITYPE_SELECT                                                0x00000000

	/**
	@defgroup       FRAMECLASS_2_11__RESOURCETYPE RESOURCETYPE
	@ingroup        FRAMECLASS_2_11
	@param Address  0x00010228
	@param Mask     0x0F000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x00000002
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_11__MSK_RESOURCETYPE                                                  0x0F000000
#define PNIP_REG_FRAMECLASS_2_11_SHFT_RESOURCETYPE                                                  24
#define PNIP_REG_FRAMECLASS_2_11_RSTV_RESOURCETYPE                                                  0x00000002

	/**
	@defgroup       FRAMECLASS_2_11__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
	@ingroup        FRAMECLASS_2_11
	@param Address  0x00010228
	@param Mask     0x10000000
	@param Shift    28
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FRAMECLASS_2_11__MSK_RESOURCETYPE_VLAN                                          0x10000000
#define PNIP_R3_REG_FRAMECLASS_2_11_SHFT_RESOURCETYPE_VLAN                                          28
#define PNIP_R3_REG_FRAMECLASS_2_11_RSTV_RESOURCETYPE_VLAN                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_11__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
	@ingroup        FRAMECLASS_2_11
	@param Address  0x00010228
	@param Mask     0x20000000
	@param Shift    29
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_11__MSK_RESOURCETYPE_SELECT                                           0x20000000
#define PNIP_REG_FRAMECLASS_2_11_SHFT_RESOURCETYPE_SELECT                                           29
#define PNIP_REG_FRAMECLASS_2_11_RSTV_RESOURCETYPE_SELECT                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_11__PM PM
	@ingroup        FRAMECLASS_2_11
	@param Address  0x00010228
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_11__MSK_PM                                                            0x40000000
#define PNIP_REG_FRAMECLASS_2_11_SHFT_PM                                                            30
#define PNIP_REG_FRAMECLASS_2_11_RSTV_PM                                                            0x00000000

	/**
	@defgroup       FRAMECLASS_2_11__PM_SELECT PM_SELECT
	@ingroup        FRAMECLASS_2_11
	@param Address  0x00010228
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_11__MSK_PM_SELECT                                                     0x80000000
#define PNIP_REG_FRAMECLASS_2_11_SHFT_PM_SELECT                                                     31
#define PNIP_REG_FRAMECLASS_2_11_RSTV_PM_SELECT                                                     0x00000000


	/**
	@defgroup       FRAMECLASS_2_12 FRAMECLASS_2_12
	@ingroup        Register
	@param Address  0x0001022C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_2_12                                                                    0x0001022C
#define PNIP_REG_FRAMECLASS_2_12                                                                    0x00000274
#define PNIP_REG_FRAMECLASS_2_12_RST__VAL                                                           0x00252000

	/**
	@defgroup       FRAMECLASS_2_12__FRAMEHANDLING FRAMEHANDLING
	@ingroup        FRAMECLASS_2_12
	@param Address  0x0001022C
	@param Mask     0x00000003
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_12__MSK_FRAMEHANDLING                                                 0x00000003
#define PNIP_REG_FRAMECLASS_2_12_SHFT_FRAMEHANDLING                                                 0
#define PNIP_REG_FRAMECLASS_2_12_RSTV_FRAMEHANDLING                                                 0x00000000

	/**
	@defgroup       FRAMECLASS_2_12__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
	@ingroup        FRAMECLASS_2_12
	@param Address  0x0001022C
	@param Mask     0x00000004
	@param Shift    2
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_12__MSK_FRAMEHANDLING_SELECT                                          0x00000004
#define PNIP_REG_FRAMECLASS_2_12_SHFT_FRAMEHANDLING_SELECT                                          2
#define PNIP_REG_FRAMECLASS_2_12_RSTV_FRAMEHANDLING_SELECT                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_12__USETYPE USETYPE
	@ingroup        FRAMECLASS_2_12
	@param Address  0x0001022C
	@param Mask     0x00000038
	@param Shift    3
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_12__MSK_USETYPE                                                       0x00000038
#define PNIP_REG_FRAMECLASS_2_12_SHFT_USETYPE                                                       3
#define PNIP_REG_FRAMECLASS_2_12_RSTV_USETYPE                                                       0x00000000

	/**
	@defgroup       FRAMECLASS_2_12__USETYPE_SELECT USETYPE_SELECT
	@ingroup        FRAMECLASS_2_12
	@param Address  0x0001022C
	@param Mask     0x00000040
	@param Shift    6
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_12__MSK_USETYPE_SELECT                                                0x00000040
#define PNIP_REG_FRAMECLASS_2_12_SHFT_USETYPE_SELECT                                                6
#define PNIP_REG_FRAMECLASS_2_12_RSTV_USETYPE_SELECT                                                0x00000000

	/**
	@defgroup       FRAMECLASS_2_12__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
	@ingroup        FRAMECLASS_2_12
	@param Address  0x0001022C
	@param Mask     0x00000380
	@param Shift    7
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_12__MSK_DEFAULTTRAFFIC_CLASS                                          0x00000380
#define PNIP_REG_FRAMECLASS_2_12_SHFT_DEFAULTTRAFFIC_CLASS                                          7
#define PNIP_REG_FRAMECLASS_2_12_RSTV_DEFAULTTRAFFIC_CLASS                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_12__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
	@ingroup        FRAMECLASS_2_12
	@param Address  0x0001022C
	@param Mask     0x00000400
	@param Shift    10
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_12__MSK_DEFAULTTRAFFIC_SELECT                                         0x00000400
#define PNIP_REG_FRAMECLASS_2_12_SHFT_DEFAULTTRAFFIC_SELECT                                         10
#define PNIP_REG_FRAMECLASS_2_12_RSTV_DEFAULTTRAFFIC_SELECT                                         0x00000000

	/**
	@defgroup       FRAMECLASS_2_12__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
	@ingroup        FRAMECLASS_2_12
	@param Address  0x0001022C
	@param Mask     0x00000800
	@param Shift    11
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_12__MSK_FRAMETRAFFIC_SELECT                                           0x00000800
#define PNIP_REG_FRAMECLASS_2_12_SHFT_FRAMETRAFFIC_SELECT                                           11
#define PNIP_REG_FRAMECLASS_2_12_RSTV_FRAMETRAFFIC_SELECT                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_12__REDUNDANCY REDUNDANCY
	@ingroup        FRAMECLASS_2_12
	@param Address  0x0001022C
	@param Mask     0x00001000
	@param Shift    12
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_12__MSK_REDUNDANCY                                                    0x00001000
#define PNIP_REG_FRAMECLASS_2_12_SHFT_REDUNDANCY                                                    12
#define PNIP_REG_FRAMECLASS_2_12_RSTV_REDUNDANCY                                                    0x00000000

	/**
	@defgroup       FRAMECLASS_2_12__FRAGMENTATION FRAGMENTATION
	@ingroup        FRAMECLASS_2_12
	@param Address  0x0001022C
	@param Mask     0x00002000
	@param Shift    13
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_12__MSK_FRAGMENTATION                                                 0x00002000
#define PNIP_REG_FRAMECLASS_2_12_SHFT_FRAGMENTATION                                                 13
#define PNIP_REG_FRAMECLASS_2_12_RSTV_FRAGMENTATION                                                 0x00000001

	/**
	@defgroup       FRAMECLASS_2_12__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
	@ingroup        FRAMECLASS_2_12
	@param Address  0x0001022C
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == 1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R1_REG_FRAMECLASS_2_12__MSK_BRIDGEDELAY_ENABLE                                         0x00004000
#define PNIP_R1_REG_FRAMECLASS_2_12_SHFT_BRIDGEDELAY_ENABLE                                         14
#define PNIP_R1_REG_FRAMECLASS_2_12_RSTV_BRIDGEDELAY_ENABLE                                         0x00000000

	/**
	@defgroup       FRAMECLASS_2_12__USETYPE_EXTENSION USETYPE_EXTENSION
	@ingroup        FRAMECLASS_2_12
	@param Address  0x0001022C
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FRAMECLASS_2_12__MSK_USETYPE_EXTENSION                                          0x00004000
#define PNIP_R3_REG_FRAMECLASS_2_12_SHFT_USETYPE_EXTENSION                                          14
#define PNIP_R3_REG_FRAMECLASS_2_12_RSTV_USETYPE_EXTENSION                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_12__LEARNING_DISABLE LEARNING_DISABLE
	@ingroup        FRAMECLASS_2_12
	@param Address  0x0001022C
	@param Mask     0x00008000
	@param Shift    15
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_12__MSK_LEARNING_DISABLE                                              0x00008000
#define PNIP_REG_FRAMECLASS_2_12_SHFT_LEARNING_DISABLE                                              15
#define PNIP_REG_FRAMECLASS_2_12_RSTV_LEARNING_DISABLE                                              0x00000000

	/**
	@defgroup       FRAMECLASS_2_12__BITTYPE_SELECT BITTYPE_SELECT
	@ingroup        FRAMECLASS_2_12
	@param Address  0x0001022C
	@param Mask     0x00030000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_12__MSK_BITTYPE_SELECT                                                0x00030000
#define PNIP_REG_FRAMECLASS_2_12_SHFT_BITTYPE_SELECT                                                16
#define PNIP_REG_FRAMECLASS_2_12_RSTV_BITTYPE_SELECT                                                0x00000001

	/**
	@defgroup       FRAMECLASS_2_12__APITYPE APITYPE
	@ingroup        FRAMECLASS_2_12
	@param Address  0x0001022C
	@param Mask     0x003C0000
	@param Shift    18
	@param Access   r,w
	@param Reset    0x00000009
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_12__MSK_APITYPE                                                       0x003C0000
#define PNIP_REG_FRAMECLASS_2_12_SHFT_APITYPE                                                       18
#define PNIP_REG_FRAMECLASS_2_12_RSTV_APITYPE                                                       0x00000009

	/**
	@defgroup       FRAMECLASS_2_12__APITYPE_SELECT APITYPE_SELECT
	@ingroup        FRAMECLASS_2_12
	@param Address  0x0001022C
	@param Mask     0x00800000
	@param Shift    23
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_12__MSK_APITYPE_SELECT                                                0x00800000
#define PNIP_REG_FRAMECLASS_2_12_SHFT_APITYPE_SELECT                                                23
#define PNIP_REG_FRAMECLASS_2_12_RSTV_APITYPE_SELECT                                                0x00000000

	/**
	@defgroup       FRAMECLASS_2_12__RESOURCETYPE RESOURCETYPE
	@ingroup        FRAMECLASS_2_12
	@param Address  0x0001022C
	@param Mask     0x0F000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_12__MSK_RESOURCETYPE                                                  0x0F000000
#define PNIP_REG_FRAMECLASS_2_12_SHFT_RESOURCETYPE                                                  24
#define PNIP_REG_FRAMECLASS_2_12_RSTV_RESOURCETYPE                                                  0x00000000

	/**
	@defgroup       FRAMECLASS_2_12__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
	@ingroup        FRAMECLASS_2_12
	@param Address  0x0001022C
	@param Mask     0x10000000
	@param Shift    28
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FRAMECLASS_2_12__MSK_RESOURCETYPE_VLAN                                          0x10000000
#define PNIP_R3_REG_FRAMECLASS_2_12_SHFT_RESOURCETYPE_VLAN                                          28
#define PNIP_R3_REG_FRAMECLASS_2_12_RSTV_RESOURCETYPE_VLAN                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_12__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
	@ingroup        FRAMECLASS_2_12
	@param Address  0x0001022C
	@param Mask     0x20000000
	@param Shift    29
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_12__MSK_RESOURCETYPE_SELECT                                           0x20000000
#define PNIP_REG_FRAMECLASS_2_12_SHFT_RESOURCETYPE_SELECT                                           29
#define PNIP_REG_FRAMECLASS_2_12_RSTV_RESOURCETYPE_SELECT                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_12__PM PM
	@ingroup        FRAMECLASS_2_12
	@param Address  0x0001022C
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_12__MSK_PM                                                            0x40000000
#define PNIP_REG_FRAMECLASS_2_12_SHFT_PM                                                            30
#define PNIP_REG_FRAMECLASS_2_12_RSTV_PM                                                            0x00000000

	/**
	@defgroup       FRAMECLASS_2_12__PM_SELECT PM_SELECT
	@ingroup        FRAMECLASS_2_12
	@param Address  0x0001022C
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_12__MSK_PM_SELECT                                                     0x80000000
#define PNIP_REG_FRAMECLASS_2_12_SHFT_PM_SELECT                                                     31
#define PNIP_REG_FRAMECLASS_2_12_RSTV_PM_SELECT                                                     0x00000000


	/**
	@defgroup       FRAMECLASS_2_13 FRAMECLASS_2_13
	@ingroup        Register
	@param Address  0x00010230
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_2_13                                                                    0x00010230
#define PNIP_REG_FRAMECLASS_2_13                                                                    0x00000278
#define PNIP_REG_FRAMECLASS_2_13_RST__VAL                                                           0x09352000

	/**
	@defgroup       FRAMECLASS_2_13__FRAMEHANDLING FRAMEHANDLING
	@ingroup        FRAMECLASS_2_13
	@param Address  0x00010230
	@param Mask     0x00000003
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_13__MSK_FRAMEHANDLING                                                 0x00000003
#define PNIP_REG_FRAMECLASS_2_13_SHFT_FRAMEHANDLING                                                 0
#define PNIP_REG_FRAMECLASS_2_13_RSTV_FRAMEHANDLING                                                 0x00000000

	/**
	@defgroup       FRAMECLASS_2_13__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
	@ingroup        FRAMECLASS_2_13
	@param Address  0x00010230
	@param Mask     0x00000004
	@param Shift    2
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_13__MSK_FRAMEHANDLING_SELECT                                          0x00000004
#define PNIP_REG_FRAMECLASS_2_13_SHFT_FRAMEHANDLING_SELECT                                          2
#define PNIP_REG_FRAMECLASS_2_13_RSTV_FRAMEHANDLING_SELECT                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_13__USETYPE USETYPE
	@ingroup        FRAMECLASS_2_13
	@param Address  0x00010230
	@param Mask     0x00000038
	@param Shift    3
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_13__MSK_USETYPE                                                       0x00000038
#define PNIP_REG_FRAMECLASS_2_13_SHFT_USETYPE                                                       3
#define PNIP_REG_FRAMECLASS_2_13_RSTV_USETYPE                                                       0x00000000

	/**
	@defgroup       FRAMECLASS_2_13__USETYPE_SELECT USETYPE_SELECT
	@ingroup        FRAMECLASS_2_13
	@param Address  0x00010230
	@param Mask     0x00000040
	@param Shift    6
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_13__MSK_USETYPE_SELECT                                                0x00000040
#define PNIP_REG_FRAMECLASS_2_13_SHFT_USETYPE_SELECT                                                6
#define PNIP_REG_FRAMECLASS_2_13_RSTV_USETYPE_SELECT                                                0x00000000

	/**
	@defgroup       FRAMECLASS_2_13__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
	@ingroup        FRAMECLASS_2_13
	@param Address  0x00010230
	@param Mask     0x00000380
	@param Shift    7
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_13__MSK_DEFAULTTRAFFIC_CLASS                                          0x00000380
#define PNIP_REG_FRAMECLASS_2_13_SHFT_DEFAULTTRAFFIC_CLASS                                          7
#define PNIP_REG_FRAMECLASS_2_13_RSTV_DEFAULTTRAFFIC_CLASS                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_13__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
	@ingroup        FRAMECLASS_2_13
	@param Address  0x00010230
	@param Mask     0x00000400
	@param Shift    10
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_13__MSK_DEFAULTTRAFFIC_SELECT                                         0x00000400
#define PNIP_REG_FRAMECLASS_2_13_SHFT_DEFAULTTRAFFIC_SELECT                                         10
#define PNIP_REG_FRAMECLASS_2_13_RSTV_DEFAULTTRAFFIC_SELECT                                         0x00000000

	/**
	@defgroup       FRAMECLASS_2_13__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
	@ingroup        FRAMECLASS_2_13
	@param Address  0x00010230
	@param Mask     0x00000800
	@param Shift    11
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_13__MSK_FRAMETRAFFIC_SELECT                                           0x00000800
#define PNIP_REG_FRAMECLASS_2_13_SHFT_FRAMETRAFFIC_SELECT                                           11
#define PNIP_REG_FRAMECLASS_2_13_RSTV_FRAMETRAFFIC_SELECT                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_13__REDUNDANCY REDUNDANCY
	@ingroup        FRAMECLASS_2_13
	@param Address  0x00010230
	@param Mask     0x00001000
	@param Shift    12
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_13__MSK_REDUNDANCY                                                    0x00001000
#define PNIP_REG_FRAMECLASS_2_13_SHFT_REDUNDANCY                                                    12
#define PNIP_REG_FRAMECLASS_2_13_RSTV_REDUNDANCY                                                    0x00000000

	/**
	@defgroup       FRAMECLASS_2_13__FRAGMENTATION FRAGMENTATION
	@ingroup        FRAMECLASS_2_13
	@param Address  0x00010230
	@param Mask     0x00002000
	@param Shift    13
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_13__MSK_FRAGMENTATION                                                 0x00002000
#define PNIP_REG_FRAMECLASS_2_13_SHFT_FRAGMENTATION                                                 13
#define PNIP_REG_FRAMECLASS_2_13_RSTV_FRAGMENTATION                                                 0x00000001

	/**
	@defgroup       FRAMECLASS_2_13__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
	@ingroup        FRAMECLASS_2_13
	@param Address  0x00010230
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == 1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R1_REG_FRAMECLASS_2_13__MSK_BRIDGEDELAY_ENABLE                                         0x00004000
#define PNIP_R1_REG_FRAMECLASS_2_13_SHFT_BRIDGEDELAY_ENABLE                                         14
#define PNIP_R1_REG_FRAMECLASS_2_13_RSTV_BRIDGEDELAY_ENABLE                                         0x00000000

	/**
	@defgroup       FRAMECLASS_2_13__USETYPE_EXTENSION USETYPE_EXTENSION
	@ingroup        FRAMECLASS_2_13
	@param Address  0x00010230
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FRAMECLASS_2_13__MSK_USETYPE_EXTENSION                                          0x00004000
#define PNIP_R3_REG_FRAMECLASS_2_13_SHFT_USETYPE_EXTENSION                                          14
#define PNIP_R3_REG_FRAMECLASS_2_13_RSTV_USETYPE_EXTENSION                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_13__LEARNING_DISABLE LEARNING_DISABLE
	@ingroup        FRAMECLASS_2_13
	@param Address  0x00010230
	@param Mask     0x00008000
	@param Shift    15
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_13__MSK_LEARNING_DISABLE                                              0x00008000
#define PNIP_REG_FRAMECLASS_2_13_SHFT_LEARNING_DISABLE                                              15
#define PNIP_REG_FRAMECLASS_2_13_RSTV_LEARNING_DISABLE                                              0x00000000

	/**
	@defgroup       FRAMECLASS_2_13__BITTYPE_SELECT BITTYPE_SELECT
	@ingroup        FRAMECLASS_2_13
	@param Address  0x00010230
	@param Mask     0x00030000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_13__MSK_BITTYPE_SELECT                                                0x00030000
#define PNIP_REG_FRAMECLASS_2_13_SHFT_BITTYPE_SELECT                                                16
#define PNIP_REG_FRAMECLASS_2_13_RSTV_BITTYPE_SELECT                                                0x00000001

	/**
	@defgroup       FRAMECLASS_2_13__APITYPE APITYPE
	@ingroup        FRAMECLASS_2_13
	@param Address  0x00010230
	@param Mask     0x003C0000
	@param Shift    18
	@param Access   r,w
	@param Reset    0x0000000D
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_13__MSK_APITYPE                                                       0x003C0000
#define PNIP_REG_FRAMECLASS_2_13_SHFT_APITYPE                                                       18
#define PNIP_REG_FRAMECLASS_2_13_RSTV_APITYPE                                                       0x0000000D

	/**
	@defgroup       FRAMECLASS_2_13__APITYPE_SELECT APITYPE_SELECT
	@ingroup        FRAMECLASS_2_13
	@param Address  0x00010230
	@param Mask     0x00800000
	@param Shift    23
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_13__MSK_APITYPE_SELECT                                                0x00800000
#define PNIP_REG_FRAMECLASS_2_13_SHFT_APITYPE_SELECT                                                23
#define PNIP_REG_FRAMECLASS_2_13_RSTV_APITYPE_SELECT                                                0x00000000

	/**
	@defgroup       FRAMECLASS_2_13__RESOURCETYPE RESOURCETYPE
	@ingroup        FRAMECLASS_2_13
	@param Address  0x00010230
	@param Mask     0x0F000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x00000009
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_13__MSK_RESOURCETYPE                                                  0x0F000000
#define PNIP_REG_FRAMECLASS_2_13_SHFT_RESOURCETYPE                                                  24
#define PNIP_REG_FRAMECLASS_2_13_RSTV_RESOURCETYPE                                                  0x00000009

	/**
	@defgroup       FRAMECLASS_2_13__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
	@ingroup        FRAMECLASS_2_13
	@param Address  0x00010230
	@param Mask     0x10000000
	@param Shift    28
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FRAMECLASS_2_13__MSK_RESOURCETYPE_VLAN                                          0x10000000
#define PNIP_R3_REG_FRAMECLASS_2_13_SHFT_RESOURCETYPE_VLAN                                          28
#define PNIP_R3_REG_FRAMECLASS_2_13_RSTV_RESOURCETYPE_VLAN                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_13__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
	@ingroup        FRAMECLASS_2_13
	@param Address  0x00010230
	@param Mask     0x20000000
	@param Shift    29
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_13__MSK_RESOURCETYPE_SELECT                                           0x20000000
#define PNIP_REG_FRAMECLASS_2_13_SHFT_RESOURCETYPE_SELECT                                           29
#define PNIP_REG_FRAMECLASS_2_13_RSTV_RESOURCETYPE_SELECT                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_13__PM PM
	@ingroup        FRAMECLASS_2_13
	@param Address  0x00010230
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_13__MSK_PM                                                            0x40000000
#define PNIP_REG_FRAMECLASS_2_13_SHFT_PM                                                            30
#define PNIP_REG_FRAMECLASS_2_13_RSTV_PM                                                            0x00000000

	/**
	@defgroup       FRAMECLASS_2_13__PM_SELECT PM_SELECT
	@ingroup        FRAMECLASS_2_13
	@param Address  0x00010230
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_13__MSK_PM_SELECT                                                     0x80000000
#define PNIP_REG_FRAMECLASS_2_13_SHFT_PM_SELECT                                                     31
#define PNIP_REG_FRAMECLASS_2_13_RSTV_PM_SELECT                                                     0x00000000


	/**
	@defgroup       FRAMECLASS_2_14 FRAMECLASS_2_14
	@ingroup        Register
	@param Address  0x00010234
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_2_14                                                                    0x00010234
#define PNIP_REG_FRAMECLASS_2_14                                                                    0x0000027C
#define PNIP_REG_FRAMECLASS_2_14_RST__VAL                                                           0x00392000

	/**
	@defgroup       FRAMECLASS_2_14__FRAMEHANDLING FRAMEHANDLING
	@ingroup        FRAMECLASS_2_14
	@param Address  0x00010234
	@param Mask     0x00000003
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_14__MSK_FRAMEHANDLING                                                 0x00000003
#define PNIP_REG_FRAMECLASS_2_14_SHFT_FRAMEHANDLING                                                 0
#define PNIP_REG_FRAMECLASS_2_14_RSTV_FRAMEHANDLING                                                 0x00000000

	/**
	@defgroup       FRAMECLASS_2_14__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
	@ingroup        FRAMECLASS_2_14
	@param Address  0x00010234
	@param Mask     0x00000004
	@param Shift    2
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_14__MSK_FRAMEHANDLING_SELECT                                          0x00000004
#define PNIP_REG_FRAMECLASS_2_14_SHFT_FRAMEHANDLING_SELECT                                          2
#define PNIP_REG_FRAMECLASS_2_14_RSTV_FRAMEHANDLING_SELECT                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_14__USETYPE USETYPE
	@ingroup        FRAMECLASS_2_14
	@param Address  0x00010234
	@param Mask     0x00000038
	@param Shift    3
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_14__MSK_USETYPE                                                       0x00000038
#define PNIP_REG_FRAMECLASS_2_14_SHFT_USETYPE                                                       3
#define PNIP_REG_FRAMECLASS_2_14_RSTV_USETYPE                                                       0x00000000

	/**
	@defgroup       FRAMECLASS_2_14__USETYPE_SELECT USETYPE_SELECT
	@ingroup        FRAMECLASS_2_14
	@param Address  0x00010234
	@param Mask     0x00000040
	@param Shift    6
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_14__MSK_USETYPE_SELECT                                                0x00000040
#define PNIP_REG_FRAMECLASS_2_14_SHFT_USETYPE_SELECT                                                6
#define PNIP_REG_FRAMECLASS_2_14_RSTV_USETYPE_SELECT                                                0x00000000

	/**
	@defgroup       FRAMECLASS_2_14__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
	@ingroup        FRAMECLASS_2_14
	@param Address  0x00010234
	@param Mask     0x00000380
	@param Shift    7
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_14__MSK_DEFAULTTRAFFIC_CLASS                                          0x00000380
#define PNIP_REG_FRAMECLASS_2_14_SHFT_DEFAULTTRAFFIC_CLASS                                          7
#define PNIP_REG_FRAMECLASS_2_14_RSTV_DEFAULTTRAFFIC_CLASS                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_14__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
	@ingroup        FRAMECLASS_2_14
	@param Address  0x00010234
	@param Mask     0x00000400
	@param Shift    10
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_14__MSK_DEFAULTTRAFFIC_SELECT                                         0x00000400
#define PNIP_REG_FRAMECLASS_2_14_SHFT_DEFAULTTRAFFIC_SELECT                                         10
#define PNIP_REG_FRAMECLASS_2_14_RSTV_DEFAULTTRAFFIC_SELECT                                         0x00000000

	/**
	@defgroup       FRAMECLASS_2_14__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
	@ingroup        FRAMECLASS_2_14
	@param Address  0x00010234
	@param Mask     0x00000800
	@param Shift    11
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_14__MSK_FRAMETRAFFIC_SELECT                                           0x00000800
#define PNIP_REG_FRAMECLASS_2_14_SHFT_FRAMETRAFFIC_SELECT                                           11
#define PNIP_REG_FRAMECLASS_2_14_RSTV_FRAMETRAFFIC_SELECT                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_14__REDUNDANCY REDUNDANCY
	@ingroup        FRAMECLASS_2_14
	@param Address  0x00010234
	@param Mask     0x00001000
	@param Shift    12
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_14__MSK_REDUNDANCY                                                    0x00001000
#define PNIP_REG_FRAMECLASS_2_14_SHFT_REDUNDANCY                                                    12
#define PNIP_REG_FRAMECLASS_2_14_RSTV_REDUNDANCY                                                    0x00000000

	/**
	@defgroup       FRAMECLASS_2_14__FRAGMENTATION FRAGMENTATION
	@ingroup        FRAMECLASS_2_14
	@param Address  0x00010234
	@param Mask     0x00002000
	@param Shift    13
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_14__MSK_FRAGMENTATION                                                 0x00002000
#define PNIP_REG_FRAMECLASS_2_14_SHFT_FRAGMENTATION                                                 13
#define PNIP_REG_FRAMECLASS_2_14_RSTV_FRAGMENTATION                                                 0x00000001

	/**
	@defgroup       FRAMECLASS_2_14__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
	@ingroup        FRAMECLASS_2_14
	@param Address  0x00010234
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == 1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R1_REG_FRAMECLASS_2_14__MSK_BRIDGEDELAY_ENABLE                                         0x00004000
#define PNIP_R1_REG_FRAMECLASS_2_14_SHFT_BRIDGEDELAY_ENABLE                                         14
#define PNIP_R1_REG_FRAMECLASS_2_14_RSTV_BRIDGEDELAY_ENABLE                                         0x00000000

	/**
	@defgroup       FRAMECLASS_2_14__USETYPE_EXTENSION USETYPE_EXTENSION
	@ingroup        FRAMECLASS_2_14
	@param Address  0x00010234
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FRAMECLASS_2_14__MSK_USETYPE_EXTENSION                                          0x00004000
#define PNIP_R3_REG_FRAMECLASS_2_14_SHFT_USETYPE_EXTENSION                                          14
#define PNIP_R3_REG_FRAMECLASS_2_14_RSTV_USETYPE_EXTENSION                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_14__LEARNING_DISABLE LEARNING_DISABLE
	@ingroup        FRAMECLASS_2_14
	@param Address  0x00010234
	@param Mask     0x00008000
	@param Shift    15
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_14__MSK_LEARNING_DISABLE                                              0x00008000
#define PNIP_REG_FRAMECLASS_2_14_SHFT_LEARNING_DISABLE                                              15
#define PNIP_REG_FRAMECLASS_2_14_RSTV_LEARNING_DISABLE                                              0x00000000

	/**
	@defgroup       FRAMECLASS_2_14__BITTYPE_SELECT BITTYPE_SELECT
	@ingroup        FRAMECLASS_2_14
	@param Address  0x00010234
	@param Mask     0x00030000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_14__MSK_BITTYPE_SELECT                                                0x00030000
#define PNIP_REG_FRAMECLASS_2_14_SHFT_BITTYPE_SELECT                                                16
#define PNIP_REG_FRAMECLASS_2_14_RSTV_BITTYPE_SELECT                                                0x00000001

	/**
	@defgroup       FRAMECLASS_2_14__APITYPE APITYPE
	@ingroup        FRAMECLASS_2_14
	@param Address  0x00010234
	@param Mask     0x003C0000
	@param Shift    18
	@param Access   r,w
	@param Reset    0x0000000E
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_14__MSK_APITYPE                                                       0x003C0000
#define PNIP_REG_FRAMECLASS_2_14_SHFT_APITYPE                                                       18
#define PNIP_REG_FRAMECLASS_2_14_RSTV_APITYPE                                                       0x0000000E

	/**
	@defgroup       FRAMECLASS_2_14__APITYPE_SELECT APITYPE_SELECT
	@ingroup        FRAMECLASS_2_14
	@param Address  0x00010234
	@param Mask     0x00800000
	@param Shift    23
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_14__MSK_APITYPE_SELECT                                                0x00800000
#define PNIP_REG_FRAMECLASS_2_14_SHFT_APITYPE_SELECT                                                23
#define PNIP_REG_FRAMECLASS_2_14_RSTV_APITYPE_SELECT                                                0x00000000

	/**
	@defgroup       FRAMECLASS_2_14__RESOURCETYPE RESOURCETYPE
	@ingroup        FRAMECLASS_2_14
	@param Address  0x00010234
	@param Mask     0x0F000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_14__MSK_RESOURCETYPE                                                  0x0F000000
#define PNIP_REG_FRAMECLASS_2_14_SHFT_RESOURCETYPE                                                  24
#define PNIP_REG_FRAMECLASS_2_14_RSTV_RESOURCETYPE                                                  0x00000000

	/**
	@defgroup       FRAMECLASS_2_14__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
	@ingroup        FRAMECLASS_2_14
	@param Address  0x00010234
	@param Mask     0x10000000
	@param Shift    28
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FRAMECLASS_2_14__MSK_RESOURCETYPE_VLAN                                          0x10000000
#define PNIP_R3_REG_FRAMECLASS_2_14_SHFT_RESOURCETYPE_VLAN                                          28
#define PNIP_R3_REG_FRAMECLASS_2_14_RSTV_RESOURCETYPE_VLAN                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_14__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
	@ingroup        FRAMECLASS_2_14
	@param Address  0x00010234
	@param Mask     0x20000000
	@param Shift    29
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_14__MSK_RESOURCETYPE_SELECT                                           0x20000000
#define PNIP_REG_FRAMECLASS_2_14_SHFT_RESOURCETYPE_SELECT                                           29
#define PNIP_REG_FRAMECLASS_2_14_RSTV_RESOURCETYPE_SELECT                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_14__PM PM
	@ingroup        FRAMECLASS_2_14
	@param Address  0x00010234
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_14__MSK_PM                                                            0x40000000
#define PNIP_REG_FRAMECLASS_2_14_SHFT_PM                                                            30
#define PNIP_REG_FRAMECLASS_2_14_RSTV_PM                                                            0x00000000

	/**
	@defgroup       FRAMECLASS_2_14__PM_SELECT PM_SELECT
	@ingroup        FRAMECLASS_2_14
	@param Address  0x00010234
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_14__MSK_PM_SELECT                                                     0x80000000
#define PNIP_REG_FRAMECLASS_2_14_SHFT_PM_SELECT                                                     31
#define PNIP_REG_FRAMECLASS_2_14_RSTV_PM_SELECT                                                     0x00000000


	/**
	@defgroup       FRAMECLASS_2_15 FRAMECLASS_2_15
	@ingroup        Register
	@param Address  0x00010238
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_2_15                                                                    0x00010238
#define PNIP_REG_FRAMECLASS_2_15                                                                    0x00000280
#define PNIP_REG_FRAMECLASS_2_15_RST__VAL                                                           0xA8AF2444

	/**
	@defgroup       FRAMECLASS_2_15__FRAMEHANDLING FRAMEHANDLING
	@ingroup        FRAMECLASS_2_15
	@param Address  0x00010238
	@param Mask     0x00000003
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_15__MSK_FRAMEHANDLING                                                 0x00000003
#define PNIP_REG_FRAMECLASS_2_15_SHFT_FRAMEHANDLING                                                 0
#define PNIP_REG_FRAMECLASS_2_15_RSTV_FRAMEHANDLING                                                 0x00000000

	/**
	@defgroup       FRAMECLASS_2_15__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
	@ingroup        FRAMECLASS_2_15
	@param Address  0x00010238
	@param Mask     0x00000004
	@param Shift    2
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_15__MSK_FRAMEHANDLING_SELECT                                          0x00000004
#define PNIP_REG_FRAMECLASS_2_15_SHFT_FRAMEHANDLING_SELECT                                          2
#define PNIP_REG_FRAMECLASS_2_15_RSTV_FRAMEHANDLING_SELECT                                          0x00000001

	/**
	@defgroup       FRAMECLASS_2_15__USETYPE USETYPE
	@ingroup        FRAMECLASS_2_15
	@param Address  0x00010238
	@param Mask     0x00000038
	@param Shift    3
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_15__MSK_USETYPE                                                       0x00000038
#define PNIP_REG_FRAMECLASS_2_15_SHFT_USETYPE                                                       3
#define PNIP_REG_FRAMECLASS_2_15_RSTV_USETYPE                                                       0x00000000

	/**
	@defgroup       FRAMECLASS_2_15__USETYPE_SELECT USETYPE_SELECT
	@ingroup        FRAMECLASS_2_15
	@param Address  0x00010238
	@param Mask     0x00000040
	@param Shift    6
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_15__MSK_USETYPE_SELECT                                                0x00000040
#define PNIP_REG_FRAMECLASS_2_15_SHFT_USETYPE_SELECT                                                6
#define PNIP_REG_FRAMECLASS_2_15_RSTV_USETYPE_SELECT                                                0x00000001

	/**
	@defgroup       FRAMECLASS_2_15__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
	@ingroup        FRAMECLASS_2_15
	@param Address  0x00010238
	@param Mask     0x00000380
	@param Shift    7
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_15__MSK_DEFAULTTRAFFIC_CLASS                                          0x00000380
#define PNIP_REG_FRAMECLASS_2_15_SHFT_DEFAULTTRAFFIC_CLASS                                          7
#define PNIP_REG_FRAMECLASS_2_15_RSTV_DEFAULTTRAFFIC_CLASS                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_15__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
	@ingroup        FRAMECLASS_2_15
	@param Address  0x00010238
	@param Mask     0x00000400
	@param Shift    10
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_15__MSK_DEFAULTTRAFFIC_SELECT                                         0x00000400
#define PNIP_REG_FRAMECLASS_2_15_SHFT_DEFAULTTRAFFIC_SELECT                                         10
#define PNIP_REG_FRAMECLASS_2_15_RSTV_DEFAULTTRAFFIC_SELECT                                         0x00000001

	/**
	@defgroup       FRAMECLASS_2_15__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
	@ingroup        FRAMECLASS_2_15
	@param Address  0x00010238
	@param Mask     0x00000800
	@param Shift    11
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_15__MSK_FRAMETRAFFIC_SELECT                                           0x00000800
#define PNIP_REG_FRAMECLASS_2_15_SHFT_FRAMETRAFFIC_SELECT                                           11
#define PNIP_REG_FRAMECLASS_2_15_RSTV_FRAMETRAFFIC_SELECT                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_15__REDUNDANCY REDUNDANCY
	@ingroup        FRAMECLASS_2_15
	@param Address  0x00010238
	@param Mask     0x00001000
	@param Shift    12
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_15__MSK_REDUNDANCY                                                    0x00001000
#define PNIP_REG_FRAMECLASS_2_15_SHFT_REDUNDANCY                                                    12
#define PNIP_REG_FRAMECLASS_2_15_RSTV_REDUNDANCY                                                    0x00000000

	/**
	@defgroup       FRAMECLASS_2_15__FRAGMENTATION FRAGMENTATION
	@ingroup        FRAMECLASS_2_15
	@param Address  0x00010238
	@param Mask     0x00002000
	@param Shift    13
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_15__MSK_FRAGMENTATION                                                 0x00002000
#define PNIP_REG_FRAMECLASS_2_15_SHFT_FRAGMENTATION                                                 13
#define PNIP_REG_FRAMECLASS_2_15_RSTV_FRAGMENTATION                                                 0x00000001

	/**
	@defgroup       FRAMECLASS_2_15__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
	@ingroup        FRAMECLASS_2_15
	@param Address  0x00010238
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == 1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R1_REG_FRAMECLASS_2_15__MSK_BRIDGEDELAY_ENABLE                                         0x00004000
#define PNIP_R1_REG_FRAMECLASS_2_15_SHFT_BRIDGEDELAY_ENABLE                                         14
#define PNIP_R1_REG_FRAMECLASS_2_15_RSTV_BRIDGEDELAY_ENABLE                                         0x00000000

	/**
	@defgroup       FRAMECLASS_2_15__USETYPE_EXTENSION USETYPE_EXTENSION
	@ingroup        FRAMECLASS_2_15
	@param Address  0x00010238
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FRAMECLASS_2_15__MSK_USETYPE_EXTENSION                                          0x00004000
#define PNIP_R3_REG_FRAMECLASS_2_15_SHFT_USETYPE_EXTENSION                                          14
#define PNIP_R3_REG_FRAMECLASS_2_15_RSTV_USETYPE_EXTENSION                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_15__LEARNING_DISABLE LEARNING_DISABLE
	@ingroup        FRAMECLASS_2_15
	@param Address  0x00010238
	@param Mask     0x00008000
	@param Shift    15
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_15__MSK_LEARNING_DISABLE                                              0x00008000
#define PNIP_REG_FRAMECLASS_2_15_SHFT_LEARNING_DISABLE                                              15
#define PNIP_REG_FRAMECLASS_2_15_RSTV_LEARNING_DISABLE                                              0x00000000

	/**
	@defgroup       FRAMECLASS_2_15__BITTYPE_SELECT BITTYPE_SELECT
	@ingroup        FRAMECLASS_2_15
	@param Address  0x00010238
	@param Mask     0x00030000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000003
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_15__MSK_BITTYPE_SELECT                                                0x00030000
#define PNIP_REG_FRAMECLASS_2_15_SHFT_BITTYPE_SELECT                                                16
#define PNIP_REG_FRAMECLASS_2_15_RSTV_BITTYPE_SELECT                                                0x00000003

	/**
	@defgroup       FRAMECLASS_2_15__APITYPE APITYPE
	@ingroup        FRAMECLASS_2_15
	@param Address  0x00010238
	@param Mask     0x003C0000
	@param Shift    18
	@param Access   r,w
	@param Reset    0x0000000B
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_15__MSK_APITYPE                                                       0x003C0000
#define PNIP_REG_FRAMECLASS_2_15_SHFT_APITYPE                                                       18
#define PNIP_REG_FRAMECLASS_2_15_RSTV_APITYPE                                                       0x0000000B

	/**
	@defgroup       FRAMECLASS_2_15__APITYPE_SELECT APITYPE_SELECT
	@ingroup        FRAMECLASS_2_15
	@param Address  0x00010238
	@param Mask     0x00800000
	@param Shift    23
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_15__MSK_APITYPE_SELECT                                                0x00800000
#define PNIP_REG_FRAMECLASS_2_15_SHFT_APITYPE_SELECT                                                23
#define PNIP_REG_FRAMECLASS_2_15_RSTV_APITYPE_SELECT                                                0x00000001

	/**
	@defgroup       FRAMECLASS_2_15__RESOURCETYPE RESOURCETYPE
	@ingroup        FRAMECLASS_2_15
	@param Address  0x00010238
	@param Mask     0x0F000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x00000008
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_15__MSK_RESOURCETYPE                                                  0x0F000000
#define PNIP_REG_FRAMECLASS_2_15_SHFT_RESOURCETYPE                                                  24
#define PNIP_REG_FRAMECLASS_2_15_RSTV_RESOURCETYPE                                                  0x00000008

	/**
	@defgroup       FRAMECLASS_2_15__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
	@ingroup        FRAMECLASS_2_15
	@param Address  0x00010238
	@param Mask     0x10000000
	@param Shift    28
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FRAMECLASS_2_15__MSK_RESOURCETYPE_VLAN                                          0x10000000
#define PNIP_R3_REG_FRAMECLASS_2_15_SHFT_RESOURCETYPE_VLAN                                          28
#define PNIP_R3_REG_FRAMECLASS_2_15_RSTV_RESOURCETYPE_VLAN                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_15__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
	@ingroup        FRAMECLASS_2_15
	@param Address  0x00010238
	@param Mask     0x20000000
	@param Shift    29
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_15__MSK_RESOURCETYPE_SELECT                                           0x20000000
#define PNIP_REG_FRAMECLASS_2_15_SHFT_RESOURCETYPE_SELECT                                           29
#define PNIP_REG_FRAMECLASS_2_15_RSTV_RESOURCETYPE_SELECT                                           0x00000001

	/**
	@defgroup       FRAMECLASS_2_15__PM PM
	@ingroup        FRAMECLASS_2_15
	@param Address  0x00010238
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_15__MSK_PM                                                            0x40000000
#define PNIP_REG_FRAMECLASS_2_15_SHFT_PM                                                            30
#define PNIP_REG_FRAMECLASS_2_15_RSTV_PM                                                            0x00000000

	/**
	@defgroup       FRAMECLASS_2_15__PM_SELECT PM_SELECT
	@ingroup        FRAMECLASS_2_15
	@param Address  0x00010238
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_15__MSK_PM_SELECT                                                     0x80000000
#define PNIP_REG_FRAMECLASS_2_15_SHFT_PM_SELECT                                                     31
#define PNIP_REG_FRAMECLASS_2_15_RSTV_PM_SELECT                                                     0x00000001


	/**
	@defgroup       FRAMECLASS_2_16 FRAMECLASS_2_16
	@ingroup        Register
	@param Address  0x0001023C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_2_16                                                                    0x0001023C
#define PNIP_REG_FRAMECLASS_2_16                                                                    0x00000284
#define PNIP_REG_FRAMECLASS_2_16_RST__VAL                                                           0x003D2000

	/**
	@defgroup       FRAMECLASS_2_16__FRAMEHANDLING FRAMEHANDLING
	@ingroup        FRAMECLASS_2_16
	@param Address  0x0001023C
	@param Mask     0x00000003
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_16__MSK_FRAMEHANDLING                                                 0x00000003
#define PNIP_REG_FRAMECLASS_2_16_SHFT_FRAMEHANDLING                                                 0
#define PNIP_REG_FRAMECLASS_2_16_RSTV_FRAMEHANDLING                                                 0x00000000

	/**
	@defgroup       FRAMECLASS_2_16__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
	@ingroup        FRAMECLASS_2_16
	@param Address  0x0001023C
	@param Mask     0x00000004
	@param Shift    2
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_16__MSK_FRAMEHANDLING_SELECT                                          0x00000004
#define PNIP_REG_FRAMECLASS_2_16_SHFT_FRAMEHANDLING_SELECT                                          2
#define PNIP_REG_FRAMECLASS_2_16_RSTV_FRAMEHANDLING_SELECT                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_16__USETYPE USETYPE
	@ingroup        FRAMECLASS_2_16
	@param Address  0x0001023C
	@param Mask     0x00000038
	@param Shift    3
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_16__MSK_USETYPE                                                       0x00000038
#define PNIP_REG_FRAMECLASS_2_16_SHFT_USETYPE                                                       3
#define PNIP_REG_FRAMECLASS_2_16_RSTV_USETYPE                                                       0x00000000

	/**
	@defgroup       FRAMECLASS_2_16__USETYPE_SELECT USETYPE_SELECT
	@ingroup        FRAMECLASS_2_16
	@param Address  0x0001023C
	@param Mask     0x00000040
	@param Shift    6
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_16__MSK_USETYPE_SELECT                                                0x00000040
#define PNIP_REG_FRAMECLASS_2_16_SHFT_USETYPE_SELECT                                                6
#define PNIP_REG_FRAMECLASS_2_16_RSTV_USETYPE_SELECT                                                0x00000000

	/**
	@defgroup       FRAMECLASS_2_16__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
	@ingroup        FRAMECLASS_2_16
	@param Address  0x0001023C
	@param Mask     0x00000380
	@param Shift    7
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_16__MSK_DEFAULTTRAFFIC_CLASS                                          0x00000380
#define PNIP_REG_FRAMECLASS_2_16_SHFT_DEFAULTTRAFFIC_CLASS                                          7
#define PNIP_REG_FRAMECLASS_2_16_RSTV_DEFAULTTRAFFIC_CLASS                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_16__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
	@ingroup        FRAMECLASS_2_16
	@param Address  0x0001023C
	@param Mask     0x00000400
	@param Shift    10
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_16__MSK_DEFAULTTRAFFIC_SELECT                                         0x00000400
#define PNIP_REG_FRAMECLASS_2_16_SHFT_DEFAULTTRAFFIC_SELECT                                         10
#define PNIP_REG_FRAMECLASS_2_16_RSTV_DEFAULTTRAFFIC_SELECT                                         0x00000000

	/**
	@defgroup       FRAMECLASS_2_16__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
	@ingroup        FRAMECLASS_2_16
	@param Address  0x0001023C
	@param Mask     0x00000800
	@param Shift    11
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_16__MSK_FRAMETRAFFIC_SELECT                                           0x00000800
#define PNIP_REG_FRAMECLASS_2_16_SHFT_FRAMETRAFFIC_SELECT                                           11
#define PNIP_REG_FRAMECLASS_2_16_RSTV_FRAMETRAFFIC_SELECT                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_16__REDUNDANCY REDUNDANCY
	@ingroup        FRAMECLASS_2_16
	@param Address  0x0001023C
	@param Mask     0x00001000
	@param Shift    12
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_16__MSK_REDUNDANCY                                                    0x00001000
#define PNIP_REG_FRAMECLASS_2_16_SHFT_REDUNDANCY                                                    12
#define PNIP_REG_FRAMECLASS_2_16_RSTV_REDUNDANCY                                                    0x00000000

	/**
	@defgroup       FRAMECLASS_2_16__FRAGMENTATION FRAGMENTATION
	@ingroup        FRAMECLASS_2_16
	@param Address  0x0001023C
	@param Mask     0x00002000
	@param Shift    13
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_16__MSK_FRAGMENTATION                                                 0x00002000
#define PNIP_REG_FRAMECLASS_2_16_SHFT_FRAGMENTATION                                                 13
#define PNIP_REG_FRAMECLASS_2_16_RSTV_FRAGMENTATION                                                 0x00000001

	/**
	@defgroup       FRAMECLASS_2_16__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
	@ingroup        FRAMECLASS_2_16
	@param Address  0x0001023C
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == 1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R1_REG_FRAMECLASS_2_16__MSK_BRIDGEDELAY_ENABLE                                         0x00004000
#define PNIP_R1_REG_FRAMECLASS_2_16_SHFT_BRIDGEDELAY_ENABLE                                         14
#define PNIP_R1_REG_FRAMECLASS_2_16_RSTV_BRIDGEDELAY_ENABLE                                         0x00000000

	/**
	@defgroup       FRAMECLASS_2_16__USETYPE_EXTENSION USETYPE_EXTENSION
	@ingroup        FRAMECLASS_2_16
	@param Address  0x0001023C
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FRAMECLASS_2_16__MSK_USETYPE_EXTENSION                                          0x00004000
#define PNIP_R3_REG_FRAMECLASS_2_16_SHFT_USETYPE_EXTENSION                                          14
#define PNIP_R3_REG_FRAMECLASS_2_16_RSTV_USETYPE_EXTENSION                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_16__LEARNING_DISABLE LEARNING_DISABLE
	@ingroup        FRAMECLASS_2_16
	@param Address  0x0001023C
	@param Mask     0x00008000
	@param Shift    15
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_16__MSK_LEARNING_DISABLE                                              0x00008000
#define PNIP_REG_FRAMECLASS_2_16_SHFT_LEARNING_DISABLE                                              15
#define PNIP_REG_FRAMECLASS_2_16_RSTV_LEARNING_DISABLE                                              0x00000000

	/**
	@defgroup       FRAMECLASS_2_16__BITTYPE_SELECT BITTYPE_SELECT
	@ingroup        FRAMECLASS_2_16
	@param Address  0x0001023C
	@param Mask     0x00030000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_16__MSK_BITTYPE_SELECT                                                0x00030000
#define PNIP_REG_FRAMECLASS_2_16_SHFT_BITTYPE_SELECT                                                16
#define PNIP_REG_FRAMECLASS_2_16_RSTV_BITTYPE_SELECT                                                0x00000001

	/**
	@defgroup       FRAMECLASS_2_16__APITYPE APITYPE
	@ingroup        FRAMECLASS_2_16
	@param Address  0x0001023C
	@param Mask     0x003C0000
	@param Shift    18
	@param Access   r,w
	@param Reset    0x0000000F
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_16__MSK_APITYPE                                                       0x003C0000
#define PNIP_REG_FRAMECLASS_2_16_SHFT_APITYPE                                                       18
#define PNIP_REG_FRAMECLASS_2_16_RSTV_APITYPE                                                       0x0000000F

	/**
	@defgroup       FRAMECLASS_2_16__APITYPE_SELECT APITYPE_SELECT
	@ingroup        FRAMECLASS_2_16
	@param Address  0x0001023C
	@param Mask     0x00800000
	@param Shift    23
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_16__MSK_APITYPE_SELECT                                                0x00800000
#define PNIP_REG_FRAMECLASS_2_16_SHFT_APITYPE_SELECT                                                23
#define PNIP_REG_FRAMECLASS_2_16_RSTV_APITYPE_SELECT                                                0x00000000

	/**
	@defgroup       FRAMECLASS_2_16__RESOURCETYPE RESOURCETYPE
	@ingroup        FRAMECLASS_2_16
	@param Address  0x0001023C
	@param Mask     0x0F000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_16__MSK_RESOURCETYPE                                                  0x0F000000
#define PNIP_REG_FRAMECLASS_2_16_SHFT_RESOURCETYPE                                                  24
#define PNIP_REG_FRAMECLASS_2_16_RSTV_RESOURCETYPE                                                  0x00000000

	/**
	@defgroup       FRAMECLASS_2_16__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
	@ingroup        FRAMECLASS_2_16
	@param Address  0x0001023C
	@param Mask     0x10000000
	@param Shift    28
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FRAMECLASS_2_16__MSK_RESOURCETYPE_VLAN                                          0x10000000
#define PNIP_R3_REG_FRAMECLASS_2_16_SHFT_RESOURCETYPE_VLAN                                          28
#define PNIP_R3_REG_FRAMECLASS_2_16_RSTV_RESOURCETYPE_VLAN                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_16__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
	@ingroup        FRAMECLASS_2_16
	@param Address  0x0001023C
	@param Mask     0x20000000
	@param Shift    29
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_16__MSK_RESOURCETYPE_SELECT                                           0x20000000
#define PNIP_REG_FRAMECLASS_2_16_SHFT_RESOURCETYPE_SELECT                                           29
#define PNIP_REG_FRAMECLASS_2_16_RSTV_RESOURCETYPE_SELECT                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_16__PM PM
	@ingroup        FRAMECLASS_2_16
	@param Address  0x0001023C
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_16__MSK_PM                                                            0x40000000
#define PNIP_REG_FRAMECLASS_2_16_SHFT_PM                                                            30
#define PNIP_REG_FRAMECLASS_2_16_RSTV_PM                                                            0x00000000

	/**
	@defgroup       FRAMECLASS_2_16__PM_SELECT PM_SELECT
	@ingroup        FRAMECLASS_2_16
	@param Address  0x0001023C
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_16__MSK_PM_SELECT                                                     0x80000000
#define PNIP_REG_FRAMECLASS_2_16_SHFT_PM_SELECT                                                     31
#define PNIP_REG_FRAMECLASS_2_16_RSTV_PM_SELECT                                                     0x00000000


	/**
	@defgroup       FRAMECLASS_2_17 FRAMECLASS_2_17
	@ingroup        Register
	@param Address  0x00010240
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_2_17                                                                    0x00010240
#define PNIP_REG_FRAMECLASS_2_17                                                                    0x00000288
#define PNIP_REG_FRAMECLASS_2_17_RST__VAL                                                           0x00010000

	/**
	@defgroup       FRAMECLASS_2_17__FRAMEHANDLING FRAMEHANDLING
	@ingroup        FRAMECLASS_2_17
	@param Address  0x00010240
	@param Mask     0x00000003
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_17__MSK_FRAMEHANDLING                                                 0x00000003
#define PNIP_REG_FRAMECLASS_2_17_SHFT_FRAMEHANDLING                                                 0
#define PNIP_REG_FRAMECLASS_2_17_RSTV_FRAMEHANDLING                                                 0x00000000

	/**
	@defgroup       FRAMECLASS_2_17__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
	@ingroup        FRAMECLASS_2_17
	@param Address  0x00010240
	@param Mask     0x00000004
	@param Shift    2
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_17__MSK_FRAMEHANDLING_SELECT                                          0x00000004
#define PNIP_REG_FRAMECLASS_2_17_SHFT_FRAMEHANDLING_SELECT                                          2
#define PNIP_REG_FRAMECLASS_2_17_RSTV_FRAMEHANDLING_SELECT                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_17__USETYPE USETYPE
	@ingroup        FRAMECLASS_2_17
	@param Address  0x00010240
	@param Mask     0x00000038
	@param Shift    3
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_17__MSK_USETYPE                                                       0x00000038
#define PNIP_REG_FRAMECLASS_2_17_SHFT_USETYPE                                                       3
#define PNIP_REG_FRAMECLASS_2_17_RSTV_USETYPE                                                       0x00000000

	/**
	@defgroup       FRAMECLASS_2_17__USETYPE_SELECT USETYPE_SELECT
	@ingroup        FRAMECLASS_2_17
	@param Address  0x00010240
	@param Mask     0x00000040
	@param Shift    6
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_17__MSK_USETYPE_SELECT                                                0x00000040
#define PNIP_REG_FRAMECLASS_2_17_SHFT_USETYPE_SELECT                                                6
#define PNIP_REG_FRAMECLASS_2_17_RSTV_USETYPE_SELECT                                                0x00000000

	/**
	@defgroup       FRAMECLASS_2_17__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
	@ingroup        FRAMECLASS_2_17
	@param Address  0x00010240
	@param Mask     0x00000380
	@param Shift    7
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_17__MSK_DEFAULTTRAFFIC_CLASS                                          0x00000380
#define PNIP_REG_FRAMECLASS_2_17_SHFT_DEFAULTTRAFFIC_CLASS                                          7
#define PNIP_REG_FRAMECLASS_2_17_RSTV_DEFAULTTRAFFIC_CLASS                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_17__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
	@ingroup        FRAMECLASS_2_17
	@param Address  0x00010240
	@param Mask     0x00000400
	@param Shift    10
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_17__MSK_DEFAULTTRAFFIC_SELECT                                         0x00000400
#define PNIP_REG_FRAMECLASS_2_17_SHFT_DEFAULTTRAFFIC_SELECT                                         10
#define PNIP_REG_FRAMECLASS_2_17_RSTV_DEFAULTTRAFFIC_SELECT                                         0x00000000

	/**
	@defgroup       FRAMECLASS_2_17__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
	@ingroup        FRAMECLASS_2_17
	@param Address  0x00010240
	@param Mask     0x00000800
	@param Shift    11
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_17__MSK_FRAMETRAFFIC_SELECT                                           0x00000800
#define PNIP_REG_FRAMECLASS_2_17_SHFT_FRAMETRAFFIC_SELECT                                           11
#define PNIP_REG_FRAMECLASS_2_17_RSTV_FRAMETRAFFIC_SELECT                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_17__REDUNDANCY REDUNDANCY
	@ingroup        FRAMECLASS_2_17
	@param Address  0x00010240
	@param Mask     0x00001000
	@param Shift    12
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_17__MSK_REDUNDANCY                                                    0x00001000
#define PNIP_REG_FRAMECLASS_2_17_SHFT_REDUNDANCY                                                    12
#define PNIP_REG_FRAMECLASS_2_17_RSTV_REDUNDANCY                                                    0x00000000

	/**
	@defgroup       FRAMECLASS_2_17__FRAGMENTATION FRAGMENTATION
	@ingroup        FRAMECLASS_2_17
	@param Address  0x00010240
	@param Mask     0x00002000
	@param Shift    13
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_17__MSK_FRAGMENTATION                                                 0x00002000
#define PNIP_REG_FRAMECLASS_2_17_SHFT_FRAGMENTATION                                                 13
#define PNIP_REG_FRAMECLASS_2_17_RSTV_FRAGMENTATION                                                 0x00000000

	/**
	@defgroup       FRAMECLASS_2_17__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
	@ingroup        FRAMECLASS_2_17
	@param Address  0x00010240
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == 1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R1_REG_FRAMECLASS_2_17__MSK_BRIDGEDELAY_ENABLE                                         0x00004000
#define PNIP_R1_REG_FRAMECLASS_2_17_SHFT_BRIDGEDELAY_ENABLE                                         14
#define PNIP_R1_REG_FRAMECLASS_2_17_RSTV_BRIDGEDELAY_ENABLE                                         0x00000000

	/**
	@defgroup       FRAMECLASS_2_17__USETYPE_EXTENSION USETYPE_EXTENSION
	@ingroup        FRAMECLASS_2_17
	@param Address  0x00010240
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FRAMECLASS_2_17__MSK_USETYPE_EXTENSION                                          0x00004000
#define PNIP_R3_REG_FRAMECLASS_2_17_SHFT_USETYPE_EXTENSION                                          14
#define PNIP_R3_REG_FRAMECLASS_2_17_RSTV_USETYPE_EXTENSION                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_17__LEARNING_DISABLE LEARNING_DISABLE
	@ingroup        FRAMECLASS_2_17
	@param Address  0x00010240
	@param Mask     0x00008000
	@param Shift    15
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_17__MSK_LEARNING_DISABLE                                              0x00008000
#define PNIP_REG_FRAMECLASS_2_17_SHFT_LEARNING_DISABLE                                              15
#define PNIP_REG_FRAMECLASS_2_17_RSTV_LEARNING_DISABLE                                              0x00000000

	/**
	@defgroup       FRAMECLASS_2_17__BITTYPE_SELECT BITTYPE_SELECT
	@ingroup        FRAMECLASS_2_17
	@param Address  0x00010240
	@param Mask     0x00030000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_17__MSK_BITTYPE_SELECT                                                0x00030000
#define PNIP_REG_FRAMECLASS_2_17_SHFT_BITTYPE_SELECT                                                16
#define PNIP_REG_FRAMECLASS_2_17_RSTV_BITTYPE_SELECT                                                0x00000001

	/**
	@defgroup       FRAMECLASS_2_17__APITYPE APITYPE
	@ingroup        FRAMECLASS_2_17
	@param Address  0x00010240
	@param Mask     0x003C0000
	@param Shift    18
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_17__MSK_APITYPE                                                       0x003C0000
#define PNIP_REG_FRAMECLASS_2_17_SHFT_APITYPE                                                       18
#define PNIP_REG_FRAMECLASS_2_17_RSTV_APITYPE                                                       0x00000000

	/**
	@defgroup       FRAMECLASS_2_17__APITYPE_SELECT APITYPE_SELECT
	@ingroup        FRAMECLASS_2_17
	@param Address  0x00010240
	@param Mask     0x00800000
	@param Shift    23
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_17__MSK_APITYPE_SELECT                                                0x00800000
#define PNIP_REG_FRAMECLASS_2_17_SHFT_APITYPE_SELECT                                                23
#define PNIP_REG_FRAMECLASS_2_17_RSTV_APITYPE_SELECT                                                0x00000000

	/**
	@defgroup       FRAMECLASS_2_17__RESOURCETYPE RESOURCETYPE
	@ingroup        FRAMECLASS_2_17
	@param Address  0x00010240
	@param Mask     0x0F000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_17__MSK_RESOURCETYPE                                                  0x0F000000
#define PNIP_REG_FRAMECLASS_2_17_SHFT_RESOURCETYPE                                                  24
#define PNIP_REG_FRAMECLASS_2_17_RSTV_RESOURCETYPE                                                  0x00000000

	/**
	@defgroup       FRAMECLASS_2_17__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
	@ingroup        FRAMECLASS_2_17
	@param Address  0x00010240
	@param Mask     0x10000000
	@param Shift    28
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FRAMECLASS_2_17__MSK_RESOURCETYPE_VLAN                                          0x10000000
#define PNIP_R3_REG_FRAMECLASS_2_17_SHFT_RESOURCETYPE_VLAN                                          28
#define PNIP_R3_REG_FRAMECLASS_2_17_RSTV_RESOURCETYPE_VLAN                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_17__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
	@ingroup        FRAMECLASS_2_17
	@param Address  0x00010240
	@param Mask     0x20000000
	@param Shift    29
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_17__MSK_RESOURCETYPE_SELECT                                           0x20000000
#define PNIP_REG_FRAMECLASS_2_17_SHFT_RESOURCETYPE_SELECT                                           29
#define PNIP_REG_FRAMECLASS_2_17_RSTV_RESOURCETYPE_SELECT                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_17__PM PM
	@ingroup        FRAMECLASS_2_17
	@param Address  0x00010240
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_17__MSK_PM                                                            0x40000000
#define PNIP_REG_FRAMECLASS_2_17_SHFT_PM                                                            30
#define PNIP_REG_FRAMECLASS_2_17_RSTV_PM                                                            0x00000000

	/**
	@defgroup       FRAMECLASS_2_17__PM_SELECT PM_SELECT
	@ingroup        FRAMECLASS_2_17
	@param Address  0x00010240
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_17__MSK_PM_SELECT                                                     0x80000000
#define PNIP_REG_FRAMECLASS_2_17_SHFT_PM_SELECT                                                     31
#define PNIP_REG_FRAMECLASS_2_17_RSTV_PM_SELECT                                                     0x00000000


	/**
	@defgroup       FRAMECLASS_2_18 FRAMECLASS_2_18
	@ingroup        Register
	@param Address  0x00010244
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_2_18                                                                    0x00010244
#define PNIP_REG_FRAMECLASS_2_18                                                                    0x0000028C
#define PNIP_REG_FRAMECLASS_2_18_RST__VAL                                                           0x00010000

	/**
	@defgroup       FRAMECLASS_2_18__FRAMEHANDLING FRAMEHANDLING
	@ingroup        FRAMECLASS_2_18
	@param Address  0x00010244
	@param Mask     0x00000003
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_18__MSK_FRAMEHANDLING                                                 0x00000003
#define PNIP_REG_FRAMECLASS_2_18_SHFT_FRAMEHANDLING                                                 0
#define PNIP_REG_FRAMECLASS_2_18_RSTV_FRAMEHANDLING                                                 0x00000000

	/**
	@defgroup       FRAMECLASS_2_18__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
	@ingroup        FRAMECLASS_2_18
	@param Address  0x00010244
	@param Mask     0x00000004
	@param Shift    2
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_18__MSK_FRAMEHANDLING_SELECT                                          0x00000004
#define PNIP_REG_FRAMECLASS_2_18_SHFT_FRAMEHANDLING_SELECT                                          2
#define PNIP_REG_FRAMECLASS_2_18_RSTV_FRAMEHANDLING_SELECT                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_18__USETYPE USETYPE
	@ingroup        FRAMECLASS_2_18
	@param Address  0x00010244
	@param Mask     0x00000038
	@param Shift    3
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_18__MSK_USETYPE                                                       0x00000038
#define PNIP_REG_FRAMECLASS_2_18_SHFT_USETYPE                                                       3
#define PNIP_REG_FRAMECLASS_2_18_RSTV_USETYPE                                                       0x00000000

	/**
	@defgroup       FRAMECLASS_2_18__USETYPE_SELECT USETYPE_SELECT
	@ingroup        FRAMECLASS_2_18
	@param Address  0x00010244
	@param Mask     0x00000040
	@param Shift    6
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_18__MSK_USETYPE_SELECT                                                0x00000040
#define PNIP_REG_FRAMECLASS_2_18_SHFT_USETYPE_SELECT                                                6
#define PNIP_REG_FRAMECLASS_2_18_RSTV_USETYPE_SELECT                                                0x00000000

	/**
	@defgroup       FRAMECLASS_2_18__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
	@ingroup        FRAMECLASS_2_18
	@param Address  0x00010244
	@param Mask     0x00000380
	@param Shift    7
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_18__MSK_DEFAULTTRAFFIC_CLASS                                          0x00000380
#define PNIP_REG_FRAMECLASS_2_18_SHFT_DEFAULTTRAFFIC_CLASS                                          7
#define PNIP_REG_FRAMECLASS_2_18_RSTV_DEFAULTTRAFFIC_CLASS                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_18__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
	@ingroup        FRAMECLASS_2_18
	@param Address  0x00010244
	@param Mask     0x00000400
	@param Shift    10
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_18__MSK_DEFAULTTRAFFIC_SELECT                                         0x00000400
#define PNIP_REG_FRAMECLASS_2_18_SHFT_DEFAULTTRAFFIC_SELECT                                         10
#define PNIP_REG_FRAMECLASS_2_18_RSTV_DEFAULTTRAFFIC_SELECT                                         0x00000000

	/**
	@defgroup       FRAMECLASS_2_18__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
	@ingroup        FRAMECLASS_2_18
	@param Address  0x00010244
	@param Mask     0x00000800
	@param Shift    11
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_18__MSK_FRAMETRAFFIC_SELECT                                           0x00000800
#define PNIP_REG_FRAMECLASS_2_18_SHFT_FRAMETRAFFIC_SELECT                                           11
#define PNIP_REG_FRAMECLASS_2_18_RSTV_FRAMETRAFFIC_SELECT                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_18__REDUNDANCY REDUNDANCY
	@ingroup        FRAMECLASS_2_18
	@param Address  0x00010244
	@param Mask     0x00001000
	@param Shift    12
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_18__MSK_REDUNDANCY                                                    0x00001000
#define PNIP_REG_FRAMECLASS_2_18_SHFT_REDUNDANCY                                                    12
#define PNIP_REG_FRAMECLASS_2_18_RSTV_REDUNDANCY                                                    0x00000000

	/**
	@defgroup       FRAMECLASS_2_18__FRAGMENTATION FRAGMENTATION
	@ingroup        FRAMECLASS_2_18
	@param Address  0x00010244
	@param Mask     0x00002000
	@param Shift    13
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_18__MSK_FRAGMENTATION                                                 0x00002000
#define PNIP_REG_FRAMECLASS_2_18_SHFT_FRAGMENTATION                                                 13
#define PNIP_REG_FRAMECLASS_2_18_RSTV_FRAGMENTATION                                                 0x00000000

	/**
	@defgroup       FRAMECLASS_2_18__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
	@ingroup        FRAMECLASS_2_18
	@param Address  0x00010244
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == 1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R1_REG_FRAMECLASS_2_18__MSK_BRIDGEDELAY_ENABLE                                         0x00004000
#define PNIP_R1_REG_FRAMECLASS_2_18_SHFT_BRIDGEDELAY_ENABLE                                         14
#define PNIP_R1_REG_FRAMECLASS_2_18_RSTV_BRIDGEDELAY_ENABLE                                         0x00000000

	/**
	@defgroup       FRAMECLASS_2_18__USETYPE_EXTENSION USETYPE_EXTENSION
	@ingroup        FRAMECLASS_2_18
	@param Address  0x00010244
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FRAMECLASS_2_18__MSK_USETYPE_EXTENSION                                          0x00004000
#define PNIP_R3_REG_FRAMECLASS_2_18_SHFT_USETYPE_EXTENSION                                          14
#define PNIP_R3_REG_FRAMECLASS_2_18_RSTV_USETYPE_EXTENSION                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_18__LEARNING_DISABLE LEARNING_DISABLE
	@ingroup        FRAMECLASS_2_18
	@param Address  0x00010244
	@param Mask     0x00008000
	@param Shift    15
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_18__MSK_LEARNING_DISABLE                                              0x00008000
#define PNIP_REG_FRAMECLASS_2_18_SHFT_LEARNING_DISABLE                                              15
#define PNIP_REG_FRAMECLASS_2_18_RSTV_LEARNING_DISABLE                                              0x00000000

	/**
	@defgroup       FRAMECLASS_2_18__BITTYPE_SELECT BITTYPE_SELECT
	@ingroup        FRAMECLASS_2_18
	@param Address  0x00010244
	@param Mask     0x00030000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_18__MSK_BITTYPE_SELECT                                                0x00030000
#define PNIP_REG_FRAMECLASS_2_18_SHFT_BITTYPE_SELECT                                                16
#define PNIP_REG_FRAMECLASS_2_18_RSTV_BITTYPE_SELECT                                                0x00000001

	/**
	@defgroup       FRAMECLASS_2_18__APITYPE APITYPE
	@ingroup        FRAMECLASS_2_18
	@param Address  0x00010244
	@param Mask     0x003C0000
	@param Shift    18
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_18__MSK_APITYPE                                                       0x003C0000
#define PNIP_REG_FRAMECLASS_2_18_SHFT_APITYPE                                                       18
#define PNIP_REG_FRAMECLASS_2_18_RSTV_APITYPE                                                       0x00000000

	/**
	@defgroup       FRAMECLASS_2_18__APITYPE_SELECT APITYPE_SELECT
	@ingroup        FRAMECLASS_2_18
	@param Address  0x00010244
	@param Mask     0x00800000
	@param Shift    23
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_18__MSK_APITYPE_SELECT                                                0x00800000
#define PNIP_REG_FRAMECLASS_2_18_SHFT_APITYPE_SELECT                                                23
#define PNIP_REG_FRAMECLASS_2_18_RSTV_APITYPE_SELECT                                                0x00000000

	/**
	@defgroup       FRAMECLASS_2_18__RESOURCETYPE RESOURCETYPE
	@ingroup        FRAMECLASS_2_18
	@param Address  0x00010244
	@param Mask     0x0F000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_18__MSK_RESOURCETYPE                                                  0x0F000000
#define PNIP_REG_FRAMECLASS_2_18_SHFT_RESOURCETYPE                                                  24
#define PNIP_REG_FRAMECLASS_2_18_RSTV_RESOURCETYPE                                                  0x00000000

	/**
	@defgroup       FRAMECLASS_2_18__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
	@ingroup        FRAMECLASS_2_18
	@param Address  0x00010244
	@param Mask     0x10000000
	@param Shift    28
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FRAMECLASS_2_18__MSK_RESOURCETYPE_VLAN                                          0x10000000
#define PNIP_R3_REG_FRAMECLASS_2_18_SHFT_RESOURCETYPE_VLAN                                          28
#define PNIP_R3_REG_FRAMECLASS_2_18_RSTV_RESOURCETYPE_VLAN                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_18__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
	@ingroup        FRAMECLASS_2_18
	@param Address  0x00010244
	@param Mask     0x20000000
	@param Shift    29
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_18__MSK_RESOURCETYPE_SELECT                                           0x20000000
#define PNIP_REG_FRAMECLASS_2_18_SHFT_RESOURCETYPE_SELECT                                           29
#define PNIP_REG_FRAMECLASS_2_18_RSTV_RESOURCETYPE_SELECT                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_18__PM PM
	@ingroup        FRAMECLASS_2_18
	@param Address  0x00010244
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_18__MSK_PM                                                            0x40000000
#define PNIP_REG_FRAMECLASS_2_18_SHFT_PM                                                            30
#define PNIP_REG_FRAMECLASS_2_18_RSTV_PM                                                            0x00000000

	/**
	@defgroup       FRAMECLASS_2_18__PM_SELECT PM_SELECT
	@ingroup        FRAMECLASS_2_18
	@param Address  0x00010244
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_18__MSK_PM_SELECT                                                     0x80000000
#define PNIP_REG_FRAMECLASS_2_18_SHFT_PM_SELECT                                                     31
#define PNIP_REG_FRAMECLASS_2_18_RSTV_PM_SELECT                                                     0x00000000


	/**
	@defgroup       FRAMECLASS_2_19 FRAMECLASS_2_19
	@ingroup        Register
	@param Address  0x00010248
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_2_19                                                                    0x00010248
#define PNIP_REG_FRAMECLASS_2_19                                                                    0x00000290
#define PNIP_REG_FRAMECLASS_2_19_RST__VAL                                                           0x00010000

	/**
	@defgroup       FRAMECLASS_2_19__FRAMEHANDLING FRAMEHANDLING
	@ingroup        FRAMECLASS_2_19
	@param Address  0x00010248
	@param Mask     0x00000003
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_19__MSK_FRAMEHANDLING                                                 0x00000003
#define PNIP_REG_FRAMECLASS_2_19_SHFT_FRAMEHANDLING                                                 0
#define PNIP_REG_FRAMECLASS_2_19_RSTV_FRAMEHANDLING                                                 0x00000000

	/**
	@defgroup       FRAMECLASS_2_19__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
	@ingroup        FRAMECLASS_2_19
	@param Address  0x00010248
	@param Mask     0x00000004
	@param Shift    2
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_19__MSK_FRAMEHANDLING_SELECT                                          0x00000004
#define PNIP_REG_FRAMECLASS_2_19_SHFT_FRAMEHANDLING_SELECT                                          2
#define PNIP_REG_FRAMECLASS_2_19_RSTV_FRAMEHANDLING_SELECT                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_19__USETYPE USETYPE
	@ingroup        FRAMECLASS_2_19
	@param Address  0x00010248
	@param Mask     0x00000038
	@param Shift    3
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_19__MSK_USETYPE                                                       0x00000038
#define PNIP_REG_FRAMECLASS_2_19_SHFT_USETYPE                                                       3
#define PNIP_REG_FRAMECLASS_2_19_RSTV_USETYPE                                                       0x00000000

	/**
	@defgroup       FRAMECLASS_2_19__USETYPE_SELECT USETYPE_SELECT
	@ingroup        FRAMECLASS_2_19
	@param Address  0x00010248
	@param Mask     0x00000040
	@param Shift    6
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_19__MSK_USETYPE_SELECT                                                0x00000040
#define PNIP_REG_FRAMECLASS_2_19_SHFT_USETYPE_SELECT                                                6
#define PNIP_REG_FRAMECLASS_2_19_RSTV_USETYPE_SELECT                                                0x00000000

	/**
	@defgroup       FRAMECLASS_2_19__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
	@ingroup        FRAMECLASS_2_19
	@param Address  0x00010248
	@param Mask     0x00000380
	@param Shift    7
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_19__MSK_DEFAULTTRAFFIC_CLASS                                          0x00000380
#define PNIP_REG_FRAMECLASS_2_19_SHFT_DEFAULTTRAFFIC_CLASS                                          7
#define PNIP_REG_FRAMECLASS_2_19_RSTV_DEFAULTTRAFFIC_CLASS                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_19__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
	@ingroup        FRAMECLASS_2_19
	@param Address  0x00010248
	@param Mask     0x00000400
	@param Shift    10
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_19__MSK_DEFAULTTRAFFIC_SELECT                                         0x00000400
#define PNIP_REG_FRAMECLASS_2_19_SHFT_DEFAULTTRAFFIC_SELECT                                         10
#define PNIP_REG_FRAMECLASS_2_19_RSTV_DEFAULTTRAFFIC_SELECT                                         0x00000000

	/**
	@defgroup       FRAMECLASS_2_19__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
	@ingroup        FRAMECLASS_2_19
	@param Address  0x00010248
	@param Mask     0x00000800
	@param Shift    11
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_19__MSK_FRAMETRAFFIC_SELECT                                           0x00000800
#define PNIP_REG_FRAMECLASS_2_19_SHFT_FRAMETRAFFIC_SELECT                                           11
#define PNIP_REG_FRAMECLASS_2_19_RSTV_FRAMETRAFFIC_SELECT                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_19__REDUNDANCY REDUNDANCY
	@ingroup        FRAMECLASS_2_19
	@param Address  0x00010248
	@param Mask     0x00001000
	@param Shift    12
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_19__MSK_REDUNDANCY                                                    0x00001000
#define PNIP_REG_FRAMECLASS_2_19_SHFT_REDUNDANCY                                                    12
#define PNIP_REG_FRAMECLASS_2_19_RSTV_REDUNDANCY                                                    0x00000000

	/**
	@defgroup       FRAMECLASS_2_19__FRAGMENTATION FRAGMENTATION
	@ingroup        FRAMECLASS_2_19
	@param Address  0x00010248
	@param Mask     0x00002000
	@param Shift    13
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_19__MSK_FRAGMENTATION                                                 0x00002000
#define PNIP_REG_FRAMECLASS_2_19_SHFT_FRAGMENTATION                                                 13
#define PNIP_REG_FRAMECLASS_2_19_RSTV_FRAGMENTATION                                                 0x00000000

	/**
	@defgroup       FRAMECLASS_2_19__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
	@ingroup        FRAMECLASS_2_19
	@param Address  0x00010248
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == 1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R1_REG_FRAMECLASS_2_19__MSK_BRIDGEDELAY_ENABLE                                         0x00004000
#define PNIP_R1_REG_FRAMECLASS_2_19_SHFT_BRIDGEDELAY_ENABLE                                         14
#define PNIP_R1_REG_FRAMECLASS_2_19_RSTV_BRIDGEDELAY_ENABLE                                         0x00000000

	/**
	@defgroup       FRAMECLASS_2_19__USETYPE_EXTENSION USETYPE_EXTENSION
	@ingroup        FRAMECLASS_2_19
	@param Address  0x00010248
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FRAMECLASS_2_19__MSK_USETYPE_EXTENSION                                          0x00004000
#define PNIP_R3_REG_FRAMECLASS_2_19_SHFT_USETYPE_EXTENSION                                          14
#define PNIP_R3_REG_FRAMECLASS_2_19_RSTV_USETYPE_EXTENSION                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_19__LEARNING_DISABLE LEARNING_DISABLE
	@ingroup        FRAMECLASS_2_19
	@param Address  0x00010248
	@param Mask     0x00008000
	@param Shift    15
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_19__MSK_LEARNING_DISABLE                                              0x00008000
#define PNIP_REG_FRAMECLASS_2_19_SHFT_LEARNING_DISABLE                                              15
#define PNIP_REG_FRAMECLASS_2_19_RSTV_LEARNING_DISABLE                                              0x00000000

	/**
	@defgroup       FRAMECLASS_2_19__BITTYPE_SELECT BITTYPE_SELECT
	@ingroup        FRAMECLASS_2_19
	@param Address  0x00010248
	@param Mask     0x00030000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_19__MSK_BITTYPE_SELECT                                                0x00030000
#define PNIP_REG_FRAMECLASS_2_19_SHFT_BITTYPE_SELECT                                                16
#define PNIP_REG_FRAMECLASS_2_19_RSTV_BITTYPE_SELECT                                                0x00000001

	/**
	@defgroup       FRAMECLASS_2_19__APITYPE APITYPE
	@ingroup        FRAMECLASS_2_19
	@param Address  0x00010248
	@param Mask     0x003C0000
	@param Shift    18
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_19__MSK_APITYPE                                                       0x003C0000
#define PNIP_REG_FRAMECLASS_2_19_SHFT_APITYPE                                                       18
#define PNIP_REG_FRAMECLASS_2_19_RSTV_APITYPE                                                       0x00000000

	/**
	@defgroup       FRAMECLASS_2_19__APITYPE_SELECT APITYPE_SELECT
	@ingroup        FRAMECLASS_2_19
	@param Address  0x00010248
	@param Mask     0x00800000
	@param Shift    23
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_19__MSK_APITYPE_SELECT                                                0x00800000
#define PNIP_REG_FRAMECLASS_2_19_SHFT_APITYPE_SELECT                                                23
#define PNIP_REG_FRAMECLASS_2_19_RSTV_APITYPE_SELECT                                                0x00000000

	/**
	@defgroup       FRAMECLASS_2_19__RESOURCETYPE RESOURCETYPE
	@ingroup        FRAMECLASS_2_19
	@param Address  0x00010248
	@param Mask     0x0F000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_19__MSK_RESOURCETYPE                                                  0x0F000000
#define PNIP_REG_FRAMECLASS_2_19_SHFT_RESOURCETYPE                                                  24
#define PNIP_REG_FRAMECLASS_2_19_RSTV_RESOURCETYPE                                                  0x00000000

	/**
	@defgroup       FRAMECLASS_2_19__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
	@ingroup        FRAMECLASS_2_19
	@param Address  0x00010248
	@param Mask     0x10000000
	@param Shift    28
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FRAMECLASS_2_19__MSK_RESOURCETYPE_VLAN                                          0x10000000
#define PNIP_R3_REG_FRAMECLASS_2_19_SHFT_RESOURCETYPE_VLAN                                          28
#define PNIP_R3_REG_FRAMECLASS_2_19_RSTV_RESOURCETYPE_VLAN                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_19__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
	@ingroup        FRAMECLASS_2_19
	@param Address  0x00010248
	@param Mask     0x20000000
	@param Shift    29
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_19__MSK_RESOURCETYPE_SELECT                                           0x20000000
#define PNIP_REG_FRAMECLASS_2_19_SHFT_RESOURCETYPE_SELECT                                           29
#define PNIP_REG_FRAMECLASS_2_19_RSTV_RESOURCETYPE_SELECT                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_19__PM PM
	@ingroup        FRAMECLASS_2_19
	@param Address  0x00010248
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_19__MSK_PM                                                            0x40000000
#define PNIP_REG_FRAMECLASS_2_19_SHFT_PM                                                            30
#define PNIP_REG_FRAMECLASS_2_19_RSTV_PM                                                            0x00000000

	/**
	@defgroup       FRAMECLASS_2_19__PM_SELECT PM_SELECT
	@ingroup        FRAMECLASS_2_19
	@param Address  0x00010248
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_19__MSK_PM_SELECT                                                     0x80000000
#define PNIP_REG_FRAMECLASS_2_19_SHFT_PM_SELECT                                                     31
#define PNIP_REG_FRAMECLASS_2_19_RSTV_PM_SELECT                                                     0x00000000


	/**
	@defgroup       FRAMECLASS_2_20 FRAMECLASS_2_20
	@ingroup        Register
	@param Address  0x0001024C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_2_20                                                                    0x0001024C
#define PNIP_REG_FRAMECLASS_2_20                                                                    0x00000294
#define PNIP_REG_FRAMECLASS_2_20_RST__VAL                                                           0x00010000

	/**
	@defgroup       FRAMECLASS_2_20__FRAMEHANDLING FRAMEHANDLING
	@ingroup        FRAMECLASS_2_20
	@param Address  0x0001024C
	@param Mask     0x00000003
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_20__MSK_FRAMEHANDLING                                                 0x00000003
#define PNIP_REG_FRAMECLASS_2_20_SHFT_FRAMEHANDLING                                                 0
#define PNIP_REG_FRAMECLASS_2_20_RSTV_FRAMEHANDLING                                                 0x00000000

	/**
	@defgroup       FRAMECLASS_2_20__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
	@ingroup        FRAMECLASS_2_20
	@param Address  0x0001024C
	@param Mask     0x00000004
	@param Shift    2
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_20__MSK_FRAMEHANDLING_SELECT                                          0x00000004
#define PNIP_REG_FRAMECLASS_2_20_SHFT_FRAMEHANDLING_SELECT                                          2
#define PNIP_REG_FRAMECLASS_2_20_RSTV_FRAMEHANDLING_SELECT                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_20__USETYPE USETYPE
	@ingroup        FRAMECLASS_2_20
	@param Address  0x0001024C
	@param Mask     0x00000038
	@param Shift    3
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_20__MSK_USETYPE                                                       0x00000038
#define PNIP_REG_FRAMECLASS_2_20_SHFT_USETYPE                                                       3
#define PNIP_REG_FRAMECLASS_2_20_RSTV_USETYPE                                                       0x00000000

	/**
	@defgroup       FRAMECLASS_2_20__USETYPE_SELECT USETYPE_SELECT
	@ingroup        FRAMECLASS_2_20
	@param Address  0x0001024C
	@param Mask     0x00000040
	@param Shift    6
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_20__MSK_USETYPE_SELECT                                                0x00000040
#define PNIP_REG_FRAMECLASS_2_20_SHFT_USETYPE_SELECT                                                6
#define PNIP_REG_FRAMECLASS_2_20_RSTV_USETYPE_SELECT                                                0x00000000

	/**
	@defgroup       FRAMECLASS_2_20__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
	@ingroup        FRAMECLASS_2_20
	@param Address  0x0001024C
	@param Mask     0x00000380
	@param Shift    7
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_20__MSK_DEFAULTTRAFFIC_CLASS                                          0x00000380
#define PNIP_REG_FRAMECLASS_2_20_SHFT_DEFAULTTRAFFIC_CLASS                                          7
#define PNIP_REG_FRAMECLASS_2_20_RSTV_DEFAULTTRAFFIC_CLASS                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_20__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
	@ingroup        FRAMECLASS_2_20
	@param Address  0x0001024C
	@param Mask     0x00000400
	@param Shift    10
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_20__MSK_DEFAULTTRAFFIC_SELECT                                         0x00000400
#define PNIP_REG_FRAMECLASS_2_20_SHFT_DEFAULTTRAFFIC_SELECT                                         10
#define PNIP_REG_FRAMECLASS_2_20_RSTV_DEFAULTTRAFFIC_SELECT                                         0x00000000

	/**
	@defgroup       FRAMECLASS_2_20__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
	@ingroup        FRAMECLASS_2_20
	@param Address  0x0001024C
	@param Mask     0x00000800
	@param Shift    11
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_20__MSK_FRAMETRAFFIC_SELECT                                           0x00000800
#define PNIP_REG_FRAMECLASS_2_20_SHFT_FRAMETRAFFIC_SELECT                                           11
#define PNIP_REG_FRAMECLASS_2_20_RSTV_FRAMETRAFFIC_SELECT                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_20__REDUNDANCY REDUNDANCY
	@ingroup        FRAMECLASS_2_20
	@param Address  0x0001024C
	@param Mask     0x00001000
	@param Shift    12
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_20__MSK_REDUNDANCY                                                    0x00001000
#define PNIP_REG_FRAMECLASS_2_20_SHFT_REDUNDANCY                                                    12
#define PNIP_REG_FRAMECLASS_2_20_RSTV_REDUNDANCY                                                    0x00000000

	/**
	@defgroup       FRAMECLASS_2_20__FRAGMENTATION FRAGMENTATION
	@ingroup        FRAMECLASS_2_20
	@param Address  0x0001024C
	@param Mask     0x00002000
	@param Shift    13
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_20__MSK_FRAGMENTATION                                                 0x00002000
#define PNIP_REG_FRAMECLASS_2_20_SHFT_FRAGMENTATION                                                 13
#define PNIP_REG_FRAMECLASS_2_20_RSTV_FRAGMENTATION                                                 0x00000000

	/**
	@defgroup       FRAMECLASS_2_20__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
	@ingroup        FRAMECLASS_2_20
	@param Address  0x0001024C
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == 1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R1_REG_FRAMECLASS_2_20__MSK_BRIDGEDELAY_ENABLE                                         0x00004000
#define PNIP_R1_REG_FRAMECLASS_2_20_SHFT_BRIDGEDELAY_ENABLE                                         14
#define PNIP_R1_REG_FRAMECLASS_2_20_RSTV_BRIDGEDELAY_ENABLE                                         0x00000000

	/**
	@defgroup       FRAMECLASS_2_20__USETYPE_EXTENSION USETYPE_EXTENSION
	@ingroup        FRAMECLASS_2_20
	@param Address  0x0001024C
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FRAMECLASS_2_20__MSK_USETYPE_EXTENSION                                          0x00004000
#define PNIP_R3_REG_FRAMECLASS_2_20_SHFT_USETYPE_EXTENSION                                          14
#define PNIP_R3_REG_FRAMECLASS_2_20_RSTV_USETYPE_EXTENSION                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_20__LEARNING_DISABLE LEARNING_DISABLE
	@ingroup        FRAMECLASS_2_20
	@param Address  0x0001024C
	@param Mask     0x00008000
	@param Shift    15
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_20__MSK_LEARNING_DISABLE                                              0x00008000
#define PNIP_REG_FRAMECLASS_2_20_SHFT_LEARNING_DISABLE                                              15
#define PNIP_REG_FRAMECLASS_2_20_RSTV_LEARNING_DISABLE                                              0x00000000

	/**
	@defgroup       FRAMECLASS_2_20__BITTYPE_SELECT BITTYPE_SELECT
	@ingroup        FRAMECLASS_2_20
	@param Address  0x0001024C
	@param Mask     0x00030000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_20__MSK_BITTYPE_SELECT                                                0x00030000
#define PNIP_REG_FRAMECLASS_2_20_SHFT_BITTYPE_SELECT                                                16
#define PNIP_REG_FRAMECLASS_2_20_RSTV_BITTYPE_SELECT                                                0x00000001

	/**
	@defgroup       FRAMECLASS_2_20__APITYPE APITYPE
	@ingroup        FRAMECLASS_2_20
	@param Address  0x0001024C
	@param Mask     0x003C0000
	@param Shift    18
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_20__MSK_APITYPE                                                       0x003C0000
#define PNIP_REG_FRAMECLASS_2_20_SHFT_APITYPE                                                       18
#define PNIP_REG_FRAMECLASS_2_20_RSTV_APITYPE                                                       0x00000000

	/**
	@defgroup       FRAMECLASS_2_20__APITYPE_SELECT APITYPE_SELECT
	@ingroup        FRAMECLASS_2_20
	@param Address  0x0001024C
	@param Mask     0x00800000
	@param Shift    23
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_20__MSK_APITYPE_SELECT                                                0x00800000
#define PNIP_REG_FRAMECLASS_2_20_SHFT_APITYPE_SELECT                                                23
#define PNIP_REG_FRAMECLASS_2_20_RSTV_APITYPE_SELECT                                                0x00000000

	/**
	@defgroup       FRAMECLASS_2_20__RESOURCETYPE RESOURCETYPE
	@ingroup        FRAMECLASS_2_20
	@param Address  0x0001024C
	@param Mask     0x0F000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_20__MSK_RESOURCETYPE                                                  0x0F000000
#define PNIP_REG_FRAMECLASS_2_20_SHFT_RESOURCETYPE                                                  24
#define PNIP_REG_FRAMECLASS_2_20_RSTV_RESOURCETYPE                                                  0x00000000

	/**
	@defgroup       FRAMECLASS_2_20__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
	@ingroup        FRAMECLASS_2_20
	@param Address  0x0001024C
	@param Mask     0x10000000
	@param Shift    28
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FRAMECLASS_2_20__MSK_RESOURCETYPE_VLAN                                          0x10000000
#define PNIP_R3_REG_FRAMECLASS_2_20_SHFT_RESOURCETYPE_VLAN                                          28
#define PNIP_R3_REG_FRAMECLASS_2_20_RSTV_RESOURCETYPE_VLAN                                          0x00000000

	/**
	@defgroup       FRAMECLASS_2_20__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
	@ingroup        FRAMECLASS_2_20
	@param Address  0x0001024C
	@param Mask     0x20000000
	@param Shift    29
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_20__MSK_RESOURCETYPE_SELECT                                           0x20000000
#define PNIP_REG_FRAMECLASS_2_20_SHFT_RESOURCETYPE_SELECT                                           29
#define PNIP_REG_FRAMECLASS_2_20_RSTV_RESOURCETYPE_SELECT                                           0x00000000

	/**
	@defgroup       FRAMECLASS_2_20__PM PM
	@ingroup        FRAMECLASS_2_20
	@param Address  0x0001024C
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_20__MSK_PM                                                            0x40000000
#define PNIP_REG_FRAMECLASS_2_20_SHFT_PM                                                            30
#define PNIP_REG_FRAMECLASS_2_20_RSTV_PM                                                            0x00000000

	/**
	@defgroup       FRAMECLASS_2_20__PM_SELECT PM_SELECT
	@ingroup        FRAMECLASS_2_20
	@param Address  0x0001024C
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_2_20__MSK_PM_SELECT                                                     0x80000000
#define PNIP_REG_FRAMECLASS_2_20_SHFT_PM_SELECT                                                     31
#define PNIP_REG_FRAMECLASS_2_20_RSTV_PM_SELECT                                                     0x00000000


	/**
	@defgroup       FRAMECLASS_DEFAULT FRAMECLASS_DEFAULT
	@ingroup        Register
	@param Address  0x00010300
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FRAMECLASS_DEFAULT                                                                 0x00010300
#define PNIP_REG_FRAMECLASS_DEFAULT                                                                 0x00000298
#define PNIP_REG_FRAMECLASS_DEFAULT_RST__VAL                                                        0xA0832444

	/**
	@defgroup       FRAMECLASS_DEFAULT__FRAMEHANDLING FRAMEHANDLING
	@ingroup        FRAMECLASS_DEFAULT
	@param Address  0x00010300
	@param Mask     0x00000003
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_DEFAULT__MSK_FRAMEHANDLING                                              0x00000003
#define PNIP_REG_FRAMECLASS_DEFAULT_SHFT_FRAMEHANDLING                                              0
#define PNIP_REG_FRAMECLASS_DEFAULT_RSTV_FRAMEHANDLING                                              0x00000000

	/**
	@defgroup       FRAMECLASS_DEFAULT__FRAMEHANDLING_SELECT FRAMEHANDLING_SELECT
	@ingroup        FRAMECLASS_DEFAULT
	@param Address  0x00010300
	@param Mask     0x00000004
	@param Shift    2
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_DEFAULT__MSK_FRAMEHANDLING_SELECT                                       0x00000004
#define PNIP_REG_FRAMECLASS_DEFAULT_SHFT_FRAMEHANDLING_SELECT                                       2
#define PNIP_REG_FRAMECLASS_DEFAULT_RSTV_FRAMEHANDLING_SELECT                                       0x00000001

	/**
	@defgroup       FRAMECLASS_DEFAULT__USETYPE USETYPE
	@ingroup        FRAMECLASS_DEFAULT
	@param Address  0x00010300
	@param Mask     0x00000038
	@param Shift    3
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_DEFAULT__MSK_USETYPE                                                    0x00000038
#define PNIP_REG_FRAMECLASS_DEFAULT_SHFT_USETYPE                                                    3
#define PNIP_REG_FRAMECLASS_DEFAULT_RSTV_USETYPE                                                    0x00000000

	/**
	@defgroup       FRAMECLASS_DEFAULT__USETYPE_SELECT USETYPE_SELECT
	@ingroup        FRAMECLASS_DEFAULT
	@param Address  0x00010300
	@param Mask     0x00000040
	@param Shift    6
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_DEFAULT__MSK_USETYPE_SELECT                                             0x00000040
#define PNIP_REG_FRAMECLASS_DEFAULT_SHFT_USETYPE_SELECT                                             6
#define PNIP_REG_FRAMECLASS_DEFAULT_RSTV_USETYPE_SELECT                                             0x00000001

	/**
	@defgroup       FRAMECLASS_DEFAULT__DEFAULTTRAFFIC_CLASS DEFAULTTRAFFIC_CLASS
	@ingroup        FRAMECLASS_DEFAULT
	@param Address  0x00010300
	@param Mask     0x00000380
	@param Shift    7
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_DEFAULT__MSK_DEFAULTTRAFFIC_CLASS                                       0x00000380
#define PNIP_REG_FRAMECLASS_DEFAULT_SHFT_DEFAULTTRAFFIC_CLASS                                       7
#define PNIP_REG_FRAMECLASS_DEFAULT_RSTV_DEFAULTTRAFFIC_CLASS                                       0x00000000

	/**
	@defgroup       FRAMECLASS_DEFAULT__DEFAULTTRAFFIC_SELECT DEFAULTTRAFFIC_SELECT
	@ingroup        FRAMECLASS_DEFAULT
	@param Address  0x00010300
	@param Mask     0x00000400
	@param Shift    10
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_DEFAULT__MSK_DEFAULTTRAFFIC_SELECT                                      0x00000400
#define PNIP_REG_FRAMECLASS_DEFAULT_SHFT_DEFAULTTRAFFIC_SELECT                                      10
#define PNIP_REG_FRAMECLASS_DEFAULT_RSTV_DEFAULTTRAFFIC_SELECT                                      0x00000001

	/**
	@defgroup       FRAMECLASS_DEFAULT__FRAMETRAFFIC_SELECT FRAMETRAFFIC_SELECT
	@ingroup        FRAMECLASS_DEFAULT
	@param Address  0x00010300
	@param Mask     0x00000800
	@param Shift    11
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_DEFAULT__MSK_FRAMETRAFFIC_SELECT                                        0x00000800
#define PNIP_REG_FRAMECLASS_DEFAULT_SHFT_FRAMETRAFFIC_SELECT                                        11
#define PNIP_REG_FRAMECLASS_DEFAULT_RSTV_FRAMETRAFFIC_SELECT                                        0x00000000

	/**
	@defgroup       FRAMECLASS_DEFAULT__REDUNDANCY REDUNDANCY
	@ingroup        FRAMECLASS_DEFAULT
	@param Address  0x00010300
	@param Mask     0x00001000
	@param Shift    12
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_DEFAULT__MSK_REDUNDANCY                                                 0x00001000
#define PNIP_REG_FRAMECLASS_DEFAULT_SHFT_REDUNDANCY                                                 12
#define PNIP_REG_FRAMECLASS_DEFAULT_RSTV_REDUNDANCY                                                 0x00000000

	/**
	@defgroup       FRAMECLASS_DEFAULT__FRAGMENTATION FRAGMENTATION
	@ingroup        FRAMECLASS_DEFAULT
	@param Address  0x00010300
	@param Mask     0x00002000
	@param Shift    13
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_DEFAULT__MSK_FRAGMENTATION                                              0x00002000
#define PNIP_REG_FRAMECLASS_DEFAULT_SHFT_FRAGMENTATION                                              13
#define PNIP_REG_FRAMECLASS_DEFAULT_RSTV_FRAGMENTATION                                              0x00000001

	/**
	@defgroup       FRAMECLASS_DEFAULT__BRIDGEDELAY_ENABLE BRIDGEDELAY_ENABLE
	@ingroup        FRAMECLASS_DEFAULT
	@param Address  0x00010300
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == 1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R1_REG_FRAMECLASS_DEFAULT__MSK_BRIDGEDELAY_ENABLE                                      0x00004000
#define PNIP_R1_REG_FRAMECLASS_DEFAULT_SHFT_BRIDGEDELAY_ENABLE                                      14
#define PNIP_R1_REG_FRAMECLASS_DEFAULT_RSTV_BRIDGEDELAY_ENABLE                                      0x00000000

	/**
	@defgroup       FRAMECLASS_DEFAULT__USETYPE_EXTENSION USETYPE_EXTENSION
	@ingroup        FRAMECLASS_DEFAULT
	@param Address  0x00010300
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FRAMECLASS_DEFAULT__MSK_USETYPE_EXTENSION                                       0x00004000
#define PNIP_R3_REG_FRAMECLASS_DEFAULT_SHFT_USETYPE_EXTENSION                                       14
#define PNIP_R3_REG_FRAMECLASS_DEFAULT_RSTV_USETYPE_EXTENSION                                       0x00000000

	/**
	@defgroup       FRAMECLASS_DEFAULT__LEARNING_DISABLE LEARNING_DISABLE
	@ingroup        FRAMECLASS_DEFAULT
	@param Address  0x00010300
	@param Mask     0x00008000
	@param Shift    15
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_DEFAULT__MSK_LEARNING_DISABLE                                           0x00008000
#define PNIP_REG_FRAMECLASS_DEFAULT_SHFT_LEARNING_DISABLE                                           15
#define PNIP_REG_FRAMECLASS_DEFAULT_RSTV_LEARNING_DISABLE                                           0x00000000

	/**
	@defgroup       FRAMECLASS_DEFAULT__BITTYPE_SELECT BITTYPE_SELECT
	@ingroup        FRAMECLASS_DEFAULT
	@param Address  0x00010300
	@param Mask     0x00030000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000003
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_DEFAULT__MSK_BITTYPE_SELECT                                             0x00030000
#define PNIP_REG_FRAMECLASS_DEFAULT_SHFT_BITTYPE_SELECT                                             16
#define PNIP_REG_FRAMECLASS_DEFAULT_RSTV_BITTYPE_SELECT                                             0x00000003

	/**
	@defgroup       FRAMECLASS_DEFAULT__APITYPE APITYPE
	@ingroup        FRAMECLASS_DEFAULT
	@param Address  0x00010300
	@param Mask     0x003C0000
	@param Shift    18
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_DEFAULT__MSK_APITYPE                                                    0x003C0000
#define PNIP_REG_FRAMECLASS_DEFAULT_SHFT_APITYPE                                                    18
#define PNIP_REG_FRAMECLASS_DEFAULT_RSTV_APITYPE                                                    0x00000000

	/**
	@defgroup       FRAMECLASS_DEFAULT__APITYPE_SELECT APITYPE_SELECT
	@ingroup        FRAMECLASS_DEFAULT
	@param Address  0x00010300
	@param Mask     0x00800000
	@param Shift    23
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_DEFAULT__MSK_APITYPE_SELECT                                             0x00800000
#define PNIP_REG_FRAMECLASS_DEFAULT_SHFT_APITYPE_SELECT                                             23
#define PNIP_REG_FRAMECLASS_DEFAULT_RSTV_APITYPE_SELECT                                             0x00000001

	/**
	@defgroup       FRAMECLASS_DEFAULT__RESOURCETYPE RESOURCETYPE
	@ingroup        FRAMECLASS_DEFAULT
	@param Address  0x00010300
	@param Mask     0x0F000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_DEFAULT__MSK_RESOURCETYPE                                               0x0F000000
#define PNIP_REG_FRAMECLASS_DEFAULT_SHFT_RESOURCETYPE                                               24
#define PNIP_REG_FRAMECLASS_DEFAULT_RSTV_RESOURCETYPE                                               0x00000000

	/**
	@defgroup       FRAMECLASS_DEFAULT__RESOURCETYPE_VLAN RESOURCETYPE_VLAN
	@ingroup        FRAMECLASS_DEFAULT
	@param Address  0x00010300
	@param Mask     0x10000000
	@param Shift    28
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FRAMECLASS_DEFAULT__MSK_RESOURCETYPE_VLAN                                       0x10000000
#define PNIP_R3_REG_FRAMECLASS_DEFAULT_SHFT_RESOURCETYPE_VLAN                                       28
#define PNIP_R3_REG_FRAMECLASS_DEFAULT_RSTV_RESOURCETYPE_VLAN                                       0x00000000

	/**
	@defgroup       FRAMECLASS_DEFAULT__RESOURCETYPE_SELECT RESOURCETYPE_SELECT
	@ingroup        FRAMECLASS_DEFAULT
	@param Address  0x00010300
	@param Mask     0x20000000
	@param Shift    29
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_DEFAULT__MSK_RESOURCETYPE_SELECT                                        0x20000000
#define PNIP_REG_FRAMECLASS_DEFAULT_SHFT_RESOURCETYPE_SELECT                                        29
#define PNIP_REG_FRAMECLASS_DEFAULT_RSTV_RESOURCETYPE_SELECT                                        0x00000001

	/**
	@defgroup       FRAMECLASS_DEFAULT__PM PM
	@ingroup        FRAMECLASS_DEFAULT
	@param Address  0x00010300
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_DEFAULT__MSK_PM                                                         0x40000000
#define PNIP_REG_FRAMECLASS_DEFAULT_SHFT_PM                                                         30
#define PNIP_REG_FRAMECLASS_DEFAULT_RSTV_PM                                                         0x00000000

	/**
	@defgroup       FRAMECLASS_DEFAULT__PM_SELECT PM_SELECT
	@ingroup        FRAMECLASS_DEFAULT
	@param Address  0x00010300
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FRAMECLASS_DEFAULT__MSK_PM_SELECT                                                  0x80000000
#define PNIP_REG_FRAMECLASS_DEFAULT_SHFT_PM_SELECT                                                  31
#define PNIP_REG_FRAMECLASS_DEFAULT_RSTV_PM_SELECT                                                  0x00000001


	/**
	@defgroup       TRAFFIC_MODE TRAFFIC_MODE
	@ingroup        Register
	@param Address  0x00010418
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_TRAFFIC_MODE                                                                       0x00010418
#define PNIP_REG_TRAFFIC_MODE                                                                       0x0000029C
#define PNIP_REG_TRAFFIC_MODE_RST__VAL                                                              0x00000000

	/**
	@defgroup       TRAFFIC_MODE__TRAFFICMODE_IFA TRAFFICMODE_IFA
	@ingroup        TRAFFIC_MODE
	@param Address  0x00010418
	@param Mask     0x00000003
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_TRAFFIC_MODE__MSK_TRAFFICMODE_IFA                                                  0x00000003
#define PNIP_REG_TRAFFIC_MODE_SHFT_TRAFFICMODE_IFA                                                  0
#define PNIP_REG_TRAFFIC_MODE_RSTV_TRAFFICMODE_IFA                                                  0x00000000

	/**
	@defgroup       TRAFFIC_MODE__TRAFFICMODE_IFB TRAFFICMODE_IFB
	@ingroup        TRAFFIC_MODE
	@param Address  0x00010418
	@param Mask     0x0000000C
	@param Shift    2
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_TRAFFIC_MODE__MSK_TRAFFICMODE_IFB                                                  0x0000000C
#define PNIP_REG_TRAFFIC_MODE_SHFT_TRAFFICMODE_IFB                                                  2
#define PNIP_REG_TRAFFIC_MODE_RSTV_TRAFFICMODE_IFB                                                  0x00000000

	/**
	@defgroup       TRAFFIC_MODE__TRAFFICMODE_P1 TRAFFICMODE_P1
	@ingroup        TRAFFIC_MODE
	@param Address  0x00010418
	@param Mask     0x00000030
	@param Shift    4
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_TRAFFIC_MODE__MSK_TRAFFICMODE_P1                                                   0x00000030
#define PNIP_REG_TRAFFIC_MODE_SHFT_TRAFFICMODE_P1                                                   4
#define PNIP_REG_TRAFFIC_MODE_RSTV_TRAFFICMODE_P1                                                   0x00000000

	/**
	@defgroup       TRAFFIC_MODE__TRAFFICMODE_P2 TRAFFICMODE_P2
	@ingroup        TRAFFIC_MODE
	@param Address  0x00010418
	@param Mask     0x000000C0
	@param Shift    6
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_TRAFFIC_MODE__MSK_TRAFFICMODE_P2                                                   0x000000C0
#define PNIP_REG_TRAFFIC_MODE_SHFT_TRAFFICMODE_P2                                                   6
#define PNIP_REG_TRAFFIC_MODE_RSTV_TRAFFICMODE_P2                                                   0x00000000

	/**
	@defgroup       TRAFFIC_MODE__TRAFFICMODE_P3 TRAFFICMODE_P3
	@ingroup        TRAFFIC_MODE
	@param Address  0x00010418
	@param Mask     0x00000300
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_TRAFFIC_MODE__MSK_TRAFFICMODE_P3                                                   0x00000300
#define PNIP_REG_TRAFFIC_MODE_SHFT_TRAFFICMODE_P3                                                   8
#define PNIP_REG_TRAFFIC_MODE_RSTV_TRAFFICMODE_P3                                                   0x00000000

	/**
	@defgroup       TRAFFIC_MODE__TRAFFICMODE_P4 TRAFFICMODE_P4
	@ingroup        TRAFFIC_MODE
	@param Address  0x00010418
	@param Mask     0x00000C00
	@param Shift    10
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == 4
	*/
#define PNIP_REG_TRAFFIC_MODE__MSK_TRAFFICMODE_P4                                                   0x00000C00
#define PNIP_REG_TRAFFIC_MODE_SHFT_TRAFFICMODE_P4                                                   10
#define PNIP_REG_TRAFFIC_MODE_RSTV_TRAFFICMODE_P4                                                   0x00000000


	/**
	@defgroup       UC_CONTROL UC_CONTROL
	@ingroup        Register
	@param Address  0x00011000
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_UC_CONTROL                                                                         0x00011000
#define PNIP_REG_UC_CONTROL                                                                         0x000002A0
#define PNIP_REG_UC_CONTROL_RST__VAL                                                                0x1F00551E

	/**
	@defgroup       UC_CONTROL__UC_LEARNING_ENABLE UC_LEARNING_ENABLE
	@ingroup        UC_CONTROL
	@param Address  0x00011000
	@param Mask     0x0000001F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000001E
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_UC_CONTROL__MSK_UC_LEARNING_ENABLE                                                 0x0000001F
#define PNIP_REG_UC_CONTROL_SHFT_UC_LEARNING_ENABLE                                                 0
#define PNIP_REG_UC_CONTROL_RSTV_UC_LEARNING_ENABLE                                                 0x0000001E

	/**
	@defgroup       UC_CONTROL__UC_LEARNING_ENABLE_R UC_LEARNING_ENABLE_R
	@ingroup        UC_CONTROL
	@param Address  0x00011000
	@param Mask     0x0000FF00
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000055
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_UC_CONTROL__MSK_UC_LEARNING_ENABLE_R                                               0x0000FF00
#define PNIP_REG_UC_CONTROL_SHFT_UC_LEARNING_ENABLE_R                                               8
#define PNIP_REG_UC_CONTROL_RSTV_UC_LEARNING_ENABLE_R                                               0x00000055

	/**
	@defgroup       UC_CONTROL__UC_ENABLE_SA_INGRESS UC_ENABLE_SA_INGRESS
	@ingroup        UC_CONTROL
	@param Address  0x00011000
	@param Mask     0x001E0000
	@param Shift    17
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_UC_CONTROL__MSK_UC_ENABLE_SA_INGRESS                                               0x001E0000
#define PNIP_REG_UC_CONTROL_SHFT_UC_ENABLE_SA_INGRESS                                               17
#define PNIP_REG_UC_CONTROL_RSTV_UC_ENABLE_SA_INGRESS                                               0x00000000

	/**
	@defgroup       UC_CONTROL__UC_RT_A_PRIORITY_ENABLE UC_RT_A_PRIORITY_ENABLE
	@ingroup        UC_CONTROL
	@param Address  0x00011000
	@param Mask     0x1F000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x0000001F
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_UC_CONTROL__MSK_UC_RT_A_PRIORITY_ENABLE                                            0x1F000000
#define PNIP_REG_UC_CONTROL_SHFT_UC_RT_A_PRIORITY_ENABLE                                            24
#define PNIP_REG_UC_CONTROL_RSTV_UC_RT_A_PRIORITY_ENABLE                                            0x0000001F


	/**
	@defgroup       UC_TABLE_BASE_A UC_TABLE_BASE_A
	@ingroup        Register
	@param Address  0x00011010
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_UC_TABLE_BASE_A                                                                    0x00011010
#define PNIP_REG_UC_TABLE_BASE_A                                                                    0x000002A4
#define PNIP_REG_UC_TABLE_BASE_A_RST__VAL                                                           0x00100000

	/**
	@defgroup       UC_TABLE_BASE_A__BASE_UC_TABLE BASE_UC_TABLE
	@ingroup        UC_TABLE_BASE_A
	@param Address  0x00011010
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00100000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_UC_TABLE_BASE_A__MSK_BASE_UC_TABLE                                                 0x001FFFFF
#define PNIP_REG_UC_TABLE_BASE_A_SHFT_BASE_UC_TABLE                                                 0
#define PNIP_REG_UC_TABLE_BASE_A_RSTV_BASE_UC_TABLE                                                 0x00100000


	/**
	@defgroup       UC_LFSR_RANGE_A UC_LFSR_RANGE_A
	@ingroup        Register
	@param Address  0x00011014
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  <= 2
	@param Type     == FPGA
	@param Port     == -1
	*/
//#define PNIP_R2F0_REG_UC_LFSR_RANGE_A                                                               0x00011014
#define PNIP_R2F0_REG_UC_LFSR_RANGE_A                                                               0x000002A8
#define PNIP_R2F0_REG_UC_LFSR_RANGE_A_RST__VAL                                                      0x0000001F

	/**
	@defgroup       UC_LFSR_RANGE_A__LFSRRANGE_A LFSRRANGE_A
	@ingroup        UC_LFSR_RANGE_A
	@param Address  0x00011014
	@param Mask     0x000001FF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000001F
	@param Version  <= 2
	@param Type     == FPGA
	@param Port     == -1
	*/
#define PNIP_R2F0_REG_UC_LFSR_RANGE_A__MSK_LFSRRANGE_A                                              0x000001FF
#define PNIP_R2F0_REG_UC_LFSR_RANGE_A_SHFT_LFSRRANGE_A                                              0
#define PNIP_R2F0_REG_UC_LFSR_RANGE_A_RSTV_LFSRRANGE_A                                              0x0000001F


	/**
	@defgroup       UC_LFSR_RANGE_A UC_LFSR_RANGE_A
	@ingroup        Register
	@param Address  0x00011014
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == 4
	*/
//#define PNIP_R3P4_REG_UC_LFSR_RANGE_A                                                               0x00011014
#define PNIP_R3P4_REG_UC_LFSR_RANGE_A                                                               0x000002A8
#define PNIP_R3P4_REG_UC_LFSR_RANGE_A_RST__VAL                                                      0x0000007F

	/**
	@defgroup       UC_LFSR_RANGE_A__LFSRRANGE_A LFSRRANGE_A
	@ingroup        UC_LFSR_RANGE_A
	@param Address  0x00011014
	@param Mask     0x000001FF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000007F
	@param Version  >= 3
	@param Type     == -1
	@param Port     == 4
	*/
#define PNIP_R3P4_REG_UC_LFSR_RANGE_A__MSK_LFSRRANGE_A                                              0x000001FF
#define PNIP_R3P4_REG_UC_LFSR_RANGE_A_SHFT_LFSRRANGE_A                                              0
#define PNIP_R3P4_REG_UC_LFSR_RANGE_A_RSTV_LFSRRANGE_A                                              0x0000007F


	/**
	@defgroup       UC_LFSR_RANGE_A UC_LFSR_RANGE_A
	@ingroup        Register
	@param Address  0x00011014
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == 2
	*/
//#define PNIP_R3P2_REG_UC_LFSR_RANGE_A                                                               0x00011014
#define PNIP_R3P2_REG_UC_LFSR_RANGE_A                                                               0x000002A8
#define PNIP_R3P2_REG_UC_LFSR_RANGE_A_RST__VAL                                                      0x0000003F

	/**
	@defgroup       UC_LFSR_RANGE_A__LFSRRANGE_A LFSRRANGE_A
	@ingroup        UC_LFSR_RANGE_A
	@param Address  0x00011014
	@param Mask     0x000001FF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000003F
	@param Version  >= 3
	@param Type     == -1
	@param Port     == 2
	*/
#define PNIP_R3P2_REG_UC_LFSR_RANGE_A__MSK_LFSRRANGE_A                                              0x000001FF
#define PNIP_R3P2_REG_UC_LFSR_RANGE_A_SHFT_LFSRRANGE_A                                              0
#define PNIP_R3P2_REG_UC_LFSR_RANGE_A_RSTV_LFSRRANGE_A                                              0x0000003F


	/**
	@defgroup       UC_LFSR_RANGE_A UC_LFSR_RANGE_A
	@ingroup        Register
	@param Address  0x00011014
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  <= 2
	@param Type     == ASIC
	@param Port     == -1
	*/
//#define PNIP_R2A0_REG_UC_LFSR_RANGE_A                                                               0x00011014
#define PNIP_R2A0_REG_UC_LFSR_RANGE_A                                                               0x000002A8
#define PNIP_R2A0_REG_UC_LFSR_RANGE_A_RST__VAL                                                      0x0000003F

	/**
	@defgroup       UC_LFSR_RANGE_A__LFSRRANGE_A LFSRRANGE_A
	@ingroup        UC_LFSR_RANGE_A
	@param Address  0x00011014
	@param Mask     0x000001FF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000003F
	@param Version  <= 2
	@param Type     == ASIC
	@param Port     == -1
	*/
#define PNIP_R2A0_REG_UC_LFSR_RANGE_A__MSK_LFSRRANGE_A                                              0x000001FF
#define PNIP_R2A0_REG_UC_LFSR_RANGE_A_SHFT_LFSRRANGE_A                                              0
#define PNIP_R2A0_REG_UC_LFSR_RANGE_A_RSTV_LFSRRANGE_A                                              0x0000003F


	/**
	@defgroup       UC_LFSR_RANGE_A UC_LFSR_RANGE_A
	@ingroup        Register
	@param Address  0x00011014
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  <= 2
	@param Type     == FPGA
	@param Port     == -1
	*/
//#define PNIP_R2F0_REG_UC_LFSR_RANGE_A                                                               0x00011014
#define PNIP_R2F0_REG_UC_LFSR_RANGE_A                                                               0x000002A8
#define PNIP_R2F0_REG_UC_LFSR_RANGE_A_RST__VAL                                                      0x0000001F

	/**
	@defgroup       UC_LFSR_RANGE_A__LFSRRANGE_A LFSRRANGE_A
	@ingroup        UC_LFSR_RANGE_A
	@param Address  0x00011014
	@param Mask     0x000001FF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000001F
	@param Version  <= 2
	@param Type     == FPGA
	@param Port     == -1
	*/
#define PNIP_R2F0_REG_UC_LFSR_RANGE_A__MSK_LFSRRANGE_A                                              0x000001FF
#define PNIP_R2F0_REG_UC_LFSR_RANGE_A_SHFT_LFSRRANGE_A                                              0
#define PNIP_R2F0_REG_UC_LFSR_RANGE_A_RSTV_LFSRRANGE_A                                              0x0000001F


	/**
	@defgroup       UC_LFSR_RANGE_A UC_LFSR_RANGE_A
	@ingroup        Register
	@param Address  0x00011014
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == 4
	*/
//#define PNIP_R3P4_REG_UC_LFSR_RANGE_A                                                               0x00011014
#define PNIP_R3P4_REG_UC_LFSR_RANGE_A                                                               0x000002A8
#define PNIP_R3P4_REG_UC_LFSR_RANGE_A_RST__VAL                                                      0x0000007F

	/**
	@defgroup       UC_LFSR_RANGE_A__LFSRRANGE_A LFSRRANGE_A
	@ingroup        UC_LFSR_RANGE_A
	@param Address  0x00011014
	@param Mask     0x000001FF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000007F
	@param Version  >= 3
	@param Type     == -1
	@param Port     == 4
	*/
#define PNIP_R3P4_REG_UC_LFSR_RANGE_A__MSK_LFSRRANGE_A                                              0x000001FF
#define PNIP_R3P4_REG_UC_LFSR_RANGE_A_SHFT_LFSRRANGE_A                                              0
#define PNIP_R3P4_REG_UC_LFSR_RANGE_A_RSTV_LFSRRANGE_A                                              0x0000007F


	/**
	@defgroup       UC_LFSR_RANGE_A UC_LFSR_RANGE_A
	@ingroup        Register
	@param Address  0x00011014
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == 2
	*/
//#define PNIP_R3P2_REG_UC_LFSR_RANGE_A                                                               0x00011014
#define PNIP_R3P2_REG_UC_LFSR_RANGE_A                                                               0x000002A8
#define PNIP_R3P2_REG_UC_LFSR_RANGE_A_RST__VAL                                                      0x0000003F

	/**
	@defgroup       UC_LFSR_RANGE_A__LFSRRANGE_A LFSRRANGE_A
	@ingroup        UC_LFSR_RANGE_A
	@param Address  0x00011014
	@param Mask     0x000001FF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000003F
	@param Version  >= 3
	@param Type     == -1
	@param Port     == 2
	*/
#define PNIP_R3P2_REG_UC_LFSR_RANGE_A__MSK_LFSRRANGE_A                                              0x000001FF
#define PNIP_R3P2_REG_UC_LFSR_RANGE_A_SHFT_LFSRRANGE_A                                              0
#define PNIP_R3P2_REG_UC_LFSR_RANGE_A_RSTV_LFSRRANGE_A                                              0x0000003F


	/**
	@defgroup       UC_LEARNINGMODE UC_LEARNINGMODE
	@ingroup        Register
	@param Address  0x00011028
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_UC_LEARNINGMODE                                                                    0x00011028
#define PNIP_REG_UC_LEARNINGMODE                                                                    0x000002AC
#define PNIP_REG_UC_LEARNINGMODE_RST__VAL                                                           0x00000000

	/**
	@defgroup       UC_LEARNINGMODE__LEARNINGMODE_A LEARNINGMODE_A
	@ingroup        UC_LEARNINGMODE
	@param Address  0x00011028
	@param Mask     0x00000001
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_UC_LEARNINGMODE__MSK_LEARNINGMODE_A                                                0x00000001
#define PNIP_REG_UC_LEARNINGMODE_SHFT_LEARNINGMODE_A                                                0
#define PNIP_REG_UC_LEARNINGMODE_RSTV_LEARNINGMODE_A                                                0x00000000

	/**
	@defgroup       UC_LEARNINGMODE__LEARNINGMODE_B LEARNINGMODE_B
	@ingroup        UC_LEARNINGMODE
	@param Address  0x00011028
	@param Mask     0x00000002
	@param Shift    1
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_UC_LEARNINGMODE__MSK_LEARNINGMODE_B                                                0x00000002
#define PNIP_REG_UC_LEARNINGMODE_SHFT_LEARNINGMODE_B                                                1
#define PNIP_REG_UC_LEARNINGMODE_RSTV_LEARNINGMODE_B                                                0x00000000


	/**
	@defgroup       MC_CONTROL MC_CONTROL
	@ingroup        Register
	@param Address  0x00012000
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_MC_CONTROL                                                                         0x00012000
#define PNIP_REG_MC_CONTROL                                                                         0x000002B0
#define PNIP_REG_MC_CONTROL_RST__VAL                                                                0x1F00551E

	/**
	@defgroup       MC_CONTROL__MC_RT_A_PRIORITY_ENABLE MC_RT_A_PRIORITY_ENABLE
	@ingroup        MC_CONTROL
	@param Address  0x00012000
	@param Mask     0x1F000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x0000001F
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_MC_CONTROL__MSK_MC_RT_A_PRIORITY_ENABLE                                            0x1F000000
#define PNIP_REG_MC_CONTROL_SHFT_MC_RT_A_PRIORITY_ENABLE                                            24
#define PNIP_REG_MC_CONTROL_RSTV_MC_RT_A_PRIORITY_ENABLE                                            0x0000001F

	/**
	@defgroup       MC_CONTROL__MC_LEARNING_ENABLE MC_LEARNING_ENABLE
	@ingroup        MC_CONTROL
	@param Address  0x00012000
	@param Mask     0x0000001F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000001E
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_MC_CONTROL__MSK_MC_LEARNING_ENABLE                                                 0x0000001F
#define PNIP_REG_MC_CONTROL_SHFT_MC_LEARNING_ENABLE                                                 0
#define PNIP_REG_MC_CONTROL_RSTV_MC_LEARNING_ENABLE                                                 0x0000001E

	/**
	@defgroup       MC_CONTROL__MC_LEARNING_ENABLE_R MC_LEARNING_ENABLE_R
	@ingroup        MC_CONTROL
	@param Address  0x00012000
	@param Mask     0x0000FF00
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000055
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_MC_CONTROL__MSK_MC_LEARNING_ENABLE_R                                               0x0000FF00
#define PNIP_REG_MC_CONTROL_SHFT_MC_LEARNING_ENABLE_R                                               8
#define PNIP_REG_MC_CONTROL_RSTV_MC_LEARNING_ENABLE_R                                               0x00000055

	/**
	@defgroup       MC_CONTROL__MC_ENABLE_SA_INGRESS MC_ENABLE_SA_INGRESS
	@ingroup        MC_CONTROL
	@param Address  0x00012000
	@param Mask     0x001E0000
	@param Shift    17
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_MC_CONTROL__MSK_MC_ENABLE_SA_INGRESS                                               0x001E0000
#define PNIP_REG_MC_CONTROL_SHFT_MC_ENABLE_SA_INGRESS                                               17
#define PNIP_REG_MC_CONTROL_RSTV_MC_ENABLE_SA_INGRESS                                               0x00000000


	/**
	@defgroup       MC_TABLE_BASE MC_TABLE_BASE
	@ingroup        Register
	@param Address  0x00012004
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_MC_TABLE_BASE                                                                      0x00012004
#define PNIP_REG_MC_TABLE_BASE                                                                      0x000002B4
#define PNIP_REG_MC_TABLE_BASE_RST__VAL                                                             0x0011FFF0

	/**
	@defgroup       MC_TABLE_BASE__BASE_MC_TABLE BASE_MC_TABLE
	@ingroup        MC_TABLE_BASE
	@param Address  0x00012004
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0011FFF0
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_MC_TABLE_BASE__MSK_BASE_MC_TABLE                                                   0x001FFFFF
#define PNIP_REG_MC_TABLE_BASE_SHFT_BASE_MC_TABLE                                                   0
#define PNIP_REG_MC_TABLE_BASE_RSTV_BASE_MC_TABLE                                                   0x0011FFF0


	/**
	@defgroup       MC_TABLE_RANGE MC_TABLE_RANGE
	@ingroup        Register
	@param Address  0x00012008
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_MC_TABLE_RANGE                                                                     0x00012008
#define PNIP_REG_MC_TABLE_RANGE                                                                     0x000002B8
#define PNIP_REG_MC_TABLE_RANGE_RST__VAL                                                            0x00000000

	/**
	@defgroup       MC_TABLE_RANGE__MC_TABLE_RANGE MC_TABLE_RANGE
	@ingroup        MC_TABLE_RANGE
	@param Address  0x00012008
	@param Mask     0x000003FF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_MC_TABLE_RANGE__MSK_MC_TABLE_RANGE                                                 0x000003FF
#define PNIP_REG_MC_TABLE_RANGE_SHFT_MC_TABLE_RANGE                                                 0
#define PNIP_REG_MC_TABLE_RANGE_RSTV_MC_TABLE_RANGE                                                 0x00000000


	/**
	@defgroup       MC_DEFAULT_API MC_DEFAULT_API
	@ingroup        Register
	@param Address  0x0001200C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_MC_DEFAULT_API                                                                     0x0001200C
#define PNIP_REG_MC_DEFAULT_API                                                                     0x000002BC
#define PNIP_REG_MC_DEFAULT_API_RST__VAL                                                            0x0000001E

	/**
	@defgroup       MC_DEFAULT_API__TXPORTS TXPORTS
	@ingroup        MC_DEFAULT_API
	@param Address  0x0001200C
	@param Mask     0x0000001F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000001E
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_MC_DEFAULT_API__MSK_TXPORTS                                                        0x0000001F
#define PNIP_REG_MC_DEFAULT_API_SHFT_TXPORTS                                                        0
#define PNIP_REG_MC_DEFAULT_API_RSTV_TXPORTS                                                        0x0000001E


	/**
	@defgroup       MC_DEFAULT_P1 MC_DEFAULT_P1
	@ingroup        Register
	@param Address  0x00012010
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
//#define PNIP_REG_MC_DEFAULT_P1                                                                      0x00012010
#define PNIP_REG_MC_DEFAULT_P1                                                                      0x000002C0
#define PNIP_REG_MC_DEFAULT_P1_RST__VAL                                                             0x0000001E

	/**
	@defgroup       MC_DEFAULT_P1__TXPORTS TXPORTS
	@ingroup        MC_DEFAULT_P1
	@param Address  0x00012010
	@param Mask     0x0000001F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000001E
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_MC_DEFAULT_P1__MSK_TXPORTS                                                         0x0000001F
#define PNIP_REG_MC_DEFAULT_P1_SHFT_TXPORTS                                                         0
#define PNIP_REG_MC_DEFAULT_P1_RSTV_TXPORTS                                                         0x0000001E


	/**
	@defgroup       MC_DEFAULT_P2 MC_DEFAULT_P2
	@ingroup        Register
	@param Address  0x00012014
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
//#define PNIP_REG_MC_DEFAULT_P2                                                                      0x00012014
#define PNIP_REG_MC_DEFAULT_P2                                                                      0x000002C4
#define PNIP_REG_MC_DEFAULT_P2_RST__VAL                                                             0x0000001E

	/**
	@defgroup       MC_DEFAULT_P2__TXPORTS TXPORTS
	@ingroup        MC_DEFAULT_P2
	@param Address  0x00012014
	@param Mask     0x0000001F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000001E
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_MC_DEFAULT_P2__MSK_TXPORTS                                                         0x0000001F
#define PNIP_REG_MC_DEFAULT_P2_SHFT_TXPORTS                                                         0
#define PNIP_REG_MC_DEFAULT_P2_RSTV_TXPORTS                                                         0x0000001E


	/**
	@defgroup       MC_DEFAULT_P3 MC_DEFAULT_P3
	@ingroup        Register
	@param Address  0x00012018
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
//#define PNIP_REG_MC_DEFAULT_P3                                                                      0x00012018
#define PNIP_REG_MC_DEFAULT_P3                                                                      0x000002C8
#define PNIP_REG_MC_DEFAULT_P3_RST__VAL                                                             0x0000001E

	/**
	@defgroup       MC_DEFAULT_P3__TXPORTS TXPORTS
	@ingroup        MC_DEFAULT_P3
	@param Address  0x00012018
	@param Mask     0x0000001F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000001E
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_MC_DEFAULT_P3__MSK_TXPORTS                                                         0x0000001F
#define PNIP_REG_MC_DEFAULT_P3_SHFT_TXPORTS                                                         0
#define PNIP_REG_MC_DEFAULT_P3_RSTV_TXPORTS                                                         0x0000001E


	/**
	@defgroup       MC_DEFAULT_P4 MC_DEFAULT_P4
	@ingroup        Register
	@param Address  0x0001201C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
//#define PNIP_REG_MC_DEFAULT_P4                                                                      0x0001201C
#define PNIP_REG_MC_DEFAULT_P4                                                                      0x000002CC
#define PNIP_REG_MC_DEFAULT_P4_RST__VAL                                                             0x0000001E

	/**
	@defgroup       MC_DEFAULT_P4__TXPORTS TXPORTS
	@ingroup        MC_DEFAULT_P4
	@param Address  0x0001201C
	@param Mask     0x0000001F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000001E
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_MC_DEFAULT_P4__MSK_TXPORTS                                                         0x0000001F
#define PNIP_REG_MC_DEFAULT_P4_SHFT_TXPORTS                                                         0
#define PNIP_REG_MC_DEFAULT_P4_RSTV_TXPORTS                                                         0x0000001E


	/**
	@defgroup       IRT_TABLE_BASE2_A IRT_TABLE_BASE2_A
	@ingroup        Register
	@param Address  0x00013004
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRT_TABLE_BASE2_A                                                                  0x00013004
#define PNIP_REG_IRT_TABLE_BASE2_A                                                                  0x000002D0
#define PNIP_REG_IRT_TABLE_BASE2_A_RST__VAL                                                         0x0011FFFF

	/**
	@defgroup       IRT_TABLE_BASE2_A__BASE_IRT_TABLE BASE_IRT_TABLE
	@ingroup        IRT_TABLE_BASE2_A
	@param Address  0x00013004
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0011FFFF
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRT_TABLE_BASE2_A__MSK_BASE_IRT_TABLE                                              0x001FFFFF
#define PNIP_REG_IRT_TABLE_BASE2_A_SHFT_BASE_IRT_TABLE                                              0
#define PNIP_REG_IRT_TABLE_BASE2_A_RSTV_BASE_IRT_TABLE                                              0x0011FFFF


	/**
	@defgroup       IRT_FRAMEID_RANGE2_A IRT_FRAMEID_RANGE2_A
	@ingroup        Register
	@param Address  0x0001300C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRT_FRAMEID_RANGE2_A                                                               0x0001300C
#define PNIP_REG_IRT_FRAMEID_RANGE2_A                                                               0x000002D4
#define PNIP_REG_IRT_FRAMEID_RANGE2_A_RST__VAL                                                      0x0FFF0100

	/**
	@defgroup       IRT_FRAMEID_RANGE2_A__FRAMEID_LOW FRAMEID_LOW
	@ingroup        IRT_FRAMEID_RANGE2_A
	@param Address  0x0001300C
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000100
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRT_FRAMEID_RANGE2_A__MSK_FRAMEID_LOW                                              0x0000FFFF
#define PNIP_REG_IRT_FRAMEID_RANGE2_A_SHFT_FRAMEID_LOW                                              0
#define PNIP_REG_IRT_FRAMEID_RANGE2_A_RSTV_FRAMEID_LOW                                              0x00000100

	/**
	@defgroup       IRT_FRAMEID_RANGE2_A__FRAMEID_HIGH FRAMEID_HIGH
	@ingroup        IRT_FRAMEID_RANGE2_A
	@param Address  0x0001300C
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000FFF
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRT_FRAMEID_RANGE2_A__MSK_FRAMEID_HIGH                                             0xFFFF0000
#define PNIP_REG_IRT_FRAMEID_RANGE2_A_SHFT_FRAMEID_HIGH                                             16
#define PNIP_REG_IRT_FRAMEID_RANGE2_A_RSTV_FRAMEID_HIGH                                             0x00000FFF


	/**
	@defgroup       IRT_CONTROL IRT_CONTROL
	@ingroup        Register
	@param Address  0x00013020
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRT_CONTROL                                                                        0x00013020
#define PNIP_REG_IRT_CONTROL                                                                        0x000002D8
#define PNIP_REG_IRT_CONTROL_RST__VAL                                                               0x00005500

	/**
	@defgroup       IRT_CONTROL__TOPFW_MODE_A TOPFW_MODE_A
	@ingroup        IRT_CONTROL
	@param Address  0x00013020
	@param Mask     0x00000001
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRT_CONTROL__MSK_TOPFW_MODE_A                                                      0x00000001
#define PNIP_REG_IRT_CONTROL_SHFT_TOPFW_MODE_A                                                      0
#define PNIP_REG_IRT_CONTROL_RSTV_TOPFW_MODE_A                                                      0x00000000

	/**
	@defgroup       IRT_CONTROL__TOPFW_MODE_B TOPFW_MODE_B
	@ingroup        IRT_CONTROL
	@param Address  0x00013020
	@param Mask     0x00000002
	@param Shift    1
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRT_CONTROL__MSK_TOPFW_MODE_B                                                      0x00000002
#define PNIP_REG_IRT_CONTROL_SHFT_TOPFW_MODE_B                                                      1
#define PNIP_REG_IRT_CONTROL_RSTV_TOPFW_MODE_B                                                      0x00000000

	/**
	@defgroup       IRT_CONTROL__IRT_LEARNING_ENABLE IRT_LEARNING_ENABLE
	@ingroup        IRT_CONTROL
	@param Address  0x00013020
	@param Mask     0x0000FFC0
	@param Shift    6
	@param Access   r,w
	@param Reset    0x00000154
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRT_CONTROL__MSK_IRT_LEARNING_ENABLE                                               0x0000FFC0
#define PNIP_REG_IRT_CONTROL_SHFT_IRT_LEARNING_ENABLE                                               6
#define PNIP_REG_IRT_CONTROL_RSTV_IRT_LEARNING_ENABLE                                               0x00000154


	/**
	@defgroup       FDBCOMMAND_IF_CONTROL FDBCOMMAND_IF_CONTROL
	@ingroup        Register
	@param Address  0x00014000
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FDBCOMMAND_IF_CONTROL                                                              0x00014000
#define PNIP_REG_FDBCOMMAND_IF_CONTROL                                                              0x000002DC
#define PNIP_REG_FDBCOMMAND_IF_CONTROL_RST__VAL                                                     0x00000000

	/**
	@defgroup       FDBCOMMAND_IF_CONTROL__F_CODE F_CODE
	@ingroup        FDBCOMMAND_IF_CONTROL
	@param Address  0x00014000
	@param Mask     0x00000007
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FDBCOMMAND_IF_CONTROL__MSK_F_CODE                                                  0x00000007
#define PNIP_REG_FDBCOMMAND_IF_CONTROL_SHFT_F_CODE                                                  0
#define PNIP_REG_FDBCOMMAND_IF_CONTROL_RSTV_F_CODE                                                  0x00000000

	/**
	@defgroup       FDBCOMMAND_IF_CONTROL__IF_SELECT IF_SELECT
	@ingroup        FDBCOMMAND_IF_CONTROL
	@param Address  0x00014000
	@param Mask     0x00000008
	@param Shift    3
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FDBCOMMAND_IF_CONTROL__MSK_IF_SELECT                                               0x00000008
#define PNIP_REG_FDBCOMMAND_IF_CONTROL_SHFT_IF_SELECT                                               3
#define PNIP_REG_FDBCOMMAND_IF_CONTROL_RSTV_IF_SELECT                                               0x00000000

	/**
	@defgroup       FDBCOMMAND_IF_CONTROL__CONFREQUEST CONFREQUEST
	@ingroup        FDBCOMMAND_IF_CONTROL
	@param Address  0x00014000
	@param Mask     0x00000010
	@param Shift    4
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FDBCOMMAND_IF_CONTROL__MSK_CONFREQUEST                                             0x00000010
#define PNIP_REG_FDBCOMMAND_IF_CONTROL_SHFT_CONFREQUEST                                             4
#define PNIP_REG_FDBCOMMAND_IF_CONTROL_RSTV_CONFREQUEST                                             0x00000000

	/**
	@defgroup       FDBCOMMAND_IF_CONTROL__USER_ID USER_ID
	@ingroup        FDBCOMMAND_IF_CONTROL
	@param Address  0x00014000
	@param Mask     0x000000E0
	@param Shift    5
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FDBCOMMAND_IF_CONTROL__MSK_USER_ID                                                 0x000000E0
#define PNIP_REG_FDBCOMMAND_IF_CONTROL_SHFT_USER_ID                                                 5
#define PNIP_REG_FDBCOMMAND_IF_CONTROL_RSTV_USER_ID                                                 0x00000000

	/**
	@defgroup       FDBCOMMAND_IF_CONTROL__COMMANDVALUE COMMANDVALUE
	@ingroup        FDBCOMMAND_IF_CONTROL
	@param Address  0x00014000
	@param Mask     0x00001F00
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FDBCOMMAND_IF_CONTROL__MSK_COMMANDVALUE                                            0x00001F00
#define PNIP_REG_FDBCOMMAND_IF_CONTROL_SHFT_COMMANDVALUE                                            8
#define PNIP_REG_FDBCOMMAND_IF_CONTROL_RSTV_COMMANDVALUE                                            0x00000000


	/**
	@defgroup       FDBCOMMAND_IF_STATUS FDBCOMMAND_IF_STATUS
	@ingroup        Register
	@param Address  0x00014004
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FDBCOMMAND_IF_STATUS                                                               0x00014004
#define PNIP_REG_FDBCOMMAND_IF_STATUS                                                               0x000002E0
#define PNIP_REG_FDBCOMMAND_IF_STATUS_RST__VAL                                                      0x00000000

	/**
	@defgroup       FDBCOMMAND_IF_STATUS__F_CODE F_CODE
	@ingroup        FDBCOMMAND_IF_STATUS
	@param Address  0x00014004
	@param Mask     0x00000007
	@param Shift    0
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FDBCOMMAND_IF_STATUS__MSK_F_CODE                                                   0x00000007
#define PNIP_REG_FDBCOMMAND_IF_STATUS_SHFT_F_CODE                                                   0
#define PNIP_REG_FDBCOMMAND_IF_STATUS_RSTV_F_CODE                                                   0x00000000

	/**
	@defgroup       FDBCOMMAND_IF_STATUS__CONFERROR CONFERROR
	@ingroup        FDBCOMMAND_IF_STATUS
	@param Address  0x00014004
	@param Mask     0x00000008
	@param Shift    3
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FDBCOMMAND_IF_STATUS__MSK_CONFERROR                                                0x00000008
#define PNIP_REG_FDBCOMMAND_IF_STATUS_SHFT_CONFERROR                                                3
#define PNIP_REG_FDBCOMMAND_IF_STATUS_RSTV_CONFERROR                                                0x00000000

	/**
	@defgroup       FDBCOMMAND_IF_STATUS__CONFRESPONSE CONFRESPONSE
	@ingroup        FDBCOMMAND_IF_STATUS
	@param Address  0x00014004
	@param Mask     0x00000010
	@param Shift    4
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FDBCOMMAND_IF_STATUS__MSK_CONFRESPONSE                                             0x00000010
#define PNIP_REG_FDBCOMMAND_IF_STATUS_SHFT_CONFRESPONSE                                             4
#define PNIP_REG_FDBCOMMAND_IF_STATUS_RSTV_CONFRESPONSE                                             0x00000000

	/**
	@defgroup       FDBCOMMAND_IF_STATUS__USER_ID USER_ID
	@ingroup        FDBCOMMAND_IF_STATUS
	@param Address  0x00014004
	@param Mask     0x000000E0
	@param Shift    5
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FDBCOMMAND_IF_STATUS__MSK_USER_ID                                                  0x000000E0
#define PNIP_REG_FDBCOMMAND_IF_STATUS_SHFT_USER_ID                                                  5
#define PNIP_REG_FDBCOMMAND_IF_STATUS_RSTV_USER_ID                                                  0x00000000

	/**
	@defgroup       FDBCOMMAND_IF_STATUS__RETURNVALUE RETURNVALUE
	@ingroup        FDBCOMMAND_IF_STATUS
	@param Address  0x00014004
	@param Mask     0x1FFFFF00
	@param Shift    8
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FDBCOMMAND_IF_STATUS__MSK_RETURNVALUE                                              0x1FFFFF00
#define PNIP_REG_FDBCOMMAND_IF_STATUS_SHFT_RETURNVALUE                                              8
#define PNIP_REG_FDBCOMMAND_IF_STATUS_RSTV_RETURNVALUE                                              0x00000000


	/**
	@defgroup       FDBPARAMSTRUCT_BASE FDBPARAMSTRUCT_BASE
	@ingroup        Register
	@param Address  0x00014008
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FDBPARAMSTRUCT_BASE                                                                0x00014008
#define PNIP_REG_FDBPARAMSTRUCT_BASE                                                                0x000002E4
#define PNIP_REG_FDBPARAMSTRUCT_BASE_RST__VAL                                                       0x0011FFF0

	/**
	@defgroup       FDBPARAMSTRUCT_BASE__BASE_PARAMSTRUCT BASE_PARAMSTRUCT
	@ingroup        FDBPARAMSTRUCT_BASE
	@param Address  0x00014008
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0011FFF0
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FDBPARAMSTRUCT_BASE__MSK_BASE_PARAMSTRUCT                                          0x001FFFFF
#define PNIP_REG_FDBPARAMSTRUCT_BASE_SHFT_BASE_PARAMSTRUCT                                          0
#define PNIP_REG_FDBPARAMSTRUCT_BASE_RSTV_BASE_PARAMSTRUCT                                          0x0011FFF0


	/**
	@defgroup       UC_AGING_A UC_AGING_A
	@ingroup        Register
	@param Address  0x0001400C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_UC_AGING_A                                                                         0x0001400C
#define PNIP_REG_UC_AGING_A                                                                         0x000002E8
#define PNIP_REG_UC_AGING_A_RST__VAL                                                                0x00000000

	/**
	@defgroup       UC_AGING_A__AGING_DELAY AGING_DELAY
	@ingroup        UC_AGING_A
	@param Address  0x0001400C
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_UC_AGING_A__MSK_AGING_DELAY                                                        0x0000FFFF
#define PNIP_REG_UC_AGING_A_SHFT_AGING_DELAY                                                        0
#define PNIP_REG_UC_AGING_A_RSTV_AGING_DELAY                                                        0x00000000

	/**
	@defgroup       UC_AGING_A__OVERLOAD_AGING OVERLOAD_AGING
	@ingroup        UC_AGING_A
	@param Address  0x0001400C
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_UC_AGING_A__MSK_OVERLOAD_AGING                                                     0x80000000
#define PNIP_REG_UC_AGING_A_SHFT_OVERLOAD_AGING                                                     31
#define PNIP_REG_UC_AGING_A_RSTV_OVERLOAD_AGING                                                     0x00000000


	/**
	@defgroup       OUTBOUNDPACK_0 OUTBOUNDPACK_0
	@ingroup        Register
	@param Address  0x00015100
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_OUTBOUNDPACK_0                                                                     0x00015100
#define PNIP_REG_OUTBOUNDPACK_0                                                                     0x000002E8
#define PNIP_REG_OUTBOUNDPACK_0_RST__VAL                                                            0x00000000

	/**
	@defgroup       OUTBOUNDPACK_0__OUTBOUND_FRAMEID OUTBOUND_FRAMEID
	@ingroup        OUTBOUNDPACK_0
	@param Address  0x00015100
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_OUTBOUNDPACK_0__MSK_OUTBOUND_FRAMEID                                               0x0000FFFF
#define PNIP_REG_OUTBOUNDPACK_0_SHFT_OUTBOUND_FRAMEID                                               0
#define PNIP_REG_OUTBOUNDPACK_0_RSTV_OUTBOUND_FRAMEID                                               0x00000000

	/**
	@defgroup       OUTBOUNDPACK_0__OUTBOUND_POSNR OUTBOUND_POSNR
	@ingroup        OUTBOUNDPACK_0
	@param Address  0x00015100
	@param Mask     0x007F0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_OUTBOUNDPACK_0__MSK_OUTBOUND_POSNR                                                 0x007F0000
#define PNIP_REG_OUTBOUNDPACK_0_SHFT_OUTBOUND_POSNR                                                 16
#define PNIP_REG_OUTBOUNDPACK_0_RSTV_OUTBOUND_POSNR                                                 0x00000000

	/**
	@defgroup       OUTBOUNDPACK_0__OUTBOUND_WO_DCS OUTBOUND_WO_DCS
	@ingroup        OUTBOUNDPACK_0
	@param Address  0x00015100
	@param Mask     0x00800000
	@param Shift    23
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_OUTBOUNDPACK_0__MSK_OUTBOUND_WO_DCS                                                0x00800000
#define PNIP_REG_OUTBOUNDPACK_0_SHFT_OUTBOUND_WO_DCS                                                23
#define PNIP_REG_OUTBOUNDPACK_0_RSTV_OUTBOUND_WO_DCS                                                0x00000000

	/**
	@defgroup       OUTBOUNDPACK_0__OUTBOUND_TXPORT OUTBOUND_TXPORT
	@ingroup        OUTBOUNDPACK_0
	@param Address  0x00015100
	@param Mask     0x03000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_OUTBOUNDPACK_0__MSK_OUTBOUND_TXPORT                                                0x03000000
#define PNIP_REG_OUTBOUNDPACK_0_SHFT_OUTBOUND_TXPORT                                                24
#define PNIP_REG_OUTBOUNDPACK_0_RSTV_OUTBOUND_TXPORT                                                0x00000000

	/**
	@defgroup       OUTBOUNDPACK_0__FID_REDUNDANT FID_REDUNDANT
	@ingroup        OUTBOUNDPACK_0
	@param Address  0x00015100
	@param Mask     0x04000000
	@param Shift    26
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_OUTBOUNDPACK_0__MSK_FID_REDUNDANT                                                  0x04000000
#define PNIP_REG_OUTBOUNDPACK_0_SHFT_FID_REDUNDANT                                                  26
#define PNIP_REG_OUTBOUNDPACK_0_RSTV_FID_REDUNDANT                                                  0x00000000

	/**
	@defgroup       OUTBOUNDPACK_0__OUTBOUND_INTERFACE OUTBOUND_INTERFACE
	@ingroup        OUTBOUNDPACK_0
	@param Address  0x00015100
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_OUTBOUNDPACK_0__MSK_OUTBOUND_INTERFACE                                             0x40000000
#define PNIP_REG_OUTBOUNDPACK_0_SHFT_OUTBOUND_INTERFACE                                             30
#define PNIP_REG_OUTBOUNDPACK_0_RSTV_OUTBOUND_INTERFACE                                             0x00000000

	/**
	@defgroup       OUTBOUNDPACK_0__OUTBOUND_VALID OUTBOUND_VALID
	@ingroup        OUTBOUNDPACK_0
	@param Address  0x00015100
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_OUTBOUNDPACK_0__MSK_OUTBOUND_VALID                                                 0x80000000
#define PNIP_REG_OUTBOUNDPACK_0_SHFT_OUTBOUND_VALID                                                 31
#define PNIP_REG_OUTBOUNDPACK_0_RSTV_OUTBOUND_VALID                                                 0x00000000


	/**
	@defgroup       INBOUNDPACK_0 INBOUNDPACK_0
	@ingroup        Register
	@param Address  0x00015200
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w,rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_INBOUNDPACK_0                                                                      0x00015200
#define PNIP_REG_INBOUNDPACK_0                                                                      0x000002EC
#define PNIP_REG_INBOUNDPACK_0_RST__VAL                                                             0x00000000

	/**
	@defgroup       INBOUNDPACK_0__INBOUND_FRAMEID INBOUND_FRAMEID
	@ingroup        INBOUNDPACK_0
	@param Address  0x00015200
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_INBOUNDPACK_0__MSK_INBOUND_FRAMEID                                                 0x0000FFFF
#define PNIP_REG_INBOUNDPACK_0_SHFT_INBOUND_FRAMEID                                                 0
#define PNIP_REG_INBOUNDPACK_0_RSTV_INBOUND_FRAMEID                                                 0x00000000

	/**
	@defgroup       INBOUNDPACK_0__INBOUND_TXPORT INBOUND_TXPORT
	@ingroup        INBOUNDPACK_0
	@param Address  0x00015200
	@param Mask     0x03000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_INBOUNDPACK_0__MSK_INBOUND_TXPORT                                                  0x03000000
#define PNIP_REG_INBOUNDPACK_0_SHFT_INBOUND_TXPORT                                                  24
#define PNIP_REG_INBOUNDPACK_0_RSTV_INBOUND_TXPORT                                                  0x00000000

	/**
	@defgroup       INBOUNDPACK_0__FID_REDUNDANT FID_REDUNDANT
	@ingroup        INBOUNDPACK_0
	@param Address  0x00015200
	@param Mask     0x04000000
	@param Shift    26
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_INBOUNDPACK_0__MSK_FID_REDUNDANT                                                   0x04000000
#define PNIP_REG_INBOUNDPACK_0_SHFT_FID_REDUNDANT                                                   26
#define PNIP_REG_INBOUNDPACK_0_RSTV_FID_REDUNDANT                                                   0x00000000

	/**
	@defgroup       INBOUNDPACK_0__INBOUND_INUSE INBOUND_INUSE
	@ingroup        INBOUNDPACK_0
	@param Address  0x00015200
	@param Mask     0x20000000
	@param Shift    29
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_INBOUNDPACK_0__MSK_INBOUND_INUSE                                                   0x20000000
#define PNIP_REG_INBOUNDPACK_0_SHFT_INBOUND_INUSE                                                   29
#define PNIP_REG_INBOUNDPACK_0_RSTV_INBOUND_INUSE                                                   0x00000000

	/**
	@defgroup       INBOUNDPACK_0__INBOUND_INTERFACE INBOUND_INTERFACE
	@ingroup        INBOUNDPACK_0
	@param Address  0x00015200
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_INBOUNDPACK_0__MSK_INBOUND_INTERFACE                                               0x40000000
#define PNIP_REG_INBOUNDPACK_0_SHFT_INBOUND_INTERFACE                                               30
#define PNIP_REG_INBOUNDPACK_0_RSTV_INBOUND_INTERFACE                                               0x00000000

	/**
	@defgroup       INBOUNDPACK_0__INBOUND_VALID INBOUND_VALID
	@ingroup        INBOUNDPACK_0
	@param Address  0x00015200
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_INBOUNDPACK_0__MSK_INBOUND_VALID                                                   0x80000000
#define PNIP_REG_INBOUNDPACK_0_SHFT_INBOUND_VALID                                                   31
#define PNIP_REG_INBOUNDPACK_0_RSTV_INBOUND_VALID                                                   0x00000000


	/**
	@defgroup       MAC_SA_LOW_IFA MAC_SA_LOW_IFA
	@ingroup        Register
	@param Address  0x00016000
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_MAC_SA_LOW_IFA                                                                     0x00016000
#define PNIP_REG_MAC_SA_LOW_IFA                                                                     0x000002F0
#define PNIP_REG_MAC_SA_LOW_IFA_RST__VAL                                                            0x00000000

	/**
	@defgroup       MAC_SA_LOW_IFA__MAC_SA_31_0 MAC_SA_31_0
	@ingroup        MAC_SA_LOW_IFA
	@param Address  0x00016000
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_MAC_SA_LOW_IFA__MSK_MAC_SA_31_0                                                    0xFFFFFFFF
#define PNIP_REG_MAC_SA_LOW_IFA_SHFT_MAC_SA_31_0                                                    0
#define PNIP_REG_MAC_SA_LOW_IFA_RSTV_MAC_SA_31_0                                                    0x00000000


	/**
	@defgroup       MAC_SA_HIGH_IFA MAC_SA_HIGH_IFA
	@ingroup        Register
	@param Address  0x00016004
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_MAC_SA_HIGH_IFA                                                                    0x00016004
#define PNIP_REG_MAC_SA_HIGH_IFA                                                                    0x000002F4
#define PNIP_REG_MAC_SA_HIGH_IFA_RST__VAL                                                           0x00000000

	/**
	@defgroup       MAC_SA_HIGH_IFA__MAC_SA_47_32 MAC_SA_47_32
	@ingroup        MAC_SA_HIGH_IFA
	@param Address  0x00016004
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_MAC_SA_HIGH_IFA__MSK_MAC_SA_47_32                                                  0x0000FFFF
#define PNIP_REG_MAC_SA_HIGH_IFA_SHFT_MAC_SA_47_32                                                  0
#define PNIP_REG_MAC_SA_HIGH_IFA_RSTV_MAC_SA_47_32                                                  0x00000000

	/**
	@defgroup       MAC_SA_HIGH_IFA__DISABLE_APIFILTER DISABLE_APIFILTER
	@ingroup        MAC_SA_HIGH_IFA
	@param Address  0x00016004
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_MAC_SA_HIGH_IFA__MSK_DISABLE_APIFILTER                                             0x80000000
#define PNIP_REG_MAC_SA_HIGH_IFA_SHFT_DISABLE_APIFILTER                                             31
#define PNIP_REG_MAC_SA_HIGH_IFA_RSTV_DISABLE_APIFILTER                                             0x00000000


	/**
	@defgroup       MAC_SA_LOW_P1 MAC_SA_LOW_P1
	@ingroup        Register
	@param Address  0x00016010
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
//#define PNIP_REG_MAC_SA_LOW_P1                                                                      0x00016010
#define PNIP_REG_MAC_SA_LOW_P1                                                                      0x000002F8
#define PNIP_REG_MAC_SA_LOW_P1_RST__VAL                                                             0x00000000

	/**
	@defgroup       MAC_SA_LOW_P1__MAC_SA_31_0 MAC_SA_31_0
	@ingroup        MAC_SA_LOW_P1
	@param Address  0x00016010
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_MAC_SA_LOW_P1__MSK_MAC_SA_31_0                                                     0xFFFFFFFF
#define PNIP_REG_MAC_SA_LOW_P1_SHFT_MAC_SA_31_0                                                     0
#define PNIP_REG_MAC_SA_LOW_P1_RSTV_MAC_SA_31_0                                                     0x00000000


	/**
	@defgroup       MAC_SA_HIGH_P1 MAC_SA_HIGH_P1
	@ingroup        Register
	@param Address  0x00016014
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
//#define PNIP_REG_MAC_SA_HIGH_P1                                                                     0x00016014
#define PNIP_REG_MAC_SA_HIGH_P1                                                                     0x000002FC
#define PNIP_REG_MAC_SA_HIGH_P1_RST__VAL                                                            0x00000000

	/**
	@defgroup       MAC_SA_HIGH_P1__MAC_SA_47_32 MAC_SA_47_32
	@ingroup        MAC_SA_HIGH_P1
	@param Address  0x00016014
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_MAC_SA_HIGH_P1__MSK_MAC_SA_47_32                                                   0x0000FFFF
#define PNIP_REG_MAC_SA_HIGH_P1_SHFT_MAC_SA_47_32                                                   0
#define PNIP_REG_MAC_SA_HIGH_P1_RSTV_MAC_SA_47_32                                                   0x00000000

	/**
	@defgroup       MAC_SA_HIGH_P1__DISABLE_APIFILTER DISABLE_APIFILTER
	@ingroup        MAC_SA_HIGH_P1
	@param Address  0x00016014
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_MAC_SA_HIGH_P1__MSK_DISABLE_APIFILTER                                              0x80000000
#define PNIP_REG_MAC_SA_HIGH_P1_SHFT_DISABLE_APIFILTER                                              31
#define PNIP_REG_MAC_SA_HIGH_P1_RSTV_DISABLE_APIFILTER                                              0x00000000


	/**
	@defgroup       MAC_SA_LOW_P2 MAC_SA_LOW_P2
	@ingroup        Register
	@param Address  0x00016018
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
//#define PNIP_REG_MAC_SA_LOW_P2                                                                      0x00016018
#define PNIP_REG_MAC_SA_LOW_P2                                                                      0x00000300
#define PNIP_REG_MAC_SA_LOW_P2_RST__VAL                                                             0x00000000

	/**
	@defgroup       MAC_SA_LOW_P2__MAC_SA_31_0 MAC_SA_31_0
	@ingroup        MAC_SA_LOW_P2
	@param Address  0x00016018
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_MAC_SA_LOW_P2__MSK_MAC_SA_31_0                                                     0xFFFFFFFF
#define PNIP_REG_MAC_SA_LOW_P2_SHFT_MAC_SA_31_0                                                     0
#define PNIP_REG_MAC_SA_LOW_P2_RSTV_MAC_SA_31_0                                                     0x00000000


	/**
	@defgroup       MAC_SA_HIGH_P2 MAC_SA_HIGH_P2
	@ingroup        Register
	@param Address  0x0001601C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
//#define PNIP_REG_MAC_SA_HIGH_P2                                                                     0x0001601C
#define PNIP_REG_MAC_SA_HIGH_P2                                                                     0x00000304
#define PNIP_REG_MAC_SA_HIGH_P2_RST__VAL                                                            0x00000000

	/**
	@defgroup       MAC_SA_HIGH_P2__MAC_SA_47_32 MAC_SA_47_32
	@ingroup        MAC_SA_HIGH_P2
	@param Address  0x0001601C
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_MAC_SA_HIGH_P2__MSK_MAC_SA_47_32                                                   0x0000FFFF
#define PNIP_REG_MAC_SA_HIGH_P2_SHFT_MAC_SA_47_32                                                   0
#define PNIP_REG_MAC_SA_HIGH_P2_RSTV_MAC_SA_47_32                                                   0x00000000

	/**
	@defgroup       MAC_SA_HIGH_P2__DISABLE_APIFILTER DISABLE_APIFILTER
	@ingroup        MAC_SA_HIGH_P2
	@param Address  0x0001601C
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_MAC_SA_HIGH_P2__MSK_DISABLE_APIFILTER                                              0x80000000
#define PNIP_REG_MAC_SA_HIGH_P2_SHFT_DISABLE_APIFILTER                                              31
#define PNIP_REG_MAC_SA_HIGH_P2_RSTV_DISABLE_APIFILTER                                              0x00000000


	/**
	@defgroup       MAC_SA_LOW_P3 MAC_SA_LOW_P3
	@ingroup        Register
	@param Address  0x00016020
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
//#define PNIP_REG_MAC_SA_LOW_P3                                                                      0x00016020
#define PNIP_REG_MAC_SA_LOW_P3                                                                      0x00000308
#define PNIP_REG_MAC_SA_LOW_P3_RST__VAL                                                             0x00000000

	/**
	@defgroup       MAC_SA_LOW_P3__MAC_SA_31_0 MAC_SA_31_0
	@ingroup        MAC_SA_LOW_P3
	@param Address  0x00016020
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_MAC_SA_LOW_P3__MSK_MAC_SA_31_0                                                     0xFFFFFFFF
#define PNIP_REG_MAC_SA_LOW_P3_SHFT_MAC_SA_31_0                                                     0
#define PNIP_REG_MAC_SA_LOW_P3_RSTV_MAC_SA_31_0                                                     0x00000000


	/**
	@defgroup       MAC_SA_HIGH_P3 MAC_SA_HIGH_P3
	@ingroup        Register
	@param Address  0x00016024
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
//#define PNIP_REG_MAC_SA_HIGH_P3                                                                     0x00016024
#define PNIP_REG_MAC_SA_HIGH_P3                                                                     0x0000030C
#define PNIP_REG_MAC_SA_HIGH_P3_RST__VAL                                                            0x00000000

	/**
	@defgroup       MAC_SA_HIGH_P3__MAC_SA_47_32 MAC_SA_47_32
	@ingroup        MAC_SA_HIGH_P3
	@param Address  0x00016024
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_MAC_SA_HIGH_P3__MSK_MAC_SA_47_32                                                   0x0000FFFF
#define PNIP_REG_MAC_SA_HIGH_P3_SHFT_MAC_SA_47_32                                                   0
#define PNIP_REG_MAC_SA_HIGH_P3_RSTV_MAC_SA_47_32                                                   0x00000000

	/**
	@defgroup       MAC_SA_HIGH_P3__DISABLE_APIFILTER DISABLE_APIFILTER
	@ingroup        MAC_SA_HIGH_P3
	@param Address  0x00016024
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_MAC_SA_HIGH_P3__MSK_DISABLE_APIFILTER                                              0x80000000
#define PNIP_REG_MAC_SA_HIGH_P3_SHFT_DISABLE_APIFILTER                                              31
#define PNIP_REG_MAC_SA_HIGH_P3_RSTV_DISABLE_APIFILTER                                              0x00000000


	/**
	@defgroup       HOL_STATUS_IFA HOL_STATUS_IFA
	@ingroup        Register
	@param Address  0x00020100
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,wt,r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_HOL_STATUS_IFA                                                                     0x00020100
#define PNIP_REG_HOL_STATUS_IFA                                                                     0x00000310
#define PNIP_REG_HOL_STATUS_IFA_RST__VAL                                                            0x00000000

	/**
	@defgroup       HOL_STATUS_IFA__HOL_EXPIRED HOL_EXPIRED
	@ingroup        HOL_STATUS_IFA
	@param Address  0x00020100
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_HOL_STATUS_IFA__MSK_HOL_EXPIRED                                                    0x0000FFFF
#define PNIP_REG_HOL_STATUS_IFA_SHFT_HOL_EXPIRED                                                    0
#define PNIP_REG_HOL_STATUS_IFA_RSTV_HOL_EXPIRED                                                    0x00000000

	/**
	@defgroup       HOL_STATUS_IFA__HOL_MASK HOL_MASK
	@ingroup        HOL_STATUS_IFA
	@param Address  0x00020100
	@param Mask     0xFFFF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_HOL_STATUS_IFA__MSK_HOL_MASK                                                       0xFFFF0000
#define PNIP_REG_HOL_STATUS_IFA_SHFT_HOL_MASK                                                       16
#define PNIP_REG_HOL_STATUS_IFA_RSTV_HOL_MASK                                                       0x00000000


	/**
	@defgroup       HOL_CONTROL_IFA HOL_CONTROL_IFA
	@ingroup        Register
	@param Address  0x00020144
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_HOL_CONTROL_IFA                                                                    0x00020144
#define PNIP_REG_HOL_CONTROL_IFA                                                                    0x00000314
#define PNIP_REG_HOL_CONTROL_IFA_RST__VAL                                                           0x00000000

	/**
	@defgroup       HOL_CONTROL_IFA__HOL_MODE HOL_MODE
	@ingroup        HOL_CONTROL_IFA
	@param Address  0x00020144
	@param Mask     0x0000FFFE
	@param Shift    1
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_HOL_CONTROL_IFA__MSK_HOL_MODE                                                      0x0000FFFE
#define PNIP_REG_HOL_CONTROL_IFA_SHFT_HOL_MODE                                                      1
#define PNIP_REG_HOL_CONTROL_IFA_RSTV_HOL_MODE                                                      0x00000000


	/**
	@defgroup       HOL_BARRIER_IFA_0 HOL_BARRIER_IFA_0
	@ingroup        Register
	@param Address  0x00020148
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_HOL_BARRIER_IFA_0                                                                  0x00020148
#define PNIP_REG_HOL_BARRIER_IFA_0                                                                  0x00000318
#define PNIP_REG_HOL_BARRIER_IFA_0_RST__VAL                                                         0x00000230

	/**
	@defgroup       HOL_BARRIER_IFA_0__RESOURCETYPE_X_BARRIER RESOURCETYPE_X_BARRIER
	@ingroup        HOL_BARRIER_IFA_0
	@param Address  0x00020148
	@param Mask     0x00001FFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000230
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_HOL_BARRIER_IFA_0__MSK_RESOURCETYPE_X_BARRIER                                      0x00001FFF
#define PNIP_REG_HOL_BARRIER_IFA_0_SHFT_RESOURCETYPE_X_BARRIER                                      0
#define PNIP_REG_HOL_BARRIER_IFA_0_RSTV_RESOURCETYPE_X_BARRIER                                      0x00000230


	/**
	@defgroup       HOL_BARRIER_IFA_7 HOL_BARRIER_IFA_7
	@ingroup        Register
	@param Address  0x00020164
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_HOL_BARRIER_IFA_7                                                                  0x00020164
#define PNIP_REG_HOL_BARRIER_IFA_7                                                                  0x0000031C
#define PNIP_REG_HOL_BARRIER_IFA_7_RST__VAL                                                         0x00000230

	/**
	@defgroup       HOL_BARRIER_IFA_7__RESOURCETYPE_X_BARRIER RESOURCETYPE_X_BARRIER
	@ingroup        HOL_BARRIER_IFA_7
	@param Address  0x00020164
	@param Mask     0x00001FFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000230
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_HOL_BARRIER_IFA_7__MSK_RESOURCETYPE_X_BARRIER                                      0x00001FFF
#define PNIP_REG_HOL_BARRIER_IFA_7_SHFT_RESOURCETYPE_X_BARRIER                                      0
#define PNIP_REG_HOL_BARRIER_IFA_7_RSTV_RESOURCETYPE_X_BARRIER                                      0x00000230


	/**
	@defgroup       QCW_COUNT_P1_0 QCW_COUNT_P1_0
	@ingroup        Register
	@param Address  0x00021204
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
//#define PNIP_REG_QCW_COUNT_P1_0                                                                     0x00021204
#define PNIP_REG_QCW_COUNT_P1_0                                                                     0x00000320
#define PNIP_REG_QCW_COUNT_P1_0_RST__VAL                                                            0x00000000

	/**
	@defgroup       QCW_COUNT_P1_0__QCWCOUNT QCWCOUNT
	@ingroup        QCW_COUNT_P1_0
	@param Address  0x00021204
	@param Mask     0x00001FFF
	@param Shift    0
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_QCW_COUNT_P1_0__MSK_QCWCOUNT                                                       0x00001FFF
#define PNIP_REG_QCW_COUNT_P1_0_SHFT_QCWCOUNT                                                       0
#define PNIP_REG_QCW_COUNT_P1_0_RSTV_QCWCOUNT                                                       0x00000000

	/**
	@defgroup       QCW_COUNT_P1_0__QCWMODE QCWMODE
	@ingroup        QCW_COUNT_P1_0
	@param Address  0x00021204
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_QCW_COUNT_P1_0__MSK_QCWMODE                                                        0x40000000
#define PNIP_REG_QCW_COUNT_P1_0_SHFT_QCWMODE                                                        30
#define PNIP_REG_QCW_COUNT_P1_0_RSTV_QCWMODE                                                        0x00000000

	/**
	@defgroup       QCW_COUNT_P1_0__ENABLECOUNT ENABLECOUNT
	@ingroup        QCW_COUNT_P1_0
	@param Address  0x00021204
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_QCW_COUNT_P1_0__MSK_ENABLECOUNT                                                    0x80000000
#define PNIP_REG_QCW_COUNT_P1_0_SHFT_ENABLECOUNT                                                    31
#define PNIP_REG_QCW_COUNT_P1_0_RSTV_ENABLECOUNT                                                    0x00000000


	/**
	@defgroup       QCW_COUNT_P1_1 QCW_COUNT_P1_1
	@ingroup        Register
	@param Address  0x00021208
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
//#define PNIP_REG_QCW_COUNT_P1_1                                                                     0x00021208
#define PNIP_REG_QCW_COUNT_P1_1                                                                     0x00000324
#define PNIP_REG_QCW_COUNT_P1_1_RST__VAL                                                            0x00000000

	/**
	@defgroup       QCW_COUNT_P1_1__QCWCOUNT QCWCOUNT
	@ingroup        QCW_COUNT_P1_1
	@param Address  0x00021208
	@param Mask     0x00001FFF
	@param Shift    0
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_QCW_COUNT_P1_1__MSK_QCWCOUNT                                                       0x00001FFF
#define PNIP_REG_QCW_COUNT_P1_1_SHFT_QCWCOUNT                                                       0
#define PNIP_REG_QCW_COUNT_P1_1_RSTV_QCWCOUNT                                                       0x00000000

	/**
	@defgroup       QCW_COUNT_P1_1__QCWMODE QCWMODE
	@ingroup        QCW_COUNT_P1_1
	@param Address  0x00021208
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_QCW_COUNT_P1_1__MSK_QCWMODE                                                        0x40000000
#define PNIP_REG_QCW_COUNT_P1_1_SHFT_QCWMODE                                                        30
#define PNIP_REG_QCW_COUNT_P1_1_RSTV_QCWMODE                                                        0x00000000

	/**
	@defgroup       QCW_COUNT_P1_1__ENABLECOUNT ENABLECOUNT
	@ingroup        QCW_COUNT_P1_1
	@param Address  0x00021208
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_QCW_COUNT_P1_1__MSK_ENABLECOUNT                                                    0x80000000
#define PNIP_REG_QCW_COUNT_P1_1_SHFT_ENABLECOUNT                                                    31
#define PNIP_REG_QCW_COUNT_P1_1_RSTV_ENABLECOUNT                                                    0x00000000


	/**
	@defgroup       QCW_COUNT_P1_2 QCW_COUNT_P1_2
	@ingroup        Register
	@param Address  0x0002120C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
//#define PNIP_REG_QCW_COUNT_P1_2                                                                     0x0002120C
#define PNIP_REG_QCW_COUNT_P1_2                                                                     0x00000328
#define PNIP_REG_QCW_COUNT_P1_2_RST__VAL                                                            0x00000000

	/**
	@defgroup       QCW_COUNT_P1_2__QCWCOUNT QCWCOUNT
	@ingroup        QCW_COUNT_P1_2
	@param Address  0x0002120C
	@param Mask     0x00001FFF
	@param Shift    0
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_QCW_COUNT_P1_2__MSK_QCWCOUNT                                                       0x00001FFF
#define PNIP_REG_QCW_COUNT_P1_2_SHFT_QCWCOUNT                                                       0
#define PNIP_REG_QCW_COUNT_P1_2_RSTV_QCWCOUNT                                                       0x00000000

	/**
	@defgroup       QCW_COUNT_P1_2__QCWMODE QCWMODE
	@ingroup        QCW_COUNT_P1_2
	@param Address  0x0002120C
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_QCW_COUNT_P1_2__MSK_QCWMODE                                                        0x40000000
#define PNIP_REG_QCW_COUNT_P1_2_SHFT_QCWMODE                                                        30
#define PNIP_REG_QCW_COUNT_P1_2_RSTV_QCWMODE                                                        0x00000000

	/**
	@defgroup       QCW_COUNT_P1_2__ENABLECOUNT ENABLECOUNT
	@ingroup        QCW_COUNT_P1_2
	@param Address  0x0002120C
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_QCW_COUNT_P1_2__MSK_ENABLECOUNT                                                    0x80000000
#define PNIP_REG_QCW_COUNT_P1_2_SHFT_ENABLECOUNT                                                    31
#define PNIP_REG_QCW_COUNT_P1_2_RSTV_ENABLECOUNT                                                    0x00000000


	/**
	@defgroup       QCW_MAPPING_P1_0TO7 QCW_MAPPING_P1_0TO7
	@ingroup        Register
	@param Address  0x00021234
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
//#define PNIP_REG_QCW_MAPPING_P1_0TO7                                                                0x00021234
#define PNIP_REG_QCW_MAPPING_P1_0TO7                                                                0x0000032C
#define PNIP_REG_QCW_MAPPING_P1_0TO7_RST__VAL                                                       0xFFFFFFFF

	/**
	@defgroup       QCW_MAPPING_P1_0TO7__QUEUE0_MAP QUEUE0_MAP
	@ingroup        QCW_MAPPING_P1_0TO7
	@param Address  0x00021234
	@param Mask     0x0000000F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000000F
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_QCW_MAPPING_P1_0TO7__MSK_QUEUE0_MAP                                                0x0000000F
#define PNIP_REG_QCW_MAPPING_P1_0TO7_SHFT_QUEUE0_MAP                                                0
#define PNIP_REG_QCW_MAPPING_P1_0TO7_RSTV_QUEUE0_MAP                                                0x0000000F

	/**
	@defgroup       QCW_MAPPING_P1_0TO7__QUEUE1_MAP QUEUE1_MAP
	@ingroup        QCW_MAPPING_P1_0TO7
	@param Address  0x00021234
	@param Mask     0x000000F0
	@param Shift    4
	@param Access   r,w
	@param Reset    0x0000000F
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_QCW_MAPPING_P1_0TO7__MSK_QUEUE1_MAP                                                0x000000F0
#define PNIP_REG_QCW_MAPPING_P1_0TO7_SHFT_QUEUE1_MAP                                                4
#define PNIP_REG_QCW_MAPPING_P1_0TO7_RSTV_QUEUE1_MAP                                                0x0000000F

	/**
	@defgroup       QCW_MAPPING_P1_0TO7__QUEUE2_MAP QUEUE2_MAP
	@ingroup        QCW_MAPPING_P1_0TO7
	@param Address  0x00021234
	@param Mask     0x00000F00
	@param Shift    8
	@param Access   r,w
	@param Reset    0x0000000F
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_QCW_MAPPING_P1_0TO7__MSK_QUEUE2_MAP                                                0x00000F00
#define PNIP_REG_QCW_MAPPING_P1_0TO7_SHFT_QUEUE2_MAP                                                8
#define PNIP_REG_QCW_MAPPING_P1_0TO7_RSTV_QUEUE2_MAP                                                0x0000000F

	/**
	@defgroup       QCW_MAPPING_P1_0TO7__QUEUE3_MAP QUEUE3_MAP
	@ingroup        QCW_MAPPING_P1_0TO7
	@param Address  0x00021234
	@param Mask     0x0000F000
	@param Shift    12
	@param Access   r,w
	@param Reset    0x0000000F
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_QCW_MAPPING_P1_0TO7__MSK_QUEUE3_MAP                                                0x0000F000
#define PNIP_REG_QCW_MAPPING_P1_0TO7_SHFT_QUEUE3_MAP                                                12
#define PNIP_REG_QCW_MAPPING_P1_0TO7_RSTV_QUEUE3_MAP                                                0x0000000F

	/**
	@defgroup       QCW_MAPPING_P1_0TO7__QUEUE4_MAP QUEUE4_MAP
	@ingroup        QCW_MAPPING_P1_0TO7
	@param Address  0x00021234
	@param Mask     0x000F0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x0000000F
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_QCW_MAPPING_P1_0TO7__MSK_QUEUE4_MAP                                                0x000F0000
#define PNIP_REG_QCW_MAPPING_P1_0TO7_SHFT_QUEUE4_MAP                                                16
#define PNIP_REG_QCW_MAPPING_P1_0TO7_RSTV_QUEUE4_MAP                                                0x0000000F

	/**
	@defgroup       QCW_MAPPING_P1_0TO7__QUEUE5_MAP QUEUE5_MAP
	@ingroup        QCW_MAPPING_P1_0TO7
	@param Address  0x00021234
	@param Mask     0x00F00000
	@param Shift    20
	@param Access   r,w
	@param Reset    0x0000000F
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_QCW_MAPPING_P1_0TO7__MSK_QUEUE5_MAP                                                0x00F00000
#define PNIP_REG_QCW_MAPPING_P1_0TO7_SHFT_QUEUE5_MAP                                                20
#define PNIP_REG_QCW_MAPPING_P1_0TO7_RSTV_QUEUE5_MAP                                                0x0000000F

	/**
	@defgroup       QCW_MAPPING_P1_0TO7__QUEUE6_MAP QUEUE6_MAP
	@ingroup        QCW_MAPPING_P1_0TO7
	@param Address  0x00021234
	@param Mask     0x0F000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x0000000F
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_QCW_MAPPING_P1_0TO7__MSK_QUEUE6_MAP                                                0x0F000000
#define PNIP_REG_QCW_MAPPING_P1_0TO7_SHFT_QUEUE6_MAP                                                24
#define PNIP_REG_QCW_MAPPING_P1_0TO7_RSTV_QUEUE6_MAP                                                0x0000000F

	/**
	@defgroup       QCW_MAPPING_P1_0TO7__QUEUE7_MAP QUEUE7_MAP
	@ingroup        QCW_MAPPING_P1_0TO7
	@param Address  0x00021234
	@param Mask     0xF0000000
	@param Shift    28
	@param Access   r,w
	@param Reset    0x0000000F
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_QCW_MAPPING_P1_0TO7__MSK_QUEUE7_MAP                                                0xF0000000
#define PNIP_REG_QCW_MAPPING_P1_0TO7_SHFT_QUEUE7_MAP                                                28
#define PNIP_REG_QCW_MAPPING_P1_0TO7_RSTV_QUEUE7_MAP                                                0x0000000F


	/**
	@defgroup       QCW_MAPPING_P1_8TO11 QCW_MAPPING_P1_8TO11
	@ingroup        Register
	@param Address  0x00021238
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
//#define PNIP_REG_QCW_MAPPING_P1_8TO11                                                               0x00021238
#define PNIP_REG_QCW_MAPPING_P1_8TO11                                                               0x00000330
#define PNIP_REG_QCW_MAPPING_P1_8TO11_RST__VAL                                                      0x0000FFFF

	/**
	@defgroup       QCW_MAPPING_P1_8TO11__QUEUE8_MAP QUEUE8_MAP
	@ingroup        QCW_MAPPING_P1_8TO11
	@param Address  0x00021238
	@param Mask     0x0000000F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000000F
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_QCW_MAPPING_P1_8TO11__MSK_QUEUE8_MAP                                               0x0000000F
#define PNIP_REG_QCW_MAPPING_P1_8TO11_SHFT_QUEUE8_MAP                                               0
#define PNIP_REG_QCW_MAPPING_P1_8TO11_RSTV_QUEUE8_MAP                                               0x0000000F

	/**
	@defgroup       QCW_MAPPING_P1_8TO11__QUEUE9_MAP QUEUE9_MAP
	@ingroup        QCW_MAPPING_P1_8TO11
	@param Address  0x00021238
	@param Mask     0x000000F0
	@param Shift    4
	@param Access   r,w
	@param Reset    0x0000000F
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_QCW_MAPPING_P1_8TO11__MSK_QUEUE9_MAP                                               0x000000F0
#define PNIP_REG_QCW_MAPPING_P1_8TO11_SHFT_QUEUE9_MAP                                               4
#define PNIP_REG_QCW_MAPPING_P1_8TO11_RSTV_QUEUE9_MAP                                               0x0000000F

	/**
	@defgroup       QCW_MAPPING_P1_8TO11__QUEUE10_MAP QUEUE10_MAP
	@ingroup        QCW_MAPPING_P1_8TO11
	@param Address  0x00021238
	@param Mask     0x00000F00
	@param Shift    8
	@param Access   r,w
	@param Reset    0x0000000F
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_QCW_MAPPING_P1_8TO11__MSK_QUEUE10_MAP                                              0x00000F00
#define PNIP_REG_QCW_MAPPING_P1_8TO11_SHFT_QUEUE10_MAP                                              8
#define PNIP_REG_QCW_MAPPING_P1_8TO11_RSTV_QUEUE10_MAP                                              0x0000000F

	/**
	@defgroup       QCW_MAPPING_P1_8TO11__QUEUE11_MAP QUEUE11_MAP
	@ingroup        QCW_MAPPING_P1_8TO11
	@param Address  0x00021238
	@param Mask     0x0000F000
	@param Shift    12
	@param Access   r,w
	@param Reset    0x0000000F
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_QCW_MAPPING_P1_8TO11__MSK_QUEUE11_MAP                                              0x0000F000
#define PNIP_REG_QCW_MAPPING_P1_8TO11_SHFT_QUEUE11_MAP                                              12
#define PNIP_REG_QCW_MAPPING_P1_8TO11_RSTV_QUEUE11_MAP                                              0x0000000F


	/**
	@defgroup       FRAMEAGING_STATUS_P1 FRAMEAGING_STATUS_P1
	@ingroup        Register
	@param Address  0x00021300
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
//#define PNIP_REG_FRAMEAGING_STATUS_P1                                                               0x00021300
#define PNIP_REG_FRAMEAGING_STATUS_P1                                                               0x00000334
#define PNIP_REG_FRAMEAGING_STATUS_P1_RST__VAL                                                      0x00000000

	/**
	@defgroup       FRAMEAGING_STATUS_P1__FRAMEAGING_EXPIRED FRAMEAGING_EXPIRED
	@ingroup        FRAMEAGING_STATUS_P1
	@param Address  0x00021300
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_FRAMEAGING_STATUS_P1__MSK_FRAMEAGING_EXPIRED                                       0x0000FFFF
#define PNIP_REG_FRAMEAGING_STATUS_P1_SHFT_FRAMEAGING_EXPIRED                                       0
#define PNIP_REG_FRAMEAGING_STATUS_P1_RSTV_FRAMEAGING_EXPIRED                                       0x00000000


	/**
	@defgroup       FRAMEAGING_TIME_P1 FRAMEAGING_TIME_P1
	@ingroup        Register
	@param Address  0x00021304
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
//#define PNIP_REG_FRAMEAGING_TIME_P1                                                                 0x00021304
#define PNIP_REG_FRAMEAGING_TIME_P1                                                                 0x00000338
#define PNIP_REG_FRAMEAGING_TIME_P1_RST__VAL                                                        0x00000000

	/**
	@defgroup       FRAMEAGING_TIME_P1__AGINGTIME AGINGTIME
	@ingroup        FRAMEAGING_TIME_P1
	@param Address  0x00021304
	@param Mask     0x7FFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_FRAMEAGING_TIME_P1__MSK_AGINGTIME                                                  0x7FFFFFFF
#define PNIP_REG_FRAMEAGING_TIME_P1_SHFT_AGINGTIME                                                  0
#define PNIP_REG_FRAMEAGING_TIME_P1_RSTV_AGINGTIME                                                  0x00000000


	/**
	@defgroup       QCW_COUNT_P2_0 QCW_COUNT_P2_0
	@ingroup        Register
	@param Address  0x00022204
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
//#define PNIP_REG_QCW_COUNT_P2_0                                                                     0x00022204
#define PNIP_REG_QCW_COUNT_P2_0                                                                     0x0000033C
#define PNIP_REG_QCW_COUNT_P2_0_RST__VAL                                                            0x00000000

	/**
	@defgroup       QCW_COUNT_P2_0__QCWCOUNT QCWCOUNT
	@ingroup        QCW_COUNT_P2_0
	@param Address  0x00022204
	@param Mask     0x00001FFF
	@param Shift    0
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_QCW_COUNT_P2_0__MSK_QCWCOUNT                                                       0x00001FFF
#define PNIP_REG_QCW_COUNT_P2_0_SHFT_QCWCOUNT                                                       0
#define PNIP_REG_QCW_COUNT_P2_0_RSTV_QCWCOUNT                                                       0x00000000

	/**
	@defgroup       QCW_COUNT_P2_0__QCWMODE QCWMODE
	@ingroup        QCW_COUNT_P2_0
	@param Address  0x00022204
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_QCW_COUNT_P2_0__MSK_QCWMODE                                                        0x40000000
#define PNIP_REG_QCW_COUNT_P2_0_SHFT_QCWMODE                                                        30
#define PNIP_REG_QCW_COUNT_P2_0_RSTV_QCWMODE                                                        0x00000000

	/**
	@defgroup       QCW_COUNT_P2_0__ENABLECOUNT ENABLECOUNT
	@ingroup        QCW_COUNT_P2_0
	@param Address  0x00022204
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_QCW_COUNT_P2_0__MSK_ENABLECOUNT                                                    0x80000000
#define PNIP_REG_QCW_COUNT_P2_0_SHFT_ENABLECOUNT                                                    31
#define PNIP_REG_QCW_COUNT_P2_0_RSTV_ENABLECOUNT                                                    0x00000000


	/**
	@defgroup       QCW_COUNT_P2_1 QCW_COUNT_P2_1
	@ingroup        Register
	@param Address  0x00022208
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
//#define PNIP_REG_QCW_COUNT_P2_1                                                                     0x00022208
#define PNIP_REG_QCW_COUNT_P2_1                                                                     0x00000340
#define PNIP_REG_QCW_COUNT_P2_1_RST__VAL                                                            0x00000000

	/**
	@defgroup       QCW_COUNT_P2_1__QCWCOUNT QCWCOUNT
	@ingroup        QCW_COUNT_P2_1
	@param Address  0x00022208
	@param Mask     0x00001FFF
	@param Shift    0
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_QCW_COUNT_P2_1__MSK_QCWCOUNT                                                       0x00001FFF
#define PNIP_REG_QCW_COUNT_P2_1_SHFT_QCWCOUNT                                                       0
#define PNIP_REG_QCW_COUNT_P2_1_RSTV_QCWCOUNT                                                       0x00000000

	/**
	@defgroup       QCW_COUNT_P2_1__QCWMODE QCWMODE
	@ingroup        QCW_COUNT_P2_1
	@param Address  0x00022208
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_QCW_COUNT_P2_1__MSK_QCWMODE                                                        0x40000000
#define PNIP_REG_QCW_COUNT_P2_1_SHFT_QCWMODE                                                        30
#define PNIP_REG_QCW_COUNT_P2_1_RSTV_QCWMODE                                                        0x00000000

	/**
	@defgroup       QCW_COUNT_P2_1__ENABLECOUNT ENABLECOUNT
	@ingroup        QCW_COUNT_P2_1
	@param Address  0x00022208
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_QCW_COUNT_P2_1__MSK_ENABLECOUNT                                                    0x80000000
#define PNIP_REG_QCW_COUNT_P2_1_SHFT_ENABLECOUNT                                                    31
#define PNIP_REG_QCW_COUNT_P2_1_RSTV_ENABLECOUNT                                                    0x00000000


	/**
	@defgroup       QCW_COUNT_P2_2 QCW_COUNT_P2_2
	@ingroup        Register
	@param Address  0x0002220C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
//#define PNIP_REG_QCW_COUNT_P2_2                                                                     0x0002220C
#define PNIP_REG_QCW_COUNT_P2_2                                                                     0x00000344
#define PNIP_REG_QCW_COUNT_P2_2_RST__VAL                                                            0x00000000

	/**
	@defgroup       QCW_COUNT_P2_2__QCWCOUNT QCWCOUNT
	@ingroup        QCW_COUNT_P2_2
	@param Address  0x0002220C
	@param Mask     0x00001FFF
	@param Shift    0
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_QCW_COUNT_P2_2__MSK_QCWCOUNT                                                       0x00001FFF
#define PNIP_REG_QCW_COUNT_P2_2_SHFT_QCWCOUNT                                                       0
#define PNIP_REG_QCW_COUNT_P2_2_RSTV_QCWCOUNT                                                       0x00000000

	/**
	@defgroup       QCW_COUNT_P2_2__QCWMODE QCWMODE
	@ingroup        QCW_COUNT_P2_2
	@param Address  0x0002220C
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_QCW_COUNT_P2_2__MSK_QCWMODE                                                        0x40000000
#define PNIP_REG_QCW_COUNT_P2_2_SHFT_QCWMODE                                                        30
#define PNIP_REG_QCW_COUNT_P2_2_RSTV_QCWMODE                                                        0x00000000

	/**
	@defgroup       QCW_COUNT_P2_2__ENABLECOUNT ENABLECOUNT
	@ingroup        QCW_COUNT_P2_2
	@param Address  0x0002220C
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_QCW_COUNT_P2_2__MSK_ENABLECOUNT                                                    0x80000000
#define PNIP_REG_QCW_COUNT_P2_2_SHFT_ENABLECOUNT                                                    31
#define PNIP_REG_QCW_COUNT_P2_2_RSTV_ENABLECOUNT                                                    0x00000000


	/**
	@defgroup       QCW_MAPPING_P2_0TO7 QCW_MAPPING_P2_0TO7
	@ingroup        Register
	@param Address  0x00022234
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
//#define PNIP_REG_QCW_MAPPING_P2_0TO7                                                                0x00022234
#define PNIP_REG_QCW_MAPPING_P2_0TO7                                                                0x00000348
#define PNIP_REG_QCW_MAPPING_P2_0TO7_RST__VAL                                                       0xFFFFFFFF

	/**
	@defgroup       QCW_MAPPING_P2_0TO7__QUEUE0_MAP QUEUE0_MAP
	@ingroup        QCW_MAPPING_P2_0TO7
	@param Address  0x00022234
	@param Mask     0x0000000F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000000F
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_QCW_MAPPING_P2_0TO7__MSK_QUEUE0_MAP                                                0x0000000F
#define PNIP_REG_QCW_MAPPING_P2_0TO7_SHFT_QUEUE0_MAP                                                0
#define PNIP_REG_QCW_MAPPING_P2_0TO7_RSTV_QUEUE0_MAP                                                0x0000000F

	/**
	@defgroup       QCW_MAPPING_P2_0TO7__QUEUE1_MAP QUEUE1_MAP
	@ingroup        QCW_MAPPING_P2_0TO7
	@param Address  0x00022234
	@param Mask     0x000000F0
	@param Shift    4
	@param Access   r,w
	@param Reset    0x0000000F
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_QCW_MAPPING_P2_0TO7__MSK_QUEUE1_MAP                                                0x000000F0
#define PNIP_REG_QCW_MAPPING_P2_0TO7_SHFT_QUEUE1_MAP                                                4
#define PNIP_REG_QCW_MAPPING_P2_0TO7_RSTV_QUEUE1_MAP                                                0x0000000F

	/**
	@defgroup       QCW_MAPPING_P2_0TO7__QUEUE2_MAP QUEUE2_MAP
	@ingroup        QCW_MAPPING_P2_0TO7
	@param Address  0x00022234
	@param Mask     0x00000F00
	@param Shift    8
	@param Access   r,w
	@param Reset    0x0000000F
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_QCW_MAPPING_P2_0TO7__MSK_QUEUE2_MAP                                                0x00000F00
#define PNIP_REG_QCW_MAPPING_P2_0TO7_SHFT_QUEUE2_MAP                                                8
#define PNIP_REG_QCW_MAPPING_P2_0TO7_RSTV_QUEUE2_MAP                                                0x0000000F

	/**
	@defgroup       QCW_MAPPING_P2_0TO7__QUEUE3_MAP QUEUE3_MAP
	@ingroup        QCW_MAPPING_P2_0TO7
	@param Address  0x00022234
	@param Mask     0x0000F000
	@param Shift    12
	@param Access   r,w
	@param Reset    0x0000000F
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_QCW_MAPPING_P2_0TO7__MSK_QUEUE3_MAP                                                0x0000F000
#define PNIP_REG_QCW_MAPPING_P2_0TO7_SHFT_QUEUE3_MAP                                                12
#define PNIP_REG_QCW_MAPPING_P2_0TO7_RSTV_QUEUE3_MAP                                                0x0000000F

	/**
	@defgroup       QCW_MAPPING_P2_0TO7__QUEUE4_MAP QUEUE4_MAP
	@ingroup        QCW_MAPPING_P2_0TO7
	@param Address  0x00022234
	@param Mask     0x000F0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x0000000F
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_QCW_MAPPING_P2_0TO7__MSK_QUEUE4_MAP                                                0x000F0000
#define PNIP_REG_QCW_MAPPING_P2_0TO7_SHFT_QUEUE4_MAP                                                16
#define PNIP_REG_QCW_MAPPING_P2_0TO7_RSTV_QUEUE4_MAP                                                0x0000000F

	/**
	@defgroup       QCW_MAPPING_P2_0TO7__QUEUE5_MAP QUEUE5_MAP
	@ingroup        QCW_MAPPING_P2_0TO7
	@param Address  0x00022234
	@param Mask     0x00F00000
	@param Shift    20
	@param Access   r,w
	@param Reset    0x0000000F
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_QCW_MAPPING_P2_0TO7__MSK_QUEUE5_MAP                                                0x00F00000
#define PNIP_REG_QCW_MAPPING_P2_0TO7_SHFT_QUEUE5_MAP                                                20
#define PNIP_REG_QCW_MAPPING_P2_0TO7_RSTV_QUEUE5_MAP                                                0x0000000F

	/**
	@defgroup       QCW_MAPPING_P2_0TO7__QUEUE6_MAP QUEUE6_MAP
	@ingroup        QCW_MAPPING_P2_0TO7
	@param Address  0x00022234
	@param Mask     0x0F000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x0000000F
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_QCW_MAPPING_P2_0TO7__MSK_QUEUE6_MAP                                                0x0F000000
#define PNIP_REG_QCW_MAPPING_P2_0TO7_SHFT_QUEUE6_MAP                                                24
#define PNIP_REG_QCW_MAPPING_P2_0TO7_RSTV_QUEUE6_MAP                                                0x0000000F

	/**
	@defgroup       QCW_MAPPING_P2_0TO7__QUEUE7_MAP QUEUE7_MAP
	@ingroup        QCW_MAPPING_P2_0TO7
	@param Address  0x00022234
	@param Mask     0xF0000000
	@param Shift    28
	@param Access   r,w
	@param Reset    0x0000000F
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_QCW_MAPPING_P2_0TO7__MSK_QUEUE7_MAP                                                0xF0000000
#define PNIP_REG_QCW_MAPPING_P2_0TO7_SHFT_QUEUE7_MAP                                                28
#define PNIP_REG_QCW_MAPPING_P2_0TO7_RSTV_QUEUE7_MAP                                                0x0000000F


	/**
	@defgroup       QCW_MAPPING_P2_8TO11 QCW_MAPPING_P2_8TO11
	@ingroup        Register
	@param Address  0x00022238
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
//#define PNIP_REG_QCW_MAPPING_P2_8TO11                                                               0x00022238
#define PNIP_REG_QCW_MAPPING_P2_8TO11                                                               0x0000034C
#define PNIP_REG_QCW_MAPPING_P2_8TO11_RST__VAL                                                      0x0000FFFF

	/**
	@defgroup       QCW_MAPPING_P2_8TO11__QUEUE8_MAP QUEUE8_MAP
	@ingroup        QCW_MAPPING_P2_8TO11
	@param Address  0x00022238
	@param Mask     0x0000000F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000000F
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_QCW_MAPPING_P2_8TO11__MSK_QUEUE8_MAP                                               0x0000000F
#define PNIP_REG_QCW_MAPPING_P2_8TO11_SHFT_QUEUE8_MAP                                               0
#define PNIP_REG_QCW_MAPPING_P2_8TO11_RSTV_QUEUE8_MAP                                               0x0000000F

	/**
	@defgroup       QCW_MAPPING_P2_8TO11__QUEUE9_MAP QUEUE9_MAP
	@ingroup        QCW_MAPPING_P2_8TO11
	@param Address  0x00022238
	@param Mask     0x000000F0
	@param Shift    4
	@param Access   r,w
	@param Reset    0x0000000F
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_QCW_MAPPING_P2_8TO11__MSK_QUEUE9_MAP                                               0x000000F0
#define PNIP_REG_QCW_MAPPING_P2_8TO11_SHFT_QUEUE9_MAP                                               4
#define PNIP_REG_QCW_MAPPING_P2_8TO11_RSTV_QUEUE9_MAP                                               0x0000000F

	/**
	@defgroup       QCW_MAPPING_P2_8TO11__QUEUE10_MAP QUEUE10_MAP
	@ingroup        QCW_MAPPING_P2_8TO11
	@param Address  0x00022238
	@param Mask     0x00000F00
	@param Shift    8
	@param Access   r,w
	@param Reset    0x0000000F
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_QCW_MAPPING_P2_8TO11__MSK_QUEUE10_MAP                                              0x00000F00
#define PNIP_REG_QCW_MAPPING_P2_8TO11_SHFT_QUEUE10_MAP                                              8
#define PNIP_REG_QCW_MAPPING_P2_8TO11_RSTV_QUEUE10_MAP                                              0x0000000F

	/**
	@defgroup       QCW_MAPPING_P2_8TO11__QUEUE11_MAP QUEUE11_MAP
	@ingroup        QCW_MAPPING_P2_8TO11
	@param Address  0x00022238
	@param Mask     0x0000F000
	@param Shift    12
	@param Access   r,w
	@param Reset    0x0000000F
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_QCW_MAPPING_P2_8TO11__MSK_QUEUE11_MAP                                              0x0000F000
#define PNIP_REG_QCW_MAPPING_P2_8TO11_SHFT_QUEUE11_MAP                                              12
#define PNIP_REG_QCW_MAPPING_P2_8TO11_RSTV_QUEUE11_MAP                                              0x0000000F


	/**
	@defgroup       FRAMEAGING_STATUS_P2 FRAMEAGING_STATUS_P2
	@ingroup        Register
	@param Address  0x00022300
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
//#define PNIP_REG_FRAMEAGING_STATUS_P2                                                               0x00022300
#define PNIP_REG_FRAMEAGING_STATUS_P2                                                               0x00000350
#define PNIP_REG_FRAMEAGING_STATUS_P2_RST__VAL                                                      0x00000000

	/**
	@defgroup       FRAMEAGING_STATUS_P2__FRAMEAGING_EXPIRED FRAMEAGING_EXPIRED
	@ingroup        FRAMEAGING_STATUS_P2
	@param Address  0x00022300
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_FRAMEAGING_STATUS_P2__MSK_FRAMEAGING_EXPIRED                                       0x0000FFFF
#define PNIP_REG_FRAMEAGING_STATUS_P2_SHFT_FRAMEAGING_EXPIRED                                       0
#define PNIP_REG_FRAMEAGING_STATUS_P2_RSTV_FRAMEAGING_EXPIRED                                       0x00000000


	/**
	@defgroup       FRAMEAGING_TIME_P2 FRAMEAGING_TIME_P2
	@ingroup        Register
	@param Address  0x00022304
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
//#define PNIP_REG_FRAMEAGING_TIME_P2                                                                 0x00022304
#define PNIP_REG_FRAMEAGING_TIME_P2                                                                 0x00000354
#define PNIP_REG_FRAMEAGING_TIME_P2_RST__VAL                                                        0x00000000

	/**
	@defgroup       FRAMEAGING_TIME_P2__AGINGTIME AGINGTIME
	@ingroup        FRAMEAGING_TIME_P2
	@param Address  0x00022304
	@param Mask     0x7FFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_FRAMEAGING_TIME_P2__MSK_AGINGTIME                                                  0x7FFFFFFF
#define PNIP_REG_FRAMEAGING_TIME_P2_SHFT_AGINGTIME                                                  0
#define PNIP_REG_FRAMEAGING_TIME_P2_RSTV_AGINGTIME                                                  0x00000000


	/**
	@defgroup       FRAMEAGING_TIME_P3 FRAMEAGING_TIME_P3
	@ingroup        Register
	@param Address  0x00023304
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
//#define PNIP_REG_FRAMEAGING_TIME_P3                                                                 0x00023304
#define PNIP_REG_FRAMEAGING_TIME_P3                                                                 0x00000358
#define PNIP_REG_FRAMEAGING_TIME_P3_RST__VAL                                                        0x00000000

	/**
	@defgroup       FRAMEAGING_TIME_P3__AGINGTIME AGINGTIME
	@ingroup        FRAMEAGING_TIME_P3
	@param Address  0x00023304
	@param Mask     0x7FFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_FRAMEAGING_TIME_P3__MSK_AGINGTIME                                                  0x7FFFFFFF
#define PNIP_REG_FRAMEAGING_TIME_P3_SHFT_AGINGTIME                                                  0
#define PNIP_REG_FRAMEAGING_TIME_P3_RSTV_AGINGTIME                                                  0x00000000


	/**
	@defgroup       FRAMEAGING_TIME_P4 FRAMEAGING_TIME_P4
	@ingroup        Register
	@param Address  0x00024304
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
//#define PNIP_REG_FRAMEAGING_TIME_P4                                                                 0x00024304
#define PNIP_REG_FRAMEAGING_TIME_P4                                                                 0x0000035C
#define PNIP_REG_FRAMEAGING_TIME_P4_RST__VAL                                                        0x00000000

	/**
	@defgroup       FRAMEAGING_TIME_P4__AGINGTIME AGINGTIME
	@ingroup        FRAMEAGING_TIME_P4
	@param Address  0x00024304
	@param Mask     0x7FFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_FRAMEAGING_TIME_P4__MSK_AGINGTIME                                                  0x7FFFFFFF
#define PNIP_REG_FRAMEAGING_TIME_P4_SHFT_AGINGTIME                                                  0
#define PNIP_REG_FRAMEAGING_TIME_P4_RSTV_AGINGTIME                                                  0x00000000


	/**
	@defgroup       HOL_CONTROL_PA HOL_CONTROL_PA
	@ingroup        Register
	@param Address  0x00027004
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_HOL_CONTROL_PA                                                                     0x00027004
#define PNIP_REG_HOL_CONTROL_PA                                                                     0x00000360
#define PNIP_REG_HOL_CONTROL_PA_RST__VAL                                                            0x00000000

	/**
	@defgroup       HOL_CONTROL_PA__HOL_MODE HOL_MODE
	@ingroup        HOL_CONTROL_PA
	@param Address  0x00027004
	@param Mask     0x0000FFFE
	@param Shift    1
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_HOL_CONTROL_PA__MSK_HOL_MODE                                                       0x0000FFFE
#define PNIP_REG_HOL_CONTROL_PA_SHFT_HOL_MODE                                                       1
#define PNIP_REG_HOL_CONTROL_PA_RSTV_HOL_MODE                                                       0x00000000


	/**
	@defgroup       HOL_BARRIER_PA_0 HOL_BARRIER_PA_0
	@ingroup        Register
	@param Address  0x00027008
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_HOL_BARRIER_PA_0                                                                   0x00027008
#define PNIP_REG_HOL_BARRIER_PA_0                                                                   0x00000364
#define PNIP_REG_HOL_BARRIER_PA_0_RST__VAL                                                          0x00000230

	/**
	@defgroup       HOL_BARRIER_PA_0__RESOURCETYPE_X_BARRIER RESOURCETYPE_X_BARRIER
	@ingroup        HOL_BARRIER_PA_0
	@param Address  0x00027008
	@param Mask     0x00001FFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000230
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_HOL_BARRIER_PA_0__MSK_RESOURCETYPE_X_BARRIER                                       0x00001FFF
#define PNIP_REG_HOL_BARRIER_PA_0_SHFT_RESOURCETYPE_X_BARRIER                                       0
#define PNIP_REG_HOL_BARRIER_PA_0_RSTV_RESOURCETYPE_X_BARRIER                                       0x00000230


	/**
	@defgroup       HOL_BARRIER_PA_1 HOL_BARRIER_PA_1
	@ingroup        Register
	@param Address  0x0002700C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_HOL_BARRIER_PA_1                                                                   0x0002700C
#define PNIP_REG_HOL_BARRIER_PA_1                                                                   0x00000368
#define PNIP_REG_HOL_BARRIER_PA_1_RST__VAL                                                          0x00000230

	/**
	@defgroup       HOL_BARRIER_PA_1__RESOURCETYPE_X_BARRIER RESOURCETYPE_X_BARRIER
	@ingroup        HOL_BARRIER_PA_1
	@param Address  0x0002700C
	@param Mask     0x00001FFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000230
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_HOL_BARRIER_PA_1__MSK_RESOURCETYPE_X_BARRIER                                       0x00001FFF
#define PNIP_REG_HOL_BARRIER_PA_1_SHFT_RESOURCETYPE_X_BARRIER                                       0
#define PNIP_REG_HOL_BARRIER_PA_1_RSTV_RESOURCETYPE_X_BARRIER                                       0x00000230


	/**
	@defgroup       HOL_BARRIER_PA_2 HOL_BARRIER_PA_2
	@ingroup        Register
	@param Address  0x00027010
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_HOL_BARRIER_PA_2                                                                   0x00027010
#define PNIP_REG_HOL_BARRIER_PA_2                                                                   0x0000036C
#define PNIP_REG_HOL_BARRIER_PA_2_RST__VAL                                                          0x00000230

	/**
	@defgroup       HOL_BARRIER_PA_2__RESOURCETYPE_X_BARRIER RESOURCETYPE_X_BARRIER
	@ingroup        HOL_BARRIER_PA_2
	@param Address  0x00027010
	@param Mask     0x00001FFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000230
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_HOL_BARRIER_PA_2__MSK_RESOURCETYPE_X_BARRIER                                       0x00001FFF
#define PNIP_REG_HOL_BARRIER_PA_2_SHFT_RESOURCETYPE_X_BARRIER                                       0
#define PNIP_REG_HOL_BARRIER_PA_2_RSTV_RESOURCETYPE_X_BARRIER                                       0x00000230


	/**
	@defgroup       HOL_BARRIER_PA_3 HOL_BARRIER_PA_3
	@ingroup        Register
	@param Address  0x00027014
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_HOL_BARRIER_PA_3                                                                   0x00027014
#define PNIP_REG_HOL_BARRIER_PA_3                                                                   0x00000370
#define PNIP_REG_HOL_BARRIER_PA_3_RST__VAL                                                          0x00000230

	/**
	@defgroup       HOL_BARRIER_PA_3__RESOURCETYPE_X_BARRIER RESOURCETYPE_X_BARRIER
	@ingroup        HOL_BARRIER_PA_3
	@param Address  0x00027014
	@param Mask     0x00001FFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000230
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_HOL_BARRIER_PA_3__MSK_RESOURCETYPE_X_BARRIER                                       0x00001FFF
#define PNIP_REG_HOL_BARRIER_PA_3_SHFT_RESOURCETYPE_X_BARRIER                                       0
#define PNIP_REG_HOL_BARRIER_PA_3_RSTV_RESOURCETYPE_X_BARRIER                                       0x00000230


	/**
	@defgroup       HOL_BARRIER_PA_4 HOL_BARRIER_PA_4
	@ingroup        Register
	@param Address  0x00027018
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_HOL_BARRIER_PA_4                                                                   0x00027018
#define PNIP_REG_HOL_BARRIER_PA_4                                                                   0x00000374
#define PNIP_REG_HOL_BARRIER_PA_4_RST__VAL                                                          0x00000230

	/**
	@defgroup       HOL_BARRIER_PA_4__RESOURCETYPE_X_BARRIER RESOURCETYPE_X_BARRIER
	@ingroup        HOL_BARRIER_PA_4
	@param Address  0x00027018
	@param Mask     0x00001FFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000230
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_HOL_BARRIER_PA_4__MSK_RESOURCETYPE_X_BARRIER                                       0x00001FFF
#define PNIP_REG_HOL_BARRIER_PA_4_SHFT_RESOURCETYPE_X_BARRIER                                       0
#define PNIP_REG_HOL_BARRIER_PA_4_RSTV_RESOURCETYPE_X_BARRIER                                       0x00000230


	/**
	@defgroup       HOL_BARRIER_PA_5 HOL_BARRIER_PA_5
	@ingroup        Register
	@param Address  0x0002701C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_HOL_BARRIER_PA_5                                                                   0x0002701C
#define PNIP_REG_HOL_BARRIER_PA_5                                                                   0x00000378
#define PNIP_REG_HOL_BARRIER_PA_5_RST__VAL                                                          0x00000230

	/**
	@defgroup       HOL_BARRIER_PA_5__RESOURCETYPE_X_BARRIER RESOURCETYPE_X_BARRIER
	@ingroup        HOL_BARRIER_PA_5
	@param Address  0x0002701C
	@param Mask     0x00001FFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000230
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_HOL_BARRIER_PA_5__MSK_RESOURCETYPE_X_BARRIER                                       0x00001FFF
#define PNIP_REG_HOL_BARRIER_PA_5_SHFT_RESOURCETYPE_X_BARRIER                                       0
#define PNIP_REG_HOL_BARRIER_PA_5_RSTV_RESOURCETYPE_X_BARRIER                                       0x00000230


	/**
	@defgroup       HOL_BARRIER_PA_6 HOL_BARRIER_PA_6
	@ingroup        Register
	@param Address  0x00027020
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_HOL_BARRIER_PA_6                                                                   0x00027020
#define PNIP_REG_HOL_BARRIER_PA_6                                                                   0x0000037C
#define PNIP_REG_HOL_BARRIER_PA_6_RST__VAL                                                          0x00000230

	/**
	@defgroup       HOL_BARRIER_PA_6__RESOURCETYPE_X_BARRIER RESOURCETYPE_X_BARRIER
	@ingroup        HOL_BARRIER_PA_6
	@param Address  0x00027020
	@param Mask     0x00001FFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000230
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_HOL_BARRIER_PA_6__MSK_RESOURCETYPE_X_BARRIER                                       0x00001FFF
#define PNIP_REG_HOL_BARRIER_PA_6_SHFT_RESOURCETYPE_X_BARRIER                                       0
#define PNIP_REG_HOL_BARRIER_PA_6_RSTV_RESOURCETYPE_X_BARRIER                                       0x00000230


	/**
	@defgroup       QCW_TRIGGER_PA QCW_TRIGGER_PA
	@ingroup        Register
	@param Address  0x00029000
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_QCW_TRIGGER_PA                                                                     0x00029000
#define PNIP_REG_QCW_TRIGGER_PA                                                                     0x00000380
#define PNIP_REG_QCW_TRIGGER_PA_RST__VAL                                                            0x00000000

	/**
	@defgroup       QCW_TRIGGER_PA__QCWTRIGGER QCWTRIGGER
	@ingroup        QCW_TRIGGER_PA
	@param Address  0x00029000
	@param Mask     0x0FFFFFF8
	@param Shift    3
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_QCW_TRIGGER_PA__MSK_QCWTRIGGER                                                     0x0FFFFFF8
#define PNIP_REG_QCW_TRIGGER_PA_SHFT_QCWTRIGGER                                                     3
#define PNIP_REG_QCW_TRIGGER_PA_RSTV_QCWTRIGGER                                                     0x00000000


	/**
	@defgroup       QCW_BARRIER_PA_0 QCW_BARRIER_PA_0
	@ingroup        Register
	@param Address  0x00029004
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_QCW_BARRIER_PA_0                                                                   0x00029004
#define PNIP_REG_QCW_BARRIER_PA_0                                                                   0x00000384
#define PNIP_REG_QCW_BARRIER_PA_0_RST__VAL                                                          0x00000230

	/**
	@defgroup       QCW_BARRIER_PA_0__QCWBARRIER QCWBARRIER
	@ingroup        QCW_BARRIER_PA_0
	@param Address  0x00029004
	@param Mask     0x00001FFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000230
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_QCW_BARRIER_PA_0__MSK_QCWBARRIER                                                   0x00001FFF
#define PNIP_REG_QCW_BARRIER_PA_0_SHFT_QCWBARRIER                                                   0
#define PNIP_REG_QCW_BARRIER_PA_0_RSTV_QCWBARRIER                                                   0x00000230


	/**
	@defgroup       QCW_BARRIER_PA_1 QCW_BARRIER_PA_1
	@ingroup        Register
	@param Address  0x00029008
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_QCW_BARRIER_PA_1                                                                   0x00029008
#define PNIP_REG_QCW_BARRIER_PA_1                                                                   0x00000388
#define PNIP_REG_QCW_BARRIER_PA_1_RST__VAL                                                          0x00000230

	/**
	@defgroup       QCW_BARRIER_PA_1__QCWBARRIER QCWBARRIER
	@ingroup        QCW_BARRIER_PA_1
	@param Address  0x00029008
	@param Mask     0x00001FFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000230
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_QCW_BARRIER_PA_1__MSK_QCWBARRIER                                                   0x00001FFF
#define PNIP_REG_QCW_BARRIER_PA_1_SHFT_QCWBARRIER                                                   0
#define PNIP_REG_QCW_BARRIER_PA_1_RSTV_QCWBARRIER                                                   0x00000230


	/**
	@defgroup       QCW_BARRIER_PA_2 QCW_BARRIER_PA_2
	@ingroup        Register
	@param Address  0x0002900C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_QCW_BARRIER_PA_2                                                                   0x0002900C
#define PNIP_REG_QCW_BARRIER_PA_2                                                                   0x0000038C
#define PNIP_REG_QCW_BARRIER_PA_2_RST__VAL                                                          0x00000230

	/**
	@defgroup       QCW_BARRIER_PA_2__QCWBARRIER QCWBARRIER
	@ingroup        QCW_BARRIER_PA_2
	@param Address  0x0002900C
	@param Mask     0x00001FFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000230
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_QCW_BARRIER_PA_2__MSK_QCWBARRIER                                                   0x00001FFF
#define PNIP_REG_QCW_BARRIER_PA_2_SHFT_QCWBARRIER                                                   0
#define PNIP_REG_QCW_BARRIER_PA_2_RSTV_QCWBARRIER                                                   0x00000230


	/**
	@defgroup       RCT_DELAY RCT_DELAY
	@ingroup        Register
	@param Address  0x00030000
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_RCT_DELAY                                                                          0x00030000
#define PNIP_REG_RCT_DELAY                                                                          0x00000390
#define PNIP_REG_RCT_DELAY_RST__VAL                                                                 0x00000000

	/**
	@defgroup       RCT_DELAY__RATECOMPENSATIONTIMER RATECOMPENSATIONTIMER
	@ingroup        RCT_DELAY
	@param Address  0x00030000
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCT_DELAY__MSK_RATECOMPENSATIONTIMER                                               0xFFFFFFFF
#define PNIP_REG_RCT_DELAY_SHFT_RATECOMPENSATIONTIMER                                               0
#define PNIP_REG_RCT_DELAY_RSTV_RATECOMPENSATIONTIMER                                               0x00000000


	/**
	@defgroup       OCTLOW_TIME OCTLOW_TIME
	@ingroup        Register
	@param Address  0x00030100
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_OCTLOW_TIME                                                                        0x00030100
#define PNIP_REG_OCTLOW_TIME                                                                        0x00000394
#define PNIP_REG_OCTLOW_TIME_RST__VAL                                                               0x00000000

	/**
	@defgroup       OCTLOW_TIME__OFFSETCOMPENSATIONTIMER_LOW OFFSETCOMPENSATIONTIMER_LOW
	@ingroup        OCTLOW_TIME
	@param Address  0x00030100
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_OCTLOW_TIME__MSK_OFFSETCOMPENSATIONTIMER_LOW                                       0xFFFFFFFF
#define PNIP_REG_OCTLOW_TIME_SHFT_OFFSETCOMPENSATIONTIMER_LOW                                       0
#define PNIP_REG_OCTLOW_TIME_RSTV_OFFSETCOMPENSATIONTIMER_LOW                                       0x00000000


	/**
	@defgroup       OCTHIGH_TIME OCTHIGH_TIME
	@ingroup        Register
	@param Address  0x00030104
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_OCTHIGH_TIME                                                                       0x00030104
#define PNIP_REG_OCTHIGH_TIME                                                                       0x00000398
#define PNIP_REG_OCTHIGH_TIME_RST__VAL                                                              0x00000000

	/**
	@defgroup       OCTHIGH_TIME__OFFSETCOMPENSATIONTIMER_HIGH OFFSETCOMPENSATIONTIMER_HIGH
	@ingroup        OCTHIGH_TIME
	@param Address  0x00030104
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_OCTHIGH_TIME__MSK_OFFSETCOMPENSATIONTIMER_HIGH                                     0xFFFFFFFF
#define PNIP_REG_OCTHIGH_TIME_SHFT_OFFSETCOMPENSATIONTIMER_HIGH                                     0
#define PNIP_REG_OCTHIGH_TIME_RSTV_OFFSETCOMPENSATIONTIMER_HIGH                                     0x00000000


	/**
	@defgroup       OCTLOW_CLOCK_A OCTLOW_CLOCK_A
	@ingroup        Register
	@param Address  0x00030200
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_OCTLOW_CLOCK_A                                                                     0x00030200
#define PNIP_REG_OCTLOW_CLOCK_A                                                                     0x0000039C
#define PNIP_REG_OCTLOW_CLOCK_A_RST__VAL                                                            0x00000000

	/**
	@defgroup       OCTLOW_CLOCK_A__OFFSETCOMPENSATIONTIMER OFFSETCOMPENSATIONTIMER
	@ingroup        OCTLOW_CLOCK_A
	@param Address  0x00030200
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_OCTLOW_CLOCK_A__MSK_OFFSETCOMPENSATIONTIMER                                        0xFFFFFFFF
#define PNIP_REG_OCTLOW_CLOCK_A_SHFT_OFFSETCOMPENSATIONTIMER                                        0
#define PNIP_REG_OCTLOW_CLOCK_A_RSTV_OFFSETCOMPENSATIONTIMER                                        0x00000000


	/**
	@defgroup       OCTHIGH_CLOCK_A OCTHIGH_CLOCK_A
	@ingroup        Register
	@param Address  0x00030204
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_OCTHIGH_CLOCK_A                                                                    0x00030204
#define PNIP_REG_OCTHIGH_CLOCK_A                                                                    0x000003A0
#define PNIP_REG_OCTHIGH_CLOCK_A_RST__VAL                                                           0x00000000

	/**
	@defgroup       OCTHIGH_CLOCK_A__OFFSETCOMPENSATIONTIMER OFFSETCOMPENSATIONTIMER
	@ingroup        OCTHIGH_CLOCK_A
	@param Address  0x00030204
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_OCTHIGH_CLOCK_A__MSK_OFFSETCOMPENSATIONTIMER                                       0xFFFFFFFF
#define PNIP_REG_OCTHIGH_CLOCK_A_SHFT_OFFSETCOMPENSATIONTIMER                                       0
#define PNIP_REG_OCTHIGH_CLOCK_A_RSTV_OFFSETCOMPENSATIONTIMER                                       0x00000000


	/**
	@defgroup       CYCLELENGTH_A CYCLELENGTH_A
	@ingroup        Register
	@param Address  0x0003021C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_CYCLELENGTH_A                                                                      0x0003021C
#define PNIP_REG_CYCLELENGTH_A                                                                      0x000003A4
#define PNIP_REG_CYCLELENGTH_A_RST__VAL                                                             0x000F4240

	/**
	@defgroup       CYCLELENGTH_A__COMMUNICATIONLENGTH COMMUNICATIONLENGTH
	@ingroup        CYCLELENGTH_A
	@param Address  0x0003021C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,w
	@param Reset    0x000F4240
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CYCLELENGTH_A__MSK_COMMUNICATIONLENGTH                                             0xFFFFFFFF
#define PNIP_REG_CYCLELENGTH_A_SHFT_COMMUNICATIONLENGTH                                             0
#define PNIP_REG_CYCLELENGTH_A_RSTV_COMMUNICATIONLENGTH                                             0x000F4240


	/**
	@defgroup       CYCLECOUNTER_A CYCLECOUNTER_A
	@ingroup        Register
	@param Address  0x00030228
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_CYCLECOUNTER_A                                                                     0x00030228
#define PNIP_REG_CYCLECOUNTER_A                                                                     0x000003A8
#define PNIP_REG_CYCLECOUNTER_A_RST__VAL                                                            0x00000000

	/**
	@defgroup       CYCLECOUNTER_A__CYCLECOUNTER CYCLECOUNTER
	@ingroup        CYCLECOUNTER_A
	@param Address  0x00030228
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CYCLECOUNTER_A__MSK_CYCLECOUNTER                                                   0xFFFFFFFF
#define PNIP_REG_CYCLECOUNTER_A_SHFT_CYCLECOUNTER                                                   0
#define PNIP_REG_CYCLECOUNTER_A_RSTV_CYCLECOUNTER                                                   0x00000000


	/**
	@defgroup       RT_CCOUNTER_A RT_CCOUNTER_A
	@ingroup        Register
	@param Address  0x00030230
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_RT_CCOUNTER_A                                                                      0x00030230
#define PNIP_REG_RT_CCOUNTER_A                                                                      0x000003AC
#define PNIP_REG_RT_CCOUNTER_A_RST__VAL                                                             0x00000000

	/**
	@defgroup       RT_CCOUNTER_A__RT_CYCLENO RT_CYCLENO
	@ingroup        RT_CCOUNTER_A
	@param Address  0x00030230
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RT_CCOUNTER_A__MSK_RT_CYCLENO                                                      0x0000FFFF
#define PNIP_REG_RT_CCOUNTER_A_SHFT_RT_CYCLENO                                                      0
#define PNIP_REG_RT_CCOUNTER_A_RSTV_RT_CYCLENO                                                      0x00000000


	/**
	@defgroup       RTOVERUDP_CCOUNTER_A RTOVERUDP_CCOUNTER_A
	@ingroup        Register
	@param Address  0x00030234
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_RTOVERUDP_CCOUNTER_A                                                               0x00030234
#define PNIP_REG_RTOVERUDP_CCOUNTER_A                                                               0x000003B0
#define PNIP_REG_RTOVERUDP_CCOUNTER_A_RST__VAL                                                      0x00000000

	/**
	@defgroup       RTOVERUDP_CCOUNTER_A__RTOVERUDP_CYCLENO RTOVERUDP_CYCLENO
	@ingroup        RTOVERUDP_CCOUNTER_A
	@param Address  0x00030234
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RTOVERUDP_CCOUNTER_A__MSK_RTOVERUDP_CYCLENO                                        0x0000FFFF
#define PNIP_REG_RTOVERUDP_CCOUNTER_A_SHFT_RTOVERUDP_CYCLENO                                        0
#define PNIP_REG_RTOVERUDP_CCOUNTER_A_RSTV_RTOVERUDP_CYCLENO                                        0x00000000


	/**
	@defgroup       APPLSTATUS APPLSTATUS
	@ingroup        Register
	@param Address  0x00031000
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_APPLSTATUS                                                                         0x00031000
#define PNIP_REG_APPLSTATUS                                                                         0x000003B4
#define PNIP_REG_APPLSTATUS_RST__VAL                                                                0x00000000

	/**
	@defgroup       APPLSTATUS__APPLICATIONSTATUS_1 APPLICATIONSTATUS_1
	@ingroup        APPLSTATUS
	@param Address  0x00031000
	@param Mask     0x00000003
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_APPLSTATUS__MSK_APPLICATIONSTATUS_1                                                0x00000003
#define PNIP_REG_APPLSTATUS_SHFT_APPLICATIONSTATUS_1                                                0
#define PNIP_REG_APPLSTATUS_RSTV_APPLICATIONSTATUS_1                                                0x00000000

	/**
	@defgroup       APPLSTATUS__APPLICATIONSTATUS_2 APPLICATIONSTATUS_2
	@ingroup        APPLSTATUS
	@param Address  0x00031000
	@param Mask     0x00000300
	@param Shift    8
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_APPLSTATUS__MSK_APPLICATIONSTATUS_2                                                0x00000300
#define PNIP_REG_APPLSTATUS_SHFT_APPLICATIONSTATUS_2                                                8
#define PNIP_REG_APPLSTATUS_RSTV_APPLICATIONSTATUS_2                                                0x00000000

	/**
	@defgroup       APPLSTATUS__APPLICATIONSTATUS_3 APPLICATIONSTATUS_3
	@ingroup        APPLSTATUS
	@param Address  0x00031000
	@param Mask     0x00030000
	@param Shift    16
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_APPLSTATUS__MSK_APPLICATIONSTATUS_3                                                0x00030000
#define PNIP_REG_APPLSTATUS_SHFT_APPLICATIONSTATUS_3                                                16
#define PNIP_REG_APPLSTATUS_RSTV_APPLICATIONSTATUS_3                                                0x00000000


	/**
	@defgroup       APPLSTATUS APPLSTATUS
	@ingroup        Register
	@param Address  0x00031000
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_APPLSTATUS                                                                         0x00031000
#define PNIP_REG_APPLSTATUS                                                                         0x000003B4
#define PNIP_REG_APPLSTATUS_RST__VAL                                                                0x00000000

	/**
	@defgroup       APPLSTATUS__APPLICATIONSTATUS_1 APPLICATIONSTATUS_1
	@ingroup        APPLSTATUS
	@param Address  0x00031000
	@param Mask     0x00000003
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_APPLSTATUS__MSK_APPLICATIONSTATUS_1                                                0x00000003
#define PNIP_REG_APPLSTATUS_SHFT_APPLICATIONSTATUS_1                                                0
#define PNIP_REG_APPLSTATUS_RSTV_APPLICATIONSTATUS_1                                                0x00000000

	/**
	@defgroup       APPLSTATUS__APPLICATIONSTATUS_2 APPLICATIONSTATUS_2
	@ingroup        APPLSTATUS
	@param Address  0x00031000
	@param Mask     0x00000300
	@param Shift    8
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_APPLSTATUS__MSK_APPLICATIONSTATUS_2                                                0x00000300
#define PNIP_REG_APPLSTATUS_SHFT_APPLICATIONSTATUS_2                                                8
#define PNIP_REG_APPLSTATUS_RSTV_APPLICATIONSTATUS_2                                                0x00000000

	/**
	@defgroup       APPLSTATUS__APPLICATIONSTATUS_3 APPLICATIONSTATUS_3
	@ingroup        APPLSTATUS
	@param Address  0x00031000
	@param Mask     0x00030000
	@param Shift    16
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_APPLSTATUS__MSK_APPLICATIONSTATUS_3                                                0x00030000
#define PNIP_REG_APPLSTATUS_SHFT_APPLICATIONSTATUS_3                                                16
#define PNIP_REG_APPLSTATUS_RSTV_APPLICATIONSTATUS_3                                                0x00000000


	/**
	@defgroup       APPLCOMPARE_2_1 APPLCOMPARE_2_1
	@ingroup        Register
	@param Address  0x0003120C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_APPLCOMPARE_2_1                                                                    0x0003120C
#define PNIP_REG_APPLCOMPARE_2_1                                                                    0x000003B8
#define PNIP_REG_APPLCOMPARE_2_1_RST__VAL                                                           0x00000000

	/**
	@defgroup       APPLCOMPARE_2_1__APPLICATIONCOMPARATOR APPLICATIONCOMPARATOR
	@ingroup        APPLCOMPARE_2_1
	@param Address  0x0003120C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_APPLCOMPARE_2_1__MSK_APPLICATIONCOMPARATOR                                         0xFFFFFFFF
#define PNIP_REG_APPLCOMPARE_2_1_SHFT_APPLICATIONCOMPARATOR                                         0
#define PNIP_REG_APPLCOMPARE_2_1_RSTV_APPLICATIONCOMPARATOR                                         0x00000000


	/**
	@defgroup       SYNCCOMMAND_IF_CONTROL SYNCCOMMAND_IF_CONTROL
	@ingroup        Register
	@param Address  0x00033000
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_SYNCCOMMAND_IF_CONTROL                                                             0x00033000
#define PNIP_REG_SYNCCOMMAND_IF_CONTROL                                                             0x000003BC

	/**
	@defgroup       SYNCCOMMAND_IF_CONTROL__F_CODE F_CODE
	@ingroup        SYNCCOMMAND_IF_CONTROL
	@param Address  0x00033000
	@param Mask     0x0000000F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SYNCCOMMAND_IF_CONTROL__MSK_F_CODE                                                 0x0000000F
#define PNIP_REG_SYNCCOMMAND_IF_CONTROL_SHFT_F_CODE                                                 0
#define PNIP_REG_SYNCCOMMAND_IF_CONTROL_RSTV_F_CODE                                                 0x00000000

	/**
	@defgroup       SYNCCOMMAND_IF_CONTROL__CONFREQUEST CONFREQUEST
	@ingroup        SYNCCOMMAND_IF_CONTROL
	@param Address  0x00033000
	@param Mask     0x00000020
	@param Shift    5
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SYNCCOMMAND_IF_CONTROL__MSK_CONFREQUEST                                            0x00000020
#define PNIP_REG_SYNCCOMMAND_IF_CONTROL_SHFT_CONFREQUEST                                            5
#define PNIP_REG_SYNCCOMMAND_IF_CONTROL_RSTV_CONFREQUEST                                            0x00000000

	/**
	@defgroup       SYNCCOMMAND_IF_CONTROL__USER_ID USER_ID
	@ingroup        SYNCCOMMAND_IF_CONTROL
	@param Address  0x00033000
	@param Mask     0x000001C0
	@param Shift    6
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SYNCCOMMAND_IF_CONTROL__MSK_USER_ID                                                0x000001C0
#define PNIP_REG_SYNCCOMMAND_IF_CONTROL_SHFT_USER_ID                                                6
#define PNIP_REG_SYNCCOMMAND_IF_CONTROL_RSTV_USER_ID                                                0x00000000

	/**
	@defgroup       SYNCCOMMAND_IF_CONTROL__COMMANDVALUE COMMANDVALUE
	@ingroup        SYNCCOMMAND_IF_CONTROL
	@param Address  0x00033000
	@param Mask     0x0FFFFE00
	@param Shift    9
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_SYNCCOMMAND_IF_CONTROL__MSK_COMMANDVALUE                                        0x0FFFFE00
#define PNIP_R2_REG_SYNCCOMMAND_IF_CONTROL_SHFT_COMMANDVALUE                                        9
#define PNIP_R2_REG_SYNCCOMMAND_IF_CONTROL_RSTV_COMMANDVALUE                                        0x00000000

	/**
	@defgroup       SYNCCOMMAND_IF_CONTROL__COMMANDVALUE COMMANDVALUE
	@ingroup        SYNCCOMMAND_IF_CONTROL
	@param Address  0x00033000
	@param Mask     0x7FFFFE00
	@param Shift    9
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_SYNCCOMMAND_IF_CONTROL__MSK_COMMANDVALUE                                        0x7FFFFE00
#define PNIP_R3_REG_SYNCCOMMAND_IF_CONTROL_SHFT_COMMANDVALUE                                        9
#define PNIP_R3_REG_SYNCCOMMAND_IF_CONTROL_RSTV_COMMANDVALUE                                        0x00000000


	/**
	@defgroup       SYNCCOMMAND_IF_STATUS SYNCCOMMAND_IF_STATUS
	@ingroup        Register
	@param Address  0x00033004
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_SYNCCOMMAND_IF_STATUS                                                              0x00033004
#define PNIP_REG_SYNCCOMMAND_IF_STATUS                                                              0x000003C0
#define PNIP_REG_SYNCCOMMAND_IF_STATUS_RST__VAL                                                     0x00000000

	/**
	@defgroup       SYNCCOMMAND_IF_STATUS__F_CODE F_CODE
	@ingroup        SYNCCOMMAND_IF_STATUS
	@param Address  0x00033004
	@param Mask     0x0000000F
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SYNCCOMMAND_IF_STATUS__MSK_F_CODE                                                  0x0000000F
#define PNIP_REG_SYNCCOMMAND_IF_STATUS_SHFT_F_CODE                                                  0
#define PNIP_REG_SYNCCOMMAND_IF_STATUS_RSTV_F_CODE                                                  0x00000000

	/**
	@defgroup       SYNCCOMMAND_IF_STATUS__CONFERROR CONFERROR
	@ingroup        SYNCCOMMAND_IF_STATUS
	@param Address  0x00033004
	@param Mask     0x00000010
	@param Shift    4
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SYNCCOMMAND_IF_STATUS__MSK_CONFERROR                                               0x00000010
#define PNIP_REG_SYNCCOMMAND_IF_STATUS_SHFT_CONFERROR                                               4
#define PNIP_REG_SYNCCOMMAND_IF_STATUS_RSTV_CONFERROR                                               0x00000000

	/**
	@defgroup       SYNCCOMMAND_IF_STATUS__CONFRESPONSE CONFRESPONSE
	@ingroup        SYNCCOMMAND_IF_STATUS
	@param Address  0x00033004
	@param Mask     0x00000020
	@param Shift    5
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SYNCCOMMAND_IF_STATUS__MSK_CONFRESPONSE                                            0x00000020
#define PNIP_REG_SYNCCOMMAND_IF_STATUS_SHFT_CONFRESPONSE                                            5
#define PNIP_REG_SYNCCOMMAND_IF_STATUS_RSTV_CONFRESPONSE                                            0x00000000

	/**
	@defgroup       SYNCCOMMAND_IF_STATUS__USER_ID USER_ID
	@ingroup        SYNCCOMMAND_IF_STATUS
	@param Address  0x00033004
	@param Mask     0x000001C0
	@param Shift    6
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SYNCCOMMAND_IF_STATUS__MSK_USER_ID                                                 0x000001C0
#define PNIP_REG_SYNCCOMMAND_IF_STATUS_SHFT_USER_ID                                                 6
#define PNIP_REG_SYNCCOMMAND_IF_STATUS_RSTV_USER_ID                                                 0x00000000


	/**
	@defgroup       SYNCPARAMSTRUCT_BASE SYNCPARAMSTRUCT_BASE
	@ingroup        Register
	@param Address  0x00033008
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_SYNCPARAMSTRUCT_BASE                                                               0x00033008
#define PNIP_REG_SYNCPARAMSTRUCT_BASE                                                               0x000003C4
#define PNIP_REG_SYNCPARAMSTRUCT_BASE_RST__VAL                                                      0x0003FFF8

	/**
	@defgroup       SYNCPARAMSTRUCT_BASE__BASE_PARAMSTRUCT BASE_PARAMSTRUCT
	@ingroup        SYNCPARAMSTRUCT_BASE
	@param Address  0x00033008
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0003FFF8
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SYNCPARAMSTRUCT_BASE__MSK_BASE_PARAMSTRUCT                                         0x001FFFFF
#define PNIP_REG_SYNCPARAMSTRUCT_BASE_SHFT_BASE_PARAMSTRUCT                                         0
#define PNIP_REG_SYNCPARAMSTRUCT_BASE_RSTV_BASE_PARAMSTRUCT                                         0x0003FFF8


	/**
	@defgroup       PHASERANGE_A PHASERANGE_A
	@ingroup        Register
	@param Address  0x00034000
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_PHASERANGE_A                                                                       0x00034000
#define PNIP_REG_PHASERANGE_A                                                                       0x000003C8
#define PNIP_REG_PHASERANGE_A_RST__VAL                                                              0x00000000

	/**
	@defgroup       PHASERANGE_A__PHASERANGE PHASERANGE
	@ingroup        PHASERANGE_A
	@param Address  0x00034000
	@param Mask     0x0000003F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_PHASERANGE_A__MSK_PHASERANGE                                                       0x0000003F
#define PNIP_REG_PHASERANGE_A_SHFT_PHASERANGE                                                       0
#define PNIP_REG_PHASERANGE_A_RSTV_PHASERANGE                                                       0x00000000


	/**
	@defgroup       PHASEENABLE_P1 PHASEENABLE_P1
	@ingroup        Register
	@param Address  0x00034100
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
//#define PNIP_REG_PHASEENABLE_P1                                                                     0x00034100
#define PNIP_REG_PHASEENABLE_P1                                                                     0x000003CC
#define PNIP_REG_PHASEENABLE_P1_RST__VAL                                                            0x00000000

	/**
	@defgroup       PHASEENABLE_P1__ENABLE_RXRED ENABLE_RXRED
	@ingroup        PHASEENABLE_P1
	@param Address  0x00034100
	@param Mask     0x00000001
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PHASEENABLE_P1__MSK_ENABLE_RXRED                                                   0x00000001
#define PNIP_REG_PHASEENABLE_P1_SHFT_ENABLE_RXRED                                                   0
#define PNIP_REG_PHASEENABLE_P1_RSTV_ENABLE_RXRED                                                   0x00000000

	/**
	@defgroup       PHASEENABLE_P1__ENABLE_RXORANGE ENABLE_RXORANGE
	@ingroup        PHASEENABLE_P1
	@param Address  0x00034100
	@param Mask     0x00000002
	@param Shift    1
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PHASEENABLE_P1__MSK_ENABLE_RXORANGE                                                0x00000002
#define PNIP_REG_PHASEENABLE_P1_SHFT_ENABLE_RXORANGE                                                1
#define PNIP_REG_PHASEENABLE_P1_RSTV_ENABLE_RXORANGE                                                0x00000000

	/**
	@defgroup       PHASEENABLE_P1__PHASELOCK_RXMODE PHASELOCK_RXMODE
	@ingroup        PHASEENABLE_P1
	@param Address  0x00034100
	@param Mask     0x00000004
	@param Shift    2
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PHASEENABLE_P1__MSK_PHASELOCK_RXMODE                                               0x00000004
#define PNIP_REG_PHASEENABLE_P1_SHFT_PHASELOCK_RXMODE                                               2
#define PNIP_REG_PHASEENABLE_P1_RSTV_PHASELOCK_RXMODE                                               0x00000000

	/**
	@defgroup       PHASEENABLE_P1__ENABLE_TXRED ENABLE_TXRED
	@ingroup        PHASEENABLE_P1
	@param Address  0x00034100
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PHASEENABLE_P1__MSK_ENABLE_TXRED                                                   0x00000100
#define PNIP_REG_PHASEENABLE_P1_SHFT_ENABLE_TXRED                                                   8
#define PNIP_REG_PHASEENABLE_P1_RSTV_ENABLE_TXRED                                                   0x00000000

	/**
	@defgroup       PHASEENABLE_P1__ENABLE_TXORANGE ENABLE_TXORANGE
	@ingroup        PHASEENABLE_P1
	@param Address  0x00034100
	@param Mask     0x00000200
	@param Shift    9
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PHASEENABLE_P1__MSK_ENABLE_TXORANGE                                                0x00000200
#define PNIP_REG_PHASEENABLE_P1_SHFT_ENABLE_TXORANGE                                                9
#define PNIP_REG_PHASEENABLE_P1_RSTV_ENABLE_TXORANGE                                                0x00000000

	/**
	@defgroup       PHASEENABLE_P1__PHASELOCK_TXMODE PHASELOCK_TXMODE
	@ingroup        PHASEENABLE_P1
	@param Address  0x00034100
	@param Mask     0x00000C00
	@param Shift    10
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PHASEENABLE_P1__MSK_PHASELOCK_TXMODE                                               0x00000C00
#define PNIP_REG_PHASEENABLE_P1_SHFT_PHASELOCK_TXMODE                                               10
#define PNIP_REG_PHASEENABLE_P1_RSTV_PHASELOCK_TXMODE                                               0x00000000

	/**
	@defgroup       PHASEENABLE_P1__START_TXRED START_TXRED
	@ingroup        PHASEENABLE_P1
	@param Address  0x00034100
	@param Mask     0x00001000
	@param Shift    12
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PHASEENABLE_P1__MSK_START_TXRED                                                    0x00001000
#define PNIP_REG_PHASEENABLE_P1_SHFT_START_TXRED                                                    12
#define PNIP_REG_PHASEENABLE_P1_RSTV_START_TXRED                                                    0x00000000


	/**
	@defgroup       PHASEBASE_RXD_P1 PHASEBASE_RXD_P1
	@ingroup        Register
	@param Address  0x00034104
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
//#define PNIP_REG_PHASEBASE_RXD_P1                                                                   0x00034104
#define PNIP_REG_PHASEBASE_RXD_P1                                                                   0x000003D0
#define PNIP_REG_PHASEBASE_RXD_P1_RST__VAL                                                          0x0003FFFC

	/**
	@defgroup       PHASEBASE_RXD_P1__BASEADR_PHASELIST BASEADR_PHASELIST
	@ingroup        PHASEBASE_RXD_P1
	@param Address  0x00034104
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0003FFFC
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PHASEBASE_RXD_P1__MSK_BASEADR_PHASELIST                                            0x001FFFFF
#define PNIP_REG_PHASEBASE_RXD_P1_SHFT_BASEADR_PHASELIST                                            0
#define PNIP_REG_PHASEBASE_RXD_P1_RSTV_BASEADR_PHASELIST                                            0x0003FFFC


	/**
	@defgroup       PHASEBASE_TXD_P1 PHASEBASE_TXD_P1
	@ingroup        Register
	@param Address  0x0003410C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
//#define PNIP_REG_PHASEBASE_TXD_P1                                                                   0x0003410C
#define PNIP_REG_PHASEBASE_TXD_P1                                                                   0x000003D4
#define PNIP_REG_PHASEBASE_TXD_P1_RST__VAL                                                          0x0003FFFC

	/**
	@defgroup       PHASEBASE_TXD_P1__BASEADR_PHASELIST BASEADR_PHASELIST
	@ingroup        PHASEBASE_TXD_P1
	@param Address  0x0003410C
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0003FFFC
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 1
	*/
#define PNIP_REG_PHASEBASE_TXD_P1__MSK_BASEADR_PHASELIST                                            0x001FFFFF
#define PNIP_REG_PHASEBASE_TXD_P1_SHFT_BASEADR_PHASELIST                                            0
#define PNIP_REG_PHASEBASE_TXD_P1_RSTV_BASEADR_PHASELIST                                            0x0003FFFC


	/**
	@defgroup       PHASEENABLE_P2 PHASEENABLE_P2
	@ingroup        Register
	@param Address  0x00034200
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
//#define PNIP_REG_PHASEENABLE_P2                                                                     0x00034200
#define PNIP_REG_PHASEENABLE_P2                                                                     0x000003D8
#define PNIP_REG_PHASEENABLE_P2_RST__VAL                                                            0x00000000

	/**
	@defgroup       PHASEENABLE_P2__ENABLE_RXRED ENABLE_RXRED
	@ingroup        PHASEENABLE_P2
	@param Address  0x00034200
	@param Mask     0x00000001
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PHASEENABLE_P2__MSK_ENABLE_RXRED                                                   0x00000001
#define PNIP_REG_PHASEENABLE_P2_SHFT_ENABLE_RXRED                                                   0
#define PNIP_REG_PHASEENABLE_P2_RSTV_ENABLE_RXRED                                                   0x00000000

	/**
	@defgroup       PHASEENABLE_P2__ENABLE_RXORANGE ENABLE_RXORANGE
	@ingroup        PHASEENABLE_P2
	@param Address  0x00034200
	@param Mask     0x00000002
	@param Shift    1
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PHASEENABLE_P2__MSK_ENABLE_RXORANGE                                                0x00000002
#define PNIP_REG_PHASEENABLE_P2_SHFT_ENABLE_RXORANGE                                                1
#define PNIP_REG_PHASEENABLE_P2_RSTV_ENABLE_RXORANGE                                                0x00000000

	/**
	@defgroup       PHASEENABLE_P2__PHASELOCK_RXMODE PHASELOCK_RXMODE
	@ingroup        PHASEENABLE_P2
	@param Address  0x00034200
	@param Mask     0x00000004
	@param Shift    2
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PHASEENABLE_P2__MSK_PHASELOCK_RXMODE                                               0x00000004
#define PNIP_REG_PHASEENABLE_P2_SHFT_PHASELOCK_RXMODE                                               2
#define PNIP_REG_PHASEENABLE_P2_RSTV_PHASELOCK_RXMODE                                               0x00000000

	/**
	@defgroup       PHASEENABLE_P2__ENABLE_TXRED ENABLE_TXRED
	@ingroup        PHASEENABLE_P2
	@param Address  0x00034200
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PHASEENABLE_P2__MSK_ENABLE_TXRED                                                   0x00000100
#define PNIP_REG_PHASEENABLE_P2_SHFT_ENABLE_TXRED                                                   8
#define PNIP_REG_PHASEENABLE_P2_RSTV_ENABLE_TXRED                                                   0x00000000

	/**
	@defgroup       PHASEENABLE_P2__ENABLE_TXORANGE ENABLE_TXORANGE
	@ingroup        PHASEENABLE_P2
	@param Address  0x00034200
	@param Mask     0x00000200
	@param Shift    9
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PHASEENABLE_P2__MSK_ENABLE_TXORANGE                                                0x00000200
#define PNIP_REG_PHASEENABLE_P2_SHFT_ENABLE_TXORANGE                                                9
#define PNIP_REG_PHASEENABLE_P2_RSTV_ENABLE_TXORANGE                                                0x00000000

	/**
	@defgroup       PHASEENABLE_P2__PHASELOCK_TXMODE PHASELOCK_TXMODE
	@ingroup        PHASEENABLE_P2
	@param Address  0x00034200
	@param Mask     0x00000C00
	@param Shift    10
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PHASEENABLE_P2__MSK_PHASELOCK_TXMODE                                               0x00000C00
#define PNIP_REG_PHASEENABLE_P2_SHFT_PHASELOCK_TXMODE                                               10
#define PNIP_REG_PHASEENABLE_P2_RSTV_PHASELOCK_TXMODE                                               0x00000000

	/**
	@defgroup       PHASEENABLE_P2__START_TXRED START_TXRED
	@ingroup        PHASEENABLE_P2
	@param Address  0x00034200
	@param Mask     0x00001000
	@param Shift    12
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PHASEENABLE_P2__MSK_START_TXRED                                                    0x00001000
#define PNIP_REG_PHASEENABLE_P2_SHFT_START_TXRED                                                    12
#define PNIP_REG_PHASEENABLE_P2_RSTV_START_TXRED                                                    0x00000000


	/**
	@defgroup       PHASEBASE_RXD_P2 PHASEBASE_RXD_P2
	@ingroup        Register
	@param Address  0x00034204
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
//#define PNIP_REG_PHASEBASE_RXD_P2                                                                   0x00034204
#define PNIP_REG_PHASEBASE_RXD_P2                                                                   0x000003DC
#define PNIP_REG_PHASEBASE_RXD_P2_RST__VAL                                                          0x0003FFFC

	/**
	@defgroup       PHASEBASE_RXD_P2__BASEADR_PHASELIST BASEADR_PHASELIST
	@ingroup        PHASEBASE_RXD_P2
	@param Address  0x00034204
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0003FFFC
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PHASEBASE_RXD_P2__MSK_BASEADR_PHASELIST                                            0x001FFFFF
#define PNIP_REG_PHASEBASE_RXD_P2_SHFT_BASEADR_PHASELIST                                            0
#define PNIP_REG_PHASEBASE_RXD_P2_RSTV_BASEADR_PHASELIST                                            0x0003FFFC


	/**
	@defgroup       PHASEBASE_TXD_P2 PHASEBASE_TXD_P2
	@ingroup        Register
	@param Address  0x0003420C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
//#define PNIP_REG_PHASEBASE_TXD_P2                                                                   0x0003420C
#define PNIP_REG_PHASEBASE_TXD_P2                                                                   0x000003E0
#define PNIP_REG_PHASEBASE_TXD_P2_RST__VAL                                                          0x0003FFFC

	/**
	@defgroup       PHASEBASE_TXD_P2__BASEADR_PHASELIST BASEADR_PHASELIST
	@ingroup        PHASEBASE_TXD_P2
	@param Address  0x0003420C
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0003FFFC
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 2
	*/
#define PNIP_REG_PHASEBASE_TXD_P2__MSK_BASEADR_PHASELIST                                            0x001FFFFF
#define PNIP_REG_PHASEBASE_TXD_P2_SHFT_BASEADR_PHASELIST                                            0
#define PNIP_REG_PHASEBASE_TXD_P2_RSTV_BASEADR_PHASELIST                                            0x0003FFFC


	/**
	@defgroup       PHASEENABLE_P3 PHASEENABLE_P3
	@ingroup        Register
	@param Address  0x00034300
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
//#define PNIP_REG_PHASEENABLE_P3                                                                     0x00034300
#define PNIP_REG_PHASEENABLE_P3                                                                     0x000003E4
#define PNIP_REG_PHASEENABLE_P3_RST__VAL                                                            0x00000000

	/**
	@defgroup       PHASEENABLE_P3__ENABLE_RXRED ENABLE_RXRED
	@ingroup        PHASEENABLE_P3
	@param Address  0x00034300
	@param Mask     0x00000001
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PHASEENABLE_P3__MSK_ENABLE_RXRED                                                   0x00000001
#define PNIP_REG_PHASEENABLE_P3_SHFT_ENABLE_RXRED                                                   0
#define PNIP_REG_PHASEENABLE_P3_RSTV_ENABLE_RXRED                                                   0x00000000

	/**
	@defgroup       PHASEENABLE_P3__ENABLE_RXORANGE ENABLE_RXORANGE
	@ingroup        PHASEENABLE_P3
	@param Address  0x00034300
	@param Mask     0x00000002
	@param Shift    1
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PHASEENABLE_P3__MSK_ENABLE_RXORANGE                                                0x00000002
#define PNIP_REG_PHASEENABLE_P3_SHFT_ENABLE_RXORANGE                                                1
#define PNIP_REG_PHASEENABLE_P3_RSTV_ENABLE_RXORANGE                                                0x00000000

	/**
	@defgroup       PHASEENABLE_P3__PHASELOCK_RXMODE PHASELOCK_RXMODE
	@ingroup        PHASEENABLE_P3
	@param Address  0x00034300
	@param Mask     0x00000004
	@param Shift    2
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PHASEENABLE_P3__MSK_PHASELOCK_RXMODE                                               0x00000004
#define PNIP_REG_PHASEENABLE_P3_SHFT_PHASELOCK_RXMODE                                               2
#define PNIP_REG_PHASEENABLE_P3_RSTV_PHASELOCK_RXMODE                                               0x00000000

	/**
	@defgroup       PHASEENABLE_P3__ENABLE_TXRED ENABLE_TXRED
	@ingroup        PHASEENABLE_P3
	@param Address  0x00034300
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PHASEENABLE_P3__MSK_ENABLE_TXRED                                                   0x00000100
#define PNIP_REG_PHASEENABLE_P3_SHFT_ENABLE_TXRED                                                   8
#define PNIP_REG_PHASEENABLE_P3_RSTV_ENABLE_TXRED                                                   0x00000000

	/**
	@defgroup       PHASEENABLE_P3__ENABLE_TXORANGE ENABLE_TXORANGE
	@ingroup        PHASEENABLE_P3
	@param Address  0x00034300
	@param Mask     0x00000200
	@param Shift    9
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PHASEENABLE_P3__MSK_ENABLE_TXORANGE                                                0x00000200
#define PNIP_REG_PHASEENABLE_P3_SHFT_ENABLE_TXORANGE                                                9
#define PNIP_REG_PHASEENABLE_P3_RSTV_ENABLE_TXORANGE                                                0x00000000

	/**
	@defgroup       PHASEENABLE_P3__PHASELOCK_TXMODE PHASELOCK_TXMODE
	@ingroup        PHASEENABLE_P3
	@param Address  0x00034300
	@param Mask     0x00000C00
	@param Shift    10
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PHASEENABLE_P3__MSK_PHASELOCK_TXMODE                                               0x00000C00
#define PNIP_REG_PHASEENABLE_P3_SHFT_PHASELOCK_TXMODE                                               10
#define PNIP_REG_PHASEENABLE_P3_RSTV_PHASELOCK_TXMODE                                               0x00000000

	/**
	@defgroup       PHASEENABLE_P3__START_TXRED START_TXRED
	@ingroup        PHASEENABLE_P3
	@param Address  0x00034300
	@param Mask     0x00001000
	@param Shift    12
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PHASEENABLE_P3__MSK_START_TXRED                                                    0x00001000
#define PNIP_REG_PHASEENABLE_P3_SHFT_START_TXRED                                                    12
#define PNIP_REG_PHASEENABLE_P3_RSTV_START_TXRED                                                    0x00000000


	/**
	@defgroup       PHASEBASE_RXD_P3 PHASEBASE_RXD_P3
	@ingroup        Register
	@param Address  0x00034304
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
//#define PNIP_REG_PHASEBASE_RXD_P3                                                                   0x00034304
#define PNIP_REG_PHASEBASE_RXD_P3                                                                   0x000003E8
#define PNIP_REG_PHASEBASE_RXD_P3_RST__VAL                                                          0x0003FFFC

	/**
	@defgroup       PHASEBASE_RXD_P3__BASEADR_PHASELIST BASEADR_PHASELIST
	@ingroup        PHASEBASE_RXD_P3
	@param Address  0x00034304
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0003FFFC
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PHASEBASE_RXD_P3__MSK_BASEADR_PHASELIST                                            0x001FFFFF
#define PNIP_REG_PHASEBASE_RXD_P3_SHFT_BASEADR_PHASELIST                                            0
#define PNIP_REG_PHASEBASE_RXD_P3_RSTV_BASEADR_PHASELIST                                            0x0003FFFC


	/**
	@defgroup       PHASEBASE_TXD_P3 PHASEBASE_TXD_P3
	@ingroup        Register
	@param Address  0x0003430C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
//#define PNIP_REG_PHASEBASE_TXD_P3                                                                   0x0003430C
#define PNIP_REG_PHASEBASE_TXD_P3                                                                   0x000003EC
#define PNIP_REG_PHASEBASE_TXD_P3_RST__VAL                                                          0x0003FFFC

	/**
	@defgroup       PHASEBASE_TXD_P3__BASEADR_PHASELIST BASEADR_PHASELIST
	@ingroup        PHASEBASE_TXD_P3
	@param Address  0x0003430C
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0003FFFC
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 3
	*/
#define PNIP_REG_PHASEBASE_TXD_P3__MSK_BASEADR_PHASELIST                                            0x001FFFFF
#define PNIP_REG_PHASEBASE_TXD_P3_SHFT_BASEADR_PHASELIST                                            0
#define PNIP_REG_PHASEBASE_TXD_P3_RSTV_BASEADR_PHASELIST                                            0x0003FFFC


	/**
	@defgroup       PHASEENABLE_P4 PHASEENABLE_P4
	@ingroup        Register
	@param Address  0x00034400
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
//#define PNIP_REG_PHASEENABLE_P4                                                                     0x00034400
#define PNIP_REG_PHASEENABLE_P4                                                                     0x000003F0
#define PNIP_REG_PHASEENABLE_P4_RST__VAL                                                            0x00000000

	/**
	@defgroup       PHASEENABLE_P4__ENABLE_RXRED ENABLE_RXRED
	@ingroup        PHASEENABLE_P4
	@param Address  0x00034400
	@param Mask     0x00000001
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PHASEENABLE_P4__MSK_ENABLE_RXRED                                                   0x00000001
#define PNIP_REG_PHASEENABLE_P4_SHFT_ENABLE_RXRED                                                   0
#define PNIP_REG_PHASEENABLE_P4_RSTV_ENABLE_RXRED                                                   0x00000000

	/**
	@defgroup       PHASEENABLE_P4__ENABLE_RXORANGE ENABLE_RXORANGE
	@ingroup        PHASEENABLE_P4
	@param Address  0x00034400
	@param Mask     0x00000002
	@param Shift    1
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PHASEENABLE_P4__MSK_ENABLE_RXORANGE                                                0x00000002
#define PNIP_REG_PHASEENABLE_P4_SHFT_ENABLE_RXORANGE                                                1
#define PNIP_REG_PHASEENABLE_P4_RSTV_ENABLE_RXORANGE                                                0x00000000

	/**
	@defgroup       PHASEENABLE_P4__PHASELOCK_RXMODE PHASELOCK_RXMODE
	@ingroup        PHASEENABLE_P4
	@param Address  0x00034400
	@param Mask     0x00000004
	@param Shift    2
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PHASEENABLE_P4__MSK_PHASELOCK_RXMODE                                               0x00000004
#define PNIP_REG_PHASEENABLE_P4_SHFT_PHASELOCK_RXMODE                                               2
#define PNIP_REG_PHASEENABLE_P4_RSTV_PHASELOCK_RXMODE                                               0x00000000

	/**
	@defgroup       PHASEENABLE_P4__ENABLE_TXRED ENABLE_TXRED
	@ingroup        PHASEENABLE_P4
	@param Address  0x00034400
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PHASEENABLE_P4__MSK_ENABLE_TXRED                                                   0x00000100
#define PNIP_REG_PHASEENABLE_P4_SHFT_ENABLE_TXRED                                                   8
#define PNIP_REG_PHASEENABLE_P4_RSTV_ENABLE_TXRED                                                   0x00000000

	/**
	@defgroup       PHASEENABLE_P4__ENABLE_TXORANGE ENABLE_TXORANGE
	@ingroup        PHASEENABLE_P4
	@param Address  0x00034400
	@param Mask     0x00000200
	@param Shift    9
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PHASEENABLE_P4__MSK_ENABLE_TXORANGE                                                0x00000200
#define PNIP_REG_PHASEENABLE_P4_SHFT_ENABLE_TXORANGE                                                9
#define PNIP_REG_PHASEENABLE_P4_RSTV_ENABLE_TXORANGE                                                0x00000000

	/**
	@defgroup       PHASEENABLE_P4__PHASELOCK_TXMODE PHASELOCK_TXMODE
	@ingroup        PHASEENABLE_P4
	@param Address  0x00034400
	@param Mask     0x00000C00
	@param Shift    10
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PHASEENABLE_P4__MSK_PHASELOCK_TXMODE                                               0x00000C00
#define PNIP_REG_PHASEENABLE_P4_SHFT_PHASELOCK_TXMODE                                               10
#define PNIP_REG_PHASEENABLE_P4_RSTV_PHASELOCK_TXMODE                                               0x00000000

	/**
	@defgroup       PHASEENABLE_P4__START_TXRED START_TXRED
	@ingroup        PHASEENABLE_P4
	@param Address  0x00034400
	@param Mask     0x00001000
	@param Shift    12
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PHASEENABLE_P4__MSK_START_TXRED                                                    0x00001000
#define PNIP_REG_PHASEENABLE_P4_SHFT_START_TXRED                                                    12
#define PNIP_REG_PHASEENABLE_P4_RSTV_START_TXRED                                                    0x00000000


	/**
	@defgroup       PHASEBASE_RXD_P4 PHASEBASE_RXD_P4
	@ingroup        Register
	@param Address  0x00034404
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
//#define PNIP_REG_PHASEBASE_RXD_P4                                                                   0x00034404
#define PNIP_REG_PHASEBASE_RXD_P4                                                                   0x000003F4
#define PNIP_REG_PHASEBASE_RXD_P4_RST__VAL                                                          0x0003FFFC

	/**
	@defgroup       PHASEBASE_RXD_P4__BASEADR_PHASELIST BASEADR_PHASELIST
	@ingroup        PHASEBASE_RXD_P4
	@param Address  0x00034404
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0003FFFC
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PHASEBASE_RXD_P4__MSK_BASEADR_PHASELIST                                            0x001FFFFF
#define PNIP_REG_PHASEBASE_RXD_P4_SHFT_BASEADR_PHASELIST                                            0
#define PNIP_REG_PHASEBASE_RXD_P4_RSTV_BASEADR_PHASELIST                                            0x0003FFFC


	/**
	@defgroup       PHASEBASE_TXD_P4 PHASEBASE_TXD_P4
	@ingroup        Register
	@param Address  0x0003440C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
//#define PNIP_REG_PHASEBASE_TXD_P4                                                                   0x0003440C
#define PNIP_REG_PHASEBASE_TXD_P4                                                                   0x000003F8
#define PNIP_REG_PHASEBASE_TXD_P4_RST__VAL                                                          0x0003FFFC

	/**
	@defgroup       PHASEBASE_TXD_P4__BASEADR_PHASELIST BASEADR_PHASELIST
	@ingroup        PHASEBASE_TXD_P4
	@param Address  0x0003440C
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0003FFFC
	@param Version  == -1
	@param Type     == -1
	@param Port     >= 4
	*/
#define PNIP_REG_PHASEBASE_TXD_P4__MSK_BASEADR_PHASELIST                                            0x001FFFFF
#define PNIP_REG_PHASEBASE_TXD_P4_SHFT_BASEADR_PHASELIST                                            0
#define PNIP_REG_PHASEBASE_TXD_P4_RSTV_BASEADR_PHASELIST                                            0x0003FFFC


	/**
	@defgroup       PHASEBASE_TIME PHASEBASE_TIME
	@ingroup        Register
	@param Address  0x00034500
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_PHASEBASE_TIME                                                                     0x00034500
#define PNIP_REG_PHASEBASE_TIME                                                                     0x000003FC
#define PNIP_REG_PHASEBASE_TIME_RST__VAL                                                            0x0003FFFC

	/**
	@defgroup       PHASEBASE_TIME__BASEADR_TIMELIST BASEADR_TIMELIST
	@ingroup        PHASEBASE_TIME
	@param Address  0x00034500
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0003FFFC
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_PHASEBASE_TIME__MSK_BASEADR_TIMELIST                                               0x001FFFFF
#define PNIP_REG_PHASEBASE_TIME_SHFT_BASEADR_TIMELIST                                               0
#define PNIP_REG_PHASEBASE_TIME_RSTV_BASEADR_TIMELIST                                               0x0003FFFC


	/**
	@defgroup       IRQ1_ACTIVATE IRQ1_ACTIVATE
	@ingroup        Register
	@param Address  0x00041004
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ1_ACTIVATE                                                                      0x00041004
#define PNIP_REG_IRQ1_ACTIVATE                                                                      0x00000400
#define PNIP_REG_IRQ1_ACTIVATE_RST__VAL                                                             0x00000000

	/**
	@defgroup       IRQ1_ACTIVATE__ACTIVATE ACTIVATE
	@ingroup        IRQ1_ACTIVATE
	@param Address  0x00041004
	@param Mask     0x0000000F
	@param Shift    0
	@param Access   r,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1_ACTIVATE__MSK_ACTIVATE                                                        0x0000000F
#define PNIP_REG_IRQ1_ACTIVATE_SHFT_ACTIVATE                                                        0
#define PNIP_REG_IRQ1_ACTIVATE_RSTV_ACTIVATE                                                        0x00000000


	/**
	@defgroup       IRQ1EVENT_LOW_0 IRQ1EVENT_LOW_0
	@ingroup        Register
	@param Address  0x00041100
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ1EVENT_LOW_0                                                                    0x00041100
#define PNIP_REG_IRQ1EVENT_LOW_0                                                                    0x00000404
#define PNIP_REG_IRQ1EVENT_LOW_0_RST__VAL                                                           0x00000000

	/**
	@defgroup       IRQ1EVENT_LOW_0__INT_STATUSCHANGE INT_STATUSCHANGE
	@ingroup        IRQ1EVENT_LOW_0
	@param Address  0x00041100
	@param Mask     0x00000001
	@param Shift    0
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_STATUSCHANGE                                              0x00000001
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_STATUSCHANGE                                              0
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_STATUSCHANGE                                              0x00000000

	/**
	@defgroup       IRQ1EVENT_LOW_0__INT_REQDONE_IRQ1_1 INT_REQDONE_IRQ1_1
	@ingroup        IRQ1EVENT_LOW_0
	@param Address  0x00041100
	@param Mask     0x00000002
	@param Shift    1
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ1EVENT_LOW_0__MSK_INT_REQDONE_IRQ1_1                                         0x00000002
#define PNIP_R3_REG_IRQ1EVENT_LOW_0_SHFT_INT_REQDONE_IRQ1_1                                         1
#define PNIP_R3_REG_IRQ1EVENT_LOW_0_RSTV_INT_REQDONE_IRQ1_1                                         0x00000000

	/**
	@defgroup       IRQ1EVENT_LOW_0__INT_REQDONE_IFA_1 INT_REQDONE_IFA_1
	@ingroup        IRQ1EVENT_LOW_0
	@param Address  0x00041100
	@param Mask     0x00000002
	@param Shift    1
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == 1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R1_REG_IRQ1EVENT_LOW_0__MSK_INT_REQDONE_IFA_1                                          0x00000002
#define PNIP_R1_REG_IRQ1EVENT_LOW_0_SHFT_INT_REQDONE_IFA_1                                          1
#define PNIP_R1_REG_IRQ1EVENT_LOW_0_RSTV_INT_REQDONE_IFA_1                                          0x00000000

	/**
	@defgroup       IRQ1EVENT_LOW_0__INT_REQDONE_IRQ2_1 INT_REQDONE_IRQ2_1
	@ingroup        IRQ1EVENT_LOW_0
	@param Address  0x00041100
	@param Mask     0x00000004
	@param Shift    2
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ1EVENT_LOW_0__MSK_INT_REQDONE_IRQ2_1                                         0x00000004
#define PNIP_R3_REG_IRQ1EVENT_LOW_0_SHFT_INT_REQDONE_IRQ2_1                                         2
#define PNIP_R3_REG_IRQ1EVENT_LOW_0_RSTV_INT_REQDONE_IRQ2_1                                         0x00000000

	/**
	@defgroup       IRQ1EVENT_LOW_0__INT_REQDONE_IFB_1 INT_REQDONE_IFB_1
	@ingroup        IRQ1EVENT_LOW_0
	@param Address  0x00041100
	@param Mask     0x00000004
	@param Shift    2
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == 1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R1_REG_IRQ1EVENT_LOW_0__MSK_INT_REQDONE_IFB_1                                          0x00000004
#define PNIP_R1_REG_IRQ1EVENT_LOW_0_SHFT_INT_REQDONE_IFB_1                                          2
#define PNIP_R1_REG_IRQ1EVENT_LOW_0_RSTV_INT_REQDONE_IFB_1                                          0x00000000

	/**
	@defgroup       IRQ1EVENT_LOW_0__INT_ARCVCMD_DONE INT_ARCVCMD_DONE
	@ingroup        IRQ1EVENT_LOW_0
	@param Address  0x00041100
	@param Mask     0x00000008
	@param Shift    3
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_ARCVCMD_DONE                                              0x00000008
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_ARCVCMD_DONE                                              3
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_ARCVCMD_DONE                                              0x00000000

	/**
	@defgroup       IRQ1EVENT_LOW_0__INT_ASNDCMD_DONE INT_ASNDCMD_DONE
	@ingroup        IRQ1EVENT_LOW_0
	@param Address  0x00041100
	@param Mask     0x00000010
	@param Shift    4
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_ASNDCMD_DONE                                              0x00000010
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_ASNDCMD_DONE                                              4
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_ASNDCMD_DONE                                              0x00000000

	/**
	@defgroup       IRQ1EVENT_LOW_0__INT_CPMCMD_DONE INT_CPMCMD_DONE
	@ingroup        IRQ1EVENT_LOW_0
	@param Address  0x00041100
	@param Mask     0x00000020
	@param Shift    5
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_CPMCMD_DONE                                               0x00000020
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_CPMCMD_DONE                                               5
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_CPMCMD_DONE                                               0x00000000

	/**
	@defgroup       IRQ1EVENT_LOW_0__INT_PPMCMD_DONE INT_PPMCMD_DONE
	@ingroup        IRQ1EVENT_LOW_0
	@param Address  0x00041100
	@param Mask     0x00000040
	@param Shift    6
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_PPMCMD_DONE                                               0x00000040
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_PPMCMD_DONE                                               6
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_PPMCMD_DONE                                               0x00000000

	/**
	@defgroup       IRQ1EVENT_LOW_0__INT_PACKCMD_DONE INT_PACKCMD_DONE
	@ingroup        IRQ1EVENT_LOW_0
	@param Address  0x00041100
	@param Mask     0x00000080
	@param Shift    7
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_PACKCMD_DONE                                              0x00000080
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_PACKCMD_DONE                                              7
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_PACKCMD_DONE                                              0x00000000

	/**
	@defgroup       IRQ1EVENT_LOW_0__INT_SYNCCMD_DONE INT_SYNCCMD_DONE
	@ingroup        IRQ1EVENT_LOW_0
	@param Address  0x00041100
	@param Mask     0x00000100
	@param Shift    8
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_SYNCCMD_DONE                                              0x00000100
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_SYNCCMD_DONE                                              8
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_SYNCCMD_DONE                                              0x00000000

	/**
	@defgroup       IRQ1EVENT_LOW_0__INT_FDBCMD_DONE INT_FDBCMD_DONE
	@ingroup        IRQ1EVENT_LOW_0
	@param Address  0x00041100
	@param Mask     0x00000200
	@param Shift    9
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_FDBCMD_DONE                                               0x00000200
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_FDBCMD_DONE                                               9
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_FDBCMD_DONE                                               0x00000000

	/**
	@defgroup       IRQ1EVENT_LOW_0__INT_VLANCMD_DONE INT_VLANCMD_DONE
	@ingroup        IRQ1EVENT_LOW_0
	@param Address  0x00041100
	@param Mask     0x00000400
	@param Shift    10
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_VLANCMD_DONE                                              0x00000400
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_VLANCMD_DONE                                              10
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_VLANCMD_DONE                                              0x00000000

	/**
	@defgroup       IRQ1EVENT_LOW_0__INT_FILTERCMD_DONE INT_FILTERCMD_DONE
	@ingroup        IRQ1EVENT_LOW_0
	@param Address  0x00041100
	@param Mask     0x00000800
	@param Shift    11
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_FILTERCMD_DONE                                            0x00000800
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_FILTERCMD_DONE                                            11
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_FILTERCMD_DONE                                            0x00000000

	/**
	@defgroup       IRQ1EVENT_LOW_0__INT_PPM_TXD_UNDERRUN INT_PPM_TXD_UNDERRUN
	@ingroup        IRQ1EVENT_LOW_0
	@param Address  0x00041100
	@param Mask     0x00001000
	@param Shift    12
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  <= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ1EVENT_LOW_0__MSK_INT_PPM_TXD_UNDERRUN                                       0x00001000
#define PNIP_R3_REG_IRQ1EVENT_LOW_0_SHFT_INT_PPM_TXD_UNDERRUN                                       12
#define PNIP_R3_REG_IRQ1EVENT_LOW_0_RSTV_INT_PPM_TXD_UNDERRUN                                       0x00000000

	/**
	@defgroup       IRQ1EVENT_LOW_0__INT_MAC_ERR INT_MAC_ERR
	@ingroup        IRQ1EVENT_LOW_0
	@param Address  0x00041100
	@param Mask     0x00002000
	@param Shift    13
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_MAC_ERR                                                   0x00002000
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_MAC_ERR                                                   13
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_MAC_ERR                                                   0x00000000

	/**
	@defgroup       IRQ1EVENT_LOW_0__INT_REQQUEUE_ERR INT_REQQUEUE_ERR
	@ingroup        IRQ1EVENT_LOW_0
	@param Address  0x00041100
	@param Mask     0x00004000
	@param Shift    14
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_REQQUEUE_ERR                                              0x00004000
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_REQQUEUE_ERR                                              14
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_REQQUEUE_ERR                                              0x00000000

	/**
	@defgroup       IRQ1EVENT_LOW_0__INT_CPM_ERR INT_CPM_ERR
	@ingroup        IRQ1EVENT_LOW_0
	@param Address  0x00041100
	@param Mask     0x00008000
	@param Shift    15
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_CPM_ERR                                                   0x00008000
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_CPM_ERR                                                   15
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_CPM_ERR                                                   0x00000000

	/**
	@defgroup       IRQ1EVENT_LOW_0__INT_PPM_ERR INT_PPM_ERR
	@ingroup        IRQ1EVENT_LOW_0
	@param Address  0x00041100
	@param Mask     0x00010000
	@param Shift    16
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_PPM_ERR                                                   0x00010000
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_PPM_ERR                                                   16
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_PPM_ERR                                                   0x00000000

	/**
	@defgroup       IRQ1EVENT_LOW_0__INT_PACK_ERR INT_PACK_ERR
	@ingroup        IRQ1EVENT_LOW_0
	@param Address  0x00041100
	@param Mask     0x00020000
	@param Shift    17
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_PACK_ERR                                                  0x00020000
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_PACK_ERR                                                  17
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_PACK_ERR                                                  0x00000000

	/**
	@defgroup       IRQ1EVENT_LOW_0__INT_IRT_DELAYSTATUS INT_IRT_DELAYSTATUS
	@ingroup        IRQ1EVENT_LOW_0
	@param Address  0x00041100
	@param Mask     0x00040000
	@param Shift    18
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_IRT_DELAYSTATUS                                           0x00040000
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_IRT_DELAYSTATUS                                           18
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_IRT_DELAYSTATUS                                           0x00000000

	/**
	@defgroup       IRQ1EVENT_LOW_0__INT_FRAGFAULT INT_FRAGFAULT
	@ingroup        IRQ1EVENT_LOW_0
	@param Address  0x00041100
	@param Mask     0x00080000
	@param Shift    19
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_FRAGFAULT                                                 0x00080000
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_FRAGFAULT                                                 19
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_FRAGFAULT                                                 0x00000000

	/**
	@defgroup       IRQ1EVENT_LOW_0__INT_PHASETRANSFERERROR INT_PHASETRANSFERERROR
	@ingroup        IRQ1EVENT_LOW_0
	@param Address  0x00041100
	@param Mask     0x00100000
	@param Shift    20
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_PHASETRANSFERERROR                                        0x00100000
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_PHASETRANSFERERROR                                        20
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_PHASETRANSFERERROR                                        0x00000000

	/**
	@defgroup       IRQ1EVENT_LOW_0__INT_PHASECROSSED INT_PHASECROSSED
	@ingroup        IRQ1EVENT_LOW_0
	@param Address  0x00041100
	@param Mask     0x00200000
	@param Shift    21
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_PHASECROSSED                                              0x00200000
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_PHASECROSSED                                              21
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_PHASECROSSED                                              0x00000000

	/**
	@defgroup       IRQ1EVENT_LOW_0__INT_PPM_LIFETIME_ERR INT_PPM_LIFETIME_ERR
	@ingroup        IRQ1EVENT_LOW_0
	@param Address  0x00041100
	@param Mask     0x00400000
	@param Shift    22
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ1EVENT_LOW_0__MSK_INT_PPM_LIFETIME_ERR                                       0x00400000
#define PNIP_R3_REG_IRQ1EVENT_LOW_0_SHFT_INT_PPM_LIFETIME_ERR                                       22
#define PNIP_R3_REG_IRQ1EVENT_LOW_0_RSTV_INT_PPM_LIFETIME_ERR                                       0x00000000

	/**
	@defgroup       IRQ1EVENT_LOW_0__INT_PPM_SEQID_ERR INT_PPM_SEQID_ERR
	@ingroup        IRQ1EVENT_LOW_0
	@param Address  0x00041100
	@param Mask     0x00800000
	@param Shift    23
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ1EVENT_LOW_0__MSK_INT_PPM_SEQID_ERR                                          0x00800000
#define PNIP_R3_REG_IRQ1EVENT_LOW_0_SHFT_INT_PPM_SEQID_ERR                                          23
#define PNIP_R3_REG_IRQ1EVENT_LOW_0_RSTV_INT_PPM_SEQID_ERR                                          0x00000000

	/**
	@defgroup       IRQ1EVENT_LOW_0__INT_QCW_EMPTY INT_QCW_EMPTY
	@ingroup        IRQ1EVENT_LOW_0
	@param Address  0x00041100
	@param Mask     0x01000000
	@param Shift    24
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_QCW_EMPTY                                                 0x01000000
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_QCW_EMPTY                                                 24
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_QCW_EMPTY                                                 0x00000000

	/**
	@defgroup       IRQ1EVENT_LOW_0__INT_HOL_EXPIRED_IFA INT_HOL_EXPIRED_IFA
	@ingroup        IRQ1EVENT_LOW_0
	@param Address  0x00041100
	@param Mask     0x02000000
	@param Shift    25
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_HOL_EXPIRED_IFA                                           0x02000000
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_HOL_EXPIRED_IFA                                           25
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_HOL_EXPIRED_IFA                                           0x00000000

	/**
	@defgroup       IRQ1EVENT_LOW_0__INT_HOL_EXPIRED_IFB INT_HOL_EXPIRED_IFB
	@ingroup        IRQ1EVENT_LOW_0
	@param Address  0x00041100
	@param Mask     0x04000000
	@param Shift    26
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_IRQ1EVENT_LOW_0__MSK_INT_HOL_EXPIRED_IFB                                        0x04000000
#define PNIP_R2_REG_IRQ1EVENT_LOW_0_SHFT_INT_HOL_EXPIRED_IFB                                        26
#define PNIP_R2_REG_IRQ1EVENT_LOW_0_RSTV_INT_HOL_EXPIRED_IFB                                        0x00000000

	/**
	@defgroup       IRQ1EVENT_LOW_0__INT_FILL_LEVEL_OVERRUN INT_FILL_LEVEL_OVERRUN
	@ingroup        IRQ1EVENT_LOW_0
	@param Address  0x00041100
	@param Mask     0x04000000
	@param Shift    26
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ1EVENT_LOW_0__MSK_INT_FILL_LEVEL_OVERRUN                                     0x04000000
#define PNIP_R3_REG_IRQ1EVENT_LOW_0_SHFT_INT_FILL_LEVEL_OVERRUN                                     26
#define PNIP_R3_REG_IRQ1EVENT_LOW_0_RSTV_INT_FILL_LEVEL_OVERRUN                                     0x00000000

	/**
	@defgroup       IRQ1EVENT_LOW_0__INT_HOL_EXPIRED_PA INT_HOL_EXPIRED_PA
	@ingroup        IRQ1EVENT_LOW_0
	@param Address  0x00041100
	@param Mask     0x08000000
	@param Shift    27
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_HOL_EXPIRED_PA                                            0x08000000
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_HOL_EXPIRED_PA                                            27
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_HOL_EXPIRED_PA                                            0x00000000

	/**
	@defgroup       IRQ1EVENT_LOW_0__INT_HOL_EXPIRED_PB INT_HOL_EXPIRED_PB
	@ingroup        IRQ1EVENT_LOW_0
	@param Address  0x00041100
	@param Mask     0x10000000
	@param Shift    28
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_IRQ1EVENT_LOW_0__MSK_INT_HOL_EXPIRED_PB                                         0x10000000
#define PNIP_R2_REG_IRQ1EVENT_LOW_0_SHFT_INT_HOL_EXPIRED_PB                                         28
#define PNIP_R2_REG_IRQ1EVENT_LOW_0_RSTV_INT_HOL_EXPIRED_PB                                         0x00000000

	/**
	@defgroup       IRQ1EVENT_LOW_0__INT_FILL_LEVEL_NORMALRUN INT_FILL_LEVEL_NORMALRUN
	@ingroup        IRQ1EVENT_LOW_0
	@param Address  0x00041100
	@param Mask     0x10000000
	@param Shift    28
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ1EVENT_LOW_0__MSK_INT_FILL_LEVEL_NORMALRUN                                   0x10000000
#define PNIP_R3_REG_IRQ1EVENT_LOW_0_SHFT_INT_FILL_LEVEL_NORMALRUN                                   28
#define PNIP_R3_REG_IRQ1EVENT_LOW_0_RSTV_INT_FILL_LEVEL_NORMALRUN                                   0x00000000

	/**
	@defgroup       IRQ1EVENT_LOW_0__INT_FRAMEAGING_EXPIRED INT_FRAMEAGING_EXPIRED
	@ingroup        IRQ1EVENT_LOW_0
	@param Address  0x00041100
	@param Mask     0x20000000
	@param Shift    29
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_FRAMEAGING_EXPIRED                                        0x20000000
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_FRAMEAGING_EXPIRED                                        29
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_FRAMEAGING_EXPIRED                                        0x00000000

	/**
	@defgroup       IRQ1EVENT_LOW_0__INT_INBOUND_LATE_ERR INT_INBOUND_LATE_ERR
	@ingroup        IRQ1EVENT_LOW_0
	@param Address  0x00041100
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_LOW_0__MSK_INT_INBOUND_LATE_ERR                                          0x80000000
#define PNIP_REG_IRQ1EVENT_LOW_0_SHFT_INT_INBOUND_LATE_ERR                                          31
#define PNIP_REG_IRQ1EVENT_LOW_0_RSTV_INT_INBOUND_LATE_ERR                                          0x00000000


	/**
	@defgroup       IRQ1EVENT_MID_0 IRQ1EVENT_MID_0
	@ingroup        Register
	@param Address  0x00041104
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ1EVENT_MID_0                                                                    0x00041104
#define PNIP_REG_IRQ1EVENT_MID_0                                                                    0x00000408
#define PNIP_REG_IRQ1EVENT_MID_0_RST__VAL                                                           0x00000000

	/**
	@defgroup       IRQ1EVENT_MID_0__INT_APIFILTER_ERR INT_APIFILTER_ERR
	@ingroup        IRQ1EVENT_MID_0
	@param Address  0x00041104
	@param Mask     0x00000001
	@param Shift    0
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_MID_0__MSK_INT_APIFILTER_ERR                                             0x00000001
#define PNIP_REG_IRQ1EVENT_MID_0_SHFT_INT_APIFILTER_ERR                                             0
#define PNIP_REG_IRQ1EVENT_MID_0_RSTV_INT_APIFILTER_ERR                                             0x00000000

	/**
	@defgroup       IRQ1EVENT_MID_0__INT_ACYC_RCV_IFA_1 INT_ACYC_RCV_IFA_1
	@ingroup        IRQ1EVENT_MID_0
	@param Address  0x00041104
	@param Mask     0x00000004
	@param Shift    2
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_MID_0__MSK_INT_ACYC_RCV_IFA_1                                            0x00000004
#define PNIP_REG_IRQ1EVENT_MID_0_SHFT_INT_ACYC_RCV_IFA_1                                            2
#define PNIP_REG_IRQ1EVENT_MID_0_RSTV_INT_ACYC_RCV_IFA_1                                            0x00000000

	/**
	@defgroup       IRQ1EVENT_MID_0__INT_ACYC_SND_IFA_1 INT_ACYC_SND_IFA_1
	@ingroup        IRQ1EVENT_MID_0
	@param Address  0x00041104
	@param Mask     0x00000008
	@param Shift    3
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_MID_0__MSK_INT_ACYC_SND_IFA_1                                            0x00000008
#define PNIP_REG_IRQ1EVENT_MID_0_SHFT_INT_ACYC_SND_IFA_1                                            3
#define PNIP_REG_IRQ1EVENT_MID_0_RSTV_INT_ACYC_SND_IFA_1                                            0x00000000

	/**
	@defgroup       IRQ1EVENT_MID_0__INT_ACYC_RCV_IFB_1 INT_ACYC_RCV_IFB_1
	@ingroup        IRQ1EVENT_MID_0
	@param Address  0x00041104
	@param Mask     0x00000010
	@param Shift    4
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_MID_0__MSK_INT_ACYC_RCV_IFB_1                                            0x00000010
#define PNIP_REG_IRQ1EVENT_MID_0_SHFT_INT_ACYC_RCV_IFB_1                                            4
#define PNIP_REG_IRQ1EVENT_MID_0_RSTV_INT_ACYC_RCV_IFB_1                                            0x00000000

	/**
	@defgroup       IRQ1EVENT_MID_0__INT_ACYC_RCV_HIGH_1 INT_ACYC_RCV_HIGH_1
	@ingroup        IRQ1EVENT_MID_0
	@param Address  0x00041104
	@param Mask     0x00000010
	@param Shift    4
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_MID_0__MSK_INT_ACYC_RCV_HIGH_1                                           0x00000010
#define PNIP_REG_IRQ1EVENT_MID_0_SHFT_INT_ACYC_RCV_HIGH_1                                           4
#define PNIP_REG_IRQ1EVENT_MID_0_RSTV_INT_ACYC_RCV_HIGH_1                                           0x00000000

	/**
	@defgroup       IRQ1EVENT_MID_0__INT_ACYC_SND_IFB_1 INT_ACYC_SND_IFB_1
	@ingroup        IRQ1EVENT_MID_0
	@param Address  0x00041104
	@param Mask     0x00000020
	@param Shift    5
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_MID_0__MSK_INT_ACYC_SND_IFB_1                                            0x00000020
#define PNIP_REG_IRQ1EVENT_MID_0_SHFT_INT_ACYC_SND_IFB_1                                            5
#define PNIP_REG_IRQ1EVENT_MID_0_RSTV_INT_ACYC_SND_IFB_1                                            0x00000000

	/**
	@defgroup       IRQ1EVENT_MID_0__INT_ACYC_SND_HIGH_1 INT_ACYC_SND_HIGH_1
	@ingroup        IRQ1EVENT_MID_0
	@param Address  0x00041104
	@param Mask     0x00000020
	@param Shift    5
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_MID_0__MSK_INT_ACYC_SND_HIGH_1                                           0x00000020
#define PNIP_REG_IRQ1EVENT_MID_0_SHFT_INT_ACYC_SND_HIGH_1                                           5
#define PNIP_REG_IRQ1EVENT_MID_0_RSTV_INT_ACYC_SND_HIGH_1                                           0x00000000

	/**
	@defgroup       IRQ1EVENT_MID_0__INT_ACYC_RCV_ERR INT_ACYC_RCV_ERR
	@ingroup        IRQ1EVENT_MID_0
	@param Address  0x00041104
	@param Mask     0x00000040
	@param Shift    6
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_MID_0__MSK_INT_ACYC_RCV_ERR                                              0x00000040
#define PNIP_REG_IRQ1EVENT_MID_0_SHFT_INT_ACYC_RCV_ERR                                              6
#define PNIP_REG_IRQ1EVENT_MID_0_RSTV_INT_ACYC_RCV_ERR                                              0x00000000

	/**
	@defgroup       IRQ1EVENT_MID_0__INT_ACYC_SND_ERR INT_ACYC_SND_ERR
	@ingroup        IRQ1EVENT_MID_0
	@param Address  0x00041104
	@param Mask     0x00000080
	@param Shift    7
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_MID_0__MSK_INT_ACYC_SND_ERR                                              0x00000080
#define PNIP_REG_IRQ1EVENT_MID_0_SHFT_INT_ACYC_SND_ERR                                              7
#define PNIP_REG_IRQ1EVENT_MID_0_RSTV_INT_ACYC_SND_ERR                                              0x00000000

	/**
	@defgroup       IRQ1EVENT_MID_0__INT_CPM_OUTDATASTART INT_CPM_OUTDATASTART
	@ingroup        IRQ1EVENT_MID_0
	@param Address  0x00041104
	@param Mask     0x00000200
	@param Shift    9
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_IRQ1EVENT_MID_0__MSK_INT_CPM_OUTDATASTART                                       0x00000200
#define PNIP_R2_REG_IRQ1EVENT_MID_0_SHFT_INT_CPM_OUTDATASTART                                       9
#define PNIP_R2_REG_IRQ1EVENT_MID_0_RSTV_INT_CPM_OUTDATASTART                                       0x00000000

	/**
	@defgroup       IRQ1EVENT_MID_0__INT_TSB_NBUF_OVERRUN_ERR_IFA INT_TSB_NBUF_OVERRUN_ERR_IFA
	@ingroup        IRQ1EVENT_MID_0
	@param Address  0x00041104
	@param Mask     0x00000200
	@param Shift    9
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ1EVENT_MID_0__MSK_INT_TSB_NBUF_OVERRUN_ERR_IFA                               0x00000200
#define PNIP_R3_REG_IRQ1EVENT_MID_0_SHFT_INT_TSB_NBUF_OVERRUN_ERR_IFA                               9
#define PNIP_R3_REG_IRQ1EVENT_MID_0_RSTV_INT_TSB_NBUF_OVERRUN_ERR_IFA                               0x00000000

	/**
	@defgroup       IRQ1EVENT_MID_0__INT_CPM_OUTDATAVALID INT_CPM_OUTDATAVALID
	@ingroup        IRQ1EVENT_MID_0
	@param Address  0x00041104
	@param Mask     0x00000400
	@param Shift    10
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_IRQ1EVENT_MID_0__MSK_INT_CPM_OUTDATAVALID                                       0x00000400
#define PNIP_R2_REG_IRQ1EVENT_MID_0_SHFT_INT_CPM_OUTDATAVALID                                       10
#define PNIP_R2_REG_IRQ1EVENT_MID_0_RSTV_INT_CPM_OUTDATAVALID                                       0x00000000

	/**
	@defgroup       IRQ1EVENT_MID_0__INT_TSB_NBUF_OVERRUN_ERR_IFB INT_TSB_NBUF_OVERRUN_ERR_IFB
	@ingroup        IRQ1EVENT_MID_0
	@param Address  0x00041104
	@param Mask     0x00000400
	@param Shift    10
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ1EVENT_MID_0__MSK_INT_TSB_NBUF_OVERRUN_ERR_IFB                               0x00000400
#define PNIP_R3_REG_IRQ1EVENT_MID_0_SHFT_INT_TSB_NBUF_OVERRUN_ERR_IFB                               10
#define PNIP_R3_REG_IRQ1EVENT_MID_0_RSTV_INT_TSB_NBUF_OVERRUN_ERR_IFB                               0x00000000

	/**
	@defgroup       IRQ1EVENT_MID_0__INT_CPM_OUTDATAERR INT_CPM_OUTDATAERR
	@ingroup        IRQ1EVENT_MID_0
	@param Address  0x00041104
	@param Mask     0x00000800
	@param Shift    11
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_IRQ1EVENT_MID_0__MSK_INT_CPM_OUTDATAERR                                         0x00000800
#define PNIP_R2_REG_IRQ1EVENT_MID_0_SHFT_INT_CPM_OUTDATAERR                                         11
#define PNIP_R2_REG_IRQ1EVENT_MID_0_RSTV_INT_CPM_OUTDATAERR                                         0x00000000

	/**
	@defgroup       IRQ1EVENT_MID_0__INT_TSB_NOT_FINISHED_ERR_IFA INT_TSB_NOT_FINISHED_ERR_IFA
	@ingroup        IRQ1EVENT_MID_0
	@param Address  0x00041104
	@param Mask     0x00000800
	@param Shift    11
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ1EVENT_MID_0__MSK_INT_TSB_NOT_FINISHED_ERR_IFA                               0x00000800
#define PNIP_R3_REG_IRQ1EVENT_MID_0_SHFT_INT_TSB_NOT_FINISHED_ERR_IFA                               11
#define PNIP_R3_REG_IRQ1EVENT_MID_0_RSTV_INT_TSB_NOT_FINISHED_ERR_IFA                               0x00000000

	/**
	@defgroup       IRQ1EVENT_MID_0__INT_TSB_NOT_FINISHED_ERR_IFB INT_TSB_NOT_FINISHED_ERR_IFB
	@ingroup        IRQ1EVENT_MID_0
	@param Address  0x00041104
	@param Mask     0x00001000
	@param Shift    12
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ1EVENT_MID_0__MSK_INT_TSB_NOT_FINISHED_ERR_IFB                               0x00001000
#define PNIP_R3_REG_IRQ1EVENT_MID_0_SHFT_INT_TSB_NOT_FINISHED_ERR_IFB                               12
#define PNIP_R3_REG_IRQ1EVENT_MID_0_RSTV_INT_TSB_NOT_FINISHED_ERR_IFB                               0x00000000

	/**
	@defgroup       IRQ1EVENT_MID_0__INT_CPM_DMA_ERR INT_CPM_DMA_ERR
	@ingroup        IRQ1EVENT_MID_0
	@param Address  0x00041104
	@param Mask     0x00002000
	@param Shift    13
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_IRQ1EVENT_MID_0__MSK_INT_CPM_DMA_ERR                                            0x00002000
#define PNIP_R2_REG_IRQ1EVENT_MID_0_SHFT_INT_CPM_DMA_ERR                                            13
#define PNIP_R2_REG_IRQ1EVENT_MID_0_RSTV_INT_CPM_DMA_ERR                                            0x00000000

	/**
	@defgroup       IRQ1EVENT_MID_0__INT_CSCOREBOARD_CHANGED_IFA INT_CSCOREBOARD_CHANGED_IFA
	@ingroup        IRQ1EVENT_MID_0
	@param Address  0x00041104
	@param Mask     0x00004000
	@param Shift    14
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_MID_0__MSK_INT_CSCOREBOARD_CHANGED_IFA                                   0x00004000
#define PNIP_REG_IRQ1EVENT_MID_0_SHFT_INT_CSCOREBOARD_CHANGED_IFA                                   14
#define PNIP_REG_IRQ1EVENT_MID_0_RSTV_INT_CSCOREBOARD_CHANGED_IFA                                   0x00000000

	/**
	@defgroup       IRQ1EVENT_MID_0__INT_CSCOREBOARD_CHANGED_IFB INT_CSCOREBOARD_CHANGED_IFB
	@ingroup        IRQ1EVENT_MID_0
	@param Address  0x00041104
	@param Mask     0x00008000
	@param Shift    15
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_MID_0__MSK_INT_CSCOREBOARD_CHANGED_IFB                                   0x00008000
#define PNIP_REG_IRQ1EVENT_MID_0_SHFT_INT_CSCOREBOARD_CHANGED_IFB                                   15
#define PNIP_REG_IRQ1EVENT_MID_0_RSTV_INT_CSCOREBOARD_CHANGED_IFB                                   0x00000000

	/**
	@defgroup       IRQ1EVENT_MID_0__INT_PPM_NOT_FINISHED_IFA INT_PPM_NOT_FINISHED_IFA
	@ingroup        IRQ1EVENT_MID_0
	@param Address  0x00041104
	@param Mask     0x00010000
	@param Shift    16
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_MID_0__MSK_INT_PPM_NOT_FINISHED_IFA                                      0x00010000
#define PNIP_REG_IRQ1EVENT_MID_0_SHFT_INT_PPM_NOT_FINISHED_IFA                                      16
#define PNIP_REG_IRQ1EVENT_MID_0_RSTV_INT_PPM_NOT_FINISHED_IFA                                      0x00000000

	/**
	@defgroup       IRQ1EVENT_MID_0__INT_PPM_NOT_FINISHED_IFB INT_PPM_NOT_FINISHED_IFB
	@ingroup        IRQ1EVENT_MID_0
	@param Address  0x00041104
	@param Mask     0x00020000
	@param Shift    17
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_MID_0__MSK_INT_PPM_NOT_FINISHED_IFB                                      0x00020000
#define PNIP_REG_IRQ1EVENT_MID_0_SHFT_INT_PPM_NOT_FINISHED_IFB                                      17
#define PNIP_REG_IRQ1EVENT_MID_0_RSTV_INT_PPM_NOT_FINISHED_IFB                                      0x00000000

	/**
	@defgroup       IRQ1EVENT_MID_0__INT_PPM_HOL_NOT_EMPTY_IFA INT_PPM_HOL_NOT_EMPTY_IFA
	@ingroup        IRQ1EVENT_MID_0
	@param Address  0x00041104
	@param Mask     0x00040000
	@param Shift    18
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_MID_0__MSK_INT_PPM_HOL_NOT_EMPTY_IFA                                     0x00040000
#define PNIP_REG_IRQ1EVENT_MID_0_SHFT_INT_PPM_HOL_NOT_EMPTY_IFA                                     18
#define PNIP_REG_IRQ1EVENT_MID_0_RSTV_INT_PPM_HOL_NOT_EMPTY_IFA                                     0x00000000

	/**
	@defgroup       IRQ1EVENT_MID_0__INT_PPM_HOL_NOT_EMPTY_IFB INT_PPM_HOL_NOT_EMPTY_IFB
	@ingroup        IRQ1EVENT_MID_0
	@param Address  0x00041104
	@param Mask     0x00080000
	@param Shift    19
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_MID_0__MSK_INT_PPM_HOL_NOT_EMPTY_IFB                                     0x00080000
#define PNIP_REG_IRQ1EVENT_MID_0_SHFT_INT_PPM_HOL_NOT_EMPTY_IFB                                     19
#define PNIP_REG_IRQ1EVENT_MID_0_RSTV_INT_PPM_HOL_NOT_EMPTY_IFB                                     0x00000000

	/**
	@defgroup       IRQ1EVENT_MID_0__INT_PPM_ACWLISTCREATION_NOT_FINISHED INT_PPM_ACWLISTCREATION_NOT_FINISHED
	@ingroup        IRQ1EVENT_MID_0
	@param Address  0x00041104
	@param Mask     0x00100000
	@param Shift    20
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ1EVENT_MID_0__MSK_INT_PPM_ACWLISTCREATION_NOT_FINISHED                       0x00100000
#define PNIP_R3_REG_IRQ1EVENT_MID_0_SHFT_INT_PPM_ACWLISTCREATION_NOT_FINISHED                       20
#define PNIP_R3_REG_IRQ1EVENT_MID_0_RSTV_INT_PPM_ACWLISTCREATION_NOT_FINISHED                       0x00000000

	/**
	@defgroup       IRQ1EVENT_MID_0__INT_PPM_DMA_ERR INT_PPM_DMA_ERR
	@ingroup        IRQ1EVENT_MID_0
	@param Address  0x00041104
	@param Mask     0x00200000
	@param Shift    21
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_IRQ1EVENT_MID_0__MSK_INT_PPM_DMA_ERR                                            0x00200000
#define PNIP_R2_REG_IRQ1EVENT_MID_0_SHFT_INT_PPM_DMA_ERR                                            21
#define PNIP_R2_REG_IRQ1EVENT_MID_0_RSTV_INT_PPM_DMA_ERR                                            0x00000000

	/**
	@defgroup       IRQ1EVENT_MID_0__INT_PPM_FIRSTSEND_IFA INT_PPM_FIRSTSEND_IFA
	@ingroup        IRQ1EVENT_MID_0
	@param Address  0x00041104
	@param Mask     0x00400000
	@param Shift    22
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_MID_0__MSK_INT_PPM_FIRSTSEND_IFA                                         0x00400000
#define PNIP_REG_IRQ1EVENT_MID_0_SHFT_INT_PPM_FIRSTSEND_IFA                                         22
#define PNIP_REG_IRQ1EVENT_MID_0_RSTV_INT_PPM_FIRSTSEND_IFA                                         0x00000000

	/**
	@defgroup       IRQ1EVENT_MID_0__INT_PPM_FIRSTSEND_IFB INT_PPM_FIRSTSEND_IFB
	@ingroup        IRQ1EVENT_MID_0
	@param Address  0x00041104
	@param Mask     0x00800000
	@param Shift    23
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_MID_0__MSK_INT_PPM_FIRSTSEND_IFB                                         0x00800000
#define PNIP_REG_IRQ1EVENT_MID_0_SHFT_INT_PPM_FIRSTSEND_IFB                                         23
#define PNIP_REG_IRQ1EVENT_MID_0_RSTV_INT_PPM_FIRSTSEND_IFB                                         0x00000000

	/**
	@defgroup       IRQ1EVENT_MID_0__PN_EXT_IRQ_3_0 PN_EXT_IRQ_3_0
	@ingroup        IRQ1EVENT_MID_0
	@param Address  0x00041104
	@param Mask     0x0F000000
	@param Shift    24
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_MID_0__MSK_PN_EXT_IRQ_3_0                                                0x0F000000
#define PNIP_REG_IRQ1EVENT_MID_0_SHFT_PN_EXT_IRQ_3_0                                                24
#define PNIP_REG_IRQ1EVENT_MID_0_RSTV_PN_EXT_IRQ_3_0                                                0x00000000

	/**
	@defgroup       IRQ1EVENT_MID_0__EVENT_BITS_63_60 EVENT_BITS_63_60
	@ingroup        IRQ1EVENT_MID_0
	@param Address  0x00041104
	@param Mask     0xF0000000
	@param Shift    28
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_MID_0__MSK_EVENT_BITS_63_60                                              0xF0000000
#define PNIP_REG_IRQ1EVENT_MID_0_SHFT_EVENT_BITS_63_60                                              28
#define PNIP_REG_IRQ1EVENT_MID_0_RSTV_EVENT_BITS_63_60                                              0x00000000


	/**
	@defgroup       IRQ1EVENT_HIGH_0 IRQ1EVENT_HIGH_0
	@ingroup        Register
	@param Address  0x00041108
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ1EVENT_HIGH_0                                                                   0x00041108
#define PNIP_REG_IRQ1EVENT_HIGH_0                                                                   0x0000040C
#define PNIP_REG_IRQ1EVENT_HIGH_0_RST__VAL                                                          0x00000000

	/**
	@defgroup       IRQ1EVENT_HIGH_0__INT_PLL_IN_A INT_PLL_IN_A
	@ingroup        IRQ1EVENT_HIGH_0
	@param Address  0x00041108
	@param Mask     0x00000001
	@param Shift    0
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_HIGH_0__MSK_INT_PLL_IN_A                                                 0x00000001
#define PNIP_REG_IRQ1EVENT_HIGH_0_SHFT_INT_PLL_IN_A                                                 0
#define PNIP_REG_IRQ1EVENT_HIGH_0_RSTV_INT_PLL_IN_A                                                 0x00000000

	/**
	@defgroup       IRQ1EVENT_HIGH_0__INT_PLL_IN_B INT_PLL_IN_B
	@ingroup        IRQ1EVENT_HIGH_0
	@param Address  0x00041108
	@param Mask     0x00000002
	@param Shift    1
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_HIGH_0__MSK_INT_PLL_IN_B                                                 0x00000002
#define PNIP_REG_IRQ1EVENT_HIGH_0_SHFT_INT_PLL_IN_B                                                 1
#define PNIP_REG_IRQ1EVENT_HIGH_0_RSTV_INT_PLL_IN_B                                                 0x00000000

	/**
	@defgroup       IRQ1EVENT_HIGH_0__INT_PLL_IN_TIME INT_PLL_IN_TIME
	@ingroup        IRQ1EVENT_HIGH_0
	@param Address  0x00041108
	@param Mask     0x00000004
	@param Shift    2
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_HIGH_0__MSK_INT_PLL_IN_TIME                                              0x00000004
#define PNIP_REG_IRQ1EVENT_HIGH_0_SHFT_INT_PLL_IN_TIME                                              2
#define PNIP_REG_IRQ1EVENT_HIGH_0_RSTV_INT_PLL_IN_TIME                                              0x00000000

	/**
	@defgroup       IRQ1EVENT_HIGH_0__INT_PLL0 INT_PLL0
	@ingroup        IRQ1EVENT_HIGH_0
	@param Address  0x00041108
	@param Mask     0x00000008
	@param Shift    3
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_HIGH_0__MSK_INT_PLL0                                                     0x00000008
#define PNIP_REG_IRQ1EVENT_HIGH_0_SHFT_INT_PLL0                                                     3
#define PNIP_REG_IRQ1EVENT_HIGH_0_RSTV_INT_PLL0                                                     0x00000000

	/**
	@defgroup       IRQ1EVENT_HIGH_0__INT_PLL1 INT_PLL1
	@ingroup        IRQ1EVENT_HIGH_0
	@param Address  0x00041108
	@param Mask     0x00000010
	@param Shift    4
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_HIGH_0__MSK_INT_PLL1                                                     0x00000010
#define PNIP_REG_IRQ1EVENT_HIGH_0_SHFT_INT_PLL1                                                     4
#define PNIP_REG_IRQ1EVENT_HIGH_0_RSTV_INT_PLL1                                                     0x00000000

	/**
	@defgroup       IRQ1EVENT_HIGH_0__INT_PLL2 INT_PLL2
	@ingroup        IRQ1EVENT_HIGH_0
	@param Address  0x00041108
	@param Mask     0x00000020
	@param Shift    5
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_HIGH_0__MSK_INT_PLL2                                                     0x00000020
#define PNIP_REG_IRQ1EVENT_HIGH_0_SHFT_INT_PLL2                                                     5
#define PNIP_REG_IRQ1EVENT_HIGH_0_RSTV_INT_PLL2                                                     0x00000000

	/**
	@defgroup       IRQ1EVENT_HIGH_0__INT_PLL3 INT_PLL3
	@ingroup        IRQ1EVENT_HIGH_0
	@param Address  0x00041108
	@param Mask     0x00000040
	@param Shift    6
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_HIGH_0__MSK_INT_PLL3                                                     0x00000040
#define PNIP_REG_IRQ1EVENT_HIGH_0_SHFT_INT_PLL3                                                     6
#define PNIP_REG_IRQ1EVENT_HIGH_0_RSTV_INT_PLL3                                                     0x00000000

	/**
	@defgroup       IRQ1EVENT_HIGH_0__INT_PLL4 INT_PLL4
	@ingroup        IRQ1EVENT_HIGH_0
	@param Address  0x00041108
	@param Mask     0x00000080
	@param Shift    7
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_HIGH_0__MSK_INT_PLL4                                                     0x00000080
#define PNIP_REG_IRQ1EVENT_HIGH_0_SHFT_INT_PLL4                                                     7
#define PNIP_REG_IRQ1EVENT_HIGH_0_RSTV_INT_PLL4                                                     0x00000000

	/**
	@defgroup       IRQ1EVENT_HIGH_0__INT_PLL5 INT_PLL5
	@ingroup        IRQ1EVENT_HIGH_0
	@param Address  0x00041108
	@param Mask     0x00000100
	@param Shift    8
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_HIGH_0__MSK_INT_PLL5                                                     0x00000100
#define PNIP_REG_IRQ1EVENT_HIGH_0_SHFT_INT_PLL5                                                     8
#define PNIP_REG_IRQ1EVENT_HIGH_0_RSTV_INT_PLL5                                                     0x00000000

	/**
	@defgroup       IRQ1EVENT_HIGH_0__INT_PLL6 INT_PLL6
	@ingroup        IRQ1EVENT_HIGH_0
	@param Address  0x00041108
	@param Mask     0x00000200
	@param Shift    9
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_HIGH_0__MSK_INT_PLL6                                                     0x00000200
#define PNIP_REG_IRQ1EVENT_HIGH_0_SHFT_INT_PLL6                                                     9
#define PNIP_REG_IRQ1EVENT_HIGH_0_RSTV_INT_PLL6                                                     0x00000000

	/**
	@defgroup       IRQ1EVENT_HIGH_0__INT_PLL7 INT_PLL7
	@ingroup        IRQ1EVENT_HIGH_0
	@param Address  0x00041108
	@param Mask     0x00000400
	@param Shift    10
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_HIGH_0__MSK_INT_PLL7                                                     0x00000400
#define PNIP_REG_IRQ1EVENT_HIGH_0_SHFT_INT_PLL7                                                     10
#define PNIP_REG_IRQ1EVENT_HIGH_0_RSTV_INT_PLL7                                                     0x00000000

	/**
	@defgroup       IRQ1EVENT_HIGH_0__INT_PLL8 INT_PLL8
	@ingroup        IRQ1EVENT_HIGH_0
	@param Address  0x00041108
	@param Mask     0x00000800
	@param Shift    11
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_HIGH_0__MSK_INT_PLL8                                                     0x00000800
#define PNIP_REG_IRQ1EVENT_HIGH_0_SHFT_INT_PLL8                                                     11
#define PNIP_REG_IRQ1EVENT_HIGH_0_RSTV_INT_PLL8                                                     0x00000000

	/**
	@defgroup       IRQ1EVENT_HIGH_0__INT_PLL9 INT_PLL9
	@ingroup        IRQ1EVENT_HIGH_0
	@param Address  0x00041108
	@param Mask     0x00001000
	@param Shift    12
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_HIGH_0__MSK_INT_PLL9                                                     0x00001000
#define PNIP_REG_IRQ1EVENT_HIGH_0_SHFT_INT_PLL9                                                     12
#define PNIP_REG_IRQ1EVENT_HIGH_0_RSTV_INT_PLL9                                                     0x00000000

	/**
	@defgroup       IRQ1EVENT_HIGH_0__INT_PTCP_WD INT_PTCP_WD
	@ingroup        IRQ1EVENT_HIGH_0
	@param Address  0x00041108
	@param Mask     0x00008000
	@param Shift    15
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_HIGH_0__MSK_INT_PTCP_WD                                                  0x00008000
#define PNIP_REG_IRQ1EVENT_HIGH_0_SHFT_INT_PTCP_WD                                                  15
#define PNIP_REG_IRQ1EVENT_HIGH_0_RSTV_INT_PTCP_WD                                                  0x00000000

	/**
	@defgroup       IRQ1EVENT_HIGH_0__INT_WD INT_WD
	@ingroup        IRQ1EVENT_HIGH_0
	@param Address  0x00041108
	@param Mask     0x00010000
	@param Shift    16
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_HIGH_0__MSK_INT_WD                                                       0x00010000
#define PNIP_REG_IRQ1EVENT_HIGH_0_SHFT_INT_WD                                                       16
#define PNIP_REG_IRQ1EVENT_HIGH_0_RSTV_INT_WD                                                       0x00000000

	/**
	@defgroup       IRQ1EVENT_HIGH_0__INT_TIMER_0 INT_TIMER_0
	@ingroup        IRQ1EVENT_HIGH_0
	@param Address  0x00041108
	@param Mask     0x00020000
	@param Shift    17
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_HIGH_0__MSK_INT_TIMER_0                                                  0x00020000
#define PNIP_REG_IRQ1EVENT_HIGH_0_SHFT_INT_TIMER_0                                                  17
#define PNIP_REG_IRQ1EVENT_HIGH_0_RSTV_INT_TIMER_0                                                  0x00000000

	/**
	@defgroup       IRQ1EVENT_HIGH_0__INT_TIMER_1 INT_TIMER_1
	@ingroup        IRQ1EVENT_HIGH_0
	@param Address  0x00041108
	@param Mask     0x00040000
	@param Shift    18
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_HIGH_0__MSK_INT_TIMER_1                                                  0x00040000
#define PNIP_REG_IRQ1EVENT_HIGH_0_SHFT_INT_TIMER_1                                                  18
#define PNIP_REG_IRQ1EVENT_HIGH_0_RSTV_INT_TIMER_1                                                  0x00000000

	/**
	@defgroup       IRQ1EVENT_HIGH_0__INT_TIMER_2 INT_TIMER_2
	@ingroup        IRQ1EVENT_HIGH_0
	@param Address  0x00041108
	@param Mask     0x00080000
	@param Shift    19
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_HIGH_0__MSK_INT_TIMER_2                                                  0x00080000
#define PNIP_REG_IRQ1EVENT_HIGH_0_SHFT_INT_TIMER_2                                                  19
#define PNIP_REG_IRQ1EVENT_HIGH_0_RSTV_INT_TIMER_2                                                  0x00000000

	/**
	@defgroup       IRQ1EVENT_HIGH_0__INT_I2C INT_I2C
	@ingroup        IRQ1EVENT_HIGH_0
	@param Address  0x00041108
	@param Mask     0x00100000
	@param Shift    20
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1EVENT_HIGH_0__MSK_INT_I2C                                                      0x00100000
#define PNIP_REG_IRQ1EVENT_HIGH_0_SHFT_INT_I2C                                                      20
#define PNIP_REG_IRQ1EVENT_HIGH_0_RSTV_INT_I2C                                                      0x00000000


	/**
	@defgroup       IRQ1MASK_LOW_0 IRQ1MASK_LOW_0
	@ingroup        Register
	@param Address  0x0004110C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ1MASK_LOW_0                                                                     0x0004110C
#define PNIP_REG_IRQ1MASK_LOW_0                                                                     0x00000410
#define PNIP_REG_IRQ1MASK_LOW_0_RST__VAL                                                            0xFFFFFFFF

	/**
	@defgroup       IRQ1MASK_LOW_0__MASK_BITS_31_0 MASK_BITS_31_0
	@ingroup        IRQ1MASK_LOW_0
	@param Address  0x0004110C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0xFFFFFFFF
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1MASK_LOW_0__MSK_MASK_BITS_31_0                                                 0xFFFFFFFF
#define PNIP_REG_IRQ1MASK_LOW_0_SHFT_MASK_BITS_31_0                                                 0
#define PNIP_REG_IRQ1MASK_LOW_0_RSTV_MASK_BITS_31_0                                                 0xFFFFFFFF


	/**
	@defgroup       IRQ1MASK_MID_0 IRQ1MASK_MID_0
	@ingroup        Register
	@param Address  0x00041110
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ1MASK_MID_0                                                                     0x00041110
#define PNIP_REG_IRQ1MASK_MID_0                                                                     0x00000414
#define PNIP_REG_IRQ1MASK_MID_0_RST__VAL                                                            0xFFFFFFFF

	/**
	@defgroup       IRQ1MASK_MID_0__MASK_BITS_63_32 MASK_BITS_63_32
	@ingroup        IRQ1MASK_MID_0
	@param Address  0x00041110
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0xFFFFFFFF
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1MASK_MID_0__MSK_MASK_BITS_63_32                                                0xFFFFFFFF
#define PNIP_REG_IRQ1MASK_MID_0_SHFT_MASK_BITS_63_32                                                0
#define PNIP_REG_IRQ1MASK_MID_0_RSTV_MASK_BITS_63_32                                                0xFFFFFFFF


	/**
	@defgroup       IRQ1MASK_HIGH_0 IRQ1MASK_HIGH_0
	@ingroup        Register
	@param Address  0x00041114
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ1MASK_HIGH_0                                                                    0x00041114
#define PNIP_REG_IRQ1MASK_HIGH_0                                                                    0x00000418
#define PNIP_REG_IRQ1MASK_HIGH_0_RST__VAL                                                           0x003FFFFF

	/**
	@defgroup       IRQ1MASK_HIGH_0__MASK_BITS_85_64 MASK_BITS_85_64
	@ingroup        IRQ1MASK_HIGH_0
	@param Address  0x00041114
	@param Mask     0x003FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x003FFFFF
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1MASK_HIGH_0__MSK_MASK_BITS_85_64                                               0x003FFFFF
#define PNIP_REG_IRQ1MASK_HIGH_0_SHFT_MASK_BITS_85_64                                               0
#define PNIP_REG_IRQ1MASK_HIGH_0_RSTV_MASK_BITS_85_64                                               0x003FFFFF


	/**
	@defgroup       IRQ1_LOW_0 IRQ1_LOW_0
	@ingroup        Register
	@param Address  0x00041118
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ1_LOW_0                                                                         0x00041118
#define PNIP_REG_IRQ1_LOW_0                                                                         0x0000041C
#define PNIP_REG_IRQ1_LOW_0_RST__VAL                                                                0x00000000

	/**
	@defgroup       IRQ1_LOW_0__IRQ_BITS_31_0 IRQ_BITS_31_0
	@ingroup        IRQ1_LOW_0
	@param Address  0x00041118
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1_LOW_0__MSK_IRQ_BITS_31_0                                                      0xFFFFFFFF
#define PNIP_REG_IRQ1_LOW_0_SHFT_IRQ_BITS_31_0                                                      0
#define PNIP_REG_IRQ1_LOW_0_RSTV_IRQ_BITS_31_0                                                      0x00000000


	/**
	@defgroup       IRQ1_MID_0 IRQ1_MID_0
	@ingroup        Register
	@param Address  0x0004111C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ1_MID_0                                                                         0x0004111C
#define PNIP_REG_IRQ1_MID_0                                                                         0x00000420
#define PNIP_REG_IRQ1_MID_0_RST__VAL                                                                0x00000000

	/**
	@defgroup       IRQ1_MID_0__IRQ_BITS_63_32 IRQ_BITS_63_32
	@ingroup        IRQ1_MID_0
	@param Address  0x0004111C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1_MID_0__MSK_IRQ_BITS_63_32                                                     0xFFFFFFFF
#define PNIP_REG_IRQ1_MID_0_SHFT_IRQ_BITS_63_32                                                     0
#define PNIP_REG_IRQ1_MID_0_RSTV_IRQ_BITS_63_32                                                     0x00000000


	/**
	@defgroup       IRQ1_HIGH_0 IRQ1_HIGH_0
	@ingroup        Register
	@param Address  0x00041120
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ1_HIGH_0                                                                        0x00041120
#define PNIP_REG_IRQ1_HIGH_0                                                                        0x00000424
#define PNIP_REG_IRQ1_HIGH_0_RST__VAL                                                               0x00000000

	/**
	@defgroup       IRQ1_HIGH_0__IRQ_BITS_85_64 IRQ_BITS_85_64
	@ingroup        IRQ1_HIGH_0
	@param Address  0x00041120
	@param Mask     0x003FFFFF
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1_HIGH_0__MSK_IRQ_BITS_85_64                                                    0x003FFFFF
#define PNIP_REG_IRQ1_HIGH_0_SHFT_IRQ_BITS_85_64                                                    0
#define PNIP_REG_IRQ1_HIGH_0_RSTV_IRQ_BITS_85_64                                                    0x00000000


	/**
	@defgroup       IRQ1ACK_LOW_0 IRQ1ACK_LOW_0
	@ingroup        Register
	@param Address  0x00041124
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ1ACK_LOW_0                                                                      0x00041124
#define PNIP_REG_IRQ1ACK_LOW_0                                                                      0x00000428
#define PNIP_REG_IRQ1ACK_LOW_0_RST__VAL                                                             0x00000000

	/**
	@defgroup       IRQ1ACK_LOW_0__ACK_BITS_31_0 ACK_BITS_31_0
	@ingroup        IRQ1ACK_LOW_0
	@param Address  0x00041124
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1ACK_LOW_0__MSK_ACK_BITS_31_0                                                   0xFFFFFFFF
#define PNIP_REG_IRQ1ACK_LOW_0_SHFT_ACK_BITS_31_0                                                   0
#define PNIP_REG_IRQ1ACK_LOW_0_RSTV_ACK_BITS_31_0                                                   0x00000000


	/**
	@defgroup       IRQ1ACK_MID_0 IRQ1ACK_MID_0
	@ingroup        Register
	@param Address  0x00041128
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ1ACK_MID_0                                                                      0x00041128
#define PNIP_REG_IRQ1ACK_MID_0                                                                      0x0000042C
#define PNIP_REG_IRQ1ACK_MID_0_RST__VAL                                                             0x00000000

	/**
	@defgroup       IRQ1ACK_MID_0__ACK_BITS_63_32 ACK_BITS_63_32
	@ingroup        IRQ1ACK_MID_0
	@param Address  0x00041128
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1ACK_MID_0__MSK_ACK_BITS_63_32                                                  0xFFFFFFFF
#define PNIP_REG_IRQ1ACK_MID_0_SHFT_ACK_BITS_63_32                                                  0
#define PNIP_REG_IRQ1ACK_MID_0_RSTV_ACK_BITS_63_32                                                  0x00000000


	/**
	@defgroup       IRQ1ACK_HIGH_0 IRQ1ACK_HIGH_0
	@ingroup        Register
	@param Address  0x0004112C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ1ACK_HIGH_0                                                                     0x0004112C
#define PNIP_REG_IRQ1ACK_HIGH_0                                                                     0x00000430
#define PNIP_REG_IRQ1ACK_HIGH_0_RST__VAL                                                            0x00000000

	/**
	@defgroup       IRQ1ACK_HIGH_0__ACK_BITS_85_64 ACK_BITS_85_64
	@ingroup        IRQ1ACK_HIGH_0
	@param Address  0x0004112C
	@param Mask     0x003FFFFF
	@param Shift    0
	@param Access   r,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1ACK_HIGH_0__MSK_ACK_BITS_85_64                                                 0x003FFFFF
#define PNIP_REG_IRQ1ACK_HIGH_0_SHFT_ACK_BITS_85_64                                                 0
#define PNIP_REG_IRQ1ACK_HIGH_0_RSTV_ACK_BITS_85_64                                                 0x00000000


	/**
	@defgroup       IRQ1_EOI_0 IRQ1_EOI_0
	@ingroup        Register
	@param Address  0x00041130
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ1_EOI_0                                                                         0x00041130
#define PNIP_REG_IRQ1_EOI_0                                                                         0x00000434
#define PNIP_REG_IRQ1_EOI_0_RST__VAL                                                                0x00000000

	/**
	@defgroup       IRQ1_EOI_0__WAIT_TIME WAIT_TIME
	@ingroup        IRQ1_EOI_0
	@param Address  0x00041130
	@param Mask     0x00003FFF
	@param Shift    0
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1_EOI_0__MSK_WAIT_TIME                                                          0x00003FFF
#define PNIP_REG_IRQ1_EOI_0_SHFT_WAIT_TIME                                                          0
#define PNIP_REG_IRQ1_EOI_0_RSTV_WAIT_TIME                                                          0x00000000

	/**
	@defgroup       IRQ1_EOI_0__IRQ_TRIGGER IRQ_TRIGGER
	@ingroup        IRQ1_EOI_0
	@param Address  0x00041130
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ1_EOI_0__MSK_IRQ_TRIGGER                                                     0x80000000
#define PNIP_R3_REG_IRQ1_EOI_0_SHFT_IRQ_TRIGGER                                                     31
#define PNIP_R3_REG_IRQ1_EOI_0_RSTV_IRQ_TRIGGER                                                     0x00000000


	/**
	@defgroup       IRQ1CONTROL_MUX1 IRQ1CONTROL_MUX1
	@ingroup        Register
	@param Address  0x00041200
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w,rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ1CONTROL_MUX1                                                                   0x00041200
#define PNIP_REG_IRQ1CONTROL_MUX1                                                                   0x00000438
#define PNIP_REG_IRQ1CONTROL_MUX1_RST__VAL                                                          0x0000007F

	/**
	@defgroup       IRQ1CONTROL_MUX1__IRQ_SELECTMUX IRQ_SELECTMUX
	@ingroup        IRQ1CONTROL_MUX1
	@param Address  0x00041200
	@param Mask     0x0000007F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000007F
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1CONTROL_MUX1__MSK_IRQ_SELECTMUX                                                0x0000007F
#define PNIP_REG_IRQ1CONTROL_MUX1_SHFT_IRQ_SELECTMUX                                                0
#define PNIP_REG_IRQ1CONTROL_MUX1_RSTV_IRQ_SELECTMUX                                                0x0000007F

	/**
	@defgroup       IRQ1CONTROL_MUX1__IRQ_EVENT IRQ_EVENT
	@ingroup        IRQ1CONTROL_MUX1
	@param Address  0x00041200
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1CONTROL_MUX1__MSK_IRQ_EVENT                                                    0x00000100
#define PNIP_REG_IRQ1CONTROL_MUX1_SHFT_IRQ_EVENT                                                    8
#define PNIP_REG_IRQ1CONTROL_MUX1_RSTV_IRQ_EVENT                                                    0x00000000

	/**
	@defgroup       IRQ1CONTROL_MUX1__IRQ_WAITTIME IRQ_WAITTIME
	@ingroup        IRQ1CONTROL_MUX1
	@param Address  0x00041200
	@param Mask     0x01FF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1CONTROL_MUX1__MSK_IRQ_WAITTIME                                                 0x01FF0000
#define PNIP_REG_IRQ1CONTROL_MUX1_SHFT_IRQ_WAITTIME                                                 16
#define PNIP_REG_IRQ1CONTROL_MUX1_RSTV_IRQ_WAITTIME                                                 0x00000000

	/**
	@defgroup       IRQ1CONTROL_MUX1__IRQ_TRIGGER IRQ_TRIGGER
	@ingroup        IRQ1CONTROL_MUX1
	@param Address  0x00041200
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ1CONTROL_MUX1__MSK_IRQ_TRIGGER                                               0x80000000
#define PNIP_R3_REG_IRQ1CONTROL_MUX1_SHFT_IRQ_TRIGGER                                               31
#define PNIP_R3_REG_IRQ1CONTROL_MUX1_RSTV_IRQ_TRIGGER                                               0x00000000


	/**
	@defgroup       IRQ1CONTROL_MUX2 IRQ1CONTROL_MUX2
	@ingroup        Register
	@param Address  0x00041204
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w,rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ1CONTROL_MUX2                                                                   0x00041204
#define PNIP_REG_IRQ1CONTROL_MUX2                                                                   0x0000043C
#define PNIP_REG_IRQ1CONTROL_MUX2_RST__VAL                                                          0x0000007F

	/**
	@defgroup       IRQ1CONTROL_MUX2__IRQ_SELECTMUX IRQ_SELECTMUX
	@ingroup        IRQ1CONTROL_MUX2
	@param Address  0x00041204
	@param Mask     0x0000007F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000007F
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1CONTROL_MUX2__MSK_IRQ_SELECTMUX                                                0x0000007F
#define PNIP_REG_IRQ1CONTROL_MUX2_SHFT_IRQ_SELECTMUX                                                0
#define PNIP_REG_IRQ1CONTROL_MUX2_RSTV_IRQ_SELECTMUX                                                0x0000007F

	/**
	@defgroup       IRQ1CONTROL_MUX2__IRQ_EVENT IRQ_EVENT
	@ingroup        IRQ1CONTROL_MUX2
	@param Address  0x00041204
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1CONTROL_MUX2__MSK_IRQ_EVENT                                                    0x00000100
#define PNIP_REG_IRQ1CONTROL_MUX2_SHFT_IRQ_EVENT                                                    8
#define PNIP_REG_IRQ1CONTROL_MUX2_RSTV_IRQ_EVENT                                                    0x00000000

	/**
	@defgroup       IRQ1CONTROL_MUX2__IRQ_WAITTIME IRQ_WAITTIME
	@ingroup        IRQ1CONTROL_MUX2
	@param Address  0x00041204
	@param Mask     0x01FF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ1CONTROL_MUX2__MSK_IRQ_WAITTIME                                                 0x01FF0000
#define PNIP_REG_IRQ1CONTROL_MUX2_SHFT_IRQ_WAITTIME                                                 16
#define PNIP_REG_IRQ1CONTROL_MUX2_RSTV_IRQ_WAITTIME                                                 0x00000000

	/**
	@defgroup       IRQ1CONTROL_MUX2__IRQ_TRIGGER IRQ_TRIGGER
	@ingroup        IRQ1CONTROL_MUX2
	@param Address  0x00041204
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ1CONTROL_MUX2__MSK_IRQ_TRIGGER                                               0x80000000
#define PNIP_R3_REG_IRQ1CONTROL_MUX2_SHFT_IRQ_TRIGGER                                               31
#define PNIP_R3_REG_IRQ1CONTROL_MUX2_RSTV_IRQ_TRIGGER                                               0x00000000


	/**
	@defgroup       IRQ2_CONTROL IRQ2_CONTROL
	@ingroup        Register
	@param Address  0x00042000
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ2_CONTROL                                                                       0x00042000
#define PNIP_REG_IRQ2_CONTROL                                                                       0x00000440

	/**
	@defgroup       IRQ2_CONTROL__IRQ_LEVEL IRQ_LEVEL
	@ingroup        IRQ2_CONTROL
	@param Address  0x00042000
	@param Mask     0x00000001
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2_CONTROL__MSK_IRQ_LEVEL                                                        0x00000001
#define PNIP_REG_IRQ2_CONTROL_SHFT_IRQ_LEVEL                                                        0
#define PNIP_REG_IRQ2_CONTROL_RSTV_IRQ_LEVEL                                                        0x00000001

	/**
	@defgroup       IRQ2_CONTROL__IRQ_LENGTH IRQ_LENGTH
	@ingroup        IRQ2_CONTROL
	@param Address  0x00042000
	@param Mask     0x0000000E
	@param Shift    1
	@param Access   r,w
	@param Reset    0x00000007
	@param Version  <= 2
	@param Type     == FPGA
	@param Port     == -1
	*/
#define PNIP_R2F0_REG_IRQ2_CONTROL__MSK_IRQ_LENGTH                                                  0x0000000E
#define PNIP_R2F0_REG_IRQ2_CONTROL_SHFT_IRQ_LENGTH                                                  1
#define PNIP_R2F0_REG_IRQ2_CONTROL_RSTV_IRQ_LENGTH                                                  0x00000007

	/**
	@defgroup       IRQ2_CONTROL__IRQ_LENGTH IRQ_LENGTH
	@ingroup        IRQ2_CONTROL
	@param Address  0x00042000
	@param Mask     0x0000000E
	@param Shift    1
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == ASIC
	@param Port     == -1
	*/
#define PNIP_R2A0_REG_IRQ2_CONTROL__MSK_IRQ_LENGTH                                                  0x0000000E
#define PNIP_R2A0_REG_IRQ2_CONTROL_SHFT_IRQ_LENGTH                                                  1
#define PNIP_R2A0_REG_IRQ2_CONTROL_RSTV_IRQ_LENGTH                                                  0x00000000

	/**
	@defgroup       IRQ2_CONTROL__IRQ_LENGTH IRQ_LENGTH
	@ingroup        IRQ2_CONTROL
	@param Address  0x00042000
	@param Mask     0x0000000E
	@param Shift    1
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ2_CONTROL__MSK_IRQ_LENGTH                                                    0x0000000E
#define PNIP_R3_REG_IRQ2_CONTROL_SHFT_IRQ_LENGTH                                                    1
#define PNIP_R3_REG_IRQ2_CONTROL_RSTV_IRQ_LENGTH                                                    0x00000000

	/**
	@defgroup       IRQ2_CONTROL__IRQDEBUG_SELECT IRQDEBUG_SELECT
	@ingroup        IRQ2_CONTROL
	@param Address  0x00042000
	@param Mask     0x000F0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2_CONTROL__MSK_IRQDEBUG_SELECT                                                  0x000F0000
#define PNIP_REG_IRQ2_CONTROL_SHFT_IRQDEBUG_SELECT                                                  16
#define PNIP_REG_IRQ2_CONTROL_RSTV_IRQDEBUG_SELECT                                                  0x00000000

	/**
	@defgroup       IRQ2_CONTROL__IRQDEBUG_ENABLE IRQDEBUG_ENABLE
	@ingroup        IRQ2_CONTROL
	@param Address  0x00042000
	@param Mask     0x00100000
	@param Shift    20
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2_CONTROL__MSK_IRQDEBUG_ENABLE                                                  0x00100000
#define PNIP_REG_IRQ2_CONTROL_SHFT_IRQDEBUG_ENABLE                                                  20
#define PNIP_REG_IRQ2_CONTROL_RSTV_IRQDEBUG_ENABLE                                                  0x00000000


	/**
	@defgroup       IRQ2_ACTIVATE IRQ2_ACTIVATE
	@ingroup        Register
	@param Address  0x00042004
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ2_ACTIVATE                                                                      0x00042004
#define PNIP_REG_IRQ2_ACTIVATE                                                                      0x00000444
#define PNIP_REG_IRQ2_ACTIVATE_RST__VAL                                                             0x00000000

	/**
	@defgroup       IRQ2_ACTIVATE__ACTIVATE ACTIVATE
	@ingroup        IRQ2_ACTIVATE
	@param Address  0x00042004
	@param Mask     0x0000000F
	@param Shift    0
	@param Access   r,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2_ACTIVATE__MSK_ACTIVATE                                                        0x0000000F
#define PNIP_REG_IRQ2_ACTIVATE_SHFT_ACTIVATE                                                        0
#define PNIP_REG_IRQ2_ACTIVATE_RSTV_ACTIVATE                                                        0x00000000


	/**
	@defgroup       IRQ2EVENT_LOW_0 IRQ2EVENT_LOW_0
	@ingroup        Register
	@param Address  0x00042100
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ2EVENT_LOW_0                                                                    0x00042100
#define PNIP_REG_IRQ2EVENT_LOW_0                                                                    0x00000448
#define PNIP_REG_IRQ2EVENT_LOW_0_RST__VAL                                                           0x00000000

	/**
	@defgroup       IRQ2EVENT_LOW_0__INT_STATUSCHANGE INT_STATUSCHANGE
	@ingroup        IRQ2EVENT_LOW_0
	@param Address  0x00042100
	@param Mask     0x00000001
	@param Shift    0
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_STATUSCHANGE                                              0x00000001
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_STATUSCHANGE                                              0
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_STATUSCHANGE                                              0x00000000

	/**
	@defgroup       IRQ2EVENT_LOW_0__INT_REQDONE_IRQ1_2 INT_REQDONE_IRQ1_2
	@ingroup        IRQ2EVENT_LOW_0
	@param Address  0x00042100
	@param Mask     0x00000002
	@param Shift    1
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ2EVENT_LOW_0__MSK_INT_REQDONE_IRQ1_2                                         0x00000002
#define PNIP_R3_REG_IRQ2EVENT_LOW_0_SHFT_INT_REQDONE_IRQ1_2                                         1
#define PNIP_R3_REG_IRQ2EVENT_LOW_0_RSTV_INT_REQDONE_IRQ1_2                                         0x00000000

	/**
	@defgroup       IRQ2EVENT_LOW_0__INT_REQDONE_IFA_2 INT_REQDONE_IFA_2
	@ingroup        IRQ2EVENT_LOW_0
	@param Address  0x00042100
	@param Mask     0x00000002
	@param Shift    1
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == 1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R1_REG_IRQ2EVENT_LOW_0__MSK_INT_REQDONE_IFA_2                                          0x00000002
#define PNIP_R1_REG_IRQ2EVENT_LOW_0_SHFT_INT_REQDONE_IFA_2                                          1
#define PNIP_R1_REG_IRQ2EVENT_LOW_0_RSTV_INT_REQDONE_IFA_2                                          0x00000000

	/**
	@defgroup       IRQ2EVENT_LOW_0__INT_REQDONE_IRQ2_2 INT_REQDONE_IRQ2_2
	@ingroup        IRQ2EVENT_LOW_0
	@param Address  0x00042100
	@param Mask     0x00000004
	@param Shift    2
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ2EVENT_LOW_0__MSK_INT_REQDONE_IRQ2_2                                         0x00000004
#define PNIP_R3_REG_IRQ2EVENT_LOW_0_SHFT_INT_REQDONE_IRQ2_2                                         2
#define PNIP_R3_REG_IRQ2EVENT_LOW_0_RSTV_INT_REQDONE_IRQ2_2                                         0x00000000

	/**
	@defgroup       IRQ2EVENT_LOW_0__INT_REQDONE_IFB_2 INT_REQDONE_IFB_2
	@ingroup        IRQ2EVENT_LOW_0
	@param Address  0x00042100
	@param Mask     0x00000004
	@param Shift    2
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == 1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R1_REG_IRQ2EVENT_LOW_0__MSK_INT_REQDONE_IFB_2                                          0x00000004
#define PNIP_R1_REG_IRQ2EVENT_LOW_0_SHFT_INT_REQDONE_IFB_2                                          2
#define PNIP_R1_REG_IRQ2EVENT_LOW_0_RSTV_INT_REQDONE_IFB_2                                          0x00000000

	/**
	@defgroup       IRQ2EVENT_LOW_0__INT_ARCVCMD_DONE INT_ARCVCMD_DONE
	@ingroup        IRQ2EVENT_LOW_0
	@param Address  0x00042100
	@param Mask     0x00000008
	@param Shift    3
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_ARCVCMD_DONE                                              0x00000008
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_ARCVCMD_DONE                                              3
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_ARCVCMD_DONE                                              0x00000000

	/**
	@defgroup       IRQ2EVENT_LOW_0__INT_ASNDCMD_DONE INT_ASNDCMD_DONE
	@ingroup        IRQ2EVENT_LOW_0
	@param Address  0x00042100
	@param Mask     0x00000010
	@param Shift    4
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_ASNDCMD_DONE                                              0x00000010
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_ASNDCMD_DONE                                              4
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_ASNDCMD_DONE                                              0x00000000

	/**
	@defgroup       IRQ2EVENT_LOW_0__INT_CPMCMD_DONE INT_CPMCMD_DONE
	@ingroup        IRQ2EVENT_LOW_0
	@param Address  0x00042100
	@param Mask     0x00000020
	@param Shift    5
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_CPMCMD_DONE                                               0x00000020
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_CPMCMD_DONE                                               5
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_CPMCMD_DONE                                               0x00000000

	/**
	@defgroup       IRQ2EVENT_LOW_0__INT_PPMCMD_DONE INT_PPMCMD_DONE
	@ingroup        IRQ2EVENT_LOW_0
	@param Address  0x00042100
	@param Mask     0x00000040
	@param Shift    6
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_PPMCMD_DONE                                               0x00000040
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_PPMCMD_DONE                                               6
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_PPMCMD_DONE                                               0x00000000

	/**
	@defgroup       IRQ2EVENT_LOW_0__INT_PACKCMD_DONE INT_PACKCMD_DONE
	@ingroup        IRQ2EVENT_LOW_0
	@param Address  0x00042100
	@param Mask     0x00000080
	@param Shift    7
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_PACKCMD_DONE                                              0x00000080
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_PACKCMD_DONE                                              7
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_PACKCMD_DONE                                              0x00000000

	/**
	@defgroup       IRQ2EVENT_LOW_0__INT_SYNCCMD_DONE INT_SYNCCMD_DONE
	@ingroup        IRQ2EVENT_LOW_0
	@param Address  0x00042100
	@param Mask     0x00000100
	@param Shift    8
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_SYNCCMD_DONE                                              0x00000100
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_SYNCCMD_DONE                                              8
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_SYNCCMD_DONE                                              0x00000000

	/**
	@defgroup       IRQ2EVENT_LOW_0__INT_FDBCMD_DONE INT_FDBCMD_DONE
	@ingroup        IRQ2EVENT_LOW_0
	@param Address  0x00042100
	@param Mask     0x00000200
	@param Shift    9
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_FDBCMD_DONE                                               0x00000200
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_FDBCMD_DONE                                               9
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_FDBCMD_DONE                                               0x00000000

	/**
	@defgroup       IRQ2EVENT_LOW_0__INT_VLANCMD_DONE INT_VLANCMD_DONE
	@ingroup        IRQ2EVENT_LOW_0
	@param Address  0x00042100
	@param Mask     0x00000400
	@param Shift    10
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_VLANCMD_DONE                                              0x00000400
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_VLANCMD_DONE                                              10
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_VLANCMD_DONE                                              0x00000000

	/**
	@defgroup       IRQ2EVENT_LOW_0__INT_FILTERCMD_DONE INT_FILTERCMD_DONE
	@ingroup        IRQ2EVENT_LOW_0
	@param Address  0x00042100
	@param Mask     0x00000800
	@param Shift    11
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_FILTERCMD_DONE                                            0x00000800
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_FILTERCMD_DONE                                            11
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_FILTERCMD_DONE                                            0x00000000

	/**
	@defgroup       IRQ2EVENT_LOW_0__INT_PPM_TXD_UNDERRUN INT_PPM_TXD_UNDERRUN
	@ingroup        IRQ2EVENT_LOW_0
	@param Address  0x00042100
	@param Mask     0x00001000
	@param Shift    12
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  <= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ2EVENT_LOW_0__MSK_INT_PPM_TXD_UNDERRUN                                       0x00001000
#define PNIP_R3_REG_IRQ2EVENT_LOW_0_SHFT_INT_PPM_TXD_UNDERRUN                                       12
#define PNIP_R3_REG_IRQ2EVENT_LOW_0_RSTV_INT_PPM_TXD_UNDERRUN                                       0x00000000

	/**
	@defgroup       IRQ2EVENT_LOW_0__INT_MAC_ERR INT_MAC_ERR
	@ingroup        IRQ2EVENT_LOW_0
	@param Address  0x00042100
	@param Mask     0x00002000
	@param Shift    13
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_MAC_ERR                                                   0x00002000
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_MAC_ERR                                                   13
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_MAC_ERR                                                   0x00000000

	/**
	@defgroup       IRQ2EVENT_LOW_0__INT_REQQUEUE_ERR INT_REQQUEUE_ERR
	@ingroup        IRQ2EVENT_LOW_0
	@param Address  0x00042100
	@param Mask     0x00004000
	@param Shift    14
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_REQQUEUE_ERR                                              0x00004000
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_REQQUEUE_ERR                                              14
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_REQQUEUE_ERR                                              0x00000000

	/**
	@defgroup       IRQ2EVENT_LOW_0__INT_CPM_ERR INT_CPM_ERR
	@ingroup        IRQ2EVENT_LOW_0
	@param Address  0x00042100
	@param Mask     0x00008000
	@param Shift    15
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_CPM_ERR                                                   0x00008000
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_CPM_ERR                                                   15
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_CPM_ERR                                                   0x00000000

	/**
	@defgroup       IRQ2EVENT_LOW_0__INT_PPM_ERR INT_PPM_ERR
	@ingroup        IRQ2EVENT_LOW_0
	@param Address  0x00042100
	@param Mask     0x00010000
	@param Shift    16
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_PPM_ERR                                                   0x00010000
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_PPM_ERR                                                   16
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_PPM_ERR                                                   0x00000000

	/**
	@defgroup       IRQ2EVENT_LOW_0__INT_PACK_ERR INT_PACK_ERR
	@ingroup        IRQ2EVENT_LOW_0
	@param Address  0x00042100
	@param Mask     0x00020000
	@param Shift    17
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_PACK_ERR                                                  0x00020000
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_PACK_ERR                                                  17
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_PACK_ERR                                                  0x00000000

	/**
	@defgroup       IRQ2EVENT_LOW_0__INT_IRT_DELAYSTATUS INT_IRT_DELAYSTATUS
	@ingroup        IRQ2EVENT_LOW_0
	@param Address  0x00042100
	@param Mask     0x00040000
	@param Shift    18
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_IRT_DELAYSTATUS                                           0x00040000
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_IRT_DELAYSTATUS                                           18
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_IRT_DELAYSTATUS                                           0x00000000

	/**
	@defgroup       IRQ2EVENT_LOW_0__INT_FRAGFAULT INT_FRAGFAULT
	@ingroup        IRQ2EVENT_LOW_0
	@param Address  0x00042100
	@param Mask     0x00080000
	@param Shift    19
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_FRAGFAULT                                                 0x00080000
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_FRAGFAULT                                                 19
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_FRAGFAULT                                                 0x00000000

	/**
	@defgroup       IRQ2EVENT_LOW_0__INT_PHASETRANSFERERROR INT_PHASETRANSFERERROR
	@ingroup        IRQ2EVENT_LOW_0
	@param Address  0x00042100
	@param Mask     0x00100000
	@param Shift    20
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_PHASETRANSFERERROR                                        0x00100000
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_PHASETRANSFERERROR                                        20
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_PHASETRANSFERERROR                                        0x00000000

	/**
	@defgroup       IRQ2EVENT_LOW_0__INT_PHASECROSSED INT_PHASECROSSED
	@ingroup        IRQ2EVENT_LOW_0
	@param Address  0x00042100
	@param Mask     0x00200000
	@param Shift    21
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_PHASECROSSED                                              0x00200000
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_PHASECROSSED                                              21
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_PHASECROSSED                                              0x00000000

	/**
	@defgroup       IRQ2EVENT_LOW_0__INT_PPM_LIFETIME_ERR INT_PPM_LIFETIME_ERR
	@ingroup        IRQ2EVENT_LOW_0
	@param Address  0x00042100
	@param Mask     0x00400000
	@param Shift    22
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ2EVENT_LOW_0__MSK_INT_PPM_LIFETIME_ERR                                       0x00400000
#define PNIP_R3_REG_IRQ2EVENT_LOW_0_SHFT_INT_PPM_LIFETIME_ERR                                       22
#define PNIP_R3_REG_IRQ2EVENT_LOW_0_RSTV_INT_PPM_LIFETIME_ERR                                       0x00000000

	/**
	@defgroup       IRQ2EVENT_LOW_0__INT_PPM_SEQID_ERR INT_PPM_SEQID_ERR
	@ingroup        IRQ2EVENT_LOW_0
	@param Address  0x00042100
	@param Mask     0x00800000
	@param Shift    23
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ2EVENT_LOW_0__MSK_INT_PPM_SEQID_ERR                                          0x00800000
#define PNIP_R3_REG_IRQ2EVENT_LOW_0_SHFT_INT_PPM_SEQID_ERR                                          23
#define PNIP_R3_REG_IRQ2EVENT_LOW_0_RSTV_INT_PPM_SEQID_ERR                                          0x00000000

	/**
	@defgroup       IRQ2EVENT_LOW_0__INT_QCW_EMPTY INT_QCW_EMPTY
	@ingroup        IRQ2EVENT_LOW_0
	@param Address  0x00042100
	@param Mask     0x01000000
	@param Shift    24
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_QCW_EMPTY                                                 0x01000000
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_QCW_EMPTY                                                 24
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_QCW_EMPTY                                                 0x00000000

	/**
	@defgroup       IRQ2EVENT_LOW_0__INT_HOL_EXPIRED_IFA INT_HOL_EXPIRED_IFA
	@ingroup        IRQ2EVENT_LOW_0
	@param Address  0x00042100
	@param Mask     0x02000000
	@param Shift    25
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_HOL_EXPIRED_IFA                                           0x02000000
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_HOL_EXPIRED_IFA                                           25
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_HOL_EXPIRED_IFA                                           0x00000000

	/**
	@defgroup       IRQ2EVENT_LOW_0__INT_HOL_EXPIRED_IFB INT_HOL_EXPIRED_IFB
	@ingroup        IRQ2EVENT_LOW_0
	@param Address  0x00042100
	@param Mask     0x04000000
	@param Shift    26
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_IRQ2EVENT_LOW_0__MSK_INT_HOL_EXPIRED_IFB                                        0x04000000
#define PNIP_R2_REG_IRQ2EVENT_LOW_0_SHFT_INT_HOL_EXPIRED_IFB                                        26
#define PNIP_R2_REG_IRQ2EVENT_LOW_0_RSTV_INT_HOL_EXPIRED_IFB                                        0x00000000

	/**
	@defgroup       IRQ2EVENT_LOW_0__INT_FILL_LEVEL_OVERRUN INT_FILL_LEVEL_OVERRUN
	@ingroup        IRQ2EVENT_LOW_0
	@param Address  0x00042100
	@param Mask     0x04000000
	@param Shift    26
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ2EVENT_LOW_0__MSK_INT_FILL_LEVEL_OVERRUN                                     0x04000000
#define PNIP_R3_REG_IRQ2EVENT_LOW_0_SHFT_INT_FILL_LEVEL_OVERRUN                                     26
#define PNIP_R3_REG_IRQ2EVENT_LOW_0_RSTV_INT_FILL_LEVEL_OVERRUN                                     0x00000000

	/**
	@defgroup       IRQ2EVENT_LOW_0__INT_HOL_EXPIRED_PA INT_HOL_EXPIRED_PA
	@ingroup        IRQ2EVENT_LOW_0
	@param Address  0x00042100
	@param Mask     0x08000000
	@param Shift    27
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_HOL_EXPIRED_PA                                            0x08000000
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_HOL_EXPIRED_PA                                            27
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_HOL_EXPIRED_PA                                            0x00000000

	/**
	@defgroup       IRQ2EVENT_LOW_0__INT_HOL_EXPIRED_PB INT_HOL_EXPIRED_PB
	@ingroup        IRQ2EVENT_LOW_0
	@param Address  0x00042100
	@param Mask     0x10000000
	@param Shift    28
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_IRQ2EVENT_LOW_0__MSK_INT_HOL_EXPIRED_PB                                         0x10000000
#define PNIP_R2_REG_IRQ2EVENT_LOW_0_SHFT_INT_HOL_EXPIRED_PB                                         28
#define PNIP_R2_REG_IRQ2EVENT_LOW_0_RSTV_INT_HOL_EXPIRED_PB                                         0x00000000

	/**
	@defgroup       IRQ2EVENT_LOW_0__INT_FILL_LEVEL_NORMALRUN INT_FILL_LEVEL_NORMALRUN
	@ingroup        IRQ2EVENT_LOW_0
	@param Address  0x00042100
	@param Mask     0x10000000
	@param Shift    28
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ2EVENT_LOW_0__MSK_INT_FILL_LEVEL_NORMALRUN                                   0x10000000
#define PNIP_R3_REG_IRQ2EVENT_LOW_0_SHFT_INT_FILL_LEVEL_NORMALRUN                                   28
#define PNIP_R3_REG_IRQ2EVENT_LOW_0_RSTV_INT_FILL_LEVEL_NORMALRUN                                   0x00000000

	/**
	@defgroup       IRQ2EVENT_LOW_0__INT_FRAMEAGING_EXPIRED INT_FRAMEAGING_EXPIRED
	@ingroup        IRQ2EVENT_LOW_0
	@param Address  0x00042100
	@param Mask     0x20000000
	@param Shift    29
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_FRAMEAGING_EXPIRED                                        0x20000000
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_FRAMEAGING_EXPIRED                                        29
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_FRAMEAGING_EXPIRED                                        0x00000000

	/**
	@defgroup       IRQ2EVENT_LOW_0__INT_INBOUND_LATE_ERR INT_INBOUND_LATE_ERR
	@ingroup        IRQ2EVENT_LOW_0
	@param Address  0x00042100
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_LOW_0__MSK_INT_INBOUND_LATE_ERR                                          0x80000000
#define PNIP_REG_IRQ2EVENT_LOW_0_SHFT_INT_INBOUND_LATE_ERR                                          31
#define PNIP_REG_IRQ2EVENT_LOW_0_RSTV_INT_INBOUND_LATE_ERR                                          0x00000000


	/**
	@defgroup       IRQ2EVENT_MID_0 IRQ2EVENT_MID_0
	@ingroup        Register
	@param Address  0x00042104
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ2EVENT_MID_0                                                                    0x00042104
#define PNIP_REG_IRQ2EVENT_MID_0                                                                    0x0000044C
#define PNIP_REG_IRQ2EVENT_MID_0_RST__VAL                                                           0x00000000

	/**
	@defgroup       IRQ2EVENT_MID_0__INT_APIFILTER_ERR INT_APIFILTER_ERR
	@ingroup        IRQ2EVENT_MID_0
	@param Address  0x00042104
	@param Mask     0x00000001
	@param Shift    0
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_MID_0__MSK_INT_APIFILTER_ERR                                             0x00000001
#define PNIP_REG_IRQ2EVENT_MID_0_SHFT_INT_APIFILTER_ERR                                             0
#define PNIP_REG_IRQ2EVENT_MID_0_RSTV_INT_APIFILTER_ERR                                             0x00000000

	/**
	@defgroup       IRQ2EVENT_MID_0__INT_ACYC_RCV_IFA_2 INT_ACYC_RCV_IFA_2
	@ingroup        IRQ2EVENT_MID_0
	@param Address  0x00042104
	@param Mask     0x00000004
	@param Shift    2
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_MID_0__MSK_INT_ACYC_RCV_IFA_2                                            0x00000004
#define PNIP_REG_IRQ2EVENT_MID_0_SHFT_INT_ACYC_RCV_IFA_2                                            2
#define PNIP_REG_IRQ2EVENT_MID_0_RSTV_INT_ACYC_RCV_IFA_2                                            0x00000000

	/**
	@defgroup       IRQ2EVENT_MID_0__INT_ACYC_SND_IFA_2 INT_ACYC_SND_IFA_2
	@ingroup        IRQ2EVENT_MID_0
	@param Address  0x00042104
	@param Mask     0x00000008
	@param Shift    3
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_MID_0__MSK_INT_ACYC_SND_IFA_2                                            0x00000008
#define PNIP_REG_IRQ2EVENT_MID_0_SHFT_INT_ACYC_SND_IFA_2                                            3
#define PNIP_REG_IRQ2EVENT_MID_0_RSTV_INT_ACYC_SND_IFA_2                                            0x00000000

	/**
	@defgroup       IRQ2EVENT_MID_0__INT_ACYC_RCV_IFB_2 INT_ACYC_RCV_IFB_2
	@ingroup        IRQ2EVENT_MID_0
	@param Address  0x00042104
	@param Mask     0x00000010
	@param Shift    4
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_MID_0__MSK_INT_ACYC_RCV_IFB_2                                            0x00000010
#define PNIP_REG_IRQ2EVENT_MID_0_SHFT_INT_ACYC_RCV_IFB_2                                            4
#define PNIP_REG_IRQ2EVENT_MID_0_RSTV_INT_ACYC_RCV_IFB_2                                            0x00000000

	/**
	@defgroup       IRQ2EVENT_MID_0__INT_ACYC_RCV_HIGH_2 INT_ACYC_RCV_HIGH_2
	@ingroup        IRQ2EVENT_MID_0
	@param Address  0x00042104
	@param Mask     0x00000010
	@param Shift    4
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_MID_0__MSK_INT_ACYC_RCV_HIGH_2                                           0x00000010
#define PNIP_REG_IRQ2EVENT_MID_0_SHFT_INT_ACYC_RCV_HIGH_2                                           4
#define PNIP_REG_IRQ2EVENT_MID_0_RSTV_INT_ACYC_RCV_HIGH_2                                           0x00000000

	/**
	@defgroup       IRQ2EVENT_MID_0__INT_ACYC_SND_IFB_2 INT_ACYC_SND_IFB_2
	@ingroup        IRQ2EVENT_MID_0
	@param Address  0x00042104
	@param Mask     0x00000020
	@param Shift    5
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_MID_0__MSK_INT_ACYC_SND_IFB_2                                            0x00000020
#define PNIP_REG_IRQ2EVENT_MID_0_SHFT_INT_ACYC_SND_IFB_2                                            5
#define PNIP_REG_IRQ2EVENT_MID_0_RSTV_INT_ACYC_SND_IFB_2                                            0x00000000

	/**
	@defgroup       IRQ2EVENT_MID_0__INT_ACYC_SND_HIGH_2 INT_ACYC_SND_HIGH_2
	@ingroup        IRQ2EVENT_MID_0
	@param Address  0x00042104
	@param Mask     0x00000020
	@param Shift    5
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_MID_0__MSK_INT_ACYC_SND_HIGH_2                                           0x00000020
#define PNIP_REG_IRQ2EVENT_MID_0_SHFT_INT_ACYC_SND_HIGH_2                                           5
#define PNIP_REG_IRQ2EVENT_MID_0_RSTV_INT_ACYC_SND_HIGH_2                                           0x00000000

	/**
	@defgroup       IRQ2EVENT_MID_0__INT_ACYC_RCV_ERR INT_ACYC_RCV_ERR
	@ingroup        IRQ2EVENT_MID_0
	@param Address  0x00042104
	@param Mask     0x00000040
	@param Shift    6
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_MID_0__MSK_INT_ACYC_RCV_ERR                                              0x00000040
#define PNIP_REG_IRQ2EVENT_MID_0_SHFT_INT_ACYC_RCV_ERR                                              6
#define PNIP_REG_IRQ2EVENT_MID_0_RSTV_INT_ACYC_RCV_ERR                                              0x00000000

	/**
	@defgroup       IRQ2EVENT_MID_0__INT_ACYC_SND_ERR INT_ACYC_SND_ERR
	@ingroup        IRQ2EVENT_MID_0
	@param Address  0x00042104
	@param Mask     0x00000080
	@param Shift    7
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_MID_0__MSK_INT_ACYC_SND_ERR                                              0x00000080
#define PNIP_REG_IRQ2EVENT_MID_0_SHFT_INT_ACYC_SND_ERR                                              7
#define PNIP_REG_IRQ2EVENT_MID_0_RSTV_INT_ACYC_SND_ERR                                              0x00000000

	/**
	@defgroup       IRQ2EVENT_MID_0__INT_CPM_OUTDATASTART INT_CPM_OUTDATASTART
	@ingroup        IRQ2EVENT_MID_0
	@param Address  0x00042104
	@param Mask     0x00000200
	@param Shift    9
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_IRQ2EVENT_MID_0__MSK_INT_CPM_OUTDATASTART                                       0x00000200
#define PNIP_R2_REG_IRQ2EVENT_MID_0_SHFT_INT_CPM_OUTDATASTART                                       9
#define PNIP_R2_REG_IRQ2EVENT_MID_0_RSTV_INT_CPM_OUTDATASTART                                       0x00000000

	/**
	@defgroup       IRQ2EVENT_MID_0__INT_TSB_NBUF_OVERRUN_ERR_IFA INT_TSB_NBUF_OVERRUN_ERR_IFA
	@ingroup        IRQ2EVENT_MID_0
	@param Address  0x00042104
	@param Mask     0x00000200
	@param Shift    9
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ2EVENT_MID_0__MSK_INT_TSB_NBUF_OVERRUN_ERR_IFA                               0x00000200
#define PNIP_R3_REG_IRQ2EVENT_MID_0_SHFT_INT_TSB_NBUF_OVERRUN_ERR_IFA                               9
#define PNIP_R3_REG_IRQ2EVENT_MID_0_RSTV_INT_TSB_NBUF_OVERRUN_ERR_IFA                               0x00000000

	/**
	@defgroup       IRQ2EVENT_MID_0__INT_CPM_OUTDATAVALID INT_CPM_OUTDATAVALID
	@ingroup        IRQ2EVENT_MID_0
	@param Address  0x00042104
	@param Mask     0x00000400
	@param Shift    10
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_IRQ2EVENT_MID_0__MSK_INT_CPM_OUTDATAVALID                                       0x00000400
#define PNIP_R2_REG_IRQ2EVENT_MID_0_SHFT_INT_CPM_OUTDATAVALID                                       10
#define PNIP_R2_REG_IRQ2EVENT_MID_0_RSTV_INT_CPM_OUTDATAVALID                                       0x00000000

	/**
	@defgroup       IRQ2EVENT_MID_0__INT_TSB_NBUF_OVERRUN_ERR_IFB INT_TSB_NBUF_OVERRUN_ERR_IFB
	@ingroup        IRQ2EVENT_MID_0
	@param Address  0x00042104
	@param Mask     0x00000400
	@param Shift    10
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ2EVENT_MID_0__MSK_INT_TSB_NBUF_OVERRUN_ERR_IFB                               0x00000400
#define PNIP_R3_REG_IRQ2EVENT_MID_0_SHFT_INT_TSB_NBUF_OVERRUN_ERR_IFB                               10
#define PNIP_R3_REG_IRQ2EVENT_MID_0_RSTV_INT_TSB_NBUF_OVERRUN_ERR_IFB                               0x00000000

	/**
	@defgroup       IRQ2EVENT_MID_0__INT_CPM_OUTDATAERR INT_CPM_OUTDATAERR
	@ingroup        IRQ2EVENT_MID_0
	@param Address  0x00042104
	@param Mask     0x00000800
	@param Shift    11
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_IRQ2EVENT_MID_0__MSK_INT_CPM_OUTDATAERR                                         0x00000800
#define PNIP_R2_REG_IRQ2EVENT_MID_0_SHFT_INT_CPM_OUTDATAERR                                         11
#define PNIP_R2_REG_IRQ2EVENT_MID_0_RSTV_INT_CPM_OUTDATAERR                                         0x00000000

	/**
	@defgroup       IRQ2EVENT_MID_0__INT_TSB_NOT_FINISHED_ERR_IFA INT_TSB_NOT_FINISHED_ERR_IFA
	@ingroup        IRQ2EVENT_MID_0
	@param Address  0x00042104
	@param Mask     0x00000800
	@param Shift    11
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ2EVENT_MID_0__MSK_INT_TSB_NOT_FINISHED_ERR_IFA                               0x00000800
#define PNIP_R3_REG_IRQ2EVENT_MID_0_SHFT_INT_TSB_NOT_FINISHED_ERR_IFA                               11
#define PNIP_R3_REG_IRQ2EVENT_MID_0_RSTV_INT_TSB_NOT_FINISHED_ERR_IFA                               0x00000000

	/**
	@defgroup       IRQ2EVENT_MID_0__INT_TSB_NOT_FINISHED_ERR_IFB INT_TSB_NOT_FINISHED_ERR_IFB
	@ingroup        IRQ2EVENT_MID_0
	@param Address  0x00042104
	@param Mask     0x00001000
	@param Shift    12
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ2EVENT_MID_0__MSK_INT_TSB_NOT_FINISHED_ERR_IFB                               0x00001000
#define PNIP_R3_REG_IRQ2EVENT_MID_0_SHFT_INT_TSB_NOT_FINISHED_ERR_IFB                               12
#define PNIP_R3_REG_IRQ2EVENT_MID_0_RSTV_INT_TSB_NOT_FINISHED_ERR_IFB                               0x00000000

	/**
	@defgroup       IRQ2EVENT_MID_0__INT_CPM_DMA_ERR INT_CPM_DMA_ERR
	@ingroup        IRQ2EVENT_MID_0
	@param Address  0x00042104
	@param Mask     0x00002000
	@param Shift    13
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_IRQ2EVENT_MID_0__MSK_INT_CPM_DMA_ERR                                            0x00002000
#define PNIP_R2_REG_IRQ2EVENT_MID_0_SHFT_INT_CPM_DMA_ERR                                            13
#define PNIP_R2_REG_IRQ2EVENT_MID_0_RSTV_INT_CPM_DMA_ERR                                            0x00000000

	/**
	@defgroup       IRQ2EVENT_MID_0__INT_CSCOREBOARD_CHANGED_IFA INT_CSCOREBOARD_CHANGED_IFA
	@ingroup        IRQ2EVENT_MID_0
	@param Address  0x00042104
	@param Mask     0x00004000
	@param Shift    14
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_MID_0__MSK_INT_CSCOREBOARD_CHANGED_IFA                                   0x00004000
#define PNIP_REG_IRQ2EVENT_MID_0_SHFT_INT_CSCOREBOARD_CHANGED_IFA                                   14
#define PNIP_REG_IRQ2EVENT_MID_0_RSTV_INT_CSCOREBOARD_CHANGED_IFA                                   0x00000000

	/**
	@defgroup       IRQ2EVENT_MID_0__INT_CSCOREBOARD_CHANGED_IFB INT_CSCOREBOARD_CHANGED_IFB
	@ingroup        IRQ2EVENT_MID_0
	@param Address  0x00042104
	@param Mask     0x00008000
	@param Shift    15
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_MID_0__MSK_INT_CSCOREBOARD_CHANGED_IFB                                   0x00008000
#define PNIP_REG_IRQ2EVENT_MID_0_SHFT_INT_CSCOREBOARD_CHANGED_IFB                                   15
#define PNIP_REG_IRQ2EVENT_MID_0_RSTV_INT_CSCOREBOARD_CHANGED_IFB                                   0x00000000

	/**
	@defgroup       IRQ2EVENT_MID_0__INT_PPM_NOT_FINISHED_IFA INT_PPM_NOT_FINISHED_IFA
	@ingroup        IRQ2EVENT_MID_0
	@param Address  0x00042104
	@param Mask     0x00010000
	@param Shift    16
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_MID_0__MSK_INT_PPM_NOT_FINISHED_IFA                                      0x00010000
#define PNIP_REG_IRQ2EVENT_MID_0_SHFT_INT_PPM_NOT_FINISHED_IFA                                      16
#define PNIP_REG_IRQ2EVENT_MID_0_RSTV_INT_PPM_NOT_FINISHED_IFA                                      0x00000000

	/**
	@defgroup       IRQ2EVENT_MID_0__INT_PPM_NOT_FINISHED_IFB INT_PPM_NOT_FINISHED_IFB
	@ingroup        IRQ2EVENT_MID_0
	@param Address  0x00042104
	@param Mask     0x00020000
	@param Shift    17
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_MID_0__MSK_INT_PPM_NOT_FINISHED_IFB                                      0x00020000
#define PNIP_REG_IRQ2EVENT_MID_0_SHFT_INT_PPM_NOT_FINISHED_IFB                                      17
#define PNIP_REG_IRQ2EVENT_MID_0_RSTV_INT_PPM_NOT_FINISHED_IFB                                      0x00000000

	/**
	@defgroup       IRQ2EVENT_MID_0__INT_PPM_HOL_NOT_EMPTY_IFA INT_PPM_HOL_NOT_EMPTY_IFA
	@ingroup        IRQ2EVENT_MID_0
	@param Address  0x00042104
	@param Mask     0x00040000
	@param Shift    18
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_MID_0__MSK_INT_PPM_HOL_NOT_EMPTY_IFA                                     0x00040000
#define PNIP_REG_IRQ2EVENT_MID_0_SHFT_INT_PPM_HOL_NOT_EMPTY_IFA                                     18
#define PNIP_REG_IRQ2EVENT_MID_0_RSTV_INT_PPM_HOL_NOT_EMPTY_IFA                                     0x00000000

	/**
	@defgroup       IRQ2EVENT_MID_0__INT_PPM_HOL_NOT_EMPTY_IFB INT_PPM_HOL_NOT_EMPTY_IFB
	@ingroup        IRQ2EVENT_MID_0
	@param Address  0x00042104
	@param Mask     0x00080000
	@param Shift    19
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_MID_0__MSK_INT_PPM_HOL_NOT_EMPTY_IFB                                     0x00080000
#define PNIP_REG_IRQ2EVENT_MID_0_SHFT_INT_PPM_HOL_NOT_EMPTY_IFB                                     19
#define PNIP_REG_IRQ2EVENT_MID_0_RSTV_INT_PPM_HOL_NOT_EMPTY_IFB                                     0x00000000

	/**
	@defgroup       IRQ2EVENT_MID_0__INT_PPM_ACWLISTCREATION_NOT_FINISHED INT_PPM_ACWLISTCREATION_NOT_FINISHED
	@ingroup        IRQ2EVENT_MID_0
	@param Address  0x00042104
	@param Mask     0x00100000
	@param Shift    20
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ2EVENT_MID_0__MSK_INT_PPM_ACWLISTCREATION_NOT_FINISHED                       0x00100000
#define PNIP_R3_REG_IRQ2EVENT_MID_0_SHFT_INT_PPM_ACWLISTCREATION_NOT_FINISHED                       20
#define PNIP_R3_REG_IRQ2EVENT_MID_0_RSTV_INT_PPM_ACWLISTCREATION_NOT_FINISHED                       0x00000000

	/**
	@defgroup       IRQ2EVENT_MID_0__INT_PPM_DMA_ERR INT_PPM_DMA_ERR
	@ingroup        IRQ2EVENT_MID_0
	@param Address  0x00042104
	@param Mask     0x00200000
	@param Shift    21
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_IRQ2EVENT_MID_0__MSK_INT_PPM_DMA_ERR                                            0x00200000
#define PNIP_R2_REG_IRQ2EVENT_MID_0_SHFT_INT_PPM_DMA_ERR                                            21
#define PNIP_R2_REG_IRQ2EVENT_MID_0_RSTV_INT_PPM_DMA_ERR                                            0x00000000

	/**
	@defgroup       IRQ2EVENT_MID_0__INT_PPM_FIRSTSEND_IFA INT_PPM_FIRSTSEND_IFA
	@ingroup        IRQ2EVENT_MID_0
	@param Address  0x00042104
	@param Mask     0x00400000
	@param Shift    22
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_MID_0__MSK_INT_PPM_FIRSTSEND_IFA                                         0x00400000
#define PNIP_REG_IRQ2EVENT_MID_0_SHFT_INT_PPM_FIRSTSEND_IFA                                         22
#define PNIP_REG_IRQ2EVENT_MID_0_RSTV_INT_PPM_FIRSTSEND_IFA                                         0x00000000

	/**
	@defgroup       IRQ2EVENT_MID_0__INT_PPM_FIRSTSEND_IFB INT_PPM_FIRSTSEND_IFB
	@ingroup        IRQ2EVENT_MID_0
	@param Address  0x00042104
	@param Mask     0x00800000
	@param Shift    23
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_MID_0__MSK_INT_PPM_FIRSTSEND_IFB                                         0x00800000
#define PNIP_REG_IRQ2EVENT_MID_0_SHFT_INT_PPM_FIRSTSEND_IFB                                         23
#define PNIP_REG_IRQ2EVENT_MID_0_RSTV_INT_PPM_FIRSTSEND_IFB                                         0x00000000

	/**
	@defgroup       IRQ2EVENT_MID_0__PN_EXT_IRQ_3_0 PN_EXT_IRQ_3_0
	@ingroup        IRQ2EVENT_MID_0
	@param Address  0x00042104
	@param Mask     0x0F000000
	@param Shift    24
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_MID_0__MSK_PN_EXT_IRQ_3_0                                                0x0F000000
#define PNIP_REG_IRQ2EVENT_MID_0_SHFT_PN_EXT_IRQ_3_0                                                24
#define PNIP_REG_IRQ2EVENT_MID_0_RSTV_PN_EXT_IRQ_3_0                                                0x00000000

	/**
	@defgroup       IRQ2EVENT_MID_0__EVENT_BITS_63_60 EVENT_BITS_63_60
	@ingroup        IRQ2EVENT_MID_0
	@param Address  0x00042104
	@param Mask     0xF0000000
	@param Shift    28
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_MID_0__MSK_EVENT_BITS_63_60                                              0xF0000000
#define PNIP_REG_IRQ2EVENT_MID_0_SHFT_EVENT_BITS_63_60                                              28
#define PNIP_REG_IRQ2EVENT_MID_0_RSTV_EVENT_BITS_63_60                                              0x00000000


	/**
	@defgroup       IRQ2EVENT_HIGH_0 IRQ2EVENT_HIGH_0
	@ingroup        Register
	@param Address  0x00042108
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ2EVENT_HIGH_0                                                                   0x00042108
#define PNIP_REG_IRQ2EVENT_HIGH_0                                                                   0x00000450
#define PNIP_REG_IRQ2EVENT_HIGH_0_RST__VAL                                                          0x00000000

	/**
	@defgroup       IRQ2EVENT_HIGH_0__INT_PLL_IN_A INT_PLL_IN_A
	@ingroup        IRQ2EVENT_HIGH_0
	@param Address  0x00042108
	@param Mask     0x00000001
	@param Shift    0
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_HIGH_0__MSK_INT_PLL_IN_A                                                 0x00000001
#define PNIP_REG_IRQ2EVENT_HIGH_0_SHFT_INT_PLL_IN_A                                                 0
#define PNIP_REG_IRQ2EVENT_HIGH_0_RSTV_INT_PLL_IN_A                                                 0x00000000

	/**
	@defgroup       IRQ2EVENT_HIGH_0__INT_PLL_IN_B INT_PLL_IN_B
	@ingroup        IRQ2EVENT_HIGH_0
	@param Address  0x00042108
	@param Mask     0x00000002
	@param Shift    1
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_HIGH_0__MSK_INT_PLL_IN_B                                                 0x00000002
#define PNIP_REG_IRQ2EVENT_HIGH_0_SHFT_INT_PLL_IN_B                                                 1
#define PNIP_REG_IRQ2EVENT_HIGH_0_RSTV_INT_PLL_IN_B                                                 0x00000000

	/**
	@defgroup       IRQ2EVENT_HIGH_0__INT_PLL_IN_TIME INT_PLL_IN_TIME
	@ingroup        IRQ2EVENT_HIGH_0
	@param Address  0x00042108
	@param Mask     0x00000004
	@param Shift    2
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_HIGH_0__MSK_INT_PLL_IN_TIME                                              0x00000004
#define PNIP_REG_IRQ2EVENT_HIGH_0_SHFT_INT_PLL_IN_TIME                                              2
#define PNIP_REG_IRQ2EVENT_HIGH_0_RSTV_INT_PLL_IN_TIME                                              0x00000000

	/**
	@defgroup       IRQ2EVENT_HIGH_0__INT_PLL0 INT_PLL0
	@ingroup        IRQ2EVENT_HIGH_0
	@param Address  0x00042108
	@param Mask     0x00000008
	@param Shift    3
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_HIGH_0__MSK_INT_PLL0                                                     0x00000008
#define PNIP_REG_IRQ2EVENT_HIGH_0_SHFT_INT_PLL0                                                     3
#define PNIP_REG_IRQ2EVENT_HIGH_0_RSTV_INT_PLL0                                                     0x00000000

	/**
	@defgroup       IRQ2EVENT_HIGH_0__INT_PLL1 INT_PLL1
	@ingroup        IRQ2EVENT_HIGH_0
	@param Address  0x00042108
	@param Mask     0x00000010
	@param Shift    4
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_HIGH_0__MSK_INT_PLL1                                                     0x00000010
#define PNIP_REG_IRQ2EVENT_HIGH_0_SHFT_INT_PLL1                                                     4
#define PNIP_REG_IRQ2EVENT_HIGH_0_RSTV_INT_PLL1                                                     0x00000000

	/**
	@defgroup       IRQ2EVENT_HIGH_0__INT_PLL2 INT_PLL2
	@ingroup        IRQ2EVENT_HIGH_0
	@param Address  0x00042108
	@param Mask     0x00000020
	@param Shift    5
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_HIGH_0__MSK_INT_PLL2                                                     0x00000020
#define PNIP_REG_IRQ2EVENT_HIGH_0_SHFT_INT_PLL2                                                     5
#define PNIP_REG_IRQ2EVENT_HIGH_0_RSTV_INT_PLL2                                                     0x00000000

	/**
	@defgroup       IRQ2EVENT_HIGH_0__INT_PLL3 INT_PLL3
	@ingroup        IRQ2EVENT_HIGH_0
	@param Address  0x00042108
	@param Mask     0x00000040
	@param Shift    6
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_HIGH_0__MSK_INT_PLL3                                                     0x00000040
#define PNIP_REG_IRQ2EVENT_HIGH_0_SHFT_INT_PLL3                                                     6
#define PNIP_REG_IRQ2EVENT_HIGH_0_RSTV_INT_PLL3                                                     0x00000000

	/**
	@defgroup       IRQ2EVENT_HIGH_0__INT_PLL4 INT_PLL4
	@ingroup        IRQ2EVENT_HIGH_0
	@param Address  0x00042108
	@param Mask     0x00000080
	@param Shift    7
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_HIGH_0__MSK_INT_PLL4                                                     0x00000080
#define PNIP_REG_IRQ2EVENT_HIGH_0_SHFT_INT_PLL4                                                     7
#define PNIP_REG_IRQ2EVENT_HIGH_0_RSTV_INT_PLL4                                                     0x00000000

	/**
	@defgroup       IRQ2EVENT_HIGH_0__INT_PLL5 INT_PLL5
	@ingroup        IRQ2EVENT_HIGH_0
	@param Address  0x00042108
	@param Mask     0x00000100
	@param Shift    8
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_HIGH_0__MSK_INT_PLL5                                                     0x00000100
#define PNIP_REG_IRQ2EVENT_HIGH_0_SHFT_INT_PLL5                                                     8
#define PNIP_REG_IRQ2EVENT_HIGH_0_RSTV_INT_PLL5                                                     0x00000000

	/**
	@defgroup       IRQ2EVENT_HIGH_0__INT_PLL6 INT_PLL6
	@ingroup        IRQ2EVENT_HIGH_0
	@param Address  0x00042108
	@param Mask     0x00000200
	@param Shift    9
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_HIGH_0__MSK_INT_PLL6                                                     0x00000200
#define PNIP_REG_IRQ2EVENT_HIGH_0_SHFT_INT_PLL6                                                     9
#define PNIP_REG_IRQ2EVENT_HIGH_0_RSTV_INT_PLL6                                                     0x00000000

	/**
	@defgroup       IRQ2EVENT_HIGH_0__INT_PLL7 INT_PLL7
	@ingroup        IRQ2EVENT_HIGH_0
	@param Address  0x00042108
	@param Mask     0x00000400
	@param Shift    10
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_HIGH_0__MSK_INT_PLL7                                                     0x00000400
#define PNIP_REG_IRQ2EVENT_HIGH_0_SHFT_INT_PLL7                                                     10
#define PNIP_REG_IRQ2EVENT_HIGH_0_RSTV_INT_PLL7                                                     0x00000000

	/**
	@defgroup       IRQ2EVENT_HIGH_0__INT_PLL8 INT_PLL8
	@ingroup        IRQ2EVENT_HIGH_0
	@param Address  0x00042108
	@param Mask     0x00000800
	@param Shift    11
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_HIGH_0__MSK_INT_PLL8                                                     0x00000800
#define PNIP_REG_IRQ2EVENT_HIGH_0_SHFT_INT_PLL8                                                     11
#define PNIP_REG_IRQ2EVENT_HIGH_0_RSTV_INT_PLL8                                                     0x00000000

	/**
	@defgroup       IRQ2EVENT_HIGH_0__INT_PLL9 INT_PLL9
	@ingroup        IRQ2EVENT_HIGH_0
	@param Address  0x00042108
	@param Mask     0x00001000
	@param Shift    12
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_HIGH_0__MSK_INT_PLL9                                                     0x00001000
#define PNIP_REG_IRQ2EVENT_HIGH_0_SHFT_INT_PLL9                                                     12
#define PNIP_REG_IRQ2EVENT_HIGH_0_RSTV_INT_PLL9                                                     0x00000000

	/**
	@defgroup       IRQ2EVENT_HIGH_0__INT_PTCP_WD INT_PTCP_WD
	@ingroup        IRQ2EVENT_HIGH_0
	@param Address  0x00042108
	@param Mask     0x00008000
	@param Shift    15
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_HIGH_0__MSK_INT_PTCP_WD                                                  0x00008000
#define PNIP_REG_IRQ2EVENT_HIGH_0_SHFT_INT_PTCP_WD                                                  15
#define PNIP_REG_IRQ2EVENT_HIGH_0_RSTV_INT_PTCP_WD                                                  0x00000000

	/**
	@defgroup       IRQ2EVENT_HIGH_0__INT_WD INT_WD
	@ingroup        IRQ2EVENT_HIGH_0
	@param Address  0x00042108
	@param Mask     0x00010000
	@param Shift    16
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_HIGH_0__MSK_INT_WD                                                       0x00010000
#define PNIP_REG_IRQ2EVENT_HIGH_0_SHFT_INT_WD                                                       16
#define PNIP_REG_IRQ2EVENT_HIGH_0_RSTV_INT_WD                                                       0x00000000

	/**
	@defgroup       IRQ2EVENT_HIGH_0__INT_TIMER_0 INT_TIMER_0
	@ingroup        IRQ2EVENT_HIGH_0
	@param Address  0x00042108
	@param Mask     0x00020000
	@param Shift    17
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_HIGH_0__MSK_INT_TIMER_0                                                  0x00020000
#define PNIP_REG_IRQ2EVENT_HIGH_0_SHFT_INT_TIMER_0                                                  17
#define PNIP_REG_IRQ2EVENT_HIGH_0_RSTV_INT_TIMER_0                                                  0x00000000

	/**
	@defgroup       IRQ2EVENT_HIGH_0__INT_TIMER_1 INT_TIMER_1
	@ingroup        IRQ2EVENT_HIGH_0
	@param Address  0x00042108
	@param Mask     0x00040000
	@param Shift    18
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_HIGH_0__MSK_INT_TIMER_1                                                  0x00040000
#define PNIP_REG_IRQ2EVENT_HIGH_0_SHFT_INT_TIMER_1                                                  18
#define PNIP_REG_IRQ2EVENT_HIGH_0_RSTV_INT_TIMER_1                                                  0x00000000

	/**
	@defgroup       IRQ2EVENT_HIGH_0__INT_TIMER_2 INT_TIMER_2
	@ingroup        IRQ2EVENT_HIGH_0
	@param Address  0x00042108
	@param Mask     0x00080000
	@param Shift    19
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_HIGH_0__MSK_INT_TIMER_2                                                  0x00080000
#define PNIP_REG_IRQ2EVENT_HIGH_0_SHFT_INT_TIMER_2                                                  19
#define PNIP_REG_IRQ2EVENT_HIGH_0_RSTV_INT_TIMER_2                                                  0x00000000

	/**
	@defgroup       IRQ2EVENT_HIGH_0__INT_I2C INT_I2C
	@ingroup        IRQ2EVENT_HIGH_0
	@param Address  0x00042108
	@param Mask     0x00100000
	@param Shift    20
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2EVENT_HIGH_0__MSK_INT_I2C                                                      0x00100000
#define PNIP_REG_IRQ2EVENT_HIGH_0_SHFT_INT_I2C                                                      20
#define PNIP_REG_IRQ2EVENT_HIGH_0_RSTV_INT_I2C                                                      0x00000000


	/**
	@defgroup       IRQ2MASK_LOW_0 IRQ2MASK_LOW_0
	@ingroup        Register
	@param Address  0x0004210C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ2MASK_LOW_0                                                                     0x0004210C
#define PNIP_REG_IRQ2MASK_LOW_0                                                                     0x00000454
#define PNIP_REG_IRQ2MASK_LOW_0_RST__VAL                                                            0xFFFFFFFF

	/**
	@defgroup       IRQ2MASK_LOW_0__MASK_BITS_31_0 MASK_BITS_31_0
	@ingroup        IRQ2MASK_LOW_0
	@param Address  0x0004210C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0xFFFFFFFF
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2MASK_LOW_0__MSK_MASK_BITS_31_0                                                 0xFFFFFFFF
#define PNIP_REG_IRQ2MASK_LOW_0_SHFT_MASK_BITS_31_0                                                 0
#define PNIP_REG_IRQ2MASK_LOW_0_RSTV_MASK_BITS_31_0                                                 0xFFFFFFFF


	/**
	@defgroup       IRQ2MASK_MID_0 IRQ2MASK_MID_0
	@ingroup        Register
	@param Address  0x00042110
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ2MASK_MID_0                                                                     0x00042110
#define PNIP_REG_IRQ2MASK_MID_0                                                                     0x00000458
#define PNIP_REG_IRQ2MASK_MID_0_RST__VAL                                                            0xFFFFFFFF

	/**
	@defgroup       IRQ2MASK_MID_0__MASK_BITS_63_32 MASK_BITS_63_32
	@ingroup        IRQ2MASK_MID_0
	@param Address  0x00042110
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0xFFFFFFFF
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2MASK_MID_0__MSK_MASK_BITS_63_32                                                0xFFFFFFFF
#define PNIP_REG_IRQ2MASK_MID_0_SHFT_MASK_BITS_63_32                                                0
#define PNIP_REG_IRQ2MASK_MID_0_RSTV_MASK_BITS_63_32                                                0xFFFFFFFF


	/**
	@defgroup       IRQ2MASK_HIGH_0 IRQ2MASK_HIGH_0
	@ingroup        Register
	@param Address  0x00042114
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ2MASK_HIGH_0                                                                    0x00042114
#define PNIP_REG_IRQ2MASK_HIGH_0                                                                    0x0000045C
#define PNIP_REG_IRQ2MASK_HIGH_0_RST__VAL                                                           0x003FFFFF

	/**
	@defgroup       IRQ2MASK_HIGH_0__MASK_BITS_85_64 MASK_BITS_85_64
	@ingroup        IRQ2MASK_HIGH_0
	@param Address  0x00042114
	@param Mask     0x003FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x003FFFFF
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2MASK_HIGH_0__MSK_MASK_BITS_85_64                                               0x003FFFFF
#define PNIP_REG_IRQ2MASK_HIGH_0_SHFT_MASK_BITS_85_64                                               0
#define PNIP_REG_IRQ2MASK_HIGH_0_RSTV_MASK_BITS_85_64                                               0x003FFFFF


	/**
	@defgroup       IRQ2_LOW_0 IRQ2_LOW_0
	@ingroup        Register
	@param Address  0x00042118
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ2_LOW_0                                                                         0x00042118
#define PNIP_REG_IRQ2_LOW_0                                                                         0x00000460
#define PNIP_REG_IRQ2_LOW_0_RST__VAL                                                                0x00000000

	/**
	@defgroup       IRQ2_LOW_0__IRQ_BITS_31_0 IRQ_BITS_31_0
	@ingroup        IRQ2_LOW_0
	@param Address  0x00042118
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2_LOW_0__MSK_IRQ_BITS_31_0                                                      0xFFFFFFFF
#define PNIP_REG_IRQ2_LOW_0_SHFT_IRQ_BITS_31_0                                                      0
#define PNIP_REG_IRQ2_LOW_0_RSTV_IRQ_BITS_31_0                                                      0x00000000


	/**
	@defgroup       IRQ2_MID_0 IRQ2_MID_0
	@ingroup        Register
	@param Address  0x0004211C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ2_MID_0                                                                         0x0004211C
#define PNIP_REG_IRQ2_MID_0                                                                         0x00000464
#define PNIP_REG_IRQ2_MID_0_RST__VAL                                                                0x00000000

	/**
	@defgroup       IRQ2_MID_0__IRQ_BITS_63_32 IRQ_BITS_63_32
	@ingroup        IRQ2_MID_0
	@param Address  0x0004211C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2_MID_0__MSK_IRQ_BITS_63_32                                                     0xFFFFFFFF
#define PNIP_REG_IRQ2_MID_0_SHFT_IRQ_BITS_63_32                                                     0
#define PNIP_REG_IRQ2_MID_0_RSTV_IRQ_BITS_63_32                                                     0x00000000


	/**
	@defgroup       IRQ2_HIGH_0 IRQ2_HIGH_0
	@ingroup        Register
	@param Address  0x00042120
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ2_HIGH_0                                                                        0x00042120
#define PNIP_REG_IRQ2_HIGH_0                                                                        0x00000468
#define PNIP_REG_IRQ2_HIGH_0_RST__VAL                                                               0x00000000

	/**
	@defgroup       IRQ2_HIGH_0__IRQ_BITS_85_64 IRQ_BITS_85_64
	@ingroup        IRQ2_HIGH_0
	@param Address  0x00042120
	@param Mask     0x003FFFFF
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2_HIGH_0__MSK_IRQ_BITS_85_64                                                    0x003FFFFF
#define PNIP_REG_IRQ2_HIGH_0_SHFT_IRQ_BITS_85_64                                                    0
#define PNIP_REG_IRQ2_HIGH_0_RSTV_IRQ_BITS_85_64                                                    0x00000000


	/**
	@defgroup       IRQ2ACK_LOW_0 IRQ2ACK_LOW_0
	@ingroup        Register
	@param Address  0x00042124
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ2ACK_LOW_0                                                                      0x00042124
#define PNIP_REG_IRQ2ACK_LOW_0                                                                      0x0000046C
#define PNIP_REG_IRQ2ACK_LOW_0_RST__VAL                                                             0x00000000

	/**
	@defgroup       IRQ2ACK_LOW_0__ACK_BITS_31_0 ACK_BITS_31_0
	@ingroup        IRQ2ACK_LOW_0
	@param Address  0x00042124
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2ACK_LOW_0__MSK_ACK_BITS_31_0                                                   0xFFFFFFFF
#define PNIP_REG_IRQ2ACK_LOW_0_SHFT_ACK_BITS_31_0                                                   0
#define PNIP_REG_IRQ2ACK_LOW_0_RSTV_ACK_BITS_31_0                                                   0x00000000


	/**
	@defgroup       IRQ2ACK_MID_0 IRQ2ACK_MID_0
	@ingroup        Register
	@param Address  0x00042128
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ2ACK_MID_0                                                                      0x00042128
#define PNIP_REG_IRQ2ACK_MID_0                                                                      0x00000470
#define PNIP_REG_IRQ2ACK_MID_0_RST__VAL                                                             0x00000000

	/**
	@defgroup       IRQ2ACK_MID_0__ACK_BITS_63_32 ACK_BITS_63_32
	@ingroup        IRQ2ACK_MID_0
	@param Address  0x00042128
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2ACK_MID_0__MSK_ACK_BITS_63_32                                                  0xFFFFFFFF
#define PNIP_REG_IRQ2ACK_MID_0_SHFT_ACK_BITS_63_32                                                  0
#define PNIP_REG_IRQ2ACK_MID_0_RSTV_ACK_BITS_63_32                                                  0x00000000


	/**
	@defgroup       IRQ2ACK_HIGH_0 IRQ2ACK_HIGH_0
	@ingroup        Register
	@param Address  0x0004212C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ2ACK_HIGH_0                                                                     0x0004212C
#define PNIP_REG_IRQ2ACK_HIGH_0                                                                     0x00000474
#define PNIP_REG_IRQ2ACK_HIGH_0_RST__VAL                                                            0x00000000

	/**
	@defgroup       IRQ2ACK_HIGH_0__ACK_BITS_85_64 ACK_BITS_85_64
	@ingroup        IRQ2ACK_HIGH_0
	@param Address  0x0004212C
	@param Mask     0x003FFFFF
	@param Shift    0
	@param Access   r,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2ACK_HIGH_0__MSK_ACK_BITS_85_64                                                 0x003FFFFF
#define PNIP_REG_IRQ2ACK_HIGH_0_SHFT_ACK_BITS_85_64                                                 0
#define PNIP_REG_IRQ2ACK_HIGH_0_RSTV_ACK_BITS_85_64                                                 0x00000000


	/**
	@defgroup       IRQ2_EOI_0 IRQ2_EOI_0
	@ingroup        Register
	@param Address  0x00042130
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ2_EOI_0                                                                         0x00042130
#define PNIP_REG_IRQ2_EOI_0                                                                         0x00000478
#define PNIP_REG_IRQ2_EOI_0_RST__VAL                                                                0x00000000

	/**
	@defgroup       IRQ2_EOI_0__WAIT_TIME WAIT_TIME
	@ingroup        IRQ2_EOI_0
	@param Address  0x00042130
	@param Mask     0x00003FFF
	@param Shift    0
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2_EOI_0__MSK_WAIT_TIME                                                          0x00003FFF
#define PNIP_REG_IRQ2_EOI_0_SHFT_WAIT_TIME                                                          0
#define PNIP_REG_IRQ2_EOI_0_RSTV_WAIT_TIME                                                          0x00000000

	/**
	@defgroup       IRQ2_EOI_0__IRQ_TRIGGER IRQ_TRIGGER
	@ingroup        IRQ2_EOI_0
	@param Address  0x00042130
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ2_EOI_0__MSK_IRQ_TRIGGER                                                     0x80000000
#define PNIP_R3_REG_IRQ2_EOI_0_SHFT_IRQ_TRIGGER                                                     31
#define PNIP_R3_REG_IRQ2_EOI_0_RSTV_IRQ_TRIGGER                                                     0x00000000


	/**
	@defgroup       IRQ2CONTROL_MUX2 IRQ2CONTROL_MUX2
	@ingroup        Register
	@param Address  0x00042300
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w,rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ2CONTROL_MUX2                                                                   0x00042300
#define PNIP_REG_IRQ2CONTROL_MUX2                                                                   0x0000047C
#define PNIP_REG_IRQ2CONTROL_MUX2_RST__VAL                                                          0x0000007F

	/**
	@defgroup       IRQ2CONTROL_MUX2__IRQ_SELECTMUX IRQ_SELECTMUX
	@ingroup        IRQ2CONTROL_MUX2
	@param Address  0x00042300
	@param Mask     0x0000007F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000007F
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2CONTROL_MUX2__MSK_IRQ_SELECTMUX                                                0x0000007F
#define PNIP_REG_IRQ2CONTROL_MUX2_SHFT_IRQ_SELECTMUX                                                0
#define PNIP_REG_IRQ2CONTROL_MUX2_RSTV_IRQ_SELECTMUX                                                0x0000007F

	/**
	@defgroup       IRQ2CONTROL_MUX2__IRQ_EVENT IRQ_EVENT
	@ingroup        IRQ2CONTROL_MUX2
	@param Address  0x00042300
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2CONTROL_MUX2__MSK_IRQ_EVENT                                                    0x00000100
#define PNIP_REG_IRQ2CONTROL_MUX2_SHFT_IRQ_EVENT                                                    8
#define PNIP_REG_IRQ2CONTROL_MUX2_RSTV_IRQ_EVENT                                                    0x00000000

	/**
	@defgroup       IRQ2CONTROL_MUX2__IRQ_WAITTIME IRQ_WAITTIME
	@ingroup        IRQ2CONTROL_MUX2
	@param Address  0x00042300
	@param Mask     0x01FF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2CONTROL_MUX2__MSK_IRQ_WAITTIME                                                 0x01FF0000
#define PNIP_REG_IRQ2CONTROL_MUX2_SHFT_IRQ_WAITTIME                                                 16
#define PNIP_REG_IRQ2CONTROL_MUX2_RSTV_IRQ_WAITTIME                                                 0x00000000

	/**
	@defgroup       IRQ2CONTROL_MUX2__IRQ_TRIGGER IRQ_TRIGGER
	@ingroup        IRQ2CONTROL_MUX2
	@param Address  0x00042300
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ2CONTROL_MUX2__MSK_IRQ_TRIGGER                                               0x80000000
#define PNIP_R3_REG_IRQ2CONTROL_MUX2_SHFT_IRQ_TRIGGER                                               31
#define PNIP_R3_REG_IRQ2CONTROL_MUX2_RSTV_IRQ_TRIGGER                                               0x00000000


	/**
	@defgroup       IRQ2CONTROL_MUX3 IRQ2CONTROL_MUX3
	@ingroup        Register
	@param Address  0x00042304
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w,rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ2CONTROL_MUX3                                                                   0x00042304
#define PNIP_REG_IRQ2CONTROL_MUX3                                                                   0x00000480
#define PNIP_REG_IRQ2CONTROL_MUX3_RST__VAL                                                          0x0000007F

	/**
	@defgroup       IRQ2CONTROL_MUX3__IRQ_SELECTMUX IRQ_SELECTMUX
	@ingroup        IRQ2CONTROL_MUX3
	@param Address  0x00042304
	@param Mask     0x0000007F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000007F
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2CONTROL_MUX3__MSK_IRQ_SELECTMUX                                                0x0000007F
#define PNIP_REG_IRQ2CONTROL_MUX3_SHFT_IRQ_SELECTMUX                                                0
#define PNIP_REG_IRQ2CONTROL_MUX3_RSTV_IRQ_SELECTMUX                                                0x0000007F

	/**
	@defgroup       IRQ2CONTROL_MUX3__IRQ_EVENT IRQ_EVENT
	@ingroup        IRQ2CONTROL_MUX3
	@param Address  0x00042304
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2CONTROL_MUX3__MSK_IRQ_EVENT                                                    0x00000100
#define PNIP_REG_IRQ2CONTROL_MUX3_SHFT_IRQ_EVENT                                                    8
#define PNIP_REG_IRQ2CONTROL_MUX3_RSTV_IRQ_EVENT                                                    0x00000000

	/**
	@defgroup       IRQ2CONTROL_MUX3__IRQ_WAITTIME IRQ_WAITTIME
	@ingroup        IRQ2CONTROL_MUX3
	@param Address  0x00042304
	@param Mask     0x01FF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2CONTROL_MUX3__MSK_IRQ_WAITTIME                                                 0x01FF0000
#define PNIP_REG_IRQ2CONTROL_MUX3_SHFT_IRQ_WAITTIME                                                 16
#define PNIP_REG_IRQ2CONTROL_MUX3_RSTV_IRQ_WAITTIME                                                 0x00000000

	/**
	@defgroup       IRQ2CONTROL_MUX3__IRQ_TRIGGER IRQ_TRIGGER
	@ingroup        IRQ2CONTROL_MUX3
	@param Address  0x00042304
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ2CONTROL_MUX3__MSK_IRQ_TRIGGER                                               0x80000000
#define PNIP_R3_REG_IRQ2CONTROL_MUX3_SHFT_IRQ_TRIGGER                                               31
#define PNIP_R3_REG_IRQ2CONTROL_MUX3_RSTV_IRQ_TRIGGER                                               0x00000000


	/**
	@defgroup       IRQ2CONTROL_MUX4 IRQ2CONTROL_MUX4
	@ingroup        Register
	@param Address  0x00042308
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w,rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ2CONTROL_MUX4                                                                   0x00042308
#define PNIP_REG_IRQ2CONTROL_MUX4                                                                   0x00000484
#define PNIP_REG_IRQ2CONTROL_MUX4_RST__VAL                                                          0x0000007F

	/**
	@defgroup       IRQ2CONTROL_MUX4__IRQ_SELECTMUX IRQ_SELECTMUX
	@ingroup        IRQ2CONTROL_MUX4
	@param Address  0x00042308
	@param Mask     0x0000007F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000007F
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2CONTROL_MUX4__MSK_IRQ_SELECTMUX                                                0x0000007F
#define PNIP_REG_IRQ2CONTROL_MUX4_SHFT_IRQ_SELECTMUX                                                0
#define PNIP_REG_IRQ2CONTROL_MUX4_RSTV_IRQ_SELECTMUX                                                0x0000007F

	/**
	@defgroup       IRQ2CONTROL_MUX4__IRQ_EVENT IRQ_EVENT
	@ingroup        IRQ2CONTROL_MUX4
	@param Address  0x00042308
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2CONTROL_MUX4__MSK_IRQ_EVENT                                                    0x00000100
#define PNIP_REG_IRQ2CONTROL_MUX4_SHFT_IRQ_EVENT                                                    8
#define PNIP_REG_IRQ2CONTROL_MUX4_RSTV_IRQ_EVENT                                                    0x00000000

	/**
	@defgroup       IRQ2CONTROL_MUX4__IRQ_WAITTIME IRQ_WAITTIME
	@ingroup        IRQ2CONTROL_MUX4
	@param Address  0x00042308
	@param Mask     0x01FF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2CONTROL_MUX4__MSK_IRQ_WAITTIME                                                 0x01FF0000
#define PNIP_REG_IRQ2CONTROL_MUX4_SHFT_IRQ_WAITTIME                                                 16
#define PNIP_REG_IRQ2CONTROL_MUX4_RSTV_IRQ_WAITTIME                                                 0x00000000

	/**
	@defgroup       IRQ2CONTROL_MUX4__IRQ_TRIGGER IRQ_TRIGGER
	@ingroup        IRQ2CONTROL_MUX4
	@param Address  0x00042308
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ2CONTROL_MUX4__MSK_IRQ_TRIGGER                                               0x80000000
#define PNIP_R3_REG_IRQ2CONTROL_MUX4_SHFT_IRQ_TRIGGER                                               31
#define PNIP_R3_REG_IRQ2CONTROL_MUX4_RSTV_IRQ_TRIGGER                                               0x00000000


	/**
	@defgroup       IRQ2CONTROL_MUX5 IRQ2CONTROL_MUX5
	@ingroup        Register
	@param Address  0x0004230C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w,rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ2CONTROL_MUX5                                                                   0x0004230C
#define PNIP_REG_IRQ2CONTROL_MUX5                                                                   0x00000488
#define PNIP_REG_IRQ2CONTROL_MUX5_RST__VAL                                                          0x0000007F

	/**
	@defgroup       IRQ2CONTROL_MUX5__IRQ_SELECTMUX IRQ_SELECTMUX
	@ingroup        IRQ2CONTROL_MUX5
	@param Address  0x0004230C
	@param Mask     0x0000007F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000007F
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2CONTROL_MUX5__MSK_IRQ_SELECTMUX                                                0x0000007F
#define PNIP_REG_IRQ2CONTROL_MUX5_SHFT_IRQ_SELECTMUX                                                0
#define PNIP_REG_IRQ2CONTROL_MUX5_RSTV_IRQ_SELECTMUX                                                0x0000007F

	/**
	@defgroup       IRQ2CONTROL_MUX5__IRQ_EVENT IRQ_EVENT
	@ingroup        IRQ2CONTROL_MUX5
	@param Address  0x0004230C
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2CONTROL_MUX5__MSK_IRQ_EVENT                                                    0x00000100
#define PNIP_REG_IRQ2CONTROL_MUX5_SHFT_IRQ_EVENT                                                    8
#define PNIP_REG_IRQ2CONTROL_MUX5_RSTV_IRQ_EVENT                                                    0x00000000

	/**
	@defgroup       IRQ2CONTROL_MUX5__IRQ_WAITTIME IRQ_WAITTIME
	@ingroup        IRQ2CONTROL_MUX5
	@param Address  0x0004230C
	@param Mask     0x01FF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2CONTROL_MUX5__MSK_IRQ_WAITTIME                                                 0x01FF0000
#define PNIP_REG_IRQ2CONTROL_MUX5_SHFT_IRQ_WAITTIME                                                 16
#define PNIP_REG_IRQ2CONTROL_MUX5_RSTV_IRQ_WAITTIME                                                 0x00000000

	/**
	@defgroup       IRQ2CONTROL_MUX5__IRQ_TRIGGER IRQ_TRIGGER
	@ingroup        IRQ2CONTROL_MUX5
	@param Address  0x0004230C
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ2CONTROL_MUX5__MSK_IRQ_TRIGGER                                               0x80000000
#define PNIP_R3_REG_IRQ2CONTROL_MUX5_SHFT_IRQ_TRIGGER                                               31
#define PNIP_R3_REG_IRQ2CONTROL_MUX5_RSTV_IRQ_TRIGGER                                               0x00000000


	/**
	@defgroup       IRQ2CONTROL_MUX6 IRQ2CONTROL_MUX6
	@ingroup        Register
	@param Address  0x00042310
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w,rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ2CONTROL_MUX6                                                                   0x00042310
#define PNIP_REG_IRQ2CONTROL_MUX6                                                                   0x0000048C
#define PNIP_REG_IRQ2CONTROL_MUX6_RST__VAL                                                          0x0000007F

	/**
	@defgroup       IRQ2CONTROL_MUX6__IRQ_SELECTMUX IRQ_SELECTMUX
	@ingroup        IRQ2CONTROL_MUX6
	@param Address  0x00042310
	@param Mask     0x0000007F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000007F
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2CONTROL_MUX6__MSK_IRQ_SELECTMUX                                                0x0000007F
#define PNIP_REG_IRQ2CONTROL_MUX6_SHFT_IRQ_SELECTMUX                                                0
#define PNIP_REG_IRQ2CONTROL_MUX6_RSTV_IRQ_SELECTMUX                                                0x0000007F

	/**
	@defgroup       IRQ2CONTROL_MUX6__IRQ_EVENT IRQ_EVENT
	@ingroup        IRQ2CONTROL_MUX6
	@param Address  0x00042310
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2CONTROL_MUX6__MSK_IRQ_EVENT                                                    0x00000100
#define PNIP_REG_IRQ2CONTROL_MUX6_SHFT_IRQ_EVENT                                                    8
#define PNIP_REG_IRQ2CONTROL_MUX6_RSTV_IRQ_EVENT                                                    0x00000000

	/**
	@defgroup       IRQ2CONTROL_MUX6__IRQ_WAITTIME IRQ_WAITTIME
	@ingroup        IRQ2CONTROL_MUX6
	@param Address  0x00042310
	@param Mask     0x01FF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2CONTROL_MUX6__MSK_IRQ_WAITTIME                                                 0x01FF0000
#define PNIP_REG_IRQ2CONTROL_MUX6_SHFT_IRQ_WAITTIME                                                 16
#define PNIP_REG_IRQ2CONTROL_MUX6_RSTV_IRQ_WAITTIME                                                 0x00000000

	/**
	@defgroup       IRQ2CONTROL_MUX6__IRQ_TRIGGER IRQ_TRIGGER
	@ingroup        IRQ2CONTROL_MUX6
	@param Address  0x00042310
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ2CONTROL_MUX6__MSK_IRQ_TRIGGER                                               0x80000000
#define PNIP_R3_REG_IRQ2CONTROL_MUX6_SHFT_IRQ_TRIGGER                                               31
#define PNIP_R3_REG_IRQ2CONTROL_MUX6_RSTV_IRQ_TRIGGER                                               0x00000000


	/**
	@defgroup       IRQ2CONTROL_MUX7 IRQ2CONTROL_MUX7
	@ingroup        Register
	@param Address  0x00042314
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w,rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ2CONTROL_MUX7                                                                   0x00042314
#define PNIP_REG_IRQ2CONTROL_MUX7                                                                   0x00000490
#define PNIP_REG_IRQ2CONTROL_MUX7_RST__VAL                                                          0x0000007F

	/**
	@defgroup       IRQ2CONTROL_MUX7__IRQ_SELECTMUX IRQ_SELECTMUX
	@ingroup        IRQ2CONTROL_MUX7
	@param Address  0x00042314
	@param Mask     0x0000007F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000007F
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2CONTROL_MUX7__MSK_IRQ_SELECTMUX                                                0x0000007F
#define PNIP_REG_IRQ2CONTROL_MUX7_SHFT_IRQ_SELECTMUX                                                0
#define PNIP_REG_IRQ2CONTROL_MUX7_RSTV_IRQ_SELECTMUX                                                0x0000007F

	/**
	@defgroup       IRQ2CONTROL_MUX7__IRQ_EVENT IRQ_EVENT
	@ingroup        IRQ2CONTROL_MUX7
	@param Address  0x00042314
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2CONTROL_MUX7__MSK_IRQ_EVENT                                                    0x00000100
#define PNIP_REG_IRQ2CONTROL_MUX7_SHFT_IRQ_EVENT                                                    8
#define PNIP_REG_IRQ2CONTROL_MUX7_RSTV_IRQ_EVENT                                                    0x00000000

	/**
	@defgroup       IRQ2CONTROL_MUX7__IRQ_WAITTIME IRQ_WAITTIME
	@ingroup        IRQ2CONTROL_MUX7
	@param Address  0x00042314
	@param Mask     0x01FF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2CONTROL_MUX7__MSK_IRQ_WAITTIME                                                 0x01FF0000
#define PNIP_REG_IRQ2CONTROL_MUX7_SHFT_IRQ_WAITTIME                                                 16
#define PNIP_REG_IRQ2CONTROL_MUX7_RSTV_IRQ_WAITTIME                                                 0x00000000

	/**
	@defgroup       IRQ2CONTROL_MUX7__IRQ_TRIGGER IRQ_TRIGGER
	@ingroup        IRQ2CONTROL_MUX7
	@param Address  0x00042314
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ2CONTROL_MUX7__MSK_IRQ_TRIGGER                                               0x80000000
#define PNIP_R3_REG_IRQ2CONTROL_MUX7_SHFT_IRQ_TRIGGER                                               31
#define PNIP_R3_REG_IRQ2CONTROL_MUX7_RSTV_IRQ_TRIGGER                                               0x00000000


	/**
	@defgroup       IRQ2CONTROL_MUX8 IRQ2CONTROL_MUX8
	@ingroup        Register
	@param Address  0x00042318
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w,rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ2CONTROL_MUX8                                                                   0x00042318
#define PNIP_REG_IRQ2CONTROL_MUX8                                                                   0x00000494
#define PNIP_REG_IRQ2CONTROL_MUX8_RST__VAL                                                          0x0000007F

	/**
	@defgroup       IRQ2CONTROL_MUX8__IRQ_SELECTMUX IRQ_SELECTMUX
	@ingroup        IRQ2CONTROL_MUX8
	@param Address  0x00042318
	@param Mask     0x0000007F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000007F
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2CONTROL_MUX8__MSK_IRQ_SELECTMUX                                                0x0000007F
#define PNIP_REG_IRQ2CONTROL_MUX8_SHFT_IRQ_SELECTMUX                                                0
#define PNIP_REG_IRQ2CONTROL_MUX8_RSTV_IRQ_SELECTMUX                                                0x0000007F

	/**
	@defgroup       IRQ2CONTROL_MUX8__IRQ_EVENT IRQ_EVENT
	@ingroup        IRQ2CONTROL_MUX8
	@param Address  0x00042318
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2CONTROL_MUX8__MSK_IRQ_EVENT                                                    0x00000100
#define PNIP_REG_IRQ2CONTROL_MUX8_SHFT_IRQ_EVENT                                                    8
#define PNIP_REG_IRQ2CONTROL_MUX8_RSTV_IRQ_EVENT                                                    0x00000000

	/**
	@defgroup       IRQ2CONTROL_MUX8__IRQ_WAITTIME IRQ_WAITTIME
	@ingroup        IRQ2CONTROL_MUX8
	@param Address  0x00042318
	@param Mask     0x01FF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2CONTROL_MUX8__MSK_IRQ_WAITTIME                                                 0x01FF0000
#define PNIP_REG_IRQ2CONTROL_MUX8_SHFT_IRQ_WAITTIME                                                 16
#define PNIP_REG_IRQ2CONTROL_MUX8_RSTV_IRQ_WAITTIME                                                 0x00000000

	/**
	@defgroup       IRQ2CONTROL_MUX8__IRQ_TRIGGER IRQ_TRIGGER
	@ingroup        IRQ2CONTROL_MUX8
	@param Address  0x00042318
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ2CONTROL_MUX8__MSK_IRQ_TRIGGER                                               0x80000000
#define PNIP_R3_REG_IRQ2CONTROL_MUX8_SHFT_IRQ_TRIGGER                                               31
#define PNIP_R3_REG_IRQ2CONTROL_MUX8_RSTV_IRQ_TRIGGER                                               0x00000000


	/**
	@defgroup       IRQ2CONTROL_MUX9 IRQ2CONTROL_MUX9
	@ingroup        Register
	@param Address  0x0004231C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w,rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ2CONTROL_MUX9                                                                   0x0004231C
#define PNIP_REG_IRQ2CONTROL_MUX9                                                                   0x00000498
#define PNIP_REG_IRQ2CONTROL_MUX9_RST__VAL                                                          0x0000007F

	/**
	@defgroup       IRQ2CONTROL_MUX9__IRQ_SELECTMUX IRQ_SELECTMUX
	@ingroup        IRQ2CONTROL_MUX9
	@param Address  0x0004231C
	@param Mask     0x0000007F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000007F
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2CONTROL_MUX9__MSK_IRQ_SELECTMUX                                                0x0000007F
#define PNIP_REG_IRQ2CONTROL_MUX9_SHFT_IRQ_SELECTMUX                                                0
#define PNIP_REG_IRQ2CONTROL_MUX9_RSTV_IRQ_SELECTMUX                                                0x0000007F

	/**
	@defgroup       IRQ2CONTROL_MUX9__IRQ_EVENT IRQ_EVENT
	@ingroup        IRQ2CONTROL_MUX9
	@param Address  0x0004231C
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2CONTROL_MUX9__MSK_IRQ_EVENT                                                    0x00000100
#define PNIP_REG_IRQ2CONTROL_MUX9_SHFT_IRQ_EVENT                                                    8
#define PNIP_REG_IRQ2CONTROL_MUX9_RSTV_IRQ_EVENT                                                    0x00000000

	/**
	@defgroup       IRQ2CONTROL_MUX9__IRQ_WAITTIME IRQ_WAITTIME
	@ingroup        IRQ2CONTROL_MUX9
	@param Address  0x0004231C
	@param Mask     0x01FF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2CONTROL_MUX9__MSK_IRQ_WAITTIME                                                 0x01FF0000
#define PNIP_REG_IRQ2CONTROL_MUX9_SHFT_IRQ_WAITTIME                                                 16
#define PNIP_REG_IRQ2CONTROL_MUX9_RSTV_IRQ_WAITTIME                                                 0x00000000

	/**
	@defgroup       IRQ2CONTROL_MUX9__IRQ_TRIGGER IRQ_TRIGGER
	@ingroup        IRQ2CONTROL_MUX9
	@param Address  0x0004231C
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ2CONTROL_MUX9__MSK_IRQ_TRIGGER                                               0x80000000
#define PNIP_R3_REG_IRQ2CONTROL_MUX9_SHFT_IRQ_TRIGGER                                               31
#define PNIP_R3_REG_IRQ2CONTROL_MUX9_RSTV_IRQ_TRIGGER                                               0x00000000


	/**
	@defgroup       IRQ2CONTROL_MUX10 IRQ2CONTROL_MUX10
	@ingroup        Register
	@param Address  0x00042320
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w,rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ2CONTROL_MUX10                                                                  0x00042320
#define PNIP_REG_IRQ2CONTROL_MUX10                                                                  0x0000049C
#define PNIP_REG_IRQ2CONTROL_MUX10_RST__VAL                                                         0x0000007F

	/**
	@defgroup       IRQ2CONTROL_MUX10__IRQ_SELECTMUX IRQ_SELECTMUX
	@ingroup        IRQ2CONTROL_MUX10
	@param Address  0x00042320
	@param Mask     0x0000007F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000007F
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2CONTROL_MUX10__MSK_IRQ_SELECTMUX                                               0x0000007F
#define PNIP_REG_IRQ2CONTROL_MUX10_SHFT_IRQ_SELECTMUX                                               0
#define PNIP_REG_IRQ2CONTROL_MUX10_RSTV_IRQ_SELECTMUX                                               0x0000007F

	/**
	@defgroup       IRQ2CONTROL_MUX10__IRQ_EVENT IRQ_EVENT
	@ingroup        IRQ2CONTROL_MUX10
	@param Address  0x00042320
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2CONTROL_MUX10__MSK_IRQ_EVENT                                                   0x00000100
#define PNIP_REG_IRQ2CONTROL_MUX10_SHFT_IRQ_EVENT                                                   8
#define PNIP_REG_IRQ2CONTROL_MUX10_RSTV_IRQ_EVENT                                                   0x00000000

	/**
	@defgroup       IRQ2CONTROL_MUX10__IRQ_WAITTIME IRQ_WAITTIME
	@ingroup        IRQ2CONTROL_MUX10
	@param Address  0x00042320
	@param Mask     0x01FF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2CONTROL_MUX10__MSK_IRQ_WAITTIME                                                0x01FF0000
#define PNIP_REG_IRQ2CONTROL_MUX10_SHFT_IRQ_WAITTIME                                                16
#define PNIP_REG_IRQ2CONTROL_MUX10_RSTV_IRQ_WAITTIME                                                0x00000000

	/**
	@defgroup       IRQ2CONTROL_MUX10__IRQ_TRIGGER IRQ_TRIGGER
	@ingroup        IRQ2CONTROL_MUX10
	@param Address  0x00042320
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ2CONTROL_MUX10__MSK_IRQ_TRIGGER                                              0x80000000
#define PNIP_R3_REG_IRQ2CONTROL_MUX10_SHFT_IRQ_TRIGGER                                              31
#define PNIP_R3_REG_IRQ2CONTROL_MUX10_RSTV_IRQ_TRIGGER                                              0x00000000


	/**
	@defgroup       IRQ2CONTROL_MUX11 IRQ2CONTROL_MUX11
	@ingroup        Register
	@param Address  0x00042324
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w,rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ2CONTROL_MUX11                                                                  0x00042324
#define PNIP_REG_IRQ2CONTROL_MUX11                                                                  0x000004A0
#define PNIP_REG_IRQ2CONTROL_MUX11_RST__VAL                                                         0x0000007F

	/**
	@defgroup       IRQ2CONTROL_MUX11__IRQ_SELECTMUX IRQ_SELECTMUX
	@ingroup        IRQ2CONTROL_MUX11
	@param Address  0x00042324
	@param Mask     0x0000007F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000007F
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2CONTROL_MUX11__MSK_IRQ_SELECTMUX                                               0x0000007F
#define PNIP_REG_IRQ2CONTROL_MUX11_SHFT_IRQ_SELECTMUX                                               0
#define PNIP_REG_IRQ2CONTROL_MUX11_RSTV_IRQ_SELECTMUX                                               0x0000007F

	/**
	@defgroup       IRQ2CONTROL_MUX11__IRQ_EVENT IRQ_EVENT
	@ingroup        IRQ2CONTROL_MUX11
	@param Address  0x00042324
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2CONTROL_MUX11__MSK_IRQ_EVENT                                                   0x00000100
#define PNIP_REG_IRQ2CONTROL_MUX11_SHFT_IRQ_EVENT                                                   8
#define PNIP_REG_IRQ2CONTROL_MUX11_RSTV_IRQ_EVENT                                                   0x00000000

	/**
	@defgroup       IRQ2CONTROL_MUX11__IRQ_WAITTIME IRQ_WAITTIME
	@ingroup        IRQ2CONTROL_MUX11
	@param Address  0x00042324
	@param Mask     0x01FF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2CONTROL_MUX11__MSK_IRQ_WAITTIME                                                0x01FF0000
#define PNIP_REG_IRQ2CONTROL_MUX11_SHFT_IRQ_WAITTIME                                                16
#define PNIP_REG_IRQ2CONTROL_MUX11_RSTV_IRQ_WAITTIME                                                0x00000000

	/**
	@defgroup       IRQ2CONTROL_MUX11__IRQ_TRIGGER IRQ_TRIGGER
	@ingroup        IRQ2CONTROL_MUX11
	@param Address  0x00042324
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ2CONTROL_MUX11__MSK_IRQ_TRIGGER                                              0x80000000
#define PNIP_R3_REG_IRQ2CONTROL_MUX11_SHFT_IRQ_TRIGGER                                              31
#define PNIP_R3_REG_IRQ2CONTROL_MUX11_RSTV_IRQ_TRIGGER                                              0x00000000


	/**
	@defgroup       IRQ2CONTROL_MUX12 IRQ2CONTROL_MUX12
	@ingroup        Register
	@param Address  0x00042328
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w,rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ2CONTROL_MUX12                                                                  0x00042328
#define PNIP_REG_IRQ2CONTROL_MUX12                                                                  0x000004A4
#define PNIP_REG_IRQ2CONTROL_MUX12_RST__VAL                                                         0x0000007F

	/**
	@defgroup       IRQ2CONTROL_MUX12__IRQ_SELECTMUX IRQ_SELECTMUX
	@ingroup        IRQ2CONTROL_MUX12
	@param Address  0x00042328
	@param Mask     0x0000007F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000007F
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2CONTROL_MUX12__MSK_IRQ_SELECTMUX                                               0x0000007F
#define PNIP_REG_IRQ2CONTROL_MUX12_SHFT_IRQ_SELECTMUX                                               0
#define PNIP_REG_IRQ2CONTROL_MUX12_RSTV_IRQ_SELECTMUX                                               0x0000007F

	/**
	@defgroup       IRQ2CONTROL_MUX12__IRQ_EVENT IRQ_EVENT
	@ingroup        IRQ2CONTROL_MUX12
	@param Address  0x00042328
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2CONTROL_MUX12__MSK_IRQ_EVENT                                                   0x00000100
#define PNIP_REG_IRQ2CONTROL_MUX12_SHFT_IRQ_EVENT                                                   8
#define PNIP_REG_IRQ2CONTROL_MUX12_RSTV_IRQ_EVENT                                                   0x00000000

	/**
	@defgroup       IRQ2CONTROL_MUX12__IRQ_WAITTIME IRQ_WAITTIME
	@ingroup        IRQ2CONTROL_MUX12
	@param Address  0x00042328
	@param Mask     0x01FF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2CONTROL_MUX12__MSK_IRQ_WAITTIME                                                0x01FF0000
#define PNIP_REG_IRQ2CONTROL_MUX12_SHFT_IRQ_WAITTIME                                                16
#define PNIP_REG_IRQ2CONTROL_MUX12_RSTV_IRQ_WAITTIME                                                0x00000000

	/**
	@defgroup       IRQ2CONTROL_MUX12__IRQ_TRIGGER IRQ_TRIGGER
	@ingroup        IRQ2CONTROL_MUX12
	@param Address  0x00042328
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ2CONTROL_MUX12__MSK_IRQ_TRIGGER                                              0x80000000
#define PNIP_R3_REG_IRQ2CONTROL_MUX12_SHFT_IRQ_TRIGGER                                              31
#define PNIP_R3_REG_IRQ2CONTROL_MUX12_RSTV_IRQ_TRIGGER                                              0x00000000


	/**
	@defgroup       IRQ2CONTROL_MUX13 IRQ2CONTROL_MUX13
	@ingroup        Register
	@param Address  0x0004232C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w,rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ2CONTROL_MUX13                                                                  0x0004232C
#define PNIP_REG_IRQ2CONTROL_MUX13                                                                  0x000004A8
#define PNIP_REG_IRQ2CONTROL_MUX13_RST__VAL                                                         0x0000007F

	/**
	@defgroup       IRQ2CONTROL_MUX13__IRQ_SELECTMUX IRQ_SELECTMUX
	@ingroup        IRQ2CONTROL_MUX13
	@param Address  0x0004232C
	@param Mask     0x0000007F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000007F
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2CONTROL_MUX13__MSK_IRQ_SELECTMUX                                               0x0000007F
#define PNIP_REG_IRQ2CONTROL_MUX13_SHFT_IRQ_SELECTMUX                                               0
#define PNIP_REG_IRQ2CONTROL_MUX13_RSTV_IRQ_SELECTMUX                                               0x0000007F

	/**
	@defgroup       IRQ2CONTROL_MUX13__IRQ_EVENT IRQ_EVENT
	@ingroup        IRQ2CONTROL_MUX13
	@param Address  0x0004232C
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2CONTROL_MUX13__MSK_IRQ_EVENT                                                   0x00000100
#define PNIP_REG_IRQ2CONTROL_MUX13_SHFT_IRQ_EVENT                                                   8
#define PNIP_REG_IRQ2CONTROL_MUX13_RSTV_IRQ_EVENT                                                   0x00000000

	/**
	@defgroup       IRQ2CONTROL_MUX13__IRQ_WAITTIME IRQ_WAITTIME
	@ingroup        IRQ2CONTROL_MUX13
	@param Address  0x0004232C
	@param Mask     0x01FF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2CONTROL_MUX13__MSK_IRQ_WAITTIME                                                0x01FF0000
#define PNIP_REG_IRQ2CONTROL_MUX13_SHFT_IRQ_WAITTIME                                                16
#define PNIP_REG_IRQ2CONTROL_MUX13_RSTV_IRQ_WAITTIME                                                0x00000000

	/**
	@defgroup       IRQ2CONTROL_MUX13__IRQ_TRIGGER IRQ_TRIGGER
	@ingroup        IRQ2CONTROL_MUX13
	@param Address  0x0004232C
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ2CONTROL_MUX13__MSK_IRQ_TRIGGER                                              0x80000000
#define PNIP_R3_REG_IRQ2CONTROL_MUX13_SHFT_IRQ_TRIGGER                                              31
#define PNIP_R3_REG_IRQ2CONTROL_MUX13_RSTV_IRQ_TRIGGER                                              0x00000000


	/**
	@defgroup       IRQ2CONTROL_MUX14 IRQ2CONTROL_MUX14
	@ingroup        Register
	@param Address  0x00042330
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w,rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ2CONTROL_MUX14                                                                  0x00042330
#define PNIP_REG_IRQ2CONTROL_MUX14                                                                  0x000004AC
#define PNIP_REG_IRQ2CONTROL_MUX14_RST__VAL                                                         0x0000007F

	/**
	@defgroup       IRQ2CONTROL_MUX14__IRQ_SELECTMUX IRQ_SELECTMUX
	@ingroup        IRQ2CONTROL_MUX14
	@param Address  0x00042330
	@param Mask     0x0000007F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000007F
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2CONTROL_MUX14__MSK_IRQ_SELECTMUX                                               0x0000007F
#define PNIP_REG_IRQ2CONTROL_MUX14_SHFT_IRQ_SELECTMUX                                               0
#define PNIP_REG_IRQ2CONTROL_MUX14_RSTV_IRQ_SELECTMUX                                               0x0000007F

	/**
	@defgroup       IRQ2CONTROL_MUX14__IRQ_EVENT IRQ_EVENT
	@ingroup        IRQ2CONTROL_MUX14
	@param Address  0x00042330
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2CONTROL_MUX14__MSK_IRQ_EVENT                                                   0x00000100
#define PNIP_REG_IRQ2CONTROL_MUX14_SHFT_IRQ_EVENT                                                   8
#define PNIP_REG_IRQ2CONTROL_MUX14_RSTV_IRQ_EVENT                                                   0x00000000

	/**
	@defgroup       IRQ2CONTROL_MUX14__IRQ_WAITTIME IRQ_WAITTIME
	@ingroup        IRQ2CONTROL_MUX14
	@param Address  0x00042330
	@param Mask     0x01FF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2CONTROL_MUX14__MSK_IRQ_WAITTIME                                                0x01FF0000
#define PNIP_REG_IRQ2CONTROL_MUX14_SHFT_IRQ_WAITTIME                                                16
#define PNIP_REG_IRQ2CONTROL_MUX14_RSTV_IRQ_WAITTIME                                                0x00000000

	/**
	@defgroup       IRQ2CONTROL_MUX14__IRQ_TRIGGER IRQ_TRIGGER
	@ingroup        IRQ2CONTROL_MUX14
	@param Address  0x00042330
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ2CONTROL_MUX14__MSK_IRQ_TRIGGER                                              0x80000000
#define PNIP_R3_REG_IRQ2CONTROL_MUX14_SHFT_IRQ_TRIGGER                                              31
#define PNIP_R3_REG_IRQ2CONTROL_MUX14_RSTV_IRQ_TRIGGER                                              0x00000000


	/**
	@defgroup       IRQ2CONTROL_MUX15 IRQ2CONTROL_MUX15
	@ingroup        Register
	@param Address  0x00042334
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w,rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ2CONTROL_MUX15                                                                  0x00042334
#define PNIP_REG_IRQ2CONTROL_MUX15                                                                  0x000004B0
#define PNIP_REG_IRQ2CONTROL_MUX15_RST__VAL                                                         0x0000007F

	/**
	@defgroup       IRQ2CONTROL_MUX15__IRQ_SELECTMUX IRQ_SELECTMUX
	@ingroup        IRQ2CONTROL_MUX15
	@param Address  0x00042334
	@param Mask     0x0000007F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000007F
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2CONTROL_MUX15__MSK_IRQ_SELECTMUX                                               0x0000007F
#define PNIP_REG_IRQ2CONTROL_MUX15_SHFT_IRQ_SELECTMUX                                               0
#define PNIP_REG_IRQ2CONTROL_MUX15_RSTV_IRQ_SELECTMUX                                               0x0000007F

	/**
	@defgroup       IRQ2CONTROL_MUX15__IRQ_EVENT IRQ_EVENT
	@ingroup        IRQ2CONTROL_MUX15
	@param Address  0x00042334
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2CONTROL_MUX15__MSK_IRQ_EVENT                                                   0x00000100
#define PNIP_REG_IRQ2CONTROL_MUX15_SHFT_IRQ_EVENT                                                   8
#define PNIP_REG_IRQ2CONTROL_MUX15_RSTV_IRQ_EVENT                                                   0x00000000

	/**
	@defgroup       IRQ2CONTROL_MUX15__IRQ_WAITTIME IRQ_WAITTIME
	@ingroup        IRQ2CONTROL_MUX15
	@param Address  0x00042334
	@param Mask     0x01FF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ2CONTROL_MUX15__MSK_IRQ_WAITTIME                                                0x01FF0000
#define PNIP_REG_IRQ2CONTROL_MUX15_SHFT_IRQ_WAITTIME                                                16
#define PNIP_REG_IRQ2CONTROL_MUX15_RSTV_IRQ_WAITTIME                                                0x00000000

	/**
	@defgroup       IRQ2CONTROL_MUX15__IRQ_TRIGGER IRQ_TRIGGER
	@ingroup        IRQ2CONTROL_MUX15
	@param Address  0x00042334
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ2CONTROL_MUX15__MSK_IRQ_TRIGGER                                              0x80000000
#define PNIP_R3_REG_IRQ2CONTROL_MUX15_SHFT_IRQ_TRIGGER                                              31
#define PNIP_R3_REG_IRQ2CONTROL_MUX15_RSTV_IRQ_TRIGGER                                              0x00000000


	/**
	@defgroup       IRQ3_CONTROL IRQ3_CONTROL
	@ingroup        Register
	@param Address  0x00043000
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ3_CONTROL                                                                       0x00043000
#define PNIP_REG_IRQ3_CONTROL                                                                       0x000004B4

	/**
	@defgroup       IRQ3_CONTROL__IRQ_LEVEL IRQ_LEVEL
	@ingroup        IRQ3_CONTROL
	@param Address  0x00043000
	@param Mask     0x00000001
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3_CONTROL__MSK_IRQ_LEVEL                                                        0x00000001
#define PNIP_REG_IRQ3_CONTROL_SHFT_IRQ_LEVEL                                                        0
#define PNIP_REG_IRQ3_CONTROL_RSTV_IRQ_LEVEL                                                        0x00000001

	/**
	@defgroup       IRQ3_CONTROL__IRQ_LENGTH IRQ_LENGTH
	@ingroup        IRQ3_CONTROL
	@param Address  0x00043000
	@param Mask     0x0000000E
	@param Shift    1
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == ASIC
	@param Port     == -1
	*/
#define PNIP_R2A0_REG_IRQ3_CONTROL__MSK_IRQ_LENGTH                                                  0x0000000E
#define PNIP_R2A0_REG_IRQ3_CONTROL_SHFT_IRQ_LENGTH                                                  1
#define PNIP_R2A0_REG_IRQ3_CONTROL_RSTV_IRQ_LENGTH                                                  0x00000000

	/**
	@defgroup       IRQ3_CONTROL__IRQ_LENGTH IRQ_LENGTH
	@ingroup        IRQ3_CONTROL
	@param Address  0x00043000
	@param Mask     0x0000000E
	@param Shift    1
	@param Access   r,w
	@param Reset    0x00000007
	@param Version  <= 2
	@param Type     == FPGA
	@param Port     == -1
	*/
#define PNIP_R2F0_REG_IRQ3_CONTROL__MSK_IRQ_LENGTH                                                  0x0000000E
#define PNIP_R2F0_REG_IRQ3_CONTROL_SHFT_IRQ_LENGTH                                                  1
#define PNIP_R2F0_REG_IRQ3_CONTROL_RSTV_IRQ_LENGTH                                                  0x00000007

	/**
	@defgroup       IRQ3_CONTROL__IRQ_LENGTH IRQ_LENGTH
	@ingroup        IRQ3_CONTROL
	@param Address  0x00043000
	@param Mask     0x0000000E
	@param Shift    1
	@param Access   r,w
	@param Reset    0x00000003
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ3_CONTROL__MSK_IRQ_LENGTH                                                    0x0000000E
#define PNIP_R3_REG_IRQ3_CONTROL_SHFT_IRQ_LENGTH                                                    1
#define PNIP_R3_REG_IRQ3_CONTROL_RSTV_IRQ_LENGTH                                                    0x00000003

	/**
	@defgroup       IRQ3_CONTROL__IRQDEBUG_SELECT IRQDEBUG_SELECT
	@ingroup        IRQ3_CONTROL
	@param Address  0x00043000
	@param Mask     0x000F0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3_CONTROL__MSK_IRQDEBUG_SELECT                                                  0x000F0000
#define PNIP_REG_IRQ3_CONTROL_SHFT_IRQDEBUG_SELECT                                                  16
#define PNIP_REG_IRQ3_CONTROL_RSTV_IRQDEBUG_SELECT                                                  0x00000000

	/**
	@defgroup       IRQ3_CONTROL__IRQDEBUG_ENABLE IRQDEBUG_ENABLE
	@ingroup        IRQ3_CONTROL
	@param Address  0x00043000
	@param Mask     0x00100000
	@param Shift    20
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3_CONTROL__MSK_IRQDEBUG_ENABLE                                                  0x00100000
#define PNIP_REG_IRQ3_CONTROL_SHFT_IRQDEBUG_ENABLE                                                  20
#define PNIP_REG_IRQ3_CONTROL_RSTV_IRQDEBUG_ENABLE                                                  0x00000000


	/**
	@defgroup       IRQ3_ACTIVATE IRQ3_ACTIVATE
	@ingroup        Register
	@param Address  0x00043004
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ3_ACTIVATE                                                                      0x00043004
#define PNIP_REG_IRQ3_ACTIVATE                                                                      0x000004B8
#define PNIP_REG_IRQ3_ACTIVATE_RST__VAL                                                             0x00000000

	/**
	@defgroup       IRQ3_ACTIVATE__ACTIVATE ACTIVATE
	@ingroup        IRQ3_ACTIVATE
	@param Address  0x00043004
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3_ACTIVATE__MSK_ACTIVATE                                                        0xFFFFFFFF
#define PNIP_REG_IRQ3_ACTIVATE_SHFT_ACTIVATE                                                        0
#define PNIP_REG_IRQ3_ACTIVATE_RSTV_ACTIVATE                                                        0x00000000


	/**
	@defgroup       IRQ3EVENT_LOW_0 IRQ3EVENT_LOW_0
	@ingroup        Register
	@param Address  0x00043100
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ3EVENT_LOW_0                                                                    0x00043100
#define PNIP_REG_IRQ3EVENT_LOW_0                                                                    0x000004BC
#define PNIP_REG_IRQ3EVENT_LOW_0_RST__VAL                                                           0x00000000

	/**
	@defgroup       IRQ3EVENT_LOW_0__INT_STATUSCHANGE INT_STATUSCHANGE
	@ingroup        IRQ3EVENT_LOW_0
	@param Address  0x00043100
	@param Mask     0x00000001
	@param Shift    0
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_STATUSCHANGE                                              0x00000001
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_STATUSCHANGE                                              0
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_STATUSCHANGE                                              0x00000000

	/**
	@defgroup       IRQ3EVENT_LOW_0__INT_REQDONE_IRQ1_3 INT_REQDONE_IRQ1_3
	@ingroup        IRQ3EVENT_LOW_0
	@param Address  0x00043100
	@param Mask     0x00000002
	@param Shift    1
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ3EVENT_LOW_0__MSK_INT_REQDONE_IRQ1_3                                         0x00000002
#define PNIP_R3_REG_IRQ3EVENT_LOW_0_SHFT_INT_REQDONE_IRQ1_3                                         1
#define PNIP_R3_REG_IRQ3EVENT_LOW_0_RSTV_INT_REQDONE_IRQ1_3                                         0x00000000

	/**
	@defgroup       IRQ3EVENT_LOW_0__INT_REQDONE_IFA_3 INT_REQDONE_IFA_3
	@ingroup        IRQ3EVENT_LOW_0
	@param Address  0x00043100
	@param Mask     0x00000002
	@param Shift    1
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == 1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R1_REG_IRQ3EVENT_LOW_0__MSK_INT_REQDONE_IFA_3                                          0x00000002
#define PNIP_R1_REG_IRQ3EVENT_LOW_0_SHFT_INT_REQDONE_IFA_3                                          1
#define PNIP_R1_REG_IRQ3EVENT_LOW_0_RSTV_INT_REQDONE_IFA_3                                          0x00000000

	/**
	@defgroup       IRQ3EVENT_LOW_0__INT_REQDONE_IRQ2_3 INT_REQDONE_IRQ2_3
	@ingroup        IRQ3EVENT_LOW_0
	@param Address  0x00043100
	@param Mask     0x00000004
	@param Shift    2
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ3EVENT_LOW_0__MSK_INT_REQDONE_IRQ2_3                                         0x00000004
#define PNIP_R3_REG_IRQ3EVENT_LOW_0_SHFT_INT_REQDONE_IRQ2_3                                         2
#define PNIP_R3_REG_IRQ3EVENT_LOW_0_RSTV_INT_REQDONE_IRQ2_3                                         0x00000000

	/**
	@defgroup       IRQ3EVENT_LOW_0__INT_REQDONE_IFB_3 INT_REQDONE_IFB_3
	@ingroup        IRQ3EVENT_LOW_0
	@param Address  0x00043100
	@param Mask     0x00000004
	@param Shift    2
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == 1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R1_REG_IRQ3EVENT_LOW_0__MSK_INT_REQDONE_IFB_3                                          0x00000004
#define PNIP_R1_REG_IRQ3EVENT_LOW_0_SHFT_INT_REQDONE_IFB_3                                          2
#define PNIP_R1_REG_IRQ3EVENT_LOW_0_RSTV_INT_REQDONE_IFB_3                                          0x00000000

	/**
	@defgroup       IRQ3EVENT_LOW_0__INT_ARCVCMD_DONE INT_ARCVCMD_DONE
	@ingroup        IRQ3EVENT_LOW_0
	@param Address  0x00043100
	@param Mask     0x00000008
	@param Shift    3
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_ARCVCMD_DONE                                              0x00000008
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_ARCVCMD_DONE                                              3
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_ARCVCMD_DONE                                              0x00000000

	/**
	@defgroup       IRQ3EVENT_LOW_0__INT_ASNDCMD_DONE INT_ASNDCMD_DONE
	@ingroup        IRQ3EVENT_LOW_0
	@param Address  0x00043100
	@param Mask     0x00000010
	@param Shift    4
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_ASNDCMD_DONE                                              0x00000010
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_ASNDCMD_DONE                                              4
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_ASNDCMD_DONE                                              0x00000000

	/**
	@defgroup       IRQ3EVENT_LOW_0__INT_CPMCMD_DONE INT_CPMCMD_DONE
	@ingroup        IRQ3EVENT_LOW_0
	@param Address  0x00043100
	@param Mask     0x00000020
	@param Shift    5
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_CPMCMD_DONE                                               0x00000020
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_CPMCMD_DONE                                               5
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_CPMCMD_DONE                                               0x00000000

	/**
	@defgroup       IRQ3EVENT_LOW_0__INT_PPMCMD_DONE INT_PPMCMD_DONE
	@ingroup        IRQ3EVENT_LOW_0
	@param Address  0x00043100
	@param Mask     0x00000040
	@param Shift    6
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_PPMCMD_DONE                                               0x00000040
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_PPMCMD_DONE                                               6
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_PPMCMD_DONE                                               0x00000000

	/**
	@defgroup       IRQ3EVENT_LOW_0__INT_PACKCMD_DONE INT_PACKCMD_DONE
	@ingroup        IRQ3EVENT_LOW_0
	@param Address  0x00043100
	@param Mask     0x00000080
	@param Shift    7
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_PACKCMD_DONE                                              0x00000080
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_PACKCMD_DONE                                              7
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_PACKCMD_DONE                                              0x00000000

	/**
	@defgroup       IRQ3EVENT_LOW_0__INT_SYNCCMD_DONE INT_SYNCCMD_DONE
	@ingroup        IRQ3EVENT_LOW_0
	@param Address  0x00043100
	@param Mask     0x00000100
	@param Shift    8
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_SYNCCMD_DONE                                              0x00000100
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_SYNCCMD_DONE                                              8
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_SYNCCMD_DONE                                              0x00000000

	/**
	@defgroup       IRQ3EVENT_LOW_0__INT_FDBCMD_DONE INT_FDBCMD_DONE
	@ingroup        IRQ3EVENT_LOW_0
	@param Address  0x00043100
	@param Mask     0x00000200
	@param Shift    9
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_FDBCMD_DONE                                               0x00000200
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_FDBCMD_DONE                                               9
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_FDBCMD_DONE                                               0x00000000

	/**
	@defgroup       IRQ3EVENT_LOW_0__INT_VLANCMD_DONE INT_VLANCMD_DONE
	@ingroup        IRQ3EVENT_LOW_0
	@param Address  0x00043100
	@param Mask     0x00000400
	@param Shift    10
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_VLANCMD_DONE                                              0x00000400
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_VLANCMD_DONE                                              10
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_VLANCMD_DONE                                              0x00000000

	/**
	@defgroup       IRQ3EVENT_LOW_0__INT_FILTERCMD_DONE INT_FILTERCMD_DONE
	@ingroup        IRQ3EVENT_LOW_0
	@param Address  0x00043100
	@param Mask     0x00000800
	@param Shift    11
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_FILTERCMD_DONE                                            0x00000800
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_FILTERCMD_DONE                                            11
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_FILTERCMD_DONE                                            0x00000000

	/**
	@defgroup       IRQ3EVENT_LOW_0__INT_PPM_TXD_UNDERRUN INT_PPM_TXD_UNDERRUN
	@ingroup        IRQ3EVENT_LOW_0
	@param Address  0x00043100
	@param Mask     0x00001000
	@param Shift    12
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  <= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ3EVENT_LOW_0__MSK_INT_PPM_TXD_UNDERRUN                                       0x00001000
#define PNIP_R3_REG_IRQ3EVENT_LOW_0_SHFT_INT_PPM_TXD_UNDERRUN                                       12
#define PNIP_R3_REG_IRQ3EVENT_LOW_0_RSTV_INT_PPM_TXD_UNDERRUN                                       0x00000000

	/**
	@defgroup       IRQ3EVENT_LOW_0__INT_MAC_ERR INT_MAC_ERR
	@ingroup        IRQ3EVENT_LOW_0
	@param Address  0x00043100
	@param Mask     0x00002000
	@param Shift    13
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_MAC_ERR                                                   0x00002000
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_MAC_ERR                                                   13
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_MAC_ERR                                                   0x00000000

	/**
	@defgroup       IRQ3EVENT_LOW_0__INT_REQQUEUE_ERR INT_REQQUEUE_ERR
	@ingroup        IRQ3EVENT_LOW_0
	@param Address  0x00043100
	@param Mask     0x00004000
	@param Shift    14
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_REQQUEUE_ERR                                              0x00004000
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_REQQUEUE_ERR                                              14
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_REQQUEUE_ERR                                              0x00000000

	/**
	@defgroup       IRQ3EVENT_LOW_0__INT_CPM_ERR INT_CPM_ERR
	@ingroup        IRQ3EVENT_LOW_0
	@param Address  0x00043100
	@param Mask     0x00008000
	@param Shift    15
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_CPM_ERR                                                   0x00008000
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_CPM_ERR                                                   15
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_CPM_ERR                                                   0x00000000

	/**
	@defgroup       IRQ3EVENT_LOW_0__INT_PPM_ERR INT_PPM_ERR
	@ingroup        IRQ3EVENT_LOW_0
	@param Address  0x00043100
	@param Mask     0x00010000
	@param Shift    16
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_PPM_ERR                                                   0x00010000
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_PPM_ERR                                                   16
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_PPM_ERR                                                   0x00000000

	/**
	@defgroup       IRQ3EVENT_LOW_0__INT_PACK_ERR INT_PACK_ERR
	@ingroup        IRQ3EVENT_LOW_0
	@param Address  0x00043100
	@param Mask     0x00020000
	@param Shift    17
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_PACK_ERR                                                  0x00020000
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_PACK_ERR                                                  17
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_PACK_ERR                                                  0x00000000

	/**
	@defgroup       IRQ3EVENT_LOW_0__INT_IRT_DELAYSTATUS INT_IRT_DELAYSTATUS
	@ingroup        IRQ3EVENT_LOW_0
	@param Address  0x00043100
	@param Mask     0x00040000
	@param Shift    18
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_IRT_DELAYSTATUS                                           0x00040000
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_IRT_DELAYSTATUS                                           18
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_IRT_DELAYSTATUS                                           0x00000000

	/**
	@defgroup       IRQ3EVENT_LOW_0__INT_FRAGFAULT INT_FRAGFAULT
	@ingroup        IRQ3EVENT_LOW_0
	@param Address  0x00043100
	@param Mask     0x00080000
	@param Shift    19
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_FRAGFAULT                                                 0x00080000
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_FRAGFAULT                                                 19
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_FRAGFAULT                                                 0x00000000

	/**
	@defgroup       IRQ3EVENT_LOW_0__INT_PHASETRANSFERERROR INT_PHASETRANSFERERROR
	@ingroup        IRQ3EVENT_LOW_0
	@param Address  0x00043100
	@param Mask     0x00100000
	@param Shift    20
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_PHASETRANSFERERROR                                        0x00100000
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_PHASETRANSFERERROR                                        20
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_PHASETRANSFERERROR                                        0x00000000

	/**
	@defgroup       IRQ3EVENT_LOW_0__INT_PHASECROSSED INT_PHASECROSSED
	@ingroup        IRQ3EVENT_LOW_0
	@param Address  0x00043100
	@param Mask     0x00200000
	@param Shift    21
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_PHASECROSSED                                              0x00200000
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_PHASECROSSED                                              21
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_PHASECROSSED                                              0x00000000

	/**
	@defgroup       IRQ3EVENT_LOW_0__INT_PPM_LIFETIME_ERR INT_PPM_LIFETIME_ERR
	@ingroup        IRQ3EVENT_LOW_0
	@param Address  0x00043100
	@param Mask     0x00400000
	@param Shift    22
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ3EVENT_LOW_0__MSK_INT_PPM_LIFETIME_ERR                                       0x00400000
#define PNIP_R3_REG_IRQ3EVENT_LOW_0_SHFT_INT_PPM_LIFETIME_ERR                                       22
#define PNIP_R3_REG_IRQ3EVENT_LOW_0_RSTV_INT_PPM_LIFETIME_ERR                                       0x00000000

	/**
	@defgroup       IRQ3EVENT_LOW_0__INT_PPM_SEQID_ERR INT_PPM_SEQID_ERR
	@ingroup        IRQ3EVENT_LOW_0
	@param Address  0x00043100
	@param Mask     0x00800000
	@param Shift    23
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ3EVENT_LOW_0__MSK_INT_PPM_SEQID_ERR                                          0x00800000
#define PNIP_R3_REG_IRQ3EVENT_LOW_0_SHFT_INT_PPM_SEQID_ERR                                          23
#define PNIP_R3_REG_IRQ3EVENT_LOW_0_RSTV_INT_PPM_SEQID_ERR                                          0x00000000

	/**
	@defgroup       IRQ3EVENT_LOW_0__INT_QCW_EMPTY INT_QCW_EMPTY
	@ingroup        IRQ3EVENT_LOW_0
	@param Address  0x00043100
	@param Mask     0x01000000
	@param Shift    24
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_QCW_EMPTY                                                 0x01000000
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_QCW_EMPTY                                                 24
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_QCW_EMPTY                                                 0x00000000

	/**
	@defgroup       IRQ3EVENT_LOW_0__INT_HOL_EXPIRED_IFA INT_HOL_EXPIRED_IFA
	@ingroup        IRQ3EVENT_LOW_0
	@param Address  0x00043100
	@param Mask     0x02000000
	@param Shift    25
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_HOL_EXPIRED_IFA                                           0x02000000
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_HOL_EXPIRED_IFA                                           25
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_HOL_EXPIRED_IFA                                           0x00000000

	/**
	@defgroup       IRQ3EVENT_LOW_0__INT_HOL_EXPIRED_IFB INT_HOL_EXPIRED_IFB
	@ingroup        IRQ3EVENT_LOW_0
	@param Address  0x00043100
	@param Mask     0x04000000
	@param Shift    26
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_IRQ3EVENT_LOW_0__MSK_INT_HOL_EXPIRED_IFB                                        0x04000000
#define PNIP_R2_REG_IRQ3EVENT_LOW_0_SHFT_INT_HOL_EXPIRED_IFB                                        26
#define PNIP_R2_REG_IRQ3EVENT_LOW_0_RSTV_INT_HOL_EXPIRED_IFB                                        0x00000000

	/**
	@defgroup       IRQ3EVENT_LOW_0__INT_FILL_LEVEL_OVERRUN INT_FILL_LEVEL_OVERRUN
	@ingroup        IRQ3EVENT_LOW_0
	@param Address  0x00043100
	@param Mask     0x04000000
	@param Shift    26
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ3EVENT_LOW_0__MSK_INT_FILL_LEVEL_OVERRUN                                     0x04000000
#define PNIP_R3_REG_IRQ3EVENT_LOW_0_SHFT_INT_FILL_LEVEL_OVERRUN                                     26
#define PNIP_R3_REG_IRQ3EVENT_LOW_0_RSTV_INT_FILL_LEVEL_OVERRUN                                     0x00000000

	/**
	@defgroup       IRQ3EVENT_LOW_0__INT_HOL_EXPIRED_PA INT_HOL_EXPIRED_PA
	@ingroup        IRQ3EVENT_LOW_0
	@param Address  0x00043100
	@param Mask     0x08000000
	@param Shift    27
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_HOL_EXPIRED_PA                                            0x08000000
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_HOL_EXPIRED_PA                                            27
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_HOL_EXPIRED_PA                                            0x00000000

	/**
	@defgroup       IRQ3EVENT_LOW_0__INT_HOL_EXPIRED_PB INT_HOL_EXPIRED_PB
	@ingroup        IRQ3EVENT_LOW_0
	@param Address  0x00043100
	@param Mask     0x10000000
	@param Shift    28
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_IRQ3EVENT_LOW_0__MSK_INT_HOL_EXPIRED_PB                                         0x10000000
#define PNIP_R2_REG_IRQ3EVENT_LOW_0_SHFT_INT_HOL_EXPIRED_PB                                         28
#define PNIP_R2_REG_IRQ3EVENT_LOW_0_RSTV_INT_HOL_EXPIRED_PB                                         0x00000000

	/**
	@defgroup       IRQ3EVENT_LOW_0__INT_FILL_LEVEL_NORMALRUN INT_FILL_LEVEL_NORMALRUN
	@ingroup        IRQ3EVENT_LOW_0
	@param Address  0x00043100
	@param Mask     0x10000000
	@param Shift    28
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ3EVENT_LOW_0__MSK_INT_FILL_LEVEL_NORMALRUN                                   0x10000000
#define PNIP_R3_REG_IRQ3EVENT_LOW_0_SHFT_INT_FILL_LEVEL_NORMALRUN                                   28
#define PNIP_R3_REG_IRQ3EVENT_LOW_0_RSTV_INT_FILL_LEVEL_NORMALRUN                                   0x00000000

	/**
	@defgroup       IRQ3EVENT_LOW_0__INT_FRAMEAGING_EXPIRED INT_FRAMEAGING_EXPIRED
	@ingroup        IRQ3EVENT_LOW_0
	@param Address  0x00043100
	@param Mask     0x20000000
	@param Shift    29
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_FRAMEAGING_EXPIRED                                        0x20000000
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_FRAMEAGING_EXPIRED                                        29
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_FRAMEAGING_EXPIRED                                        0x00000000

	/**
	@defgroup       IRQ3EVENT_LOW_0__INT_INBOUND_LATE_ERR INT_INBOUND_LATE_ERR
	@ingroup        IRQ3EVENT_LOW_0
	@param Address  0x00043100
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_LOW_0__MSK_INT_INBOUND_LATE_ERR                                          0x80000000
#define PNIP_REG_IRQ3EVENT_LOW_0_SHFT_INT_INBOUND_LATE_ERR                                          31
#define PNIP_REG_IRQ3EVENT_LOW_0_RSTV_INT_INBOUND_LATE_ERR                                          0x00000000


	/**
	@defgroup       IRQ3EVENT_MID_0 IRQ3EVENT_MID_0
	@ingroup        Register
	@param Address  0x00043104
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ3EVENT_MID_0                                                                    0x00043104
#define PNIP_REG_IRQ3EVENT_MID_0                                                                    0x000004C0
#define PNIP_REG_IRQ3EVENT_MID_0_RST__VAL                                                           0x00000000

	/**
	@defgroup       IRQ3EVENT_MID_0__INT_APIFILTER_ERR INT_APIFILTER_ERR
	@ingroup        IRQ3EVENT_MID_0
	@param Address  0x00043104
	@param Mask     0x00000001
	@param Shift    0
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_MID_0__MSK_INT_APIFILTER_ERR                                             0x00000001
#define PNIP_REG_IRQ3EVENT_MID_0_SHFT_INT_APIFILTER_ERR                                             0
#define PNIP_REG_IRQ3EVENT_MID_0_RSTV_INT_APIFILTER_ERR                                             0x00000000

	/**
	@defgroup       IRQ3EVENT_MID_0__INT_ACYC_RCV_IFA_3 INT_ACYC_RCV_IFA_3
	@ingroup        IRQ3EVENT_MID_0
	@param Address  0x00043104
	@param Mask     0x00000004
	@param Shift    2
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_MID_0__MSK_INT_ACYC_RCV_IFA_3                                            0x00000004
#define PNIP_REG_IRQ3EVENT_MID_0_SHFT_INT_ACYC_RCV_IFA_3                                            2
#define PNIP_REG_IRQ3EVENT_MID_0_RSTV_INT_ACYC_RCV_IFA_3                                            0x00000000

	/**
	@defgroup       IRQ3EVENT_MID_0__INT_ACYC_SND_IFA_3 INT_ACYC_SND_IFA_3
	@ingroup        IRQ3EVENT_MID_0
	@param Address  0x00043104
	@param Mask     0x00000008
	@param Shift    3
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_MID_0__MSK_INT_ACYC_SND_IFA_3                                            0x00000008
#define PNIP_REG_IRQ3EVENT_MID_0_SHFT_INT_ACYC_SND_IFA_3                                            3
#define PNIP_REG_IRQ3EVENT_MID_0_RSTV_INT_ACYC_SND_IFA_3                                            0x00000000

	/**
	@defgroup       IRQ3EVENT_MID_0__INT_ACYC_RCV_IFB_3 INT_ACYC_RCV_IFB_3
	@ingroup        IRQ3EVENT_MID_0
	@param Address  0x00043104
	@param Mask     0x00000010
	@param Shift    4
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_MID_0__MSK_INT_ACYC_RCV_IFB_3                                            0x00000010
#define PNIP_REG_IRQ3EVENT_MID_0_SHFT_INT_ACYC_RCV_IFB_3                                            4
#define PNIP_REG_IRQ3EVENT_MID_0_RSTV_INT_ACYC_RCV_IFB_3                                            0x00000000

	/**
	@defgroup       IRQ3EVENT_MID_0__INT_ACYC_RCV_HIGH_3 INT_ACYC_RCV_HIGH_3
	@ingroup        IRQ3EVENT_MID_0
	@param Address  0x00043104
	@param Mask     0x00000010
	@param Shift    4
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_MID_0__MSK_INT_ACYC_RCV_HIGH_3                                           0x00000010
#define PNIP_REG_IRQ3EVENT_MID_0_SHFT_INT_ACYC_RCV_HIGH_3                                           4
#define PNIP_REG_IRQ3EVENT_MID_0_RSTV_INT_ACYC_RCV_HIGH_3                                           0x00000000

	/**
	@defgroup       IRQ3EVENT_MID_0__INT_ACYC_SND_IFB_3 INT_ACYC_SND_IFB_3
	@ingroup        IRQ3EVENT_MID_0
	@param Address  0x00043104
	@param Mask     0x00000020
	@param Shift    5
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_MID_0__MSK_INT_ACYC_SND_IFB_3                                            0x00000020
#define PNIP_REG_IRQ3EVENT_MID_0_SHFT_INT_ACYC_SND_IFB_3                                            5
#define PNIP_REG_IRQ3EVENT_MID_0_RSTV_INT_ACYC_SND_IFB_3                                            0x00000000

	/**
	@defgroup       IRQ3EVENT_MID_0__INT_ACYC_SND_HIGH_3 INT_ACYC_SND_HIGH_3
	@ingroup        IRQ3EVENT_MID_0
	@param Address  0x00043104
	@param Mask     0x00000020
	@param Shift    5
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_MID_0__MSK_INT_ACYC_SND_HIGH_3                                           0x00000020
#define PNIP_REG_IRQ3EVENT_MID_0_SHFT_INT_ACYC_SND_HIGH_3                                           5
#define PNIP_REG_IRQ3EVENT_MID_0_RSTV_INT_ACYC_SND_HIGH_3                                           0x00000000

	/**
	@defgroup       IRQ3EVENT_MID_0__INT_ACYC_RCV_ERR INT_ACYC_RCV_ERR
	@ingroup        IRQ3EVENT_MID_0
	@param Address  0x00043104
	@param Mask     0x00000040
	@param Shift    6
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_MID_0__MSK_INT_ACYC_RCV_ERR                                              0x00000040
#define PNIP_REG_IRQ3EVENT_MID_0_SHFT_INT_ACYC_RCV_ERR                                              6
#define PNIP_REG_IRQ3EVENT_MID_0_RSTV_INT_ACYC_RCV_ERR                                              0x00000000

	/**
	@defgroup       IRQ3EVENT_MID_0__INT_ACYC_SND_ERR INT_ACYC_SND_ERR
	@ingroup        IRQ3EVENT_MID_0
	@param Address  0x00043104
	@param Mask     0x00000080
	@param Shift    7
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_MID_0__MSK_INT_ACYC_SND_ERR                                              0x00000080
#define PNIP_REG_IRQ3EVENT_MID_0_SHFT_INT_ACYC_SND_ERR                                              7
#define PNIP_REG_IRQ3EVENT_MID_0_RSTV_INT_ACYC_SND_ERR                                              0x00000000

	/**
	@defgroup       IRQ3EVENT_MID_0__INT_CPM_OUTDATASTART INT_CPM_OUTDATASTART
	@ingroup        IRQ3EVENT_MID_0
	@param Address  0x00043104
	@param Mask     0x00000200
	@param Shift    9
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_IRQ3EVENT_MID_0__MSK_INT_CPM_OUTDATASTART                                       0x00000200
#define PNIP_R2_REG_IRQ3EVENT_MID_0_SHFT_INT_CPM_OUTDATASTART                                       9
#define PNIP_R2_REG_IRQ3EVENT_MID_0_RSTV_INT_CPM_OUTDATASTART                                       0x00000000

	/**
	@defgroup       IRQ3EVENT_MID_0__INT_TSB_NBUF_OVERRUN_ERR_IFA INT_TSB_NBUF_OVERRUN_ERR_IFA
	@ingroup        IRQ3EVENT_MID_0
	@param Address  0x00043104
	@param Mask     0x00000200
	@param Shift    9
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ3EVENT_MID_0__MSK_INT_TSB_NBUF_OVERRUN_ERR_IFA                               0x00000200
#define PNIP_R3_REG_IRQ3EVENT_MID_0_SHFT_INT_TSB_NBUF_OVERRUN_ERR_IFA                               9
#define PNIP_R3_REG_IRQ3EVENT_MID_0_RSTV_INT_TSB_NBUF_OVERRUN_ERR_IFA                               0x00000000

	/**
	@defgroup       IRQ3EVENT_MID_0__INT_CPM_OUTDATAVALID INT_CPM_OUTDATAVALID
	@ingroup        IRQ3EVENT_MID_0
	@param Address  0x00043104
	@param Mask     0x00000400
	@param Shift    10
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_IRQ3EVENT_MID_0__MSK_INT_CPM_OUTDATAVALID                                       0x00000400
#define PNIP_R2_REG_IRQ3EVENT_MID_0_SHFT_INT_CPM_OUTDATAVALID                                       10
#define PNIP_R2_REG_IRQ3EVENT_MID_0_RSTV_INT_CPM_OUTDATAVALID                                       0x00000000

	/**
	@defgroup       IRQ3EVENT_MID_0__INT_TSB_NBUF_OVERRUN_ERR_IFB INT_TSB_NBUF_OVERRUN_ERR_IFB
	@ingroup        IRQ3EVENT_MID_0
	@param Address  0x00043104
	@param Mask     0x00000400
	@param Shift    10
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ3EVENT_MID_0__MSK_INT_TSB_NBUF_OVERRUN_ERR_IFB                               0x00000400
#define PNIP_R3_REG_IRQ3EVENT_MID_0_SHFT_INT_TSB_NBUF_OVERRUN_ERR_IFB                               10
#define PNIP_R3_REG_IRQ3EVENT_MID_0_RSTV_INT_TSB_NBUF_OVERRUN_ERR_IFB                               0x00000000

	/**
	@defgroup       IRQ3EVENT_MID_0__INT_CPM_OUTDATAERR INT_CPM_OUTDATAERR
	@ingroup        IRQ3EVENT_MID_0
	@param Address  0x00043104
	@param Mask     0x00000800
	@param Shift    11
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_IRQ3EVENT_MID_0__MSK_INT_CPM_OUTDATAERR                                         0x00000800
#define PNIP_R2_REG_IRQ3EVENT_MID_0_SHFT_INT_CPM_OUTDATAERR                                         11
#define PNIP_R2_REG_IRQ3EVENT_MID_0_RSTV_INT_CPM_OUTDATAERR                                         0x00000000

	/**
	@defgroup       IRQ3EVENT_MID_0__INT_TSB_NOT_FINISHED_ERR_IFA INT_TSB_NOT_FINISHED_ERR_IFA
	@ingroup        IRQ3EVENT_MID_0
	@param Address  0x00043104
	@param Mask     0x00000800
	@param Shift    11
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ3EVENT_MID_0__MSK_INT_TSB_NOT_FINISHED_ERR_IFA                               0x00000800
#define PNIP_R3_REG_IRQ3EVENT_MID_0_SHFT_INT_TSB_NOT_FINISHED_ERR_IFA                               11
#define PNIP_R3_REG_IRQ3EVENT_MID_0_RSTV_INT_TSB_NOT_FINISHED_ERR_IFA                               0x00000000

	/**
	@defgroup       IRQ3EVENT_MID_0__INT_TSB_NOT_FINISHED_ERR_IFB INT_TSB_NOT_FINISHED_ERR_IFB
	@ingroup        IRQ3EVENT_MID_0
	@param Address  0x00043104
	@param Mask     0x00001000
	@param Shift    12
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ3EVENT_MID_0__MSK_INT_TSB_NOT_FINISHED_ERR_IFB                               0x00001000
#define PNIP_R3_REG_IRQ3EVENT_MID_0_SHFT_INT_TSB_NOT_FINISHED_ERR_IFB                               12
#define PNIP_R3_REG_IRQ3EVENT_MID_0_RSTV_INT_TSB_NOT_FINISHED_ERR_IFB                               0x00000000

	/**
	@defgroup       IRQ3EVENT_MID_0__INT_CPM_DMA_ERR INT_CPM_DMA_ERR
	@ingroup        IRQ3EVENT_MID_0
	@param Address  0x00043104
	@param Mask     0x00002000
	@param Shift    13
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_IRQ3EVENT_MID_0__MSK_INT_CPM_DMA_ERR                                            0x00002000
#define PNIP_R2_REG_IRQ3EVENT_MID_0_SHFT_INT_CPM_DMA_ERR                                            13
#define PNIP_R2_REG_IRQ3EVENT_MID_0_RSTV_INT_CPM_DMA_ERR                                            0x00000000

	/**
	@defgroup       IRQ3EVENT_MID_0__INT_CSCOREBOARD_CHANGED_IFA INT_CSCOREBOARD_CHANGED_IFA
	@ingroup        IRQ3EVENT_MID_0
	@param Address  0x00043104
	@param Mask     0x00004000
	@param Shift    14
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_MID_0__MSK_INT_CSCOREBOARD_CHANGED_IFA                                   0x00004000
#define PNIP_REG_IRQ3EVENT_MID_0_SHFT_INT_CSCOREBOARD_CHANGED_IFA                                   14
#define PNIP_REG_IRQ3EVENT_MID_0_RSTV_INT_CSCOREBOARD_CHANGED_IFA                                   0x00000000

	/**
	@defgroup       IRQ3EVENT_MID_0__INT_CSCOREBOARD_CHANGED_IFB INT_CSCOREBOARD_CHANGED_IFB
	@ingroup        IRQ3EVENT_MID_0
	@param Address  0x00043104
	@param Mask     0x00008000
	@param Shift    15
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_MID_0__MSK_INT_CSCOREBOARD_CHANGED_IFB                                   0x00008000
#define PNIP_REG_IRQ3EVENT_MID_0_SHFT_INT_CSCOREBOARD_CHANGED_IFB                                   15
#define PNIP_REG_IRQ3EVENT_MID_0_RSTV_INT_CSCOREBOARD_CHANGED_IFB                                   0x00000000

	/**
	@defgroup       IRQ3EVENT_MID_0__INT_PPM_NOT_FINISHED_IFA INT_PPM_NOT_FINISHED_IFA
	@ingroup        IRQ3EVENT_MID_0
	@param Address  0x00043104
	@param Mask     0x00010000
	@param Shift    16
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_MID_0__MSK_INT_PPM_NOT_FINISHED_IFA                                      0x00010000
#define PNIP_REG_IRQ3EVENT_MID_0_SHFT_INT_PPM_NOT_FINISHED_IFA                                      16
#define PNIP_REG_IRQ3EVENT_MID_0_RSTV_INT_PPM_NOT_FINISHED_IFA                                      0x00000000

	/**
	@defgroup       IRQ3EVENT_MID_0__INT_PPM_NOT_FINISHED_IFB INT_PPM_NOT_FINISHED_IFB
	@ingroup        IRQ3EVENT_MID_0
	@param Address  0x00043104
	@param Mask     0x00020000
	@param Shift    17
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_MID_0__MSK_INT_PPM_NOT_FINISHED_IFB                                      0x00020000
#define PNIP_REG_IRQ3EVENT_MID_0_SHFT_INT_PPM_NOT_FINISHED_IFB                                      17
#define PNIP_REG_IRQ3EVENT_MID_0_RSTV_INT_PPM_NOT_FINISHED_IFB                                      0x00000000

	/**
	@defgroup       IRQ3EVENT_MID_0__INT_PPM_HOL_NOT_EMPTY_IFA INT_PPM_HOL_NOT_EMPTY_IFA
	@ingroup        IRQ3EVENT_MID_0
	@param Address  0x00043104
	@param Mask     0x00040000
	@param Shift    18
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_MID_0__MSK_INT_PPM_HOL_NOT_EMPTY_IFA                                     0x00040000
#define PNIP_REG_IRQ3EVENT_MID_0_SHFT_INT_PPM_HOL_NOT_EMPTY_IFA                                     18
#define PNIP_REG_IRQ3EVENT_MID_0_RSTV_INT_PPM_HOL_NOT_EMPTY_IFA                                     0x00000000

	/**
	@defgroup       IRQ3EVENT_MID_0__INT_PPM_HOL_NOT_EMPTY_IFB INT_PPM_HOL_NOT_EMPTY_IFB
	@ingroup        IRQ3EVENT_MID_0
	@param Address  0x00043104
	@param Mask     0x00080000
	@param Shift    19
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_MID_0__MSK_INT_PPM_HOL_NOT_EMPTY_IFB                                     0x00080000
#define PNIP_REG_IRQ3EVENT_MID_0_SHFT_INT_PPM_HOL_NOT_EMPTY_IFB                                     19
#define PNIP_REG_IRQ3EVENT_MID_0_RSTV_INT_PPM_HOL_NOT_EMPTY_IFB                                     0x00000000

	/**
	@defgroup       IRQ3EVENT_MID_0__INT_PPM_ACWLISTCREATION_NOT_FINISHED INT_PPM_ACWLISTCREATION_NOT_FINISHED
	@ingroup        IRQ3EVENT_MID_0
	@param Address  0x00043104
	@param Mask     0x00100000
	@param Shift    20
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ3EVENT_MID_0__MSK_INT_PPM_ACWLISTCREATION_NOT_FINISHED                       0x00100000
#define PNIP_R3_REG_IRQ3EVENT_MID_0_SHFT_INT_PPM_ACWLISTCREATION_NOT_FINISHED                       20
#define PNIP_R3_REG_IRQ3EVENT_MID_0_RSTV_INT_PPM_ACWLISTCREATION_NOT_FINISHED                       0x00000000

	/**
	@defgroup       IRQ3EVENT_MID_0__INT_PPM_DMA_ERR INT_PPM_DMA_ERR
	@ingroup        IRQ3EVENT_MID_0
	@param Address  0x00043104
	@param Mask     0x00200000
	@param Shift    21
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_IRQ3EVENT_MID_0__MSK_INT_PPM_DMA_ERR                                            0x00200000
#define PNIP_R2_REG_IRQ3EVENT_MID_0_SHFT_INT_PPM_DMA_ERR                                            21
#define PNIP_R2_REG_IRQ3EVENT_MID_0_RSTV_INT_PPM_DMA_ERR                                            0x00000000

	/**
	@defgroup       IRQ3EVENT_MID_0__INT_PPM_FIRSTSEND_IFA INT_PPM_FIRSTSEND_IFA
	@ingroup        IRQ3EVENT_MID_0
	@param Address  0x00043104
	@param Mask     0x00400000
	@param Shift    22
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_MID_0__MSK_INT_PPM_FIRSTSEND_IFA                                         0x00400000
#define PNIP_REG_IRQ3EVENT_MID_0_SHFT_INT_PPM_FIRSTSEND_IFA                                         22
#define PNIP_REG_IRQ3EVENT_MID_0_RSTV_INT_PPM_FIRSTSEND_IFA                                         0x00000000

	/**
	@defgroup       IRQ3EVENT_MID_0__INT_PPM_FIRSTSEND_IFB INT_PPM_FIRSTSEND_IFB
	@ingroup        IRQ3EVENT_MID_0
	@param Address  0x00043104
	@param Mask     0x00800000
	@param Shift    23
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_MID_0__MSK_INT_PPM_FIRSTSEND_IFB                                         0x00800000
#define PNIP_REG_IRQ3EVENT_MID_0_SHFT_INT_PPM_FIRSTSEND_IFB                                         23
#define PNIP_REG_IRQ3EVENT_MID_0_RSTV_INT_PPM_FIRSTSEND_IFB                                         0x00000000

	/**
	@defgroup       IRQ3EVENT_MID_0__PN_EXT_IRQ_3_0 PN_EXT_IRQ_3_0
	@ingroup        IRQ3EVENT_MID_0
	@param Address  0x00043104
	@param Mask     0x0F000000
	@param Shift    24
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_MID_0__MSK_PN_EXT_IRQ_3_0                                                0x0F000000
#define PNIP_REG_IRQ3EVENT_MID_0_SHFT_PN_EXT_IRQ_3_0                                                24
#define PNIP_REG_IRQ3EVENT_MID_0_RSTV_PN_EXT_IRQ_3_0                                                0x00000000

	/**
	@defgroup       IRQ3EVENT_MID_0__EVENT_BITS_63_60 EVENT_BITS_63_60
	@ingroup        IRQ3EVENT_MID_0
	@param Address  0x00043104
	@param Mask     0xF0000000
	@param Shift    28
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_MID_0__MSK_EVENT_BITS_63_60                                              0xF0000000
#define PNIP_REG_IRQ3EVENT_MID_0_SHFT_EVENT_BITS_63_60                                              28
#define PNIP_REG_IRQ3EVENT_MID_0_RSTV_EVENT_BITS_63_60                                              0x00000000


	/**
	@defgroup       IRQ3EVENT_HIGH_0 IRQ3EVENT_HIGH_0
	@ingroup        Register
	@param Address  0x00043108
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ3EVENT_HIGH_0                                                                   0x00043108
#define PNIP_REG_IRQ3EVENT_HIGH_0                                                                   0x000004C4
#define PNIP_REG_IRQ3EVENT_HIGH_0_RST__VAL                                                          0x00000000

	/**
	@defgroup       IRQ3EVENT_HIGH_0__INT_PLL_IN_A INT_PLL_IN_A
	@ingroup        IRQ3EVENT_HIGH_0
	@param Address  0x00043108
	@param Mask     0x00000001
	@param Shift    0
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_HIGH_0__MSK_INT_PLL_IN_A                                                 0x00000001
#define PNIP_REG_IRQ3EVENT_HIGH_0_SHFT_INT_PLL_IN_A                                                 0
#define PNIP_REG_IRQ3EVENT_HIGH_0_RSTV_INT_PLL_IN_A                                                 0x00000000

	/**
	@defgroup       IRQ3EVENT_HIGH_0__INT_PLL_IN_B INT_PLL_IN_B
	@ingroup        IRQ3EVENT_HIGH_0
	@param Address  0x00043108
	@param Mask     0x00000002
	@param Shift    1
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_HIGH_0__MSK_INT_PLL_IN_B                                                 0x00000002
#define PNIP_REG_IRQ3EVENT_HIGH_0_SHFT_INT_PLL_IN_B                                                 1
#define PNIP_REG_IRQ3EVENT_HIGH_0_RSTV_INT_PLL_IN_B                                                 0x00000000

	/**
	@defgroup       IRQ3EVENT_HIGH_0__INT_PLL_IN_TIME INT_PLL_IN_TIME
	@ingroup        IRQ3EVENT_HIGH_0
	@param Address  0x00043108
	@param Mask     0x00000004
	@param Shift    2
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_HIGH_0__MSK_INT_PLL_IN_TIME                                              0x00000004
#define PNIP_REG_IRQ3EVENT_HIGH_0_SHFT_INT_PLL_IN_TIME                                              2
#define PNIP_REG_IRQ3EVENT_HIGH_0_RSTV_INT_PLL_IN_TIME                                              0x00000000

	/**
	@defgroup       IRQ3EVENT_HIGH_0__INT_PLL0 INT_PLL0
	@ingroup        IRQ3EVENT_HIGH_0
	@param Address  0x00043108
	@param Mask     0x00000008
	@param Shift    3
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_HIGH_0__MSK_INT_PLL0                                                     0x00000008
#define PNIP_REG_IRQ3EVENT_HIGH_0_SHFT_INT_PLL0                                                     3
#define PNIP_REG_IRQ3EVENT_HIGH_0_RSTV_INT_PLL0                                                     0x00000000

	/**
	@defgroup       IRQ3EVENT_HIGH_0__INT_PLL1 INT_PLL1
	@ingroup        IRQ3EVENT_HIGH_0
	@param Address  0x00043108
	@param Mask     0x00000010
	@param Shift    4
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_HIGH_0__MSK_INT_PLL1                                                     0x00000010
#define PNIP_REG_IRQ3EVENT_HIGH_0_SHFT_INT_PLL1                                                     4
#define PNIP_REG_IRQ3EVENT_HIGH_0_RSTV_INT_PLL1                                                     0x00000000

	/**
	@defgroup       IRQ3EVENT_HIGH_0__INT_PLL2 INT_PLL2
	@ingroup        IRQ3EVENT_HIGH_0
	@param Address  0x00043108
	@param Mask     0x00000020
	@param Shift    5
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_HIGH_0__MSK_INT_PLL2                                                     0x00000020
#define PNIP_REG_IRQ3EVENT_HIGH_0_SHFT_INT_PLL2                                                     5
#define PNIP_REG_IRQ3EVENT_HIGH_0_RSTV_INT_PLL2                                                     0x00000000

	/**
	@defgroup       IRQ3EVENT_HIGH_0__INT_PLL3 INT_PLL3
	@ingroup        IRQ3EVENT_HIGH_0
	@param Address  0x00043108
	@param Mask     0x00000040
	@param Shift    6
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_HIGH_0__MSK_INT_PLL3                                                     0x00000040
#define PNIP_REG_IRQ3EVENT_HIGH_0_SHFT_INT_PLL3                                                     6
#define PNIP_REG_IRQ3EVENT_HIGH_0_RSTV_INT_PLL3                                                     0x00000000

	/**
	@defgroup       IRQ3EVENT_HIGH_0__INT_PLL4 INT_PLL4
	@ingroup        IRQ3EVENT_HIGH_0
	@param Address  0x00043108
	@param Mask     0x00000080
	@param Shift    7
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_HIGH_0__MSK_INT_PLL4                                                     0x00000080
#define PNIP_REG_IRQ3EVENT_HIGH_0_SHFT_INT_PLL4                                                     7
#define PNIP_REG_IRQ3EVENT_HIGH_0_RSTV_INT_PLL4                                                     0x00000000

	/**
	@defgroup       IRQ3EVENT_HIGH_0__INT_PLL5 INT_PLL5
	@ingroup        IRQ3EVENT_HIGH_0
	@param Address  0x00043108
	@param Mask     0x00000100
	@param Shift    8
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_HIGH_0__MSK_INT_PLL5                                                     0x00000100
#define PNIP_REG_IRQ3EVENT_HIGH_0_SHFT_INT_PLL5                                                     8
#define PNIP_REG_IRQ3EVENT_HIGH_0_RSTV_INT_PLL5                                                     0x00000000

	/**
	@defgroup       IRQ3EVENT_HIGH_0__INT_PLL6 INT_PLL6
	@ingroup        IRQ3EVENT_HIGH_0
	@param Address  0x00043108
	@param Mask     0x00000200
	@param Shift    9
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_HIGH_0__MSK_INT_PLL6                                                     0x00000200
#define PNIP_REG_IRQ3EVENT_HIGH_0_SHFT_INT_PLL6                                                     9
#define PNIP_REG_IRQ3EVENT_HIGH_0_RSTV_INT_PLL6                                                     0x00000000

	/**
	@defgroup       IRQ3EVENT_HIGH_0__INT_PLL7 INT_PLL7
	@ingroup        IRQ3EVENT_HIGH_0
	@param Address  0x00043108
	@param Mask     0x00000400
	@param Shift    10
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_HIGH_0__MSK_INT_PLL7                                                     0x00000400
#define PNIP_REG_IRQ3EVENT_HIGH_0_SHFT_INT_PLL7                                                     10
#define PNIP_REG_IRQ3EVENT_HIGH_0_RSTV_INT_PLL7                                                     0x00000000

	/**
	@defgroup       IRQ3EVENT_HIGH_0__INT_PLL8 INT_PLL8
	@ingroup        IRQ3EVENT_HIGH_0
	@param Address  0x00043108
	@param Mask     0x00000800
	@param Shift    11
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_HIGH_0__MSK_INT_PLL8                                                     0x00000800
#define PNIP_REG_IRQ3EVENT_HIGH_0_SHFT_INT_PLL8                                                     11
#define PNIP_REG_IRQ3EVENT_HIGH_0_RSTV_INT_PLL8                                                     0x00000000

	/**
	@defgroup       IRQ3EVENT_HIGH_0__INT_PLL9 INT_PLL9
	@ingroup        IRQ3EVENT_HIGH_0
	@param Address  0x00043108
	@param Mask     0x00001000
	@param Shift    12
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_HIGH_0__MSK_INT_PLL9                                                     0x00001000
#define PNIP_REG_IRQ3EVENT_HIGH_0_SHFT_INT_PLL9                                                     12
#define PNIP_REG_IRQ3EVENT_HIGH_0_RSTV_INT_PLL9                                                     0x00000000

	/**
	@defgroup       IRQ3EVENT_HIGH_0__INT_WD INT_WD
	@ingroup        IRQ3EVENT_HIGH_0
	@param Address  0x00043108
	@param Mask     0x00010000
	@param Shift    16
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_HIGH_0__MSK_INT_WD                                                       0x00010000
#define PNIP_REG_IRQ3EVENT_HIGH_0_SHFT_INT_WD                                                       16
#define PNIP_REG_IRQ3EVENT_HIGH_0_RSTV_INT_WD                                                       0x00000000

	/**
	@defgroup       IRQ3EVENT_HIGH_0__INT_TIMER_0 INT_TIMER_0
	@ingroup        IRQ3EVENT_HIGH_0
	@param Address  0x00043108
	@param Mask     0x00020000
	@param Shift    17
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_HIGH_0__MSK_INT_TIMER_0                                                  0x00020000
#define PNIP_REG_IRQ3EVENT_HIGH_0_SHFT_INT_TIMER_0                                                  17
#define PNIP_REG_IRQ3EVENT_HIGH_0_RSTV_INT_TIMER_0                                                  0x00000000

	/**
	@defgroup       IRQ3EVENT_HIGH_0__INT_TIMER_1 INT_TIMER_1
	@ingroup        IRQ3EVENT_HIGH_0
	@param Address  0x00043108
	@param Mask     0x00040000
	@param Shift    18
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_HIGH_0__MSK_INT_TIMER_1                                                  0x00040000
#define PNIP_REG_IRQ3EVENT_HIGH_0_SHFT_INT_TIMER_1                                                  18
#define PNIP_REG_IRQ3EVENT_HIGH_0_RSTV_INT_TIMER_1                                                  0x00000000

	/**
	@defgroup       IRQ3EVENT_HIGH_0__INT_TIMER_2 INT_TIMER_2
	@ingroup        IRQ3EVENT_HIGH_0
	@param Address  0x00043108
	@param Mask     0x00080000
	@param Shift    19
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_HIGH_0__MSK_INT_TIMER_2                                                  0x00080000
#define PNIP_REG_IRQ3EVENT_HIGH_0_SHFT_INT_TIMER_2                                                  19
#define PNIP_REG_IRQ3EVENT_HIGH_0_RSTV_INT_TIMER_2                                                  0x00000000

	/**
	@defgroup       IRQ3EVENT_HIGH_0__INT_I2C INT_I2C
	@ingroup        IRQ3EVENT_HIGH_0
	@param Address  0x00043108
	@param Mask     0x00100000
	@param Shift    20
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3EVENT_HIGH_0__MSK_INT_I2C                                                      0x00100000
#define PNIP_REG_IRQ3EVENT_HIGH_0_SHFT_INT_I2C                                                      20
#define PNIP_REG_IRQ3EVENT_HIGH_0_RSTV_INT_I2C                                                      0x00000000


	/**
	@defgroup       IRQ3MASK_LOW_0 IRQ3MASK_LOW_0
	@ingroup        Register
	@param Address  0x0004310C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ3MASK_LOW_0                                                                     0x0004310C
#define PNIP_REG_IRQ3MASK_LOW_0                                                                     0x000004C8
#define PNIP_REG_IRQ3MASK_LOW_0_RST__VAL                                                            0xFFFFFFFF

	/**
	@defgroup       IRQ3MASK_LOW_0__MASK_BITS_31_0 MASK_BITS_31_0
	@ingroup        IRQ3MASK_LOW_0
	@param Address  0x0004310C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0xFFFFFFFF
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3MASK_LOW_0__MSK_MASK_BITS_31_0                                                 0xFFFFFFFF
#define PNIP_REG_IRQ3MASK_LOW_0_SHFT_MASK_BITS_31_0                                                 0
#define PNIP_REG_IRQ3MASK_LOW_0_RSTV_MASK_BITS_31_0                                                 0xFFFFFFFF


	/**
	@defgroup       IRQ3MASK_MID_0 IRQ3MASK_MID_0
	@ingroup        Register
	@param Address  0x00043110
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ3MASK_MID_0                                                                     0x00043110
#define PNIP_REG_IRQ3MASK_MID_0                                                                     0x000004CC
#define PNIP_REG_IRQ3MASK_MID_0_RST__VAL                                                            0xFFFFFFFF

	/**
	@defgroup       IRQ3MASK_MID_0__MASK_BITS_63_32 MASK_BITS_63_32
	@ingroup        IRQ3MASK_MID_0
	@param Address  0x00043110
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0xFFFFFFFF
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3MASK_MID_0__MSK_MASK_BITS_63_32                                                0xFFFFFFFF
#define PNIP_REG_IRQ3MASK_MID_0_SHFT_MASK_BITS_63_32                                                0
#define PNIP_REG_IRQ3MASK_MID_0_RSTV_MASK_BITS_63_32                                                0xFFFFFFFF


	/**
	@defgroup       IRQ3MASK_HIGH_0 IRQ3MASK_HIGH_0
	@ingroup        Register
	@param Address  0x00043114
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ3MASK_HIGH_0                                                                    0x00043114
#define PNIP_REG_IRQ3MASK_HIGH_0                                                                    0x000004D0
#define PNIP_REG_IRQ3MASK_HIGH_0_RST__VAL                                                           0x003FFFFF

	/**
	@defgroup       IRQ3MASK_HIGH_0__MASK_BITS_85_64 MASK_BITS_85_64
	@ingroup        IRQ3MASK_HIGH_0
	@param Address  0x00043114
	@param Mask     0x003FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x003FFFFF
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3MASK_HIGH_0__MSK_MASK_BITS_85_64                                               0x003FFFFF
#define PNIP_REG_IRQ3MASK_HIGH_0_SHFT_MASK_BITS_85_64                                               0
#define PNIP_REG_IRQ3MASK_HIGH_0_RSTV_MASK_BITS_85_64                                               0x003FFFFF


	/**
	@defgroup       IRQ3_LOW_0 IRQ3_LOW_0
	@ingroup        Register
	@param Address  0x00043118
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ3_LOW_0                                                                         0x00043118
#define PNIP_REG_IRQ3_LOW_0                                                                         0x000004D4
#define PNIP_REG_IRQ3_LOW_0_RST__VAL                                                                0x00000000

	/**
	@defgroup       IRQ3_LOW_0__IRQ_BITS_31_0 IRQ_BITS_31_0
	@ingroup        IRQ3_LOW_0
	@param Address  0x00043118
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3_LOW_0__MSK_IRQ_BITS_31_0                                                      0xFFFFFFFF
#define PNIP_REG_IRQ3_LOW_0_SHFT_IRQ_BITS_31_0                                                      0
#define PNIP_REG_IRQ3_LOW_0_RSTV_IRQ_BITS_31_0                                                      0x00000000


	/**
	@defgroup       IRQ3_MID_0 IRQ3_MID_0
	@ingroup        Register
	@param Address  0x0004311C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ3_MID_0                                                                         0x0004311C
#define PNIP_REG_IRQ3_MID_0                                                                         0x000004D8
#define PNIP_REG_IRQ3_MID_0_RST__VAL                                                                0x00000000

	/**
	@defgroup       IRQ3_MID_0__IRQ_BITS_63_32 IRQ_BITS_63_32
	@ingroup        IRQ3_MID_0
	@param Address  0x0004311C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3_MID_0__MSK_IRQ_BITS_63_32                                                     0xFFFFFFFF
#define PNIP_REG_IRQ3_MID_0_SHFT_IRQ_BITS_63_32                                                     0
#define PNIP_REG_IRQ3_MID_0_RSTV_IRQ_BITS_63_32                                                     0x00000000


	/**
	@defgroup       IRQ3_HIGH_0 IRQ3_HIGH_0
	@ingroup        Register
	@param Address  0x00043120
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ3_HIGH_0                                                                        0x00043120
#define PNIP_REG_IRQ3_HIGH_0                                                                        0x000004DC
#define PNIP_REG_IRQ3_HIGH_0_RST__VAL                                                               0x00000000

	/**
	@defgroup       IRQ3_HIGH_0__IRQ_BITS_85_64 IRQ_BITS_85_64
	@ingroup        IRQ3_HIGH_0
	@param Address  0x00043120
	@param Mask     0x003FFFFF
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3_HIGH_0__MSK_IRQ_BITS_85_64                                                    0x003FFFFF
#define PNIP_REG_IRQ3_HIGH_0_SHFT_IRQ_BITS_85_64                                                    0
#define PNIP_REG_IRQ3_HIGH_0_RSTV_IRQ_BITS_85_64                                                    0x00000000


	/**
	@defgroup       IRQ3ACK_LOW_0 IRQ3ACK_LOW_0
	@ingroup        Register
	@param Address  0x00043124
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ3ACK_LOW_0                                                                      0x00043124
#define PNIP_REG_IRQ3ACK_LOW_0                                                                      0x000004E0
#define PNIP_REG_IRQ3ACK_LOW_0_RST__VAL                                                             0x00000000

	/**
	@defgroup       IRQ3ACK_LOW_0__ACK_BITS_31_0 ACK_BITS_31_0
	@ingroup        IRQ3ACK_LOW_0
	@param Address  0x00043124
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3ACK_LOW_0__MSK_ACK_BITS_31_0                                                   0xFFFFFFFF
#define PNIP_REG_IRQ3ACK_LOW_0_SHFT_ACK_BITS_31_0                                                   0
#define PNIP_REG_IRQ3ACK_LOW_0_RSTV_ACK_BITS_31_0                                                   0x00000000


	/**
	@defgroup       IRQ3ACK_MID_0 IRQ3ACK_MID_0
	@ingroup        Register
	@param Address  0x00043128
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ3ACK_MID_0                                                                      0x00043128
#define PNIP_REG_IRQ3ACK_MID_0                                                                      0x000004E4
#define PNIP_REG_IRQ3ACK_MID_0_RST__VAL                                                             0x00000000

	/**
	@defgroup       IRQ3ACK_MID_0__ACK_BITS_63_32 ACK_BITS_63_32
	@ingroup        IRQ3ACK_MID_0
	@param Address  0x00043128
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3ACK_MID_0__MSK_ACK_BITS_63_32                                                  0xFFFFFFFF
#define PNIP_REG_IRQ3ACK_MID_0_SHFT_ACK_BITS_63_32                                                  0
#define PNIP_REG_IRQ3ACK_MID_0_RSTV_ACK_BITS_63_32                                                  0x00000000


	/**
	@defgroup       IRQ3ACK_HIGH_0 IRQ3ACK_HIGH_0
	@ingroup        Register
	@param Address  0x0004312C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ3ACK_HIGH_0                                                                     0x0004312C
#define PNIP_REG_IRQ3ACK_HIGH_0                                                                     0x000004E8
#define PNIP_REG_IRQ3ACK_HIGH_0_RST__VAL                                                            0x00000000

	/**
	@defgroup       IRQ3ACK_HIGH_0__ACK_BITS_85_64 ACK_BITS_85_64
	@ingroup        IRQ3ACK_HIGH_0
	@param Address  0x0004312C
	@param Mask     0x003FFFFF
	@param Shift    0
	@param Access   r,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3ACK_HIGH_0__MSK_ACK_BITS_85_64                                                 0x003FFFFF
#define PNIP_REG_IRQ3ACK_HIGH_0_SHFT_ACK_BITS_85_64                                                 0
#define PNIP_REG_IRQ3ACK_HIGH_0_RSTV_ACK_BITS_85_64                                                 0x00000000


	/**
	@defgroup       IRQ3_EOI_0 IRQ3_EOI_0
	@ingroup        Register
	@param Address  0x00043130
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ3_EOI_0                                                                         0x00043130
#define PNIP_REG_IRQ3_EOI_0                                                                         0x000004EC
#define PNIP_REG_IRQ3_EOI_0_RST__VAL                                                                0x00000000

	/**
	@defgroup       IRQ3_EOI_0__WAIT_TIME WAIT_TIME
	@ingroup        IRQ3_EOI_0
	@param Address  0x00043130
	@param Mask     0x00003FFF
	@param Shift    0
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3_EOI_0__MSK_WAIT_TIME                                                          0x00003FFF
#define PNIP_REG_IRQ3_EOI_0_SHFT_WAIT_TIME                                                          0
#define PNIP_REG_IRQ3_EOI_0_RSTV_WAIT_TIME                                                          0x00000000

	/**
	@defgroup       IRQ3_EOI_0__IRQ_TRIGGER IRQ_TRIGGER
	@ingroup        IRQ3_EOI_0
	@param Address  0x00043130
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ3_EOI_0__MSK_IRQ_TRIGGER                                                     0x80000000
#define PNIP_R3_REG_IRQ3_EOI_0_SHFT_IRQ_TRIGGER                                                     31
#define PNIP_R3_REG_IRQ3_EOI_0_RSTV_IRQ_TRIGGER                                                     0x00000000


	/**
	@defgroup       IRQ3CONTROL_MUX2 IRQ3CONTROL_MUX2
	@ingroup        Register
	@param Address  0x00043300
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w,rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ3CONTROL_MUX2                                                                   0x00043300
#define PNIP_REG_IRQ3CONTROL_MUX2                                                                   0x000004F0
#define PNIP_REG_IRQ3CONTROL_MUX2_RST__VAL                                                          0x0000007F

	/**
	@defgroup       IRQ3CONTROL_MUX2__IRQ_SELECTMUX IRQ_SELECTMUX
	@ingroup        IRQ3CONTROL_MUX2
	@param Address  0x00043300
	@param Mask     0x0000007F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000007F
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3CONTROL_MUX2__MSK_IRQ_SELECTMUX                                                0x0000007F
#define PNIP_REG_IRQ3CONTROL_MUX2_SHFT_IRQ_SELECTMUX                                                0
#define PNIP_REG_IRQ3CONTROL_MUX2_RSTV_IRQ_SELECTMUX                                                0x0000007F

	/**
	@defgroup       IRQ3CONTROL_MUX2__IRQ_EVENT IRQ_EVENT
	@ingroup        IRQ3CONTROL_MUX2
	@param Address  0x00043300
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3CONTROL_MUX2__MSK_IRQ_EVENT                                                    0x00000100
#define PNIP_REG_IRQ3CONTROL_MUX2_SHFT_IRQ_EVENT                                                    8
#define PNIP_REG_IRQ3CONTROL_MUX2_RSTV_IRQ_EVENT                                                    0x00000000

	/**
	@defgroup       IRQ3CONTROL_MUX2__IRQ_WAITTIME IRQ_WAITTIME
	@ingroup        IRQ3CONTROL_MUX2
	@param Address  0x00043300
	@param Mask     0x01FF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3CONTROL_MUX2__MSK_IRQ_WAITTIME                                                 0x01FF0000
#define PNIP_REG_IRQ3CONTROL_MUX2_SHFT_IRQ_WAITTIME                                                 16
#define PNIP_REG_IRQ3CONTROL_MUX2_RSTV_IRQ_WAITTIME                                                 0x00000000

	/**
	@defgroup       IRQ3CONTROL_MUX2__IRQ_TRIGGER IRQ_TRIGGER
	@ingroup        IRQ3CONTROL_MUX2
	@param Address  0x00043300
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ3CONTROL_MUX2__MSK_IRQ_TRIGGER                                               0x80000000
#define PNIP_R3_REG_IRQ3CONTROL_MUX2_SHFT_IRQ_TRIGGER                                               31
#define PNIP_R3_REG_IRQ3CONTROL_MUX2_RSTV_IRQ_TRIGGER                                               0x00000000


	/**
	@defgroup       IRQ3CONTROL_MUX3 IRQ3CONTROL_MUX3
	@ingroup        Register
	@param Address  0x00043304
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w,rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ3CONTROL_MUX3                                                                   0x00043304
#define PNIP_REG_IRQ3CONTROL_MUX3                                                                   0x000004F4
#define PNIP_REG_IRQ3CONTROL_MUX3_RST__VAL                                                          0x0000007F

	/**
	@defgroup       IRQ3CONTROL_MUX3__IRQ_SELECTMUX IRQ_SELECTMUX
	@ingroup        IRQ3CONTROL_MUX3
	@param Address  0x00043304
	@param Mask     0x0000007F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000007F
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3CONTROL_MUX3__MSK_IRQ_SELECTMUX                                                0x0000007F
#define PNIP_REG_IRQ3CONTROL_MUX3_SHFT_IRQ_SELECTMUX                                                0
#define PNIP_REG_IRQ3CONTROL_MUX3_RSTV_IRQ_SELECTMUX                                                0x0000007F

	/**
	@defgroup       IRQ3CONTROL_MUX3__IRQ_EVENT IRQ_EVENT
	@ingroup        IRQ3CONTROL_MUX3
	@param Address  0x00043304
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3CONTROL_MUX3__MSK_IRQ_EVENT                                                    0x00000100
#define PNIP_REG_IRQ3CONTROL_MUX3_SHFT_IRQ_EVENT                                                    8
#define PNIP_REG_IRQ3CONTROL_MUX3_RSTV_IRQ_EVENT                                                    0x00000000

	/**
	@defgroup       IRQ3CONTROL_MUX3__IRQ_WAITTIME IRQ_WAITTIME
	@ingroup        IRQ3CONTROL_MUX3
	@param Address  0x00043304
	@param Mask     0x01FF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3CONTROL_MUX3__MSK_IRQ_WAITTIME                                                 0x01FF0000
#define PNIP_REG_IRQ3CONTROL_MUX3_SHFT_IRQ_WAITTIME                                                 16
#define PNIP_REG_IRQ3CONTROL_MUX3_RSTV_IRQ_WAITTIME                                                 0x00000000

	/**
	@defgroup       IRQ3CONTROL_MUX3__IRQ_TRIGGER IRQ_TRIGGER
	@ingroup        IRQ3CONTROL_MUX3
	@param Address  0x00043304
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ3CONTROL_MUX3__MSK_IRQ_TRIGGER                                               0x80000000
#define PNIP_R3_REG_IRQ3CONTROL_MUX3_SHFT_IRQ_TRIGGER                                               31
#define PNIP_R3_REG_IRQ3CONTROL_MUX3_RSTV_IRQ_TRIGGER                                               0x00000000


	/**
	@defgroup       IRQ3CONTROL_MUX4 IRQ3CONTROL_MUX4
	@ingroup        Register
	@param Address  0x00043308
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w,rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ3CONTROL_MUX4                                                                   0x00043308
#define PNIP_REG_IRQ3CONTROL_MUX4                                                                   0x000004F8
#define PNIP_REG_IRQ3CONTROL_MUX4_RST__VAL                                                          0x0000007F

	/**
	@defgroup       IRQ3CONTROL_MUX4__IRQ_SELECTMUX IRQ_SELECTMUX
	@ingroup        IRQ3CONTROL_MUX4
	@param Address  0x00043308
	@param Mask     0x0000007F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000007F
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3CONTROL_MUX4__MSK_IRQ_SELECTMUX                                                0x0000007F
#define PNIP_REG_IRQ3CONTROL_MUX4_SHFT_IRQ_SELECTMUX                                                0
#define PNIP_REG_IRQ3CONTROL_MUX4_RSTV_IRQ_SELECTMUX                                                0x0000007F

	/**
	@defgroup       IRQ3CONTROL_MUX4__IRQ_EVENT IRQ_EVENT
	@ingroup        IRQ3CONTROL_MUX4
	@param Address  0x00043308
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3CONTROL_MUX4__MSK_IRQ_EVENT                                                    0x00000100
#define PNIP_REG_IRQ3CONTROL_MUX4_SHFT_IRQ_EVENT                                                    8
#define PNIP_REG_IRQ3CONTROL_MUX4_RSTV_IRQ_EVENT                                                    0x00000000

	/**
	@defgroup       IRQ3CONTROL_MUX4__IRQ_WAITTIME IRQ_WAITTIME
	@ingroup        IRQ3CONTROL_MUX4
	@param Address  0x00043308
	@param Mask     0x01FF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3CONTROL_MUX4__MSK_IRQ_WAITTIME                                                 0x01FF0000
#define PNIP_REG_IRQ3CONTROL_MUX4_SHFT_IRQ_WAITTIME                                                 16
#define PNIP_REG_IRQ3CONTROL_MUX4_RSTV_IRQ_WAITTIME                                                 0x00000000

	/**
	@defgroup       IRQ3CONTROL_MUX4__IRQ_TRIGGER IRQ_TRIGGER
	@ingroup        IRQ3CONTROL_MUX4
	@param Address  0x00043308
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ3CONTROL_MUX4__MSK_IRQ_TRIGGER                                               0x80000000
#define PNIP_R3_REG_IRQ3CONTROL_MUX4_SHFT_IRQ_TRIGGER                                               31
#define PNIP_R3_REG_IRQ3CONTROL_MUX4_RSTV_IRQ_TRIGGER                                               0x00000000


	/**
	@defgroup       IRQ3CONTROL_MUX5 IRQ3CONTROL_MUX5
	@ingroup        Register
	@param Address  0x0004330C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w,rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ3CONTROL_MUX5                                                                   0x0004330C
#define PNIP_REG_IRQ3CONTROL_MUX5                                                                   0x000004FC
#define PNIP_REG_IRQ3CONTROL_MUX5_RST__VAL                                                          0x0000007F

	/**
	@defgroup       IRQ3CONTROL_MUX5__IRQ_SELECTMUX IRQ_SELECTMUX
	@ingroup        IRQ3CONTROL_MUX5
	@param Address  0x0004330C
	@param Mask     0x0000007F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000007F
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3CONTROL_MUX5__MSK_IRQ_SELECTMUX                                                0x0000007F
#define PNIP_REG_IRQ3CONTROL_MUX5_SHFT_IRQ_SELECTMUX                                                0
#define PNIP_REG_IRQ3CONTROL_MUX5_RSTV_IRQ_SELECTMUX                                                0x0000007F

	/**
	@defgroup       IRQ3CONTROL_MUX5__IRQ_EVENT IRQ_EVENT
	@ingroup        IRQ3CONTROL_MUX5
	@param Address  0x0004330C
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3CONTROL_MUX5__MSK_IRQ_EVENT                                                    0x00000100
#define PNIP_REG_IRQ3CONTROL_MUX5_SHFT_IRQ_EVENT                                                    8
#define PNIP_REG_IRQ3CONTROL_MUX5_RSTV_IRQ_EVENT                                                    0x00000000

	/**
	@defgroup       IRQ3CONTROL_MUX5__IRQ_WAITTIME IRQ_WAITTIME
	@ingroup        IRQ3CONTROL_MUX5
	@param Address  0x0004330C
	@param Mask     0x01FF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3CONTROL_MUX5__MSK_IRQ_WAITTIME                                                 0x01FF0000
#define PNIP_REG_IRQ3CONTROL_MUX5_SHFT_IRQ_WAITTIME                                                 16
#define PNIP_REG_IRQ3CONTROL_MUX5_RSTV_IRQ_WAITTIME                                                 0x00000000

	/**
	@defgroup       IRQ3CONTROL_MUX5__IRQ_TRIGGER IRQ_TRIGGER
	@ingroup        IRQ3CONTROL_MUX5
	@param Address  0x0004330C
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ3CONTROL_MUX5__MSK_IRQ_TRIGGER                                               0x80000000
#define PNIP_R3_REG_IRQ3CONTROL_MUX5_SHFT_IRQ_TRIGGER                                               31
#define PNIP_R3_REG_IRQ3CONTROL_MUX5_RSTV_IRQ_TRIGGER                                               0x00000000


	/**
	@defgroup       IRQ3CONTROL_MUX6 IRQ3CONTROL_MUX6
	@ingroup        Register
	@param Address  0x00043310
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w,rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ3CONTROL_MUX6                                                                   0x00043310
#define PNIP_REG_IRQ3CONTROL_MUX6                                                                   0x00000500
#define PNIP_REG_IRQ3CONTROL_MUX6_RST__VAL                                                          0x0000007F

	/**
	@defgroup       IRQ3CONTROL_MUX6__IRQ_SELECTMUX IRQ_SELECTMUX
	@ingroup        IRQ3CONTROL_MUX6
	@param Address  0x00043310
	@param Mask     0x0000007F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000007F
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3CONTROL_MUX6__MSK_IRQ_SELECTMUX                                                0x0000007F
#define PNIP_REG_IRQ3CONTROL_MUX6_SHFT_IRQ_SELECTMUX                                                0
#define PNIP_REG_IRQ3CONTROL_MUX6_RSTV_IRQ_SELECTMUX                                                0x0000007F

	/**
	@defgroup       IRQ3CONTROL_MUX6__IRQ_EVENT IRQ_EVENT
	@ingroup        IRQ3CONTROL_MUX6
	@param Address  0x00043310
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3CONTROL_MUX6__MSK_IRQ_EVENT                                                    0x00000100
#define PNIP_REG_IRQ3CONTROL_MUX6_SHFT_IRQ_EVENT                                                    8
#define PNIP_REG_IRQ3CONTROL_MUX6_RSTV_IRQ_EVENT                                                    0x00000000

	/**
	@defgroup       IRQ3CONTROL_MUX6__IRQ_WAITTIME IRQ_WAITTIME
	@ingroup        IRQ3CONTROL_MUX6
	@param Address  0x00043310
	@param Mask     0x01FF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3CONTROL_MUX6__MSK_IRQ_WAITTIME                                                 0x01FF0000
#define PNIP_REG_IRQ3CONTROL_MUX6_SHFT_IRQ_WAITTIME                                                 16
#define PNIP_REG_IRQ3CONTROL_MUX6_RSTV_IRQ_WAITTIME                                                 0x00000000

	/**
	@defgroup       IRQ3CONTROL_MUX6__IRQ_TRIGGER IRQ_TRIGGER
	@ingroup        IRQ3CONTROL_MUX6
	@param Address  0x00043310
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ3CONTROL_MUX6__MSK_IRQ_TRIGGER                                               0x80000000
#define PNIP_R3_REG_IRQ3CONTROL_MUX6_SHFT_IRQ_TRIGGER                                               31
#define PNIP_R3_REG_IRQ3CONTROL_MUX6_RSTV_IRQ_TRIGGER                                               0x00000000


	/**
	@defgroup       IRQ3CONTROL_MUX7 IRQ3CONTROL_MUX7
	@ingroup        Register
	@param Address  0x00043314
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w,rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ3CONTROL_MUX7                                                                   0x00043314
#define PNIP_REG_IRQ3CONTROL_MUX7                                                                   0x00000504
#define PNIP_REG_IRQ3CONTROL_MUX7_RST__VAL                                                          0x0000007F

	/**
	@defgroup       IRQ3CONTROL_MUX7__IRQ_SELECTMUX IRQ_SELECTMUX
	@ingroup        IRQ3CONTROL_MUX7
	@param Address  0x00043314
	@param Mask     0x0000007F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000007F
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3CONTROL_MUX7__MSK_IRQ_SELECTMUX                                                0x0000007F
#define PNIP_REG_IRQ3CONTROL_MUX7_SHFT_IRQ_SELECTMUX                                                0
#define PNIP_REG_IRQ3CONTROL_MUX7_RSTV_IRQ_SELECTMUX                                                0x0000007F

	/**
	@defgroup       IRQ3CONTROL_MUX7__IRQ_EVENT IRQ_EVENT
	@ingroup        IRQ3CONTROL_MUX7
	@param Address  0x00043314
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3CONTROL_MUX7__MSK_IRQ_EVENT                                                    0x00000100
#define PNIP_REG_IRQ3CONTROL_MUX7_SHFT_IRQ_EVENT                                                    8
#define PNIP_REG_IRQ3CONTROL_MUX7_RSTV_IRQ_EVENT                                                    0x00000000

	/**
	@defgroup       IRQ3CONTROL_MUX7__IRQ_WAITTIME IRQ_WAITTIME
	@ingroup        IRQ3CONTROL_MUX7
	@param Address  0x00043314
	@param Mask     0x01FF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3CONTROL_MUX7__MSK_IRQ_WAITTIME                                                 0x01FF0000
#define PNIP_REG_IRQ3CONTROL_MUX7_SHFT_IRQ_WAITTIME                                                 16
#define PNIP_REG_IRQ3CONTROL_MUX7_RSTV_IRQ_WAITTIME                                                 0x00000000

	/**
	@defgroup       IRQ3CONTROL_MUX7__IRQ_TRIGGER IRQ_TRIGGER
	@ingroup        IRQ3CONTROL_MUX7
	@param Address  0x00043314
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ3CONTROL_MUX7__MSK_IRQ_TRIGGER                                               0x80000000
#define PNIP_R3_REG_IRQ3CONTROL_MUX7_SHFT_IRQ_TRIGGER                                               31
#define PNIP_R3_REG_IRQ3CONTROL_MUX7_RSTV_IRQ_TRIGGER                                               0x00000000


	/**
	@defgroup       IRQ3CONTROL_MUX8 IRQ3CONTROL_MUX8
	@ingroup        Register
	@param Address  0x00043318
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w,rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ3CONTROL_MUX8                                                                   0x00043318
#define PNIP_REG_IRQ3CONTROL_MUX8                                                                   0x00000508
#define PNIP_REG_IRQ3CONTROL_MUX8_RST__VAL                                                          0x0000007F

	/**
	@defgroup       IRQ3CONTROL_MUX8__IRQ_SELECTMUX IRQ_SELECTMUX
	@ingroup        IRQ3CONTROL_MUX8
	@param Address  0x00043318
	@param Mask     0x0000007F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000007F
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3CONTROL_MUX8__MSK_IRQ_SELECTMUX                                                0x0000007F
#define PNIP_REG_IRQ3CONTROL_MUX8_SHFT_IRQ_SELECTMUX                                                0
#define PNIP_REG_IRQ3CONTROL_MUX8_RSTV_IRQ_SELECTMUX                                                0x0000007F

	/**
	@defgroup       IRQ3CONTROL_MUX8__IRQ_EVENT IRQ_EVENT
	@ingroup        IRQ3CONTROL_MUX8
	@param Address  0x00043318
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3CONTROL_MUX8__MSK_IRQ_EVENT                                                    0x00000100
#define PNIP_REG_IRQ3CONTROL_MUX8_SHFT_IRQ_EVENT                                                    8
#define PNIP_REG_IRQ3CONTROL_MUX8_RSTV_IRQ_EVENT                                                    0x00000000

	/**
	@defgroup       IRQ3CONTROL_MUX8__IRQ_WAITTIME IRQ_WAITTIME
	@ingroup        IRQ3CONTROL_MUX8
	@param Address  0x00043318
	@param Mask     0x01FF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3CONTROL_MUX8__MSK_IRQ_WAITTIME                                                 0x01FF0000
#define PNIP_REG_IRQ3CONTROL_MUX8_SHFT_IRQ_WAITTIME                                                 16
#define PNIP_REG_IRQ3CONTROL_MUX8_RSTV_IRQ_WAITTIME                                                 0x00000000

	/**
	@defgroup       IRQ3CONTROL_MUX8__IRQ_TRIGGER IRQ_TRIGGER
	@ingroup        IRQ3CONTROL_MUX8
	@param Address  0x00043318
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ3CONTROL_MUX8__MSK_IRQ_TRIGGER                                               0x80000000
#define PNIP_R3_REG_IRQ3CONTROL_MUX8_SHFT_IRQ_TRIGGER                                               31
#define PNIP_R3_REG_IRQ3CONTROL_MUX8_RSTV_IRQ_TRIGGER                                               0x00000000


	/**
	@defgroup       IRQ3CONTROL_MUX9 IRQ3CONTROL_MUX9
	@ingroup        Register
	@param Address  0x0004331C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w,rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ3CONTROL_MUX9                                                                   0x0004331C
#define PNIP_REG_IRQ3CONTROL_MUX9                                                                   0x0000050C
#define PNIP_REG_IRQ3CONTROL_MUX9_RST__VAL                                                          0x0000007F

	/**
	@defgroup       IRQ3CONTROL_MUX9__IRQ_SELECTMUX IRQ_SELECTMUX
	@ingroup        IRQ3CONTROL_MUX9
	@param Address  0x0004331C
	@param Mask     0x0000007F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000007F
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3CONTROL_MUX9__MSK_IRQ_SELECTMUX                                                0x0000007F
#define PNIP_REG_IRQ3CONTROL_MUX9_SHFT_IRQ_SELECTMUX                                                0
#define PNIP_REG_IRQ3CONTROL_MUX9_RSTV_IRQ_SELECTMUX                                                0x0000007F

	/**
	@defgroup       IRQ3CONTROL_MUX9__IRQ_EVENT IRQ_EVENT
	@ingroup        IRQ3CONTROL_MUX9
	@param Address  0x0004331C
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3CONTROL_MUX9__MSK_IRQ_EVENT                                                    0x00000100
#define PNIP_REG_IRQ3CONTROL_MUX9_SHFT_IRQ_EVENT                                                    8
#define PNIP_REG_IRQ3CONTROL_MUX9_RSTV_IRQ_EVENT                                                    0x00000000

	/**
	@defgroup       IRQ3CONTROL_MUX9__IRQ_WAITTIME IRQ_WAITTIME
	@ingroup        IRQ3CONTROL_MUX9
	@param Address  0x0004331C
	@param Mask     0x01FF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3CONTROL_MUX9__MSK_IRQ_WAITTIME                                                 0x01FF0000
#define PNIP_REG_IRQ3CONTROL_MUX9_SHFT_IRQ_WAITTIME                                                 16
#define PNIP_REG_IRQ3CONTROL_MUX9_RSTV_IRQ_WAITTIME                                                 0x00000000

	/**
	@defgroup       IRQ3CONTROL_MUX9__IRQ_TRIGGER IRQ_TRIGGER
	@ingroup        IRQ3CONTROL_MUX9
	@param Address  0x0004331C
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ3CONTROL_MUX9__MSK_IRQ_TRIGGER                                               0x80000000
#define PNIP_R3_REG_IRQ3CONTROL_MUX9_SHFT_IRQ_TRIGGER                                               31
#define PNIP_R3_REG_IRQ3CONTROL_MUX9_RSTV_IRQ_TRIGGER                                               0x00000000


	/**
	@defgroup       IRQ3CONTROL_MUX10 IRQ3CONTROL_MUX10
	@ingroup        Register
	@param Address  0x00043320
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w,rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ3CONTROL_MUX10                                                                  0x00043320
#define PNIP_REG_IRQ3CONTROL_MUX10                                                                  0x00000510
#define PNIP_REG_IRQ3CONTROL_MUX10_RST__VAL                                                         0x0000007F

	/**
	@defgroup       IRQ3CONTROL_MUX10__IRQ_SELECTMUX IRQ_SELECTMUX
	@ingroup        IRQ3CONTROL_MUX10
	@param Address  0x00043320
	@param Mask     0x0000007F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000007F
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3CONTROL_MUX10__MSK_IRQ_SELECTMUX                                               0x0000007F
#define PNIP_REG_IRQ3CONTROL_MUX10_SHFT_IRQ_SELECTMUX                                               0
#define PNIP_REG_IRQ3CONTROL_MUX10_RSTV_IRQ_SELECTMUX                                               0x0000007F

	/**
	@defgroup       IRQ3CONTROL_MUX10__IRQ_EVENT IRQ_EVENT
	@ingroup        IRQ3CONTROL_MUX10
	@param Address  0x00043320
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3CONTROL_MUX10__MSK_IRQ_EVENT                                                   0x00000100
#define PNIP_REG_IRQ3CONTROL_MUX10_SHFT_IRQ_EVENT                                                   8
#define PNIP_REG_IRQ3CONTROL_MUX10_RSTV_IRQ_EVENT                                                   0x00000000

	/**
	@defgroup       IRQ3CONTROL_MUX10__IRQ_WAITTIME IRQ_WAITTIME
	@ingroup        IRQ3CONTROL_MUX10
	@param Address  0x00043320
	@param Mask     0x01FF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3CONTROL_MUX10__MSK_IRQ_WAITTIME                                                0x01FF0000
#define PNIP_REG_IRQ3CONTROL_MUX10_SHFT_IRQ_WAITTIME                                                16
#define PNIP_REG_IRQ3CONTROL_MUX10_RSTV_IRQ_WAITTIME                                                0x00000000

	/**
	@defgroup       IRQ3CONTROL_MUX10__IRQ_TRIGGER IRQ_TRIGGER
	@ingroup        IRQ3CONTROL_MUX10
	@param Address  0x00043320
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ3CONTROL_MUX10__MSK_IRQ_TRIGGER                                              0x80000000
#define PNIP_R3_REG_IRQ3CONTROL_MUX10_SHFT_IRQ_TRIGGER                                              31
#define PNIP_R3_REG_IRQ3CONTROL_MUX10_RSTV_IRQ_TRIGGER                                              0x00000000


	/**
	@defgroup       IRQ3CONTROL_MUX11 IRQ3CONTROL_MUX11
	@ingroup        Register
	@param Address  0x00043324
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w,rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ3CONTROL_MUX11                                                                  0x00043324
#define PNIP_REG_IRQ3CONTROL_MUX11                                                                  0x00000514
#define PNIP_REG_IRQ3CONTROL_MUX11_RST__VAL                                                         0x0000007F

	/**
	@defgroup       IRQ3CONTROL_MUX11__IRQ_SELECTMUX IRQ_SELECTMUX
	@ingroup        IRQ3CONTROL_MUX11
	@param Address  0x00043324
	@param Mask     0x0000007F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000007F
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3CONTROL_MUX11__MSK_IRQ_SELECTMUX                                               0x0000007F
#define PNIP_REG_IRQ3CONTROL_MUX11_SHFT_IRQ_SELECTMUX                                               0
#define PNIP_REG_IRQ3CONTROL_MUX11_RSTV_IRQ_SELECTMUX                                               0x0000007F

	/**
	@defgroup       IRQ3CONTROL_MUX11__IRQ_EVENT IRQ_EVENT
	@ingroup        IRQ3CONTROL_MUX11
	@param Address  0x00043324
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3CONTROL_MUX11__MSK_IRQ_EVENT                                                   0x00000100
#define PNIP_REG_IRQ3CONTROL_MUX11_SHFT_IRQ_EVENT                                                   8
#define PNIP_REG_IRQ3CONTROL_MUX11_RSTV_IRQ_EVENT                                                   0x00000000

	/**
	@defgroup       IRQ3CONTROL_MUX11__IRQ_WAITTIME IRQ_WAITTIME
	@ingroup        IRQ3CONTROL_MUX11
	@param Address  0x00043324
	@param Mask     0x01FF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3CONTROL_MUX11__MSK_IRQ_WAITTIME                                                0x01FF0000
#define PNIP_REG_IRQ3CONTROL_MUX11_SHFT_IRQ_WAITTIME                                                16
#define PNIP_REG_IRQ3CONTROL_MUX11_RSTV_IRQ_WAITTIME                                                0x00000000

	/**
	@defgroup       IRQ3CONTROL_MUX11__IRQ_TRIGGER IRQ_TRIGGER
	@ingroup        IRQ3CONTROL_MUX11
	@param Address  0x00043324
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ3CONTROL_MUX11__MSK_IRQ_TRIGGER                                              0x80000000
#define PNIP_R3_REG_IRQ3CONTROL_MUX11_SHFT_IRQ_TRIGGER                                              31
#define PNIP_R3_REG_IRQ3CONTROL_MUX11_RSTV_IRQ_TRIGGER                                              0x00000000


	/**
	@defgroup       IRQ3CONTROL_MUX12 IRQ3CONTROL_MUX12
	@ingroup        Register
	@param Address  0x00043328
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w,rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ3CONTROL_MUX12                                                                  0x00043328
#define PNIP_REG_IRQ3CONTROL_MUX12                                                                  0x00000518
#define PNIP_REG_IRQ3CONTROL_MUX12_RST__VAL                                                         0x0000007F

	/**
	@defgroup       IRQ3CONTROL_MUX12__IRQ_SELECTMUX IRQ_SELECTMUX
	@ingroup        IRQ3CONTROL_MUX12
	@param Address  0x00043328
	@param Mask     0x0000007F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000007F
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3CONTROL_MUX12__MSK_IRQ_SELECTMUX                                               0x0000007F
#define PNIP_REG_IRQ3CONTROL_MUX12_SHFT_IRQ_SELECTMUX                                               0
#define PNIP_REG_IRQ3CONTROL_MUX12_RSTV_IRQ_SELECTMUX                                               0x0000007F

	/**
	@defgroup       IRQ3CONTROL_MUX12__IRQ_EVENT IRQ_EVENT
	@ingroup        IRQ3CONTROL_MUX12
	@param Address  0x00043328
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3CONTROL_MUX12__MSK_IRQ_EVENT                                                   0x00000100
#define PNIP_REG_IRQ3CONTROL_MUX12_SHFT_IRQ_EVENT                                                   8
#define PNIP_REG_IRQ3CONTROL_MUX12_RSTV_IRQ_EVENT                                                   0x00000000

	/**
	@defgroup       IRQ3CONTROL_MUX12__IRQ_WAITTIME IRQ_WAITTIME
	@ingroup        IRQ3CONTROL_MUX12
	@param Address  0x00043328
	@param Mask     0x01FF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3CONTROL_MUX12__MSK_IRQ_WAITTIME                                                0x01FF0000
#define PNIP_REG_IRQ3CONTROL_MUX12_SHFT_IRQ_WAITTIME                                                16
#define PNIP_REG_IRQ3CONTROL_MUX12_RSTV_IRQ_WAITTIME                                                0x00000000

	/**
	@defgroup       IRQ3CONTROL_MUX12__IRQ_TRIGGER IRQ_TRIGGER
	@ingroup        IRQ3CONTROL_MUX12
	@param Address  0x00043328
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ3CONTROL_MUX12__MSK_IRQ_TRIGGER                                              0x80000000
#define PNIP_R3_REG_IRQ3CONTROL_MUX12_SHFT_IRQ_TRIGGER                                              31
#define PNIP_R3_REG_IRQ3CONTROL_MUX12_RSTV_IRQ_TRIGGER                                              0x00000000


	/**
	@defgroup       IRQ3CONTROL_MUX13 IRQ3CONTROL_MUX13
	@ingroup        Register
	@param Address  0x0004332C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w,rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ3CONTROL_MUX13                                                                  0x0004332C
#define PNIP_REG_IRQ3CONTROL_MUX13                                                                  0x0000051C
#define PNIP_REG_IRQ3CONTROL_MUX13_RST__VAL                                                         0x0000007F

	/**
	@defgroup       IRQ3CONTROL_MUX13__IRQ_SELECTMUX IRQ_SELECTMUX
	@ingroup        IRQ3CONTROL_MUX13
	@param Address  0x0004332C
	@param Mask     0x0000007F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000007F
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3CONTROL_MUX13__MSK_IRQ_SELECTMUX                                               0x0000007F
#define PNIP_REG_IRQ3CONTROL_MUX13_SHFT_IRQ_SELECTMUX                                               0
#define PNIP_REG_IRQ3CONTROL_MUX13_RSTV_IRQ_SELECTMUX                                               0x0000007F

	/**
	@defgroup       IRQ3CONTROL_MUX13__IRQ_EVENT IRQ_EVENT
	@ingroup        IRQ3CONTROL_MUX13
	@param Address  0x0004332C
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3CONTROL_MUX13__MSK_IRQ_EVENT                                                   0x00000100
#define PNIP_REG_IRQ3CONTROL_MUX13_SHFT_IRQ_EVENT                                                   8
#define PNIP_REG_IRQ3CONTROL_MUX13_RSTV_IRQ_EVENT                                                   0x00000000

	/**
	@defgroup       IRQ3CONTROL_MUX13__IRQ_WAITTIME IRQ_WAITTIME
	@ingroup        IRQ3CONTROL_MUX13
	@param Address  0x0004332C
	@param Mask     0x01FF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3CONTROL_MUX13__MSK_IRQ_WAITTIME                                                0x01FF0000
#define PNIP_REG_IRQ3CONTROL_MUX13_SHFT_IRQ_WAITTIME                                                16
#define PNIP_REG_IRQ3CONTROL_MUX13_RSTV_IRQ_WAITTIME                                                0x00000000

	/**
	@defgroup       IRQ3CONTROL_MUX13__IRQ_TRIGGER IRQ_TRIGGER
	@ingroup        IRQ3CONTROL_MUX13
	@param Address  0x0004332C
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ3CONTROL_MUX13__MSK_IRQ_TRIGGER                                              0x80000000
#define PNIP_R3_REG_IRQ3CONTROL_MUX13_SHFT_IRQ_TRIGGER                                              31
#define PNIP_R3_REG_IRQ3CONTROL_MUX13_RSTV_IRQ_TRIGGER                                              0x00000000


	/**
	@defgroup       IRQ3CONTROL_MUX14 IRQ3CONTROL_MUX14
	@ingroup        Register
	@param Address  0x00043330
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w,rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ3CONTROL_MUX14                                                                  0x00043330
#define PNIP_REG_IRQ3CONTROL_MUX14                                                                  0x00000520
#define PNIP_REG_IRQ3CONTROL_MUX14_RST__VAL                                                         0x0000007F

	/**
	@defgroup       IRQ3CONTROL_MUX14__IRQ_SELECTMUX IRQ_SELECTMUX
	@ingroup        IRQ3CONTROL_MUX14
	@param Address  0x00043330
	@param Mask     0x0000007F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000007F
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3CONTROL_MUX14__MSK_IRQ_SELECTMUX                                               0x0000007F
#define PNIP_REG_IRQ3CONTROL_MUX14_SHFT_IRQ_SELECTMUX                                               0
#define PNIP_REG_IRQ3CONTROL_MUX14_RSTV_IRQ_SELECTMUX                                               0x0000007F

	/**
	@defgroup       IRQ3CONTROL_MUX14__IRQ_EVENT IRQ_EVENT
	@ingroup        IRQ3CONTROL_MUX14
	@param Address  0x00043330
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3CONTROL_MUX14__MSK_IRQ_EVENT                                                   0x00000100
#define PNIP_REG_IRQ3CONTROL_MUX14_SHFT_IRQ_EVENT                                                   8
#define PNIP_REG_IRQ3CONTROL_MUX14_RSTV_IRQ_EVENT                                                   0x00000000

	/**
	@defgroup       IRQ3CONTROL_MUX14__IRQ_WAITTIME IRQ_WAITTIME
	@ingroup        IRQ3CONTROL_MUX14
	@param Address  0x00043330
	@param Mask     0x01FF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3CONTROL_MUX14__MSK_IRQ_WAITTIME                                                0x01FF0000
#define PNIP_REG_IRQ3CONTROL_MUX14_SHFT_IRQ_WAITTIME                                                16
#define PNIP_REG_IRQ3CONTROL_MUX14_RSTV_IRQ_WAITTIME                                                0x00000000

	/**
	@defgroup       IRQ3CONTROL_MUX14__IRQ_TRIGGER IRQ_TRIGGER
	@ingroup        IRQ3CONTROL_MUX14
	@param Address  0x00043330
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ3CONTROL_MUX14__MSK_IRQ_TRIGGER                                              0x80000000
#define PNIP_R3_REG_IRQ3CONTROL_MUX14_SHFT_IRQ_TRIGGER                                              31
#define PNIP_R3_REG_IRQ3CONTROL_MUX14_RSTV_IRQ_TRIGGER                                              0x00000000


	/**
	@defgroup       IRQ3CONTROL_MUX15 IRQ3CONTROL_MUX15
	@ingroup        Register
	@param Address  0x00043334
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w,rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_IRQ3CONTROL_MUX15                                                                  0x00043334
#define PNIP_REG_IRQ3CONTROL_MUX15                                                                  0x00000524
#define PNIP_REG_IRQ3CONTROL_MUX15_RST__VAL                                                         0x0000007F

	/**
	@defgroup       IRQ3CONTROL_MUX15__IRQ_SELECTMUX IRQ_SELECTMUX
	@ingroup        IRQ3CONTROL_MUX15
	@param Address  0x00043334
	@param Mask     0x0000007F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000007F
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3CONTROL_MUX15__MSK_IRQ_SELECTMUX                                               0x0000007F
#define PNIP_REG_IRQ3CONTROL_MUX15_SHFT_IRQ_SELECTMUX                                               0
#define PNIP_REG_IRQ3CONTROL_MUX15_RSTV_IRQ_SELECTMUX                                               0x0000007F

	/**
	@defgroup       IRQ3CONTROL_MUX15__IRQ_EVENT IRQ_EVENT
	@ingroup        IRQ3CONTROL_MUX15
	@param Address  0x00043334
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3CONTROL_MUX15__MSK_IRQ_EVENT                                                   0x00000100
#define PNIP_REG_IRQ3CONTROL_MUX15_SHFT_IRQ_EVENT                                                   8
#define PNIP_REG_IRQ3CONTROL_MUX15_RSTV_IRQ_EVENT                                                   0x00000000

	/**
	@defgroup       IRQ3CONTROL_MUX15__IRQ_WAITTIME IRQ_WAITTIME
	@ingroup        IRQ3CONTROL_MUX15
	@param Address  0x00043334
	@param Mask     0x01FF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_IRQ3CONTROL_MUX15__MSK_IRQ_WAITTIME                                                0x01FF0000
#define PNIP_REG_IRQ3CONTROL_MUX15_SHFT_IRQ_WAITTIME                                                16
#define PNIP_REG_IRQ3CONTROL_MUX15_RSTV_IRQ_WAITTIME                                                0x00000000

	/**
	@defgroup       IRQ3CONTROL_MUX15__IRQ_TRIGGER IRQ_TRIGGER
	@ingroup        IRQ3CONTROL_MUX15
	@param Address  0x00043334
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_IRQ3CONTROL_MUX15__MSK_IRQ_TRIGGER                                              0x80000000
#define PNIP_R3_REG_IRQ3CONTROL_MUX15_SHFT_IRQ_TRIGGER                                              31
#define PNIP_R3_REG_IRQ3CONTROL_MUX15_RSTV_IRQ_TRIGGER                                              0x00000000


	/**
	@defgroup       INBOUNDPACK_CONTROL_0_0 INBOUNDPACK_CONTROL_0_0
	@ingroup        Register
	@param Address  0x00050000
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_INBOUNDPACK_CONTROL_0_0                                                            0x00050000
#define PNIP_REG_INBOUNDPACK_CONTROL_0_0                                                            0x00000528
#define PNIP_REG_INBOUNDPACK_CONTROL_0_0_RST__VAL                                                   0x00000000

	/**
	@defgroup       INBOUNDPACK_CONTROL_0_0__LBUF_WDOG_MAX LBUF_WDOG_MAX
	@ingroup        INBOUNDPACK_CONTROL_0_0
	@param Address  0x00050000
	@param Mask     0x0000007F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_INBOUNDPACK_CONTROL_0_0__MSK_LBUF_WDOG_MAX                                         0x0000007F
#define PNIP_REG_INBOUNDPACK_CONTROL_0_0_SHFT_LBUF_WDOG_MAX                                         0
#define PNIP_REG_INBOUNDPACK_CONTROL_0_0_RSTV_LBUF_WDOG_MAX                                         0x00000000

	/**
	@defgroup       INBOUNDPACK_CONTROL_0_0__AUTOSTOP_MAX AUTOSTOP_MAX
	@ingroup        INBOUNDPACK_CONTROL_0_0
	@param Address  0x00050000
	@param Mask     0x00007F00
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_INBOUNDPACK_CONTROL_0_0__MSK_AUTOSTOP_MAX                                          0x00007F00
#define PNIP_REG_INBOUNDPACK_CONTROL_0_0_SHFT_AUTOSTOP_MAX                                          8
#define PNIP_REG_INBOUNDPACK_CONTROL_0_0_RSTV_AUTOSTOP_MAX                                          0x00000000

	/**
	@defgroup       INBOUNDPACK_CONTROL_0_0__INBOUND_RXPORT_DIS INBOUND_RXPORT_DIS
	@ingroup        INBOUNDPACK_CONTROL_0_0
	@param Address  0x00050000
	@param Mask     0x000F0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_INBOUNDPACK_CONTROL_0_0__MSK_INBOUND_RXPORT_DIS                                    0x000F0000
#define PNIP_REG_INBOUNDPACK_CONTROL_0_0_SHFT_INBOUND_RXPORT_DIS                                    16
#define PNIP_REG_INBOUNDPACK_CONTROL_0_0_RSTV_INBOUND_RXPORT_DIS                                    0x00000000


	/**
	@defgroup       INBOUNDPACK_CONTROL_1_0 INBOUNDPACK_CONTROL_1_0
	@ingroup        Register
	@param Address  0x00050100
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_INBOUNDPACK_CONTROL_1_0                                                            0x00050100
#define PNIP_REG_INBOUNDPACK_CONTROL_1_0                                                            0x0000052C
#define PNIP_REG_INBOUNDPACK_CONTROL_1_0_RST__VAL                                                   0x00000000

	/**
	@defgroup       INBOUNDPACK_CONTROL_1_0__INBOUND_POS_NR INBOUND_POS_NR
	@ingroup        INBOUNDPACK_CONTROL_1_0
	@param Address  0x00050100
	@param Mask     0x0000003F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_INBOUNDPACK_CONTROL_1_0__MSK_INBOUND_POS_NR                                        0x0000003F
#define PNIP_REG_INBOUNDPACK_CONTROL_1_0_SHFT_INBOUND_POS_NR                                        0
#define PNIP_REG_INBOUNDPACK_CONTROL_1_0_RSTV_INBOUND_POS_NR                                        0x00000000

	/**
	@defgroup       INBOUNDPACK_CONTROL_1_0__PACK_KIND PACK_KIND
	@ingroup        INBOUNDPACK_CONTROL_1_0
	@param Address  0x00050100
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_INBOUNDPACK_CONTROL_1_0__MSK_PACK_KIND                                             0x00000100
#define PNIP_REG_INBOUNDPACK_CONTROL_1_0_SHFT_PACK_KIND                                             8
#define PNIP_REG_INBOUNDPACK_CONTROL_1_0_RSTV_PACK_KIND                                             0x00000000

	/**
	@defgroup       INBOUNDPACK_CONTROL_1_0__FRAMEDATALENGTH FRAMEDATALENGTH
	@ingroup        INBOUNDPACK_CONTROL_1_0
	@param Address  0x00050100
	@param Mask     0x07FF0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_INBOUNDPACK_CONTROL_1_0__MSK_FRAMEDATALENGTH                                       0x07FF0000
#define PNIP_REG_INBOUNDPACK_CONTROL_1_0_SHFT_FRAMEDATALENGTH                                       16
#define PNIP_REG_INBOUNDPACK_CONTROL_1_0_RSTV_FRAMEDATALENGTH                                       0x00000000


	/**
	@defgroup       AUTOSTOP_BASETIME AUTOSTOP_BASETIME
	@ingroup        Register
	@param Address  0x00050200
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_AUTOSTOP_BASETIME                                                                  0x00050200
#define PNIP_REG_AUTOSTOP_BASETIME                                                                  0x00000530
#define PNIP_REG_AUTOSTOP_BASETIME_RST__VAL                                                         0x00773594

	/**
	@defgroup       AUTOSTOP_BASETIME__AUTOSTOP_BASETIME_10DT0 AUTOSTOP_BASETIME_10DT0
	@ingroup        AUTOSTOP_BASETIME
	@param Address  0x00050200
	@param Mask     0x000007FF
	@param Shift    0
	@param Access   r,
	@param Reset    0x00000594
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_AUTOSTOP_BASETIME__MSK_AUTOSTOP_BASETIME_10DT0                                     0x000007FF
#define PNIP_REG_AUTOSTOP_BASETIME_SHFT_AUTOSTOP_BASETIME_10DT0                                     0
#define PNIP_REG_AUTOSTOP_BASETIME_RSTV_AUTOSTOP_BASETIME_10DT0                                     0x00000594

	/**
	@defgroup       AUTOSTOP_BASETIME__AUTOSTOP_BASETIME_22DT11 AUTOSTOP_BASETIME_22DT11
	@ingroup        AUTOSTOP_BASETIME
	@param Address  0x00050200
	@param Mask     0x007FF800
	@param Shift    11
	@param Access   r,w
	@param Reset    0x00000EE6
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_AUTOSTOP_BASETIME__MSK_AUTOSTOP_BASETIME_22DT11                                    0x007FF800
#define PNIP_REG_AUTOSTOP_BASETIME_SHFT_AUTOSTOP_BASETIME_22DT11                                    11
#define PNIP_REG_AUTOSTOP_BASETIME_RSTV_AUTOSTOP_BASETIME_22DT11                                    0x00000EE6


	/**
	@defgroup       INBOUND_LATE_ERR_STATUS INBOUND_LATE_ERR_STATUS
	@ingroup        Register
	@param Address  0x00050204
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_INBOUND_LATE_ERR_STATUS                                                            0x00050204
#define PNIP_REG_INBOUND_LATE_ERR_STATUS                                                            0x00000534
#define PNIP_REG_INBOUND_LATE_ERR_STATUS_RST__VAL                                                   0x00000000

	/**
	@defgroup       INBOUND_LATE_ERR_STATUS__INBOUND_LATE_ERR INBOUND_LATE_ERR
	@ingroup        INBOUND_LATE_ERR_STATUS
	@param Address  0x00050204
	@param Mask     0x000000FF
	@param Shift    0
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_INBOUND_LATE_ERR_STATUS__MSK_INBOUND_LATE_ERR                                      0x000000FF
#define PNIP_REG_INBOUND_LATE_ERR_STATUS_SHFT_INBOUND_LATE_ERR                                      0
#define PNIP_REG_INBOUND_LATE_ERR_STATUS_RSTV_INBOUND_LATE_ERR                                      0x00000000


	/**
	@defgroup       INBOUND_LATE_ERR_MASK INBOUND_LATE_ERR_MASK
	@ingroup        Register
	@param Address  0x00050208
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_INBOUND_LATE_ERR_MASK                                                              0x00050208
#define PNIP_REG_INBOUND_LATE_ERR_MASK                                                              0x00000538
#define PNIP_REG_INBOUND_LATE_ERR_MASK_RST__VAL                                                     0x00000000

	/**
	@defgroup       INBOUND_LATE_ERR_MASK__INBOUND_LATE_ERR_MASK INBOUND_LATE_ERR_MASK
	@ingroup        INBOUND_LATE_ERR_MASK
	@param Address  0x00050208
	@param Mask     0x000000FF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_INBOUND_LATE_ERR_MASK__MSK_INBOUND_LATE_ERR_MASK                                   0x000000FF
#define PNIP_REG_INBOUND_LATE_ERR_MASK_SHFT_INBOUND_LATE_ERR_MASK                                   0
#define PNIP_REG_INBOUND_LATE_ERR_MASK_RSTV_INBOUND_LATE_ERR_MASK                                   0x00000000


	/**
	@defgroup       PACK_ERR_STATUS PACK_ERR_STATUS
	@ingroup        Register
	@param Address  0x00050280
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_PACK_ERR_STATUS                                                                    0x00050280
#define PNIP_REG_PACK_ERR_STATUS                                                                    0x0000053C
#define PNIP_REG_PACK_ERR_STATUS_RST__VAL                                                           0x00000000

	/**
	@defgroup       PACK_ERR_STATUS__OUTBOUND_PACKGROUP_ERR OUTBOUND_PACKGROUP_ERR
	@ingroup        PACK_ERR_STATUS
	@param Address  0x00050280
	@param Mask     0x0000000F
	@param Shift    0
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_PACK_ERR_STATUS__MSK_OUTBOUND_PACKGROUP_ERR                                        0x0000000F
#define PNIP_REG_PACK_ERR_STATUS_SHFT_OUTBOUND_PACKGROUP_ERR                                        0
#define PNIP_REG_PACK_ERR_STATUS_RSTV_OUTBOUND_PACKGROUP_ERR                                        0x00000000

	/**
	@defgroup       PACK_ERR_STATUS__INBOUND_PACKGROUP_ERR INBOUND_PACKGROUP_ERR
	@ingroup        PACK_ERR_STATUS
	@param Address  0x00050280
	@param Mask     0x000000F0
	@param Shift    4
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_PACK_ERR_STATUS__MSK_INBOUND_PACKGROUP_ERR                                         0x000000F0
#define PNIP_REG_PACK_ERR_STATUS_SHFT_INBOUND_PACKGROUP_ERR                                         4
#define PNIP_REG_PACK_ERR_STATUS_RSTV_INBOUND_PACKGROUP_ERR                                         0x00000000

	/**
	@defgroup       PACK_ERR_STATUS__INBOUND_RECEIVE_ERR INBOUND_RECEIVE_ERR
	@ingroup        PACK_ERR_STATUS
	@param Address  0x00050280
	@param Mask     0x0000FF00
	@param Shift    8
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_PACK_ERR_STATUS__MSK_INBOUND_RECEIVE_ERR                                           0x0000FF00
#define PNIP_REG_PACK_ERR_STATUS_SHFT_INBOUND_RECEIVE_ERR                                           8
#define PNIP_REG_PACK_ERR_STATUS_RSTV_INBOUND_RECEIVE_ERR                                           0x00000000

	/**
	@defgroup       PACK_ERR_STATUS__INBOUND_SEND_ERR INBOUND_SEND_ERR
	@ingroup        PACK_ERR_STATUS
	@param Address  0x00050280
	@param Mask     0x00FF0000
	@param Shift    16
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_PACK_ERR_STATUS__MSK_INBOUND_SEND_ERR                                              0x00FF0000
#define PNIP_REG_PACK_ERR_STATUS_SHFT_INBOUND_SEND_ERR                                              16
#define PNIP_REG_PACK_ERR_STATUS_RSTV_INBOUND_SEND_ERR                                              0x00000000


	/**
	@defgroup       PACKCOMMAND_IF_CONTROL PACKCOMMAND_IF_CONTROL
	@ingroup        Register
	@param Address  0x00050300
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_PACKCOMMAND_IF_CONTROL                                                             0x00050300
#define PNIP_REG_PACKCOMMAND_IF_CONTROL                                                             0x00000540
#define PNIP_REG_PACKCOMMAND_IF_CONTROL_RST__VAL                                                    0x00000000

	/**
	@defgroup       PACKCOMMAND_IF_CONTROL__F_CODE_2_0 F_CODE_2_0
	@ingroup        PACKCOMMAND_IF_CONTROL
	@param Address  0x00050300
	@param Mask     0x00000007
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_PACKCOMMAND_IF_CONTROL__MSK_F_CODE_2_0                                             0x00000007
#define PNIP_REG_PACKCOMMAND_IF_CONTROL_SHFT_F_CODE_2_0                                             0
#define PNIP_REG_PACKCOMMAND_IF_CONTROL_RSTV_F_CODE_2_0                                             0x00000000

	/**
	@defgroup       PACKCOMMAND_IF_CONTROL__CONFREQUEST CONFREQUEST
	@ingroup        PACKCOMMAND_IF_CONTROL
	@param Address  0x00050300
	@param Mask     0x00000010
	@param Shift    4
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_PACKCOMMAND_IF_CONTROL__MSK_CONFREQUEST                                            0x00000010
#define PNIP_REG_PACKCOMMAND_IF_CONTROL_SHFT_CONFREQUEST                                            4
#define PNIP_REG_PACKCOMMAND_IF_CONTROL_RSTV_CONFREQUEST                                            0x00000000

	/**
	@defgroup       PACKCOMMAND_IF_CONTROL__USER_ID USER_ID
	@ingroup        PACKCOMMAND_IF_CONTROL
	@param Address  0x00050300
	@param Mask     0x000000E0
	@param Shift    5
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_PACKCOMMAND_IF_CONTROL__MSK_USER_ID                                                0x000000E0
#define PNIP_REG_PACKCOMMAND_IF_CONTROL_SHFT_USER_ID                                                5
#define PNIP_REG_PACKCOMMAND_IF_CONTROL_RSTV_USER_ID                                                0x00000000

	/**
	@defgroup       PACKCOMMAND_IF_CONTROL__COMMANDVALUE COMMANDVALUE
	@ingroup        PACKCOMMAND_IF_CONTROL
	@param Address  0x00050300
	@param Mask     0x00007F00
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_PACKCOMMAND_IF_CONTROL__MSK_COMMANDVALUE                                           0x00007F00
#define PNIP_REG_PACKCOMMAND_IF_CONTROL_SHFT_COMMANDVALUE                                           8
#define PNIP_REG_PACKCOMMAND_IF_CONTROL_RSTV_COMMANDVALUE                                           0x00000000


	/**
	@defgroup       PACKCOMMAND_IF_STATUS PACKCOMMAND_IF_STATUS
	@ingroup        Register
	@param Address  0x00050304
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_PACKCOMMAND_IF_STATUS                                                              0x00050304
#define PNIP_REG_PACKCOMMAND_IF_STATUS                                                              0x00000544
#define PNIP_REG_PACKCOMMAND_IF_STATUS_RST__VAL                                                     0x00000000

	/**
	@defgroup       PACKCOMMAND_IF_STATUS__F_CODE_2_0 F_CODE_2_0
	@ingroup        PACKCOMMAND_IF_STATUS
	@param Address  0x00050304
	@param Mask     0x00000007
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_PACKCOMMAND_IF_STATUS__MSK_F_CODE_2_0                                              0x00000007
#define PNIP_REG_PACKCOMMAND_IF_STATUS_SHFT_F_CODE_2_0                                              0
#define PNIP_REG_PACKCOMMAND_IF_STATUS_RSTV_F_CODE_2_0                                              0x00000000

	/**
	@defgroup       PACKCOMMAND_IF_STATUS__CONFERROR CONFERROR
	@ingroup        PACKCOMMAND_IF_STATUS
	@param Address  0x00050304
	@param Mask     0x00000008
	@param Shift    3
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_PACKCOMMAND_IF_STATUS__MSK_CONFERROR                                               0x00000008
#define PNIP_REG_PACKCOMMAND_IF_STATUS_SHFT_CONFERROR                                               3
#define PNIP_REG_PACKCOMMAND_IF_STATUS_RSTV_CONFERROR                                               0x00000000

	/**
	@defgroup       PACKCOMMAND_IF_STATUS__CONFRESPONSE CONFRESPONSE
	@ingroup        PACKCOMMAND_IF_STATUS
	@param Address  0x00050304
	@param Mask     0x00000010
	@param Shift    4
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_PACKCOMMAND_IF_STATUS__MSK_CONFRESPONSE                                            0x00000010
#define PNIP_REG_PACKCOMMAND_IF_STATUS_SHFT_CONFRESPONSE                                            4
#define PNIP_REG_PACKCOMMAND_IF_STATUS_RSTV_CONFRESPONSE                                            0x00000000

	/**
	@defgroup       PACKCOMMAND_IF_STATUS__USER_ID_2_0 USER_ID_2_0
	@ingroup        PACKCOMMAND_IF_STATUS
	@param Address  0x00050304
	@param Mask     0x000000E0
	@param Shift    5
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_PACKCOMMAND_IF_STATUS__MSK_USER_ID_2_0                                             0x000000E0
#define PNIP_REG_PACKCOMMAND_IF_STATUS_SHFT_USER_ID_2_0                                             5
#define PNIP_REG_PACKCOMMAND_IF_STATUS_RSTV_USER_ID_2_0                                             0x00000000

	/**
	@defgroup       PACKCOMMAND_IF_STATUS__RETURNVALUE RETURNVALUE
	@ingroup        PACKCOMMAND_IF_STATUS
	@param Address  0x00050304
	@param Mask     0xFFFFFF00
	@param Shift    8
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_PACKCOMMAND_IF_STATUS__MSK_RETURNVALUE                                             0xFFFFFF00
#define PNIP_REG_PACKCOMMAND_IF_STATUS_SHFT_RETURNVALUE                                             8
#define PNIP_REG_PACKCOMMAND_IF_STATUS_RSTV_RETURNVALUE                                             0x00000000


	/**
	@defgroup       TRIGGERREQQUEUE TRIGGERREQQUEUE
	@ingroup        Register
	@param Address  0x00060000
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_TRIGGERREQQUEUE                                                                    0x00060000
#define PNIP_REG_TRIGGERREQQUEUE                                                                    0x00000548
#define PNIP_REG_TRIGGERREQQUEUE_RST__VAL                                                           0x00000000

	/**
	@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_0 TRIGGERQUEUE_0
	@ingroup        TRIGGERREQQUEUE
	@param Address  0x00060000
	@param Mask     0x00000001
	@param Shift    0
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_0                                                0x00000001
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_0                                                0
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_0                                                0x00000000

	/**
	@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_1 TRIGGERQUEUE_1
	@ingroup        TRIGGERREQQUEUE
	@param Address  0x00060000
	@param Mask     0x00000002
	@param Shift    1
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_1                                                0x00000002
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_1                                                1
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_1                                                0x00000000

	/**
	@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_2 TRIGGERQUEUE_2
	@ingroup        TRIGGERREQQUEUE
	@param Address  0x00060000
	@param Mask     0x00000004
	@param Shift    2
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_2                                                0x00000004
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_2                                                2
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_2                                                0x00000000

	/**
	@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_3 TRIGGERQUEUE_3
	@ingroup        TRIGGERREQQUEUE
	@param Address  0x00060000
	@param Mask     0x00000008
	@param Shift    3
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_3                                                0x00000008
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_3                                                3
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_3                                                0x00000000

	/**
	@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_4 TRIGGERQUEUE_4
	@ingroup        TRIGGERREQQUEUE
	@param Address  0x00060000
	@param Mask     0x00000010
	@param Shift    4
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_4                                                0x00000010
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_4                                                4
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_4                                                0x00000000

	/**
	@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_5 TRIGGERQUEUE_5
	@ingroup        TRIGGERREQQUEUE
	@param Address  0x00060000
	@param Mask     0x00000020
	@param Shift    5
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_5                                                0x00000020
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_5                                                5
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_5                                                0x00000000

	/**
	@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_6 TRIGGERQUEUE_6
	@ingroup        TRIGGERREQQUEUE
	@param Address  0x00060000
	@param Mask     0x00000040
	@param Shift    6
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_6                                                0x00000040
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_6                                                6
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_6                                                0x00000000

	/**
	@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_7 TRIGGERQUEUE_7
	@ingroup        TRIGGERREQQUEUE
	@param Address  0x00060000
	@param Mask     0x00000080
	@param Shift    7
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_7                                                0x00000080
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_7                                                7
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_7                                                0x00000000

	/**
	@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_8 TRIGGERQUEUE_8
	@ingroup        TRIGGERREQQUEUE
	@param Address  0x00060000
	@param Mask     0x00000100
	@param Shift    8
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_8                                                0x00000100
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_8                                                8
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_8                                                0x00000000

	/**
	@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_9 TRIGGERQUEUE_9
	@ingroup        TRIGGERREQQUEUE
	@param Address  0x00060000
	@param Mask     0x00000200
	@param Shift    9
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_9                                                0x00000200
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_9                                                9
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_9                                                0x00000000

	/**
	@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_10 TRIGGERQUEUE_10
	@ingroup        TRIGGERREQQUEUE
	@param Address  0x00060000
	@param Mask     0x00000400
	@param Shift    10
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_10                                               0x00000400
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_10                                               10
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_10                                               0x00000000

	/**
	@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_11 TRIGGERQUEUE_11
	@ingroup        TRIGGERREQQUEUE
	@param Address  0x00060000
	@param Mask     0x00000800
	@param Shift    11
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_11                                               0x00000800
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_11                                               11
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_11                                               0x00000000

	/**
	@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_12 TRIGGERQUEUE_12
	@ingroup        TRIGGERREQQUEUE
	@param Address  0x00060000
	@param Mask     0x00001000
	@param Shift    12
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_12                                               0x00001000
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_12                                               12
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_12                                               0x00000000

	/**
	@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_13 TRIGGERQUEUE_13
	@ingroup        TRIGGERREQQUEUE
	@param Address  0x00060000
	@param Mask     0x00002000
	@param Shift    13
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_13                                               0x00002000
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_13                                               13
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_13                                               0x00000000

	/**
	@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_14 TRIGGERQUEUE_14
	@ingroup        TRIGGERREQQUEUE
	@param Address  0x00060000
	@param Mask     0x00004000
	@param Shift    14
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_14                                               0x00004000
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_14                                               14
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_14                                               0x00000000

	/**
	@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_15 TRIGGERQUEUE_15
	@ingroup        TRIGGERREQQUEUE
	@param Address  0x00060000
	@param Mask     0x00008000
	@param Shift    15
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_15                                               0x00008000
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_15                                               15
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_15                                               0x00000000

	/**
	@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_16 TRIGGERQUEUE_16
	@ingroup        TRIGGERREQQUEUE
	@param Address  0x00060000
	@param Mask     0x00010000
	@param Shift    16
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_16                                               0x00010000
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_16                                               16
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_16                                               0x00000000

	/**
	@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_17 TRIGGERQUEUE_17
	@ingroup        TRIGGERREQQUEUE
	@param Address  0x00060000
	@param Mask     0x00020000
	@param Shift    17
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_17                                               0x00020000
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_17                                               17
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_17                                               0x00000000

	/**
	@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_18 TRIGGERQUEUE_18
	@ingroup        TRIGGERREQQUEUE
	@param Address  0x00060000
	@param Mask     0x00040000
	@param Shift    18
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_18                                               0x00040000
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_18                                               18
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_18                                               0x00000000

	/**
	@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_19 TRIGGERQUEUE_19
	@ingroup        TRIGGERREQQUEUE
	@param Address  0x00060000
	@param Mask     0x00080000
	@param Shift    19
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_19                                               0x00080000
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_19                                               19
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_19                                               0x00000000

	/**
	@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_20 TRIGGERQUEUE_20
	@ingroup        TRIGGERREQQUEUE
	@param Address  0x00060000
	@param Mask     0x00100000
	@param Shift    20
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_20                                               0x00100000
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_20                                               20
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_20                                               0x00000000

	/**
	@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_21 TRIGGERQUEUE_21
	@ingroup        TRIGGERREQQUEUE
	@param Address  0x00060000
	@param Mask     0x00200000
	@param Shift    21
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_21                                               0x00200000
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_21                                               21
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_21                                               0x00000000

	/**
	@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_22 TRIGGERQUEUE_22
	@ingroup        TRIGGERREQQUEUE
	@param Address  0x00060000
	@param Mask     0x00400000
	@param Shift    22
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_22                                               0x00400000
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_22                                               22
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_22                                               0x00000000

	/**
	@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_23 TRIGGERQUEUE_23
	@ingroup        TRIGGERREQQUEUE
	@param Address  0x00060000
	@param Mask     0x00800000
	@param Shift    23
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_23                                               0x00800000
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_23                                               23
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_23                                               0x00000000

	/**
	@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_24 TRIGGERQUEUE_24
	@ingroup        TRIGGERREQQUEUE
	@param Address  0x00060000
	@param Mask     0x01000000
	@param Shift    24
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_24                                               0x01000000
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_24                                               24
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_24                                               0x00000000

	/**
	@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_25 TRIGGERQUEUE_25
	@ingroup        TRIGGERREQQUEUE
	@param Address  0x00060000
	@param Mask     0x02000000
	@param Shift    25
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_25                                               0x02000000
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_25                                               25
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_25                                               0x00000000

	/**
	@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_26 TRIGGERQUEUE_26
	@ingroup        TRIGGERREQQUEUE
	@param Address  0x00060000
	@param Mask     0x04000000
	@param Shift    26
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_26                                               0x04000000
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_26                                               26
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_26                                               0x00000000

	/**
	@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_27 TRIGGERQUEUE_27
	@ingroup        TRIGGERREQQUEUE
	@param Address  0x00060000
	@param Mask     0x08000000
	@param Shift    27
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_27                                               0x08000000
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_27                                               27
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_27                                               0x00000000

	/**
	@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_28 TRIGGERQUEUE_28
	@ingroup        TRIGGERREQQUEUE
	@param Address  0x00060000
	@param Mask     0x10000000
	@param Shift    28
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_28                                               0x10000000
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_28                                               28
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_28                                               0x00000000

	/**
	@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_29 TRIGGERQUEUE_29
	@ingroup        TRIGGERREQQUEUE
	@param Address  0x00060000
	@param Mask     0x20000000
	@param Shift    29
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_29                                               0x20000000
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_29                                               29
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_29                                               0x00000000

	/**
	@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_30 TRIGGERQUEUE_30
	@ingroup        TRIGGERREQQUEUE
	@param Address  0x00060000
	@param Mask     0x40000000
	@param Shift    30
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_30                                               0x40000000
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_30                                               30
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_30                                               0x00000000

	/**
	@defgroup       TRIGGERREQQUEUE__TRIGGERQUEUE_31 TRIGGERQUEUE_31
	@ingroup        TRIGGERREQQUEUE
	@param Address  0x00060000
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_TRIGGERREQQUEUE__MSK_TRIGGERQUEUE_31                                               0x80000000
#define PNIP_REG_TRIGGERREQQUEUE_SHFT_TRIGGERQUEUE_31                                               31
#define PNIP_REG_TRIGGERREQQUEUE_RSTV_TRIGGERQUEUE_31                                               0x00000000


	/**
	@defgroup       CONFIRMINGQUEUE CONFIRMINGQUEUE
	@ingroup        Register
	@param Address  0x00060004
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_CONFIRMINGQUEUE                                                                    0x00060004
#define PNIP_REG_CONFIRMINGQUEUE                                                                    0x0000054C
#define PNIP_REG_CONFIRMINGQUEUE_RST__VAL                                                           0x00000000

	/**
	@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_0 CONFIRMINGQUEUE_0
	@ingroup        CONFIRMINGQUEUE
	@param Address  0x00060004
	@param Mask     0x00000001
	@param Shift    0
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_0                                             0x00000001
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_0                                             0
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_0                                             0x00000000

	/**
	@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_1 CONFIRMINGQUEUE_1
	@ingroup        CONFIRMINGQUEUE
	@param Address  0x00060004
	@param Mask     0x00000002
	@param Shift    1
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_1                                             0x00000002
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_1                                             1
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_1                                             0x00000000

	/**
	@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_2 CONFIRMINGQUEUE_2
	@ingroup        CONFIRMINGQUEUE
	@param Address  0x00060004
	@param Mask     0x00000004
	@param Shift    2
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_2                                             0x00000004
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_2                                             2
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_2                                             0x00000000

	/**
	@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_3 CONFIRMINGQUEUE_3
	@ingroup        CONFIRMINGQUEUE
	@param Address  0x00060004
	@param Mask     0x00000008
	@param Shift    3
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_3                                             0x00000008
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_3                                             3
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_3                                             0x00000000

	/**
	@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_4 CONFIRMINGQUEUE_4
	@ingroup        CONFIRMINGQUEUE
	@param Address  0x00060004
	@param Mask     0x00000010
	@param Shift    4
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_4                                             0x00000010
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_4                                             4
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_4                                             0x00000000

	/**
	@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_5 CONFIRMINGQUEUE_5
	@ingroup        CONFIRMINGQUEUE
	@param Address  0x00060004
	@param Mask     0x00000020
	@param Shift    5
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_5                                             0x00000020
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_5                                             5
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_5                                             0x00000000

	/**
	@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_6 CONFIRMINGQUEUE_6
	@ingroup        CONFIRMINGQUEUE
	@param Address  0x00060004
	@param Mask     0x00000040
	@param Shift    6
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_6                                             0x00000040
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_6                                             6
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_6                                             0x00000000

	/**
	@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_7 CONFIRMINGQUEUE_7
	@ingroup        CONFIRMINGQUEUE
	@param Address  0x00060004
	@param Mask     0x00000080
	@param Shift    7
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_7                                             0x00000080
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_7                                             7
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_7                                             0x00000000

	/**
	@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_8 CONFIRMINGQUEUE_8
	@ingroup        CONFIRMINGQUEUE
	@param Address  0x00060004
	@param Mask     0x00000100
	@param Shift    8
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_8                                             0x00000100
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_8                                             8
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_8                                             0x00000000

	/**
	@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_9 CONFIRMINGQUEUE_9
	@ingroup        CONFIRMINGQUEUE
	@param Address  0x00060004
	@param Mask     0x00000200
	@param Shift    9
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_9                                             0x00000200
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_9                                             9
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_9                                             0x00000000

	/**
	@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_10 CONFIRMINGQUEUE_10
	@ingroup        CONFIRMINGQUEUE
	@param Address  0x00060004
	@param Mask     0x00000400
	@param Shift    10
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_10                                            0x00000400
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_10                                            10
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_10                                            0x00000000

	/**
	@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_11 CONFIRMINGQUEUE_11
	@ingroup        CONFIRMINGQUEUE
	@param Address  0x00060004
	@param Mask     0x00000800
	@param Shift    11
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_11                                            0x00000800
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_11                                            11
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_11                                            0x00000000

	/**
	@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_12 CONFIRMINGQUEUE_12
	@ingroup        CONFIRMINGQUEUE
	@param Address  0x00060004
	@param Mask     0x00001000
	@param Shift    12
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_12                                            0x00001000
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_12                                            12
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_12                                            0x00000000

	/**
	@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_13 CONFIRMINGQUEUE_13
	@ingroup        CONFIRMINGQUEUE
	@param Address  0x00060004
	@param Mask     0x00002000
	@param Shift    13
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_13                                            0x00002000
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_13                                            13
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_13                                            0x00000000

	/**
	@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_14 CONFIRMINGQUEUE_14
	@ingroup        CONFIRMINGQUEUE
	@param Address  0x00060004
	@param Mask     0x00004000
	@param Shift    14
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_14                                            0x00004000
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_14                                            14
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_14                                            0x00000000

	/**
	@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_15 CONFIRMINGQUEUE_15
	@ingroup        CONFIRMINGQUEUE
	@param Address  0x00060004
	@param Mask     0x00008000
	@param Shift    15
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_15                                            0x00008000
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_15                                            15
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_15                                            0x00000000

	/**
	@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_16 CONFIRMINGQUEUE_16
	@ingroup        CONFIRMINGQUEUE
	@param Address  0x00060004
	@param Mask     0x00010000
	@param Shift    16
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_16                                            0x00010000
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_16                                            16
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_16                                            0x00000000

	/**
	@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_17 CONFIRMINGQUEUE_17
	@ingroup        CONFIRMINGQUEUE
	@param Address  0x00060004
	@param Mask     0x00020000
	@param Shift    17
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_17                                            0x00020000
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_17                                            17
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_17                                            0x00000000

	/**
	@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_18 CONFIRMINGQUEUE_18
	@ingroup        CONFIRMINGQUEUE
	@param Address  0x00060004
	@param Mask     0x00040000
	@param Shift    18
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_18                                            0x00040000
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_18                                            18
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_18                                            0x00000000

	/**
	@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_19 CONFIRMINGQUEUE_19
	@ingroup        CONFIRMINGQUEUE
	@param Address  0x00060004
	@param Mask     0x00080000
	@param Shift    19
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_19                                            0x00080000
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_19                                            19
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_19                                            0x00000000

	/**
	@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_20 CONFIRMINGQUEUE_20
	@ingroup        CONFIRMINGQUEUE
	@param Address  0x00060004
	@param Mask     0x00100000
	@param Shift    20
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_20                                            0x00100000
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_20                                            20
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_20                                            0x00000000

	/**
	@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_21 CONFIRMINGQUEUE_21
	@ingroup        CONFIRMINGQUEUE
	@param Address  0x00060004
	@param Mask     0x00200000
	@param Shift    21
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_21                                            0x00200000
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_21                                            21
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_21                                            0x00000000

	/**
	@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_22 CONFIRMINGQUEUE_22
	@ingroup        CONFIRMINGQUEUE
	@param Address  0x00060004
	@param Mask     0x00400000
	@param Shift    22
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_22                                            0x00400000
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_22                                            22
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_22                                            0x00000000

	/**
	@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_23 CONFIRMINGQUEUE_23
	@ingroup        CONFIRMINGQUEUE
	@param Address  0x00060004
	@param Mask     0x00800000
	@param Shift    23
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_23                                            0x00800000
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_23                                            23
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_23                                            0x00000000

	/**
	@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_24 CONFIRMINGQUEUE_24
	@ingroup        CONFIRMINGQUEUE
	@param Address  0x00060004
	@param Mask     0x01000000
	@param Shift    24
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_24                                            0x01000000
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_24                                            24
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_24                                            0x00000000

	/**
	@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_25 CONFIRMINGQUEUE_25
	@ingroup        CONFIRMINGQUEUE
	@param Address  0x00060004
	@param Mask     0x02000000
	@param Shift    25
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_25                                            0x02000000
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_25                                            25
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_25                                            0x00000000

	/**
	@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_26 CONFIRMINGQUEUE_26
	@ingroup        CONFIRMINGQUEUE
	@param Address  0x00060004
	@param Mask     0x04000000
	@param Shift    26
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_26                                            0x04000000
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_26                                            26
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_26                                            0x00000000

	/**
	@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_27 CONFIRMINGQUEUE_27
	@ingroup        CONFIRMINGQUEUE
	@param Address  0x00060004
	@param Mask     0x08000000
	@param Shift    27
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_27                                            0x08000000
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_27                                            27
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_27                                            0x00000000

	/**
	@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_28 CONFIRMINGQUEUE_28
	@ingroup        CONFIRMINGQUEUE
	@param Address  0x00060004
	@param Mask     0x10000000
	@param Shift    28
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_28                                            0x10000000
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_28                                            28
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_28                                            0x00000000

	/**
	@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_29 CONFIRMINGQUEUE_29
	@ingroup        CONFIRMINGQUEUE
	@param Address  0x00060004
	@param Mask     0x20000000
	@param Shift    29
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_29                                            0x20000000
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_29                                            29
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_29                                            0x00000000

	/**
	@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_30 CONFIRMINGQUEUE_30
	@ingroup        CONFIRMINGQUEUE
	@param Address  0x00060004
	@param Mask     0x40000000
	@param Shift    30
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_30                                            0x40000000
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_30                                            30
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_30                                            0x00000000

	/**
	@defgroup       CONFIRMINGQUEUE__CONFIRMINGQUEUE_31 CONFIRMINGQUEUE_31
	@ingroup        CONFIRMINGQUEUE
	@param Address  0x00060004
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CONFIRMINGQUEUE__MSK_CONFIRMINGQUEUE_31                                            0x80000000
#define PNIP_REG_CONFIRMINGQUEUE_SHFT_CONFIRMINGQUEUE_31                                            31
#define PNIP_REG_CONFIRMINGQUEUE_RSTV_CONFIRMINGQUEUE_31                                            0x00000000


	/**
	@defgroup       QUEUEERRSTATUS QUEUEERRSTATUS
	@ingroup        Register
	@param Address  0x00060008
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_QUEUEERRSTATUS                                                                     0x00060008
#define PNIP_REG_QUEUEERRSTATUS                                                                     0x00000550
#define PNIP_REG_QUEUEERRSTATUS_RST__VAL                                                            0x00000000

	/**
	@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_0 ERRSTATUSQUEUE_0
	@ingroup        QUEUEERRSTATUS
	@param Address  0x00060008
	@param Mask     0x00000001
	@param Shift    0
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_0                                               0x00000001
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_0                                               0
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_0                                               0x00000000

	/**
	@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_1 ERRSTATUSQUEUE_1
	@ingroup        QUEUEERRSTATUS
	@param Address  0x00060008
	@param Mask     0x00000002
	@param Shift    1
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_1                                               0x00000002
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_1                                               1
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_1                                               0x00000000

	/**
	@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_2 ERRSTATUSQUEUE_2
	@ingroup        QUEUEERRSTATUS
	@param Address  0x00060008
	@param Mask     0x00000004
	@param Shift    2
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_2                                               0x00000004
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_2                                               2
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_2                                               0x00000000

	/**
	@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_3 ERRSTATUSQUEUE_3
	@ingroup        QUEUEERRSTATUS
	@param Address  0x00060008
	@param Mask     0x00000008
	@param Shift    3
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_3                                               0x00000008
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_3                                               3
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_3                                               0x00000000

	/**
	@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_4 ERRSTATUSQUEUE_4
	@ingroup        QUEUEERRSTATUS
	@param Address  0x00060008
	@param Mask     0x00000010
	@param Shift    4
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_4                                               0x00000010
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_4                                               4
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_4                                               0x00000000

	/**
	@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_5 ERRSTATUSQUEUE_5
	@ingroup        QUEUEERRSTATUS
	@param Address  0x00060008
	@param Mask     0x00000020
	@param Shift    5
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_5                                               0x00000020
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_5                                               5
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_5                                               0x00000000

	/**
	@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_6 ERRSTATUSQUEUE_6
	@ingroup        QUEUEERRSTATUS
	@param Address  0x00060008
	@param Mask     0x00000040
	@param Shift    6
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_6                                               0x00000040
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_6                                               6
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_6                                               0x00000000

	/**
	@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_7 ERRSTATUSQUEUE_7
	@ingroup        QUEUEERRSTATUS
	@param Address  0x00060008
	@param Mask     0x00000080
	@param Shift    7
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_7                                               0x00000080
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_7                                               7
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_7                                               0x00000000

	/**
	@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_8 ERRSTATUSQUEUE_8
	@ingroup        QUEUEERRSTATUS
	@param Address  0x00060008
	@param Mask     0x00000100
	@param Shift    8
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_8                                               0x00000100
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_8                                               8
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_8                                               0x00000000

	/**
	@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_9 ERRSTATUSQUEUE_9
	@ingroup        QUEUEERRSTATUS
	@param Address  0x00060008
	@param Mask     0x00000200
	@param Shift    9
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_9                                               0x00000200
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_9                                               9
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_9                                               0x00000000

	/**
	@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_10 ERRSTATUSQUEUE_10
	@ingroup        QUEUEERRSTATUS
	@param Address  0x00060008
	@param Mask     0x00000400
	@param Shift    10
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_10                                              0x00000400
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_10                                              10
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_10                                              0x00000000

	/**
	@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_11 ERRSTATUSQUEUE_11
	@ingroup        QUEUEERRSTATUS
	@param Address  0x00060008
	@param Mask     0x00000800
	@param Shift    11
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_11                                              0x00000800
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_11                                              11
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_11                                              0x00000000

	/**
	@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_12 ERRSTATUSQUEUE_12
	@ingroup        QUEUEERRSTATUS
	@param Address  0x00060008
	@param Mask     0x00001000
	@param Shift    12
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_12                                              0x00001000
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_12                                              12
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_12                                              0x00000000

	/**
	@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_13 ERRSTATUSQUEUE_13
	@ingroup        QUEUEERRSTATUS
	@param Address  0x00060008
	@param Mask     0x00002000
	@param Shift    13
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_13                                              0x00002000
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_13                                              13
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_13                                              0x00000000

	/**
	@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_14 ERRSTATUSQUEUE_14
	@ingroup        QUEUEERRSTATUS
	@param Address  0x00060008
	@param Mask     0x00004000
	@param Shift    14
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_14                                              0x00004000
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_14                                              14
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_14                                              0x00000000

	/**
	@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_15 ERRSTATUSQUEUE_15
	@ingroup        QUEUEERRSTATUS
	@param Address  0x00060008
	@param Mask     0x00008000
	@param Shift    15
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_15                                              0x00008000
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_15                                              15
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_15                                              0x00000000

	/**
	@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_16 ERRSTATUSQUEUE_16
	@ingroup        QUEUEERRSTATUS
	@param Address  0x00060008
	@param Mask     0x00010000
	@param Shift    16
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_16                                              0x00010000
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_16                                              16
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_16                                              0x00000000

	/**
	@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_17 ERRSTATUSQUEUE_17
	@ingroup        QUEUEERRSTATUS
	@param Address  0x00060008
	@param Mask     0x00020000
	@param Shift    17
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_17                                              0x00020000
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_17                                              17
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_17                                              0x00000000

	/**
	@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_18 ERRSTATUSQUEUE_18
	@ingroup        QUEUEERRSTATUS
	@param Address  0x00060008
	@param Mask     0x00040000
	@param Shift    18
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_18                                              0x00040000
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_18                                              18
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_18                                              0x00000000

	/**
	@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_19 ERRSTATUSQUEUE_19
	@ingroup        QUEUEERRSTATUS
	@param Address  0x00060008
	@param Mask     0x00080000
	@param Shift    19
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_19                                              0x00080000
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_19                                              19
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_19                                              0x00000000

	/**
	@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_20 ERRSTATUSQUEUE_20
	@ingroup        QUEUEERRSTATUS
	@param Address  0x00060008
	@param Mask     0x00100000
	@param Shift    20
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_20                                              0x00100000
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_20                                              20
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_20                                              0x00000000

	/**
	@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_21 ERRSTATUSQUEUE_21
	@ingroup        QUEUEERRSTATUS
	@param Address  0x00060008
	@param Mask     0x00200000
	@param Shift    21
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_21                                              0x00200000
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_21                                              21
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_21                                              0x00000000

	/**
	@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_22 ERRSTATUSQUEUE_22
	@ingroup        QUEUEERRSTATUS
	@param Address  0x00060008
	@param Mask     0x00400000
	@param Shift    22
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_22                                              0x00400000
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_22                                              22
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_22                                              0x00000000

	/**
	@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_23 ERRSTATUSQUEUE_23
	@ingroup        QUEUEERRSTATUS
	@param Address  0x00060008
	@param Mask     0x00800000
	@param Shift    23
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_23                                              0x00800000
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_23                                              23
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_23                                              0x00000000

	/**
	@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_24 ERRSTATUSQUEUE_24
	@ingroup        QUEUEERRSTATUS
	@param Address  0x00060008
	@param Mask     0x01000000
	@param Shift    24
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_24                                              0x01000000
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_24                                              24
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_24                                              0x00000000

	/**
	@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_25 ERRSTATUSQUEUE_25
	@ingroup        QUEUEERRSTATUS
	@param Address  0x00060008
	@param Mask     0x02000000
	@param Shift    25
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_25                                              0x02000000
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_25                                              25
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_25                                              0x00000000

	/**
	@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_26 ERRSTATUSQUEUE_26
	@ingroup        QUEUEERRSTATUS
	@param Address  0x00060008
	@param Mask     0x04000000
	@param Shift    26
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_26                                              0x04000000
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_26                                              26
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_26                                              0x00000000

	/**
	@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_27 ERRSTATUSQUEUE_27
	@ingroup        QUEUEERRSTATUS
	@param Address  0x00060008
	@param Mask     0x08000000
	@param Shift    27
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_27                                              0x08000000
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_27                                              27
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_27                                              0x00000000

	/**
	@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_28 ERRSTATUSQUEUE_28
	@ingroup        QUEUEERRSTATUS
	@param Address  0x00060008
	@param Mask     0x10000000
	@param Shift    28
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_28                                              0x10000000
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_28                                              28
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_28                                              0x00000000

	/**
	@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_29 ERRSTATUSQUEUE_29
	@ingroup        QUEUEERRSTATUS
	@param Address  0x00060008
	@param Mask     0x20000000
	@param Shift    29
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_29                                              0x20000000
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_29                                              29
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_29                                              0x00000000

	/**
	@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_30 ERRSTATUSQUEUE_30
	@ingroup        QUEUEERRSTATUS
	@param Address  0x00060008
	@param Mask     0x40000000
	@param Shift    30
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_30                                              0x40000000
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_30                                              30
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_30                                              0x00000000

	/**
	@defgroup       QUEUEERRSTATUS__ERRSTATUSQUEUE_31 ERRSTATUSQUEUE_31
	@ingroup        QUEUEERRSTATUS
	@param Address  0x00060008
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_QUEUEERRSTATUS__MSK_ERRSTATUSQUEUE_31                                              0x80000000
#define PNIP_REG_QUEUEERRSTATUS_SHFT_ERRSTATUSQUEUE_31                                              31
#define PNIP_REG_QUEUEERRSTATUS_RSTV_ERRSTATUSQUEUE_31                                              0x00000000


	/**
	@defgroup       QUEUEERREVENT QUEUEERREVENT
	@ingroup        Register
	@param Address  0x0006000C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_QUEUEERREVENT                                                                      0x0006000C
#define PNIP_REG_QUEUEERREVENT                                                                      0x00000554
#define PNIP_REG_QUEUEERREVENT_RST__VAL                                                             0x00000000

	/**
	@defgroup       QUEUEERREVENT__ERROREVENT ERROREVENT
	@ingroup        QUEUEERREVENT
	@param Address  0x0006000C
	@param Mask     0x000001FF
	@param Shift    0
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_QUEUEERREVENT__MSK_ERROREVENT                                                      0x000001FF
#define PNIP_REG_QUEUEERREVENT_SHFT_ERROREVENT                                                      0
#define PNIP_REG_QUEUEERREVENT_RSTV_ERROREVENT                                                      0x00000000


	/**
	@defgroup       CURRENTCMD CURRENTCMD
	@ingroup        Register
	@param Address  0x00060014
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_CURRENTCMD                                                                         0x00060014
#define PNIP_REG_CURRENTCMD                                                                         0x00000558
#define PNIP_REG_CURRENTCMD_RST__VAL                                                                0x00000000

	/**
	@defgroup       CURRENTCMD__CURRENTCMD CURRENTCMD
	@ingroup        CURRENTCMD
	@param Address  0x00060014
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CURRENTCMD__MSK_CURRENTCMD                                                         0x0000FFFF
#define PNIP_REG_CURRENTCMD_SHFT_CURRENTCMD                                                         0
#define PNIP_REG_CURRENTCMD_RSTV_CURRENTCMD                                                         0x00000000


	/**
	@defgroup       KRISC_TCM_MAP KRISC_TCM_MAP
	@ingroup        Register
	@param Address  0x00070000
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_KRISC_TCM_MAP                                                                      0x00070000
#define PNIP_REG_KRISC_TCM_MAP                                                                      0x0000055C
#define PNIP_REG_KRISC_TCM_MAP_RST__VAL                                                             0x00000000

	/**
	@defgroup       KRISC_TCM_MAP__TCM_PARTITION TCM_PARTITION
	@ingroup        KRISC_TCM_MAP
	@param Address  0x00070000
	@param Mask     0x0000001F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_KRISC_TCM_MAP__MSK_TCM_PARTITION                                                   0x0000001F
#define PNIP_REG_KRISC_TCM_MAP_SHFT_TCM_PARTITION                                                   0
#define PNIP_REG_KRISC_TCM_MAP_RSTV_TCM_PARTITION                                                   0x00000000


	/**
	@defgroup       MI2C_SOFTWARE_RESET MI2C_SOFTWARE_RESET
	@ingroup        Register
	@param Address  0x0007031C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_MI2C_SOFTWARE_RESET                                                                0x0007031C
#define PNIP_REG_MI2C_SOFTWARE_RESET                                                                0x00000560
#define PNIP_REG_MI2C_SOFTWARE_RESET_RST__VAL                                                       0x00000000

	/**
	@defgroup       MI2C_SOFTWARE_RESET__SOFTRESET SOFTRESET
	@ingroup        MI2C_SOFTWARE_RESET
	@param Address  0x0007031C
	@param Mask     0x000000FF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_MI2C_SOFTWARE_RESET__MSK_SOFTRESET                                                 0x000000FF
#define PNIP_REG_MI2C_SOFTWARE_RESET_SHFT_SOFTRESET                                                 0
#define PNIP_REG_MI2C_SOFTWARE_RESET_RSTV_SOFTRESET                                                 0x00000000


	/**
	@defgroup       EX_CONTROL_1 EX_CONTROL_1
	@ingroup        Register
	@param Address  0x00070320
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w,rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_EX_CONTROL_1                                                                       0x00070320
#define PNIP_REG_EX_CONTROL_1                                                                       0x00000564
#define PNIP_REG_EX_CONTROL_1_RST__VAL                                                              0x00000000

	/**
	@defgroup       EX_CONTROL_1__MODE MODE
	@ingroup        EX_CONTROL_1
	@param Address  0x00070320
	@param Mask     0x00000001
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_EX_CONTROL_1__MSK_MODE                                                             0x00000001
#define PNIP_REG_EX_CONTROL_1_SHFT_MODE                                                             0
#define PNIP_REG_EX_CONTROL_1_RSTV_MODE                                                             0x00000000

	/**
	@defgroup       EX_CONTROL_1__OUT OUT
	@ingroup        EX_CONTROL_1
	@param Address  0x00070320
	@param Mask     0x00000002
	@param Shift    1
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_EX_CONTROL_1__MSK_OUT                                                              0x00000002
#define PNIP_REG_EX_CONTROL_1_SHFT_OUT                                                              1
#define PNIP_REG_EX_CONTROL_1_RSTV_OUT                                                              0x00000000

	/**
	@defgroup       EX_CONTROL_1__IN IN
	@ingroup        EX_CONTROL_1
	@param Address  0x00070320
	@param Mask     0x00000004
	@param Shift    2
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_EX_CONTROL_1__MSK_IN                                                               0x00000004
#define PNIP_REG_EX_CONTROL_1_SHFT_IN                                                               2
#define PNIP_REG_EX_CONTROL_1_RSTV_IN                                                               0x00000000

	/**
	@defgroup       EX_CONTROL_1__BUSY BUSY
	@ingroup        EX_CONTROL_1
	@param Address  0x00070320
	@param Mask     0x00000008
	@param Shift    3
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_EX_CONTROL_1__MSK_BUSY                                                             0x00000008
#define PNIP_REG_EX_CONTROL_1_SHFT_BUSY                                                             3
#define PNIP_REG_EX_CONTROL_1_RSTV_BUSY                                                             0x00000000

	/**
	@defgroup       EX_CONTROL_1__ERROR ERROR
	@ingroup        EX_CONTROL_1
	@param Address  0x00070320
	@param Mask     0x00000010
	@param Shift    4
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_EX_CONTROL_1__MSK_ERROR                                                            0x00000010
#define PNIP_REG_EX_CONTROL_1_SHFT_ERROR                                                            4
#define PNIP_REG_EX_CONTROL_1_RSTV_ERROR                                                            0x00000000

	/**
	@defgroup       EX_CONTROL_1__SCL_TOGGLE SCL_TOGGLE
	@ingroup        EX_CONTROL_1
	@param Address  0x00070320
	@param Mask     0x00000080
	@param Shift    7
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_EX_CONTROL_1__MSK_SCL_TOGGLE                                                       0x00000080
#define PNIP_REG_EX_CONTROL_1_SHFT_SCL_TOGGLE                                                       7
#define PNIP_REG_EX_CONTROL_1_RSTV_SCL_TOGGLE                                                       0x00000000


	/**
	@defgroup       EX_CONTROL_2 EX_CONTROL_2
	@ingroup        Register
	@param Address  0x00070330
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w,rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_EX_CONTROL_2                                                                       0x00070330
#define PNIP_REG_EX_CONTROL_2                                                                       0x00000568
#define PNIP_REG_EX_CONTROL_2_RST__VAL                                                              0x00000000

	/**
	@defgroup       EX_CONTROL_2__MODE MODE
	@ingroup        EX_CONTROL_2
	@param Address  0x00070330
	@param Mask     0x00000001
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_EX_CONTROL_2__MSK_MODE                                                             0x00000001
#define PNIP_REG_EX_CONTROL_2_SHFT_MODE                                                             0
#define PNIP_REG_EX_CONTROL_2_RSTV_MODE                                                             0x00000000

	/**
	@defgroup       EX_CONTROL_2__OUT OUT
	@ingroup        EX_CONTROL_2
	@param Address  0x00070330
	@param Mask     0x00000002
	@param Shift    1
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_EX_CONTROL_2__MSK_OUT                                                              0x00000002
#define PNIP_REG_EX_CONTROL_2_SHFT_OUT                                                              1
#define PNIP_REG_EX_CONTROL_2_RSTV_OUT                                                              0x00000000

	/**
	@defgroup       EX_CONTROL_2__IN IN
	@ingroup        EX_CONTROL_2
	@param Address  0x00070330
	@param Mask     0x00000004
	@param Shift    2
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_EX_CONTROL_2__MSK_IN                                                               0x00000004
#define PNIP_REG_EX_CONTROL_2_SHFT_IN                                                               2
#define PNIP_REG_EX_CONTROL_2_RSTV_IN                                                               0x00000000

	/**
	@defgroup       EX_CONTROL_2__BUSY BUSY
	@ingroup        EX_CONTROL_2
	@param Address  0x00070330
	@param Mask     0x00000008
	@param Shift    3
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_EX_CONTROL_2__MSK_BUSY                                                             0x00000008
#define PNIP_REG_EX_CONTROL_2_SHFT_BUSY                                                             3
#define PNIP_REG_EX_CONTROL_2_RSTV_BUSY                                                             0x00000000

	/**
	@defgroup       EX_CONTROL_2__ERROR ERROR
	@ingroup        EX_CONTROL_2
	@param Address  0x00070330
	@param Mask     0x00000010
	@param Shift    4
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_EX_CONTROL_2__MSK_ERROR                                                            0x00000010
#define PNIP_REG_EX_CONTROL_2_SHFT_ERROR                                                            4
#define PNIP_REG_EX_CONTROL_2_RSTV_ERROR                                                            0x00000000


	/**
	@defgroup       EX_CONTROL_3 EX_CONTROL_3
	@ingroup        Register
	@param Address  0x00070340
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w,rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_EX_CONTROL_3                                                                       0x00070340
#define PNIP_REG_EX_CONTROL_3                                                                       0x0000056C
#define PNIP_REG_EX_CONTROL_3_RST__VAL                                                              0x00000000

	/**
	@defgroup       EX_CONTROL_3__MODE MODE
	@ingroup        EX_CONTROL_3
	@param Address  0x00070340
	@param Mask     0x00000001
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_EX_CONTROL_3__MSK_MODE                                                             0x00000001
#define PNIP_REG_EX_CONTROL_3_SHFT_MODE                                                             0
#define PNIP_REG_EX_CONTROL_3_RSTV_MODE                                                             0x00000000

	/**
	@defgroup       EX_CONTROL_3__OUT OUT
	@ingroup        EX_CONTROL_3
	@param Address  0x00070340
	@param Mask     0x00000002
	@param Shift    1
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_EX_CONTROL_3__MSK_OUT                                                              0x00000002
#define PNIP_REG_EX_CONTROL_3_SHFT_OUT                                                              1
#define PNIP_REG_EX_CONTROL_3_RSTV_OUT                                                              0x00000000

	/**
	@defgroup       EX_CONTROL_3__IN IN
	@ingroup        EX_CONTROL_3
	@param Address  0x00070340
	@param Mask     0x00000004
	@param Shift    2
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_EX_CONTROL_3__MSK_IN                                                               0x00000004
#define PNIP_REG_EX_CONTROL_3_SHFT_IN                                                               2
#define PNIP_REG_EX_CONTROL_3_RSTV_IN                                                               0x00000000

	/**
	@defgroup       EX_CONTROL_3__BUSY BUSY
	@ingroup        EX_CONTROL_3
	@param Address  0x00070340
	@param Mask     0x00000008
	@param Shift    3
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_EX_CONTROL_3__MSK_BUSY                                                             0x00000008
#define PNIP_REG_EX_CONTROL_3_SHFT_BUSY                                                             3
#define PNIP_REG_EX_CONTROL_3_RSTV_BUSY                                                             0x00000000

	/**
	@defgroup       EX_CONTROL_3__ERROR ERROR
	@ingroup        EX_CONTROL_3
	@param Address  0x00070340
	@param Mask     0x00000010
	@param Shift    4
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_EX_CONTROL_3__MSK_ERROR                                                            0x00000010
#define PNIP_REG_EX_CONTROL_3_SHFT_ERROR                                                            4
#define PNIP_REG_EX_CONTROL_3_RSTV_ERROR                                                            0x00000000


	/**
	@defgroup       EX_CONTROL_4 EX_CONTROL_4
	@ingroup        Register
	@param Address  0x00070350
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w,rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_EX_CONTROL_4                                                                       0x00070350
#define PNIP_REG_EX_CONTROL_4                                                                       0x00000570
#define PNIP_REG_EX_CONTROL_4_RST__VAL                                                              0x00000000

	/**
	@defgroup       EX_CONTROL_4__MODE MODE
	@ingroup        EX_CONTROL_4
	@param Address  0x00070350
	@param Mask     0x00000001
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_EX_CONTROL_4__MSK_MODE                                                             0x00000001
#define PNIP_REG_EX_CONTROL_4_SHFT_MODE                                                             0
#define PNIP_REG_EX_CONTROL_4_RSTV_MODE                                                             0x00000000

	/**
	@defgroup       EX_CONTROL_4__OUT OUT
	@ingroup        EX_CONTROL_4
	@param Address  0x00070350
	@param Mask     0x00000002
	@param Shift    1
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_EX_CONTROL_4__MSK_OUT                                                              0x00000002
#define PNIP_REG_EX_CONTROL_4_SHFT_OUT                                                              1
#define PNIP_REG_EX_CONTROL_4_RSTV_OUT                                                              0x00000000

	/**
	@defgroup       EX_CONTROL_4__IN IN
	@ingroup        EX_CONTROL_4
	@param Address  0x00070350
	@param Mask     0x00000004
	@param Shift    2
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_EX_CONTROL_4__MSK_IN                                                               0x00000004
#define PNIP_REG_EX_CONTROL_4_SHFT_IN                                                               2
#define PNIP_REG_EX_CONTROL_4_RSTV_IN                                                               0x00000000

	/**
	@defgroup       EX_CONTROL_4__BUSY BUSY
	@ingroup        EX_CONTROL_4
	@param Address  0x00070350
	@param Mask     0x00000008
	@param Shift    3
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_EX_CONTROL_4__MSK_BUSY                                                             0x00000008
#define PNIP_REG_EX_CONTROL_4_SHFT_BUSY                                                             3
#define PNIP_REG_EX_CONTROL_4_RSTV_BUSY                                                             0x00000000

	/**
	@defgroup       EX_CONTROL_4__ERROR ERROR
	@ingroup        EX_CONTROL_4
	@param Address  0x00070350
	@param Mask     0x00000010
	@param Shift    4
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_EX_CONTROL_4__MSK_ERROR                                                            0x00000010
#define PNIP_REG_EX_CONTROL_4_SHFT_ERROR                                                            4
#define PNIP_REG_EX_CONTROL_4_RSTV_ERROR                                                            0x00000000


	/**
	@defgroup       I2C_ENABLE I2C_ENABLE
	@ingroup        Register
	@param Address  0x00070364
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_I2C_ENABLE                                                                         0x00070364
#define PNIP_REG_I2C_ENABLE                                                                         0x00000574
#define PNIP_REG_I2C_ENABLE_RST__VAL                                                                0x00000000

	/**
	@defgroup       I2C_ENABLE__I2C_PARAMENABLE I2C_PARAMENABLE
	@ingroup        I2C_ENABLE
	@param Address  0x00070364
	@param Mask     0x00000001
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_I2C_ENABLE__MSK_I2C_PARAMENABLE                                                    0x00000001
#define PNIP_REG_I2C_ENABLE_SHFT_I2C_PARAMENABLE                                                    0
#define PNIP_REG_I2C_ENABLE_RSTV_I2C_PARAMENABLE                                                    0x00000000


	/**
	@defgroup       I2C_CONTROL I2C_CONTROL
	@ingroup        Register
	@param Address  0x00070368
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w,rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_I2C_CONTROL                                                                        0x00070368
#define PNIP_REG_I2C_CONTROL                                                                        0x00000578
#define PNIP_REG_I2C_CONTROL_RST__VAL                                                               0x0000000F

	/**
	@defgroup       I2C_CONTROL__SW_SCL_O SW_SCL_O
	@ingroup        I2C_CONTROL
	@param Address  0x00070368
	@param Mask     0x00000001
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_I2C_CONTROL__MSK_SW_SCL_O                                                          0x00000001
#define PNIP_REG_I2C_CONTROL_SHFT_SW_SCL_O                                                          0
#define PNIP_REG_I2C_CONTROL_RSTV_SW_SCL_O                                                          0x00000001

	/**
	@defgroup       I2C_CONTROL__SW_SDA_O SW_SDA_O
	@ingroup        I2C_CONTROL
	@param Address  0x00070368
	@param Mask     0x00000002
	@param Shift    1
	@param Access   r,w
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_I2C_CONTROL__MSK_SW_SDA_O                                                          0x00000002
#define PNIP_REG_I2C_CONTROL_SHFT_SW_SDA_O                                                          1
#define PNIP_REG_I2C_CONTROL_RSTV_SW_SDA_O                                                          0x00000001

	/**
	@defgroup       I2C_CONTROL__SCL_I SCL_I
	@ingroup        I2C_CONTROL
	@param Address  0x00070368
	@param Mask     0x00000004
	@param Shift    2
	@param Access   rh,
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_I2C_CONTROL__MSK_SCL_I                                                             0x00000004
#define PNIP_REG_I2C_CONTROL_SHFT_SCL_I                                                             2
#define PNIP_REG_I2C_CONTROL_RSTV_SCL_I                                                             0x00000001

	/**
	@defgroup       I2C_CONTROL__SDA_I SDA_I
	@ingroup        I2C_CONTROL
	@param Address  0x00070368
	@param Mask     0x00000008
	@param Shift    3
	@param Access   rh,
	@param Reset    0x00000001
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_I2C_CONTROL__MSK_SDA_I                                                             0x00000008
#define PNIP_REG_I2C_CONTROL_SHFT_SDA_I                                                             3
#define PNIP_REG_I2C_CONTROL_RSTV_SDA_I                                                             0x00000001


	/**
	@defgroup       I2C_SELECT I2C_SELECT
	@ingroup        Register
	@param Address  0x0007036C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_I2C_SELECT                                                                         0x0007036C
#define PNIP_REG_I2C_SELECT                                                                         0x0000057C
#define PNIP_REG_I2C_SELECT_RST__VAL                                                                0x00000000

	/**
	@defgroup       I2C_SELECT__I2C_SELECTOR I2C_SELECTOR
	@ingroup        I2C_SELECT
	@param Address  0x0007036C
	@param Mask     0x00000003
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_I2C_SELECT__MSK_I2C_SELECTOR                                                       0x00000003
#define PNIP_REG_I2C_SELECT_SHFT_I2C_SELECTOR                                                       0
#define PNIP_REG_I2C_SELECT_RSTV_I2C_SELECTOR                                                       0x00000000


	/**
	@defgroup       I2C_CLOCKCONTROL I2C_CLOCKCONTROL
	@ingroup        Register
	@param Address  0x00070370
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_I2C_CLOCKCONTROL                                                                   0x00070370
#define PNIP_REG_I2C_CLOCKCONTROL                                                                   0x00000580
#define PNIP_REG_I2C_CLOCKCONTROL_RST__VAL                                                          0x0000007C

	/**
	@defgroup       I2C_CLOCKCONTROL__CLOCKDIVIDER CLOCKDIVIDER
	@ingroup        I2C_CLOCKCONTROL
	@param Address  0x00070370
	@param Mask     0x000000FF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000007C
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_I2C_CLOCKCONTROL__MSK_CLOCKDIVIDER                                                 0x000000FF
#define PNIP_REG_I2C_CLOCKCONTROL_SHFT_CLOCKDIVIDER                                                 0
#define PNIP_REG_I2C_CLOCKCONTROL_RSTV_CLOCKDIVIDER                                                 0x0000007C


	/**
	@defgroup       ACCESS_ERROR ACCESS_ERROR
	@ingroup        Register
	@param Address  0x00074000
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R2_REG_ACCESS_ERROR                                                                    0x00074000
#define PNIP_R2_REG_ACCESS_ERROR                                                                    0x00000584
#define PNIP_R2_REG_ACCESS_ERROR_RST__VAL                                                           0x00000000

	/**
	@defgroup       ACCESS_ERROR__ADDRESS ADDRESS
	@ingroup        ACCESS_ERROR
	@param Address  0x00074000
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_ACCESS_ERROR__MSK_ADDRESS                                                       0x001FFFFF
#define PNIP_R2_REG_ACCESS_ERROR_SHFT_ADDRESS                                                       0
#define PNIP_R2_REG_ACCESS_ERROR_RSTV_ADDRESS                                                       0x00000000

	/**
	@defgroup       ACCESS_ERROR__AHB_CMD_CONTROL_SELECT AHB_CMD_CONTROL_SELECT
	@ingroup        ACCESS_ERROR
	@param Address  0x00074000
	@param Mask     0x08000000
	@param Shift    27
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_ACCESS_ERROR__MSK_AHB_CMD_CONTROL_SELECT                                        0x08000000
#define PNIP_R2_REG_ACCESS_ERROR_SHFT_AHB_CMD_CONTROL_SELECT                                        27
#define PNIP_R2_REG_ACCESS_ERROR_RSTV_AHB_CMD_CONTROL_SELECT                                        0x00000000

	/**
	@defgroup       ACCESS_ERROR__AHB_SIZE AHB_SIZE
	@ingroup        ACCESS_ERROR
	@param Address  0x00074000
	@param Mask     0x30000000
	@param Shift    28
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_ACCESS_ERROR__MSK_AHB_SIZE                                                      0x30000000
#define PNIP_R2_REG_ACCESS_ERROR_SHFT_AHB_SIZE                                                      28
#define PNIP_R2_REG_ACCESS_ERROR_RSTV_AHB_SIZE                                                      0x00000000

	/**
	@defgroup       ACCESS_ERROR__RD_WR RD_WR
	@ingroup        ACCESS_ERROR
	@param Address  0x00074000
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_ACCESS_ERROR__MSK_RD_WR                                                         0x40000000
#define PNIP_R2_REG_ACCESS_ERROR_SHFT_RD_WR                                                         30
#define PNIP_R2_REG_ACCESS_ERROR_RSTV_RD_WR                                                         0x00000000

	/**
	@defgroup       ACCESS_ERROR__ERROR_LOCK ERROR_LOCK
	@ingroup        ACCESS_ERROR
	@param Address  0x00074000
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_ACCESS_ERROR__MSK_ERROR_LOCK                                                    0x80000000
#define PNIP_R2_REG_ACCESS_ERROR_SHFT_ERROR_LOCK                                                    31
#define PNIP_R2_REG_ACCESS_ERROR_RSTV_ERROR_LOCK                                                    0x00000000


	/**
	@defgroup       ACCESS_ERROR ACCESS_ERROR
	@ingroup        Register
	@param Address  0x00074000
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R3_REG_ACCESS_ERROR                                                                    0x00074000
#define PNIP_R3_REG_ACCESS_ERROR                                                                    0x00000584
#define PNIP_R3_REG_ACCESS_ERROR_RST__VAL                                                           0x00000000

	/**
	@defgroup       ACCESS_ERROR__ADDRESS ADDRESS
	@ingroup        ACCESS_ERROR
	@param Address  0x00074000
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_ACCESS_ERROR__MSK_ADDRESS                                                       0x001FFFFF
#define PNIP_R3_REG_ACCESS_ERROR_SHFT_ADDRESS                                                       0
#define PNIP_R3_REG_ACCESS_ERROR_RSTV_ADDRESS                                                       0x00000000

	/**
	@defgroup       ACCESS_ERROR__AXI_CMD_CONTROL_SELECT AXI_CMD_CONTROL_SELECT
	@ingroup        ACCESS_ERROR
	@param Address  0x00074000
	@param Mask     0x02000000
	@param Shift    25
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_ACCESS_ERROR__MSK_AXI_CMD_CONTROL_SELECT                                        0x02000000
#define PNIP_R3_REG_ACCESS_ERROR_SHFT_AXI_CMD_CONTROL_SELECT                                        25
#define PNIP_R3_REG_ACCESS_ERROR_RSTV_AXI_CMD_CONTROL_SELECT                                        0x00000000

	/**
	@defgroup       ACCESS_ERROR__BYTE_ENABLES BYTE_ENABLES
	@ingroup        ACCESS_ERROR
	@param Address  0x00074000
	@param Mask     0x3C000000
	@param Shift    26
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_ACCESS_ERROR__MSK_BYTE_ENABLES                                                  0x3C000000
#define PNIP_R3_REG_ACCESS_ERROR_SHFT_BYTE_ENABLES                                                  26
#define PNIP_R3_REG_ACCESS_ERROR_RSTV_BYTE_ENABLES                                                  0x00000000

	/**
	@defgroup       ACCESS_ERROR__RD_WR RD_WR
	@ingroup        ACCESS_ERROR
	@param Address  0x00074000
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_ACCESS_ERROR__MSK_RD_WR                                                         0x40000000
#define PNIP_R3_REG_ACCESS_ERROR_SHFT_RD_WR                                                         30
#define PNIP_R3_REG_ACCESS_ERROR_RSTV_RD_WR                                                         0x00000000

	/**
	@defgroup       ACCESS_ERROR__ERROR_LOCK ERROR_LOCK
	@ingroup        ACCESS_ERROR
	@param Address  0x00074000
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_ACCESS_ERROR__MSK_ERROR_LOCK                                                    0x80000000
#define PNIP_R3_REG_ACCESS_ERROR_SHFT_ERROR_LOCK                                                    31
#define PNIP_R3_REG_ACCESS_ERROR_RSTV_ERROR_LOCK                                                    0x00000000


	/**
	@defgroup       APIFILTERCOMMAND_IF_CONTROL APIFILTERCOMMAND_IF_CONTROL
	@ingroup        Register
	@param Address  0x00079000
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_APIFILTERCOMMAND_IF_CONTROL                                                        0x00079000
#define PNIP_REG_APIFILTERCOMMAND_IF_CONTROL                                                        0x00000588
#define PNIP_REG_APIFILTERCOMMAND_IF_CONTROL_RST__VAL                                               0x00000000

	/**
	@defgroup       APIFILTERCOMMAND_IF_CONTROL__F_CODE F_CODE
	@ingroup        APIFILTERCOMMAND_IF_CONTROL
	@param Address  0x00079000
	@param Mask     0x00000007
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_APIFILTERCOMMAND_IF_CONTROL__MSK_F_CODE                                            0x00000007
#define PNIP_REG_APIFILTERCOMMAND_IF_CONTROL_SHFT_F_CODE                                            0
#define PNIP_REG_APIFILTERCOMMAND_IF_CONTROL_RSTV_F_CODE                                            0x00000000

	/**
	@defgroup       APIFILTERCOMMAND_IF_CONTROL__IF_SELECT IF_SELECT
	@ingroup        APIFILTERCOMMAND_IF_CONTROL
	@param Address  0x00079000
	@param Mask     0x00000008
	@param Shift    3
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_APIFILTERCOMMAND_IF_CONTROL__MSK_IF_SELECT                                         0x00000008
#define PNIP_REG_APIFILTERCOMMAND_IF_CONTROL_SHFT_IF_SELECT                                         3
#define PNIP_REG_APIFILTERCOMMAND_IF_CONTROL_RSTV_IF_SELECT                                         0x00000000

	/**
	@defgroup       APIFILTERCOMMAND_IF_CONTROL__CONFREQUEST CONFREQUEST
	@ingroup        APIFILTERCOMMAND_IF_CONTROL
	@param Address  0x00079000
	@param Mask     0x00000010
	@param Shift    4
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_APIFILTERCOMMAND_IF_CONTROL__MSK_CONFREQUEST                                       0x00000010
#define PNIP_REG_APIFILTERCOMMAND_IF_CONTROL_SHFT_CONFREQUEST                                       4
#define PNIP_REG_APIFILTERCOMMAND_IF_CONTROL_RSTV_CONFREQUEST                                       0x00000000

	/**
	@defgroup       APIFILTERCOMMAND_IF_CONTROL__USER_ID USER_ID
	@ingroup        APIFILTERCOMMAND_IF_CONTROL
	@param Address  0x00079000
	@param Mask     0x000000E0
	@param Shift    5
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_APIFILTERCOMMAND_IF_CONTROL__MSK_USER_ID                                           0x000000E0
#define PNIP_REG_APIFILTERCOMMAND_IF_CONTROL_SHFT_USER_ID                                           5
#define PNIP_REG_APIFILTERCOMMAND_IF_CONTROL_RSTV_USER_ID                                           0x00000000

	/**
	@defgroup       APIFILTERCOMMAND_IF_CONTROL__PARAMETER PARAMETER
	@ingroup        APIFILTERCOMMAND_IF_CONTROL
	@param Address  0x00079000
	@param Mask     0xFFFFFF00
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_APIFILTERCOMMAND_IF_CONTROL__MSK_PARAMETER                                         0xFFFFFF00
#define PNIP_REG_APIFILTERCOMMAND_IF_CONTROL_SHFT_PARAMETER                                         8
#define PNIP_REG_APIFILTERCOMMAND_IF_CONTROL_RSTV_PARAMETER                                         0x00000000


	/**
	@defgroup       APIFILTERCOMMAND_IF_STATUS APIFILTERCOMMAND_IF_STATUS
	@ingroup        Register
	@param Address  0x00079004
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_APIFILTERCOMMAND_IF_STATUS                                                         0x00079004
#define PNIP_REG_APIFILTERCOMMAND_IF_STATUS                                                         0x0000058C
#define PNIP_REG_APIFILTERCOMMAND_IF_STATUS_RST__VAL                                                0x00000000

	/**
	@defgroup       APIFILTERCOMMAND_IF_STATUS__F_CODE F_CODE
	@ingroup        APIFILTERCOMMAND_IF_STATUS
	@param Address  0x00079004
	@param Mask     0x00000007
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_APIFILTERCOMMAND_IF_STATUS__MSK_F_CODE                                             0x00000007
#define PNIP_REG_APIFILTERCOMMAND_IF_STATUS_SHFT_F_CODE                                             0
#define PNIP_REG_APIFILTERCOMMAND_IF_STATUS_RSTV_F_CODE                                             0x00000000

	/**
	@defgroup       APIFILTERCOMMAND_IF_STATUS__CONFERROR CONFERROR
	@ingroup        APIFILTERCOMMAND_IF_STATUS
	@param Address  0x00079004
	@param Mask     0x00000008
	@param Shift    3
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_APIFILTERCOMMAND_IF_STATUS__MSK_CONFERROR                                          0x00000008
#define PNIP_REG_APIFILTERCOMMAND_IF_STATUS_SHFT_CONFERROR                                          3
#define PNIP_REG_APIFILTERCOMMAND_IF_STATUS_RSTV_CONFERROR                                          0x00000000

	/**
	@defgroup       APIFILTERCOMMAND_IF_STATUS__CONFRESPONSE CONFRESPONSE
	@ingroup        APIFILTERCOMMAND_IF_STATUS
	@param Address  0x00079004
	@param Mask     0x00000010
	@param Shift    4
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_APIFILTERCOMMAND_IF_STATUS__MSK_CONFRESPONSE                                       0x00000010
#define PNIP_REG_APIFILTERCOMMAND_IF_STATUS_SHFT_CONFRESPONSE                                       4
#define PNIP_REG_APIFILTERCOMMAND_IF_STATUS_RSTV_CONFRESPONSE                                       0x00000000

	/**
	@defgroup       APIFILTERCOMMAND_IF_STATUS__USER_ID USER_ID
	@ingroup        APIFILTERCOMMAND_IF_STATUS
	@param Address  0x00079004
	@param Mask     0x000000E0
	@param Shift    5
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_APIFILTERCOMMAND_IF_STATUS__MSK_USER_ID                                            0x000000E0
#define PNIP_REG_APIFILTERCOMMAND_IF_STATUS_SHFT_USER_ID                                            5
#define PNIP_REG_APIFILTERCOMMAND_IF_STATUS_RSTV_USER_ID                                            0x00000000

	/**
	@defgroup       APIFILTERCOMMAND_IF_STATUS__RETURNVALUE RETURNVALUE
	@ingroup        APIFILTERCOMMAND_IF_STATUS
	@param Address  0x00079004
	@param Mask     0xFFFFFF00
	@param Shift    8
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_APIFILTERCOMMAND_IF_STATUS__MSK_RETURNVALUE                                        0xFFFFFF00
#define PNIP_REG_APIFILTERCOMMAND_IF_STATUS_SHFT_RETURNVALUE                                        8
#define PNIP_REG_APIFILTERCOMMAND_IF_STATUS_RSTV_RETURNVALUE                                        0x00000000


	/**
	@defgroup       FILTERCODEBASE_IFA_00 FILTERCODEBASE_IFA_00
	@ingroup        Register
	@param Address  0x00079400
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R2_REG_FILTERCODEBASE_IFA_00                                                           0x00079400
#define PNIP_R2_REG_FILTERCODEBASE_IFA_00                                                           0x00000590
#define PNIP_R2_REG_FILTERCODEBASE_IFA_00_RST__VAL                                                  0x00080000

	/**
	@defgroup       FILTERCODEBASE_IFA_00__FILTERCODEBASE FILTERCODEBASE
	@ingroup        FILTERCODEBASE_IFA_00
	@param Address  0x00079400
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00080000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_FILTERCODEBASE_IFA_00__MSK_FILTERCODEBASE                                       0x001FFFFF
#define PNIP_R2_REG_FILTERCODEBASE_IFA_00_SHFT_FILTERCODEBASE                                       0
#define PNIP_R2_REG_FILTERCODEBASE_IFA_00_RSTV_FILTERCODEBASE                                       0x00080000


	/**
	@defgroup       FILTERCODEBASE_IFA_00 FILTERCODEBASE_IFA_00
	@ingroup        Register
	@param Address  0x00079400
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R3_REG_FILTERCODEBASE_IFA_00                                                           0x00079400
#define PNIP_R3_REG_FILTERCODEBASE_IFA_00                                                           0x00000590
#define PNIP_R3_REG_FILTERCODEBASE_IFA_00_RST__VAL                                                  0x000C0000

	/**
	@defgroup       FILTERCODEBASE_IFA_00__FILTERCODEBASE FILTERCODEBASE
	@ingroup        FILTERCODEBASE_IFA_00
	@param Address  0x00079400
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x000C0000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FILTERCODEBASE_IFA_00__MSK_FILTERCODEBASE                                       0x001FFFFF
#define PNIP_R3_REG_FILTERCODEBASE_IFA_00_SHFT_FILTERCODEBASE                                       0
#define PNIP_R3_REG_FILTERCODEBASE_IFA_00_RSTV_FILTERCODEBASE                                       0x000C0000


	/**
	@defgroup       FILTERCODEBASE_IFA_00 FILTERCODEBASE_IFA_00
	@ingroup        Register
	@param Address  0x00079400
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R2_REG_FILTERCODEBASE_IFA_00                                                           0x00079400
#define PNIP_R2_REG_FILTERCODEBASE_IFA_00                                                           0x00000590
#define PNIP_R2_REG_FILTERCODEBASE_IFA_00_RST__VAL                                                  0x00080000

	/**
	@defgroup       FILTERCODEBASE_IFA_00__FILTERCODEBASE FILTERCODEBASE
	@ingroup        FILTERCODEBASE_IFA_00
	@param Address  0x00079400
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00080000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_FILTERCODEBASE_IFA_00__MSK_FILTERCODEBASE                                       0x001FFFFF
#define PNIP_R2_REG_FILTERCODEBASE_IFA_00_SHFT_FILTERCODEBASE                                       0
#define PNIP_R2_REG_FILTERCODEBASE_IFA_00_RSTV_FILTERCODEBASE                                       0x00080000


	/**
	@defgroup       FILTERCODEBASE_IFA_00 FILTERCODEBASE_IFA_00
	@ingroup        Register
	@param Address  0x00079400
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R3_REG_FILTERCODEBASE_IFA_00                                                           0x00079400
#define PNIP_R3_REG_FILTERCODEBASE_IFA_00                                                           0x00000590
#define PNIP_R3_REG_FILTERCODEBASE_IFA_00_RST__VAL                                                  0x000C0000

	/**
	@defgroup       FILTERCODEBASE_IFA_00__FILTERCODEBASE FILTERCODEBASE
	@ingroup        FILTERCODEBASE_IFA_00
	@param Address  0x00079400
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x000C0000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FILTERCODEBASE_IFA_00__MSK_FILTERCODEBASE                                       0x001FFFFF
#define PNIP_R3_REG_FILTERCODEBASE_IFA_00_SHFT_FILTERCODEBASE                                       0
#define PNIP_R3_REG_FILTERCODEBASE_IFA_00_RSTV_FILTERCODEBASE                                       0x000C0000


	/**
	@defgroup       FILTERCODEBASE_IFA_01 FILTERCODEBASE_IFA_01
	@ingroup        Register
	@param Address  0x00079404
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R2_REG_FILTERCODEBASE_IFA_01                                                           0x00079404
#define PNIP_R2_REG_FILTERCODEBASE_IFA_01                                                           0x00000594
#define PNIP_R2_REG_FILTERCODEBASE_IFA_01_RST__VAL                                                  0x00080000

	/**
	@defgroup       FILTERCODEBASE_IFA_01__FILTERCODEBASE FILTERCODEBASE
	@ingroup        FILTERCODEBASE_IFA_01
	@param Address  0x00079404
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00080000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_FILTERCODEBASE_IFA_01__MSK_FILTERCODEBASE                                       0x001FFFFF
#define PNIP_R2_REG_FILTERCODEBASE_IFA_01_SHFT_FILTERCODEBASE                                       0
#define PNIP_R2_REG_FILTERCODEBASE_IFA_01_RSTV_FILTERCODEBASE                                       0x00080000


	/**
	@defgroup       FILTERCODEBASE_IFA_01 FILTERCODEBASE_IFA_01
	@ingroup        Register
	@param Address  0x00079404
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R3_REG_FILTERCODEBASE_IFA_01                                                           0x00079404
#define PNIP_R3_REG_FILTERCODEBASE_IFA_01                                                           0x00000594
#define PNIP_R3_REG_FILTERCODEBASE_IFA_01_RST__VAL                                                  0x000C0000

	/**
	@defgroup       FILTERCODEBASE_IFA_01__FILTERCODEBASE FILTERCODEBASE
	@ingroup        FILTERCODEBASE_IFA_01
	@param Address  0x00079404
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x000C0000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FILTERCODEBASE_IFA_01__MSK_FILTERCODEBASE                                       0x001FFFFF
#define PNIP_R3_REG_FILTERCODEBASE_IFA_01_SHFT_FILTERCODEBASE                                       0
#define PNIP_R3_REG_FILTERCODEBASE_IFA_01_RSTV_FILTERCODEBASE                                       0x000C0000


	/**
	@defgroup       FILTERCODEBASE_IFA_02 FILTERCODEBASE_IFA_02
	@ingroup        Register
	@param Address  0x00079408
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R2_REG_FILTERCODEBASE_IFA_02                                                           0x00079408
#define PNIP_R2_REG_FILTERCODEBASE_IFA_02                                                           0x00000598
#define PNIP_R2_REG_FILTERCODEBASE_IFA_02_RST__VAL                                                  0x00080000

	/**
	@defgroup       FILTERCODEBASE_IFA_02__FILTERCODEBASE FILTERCODEBASE
	@ingroup        FILTERCODEBASE_IFA_02
	@param Address  0x00079408
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00080000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_FILTERCODEBASE_IFA_02__MSK_FILTERCODEBASE                                       0x001FFFFF
#define PNIP_R2_REG_FILTERCODEBASE_IFA_02_SHFT_FILTERCODEBASE                                       0
#define PNIP_R2_REG_FILTERCODEBASE_IFA_02_RSTV_FILTERCODEBASE                                       0x00080000


	/**
	@defgroup       FILTERCODEBASE_IFA_02 FILTERCODEBASE_IFA_02
	@ingroup        Register
	@param Address  0x00079408
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R3_REG_FILTERCODEBASE_IFA_02                                                           0x00079408
#define PNIP_R3_REG_FILTERCODEBASE_IFA_02                                                           0x00000598
#define PNIP_R3_REG_FILTERCODEBASE_IFA_02_RST__VAL                                                  0x000C0000

	/**
	@defgroup       FILTERCODEBASE_IFA_02__FILTERCODEBASE FILTERCODEBASE
	@ingroup        FILTERCODEBASE_IFA_02
	@param Address  0x00079408
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x000C0000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FILTERCODEBASE_IFA_02__MSK_FILTERCODEBASE                                       0x001FFFFF
#define PNIP_R3_REG_FILTERCODEBASE_IFA_02_SHFT_FILTERCODEBASE                                       0
#define PNIP_R3_REG_FILTERCODEBASE_IFA_02_RSTV_FILTERCODEBASE                                       0x000C0000


	/**
	@defgroup       FILTERCODEBASE_IFA_03 FILTERCODEBASE_IFA_03
	@ingroup        Register
	@param Address  0x0007940C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R2_REG_FILTERCODEBASE_IFA_03                                                           0x0007940C
#define PNIP_R2_REG_FILTERCODEBASE_IFA_03                                                           0x0000059C
#define PNIP_R2_REG_FILTERCODEBASE_IFA_03_RST__VAL                                                  0x00080000

	/**
	@defgroup       FILTERCODEBASE_IFA_03__FILTERCODEBASE FILTERCODEBASE
	@ingroup        FILTERCODEBASE_IFA_03
	@param Address  0x0007940C
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00080000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_FILTERCODEBASE_IFA_03__MSK_FILTERCODEBASE                                       0x001FFFFF
#define PNIP_R2_REG_FILTERCODEBASE_IFA_03_SHFT_FILTERCODEBASE                                       0
#define PNIP_R2_REG_FILTERCODEBASE_IFA_03_RSTV_FILTERCODEBASE                                       0x00080000


	/**
	@defgroup       FILTERCODEBASE_IFA_03 FILTERCODEBASE_IFA_03
	@ingroup        Register
	@param Address  0x0007940C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R3_REG_FILTERCODEBASE_IFA_03                                                           0x0007940C
#define PNIP_R3_REG_FILTERCODEBASE_IFA_03                                                           0x0000059C
#define PNIP_R3_REG_FILTERCODEBASE_IFA_03_RST__VAL                                                  0x000C0000

	/**
	@defgroup       FILTERCODEBASE_IFA_03__FILTERCODEBASE FILTERCODEBASE
	@ingroup        FILTERCODEBASE_IFA_03
	@param Address  0x0007940C
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x000C0000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FILTERCODEBASE_IFA_03__MSK_FILTERCODEBASE                                       0x001FFFFF
#define PNIP_R3_REG_FILTERCODEBASE_IFA_03_SHFT_FILTERCODEBASE                                       0
#define PNIP_R3_REG_FILTERCODEBASE_IFA_03_RSTV_FILTERCODEBASE                                       0x000C0000


	/**
	@defgroup       FILTERCODEBASE_IFA_04 FILTERCODEBASE_IFA_04
	@ingroup        Register
	@param Address  0x00079410
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R2_REG_FILTERCODEBASE_IFA_04                                                           0x00079410
#define PNIP_R2_REG_FILTERCODEBASE_IFA_04                                                           0x000005A4
#define PNIP_R2_REG_FILTERCODEBASE_IFA_04_RST__VAL                                                  0x00080000

	/**
	@defgroup       FILTERCODEBASE_IFA_04__FILTERCODEBASE FILTERCODEBASE
	@ingroup        FILTERCODEBASE_IFA_04
	@param Address  0x00079410
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00080000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_FILTERCODEBASE_IFA_04__MSK_FILTERCODEBASE                                       0x001FFFFF
#define PNIP_R2_REG_FILTERCODEBASE_IFA_04_SHFT_FILTERCODEBASE                                       0
#define PNIP_R2_REG_FILTERCODEBASE_IFA_04_RSTV_FILTERCODEBASE                                       0x00080000


	/**
	@defgroup       FILTERCODEBASE_IFA_04 FILTERCODEBASE_IFA_04
	@ingroup        Register
	@param Address  0x00079410
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R3_REG_FILTERCODEBASE_IFA_04                                                           0x00079410
#define PNIP_R3_REG_FILTERCODEBASE_IFA_04                                                           0x000005A4
#define PNIP_R3_REG_FILTERCODEBASE_IFA_04_RST__VAL                                                  0x000C0000

	/**
	@defgroup       FILTERCODEBASE_IFA_04__FILTERCODEBASE FILTERCODEBASE
	@ingroup        FILTERCODEBASE_IFA_04
	@param Address  0x00079410
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x000C0000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FILTERCODEBASE_IFA_04__MSK_FILTERCODEBASE                                       0x001FFFFF
#define PNIP_R3_REG_FILTERCODEBASE_IFA_04_SHFT_FILTERCODEBASE                                       0
#define PNIP_R3_REG_FILTERCODEBASE_IFA_04_RSTV_FILTERCODEBASE                                       0x000C0000


	/**
	@defgroup       FILTERCODEBASE_IFA_05 FILTERCODEBASE_IFA_05
	@ingroup        Register
	@param Address  0x00079414
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R2_REG_FILTERCODEBASE_IFA_05                                                           0x00079414
#define PNIP_R2_REG_FILTERCODEBASE_IFA_05                                                           0x000005A8
#define PNIP_R2_REG_FILTERCODEBASE_IFA_05_RST__VAL                                                  0x00080000

	/**
	@defgroup       FILTERCODEBASE_IFA_05__FILTERCODEBASE FILTERCODEBASE
	@ingroup        FILTERCODEBASE_IFA_05
	@param Address  0x00079414
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00080000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_FILTERCODEBASE_IFA_05__MSK_FILTERCODEBASE                                       0x001FFFFF
#define PNIP_R2_REG_FILTERCODEBASE_IFA_05_SHFT_FILTERCODEBASE                                       0
#define PNIP_R2_REG_FILTERCODEBASE_IFA_05_RSTV_FILTERCODEBASE                                       0x00080000


	/**
	@defgroup       FILTERCODEBASE_IFA_05 FILTERCODEBASE_IFA_05
	@ingroup        Register
	@param Address  0x00079414
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R3_REG_FILTERCODEBASE_IFA_05                                                           0x00079414
#define PNIP_R3_REG_FILTERCODEBASE_IFA_05                                                           0x000005A8
#define PNIP_R3_REG_FILTERCODEBASE_IFA_05_RST__VAL                                                  0x000C0000

	/**
	@defgroup       FILTERCODEBASE_IFA_05__FILTERCODEBASE FILTERCODEBASE
	@ingroup        FILTERCODEBASE_IFA_05
	@param Address  0x00079414
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x000C0000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FILTERCODEBASE_IFA_05__MSK_FILTERCODEBASE                                       0x001FFFFF
#define PNIP_R3_REG_FILTERCODEBASE_IFA_05_SHFT_FILTERCODEBASE                                       0
#define PNIP_R3_REG_FILTERCODEBASE_IFA_05_RSTV_FILTERCODEBASE                                       0x000C0000


	/**
	@defgroup       FILTERCODEBASE_IFA_06 FILTERCODEBASE_IFA_06
	@ingroup        Register
	@param Address  0x00079418
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R2_REG_FILTERCODEBASE_IFA_06                                                           0x00079418
#define PNIP_R2_REG_FILTERCODEBASE_IFA_06                                                           0x000005AC
#define PNIP_R2_REG_FILTERCODEBASE_IFA_06_RST__VAL                                                  0x00080000

	/**
	@defgroup       FILTERCODEBASE_IFA_06__FILTERCODEBASE FILTERCODEBASE
	@ingroup        FILTERCODEBASE_IFA_06
	@param Address  0x00079418
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00080000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_FILTERCODEBASE_IFA_06__MSK_FILTERCODEBASE                                       0x001FFFFF
#define PNIP_R2_REG_FILTERCODEBASE_IFA_06_SHFT_FILTERCODEBASE                                       0
#define PNIP_R2_REG_FILTERCODEBASE_IFA_06_RSTV_FILTERCODEBASE                                       0x00080000


	/**
	@defgroup       FILTERCODEBASE_IFA_06 FILTERCODEBASE_IFA_06
	@ingroup        Register
	@param Address  0x00079418
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R3_REG_FILTERCODEBASE_IFA_06                                                           0x00079418
#define PNIP_R3_REG_FILTERCODEBASE_IFA_06                                                           0x000005AC
#define PNIP_R3_REG_FILTERCODEBASE_IFA_06_RST__VAL                                                  0x000C0000

	/**
	@defgroup       FILTERCODEBASE_IFA_06__FILTERCODEBASE FILTERCODEBASE
	@ingroup        FILTERCODEBASE_IFA_06
	@param Address  0x00079418
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x000C0000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FILTERCODEBASE_IFA_06__MSK_FILTERCODEBASE                                       0x001FFFFF
#define PNIP_R3_REG_FILTERCODEBASE_IFA_06_SHFT_FILTERCODEBASE                                       0
#define PNIP_R3_REG_FILTERCODEBASE_IFA_06_RSTV_FILTERCODEBASE                                       0x000C0000


	/**
	@defgroup       FILTERCODEBASE_IFA_07 FILTERCODEBASE_IFA_07
	@ingroup        Register
	@param Address  0x0007941C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R2_REG_FILTERCODEBASE_IFA_07                                                           0x0007941C
#define PNIP_R2_REG_FILTERCODEBASE_IFA_07                                                           0x000005B0
#define PNIP_R2_REG_FILTERCODEBASE_IFA_07_RST__VAL                                                  0x00080000

	/**
	@defgroup       FILTERCODEBASE_IFA_07__FILTERCODEBASE FILTERCODEBASE
	@ingroup        FILTERCODEBASE_IFA_07
	@param Address  0x0007941C
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00080000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_FILTERCODEBASE_IFA_07__MSK_FILTERCODEBASE                                       0x001FFFFF
#define PNIP_R2_REG_FILTERCODEBASE_IFA_07_SHFT_FILTERCODEBASE                                       0
#define PNIP_R2_REG_FILTERCODEBASE_IFA_07_RSTV_FILTERCODEBASE                                       0x00080000


	/**
	@defgroup       FILTERCODEBASE_IFA_07 FILTERCODEBASE_IFA_07
	@ingroup        Register
	@param Address  0x0007941C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R3_REG_FILTERCODEBASE_IFA_07                                                           0x0007941C
#define PNIP_R3_REG_FILTERCODEBASE_IFA_07                                                           0x000005B0
#define PNIP_R3_REG_FILTERCODEBASE_IFA_07_RST__VAL                                                  0x000C0000

	/**
	@defgroup       FILTERCODEBASE_IFA_07__FILTERCODEBASE FILTERCODEBASE
	@ingroup        FILTERCODEBASE_IFA_07
	@param Address  0x0007941C
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x000C0000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FILTERCODEBASE_IFA_07__MSK_FILTERCODEBASE                                       0x001FFFFF
#define PNIP_R3_REG_FILTERCODEBASE_IFA_07_SHFT_FILTERCODEBASE                                       0
#define PNIP_R3_REG_FILTERCODEBASE_IFA_07_RSTV_FILTERCODEBASE                                       0x000C0000


	/**
	@defgroup       FILTERCODEBASE_IFA_08 FILTERCODEBASE_IFA_08
	@ingroup        Register
	@param Address  0x00079420
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R2_REG_FILTERCODEBASE_IFA_08                                                           0x00079420
#define PNIP_R2_REG_FILTERCODEBASE_IFA_08                                                           0x000005B4
#define PNIP_R2_REG_FILTERCODEBASE_IFA_08_RST__VAL                                                  0x00080000

	/**
	@defgroup       FILTERCODEBASE_IFA_08__FILTERCODEBASE FILTERCODEBASE
	@ingroup        FILTERCODEBASE_IFA_08
	@param Address  0x00079420
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00080000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_FILTERCODEBASE_IFA_08__MSK_FILTERCODEBASE                                       0x001FFFFF
#define PNIP_R2_REG_FILTERCODEBASE_IFA_08_SHFT_FILTERCODEBASE                                       0
#define PNIP_R2_REG_FILTERCODEBASE_IFA_08_RSTV_FILTERCODEBASE                                       0x00080000


	/**
	@defgroup       FILTERCODEBASE_IFA_08 FILTERCODEBASE_IFA_08
	@ingroup        Register
	@param Address  0x00079420
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R3_REG_FILTERCODEBASE_IFA_08                                                           0x00079420
#define PNIP_R3_REG_FILTERCODEBASE_IFA_08                                                           0x000005B4
#define PNIP_R3_REG_FILTERCODEBASE_IFA_08_RST__VAL                                                  0x000C0000

	/**
	@defgroup       FILTERCODEBASE_IFA_08__FILTERCODEBASE FILTERCODEBASE
	@ingroup        FILTERCODEBASE_IFA_08
	@param Address  0x00079420
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x000C0000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FILTERCODEBASE_IFA_08__MSK_FILTERCODEBASE                                       0x001FFFFF
#define PNIP_R3_REG_FILTERCODEBASE_IFA_08_SHFT_FILTERCODEBASE                                       0
#define PNIP_R3_REG_FILTERCODEBASE_IFA_08_RSTV_FILTERCODEBASE                                       0x000C0000


	/**
	@defgroup       FILTERCODEBASE_IFA_09 FILTERCODEBASE_IFA_09
	@ingroup        Register
	@param Address  0x00079424
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R2_REG_FILTERCODEBASE_IFA_09                                                           0x00079424
#define PNIP_R2_REG_FILTERCODEBASE_IFA_09                                                           0x000005B8
#define PNIP_R2_REG_FILTERCODEBASE_IFA_09_RST__VAL                                                  0x00080000

	/**
	@defgroup       FILTERCODEBASE_IFA_09__FILTERCODEBASE FILTERCODEBASE
	@ingroup        FILTERCODEBASE_IFA_09
	@param Address  0x00079424
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00080000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_FILTERCODEBASE_IFA_09__MSK_FILTERCODEBASE                                       0x001FFFFF
#define PNIP_R2_REG_FILTERCODEBASE_IFA_09_SHFT_FILTERCODEBASE                                       0
#define PNIP_R2_REG_FILTERCODEBASE_IFA_09_RSTV_FILTERCODEBASE                                       0x00080000


	/**
	@defgroup       FILTERCODEBASE_IFA_09 FILTERCODEBASE_IFA_09
	@ingroup        Register
	@param Address  0x00079424
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R3_REG_FILTERCODEBASE_IFA_09                                                           0x00079424
#define PNIP_R3_REG_FILTERCODEBASE_IFA_09                                                           0x000005B8
#define PNIP_R3_REG_FILTERCODEBASE_IFA_09_RST__VAL                                                  0x000C0000

	/**
	@defgroup       FILTERCODEBASE_IFA_09__FILTERCODEBASE FILTERCODEBASE
	@ingroup        FILTERCODEBASE_IFA_09
	@param Address  0x00079424
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x000C0000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FILTERCODEBASE_IFA_09__MSK_FILTERCODEBASE                                       0x001FFFFF
#define PNIP_R3_REG_FILTERCODEBASE_IFA_09_SHFT_FILTERCODEBASE                                       0
#define PNIP_R3_REG_FILTERCODEBASE_IFA_09_RSTV_FILTERCODEBASE                                       0x000C0000


	/**
	@defgroup       FILTERCODEBASE_IFA_10 FILTERCODEBASE_IFA_10
	@ingroup        Register
	@param Address  0x00079428
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R2_REG_FILTERCODEBASE_IFA_10                                                           0x00079428
#define PNIP_R2_REG_FILTERCODEBASE_IFA_10                                                           0x000005BC
#define PNIP_R2_REG_FILTERCODEBASE_IFA_10_RST__VAL                                                  0x00080000

	/**
	@defgroup       FILTERCODEBASE_IFA_10__FILTERCODEBASE FILTERCODEBASE
	@ingroup        FILTERCODEBASE_IFA_10
	@param Address  0x00079428
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00080000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_FILTERCODEBASE_IFA_10__MSK_FILTERCODEBASE                                       0x001FFFFF
#define PNIP_R2_REG_FILTERCODEBASE_IFA_10_SHFT_FILTERCODEBASE                                       0
#define PNIP_R2_REG_FILTERCODEBASE_IFA_10_RSTV_FILTERCODEBASE                                       0x00080000


	/**
	@defgroup       FILTERCODEBASE_IFA_10 FILTERCODEBASE_IFA_10
	@ingroup        Register
	@param Address  0x00079428
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R3_REG_FILTERCODEBASE_IFA_10                                                           0x00079428
#define PNIP_R3_REG_FILTERCODEBASE_IFA_10                                                           0x000005BC
#define PNIP_R3_REG_FILTERCODEBASE_IFA_10_RST__VAL                                                  0x000C0000

	/**
	@defgroup       FILTERCODEBASE_IFA_10__FILTERCODEBASE FILTERCODEBASE
	@ingroup        FILTERCODEBASE_IFA_10
	@param Address  0x00079428
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x000C0000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FILTERCODEBASE_IFA_10__MSK_FILTERCODEBASE                                       0x001FFFFF
#define PNIP_R3_REG_FILTERCODEBASE_IFA_10_SHFT_FILTERCODEBASE                                       0
#define PNIP_R3_REG_FILTERCODEBASE_IFA_10_RSTV_FILTERCODEBASE                                       0x000C0000


	/**
	@defgroup       FILTERCODEBASE_IFA_11 FILTERCODEBASE_IFA_11
	@ingroup        Register
	@param Address  0x0007942C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R2_REG_FILTERCODEBASE_IFA_11                                                           0x0007942C
#define PNIP_R2_REG_FILTERCODEBASE_IFA_11                                                           0x000005C0
#define PNIP_R2_REG_FILTERCODEBASE_IFA_11_RST__VAL                                                  0x00080000

	/**
	@defgroup       FILTERCODEBASE_IFA_11__FILTERCODEBASE FILTERCODEBASE
	@ingroup        FILTERCODEBASE_IFA_11
	@param Address  0x0007942C
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00080000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_FILTERCODEBASE_IFA_11__MSK_FILTERCODEBASE                                       0x001FFFFF
#define PNIP_R2_REG_FILTERCODEBASE_IFA_11_SHFT_FILTERCODEBASE                                       0
#define PNIP_R2_REG_FILTERCODEBASE_IFA_11_RSTV_FILTERCODEBASE                                       0x00080000


	/**
	@defgroup       FILTERCODEBASE_IFA_11 FILTERCODEBASE_IFA_11
	@ingroup        Register
	@param Address  0x0007942C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R3_REG_FILTERCODEBASE_IFA_11                                                           0x0007942C
#define PNIP_R3_REG_FILTERCODEBASE_IFA_11                                                           0x000005C0
#define PNIP_R3_REG_FILTERCODEBASE_IFA_11_RST__VAL                                                  0x000C0000

	/**
	@defgroup       FILTERCODEBASE_IFA_11__FILTERCODEBASE FILTERCODEBASE
	@ingroup        FILTERCODEBASE_IFA_11
	@param Address  0x0007942C
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x000C0000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FILTERCODEBASE_IFA_11__MSK_FILTERCODEBASE                                       0x001FFFFF
#define PNIP_R3_REG_FILTERCODEBASE_IFA_11_SHFT_FILTERCODEBASE                                       0
#define PNIP_R3_REG_FILTERCODEBASE_IFA_11_RSTV_FILTERCODEBASE                                       0x000C0000


	/**
	@defgroup       FILTERCODEBASE_IFA_12 FILTERCODEBASE_IFA_12
	@ingroup        Register
	@param Address  0x00079430
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R2_REG_FILTERCODEBASE_IFA_12                                                           0x00079430
#define PNIP_R2_REG_FILTERCODEBASE_IFA_12                                                           0x000005C4
#define PNIP_R2_REG_FILTERCODEBASE_IFA_12_RST__VAL                                                  0x00080000

	/**
	@defgroup       FILTERCODEBASE_IFA_12__FILTERCODEBASE FILTERCODEBASE
	@ingroup        FILTERCODEBASE_IFA_12
	@param Address  0x00079430
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00080000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_FILTERCODEBASE_IFA_12__MSK_FILTERCODEBASE                                       0x001FFFFF
#define PNIP_R2_REG_FILTERCODEBASE_IFA_12_SHFT_FILTERCODEBASE                                       0
#define PNIP_R2_REG_FILTERCODEBASE_IFA_12_RSTV_FILTERCODEBASE                                       0x00080000


	/**
	@defgroup       FILTERCODEBASE_IFA_12 FILTERCODEBASE_IFA_12
	@ingroup        Register
	@param Address  0x00079430
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R3_REG_FILTERCODEBASE_IFA_12                                                           0x00079430
#define PNIP_R3_REG_FILTERCODEBASE_IFA_12                                                           0x000005C4
#define PNIP_R3_REG_FILTERCODEBASE_IFA_12_RST__VAL                                                  0x000C0000

	/**
	@defgroup       FILTERCODEBASE_IFA_12__FILTERCODEBASE FILTERCODEBASE
	@ingroup        FILTERCODEBASE_IFA_12
	@param Address  0x00079430
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x000C0000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FILTERCODEBASE_IFA_12__MSK_FILTERCODEBASE                                       0x001FFFFF
#define PNIP_R3_REG_FILTERCODEBASE_IFA_12_SHFT_FILTERCODEBASE                                       0
#define PNIP_R3_REG_FILTERCODEBASE_IFA_12_RSTV_FILTERCODEBASE                                       0x000C0000


	/**
	@defgroup       FILTERCODEBASE_IFA_13 FILTERCODEBASE_IFA_13
	@ingroup        Register
	@param Address  0x00079434
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R2_REG_FILTERCODEBASE_IFA_13                                                           0x00079434
#define PNIP_R2_REG_FILTERCODEBASE_IFA_13                                                           0x000005C8
#define PNIP_R2_REG_FILTERCODEBASE_IFA_13_RST__VAL                                                  0x00080000

	/**
	@defgroup       FILTERCODEBASE_IFA_13__FILTERCODEBASE FILTERCODEBASE
	@ingroup        FILTERCODEBASE_IFA_13
	@param Address  0x00079434
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00080000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_FILTERCODEBASE_IFA_13__MSK_FILTERCODEBASE                                       0x001FFFFF
#define PNIP_R2_REG_FILTERCODEBASE_IFA_13_SHFT_FILTERCODEBASE                                       0
#define PNIP_R2_REG_FILTERCODEBASE_IFA_13_RSTV_FILTERCODEBASE                                       0x00080000


	/**
	@defgroup       FILTERCODEBASE_IFA_13 FILTERCODEBASE_IFA_13
	@ingroup        Register
	@param Address  0x00079434
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R3_REG_FILTERCODEBASE_IFA_13                                                           0x00079434
#define PNIP_R3_REG_FILTERCODEBASE_IFA_13                                                           0x000005C8
#define PNIP_R3_REG_FILTERCODEBASE_IFA_13_RST__VAL                                                  0x000C0000

	/**
	@defgroup       FILTERCODEBASE_IFA_13__FILTERCODEBASE FILTERCODEBASE
	@ingroup        FILTERCODEBASE_IFA_13
	@param Address  0x00079434
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x000C0000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FILTERCODEBASE_IFA_13__MSK_FILTERCODEBASE                                       0x001FFFFF
#define PNIP_R3_REG_FILTERCODEBASE_IFA_13_SHFT_FILTERCODEBASE                                       0
#define PNIP_R3_REG_FILTERCODEBASE_IFA_13_RSTV_FILTERCODEBASE                                       0x000C0000


	/**
	@defgroup       FILTERCODEBASE_IFA_14 FILTERCODEBASE_IFA_14
	@ingroup        Register
	@param Address  0x00079438
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R2_REG_FILTERCODEBASE_IFA_14                                                           0x00079438
#define PNIP_R2_REG_FILTERCODEBASE_IFA_14                                                           0x000005CC
#define PNIP_R2_REG_FILTERCODEBASE_IFA_14_RST__VAL                                                  0x00080000

	/**
	@defgroup       FILTERCODEBASE_IFA_14__FILTERCODEBASE FILTERCODEBASE
	@ingroup        FILTERCODEBASE_IFA_14
	@param Address  0x00079438
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00080000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_FILTERCODEBASE_IFA_14__MSK_FILTERCODEBASE                                       0x001FFFFF
#define PNIP_R2_REG_FILTERCODEBASE_IFA_14_SHFT_FILTERCODEBASE                                       0
#define PNIP_R2_REG_FILTERCODEBASE_IFA_14_RSTV_FILTERCODEBASE                                       0x00080000


	/**
	@defgroup       FILTERCODEBASE_IFA_14 FILTERCODEBASE_IFA_14
	@ingroup        Register
	@param Address  0x00079438
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R3_REG_FILTERCODEBASE_IFA_14                                                           0x00079438
#define PNIP_R3_REG_FILTERCODEBASE_IFA_14                                                           0x000005CC
#define PNIP_R3_REG_FILTERCODEBASE_IFA_14_RST__VAL                                                  0x000C0000

	/**
	@defgroup       FILTERCODEBASE_IFA_14__FILTERCODEBASE FILTERCODEBASE
	@ingroup        FILTERCODEBASE_IFA_14
	@param Address  0x00079438
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x000C0000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FILTERCODEBASE_IFA_14__MSK_FILTERCODEBASE                                       0x001FFFFF
#define PNIP_R3_REG_FILTERCODEBASE_IFA_14_SHFT_FILTERCODEBASE                                       0
#define PNIP_R3_REG_FILTERCODEBASE_IFA_14_RSTV_FILTERCODEBASE                                       0x000C0000


	/**
	@defgroup       FILTERCODEBASE_IFA_15 FILTERCODEBASE_IFA_15
	@ingroup        Register
	@param Address  0x0007943C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R2_REG_FILTERCODEBASE_IFA_15                                                           0x0007943C
#define PNIP_R2_REG_FILTERCODEBASE_IFA_15                                                           0x000005D0
#define PNIP_R2_REG_FILTERCODEBASE_IFA_15_RST__VAL                                                  0x00080000

	/**
	@defgroup       FILTERCODEBASE_IFA_15__FILTERCODEBASE FILTERCODEBASE
	@ingroup        FILTERCODEBASE_IFA_15
	@param Address  0x0007943C
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00080000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_FILTERCODEBASE_IFA_15__MSK_FILTERCODEBASE                                       0x001FFFFF
#define PNIP_R2_REG_FILTERCODEBASE_IFA_15_SHFT_FILTERCODEBASE                                       0
#define PNIP_R2_REG_FILTERCODEBASE_IFA_15_RSTV_FILTERCODEBASE                                       0x00080000


	/**
	@defgroup       FILTERCODEBASE_IFA_15 FILTERCODEBASE_IFA_15
	@ingroup        Register
	@param Address  0x0007943C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R3_REG_FILTERCODEBASE_IFA_15                                                           0x0007943C
#define PNIP_R3_REG_FILTERCODEBASE_IFA_15                                                           0x000005D0
#define PNIP_R3_REG_FILTERCODEBASE_IFA_15_RST__VAL                                                  0x000C0000

	/**
	@defgroup       FILTERCODEBASE_IFA_15__FILTERCODEBASE FILTERCODEBASE
	@ingroup        FILTERCODEBASE_IFA_15
	@param Address  0x0007943C
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x000C0000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_FILTERCODEBASE_IFA_15__MSK_FILTERCODEBASE                                       0x001FFFFF
#define PNIP_R3_REG_FILTERCODEBASE_IFA_15_SHFT_FILTERCODEBASE                                       0
#define PNIP_R3_REG_FILTERCODEBASE_IFA_15_RSTV_FILTERCODEBASE                                       0x000C0000


	/**
	@defgroup       DROPCOUNT_IFA_00 DROPCOUNT_IFA_00
	@ingroup        Register
	@param Address  0x00079440
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R2_REG_DROPCOUNT_IFA_00                                                                0x00079440
#define PNIP_R2_REG_DROPCOUNT_IFA_00                                                                0x000005D4
#define PNIP_R2_REG_DROPCOUNT_IFA_00_RST__VAL                                                       0x00000000

	/**
	@defgroup       DROPCOUNT_IFA_00__DROPCOUNT DROPCOUNT
	@ingroup        DROPCOUNT_IFA_00
	@param Address  0x00079440
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_DROPCOUNT_IFA_00__MSK_DROPCOUNT                                                 0x0000FFFF
#define PNIP_R2_REG_DROPCOUNT_IFA_00_SHFT_DROPCOUNT                                                 0
#define PNIP_R2_REG_DROPCOUNT_IFA_00_RSTV_DROPCOUNT                                                 0x00000000


	/**
	@defgroup       DROPCOUNT_IFA_00 DROPCOUNT_IFA_00
	@ingroup        Register
	@param Address  0x00079440
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R3_REG_DROPCOUNT_IFA_00                                                                0x00079440
#define PNIP_R3_REG_DROPCOUNT_IFA_00                                                                0x000005D4
#define PNIP_R3_REG_DROPCOUNT_IFA_00_RST__VAL                                                       0x00000000

	/**
	@defgroup       DROPCOUNT_IFA_00__DROPCOUNT DROPCOUNT
	@ingroup        DROPCOUNT_IFA_00
	@param Address  0x00079440
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_DROPCOUNT_IFA_00__MSK_DROPCOUNT                                                 0xFFFFFFFF
#define PNIP_R3_REG_DROPCOUNT_IFA_00_SHFT_DROPCOUNT                                                 0
#define PNIP_R3_REG_DROPCOUNT_IFA_00_RSTV_DROPCOUNT                                                 0x00000000


	/**
	@defgroup       DROPCOUNT_IFA_01 DROPCOUNT_IFA_01
	@ingroup        Register
	@param Address  0x00079444
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R2_REG_DROPCOUNT_IFA_01                                                                0x00079444
#define PNIP_R2_REG_DROPCOUNT_IFA_01                                                                0x000005D8
#define PNIP_R2_REG_DROPCOUNT_IFA_01_RST__VAL                                                       0x00000000

	/**
	@defgroup       DROPCOUNT_IFA_01__DROPCOUNT DROPCOUNT
	@ingroup        DROPCOUNT_IFA_01
	@param Address  0x00079444
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_DROPCOUNT_IFA_01__MSK_DROPCOUNT                                                 0x0000FFFF
#define PNIP_R2_REG_DROPCOUNT_IFA_01_SHFT_DROPCOUNT                                                 0
#define PNIP_R2_REG_DROPCOUNT_IFA_01_RSTV_DROPCOUNT                                                 0x00000000


	/**
	@defgroup       DROPCOUNT_IFA_01 DROPCOUNT_IFA_01
	@ingroup        Register
	@param Address  0x00079444
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R3_REG_DROPCOUNT_IFA_01                                                                0x00079444
#define PNIP_R3_REG_DROPCOUNT_IFA_01                                                                0x000005D8
#define PNIP_R3_REG_DROPCOUNT_IFA_01_RST__VAL                                                       0x00000000

	/**
	@defgroup       DROPCOUNT_IFA_01__DROPCOUNT DROPCOUNT
	@ingroup        DROPCOUNT_IFA_01
	@param Address  0x00079444
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_DROPCOUNT_IFA_01__MSK_DROPCOUNT                                                 0xFFFFFFFF
#define PNIP_R3_REG_DROPCOUNT_IFA_01_SHFT_DROPCOUNT                                                 0
#define PNIP_R3_REG_DROPCOUNT_IFA_01_RSTV_DROPCOUNT                                                 0x00000000


	/**
	@defgroup       DROPCOUNT_IFA_02 DROPCOUNT_IFA_02
	@ingroup        Register
	@param Address  0x00079448
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R2_REG_DROPCOUNT_IFA_02                                                                0x00079448
#define PNIP_R2_REG_DROPCOUNT_IFA_02                                                                0x000005DC
#define PNIP_R2_REG_DROPCOUNT_IFA_02_RST__VAL                                                       0x00000000

	/**
	@defgroup       DROPCOUNT_IFA_02__DROPCOUNT DROPCOUNT
	@ingroup        DROPCOUNT_IFA_02
	@param Address  0x00079448
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_DROPCOUNT_IFA_02__MSK_DROPCOUNT                                                 0x0000FFFF
#define PNIP_R2_REG_DROPCOUNT_IFA_02_SHFT_DROPCOUNT                                                 0
#define PNIP_R2_REG_DROPCOUNT_IFA_02_RSTV_DROPCOUNT                                                 0x00000000


	/**
	@defgroup       DROPCOUNT_IFA_02 DROPCOUNT_IFA_02
	@ingroup        Register
	@param Address  0x00079448
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R3_REG_DROPCOUNT_IFA_02                                                                0x00079448
#define PNIP_R3_REG_DROPCOUNT_IFA_02                                                                0x000005DC
#define PNIP_R3_REG_DROPCOUNT_IFA_02_RST__VAL                                                       0x00000000

	/**
	@defgroup       DROPCOUNT_IFA_02__DROPCOUNT DROPCOUNT
	@ingroup        DROPCOUNT_IFA_02
	@param Address  0x00079448
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_DROPCOUNT_IFA_02__MSK_DROPCOUNT                                                 0xFFFFFFFF
#define PNIP_R3_REG_DROPCOUNT_IFA_02_SHFT_DROPCOUNT                                                 0
#define PNIP_R3_REG_DROPCOUNT_IFA_02_RSTV_DROPCOUNT                                                 0x00000000


	/**
	@defgroup       DROPCOUNT_IFA_15 DROPCOUNT_IFA_15
	@ingroup        Register
	@param Address  0x0007947C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R3_REG_DROPCOUNT_IFA_15                                                                0x0007947C
#define PNIP_R3_REG_DROPCOUNT_IFA_15                                                                0x000005E0
#define PNIP_R3_REG_DROPCOUNT_IFA_15_RST__VAL                                                       0x00000000

	/**
	@defgroup       DROPCOUNT_IFA_15__DROPCOUNT DROPCOUNT
	@ingroup        DROPCOUNT_IFA_15
	@param Address  0x0007947C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_DROPCOUNT_IFA_15__MSK_DROPCOUNT                                                 0xFFFFFFFF
#define PNIP_R3_REG_DROPCOUNT_IFA_15_SHFT_DROPCOUNT                                                 0
#define PNIP_R3_REG_DROPCOUNT_IFA_15_RSTV_DROPCOUNT                                                 0x00000000


	/**
	@defgroup       FILTERENABLED_IFA FILTERENABLED_IFA
	@ingroup        Register
	@param Address  0x00079480
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FILTERENABLED_IFA                                                                  0x00079480
#define PNIP_REG_FILTERENABLED_IFA                                                                  0x000005E4
#define PNIP_REG_FILTERENABLED_IFA_RST__VAL                                                         0x00000000

	/**
	@defgroup       FILTERENABLED_IFA__FILTERSTATUS_0 FILTERSTATUS_0
	@ingroup        FILTERENABLED_IFA
	@param Address  0x00079480
	@param Mask     0x00000001
	@param Shift    0
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FILTERENABLED_IFA__MSK_FILTERSTATUS_0                                              0x00000001
#define PNIP_REG_FILTERENABLED_IFA_SHFT_FILTERSTATUS_0                                              0
#define PNIP_REG_FILTERENABLED_IFA_RSTV_FILTERSTATUS_0                                              0x00000000

	/**
	@defgroup       FILTERENABLED_IFA__FILTERSTATUS_1 FILTERSTATUS_1
	@ingroup        FILTERENABLED_IFA
	@param Address  0x00079480
	@param Mask     0x00000002
	@param Shift    1
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FILTERENABLED_IFA__MSK_FILTERSTATUS_1                                              0x00000002
#define PNIP_REG_FILTERENABLED_IFA_SHFT_FILTERSTATUS_1                                              1
#define PNIP_REG_FILTERENABLED_IFA_RSTV_FILTERSTATUS_1                                              0x00000000

	/**
	@defgroup       FILTERENABLED_IFA__FILTERSTATUS_2 FILTERSTATUS_2
	@ingroup        FILTERENABLED_IFA
	@param Address  0x00079480
	@param Mask     0x00000004
	@param Shift    2
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FILTERENABLED_IFA__MSK_FILTERSTATUS_2                                              0x00000004
#define PNIP_REG_FILTERENABLED_IFA_SHFT_FILTERSTATUS_2                                              2
#define PNIP_REG_FILTERENABLED_IFA_RSTV_FILTERSTATUS_2                                              0x00000000

	/**
	@defgroup       FILTERENABLED_IFA__FILTERSTATUS_3 FILTERSTATUS_3
	@ingroup        FILTERENABLED_IFA
	@param Address  0x00079480
	@param Mask     0x00000008
	@param Shift    3
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FILTERENABLED_IFA__MSK_FILTERSTATUS_3                                              0x00000008
#define PNIP_REG_FILTERENABLED_IFA_SHFT_FILTERSTATUS_3                                              3
#define PNIP_REG_FILTERENABLED_IFA_RSTV_FILTERSTATUS_3                                              0x00000000

	/**
	@defgroup       FILTERENABLED_IFA__FILTERSTATUS_4 FILTERSTATUS_4
	@ingroup        FILTERENABLED_IFA
	@param Address  0x00079480
	@param Mask     0x00000010
	@param Shift    4
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FILTERENABLED_IFA__MSK_FILTERSTATUS_4                                              0x00000010
#define PNIP_REG_FILTERENABLED_IFA_SHFT_FILTERSTATUS_4                                              4
#define PNIP_REG_FILTERENABLED_IFA_RSTV_FILTERSTATUS_4                                              0x00000000

	/**
	@defgroup       FILTERENABLED_IFA__FILTERSTATUS_5 FILTERSTATUS_5
	@ingroup        FILTERENABLED_IFA
	@param Address  0x00079480
	@param Mask     0x00000020
	@param Shift    5
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FILTERENABLED_IFA__MSK_FILTERSTATUS_5                                              0x00000020
#define PNIP_REG_FILTERENABLED_IFA_SHFT_FILTERSTATUS_5                                              5
#define PNIP_REG_FILTERENABLED_IFA_RSTV_FILTERSTATUS_5                                              0x00000000

	/**
	@defgroup       FILTERENABLED_IFA__FILTERSTATUS_6 FILTERSTATUS_6
	@ingroup        FILTERENABLED_IFA
	@param Address  0x00079480
	@param Mask     0x00000040
	@param Shift    6
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FILTERENABLED_IFA__MSK_FILTERSTATUS_6                                              0x00000040
#define PNIP_REG_FILTERENABLED_IFA_SHFT_FILTERSTATUS_6                                              6
#define PNIP_REG_FILTERENABLED_IFA_RSTV_FILTERSTATUS_6                                              0x00000000

	/**
	@defgroup       FILTERENABLED_IFA__FILTERSTATUS_7 FILTERSTATUS_7
	@ingroup        FILTERENABLED_IFA
	@param Address  0x00079480
	@param Mask     0x00000080
	@param Shift    7
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FILTERENABLED_IFA__MSK_FILTERSTATUS_7                                              0x00000080
#define PNIP_REG_FILTERENABLED_IFA_SHFT_FILTERSTATUS_7                                              7
#define PNIP_REG_FILTERENABLED_IFA_RSTV_FILTERSTATUS_7                                              0x00000000

	/**
	@defgroup       FILTERENABLED_IFA__FILTERSTATUS_8 FILTERSTATUS_8
	@ingroup        FILTERENABLED_IFA
	@param Address  0x00079480
	@param Mask     0x00000100
	@param Shift    8
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FILTERENABLED_IFA__MSK_FILTERSTATUS_8                                              0x00000100
#define PNIP_REG_FILTERENABLED_IFA_SHFT_FILTERSTATUS_8                                              8
#define PNIP_REG_FILTERENABLED_IFA_RSTV_FILTERSTATUS_8                                              0x00000000

	/**
	@defgroup       FILTERENABLED_IFA__FILTERSTATUS_9 FILTERSTATUS_9
	@ingroup        FILTERENABLED_IFA
	@param Address  0x00079480
	@param Mask     0x00000200
	@param Shift    9
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FILTERENABLED_IFA__MSK_FILTERSTATUS_9                                              0x00000200
#define PNIP_REG_FILTERENABLED_IFA_SHFT_FILTERSTATUS_9                                              9
#define PNIP_REG_FILTERENABLED_IFA_RSTV_FILTERSTATUS_9                                              0x00000000

	/**
	@defgroup       FILTERENABLED_IFA__FILTERSTATUS_10 FILTERSTATUS_10
	@ingroup        FILTERENABLED_IFA
	@param Address  0x00079480
	@param Mask     0x00000400
	@param Shift    10
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FILTERENABLED_IFA__MSK_FILTERSTATUS_10                                             0x00000400
#define PNIP_REG_FILTERENABLED_IFA_SHFT_FILTERSTATUS_10                                             10
#define PNIP_REG_FILTERENABLED_IFA_RSTV_FILTERSTATUS_10                                             0x00000000

	/**
	@defgroup       FILTERENABLED_IFA__FILTERSTATUS_11 FILTERSTATUS_11
	@ingroup        FILTERENABLED_IFA
	@param Address  0x00079480
	@param Mask     0x00000800
	@param Shift    11
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FILTERENABLED_IFA__MSK_FILTERSTATUS_11                                             0x00000800
#define PNIP_REG_FILTERENABLED_IFA_SHFT_FILTERSTATUS_11                                             11
#define PNIP_REG_FILTERENABLED_IFA_RSTV_FILTERSTATUS_11                                             0x00000000

	/**
	@defgroup       FILTERENABLED_IFA__FILTERSTATUS_12 FILTERSTATUS_12
	@ingroup        FILTERENABLED_IFA
	@param Address  0x00079480
	@param Mask     0x00001000
	@param Shift    12
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FILTERENABLED_IFA__MSK_FILTERSTATUS_12                                             0x00001000
#define PNIP_REG_FILTERENABLED_IFA_SHFT_FILTERSTATUS_12                                             12
#define PNIP_REG_FILTERENABLED_IFA_RSTV_FILTERSTATUS_12                                             0x00000000

	/**
	@defgroup       FILTERENABLED_IFA__FILTERSTATUS_13 FILTERSTATUS_13
	@ingroup        FILTERENABLED_IFA
	@param Address  0x00079480
	@param Mask     0x00002000
	@param Shift    13
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FILTERENABLED_IFA__MSK_FILTERSTATUS_13                                             0x00002000
#define PNIP_REG_FILTERENABLED_IFA_SHFT_FILTERSTATUS_13                                             13
#define PNIP_REG_FILTERENABLED_IFA_RSTV_FILTERSTATUS_13                                             0x00000000

	/**
	@defgroup       FILTERENABLED_IFA__FILTERSTATUS_14 FILTERSTATUS_14
	@ingroup        FILTERENABLED_IFA
	@param Address  0x00079480
	@param Mask     0x00004000
	@param Shift    14
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FILTERENABLED_IFA__MSK_FILTERSTATUS_14                                             0x00004000
#define PNIP_REG_FILTERENABLED_IFA_SHFT_FILTERSTATUS_14                                             14
#define PNIP_REG_FILTERENABLED_IFA_RSTV_FILTERSTATUS_14                                             0x00000000

	/**
	@defgroup       FILTERENABLED_IFA__FILTERSTATUS_15 FILTERSTATUS_15
	@ingroup        FILTERENABLED_IFA
	@param Address  0x00079480
	@param Mask     0x00008000
	@param Shift    15
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FILTERENABLED_IFA__MSK_FILTERSTATUS_15                                             0x00008000
#define PNIP_REG_FILTERENABLED_IFA_SHFT_FILTERSTATUS_15                                             15
#define PNIP_REG_FILTERENABLED_IFA_RSTV_FILTERSTATUS_15                                             0x00000000


	/**
	@defgroup       FILTERERRSTATUS_IFA FILTERERRSTATUS_IFA
	@ingroup        Register
	@param Address  0x00079484
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FILTERERRSTATUS_IFA                                                                0x00079484
#define PNIP_REG_FILTERERRSTATUS_IFA                                                                0x000005E8
#define PNIP_REG_FILTERERRSTATUS_IFA_RST__VAL                                                       0x00000000

	/**
	@defgroup       FILTERERRSTATUS_IFA__FILTERERRSTATUS_0 FILTERERRSTATUS_0
	@ingroup        FILTERERRSTATUS_IFA
	@param Address  0x00079484
	@param Mask     0x00000001
	@param Shift    0
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FILTERERRSTATUS_IFA__MSK_FILTERERRSTATUS_0                                         0x00000001
#define PNIP_REG_FILTERERRSTATUS_IFA_SHFT_FILTERERRSTATUS_0                                         0
#define PNIP_REG_FILTERERRSTATUS_IFA_RSTV_FILTERERRSTATUS_0                                         0x00000000

	/**
	@defgroup       FILTERERRSTATUS_IFA__FILTERERRSTATUS_1 FILTERERRSTATUS_1
	@ingroup        FILTERERRSTATUS_IFA
	@param Address  0x00079484
	@param Mask     0x00000002
	@param Shift    1
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FILTERERRSTATUS_IFA__MSK_FILTERERRSTATUS_1                                         0x00000002
#define PNIP_REG_FILTERERRSTATUS_IFA_SHFT_FILTERERRSTATUS_1                                         1
#define PNIP_REG_FILTERERRSTATUS_IFA_RSTV_FILTERERRSTATUS_1                                         0x00000000

	/**
	@defgroup       FILTERERRSTATUS_IFA__FILTERERRSTATUS_2 FILTERERRSTATUS_2
	@ingroup        FILTERERRSTATUS_IFA
	@param Address  0x00079484
	@param Mask     0x00000004
	@param Shift    2
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FILTERERRSTATUS_IFA__MSK_FILTERERRSTATUS_2                                         0x00000004
#define PNIP_REG_FILTERERRSTATUS_IFA_SHFT_FILTERERRSTATUS_2                                         2
#define PNIP_REG_FILTERERRSTATUS_IFA_RSTV_FILTERERRSTATUS_2                                         0x00000000

	/**
	@defgroup       FILTERERRSTATUS_IFA__FILTERERRSTATUS_3 FILTERERRSTATUS_3
	@ingroup        FILTERERRSTATUS_IFA
	@param Address  0x00079484
	@param Mask     0x00000008
	@param Shift    3
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FILTERERRSTATUS_IFA__MSK_FILTERERRSTATUS_3                                         0x00000008
#define PNIP_REG_FILTERERRSTATUS_IFA_SHFT_FILTERERRSTATUS_3                                         3
#define PNIP_REG_FILTERERRSTATUS_IFA_RSTV_FILTERERRSTATUS_3                                         0x00000000

	/**
	@defgroup       FILTERERRSTATUS_IFA__FILTERERRSTATUS_4 FILTERERRSTATUS_4
	@ingroup        FILTERERRSTATUS_IFA
	@param Address  0x00079484
	@param Mask     0x00000010
	@param Shift    4
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FILTERERRSTATUS_IFA__MSK_FILTERERRSTATUS_4                                         0x00000010
#define PNIP_REG_FILTERERRSTATUS_IFA_SHFT_FILTERERRSTATUS_4                                         4
#define PNIP_REG_FILTERERRSTATUS_IFA_RSTV_FILTERERRSTATUS_4                                         0x00000000

	/**
	@defgroup       FILTERERRSTATUS_IFA__FILTERERRSTATUS_5 FILTERERRSTATUS_5
	@ingroup        FILTERERRSTATUS_IFA
	@param Address  0x00079484
	@param Mask     0x00000020
	@param Shift    5
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FILTERERRSTATUS_IFA__MSK_FILTERERRSTATUS_5                                         0x00000020
#define PNIP_REG_FILTERERRSTATUS_IFA_SHFT_FILTERERRSTATUS_5                                         5
#define PNIP_REG_FILTERERRSTATUS_IFA_RSTV_FILTERERRSTATUS_5                                         0x00000000

	/**
	@defgroup       FILTERERRSTATUS_IFA__FILTERERRSTATUS_6 FILTERERRSTATUS_6
	@ingroup        FILTERERRSTATUS_IFA
	@param Address  0x00079484
	@param Mask     0x00000040
	@param Shift    6
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FILTERERRSTATUS_IFA__MSK_FILTERERRSTATUS_6                                         0x00000040
#define PNIP_REG_FILTERERRSTATUS_IFA_SHFT_FILTERERRSTATUS_6                                         6
#define PNIP_REG_FILTERERRSTATUS_IFA_RSTV_FILTERERRSTATUS_6                                         0x00000000

	/**
	@defgroup       FILTERERRSTATUS_IFA__FILTERERRSTATUS_7 FILTERERRSTATUS_7
	@ingroup        FILTERERRSTATUS_IFA
	@param Address  0x00079484
	@param Mask     0x00000080
	@param Shift    7
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FILTERERRSTATUS_IFA__MSK_FILTERERRSTATUS_7                                         0x00000080
#define PNIP_REG_FILTERERRSTATUS_IFA_SHFT_FILTERERRSTATUS_7                                         7
#define PNIP_REG_FILTERERRSTATUS_IFA_RSTV_FILTERERRSTATUS_7                                         0x00000000

	/**
	@defgroup       FILTERERRSTATUS_IFA__FILTERERRSTATUS_8 FILTERERRSTATUS_8
	@ingroup        FILTERERRSTATUS_IFA
	@param Address  0x00079484
	@param Mask     0x00000100
	@param Shift    8
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FILTERERRSTATUS_IFA__MSK_FILTERERRSTATUS_8                                         0x00000100
#define PNIP_REG_FILTERERRSTATUS_IFA_SHFT_FILTERERRSTATUS_8                                         8
#define PNIP_REG_FILTERERRSTATUS_IFA_RSTV_FILTERERRSTATUS_8                                         0x00000000

	/**
	@defgroup       FILTERERRSTATUS_IFA__FILTERERRSTATUS_9 FILTERERRSTATUS_9
	@ingroup        FILTERERRSTATUS_IFA
	@param Address  0x00079484
	@param Mask     0x00000200
	@param Shift    9
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FILTERERRSTATUS_IFA__MSK_FILTERERRSTATUS_9                                         0x00000200
#define PNIP_REG_FILTERERRSTATUS_IFA_SHFT_FILTERERRSTATUS_9                                         9
#define PNIP_REG_FILTERERRSTATUS_IFA_RSTV_FILTERERRSTATUS_9                                         0x00000000

	/**
	@defgroup       FILTERERRSTATUS_IFA__FILTERERRSTATUS_10 FILTERERRSTATUS_10
	@ingroup        FILTERERRSTATUS_IFA
	@param Address  0x00079484
	@param Mask     0x00000400
	@param Shift    10
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FILTERERRSTATUS_IFA__MSK_FILTERERRSTATUS_10                                        0x00000400
#define PNIP_REG_FILTERERRSTATUS_IFA_SHFT_FILTERERRSTATUS_10                                        10
#define PNIP_REG_FILTERERRSTATUS_IFA_RSTV_FILTERERRSTATUS_10                                        0x00000000

	/**
	@defgroup       FILTERERRSTATUS_IFA__FILTERERRSTATUS_11 FILTERERRSTATUS_11
	@ingroup        FILTERERRSTATUS_IFA
	@param Address  0x00079484
	@param Mask     0x00000800
	@param Shift    11
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FILTERERRSTATUS_IFA__MSK_FILTERERRSTATUS_11                                        0x00000800
#define PNIP_REG_FILTERERRSTATUS_IFA_SHFT_FILTERERRSTATUS_11                                        11
#define PNIP_REG_FILTERERRSTATUS_IFA_RSTV_FILTERERRSTATUS_11                                        0x00000000

	/**
	@defgroup       FILTERERRSTATUS_IFA__FILTERERRSTATUS_12 FILTERERRSTATUS_12
	@ingroup        FILTERERRSTATUS_IFA
	@param Address  0x00079484
	@param Mask     0x00001000
	@param Shift    12
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FILTERERRSTATUS_IFA__MSK_FILTERERRSTATUS_12                                        0x00001000
#define PNIP_REG_FILTERERRSTATUS_IFA_SHFT_FILTERERRSTATUS_12                                        12
#define PNIP_REG_FILTERERRSTATUS_IFA_RSTV_FILTERERRSTATUS_12                                        0x00000000

	/**
	@defgroup       FILTERERRSTATUS_IFA__FILTERERRSTATUS_13 FILTERERRSTATUS_13
	@ingroup        FILTERERRSTATUS_IFA
	@param Address  0x00079484
	@param Mask     0x00002000
	@param Shift    13
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FILTERERRSTATUS_IFA__MSK_FILTERERRSTATUS_13                                        0x00002000
#define PNIP_REG_FILTERERRSTATUS_IFA_SHFT_FILTERERRSTATUS_13                                        13
#define PNIP_REG_FILTERERRSTATUS_IFA_RSTV_FILTERERRSTATUS_13                                        0x00000000

	/**
	@defgroup       FILTERERRSTATUS_IFA__FILTERERRSTATUS_14 FILTERERRSTATUS_14
	@ingroup        FILTERERRSTATUS_IFA
	@param Address  0x00079484
	@param Mask     0x00004000
	@param Shift    14
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FILTERERRSTATUS_IFA__MSK_FILTERERRSTATUS_14                                        0x00004000
#define PNIP_REG_FILTERERRSTATUS_IFA_SHFT_FILTERERRSTATUS_14                                        14
#define PNIP_REG_FILTERERRSTATUS_IFA_RSTV_FILTERERRSTATUS_14                                        0x00000000

	/**
	@defgroup       FILTERERRSTATUS_IFA__FILTERERRSTATUS_15 FILTERERRSTATUS_15
	@ingroup        FILTERERRSTATUS_IFA
	@param Address  0x00079484
	@param Mask     0x00008000
	@param Shift    15
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FILTERERRSTATUS_IFA__MSK_FILTERERRSTATUS_15                                        0x00008000
#define PNIP_REG_FILTERERRSTATUS_IFA_SHFT_FILTERERRSTATUS_15                                        15
#define PNIP_REG_FILTERERRSTATUS_IFA_RSTV_FILTERERRSTATUS_15                                        0x00000000


	/**
	@defgroup       FILTERERREVENT_IFA FILTERERREVENT_IFA
	@ingroup        Register
	@param Address  0x00079488
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_FILTERERREVENT_IFA                                                                 0x00079488
#define PNIP_REG_FILTERERREVENT_IFA                                                                 0x000005EC
#define PNIP_REG_FILTERERREVENT_IFA_RST__VAL                                                        0x00000000

	/**
	@defgroup       FILTERERREVENT_IFA__ERREVENT ERREVENT
	@ingroup        FILTERERREVENT_IFA
	@param Address  0x00079488
	@param Mask     0x00000007
	@param Shift    0
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_FILTERERREVENT_IFA__MSK_ERREVENT                                                   0x00000007
#define PNIP_REG_FILTERERREVENT_IFA_SHFT_ERREVENT                                                   0
#define PNIP_REG_FILTERERREVENT_IFA_RSTV_ERREVENT                                                   0x00000000


	/**
	@defgroup       LOGCONTROL_IFA LOGCONTROL_IFA
	@ingroup        Register
	@param Address  0x0007948C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_LOGCONTROL_IFA                                                                     0x0007948C
#define PNIP_REG_LOGCONTROL_IFA                                                                     0x000005F0
#define PNIP_REG_LOGCONTROL_IFA_RST__VAL                                                            0x00000000

	/**
	@defgroup       LOGCONTROL_IFA__LOGCONTROL_0 LOGCONTROL_0
	@ingroup        LOGCONTROL_IFA
	@param Address  0x0007948C
	@param Mask     0x00000001
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_LOGCONTROL_IFA__MSK_LOGCONTROL_0                                                   0x00000001
#define PNIP_REG_LOGCONTROL_IFA_SHFT_LOGCONTROL_0                                                   0
#define PNIP_REG_LOGCONTROL_IFA_RSTV_LOGCONTROL_0                                                   0x00000000

	/**
	@defgroup       LOGCONTROL_IFA__LOGCONTROL_1 LOGCONTROL_1
	@ingroup        LOGCONTROL_IFA
	@param Address  0x0007948C
	@param Mask     0x00000002
	@param Shift    1
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_LOGCONTROL_IFA__MSK_LOGCONTROL_1                                                   0x00000002
#define PNIP_REG_LOGCONTROL_IFA_SHFT_LOGCONTROL_1                                                   1
#define PNIP_REG_LOGCONTROL_IFA_RSTV_LOGCONTROL_1                                                   0x00000000

	/**
	@defgroup       LOGCONTROL_IFA__LOGCONTROL_2 LOGCONTROL_2
	@ingroup        LOGCONTROL_IFA
	@param Address  0x0007948C
	@param Mask     0x00000004
	@param Shift    2
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_LOGCONTROL_IFA__MSK_LOGCONTROL_2                                                   0x00000004
#define PNIP_REG_LOGCONTROL_IFA_SHFT_LOGCONTROL_2                                                   2
#define PNIP_REG_LOGCONTROL_IFA_RSTV_LOGCONTROL_2                                                   0x00000000

	/**
	@defgroup       LOGCONTROL_IFA__LOGCONTROL_3 LOGCONTROL_3
	@ingroup        LOGCONTROL_IFA
	@param Address  0x0007948C
	@param Mask     0x00000008
	@param Shift    3
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_LOGCONTROL_IFA__MSK_LOGCONTROL_3                                                   0x00000008
#define PNIP_REG_LOGCONTROL_IFA_SHFT_LOGCONTROL_3                                                   3
#define PNIP_REG_LOGCONTROL_IFA_RSTV_LOGCONTROL_3                                                   0x00000000

	/**
	@defgroup       LOGCONTROL_IFA__LOGCONTROL_4 LOGCONTROL_4
	@ingroup        LOGCONTROL_IFA
	@param Address  0x0007948C
	@param Mask     0x00000010
	@param Shift    4
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_LOGCONTROL_IFA__MSK_LOGCONTROL_4                                                   0x00000010
#define PNIP_REG_LOGCONTROL_IFA_SHFT_LOGCONTROL_4                                                   4
#define PNIP_REG_LOGCONTROL_IFA_RSTV_LOGCONTROL_4                                                   0x00000000

	/**
	@defgroup       LOGCONTROL_IFA__LOGCONTROL_5 LOGCONTROL_5
	@ingroup        LOGCONTROL_IFA
	@param Address  0x0007948C
	@param Mask     0x00000020
	@param Shift    5
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_LOGCONTROL_IFA__MSK_LOGCONTROL_5                                                   0x00000020
#define PNIP_REG_LOGCONTROL_IFA_SHFT_LOGCONTROL_5                                                   5
#define PNIP_REG_LOGCONTROL_IFA_RSTV_LOGCONTROL_5                                                   0x00000000

	/**
	@defgroup       LOGCONTROL_IFA__LOGCONTROL_6 LOGCONTROL_6
	@ingroup        LOGCONTROL_IFA
	@param Address  0x0007948C
	@param Mask     0x00000040
	@param Shift    6
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_LOGCONTROL_IFA__MSK_LOGCONTROL_6                                                   0x00000040
#define PNIP_REG_LOGCONTROL_IFA_SHFT_LOGCONTROL_6                                                   6
#define PNIP_REG_LOGCONTROL_IFA_RSTV_LOGCONTROL_6                                                   0x00000000

	/**
	@defgroup       LOGCONTROL_IFA__LOGCONTROL_7 LOGCONTROL_7
	@ingroup        LOGCONTROL_IFA
	@param Address  0x0007948C
	@param Mask     0x00000080
	@param Shift    7
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_LOGCONTROL_IFA__MSK_LOGCONTROL_7                                                   0x00000080
#define PNIP_REG_LOGCONTROL_IFA_SHFT_LOGCONTROL_7                                                   7
#define PNIP_REG_LOGCONTROL_IFA_RSTV_LOGCONTROL_7                                                   0x00000000

	/**
	@defgroup       LOGCONTROL_IFA__LOGCONTROL_8 LOGCONTROL_8
	@ingroup        LOGCONTROL_IFA
	@param Address  0x0007948C
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_LOGCONTROL_IFA__MSK_LOGCONTROL_8                                                   0x00000100
#define PNIP_REG_LOGCONTROL_IFA_SHFT_LOGCONTROL_8                                                   8
#define PNIP_REG_LOGCONTROL_IFA_RSTV_LOGCONTROL_8                                                   0x00000000

	/**
	@defgroup       LOGCONTROL_IFA__LOGCONTROL_9 LOGCONTROL_9
	@ingroup        LOGCONTROL_IFA
	@param Address  0x0007948C
	@param Mask     0x00000200
	@param Shift    9
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_LOGCONTROL_IFA__MSK_LOGCONTROL_9                                                   0x00000200
#define PNIP_REG_LOGCONTROL_IFA_SHFT_LOGCONTROL_9                                                   9
#define PNIP_REG_LOGCONTROL_IFA_RSTV_LOGCONTROL_9                                                   0x00000000

	/**
	@defgroup       LOGCONTROL_IFA__LOGCONTROL_10 LOGCONTROL_10
	@ingroup        LOGCONTROL_IFA
	@param Address  0x0007948C
	@param Mask     0x00000400
	@param Shift    10
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_LOGCONTROL_IFA__MSK_LOGCONTROL_10                                                  0x00000400
#define PNIP_REG_LOGCONTROL_IFA_SHFT_LOGCONTROL_10                                                  10
#define PNIP_REG_LOGCONTROL_IFA_RSTV_LOGCONTROL_10                                                  0x00000000

	/**
	@defgroup       LOGCONTROL_IFA__LOGCONTROL_11 LOGCONTROL_11
	@ingroup        LOGCONTROL_IFA
	@param Address  0x0007948C
	@param Mask     0x00000800
	@param Shift    11
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_LOGCONTROL_IFA__MSK_LOGCONTROL_11                                                  0x00000800
#define PNIP_REG_LOGCONTROL_IFA_SHFT_LOGCONTROL_11                                                  11
#define PNIP_REG_LOGCONTROL_IFA_RSTV_LOGCONTROL_11                                                  0x00000000

	/**
	@defgroup       LOGCONTROL_IFA__LOGCONTROL_12 LOGCONTROL_12
	@ingroup        LOGCONTROL_IFA
	@param Address  0x0007948C
	@param Mask     0x00001000
	@param Shift    12
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_LOGCONTROL_IFA__MSK_LOGCONTROL_12                                                  0x00001000
#define PNIP_REG_LOGCONTROL_IFA_SHFT_LOGCONTROL_12                                                  12
#define PNIP_REG_LOGCONTROL_IFA_RSTV_LOGCONTROL_12                                                  0x00000000

	/**
	@defgroup       LOGCONTROL_IFA__LOGCONTROL_13 LOGCONTROL_13
	@ingroup        LOGCONTROL_IFA
	@param Address  0x0007948C
	@param Mask     0x00002000
	@param Shift    13
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_LOGCONTROL_IFA__MSK_LOGCONTROL_13                                                  0x00002000
#define PNIP_REG_LOGCONTROL_IFA_SHFT_LOGCONTROL_13                                                  13
#define PNIP_REG_LOGCONTROL_IFA_RSTV_LOGCONTROL_13                                                  0x00000000

	/**
	@defgroup       LOGCONTROL_IFA__LOGCONTROL_14 LOGCONTROL_14
	@ingroup        LOGCONTROL_IFA
	@param Address  0x0007948C
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_LOGCONTROL_IFA__MSK_LOGCONTROL_14                                                  0x00004000
#define PNIP_REG_LOGCONTROL_IFA_SHFT_LOGCONTROL_14                                                  14
#define PNIP_REG_LOGCONTROL_IFA_RSTV_LOGCONTROL_14                                                  0x00000000

	/**
	@defgroup       LOGCONTROL_IFA__LOGCONTROL_15 LOGCONTROL_15
	@ingroup        LOGCONTROL_IFA
	@param Address  0x0007948C
	@param Mask     0x00008000
	@param Shift    15
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_LOGCONTROL_IFA__MSK_LOGCONTROL_15                                                  0x00008000
#define PNIP_REG_LOGCONTROL_IFA_SHFT_LOGCONTROL_15                                                  15
#define PNIP_REG_LOGCONTROL_IFA_RSTV_LOGCONTROL_15                                                  0x00000000


	/**
	@defgroup       SDTABLEBASE_IFA SDTABLEBASE_IFA
	@ingroup        Register
	@param Address  0x00079490
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R2_REG_SDTABLEBASE_IFA                                                                 0x00079490
#define PNIP_R2_REG_SDTABLEBASE_IFA                                                                 0x000005F4
#define PNIP_R2_REG_SDTABLEBASE_IFA_RST__VAL                                                        0x00080000

	/**
	@defgroup       SDTABLEBASE_IFA__SDTABLEBASE SDTABLEBASE
	@ingroup        SDTABLEBASE_IFA
	@param Address  0x00079490
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00080000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_SDTABLEBASE_IFA__MSK_SDTABLEBASE                                                0x001FFFFF
#define PNIP_R2_REG_SDTABLEBASE_IFA_SHFT_SDTABLEBASE                                                0
#define PNIP_R2_REG_SDTABLEBASE_IFA_RSTV_SDTABLEBASE                                                0x00080000


	/**
	@defgroup       SDTABLEBASE_IFA SDTABLEBASE_IFA
	@ingroup        Register
	@param Address  0x00079490
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R3_REG_SDTABLEBASE_IFA                                                                 0x00079490
#define PNIP_R3_REG_SDTABLEBASE_IFA                                                                 0x000005F4
#define PNIP_R3_REG_SDTABLEBASE_IFA_RST__VAL                                                        0x000C0000

	/**
	@defgroup       SDTABLEBASE_IFA__SDTABLEBASE SDTABLEBASE
	@ingroup        SDTABLEBASE_IFA
	@param Address  0x00079490
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x000C0000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_SDTABLEBASE_IFA__MSK_SDTABLEBASE                                                0x001FFFFF
#define PNIP_R3_REG_SDTABLEBASE_IFA_SHFT_SDTABLEBASE                                                0
#define PNIP_R3_REG_SDTABLEBASE_IFA_RSTV_SDTABLEBASE                                                0x000C0000


	/**
	@defgroup       STORETABLEBASE_IFA STORETABLEBASE_IFA
	@ingroup        Register
	@param Address  0x00079494
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R2_REG_STORETABLEBASE_IFA                                                              0x00079494
#define PNIP_R2_REG_STORETABLEBASE_IFA                                                              0x000005F8
#define PNIP_R2_REG_STORETABLEBASE_IFA_RST__VAL                                                     0x00080000

	/**
	@defgroup       STORETABLEBASE_IFA__STORETABLEBASE STORETABLEBASE
	@ingroup        STORETABLEBASE_IFA
	@param Address  0x00079494
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00080000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_STORETABLEBASE_IFA__MSK_STORETABLEBASE                                          0x001FFFFF
#define PNIP_R2_REG_STORETABLEBASE_IFA_SHFT_STORETABLEBASE                                          0
#define PNIP_R2_REG_STORETABLEBASE_IFA_RSTV_STORETABLEBASE                                          0x00080000


	/**
	@defgroup       STORETABLEBASE_IFA STORETABLEBASE_IFA
	@ingroup        Register
	@param Address  0x00079494
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R3_REG_STORETABLEBASE_IFA                                                              0x00079494
#define PNIP_R3_REG_STORETABLEBASE_IFA                                                              0x000005F8
#define PNIP_R3_REG_STORETABLEBASE_IFA_RST__VAL                                                     0x000C0000

	/**
	@defgroup       STORETABLEBASE_IFA__STORETABLEBASE STORETABLEBASE
	@ingroup        STORETABLEBASE_IFA
	@param Address  0x00079494
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x000C0000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_STORETABLEBASE_IFA__MSK_STORETABLEBASE                                          0x001FFFFF
#define PNIP_R3_REG_STORETABLEBASE_IFA_SHFT_STORETABLEBASE                                          0
#define PNIP_R3_REG_STORETABLEBASE_IFA_RSTV_STORETABLEBASE                                          0x000C0000


	/**
	@defgroup       SNDTABLEBASE_IFA SNDTABLEBASE_IFA
	@ingroup        Register
	@param Address  0x0007A400
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R2_REG_SNDTABLEBASE_IFA                                                                0x0007A400
#define PNIP_R2_REG_SNDTABLEBASE_IFA                                                                0x00000600
#define PNIP_R2_REG_SNDTABLEBASE_IFA_RST__VAL                                                       0x000FFFF8

	/**
	@defgroup       SNDTABLEBASE_IFA__SNDTABLEBASE SNDTABLEBASE
	@ingroup        SNDTABLEBASE_IFA
	@param Address  0x0007A400
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x000FFFF8
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_SNDTABLEBASE_IFA__MSK_SNDTABLEBASE                                              0x001FFFFF
#define PNIP_R2_REG_SNDTABLEBASE_IFA_SHFT_SNDTABLEBASE                                              0
#define PNIP_R2_REG_SNDTABLEBASE_IFA_RSTV_SNDTABLEBASE                                              0x000FFFF8


	/**
	@defgroup       SNDTABLEBASE_IFA SNDTABLEBASE_IFA
	@ingroup        Register
	@param Address  0x0007A400
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R3_REG_SNDTABLEBASE_IFA                                                                0x0007A400
#define PNIP_R3_REG_SNDTABLEBASE_IFA                                                                0x00000600
#define PNIP_R3_REG_SNDTABLEBASE_IFA_RST__VAL                                                       0x000DFFF8

	/**
	@defgroup       SNDTABLEBASE_IFA__SNDTABLEBASE SNDTABLEBASE
	@ingroup        SNDTABLEBASE_IFA
	@param Address  0x0007A400
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x000DFFF8
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_SNDTABLEBASE_IFA__MSK_SNDTABLEBASE                                              0x001FFFFF
#define PNIP_R3_REG_SNDTABLEBASE_IFA_SHFT_SNDTABLEBASE                                              0
#define PNIP_R3_REG_SNDTABLEBASE_IFA_RSTV_SNDTABLEBASE                                              0x000DFFF8


	/**
	@defgroup       SNDTRIGGER_IFA SNDTRIGGER_IFA
	@ingroup        Register
	@param Address  0x0007A404
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_SNDTRIGGER_IFA                                                                     0x0007A404
#define PNIP_REG_SNDTRIGGER_IFA                                                                     0x00000604
#define PNIP_REG_SNDTRIGGER_IFA_RST__VAL                                                            0x00000000

	/**
	@defgroup       SNDTRIGGER_IFA__SNDTRIGER_SD_0 SNDTRIGER_SD_0
	@ingroup        SNDTRIGGER_IFA
	@param Address  0x0007A404
	@param Mask     0x00000001
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SNDTRIGGER_IFA__MSK_SNDTRIGER_SD_0                                                 0x00000001
#define PNIP_REG_SNDTRIGGER_IFA_SHFT_SNDTRIGER_SD_0                                                 0
#define PNIP_REG_SNDTRIGGER_IFA_RSTV_SNDTRIGER_SD_0                                                 0x00000000

	/**
	@defgroup       SNDTRIGGER_IFA__SNDTRIGER_SD_1 SNDTRIGER_SD_1
	@ingroup        SNDTRIGGER_IFA
	@param Address  0x0007A404
	@param Mask     0x00000002
	@param Shift    1
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SNDTRIGGER_IFA__MSK_SNDTRIGER_SD_1                                                 0x00000002
#define PNIP_REG_SNDTRIGGER_IFA_SHFT_SNDTRIGER_SD_1                                                 1
#define PNIP_REG_SNDTRIGGER_IFA_RSTV_SNDTRIGER_SD_1                                                 0x00000000

	/**
	@defgroup       SNDTRIGGER_IFA__SNDTRIGER_SD_2 SNDTRIGER_SD_2
	@ingroup        SNDTRIGGER_IFA
	@param Address  0x0007A404
	@param Mask     0x00000004
	@param Shift    2
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SNDTRIGGER_IFA__MSK_SNDTRIGER_SD_2                                                 0x00000004
#define PNIP_REG_SNDTRIGGER_IFA_SHFT_SNDTRIGER_SD_2                                                 2
#define PNIP_REG_SNDTRIGGER_IFA_RSTV_SNDTRIGER_SD_2                                                 0x00000000

	/**
	@defgroup       SNDTRIGGER_IFA__SNDTRIGER_SD_3 SNDTRIGER_SD_3
	@ingroup        SNDTRIGGER_IFA
	@param Address  0x0007A404
	@param Mask     0x00000008
	@param Shift    3
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SNDTRIGGER_IFA__MSK_SNDTRIGER_SD_3                                                 0x00000008
#define PNIP_REG_SNDTRIGGER_IFA_SHFT_SNDTRIGER_SD_3                                                 3
#define PNIP_REG_SNDTRIGGER_IFA_RSTV_SNDTRIGER_SD_3                                                 0x00000000

	/**
	@defgroup       SNDTRIGGER_IFA__SNDTRIGER_SD_4 SNDTRIGER_SD_4
	@ingroup        SNDTRIGGER_IFA
	@param Address  0x0007A404
	@param Mask     0x00000010
	@param Shift    4
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SNDTRIGGER_IFA__MSK_SNDTRIGER_SD_4                                                 0x00000010
#define PNIP_REG_SNDTRIGGER_IFA_SHFT_SNDTRIGER_SD_4                                                 4
#define PNIP_REG_SNDTRIGGER_IFA_RSTV_SNDTRIGER_SD_4                                                 0x00000000

	/**
	@defgroup       SNDTRIGGER_IFA__SNDTRIGER_SD_5 SNDTRIGER_SD_5
	@ingroup        SNDTRIGGER_IFA
	@param Address  0x0007A404
	@param Mask     0x00000020
	@param Shift    5
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SNDTRIGGER_IFA__MSK_SNDTRIGER_SD_5                                                 0x00000020
#define PNIP_REG_SNDTRIGGER_IFA_SHFT_SNDTRIGER_SD_5                                                 5
#define PNIP_REG_SNDTRIGGER_IFA_RSTV_SNDTRIGER_SD_5                                                 0x00000000

	/**
	@defgroup       SNDTRIGGER_IFA__SNDTRIGER_SD_6 SNDTRIGER_SD_6
	@ingroup        SNDTRIGGER_IFA
	@param Address  0x0007A404
	@param Mask     0x00000040
	@param Shift    6
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SNDTRIGGER_IFA__MSK_SNDTRIGER_SD_6                                                 0x00000040
#define PNIP_REG_SNDTRIGGER_IFA_SHFT_SNDTRIGER_SD_6                                                 6
#define PNIP_REG_SNDTRIGGER_IFA_RSTV_SNDTRIGER_SD_6                                                 0x00000000

	/**
	@defgroup       SNDTRIGGER_IFA__SNDTRIGER_SD_7 SNDTRIGER_SD_7
	@ingroup        SNDTRIGGER_IFA
	@param Address  0x0007A404
	@param Mask     0x00000080
	@param Shift    7
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SNDTRIGGER_IFA__MSK_SNDTRIGER_SD_7                                                 0x00000080
#define PNIP_REG_SNDTRIGGER_IFA_SHFT_SNDTRIGER_SD_7                                                 7
#define PNIP_REG_SNDTRIGGER_IFA_RSTV_SNDTRIGER_SD_7                                                 0x00000000

	/**
	@defgroup       SNDTRIGGER_IFA__SNDTRIGER_SD_8 SNDTRIGER_SD_8
	@ingroup        SNDTRIGGER_IFA
	@param Address  0x0007A404
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SNDTRIGGER_IFA__MSK_SNDTRIGER_SD_8                                                 0x00000100
#define PNIP_REG_SNDTRIGGER_IFA_SHFT_SNDTRIGER_SD_8                                                 8
#define PNIP_REG_SNDTRIGGER_IFA_RSTV_SNDTRIGER_SD_8                                                 0x00000000

	/**
	@defgroup       SNDTRIGGER_IFA__SNDTRIGER_SD_9 SNDTRIGER_SD_9
	@ingroup        SNDTRIGGER_IFA
	@param Address  0x0007A404
	@param Mask     0x00000200
	@param Shift    9
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SNDTRIGGER_IFA__MSK_SNDTRIGER_SD_9                                                 0x00000200
#define PNIP_REG_SNDTRIGGER_IFA_SHFT_SNDTRIGER_SD_9                                                 9
#define PNIP_REG_SNDTRIGGER_IFA_RSTV_SNDTRIGER_SD_9                                                 0x00000000

	/**
	@defgroup       SNDTRIGGER_IFA__SNDTRIGER_SD_10 SNDTRIGER_SD_10
	@ingroup        SNDTRIGGER_IFA
	@param Address  0x0007A404
	@param Mask     0x00000400
	@param Shift    10
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SNDTRIGGER_IFA__MSK_SNDTRIGER_SD_10                                                0x00000400
#define PNIP_REG_SNDTRIGGER_IFA_SHFT_SNDTRIGER_SD_10                                                10
#define PNIP_REG_SNDTRIGGER_IFA_RSTV_SNDTRIGER_SD_10                                                0x00000000

	/**
	@defgroup       SNDTRIGGER_IFA__SNDTRIGER_SD_11 SNDTRIGER_SD_11
	@ingroup        SNDTRIGGER_IFA
	@param Address  0x0007A404
	@param Mask     0x00000800
	@param Shift    11
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SNDTRIGGER_IFA__MSK_SNDTRIGER_SD_11                                                0x00000800
#define PNIP_REG_SNDTRIGGER_IFA_SHFT_SNDTRIGER_SD_11                                                11
#define PNIP_REG_SNDTRIGGER_IFA_RSTV_SNDTRIGER_SD_11                                                0x00000000

	/**
	@defgroup       SNDTRIGGER_IFA__SNDTRIGER_SD_12 SNDTRIGER_SD_12
	@ingroup        SNDTRIGGER_IFA
	@param Address  0x0007A404
	@param Mask     0x00001000
	@param Shift    12
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SNDTRIGGER_IFA__MSK_SNDTRIGER_SD_12                                                0x00001000
#define PNIP_REG_SNDTRIGGER_IFA_SHFT_SNDTRIGER_SD_12                                                12
#define PNIP_REG_SNDTRIGGER_IFA_RSTV_SNDTRIGER_SD_12                                                0x00000000

	/**
	@defgroup       SNDTRIGGER_IFA__SNDTRIGER_SD_13 SNDTRIGER_SD_13
	@ingroup        SNDTRIGGER_IFA
	@param Address  0x0007A404
	@param Mask     0x00002000
	@param Shift    13
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SNDTRIGGER_IFA__MSK_SNDTRIGER_SD_13                                                0x00002000
#define PNIP_REG_SNDTRIGGER_IFA_SHFT_SNDTRIGER_SD_13                                                13
#define PNIP_REG_SNDTRIGGER_IFA_RSTV_SNDTRIGER_SD_13                                                0x00000000

	/**
	@defgroup       SNDTRIGGER_IFA__SNDTRIGER_SD_14 SNDTRIGER_SD_14
	@ingroup        SNDTRIGGER_IFA
	@param Address  0x0007A404
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SNDTRIGGER_IFA__MSK_SNDTRIGER_SD_14                                                0x00004000
#define PNIP_REG_SNDTRIGGER_IFA_SHFT_SNDTRIGER_SD_14                                                14
#define PNIP_REG_SNDTRIGGER_IFA_RSTV_SNDTRIGER_SD_14                                                0x00000000

	/**
	@defgroup       SNDTRIGGER_IFA__SNDTRIGER_SD_15 SNDTRIGER_SD_15
	@ingroup        SNDTRIGGER_IFA
	@param Address  0x0007A404
	@param Mask     0x00008000
	@param Shift    15
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SNDTRIGGER_IFA__MSK_SNDTRIGER_SD_15                                                0x00008000
#define PNIP_REG_SNDTRIGGER_IFA_SHFT_SNDTRIGER_SD_15                                                15
#define PNIP_REG_SNDTRIGGER_IFA_RSTV_SNDTRIGER_SD_15                                                0x00000000


	/**
	@defgroup       SNDWATCHDOGLIMIT_IFA SNDWATCHDOGLIMIT_IFA
	@ingroup        Register
	@param Address  0x0007A408
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_SNDWATCHDOGLIMIT_IFA                                                               0x0007A408
#define PNIP_REG_SNDWATCHDOGLIMIT_IFA                                                               0x00000608
#define PNIP_REG_SNDWATCHDOGLIMIT_IFA_RST__VAL                                                      0x00000000

	/**
	@defgroup       SNDWATCHDOGLIMIT_IFA__SDWATCHDOGLIMIT SDWATCHDOGLIMIT
	@ingroup        SNDWATCHDOGLIMIT_IFA
	@param Address  0x0007A408
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SNDWATCHDOGLIMIT_IFA__MSK_SDWATCHDOGLIMIT                                          0x0000FFFF
#define PNIP_REG_SNDWATCHDOGLIMIT_IFA_SHFT_SDWATCHDOGLIMIT                                          0
#define PNIP_REG_SNDWATCHDOGLIMIT_IFA_RSTV_SDWATCHDOGLIMIT                                          0x00000000


	/**
	@defgroup       SNDEVENT_IFA SNDEVENT_IFA
	@ingroup        Register
	@param Address  0x0007A40C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_SNDEVENT_IFA                                                                       0x0007A40C
#define PNIP_REG_SNDEVENT_IFA                                                                       0x0000060C
#define PNIP_REG_SNDEVENT_IFA_RST__VAL                                                              0x00000000

	/**
	@defgroup       SNDEVENT_IFA__SNDEVENT SNDEVENT
	@ingroup        SNDEVENT_IFA
	@param Address  0x0007A40C
	@param Mask     0x000003FF
	@param Shift    0
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SNDEVENT_IFA__MSK_SNDEVENT                                                         0x000003FF
#define PNIP_REG_SNDEVENT_IFA_SHFT_SNDEVENT                                                         0
#define PNIP_REG_SNDEVENT_IFA_RSTV_SNDEVENT                                                         0x00000000


	/**
	@defgroup       SNDERREVENT_IFA SNDERREVENT_IFA
	@ingroup        Register
	@param Address  0x0007A414
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_SNDERREVENT_IFA                                                                    0x0007A414
#define PNIP_REG_SNDERREVENT_IFA                                                                    0x00000610
#define PNIP_REG_SNDERREVENT_IFA_RST__VAL                                                           0x00000000

	/**
	@defgroup       SNDERREVENT_IFA__ERROREVENT ERROREVENT
	@ingroup        SNDERREVENT_IFA
	@param Address  0x0007A414
	@param Mask     0x0000000F
	@param Shift    0
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SNDERREVENT_IFA__MSK_ERROREVENT                                                    0x0000000F
#define PNIP_REG_SNDERREVENT_IFA_SHFT_ERROREVENT                                                    0
#define PNIP_REG_SNDERREVENT_IFA_RSTV_ERROREVENT                                                    0x00000000


	/**
	@defgroup       SNDERRSTATUS_IFA SNDERRSTATUS_IFA
	@ingroup        Register
	@param Address  0x0007A418
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_SNDERRSTATUS_IFA                                                                   0x0007A418
#define PNIP_REG_SNDERRSTATUS_IFA                                                                   0x00000614
#define PNIP_REG_SNDERRSTATUS_IFA_RST__VAL                                                          0x00000000

	/**
	@defgroup       SNDERRSTATUS_IFA__SNDERRSTATUS_SD_0 SNDERRSTATUS_SD_0
	@ingroup        SNDERRSTATUS_IFA
	@param Address  0x0007A418
	@param Mask     0x00000001
	@param Shift    0
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SNDERRSTATUS_IFA__MSK_SNDERRSTATUS_SD_0                                            0x00000001
#define PNIP_REG_SNDERRSTATUS_IFA_SHFT_SNDERRSTATUS_SD_0                                            0
#define PNIP_REG_SNDERRSTATUS_IFA_RSTV_SNDERRSTATUS_SD_0                                            0x00000000

	/**
	@defgroup       SNDERRSTATUS_IFA__SNDERRSTATUS_SD_1 SNDERRSTATUS_SD_1
	@ingroup        SNDERRSTATUS_IFA
	@param Address  0x0007A418
	@param Mask     0x00000002
	@param Shift    1
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SNDERRSTATUS_IFA__MSK_SNDERRSTATUS_SD_1                                            0x00000002
#define PNIP_REG_SNDERRSTATUS_IFA_SHFT_SNDERRSTATUS_SD_1                                            1
#define PNIP_REG_SNDERRSTATUS_IFA_RSTV_SNDERRSTATUS_SD_1                                            0x00000000

	/**
	@defgroup       SNDERRSTATUS_IFA__SNDERRSTATUS_SD_2 SNDERRSTATUS_SD_2
	@ingroup        SNDERRSTATUS_IFA
	@param Address  0x0007A418
	@param Mask     0x00000004
	@param Shift    2
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SNDERRSTATUS_IFA__MSK_SNDERRSTATUS_SD_2                                            0x00000004
#define PNIP_REG_SNDERRSTATUS_IFA_SHFT_SNDERRSTATUS_SD_2                                            2
#define PNIP_REG_SNDERRSTATUS_IFA_RSTV_SNDERRSTATUS_SD_2                                            0x00000000

	/**
	@defgroup       SNDERRSTATUS_IFA__SNDERRSTATUS_SD_3 SNDERRSTATUS_SD_3
	@ingroup        SNDERRSTATUS_IFA
	@param Address  0x0007A418
	@param Mask     0x00000008
	@param Shift    3
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SNDERRSTATUS_IFA__MSK_SNDERRSTATUS_SD_3                                            0x00000008
#define PNIP_REG_SNDERRSTATUS_IFA_SHFT_SNDERRSTATUS_SD_3                                            3
#define PNIP_REG_SNDERRSTATUS_IFA_RSTV_SNDERRSTATUS_SD_3                                            0x00000000

	/**
	@defgroup       SNDERRSTATUS_IFA__SNDERRSTATUS_SD_4 SNDERRSTATUS_SD_4
	@ingroup        SNDERRSTATUS_IFA
	@param Address  0x0007A418
	@param Mask     0x00000010
	@param Shift    4
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SNDERRSTATUS_IFA__MSK_SNDERRSTATUS_SD_4                                            0x00000010
#define PNIP_REG_SNDERRSTATUS_IFA_SHFT_SNDERRSTATUS_SD_4                                            4
#define PNIP_REG_SNDERRSTATUS_IFA_RSTV_SNDERRSTATUS_SD_4                                            0x00000000

	/**
	@defgroup       SNDERRSTATUS_IFA__SNDERRSTATUS_SD_5 SNDERRSTATUS_SD_5
	@ingroup        SNDERRSTATUS_IFA
	@param Address  0x0007A418
	@param Mask     0x00000020
	@param Shift    5
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SNDERRSTATUS_IFA__MSK_SNDERRSTATUS_SD_5                                            0x00000020
#define PNIP_REG_SNDERRSTATUS_IFA_SHFT_SNDERRSTATUS_SD_5                                            5
#define PNIP_REG_SNDERRSTATUS_IFA_RSTV_SNDERRSTATUS_SD_5                                            0x00000000

	/**
	@defgroup       SNDERRSTATUS_IFA__SNDERRSTATUS_SD_6 SNDERRSTATUS_SD_6
	@ingroup        SNDERRSTATUS_IFA
	@param Address  0x0007A418
	@param Mask     0x00000040
	@param Shift    6
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SNDERRSTATUS_IFA__MSK_SNDERRSTATUS_SD_6                                            0x00000040
#define PNIP_REG_SNDERRSTATUS_IFA_SHFT_SNDERRSTATUS_SD_6                                            6
#define PNIP_REG_SNDERRSTATUS_IFA_RSTV_SNDERRSTATUS_SD_6                                            0x00000000

	/**
	@defgroup       SNDERRSTATUS_IFA__SNDERRSTATUS_SD_7 SNDERRSTATUS_SD_7
	@ingroup        SNDERRSTATUS_IFA
	@param Address  0x0007A418
	@param Mask     0x00000080
	@param Shift    7
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SNDERRSTATUS_IFA__MSK_SNDERRSTATUS_SD_7                                            0x00000080
#define PNIP_REG_SNDERRSTATUS_IFA_SHFT_SNDERRSTATUS_SD_7                                            7
#define PNIP_REG_SNDERRSTATUS_IFA_RSTV_SNDERRSTATUS_SD_7                                            0x00000000

	/**
	@defgroup       SNDERRSTATUS_IFA__SNDERRSTATUS_SD_8 SNDERRSTATUS_SD_8
	@ingroup        SNDERRSTATUS_IFA
	@param Address  0x0007A418
	@param Mask     0x00000100
	@param Shift    8
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SNDERRSTATUS_IFA__MSK_SNDERRSTATUS_SD_8                                            0x00000100
#define PNIP_REG_SNDERRSTATUS_IFA_SHFT_SNDERRSTATUS_SD_8                                            8
#define PNIP_REG_SNDERRSTATUS_IFA_RSTV_SNDERRSTATUS_SD_8                                            0x00000000

	/**
	@defgroup       SNDERRSTATUS_IFA__SNDERRSTATUS_SD_9 SNDERRSTATUS_SD_9
	@ingroup        SNDERRSTATUS_IFA
	@param Address  0x0007A418
	@param Mask     0x00000200
	@param Shift    9
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SNDERRSTATUS_IFA__MSK_SNDERRSTATUS_SD_9                                            0x00000200
#define PNIP_REG_SNDERRSTATUS_IFA_SHFT_SNDERRSTATUS_SD_9                                            9
#define PNIP_REG_SNDERRSTATUS_IFA_RSTV_SNDERRSTATUS_SD_9                                            0x00000000

	/**
	@defgroup       SNDERRSTATUS_IFA__SNDERRSTATUS_SD_10 SNDERRSTATUS_SD_10
	@ingroup        SNDERRSTATUS_IFA
	@param Address  0x0007A418
	@param Mask     0x00000400
	@param Shift    10
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SNDERRSTATUS_IFA__MSK_SNDERRSTATUS_SD_10                                           0x00000400
#define PNIP_REG_SNDERRSTATUS_IFA_SHFT_SNDERRSTATUS_SD_10                                           10
#define PNIP_REG_SNDERRSTATUS_IFA_RSTV_SNDERRSTATUS_SD_10                                           0x00000000

	/**
	@defgroup       SNDERRSTATUS_IFA__SNDERRSTATUS_SD_11 SNDERRSTATUS_SD_11
	@ingroup        SNDERRSTATUS_IFA
	@param Address  0x0007A418
	@param Mask     0x00000800
	@param Shift    11
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SNDERRSTATUS_IFA__MSK_SNDERRSTATUS_SD_11                                           0x00000800
#define PNIP_REG_SNDERRSTATUS_IFA_SHFT_SNDERRSTATUS_SD_11                                           11
#define PNIP_REG_SNDERRSTATUS_IFA_RSTV_SNDERRSTATUS_SD_11                                           0x00000000

	/**
	@defgroup       SNDERRSTATUS_IFA__SNDERRSTATUS_SD_12 SNDERRSTATUS_SD_12
	@ingroup        SNDERRSTATUS_IFA
	@param Address  0x0007A418
	@param Mask     0x00001000
	@param Shift    12
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SNDERRSTATUS_IFA__MSK_SNDERRSTATUS_SD_12                                           0x00001000
#define PNIP_REG_SNDERRSTATUS_IFA_SHFT_SNDERRSTATUS_SD_12                                           12
#define PNIP_REG_SNDERRSTATUS_IFA_RSTV_SNDERRSTATUS_SD_12                                           0x00000000

	/**
	@defgroup       SNDERRSTATUS_IFA__SNDERRSTATUS_SD_13 SNDERRSTATUS_SD_13
	@ingroup        SNDERRSTATUS_IFA
	@param Address  0x0007A418
	@param Mask     0x00002000
	@param Shift    13
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SNDERRSTATUS_IFA__MSK_SNDERRSTATUS_SD_13                                           0x00002000
#define PNIP_REG_SNDERRSTATUS_IFA_SHFT_SNDERRSTATUS_SD_13                                           13
#define PNIP_REG_SNDERRSTATUS_IFA_RSTV_SNDERRSTATUS_SD_13                                           0x00000000

	/**
	@defgroup       SNDERRSTATUS_IFA__SNDERRSTATUS_SD_14 SNDERRSTATUS_SD_14
	@ingroup        SNDERRSTATUS_IFA
	@param Address  0x0007A418
	@param Mask     0x00004000
	@param Shift    14
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SNDERRSTATUS_IFA__MSK_SNDERRSTATUS_SD_14                                           0x00004000
#define PNIP_REG_SNDERRSTATUS_IFA_SHFT_SNDERRSTATUS_SD_14                                           14
#define PNIP_REG_SNDERRSTATUS_IFA_RSTV_SNDERRSTATUS_SD_14                                           0x00000000

	/**
	@defgroup       SNDERRSTATUS_IFA__SNDERRSTATUS_SD_15 SNDERRSTATUS_SD_15
	@ingroup        SNDERRSTATUS_IFA
	@param Address  0x0007A418
	@param Mask     0x00008000
	@param Shift    15
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_SNDERRSTATUS_IFA__MSK_SNDERRSTATUS_SD_15                                           0x00008000
#define PNIP_REG_SNDERRSTATUS_IFA_SHFT_SNDERRSTATUS_SD_15                                           15
#define PNIP_REG_SNDERRSTATUS_IFA_RSTV_SNDERRSTATUS_SD_15                                           0x00000000


	/**
	@defgroup       DMACW_COUNT_0_IFA DMACW_COUNT_0_IFA
	@ingroup        Register
	@param Address  0x0007A500
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_DMACW_COUNT_0_IFA                                                                  0x0007A500
#define PNIP_REG_DMACW_COUNT_0_IFA                                                                  0x00000618
#define PNIP_REG_DMACW_COUNT_0_IFA_RST__VAL                                                         0x00000000

	/**
	@defgroup       DMACW_COUNT_0_IFA__DMACW_COUNT DMACW_COUNT
	@ingroup        DMACW_COUNT_0_IFA
	@param Address  0x0007A500
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_DMACW_COUNT_0_IFA__MSK_DMACW_COUNT                                                 0x0000FFFF
#define PNIP_REG_DMACW_COUNT_0_IFA_SHFT_DMACW_COUNT                                                 0
#define PNIP_REG_DMACW_COUNT_0_IFA_RSTV_DMACW_COUNT                                                 0x00000000

	/**
	@defgroup       DMACW_COUNT_0_IFA__ADDOVERHEAD ADDOVERHEAD
	@ingroup        DMACW_COUNT_0_IFA
	@param Address  0x0007A500
	@param Mask     0x1F000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_DMACW_COUNT_0_IFA__MSK_ADDOVERHEAD                                              0x1F000000
#define PNIP_R3_REG_DMACW_COUNT_0_IFA_SHFT_ADDOVERHEAD                                              24
#define PNIP_R3_REG_DMACW_COUNT_0_IFA_RSTV_ADDOVERHEAD                                              0x00000000

	/**
	@defgroup       DMACW_COUNT_0_IFA__INCLUDEPADDING INCLUDEPADDING
	@ingroup        DMACW_COUNT_0_IFA
	@param Address  0x0007A500
	@param Mask     0x20000000
	@param Shift    29
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_DMACW_COUNT_0_IFA__MSK_INCLUDEPADDING                                           0x20000000
#define PNIP_R3_REG_DMACW_COUNT_0_IFA_SHFT_INCLUDEPADDING                                           29
#define PNIP_R3_REG_DMACW_COUNT_0_IFA_RSTV_INCLUDEPADDING                                           0x00000000

	/**
	@defgroup       DMACW_COUNT_0_IFA__ENABLEPRIORITY ENABLEPRIORITY
	@ingroup        DMACW_COUNT_0_IFA
	@param Address  0x0007A500
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_DMACW_COUNT_0_IFA__MSK_ENABLEPRIORITY                                           0x40000000
#define PNIP_R2_REG_DMACW_COUNT_0_IFA_SHFT_ENABLEPRIORITY                                           30
#define PNIP_R2_REG_DMACW_COUNT_0_IFA_RSTV_ENABLEPRIORITY                                           0x00000000

	/**
	@defgroup       DMACW_COUNT_0_IFA__ENABLECOUNT ENABLECOUNT
	@ingroup        DMACW_COUNT_0_IFA
	@param Address  0x0007A500
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_DMACW_COUNT_0_IFA__MSK_ENABLECOUNT                                                 0x80000000
#define PNIP_REG_DMACW_COUNT_0_IFA_SHFT_ENABLECOUNT                                                 31
#define PNIP_REG_DMACW_COUNT_0_IFA_RSTV_ENABLECOUNT                                                 0x00000000


	/**
	@defgroup       DMACW_COUNT_0_IFA__ENABLECOUNT ENABLECOUNT
	@ingroup        DMACW_COUNT_0_IFA
	@param Address  0x0007A500
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_DMACW_COUNT_0_IFA__MSK_ENABLECOUNT                                                 0x80000000
#define PNIP_REG_DMACW_COUNT_0_IFA_SHFT_ENABLECOUNT                                                 31
#define PNIP_REG_DMACW_COUNT_0_IFA_RSTV_ENABLECOUNT                                                 0x00000000


	/**
	@defgroup       DMACW_COUNT_1_IFA DMACW_COUNT_1_IFA
	@ingroup        Register
	@param Address  0x0007A504
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_DMACW_COUNT_1_IFA                                                                  0x0007A504
#define PNIP_REG_DMACW_COUNT_1_IFA                                                                  0x0000061C
#define PNIP_REG_DMACW_COUNT_1_IFA_RST__VAL                                                         0x00000000

	/**
	@defgroup       DMACW_COUNT_1_IFA__DMACW_COUNT DMACW_COUNT
	@ingroup        DMACW_COUNT_1_IFA
	@param Address  0x0007A504
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_DMACW_COUNT_1_IFA__MSK_DMACW_COUNT                                                 0x0000FFFF
#define PNIP_REG_DMACW_COUNT_1_IFA_SHFT_DMACW_COUNT                                                 0
#define PNIP_REG_DMACW_COUNT_1_IFA_RSTV_DMACW_COUNT                                                 0x00000000

	/**
	@defgroup       DMACW_COUNT_1_IFA__ADDOVERHEAD ADDOVERHEAD
	@ingroup        DMACW_COUNT_1_IFA
	@param Address  0x0007A504
	@param Mask     0x1F000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_DMACW_COUNT_1_IFA__MSK_ADDOVERHEAD                                              0x1F000000
#define PNIP_R3_REG_DMACW_COUNT_1_IFA_SHFT_ADDOVERHEAD                                              24
#define PNIP_R3_REG_DMACW_COUNT_1_IFA_RSTV_ADDOVERHEAD                                              0x00000000

	/**
	@defgroup       DMACW_COUNT_1_IFA__INCLUDEPADDING INCLUDEPADDING
	@ingroup        DMACW_COUNT_1_IFA
	@param Address  0x0007A504
	@param Mask     0x20000000
	@param Shift    29
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_DMACW_COUNT_1_IFA__MSK_INCLUDEPADDING                                           0x20000000
#define PNIP_R3_REG_DMACW_COUNT_1_IFA_SHFT_INCLUDEPADDING                                           29
#define PNIP_R3_REG_DMACW_COUNT_1_IFA_RSTV_INCLUDEPADDING                                           0x00000000

	/**
	@defgroup       DMACW_COUNT_1_IFA__ENABLEPRIORITY ENABLEPRIORITY
	@ingroup        DMACW_COUNT_1_IFA
	@param Address  0x0007A504
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_DMACW_COUNT_1_IFA__MSK_ENABLEPRIORITY                                           0x40000000
#define PNIP_R2_REG_DMACW_COUNT_1_IFA_SHFT_ENABLEPRIORITY                                           30
#define PNIP_R2_REG_DMACW_COUNT_1_IFA_RSTV_ENABLEPRIORITY                                           0x00000000

	/**
	@defgroup       DMACW_COUNT_1_IFA__ENABLECOUNT ENABLECOUNT
	@ingroup        DMACW_COUNT_1_IFA
	@param Address  0x0007A504
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_DMACW_COUNT_1_IFA__MSK_ENABLECOUNT                                                 0x80000000
#define PNIP_REG_DMACW_COUNT_1_IFA_SHFT_ENABLECOUNT                                                 31
#define PNIP_REG_DMACW_COUNT_1_IFA_RSTV_ENABLECOUNT                                                 0x00000000


	/**
	@defgroup       DMACW_COUNT_2_IFA DMACW_COUNT_2_IFA
	@ingroup        Register
	@param Address  0x0007A508
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_DMACW_COUNT_2_IFA                                                                  0x0007A508
#define PNIP_REG_DMACW_COUNT_2_IFA                                                                  0x00000620
#define PNIP_REG_DMACW_COUNT_2_IFA_RST__VAL                                                         0x00000000

	/**
	@defgroup       DMACW_COUNT_2_IFA__DMACW_COUNT DMACW_COUNT
	@ingroup        DMACW_COUNT_2_IFA
	@param Address  0x0007A508
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_DMACW_COUNT_2_IFA__MSK_DMACW_COUNT                                                 0x0000FFFF
#define PNIP_REG_DMACW_COUNT_2_IFA_SHFT_DMACW_COUNT                                                 0
#define PNIP_REG_DMACW_COUNT_2_IFA_RSTV_DMACW_COUNT                                                 0x00000000

	/**
	@defgroup       DMACW_COUNT_2_IFA__ADDOVERHEAD ADDOVERHEAD
	@ingroup        DMACW_COUNT_2_IFA
	@param Address  0x0007A508
	@param Mask     0x1F000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_DMACW_COUNT_2_IFA__MSK_ADDOVERHEAD                                              0x1F000000
#define PNIP_R3_REG_DMACW_COUNT_2_IFA_SHFT_ADDOVERHEAD                                              24
#define PNIP_R3_REG_DMACW_COUNT_2_IFA_RSTV_ADDOVERHEAD                                              0x00000000

	/**
	@defgroup       DMACW_COUNT_2_IFA__INCLUDEPADDING INCLUDEPADDING
	@ingroup        DMACW_COUNT_2_IFA
	@param Address  0x0007A508
	@param Mask     0x20000000
	@param Shift    29
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_DMACW_COUNT_2_IFA__MSK_INCLUDEPADDING                                           0x20000000
#define PNIP_R3_REG_DMACW_COUNT_2_IFA_SHFT_INCLUDEPADDING                                           29
#define PNIP_R3_REG_DMACW_COUNT_2_IFA_RSTV_INCLUDEPADDING                                           0x00000000

	/**
	@defgroup       DMACW_COUNT_2_IFA__ENABLEPRIORITY ENABLEPRIORITY
	@ingroup        DMACW_COUNT_2_IFA
	@param Address  0x0007A508
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_DMACW_COUNT_2_IFA__MSK_ENABLEPRIORITY                                           0x40000000
#define PNIP_R2_REG_DMACW_COUNT_2_IFA_SHFT_ENABLEPRIORITY                                           30
#define PNIP_R2_REG_DMACW_COUNT_2_IFA_RSTV_ENABLEPRIORITY                                           0x00000000

	/**
	@defgroup       DMACW_COUNT_2_IFA__ENABLECOUNT ENABLECOUNT
	@ingroup        DMACW_COUNT_2_IFA
	@param Address  0x0007A508
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_DMACW_COUNT_2_IFA__MSK_ENABLECOUNT                                                 0x80000000
#define PNIP_REG_DMACW_COUNT_2_IFA_SHFT_ENABLECOUNT                                                 31
#define PNIP_REG_DMACW_COUNT_2_IFA_RSTV_ENABLECOUNT                                                 0x00000000


	/**
	@defgroup       DMACW_COUNT_3_IFA DMACW_COUNT_3_IFA
	@ingroup        Register
	@param Address  0x0007A50C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_DMACW_COUNT_3_IFA                                                                  0x0007A50C
#define PNIP_REG_DMACW_COUNT_3_IFA                                                                  0x00000624
#define PNIP_REG_DMACW_COUNT_3_IFA_RST__VAL                                                         0x00000000

	/**
	@defgroup       DMACW_COUNT_3_IFA__DMACW_COUNT DMACW_COUNT
	@ingroup        DMACW_COUNT_3_IFA
	@param Address  0x0007A50C
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_DMACW_COUNT_3_IFA__MSK_DMACW_COUNT                                                 0x0000FFFF
#define PNIP_REG_DMACW_COUNT_3_IFA_SHFT_DMACW_COUNT                                                 0
#define PNIP_REG_DMACW_COUNT_3_IFA_RSTV_DMACW_COUNT                                                 0x00000000

	/**
	@defgroup       DMACW_COUNT_3_IFA__ADDOVERHEAD ADDOVERHEAD
	@ingroup        DMACW_COUNT_3_IFA
	@param Address  0x0007A50C
	@param Mask     0x1F000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_DMACW_COUNT_3_IFA__MSK_ADDOVERHEAD                                              0x1F000000
#define PNIP_R3_REG_DMACW_COUNT_3_IFA_SHFT_ADDOVERHEAD                                              24
#define PNIP_R3_REG_DMACW_COUNT_3_IFA_RSTV_ADDOVERHEAD                                              0x00000000

	/**
	@defgroup       DMACW_COUNT_3_IFA__INCLUDEPADDING INCLUDEPADDING
	@ingroup        DMACW_COUNT_3_IFA
	@param Address  0x0007A50C
	@param Mask     0x20000000
	@param Shift    29
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_DMACW_COUNT_3_IFA__MSK_INCLUDEPADDING                                           0x20000000
#define PNIP_R3_REG_DMACW_COUNT_3_IFA_SHFT_INCLUDEPADDING                                           29
#define PNIP_R3_REG_DMACW_COUNT_3_IFA_RSTV_INCLUDEPADDING                                           0x00000000

	/**
	@defgroup       DMACW_COUNT_3_IFA__ENABLEPRIORITY ENABLEPRIORITY
	@ingroup        DMACW_COUNT_3_IFA
	@param Address  0x0007A50C
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_DMACW_COUNT_3_IFA__MSK_ENABLEPRIORITY                                           0x40000000
#define PNIP_R2_REG_DMACW_COUNT_3_IFA_SHFT_ENABLEPRIORITY                                           30
#define PNIP_R2_REG_DMACW_COUNT_3_IFA_RSTV_ENABLEPRIORITY                                           0x00000000

	/**
	@defgroup       DMACW_COUNT_3_IFA__ENABLECOUNT ENABLECOUNT
	@ingroup        DMACW_COUNT_3_IFA
	@param Address  0x0007A50C
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_DMACW_COUNT_3_IFA__MSK_ENABLECOUNT                                                 0x80000000
#define PNIP_REG_DMACW_COUNT_3_IFA_SHFT_ENABLECOUNT                                                 31
#define PNIP_REG_DMACW_COUNT_3_IFA_RSTV_ENABLECOUNT                                                 0x00000000


	/**
	@defgroup       DMACW_BARRIER_0_IFA DMACW_BARRIER_0_IFA
	@ingroup        Register
	@param Address  0x0007A540
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_DMACW_BARRIER_0_IFA                                                                0x0007A540
#define PNIP_REG_DMACW_BARRIER_0_IFA                                                                0x00000628
#define PNIP_REG_DMACW_BARRIER_0_IFA_RST__VAL                                                       0x0000FFFF

	/**
	@defgroup       DMACW_BARRIER_0_IFA__DMACW_BARRIER DMACW_BARRIER
	@ingroup        DMACW_BARRIER_0_IFA
	@param Address  0x0007A540
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000FFFF
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_DMACW_BARRIER_0_IFA__MSK_DMACW_BARRIER                                             0x0000FFFF
#define PNIP_REG_DMACW_BARRIER_0_IFA_SHFT_DMACW_BARRIER                                             0
#define PNIP_REG_DMACW_BARRIER_0_IFA_RSTV_DMACW_BARRIER                                             0x0000FFFF


	/**
	@defgroup       DMACW_BARRIER_1_IFA DMACW_BARRIER_1_IFA
	@ingroup        Register
	@param Address  0x0007A544
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_DMACW_BARRIER_1_IFA                                                                0x0007A544
#define PNIP_REG_DMACW_BARRIER_1_IFA                                                                0x0000062C
#define PNIP_REG_DMACW_BARRIER_1_IFA_RST__VAL                                                       0x0000FFFF

	/**
	@defgroup       DMACW_BARRIER_1_IFA__DMACW_BARRIER DMACW_BARRIER
	@ingroup        DMACW_BARRIER_1_IFA
	@param Address  0x0007A544
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000FFFF
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_DMACW_BARRIER_1_IFA__MSK_DMACW_BARRIER                                             0x0000FFFF
#define PNIP_REG_DMACW_BARRIER_1_IFA_SHFT_DMACW_BARRIER                                             0
#define PNIP_REG_DMACW_BARRIER_1_IFA_RSTV_DMACW_BARRIER                                             0x0000FFFF


	/**
	@defgroup       DMACW_BARRIER_2_IFA DMACW_BARRIER_2_IFA
	@ingroup        Register
	@param Address  0x0007A548
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_DMACW_BARRIER_2_IFA                                                                0x0007A548
#define PNIP_REG_DMACW_BARRIER_2_IFA                                                                0x00000630
#define PNIP_REG_DMACW_BARRIER_2_IFA_RST__VAL                                                       0x0000FFFF

	/**
	@defgroup       DMACW_BARRIER_2_IFA__DMACW_BARRIER DMACW_BARRIER
	@ingroup        DMACW_BARRIER_2_IFA
	@param Address  0x0007A548
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000FFFF
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_DMACW_BARRIER_2_IFA__MSK_DMACW_BARRIER                                             0x0000FFFF
#define PNIP_REG_DMACW_BARRIER_2_IFA_SHFT_DMACW_BARRIER                                             0
#define PNIP_REG_DMACW_BARRIER_2_IFA_RSTV_DMACW_BARRIER                                             0x0000FFFF


	/**
	@defgroup       DMACW_BARRIER_3_IFA DMACW_BARRIER_3_IFA
	@ingroup        Register
	@param Address  0x0007A54C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_DMACW_BARRIER_3_IFA                                                                0x0007A54C
#define PNIP_REG_DMACW_BARRIER_3_IFA                                                                0x00000634
#define PNIP_REG_DMACW_BARRIER_3_IFA_RST__VAL                                                       0x0000FFFF

	/**
	@defgroup       DMACW_BARRIER_3_IFA__DMACW_BARRIER DMACW_BARRIER
	@ingroup        DMACW_BARRIER_3_IFA
	@param Address  0x0007A54C
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x0000FFFF
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_DMACW_BARRIER_3_IFA__MSK_DMACW_BARRIER                                             0x0000FFFF
#define PNIP_REG_DMACW_BARRIER_3_IFA_SHFT_DMACW_BARRIER                                             0
#define PNIP_REG_DMACW_BARRIER_3_IFA_RSTV_DMACW_BARRIER                                             0x0000FFFF


	/**
	@defgroup       DMACW_MAPPING_0TO7_IFA DMACW_MAPPING_0TO7_IFA
	@ingroup        Register
	@param Address  0x0007A580
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_DMACW_MAPPING_0TO7_IFA                                                             0x0007A580
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA                                                             0x00000638
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA_RST__VAL                                                    0x00000000

	/**
	@defgroup       DMACW_MAPPING_0TO7_IFA__DMACW0_MAP DMACW0_MAP
	@ingroup        DMACW_MAPPING_0TO7_IFA
	@param Address  0x0007A580
	@param Mask     0x0000000F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA__MSK_DMACW0_MAP                                             0x0000000F
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA_SHFT_DMACW0_MAP                                             0
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA_RSTV_DMACW0_MAP                                             0x00000000

	/**
	@defgroup       DMACW_MAPPING_0TO7_IFA__DMACW1_MAP DMACW1_MAP
	@ingroup        DMACW_MAPPING_0TO7_IFA
	@param Address  0x0007A580
	@param Mask     0x000000F0
	@param Shift    4
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA__MSK_DMACW1_MAP                                             0x000000F0
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA_SHFT_DMACW1_MAP                                             4
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA_RSTV_DMACW1_MAP                                             0x00000000

	/**
	@defgroup       DMACW_MAPPING_0TO7_IFA__DMACW2_MAP DMACW2_MAP
	@ingroup        DMACW_MAPPING_0TO7_IFA
	@param Address  0x0007A580
	@param Mask     0x00000F00
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA__MSK_DMACW2_MAP                                             0x00000F00
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA_SHFT_DMACW2_MAP                                             8
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA_RSTV_DMACW2_MAP                                             0x00000000

	/**
	@defgroup       DMACW_MAPPING_0TO7_IFA__DMACW3_MAP DMACW3_MAP
	@ingroup        DMACW_MAPPING_0TO7_IFA
	@param Address  0x0007A580
	@param Mask     0x0000F000
	@param Shift    12
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA__MSK_DMACW3_MAP                                             0x0000F000
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA_SHFT_DMACW3_MAP                                             12
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA_RSTV_DMACW3_MAP                                             0x00000000

	/**
	@defgroup       DMACW_MAPPING_0TO7_IFA__DMACW4_MAP DMACW4_MAP
	@ingroup        DMACW_MAPPING_0TO7_IFA
	@param Address  0x0007A580
	@param Mask     0x000F0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA__MSK_DMACW4_MAP                                             0x000F0000
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA_SHFT_DMACW4_MAP                                             16
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA_RSTV_DMACW4_MAP                                             0x00000000

	/**
	@defgroup       DMACW_MAPPING_0TO7_IFA__DMACW5_MAP DMACW5_MAP
	@ingroup        DMACW_MAPPING_0TO7_IFA
	@param Address  0x0007A580
	@param Mask     0x00F00000
	@param Shift    20
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA__MSK_DMACW5_MAP                                             0x00F00000
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA_SHFT_DMACW5_MAP                                             20
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA_RSTV_DMACW5_MAP                                             0x00000000

	/**
	@defgroup       DMACW_MAPPING_0TO7_IFA__DMACW6_MAP DMACW6_MAP
	@ingroup        DMACW_MAPPING_0TO7_IFA
	@param Address  0x0007A580
	@param Mask     0x0F000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA__MSK_DMACW6_MAP                                             0x0F000000
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA_SHFT_DMACW6_MAP                                             24
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA_RSTV_DMACW6_MAP                                             0x00000000

	/**
	@defgroup       DMACW_MAPPING_0TO7_IFA__DMACW7_MAP DMACW7_MAP
	@ingroup        DMACW_MAPPING_0TO7_IFA
	@param Address  0x0007A580
	@param Mask     0xF0000000
	@param Shift    28
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA__MSK_DMACW7_MAP                                             0xF0000000
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA_SHFT_DMACW7_MAP                                             28
#define PNIP_REG_DMACW_MAPPING_0TO7_IFA_RSTV_DMACW7_MAP                                             0x00000000


	/**
	@defgroup       DMACW_MAPPING_8TO15_IFA DMACW_MAPPING_8TO15_IFA
	@ingroup        Register
	@param Address  0x0007A584
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_DMACW_MAPPING_8TO15_IFA                                                            0x0007A584
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA                                                            0x0000063C
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA_RST__VAL                                                   0x00000000

	/**
	@defgroup       DMACW_MAPPING_8TO15_IFA__DMACW8_MAP DMACW8_MAP
	@ingroup        DMACW_MAPPING_8TO15_IFA
	@param Address  0x0007A584
	@param Mask     0x0000000F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA__MSK_DMACW8_MAP                                            0x0000000F
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA_SHFT_DMACW8_MAP                                            0
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA_RSTV_DMACW8_MAP                                            0x00000000

	/**
	@defgroup       DMACW_MAPPING_8TO15_IFA__DMACW9_MAP DMACW9_MAP
	@ingroup        DMACW_MAPPING_8TO15_IFA
	@param Address  0x0007A584
	@param Mask     0x000000F0
	@param Shift    4
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA__MSK_DMACW9_MAP                                            0x000000F0
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA_SHFT_DMACW9_MAP                                            4
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA_RSTV_DMACW9_MAP                                            0x00000000

	/**
	@defgroup       DMACW_MAPPING_8TO15_IFA__DMACW10_MAP DMACW10_MAP
	@ingroup        DMACW_MAPPING_8TO15_IFA
	@param Address  0x0007A584
	@param Mask     0x00000F00
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA__MSK_DMACW10_MAP                                           0x00000F00
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA_SHFT_DMACW10_MAP                                           8
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA_RSTV_DMACW10_MAP                                           0x00000000

	/**
	@defgroup       DMACW_MAPPING_8TO15_IFA__DMACW11_MAP DMACW11_MAP
	@ingroup        DMACW_MAPPING_8TO15_IFA
	@param Address  0x0007A584
	@param Mask     0x0000F000
	@param Shift    12
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA__MSK_DMACW11_MAP                                           0x0000F000
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA_SHFT_DMACW11_MAP                                           12
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA_RSTV_DMACW11_MAP                                           0x00000000

	/**
	@defgroup       DMACW_MAPPING_8TO15_IFA__DMACW12_MAP DMACW12_MAP
	@ingroup        DMACW_MAPPING_8TO15_IFA
	@param Address  0x0007A584
	@param Mask     0x000F0000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA__MSK_DMACW12_MAP                                           0x000F0000
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA_SHFT_DMACW12_MAP                                           16
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA_RSTV_DMACW12_MAP                                           0x00000000

	/**
	@defgroup       DMACW_MAPPING_8TO15_IFA__DMACW13_MAP DMACW13_MAP
	@ingroup        DMACW_MAPPING_8TO15_IFA
	@param Address  0x0007A584
	@param Mask     0x00F00000
	@param Shift    20
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA__MSK_DMACW13_MAP                                           0x00F00000
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA_SHFT_DMACW13_MAP                                           20
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA_RSTV_DMACW13_MAP                                           0x00000000

	/**
	@defgroup       DMACW_MAPPING_8TO15_IFA__DMACW14_MAP DMACW14_MAP
	@ingroup        DMACW_MAPPING_8TO15_IFA
	@param Address  0x0007A584
	@param Mask     0x0F000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA__MSK_DMACW14_MAP                                           0x0F000000
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA_SHFT_DMACW14_MAP                                           24
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA_RSTV_DMACW14_MAP                                           0x00000000

	/**
	@defgroup       DMACW_MAPPING_8TO15_IFA__DMACW15_MAP DMACW15_MAP
	@ingroup        DMACW_MAPPING_8TO15_IFA
	@param Address  0x0007A584
	@param Mask     0xF0000000
	@param Shift    28
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA__MSK_DMACW15_MAP                                           0xF0000000
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA_SHFT_DMACW15_MAP                                           28
#define PNIP_REG_DMACW_MAPPING_8TO15_IFA_RSTV_DMACW15_MAP                                           0x00000000


	/**
	@defgroup       DMACW_TRIGGER_IFA DMACW_TRIGGER_IFA
	@ingroup        Register
	@param Address  0x0007A5C0
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_DMACW_TRIGGER_IFA                                                                  0x0007A5C0
#define PNIP_REG_DMACW_TRIGGER_IFA                                                                  0x00000640
#define PNIP_REG_DMACW_TRIGGER_IFA_RST__VAL                                                         0x00000000

	/**
	@defgroup       DMACW_TRIGGER_IFA__DMACW_TRIGGER DMACW_TRIGGER
	@ingroup        DMACW_TRIGGER_IFA
	@param Address  0x0007A5C0
	@param Mask     0x0FFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_DMACW_TRIGGER_IFA__MSK_DMACW_TRIGGER                                               0x0FFFFFFF
#define PNIP_REG_DMACW_TRIGGER_IFA_SHFT_DMACW_TRIGGER                                               0
#define PNIP_REG_DMACW_TRIGGER_IFA_RSTV_DMACW_TRIGGER                                               0x00000000


	/**
	@defgroup       RCVTABLEBASE_IFA RCVTABLEBASE_IFA
	@ingroup        Register
	@param Address  0x0007B400
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R2_REG_RCVTABLEBASE_IFA                                                                0x0007B400
#define PNIP_R2_REG_RCVTABLEBASE_IFA                                                                0x00000644
#define PNIP_R2_REG_RCVTABLEBASE_IFA_RST__VAL                                                       0x000FFFF8

	/**
	@defgroup       RCVTABLEBASE_IFA__RCVTABLEBASE RCVTABLEBASE
	@ingroup        RCVTABLEBASE_IFA
	@param Address  0x0007B400
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x000FFFF8
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_RCVTABLEBASE_IFA__MSK_RCVTABLEBASE                                              0x001FFFFF
#define PNIP_R2_REG_RCVTABLEBASE_IFA_SHFT_RCVTABLEBASE                                              0
#define PNIP_R2_REG_RCVTABLEBASE_IFA_RSTV_RCVTABLEBASE                                              0x000FFFF8


	/**
	@defgroup       RCVTABLEBASE_IFA RCVTABLEBASE_IFA
	@ingroup        Register
	@param Address  0x0007B400
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R3_REG_RCVTABLEBASE_IFA                                                                0x0007B400
#define PNIP_R3_REG_RCVTABLEBASE_IFA                                                                0x00000644
#define PNIP_R3_REG_RCVTABLEBASE_IFA_RST__VAL                                                       0x000DFFF8

	/**
	@defgroup       RCVTABLEBASE_IFA__RCVTABLEBASE RCVTABLEBASE
	@ingroup        RCVTABLEBASE_IFA
	@param Address  0x0007B400
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x000DFFF8
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_RCVTABLEBASE_IFA__MSK_RCVTABLEBASE                                              0x001FFFFF
#define PNIP_R3_REG_RCVTABLEBASE_IFA_SHFT_RCVTABLEBASE                                              0
#define PNIP_R3_REG_RCVTABLEBASE_IFA_RSTV_RCVTABLEBASE                                              0x000DFFF8


	/**
	@defgroup       RCVENABLED_IFA RCVENABLED_IFA
	@ingroup        Register
	@param Address  0x0007B404
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_RCVENABLED_IFA                                                                     0x0007B404
#define PNIP_REG_RCVENABLED_IFA                                                                     0x00000648
#define PNIP_REG_RCVENABLED_IFA_RST__VAL                                                            0x00000000

	/**
	@defgroup       RCVENABLED_IFA__RCVENABLED_0 RCVENABLED_0
	@ingroup        RCVENABLED_IFA
	@param Address  0x0007B404
	@param Mask     0x00000001
	@param Shift    0
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_0                                                   0x00000001
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_0                                                   0
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_0                                                   0x00000000

	/**
	@defgroup       RCVENABLED_IFA__RCVENABLED_1 RCVENABLED_1
	@ingroup        RCVENABLED_IFA
	@param Address  0x0007B404
	@param Mask     0x00000002
	@param Shift    1
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_1                                                   0x00000002
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_1                                                   1
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_1                                                   0x00000000

	/**
	@defgroup       RCVENABLED_IFA__RCVENABLED_2 RCVENABLED_2
	@ingroup        RCVENABLED_IFA
	@param Address  0x0007B404
	@param Mask     0x00000004
	@param Shift    2
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_2                                                   0x00000004
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_2                                                   2
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_2                                                   0x00000000

	/**
	@defgroup       RCVENABLED_IFA__RCVENABLED_3 RCVENABLED_3
	@ingroup        RCVENABLED_IFA
	@param Address  0x0007B404
	@param Mask     0x00000008
	@param Shift    3
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_3                                                   0x00000008
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_3                                                   3
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_3                                                   0x00000000

	/**
	@defgroup       RCVENABLED_IFA__RCVENABLED_4 RCVENABLED_4
	@ingroup        RCVENABLED_IFA
	@param Address  0x0007B404
	@param Mask     0x00000010
	@param Shift    4
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_4                                                   0x00000010
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_4                                                   4
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_4                                                   0x00000000

	/**
	@defgroup       RCVENABLED_IFA__RCVENABLED_5 RCVENABLED_5
	@ingroup        RCVENABLED_IFA
	@param Address  0x0007B404
	@param Mask     0x00000020
	@param Shift    5
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_5                                                   0x00000020
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_5                                                   5
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_5                                                   0x00000000

	/**
	@defgroup       RCVENABLED_IFA__RCVENABLED_6 RCVENABLED_6
	@ingroup        RCVENABLED_IFA
	@param Address  0x0007B404
	@param Mask     0x00000040
	@param Shift    6
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_6                                                   0x00000040
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_6                                                   6
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_6                                                   0x00000000

	/**
	@defgroup       RCVENABLED_IFA__RCVENABLED_7 RCVENABLED_7
	@ingroup        RCVENABLED_IFA
	@param Address  0x0007B404
	@param Mask     0x00000080
	@param Shift    7
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_7                                                   0x00000080
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_7                                                   7
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_7                                                   0x00000000

	/**
	@defgroup       RCVENABLED_IFA__RCVENABLED_8 RCVENABLED_8
	@ingroup        RCVENABLED_IFA
	@param Address  0x0007B404
	@param Mask     0x00000100
	@param Shift    8
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_8                                                   0x00000100
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_8                                                   8
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_8                                                   0x00000000

	/**
	@defgroup       RCVENABLED_IFA__RCVENABLED_9 RCVENABLED_9
	@ingroup        RCVENABLED_IFA
	@param Address  0x0007B404
	@param Mask     0x00000200
	@param Shift    9
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_9                                                   0x00000200
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_9                                                   9
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_9                                                   0x00000000

	/**
	@defgroup       RCVENABLED_IFA__RCVENABLED_10 RCVENABLED_10
	@ingroup        RCVENABLED_IFA
	@param Address  0x0007B404
	@param Mask     0x00000400
	@param Shift    10
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_10                                                  0x00000400
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_10                                                  10
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_10                                                  0x00000000

	/**
	@defgroup       RCVENABLED_IFA__RCVENABLED_11 RCVENABLED_11
	@ingroup        RCVENABLED_IFA
	@param Address  0x0007B404
	@param Mask     0x00000800
	@param Shift    11
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_11                                                  0x00000800
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_11                                                  11
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_11                                                  0x00000000

	/**
	@defgroup       RCVENABLED_IFA__RCVENABLED_12 RCVENABLED_12
	@ingroup        RCVENABLED_IFA
	@param Address  0x0007B404
	@param Mask     0x00001000
	@param Shift    12
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_12                                                  0x00001000
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_12                                                  12
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_12                                                  0x00000000

	/**
	@defgroup       RCVENABLED_IFA__RCVENABLED_13 RCVENABLED_13
	@ingroup        RCVENABLED_IFA
	@param Address  0x0007B404
	@param Mask     0x00002000
	@param Shift    13
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_13                                                  0x00002000
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_13                                                  13
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_13                                                  0x00000000

	/**
	@defgroup       RCVENABLED_IFA__RCVENABLED_14 RCVENABLED_14
	@ingroup        RCVENABLED_IFA
	@param Address  0x0007B404
	@param Mask     0x00004000
	@param Shift    14
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_14                                                  0x00004000
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_14                                                  14
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_14                                                  0x00000000

	/**
	@defgroup       RCVENABLED_IFA__RCVENABLED_15 RCVENABLED_15
	@ingroup        RCVENABLED_IFA
	@param Address  0x0007B404
	@param Mask     0x00008000
	@param Shift    15
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_15                                                  0x00008000
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_15                                                  15
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_15                                                  0x00000000

	/**
	@defgroup       RCVENABLED_IFA__RCVENABLED_16 RCVENABLED_16
	@ingroup        RCVENABLED_IFA
	@param Address  0x0007B404
	@param Mask     0x00010000
	@param Shift    16
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_16                                                  0x00010000
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_16                                                  16
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_16                                                  0x00000000

	/**
	@defgroup       RCVENABLED_IFA__RCVENABLED_17 RCVENABLED_17
	@ingroup        RCVENABLED_IFA
	@param Address  0x0007B404
	@param Mask     0x00020000
	@param Shift    17
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_17                                                  0x00020000
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_17                                                  17
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_17                                                  0x00000000

	/**
	@defgroup       RCVENABLED_IFA__RCVENABLED_18 RCVENABLED_18
	@ingroup        RCVENABLED_IFA
	@param Address  0x0007B404
	@param Mask     0x00040000
	@param Shift    18
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_18                                                  0x00040000
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_18                                                  18
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_18                                                  0x00000000

	/**
	@defgroup       RCVENABLED_IFA__RCVENABLED_19 RCVENABLED_19
	@ingroup        RCVENABLED_IFA
	@param Address  0x0007B404
	@param Mask     0x00080000
	@param Shift    19
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_19                                                  0x00080000
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_19                                                  19
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_19                                                  0x00000000

	/**
	@defgroup       RCVENABLED_IFA__RCVENABLED_20 RCVENABLED_20
	@ingroup        RCVENABLED_IFA
	@param Address  0x0007B404
	@param Mask     0x00100000
	@param Shift    20
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_20                                                  0x00100000
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_20                                                  20
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_20                                                  0x00000000

	/**
	@defgroup       RCVENABLED_IFA__RCVENABLED_21 RCVENABLED_21
	@ingroup        RCVENABLED_IFA
	@param Address  0x0007B404
	@param Mask     0x00200000
	@param Shift    21
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_21                                                  0x00200000
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_21                                                  21
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_21                                                  0x00000000

	/**
	@defgroup       RCVENABLED_IFA__RCVENABLED_22 RCVENABLED_22
	@ingroup        RCVENABLED_IFA
	@param Address  0x0007B404
	@param Mask     0x00400000
	@param Shift    22
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_22                                                  0x00400000
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_22                                                  22
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_22                                                  0x00000000

	/**
	@defgroup       RCVENABLED_IFA__RCVENABLED_23 RCVENABLED_23
	@ingroup        RCVENABLED_IFA
	@param Address  0x0007B404
	@param Mask     0x00800000
	@param Shift    23
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_23                                                  0x00800000
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_23                                                  23
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_23                                                  0x00000000

	/**
	@defgroup       RCVENABLED_IFA__RCVENABLED_24 RCVENABLED_24
	@ingroup        RCVENABLED_IFA
	@param Address  0x0007B404
	@param Mask     0x01000000
	@param Shift    24
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_24                                                  0x01000000
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_24                                                  24
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_24                                                  0x00000000

	/**
	@defgroup       RCVENABLED_IFA__RCVENABLED_25 RCVENABLED_25
	@ingroup        RCVENABLED_IFA
	@param Address  0x0007B404
	@param Mask     0x02000000
	@param Shift    25
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_25                                                  0x02000000
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_25                                                  25
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_25                                                  0x00000000

	/**
	@defgroup       RCVENABLED_IFA__RCVENABLED_26 RCVENABLED_26
	@ingroup        RCVENABLED_IFA
	@param Address  0x0007B404
	@param Mask     0x04000000
	@param Shift    26
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_26                                                  0x04000000
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_26                                                  26
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_26                                                  0x00000000

	/**
	@defgroup       RCVENABLED_IFA__RCVENABLED_27 RCVENABLED_27
	@ingroup        RCVENABLED_IFA
	@param Address  0x0007B404
	@param Mask     0x08000000
	@param Shift    27
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_27                                                  0x08000000
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_27                                                  27
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_27                                                  0x00000000

	/**
	@defgroup       RCVENABLED_IFA__RCVENABLED_28 RCVENABLED_28
	@ingroup        RCVENABLED_IFA
	@param Address  0x0007B404
	@param Mask     0x10000000
	@param Shift    28
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_28                                                  0x10000000
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_28                                                  28
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_28                                                  0x00000000

	/**
	@defgroup       RCVENABLED_IFA__RCVENABLED_29 RCVENABLED_29
	@ingroup        RCVENABLED_IFA
	@param Address  0x0007B404
	@param Mask     0x20000000
	@param Shift    29
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_29                                                  0x20000000
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_29                                                  29
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_29                                                  0x00000000

	/**
	@defgroup       RCVENABLED_IFA__RCVENABLED_30 RCVENABLED_30
	@ingroup        RCVENABLED_IFA
	@param Address  0x0007B404
	@param Mask     0x40000000
	@param Shift    30
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_30                                                  0x40000000
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_30                                                  30
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_30                                                  0x00000000

	/**
	@defgroup       RCVENABLED_IFA__RCVENABLED_31 RCVENABLED_31
	@ingroup        RCVENABLED_IFA
	@param Address  0x0007B404
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVENABLED_IFA__MSK_RCVENABLED_31                                                  0x80000000
#define PNIP_REG_RCVENABLED_IFA_SHFT_RCVENABLED_31                                                  31
#define PNIP_REG_RCVENABLED_IFA_RSTV_RCVENABLED_31                                                  0x00000000


	/**
	@defgroup       RCVEVENT_IFA RCVEVENT_IFA
	@ingroup        Register
	@param Address  0x0007B408
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_RCVEVENT_IFA                                                                       0x0007B408
#define PNIP_REG_RCVEVENT_IFA                                                                       0x0000064C
#define PNIP_REG_RCVEVENT_IFA_RST__VAL                                                              0x00000000

	/**
	@defgroup       RCVEVENT_IFA__RCVEVENT RCVEVENT
	@ingroup        RCVEVENT_IFA
	@param Address  0x0007B408
	@param Mask     0x0000000F
	@param Shift    0
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVEVENT_IFA__MSK_RCVEVENT                                                         0x0000000F
#define PNIP_REG_RCVEVENT_IFA_SHFT_RCVEVENT                                                         0
#define PNIP_REG_RCVEVENT_IFA_RSTV_RCVEVENT                                                         0x00000000


	/**
	@defgroup       RCVSTATUS_IFA RCVSTATUS_IFA
	@ingroup        Register
	@param Address  0x0007B40C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_RCVSTATUS_IFA                                                                      0x0007B40C
#define PNIP_REG_RCVSTATUS_IFA                                                                      0x00000650
#define PNIP_REG_RCVSTATUS_IFA_RST__VAL                                                             0x00000000

	/**
	@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_0 RECEIVESTATUS_0
	@ingroup        RCVSTATUS_IFA
	@param Address  0x0007B40C
	@param Mask     0x00000001
	@param Shift    0
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_0                                                 0x00000001
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_0                                                 0
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_0                                                 0x00000000

	/**
	@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_1 RECEIVESTATUS_1
	@ingroup        RCVSTATUS_IFA
	@param Address  0x0007B40C
	@param Mask     0x00000002
	@param Shift    1
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_1                                                 0x00000002
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_1                                                 1
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_1                                                 0x00000000

	/**
	@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_2 RECEIVESTATUS_2
	@ingroup        RCVSTATUS_IFA
	@param Address  0x0007B40C
	@param Mask     0x00000004
	@param Shift    2
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_2                                                 0x00000004
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_2                                                 2
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_2                                                 0x00000000

	/**
	@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_3 RECEIVESTATUS_3
	@ingroup        RCVSTATUS_IFA
	@param Address  0x0007B40C
	@param Mask     0x00000008
	@param Shift    3
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_3                                                 0x00000008
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_3                                                 3
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_3                                                 0x00000000

	/**
	@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_4 RECEIVESTATUS_4
	@ingroup        RCVSTATUS_IFA
	@param Address  0x0007B40C
	@param Mask     0x00000010
	@param Shift    4
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_4                                                 0x00000010
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_4                                                 4
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_4                                                 0x00000000

	/**
	@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_5 RECEIVESTATUS_5
	@ingroup        RCVSTATUS_IFA
	@param Address  0x0007B40C
	@param Mask     0x00000020
	@param Shift    5
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_5                                                 0x00000020
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_5                                                 5
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_5                                                 0x00000000

	/**
	@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_6 RECEIVESTATUS_6
	@ingroup        RCVSTATUS_IFA
	@param Address  0x0007B40C
	@param Mask     0x00000040
	@param Shift    6
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_6                                                 0x00000040
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_6                                                 6
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_6                                                 0x00000000

	/**
	@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_7 RECEIVESTATUS_7
	@ingroup        RCVSTATUS_IFA
	@param Address  0x0007B40C
	@param Mask     0x00000080
	@param Shift    7
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_7                                                 0x00000080
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_7                                                 7
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_7                                                 0x00000000

	/**
	@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_8 RECEIVESTATUS_8
	@ingroup        RCVSTATUS_IFA
	@param Address  0x0007B40C
	@param Mask     0x00000100
	@param Shift    8
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_8                                                 0x00000100
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_8                                                 8
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_8                                                 0x00000000

	/**
	@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_9 RECEIVESTATUS_9
	@ingroup        RCVSTATUS_IFA
	@param Address  0x0007B40C
	@param Mask     0x00000200
	@param Shift    9
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_9                                                 0x00000200
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_9                                                 9
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_9                                                 0x00000000

	/**
	@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_10 RECEIVESTATUS_10
	@ingroup        RCVSTATUS_IFA
	@param Address  0x0007B40C
	@param Mask     0x00000400
	@param Shift    10
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_10                                                0x00000400
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_10                                                10
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_10                                                0x00000000

	/**
	@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_11 RECEIVESTATUS_11
	@ingroup        RCVSTATUS_IFA
	@param Address  0x0007B40C
	@param Mask     0x00000800
	@param Shift    11
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_11                                                0x00000800
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_11                                                11
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_11                                                0x00000000

	/**
	@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_12 RECEIVESTATUS_12
	@ingroup        RCVSTATUS_IFA
	@param Address  0x0007B40C
	@param Mask     0x00001000
	@param Shift    12
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_12                                                0x00001000
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_12                                                12
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_12                                                0x00000000

	/**
	@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_13 RECEIVESTATUS_13
	@ingroup        RCVSTATUS_IFA
	@param Address  0x0007B40C
	@param Mask     0x00002000
	@param Shift    13
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_13                                                0x00002000
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_13                                                13
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_13                                                0x00000000

	/**
	@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_14 RECEIVESTATUS_14
	@ingroup        RCVSTATUS_IFA
	@param Address  0x0007B40C
	@param Mask     0x00004000
	@param Shift    14
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_14                                                0x00004000
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_14                                                14
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_14                                                0x00000000

	/**
	@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_15 RECEIVESTATUS_15
	@ingroup        RCVSTATUS_IFA
	@param Address  0x0007B40C
	@param Mask     0x00008000
	@param Shift    15
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_15                                                0x00008000
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_15                                                15
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_15                                                0x00000000

	/**
	@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_16 RECEIVESTATUS_16
	@ingroup        RCVSTATUS_IFA
	@param Address  0x0007B40C
	@param Mask     0x00010000
	@param Shift    16
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_16                                                0x00010000
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_16                                                16
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_16                                                0x00000000

	/**
	@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_17 RECEIVESTATUS_17
	@ingroup        RCVSTATUS_IFA
	@param Address  0x0007B40C
	@param Mask     0x00020000
	@param Shift    17
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_17                                                0x00020000
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_17                                                17
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_17                                                0x00000000

	/**
	@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_18 RECEIVESTATUS_18
	@ingroup        RCVSTATUS_IFA
	@param Address  0x0007B40C
	@param Mask     0x00040000
	@param Shift    18
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_18                                                0x00040000
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_18                                                18
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_18                                                0x00000000

	/**
	@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_19 RECEIVESTATUS_19
	@ingroup        RCVSTATUS_IFA
	@param Address  0x0007B40C
	@param Mask     0x00080000
	@param Shift    19
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_19                                                0x00080000
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_19                                                19
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_19                                                0x00000000

	/**
	@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_20 RECEIVESTATUS_20
	@ingroup        RCVSTATUS_IFA
	@param Address  0x0007B40C
	@param Mask     0x00100000
	@param Shift    20
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_20                                                0x00100000
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_20                                                20
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_20                                                0x00000000

	/**
	@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_21 RECEIVESTATUS_21
	@ingroup        RCVSTATUS_IFA
	@param Address  0x0007B40C
	@param Mask     0x00200000
	@param Shift    21
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_21                                                0x00200000
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_21                                                21
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_21                                                0x00000000

	/**
	@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_22 RECEIVESTATUS_22
	@ingroup        RCVSTATUS_IFA
	@param Address  0x0007B40C
	@param Mask     0x00400000
	@param Shift    22
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_22                                                0x00400000
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_22                                                22
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_22                                                0x00000000

	/**
	@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_23 RECEIVESTATUS_23
	@ingroup        RCVSTATUS_IFA
	@param Address  0x0007B40C
	@param Mask     0x00800000
	@param Shift    23
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_23                                                0x00800000
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_23                                                23
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_23                                                0x00000000

	/**
	@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_24 RECEIVESTATUS_24
	@ingroup        RCVSTATUS_IFA
	@param Address  0x0007B40C
	@param Mask     0x01000000
	@param Shift    24
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_24                                                0x01000000
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_24                                                24
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_24                                                0x00000000

	/**
	@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_25 RECEIVESTATUS_25
	@ingroup        RCVSTATUS_IFA
	@param Address  0x0007B40C
	@param Mask     0x02000000
	@param Shift    25
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_25                                                0x02000000
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_25                                                25
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_25                                                0x00000000

	/**
	@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_26 RECEIVESTATUS_26
	@ingroup        RCVSTATUS_IFA
	@param Address  0x0007B40C
	@param Mask     0x04000000
	@param Shift    26
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_26                                                0x04000000
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_26                                                26
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_26                                                0x00000000

	/**
	@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_27 RECEIVESTATUS_27
	@ingroup        RCVSTATUS_IFA
	@param Address  0x0007B40C
	@param Mask     0x08000000
	@param Shift    27
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_27                                                0x08000000
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_27                                                27
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_27                                                0x00000000

	/**
	@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_28 RECEIVESTATUS_28
	@ingroup        RCVSTATUS_IFA
	@param Address  0x0007B40C
	@param Mask     0x10000000
	@param Shift    28
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_28                                                0x10000000
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_28                                                28
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_28                                                0x00000000

	/**
	@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_29 RECEIVESTATUS_29
	@ingroup        RCVSTATUS_IFA
	@param Address  0x0007B40C
	@param Mask     0x20000000
	@param Shift    29
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_29                                                0x20000000
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_29                                                29
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_29                                                0x00000000

	/**
	@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_30 RECEIVESTATUS_30
	@ingroup        RCVSTATUS_IFA
	@param Address  0x0007B40C
	@param Mask     0x40000000
	@param Shift    30
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_30                                                0x40000000
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_30                                                30
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_30                                                0x00000000

	/**
	@defgroup       RCVSTATUS_IFA__RECEIVESTATUS_31 RECEIVESTATUS_31
	@ingroup        RCVSTATUS_IFA
	@param Address  0x0007B40C
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVSTATUS_IFA__MSK_RECEIVESTATUS_31                                                0x80000000
#define PNIP_REG_RCVSTATUS_IFA_SHFT_RECEIVESTATUS_31                                                31
#define PNIP_REG_RCVSTATUS_IFA_RSTV_RECEIVESTATUS_31                                                0x00000000


	/**
	@defgroup       RCVERREVENT_IFA RCVERREVENT_IFA
	@ingroup        Register
	@param Address  0x0007B410
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_RCVERREVENT_IFA                                                                    0x0007B410
#define PNIP_REG_RCVERREVENT_IFA                                                                    0x00000654
#define PNIP_REG_RCVERREVENT_IFA_RST__VAL                                                           0x00000000

	/**
	@defgroup       RCVERREVENT_IFA__ERROREVENT ERROREVENT
	@ingroup        RCVERREVENT_IFA
	@param Address  0x0007B410
	@param Mask     0x0000000F
	@param Shift    0
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVERREVENT_IFA__MSK_ERROREVENT                                                    0x0000000F
#define PNIP_REG_RCVERREVENT_IFA_SHFT_ERROREVENT                                                    0
#define PNIP_REG_RCVERREVENT_IFA_RSTV_ERROREVENT                                                    0x00000000


	/**
	@defgroup       RCVERRSTATUS_IFA RCVERRSTATUS_IFA
	@ingroup        Register
	@param Address  0x0007B414
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_RCVERRSTATUS_IFA                                                                   0x0007B414
#define PNIP_REG_RCVERRSTATUS_IFA                                                                   0x00000658
#define PNIP_REG_RCVERRSTATUS_IFA_RST__VAL                                                          0x00000000

	/**
	@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_0 RCVERRSTATUS_0
	@ingroup        RCVERRSTATUS_IFA
	@param Address  0x0007B414
	@param Mask     0x00000001
	@param Shift    0
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_0                                               0x00000001
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_0                                               0
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_0                                               0x00000000

	/**
	@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_1 RCVERRSTATUS_1
	@ingroup        RCVERRSTATUS_IFA
	@param Address  0x0007B414
	@param Mask     0x00000002
	@param Shift    1
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_1                                               0x00000002
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_1                                               1
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_1                                               0x00000000

	/**
	@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_2 RCVERRSTATUS_2
	@ingroup        RCVERRSTATUS_IFA
	@param Address  0x0007B414
	@param Mask     0x00000004
	@param Shift    2
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_2                                               0x00000004
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_2                                               2
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_2                                               0x00000000

	/**
	@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_3 RCVERRSTATUS_3
	@ingroup        RCVERRSTATUS_IFA
	@param Address  0x0007B414
	@param Mask     0x00000008
	@param Shift    3
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_3                                               0x00000008
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_3                                               3
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_3                                               0x00000000

	/**
	@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_4 RCVERRSTATUS_4
	@ingroup        RCVERRSTATUS_IFA
	@param Address  0x0007B414
	@param Mask     0x00000010
	@param Shift    4
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_4                                               0x00000010
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_4                                               4
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_4                                               0x00000000

	/**
	@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_5 RCVERRSTATUS_5
	@ingroup        RCVERRSTATUS_IFA
	@param Address  0x0007B414
	@param Mask     0x00000020
	@param Shift    5
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_5                                               0x00000020
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_5                                               5
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_5                                               0x00000000

	/**
	@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_6 RCVERRSTATUS_6
	@ingroup        RCVERRSTATUS_IFA
	@param Address  0x0007B414
	@param Mask     0x00000040
	@param Shift    6
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_6                                               0x00000040
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_6                                               6
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_6                                               0x00000000

	/**
	@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_7 RCVERRSTATUS_7
	@ingroup        RCVERRSTATUS_IFA
	@param Address  0x0007B414
	@param Mask     0x00000080
	@param Shift    7
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_7                                               0x00000080
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_7                                               7
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_7                                               0x00000000

	/**
	@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_8 RCVERRSTATUS_8
	@ingroup        RCVERRSTATUS_IFA
	@param Address  0x0007B414
	@param Mask     0x00000100
	@param Shift    8
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_8                                               0x00000100
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_8                                               8
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_8                                               0x00000000

	/**
	@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_9 RCVERRSTATUS_9
	@ingroup        RCVERRSTATUS_IFA
	@param Address  0x0007B414
	@param Mask     0x00000200
	@param Shift    9
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_9                                               0x00000200
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_9                                               9
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_9                                               0x00000000

	/**
	@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_10 RCVERRSTATUS_10
	@ingroup        RCVERRSTATUS_IFA
	@param Address  0x0007B414
	@param Mask     0x00000400
	@param Shift    10
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_10                                              0x00000400
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_10                                              10
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_10                                              0x00000000

	/**
	@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_11 RCVERRSTATUS_11
	@ingroup        RCVERRSTATUS_IFA
	@param Address  0x0007B414
	@param Mask     0x00000800
	@param Shift    11
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_11                                              0x00000800
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_11                                              11
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_11                                              0x00000000

	/**
	@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_12 RCVERRSTATUS_12
	@ingroup        RCVERRSTATUS_IFA
	@param Address  0x0007B414
	@param Mask     0x00001000
	@param Shift    12
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_12                                              0x00001000
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_12                                              12
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_12                                              0x00000000

	/**
	@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_13 RCVERRSTATUS_13
	@ingroup        RCVERRSTATUS_IFA
	@param Address  0x0007B414
	@param Mask     0x00002000
	@param Shift    13
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_13                                              0x00002000
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_13                                              13
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_13                                              0x00000000

	/**
	@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_14 RCVERRSTATUS_14
	@ingroup        RCVERRSTATUS_IFA
	@param Address  0x0007B414
	@param Mask     0x00004000
	@param Shift    14
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_14                                              0x00004000
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_14                                              14
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_14                                              0x00000000

	/**
	@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_15 RCVERRSTATUS_15
	@ingroup        RCVERRSTATUS_IFA
	@param Address  0x0007B414
	@param Mask     0x00008000
	@param Shift    15
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_15                                              0x00008000
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_15                                              15
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_15                                              0x00000000

	/**
	@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_16 RCVERRSTATUS_16
	@ingroup        RCVERRSTATUS_IFA
	@param Address  0x0007B414
	@param Mask     0x00010000
	@param Shift    16
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_16                                              0x00010000
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_16                                              16
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_16                                              0x00000000

	/**
	@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_17 RCVERRSTATUS_17
	@ingroup        RCVERRSTATUS_IFA
	@param Address  0x0007B414
	@param Mask     0x00020000
	@param Shift    17
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_17                                              0x00020000
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_17                                              17
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_17                                              0x00000000

	/**
	@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_18 RCVERRSTATUS_18
	@ingroup        RCVERRSTATUS_IFA
	@param Address  0x0007B414
	@param Mask     0x00040000
	@param Shift    18
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_18                                              0x00040000
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_18                                              18
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_18                                              0x00000000

	/**
	@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_19 RCVERRSTATUS_19
	@ingroup        RCVERRSTATUS_IFA
	@param Address  0x0007B414
	@param Mask     0x00080000
	@param Shift    19
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_19                                              0x00080000
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_19                                              19
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_19                                              0x00000000

	/**
	@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_20 RCVERRSTATUS_20
	@ingroup        RCVERRSTATUS_IFA
	@param Address  0x0007B414
	@param Mask     0x00100000
	@param Shift    20
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_20                                              0x00100000
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_20                                              20
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_20                                              0x00000000

	/**
	@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_21 RCVERRSTATUS_21
	@ingroup        RCVERRSTATUS_IFA
	@param Address  0x0007B414
	@param Mask     0x00200000
	@param Shift    21
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_21                                              0x00200000
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_21                                              21
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_21                                              0x00000000

	/**
	@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_22 RCVERRSTATUS_22
	@ingroup        RCVERRSTATUS_IFA
	@param Address  0x0007B414
	@param Mask     0x00400000
	@param Shift    22
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_22                                              0x00400000
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_22                                              22
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_22                                              0x00000000

	/**
	@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_23 RCVERRSTATUS_23
	@ingroup        RCVERRSTATUS_IFA
	@param Address  0x0007B414
	@param Mask     0x00800000
	@param Shift    23
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_23                                              0x00800000
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_23                                              23
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_23                                              0x00000000

	/**
	@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_24 RCVERRSTATUS_24
	@ingroup        RCVERRSTATUS_IFA
	@param Address  0x0007B414
	@param Mask     0x01000000
	@param Shift    24
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_24                                              0x01000000
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_24                                              24
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_24                                              0x00000000

	/**
	@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_25 RCVERRSTATUS_25
	@ingroup        RCVERRSTATUS_IFA
	@param Address  0x0007B414
	@param Mask     0x02000000
	@param Shift    25
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_25                                              0x02000000
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_25                                              25
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_25                                              0x00000000

	/**
	@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_26 RCVERRSTATUS_26
	@ingroup        RCVERRSTATUS_IFA
	@param Address  0x0007B414
	@param Mask     0x04000000
	@param Shift    26
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_26                                              0x04000000
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_26                                              26
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_26                                              0x00000000

	/**
	@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_27 RCVERRSTATUS_27
	@ingroup        RCVERRSTATUS_IFA
	@param Address  0x0007B414
	@param Mask     0x08000000
	@param Shift    27
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_27                                              0x08000000
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_27                                              27
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_27                                              0x00000000

	/**
	@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_28 RCVERRSTATUS_28
	@ingroup        RCVERRSTATUS_IFA
	@param Address  0x0007B414
	@param Mask     0x10000000
	@param Shift    28
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_28                                              0x10000000
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_28                                              28
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_28                                              0x00000000

	/**
	@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_29 RCVERRSTATUS_29
	@ingroup        RCVERRSTATUS_IFA
	@param Address  0x0007B414
	@param Mask     0x20000000
	@param Shift    29
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_29                                              0x20000000
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_29                                              29
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_29                                              0x00000000

	/**
	@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_30 RCVERRSTATUS_30
	@ingroup        RCVERRSTATUS_IFA
	@param Address  0x0007B414
	@param Mask     0x40000000
	@param Shift    30
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_30                                              0x40000000
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_30                                              30
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_30                                              0x00000000

	/**
	@defgroup       RCVERRSTATUS_IFA__RCVERRSTATUS_31 RCVERRSTATUS_31
	@ingroup        RCVERRSTATUS_IFA
	@param Address  0x0007B414
	@param Mask     0x80000000
	@param Shift    31
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_RCVERRSTATUS_IFA__MSK_RCVERRSTATUS_31                                              0x80000000
#define PNIP_REG_RCVERRSTATUS_IFA_SHFT_RCVERRSTATUS_31                                              31
#define PNIP_REG_RCVERRSTATUS_IFA_RSTV_RCVERRSTATUS_31                                              0x00000000


	/**
	@defgroup       PPMCOMMAND_IF_CONTROL PPMCOMMAND_IF_CONTROL
	@ingroup        Register
	@param Address  0x0007C000
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R2_REG_PPMCOMMAND_IF_CONTROL                                                           0x0007C000
#define PNIP_R2_REG_PPMCOMMAND_IF_CONTROL                                                           0x0000065C
#define PNIP_R2_REG_PPMCOMMAND_IF_CONTROL_RST__VAL                                                  0x00000000

	/**
	@defgroup       PPMCOMMAND_IF_CONTROL__F_CODE F_CODE
	@ingroup        PPMCOMMAND_IF_CONTROL
	@param Address  0x0007C000
	@param Mask     0x00000007
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_PPMCOMMAND_IF_CONTROL__MSK_F_CODE                                               0x00000007
#define PNIP_R2_REG_PPMCOMMAND_IF_CONTROL_SHFT_F_CODE                                               0
#define PNIP_R2_REG_PPMCOMMAND_IF_CONTROL_RSTV_F_CODE                                               0x00000000

	/**
	@defgroup       PPMCOMMAND_IF_CONTROL__IF_SELECT IF_SELECT
	@ingroup        PPMCOMMAND_IF_CONTROL
	@param Address  0x0007C000
	@param Mask     0x00000008
	@param Shift    3
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_PPMCOMMAND_IF_CONTROL__MSK_IF_SELECT                                            0x00000008
#define PNIP_R2_REG_PPMCOMMAND_IF_CONTROL_SHFT_IF_SELECT                                            3
#define PNIP_R2_REG_PPMCOMMAND_IF_CONTROL_RSTV_IF_SELECT                                            0x00000000

	/**
	@defgroup       PPMCOMMAND_IF_CONTROL__CONFREQUEST CONFREQUEST
	@ingroup        PPMCOMMAND_IF_CONTROL
	@param Address  0x0007C000
	@param Mask     0x00000010
	@param Shift    4
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_PPMCOMMAND_IF_CONTROL__MSK_CONFREQUEST                                          0x00000010
#define PNIP_R2_REG_PPMCOMMAND_IF_CONTROL_SHFT_CONFREQUEST                                          4
#define PNIP_R2_REG_PPMCOMMAND_IF_CONTROL_RSTV_CONFREQUEST                                          0x00000000

	/**
	@defgroup       PPMCOMMAND_IF_CONTROL__USER_ID USER_ID
	@ingroup        PPMCOMMAND_IF_CONTROL
	@param Address  0x0007C000
	@param Mask     0x000000E0
	@param Shift    5
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_PPMCOMMAND_IF_CONTROL__MSK_USER_ID                                              0x000000E0
#define PNIP_R2_REG_PPMCOMMAND_IF_CONTROL_SHFT_USER_ID                                              5
#define PNIP_R2_REG_PPMCOMMAND_IF_CONTROL_RSTV_USER_ID                                              0x00000000

	/**
	@defgroup       PPMCOMMAND_IF_CONTROL__COMMANDVALUE COMMANDVALUE
	@ingroup        PPMCOMMAND_IF_CONTROL
	@param Address  0x0007C000
	@param Mask     0xFFFFFF00
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_PPMCOMMAND_IF_CONTROL__MSK_COMMANDVALUE                                         0xFFFFFF00
#define PNIP_R2_REG_PPMCOMMAND_IF_CONTROL_SHFT_COMMANDVALUE                                         8
#define PNIP_R2_REG_PPMCOMMAND_IF_CONTROL_RSTV_COMMANDVALUE                                         0x00000000


	/**
	@defgroup       PPMCOMMAND_IF_CONTROL PPMCOMMAND_IF_CONTROL
	@ingroup        Register
	@param Address  0x0007C000
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R3_REG_PPMCOMMAND_IF_CONTROL                                                           0x0007C000
#define PNIP_R3_REG_PPMCOMMAND_IF_CONTROL                                                           0x0000065C
#define PNIP_R3_REG_PPMCOMMAND_IF_CONTROL_RST__VAL                                                  0x00000000

	/**
	@defgroup       PPMCOMMAND_IF_CONTROL__F_CODE F_CODE
	@ingroup        PPMCOMMAND_IF_CONTROL
	@param Address  0x0007C000
	@param Mask     0x00000007
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_PPMCOMMAND_IF_CONTROL__MSK_F_CODE                                               0x00000007
#define PNIP_R3_REG_PPMCOMMAND_IF_CONTROL_SHFT_F_CODE                                               0
#define PNIP_R3_REG_PPMCOMMAND_IF_CONTROL_RSTV_F_CODE                                               0x00000000

	/**
	@defgroup       PPMCOMMAND_IF_CONTROL__IF_SELECT IF_SELECT
	@ingroup        PPMCOMMAND_IF_CONTROL
	@param Address  0x0007C000
	@param Mask     0x00000008
	@param Shift    3
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_PPMCOMMAND_IF_CONTROL__MSK_IF_SELECT                                            0x00000008
#define PNIP_R3_REG_PPMCOMMAND_IF_CONTROL_SHFT_IF_SELECT                                            3
#define PNIP_R3_REG_PPMCOMMAND_IF_CONTROL_RSTV_IF_SELECT                                            0x00000000

	/**
	@defgroup       PPMCOMMAND_IF_CONTROL__CONFREQUEST CONFREQUEST
	@ingroup        PPMCOMMAND_IF_CONTROL
	@param Address  0x0007C000
	@param Mask     0x00000010
	@param Shift    4
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_PPMCOMMAND_IF_CONTROL__MSK_CONFREQUEST                                          0x00000010
#define PNIP_R3_REG_PPMCOMMAND_IF_CONTROL_SHFT_CONFREQUEST                                          4
#define PNIP_R3_REG_PPMCOMMAND_IF_CONTROL_RSTV_CONFREQUEST                                          0x00000000

	/**
	@defgroup       PPMCOMMAND_IF_CONTROL__USER_ID USER_ID
	@ingroup        PPMCOMMAND_IF_CONTROL
	@param Address  0x0007C000
	@param Mask     0x000000E0
	@param Shift    5
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_PPMCOMMAND_IF_CONTROL__MSK_USER_ID                                              0x000000E0
#define PNIP_R3_REG_PPMCOMMAND_IF_CONTROL_SHFT_USER_ID                                              5
#define PNIP_R3_REG_PPMCOMMAND_IF_CONTROL_RSTV_USER_ID                                              0x00000000

	/**
	@defgroup       PPMCOMMAND_IF_CONTROL__COMMANDVALUE COMMANDVALUE
	@ingroup        PPMCOMMAND_IF_CONTROL
	@param Address  0x0007C000
	@param Mask     0xFFFFFF00
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_PPMCOMMAND_IF_CONTROL__MSK_COMMANDVALUE                                         0xFFFFFF00
#define PNIP_R3_REG_PPMCOMMAND_IF_CONTROL_SHFT_COMMANDVALUE                                         8
#define PNIP_R3_REG_PPMCOMMAND_IF_CONTROL_RSTV_COMMANDVALUE                                         0x00000000


	/**
	@defgroup       PPMERRSTATUS PPMERRSTATUS
	@ingroup        Register
	@param Address  0x0007C008
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,wt
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R2_REG_PPMERRSTATUS                                                                    0x0007C008
#define PNIP_R2_REG_PPMERRSTATUS                                                                    0x00000660
#define PNIP_R2_REG_PPMERRSTATUS_RST__VAL                                                           0x00000000

	/**
	@defgroup       PPMERRSTATUS__INT_PPM_DMA_ERR_G1 INT_PPM_DMA_ERR_G1
	@ingroup        PPMERRSTATUS
	@param Address  0x0007C008
	@param Mask     0x00000001
	@param Shift    0
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_PPMERRSTATUS__MSK_INT_PPM_DMA_ERR_G1                                            0x00000001
#define PNIP_R2_REG_PPMERRSTATUS_SHFT_INT_PPM_DMA_ERR_G1                                            0
#define PNIP_R2_REG_PPMERRSTATUS_RSTV_INT_PPM_DMA_ERR_G1                                            0x00000000

	/**
	@defgroup       PPMERRSTATUS__INT_PPM_DMA_ERR_G2 INT_PPM_DMA_ERR_G2
	@ingroup        PPMERRSTATUS
	@param Address  0x0007C008
	@param Mask     0x00000002
	@param Shift    1
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_PPMERRSTATUS__MSK_INT_PPM_DMA_ERR_G2                                            0x00000002
#define PNIP_R2_REG_PPMERRSTATUS_SHFT_INT_PPM_DMA_ERR_G2                                            1
#define PNIP_R2_REG_PPMERRSTATUS_RSTV_INT_PPM_DMA_ERR_G2                                            0x00000000

	/**
	@defgroup       PPMERRSTATUS__INT_PPM_ERR INT_PPM_ERR
	@ingroup        PPMERRSTATUS
	@param Address  0x0007C008
	@param Mask     0x000F0000
	@param Shift    16
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_PPMERRSTATUS__MSK_INT_PPM_ERR                                                   0x000F0000
#define PNIP_R2_REG_PPMERRSTATUS_SHFT_INT_PPM_ERR                                                   16
#define PNIP_R2_REG_PPMERRSTATUS_RSTV_INT_PPM_ERR                                                   0x00000000

	/**
	@defgroup       PPMERRSTATUS__PPM_ERR_INTERFACE PPM_ERR_INTERFACE
	@ingroup        PPMERRSTATUS
	@param Address  0x0007C008
	@param Mask     0x00100000
	@param Shift    20
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_PPMERRSTATUS__MSK_PPM_ERR_INTERFACE                                             0x00100000
#define PNIP_R2_REG_PPMERRSTATUS_SHFT_PPM_ERR_INTERFACE                                             20
#define PNIP_R2_REG_PPMERRSTATUS_RSTV_PPM_ERR_INTERFACE                                             0x00000000


	/**
	@defgroup       PPMERRSTATUS PPMERRSTATUS
	@ingroup        Register
	@param Address  0x0007C008
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,wt
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R3_REG_PPMERRSTATUS                                                                    0x0007C008
#define PNIP_R3_REG_PPMERRSTATUS                                                                    0x00000660
#define PNIP_R3_REG_PPMERRSTATUS_RST__VAL                                                           0x00000000

	/**
	@defgroup       PPMERRSTATUS__INT_PPM_LIFETIME_ERR INT_PPM_LIFETIME_ERR
	@ingroup        PPMERRSTATUS
	@param Address  0x0007C008
	@param Mask     0x000000FF
	@param Shift    0
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_PPMERRSTATUS__MSK_INT_PPM_LIFETIME_ERR                                          0x000000FF
#define PNIP_R3_REG_PPMERRSTATUS_SHFT_INT_PPM_LIFETIME_ERR                                          0
#define PNIP_R3_REG_PPMERRSTATUS_RSTV_INT_PPM_LIFETIME_ERR                                          0x00000000

	/**
	@defgroup       PPMERRSTATUS__INT_PPM_NOT_FINISHED INT_PPM_NOT_FINISHED
	@ingroup        PPMERRSTATUS
	@param Address  0x0007C008
	@param Mask     0x00000F00
	@param Shift    8
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_PPMERRSTATUS__MSK_INT_PPM_NOT_FINISHED                                          0x00000F00
#define PNIP_R3_REG_PPMERRSTATUS_SHFT_INT_PPM_NOT_FINISHED                                          8
#define PNIP_R3_REG_PPMERRSTATUS_RSTV_INT_PPM_NOT_FINISHED                                          0x00000000

	/**
	@defgroup       PPMERRSTATUS__INT_PPM_SEQID_ERR INT_PPM_SEQID_ERR
	@ingroup        PPMERRSTATUS
	@param Address  0x0007C008
	@param Mask     0x0000F000
	@param Shift    12
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_PPMERRSTATUS__MSK_INT_PPM_SEQID_ERR                                             0x0000F000
#define PNIP_R3_REG_PPMERRSTATUS_SHFT_INT_PPM_SEQID_ERR                                             12
#define PNIP_R3_REG_PPMERRSTATUS_RSTV_INT_PPM_SEQID_ERR                                             0x00000000

	/**
	@defgroup       PPMERRSTATUS__INT_PPM_ERR INT_PPM_ERR
	@ingroup        PPMERRSTATUS
	@param Address  0x0007C008
	@param Mask     0x000F0000
	@param Shift    16
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_PPMERRSTATUS__MSK_INT_PPM_ERR                                                   0x000F0000
#define PNIP_R3_REG_PPMERRSTATUS_SHFT_INT_PPM_ERR                                                   16
#define PNIP_R3_REG_PPMERRSTATUS_RSTV_INT_PPM_ERR                                                   0x00000000

	/**
	@defgroup       PPMERRSTATUS__PPM_ERR_INTERFACE PPM_ERR_INTERFACE
	@ingroup        PPMERRSTATUS
	@param Address  0x0007C008
	@param Mask     0x00100000
	@param Shift    20
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_PPMERRSTATUS__MSK_PPM_ERR_INTERFACE                                             0x00100000
#define PNIP_R3_REG_PPMERRSTATUS_SHFT_PPM_ERR_INTERFACE                                             20
#define PNIP_R3_REG_PPMERRSTATUS_RSTV_PPM_ERR_INTERFACE                                             0x00000000

	/**
	@defgroup       PPMERRSTATUS__INT_PPM_TXD_UNDERRUN INT_PPM_TXD_UNDERRUN
	@ingroup        PPMERRSTATUS
	@param Address  0x0007C008
	@param Mask     0x01E00000
	@param Shift    21
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_PPMERRSTATUS__MSK_INT_PPM_TXD_UNDERRUN                                          0x01E00000
#define PNIP_R3_REG_PPMERRSTATUS_SHFT_INT_PPM_TXD_UNDERRUN                                          21
#define PNIP_R3_REG_PPMERRSTATUS_RSTV_INT_PPM_TXD_UNDERRUN                                          0x00000000


	/**
	@defgroup       PPMERRADR PPMERRADR
	@ingroup        Register
	@param Address  0x0007C00C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_PPMERRADR                                                                          0x0007C00C
#define PNIP_REG_PPMERRADR                                                                          0x00000664
#define PNIP_REG_PPMERRADR_RST__VAL                                                                 0x00000000

	/**
	@defgroup       PPMERRADR__PPMERRADR PPMERRADR
	@ingroup        PPMERRADR
	@param Address  0x0007C00C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_PPMERRADR__MSK_PPMERRADR                                                           0xFFFFFFFF
#define PNIP_REG_PPMERRADR_SHFT_PPMERRADR                                                           0
#define PNIP_REG_PPMERRADR_RSTV_PPMERRADR                                                           0x00000000


	/**
	@defgroup       PPM_FSO_LEADTIME PPM_FSO_LEADTIME
	@ingroup        Register
	@param Address  0x0007C010
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  <= 2
	@param Type     == FPGA
	@param Port     == -1
	*/
//#define PNIP_R2F0_REG_PPM_FSO_LEADTIME                                                              0x0007C010
#define PNIP_R2F0_REG_PPM_FSO_LEADTIME                                                              0x00000668
#define PNIP_R2F0_REG_PPM_FSO_LEADTIME_RST__VAL                                                     0x00000FA0

	/**
	@defgroup       PPM_FSO_LEADTIME__PPM_FSO_LEADTIME PPM_FSO_LEADTIME
	@ingroup        PPM_FSO_LEADTIME
	@param Address  0x0007C010
	@param Mask     0x00001FF8
	@param Shift    3
	@param Access   r,w
	@param Reset    0x000001F4
	@param Version  <= 2
	@param Type     == FPGA
	@param Port     == -1
	*/
#define PNIP_R2F0_REG_PPM_FSO_LEADTIME__MSK_PPM_FSO_LEADTIME                                        0x00001FF8
#define PNIP_R2F0_REG_PPM_FSO_LEADTIME_SHFT_PPM_FSO_LEADTIME                                        3
#define PNIP_R2F0_REG_PPM_FSO_LEADTIME_RSTV_PPM_FSO_LEADTIME                                        0x000001F4


	/**
	@defgroup       PPM_FSO_LEADTIME PPM_FSO_LEADTIME
	@ingroup        Register
	@param Address  0x0007C010
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  <= 2
	@param Type     == ASIC
	@param Port     == -1
	*/
//#define PNIP_R2A0_REG_PPM_FSO_LEADTIME                                                              0x0007C010
#define PNIP_R2A0_REG_PPM_FSO_LEADTIME                                                              0x00000668
#define PNIP_R2A0_REG_PPM_FSO_LEADTIME_RST__VAL                                                     0x00000000

	/**
	@defgroup       PPM_FSO_LEADTIME__PPM_FSO_LEADTIME PPM_FSO_LEADTIME
	@ingroup        PPM_FSO_LEADTIME
	@param Address  0x0007C010
	@param Mask     0x00001FF8
	@param Shift    3
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == ASIC
	@param Port     == -1
	*/
#define PNIP_R2A0_REG_PPM_FSO_LEADTIME__MSK_PPM_FSO_LEADTIME                                        0x00001FF8
#define PNIP_R2A0_REG_PPM_FSO_LEADTIME_SHFT_PPM_FSO_LEADTIME                                        3
#define PNIP_R2A0_REG_PPM_FSO_LEADTIME_RSTV_PPM_FSO_LEADTIME                                        0x00000000


	/**
	@defgroup       PPMERRADR2 PPMERRADR2
	@ingroup        Register
	@param Address  0x0007C010
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R3_REG_PPMERRADR2                                                                      0x0007C010
#define PNIP_R3_REG_PPMERRADR2                                                                      0x00000668
#define PNIP_R3_REG_PPMERRADR2_RST__VAL                                                             0x00000000

	/**
	@defgroup       PPMERRADR2__PPMERRADR2 PPMERRADR2
	@ingroup        PPMERRADR2
	@param Address  0x0007C010
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_PPMERRADR2__MSK_PPMERRADR2                                                      0xFFFFFFFF
#define PNIP_R3_REG_PPMERRADR2_SHFT_PPMERRADR2                                                      0
#define PNIP_R3_REG_PPMERRADR2_RSTV_PPMERRADR2                                                      0x00000000


	/**
	@defgroup       LOCAL_IP_HEADER LOCAL_IP_HEADER
	@ingroup        Register
	@param Address  0x0007C400
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_LOCAL_IP_HEADER                                                                    0x0007C400
#define PNIP_REG_LOCAL_IP_HEADER                                                                    0x0000066C
#define PNIP_REG_LOCAL_IP_HEADER_RST__VAL                                                           0x00000000

	/**
	@defgroup       LOCAL_IP_HEADER__IP_TTL IP_TTL
	@ingroup        LOCAL_IP_HEADER
	@param Address  0x0007C400
	@param Mask     0x000000FF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_LOCAL_IP_HEADER__MSK_IP_TTL                                                        0x000000FF
#define PNIP_REG_LOCAL_IP_HEADER_SHFT_IP_TTL                                                        0
#define PNIP_REG_LOCAL_IP_HEADER_RSTV_IP_TTL                                                        0x00000000

	/**
	@defgroup       LOCAL_IP_HEADER__IP_DIFFERENCIAL_SERVICES IP_DIFFERENCIAL_SERVICES
	@ingroup        LOCAL_IP_HEADER
	@param Address  0x0007C400
	@param Mask     0x0000FF00
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_LOCAL_IP_HEADER__MSK_IP_DIFFERENCIAL_SERVICES                                      0x0000FF00
#define PNIP_REG_LOCAL_IP_HEADER_SHFT_IP_DIFFERENCIAL_SERVICES                                      8
#define PNIP_REG_LOCAL_IP_HEADER_RSTV_IP_DIFFERENCIAL_SERVICES                                      0x00000000

	/**
	@defgroup       LOCAL_IP_HEADER__IPV6_TRAFFICCLASS IPV6_TRAFFICCLASS
	@ingroup        LOCAL_IP_HEADER
	@param Address  0x0007C400
	@param Mask     0x00FFFFC0
	@param Shift    6
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_LOCAL_IP_HEADER__MSK_IPV6_TRAFFICCLASS                                          0x00FFFFC0
#define PNIP_R3_REG_LOCAL_IP_HEADER_SHFT_IPV6_TRAFFICCLASS                                          6
#define PNIP_R3_REG_LOCAL_IP_HEADER_RSTV_IPV6_TRAFFICCLASS                                          0x00000000

	/**
	@defgroup       LOCAL_IP_HEADER__IPV6_HOPLIMIT IPV6_HOPLIMIT
	@ingroup        LOCAL_IP_HEADER
	@param Address  0x0007C400
	@param Mask     0xFF000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_LOCAL_IP_HEADER__MSK_IPV6_HOPLIMIT                                              0xFF000000
#define PNIP_R3_REG_LOCAL_IP_HEADER_SHFT_IPV6_HOPLIMIT                                              24
#define PNIP_R3_REG_LOCAL_IP_HEADER_RSTV_IPV6_HOPLIMIT                                              0x00000000


	/**
	@defgroup       LOCAL_IP_SA_0 LOCAL_IP_SA_0
	@ingroup        Register
	@param Address  0x0007C404
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_LOCAL_IP_SA_0                                                                      0x0007C404
#define PNIP_REG_LOCAL_IP_SA_0                                                                      0x00000670
#define PNIP_REG_LOCAL_IP_SA_0_RST__VAL                                                             0x00000000

	/**
	@defgroup       LOCAL_IP_SA_0__LOCAL_IP_SA LOCAL_IP_SA
	@ingroup        LOCAL_IP_SA_0
	@param Address  0x0007C404
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_LOCAL_IP_SA_0__MSK_LOCAL_IP_SA                                                     0xFFFFFFFF
#define PNIP_REG_LOCAL_IP_SA_0_SHFT_LOCAL_IP_SA                                                     0
#define PNIP_REG_LOCAL_IP_SA_0_RSTV_LOCAL_IP_SA                                                     0x00000000


	/**
	@defgroup       LOCAL_SPORT_ETYPE_0 LOCAL_SPORT_ETYPE_0
	@ingroup        Register
	@param Address  0x0007C414
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_LOCAL_SPORT_ETYPE_0                                                                0x0007C414
#define PNIP_REG_LOCAL_SPORT_ETYPE_0                                                                0x00000674
#define PNIP_REG_LOCAL_SPORT_ETYPE_0_RST__VAL                                                       0x00000000

	/**
	@defgroup       LOCAL_SPORT_ETYPE_0__LOCAL_SPORT_ETYPE LOCAL_SPORT_ETYPE
	@ingroup        LOCAL_SPORT_ETYPE_0
	@param Address  0x0007C414
	@param Mask     0x0000FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_LOCAL_SPORT_ETYPE_0__MSK_LOCAL_SPORT_ETYPE                                         0x0000FFFF
#define PNIP_REG_LOCAL_SPORT_ETYPE_0_SHFT_LOCAL_SPORT_ETYPE                                         0
#define PNIP_REG_LOCAL_SPORT_ETYPE_0_RSTV_LOCAL_SPORT_ETYPE                                         0x00000000


	/**
	@defgroup       ACW_TBASEPTR_IFA ACW_TBASEPTR_IFA
	@ingroup        Register
	@param Address  0x0007C804
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_ACW_TBASEPTR_IFA                                                                   0x0007C804
#define PNIP_REG_ACW_TBASEPTR_IFA                                                                   0x00000678
#define PNIP_REG_ACW_TBASEPTR_IFA_RST__VAL                                                          0x00080000

	/**
	@defgroup       ACW_TBASEPTR_IFA__ACW_TBASEPTR ACW_TBASEPTR
	@ingroup        ACW_TBASEPTR_IFA
	@param Address  0x0007C804
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00080000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_ACW_TBASEPTR_IFA__MSK_ACW_TBASEPTR                                                 0x001FFFFF
#define PNIP_REG_ACW_TBASEPTR_IFA_SHFT_ACW_TBASEPTR                                                 0
#define PNIP_REG_ACW_TBASEPTR_IFA_RSTV_ACW_TBASEPTR                                                 0x00080000


	/**
	@defgroup       ACW_TREDUCTIONSELECT_IFA ACW_TREDUCTIONSELECT_IFA
	@ingroup        Register
	@param Address  0x0007C808
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_ACW_TREDUCTIONSELECT_IFA                                                           0x0007C808
#define PNIP_REG_ACW_TREDUCTIONSELECT_IFA                                                           0x0000067C
#define PNIP_REG_ACW_TREDUCTIONSELECT_IFA_RST__VAL                                                  0x00000000

	/**
	@defgroup       ACW_TREDUCTIONSELECT_IFA__ACW_TREDUCTIONSELECT ACW_TREDUCTIONSELECT
	@ingroup        ACW_TREDUCTIONSELECT_IFA
	@param Address  0x0007C808
	@param Mask     0x00007FFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_ACW_TREDUCTIONSELECT_IFA__MSK_ACW_TREDUCTIONSELECT                                 0x00007FFF
#define PNIP_REG_ACW_TREDUCTIONSELECT_IFA_SHFT_ACW_TREDUCTIONSELECT                                 0
#define PNIP_REG_ACW_TREDUCTIONSELECT_IFA_RSTV_ACW_TREDUCTIONSELECT                                 0x00000000


	/**
	@defgroup       ACW_T_PO1K_IFA ACW_T_PO1K_IFA
	@ingroup        Register
	@param Address  0x0007C80C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_ACW_T_PO1K_IFA                                                                     0x0007C80C
#define PNIP_REG_ACW_T_PO1K_IFA                                                                     0x00000680
#define PNIP_REG_ACW_T_PO1K_IFA_RST__VAL                                                            0x00000000

	/**
	@defgroup       ACW_T_PO1K_IFA__PHASE_OFFSET PHASE_OFFSET
	@ingroup        ACW_T_PO1K_IFA
	@param Address  0x0007C80C
	@param Mask     0x0000000F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_ACW_T_PO1K_IFA__MSK_PHASE_OFFSET                                                   0x0000000F
#define PNIP_REG_ACW_T_PO1K_IFA_SHFT_PHASE_OFFSET                                                   0
#define PNIP_REG_ACW_T_PO1K_IFA_RSTV_PHASE_OFFSET                                                   0x00000000


	/**
	@defgroup       ACW_T_PO2K_IFA ACW_T_PO2K_IFA
	@ingroup        Register
	@param Address  0x0007C810
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_ACW_T_PO2K_IFA                                                                     0x0007C810
#define PNIP_REG_ACW_T_PO2K_IFA                                                                     0x00000684
#define PNIP_REG_ACW_T_PO2K_IFA_RST__VAL                                                            0x00000000

	/**
	@defgroup       ACW_T_PO2K_IFA__PHASE_OFFSET PHASE_OFFSET
	@ingroup        ACW_T_PO2K_IFA
	@param Address  0x0007C810
	@param Mask     0x0000001F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_ACW_T_PO2K_IFA__MSK_PHASE_OFFSET                                                   0x0000001F
#define PNIP_REG_ACW_T_PO2K_IFA_SHFT_PHASE_OFFSET                                                   0
#define PNIP_REG_ACW_T_PO2K_IFA_RSTV_PHASE_OFFSET                                                   0x00000000


	/**
	@defgroup       ACW_T_PO4K_IFA ACW_T_PO4K_IFA
	@ingroup        Register
	@param Address  0x0007C814
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_ACW_T_PO4K_IFA                                                                     0x0007C814
#define PNIP_REG_ACW_T_PO4K_IFA                                                                     0x00000688
#define PNIP_REG_ACW_T_PO4K_IFA_RST__VAL                                                            0x00000000

	/**
	@defgroup       ACW_T_PO4K_IFA__PHASE_OFFSET PHASE_OFFSET
	@ingroup        ACW_T_PO4K_IFA
	@param Address  0x0007C814
	@param Mask     0x0000003F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_ACW_T_PO4K_IFA__MSK_PHASE_OFFSET                                                   0x0000003F
#define PNIP_REG_ACW_T_PO4K_IFA_SHFT_PHASE_OFFSET                                                   0
#define PNIP_REG_ACW_T_PO4K_IFA_RSTV_PHASE_OFFSET                                                   0x00000000


	/**
	@defgroup       ACW_T_PO8K_IFA ACW_T_PO8K_IFA
	@ingroup        Register
	@param Address  0x0007C818
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_ACW_T_PO8K_IFA                                                                     0x0007C818
#define PNIP_REG_ACW_T_PO8K_IFA                                                                     0x0000068C
#define PNIP_REG_ACW_T_PO8K_IFA_RST__VAL                                                            0x00000000

	/**
	@defgroup       ACW_T_PO8K_IFA__PHASE_OFFSET PHASE_OFFSET
	@ingroup        ACW_T_PO8K_IFA
	@param Address  0x0007C818
	@param Mask     0x0000007F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_ACW_T_PO8K_IFA__MSK_PHASE_OFFSET                                                   0x0000007F
#define PNIP_REG_ACW_T_PO8K_IFA_SHFT_PHASE_OFFSET                                                   0
#define PNIP_REG_ACW_T_PO8K_IFA_RSTV_PHASE_OFFSET                                                   0x00000000


	/**
	@defgroup       ACW_T_PO16K_IFA ACW_T_PO16K_IFA
	@ingroup        Register
	@param Address  0x0007C81C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_ACW_T_PO16K_IFA                                                                    0x0007C81C
#define PNIP_REG_ACW_T_PO16K_IFA                                                                    0x00000690
#define PNIP_REG_ACW_T_PO16K_IFA_RST__VAL                                                           0x00000000

	/**
	@defgroup       ACW_T_PO16K_IFA__PHASE_OFFSET PHASE_OFFSET
	@ingroup        ACW_T_PO16K_IFA
	@param Address  0x0007C81C
	@param Mask     0x000000FF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_ACW_T_PO16K_IFA__MSK_PHASE_OFFSET                                                  0x000000FF
#define PNIP_REG_ACW_T_PO16K_IFA_SHFT_PHASE_OFFSET                                                  0
#define PNIP_REG_ACW_T_PO16K_IFA_RSTV_PHASE_OFFSET                                                  0x00000000


	/**
	@defgroup       ACW_TROGPTR_IFA ACW_TROGPTR_IFA
	@ingroup        Register
	@param Address  0x0007C820
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_ACW_TROGPTR_IFA                                                                    0x0007C820
#define PNIP_REG_ACW_TROGPTR_IFA                                                                    0x00000694
#define PNIP_REG_ACW_TROGPTR_IFA_RST__VAL                                                           0x00080000

	/**
	@defgroup       ACW_TROGPTR_IFA__ACW_TROGPTR ACW_TROGPTR
	@ingroup        ACW_TROGPTR_IFA
	@param Address  0x0007C820
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00080000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_ACW_TROGPTR_IFA__MSK_ACW_TROGPTR                                                   0x001FFFFF
#define PNIP_REG_ACW_TROGPTR_IFA_SHFT_ACW_TROGPTR                                                   0
#define PNIP_REG_ACW_TROGPTR_IFA_RSTV_ACW_TROGPTR                                                   0x00080000


	/**
	@defgroup       PPM_HOL_NOT_EMPTY_IFA PPM_HOL_NOT_EMPTY_IFA
	@ingroup        Register
	@param Address  0x0007C82C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,wt,r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA                                                              0x0007C82C
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA                                                              0x00000698
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_RST__VAL                                                     0x00000000

	/**
	@defgroup       PPM_HOL_NOT_EMPTY_IFA__RESSOURCETYPE_0 RESSOURCETYPE_0
	@ingroup        PPM_HOL_NOT_EMPTY_IFA
	@param Address  0x0007C82C
	@param Mask     0x00000001
	@param Shift    0
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_RESSOURCETYPE_0                                         0x00000001
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_RESSOURCETYPE_0                                         0
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_RESSOURCETYPE_0                                         0x00000000

	/**
	@defgroup       PPM_HOL_NOT_EMPTY_IFA__RESSOURCETYPE_1 RESSOURCETYPE_1
	@ingroup        PPM_HOL_NOT_EMPTY_IFA
	@param Address  0x0007C82C
	@param Mask     0x00000002
	@param Shift    1
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_RESSOURCETYPE_1                                         0x00000002
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_RESSOURCETYPE_1                                         1
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_RESSOURCETYPE_1                                         0x00000000

	/**
	@defgroup       PPM_HOL_NOT_EMPTY_IFA__RESSOURCETYPE_2 RESSOURCETYPE_2
	@ingroup        PPM_HOL_NOT_EMPTY_IFA
	@param Address  0x0007C82C
	@param Mask     0x00000004
	@param Shift    2
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_RESSOURCETYPE_2                                         0x00000004
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_RESSOURCETYPE_2                                         2
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_RESSOURCETYPE_2                                         0x00000000

	/**
	@defgroup       PPM_HOL_NOT_EMPTY_IFA__RESSOURCETYPE_3 RESSOURCETYPE_3
	@ingroup        PPM_HOL_NOT_EMPTY_IFA
	@param Address  0x0007C82C
	@param Mask     0x00000008
	@param Shift    3
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_RESSOURCETYPE_3                                         0x00000008
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_RESSOURCETYPE_3                                         3
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_RESSOURCETYPE_3                                         0x00000000

	/**
	@defgroup       PPM_HOL_NOT_EMPTY_IFA__RESSOURCETYPE_4 RESSOURCETYPE_4
	@ingroup        PPM_HOL_NOT_EMPTY_IFA
	@param Address  0x0007C82C
	@param Mask     0x00000010
	@param Shift    4
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_RESSOURCETYPE_4                                         0x00000010
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_RESSOURCETYPE_4                                         4
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_RESSOURCETYPE_4                                         0x00000000

	/**
	@defgroup       PPM_HOL_NOT_EMPTY_IFA__RESSOURCETYPE_5 RESSOURCETYPE_5
	@ingroup        PPM_HOL_NOT_EMPTY_IFA
	@param Address  0x0007C82C
	@param Mask     0x00000020
	@param Shift    5
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_RESSOURCETYPE_5                                         0x00000020
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_RESSOURCETYPE_5                                         5
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_RESSOURCETYPE_5                                         0x00000000

	/**
	@defgroup       PPM_HOL_NOT_EMPTY_IFA__RESSOURCETYPE_6 RESSOURCETYPE_6
	@ingroup        PPM_HOL_NOT_EMPTY_IFA
	@param Address  0x0007C82C
	@param Mask     0x00000040
	@param Shift    6
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_RESSOURCETYPE_6                                         0x00000040
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_RESSOURCETYPE_6                                         6
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_RESSOURCETYPE_6                                         0x00000000

	/**
	@defgroup       PPM_HOL_NOT_EMPTY_IFA__RESSOURCETYPE_7 RESSOURCETYPE_7
	@ingroup        PPM_HOL_NOT_EMPTY_IFA
	@param Address  0x0007C82C
	@param Mask     0x00000080
	@param Shift    7
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_RESSOURCETYPE_7                                         0x00000080
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_RESSOURCETYPE_7                                         7
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_RESSOURCETYPE_7                                         0x00000000

	/**
	@defgroup       PPM_HOL_NOT_EMPTY_IFA__RESSOURCETYPE_8 RESSOURCETYPE_8
	@ingroup        PPM_HOL_NOT_EMPTY_IFA
	@param Address  0x0007C82C
	@param Mask     0x00000100
	@param Shift    8
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == ASIC
	@param Port     == -1
	*/
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_RESSOURCETYPE_8                                      0x00000100
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_RESSOURCETYPE_8                                      8
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_RESSOURCETYPE_8                                      0x00000000

	/**
	@defgroup       PPM_HOL_NOT_EMPTY_IFA__RESSOURCETYPE_9 RESSOURCETYPE_9
	@ingroup        PPM_HOL_NOT_EMPTY_IFA
	@param Address  0x0007C82C
	@param Mask     0x00000200
	@param Shift    9
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == ASIC
	@param Port     == -1
	*/
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_RESSOURCETYPE_9                                      0x00000200
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_RESSOURCETYPE_9                                      9
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_RESSOURCETYPE_9                                      0x00000000

	/**
	@defgroup       PPM_HOL_NOT_EMPTY_IFA__RESSOURCETYPE_10 RESSOURCETYPE_10
	@ingroup        PPM_HOL_NOT_EMPTY_IFA
	@param Address  0x0007C82C
	@param Mask     0x00000400
	@param Shift    10
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == ASIC
	@param Port     == -1
	*/
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_RESSOURCETYPE_10                                     0x00000400
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_RESSOURCETYPE_10                                     10
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_RESSOURCETYPE_10                                     0x00000000

	/**
	@defgroup       PPM_HOL_NOT_EMPTY_IFA__RESSOURCETYPE_11 RESSOURCETYPE_11
	@ingroup        PPM_HOL_NOT_EMPTY_IFA
	@param Address  0x0007C82C
	@param Mask     0x00000800
	@param Shift    11
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == ASIC
	@param Port     == -1
	*/
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_RESSOURCETYPE_11                                     0x00000800
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_RESSOURCETYPE_11                                     11
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_RESSOURCETYPE_11                                     0x00000000

	/**
	@defgroup       PPM_HOL_NOT_EMPTY_IFA__RESSOURCETYPE_12 RESSOURCETYPE_12
	@ingroup        PPM_HOL_NOT_EMPTY_IFA
	@param Address  0x0007C82C
	@param Mask     0x00001000
	@param Shift    12
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == ASIC
	@param Port     == -1
	*/
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_RESSOURCETYPE_12                                     0x00001000
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_RESSOURCETYPE_12                                     12
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_RESSOURCETYPE_12                                     0x00000000

	/**
	@defgroup       PPM_HOL_NOT_EMPTY_IFA__RESSOURCETYPE_13 RESSOURCETYPE_13
	@ingroup        PPM_HOL_NOT_EMPTY_IFA
	@param Address  0x0007C82C
	@param Mask     0x00002000
	@param Shift    13
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == ASIC
	@param Port     == -1
	*/
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_RESSOURCETYPE_13                                     0x00002000
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_RESSOURCETYPE_13                                     13
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_RESSOURCETYPE_13                                     0x00000000

	/**
	@defgroup       PPM_HOL_NOT_EMPTY_IFA__RESSOURCETYPE_14 RESSOURCETYPE_14
	@ingroup        PPM_HOL_NOT_EMPTY_IFA
	@param Address  0x0007C82C
	@param Mask     0x00004000
	@param Shift    14
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == ASIC
	@param Port     == -1
	*/
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_RESSOURCETYPE_14                                     0x00004000
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_RESSOURCETYPE_14                                     14
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_RESSOURCETYPE_14                                     0x00000000

	/**
	@defgroup       PPM_HOL_NOT_EMPTY_IFA__RESSOURCETYPE_15 RESSOURCETYPE_15
	@ingroup        PPM_HOL_NOT_EMPTY_IFA
	@param Address  0x0007C82C
	@param Mask     0x00008000
	@param Shift    15
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == ASIC
	@param Port     == -1
	*/
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_RESSOURCETYPE_15                                     0x00008000
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_RESSOURCETYPE_15                                     15
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_RESSOURCETYPE_15                                     0x00000000

	/**
	@defgroup       PPM_HOL_NOT_EMPTY_IFA__MASK_RESSOURCETYPE_0 MASK_RESSOURCETYPE_0
	@ingroup        PPM_HOL_NOT_EMPTY_IFA
	@param Address  0x0007C82C
	@param Mask     0x00010000
	@param Shift    16
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_MASK_RESSOURCETYPE_0                                    0x00010000
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_MASK_RESSOURCETYPE_0                                    16
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_MASK_RESSOURCETYPE_0                                    0x00000000

	/**
	@defgroup       PPM_HOL_NOT_EMPTY_IFA__MASK_RESSOURCETYPE_1 MASK_RESSOURCETYPE_1
	@ingroup        PPM_HOL_NOT_EMPTY_IFA
	@param Address  0x0007C82C
	@param Mask     0x00020000
	@param Shift    17
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_MASK_RESSOURCETYPE_1                                    0x00020000
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_MASK_RESSOURCETYPE_1                                    17
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_MASK_RESSOURCETYPE_1                                    0x00000000

	/**
	@defgroup       PPM_HOL_NOT_EMPTY_IFA__MASK_RESSOURCETYPE_2 MASK_RESSOURCETYPE_2
	@ingroup        PPM_HOL_NOT_EMPTY_IFA
	@param Address  0x0007C82C
	@param Mask     0x00040000
	@param Shift    18
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_MASK_RESSOURCETYPE_2                                    0x00040000
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_MASK_RESSOURCETYPE_2                                    18
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_MASK_RESSOURCETYPE_2                                    0x00000000

	/**
	@defgroup       PPM_HOL_NOT_EMPTY_IFA__MASK_RESSOURCETYPE_3 MASK_RESSOURCETYPE_3
	@ingroup        PPM_HOL_NOT_EMPTY_IFA
	@param Address  0x0007C82C
	@param Mask     0x00080000
	@param Shift    19
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_MASK_RESSOURCETYPE_3                                    0x00080000
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_MASK_RESSOURCETYPE_3                                    19
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_MASK_RESSOURCETYPE_3                                    0x00000000

	/**
	@defgroup       PPM_HOL_NOT_EMPTY_IFA__MASK_RESSOURCETYPE_4 MASK_RESSOURCETYPE_4
	@ingroup        PPM_HOL_NOT_EMPTY_IFA
	@param Address  0x0007C82C
	@param Mask     0x00100000
	@param Shift    20
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_MASK_RESSOURCETYPE_4                                    0x00100000
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_MASK_RESSOURCETYPE_4                                    20
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_MASK_RESSOURCETYPE_4                                    0x00000000

	/**
	@defgroup       PPM_HOL_NOT_EMPTY_IFA__MASK_RESSOURCETYPE_5 MASK_RESSOURCETYPE_5
	@ingroup        PPM_HOL_NOT_EMPTY_IFA
	@param Address  0x0007C82C
	@param Mask     0x00200000
	@param Shift    21
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_MASK_RESSOURCETYPE_5                                    0x00200000
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_MASK_RESSOURCETYPE_5                                    21
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_MASK_RESSOURCETYPE_5                                    0x00000000

	/**
	@defgroup       PPM_HOL_NOT_EMPTY_IFA__MASK_RESSOURCETYPE_6 MASK_RESSOURCETYPE_6
	@ingroup        PPM_HOL_NOT_EMPTY_IFA
	@param Address  0x0007C82C
	@param Mask     0x00400000
	@param Shift    22
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_MASK_RESSOURCETYPE_6                                    0x00400000
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_MASK_RESSOURCETYPE_6                                    22
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_MASK_RESSOURCETYPE_6                                    0x00000000

	/**
	@defgroup       PPM_HOL_NOT_EMPTY_IFA__MASK_RESSOURCETYPE_7 MASK_RESSOURCETYPE_7
	@ingroup        PPM_HOL_NOT_EMPTY_IFA
	@param Address  0x0007C82C
	@param Mask     0x00800000
	@param Shift    23
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_MASK_RESSOURCETYPE_7                                    0x00800000
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_MASK_RESSOURCETYPE_7                                    23
#define PNIP_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_MASK_RESSOURCETYPE_7                                    0x00000000

	/**
	@defgroup       PPM_HOL_NOT_EMPTY_IFA__MASK_RESSOURCETYPE_8 MASK_RESSOURCETYPE_8
	@ingroup        PPM_HOL_NOT_EMPTY_IFA
	@param Address  0x0007C82C
	@param Mask     0x01000000
	@param Shift    24
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == ASIC
	@param Port     == -1
	*/
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_MASK_RESSOURCETYPE_8                                 0x01000000
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_MASK_RESSOURCETYPE_8                                 24
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_MASK_RESSOURCETYPE_8                                 0x00000000

	/**
	@defgroup       PPM_HOL_NOT_EMPTY_IFA__MASK_RESSOURCETYPE_9 MASK_RESSOURCETYPE_9
	@ingroup        PPM_HOL_NOT_EMPTY_IFA
	@param Address  0x0007C82C
	@param Mask     0x02000000
	@param Shift    25
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == ASIC
	@param Port     == -1
	*/
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_MASK_RESSOURCETYPE_9                                 0x02000000
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_MASK_RESSOURCETYPE_9                                 25
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_MASK_RESSOURCETYPE_9                                 0x00000000

	/**
	@defgroup       PPM_HOL_NOT_EMPTY_IFA__MASK_RESSOURCETYPE_10 MASK_RESSOURCETYPE_10
	@ingroup        PPM_HOL_NOT_EMPTY_IFA
	@param Address  0x0007C82C
	@param Mask     0x04000000
	@param Shift    26
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == ASIC
	@param Port     == -1
	*/
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_MASK_RESSOURCETYPE_10                                0x04000000
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_MASK_RESSOURCETYPE_10                                26
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_MASK_RESSOURCETYPE_10                                0x00000000

	/**
	@defgroup       PPM_HOL_NOT_EMPTY_IFA__MASK_RESSOURCETYPE_11 MASK_RESSOURCETYPE_11
	@ingroup        PPM_HOL_NOT_EMPTY_IFA
	@param Address  0x0007C82C
	@param Mask     0x08000000
	@param Shift    27
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == ASIC
	@param Port     == -1
	*/
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_MASK_RESSOURCETYPE_11                                0x08000000
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_MASK_RESSOURCETYPE_11                                27
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_MASK_RESSOURCETYPE_11                                0x00000000

	/**
	@defgroup       PPM_HOL_NOT_EMPTY_IFA__MASK_RESSOURCETYPE_12 MASK_RESSOURCETYPE_12
	@ingroup        PPM_HOL_NOT_EMPTY_IFA
	@param Address  0x0007C82C
	@param Mask     0x10000000
	@param Shift    28
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == ASIC
	@param Port     == -1
	*/
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_MASK_RESSOURCETYPE_12                                0x10000000
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_MASK_RESSOURCETYPE_12                                28
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_MASK_RESSOURCETYPE_12                                0x00000000

	/**
	@defgroup       PPM_HOL_NOT_EMPTY_IFA__MASK_RESSOURCETYPE_13 MASK_RESSOURCETYPE_13
	@ingroup        PPM_HOL_NOT_EMPTY_IFA
	@param Address  0x0007C82C
	@param Mask     0x20000000
	@param Shift    29
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == ASIC
	@param Port     == -1
	*/
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_MASK_RESSOURCETYPE_13                                0x20000000
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_MASK_RESSOURCETYPE_13                                29
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_MASK_RESSOURCETYPE_13                                0x00000000

	/**
	@defgroup       PPM_HOL_NOT_EMPTY_IFA__MASK_RESSOURCETYPE_14 MASK_RESSOURCETYPE_14
	@ingroup        PPM_HOL_NOT_EMPTY_IFA
	@param Address  0x0007C82C
	@param Mask     0x40000000
	@param Shift    30
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == ASIC
	@param Port     == -1
	*/
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_MASK_RESSOURCETYPE_14                                0x40000000
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_MASK_RESSOURCETYPE_14                                30
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_MASK_RESSOURCETYPE_14                                0x00000000

	/**
	@defgroup       PPM_HOL_NOT_EMPTY_IFA__MASK_RESSOURCETYPE_15 MASK_RESSOURCETYPE_15
	@ingroup        PPM_HOL_NOT_EMPTY_IFA
	@param Address  0x0007C82C
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == ASIC
	@param Port     == -1
	*/
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA__MSK_MASK_RESSOURCETYPE_15                                0x80000000
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_SHFT_MASK_RESSOURCETYPE_15                                31
#define PNIP_A0_REG_PPM_HOL_NOT_EMPTY_IFA_RSTV_MASK_RESSOURCETYPE_15                                0x00000000


	/**
	@defgroup       APPLDATASTATUS_IFA_0 APPLDATASTATUS_IFA_0
	@ingroup        Register
	@param Address  0x0007C830
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_APPLDATASTATUS_IFA_0                                                               0x0007C830
#define PNIP_REG_APPLDATASTATUS_IFA_0                                                               0x0000069C
#define PNIP_REG_APPLDATASTATUS_IFA_0_RST__VAL                                                      0x00000000

	/**
	@defgroup       APPLDATASTATUS_IFA_0__APPLDATASTATUS APPLDATASTATUS
	@ingroup        APPLDATASTATUS_IFA_0
	@param Address  0x0007C830
	@param Mask     0x000000FF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_APPLDATASTATUS_IFA_0__MSK_APPLDATASTATUS                                           0x000000FF
#define PNIP_REG_APPLDATASTATUS_IFA_0_SHFT_APPLDATASTATUS                                           0
#define PNIP_REG_APPLDATASTATUS_IFA_0_RSTV_APPLDATASTATUS                                           0x00000000


	/**
	@defgroup       APPLDATASTATUS_IFA_1 APPLDATASTATUS_IFA_1
	@ingroup        Register
	@param Address  0x0007C834
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_APPLDATASTATUS_IFA_1                                                               0x0007C834
#define PNIP_REG_APPLDATASTATUS_IFA_1                                                               0x00000670
#define PNIP_REG_APPLDATASTATUS_IFA_1_RST__VAL                                                      0x00000000

	/**
	@defgroup       APPLDATASTATUS_IFA_1__APPLDATASTATUS APPLDATASTATUS
	@ingroup        APPLDATASTATUS_IFA_1
	@param Address  0x0007C834
	@param Mask     0x000000FF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_APPLDATASTATUS_IFA_1__MSK_APPLDATASTATUS                                           0x000000FF
#define PNIP_REG_APPLDATASTATUS_IFA_1_SHFT_APPLDATASTATUS                                           0
#define PNIP_REG_APPLDATASTATUS_IFA_1_RSTV_APPLDATASTATUS                                           0x00000000


	/**
	@defgroup       APPLDATASTATUS_IFA_2 APPLDATASTATUS_IFA_2
	@ingroup        Register
	@param Address  0x0007C838
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_APPLDATASTATUS_IFA_2                                                               0x0007C838
#define PNIP_REG_APPLDATASTATUS_IFA_2                                                               0x00000674
#define PNIP_REG_APPLDATASTATUS_IFA_2_RST__VAL                                                      0x00000000

	/**
	@defgroup       APPLDATASTATUS_IFA_2__APPLDATASTATUS APPLDATASTATUS
	@ingroup        APPLDATASTATUS_IFA_2
	@param Address  0x0007C838
	@param Mask     0x000000FF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_APPLDATASTATUS_IFA_2__MSK_APPLDATASTATUS                                           0x000000FF
#define PNIP_REG_APPLDATASTATUS_IFA_2_SHFT_APPLDATASTATUS                                           0
#define PNIP_REG_APPLDATASTATUS_IFA_2_RSTV_APPLDATASTATUS                                           0x00000000


	/**
	@defgroup       APPLDATASTATUS_IFA_3 APPLDATASTATUS_IFA_3
	@ingroup        Register
	@param Address  0x0007C83C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_APPLDATASTATUS_IFA_3                                                               0x0007C83C
#define PNIP_REG_APPLDATASTATUS_IFA_3                                                               0x00000678
#define PNIP_REG_APPLDATASTATUS_IFA_3_RST__VAL                                                      0x00000000

	/**
	@defgroup       APPLDATASTATUS_IFA_3__APPLDATASTATUS APPLDATASTATUS
	@ingroup        APPLDATASTATUS_IFA_3
	@param Address  0x0007C83C
	@param Mask     0x000000FF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_APPLDATASTATUS_IFA_3__MSK_APPLDATASTATUS                                           0x000000FF
#define PNIP_REG_APPLDATASTATUS_IFA_3_SHFT_APPLDATASTATUS                                           0
#define PNIP_REG_APPLDATASTATUS_IFA_3_RSTV_APPLDATASTATUS                                           0x00000000


	/**
	@defgroup       APPLDATASTATUS_IFA_4 APPLDATASTATUS_IFA_4
	@ingroup        Register
	@param Address  0x0007C840
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_APPLDATASTATUS_IFA_4                                                               0x0007C840
#define PNIP_REG_APPLDATASTATUS_IFA_4                                                               0x0000067C
#define PNIP_REG_APPLDATASTATUS_IFA_4_RST__VAL                                                      0x00000000

	/**
	@defgroup       APPLDATASTATUS_IFA_4__APPLDATASTATUS APPLDATASTATUS
	@ingroup        APPLDATASTATUS_IFA_4
	@param Address  0x0007C840
	@param Mask     0x000000FF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_APPLDATASTATUS_IFA_4__MSK_APPLDATASTATUS                                           0x000000FF
#define PNIP_REG_APPLDATASTATUS_IFA_4_SHFT_APPLDATASTATUS                                           0
#define PNIP_REG_APPLDATASTATUS_IFA_4_RSTV_APPLDATASTATUS                                           0x00000000


	/**
	@defgroup       APPLDATASTATUS_IFA_5 APPLDATASTATUS_IFA_5
	@ingroup        Register
	@param Address  0x0007C844
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_APPLDATASTATUS_IFA_5                                                               0x0007C844
#define PNIP_REG_APPLDATASTATUS_IFA_5                                                               0x00000680
#define PNIP_REG_APPLDATASTATUS_IFA_5_RST__VAL                                                      0x00000000

	/**
	@defgroup       APPLDATASTATUS_IFA_5__APPLDATASTATUS APPLDATASTATUS
	@ingroup        APPLDATASTATUS_IFA_5
	@param Address  0x0007C844
	@param Mask     0x000000FF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_APPLDATASTATUS_IFA_5__MSK_APPLDATASTATUS                                           0x000000FF
#define PNIP_REG_APPLDATASTATUS_IFA_5_SHFT_APPLDATASTATUS                                           0
#define PNIP_REG_APPLDATASTATUS_IFA_5_RSTV_APPLDATASTATUS                                           0x00000000


	/**
	@defgroup       APPLDATASTATUS_IFA_6 APPLDATASTATUS_IFA_6
	@ingroup        Register
	@param Address  0x0007C848
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_APPLDATASTATUS_IFA_6                                                               0x0007C848
#define PNIP_REG_APPLDATASTATUS_IFA_6                                                               0x00000684
#define PNIP_REG_APPLDATASTATUS_IFA_6_RST__VAL                                                      0x00000000

	/**
	@defgroup       APPLDATASTATUS_IFA_6__APPLDATASTATUS APPLDATASTATUS
	@ingroup        APPLDATASTATUS_IFA_6
	@param Address  0x0007C848
	@param Mask     0x000000FF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_APPLDATASTATUS_IFA_6__MSK_APPLDATASTATUS                                           0x000000FF
#define PNIP_REG_APPLDATASTATUS_IFA_6_SHFT_APPLDATASTATUS                                           0
#define PNIP_REG_APPLDATASTATUS_IFA_6_RSTV_APPLDATASTATUS                                           0x00000000


	/**
	@defgroup       APPLDATASTATUS_IFA_7 APPLDATASTATUS_IFA_7
	@ingroup        Register
	@param Address  0x0007C84C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_APPLDATASTATUS_IFA_7                                                               0x0007C84C
#define PNIP_REG_APPLDATASTATUS_IFA_7                                                               0x00000688
#define PNIP_REG_APPLDATASTATUS_IFA_7_RST__VAL                                                      0x00000000

	/**
	@defgroup       APPLDATASTATUS_IFA_7__APPLDATASTATUS APPLDATASTATUS
	@ingroup        APPLDATASTATUS_IFA_7
	@param Address  0x0007C84C
	@param Mask     0x000000FF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_APPLDATASTATUS_IFA_7__MSK_APPLDATASTATUS                                           0x000000FF
#define PNIP_REG_APPLDATASTATUS_IFA_7_SHFT_APPLDATASTATUS                                           0
#define PNIP_REG_APPLDATASTATUS_IFA_7_RSTV_APPLDATASTATUS                                           0x00000000


	/**
	@defgroup       APPLDATASTATUS_IFA_7 APPLDATASTATUS_IFA_7
	@ingroup        Register
	@param Address  0x0007C84C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_APPLDATASTATUS_IFA_7                                                               0x0007C84C
#define PNIP_REG_APPLDATASTATUS_IFA_7                                                               0x00000688
#define PNIP_REG_APPLDATASTATUS_IFA_7_RST__VAL                                                      0x00000000

	/**
	@defgroup       APPLDATASTATUS_IFA_7__APPLDATASTATUS APPLDATASTATUS
	@ingroup        APPLDATASTATUS_IFA_7
	@param Address  0x0007C84C
	@param Mask     0x000000FF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_APPLDATASTATUS_IFA_7__MSK_APPLDATASTATUS                                           0x000000FF
#define PNIP_REG_APPLDATASTATUS_IFA_7_SHFT_APPLDATASTATUS                                           0
#define PNIP_REG_APPLDATASTATUS_IFA_7_RSTV_APPLDATASTATUS                                           0x00000000


	/**
	@defgroup       DATASTATUS_MASK_IFA DATASTATUS_MASK_IFA
	@ingroup        Register
	@param Address  0x0007C850
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_DATASTATUS_MASK_IFA                                                                0x0007C850
#define PNIP_REG_DATASTATUS_MASK_IFA                                                                0x0000068C
#define PNIP_REG_DATASTATUS_MASK_IFA_RST__VAL                                                       0x00000000

	/**
	@defgroup       DATASTATUS_MASK_IFA__DATASTATUS_MASK DATASTATUS_MASK
	@ingroup        DATASTATUS_MASK_IFA
	@param Address  0x0007C850
	@param Mask     0x000000FF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_DATASTATUS_MASK_IFA__MSK_DATASTATUS_MASK                                           0x000000FF
#define PNIP_REG_DATASTATUS_MASK_IFA_SHFT_DATASTATUS_MASK                                           0
#define PNIP_REG_DATASTATUS_MASK_IFA_RSTV_DATASTATUS_MASK                                           0x00000000

	/**
	@defgroup       DATASTATUS_MASK_IFA__DATASTATUS_MASK_C DATASTATUS_MASK_C
	@ingroup        DATASTATUS_MASK_IFA
	@param Address  0x0007C850
	@param Mask     0x0000FF00
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_DATASTATUS_MASK_IFA__MSK_DATASTATUS_MASK_C                                      0x0000FF00
#define PNIP_R3_REG_DATASTATUS_MASK_IFA_SHFT_DATASTATUS_MASK_C                                      8
#define PNIP_R3_REG_DATASTATUS_MASK_IFA_RSTV_DATASTATUS_MASK_C                                      0x00000000


	/**
	@defgroup       DG_DATASTATUS_IFA_0 DG_DATASTATUS_IFA_0
	@ingroup        Register
	@param Address  0x0007C854
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_DG_DATASTATUS_IFA_0                                                                0x0007C854
#define PNIP_REG_DG_DATASTATUS_IFA_0                                                                0x00000690
#define PNIP_REG_DG_DATASTATUS_IFA_0_RST__VAL                                                       0x00000000

	/**
	@defgroup       DG_DATASTATUS_IFA_0__DG_DATASTATUS DG_DATASTATUS
	@ingroup        DG_DATASTATUS_IFA_0
	@param Address  0x0007C854
	@param Mask     0x000000FF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_DG_DATASTATUS_IFA_0__MSK_DG_DATASTATUS                                             0x000000FF
#define PNIP_REG_DG_DATASTATUS_IFA_0_SHFT_DG_DATASTATUS                                             0
#define PNIP_REG_DG_DATASTATUS_IFA_0_RSTV_DG_DATASTATUS                                             0x00000000


	/**
	@defgroup       DG_DATASTATUS_MASK_IFA DG_DATASTATUS_MASK_IFA
	@ingroup        Register
	@param Address  0x0007C874
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_DG_DATASTATUS_MASK_IFA                                                             0x0007C874
#define PNIP_REG_DG_DATASTATUS_MASK_IFA                                                             0x00000694
#define PNIP_REG_DG_DATASTATUS_MASK_IFA_RST__VAL                                                    0x00000000

	/**
	@defgroup       DG_DATASTATUS_MASK_IFA__DG_DATASTATUS_MASK DG_DATASTATUS_MASK
	@ingroup        DG_DATASTATUS_MASK_IFA
	@param Address  0x0007C874
	@param Mask     0x000000FF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_DG_DATASTATUS_MASK_IFA__MSK_DG_DATASTATUS_MASK                                     0x000000FF
#define PNIP_REG_DG_DATASTATUS_MASK_IFA_SHFT_DG_DATASTATUS_MASK                                     0
#define PNIP_REG_DG_DATASTATUS_MASK_IFA_RSTV_DG_DATASTATUS_MASK                                     0x00000000

	/**
	@defgroup       DG_DATASTATUS_MASK_IFA__DG_DATASTATUS_MASK_C DG_DATASTATUS_MASK_C
	@ingroup        DG_DATASTATUS_MASK_IFA
	@param Address  0x0007C874
	@param Mask     0x0000FF00
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_DG_DATASTATUS_MASK_IFA__MSK_DG_DATASTATUS_MASK_C                                0x0000FF00
#define PNIP_R3_REG_DG_DATASTATUS_MASK_IFA_SHFT_DG_DATASTATUS_MASK_C                                8
#define PNIP_R3_REG_DG_DATASTATUS_MASK_IFA_RSTV_DG_DATASTATUS_MASK_C                                0x00000000


	/**
	@defgroup       DG_DATASTATUS_IFA_1 DG_DATASTATUS_IFA_1
	@ingroup        Register
	@param Address  0x0007C858
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_DG_DATASTATUS_IFA_1                                                                0x0007C858
#define PNIP_REG_DG_DATASTATUS_IFA_1                                                                0x00000698
#define PNIP_REG_DG_DATASTATUS_IFA_1_RST__VAL                                                       0x00000000

	/**
	@defgroup       DG_DATASTATUS_IFA_1__DG_DATASTATUS DG_DATASTATUS
	@ingroup        DG_DATASTATUS_IFA_1
	@param Address  0x0007C858
	@param Mask     0x000000FF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_DG_DATASTATUS_IFA_1__MSK_DG_DATASTATUS                                             0x000000FF
#define PNIP_REG_DG_DATASTATUS_IFA_1_SHFT_DG_DATASTATUS                                             0
#define PNIP_REG_DG_DATASTATUS_IFA_1_RSTV_DG_DATASTATUS                                             0x00000000


	/**
	@defgroup       DG_DATASTATUS_IFA_2 DG_DATASTATUS_IFA_2
	@ingroup        Register
	@param Address  0x0007C85C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_DG_DATASTATUS_IFA_2                                                                0x0007C85C
#define PNIP_REG_DG_DATASTATUS_IFA_2                                                                0x0000069C
#define PNIP_REG_DG_DATASTATUS_IFA_2_RST__VAL                                                       0x00000000

	/**
	@defgroup       DG_DATASTATUS_IFA_2__DG_DATASTATUS DG_DATASTATUS
	@ingroup        DG_DATASTATUS_IFA_2
	@param Address  0x0007C85C
	@param Mask     0x000000FF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_DG_DATASTATUS_IFA_2__MSK_DG_DATASTATUS                                             0x000000FF
#define PNIP_REG_DG_DATASTATUS_IFA_2_SHFT_DG_DATASTATUS                                             0
#define PNIP_REG_DG_DATASTATUS_IFA_2_RSTV_DG_DATASTATUS                                             0x00000000


	/**
	@defgroup       DG_DATASTATUS_IFA_3 DG_DATASTATUS_IFA_3
	@ingroup        Register
	@param Address  0x0007C860
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_DG_DATASTATUS_IFA_3                                                                0x0007C860
#define PNIP_REG_DG_DATASTATUS_IFA_3                                                                0x000006A0
#define PNIP_REG_DG_DATASTATUS_IFA_3_RST__VAL                                                       0x00000000

	/**
	@defgroup       DG_DATASTATUS_IFA_3__DG_DATASTATUS DG_DATASTATUS
	@ingroup        DG_DATASTATUS_IFA_3
	@param Address  0x0007C860
	@param Mask     0x000000FF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_DG_DATASTATUS_IFA_3__MSK_DG_DATASTATUS                                             0x000000FF
#define PNIP_REG_DG_DATASTATUS_IFA_3_SHFT_DG_DATASTATUS                                             0
#define PNIP_REG_DG_DATASTATUS_IFA_3_RSTV_DG_DATASTATUS                                             0x00000000


	/**
	@defgroup       DG_DATASTATUS_IFA_4 DG_DATASTATUS_IFA_4
	@ingroup        Register
	@param Address  0x0007C864
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_DG_DATASTATUS_IFA_4                                                                0x0007C864
#define PNIP_REG_DG_DATASTATUS_IFA_4                                                                0x000006A4
#define PNIP_REG_DG_DATASTATUS_IFA_4_RST__VAL                                                       0x00000000

	/**
	@defgroup       DG_DATASTATUS_IFA_4__DG_DATASTATUS DG_DATASTATUS
	@ingroup        DG_DATASTATUS_IFA_4
	@param Address  0x0007C864
	@param Mask     0x000000FF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_DG_DATASTATUS_IFA_4__MSK_DG_DATASTATUS                                             0x000000FF
#define PNIP_REG_DG_DATASTATUS_IFA_4_SHFT_DG_DATASTATUS                                             0
#define PNIP_REG_DG_DATASTATUS_IFA_4_RSTV_DG_DATASTATUS                                             0x00000000


	/**
	@defgroup       DG_DATASTATUS_IFA_5 DG_DATASTATUS_IFA_5
	@ingroup        Register
	@param Address  0x0007C868
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_DG_DATASTATUS_IFA_5                                                                0x0007C868
#define PNIP_REG_DG_DATASTATUS_IFA_5                                                                0x000006A8
#define PNIP_REG_DG_DATASTATUS_IFA_5_RST__VAL                                                       0x00000000

	/**
	@defgroup       DG_DATASTATUS_IFA_5__DG_DATASTATUS DG_DATASTATUS
	@ingroup        DG_DATASTATUS_IFA_5
	@param Address  0x0007C868
	@param Mask     0x000000FF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_DG_DATASTATUS_IFA_5__MSK_DG_DATASTATUS                                             0x000000FF
#define PNIP_REG_DG_DATASTATUS_IFA_5_SHFT_DG_DATASTATUS                                             0
#define PNIP_REG_DG_DATASTATUS_IFA_5_RSTV_DG_DATASTATUS                                             0x00000000


	/**
	@defgroup       DG_DATASTATUS_IFA_6 DG_DATASTATUS_IFA_6
	@ingroup        Register
	@param Address  0x0007C86C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_DG_DATASTATUS_IFA_6                                                                0x0007C86C
#define PNIP_REG_DG_DATASTATUS_IFA_6                                                                0x000006AC
#define PNIP_REG_DG_DATASTATUS_IFA_6_RST__VAL                                                       0x00000000

	/**
	@defgroup       DG_DATASTATUS_IFA_6__DG_DATASTATUS DG_DATASTATUS
	@ingroup        DG_DATASTATUS_IFA_6
	@param Address  0x0007C86C
	@param Mask     0x000000FF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_DG_DATASTATUS_IFA_6__MSK_DG_DATASTATUS                                             0x000000FF
#define PNIP_REG_DG_DATASTATUS_IFA_6_SHFT_DG_DATASTATUS                                             0
#define PNIP_REG_DG_DATASTATUS_IFA_6_RSTV_DG_DATASTATUS                                             0x00000000


	/**
	@defgroup       DG_DATASTATUS_IFA_7 DG_DATASTATUS_IFA_7
	@ingroup        Register
	@param Address  0x0007C870
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_DG_DATASTATUS_IFA_7                                                                0x0007C870
#define PNIP_REG_DG_DATASTATUS_IFA_7                                                                0x000006B0
#define PNIP_REG_DG_DATASTATUS_IFA_7_RST__VAL                                                       0x00000000

	/**
	@defgroup       DG_DATASTATUS_IFA_7__DG_DATASTATUS DG_DATASTATUS
	@ingroup        DG_DATASTATUS_IFA_7
	@param Address  0x0007C870
	@param Mask     0x000000FF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_DG_DATASTATUS_IFA_7__MSK_DG_DATASTATUS                                             0x000000FF
#define PNIP_REG_DG_DATASTATUS_IFA_7_SHFT_DG_DATASTATUS                                             0
#define PNIP_REG_DG_DATASTATUS_IFA_7_RSTV_DG_DATASTATUS                                             0x00000000


	/**
	@defgroup       DATASTATUS_BASE_IFA DATASTATUS_BASE_IFA
	@ingroup        Register
	@param Address  0x0007C878
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_DATASTATUS_BASE_IFA                                                                0x0007C878
#define PNIP_REG_DATASTATUS_BASE_IFA                                                                0x000006B4
#define PNIP_REG_DATASTATUS_BASE_IFA_RST__VAL                                                       0x00080000

	/**
	@defgroup       DATASTATUS_BASE_IFA__DS_BASEPTR DS_BASEPTR
	@ingroup        DATASTATUS_BASE_IFA
	@param Address  0x0007C878
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00080000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_DATASTATUS_BASE_IFA__MSK_DS_BASEPTR                                                0x001FFFFF
#define PNIP_REG_DATASTATUS_BASE_IFA_SHFT_DS_BASEPTR                                                0
#define PNIP_REG_DATASTATUS_BASE_IFA_RSTV_DS_BASEPTR                                                0x00080000


	/**
	@defgroup       PPM_RESSOURCE_LACK_IFA PPM_RESSOURCE_LACK_IFA
	@ingroup        Register
	@param Address  0x0007C87C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  >= 2
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R3_REG_PPM_RESSOURCE_LACK_IFA                                                          0x0007C87C
#define PNIP_R3_REG_PPM_RESSOURCE_LACK_IFA                                                          0x000006B8
#define PNIP_R3_REG_PPM_RESSOURCE_LACK_IFA_RST__VAL                                                 0x00000000

	/**
	@defgroup       PPM_RESSOURCE_LACK_IFA__RESSOURCETYPE_0 RESSOURCETYPE_0
	@ingroup        PPM_RESSOURCE_LACK_IFA
	@param Address  0x0007C87C
	@param Mask     0x00000001
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_PPM_RESSOURCE_LACK_IFA__MSK_RESSOURCETYPE_0                                     0x00000001
#define PNIP_R3_REG_PPM_RESSOURCE_LACK_IFA_SHFT_RESSOURCETYPE_0                                     0
#define PNIP_R3_REG_PPM_RESSOURCE_LACK_IFA_RSTV_RESSOURCETYPE_0                                     0x00000000

	/**
	@defgroup       PPM_RESSOURCE_LACK_IFA__RESSOURCETYPE_1 RESSOURCETYPE_1
	@ingroup        PPM_RESSOURCE_LACK_IFA
	@param Address  0x0007C87C
	@param Mask     0x00000002
	@param Shift    1
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_PPM_RESSOURCE_LACK_IFA__MSK_RESSOURCETYPE_1                                     0x00000002
#define PNIP_R3_REG_PPM_RESSOURCE_LACK_IFA_SHFT_RESSOURCETYPE_1                                     1
#define PNIP_R3_REG_PPM_RESSOURCE_LACK_IFA_RSTV_RESSOURCETYPE_1                                     0x00000000

	/**
	@defgroup       PPM_RESSOURCE_LACK_IFA__RESSOURCETYPE_2 RESSOURCETYPE_2
	@ingroup        PPM_RESSOURCE_LACK_IFA
	@param Address  0x0007C87C
	@param Mask     0x00000004
	@param Shift    2
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_PPM_RESSOURCE_LACK_IFA__MSK_RESSOURCETYPE_2                                     0x00000004
#define PNIP_R3_REG_PPM_RESSOURCE_LACK_IFA_SHFT_RESSOURCETYPE_2                                     2
#define PNIP_R3_REG_PPM_RESSOURCE_LACK_IFA_RSTV_RESSOURCETYPE_2                                     0x00000000

	/**
	@defgroup       PPM_RESSOURCE_LACK_IFA__RESSOURCETYPE_3 RESSOURCETYPE_3
	@ingroup        PPM_RESSOURCE_LACK_IFA
	@param Address  0x0007C87C
	@param Mask     0x00000008
	@param Shift    3
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_PPM_RESSOURCE_LACK_IFA__MSK_RESSOURCETYPE_3                                     0x00000008
#define PNIP_R3_REG_PPM_RESSOURCE_LACK_IFA_SHFT_RESSOURCETYPE_3                                     3
#define PNIP_R3_REG_PPM_RESSOURCE_LACK_IFA_RSTV_RESSOURCETYPE_3                                     0x00000000

	/**
	@defgroup       PPM_RESSOURCE_LACK_IFA__RESSOURCETYPE_4 RESSOURCETYPE_4
	@ingroup        PPM_RESSOURCE_LACK_IFA
	@param Address  0x0007C87C
	@param Mask     0x00000010
	@param Shift    4
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_PPM_RESSOURCE_LACK_IFA__MSK_RESSOURCETYPE_4                                     0x00000010
#define PNIP_R3_REG_PPM_RESSOURCE_LACK_IFA_SHFT_RESSOURCETYPE_4                                     4
#define PNIP_R3_REG_PPM_RESSOURCE_LACK_IFA_RSTV_RESSOURCETYPE_4                                     0x00000000

	/**
	@defgroup       PPM_RESSOURCE_LACK_IFA__RESSOURCETYPE_5 RESSOURCETYPE_5
	@ingroup        PPM_RESSOURCE_LACK_IFA
	@param Address  0x0007C87C
	@param Mask     0x00000020
	@param Shift    5
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_PPM_RESSOURCE_LACK_IFA__MSK_RESSOURCETYPE_5                                     0x00000020
#define PNIP_R3_REG_PPM_RESSOURCE_LACK_IFA_SHFT_RESSOURCETYPE_5                                     5
#define PNIP_R3_REG_PPM_RESSOURCE_LACK_IFA_RSTV_RESSOURCETYPE_5                                     0x00000000

	/**
	@defgroup       PPM_RESSOURCE_LACK_IFA__RESSOURCETYPE_6 RESSOURCETYPE_6
	@ingroup        PPM_RESSOURCE_LACK_IFA
	@param Address  0x0007C87C
	@param Mask     0x00000040
	@param Shift    6
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_PPM_RESSOURCE_LACK_IFA__MSK_RESSOURCETYPE_6                                     0x00000040
#define PNIP_R3_REG_PPM_RESSOURCE_LACK_IFA_SHFT_RESSOURCETYPE_6                                     6
#define PNIP_R3_REG_PPM_RESSOURCE_LACK_IFA_RSTV_RESSOURCETYPE_6                                     0x00000000

	/**
	@defgroup       PPM_RESSOURCE_LACK_IFA__RESSOURCETYPE_7 RESSOURCETYPE_7
	@ingroup        PPM_RESSOURCE_LACK_IFA
	@param Address  0x0007C87C
	@param Mask     0x00000080
	@param Shift    7
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_PPM_RESSOURCE_LACK_IFA__MSK_RESSOURCETYPE_7                                     0x00000080
#define PNIP_R3_REG_PPM_RESSOURCE_LACK_IFA_SHFT_RESSOURCETYPE_7                                     7
#define PNIP_R3_REG_PPM_RESSOURCE_LACK_IFA_RSTV_RESSOURCETYPE_7                                     0x00000000

	/**
	@defgroup       PPM_RESSOURCE_LACK_IFA__RESSOURCETYPE_8 RESSOURCETYPE_8
	@ingroup        PPM_RESSOURCE_LACK_IFA
	@param Address  0x0007C87C
	@param Mask     0x00000100
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == ASIC
	@param Port     == -1
	*/
#define PNIP_R3A0_REG_PPM_RESSOURCE_LACK_IFA__MSK_RESSOURCETYPE_8                                   0x00000100
#define PNIP_R3A0_REG_PPM_RESSOURCE_LACK_IFA_SHFT_RESSOURCETYPE_8                                   8
#define PNIP_R3A0_REG_PPM_RESSOURCE_LACK_IFA_RSTV_RESSOURCETYPE_8                                   0x00000000

	/**
	@defgroup       PPM_RESSOURCE_LACK_IFA__RESSOURCETYPE_9 RESSOURCETYPE_9
	@ingroup        PPM_RESSOURCE_LACK_IFA
	@param Address  0x0007C87C
	@param Mask     0x00000200
	@param Shift    9
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == ASIC
	@param Port     == -1
	*/
#define PNIP_R3A0_REG_PPM_RESSOURCE_LACK_IFA__MSK_RESSOURCETYPE_9                                   0x00000200
#define PNIP_R3A0_REG_PPM_RESSOURCE_LACK_IFA_SHFT_RESSOURCETYPE_9                                   9
#define PNIP_R3A0_REG_PPM_RESSOURCE_LACK_IFA_RSTV_RESSOURCETYPE_9                                   0x00000000

	/**
	@defgroup       PPM_RESSOURCE_LACK_IFA__RESSOURCETYPE_10 RESSOURCETYPE_10
	@ingroup        PPM_RESSOURCE_LACK_IFA
	@param Address  0x0007C87C
	@param Mask     0x00000400
	@param Shift    10
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == ASIC
	@param Port     == -1
	*/
#define PNIP_R3A0_REG_PPM_RESSOURCE_LACK_IFA__MSK_RESSOURCETYPE_10                                  0x00000400
#define PNIP_R3A0_REG_PPM_RESSOURCE_LACK_IFA_SHFT_RESSOURCETYPE_10                                  10
#define PNIP_R3A0_REG_PPM_RESSOURCE_LACK_IFA_RSTV_RESSOURCETYPE_10                                  0x00000000

	/**
	@defgroup       PPM_RESSOURCE_LACK_IFA__RESSOURCETYPE_11 RESSOURCETYPE_11
	@ingroup        PPM_RESSOURCE_LACK_IFA
	@param Address  0x0007C87C
	@param Mask     0x00000800
	@param Shift    11
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == ASIC
	@param Port     == -1
	*/
#define PNIP_R3A0_REG_PPM_RESSOURCE_LACK_IFA__MSK_RESSOURCETYPE_11                                  0x00000800
#define PNIP_R3A0_REG_PPM_RESSOURCE_LACK_IFA_SHFT_RESSOURCETYPE_11                                  11
#define PNIP_R3A0_REG_PPM_RESSOURCE_LACK_IFA_RSTV_RESSOURCETYPE_11                                  0x00000000

	/**
	@defgroup       PPM_RESSOURCE_LACK_IFA__RESSOURCETYPE_12 RESSOURCETYPE_12
	@ingroup        PPM_RESSOURCE_LACK_IFA
	@param Address  0x0007C87C
	@param Mask     0x00001000
	@param Shift    12
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == ASIC
	@param Port     == -1
	*/
#define PNIP_R3A0_REG_PPM_RESSOURCE_LACK_IFA__MSK_RESSOURCETYPE_12                                  0x00001000
#define PNIP_R3A0_REG_PPM_RESSOURCE_LACK_IFA_SHFT_RESSOURCETYPE_12                                  12
#define PNIP_R3A0_REG_PPM_RESSOURCE_LACK_IFA_RSTV_RESSOURCETYPE_12                                  0x00000000

	/**
	@defgroup       PPM_RESSOURCE_LACK_IFA__RESSOURCETYPE_13 RESSOURCETYPE_13
	@ingroup        PPM_RESSOURCE_LACK_IFA
	@param Address  0x0007C87C
	@param Mask     0x00002000
	@param Shift    13
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == ASIC
	@param Port     == -1
	*/
#define PNIP_R3A0_REG_PPM_RESSOURCE_LACK_IFA__MSK_RESSOURCETYPE_13                                  0x00002000
#define PNIP_R3A0_REG_PPM_RESSOURCE_LACK_IFA_SHFT_RESSOURCETYPE_13                                  13
#define PNIP_R3A0_REG_PPM_RESSOURCE_LACK_IFA_RSTV_RESSOURCETYPE_13                                  0x00000000

	/**
	@defgroup       PPM_RESSOURCE_LACK_IFA__RESSOURCETYPE_14 RESSOURCETYPE_14
	@ingroup        PPM_RESSOURCE_LACK_IFA
	@param Address  0x0007C87C
	@param Mask     0x00004000
	@param Shift    14
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == ASIC
	@param Port     == -1
	*/
#define PNIP_R3A0_REG_PPM_RESSOURCE_LACK_IFA__MSK_RESSOURCETYPE_14                                  0x00004000
#define PNIP_R3A0_REG_PPM_RESSOURCE_LACK_IFA_SHFT_RESSOURCETYPE_14                                  14
#define PNIP_R3A0_REG_PPM_RESSOURCE_LACK_IFA_RSTV_RESSOURCETYPE_14                                  0x00000000

	/**
	@defgroup       PPM_RESSOURCE_LACK_IFA__RESSOURCETYPE_15 RESSOURCETYPE_15
	@ingroup        PPM_RESSOURCE_LACK_IFA
	@param Address  0x0007C87C
	@param Mask     0x00008000
	@param Shift    15
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == ASIC
	@param Port     == -1
	*/
#define PNIP_R3A0_REG_PPM_RESSOURCE_LACK_IFA__MSK_RESSOURCETYPE_15                                  0x00008000
#define PNIP_R3A0_REG_PPM_RESSOURCE_LACK_IFA_SHFT_RESSOURCETYPE_15                                  15
#define PNIP_R3A0_REG_PPM_RESSOURCE_LACK_IFA_RSTV_RESSOURCETYPE_15                                  0x00000000


	/**
	@defgroup       PPM_RESSOURCE_LACK_COUNTER_IFA PPM_RESSOURCE_LACK_COUNTER_IFA
	@ingroup        Register
	@param Address  0x0007C880
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,w
	@param Version  >= 2
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R3_REG_PPM_RESSOURCE_LACK_COUNTER_IFA                                                  0x0007C880
#define PNIP_R3_REG_PPM_RESSOURCE_LACK_COUNTER_IFA                                                  0x000006BC
#define PNIP_R3_REG_PPM_RESSOURCE_LACK_COUNTER_IFA_RST__VAL                                         0x00000000

	/**
	@defgroup       PPM_RESSOURCE_LACK_COUNTER_IFA__RL_COUNTER RL_COUNTER
	@ingroup        PPM_RESSOURCE_LACK_COUNTER_IFA
	@param Address  0x0007C880
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,w
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_PPM_RESSOURCE_LACK_COUNTER_IFA__MSK_RL_COUNTER                                  0xFFFFFFFF
#define PNIP_R3_REG_PPM_RESSOURCE_LACK_COUNTER_IFA_SHFT_RL_COUNTER                                  0
#define PNIP_R3_REG_PPM_RESSOURCE_LACK_COUNTER_IFA_RSTV_RL_COUNTER                                  0x00000000


	/**
	@defgroup       TSB_IFA TSB_IFA
	@ingroup        Register
	@param Address  0x0007D80C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_TSB_IFA                                                                            0x0007D80C
#define PNIP_REG_TSB_IFA                                                                            0x000006C0
#define PNIP_REG_TSB_IFA_RST__VAL                                                                   0x00080000

	/**
	@defgroup       TSB_IFA__TIMER_SCOREBOARD_BASEPTR TIMER_SCOREBOARD_BASEPTR
	@ingroup        TSB_IFA
	@param Address  0x0007D80C
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00080000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_TSB_IFA__MSK_TIMER_SCOREBOARD_BASEPTR                                              0x001FFFFF
#define PNIP_REG_TSB_IFA_SHFT_TIMER_SCOREBOARD_BASEPTR                                              0
#define PNIP_REG_TSB_IFA_RSTV_TIMER_SCOREBOARD_BASEPTR                                              0x00080000

	/**
	@defgroup       TSB_IFA__TSB_ENTRIES TSB_ENTRIES
	@ingroup        TSB_IFA
	@param Address  0x0007D80C
	@param Mask     0xFFE00000
	@param Shift    21
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_TSB_IFA__MSK_TSB_ENTRIES                                                           0xFFE00000
#define PNIP_REG_TSB_IFA_SHFT_TSB_ENTRIES                                                           21
#define PNIP_REG_TSB_IFA_RSTV_TSB_ENTRIES                                                           0x00000000


	/**
	@defgroup       CSB_0_IFA CSB_0_IFA
	@ingroup        Register
	@param Address  0x0007D810
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_CSB_0_IFA                                                                          0x0007D810
#define PNIP_REG_CSB_0_IFA                                                                          0x000006C4
#define PNIP_REG_CSB_0_IFA_RST__VAL                                                                 0x00080000

	/**
	@defgroup       CSB_0_IFA__CONSUMER_SCOREBOARD_BASEPTR CONSUMER_SCOREBOARD_BASEPTR
	@ingroup        CSB_0_IFA
	@param Address  0x0007D810
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00080000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CSB_0_IFA__MSK_CONSUMER_SCOREBOARD_BASEPTR                                         0x001FFFFF
#define PNIP_REG_CSB_0_IFA_SHFT_CONSUMER_SCOREBOARD_BASEPTR                                         0
#define PNIP_REG_CSB_0_IFA_RSTV_CONSUMER_SCOREBOARD_BASEPTR                                         0x00080000


	/**
	@defgroup       ACW_RBASEPTR_IFA ACW_RBASEPTR_IFA
	@ingroup        Register
	@param Address  0x0007D804
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_ACW_RBASEPTR_IFA                                                                   0x0007D804
#define PNIP_REG_ACW_RBASEPTR_IFA                                                                   0x000006C8
#define PNIP_REG_ACW_RBASEPTR_IFA_RST__VAL                                                          0x00080000

	/**
	@defgroup       ACW_RBASEPTR_IFA__ACW_RBASEPTR ACW_RBASEPTR
	@ingroup        ACW_RBASEPTR_IFA
	@param Address  0x0007D804
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00080000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_ACW_RBASEPTR_IFA__MSK_ACW_RBASEPTR                                                 0x001FFFFF
#define PNIP_REG_ACW_RBASEPTR_IFA_SHFT_ACW_RBASEPTR                                                 0
#define PNIP_REG_ACW_RBASEPTR_IFA_RSTV_ACW_RBASEPTR                                                 0x00080000


	/**
	@defgroup       CSB_1_IFA CSB_1_IFA
	@ingroup        Register
	@param Address  0x0007D814
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_CSB_1_IFA                                                                          0x0007D814
#define PNIP_REG_CSB_1_IFA                                                                          0x000006CC
#define PNIP_REG_CSB_1_IFA_RST__VAL                                                                 0x00080000

	/**
	@defgroup       CSB_1_IFA__CONSUMER_SCOREBOARD_BASEPTR CONSUMER_SCOREBOARD_BASEPTR
	@ingroup        CSB_1_IFA
	@param Address  0x0007D814
	@param Mask     0x001FFFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00080000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CSB_1_IFA__MSK_CONSUMER_SCOREBOARD_BASEPTR                                         0x001FFFFF
#define PNIP_REG_CSB_1_IFA_SHFT_CONSUMER_SCOREBOARD_BASEPTR                                         0
#define PNIP_REG_CSB_1_IFA_RSTV_CONSUMER_SCOREBOARD_BASEPTR                                         0x00080000


	/**
	@defgroup       CSB_CONTROL_IFA CSB_CONTROL_IFA
	@ingroup        Register
	@param Address  0x0007D818
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_CSB_CONTROL_IFA                                                                    0x0007D818
#define PNIP_REG_CSB_CONTROL_IFA                                                                    0x000006D0
#define PNIP_REG_CSB_CONTROL_IFA_RST__VAL                                                           0x00000000

	/**
	@defgroup       CSB_CONTROL_IFA__CSB_CHANGE_ENABLE CSB_CHANGE_ENABLE
	@ingroup        CSB_CONTROL_IFA
	@param Address  0x0007D818
	@param Mask     0x00000001
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CSB_CONTROL_IFA__MSK_CSB_CHANGE_ENABLE                                             0x00000001
#define PNIP_REG_CSB_CONTROL_IFA_SHFT_CSB_CHANGE_ENABLE                                             0
#define PNIP_REG_CSB_CONTROL_IFA_RSTV_CSB_CHANGE_ENABLE                                             0x00000000

	/**
	@defgroup       CSB_CONTROL_IFA__CSB_SELECT CSB_SELECT
	@ingroup        CSB_CONTROL_IFA
	@param Address  0x0007D818
	@param Mask     0x00000002
	@param Shift    1
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CSB_CONTROL_IFA__MSK_CSB_SELECT                                                    0x00000002
#define PNIP_REG_CSB_CONTROL_IFA_SHFT_CSB_SELECT                                                    1
#define PNIP_REG_CSB_CONTROL_IFA_RSTV_CSB_SELECT                                                    0x00000000

	/**
	@defgroup       CSB_CONTROL_IFA__CSB_NEW_ENTRY CSB_NEW_ENTRY
	@ingroup        CSB_CONTROL_IFA
	@param Address  0x0007D818
	@param Mask     0x80000000
	@param Shift    31
	@param Access   r,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CSB_CONTROL_IFA__MSK_CSB_NEW_ENTRY                                                 0x80000000
#define PNIP_REG_CSB_CONTROL_IFA_SHFT_CSB_NEW_ENTRY                                                 31
#define PNIP_REG_CSB_CONTROL_IFA_RSTV_CSB_NEW_ENTRY                                                 0x00000000


	/**
	@defgroup       MRT_RR_RELOADVALUE_IFA MRT_RR_RELOADVALUE_IFA
	@ingroup        Register
	@param Address  0x0007D820
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  >= 2
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R3_REG_MRT_RR_RELOADVALUE_IFA                                                          0x0007D820
#define PNIP_R3_REG_MRT_RR_RELOADVALUE_IFA                                                          0x000006D4
#define PNIP_R3_REG_MRT_RR_RELOADVALUE_IFA_RST__VAL                                                 0x00000000

	/**
	@defgroup       MRT_RR_RELOADVALUE_IFA__MRT_RR_RELOADVALUE MRT_RR_RELOADVALUE
	@ingroup        MRT_RR_RELOADVALUE_IFA
	@param Address  0x0007D820
	@param Mask     0x0007FFFF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  >= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R3_REG_MRT_RR_RELOADVALUE_IFA__MSK_MRT_RR_RELOADVALUE                                  0x0007FFFF
#define PNIP_R3_REG_MRT_RR_RELOADVALUE_IFA_SHFT_MRT_RR_RELOADVALUE                                  0
#define PNIP_R3_REG_MRT_RR_RELOADVALUE_IFA_RSTV_MRT_RR_RELOADVALUE                                  0x00000000


	/**
	@defgroup       ACW_RINDEXSIZE_IFA ACW_RINDEXSIZE_IFA
	@ingroup        Register
	@param Address  0x0007D808
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_ACW_RINDEXSIZE_IFA                                                                 0x0007D808
#define PNIP_REG_ACW_RINDEXSIZE_IFA                                                                 0x000006D8
#define PNIP_REG_ACW_RINDEXSIZE_IFA_RST__VAL                                                        0x00000000

	/**
	@defgroup       ACW_RINDEXSIZE_IFA__ACW_RINDEXSIZE ACW_RINDEXSIZE
	@ingroup        ACW_RINDEXSIZE_IFA
	@param Address  0x0007D808
	@param Mask     0x0000000F
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_ACW_RINDEXSIZE_IFA__MSK_ACW_RINDEXSIZE                                             0x0000000F
#define PNIP_REG_ACW_RINDEXSIZE_IFA_SHFT_ACW_RINDEXSIZE                                             0
#define PNIP_REG_ACW_RINDEXSIZE_IFA_RSTV_ACW_RINDEXSIZE                                             0x00000000


	/**
	@defgroup       CPMCOMMAND_IF_CONTROL CPMCOMMAND_IF_CONTROL
	@ingroup        Register
	@param Address  0x0007D000
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_CPMCOMMAND_IF_CONTROL                                                              0x0007D000
#define PNIP_REG_CPMCOMMAND_IF_CONTROL                                                              0x000006DC
#define PNIP_REG_CPMCOMMAND_IF_CONTROL_RST__VAL                                                     0x00000000

	/**
	@defgroup       CPMCOMMAND_IF_CONTROL__F_CODE F_CODE
	@ingroup        CPMCOMMAND_IF_CONTROL
	@param Address  0x0007D000
	@param Mask     0x00000007
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CPMCOMMAND_IF_CONTROL__MSK_F_CODE                                                  0x00000007
#define PNIP_REG_CPMCOMMAND_IF_CONTROL_SHFT_F_CODE                                                  0
#define PNIP_REG_CPMCOMMAND_IF_CONTROL_RSTV_F_CODE                                                  0x00000000

	/**
	@defgroup       CPMCOMMAND_IF_CONTROL__IF_SELECT IF_SELECT
	@ingroup        CPMCOMMAND_IF_CONTROL
	@param Address  0x0007D000
	@param Mask     0x00000008
	@param Shift    3
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CPMCOMMAND_IF_CONTROL__MSK_IF_SELECT                                               0x00000008
#define PNIP_REG_CPMCOMMAND_IF_CONTROL_SHFT_IF_SELECT                                               3
#define PNIP_REG_CPMCOMMAND_IF_CONTROL_RSTV_IF_SELECT                                               0x00000000

	/**
	@defgroup       CPMCOMMAND_IF_CONTROL__CONFREQUEST CONFREQUEST
	@ingroup        CPMCOMMAND_IF_CONTROL
	@param Address  0x0007D000
	@param Mask     0x00000010
	@param Shift    4
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CPMCOMMAND_IF_CONTROL__MSK_CONFREQUEST                                             0x00000010
#define PNIP_REG_CPMCOMMAND_IF_CONTROL_SHFT_CONFREQUEST                                             4
#define PNIP_REG_CPMCOMMAND_IF_CONTROL_RSTV_CONFREQUEST                                             0x00000000

	/**
	@defgroup       CPMCOMMAND_IF_CONTROL__USER_ID USER_ID
	@ingroup        CPMCOMMAND_IF_CONTROL
	@param Address  0x0007D000
	@param Mask     0x000000E0
	@param Shift    5
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CPMCOMMAND_IF_CONTROL__MSK_USER_ID                                                 0x000000E0
#define PNIP_REG_CPMCOMMAND_IF_CONTROL_SHFT_USER_ID                                                 5
#define PNIP_REG_CPMCOMMAND_IF_CONTROL_RSTV_USER_ID                                                 0x00000000

	/**
	@defgroup       CPMCOMMAND_IF_CONTROL__COMMANDVALUE COMMANDVALUE
	@ingroup        CPMCOMMAND_IF_CONTROL
	@param Address  0x0007D000
	@param Mask     0xFFFFFF00
	@param Shift    8
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CPMCOMMAND_IF_CONTROL__MSK_COMMANDVALUE                                            0xFFFFFF00
#define PNIP_REG_CPMCOMMAND_IF_CONTROL_SHFT_COMMANDVALUE                                            8
#define PNIP_REG_CPMCOMMAND_IF_CONTROL_RSTV_COMMANDVALUE                                            0x00000000


	/**
	@defgroup       CPMERRSTATUS CPMERRSTATUS
	@ingroup        Register
	@param Address  0x0007D008
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,wt
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_CPMERRSTATUS                                                                       0x0007D008
#define PNIP_REG_CPMERRSTATUS                                                                       0x000006E0
#define PNIP_REG_CPMERRSTATUS_RST__VAL                                                              0x00000000

	/**
	@defgroup       CPMERRSTATUS__INT_CPM_DMA_ERR_G1 INT_CPM_DMA_ERR_G1
	@ingroup        CPMERRSTATUS
	@param Address  0x0007D008
	@param Mask     0x00000100
	@param Shift    8
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_CPMERRSTATUS__MSK_INT_CPM_DMA_ERR_G1                                            0x00000100
#define PNIP_R2_REG_CPMERRSTATUS_SHFT_INT_CPM_DMA_ERR_G1                                            8
#define PNIP_R2_REG_CPMERRSTATUS_RSTV_INT_CPM_DMA_ERR_G1                                            0x00000000

	/**
	@defgroup       CPMERRSTATUS__INT_CPM_DMA_ERR_G2 INT_CPM_DMA_ERR_G2
	@ingroup        CPMERRSTATUS
	@param Address  0x0007D008
	@param Mask     0x00000200
	@param Shift    9
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_CPMERRSTATUS__MSK_INT_CPM_DMA_ERR_G2                                            0x00000200
#define PNIP_R2_REG_CPMERRSTATUS_SHFT_INT_CPM_DMA_ERR_G2                                            9
#define PNIP_R2_REG_CPMERRSTATUS_RSTV_INT_CPM_DMA_ERR_G2                                            0x00000000

	/**
	@defgroup       CPMERRSTATUS__INT_CPM_DMA_ERR_G3 INT_CPM_DMA_ERR_G3
	@ingroup        CPMERRSTATUS
	@param Address  0x0007D008
	@param Mask     0x00000400
	@param Shift    10
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_CPMERRSTATUS__MSK_INT_CPM_DMA_ERR_G3                                            0x00000400
#define PNIP_R2_REG_CPMERRSTATUS_SHFT_INT_CPM_DMA_ERR_G3                                            10
#define PNIP_R2_REG_CPMERRSTATUS_RSTV_INT_CPM_DMA_ERR_G3                                            0x00000000

	/**
	@defgroup       CPMERRSTATUS__INT_CPM_ERR INT_CPM_ERR
	@ingroup        CPMERRSTATUS
	@param Address  0x0007D008
	@param Mask     0x00070000
	@param Shift    16
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CPMERRSTATUS__MSK_INT_CPM_ERR                                                      0x00070000
#define PNIP_REG_CPMERRSTATUS_SHFT_INT_CPM_ERR                                                      16
#define PNIP_REG_CPMERRSTATUS_RSTV_INT_CPM_ERR                                                      0x00000000

	/**
	@defgroup       CPMERRSTATUS__CPM_ERR_INTERFACE CPM_ERR_INTERFACE
	@ingroup        CPMERRSTATUS
	@param Address  0x0007D008
	@param Mask     0x00080000
	@param Shift    19
	@param Access   rh,wt
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CPMERRSTATUS__MSK_CPM_ERR_INTERFACE                                                0x00080000
#define PNIP_REG_CPMERRSTATUS_SHFT_CPM_ERR_INTERFACE                                                19
#define PNIP_REG_CPMERRSTATUS_RSTV_CPM_ERR_INTERFACE                                                0x00000000


	/**
	@defgroup       CPMERRADR CPMERRADR
	@ingroup        Register
	@param Address  0x0007D00C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_REG_CPMERRADR                                                                          0x0007D00C
#define PNIP_REG_CPMERRADR                                                                          0x000006E4
#define PNIP_REG_CPMERRADR_RST__VAL                                                                 0x00000000

	/**
	@defgroup       CPMERRADR__CPMERRADR CPMERRADR
	@ingroup        CPMERRADR
	@param Address  0x0007D00C
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   rh,
	@param Reset    0x00000000
	@param Version  == -1
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_REG_CPMERRADR__MSK_CPMERRADR                                                           0xFFFFFFFF
#define PNIP_REG_CPMERRADR_SHFT_CPMERRADR                                                           0
#define PNIP_REG_CPMERRADR_RSTV_CPMERRADR                                                           0x00000000


	/**
	@defgroup       CPM_OUTDATASTART CPM_OUTDATASTART
	@ingroup        Register
	@param Address  0x0007D424
	@param Mask     0xFFFFFFFF
	@param Shift    0
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R2_REG_CPM_OUTDATASTART                                                                0x0007D424
#define PNIP_R2_REG_CPM_OUTDATASTART                                                                0x000006E8
#define PNIP_R2_REG_CPM_OUTDATASTART_RST__VAL                                                       0x00000000

	/**
	@defgroup       CPM_OUTDATASTART__OUTDATASTART OUTDATASTART
	@ingroup        CPM_OUTDATASTART
	@param Address  0x0007D424
	@param Mask     0x000007FF
	@param Shift    0
	@param Access   r,w
	@param Reset    0x00000000
	@param Version  <= 2
	@param Type     == -1
	@param Port     == -1
	*/
#define PNIP_R2_REG_CPM_OUTDATASTART__MSK_OUTDATASTART                                              0x000007FF
#define PNIP_R2_REG_CPM_OUTDATASTART_SHFT_OUTDATASTART                                              0
#define PNIP_R2_REG_CPM_OUTDATASTART_RSTV_OUTDATASTART                                              0x00000000

	/**
	@defgroup       STATISTIC_RAM STATISTIC_RAM
	@ingroup        Memory
	@param Address  0x0000E000
	@param Length   0x00000100
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == 1
	*/
//#define PNIP_R2P1_RAM_STATISTIC_RAM_START                                                           0x0000E000
#define PNIP_R2P1_RAM_STATISTIC_RAM_START                                                           0x00000700
//#define PNIP_R2P1_RAM_STATISTIC_RAM_END                                                             0x0000E0FF
#define PNIP_R2P1_RAM_STATISTIC_RAM_END                                                             0x000007FF
#define PNIP_R2P1_RAM_STATISTIC_RAM_LEN                                                             0x00000100


	/**
	@defgroup       STATISTIC_RAM STATISTIC_RAM
	@ingroup        Memory
	@param Address  0x0000E000
	@param Length   0x00000200
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == 2
	*/
//#define PNIP_R2P2_RAM_STATISTIC_RAM_START                                                           0x0000E000
#define PNIP_R2P2_RAM_STATISTIC_RAM_START                                                           0x00000700
//#define PNIP_R2P2_RAM_STATISTIC_RAM_END                                                             0x0000E1FF
#define PNIP_R2P2_RAM_STATISTIC_RAM_END                                                             0x000008FF
#define PNIP_R2P2_RAM_STATISTIC_RAM_LEN                                                             0x00000200


	/**
	@defgroup       STATISTIC_RAM STATISTIC_RAM
	@ingroup        Memory
	@param Address  0x0000E000
	@param Length   0x00000300
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == 3
	*/
//#define PNIP_R2P3_RAM_STATISTIC_RAM_START                                                           0x0000E000
#define PNIP_R2P3_RAM_STATISTIC_RAM_START                                                           0x00000700
//#define PNIP_R2P3_RAM_STATISTIC_RAM_END                                                             0x0000E2FF
#define PNIP_R2P3_RAM_STATISTIC_RAM_END                                                             0x000009FF
#define PNIP_R2P3_RAM_STATISTIC_RAM_LEN                                                             0x00000300


	/**
	@defgroup       STATISTIC_RAM STATISTIC_RAM
	@ingroup        Memory
	@param Address  0x0000E000
	@param Length   0x00000400
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == 4
	*/
//#define PNIP_R2P4_RAM_STATISTIC_RAM_START                                                           0x0000E000
#define PNIP_R2P4_RAM_STATISTIC_RAM_START                                                           0x00000700
//#define PNIP_R2P4_RAM_STATISTIC_RAM_END                                                             0x0000E3FF
#define PNIP_R2P4_RAM_STATISTIC_RAM_END                                                             0x00000AFF
#define PNIP_R2P4_RAM_STATISTIC_RAM_LEN                                                             0x00000400


	/**
	@defgroup       STATISTIC_RAM STATISTIC_RAM
	@ingroup        Memory
	@param Address  0x0000E000
	@param Length   0x00000180
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == 1
	*/
//#define PNIP_R3P1_RAM_STATISTIC_RAM_START                                                           0x0000E000
#define PNIP_R3P1_RAM_STATISTIC_RAM_START                                                           0x00000700
//#define PNIP_R3P1_RAM_STATISTIC_RAM_END                                                             0x0000E17F
#define PNIP_R3P1_RAM_STATISTIC_RAM_END                                                             0x0000087F
#define PNIP_R3P1_RAM_STATISTIC_RAM_LEN                                                             0x00000180


	/**
	@defgroup       STATISTIC_RAM STATISTIC_RAM
	@ingroup        Memory
	@param Address  0x0000E000
	@param Length   0x00000280
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == 2
	*/
//#define PNIP_R3P2_RAM_STATISTIC_RAM_START                                                           0x0000E000
#define PNIP_R3P2_RAM_STATISTIC_RAM_START                                                           0x00000700
//#define PNIP_R3P2_RAM_STATISTIC_RAM_END                                                             0x0000E27F
#define PNIP_R3P2_RAM_STATISTIC_RAM_END                                                             0x0000097F
#define PNIP_R3P2_RAM_STATISTIC_RAM_LEN                                                             0x00000280


	/**
	@defgroup       STATISTIC_RAM STATISTIC_RAM
	@ingroup        Memory
	@param Address  0x0000E000
	@param Length   0x00000380
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == 3
	*/
//#define PNIP_R3P3_RAM_STATISTIC_RAM_START                                                           0x0000E000
#define PNIP_R3P3_RAM_STATISTIC_RAM_START                                                           0x00000700
//#define PNIP_R3P3_RAM_STATISTIC_RAM_END                                                             0x0000E37F
#define PNIP_R3P3_RAM_STATISTIC_RAM_END                                                             0x00000A7F
#define PNIP_R3P3_RAM_STATISTIC_RAM_LEN                                                             0x00000380


	/**
	@defgroup       STATISTIC_RAM STATISTIC_RAM
	@ingroup        Memory
	@param Address  0x0000E000
	@param Length   0x00000480
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == 4
	*/
//#define PNIP_R3P4_RAM_STATISTIC_RAM_START                                                           0x0000E000
#define PNIP_R3P4_RAM_STATISTIC_RAM_START                                                           0x00000700
//#define PNIP_R3P4_RAM_STATISTIC_RAM_END                                                             0x0000E47F
#define PNIP_R3P4_RAM_STATISTIC_RAM_END                                                             0x00000B7F
#define PNIP_R3P4_RAM_STATISTIC_RAM_LEN                                                             0x00000480


	/**
	@defgroup       SYNC_RAM SYNC_RAM
	@ingroup        Memory
	@param Address  0x0003C000
	@param Length   0x00000300
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == 2
	*/
//#define PNIP_R2P2_RAM_SYNC_RAM_START                                                                0x0003C000
#define PNIP_R2P2_RAM_SYNC_RAM_START                                                                0x00001000
//#define PNIP_R2P2_RAM_SYNC_RAM_END                                                                  0x0003C2FF
#define PNIP_R2P2_RAM_SYNC_RAM_END                                                                  0x000012FF
#define PNIP_R2P2_RAM_SYNC_RAM_LEN                                                                  0x00000300


	/**
	@defgroup       SYNC_RAM SYNC_RAM
	@ingroup        Memory
	@param Address  0x0003C000
	@param Length   0x00004000
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == 4
	*/
//#define PNIP_R2P4_RAM_SYNC_RAM_START                                                                0x0003C000
#define PNIP_R2P4_RAM_SYNC_RAM_START                                                                0x00001000
//#define PNIP_R2P4_RAM_SYNC_RAM_END                                                                  0x0003FFFF
#define PNIP_R2P4_RAM_SYNC_RAM_END                                                                  0x00004FFF
#define PNIP_R2P4_RAM_SYNC_RAM_LEN                                                                  0x00004000


	/**
	@defgroup       SYNC_RAM SYNC_RAM
	@ingroup        Memory
	@param Address  0x0003C000
	@param Length   0x00000300
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == 2
	*/
//#define PNIP_R3P2_RAM_SYNC_RAM_START                                                                0x0003C000
#define PNIP_R3P2_RAM_SYNC_RAM_START                                                                0x00001000
//#define PNIP_R3P2_RAM_SYNC_RAM_END                                                                  0x0003C2FF
#define PNIP_R3P2_RAM_SYNC_RAM_END                                                                  0x000012FF
#define PNIP_R3P2_RAM_SYNC_RAM_LEN                                                                  0x00000300


	/**
	@defgroup       SYNC_RAM SYNC_RAM
	@ingroup        Memory
	@param Address  0x0003C000
	@param Length   0x00000500
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == 4
	*/
//#define PNIP_R3P4_RAM_SYNC_RAM_START                                                                0x0003C000
#define PNIP_R3P4_RAM_SYNC_RAM_START                                                                0x00001000
//#define PNIP_R3P4_RAM_SYNC_RAM_END                                                                  0x0003C4FF
#define PNIP_R3P4_RAM_SYNC_RAM_END                                                                  0x000014FF
#define PNIP_R3P4_RAM_SYNC_RAM_LEN                                                                  0x00000500


	/**
	@defgroup       PACKDATA_RAM PACKDATA_RAM
	@ingroup        Memory
	@param Address  0x00058000
	@param Length   0x00008000
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == 4
	*/
//#define PNIP_R2P4_RAM_PACKDATA_RAM_START                                                            0x00058000
#define PNIP_R2P4_RAM_PACKDATA_RAM_START                                                            0x00005000
//#define PNIP_R2P4_RAM_PACKDATA_RAM_END                                                              0x0005FFFF
#define PNIP_R2P4_RAM_PACKDATA_RAM_END                                                              0x0000CFFF
#define PNIP_R2P4_RAM_PACKDATA_RAM_LEN                                                              0x00008000


	/**
	@defgroup       PACKDATA_RAM PACKDATA_RAM
	@ingroup        Memory
	@param Address  0x00058000
	@param Length   0x00006000
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == 2
	*/
//#define PNIP_R2P2_RAM_PACKDATA_RAM_START                                                            0x00058000
#define PNIP_R2P2_RAM_PACKDATA_RAM_START                                                            0x00005000
//#define PNIP_R2P2_RAM_PACKDATA_RAM_END                                                              0x0005DFFF
#define PNIP_R2P2_RAM_PACKDATA_RAM_END                                                              0x000AFFF
#define PNIP_R2P2_RAM_PACKDATA_RAM_LEN                                                              0x00006000


	/**
	@defgroup       PACKDATA_RAM PACKDATA_RAM
	@ingroup        Memory
	@param Address  0x00058000
	@param Length   0x00006000
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R3_RAM_PACKDATA_RAM_START                                                              0x00058000
#define PNIP_R3_RAM_PACKDATA_RAM_START                                                              0x00005000
//#define PNIP_R3_RAM_PACKDATA_RAM_END                                                                0x0005DFFF
#define PNIP_R3_RAM_PACKDATA_RAM_END                                                                0x0000AFFF
#define PNIP_R3_RAM_PACKDATA_RAM_LEN                                                                0x00006000


	/**
	@defgroup       CMDCTRL_RAM CMDCTRL_RAM
	@ingroup        Memory
	@param Address  0x00068000
	@param Length   0x00002000
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == 2
	*/
//#define PNIP_R2P2_RAM_CMDCTRL_RAM_START                                                             0x00068000
#define PNIP_R2P2_RAM_CMDCTRL_RAM_START                                                             0x0000D000
//#define PNIP_R2P2_RAM_CMDCTRL_RAM_END                                                               0x00069FFF
#define PNIP_R2P2_RAM_CMDCTRL_RAM_END                                                               0x0000EFFF
#define PNIP_R2P2_RAM_CMDCTRL_RAM_LEN                                                               0x00002000


	/**
	@defgroup       CMDCTRL_RAM CMDCTRL_RAM
	@ingroup        Memory
	@param Address  0x00068000
	@param Length   0x00008000
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == 4
	*/
//#define PNIP_R2P4_RAM_CMDCTRL_RAM_START                                                             0x00068000
#define PNIP_R2P4_RAM_CMDCTRL_RAM_START                                                             0x0000D000
//#define PNIP_R2P4_RAM_CMDCTRL_RAM_END                                                               0x0006FFFF
#define PNIP_R2P4_RAM_CMDCTRL_RAM_END                                                               0x00014FFF
#define PNIP_R2P4_RAM_CMDCTRL_RAM_LEN                                                               0x00008000


	/**
	@defgroup       CMDCTRL_RAM CMDCTRL_RAM
	@ingroup        Memory
	@param Address  0x00068000
	@param Length   0x00002800
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == 4
	*/
//#define PNIP_R3P4_RAM_CMDCTRL_RAM_START                                                             0x00068000
#define PNIP_R3P4_RAM_CMDCTRL_RAM_START                                                             0x0000D000
//#define PNIP_R3P4_RAM_CMDCTRL_RAM_END                                                               0x0006A7FF
#define PNIP_R3P4_RAM_CMDCTRL_RAM_END                                                               0x0000F7FF
#define PNIP_R3P4_RAM_CMDCTRL_RAM_LEN                                                               0x00002800


	/**
	@defgroup       CMDCTRL_RAM CMDCTRL_RAM
	@ingroup        Memory
	@param Address  0x00068000
	@param Length   0x00002800
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == 2
	*/
//#define PNIP_R3P2_RAM_CMDCTRL_RAM_START                                                             0x00068000
#define PNIP_R3P2_RAM_CMDCTRL_RAM_START                                                             0x0000D000
//#define PNIP_R3P2_RAM_CMDCTRL_RAM_END                                                               0x0006A7FF
#define PNIP_R3P2_RAM_CMDCTRL_RAM_END                                                               0x0000F7FF
#define PNIP_R3P2_RAM_CMDCTRL_RAM_LEN                                                               0x00002800


	/**
	@defgroup       APICTRL_RAM APICTRL_RAM
	@ingroup        Memory
	@param Address  0x00080000
	@param Length   0x00080000
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == 4
	*/
//#define PNIP_R2P4_RAM_APICTRL_RAM_START                                                             0x00080000
#define PNIP_R2P4_RAM_APICTRL_RAM_START                                                             0x00015000
//#define PNIP_R2P4_RAM_APICTRL_RAM_END                                                               0x000FFFFF
#define PNIP_R2P4_RAM_APICTRL_RAM_END                                                               0x00094FFF
#define PNIP_R2P4_RAM_APICTRL_RAM_LEN                                                               0x00080000


	/**
	@defgroup       APICTRL_RAM APICTRL_RAM
	@ingroup        Memory
	@param Address  0x00080000
	@param Length   0x00004000
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == 2
	*/
//#define PNIP_R2P2_RAM_APICTRL_RAM_START                                                             0x00080000
#define PNIP_R2P2_RAM_APICTRL_RAM_START                                                             0x00015000
//#define PNIP_R2P2_RAM_APICTRL_RAM_END                                                               0x00083FFF
#define PNIP_R2P2_RAM_APICTRL_RAM_END                                                               0x00019FFF
#define PNIP_R2P2_RAM_APICTRL_RAM_LEN                                                               0x00004000


	/**
	@defgroup       APICTRL_RAM APICTRL_RAM
	@ingroup        Memory
	@param Address  0x00080000
	@param Length   0x00028800
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == 4
	*/
//#define PNIP_R3P4_RAM_APICTRL_RAM_START                                                             0x00080000
#define PNIP_R3P4_RAM_APICTRL_RAM_START                                                             0x00015000
//#define PNIP_R3P4_RAM_APICTRL_RAM_END                                                               0x000A87FF
#define PNIP_R3P4_RAM_APICTRL_RAM_END                                                               0x0003D7FF
#define PNIP_R3P4_RAM_APICTRL_RAM_LEN                                                               0x00028800


	/**
	@defgroup       APICTRL_RAM APICTRL_RAM
	@ingroup        Memory
	@param Address  0x00080000
	@param Length   0x00025800
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == 2
	*/
//#define PNIP_R3P2_RAM_APICTRL_RAM_START                                                             0x00080000
#define PNIP_R3P2_RAM_APICTRL_RAM_START                                                             0x00015000
//#define PNIP_R3P2_RAM_APICTRL_RAM_END                                                               0x000A57FF
#define PNIP_R3P2_RAM_APICTRL_RAM_END                                                               0x0003A7FF
#define PNIP_R3P2_RAM_APICTRL_RAM_LEN                                                               0x00025800


	/**
	@defgroup       APINRTCTRL_RAM APINRTCTRL_RAM
	@ingroup        Memory
	@param Address  0x000C0000
	@param Length   0x00005000
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == 4
	*/
//#define PNIP_R3P4_RAM_APINRTCTRL_RAM_START                                                          0x000C0000
#define PNIP_R3P4_RAM_APINRTCTRL_RAM_START                                                          0x0003E000
//#define PNIP_R3P4_RAM_APINRTCTRL_RAM_END                                                            0x000C4FFF
#define PNIP_R3P4_RAM_APINRTCTRL_RAM_END                                                            0x00042FFF
#define PNIP_R3P4_RAM_APINRTCTRL_RAM_LEN                                                            0x00005000


	/**
	@defgroup       APINRTCTRL_RAM APINRTCTRL_RAM
	@ingroup        Memory
	@param Address  0x000C0000
	@param Length   0x00004800
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == 2
	*/
//#define PNIP_R3P2_RAM_APINRTCTRL_RAM_START                                                          0x000C0000
#define PNIP_R3P2_RAM_APINRTCTRL_RAM_START                                                          0x0003E000
//#define PNIP_R3P2_RAM_APINRTCTRL_RAM_END                                                            0x000C47FF
#define PNIP_R3P2_RAM_APINRTCTRL_RAM_END                                                            0x000427FF
#define PNIP_R3P2_RAM_APINRTCTRL_RAM_LEN                                                            0x00004800


	/**
	@defgroup       APIPST_RAM APIPST_RAM
	@ingroup        Memory
	@param Address  0x000E0000
	@param Length   0x00003000
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == -1
	*/
//#define PNIP_R3_RAM_APIPST_RAM_START                                                                0x000E0000
#define PNIP_R3_RAM_APIPST_RAM_START                                                                0x00043000
//#define PNIP_R3_RAM_APIPST_RAM_END                                                                  0x000E2FFF
#define PNIP_R3_RAM_APIPST_RAM_END                                                                  0x00045FFF
#define PNIP_R3_RAM_APIPST_RAM_LEN                                                                  0x00003000


	/**
	@defgroup       FDB_RAM FDB_RAM
	@ingroup        Memory
	@param Address  0x00100000
	@param Length   0x00003000
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == 2
	*/
//#define PNIP_R2P2_RAM_FDB_RAM_START                                                                 0x00100000
#define PNIP_R2P2_RAM_FDB_RAM_START                                                                 0x00046000
//#define PNIP_R2P2_RAM_FDB_RAM_END                                                                   0x00102FFF
#define PNIP_R2P2_RAM_FDB_RAM_END                                                                   0x00048FFF
#define PNIP_R2P2_RAM_FDB_RAM_LEN                                                                   0x00003000


	/**
	@defgroup       FDB_RAM FDB_RAM
	@ingroup        Memory
	@param Address  0x00100000
	@param Length   0x0001C000
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == 4
	*/
//#define PNIP_R2P4_RAM_FDB_RAM_START                                                                 0x00100000
#define PNIP_R2P4_RAM_FDB_RAM_START                                                                 0x00046000
//#define PNIP_R2P4_RAM_FDB_RAM_END                                                                   0x0011BFFF
#define PNIP_R2P4_RAM_FDB_RAM_END                                                                   0x00061FFF
#define PNIP_R2P4_RAM_FDB_RAM_LEN                                                                   0x0001C000


	/**
	@defgroup       FDB_RAM FDB_RAM
	@ingroup        Memory
	@param Address  0x00100000
	@param Length   0x00005000
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == 2
	*/
//#define PNIP_R3P2_RAM_FDB_RAM_START                                                                 0x00100000
#define PNIP_R3P2_RAM_FDB_RAM_START                                                                 0x00046000
//#define PNIP_R3P2_RAM_FDB_RAM_END                                                                   0x00104FFF
#define PNIP_R3P2_RAM_FDB_RAM_END                                                                   0x0004BFFF
#define PNIP_R3P2_RAM_FDB_RAM_LEN                                                                   0x00005000


	/**
	@defgroup       FDB_RAM FDB_RAM
	@ingroup        Memory
	@param Address  0x00100000
	@param Length   0x00007000
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == 4
	*/
//#define PNIP_R3P4_RAM_FDB_RAM_START                                                                 0x00100000
#define PNIP_R3P4_RAM_FDB_RAM_START                                                                 0x00046000
//#define PNIP_R3P4_RAM_FDB_RAM_END                                                                   0x00106FFF
#define PNIP_R3P4_RAM_FDB_RAM_END                                                                   0x0004CFFF
#define PNIP_R3P4_RAM_FDB_RAM_LEN                                                                   0x00007000


	/**
	@defgroup       VLAN_RAM VLAN_RAM
	@ingroup        Memory
	@param Address  0x0011C000
	@param Length   0x00004000
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == 4
	*/
//#define PNIP_R2_RAM_VLAN_RAM_START                                                                  0x0011C000
#define PNIP_R2_RAM_VLAN_RAM_START                                                                  0x00062000
//#define PNIP_R2_RAM_VLAN_RAM_END                                                                    0x0011FFFF
#define PNIP_R2_RAM_VLAN_RAM_END                                                                    0x00065FFF
#define PNIP_R2_RAM_VLAN_RAM_LEN                                                                    0x00004000


	/**
	@defgroup       VLAN_RAM VLAN_RAM
	@ingroup        Memory
	@param Address  0x0011C000
	@param Length   0x00000100
	@param Access   r,w
	@param Version  <= 2
	@param Type     == FPGA
	@param Port     == 2
	*/
//#define PNIP_R2F0_RAM_VLAN_RAM_START                                                                0x0011C000
#define PNIP_R2F0_RAM_VLAN_RAM_START                                                                0x00062000
//#define PNIP_R2F0_RAM_VLAN_RAM_END                                                                  0x0011C0FF
#define PNIP_R2F0_RAM_VLAN_RAM_END                                                                  0x000620FF
#define PNIP_R2F0_RAM_VLAN_RAM_LEN                                                                  0x00000100


	/**
	@defgroup       VLAN_RAM VLAN_RAM
	@ingroup        Memory
	@param Address  0x0011C000
	@param Length   0x00000180
	@param Access   r,w
	@param Version  <= 2
	@param Type     == ASIC
	@param Port     == 2
	*/
//#define PNIP_R2A0_RAM_VLAN_RAM_START                                                                0x0011C000
#define PNIP_R2A0_RAM_VLAN_RAM_START                                                                0x00062000
//#define PNIP_R2A0_RAM_VLAN_RAM_END                                                                  0x0011C17F
#define PNIP_R2A0_RAM_VLAN_RAM_END                                                                  0x0006217F
#define PNIP_R2A0_RAM_VLAN_RAM_LEN                                                                  0x00000180


	/**
	@defgroup       VLAN_RAM VLAN_RAM
	@ingroup        Memory
	@param Address  0x0011C000
	@param Length   0x00000180
	@param Access   r,w
	@param Version  >= 3
	@param Type     == ASIC
	@param Port     == 2
	*/
//#define PNIP_R3A0P2_RAM_VLAN_RAM_START                                                              0x0011C000
#define PNIP_R3A0P2_RAM_VLAN_RAM_START                                                              0x00062000
//#define PNIP_R3A0P2_RAM_VLAN_RAM_END                                                                0x0011C17F
#define PNIP_R3A0P2_RAM_VLAN_RAM_END                                                                0x0006217F
#define PNIP_R3A0P2_RAM_VLAN_RAM_LEN                                                                0x00000180


	/**
	@defgroup       VLAN_RAM VLAN_RAM
	@ingroup        Memory
	@param Address  0x0011C000
	@param Length   0x00000180
	@param Access   r,w
	@param Version  >= 3
	@param Type     == ASIC
	@param Port     == 4
	*/
//#define PNIP_R3A0P4_RAM_VLAN_RAM_START                                                              0x0011C000
#define PNIP_R3A0P4_RAM_VLAN_RAM_START                                                              0x00062000
//#define PNIP_R3A0P4_RAM_VLAN_RAM_END                                                                0x0011C17F
#define PNIP_R3A0P4_RAM_VLAN_RAM_END                                                                0x0006217F
#define PNIP_R3A0P4_RAM_VLAN_RAM_LEN                                                                0x00000180


	/**
	@defgroup       VLAN_RAM VLAN_RAM
	@ingroup        Memory
	@param Address  0x0011C000
	@param Length   0x00000100
	@param Access   r,w
	@param Version  >= 3
	@param Type     == FPGA
	@param Port     == 2
	*/
//#define PNIP_R3F0P2_RAM_VLAN_RAM_START                                                              0x0011C000
#define PNIP_R3F0P2_RAM_VLAN_RAM_START                                                              0x00062000
//#define PNIP_R3F0P2_RAM_VLAN_RAM_END                                                                0x0011C0FF
#define PNIP_R3F0P2_RAM_VLAN_RAM_END                                                                0x000620FF
#define PNIP_R3F0P2_RAM_VLAN_RAM_LEN                                                                0x00000100


	/**
	@defgroup       VLAN_RAM VLAN_RAM
	@ingroup        Memory
	@param Address  0x0011C000
	@param Length   0x00000100
	@param Access   r,w
	@param Version  >= 3
	@param Type     == FPGA
	@param Port     == 4
	*/
//#define PNIP_R3F0P4_RAM_VLAN_RAM_START                                                              0x0011C000
#define PNIP_R3F0P4_RAM_VLAN_RAM_START                                                              0x00062000
//#define PNIP_R3F0P4_RAM_VLAN_RAM_END                                                                0x0011C0FF
#define PNIP_R3F0P4_RAM_VLAN_RAM_END                                                                0x000620FF
#define PNIP_R3F0P4_RAM_VLAN_RAM_LEN                                                                0x00000100


	/**
	@defgroup       QUEUECTRL_RAM QUEUECTRL_RAM
	@ingroup        Memory
	@param Address  0x00120000
	@param Length   0x00004600
	@param Access   r,w
	@param Version  == 1
	@param Type     == -1
	@param Port     == 2
	*/
//#define PNIP_R1_RAM_QUEUECTRL_RAM_START                                                             0x00120000
#define PNIP_R1_RAM_QUEUECTRL_RAM_START                                                             0x00066000
//#define PNIP_R1_RAM_QUEUECTRL_RAM_END                                                               0x001245FF
#define PNIP_R1_RAM_QUEUECTRL_RAM_END                                                               0x0006A5FF
#define PNIP_R1_RAM_QUEUECTRL_RAM_LEN                                                               0x00004600


	/**
	@defgroup       QUEUECTRL_RAM QUEUECTRL_RAM
	@ingroup        Memory
	@param Address  0x00120000
	@param Length   0x00020000
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == 4
	*/
//#define PNIP_R2P4_RAM_QUEUECTRL_RAM_START                                                           0x00120000
#define PNIP_R2P4_RAM_QUEUECTRL_RAM_START                                                           0x00066000
//#define PNIP_R2P4_RAM_QUEUECTRL_RAM_END                                                             0x0013FFFF
#define PNIP_R2P4_RAM_QUEUECTRL_RAM_END                                                             0x00085FFF
#define PNIP_R2P4_RAM_QUEUECTRL_RAM_LEN                                                             0x00020000


	/**
	@defgroup       QUEUECTRL_RAM QUEUECTRL_RAM
	@ingroup        Memory
	@param Address  0x00120000
	@param Length   0x00005280
	@param Access   r,w
	@param Version  == 2
	@param Type     == -1
	@param Port     == 2
	*/
//#define PNIP_R2P2_RAM_QUEUECTRL_RAM_START                                                           0x00120000
#define PNIP_R2P2_RAM_QUEUECTRL_RAM_START                                                           0x00066000
//#define PNIP_R2P2_RAM_QUEUECTRL_RAM_END                                                             0x0012527F
#define PNIP_R2P2_RAM_QUEUECTRL_RAM_END                                                             0x0006B27F
#define PNIP_R2P2_RAM_QUEUECTRL_RAM_LEN                                                             0x00005280


	/**
	@defgroup       QUEUECTRL_RAM QUEUECTRL_RAM
	@ingroup        Memory
	@param Address  0x00120000
	@param Length   0x0000AA80
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == 2
	*/
//#define PNIP_R3P2_RAM_QUEUECTRL_RAM_START                                                           0x00120000
#define PNIP_R3P2_RAM_QUEUECTRL_RAM_START                                                           0x00066000
//#define PNIP_R3P2_RAM_QUEUECTRL_RAM_END                                                             0x0012AA7F
#define PNIP_R3P2_RAM_QUEUECTRL_RAM_END                                                             0x00070A7F
#define PNIP_R3P2_RAM_QUEUECTRL_RAM_LEN                                                             0x0000AA80


	/**
	@defgroup       QUEUECTRL_RAM QUEUECTRL_RAM
	@ingroup        Memory
	@param Address  0x00120000
	@param Length   0x00014B00
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == 4
	*/
//#define PNIP_R3P4_RAM_QUEUECTRL_RAM_START                                                           0x00120000
#define PNIP_R3P4_RAM_QUEUECTRL_RAM_START                                                           0x00066000
//#define PNIP_R3P4_RAM_QUEUECTRL_RAM_END                                                             0x00134AFF
#define PNIP_R3P4_RAM_QUEUECTRL_RAM_END                                                             0x0007AAFF
#define PNIP_R3P4_RAM_QUEUECTRL_RAM_LEN                                                             0x00014B00


	/**
	@defgroup       QUEUEDATA_RAM QUEUEDATA_RAM
	@ingroup        Memory
	@param Address  0x00140000
	@param Length   0x00011800
	@param Access   r,w
	@param Version  == 1
	@param Type     == -1
	@param Port     == 2
	*/
//#define PNIP_R1_RAM_QUEUEDATA_RAM_START                                                             0x00140000
#define PNIP_R1_RAM_QUEUEDATA_RAM_START                                                             0x00086000
//#define PNIP_R1_RAM_QUEUEDATA_RAM_END                                                               0x001517FF
#define PNIP_R1_RAM_QUEUEDATA_RAM_END                                                               0x000977FF
#define PNIP_R1_RAM_QUEUEDATA_RAM_LEN                                                               0x00011800


	/**
	@defgroup       QUEUEDATA_RAM QUEUEDATA_RAM
	@ingroup        Memory
	@param Address  0x00140000
	@param Length   0x000C0000
	@param Access   r,w
	@param Version  <= 2
	@param Type     == -1
	@param Port     == 4
	*/
//#define PNIP_R2P4_RAM_QUEUEDATA_RAM_START                                                           0x00140000
#define PNIP_R2P4_RAM_QUEUEDATA_RAM_START                                                           0x00086000
//#define PNIP_R2P4_RAM_QUEUEDATA_RAM_END                                                             0x001FFFFF
#define PNIP_R2P4_RAM_QUEUEDATA_RAM_END                                                             0x00145FFF
#define PNIP_R2P4_RAM_QUEUEDATA_RAM_LEN                                                             0x000C0000


	/**
	@defgroup       QUEUEDATA_RAM QUEUEDATA_RAM
	@ingroup        Memory
	@param Address  0x00140000
	@param Length   0x00014A00
	@param Access   r,w
	@param Version  == 2
	@param Type     == -1
	@param Port     == 2
	*/
//#define PNIP_R2P2_RAM_QUEUEDATA_RAM_START                                                           0x00140000
#define PNIP_R2P2_RAM_QUEUEDATA_RAM_START                                                           0x00086000
//#define PNIP_R2P2_RAM_QUEUEDATA_RAM_END                                                             0x001549FF
#define PNIP_R2P2_RAM_QUEUEDATA_RAM_END                                                             0x0009A9FF
#define PNIP_R2P2_RAM_QUEUEDATA_RAM_LEN                                                             0x00014A00


	/**
	@defgroup       QUEUEDATA_RAM QUEUEDATA_RAM
	@ingroup        Memory
	@param Address  0x00140000
	@param Length   0x00052C00
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == 4
	*/
//#define PNIP_R3P4_RAM_QUEUEDATA_RAM_START                                                           0x00140000
#define PNIP_R3P4_RAM_QUEUEDATA_RAM_START                                                           0x00086000
//#define PNIP_R3P4_RAM_QUEUEDATA_RAM_END                                                             0x00192BFF
#define PNIP_R3P4_RAM_QUEUEDATA_RAM_END                                                             0x000D8BFF
#define PNIP_R3P4_RAM_QUEUEDATA_RAM_LEN                                                             0x00052C00


	/**
	@defgroup       QUEUEDATA_RAM QUEUEDATA_RAM
	@ingroup        Memory
	@param Address  0x00140000
	@param Length   0x0002AA00
	@param Access   r,w
	@param Version  >= 3
	@param Type     == -1
	@param Port     == 2
	*/
//#define PNIP_R3P2_RAM_QUEUEDATA_RAM_START                                                           0x00140000
#define PNIP_R3P2_RAM_QUEUEDATA_RAM_START                                                           0x00086000
//#define PNIP_R3P2_RAM_QUEUEDATA_RAM_END                                                             0x0016A9FF
#define PNIP_R3P2_RAM_QUEUEDATA_RAM_END                                                             0x000B09FF
#define PNIP_R3P2_RAM_QUEUEDATA_RAM_LEN                                                             0x0002AA00




#ifdef __cplusplus
}
#endif

#endif
