

================================================================
== Vitis HLS Report for 'channel_gen_Pipeline_VITIS_LOOP_207_15'
================================================================
* Date:           Wed Sep 14 20:24:08 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  5.745 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|        ?|  60.000 ns|         ?|    3|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_207_15  |        1|        ?|         2|          1|          1|  1 ~ ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 5 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%lhs_V = alloca i32 1"   --->   Operation 6 'alloca' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%lhs_V_6 = alloca i32 1"   --->   Operation 7 'alloca' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%TAPS_NUM_5_reload_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %TAPS_NUM_5_reload"   --->   Operation 8 'read' 'TAPS_NUM_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%conv_i_i_i205_le3926_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %conv_i_i_i205_le3926"   --->   Operation 9 'read' 'conv_i_i_i205_le3926_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%conv_i_i_i131_le3933_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %conv_i_i_i131_le3933"   --->   Operation 10 'read' 'conv_i_i_i131_le3933_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%TAPS_NUM_5_reload_cast = zext i31 %TAPS_NUM_5_reload_read"   --->   Operation 11 'zext' 'TAPS_NUM_5_reload_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 %conv_i_i_i131_le3933_read, i22 %lhs_V_6"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 %conv_i_i_i205_le3926_read, i22 %lhs_V"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i_V"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_V_3 = load i4 %i_V"   --->   Operation 16 'load' 'i_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln1057 = zext i4 %i_V_3"   --->   Operation 18 'zext' 'zext_ln1057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.99ns)   --->   "%icmp_ln1057 = icmp_ult  i32 %zext_ln1057, i32 %TAPS_NUM_5_reload_cast"   --->   Operation 19 'icmp' 'icmp_ln1057' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.79ns)   --->   "%i_V_4 = add i4 %i_V_3, i4 1"   --->   Operation 21 'add' 'i_V_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln207 = br i1 %icmp_ln1057, void %._crit_edge3823.loopexit.exitStub, void %_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271.split" [../channel_code/channel_gen.cpp:207]   --->   Operation 22 'br' 'br_ln207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln573 = zext i4 %i_V_3"   --->   Operation 23 'zext' 'zext_ln573' <Predicate = (icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%weight_9taps_addr = getelementptr i15 %weight_9taps, i64 0, i64 %zext_ln573"   --->   Operation 24 'getelementptr' 'weight_9taps_addr' <Predicate = (icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (0.67ns)   --->   "%weight_9taps_load = load i4 %weight_9taps_addr"   --->   Operation 25 'load' 'weight_9taps_load' <Predicate = (icmp_ln1057)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%n_9taps_V_addr = getelementptr i22 %n_9taps_V, i64 0, i64 %zext_ln573"   --->   Operation 26 'getelementptr' 'n_9taps_V_addr' <Predicate = (icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (0.67ns)   --->   "%n_9taps_V_load = load i4 %n_9taps_V_addr"   --->   Operation 27 'load' 'n_9taps_V_load' <Predicate = (icmp_ln1057)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 9> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%x_real_9taps_V_addr = getelementptr i22 %x_real_9taps_V, i64 0, i64 %zext_ln573"   --->   Operation 28 'getelementptr' 'x_real_9taps_V_addr' <Predicate = (icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (0.67ns)   --->   "%x_real_9taps_V_load = load i4 %x_real_9taps_V_addr"   --->   Operation 29 'load' 'x_real_9taps_V_load' <Predicate = (icmp_ln1057)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 9> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%x_imag_9taps_V_addr = getelementptr i22 %x_imag_9taps_V, i64 0, i64 %zext_ln573"   --->   Operation 30 'getelementptr' 'x_imag_9taps_V_addr' <Predicate = (icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (0.67ns)   --->   "%x_imag_9taps_V_load = load i4 %x_imag_9taps_V_addr"   --->   Operation 31 'load' 'x_imag_9taps_V_load' <Predicate = (icmp_ln1057)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 9> <RAM>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln870 = store i4 %i_V_4, i4 %i_V"   --->   Operation 32 'store' 'store_ln870' <Predicate = (icmp_ln1057)> <Delay = 0.42>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%lhs_V_load = load i22 %lhs_V"   --->   Operation 56 'load' 'lhs_V_load' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%lhs_V_6_load = load i22 %lhs_V_6"   --->   Operation 57 'load' 'lhs_V_6_load' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i22P0A, i22 %lhs_V_6_out, i22 %lhs_V_6_load"   --->   Operation 58 'write' 'write_ln0' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i22P0A, i22 %lhs_V_out, i22 %lhs_V_load"   --->   Operation 59 'write' 'write_ln0' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (!icmp_ln1057)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.74>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%lhs_V_load_1 = load i22 %lhs_V"   --->   Operation 33 'load' 'lhs_V_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%lhs_V_6_load_1 = load i22 %lhs_V_6"   --->   Operation 34 'load' 'lhs_V_6_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../channel_code/channel_gen.cpp:18]   --->   Operation 35 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (0.67ns)   --->   "%weight_9taps_load = load i4 %weight_9taps_addr"   --->   Operation 36 'load' 'weight_9taps_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i15 %weight_9taps_load"   --->   Operation 37 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/2] (0.67ns)   --->   "%n_9taps_V_load = load i4 %n_9taps_V_addr"   --->   Operation 38 'load' 'n_9taps_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 9> <RAM>
ST_2 : Operation 39 [1/1] (0.91ns)   --->   "%r_V = add i22 %n_9taps_V_load, i22 %zext_ln712"   --->   Operation 39 'add' 'r_V' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/2] (0.67ns)   --->   "%x_real_9taps_V_load = load i4 %x_real_9taps_V_addr"   --->   Operation 40 'load' 'x_real_9taps_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 9> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i22 %x_real_9taps_V_load"   --->   Operation 41 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1171_1 = sext i22 %r_V"   --->   Operation 42 'sext' 'sext_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%lhs_V_5 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i22.i15, i22 %lhs_V_load_1, i15 0"   --->   Operation 43 'bitconcatenate' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.70ns)   --->   "%mul_ln1245 = mul i37 %sext_ln1171, i37 %sext_ln1171_1"   --->   Operation 44 'mul' 'mul_ln1245' <Predicate = true> <Delay = 2.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.02ns)   --->   "%ret_V = add i37 %lhs_V_5, i37 %mul_ln1245"   --->   Operation 45 'add' 'ret_V' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i22 @_ssdm_op_PartSelect.i22.i37.i32.i32, i37 %ret_V, i32 15, i32 36"   --->   Operation 46 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/2] (0.67ns)   --->   "%x_imag_9taps_V_load = load i4 %x_imag_9taps_V_addr"   --->   Operation 47 'load' 'x_imag_9taps_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 9> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1171_2 = sext i22 %x_imag_9taps_V_load"   --->   Operation 48 'sext' 'sext_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%lhs_V_7 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i22.i15, i22 %lhs_V_6_load_1, i15 0"   --->   Operation 49 'bitconcatenate' 'lhs_V_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (2.70ns)   --->   "%mul_ln1245_1 = mul i37 %sext_ln1171_2, i37 %sext_ln1171_1"   --->   Operation 50 'mul' 'mul_ln1245_1' <Predicate = true> <Delay = 2.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.02ns)   --->   "%ret_V_12 = add i37 %lhs_V_7, i37 %mul_ln1245_1"   --->   Operation 51 'add' 'ret_V_12' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln717_1 = partselect i22 @_ssdm_op_PartSelect.i22.i37.i32.i32, i37 %ret_V_12, i32 15, i32 36"   --->   Operation 52 'partselect' 'trunc_ln717_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln717 = store i22 %trunc_ln717_1, i22 %lhs_V_6"   --->   Operation 53 'store' 'store_ln717' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln717 = store i22 %trunc_ln, i22 %lhs_V"   --->   Operation 54 'store' 'store_ln717' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271"   --->   Operation 55 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 1.42ns
The critical path consists of the following:
	'alloca' operation ('i.V') [10]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [22]  (0 ns)
	'add' operation ('i.V') [27]  (0.797 ns)
	'store' operation ('store_ln870') of variable 'i.V' on local variable 'i.V' [57]  (0.427 ns)
	blocking operation 0.201 ns on control path)

 <State 2>: 5.75ns
The critical path consists of the following:
	'load' operation ('weight_9taps_load') on array 'weight_9taps' [35]  (0.677 ns)
	'add' operation ('r.V') [39]  (0.914 ns)
	'mul' operation ('mul_ln1245_1') [52]  (2.7 ns)
	'add' operation ('ret.V') [53]  (1.03 ns)
	'store' operation ('store_ln717') of variable 'trunc_ln717_1' on local variable 'lhs.V' [55]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
