// Seed: 3698185028
module module_0 (
    input uwire id_0#(.id_36(1'h0)),
    input wor id_1,
    input tri id_2,
    output supply0 id_3,
    output wire id_4
    , id_37,
    output tri id_5,
    input supply1 id_6,
    input uwire id_7,
    input tri id_8,
    input tri0 id_9,
    input wor id_10,
    output wire id_11,
    input wire id_12,
    output supply1 id_13,
    input tri0 id_14,
    output uwire id_15
    , id_38,
    output wire id_16,
    input wire id_17,
    output tri id_18,
    input uwire id_19,
    output tri0 id_20,
    input tri0 id_21,
    input tri id_22,
    input tri0 id_23,
    output wor id_24,
    input wand id_25,
    output tri0 id_26,
    input tri id_27,
    input uwire id_28,
    input uwire id_29,
    output tri id_30,
    output tri1 id_31,
    input uwire id_32,
    input tri0 id_33,
    output tri id_34
);
  wire id_39;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    output supply0 id_2,
    output supply0 id_3,
    output wor id_4,
    output tri0 id_5,
    input uwire id_6,
    input wor id_7,
    input tri1 id_8,
    input supply0 id_9,
    input uwire id_10,
    input logic id_11,
    input supply0 id_12,
    output tri1 id_13,
    input supply0 id_14,
    output wor id_15,
    output logic id_16,
    output uwire id_17,
    output supply0 id_18,
    output tri0 id_19,
    output tri id_20,
    output tri0 id_21
);
  assign id_21 = id_9;
  module_0(
      id_9,
      id_10,
      id_8,
      id_19,
      id_5,
      id_19,
      id_0,
      id_12,
      id_7,
      id_10,
      id_9,
      id_15,
      id_10,
      id_5,
      id_8,
      id_15,
      id_21,
      id_10,
      id_1,
      id_9,
      id_4,
      id_7,
      id_10,
      id_7,
      id_4,
      id_0,
      id_4,
      id_0,
      id_0,
      id_0,
      id_5,
      id_15,
      id_12,
      id_6,
      id_5
  );
  assign id_16 = 1'b0;
  wire id_23;
  logic [7:0] id_24 = id_24[1];
  function id_25;
    input id_26;
    begin
      id_16 <= id_11;
    end
  endfunction
  wire id_27;
  wire id_28 = id_27;
endmodule
