// Seed: 3970918484
module module_0;
  bit id_1;
  assign id_1 = id_1;
  logic id_2 = 1;
  always @(posedge -1 or posedge id_1) begin : LABEL_0
    if (1) begin : LABEL_1
      do id_1 <= id_2; while (id_1);
    end else begin : LABEL_2
      if (1 == 1) id_2 <= 1'b0;
    end
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  localparam id_8 = 1;
  localparam id_9 = -1'b0;
  assign id_6 = id_5;
  module_0 modCall_1 ();
  wire id_10, id_11, id_12;
endmodule
