Vivado Simulator 2018.2
Time resolution is 1 ps
clk=1,rst=0,s=0,r=0,q=0,qbar=1
clk=1,rst=0,s=0,r=1,q=0,qbar=1
clk=1,rst=0,s=1,r=0,q=0,qbar=0
clk=1,rst=0,s=1,r=1,q=0,qbar=0
$finish called at time : 80 ns : File "D:/MTech 1St sem Materials/Analog IC Design/FPGA/SR_flipflop/SR_flipflop.srcs/sources_1/new/sr_ff_tb.v" Line 46
