// Seed: 3220304918
module module_0 (
    input wire id_0,
    input wor id_1,
    output uwire id_2,
    input uwire id_3,
    input supply0 id_4,
    input wire id_5,
    output wand id_6
);
  assign id_2 = 1;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    input logic id_2,
    input supply1 id_3,
    output wand id_4,
    output supply1 id_5
    , id_7, id_8
);
  assign id_4 = 1'b0;
  logic id_9;
  assign id_8 = id_2;
  module_0(
      id_3, id_3, id_1, id_0, id_3, id_3, id_5
  ); id_10 :
  assert property (@(id_8) id_9)
  else begin
    begin
      id_7 <= 1 * 1;
    end
  end
  wire id_11;
  always #0;
endmodule
