// Seed: 4228789118
`timescale 1 ps / 1 ps
module module_0 (
    input  id_0,
    input  id_1,
    input  id_2,
    output id_3,
    output id_4
);
  assign id_4 = 1;
  integer id_5;
  logic   id_6;
  type_9 id_7 (
      .id_0(id_6 === id_0),
      .id_1((id_5)),
      .id_2(!id_2),
      .id_3(1),
      .id_4(1),
      .id_5((id_2 == 1)),
      .id_6(1),
      .id_7(1),
      .id_8(1)
  );
endmodule
