# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1 \
    name inB_15_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_inB_15_0_out \
    op interface \
    ports { inB_15_0_out { O 32 vector } inB_15_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2 \
    name inB_14_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_inB_14_0_out \
    op interface \
    ports { inB_14_0_out { O 32 vector } inB_14_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3 \
    name inB_13_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_inB_13_0_out \
    op interface \
    ports { inB_13_0_out { O 32 vector } inB_13_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4 \
    name inB_12_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_inB_12_0_out \
    op interface \
    ports { inB_12_0_out { O 32 vector } inB_12_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5 \
    name inB_11_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_inB_11_0_out \
    op interface \
    ports { inB_11_0_out { O 32 vector } inB_11_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6 \
    name inB_10_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_inB_10_0_out \
    op interface \
    ports { inB_10_0_out { O 32 vector } inB_10_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7 \
    name inB_9_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_inB_9_0_out \
    op interface \
    ports { inB_9_0_out { O 32 vector } inB_9_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8 \
    name inB_8_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_inB_8_0_out \
    op interface \
    ports { inB_8_0_out { O 32 vector } inB_8_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9 \
    name inB_7_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_inB_7_0_out \
    op interface \
    ports { inB_7_0_out { O 32 vector } inB_7_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10 \
    name inB_6_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_inB_6_0_out \
    op interface \
    ports { inB_6_0_out { O 32 vector } inB_6_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11 \
    name inB_5_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_inB_5_0_out \
    op interface \
    ports { inB_5_0_out { O 32 vector } inB_5_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 12 \
    name inB_4_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_inB_4_0_out \
    op interface \
    ports { inB_4_0_out { O 32 vector } inB_4_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13 \
    name inB_3_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_inB_3_0_out \
    op interface \
    ports { inB_3_0_out { O 32 vector } inB_3_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 14 \
    name inB_2_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_inB_2_0_out \
    op interface \
    ports { inB_2_0_out { O 32 vector } inB_2_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 15 \
    name inB_1_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_inB_1_0_out \
    op interface \
    ports { inB_1_0_out { O 32 vector } inB_1_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16 \
    name inB_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_inB_0_out \
    op interface \
    ports { inB_0_out { O 32 vector } inB_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 17 \
    name inA_225_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_inA_225_0_out \
    op interface \
    ports { inA_225_0_out { O 32 vector } inA_225_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 18 \
    name inA_210_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_inA_210_0_out \
    op interface \
    ports { inA_210_0_out { O 32 vector } inA_210_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 19 \
    name inA_195_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_inA_195_0_out \
    op interface \
    ports { inA_195_0_out { O 32 vector } inA_195_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20 \
    name inA_180_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_inA_180_0_out \
    op interface \
    ports { inA_180_0_out { O 32 vector } inA_180_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 21 \
    name inA_165_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_inA_165_0_out \
    op interface \
    ports { inA_165_0_out { O 32 vector } inA_165_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 22 \
    name inA_150_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_inA_150_0_out \
    op interface \
    ports { inA_150_0_out { O 32 vector } inA_150_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 23 \
    name inA_135_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_inA_135_0_out \
    op interface \
    ports { inA_135_0_out { O 32 vector } inA_135_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 24 \
    name inA_120_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_inA_120_0_out \
    op interface \
    ports { inA_120_0_out { O 32 vector } inA_120_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 25 \
    name inA_105_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_inA_105_0_out \
    op interface \
    ports { inA_105_0_out { O 32 vector } inA_105_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 26 \
    name inA_90_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_inA_90_0_out \
    op interface \
    ports { inA_90_0_out { O 32 vector } inA_90_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 27 \
    name inA_75_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_inA_75_0_out \
    op interface \
    ports { inA_75_0_out { O 32 vector } inA_75_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 28 \
    name inA_60_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_inA_60_0_out \
    op interface \
    ports { inA_60_0_out { O 32 vector } inA_60_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 29 \
    name inA_45_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_inA_45_0_out \
    op interface \
    ports { inA_45_0_out { O 32 vector } inA_45_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 30 \
    name inA_30_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_inA_30_0_out \
    op interface \
    ports { inA_30_0_out { O 32 vector } inA_30_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 31 \
    name inA_15_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_inA_15_0_out \
    op interface \
    ports { inA_15_0_out { O 32 vector } inA_15_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 32 \
    name inA_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_inA_0_out \
    op interface \
    ports { inA_0_out { O 32 vector } inA_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 33 \
    name arrayidx2224_15_15_promoted_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_arrayidx2224_15_15_promoted_out \
    op interface \
    ports { arrayidx2224_15_15_promoted_out { O 32 vector } arrayidx2224_15_15_promoted_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 34 \
    name arrayidx2224_14_15_promoted_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_arrayidx2224_14_15_promoted_out \
    op interface \
    ports { arrayidx2224_14_15_promoted_out { O 32 vector } arrayidx2224_14_15_promoted_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 35 \
    name arrayidx2224_13_15_promoted_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_arrayidx2224_13_15_promoted_out \
    op interface \
    ports { arrayidx2224_13_15_promoted_out { O 32 vector } arrayidx2224_13_15_promoted_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 36 \
    name arrayidx2224_12_15_promoted_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_arrayidx2224_12_15_promoted_out \
    op interface \
    ports { arrayidx2224_12_15_promoted_out { O 32 vector } arrayidx2224_12_15_promoted_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 37 \
    name arrayidx2224_11_15_promoted_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_arrayidx2224_11_15_promoted_out \
    op interface \
    ports { arrayidx2224_11_15_promoted_out { O 32 vector } arrayidx2224_11_15_promoted_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 38 \
    name arrayidx2224_10_15_promoted_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_arrayidx2224_10_15_promoted_out \
    op interface \
    ports { arrayidx2224_10_15_promoted_out { O 32 vector } arrayidx2224_10_15_promoted_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39 \
    name arrayidx2224_9_15_promoted_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_arrayidx2224_9_15_promoted_out \
    op interface \
    ports { arrayidx2224_9_15_promoted_out { O 32 vector } arrayidx2224_9_15_promoted_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40 \
    name arrayidx2224_8_15_promoted_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_arrayidx2224_8_15_promoted_out \
    op interface \
    ports { arrayidx2224_8_15_promoted_out { O 32 vector } arrayidx2224_8_15_promoted_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 41 \
    name arrayidx2224_7_15_promoted_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_arrayidx2224_7_15_promoted_out \
    op interface \
    ports { arrayidx2224_7_15_promoted_out { O 32 vector } arrayidx2224_7_15_promoted_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 42 \
    name arrayidx2224_6_15_promoted_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_arrayidx2224_6_15_promoted_out \
    op interface \
    ports { arrayidx2224_6_15_promoted_out { O 32 vector } arrayidx2224_6_15_promoted_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 43 \
    name arrayidx2224_5_15_promoted_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_arrayidx2224_5_15_promoted_out \
    op interface \
    ports { arrayidx2224_5_15_promoted_out { O 32 vector } arrayidx2224_5_15_promoted_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 44 \
    name arrayidx2224_4_15_promoted_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_arrayidx2224_4_15_promoted_out \
    op interface \
    ports { arrayidx2224_4_15_promoted_out { O 32 vector } arrayidx2224_4_15_promoted_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 45 \
    name arrayidx2224_3_15_promoted_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_arrayidx2224_3_15_promoted_out \
    op interface \
    ports { arrayidx2224_3_15_promoted_out { O 32 vector } arrayidx2224_3_15_promoted_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 46 \
    name arrayidx2224_2_15_promoted_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_arrayidx2224_2_15_promoted_out \
    op interface \
    ports { arrayidx2224_2_15_promoted_out { O 32 vector } arrayidx2224_2_15_promoted_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 47 \
    name arrayidx2224_1_15_promoted_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_arrayidx2224_1_15_promoted_out \
    op interface \
    ports { arrayidx2224_1_15_promoted_out { O 32 vector } arrayidx2224_1_15_promoted_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 48 \
    name arrayidx2224_15226_promoted_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_arrayidx2224_15226_promoted_out \
    op interface \
    ports { arrayidx2224_15226_promoted_out { O 32 vector } arrayidx2224_15226_promoted_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName mmult_flow_control_loop_pipe_sequential_init_U
set CompName mmult_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix mmult_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


