// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "08/01/2024 16:08:00"

// 
// Device: Altera EP2AGX45CU17I3 Package UFBGA358
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module counter (
	clk,
	reset,
	cntr_addr_in,
	cntr_vld_in,
	cntr_val_out,
	cntr_val_vld,
	init_done);
input 	clk;
input 	reset;
input 	[2:0] cntr_addr_in;
input 	cntr_vld_in;
output 	[31:0] cntr_val_out;
output 	cntr_val_vld;
output 	init_done;

// Design Ports Information
// cntr_val_out[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cntr_val_out[1]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cntr_val_out[2]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cntr_val_out[3]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cntr_val_out[4]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cntr_val_out[5]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cntr_val_out[6]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cntr_val_out[7]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cntr_val_out[8]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cntr_val_out[9]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cntr_val_out[10]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cntr_val_out[11]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cntr_val_out[12]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cntr_val_out[13]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cntr_val_out[14]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cntr_val_out[15]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cntr_val_out[16]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cntr_val_out[17]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cntr_val_out[18]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cntr_val_out[19]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cntr_val_out[20]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cntr_val_out[21]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cntr_val_out[22]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cntr_val_out[23]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cntr_val_out[24]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cntr_val_out[25]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cntr_val_out[26]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cntr_val_out[27]	=>  Location: PIN_A1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cntr_val_out[28]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cntr_val_out[29]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cntr_val_out[30]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cntr_val_out[31]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cntr_val_vld	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// init_done	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cntr_vld_in	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cntr_addr_in[2]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cntr_addr_in[0]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cntr_addr_in[1]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \cntr_val_out[0]~output_o ;
wire \cntr_val_out[1]~output_o ;
wire \cntr_val_out[2]~output_o ;
wire \cntr_val_out[3]~output_o ;
wire \cntr_val_out[4]~output_o ;
wire \cntr_val_out[5]~output_o ;
wire \cntr_val_out[6]~output_o ;
wire \cntr_val_out[7]~output_o ;
wire \cntr_val_out[8]~output_o ;
wire \cntr_val_out[9]~output_o ;
wire \cntr_val_out[10]~output_o ;
wire \cntr_val_out[11]~output_o ;
wire \cntr_val_out[12]~output_o ;
wire \cntr_val_out[13]~output_o ;
wire \cntr_val_out[14]~output_o ;
wire \cntr_val_out[15]~output_o ;
wire \cntr_val_out[16]~output_o ;
wire \cntr_val_out[17]~output_o ;
wire \cntr_val_out[18]~output_o ;
wire \cntr_val_out[19]~output_o ;
wire \cntr_val_out[20]~output_o ;
wire \cntr_val_out[21]~output_o ;
wire \cntr_val_out[22]~output_o ;
wire \cntr_val_out[23]~output_o ;
wire \cntr_val_out[24]~output_o ;
wire \cntr_val_out[25]~output_o ;
wire \cntr_val_out[26]~output_o ;
wire \cntr_val_out[27]~output_o ;
wire \cntr_val_out[28]~output_o ;
wire \cntr_val_out[29]~output_o ;
wire \cntr_val_out[30]~output_o ;
wire \cntr_val_out[31]~output_o ;
wire \cntr_val_vld~output_o ;
wire \init_done~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \Add0~0_combout ;
wire \reset~input_o ;
wire \Add0~1_combout ;
wire \Add0~2_combout ;
wire \init~0_combout ;
wire \init~q ;
wire \cntr_vld_in~input_o ;
wire \data_bypass[1][13]~1_combout ;
wire \rd_en~q ;
wire \cntr_vld_r~2_combout ;
wire \wr_en~0_combout ;
wire \cntr_vld_r~1_combout ;
wire \cntr_vld_r~0_combout ;
wire \cntr_val_vld~0_combout ;
wire \cntr_addr_in[2]~input_o ;
wire \rd_addr[2]~feeder_combout ;
wire \rd_addr[2]~0_combout ;
wire \rd_addr_r[1][0]~2_combout ;
wire \rd_addr_r[1][2]~q ;
wire \rd_addr_r[2][0]~1_combout ;
wire \rd_addr_r[2][2]~q ;
wire \rd_addr_r[3][0]~0_combout ;
wire \rd_addr_r[3][2]~q ;
wire \data_bypass[1][0]~0_combout ;
wire \addr_bypass[1][2]~q ;
wire \data_bypass[2][0]~3_combout ;
wire \addr_bypass[2][2]~q ;
wire \data_bypass[3][0]~2_combout ;
wire \addr_bypass[3][2]~q ;
wire \cntr_addr_in[1]~input_o ;
wire \rd_addr[1]~feeder_combout ;
wire \rd_addr_r[1][1]~feeder_combout ;
wire \rd_addr_r[1][1]~q ;
wire \rd_addr_r[2][1]~feeder_combout ;
wire \rd_addr_r[2][1]~q ;
wire \rd_addr_r[3][1]~q ;
wire \addr_bypass[1][1]~q ;
wire \addr_bypass[2][1]~q ;
wire \addr_bypass[3][1]~q ;
wire \cntr_addr_in[0]~input_o ;
wire \rd_addr[0]~feeder_combout ;
wire \rd_addr_r[1][0]~q ;
wire \rd_addr_r[2][0]~q ;
wire \rd_addr_r[3][0]~q ;
wire \addr_bypass[1][0]~q ;
wire \addr_bypass[2][0]~q ;
wire \addr_bypass[3][0]~q ;
wire \always2~2_combout ;
wire \always2~3_combout ;
wire \Add1~0_combout ;
wire \always2~0DUPLICATE_combout ;
wire \always2~1_combout ;
wire \data_bypass[1][0]~q ;
wire \data_bypass[2][0]~q ;
wire \always2~0_combout ;
wire \Add1~2_combout ;
wire \data_bypass[3][0]~q ;
wire \Add1~1_combout ;
wire \Add1~3_combout ;
wire \wr_data_in[0]~0_combout ;
wire \wr_addr[2]~2_combout ;
wire \wr_addr[1]~0_combout ;
wire \wr_addr[0]~1_combout ;
wire \memory|mem[5][10]~1_combout ;
wire \memory|mem[5][0]~q ;
wire \memory|mem[4][9]~0_combout ;
wire \memory|mem[4][0]~q ;
wire \memory|mem[6][2]~2_combout ;
wire \memory|mem[6][0]~q ;
wire \memory|mem[7][11]~3_combout ;
wire \memory|mem[7][0]~q ;
wire \memory|Mux31~0_combout ;
wire \memory|mem[3][14]~5_combout ;
wire \memory|mem[3][0]~q ;
wire \memory|mem[0][0]~feeder_combout ;
wire \memory|mem[0][27]~6_combout ;
wire \memory|mem[0][0]~q ;
wire \memory|mem[2][27]~4_combout ;
wire \memory|mem[2][0]~q ;
wire \memory|mem[1][15]~7_combout ;
wire \memory|mem[1][0]~q ;
wire \memory|Mux31~1_combout ;
wire \memory|Mux31~2_combout ;
wire \memory|rd_data_buf[1][0]~q ;
wire \memory|rd_data_buf[2][0]~q ;
wire \Add1~5_sumout ;
wire \cntr_val_out~0_combout ;
wire \data_bypass[1][1]~q ;
wire \data_bypass[2][1]~q ;
wire \data_bypass[3][1]~q ;
wire \Add1~8_combout ;
wire \wr_data_in[1]~1_combout ;
wire \memory|mem[7][1]~q ;
wire \memory|mem[5][1]~q ;
wire \memory|mem[6][1]~q ;
wire \memory|mem[4][1]~q ;
wire \memory|Mux30~0_combout ;
wire \memory|mem[1][1]~q ;
wire \memory|mem[0][1]~q ;
wire \memory|mem[2][1]~q ;
wire \memory|mem[3][1]~q ;
wire \memory|Mux30~1_combout ;
wire \memory|Mux30~2_combout ;
wire \memory|rd_data_buf[1][1]~q ;
wire \memory|rd_data_buf[2][1]~q ;
wire \memory|rd_data[1]~feeder_combout ;
wire \Add1~6 ;
wire \Add1~10_sumout ;
wire \cntr_val_out~1_combout ;
wire \data_bypass[1][2]~q ;
wire \data_bypass[2][2]~q ;
wire \data_bypass[3][2]~q ;
wire \Add1~13_combout ;
wire \wr_data_in[2]~2_combout ;
wire \memory|mem[1][2]~feeder_combout ;
wire \memory|mem[1][2]~q ;
wire \memory|mem[0][2]~q ;
wire \memory|mem[2][2]~q ;
wire \memory|mem[3][2]~q ;
wire \memory|Mux29~1_combout ;
wire \memory|mem[4][2]~q ;
wire \memory|mem[5][2]~q ;
wire \memory|mem[6][2]~q ;
wire \memory|mem[7][2]~q ;
wire \memory|Mux29~0_combout ;
wire \memory|Mux29~2_combout ;
wire \memory|rd_data_buf[1][2]~q ;
wire \memory|rd_data_buf[2][2]~feeder_combout ;
wire \memory|rd_data_buf[2][2]~q ;
wire \memory|rd_data[2]~feeder_combout ;
wire \Add1~11 ;
wire \Add1~15_sumout ;
wire \cntr_val_out~2_combout ;
wire \data_bypass[1][3]~q ;
wire \data_bypass[2][3]~q ;
wire \data_bypass[3][3]~q ;
wire \Add1~18_combout ;
wire \wr_data_in[3]~3_combout ;
wire \memory|mem[5][3]~q ;
wire \memory|mem[4][3]~q ;
wire \memory|mem[6][3]~q ;
wire \memory|mem[7][3]~q ;
wire \memory|Mux28~0_combout ;
wire \memory|mem[3][3]~q ;
wire \memory|mem[0][3]~q ;
wire \memory|mem[1][3]~q ;
wire \memory|mem[2][3]~q ;
wire \memory|Mux28~1_combout ;
wire \memory|Mux28~2_combout ;
wire \memory|rd_data_buf[1][3]~q ;
wire \memory|rd_data_buf[2][3]~q ;
wire \memory|rd_data[3]~feeder_combout ;
wire \Add1~16 ;
wire \Add1~20_sumout ;
wire \cntr_val_out~3_combout ;
wire \data_bypass[1][4]~q ;
wire \data_bypass[2][4]~q ;
wire \data_bypass[3][4]~q ;
wire \Add1~23_combout ;
wire \wr_data_in[4]~4_combout ;
wire \memory|mem[3][4]~q ;
wire \memory|mem[0][4]~q ;
wire \memory|mem[1][4]~q ;
wire \memory|mem[2][4]~q ;
wire \memory|Mux27~1_combout ;
wire \memory|mem[5][4]~q ;
wire \memory|mem[4][4]~q ;
wire \memory|mem[7][4]~q ;
wire \memory|mem[6][4]~q ;
wire \memory|Mux27~0_combout ;
wire \memory|Mux27~2_combout ;
wire \memory|rd_data_buf[1][4]~q ;
wire \memory|rd_data_buf[2][4]~q ;
wire \memory|rd_data[4]~feeder_combout ;
wire \Add1~21 ;
wire \Add1~25_sumout ;
wire \cntr_val_out~4_combout ;
wire \data_bypass[1][5]~q ;
wire \data_bypass[2][5]~q ;
wire \data_bypass[3][5]~q ;
wire \Add1~28_combout ;
wire \wr_data_in[5]~5_combout ;
wire \memory|mem[4][5]~q ;
wire \memory|mem[5][5]~feeder_combout ;
wire \memory|mem[5][5]~q ;
wire \memory|mem[6][5]~q ;
wire \memory|mem[7][5]~q ;
wire \memory|Mux26~0_combout ;
wire \memory|mem[3][5]~q ;
wire \memory|mem[0][5]~feeder_combout ;
wire \memory|mem[0][5]~q ;
wire \memory|mem[1][5]~feeder_combout ;
wire \memory|mem[1][5]~q ;
wire \memory|mem[2][5]~q ;
wire \memory|Mux26~1_combout ;
wire \memory|Mux26~2_combout ;
wire \memory|rd_data_buf[1][5]~q ;
wire \memory|rd_data_buf[2][5]~q ;
wire \memory|rd_data[5]~feeder_combout ;
wire \Add1~26 ;
wire \Add1~30_sumout ;
wire \cntr_val_out~5_combout ;
wire \data_bypass[1][6]~q ;
wire \data_bypass[2][6]~q ;
wire \data_bypass[3][6]~q ;
wire \Add1~33_combout ;
wire \wr_data_in[6]~6_combout ;
wire \memory|mem[3][6]~q ;
wire \memory|mem[2][6]~feeder_combout ;
wire \memory|mem[2][6]~q ;
wire \memory|mem[0][6]~q ;
wire \memory|mem[1][6]~q ;
wire \memory|Mux25~1_combout ;
wire \memory|mem[5][6]~q ;
wire \memory|mem[4][6]~feeder_combout ;
wire \memory|mem[4][6]~q ;
wire \memory|mem[7][6]~q ;
wire \memory|mem[6][6]~q ;
wire \memory|Mux25~0_combout ;
wire \memory|Mux25~2_combout ;
wire \memory|rd_data_buf[1][6]~q ;
wire \memory|rd_data_buf[2][6]~q ;
wire \memory|rd_data[6]~feeder_combout ;
wire \Add1~31 ;
wire \Add1~35_sumout ;
wire \cntr_val_out~6_combout ;
wire \data_bypass[1][7]~q ;
wire \data_bypass[2][7]~q ;
wire \data_bypass[3][7]~q ;
wire \Add1~38_combout ;
wire \wr_data_in[7]~7_combout ;
wire \memory|mem[7][7]~q ;
wire \memory|mem[5][7]~q ;
wire \memory|mem[6][7]~q ;
wire \memory|mem[4][7]~q ;
wire \memory|Mux24~0_combout ;
wire \memory|mem[3][7]~feeder_combout ;
wire \memory|mem[3][7]~q ;
wire \memory|mem[1][7]~q ;
wire \memory|mem[2][7]~q ;
wire \memory|mem[0][7]~q ;
wire \memory|Mux24~1_combout ;
wire \memory|Mux24~2_combout ;
wire \memory|rd_data_buf[1][7]~q ;
wire \memory|rd_data_buf[2][7]~q ;
wire \memory|rd_data[7]~feeder_combout ;
wire \Add1~36 ;
wire \Add1~40_sumout ;
wire \cntr_val_out~7_combout ;
wire \data_bypass[1][8]~q ;
wire \data_bypass[2][8]~q ;
wire \data_bypass[3][8]~q ;
wire \Add1~43_combout ;
wire \wr_data_in[8]~8_combout ;
wire \memory|mem[7][8]~q ;
wire \memory|mem[5][8]~q ;
wire \memory|mem[6][8]~q ;
wire \memory|mem[4][8]~q ;
wire \memory|Mux23~0_combout ;
wire \memory|mem[3][8]~feeder_combout ;
wire \memory|mem[3][8]~q ;
wire \memory|mem[0][8]~feeder_combout ;
wire \memory|mem[0][8]~q ;
wire \memory|mem[1][8]~q ;
wire \memory|mem[2][8]~q ;
wire \memory|Mux23~1_combout ;
wire \memory|Mux23~2_combout ;
wire \memory|rd_data_buf[1][8]~q ;
wire \memory|rd_data_buf[2][8]~feeder_combout ;
wire \memory|rd_data_buf[2][8]~q ;
wire \memory|rd_data[8]~feeder_combout ;
wire \Add1~41 ;
wire \Add1~45_sumout ;
wire \cntr_val_out~8_combout ;
wire \data_bypass[1][9]~q ;
wire \data_bypass[2][9]~q ;
wire \data_bypass[3][9]~q ;
wire \Add1~48_combout ;
wire \wr_data_in[9]~9_combout ;
wire \memory|mem[0][9]~q ;
wire \memory|mem[1][9]~q ;
wire \memory|mem[3][9]~q ;
wire \memory|mem[2][9]~q ;
wire \memory|Mux22~1_combout ;
wire \memory|mem[5][9]~q ;
wire \memory|mem[4][9]~q ;
wire \memory|mem[7][9]~q ;
wire \memory|mem[6][9]~q ;
wire \memory|Mux22~0_combout ;
wire \memory|Mux22~2_combout ;
wire \memory|rd_data_buf[1][9]~q ;
wire \memory|rd_data_buf[2][9]~feeder_combout ;
wire \memory|rd_data_buf[2][9]~q ;
wire \Add1~46 ;
wire \Add1~50_sumout ;
wire \cntr_val_out~9_combout ;
wire \data_bypass[1][10]~q ;
wire \data_bypass[2][10]~q ;
wire \data_bypass[3][10]~q ;
wire \Add1~53_combout ;
wire \wr_data_in[10]~10_combout ;
wire \memory|mem[5][10]~q ;
wire \memory|mem[7][10]~q ;
wire \memory|mem[6][10]~q ;
wire \memory|mem[4][10]~q ;
wire \memory|Mux21~0_combout ;
wire \memory|mem[1][10]~q ;
wire \memory|mem[0][10]~feeder_combout ;
wire \memory|mem[0][10]~q ;
wire \memory|mem[2][10]~q ;
wire \memory|mem[3][10]~feeder_combout ;
wire \memory|mem[3][10]~q ;
wire \memory|Mux21~1_combout ;
wire \memory|Mux21~2_combout ;
wire \memory|rd_data_buf[1][10]~q ;
wire \memory|rd_data_buf[2][10]~q ;
wire \Add1~51 ;
wire \Add1~55_sumout ;
wire \cntr_val_out~10_combout ;
wire \data_bypass[1][11]~q ;
wire \data_bypass[2][11]~q ;
wire \data_bypass[3][11]~q ;
wire \Add1~58_combout ;
wire \wr_data_in[11]~11_combout ;
wire \memory|mem[4][11]~q ;
wire \memory|mem[5][11]~feeder_combout ;
wire \memory|mem[5][11]~q ;
wire \memory|mem[7][11]~q ;
wire \memory|mem[6][11]~q ;
wire \memory|Mux20~0_combout ;
wire \memory|mem[1][11]~q ;
wire \memory|mem[0][11]~q ;
wire \memory|mem[3][11]~q ;
wire \memory|mem[2][11]~q ;
wire \memory|Mux20~1_combout ;
wire \memory|Mux20~2_combout ;
wire \memory|rd_data_buf[1][11]~q ;
wire \memory|rd_data_buf[2][11]~feeder_combout ;
wire \memory|rd_data_buf[2][11]~q ;
wire \memory|rd_data[11]~feeder_combout ;
wire \Add1~56 ;
wire \Add1~60_sumout ;
wire \cntr_val_out~11_combout ;
wire \data_bypass[1][12]~q ;
wire \data_bypass[2][12]~q ;
wire \data_bypass[3][12]~q ;
wire \Add1~63_combout ;
wire \wr_data_in[12]~12_combout ;
wire \memory|mem[7][12]~q ;
wire \memory|mem[5][12]~q ;
wire \memory|mem[4][12]~q ;
wire \memory|mem[6][12]~q ;
wire \memory|Mux19~0_combout ;
wire \memory|mem[3][12]~q ;
wire \memory|mem[0][12]~q ;
wire \memory|mem[2][12]~q ;
wire \memory|mem[1][12]~q ;
wire \memory|Mux19~1_combout ;
wire \memory|Mux19~2_combout ;
wire \memory|rd_data_buf[1][12]~q ;
wire \memory|rd_data_buf[2][12]~q ;
wire \memory|rd_data[12]~feeder_combout ;
wire \Add1~61 ;
wire \Add1~65_sumout ;
wire \cntr_val_out~12_combout ;
wire \data_bypass[1][13]~q ;
wire \data_bypass[2][13]~q ;
wire \data_bypass[3][13]~q ;
wire \Add1~68_combout ;
wire \wr_data_in[13]~13_combout ;
wire \memory|mem[4][13]~q ;
wire \memory|mem[5][13]~q ;
wire \memory|mem[6][13]~q ;
wire \memory|mem[7][13]~q ;
wire \memory|Mux18~0_combout ;
wire \memory|mem[1][13]~q ;
wire \memory|mem[0][13]~feeder_combout ;
wire \memory|mem[0][13]~q ;
wire \memory|mem[2][13]~q ;
wire \memory|mem[3][13]~q ;
wire \memory|Mux18~1_combout ;
wire \memory|Mux18~2_combout ;
wire \memory|rd_data_buf[1][13]~q ;
wire \memory|rd_data_buf[2][13]~q ;
wire \memory|rd_data[13]~feeder_combout ;
wire \Add1~66 ;
wire \Add1~70_sumout ;
wire \cntr_val_out~13_combout ;
wire \data_bypass[1][14]~q ;
wire \data_bypass[2][14]~q ;
wire \data_bypass[3][14]~q ;
wire \Add1~73_combout ;
wire \wr_data_in[14]~14_combout ;
wire \memory|mem[4][14]~q ;
wire \memory|mem[7][14]~q ;
wire \memory|mem[6][14]~q ;
wire \memory|mem[5][14]~q ;
wire \memory|Mux17~0_combout ;
wire \memory|mem[1][14]~q ;
wire \memory|mem[0][14]~q ;
wire \memory|mem[2][14]~q ;
wire \memory|mem[3][14]~q ;
wire \memory|Mux17~1_combout ;
wire \memory|Mux17~2_combout ;
wire \memory|rd_data_buf[1][14]~q ;
wire \memory|rd_data_buf[2][14]~q ;
wire \Add1~71 ;
wire \Add1~75_sumout ;
wire \cntr_val_out~14_combout ;
wire \data_bypass[1][15]~q ;
wire \data_bypass[2][15]~q ;
wire \data_bypass[3][15]~q ;
wire \Add1~78_combout ;
wire \wr_data_in[15]~15_combout ;
wire \memory|mem[4][15]~q ;
wire \memory|mem[7][15]~q ;
wire \memory|mem[5][15]~q ;
wire \memory|mem[6][15]~q ;
wire \memory|Mux16~0_combout ;
wire \memory|mem[3][15]~q ;
wire \memory|mem[1][15]~q ;
wire \memory|mem[2][15]~q ;
wire \memory|mem[0][15]~q ;
wire \memory|Mux16~1_combout ;
wire \memory|Mux16~2_combout ;
wire \memory|rd_data_buf[1][15]~q ;
wire \memory|rd_data_buf[2][15]~feeder_combout ;
wire \memory|rd_data_buf[2][15]~q ;
wire \Add1~76 ;
wire \Add1~80_sumout ;
wire \cntr_val_out~15_combout ;
wire \data_bypass[1][16]~q ;
wire \data_bypass[2][16]~q ;
wire \data_bypass[3][16]~q ;
wire \Add1~83_combout ;
wire \wr_data_in[16]~16_combout ;
wire \memory|mem[4][16]~q ;
wire \memory|mem[5][16]~q ;
wire \memory|mem[7][16]~q ;
wire \memory|mem[6][16]~q ;
wire \memory|Mux15~0_combout ;
wire \memory|mem[1][16]~q ;
wire \memory|mem[3][16]~q ;
wire \memory|mem[0][16]~q ;
wire \memory|mem[2][16]~q ;
wire \memory|Mux15~1_combout ;
wire \memory|Mux15~2_combout ;
wire \memory|rd_data_buf[1][16]~q ;
wire \memory|rd_data_buf[2][16]~feeder_combout ;
wire \memory|rd_data_buf[2][16]~q ;
wire \memory|rd_data[16]~feeder_combout ;
wire \Add1~81 ;
wire \Add1~85_sumout ;
wire \cntr_val_out~16_combout ;
wire \data_bypass[1][17]~q ;
wire \data_bypass[2][17]~q ;
wire \data_bypass[3][17]~q ;
wire \Add1~88_combout ;
wire \wr_data_in[17]~17_combout ;
wire \memory|mem[7][17]~q ;
wire \memory|mem[5][17]~q ;
wire \memory|mem[4][17]~q ;
wire \memory|mem[6][17]~q ;
wire \memory|Mux14~0_combout ;
wire \memory|mem[1][17]~q ;
wire \memory|mem[0][17]~feeder_combout ;
wire \memory|mem[0][17]~q ;
wire \memory|mem[3][17]~q ;
wire \memory|mem[2][17]~q ;
wire \memory|Mux14~1_combout ;
wire \memory|Mux14~2_combout ;
wire \memory|rd_data_buf[1][17]~q ;
wire \memory|rd_data_buf[2][17]~q ;
wire \Add1~86 ;
wire \Add1~90_sumout ;
wire \cntr_val_out~17_combout ;
wire \data_bypass[1][18]~q ;
wire \data_bypass[2][18]~q ;
wire \data_bypass[3][18]~q ;
wire \Add1~93_combout ;
wire \wr_data_in[18]~18_combout ;
wire \memory|mem[5][18]~q ;
wire \memory|mem[4][18]~q ;
wire \memory|mem[7][18]~q ;
wire \memory|mem[6][18]~q ;
wire \memory|Mux13~0_combout ;
wire \memory|mem[3][18]~q ;
wire \memory|mem[1][18]~q ;
wire \memory|mem[0][18]~feeder_combout ;
wire \memory|mem[0][18]~q ;
wire \memory|mem[2][18]~q ;
wire \memory|Mux13~1_combout ;
wire \memory|Mux13~2_combout ;
wire \memory|rd_data_buf[1][18]~q ;
wire \memory|rd_data_buf[2][18]~feeder_combout ;
wire \memory|rd_data_buf[2][18]~q ;
wire \Add1~91 ;
wire \Add1~95_sumout ;
wire \cntr_val_out~18_combout ;
wire \data_bypass[1][19]~q ;
wire \data_bypass[2][19]~q ;
wire \data_bypass[3][19]~q ;
wire \Add1~98_combout ;
wire \wr_data_in[19]~19_combout ;
wire \memory|mem[5][19]~q ;
wire \memory|mem[7][19]~q ;
wire \memory|mem[6][19]~q ;
wire \memory|mem[4][19]~q ;
wire \memory|Mux12~0_combout ;
wire \memory|mem[0][19]~q ;
wire \memory|mem[1][19]~q ;
wire \memory|mem[3][19]~q ;
wire \memory|mem[2][19]~q ;
wire \memory|Mux12~1_combout ;
wire \memory|Mux12~2_combout ;
wire \memory|rd_data_buf[1][19]~q ;
wire \memory|rd_data_buf[2][19]~q ;
wire \memory|rd_data[19]~feeder_combout ;
wire \Add1~96 ;
wire \Add1~100_sumout ;
wire \cntr_val_out~19_combout ;
wire \data_bypass[1][20]~q ;
wire \data_bypass[2][20]~q ;
wire \data_bypass[3][20]~q ;
wire \Add1~103_combout ;
wire \wr_data_in[20]~20_combout ;
wire \memory|mem[5][20]~feeder_combout ;
wire \memory|mem[5][20]~q ;
wire \memory|mem[7][20]~q ;
wire \memory|mem[6][20]~q ;
wire \memory|mem[4][20]~q ;
wire \memory|Mux11~0_combout ;
wire \memory|mem[1][20]~q ;
wire \memory|mem[0][20]~feeder_combout ;
wire \memory|mem[0][20]~q ;
wire \memory|mem[2][20]~q ;
wire \memory|mem[3][20]~feeder_combout ;
wire \memory|mem[3][20]~q ;
wire \memory|Mux11~1_combout ;
wire \memory|Mux11~2_combout ;
wire \memory|rd_data_buf[1][20]~q ;
wire \memory|rd_data_buf[2][20]~feeder_combout ;
wire \memory|rd_data_buf[2][20]~q ;
wire \Add1~101 ;
wire \Add1~105_sumout ;
wire \cntr_val_out~20_combout ;
wire \data_bypass[1][21]~q ;
wire \data_bypass[2][21]~q ;
wire \data_bypass[3][21]~q ;
wire \Add1~108_combout ;
wire \wr_data_in[21]~21_combout ;
wire \memory|mem[1][21]~q ;
wire \memory|mem[0][21]~feeder_combout ;
wire \memory|mem[0][21]~q ;
wire \memory|mem[3][21]~q ;
wire \memory|mem[2][21]~q ;
wire \memory|Mux10~1_combout ;
wire \memory|mem[5][21]~q ;
wire \memory|mem[4][21]~q ;
wire \memory|mem[7][21]~q ;
wire \memory|mem[6][21]~q ;
wire \memory|Mux10~0_combout ;
wire \memory|Mux10~2_combout ;
wire \memory|rd_data_buf[1][21]~feeder_combout ;
wire \memory|rd_data_buf[1][21]~q ;
wire \memory|rd_data_buf[2][21]~q ;
wire \memory|rd_data[21]~feeder_combout ;
wire \Add1~106 ;
wire \Add1~110_sumout ;
wire \cntr_val_out~21_combout ;
wire \data_bypass[1][22]~q ;
wire \data_bypass[2][22]~q ;
wire \data_bypass[3][22]~q ;
wire \Add1~113_combout ;
wire \wr_data_in[22]~22_combout ;
wire \memory|mem[1][22]~q ;
wire \memory|mem[3][22]~q ;
wire \memory|mem[2][22]~q ;
wire \memory|mem[0][22]~q ;
wire \memory|Mux9~1_combout ;
wire \memory|mem[4][22]~q ;
wire \memory|mem[5][22]~q ;
wire \memory|mem[6][22]~q ;
wire \memory|mem[7][22]~q ;
wire \memory|Mux9~0_combout ;
wire \memory|Mux9~2_combout ;
wire \memory|rd_data_buf[1][22]~q ;
wire \memory|rd_data_buf[2][22]~q ;
wire \Add1~111 ;
wire \Add1~115_sumout ;
wire \cntr_val_out~22_combout ;
wire \data_bypass[1][23]~q ;
wire \data_bypass[2][23]~feeder_combout ;
wire \data_bypass[2][23]~q ;
wire \data_bypass[3][23]~q ;
wire \Add1~118_combout ;
wire \wr_data_in[23]~23_combout ;
wire \memory|mem[4][23]~q ;
wire \memory|mem[5][23]~q ;
wire \memory|mem[6][23]~q ;
wire \memory|mem[7][23]~q ;
wire \memory|Mux8~0_combout ;
wire \memory|mem[0][23]~q ;
wire \memory|mem[3][23]~q ;
wire \memory|mem[2][23]~q ;
wire \memory|mem[1][23]~q ;
wire \memory|Mux8~1_combout ;
wire \memory|Mux8~2_combout ;
wire \memory|rd_data_buf[1][23]~q ;
wire \memory|rd_data_buf[2][23]~q ;
wire \Add1~116 ;
wire \Add1~120_sumout ;
wire \cntr_val_out~23_combout ;
wire \data_bypass[1][24]~q ;
wire \data_bypass[2][24]~q ;
wire \data_bypass[3][24]~feeder_combout ;
wire \data_bypass[3][24]~q ;
wire \Add1~123_combout ;
wire \wr_data_in[24]~24_combout ;
wire \memory|mem[5][24]~q ;
wire \memory|mem[4][24]~q ;
wire \memory|mem[7][24]~q ;
wire \memory|mem[6][24]~q ;
wire \memory|Mux7~0_combout ;
wire \memory|mem[3][24]~feeder_combout ;
wire \memory|mem[3][24]~q ;
wire \memory|mem[1][24]~q ;
wire \memory|mem[0][24]~feeder_combout ;
wire \memory|mem[0][24]~q ;
wire \memory|mem[2][24]~q ;
wire \memory|Mux7~1_combout ;
wire \memory|Mux7~2_combout ;
wire \memory|rd_data_buf[1][24]~q ;
wire \memory|rd_data_buf[2][24]~q ;
wire \memory|rd_data[24]~feeder_combout ;
wire \Add1~121 ;
wire \Add1~125_sumout ;
wire \cntr_val_out~24_combout ;
wire \data_bypass[1][25]~q ;
wire \data_bypass[2][25]~q ;
wire \data_bypass[3][25]~q ;
wire \Add1~128_combout ;
wire \wr_data_in[25]~25_combout ;
wire \memory|mem[5][25]~feeder_combout ;
wire \memory|mem[5][25]~q ;
wire \memory|mem[7][25]~q ;
wire \memory|mem[4][25]~q ;
wire \memory|mem[6][25]~q ;
wire \memory|Mux6~0_combout ;
wire \memory|mem[3][25]~q ;
wire \memory|mem[0][25]~feeder_combout ;
wire \memory|mem[0][25]~q ;
wire \memory|mem[1][25]~q ;
wire \memory|mem[2][25]~q ;
wire \memory|Mux6~1_combout ;
wire \memory|Mux6~2_combout ;
wire \memory|rd_data_buf[1][25]~q ;
wire \memory|rd_data_buf[2][25]~feeder_combout ;
wire \memory|rd_data_buf[2][25]~q ;
wire \Add1~126 ;
wire \Add1~130_sumout ;
wire \cntr_val_out~25_combout ;
wire \data_bypass[1][26]~q ;
wire \data_bypass[2][26]~q ;
wire \data_bypass[3][26]~q ;
wire \Add1~133_combout ;
wire \wr_data_in[26]~26_combout ;
wire \memory|mem[5][26]~q ;
wire \memory|mem[7][26]~q ;
wire \memory|mem[6][26]~q ;
wire \memory|mem[4][26]~q ;
wire \memory|Mux5~0_combout ;
wire \memory|mem[0][26]~q ;
wire \memory|mem[1][26]~q ;
wire \memory|mem[2][26]~q ;
wire \memory|mem[3][26]~q ;
wire \memory|Mux5~1_combout ;
wire \memory|Mux5~2_combout ;
wire \memory|rd_data_buf[1][26]~q ;
wire \memory|rd_data_buf[2][26]~feeder_combout ;
wire \memory|rd_data_buf[2][26]~q ;
wire \memory|rd_data[26]~feeder_combout ;
wire \Add1~131 ;
wire \Add1~135_sumout ;
wire \cntr_val_out~26_combout ;
wire \data_bypass[1][27]~q ;
wire \data_bypass[2][27]~feeder_combout ;
wire \data_bypass[2][27]~q ;
wire \data_bypass[3][27]~q ;
wire \Add1~138_combout ;
wire \wr_data_in[27]~27_combout ;
wire \memory|mem[5][27]~q ;
wire \memory|mem[4][27]~q ;
wire \memory|mem[7][27]~q ;
wire \memory|mem[6][27]~q ;
wire \memory|Mux4~0_combout ;
wire \memory|mem[0][27]~q ;
wire \memory|mem[1][27]~q ;
wire \memory|mem[3][27]~q ;
wire \memory|mem[2][27]~q ;
wire \memory|Mux4~1_combout ;
wire \memory|Mux4~2_combout ;
wire \memory|rd_data_buf[1][27]~q ;
wire \memory|rd_data_buf[2][27]~q ;
wire \Add1~136 ;
wire \Add1~140_sumout ;
wire \cntr_val_out~27_combout ;
wire \data_bypass[1][28]~q ;
wire \data_bypass[2][28]~feeder_combout ;
wire \data_bypass[2][28]~q ;
wire \data_bypass[3][28]~q ;
wire \Add1~143_combout ;
wire \wr_data_in[28]~28_combout ;
wire \memory|mem[7][28]~q ;
wire \memory|mem[4][28]~q ;
wire \memory|mem[5][28]~q ;
wire \memory|mem[6][28]~q ;
wire \memory|Mux3~0_combout ;
wire \memory|mem[0][28]~feeder_combout ;
wire \memory|mem[0][28]~q ;
wire \memory|mem[1][28]~q ;
wire \memory|mem[3][28]~feeder_combout ;
wire \memory|mem[3][28]~q ;
wire \memory|mem[2][28]~q ;
wire \memory|Mux3~1_combout ;
wire \memory|Mux3~2_combout ;
wire \memory|rd_data_buf[1][28]~q ;
wire \memory|rd_data_buf[2][28]~q ;
wire \memory|rd_data[28]~feeder_combout ;
wire \Add1~141 ;
wire \Add1~145_sumout ;
wire \cntr_val_out~28_combout ;
wire \data_bypass[1][29]~q ;
wire \data_bypass[2][29]~q ;
wire \data_bypass[3][29]~q ;
wire \Add1~148_combout ;
wire \wr_data_in[29]~29_combout ;
wire \memory|mem[0][29]~feeder_combout ;
wire \memory|mem[0][29]~q ;
wire \memory|mem[3][29]~q ;
wire \memory|mem[2][29]~q ;
wire \memory|mem[1][29]~q ;
wire \memory|Mux2~1_combout ;
wire \memory|mem[7][29]~q ;
wire \memory|mem[5][29]~q ;
wire \memory|mem[4][29]~q ;
wire \memory|mem[6][29]~q ;
wire \memory|Mux2~0_combout ;
wire \memory|Mux2~2_combout ;
wire \memory|rd_data_buf[1][29]~q ;
wire \memory|rd_data_buf[2][29]~q ;
wire \Add1~146 ;
wire \Add1~150_sumout ;
wire \cntr_val_out~29_combout ;
wire \data_bypass[1][30]~q ;
wire \data_bypass[2][30]~q ;
wire \data_bypass[3][30]~q ;
wire \Add1~153_combout ;
wire \wr_data_in[30]~30_combout ;
wire \memory|mem[4][30]~q ;
wire \memory|mem[7][30]~q ;
wire \memory|mem[6][30]~q ;
wire \memory|mem[5][30]~q ;
wire \memory|Mux1~0_combout ;
wire \memory|mem[2][30]~q ;
wire \memory|mem[0][30]~feeder_combout ;
wire \memory|mem[0][30]~q ;
wire \memory|mem[1][30]~q ;
wire \memory|mem[3][30]~feeder_combout ;
wire \memory|mem[3][30]~q ;
wire \memory|Mux1~1_combout ;
wire \memory|Mux1~2_combout ;
wire \memory|rd_data_buf[1][30]~q ;
wire \memory|rd_data_buf[2][30]~q ;
wire \memory|rd_data[30]~feeder_combout ;
wire \Add1~151 ;
wire \Add1~155_sumout ;
wire \cntr_val_out~30_combout ;
wire \data_bypass[1][31]~q ;
wire \data_bypass[2][31]~q ;
wire \data_bypass[3][31]~q ;
wire \Add1~158_combout ;
wire \wr_data_in[31]~31_combout ;
wire \memory|mem[4][31]~q ;
wire \memory|mem[5][31]~feeder_combout ;
wire \memory|mem[5][31]~q ;
wire \memory|mem[6][31]~q ;
wire \memory|mem[7][31]~feeder_combout ;
wire \memory|mem[7][31]~q ;
wire \memory|Mux0~0_combout ;
wire \memory|mem[1][31]~q ;
wire \memory|mem[3][31]~q ;
wire \memory|mem[0][31]~q ;
wire \memory|mem[2][31]~q ;
wire \memory|Mux0~1_combout ;
wire \memory|Mux0~2_combout ;
wire \memory|rd_data_buf[1][31]~q ;
wire \memory|rd_data_buf[2][31]~q ;
wire \memory|rd_data[31]~feeder_combout ;
wire \Add1~156 ;
wire \Add1~160_sumout ;
wire \cntr_val_out~31_combout ;
wire [31:0] \memory|rd_data ;
wire [2:0] init_idx;
wire [3:1] cntr_vld_r;
wire [3:1] bypass_vld;
wire [2:0] rd_addr;


// Location: IOOBUF_X28_Y56_N67
arriaii_io_obuf \cntr_val_out[0]~output (
	.i(\cntr_val_out~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cntr_val_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \cntr_val_out[0]~output .bus_hold = "false";
defparam \cntr_val_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y56_N33
arriaii_io_obuf \cntr_val_out[1]~output (
	.i(\cntr_val_out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cntr_val_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \cntr_val_out[1]~output .bus_hold = "false";
defparam \cntr_val_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y56_N98
arriaii_io_obuf \cntr_val_out[2]~output (
	.i(\cntr_val_out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cntr_val_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \cntr_val_out[2]~output .bus_hold = "false";
defparam \cntr_val_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y56_N33
arriaii_io_obuf \cntr_val_out[3]~output (
	.i(\cntr_val_out~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cntr_val_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \cntr_val_out[3]~output .bus_hold = "false";
defparam \cntr_val_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y56_N98
arriaii_io_obuf \cntr_val_out[4]~output (
	.i(\cntr_val_out~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cntr_val_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \cntr_val_out[4]~output .bus_hold = "false";
defparam \cntr_val_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y56_N67
arriaii_io_obuf \cntr_val_out[5]~output (
	.i(\cntr_val_out~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cntr_val_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \cntr_val_out[5]~output .bus_hold = "false";
defparam \cntr_val_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y56_N36
arriaii_io_obuf \cntr_val_out[6]~output (
	.i(\cntr_val_out~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cntr_val_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \cntr_val_out[6]~output .bus_hold = "false";
defparam \cntr_val_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y56_N2
arriaii_io_obuf \cntr_val_out[7]~output (
	.i(\cntr_val_out~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cntr_val_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \cntr_val_out[7]~output .bus_hold = "false";
defparam \cntr_val_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y56_N98
arriaii_io_obuf \cntr_val_out[8]~output (
	.i(\cntr_val_out~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cntr_val_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \cntr_val_out[8]~output .bus_hold = "false";
defparam \cntr_val_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y56_N67
arriaii_io_obuf \cntr_val_out[9]~output (
	.i(\cntr_val_out~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cntr_val_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \cntr_val_out[9]~output .bus_hold = "false";
defparam \cntr_val_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y56_N2
arriaii_io_obuf \cntr_val_out[10]~output (
	.i(\cntr_val_out~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cntr_val_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \cntr_val_out[10]~output .bus_hold = "false";
defparam \cntr_val_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y56_N67
arriaii_io_obuf \cntr_val_out[11]~output (
	.i(\cntr_val_out~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cntr_val_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \cntr_val_out[11]~output .bus_hold = "false";
defparam \cntr_val_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y56_N36
arriaii_io_obuf \cntr_val_out[12]~output (
	.i(\cntr_val_out~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cntr_val_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \cntr_val_out[12]~output .bus_hold = "false";
defparam \cntr_val_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y56_N2
arriaii_io_obuf \cntr_val_out[13]~output (
	.i(\cntr_val_out~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cntr_val_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \cntr_val_out[13]~output .bus_hold = "false";
defparam \cntr_val_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y56_N98
arriaii_io_obuf \cntr_val_out[14]~output (
	.i(\cntr_val_out~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cntr_val_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \cntr_val_out[14]~output .bus_hold = "false";
defparam \cntr_val_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y56_N67
arriaii_io_obuf \cntr_val_out[15]~output (
	.i(\cntr_val_out~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cntr_val_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \cntr_val_out[15]~output .bus_hold = "false";
defparam \cntr_val_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y56_N2
arriaii_io_obuf \cntr_val_out[16]~output (
	.i(\cntr_val_out~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cntr_val_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \cntr_val_out[16]~output .bus_hold = "false";
defparam \cntr_val_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y56_N98
arriaii_io_obuf \cntr_val_out[17]~output (
	.i(\cntr_val_out~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cntr_val_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \cntr_val_out[17]~output .bus_hold = "false";
defparam \cntr_val_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y46_N98
arriaii_io_obuf \cntr_val_out[18]~output (
	.i(\cntr_val_out~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cntr_val_out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \cntr_val_out[18]~output .bus_hold = "false";
defparam \cntr_val_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y46_N2
arriaii_io_obuf \cntr_val_out[19]~output (
	.i(\cntr_val_out~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cntr_val_out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \cntr_val_out[19]~output .bus_hold = "false";
defparam \cntr_val_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y56_N2
arriaii_io_obuf \cntr_val_out[20]~output (
	.i(\cntr_val_out~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cntr_val_out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \cntr_val_out[20]~output .bus_hold = "false";
defparam \cntr_val_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y56_N67
arriaii_io_obuf \cntr_val_out[21]~output (
	.i(\cntr_val_out~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cntr_val_out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \cntr_val_out[21]~output .bus_hold = "false";
defparam \cntr_val_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y56_N67
arriaii_io_obuf \cntr_val_out[22]~output (
	.i(\cntr_val_out~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cntr_val_out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \cntr_val_out[22]~output .bus_hold = "false";
defparam \cntr_val_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y56_N36
arriaii_io_obuf \cntr_val_out[23]~output (
	.i(\cntr_val_out~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cntr_val_out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \cntr_val_out[23]~output .bus_hold = "false";
defparam \cntr_val_out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y56_N98
arriaii_io_obuf \cntr_val_out[24]~output (
	.i(\cntr_val_out~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cntr_val_out[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \cntr_val_out[24]~output .bus_hold = "false";
defparam \cntr_val_out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y56_N36
arriaii_io_obuf \cntr_val_out[25]~output (
	.i(\cntr_val_out~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cntr_val_out[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \cntr_val_out[25]~output .bus_hold = "false";
defparam \cntr_val_out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y56_N36
arriaii_io_obuf \cntr_val_out[26]~output (
	.i(\cntr_val_out~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cntr_val_out[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \cntr_val_out[26]~output .bus_hold = "false";
defparam \cntr_val_out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y56_N2
arriaii_io_obuf \cntr_val_out[27]~output (
	.i(\cntr_val_out~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cntr_val_out[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \cntr_val_out[27]~output .bus_hold = "false";
defparam \cntr_val_out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N98
arriaii_io_obuf \cntr_val_out[28]~output (
	.i(\cntr_val_out~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cntr_val_out[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \cntr_val_out[28]~output .bus_hold = "false";
defparam \cntr_val_out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y56_N98
arriaii_io_obuf \cntr_val_out[29]~output (
	.i(\cntr_val_out~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cntr_val_out[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \cntr_val_out[29]~output .bus_hold = "false";
defparam \cntr_val_out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y56_N2
arriaii_io_obuf \cntr_val_out[30]~output (
	.i(\cntr_val_out~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cntr_val_out[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \cntr_val_out[30]~output .bus_hold = "false";
defparam \cntr_val_out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y56_N67
arriaii_io_obuf \cntr_val_out[31]~output (
	.i(\cntr_val_out~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cntr_val_out[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \cntr_val_out[31]~output .bus_hold = "false";
defparam \cntr_val_out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y56_N36
arriaii_io_obuf \cntr_val_vld~output (
	.i(\cntr_val_vld~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cntr_val_vld~output_o ),
	.obar());
// synopsys translate_off
defparam \cntr_val_vld~output .bus_hold = "false";
defparam \cntr_val_vld~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y56_N98
arriaii_io_obuf \init_done~output (
	.i(!\init~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\init_done~output_o ),
	.obar());
// synopsys translate_off
defparam \init_done~output .bus_hold = "false";
defparam \init_done~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N32
arriaii_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G7
arriaii_clkena \clk~inputclkctrl (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: MLABCELL_X26_Y40_N24
arriaii_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = ( init_idx[0] & ( !\init~q  ) ) # ( !init_idx[0] & ( \init~q  ) )

	.dataa(gnd),
	.datab(!\init~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!init_idx[0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~0 .extended_lut = "off";
defparam \Add0~0 .lut_mask = 64'h3333CCCC3333CCCC;
defparam \Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y56_N1
arriaii_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y40_N25
dffeas \init_idx[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_idx[0]),
	.prn(vcc));
// synopsys translate_off
defparam \init_idx[0] .is_wysiwyg = "true";
defparam \init_idx[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y40_N6
arriaii_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_combout  = ( init_idx[1] & ( init_idx[0] & ( !\init~q  ) ) ) # ( !init_idx[1] & ( init_idx[0] & ( \init~q  ) ) ) # ( init_idx[1] & ( !init_idx[0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\init~q ),
	.datad(gnd),
	.datae(!init_idx[1]),
	.dataf(!init_idx[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF0F0FF0F0;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y40_N7
dffeas \init_idx[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_idx[1]),
	.prn(vcc));
// synopsys translate_off
defparam \init_idx[1] .is_wysiwyg = "true";
defparam \init_idx[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y40_N32
arriaii_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = ( init_idx[2] & ( init_idx[1] & ( (!\init~q ) # (!init_idx[0]) ) ) ) # ( !init_idx[2] & ( init_idx[1] & ( (\init~q  & init_idx[0]) ) ) ) # ( init_idx[2] & ( !init_idx[1] ) )

	.dataa(gnd),
	.datab(!\init~q ),
	.datac(!init_idx[0]),
	.datad(gnd),
	.datae(!init_idx[2]),
	.dataf(!init_idx[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~2 .extended_lut = "off";
defparam \Add0~2 .lut_mask = 64'h0000FFFF0303FCFC;
defparam \Add0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y40_N33
dffeas \init_idx[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_idx[2]),
	.prn(vcc));
// synopsys translate_off
defparam \init_idx[2] .is_wysiwyg = "true";
defparam \init_idx[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y37_N32
arriaii_lcell_comb \init~0 (
// Equation(s):
// \init~0_combout  = ( \init~q  & ( init_idx[2] & ( (!init_idx[1]) # (!init_idx[0]) ) ) ) # ( \init~q  & ( !init_idx[2] ) )

	.dataa(gnd),
	.datab(!init_idx[1]),
	.datac(!init_idx[0]),
	.datad(gnd),
	.datae(!\init~q ),
	.dataf(!init_idx[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\init~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \init~0 .extended_lut = "off";
defparam \init~0 .lut_mask = 64'h0000FFFF0000FCFC;
defparam \init~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y37_N33
dffeas init(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\init~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\reset~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init~q ),
	.prn(vcc));
// synopsys translate_off
defparam init.is_wysiwyg = "true";
defparam init.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y56_N63
arriaii_io_ibuf \cntr_vld_in~input (
	.i(cntr_vld_in),
	.ibar(gnd),
	.o(\cntr_vld_in~input_o ));
// synopsys translate_off
defparam \cntr_vld_in~input .bus_hold = "false";
defparam \cntr_vld_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X26_Y37_N0
arriaii_lcell_comb \data_bypass[1][13]~1 (
// Equation(s):
// \data_bypass[1][13]~1_combout  = (!\reset~input_o  & !\init~q )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(gnd),
	.datad(!\init~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_bypass[1][13]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_bypass[1][13]~1 .extended_lut = "off";
defparam \data_bypass[1][13]~1 .lut_mask = 64'hCC00CC00CC00CC00;
defparam \data_bypass[1][13]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y37_N13
dffeas rd_en(
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cntr_vld_in~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[1][13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam rd_en.is_wysiwyg = "true";
defparam rd_en.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y37_N26
arriaii_lcell_comb \cntr_vld_r~2 (
// Equation(s):
// \cntr_vld_r~2_combout  = ( \rd_en~q  & ( !\reset~input_o  ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rd_en~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntr_vld_r~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntr_vld_r~2 .extended_lut = "off";
defparam \cntr_vld_r~2 .lut_mask = 64'h00000000CCCCCCCC;
defparam \cntr_vld_r~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y37_N2
arriaii_lcell_comb \wr_en~0 (
// Equation(s):
// \wr_en~0_combout  = ( \reset~input_o  ) # ( !\reset~input_o  & ( !\init~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\init~q ),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_en~0 .extended_lut = "off";
defparam \wr_en~0 .lut_mask = 64'hFF00FF00FFFFFFFF;
defparam \wr_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y37_N27
dffeas \cntr_vld_r[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cntr_vld_r~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cntr_vld_r[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cntr_vld_r[1] .is_wysiwyg = "true";
defparam \cntr_vld_r[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y37_N28
arriaii_lcell_comb \cntr_vld_r~1 (
// Equation(s):
// \cntr_vld_r~1_combout  = (!\reset~input_o  & cntr_vld_r[1])

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(gnd),
	.datad(!cntr_vld_r[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntr_vld_r~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntr_vld_r~1 .extended_lut = "off";
defparam \cntr_vld_r~1 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \cntr_vld_r~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y37_N29
dffeas \cntr_vld_r[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cntr_vld_r~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cntr_vld_r[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cntr_vld_r[2] .is_wysiwyg = "true";
defparam \cntr_vld_r[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y37_N30
arriaii_lcell_comb \cntr_vld_r~0 (
// Equation(s):
// \cntr_vld_r~0_combout  = ( cntr_vld_r[2] & ( !\reset~input_o  ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!cntr_vld_r[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntr_vld_r~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntr_vld_r~0 .extended_lut = "off";
defparam \cntr_vld_r~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \cntr_vld_r~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y37_N31
dffeas \cntr_vld_r[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cntr_vld_r~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cntr_vld_r[3]),
	.prn(vcc));
// synopsys translate_off
defparam \cntr_vld_r[3] .is_wysiwyg = "true";
defparam \cntr_vld_r[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y37_N24
arriaii_lcell_comb \cntr_val_vld~0 (
// Equation(s):
// \cntr_val_vld~0_combout  = ( cntr_vld_r[3] & ( !\init~q  ) )

	.dataa(gnd),
	.datab(!\init~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!cntr_vld_r[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntr_val_vld~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntr_val_vld~0 .extended_lut = "off";
defparam \cntr_val_vld~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \cntr_val_vld~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X10_Y56_N94
arriaii_io_ibuf \cntr_addr_in[2]~input (
	.i(cntr_addr_in[2]),
	.ibar(gnd),
	.o(\cntr_addr_in[2]~input_o ));
// synopsys translate_off
defparam \cntr_addr_in[2]~input .bus_hold = "false";
defparam \cntr_addr_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X26_Y41_N36
arriaii_lcell_comb \rd_addr[2]~feeder (
// Equation(s):
// \rd_addr[2]~feeder_combout  = ( \cntr_addr_in[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cntr_addr_in[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_addr[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_addr[2]~feeder .extended_lut = "off";
defparam \rd_addr[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rd_addr[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y37_N26
arriaii_lcell_comb \rd_addr[2]~0 (
// Equation(s):
// \rd_addr[2]~0_combout  = ( !\reset~input_o  & ( (!\init~q  & \cntr_vld_in~input_o ) ) )

	.dataa(gnd),
	.datab(!\init~q ),
	.datac(gnd),
	.datad(!\cntr_vld_in~input_o ),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_addr[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_addr[2]~0 .extended_lut = "off";
defparam \rd_addr[2]~0 .lut_mask = 64'h00CC00CC00000000;
defparam \rd_addr[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y41_N37
dffeas \rd_addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_addr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_addr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_addr[2] .is_wysiwyg = "true";
defparam \rd_addr[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y37_N12
arriaii_lcell_comb \rd_addr_r[1][0]~2 (
// Equation(s):
// \rd_addr_r[1][0]~2_combout  = ( \rd_en~q  & ( !\init~q  & ( !\reset~input_o  ) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rd_en~q ),
	.dataf(!\init~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_addr_r[1][0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_addr_r[1][0]~2 .extended_lut = "off";
defparam \rd_addr_r[1][0]~2 .lut_mask = 64'h0000CCCC00000000;
defparam \rd_addr_r[1][0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y41_N9
dffeas \rd_addr_r[1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(rd_addr[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_addr_r[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_addr_r[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_addr_r[1][2] .is_wysiwyg = "true";
defparam \rd_addr_r[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y37_N24
arriaii_lcell_comb \rd_addr_r[2][0]~1 (
// Equation(s):
// \rd_addr_r[2][0]~1_combout  = ( !\init~q  & ( (!\reset~input_o  & cntr_vld_r[1]) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(gnd),
	.datad(!cntr_vld_r[1]),
	.datae(gnd),
	.dataf(!\init~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_addr_r[2][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_addr_r[2][0]~1 .extended_lut = "off";
defparam \rd_addr_r[2][0]~1 .lut_mask = 64'h00CC00CC00000000;
defparam \rd_addr_r[2][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y41_N11
dffeas \rd_addr_r[2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rd_addr_r[1][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_addr_r[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_addr_r[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_addr_r[2][2] .is_wysiwyg = "true";
defparam \rd_addr_r[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y37_N6
arriaii_lcell_comb \rd_addr_r[3][0]~0 (
// Equation(s):
// \rd_addr_r[3][0]~0_combout  = ( cntr_vld_r[2] & ( (!\init~q  & !\reset~input_o ) ) )

	.dataa(!\init~q ),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!cntr_vld_r[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_addr_r[3][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_addr_r[3][0]~0 .extended_lut = "off";
defparam \rd_addr_r[3][0]~0 .lut_mask = 64'h00000000A0A0A0A0;
defparam \rd_addr_r[3][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y37_N37
dffeas \rd_addr_r[3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rd_addr_r[2][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_addr_r[3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_addr_r[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_addr_r[3][2] .is_wysiwyg = "true";
defparam \rd_addr_r[3][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y37_N36
arriaii_lcell_comb \data_bypass[1][0]~0 (
// Equation(s):
// \data_bypass[1][0]~0_combout  = ( !\init~q  & ( (!\reset~input_o  & cntr_vld_r[3]) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!cntr_vld_r[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\init~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_bypass[1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_bypass[1][0]~0 .extended_lut = "off";
defparam \data_bypass[1][0]~0 .lut_mask = 64'h0C0C0C0C00000000;
defparam \data_bypass[1][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y37_N19
dffeas \addr_bypass[1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rd_addr_r[3][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_bypass[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_bypass[1][2] .is_wysiwyg = "true";
defparam \addr_bypass[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y37_N5
dffeas \bypass_vld[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(cntr_vld_r[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[1][13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bypass_vld[1]),
	.prn(vcc));
// synopsys translate_off
defparam \bypass_vld[1] .is_wysiwyg = "true";
defparam \bypass_vld[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N8
arriaii_lcell_comb \data_bypass[2][0]~3 (
// Equation(s):
// \data_bypass[2][0]~3_combout  = ( !\reset~input_o  & ( (!\init~q  & bypass_vld[1]) ) )

	.dataa(!\init~q ),
	.datab(gnd),
	.datac(!bypass_vld[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_bypass[2][0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_bypass[2][0]~3 .extended_lut = "off";
defparam \data_bypass[2][0]~3 .lut_mask = 64'h0A0A0A0A00000000;
defparam \data_bypass[2][0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y37_N37
dffeas \addr_bypass[2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\addr_bypass[1][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_bypass[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_bypass[2][2] .is_wysiwyg = "true";
defparam \addr_bypass[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y37_N3
dffeas \bypass_vld[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(bypass_vld[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[1][13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bypass_vld[2]),
	.prn(vcc));
// synopsys translate_off
defparam \bypass_vld[2] .is_wysiwyg = "true";
defparam \bypass_vld[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N0
arriaii_lcell_comb \data_bypass[3][0]~2 (
// Equation(s):
// \data_bypass[3][0]~2_combout  = ( !\init~q  & ( (!\reset~input_o  & bypass_vld[2]) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!bypass_vld[2]),
	.datad(gnd),
	.datae(!\init~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_bypass[3][0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_bypass[3][0]~2 .extended_lut = "off";
defparam \data_bypass[3][0]~2 .lut_mask = 64'h0C0C00000C0C0000;
defparam \data_bypass[3][0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y37_N25
dffeas \addr_bypass[3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\addr_bypass[2][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[3][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_bypass[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_bypass[3][2] .is_wysiwyg = "true";
defparam \addr_bypass[3][2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y56_N63
arriaii_io_ibuf \cntr_addr_in[1]~input (
	.i(cntr_addr_in[1]),
	.ibar(gnd),
	.o(\cntr_addr_in[1]~input_o ));
// synopsys translate_off
defparam \cntr_addr_in[1]~input .bus_hold = "false";
defparam \cntr_addr_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X26_Y41_N20
arriaii_lcell_comb \rd_addr[1]~feeder (
// Equation(s):
// \rd_addr[1]~feeder_combout  = ( \cntr_addr_in[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cntr_addr_in[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_addr[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_addr[1]~feeder .extended_lut = "off";
defparam \rd_addr[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rd_addr[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y41_N21
dffeas \rd_addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_addr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_addr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_addr[1] .is_wysiwyg = "true";
defparam \rd_addr[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y41_N16
arriaii_lcell_comb \rd_addr_r[1][1]~feeder (
// Equation(s):
// \rd_addr_r[1][1]~feeder_combout  = ( rd_addr[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rd_addr[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_addr_r[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_addr_r[1][1]~feeder .extended_lut = "off";
defparam \rd_addr_r[1][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rd_addr_r[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y41_N17
dffeas \rd_addr_r[1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_addr_r[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_addr_r[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_addr_r[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_addr_r[1][1] .is_wysiwyg = "true";
defparam \rd_addr_r[1][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y41_N18
arriaii_lcell_comb \rd_addr_r[2][1]~feeder (
// Equation(s):
// \rd_addr_r[2][1]~feeder_combout  = ( \rd_addr_r[1][1]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rd_addr_r[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_addr_r[2][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_addr_r[2][1]~feeder .extended_lut = "off";
defparam \rd_addr_r[2][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rd_addr_r[2][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y41_N19
dffeas \rd_addr_r[2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_addr_r[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_addr_r[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_addr_r[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_addr_r[2][1] .is_wysiwyg = "true";
defparam \rd_addr_r[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y37_N25
dffeas \rd_addr_r[3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rd_addr_r[2][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_addr_r[3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_addr_r[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_addr_r[3][1] .is_wysiwyg = "true";
defparam \rd_addr_r[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y37_N35
dffeas \addr_bypass[1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rd_addr_r[3][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_bypass[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_bypass[1][1] .is_wysiwyg = "true";
defparam \addr_bypass[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y37_N11
dffeas \addr_bypass[2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\addr_bypass[1][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_bypass[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_bypass[2][1] .is_wysiwyg = "true";
defparam \addr_bypass[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y37_N31
dffeas \addr_bypass[3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\addr_bypass[2][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[3][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_bypass[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_bypass[3][1] .is_wysiwyg = "true";
defparam \addr_bypass[3][1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y56_N1
arriaii_io_ibuf \cntr_addr_in[0]~input (
	.i(cntr_addr_in[0]),
	.ibar(gnd),
	.o(\cntr_addr_in[0]~input_o ));
// synopsys translate_off
defparam \cntr_addr_in[0]~input .bus_hold = "false";
defparam \cntr_addr_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X26_Y41_N26
arriaii_lcell_comb \rd_addr[0]~feeder (
// Equation(s):
// \rd_addr[0]~feeder_combout  = ( \cntr_addr_in[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cntr_addr_in[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_addr[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_addr[0]~feeder .extended_lut = "off";
defparam \rd_addr[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rd_addr[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y41_N27
dffeas \rd_addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_addr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_addr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_addr[0] .is_wysiwyg = "true";
defparam \rd_addr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y41_N31
dffeas \rd_addr_r[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(rd_addr[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_addr_r[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_addr_r[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_addr_r[1][0] .is_wysiwyg = "true";
defparam \rd_addr_r[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y41_N29
dffeas \rd_addr_r[2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rd_addr_r[1][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_addr_r[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_addr_r[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_addr_r[2][0] .is_wysiwyg = "true";
defparam \rd_addr_r[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y37_N11
dffeas \rd_addr_r[3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rd_addr_r[2][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_addr_r[3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_addr_r[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_addr_r[3][0] .is_wysiwyg = "true";
defparam \rd_addr_r[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y37_N15
dffeas \addr_bypass[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rd_addr_r[3][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_bypass[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_bypass[1][0] .is_wysiwyg = "true";
defparam \addr_bypass[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y37_N13
dffeas \addr_bypass[2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\addr_bypass[1][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_bypass[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_bypass[2][0] .is_wysiwyg = "true";
defparam \addr_bypass[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y37_N35
dffeas \addr_bypass[3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\addr_bypass[2][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[3][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_bypass[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_bypass[3][0] .is_wysiwyg = "true";
defparam \addr_bypass[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y37_N3
dffeas \bypass_vld[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(bypass_vld[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[1][13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bypass_vld[3]),
	.prn(vcc));
// synopsys translate_off
defparam \bypass_vld[3] .is_wysiwyg = "true";
defparam \bypass_vld[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N28
arriaii_lcell_comb \always2~2 (
// Equation(s):
// \always2~2_combout  = ( cntr_vld_r[3] & ( bypass_vld[3] & ( (!\addr_bypass[3][1]~q  & (!\rd_addr_r[3][1]~q  & (!\addr_bypass[3][0]~q  $ (\rd_addr_r[3][0]~q )))) # (\addr_bypass[3][1]~q  & (\rd_addr_r[3][1]~q  & (!\addr_bypass[3][0]~q  $ 
// (\rd_addr_r[3][0]~q )))) ) ) )

	.dataa(!\addr_bypass[3][1]~q ),
	.datab(!\addr_bypass[3][0]~q ),
	.datac(!\rd_addr_r[3][1]~q ),
	.datad(!\rd_addr_r[3][0]~q ),
	.datae(!cntr_vld_r[3]),
	.dataf(!bypass_vld[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always2~2 .extended_lut = "off";
defparam \always2~2 .lut_mask = 64'h0000000000008421;
defparam \always2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N26
arriaii_lcell_comb \always2~3 (
// Equation(s):
// \always2~3_combout  = ( \rd_addr_r[3][0]~q  & ( cntr_vld_r[3] & ( (\addr_bypass[2][0]~q  & (bypass_vld[2] & (!\addr_bypass[2][1]~q  $ (\rd_addr_r[3][1]~q )))) ) ) ) # ( !\rd_addr_r[3][0]~q  & ( cntr_vld_r[3] & ( (!\addr_bypass[2][0]~q  & (bypass_vld[2] & 
// (!\addr_bypass[2][1]~q  $ (\rd_addr_r[3][1]~q )))) ) ) )

	.dataa(!\addr_bypass[2][0]~q ),
	.datab(!\addr_bypass[2][1]~q ),
	.datac(!bypass_vld[2]),
	.datad(!\rd_addr_r[3][1]~q ),
	.datae(!\rd_addr_r[3][0]~q ),
	.dataf(!cntr_vld_r[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always2~3 .extended_lut = "off";
defparam \always2~3 .lut_mask = 64'h0000000008020401;
defparam \always2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N32
arriaii_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = ( \always2~2_combout  & ( \always2~3_combout  & ( (!\addr_bypass[2][2]~q  & ((!\rd_addr_r[3][2]~q ) # (\addr_bypass[3][2]~q ))) # (\addr_bypass[2][2]~q  & ((!\addr_bypass[3][2]~q ) # (\rd_addr_r[3][2]~q ))) ) ) ) # ( !\always2~2_combout 
//  & ( \always2~3_combout  & ( !\addr_bypass[2][2]~q  $ (\rd_addr_r[3][2]~q ) ) ) ) # ( \always2~2_combout  & ( !\always2~3_combout  & ( !\addr_bypass[3][2]~q  $ (\rd_addr_r[3][2]~q ) ) ) )

	.dataa(!\addr_bypass[2][2]~q ),
	.datab(gnd),
	.datac(!\addr_bypass[3][2]~q ),
	.datad(!\rd_addr_r[3][2]~q ),
	.datae(!\always2~2_combout ),
	.dataf(!\always2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~0 .extended_lut = "off";
defparam \Add1~0 .lut_mask = 64'h0000F00FAA55FA5F;
defparam \Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y37_N30
arriaii_lcell_comb \always2~0DUPLICATE (
// Equation(s):
// \always2~0DUPLICATE_combout  = ( \addr_bypass[1][1]~q  & ( cntr_vld_r[3] & ( (\rd_addr_r[3][1]~q  & (bypass_vld[1] & (!\rd_addr_r[3][0]~q  $ (\addr_bypass[1][0]~q )))) ) ) ) # ( !\addr_bypass[1][1]~q  & ( cntr_vld_r[3] & ( (!\rd_addr_r[3][1]~q  & 
// (bypass_vld[1] & (!\rd_addr_r[3][0]~q  $ (\addr_bypass[1][0]~q )))) ) ) )

	.dataa(!\rd_addr_r[3][1]~q ),
	.datab(!\rd_addr_r[3][0]~q ),
	.datac(!\addr_bypass[1][0]~q ),
	.datad(!bypass_vld[1]),
	.datae(!\addr_bypass[1][1]~q ),
	.dataf(!cntr_vld_r[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always2~0DUPLICATE_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always2~0DUPLICATE .extended_lut = "off";
defparam \always2~0DUPLICATE .lut_mask = 64'h0000000000820041;
defparam \always2~0DUPLICATE .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y37_N6
arriaii_lcell_comb \always2~1 (
// Equation(s):
// \always2~1_combout  = ( \addr_bypass[1][2]~q  & ( \always2~0DUPLICATE_combout  & ( \rd_addr_r[3][2]~q  ) ) ) # ( !\addr_bypass[1][2]~q  & ( \always2~0DUPLICATE_combout  & ( !\rd_addr_r[3][2]~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rd_addr_r[3][2]~q ),
	.datad(gnd),
	.datae(!\addr_bypass[1][2]~q ),
	.dataf(!\always2~0DUPLICATE_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always2~1 .extended_lut = "off";
defparam \always2~1 .lut_mask = 64'h00000000F0F00F0F;
defparam \always2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y38_N1
dffeas \data_bypass[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\init~q ),
	.sload(gnd),
	.ena(\data_bypass[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[1][0] .is_wysiwyg = "true";
defparam \data_bypass[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y38_N9
dffeas \data_bypass[2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[1][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[2][0] .is_wysiwyg = "true";
defparam \data_bypass[2][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y37_N28
arriaii_lcell_comb \always2~0 (
// Equation(s):
// \always2~0_combout  = ( \addr_bypass[1][1]~q  & ( cntr_vld_r[3] & ( (\rd_addr_r[3][1]~q  & (bypass_vld[1] & (!\rd_addr_r[3][0]~q  $ (\addr_bypass[1][0]~q )))) ) ) ) # ( !\addr_bypass[1][1]~q  & ( cntr_vld_r[3] & ( (!\rd_addr_r[3][1]~q  & (bypass_vld[1] & 
// (!\rd_addr_r[3][0]~q  $ (\addr_bypass[1][0]~q )))) ) ) )

	.dataa(!\rd_addr_r[3][1]~q ),
	.datab(!\rd_addr_r[3][0]~q ),
	.datac(!bypass_vld[1]),
	.datad(!\addr_bypass[1][0]~q ),
	.datae(!\addr_bypass[1][1]~q ),
	.dataf(!cntr_vld_r[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always2~0 .extended_lut = "off";
defparam \always2~0 .lut_mask = 64'h0000000008020401;
defparam \always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N14
arriaii_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = ( \always2~3_combout  & ( \always2~0_combout  & ( (!\rd_addr_r[3][2]~q  & ((!\addr_bypass[1][2]~q ) # (!\addr_bypass[2][2]~q ))) # (\rd_addr_r[3][2]~q  & ((\addr_bypass[2][2]~q ) # (\addr_bypass[1][2]~q ))) ) ) ) # ( !\always2~3_combout 
//  & ( \always2~0_combout  & ( !\rd_addr_r[3][2]~q  $ (\addr_bypass[1][2]~q ) ) ) ) # ( \always2~3_combout  & ( !\always2~0_combout  & ( !\rd_addr_r[3][2]~q  $ (\addr_bypass[2][2]~q ) ) ) )

	.dataa(gnd),
	.datab(!\rd_addr_r[3][2]~q ),
	.datac(!\addr_bypass[1][2]~q ),
	.datad(!\addr_bypass[2][2]~q ),
	.datae(!\always2~3_combout ),
	.dataf(!\always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~2 .extended_lut = "off";
defparam \Add1~2 .lut_mask = 64'h0000CC33C3C3CFF3;
defparam \Add1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y38_N37
dffeas \data_bypass[3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[2][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[3][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[3][0] .is_wysiwyg = "true";
defparam \data_bypass[3][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y37_N22
arriaii_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_combout  = ( \always2~3_combout  & ( \always2~0_combout  & ( (!\addr_bypass[1][2]~q  & (\rd_addr_r[3][2]~q  & \addr_bypass[2][2]~q )) # (\addr_bypass[1][2]~q  & (!\rd_addr_r[3][2]~q  & !\addr_bypass[2][2]~q )) ) ) ) # ( \always2~3_combout  & ( 
// !\always2~0_combout  & ( !\rd_addr_r[3][2]~q  $ (\addr_bypass[2][2]~q ) ) ) )

	.dataa(!\addr_bypass[1][2]~q ),
	.datab(gnd),
	.datac(!\rd_addr_r[3][2]~q ),
	.datad(!\addr_bypass[2][2]~q ),
	.datae(!\always2~3_combout ),
	.dataf(!\always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000F00F0000500A;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N36
arriaii_lcell_comb \Add1~3 (
// Equation(s):
// \Add1~3_combout  = ( \data_bypass[3][0]~q  & ( \Add1~1_combout  & ( \data_bypass[2][0]~q  ) ) ) # ( !\data_bypass[3][0]~q  & ( \Add1~1_combout  & ( \data_bypass[2][0]~q  ) ) ) # ( \data_bypass[3][0]~q  & ( !\Add1~1_combout  & ( (!\Add1~2_combout ) # 
// (\data_bypass[1][0]~q ) ) ) ) # ( !\data_bypass[3][0]~q  & ( !\Add1~1_combout  & ( (\Add1~2_combout  & \data_bypass[1][0]~q ) ) ) )

	.dataa(!\data_bypass[2][0]~q ),
	.datab(gnd),
	.datac(!\Add1~2_combout ),
	.datad(!\data_bypass[1][0]~q ),
	.datae(!\data_bypass[3][0]~q ),
	.dataf(!\Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~3 .extended_lut = "off";
defparam \Add1~3 .lut_mask = 64'h000FF0FF55555555;
defparam \Add1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y39_N8
arriaii_lcell_comb \wr_data_in[0]~0 (
// Equation(s):
// \wr_data_in[0]~0_combout  = ( !\init~q  & ( \Add1~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\init~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_data_in[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_data_in[0]~0 .extended_lut = "off";
defparam \wr_data_in[0]~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \wr_data_in[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y39_N16
arriaii_lcell_comb \wr_addr[2]~2 (
// Equation(s):
// \wr_addr[2]~2_combout  = (!\init~q  & (\rd_addr_r[3][2]~q )) # (\init~q  & ((init_idx[2])))

	.dataa(!\init~q ),
	.datab(gnd),
	.datac(!\rd_addr_r[3][2]~q ),
	.datad(!init_idx[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_addr[2]~2 .extended_lut = "off";
defparam \wr_addr[2]~2 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \wr_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y37_N16
arriaii_lcell_comb \wr_addr[1]~0 (
// Equation(s):
// \wr_addr[1]~0_combout  = ( init_idx[1] & ( (\init~q ) # (\rd_addr_r[3][1]~q ) ) ) # ( !init_idx[1] & ( (\rd_addr_r[3][1]~q  & !\init~q ) ) )

	.dataa(gnd),
	.datab(!\rd_addr_r[3][1]~q ),
	.datac(gnd),
	.datad(!\init~q ),
	.datae(gnd),
	.dataf(!init_idx[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_addr[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_addr[1]~0 .extended_lut = "off";
defparam \wr_addr[1]~0 .lut_mask = 64'h3300330033FF33FF;
defparam \wr_addr[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y37_N10
arriaii_lcell_comb \wr_addr[0]~1 (
// Equation(s):
// \wr_addr[0]~1_combout  = ( \rd_addr_r[3][0]~q  & ( init_idx[0] ) ) # ( !\rd_addr_r[3][0]~q  & ( init_idx[0] & ( \init~q  ) ) ) # ( \rd_addr_r[3][0]~q  & ( !init_idx[0] & ( !\init~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\init~q ),
	.datad(gnd),
	.datae(!\rd_addr_r[3][0]~q ),
	.dataf(!init_idx[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_addr[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_addr[0]~1 .extended_lut = "off";
defparam \wr_addr[0]~1 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \wr_addr[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y39_N12
arriaii_lcell_comb \memory|mem[5][10]~1 (
// Equation(s):
// \memory|mem[5][10]~1_combout  = ( \wr_addr[1]~0_combout  & ( \wr_addr[0]~1_combout  & ( \reset~input_o  ) ) ) # ( !\wr_addr[1]~0_combout  & ( \wr_addr[0]~1_combout  & ( ((\wr_addr[2]~2_combout  & ((cntr_vld_r[3]) # (\init~q )))) # (\reset~input_o ) ) ) ) 
// # ( \wr_addr[1]~0_combout  & ( !\wr_addr[0]~1_combout  & ( \reset~input_o  ) ) ) # ( !\wr_addr[1]~0_combout  & ( !\wr_addr[0]~1_combout  & ( \reset~input_o  ) ) )

	.dataa(!\init~q ),
	.datab(!cntr_vld_r[3]),
	.datac(!\reset~input_o ),
	.datad(!\wr_addr[2]~2_combout ),
	.datae(!\wr_addr[1]~0_combout ),
	.dataf(!\wr_addr[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[5][10]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[5][10]~1 .extended_lut = "off";
defparam \memory|mem[5][10]~1 .lut_mask = 64'h0F0F0F0F0F7F0F0F;
defparam \memory|mem[5][10]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y39_N31
dffeas \memory|mem[5][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[5][10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[5][0] .is_wysiwyg = "true";
defparam \memory|mem[5][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y39_N24
arriaii_lcell_comb \memory|mem[4][9]~0 (
// Equation(s):
// \memory|mem[4][9]~0_combout  = ( \wr_addr[0]~1_combout  & ( \wr_addr[2]~2_combout  & ( \reset~input_o  ) ) ) # ( !\wr_addr[0]~1_combout  & ( \wr_addr[2]~2_combout  & ( ((!\wr_addr[1]~0_combout  & ((\init~q ) # (cntr_vld_r[3])))) # (\reset~input_o ) ) ) ) 
// # ( \wr_addr[0]~1_combout  & ( !\wr_addr[2]~2_combout  & ( \reset~input_o  ) ) ) # ( !\wr_addr[0]~1_combout  & ( !\wr_addr[2]~2_combout  & ( \reset~input_o  ) ) )

	.dataa(!\reset~input_o ),
	.datab(!cntr_vld_r[3]),
	.datac(!\wr_addr[1]~0_combout ),
	.datad(!\init~q ),
	.datae(!\wr_addr[0]~1_combout ),
	.dataf(!\wr_addr[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[4][9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[4][9]~0 .extended_lut = "off";
defparam \memory|mem[4][9]~0 .lut_mask = 64'h5555555575F55555;
defparam \memory|mem[4][9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y39_N11
dffeas \memory|mem[4][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[4][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[4][0] .is_wysiwyg = "true";
defparam \memory|mem[4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y39_N14
arriaii_lcell_comb \memory|mem[6][2]~2 (
// Equation(s):
// \memory|mem[6][2]~2_combout  = ( \wr_addr[0]~1_combout  & ( \wr_addr[1]~0_combout  & ( \reset~input_o  ) ) ) # ( !\wr_addr[0]~1_combout  & ( \wr_addr[1]~0_combout  & ( ((\wr_addr[2]~2_combout  & ((cntr_vld_r[3]) # (\init~q )))) # (\reset~input_o ) ) ) ) # 
// ( \wr_addr[0]~1_combout  & ( !\wr_addr[1]~0_combout  & ( \reset~input_o  ) ) ) # ( !\wr_addr[0]~1_combout  & ( !\wr_addr[1]~0_combout  & ( \reset~input_o  ) ) )

	.dataa(!\init~q ),
	.datab(!cntr_vld_r[3]),
	.datac(!\wr_addr[2]~2_combout ),
	.datad(!\reset~input_o ),
	.datae(!\wr_addr[0]~1_combout ),
	.dataf(!\wr_addr[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[6][2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[6][2]~2 .extended_lut = "off";
defparam \memory|mem[6][2]~2 .lut_mask = 64'h00FF00FF07FF00FF;
defparam \memory|mem[6][2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y39_N19
dffeas \memory|mem[6][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[6][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[6][0] .is_wysiwyg = "true";
defparam \memory|mem[6][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y39_N16
arriaii_lcell_comb \memory|mem[7][11]~3 (
// Equation(s):
// \memory|mem[7][11]~3_combout  = ( \wr_addr[0]~1_combout  & ( \wr_addr[2]~2_combout  & ( ((\wr_addr[1]~0_combout  & ((\init~q ) # (cntr_vld_r[3])))) # (\reset~input_o ) ) ) ) # ( !\wr_addr[0]~1_combout  & ( \wr_addr[2]~2_combout  & ( \reset~input_o  ) ) ) 
// # ( \wr_addr[0]~1_combout  & ( !\wr_addr[2]~2_combout  & ( \reset~input_o  ) ) ) # ( !\wr_addr[0]~1_combout  & ( !\wr_addr[2]~2_combout  & ( \reset~input_o  ) ) )

	.dataa(!\reset~input_o ),
	.datab(!cntr_vld_r[3]),
	.datac(!\init~q ),
	.datad(!\wr_addr[1]~0_combout ),
	.datae(!\wr_addr[0]~1_combout ),
	.dataf(!\wr_addr[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[7][11]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[7][11]~3 .extended_lut = "off";
defparam \memory|mem[7][11]~3 .lut_mask = 64'h555555555555557F;
defparam \memory|mem[7][11]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y39_N17
dffeas \memory|mem[7][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[7][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[7][0] .is_wysiwyg = "true";
defparam \memory|mem[7][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y39_N18
arriaii_lcell_comb \memory|Mux31~0 (
// Equation(s):
// \memory|Mux31~0_combout  = ( \memory|mem[6][0]~q  & ( \memory|mem[7][0]~q  & ( ((!rd_addr[0] & ((\memory|mem[4][0]~q ))) # (rd_addr[0] & (\memory|mem[5][0]~q ))) # (rd_addr[1]) ) ) ) # ( !\memory|mem[6][0]~q  & ( \memory|mem[7][0]~q  & ( (!rd_addr[0] & 
// (((\memory|mem[4][0]~q  & !rd_addr[1])))) # (rd_addr[0] & (((rd_addr[1])) # (\memory|mem[5][0]~q ))) ) ) ) # ( \memory|mem[6][0]~q  & ( !\memory|mem[7][0]~q  & ( (!rd_addr[0] & (((rd_addr[1]) # (\memory|mem[4][0]~q )))) # (rd_addr[0] & 
// (\memory|mem[5][0]~q  & ((!rd_addr[1])))) ) ) ) # ( !\memory|mem[6][0]~q  & ( !\memory|mem[7][0]~q  & ( (!rd_addr[1] & ((!rd_addr[0] & ((\memory|mem[4][0]~q ))) # (rd_addr[0] & (\memory|mem[5][0]~q )))) ) ) )

	.dataa(!\memory|mem[5][0]~q ),
	.datab(!\memory|mem[4][0]~q ),
	.datac(!rd_addr[0]),
	.datad(!rd_addr[1]),
	.datae(!\memory|mem[6][0]~q ),
	.dataf(!\memory|mem[7][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux31~0 .extended_lut = "off";
defparam \memory|Mux31~0 .lut_mask = 64'h350035F0350F35FF;
defparam \memory|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y39_N32
arriaii_lcell_comb \memory|mem[3][14]~5 (
// Equation(s):
// \memory|mem[3][14]~5_combout  = ( \wr_addr[1]~0_combout  & ( \init~q  & ( ((!\wr_addr[2]~2_combout  & \wr_addr[0]~1_combout )) # (\reset~input_o ) ) ) ) # ( !\wr_addr[1]~0_combout  & ( \init~q  & ( \reset~input_o  ) ) ) # ( \wr_addr[1]~0_combout  & ( 
// !\init~q  & ( ((cntr_vld_r[3] & (!\wr_addr[2]~2_combout  & \wr_addr[0]~1_combout ))) # (\reset~input_o ) ) ) ) # ( !\wr_addr[1]~0_combout  & ( !\init~q  & ( \reset~input_o  ) ) )

	.dataa(!\reset~input_o ),
	.datab(!cntr_vld_r[3]),
	.datac(!\wr_addr[2]~2_combout ),
	.datad(!\wr_addr[0]~1_combout ),
	.datae(!\wr_addr[1]~0_combout ),
	.dataf(!\init~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[3][14]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[3][14]~5 .extended_lut = "off";
defparam \memory|mem[3][14]~5 .lut_mask = 64'h55555575555555F5;
defparam \memory|mem[3][14]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y39_N31
dffeas \memory|mem[3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[3][14]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[3][0] .is_wysiwyg = "true";
defparam \memory|mem[3][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y39_N28
arriaii_lcell_comb \memory|mem[0][0]~feeder (
// Equation(s):
// \memory|mem[0][0]~feeder_combout  = ( \wr_data_in[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_data_in[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[0][0]~feeder .extended_lut = "off";
defparam \memory|mem[0][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|mem[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y39_N4
arriaii_lcell_comb \memory|mem[0][27]~6 (
// Equation(s):
// \memory|mem[0][27]~6_combout  = ( \wr_addr[1]~0_combout  & ( \wr_addr[2]~2_combout  & ( \reset~input_o  ) ) ) # ( !\wr_addr[1]~0_combout  & ( \wr_addr[2]~2_combout  & ( \reset~input_o  ) ) ) # ( \wr_addr[1]~0_combout  & ( !\wr_addr[2]~2_combout  & ( 
// \reset~input_o  ) ) ) # ( !\wr_addr[1]~0_combout  & ( !\wr_addr[2]~2_combout  & ( ((!\wr_addr[0]~1_combout  & ((\init~q ) # (cntr_vld_r[3])))) # (\reset~input_o ) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!cntr_vld_r[3]),
	.datac(!\wr_addr[0]~1_combout ),
	.datad(!\init~q ),
	.datae(!\wr_addr[1]~0_combout ),
	.dataf(!\wr_addr[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[0][27]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[0][27]~6 .extended_lut = "off";
defparam \memory|mem[0][27]~6 .lut_mask = 64'h75F5555555555555;
defparam \memory|mem[0][27]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y39_N29
dffeas \memory|mem[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|mem[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[0][27]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[0][0] .is_wysiwyg = "true";
defparam \memory|mem[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y39_N28
arriaii_lcell_comb \memory|mem[2][27]~4 (
// Equation(s):
// \memory|mem[2][27]~4_combout  = ( \wr_addr[1]~0_combout  & ( \wr_addr[2]~2_combout  & ( \reset~input_o  ) ) ) # ( !\wr_addr[1]~0_combout  & ( \wr_addr[2]~2_combout  & ( \reset~input_o  ) ) ) # ( \wr_addr[1]~0_combout  & ( !\wr_addr[2]~2_combout  & ( 
// ((!\wr_addr[0]~1_combout  & ((\init~q ) # (cntr_vld_r[3])))) # (\reset~input_o ) ) ) ) # ( !\wr_addr[1]~0_combout  & ( !\wr_addr[2]~2_combout  & ( \reset~input_o  ) ) )

	.dataa(!\reset~input_o ),
	.datab(!cntr_vld_r[3]),
	.datac(!\wr_addr[0]~1_combout ),
	.datad(!\init~q ),
	.datae(!\wr_addr[1]~0_combout ),
	.dataf(!\wr_addr[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[2][27]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[2][27]~4 .extended_lut = "off";
defparam \memory|mem[2][27]~4 .lut_mask = 64'h555575F555555555;
defparam \memory|mem[2][27]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y39_N3
dffeas \memory|mem[2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[2][27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[2][0] .is_wysiwyg = "true";
defparam \memory|mem[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y39_N26
arriaii_lcell_comb \memory|mem[1][15]~7 (
// Equation(s):
// \memory|mem[1][15]~7_combout  = ( \wr_addr[2]~2_combout  & ( \wr_addr[0]~1_combout  & ( \reset~input_o  ) ) ) # ( !\wr_addr[2]~2_combout  & ( \wr_addr[0]~1_combout  & ( ((!\wr_addr[1]~0_combout  & ((\init~q ) # (cntr_vld_r[3])))) # (\reset~input_o ) ) ) ) 
// # ( \wr_addr[2]~2_combout  & ( !\wr_addr[0]~1_combout  & ( \reset~input_o  ) ) ) # ( !\wr_addr[2]~2_combout  & ( !\wr_addr[0]~1_combout  & ( \reset~input_o  ) ) )

	.dataa(!\reset~input_o ),
	.datab(!cntr_vld_r[3]),
	.datac(!\init~q ),
	.datad(!\wr_addr[1]~0_combout ),
	.datae(!\wr_addr[2]~2_combout ),
	.dataf(!\wr_addr[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[1][15]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[1][15]~7 .extended_lut = "off";
defparam \memory|mem[1][15]~7 .lut_mask = 64'h555555557F555555;
defparam \memory|mem[1][15]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y39_N9
dffeas \memory|mem[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data_in[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[1][15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[1][0] .is_wysiwyg = "true";
defparam \memory|mem[1][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y39_N2
arriaii_lcell_comb \memory|Mux31~1 (
// Equation(s):
// \memory|Mux31~1_combout  = ( \memory|mem[2][0]~q  & ( \memory|mem[1][0]~q  & ( (!rd_addr[1] & (((\memory|mem[0][0]~q ) # (rd_addr[0])))) # (rd_addr[1] & (((!rd_addr[0])) # (\memory|mem[3][0]~q ))) ) ) ) # ( !\memory|mem[2][0]~q  & ( \memory|mem[1][0]~q  & 
// ( (!rd_addr[1] & (((\memory|mem[0][0]~q ) # (rd_addr[0])))) # (rd_addr[1] & (\memory|mem[3][0]~q  & (rd_addr[0]))) ) ) ) # ( \memory|mem[2][0]~q  & ( !\memory|mem[1][0]~q  & ( (!rd_addr[1] & (((!rd_addr[0] & \memory|mem[0][0]~q )))) # (rd_addr[1] & 
// (((!rd_addr[0])) # (\memory|mem[3][0]~q ))) ) ) ) # ( !\memory|mem[2][0]~q  & ( !\memory|mem[1][0]~q  & ( (!rd_addr[1] & (((!rd_addr[0] & \memory|mem[0][0]~q )))) # (rd_addr[1] & (\memory|mem[3][0]~q  & (rd_addr[0]))) ) ) )

	.dataa(!\memory|mem[3][0]~q ),
	.datab(!rd_addr[1]),
	.datac(!rd_addr[0]),
	.datad(!\memory|mem[0][0]~q ),
	.datae(!\memory|mem[2][0]~q ),
	.dataf(!\memory|mem[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux31~1 .extended_lut = "off";
defparam \memory|Mux31~1 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \memory|Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y39_N36
arriaii_lcell_comb \memory|Mux31~2 (
// Equation(s):
// \memory|Mux31~2_combout  = ( rd_addr[2] & ( \memory|Mux31~1_combout  & ( \memory|Mux31~0_combout  ) ) ) # ( !rd_addr[2] & ( \memory|Mux31~1_combout  ) ) # ( rd_addr[2] & ( !\memory|Mux31~1_combout  & ( \memory|Mux31~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|Mux31~0_combout ),
	.datad(gnd),
	.datae(!rd_addr[2]),
	.dataf(!\memory|Mux31~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux31~2 .extended_lut = "off";
defparam \memory|Mux31~2 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \memory|Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y39_N37
dffeas \memory|rd_data_buf[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|Mux31~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[1][0] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y39_N39
dffeas \memory|rd_data_buf[2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|rd_data_buf[1][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[2][0] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y38_N19
dffeas \memory|rd_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|rd_data_buf[2][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data[0] .is_wysiwyg = "true";
defparam \memory|rd_data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N0
arriaii_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( VCC ) + ( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [0]))) # (\always2~1_combout  & (\Add1~3_combout )))) # (\Add1~0_combout  & (((\Add1~3_combout )))) ) + ( !VCC ))
// \Add1~6  = CARRY(( VCC ) + ( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [0]))) # (\always2~1_combout  & (\Add1~3_combout )))) # (\Add1~0_combout  & (((\Add1~3_combout )))) ) + ( !VCC ))

	.dataa(!\Add1~0_combout ),
	.datab(!\always2~1_combout ),
	.datac(!\Add1~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000F8700000FFFF;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y40_N38
arriaii_lcell_comb \cntr_val_out~0 (
// Equation(s):
// \cntr_val_out~0_combout  = ( \Add1~5_sumout  & ( \cntr_val_vld~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cntr_val_vld~0_combout ),
	.datad(gnd),
	.datae(!\Add1~5_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntr_val_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntr_val_out~0 .extended_lut = "off";
defparam \cntr_val_out~0 .lut_mask = 64'h00000F0F00000F0F;
defparam \cntr_val_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y38_N3
dffeas \data_bypass[1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~10_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\init~q ),
	.sload(gnd),
	.ena(\data_bypass[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[1][1] .is_wysiwyg = "true";
defparam \data_bypass[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y37_N1
dffeas \data_bypass[2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[1][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[2][1] .is_wysiwyg = "true";
defparam \data_bypass[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y37_N7
dffeas \data_bypass[3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[2][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[3][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[3][1] .is_wysiwyg = "true";
defparam \data_bypass[3][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N6
arriaii_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = ( \data_bypass[3][1]~q  & ( \Add1~2_combout  & ( (!\Add1~1_combout  & (\data_bypass[1][1]~q )) # (\Add1~1_combout  & ((\data_bypass[2][1]~q ))) ) ) ) # ( !\data_bypass[3][1]~q  & ( \Add1~2_combout  & ( (!\Add1~1_combout  & 
// (\data_bypass[1][1]~q )) # (\Add1~1_combout  & ((\data_bypass[2][1]~q ))) ) ) ) # ( \data_bypass[3][1]~q  & ( !\Add1~2_combout  & ( (!\Add1~1_combout ) # (\data_bypass[2][1]~q ) ) ) ) # ( !\data_bypass[3][1]~q  & ( !\Add1~2_combout  & ( (\Add1~1_combout  
// & \data_bypass[2][1]~q ) ) ) )

	.dataa(gnd),
	.datab(!\data_bypass[1][1]~q ),
	.datac(!\Add1~1_combout ),
	.datad(!\data_bypass[2][1]~q ),
	.datae(!\data_bypass[3][1]~q ),
	.dataf(!\Add1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~8 .extended_lut = "off";
defparam \Add1~8 .lut_mask = 64'h000FF0FF303F303F;
defparam \Add1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y39_N22
arriaii_lcell_comb \wr_data_in[1]~1 (
// Equation(s):
// \wr_data_in[1]~1_combout  = ( \Add1~10_sumout  & ( !\init~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\init~q ),
	.datae(gnd),
	.dataf(!\Add1~10_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_data_in[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_data_in[1]~1 .extended_lut = "off";
defparam \wr_data_in[1]~1 .lut_mask = 64'h00000000FF00FF00;
defparam \wr_data_in[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y39_N21
dffeas \memory|mem[7][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[7][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[7][1] .is_wysiwyg = "true";
defparam \memory|mem[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y39_N21
dffeas \memory|mem[5][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[5][10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[5][1] .is_wysiwyg = "true";
defparam \memory|mem[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y39_N23
dffeas \memory|mem[6][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[6][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[6][1] .is_wysiwyg = "true";
defparam \memory|mem[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y39_N35
dffeas \memory|mem[4][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[4][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[4][1] .is_wysiwyg = "true";
defparam \memory|mem[4][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y39_N22
arriaii_lcell_comb \memory|Mux30~0 (
// Equation(s):
// \memory|Mux30~0_combout  = ( \memory|mem[6][1]~q  & ( \memory|mem[4][1]~q  & ( (!rd_addr[0]) # ((!rd_addr[1] & ((\memory|mem[5][1]~q ))) # (rd_addr[1] & (\memory|mem[7][1]~q ))) ) ) ) # ( !\memory|mem[6][1]~q  & ( \memory|mem[4][1]~q  & ( (!rd_addr[0] & 
// (((!rd_addr[1])))) # (rd_addr[0] & ((!rd_addr[1] & ((\memory|mem[5][1]~q ))) # (rd_addr[1] & (\memory|mem[7][1]~q )))) ) ) ) # ( \memory|mem[6][1]~q  & ( !\memory|mem[4][1]~q  & ( (!rd_addr[0] & (((rd_addr[1])))) # (rd_addr[0] & ((!rd_addr[1] & 
// ((\memory|mem[5][1]~q ))) # (rd_addr[1] & (\memory|mem[7][1]~q )))) ) ) ) # ( !\memory|mem[6][1]~q  & ( !\memory|mem[4][1]~q  & ( (rd_addr[0] & ((!rd_addr[1] & ((\memory|mem[5][1]~q ))) # (rd_addr[1] & (\memory|mem[7][1]~q )))) ) ) )

	.dataa(!\memory|mem[7][1]~q ),
	.datab(!rd_addr[0]),
	.datac(!\memory|mem[5][1]~q ),
	.datad(!rd_addr[1]),
	.datae(!\memory|mem[6][1]~q ),
	.dataf(!\memory|mem[4][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux30~0 .extended_lut = "off";
defparam \memory|Mux30~0 .lut_mask = 64'h031103DDCF11CFDD;
defparam \memory|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y39_N23
dffeas \memory|mem[1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data_in[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[1][15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[1][1] .is_wysiwyg = "true";
defparam \memory|mem[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y39_N9
dffeas \memory|mem[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[0][27]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[0][1] .is_wysiwyg = "true";
defparam \memory|mem[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y39_N11
dffeas \memory|mem[2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[2][27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[2][1] .is_wysiwyg = "true";
defparam \memory|mem[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y39_N7
dffeas \memory|mem[3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[3][14]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[3][1] .is_wysiwyg = "true";
defparam \memory|mem[3][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y39_N10
arriaii_lcell_comb \memory|Mux30~1 (
// Equation(s):
// \memory|Mux30~1_combout  = ( \memory|mem[2][1]~q  & ( \memory|mem[3][1]~q  & ( ((!rd_addr[0] & ((\memory|mem[0][1]~q ))) # (rd_addr[0] & (\memory|mem[1][1]~q ))) # (rd_addr[1]) ) ) ) # ( !\memory|mem[2][1]~q  & ( \memory|mem[3][1]~q  & ( (!rd_addr[1] & 
// ((!rd_addr[0] & ((\memory|mem[0][1]~q ))) # (rd_addr[0] & (\memory|mem[1][1]~q )))) # (rd_addr[1] & (((rd_addr[0])))) ) ) ) # ( \memory|mem[2][1]~q  & ( !\memory|mem[3][1]~q  & ( (!rd_addr[1] & ((!rd_addr[0] & ((\memory|mem[0][1]~q ))) # (rd_addr[0] & 
// (\memory|mem[1][1]~q )))) # (rd_addr[1] & (((!rd_addr[0])))) ) ) ) # ( !\memory|mem[2][1]~q  & ( !\memory|mem[3][1]~q  & ( (!rd_addr[1] & ((!rd_addr[0] & ((\memory|mem[0][1]~q ))) # (rd_addr[0] & (\memory|mem[1][1]~q )))) ) ) )

	.dataa(!\memory|mem[1][1]~q ),
	.datab(!rd_addr[1]),
	.datac(!rd_addr[0]),
	.datad(!\memory|mem[0][1]~q ),
	.datae(!\memory|mem[2][1]~q ),
	.dataf(!\memory|mem[3][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux30~1 .extended_lut = "off";
defparam \memory|Mux30~1 .lut_mask = 64'h04C434F407C737F7;
defparam \memory|Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y39_N34
arriaii_lcell_comb \memory|Mux30~2 (
// Equation(s):
// \memory|Mux30~2_combout  = ( rd_addr[2] & ( \memory|Mux30~0_combout  ) ) # ( !rd_addr[2] & ( \memory|Mux30~1_combout  ) )

	.dataa(gnd),
	.datab(!\memory|Mux30~0_combout ),
	.datac(gnd),
	.datad(!\memory|Mux30~1_combout ),
	.datae(!rd_addr[2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux30~2 .extended_lut = "off";
defparam \memory|Mux30~2 .lut_mask = 64'h00FF333300FF3333;
defparam \memory|Mux30~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y39_N35
dffeas \memory|rd_data_buf[1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|Mux30~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[1][1] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y39_N33
dffeas \memory|rd_data_buf[2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|rd_data_buf[1][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[2][1] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y38_N14
arriaii_lcell_comb \memory|rd_data[1]~feeder (
// Equation(s):
// \memory|rd_data[1]~feeder_combout  = ( \memory|rd_data_buf[2][1]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data_buf[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|rd_data[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|rd_data[1]~feeder .extended_lut = "off";
defparam \memory|rd_data[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|rd_data[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y38_N15
dffeas \memory|rd_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|rd_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data[1] .is_wysiwyg = "true";
defparam \memory|rd_data[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N2
arriaii_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_sumout  = SUM(( GND ) + ( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [1]))) # (\always2~1_combout  & (\Add1~8_combout )))) # (\Add1~0_combout  & (((\Add1~8_combout )))) ) + ( \Add1~6  ))
// \Add1~11  = CARRY(( GND ) + ( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [1]))) # (\always2~1_combout  & (\Add1~8_combout )))) # (\Add1~0_combout  & (((\Add1~8_combout )))) ) + ( \Add1~6  ))

	.dataa(!\Add1~0_combout ),
	.datab(!\always2~1_combout ),
	.datac(!\Add1~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data [1]),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~10_sumout ),
	.cout(\Add1~11 ),
	.shareout());
// synopsys translate_off
defparam \Add1~10 .extended_lut = "off";
defparam \Add1~10 .lut_mask = 64'h0000F87000000000;
defparam \Add1~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y37_N18
arriaii_lcell_comb \cntr_val_out~1 (
// Equation(s):
// \cntr_val_out~1_combout  = ( \Add1~10_sumout  & ( \cntr_val_vld~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cntr_val_vld~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~10_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntr_val_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntr_val_out~1 .extended_lut = "off";
defparam \cntr_val_out~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \cntr_val_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y38_N5
dffeas \data_bypass[1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~15_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\init~q ),
	.sload(gnd),
	.ena(\data_bypass[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[1][2] .is_wysiwyg = "true";
defparam \data_bypass[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y38_N3
dffeas \data_bypass[2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[1][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[2][2] .is_wysiwyg = "true";
defparam \data_bypass[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y38_N31
dffeas \data_bypass[3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[2][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[3][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[3][2] .is_wysiwyg = "true";
defparam \data_bypass[3][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N30
arriaii_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_combout  = ( \data_bypass[3][2]~q  & ( \Add1~1_combout  & ( \data_bypass[2][2]~q  ) ) ) # ( !\data_bypass[3][2]~q  & ( \Add1~1_combout  & ( \data_bypass[2][2]~q  ) ) ) # ( \data_bypass[3][2]~q  & ( !\Add1~1_combout  & ( (!\Add1~2_combout ) # 
// (\data_bypass[1][2]~q ) ) ) ) # ( !\data_bypass[3][2]~q  & ( !\Add1~1_combout  & ( (\data_bypass[1][2]~q  & \Add1~2_combout ) ) ) )

	.dataa(!\data_bypass[1][2]~q ),
	.datab(!\data_bypass[2][2]~q ),
	.datac(gnd),
	.datad(!\Add1~2_combout ),
	.datae(!\data_bypass[3][2]~q ),
	.dataf(!\Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0055FF5533333333;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y40_N24
arriaii_lcell_comb \wr_data_in[2]~2 (
// Equation(s):
// \wr_data_in[2]~2_combout  = ( \Add1~15_sumout  & ( !\init~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\init~q ),
	.datae(!\Add1~15_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_data_in[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_data_in[2]~2 .extended_lut = "off";
defparam \wr_data_in[2]~2 .lut_mask = 64'h0000FF000000FF00;
defparam \wr_data_in[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N0
arriaii_lcell_comb \memory|mem[1][2]~feeder (
// Equation(s):
// \memory|mem[1][2]~feeder_combout  = ( \wr_data_in[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_data_in[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[1][2]~feeder .extended_lut = "off";
defparam \memory|mem[1][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|mem[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y40_N1
dffeas \memory|mem[1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|mem[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[1][15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[1][2] .is_wysiwyg = "true";
defparam \memory|mem[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y39_N33
dffeas \memory|mem[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[0][27]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[0][2] .is_wysiwyg = "true";
defparam \memory|mem[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y39_N35
dffeas \memory|mem[2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[2][27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[2][2] .is_wysiwyg = "true";
defparam \memory|mem[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y40_N11
dffeas \memory|mem[3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[3][14]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[3][2] .is_wysiwyg = "true";
defparam \memory|mem[3][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y39_N34
arriaii_lcell_comb \memory|Mux29~1 (
// Equation(s):
// \memory|Mux29~1_combout  = ( \memory|mem[2][2]~q  & ( \memory|mem[3][2]~q  & ( ((!rd_addr[0] & ((\memory|mem[0][2]~q ))) # (rd_addr[0] & (\memory|mem[1][2]~q ))) # (rd_addr[1]) ) ) ) # ( !\memory|mem[2][2]~q  & ( \memory|mem[3][2]~q  & ( (!rd_addr[0] & 
// (((!rd_addr[1] & \memory|mem[0][2]~q )))) # (rd_addr[0] & (((rd_addr[1])) # (\memory|mem[1][2]~q ))) ) ) ) # ( \memory|mem[2][2]~q  & ( !\memory|mem[3][2]~q  & ( (!rd_addr[0] & (((\memory|mem[0][2]~q ) # (rd_addr[1])))) # (rd_addr[0] & 
// (\memory|mem[1][2]~q  & (!rd_addr[1]))) ) ) ) # ( !\memory|mem[2][2]~q  & ( !\memory|mem[3][2]~q  & ( (!rd_addr[1] & ((!rd_addr[0] & ((\memory|mem[0][2]~q ))) # (rd_addr[0] & (\memory|mem[1][2]~q )))) ) ) )

	.dataa(!\memory|mem[1][2]~q ),
	.datab(!rd_addr[0]),
	.datac(!rd_addr[1]),
	.datad(!\memory|mem[0][2]~q ),
	.datae(!\memory|mem[2][2]~q ),
	.dataf(!\memory|mem[3][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux29~1 .extended_lut = "off";
defparam \memory|Mux29~1 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \memory|Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y40_N25
dffeas \memory|mem[4][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data_in[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[4][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[4][2] .is_wysiwyg = "true";
defparam \memory|mem[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y40_N27
dffeas \memory|mem[5][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[5][10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[5][2] .is_wysiwyg = "true";
defparam \memory|mem[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y40_N37
dffeas \memory|mem[6][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[6][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[6][2] .is_wysiwyg = "true";
defparam \memory|mem[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y40_N39
dffeas \memory|mem[7][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[7][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[7][2] .is_wysiwyg = "true";
defparam \memory|mem[7][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y40_N36
arriaii_lcell_comb \memory|Mux29~0 (
// Equation(s):
// \memory|Mux29~0_combout  = ( \memory|mem[6][2]~q  & ( \memory|mem[7][2]~q  & ( ((!rd_addr[0] & (\memory|mem[4][2]~q )) # (rd_addr[0] & ((\memory|mem[5][2]~q )))) # (rd_addr[1]) ) ) ) # ( !\memory|mem[6][2]~q  & ( \memory|mem[7][2]~q  & ( (!rd_addr[1] & 
// ((!rd_addr[0] & (\memory|mem[4][2]~q )) # (rd_addr[0] & ((\memory|mem[5][2]~q ))))) # (rd_addr[1] & (((rd_addr[0])))) ) ) ) # ( \memory|mem[6][2]~q  & ( !\memory|mem[7][2]~q  & ( (!rd_addr[1] & ((!rd_addr[0] & (\memory|mem[4][2]~q )) # (rd_addr[0] & 
// ((\memory|mem[5][2]~q ))))) # (rd_addr[1] & (((!rd_addr[0])))) ) ) ) # ( !\memory|mem[6][2]~q  & ( !\memory|mem[7][2]~q  & ( (!rd_addr[1] & ((!rd_addr[0] & (\memory|mem[4][2]~q )) # (rd_addr[0] & ((\memory|mem[5][2]~q ))))) ) ) )

	.dataa(!\memory|mem[4][2]~q ),
	.datab(!rd_addr[1]),
	.datac(!\memory|mem[5][2]~q ),
	.datad(!rd_addr[0]),
	.datae(!\memory|mem[6][2]~q ),
	.dataf(!\memory|mem[7][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux29~0 .extended_lut = "off";
defparam \memory|Mux29~0 .lut_mask = 64'h440C770C443F773F;
defparam \memory|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y40_N10
arriaii_lcell_comb \memory|Mux29~2 (
// Equation(s):
// \memory|Mux29~2_combout  = ( \memory|Mux29~0_combout  & ( rd_addr[2] ) ) # ( \memory|Mux29~0_combout  & ( !rd_addr[2] & ( \memory|Mux29~1_combout  ) ) ) # ( !\memory|Mux29~0_combout  & ( !rd_addr[2] & ( \memory|Mux29~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\memory|Mux29~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memory|Mux29~0_combout ),
	.dataf(!rd_addr[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux29~2 .extended_lut = "off";
defparam \memory|Mux29~2 .lut_mask = 64'h333333330000FFFF;
defparam \memory|Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y40_N11
dffeas \memory|rd_data_buf[1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|Mux29~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[1][2] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y40_N10
arriaii_lcell_comb \memory|rd_data_buf[2][2]~feeder (
// Equation(s):
// \memory|rd_data_buf[2][2]~feeder_combout  = ( \memory|rd_data_buf[1][2]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data_buf[1][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|rd_data_buf[2][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|rd_data_buf[2][2]~feeder .extended_lut = "off";
defparam \memory|rd_data_buf[2][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|rd_data_buf[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y40_N11
dffeas \memory|rd_data_buf[2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|rd_data_buf[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[2][2] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y38_N24
arriaii_lcell_comb \memory|rd_data[2]~feeder (
// Equation(s):
// \memory|rd_data[2]~feeder_combout  = ( \memory|rd_data_buf[2][2]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data_buf[2][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|rd_data[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|rd_data[2]~feeder .extended_lut = "off";
defparam \memory|rd_data[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|rd_data[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y38_N25
dffeas \memory|rd_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|rd_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data[2] .is_wysiwyg = "true";
defparam \memory|rd_data[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N4
arriaii_lcell_comb \Add1~15 (
// Equation(s):
// \Add1~15_sumout  = SUM(( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [2]))) # (\always2~1_combout  & (\Add1~13_combout )))) # (\Add1~0_combout  & (((\Add1~13_combout )))) ) + ( GND ) + ( \Add1~11  ))
// \Add1~16  = CARRY(( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [2]))) # (\always2~1_combout  & (\Add1~13_combout )))) # (\Add1~0_combout  & (((\Add1~13_combout )))) ) + ( GND ) + ( \Add1~11  ))

	.dataa(!\Add1~0_combout ),
	.datab(!\always2~1_combout ),
	.datac(!\Add1~13_combout ),
	.datad(!\memory|rd_data [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~11 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~15_sumout ),
	.cout(\Add1~16 ),
	.shareout());
// synopsys translate_off
defparam \Add1~15 .extended_lut = "off";
defparam \Add1~15 .lut_mask = 64'h0000FFFF0000078F;
defparam \Add1~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y37_N32
arriaii_lcell_comb \cntr_val_out~2 (
// Equation(s):
// \cntr_val_out~2_combout  = ( \Add1~15_sumout  & ( \cntr_val_vld~0_combout  ) )

	.dataa(gnd),
	.datab(!\cntr_val_vld~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add1~15_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntr_val_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntr_val_out~2 .extended_lut = "off";
defparam \cntr_val_out~2 .lut_mask = 64'h0000333300003333;
defparam \cntr_val_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y38_N7
dffeas \data_bypass[1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~20_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\init~q ),
	.sload(gnd),
	.ena(\data_bypass[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[1][3] .is_wysiwyg = "true";
defparam \data_bypass[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y37_N27
dffeas \data_bypass[2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[1][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[2][3] .is_wysiwyg = "true";
defparam \data_bypass[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y37_N25
dffeas \data_bypass[3][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[2][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[3][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[3][3] .is_wysiwyg = "true";
defparam \data_bypass[3][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N26
arriaii_lcell_comb \Add1~18 (
// Equation(s):
// \Add1~18_combout  = ( \data_bypass[2][3]~q  & ( ((!\Add1~2_combout  & (\data_bypass[3][3]~q )) # (\Add1~2_combout  & ((\data_bypass[1][3]~q )))) # (\Add1~1_combout ) ) ) # ( !\data_bypass[2][3]~q  & ( (!\Add1~1_combout  & ((!\Add1~2_combout  & 
// (\data_bypass[3][3]~q )) # (\Add1~2_combout  & ((\data_bypass[1][3]~q ))))) ) )

	.dataa(!\Add1~2_combout ),
	.datab(!\Add1~1_combout ),
	.datac(!\data_bypass[3][3]~q ),
	.datad(!\data_bypass[1][3]~q ),
	.datae(gnd),
	.dataf(!\data_bypass[2][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~18 .extended_lut = "off";
defparam \Add1~18 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \Add1~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N34
arriaii_lcell_comb \wr_data_in[3]~3 (
// Equation(s):
// \wr_data_in[3]~3_combout  = ( !\init~q  & ( \Add1~20_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\init~q ),
	.dataf(!\Add1~20_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_data_in[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_data_in[3]~3 .extended_lut = "off";
defparam \wr_data_in[3]~3 .lut_mask = 64'h00000000FFFF0000;
defparam \wr_data_in[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y39_N21
dffeas \memory|mem[5][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[5][10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[5][3] .is_wysiwyg = "true";
defparam \memory|mem[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y39_N33
dffeas \memory|mem[4][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[4][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[4][3] .is_wysiwyg = "true";
defparam \memory|mem[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y39_N1
dffeas \memory|mem[6][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[6][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[6][3] .is_wysiwyg = "true";
defparam \memory|mem[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y39_N3
dffeas \memory|mem[7][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[7][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[7][3] .is_wysiwyg = "true";
defparam \memory|mem[7][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y39_N0
arriaii_lcell_comb \memory|Mux28~0 (
// Equation(s):
// \memory|Mux28~0_combout  = ( \memory|mem[6][3]~q  & ( \memory|mem[7][3]~q  & ( ((!rd_addr[0] & ((\memory|mem[4][3]~q ))) # (rd_addr[0] & (\memory|mem[5][3]~q ))) # (rd_addr[1]) ) ) ) # ( !\memory|mem[6][3]~q  & ( \memory|mem[7][3]~q  & ( (!rd_addr[1] & 
// ((!rd_addr[0] & ((\memory|mem[4][3]~q ))) # (rd_addr[0] & (\memory|mem[5][3]~q )))) # (rd_addr[1] & (((rd_addr[0])))) ) ) ) # ( \memory|mem[6][3]~q  & ( !\memory|mem[7][3]~q  & ( (!rd_addr[1] & ((!rd_addr[0] & ((\memory|mem[4][3]~q ))) # (rd_addr[0] & 
// (\memory|mem[5][3]~q )))) # (rd_addr[1] & (((!rd_addr[0])))) ) ) ) # ( !\memory|mem[6][3]~q  & ( !\memory|mem[7][3]~q  & ( (!rd_addr[1] & ((!rd_addr[0] & ((\memory|mem[4][3]~q ))) # (rd_addr[0] & (\memory|mem[5][3]~q )))) ) ) )

	.dataa(!rd_addr[1]),
	.datab(!\memory|mem[5][3]~q ),
	.datac(!\memory|mem[4][3]~q ),
	.datad(!rd_addr[0]),
	.datae(!\memory|mem[6][3]~q ),
	.dataf(!\memory|mem[7][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux28~0 .extended_lut = "off";
defparam \memory|Mux28~0 .lut_mask = 64'h0A225F220A775F77;
defparam \memory|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y39_N13
dffeas \memory|mem[3][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[3][14]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[3][3] .is_wysiwyg = "true";
defparam \memory|mem[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y39_N27
dffeas \memory|mem[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[0][27]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[0][3] .is_wysiwyg = "true";
defparam \memory|mem[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y39_N35
dffeas \memory|mem[1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data_in[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[1][15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[1][3] .is_wysiwyg = "true";
defparam \memory|mem[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y39_N15
dffeas \memory|mem[2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[2][27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[2][3] .is_wysiwyg = "true";
defparam \memory|mem[2][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y39_N14
arriaii_lcell_comb \memory|Mux28~1 (
// Equation(s):
// \memory|Mux28~1_combout  = ( \memory|mem[2][3]~q  & ( rd_addr[1] & ( (!rd_addr[0]) # (\memory|mem[3][3]~q ) ) ) ) # ( !\memory|mem[2][3]~q  & ( rd_addr[1] & ( (\memory|mem[3][3]~q  & rd_addr[0]) ) ) ) # ( \memory|mem[2][3]~q  & ( !rd_addr[1] & ( 
// (!rd_addr[0] & (\memory|mem[0][3]~q )) # (rd_addr[0] & ((\memory|mem[1][3]~q ))) ) ) ) # ( !\memory|mem[2][3]~q  & ( !rd_addr[1] & ( (!rd_addr[0] & (\memory|mem[0][3]~q )) # (rd_addr[0] & ((\memory|mem[1][3]~q ))) ) ) )

	.dataa(!\memory|mem[3][3]~q ),
	.datab(!\memory|mem[0][3]~q ),
	.datac(!rd_addr[0]),
	.datad(!\memory|mem[1][3]~q ),
	.datae(!\memory|mem[2][3]~q ),
	.dataf(!rd_addr[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux28~1 .extended_lut = "off";
defparam \memory|Mux28~1 .lut_mask = 64'h303F303F0505F5F5;
defparam \memory|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y39_N4
arriaii_lcell_comb \memory|Mux28~2 (
// Equation(s):
// \memory|Mux28~2_combout  = ( rd_addr[2] & ( \memory|Mux28~1_combout  & ( \memory|Mux28~0_combout  ) ) ) # ( !rd_addr[2] & ( \memory|Mux28~1_combout  ) ) # ( rd_addr[2] & ( !\memory|Mux28~1_combout  & ( \memory|Mux28~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|Mux28~0_combout ),
	.datad(gnd),
	.datae(!rd_addr[2]),
	.dataf(!\memory|Mux28~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux28~2 .extended_lut = "off";
defparam \memory|Mux28~2 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \memory|Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y39_N5
dffeas \memory|rd_data_buf[1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|Mux28~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[1][3] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y39_N7
dffeas \memory|rd_data_buf[2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|rd_data_buf[1][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[2][3] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y38_N20
arriaii_lcell_comb \memory|rd_data[3]~feeder (
// Equation(s):
// \memory|rd_data[3]~feeder_combout  = ( \memory|rd_data_buf[2][3]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data_buf[2][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|rd_data[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|rd_data[3]~feeder .extended_lut = "off";
defparam \memory|rd_data[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|rd_data[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y38_N21
dffeas \memory|rd_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|rd_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data[3] .is_wysiwyg = "true";
defparam \memory|rd_data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N6
arriaii_lcell_comb \Add1~20 (
// Equation(s):
// \Add1~20_sumout  = SUM(( GND ) + ( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [3]))) # (\always2~1_combout  & (\Add1~18_combout )))) # (\Add1~0_combout  & (((\Add1~18_combout )))) ) + ( \Add1~16  ))
// \Add1~21  = CARRY(( GND ) + ( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [3]))) # (\always2~1_combout  & (\Add1~18_combout )))) # (\Add1~0_combout  & (((\Add1~18_combout )))) ) + ( \Add1~16  ))

	.dataa(!\Add1~0_combout ),
	.datab(!\always2~1_combout ),
	.datac(!\Add1~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data [3]),
	.datag(gnd),
	.cin(\Add1~16 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~20_sumout ),
	.cout(\Add1~21 ),
	.shareout());
// synopsys translate_off
defparam \Add1~20 .extended_lut = "off";
defparam \Add1~20 .lut_mask = 64'h0000F87000000000;
defparam \Add1~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y40_N16
arriaii_lcell_comb \cntr_val_out~3 (
// Equation(s):
// \cntr_val_out~3_combout  = ( \Add1~20_sumout  & ( \cntr_val_vld~0_combout  ) )

	.dataa(gnd),
	.datab(!\cntr_val_vld~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~20_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntr_val_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntr_val_out~3 .extended_lut = "off";
defparam \cntr_val_out~3 .lut_mask = 64'h0000000033333333;
defparam \cntr_val_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y38_N9
dffeas \data_bypass[1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\init~q ),
	.sload(gnd),
	.ena(\data_bypass[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[1][4] .is_wysiwyg = "true";
defparam \data_bypass[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y37_N19
dffeas \data_bypass[2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[1][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[2][4] .is_wysiwyg = "true";
defparam \data_bypass[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y37_N39
dffeas \data_bypass[3][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[2][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[3][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[3][4] .is_wysiwyg = "true";
defparam \data_bypass[3][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N38
arriaii_lcell_comb \Add1~23 (
// Equation(s):
// \Add1~23_combout  = ( \data_bypass[3][4]~q  & ( \Add1~2_combout  & ( (!\Add1~1_combout  & ((\data_bypass[1][4]~q ))) # (\Add1~1_combout  & (\data_bypass[2][4]~q )) ) ) ) # ( !\data_bypass[3][4]~q  & ( \Add1~2_combout  & ( (!\Add1~1_combout  & 
// ((\data_bypass[1][4]~q ))) # (\Add1~1_combout  & (\data_bypass[2][4]~q )) ) ) ) # ( \data_bypass[3][4]~q  & ( !\Add1~2_combout  & ( (!\Add1~1_combout ) # (\data_bypass[2][4]~q ) ) ) ) # ( !\data_bypass[3][4]~q  & ( !\Add1~2_combout  & ( 
// (\data_bypass[2][4]~q  & \Add1~1_combout ) ) ) )

	.dataa(!\data_bypass[2][4]~q ),
	.datab(gnd),
	.datac(!\Add1~1_combout ),
	.datad(!\data_bypass[1][4]~q ),
	.datae(!\data_bypass[3][4]~q ),
	.dataf(!\Add1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~23 .extended_lut = "off";
defparam \Add1~23 .lut_mask = 64'h0505F5F505F505F5;
defparam \Add1~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N30
arriaii_lcell_comb \wr_data_in[4]~4 (
// Equation(s):
// \wr_data_in[4]~4_combout  = ( !\init~q  & ( \Add1~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\init~q ),
	.dataf(!\Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_data_in[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_data_in[4]~4 .extended_lut = "off";
defparam \wr_data_in[4]~4 .lut_mask = 64'h00000000FFFF0000;
defparam \wr_data_in[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y39_N19
dffeas \memory|mem[3][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[3][14]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[3][4] .is_wysiwyg = "true";
defparam \memory|mem[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y39_N17
dffeas \memory|mem[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[0][27]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[0][4] .is_wysiwyg = "true";
defparam \memory|mem[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y39_N31
dffeas \memory|mem[1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data_in[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[1][15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[1][4] .is_wysiwyg = "true";
defparam \memory|mem[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y39_N39
dffeas \memory|mem[2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[2][27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[2][4] .is_wysiwyg = "true";
defparam \memory|mem[2][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y39_N38
arriaii_lcell_comb \memory|Mux27~1 (
// Equation(s):
// \memory|Mux27~1_combout  = ( \memory|mem[2][4]~q  & ( rd_addr[1] & ( (!rd_addr[0]) # (\memory|mem[3][4]~q ) ) ) ) # ( !\memory|mem[2][4]~q  & ( rd_addr[1] & ( (\memory|mem[3][4]~q  & rd_addr[0]) ) ) ) # ( \memory|mem[2][4]~q  & ( !rd_addr[1] & ( 
// (!rd_addr[0] & (\memory|mem[0][4]~q )) # (rd_addr[0] & ((\memory|mem[1][4]~q ))) ) ) ) # ( !\memory|mem[2][4]~q  & ( !rd_addr[1] & ( (!rd_addr[0] & (\memory|mem[0][4]~q )) # (rd_addr[0] & ((\memory|mem[1][4]~q ))) ) ) )

	.dataa(!\memory|mem[3][4]~q ),
	.datab(!rd_addr[0]),
	.datac(!\memory|mem[0][4]~q ),
	.datad(!\memory|mem[1][4]~q ),
	.datae(!\memory|mem[2][4]~q ),
	.dataf(!rd_addr[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux27~1 .extended_lut = "off";
defparam \memory|Mux27~1 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \memory|Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y39_N29
dffeas \memory|mem[5][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[5][10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[5][4] .is_wysiwyg = "true";
defparam \memory|mem[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y39_N3
dffeas \memory|mem[4][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[4][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[4][4] .is_wysiwyg = "true";
defparam \memory|mem[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y39_N19
dffeas \memory|mem[7][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[7][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[7][4] .is_wysiwyg = "true";
defparam \memory|mem[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y39_N17
dffeas \memory|mem[6][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[6][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[6][4] .is_wysiwyg = "true";
defparam \memory|mem[6][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N16
arriaii_lcell_comb \memory|Mux27~0 (
// Equation(s):
// \memory|Mux27~0_combout  = ( \memory|mem[6][4]~q  & ( rd_addr[1] & ( (!rd_addr[0]) # (\memory|mem[7][4]~q ) ) ) ) # ( !\memory|mem[6][4]~q  & ( rd_addr[1] & ( (\memory|mem[7][4]~q  & rd_addr[0]) ) ) ) # ( \memory|mem[6][4]~q  & ( !rd_addr[1] & ( 
// (!rd_addr[0] & ((\memory|mem[4][4]~q ))) # (rd_addr[0] & (\memory|mem[5][4]~q )) ) ) ) # ( !\memory|mem[6][4]~q  & ( !rd_addr[1] & ( (!rd_addr[0] & ((\memory|mem[4][4]~q ))) # (rd_addr[0] & (\memory|mem[5][4]~q )) ) ) )

	.dataa(!\memory|mem[5][4]~q ),
	.datab(!\memory|mem[4][4]~q ),
	.datac(!\memory|mem[7][4]~q ),
	.datad(!rd_addr[0]),
	.datae(!\memory|mem[6][4]~q ),
	.dataf(!rd_addr[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux27~0 .extended_lut = "off";
defparam \memory|Mux27~0 .lut_mask = 64'h33553355000FFF0F;
defparam \memory|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N4
arriaii_lcell_comb \memory|Mux27~2 (
// Equation(s):
// \memory|Mux27~2_combout  = ( rd_addr[2] & ( \memory|Mux27~0_combout  ) ) # ( !rd_addr[2] & ( \memory|Mux27~0_combout  & ( \memory|Mux27~1_combout  ) ) ) # ( !rd_addr[2] & ( !\memory|Mux27~0_combout  & ( \memory|Mux27~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|Mux27~1_combout ),
	.datad(gnd),
	.datae(!rd_addr[2]),
	.dataf(!\memory|Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux27~2 .extended_lut = "off";
defparam \memory|Mux27~2 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \memory|Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y39_N5
dffeas \memory|rd_data_buf[1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|Mux27~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[1][4] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y39_N7
dffeas \memory|rd_data_buf[2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|rd_data_buf[1][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[2][4] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y39_N24
arriaii_lcell_comb \memory|rd_data[4]~feeder (
// Equation(s):
// \memory|rd_data[4]~feeder_combout  = ( \memory|rd_data_buf[2][4]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data_buf[2][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|rd_data[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|rd_data[4]~feeder .extended_lut = "off";
defparam \memory|rd_data[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|rd_data[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y39_N25
dffeas \memory|rd_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|rd_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data[4] .is_wysiwyg = "true";
defparam \memory|rd_data[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N8
arriaii_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( GND ) + ( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [4]))) # (\always2~1_combout  & (\Add1~23_combout )))) # (\Add1~0_combout  & (((\Add1~23_combout )))) ) + ( \Add1~21  ))
// \Add1~26  = CARRY(( GND ) + ( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [4]))) # (\always2~1_combout  & (\Add1~23_combout )))) # (\Add1~0_combout  & (((\Add1~23_combout )))) ) + ( \Add1~21  ))

	.dataa(!\Add1~0_combout ),
	.datab(!\always2~1_combout ),
	.datac(!\Add1~23_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data [4]),
	.datag(gnd),
	.cin(\Add1~21 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000F87000000000;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N24
arriaii_lcell_comb \cntr_val_out~4 (
// Equation(s):
// \cntr_val_out~4_combout  = (\Add1~25_sumout  & \cntr_val_vld~0_combout )

	.dataa(gnd),
	.datab(!\Add1~25_sumout ),
	.datac(!\cntr_val_vld~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntr_val_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntr_val_out~4 .extended_lut = "off";
defparam \cntr_val_out~4 .lut_mask = 64'h0303030303030303;
defparam \cntr_val_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y38_N11
dffeas \data_bypass[1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~30_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\init~q ),
	.sload(gnd),
	.ena(\data_bypass[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[1][5] .is_wysiwyg = "true";
defparam \data_bypass[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y37_N21
dffeas \data_bypass[2][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[1][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[2][5] .is_wysiwyg = "true";
defparam \data_bypass[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y38_N19
dffeas \data_bypass[3][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[2][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[3][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[3][5] .is_wysiwyg = "true";
defparam \data_bypass[3][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N18
arriaii_lcell_comb \Add1~28 (
// Equation(s):
// \Add1~28_combout  = ( \data_bypass[3][5]~q  & ( \Add1~1_combout  & ( \data_bypass[2][5]~q  ) ) ) # ( !\data_bypass[3][5]~q  & ( \Add1~1_combout  & ( \data_bypass[2][5]~q  ) ) ) # ( \data_bypass[3][5]~q  & ( !\Add1~1_combout  & ( (!\Add1~2_combout ) # 
// (\data_bypass[1][5]~q ) ) ) ) # ( !\data_bypass[3][5]~q  & ( !\Add1~1_combout  & ( (\data_bypass[1][5]~q  & \Add1~2_combout ) ) ) )

	.dataa(!\data_bypass[1][5]~q ),
	.datab(gnd),
	.datac(!\data_bypass[2][5]~q ),
	.datad(!\Add1~2_combout ),
	.datae(!\data_bypass[3][5]~q ),
	.dataf(!\Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~28 .extended_lut = "off";
defparam \Add1~28 .lut_mask = 64'h0055FF550F0F0F0F;
defparam \Add1~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N24
arriaii_lcell_comb \wr_data_in[5]~5 (
// Equation(s):
// \wr_data_in[5]~5_combout  = ( !\init~q  & ( \Add1~30_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\init~q ),
	.dataf(!\Add1~30_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_data_in[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_data_in[5]~5 .extended_lut = "off";
defparam \wr_data_in[5]~5 .lut_mask = 64'h00000000FFFF0000;
defparam \wr_data_in[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y39_N27
dffeas \memory|mem[4][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[4][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[4][5] .is_wysiwyg = "true";
defparam \memory|mem[4][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N6
arriaii_lcell_comb \memory|mem[5][5]~feeder (
// Equation(s):
// \memory|mem[5][5]~feeder_combout  = ( \wr_data_in[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_data_in[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[5][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[5][5]~feeder .extended_lut = "off";
defparam \memory|mem[5][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|mem[5][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y39_N7
dffeas \memory|mem[5][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|mem[5][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[5][10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[5][5] .is_wysiwyg = "true";
defparam \memory|mem[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y39_N21
dffeas \memory|mem[6][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[6][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[6][5] .is_wysiwyg = "true";
defparam \memory|mem[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y39_N25
dffeas \memory|mem[7][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data_in[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[7][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[7][5] .is_wysiwyg = "true";
defparam \memory|mem[7][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N20
arriaii_lcell_comb \memory|Mux26~0 (
// Equation(s):
// \memory|Mux26~0_combout  = ( \memory|mem[6][5]~q  & ( \memory|mem[7][5]~q  & ( ((!rd_addr[0] & (\memory|mem[4][5]~q )) # (rd_addr[0] & ((\memory|mem[5][5]~q )))) # (rd_addr[1]) ) ) ) # ( !\memory|mem[6][5]~q  & ( \memory|mem[7][5]~q  & ( (!rd_addr[1] & 
// ((!rd_addr[0] & (\memory|mem[4][5]~q )) # (rd_addr[0] & ((\memory|mem[5][5]~q ))))) # (rd_addr[1] & (((rd_addr[0])))) ) ) ) # ( \memory|mem[6][5]~q  & ( !\memory|mem[7][5]~q  & ( (!rd_addr[1] & ((!rd_addr[0] & (\memory|mem[4][5]~q )) # (rd_addr[0] & 
// ((\memory|mem[5][5]~q ))))) # (rd_addr[1] & (((!rd_addr[0])))) ) ) ) # ( !\memory|mem[6][5]~q  & ( !\memory|mem[7][5]~q  & ( (!rd_addr[1] & ((!rd_addr[0] & (\memory|mem[4][5]~q )) # (rd_addr[0] & ((\memory|mem[5][5]~q ))))) ) ) )

	.dataa(!\memory|mem[4][5]~q ),
	.datab(!rd_addr[1]),
	.datac(!\memory|mem[5][5]~q ),
	.datad(!rd_addr[0]),
	.datae(!\memory|mem[6][5]~q ),
	.dataf(!\memory|mem[7][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux26~0 .extended_lut = "off";
defparam \memory|Mux26~0 .lut_mask = 64'h440C770C443F773F;
defparam \memory|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y39_N33
dffeas \memory|mem[3][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[3][14]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[3][5] .is_wysiwyg = "true";
defparam \memory|mem[3][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y39_N6
arriaii_lcell_comb \memory|mem[0][5]~feeder (
// Equation(s):
// \memory|mem[0][5]~feeder_combout  = ( \wr_data_in[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_data_in[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[0][5]~feeder .extended_lut = "off";
defparam \memory|mem[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|mem[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y39_N7
dffeas \memory|mem[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|mem[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[0][27]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[0][5] .is_wysiwyg = "true";
defparam \memory|mem[0][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N4
arriaii_lcell_comb \memory|mem[1][5]~feeder (
// Equation(s):
// \memory|mem[1][5]~feeder_combout  = ( \wr_data_in[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_data_in[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[1][5]~feeder .extended_lut = "off";
defparam \memory|mem[1][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|mem[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y39_N5
dffeas \memory|mem[1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|mem[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[1][15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[1][5] .is_wysiwyg = "true";
defparam \memory|mem[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y39_N35
dffeas \memory|mem[2][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[2][27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[2][5] .is_wysiwyg = "true";
defparam \memory|mem[2][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y39_N34
arriaii_lcell_comb \memory|Mux26~1 (
// Equation(s):
// \memory|Mux26~1_combout  = ( \memory|mem[2][5]~q  & ( rd_addr[1] & ( (!rd_addr[0]) # (\memory|mem[3][5]~q ) ) ) ) # ( !\memory|mem[2][5]~q  & ( rd_addr[1] & ( (\memory|mem[3][5]~q  & rd_addr[0]) ) ) ) # ( \memory|mem[2][5]~q  & ( !rd_addr[1] & ( 
// (!rd_addr[0] & (\memory|mem[0][5]~q )) # (rd_addr[0] & ((\memory|mem[1][5]~q ))) ) ) ) # ( !\memory|mem[2][5]~q  & ( !rd_addr[1] & ( (!rd_addr[0] & (\memory|mem[0][5]~q )) # (rd_addr[0] & ((\memory|mem[1][5]~q ))) ) ) )

	.dataa(!\memory|mem[3][5]~q ),
	.datab(!rd_addr[0]),
	.datac(!\memory|mem[0][5]~q ),
	.datad(!\memory|mem[1][5]~q ),
	.datae(!\memory|mem[2][5]~q ),
	.dataf(!rd_addr[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux26~1 .extended_lut = "off";
defparam \memory|Mux26~1 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \memory|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N8
arriaii_lcell_comb \memory|Mux26~2 (
// Equation(s):
// \memory|Mux26~2_combout  = ( rd_addr[2] & ( \memory|Mux26~1_combout  & ( \memory|Mux26~0_combout  ) ) ) # ( !rd_addr[2] & ( \memory|Mux26~1_combout  ) ) # ( rd_addr[2] & ( !\memory|Mux26~1_combout  & ( \memory|Mux26~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|Mux26~0_combout ),
	.datad(gnd),
	.datae(!rd_addr[2]),
	.dataf(!\memory|Mux26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux26~2 .extended_lut = "off";
defparam \memory|Mux26~2 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \memory|Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y39_N9
dffeas \memory|rd_data_buf[1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|Mux26~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[1][5] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y39_N11
dffeas \memory|rd_data_buf[2][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|rd_data_buf[1][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[2][5] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[2][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y38_N12
arriaii_lcell_comb \memory|rd_data[5]~feeder (
// Equation(s):
// \memory|rd_data[5]~feeder_combout  = ( \memory|rd_data_buf[2][5]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data_buf[2][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|rd_data[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|rd_data[5]~feeder .extended_lut = "off";
defparam \memory|rd_data[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|rd_data[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y38_N13
dffeas \memory|rd_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|rd_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data[5] .is_wysiwyg = "true";
defparam \memory|rd_data[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N10
arriaii_lcell_comb \Add1~30 (
// Equation(s):
// \Add1~30_sumout  = SUM(( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [5]))) # (\always2~1_combout  & (\Add1~28_combout )))) # (\Add1~0_combout  & (((\Add1~28_combout )))) ) + ( GND ) + ( \Add1~26  ))
// \Add1~31  = CARRY(( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [5]))) # (\always2~1_combout  & (\Add1~28_combout )))) # (\Add1~0_combout  & (((\Add1~28_combout )))) ) + ( GND ) + ( \Add1~26  ))

	.dataa(!\Add1~0_combout ),
	.datab(!\always2~1_combout ),
	.datac(!\Add1~28_combout ),
	.datad(!\memory|rd_data [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~30_sumout ),
	.cout(\Add1~31 ),
	.shareout());
// synopsys translate_off
defparam \Add1~30 .extended_lut = "off";
defparam \Add1~30 .lut_mask = 64'h0000FFFF0000078F;
defparam \Add1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N30
arriaii_lcell_comb \cntr_val_out~5 (
// Equation(s):
// \cntr_val_out~5_combout  = ( \Add1~30_sumout  & ( \cntr_val_vld~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cntr_val_vld~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~30_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntr_val_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntr_val_out~5 .extended_lut = "off";
defparam \cntr_val_out~5 .lut_mask = 64'h000000000F0F0F0F;
defparam \cntr_val_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y38_N13
dffeas \data_bypass[1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~35_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\init~q ),
	.sload(gnd),
	.ena(\data_bypass[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[1][6] .is_wysiwyg = "true";
defparam \data_bypass[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y37_N31
dffeas \data_bypass[2][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[1][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[2][6] .is_wysiwyg = "true";
defparam \data_bypass[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y37_N17
dffeas \data_bypass[3][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[2][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[3][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[3][6] .is_wysiwyg = "true";
defparam \data_bypass[3][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N2
arriaii_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_combout  = ( \Add1~2_combout  & ( \Add1~1_combout  & ( \data_bypass[2][6]~q  ) ) ) # ( !\Add1~2_combout  & ( \Add1~1_combout  & ( \data_bypass[2][6]~q  ) ) ) # ( \Add1~2_combout  & ( !\Add1~1_combout  & ( \data_bypass[1][6]~q  ) ) ) # ( 
// !\Add1~2_combout  & ( !\Add1~1_combout  & ( \data_bypass[3][6]~q  ) ) )

	.dataa(gnd),
	.datab(!\data_bypass[3][6]~q ),
	.datac(!\data_bypass[2][6]~q ),
	.datad(!\data_bypass[1][6]~q ),
	.datae(!\Add1~2_combout ),
	.dataf(!\Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h333300FF0F0F0F0F;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N4
arriaii_lcell_comb \wr_data_in[6]~6 (
// Equation(s):
// \wr_data_in[6]~6_combout  = (!\init~q  & \Add1~35_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\init~q ),
	.datad(!\Add1~35_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_data_in[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_data_in[6]~6 .extended_lut = "off";
defparam \wr_data_in[6]~6 .lut_mask = 64'h00F000F000F000F0;
defparam \wr_data_in[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y41_N1
dffeas \memory|mem[3][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[3][14]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[3][6] .is_wysiwyg = "true";
defparam \memory|mem[3][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y39_N10
arriaii_lcell_comb \memory|mem[2][6]~feeder (
// Equation(s):
// \memory|mem[2][6]~feeder_combout  = ( \wr_data_in[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_data_in[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[2][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[2][6]~feeder .extended_lut = "off";
defparam \memory|mem[2][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|mem[2][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y39_N11
dffeas \memory|mem[2][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|mem[2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[2][27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[2][6] .is_wysiwyg = "true";
defparam \memory|mem[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y41_N3
dffeas \memory|mem[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[0][27]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[0][6] .is_wysiwyg = "true";
defparam \memory|mem[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y38_N5
dffeas \memory|mem[1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data_in[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[1][15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[1][6] .is_wysiwyg = "true";
defparam \memory|mem[1][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y41_N2
arriaii_lcell_comb \memory|Mux25~1 (
// Equation(s):
// \memory|Mux25~1_combout  = ( \memory|mem[0][6]~q  & ( \memory|mem[1][6]~q  & ( (!rd_addr[1]) # ((!rd_addr[0] & ((\memory|mem[2][6]~q ))) # (rd_addr[0] & (\memory|mem[3][6]~q ))) ) ) ) # ( !\memory|mem[0][6]~q  & ( \memory|mem[1][6]~q  & ( (!rd_addr[1] & 
// (((rd_addr[0])))) # (rd_addr[1] & ((!rd_addr[0] & ((\memory|mem[2][6]~q ))) # (rd_addr[0] & (\memory|mem[3][6]~q )))) ) ) ) # ( \memory|mem[0][6]~q  & ( !\memory|mem[1][6]~q  & ( (!rd_addr[1] & (((!rd_addr[0])))) # (rd_addr[1] & ((!rd_addr[0] & 
// ((\memory|mem[2][6]~q ))) # (rd_addr[0] & (\memory|mem[3][6]~q )))) ) ) ) # ( !\memory|mem[0][6]~q  & ( !\memory|mem[1][6]~q  & ( (rd_addr[1] & ((!rd_addr[0] & ((\memory|mem[2][6]~q ))) # (rd_addr[0] & (\memory|mem[3][6]~q )))) ) ) )

	.dataa(!\memory|mem[3][6]~q ),
	.datab(!rd_addr[1]),
	.datac(!\memory|mem[2][6]~q ),
	.datad(!rd_addr[0]),
	.datae(!\memory|mem[0][6]~q ),
	.dataf(!\memory|mem[1][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux25~1 .extended_lut = "off";
defparam \memory|Mux25~1 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \memory|Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y38_N3
dffeas \memory|mem[5][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[5][10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[5][6] .is_wysiwyg = "true";
defparam \memory|mem[5][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N10
arriaii_lcell_comb \memory|mem[4][6]~feeder (
// Equation(s):
// \memory|mem[4][6]~feeder_combout  = ( \wr_data_in[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_data_in[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[4][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[4][6]~feeder .extended_lut = "off";
defparam \memory|mem[4][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|mem[4][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y39_N11
dffeas \memory|mem[4][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|mem[4][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[4][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[4][6] .is_wysiwyg = "true";
defparam \memory|mem[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y39_N31
dffeas \memory|mem[7][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[7][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[7][6] .is_wysiwyg = "true";
defparam \memory|mem[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y39_N29
dffeas \memory|mem[6][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[6][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[6][6] .is_wysiwyg = "true";
defparam \memory|mem[6][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N28
arriaii_lcell_comb \memory|Mux25~0 (
// Equation(s):
// \memory|Mux25~0_combout  = ( \memory|mem[6][6]~q  & ( rd_addr[0] & ( (!rd_addr[1] & (\memory|mem[5][6]~q )) # (rd_addr[1] & ((\memory|mem[7][6]~q ))) ) ) ) # ( !\memory|mem[6][6]~q  & ( rd_addr[0] & ( (!rd_addr[1] & (\memory|mem[5][6]~q )) # (rd_addr[1] & 
// ((\memory|mem[7][6]~q ))) ) ) ) # ( \memory|mem[6][6]~q  & ( !rd_addr[0] & ( (\memory|mem[4][6]~q ) # (rd_addr[1]) ) ) ) # ( !\memory|mem[6][6]~q  & ( !rd_addr[0] & ( (!rd_addr[1] & \memory|mem[4][6]~q ) ) ) )

	.dataa(!\memory|mem[5][6]~q ),
	.datab(!rd_addr[1]),
	.datac(!\memory|mem[4][6]~q ),
	.datad(!\memory|mem[7][6]~q ),
	.datae(!\memory|mem[6][6]~q ),
	.dataf(!rd_addr[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux25~0 .extended_lut = "off";
defparam \memory|Mux25~0 .lut_mask = 64'h0C0C3F3F44774477;
defparam \memory|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N12
arriaii_lcell_comb \memory|Mux25~2 (
// Equation(s):
// \memory|Mux25~2_combout  = ( rd_addr[2] & ( \memory|Mux25~0_combout  ) ) # ( !rd_addr[2] & ( \memory|Mux25~0_combout  & ( \memory|Mux25~1_combout  ) ) ) # ( !rd_addr[2] & ( !\memory|Mux25~0_combout  & ( \memory|Mux25~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\memory|Mux25~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!rd_addr[2]),
	.dataf(!\memory|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux25~2 .extended_lut = "off";
defparam \memory|Mux25~2 .lut_mask = 64'h333300003333FFFF;
defparam \memory|Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y39_N13
dffeas \memory|rd_data_buf[1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|Mux25~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[1][6] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y39_N15
dffeas \memory|rd_data_buf[2][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|rd_data_buf[1][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[2][6] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[2][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y39_N14
arriaii_lcell_comb \memory|rd_data[6]~feeder (
// Equation(s):
// \memory|rd_data[6]~feeder_combout  = ( \memory|rd_data_buf[2][6]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data_buf[2][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|rd_data[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|rd_data[6]~feeder .extended_lut = "off";
defparam \memory|rd_data[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|rd_data[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y39_N15
dffeas \memory|rd_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|rd_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data[6] .is_wysiwyg = "true";
defparam \memory|rd_data[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N12
arriaii_lcell_comb \Add1~35 (
// Equation(s):
// \Add1~35_sumout  = SUM(( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [6]))) # (\always2~1_combout  & (\Add1~33_combout )))) # (\Add1~0_combout  & (((\Add1~33_combout )))) ) + ( GND ) + ( \Add1~31  ))
// \Add1~36  = CARRY(( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [6]))) # (\always2~1_combout  & (\Add1~33_combout )))) # (\Add1~0_combout  & (((\Add1~33_combout )))) ) + ( GND ) + ( \Add1~31  ))

	.dataa(!\Add1~0_combout ),
	.datab(!\always2~1_combout ),
	.datac(!\Add1~33_combout ),
	.datad(!\memory|rd_data [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~31 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~35_sumout ),
	.cout(\Add1~36 ),
	.shareout());
// synopsys translate_off
defparam \Add1~35 .extended_lut = "off";
defparam \Add1~35 .lut_mask = 64'h0000FFFF0000078F;
defparam \Add1~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N18
arriaii_lcell_comb \cntr_val_out~6 (
// Equation(s):
// \cntr_val_out~6_combout  = (\cntr_val_vld~0_combout  & \Add1~35_sumout )

	.dataa(!\cntr_val_vld~0_combout ),
	.datab(gnd),
	.datac(!\Add1~35_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntr_val_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntr_val_out~6 .extended_lut = "off";
defparam \cntr_val_out~6 .lut_mask = 64'h0505050505050505;
defparam \cntr_val_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y38_N15
dffeas \data_bypass[1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~40_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\init~q ),
	.sload(gnd),
	.ena(\data_bypass[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[1][7] .is_wysiwyg = "true";
defparam \data_bypass[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y37_N15
dffeas \data_bypass[2][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[1][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[2][7] .is_wysiwyg = "true";
defparam \data_bypass[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y37_N17
dffeas \data_bypass[3][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[2][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[3][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[3][7] .is_wysiwyg = "true";
defparam \data_bypass[3][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N16
arriaii_lcell_comb \Add1~38 (
// Equation(s):
// \Add1~38_combout  = ( \data_bypass[3][7]~q  & ( \Add1~2_combout  & ( (!\Add1~1_combout  & (\data_bypass[1][7]~q )) # (\Add1~1_combout  & ((\data_bypass[2][7]~q ))) ) ) ) # ( !\data_bypass[3][7]~q  & ( \Add1~2_combout  & ( (!\Add1~1_combout  & 
// (\data_bypass[1][7]~q )) # (\Add1~1_combout  & ((\data_bypass[2][7]~q ))) ) ) ) # ( \data_bypass[3][7]~q  & ( !\Add1~2_combout  & ( (!\Add1~1_combout ) # (\data_bypass[2][7]~q ) ) ) ) # ( !\data_bypass[3][7]~q  & ( !\Add1~2_combout  & ( 
// (\data_bypass[2][7]~q  & \Add1~1_combout ) ) ) )

	.dataa(!\data_bypass[1][7]~q ),
	.datab(!\data_bypass[2][7]~q ),
	.datac(gnd),
	.datad(!\Add1~1_combout ),
	.datae(!\data_bypass[3][7]~q ),
	.dataf(!\Add1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~38 .extended_lut = "off";
defparam \Add1~38 .lut_mask = 64'h0033FF3355335533;
defparam \Add1~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N18
arriaii_lcell_comb \wr_data_in[7]~7 (
// Equation(s):
// \wr_data_in[7]~7_combout  = ( !\init~q  & ( \Add1~40_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add1~40_sumout ),
	.datae(!\init~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_data_in[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_data_in[7]~7 .extended_lut = "off";
defparam \wr_data_in[7]~7 .lut_mask = 64'h00FF000000FF0000;
defparam \wr_data_in[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y39_N35
dffeas \memory|mem[7][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[7][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[7][7] .is_wysiwyg = "true";
defparam \memory|mem[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y39_N17
dffeas \memory|mem[5][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[5][10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[5][7] .is_wysiwyg = "true";
defparam \memory|mem[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y39_N33
dffeas \memory|mem[6][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[6][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[6][7] .is_wysiwyg = "true";
defparam \memory|mem[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y39_N15
dffeas \memory|mem[4][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[4][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[4][7] .is_wysiwyg = "true";
defparam \memory|mem[4][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N32
arriaii_lcell_comb \memory|Mux24~0 (
// Equation(s):
// \memory|Mux24~0_combout  = ( \memory|mem[6][7]~q  & ( \memory|mem[4][7]~q  & ( (!rd_addr[0]) # ((!rd_addr[1] & ((\memory|mem[5][7]~q ))) # (rd_addr[1] & (\memory|mem[7][7]~q ))) ) ) ) # ( !\memory|mem[6][7]~q  & ( \memory|mem[4][7]~q  & ( (!rd_addr[1] & 
// (((!rd_addr[0]) # (\memory|mem[5][7]~q )))) # (rd_addr[1] & (\memory|mem[7][7]~q  & (rd_addr[0]))) ) ) ) # ( \memory|mem[6][7]~q  & ( !\memory|mem[4][7]~q  & ( (!rd_addr[1] & (((rd_addr[0] & \memory|mem[5][7]~q )))) # (rd_addr[1] & (((!rd_addr[0])) # 
// (\memory|mem[7][7]~q ))) ) ) ) # ( !\memory|mem[6][7]~q  & ( !\memory|mem[4][7]~q  & ( (rd_addr[0] & ((!rd_addr[1] & ((\memory|mem[5][7]~q ))) # (rd_addr[1] & (\memory|mem[7][7]~q )))) ) ) )

	.dataa(!rd_addr[1]),
	.datab(!\memory|mem[7][7]~q ),
	.datac(!rd_addr[0]),
	.datad(!\memory|mem[5][7]~q ),
	.datae(!\memory|mem[6][7]~q ),
	.dataf(!\memory|mem[4][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux24~0 .extended_lut = "off";
defparam \memory|Mux24~0 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \memory|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y39_N16
arriaii_lcell_comb \memory|mem[3][7]~feeder (
// Equation(s):
// \memory|mem[3][7]~feeder_combout  = ( \wr_data_in[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_data_in[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[3][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[3][7]~feeder .extended_lut = "off";
defparam \memory|mem[3][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|mem[3][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y39_N17
dffeas \memory|mem[3][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|mem[3][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[3][14]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[3][7] .is_wysiwyg = "true";
defparam \memory|mem[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y39_N19
dffeas \memory|mem[1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data_in[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[1][15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[1][7] .is_wysiwyg = "true";
defparam \memory|mem[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y39_N23
dffeas \memory|mem[2][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[2][27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[2][7] .is_wysiwyg = "true";
defparam \memory|mem[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y39_N37
dffeas \memory|mem[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[0][27]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[0][7] .is_wysiwyg = "true";
defparam \memory|mem[0][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y39_N22
arriaii_lcell_comb \memory|Mux24~1 (
// Equation(s):
// \memory|Mux24~1_combout  = ( \memory|mem[2][7]~q  & ( \memory|mem[0][7]~q  & ( (!rd_addr[0]) # ((!rd_addr[1] & ((\memory|mem[1][7]~q ))) # (rd_addr[1] & (\memory|mem[3][7]~q ))) ) ) ) # ( !\memory|mem[2][7]~q  & ( \memory|mem[0][7]~q  & ( (!rd_addr[0] & 
// (((!rd_addr[1])))) # (rd_addr[0] & ((!rd_addr[1] & ((\memory|mem[1][7]~q ))) # (rd_addr[1] & (\memory|mem[3][7]~q )))) ) ) ) # ( \memory|mem[2][7]~q  & ( !\memory|mem[0][7]~q  & ( (!rd_addr[0] & (((rd_addr[1])))) # (rd_addr[0] & ((!rd_addr[1] & 
// ((\memory|mem[1][7]~q ))) # (rd_addr[1] & (\memory|mem[3][7]~q )))) ) ) ) # ( !\memory|mem[2][7]~q  & ( !\memory|mem[0][7]~q  & ( (rd_addr[0] & ((!rd_addr[1] & ((\memory|mem[1][7]~q ))) # (rd_addr[1] & (\memory|mem[3][7]~q )))) ) ) )

	.dataa(!\memory|mem[3][7]~q ),
	.datab(!\memory|mem[1][7]~q ),
	.datac(!rd_addr[0]),
	.datad(!rd_addr[1]),
	.datae(!\memory|mem[2][7]~q ),
	.dataf(!\memory|mem[0][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux24~1 .extended_lut = "off";
defparam \memory|Mux24~1 .lut_mask = 64'h030503F5F305F3F5;
defparam \memory|Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N0
arriaii_lcell_comb \memory|Mux24~2 (
// Equation(s):
// \memory|Mux24~2_combout  = ( rd_addr[2] & ( \memory|Mux24~1_combout  & ( \memory|Mux24~0_combout  ) ) ) # ( !rd_addr[2] & ( \memory|Mux24~1_combout  ) ) # ( rd_addr[2] & ( !\memory|Mux24~1_combout  & ( \memory|Mux24~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|Mux24~0_combout ),
	.datad(gnd),
	.datae(!rd_addr[2]),
	.dataf(!\memory|Mux24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux24~2 .extended_lut = "off";
defparam \memory|Mux24~2 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \memory|Mux24~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y39_N1
dffeas \memory|rd_data_buf[1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|Mux24~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[1][7] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y39_N3
dffeas \memory|rd_data_buf[2][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|rd_data_buf[1][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[2][7] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[2][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y39_N8
arriaii_lcell_comb \memory|rd_data[7]~feeder (
// Equation(s):
// \memory|rd_data[7]~feeder_combout  = ( \memory|rd_data_buf[2][7]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data_buf[2][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|rd_data[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|rd_data[7]~feeder .extended_lut = "off";
defparam \memory|rd_data[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|rd_data[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y39_N9
dffeas \memory|rd_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|rd_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data[7] .is_wysiwyg = "true";
defparam \memory|rd_data[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N14
arriaii_lcell_comb \Add1~40 (
// Equation(s):
// \Add1~40_sumout  = SUM(( GND ) + ( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [7]))) # (\always2~1_combout  & (\Add1~38_combout )))) # (\Add1~0_combout  & (((\Add1~38_combout )))) ) + ( \Add1~36  ))
// \Add1~41  = CARRY(( GND ) + ( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [7]))) # (\always2~1_combout  & (\Add1~38_combout )))) # (\Add1~0_combout  & (((\Add1~38_combout )))) ) + ( \Add1~36  ))

	.dataa(!\Add1~0_combout ),
	.datab(!\always2~1_combout ),
	.datac(!\Add1~38_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data [7]),
	.datag(gnd),
	.cin(\Add1~36 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~40_sumout ),
	.cout(\Add1~41 ),
	.shareout());
// synopsys translate_off
defparam \Add1~40 .extended_lut = "off";
defparam \Add1~40 .lut_mask = 64'h0000F87000000000;
defparam \Add1~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N38
arriaii_lcell_comb \cntr_val_out~7 (
// Equation(s):
// \cntr_val_out~7_combout  = ( \Add1~40_sumout  & ( \cntr_val_vld~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add1~40_sumout ),
	.dataf(!\cntr_val_vld~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntr_val_out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntr_val_out~7 .extended_lut = "off";
defparam \cntr_val_out~7 .lut_mask = 64'h000000000000FFFF;
defparam \cntr_val_out~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y38_N17
dffeas \data_bypass[1][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\init~q ),
	.sload(gnd),
	.ena(\data_bypass[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[1][8] .is_wysiwyg = "true";
defparam \data_bypass[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y38_N15
dffeas \data_bypass[2][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[1][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[2][8] .is_wysiwyg = "true";
defparam \data_bypass[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y38_N11
dffeas \data_bypass[3][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[2][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[3][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[3][8] .is_wysiwyg = "true";
defparam \data_bypass[3][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N10
arriaii_lcell_comb \Add1~43 (
// Equation(s):
// \Add1~43_combout  = ( \data_bypass[3][8]~q  & ( \Add1~1_combout  & ( \data_bypass[2][8]~q  ) ) ) # ( !\data_bypass[3][8]~q  & ( \Add1~1_combout  & ( \data_bypass[2][8]~q  ) ) ) # ( \data_bypass[3][8]~q  & ( !\Add1~1_combout  & ( (!\Add1~2_combout ) # 
// (\data_bypass[1][8]~q ) ) ) ) # ( !\data_bypass[3][8]~q  & ( !\Add1~1_combout  & ( (\data_bypass[1][8]~q  & \Add1~2_combout ) ) ) )

	.dataa(!\data_bypass[1][8]~q ),
	.datab(!\data_bypass[2][8]~q ),
	.datac(gnd),
	.datad(!\Add1~2_combout ),
	.datae(!\data_bypass[3][8]~q ),
	.dataf(!\Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~43 .extended_lut = "off";
defparam \Add1~43 .lut_mask = 64'h0055FF5533333333;
defparam \Add1~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N32
arriaii_lcell_comb \wr_data_in[8]~8 (
// Equation(s):
// \wr_data_in[8]~8_combout  = ( \Add1~45_sumout  & ( !\init~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\init~q ),
	.datae(!\Add1~45_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_data_in[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_data_in[8]~8 .extended_lut = "off";
defparam \wr_data_in[8]~8 .lut_mask = 64'h0000FF000000FF00;
defparam \wr_data_in[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y41_N3
dffeas \memory|mem[7][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[7][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[7][8] .is_wysiwyg = "true";
defparam \memory|mem[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y41_N5
dffeas \memory|mem[5][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[5][10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[5][8] .is_wysiwyg = "true";
defparam \memory|mem[5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y41_N1
dffeas \memory|mem[6][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[6][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[6][8] .is_wysiwyg = "true";
defparam \memory|mem[6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y41_N35
dffeas \memory|mem[4][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[4][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[4][8] .is_wysiwyg = "true";
defparam \memory|mem[4][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y41_N0
arriaii_lcell_comb \memory|Mux23~0 (
// Equation(s):
// \memory|Mux23~0_combout  = ( \memory|mem[6][8]~q  & ( \memory|mem[4][8]~q  & ( (!rd_addr[0]) # ((!rd_addr[1] & ((\memory|mem[5][8]~q ))) # (rd_addr[1] & (\memory|mem[7][8]~q ))) ) ) ) # ( !\memory|mem[6][8]~q  & ( \memory|mem[4][8]~q  & ( (!rd_addr[1] & 
// (((!rd_addr[0]) # (\memory|mem[5][8]~q )))) # (rd_addr[1] & (\memory|mem[7][8]~q  & ((rd_addr[0])))) ) ) ) # ( \memory|mem[6][8]~q  & ( !\memory|mem[4][8]~q  & ( (!rd_addr[1] & (((\memory|mem[5][8]~q  & rd_addr[0])))) # (rd_addr[1] & (((!rd_addr[0])) # 
// (\memory|mem[7][8]~q ))) ) ) ) # ( !\memory|mem[6][8]~q  & ( !\memory|mem[4][8]~q  & ( (rd_addr[0] & ((!rd_addr[1] & ((\memory|mem[5][8]~q ))) # (rd_addr[1] & (\memory|mem[7][8]~q )))) ) ) )

	.dataa(!rd_addr[1]),
	.datab(!\memory|mem[7][8]~q ),
	.datac(!\memory|mem[5][8]~q ),
	.datad(!rd_addr[0]),
	.datae(!\memory|mem[6][8]~q ),
	.dataf(!\memory|mem[4][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux23~0 .extended_lut = "off";
defparam \memory|Mux23~0 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \memory|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y41_N18
arriaii_lcell_comb \memory|mem[3][8]~feeder (
// Equation(s):
// \memory|mem[3][8]~feeder_combout  = ( \wr_data_in[8]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_data_in[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[3][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[3][8]~feeder .extended_lut = "off";
defparam \memory|mem[3][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|mem[3][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y41_N19
dffeas \memory|mem[3][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|mem[3][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[3][14]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[3][8] .is_wysiwyg = "true";
defparam \memory|mem[3][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y41_N16
arriaii_lcell_comb \memory|mem[0][8]~feeder (
// Equation(s):
// \memory|mem[0][8]~feeder_combout  = ( \wr_data_in[8]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_data_in[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[0][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[0][8]~feeder .extended_lut = "off";
defparam \memory|mem[0][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|mem[0][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y41_N17
dffeas \memory|mem[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|mem[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[0][27]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[0][8] .is_wysiwyg = "true";
defparam \memory|mem[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y41_N33
dffeas \memory|mem[1][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data_in[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[1][15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[1][8] .is_wysiwyg = "true";
defparam \memory|mem[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y41_N23
dffeas \memory|mem[2][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[2][27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[2][8] .is_wysiwyg = "true";
defparam \memory|mem[2][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y41_N22
arriaii_lcell_comb \memory|Mux23~1 (
// Equation(s):
// \memory|Mux23~1_combout  = ( \memory|mem[2][8]~q  & ( rd_addr[0] & ( (!rd_addr[1] & ((\memory|mem[1][8]~q ))) # (rd_addr[1] & (\memory|mem[3][8]~q )) ) ) ) # ( !\memory|mem[2][8]~q  & ( rd_addr[0] & ( (!rd_addr[1] & ((\memory|mem[1][8]~q ))) # (rd_addr[1] 
// & (\memory|mem[3][8]~q )) ) ) ) # ( \memory|mem[2][8]~q  & ( !rd_addr[0] & ( (rd_addr[1]) # (\memory|mem[0][8]~q ) ) ) ) # ( !\memory|mem[2][8]~q  & ( !rd_addr[0] & ( (\memory|mem[0][8]~q  & !rd_addr[1]) ) ) )

	.dataa(!\memory|mem[3][8]~q ),
	.datab(!\memory|mem[0][8]~q ),
	.datac(!\memory|mem[1][8]~q ),
	.datad(!rd_addr[1]),
	.datae(!\memory|mem[2][8]~q ),
	.dataf(!rd_addr[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux23~1 .extended_lut = "off";
defparam \memory|Mux23~1 .lut_mask = 64'h330033FF0F550F55;
defparam \memory|Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y41_N18
arriaii_lcell_comb \memory|Mux23~2 (
// Equation(s):
// \memory|Mux23~2_combout  = ( \memory|Mux23~1_combout  & ( (!rd_addr[2]) # (\memory|Mux23~0_combout ) ) ) # ( !\memory|Mux23~1_combout  & ( (rd_addr[2] & \memory|Mux23~0_combout ) ) )

	.dataa(gnd),
	.datab(!rd_addr[2]),
	.datac(gnd),
	.datad(!\memory|Mux23~0_combout ),
	.datae(!\memory|Mux23~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux23~2 .extended_lut = "off";
defparam \memory|Mux23~2 .lut_mask = 64'h0033CCFF0033CCFF;
defparam \memory|Mux23~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y41_N19
dffeas \memory|rd_data_buf[1][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|Mux23~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[1][8] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[1][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y37_N16
arriaii_lcell_comb \memory|rd_data_buf[2][8]~feeder (
// Equation(s):
// \memory|rd_data_buf[2][8]~feeder_combout  = ( \memory|rd_data_buf[1][8]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data_buf[1][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|rd_data_buf[2][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|rd_data_buf[2][8]~feeder .extended_lut = "off";
defparam \memory|rd_data_buf[2][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|rd_data_buf[2][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y37_N17
dffeas \memory|rd_data_buf[2][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|rd_data_buf[2][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[2][8] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[2][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y37_N18
arriaii_lcell_comb \memory|rd_data[8]~feeder (
// Equation(s):
// \memory|rd_data[8]~feeder_combout  = ( \memory|rd_data_buf[2][8]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data_buf[2][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|rd_data[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|rd_data[8]~feeder .extended_lut = "off";
defparam \memory|rd_data[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|rd_data[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y37_N19
dffeas \memory|rd_data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|rd_data[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data[8] .is_wysiwyg = "true";
defparam \memory|rd_data[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N16
arriaii_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( GND ) + ( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [8]))) # (\always2~1_combout  & (\Add1~43_combout )))) # (\Add1~0_combout  & (((\Add1~43_combout )))) ) + ( \Add1~41  ))
// \Add1~46  = CARRY(( GND ) + ( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [8]))) # (\always2~1_combout  & (\Add1~43_combout )))) # (\Add1~0_combout  & (((\Add1~43_combout )))) ) + ( \Add1~41  ))

	.dataa(!\Add1~0_combout ),
	.datab(!\always2~1_combout ),
	.datac(!\Add1~43_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data [8]),
	.datag(gnd),
	.cin(\Add1~41 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000F87000000000;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N6
arriaii_lcell_comb \cntr_val_out~8 (
// Equation(s):
// \cntr_val_out~8_combout  = (\cntr_val_vld~0_combout  & \Add1~45_sumout )

	.dataa(!\cntr_val_vld~0_combout ),
	.datab(gnd),
	.datac(!\Add1~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntr_val_out~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntr_val_out~8 .extended_lut = "off";
defparam \cntr_val_out~8 .lut_mask = 64'h0505050505050505;
defparam \cntr_val_out~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y38_N19
dffeas \data_bypass[1][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~50_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\init~q ),
	.sload(gnd),
	.ena(\data_bypass[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[1][9] .is_wysiwyg = "true";
defparam \data_bypass[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y37_N29
dffeas \data_bypass[2][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[1][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[2][9] .is_wysiwyg = "true";
defparam \data_bypass[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y37_N23
dffeas \data_bypass[3][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[2][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[3][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[3][9] .is_wysiwyg = "true";
defparam \data_bypass[3][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N22
arriaii_lcell_comb \Add1~48 (
// Equation(s):
// \Add1~48_combout  = ( \data_bypass[3][9]~q  & ( \Add1~2_combout  & ( (!\Add1~1_combout  & (\data_bypass[1][9]~q )) # (\Add1~1_combout  & ((\data_bypass[2][9]~q ))) ) ) ) # ( !\data_bypass[3][9]~q  & ( \Add1~2_combout  & ( (!\Add1~1_combout  & 
// (\data_bypass[1][9]~q )) # (\Add1~1_combout  & ((\data_bypass[2][9]~q ))) ) ) ) # ( \data_bypass[3][9]~q  & ( !\Add1~2_combout  & ( (!\Add1~1_combout ) # (\data_bypass[2][9]~q ) ) ) ) # ( !\data_bypass[3][9]~q  & ( !\Add1~2_combout  & ( (\Add1~1_combout  
// & \data_bypass[2][9]~q ) ) ) )

	.dataa(!\data_bypass[1][9]~q ),
	.datab(gnd),
	.datac(!\Add1~1_combout ),
	.datad(!\data_bypass[2][9]~q ),
	.datae(!\data_bypass[3][9]~q ),
	.dataf(!\Add1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~48 .extended_lut = "off";
defparam \Add1~48 .lut_mask = 64'h000FF0FF505F505F;
defparam \Add1~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N24
arriaii_lcell_comb \wr_data_in[9]~9 (
// Equation(s):
// \wr_data_in[9]~9_combout  = ( !\init~q  & ( \Add1~50_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add1~50_sumout ),
	.datae(!\init~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_data_in[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_data_in[9]~9 .extended_lut = "off";
defparam \wr_data_in[9]~9 .lut_mask = 64'h00FF000000FF0000;
defparam \wr_data_in[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y41_N11
dffeas \memory|mem[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[0][27]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[0][9] .is_wysiwyg = "true";
defparam \memory|mem[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y41_N25
dffeas \memory|mem[1][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data_in[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[1][15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[1][9] .is_wysiwyg = "true";
defparam \memory|mem[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y41_N13
dffeas \memory|mem[3][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[3][14]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[3][9] .is_wysiwyg = "true";
defparam \memory|mem[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y41_N15
dffeas \memory|mem[2][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[2][27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[2][9] .is_wysiwyg = "true";
defparam \memory|mem[2][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y41_N14
arriaii_lcell_comb \memory|Mux22~1 (
// Equation(s):
// \memory|Mux22~1_combout  = ( \memory|mem[2][9]~q  & ( rd_addr[1] & ( (!rd_addr[0]) # (\memory|mem[3][9]~q ) ) ) ) # ( !\memory|mem[2][9]~q  & ( rd_addr[1] & ( (rd_addr[0] & \memory|mem[3][9]~q ) ) ) ) # ( \memory|mem[2][9]~q  & ( !rd_addr[1] & ( 
// (!rd_addr[0] & (\memory|mem[0][9]~q )) # (rd_addr[0] & ((\memory|mem[1][9]~q ))) ) ) ) # ( !\memory|mem[2][9]~q  & ( !rd_addr[1] & ( (!rd_addr[0] & (\memory|mem[0][9]~q )) # (rd_addr[0] & ((\memory|mem[1][9]~q ))) ) ) )

	.dataa(!rd_addr[0]),
	.datab(!\memory|mem[0][9]~q ),
	.datac(!\memory|mem[1][9]~q ),
	.datad(!\memory|mem[3][9]~q ),
	.datae(!\memory|mem[2][9]~q ),
	.dataf(!rd_addr[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux22~1 .extended_lut = "off";
defparam \memory|Mux22~1 .lut_mask = 64'h272727270055AAFF;
defparam \memory|Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y41_N31
dffeas \memory|mem[5][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[5][10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[5][9] .is_wysiwyg = "true";
defparam \memory|mem[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y41_N27
dffeas \memory|mem[4][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[4][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[4][9] .is_wysiwyg = "true";
defparam \memory|mem[4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y41_N23
dffeas \memory|mem[7][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[7][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[7][9] .is_wysiwyg = "true";
defparam \memory|mem[7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y41_N21
dffeas \memory|mem[6][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[6][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[6][9] .is_wysiwyg = "true";
defparam \memory|mem[6][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y41_N20
arriaii_lcell_comb \memory|Mux22~0 (
// Equation(s):
// \memory|Mux22~0_combout  = ( \memory|mem[6][9]~q  & ( rd_addr[1] & ( (!rd_addr[0]) # (\memory|mem[7][9]~q ) ) ) ) # ( !\memory|mem[6][9]~q  & ( rd_addr[1] & ( (rd_addr[0] & \memory|mem[7][9]~q ) ) ) ) # ( \memory|mem[6][9]~q  & ( !rd_addr[1] & ( 
// (!rd_addr[0] & ((\memory|mem[4][9]~q ))) # (rd_addr[0] & (\memory|mem[5][9]~q )) ) ) ) # ( !\memory|mem[6][9]~q  & ( !rd_addr[1] & ( (!rd_addr[0] & ((\memory|mem[4][9]~q ))) # (rd_addr[0] & (\memory|mem[5][9]~q )) ) ) )

	.dataa(!\memory|mem[5][9]~q ),
	.datab(!rd_addr[0]),
	.datac(!\memory|mem[4][9]~q ),
	.datad(!\memory|mem[7][9]~q ),
	.datae(!\memory|mem[6][9]~q ),
	.dataf(!rd_addr[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux22~0 .extended_lut = "off";
defparam \memory|Mux22~0 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \memory|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y41_N14
arriaii_lcell_comb \memory|Mux22~2 (
// Equation(s):
// \memory|Mux22~2_combout  = ( \memory|Mux22~0_combout  & ( (\memory|Mux22~1_combout ) # (rd_addr[2]) ) ) # ( !\memory|Mux22~0_combout  & ( (!rd_addr[2] & \memory|Mux22~1_combout ) ) )

	.dataa(gnd),
	.datab(!rd_addr[2]),
	.datac(!\memory|Mux22~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux22~2 .extended_lut = "off";
defparam \memory|Mux22~2 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \memory|Mux22~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y41_N15
dffeas \memory|rd_data_buf[1][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|Mux22~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[1][9] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[1][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y41_N2
arriaii_lcell_comb \memory|rd_data_buf[2][9]~feeder (
// Equation(s):
// \memory|rd_data_buf[2][9]~feeder_combout  = ( \memory|rd_data_buf[1][9]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data_buf[1][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|rd_data_buf[2][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|rd_data_buf[2][9]~feeder .extended_lut = "off";
defparam \memory|rd_data_buf[2][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|rd_data_buf[2][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y41_N3
dffeas \memory|rd_data_buf[2][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|rd_data_buf[2][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[2][9] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y38_N3
dffeas \memory|rd_data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|rd_data_buf[2][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data[9] .is_wysiwyg = "true";
defparam \memory|rd_data[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N18
arriaii_lcell_comb \Add1~50 (
// Equation(s):
// \Add1~50_sumout  = SUM(( GND ) + ( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [9]))) # (\always2~1_combout  & (\Add1~48_combout )))) # (\Add1~0_combout  & (((\Add1~48_combout )))) ) + ( \Add1~46  ))
// \Add1~51  = CARRY(( GND ) + ( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [9]))) # (\always2~1_combout  & (\Add1~48_combout )))) # (\Add1~0_combout  & (((\Add1~48_combout )))) ) + ( \Add1~46  ))

	.dataa(!\Add1~0_combout ),
	.datab(!\always2~1_combout ),
	.datac(!\Add1~48_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data [9]),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~50_sumout ),
	.cout(\Add1~51 ),
	.shareout());
// synopsys translate_off
defparam \Add1~50 .extended_lut = "off";
defparam \Add1~50 .lut_mask = 64'h0000F87000000000;
defparam \Add1~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N28
arriaii_lcell_comb \cntr_val_out~9 (
// Equation(s):
// \cntr_val_out~9_combout  = (\cntr_val_vld~0_combout  & \Add1~50_sumout )

	.dataa(!\cntr_val_vld~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add1~50_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntr_val_out~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntr_val_out~9 .extended_lut = "off";
defparam \cntr_val_out~9 .lut_mask = 64'h0055005500550055;
defparam \cntr_val_out~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y38_N21
dffeas \data_bypass[1][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~55_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\init~q ),
	.sload(gnd),
	.ena(\data_bypass[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[1][10] .is_wysiwyg = "true";
defparam \data_bypass[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y37_N31
dffeas \data_bypass[2][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[1][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[2][10] .is_wysiwyg = "true";
defparam \data_bypass[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y38_N1
dffeas \data_bypass[3][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[2][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[3][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[3][10] .is_wysiwyg = "true";
defparam \data_bypass[3][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N0
arriaii_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_combout  = ( \data_bypass[3][10]~q  & ( \data_bypass[2][10]~q  & ( ((!\Add1~2_combout ) # (\Add1~1_combout )) # (\data_bypass[1][10]~q ) ) ) ) # ( !\data_bypass[3][10]~q  & ( \data_bypass[2][10]~q  & ( ((\data_bypass[1][10]~q  & \Add1~2_combout 
// )) # (\Add1~1_combout ) ) ) ) # ( \data_bypass[3][10]~q  & ( !\data_bypass[2][10]~q  & ( (!\Add1~1_combout  & ((!\Add1~2_combout ) # (\data_bypass[1][10]~q ))) ) ) ) # ( !\data_bypass[3][10]~q  & ( !\data_bypass[2][10]~q  & ( (\data_bypass[1][10]~q  & 
// (!\Add1~1_combout  & \Add1~2_combout )) ) ) )

	.dataa(!\data_bypass[1][10]~q ),
	.datab(gnd),
	.datac(!\Add1~1_combout ),
	.datad(!\Add1~2_combout ),
	.datae(!\data_bypass[3][10]~q ),
	.dataf(!\data_bypass[2][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h0050F0500F5FFF5F;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N0
arriaii_lcell_comb \wr_data_in[10]~10 (
// Equation(s):
// \wr_data_in[10]~10_combout  = ( !\init~q  & ( \Add1~55_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\init~q ),
	.dataf(!\Add1~55_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_data_in[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_data_in[10]~10 .extended_lut = "off";
defparam \wr_data_in[10]~10 .lut_mask = 64'h00000000FFFF0000;
defparam \wr_data_in[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y41_N13
dffeas \memory|mem[5][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[5][10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[5][10] .is_wysiwyg = "true";
defparam \memory|mem[5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y41_N11
dffeas \memory|mem[7][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[7][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[7][10] .is_wysiwyg = "true";
defparam \memory|mem[7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y41_N9
dffeas \memory|mem[6][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[6][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[6][10] .is_wysiwyg = "true";
defparam \memory|mem[6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y41_N3
dffeas \memory|mem[4][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[4][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[4][10] .is_wysiwyg = "true";
defparam \memory|mem[4][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y41_N8
arriaii_lcell_comb \memory|Mux21~0 (
// Equation(s):
// \memory|Mux21~0_combout  = ( \memory|mem[6][10]~q  & ( \memory|mem[4][10]~q  & ( (!rd_addr[0]) # ((!rd_addr[1] & (\memory|mem[5][10]~q )) # (rd_addr[1] & ((\memory|mem[7][10]~q )))) ) ) ) # ( !\memory|mem[6][10]~q  & ( \memory|mem[4][10]~q  & ( 
// (!rd_addr[0] & (((!rd_addr[1])))) # (rd_addr[0] & ((!rd_addr[1] & (\memory|mem[5][10]~q )) # (rd_addr[1] & ((\memory|mem[7][10]~q ))))) ) ) ) # ( \memory|mem[6][10]~q  & ( !\memory|mem[4][10]~q  & ( (!rd_addr[0] & (((rd_addr[1])))) # (rd_addr[0] & 
// ((!rd_addr[1] & (\memory|mem[5][10]~q )) # (rd_addr[1] & ((\memory|mem[7][10]~q ))))) ) ) ) # ( !\memory|mem[6][10]~q  & ( !\memory|mem[4][10]~q  & ( (rd_addr[0] & ((!rd_addr[1] & (\memory|mem[5][10]~q )) # (rd_addr[1] & ((\memory|mem[7][10]~q ))))) ) ) )

	.dataa(!rd_addr[0]),
	.datab(!\memory|mem[5][10]~q ),
	.datac(!rd_addr[1]),
	.datad(!\memory|mem[7][10]~q ),
	.datae(!\memory|mem[6][10]~q ),
	.dataf(!\memory|mem[4][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux21~0 .extended_lut = "off";
defparam \memory|Mux21~0 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \memory|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y41_N1
dffeas \memory|mem[1][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data_in[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[1][15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[1][10] .is_wysiwyg = "true";
defparam \memory|mem[1][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y41_N26
arriaii_lcell_comb \memory|mem[0][10]~feeder (
// Equation(s):
// \memory|mem[0][10]~feeder_combout  = ( \wr_data_in[10]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_data_in[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[0][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[0][10]~feeder .extended_lut = "off";
defparam \memory|mem[0][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|mem[0][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y41_N27
dffeas \memory|mem[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|mem[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[0][27]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[0][10] .is_wysiwyg = "true";
defparam \memory|mem[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y41_N5
dffeas \memory|mem[2][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[2][27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[2][10] .is_wysiwyg = "true";
defparam \memory|mem[2][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y41_N24
arriaii_lcell_comb \memory|mem[3][10]~feeder (
// Equation(s):
// \memory|mem[3][10]~feeder_combout  = ( \wr_data_in[10]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_data_in[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[3][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[3][10]~feeder .extended_lut = "off";
defparam \memory|mem[3][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|mem[3][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y41_N25
dffeas \memory|mem[3][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|mem[3][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[3][14]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[3][10] .is_wysiwyg = "true";
defparam \memory|mem[3][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y41_N4
arriaii_lcell_comb \memory|Mux21~1 (
// Equation(s):
// \memory|Mux21~1_combout  = ( \memory|mem[2][10]~q  & ( \memory|mem[3][10]~q  & ( ((!rd_addr[0] & ((\memory|mem[0][10]~q ))) # (rd_addr[0] & (\memory|mem[1][10]~q ))) # (rd_addr[1]) ) ) ) # ( !\memory|mem[2][10]~q  & ( \memory|mem[3][10]~q  & ( 
// (!rd_addr[1] & ((!rd_addr[0] & ((\memory|mem[0][10]~q ))) # (rd_addr[0] & (\memory|mem[1][10]~q )))) # (rd_addr[1] & (((rd_addr[0])))) ) ) ) # ( \memory|mem[2][10]~q  & ( !\memory|mem[3][10]~q  & ( (!rd_addr[1] & ((!rd_addr[0] & ((\memory|mem[0][10]~q ))) 
// # (rd_addr[0] & (\memory|mem[1][10]~q )))) # (rd_addr[1] & (((!rd_addr[0])))) ) ) ) # ( !\memory|mem[2][10]~q  & ( !\memory|mem[3][10]~q  & ( (!rd_addr[1] & ((!rd_addr[0] & ((\memory|mem[0][10]~q ))) # (rd_addr[0] & (\memory|mem[1][10]~q )))) ) ) )

	.dataa(!\memory|mem[1][10]~q ),
	.datab(!\memory|mem[0][10]~q ),
	.datac(!rd_addr[1]),
	.datad(!rd_addr[0]),
	.datae(!\memory|mem[2][10]~q ),
	.dataf(!\memory|mem[3][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux21~1 .extended_lut = "off";
defparam \memory|Mux21~1 .lut_mask = 64'h30503F50305F3F5F;
defparam \memory|Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y41_N36
arriaii_lcell_comb \memory|Mux21~2 (
// Equation(s):
// \memory|Mux21~2_combout  = ( \memory|Mux21~1_combout  & ( (!rd_addr[2]) # (\memory|Mux21~0_combout ) ) ) # ( !\memory|Mux21~1_combout  & ( (rd_addr[2] & \memory|Mux21~0_combout ) ) )

	.dataa(gnd),
	.datab(!rd_addr[2]),
	.datac(!\memory|Mux21~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|Mux21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux21~2 .extended_lut = "off";
defparam \memory|Mux21~2 .lut_mask = 64'h03030303CFCFCFCF;
defparam \memory|Mux21~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y41_N37
dffeas \memory|rd_data_buf[1][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|Mux21~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[1][10] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y41_N39
dffeas \memory|rd_data_buf[2][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|rd_data_buf[1][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[2][10] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y41_N33
dffeas \memory|rd_data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|rd_data_buf[2][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data[10] .is_wysiwyg = "true";
defparam \memory|rd_data[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N20
arriaii_lcell_comb \Add1~55 (
// Equation(s):
// \Add1~55_sumout  = SUM(( GND ) + ( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [10]))) # (\always2~1_combout  & (\Add1~53_combout )))) # (\Add1~0_combout  & (((\Add1~53_combout )))) ) + ( \Add1~51  ))
// \Add1~56  = CARRY(( GND ) + ( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [10]))) # (\always2~1_combout  & (\Add1~53_combout )))) # (\Add1~0_combout  & (((\Add1~53_combout )))) ) + ( \Add1~51  ))

	.dataa(!\Add1~0_combout ),
	.datab(!\always2~1_combout ),
	.datac(!\Add1~53_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data [10]),
	.datag(gnd),
	.cin(\Add1~51 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~55_sumout ),
	.cout(\Add1~56 ),
	.shareout());
// synopsys translate_off
defparam \Add1~55 .extended_lut = "off";
defparam \Add1~55 .lut_mask = 64'h0000F87000000000;
defparam \Add1~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N14
arriaii_lcell_comb \cntr_val_out~10 (
// Equation(s):
// \cntr_val_out~10_combout  = ( \cntr_val_vld~0_combout  & ( \Add1~55_sumout  ) )

	.dataa(!\Add1~55_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cntr_val_vld~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntr_val_out~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntr_val_out~10 .extended_lut = "off";
defparam \cntr_val_out~10 .lut_mask = 64'h0000000055555555;
defparam \cntr_val_out~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y38_N23
dffeas \data_bypass[1][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~60_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\init~q ),
	.sload(gnd),
	.ena(\data_bypass[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[1][11] .is_wysiwyg = "true";
defparam \data_bypass[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y38_N39
dffeas \data_bypass[2][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[1][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[2][11] .is_wysiwyg = "true";
defparam \data_bypass[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y38_N27
dffeas \data_bypass[3][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[2][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[3][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[3][11] .is_wysiwyg = "true";
defparam \data_bypass[3][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N26
arriaii_lcell_comb \Add1~58 (
// Equation(s):
// \Add1~58_combout  = ( \data_bypass[3][11]~q  & ( \Add1~1_combout  & ( \data_bypass[2][11]~q  ) ) ) # ( !\data_bypass[3][11]~q  & ( \Add1~1_combout  & ( \data_bypass[2][11]~q  ) ) ) # ( \data_bypass[3][11]~q  & ( !\Add1~1_combout  & ( (!\Add1~2_combout ) # 
// (\data_bypass[1][11]~q ) ) ) ) # ( !\data_bypass[3][11]~q  & ( !\Add1~1_combout  & ( (\data_bypass[1][11]~q  & \Add1~2_combout ) ) ) )

	.dataa(!\data_bypass[2][11]~q ),
	.datab(!\data_bypass[1][11]~q ),
	.datac(gnd),
	.datad(!\Add1~2_combout ),
	.datae(!\data_bypass[3][11]~q ),
	.dataf(!\Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~58 .extended_lut = "off";
defparam \Add1~58 .lut_mask = 64'h0033FF3355555555;
defparam \Add1~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N18
arriaii_lcell_comb \wr_data_in[11]~11 (
// Equation(s):
// \wr_data_in[11]~11_combout  = (!\init~q  & \Add1~60_sumout )

	.dataa(!\init~q ),
	.datab(gnd),
	.datac(!\Add1~60_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_data_in[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_data_in[11]~11 .extended_lut = "off";
defparam \wr_data_in[11]~11 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \wr_data_in[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y39_N37
dffeas \memory|mem[4][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[4][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[4][11] .is_wysiwyg = "true";
defparam \memory|mem[4][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y38_N34
arriaii_lcell_comb \memory|mem[5][11]~feeder (
// Equation(s):
// \memory|mem[5][11]~feeder_combout  = ( \wr_data_in[11]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_data_in[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[5][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[5][11]~feeder .extended_lut = "off";
defparam \memory|mem[5][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|mem[5][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y38_N35
dffeas \memory|mem[5][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|mem[5][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[5][10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[5][11] .is_wysiwyg = "true";
defparam \memory|mem[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y38_N11
dffeas \memory|mem[7][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[7][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[7][11] .is_wysiwyg = "true";
defparam \memory|mem[7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y41_N29
dffeas \memory|mem[6][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[6][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[6][11] .is_wysiwyg = "true";
defparam \memory|mem[6][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y41_N28
arriaii_lcell_comb \memory|Mux20~0 (
// Equation(s):
// \memory|Mux20~0_combout  = ( \memory|mem[6][11]~q  & ( rd_addr[0] & ( (!rd_addr[1] & (\memory|mem[5][11]~q )) # (rd_addr[1] & ((\memory|mem[7][11]~q ))) ) ) ) # ( !\memory|mem[6][11]~q  & ( rd_addr[0] & ( (!rd_addr[1] & (\memory|mem[5][11]~q )) # 
// (rd_addr[1] & ((\memory|mem[7][11]~q ))) ) ) ) # ( \memory|mem[6][11]~q  & ( !rd_addr[0] & ( (rd_addr[1]) # (\memory|mem[4][11]~q ) ) ) ) # ( !\memory|mem[6][11]~q  & ( !rd_addr[0] & ( (\memory|mem[4][11]~q  & !rd_addr[1]) ) ) )

	.dataa(!\memory|mem[4][11]~q ),
	.datab(!\memory|mem[5][11]~q ),
	.datac(!rd_addr[1]),
	.datad(!\memory|mem[7][11]~q ),
	.datae(!\memory|mem[6][11]~q ),
	.dataf(!rd_addr[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux20~0 .extended_lut = "off";
defparam \memory|Mux20~0 .lut_mask = 64'h50505F5F303F303F;
defparam \memory|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y38_N19
dffeas \memory|mem[1][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data_in[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[1][15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[1][11] .is_wysiwyg = "true";
defparam \memory|mem[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y39_N15
dffeas \memory|mem[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[0][27]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[0][11] .is_wysiwyg = "true";
defparam \memory|mem[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y38_N33
dffeas \memory|mem[3][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[3][14]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[3][11] .is_wysiwyg = "true";
defparam \memory|mem[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y38_N35
dffeas \memory|mem[2][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[2][27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[2][11] .is_wysiwyg = "true";
defparam \memory|mem[2][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N34
arriaii_lcell_comb \memory|Mux20~1 (
// Equation(s):
// \memory|Mux20~1_combout  = ( \memory|mem[2][11]~q  & ( rd_addr[1] & ( (!rd_addr[0]) # (\memory|mem[3][11]~q ) ) ) ) # ( !\memory|mem[2][11]~q  & ( rd_addr[1] & ( (rd_addr[0] & \memory|mem[3][11]~q ) ) ) ) # ( \memory|mem[2][11]~q  & ( !rd_addr[1] & ( 
// (!rd_addr[0] & ((\memory|mem[0][11]~q ))) # (rd_addr[0] & (\memory|mem[1][11]~q )) ) ) ) # ( !\memory|mem[2][11]~q  & ( !rd_addr[1] & ( (!rd_addr[0] & ((\memory|mem[0][11]~q ))) # (rd_addr[0] & (\memory|mem[1][11]~q )) ) ) )

	.dataa(!\memory|mem[1][11]~q ),
	.datab(!\memory|mem[0][11]~q ),
	.datac(!rd_addr[0]),
	.datad(!\memory|mem[3][11]~q ),
	.datae(!\memory|mem[2][11]~q ),
	.dataf(!rd_addr[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux20~1 .extended_lut = "off";
defparam \memory|Mux20~1 .lut_mask = 64'h35353535000FF0FF;
defparam \memory|Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y41_N24
arriaii_lcell_comb \memory|Mux20~2 (
// Equation(s):
// \memory|Mux20~2_combout  = ( \memory|Mux20~1_combout  & ( (!rd_addr[2]) # (\memory|Mux20~0_combout ) ) ) # ( !\memory|Mux20~1_combout  & ( (rd_addr[2] & \memory|Mux20~0_combout ) ) )

	.dataa(gnd),
	.datab(!rd_addr[2]),
	.datac(!\memory|Mux20~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|Mux20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux20~2 .extended_lut = "off";
defparam \memory|Mux20~2 .lut_mask = 64'h03030303CFCFCFCF;
defparam \memory|Mux20~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y41_N25
dffeas \memory|rd_data_buf[1][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|Mux20~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[1][11] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[1][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y41_N36
arriaii_lcell_comb \memory|rd_data_buf[2][11]~feeder (
// Equation(s):
// \memory|rd_data_buf[2][11]~feeder_combout  = ( \memory|rd_data_buf[1][11]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data_buf[1][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|rd_data_buf[2][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|rd_data_buf[2][11]~feeder .extended_lut = "off";
defparam \memory|rd_data_buf[2][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|rd_data_buf[2][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y41_N37
dffeas \memory|rd_data_buf[2][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|rd_data_buf[2][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[2][11] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[2][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y38_N36
arriaii_lcell_comb \memory|rd_data[11]~feeder (
// Equation(s):
// \memory|rd_data[11]~feeder_combout  = ( \memory|rd_data_buf[2][11]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data_buf[2][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|rd_data[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|rd_data[11]~feeder .extended_lut = "off";
defparam \memory|rd_data[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|rd_data[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y38_N37
dffeas \memory|rd_data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|rd_data[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data[11] .is_wysiwyg = "true";
defparam \memory|rd_data[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N22
arriaii_lcell_comb \Add1~60 (
// Equation(s):
// \Add1~60_sumout  = SUM(( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [11]))) # (\always2~1_combout  & (\Add1~58_combout )))) # (\Add1~0_combout  & (((\Add1~58_combout )))) ) + ( GND ) + ( \Add1~56  ))
// \Add1~61  = CARRY(( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [11]))) # (\always2~1_combout  & (\Add1~58_combout )))) # (\Add1~0_combout  & (((\Add1~58_combout )))) ) + ( GND ) + ( \Add1~56  ))

	.dataa(!\Add1~0_combout ),
	.datab(!\always2~1_combout ),
	.datac(!\Add1~58_combout ),
	.datad(!\memory|rd_data [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~56 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~60_sumout ),
	.cout(\Add1~61 ),
	.shareout());
// synopsys translate_off
defparam \Add1~60 .extended_lut = "off";
defparam \Add1~60 .lut_mask = 64'h0000FFFF0000078F;
defparam \Add1~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N22
arriaii_lcell_comb \cntr_val_out~11 (
// Equation(s):
// \cntr_val_out~11_combout  = ( \Add1~60_sumout  & ( \cntr_val_vld~0_combout  ) )

	.dataa(!\cntr_val_vld~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~60_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntr_val_out~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntr_val_out~11 .extended_lut = "off";
defparam \cntr_val_out~11 .lut_mask = 64'h0000000055555555;
defparam \cntr_val_out~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y38_N25
dffeas \data_bypass[1][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\init~q ),
	.sload(gnd),
	.ena(\data_bypass[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[1][12] .is_wysiwyg = "true";
defparam \data_bypass[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y37_N37
dffeas \data_bypass[2][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[1][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[2][12] .is_wysiwyg = "true";
defparam \data_bypass[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y37_N1
dffeas \data_bypass[3][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[2][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[3][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[3][12] .is_wysiwyg = "true";
defparam \data_bypass[3][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N22
arriaii_lcell_comb \Add1~63 (
// Equation(s):
// \Add1~63_combout  = ( \Add1~1_combout  & ( \data_bypass[2][12]~q  ) ) # ( !\Add1~1_combout  & ( (!\Add1~2_combout  & ((\data_bypass[3][12]~q ))) # (\Add1~2_combout  & (\data_bypass[1][12]~q )) ) )

	.dataa(!\data_bypass[2][12]~q ),
	.datab(!\data_bypass[1][12]~q ),
	.datac(!\data_bypass[3][12]~q ),
	.datad(!\Add1~2_combout ),
	.datae(gnd),
	.dataf(!\Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~63 .extended_lut = "off";
defparam \Add1~63 .lut_mask = 64'h0F330F3355555555;
defparam \Add1~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N12
arriaii_lcell_comb \wr_data_in[12]~12 (
// Equation(s):
// \wr_data_in[12]~12_combout  = ( \Add1~65_sumout  & ( !\init~q  ) )

	.dataa(!\init~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_data_in[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_data_in[12]~12 .extended_lut = "off";
defparam \wr_data_in[12]~12 .lut_mask = 64'h00000000AAAAAAAA;
defparam \wr_data_in[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y38_N29
dffeas \memory|mem[7][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[7][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[7][12] .is_wysiwyg = "true";
defparam \memory|mem[7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y38_N35
dffeas \memory|mem[5][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[5][10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[5][12] .is_wysiwyg = "true";
defparam \memory|mem[5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y38_N31
dffeas \memory|mem[4][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[4][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[4][12] .is_wysiwyg = "true";
defparam \memory|mem[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y38_N25
dffeas \memory|mem[6][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[6][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[6][12] .is_wysiwyg = "true";
defparam \memory|mem[6][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y38_N24
arriaii_lcell_comb \memory|Mux19~0 (
// Equation(s):
// \memory|Mux19~0_combout  = ( \memory|mem[6][12]~q  & ( rd_addr[0] & ( (!rd_addr[1] & ((\memory|mem[5][12]~q ))) # (rd_addr[1] & (\memory|mem[7][12]~q )) ) ) ) # ( !\memory|mem[6][12]~q  & ( rd_addr[0] & ( (!rd_addr[1] & ((\memory|mem[5][12]~q ))) # 
// (rd_addr[1] & (\memory|mem[7][12]~q )) ) ) ) # ( \memory|mem[6][12]~q  & ( !rd_addr[0] & ( (rd_addr[1]) # (\memory|mem[4][12]~q ) ) ) ) # ( !\memory|mem[6][12]~q  & ( !rd_addr[0] & ( (\memory|mem[4][12]~q  & !rd_addr[1]) ) ) )

	.dataa(!\memory|mem[7][12]~q ),
	.datab(!\memory|mem[5][12]~q ),
	.datac(!\memory|mem[4][12]~q ),
	.datad(!rd_addr[1]),
	.datae(!\memory|mem[6][12]~q ),
	.dataf(!rd_addr[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux19~0 .extended_lut = "off";
defparam \memory|Mux19~0 .lut_mask = 64'h0F000FFF33553355;
defparam \memory|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y39_N29
dffeas \memory|mem[3][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[3][14]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[3][12] .is_wysiwyg = "true";
defparam \memory|mem[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y39_N1
dffeas \memory|mem[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[0][27]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[0][12] .is_wysiwyg = "true";
defparam \memory|mem[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y39_N3
dffeas \memory|mem[2][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[2][27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[2][12] .is_wysiwyg = "true";
defparam \memory|mem[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y38_N13
dffeas \memory|mem[1][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data_in[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[1][15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[1][12] .is_wysiwyg = "true";
defparam \memory|mem[1][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y39_N2
arriaii_lcell_comb \memory|Mux19~1 (
// Equation(s):
// \memory|Mux19~1_combout  = ( \memory|mem[2][12]~q  & ( \memory|mem[1][12]~q  & ( (!rd_addr[1] & (((\memory|mem[0][12]~q ) # (rd_addr[0])))) # (rd_addr[1] & (((!rd_addr[0])) # (\memory|mem[3][12]~q ))) ) ) ) # ( !\memory|mem[2][12]~q  & ( 
// \memory|mem[1][12]~q  & ( (!rd_addr[1] & (((\memory|mem[0][12]~q ) # (rd_addr[0])))) # (rd_addr[1] & (\memory|mem[3][12]~q  & (rd_addr[0]))) ) ) ) # ( \memory|mem[2][12]~q  & ( !\memory|mem[1][12]~q  & ( (!rd_addr[1] & (((!rd_addr[0] & 
// \memory|mem[0][12]~q )))) # (rd_addr[1] & (((!rd_addr[0])) # (\memory|mem[3][12]~q ))) ) ) ) # ( !\memory|mem[2][12]~q  & ( !\memory|mem[1][12]~q  & ( (!rd_addr[1] & (((!rd_addr[0] & \memory|mem[0][12]~q )))) # (rd_addr[1] & (\memory|mem[3][12]~q  & 
// (rd_addr[0]))) ) ) )

	.dataa(!\memory|mem[3][12]~q ),
	.datab(!rd_addr[1]),
	.datac(!rd_addr[0]),
	.datad(!\memory|mem[0][12]~q ),
	.datae(!\memory|mem[2][12]~q ),
	.dataf(!\memory|mem[1][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux19~1 .extended_lut = "off";
defparam \memory|Mux19~1 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \memory|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y38_N18
arriaii_lcell_comb \memory|Mux19~2 (
// Equation(s):
// \memory|Mux19~2_combout  = ( \memory|Mux19~0_combout  & ( \memory|Mux19~1_combout  ) ) # ( !\memory|Mux19~0_combout  & ( \memory|Mux19~1_combout  & ( !rd_addr[2] ) ) ) # ( \memory|Mux19~0_combout  & ( !\memory|Mux19~1_combout  & ( rd_addr[2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!rd_addr[2]),
	.datae(!\memory|Mux19~0_combout ),
	.dataf(!\memory|Mux19~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux19~2 .extended_lut = "off";
defparam \memory|Mux19~2 .lut_mask = 64'h000000FFFF00FFFF;
defparam \memory|Mux19~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y38_N19
dffeas \memory|rd_data_buf[1][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|Mux19~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[1][12] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y38_N17
dffeas \memory|rd_data_buf[2][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|rd_data_buf[1][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[2][12] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[2][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y38_N38
arriaii_lcell_comb \memory|rd_data[12]~feeder (
// Equation(s):
// \memory|rd_data[12]~feeder_combout  = ( \memory|rd_data_buf[2][12]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data_buf[2][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|rd_data[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|rd_data[12]~feeder .extended_lut = "off";
defparam \memory|rd_data[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|rd_data[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y38_N39
dffeas \memory|rd_data[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|rd_data[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data[12] .is_wysiwyg = "true";
defparam \memory|rd_data[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N24
arriaii_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_sumout  = SUM(( GND ) + ( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [12]))) # (\always2~1_combout  & (\Add1~63_combout )))) # (\Add1~0_combout  & (((\Add1~63_combout )))) ) + ( \Add1~61  ))
// \Add1~66  = CARRY(( GND ) + ( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [12]))) # (\always2~1_combout  & (\Add1~63_combout )))) # (\Add1~0_combout  & (((\Add1~63_combout )))) ) + ( \Add1~61  ))

	.dataa(!\Add1~0_combout ),
	.datab(!\always2~1_combout ),
	.datac(!\Add1~63_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data [12]),
	.datag(gnd),
	.cin(\Add1~61 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~65_sumout ),
	.cout(\Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \Add1~65 .extended_lut = "off";
defparam \Add1~65 .lut_mask = 64'h0000F87000000000;
defparam \Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y38_N2
arriaii_lcell_comb \cntr_val_out~12 (
// Equation(s):
// \cntr_val_out~12_combout  = (\cntr_val_vld~0_combout  & \Add1~65_sumout )

	.dataa(!\cntr_val_vld~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add1~65_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntr_val_out~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntr_val_out~12 .extended_lut = "off";
defparam \cntr_val_out~12 .lut_mask = 64'h0055005500550055;
defparam \cntr_val_out~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y38_N27
dffeas \data_bypass[1][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~70_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\init~q ),
	.sload(gnd),
	.ena(\data_bypass[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[1][13] .is_wysiwyg = "true";
defparam \data_bypass[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y38_N29
dffeas \data_bypass[2][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[1][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[2][13] .is_wysiwyg = "true";
defparam \data_bypass[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y38_N21
dffeas \data_bypass[3][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[2][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[3][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[3][13] .is_wysiwyg = "true";
defparam \data_bypass[3][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N20
arriaii_lcell_comb \Add1~68 (
// Equation(s):
// \Add1~68_combout  = ( \data_bypass[3][13]~q  & ( \Add1~1_combout  & ( \data_bypass[2][13]~q  ) ) ) # ( !\data_bypass[3][13]~q  & ( \Add1~1_combout  & ( \data_bypass[2][13]~q  ) ) ) # ( \data_bypass[3][13]~q  & ( !\Add1~1_combout  & ( (!\Add1~2_combout ) # 
// (\data_bypass[1][13]~q ) ) ) ) # ( !\data_bypass[3][13]~q  & ( !\Add1~1_combout  & ( (\Add1~2_combout  & \data_bypass[1][13]~q ) ) ) )

	.dataa(!\data_bypass[2][13]~q ),
	.datab(gnd),
	.datac(!\Add1~2_combout ),
	.datad(!\data_bypass[1][13]~q ),
	.datae(!\data_bypass[3][13]~q ),
	.dataf(!\Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~68 .extended_lut = "off";
defparam \Add1~68 .lut_mask = 64'h000FF0FF55555555;
defparam \Add1~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N10
arriaii_lcell_comb \wr_data_in[13]~13 (
// Equation(s):
// \wr_data_in[13]~13_combout  = (!\init~q  & \Add1~70_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\init~q ),
	.datad(!\Add1~70_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_data_in[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_data_in[13]~13 .extended_lut = "off";
defparam \wr_data_in[13]~13 .lut_mask = 64'h00F000F000F000F0;
defparam \wr_data_in[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y38_N15
dffeas \memory|mem[4][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[4][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[4][13] .is_wysiwyg = "true";
defparam \memory|mem[4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y38_N7
dffeas \memory|mem[5][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[5][10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[5][13] .is_wysiwyg = "true";
defparam \memory|mem[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y38_N13
dffeas \memory|mem[6][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[6][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[6][13] .is_wysiwyg = "true";
defparam \memory|mem[6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y38_N15
dffeas \memory|mem[7][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[7][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[7][13] .is_wysiwyg = "true";
defparam \memory|mem[7][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y38_N12
arriaii_lcell_comb \memory|Mux18~0 (
// Equation(s):
// \memory|Mux18~0_combout  = ( \memory|mem[6][13]~q  & ( \memory|mem[7][13]~q  & ( ((!rd_addr[0] & (\memory|mem[4][13]~q )) # (rd_addr[0] & ((\memory|mem[5][13]~q )))) # (rd_addr[1]) ) ) ) # ( !\memory|mem[6][13]~q  & ( \memory|mem[7][13]~q  & ( 
// (!rd_addr[1] & ((!rd_addr[0] & (\memory|mem[4][13]~q )) # (rd_addr[0] & ((\memory|mem[5][13]~q ))))) # (rd_addr[1] & (((rd_addr[0])))) ) ) ) # ( \memory|mem[6][13]~q  & ( !\memory|mem[7][13]~q  & ( (!rd_addr[1] & ((!rd_addr[0] & (\memory|mem[4][13]~q )) # 
// (rd_addr[0] & ((\memory|mem[5][13]~q ))))) # (rd_addr[1] & (((!rd_addr[0])))) ) ) ) # ( !\memory|mem[6][13]~q  & ( !\memory|mem[7][13]~q  & ( (!rd_addr[1] & ((!rd_addr[0] & (\memory|mem[4][13]~q )) # (rd_addr[0] & ((\memory|mem[5][13]~q ))))) ) ) )

	.dataa(!\memory|mem[4][13]~q ),
	.datab(!rd_addr[1]),
	.datac(!\memory|mem[5][13]~q ),
	.datad(!rd_addr[0]),
	.datae(!\memory|mem[6][13]~q ),
	.dataf(!\memory|mem[7][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux18~0 .extended_lut = "off";
defparam \memory|Mux18~0 .lut_mask = 64'h440C770C443F773F;
defparam \memory|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y38_N11
dffeas \memory|mem[1][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data_in[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[1][15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[1][13] .is_wysiwyg = "true";
defparam \memory|mem[1][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y39_N4
arriaii_lcell_comb \memory|mem[0][13]~feeder (
// Equation(s):
// \memory|mem[0][13]~feeder_combout  = ( \wr_data_in[13]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_data_in[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[0][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[0][13]~feeder .extended_lut = "off";
defparam \memory|mem[0][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|mem[0][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y39_N5
dffeas \memory|mem[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|mem[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[0][27]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[0][13] .is_wysiwyg = "true";
defparam \memory|mem[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y38_N5
dffeas \memory|mem[2][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[2][27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[2][13] .is_wysiwyg = "true";
defparam \memory|mem[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y38_N7
dffeas \memory|mem[3][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[3][14]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[3][13] .is_wysiwyg = "true";
defparam \memory|mem[3][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N4
arriaii_lcell_comb \memory|Mux18~1 (
// Equation(s):
// \memory|Mux18~1_combout  = ( \memory|mem[2][13]~q  & ( \memory|mem[3][13]~q  & ( ((!rd_addr[0] & ((\memory|mem[0][13]~q ))) # (rd_addr[0] & (\memory|mem[1][13]~q ))) # (rd_addr[1]) ) ) ) # ( !\memory|mem[2][13]~q  & ( \memory|mem[3][13]~q  & ( 
// (!rd_addr[1] & ((!rd_addr[0] & ((\memory|mem[0][13]~q ))) # (rd_addr[0] & (\memory|mem[1][13]~q )))) # (rd_addr[1] & (rd_addr[0])) ) ) ) # ( \memory|mem[2][13]~q  & ( !\memory|mem[3][13]~q  & ( (!rd_addr[1] & ((!rd_addr[0] & ((\memory|mem[0][13]~q ))) # 
// (rd_addr[0] & (\memory|mem[1][13]~q )))) # (rd_addr[1] & (!rd_addr[0])) ) ) ) # ( !\memory|mem[2][13]~q  & ( !\memory|mem[3][13]~q  & ( (!rd_addr[1] & ((!rd_addr[0] & ((\memory|mem[0][13]~q ))) # (rd_addr[0] & (\memory|mem[1][13]~q )))) ) ) )

	.dataa(!rd_addr[1]),
	.datab(!rd_addr[0]),
	.datac(!\memory|mem[1][13]~q ),
	.datad(!\memory|mem[0][13]~q ),
	.datae(!\memory|mem[2][13]~q ),
	.dataf(!\memory|mem[3][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux18~1 .extended_lut = "off";
defparam \memory|Mux18~1 .lut_mask = 64'h028A46CE139B57DF;
defparam \memory|Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y38_N8
arriaii_lcell_comb \memory|Mux18~2 (
// Equation(s):
// \memory|Mux18~2_combout  = ( \memory|Mux18~1_combout  & ( (!rd_addr[2]) # (\memory|Mux18~0_combout ) ) ) # ( !\memory|Mux18~1_combout  & ( (\memory|Mux18~0_combout  & rd_addr[2]) ) )

	.dataa(!\memory|Mux18~0_combout ),
	.datab(gnd),
	.datac(!rd_addr[2]),
	.datad(gnd),
	.datae(!\memory|Mux18~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux18~2 .extended_lut = "off";
defparam \memory|Mux18~2 .lut_mask = 64'h0505F5F50505F5F5;
defparam \memory|Mux18~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y38_N9
dffeas \memory|rd_data_buf[1][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|Mux18~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[1][13] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y38_N23
dffeas \memory|rd_data_buf[2][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|rd_data_buf[1][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[2][13] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[2][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y38_N8
arriaii_lcell_comb \memory|rd_data[13]~feeder (
// Equation(s):
// \memory|rd_data[13]~feeder_combout  = ( \memory|rd_data_buf[2][13]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data_buf[2][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|rd_data[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|rd_data[13]~feeder .extended_lut = "off";
defparam \memory|rd_data[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|rd_data[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y38_N9
dffeas \memory|rd_data[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|rd_data[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data[13] .is_wysiwyg = "true";
defparam \memory|rd_data[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N26
arriaii_lcell_comb \Add1~70 (
// Equation(s):
// \Add1~70_sumout  = SUM(( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [13]))) # (\always2~1_combout  & (\Add1~68_combout )))) # (\Add1~0_combout  & (((\Add1~68_combout )))) ) + ( GND ) + ( \Add1~66  ))
// \Add1~71  = CARRY(( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [13]))) # (\always2~1_combout  & (\Add1~68_combout )))) # (\Add1~0_combout  & (((\Add1~68_combout )))) ) + ( GND ) + ( \Add1~66  ))

	.dataa(!\Add1~0_combout ),
	.datab(!\always2~1_combout ),
	.datac(!\Add1~68_combout ),
	.datad(!\memory|rd_data [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~70_sumout ),
	.cout(\Add1~71 ),
	.shareout());
// synopsys translate_off
defparam \Add1~70 .extended_lut = "off";
defparam \Add1~70 .lut_mask = 64'h0000FFFF0000078F;
defparam \Add1~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y38_N8
arriaii_lcell_comb \cntr_val_out~13 (
// Equation(s):
// \cntr_val_out~13_combout  = ( \Add1~70_sumout  & ( \cntr_val_vld~0_combout  ) )

	.dataa(!\cntr_val_vld~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~70_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntr_val_out~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntr_val_out~13 .extended_lut = "off";
defparam \cntr_val_out~13 .lut_mask = 64'h0000000055555555;
defparam \cntr_val_out~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y38_N29
dffeas \data_bypass[1][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~75_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\init~q ),
	.sload(gnd),
	.ena(\data_bypass[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[1][14] .is_wysiwyg = "true";
defparam \data_bypass[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y38_N25
dffeas \data_bypass[2][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[1][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[2][14] .is_wysiwyg = "true";
defparam \data_bypass[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y38_N33
dffeas \data_bypass[3][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[2][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[3][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[3][14] .is_wysiwyg = "true";
defparam \data_bypass[3][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N32
arriaii_lcell_comb \Add1~73 (
// Equation(s):
// \Add1~73_combout  = ( \data_bypass[2][14]~q  & ( ((!\Add1~2_combout  & ((\data_bypass[3][14]~q ))) # (\Add1~2_combout  & (\data_bypass[1][14]~q ))) # (\Add1~1_combout ) ) ) # ( !\data_bypass[2][14]~q  & ( (!\Add1~1_combout  & ((!\Add1~2_combout  & 
// ((\data_bypass[3][14]~q ))) # (\Add1~2_combout  & (\data_bypass[1][14]~q )))) ) )

	.dataa(!\Add1~1_combout ),
	.datab(!\Add1~2_combout ),
	.datac(!\data_bypass[1][14]~q ),
	.datad(!\data_bypass[3][14]~q ),
	.datae(gnd),
	.dataf(!\data_bypass[2][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~73 .extended_lut = "off";
defparam \Add1~73 .lut_mask = 64'h028A028A57DF57DF;
defparam \Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N38
arriaii_lcell_comb \wr_data_in[14]~14 (
// Equation(s):
// \wr_data_in[14]~14_combout  = (!\init~q  & \Add1~75_sumout )

	.dataa(!\init~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add1~75_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_data_in[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_data_in[14]~14 .extended_lut = "off";
defparam \wr_data_in[14]~14 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \wr_data_in[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y38_N37
dffeas \memory|mem[4][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[4][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[4][14] .is_wysiwyg = "true";
defparam \memory|mem[4][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y38_N17
dffeas \memory|mem[7][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[7][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[7][14] .is_wysiwyg = "true";
defparam \memory|mem[7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y38_N33
dffeas \memory|mem[6][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[6][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[6][14] .is_wysiwyg = "true";
defparam \memory|mem[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y38_N9
dffeas \memory|mem[5][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[5][10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[5][14] .is_wysiwyg = "true";
defparam \memory|mem[5][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y38_N32
arriaii_lcell_comb \memory|Mux17~0 (
// Equation(s):
// \memory|Mux17~0_combout  = ( \memory|mem[6][14]~q  & ( \memory|mem[5][14]~q  & ( (!rd_addr[1] & (((rd_addr[0])) # (\memory|mem[4][14]~q ))) # (rd_addr[1] & (((!rd_addr[0]) # (\memory|mem[7][14]~q )))) ) ) ) # ( !\memory|mem[6][14]~q  & ( 
// \memory|mem[5][14]~q  & ( (!rd_addr[1] & (((rd_addr[0])) # (\memory|mem[4][14]~q ))) # (rd_addr[1] & (((\memory|mem[7][14]~q  & rd_addr[0])))) ) ) ) # ( \memory|mem[6][14]~q  & ( !\memory|mem[5][14]~q  & ( (!rd_addr[1] & (\memory|mem[4][14]~q  & 
// ((!rd_addr[0])))) # (rd_addr[1] & (((!rd_addr[0]) # (\memory|mem[7][14]~q )))) ) ) ) # ( !\memory|mem[6][14]~q  & ( !\memory|mem[5][14]~q  & ( (!rd_addr[1] & (\memory|mem[4][14]~q  & ((!rd_addr[0])))) # (rd_addr[1] & (((\memory|mem[7][14]~q  & 
// rd_addr[0])))) ) ) )

	.dataa(!\memory|mem[4][14]~q ),
	.datab(!rd_addr[1]),
	.datac(!\memory|mem[7][14]~q ),
	.datad(!rd_addr[0]),
	.datae(!\memory|mem[6][14]~q ),
	.dataf(!\memory|mem[5][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux17~0 .extended_lut = "off";
defparam \memory|Mux17~0 .lut_mask = 64'h4403770344CF77CF;
defparam \memory|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y38_N39
dffeas \memory|mem[1][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data_in[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[1][15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[1][14] .is_wysiwyg = "true";
defparam \memory|mem[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y39_N39
dffeas \memory|mem[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[0][27]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[0][14] .is_wysiwyg = "true";
defparam \memory|mem[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y39_N27
dffeas \memory|mem[2][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[2][27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[2][14] .is_wysiwyg = "true";
defparam \memory|mem[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y41_N39
dffeas \memory|mem[3][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[3][14]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[3][14] .is_wysiwyg = "true";
defparam \memory|mem[3][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y39_N26
arriaii_lcell_comb \memory|Mux17~1 (
// Equation(s):
// \memory|Mux17~1_combout  = ( \memory|mem[2][14]~q  & ( \memory|mem[3][14]~q  & ( ((!rd_addr[0] & ((\memory|mem[0][14]~q ))) # (rd_addr[0] & (\memory|mem[1][14]~q ))) # (rd_addr[1]) ) ) ) # ( !\memory|mem[2][14]~q  & ( \memory|mem[3][14]~q  & ( 
// (!rd_addr[0] & (((!rd_addr[1] & \memory|mem[0][14]~q )))) # (rd_addr[0] & (((rd_addr[1])) # (\memory|mem[1][14]~q ))) ) ) ) # ( \memory|mem[2][14]~q  & ( !\memory|mem[3][14]~q  & ( (!rd_addr[0] & (((\memory|mem[0][14]~q ) # (rd_addr[1])))) # (rd_addr[0] & 
// (\memory|mem[1][14]~q  & (!rd_addr[1]))) ) ) ) # ( !\memory|mem[2][14]~q  & ( !\memory|mem[3][14]~q  & ( (!rd_addr[1] & ((!rd_addr[0] & ((\memory|mem[0][14]~q ))) # (rd_addr[0] & (\memory|mem[1][14]~q )))) ) ) )

	.dataa(!\memory|mem[1][14]~q ),
	.datab(!rd_addr[0]),
	.datac(!rd_addr[1]),
	.datad(!\memory|mem[0][14]~q ),
	.datae(!\memory|mem[2][14]~q ),
	.dataf(!\memory|mem[3][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux17~1 .extended_lut = "off";
defparam \memory|Mux17~1 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \memory|Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y38_N26
arriaii_lcell_comb \memory|Mux17~2 (
// Equation(s):
// \memory|Mux17~2_combout  = ( \memory|Mux17~1_combout  & ( (!rd_addr[2]) # (\memory|Mux17~0_combout ) ) ) # ( !\memory|Mux17~1_combout  & ( (\memory|Mux17~0_combout  & rd_addr[2]) ) )

	.dataa(!\memory|Mux17~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!rd_addr[2]),
	.datae(!\memory|Mux17~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux17~2 .extended_lut = "off";
defparam \memory|Mux17~2 .lut_mask = 64'h0055FF550055FF55;
defparam \memory|Mux17~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y38_N27
dffeas \memory|rd_data_buf[1][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|Mux17~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[1][14] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y38_N25
dffeas \memory|rd_data_buf[2][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|rd_data_buf[1][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[2][14] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y38_N31
dffeas \memory|rd_data[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|rd_data_buf[2][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data[14] .is_wysiwyg = "true";
defparam \memory|rd_data[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N28
arriaii_lcell_comb \Add1~75 (
// Equation(s):
// \Add1~75_sumout  = SUM(( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [14]))) # (\always2~1_combout  & (\Add1~73_combout )))) # (\Add1~0_combout  & (((\Add1~73_combout )))) ) + ( GND ) + ( \Add1~71  ))
// \Add1~76  = CARRY(( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [14]))) # (\always2~1_combout  & (\Add1~73_combout )))) # (\Add1~0_combout  & (((\Add1~73_combout )))) ) + ( GND ) + ( \Add1~71  ))

	.dataa(!\Add1~0_combout ),
	.datab(!\always2~1_combout ),
	.datac(!\Add1~73_combout ),
	.datad(!\memory|rd_data [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~71 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~75_sumout ),
	.cout(\Add1~76 ),
	.shareout());
// synopsys translate_off
defparam \Add1~75 .extended_lut = "off";
defparam \Add1~75 .lut_mask = 64'h0000FFFF0000078F;
defparam \Add1~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y38_N14
arriaii_lcell_comb \cntr_val_out~14 (
// Equation(s):
// \cntr_val_out~14_combout  = (\cntr_val_vld~0_combout  & \Add1~75_sumout )

	.dataa(!\cntr_val_vld~0_combout ),
	.datab(gnd),
	.datac(!\Add1~75_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntr_val_out~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntr_val_out~14 .extended_lut = "off";
defparam \cntr_val_out~14 .lut_mask = 64'h0505050505050505;
defparam \cntr_val_out~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y38_N31
dffeas \data_bypass[1][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~80_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\init~q ),
	.sload(gnd),
	.ena(\data_bypass[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[1][15] .is_wysiwyg = "true";
defparam \data_bypass[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y38_N7
dffeas \data_bypass[2][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[1][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[2][15] .is_wysiwyg = "true";
defparam \data_bypass[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y38_N23
dffeas \data_bypass[3][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[2][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[3][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[3][15] .is_wysiwyg = "true";
defparam \data_bypass[3][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N6
arriaii_lcell_comb \Add1~78 (
// Equation(s):
// \Add1~78_combout  = ( \Add1~1_combout  & ( \data_bypass[2][15]~q  ) ) # ( !\Add1~1_combout  & ( (!\Add1~2_combout  & ((\data_bypass[3][15]~q ))) # (\Add1~2_combout  & (\data_bypass[1][15]~q )) ) )

	.dataa(!\data_bypass[1][15]~q ),
	.datab(!\data_bypass[2][15]~q ),
	.datac(!\data_bypass[3][15]~q ),
	.datad(!\Add1~2_combout ),
	.datae(gnd),
	.dataf(!\Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~78 .extended_lut = "off";
defparam \Add1~78 .lut_mask = 64'h0F550F5533333333;
defparam \Add1~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N26
arriaii_lcell_comb \wr_data_in[15]~15 (
// Equation(s):
// \wr_data_in[15]~15_combout  = ( \Add1~80_sumout  & ( !\init~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\init~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~80_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_data_in[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_data_in[15]~15 .extended_lut = "off";
defparam \wr_data_in[15]~15 .lut_mask = 64'h00000000F0F0F0F0;
defparam \wr_data_in[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y38_N25
dffeas \memory|mem[4][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[4][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[4][15] .is_wysiwyg = "true";
defparam \memory|mem[4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y38_N5
dffeas \memory|mem[7][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[7][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[7][15] .is_wysiwyg = "true";
defparam \memory|mem[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y38_N1
dffeas \memory|mem[5][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[5][10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[5][15] .is_wysiwyg = "true";
defparam \memory|mem[5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y38_N7
dffeas \memory|mem[6][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[6][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[6][15] .is_wysiwyg = "true";
defparam \memory|mem[6][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y38_N6
arriaii_lcell_comb \memory|Mux16~0 (
// Equation(s):
// \memory|Mux16~0_combout  = ( \memory|mem[6][15]~q  & ( rd_addr[0] & ( (!rd_addr[1] & ((\memory|mem[5][15]~q ))) # (rd_addr[1] & (\memory|mem[7][15]~q )) ) ) ) # ( !\memory|mem[6][15]~q  & ( rd_addr[0] & ( (!rd_addr[1] & ((\memory|mem[5][15]~q ))) # 
// (rd_addr[1] & (\memory|mem[7][15]~q )) ) ) ) # ( \memory|mem[6][15]~q  & ( !rd_addr[0] & ( (rd_addr[1]) # (\memory|mem[4][15]~q ) ) ) ) # ( !\memory|mem[6][15]~q  & ( !rd_addr[0] & ( (\memory|mem[4][15]~q  & !rd_addr[1]) ) ) )

	.dataa(!\memory|mem[4][15]~q ),
	.datab(!rd_addr[1]),
	.datac(!\memory|mem[7][15]~q ),
	.datad(!\memory|mem[5][15]~q ),
	.datae(!\memory|mem[6][15]~q ),
	.dataf(!rd_addr[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux16~0 .extended_lut = "off";
defparam \memory|Mux16~0 .lut_mask = 64'h4444777703CF03CF;
defparam \memory|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y38_N19
dffeas \memory|mem[3][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[3][14]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[3][15] .is_wysiwyg = "true";
defparam \memory|mem[3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y38_N27
dffeas \memory|mem[1][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data_in[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[1][15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[1][15] .is_wysiwyg = "true";
defparam \memory|mem[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y38_N17
dffeas \memory|mem[2][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[2][27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[2][15] .is_wysiwyg = "true";
defparam \memory|mem[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y39_N9
dffeas \memory|mem[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[0][27]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[0][15] .is_wysiwyg = "true";
defparam \memory|mem[0][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N16
arriaii_lcell_comb \memory|Mux16~1 (
// Equation(s):
// \memory|Mux16~1_combout  = ( \memory|mem[2][15]~q  & ( \memory|mem[0][15]~q  & ( (!rd_addr[0]) # ((!rd_addr[1] & ((\memory|mem[1][15]~q ))) # (rd_addr[1] & (\memory|mem[3][15]~q ))) ) ) ) # ( !\memory|mem[2][15]~q  & ( \memory|mem[0][15]~q  & ( 
// (!rd_addr[1] & (((!rd_addr[0]) # (\memory|mem[1][15]~q )))) # (rd_addr[1] & (\memory|mem[3][15]~q  & ((rd_addr[0])))) ) ) ) # ( \memory|mem[2][15]~q  & ( !\memory|mem[0][15]~q  & ( (!rd_addr[1] & (((\memory|mem[1][15]~q  & rd_addr[0])))) # (rd_addr[1] & 
// (((!rd_addr[0])) # (\memory|mem[3][15]~q ))) ) ) ) # ( !\memory|mem[2][15]~q  & ( !\memory|mem[0][15]~q  & ( (rd_addr[0] & ((!rd_addr[1] & ((\memory|mem[1][15]~q ))) # (rd_addr[1] & (\memory|mem[3][15]~q )))) ) ) )

	.dataa(!\memory|mem[3][15]~q ),
	.datab(!\memory|mem[1][15]~q ),
	.datac(!rd_addr[1]),
	.datad(!rd_addr[0]),
	.datae(!\memory|mem[2][15]~q ),
	.dataf(!\memory|mem[0][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux16~1 .extended_lut = "off";
defparam \memory|Mux16~1 .lut_mask = 64'h00350F35F035FF35;
defparam \memory|Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y38_N14
arriaii_lcell_comb \memory|Mux16~2 (
// Equation(s):
// \memory|Mux16~2_combout  = ( \memory|Mux16~1_combout  & ( (!rd_addr[2]) # (\memory|Mux16~0_combout ) ) ) # ( !\memory|Mux16~1_combout  & ( (rd_addr[2] & \memory|Mux16~0_combout ) ) )

	.dataa(!rd_addr[2]),
	.datab(gnd),
	.datac(!\memory|Mux16~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|Mux16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux16~2 .extended_lut = "off";
defparam \memory|Mux16~2 .lut_mask = 64'h05050505AFAFAFAF;
defparam \memory|Mux16~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y38_N15
dffeas \memory|rd_data_buf[1][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|Mux16~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[1][15] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[1][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y38_N34
arriaii_lcell_comb \memory|rd_data_buf[2][15]~feeder (
// Equation(s):
// \memory|rd_data_buf[2][15]~feeder_combout  = ( \memory|rd_data_buf[1][15]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data_buf[1][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|rd_data_buf[2][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|rd_data_buf[2][15]~feeder .extended_lut = "off";
defparam \memory|rd_data_buf[2][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|rd_data_buf[2][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y38_N35
dffeas \memory|rd_data_buf[2][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|rd_data_buf[2][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[2][15] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y38_N33
dffeas \memory|rd_data[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|rd_data_buf[2][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data[15] .is_wysiwyg = "true";
defparam \memory|rd_data[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N30
arriaii_lcell_comb \Add1~80 (
// Equation(s):
// \Add1~80_sumout  = SUM(( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [15]))) # (\always2~1_combout  & (\Add1~78_combout )))) # (\Add1~0_combout  & (((\Add1~78_combout )))) ) + ( GND ) + ( \Add1~76  ))
// \Add1~81  = CARRY(( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [15]))) # (\always2~1_combout  & (\Add1~78_combout )))) # (\Add1~0_combout  & (((\Add1~78_combout )))) ) + ( GND ) + ( \Add1~76  ))

	.dataa(!\Add1~0_combout ),
	.datab(!\always2~1_combout ),
	.datac(!\Add1~78_combout ),
	.datad(!\memory|rd_data [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~76 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~80_sumout ),
	.cout(\Add1~81 ),
	.shareout());
// synopsys translate_off
defparam \Add1~80 .extended_lut = "off";
defparam \Add1~80 .lut_mask = 64'h0000FFFF0000078F;
defparam \Add1~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N16
arriaii_lcell_comb \cntr_val_out~15 (
// Equation(s):
// \cntr_val_out~15_combout  = ( \cntr_val_vld~0_combout  & ( \Add1~80_sumout  ) )

	.dataa(gnd),
	.datab(!\Add1~80_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cntr_val_vld~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntr_val_out~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntr_val_out~15 .extended_lut = "off";
defparam \cntr_val_out~15 .lut_mask = 64'h0000000033333333;
defparam \cntr_val_out~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y38_N33
dffeas \data_bypass[1][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\init~q ),
	.sload(gnd),
	.ena(\data_bypass[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[1][16] .is_wysiwyg = "true";
defparam \data_bypass[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y37_N9
dffeas \data_bypass[2][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[1][16]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[2][16] .is_wysiwyg = "true";
defparam \data_bypass[2][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y37_N33
dffeas \data_bypass[3][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[2][16]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[3][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[3][16] .is_wysiwyg = "true";
defparam \data_bypass[3][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N8
arriaii_lcell_comb \Add1~83 (
// Equation(s):
// \Add1~83_combout  = ( \Add1~1_combout  & ( \data_bypass[2][16]~q  ) ) # ( !\Add1~1_combout  & ( (!\Add1~2_combout  & ((\data_bypass[3][16]~q ))) # (\Add1~2_combout  & (\data_bypass[1][16]~q )) ) )

	.dataa(!\data_bypass[1][16]~q ),
	.datab(!\data_bypass[3][16]~q ),
	.datac(!\Add1~2_combout ),
	.datad(!\data_bypass[2][16]~q ),
	.datae(gnd),
	.dataf(!\Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~83 .extended_lut = "off";
defparam \Add1~83 .lut_mask = 64'h3535353500FF00FF;
defparam \Add1~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y38_N36
arriaii_lcell_comb \wr_data_in[16]~16 (
// Equation(s):
// \wr_data_in[16]~16_combout  = ( \Add1~85_sumout  & ( !\init~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\init~q ),
	.datae(gnd),
	.dataf(!\Add1~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_data_in[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_data_in[16]~16 .extended_lut = "off";
defparam \wr_data_in[16]~16 .lut_mask = 64'h00000000FF00FF00;
defparam \wr_data_in[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y38_N39
dffeas \memory|mem[4][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[4][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[4][16] .is_wysiwyg = "true";
defparam \memory|mem[4][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y38_N33
dffeas \memory|mem[5][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[5][10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[5][16] .is_wysiwyg = "true";
defparam \memory|mem[5][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y38_N3
dffeas \memory|mem[7][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[7][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[7][16] .is_wysiwyg = "true";
defparam \memory|mem[7][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y38_N1
dffeas \memory|mem[6][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[6][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[6][16] .is_wysiwyg = "true";
defparam \memory|mem[6][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y38_N0
arriaii_lcell_comb \memory|Mux15~0 (
// Equation(s):
// \memory|Mux15~0_combout  = ( \memory|mem[6][16]~q  & ( rd_addr[0] & ( (!rd_addr[1] & (\memory|mem[5][16]~q )) # (rd_addr[1] & ((\memory|mem[7][16]~q ))) ) ) ) # ( !\memory|mem[6][16]~q  & ( rd_addr[0] & ( (!rd_addr[1] & (\memory|mem[5][16]~q )) # 
// (rd_addr[1] & ((\memory|mem[7][16]~q ))) ) ) ) # ( \memory|mem[6][16]~q  & ( !rd_addr[0] & ( (rd_addr[1]) # (\memory|mem[4][16]~q ) ) ) ) # ( !\memory|mem[6][16]~q  & ( !rd_addr[0] & ( (\memory|mem[4][16]~q  & !rd_addr[1]) ) ) )

	.dataa(!\memory|mem[4][16]~q ),
	.datab(!rd_addr[1]),
	.datac(!\memory|mem[5][16]~q ),
	.datad(!\memory|mem[7][16]~q ),
	.datae(!\memory|mem[6][16]~q ),
	.dataf(!rd_addr[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux15~0 .extended_lut = "off";
defparam \memory|Mux15~0 .lut_mask = 64'h444477770C3F0C3F;
defparam \memory|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y38_N37
dffeas \memory|mem[1][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data_in[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[1][15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[1][16] .is_wysiwyg = "true";
defparam \memory|mem[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y38_N25
dffeas \memory|mem[3][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[3][14]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[3][16] .is_wysiwyg = "true";
defparam \memory|mem[3][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y39_N19
dffeas \memory|mem[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[0][27]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[0][16] .is_wysiwyg = "true";
defparam \memory|mem[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y38_N37
dffeas \memory|mem[2][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[2][27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[2][16] .is_wysiwyg = "true";
defparam \memory|mem[2][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N36
arriaii_lcell_comb \memory|Mux15~1 (
// Equation(s):
// \memory|Mux15~1_combout  = ( \memory|mem[2][16]~q  & ( rd_addr[1] & ( (!rd_addr[0]) # (\memory|mem[3][16]~q ) ) ) ) # ( !\memory|mem[2][16]~q  & ( rd_addr[1] & ( (rd_addr[0] & \memory|mem[3][16]~q ) ) ) ) # ( \memory|mem[2][16]~q  & ( !rd_addr[1] & ( 
// (!rd_addr[0] & ((\memory|mem[0][16]~q ))) # (rd_addr[0] & (\memory|mem[1][16]~q )) ) ) ) # ( !\memory|mem[2][16]~q  & ( !rd_addr[1] & ( (!rd_addr[0] & ((\memory|mem[0][16]~q ))) # (rd_addr[0] & (\memory|mem[1][16]~q )) ) ) )

	.dataa(!\memory|mem[1][16]~q ),
	.datab(!rd_addr[0]),
	.datac(!\memory|mem[3][16]~q ),
	.datad(!\memory|mem[0][16]~q ),
	.datae(!\memory|mem[2][16]~q ),
	.dataf(!rd_addr[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux15~1 .extended_lut = "off";
defparam \memory|Mux15~1 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \memory|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y38_N30
arriaii_lcell_comb \memory|Mux15~2 (
// Equation(s):
// \memory|Mux15~2_combout  = ( \memory|Mux15~0_combout  & ( \memory|Mux15~1_combout  ) ) # ( !\memory|Mux15~0_combout  & ( \memory|Mux15~1_combout  & ( !rd_addr[2] ) ) ) # ( \memory|Mux15~0_combout  & ( !\memory|Mux15~1_combout  & ( rd_addr[2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!rd_addr[2]),
	.datae(!\memory|Mux15~0_combout ),
	.dataf(!\memory|Mux15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux15~2 .extended_lut = "off";
defparam \memory|Mux15~2 .lut_mask = 64'h000000FFFF00FFFF;
defparam \memory|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y38_N31
dffeas \memory|rd_data_buf[1][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|Mux15~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[1][16] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[1][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y41_N32
arriaii_lcell_comb \memory|rd_data_buf[2][16]~feeder (
// Equation(s):
// \memory|rd_data_buf[2][16]~feeder_combout  = ( \memory|rd_data_buf[1][16]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data_buf[1][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|rd_data_buf[2][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|rd_data_buf[2][16]~feeder .extended_lut = "off";
defparam \memory|rd_data_buf[2][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|rd_data_buf[2][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y41_N33
dffeas \memory|rd_data_buf[2][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|rd_data_buf[2][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[2][16] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[2][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y41_N34
arriaii_lcell_comb \memory|rd_data[16]~feeder (
// Equation(s):
// \memory|rd_data[16]~feeder_combout  = ( \memory|rd_data_buf[2][16]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data_buf[2][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|rd_data[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|rd_data[16]~feeder .extended_lut = "off";
defparam \memory|rd_data[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|rd_data[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y41_N35
dffeas \memory|rd_data[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|rd_data[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data[16] .is_wysiwyg = "true";
defparam \memory|rd_data[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N32
arriaii_lcell_comb \Add1~85 (
// Equation(s):
// \Add1~85_sumout  = SUM(( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [16]))) # (\always2~1_combout  & (\Add1~83_combout )))) # (\Add1~0_combout  & (((\Add1~83_combout )))) ) + ( GND ) + ( \Add1~81  ))
// \Add1~86  = CARRY(( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [16]))) # (\always2~1_combout  & (\Add1~83_combout )))) # (\Add1~0_combout  & (((\Add1~83_combout )))) ) + ( GND ) + ( \Add1~81  ))

	.dataa(!\Add1~0_combout ),
	.datab(!\always2~1_combout ),
	.datac(!\Add1~83_combout ),
	.datad(!\memory|rd_data [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~81 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~85_sumout ),
	.cout(\Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \Add1~85 .extended_lut = "off";
defparam \Add1~85 .lut_mask = 64'h0000FFFF0000078F;
defparam \Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y38_N10
arriaii_lcell_comb \cntr_val_out~16 (
// Equation(s):
// \cntr_val_out~16_combout  = ( \Add1~85_sumout  & ( \cntr_val_vld~0_combout  ) )

	.dataa(!\cntr_val_vld~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntr_val_out~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntr_val_out~16 .extended_lut = "off";
defparam \cntr_val_out~16 .lut_mask = 64'h0000000055555555;
defparam \cntr_val_out~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y38_N35
dffeas \data_bypass[1][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~90_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\init~q ),
	.sload(gnd),
	.ena(\data_bypass[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[1][17] .is_wysiwyg = "true";
defparam \data_bypass[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y37_N27
dffeas \data_bypass[2][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[1][17]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[2][17] .is_wysiwyg = "true";
defparam \data_bypass[2][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y38_N5
dffeas \data_bypass[3][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[2][17]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[3][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[3][17] .is_wysiwyg = "true";
defparam \data_bypass[3][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N4
arriaii_lcell_comb \Add1~88 (
// Equation(s):
// \Add1~88_combout  = ( \data_bypass[3][17]~q  & ( \Add1~1_combout  & ( \data_bypass[2][17]~q  ) ) ) # ( !\data_bypass[3][17]~q  & ( \Add1~1_combout  & ( \data_bypass[2][17]~q  ) ) ) # ( \data_bypass[3][17]~q  & ( !\Add1~1_combout  & ( (!\Add1~2_combout ) # 
// (\data_bypass[1][17]~q ) ) ) ) # ( !\data_bypass[3][17]~q  & ( !\Add1~1_combout  & ( (\data_bypass[1][17]~q  & \Add1~2_combout ) ) ) )

	.dataa(!\data_bypass[1][17]~q ),
	.datab(gnd),
	.datac(!\Add1~2_combout ),
	.datad(!\data_bypass[2][17]~q ),
	.datae(!\data_bypass[3][17]~q ),
	.dataf(!\Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~88 .extended_lut = "off";
defparam \Add1~88 .lut_mask = 64'h0505F5F500FF00FF;
defparam \Add1~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y38_N26
arriaii_lcell_comb \wr_data_in[17]~17 (
// Equation(s):
// \wr_data_in[17]~17_combout  = ( \Add1~90_sumout  & ( !\init~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\init~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~90_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_data_in[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_data_in[17]~17 .extended_lut = "off";
defparam \wr_data_in[17]~17 .lut_mask = 64'h00000000F0F0F0F0;
defparam \wr_data_in[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y38_N39
dffeas \memory|mem[7][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[7][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[7][17] .is_wysiwyg = "true";
defparam \memory|mem[7][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y38_N21
dffeas \memory|mem[5][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[5][10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[5][17] .is_wysiwyg = "true";
defparam \memory|mem[5][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y38_N25
dffeas \memory|mem[4][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[4][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[4][17] .is_wysiwyg = "true";
defparam \memory|mem[4][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y38_N37
dffeas \memory|mem[6][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[6][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[6][17] .is_wysiwyg = "true";
defparam \memory|mem[6][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y38_N36
arriaii_lcell_comb \memory|Mux14~0 (
// Equation(s):
// \memory|Mux14~0_combout  = ( \memory|mem[6][17]~q  & ( rd_addr[0] & ( (!rd_addr[1] & ((\memory|mem[5][17]~q ))) # (rd_addr[1] & (\memory|mem[7][17]~q )) ) ) ) # ( !\memory|mem[6][17]~q  & ( rd_addr[0] & ( (!rd_addr[1] & ((\memory|mem[5][17]~q ))) # 
// (rd_addr[1] & (\memory|mem[7][17]~q )) ) ) ) # ( \memory|mem[6][17]~q  & ( !rd_addr[0] & ( (\memory|mem[4][17]~q ) # (rd_addr[1]) ) ) ) # ( !\memory|mem[6][17]~q  & ( !rd_addr[0] & ( (!rd_addr[1] & \memory|mem[4][17]~q ) ) ) )

	.dataa(!\memory|mem[7][17]~q ),
	.datab(!rd_addr[1]),
	.datac(!\memory|mem[5][17]~q ),
	.datad(!\memory|mem[4][17]~q ),
	.datae(!\memory|mem[6][17]~q ),
	.dataf(!rd_addr[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux14~0 .extended_lut = "off";
defparam \memory|Mux14~0 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \memory|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y38_N27
dffeas \memory|mem[1][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data_in[17]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[1][15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[1][17] .is_wysiwyg = "true";
defparam \memory|mem[1][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y39_N38
arriaii_lcell_comb \memory|mem[0][17]~feeder (
// Equation(s):
// \memory|mem[0][17]~feeder_combout  = ( \wr_data_in[17]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_data_in[17]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[0][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[0][17]~feeder .extended_lut = "off";
defparam \memory|mem[0][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|mem[0][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y39_N39
dffeas \memory|mem[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|mem[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[0][27]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[0][17] .is_wysiwyg = "true";
defparam \memory|mem[0][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y38_N31
dffeas \memory|mem[3][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[3][14]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[3][17] .is_wysiwyg = "true";
defparam \memory|mem[3][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y38_N29
dffeas \memory|mem[2][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[2][27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[2][17] .is_wysiwyg = "true";
defparam \memory|mem[2][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N28
arriaii_lcell_comb \memory|Mux14~1 (
// Equation(s):
// \memory|Mux14~1_combout  = ( \memory|mem[2][17]~q  & ( rd_addr[1] & ( (!rd_addr[0]) # (\memory|mem[3][17]~q ) ) ) ) # ( !\memory|mem[2][17]~q  & ( rd_addr[1] & ( (rd_addr[0] & \memory|mem[3][17]~q ) ) ) ) # ( \memory|mem[2][17]~q  & ( !rd_addr[1] & ( 
// (!rd_addr[0] & ((\memory|mem[0][17]~q ))) # (rd_addr[0] & (\memory|mem[1][17]~q )) ) ) ) # ( !\memory|mem[2][17]~q  & ( !rd_addr[1] & ( (!rd_addr[0] & ((\memory|mem[0][17]~q ))) # (rd_addr[0] & (\memory|mem[1][17]~q )) ) ) )

	.dataa(!\memory|mem[1][17]~q ),
	.datab(!rd_addr[0]),
	.datac(!\memory|mem[0][17]~q ),
	.datad(!\memory|mem[3][17]~q ),
	.datae(!\memory|mem[2][17]~q ),
	.dataf(!rd_addr[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux14~1 .extended_lut = "off";
defparam \memory|Mux14~1 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \memory|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y38_N20
arriaii_lcell_comb \memory|Mux14~2 (
// Equation(s):
// \memory|Mux14~2_combout  = ( \memory|Mux14~0_combout  & ( \memory|Mux14~1_combout  ) ) # ( !\memory|Mux14~0_combout  & ( \memory|Mux14~1_combout  & ( !rd_addr[2] ) ) ) # ( \memory|Mux14~0_combout  & ( !\memory|Mux14~1_combout  & ( rd_addr[2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!rd_addr[2]),
	.datad(gnd),
	.datae(!\memory|Mux14~0_combout ),
	.dataf(!\memory|Mux14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux14~2 .extended_lut = "off";
defparam \memory|Mux14~2 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \memory|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y38_N21
dffeas \memory|rd_data_buf[1][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|Mux14~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[1][17] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y38_N35
dffeas \memory|rd_data_buf[2][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|rd_data_buf[1][17]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[2][17] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[2][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y38_N15
dffeas \memory|rd_data[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|rd_data_buf[2][17]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data[17] .is_wysiwyg = "true";
defparam \memory|rd_data[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N34
arriaii_lcell_comb \Add1~90 (
// Equation(s):
// \Add1~90_sumout  = SUM(( GND ) + ( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [17]))) # (\always2~1_combout  & (\Add1~88_combout )))) # (\Add1~0_combout  & (((\Add1~88_combout )))) ) + ( \Add1~86  ))
// \Add1~91  = CARRY(( GND ) + ( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [17]))) # (\always2~1_combout  & (\Add1~88_combout )))) # (\Add1~0_combout  & (((\Add1~88_combout )))) ) + ( \Add1~86  ))

	.dataa(!\Add1~0_combout ),
	.datab(!\always2~1_combout ),
	.datac(!\Add1~88_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data [17]),
	.datag(gnd),
	.cin(\Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~90_sumout ),
	.cout(\Add1~91 ),
	.shareout());
// synopsys translate_off
defparam \Add1~90 .extended_lut = "off";
defparam \Add1~90 .lut_mask = 64'h0000F87000000000;
defparam \Add1~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y38_N12
arriaii_lcell_comb \cntr_val_out~17 (
// Equation(s):
// \cntr_val_out~17_combout  = ( \Add1~90_sumout  & ( \cntr_val_vld~0_combout  ) )

	.dataa(!\cntr_val_vld~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~90_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntr_val_out~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntr_val_out~17 .extended_lut = "off";
defparam \cntr_val_out~17 .lut_mask = 64'h0000000055555555;
defparam \cntr_val_out~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y38_N37
dffeas \data_bypass[1][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~95_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\init~q ),
	.sload(gnd),
	.ena(\data_bypass[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[1][18] .is_wysiwyg = "true";
defparam \data_bypass[1][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y37_N5
dffeas \data_bypass[2][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[1][18]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[2][18] .is_wysiwyg = "true";
defparam \data_bypass[2][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y38_N13
dffeas \data_bypass[3][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[2][18]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[3][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[3][18] .is_wysiwyg = "true";
defparam \data_bypass[3][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N12
arriaii_lcell_comb \Add1~93 (
// Equation(s):
// \Add1~93_combout  = ( \data_bypass[3][18]~q  & ( \Add1~1_combout  & ( \data_bypass[2][18]~q  ) ) ) # ( !\data_bypass[3][18]~q  & ( \Add1~1_combout  & ( \data_bypass[2][18]~q  ) ) ) # ( \data_bypass[3][18]~q  & ( !\Add1~1_combout  & ( (!\Add1~2_combout ) # 
// (\data_bypass[1][18]~q ) ) ) ) # ( !\data_bypass[3][18]~q  & ( !\Add1~1_combout  & ( (\data_bypass[1][18]~q  & \Add1~2_combout ) ) ) )

	.dataa(!\data_bypass[1][18]~q ),
	.datab(gnd),
	.datac(!\Add1~2_combout ),
	.datad(!\data_bypass[2][18]~q ),
	.datae(!\data_bypass[3][18]~q ),
	.dataf(!\Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~93 .extended_lut = "off";
defparam \Add1~93 .lut_mask = 64'h0505F5F500FF00FF;
defparam \Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N20
arriaii_lcell_comb \wr_data_in[18]~18 (
// Equation(s):
// \wr_data_in[18]~18_combout  = (!\init~q  & \Add1~95_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\init~q ),
	.datad(!\Add1~95_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_data_in[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_data_in[18]~18 .extended_lut = "off";
defparam \wr_data_in[18]~18 .lut_mask = 64'h00F000F000F000F0;
defparam \wr_data_in[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y38_N7
dffeas \memory|mem[5][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[5][10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[5][18] .is_wysiwyg = "true";
defparam \memory|mem[5][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y38_N17
dffeas \memory|mem[4][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[4][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[4][18] .is_wysiwyg = "true";
defparam \memory|mem[4][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y38_N11
dffeas \memory|mem[7][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[7][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[7][18] .is_wysiwyg = "true";
defparam \memory|mem[7][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y38_N9
dffeas \memory|mem[6][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[6][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[6][18] .is_wysiwyg = "true";
defparam \memory|mem[6][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y38_N8
arriaii_lcell_comb \memory|Mux13~0 (
// Equation(s):
// \memory|Mux13~0_combout  = ( \memory|mem[6][18]~q  & ( rd_addr[0] & ( (!rd_addr[1] & (\memory|mem[5][18]~q )) # (rd_addr[1] & ((\memory|mem[7][18]~q ))) ) ) ) # ( !\memory|mem[6][18]~q  & ( rd_addr[0] & ( (!rd_addr[1] & (\memory|mem[5][18]~q )) # 
// (rd_addr[1] & ((\memory|mem[7][18]~q ))) ) ) ) # ( \memory|mem[6][18]~q  & ( !rd_addr[0] & ( (\memory|mem[4][18]~q ) # (rd_addr[1]) ) ) ) # ( !\memory|mem[6][18]~q  & ( !rd_addr[0] & ( (!rd_addr[1] & \memory|mem[4][18]~q ) ) ) )

	.dataa(!rd_addr[1]),
	.datab(!\memory|mem[5][18]~q ),
	.datac(!\memory|mem[4][18]~q ),
	.datad(!\memory|mem[7][18]~q ),
	.datae(!\memory|mem[6][18]~q ),
	.dataf(!rd_addr[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux13~0 .extended_lut = "off";
defparam \memory|Mux13~0 .lut_mask = 64'h0A0A5F5F22772277;
defparam \memory|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y38_N9
dffeas \memory|mem[3][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[3][14]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[3][18] .is_wysiwyg = "true";
defparam \memory|mem[3][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y38_N19
dffeas \memory|mem[1][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[1][15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[1][18] .is_wysiwyg = "true";
defparam \memory|mem[1][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y39_N12
arriaii_lcell_comb \memory|mem[0][18]~feeder (
// Equation(s):
// \memory|mem[0][18]~feeder_combout  = ( \wr_data_in[18]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_data_in[18]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[0][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[0][18]~feeder .extended_lut = "off";
defparam \memory|mem[0][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|mem[0][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y39_N13
dffeas \memory|mem[0][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|mem[0][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[0][27]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[0][18] .is_wysiwyg = "true";
defparam \memory|mem[0][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y38_N11
dffeas \memory|mem[2][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[2][27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[2][18] .is_wysiwyg = "true";
defparam \memory|mem[2][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N10
arriaii_lcell_comb \memory|Mux13~1 (
// Equation(s):
// \memory|Mux13~1_combout  = ( \memory|mem[2][18]~q  & ( rd_addr[1] & ( (!rd_addr[0]) # (\memory|mem[3][18]~q ) ) ) ) # ( !\memory|mem[2][18]~q  & ( rd_addr[1] & ( (\memory|mem[3][18]~q  & rd_addr[0]) ) ) ) # ( \memory|mem[2][18]~q  & ( !rd_addr[1] & ( 
// (!rd_addr[0] & ((\memory|mem[0][18]~q ))) # (rd_addr[0] & (\memory|mem[1][18]~q )) ) ) ) # ( !\memory|mem[2][18]~q  & ( !rd_addr[1] & ( (!rd_addr[0] & ((\memory|mem[0][18]~q ))) # (rd_addr[0] & (\memory|mem[1][18]~q )) ) ) )

	.dataa(!\memory|mem[3][18]~q ),
	.datab(!\memory|mem[1][18]~q ),
	.datac(!rd_addr[0]),
	.datad(!\memory|mem[0][18]~q ),
	.datae(!\memory|mem[2][18]~q ),
	.dataf(!rd_addr[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux13~1 .extended_lut = "off";
defparam \memory|Mux13~1 .lut_mask = 64'h03F303F30505F5F5;
defparam \memory|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y38_N18
arriaii_lcell_comb \memory|Mux13~2 (
// Equation(s):
// \memory|Mux13~2_combout  = ( \memory|Mux13~0_combout  & ( \memory|Mux13~1_combout  ) ) # ( !\memory|Mux13~0_combout  & ( \memory|Mux13~1_combout  & ( !rd_addr[2] ) ) ) # ( \memory|Mux13~0_combout  & ( !\memory|Mux13~1_combout  & ( rd_addr[2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!rd_addr[2]),
	.datae(!\memory|Mux13~0_combout ),
	.dataf(!\memory|Mux13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux13~2 .extended_lut = "off";
defparam \memory|Mux13~2 .lut_mask = 64'h000000FFFF00FFFF;
defparam \memory|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y38_N19
dffeas \memory|rd_data_buf[1][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|Mux13~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[1][18] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[1][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y41_N30
arriaii_lcell_comb \memory|rd_data_buf[2][18]~feeder (
// Equation(s):
// \memory|rd_data_buf[2][18]~feeder_combout  = ( \memory|rd_data_buf[1][18]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data_buf[1][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|rd_data_buf[2][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|rd_data_buf[2][18]~feeder .extended_lut = "off";
defparam \memory|rd_data_buf[2][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|rd_data_buf[2][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y41_N31
dffeas \memory|rd_data_buf[2][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|rd_data_buf[2][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[2][18] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[2][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y41_N29
dffeas \memory|rd_data[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|rd_data_buf[2][18]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data[18] .is_wysiwyg = "true";
defparam \memory|rd_data[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N36
arriaii_lcell_comb \Add1~95 (
// Equation(s):
// \Add1~95_sumout  = SUM(( GND ) + ( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [18]))) # (\always2~1_combout  & (\Add1~93_combout )))) # (\Add1~0_combout  & (((\Add1~93_combout )))) ) + ( \Add1~91  ))
// \Add1~96  = CARRY(( GND ) + ( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [18]))) # (\always2~1_combout  & (\Add1~93_combout )))) # (\Add1~0_combout  & (((\Add1~93_combout )))) ) + ( \Add1~91  ))

	.dataa(!\Add1~0_combout ),
	.datab(!\always2~1_combout ),
	.datac(!\Add1~93_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data [18]),
	.datag(gnd),
	.cin(\Add1~91 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~95_sumout ),
	.cout(\Add1~96 ),
	.shareout());
// synopsys translate_off
defparam \Add1~95 .extended_lut = "off";
defparam \Add1~95 .lut_mask = 64'h0000F87000000000;
defparam \Add1~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y38_N4
arriaii_lcell_comb \cntr_val_out~18 (
// Equation(s):
// \cntr_val_out~18_combout  = ( \Add1~95_sumout  & ( \cntr_val_vld~0_combout  ) )

	.dataa(!\cntr_val_vld~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~95_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntr_val_out~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntr_val_out~18 .extended_lut = "off";
defparam \cntr_val_out~18 .lut_mask = 64'h0000000055555555;
defparam \cntr_val_out~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y38_N39
dffeas \data_bypass[1][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~100_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\init~q ),
	.sload(gnd),
	.ena(\data_bypass[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[1][19] .is_wysiwyg = "true";
defparam \data_bypass[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y38_N17
dffeas \data_bypass[2][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[1][19]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[2][19] .is_wysiwyg = "true";
defparam \data_bypass[2][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y38_N35
dffeas \data_bypass[3][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[2][19]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[3][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[3][19] .is_wysiwyg = "true";
defparam \data_bypass[3][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N34
arriaii_lcell_comb \Add1~98 (
// Equation(s):
// \Add1~98_combout  = ( \data_bypass[1][19]~q  & ( (!\Add1~1_combout  & (((\data_bypass[3][19]~q )) # (\Add1~2_combout ))) # (\Add1~1_combout  & (((\data_bypass[2][19]~q )))) ) ) # ( !\data_bypass[1][19]~q  & ( (!\Add1~1_combout  & (!\Add1~2_combout  & 
// ((\data_bypass[3][19]~q )))) # (\Add1~1_combout  & (((\data_bypass[2][19]~q )))) ) )

	.dataa(!\Add1~1_combout ),
	.datab(!\Add1~2_combout ),
	.datac(!\data_bypass[2][19]~q ),
	.datad(!\data_bypass[3][19]~q ),
	.datae(gnd),
	.dataf(!\data_bypass[1][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~98 .extended_lut = "off";
defparam \Add1~98 .lut_mask = 64'h058D058D27AF27AF;
defparam \Add1~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N28
arriaii_lcell_comb \wr_data_in[19]~19 (
// Equation(s):
// \wr_data_in[19]~19_combout  = ( !\init~q  & ( \Add1~100_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add1~100_sumout ),
	.datae(gnd),
	.dataf(!\init~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_data_in[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_data_in[19]~19 .extended_lut = "off";
defparam \wr_data_in[19]~19 .lut_mask = 64'h00FF00FF00000000;
defparam \wr_data_in[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y38_N29
dffeas \memory|mem[5][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[5][10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[5][19] .is_wysiwyg = "true";
defparam \memory|mem[5][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y38_N23
dffeas \memory|mem[7][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[7][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[7][19] .is_wysiwyg = "true";
defparam \memory|mem[7][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y38_N21
dffeas \memory|mem[6][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[6][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[6][19] .is_wysiwyg = "true";
defparam \memory|mem[6][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y38_N1
dffeas \memory|mem[4][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[4][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[4][19] .is_wysiwyg = "true";
defparam \memory|mem[4][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y38_N20
arriaii_lcell_comb \memory|Mux12~0 (
// Equation(s):
// \memory|Mux12~0_combout  = ( \memory|mem[6][19]~q  & ( \memory|mem[4][19]~q  & ( (!rd_addr[0]) # ((!rd_addr[1] & (\memory|mem[5][19]~q )) # (rd_addr[1] & ((\memory|mem[7][19]~q )))) ) ) ) # ( !\memory|mem[6][19]~q  & ( \memory|mem[4][19]~q  & ( 
// (!rd_addr[0] & (!rd_addr[1])) # (rd_addr[0] & ((!rd_addr[1] & (\memory|mem[5][19]~q )) # (rd_addr[1] & ((\memory|mem[7][19]~q ))))) ) ) ) # ( \memory|mem[6][19]~q  & ( !\memory|mem[4][19]~q  & ( (!rd_addr[0] & (rd_addr[1])) # (rd_addr[0] & ((!rd_addr[1] & 
// (\memory|mem[5][19]~q )) # (rd_addr[1] & ((\memory|mem[7][19]~q ))))) ) ) ) # ( !\memory|mem[6][19]~q  & ( !\memory|mem[4][19]~q  & ( (rd_addr[0] & ((!rd_addr[1] & (\memory|mem[5][19]~q )) # (rd_addr[1] & ((\memory|mem[7][19]~q ))))) ) ) )

	.dataa(!rd_addr[0]),
	.datab(!rd_addr[1]),
	.datac(!\memory|mem[5][19]~q ),
	.datad(!\memory|mem[7][19]~q ),
	.datae(!\memory|mem[6][19]~q ),
	.dataf(!\memory|mem[4][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux12~0 .extended_lut = "off";
defparam \memory|Mux12~0 .lut_mask = 64'h041526378C9DAEBF;
defparam \memory|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y39_N21
dffeas \memory|mem[0][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[0][27]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[0][19] .is_wysiwyg = "true";
defparam \memory|mem[0][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y38_N29
dffeas \memory|mem[1][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data_in[19]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[1][15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[1][19] .is_wysiwyg = "true";
defparam \memory|mem[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y38_N1
dffeas \memory|mem[3][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[3][14]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[3][19] .is_wysiwyg = "true";
defparam \memory|mem[3][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y38_N13
dffeas \memory|mem[2][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[2][27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[2][19] .is_wysiwyg = "true";
defparam \memory|mem[2][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N12
arriaii_lcell_comb \memory|Mux12~1 (
// Equation(s):
// \memory|Mux12~1_combout  = ( \memory|mem[2][19]~q  & ( rd_addr[1] & ( (!rd_addr[0]) # (\memory|mem[3][19]~q ) ) ) ) # ( !\memory|mem[2][19]~q  & ( rd_addr[1] & ( (\memory|mem[3][19]~q  & rd_addr[0]) ) ) ) # ( \memory|mem[2][19]~q  & ( !rd_addr[1] & ( 
// (!rd_addr[0] & (\memory|mem[0][19]~q )) # (rd_addr[0] & ((\memory|mem[1][19]~q ))) ) ) ) # ( !\memory|mem[2][19]~q  & ( !rd_addr[1] & ( (!rd_addr[0] & (\memory|mem[0][19]~q )) # (rd_addr[0] & ((\memory|mem[1][19]~q ))) ) ) )

	.dataa(!\memory|mem[0][19]~q ),
	.datab(!\memory|mem[1][19]~q ),
	.datac(!\memory|mem[3][19]~q ),
	.datad(!rd_addr[0]),
	.datae(!\memory|mem[2][19]~q ),
	.dataf(!rd_addr[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux12~1 .extended_lut = "off";
defparam \memory|Mux12~1 .lut_mask = 64'h55335533000FFF0F;
defparam \memory|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y38_N12
arriaii_lcell_comb \memory|Mux12~2 (
// Equation(s):
// \memory|Mux12~2_combout  = ( \memory|Mux12~1_combout  & ( (!rd_addr[2]) # (\memory|Mux12~0_combout ) ) ) # ( !\memory|Mux12~1_combout  & ( (rd_addr[2] & \memory|Mux12~0_combout ) ) )

	.dataa(!rd_addr[2]),
	.datab(gnd),
	.datac(!\memory|Mux12~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|Mux12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux12~2 .extended_lut = "off";
defparam \memory|Mux12~2 .lut_mask = 64'h05050505AFAFAFAF;
defparam \memory|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y38_N13
dffeas \memory|rd_data_buf[1][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|Mux12~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[1][19] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y41_N25
dffeas \memory|rd_data_buf[2][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|rd_data_buf[1][19]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[2][19] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[2][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y41_N10
arriaii_lcell_comb \memory|rd_data[19]~feeder (
// Equation(s):
// \memory|rd_data[19]~feeder_combout  = ( \memory|rd_data_buf[2][19]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data_buf[2][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|rd_data[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|rd_data[19]~feeder .extended_lut = "off";
defparam \memory|rd_data[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|rd_data[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y41_N11
dffeas \memory|rd_data[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|rd_data[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data[19] .is_wysiwyg = "true";
defparam \memory|rd_data[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N38
arriaii_lcell_comb \Add1~100 (
// Equation(s):
// \Add1~100_sumout  = SUM(( GND ) + ( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [19]))) # (\always2~1_combout  & (\Add1~98_combout )))) # (\Add1~0_combout  & (((\Add1~98_combout )))) ) + ( \Add1~96  ))
// \Add1~101  = CARRY(( GND ) + ( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [19]))) # (\always2~1_combout  & (\Add1~98_combout )))) # (\Add1~0_combout  & (((\Add1~98_combout )))) ) + ( \Add1~96  ))

	.dataa(!\Add1~0_combout ),
	.datab(!\always2~1_combout ),
	.datac(!\Add1~98_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data [19]),
	.datag(gnd),
	.cin(\Add1~96 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~100_sumout ),
	.cout(\Add1~101 ),
	.shareout());
// synopsys translate_off
defparam \Add1~100 .extended_lut = "off";
defparam \Add1~100 .lut_mask = 64'h0000F87000000000;
defparam \Add1~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y38_N30
arriaii_lcell_comb \cntr_val_out~19 (
// Equation(s):
// \cntr_val_out~19_combout  = (\cntr_val_vld~0_combout  & \Add1~100_sumout )

	.dataa(!\cntr_val_vld~0_combout ),
	.datab(gnd),
	.datac(!\Add1~100_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntr_val_out~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntr_val_out~19 .extended_lut = "off";
defparam \cntr_val_out~19 .lut_mask = 64'h0505050505050505;
defparam \cntr_val_out~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y37_N1
dffeas \data_bypass[1][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\init~q ),
	.sload(gnd),
	.ena(\data_bypass[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[1][20] .is_wysiwyg = "true";
defparam \data_bypass[1][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y37_N37
dffeas \data_bypass[2][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[1][20]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[2][20] .is_wysiwyg = "true";
defparam \data_bypass[2][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y37_N3
dffeas \data_bypass[3][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[2][20]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[3][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[3][20] .is_wysiwyg = "true";
defparam \data_bypass[3][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N38
arriaii_lcell_comb \Add1~103 (
// Equation(s):
// \Add1~103_combout  = ( \data_bypass[1][20]~q  & ( (!\Add1~1_combout  & (((\data_bypass[3][20]~q )) # (\Add1~2_combout ))) # (\Add1~1_combout  & (((\data_bypass[2][20]~q )))) ) ) # ( !\data_bypass[1][20]~q  & ( (!\Add1~1_combout  & (!\Add1~2_combout  & 
// ((\data_bypass[3][20]~q )))) # (\Add1~1_combout  & (((\data_bypass[2][20]~q )))) ) )

	.dataa(!\Add1~2_combout ),
	.datab(!\Add1~1_combout ),
	.datac(!\data_bypass[2][20]~q ),
	.datad(!\data_bypass[3][20]~q ),
	.datae(gnd),
	.dataf(!\data_bypass[1][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~103 .extended_lut = "off";
defparam \Add1~103 .lut_mask = 64'h038B038B47CF47CF;
defparam \Add1~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N20
arriaii_lcell_comb \wr_data_in[20]~20 (
// Equation(s):
// \wr_data_in[20]~20_combout  = ( \Add1~105_sumout  & ( !\init~q  ) )

	.dataa(!\init~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_data_in[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_data_in[20]~20 .extended_lut = "off";
defparam \wr_data_in[20]~20 .lut_mask = 64'h00000000AAAAAAAA;
defparam \wr_data_in[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N32
arriaii_lcell_comb \memory|mem[5][20]~feeder (
// Equation(s):
// \memory|mem[5][20]~feeder_combout  = ( \wr_data_in[20]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_data_in[20]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[5][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[5][20]~feeder .extended_lut = "off";
defparam \memory|mem[5][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|mem[5][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y40_N33
dffeas \memory|mem[5][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|mem[5][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[5][10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[5][20] .is_wysiwyg = "true";
defparam \memory|mem[5][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y40_N25
dffeas \memory|mem[7][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[7][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[7][20] .is_wysiwyg = "true";
defparam \memory|mem[7][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y40_N27
dffeas \memory|mem[6][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[6][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[6][20] .is_wysiwyg = "true";
defparam \memory|mem[6][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y40_N23
dffeas \memory|mem[4][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[4][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[4][20] .is_wysiwyg = "true";
defparam \memory|mem[4][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y40_N26
arriaii_lcell_comb \memory|Mux11~0 (
// Equation(s):
// \memory|Mux11~0_combout  = ( \memory|mem[6][20]~q  & ( \memory|mem[4][20]~q  & ( (!rd_addr[0]) # ((!rd_addr[1] & (\memory|mem[5][20]~q )) # (rd_addr[1] & ((\memory|mem[7][20]~q )))) ) ) ) # ( !\memory|mem[6][20]~q  & ( \memory|mem[4][20]~q  & ( 
// (!rd_addr[1] & (((!rd_addr[0])) # (\memory|mem[5][20]~q ))) # (rd_addr[1] & (((rd_addr[0] & \memory|mem[7][20]~q )))) ) ) ) # ( \memory|mem[6][20]~q  & ( !\memory|mem[4][20]~q  & ( (!rd_addr[1] & (\memory|mem[5][20]~q  & (rd_addr[0]))) # (rd_addr[1] & 
// (((!rd_addr[0]) # (\memory|mem[7][20]~q )))) ) ) ) # ( !\memory|mem[6][20]~q  & ( !\memory|mem[4][20]~q  & ( (rd_addr[0] & ((!rd_addr[1] & (\memory|mem[5][20]~q )) # (rd_addr[1] & ((\memory|mem[7][20]~q ))))) ) ) )

	.dataa(!rd_addr[1]),
	.datab(!\memory|mem[5][20]~q ),
	.datac(!rd_addr[0]),
	.datad(!\memory|mem[7][20]~q ),
	.datae(!\memory|mem[6][20]~q ),
	.dataf(!\memory|mem[4][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux11~0 .extended_lut = "off";
defparam \memory|Mux11~0 .lut_mask = 64'h02075257A2A7F2F7;
defparam \memory|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y40_N21
dffeas \memory|mem[1][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data_in[20]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[1][15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[1][20] .is_wysiwyg = "true";
defparam \memory|mem[1][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y40_N0
arriaii_lcell_comb \memory|mem[0][20]~feeder (
// Equation(s):
// \memory|mem[0][20]~feeder_combout  = ( \wr_data_in[20]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_data_in[20]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[0][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[0][20]~feeder .extended_lut = "off";
defparam \memory|mem[0][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|mem[0][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y40_N1
dffeas \memory|mem[0][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|mem[0][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[0][27]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[0][20] .is_wysiwyg = "true";
defparam \memory|mem[0][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y40_N29
dffeas \memory|mem[2][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[2][27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[2][20] .is_wysiwyg = "true";
defparam \memory|mem[2][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y40_N2
arriaii_lcell_comb \memory|mem[3][20]~feeder (
// Equation(s):
// \memory|mem[3][20]~feeder_combout  = ( \wr_data_in[20]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_data_in[20]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[3][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[3][20]~feeder .extended_lut = "off";
defparam \memory|mem[3][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|mem[3][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y40_N3
dffeas \memory|mem[3][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|mem[3][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[3][14]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[3][20] .is_wysiwyg = "true";
defparam \memory|mem[3][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y40_N28
arriaii_lcell_comb \memory|Mux11~1 (
// Equation(s):
// \memory|Mux11~1_combout  = ( \memory|mem[2][20]~q  & ( \memory|mem[3][20]~q  & ( ((!rd_addr[0] & ((\memory|mem[0][20]~q ))) # (rd_addr[0] & (\memory|mem[1][20]~q ))) # (rd_addr[1]) ) ) ) # ( !\memory|mem[2][20]~q  & ( \memory|mem[3][20]~q  & ( 
// (!rd_addr[1] & ((!rd_addr[0] & ((\memory|mem[0][20]~q ))) # (rd_addr[0] & (\memory|mem[1][20]~q )))) # (rd_addr[1] & (((rd_addr[0])))) ) ) ) # ( \memory|mem[2][20]~q  & ( !\memory|mem[3][20]~q  & ( (!rd_addr[1] & ((!rd_addr[0] & ((\memory|mem[0][20]~q ))) 
// # (rd_addr[0] & (\memory|mem[1][20]~q )))) # (rd_addr[1] & (((!rd_addr[0])))) ) ) ) # ( !\memory|mem[2][20]~q  & ( !\memory|mem[3][20]~q  & ( (!rd_addr[1] & ((!rd_addr[0] & ((\memory|mem[0][20]~q ))) # (rd_addr[0] & (\memory|mem[1][20]~q )))) ) ) )

	.dataa(!rd_addr[1]),
	.datab(!\memory|mem[1][20]~q ),
	.datac(!\memory|mem[0][20]~q ),
	.datad(!rd_addr[0]),
	.datae(!\memory|mem[2][20]~q ),
	.dataf(!\memory|mem[3][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux11~1 .extended_lut = "off";
defparam \memory|Mux11~1 .lut_mask = 64'h0A225F220A775F77;
defparam \memory|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y40_N8
arriaii_lcell_comb \memory|Mux11~2 (
// Equation(s):
// \memory|Mux11~2_combout  = ( \memory|Mux11~0_combout  & ( \memory|Mux11~1_combout  ) ) # ( !\memory|Mux11~0_combout  & ( \memory|Mux11~1_combout  & ( !rd_addr[2] ) ) ) # ( \memory|Mux11~0_combout  & ( !\memory|Mux11~1_combout  & ( rd_addr[2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!rd_addr[2]),
	.datad(gnd),
	.datae(!\memory|Mux11~0_combout ),
	.dataf(!\memory|Mux11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux11~2 .extended_lut = "off";
defparam \memory|Mux11~2 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \memory|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y40_N9
dffeas \memory|rd_data_buf[1][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|Mux11~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[1][20] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[1][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y40_N20
arriaii_lcell_comb \memory|rd_data_buf[2][20]~feeder (
// Equation(s):
// \memory|rd_data_buf[2][20]~feeder_combout  = ( \memory|rd_data_buf[1][20]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data_buf[1][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|rd_data_buf[2][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|rd_data_buf[2][20]~feeder .extended_lut = "off";
defparam \memory|rd_data_buf[2][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|rd_data_buf[2][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y40_N21
dffeas \memory|rd_data_buf[2][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|rd_data_buf[2][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[2][20] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[2][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y37_N23
dffeas \memory|rd_data[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|rd_data_buf[2][20]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data[20] .is_wysiwyg = "true";
defparam \memory|rd_data[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N0
arriaii_lcell_comb \Add1~105 (
// Equation(s):
// \Add1~105_sumout  = SUM(( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [20]))) # (\always2~1_combout  & (\Add1~103_combout )))) # (\Add1~0_combout  & (((\Add1~103_combout )))) ) + ( GND ) + ( \Add1~101  ))
// \Add1~106  = CARRY(( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [20]))) # (\always2~1_combout  & (\Add1~103_combout )))) # (\Add1~0_combout  & (((\Add1~103_combout )))) ) + ( GND ) + ( \Add1~101  ))

	.dataa(!\Add1~0_combout ),
	.datab(!\always2~1_combout ),
	.datac(!\Add1~103_combout ),
	.datad(!\memory|rd_data [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~101 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~105_sumout ),
	.cout(\Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \Add1~105 .extended_lut = "off";
defparam \Add1~105 .lut_mask = 64'h0000FFFF0000078F;
defparam \Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N12
arriaii_lcell_comb \cntr_val_out~20 (
// Equation(s):
// \cntr_val_out~20_combout  = ( \Add1~105_sumout  & ( \cntr_val_vld~0_combout  ) )

	.dataa(gnd),
	.datab(!\cntr_val_vld~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntr_val_out~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntr_val_out~20 .extended_lut = "off";
defparam \cntr_val_out~20 .lut_mask = 64'h0000000033333333;
defparam \cntr_val_out~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y37_N3
dffeas \data_bypass[1][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~110_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\init~q ),
	.sload(gnd),
	.ena(\data_bypass[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[1][21] .is_wysiwyg = "true";
defparam \data_bypass[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y37_N7
dffeas \data_bypass[2][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[1][21]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[2][21] .is_wysiwyg = "true";
defparam \data_bypass[2][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y37_N5
dffeas \data_bypass[3][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[2][21]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[3][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[3][21] .is_wysiwyg = "true";
defparam \data_bypass[3][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N6
arriaii_lcell_comb \Add1~108 (
// Equation(s):
// \Add1~108_combout  = ( \data_bypass[2][21]~q  & ( \Add1~2_combout  & ( (\data_bypass[1][21]~q ) # (\Add1~1_combout ) ) ) ) # ( !\data_bypass[2][21]~q  & ( \Add1~2_combout  & ( (!\Add1~1_combout  & \data_bypass[1][21]~q ) ) ) ) # ( \data_bypass[2][21]~q  & 
// ( !\Add1~2_combout  & ( (\data_bypass[3][21]~q ) # (\Add1~1_combout ) ) ) ) # ( !\data_bypass[2][21]~q  & ( !\Add1~2_combout  & ( (!\Add1~1_combout  & \data_bypass[3][21]~q ) ) ) )

	.dataa(!\Add1~1_combout ),
	.datab(gnd),
	.datac(!\data_bypass[1][21]~q ),
	.datad(!\data_bypass[3][21]~q ),
	.datae(!\data_bypass[2][21]~q ),
	.dataf(!\Add1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~108 .extended_lut = "off";
defparam \Add1~108 .lut_mask = 64'h00AA55FF0A0A5F5F;
defparam \Add1~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N30
arriaii_lcell_comb \wr_data_in[21]~21 (
// Equation(s):
// \wr_data_in[21]~21_combout  = ( \Add1~110_sumout  & ( !\init~q  ) )

	.dataa(!\init~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add1~110_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_data_in[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_data_in[21]~21 .extended_lut = "off";
defparam \wr_data_in[21]~21 .lut_mask = 64'h0000AAAA0000AAAA;
defparam \wr_data_in[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y40_N31
dffeas \memory|mem[1][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data_in[21]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[1][15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[1][21] .is_wysiwyg = "true";
defparam \memory|mem[1][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y40_N26
arriaii_lcell_comb \memory|mem[0][21]~feeder (
// Equation(s):
// \memory|mem[0][21]~feeder_combout  = ( \wr_data_in[21]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_data_in[21]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[0][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[0][21]~feeder .extended_lut = "off";
defparam \memory|mem[0][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|mem[0][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y40_N27
dffeas \memory|mem[0][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|mem[0][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[0][27]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[0][21] .is_wysiwyg = "true";
defparam \memory|mem[0][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y40_N39
dffeas \memory|mem[3][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[3][14]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[3][21] .is_wysiwyg = "true";
defparam \memory|mem[3][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y40_N37
dffeas \memory|mem[2][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[2][27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[2][21] .is_wysiwyg = "true";
defparam \memory|mem[2][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y40_N36
arriaii_lcell_comb \memory|Mux10~1 (
// Equation(s):
// \memory|Mux10~1_combout  = ( \memory|mem[2][21]~q  & ( rd_addr[1] & ( (!rd_addr[0]) # (\memory|mem[3][21]~q ) ) ) ) # ( !\memory|mem[2][21]~q  & ( rd_addr[1] & ( (\memory|mem[3][21]~q  & rd_addr[0]) ) ) ) # ( \memory|mem[2][21]~q  & ( !rd_addr[1] & ( 
// (!rd_addr[0] & ((\memory|mem[0][21]~q ))) # (rd_addr[0] & (\memory|mem[1][21]~q )) ) ) ) # ( !\memory|mem[2][21]~q  & ( !rd_addr[1] & ( (!rd_addr[0] & ((\memory|mem[0][21]~q ))) # (rd_addr[0] & (\memory|mem[1][21]~q )) ) ) )

	.dataa(!\memory|mem[1][21]~q ),
	.datab(!\memory|mem[0][21]~q ),
	.datac(!\memory|mem[3][21]~q ),
	.datad(!rd_addr[0]),
	.datae(!\memory|mem[2][21]~q ),
	.dataf(!rd_addr[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux10~1 .extended_lut = "off";
defparam \memory|Mux10~1 .lut_mask = 64'h33553355000FFF0F;
defparam \memory|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y40_N9
dffeas \memory|mem[5][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[5][10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[5][21] .is_wysiwyg = "true";
defparam \memory|mem[5][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y40_N29
dffeas \memory|mem[4][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[4][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[4][21] .is_wysiwyg = "true";
defparam \memory|mem[4][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y40_N1
dffeas \memory|mem[7][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[7][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[7][21] .is_wysiwyg = "true";
defparam \memory|mem[7][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y40_N39
dffeas \memory|mem[6][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[6][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[6][21] .is_wysiwyg = "true";
defparam \memory|mem[6][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y40_N38
arriaii_lcell_comb \memory|Mux10~0 (
// Equation(s):
// \memory|Mux10~0_combout  = ( \memory|mem[6][21]~q  & ( rd_addr[1] & ( (!rd_addr[0]) # (\memory|mem[7][21]~q ) ) ) ) # ( !\memory|mem[6][21]~q  & ( rd_addr[1] & ( (rd_addr[0] & \memory|mem[7][21]~q ) ) ) ) # ( \memory|mem[6][21]~q  & ( !rd_addr[1] & ( 
// (!rd_addr[0] & ((\memory|mem[4][21]~q ))) # (rd_addr[0] & (\memory|mem[5][21]~q )) ) ) ) # ( !\memory|mem[6][21]~q  & ( !rd_addr[1] & ( (!rd_addr[0] & ((\memory|mem[4][21]~q ))) # (rd_addr[0] & (\memory|mem[5][21]~q )) ) ) )

	.dataa(!\memory|mem[5][21]~q ),
	.datab(!\memory|mem[4][21]~q ),
	.datac(!rd_addr[0]),
	.datad(!\memory|mem[7][21]~q ),
	.datae(!\memory|mem[6][21]~q ),
	.dataf(!rd_addr[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux10~0 .extended_lut = "off";
defparam \memory|Mux10~0 .lut_mask = 64'h35353535000FF0FF;
defparam \memory|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y40_N34
arriaii_lcell_comb \memory|Mux10~2 (
// Equation(s):
// \memory|Mux10~2_combout  = ( \memory|Mux10~0_combout  & ( (\memory|Mux10~1_combout ) # (rd_addr[2]) ) ) # ( !\memory|Mux10~0_combout  & ( (!rd_addr[2] & \memory|Mux10~1_combout ) ) )

	.dataa(!rd_addr[2]),
	.datab(gnd),
	.datac(!\memory|Mux10~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux10~2 .extended_lut = "off";
defparam \memory|Mux10~2 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \memory|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y40_N30
arriaii_lcell_comb \memory|rd_data_buf[1][21]~feeder (
// Equation(s):
// \memory|rd_data_buf[1][21]~feeder_combout  = ( \memory|Mux10~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|Mux10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|rd_data_buf[1][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|rd_data_buf[1][21]~feeder .extended_lut = "off";
defparam \memory|rd_data_buf[1][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|rd_data_buf[1][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y40_N31
dffeas \memory|rd_data_buf[1][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|rd_data_buf[1][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[1][21] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y40_N17
dffeas \memory|rd_data_buf[2][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|rd_data_buf[1][21]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[2][21] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[2][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y40_N18
arriaii_lcell_comb \memory|rd_data[21]~feeder (
// Equation(s):
// \memory|rd_data[21]~feeder_combout  = ( \memory|rd_data_buf[2][21]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data_buf[2][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|rd_data[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|rd_data[21]~feeder .extended_lut = "off";
defparam \memory|rd_data[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|rd_data[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y40_N19
dffeas \memory|rd_data[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|rd_data[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data[21] .is_wysiwyg = "true";
defparam \memory|rd_data[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N2
arriaii_lcell_comb \Add1~110 (
// Equation(s):
// \Add1~110_sumout  = SUM(( GND ) + ( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [21]))) # (\always2~1_combout  & (\Add1~108_combout )))) # (\Add1~0_combout  & (((\Add1~108_combout )))) ) + ( \Add1~106  ))
// \Add1~111  = CARRY(( GND ) + ( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [21]))) # (\always2~1_combout  & (\Add1~108_combout )))) # (\Add1~0_combout  & (((\Add1~108_combout )))) ) + ( \Add1~106  ))

	.dataa(!\Add1~0_combout ),
	.datab(!\always2~1_combout ),
	.datac(!\Add1~108_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data [21]),
	.datag(gnd),
	.cin(\Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~110_sumout ),
	.cout(\Add1~111 ),
	.shareout());
// synopsys translate_off
defparam \Add1~110 .extended_lut = "off";
defparam \Add1~110 .lut_mask = 64'h0000F87000000000;
defparam \Add1~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N20
arriaii_lcell_comb \cntr_val_out~21 (
// Equation(s):
// \cntr_val_out~21_combout  = (\cntr_val_vld~0_combout  & \Add1~110_sumout )

	.dataa(!\cntr_val_vld~0_combout ),
	.datab(gnd),
	.datac(!\Add1~110_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntr_val_out~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntr_val_out~21 .extended_lut = "off";
defparam \cntr_val_out~21 .lut_mask = 64'h0505050505050505;
defparam \cntr_val_out~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y37_N5
dffeas \data_bypass[1][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~115_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\init~q ),
	.sload(gnd),
	.ena(\data_bypass[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[1][22] .is_wysiwyg = "true";
defparam \data_bypass[1][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y37_N9
dffeas \data_bypass[2][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[1][22]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[2][22] .is_wysiwyg = "true";
defparam \data_bypass[2][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y37_N33
dffeas \data_bypass[3][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[2][22]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[3][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[3][22] .is_wysiwyg = "true";
defparam \data_bypass[3][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N24
arriaii_lcell_comb \Add1~113 (
// Equation(s):
// \Add1~113_combout  = ( \data_bypass[3][22]~q  & ( (!\Add1~1_combout  & ((!\Add1~2_combout ) # ((\data_bypass[1][22]~q )))) # (\Add1~1_combout  & (((\data_bypass[2][22]~q )))) ) ) # ( !\data_bypass[3][22]~q  & ( (!\Add1~1_combout  & (\Add1~2_combout  & 
// ((\data_bypass[1][22]~q )))) # (\Add1~1_combout  & (((\data_bypass[2][22]~q )))) ) )

	.dataa(!\Add1~2_combout ),
	.datab(!\Add1~1_combout ),
	.datac(!\data_bypass[2][22]~q ),
	.datad(!\data_bypass[1][22]~q ),
	.datae(gnd),
	.dataf(!\data_bypass[3][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~113 .extended_lut = "off";
defparam \Add1~113 .lut_mask = 64'h034703478BCF8BCF;
defparam \Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y40_N0
arriaii_lcell_comb \wr_data_in[22]~22 (
// Equation(s):
// \wr_data_in[22]~22_combout  = ( !\init~q  & ( \Add1~115_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\init~q ),
	.dataf(!\Add1~115_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_data_in[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_data_in[22]~22 .extended_lut = "off";
defparam \wr_data_in[22]~22 .lut_mask = 64'h00000000FFFF0000;
defparam \wr_data_in[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y40_N1
dffeas \memory|mem[1][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data_in[22]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[1][15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[1][22] .is_wysiwyg = "true";
defparam \memory|mem[1][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y40_N31
dffeas \memory|mem[3][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[3][14]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[3][22] .is_wysiwyg = "true";
defparam \memory|mem[3][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y40_N27
dffeas \memory|mem[2][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[2][27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[2][22] .is_wysiwyg = "true";
defparam \memory|mem[2][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y40_N15
dffeas \memory|mem[0][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[0][27]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[0][22] .is_wysiwyg = "true";
defparam \memory|mem[0][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y40_N26
arriaii_lcell_comb \memory|Mux9~1 (
// Equation(s):
// \memory|Mux9~1_combout  = ( \memory|mem[2][22]~q  & ( \memory|mem[0][22]~q  & ( (!rd_addr[0]) # ((!rd_addr[1] & (\memory|mem[1][22]~q )) # (rd_addr[1] & ((\memory|mem[3][22]~q )))) ) ) ) # ( !\memory|mem[2][22]~q  & ( \memory|mem[0][22]~q  & ( 
// (!rd_addr[0] & (((!rd_addr[1])))) # (rd_addr[0] & ((!rd_addr[1] & (\memory|mem[1][22]~q )) # (rd_addr[1] & ((\memory|mem[3][22]~q ))))) ) ) ) # ( \memory|mem[2][22]~q  & ( !\memory|mem[0][22]~q  & ( (!rd_addr[0] & (((rd_addr[1])))) # (rd_addr[0] & 
// ((!rd_addr[1] & (\memory|mem[1][22]~q )) # (rd_addr[1] & ((\memory|mem[3][22]~q ))))) ) ) ) # ( !\memory|mem[2][22]~q  & ( !\memory|mem[0][22]~q  & ( (rd_addr[0] & ((!rd_addr[1] & (\memory|mem[1][22]~q )) # (rd_addr[1] & ((\memory|mem[3][22]~q ))))) ) ) )

	.dataa(!\memory|mem[1][22]~q ),
	.datab(!rd_addr[0]),
	.datac(!rd_addr[1]),
	.datad(!\memory|mem[3][22]~q ),
	.datae(!\memory|mem[2][22]~q ),
	.dataf(!\memory|mem[0][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux9~1 .extended_lut = "off";
defparam \memory|Mux9~1 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \memory|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y40_N13
dffeas \memory|mem[4][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[4][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[4][22] .is_wysiwyg = "true";
defparam \memory|mem[4][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y40_N3
dffeas \memory|mem[5][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[5][10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[5][22] .is_wysiwyg = "true";
defparam \memory|mem[5][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y40_N13
dffeas \memory|mem[6][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[6][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[6][22] .is_wysiwyg = "true";
defparam \memory|mem[6][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y40_N15
dffeas \memory|mem[7][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[7][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[7][22] .is_wysiwyg = "true";
defparam \memory|mem[7][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y40_N12
arriaii_lcell_comb \memory|Mux9~0 (
// Equation(s):
// \memory|Mux9~0_combout  = ( \memory|mem[6][22]~q  & ( \memory|mem[7][22]~q  & ( ((!rd_addr[0] & (\memory|mem[4][22]~q )) # (rd_addr[0] & ((\memory|mem[5][22]~q )))) # (rd_addr[1]) ) ) ) # ( !\memory|mem[6][22]~q  & ( \memory|mem[7][22]~q  & ( (!rd_addr[1] 
// & ((!rd_addr[0] & (\memory|mem[4][22]~q )) # (rd_addr[0] & ((\memory|mem[5][22]~q ))))) # (rd_addr[1] & (((rd_addr[0])))) ) ) ) # ( \memory|mem[6][22]~q  & ( !\memory|mem[7][22]~q  & ( (!rd_addr[1] & ((!rd_addr[0] & (\memory|mem[4][22]~q )) # (rd_addr[0] 
// & ((\memory|mem[5][22]~q ))))) # (rd_addr[1] & (((!rd_addr[0])))) ) ) ) # ( !\memory|mem[6][22]~q  & ( !\memory|mem[7][22]~q  & ( (!rd_addr[1] & ((!rd_addr[0] & (\memory|mem[4][22]~q )) # (rd_addr[0] & ((\memory|mem[5][22]~q ))))) ) ) )

	.dataa(!rd_addr[1]),
	.datab(!\memory|mem[4][22]~q ),
	.datac(!\memory|mem[5][22]~q ),
	.datad(!rd_addr[0]),
	.datae(!\memory|mem[6][22]~q ),
	.dataf(!\memory|mem[7][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux9~0 .extended_lut = "off";
defparam \memory|Mux9~0 .lut_mask = 64'h220A770A225F775F;
defparam \memory|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y40_N14
arriaii_lcell_comb \memory|Mux9~2 (
// Equation(s):
// \memory|Mux9~2_combout  = ( \memory|Mux9~0_combout  & ( (\memory|Mux9~1_combout ) # (rd_addr[2]) ) ) # ( !\memory|Mux9~0_combout  & ( (!rd_addr[2] & \memory|Mux9~1_combout ) ) )

	.dataa(!rd_addr[2]),
	.datab(gnd),
	.datac(!\memory|Mux9~1_combout ),
	.datad(gnd),
	.datae(!\memory|Mux9~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux9~2 .extended_lut = "off";
defparam \memory|Mux9~2 .lut_mask = 64'h0A0A5F5F0A0A5F5F;
defparam \memory|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y40_N15
dffeas \memory|rd_data_buf[1][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|Mux9~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[1][22] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[1][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y40_N13
dffeas \memory|rd_data_buf[2][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|rd_data_buf[1][22]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[2][22] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[2][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y41_N5
dffeas \memory|rd_data[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|rd_data_buf[2][22]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data[22] .is_wysiwyg = "true";
defparam \memory|rd_data[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N4
arriaii_lcell_comb \Add1~115 (
// Equation(s):
// \Add1~115_sumout  = SUM(( GND ) + ( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [22]))) # (\always2~1_combout  & (\Add1~113_combout )))) # (\Add1~0_combout  & (((\Add1~113_combout )))) ) + ( \Add1~111  ))
// \Add1~116  = CARRY(( GND ) + ( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [22]))) # (\always2~1_combout  & (\Add1~113_combout )))) # (\Add1~0_combout  & (((\Add1~113_combout )))) ) + ( \Add1~111  ))

	.dataa(!\Add1~0_combout ),
	.datab(!\always2~1_combout ),
	.datac(!\Add1~113_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data [22]),
	.datag(gnd),
	.cin(\Add1~111 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~115_sumout ),
	.cout(\Add1~116 ),
	.shareout());
// synopsys translate_off
defparam \Add1~115 .extended_lut = "off";
defparam \Add1~115 .lut_mask = 64'h0000F87000000000;
defparam \Add1~115 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y40_N6
arriaii_lcell_comb \cntr_val_out~22 (
// Equation(s):
// \cntr_val_out~22_combout  = ( \cntr_val_vld~0_combout  & ( \Add1~115_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cntr_val_vld~0_combout ),
	.dataf(!\Add1~115_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntr_val_out~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntr_val_out~22 .extended_lut = "off";
defparam \cntr_val_out~22 .lut_mask = 64'h000000000000FFFF;
defparam \cntr_val_out~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y37_N7
dffeas \data_bypass[1][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~120_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\init~q ),
	.sload(gnd),
	.ena(\data_bypass[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[1][23] .is_wysiwyg = "true";
defparam \data_bypass[1][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y37_N18
arriaii_lcell_comb \data_bypass[2][23]~feeder (
// Equation(s):
// \data_bypass[2][23]~feeder_combout  = ( \data_bypass[1][23]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_bypass[1][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_bypass[2][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_bypass[2][23]~feeder .extended_lut = "off";
defparam \data_bypass[2][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_bypass[2][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y37_N19
dffeas \data_bypass[2][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_bypass[2][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_bypass[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[2][23] .is_wysiwyg = "true";
defparam \data_bypass[2][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y37_N35
dffeas \data_bypass[3][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[2][23]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[3][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[3][23] .is_wysiwyg = "true";
defparam \data_bypass[3][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N32
arriaii_lcell_comb \Add1~118 (
// Equation(s):
// \Add1~118_combout  = ( \data_bypass[2][23]~q  & ( ((!\Add1~2_combout  & ((\data_bypass[3][23]~q ))) # (\Add1~2_combout  & (\data_bypass[1][23]~q ))) # (\Add1~1_combout ) ) ) # ( !\data_bypass[2][23]~q  & ( (!\Add1~1_combout  & ((!\Add1~2_combout  & 
// ((\data_bypass[3][23]~q ))) # (\Add1~2_combout  & (\data_bypass[1][23]~q )))) ) )

	.dataa(!\Add1~2_combout ),
	.datab(!\Add1~1_combout ),
	.datac(!\data_bypass[1][23]~q ),
	.datad(!\data_bypass[3][23]~q ),
	.datae(gnd),
	.dataf(!\data_bypass[2][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~118 .extended_lut = "off";
defparam \Add1~118 .lut_mask = 64'h048C048C37BF37BF;
defparam \Add1~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N36
arriaii_lcell_comb \wr_data_in[23]~23 (
// Equation(s):
// \wr_data_in[23]~23_combout  = ( \Add1~120_sumout  & ( !\init~q  ) )

	.dataa(!\init~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~120_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_data_in[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_data_in[23]~23 .extended_lut = "off";
defparam \wr_data_in[23]~23 .lut_mask = 64'h00000000AAAAAAAA;
defparam \wr_data_in[23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y40_N39
dffeas \memory|mem[4][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[4][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[4][23] .is_wysiwyg = "true";
defparam \memory|mem[4][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y40_N3
dffeas \memory|mem[5][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[5][10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[5][23] .is_wysiwyg = "true";
defparam \memory|mem[5][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y40_N19
dffeas \memory|mem[6][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[6][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[6][23] .is_wysiwyg = "true";
defparam \memory|mem[6][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y40_N17
dffeas \memory|mem[7][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[7][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[7][23] .is_wysiwyg = "true";
defparam \memory|mem[7][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y40_N18
arriaii_lcell_comb \memory|Mux8~0 (
// Equation(s):
// \memory|Mux8~0_combout  = ( \memory|mem[6][23]~q  & ( \memory|mem[7][23]~q  & ( ((!rd_addr[0] & (\memory|mem[4][23]~q )) # (rd_addr[0] & ((\memory|mem[5][23]~q )))) # (rd_addr[1]) ) ) ) # ( !\memory|mem[6][23]~q  & ( \memory|mem[7][23]~q  & ( (!rd_addr[0] 
// & (\memory|mem[4][23]~q  & ((!rd_addr[1])))) # (rd_addr[0] & (((rd_addr[1]) # (\memory|mem[5][23]~q )))) ) ) ) # ( \memory|mem[6][23]~q  & ( !\memory|mem[7][23]~q  & ( (!rd_addr[0] & (((rd_addr[1])) # (\memory|mem[4][23]~q ))) # (rd_addr[0] & 
// (((\memory|mem[5][23]~q  & !rd_addr[1])))) ) ) ) # ( !\memory|mem[6][23]~q  & ( !\memory|mem[7][23]~q  & ( (!rd_addr[1] & ((!rd_addr[0] & (\memory|mem[4][23]~q )) # (rd_addr[0] & ((\memory|mem[5][23]~q ))))) ) ) )

	.dataa(!\memory|mem[4][23]~q ),
	.datab(!\memory|mem[5][23]~q ),
	.datac(!rd_addr[0]),
	.datad(!rd_addr[1]),
	.datae(!\memory|mem[6][23]~q ),
	.dataf(!\memory|mem[7][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux8~0 .extended_lut = "off";
defparam \memory|Mux8~0 .lut_mask = 64'h530053F0530F53FF;
defparam \memory|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y40_N33
dffeas \memory|mem[0][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[0][27]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[0][23] .is_wysiwyg = "true";
defparam \memory|mem[0][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y40_N13
dffeas \memory|mem[3][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[3][14]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[3][23] .is_wysiwyg = "true";
defparam \memory|mem[3][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y40_N15
dffeas \memory|mem[2][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[2][27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[2][23] .is_wysiwyg = "true";
defparam \memory|mem[2][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y40_N37
dffeas \memory|mem[1][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data_in[23]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[1][15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[1][23] .is_wysiwyg = "true";
defparam \memory|mem[1][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y40_N14
arriaii_lcell_comb \memory|Mux8~1 (
// Equation(s):
// \memory|Mux8~1_combout  = ( \memory|mem[2][23]~q  & ( \memory|mem[1][23]~q  & ( (!rd_addr[1] & (((rd_addr[0])) # (\memory|mem[0][23]~q ))) # (rd_addr[1] & (((!rd_addr[0]) # (\memory|mem[3][23]~q )))) ) ) ) # ( !\memory|mem[2][23]~q  & ( 
// \memory|mem[1][23]~q  & ( (!rd_addr[1] & (((rd_addr[0])) # (\memory|mem[0][23]~q ))) # (rd_addr[1] & (((rd_addr[0] & \memory|mem[3][23]~q )))) ) ) ) # ( \memory|mem[2][23]~q  & ( !\memory|mem[1][23]~q  & ( (!rd_addr[1] & (\memory|mem[0][23]~q  & 
// (!rd_addr[0]))) # (rd_addr[1] & (((!rd_addr[0]) # (\memory|mem[3][23]~q )))) ) ) ) # ( !\memory|mem[2][23]~q  & ( !\memory|mem[1][23]~q  & ( (!rd_addr[1] & (\memory|mem[0][23]~q  & (!rd_addr[0]))) # (rd_addr[1] & (((rd_addr[0] & \memory|mem[3][23]~q )))) 
// ) ) )

	.dataa(!\memory|mem[0][23]~q ),
	.datab(!rd_addr[1]),
	.datac(!rd_addr[0]),
	.datad(!\memory|mem[3][23]~q ),
	.datae(!\memory|mem[2][23]~q ),
	.dataf(!\memory|mem[1][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux8~1 .extended_lut = "off";
defparam \memory|Mux8~1 .lut_mask = 64'h404370734C4F7C7F;
defparam \memory|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y40_N2
arriaii_lcell_comb \memory|Mux8~2 (
// Equation(s):
// \memory|Mux8~2_combout  = ( \memory|Mux8~1_combout  & ( (!rd_addr[2]) # (\memory|Mux8~0_combout ) ) ) # ( !\memory|Mux8~1_combout  & ( (\memory|Mux8~0_combout  & rd_addr[2]) ) )

	.dataa(!\memory|Mux8~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!rd_addr[2]),
	.datae(gnd),
	.dataf(!\memory|Mux8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux8~2 .extended_lut = "off";
defparam \memory|Mux8~2 .lut_mask = 64'h00550055FF55FF55;
defparam \memory|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y40_N3
dffeas \memory|rd_data_buf[1][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|Mux8~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[1][23] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[1][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y37_N9
dffeas \memory|rd_data_buf[2][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|rd_data_buf[1][23]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[2][23] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[2][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y37_N11
dffeas \memory|rd_data[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|rd_data_buf[2][23]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data[23] .is_wysiwyg = "true";
defparam \memory|rd_data[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N6
arriaii_lcell_comb \Add1~120 (
// Equation(s):
// \Add1~120_sumout  = SUM(( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [23]))) # (\always2~1_combout  & (\Add1~118_combout )))) # (\Add1~0_combout  & (((\Add1~118_combout )))) ) + ( GND ) + ( \Add1~116  ))
// \Add1~121  = CARRY(( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [23]))) # (\always2~1_combout  & (\Add1~118_combout )))) # (\Add1~0_combout  & (((\Add1~118_combout )))) ) + ( GND ) + ( \Add1~116  ))

	.dataa(!\Add1~0_combout ),
	.datab(!\always2~1_combout ),
	.datac(!\Add1~118_combout ),
	.datad(!\memory|rd_data [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~116 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~120_sumout ),
	.cout(\Add1~121 ),
	.shareout());
// synopsys translate_off
defparam \Add1~120 .extended_lut = "off";
defparam \Add1~120 .lut_mask = 64'h0000FFFF0000078F;
defparam \Add1~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N14
arriaii_lcell_comb \cntr_val_out~23 (
// Equation(s):
// \cntr_val_out~23_combout  = ( \Add1~120_sumout  & ( \cntr_val_vld~0_combout  ) )

	.dataa(gnd),
	.datab(!\cntr_val_vld~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~120_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntr_val_out~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntr_val_out~23 .extended_lut = "off";
defparam \cntr_val_out~23 .lut_mask = 64'h0000000033333333;
defparam \cntr_val_out~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y37_N9
dffeas \data_bypass[1][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\init~q ),
	.sload(gnd),
	.ena(\data_bypass[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[1][24] .is_wysiwyg = "true";
defparam \data_bypass[1][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y37_N31
dffeas \data_bypass[2][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[1][24]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[2][24] .is_wysiwyg = "true";
defparam \data_bypass[2][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N28
arriaii_lcell_comb \data_bypass[3][24]~feeder (
// Equation(s):
// \data_bypass[3][24]~feeder_combout  = ( \data_bypass[2][24]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_bypass[2][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_bypass[3][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_bypass[3][24]~feeder .extended_lut = "off";
defparam \data_bypass[3][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_bypass[3][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y37_N29
dffeas \data_bypass[3][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_bypass[3][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_bypass[3][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[3][24] .is_wysiwyg = "true";
defparam \data_bypass[3][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N30
arriaii_lcell_comb \Add1~123 (
// Equation(s):
// \Add1~123_combout  = ( \data_bypass[1][24]~q  & ( (!\Add1~1_combout  & (((\data_bypass[3][24]~q )) # (\Add1~2_combout ))) # (\Add1~1_combout  & (((\data_bypass[2][24]~q )))) ) ) # ( !\data_bypass[1][24]~q  & ( (!\Add1~1_combout  & (!\Add1~2_combout  & 
// (\data_bypass[3][24]~q ))) # (\Add1~1_combout  & (((\data_bypass[2][24]~q )))) ) )

	.dataa(!\Add1~2_combout ),
	.datab(!\Add1~1_combout ),
	.datac(!\data_bypass[3][24]~q ),
	.datad(!\data_bypass[2][24]~q ),
	.datae(gnd),
	.dataf(!\data_bypass[1][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~123 .extended_lut = "off";
defparam \Add1~123 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \Add1~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N26
arriaii_lcell_comb \wr_data_in[24]~24 (
// Equation(s):
// \wr_data_in[24]~24_combout  = ( \Add1~125_sumout  & ( !\init~q  ) )

	.dataa(!\init~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_data_in[24]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_data_in[24]~24 .extended_lut = "off";
defparam \wr_data_in[24]~24 .lut_mask = 64'h00000000AAAAAAAA;
defparam \wr_data_in[24]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y40_N35
dffeas \memory|mem[5][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[5][10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[5][24] .is_wysiwyg = "true";
defparam \memory|mem[5][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y40_N11
dffeas \memory|mem[4][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[4][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[4][24] .is_wysiwyg = "true";
defparam \memory|mem[4][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y40_N35
dffeas \memory|mem[7][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[7][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[7][24] .is_wysiwyg = "true";
defparam \memory|mem[7][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y40_N5
dffeas \memory|mem[6][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[6][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[6][24] .is_wysiwyg = "true";
defparam \memory|mem[6][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y40_N4
arriaii_lcell_comb \memory|Mux7~0 (
// Equation(s):
// \memory|Mux7~0_combout  = ( \memory|mem[6][24]~q  & ( rd_addr[1] & ( (!rd_addr[0]) # (\memory|mem[7][24]~q ) ) ) ) # ( !\memory|mem[6][24]~q  & ( rd_addr[1] & ( (rd_addr[0] & \memory|mem[7][24]~q ) ) ) ) # ( \memory|mem[6][24]~q  & ( !rd_addr[1] & ( 
// (!rd_addr[0] & ((\memory|mem[4][24]~q ))) # (rd_addr[0] & (\memory|mem[5][24]~q )) ) ) ) # ( !\memory|mem[6][24]~q  & ( !rd_addr[1] & ( (!rd_addr[0] & ((\memory|mem[4][24]~q ))) # (rd_addr[0] & (\memory|mem[5][24]~q )) ) ) )

	.dataa(!\memory|mem[5][24]~q ),
	.datab(!rd_addr[0]),
	.datac(!\memory|mem[4][24]~q ),
	.datad(!\memory|mem[7][24]~q ),
	.datae(!\memory|mem[6][24]~q ),
	.dataf(!rd_addr[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux7~0 .extended_lut = "off";
defparam \memory|Mux7~0 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \memory|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y40_N24
arriaii_lcell_comb \memory|mem[3][24]~feeder (
// Equation(s):
// \memory|mem[3][24]~feeder_combout  = ( \wr_data_in[24]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_data_in[24]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[3][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[3][24]~feeder .extended_lut = "off";
defparam \memory|mem[3][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|mem[3][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y40_N25
dffeas \memory|mem[3][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|mem[3][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[3][14]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[3][24] .is_wysiwyg = "true";
defparam \memory|mem[3][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y40_N27
dffeas \memory|mem[1][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data_in[24]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[1][15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[1][24] .is_wysiwyg = "true";
defparam \memory|mem[1][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y40_N8
arriaii_lcell_comb \memory|mem[0][24]~feeder (
// Equation(s):
// \memory|mem[0][24]~feeder_combout  = ( \wr_data_in[24]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_data_in[24]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[0][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[0][24]~feeder .extended_lut = "off";
defparam \memory|mem[0][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|mem[0][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y40_N9
dffeas \memory|mem[0][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|mem[0][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[0][27]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[0][24] .is_wysiwyg = "true";
defparam \memory|mem[0][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y40_N35
dffeas \memory|mem[2][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[2][27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[2][24] .is_wysiwyg = "true";
defparam \memory|mem[2][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y40_N34
arriaii_lcell_comb \memory|Mux7~1 (
// Equation(s):
// \memory|Mux7~1_combout  = ( \memory|mem[2][24]~q  & ( rd_addr[1] & ( (!rd_addr[0]) # (\memory|mem[3][24]~q ) ) ) ) # ( !\memory|mem[2][24]~q  & ( rd_addr[1] & ( (\memory|mem[3][24]~q  & rd_addr[0]) ) ) ) # ( \memory|mem[2][24]~q  & ( !rd_addr[1] & ( 
// (!rd_addr[0] & ((\memory|mem[0][24]~q ))) # (rd_addr[0] & (\memory|mem[1][24]~q )) ) ) ) # ( !\memory|mem[2][24]~q  & ( !rd_addr[1] & ( (!rd_addr[0] & ((\memory|mem[0][24]~q ))) # (rd_addr[0] & (\memory|mem[1][24]~q )) ) ) )

	.dataa(!\memory|mem[3][24]~q ),
	.datab(!\memory|mem[1][24]~q ),
	.datac(!rd_addr[0]),
	.datad(!\memory|mem[0][24]~q ),
	.datae(!\memory|mem[2][24]~q ),
	.dataf(!rd_addr[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux7~1 .extended_lut = "off";
defparam \memory|Mux7~1 .lut_mask = 64'h03F303F30505F5F5;
defparam \memory|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y40_N22
arriaii_lcell_comb \memory|Mux7~2 (
// Equation(s):
// \memory|Mux7~2_combout  = ( \memory|Mux7~1_combout  & ( (!rd_addr[2]) # (\memory|Mux7~0_combout ) ) ) # ( !\memory|Mux7~1_combout  & ( (rd_addr[2] & \memory|Mux7~0_combout ) ) )

	.dataa(!rd_addr[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memory|Mux7~0_combout ),
	.datae(gnd),
	.dataf(!\memory|Mux7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux7~2 .extended_lut = "off";
defparam \memory|Mux7~2 .lut_mask = 64'h00550055AAFFAAFF;
defparam \memory|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y40_N23
dffeas \memory|rd_data_buf[1][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|Mux7~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[1][24] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[1][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y40_N11
dffeas \memory|rd_data_buf[2][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|rd_data_buf[1][24]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[2][24] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[2][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y41_N16
arriaii_lcell_comb \memory|rd_data[24]~feeder (
// Equation(s):
// \memory|rd_data[24]~feeder_combout  = ( \memory|rd_data_buf[2][24]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data_buf[2][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|rd_data[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|rd_data[24]~feeder .extended_lut = "off";
defparam \memory|rd_data[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|rd_data[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y41_N17
dffeas \memory|rd_data[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|rd_data[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data[24] .is_wysiwyg = "true";
defparam \memory|rd_data[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N8
arriaii_lcell_comb \Add1~125 (
// Equation(s):
// \Add1~125_sumout  = SUM(( GND ) + ( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [24]))) # (\always2~1_combout  & (\Add1~123_combout )))) # (\Add1~0_combout  & (((\Add1~123_combout )))) ) + ( \Add1~121  ))
// \Add1~126  = CARRY(( GND ) + ( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [24]))) # (\always2~1_combout  & (\Add1~123_combout )))) # (\Add1~0_combout  & (((\Add1~123_combout )))) ) + ( \Add1~121  ))

	.dataa(!\Add1~0_combout ),
	.datab(!\always2~1_combout ),
	.datac(!\Add1~123_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data [24]),
	.datag(gnd),
	.cin(\Add1~121 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~125_sumout ),
	.cout(\Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \Add1~125 .extended_lut = "off";
defparam \Add1~125 .lut_mask = 64'h0000F87000000000;
defparam \Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y40_N8
arriaii_lcell_comb \cntr_val_out~24 (
// Equation(s):
// \cntr_val_out~24_combout  = ( \cntr_val_vld~0_combout  & ( \Add1~125_sumout  ) )

	.dataa(!\Add1~125_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cntr_val_vld~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntr_val_out~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntr_val_out~24 .extended_lut = "off";
defparam \cntr_val_out~24 .lut_mask = 64'h0000555500005555;
defparam \cntr_val_out~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y37_N11
dffeas \data_bypass[1][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~130_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\init~q ),
	.sload(gnd),
	.ena(\data_bypass[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[1][25] .is_wysiwyg = "true";
defparam \data_bypass[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y37_N19
dffeas \data_bypass[2][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[1][25]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[2][25] .is_wysiwyg = "true";
defparam \data_bypass[2][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y37_N33
dffeas \data_bypass[3][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[2][25]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[3][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[3][25] .is_wysiwyg = "true";
defparam \data_bypass[3][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N34
arriaii_lcell_comb \Add1~128 (
// Equation(s):
// \Add1~128_combout  = ( \data_bypass[2][25]~q  & ( ((!\Add1~2_combout  & ((\data_bypass[3][25]~q ))) # (\Add1~2_combout  & (\data_bypass[1][25]~q ))) # (\Add1~1_combout ) ) ) # ( !\data_bypass[2][25]~q  & ( (!\Add1~1_combout  & ((!\Add1~2_combout  & 
// ((\data_bypass[3][25]~q ))) # (\Add1~2_combout  & (\data_bypass[1][25]~q )))) ) )

	.dataa(!\Add1~2_combout ),
	.datab(!\Add1~1_combout ),
	.datac(!\data_bypass[1][25]~q ),
	.datad(!\data_bypass[3][25]~q ),
	.datae(gnd),
	.dataf(!\data_bypass[2][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~128 .extended_lut = "off";
defparam \Add1~128 .lut_mask = 64'h048C048C37BF37BF;
defparam \Add1~128 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y40_N28
arriaii_lcell_comb \wr_data_in[25]~25 (
// Equation(s):
// \wr_data_in[25]~25_combout  = ( \Add1~130_sumout  & ( !\init~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\init~q ),
	.datae(!\Add1~130_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_data_in[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_data_in[25]~25 .extended_lut = "off";
defparam \wr_data_in[25]~25 .lut_mask = 64'h0000FF000000FF00;
defparam \wr_data_in[25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y40_N14
arriaii_lcell_comb \memory|mem[5][25]~feeder (
// Equation(s):
// \memory|mem[5][25]~feeder_combout  = ( \wr_data_in[25]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_data_in[25]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[5][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[5][25]~feeder .extended_lut = "off";
defparam \memory|mem[5][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|mem[5][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y40_N15
dffeas \memory|mem[5][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|mem[5][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[5][10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[5][25] .is_wysiwyg = "true";
defparam \memory|mem[5][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y40_N37
dffeas \memory|mem[7][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[7][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[7][25] .is_wysiwyg = "true";
defparam \memory|mem[7][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y40_N31
dffeas \memory|mem[4][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[4][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[4][25] .is_wysiwyg = "true";
defparam \memory|mem[4][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y40_N3
dffeas \memory|mem[6][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[6][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[6][25] .is_wysiwyg = "true";
defparam \memory|mem[6][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y40_N2
arriaii_lcell_comb \memory|Mux6~0 (
// Equation(s):
// \memory|Mux6~0_combout  = ( \memory|mem[6][25]~q  & ( rd_addr[1] & ( (!rd_addr[0]) # (\memory|mem[7][25]~q ) ) ) ) # ( !\memory|mem[6][25]~q  & ( rd_addr[1] & ( (\memory|mem[7][25]~q  & rd_addr[0]) ) ) ) # ( \memory|mem[6][25]~q  & ( !rd_addr[1] & ( 
// (!rd_addr[0] & ((\memory|mem[4][25]~q ))) # (rd_addr[0] & (\memory|mem[5][25]~q )) ) ) ) # ( !\memory|mem[6][25]~q  & ( !rd_addr[1] & ( (!rd_addr[0] & ((\memory|mem[4][25]~q ))) # (rd_addr[0] & (\memory|mem[5][25]~q )) ) ) )

	.dataa(!\memory|mem[5][25]~q ),
	.datab(!\memory|mem[7][25]~q ),
	.datac(!rd_addr[0]),
	.datad(!\memory|mem[4][25]~q ),
	.datae(!\memory|mem[6][25]~q ),
	.dataf(!rd_addr[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux6~0 .extended_lut = "off";
defparam \memory|Mux6~0 .lut_mask = 64'h05F505F50303F3F3;
defparam \memory|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y40_N5
dffeas \memory|mem[3][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[3][14]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[3][25] .is_wysiwyg = "true";
defparam \memory|mem[3][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y40_N10
arriaii_lcell_comb \memory|mem[0][25]~feeder (
// Equation(s):
// \memory|mem[0][25]~feeder_combout  = ( \wr_data_in[25]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_data_in[25]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[0][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[0][25]~feeder .extended_lut = "off";
defparam \memory|mem[0][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|mem[0][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y40_N11
dffeas \memory|mem[0][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|mem[0][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[0][27]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[0][25] .is_wysiwyg = "true";
defparam \memory|mem[0][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y40_N29
dffeas \memory|mem[1][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data_in[25]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[1][15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[1][25] .is_wysiwyg = "true";
defparam \memory|mem[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y40_N7
dffeas \memory|mem[2][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[2][27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[2][25] .is_wysiwyg = "true";
defparam \memory|mem[2][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y40_N6
arriaii_lcell_comb \memory|Mux6~1 (
// Equation(s):
// \memory|Mux6~1_combout  = ( \memory|mem[2][25]~q  & ( rd_addr[1] & ( (!rd_addr[0]) # (\memory|mem[3][25]~q ) ) ) ) # ( !\memory|mem[2][25]~q  & ( rd_addr[1] & ( (\memory|mem[3][25]~q  & rd_addr[0]) ) ) ) # ( \memory|mem[2][25]~q  & ( !rd_addr[1] & ( 
// (!rd_addr[0] & (\memory|mem[0][25]~q )) # (rd_addr[0] & ((\memory|mem[1][25]~q ))) ) ) ) # ( !\memory|mem[2][25]~q  & ( !rd_addr[1] & ( (!rd_addr[0] & (\memory|mem[0][25]~q )) # (rd_addr[0] & ((\memory|mem[1][25]~q ))) ) ) )

	.dataa(!\memory|mem[3][25]~q ),
	.datab(!\memory|mem[0][25]~q ),
	.datac(!rd_addr[0]),
	.datad(!\memory|mem[1][25]~q ),
	.datae(!\memory|mem[2][25]~q ),
	.dataf(!rd_addr[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux6~1 .extended_lut = "off";
defparam \memory|Mux6~1 .lut_mask = 64'h303F303F0505F5F5;
defparam \memory|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y40_N32
arriaii_lcell_comb \memory|Mux6~2 (
// Equation(s):
// \memory|Mux6~2_combout  = (!rd_addr[2] & ((\memory|Mux6~1_combout ))) # (rd_addr[2] & (\memory|Mux6~0_combout ))

	.dataa(!rd_addr[2]),
	.datab(!\memory|Mux6~0_combout ),
	.datac(!\memory|Mux6~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux6~2 .extended_lut = "off";
defparam \memory|Mux6~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \memory|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y40_N33
dffeas \memory|rd_data_buf[1][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|Mux6~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[1][25] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[1][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y40_N36
arriaii_lcell_comb \memory|rd_data_buf[2][25]~feeder (
// Equation(s):
// \memory|rd_data_buf[2][25]~feeder_combout  = ( \memory|rd_data_buf[1][25]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data_buf[1][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|rd_data_buf[2][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|rd_data_buf[2][25]~feeder .extended_lut = "off";
defparam \memory|rd_data_buf[2][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|rd_data_buf[2][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y40_N37
dffeas \memory|rd_data_buf[2][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|rd_data_buf[2][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[2][25] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[2][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y40_N39
dffeas \memory|rd_data[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|rd_data_buf[2][25]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data[25] .is_wysiwyg = "true";
defparam \memory|rd_data[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N10
arriaii_lcell_comb \Add1~130 (
// Equation(s):
// \Add1~130_sumout  = SUM(( GND ) + ( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [25]))) # (\always2~1_combout  & (\Add1~128_combout )))) # (\Add1~0_combout  & (((\Add1~128_combout )))) ) + ( \Add1~126  ))
// \Add1~131  = CARRY(( GND ) + ( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [25]))) # (\always2~1_combout  & (\Add1~128_combout )))) # (\Add1~0_combout  & (((\Add1~128_combout )))) ) + ( \Add1~126  ))

	.dataa(!\Add1~0_combout ),
	.datab(!\always2~1_combout ),
	.datac(!\Add1~128_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data [25]),
	.datag(gnd),
	.cin(\Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~130_sumout ),
	.cout(\Add1~131 ),
	.shareout());
// synopsys translate_off
defparam \Add1~130 .extended_lut = "off";
defparam \Add1~130 .lut_mask = 64'h0000F87000000000;
defparam \Add1~130 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y40_N18
arriaii_lcell_comb \cntr_val_out~25 (
// Equation(s):
// \cntr_val_out~25_combout  = (\cntr_val_vld~0_combout  & \Add1~130_sumout )

	.dataa(gnd),
	.datab(!\cntr_val_vld~0_combout ),
	.datac(gnd),
	.datad(!\Add1~130_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntr_val_out~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntr_val_out~25 .extended_lut = "off";
defparam \cntr_val_out~25 .lut_mask = 64'h0033003300330033;
defparam \cntr_val_out~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y37_N13
dffeas \data_bypass[1][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~135_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\init~q ),
	.sload(gnd),
	.ena(\data_bypass[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[1][26] .is_wysiwyg = "true";
defparam \data_bypass[1][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y37_N15
dffeas \data_bypass[2][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[1][26]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[2][26] .is_wysiwyg = "true";
defparam \data_bypass[2][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y37_N13
dffeas \data_bypass[3][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[2][26]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[3][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[3][26] .is_wysiwyg = "true";
defparam \data_bypass[3][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N12
arriaii_lcell_comb \Add1~133 (
// Equation(s):
// \Add1~133_combout  = ( \data_bypass[3][26]~q  & ( \data_bypass[1][26]~q  & ( (!\Add1~1_combout ) # (\data_bypass[2][26]~q ) ) ) ) # ( !\data_bypass[3][26]~q  & ( \data_bypass[1][26]~q  & ( (!\Add1~1_combout  & (\Add1~2_combout )) # (\Add1~1_combout  & 
// ((\data_bypass[2][26]~q ))) ) ) ) # ( \data_bypass[3][26]~q  & ( !\data_bypass[1][26]~q  & ( (!\Add1~1_combout  & (!\Add1~2_combout )) # (\Add1~1_combout  & ((\data_bypass[2][26]~q ))) ) ) ) # ( !\data_bypass[3][26]~q  & ( !\data_bypass[1][26]~q  & ( 
// (\data_bypass[2][26]~q  & \Add1~1_combout ) ) ) )

	.dataa(!\Add1~2_combout ),
	.datab(!\data_bypass[2][26]~q ),
	.datac(!\Add1~1_combout ),
	.datad(gnd),
	.datae(!\data_bypass[3][26]~q ),
	.dataf(!\data_bypass[1][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~133 .extended_lut = "off";
defparam \Add1~133 .lut_mask = 64'h0303A3A35353F3F3;
defparam \Add1~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N6
arriaii_lcell_comb \wr_data_in[26]~26 (
// Equation(s):
// \wr_data_in[26]~26_combout  = ( \Add1~135_sumout  & ( !\init~q  ) )

	.dataa(!\init~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add1~135_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_data_in[26]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_data_in[26]~26 .extended_lut = "off";
defparam \wr_data_in[26]~26 .lut_mask = 64'h0000AAAA0000AAAA;
defparam \wr_data_in[26]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y40_N17
dffeas \memory|mem[5][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[5][10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[5][26] .is_wysiwyg = "true";
defparam \memory|mem[5][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y40_N31
dffeas \memory|mem[7][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[7][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[7][26] .is_wysiwyg = "true";
defparam \memory|mem[7][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y40_N29
dffeas \memory|mem[6][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[6][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[6][26] .is_wysiwyg = "true";
defparam \memory|mem[6][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y40_N5
dffeas \memory|mem[4][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[4][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[4][26] .is_wysiwyg = "true";
defparam \memory|mem[4][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y40_N28
arriaii_lcell_comb \memory|Mux5~0 (
// Equation(s):
// \memory|Mux5~0_combout  = ( \memory|mem[6][26]~q  & ( \memory|mem[4][26]~q  & ( (!rd_addr[0]) # ((!rd_addr[1] & (\memory|mem[5][26]~q )) # (rd_addr[1] & ((\memory|mem[7][26]~q )))) ) ) ) # ( !\memory|mem[6][26]~q  & ( \memory|mem[4][26]~q  & ( 
// (!rd_addr[0] & (((!rd_addr[1])))) # (rd_addr[0] & ((!rd_addr[1] & (\memory|mem[5][26]~q )) # (rd_addr[1] & ((\memory|mem[7][26]~q ))))) ) ) ) # ( \memory|mem[6][26]~q  & ( !\memory|mem[4][26]~q  & ( (!rd_addr[0] & (((rd_addr[1])))) # (rd_addr[0] & 
// ((!rd_addr[1] & (\memory|mem[5][26]~q )) # (rd_addr[1] & ((\memory|mem[7][26]~q ))))) ) ) ) # ( !\memory|mem[6][26]~q  & ( !\memory|mem[4][26]~q  & ( (rd_addr[0] & ((!rd_addr[1] & (\memory|mem[5][26]~q )) # (rd_addr[1] & ((\memory|mem[7][26]~q ))))) ) ) )

	.dataa(!\memory|mem[5][26]~q ),
	.datab(!rd_addr[0]),
	.datac(!rd_addr[1]),
	.datad(!\memory|mem[7][26]~q ),
	.datae(!\memory|mem[6][26]~q ),
	.dataf(!\memory|mem[4][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux5~0 .extended_lut = "off";
defparam \memory|Mux5~0 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \memory|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y40_N23
dffeas \memory|mem[0][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[0][27]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[0][26] .is_wysiwyg = "true";
defparam \memory|mem[0][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y40_N7
dffeas \memory|mem[1][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data_in[26]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[1][15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[1][26] .is_wysiwyg = "true";
defparam \memory|mem[1][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y40_N19
dffeas \memory|mem[2][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[2][27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[2][26] .is_wysiwyg = "true";
defparam \memory|mem[2][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y40_N21
dffeas \memory|mem[3][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[3][14]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[3][26] .is_wysiwyg = "true";
defparam \memory|mem[3][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y40_N18
arriaii_lcell_comb \memory|Mux5~1 (
// Equation(s):
// \memory|Mux5~1_combout  = ( \memory|mem[2][26]~q  & ( \memory|mem[3][26]~q  & ( ((!rd_addr[0] & (\memory|mem[0][26]~q )) # (rd_addr[0] & ((\memory|mem[1][26]~q )))) # (rd_addr[1]) ) ) ) # ( !\memory|mem[2][26]~q  & ( \memory|mem[3][26]~q  & ( (!rd_addr[1] 
// & ((!rd_addr[0] & (\memory|mem[0][26]~q )) # (rd_addr[0] & ((\memory|mem[1][26]~q ))))) # (rd_addr[1] & (rd_addr[0])) ) ) ) # ( \memory|mem[2][26]~q  & ( !\memory|mem[3][26]~q  & ( (!rd_addr[1] & ((!rd_addr[0] & (\memory|mem[0][26]~q )) # (rd_addr[0] & 
// ((\memory|mem[1][26]~q ))))) # (rd_addr[1] & (!rd_addr[0])) ) ) ) # ( !\memory|mem[2][26]~q  & ( !\memory|mem[3][26]~q  & ( (!rd_addr[1] & ((!rd_addr[0] & (\memory|mem[0][26]~q )) # (rd_addr[0] & ((\memory|mem[1][26]~q ))))) ) ) )

	.dataa(!rd_addr[1]),
	.datab(!rd_addr[0]),
	.datac(!\memory|mem[0][26]~q ),
	.datad(!\memory|mem[1][26]~q ),
	.datae(!\memory|mem[2][26]~q ),
	.dataf(!\memory|mem[3][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux5~1 .extended_lut = "off";
defparam \memory|Mux5~1 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \memory|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y40_N20
arriaii_lcell_comb \memory|Mux5~2 (
// Equation(s):
// \memory|Mux5~2_combout  = ( \memory|Mux5~1_combout  & ( (!rd_addr[2]) # (\memory|Mux5~0_combout ) ) ) # ( !\memory|Mux5~1_combout  & ( (rd_addr[2] & \memory|Mux5~0_combout ) ) )

	.dataa(!rd_addr[2]),
	.datab(gnd),
	.datac(!\memory|Mux5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux5~2 .extended_lut = "off";
defparam \memory|Mux5~2 .lut_mask = 64'h05050505AFAFAFAF;
defparam \memory|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y40_N21
dffeas \memory|rd_data_buf[1][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|Mux5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[1][26] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[1][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y41_N10
arriaii_lcell_comb \memory|rd_data_buf[2][26]~feeder (
// Equation(s):
// \memory|rd_data_buf[2][26]~feeder_combout  = ( \memory|rd_data_buf[1][26]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data_buf[1][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|rd_data_buf[2][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|rd_data_buf[2][26]~feeder .extended_lut = "off";
defparam \memory|rd_data_buf[2][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|rd_data_buf[2][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y41_N11
dffeas \memory|rd_data_buf[2][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|rd_data_buf[2][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[2][26] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[2][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y41_N38
arriaii_lcell_comb \memory|rd_data[26]~feeder (
// Equation(s):
// \memory|rd_data[26]~feeder_combout  = ( \memory|rd_data_buf[2][26]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data_buf[2][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|rd_data[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|rd_data[26]~feeder .extended_lut = "off";
defparam \memory|rd_data[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|rd_data[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y41_N39
dffeas \memory|rd_data[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|rd_data[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data[26] .is_wysiwyg = "true";
defparam \memory|rd_data[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N12
arriaii_lcell_comb \Add1~135 (
// Equation(s):
// \Add1~135_sumout  = SUM(( GND ) + ( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [26]))) # (\always2~1_combout  & (\Add1~133_combout )))) # (\Add1~0_combout  & (((\Add1~133_combout )))) ) + ( \Add1~131  ))
// \Add1~136  = CARRY(( GND ) + ( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [26]))) # (\always2~1_combout  & (\Add1~133_combout )))) # (\Add1~0_combout  & (((\Add1~133_combout )))) ) + ( \Add1~131  ))

	.dataa(!\Add1~0_combout ),
	.datab(!\always2~1_combout ),
	.datac(!\Add1~133_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data [26]),
	.datag(gnd),
	.cin(\Add1~131 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~135_sumout ),
	.cout(\Add1~136 ),
	.shareout());
// synopsys translate_off
defparam \Add1~135 .extended_lut = "off";
defparam \Add1~135 .lut_mask = 64'h0000F87000000000;
defparam \Add1~135 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N18
arriaii_lcell_comb \cntr_val_out~26 (
// Equation(s):
// \cntr_val_out~26_combout  = ( \Add1~135_sumout  & ( \cntr_val_vld~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cntr_val_vld~0_combout ),
	.datad(gnd),
	.datae(!\Add1~135_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntr_val_out~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntr_val_out~26 .extended_lut = "off";
defparam \cntr_val_out~26 .lut_mask = 64'h00000F0F00000F0F;
defparam \cntr_val_out~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y37_N15
dffeas \data_bypass[1][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~140_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\init~q ),
	.sload(gnd),
	.ena(\data_bypass[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[1][27] .is_wysiwyg = "true";
defparam \data_bypass[1][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y37_N38
arriaii_lcell_comb \data_bypass[2][27]~feeder (
// Equation(s):
// \data_bypass[2][27]~feeder_combout  = ( \data_bypass[1][27]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_bypass[1][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_bypass[2][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_bypass[2][27]~feeder .extended_lut = "off";
defparam \data_bypass[2][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_bypass[2][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y37_N39
dffeas \data_bypass[2][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_bypass[2][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_bypass[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[2][27] .is_wysiwyg = "true";
defparam \data_bypass[2][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y37_N39
dffeas \data_bypass[3][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[2][27]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[3][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[3][27] .is_wysiwyg = "true";
defparam \data_bypass[3][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N36
arriaii_lcell_comb \Add1~138 (
// Equation(s):
// \Add1~138_combout  = ( \data_bypass[2][27]~q  & ( ((!\Add1~2_combout  & (\data_bypass[3][27]~q )) # (\Add1~2_combout  & ((\data_bypass[1][27]~q )))) # (\Add1~1_combout ) ) ) # ( !\data_bypass[2][27]~q  & ( (!\Add1~1_combout  & ((!\Add1~2_combout  & 
// (\data_bypass[3][27]~q )) # (\Add1~2_combout  & ((\data_bypass[1][27]~q ))))) ) )

	.dataa(!\Add1~2_combout ),
	.datab(!\Add1~1_combout ),
	.datac(!\data_bypass[3][27]~q ),
	.datad(!\data_bypass[1][27]~q ),
	.datae(gnd),
	.dataf(!\data_bypass[2][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~138 .extended_lut = "off";
defparam \Add1~138 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \Add1~138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N34
arriaii_lcell_comb \wr_data_in[27]~27 (
// Equation(s):
// \wr_data_in[27]~27_combout  = ( \Add1~140_sumout  & ( !\init~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\init~q ),
	.datae(gnd),
	.dataf(!\Add1~140_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_data_in[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_data_in[27]~27 .extended_lut = "off";
defparam \wr_data_in[27]~27 .lut_mask = 64'h00000000FF00FF00;
defparam \wr_data_in[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y40_N25
dffeas \memory|mem[5][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[5][10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[5][27] .is_wysiwyg = "true";
defparam \memory|mem[5][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y37_N19
dffeas \memory|mem[4][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[4][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[4][27] .is_wysiwyg = "true";
defparam \memory|mem[4][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y38_N27
dffeas \memory|mem[7][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[7][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[7][27] .is_wysiwyg = "true";
defparam \memory|mem[7][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y37_N17
dffeas \memory|mem[6][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[6][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[6][27] .is_wysiwyg = "true";
defparam \memory|mem[6][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y37_N16
arriaii_lcell_comb \memory|Mux4~0 (
// Equation(s):
// \memory|Mux4~0_combout  = ( \memory|mem[6][27]~q  & ( rd_addr[1] & ( (!rd_addr[0]) # (\memory|mem[7][27]~q ) ) ) ) # ( !\memory|mem[6][27]~q  & ( rd_addr[1] & ( (rd_addr[0] & \memory|mem[7][27]~q ) ) ) ) # ( \memory|mem[6][27]~q  & ( !rd_addr[1] & ( 
// (!rd_addr[0] & ((\memory|mem[4][27]~q ))) # (rd_addr[0] & (\memory|mem[5][27]~q )) ) ) ) # ( !\memory|mem[6][27]~q  & ( !rd_addr[1] & ( (!rd_addr[0] & ((\memory|mem[4][27]~q ))) # (rd_addr[0] & (\memory|mem[5][27]~q )) ) ) )

	.dataa(!\memory|mem[5][27]~q ),
	.datab(!rd_addr[0]),
	.datac(!\memory|mem[4][27]~q ),
	.datad(!\memory|mem[7][27]~q ),
	.datae(!\memory|mem[6][27]~q ),
	.dataf(!rd_addr[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux4~0 .extended_lut = "off";
defparam \memory|Mux4~0 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \memory|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y37_N35
dffeas \memory|mem[0][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[0][27]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[0][27] .is_wysiwyg = "true";
defparam \memory|mem[0][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y37_N35
dffeas \memory|mem[1][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data_in[27]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[1][15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[1][27] .is_wysiwyg = "true";
defparam \memory|mem[1][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y37_N39
dffeas \memory|mem[3][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[3][14]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[3][27] .is_wysiwyg = "true";
defparam \memory|mem[3][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y37_N33
dffeas \memory|mem[2][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[2][27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[2][27] .is_wysiwyg = "true";
defparam \memory|mem[2][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y37_N32
arriaii_lcell_comb \memory|Mux4~1 (
// Equation(s):
// \memory|Mux4~1_combout  = ( \memory|mem[2][27]~q  & ( rd_addr[1] & ( (!rd_addr[0]) # (\memory|mem[3][27]~q ) ) ) ) # ( !\memory|mem[2][27]~q  & ( rd_addr[1] & ( (rd_addr[0] & \memory|mem[3][27]~q ) ) ) ) # ( \memory|mem[2][27]~q  & ( !rd_addr[1] & ( 
// (!rd_addr[0] & (\memory|mem[0][27]~q )) # (rd_addr[0] & ((\memory|mem[1][27]~q ))) ) ) ) # ( !\memory|mem[2][27]~q  & ( !rd_addr[1] & ( (!rd_addr[0] & (\memory|mem[0][27]~q )) # (rd_addr[0] & ((\memory|mem[1][27]~q ))) ) ) )

	.dataa(!rd_addr[0]),
	.datab(!\memory|mem[0][27]~q ),
	.datac(!\memory|mem[1][27]~q ),
	.datad(!\memory|mem[3][27]~q ),
	.datae(!\memory|mem[2][27]~q ),
	.dataf(!rd_addr[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux4~1 .extended_lut = "off";
defparam \memory|Mux4~1 .lut_mask = 64'h272727270055AAFF;
defparam \memory|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y41_N26
arriaii_lcell_comb \memory|Mux4~2 (
// Equation(s):
// \memory|Mux4~2_combout  = ( \memory|Mux4~1_combout  & ( (!rd_addr[2]) # (\memory|Mux4~0_combout ) ) ) # ( !\memory|Mux4~1_combout  & ( (rd_addr[2] & \memory|Mux4~0_combout ) ) )

	.dataa(gnd),
	.datab(!rd_addr[2]),
	.datac(!\memory|Mux4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux4~2 .extended_lut = "off";
defparam \memory|Mux4~2 .lut_mask = 64'h03030303CFCFCFCF;
defparam \memory|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y41_N27
dffeas \memory|rd_data_buf[1][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|Mux4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[1][27] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[1][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y41_N23
dffeas \memory|rd_data_buf[2][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|rd_data_buf[1][27]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[2][27] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[2][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y41_N21
dffeas \memory|rd_data[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|rd_data_buf[2][27]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data[27] .is_wysiwyg = "true";
defparam \memory|rd_data[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N14
arriaii_lcell_comb \Add1~140 (
// Equation(s):
// \Add1~140_sumout  = SUM(( GND ) + ( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [27]))) # (\always2~1_combout  & (\Add1~138_combout )))) # (\Add1~0_combout  & (((\Add1~138_combout )))) ) + ( \Add1~136  ))
// \Add1~141  = CARRY(( GND ) + ( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [27]))) # (\always2~1_combout  & (\Add1~138_combout )))) # (\Add1~0_combout  & (((\Add1~138_combout )))) ) + ( \Add1~136  ))

	.dataa(!\Add1~0_combout ),
	.datab(!\always2~1_combout ),
	.datac(!\Add1~138_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data [27]),
	.datag(gnd),
	.cin(\Add1~136 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~140_sumout ),
	.cout(\Add1~141 ),
	.shareout());
// synopsys translate_off
defparam \Add1~140 .extended_lut = "off";
defparam \Add1~140 .lut_mask = 64'h0000F87000000000;
defparam \Add1~140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N32
arriaii_lcell_comb \cntr_val_out~27 (
// Equation(s):
// \cntr_val_out~27_combout  = ( \cntr_val_vld~0_combout  & ( \Add1~140_sumout  ) )

	.dataa(gnd),
	.datab(!\Add1~140_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cntr_val_vld~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntr_val_out~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntr_val_out~27 .extended_lut = "off";
defparam \cntr_val_out~27 .lut_mask = 64'h0000000033333333;
defparam \cntr_val_out~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y37_N17
dffeas \data_bypass[1][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~145_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\init~q ),
	.sload(gnd),
	.ena(\data_bypass[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[1][28] .is_wysiwyg = "true";
defparam \data_bypass[1][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y37_N26
arriaii_lcell_comb \data_bypass[2][28]~feeder (
// Equation(s):
// \data_bypass[2][28]~feeder_combout  = ( \data_bypass[1][28]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_bypass[1][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_bypass[2][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_bypass[2][28]~feeder .extended_lut = "off";
defparam \data_bypass[2][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_bypass[2][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y37_N27
dffeas \data_bypass[2][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_bypass[2][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_bypass[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[2][28] .is_wysiwyg = "true";
defparam \data_bypass[2][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y37_N29
dffeas \data_bypass[3][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[2][28]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[3][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[3][28] .is_wysiwyg = "true";
defparam \data_bypass[3][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N28
arriaii_lcell_comb \Add1~143 (
// Equation(s):
// \Add1~143_combout  = ( \data_bypass[1][28]~q  & ( (!\Add1~1_combout  & (((\data_bypass[3][28]~q )) # (\Add1~2_combout ))) # (\Add1~1_combout  & (((\data_bypass[2][28]~q )))) ) ) # ( !\data_bypass[1][28]~q  & ( (!\Add1~1_combout  & (!\Add1~2_combout  & 
// ((\data_bypass[3][28]~q )))) # (\Add1~1_combout  & (((\data_bypass[2][28]~q )))) ) )

	.dataa(!\Add1~2_combout ),
	.datab(!\Add1~1_combout ),
	.datac(!\data_bypass[2][28]~q ),
	.datad(!\data_bypass[3][28]~q ),
	.datae(gnd),
	.dataf(!\data_bypass[1][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~143 .extended_lut = "off";
defparam \Add1~143 .lut_mask = 64'h038B038B47CF47CF;
defparam \Add1~143 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N32
arriaii_lcell_comb \wr_data_in[28]~28 (
// Equation(s):
// \wr_data_in[28]~28_combout  = ( \Add1~145_sumout  & ( !\init~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\init~q ),
	.datae(gnd),
	.dataf(!\Add1~145_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_data_in[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_data_in[28]~28 .extended_lut = "off";
defparam \wr_data_in[28]~28 .lut_mask = 64'h00000000FF00FF00;
defparam \wr_data_in[28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y38_N31
dffeas \memory|mem[7][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[7][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[7][28] .is_wysiwyg = "true";
defparam \memory|mem[7][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y38_N17
dffeas \memory|mem[4][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[4][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[4][28] .is_wysiwyg = "true";
defparam \memory|mem[4][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y38_N23
dffeas \memory|mem[5][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[5][10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[5][28] .is_wysiwyg = "true";
defparam \memory|mem[5][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y38_N33
dffeas \memory|mem[6][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[6][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[6][28] .is_wysiwyg = "true";
defparam \memory|mem[6][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y38_N32
arriaii_lcell_comb \memory|Mux3~0 (
// Equation(s):
// \memory|Mux3~0_combout  = ( \memory|mem[6][28]~q  & ( rd_addr[0] & ( (!rd_addr[1] & ((\memory|mem[5][28]~q ))) # (rd_addr[1] & (\memory|mem[7][28]~q )) ) ) ) # ( !\memory|mem[6][28]~q  & ( rd_addr[0] & ( (!rd_addr[1] & ((\memory|mem[5][28]~q ))) # 
// (rd_addr[1] & (\memory|mem[7][28]~q )) ) ) ) # ( \memory|mem[6][28]~q  & ( !rd_addr[0] & ( (rd_addr[1]) # (\memory|mem[4][28]~q ) ) ) ) # ( !\memory|mem[6][28]~q  & ( !rd_addr[0] & ( (\memory|mem[4][28]~q  & !rd_addr[1]) ) ) )

	.dataa(!\memory|mem[7][28]~q ),
	.datab(!\memory|mem[4][28]~q ),
	.datac(!\memory|mem[5][28]~q ),
	.datad(!rd_addr[1]),
	.datae(!\memory|mem[6][28]~q ),
	.dataf(!rd_addr[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux3~0 .extended_lut = "off";
defparam \memory|Mux3~0 .lut_mask = 64'h330033FF0F550F55;
defparam \memory|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y39_N18
arriaii_lcell_comb \memory|mem[0][28]~feeder (
// Equation(s):
// \memory|mem[0][28]~feeder_combout  = ( \wr_data_in[28]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_data_in[28]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[0][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[0][28]~feeder .extended_lut = "off";
defparam \memory|mem[0][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|mem[0][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y39_N19
dffeas \memory|mem[0][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|mem[0][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[0][27]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[0][28] .is_wysiwyg = "true";
defparam \memory|mem[0][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y38_N33
dffeas \memory|mem[1][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data_in[28]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[1][15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[1][28] .is_wysiwyg = "true";
defparam \memory|mem[1][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N2
arriaii_lcell_comb \memory|mem[3][28]~feeder (
// Equation(s):
// \memory|mem[3][28]~feeder_combout  = ( \wr_data_in[28]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_data_in[28]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[3][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[3][28]~feeder .extended_lut = "off";
defparam \memory|mem[3][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|mem[3][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y38_N3
dffeas \memory|mem[3][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|mem[3][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[3][14]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[3][28] .is_wysiwyg = "true";
defparam \memory|mem[3][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y38_N39
dffeas \memory|mem[2][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[2][27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[2][28] .is_wysiwyg = "true";
defparam \memory|mem[2][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N22
arriaii_lcell_comb \memory|Mux3~1 (
// Equation(s):
// \memory|Mux3~1_combout  = ( rd_addr[0] & ( rd_addr[1] & ( \memory|mem[3][28]~q  ) ) ) # ( !rd_addr[0] & ( rd_addr[1] & ( \memory|mem[2][28]~q  ) ) ) # ( rd_addr[0] & ( !rd_addr[1] & ( \memory|mem[1][28]~q  ) ) ) # ( !rd_addr[0] & ( !rd_addr[1] & ( 
// \memory|mem[0][28]~q  ) ) )

	.dataa(!\memory|mem[0][28]~q ),
	.datab(!\memory|mem[1][28]~q ),
	.datac(!\memory|mem[3][28]~q ),
	.datad(!\memory|mem[2][28]~q ),
	.datae(!rd_addr[0]),
	.dataf(!rd_addr[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux3~1 .extended_lut = "off";
defparam \memory|Mux3~1 .lut_mask = 64'h5555333300FF0F0F;
defparam \memory|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y38_N36
arriaii_lcell_comb \memory|Mux3~2 (
// Equation(s):
// \memory|Mux3~2_combout  = ( \memory|Mux3~0_combout  & ( \memory|Mux3~1_combout  ) ) # ( !\memory|Mux3~0_combout  & ( \memory|Mux3~1_combout  & ( !rd_addr[2] ) ) ) # ( \memory|Mux3~0_combout  & ( !\memory|Mux3~1_combout  & ( rd_addr[2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!rd_addr[2]),
	.datad(gnd),
	.datae(!\memory|Mux3~0_combout ),
	.dataf(!\memory|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux3~2 .extended_lut = "off";
defparam \memory|Mux3~2 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \memory|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y38_N37
dffeas \memory|rd_data_buf[1][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|Mux3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[1][28] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[1][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y38_N39
dffeas \memory|rd_data_buf[2][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|rd_data_buf[1][28]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[2][28] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[2][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y38_N4
arriaii_lcell_comb \memory|rd_data[28]~feeder (
// Equation(s):
// \memory|rd_data[28]~feeder_combout  = ( \memory|rd_data_buf[2][28]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data_buf[2][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|rd_data[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|rd_data[28]~feeder .extended_lut = "off";
defparam \memory|rd_data[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|rd_data[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y38_N5
dffeas \memory|rd_data[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|rd_data[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data[28] .is_wysiwyg = "true";
defparam \memory|rd_data[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N16
arriaii_lcell_comb \Add1~145 (
// Equation(s):
// \Add1~145_sumout  = SUM(( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [28]))) # (\always2~1_combout  & (\Add1~143_combout )))) # (\Add1~0_combout  & (((\Add1~143_combout )))) ) + ( GND ) + ( \Add1~141  ))
// \Add1~146  = CARRY(( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [28]))) # (\always2~1_combout  & (\Add1~143_combout )))) # (\Add1~0_combout  & (((\Add1~143_combout )))) ) + ( GND ) + ( \Add1~141  ))

	.dataa(!\Add1~0_combout ),
	.datab(!\always2~1_combout ),
	.datac(!\Add1~143_combout ),
	.datad(!\memory|rd_data [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~141 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~145_sumout ),
	.cout(\Add1~146 ),
	.shareout());
// synopsys translate_off
defparam \Add1~145 .extended_lut = "off";
defparam \Add1~145 .lut_mask = 64'h0000FFFF0000078F;
defparam \Add1~145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N16
arriaii_lcell_comb \cntr_val_out~28 (
// Equation(s):
// \cntr_val_out~28_combout  = ( \Add1~145_sumout  & ( \cntr_val_vld~0_combout  ) )

	.dataa(gnd),
	.datab(!\cntr_val_vld~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~145_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntr_val_out~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntr_val_out~28 .extended_lut = "off";
defparam \cntr_val_out~28 .lut_mask = 64'h0000000033333333;
defparam \cntr_val_out~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y37_N19
dffeas \data_bypass[1][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~150_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\init~q ),
	.sload(gnd),
	.ena(\data_bypass[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[1][29] .is_wysiwyg = "true";
defparam \data_bypass[1][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y37_N25
dffeas \data_bypass[2][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[1][29]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[2][29] .is_wysiwyg = "true";
defparam \data_bypass[2][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y37_N27
dffeas \data_bypass[3][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[2][29]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[3][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[3][29] .is_wysiwyg = "true";
defparam \data_bypass[3][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N26
arriaii_lcell_comb \Add1~148 (
// Equation(s):
// \Add1~148_combout  = ( \data_bypass[3][29]~q  & ( \data_bypass[1][29]~q  & ( (!\Add1~1_combout ) # (\data_bypass[2][29]~q ) ) ) ) # ( !\data_bypass[3][29]~q  & ( \data_bypass[1][29]~q  & ( (!\Add1~1_combout  & ((\Add1~2_combout ))) # (\Add1~1_combout  & 
// (\data_bypass[2][29]~q )) ) ) ) # ( \data_bypass[3][29]~q  & ( !\data_bypass[1][29]~q  & ( (!\Add1~1_combout  & ((!\Add1~2_combout ))) # (\Add1~1_combout  & (\data_bypass[2][29]~q )) ) ) ) # ( !\data_bypass[3][29]~q  & ( !\data_bypass[1][29]~q  & ( 
// (\data_bypass[2][29]~q  & \Add1~1_combout ) ) ) )

	.dataa(!\data_bypass[2][29]~q ),
	.datab(gnd),
	.datac(!\Add1~1_combout ),
	.datad(!\Add1~2_combout ),
	.datae(!\data_bypass[3][29]~q ),
	.dataf(!\data_bypass[1][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~148 .extended_lut = "off";
defparam \Add1~148 .lut_mask = 64'h0505F50505F5F5F5;
defparam \Add1~148 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N10
arriaii_lcell_comb \wr_data_in[29]~29 (
// Equation(s):
// \wr_data_in[29]~29_combout  = ( !\init~q  & ( \Add1~150_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\init~q ),
	.dataf(!\Add1~150_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_data_in[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_data_in[29]~29 .extended_lut = "off";
defparam \wr_data_in[29]~29 .lut_mask = 64'h00000000FFFF0000;
defparam \wr_data_in[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y41_N30
arriaii_lcell_comb \memory|mem[0][29]~feeder (
// Equation(s):
// \memory|mem[0][29]~feeder_combout  = ( \wr_data_in[29]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_data_in[29]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[0][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[0][29]~feeder .extended_lut = "off";
defparam \memory|mem[0][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|mem[0][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y41_N31
dffeas \memory|mem[0][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|mem[0][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[0][27]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[0][29] .is_wysiwyg = "true";
defparam \memory|mem[0][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y41_N7
dffeas \memory|mem[3][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[3][14]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[3][29] .is_wysiwyg = "true";
defparam \memory|mem[3][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y41_N35
dffeas \memory|mem[2][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[2][27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[2][29] .is_wysiwyg = "true";
defparam \memory|mem[2][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y41_N11
dffeas \memory|mem[1][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data_in[29]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[1][15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[1][29] .is_wysiwyg = "true";
defparam \memory|mem[1][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y41_N34
arriaii_lcell_comb \memory|Mux2~1 (
// Equation(s):
// \memory|Mux2~1_combout  = ( \memory|mem[2][29]~q  & ( \memory|mem[1][29]~q  & ( (!rd_addr[1] & (((rd_addr[0])) # (\memory|mem[0][29]~q ))) # (rd_addr[1] & (((!rd_addr[0]) # (\memory|mem[3][29]~q )))) ) ) ) # ( !\memory|mem[2][29]~q  & ( 
// \memory|mem[1][29]~q  & ( (!rd_addr[1] & (((rd_addr[0])) # (\memory|mem[0][29]~q ))) # (rd_addr[1] & (((\memory|mem[3][29]~q  & rd_addr[0])))) ) ) ) # ( \memory|mem[2][29]~q  & ( !\memory|mem[1][29]~q  & ( (!rd_addr[1] & (\memory|mem[0][29]~q  & 
// ((!rd_addr[0])))) # (rd_addr[1] & (((!rd_addr[0]) # (\memory|mem[3][29]~q )))) ) ) ) # ( !\memory|mem[2][29]~q  & ( !\memory|mem[1][29]~q  & ( (!rd_addr[1] & (\memory|mem[0][29]~q  & ((!rd_addr[0])))) # (rd_addr[1] & (((\memory|mem[3][29]~q  & 
// rd_addr[0])))) ) ) )

	.dataa(!rd_addr[1]),
	.datab(!\memory|mem[0][29]~q ),
	.datac(!\memory|mem[3][29]~q ),
	.datad(!rd_addr[0]),
	.datae(!\memory|mem[2][29]~q ),
	.dataf(!\memory|mem[1][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux2~1 .extended_lut = "off";
defparam \memory|Mux2~1 .lut_mask = 64'h2205770522AF77AF;
defparam \memory|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y41_N33
dffeas \memory|mem[7][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[7][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[7][29] .is_wysiwyg = "true";
defparam \memory|mem[7][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y41_N37
dffeas \memory|mem[5][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[5][10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[5][29] .is_wysiwyg = "true";
defparam \memory|mem[5][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y41_N9
dffeas \memory|mem[4][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[4][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[4][29] .is_wysiwyg = "true";
defparam \memory|mem[4][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y41_N35
dffeas \memory|mem[6][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[6][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[6][29] .is_wysiwyg = "true";
defparam \memory|mem[6][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y41_N34
arriaii_lcell_comb \memory|Mux2~0 (
// Equation(s):
// \memory|Mux2~0_combout  = ( \memory|mem[6][29]~q  & ( rd_addr[1] & ( (!rd_addr[0]) # (\memory|mem[7][29]~q ) ) ) ) # ( !\memory|mem[6][29]~q  & ( rd_addr[1] & ( (\memory|mem[7][29]~q  & rd_addr[0]) ) ) ) # ( \memory|mem[6][29]~q  & ( !rd_addr[1] & ( 
// (!rd_addr[0] & ((\memory|mem[4][29]~q ))) # (rd_addr[0] & (\memory|mem[5][29]~q )) ) ) ) # ( !\memory|mem[6][29]~q  & ( !rd_addr[1] & ( (!rd_addr[0] & ((\memory|mem[4][29]~q ))) # (rd_addr[0] & (\memory|mem[5][29]~q )) ) ) )

	.dataa(!\memory|mem[7][29]~q ),
	.datab(!rd_addr[0]),
	.datac(!\memory|mem[5][29]~q ),
	.datad(!\memory|mem[4][29]~q ),
	.datae(!\memory|mem[6][29]~q ),
	.dataf(!rd_addr[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux2~0 .extended_lut = "off";
defparam \memory|Mux2~0 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \memory|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y41_N0
arriaii_lcell_comb \memory|Mux2~2 (
// Equation(s):
// \memory|Mux2~2_combout  = ( rd_addr[2] & ( \memory|Mux2~0_combout  ) ) # ( !rd_addr[2] & ( \memory|Mux2~0_combout  & ( \memory|Mux2~1_combout  ) ) ) # ( !rd_addr[2] & ( !\memory|Mux2~0_combout  & ( \memory|Mux2~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memory|Mux2~1_combout ),
	.datae(!rd_addr[2]),
	.dataf(!\memory|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux2~2 .extended_lut = "off";
defparam \memory|Mux2~2 .lut_mask = 64'h00FF000000FFFFFF;
defparam \memory|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y41_N1
dffeas \memory|rd_data_buf[1][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|Mux2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[1][29] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[1][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y41_N37
dffeas \memory|rd_data_buf[2][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|rd_data_buf[1][29]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[2][29] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[2][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y41_N3
dffeas \memory|rd_data[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|rd_data_buf[2][29]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data[29] .is_wysiwyg = "true";
defparam \memory|rd_data[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N18
arriaii_lcell_comb \Add1~150 (
// Equation(s):
// \Add1~150_sumout  = SUM(( GND ) + ( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [29]))) # (\always2~1_combout  & (\Add1~148_combout )))) # (\Add1~0_combout  & (((\Add1~148_combout )))) ) + ( \Add1~146  ))
// \Add1~151  = CARRY(( GND ) + ( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [29]))) # (\always2~1_combout  & (\Add1~148_combout )))) # (\Add1~0_combout  & (((\Add1~148_combout )))) ) + ( \Add1~146  ))

	.dataa(!\Add1~0_combout ),
	.datab(!\always2~1_combout ),
	.datac(!\Add1~148_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data [29]),
	.datag(gnd),
	.cin(\Add1~146 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~150_sumout ),
	.cout(\Add1~151 ),
	.shareout());
// synopsys translate_off
defparam \Add1~150 .extended_lut = "off";
defparam \Add1~150 .lut_mask = 64'h0000F87000000000;
defparam \Add1~150 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N38
arriaii_lcell_comb \cntr_val_out~29 (
// Equation(s):
// \cntr_val_out~29_combout  = (\cntr_val_vld~0_combout  & \Add1~150_sumout )

	.dataa(!\cntr_val_vld~0_combout ),
	.datab(gnd),
	.datac(!\Add1~150_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntr_val_out~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntr_val_out~29 .extended_lut = "off";
defparam \cntr_val_out~29 .lut_mask = 64'h0505050505050505;
defparam \cntr_val_out~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y37_N21
dffeas \data_bypass[1][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~155_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\init~q ),
	.sload(gnd),
	.ena(\data_bypass[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[1][30] .is_wysiwyg = "true";
defparam \data_bypass[1][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y37_N23
dffeas \data_bypass[2][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[1][30]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[2][30] .is_wysiwyg = "true";
defparam \data_bypass[2][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y37_N21
dffeas \data_bypass[3][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[2][30]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[3][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[3][30] .is_wysiwyg = "true";
defparam \data_bypass[3][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N22
arriaii_lcell_comb \Add1~153 (
// Equation(s):
// \Add1~153_combout  = ( \data_bypass[2][30]~q  & ( \Add1~2_combout  & ( (\data_bypass[1][30]~q ) # (\Add1~1_combout ) ) ) ) # ( !\data_bypass[2][30]~q  & ( \Add1~2_combout  & ( (!\Add1~1_combout  & \data_bypass[1][30]~q ) ) ) ) # ( \data_bypass[2][30]~q  & 
// ( !\Add1~2_combout  & ( (\Add1~1_combout ) # (\data_bypass[3][30]~q ) ) ) ) # ( !\data_bypass[2][30]~q  & ( !\Add1~2_combout  & ( (\data_bypass[3][30]~q  & !\Add1~1_combout ) ) ) )

	.dataa(!\data_bypass[3][30]~q ),
	.datab(gnd),
	.datac(!\Add1~1_combout ),
	.datad(!\data_bypass[1][30]~q ),
	.datae(!\data_bypass[2][30]~q ),
	.dataf(!\Add1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~153 .extended_lut = "off";
defparam \Add1~153 .lut_mask = 64'h50505F5F00F00FFF;
defparam \Add1~153 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y40_N34
arriaii_lcell_comb \wr_data_in[30]~30 (
// Equation(s):
// \wr_data_in[30]~30_combout  = ( !\init~q  & ( \Add1~155_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\init~q ),
	.dataf(!\Add1~155_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_data_in[30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_data_in[30]~30 .extended_lut = "off";
defparam \wr_data_in[30]~30 .lut_mask = 64'h00000000FFFF0000;
defparam \wr_data_in[30]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y40_N33
dffeas \memory|mem[4][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[4][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[4][30] .is_wysiwyg = "true";
defparam \memory|mem[4][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y40_N7
dffeas \memory|mem[7][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[7][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[7][30] .is_wysiwyg = "true";
defparam \memory|mem[7][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y40_N29
dffeas \memory|mem[6][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[6][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[6][30] .is_wysiwyg = "true";
defparam \memory|mem[6][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y40_N37
dffeas \memory|mem[5][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[5][10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[5][30] .is_wysiwyg = "true";
defparam \memory|mem[5][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y40_N28
arriaii_lcell_comb \memory|Mux1~0 (
// Equation(s):
// \memory|Mux1~0_combout  = ( \memory|mem[6][30]~q  & ( \memory|mem[5][30]~q  & ( (!rd_addr[0] & (((rd_addr[1])) # (\memory|mem[4][30]~q ))) # (rd_addr[0] & (((!rd_addr[1]) # (\memory|mem[7][30]~q )))) ) ) ) # ( !\memory|mem[6][30]~q  & ( 
// \memory|mem[5][30]~q  & ( (!rd_addr[0] & (\memory|mem[4][30]~q  & ((!rd_addr[1])))) # (rd_addr[0] & (((!rd_addr[1]) # (\memory|mem[7][30]~q )))) ) ) ) # ( \memory|mem[6][30]~q  & ( !\memory|mem[5][30]~q  & ( (!rd_addr[0] & (((rd_addr[1])) # 
// (\memory|mem[4][30]~q ))) # (rd_addr[0] & (((\memory|mem[7][30]~q  & rd_addr[1])))) ) ) ) # ( !\memory|mem[6][30]~q  & ( !\memory|mem[5][30]~q  & ( (!rd_addr[0] & (\memory|mem[4][30]~q  & ((!rd_addr[1])))) # (rd_addr[0] & (((\memory|mem[7][30]~q  & 
// rd_addr[1])))) ) ) )

	.dataa(!\memory|mem[4][30]~q ),
	.datab(!rd_addr[0]),
	.datac(!\memory|mem[7][30]~q ),
	.datad(!rd_addr[1]),
	.datae(!\memory|mem[6][30]~q ),
	.dataf(!\memory|mem[5][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux1~0 .extended_lut = "off";
defparam \memory|Mux1~0 .lut_mask = 64'h440344CF770377CF;
defparam \memory|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y41_N21
dffeas \memory|mem[2][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[2][27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[2][30] .is_wysiwyg = "true";
defparam \memory|mem[2][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y41_N28
arriaii_lcell_comb \memory|mem[0][30]~feeder (
// Equation(s):
// \memory|mem[0][30]~feeder_combout  = ( \wr_data_in[30]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_data_in[30]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[0][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[0][30]~feeder .extended_lut = "off";
defparam \memory|mem[0][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|mem[0][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y41_N29
dffeas \memory|mem[0][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|mem[0][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[0][27]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[0][30] .is_wysiwyg = "true";
defparam \memory|mem[0][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y40_N35
dffeas \memory|mem[1][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data_in[30]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[1][15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[1][30] .is_wysiwyg = "true";
defparam \memory|mem[1][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y41_N8
arriaii_lcell_comb \memory|mem[3][30]~feeder (
// Equation(s):
// \memory|mem[3][30]~feeder_combout  = ( \wr_data_in[30]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_data_in[30]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[3][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[3][30]~feeder .extended_lut = "off";
defparam \memory|mem[3][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|mem[3][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y41_N9
dffeas \memory|mem[3][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|mem[3][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[3][14]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[3][30] .is_wysiwyg = "true";
defparam \memory|mem[3][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y41_N36
arriaii_lcell_comb \memory|Mux1~1 (
// Equation(s):
// \memory|Mux1~1_combout  = ( \memory|mem[3][30]~q  & ( rd_addr[1] & ( (rd_addr[0]) # (\memory|mem[2][30]~q ) ) ) ) # ( !\memory|mem[3][30]~q  & ( rd_addr[1] & ( (\memory|mem[2][30]~q  & !rd_addr[0]) ) ) ) # ( \memory|mem[3][30]~q  & ( !rd_addr[1] & ( 
// (!rd_addr[0] & (\memory|mem[0][30]~q )) # (rd_addr[0] & ((\memory|mem[1][30]~q ))) ) ) ) # ( !\memory|mem[3][30]~q  & ( !rd_addr[1] & ( (!rd_addr[0] & (\memory|mem[0][30]~q )) # (rd_addr[0] & ((\memory|mem[1][30]~q ))) ) ) )

	.dataa(!\memory|mem[2][30]~q ),
	.datab(!rd_addr[0]),
	.datac(!\memory|mem[0][30]~q ),
	.datad(!\memory|mem[1][30]~q ),
	.datae(!\memory|mem[3][30]~q ),
	.dataf(!rd_addr[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux1~1 .extended_lut = "off";
defparam \memory|Mux1~1 .lut_mask = 64'h0C3F0C3F44447777;
defparam \memory|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N36
arriaii_lcell_comb \memory|Mux1~2 (
// Equation(s):
// \memory|Mux1~2_combout  = ( rd_addr[2] & ( \memory|Mux1~1_combout  & ( \memory|Mux1~0_combout  ) ) ) # ( !rd_addr[2] & ( \memory|Mux1~1_combout  ) ) # ( rd_addr[2] & ( !\memory|Mux1~1_combout  & ( \memory|Mux1~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|Mux1~0_combout ),
	.datad(gnd),
	.datae(!rd_addr[2]),
	.dataf(!\memory|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux1~2 .extended_lut = "off";
defparam \memory|Mux1~2 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \memory|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y39_N37
dffeas \memory|rd_data_buf[1][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|Mux1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[1][30] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[1][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y39_N39
dffeas \memory|rd_data_buf[2][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|rd_data_buf[1][30]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[2][30] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[2][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y41_N14
arriaii_lcell_comb \memory|rd_data[30]~feeder (
// Equation(s):
// \memory|rd_data[30]~feeder_combout  = ( \memory|rd_data_buf[2][30]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data_buf[2][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|rd_data[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|rd_data[30]~feeder .extended_lut = "off";
defparam \memory|rd_data[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|rd_data[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y41_N15
dffeas \memory|rd_data[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|rd_data[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data[30] .is_wysiwyg = "true";
defparam \memory|rd_data[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N20
arriaii_lcell_comb \Add1~155 (
// Equation(s):
// \Add1~155_sumout  = SUM(( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [30]))) # (\always2~1_combout  & (\Add1~153_combout )))) # (\Add1~0_combout  & (((\Add1~153_combout )))) ) + ( GND ) + ( \Add1~151  ))
// \Add1~156  = CARRY(( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [30]))) # (\always2~1_combout  & (\Add1~153_combout )))) # (\Add1~0_combout  & (((\Add1~153_combout )))) ) + ( GND ) + ( \Add1~151  ))

	.dataa(!\Add1~0_combout ),
	.datab(!\always2~1_combout ),
	.datac(!\Add1~153_combout ),
	.datad(!\memory|rd_data [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~151 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~155_sumout ),
	.cout(\Add1~156 ),
	.shareout());
// synopsys translate_off
defparam \Add1~155 .extended_lut = "off";
defparam \Add1~155 .lut_mask = 64'h0000FFFF0000078F;
defparam \Add1~155 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y40_N20
arriaii_lcell_comb \cntr_val_out~30 (
// Equation(s):
// \cntr_val_out~30_combout  = ( \cntr_val_vld~0_combout  & ( \Add1~155_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cntr_val_vld~0_combout ),
	.dataf(!\Add1~155_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntr_val_out~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntr_val_out~30 .extended_lut = "off";
defparam \cntr_val_out~30 .lut_mask = 64'h000000000000FFFF;
defparam \cntr_val_out~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y37_N23
dffeas \data_bypass[1][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~160_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\init~q ),
	.sload(gnd),
	.ena(\data_bypass[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[1][31] .is_wysiwyg = "true";
defparam \data_bypass[1][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y37_N39
dffeas \data_bypass[2][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[1][31]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[2][31] .is_wysiwyg = "true";
defparam \data_bypass[2][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y37_N11
dffeas \data_bypass[3][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_bypass[2][31]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_bypass[3][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_bypass[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_bypass[3][31] .is_wysiwyg = "true";
defparam \data_bypass[3][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N10
arriaii_lcell_comb \Add1~158 (
// Equation(s):
// \Add1~158_combout  = ( \data_bypass[3][31]~q  & ( \Add1~2_combout  & ( (!\Add1~1_combout  & (\data_bypass[1][31]~q )) # (\Add1~1_combout  & ((\data_bypass[2][31]~q ))) ) ) ) # ( !\data_bypass[3][31]~q  & ( \Add1~2_combout  & ( (!\Add1~1_combout  & 
// (\data_bypass[1][31]~q )) # (\Add1~1_combout  & ((\data_bypass[2][31]~q ))) ) ) ) # ( \data_bypass[3][31]~q  & ( !\Add1~2_combout  & ( (!\Add1~1_combout ) # (\data_bypass[2][31]~q ) ) ) ) # ( !\data_bypass[3][31]~q  & ( !\Add1~2_combout  & ( 
// (\Add1~1_combout  & \data_bypass[2][31]~q ) ) ) )

	.dataa(!\Add1~1_combout ),
	.datab(gnd),
	.datac(!\data_bypass[1][31]~q ),
	.datad(!\data_bypass[2][31]~q ),
	.datae(!\data_bypass[3][31]~q ),
	.dataf(!\Add1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~158 .extended_lut = "off";
defparam \Add1~158 .lut_mask = 64'h0055AAFF0A5F0A5F;
defparam \Add1~158 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y39_N2
arriaii_lcell_comb \wr_data_in[31]~31 (
// Equation(s):
// \wr_data_in[31]~31_combout  = ( \Add1~160_sumout  & ( !\init~q  ) )

	.dataa(!\init~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~160_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_data_in[31]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_data_in[31]~31 .extended_lut = "off";
defparam \wr_data_in[31]~31 .lut_mask = 64'h00000000AAAAAAAA;
defparam \wr_data_in[31]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y39_N1
dffeas \memory|mem[4][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[4][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[4][31] .is_wysiwyg = "true";
defparam \memory|mem[4][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y39_N36
arriaii_lcell_comb \memory|mem[5][31]~feeder (
// Equation(s):
// \memory|mem[5][31]~feeder_combout  = ( \wr_data_in[31]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_data_in[31]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[5][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[5][31]~feeder .extended_lut = "off";
defparam \memory|mem[5][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|mem[5][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y39_N37
dffeas \memory|mem[5][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|mem[5][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[5][10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[5][31] .is_wysiwyg = "true";
defparam \memory|mem[5][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y39_N13
dffeas \memory|mem[6][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[6][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[6][31] .is_wysiwyg = "true";
defparam \memory|mem[6][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y39_N26
arriaii_lcell_comb \memory|mem[7][31]~feeder (
// Equation(s):
// \memory|mem[7][31]~feeder_combout  = ( \wr_data_in[31]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_data_in[31]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[7][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[7][31]~feeder .extended_lut = "off";
defparam \memory|mem[7][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|mem[7][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y39_N27
dffeas \memory|mem[7][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|mem[7][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[7][11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[7][31] .is_wysiwyg = "true";
defparam \memory|mem[7][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y39_N12
arriaii_lcell_comb \memory|Mux0~0 (
// Equation(s):
// \memory|Mux0~0_combout  = ( \memory|mem[6][31]~q  & ( \memory|mem[7][31]~q  & ( ((!rd_addr[0] & (\memory|mem[4][31]~q )) # (rd_addr[0] & ((\memory|mem[5][31]~q )))) # (rd_addr[1]) ) ) ) # ( !\memory|mem[6][31]~q  & ( \memory|mem[7][31]~q  & ( (!rd_addr[1] 
// & ((!rd_addr[0] & (\memory|mem[4][31]~q )) # (rd_addr[0] & ((\memory|mem[5][31]~q ))))) # (rd_addr[1] & (rd_addr[0])) ) ) ) # ( \memory|mem[6][31]~q  & ( !\memory|mem[7][31]~q  & ( (!rd_addr[1] & ((!rd_addr[0] & (\memory|mem[4][31]~q )) # (rd_addr[0] & 
// ((\memory|mem[5][31]~q ))))) # (rd_addr[1] & (!rd_addr[0])) ) ) ) # ( !\memory|mem[6][31]~q  & ( !\memory|mem[7][31]~q  & ( (!rd_addr[1] & ((!rd_addr[0] & (\memory|mem[4][31]~q )) # (rd_addr[0] & ((\memory|mem[5][31]~q ))))) ) ) )

	.dataa(!rd_addr[1]),
	.datab(!rd_addr[0]),
	.datac(!\memory|mem[4][31]~q ),
	.datad(!\memory|mem[5][31]~q ),
	.datae(!\memory|mem[6][31]~q ),
	.dataf(!\memory|mem[7][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux0~0 .extended_lut = "off";
defparam \memory|Mux0~0 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \memory|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y39_N3
dffeas \memory|mem[1][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wr_data_in[31]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[1][15]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[1][31] .is_wysiwyg = "true";
defparam \memory|mem[1][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y39_N23
dffeas \memory|mem[3][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[3][14]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[3][31] .is_wysiwyg = "true";
defparam \memory|mem[3][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y39_N25
dffeas \memory|mem[0][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[0][27]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[0][31] .is_wysiwyg = "true";
defparam \memory|mem[0][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y39_N21
dffeas \memory|mem[2][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_in[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[2][27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[2][31] .is_wysiwyg = "true";
defparam \memory|mem[2][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y39_N20
arriaii_lcell_comb \memory|Mux0~1 (
// Equation(s):
// \memory|Mux0~1_combout  = ( \memory|mem[2][31]~q  & ( rd_addr[1] & ( (!rd_addr[0]) # (\memory|mem[3][31]~q ) ) ) ) # ( !\memory|mem[2][31]~q  & ( rd_addr[1] & ( (\memory|mem[3][31]~q  & rd_addr[0]) ) ) ) # ( \memory|mem[2][31]~q  & ( !rd_addr[1] & ( 
// (!rd_addr[0] & ((\memory|mem[0][31]~q ))) # (rd_addr[0] & (\memory|mem[1][31]~q )) ) ) ) # ( !\memory|mem[2][31]~q  & ( !rd_addr[1] & ( (!rd_addr[0] & ((\memory|mem[0][31]~q ))) # (rd_addr[0] & (\memory|mem[1][31]~q )) ) ) )

	.dataa(!\memory|mem[1][31]~q ),
	.datab(!\memory|mem[3][31]~q ),
	.datac(!\memory|mem[0][31]~q ),
	.datad(!rd_addr[0]),
	.datae(!\memory|mem[2][31]~q ),
	.dataf(!rd_addr[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux0~1 .extended_lut = "off";
defparam \memory|Mux0~1 .lut_mask = 64'h0F550F550033FF33;
defparam \memory|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y39_N8
arriaii_lcell_comb \memory|Mux0~2 (
// Equation(s):
// \memory|Mux0~2_combout  = ( rd_addr[2] & ( \memory|Mux0~1_combout  & ( \memory|Mux0~0_combout  ) ) ) # ( !rd_addr[2] & ( \memory|Mux0~1_combout  ) ) # ( rd_addr[2] & ( !\memory|Mux0~1_combout  & ( \memory|Mux0~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|Mux0~0_combout ),
	.datad(gnd),
	.datae(!rd_addr[2]),
	.dataf(!\memory|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|Mux0~2 .extended_lut = "off";
defparam \memory|Mux0~2 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \memory|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y39_N9
dffeas \memory|rd_data_buf[1][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|Mux0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[1][31] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[1][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y39_N15
dffeas \memory|rd_data_buf[2][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|rd_data_buf[1][31]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data_buf[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data_buf[2][31] .is_wysiwyg = "true";
defparam \memory|rd_data_buf[2][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y37_N36
arriaii_lcell_comb \memory|rd_data[31]~feeder (
// Equation(s):
// \memory|rd_data[31]~feeder_combout  = ( \memory|rd_data_buf[2][31]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data_buf[2][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|rd_data[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|rd_data[31]~feeder .extended_lut = "off";
defparam \memory|rd_data[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|rd_data[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y37_N37
dffeas \memory|rd_data[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|rd_data[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|rd_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|rd_data[31] .is_wysiwyg = "true";
defparam \memory|rd_data[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N22
arriaii_lcell_comb \Add1~160 (
// Equation(s):
// \Add1~160_sumout  = SUM(( GND ) + ( (!\Add1~0_combout  & ((!\always2~1_combout  & ((\memory|rd_data [31]))) # (\always2~1_combout  & (\Add1~158_combout )))) # (\Add1~0_combout  & (((\Add1~158_combout )))) ) + ( \Add1~156  ))

	.dataa(!\Add1~0_combout ),
	.datab(!\always2~1_combout ),
	.datac(!\Add1~158_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|rd_data [31]),
	.datag(gnd),
	.cin(\Add1~156 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~160_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~160 .extended_lut = "off";
defparam \Add1~160 .lut_mask = 64'h0000F87000000000;
defparam \Add1~160 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N16
arriaii_lcell_comb \cntr_val_out~31 (
// Equation(s):
// \cntr_val_out~31_combout  = (\cntr_val_vld~0_combout  & \Add1~160_sumout )

	.dataa(!\cntr_val_vld~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add1~160_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntr_val_out~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntr_val_out~31 .extended_lut = "off";
defparam \cntr_val_out~31 .lut_mask = 64'h0055005500550055;
defparam \cntr_val_out~31 .shared_arith = "off";
// synopsys translate_on

assign cntr_val_out[0] = \cntr_val_out[0]~output_o ;

assign cntr_val_out[1] = \cntr_val_out[1]~output_o ;

assign cntr_val_out[2] = \cntr_val_out[2]~output_o ;

assign cntr_val_out[3] = \cntr_val_out[3]~output_o ;

assign cntr_val_out[4] = \cntr_val_out[4]~output_o ;

assign cntr_val_out[5] = \cntr_val_out[5]~output_o ;

assign cntr_val_out[6] = \cntr_val_out[6]~output_o ;

assign cntr_val_out[7] = \cntr_val_out[7]~output_o ;

assign cntr_val_out[8] = \cntr_val_out[8]~output_o ;

assign cntr_val_out[9] = \cntr_val_out[9]~output_o ;

assign cntr_val_out[10] = \cntr_val_out[10]~output_o ;

assign cntr_val_out[11] = \cntr_val_out[11]~output_o ;

assign cntr_val_out[12] = \cntr_val_out[12]~output_o ;

assign cntr_val_out[13] = \cntr_val_out[13]~output_o ;

assign cntr_val_out[14] = \cntr_val_out[14]~output_o ;

assign cntr_val_out[15] = \cntr_val_out[15]~output_o ;

assign cntr_val_out[16] = \cntr_val_out[16]~output_o ;

assign cntr_val_out[17] = \cntr_val_out[17]~output_o ;

assign cntr_val_out[18] = \cntr_val_out[18]~output_o ;

assign cntr_val_out[19] = \cntr_val_out[19]~output_o ;

assign cntr_val_out[20] = \cntr_val_out[20]~output_o ;

assign cntr_val_out[21] = \cntr_val_out[21]~output_o ;

assign cntr_val_out[22] = \cntr_val_out[22]~output_o ;

assign cntr_val_out[23] = \cntr_val_out[23]~output_o ;

assign cntr_val_out[24] = \cntr_val_out[24]~output_o ;

assign cntr_val_out[25] = \cntr_val_out[25]~output_o ;

assign cntr_val_out[26] = \cntr_val_out[26]~output_o ;

assign cntr_val_out[27] = \cntr_val_out[27]~output_o ;

assign cntr_val_out[28] = \cntr_val_out[28]~output_o ;

assign cntr_val_out[29] = \cntr_val_out[29]~output_o ;

assign cntr_val_out[30] = \cntr_val_out[30]~output_o ;

assign cntr_val_out[31] = \cntr_val_out[31]~output_o ;

assign cntr_val_vld = \cntr_val_vld~output_o ;

assign init_done = \init_done~output_o ;

endmodule
