{"sha": "2376caf911f027b072c236b6a91f152a7ffe4f67", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MjM3NmNhZjkxMWYwMjdiMDcyYzIzNmI2YTkxZjE1MmE3ZmZlNGY2Nw==", "commit": {"author": {"name": "Thomas Preud'homme", "email": "thomas.preudhomme@arm.com", "date": "2017-07-14T15:26:19Z"}, "committer": {"name": "Thomas Preud'homme", "email": "thopre01@gcc.gnu.org", "date": "2017-07-14T15:26:19Z"}, "message": "[ARM] Add support for ARM Cortex-R52 processor\n\n2017-07-14  Thomas Preud'homme  <thomas.preudhomme@arm.com>\n\n    gcc/\n    * config/arm/arm-cpus.in (cortex-r52): Add new entry.\n    (armv8-r): Set ARM Cortex-R52 as default CPU.\n    * config/arm/arm-tables.opt: Regenerate.\n    * config/arm/arm-tune.md: Regenerate.\n    * config/arm/driver-arm.c (arm_cpu_table): Add entry for ARM\n    Cortex-R52.\n    * doc/invoke.texi: Mention -mtune=cortex-r52 and availability of fp.dp\n    extension for -mcpu=cortex-r52.\n\nFrom-SVN: r250205", "tree": {"sha": "077d20386859472a7a11c0d1984c5485bc5d6028", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/077d20386859472a7a11c0d1984c5485bc5d6028"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/2376caf911f027b072c236b6a91f152a7ffe4f67", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2376caf911f027b072c236b6a91f152a7ffe4f67", "html_url": "https://github.com/Rust-GCC/gccrs/commit/2376caf911f027b072c236b6a91f152a7ffe4f67", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2376caf911f027b072c236b6a91f152a7ffe4f67/comments", "author": {"login": "RoboTux", "id": 272327, "node_id": "MDQ6VXNlcjI3MjMyNw==", "avatar_url": "https://avatars.githubusercontent.com/u/272327?v=4", "gravatar_id": "", "url": "https://api.github.com/users/RoboTux", "html_url": "https://github.com/RoboTux", "followers_url": "https://api.github.com/users/RoboTux/followers", "following_url": "https://api.github.com/users/RoboTux/following{/other_user}", "gists_url": "https://api.github.com/users/RoboTux/gists{/gist_id}", "starred_url": "https://api.github.com/users/RoboTux/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/RoboTux/subscriptions", "organizations_url": "https://api.github.com/users/RoboTux/orgs", "repos_url": "https://api.github.com/users/RoboTux/repos", "events_url": "https://api.github.com/users/RoboTux/events{/privacy}", "received_events_url": "https://api.github.com/users/RoboTux/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "c8d61ab863c188267b8bab3c4d0db2b9e91047c0", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c8d61ab863c188267b8bab3c4d0db2b9e91047c0", "html_url": "https://github.com/Rust-GCC/gccrs/commit/c8d61ab863c188267b8bab3c4d0db2b9e91047c0"}], "stats": {"total": 34, "additions": 30, "deletions": 4}, "files": [{"sha": "4fb6a924b0c2309907b7a4ed68ddde29b9fe74fe", "filename": "gcc/ChangeLog", "status": "modified", "additions": 11, "deletions": 0, "changes": 11, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2376caf911f027b072c236b6a91f152a7ffe4f67/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2376caf911f027b072c236b6a91f152a7ffe4f67/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=2376caf911f027b072c236b6a91f152a7ffe4f67", "patch": "@@ -1,3 +1,14 @@\n+2017-07-14  Thomas Preud'homme  <thomas.preudhomme@arm.com>\n+\n+\t* config/arm/arm-cpus.in (cortex-r52): Add new entry.\n+\t(armv8-r): Set ARM Cortex-R52 as default CPU.\n+\t* config/arm/arm-tables.opt: Regenerate.\n+\t* config/arm/arm-tune.md: Regenerate.\n+\t* config/arm/driver-arm.c (arm_cpu_table): Add entry for ARM\n+\tCortex-R52.\n+\t* doc/invoke.texi: Mention -mtune=cortex-r52 and availability of fp.dp\n+\textension for -mcpu=cortex-r52.\n+\n 2017-07-14  Thomas Preud'homme  <thomas.preudhomme@arm.com>\n \n \t* config/arm/arm-isa.h (isa_bit_FP_ARMv8): Delete enumerator."}, {"sha": "d009a9e18acb093aefe0f9d8d6de49489fc2325c", "filename": "gcc/config/arm/arm-cpus.in", "status": "modified", "additions": 11, "deletions": 1, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2376caf911f027b072c236b6a91f152a7ffe4f67/gcc%2Fconfig%2Farm%2Farm-cpus.in", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2376caf911f027b072c236b6a91f152a7ffe4f67/gcc%2Fconfig%2Farm%2Farm-cpus.in", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Farm-cpus.in?ref=2376caf911f027b072c236b6a91f152a7ffe4f67", "patch": "@@ -381,7 +381,7 @@ begin arch armv8-m.main\n end arch armv8-m.main\n \n begin arch armv8-r\n- tune for cortex-r4\n+ tune for cortex-r52\n  tune flags CO_PROC\n  base 8R\n  profile R\n@@ -1315,6 +1315,16 @@ begin cpu cortex-m33\n  costs v7m\n end cpu cortex-m33\n \n+# V8 R-profile implementations.\n+begin cpu cortex-r52\n+ cname cortexr52\n+ tune flags LDSCHED\n+ architecture armv8-r+crc+simd\n+ fpu neon-fp-armv8\n+ option nofp.dp remove FP_DBL ALL_SIMD\n+ costs cortex\n+end cpu cortex-r52\n+\n # FPU entries\n # format:\n # begin fpu <name>"}, {"sha": "4e508b1555a77628ff6e7cfea39c98b87caa840a", "filename": "gcc/config/arm/arm-tables.opt", "status": "modified", "additions": 3, "deletions": 0, "changes": 3, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2376caf911f027b072c236b6a91f152a7ffe4f67/gcc%2Fconfig%2Farm%2Farm-tables.opt", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2376caf911f027b072c236b6a91f152a7ffe4f67/gcc%2Fconfig%2Farm%2Farm-tables.opt", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Farm-tables.opt?ref=2376caf911f027b072c236b6a91f152a7ffe4f67", "patch": "@@ -357,6 +357,9 @@ Enum(processor_type) String(cortex-m23) Value( TARGET_CPU_cortexm23)\n EnumValue\n Enum(processor_type) String(cortex-m33) Value( TARGET_CPU_cortexm33)\n \n+EnumValue\n+Enum(processor_type) String(cortex-r52) Value( TARGET_CPU_cortexr52)\n+\n Enum\n Name(arm_arch) Type(int)\n Known ARM architectures (for use with the -march= option):"}, {"sha": "1b3f7a94cc78fac8abf1042ef60c81a74eaf24eb", "filename": "gcc/config/arm/arm-tune.md", "status": "modified", "additions": 2, "deletions": 1, "changes": 3, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2376caf911f027b072c236b6a91f152a7ffe4f67/gcc%2Fconfig%2Farm%2Farm-tune.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2376caf911f027b072c236b6a91f152a7ffe4f67/gcc%2Fconfig%2Farm%2Farm-tune.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Farm-tune.md?ref=2376caf911f027b072c236b6a91f152a7ffe4f67", "patch": "@@ -57,5 +57,6 @@\n \tcortexa73,exynosm1,xgene1,\n \tcortexa57cortexa53,cortexa72cortexa53,cortexa73cortexa35,\n \tcortexa73cortexa53,cortexa55,cortexa75,\n-\tcortexa75cortexa55,cortexm23,cortexm33\"\n+\tcortexa75cortexa55,cortexm23,cortexm33,\n+\tcortexr52\"\n \t(const (symbol_ref \"((enum attr_tune) arm_tune)\")))"}, {"sha": "5c29b94caaba4ff6f89a191f1d8edcf10431c0b3", "filename": "gcc/config/arm/driver-arm.c", "status": "modified", "additions": 1, "deletions": 0, "changes": 1, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2376caf911f027b072c236b6a91f152a7ffe4f67/gcc%2Fconfig%2Farm%2Fdriver-arm.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2376caf911f027b072c236b6a91f152a7ffe4f67/gcc%2Fconfig%2Farm%2Fdriver-arm.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fdriver-arm.c?ref=2376caf911f027b072c236b6a91f152a7ffe4f67", "patch": "@@ -58,6 +58,7 @@ static struct vendor_cpu arm_cpu_table[] = {\n     {\"0xc15\", \"armv7-r\", \"cortex-r5\"},\n     {\"0xc17\", \"armv7-r\", \"cortex-r7\"},\n     {\"0xc18\", \"armv7-r\", \"cortex-r8\"},\n+    {\"0xd13\", \"armv8-r+crc\", \"cortex-r52\"},\n     {\"0xc20\", \"armv6-m\", \"cortex-m0\"},\n     {\"0xc21\", \"armv6-m\", \"cortex-m1\"},\n     {\"0xc23\", \"armv7-m\", \"cortex-m3\"},"}, {"sha": "9cf85d10890aa86e3440fe8a7517c015c0f46279", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2376caf911f027b072c236b6a91f152a7ffe4f67/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2376caf911f027b072c236b6a91f152a7ffe4f67/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=2376caf911f027b072c236b6a91f152a7ffe4f67", "patch": "@@ -15540,7 +15540,7 @@ Permissible names are: @samp{arm2}, @samp{arm250},\n @samp{cortex-a32}, @samp{cortex-a35}, @samp{cortex-a53}, @samp{cortex-a55},\n @samp{cortex-a57}, @samp{cortex-a72}, @samp{cortex-a73}, @samp{cortex-a75},\n @samp{cortex-r4}, @samp{cortex-r4f}, @samp{cortex-r5}, @samp{cortex-r7},\n-@samp{cortex-r8},\n+@samp{cortex-r8}, @samp{cortex-r52},\n @samp{cortex-m33},\n @samp{cortex-m23},\n @samp{cortex-m7},\n@@ -15630,7 +15630,7 @@ Disables the floating-point and SIMD instructions on\n \n @item +nofp.dp\n Disables the double-precision component of the floating-point instructions\n-on @samp{cortex-r5} and @samp{cortex-m7}.\n+on @samp{cortex-r5}, @samp{cortex-r52} and @samp{cortex-m7}.\n \n @item +nosimd\n Disables the SIMD (but not floating-point) instructions on"}]}