// Seed: 1968462641
module module_0 (
    input tri id_0,
    output wand id_1
    , id_10,
    input tri1 module_0,
    output wor id_3,
    output tri id_4,
    input supply1 id_5,
    input supply0 id_6,
    input supply1 id_7,
    input supply1 id_8
);
  wand id_11 = 1;
  assign module_1.type_13 = 0;
  wire id_12;
endmodule
module module_1 (
    output logic id_0,
    output wand id_1,
    input tri id_2,
    input wire id_3,
    output supply1 id_4,
    input supply1 id_5,
    output supply0 id_6,
    output supply1 id_7,
    input supply1 id_8,
    input wor id_9,
    output wire id_10
);
  initial begin : LABEL_0
    if (id_2 ==? 1) id_0 <= id_0++;
  end
  module_0 modCall_1 (
      id_2,
      id_7,
      id_2,
      id_7,
      id_7,
      id_2,
      id_8,
      id_8,
      id_3
  );
endmodule
