ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccpPTCLl.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32l4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32l4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB132:
   1:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l4xx_hal_msp.c **** /**
   3:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32l4xx_hal_msp.c ****   * @file         stm32l4xx_hal_msp.c
   5:Core/Src/stm32l4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32l4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32l4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32l4xx_hal_msp.c ****   *
  10:Core/Src/stm32l4xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32l4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32l4xx_hal_msp.c ****   *
  13:Core/Src/stm32l4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32l4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32l4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32l4xx_hal_msp.c ****   *
  17:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32l4xx_hal_msp.c ****   */
  19:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32l4xx_hal_msp.c **** 
  21:Core/Src/stm32l4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32l4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32l4xx_hal_msp.c **** 
  24:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32l4xx_hal_msp.c **** 
  26:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32l4xx_hal_msp.c **** 
  28:Core/Src/stm32l4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccpPTCLl.s 			page 2


  31:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32l4xx_hal_msp.c **** 
  33:Core/Src/stm32l4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32l4xx_hal_msp.c **** 
  36:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32l4xx_hal_msp.c **** 
  38:Core/Src/stm32l4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32l4xx_hal_msp.c **** 
  41:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32l4xx_hal_msp.c **** 
  43:Core/Src/stm32l4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32l4xx_hal_msp.c **** 
  46:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32l4xx_hal_msp.c **** 
  48:Core/Src/stm32l4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32l4xx_hal_msp.c **** 
  51:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32l4xx_hal_msp.c **** 
  53:Core/Src/stm32l4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32l4xx_hal_msp.c **** 
  56:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32l4xx_hal_msp.c **** 
  58:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32l4xx_hal_msp.c **** 
  60:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32l4xx_hal_msp.c **** /**
  62:Core/Src/stm32l4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32l4xx_hal_msp.c ****   */
  64:Core/Src/stm32l4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32l4xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32l4xx_hal_msp.c **** 
  68:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32l4xx_hal_msp.c **** 
  70:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 70 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 70 3 view .LVU2
  39              		.loc 1 70 3 view .LVU3
  40 0002 0A4B     		ldr	r3, .L3
  41 0004 1A6E     		ldr	r2, [r3, #96]
  42 0006 42F00102 		orr	r2, r2, #1
  43 000a 1A66     		str	r2, [r3, #96]
  44              		.loc 1 70 3 view .LVU4
  45 000c 1A6E     		ldr	r2, [r3, #96]
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccpPTCLl.s 			page 3


  46 000e 02F00102 		and	r2, r2, #1
  47 0012 0092     		str	r2, [sp]
  48              		.loc 1 70 3 view .LVU5
  49 0014 009A     		ldr	r2, [sp]
  50              	.LBE2:
  51              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  52              		.loc 1 71 3 view .LVU7
  53              	.LBB3:
  54              		.loc 1 71 3 view .LVU8
  55              		.loc 1 71 3 view .LVU9
  56 0016 9A6D     		ldr	r2, [r3, #88]
  57 0018 42F08052 		orr	r2, r2, #268435456
  58 001c 9A65     		str	r2, [r3, #88]
  59              		.loc 1 71 3 view .LVU10
  60 001e 9B6D     		ldr	r3, [r3, #88]
  61 0020 03F08053 		and	r3, r3, #268435456
  62 0024 0193     		str	r3, [sp, #4]
  63              		.loc 1 71 3 view .LVU11
  64 0026 019B     		ldr	r3, [sp, #4]
  65              	.LBE3:
  66              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32l4xx_hal_msp.c **** 
  73:Core/Src/stm32l4xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32l4xx_hal_msp.c **** 
  75:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32l4xx_hal_msp.c **** 
  77:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32l4xx_hal_msp.c **** }
  67              		.loc 1 78 1 is_stmt 0 view .LVU13
  68 0028 02B0     		add	sp, sp, #8
  69              		.cfi_def_cfa_offset 0
  70              		@ sp needed
  71 002a 7047     		bx	lr
  72              	.L4:
  73              		.align	2
  74              	.L3:
  75 002c 00100240 		.word	1073876992
  76              		.cfi_endproc
  77              	.LFE132:
  79              		.section	.text.HAL_UART_MspInit,"ax",%progbits
  80              		.align	1
  81              		.global	HAL_UART_MspInit
  82              		.syntax unified
  83              		.thumb
  84              		.thumb_func
  86              	HAL_UART_MspInit:
  87              	.LVL0:
  88              	.LFB133:
  79:Core/Src/stm32l4xx_hal_msp.c **** 
  80:Core/Src/stm32l4xx_hal_msp.c **** /**
  81:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP Initialization
  82:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
  84:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
  85:Core/Src/stm32l4xx_hal_msp.c **** */
  86:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccpPTCLl.s 			page 4


  87:Core/Src/stm32l4xx_hal_msp.c **** {
  89              		.loc 1 87 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 184
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		.loc 1 87 1 is_stmt 0 view .LVU15
  94 0000 10B5     		push	{r4, lr}
  95              		.cfi_def_cfa_offset 8
  96              		.cfi_offset 4, -8
  97              		.cfi_offset 14, -4
  98 0002 AEB0     		sub	sp, sp, #184
  99              		.cfi_def_cfa_offset 192
 100 0004 0446     		mov	r4, r0
  88:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 101              		.loc 1 88 3 is_stmt 1 view .LVU16
 102              		.loc 1 88 20 is_stmt 0 view .LVU17
 103 0006 0021     		movs	r1, #0
 104 0008 2991     		str	r1, [sp, #164]
 105 000a 2A91     		str	r1, [sp, #168]
 106 000c 2B91     		str	r1, [sp, #172]
 107 000e 2C91     		str	r1, [sp, #176]
 108 0010 2D91     		str	r1, [sp, #180]
  89:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 109              		.loc 1 89 3 is_stmt 1 view .LVU18
 110              		.loc 1 89 28 is_stmt 0 view .LVU19
 111 0012 9422     		movs	r2, #148
 112 0014 04A8     		add	r0, sp, #16
 113              	.LVL1:
 114              		.loc 1 89 28 view .LVU20
 115 0016 FFF7FEFF 		bl	memset
 116              	.LVL2:
  90:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==LPUART1)
 117              		.loc 1 90 3 is_stmt 1 view .LVU21
 118              		.loc 1 90 11 is_stmt 0 view .LVU22
 119 001a 2368     		ldr	r3, [r4]
 120              		.loc 1 90 5 view .LVU23
 121 001c 304A     		ldr	r2, .L15
 122 001e 9342     		cmp	r3, r2
 123 0020 04D0     		beq	.L11
  91:Core/Src/stm32l4xx_hal_msp.c ****   {
  92:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspInit 0 */
  93:Core/Src/stm32l4xx_hal_msp.c **** 
  94:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspInit 0 */
  95:Core/Src/stm32l4xx_hal_msp.c **** 
  96:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
  97:Core/Src/stm32l4xx_hal_msp.c ****   */
  98:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
  99:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 100:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 101:Core/Src/stm32l4xx_hal_msp.c ****     {
 102:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 103:Core/Src/stm32l4xx_hal_msp.c ****     }
 104:Core/Src/stm32l4xx_hal_msp.c **** 
 105:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 106:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_LPUART1_CLK_ENABLE();
 107:Core/Src/stm32l4xx_hal_msp.c **** 
 108:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccpPTCLl.s 			page 5


 109:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 110:Core/Src/stm32l4xx_hal_msp.c ****     /**LPUART1 GPIO Configuration
 111:Core/Src/stm32l4xx_hal_msp.c ****     PG7     ------> LPUART1_TX
 112:Core/Src/stm32l4xx_hal_msp.c ****     PG8     ------> LPUART1_RX
 113:Core/Src/stm32l4xx_hal_msp.c ****     */
 114:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 115:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 116:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 117:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 118:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 119:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 120:Core/Src/stm32l4xx_hal_msp.c **** 
 121:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspInit 1 */
 122:Core/Src/stm32l4xx_hal_msp.c **** 
 123:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspInit 1 */
 124:Core/Src/stm32l4xx_hal_msp.c ****   }
 125:Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==USART3)
 124              		.loc 1 125 8 is_stmt 1 view .LVU24
 125              		.loc 1 125 10 is_stmt 0 view .LVU25
 126 0022 304A     		ldr	r2, .L15+4
 127 0024 9342     		cmp	r3, r2
 128 0026 2FD0     		beq	.L12
 129              	.L5:
 126:Core/Src/stm32l4xx_hal_msp.c ****   {
 127:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 0 */
 128:Core/Src/stm32l4xx_hal_msp.c **** 
 129:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 0 */
 130:Core/Src/stm32l4xx_hal_msp.c **** 
 131:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 132:Core/Src/stm32l4xx_hal_msp.c ****   */
 133:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 134:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 135:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 136:Core/Src/stm32l4xx_hal_msp.c ****     {
 137:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 138:Core/Src/stm32l4xx_hal_msp.c ****     }
 139:Core/Src/stm32l4xx_hal_msp.c **** 
 140:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 141:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_ENABLE();
 142:Core/Src/stm32l4xx_hal_msp.c **** 
 143:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 144:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 145:Core/Src/stm32l4xx_hal_msp.c ****     PD8     ------> USART3_TX
 146:Core/Src/stm32l4xx_hal_msp.c ****     PD9     ------> USART3_RX
 147:Core/Src/stm32l4xx_hal_msp.c ****     */
 148:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 149:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 150:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 151:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 152:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 153:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 154:Core/Src/stm32l4xx_hal_msp.c **** 
 155:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 156:Core/Src/stm32l4xx_hal_msp.c **** 
 157:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 1 */
 158:Core/Src/stm32l4xx_hal_msp.c ****   }
 159:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccpPTCLl.s 			page 6


 160:Core/Src/stm32l4xx_hal_msp.c **** }
 130              		.loc 1 160 1 view .LVU26
 131 0028 2EB0     		add	sp, sp, #184
 132              		.cfi_remember_state
 133              		.cfi_def_cfa_offset 8
 134              		@ sp needed
 135 002a 10BD     		pop	{r4, pc}
 136              	.LVL3:
 137              	.L11:
 138              		.cfi_restore_state
  98:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 139              		.loc 1 98 5 is_stmt 1 view .LVU27
  98:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 140              		.loc 1 98 40 is_stmt 0 view .LVU28
 141 002c 2023     		movs	r3, #32
 142 002e 0493     		str	r3, [sp, #16]
  99:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 143              		.loc 1 99 5 is_stmt 1 view .LVU29
 100:Core/Src/stm32l4xx_hal_msp.c ****     {
 144              		.loc 1 100 5 view .LVU30
 100:Core/Src/stm32l4xx_hal_msp.c ****     {
 145              		.loc 1 100 9 is_stmt 0 view .LVU31
 146 0030 04A8     		add	r0, sp, #16
 147 0032 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 148              	.LVL4:
 100:Core/Src/stm32l4xx_hal_msp.c ****     {
 149              		.loc 1 100 8 discriminator 1 view .LVU32
 150 0036 20BB     		cbnz	r0, .L13
 151              	.L7:
 106:Core/Src/stm32l4xx_hal_msp.c **** 
 152              		.loc 1 106 5 is_stmt 1 view .LVU33
 153              	.LBB4:
 106:Core/Src/stm32l4xx_hal_msp.c **** 
 154              		.loc 1 106 5 view .LVU34
 106:Core/Src/stm32l4xx_hal_msp.c **** 
 155              		.loc 1 106 5 view .LVU35
 156 0038 2B4B     		ldr	r3, .L15+8
 157 003a DA6D     		ldr	r2, [r3, #92]
 158 003c 42F00102 		orr	r2, r2, #1
 159 0040 DA65     		str	r2, [r3, #92]
 106:Core/Src/stm32l4xx_hal_msp.c **** 
 160              		.loc 1 106 5 view .LVU36
 161 0042 DA6D     		ldr	r2, [r3, #92]
 162 0044 02F00102 		and	r2, r2, #1
 163 0048 0092     		str	r2, [sp]
 106:Core/Src/stm32l4xx_hal_msp.c **** 
 164              		.loc 1 106 5 view .LVU37
 165 004a 009A     		ldr	r2, [sp]
 166              	.LBE4:
 106:Core/Src/stm32l4xx_hal_msp.c **** 
 167              		.loc 1 106 5 view .LVU38
 108:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 168              		.loc 1 108 5 view .LVU39
 169              	.LBB5:
 108:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 170              		.loc 1 108 5 view .LVU40
 108:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccpPTCLl.s 			page 7


 171              		.loc 1 108 5 view .LVU41
 172 004c DA6C     		ldr	r2, [r3, #76]
 173 004e 42F04002 		orr	r2, r2, #64
 174 0052 DA64     		str	r2, [r3, #76]
 108:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 175              		.loc 1 108 5 view .LVU42
 176 0054 DB6C     		ldr	r3, [r3, #76]
 177 0056 03F04003 		and	r3, r3, #64
 178 005a 0193     		str	r3, [sp, #4]
 108:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 179              		.loc 1 108 5 view .LVU43
 180 005c 019B     		ldr	r3, [sp, #4]
 181              	.LBE5:
 108:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 182              		.loc 1 108 5 view .LVU44
 109:Core/Src/stm32l4xx_hal_msp.c ****     /**LPUART1 GPIO Configuration
 183              		.loc 1 109 5 view .LVU45
 184 005e FFF7FEFF 		bl	HAL_PWREx_EnableVddIO2
 185              	.LVL5:
 114:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 186              		.loc 1 114 5 view .LVU46
 114:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 187              		.loc 1 114 25 is_stmt 0 view .LVU47
 188 0062 4FF4C073 		mov	r3, #384
 189 0066 2993     		str	r3, [sp, #164]
 115:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 190              		.loc 1 115 5 is_stmt 1 view .LVU48
 115:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 191              		.loc 1 115 26 is_stmt 0 view .LVU49
 192 0068 0223     		movs	r3, #2
 193 006a 2A93     		str	r3, [sp, #168]
 116:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 194              		.loc 1 116 5 is_stmt 1 view .LVU50
 116:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 195              		.loc 1 116 26 is_stmt 0 view .LVU51
 196 006c 0023     		movs	r3, #0
 197 006e 2B93     		str	r3, [sp, #172]
 117:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 198              		.loc 1 117 5 is_stmt 1 view .LVU52
 117:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 199              		.loc 1 117 27 is_stmt 0 view .LVU53
 200 0070 0323     		movs	r3, #3
 201 0072 2C93     		str	r3, [sp, #176]
 118:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 202              		.loc 1 118 5 is_stmt 1 view .LVU54
 118:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 203              		.loc 1 118 31 is_stmt 0 view .LVU55
 204 0074 0823     		movs	r3, #8
 205 0076 2D93     		str	r3, [sp, #180]
 119:Core/Src/stm32l4xx_hal_msp.c **** 
 206              		.loc 1 119 5 is_stmt 1 view .LVU56
 207 0078 29A9     		add	r1, sp, #164
 208 007a 1C48     		ldr	r0, .L15+12
 209 007c FFF7FEFF 		bl	HAL_GPIO_Init
 210              	.LVL6:
 211 0080 D2E7     		b	.L5
 212              	.L13:
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccpPTCLl.s 			page 8


 102:Core/Src/stm32l4xx_hal_msp.c ****     }
 213              		.loc 1 102 7 view .LVU57
 214 0082 FFF7FEFF 		bl	Error_Handler
 215              	.LVL7:
 216 0086 D7E7     		b	.L7
 217              	.L12:
 133:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 218              		.loc 1 133 5 view .LVU58
 133:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 219              		.loc 1 133 40 is_stmt 0 view .LVU59
 220 0088 0423     		movs	r3, #4
 221 008a 0493     		str	r3, [sp, #16]
 134:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 222              		.loc 1 134 5 is_stmt 1 view .LVU60
 135:Core/Src/stm32l4xx_hal_msp.c ****     {
 223              		.loc 1 135 5 view .LVU61
 135:Core/Src/stm32l4xx_hal_msp.c ****     {
 224              		.loc 1 135 9 is_stmt 0 view .LVU62
 225 008c 04A8     		add	r0, sp, #16
 226 008e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 227              	.LVL8:
 135:Core/Src/stm32l4xx_hal_msp.c ****     {
 228              		.loc 1 135 8 discriminator 1 view .LVU63
 229 0092 10BB     		cbnz	r0, .L14
 230              	.L9:
 141:Core/Src/stm32l4xx_hal_msp.c **** 
 231              		.loc 1 141 5 is_stmt 1 view .LVU64
 232              	.LBB6:
 141:Core/Src/stm32l4xx_hal_msp.c **** 
 233              		.loc 1 141 5 view .LVU65
 141:Core/Src/stm32l4xx_hal_msp.c **** 
 234              		.loc 1 141 5 view .LVU66
 235 0094 144B     		ldr	r3, .L15+8
 236 0096 9A6D     		ldr	r2, [r3, #88]
 237 0098 42F48022 		orr	r2, r2, #262144
 238 009c 9A65     		str	r2, [r3, #88]
 141:Core/Src/stm32l4xx_hal_msp.c **** 
 239              		.loc 1 141 5 view .LVU67
 240 009e 9A6D     		ldr	r2, [r3, #88]
 241 00a0 02F48022 		and	r2, r2, #262144
 242 00a4 0292     		str	r2, [sp, #8]
 141:Core/Src/stm32l4xx_hal_msp.c **** 
 243              		.loc 1 141 5 view .LVU68
 244 00a6 029A     		ldr	r2, [sp, #8]
 245              	.LBE6:
 141:Core/Src/stm32l4xx_hal_msp.c **** 
 246              		.loc 1 141 5 view .LVU69
 143:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 247              		.loc 1 143 5 view .LVU70
 248              	.LBB7:
 143:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 249              		.loc 1 143 5 view .LVU71
 143:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 250              		.loc 1 143 5 view .LVU72
 251 00a8 DA6C     		ldr	r2, [r3, #76]
 252 00aa 42F00802 		orr	r2, r2, #8
 253 00ae DA64     		str	r2, [r3, #76]
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccpPTCLl.s 			page 9


 143:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 254              		.loc 1 143 5 view .LVU73
 255 00b0 DB6C     		ldr	r3, [r3, #76]
 256 00b2 03F00803 		and	r3, r3, #8
 257 00b6 0393     		str	r3, [sp, #12]
 143:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 258              		.loc 1 143 5 view .LVU74
 259 00b8 039B     		ldr	r3, [sp, #12]
 260              	.LBE7:
 143:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 261              		.loc 1 143 5 view .LVU75
 148:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 262              		.loc 1 148 5 view .LVU76
 148:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 263              		.loc 1 148 25 is_stmt 0 view .LVU77
 264 00ba 4FF44073 		mov	r3, #768
 265 00be 2993     		str	r3, [sp, #164]
 149:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 266              		.loc 1 149 5 is_stmt 1 view .LVU78
 149:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 267              		.loc 1 149 26 is_stmt 0 view .LVU79
 268 00c0 0223     		movs	r3, #2
 269 00c2 2A93     		str	r3, [sp, #168]
 150:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 270              		.loc 1 150 5 is_stmt 1 view .LVU80
 150:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 271              		.loc 1 150 26 is_stmt 0 view .LVU81
 272 00c4 0023     		movs	r3, #0
 273 00c6 2B93     		str	r3, [sp, #172]
 151:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 274              		.loc 1 151 5 is_stmt 1 view .LVU82
 151:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 275              		.loc 1 151 27 is_stmt 0 view .LVU83
 276 00c8 0323     		movs	r3, #3
 277 00ca 2C93     		str	r3, [sp, #176]
 152:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 278              		.loc 1 152 5 is_stmt 1 view .LVU84
 152:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 279              		.loc 1 152 31 is_stmt 0 view .LVU85
 280 00cc 0723     		movs	r3, #7
 281 00ce 2D93     		str	r3, [sp, #180]
 153:Core/Src/stm32l4xx_hal_msp.c **** 
 282              		.loc 1 153 5 is_stmt 1 view .LVU86
 283 00d0 29A9     		add	r1, sp, #164
 284 00d2 0748     		ldr	r0, .L15+16
 285 00d4 FFF7FEFF 		bl	HAL_GPIO_Init
 286              	.LVL9:
 287              		.loc 1 160 1 is_stmt 0 view .LVU87
 288 00d8 A6E7     		b	.L5
 289              	.L14:
 137:Core/Src/stm32l4xx_hal_msp.c ****     }
 290              		.loc 1 137 7 is_stmt 1 view .LVU88
 291 00da FFF7FEFF 		bl	Error_Handler
 292              	.LVL10:
 293 00de D9E7     		b	.L9
 294              	.L16:
 295              		.align	2
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccpPTCLl.s 			page 10


 296              	.L15:
 297 00e0 00800040 		.word	1073774592
 298 00e4 00480040 		.word	1073760256
 299 00e8 00100240 		.word	1073876992
 300 00ec 00180048 		.word	1207965696
 301 00f0 000C0048 		.word	1207962624
 302              		.cfi_endproc
 303              	.LFE133:
 305              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 306              		.align	1
 307              		.global	HAL_UART_MspDeInit
 308              		.syntax unified
 309              		.thumb
 310              		.thumb_func
 312              	HAL_UART_MspDeInit:
 313              	.LVL11:
 314              	.LFB134:
 161:Core/Src/stm32l4xx_hal_msp.c **** 
 162:Core/Src/stm32l4xx_hal_msp.c **** /**
 163:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 164:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 165:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 166:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 167:Core/Src/stm32l4xx_hal_msp.c **** */
 168:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 169:Core/Src/stm32l4xx_hal_msp.c **** {
 315              		.loc 1 169 1 view -0
 316              		.cfi_startproc
 317              		@ args = 0, pretend = 0, frame = 0
 318              		@ frame_needed = 0, uses_anonymous_args = 0
 319              		.loc 1 169 1 is_stmt 0 view .LVU90
 320 0000 08B5     		push	{r3, lr}
 321              		.cfi_def_cfa_offset 8
 322              		.cfi_offset 3, -8
 323              		.cfi_offset 14, -4
 170:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==LPUART1)
 324              		.loc 1 170 3 is_stmt 1 view .LVU91
 325              		.loc 1 170 11 is_stmt 0 view .LVU92
 326 0002 0368     		ldr	r3, [r0]
 327              		.loc 1 170 5 view .LVU93
 328 0004 0F4A     		ldr	r2, .L23
 329 0006 9342     		cmp	r3, r2
 330 0008 03D0     		beq	.L21
 171:Core/Src/stm32l4xx_hal_msp.c ****   {
 172:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspDeInit 0 */
 173:Core/Src/stm32l4xx_hal_msp.c **** 
 174:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspDeInit 0 */
 175:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 176:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_LPUART1_CLK_DISABLE();
 177:Core/Src/stm32l4xx_hal_msp.c **** 
 178:Core/Src/stm32l4xx_hal_msp.c ****     /**LPUART1 GPIO Configuration
 179:Core/Src/stm32l4xx_hal_msp.c ****     PG7     ------> LPUART1_TX
 180:Core/Src/stm32l4xx_hal_msp.c ****     PG8     ------> LPUART1_RX
 181:Core/Src/stm32l4xx_hal_msp.c ****     */
 182:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOG, STLINK_TX_Pin|STLINK_RX_Pin);
 183:Core/Src/stm32l4xx_hal_msp.c **** 
 184:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspDeInit 1 */
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccpPTCLl.s 			page 11


 185:Core/Src/stm32l4xx_hal_msp.c **** 
 186:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspDeInit 1 */
 187:Core/Src/stm32l4xx_hal_msp.c ****   }
 188:Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==USART3)
 331              		.loc 1 188 8 is_stmt 1 view .LVU94
 332              		.loc 1 188 10 is_stmt 0 view .LVU95
 333 000a 0F4A     		ldr	r2, .L23+4
 334 000c 9342     		cmp	r3, r2
 335 000e 0CD0     		beq	.L22
 336              	.LVL12:
 337              	.L17:
 189:Core/Src/stm32l4xx_hal_msp.c ****   {
 190:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 0 */
 191:Core/Src/stm32l4xx_hal_msp.c **** 
 192:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 0 */
 193:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 194:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_DISABLE();
 195:Core/Src/stm32l4xx_hal_msp.c **** 
 196:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 197:Core/Src/stm32l4xx_hal_msp.c ****     PD8     ------> USART3_TX
 198:Core/Src/stm32l4xx_hal_msp.c ****     PD9     ------> USART3_RX
 199:Core/Src/stm32l4xx_hal_msp.c ****     */
 200:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, STLK_RX_Pin|STLK_TX_Pin);
 201:Core/Src/stm32l4xx_hal_msp.c **** 
 202:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 203:Core/Src/stm32l4xx_hal_msp.c **** 
 204:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 1 */
 205:Core/Src/stm32l4xx_hal_msp.c ****   }
 206:Core/Src/stm32l4xx_hal_msp.c **** 
 207:Core/Src/stm32l4xx_hal_msp.c **** }
 338              		.loc 1 207 1 view .LVU96
 339 0010 08BD     		pop	{r3, pc}
 340              	.LVL13:
 341              	.L21:
 176:Core/Src/stm32l4xx_hal_msp.c **** 
 342              		.loc 1 176 5 is_stmt 1 view .LVU97
 343 0012 02F5C832 		add	r2, r2, #102400
 344 0016 D36D     		ldr	r3, [r2, #92]
 345 0018 23F00103 		bic	r3, r3, #1
 346 001c D365     		str	r3, [r2, #92]
 182:Core/Src/stm32l4xx_hal_msp.c **** 
 347              		.loc 1 182 5 view .LVU98
 348 001e 4FF4C071 		mov	r1, #384
 349 0022 0A48     		ldr	r0, .L23+8
 350              	.LVL14:
 182:Core/Src/stm32l4xx_hal_msp.c **** 
 351              		.loc 1 182 5 is_stmt 0 view .LVU99
 352 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 353              	.LVL15:
 354 0028 F2E7     		b	.L17
 355              	.LVL16:
 356              	.L22:
 194:Core/Src/stm32l4xx_hal_msp.c **** 
 357              		.loc 1 194 5 is_stmt 1 view .LVU100
 358 002a 02F5E432 		add	r2, r2, #116736
 359 002e 936D     		ldr	r3, [r2, #88]
 360 0030 23F48023 		bic	r3, r3, #262144
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccpPTCLl.s 			page 12


 361 0034 9365     		str	r3, [r2, #88]
 200:Core/Src/stm32l4xx_hal_msp.c **** 
 362              		.loc 1 200 5 view .LVU101
 363 0036 4FF44071 		mov	r1, #768
 364 003a 0548     		ldr	r0, .L23+12
 365              	.LVL17:
 200:Core/Src/stm32l4xx_hal_msp.c **** 
 366              		.loc 1 200 5 is_stmt 0 view .LVU102
 367 003c FFF7FEFF 		bl	HAL_GPIO_DeInit
 368              	.LVL18:
 369              		.loc 1 207 1 view .LVU103
 370 0040 E6E7     		b	.L17
 371              	.L24:
 372 0042 00BF     		.align	2
 373              	.L23:
 374 0044 00800040 		.word	1073774592
 375 0048 00480040 		.word	1073760256
 376 004c 00180048 		.word	1207965696
 377 0050 000C0048 		.word	1207962624
 378              		.cfi_endproc
 379              	.LFE134:
 381              		.section	.text.HAL_PCD_MspInit,"ax",%progbits
 382              		.align	1
 383              		.global	HAL_PCD_MspInit
 384              		.syntax unified
 385              		.thumb
 386              		.thumb_func
 388              	HAL_PCD_MspInit:
 389              	.LVL19:
 390              	.LFB135:
 208:Core/Src/stm32l4xx_hal_msp.c **** 
 209:Core/Src/stm32l4xx_hal_msp.c **** /**
 210:Core/Src/stm32l4xx_hal_msp.c **** * @brief PCD MSP Initialization
 211:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 212:Core/Src/stm32l4xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 213:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 214:Core/Src/stm32l4xx_hal_msp.c **** */
 215:Core/Src/stm32l4xx_hal_msp.c **** void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
 216:Core/Src/stm32l4xx_hal_msp.c **** {
 391              		.loc 1 216 1 is_stmt 1 view -0
 392              		.cfi_startproc
 393              		@ args = 0, pretend = 0, frame = 184
 394              		@ frame_needed = 0, uses_anonymous_args = 0
 395              		.loc 1 216 1 is_stmt 0 view .LVU105
 396 0000 30B5     		push	{r4, r5, lr}
 397              		.cfi_def_cfa_offset 12
 398              		.cfi_offset 4, -12
 399              		.cfi_offset 5, -8
 400              		.cfi_offset 14, -4
 401 0002 AFB0     		sub	sp, sp, #188
 402              		.cfi_def_cfa_offset 200
 403 0004 0446     		mov	r4, r0
 217:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 404              		.loc 1 217 3 is_stmt 1 view .LVU106
 405              		.loc 1 217 20 is_stmt 0 view .LVU107
 406 0006 0021     		movs	r1, #0
 407 0008 2991     		str	r1, [sp, #164]
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccpPTCLl.s 			page 13


 408 000a 2A91     		str	r1, [sp, #168]
 409 000c 2B91     		str	r1, [sp, #172]
 410 000e 2C91     		str	r1, [sp, #176]
 411 0010 2D91     		str	r1, [sp, #180]
 218:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 412              		.loc 1 218 3 is_stmt 1 view .LVU108
 413              		.loc 1 218 28 is_stmt 0 view .LVU109
 414 0012 9422     		movs	r2, #148
 415 0014 04A8     		add	r0, sp, #16
 416              	.LVL20:
 417              		.loc 1 218 28 view .LVU110
 418 0016 FFF7FEFF 		bl	memset
 419              	.LVL21:
 219:Core/Src/stm32l4xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 420              		.loc 1 219 3 is_stmt 1 view .LVU111
 421              		.loc 1 219 10 is_stmt 0 view .LVU112
 422 001a 2368     		ldr	r3, [r4]
 423              		.loc 1 219 5 view .LVU113
 424 001c B3F1A04F 		cmp	r3, #1342177280
 425 0020 01D0     		beq	.L30
 426              	.LVL22:
 427              	.L25:
 220:Core/Src/stm32l4xx_hal_msp.c ****   {
 221:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */
 222:Core/Src/stm32l4xx_hal_msp.c **** 
 223:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspInit 0 */
 224:Core/Src/stm32l4xx_hal_msp.c **** 
 225:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 226:Core/Src/stm32l4xx_hal_msp.c ****   */
 227:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 228:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 229:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 230:Core/Src/stm32l4xx_hal_msp.c ****     {
 231:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 232:Core/Src/stm32l4xx_hal_msp.c ****     }
 233:Core/Src/stm32l4xx_hal_msp.c **** 
 234:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 235:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 236:Core/Src/stm32l4xx_hal_msp.c ****     PA8     ------> USB_OTG_FS_SOF
 237:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> USB_OTG_FS_VBUS
 238:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> USB_OTG_FS_ID
 239:Core/Src/stm32l4xx_hal_msp.c ****     PA11     ------> USB_OTG_FS_DM
 240:Core/Src/stm32l4xx_hal_msp.c ****     PA12     ------> USB_OTG_FS_DP
 241:Core/Src/stm32l4xx_hal_msp.c ****     */
 242:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 243:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 244:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 245:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 246:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 247:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 248:Core/Src/stm32l4xx_hal_msp.c **** 
 249:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USB_VBUS_Pin;
 250:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 251:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 252:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 253:Core/Src/stm32l4xx_hal_msp.c **** 
 254:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccpPTCLl.s 			page 14


 255:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 256:Core/Src/stm32l4xx_hal_msp.c **** 
 257:Core/Src/stm32l4xx_hal_msp.c ****     /* Enable VDDUSB */
 258:Core/Src/stm32l4xx_hal_msp.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 259:Core/Src/stm32l4xx_hal_msp.c ****     {
 260:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 261:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 262:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 263:Core/Src/stm32l4xx_hal_msp.c ****     }
 264:Core/Src/stm32l4xx_hal_msp.c ****     else
 265:Core/Src/stm32l4xx_hal_msp.c ****     {
 266:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 267:Core/Src/stm32l4xx_hal_msp.c ****     }
 268:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 269:Core/Src/stm32l4xx_hal_msp.c **** 
 270:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspInit 1 */
 271:Core/Src/stm32l4xx_hal_msp.c ****   }
 272:Core/Src/stm32l4xx_hal_msp.c **** 
 273:Core/Src/stm32l4xx_hal_msp.c **** }
 428              		.loc 1 273 1 view .LVU114
 429 0022 2FB0     		add	sp, sp, #188
 430              		.cfi_remember_state
 431              		.cfi_def_cfa_offset 12
 432              		@ sp needed
 433 0024 30BD     		pop	{r4, r5, pc}
 434              	.LVL23:
 435              	.L30:
 436              		.cfi_restore_state
 227:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 437              		.loc 1 227 5 is_stmt 1 view .LVU115
 227:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 438              		.loc 1 227 40 is_stmt 0 view .LVU116
 439 0026 4FF40053 		mov	r3, #8192
 440 002a 0493     		str	r3, [sp, #16]
 228:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 441              		.loc 1 228 5 is_stmt 1 view .LVU117
 229:Core/Src/stm32l4xx_hal_msp.c ****     {
 442              		.loc 1 229 5 view .LVU118
 229:Core/Src/stm32l4xx_hal_msp.c ****     {
 443              		.loc 1 229 9 is_stmt 0 view .LVU119
 444 002c 04A8     		add	r0, sp, #16
 445 002e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 446              	.LVL24:
 229:Core/Src/stm32l4xx_hal_msp.c ****     {
 447              		.loc 1 229 8 discriminator 1 view .LVU120
 448 0032 0028     		cmp	r0, #0
 449 0034 40D1     		bne	.L31
 450              	.L27:
 234:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 451              		.loc 1 234 5 is_stmt 1 view .LVU121
 452              	.LBB8:
 234:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 453              		.loc 1 234 5 view .LVU122
 234:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 454              		.loc 1 234 5 view .LVU123
 455 0036 234C     		ldr	r4, .L32
 456              	.LVL25:
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccpPTCLl.s 			page 15


 234:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 457              		.loc 1 234 5 is_stmt 0 view .LVU124
 458 0038 E36C     		ldr	r3, [r4, #76]
 459 003a 43F00103 		orr	r3, r3, #1
 460 003e E364     		str	r3, [r4, #76]
 234:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 461              		.loc 1 234 5 is_stmt 1 view .LVU125
 462 0040 E36C     		ldr	r3, [r4, #76]
 463 0042 03F00103 		and	r3, r3, #1
 464 0046 0193     		str	r3, [sp, #4]
 234:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 465              		.loc 1 234 5 view .LVU126
 466 0048 019B     		ldr	r3, [sp, #4]
 467              	.LBE8:
 234:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 468              		.loc 1 234 5 view .LVU127
 242:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 469              		.loc 1 242 5 view .LVU128
 242:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 470              		.loc 1 242 25 is_stmt 0 view .LVU129
 471 004a 4FF4E853 		mov	r3, #7424
 472 004e 2993     		str	r3, [sp, #164]
 243:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 473              		.loc 1 243 5 is_stmt 1 view .LVU130
 243:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 474              		.loc 1 243 26 is_stmt 0 view .LVU131
 475 0050 0223     		movs	r3, #2
 476 0052 2A93     		str	r3, [sp, #168]
 244:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 477              		.loc 1 244 5 is_stmt 1 view .LVU132
 244:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 478              		.loc 1 244 26 is_stmt 0 view .LVU133
 479 0054 0025     		movs	r5, #0
 480 0056 2B95     		str	r5, [sp, #172]
 245:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 481              		.loc 1 245 5 is_stmt 1 view .LVU134
 245:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 482              		.loc 1 245 27 is_stmt 0 view .LVU135
 483 0058 0323     		movs	r3, #3
 484 005a 2C93     		str	r3, [sp, #176]
 246:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 485              		.loc 1 246 5 is_stmt 1 view .LVU136
 246:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 486              		.loc 1 246 31 is_stmt 0 view .LVU137
 487 005c 0A23     		movs	r3, #10
 488 005e 2D93     		str	r3, [sp, #180]
 247:Core/Src/stm32l4xx_hal_msp.c **** 
 489              		.loc 1 247 5 is_stmt 1 view .LVU138
 490 0060 29A9     		add	r1, sp, #164
 491 0062 4FF09040 		mov	r0, #1207959552
 492 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 493              	.LVL26:
 249:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 494              		.loc 1 249 5 view .LVU139
 249:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 495              		.loc 1 249 25 is_stmt 0 view .LVU140
 496 006a 4FF40073 		mov	r3, #512
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccpPTCLl.s 			page 16


 497 006e 2993     		str	r3, [sp, #164]
 250:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 498              		.loc 1 250 5 is_stmt 1 view .LVU141
 250:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 499              		.loc 1 250 26 is_stmt 0 view .LVU142
 500 0070 2A95     		str	r5, [sp, #168]
 251:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 501              		.loc 1 251 5 is_stmt 1 view .LVU143
 251:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 502              		.loc 1 251 26 is_stmt 0 view .LVU144
 503 0072 2B95     		str	r5, [sp, #172]
 252:Core/Src/stm32l4xx_hal_msp.c **** 
 504              		.loc 1 252 5 is_stmt 1 view .LVU145
 505 0074 29A9     		add	r1, sp, #164
 506 0076 4FF09040 		mov	r0, #1207959552
 507 007a FFF7FEFF 		bl	HAL_GPIO_Init
 508              	.LVL27:
 255:Core/Src/stm32l4xx_hal_msp.c **** 
 509              		.loc 1 255 5 view .LVU146
 510              	.LBB9:
 255:Core/Src/stm32l4xx_hal_msp.c **** 
 511              		.loc 1 255 5 view .LVU147
 255:Core/Src/stm32l4xx_hal_msp.c **** 
 512              		.loc 1 255 5 view .LVU148
 513 007e E36C     		ldr	r3, [r4, #76]
 514 0080 43F48053 		orr	r3, r3, #4096
 515 0084 E364     		str	r3, [r4, #76]
 255:Core/Src/stm32l4xx_hal_msp.c **** 
 516              		.loc 1 255 5 view .LVU149
 517 0086 E36C     		ldr	r3, [r4, #76]
 518 0088 03F48053 		and	r3, r3, #4096
 519 008c 0293     		str	r3, [sp, #8]
 255:Core/Src/stm32l4xx_hal_msp.c **** 
 520              		.loc 1 255 5 view .LVU150
 521 008e 029B     		ldr	r3, [sp, #8]
 522              	.LBE9:
 255:Core/Src/stm32l4xx_hal_msp.c **** 
 523              		.loc 1 255 5 view .LVU151
 258:Core/Src/stm32l4xx_hal_msp.c ****     {
 524              		.loc 1 258 5 view .LVU152
 258:Core/Src/stm32l4xx_hal_msp.c ****     {
 525              		.loc 1 258 8 is_stmt 0 view .LVU153
 526 0090 A36D     		ldr	r3, [r4, #88]
 258:Core/Src/stm32l4xx_hal_msp.c ****     {
 527              		.loc 1 258 7 view .LVU154
 528 0092 13F0805F 		tst	r3, #268435456
 529 0096 12D1     		bne	.L28
 260:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 530              		.loc 1 260 7 is_stmt 1 view .LVU155
 531              	.LBB10:
 260:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 532              		.loc 1 260 7 view .LVU156
 260:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 533              		.loc 1 260 7 view .LVU157
 534 0098 A36D     		ldr	r3, [r4, #88]
 535 009a 43F08053 		orr	r3, r3, #268435456
 536 009e A365     		str	r3, [r4, #88]
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccpPTCLl.s 			page 17


 260:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 537              		.loc 1 260 7 view .LVU158
 538 00a0 A36D     		ldr	r3, [r4, #88]
 539 00a2 03F08053 		and	r3, r3, #268435456
 540 00a6 0393     		str	r3, [sp, #12]
 260:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 541              		.loc 1 260 7 view .LVU159
 542 00a8 039B     		ldr	r3, [sp, #12]
 543              	.LBE10:
 260:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 544              		.loc 1 260 7 view .LVU160
 261:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 545              		.loc 1 261 7 view .LVU161
 546 00aa FFF7FEFF 		bl	HAL_PWREx_EnableVddUSB
 547              	.LVL28:
 262:Core/Src/stm32l4xx_hal_msp.c ****     }
 548              		.loc 1 262 7 view .LVU162
 549 00ae A36D     		ldr	r3, [r4, #88]
 550 00b0 23F08053 		bic	r3, r3, #268435456
 551 00b4 A365     		str	r3, [r4, #88]
 552 00b6 B4E7     		b	.L25
 553              	.LVL29:
 554              	.L31:
 231:Core/Src/stm32l4xx_hal_msp.c ****     }
 555              		.loc 1 231 7 view .LVU163
 556 00b8 FFF7FEFF 		bl	Error_Handler
 557              	.LVL30:
 558 00bc BBE7     		b	.L27
 559              	.LVL31:
 560              	.L28:
 266:Core/Src/stm32l4xx_hal_msp.c ****     }
 561              		.loc 1 266 7 view .LVU164
 562 00be FFF7FEFF 		bl	HAL_PWREx_EnableVddUSB
 563              	.LVL32:
 564              		.loc 1 273 1 is_stmt 0 view .LVU165
 565 00c2 AEE7     		b	.L25
 566              	.L33:
 567              		.align	2
 568              	.L32:
 569 00c4 00100240 		.word	1073876992
 570              		.cfi_endproc
 571              	.LFE135:
 573              		.section	.text.HAL_PCD_MspDeInit,"ax",%progbits
 574              		.align	1
 575              		.global	HAL_PCD_MspDeInit
 576              		.syntax unified
 577              		.thumb
 578              		.thumb_func
 580              	HAL_PCD_MspDeInit:
 581              	.LVL33:
 582              	.LFB136:
 274:Core/Src/stm32l4xx_hal_msp.c **** 
 275:Core/Src/stm32l4xx_hal_msp.c **** /**
 276:Core/Src/stm32l4xx_hal_msp.c **** * @brief PCD MSP De-Initialization
 277:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 278:Core/Src/stm32l4xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 279:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccpPTCLl.s 			page 18


 280:Core/Src/stm32l4xx_hal_msp.c **** */
 281:Core/Src/stm32l4xx_hal_msp.c **** void HAL_PCD_MspDeInit(PCD_HandleTypeDef* hpcd)
 282:Core/Src/stm32l4xx_hal_msp.c **** {
 583              		.loc 1 282 1 is_stmt 1 view -0
 584              		.cfi_startproc
 585              		@ args = 0, pretend = 0, frame = 8
 586              		@ frame_needed = 0, uses_anonymous_args = 0
 283:Core/Src/stm32l4xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 587              		.loc 1 283 3 view .LVU167
 588              		.loc 1 283 10 is_stmt 0 view .LVU168
 589 0000 0368     		ldr	r3, [r0]
 590              		.loc 1 283 5 view .LVU169
 591 0002 B3F1A04F 		cmp	r3, #1342177280
 592 0006 00D0     		beq	.L41
 593 0008 7047     		bx	lr
 594              	.L41:
 282:Core/Src/stm32l4xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 595              		.loc 1 282 1 view .LVU170
 596 000a 10B5     		push	{r4, lr}
 597              		.cfi_def_cfa_offset 8
 598              		.cfi_offset 4, -8
 599              		.cfi_offset 14, -4
 600 000c 82B0     		sub	sp, sp, #8
 601              		.cfi_def_cfa_offset 16
 284:Core/Src/stm32l4xx_hal_msp.c ****   {
 285:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspDeInit 0 */
 286:Core/Src/stm32l4xx_hal_msp.c **** 
 287:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspDeInit 0 */
 288:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 289:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USB_OTG_FS_CLK_DISABLE();
 602              		.loc 1 289 5 is_stmt 1 view .LVU171
 603 000e 114C     		ldr	r4, .L42
 604 0010 E36C     		ldr	r3, [r4, #76]
 605 0012 23F48053 		bic	r3, r3, #4096
 606 0016 E364     		str	r3, [r4, #76]
 607              		.loc 1 289 39 view .LVU172
 290:Core/Src/stm32l4xx_hal_msp.c **** 
 291:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 292:Core/Src/stm32l4xx_hal_msp.c ****     PA8     ------> USB_OTG_FS_SOF
 293:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> USB_OTG_FS_VBUS
 294:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> USB_OTG_FS_ID
 295:Core/Src/stm32l4xx_hal_msp.c ****     PA11     ------> USB_OTG_FS_DM
 296:Core/Src/stm32l4xx_hal_msp.c ****     PA12     ------> USB_OTG_FS_DP
 297:Core/Src/stm32l4xx_hal_msp.c ****     */
 298:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USB_SOF_Pin|USB_VBUS_Pin|USB_ID_Pin|USB_DM_Pin
 608              		.loc 1 298 5 view .LVU173
 609 0018 4FF4F851 		mov	r1, #7936
 610 001c 4FF09040 		mov	r0, #1207959552
 611              	.LVL34:
 612              		.loc 1 298 5 is_stmt 0 view .LVU174
 613 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 614              	.LVL35:
 299:Core/Src/stm32l4xx_hal_msp.c ****                           |USB_DP_Pin);
 300:Core/Src/stm32l4xx_hal_msp.c **** 
 301:Core/Src/stm32l4xx_hal_msp.c ****     /* Disable VDDUSB */
 302:Core/Src/stm32l4xx_hal_msp.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 615              		.loc 1 302 5 is_stmt 1 view .LVU175
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccpPTCLl.s 			page 19


 616              		.loc 1 302 8 is_stmt 0 view .LVU176
 617 0024 A36D     		ldr	r3, [r4, #88]
 618              		.loc 1 302 7 view .LVU177
 619 0026 13F0805F 		tst	r3, #268435456
 620 002a 10D1     		bne	.L36
 303:Core/Src/stm32l4xx_hal_msp.c ****     {
 304:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 621              		.loc 1 304 7 is_stmt 1 view .LVU178
 622              	.LBB11:
 623              		.loc 1 304 7 view .LVU179
 624              		.loc 1 304 7 view .LVU180
 625 002c A36D     		ldr	r3, [r4, #88]
 626 002e 43F08053 		orr	r3, r3, #268435456
 627 0032 A365     		str	r3, [r4, #88]
 628              		.loc 1 304 7 view .LVU181
 629 0034 A36D     		ldr	r3, [r4, #88]
 630 0036 03F08053 		and	r3, r3, #268435456
 631 003a 0193     		str	r3, [sp, #4]
 632              		.loc 1 304 7 view .LVU182
 633 003c 019B     		ldr	r3, [sp, #4]
 634              	.LBE11:
 635              		.loc 1 304 7 view .LVU183
 305:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_DisableVddUSB();
 636              		.loc 1 305 7 view .LVU184
 637 003e FFF7FEFF 		bl	HAL_PWREx_DisableVddUSB
 638              	.LVL36:
 306:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 639              		.loc 1 306 7 view .LVU185
 640 0042 A36D     		ldr	r3, [r4, #88]
 641 0044 23F08053 		bic	r3, r3, #268435456
 642 0048 A365     		str	r3, [r4, #88]
 643              	.L34:
 307:Core/Src/stm32l4xx_hal_msp.c ****     }
 308:Core/Src/stm32l4xx_hal_msp.c ****     else
 309:Core/Src/stm32l4xx_hal_msp.c ****     {
 310:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_DisableVddUSB();
 311:Core/Src/stm32l4xx_hal_msp.c ****     }
 312:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspDeInit 1 */
 313:Core/Src/stm32l4xx_hal_msp.c **** 
 314:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspDeInit 1 */
 315:Core/Src/stm32l4xx_hal_msp.c ****   }
 316:Core/Src/stm32l4xx_hal_msp.c **** 
 317:Core/Src/stm32l4xx_hal_msp.c **** }
 644              		.loc 1 317 1 is_stmt 0 view .LVU186
 645 004a 02B0     		add	sp, sp, #8
 646              		.cfi_remember_state
 647              		.cfi_def_cfa_offset 8
 648              		@ sp needed
 649 004c 10BD     		pop	{r4, pc}
 650              	.L36:
 651              		.cfi_restore_state
 310:Core/Src/stm32l4xx_hal_msp.c ****     }
 652              		.loc 1 310 7 is_stmt 1 view .LVU187
 653 004e FFF7FEFF 		bl	HAL_PWREx_DisableVddUSB
 654              	.LVL37:
 655              		.loc 1 317 1 is_stmt 0 view .LVU188
 656 0052 FAE7     		b	.L34
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccpPTCLl.s 			page 20


 657              	.L43:
 658              		.align	2
 659              	.L42:
 660 0054 00100240 		.word	1073876992
 661              		.cfi_endproc
 662              	.LFE136:
 664              		.text
 665              	.Letext0:
 666              		.file 2 "C:/Users/gigig/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 667              		.file 3 "C:/Users/gigig/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 668              		.file 4 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4r5xx.h"
 669              		.file 5 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 670              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 671              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 672              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 673              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_usb.h"
 674              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pcd.h"
 675              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 676              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 677              		.file 13 "Core/Inc/main.h"
 678              		.file 14 "<built-in>"
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccpPTCLl.s 			page 21


DEFINED SYMBOLS
                            *ABS*:00000000 stm32l4xx_hal_msp.c
C:\Users\gigig\AppData\Local\Temp\ccpPTCLl.s:21     .text.HAL_MspInit:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccpPTCLl.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\gigig\AppData\Local\Temp\ccpPTCLl.s:75     .text.HAL_MspInit:0000002c $d
C:\Users\gigig\AppData\Local\Temp\ccpPTCLl.s:80     .text.HAL_UART_MspInit:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccpPTCLl.s:86     .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\gigig\AppData\Local\Temp\ccpPTCLl.s:297    .text.HAL_UART_MspInit:000000e0 $d
C:\Users\gigig\AppData\Local\Temp\ccpPTCLl.s:306    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccpPTCLl.s:312    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\gigig\AppData\Local\Temp\ccpPTCLl.s:374    .text.HAL_UART_MspDeInit:00000044 $d
C:\Users\gigig\AppData\Local\Temp\ccpPTCLl.s:382    .text.HAL_PCD_MspInit:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccpPTCLl.s:388    .text.HAL_PCD_MspInit:00000000 HAL_PCD_MspInit
C:\Users\gigig\AppData\Local\Temp\ccpPTCLl.s:569    .text.HAL_PCD_MspInit:000000c4 $d
C:\Users\gigig\AppData\Local\Temp\ccpPTCLl.s:574    .text.HAL_PCD_MspDeInit:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccpPTCLl.s:580    .text.HAL_PCD_MspDeInit:00000000 HAL_PCD_MspDeInit
C:\Users\gigig\AppData\Local\Temp\ccpPTCLl.s:660    .text.HAL_PCD_MspDeInit:00000054 $d

UNDEFINED SYMBOLS
memset
HAL_RCCEx_PeriphCLKConfig
HAL_PWREx_EnableVddIO2
HAL_GPIO_Init
Error_Handler
HAL_GPIO_DeInit
HAL_PWREx_EnableVddUSB
HAL_PWREx_DisableVddUSB
