AuthorID,Author,Date,Content,Attachments,Reactions
"323371864074485771","mole99","2025-08-22T09:45:41.1540000+00:00","","",""
"323371864074485771","mole99","2025-08-22T09:45:41.8700000+00:00","PDN is not yet connected between the pad ring and the core. Routing is also currently erroring out.","",""
"323371864074485771","mole99","2025-08-22T09:45:49.2970000+00:00","This includes several hacks on top of the PDK that need to be upstreamed, as well as changes to the LibreLane padring generation script, which needs to be made more generic to support gf180mcu by default.","",""
"323371864074485771","mole99","2025-08-22T09:46:04.8840000+00:00","Other than that you can simply set the die size and the I/O cells on each side.","",""
"220639106915368960","tholin","2025-08-22T09:46:29.0640000+00:00","What is exactly it that I‚Äôm looking at here?","",""
"220639106915368960","tholin","2025-08-22T09:46:43.9100000+00:00","I mean","",""
"220639106915368960","tholin","2025-08-22T09:46:50.8270000+00:00","I see TT pin names","",""
"323371864074485771","mole99","2025-08-22T09:49:28.3710000+00:00","Yes, the padring uses the same pinout as a tiny tapeout project. You could basically just drop it in there and produce a very expensive TT project/chip.

I ported the padring from my IHP LibreLane workshop, see the bonus exercise: https://github.com/FPGA-Research/heichips25-workshop/tree/main","",""
"220639106915368960","tholin","2025-08-22T10:41:49.7230000+00:00","Oh, that‚Äôs an interesting repo in general!","",""
"220639106915368960","tholin","2025-08-22T10:44:12.3690000+00:00","You say this requires changes to both the PDK and the padring script. Are you working on getting those upstreamed right now?","",""
"543162393413287956","h.tamas","2025-08-22T10:49:09.4580000+00:00","Fyi, I have a preliminary padframe setup for the Synopsys shuttle in this repo: https://github.com/htfab/ttgf0p1-poc","",""
"220639106915368960","tholin","2025-08-22T10:53:31.4050000+00:00","Oh","",""
"220639106915368960","tholin","2025-08-22T10:53:33.7020000+00:00","Very good","",""
"220639106915368960","tholin","2025-08-22T10:53:59.4170000+00:00","Is the total die size of that compatible with wafer.space, though? Or do we not know that yet?","",""
"220639106915368960","tholin","2025-08-22T13:14:54.8820000+00:00","I tried going through the IHP LibreLane workshop repo, but using the gf180 PDK. Only a few slight tweaks to the configs were required. Can follow the instructions fine otherwise. Good stuff.","",""
"732347216412278825","urish","2025-08-22T16:23:26.9250000+00:00","The Synopsys shuttle die size is not compatible with wafer.space, it's smaller","",""
"323371864074485771","mole99","2025-08-22T16:25:55.3860000+00:00","Eventually, this all needs to be upstreamed.","",""
"323371864074485771","mole99","2025-08-22T16:26:34.1880000+00:00","@htamas  How did you deal with Yosys not reading in the I/O cell Verilog? As a workaround I created a separate blackbox library. Or did you just read the liberty?","",""
"323371864074485771","mole99","2025-08-22T16:26:50.6540000+00:00","For wafer.space,  we will probably keep the same die size as Caravel, since we have all the dimensions for the reticle. (And you could still tapeout Caravel if you want.)","",""
"323371864074485771","mole99","2025-08-22T16:27:27.0660000+00:00","@Tholin Glad to hear you like it! You can even have separate sections for each PDK in the config.","",""
"543162393413287956","h.tamas","2025-08-22T16:36:37.4460000+00:00","Yes, I just added `""EXTRA_LIBS"": [""pdk_dir::libs.ref/gf180mcu_fd_io/lib/gf180mcu_fd_io__tt_025C_5v00.lib""]` to the config (as well as similar `EXTRA_LEFS` and `EXTRA_GDS_FILES` entries for later steps in the flow)","",""
"220639106915368960","tholin","2025-08-22T17:03:49.7800000+00:00","Trying to make something based off of this. Struggling my way through, one flow error at a time!
Currently making it to Generate PDN before error.","",""
"323371864074485771","mole99","2025-08-22T19:34:23.0170000+00:00","I see, thanks! In the padring branch the I/O cell views are set up directly in the PDK config similar to the standard cells.","","üëç (1)"
"220639106915368960","tholin","2025-08-23T16:42:04.7430000+00:00","Quick question. How did you derive these values? I get flow errors if I try to mess with the die size or any of these, but I kinda need to.","/home/runner/work/discord.wafer.space/discord.wafer.space/public/assets/media/image-5D781.png",""
"543162393413287956","h.tamas","2025-08-23T17:08:16.0130000+00:00","`IO_LENGTH` & `IO_WIDTH` come from the io cells in the `gf180mcu_fd_io` library
`IO_OFFSET`, `MAX_NUM_PADS_HORIZONTAL` and `MAX_NUM_PADS_VERTICAL` are to reproduce the exact pad locations of Mehdi's padframe as they are constraints of the Synopsys shuttle","",""
"543162393413287956","h.tamas","2025-08-23T17:10:59.1930000+00:00","(there is also `DIE_AREA` from `build.py` that factors into the calculations)","",""
"543162393413287956","h.tamas","2025-08-23T17:11:48.1530000+00:00","Do you only get flow errors if you change the values?","",""
"220639106915368960","tholin","2025-08-23T23:42:18.1530000+00:00","Yep. It goes ""Unable to fill gap completely in row IO_NORTH"".","",""
"543162393413287956","h.tamas","2025-08-24T05:03:06.1430000+00:00","The space between two pads has to be completely filled with filler cells. In my case it was 25 microns so it was enough to use ""fill10"" and ""fill5"". If the free space between your pins is not divisible by 5 microns you might have to add ""fill1"" as well (1 micron wide) and possibly ""fillnc"" (0.1 micron wide).","",""
