********************************************************************
                            Global Net Report
********************************************************************
  
Product: Designer
Release: v11.5
Version: 11.5.0.26
Date: Wed Jan 25 18:03:11 2017
Design Name: Top  Family: IGLOO  Die: AGLN250V2  Package: 100 VQFP


Automatic Global Net Placement Result:
Status: Global net placement completed successfully


Global Nets Information:

        |------------------------------------------------------------|
        |Global Nets                |Loads                           |
        |------------------------------------------------------------|
        |Name                       |Core      |IO        |RAM       |
        |------------------------------------------------------------|
        |GLA                        |        9 |        0 |        0 |
        |------------------------------------------------------------|
        |data_source_0/N_29         |       72 |        0 |        0 |
        |------------------------------------------------------------|
        |data_source_0/data_index[1]|       62 |        0 |        0 |
        |------------------------------------------------------------|
        |main_clock_0_clock_out     |      135 |        0 |        0 |
        |------------------------------------------------------------|
        |modulator_0_output_signal  |      124 |        0 |        0 |
        |------------------------------------------------------------|
        |reset_c                    |      143 |        0 |        0 |
        |------------------------------------------------------------|

Nets Sharing Loads:

        |-------------------------------------------------------|
        |Global Net                 |Shares Loads With ...      |
        |-------------------------------------------------------|
        |GLA                        |reset_c                    |
        |-------------------------------------------------------|
        |data_source_0/N_29         |main_clock_0_clock_out     |
        |                           |reset_c                    |
        |-------------------------------------------------------|
        |main_clock_0_clock_out     |data_source_0/N_29         |
        |                           |modulator_0_output_signal  |
        |                           |reset_c                    |
        |-------------------------------------------------------|
        |modulator_0_output_signal  |main_clock_0_clock_out     |
        |                           |reset_c                    |
        |-------------------------------------------------------|
        |reset_c                    |GLA                        |
        |                           |data_source_0/N_29         |
        |                           |main_clock_0_clock_out     |
        |                           |modulator_0_output_signal  |
        |-------------------------------------------------------|

Summary of Global Net Placement:

        |-------------------------------------------------------------------------------|
        |Global Net                 |Assignment          |Violation                     |
        |-------------------------------------------------------------------------------|
        |GLA                        |MIDDLE_LEFT         |                              |
        |-------------------------------------------------------------------------------|
        |data_source_0/N_29         |MIDDLE_RIGHT        |                              |
        |-------------------------------------------------------------------------------|
        |data_source_0/data_index[1]|MIDDLE_RIGHT        |                              |
        |-------------------------------------------------------------------------------|
        |main_clock_0_clock_out     |MIDDLE_LEFT         |                              |
        |-------------------------------------------------------------------------------|
        |modulator_0_output_signal  |MIDDLE_RIGHT        |                              |
        |-------------------------------------------------------------------------------|
        |reset_c                    |MIDDLE_LEFT         |                              |
        |-------------------------------------------------------------------------------|
