// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
// Version: 2022.2.2
// Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fdtd_2d_fdtd_2d,hls_ip_2022_2_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu55c-fsvh2892-2L-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.582750,HLS_SYN_LAT=571201,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=4314,HLS_SYN_LUT=4401,HLS_VERSION=2022_2_2}" *)

module fdtd_2d (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        tmax,
        nx,
        ny,
        ex_address0,
        ex_ce0,
        ex_we0,
        ex_d0,
        ex_q0,
        ex_address1,
        ex_ce1,
        ex_q1,
        ey_address0,
        ey_ce0,
        ey_we0,
        ey_d0,
        ey_q0,
        ey_address1,
        ey_ce1,
        ey_q1,
        hz_address0,
        hz_ce0,
        hz_we0,
        hz_d0,
        hz_q0,
        hz_address1,
        hz_ce1,
        hz_q1,
        p_fict_s_address0,
        p_fict_s_ce0,
        p_fict_s_q0
);

parameter    ap_ST_fsm_state1 = 11'd1;
parameter    ap_ST_fsm_state2 = 11'd2;
parameter    ap_ST_fsm_state3 = 11'd4;
parameter    ap_ST_fsm_state4 = 11'd8;
parameter    ap_ST_fsm_state5 = 11'd16;
parameter    ap_ST_fsm_state6 = 11'd32;
parameter    ap_ST_fsm_state7 = 11'd64;
parameter    ap_ST_fsm_state8 = 11'd128;
parameter    ap_ST_fsm_state9 = 11'd256;
parameter    ap_ST_fsm_state10 = 11'd512;
parameter    ap_ST_fsm_state11 = 11'd1024;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] tmax;
input  [31:0] nx;
input  [31:0] ny;
output  [12:0] ex_address0;
output   ex_ce0;
output   ex_we0;
output  [63:0] ex_d0;
input  [63:0] ex_q0;
output  [12:0] ex_address1;
output   ex_ce1;
input  [63:0] ex_q1;
output  [12:0] ey_address0;
output   ey_ce0;
output   ey_we0;
output  [63:0] ey_d0;
input  [63:0] ey_q0;
output  [12:0] ey_address1;
output   ey_ce1;
input  [63:0] ey_q1;
output  [12:0] hz_address0;
output   hz_ce0;
output   hz_we0;
output  [63:0] hz_d0;
input  [63:0] hz_q0;
output  [12:0] hz_address1;
output   hz_ce1;
input  [63:0] hz_q1;
output  [5:0] p_fict_s_address0;
output   p_fict_s_ce0;
input  [63:0] p_fict_s_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[12:0] ex_address0;
reg ex_ce0;
reg ex_we0;
reg[12:0] ex_address1;
reg ex_ce1;
reg[12:0] ey_address0;
reg ey_ce0;
reg ey_we0;
reg[63:0] ey_d0;
reg[12:0] ey_address1;
reg ey_ce1;
reg[12:0] hz_address0;
reg hz_ce0;
reg hz_we0;
reg[12:0] hz_address1;
reg hz_ce1;
reg p_fict_s_ce0;

(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln10_fu_116_p2;
reg   [63:0] p_fict_s_load_reg_153;
wire    ap_CS_fsm_state3;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ap_start;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ap_done;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ap_idle;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ap_ready;
wire   [12:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ey_address0;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ey_ce0;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ey_we0;
wire   [63:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ey_d0;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ap_start;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ap_done;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ap_idle;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ap_ready;
wire   [12:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ey_address0;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ey_ce0;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ey_we0;
wire   [63:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ey_d0;
wire   [12:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ey_address1;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ey_ce1;
wire   [12:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_hz_address0;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_hz_ce0;
wire   [12:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_hz_address1;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_hz_ce1;
wire   [63:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_158_p_din0;
wire   [63:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_158_p_din1;
wire   [1:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_158_p_opcode;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_158_p_ce;
wire   [63:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_162_p_din0;
wire   [63:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_162_p_din1;
wire   [0:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_162_p_opcode;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_162_p_ce;
wire   [63:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_166_p_din0;
wire   [63:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_166_p_din1;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_166_p_ce;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ap_start;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ap_done;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ap_idle;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ap_ready;
wire   [12:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ex_address0;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ex_ce0;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ex_we0;
wire   [63:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ex_d0;
wire   [12:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ex_address1;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ex_ce1;
wire   [12:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_hz_address0;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_hz_ce0;
wire   [12:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_hz_address1;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_hz_ce1;
wire   [63:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_158_p_din0;
wire   [63:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_158_p_din1;
wire   [1:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_158_p_opcode;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_158_p_ce;
wire   [63:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_162_p_din0;
wire   [63:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_162_p_din1;
wire   [0:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_162_p_opcode;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_162_p_ce;
wire   [63:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_166_p_din0;
wire   [63:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_166_p_din1;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_166_p_ce;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ap_start;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ap_done;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ap_idle;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ap_ready;
wire   [12:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ex_address0;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ex_ce0;
wire   [12:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ex_address1;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ex_ce1;
wire   [12:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ey_address0;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ey_ce0;
wire   [12:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ey_address1;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ey_ce1;
wire   [12:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_hz_address0;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_hz_ce0;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_hz_we0;
wire   [63:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_hz_d0;
wire   [12:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_hz_address1;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_hz_ce1;
wire   [63:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_158_p_din0;
wire   [63:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_158_p_din1;
wire   [1:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_158_p_opcode;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_158_p_ce;
wire   [63:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_162_p_din0;
wire   [63:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_162_p_din1;
wire   [0:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_162_p_opcode;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_162_p_ce;
wire   [63:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_166_p_din0;
wire   [63:0] grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_166_p_din1;
wire    grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_166_p_ce;
reg    grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg    grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ap_start_reg;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
reg    grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ap_start_reg;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
reg    grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire   [63:0] zext_ln10_fu_128_p1;
reg   [5:0] t_fu_58;
wire   [5:0] add_ln10_fu_122_p2;
wire   [63:0] grp_fu_158_p2;
reg   [63:0] grp_fu_158_p0;
reg   [63:0] grp_fu_158_p1;
reg    grp_fu_158_ce;
wire   [63:0] grp_fu_162_p2;
reg   [63:0] grp_fu_162_p0;
reg   [63:0] grp_fu_162_p1;
reg   [1:0] grp_fu_162_opcode;
reg    grp_fu_162_ce;
wire   [63:0] grp_fu_166_p2;
reg   [63:0] grp_fu_166_p0;
reg   [63:0] grp_fu_166_p1;
reg    grp_fu_166_ce;
reg   [10:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 11'd1;
#0 grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ap_start_reg = 1'b0;
#0 grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ap_start_reg = 1'b0;
#0 grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ap_start_reg = 1'b0;
#0 grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ap_start_reg = 1'b0;
end

fdtd_2d_fdtd_2d_Pipeline_VITIS_LOOP_12_2 grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ap_start),
    .ap_done(grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ap_done),
    .ap_idle(grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ap_idle),
    .ap_ready(grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ap_ready),
    .ey_address0(grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ey_address0),
    .ey_ce0(grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ey_ce0),
    .ey_we0(grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ey_we0),
    .ey_d0(grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ey_d0),
    .p_fict_s_load(p_fict_s_load_reg_153)
);

fdtd_2d_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4 grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ap_start),
    .ap_done(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ap_done),
    .ap_idle(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ap_idle),
    .ap_ready(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ap_ready),
    .ey_address0(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ey_address0),
    .ey_ce0(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ey_ce0),
    .ey_we0(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ey_we0),
    .ey_d0(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ey_d0),
    .ey_address1(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ey_address1),
    .ey_ce1(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ey_ce1),
    .ey_q1(ey_q1),
    .hz_address0(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_hz_address0),
    .hz_ce0(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_hz_ce0),
    .hz_q0(hz_q0),
    .hz_address1(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_hz_address1),
    .hz_ce1(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_hz_ce1),
    .hz_q1(hz_q1),
    .grp_fu_158_p_din0(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_158_p_din0),
    .grp_fu_158_p_din1(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_158_p_din1),
    .grp_fu_158_p_opcode(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_158_p_opcode),
    .grp_fu_158_p_dout0(grp_fu_158_p2),
    .grp_fu_158_p_ce(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_158_p_ce),
    .grp_fu_162_p_din0(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_162_p_din0),
    .grp_fu_162_p_din1(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_162_p_din1),
    .grp_fu_162_p_opcode(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_162_p_opcode),
    .grp_fu_162_p_dout0(grp_fu_162_p2),
    .grp_fu_162_p_ce(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_162_p_ce),
    .grp_fu_166_p_din0(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_166_p_din0),
    .grp_fu_166_p_din1(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_166_p_din1),
    .grp_fu_166_p_dout0(grp_fu_166_p2),
    .grp_fu_166_p_ce(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_166_p_ce)
);

fdtd_2d_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6 grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ap_start),
    .ap_done(grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ap_done),
    .ap_idle(grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ap_idle),
    .ap_ready(grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ap_ready),
    .ex_address0(grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ex_address0),
    .ex_ce0(grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ex_ce0),
    .ex_we0(grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ex_we0),
    .ex_d0(grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ex_d0),
    .ex_address1(grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ex_address1),
    .ex_ce1(grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ex_ce1),
    .ex_q1(ex_q1),
    .hz_address0(grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_hz_address0),
    .hz_ce0(grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_hz_ce0),
    .hz_q0(hz_q0),
    .hz_address1(grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_hz_address1),
    .hz_ce1(grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_hz_ce1),
    .hz_q1(hz_q1),
    .grp_fu_158_p_din0(grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_158_p_din0),
    .grp_fu_158_p_din1(grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_158_p_din1),
    .grp_fu_158_p_opcode(grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_158_p_opcode),
    .grp_fu_158_p_dout0(grp_fu_158_p2),
    .grp_fu_158_p_ce(grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_158_p_ce),
    .grp_fu_162_p_din0(grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_162_p_din0),
    .grp_fu_162_p_din1(grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_162_p_din1),
    .grp_fu_162_p_opcode(grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_162_p_opcode),
    .grp_fu_162_p_dout0(grp_fu_162_p2),
    .grp_fu_162_p_ce(grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_162_p_ce),
    .grp_fu_166_p_din0(grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_166_p_din0),
    .grp_fu_166_p_din1(grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_166_p_din1),
    .grp_fu_166_p_dout0(grp_fu_166_p2),
    .grp_fu_166_p_ce(grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_166_p_ce)
);

fdtd_2d_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8 grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ap_start),
    .ap_done(grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ap_done),
    .ap_idle(grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ap_idle),
    .ap_ready(grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ap_ready),
    .ex_address0(grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ex_address0),
    .ex_ce0(grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ex_ce0),
    .ex_q0(ex_q0),
    .ex_address1(grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ex_address1),
    .ex_ce1(grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ex_ce1),
    .ex_q1(ex_q1),
    .ey_address0(grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ey_address0),
    .ey_ce0(grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ey_ce0),
    .ey_q0(ey_q0),
    .ey_address1(grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ey_address1),
    .ey_ce1(grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ey_ce1),
    .ey_q1(ey_q1),
    .hz_address0(grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_hz_address0),
    .hz_ce0(grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_hz_ce0),
    .hz_we0(grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_hz_we0),
    .hz_d0(grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_hz_d0),
    .hz_address1(grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_hz_address1),
    .hz_ce1(grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_hz_ce1),
    .hz_q1(hz_q1),
    .grp_fu_158_p_din0(grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_158_p_din0),
    .grp_fu_158_p_din1(grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_158_p_din1),
    .grp_fu_158_p_opcode(grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_158_p_opcode),
    .grp_fu_158_p_dout0(grp_fu_158_p2),
    .grp_fu_158_p_ce(grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_158_p_ce),
    .grp_fu_162_p_din0(grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_162_p_din0),
    .grp_fu_162_p_din1(grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_162_p_din1),
    .grp_fu_162_p_opcode(grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_162_p_opcode),
    .grp_fu_162_p_dout0(grp_fu_162_p2),
    .grp_fu_162_p_ce(grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_162_p_ce),
    .grp_fu_166_p_din0(grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_166_p_din0),
    .grp_fu_166_p_din1(grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_166_p_din1),
    .grp_fu_166_p_dout0(grp_fu_166_p2),
    .grp_fu_166_p_ce(grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_166_p_ce)
);

fdtd_2d_dsub_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsub_64ns_64ns_64_5_full_dsp_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_158_p0),
    .din1(grp_fu_158_p1),
    .ce(grp_fu_158_ce),
    .dout(grp_fu_158_p2)
);

fdtd_2d_dadddsub_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadddsub_64ns_64ns_64_5_full_dsp_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_162_p0),
    .din1(grp_fu_162_p1),
    .opcode(grp_fu_162_opcode),
    .ce(grp_fu_162_ce),
    .dout(grp_fu_162_p2)
);

fdtd_2d_dmul_64ns_64ns_64_5_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_5_max_dsp_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_166_p0),
    .din1(grp_fu_166_p1),
    .ce(grp_fu_166_ce),
    .dout(grp_fu_166_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ap_start_reg <= 1'b1;
        end else if ((grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ap_ready == 1'b1)) begin
            grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ap_start_reg <= 1'b1;
        end else if ((grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ap_ready == 1'b1)) begin
            grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ap_start_reg <= 1'b1;
        end else if ((grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ap_ready == 1'b1)) begin
            grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ap_start_reg <= 1'b1;
        end else if ((grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ap_ready == 1'b1)) begin
            grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        t_fu_58 <= 6'd0;
    end else if (((icmp_ln10_fu_116_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        t_fu_58 <= add_ln10_fu_122_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        p_fict_s_load_reg_153 <= p_fict_s_q0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln10_fu_116_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln10_fu_116_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ex_address0 = grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ex_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        ex_address0 = grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ex_address0;
    end else begin
        ex_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ex_address1 = grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ex_address1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        ex_address1 = grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ex_address1;
    end else begin
        ex_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ex_ce0 = grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ex_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        ex_ce0 = grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ex_ce0;
    end else begin
        ex_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ex_ce1 = grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ex_ce1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        ex_ce1 = grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ex_ce1;
    end else begin
        ex_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        ex_we0 = grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ex_we0;
    end else begin
        ex_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ey_address0 = grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ey_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        ey_address0 = grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ey_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        ey_address0 = grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ey_address0;
    end else begin
        ey_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ey_address1 = grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ey_address1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        ey_address1 = grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ey_address1;
    end else begin
        ey_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ey_ce0 = grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ey_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        ey_ce0 = grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ey_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        ey_ce0 = grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ey_ce0;
    end else begin
        ey_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ey_ce1 = grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ey_ce1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        ey_ce1 = grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ey_ce1;
    end else begin
        ey_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ey_d0 = grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ey_d0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        ey_d0 = grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ey_d0;
    end else begin
        ey_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ey_we0 = grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ey_we0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        ey_we0 = grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ey_we0;
    end else begin
        ey_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_158_ce = grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_158_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_158_ce = grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_158_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_158_ce = grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_158_p_ce;
    end else begin
        grp_fu_158_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_158_p0 = grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_158_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_158_p0 = grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_158_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_158_p0 = grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_158_p_din0;
    end else begin
        grp_fu_158_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_158_p1 = grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_158_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_158_p1 = grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_158_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_158_p1 = grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_158_p_din1;
    end else begin
        grp_fu_158_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_162_ce = grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_162_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_162_ce = grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_162_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_162_ce = grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_162_p_ce;
    end else begin
        grp_fu_162_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_162_opcode = grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_162_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_162_opcode = grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_162_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_162_opcode = grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_162_p_opcode;
    end else begin
        grp_fu_162_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_162_p0 = grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_162_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_162_p0 = grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_162_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_162_p0 = grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_162_p_din0;
    end else begin
        grp_fu_162_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_162_p1 = grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_162_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_162_p1 = grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_162_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_162_p1 = grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_162_p_din1;
    end else begin
        grp_fu_162_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_166_ce = grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_166_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_166_ce = grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_166_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_166_ce = grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_166_p_ce;
    end else begin
        grp_fu_166_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_166_p0 = grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_166_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_166_p0 = grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_166_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_166_p0 = grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_166_p_din0;
    end else begin
        grp_fu_166_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_166_p1 = grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_166_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_166_p1 = grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_166_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_166_p1 = grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_166_p_din1;
    end else begin
        grp_fu_166_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        hz_address0 = grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_hz_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        hz_address0 = grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_hz_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        hz_address0 = grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_hz_address0;
    end else begin
        hz_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        hz_address1 = grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_hz_address1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        hz_address1 = grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_hz_address1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        hz_address1 = grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_hz_address1;
    end else begin
        hz_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        hz_ce0 = grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_hz_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        hz_ce0 = grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_hz_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        hz_ce0 = grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_hz_ce0;
    end else begin
        hz_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        hz_ce1 = grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_hz_ce1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        hz_ce1 = grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_hz_ce1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        hz_ce1 = grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_hz_ce1;
    end else begin
        hz_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        hz_we0 = grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_hz_we0;
    end else begin
        hz_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_fict_s_ce0 = 1'b1;
    end else begin
        p_fict_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln10_fu_116_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln10_fu_122_p2 = (t_fu_58 + 6'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ex_d0 = grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ex_d0;

assign grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ap_start = grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ap_start_reg;

assign grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ap_start = grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ap_start_reg;

assign grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ap_start = grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ap_start_reg;

assign grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ap_start = grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ap_start_reg;

assign hz_d0 = grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_hz_d0;

assign icmp_ln10_fu_116_p2 = ((t_fu_58 == 6'd40) ? 1'b1 : 1'b0);

assign p_fict_s_address0 = zext_ln10_fu_128_p1;

assign zext_ln10_fu_128_p1 = t_fu_58;

endmodule //fdtd_2d
