<map id="lib/Target/AMDGPU/AMDGPUMIRFormatter.h" name="lib/Target/AMDGPU/AMDGPUMIRFormatter.h">
<area shape="rect" id="node1" title="AMDGPU specific overrides of MIRFormatter." alt="" coords="2341,5,2649,32"/>
<area shape="rect" id="node2" href="$AMDGPUMIRFormatter_8cpp.html" title="Implementation of AMDGPU overrides of MIRFormatter." alt="" coords="122,266,444,293"/>
<area shape="rect" id="node3" href="$SIInstrInfo_8h.html" title="Interface definition for SIInstrInfo." alt="" coords="5053,80,5244,121"/>
<area shape="rect" id="node4" href="$AMDGPUExportClustering_8cpp.html" title=" " alt="" coords="4887,169,5138,211"/>
<area shape="rect" id="node5" href="$AMDGPULegalizerInfo_8h.html" title="This file declares the targeting of the Machinelegalizer class for AMDGPU." alt="" coords="9684,169,9951,211"/>
<area shape="rect" id="node12" href="$AMDGPUMacroFusion_8cpp.html" title=" " alt="" coords="5162,169,5410,211"/>
<area shape="rect" id="node13" href="$AMDGPUAsmParser_8cpp.html" title=" " alt="" coords="5434,169,5652,211"/>
<area shape="rect" id="node14" href="$GCNSubtarget_8h.html" title="AMD GCN specific subclass of TargetSubtarget." alt="" coords="4610,177,4863,203"/>
<area shape="rect" id="node44" href="$SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo." alt="" coords="2861,259,3052,300"/>
<area shape="rect" id="node48" href="$AMDGPUCustomBehaviour_8cpp.html" title="This file implements methods from the AMDGPUCustomBehaviour class." alt="" coords="5676,169,5903,211"/>
<area shape="rect" id="node49" href="$SIMachineFunctionInfo_8h.html" title=" " alt="" coords="1768,169,1984,211"/>
<area shape="rect" id="node50" href="$SIMachineScheduler_8cpp.html" title="SI Machine Scheduler interface." alt="" coords="5927,169,6143,211"/>
<area shape="rect" id="node6" href="$AMDGPUCallLowering_8cpp.html" title="This file implements the lowering of LLVM calls to machine code calls for GlobalISel." alt="" coords="5346,348,5580,389"/>
<area shape="rect" id="node7" href="$AMDGPULegalizerInfo_8cpp.html" title="This file implements the targeting of the Machinelegalizer class for AMDGPU." alt="" coords="5055,348,5322,389"/>
<area shape="rect" id="node8" href="$AMDGPUPostLegalizerCombiner_8cpp.html" title=" " alt="" coords="9700,259,9936,300"/>
<area shape="rect" id="node9" href="$AMDGPUPreLegalizerCombiner_8cpp.html" title=" " alt="" coords="9446,259,9675,300"/>
<area shape="rect" id="node10" href="$AMDGPURegBankCombiner_8cpp.html" title=" " alt="" coords="4857,259,5090,300"/>
<area shape="rect" id="node11" href="$AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget." alt="" coords="5604,355,5903,382"/>
<area shape="rect" id="node15" href="$AMDGPUAnnotateKernelFeatures_8cpp.html" title=" " alt="" coords="5611,259,5878,300"/>
<area shape="rect" id="node16" href="$AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code." alt="" coords="3290,259,3527,300"/>
<area shape="rect" id="node17" href="$AMDGPUAtomicOptimizer_8cpp.html" title="This pass optimizes atomic operations by using a single lane of a wavefront to perform the atomic ope..." alt="" coords="5902,259,6157,300"/>
<area shape="rect" id="node18" href="$AMDGPUAttributor_8cpp.html" title=" " alt="" coords="6182,266,6478,293"/>
<area shape="rect" id="node19" href="$AMDGPUCombinerHelper_8cpp.html" title=" " alt="" coords="6502,259,6773,300"/>
<area shape="rect" id="node20" href="$AMDGPUHSAMetadataStreamer_8cpp.html" title="AMDGPU HSA Metadata Streamer." alt="" coords="468,259,767,300"/>
<area shape="rect" id="node21" href="$AMDGPUInstCombineIntrinsic_8cpp.html" title=" " alt="" coords="6798,259,7030,300"/>
<area shape="rect" id="node22" href="$AMDGPUISelDAGToDAG_8h.html" title="Defines an instruction selector for the AMDGPU target." alt="" coords="791,259,1023,300"/>
<area shape="rect" id="node23" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets." alt="" coords="1047,259,1279,300"/>
<area shape="rect" id="node24" href="$AMDGPULibCalls_8cpp.html" title="This file does AMD library function optimizations." alt="" coords="7054,259,7280,300"/>
<area shape="rect" id="node25" href="$AMDGPULowerKernelArguments_8cpp.html" title=" " alt="" coords="7305,259,7552,300"/>
<area shape="rect" id="node26" href="$AMDGPUMachineCFGStructurizer_8cpp.html" title=" " alt="" coords="7576,259,7838,300"/>
<area shape="rect" id="node27" href="$AMDGPUPromoteAlloca_8cpp.html" title=" " alt="" coords="7862,259,8125,300"/>
<area shape="rect" id="node28" href="$AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU." alt="" coords="1304,259,1566,300"/>
<area shape="rect" id="node29" href="$AMDGPUReplaceLDSUseWithPointer_8cpp.html" title=" " alt="" coords="8149,259,8409,300"/>
<area shape="rect" id="node30" href="$AMDGPUResourceUsageAnalysis_8cpp.html" title="Analyzes how many registers and other resources are used by functions." alt="" coords="1590,259,1858,300"/>
<area shape="rect" id="node31" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets." alt="" coords="5339,259,5587,300"/>
<area shape="rect" id="node32" href="$GCNDPPCombine_8cpp.html" title=" " alt="" coords="8433,266,8722,293"/>
<area shape="rect" id="node33" href="$GCNHazardRecognizer_8cpp.html" title=" " alt="" coords="8747,259,8971,300"/>
<area shape="rect" id="node34" href="$GCNNSAReassign_8cpp.html" title="Try to reassign registers on GFX10+ from non&#45;sequential to sequential in NSA image instructions." alt="" coords="1882,266,2174,293"/>
<area shape="rect" id="node35" href="$GCNPreRAOptimizations_8cpp.html" title="This pass combines split register tuple initialization into a single pseudo:" alt="" coords="8996,259,9194,300"/>
<area shape="rect" id="node36" href="$GCNRegPressure_8h.html" title="This file defines the GCNRegPressure class, which tracks registry pressure by bookkeeping number of S..." alt="" coords="9219,259,9422,300"/>
<area shape="rect" id="node37" href="$SIAnnotateControlFlow_8cpp.html" title="Annotates the control flow with hardware specific intrinsics." alt="" coords="3552,259,3772,300"/>
<area shape="rect" id="node38" href="$SIFixSGPRCopies_8cpp.html" title="Copies from VGPR to SGPR registers are illegal and the register coalescer will sometimes generate the..." alt="" coords="3796,266,4082,293"/>
<area shape="rect" id="node39" href="$SIFixVGPRCopies_8cpp.html" title="Add implicit use of exec to vector register copies." alt="" coords="4106,266,4393,293"/>
<area shape="rect" id="node40" href="$SIFoldOperands_8cpp.html" title=" " alt="" coords="2198,259,2386,300"/>
<area shape="rect" id="node41" href="$SIFrameLowering_8cpp.html" title=" " alt="" coords="2411,259,2614,300"/>
<area shape="rect" id="node42" href="$SIInsertHardClauses_8cpp.html" title="Insert s_clause instructions to form hard clauses." alt="" coords="4417,259,4616,300"/>
<area shape="rect" id="node43" href="$SIInsertWaitcnts_8cpp.html" title="Insert wait instructions for memory reads and writes." alt="" coords="2638,259,2837,300"/>
<area shape="rect" id="node45" href="$SILateBranchLowering_8cpp.html" title="This pass mainly lowers early terminate pseudo instructions." alt="" coords="3076,259,3266,300"/>
<area shape="rect" id="node46" href="$SILoadStoreOptimizer_8cpp.html" title=" " alt="" coords="4640,259,4832,300"/>
<area shape="rect" id="node47" href="$SILowerControlFlow_8cpp.html" title="This pass lowers the pseudo control flow instructions to real machine instructions." alt="" coords="5115,259,5315,300"/>
</map>
