<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SIFixupVectorISel.cpp source code [llvm/llvm/lib/Target/AMDGPU/SIFixupVectorISel.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SIFixupVectorISel.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SIFixupVectorISel.cpp.html'>SIFixupVectorISel.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- SIFixupVectorISel.cpp - Fixup post ISel vector issues -------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>/// \file</i></td></tr>
<tr><th id="8">8</th><td><i>/// SIFixupVectorISel pass cleans up post ISEL Vector issues.</i></td></tr>
<tr><th id="9">9</th><td><i>/// Currently this will convert GLOBAL_{LOAD|STORE}_*</i></td></tr>
<tr><th id="10">10</th><td><i>/// and GLOBAL_Atomic_* instructions into their _SADDR variants,</i></td></tr>
<tr><th id="11">11</th><td><i>/// feeding the sreg into the saddr field of the new instruction.</i></td></tr>
<tr><th id="12">12</th><td><i>/// We currently handle a REG_SEQUENCE feeding the vaddr</i></td></tr>
<tr><th id="13">13</th><td><i>/// and decompose it into a base and index.</i></td></tr>
<tr><th id="14">14</th><td><i>///</i></td></tr>
<tr><th id="15">15</th><td><i>/// Transform:</i></td></tr>
<tr><th id="16">16</th><td><i>/// %17:vgpr_32, %19:sreg_64_xexec = V_ADD_I32_e64 %21:sgpr_32, %22:vgpr_32</i></td></tr>
<tr><th id="17">17</th><td><i>/// %18:vgpr_32, %20:sreg_64_xexec = V_ADDC_U32_e64 %25:vgpr_32,</i></td></tr>
<tr><th id="18">18</th><td><i>///                                    %24:vgpr_32, %19:sreg_64_xexec</i></td></tr>
<tr><th id="19">19</th><td><i>/// %16:vreg_64 = REG_SEQUENCE %17:vgpr_32, %sub0, %18:vgpr_32, %sub1</i></td></tr>
<tr><th id="20">20</th><td><i>/// %11:vreg_64 = COPY %16:vreg_64</i></td></tr>
<tr><th id="21">21</th><td><i>/// %10:vgpr_32 = GLOBAL_LOAD_DWORD killed %11:vreg_64, 16, 0, 0</i></td></tr>
<tr><th id="22">22</th><td><i>/// Into:</i></td></tr>
<tr><th id="23">23</th><td><i>/// %4:sreg_64_xexec = S_LOAD_DWORDX2_IMM %1:sgpr_64, 36, 0</i></td></tr>
<tr><th id="24">24</th><td><i>/// %14:vreg_64 = REG_SEQUENCE %6:vgpr_32, %sub0, %15:vgpr_32, %sub1</i></td></tr>
<tr><th id="25">25</th><td><i>/// %10:vgpr_32 = GLOBAL_LOAD_DWORD_SADDR %14:vreg_64, %4:sreg_64_xexec,16...</i></td></tr>
<tr><th id="26">26</th><td><i>///</i></td></tr>
<tr><th id="27">27</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="28">28</th><td><i>//</i></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="AMDGPUSubtarget.h.html">"AMDGPUSubtarget.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/IR/LLVMContext.h.html">"llvm/IR/LLVMContext.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"si-fixup-vector-isel"</u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableGlobalSGPRAddr" title='EnableGlobalSGPRAddr' data-type='cl::opt&lt;bool&gt;' data-ref="EnableGlobalSGPRAddr">EnableGlobalSGPRAddr</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="46">46</th><td>  <q>"amdgpu-enable-global-sgpr-addr"</q>,</td></tr>
<tr><th id="47">47</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable use of SGPR regs for GLOBAL LOAD/STORE instructions"</q>),</td></tr>
<tr><th id="48">48</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>));</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumSGPRGlobalOccurs = {&quot;si-fixup-vector-isel&quot;, &quot;NumSGPRGlobalOccurs&quot;, &quot;Number of global ld/st opportunities&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumSGPRGlobalOccurs" title='NumSGPRGlobalOccurs' data-ref="NumSGPRGlobalOccurs">NumSGPRGlobalOccurs</dfn>, <q>"Number of global ld/st opportunities"</q>);</td></tr>
<tr><th id="51">51</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumSGPRGlobalSaddrs = {&quot;si-fixup-vector-isel&quot;, &quot;NumSGPRGlobalSaddrs&quot;, &quot;Number of global sgpr instructions converted&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumSGPRGlobalSaddrs" title='NumSGPRGlobalSaddrs' data-ref="NumSGPRGlobalSaddrs">NumSGPRGlobalSaddrs</dfn>, <q>"Number of global sgpr instructions converted"</q>);</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><b>namespace</b> {</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SIFixupVectorISel" title='(anonymous namespace)::SIFixupVectorISel' data-ref="(anonymousnamespace)::SIFixupVectorISel">SIFixupVectorISel</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="56">56</th><td><b>public</b>:</td></tr>
<tr><th id="57">57</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::SIFixupVectorISel::ID" title='(anonymous namespace)::SIFixupVectorISel::ID' data-type='char' data-ref="(anonymousnamespace)::SIFixupVectorISel::ID">ID</dfn>;</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><b>public</b>:</td></tr>
<tr><th id="60">60</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_117SIFixupVectorISelC1Ev" title='(anonymous namespace)::SIFixupVectorISel::SIFixupVectorISel' data-type='void (anonymous namespace)::SIFixupVectorISel::SIFixupVectorISel()' data-ref="_ZN12_GLOBAL__N_117SIFixupVectorISelC1Ev">SIFixupVectorISel</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::SIFixupVectorISel::ID" title='(anonymous namespace)::SIFixupVectorISel::ID' data-use='a' data-ref="(anonymousnamespace)::SIFixupVectorISel::ID">ID</a>) {</td></tr>
<tr><th id="61">61</th><td>    <a class="ref" href="#74" title='llvm::initializeSIFixupVectorISelPass' data-ref="_ZN4llvm31initializeSIFixupVectorISelPassERNS_12PassRegistryE">initializeSIFixupVectorISelPass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="62">62</th><td>  }</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_117SIFixupVectorISel20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIFixupVectorISel::runOnMachineFunction' data-type='bool (anonymous namespace)::SIFixupVectorISel::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_117SIFixupVectorISel20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1MF">MF</dfn>) override;</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_117SIFixupVectorISel16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::SIFixupVectorISel::getAnalysisUsage' data-type='void (anonymous namespace)::SIFixupVectorISel::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_117SIFixupVectorISel16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col2 decl" id="2AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="2AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="67">67</th><td>    <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="68">68</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a></span>);</td></tr>
<tr><th id="69">69</th><td>  }</td></tr>
<tr><th id="70">70</th><td>};</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td>} <i>// End anonymous namespace.</i></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#33" title="static void *initializeSIFixupVectorISelPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;SI Fixup Vector ISel&quot;, &quot;si-fixup-vector-isel&quot;, &amp;SIFixupVectorISel::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;SIFixupVectorISel&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeSIFixupVectorISelPassFlag; void llvm::initializeSIFixupVectorISelPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeSIFixupVectorISelPassFlag, initializeSIFixupVectorISelPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::SIFixupVectorISel" title='(anonymous namespace)::SIFixupVectorISel' data-ref="(anonymousnamespace)::SIFixupVectorISel">SIFixupVectorISel</a>, <a class="macro" href="#41" title="&quot;si-fixup-vector-isel&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="75">75</th><td>                <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"SI Fixup Vector ISel"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::SIFixupVectorISel" title='(anonymous namespace)::SIFixupVectorISel' data-ref="(anonymousnamespace)::SIFixupVectorISel">SIFixupVectorISel</a>::<dfn class="tu decl def" id="(anonymousnamespace)::SIFixupVectorISel::ID" title='(anonymous namespace)::SIFixupVectorISel::ID' data-type='char' data-ref="(anonymousnamespace)::SIFixupVectorISel::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::SIFixupVectorISelID" title='llvm::SIFixupVectorISelID' data-ref="llvm::SIFixupVectorISelID">SIFixupVectorISelID</dfn> = <a class="tu type" href="#(anonymousnamespace)::SIFixupVectorISel" title='(anonymous namespace)::SIFixupVectorISel' data-ref="(anonymousnamespace)::SIFixupVectorISel">SIFixupVectorISel</a>::<a class="tu ref" href="#(anonymousnamespace)::SIFixupVectorISel::ID" title='(anonymous namespace)::SIFixupVectorISel::ID' data-ref="(anonymousnamespace)::SIFixupVectorISel::ID">ID</a>;</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm27createSIFixupVectorISelPassEv" title='llvm::createSIFixupVectorISelPass' data-ref="_ZN4llvm27createSIFixupVectorISelPassEv">createSIFixupVectorISelPass</dfn>() {</td></tr>
<tr><th id="82">82</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::SIFixupVectorISel" title='(anonymous namespace)::SIFixupVectorISel' data-ref="(anonymousnamespace)::SIFixupVectorISel">SIFixupVectorISel</a><a class="tu ref" href="#_ZN12_GLOBAL__N_117SIFixupVectorISelC1Ev" title='(anonymous namespace)::SIFixupVectorISel::SIFixupVectorISel' data-use='c' data-ref="_ZN12_GLOBAL__N_117SIFixupVectorISelC1Ev">(</a>);</td></tr>
<tr><th id="83">83</th><td>}</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL20findSRegBaseAndIndexPN4llvm14MachineOperandERjS2_RNS_19MachineRegisterInfoEPKNS_14SIRegisterInfoE" title='findSRegBaseAndIndex' data-type='bool findSRegBaseAndIndex(llvm::MachineOperand * Op, unsigned int &amp; BaseReg, unsigned int &amp; IndexReg, llvm::MachineRegisterInfo &amp; MRI, const llvm::SIRegisterInfo * TRI)' data-ref="_ZL20findSRegBaseAndIndexPN4llvm14MachineOperandERjS2_RNS_19MachineRegisterInfoEPKNS_14SIRegisterInfoE">findSRegBaseAndIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col3 decl" id="3Op" title='Op' data-type='llvm::MachineOperand *' data-ref="3Op">Op</dfn>,</td></tr>
<tr><th id="86">86</th><td>                                 <em>unsigned</em> &amp;<dfn class="local col4 decl" id="4BaseReg" title='BaseReg' data-type='unsigned int &amp;' data-ref="4BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="87">87</th><td>                                 <em>unsigned</em> &amp;<dfn class="local col5 decl" id="5IndexReg" title='IndexReg' data-type='unsigned int &amp;' data-ref="5IndexReg">IndexReg</dfn>,</td></tr>
<tr><th id="88">88</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="6MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="6MRI">MRI</dfn>,</td></tr>
<tr><th id="89">89</th><td>                                 <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col7 decl" id="7TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="7TRI">TRI</dfn>) {</td></tr>
<tr><th id="90">90</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="8Worklist" title='Worklist' data-type='SmallVector&lt;llvm::MachineOperand *, 8&gt;' data-ref="8Worklist">Worklist</dfn>;</td></tr>
<tr><th id="91">91</th><td>  <a class="local col8 ref" href="#8Worklist" title='Worklist' data-ref="8Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#3Op" title='Op' data-ref="3Op">Op</a>);</td></tr>
<tr><th id="92">92</th><td>  <b>while</b> (!<a class="local col8 ref" href="#8Worklist" title='Worklist' data-ref="8Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="93">93</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="9WOp" title='WOp' data-type='llvm::MachineOperand *' data-ref="9WOp">WOp</dfn> = <a class="local col8 ref" href="#8Worklist" title='Worklist' data-ref="8Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="94">94</th><td>    <b>if</b> (!<a class="local col9 ref" href="#9WOp" title='WOp' data-ref="9WOp">WOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() ||</td></tr>
<tr><th id="95">95</th><td>        !<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col9 ref" href="#9WOp" title='WOp' data-ref="9WOp">WOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="96">96</th><td>      <b>continue</b>;</td></tr>
<tr><th id="97">97</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="10DefInst" title='DefInst' data-type='llvm::MachineInstr *' data-ref="10DefInst">DefInst</dfn> = <a class="local col6 ref" href="#6MRI" title='MRI' data-ref="6MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col9 ref" href="#9WOp" title='WOp' data-ref="9WOp">WOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="98">98</th><td>    <b>switch</b> (<a class="local col0 ref" href="#10DefInst" title='DefInst' data-ref="10DefInst">DefInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="99">99</th><td>    <b>default</b>:</td></tr>
<tr><th id="100">100</th><td>      <b>continue</b>;</td></tr>
<tr><th id="101">101</th><td>    <b>case</b> <span class="namespace"><span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;llvm::TargetOpcode::COPY&apos;?">AMDGPU</span>::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a></span>:</td></tr>
<tr><th id="102">102</th><td>      <a class="local col8 ref" href="#8Worklist" title='Worklist' data-ref="8Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col0 ref" href="#10DefInst" title='DefInst' data-ref="10DefInst">DefInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="103">103</th><td>      <b>break</b>;</td></tr>
<tr><th id="104">104</th><td>    <b>case</b> <span class="namespace"><span class='error' title="no member named &apos;REG_SEQUENCE&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;llvm::TargetOpcode::REG_SEQUENCE&apos;?">AMDGPU</span>::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#94" title='llvm::TargetOpcode::REG_SEQUENCE' data-ref="llvm::TargetOpcode::REG_SEQUENCE">REG_SEQUENCE</a></span>:</td></tr>
<tr><th id="105">105</th><td>      <b>if</b> (<a class="local col0 ref" href="#10DefInst" title='DefInst' data-ref="10DefInst">DefInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() != <var>5</var>)</td></tr>
<tr><th id="106">106</th><td>        <b>continue</b>;</td></tr>
<tr><th id="107">107</th><td>      <a class="local col8 ref" href="#8Worklist" title='Worklist' data-ref="8Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col0 ref" href="#10DefInst" title='DefInst' data-ref="10DefInst">DefInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="108">108</th><td>      <a class="local col8 ref" href="#8Worklist" title='Worklist' data-ref="8Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col0 ref" href="#10DefInst" title='DefInst' data-ref="10DefInst">DefInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>));</td></tr>
<tr><th id="109">109</th><td>      <b>break</b>;</td></tr>
<tr><th id="110">110</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_ADD_I32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_ADD_I32_e64</span>:</td></tr>
<tr><th id="111">111</th><td>      <i>// The V_ADD_* and its analogous V_ADDCV_* are generated by</i></td></tr>
<tr><th id="112">112</th><td><i>      // a previous pass which lowered from an ADD_64_PSEUDO,</i></td></tr>
<tr><th id="113">113</th><td><i>      // which generates subregs to break up the 64 bit args.</i></td></tr>
<tr><th id="114">114</th><td>      <b>if</b> (DefInst-&gt;getOperand(<var>2</var>).getSubReg() != AMDGPU::<span class='error' title="no member named &apos;NoSubRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoSubRegister</span>)</td></tr>
<tr><th id="115">115</th><td>        <b>continue</b>;</td></tr>
<tr><th id="116">116</th><td>      <a class="local col4 ref" href="#4BaseReg" title='BaseReg' data-ref="4BaseReg">BaseReg</a> = <a class="local col0 ref" href="#10DefInst" title='DefInst' data-ref="10DefInst">DefInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="117">117</th><td>      <b>if</b> (DefInst-&gt;getOperand(<var>3</var>).getSubReg() != AMDGPU::<span class='error' title="no member named &apos;NoSubRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoSubRegister</span>)</td></tr>
<tr><th id="118">118</th><td>        <b>continue</b>;</td></tr>
<tr><th id="119">119</th><td>      <a class="local col5 ref" href="#5IndexReg" title='IndexReg' data-ref="5IndexReg">IndexReg</a> = <a class="local col0 ref" href="#10DefInst" title='DefInst' data-ref="10DefInst">DefInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="120">120</th><td>      <i>// Chase the IndexReg.</i></td></tr>
<tr><th id="121">121</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="11MI" title='MI' data-type='llvm::MachineInstr *' data-ref="11MI">MI</dfn> = <a class="local col6 ref" href="#6MRI" title='MRI' data-ref="6MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col5 ref" href="#5IndexReg" title='IndexReg' data-ref="5IndexReg">IndexReg</a>);</td></tr>
<tr><th id="122">122</th><td>      <b>if</b> (!<a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a> || !<a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>())</td></tr>
<tr><th id="123">123</th><td>        <b>continue</b>;</td></tr>
<tr><th id="124">124</th><td>      <i>// Make sure the reg class is 64 bit for Index.</i></td></tr>
<tr><th id="125">125</th><td><i>      // If the Index register is a subreg, we want it to reference</i></td></tr>
<tr><th id="126">126</th><td><i>      // a 64 bit register which we will use as the Index reg.</i></td></tr>
<tr><th id="127">127</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="12IdxRC" title='IdxRC' data-type='const llvm::TargetRegisterClass *' data-ref="12IdxRC">IdxRC</dfn>, *<dfn class="local col3 decl" id="13BaseRC" title='BaseRC' data-type='const llvm::TargetRegisterClass *' data-ref="13BaseRC">BaseRC</dfn>;</td></tr>
<tr><th id="128">128</th><td>      <a class="local col2 ref" href="#12IdxRC" title='IdxRC' data-ref="12IdxRC">IdxRC</a> = <a class="local col6 ref" href="#6MRI" title='MRI' data-ref="6MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="129">129</th><td>      <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU14getRegBitWidthEj" title='llvm::AMDGPU::getRegBitWidth' data-ref="_ZN4llvm6AMDGPU14getRegBitWidthEj">getRegBitWidth</a>(<a class="local col2 ref" href="#12IdxRC" title='IdxRC' data-ref="12IdxRC">IdxRC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()) != <var>64</var>)</td></tr>
<tr><th id="130">130</th><td>        <b>continue</b>;</td></tr>
<tr><th id="131">131</th><td>      <a class="local col5 ref" href="#5IndexReg" title='IndexReg' data-ref="5IndexReg">IndexReg</a> = <a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="132">132</th><td>      <i>// Chase the BaseReg.</i></td></tr>
<tr><th id="133">133</th><td>      <a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a> = <a class="local col6 ref" href="#6MRI" title='MRI' data-ref="6MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col4 ref" href="#4BaseReg" title='BaseReg' data-ref="4BaseReg">BaseReg</a>);</td></tr>
<tr><th id="134">134</th><td>      <b>if</b> (!<a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a> || !<a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>())</td></tr>
<tr><th id="135">135</th><td>        <b>continue</b>;</td></tr>
<tr><th id="136">136</th><td>      <i>// Make sure the register class is 64 bit for Base.</i></td></tr>
<tr><th id="137">137</th><td>      <a class="local col4 ref" href="#4BaseReg" title='BaseReg' data-ref="4BaseReg">BaseReg</a> = <a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="138">138</th><td>      <a class="local col3 ref" href="#13BaseRC" title='BaseRC' data-ref="13BaseRC">BaseRC</a> = <a class="local col6 ref" href="#6MRI" title='MRI' data-ref="6MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col4 ref" href="#4BaseReg" title='BaseReg' data-ref="4BaseReg">BaseReg</a>);</td></tr>
<tr><th id="139">139</th><td>      <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU14getRegBitWidthEj" title='llvm::AMDGPU::getRegBitWidth' data-ref="_ZN4llvm6AMDGPU14getRegBitWidthEj">getRegBitWidth</a>(<a class="local col3 ref" href="#13BaseRC" title='BaseRC' data-ref="13BaseRC">BaseRC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()) != <var>64</var>)</td></tr>
<tr><th id="140">140</th><td>        <b>continue</b>;</td></tr>
<tr><th id="141">141</th><td>      <i>// Make sure Base is SReg and Index is VReg.</i></td></tr>
<tr><th id="142">142</th><td>      <b>if</b> (!<a class="local col7 ref" href="#7TRI" title='TRI' data-ref="7TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoEj" title='llvm::SIRegisterInfo::isSGPRReg' data-ref="_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoEj">isSGPRReg</a>(<a class="local col6 ref" href="#6MRI" title='MRI' data-ref="6MRI">MRI</a>, <a class="local col4 ref" href="#4BaseReg" title='BaseReg' data-ref="4BaseReg">BaseReg</a>))</td></tr>
<tr><th id="143">143</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="144">144</th><td>      <b>if</b> (!<a class="local col7 ref" href="#7TRI" title='TRI' data-ref="7TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE">hasVGPRs</a>(<a class="local col6 ref" href="#6MRI" title='MRI' data-ref="6MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col5 ref" href="#5IndexReg" title='IndexReg' data-ref="5IndexReg">IndexReg</a>)))</td></tr>
<tr><th id="145">145</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="146">146</th><td>      <i>// clear any killed flags on Index and Base regs, used later.</i></td></tr>
<tr><th id="147">147</th><td>      <a class="local col6 ref" href="#6MRI" title='MRI' data-ref="6MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj">clearKillFlags</a>(<a class="local col5 ref" href="#5IndexReg" title='IndexReg' data-ref="5IndexReg">IndexReg</a>);</td></tr>
<tr><th id="148">148</th><td>      <a class="local col6 ref" href="#6MRI" title='MRI' data-ref="6MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj">clearKillFlags</a>(<a class="local col4 ref" href="#4BaseReg" title='BaseReg' data-ref="4BaseReg">BaseReg</a>);</td></tr>
<tr><th id="149">149</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="150">150</th><td>    }</td></tr>
<tr><th id="151">151</th><td>  }</td></tr>
<tr><th id="152">152</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="153">153</th><td>}</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><i  data-doc="_ZL16fixupGlobalSaddrRN4llvm17MachineBasicBlockERNS_15MachineFunctionERNS_19MachineRegisterInfoERKNS_12GCNSubtargetEPKNS_11SIInstrInfoEPKNS_14SIRegisterInfoE">// Identify Global LOAD|STORE/ATOMIC and try to convert to _SADDR.</i></td></tr>
<tr><th id="156">156</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL16fixupGlobalSaddrRN4llvm17MachineBasicBlockERNS_15MachineFunctionERNS_19MachineRegisterInfoERKNS_12GCNSubtargetEPKNS_11SIInstrInfoEPKNS_14SIRegisterInfoE" title='fixupGlobalSaddr' data-type='bool fixupGlobalSaddr(llvm::MachineBasicBlock &amp; MBB, llvm::MachineFunction &amp; MF, llvm::MachineRegisterInfo &amp; MRI, const llvm::GCNSubtarget &amp; ST, const llvm::SIInstrInfo * TII, const llvm::SIRegisterInfo * TRI)' data-ref="_ZL16fixupGlobalSaddrRN4llvm17MachineBasicBlockERNS_15MachineFunctionERNS_19MachineRegisterInfoERKNS_12GCNSubtargetEPKNS_11SIInstrInfoEPKNS_14SIRegisterInfoE">fixupGlobalSaddr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="14MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="14MBB">MBB</dfn>,</td></tr>
<tr><th id="157">157</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="15MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="15MF">MF</dfn>,</td></tr>
<tr><th id="158">158</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="16MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="16MRI">MRI</dfn>,</td></tr>
<tr><th id="159">159</th><td>                             <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col7 decl" id="17ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="17ST">ST</dfn>,</td></tr>
<tr><th id="160">160</th><td>                             <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col8 decl" id="18TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="18TII">TII</dfn>,</td></tr>
<tr><th id="161">161</th><td>                             <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col9 decl" id="19TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="19TRI">TRI</dfn>) {</td></tr>
<tr><th id="162">162</th><td>  <b>if</b> (!<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableGlobalSGPRAddr" title='EnableGlobalSGPRAddr' data-use='m' data-ref="EnableGlobalSGPRAddr">EnableGlobalSGPRAddr</a>)</td></tr>
<tr><th id="163">163</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="164">164</th><td>  <em>bool</em> <dfn class="local col0 decl" id="20FuncModified" title='FuncModified' data-type='bool' data-ref="20FuncModified">FuncModified</dfn> = <b>false</b>;</td></tr>
<tr><th id="165">165</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col1 decl" id="21I" title='I' data-type='MachineBasicBlock::iterator' data-ref="21I">I</dfn>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col2 decl" id="22Next" title='Next' data-type='MachineBasicBlock::iterator' data-ref="22Next">Next</dfn>;</td></tr>
<tr><th id="166">166</th><td>  <b>for</b> (<a class="local col1 ref" href="#21I" title='I' data-ref="21I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col4 ref" href="#14MBB" title='MBB' data-ref="14MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(); <a class="local col1 ref" href="#21I" title='I' data-ref="21I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#14MBB" title='MBB' data-ref="14MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col1 ref" href="#21I" title='I' data-ref="21I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col2 ref" href="#22Next" title='Next' data-ref="22Next">Next</a>) {</td></tr>
<tr><th id="167">167</th><td>    <a class="local col2 ref" href="#22Next" title='Next' data-ref="22Next">Next</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#21I" title='I' data-ref="21I">I</a>);</td></tr>
<tr><th id="168">168</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="23MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="23MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#21I" title='I' data-ref="21I">I</a>;</td></tr>
<tr><th id="169">169</th><td>    <em>int</em> <dfn class="local col4 decl" id="24NewOpcd" title='NewOpcd' data-type='int' data-ref="24NewOpcd">NewOpcd</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU16getGlobalSaddrOpEt" title='llvm::AMDGPU::getGlobalSaddrOp' data-ref="_ZN4llvm6AMDGPU16getGlobalSaddrOpEt">getGlobalSaddrOp</a>(<a class="local col3 ref" href="#23MI" title='MI' data-ref="23MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="170">170</th><td>    <b>if</b> (<a class="local col4 ref" href="#24NewOpcd" title='NewOpcd' data-ref="24NewOpcd">NewOpcd</a> &lt; <var>0</var>)</td></tr>
<tr><th id="171">171</th><td>      <b>continue</b>;</td></tr>
<tr><th id="172">172</th><td>    <i>// Update our statistics on opportunities seen.</i></td></tr>
<tr><th id="173">173</th><td>    <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#50" title='NumSGPRGlobalOccurs' data-ref="NumSGPRGlobalOccurs">NumSGPRGlobalOccurs</a>;</td></tr>
<tr><th id="174">174</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-fixup-vector-isel&quot;)) { dbgs() &lt;&lt; &quot;Global Mem opp &quot; &lt;&lt; MI &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Global Mem opp "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col3 ref" href="#23MI" title='MI' data-ref="23MI">MI</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="175">175</th><td>    <i>// Need a Base and Index or we cant transform to _SADDR.</i></td></tr>
<tr><th id="176">176</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="25BaseReg" title='BaseReg' data-type='unsigned int' data-ref="25BaseReg">BaseReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="177">177</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="26IndexReg" title='IndexReg' data-type='unsigned int' data-ref="26IndexReg">IndexReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="178">178</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="27Op" title='Op' data-type='llvm::MachineOperand *' data-ref="27Op">Op</dfn> = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vaddr);</td></tr>
<tr><th id="179">179</th><td>    <b>if</b> (!<a class="tu ref" href="#_ZL20findSRegBaseAndIndexPN4llvm14MachineOperandERjS2_RNS_19MachineRegisterInfoEPKNS_14SIRegisterInfoE" title='findSRegBaseAndIndex' data-use='c' data-ref="_ZL20findSRegBaseAndIndexPN4llvm14MachineOperandERjS2_RNS_19MachineRegisterInfoEPKNS_14SIRegisterInfoE">findSRegBaseAndIndex</a>(<a class="local col7 ref" href="#27Op" title='Op' data-ref="27Op">Op</a>, <span class='refarg'><a class="local col5 ref" href="#25BaseReg" title='BaseReg' data-ref="25BaseReg">BaseReg</a></span>, <span class='refarg'><a class="local col6 ref" href="#26IndexReg" title='IndexReg' data-ref="26IndexReg">IndexReg</a></span>, <span class='refarg'><a class="local col6 ref" href="#16MRI" title='MRI' data-ref="16MRI">MRI</a></span>, <a class="local col9 ref" href="#19TRI" title='TRI' data-ref="19TRI">TRI</a>))</td></tr>
<tr><th id="180">180</th><td>      <b>continue</b>;</td></tr>
<tr><th id="181">181</th><td>    <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#51" title='NumSGPRGlobalSaddrs' data-ref="NumSGPRGlobalSaddrs">NumSGPRGlobalSaddrs</a>;</td></tr>
<tr><th id="182">182</th><td>    <a class="local col0 ref" href="#20FuncModified" title='FuncModified' data-ref="20FuncModified">FuncModified</a> = <b>true</b>;</td></tr>
<tr><th id="183">183</th><td>    <i>// Create the new _SADDR Memory instruction.</i></td></tr>
<tr><th id="184">184</th><td>    <em>bool</em> <dfn class="local col8 decl" id="28HasVdst" title='HasVdst' data-type='bool' data-ref="28HasVdst">HasVdst</dfn> = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdst) != <b>nullptr</b>;</td></tr>
<tr><th id="185">185</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="29VData" title='VData' data-type='llvm::MachineOperand *' data-ref="29VData">VData</dfn> = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdata);</td></tr>
<tr><th id="186">186</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="30NewGlob" title='NewGlob' data-type='llvm::MachineInstr *' data-ref="30NewGlob">NewGlob</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="187">187</th><td>    NewGlob = BuildMI(MBB, I, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(NewOpcd));</td></tr>
<tr><th id="188">188</th><td>    <b>if</b> (<a class="local col8 ref" href="#28HasVdst" title='HasVdst' data-ref="28HasVdst">HasVdst</a>)</td></tr>
<tr><th id="189">189</th><td>      <a class="local col0 ref" href="#30NewGlob" title='NewGlob' data-ref="30NewGlob">NewGlob</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE">addOperand</a>(<span class='refarg'><a class="local col5 ref" href="#15MF" title='MF' data-ref="15MF">MF</a></span>, <a class="local col3 ref" href="#23MI" title='MI' data-ref="23MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="190">190</th><td>    <a class="local col0 ref" href="#30NewGlob" title='NewGlob' data-ref="30NewGlob">NewGlob</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE">addOperand</a>(<span class='refarg'><a class="local col5 ref" href="#15MF" title='MF' data-ref="15MF">MF</a></span>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb">CreateReg</a>(<a class="local col6 ref" href="#26IndexReg" title='IndexReg' data-ref="26IndexReg">IndexReg</a>, <b>false</b>));</td></tr>
<tr><th id="191">191</th><td>    <b>if</b> (<a class="local col9 ref" href="#29VData" title='VData' data-ref="29VData">VData</a>)</td></tr>
<tr><th id="192">192</th><td>      <a class="local col0 ref" href="#30NewGlob" title='NewGlob' data-ref="30NewGlob">NewGlob</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE">addOperand</a>(<span class='refarg'><a class="local col5 ref" href="#15MF" title='MF' data-ref="15MF">MF</a></span>, *<a class="local col9 ref" href="#29VData" title='VData' data-ref="29VData">VData</a>);</td></tr>
<tr><th id="193">193</th><td>    <a class="local col0 ref" href="#30NewGlob" title='NewGlob' data-ref="30NewGlob">NewGlob</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE">addOperand</a>(<span class='refarg'><a class="local col5 ref" href="#15MF" title='MF' data-ref="15MF">MF</a></span>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb">CreateReg</a>(<a class="local col5 ref" href="#25BaseReg" title='BaseReg' data-ref="25BaseReg">BaseReg</a>, <b>false</b>));</td></tr>
<tr><th id="194">194</th><td>    NewGlob-&gt;addOperand(*TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::offset));</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col1 decl" id="31Glc" title='Glc' data-type='llvm::MachineOperand *' data-ref="31Glc">Glc</dfn> = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::glc);</td></tr>
<tr><th id="197">197</th><td>    <i>// Atomics dont have a GLC, so omit the field if not there.</i></td></tr>
<tr><th id="198">198</th><td>    <b>if</b> (<a class="local col1 ref" href="#31Glc" title='Glc' data-ref="31Glc">Glc</a>)</td></tr>
<tr><th id="199">199</th><td>      <a class="local col0 ref" href="#30NewGlob" title='NewGlob' data-ref="30NewGlob">NewGlob</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE">addOperand</a>(<span class='refarg'><a class="local col5 ref" href="#15MF" title='MF' data-ref="15MF">MF</a></span>, *<a class="local col1 ref" href="#31Glc" title='Glc' data-ref="31Glc">Glc</a>);</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col2 decl" id="32DLC" title='DLC' data-type='llvm::MachineOperand *' data-ref="32DLC">DLC</dfn> = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::dlc);</td></tr>
<tr><th id="202">202</th><td>    <b>if</b> (<a class="local col2 ref" href="#32DLC" title='DLC' data-ref="32DLC">DLC</a>)</td></tr>
<tr><th id="203">203</th><td>      <a class="local col0 ref" href="#30NewGlob" title='NewGlob' data-ref="30NewGlob">NewGlob</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE">addOperand</a>(<span class='refarg'><a class="local col5 ref" href="#15MF" title='MF' data-ref="15MF">MF</a></span>, *<a class="local col2 ref" href="#32DLC" title='DLC' data-ref="32DLC">DLC</a>);</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>    NewGlob-&gt;addOperand(*TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::slc));</td></tr>
<tr><th id="206">206</th><td>    <i>// _D16 have an vdst_in operand, copy it in.</i></td></tr>
<tr><th id="207">207</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col3 decl" id="33VDstInOp" title='VDstInOp' data-type='llvm::MachineOperand *' data-ref="33VDstInOp">VDstInOp</dfn> = TII-&gt;getNamedOperand(MI,</td></tr>
<tr><th id="208">208</th><td>                                      AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdst_in);</td></tr>
<tr><th id="209">209</th><td>    <b>if</b> (<a class="local col3 ref" href="#33VDstInOp" title='VDstInOp' data-ref="33VDstInOp">VDstInOp</a>)</td></tr>
<tr><th id="210">210</th><td>      <a class="local col0 ref" href="#30NewGlob" title='NewGlob' data-ref="30NewGlob">NewGlob</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE">addOperand</a>(<span class='refarg'><a class="local col5 ref" href="#15MF" title='MF' data-ref="15MF">MF</a></span>, *<a class="local col3 ref" href="#33VDstInOp" title='VDstInOp' data-ref="33VDstInOp">VDstInOp</a>);</td></tr>
<tr><th id="211">211</th><td>    <a class="local col0 ref" href="#30NewGlob" title='NewGlob' data-ref="30NewGlob">NewGlob</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15copyImplicitOpsERNS_15MachineFunctionERKS0_" title='llvm::MachineInstr::copyImplicitOps' data-ref="_ZN4llvm12MachineInstr15copyImplicitOpsERNS_15MachineFunctionERKS0_">copyImplicitOps</a>(<span class='refarg'><a class="local col5 ref" href="#15MF" title='MF' data-ref="15MF">MF</a></span>, <a class="local col3 ref" href="#23MI" title='MI' data-ref="23MI">MI</a>);</td></tr>
<tr><th id="212">212</th><td>    <a class="local col0 ref" href="#30NewGlob" title='NewGlob' data-ref="30NewGlob">NewGlob</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr12cloneMemRefsERNS_15MachineFunctionERKS0_" title='llvm::MachineInstr::cloneMemRefs' data-ref="_ZN4llvm12MachineInstr12cloneMemRefsERNS_15MachineFunctionERKS0_">cloneMemRefs</a>(<span class='refarg'><a class="local col5 ref" href="#15MF" title='MF' data-ref="15MF">MF</a></span>, <a class="local col3 ref" href="#23MI" title='MI' data-ref="23MI">MI</a>);</td></tr>
<tr><th id="213">213</th><td>    <i>// Remove the old Global Memop instruction.</i></td></tr>
<tr><th id="214">214</th><td>    <a class="local col3 ref" href="#23MI" title='MI' data-ref="23MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="215">215</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-fixup-vector-isel&quot;)) { dbgs() &lt;&lt; &quot;New Global Mem &quot; &lt;&lt; *NewGlob &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"New Global Mem "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col0 ref" href="#30NewGlob" title='NewGlob' data-ref="30NewGlob">NewGlob</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="216">216</th><td>  }</td></tr>
<tr><th id="217">217</th><td>  <b>return</b> <a class="local col0 ref" href="#20FuncModified" title='FuncModified' data-ref="20FuncModified">FuncModified</a>;</td></tr>
<tr><th id="218">218</th><td>}</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIFixupVectorISel" title='(anonymous namespace)::SIFixupVectorISel' data-ref="(anonymousnamespace)::SIFixupVectorISel">SIFixupVectorISel</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_117SIFixupVectorISel20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIFixupVectorISel::runOnMachineFunction' data-type='bool (anonymous namespace)::SIFixupVectorISel::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_117SIFixupVectorISel20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="34MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="34MF">MF</dfn>) {</td></tr>
<tr><th id="221">221</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col4 ref" href="#34MF" title='MF' data-ref="34MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="222">222</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="35MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="35MRI">MRI</dfn> = <a class="local col4 ref" href="#34MF" title='MF' data-ref="34MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="225">225</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col6 decl" id="36ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="36ST">ST</dfn> = <a class="local col4 ref" href="#34MF" title='MF' data-ref="34MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="226">226</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col7 decl" id="37TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="37TII">TII</dfn> = <a class="local col6 ref" href="#36ST" title='ST' data-ref="36ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="227">227</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col8 decl" id="38TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="38TRI">TRI</dfn> = <a class="local col6 ref" href="#36ST" title='ST' data-ref="36ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td>  <em>bool</em> <dfn class="local col9 decl" id="39FuncModified" title='FuncModified' data-type='bool' data-ref="39FuncModified">FuncModified</dfn> = <b>false</b>;</td></tr>
<tr><th id="230">230</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="40MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="40MBB">MBB</dfn> : <a class="local col4 ref" href="#34MF" title='MF' data-ref="34MF">MF</a>) {</td></tr>
<tr><th id="231">231</th><td>    <i>// Cleanup missed Saddr opportunites from ISel.</i></td></tr>
<tr><th id="232">232</th><td>    <a class="local col9 ref" href="#39FuncModified" title='FuncModified' data-ref="39FuncModified">FuncModified</a> |= <a class="tu ref" href="#_ZL16fixupGlobalSaddrRN4llvm17MachineBasicBlockERNS_15MachineFunctionERNS_19MachineRegisterInfoERKNS_12GCNSubtargetEPKNS_11SIInstrInfoEPKNS_14SIRegisterInfoE" title='fixupGlobalSaddr' data-use='c' data-ref="_ZL16fixupGlobalSaddrRN4llvm17MachineBasicBlockERNS_15MachineFunctionERNS_19MachineRegisterInfoERKNS_12GCNSubtargetEPKNS_11SIInstrInfoEPKNS_14SIRegisterInfoE">fixupGlobalSaddr</a>(<span class='refarg'><a class="local col0 ref" href="#40MBB" title='MBB' data-ref="40MBB">MBB</a></span>, <span class='refarg'><a class="local col4 ref" href="#34MF" title='MF' data-ref="34MF">MF</a></span>, <span class='refarg'><a class="local col5 ref" href="#35MRI" title='MRI' data-ref="35MRI">MRI</a></span>, <a class="local col6 ref" href="#36ST" title='ST' data-ref="36ST">ST</a>, <a class="local col7 ref" href="#37TII" title='TII' data-ref="37TII">TII</a>, <a class="local col8 ref" href="#38TRI" title='TRI' data-ref="38TRI">TRI</a>);</td></tr>
<tr><th id="233">233</th><td>  }</td></tr>
<tr><th id="234">234</th><td>  <b>return</b> <a class="local col9 ref" href="#39FuncModified" title='FuncModified' data-ref="39FuncModified">FuncModified</a>;</td></tr>
<tr><th id="235">235</th><td>}</td></tr>
<tr><th id="236">236</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
