$date
	Tue Jun 13 20:11:00 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module async_count_tb $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # j $end
$var reg 1 $ k $end
$var reg 1 % rst $end
$scope module as $end
$var wire 1 " clk $end
$var wire 1 # j $end
$var wire 1 $ k $end
$var wire 1 % rst $end
$var wire 4 & q [3:0] $end
$scope module j1 $end
$var wire 1 " clk $end
$var wire 1 # j $end
$var wire 1 $ k $end
$var wire 1 % rst $end
$var reg 1 ' q $end
$upscope $end
$scope module j2 $end
$var wire 1 ( clk $end
$var wire 1 # j $end
$var wire 1 $ k $end
$var wire 1 % rst $end
$var reg 1 ) q $end
$upscope $end
$scope module j3 $end
$var wire 1 * clk $end
$var wire 1 # j $end
$var wire 1 $ k $end
$var wire 1 % rst $end
$var reg 1 + q $end
$upscope $end
$scope module j4 $end
$var wire 1 , clk $end
$var wire 1 # j $end
$var wire 1 $ k $end
$var wire 1 % rst $end
$var reg 1 - q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x-
x,
x+
x*
x)
x(
x'
bx &
1%
0$
0#
0"
bx !
$end
#5
1-
1,
1+
1*
1)
1(
b1111 !
b1111 &
1'
1"
#10
0"
#15
1"
#20
1$
1#
0"
0%
#25
0(
b1110 !
b1110 &
0'
1"
#30
0"
1%
#35
1(
b1111 !
b1111 &
1'
1"
#40
0"
0%
