{"vcs1":{"timestamp_begin":1677540319.725725008, "rt":0.34, "ut":0.12, "st":0.11}}
{"vcselab":{"timestamp_begin":1677540320.130266589, "rt":0.44, "ut":0.27, "st":0.10}}
{"link":{"timestamp_begin":1677540320.621031719, "rt":0.20, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677540319.426152666}
{"VCS_COMP_START_TIME": 1677540319.426152666}
{"VCS_COMP_END_TIME": 1677540320.885402472}
{"VCS_USER_OPTIONS": "-sverilog -debug library.sv FSM.sv"}
{"vcs1": {"peak_mem": 337056}}
{"stitch_vcselab": {"peak_mem": 238976}}
