Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Feb 12 12:17:23 2025
| Host         : DESKTOP-DHVA0N2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lcd_display_test_timing_summary_routed.rpt -pb lcd_display_test_timing_summary_routed.pb -rpx lcd_display_test_timing_summary_routed.rpx -warn_on_violation
| Design       : lcd_display_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.440        0.000                      0                  115        0.208        0.000                      0                  115        4.500        0.000                       0                    91  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.440        0.000                      0                  115        0.208        0.000                      0                  115        4.500        0.000                       0                    91  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.440ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.440ns  (required time - arrival time)
  Source:                 DRV/cnt_init_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/cnt_init_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 2.144ns (47.121%)  route 2.406ns (52.879%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.792     5.313    DRV/CLK
    SLICE_X1Y122         FDCE                                         r  DRV/cnt_init_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDCE (Prop_fdce_C_Q)         0.456     5.769 r  DRV/cnt_init_reg[4]/Q
                         net (fo=2, routed)           0.795     6.565    DRV/cnt_init_reg[4]
    SLICE_X0Y121         LUT5 (Prop_lut5_I2_O)        0.124     6.689 f  DRV/FSM_onehot_state[1]_i_6/O
                         net (fo=1, routed)           0.862     7.550    DRV/FSM_onehot_state[1]_i_6_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I3_O)        0.124     7.674 f  DRV/FSM_onehot_state[1]_i_3/O
                         net (fo=20, routed)          0.551     8.225    DRV/FSM_onehot_state[1]_i_3_n_0
    SLICE_X0Y121         LUT6 (Prop_lut6_I2_O)        0.124     8.349 r  DRV/cnt_init[0]_i_2/O
                         net (fo=1, routed)           0.189     8.538    DRV/cnt_init[0]_i_2_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.064 r  DRV/cnt_init_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.064    DRV/cnt_init_reg[0]_i_1_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.178 r  DRV/cnt_init_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.178    DRV/cnt_init_reg[4]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.292 r  DRV/cnt_init_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.292    DRV/cnt_init_reg[8]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.406 r  DRV/cnt_init_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.415    DRV/cnt_init_reg[12]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.529 r  DRV/cnt_init_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.529    DRV/cnt_init_reg[16]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.863 r  DRV/cnt_init_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.863    DRV/cnt_init_reg[20]_i_1_n_6
    SLICE_X1Y126         FDCE                                         r  DRV/cnt_init_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.668    15.009    DRV/CLK
    SLICE_X1Y126         FDCE                                         r  DRV/cnt_init_reg[21]/C
                         clock pessimism              0.267    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X1Y126         FDCE (Setup_fdce_C_D)        0.062    15.303    DRV/cnt_init_reg[21]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                          -9.863    
  -------------------------------------------------------------------
                         slack                                  5.440    

Slack (MET) :             5.551ns  (required time - arrival time)
  Source:                 DRV/cnt_init_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/cnt_init_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 2.033ns (45.798%)  route 2.406ns (54.201%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.792     5.313    DRV/CLK
    SLICE_X1Y122         FDCE                                         r  DRV/cnt_init_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDCE (Prop_fdce_C_Q)         0.456     5.769 r  DRV/cnt_init_reg[4]/Q
                         net (fo=2, routed)           0.795     6.565    DRV/cnt_init_reg[4]
    SLICE_X0Y121         LUT5 (Prop_lut5_I2_O)        0.124     6.689 f  DRV/FSM_onehot_state[1]_i_6/O
                         net (fo=1, routed)           0.862     7.550    DRV/FSM_onehot_state[1]_i_6_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I3_O)        0.124     7.674 f  DRV/FSM_onehot_state[1]_i_3/O
                         net (fo=20, routed)          0.551     8.225    DRV/FSM_onehot_state[1]_i_3_n_0
    SLICE_X0Y121         LUT6 (Prop_lut6_I2_O)        0.124     8.349 r  DRV/cnt_init[0]_i_2/O
                         net (fo=1, routed)           0.189     8.538    DRV/cnt_init[0]_i_2_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.064 r  DRV/cnt_init_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.064    DRV/cnt_init_reg[0]_i_1_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.178 r  DRV/cnt_init_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.178    DRV/cnt_init_reg[4]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.292 r  DRV/cnt_init_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.292    DRV/cnt_init_reg[8]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.406 r  DRV/cnt_init_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.415    DRV/cnt_init_reg[12]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.529 r  DRV/cnt_init_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.529    DRV/cnt_init_reg[16]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.752 r  DRV/cnt_init_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.752    DRV/cnt_init_reg[20]_i_1_n_7
    SLICE_X1Y126         FDCE                                         r  DRV/cnt_init_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.668    15.009    DRV/CLK
    SLICE_X1Y126         FDCE                                         r  DRV/cnt_init_reg[20]/C
                         clock pessimism              0.267    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X1Y126         FDCE (Setup_fdce_C_D)        0.062    15.303    DRV/cnt_init_reg[20]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                          -9.752    
  -------------------------------------------------------------------
                         slack                                  5.551    

Slack (MET) :             5.552ns  (required time - arrival time)
  Source:                 DRV/cnt_init_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/cnt_init_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 2.030ns (45.762%)  route 2.406ns (54.238%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.792     5.313    DRV/CLK
    SLICE_X1Y122         FDCE                                         r  DRV/cnt_init_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDCE (Prop_fdce_C_Q)         0.456     5.769 r  DRV/cnt_init_reg[4]/Q
                         net (fo=2, routed)           0.795     6.565    DRV/cnt_init_reg[4]
    SLICE_X0Y121         LUT5 (Prop_lut5_I2_O)        0.124     6.689 f  DRV/FSM_onehot_state[1]_i_6/O
                         net (fo=1, routed)           0.862     7.550    DRV/FSM_onehot_state[1]_i_6_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I3_O)        0.124     7.674 f  DRV/FSM_onehot_state[1]_i_3/O
                         net (fo=20, routed)          0.551     8.225    DRV/FSM_onehot_state[1]_i_3_n_0
    SLICE_X0Y121         LUT6 (Prop_lut6_I2_O)        0.124     8.349 r  DRV/cnt_init[0]_i_2/O
                         net (fo=1, routed)           0.189     8.538    DRV/cnt_init[0]_i_2_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.064 r  DRV/cnt_init_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.064    DRV/cnt_init_reg[0]_i_1_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.178 r  DRV/cnt_init_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.178    DRV/cnt_init_reg[4]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.292 r  DRV/cnt_init_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.292    DRV/cnt_init_reg[8]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.406 r  DRV/cnt_init_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.415    DRV/cnt_init_reg[12]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.749 r  DRV/cnt_init_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.749    DRV/cnt_init_reg[16]_i_1_n_6
    SLICE_X1Y125         FDCE                                         r  DRV/cnt_init_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.666    15.007    DRV/CLK
    SLICE_X1Y125         FDCE                                         r  DRV/cnt_init_reg[17]/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X1Y125         FDCE (Setup_fdce_C_D)        0.062    15.301    DRV/cnt_init_reg[17]
  -------------------------------------------------------------------
                         required time                         15.301    
                         arrival time                          -9.749    
  -------------------------------------------------------------------
                         slack                                  5.552    

Slack (MET) :             5.573ns  (required time - arrival time)
  Source:                 DRV/cnt_init_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/cnt_init_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 2.009ns (45.504%)  route 2.406ns (54.496%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.792     5.313    DRV/CLK
    SLICE_X1Y122         FDCE                                         r  DRV/cnt_init_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDCE (Prop_fdce_C_Q)         0.456     5.769 r  DRV/cnt_init_reg[4]/Q
                         net (fo=2, routed)           0.795     6.565    DRV/cnt_init_reg[4]
    SLICE_X0Y121         LUT5 (Prop_lut5_I2_O)        0.124     6.689 f  DRV/FSM_onehot_state[1]_i_6/O
                         net (fo=1, routed)           0.862     7.550    DRV/FSM_onehot_state[1]_i_6_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I3_O)        0.124     7.674 f  DRV/FSM_onehot_state[1]_i_3/O
                         net (fo=20, routed)          0.551     8.225    DRV/FSM_onehot_state[1]_i_3_n_0
    SLICE_X0Y121         LUT6 (Prop_lut6_I2_O)        0.124     8.349 r  DRV/cnt_init[0]_i_2/O
                         net (fo=1, routed)           0.189     8.538    DRV/cnt_init[0]_i_2_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.064 r  DRV/cnt_init_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.064    DRV/cnt_init_reg[0]_i_1_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.178 r  DRV/cnt_init_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.178    DRV/cnt_init_reg[4]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.292 r  DRV/cnt_init_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.292    DRV/cnt_init_reg[8]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.406 r  DRV/cnt_init_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.415    DRV/cnt_init_reg[12]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.728 r  DRV/cnt_init_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.728    DRV/cnt_init_reg[16]_i_1_n_4
    SLICE_X1Y125         FDCE                                         r  DRV/cnt_init_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.666    15.007    DRV/CLK
    SLICE_X1Y125         FDCE                                         r  DRV/cnt_init_reg[19]/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X1Y125         FDCE (Setup_fdce_C_D)        0.062    15.301    DRV/cnt_init_reg[19]
  -------------------------------------------------------------------
                         required time                         15.301    
                         arrival time                          -9.728    
  -------------------------------------------------------------------
                         slack                                  5.573    

Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 DRV/cnt_init_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/cnt_init_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 1.935ns (44.575%)  route 2.406ns (55.425%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.792     5.313    DRV/CLK
    SLICE_X1Y122         FDCE                                         r  DRV/cnt_init_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDCE (Prop_fdce_C_Q)         0.456     5.769 r  DRV/cnt_init_reg[4]/Q
                         net (fo=2, routed)           0.795     6.565    DRV/cnt_init_reg[4]
    SLICE_X0Y121         LUT5 (Prop_lut5_I2_O)        0.124     6.689 f  DRV/FSM_onehot_state[1]_i_6/O
                         net (fo=1, routed)           0.862     7.550    DRV/FSM_onehot_state[1]_i_6_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I3_O)        0.124     7.674 f  DRV/FSM_onehot_state[1]_i_3/O
                         net (fo=20, routed)          0.551     8.225    DRV/FSM_onehot_state[1]_i_3_n_0
    SLICE_X0Y121         LUT6 (Prop_lut6_I2_O)        0.124     8.349 r  DRV/cnt_init[0]_i_2/O
                         net (fo=1, routed)           0.189     8.538    DRV/cnt_init[0]_i_2_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.064 r  DRV/cnt_init_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.064    DRV/cnt_init_reg[0]_i_1_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.178 r  DRV/cnt_init_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.178    DRV/cnt_init_reg[4]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.292 r  DRV/cnt_init_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.292    DRV/cnt_init_reg[8]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.406 r  DRV/cnt_init_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.415    DRV/cnt_init_reg[12]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.654 r  DRV/cnt_init_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.654    DRV/cnt_init_reg[16]_i_1_n_5
    SLICE_X1Y125         FDCE                                         r  DRV/cnt_init_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.666    15.007    DRV/CLK
    SLICE_X1Y125         FDCE                                         r  DRV/cnt_init_reg[18]/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X1Y125         FDCE (Setup_fdce_C_D)        0.062    15.301    DRV/cnt_init_reg[18]
  -------------------------------------------------------------------
                         required time                         15.301    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                  5.647    

Slack (MET) :             5.663ns  (required time - arrival time)
  Source:                 DRV/cnt_init_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/cnt_init_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 1.919ns (44.370%)  route 2.406ns (55.630%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.792     5.313    DRV/CLK
    SLICE_X1Y122         FDCE                                         r  DRV/cnt_init_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDCE (Prop_fdce_C_Q)         0.456     5.769 r  DRV/cnt_init_reg[4]/Q
                         net (fo=2, routed)           0.795     6.565    DRV/cnt_init_reg[4]
    SLICE_X0Y121         LUT5 (Prop_lut5_I2_O)        0.124     6.689 f  DRV/FSM_onehot_state[1]_i_6/O
                         net (fo=1, routed)           0.862     7.550    DRV/FSM_onehot_state[1]_i_6_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I3_O)        0.124     7.674 f  DRV/FSM_onehot_state[1]_i_3/O
                         net (fo=20, routed)          0.551     8.225    DRV/FSM_onehot_state[1]_i_3_n_0
    SLICE_X0Y121         LUT6 (Prop_lut6_I2_O)        0.124     8.349 r  DRV/cnt_init[0]_i_2/O
                         net (fo=1, routed)           0.189     8.538    DRV/cnt_init[0]_i_2_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.064 r  DRV/cnt_init_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.064    DRV/cnt_init_reg[0]_i_1_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.178 r  DRV/cnt_init_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.178    DRV/cnt_init_reg[4]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.292 r  DRV/cnt_init_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.292    DRV/cnt_init_reg[8]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.406 r  DRV/cnt_init_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.415    DRV/cnt_init_reg[12]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.638 r  DRV/cnt_init_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.638    DRV/cnt_init_reg[16]_i_1_n_7
    SLICE_X1Y125         FDCE                                         r  DRV/cnt_init_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.666    15.007    DRV/CLK
    SLICE_X1Y125         FDCE                                         r  DRV/cnt_init_reg[16]/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X1Y125         FDCE (Setup_fdce_C_D)        0.062    15.301    DRV/cnt_init_reg[16]
  -------------------------------------------------------------------
                         required time                         15.301    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                  5.663    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 DRV/cnt_init_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/cnt_init_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 1.916ns (44.424%)  route 2.397ns (55.576%))
  Logic Levels:           7  (CARRY4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.792     5.313    DRV/CLK
    SLICE_X1Y122         FDCE                                         r  DRV/cnt_init_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDCE (Prop_fdce_C_Q)         0.456     5.769 r  DRV/cnt_init_reg[4]/Q
                         net (fo=2, routed)           0.795     6.565    DRV/cnt_init_reg[4]
    SLICE_X0Y121         LUT5 (Prop_lut5_I2_O)        0.124     6.689 f  DRV/FSM_onehot_state[1]_i_6/O
                         net (fo=1, routed)           0.862     7.550    DRV/FSM_onehot_state[1]_i_6_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I3_O)        0.124     7.674 f  DRV/FSM_onehot_state[1]_i_3/O
                         net (fo=20, routed)          0.551     8.225    DRV/FSM_onehot_state[1]_i_3_n_0
    SLICE_X0Y121         LUT6 (Prop_lut6_I2_O)        0.124     8.349 r  DRV/cnt_init[0]_i_2/O
                         net (fo=1, routed)           0.189     8.538    DRV/cnt_init[0]_i_2_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.064 r  DRV/cnt_init_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.064    DRV/cnt_init_reg[0]_i_1_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.178 r  DRV/cnt_init_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.178    DRV/cnt_init_reg[4]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.292 r  DRV/cnt_init_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.292    DRV/cnt_init_reg[8]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.626 r  DRV/cnt_init_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.626    DRV/cnt_init_reg[12]_i_1_n_6
    SLICE_X1Y124         FDCE                                         r  DRV/cnt_init_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.666    15.007    DRV/CLK
    SLICE_X1Y124         FDCE                                         r  DRV/cnt_init_reg[13]/C
                         clock pessimism              0.281    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X1Y124         FDCE (Setup_fdce_C_D)        0.062    15.315    DRV/cnt_init_reg[13]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.710ns  (required time - arrival time)
  Source:                 DRV/cnt_init_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/cnt_init_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 1.895ns (44.152%)  route 2.397ns (55.848%))
  Logic Levels:           7  (CARRY4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.792     5.313    DRV/CLK
    SLICE_X1Y122         FDCE                                         r  DRV/cnt_init_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDCE (Prop_fdce_C_Q)         0.456     5.769 r  DRV/cnt_init_reg[4]/Q
                         net (fo=2, routed)           0.795     6.565    DRV/cnt_init_reg[4]
    SLICE_X0Y121         LUT5 (Prop_lut5_I2_O)        0.124     6.689 f  DRV/FSM_onehot_state[1]_i_6/O
                         net (fo=1, routed)           0.862     7.550    DRV/FSM_onehot_state[1]_i_6_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I3_O)        0.124     7.674 f  DRV/FSM_onehot_state[1]_i_3/O
                         net (fo=20, routed)          0.551     8.225    DRV/FSM_onehot_state[1]_i_3_n_0
    SLICE_X0Y121         LUT6 (Prop_lut6_I2_O)        0.124     8.349 r  DRV/cnt_init[0]_i_2/O
                         net (fo=1, routed)           0.189     8.538    DRV/cnt_init[0]_i_2_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.064 r  DRV/cnt_init_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.064    DRV/cnt_init_reg[0]_i_1_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.178 r  DRV/cnt_init_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.178    DRV/cnt_init_reg[4]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.292 r  DRV/cnt_init_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.292    DRV/cnt_init_reg[8]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.605 r  DRV/cnt_init_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.605    DRV/cnt_init_reg[12]_i_1_n_4
    SLICE_X1Y124         FDCE                                         r  DRV/cnt_init_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.666    15.007    DRV/CLK
    SLICE_X1Y124         FDCE                                         r  DRV/cnt_init_reg[15]/C
                         clock pessimism              0.281    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X1Y124         FDCE (Setup_fdce_C_D)        0.062    15.315    DRV/cnt_init_reg[15]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                          -9.605    
  -------------------------------------------------------------------
                         slack                                  5.710    

Slack (MET) :             5.784ns  (required time - arrival time)
  Source:                 DRV/cnt_init_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/cnt_init_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 1.821ns (43.172%)  route 2.397ns (56.828%))
  Logic Levels:           7  (CARRY4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.792     5.313    DRV/CLK
    SLICE_X1Y122         FDCE                                         r  DRV/cnt_init_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDCE (Prop_fdce_C_Q)         0.456     5.769 r  DRV/cnt_init_reg[4]/Q
                         net (fo=2, routed)           0.795     6.565    DRV/cnt_init_reg[4]
    SLICE_X0Y121         LUT5 (Prop_lut5_I2_O)        0.124     6.689 f  DRV/FSM_onehot_state[1]_i_6/O
                         net (fo=1, routed)           0.862     7.550    DRV/FSM_onehot_state[1]_i_6_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I3_O)        0.124     7.674 f  DRV/FSM_onehot_state[1]_i_3/O
                         net (fo=20, routed)          0.551     8.225    DRV/FSM_onehot_state[1]_i_3_n_0
    SLICE_X0Y121         LUT6 (Prop_lut6_I2_O)        0.124     8.349 r  DRV/cnt_init[0]_i_2/O
                         net (fo=1, routed)           0.189     8.538    DRV/cnt_init[0]_i_2_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.064 r  DRV/cnt_init_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.064    DRV/cnt_init_reg[0]_i_1_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.178 r  DRV/cnt_init_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.178    DRV/cnt_init_reg[4]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.292 r  DRV/cnt_init_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.292    DRV/cnt_init_reg[8]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.531 r  DRV/cnt_init_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.531    DRV/cnt_init_reg[12]_i_1_n_5
    SLICE_X1Y124         FDCE                                         r  DRV/cnt_init_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.666    15.007    DRV/CLK
    SLICE_X1Y124         FDCE                                         r  DRV/cnt_init_reg[14]/C
                         clock pessimism              0.281    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X1Y124         FDCE (Setup_fdce_C_D)        0.062    15.315    DRV/cnt_init_reg[14]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                  5.784    

Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 DRV/cnt_init_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/cnt_init_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 1.805ns (42.956%)  route 2.397ns (57.044%))
  Logic Levels:           7  (CARRY4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.792     5.313    DRV/CLK
    SLICE_X1Y122         FDCE                                         r  DRV/cnt_init_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDCE (Prop_fdce_C_Q)         0.456     5.769 r  DRV/cnt_init_reg[4]/Q
                         net (fo=2, routed)           0.795     6.565    DRV/cnt_init_reg[4]
    SLICE_X0Y121         LUT5 (Prop_lut5_I2_O)        0.124     6.689 f  DRV/FSM_onehot_state[1]_i_6/O
                         net (fo=1, routed)           0.862     7.550    DRV/FSM_onehot_state[1]_i_6_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I3_O)        0.124     7.674 f  DRV/FSM_onehot_state[1]_i_3/O
                         net (fo=20, routed)          0.551     8.225    DRV/FSM_onehot_state[1]_i_3_n_0
    SLICE_X0Y121         LUT6 (Prop_lut6_I2_O)        0.124     8.349 r  DRV/cnt_init[0]_i_2/O
                         net (fo=1, routed)           0.189     8.538    DRV/cnt_init[0]_i_2_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.064 r  DRV/cnt_init_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.064    DRV/cnt_init_reg[0]_i_1_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.178 r  DRV/cnt_init_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.178    DRV/cnt_init_reg[4]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.292 r  DRV/cnt_init_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.292    DRV/cnt_init_reg[8]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.515 r  DRV/cnt_init_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.515    DRV/cnt_init_reg[12]_i_1_n_7
    SLICE_X1Y124         FDCE                                         r  DRV/cnt_init_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.666    15.007    DRV/CLK
    SLICE_X1Y124         FDCE                                         r  DRV/cnt_init_reg[12]/C
                         clock pessimism              0.281    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X1Y124         FDCE (Setup_fdce_C_D)        0.062    15.315    DRV/cnt_init_reg[12]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                          -9.515    
  -------------------------------------------------------------------
                         slack                                  5.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 DRV/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_bus_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.562%)  route 0.126ns (40.438%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.663     1.547    DRV/CLK
    SLICE_X0Y123         FDCE                                         r  DRV/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.141     1.688 r  DRV/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.126     1.814    DRV/FSM_onehot_state_reg_n_0_[4]
    SLICE_X0Y124         LUT5 (Prop_lut5_I2_O)        0.045     1.859 r  DRV/data_bus[3]_i_1/O
                         net (fo=1, routed)           0.000     1.859    DRV/data_bus[3]_i_1_n_0
    SLICE_X0Y124         FDCE                                         r  DRV/data_bus_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.934     2.062    DRV/CLK
    SLICE_X0Y124         FDCE                                         r  DRV/data_bus_reg[3]/C
                         clock pessimism             -0.503     1.559    
    SLICE_X0Y124         FDCE (Hold_fdce_C_D)         0.092     1.651    DRV/data_bus_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 STR/out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_bus_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.246ns (73.158%)  route 0.090ns (26.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.662     1.546    STR/CLK
    SLICE_X2Y125         FDCE                                         r  STR/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDCE (Prop_fdce_C_Q)         0.148     1.694 r  STR/out_reg[4]/Q
                         net (fo=1, routed)           0.090     1.784    DRV/data_bus_reg[6]_0[4]
    SLICE_X2Y125         LUT3 (Prop_lut3_I1_O)        0.098     1.882 r  DRV/data_bus[4]_i_1/O
                         net (fo=1, routed)           0.000     1.882    DRV/data_bus[4]_i_1_n_0
    SLICE_X2Y125         FDCE                                         r  DRV/data_bus_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.934     2.062    DRV/CLK
    SLICE_X2Y125         FDCE                                         r  DRV/data_bus_reg[4]/C
                         clock pessimism             -0.516     1.546    
    SLICE_X2Y125         FDCE (Hold_fdce_C_D)         0.120     1.666    DRV/data_bus_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 DRV/cnt_en_clk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/cnt_en_clk_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.357%)  route 0.163ns (46.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.662     1.546    DRV/CLK
    SLICE_X3Y125         FDCE                                         r  DRV/cnt_en_clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  DRV/cnt_en_clk_reg[0]/Q
                         net (fo=7, routed)           0.163     1.849    DRV/cnt_en_clk_reg[0]
    SLICE_X4Y125         LUT6 (Prop_lut6_I1_O)        0.045     1.894 r  DRV/cnt_en_clk[4]_i_1/O
                         net (fo=1, routed)           0.000     1.894    DRV/p_0_in[4]
    SLICE_X4Y125         FDCE                                         r  DRV/cnt_en_clk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.932     2.060    DRV/CLK
    SLICE_X4Y125         FDCE                                         r  DRV/cnt_en_clk_reg[4]/C
                         clock pessimism             -0.482     1.578    
    SLICE_X4Y125         FDCE (Hold_fdce_C_D)         0.092     1.670    DRV/cnt_en_clk_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 DRV/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_bus_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.189ns (50.237%)  route 0.187ns (49.762%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.662     1.546    DRV/CLK
    SLICE_X0Y125         FDCE                                         r  DRV/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  DRV/FSM_onehot_state_reg[6]/Q
                         net (fo=12, routed)          0.187     1.874    DRV/Q[0]
    SLICE_X2Y126         LUT4 (Prop_lut4_I1_O)        0.048     1.922 r  DRV/data_bus[2]_i_1/O
                         net (fo=1, routed)           0.000     1.922    DRV/data_bus[2]_i_1_n_0
    SLICE_X2Y126         FDCE                                         r  DRV/data_bus_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.935     2.063    DRV/CLK
    SLICE_X2Y126         FDCE                                         r  DRV/data_bus_reg[2]/C
                         clock pessimism             -0.503     1.560    
    SLICE_X2Y126         FDCE (Hold_fdce_C_D)         0.131     1.691    DRV/data_bus_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 DRV/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_bus_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.837%)  route 0.187ns (50.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.662     1.546    DRV/CLK
    SLICE_X0Y125         FDCE                                         r  DRV/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  DRV/FSM_onehot_state_reg[6]/Q
                         net (fo=12, routed)          0.187     1.874    DRV/Q[0]
    SLICE_X2Y126         LUT3 (Prop_lut3_I2_O)        0.045     1.919 r  DRV/data_bus[1]_i_1/O
                         net (fo=1, routed)           0.000     1.919    DRV/data_bus[1]_i_1_n_0
    SLICE_X2Y126         FDCE                                         r  DRV/data_bus_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.935     2.063    DRV/CLK
    SLICE_X2Y126         FDCE                                         r  DRV/data_bus_reg[1]/C
                         clock pessimism             -0.503     1.560    
    SLICE_X2Y126         FDCE (Hold_fdce_C_D)         0.120     1.680    DRV/data_bus_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 DRV/cnt_en_clk_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/cnt_en_clk_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.300%)  route 0.105ns (31.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.661     1.545    DRV/CLK
    SLICE_X4Y124         FDCE                                         r  DRV/cnt_en_clk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDCE (Prop_fdce_C_Q)         0.128     1.673 r  DRV/cnt_en_clk_reg[8]/Q
                         net (fo=4, routed)           0.105     1.778    DRV/cnt_en_clk_reg[8]
    SLICE_X4Y124         LUT6 (Prop_lut6_I1_O)        0.099     1.877 r  DRV/cnt_en_clk[9]_i_2/O
                         net (fo=1, routed)           0.000     1.877    DRV/p_0_in[9]
    SLICE_X4Y124         FDCE                                         r  DRV/cnt_en_clk_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.932     2.060    DRV/CLK
    SLICE_X4Y124         FDCE                                         r  DRV/cnt_en_clk_reg[9]/C
                         clock pessimism             -0.515     1.545    
    SLICE_X4Y124         FDCE (Hold_fdce_C_D)         0.092     1.637    DRV/cnt_en_clk_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 DRV/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_bus_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.933%)  route 0.186ns (50.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.662     1.546    DRV/CLK
    SLICE_X0Y125         FDCE                                         r  DRV/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  DRV/FSM_onehot_state_reg[6]/Q
                         net (fo=12, routed)          0.186     1.873    DRV/Q[0]
    SLICE_X0Y124         LUT4 (Prop_lut4_I1_O)        0.045     1.918 r  DRV/data_bus[0]_i_1/O
                         net (fo=1, routed)           0.000     1.918    DRV/data_bus[0]_i_1_n_0
    SLICE_X0Y124         FDCE                                         r  DRV/data_bus_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.934     2.062    DRV/CLK
    SLICE_X0Y124         FDCE                                         r  DRV/data_bus_reg[0]/C
                         clock pessimism             -0.482     1.580    
    SLICE_X0Y124         FDCE (Hold_fdce_C_D)         0.091     1.671    DRV/data_bus_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 DRV/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.765%)  route 0.140ns (52.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.663     1.547    DRV/CLK
    SLICE_X0Y123         FDCE                                         r  DRV/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.128     1.675 r  DRV/FSM_onehot_state_reg[3]/Q
                         net (fo=2, routed)           0.140     1.815    DRV/FSM_onehot_state_reg_n_0_[3]
    SLICE_X0Y123         FDCE                                         r  DRV/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.935     2.063    DRV/CLK
    SLICE_X0Y123         FDCE                                         r  DRV/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.516     1.547    
    SLICE_X0Y123         FDCE (Hold_fdce_C_D)         0.017     1.564    DRV/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 DRV/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.860%)  route 0.222ns (61.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.663     1.547    DRV/CLK
    SLICE_X0Y123         FDCE                                         r  DRV/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.141     1.688 r  DRV/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.222     1.909    DRV/FSM_onehot_state_reg_n_0_[4]
    SLICE_X0Y125         FDCE                                         r  DRV/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.934     2.062    DRV/CLK
    SLICE_X0Y125         FDCE                                         r  DRV/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.482     1.580    
    SLICE_X0Y125         FDCE (Hold_fdce_C_D)         0.075     1.655    DRV/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DRV/index_char_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/index_char_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.212ns (52.041%)  route 0.195ns (47.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.663     1.547    DRV/CLK
    SLICE_X2Y123         FDCE                                         r  DRV/index_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDCE (Prop_fdce_C_Q)         0.164     1.711 r  DRV/index_char_reg[0]/Q
                         net (fo=15, routed)          0.195     1.906    DRV/index_char_reg[0]
    SLICE_X2Y124         LUT3 (Prop_lut3_I1_O)        0.048     1.954 r  DRV/index_char[2]_i_1/O
                         net (fo=1, routed)           0.000     1.954    DRV/p_0_in__0[2]
    SLICE_X2Y124         FDCE                                         r  DRV/index_char_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.934     2.062    DRV/CLK
    SLICE_X2Y124         FDCE                                         r  DRV/index_char_reg[2]/C
                         clock pessimism             -0.503     1.559    
    SLICE_X2Y124         FDCE (Hold_fdce_C_D)         0.131     1.690    DRV/index_char_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y123   DRV/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y123   DRV/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y123   DRV/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y123   DRV/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y123   DRV/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y125   DRV/FSM_onehot_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y125   DRV/FSM_onehot_state_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y125   DRV/FSM_onehot_state_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y125   DRV/FSM_onehot_state_reg[8]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y123   DRV/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y123   DRV/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y123   DRV/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y123   DRV/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y123   DRV/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y123   DRV/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y123   DRV/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y123   DRV/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y123   DRV/FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y123   DRV/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y123   DRV/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y123   DRV/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y123   DRV/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y123   DRV/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y123   DRV/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y123   DRV/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y123   DRV/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y123   DRV/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y123   DRV/FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y123   DRV/FSM_onehot_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DRV/lcd_rs_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_rs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.226ns  (logic 4.125ns (44.708%)  route 5.101ns (55.292%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.789     5.310    DRV/CLK
    SLICE_X0Y124         FDCE                                         r  DRV/lcd_rs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.419     5.729 r  DRV/lcd_rs_reg/Q
                         net (fo=1, routed)           5.101    10.831    lcd_rs_OBUF
    L17                  OBUF (Prop_obuf_I_O)         3.706    14.537 r  lcd_rs_OBUF_inst/O
                         net (fo=0)                   0.000    14.537    lcd_rs
    L17                                                               r  lcd_rs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DRV/lcd_e_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_e
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.832ns  (logic 3.953ns (50.471%)  route 3.879ns (49.529%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.789     5.310    DRV/CLK
    SLICE_X3Y124         FDCE                                         r  DRV/lcd_e_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  DRV/lcd_e_reg/Q
                         net (fo=1, routed)           3.879     9.645    lcd_e_OBUF
    P17                  OBUF (Prop_obuf_I_O)         3.497    13.142 r  lcd_e_OBUF_inst/O
                         net (fo=0)                   0.000    13.142    lcd_e
    P17                                                               r  lcd_e (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DRV/data_bus_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.108ns  (logic 3.976ns (65.095%)  route 2.132ns (34.905%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.789     5.310    DRV/CLK
    SLICE_X0Y124         FDCE                                         r  DRV/data_bus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  DRV/data_bus_reg[0]/Q
                         net (fo=1, routed)           2.132     7.898    lcd_data_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.520    11.418 r  lcd_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.418    lcd_data[0]
    A14                                                               r  lcd_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DRV/data_bus_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.076ns  (logic 4.021ns (66.178%)  route 2.055ns (33.822%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.789     5.310    DRV/CLK
    SLICE_X2Y125         FDCE                                         r  DRV/data_bus_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDCE (Prop_fdce_C_Q)         0.518     5.828 r  DRV/data_bus_reg[4]/Q
                         net (fo=1, routed)           2.055     7.883    lcd_data_OBUF[4]
    A15                  OBUF (Prop_obuf_I_O)         3.503    11.386 r  lcd_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.386    lcd_data[4]
    A15                                                               r  lcd_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DRV/data_bus_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.066ns  (logic 4.147ns (68.368%)  route 1.919ns (31.632%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.789     5.310    DRV/CLK
    SLICE_X2Y125         FDCE                                         r  DRV/data_bus_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDCE (Prop_fdce_C_Q)         0.478     5.788 r  DRV/data_bus_reg[7]/Q
                         net (fo=1, routed)           1.919     7.707    lcd_data_OBUF[7]
    C16                  OBUF (Prop_obuf_I_O)         3.669    11.376 r  lcd_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.376    lcd_data[7]
    C16                                                               r  lcd_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DRV/data_bus_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.979ns  (logic 4.174ns (69.802%)  route 1.806ns (30.198%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.791     5.312    DRV/CLK
    SLICE_X2Y126         FDCE                                         r  DRV/data_bus_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDCE (Prop_fdce_C_Q)         0.478     5.790 r  DRV/data_bus_reg[2]/Q
                         net (fo=1, routed)           1.806     7.596    lcd_data_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         3.696    11.292 r  lcd_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.292    lcd_data[2]
    B15                                                               r  lcd_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DRV/data_bus_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.869ns  (logic 4.023ns (68.540%)  route 1.846ns (31.460%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.789     5.310    DRV/CLK
    SLICE_X2Y125         FDCE                                         r  DRV/data_bus_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDCE (Prop_fdce_C_Q)         0.518     5.828 r  DRV/data_bus_reg[6]/Q
                         net (fo=1, routed)           1.846     7.675    lcd_data_OBUF[6]
    C15                  OBUF (Prop_obuf_I_O)         3.505    11.180 r  lcd_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.180    lcd_data[6]
    C15                                                               r  lcd_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DRV/data_bus_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.822ns  (logic 4.157ns (71.399%)  route 1.665ns (28.601%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.789     5.310    DRV/CLK
    SLICE_X2Y125         FDCE                                         r  DRV/data_bus_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDCE (Prop_fdce_C_Q)         0.478     5.788 r  DRV/data_bus_reg[5]/Q
                         net (fo=1, routed)           1.665     7.453    lcd_data_OBUF[5]
    A17                  OBUF (Prop_obuf_I_O)         3.679    11.132 r  lcd_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.132    lcd_data[5]
    A17                                                               r  lcd_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DRV/data_bus_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.693ns  (logic 4.030ns (70.782%)  route 1.663ns (29.218%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.791     5.312    DRV/CLK
    SLICE_X2Y126         FDCE                                         r  DRV/data_bus_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDCE (Prop_fdce_C_Q)         0.518     5.830 r  DRV/data_bus_reg[1]/Q
                         net (fo=1, routed)           1.663     7.494    lcd_data_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         3.512    11.005 r  lcd_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.005    lcd_data[1]
    A16                                                               r  lcd_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DRV/data_bus_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.649ns  (logic 3.959ns (70.083%)  route 1.690ns (29.917%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.789     5.310    DRV/CLK
    SLICE_X0Y124         FDCE                                         r  DRV/data_bus_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  DRV/data_bus_reg[3]/Q
                         net (fo=1, routed)           1.690     7.456    lcd_data_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         3.503    10.960 r  lcd_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.960    lcd_data[3]
    B16                                                               r  lcd_data[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DRV/data_bus_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.345ns (79.632%)  route 0.344ns (20.368%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.662     1.546    DRV/CLK
    SLICE_X0Y124         FDCE                                         r  DRV/data_bus_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  DRV/data_bus_reg[3]/Q
                         net (fo=1, routed)           0.344     2.031    lcd_data_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         1.204     3.235 r  lcd_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.235    lcd_data[3]
    B16                                                               r  lcd_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DRV/data_bus_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.704ns  (logic 1.377ns (80.789%)  route 0.327ns (19.212%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.663     1.547    DRV/CLK
    SLICE_X2Y126         FDCE                                         r  DRV/data_bus_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDCE (Prop_fdce_C_Q)         0.164     1.711 r  DRV/data_bus_reg[1]/Q
                         net (fo=1, routed)           0.327     2.038    lcd_data_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         1.213     3.251 r  lcd_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.251    lcd_data[1]
    A16                                                               r  lcd_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DRV/data_bus_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.740ns  (logic 1.410ns (81.025%)  route 0.330ns (18.975%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.662     1.546    DRV/CLK
    SLICE_X2Y125         FDCE                                         r  DRV/data_bus_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDCE (Prop_fdce_C_Q)         0.148     1.694 r  DRV/data_bus_reg[5]/Q
                         net (fo=1, routed)           0.330     2.024    lcd_data_OBUF[5]
    A17                  OBUF (Prop_obuf_I_O)         1.262     3.286 r  lcd_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.286    lcd_data[5]
    A17                                                               r  lcd_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DRV/data_bus_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.771ns  (logic 1.370ns (77.336%)  route 0.401ns (22.664%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.662     1.546    DRV/CLK
    SLICE_X2Y125         FDCE                                         r  DRV/data_bus_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDCE (Prop_fdce_C_Q)         0.164     1.710 r  DRV/data_bus_reg[6]/Q
                         net (fo=1, routed)           0.401     2.111    lcd_data_OBUF[6]
    C15                  OBUF (Prop_obuf_I_O)         1.206     3.317 r  lcd_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.317    lcd_data[6]
    C15                                                               r  lcd_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DRV/data_bus_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.808ns  (logic 1.427ns (78.896%)  route 0.382ns (21.104%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.663     1.547    DRV/CLK
    SLICE_X2Y126         FDCE                                         r  DRV/data_bus_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDCE (Prop_fdce_C_Q)         0.148     1.695 r  DRV/data_bus_reg[2]/Q
                         net (fo=1, routed)           0.382     2.076    lcd_data_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         1.279     3.355 r  lcd_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.355    lcd_data[2]
    B15                                                               r  lcd_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DRV/data_bus_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.861ns  (logic 1.368ns (73.510%)  route 0.493ns (26.490%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.662     1.546    DRV/CLK
    SLICE_X2Y125         FDCE                                         r  DRV/data_bus_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDCE (Prop_fdce_C_Q)         0.164     1.710 r  DRV/data_bus_reg[4]/Q
                         net (fo=1, routed)           0.493     2.203    lcd_data_OBUF[4]
    A15                  OBUF (Prop_obuf_I_O)         1.204     3.407 r  lcd_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.407    lcd_data[4]
    A15                                                               r  lcd_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DRV/data_bus_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.878ns  (logic 1.395ns (74.294%)  route 0.483ns (25.706%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.662     1.546    DRV/CLK
    SLICE_X2Y125         FDCE                                         r  DRV/data_bus_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDCE (Prop_fdce_C_Q)         0.148     1.694 r  DRV/data_bus_reg[7]/Q
                         net (fo=1, routed)           0.483     2.176    lcd_data_OBUF[7]
    C16                  OBUF (Prop_obuf_I_O)         1.247     3.424 r  lcd_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.424    lcd_data[7]
    C16                                                               r  lcd_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DRV/data_bus_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.910ns  (logic 1.362ns (71.310%)  route 0.548ns (28.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.662     1.546    DRV/CLK
    SLICE_X0Y124         FDCE                                         r  DRV/data_bus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  DRV/data_bus_reg[0]/Q
                         net (fo=1, routed)           0.548     2.235    lcd_data_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         1.221     3.455 r  lcd_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.455    lcd_data[0]
    A14                                                               r  lcd_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DRV/lcd_e_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_e
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.514ns  (logic 1.339ns (53.262%)  route 1.175ns (46.738%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.662     1.546    DRV/CLK
    SLICE_X3Y124         FDCE                                         r  DRV/lcd_e_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  DRV/lcd_e_reg/Q
                         net (fo=1, routed)           1.175     2.862    lcd_e_OBUF
    P17                  OBUF (Prop_obuf_I_O)         1.198     4.059 r  lcd_e_OBUF_inst/O
                         net (fo=0)                   0.000     4.059    lcd_e
    P17                                                               r  lcd_e (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DRV/lcd_rs_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_rs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.261ns  (logic 1.414ns (43.351%)  route 1.847ns (56.649%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.662     1.546    DRV/CLK
    SLICE_X0Y124         FDCE                                         r  DRV/lcd_rs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.128     1.674 r  DRV/lcd_rs_reg/Q
                         net (fo=1, routed)           1.847     3.521    lcd_rs_OBUF
    L17                  OBUF (Prop_obuf_I_O)         1.286     4.807 r  lcd_rs_OBUF_inst/O
                         net (fo=0)                   0.000     4.807    lcd_rs
    L17                                                               r  lcd_rs (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            90 Endpoints
Min Delay            90 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LCLK/cnt_en_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.848ns  (logic 1.577ns (23.025%)  route 5.272ns (76.975%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_IBUF_inst/O
                         net (fo=1, routed)           3.597     5.050    DRV/rst_IBUF
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.124     5.174 f  DRV/FSM_onehot_state[8]_i_2/O
                         net (fo=90, routed)          1.675     6.848    LCLK/cnt_en_reg[0]_0
    SLICE_X6Y125         FDCE                                         f  LCLK/cnt_en_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.665     5.006    LCLK/CLK
    SLICE_X6Y125         FDCE                                         r  LCLK/cnt_en_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LCLK/cnt_en_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.848ns  (logic 1.577ns (23.025%)  route 5.272ns (76.975%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_IBUF_inst/O
                         net (fo=1, routed)           3.597     5.050    DRV/rst_IBUF
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.124     5.174 f  DRV/FSM_onehot_state[8]_i_2/O
                         net (fo=90, routed)          1.675     6.848    LCLK/cnt_en_reg[0]_0
    SLICE_X6Y125         FDCE                                         f  LCLK/cnt_en_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.665     5.006    LCLK/CLK
    SLICE_X6Y125         FDCE                                         r  LCLK/cnt_en_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LCLK/cnt_en_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.848ns  (logic 1.577ns (23.025%)  route 5.272ns (76.975%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_IBUF_inst/O
                         net (fo=1, routed)           3.597     5.050    DRV/rst_IBUF
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.124     5.174 f  DRV/FSM_onehot_state[8]_i_2/O
                         net (fo=90, routed)          1.675     6.848    LCLK/cnt_en_reg[0]_0
    SLICE_X6Y125         FDCE                                         f  LCLK/cnt_en_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.665     5.006    LCLK/CLK
    SLICE_X6Y125         FDCE                                         r  LCLK/cnt_en_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LCLK/cnt_en_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.848ns  (logic 1.577ns (23.025%)  route 5.272ns (76.975%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_IBUF_inst/O
                         net (fo=1, routed)           3.597     5.050    DRV/rst_IBUF
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.124     5.174 f  DRV/FSM_onehot_state[8]_i_2/O
                         net (fo=90, routed)          1.675     6.848    LCLK/cnt_en_reg[0]_0
    SLICE_X6Y125         FDCE                                         f  LCLK/cnt_en_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.665     5.006    LCLK/CLK
    SLICE_X6Y125         FDCE                                         r  LCLK/cnt_en_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LCLK/cnt_en_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.770ns  (logic 1.577ns (23.292%)  route 5.193ns (76.708%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_IBUF_inst/O
                         net (fo=1, routed)           3.597     5.050    DRV/rst_IBUF
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.124     5.174 f  DRV/FSM_onehot_state[8]_i_2/O
                         net (fo=90, routed)          1.596     6.770    LCLK/cnt_en_reg[0]_0
    SLICE_X4Y126         FDCE                                         f  LCLK/cnt_en_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.667     5.008    LCLK/CLK
    SLICE_X4Y126         FDCE                                         r  LCLK/cnt_en_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LCLK/cnt_en_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.770ns  (logic 1.577ns (23.292%)  route 5.193ns (76.708%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_IBUF_inst/O
                         net (fo=1, routed)           3.597     5.050    DRV/rst_IBUF
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.124     5.174 f  DRV/FSM_onehot_state[8]_i_2/O
                         net (fo=90, routed)          1.596     6.770    LCLK/cnt_en_reg[0]_0
    SLICE_X4Y126         FDCE                                         f  LCLK/cnt_en_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.667     5.008    LCLK/CLK
    SLICE_X4Y126         FDCE                                         r  LCLK/cnt_en_reg[20]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LCLK/cnt_en_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.770ns  (logic 1.577ns (23.292%)  route 5.193ns (76.708%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_IBUF_inst/O
                         net (fo=1, routed)           3.597     5.050    DRV/rst_IBUF
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.124     5.174 f  DRV/FSM_onehot_state[8]_i_2/O
                         net (fo=90, routed)          1.596     6.770    LCLK/cnt_en_reg[0]_0
    SLICE_X4Y126         FDCE                                         f  LCLK/cnt_en_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.667     5.008    LCLK/CLK
    SLICE_X4Y126         FDCE                                         r  LCLK/cnt_en_reg[21]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LCLK/cnt_en_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.770ns  (logic 1.577ns (23.292%)  route 5.193ns (76.708%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_IBUF_inst/O
                         net (fo=1, routed)           3.597     5.050    DRV/rst_IBUF
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.124     5.174 f  DRV/FSM_onehot_state[8]_i_2/O
                         net (fo=90, routed)          1.596     6.770    LCLK/cnt_en_reg[0]_0
    SLICE_X4Y126         FDCE                                         f  LCLK/cnt_en_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.667     5.008    LCLK/CLK
    SLICE_X4Y126         FDCE                                         r  LCLK/cnt_en_reg[22]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LCLK/cnt_en_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.770ns  (logic 1.577ns (23.292%)  route 5.193ns (76.708%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_IBUF_inst/O
                         net (fo=1, routed)           3.597     5.050    DRV/rst_IBUF
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.124     5.174 f  DRV/FSM_onehot_state[8]_i_2/O
                         net (fo=90, routed)          1.596     6.770    LCLK/cnt_en_reg[0]_0
    SLICE_X4Y126         FDCE                                         f  LCLK/cnt_en_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.667     5.008    LCLK/CLK
    SLICE_X4Y126         FDCE                                         r  LCLK/cnt_en_reg[23]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LCLK/cnt_en_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.770ns  (logic 1.577ns (23.292%)  route 5.193ns (76.708%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_IBUF_inst/O
                         net (fo=1, routed)           3.597     5.050    DRV/rst_IBUF
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.124     5.174 f  DRV/FSM_onehot_state[8]_i_2/O
                         net (fo=90, routed)          1.596     6.770    LCLK/cnt_en_reg[0]_0
    SLICE_X4Y126         FDCE                                         f  LCLK/cnt_en_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.667     5.008    LCLK/CLK
    SLICE_X4Y126         FDCE                                         r  LCLK/cnt_en_reg[24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DRV/cnt_init_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.839ns  (logic 0.266ns (14.462%)  route 1.573ns (85.538%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.363     1.584    DRV/rst_IBUF
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.045     1.629 f  DRV/FSM_onehot_state[8]_i_2/O
                         net (fo=90, routed)          0.210     1.839    DRV/rst
    SLICE_X1Y121         FDCE                                         f  DRV/cnt_init_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.938     2.066    DRV/CLK
    SLICE_X1Y121         FDCE                                         r  DRV/cnt_init_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DRV/cnt_init_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.839ns  (logic 0.266ns (14.462%)  route 1.573ns (85.538%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.363     1.584    DRV/rst_IBUF
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.045     1.629 f  DRV/FSM_onehot_state[8]_i_2/O
                         net (fo=90, routed)          0.210     1.839    DRV/rst
    SLICE_X1Y121         FDCE                                         f  DRV/cnt_init_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.938     2.066    DRV/CLK
    SLICE_X1Y121         FDCE                                         r  DRV/cnt_init_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DRV/cnt_init_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.839ns  (logic 0.266ns (14.462%)  route 1.573ns (85.538%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.363     1.584    DRV/rst_IBUF
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.045     1.629 f  DRV/FSM_onehot_state[8]_i_2/O
                         net (fo=90, routed)          0.210     1.839    DRV/rst
    SLICE_X1Y121         FDCE                                         f  DRV/cnt_init_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.938     2.066    DRV/CLK
    SLICE_X1Y121         FDCE                                         r  DRV/cnt_init_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DRV/cnt_init_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.839ns  (logic 0.266ns (14.462%)  route 1.573ns (85.538%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.363     1.584    DRV/rst_IBUF
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.045     1.629 f  DRV/FSM_onehot_state[8]_i_2/O
                         net (fo=90, routed)          0.210     1.839    DRV/rst
    SLICE_X1Y121         FDCE                                         f  DRV/cnt_init_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.938     2.066    DRV/CLK
    SLICE_X1Y121         FDCE                                         r  DRV/cnt_init_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DRV/cnt_init_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.902ns  (logic 0.266ns (13.980%)  route 1.636ns (86.020%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.363     1.584    DRV/rst_IBUF
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.045     1.629 f  DRV/FSM_onehot_state[8]_i_2/O
                         net (fo=90, routed)          0.273     1.902    DRV/rst
    SLICE_X1Y122         FDCE                                         f  DRV/cnt_init_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.937     2.065    DRV/CLK
    SLICE_X1Y122         FDCE                                         r  DRV/cnt_init_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DRV/cnt_init_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.902ns  (logic 0.266ns (13.980%)  route 1.636ns (86.020%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.363     1.584    DRV/rst_IBUF
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.045     1.629 f  DRV/FSM_onehot_state[8]_i_2/O
                         net (fo=90, routed)          0.273     1.902    DRV/rst
    SLICE_X1Y122         FDCE                                         f  DRV/cnt_init_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.937     2.065    DRV/CLK
    SLICE_X1Y122         FDCE                                         r  DRV/cnt_init_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DRV/cnt_init_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.902ns  (logic 0.266ns (13.980%)  route 1.636ns (86.020%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.363     1.584    DRV/rst_IBUF
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.045     1.629 f  DRV/FSM_onehot_state[8]_i_2/O
                         net (fo=90, routed)          0.273     1.902    DRV/rst
    SLICE_X1Y122         FDCE                                         f  DRV/cnt_init_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.937     2.065    DRV/CLK
    SLICE_X1Y122         FDCE                                         r  DRV/cnt_init_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DRV/cnt_init_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.902ns  (logic 0.266ns (13.980%)  route 1.636ns (86.020%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.363     1.584    DRV/rst_IBUF
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.045     1.629 f  DRV/FSM_onehot_state[8]_i_2/O
                         net (fo=90, routed)          0.273     1.902    DRV/rst
    SLICE_X1Y122         FDCE                                         f  DRV/cnt_init_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.937     2.065    DRV/CLK
    SLICE_X1Y122         FDCE                                         r  DRV/cnt_init_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DRV/index_char_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.966ns  (logic 0.266ns (13.527%)  route 1.700ns (86.473%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.363     1.584    DRV/rst_IBUF
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.045     1.629 f  DRV/FSM_onehot_state[8]_i_2/O
                         net (fo=90, routed)          0.337     1.966    DRV/rst
    SLICE_X2Y123         FDCE                                         f  DRV/index_char_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.935     2.063    DRV/CLK
    SLICE_X2Y123         FDCE                                         r  DRV/index_char_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DRV/index_char_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.047ns  (logic 0.266ns (12.994%)  route 1.781ns (87.006%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.363     1.584    DRV/rst_IBUF
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.045     1.629 f  DRV/FSM_onehot_state[8]_i_2/O
                         net (fo=90, routed)          0.418     2.047    DRV/rst
    SLICE_X2Y124         FDCE                                         f  DRV/index_char_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.934     2.062    DRV/CLK
    SLICE_X2Y124         FDCE                                         r  DRV/index_char_reg[1]/C





