<profile>

<section name = "Vitis HLS Report for 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'" level="0">
<item name = "Date">Tue May 27 03:08:12 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">cnn.prj</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.920 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">50179, 50179, 0.201 ms, 0.201 ms, 50179, 50179, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3">50177, 50177, 3, 1, 1, 50176, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 280, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 90, -</column>
<column name="Register">-, -, 593, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln117_1_fu_476_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln117_fu_464_p2">+, 0, 0, 23, 16, 1</column>
<column name="add_ln118_1_fu_496_p2">+, 0, 0, 19, 12, 1</column>
<column name="add_ln118_fu_564_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln119_1_fu_839_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln119_fu_833_p2">+, 0, 0, 15, 8, 5</column>
<column name="add_ln138_1_fu_673_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln138_fu_627_p2">+, 0, 0, 22, 15, 15</column>
<column name="sub_ln138_1_fu_653_p2">-, 0, 0, 16, 16, 16</column>
<column name="sub_ln138_fu_613_p2">-, 0, 0, 21, 14, 14</column>
<column name="and_ln117_fu_558_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln117_fu_458_p2">icmp, 0, 0, 23, 16, 15</column>
<column name="icmp_ln118_fu_482_p2">icmp, 0, 0, 19, 12, 11</column>
<column name="icmp_ln119_fu_552_p2">icmp, 0, 0, 12, 4, 3</column>
<column name="or_ln118_fu_570_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln117_1_fu_488_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln117_fu_540_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln118_1_fu_583_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln118_2_fu_502_p3">select, 0, 0, 12, 1, 1</column>
<column name="select_ln118_fu_575_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln119_fu_845_p3">select, 0, 0, 4, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln117_fu_547_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="i0_fu_194">9, 2, 5, 10</column>
<column name="i1_fu_186">9, 2, 8, 16</column>
<column name="i2_fu_178">9, 2, 8, 16</column>
<column name="indvar_flatten13_fu_198">9, 2, 16, 32</column>
<column name="indvar_flatten_fu_190">9, 2, 12, 24</column>
<column name="indvar_fu_182">9, 2, 4, 8</column>
<column name="kernel_output_blk_n_R">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln138_1_reg_1015">16, 0, 16, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="i0_fu_194">5, 0, 5, 0</column>
<column name="i1_fu_186">8, 0, 8, 0</column>
<column name="i2_fu_178">8, 0, 8, 0</column>
<column name="icmp_ln118_reg_1002">1, 0, 1, 0</column>
<column name="indvar_flatten13_fu_198">16, 0, 16, 0</column>
<column name="indvar_flatten_fu_190">12, 0, 12, 0</column>
<column name="indvar_fu_182">4, 0, 4, 0</column>
<column name="select_ln117_1_reg_1009">5, 0, 5, 0</column>
<column name="trunc_ln131_10_reg_1075">32, 0, 32, 0</column>
<column name="trunc_ln131_11_reg_1080">32, 0, 32, 0</column>
<column name="trunc_ln131_12_reg_1085">32, 0, 32, 0</column>
<column name="trunc_ln131_13_reg_1090">32, 0, 32, 0</column>
<column name="trunc_ln131_14_reg_1095">32, 0, 32, 0</column>
<column name="trunc_ln131_1_reg_1025">32, 0, 32, 0</column>
<column name="trunc_ln131_2_reg_1030">32, 0, 32, 0</column>
<column name="trunc_ln131_3_reg_1035">32, 0, 32, 0</column>
<column name="trunc_ln131_4_reg_1040">32, 0, 32, 0</column>
<column name="trunc_ln131_5_reg_1045">32, 0, 32, 0</column>
<column name="trunc_ln131_6_reg_1050">32, 0, 32, 0</column>
<column name="trunc_ln131_7_reg_1055">32, 0, 32, 0</column>
<column name="trunc_ln131_8_reg_1060">32, 0, 32, 0</column>
<column name="trunc_ln131_9_reg_1065">32, 0, 32, 0</column>
<column name="trunc_ln131_reg_1020">32, 0, 32, 0</column>
<column name="trunc_ln131_s_reg_1070">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3, return value</column>
<column name="m_axi_kernel_output_AWVALID">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWREADY">in, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWADDR">out, 64, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWID">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWLEN">out, 32, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWSIZE">out, 3, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWBURST">out, 2, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWLOCK">out, 2, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWCACHE">out, 4, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWPROT">out, 3, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWQOS">out, 4, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWREGION">out, 4, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWUSER">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_WVALID">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_WREADY">in, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_WDATA">out, 512, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_WSTRB">out, 64, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_WLAST">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_WID">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_WUSER">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARVALID">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARREADY">in, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARADDR">out, 64, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARID">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARLEN">out, 32, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARSIZE">out, 3, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARBURST">out, 2, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARLOCK">out, 2, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARCACHE">out, 4, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARPROT">out, 3, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARQOS">out, 4, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARREGION">out, 4, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARUSER">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_RVALID">in, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_RREADY">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_RDATA">in, 512, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_RLAST">in, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_RID">in, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_RFIFONUM">in, 9, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_RUSER">in, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_RRESP">in, 2, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_BVALID">in, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_BREADY">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_BRESP">in, 2, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_BID">in, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_BUSER">in, 1, m_axi, kernel_output, pointer</column>
<column name="sext_ln117">in, 58, ap_none, sext_ln117, scalar</column>
<column name="output_0_address0">out, 16, ap_memory, output_0, array</column>
<column name="output_0_ce0">out, 1, ap_memory, output_0, array</column>
<column name="output_0_we0">out, 1, ap_memory, output_0, array</column>
<column name="output_0_d0">out, 32, ap_memory, output_0, array</column>
<column name="output_1_address0">out, 16, ap_memory, output_1, array</column>
<column name="output_1_ce0">out, 1, ap_memory, output_1, array</column>
<column name="output_1_we0">out, 1, ap_memory, output_1, array</column>
<column name="output_1_d0">out, 32, ap_memory, output_1, array</column>
<column name="output_2_address0">out, 16, ap_memory, output_2, array</column>
<column name="output_2_ce0">out, 1, ap_memory, output_2, array</column>
<column name="output_2_we0">out, 1, ap_memory, output_2, array</column>
<column name="output_2_d0">out, 32, ap_memory, output_2, array</column>
<column name="output_3_address0">out, 16, ap_memory, output_3, array</column>
<column name="output_3_ce0">out, 1, ap_memory, output_3, array</column>
<column name="output_3_we0">out, 1, ap_memory, output_3, array</column>
<column name="output_3_d0">out, 32, ap_memory, output_3, array</column>
<column name="output_4_address0">out, 16, ap_memory, output_4, array</column>
<column name="output_4_ce0">out, 1, ap_memory, output_4, array</column>
<column name="output_4_we0">out, 1, ap_memory, output_4, array</column>
<column name="output_4_d0">out, 32, ap_memory, output_4, array</column>
<column name="output_5_address0">out, 16, ap_memory, output_5, array</column>
<column name="output_5_ce0">out, 1, ap_memory, output_5, array</column>
<column name="output_5_we0">out, 1, ap_memory, output_5, array</column>
<column name="output_5_d0">out, 32, ap_memory, output_5, array</column>
<column name="output_6_address0">out, 16, ap_memory, output_6, array</column>
<column name="output_6_ce0">out, 1, ap_memory, output_6, array</column>
<column name="output_6_we0">out, 1, ap_memory, output_6, array</column>
<column name="output_6_d0">out, 32, ap_memory, output_6, array</column>
<column name="output_7_address0">out, 16, ap_memory, output_7, array</column>
<column name="output_7_ce0">out, 1, ap_memory, output_7, array</column>
<column name="output_7_we0">out, 1, ap_memory, output_7, array</column>
<column name="output_7_d0">out, 32, ap_memory, output_7, array</column>
<column name="output_8_address0">out, 16, ap_memory, output_8, array</column>
<column name="output_8_ce0">out, 1, ap_memory, output_8, array</column>
<column name="output_8_we0">out, 1, ap_memory, output_8, array</column>
<column name="output_8_d0">out, 32, ap_memory, output_8, array</column>
<column name="output_9_address0">out, 16, ap_memory, output_9, array</column>
<column name="output_9_ce0">out, 1, ap_memory, output_9, array</column>
<column name="output_9_we0">out, 1, ap_memory, output_9, array</column>
<column name="output_9_d0">out, 32, ap_memory, output_9, array</column>
<column name="output_10_address0">out, 16, ap_memory, output_10, array</column>
<column name="output_10_ce0">out, 1, ap_memory, output_10, array</column>
<column name="output_10_we0">out, 1, ap_memory, output_10, array</column>
<column name="output_10_d0">out, 32, ap_memory, output_10, array</column>
<column name="output_11_address0">out, 16, ap_memory, output_11, array</column>
<column name="output_11_ce0">out, 1, ap_memory, output_11, array</column>
<column name="output_11_we0">out, 1, ap_memory, output_11, array</column>
<column name="output_11_d0">out, 32, ap_memory, output_11, array</column>
<column name="output_12_address0">out, 16, ap_memory, output_12, array</column>
<column name="output_12_ce0">out, 1, ap_memory, output_12, array</column>
<column name="output_12_we0">out, 1, ap_memory, output_12, array</column>
<column name="output_12_d0">out, 32, ap_memory, output_12, array</column>
<column name="output_13_address0">out, 16, ap_memory, output_13, array</column>
<column name="output_13_ce0">out, 1, ap_memory, output_13, array</column>
<column name="output_13_we0">out, 1, ap_memory, output_13, array</column>
<column name="output_13_d0">out, 32, ap_memory, output_13, array</column>
<column name="output_14_address0">out, 16, ap_memory, output_14, array</column>
<column name="output_14_ce0">out, 1, ap_memory, output_14, array</column>
<column name="output_14_we0">out, 1, ap_memory, output_14, array</column>
<column name="output_14_d0">out, 32, ap_memory, output_14, array</column>
<column name="output_15_address0">out, 16, ap_memory, output_15, array</column>
<column name="output_15_ce0">out, 1, ap_memory, output_15, array</column>
<column name="output_15_we0">out, 1, ap_memory, output_15, array</column>
<column name="output_15_d0">out, 32, ap_memory, output_15, array</column>
</table>
</item>
</section>
</profile>
