\m4_TLV_version 1d: tl-x.org

\SV
   m4_include_lib(['https://raw.githubusercontent.com/BalaDhinesh/Shaastra-FPGA-Workshop/main/artix_init.tlv'])
\SV
   m4_makerchip_module   // (Expanded in Nav-TLV pane.)
\TLV
   m4+artix7_init()
\SV
   endmodule
