Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu May  9 14:37:50 2024
| Host         : LAPTOP-0P208VUK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CSSTE_control_sets_placed.rpt
| Design       : CSSTE
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    83 |
|    Minimum number of control sets                        |    83 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   149 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    83 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    63 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             263 |          145 |
| No           | No                    | Yes                    |              68 |           23 |
| No           | Yes                   | No                     |              64 |           21 |
| Yes          | No                    | No                     |             192 |           86 |
| Yes          | No                    | Yes                    |             231 |           75 |
| Yes          | Yes                   | No                     |            1217 |          490 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal               |                       Enable Signal                       |                      Set/Reset Signal                     | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+
|  U8/clkdiv_BUFG[6]                        |                                                           |                                                           |                1 |              1 |         1.00 |
|  U1/SCPU_ctrl1/CsrWrite_reg_i_2_n_5       |                                                           |                                                           |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[9]                        |                                                           |                                                           |                1 |              1 |         1.00 |
|  U1/SCPU_ctrl1/illegal_inst_reg_i_2_n_5   |                                                           | U1/SCPU_ctrl1/ecall_reg_i_3_n_5                           |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[9]                        |                                                           | U9/rst                                                    |                1 |              1 |         1.00 |
|  clk_100mhz_IBUF_BUFG                     | uart_inst/uart_display/uart_inst/tx_clk[12]_i_1_n_5       |                                                           |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[11]                       |                                                           |                                                           |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[11]                       |                                                           | U9/rst                                                    |                1 |              1 |         1.00 |
|  U1/SCPU_ctrl1/ecall_reg_i_2_n_5          |                                                           | U1/SCPU_ctrl1/ecall_reg_i_3_n_5                           |                1 |              2 |         2.00 |
|  U8/clkdiv_BUFG[6]                        |                                                           | U9/rst                                                    |                1 |              2 |         2.00 |
|  U1/SCPU_ctrl1/Length_reg[2]_i_2_n_5      |                                                           |                                                           |                1 |              3 |         3.00 |
| ~U8/Clk_CPU_BUFG                          |                                                           |                                                           |                1 |              3 |         3.00 |
|  U1/SCPU_ctrl1/ALU_Control_reg[3]_i_2_n_5 |                                                           |                                                           |                3 |              4 |         1.33 |
|  clk_100mhz_IBUF_BUFG                     |                                                           | uart_inst/uart_display/uart_inst/tx_clk[12]_i_1_n_5       |                4 |              5 |         1.25 |
|  U70_BUFG                                 | U10/counter_Ctrl                                          | U9/rst                                                    |                1 |              6 |         6.00 |
|  clk_100mhz_IBUF_BUFG                     | uart_inst/uart_display/FSM_onehot_print_state_reg_n_5_[2] |                                                           |                4 |              7 |         1.75 |
|  U8/Clk_CPU_BUFG                          |                                                           |                                                           |                6 |              8 |         1.33 |
|  U70_BUFG                                 |                                                           |                                                           |                4 |              8 |         2.00 |
|  clk_100mhz_IBUF_BUFG                     | uart_inst/uart_display/uart_inst/tx_bits_remaining        |                                                           |                5 |             10 |         2.00 |
|  clk_100mhz_IBUF_BUFG                     | uart_inst/uart_display/FSM_onehot_print_state[13]_i_1_n_5 |                                                           |                3 |             14 |         4.67 |
|  clk_100mhz_IBUF_BUFG                     | U9/u1/sw[15]_i_1_n_0                                      |                                                           |                8 |             16 |         2.00 |
|  U1/SCPU_ctrl1/ImmSel_reg[2]_i_2_n_5      |                                                           |                                                           |                6 |             17 |         2.83 |
|  clk_100mhz_IBUF_BUFG                     | uart_inst/uart_display/char_wait_count                    | uart_inst/uart_display/FSM_onehot_print_state_reg_n_5_[2] |                5 |             18 |         3.60 |
|  U1/SCPU_ctrl1/ImmSel_reg[2]_0[0]         |                                                           |                                                           |                9 |             21 |         2.33 |
|  clk_100mhz_IBUF_BUFG                     |                                                           | uart_inst/uart_display/wait_count                         |                6 |             24 |         4.00 |
|  clk_100mhz_IBUF_BUFG                     | uart_inst/uart_display/str_idx                            | uart_inst/uart_display/FSM_onehot_print_state_reg_n_5_[1] |                7 |             28 |         4.00 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[8]_46                            | U1/SCPU_ctrl1/PC_out_reg[8]_45                            |               12 |             30 |         2.50 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[8]_51                            | U1/SCPU_ctrl1/PC_out_reg[8]_70                            |               11 |             31 |         2.82 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[8]_52                            | U9/rst                                                    |               13 |             31 |         2.38 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[8]_43                            | U1/SCPU_ctrl1/PC_out_reg[8]_83                            |               13 |             31 |         2.38 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[8]_42                            | U1/SCPU_ctrl1/PC_out_reg[8]_84                            |               20 |             31 |         1.55 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[8]_9                             | U1/SCPU_ctrl1/PC_out_reg[8]_8                             |               10 |             31 |         3.10 |
|  clk_100mhz_IBUF_BUFG                     |                                                           |                                                           |               13 |             31 |         2.38 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/tem[13][30]_i_3_0                           | U1/SCPU_ctrl1/bbstub_rst                                  |               12 |             31 |         2.58 |
|  U70_BUFG                                 | U1/SCPU_ctrl1/tem_reg[2]0                                 | U1/SCPU_ctrl1/CsrWrite_reg_3                              |               11 |             31 |         2.82 |
|  U70_BUFG                                 | U1/SCPU_ctrl1/tem_reg[3]0                                 | U1/SCPU_ctrl1/CsrWrite_reg_2                              |               12 |             31 |         2.58 |
|  U70_BUFG                                 | U1/SCPU_ctrl1/tem_reg[5]0                                 | U1/SCPU_ctrl1/CsrWrite_reg_4                              |                9 |             31 |         3.44 |
|  U70_BUFG                                 | U1/SCPU_ctrl1/tem_reg[4]0                                 | U1/SCPU_ctrl1/CsrWrite_reg_1                              |               10 |             31 |         3.10 |
|  U70_BUFG                                 | U1/SCPU_ctrl1/tem_reg[1]0                                 | U1/SCPU_ctrl1/CsrWrite_reg_0                              |               12 |             31 |         2.58 |
| ~U70_BUFG                                 | U4/GPIOf0000000_we                                        | U9/rst                                                    |               13 |             31 |         2.38 |
|  U8/Clk_CPU_BUFG                          | U1/DataPath1/U4/U4/tem_rdata[31]_i_1_n_5                  |                                                           |               11 |             32 |         2.91 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[8]_59                            | U9/rst                                                    |               13 |             32 |         2.46 |
| ~U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/E[0]                                        |                                                           |               11 |             32 |         2.91 |
| ~U8/Clk_CPU_BUFG                          | U1/DataPath1/U4/pc0                                       |                                                           |               12 |             32 |         2.67 |
|  U8/Clk_CPU_BUFG                          |                                                           | U9/rst                                                    |               12 |             32 |         2.67 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[8]_55                            | U1/SCPU_ctrl1/PC_out_reg[8]_54                            |               10 |             32 |         3.20 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[8]_60                            | U9/rst                                                    |               12 |             32 |         2.67 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[8]_41                            | U1/SCPU_ctrl1/PC_out_reg[8]_85                            |               21 |             32 |         1.52 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[8]_2                             | U1/SCPU_ctrl1/PC_out_reg[8]_1                             |               11 |             32 |         2.91 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[8]_44                            | U1/SCPU_ctrl1/PC_out_reg[8]_82                            |               15 |             32 |         2.13 |
|  U8/clkdiv_BUFG[6]                        | U10/counter0[31]                                          | U9/rst                                                    |                9 |             32 |         3.56 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[8]_4                             | U1/SCPU_ctrl1/PC_out_reg[8]_3                             |               17 |             32 |         1.88 |
|  clk_100mhz_IBUF_BUFG                     |                                                           | U9/rst                                                    |                8 |             32 |         4.00 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[8]_47                            | U1/SCPU_ctrl1/PC_out_reg[8]_81                            |               13 |             32 |         2.46 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[8]_48                            | U1/SCPU_ctrl1/PC_out_reg[8]_79                            |               19 |             32 |         1.68 |
|  clk_100mhz_IBUF_BUFG                     |                                                           | uart_inst/clock_cnt[31]_i_1_n_5                           |                9 |             32 |         3.56 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[8]_49                            | U1/SCPU_ctrl1/PC_out_reg[8]_76                            |               12 |             32 |         2.67 |
|  clk_100mhz_IBUF_BUFG                     | U9/u1/sw_counter[0]_i_1_n_0                               | U9/u1/sw_counter0_carry__0_n_2                            |                8 |             32 |         4.00 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[8]_50                            | U1/SCPU_ctrl1/PC_out_reg[8]_71                            |               15 |             32 |         2.13 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[8]_53                            | U1/SCPU_ctrl1/PC_out_reg[8]_66                            |               13 |             32 |         2.46 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[8]_5                             | U1/SCPU_ctrl1/PC_out_reg[8]_65                            |               16 |             32 |         2.00 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[8]_57                            | U1/SCPU_ctrl1/PC_out_reg[8]_56                            |               11 |             32 |         2.91 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[8]_58                            | U1/SCPU_ctrl1/PC_out_reg[8]_80                            |               11 |             32 |         2.91 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[8]_69                            | U1/SCPU_ctrl1/PC_out_reg[8]_68                            |               12 |             32 |         2.67 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[8]_61                            | U9/rst                                                    |               14 |             32 |         2.29 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[8]_75                            | U1/SCPU_ctrl1/PC_out_reg[8]_74                            |               10 |             32 |         3.20 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[8]_73                            | U1/SCPU_ctrl1/PC_out_reg[8]_72                            |               17 |             32 |         1.88 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[8]_78                            | U1/SCPU_ctrl1/PC_out_reg[8]_77                            |               10 |             32 |         3.20 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[8]_62                            | U9/rst                                                    |               15 |             32 |         2.13 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[8]_63                            | U9/rst                                                    |               14 |             32 |         2.29 |
|  n_2_3576_BUFG                            |                                                           |                                                           |               25 |             32 |         1.28 |
|  U70_BUFG                                 | U10/counter0_Lock                                         | U9/rst                                                    |               10 |             32 |         3.20 |
|  U70_BUFG                                 | U10/counter1_Lock                                         | U9/rst                                                    |               11 |             32 |         2.91 |
|  U70_BUFG                                 | U10/counter2_Lock                                         | U9/rst                                                    |                9 |             32 |         3.56 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[8]_7                             | U1/SCPU_ctrl1/PC_out_reg[8]_6                             |               10 |             32 |         3.20 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[8]_64                            | U9/rst                                                    |               14 |             32 |         2.29 |
|  n_3_3747_BUFG                            |                                                           |                                                           |               20 |             32 |         1.60 |
|  n_4_3575_BUFG                            |                                                           |                                                           |               15 |             32 |         2.13 |
|  n_1_3571_BUFG                            |                                                           |                                                           |               20 |             32 |         1.60 |
|  U8/clkdiv_BUFG[9]                        | U10/counter1[32]_i_1_n_0                                  | U9/rst                                                    |               11 |             33 |         3.00 |
|  U8/clkdiv_BUFG[11]                       | U10/counter2[32]_i_1_n_0                                  | U9/rst                                                    |               11 |             33 |         3.00 |
|  n_0_3748_BUFG                            |                                                           |                                                           |               18 |             36 |         2.00 |
|  U70_BUFG                                 | U4/GPIOe0000000_we                                        |                                                           |               31 |             48 |         1.55 |
+-------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+


