$date
	Thu Oct 23 07:36:14 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sat_filter_wrapper $end
$scope module sat_filter_0 $end
$var wire 1 ! clk $end
$var wire 4 " in_data [3:0] $end
$var wire 1 # in_valid $end
$var wire 1 $ rst $end
$var parameter 32 % DATA_W $end
$var parameter 32 & THRESHOLD $end
$var parameter 32 ' threshold_val $end
$var reg 4 ( out_data [3:0] $end
$var reg 1 ) out_valid $end
$var reg 1 * ovf $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 '
b1000 &
b100 %
$end
#0
$dumpvars
0*
0)
b0 (
1$
z#
bz "
0!
$end
#2500
1!
#5000
0!
#7500
b0 "
1#
0$
1!
#10000
0!
#12500
b1 "
1)
1!
#15000
0!
#17500
b10 "
b1 (
1!
#20000
0!
#22500
b11 "
b10 (
1!
#25000
0!
#27500
b100 "
b11 (
1!
#30000
0!
#32500
b101 "
b100 (
1!
#35000
0!
#37500
b110 "
b101 (
1!
#40000
0!
#42500
b111 "
b110 (
1!
#45000
0!
#47500
b1000 "
b111 (
1!
#50000
0!
#52500
b1001 "
b1000 (
1!
#55000
0!
#57500
b1010 "
1*
1!
#60000
0!
#62500
b1011 "
1!
#65000
0!
#67500
b1100 "
1!
#70000
0!
#72500
b1101 "
1!
#75000
0!
#77500
b1110 "
1!
#80000
0!
#82500
b1111 "
1!
#85000
0!
#87500
1!
#87501
0#
b0 "
#90000
0!
#92500
1$
0*
b0 (
0)
1!
#95000
0!
#97500
1!
#100000
0!
#102500
1#
b1001 "
0$
1!
#105000
0!
#107500
0#
b0 "
1*
b1000 (
1)
1!
#110000
0!
#112500
1#
b1100 "
0*
b0 (
0)
1!
#115000
0!
#117500
0#
b0 "
1*
b1000 (
1)
1!
#120000
0!
#122500
1#
b1100 "
0*
b0 (
0)
1!
#125000
0!
#127500
0#
b0 "
1*
b1000 (
1)
1!
#130000
0!
#132500
1#
b1110 "
0*
b0 (
0)
1!
#135000
0!
#137500
0#
b0 "
1*
b1000 (
1)
1!
#140000
0!
#142500
1#
b1111 "
0*
b0 (
0)
1!
#145000
0!
#147500
0#
b0 "
1*
b1000 (
1)
1!
#150000
0!
#152500
0*
b0 (
0)
1!
#152501
